From d5989a496bfc4560679e60052e21589f6ef24ae8 Mon Sep 17 00:00:00 2001 From: Mysteo91 Date: Wed, 26 Jul 2023 16:22:08 +0300 Subject: [PATCH] --good --- Cmake_templates/CMakeLists.txt | 53 + Cmake_templates/cmsis_template.txt | 35 + Cmake_templates/drivers_template.txt | 2 + Cmake_templates/hal_driver_template.txt | 39 + Cmake_templates/libs_template.txt | 1 + Cmake_templates/main_cmakelists_template.txt | 117 + Cmake_templates/main_prog_template.txt | 94 + libs/CMakeLists.txt | 1 + libs/Drivers/CMSIS/ARM.CMSIS.pdsc | 4073 ++++++ libs/Drivers/CMSIS/CMakeLists.txt | 31 + .../Device/ST/STM32G0xx/Include/stm32g030xx.h | 7439 ++++++++++ .../Device/ST/STM32G0xx/Include/stm32g031xx.h | 7980 +++++++++++ .../Device/ST/STM32G0xx/Include/stm32g041xx.h | 8288 +++++++++++ .../Device/ST/STM32G0xx/Include/stm32g050xx.h | 7563 ++++++++++ .../Device/ST/STM32G0xx/Include/stm32g051xx.h | 8515 ++++++++++++ .../Device/ST/STM32G0xx/Include/stm32g061xx.h | 8823 ++++++++++++ .../Device/ST/STM32G0xx/Include/stm32g070xx.h | 7725 +++++++++++ .../Device/ST/STM32G0xx/Include/stm32g071xx.h | 9249 ++++++++++++ .../Device/ST/STM32G0xx/Include/stm32g081xx.h | 9557 +++++++++++++ .../Device/ST/STM32G0xx/Include/stm32g0b0xx.h | 9341 +++++++++++++ .../Device/ST/STM32G0xx/Include/stm32g0b1xx.h | 11267 +++++++++++++++ .../Device/ST/STM32G0xx/Include/stm32g0c1xx.h | 11575 ++++++++++++++++ .../Device/ST/STM32G0xx/Include/stm32g0xx.h | 244 + .../ST/STM32G0xx/Include/system_stm32g0xx.h | 103 + .../CMSIS/Device/ST/STM32G0xx/LICENSE.txt | 6 + .../CMSIS/Device/ST/STM32G0xx/README.md | 35 + .../Device/ST/STM32G0xx/Release_Notes.html | 366 + .../Device/ST/STM32G0xx/_htmresc/favicon.png | Bin 0 -> 4126 bytes .../Device/ST/STM32G0xx/_htmresc/mini-st.css | 1700 +++ .../ST/STM32G0xx/_htmresc/mini-st_2020.css | 1703 +++ .../Device/ST/STM32G0xx/_htmresc/st_logo.png | Bin 0 -> 18616 bytes .../ST/STM32G0xx/_htmresc/st_logo_2020.png | Bin 0 -> 7520 bytes libs/Drivers/CMSIS/Include/cmsis_armcc.h | 894 ++ libs/Drivers/CMSIS/Include/cmsis_armclang.h | 1444 ++ .../CMSIS/Include/cmsis_armclang_ltm.h | 1891 +++ libs/Drivers/CMSIS/Include/cmsis_compiler.h | 283 + libs/Drivers/CMSIS/Include/cmsis_gcc.h | 2168 +++ libs/Drivers/CMSIS/Include/cmsis_iccarm.h | 964 ++ libs/Drivers/CMSIS/Include/cmsis_version.h | 39 + libs/Drivers/CMSIS/Include/core_armv81mml.h | 2968 ++++ libs/Drivers/CMSIS/Include/core_armv8mbl.h | 1921 +++ libs/Drivers/CMSIS/Include/core_armv8mml.h | 2835 ++++ libs/Drivers/CMSIS/Include/core_cm0.h | 952 ++ libs/Drivers/CMSIS/Include/core_cm0plus.h | 1085 ++ libs/Drivers/CMSIS/Include/core_cm1.h | 979 ++ libs/Drivers/CMSIS/Include/core_cm23.h | 1996 +++ libs/Drivers/CMSIS/Include/core_cm3.h | 1937 +++ libs/Drivers/CMSIS/Include/core_cm33.h | 2910 ++++ libs/Drivers/CMSIS/Include/core_cm35p.h | 2910 ++++ libs/Drivers/CMSIS/Include/core_cm4.h | 2124 +++ libs/Drivers/CMSIS/Include/core_cm7.h | 2725 ++++ libs/Drivers/CMSIS/Include/core_sc000.h | 1025 ++ libs/Drivers/CMSIS/Include/core_sc300.h | 1912 +++ libs/Drivers/CMSIS/Include/mpu_armv7.h | 272 + libs/Drivers/CMSIS/Include/mpu_armv8.h | 346 + libs/Drivers/CMSIS/Include/tz_context.h | 70 + libs/Drivers/CMSIS/LICENSE.txt | 201 + libs/Drivers/CMSIS/README.md | 138 + libs/Drivers/CMakeLists.txt | 2 + .../STM32G0XX_HAL_Driver/CMakeLists.txt | 35 + .../Inc/Legacy/stm32_hal_legacy.h | 4014 ++++++ .../Inc/stm32_assert_template.h | 56 + .../STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal.h | 838 ++ .../Inc/stm32g0xx_hal_adc.h | 1943 +++ .../Inc/stm32g0xx_hal_adc_ex.h | 186 + .../Inc/stm32g0xx_hal_cec.h | 804 ++ .../Inc/stm32g0xx_hal_comp.h | 883 ++ .../Inc/stm32g0xx_hal_conf_template.h | 355 + .../Inc/stm32g0xx_hal_cortex.h | 385 + .../Inc/stm32g0xx_hal_crc.h | 342 + .../Inc/stm32g0xx_hal_crc_ex.h | 150 + .../Inc/stm32g0xx_hal_cryp.h | 645 + .../Inc/stm32g0xx_hal_cryp_ex.h | 130 + .../Inc/stm32g0xx_hal_dac.h | 538 + .../Inc/stm32g0xx_hal_dac_ex.h | 230 + .../Inc/stm32g0xx_hal_def.h | 213 + .../Inc/stm32g0xx_hal_dma.h | 803 ++ .../Inc/stm32g0xx_hal_dma_ex.h | 278 + .../Inc/stm32g0xx_hal_exti.h | 387 + .../Inc/stm32g0xx_hal_fdcan.h | 1436 ++ .../Inc/stm32g0xx_hal_flash.h | 1033 ++ .../Inc/stm32g0xx_hal_flash_ex.h | 116 + .../Inc/stm32g0xx_hal_gpio.h | 362 + .../Inc/stm32g0xx_hal_gpio_ex.h | 836 ++ .../Inc/stm32g0xx_hal_hcd.h | 563 + .../Inc/stm32g0xx_hal_i2c.h | 839 ++ .../Inc/stm32g0xx_hal_i2c_ex.h | 177 + .../Inc/stm32g0xx_hal_i2s.h | 554 + .../Inc/stm32g0xx_hal_irda.h | 891 ++ .../Inc/stm32g0xx_hal_irda_ex.h | 296 + .../Inc/stm32g0xx_hal_iwdg.h | 237 + .../Inc/stm32g0xx_hal_lptim.h | 856 ++ .../Inc/stm32g0xx_hal_pcd.h | 624 + .../Inc/stm32g0xx_hal_pcd_ex.h | 88 + .../Inc/stm32g0xx_hal_pwr.h | 325 + .../Inc/stm32g0xx_hal_pwr_ex.h | 640 + .../Inc/stm32g0xx_hal_rcc.h | 3135 +++++ .../Inc/stm32g0xx_hal_rcc_ex.h | 1590 +++ .../Inc/stm32g0xx_hal_rng.h | 379 + .../Inc/stm32g0xx_hal_rtc.h | 981 ++ .../Inc/stm32g0xx_hal_rtc_ex.h | 1156 ++ .../Inc/stm32g0xx_hal_smartcard.h | 1136 ++ .../Inc/stm32g0xx_hal_smartcard_ex.h | 492 + .../Inc/stm32g0xx_hal_smbus.h | 791 ++ .../Inc/stm32g0xx_hal_smbus_ex.h | 154 + .../Inc/stm32g0xx_hal_spi.h | 851 ++ .../Inc/stm32g0xx_hal_spi_ex.h | 73 + .../Inc/stm32g0xx_hal_tim.h | 2465 ++++ .../Inc/stm32g0xx_hal_tim_ex.h | 494 + .../Inc/stm32g0xx_hal_uart.h | 1745 +++ .../Inc/stm32g0xx_hal_uart_ex.h | 771 + .../Inc/stm32g0xx_hal_usart.h | 908 ++ .../Inc/stm32g0xx_hal_usart_ex.h | 462 + .../Inc/stm32g0xx_hal_wwdg.h | 306 + .../Inc/stm32g0xx_ll_adc.h | 5419 ++++++++ .../Inc/stm32g0xx_ll_bus.h | 1306 ++ .../Inc/stm32g0xx_ll_comp.h | 968 ++ .../Inc/stm32g0xx_ll_cortex.h | 585 + .../Inc/stm32g0xx_ll_crc.h | 461 + .../Inc/stm32g0xx_ll_crs.h | 780 ++ .../Inc/stm32g0xx_ll_dac.h | 1801 +++ .../Inc/stm32g0xx_ll_dma.h | 2270 +++ .../Inc/stm32g0xx_ll_dmamux.h | 1838 +++ .../Inc/stm32g0xx_ll_exti.h | 1557 +++ .../Inc/stm32g0xx_ll_gpio.h | 958 ++ .../Inc/stm32g0xx_ll_i2c.h | 2272 +++ .../Inc/stm32g0xx_ll_iwdg.h | 338 + .../Inc/stm32g0xx_ll_lptim.h | 1470 ++ .../Inc/stm32g0xx_ll_lpuart.h | 2651 ++++ .../Inc/stm32g0xx_ll_pwr.h | 1526 ++ .../Inc/stm32g0xx_ll_rcc.h | 3973 ++++++ .../Inc/stm32g0xx_ll_rng.h | 399 + .../Inc/stm32g0xx_ll_rtc.h | 4215 ++++++ .../Inc/stm32g0xx_ll_spi.h | 2284 +++ .../Inc/stm32g0xx_ll_system.h | 2085 +++ .../Inc/stm32g0xx_ll_tim.h | 5275 +++++++ .../Inc/stm32g0xx_ll_ucpd.h | 1863 +++ .../Inc/stm32g0xx_ll_usart.h | 4401 ++++++ .../Inc/stm32g0xx_ll_usb.h | 887 ++ .../Inc/stm32g0xx_ll_utils.h | 343 + .../Inc/stm32g0xx_ll_wwdg.h | 328 + libs/Drivers/STM32G0XX_HAL_Driver/LICENSE.txt | 6 + libs/Drivers/STM32G0XX_HAL_Driver/README.md | 38 + .../STM32G0XX_HAL_Driver/Release_Notes.html | 1324 ++ .../STM32G0C1xx_User_Manual.chm | Bin 0 -> 17100732 bytes .../STM32G0XX_HAL_Driver/Src/stm32g0xx_hal.c | 759 + .../Src/stm32g0xx_hal_adc.c | 2978 ++++ .../Src/stm32g0xx_hal_adc_ex.c | 384 + .../Src/stm32g0xx_hal_cec.c | 997 ++ .../Src/stm32g0xx_hal_comp.c | 1151 ++ .../Src/stm32g0xx_hal_cortex.c | 418 + .../Src/stm32g0xx_hal_crc.c | 516 + .../Src/stm32g0xx_hal_crc_ex.c | 223 + .../Src/stm32g0xx_hal_cryp.c | 5592 ++++++++ .../Src/stm32g0xx_hal_cryp_ex.c | 386 + .../Src/stm32g0xx_hal_dac.c | 1515 ++ .../Src/stm32g0xx_hal_dac_ex.c | 692 + .../Src/stm32g0xx_hal_dma.c | 1193 ++ .../Src/stm32g0xx_hal_dma_ex.c | 320 + .../Src/stm32g0xx_hal_exti.c | 670 + .../Src/stm32g0xx_hal_fdcan.c | 3514 +++++ .../Src/stm32g0xx_hal_flash.c | 720 + .../Src/stm32g0xx_hal_flash_ex.c | 1307 ++ .../Src/stm32g0xx_hal_gpio.c | 550 + .../Src/stm32g0xx_hal_hcd.c | 2840 ++++ .../Src/stm32g0xx_hal_i2c.c | 7159 ++++++++++ .../Src/stm32g0xx_hal_i2c_ex.c | 364 + .../Src/stm32g0xx_hal_i2s.c | 1871 +++ .../Src/stm32g0xx_hal_irda.c | 3011 ++++ .../Src/stm32g0xx_hal_iwdg.c | 282 + .../Src/stm32g0xx_hal_lptim.c | 2526 ++++ .../Src/stm32g0xx_hal_pcd.c | 2263 +++ .../Src/stm32g0xx_hal_pcd_ex.c | 333 + .../Src/stm32g0xx_hal_pwr.c | 542 + .../Src/stm32g0xx_hal_pwr_ex.c | 1016 ++ .../Src/stm32g0xx_hal_rcc.c | 1457 ++ .../Src/stm32g0xx_hal_rcc_ex.c | 1678 +++ .../Src/stm32g0xx_hal_rng.c | 839 ++ .../Src/stm32g0xx_hal_rtc.c | 1922 +++ .../Src/stm32g0xx_hal_rtc_ex.c | 1982 +++ .../Src/stm32g0xx_hal_smartcard.c | 3182 +++++ .../Src/stm32g0xx_hal_smartcard_ex.c | 495 + .../Src/stm32g0xx_hal_smbus.c | 2775 ++++ .../Src/stm32g0xx_hal_smbus_ex.c | 250 + .../Src/stm32g0xx_hal_spi.c | 4382 ++++++ .../Src/stm32g0xx_hal_spi_ex.c | 112 + .../Src/stm32g0xx_hal_tim.c | 7925 +++++++++++ .../Src/stm32g0xx_hal_tim_ex.c | 2893 ++++ .../Src/stm32g0xx_hal_uart.c | 4700 +++++++ .../Src/stm32g0xx_hal_uart_ex.c | 1092 ++ .../Src/stm32g0xx_hal_usart.c | 3849 +++++ .../Src/stm32g0xx_hal_usart_ex.c | 541 + .../Src/stm32g0xx_hal_wwdg.c | 420 + .../Src/stm32g0xx_ll_adc.c | 787 ++ .../Src/stm32g0xx_ll_comp.c | 252 + .../Src/stm32g0xx_ll_crc.c | 103 + .../Src/stm32g0xx_ll_crs.c | 83 + .../Src/stm32g0xx_ll_dac.c | 293 + .../Src/stm32g0xx_ll_dma.c | 367 + .../Src/stm32g0xx_ll_exti.c | 293 + .../Src/stm32g0xx_ll_gpio.c | 278 + .../Src/stm32g0xx_ll_i2c.c | 234 + .../Src/stm32g0xx_ll_lptim.c | 318 + .../Src/stm32g0xx_ll_lpuart.c | 311 + .../Src/stm32g0xx_ll_pwr.c | 82 + .../Src/stm32g0xx_ll_rcc.c | 1380 ++ .../Src/stm32g0xx_ll_rng.c | 145 + .../Src/stm32g0xx_ll_rtc.c | 861 ++ .../Src/stm32g0xx_ll_spi.c | 547 + .../Src/stm32g0xx_ll_tim.c | 1369 ++ .../Src/stm32g0xx_ll_ucpd.c | 186 + .../Src/stm32g0xx_ll_usart.c | 468 + .../Src/stm32g0xx_ll_usb.c | 1398 ++ .../Src/stm32g0xx_ll_utils.c | 574 + .../STM32G0XX_HAL_Driver/_htmresc/favicon.png | Bin 0 -> 4126 bytes .../_htmresc/mini-st_2020.css | 1703 +++ .../_htmresc/st_logo_2020.png | Bin 0 -> 7520 bytes .../config/stm32g0xx_hal_conf.h | 351 + main_prog/CMakeLists.txt | 109 + 219 files changed, 346592 insertions(+) create mode 100644 Cmake_templates/CMakeLists.txt create mode 100644 Cmake_templates/cmsis_template.txt create mode 100644 Cmake_templates/drivers_template.txt create mode 100644 Cmake_templates/hal_driver_template.txt create mode 100644 Cmake_templates/libs_template.txt create mode 100644 Cmake_templates/main_cmakelists_template.txt create mode 100644 Cmake_templates/main_prog_template.txt create mode 100644 libs/CMakeLists.txt create mode 100644 libs/Drivers/CMSIS/ARM.CMSIS.pdsc create mode 100644 libs/Drivers/CMSIS/CMakeLists.txt create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g031xx.h create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g041xx.h create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g050xx.h create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g051xx.h create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g061xx.h create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g071xx.h create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g081xx.h create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0b0xx.h create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0b1xx.h create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0c1xx.h create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/Include/system_stm32g0xx.h create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/LICENSE.txt create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/README.md create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/Release_Notes.html create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/_htmresc/favicon.png create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/_htmresc/mini-st.css create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/_htmresc/mini-st_2020.css create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/_htmresc/st_logo.png create mode 100644 libs/Drivers/CMSIS/Device/ST/STM32G0xx/_htmresc/st_logo_2020.png create mode 100644 libs/Drivers/CMSIS/Include/cmsis_armcc.h create mode 100644 libs/Drivers/CMSIS/Include/cmsis_armclang.h create mode 100644 libs/Drivers/CMSIS/Include/cmsis_armclang_ltm.h create mode 100644 libs/Drivers/CMSIS/Include/cmsis_compiler.h create mode 100644 libs/Drivers/CMSIS/Include/cmsis_gcc.h create mode 100644 libs/Drivers/CMSIS/Include/cmsis_iccarm.h create mode 100644 libs/Drivers/CMSIS/Include/cmsis_version.h create mode 100644 libs/Drivers/CMSIS/Include/core_armv81mml.h create mode 100644 libs/Drivers/CMSIS/Include/core_armv8mbl.h create mode 100644 libs/Drivers/CMSIS/Include/core_armv8mml.h create mode 100644 libs/Drivers/CMSIS/Include/core_cm0.h create mode 100644 libs/Drivers/CMSIS/Include/core_cm0plus.h create mode 100644 libs/Drivers/CMSIS/Include/core_cm1.h create mode 100644 libs/Drivers/CMSIS/Include/core_cm23.h create mode 100644 libs/Drivers/CMSIS/Include/core_cm3.h create mode 100644 libs/Drivers/CMSIS/Include/core_cm33.h create mode 100644 libs/Drivers/CMSIS/Include/core_cm35p.h create mode 100644 libs/Drivers/CMSIS/Include/core_cm4.h create mode 100644 libs/Drivers/CMSIS/Include/core_cm7.h create mode 100644 libs/Drivers/CMSIS/Include/core_sc000.h create mode 100644 libs/Drivers/CMSIS/Include/core_sc300.h create mode 100644 libs/Drivers/CMSIS/Include/mpu_armv7.h create mode 100644 libs/Drivers/CMSIS/Include/mpu_armv8.h create mode 100644 libs/Drivers/CMSIS/Include/tz_context.h create mode 100644 libs/Drivers/CMSIS/LICENSE.txt create mode 100644 libs/Drivers/CMSIS/README.md create mode 100644 libs/Drivers/CMakeLists.txt create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/CMakeLists.txt create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32_assert_template.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_adc.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_adc_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_cec.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_comp.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_conf_template.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_cortex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_crc.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_cryp.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_cryp_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_dac.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_dac_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_def.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_dma.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_exti.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_fdcan.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_flash.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_flash_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_gpio.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_hcd.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_i2c.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_i2s.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_irda.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_irda_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_iwdg.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_lptim.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_pcd.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_pcd_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_pwr.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rcc.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rng.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rtc.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rtc_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_smartcard.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_smartcard_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_smbus.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_smbus_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_spi.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_spi_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_tim.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_uart.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_usart.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_usart_ex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_wwdg.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_adc.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_bus.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_comp.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_cortex.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_crc.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_crs.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_dac.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_dma.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_exti.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_gpio.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_i2c.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_iwdg.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_lptim.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_pwr.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_rcc.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_rng.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_rtc.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_spi.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_system.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_tim.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_usart.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_usb.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_utils.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_wwdg.h create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/LICENSE.txt create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/README.md create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Release_Notes.html create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/STM32G0C1xx_User_Manual.chm create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_adc.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_adc_ex.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_cec.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_comp.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_cortex.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_crc.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_crc_ex.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_cryp.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_cryp_ex.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_dac.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_dac_ex.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_dma.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_dma_ex.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_exti.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_fdcan.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_flash.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_gpio.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_hcd.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_i2c.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_i2c_ex.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_i2s.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_irda.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_iwdg.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_lptim.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_pcd.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_pcd_ex.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_pwr.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_rcc.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_rng.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_rtc.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_rtc_ex.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_smartcard.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_smartcard_ex.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_smbus.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_smbus_ex.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_spi.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_spi_ex.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_tim.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_uart.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_usart.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_usart_ex.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_hal_wwdg.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_adc.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_comp.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_crc.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_crs.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_dac.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_dma.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_exti.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_gpio.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_i2c.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_lptim.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_lpuart.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_pwr.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_rcc.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_rng.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_rtc.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_spi.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_tim.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_ucpd.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_usart.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_usb.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/Src/stm32g0xx_ll_utils.c create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/_htmresc/favicon.png create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/_htmresc/mini-st_2020.css create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/_htmresc/st_logo_2020.png create mode 100644 libs/Drivers/STM32G0XX_HAL_Driver/config/stm32g0xx_hal_conf.h create mode 100644 main_prog/CMakeLists.txt diff --git a/Cmake_templates/CMakeLists.txt b/Cmake_templates/CMakeLists.txt new file mode 100644 index 0000000..7a23d0f --- /dev/null +++ b/Cmake_templates/CMakeLists.txt @@ -0,0 +1,53 @@ +if (NOT DEFINED ENV{MCU_SERIES}) + message(FATAL_ERROR "Please Define MCU Series Like STM32F4xx") +endif() +set(MAIN_PROG_DIR ${CMAKE_SOURCE_DIR}/main_prog) +set(DRIVERS_DEST ${CMAKE_SOURCE_DIR}/libs/Drivers) +set(CMSIS_SOURCE_DIR ${CMAKE_SOURCE_DIR}/Drivers/CMSIS) +set(CMSIS_SOURCE_DEST_DIR ${CMAKE_SOURCE_DIR}/libs/Drivers/CMSIS) + +set(HAL_DRIVER_SOURCE_DIR ${CMAKE_SOURCE_DIR}/Drivers/$ENV{MCU_SERIES}_HAL_Driver) +set(HAL_DRIVER_DEST_DIR ${CMAKE_SOURCE_DIR}/libs/Drivers/$ENV{MCU_SERIES}_HAL_Driver) + +if (NOT EXISTS ${CMAKE_SOURCE_DIR}/libs) + file(MAKE_DIRECTORY ${CMAKE_SOURCE_DIR}/libs) + file(READ libs_template.txt DATA) + file(WRITE ${CMAKE_SOURCE_DIR}/libs/CMakeLists.txt ${DATA}) +endif() + +if (NOT EXISTS ${CMAKE_SOURCE_DIR}/libs/Drivers) + file(MAKE_DIRECTORY ${CMAKE_SOURCE_DIR}/libs/Drivers) + file(READ drivers_template.txt DATA) + file(WRITE ${CMAKE_SOURCE_DIR}/libs/Drivers/CMakeLists.txt ${DATA}) +endif() +if (NOT EXISTS ${CMSIS_SOURCE_DEST_DIR}) + if (NOT EXISTS ${CMSIS_SOURCE_DIR}) + message(FATAL_ERROR "Please copy CMSIS in ${CMSIS_SOURCE_DIR}") + endif() + file(COPY ${CMSIS_SOURCE_DIR} DESTINATION ${DRIVERS_DEST}) + file(REMOVE_RECURSE ${CMSIS_SOURCE_DIR}) + file(READ cmsis_template.txt DATA) + file(WRITE ${CMSIS_SOURCE_DEST_DIR}/CMakeLists.txt ${DATA}) +endif() + +if (NOT EXISTS ${HAL_DRIVER_DEST_DIR}) + if (NOT EXISTS ${HAL_DRIVER_SOURCE_DIR}) + message(FATAL_ERROR "Please copy HAL_DRIVER in ${HAL_DRIVER_SOURCE_DIR}") + endif() + file(COPY ${HAL_DRIVER_SOURCE_DIR} DESTINATION "${DRIVERS_DEST}") + file(REMOVE_RECURSE ${HAL_DRIVER_SOURCE_DIR}) + file(READ hal_driver_template.txt DATA) + file(WRITE ${HAL_DRIVER_DEST_DIR}/CMakeLists.txt ${DATA}) +endif() + + +if (NOT EXISTS ${MAIN_PROG_DIR}) + file(MAKE_DIRECTORY ${MAIN_PROG_DIR}) + file(WRITE ${HAL_DRIVER_DEST_DIR}/CMakeLists.txt ${DATA}) + file(READ main_prog_template.txt DATA) + file(WRITE ${MAIN_PROG_DIR}/CMakeLists.txt ${DATA}) +endif() + + + + diff --git a/Cmake_templates/cmsis_template.txt b/Cmake_templates/cmsis_template.txt new file mode 100644 index 0000000..007edc0 --- /dev/null +++ b/Cmake_templates/cmsis_template.txt @@ -0,0 +1,35 @@ +set(LIB_NAME CMSIS) +if(NOT DEFINED ENV{MCU_SERIES}) + message(FATAL_ERROR "MCU_SERIES NOT DEFINED. Please define it like stm32fxx") +else() + string(TOUPPER $ENV{MCU_SERIES} MCU_SERIES_UPPERCASE) +endif() + +project(${LIB_NAME} + LANGUAGES C ASM + ) +if (NOT DEFINED ENV{MCU}) + message(FATAL_ERROR "PLEASE DEFINE ENV{MCU} i.e STM32F427xx") +endif () + +if (NOT GTEST) + if (NOT $ENV{CORTEX-M} STREQUAL "3" AND NOT $ENV{CORTEX-M} STREQUAL "1" AND NOT $ENV{CORTEX-M} STREQUAL "0" AND NOT $ENV{CORTEX-M} STREQUAL "4" AND NOT $ENV{CORTEX-M} STREQUAL "3" AND NOT $ENV{CORTEX-M} STREQUAL "55") + message(FATAL_ERROR "Error: please set CORTEX-M") + endif () + + if (NOT DEFINED ENV{COMPILE_OPTIONS}) + set(COMPILE_OPTIONS -ffunction-sections -fdata-sections -fno-common -fmessage-length=0 $<$:-fno-rtti> -mcpu=cortex-m$ENV{CORTEX-M} -mthumb -mthumb-interwork) + message(WARNING "${LIB_NAME} compile with default options") + else () + set(COMPILE_OPTIONS $ENV{COMPILE_OPTIONS}) + endif() +endif() + +add_library(${LIB_NAME} INTERFACE) +target_include_directories(${LIB_NAME} INTERFACE Include Device/ST/${MCU_SERIES_UPPERCASE}/Include) +target_compile_definitions(${LIB_NAME} INTERFACE "$ENV{MCU}") +if (NOT $ENV{CORTEX-M} STREQUAL "3" AND NOT $ENV{CORTEX-M} STREQUAL "1" AND NOT $ENV{CORTEX-M} STREQUAL "0" AND NOT $ENV{CORTEX-M} STREQUAL "4" AND NOT $ENV{CORTEX-M} STREQUAL "3" AND NOT $ENV{CORTEX-M} STREQUAL "55") + message(FATAL_ERROR "Error: please set CORTEX-M") +else () + target_compile_options(${LIB_NAME} BEFORE INTERFACE ${COMPILE_OPTIONS}) +endif () \ No newline at end of file diff --git a/Cmake_templates/drivers_template.txt b/Cmake_templates/drivers_template.txt new file mode 100644 index 0000000..a4468e6 --- /dev/null +++ b/Cmake_templates/drivers_template.txt @@ -0,0 +1,2 @@ +add_subdirectory($ENV{MCU_SERIES}_HAL_Driver) +add_subdirectory(CMSIS) \ No newline at end of file diff --git a/Cmake_templates/hal_driver_template.txt b/Cmake_templates/hal_driver_template.txt new file mode 100644 index 0000000..9a88964 --- /dev/null +++ b/Cmake_templates/hal_driver_template.txt @@ -0,0 +1,39 @@ +set(LIB_NAME $ENV{MCU_SERIES}_HAL_DRIVER) +string (TOLOWER $ENV{MCU_SERIES} MCU_SERIES) + +if (NOT DEFINED ENV{HAL_DRIVER_CONFIG}) + message(WARNING "HAL_DRIVER_CONFIG not defined \r\n Project will be generate with default config. You can choose full path to configuration file ${MCU_SERIES}_hal_conf.h ENV{HAL_DRIVER_CONFIG} +filename should be - ${MCU_SERIES}_hal_conf.h" ) + message(WARNING "PROJECT WILL BE GENERATED WITH DEFAULT CONFIG" ) + if (NOT EXISTS default_config) + file(MAKE_DIRECTORY default_config) + endif() + if (NOT EXISTS ${CMAKE_CURRENT_LIST_DIR}/default_config/${MCU_SERIES}_hal.h) + file(COPY Inc/${MCU_SERIES}_hal_conf_template.h DESTINATION ${CMAKE_CURRENT_LIST_DIR}/default_config) + file(RENAME ${CMAKE_CURRENT_LIST_DIR}/default_config/${MCU_SERIES}_hal_conf_template.h ${CMAKE_CURRENT_LIST_DIR}/default_config/${MCU_SERIES}_hal_conf.h ) + endif() + set ($ENV{HAL_DRIVER_CONFIG} ${CMAKE_CURRENT_LIST_DIR}/default_config) +else() + string(FIND $ENV{HAL_DRIVER_CONFIG} "${MCU_SERIES}_hal_conf.h" RESULT) + if (${RESULT} EQUAL -1) + message(FATAL_ERROR "filename should be - ${MCU_SERIES}_hal_conf.h") + endif() + file(MAKE_DIRECTORY config) + file(COPY $ENV{HAL_DRIVER_CONFIG} DESTINATION ${CMAKE_CURRENT_SOURCE_DIR}/config) + set (ENV{HAL_DRIVER_CONFIG} config) +endif() +project(${LIB_NAME} + LANGUAGES C ASM + ) + +add_definitions(-DUSE_HAL_DRIVER -D$ENV{MCU}) +file(GLOB_RECURSE SOURCES "Src/*.c") + +add_library(${LIB_NAME} STATIC ${SOURCES}) +add_library(${LIB_NAME}_INTERFACE INTERFACE) +if (GTEST) + target_include_directories(${LIB_NAME}_INTERFACE INTERFACE Inc) +else() + target_include_directories(${LIB_NAME} PUBLIC Inc default_config) +endif() +target_link_libraries(${LIB_NAME} PRIVATE CMSIS) diff --git a/Cmake_templates/libs_template.txt b/Cmake_templates/libs_template.txt new file mode 100644 index 0000000..da4c837 --- /dev/null +++ b/Cmake_templates/libs_template.txt @@ -0,0 +1 @@ +add_subdirectory(Drivers) diff --git a/Cmake_templates/main_cmakelists_template.txt b/Cmake_templates/main_cmakelists_template.txt new file mode 100644 index 0000000..67e9f9b --- /dev/null +++ b/Cmake_templates/main_cmakelists_template.txt @@ -0,0 +1,117 @@ +#THIS FILE IS AUTO GENERATED FROM THE TEMPLATE! DO NOT CHANGE! +cmake_minimum_required(VERSION 3.23) + + +#/////////////////////////////////////////////PLEASE CHOOSE THIS OPTIONS BY YOURSELF +set(ENV{MCU} "STM32G070xx") +set(ENV{LINKER_SCRIPT} ${CMAKE_SOURCE_DIR}/STM32G070CBTX_FLASH.ld) +set(ENV{FREERTOS_CONFIG} "${CMAKE_CURRENT_SOURCE_DIR}/main_prog/Core/Inc/FreeRTOSConfig.h") +#///////////////////////////////////////////// + +string (SUBSTRING "$ENV{MCU}" 0 7 MCU_SERIES) +string(APPEND MCU_SERIES "XX") +if(${MCU_SERIES} MATCHES "STM32F4|STM32F3|STM32WB|STM32WL|STM32L4|STM32WB|STM32WL|STM32G4") + set(ENV{CORTEX-M} "4") + set(ENV{HARDWARE_FLOAT} 1) +elseif(${MCU_SERIES} MATCHES "STM32F2|STM32F1") + set(ENV{CORTEX-M} "3") + set(ENV{HARDWARE_FLOAT} 0) +elseif(${MCU_SERIES} MATCHES "STM32F0|STM32C0|STM32G0|STM32L0" ) + set(ENV{CORTEX-M} "0") + set(ENV{HARDWARE_FLOAT} 0) +else() + message(FATAL_ERROR "${MCU_SERIES} is not supported") +endif() + +set(ENV{MCU_SERIES} ${MCU_SERIES}) + +add_subdirectory(Cmake_templates) +if(GTEST) +add_subdirectory(libs/Drivers/CMSIS) +add_subdirectory(libs/Drivers/$ENV{MCU_SERIES}_HAL_Driver) +add_subdirectory(gtests) +else() + set(CMAKE_SYSTEM_NAME Generic) + set(CMAKE_OBJECT_PATH_MAX 300) + set(CMAKE_C_COMPILER arm-none-eabi-gcc) + set(CMAKE_CXX_COMPILER arm-none-eabi-g++) + set(CMAKE_ASM_COMPILER arm-none-eabi-gcc) + set(CMAKE_AR arm-none-eabi-ar) + set(CMAKE_OBJCOPY arm-none-eabi-objcopy) + set(CMAKE_OBJDUMP arm-none-eabi-objdump) + set(SIZE arm-none-eabi-size) + set(CMAKE_TRY_COMPILE_TARGET_TYPE STATIC_LIBRARY) + project(myProject C CXX) + #//////////////////////////////////////////////////////THIS IS USER CODE PART + add_subdirectory(cmake_func) + SET(FW_VERSION "0.7.2") + if ("${CMAKE_BUILD_TYPE}" STREQUAL "Debug" AND NOT BOOT) + set(MEM_MAP_FILE_DEBUG "memory_map_debug.inc") + FUNC_CREATE_MEMORY_MAP("${MEM_MAP_FILE_DEBUG}" "128" "0" "4") + else() + set(MEM_MAP_FILE "memory_map.inc") + FUNC_CREATE_MEMORY_MAP("${MEM_MAP_FILE}" "128" "8" "4" ) + endif() + #//////////////////////////////////////////////////////END USER CODE PART + + + set(CMAKE_AR arm-none-eabi-ar) + set(CMAKE_OBJCOPY arm-none-eabi-objcopy) + set(CMAKE_OBJDUMP arm-none-eabi-objdump) + set(SIZE arm-none-eabi-size) + set(CMAKE_TRY_COMPILE_TARGET_TYPE STATIC_LIBRARY) + + + set(COMPILE_OPTIONS + -mcpu=cortex-m$ENV{CORTEX-M} + -mthumb -mthumb-interwork + -ffunction-sections + -fdata-sections + -fno-common + -fmessage-length=0 + $<$:-fno-rtti> + $<$:-fpermissive> + + ) + set(LINK_OPTIONS + -Wl,-gc-sections,--print-memory-usage,-Map=${PROJECT_BINARY_DIR}/${PROJECT_NAME}.map + -mcpu=cortex-m$ENV{CORTEX-M} + -mthumb + -mthumb-interwork + -T $ENV{LINKER_SCRIPT} + ) + + set(COMPILE_DEF + USE_HAL_DRIVER + USE_FULL_LL_DRIVER + ${ENV_MCU} + #//////////////////////////USER DEFINITIONS + MBEDTLS_CONFIG_FILE="mbedtls_config.h" + #///////////////////////////////////////// + FW_VERSION="${FW_VERSION}" + ) + + set(ENV{LINK_OPTIONS} "${LINK_OPTIONS}") + + + add_link_options($ENV{LINK_OPTIONS}) + if ($ENV{CORTEX-M} EQUAL 4) + if ($ENV{HARDWARE_FLOAT} EQUAL 1) + add_compile_options(-mfloat-abi=hard -mfpu=fpv4-sp-d16) + add_link_options(-mfloat-abi=hard -mfpu=fpv4-sp-d16) + add_compile_definitions(ARM_MATH_CM4 ARM_MATH_MATRIX_CHECK ARM_MATH_ROUNDING) + elseif($ENV{HARDWARE_FLOAT} EQUAL 0 AND $ENV}) + string(PREPEND COMPILE_OPTIONS " -mfloat-abi=soft") + endif () + endif() + set(ENV{COMPILE_OPTIONS} "${COMPILE_OPTIONS}") + set(ENV{COMPILE_DEF} "${COMPILE_DEF}") + add_subdirectory(libs) + add_subdirectory(main_prog) + + + +#//////////////////////////////////////////////////////THIS IS USER CODE PART + +#//////////////////////////////////////////////////////END USER CODE PART +endif() \ No newline at end of file diff --git a/Cmake_templates/main_prog_template.txt b/Cmake_templates/main_prog_template.txt new file mode 100644 index 0000000..a7a197e --- /dev/null +++ b/Cmake_templates/main_prog_template.txt @@ -0,0 +1,94 @@ +#THIS FILE IS AUTO GENERATED FROM THE TEMPLATE! DO NOT CHANGE! + +# specify cross compilers and tools +set(CMAKE_AR arm-none-eabi-ar) +set(CMAKE_OBJCOPY arm-none-eabi-objcopy) +set(CMAKE_OBJDUMP arm-none-eabi-objdump) +set(SIZE arm-none-eabi-size) + +#///////////////////////////////////USER CAN SET VARIABLES HERE + +#///////////////////////////////////USER CAN SET VARIABLES HERE + + + +set(INCLUDE_DIR + Core/Inc + #/////////////////////////////////////////////USER CAN ADD INCLUDE_DIR HERE + + #///////////////////////////////////////////// +) + + + + +#////////////////////////////////////USER CAN SET VARIABLES HERE +set(FIRMWARE_UTIL ${CMAKE_SOURCE_DIR}/utils/bin/app_image_builder_windows.exe) +set(FIRMWARE_DIR ${CMAKE_SOURCE_DIR}/utils/bin/) +#////////////////////////////////////////////////////////////// + + + + + + + # project settings + project(main_prog C CXX ASM) + set(CMAKE_CXX_STANDARD 17) + set(CMAKE_C_STANDARD 11) + + + + # uncomment to mitigate c++17 absolute addresses warnings + #set(CMAKE_CXX_FLAGS "${CMAKE_CXX_FLAGS} -Wno-register") + + if ("${CMAKE_BUILD_TYPE}" STREQUAL "Release") + message(STATUS "Maximum optimization for speed") + add_definitions(-DRELEASE_BUILD) + add_definitions(-DWATCHDOG_IWDG) + add_compile_options(-Ofast) + elseif ("${CMAKE_BUILD_TYPE}" STREQUAL "RelWithDebInfo") + add_definitions(-DWATCHDOG_IWDG) + message(STATUS "Maximum optimization for speed, debug info included") + add_compile_options(-Ofast -g) + elseif ("${CMAKE_BUILD_TYPE}" STREQUAL "MinSizeRel") + message(STATUS "Maximum optimization for size") + add_compile_options(-Os) + else () + message(STATUS "Minimal optimization, debug info included") + add_compile_options(-Og -g) + endif () + + + # add a directory with header files to see the generated file + # include_directories (${CMAKE_CURRENT_BINARY_DIR}) + add_compile_definitions(BLACKBOX_CACHE=1) + +#//////////////////////////USER SOURCES FILES + file( GLOB_RECURSE SOURCES "Core/Src/*.*" ) + + +#///////////////////END USER SOURCES FILES + + + + add_executable(${PROJECT_NAME}.elf ${SOURCES}) + target_compile_options(${PROJECT_NAME}.elf PUBLIC $ENV{COMPILE_OPTIONS}) + target_link_options(${PROJECT_NAME}.elf PUBLIC $ENV{LINK_OPTIONS}) + target_include_directories(${PROJECT_NAME}.elf PUBLIC ${INCLUDE_DIR}) + target_link_libraries(${PROJECT_NAME}.elf PUBLIC $ENV{MCU_SERIES}_HAL_DRIVER CMSIS ) + target_compile_definitions(${PROJECT_NAME}.elf PUBLIC $ENV{COMPILE_DEF}) + set(HEX_FILE ${PROJECT_BINARY_DIR}/${PROJECT_NAME}.hex) + set(BIN_FILE ${PROJECT_BINARY_DIR}/${PROJECT_NAME}.bin) + add_custom_command(TARGET ${PROJECT_NAME}.elf PRE_BUILD + COMMAND ${CMAKE_COMMAND} -E copy "${CMAKE_SOURCE_DIR}/${MEM_MAP_FILE}" ${PROJECT_BINARY_DIR}/memory_map.inc + ) + add_custom_command(TARGET ${PROJECT_NAME}.elf POST_BUILD + COMMAND ${CMAKE_OBJCOPY} -Oihex $ ${HEX_FILE} + COMMAND ${CMAKE_OBJCOPY} -Obinary $ ${BIN_FILE} + COMMENT "Building ${HEX_FILE} +Building ${BIN_FILE}" + ) +#///////////////////////////USER CUSTOM COMMANDS + +#//////////////////////////END CUSTOM COMMANDS \ No newline at end of file diff --git a/libs/CMakeLists.txt b/libs/CMakeLists.txt new file mode 100644 index 0000000..da4c837 --- /dev/null +++ b/libs/CMakeLists.txt @@ -0,0 +1 @@ +add_subdirectory(Drivers) diff --git a/libs/Drivers/CMSIS/ARM.CMSIS.pdsc b/libs/Drivers/CMSIS/ARM.CMSIS.pdsc new file mode 100644 index 0000000..90f5845 --- /dev/null +++ b/libs/Drivers/CMSIS/ARM.CMSIS.pdsc @@ -0,0 +1,4073 @@ + + + + CMSIS + CMSIS (Cortex Microcontroller Software Interface Standard) + ARM + + http://www.keil.com/pack/ + + + + CMSIS-Core(M): 5.3.0 (see revision history for details) + - Added provisions for compiler-independent C startup code. + CMSIS-Core(A): 1.1.4 (see revision history for details) + - Fixed __FPU_Enable. + CMSIS-DSP: 1.7.0 (see revision history for details) + - New Neon versions of f32 functions + - Python wrapper + - Preliminary cmake build + - Compilation flags for FFTs + - Changes to arm_math.h + CMSIS-NN: 1.2.0 (see revision history for details) + - New function for depthwise convolution with asymmetric quantization. + - New support functions for requantization. + CMSIS-RTOS: + - RTX 4.82.0 (updated provisions for Arm Compiler 6 when using Cortex-M0/M0+) + CMSIS-RTOS2: + - RTX 5.5.1 (see revision history for details) + CMSIS-Driver: 2.7.1 + - WiFi Interface API 1.0.0 + Devices: + - Generalized C startup code for all Cortex-M familiy devices. + - Updated Cortex-A default memory regions and MMU configurations + - Moved Cortex-A memory and system config files to avoid include path issues + + + The following folders are deprecated + - CMSIS/Include/ (superseded by CMSIS/DSP/Include/ and CMSIS/Core/Include/) + + CMSIS-Core(M): 5.2.1 (see revision history for details) + - Fixed compilation issue in cmsis_armclang_ltm.h + + + The following folders have been removed: + - CMSIS/Lib/ (superseded by CMSIS/DSP/Lib/) + - CMSIS/DSP_Lib/ (superseded by CMSIS/DSP/) + The following folders are deprecated + - CMSIS/Include/ (superseded by CMSIS/DSP/Include/ and CMSIS/Core/Include/) + + CMSIS-Core(M): 5.2.0 (see revision history for details) + - Reworked Stack/Heap configuration for ARM startup files. + - Added Cortex-M35P device support. + - Added generic Armv8.1-M Mainline device support. + CMSIS-Core(A): 1.1.3 (see revision history for details) + CMSIS-DSP: 1.6.0 (see revision history for details) + - reworked DSP library source files + - reworked DSP library documentation + - Changed DSP folder structure + - moved DSP libraries to folder ./DSP/Lib + - ARM DSP Libraries are built with ARMCLANG + - Added DSP Libraries Source variant + CMSIS-RTOS2: + - RTX 5.5.0 (see revision history for details) + CMSIS-Driver: 2.7.0 + - Added WiFi Interface API 1.0.0-beta + - Added components for project specific driver implementations + CMSIS-Pack: 1.6.0 (see revision history for details) + Devices: + - Added Cortex-M35P and ARMv81MML device templates. + - Fixed C-Startup Code for GCC (aligned with other compilers) + Utilities: + - SVDConv 3.3.25 + - PackChk 1.3.82 + + + Aligned pack structure with repository. + The following folders are deprecated: + - CMSIS/Include/ + - CMSIS/DSP_Lib/ + + CMSIS-Core(M): 5.1.2 (see revision history for details) + - Added Cortex-M1 support (beta). + CMSIS-Core(A): 1.1.2 (see revision history for details) + CMSIS-NN: 1.1.0 + - Added new math functions. + CMSIS-RTOS2: + - API 2.1.3 (see revision history for details) + - RTX 5.4.0 (see revision history for details) + * Updated exception handling on Cortex-A + CMSIS-Driver: + - Flash Driver API V2.2.0 + Utilities: + - SVDConv 3.3.21 + - PackChk 1.3.71 + + + Updated Arm company brand. + CMSIS-Core(M): 5.1.1 (see revision history for details) + CMSIS-Core(A): 1.1.1 (see revision history for details) + CMSIS-DAP: 2.0.0 (see revision history for details) + CMSIS-NN: 1.0.0 + - Initial contribution of the bare metal Neural Network Library. + CMSIS-RTOS2: + - RTX 5.3.0 (see revision history for details) + - OS Tick API 1.0.1 + + + CMSIS-Core(M): 5.1.0 (see revision history for details) + - Added MPU Functions for ARMv8-M for Cortex-M23/M33. + - Added compiler_iccarm.h to replace compiler_iar.h shipped with the compiler. + CMSIS-Core(A): 1.1.0 (see revision history for details) + - Added compiler_iccarm.h. + - Added additional access functions for physical timer. + CMSIS-DAP: 1.2.0 (see revision history for details) + CMSIS-DSP: 1.5.2 (see revision history for details) + CMSIS-Driver: 2.6.0 (see revision history for details) + - CAN Driver API V1.2.0 + - NAND Driver API V2.3.0 + CMSIS-RTOS: + - RTX: added variant for Infineon XMC4 series affected by PMU_CM.001 errata. + CMSIS-RTOS2: + - API 2.1.2 (see revision history for details) + - RTX 5.2.3 (see revision history for details) + Devices: + - Added GCC startup and linker script for Cortex-A9. + - Added device ARMCM0plus_MPU for Cortex-M0+ with MPU. + - Added IAR startup code for Cortex-A9 + + + CMSIS-RTOS2: + - RTX 5.2.1 (see revision history for details) + + + CMSIS-Core(M): 5.0.2 (see revision history for details) + - Changed Version Control macros to be core agnostic. + - Added MPU Functions for ARMv7-M for Cortex-M0+/M3/M4/M7. + CMSIS-Core(A): 1.0.0 (see revision history for details) + - Initial release + - IRQ Controller API 1.0.0 + CMSIS-Driver: 2.05 (see revision history for details) + - All typedefs related to status have been made volatile. + CMSIS-RTOS2: + - API 2.1.1 (see revision history for details) + - RTX 5.2.0 (see revision history for details) + - OS Tick API 1.0.0 + CMSIS-DSP: 1.5.2 (see revision history for details) + - Fixed GNU Compiler specific diagnostics. + CMSIS-Pack: 1.5.0 (see revision history for details) + - added System Description File (*.SDF) Format + CMSIS-Zone: 0.0.1 (Preview) + - Initial specification draft + + + Package Description: + - added taxonomy for Cclass RTOS + CMSIS-RTOS2: + - API 2.1 (see revision history for details) + - RTX 5.1.0 (see revision history for details) + CMSIS-Core: 5.0.1 (see revision history for details) + - Added __PACKED_STRUCT macro + - Added uVisior support + - Updated cmsis_armcc.h: corrected macro __ARM_ARCH_6M__ + - Updated template for secure main function (main_s.c) + - Updated template for Context Management for ARMv8-M TrustZone (tz_context.c) + CMSIS-DSP: 1.5.1 (see revision history for details) + - added ARMv8M DSP libraries. + CMSIS-Pack:1.4.9 (see revision history for details) + - added Pack Index File specification and schema file + + + Changed open source license to Apache 2.0 + CMSIS_Core: + - Added support for Cortex-M23 and Cortex-M33. + - Added ARMv8-M device configurations for mainline and baseline. + - Added CMSE support and thread context management for TrustZone for ARMv8-M + - Added cmsis_compiler.h to unify compiler behaviour. + - Updated function SCB_EnableICache (for Cortex-M7). + - Added functions: NVIC_GetEnableIRQ, SCB_GetFPUType + CMSIS-RTOS: + - bug fix in RTX 4.82 (see revision history for details) + CMSIS-RTOS2: + - new API including compatibility layer to CMSIS-RTOS + - reference implementation based on RTX5 + - supports all Cortex-M variants including TrustZone for ARMv8-M + CMSIS-SVD: + - reworked SVD format documentation + - removed SVD file database documentation as SVD files are distributed in packs + - updated SVDConv for Win32 and Linux + CMSIS-DSP: + - Moved DSP libraries from CMSIS/DSP/Lib to CMSIS/Lib. + - Added DSP libraries build projects to CMSIS pack. + + + - CMSIS-Core 4.30.0 (see revision history for details) + - CMSIS-DAP 1.1.0 (unchanged) + - CMSIS-Driver 2.04.0 (see revision history for details) + - CMSIS-DSP 1.4.7 (no source code change [still labeled 1.4.5], see revision history for details) + - CMSIS-Pack 1.4.1 (see revision history for details) + - CMSIS-RTOS 4.80.0 Restored time delay parameter 'millisec' old behavior (prior V4.79) for software compatibility. (see revision history for details) + - CMSIS-SVD 1.3.1 (see revision history for details) + + + - CMSIS-Core 4.20 (see revision history for details) + - CMSIS-DSP 1.4.6 (no source code change [still labeled 1.4.5], see revision history for details) + - CMSIS-Pack 1.4.0 (adding memory attributes, algorithm style) + - CMSIS-Driver 2.03.0 (adding CAN [Controller Area Network] API) + - CMSIS-RTOS + -- API 1.02 (unchanged) + -- RTX 4.79 (see revision history for details) + - CMSIS-SVD 1.3.0 (see revision history for details) + - CMSIS-DAP 1.1.0 (extended with SWO support) + + + - CMSIS-Core 4.10 (Cortex-M7 extended Cache Maintenance functions) + - CMSIS-DSP 1.4.5 (see revision history for details) + - CMSIS-Driver 2.02 (adding SAI (Serial Audio Interface) API) + - CMSIS-Pack 1.3.3 (Semantic Versioning, Generator extensions) + - CMSIS-RTOS + -- API 1.02 (unchanged) + -- RTX 4.78 (see revision history for details) + - CMSIS-SVD 1.2 (unchanged) + + + Adding Cortex-M7 support + - CMSIS-Core 4.00 (Cortex-M7 support, corrected C++ include guards in core header files) + - CMSIS-DSP 1.4.4 (Cortex-M7 support and corrected out of bound issues) + - CMSIS-Pack 1.3.1 (Cortex-M7 updates, clarification, corrected batch files in Tutorial) + - CMSIS-SVD 1.2 (Cortex-M7 extensions) + - CMSIS-RTOS RTX 4.75 (see revision history for details) + + + - fixed conditions preventing the inclusion of the DSP library in projects for Infineon XMC4000 series devices + + + - CMSIS-Driver 2.02 (incompatible update) + - CMSIS-Pack 1.3 (see revision history for details) + - CMSIS-DSP 1.4.2 (unchanged) + - CMSIS-Core 3.30 (unchanged) + - CMSIS-RTOS RTX 4.74 (unchanged) + - CMSIS-RTOS API 1.02 (unchanged) + - CMSIS-SVD 1.10 (unchanged) + PACK: + - removed G++ specific files from PACK + - added Component Startup variant "C Startup" + - added Pack Checking Utility + - updated conditions to reflect tool-chain dependency + - added Taxonomy for Graphics + - updated Taxonomy for unified drivers from "Drivers" to "CMSIS Drivers" + + + + - CMSIS-RTOS 4.74 (see revision history for details) + - PACK Extensions (Boards, Device Features, Flash Programming, Generators, Configuration Wizard). Schema version 1.1. + + + + + + + + + Software components for audio processing + Generic Interfaces for Evaluation and Development Boards + Drivers that support an external component available on an evaluation board + Compiler Software Extensions + Cortex Microcontroller Software Interface Components + Unified Device Drivers compliant to CMSIS-Driver Specifications + Startup, System Setup + Data exchange or data formatter + Drivers that support an extension board or shield + File Drive Support and File System + IoT cloud client connector + IoT specific software utility + Graphical User Interface + Network Stack using Internet Protocols + Real-time Operating System + Encryption for secure communication or storage + Universal Serial Bus Stack + Generic software utility components + + + + + + + +The Cortex-M0 processor is an entry-level 32-bit Arm Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including: +- simple, easy-to-use programmers model +- highly efficient ultra-low power operation +- excellent code density +- deterministic, high-performance interrupt handling +- upward compatibility with the rest of the Cortex-M processor family. + + + + + + + + + + + + + + + + +The Cortex-M0+ processor is an entry-level 32-bit Arm Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including: +- simple, easy-to-use programmers model +- highly efficient ultra-low power operation +- excellent code density +- deterministic, high-performance interrupt handling +- upward compatibility with the rest of the Cortex-M processor family. + + + + + + + + + + + + + + + + + + + + + +The ARM Cortex-M1 FPGA processor is intended for deeply embedded applications that require a small processor integrated into an FPGA. +The ARM Cortex-M1 processor implements the ARMv6-M architecture profile. + + + + + + + + + + + + + + + + +The Cortex-M3 processor is an entry-level 32-bit Arm Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including: +- simple, easy-to-use programmers model +- highly efficient ultra-low power operation +- excellent code density +- deterministic, high-performance interrupt handling +- upward compatibility with the rest of the Cortex-M processor family. + + + + + + + + + + + + + + + + +The Cortex-M4 processor is an entry-level 32-bit Arm Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including: +- simple, easy-to-use programmers model +- highly efficient ultra-low power operation +- excellent code density +- deterministic, high-performance interrupt handling +- upward compatibility with the rest of the Cortex-M processor family. + + + + + + + + + + + + + + + + + + + + + +The Cortex-M7 processor is an entry-level 32-bit Arm Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including: +- simple, easy-to-use programmers model +- highly efficient ultra-low power operation +- excellent code density +- deterministic, high-performance interrupt handling +- upward compatibility with the rest of the Cortex-M processor family. + + + + + + + + + + + + + + + + + + + + + + + + + + +The Arm Cortex-M23 is based on the Armv8-M baseline architecture. +It is the smallest and most energy efficient Arm processor with Arm TrustZone technology. +Cortex-M23 is the ideal processor for constrained embedded applications requiring efficient security. + + + + + + + + + + + + + + + + + + + + + + + +The Arm Cortex-M33 is the most configurable of all Cortex-M processors. It is a full featured microcontroller +class processor based on the Armv8-M mainline architecture with Arm TrustZone security. + + + + + + + + + + + + no DSP Instructions, no Floating Point Unit, no TrustZone + + + + + + + + no DSP Instructions, no Floating Point Unit, TrustZone + + + + + + + + DSP Instructions, Single Precision Floating Point Unit, no TrustZone + + + + + + + + DSP Instructions, Single Precision Floating Point Unit, TrustZone + + + + + + + + + +The Arm Cortex-M35P is the most configurable of all Cortex-M processors. It is a full featured microcontroller +class processor based on the Armv8-M mainline architecture with Arm TrustZone security designed for a broad range of secure embedded applications. + + + + + + + + + + + + + no DSP Instructions, no Floating Point Unit, no TrustZone + + + + + + + + no DSP Instructions, no Floating Point Unit, TrustZone + + + + + + + + DSP Instructions, Single Precision Floating Point Unit, no TrustZone + + + + + + + + DSP Instructions, Single Precision Floating Point Unit, TrustZone + + + + + + + + +The Arm SC000 processor is an entry-level 32-bit Arm Cortex processor designed for a broad range of secure embedded applications. It offers significant benefits to developers, including: +- simple, easy-to-use programmers model +- highly efficient ultra-low power operation +- excellent code density +- deterministic, high-performance interrupt handling + + + + + + + + + + + + + + + +The ARM SC300 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of secure embedded applications. It offers significant benefits to developers, including: +- simple, easy-to-use programmers model +- highly efficient ultra-low power operation +- excellent code density +- deterministic, high-performance interrupt handling + + + + + + + + + + + + + + + + +Armv8-M Baseline based device with TrustZone + + + + + + + + + + + + + + + + + + +Armv8-M Mainline based device with TrustZone + + + + + + + + + + + + no DSP Instructions, no Floating Point Unit, TrustZone + + + + + + + + DSP Instructions, no Floating Point Unit, TrustZone + + + + + + + + no DSP Instructions, Single Precision Floating Point Unit, TrustZone + + + + + + + + DSP Instructions, Single Precision Floating Point Unit, TrustZone + + + + + + + + no DSP Instructions, Double Precision Floating Point Unit, TrustZone + + + + + + + + DSP Instructions, Double Precision Floating Point Unit, TrustZone + + + + + + + + + +Armv8.1-M Mainline based device with TrustZone and MVE + + + + + + + + + + + + + Double Precision Vector Extensions, DSP Instructions, Double Precision Floating Point Unit, TrustZone + + + + + + + + + +The Arm Cortex-A5 processor is a high-performance, low-power, Arm macrocell with an L1 cache subsystem that provides full +virtual memory capabilities. The Cortex-A5 processor implements the Armv7-A architecture profile and can execute 32-bit +Arm instructions and 16-bit and 32-bit Thumb instructions. The Cortex-A5 is the smallest member of the Cortex-A processor family. + + + + + + + + + + + + + + + + + +The Cortex-A7 MPCore processor is a high-performance, low-power processor that implements the Armv7-A architecture. +The Cortex-A7 MPCore processor has one to four processors in a single multiprocessor device with a L1 cache subsystem, +an optional integrated GIC, and an optional L2 cache controller. + + + + + + + + + + + + + + + + + +The Cortex-A9 processor is a high-performance, low-power, Arm macrocell with an L1 cache subsystem that provides full virtual memory capabilities. +The Cortex-A9 processor implements the Armv7-A architecture and runs 32-bit Arm instructions, 16-bit and 32-bit Thumb instructions, +and 8-bit Java bytecodes in Jazelle state. + + + + + + + + + + + + + + + + + + + Device interrupt controller interface + + + + + + RTOS Kernel system tick timer interface + + + + + + + CMSIS-RTOS API for Cortex-M, SC000, and SC300 + + + + + + CMSIS-RTOS API for Cortex-M, SC000, and SC300 + + + + + + + + USART Driver API for Cortex-M + + + + + + + SPI Driver API for Cortex-M + + + + + + + SAI Driver API for Cortex-M + + + + + + + I2C Driver API for Cortex-M + + + + + + + CAN Driver API for Cortex-M + + + + + + + Flash Driver API for Cortex-M + + + + + + + MCI Driver API for Cortex-M + + + + + + + NAND Flash Driver API for Cortex-M + + + + + + + Ethernet MAC and PHY Driver API for Cortex-M + + + + + + + + Ethernet MAC Driver API for Cortex-M + + + + + + + Ethernet PHY Driver API for Cortex-M + + + + + + + USB Device Driver API for Cortex-M + + + + + + + USB Host Driver API for Cortex-M + + + + + + + WiFi driver + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + Armv6-M architecture based device + + + + + + + Armv7-M architecture based device + + + + + + + Armv8-M architecture based device + + + + + + + + + Armv8-M architecture based device with TrustZone + + + + + Armv6_7-M architecture based device + + + + + Armv6_7_8-M architecture based device + + + + + + Armv7-A architecture based device + + + + + + + + Cortex-M0 or Cortex-M0+ or SC000 processor based device + + + + + + Cortex-M1 + + + + Cortex-M3 or SC300 processor based device + + + + + Cortex-M4 processor based device + + + + Cortex-M4 processor based device using Floating Point Unit + + + + + + Cortex-M7 processor based device + + + + Cortex-M7 processor based device using Floating Point Unit + + + + + Cortex-M7 processor based device using Floating Point Unit (SP) + + + + Cortex-M7 processor based device using Floating Point Unit (DP) + + + + Cortex-M23 processor based device + + + + Cortex-M33 processor based device + + + + Cortex-M33 processor based device using Floating Point Unit + + + + Cortex-M35P processor based device + + + + Cortex-M35P processor based device using Floating Point Unit + + + + Armv8-M Baseline processor based device + + + + Armv8-M Mainline processor based device + + + + Armv8-M Mainline processor based device using Floating Point Unit + + + + + + CM33, no DSP, no FPU + + + + CM33, DSP, no FPU + + + + CM33, no DSP, SP FPU + + + + CM33, DSP, SP FPU + + + + + CM35P, no DSP, no FPU + + + + CM35P, DSP, no FPU + + + + CM35P, no DSP, SP FPU + + + + CM35P, DSP, SP FPU + + + + + Armv8-M Mainline, no DSP, no FPU + + + + Armv8-M Mainline, DSP, no FPU + + + + Armv8-M Mainline, no DSP, SP FPU + + + + Armv8-M Mainline, DSP, SP FPU + + + + + Cortex-A5 or Cortex-A9 processor based device + + + + + + Cortex-A7 processor based device + + + + + + Cortex-A5, Cortex-A7 or Cortex-A9 processor based device for the Arm Compiler 5 + + + + + Cortex-A5, Cortex-A7 or Cortex-A9 processor based device for the Arm Compiler 6 + + + + + + Cortex-M0 or Cortex-M0+ or SC000 processor based device for the Arm Compiler + + + + + Cortex-M0 or Cortex-M0+ or SC000 processor based device in little endian mode for the Arm Compiler + + + + + Cortex-M0 or Cortex-M0+ or SC000 processor based device in big endian mode for the Arm Compiler + + + + + + Cortex-M1 based device for the Arm Compiler + + + + + Cortex-M1 based device in little endian mode for the Arm Compiler + + + + + Cortex-M1 based device in big endian mode for the Arm Compiler + + + + + + Cortex-M3 or SC300 processor based device for the Arm Compiler + + + + + Cortex-M3 or SC300 processor based device in little endian mode for the Arm Compiler + + + + + Cortex-M3 or SC300 processor based device in big endian mode for the Arm Compiler + + + + + + Cortex-M4 processor based device for the Arm Compiler + + + + + Cortex-M4 processor based device in little endian mode for the Arm Compiler + + + + + Cortex-M4 processor based device in big endian mode for the Arm Compiler + + + + + + Cortex-M4 processor based device using Floating Point Unit for the Arm Compiler + + + + + Cortex-M4 processor based device using Floating Point Unit in little endian mode for the Arm Compiler + + + + + Cortex-M4 processor based device using Floating Point Unit in big endian mode for the Arm Compiler + + + + + + Cortex-M7 processor based device for the Arm Compiler + + + + + Cortex-M7 processor based device in little endian mode for the Arm Compiler + + + + + Cortex-M7 processor based device in big endian mode for the Arm Compiler + + + + + + Cortex-M7 processor based device using Floating Point Unit for the Arm Compiler + + + + + Cortex-M7 processor based device using Floating Point Unit in little endian mode for the Arm Compiler + + + + + Cortex-M7 processor based device using Floating Point Unit in big endian mode for the Arm Compiler + + + + + + Cortex-M7 processor based device using Floating Point Unit (SP) for the Arm Compiler + + + + + Cortex-M7 processor based device using Floating Point Unit (SP) in little endian mode for the Arm Compiler + + + + + Cortex-M7 processor based device using Floating Point Unit (SP) in big endian mode for the Arm Compiler + + + + + + Cortex-M7 processor based device using Floating Point Unit (DP) for the Arm Compiler + + + + + Cortex-M7 processor based device using Floating Point Unit (DP) in little endian mode for the Arm Compiler + + + + + Cortex-M7 processor based device using Floating Point Unit (DP) in big endian mode for the Arm Compiler + + + + + + Cortex-M23 processor based device for the Arm Compiler + + + + + Cortex-M23 processor based device in little endian mode for the Arm Compiler + + + + + + Cortex-M33 processor based device for the Arm Compiler + + + + + Cortex-M33 processor based device in little endian mode for the Arm Compiler + + + + + + Cortex-M33 processor based device using Floating Point Unit for the Arm Compiler + + + + + Cortex-M33 processor based device using Floating Point Unit in little endian mode for the Arm Compiler + + + + + + Cortex-M33 processor, no DSP, no FPU, Arm Compiler + + + + + Cortex-M33 processor, DSP, no FPU, Arm Compiler + + + + + Cortex-M33 processor, no DSP, SP FPU, Arm Compiler + + + + + Cortex-M33 processor, DSP, SP FPU, Arm Compiler + + + + + Cortex-M33 processor, little endian, no DSP, no FPU, Arm Compiler + + + + + Cortex-M33 processor, little endian, DSP, no FPU, Arm Compiler + + + + + Cortex-M33 processor, little endian, no DSP, SP FPU, Arm Compiler + + + + + Cortex-M33 processor, little endian, DSP, SP FPU, Arm Compiler + + + + + + Cortex-M35P processor based device for the Arm Compiler + + + + + Cortex-M35P processor based device in little endian mode for the Arm Compiler + + + + + + Cortex-M35P processor based device using Floating Point Unit for the Arm Compiler + + + + + Cortex-M35P processor based device using Floating Point Unit in little endian mode for the Arm Compiler + + + + + + Cortex-M35P processor, no DSP, no FPU, Arm Compiler + + + + + Cortex-M35P processor, DSP, no FPU, Arm Compiler + + + + + Cortex-M35P processor, no DSP, SP FPU, Arm Compiler + + + + + Cortex-M35P processor, DSP, SP FPU, Arm Compiler + + + + + Cortex-M35P processor, little endian, no DSP, no FPU, Arm Compiler + + + + + Cortex-M35P processor, little endian, DSP, no FPU, Arm Compiler + + + + + Cortex-M35P processor, little endian, no DSP, SP FPU, Arm Compiler + + + + + Cortex-M35P processor, little endian, DSP, SP FPU, Arm Compiler + + + + + + Armv8-M Baseline processor based device for the Arm Compiler + + + + + Armv8-M Baseline processor based device in little endian mode for the Arm Compiler + + + + + + Armv8-M Mainline processor based device for the Arm Compiler + + + + + Armv8-M Mainline processor based device in little endian mode for the Arm Compiler + + + + + + Armv8-M Mainline processor based device using Floating Point Unit for the Arm Compiler + + + + + Armv8-M Mainline processor based device using Floating Point Unit in little endian mode for the Arm Compiler + + + + + + Armv8-M Mainline, no DSP, no FPU, Arm Compiler + + + + + Armv8-M Mainline, DSP, no FPU, Arm Compiler + + + + + Armv8-M Mainline, no DSP, SP FPU, Arm Compiler + + + + + Armv8-M Mainline, DSP, SP FPU, Arm Compiler + + + + + Armv8-M Mainline, little endian, no DSP, no FPU, Arm Compiler + + + + + Armv8-M Mainline, little endian, DSP, no FPU, Arm Compiler + + + + + Armv8-M Mainline, little endian, no DSP, SP FPU, Arm Compiler + + + + + Armv8-M Mainline, little endian, DSP, SP FPU, Arm Compiler + + + + + + + Cortex-A5, Cortex-A7 or Cortex-A9 processor based device for the GCC Compiler + + + + + + Cortex-M0 or Cortex-M0+ or SC000 processor based device for the GCC Compiler + + + + + Cortex-M0 or Cortex-M0+ or SC000 processor based device in little endian mode for the GCC Compiler + + + + + Cortex-M0 or Cortex-M0+ or SC000 processor based device in big endian mode for the GCC Compiler + + + + + + Cortex-M1 based device for the GCC Compiler + + + + + Cortex-M1 based device in little endian mode for the GCC Compiler + + + + + Cortex-M1 based device in big endian mode for the GCC Compiler + + + + + + Cortex-M3 or SC300 processor based device for the GCC Compiler + + + + + Cortex-M3 or SC300 processor based device in little endian mode for the GCC Compiler + + + + + Cortex-M3 or SC300 processor based device in big endian mode for the GCC Compiler + + + + + + Cortex-M4 processor based device for the GCC Compiler + + + + + Cortex-M4 processor based device in little endian mode for the GCC Compiler + + + + + Cortex-M4 processor based device in big endian mode for the GCC Compiler + + + + + + Cortex-M4 processor based device using Floating Point Unit for the GCC Compiler + + + + + Cortex-M4 processor based device using Floating Point Unit in little endian mode for the GCC Compiler + + + + + Cortex-M4 processor based device using Floating Point Unit in big endian mode for the GCC Compiler + + + + + + Cortex-M7 processor based device for the GCC Compiler + + + + + Cortex-M7 processor based device in little endian mode for the GCC Compiler + + + + + Cortex-M7 processor based device in big endian mode for the GCC Compiler + + + + + + Cortex-M7 processor based device using Floating Point Unit for the GCC Compiler + + + + + Cortex-M7 processor based device using Floating Point Unit in little endian mode for the GCC Compiler + + + + + Cortex-M7 processor based device using Floating Point Unit in big endian mode for the GCC Compiler + + + + + + Cortex-M7 processor based device using Floating Point Unit (SP) for the GCC Compiler + + + + + Cortex-M7 processor based device using Floating Point Unit (SP) in little endian mode for the GCC Compiler + + + + + + Cortex-M7 processor based device using Floating Point Unit (DP) for the GCC Compiler + + + + + Cortex-M7 processor based device using Floating Point Unit (DP) in little endian mode for the GCC Compiler + + + + + + Cortex-M23 processor based device for the GCC Compiler + + + + + Cortex-M23 processor based device in little endian mode for the GCC Compiler + + + + + + Cortex-M33 processor based device for the GCC Compiler + + + + + Cortex-M33 processor based device in little endian mode for the GCC Compiler + + + + + + Cortex-M33 processor based device using Floating Point Unit for the GCC Compiler + + + + + Cortex-M33 processor based device using Floating Point Unit in little endian mode for the GCC Compiler + + + + + + CM33, no DSP, no FPU, GCC Compiler + + + + + CM33, DSP, no FPU, GCC Compiler + + + + + CM33, no DSP, SP FPU, GCC Compiler + + + + + CM33, DSP, SP FPU, GCC Compiler + + + + + CM33, little endian, no DSP, no FPU, GCC Compiler + + + + + CM33, little endian, DSP, no FPU, GCC Compiler + + + + + CM33, little endian, no DSP, SP FPU, GCC Compiler + + + + + CM33, little endian, DSP, SP FPU, GCC Compiler + + + + + + Cortex-M35P processor based device for the GCC Compiler + + + + + Cortex-M35P processor based device in little endian mode for the GCC Compiler + + + + + + Cortex-M35P processor based device using Floating Point Unit for the GCC Compiler + + + + + Cortex-M35P processor based device using Floating Point Unit in little endian mode for the GCC Compiler + + + + + + CM35P, no DSP, no FPU, GCC Compiler + + + + + CM35P, DSP, no FPU, GCC Compiler + + + + + CM35P, no DSP, SP FPU, GCC Compiler + + + + + CM35P, DSP, SP FPU, GCC Compiler + + + + + CM35P, little endian, no DSP, no FPU, GCC Compiler + + + + + CM35P, little endian, DSP, no FPU, GCC Compiler + + + + + CM35P, little endian, no DSP, SP FPU, GCC Compiler + + + + + CM35P, little endian, DSP, SP FPU, GCC Compiler + + + + + + Armv8-M Baseline processor based device for the GCC Compiler + + + + + Armv8-M Baseline processor based device in little endian mode for the GCC Compiler + + + + + + Armv8-M Mainline processor based device for the GCC Compiler + + + + + Armv8-M Mainline processor based device in little endian mode for the GCC Compiler + + + + + + Armv8-M Mainline processor based device using Floating Point Unit for the GCC Compiler + + + + + Armv8-M Mainline processor based device using Floating Point Unit in little endian mode for the GCC Compiler + + + + + + Armv8-M Mainline, no DSP, no FPU, GCC Compiler + + + + + Armv8-M Mainline, DSP, no FPU, GCC Compiler + + + + + Armv8-M Mainline, no DSP, SP FPU, GCC Compiler + + + + + Armv8-M Mainline, DSP, SP FPU, GCC Compiler + + + + + Armv8-M Mainline, little endian, no DSP, no FPU, GCC Compiler + + + + + Armv8-M Mainline, little endian, DSP, no FPU, GCC Compiler + + + + + Armv8-M Mainline, little endian, no DSP, SP FPU, GCC Compiler + + + + + Armv8-M Mainline, little endian, DSP, SP FPU, GCC Compiler + + + + + + + Cortex-A5, Cortex-A7 or Cortex-A9 processor based device for the IAR Compiler + + + + + + Cortex-M0 or Cortex-M0+ or SC000 processor based device for the IAR Compiler + + + + + Cortex-M0 or Cortex-M0+ or SC000 processor based device in little endian mode for the IAR Compiler + + + + + Cortex-M0 or Cortex-M0+ or SC000 processor based device in big endian mode for the IAR Compiler + + + + + + Cortex-M1 based device for the IAR Compiler + + + + + Cortex-M1 based device in little endian mode for the IAR Compiler + + + + + Cortex-M1 based device in big endian mode for the IAR Compiler + + + + + + Cortex-M3 or SC300 processor based device for the IAR Compiler + + + + + Cortex-M3 or SC300 processor based device in little endian mode for the IAR Compiler + + + + + Cortex-M3 or SC300 processor based device in big endian mode for the IAR Compiler + + + + + + Cortex-M4 processor based device for the IAR Compiler + + + + + Cortex-M4 processor based device in little endian mode for the IAR Compiler + + + + + Cortex-M4 processor based device in big endian mode for the IAR Compiler + + + + + + Cortex-M4 processor based device using Floating Point Unit for the IAR Compiler + + + + + Cortex-M4 processor based device using Floating Point Unit in little endian mode for the IAR Compiler + + + + + Cortex-M4 processor based device using Floating Point Unit in big endian mode for the IAR Compiler + + + + + + Cortex-M7 processor based device for the IAR Compiler + + + + + Cortex-M7 processor based device in little endian mode for the IAR Compiler + + + + + Cortex-M7 processor based device in big endian mode for the IAR Compiler + + + + + + Cortex-M7 processor based device using Floating Point Unit for the IAR Compiler + + + + + Cortex-M7 processor based device using Floating Point Unit in little endian mode for the IAR Compiler + + + + + Cortex-M7 processor based device using Floating Point Unit in big endian mode for the IAR Compiler + + + + + + Cortex-M7 processor based device using Floating Point Unit (SP) for the IAR Compiler + + + + + Cortex-M7 processor based device using Floating Point Unit (SP) in little endian mode for the IAR Compiler + + + + + Cortex-M7 processor based device using Floating Point Unit (SP) in big endian mode for the IAR Compiler + + + + + + Cortex-M7 processor based device using Floating Point Unit (DP) for the IAR Compiler + + + + + Cortex-M7 processor based device using Floating Point Unit (DP) in little endian mode for the IAR Compiler + + + + + Cortex-M7 processor based device using Floating Point Unit (DP) in big endian mode for the IAR Compiler + + + + + + Cortex-M23 processor based device for the IAR Compiler + + + + + Cortex-M23 processor based device in little endian mode for the IAR Compiler + + + + + + Cortex-M33 processor based device for the IAR Compiler + + + + + Cortex-M33 processor based device in little endian mode for the IAR Compiler + + + + + + Cortex-M33 processor based device using Floating Point Unit for the IAR Compiler + + + + + Cortex-M33 processor based device using Floating Point Unit in little endian mode for the IAR Compiler + + + + + + CM33, no DSP, no FPU, IAR Compiler + + + + + CM33, DSP, no FPU, IAR Compiler + + + + + CM33, no DSP, SP FPU, IAR Compiler + + + + + CM33, DSP, SP FPU, IAR Compiler + + + + + CM33, little endian, no DSP, no FPU, IAR Compiler + + + + + CM33, little endian, DSP, no FPU, IAR Compiler + + + + + CM33, little endian, no DSP, SP FPU, IAR Compiler + + + + + CM33, little endian, DSP, SP FPU, IAR Compiler + + + + + + Cortex-M35P processor based device for the IAR Compiler + + + + + Cortex-M35P processor based device in little endian mode for the IAR Compiler + + + + + + Cortex-M35P processor based device using Floating Point Unit for the IAR Compiler + + + + + Cortex-M35P processor based device using Floating Point Unit in little endian mode for the IAR Compiler + + + + + + CM35P, no DSP, no FPU, IAR Compiler + + + + + CM35P, DSP, no FPU, IAR Compiler + + + + + CM35P, no DSP, SP FPU, IAR Compiler + + + + + CM35P, DSP, SP FPU, IAR Compiler + + + + + CM35P, little endian, no DSP, no FPU, IAR Compiler + + + + + CM35P, little endian, DSP, no FPU, IAR Compiler + + + + + CM35P, little endian, no DSP, SP FPU, IAR Compiler + + + + + CM35P, little endian, DSP, SP FPU, IAR Compiler + + + + + + Armv8-M Baseline processor based device for the IAR Compiler + + + + + Armv8-M Baseline processor based device in little endian mode for the IAR Compiler + + + + + + Armv8-M Mainline processor based device for the IAR Compiler + + + + + Armv8-M Mainline processor based device in little endian mode for the IAR Compiler + + + + + + Armv8-M Mainline processor based device using Floating Point Unit for the IAR Compiler + + + + + Armv8-M Mainline processor based device using Floating Point Unit in little endian mode for the IAR Compiler + + + + + + Armv8-M Mainline, no DSP, no FPU, IAR Compiler + + + + + Armv8-M Mainline, DSP, no FPU, IAR Compiler + + + + + Armv8-M Mainline, no DSP, SP FPU, IAR Compiler + + + + + Armv8-M Mainline, DSP, SP FPU, IAR Compiler + + + + + Armv8-M Mainline, little endian, no DSP, no FPU, IAR Compiler + + + + + Armv8-M Mainline, little endian, DSP, no FPU, IAR Compiler + + + + + Armv8-M Mainline, little endian, no DSP, SP FPU, IAR Compiler + + + + + Armv8-M Mainline, little endian, DSP, SP FPU, IAR Compiler + + + + + + + Generic Arm Cortex-M0 device startup and depends on CMSIS Core + + + + + + Generic Arm Cortex-M0+ device startup and depends on CMSIS Core + + + + + + Generic Arm Cortex-M1 device startup and depends on CMSIS Core + + + + + + Generic Arm Cortex-M3 device startup and depends on CMSIS Core + + + + + + Generic Arm Cortex-M4 device startup and depends on CMSIS Core + + + + + + Generic Arm Cortex-M7 device startup and depends on CMSIS Core + + + + + + Generic Arm Cortex-M23 device startup and depends on CMSIS Core + + + + + + Generic Arm Cortex-M33 device startup and depends on CMSIS Core + + + + + + Generic Arm Cortex-M35P device startup and depends on CMSIS Core + + + + + + Generic Arm SC000 device startup and depends on CMSIS Core + + + + + + Generic Arm SC300 device startup and depends on CMSIS Core + + + + + + Generic Armv8-M Baseline device startup and depends on CMSIS Core + + + + + + Generic Armv8-M Mainline device startup and depends on CMSIS Core + + + + + + Generic Armv8.1-M Mainline device startup and depends on CMSIS Core + + + + + + Generic Arm Cortex-A5 device startup and depends on CMSIS Core + + + + + + Generic Arm Cortex-A7 device startup and depends on CMSIS Core + + + + + + Generic Arm Cortex-A9 device startup and depends on CMSIS Core + + + + + + + Components required for DSP + + + + + + + + Components required for NN + + + + + + Components required for RTOS RTX + + + + + + + Components required for RTOS RTX IFX + + + + + + + + Components required for RTOS RTX5 + + + + + + Components required for RTOS2 RTX5 + + + + + + + Components required for RTOS2 RTX5 on Armv7-A + + + + + + + + + Components required for RTOS2 RTX5 Library + + + + + + + Components required for RTOS2 RTX5 in Non-Secure Domain + + + + + + + + + Components required for OS Tick Private Timer + + + + + + Components required for OS Tick Generic Physical Timer + + + + + + + + + + CMSIS-CORE for Cortex-M, SC000, SC300, ARMv8-M, ARMv8.1-M + + + + + + + + + + + + + CMSIS-CORE for Cortex-A + + + + + + + + + + + System and Startup for Generic Arm Cortex-M0 device + + + + + + + + + + + + + DEPRECATED: System and Startup for Generic Arm Cortex-M0 device + + + + + + + + + + + + + + + System and Startup for Generic Arm Cortex-M0+ device + + + + + + + + + + + + + DEPRECATED: System and Startup for Generic Arm Cortex-M0+ device + + + + + + + + + + + + + + + System and Startup for Generic Arm Cortex-M1 device + + + + + + + + + + + + + DEPRECATED: System and Startup for Generic Arm Cortex-M1 device + + + + + + + + + + + + + + + System and Startup for Generic Arm Cortex-M3 device + + + + + + + + + + + + + DEPRECATED: System and Startup for Generic Arm Cortex-M3 device + + + + + + + + + + + + + + + System and Startup for Generic Arm Cortex-M4 device + + + + + + + + + + + + + DEPRECATED: System and Startup for Generic Arm Cortex-M4 device + + + + + + + + + + + + + + + System and Startup for Generic Arm Cortex-M7 device + + + + + + + + + + + + + DEPRECATED: System and Startup for Generic Arm Cortex-M7 device + + + + + + + + + + + + + + + System and Startup for Generic Arm Cortex-M23 device + + + + + + + + + + + + + + DEPRECATED: System and Startup for Generic Arm Cortex-M23 device + + + + + + + + + + + + + + + + + System and Startup for Generic Arm Cortex-M33 device + + + + + + + + + + + + + + DEPRECATED: System and Startup for Generic Arm Cortex-M33 device + + + + + + + + + + + + + + + + + System and Startup for Generic Arm Cortex-M35P device + + + + + + + + + + + + + + DEPRECATED: System and Startup for Generic Arm Cortex-M35P device + + + + + + + + + + + + + + + + + System and Startup for Generic Arm SC000 device + + + + + + + + + + + + + DEPRECATED: System and Startup for Generic Arm SC000 device + + + + + + + + + + + + + + + System and Startup for Generic Arm SC300 device + + + + + + + + + + + + + DEPRECATED: System and Startup for Generic Arm SC300 device + + + + + + + + + + + + + + + System and Startup for Generic Armv8-M Baseline device + + + + + + + + + + + + + + DEPRECATED: System and Startup for Generic Armv8-M Baseline device + + + + + + + + + + + + + + + + System and Startup for Generic Armv8-M Mainline device + + + + + + + + + + + + + + DEPRECATED: System and Startup for Generic Armv8-M Mainline device + + + + + + + + + + + + + + + + System and Startup for Generic Armv8.1-M Mainline device + + + + + + + + + + + + + + + + System and Startup for Generic Arm Cortex-A5 device + + + + + + + + + + + + + + + + + + + + + + + System and Startup for Generic Arm Cortex-A7 device + + + + + + + + + + + + + + + + + + + + + + System and Startup for Generic Arm Cortex-A9 device + + + + + + + + + + + + + + + + + + + + + + IRQ Controller implementation using GIC + + + + + + + + OS Tick implementation using Private Timer + + + + + + + OS Tick implementation using Generic Physical Timer + + + + + + + + CMSIS-DSP Library for Cortex-M, SC000, and SC300 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + CMSIS-DSP Library for Cortex-M, SC000, and SC300 + + + + + + + + + + + + + + + + + + + + + + + CMSIS-NN Neural Network Library + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + CMSIS-RTOS RTX implementation for Cortex-M, SC000, and SC300 + + + #define RTE_CMSIS_RTOS /* CMSIS-RTOS */ + #define RTE_CMSIS_RTOS_RTX /* CMSIS-RTOS Keil RTX */ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + CMSIS-RTOS RTX implementation for Infineon XMC4 series affected by PMU_CM.001 errata + + + #define RTE_CMSIS_RTOS /* CMSIS-RTOS */ + #define RTE_CMSIS_RTOS_RTX /* CMSIS-RTOS Keil RTX */ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + CMSIS-RTOS RTX5 implementation for Cortex-M, SC000, and SC300 + + + #define RTE_CMSIS_RTOS /* CMSIS-RTOS */ + #define RTE_CMSIS_RTOS_RTX5 /* CMSIS-RTOS Keil RTX5 */ + + + + + + + + + + + + CMSIS-RTOS2 RTX5 for Cortex-M, SC000, C300 and Armv8-M (Library) + + + #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */ + #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + CMSIS-RTOS2 RTX5 for Armv8-M Non-Secure Domain (Library) + + + #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */ + #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */ + #define RTE_CMSIS_RTOS2_RTX5_ARMV8M_NS /* CMSIS-RTOS2 Keil RTX5 Armv8-M Non-secure domain */ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + CMSIS-RTOS2 RTX5 for Cortex-M, SC000, C300 and Armv8-M (Source) + + + #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */ + #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */ + #define RTE_CMSIS_RTOS2_RTX5_SOURCE /* CMSIS-RTOS2 Keil RTX5 Source */ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + CMSIS-RTOS2 RTX5 for Armv7-A (Source) + + + #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */ + #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */ + #define RTE_CMSIS_RTOS2_RTX5_SOURCE /* CMSIS-RTOS2 Keil RTX5 Source */ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + CMSIS-RTOS2 RTX5 for Armv8-M Non-Secure Domain (Source) + + + #define RTE_CMSIS_RTOS2 /* CMSIS-RTOS2 */ + #define RTE_CMSIS_RTOS2_RTX5 /* CMSIS-RTOS2 Keil RTX5 */ + #define RTE_CMSIS_RTOS2_RTX5_SOURCE /* CMSIS-RTOS2 Keil RTX5 Source */ + #define RTE_CMSIS_RTOS2_RTX5_ARMV8M_NS /* CMSIS-RTOS2 Keil RTX5 Armv8-M Non-secure domain */ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + Access to #include Driver_USART.h file and code template for custom implementation + + + + + + + Access to #include Driver_SPI.h file and code template for custom implementation + + + + + + + Access to #include Driver_SAI.h file and code template for custom implementation + + + + + + + Access to #include Driver_I2C.h file and code template for custom implementation + + + + + + + Access to #include Driver_CAN.h file and code template for custom implementation + + + + + + + Access to #include Driver_Flash.h file and code template for custom implementation + + + + + + + Access to #include Driver_MCI.h file and code template for custom implementation + + + + + + + Access to #include Driver_NAND.h file and code template for custom implementation + + + + + + + Access to #include Driver_ETH_PHY/MAC.h files and code templates for custom implementation + + + + + + + + + Access to #include Driver_ETH_MAC.h file and code template for custom implementation + + + + + + + Access to #include Driver_ETH_PHY.h file and code template for custom implementation + + + + + + + Access to #include Driver_USBD.h file and code template for custom implementation + + + + + + + Access to #include Driver_USBH.h file and code template for custom implementation + + + + + + + Access to #include Driver_WiFi.h file + + + + + + + + + + uVision Simulator + + + + + + + + + + + + + + + + + + + + + + + + + + + + EWARM Simulator + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + DSP_Lib Class Marks example + + + + + + + + + Getting Started + + + + + DSP_Lib Convolution example + + + + + + + + + Getting Started + + + + + DSP_Lib Dotproduct example + + + + + + + + + Getting Started + + + + + DSP_Lib FFT Bin example + + + + + + + + + Getting Started + + + + + DSP_Lib FIR example + + + + + + + + + Getting Started + + + + + DSP_Lib Graphic Equalizer example + + + + + + + + + Getting Started + + + + + DSP_Lib Linear Interpolation example + + + + + + + + + Getting Started + + + + + DSP_Lib Matrix example + + + + + + + + + Getting Started + + + + + DSP_Lib Signal Convergence example + + + + + + + + + Getting Started + + + + + DSP_Lib Sinus/Cosinus example + + + + + + + + + Getting Started + + + + + DSP_Lib Variance example + + + + + + + + + Getting Started + + + + + Neural Network CIFAR10 example + + + + + + + + + + Getting Started + + + + + Neural Network CIFAR10 example + + + + + + + + + + Getting Started + + + + + Neural Network GRU example + + + + + + + + + + Getting Started + + + + + Neural Network GRU example + + + + + + + + + + Getting Started + + + + + CMSIS-RTOS2 Blinky example + + + + + + + + + Getting Started + + + + + CMSIS-RTOS2 mixed API v1 and v2 + + + + + + + + + Getting Started + + + + + CMSIS-RTOS2 Message Queue Example + + + + + + + + + + Getting Started + + + + + CMSIS-RTOS2 Memory Pool Example + + + + + + + + + + Getting Started + + + + + Bare-metal secure/non-secure example without RTOS + + + + + + + + + Getting Started + + + + + Secure/non-secure RTOS example with thread context management + + + + + + + + + Getting Started + + + + + Secure/non-secure RTOS example with security test cases and system recovery + + + + + + + + + Getting Started + + + + + + diff --git a/libs/Drivers/CMSIS/CMakeLists.txt b/libs/Drivers/CMSIS/CMakeLists.txt new file mode 100644 index 0000000..693e59b --- /dev/null +++ b/libs/Drivers/CMSIS/CMakeLists.txt @@ -0,0 +1,31 @@ +set(LIB_NAME CMSIS) +if(NOT DEFINED ENV{MCU_SERIES}) + message(FATAL_ERROR "MCU_SERIES NOT DEFINED. Please define it like stm32fxx") +else() + string(TOUPPER $ENV{MCU_SERIES} MCU_SERIES_UPPERCASE) +endif() + +project(${LIB_NAME} + LANGUAGES C ASM + ) +if (NOT DEFINED ENV{MCU}) + message(FATAL_ERROR "PLEASE DEFINE ENV{MCU} i.e STM32F427xx") +endif () + +if (NOT GTEST) + if (NOT $ENV{CORTEX-M} STREQUAL "3" AND NOT $ENV{CORTEX-M} STREQUAL "1" AND NOT $ENV{CORTEX-M} STREQUAL "0" AND NOT $ENV{CORTEX-M} STREQUAL "4" AND NOT $ENV{CORTEX-M} STREQUAL "3" AND NOT $ENV{CORTEX-M} STREQUAL "55" AND NOT $ENV{CORTEX-M} STREQUAL "0+") + message(FATAL_ERROR "Error: please set CORTEX-M") + endif () + + if (NOT DEFINED ENV{COMPILE_OPTIONS}) + set(COMPILE_OPTIONS -ffunction-sections -fdata-sections -fno-common -fmessage-length=0 $<$:-fno-rtti> -mcpu=cortex-m$ENV{CORTEX-M} -mthumb -mthumb-interwork) + message(WARNING "${LIB_NAME} compile with default options") + else () + set(COMPILE_OPTIONS $ENV{COMPILE_OPTIONS}) + endif() +endif() + +add_library(${LIB_NAME} INTERFACE) +target_include_directories(${LIB_NAME} INTERFACE Include Device/ST/${MCU_SERIES_UPPERCASE}/Include) +target_compile_definitions(${LIB_NAME} INTERFACE "$ENV{MCU}") +target_compile_options(${LIB_NAME} BEFORE INTERFACE ${COMPILE_OPTIONS}) diff --git a/libs/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h b/libs/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h new file mode 100644 index 0000000..af20715 --- /dev/null +++ b/libs/Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h @@ -0,0 +1,7439 @@ +/** + ****************************************************************************** + * @file stm32g030xx.h + * @author MCD Application Team + * @brief CMSIS Cortex-M0+ Device Peripheral Access Layer Header File. + * This file contains all the peripheral register's definitions, bits + * definitions and memory mapping for stm32g030xx devices. + * + * This file contains: + * - Data structures and the address mapping for all peripherals + * - Peripheral's registers declarations and bits definition + * - Macros to access peripheral's registers hardware + * + ****************************************************************************** + * @attention + * + * Copyright (c) 2018-2021 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS_Device + * @{ + */ + +/** @addtogroup stm32g030xx + * @{ + */ + +#ifndef STM32G030xx_H +#define STM32G030xx_H + +#ifdef __cplusplus + extern "C" { +#endif /* __cplusplus */ + +/** @addtogroup Configuration_section_for_CMSIS + * @{ + */ + +/** + * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ +#define __CM0PLUS_REV 0U /*!< Core Revision r0p0 */ +#define __MPU_PRESENT 1U /*!< STM32G0xx provides an MPU */ +#define __VTOR_PRESENT 1U /*!< Vector Table Register supported */ +#define __NVIC_PRIO_BITS 2U /*!< STM32G0xx uses 2 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0U /*!< Set to 1 if different SysTick Config is used */ + +/** + * @} + */ + +/** @addtogroup Peripheral_interrupt_number_definition + * @{ + */ + +/** + * @brief stm32g030xx Interrupt Number Definition, according to the selected device + * in @ref Library_configuration_section + */ + +/*!< Interrupt Number Definition */ +typedef enum +{ +/****** Cortex-M0+ Processor Exceptions Numbers ***************************************************************/ + NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13, /*!< 3 Cortex-M Hard Fault Interrupt */ + SVCall_IRQn = -5, /*!< 11 Cortex-M SV Call Interrupt */ + PendSV_IRQn = -2, /*!< 14 Cortex-M Pend SV Interrupt */ + SysTick_IRQn = -1, /*!< 15 Cortex-M System Tick Interrupt */ +/****** STM32G0xxxx specific Interrupt Numbers ****************************************************************/ + WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ + RTC_TAMP_IRQn = 2, /*!< RTC interrupt through the EXTI line 19 & 21 */ + FLASH_IRQn = 3, /*!< FLASH global Interrupt */ + RCC_IRQn = 4, /*!< RCC global Interrupt */ + EXTI0_1_IRQn = 5, /*!< EXTI 0 and 1 Interrupts */ + EXTI2_3_IRQn = 6, /*!< EXTI Line 2 and 3 Interrupts */ + EXTI4_15_IRQn = 7, /*!< EXTI Line 4 to 15 Interrupts */ + DMA1_Channel1_IRQn = 9, /*!< DMA1 Channel 1 Interrupt */ + DMA1_Channel2_3_IRQn = 10, /*!< DMA1 Channel 2 and Channel 3 Interrupts */ + DMA1_Ch4_5_DMAMUX1_OVR_IRQn = 11, /*!< DMA1 Channel 4 to Channel 5 and DMAMUX1 Overrun Interrupts */ + ADC1_IRQn = 12, /*!< ADC1 Interrupts */ + TIM1_BRK_UP_TRG_COM_IRQn = 13, /*!< TIM1 Break, Update, Trigger and Commutation Interrupts */ + TIM1_CC_IRQn = 14, /*!< TIM1 Capture Compare Interrupt */ + TIM3_IRQn = 16, /*!< TIM3 global Interrupt */ + TIM14_IRQn = 19, /*!< TIM14 global Interrupt */ + TIM16_IRQn = 21, /*!< TIM16 global Interrupt */ + TIM17_IRQn = 22, /*!< TIM17 global Interrupt */ + I2C1_IRQn = 23, /*!< I2C1 Interrupt (combined with EXTI 23) */ + I2C2_IRQn = 24, /*!< I2C2 Interrupt */ + SPI1_IRQn = 25, /*!< SPI1/I2S1 Interrupt */ + SPI2_IRQn = 26, /*!< SPI2 Interrupt */ + USART1_IRQn = 27, /*!< USART1 Interrupt */ + USART2_IRQn = 28, /*!< USART2 Interrupt */ +} IRQn_Type; + +/** + * @} + */ + +#include "core_cm0plus.h" /* Cortex-M0+ processor and core peripherals */ +#include "system_stm32g0xx.h" +#include + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ +typedef struct +{ + __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR1; /*!< ADC configuration register 1, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR; /*!< ADC sampling time register, Address offset: 0x14 */ + uint32_t RESERVED1; /*!< Reserved, 0x18 */ + uint32_t RESERVED2; /*!< Reserved, 0x1C */ + __IO uint32_t AWD1TR; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ + __IO uint32_t AWD2TR; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */ + __IO uint32_t CHSELR; /*!< ADC group regular sequencer register, Address offset: 0x28 */ + __IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x2C */ + uint32_t RESERVED3[4]; /*!< Reserved, 0x30 - 0x3C */ + __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ + uint32_t RESERVED4[23];/*!< Reserved, 0x44 - 0x9C */ + __IO uint32_t AWD2CR; /*!< ADC analog watchdog 2 configuration register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 configuration register, Address offset: 0xA4 */ + uint32_t RESERVED5[3]; /*!< Reserved, 0xA8 - 0xB0 */ + __IO uint32_t CALFACT; /*!< ADC Calibration factor register, Address offset: 0xB4 */ +} ADC_TypeDef; + +typedef struct +{ + __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ +} ADC_Common_TypeDef; + +/* Legacy registers naming */ +#define TR1 AWD1TR +#define TR2 AWD2TR +#define TR3 AWD3TR + + + + +/** + * @brief CRC calculation unit + */ +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED1; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + + +/** + * @brief Debug MCU + */ +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug configuration register, Address offset: 0x04 */ + __IO uint32_t APBFZ1; /*!< Debug APB freeze register 1, Address offset: 0x08 */ + __IO uint32_t APBFZ2; /*!< Debug APB freeze register 2, Address offset: 0x0C */ +} DBG_TypeDef; + +/** + * @brief DMA Controller + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} DMA_TypeDef; + +/** + * @brief DMA Multiplexer + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register Address offset: 0x0004 * (channel x) */ +}DMAMUX_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< DMA Channel Status Register Address offset: 0x0080 */ + __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register Address offset: 0x0084 */ +}DMAMUX_ChannelStatus_TypeDef; + +typedef struct +{ + __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register Address offset: 0x0100 + 0x0004 * (Req Gen x) */ +}DMAMUX_RequestGen_TypeDef; + +typedef struct +{ + __IO uint32_t RGSR; /*!< DMA Request Generator Status Register Address offset: 0x0140 */ + __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register Address offset: 0x0144 */ +}DMAMUX_RequestGenStatus_TypeDef; + +/** + * @brief Asynch Interrupt/Event Controller (EXTI) + */ +typedef struct +{ + __IO uint32_t RTSR1; /*!< EXTI Rising Trigger Selection Register 1, Address offset: 0x00 */ + __IO uint32_t FTSR1; /*!< EXTI Falling Trigger Selection Register 1, Address offset: 0x04 */ + __IO uint32_t SWIER1; /*!< EXTI Software Interrupt event Register 1, Address offset: 0x08 */ + __IO uint32_t RPR1; /*!< EXTI Rising Pending Register 1, Address offset: 0x0C */ + __IO uint32_t FPR1; /*!< EXTI Falling Pending Register 1, Address offset: 0x10 */ + uint32_t RESERVED1[3]; /*!< Reserved 1, 0x14 -- 0x1C */ + uint32_t RESERVED2[5]; /*!< Reserved 2, 0x20 -- 0x30 */ + uint32_t RESERVED3[11]; /*!< Reserved 3, 0x34 -- 0x5C */ + __IO uint32_t EXTICR[4]; /*!< EXTI External Interrupt Configuration Register, 0x60 -- 0x6C */ + uint32_t RESERVED4[4]; /*!< Reserved 4, 0x70 -- 0x7C */ + __IO uint32_t IMR1; /*!< EXTI Interrupt Mask Register 1, Address offset: 0x80 */ + __IO uint32_t EMR1; /*!< EXTI Event Mask Register 1, Address offset: 0x84 */ +} EXTI_TypeDef; + +/** + * @brief FLASH Registers + */ +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH Access Control register, Address offset: 0x00 */ + uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x04 */ + __IO uint32_t KEYR; /*!< FLASH Key register, Address offset: 0x08 */ + __IO uint32_t OPTKEYR; /*!< FLASH Option Key register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< FLASH Status register, Address offset: 0x10 */ + __IO uint32_t CR; /*!< FLASH Control register, Address offset: 0x14 */ + __IO uint32_t ECCR; /*!< FLASH ECC register, Address offset: 0x18 */ + uint32_t RESERVED2; /*!< Reserved2, Address offset: 0x1C */ + __IO uint32_t OPTR; /*!< FLASH Option register, Address offset: 0x20 */ + uint32_t RESERVED3[2]; /*!< Reserved3, Address offset: 0x24--0x28 */ + __IO uint32_t WRP1AR; /*!< FLASH Bank WRP area A address register, Address offset: 0x2C */ + __IO uint32_t WRP1BR; /*!< FLASH Bank WRP area B address register, Address offset: 0x30 */ + uint32_t RESERVED4[2]; /*!< Reserved4, Address offset: 0x34--0x38 */ +} FLASH_TypeDef; + +/** + * @brief General Purpose I/O + */ +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ + __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */ +} GPIO_TypeDef; + + +/** + * @brief Inter-integrated Circuit Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + + + +/** + * @brief Power Control + */ +typedef struct +{ + __IO uint32_t CR1; /*!< PWR Power Control Register 1, Address offset: 0x00 */ + uint32_t RESERVED0; /*!< Reserved, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< PWR Power Control Register 3, Address offset: 0x08 */ + __IO uint32_t CR4; /*!< PWR Power Control Register 4, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< PWR Power Status Register 1, Address offset: 0x10 */ + __IO uint32_t SR2; /*!< PWR Power Status Register 2, Address offset: 0x14 */ + __IO uint32_t SCR; /*!< PWR Power Status Clear Register, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t PUCRA; /*!< PWR Pull-Up Control Register of port A, Address offset: 0x20 */ + __IO uint32_t PDCRA; /*!< PWR Pull-Down Control Register of port A, Address offset: 0x24 */ + __IO uint32_t PUCRB; /*!< PWR Pull-Up Control Register of port B, Address offset: 0x28 */ + __IO uint32_t PDCRB; /*!< PWR Pull-Down Control Register of port B, Address offset: 0x2C */ + __IO uint32_t PUCRC; /*!< PWR Pull-Up Control Register of port C, Address offset: 0x30 */ + __IO uint32_t PDCRC; /*!< PWR Pull-Down Control Register of port C, Address offset: 0x34 */ + __IO uint32_t PUCRD; /*!< PWR Pull-Up Control Register of port D, Address offset: 0x38 */ + __IO uint32_t PDCRD; /*!< PWR Pull-Down Control Register of port D, Address offset: 0x3C */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x40 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: 0x44 */ + __IO uint32_t PUCRF; /*!< PWR Pull-Up Control Register of port F, Address offset: 0x48 */ + __IO uint32_t PDCRF; /*!< PWR Pull-Down Control Register of port F, Address offset: 0x4C */ +} PWR_TypeDef; + +/** + * @brief Reset and Clock Control + */ +typedef struct +{ + __IO uint32_t CR; /*!< RCC Clock Sources Control Register, Address offset: 0x00 */ + __IO uint32_t ICSCR; /*!< RCC Internal Clock Sources Calibration Register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC Regulated Domain Clocks Configuration Register, Address offset: 0x08 */ + __IO uint32_t PLLCFGR; /*!< RCC System PLL configuration Register, Address offset: 0x0C */ + __IO uint32_t RESERVED0; /*!< Reserved, Address offset: 0x10 */ + __IO uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */ + __IO uint32_t CIER; /*!< RCC Clock Interrupt Enable Register, Address offset: 0x18 */ + __IO uint32_t CIFR; /*!< RCC Clock Interrupt Flag Register, Address offset: 0x1C */ + __IO uint32_t CICR; /*!< RCC Clock Interrupt Clear Register, Address offset: 0x20 */ + __IO uint32_t IOPRSTR; /*!< RCC IO port reset register, Address offset: 0x24 */ + __IO uint32_t AHBRSTR; /*!< RCC AHB peripherals reset register, Address offset: 0x28 */ + __IO uint32_t APBRSTR1; /*!< RCC APB peripherals reset register 1, Address offset: 0x2C */ + __IO uint32_t APBRSTR2; /*!< RCC APB peripherals reset register 2, Address offset: 0x30 */ + __IO uint32_t IOPENR; /*!< RCC IO port enable register, Address offset: 0x34 */ + __IO uint32_t AHBENR; /*!< RCC AHB peripherals clock enable register, Address offset: 0x38 */ + __IO uint32_t APBENR1; /*!< RCC APB peripherals clock enable register1, Address offset: 0x3C */ + __IO uint32_t APBENR2; /*!< RCC APB peripherals clock enable register2, Address offset: 0x40 */ + __IO uint32_t IOPSMENR; /*!< RCC IO port clocks enable in sleep mode register, Address offset: 0x44 */ + __IO uint32_t AHBSMENR; /*!< RCC AHB peripheral clocks enable in sleep mode register, Address offset: 0x48 */ + __IO uint32_t APBSMENR1; /*!< RCC APB peripheral clocks enable in sleep mode register1, Address offset: 0x4C */ + __IO uint32_t APBSMENR2; /*!< RCC APB peripheral clocks enable in sleep mode register2, Address offset: 0x50 */ + __IO uint32_t CCIPR; /*!< RCC Peripherals Independent Clocks Configuration Register, Address offset: 0x54 */ + __IO uint32_t RESERVED2; /*!< Reserved, Address offset: 0x58 */ + __IO uint32_t BDCR; /*!< RCC Backup Domain Control Register, Address offset: 0x5C */ + __IO uint32_t CSR; /*!< RCC Unregulated Domain Clock Control and Status Register, Address offset: 0x60 */ +} RCC_TypeDef; + +/** + * @brief Real-Time Clock + */ +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x08 */ + __IO uint32_t ICSR; /*!< RTC initialization control and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x18 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x1C */ + uint32_t RESERVED1; /*!< Reserved Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x1C */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x48 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x4C */ + __IO uint32_t SR; /*!< RTC Status register, Address offset: 0x50 */ + __IO uint32_t MISR; /*!< RTC Masked Interrupt Status register, Address offset: 0x54 */ + uint32_t RESERVED3; /*!< Reserved Address offset: 0x58 */ + __IO uint32_t SCR; /*!< RTC Status Clear register, Address offset: 0x5C */ + __IO uint32_t OR; /*!< RTC option register, Address offset: 0x60 */ +} RTC_TypeDef; + +/** + * @brief Tamper and backup registers + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TAMP configuration register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TAMP configuration register 2, Address offset: 0x04 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x08 */ + __IO uint32_t FLTCR; /*!< Reserved Address offset: 0x0C */ + uint32_t RESERVED1[7]; /*!< Reserved Address offset: 0x10 -- 0x28 */ + __IO uint32_t IER; /*!< TAMP Interrupt enable register, Address offset: 0x2C */ + __IO uint32_t SR; /*!< TAMP Status register, Address offset: 0x30 */ + __IO uint32_t MISR; /*!< TAMP Masked Interrupt Status register, Address offset: 0x34 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x38 */ + __IO uint32_t SCR; /*!< TAMP Status clear register, Address offset: 0x3C */ + uint32_t RESERVED3[48]; /*!< Reserved Address offset: 0x54 -- 0xFC */ + __IO uint32_t BKP0R; /*!< TAMP backup register 0, Address offset: 0x100 */ + __IO uint32_t BKP1R; /*!< TAMP backup register 1, Address offset: 0x104 */ + __IO uint32_t BKP2R; /*!< TAMP backup register 2, Address offset: 0x108 */ + __IO uint32_t BKP3R; /*!< TAMP backup register 3, Address offset: 0x10C */ + __IO uint32_t BKP4R; /*!< TAMP backup register 4, Address offset: 0x110 */ +} TAMP_TypeDef; + + /** + * @brief Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< SPI Control register 1 (not used in I2S mode), Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ + __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ + __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ + __IO uint32_t RXCRCR; /*!< SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 */ + __IO uint32_t TXCRCR; /*!< SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 */ + __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ + __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ +} SPI_TypeDef; + +/** + * @brief System configuration controller + */ +typedef struct +{ + __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */ + uint32_t RESERVED0[5]; /*!< Reserved, 0x04 --0x14 */ + __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x18 */ + uint32_t RESERVED1[25]; /*!< Reserved 0x1C */ + __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register, Address offset: 0x80 */ +} SYSCFG_TypeDef; + +/** + * @brief TIM + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + __IO uint32_t OR1; /*!< TIM option register, Address offset: 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t AF1; /*!< TIM alternate function register 1, Address offset: 0x60 */ + __IO uint32_t AF2; /*!< TIM alternate function register 2, Address offset: 0x64 */ + __IO uint32_t TISEL; /*!< TIM Input Selection register, Address offset: 0x68 */ +} TIM_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + __IO uint32_t PRESC; /*!< USART Prescaler register, Address offset: 0x2C */ +} USART_TypeDef; + + +/** + * @brief Window WATCHDOG + */ +typedef struct +{ + __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ + __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ +} WWDG_TypeDef; + + +/** + * @} + */ + +/** @addtogroup Peripheral_memory_map + * @{ + */ +#define FLASH_BASE (0x08000000UL) /*!< FLASH base address */ +#define SRAM_BASE (0x20000000UL) /*!< SRAM base address */ +#define PERIPH_BASE (0x40000000UL) /*!< Peripheral base address */ +#define IOPORT_BASE (0x50000000UL) /*!< IOPORT base address */ +#define SRAM_SIZE_MAX (0x00002000UL) /*!< maximum SRAM size (up to 8 KBytes) */ + +#define FLASH_SIZE (((*((uint32_t *)FLASHSIZE_BASE)) & (0x007FU)) << 10U) + +/*!< Peripheral memory map */ +#define APBPERIPH_BASE (PERIPH_BASE) +#define AHBPERIPH_BASE (PERIPH_BASE + 0x00020000UL) + +/*!< APB peripherals */ + +#define TIM3_BASE (APBPERIPH_BASE + 0x00000400UL) +#define TIM14_BASE (APBPERIPH_BASE + 0x00002000UL) +#define RTC_BASE (APBPERIPH_BASE + 0x00002800UL) +#define WWDG_BASE (APBPERIPH_BASE + 0x00002C00UL) +#define IWDG_BASE (APBPERIPH_BASE + 0x00003000UL) +#define SPI2_BASE (APBPERIPH_BASE + 0x00003800UL) +#define USART2_BASE (APBPERIPH_BASE + 0x00004400UL) +#define I2C1_BASE (APBPERIPH_BASE + 0x00005400UL) +#define I2C2_BASE (APBPERIPH_BASE + 0x00005800UL) +#define PWR_BASE (APBPERIPH_BASE + 0x00007000UL) +#define TAMP_BASE (APBPERIPH_BASE + 0x0000B000UL) +#define SYSCFG_BASE (APBPERIPH_BASE + 0x00010000UL) +#define ADC1_BASE (APBPERIPH_BASE + 0x00012400UL) +#define ADC1_COMMON_BASE (APBPERIPH_BASE + 0x00012708UL) +#define ADC_BASE (ADC1_COMMON_BASE) /* Kept for legacy purpose */ +#define TIM1_BASE (APBPERIPH_BASE + 0x00012C00UL) +#define SPI1_BASE (APBPERIPH_BASE + 0x00013000UL) +#define USART1_BASE (APBPERIPH_BASE + 0x00013800UL) +#define TIM16_BASE (APBPERIPH_BASE + 0x00014400UL) +#define TIM17_BASE (APBPERIPH_BASE + 0x00014800UL) +#define DBG_BASE (APBPERIPH_BASE + 0x00015800UL) + + +/*!< AHB peripherals */ +#define DMA1_BASE (AHBPERIPH_BASE) +#define DMAMUX1_BASE (AHBPERIPH_BASE + 0x00000800UL) +#define RCC_BASE (AHBPERIPH_BASE + 0x00001000UL) +#define EXTI_BASE (AHBPERIPH_BASE + 0x00001800UL) +#define FLASH_R_BASE (AHBPERIPH_BASE + 0x00002000UL) +#define CRC_BASE (AHBPERIPH_BASE + 0x00003000UL) + + +#define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) +#define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) +#define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) +#define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) +#define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) + +#define DMAMUX1_Channel0_BASE (DMAMUX1_BASE) +#define DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x00000004UL) +#define DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x00000008UL) +#define DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x0000000CUL) +#define DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x00000010UL) + +#define DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x00000100UL) +#define DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x00000104UL) +#define DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x00000108UL) +#define DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x0000010CUL) + +#define DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x00000080UL) +#define DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x00000140UL) + +/*!< IOPORT */ +#define GPIOA_BASE (IOPORT_BASE + 0x00000000UL) +#define GPIOB_BASE (IOPORT_BASE + 0x00000400UL) +#define GPIOC_BASE (IOPORT_BASE + 0x00000800UL) +#define GPIOD_BASE (IOPORT_BASE + 0x00000C00UL) +#define GPIOF_BASE (IOPORT_BASE + 0x00001400UL) + +/*!< Device Electronic Signature */ +#define PACKAGE_BASE (0x1FFF7500UL) /*!< Package data register base address */ +#define UID_BASE (0x1FFF7590UL) /*!< Unique device ID register base address */ +#define FLASHSIZE_BASE (0x1FFF75E0UL) /*!< Flash size data register base address */ + +/** + * @} + */ + +/** @addtogroup Peripheral_declaration + * @{ + */ +#define TIM3 ((TIM_TypeDef *) TIM3_BASE) +#define TIM14 ((TIM_TypeDef *) TIM14_BASE) +#define RTC ((RTC_TypeDef *) RTC_BASE) +#define TAMP ((TAMP_TypeDef *) TAMP_BASE) +#define WWDG ((WWDG_TypeDef *) WWDG_BASE) +#define IWDG ((IWDG_TypeDef *) IWDG_BASE) +#define SPI2 ((SPI_TypeDef *) SPI2_BASE) +#define USART2 ((USART_TypeDef *) USART2_BASE) +#define I2C1 ((I2C_TypeDef *) I2C1_BASE) +#define I2C2 ((I2C_TypeDef *) I2C2_BASE) +#define PWR ((PWR_TypeDef *) PWR_BASE) +#define RCC ((RCC_TypeDef *) RCC_BASE) +#define EXTI ((EXTI_TypeDef *) EXTI_BASE) +#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) +#define TIM1 ((TIM_TypeDef *) TIM1_BASE) +#define SPI1 ((SPI_TypeDef *) SPI1_BASE) +#define USART1 ((USART_TypeDef *) USART1_BASE) +#define TIM16 ((TIM_TypeDef *) TIM16_BASE) +#define TIM17 ((TIM_TypeDef *) TIM17_BASE) +#define DMA1 ((DMA_TypeDef *) DMA1_BASE) +#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) +#define CRC ((CRC_TypeDef *) CRC_BASE) +#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) +#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) +#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) +#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) +#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE) +#define ADC1 ((ADC_TypeDef *) ADC1_BASE) +#define ADC1_COMMON ((ADC_Common_TypeDef *) ADC1_COMMON_BASE) +#define ADC (ADC1_COMMON) /* Kept for legacy purpose */ + + + +#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) +#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) +#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) +#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) +#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) +#define DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE) +#define DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE) +#define DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE) +#define DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE) +#define DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE) +#define DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE) + +#define DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE) +#define DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE) +#define DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE) +#define DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE) + +#define DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE) +#define DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE) + +#define DBG ((DBG_TypeDef *) DBG_BASE) + +/** + * @} + */ + +/** @addtogroup Exported_constants + * @{ + */ + + /** @addtogroup Hardware_Constant_Definition + * @{ + */ +#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */ + + /** + * @} + */ + + /** @addtogroup Peripheral_Registers_Bits_Definition + * @{ + */ + +/******************************************************************************/ +/* Peripheral Registers Bits Definition */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* Analog to Digital Converter (ADC) */ +/* */ +/******************************************************************************/ +/******************** Bit definition for ADC_ISR register *******************/ +#define ADC_ISR_ADRDY_Pos (0U) +#define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ +#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC ready flag */ +#define ADC_ISR_EOSMP_Pos (1U) +#define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ +#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< ADC group regular end of sampling flag */ +#define ADC_ISR_EOC_Pos (2U) +#define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ +#define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< ADC group regular end of unitary conversion flag */ +#define ADC_ISR_EOS_Pos (3U) +#define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) /*!< 0x00000008 */ +#define ADC_ISR_EOS ADC_ISR_EOS_Msk /*!< ADC group regular end of sequence conversions flag */ +#define ADC_ISR_OVR_Pos (4U) +#define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ +#define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< ADC group regular overrun flag */ +#define ADC_ISR_AWD1_Pos (7U) +#define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */ +#define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk /*!< ADC analog watchdog 1 flag */ +#define ADC_ISR_AWD2_Pos (8U) +#define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) /*!< 0x00000100 */ +#define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk /*!< ADC analog watchdog 2 flag */ +#define ADC_ISR_AWD3_Pos (9U) +#define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) /*!< 0x00000200 */ +#define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk /*!< ADC analog watchdog 3 flag */ +#define ADC_ISR_EOCAL_Pos (11U) +#define ADC_ISR_EOCAL_Msk (0x1UL << ADC_ISR_EOCAL_Pos) /*!< 0x00000800 */ +#define ADC_ISR_EOCAL ADC_ISR_EOCAL_Msk /*!< ADC end of calibration flag */ +#define ADC_ISR_CCRDY_Pos (13U) +#define ADC_ISR_CCRDY_Msk (0x1UL << ADC_ISR_CCRDY_Pos) /*!< 0x00002000 */ +#define ADC_ISR_CCRDY ADC_ISR_CCRDY_Msk /*!< ADC channel configuration ready flag */ + +/* Legacy defines */ +#define ADC_ISR_EOSEQ (ADC_ISR_EOS) + +/******************** Bit definition for ADC_IER register *******************/ +#define ADC_IER_ADRDYIE_Pos (0U) +#define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ +#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC ready interrupt */ +#define ADC_IER_EOSMPIE_Pos (1U) +#define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ +#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< ADC group regular end of sampling interrupt */ +#define ADC_IER_EOCIE_Pos (2U) +#define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ +#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< ADC group regular end of unitary conversion interrupt */ +#define ADC_IER_EOSIE_Pos (3U) +#define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) /*!< 0x00000008 */ +#define ADC_IER_EOSIE ADC_IER_EOSIE_Msk /*!< ADC group regular end of sequence conversions interrupt */ +#define ADC_IER_OVRIE_Pos (4U) +#define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ +#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< ADC group regular overrun interrupt */ +#define ADC_IER_AWD1IE_Pos (7U) +#define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) /*!< 0x00000080 */ +#define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk /*!< ADC analog watchdog 1 interrupt */ +#define ADC_IER_AWD2IE_Pos (8U) +#define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) /*!< 0x00000100 */ +#define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk /*!< ADC analog watchdog 2 interrupt */ +#define ADC_IER_AWD3IE_Pos (9U) +#define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) /*!< 0x00000200 */ +#define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk /*!< ADC analog watchdog 3 interrupt */ +#define ADC_IER_EOCALIE_Pos (11U) +#define ADC_IER_EOCALIE_Msk (0x1UL << ADC_IER_EOCALIE_Pos) /*!< 0x00000800 */ +#define ADC_IER_EOCALIE ADC_IER_EOCALIE_Msk /*!< ADC end of calibration interrupt */ +#define ADC_IER_CCRDYIE_Pos (13U) +#define ADC_IER_CCRDYIE_Msk (0x1UL << ADC_IER_CCRDYIE_Pos) /*!< 0x00002000 */ +#define ADC_IER_CCRDYIE ADC_IER_CCRDYIE_Msk /*!< ADC channel configuration ready interrupt */ + +/* Legacy defines */ +#define ADC_IER_EOSEQIE (ADC_IER_EOSIE) + +/******************** Bit definition for ADC_CR register ********************/ +#define ADC_CR_ADEN_Pos (0U) +#define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ +#define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable */ +#define ADC_CR_ADDIS_Pos (1U) +#define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ +#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable */ +#define ADC_CR_ADSTART_Pos (2U) +#define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ +#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC group regular conversion start */ +#define ADC_CR_ADSTP_Pos (4U) +#define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ +#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC group regular conversion stop */ +#define ADC_CR_ADVREGEN_Pos (28U) +#define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ +#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC voltage regulator enable */ +#define ADC_CR_ADCAL_Pos (31U) +#define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ +#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ + +/******************** Bit definition for ADC_CFGR1 register *****************/ +#define ADC_CFGR1_DMAEN_Pos (0U) +#define ADC_CFGR1_DMAEN_Msk (0x1UL << ADC_CFGR1_DMAEN_Pos) /*!< 0x00000001 */ +#define ADC_CFGR1_DMAEN ADC_CFGR1_DMAEN_Msk /*!< ADC DMA transfer enable */ +#define ADC_CFGR1_DMACFG_Pos (1U) +#define ADC_CFGR1_DMACFG_Msk (0x1UL << ADC_CFGR1_DMACFG_Pos) /*!< 0x00000002 */ +#define ADC_CFGR1_DMACFG ADC_CFGR1_DMACFG_Msk /*!< ADC DMA transfer configuration */ + +#define ADC_CFGR1_SCANDIR_Pos (2U) +#define ADC_CFGR1_SCANDIR_Msk (0x1UL << ADC_CFGR1_SCANDIR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR_Msk /*!< ADC group regular sequencer scan direction */ + +#define ADC_CFGR1_RES_Pos (3U) +#define ADC_CFGR1_RES_Msk (0x3UL << ADC_CFGR1_RES_Pos) /*!< 0x00000018 */ +#define ADC_CFGR1_RES ADC_CFGR1_RES_Msk /*!< ADC data resolution */ +#define ADC_CFGR1_RES_0 (0x1U << ADC_CFGR1_RES_Pos) /*!< 0x00000008 */ +#define ADC_CFGR1_RES_1 (0x2U << ADC_CFGR1_RES_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR1_ALIGN_Pos (5U) +#define ADC_CFGR1_ALIGN_Msk (0x1UL << ADC_CFGR1_ALIGN_Pos) /*!< 0x00000020 */ +#define ADC_CFGR1_ALIGN ADC_CFGR1_ALIGN_Msk /*!< ADC data alignment */ + +#define ADC_CFGR1_EXTSEL_Pos (6U) +#define ADC_CFGR1_EXTSEL_Msk (0x7UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x000001C0 */ +#define ADC_CFGR1_EXTSEL ADC_CFGR1_EXTSEL_Msk /*!< ADC group regular external trigger source */ +#define ADC_CFGR1_EXTSEL_0 (0x1UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000040 */ +#define ADC_CFGR1_EXTSEL_1 (0x2UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000080 */ +#define ADC_CFGR1_EXTSEL_2 (0x4UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR1_EXTEN_Pos (10U) +#define ADC_CFGR1_EXTEN_Msk (0x3UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000C00 */ +#define ADC_CFGR1_EXTEN ADC_CFGR1_EXTEN_Msk /*!< ADC group regular external trigger polarity */ +#define ADC_CFGR1_EXTEN_0 (0x1UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000400 */ +#define ADC_CFGR1_EXTEN_1 (0x2UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000800 */ + +#define ADC_CFGR1_OVRMOD_Pos (12U) +#define ADC_CFGR1_OVRMOD_Msk (0x1UL << ADC_CFGR1_OVRMOD_Pos) /*!< 0x00001000 */ +#define ADC_CFGR1_OVRMOD ADC_CFGR1_OVRMOD_Msk /*!< ADC group regular overrun configuration */ +#define ADC_CFGR1_CONT_Pos (13U) +#define ADC_CFGR1_CONT_Msk (0x1UL << ADC_CFGR1_CONT_Pos) /*!< 0x00002000 */ +#define ADC_CFGR1_CONT ADC_CFGR1_CONT_Msk /*!< ADC group regular continuous conversion mode */ +#define ADC_CFGR1_WAIT_Pos (14U) +#define ADC_CFGR1_WAIT_Msk (0x1UL << ADC_CFGR1_WAIT_Pos) /*!< 0x00004000 */ +#define ADC_CFGR1_WAIT ADC_CFGR1_WAIT_Msk /*!< ADC low power auto wait */ +#define ADC_CFGR1_AUTOFF_Pos (15U) +#define ADC_CFGR1_AUTOFF_Msk (0x1UL << ADC_CFGR1_AUTOFF_Pos) /*!< 0x00008000 */ +#define ADC_CFGR1_AUTOFF ADC_CFGR1_AUTOFF_Msk /*!< ADC low power auto power off */ +#define ADC_CFGR1_DISCEN_Pos (16U) +#define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */ +#define ADC_CFGR1_DISCEN ADC_CFGR1_DISCEN_Msk /*!< ADC group regular sequencer discontinuous mode */ +#define ADC_CFGR1_CHSELRMOD_Pos (21U) +#define ADC_CFGR1_CHSELRMOD_Msk (0x1UL << ADC_CFGR1_CHSELRMOD_Pos) /*!< 0x00200000 */ +#define ADC_CFGR1_CHSELRMOD ADC_CFGR1_CHSELRMOD_Msk /*!< ADC group regular sequencer mode */ + +#define ADC_CFGR1_AWD1SGL_Pos (22U) +#define ADC_CFGR1_AWD1SGL_Msk (0x1UL << ADC_CFGR1_AWD1SGL_Pos) /*!< 0x00400000 */ +#define ADC_CFGR1_AWD1SGL ADC_CFGR1_AWD1SGL_Msk /*!< ADC analog watchdog 1 monitoring a single channel or all channels */ +#define ADC_CFGR1_AWD1EN_Pos (23U) +#define ADC_CFGR1_AWD1EN_Msk (0x1UL << ADC_CFGR1_AWD1EN_Pos) /*!< 0x00800000 */ +#define ADC_CFGR1_AWD1EN ADC_CFGR1_AWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group regular */ + +#define ADC_CFGR1_AWD1CH_Pos (26U) +#define ADC_CFGR1_AWD1CH_Msk (0x1FUL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x7C000000 */ +#define ADC_CFGR1_AWD1CH ADC_CFGR1_AWD1CH_Msk /*!< ADC analog watchdog 1 monitored channel selection */ +#define ADC_CFGR1_AWD1CH_0 (0x01UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x04000000 */ +#define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ +#define ADC_CFGR1_AWD1CH_2 (0x04UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x10000000 */ +#define ADC_CFGR1_AWD1CH_3 (0x08UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x20000000 */ +#define ADC_CFGR1_AWD1CH_4 (0x10UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x40000000 */ + +/* Legacy defines */ +#define ADC_CFGR1_AUTDLY (ADC_CFGR1_WAIT) + +/******************** Bit definition for ADC_CFGR2 register *****************/ +#define ADC_CFGR2_OVSE_Pos (0U) +#define ADC_CFGR2_OVSE_Msk (0x1UL << ADC_CFGR2_OVSE_Pos) /*!< 0x00000001 */ +#define ADC_CFGR2_OVSE ADC_CFGR2_OVSE_Msk /*!< ADC oversampler enable on scope ADC group regular */ + +#define ADC_CFGR2_OVSR_Pos (2U) +#define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ +#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< ADC oversampling ratio */ +#define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ +#define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR2_OVSS_Pos (5U) +#define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ +#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< ADC oversampling shift */ +#define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ +#define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ +#define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ +#define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR2_TOVS_Pos (9U) +#define ADC_CFGR2_TOVS_Msk (0x1UL << ADC_CFGR2_TOVS_Pos) /*!< 0x00000200 */ +#define ADC_CFGR2_TOVS ADC_CFGR2_TOVS_Msk /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */ + +#define ADC_CFGR2_LFTRIG_Pos (29U) +#define ADC_CFGR2_LFTRIG_Msk (0x1UL << ADC_CFGR2_LFTRIG_Pos) /*!< 0x20000000 */ +#define ADC_CFGR2_LFTRIG ADC_CFGR2_LFTRIG_Msk /*!< ADC low frequency trigger mode */ + +#define ADC_CFGR2_CKMODE_Pos (30U) +#define ADC_CFGR2_CKMODE_Msk (0x3UL << ADC_CFGR2_CKMODE_Pos) /*!< 0xC0000000 */ +#define ADC_CFGR2_CKMODE ADC_CFGR2_CKMODE_Msk /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */ +#define ADC_CFGR2_CKMODE_1 (0x2UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x80000000 */ +#define ADC_CFGR2_CKMODE_0 (0x1UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x40000000 */ + +/******************** Bit definition for ADC_SMPR register ******************/ +#define ADC_SMPR_SMP1_Pos (0U) +#define ADC_SMPR_SMP1_Msk (0x7UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000007 */ +#define ADC_SMPR_SMP1 ADC_SMPR_SMP1_Msk /*!< ADC group of channels sampling time 1 */ +#define ADC_SMPR_SMP1_0 (0x1UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000001 */ +#define ADC_SMPR_SMP1_1 (0x2UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000002 */ +#define ADC_SMPR_SMP1_2 (0x4UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR_SMP2_Pos (4U) +#define ADC_SMPR_SMP2_Msk (0x7UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000070 */ +#define ADC_SMPR_SMP2 ADC_SMPR_SMP2_Msk /*!< ADC group of channels sampling time 2 */ +#define ADC_SMPR_SMP2_0 (0x1UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000010 */ +#define ADC_SMPR_SMP2_1 (0x2UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000020 */ +#define ADC_SMPR_SMP2_2 (0x4UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000040 */ + +#define ADC_SMPR_SMPSEL_Pos (8U) +#define ADC_SMPR_SMPSEL_Msk (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos) /*!< 0x07FFFF00 */ +#define ADC_SMPR_SMPSEL ADC_SMPR_SMPSEL_Msk /*!< ADC all channels sampling time selection */ +#define ADC_SMPR_SMPSEL0_Pos (8U) +#define ADC_SMPR_SMPSEL0_Msk (0x1UL << ADC_SMPR_SMPSEL0_Pos) /*!< 0x00000100 */ +#define ADC_SMPR_SMPSEL0 ADC_SMPR_SMPSEL0_Msk /*!< ADC channel 0 sampling time selection */ +#define ADC_SMPR_SMPSEL1_Pos (9U) +#define ADC_SMPR_SMPSEL1_Msk (0x1UL << ADC_SMPR_SMPSEL1_Pos) /*!< 0x00000200 */ +#define ADC_SMPR_SMPSEL1 ADC_SMPR_SMPSEL1_Msk /*!< ADC channel 1 sampling time selection */ +#define ADC_SMPR_SMPSEL2_Pos (10U) +#define ADC_SMPR_SMPSEL2_Msk (0x1UL << ADC_SMPR_SMPSEL2_Pos) /*!< 0x00000400 */ +#define ADC_SMPR_SMPSEL2 ADC_SMPR_SMPSEL2_Msk /*!< ADC channel 2 sampling time selection */ +#define ADC_SMPR_SMPSEL3_Pos (11U) +#define ADC_SMPR_SMPSEL3_Msk (0x1UL << ADC_SMPR_SMPSEL3_Pos) /*!< 0x00000800 */ +#define ADC_SMPR_SMPSEL3 ADC_SMPR_SMPSEL3_Msk /*!< ADC channel 3 sampling time selection */ +#define ADC_SMPR_SMPSEL4_Pos (12U) +#define ADC_SMPR_SMPSEL4_Msk (0x1UL << ADC_SMPR_SMPSEL4_Pos) /*!< 0x00001000 */ +#define ADC_SMPR_SMPSEL4 ADC_SMPR_SMPSEL4_Msk /*!< ADC channel 4 sampling time selection */ +#define ADC_SMPR_SMPSEL5_Pos (13U) +#define ADC_SMPR_SMPSEL5_Msk (0x1UL << ADC_SMPR_SMPSEL5_Pos) /*!< 0x00002000 */ +#define ADC_SMPR_SMPSEL5 ADC_SMPR_SMPSEL5_Msk /*!< ADC channel 5 sampling time selection */ +#define ADC_SMPR_SMPSEL6_Pos (14U) +#define ADC_SMPR_SMPSEL6_Msk (0x1UL << ADC_SMPR_SMPSEL6_Pos) /*!< 0x00004000 */ +#define ADC_SMPR_SMPSEL6 ADC_SMPR_SMPSEL6_Msk /*!< ADC channel 6 sampling time selection */ +#define ADC_SMPR_SMPSEL7_Pos (15U) +#define ADC_SMPR_SMPSEL7_Msk (0x1UL << ADC_SMPR_SMPSEL7_Pos) /*!< 0x00008000 */ +#define ADC_SMPR_SMPSEL7 ADC_SMPR_SMPSEL7_Msk /*!< ADC channel 7 sampling time selection */ +#define ADC_SMPR_SMPSEL8_Pos (16U) +#define ADC_SMPR_SMPSEL8_Msk (0x1UL << ADC_SMPR_SMPSEL8_Pos) /*!< 0x00010000 */ +#define ADC_SMPR_SMPSEL8 ADC_SMPR_SMPSEL8_Msk /*!< ADC channel 8 sampling time selection */ +#define ADC_SMPR_SMPSEL9_Pos (17U) +#define ADC_SMPR_SMPSEL9_Msk (0x1UL << ADC_SMPR_SMPSEL9_Pos) /*!< 0x00020000 */ +#define ADC_SMPR_SMPSEL9 ADC_SMPR_SMPSEL9_Msk /*!< ADC channel 9 sampling time selection */ +#define ADC_SMPR_SMPSEL10_Pos (18U) +#define ADC_SMPR_SMPSEL10_Msk (0x1UL << ADC_SMPR_SMPSEL10_Pos) /*!< 0x00040000 */ +#define ADC_SMPR_SMPSEL10 ADC_SMPR_SMPSEL10_Msk /*!< ADC channel 10 sampling time selection */ +#define ADC_SMPR_SMPSEL11_Pos (19U) +#define ADC_SMPR_SMPSEL11_Msk (0x1UL << ADC_SMPR_SMPSEL11_Pos) /*!< 0x00080000 */ +#define ADC_SMPR_SMPSEL11 ADC_SMPR_SMPSEL11_Msk /*!< ADC channel 11 sampling time selection */ +#define ADC_SMPR_SMPSEL12_Pos (20U) +#define ADC_SMPR_SMPSEL12_Msk (0x1UL << ADC_SMPR_SMPSEL12_Pos) /*!< 0x00100000 */ +#define ADC_SMPR_SMPSEL12 ADC_SMPR_SMPSEL12_Msk /*!< ADC channel 12 sampling time selection */ +#define ADC_SMPR_SMPSEL13_Pos (21U) +#define ADC_SMPR_SMPSEL13_Msk (0x1UL << ADC_SMPR_SMPSEL13_Pos) /*!< 0x00200000 */ +#define ADC_SMPR_SMPSEL13 ADC_SMPR_SMPSEL13_Msk /*!< ADC channel 13 sampling time selection */ +#define ADC_SMPR_SMPSEL14_Pos (22U) +#define ADC_SMPR_SMPSEL14_Msk (0x1UL << ADC_SMPR_SMPSEL14_Pos) /*!< 0x00400000 */ +#define ADC_SMPR_SMPSEL14 ADC_SMPR_SMPSEL14_Msk /*!< ADC channel 14 sampling time selection */ +#define ADC_SMPR_SMPSEL15_Pos (23U) +#define ADC_SMPR_SMPSEL15_Msk (0x1UL << ADC_SMPR_SMPSEL15_Pos) /*!< 0x00800000 */ +#define ADC_SMPR_SMPSEL15 ADC_SMPR_SMPSEL15_Msk /*!< ADC channel 15 sampling time selection */ +#define ADC_SMPR_SMPSEL16_Pos (24U) +#define ADC_SMPR_SMPSEL16_Msk (0x1UL << ADC_SMPR_SMPSEL16_Pos) /*!< 0x01000000 */ +#define ADC_SMPR_SMPSEL16 ADC_SMPR_SMPSEL16_Msk /*!< ADC channel 16 sampling time selection */ +#define ADC_SMPR_SMPSEL17_Pos (25U) +#define ADC_SMPR_SMPSEL17_Msk (0x1UL << ADC_SMPR_SMPSEL17_Pos) /*!< 0x02000000 */ +#define ADC_SMPR_SMPSEL17 ADC_SMPR_SMPSEL17_Msk /*!< ADC channel 17 sampling time selection */ +#define ADC_SMPR_SMPSEL18_Pos (26U) +#define ADC_SMPR_SMPSEL18_Msk (0x1UL << ADC_SMPR_SMPSEL18_Pos) /*!< 0x04000000 */ +#define ADC_SMPR_SMPSEL18 ADC_SMPR_SMPSEL18_Msk /*!< ADC channel 18 sampling time selection */ + +/******************** Bit definition for ADC_AWD1TR register *******************/ +#define ADC_AWD1TR_LT1_Pos (0U) +#define ADC_AWD1TR_LT1_Msk (0xFFFUL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000FFF */ +#define ADC_AWD1TR_LT1 ADC_AWD1TR_LT1_Msk /*!< ADC analog watchdog 1 threshold low */ +#define ADC_AWD1TR_LT1_0 (0x001UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000001 */ +#define ADC_AWD1TR_LT1_1 (0x002UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000002 */ +#define ADC_AWD1TR_LT1_2 (0x004UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000004 */ +#define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ +#define ADC_AWD1TR_LT1_4 (0x010UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000010 */ +#define ADC_AWD1TR_LT1_5 (0x020UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000020 */ +#define ADC_AWD1TR_LT1_6 (0x040UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000040 */ +#define ADC_AWD1TR_LT1_7 (0x080UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000080 */ +#define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ +#define ADC_AWD1TR_LT1_9 (0x200UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000200 */ +#define ADC_AWD1TR_LT1_10 (0x400UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000400 */ +#define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ + +#define ADC_AWD1TR_HT1_Pos (16U) +#define ADC_AWD1TR_HT1_Msk (0xFFFUL << ADC_AWD1TR_HT1_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD1TR_HT1 ADC_AWD1TR_HT1_Msk /*!< ADC Analog watchdog 1 threshold high */ +#define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ +#define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ +#define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ +#define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ +#define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ +#define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ +#define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ +#define ADC_AWD1TR_HT1_7 (0x080UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00800000 */ +#define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ +#define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ +#define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ +#define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR1_LT1 ADC_AWD1TR_LT1 +#define ADC_TR1_LT1_0 ADC_AWD1TR_LT1_0 +#define ADC_TR1_LT1_1 ADC_AWD1TR_LT1_1 +#define ADC_TR1_LT1_2 ADC_AWD1TR_LT1_2 +#define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3 +#define ADC_TR1_LT1_4 ADC_AWD1TR_LT1_4 +#define ADC_TR1_LT1_5 ADC_AWD1TR_LT1_5 +#define ADC_TR1_LT1_6 ADC_AWD1TR_LT1_6 +#define ADC_TR1_LT1_7 ADC_AWD1TR_LT1_7 +#define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8 +#define ADC_TR1_LT1_9 ADC_AWD1TR_LT1_9 +#define ADC_TR1_LT1_10 ADC_AWD1TR_LT1_10 +#define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11 + +#define ADC_TR1_HT1 ADC_AWD1TR_HT1 +#define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0 +#define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1 +#define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2 +#define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3 +#define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4 +#define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5 +#define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6 +#define ADC_TR1_HT1_7 ADC_AWD1TR_HT1_7 +#define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8 +#define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9 +#define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10 +#define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11 + +/******************** Bit definition for ADC_AWD2TR register *******************/ +#define ADC_AWD2TR_LT2_Pos (0U) +#define ADC_AWD2TR_LT2_Msk (0xFFFUL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000FFF */ +#define ADC_AWD2TR_LT2 ADC_AWD2TR_LT2_Msk /*!< ADC analog watchdog 2 threshold low */ +#define ADC_AWD2TR_LT2_0 (0x001UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000001 */ +#define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ +#define ADC_AWD2TR_LT2_2 (0x004UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000004 */ +#define ADC_AWD2TR_LT2_3 (0x008UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000008 */ +#define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ +#define ADC_AWD2TR_LT2_5 (0x020UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000020 */ +#define ADC_AWD2TR_LT2_6 (0x040UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000040 */ +#define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ +#define ADC_AWD2TR_LT2_8 (0x100UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000100 */ +#define ADC_AWD2TR_LT2_9 (0x200UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000200 */ +#define ADC_AWD2TR_LT2_10 (0x400UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000400 */ +#define ADC_AWD2TR_LT2_11 (0x800UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000800 */ + +#define ADC_AWD2TR_HT2_Pos (16U) +#define ADC_AWD2TR_HT2_Msk (0xFFFUL << ADC_AWD2TR_HT2_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD2TR_HT2 ADC_AWD2TR_HT2_Msk /*!< ADC analog watchdog 2 threshold high */ +#define ADC_AWD2TR_HT2_0 (0x001UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00010000 */ +#define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ +#define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ +#define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ +#define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ +#define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ +#define ADC_AWD2TR_HT2_6 (0x040UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00400000 */ +#define ADC_AWD2TR_HT2_7 (0x080UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00800000 */ +#define ADC_AWD2TR_HT2_8 (0x100UL << ADC_AWD2TR_HT2_Pos) /*!< 0x01000000 */ +#define ADC_AWD2TR_HT2_9 (0x200UL << ADC_AWD2TR_HT2_Pos) /*!< 0x02000000 */ +#define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ +#define ADC_AWD2TR_HT2_11 (0x800UL << ADC_AWD2TR_HT2_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR2_LT2 ADC_AWD2TR_LT2 +#define ADC_TR2_LT2_0 ADC_AWD2TR_LT2_0 +#define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1 +#define ADC_TR2_LT2_2 ADC_AWD2TR_LT2_2 +#define ADC_TR2_LT2_3 ADC_AWD2TR_LT2_3 +#define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4 +#define ADC_TR2_LT2_5 ADC_AWD2TR_LT2_5 +#define ADC_TR2_LT2_6 ADC_AWD2TR_LT2_6 +#define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7 +#define ADC_TR2_LT2_8 ADC_AWD2TR_LT2_8 +#define ADC_TR2_LT2_9 ADC_AWD2TR_LT2_9 +#define ADC_TR2_LT2_10 ADC_AWD2TR_LT2_10 +#define ADC_TR2_LT2_11 ADC_AWD2TR_LT2_11 + +#define ADC_TR2_HT2 ADC_AWD2TR_HT2 +#define ADC_TR2_HT2_0 ADC_AWD2TR_HT2_0 +#define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1 +#define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2 +#define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3 +#define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4 +#define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5 +#define ADC_TR2_HT2_6 ADC_AWD2TR_HT2_6 +#define ADC_TR2_HT2_7 ADC_AWD2TR_HT2_7 +#define ADC_TR2_HT2_8 ADC_AWD2TR_HT2_8 +#define ADC_TR2_HT2_9 ADC_AWD2TR_HT2_9 +#define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10 +#define ADC_TR2_HT2_11 ADC_AWD2TR_HT2_11 + +/******************** Bit definition for ADC_CHSELR register ****************/ +#define ADC_CHSELR_CHSEL_Pos (0U) +#define ADC_CHSELR_CHSEL_Msk (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos) /*!< 0x0007FFFF */ +#define ADC_CHSELR_CHSEL ADC_CHSELR_CHSEL_Msk /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL18_Pos (18U) +#define ADC_CHSELR_CHSEL18_Msk (0x1UL << ADC_CHSELR_CHSEL18_Pos) /*!< 0x00040000 */ +#define ADC_CHSELR_CHSEL18 ADC_CHSELR_CHSEL18_Msk /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL17_Pos (17U) +#define ADC_CHSELR_CHSEL17_Msk (0x1UL << ADC_CHSELR_CHSEL17_Pos) /*!< 0x00020000 */ +#define ADC_CHSELR_CHSEL17 ADC_CHSELR_CHSEL17_Msk /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL16_Pos (16U) +#define ADC_CHSELR_CHSEL16_Msk (0x1UL << ADC_CHSELR_CHSEL16_Pos) /*!< 0x00010000 */ +#define ADC_CHSELR_CHSEL16 ADC_CHSELR_CHSEL16_Msk /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL15_Pos (15U) +#define ADC_CHSELR_CHSEL15_Msk (0x1UL << ADC_CHSELR_CHSEL15_Pos) /*!< 0x00008000 */ +#define ADC_CHSELR_CHSEL15 ADC_CHSELR_CHSEL15_Msk /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL14_Pos (14U) +#define ADC_CHSELR_CHSEL14_Msk (0x1UL << ADC_CHSELR_CHSEL14_Pos) /*!< 0x00004000 */ +#define ADC_CHSELR_CHSEL14 ADC_CHSELR_CHSEL14_Msk /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL13_Pos (13U) +#define ADC_CHSELR_CHSEL13_Msk (0x1UL << ADC_CHSELR_CHSEL13_Pos) /*!< 0x00002000 */ +#define ADC_CHSELR_CHSEL13 ADC_CHSELR_CHSEL13_Msk /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL12_Pos (12U) +#define ADC_CHSELR_CHSEL12_Msk (0x1UL << ADC_CHSELR_CHSEL12_Pos) /*!< 0x00001000 */ +#define ADC_CHSELR_CHSEL12 ADC_CHSELR_CHSEL12_Msk /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL11_Pos (11U) +#define ADC_CHSELR_CHSEL11_Msk (0x1UL << ADC_CHSELR_CHSEL11_Pos) /*!< 0x00000800 */ +#define ADC_CHSELR_CHSEL11 ADC_CHSELR_CHSEL11_Msk /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL10_Pos (10U) +#define ADC_CHSELR_CHSEL10_Msk (0x1UL << ADC_CHSELR_CHSEL10_Pos) /*!< 0x00000400 */ +#define ADC_CHSELR_CHSEL10 ADC_CHSELR_CHSEL10_Msk /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL9_Pos (9U) +#define ADC_CHSELR_CHSEL9_Msk (0x1UL << ADC_CHSELR_CHSEL9_Pos) /*!< 0x00000200 */ +#define ADC_CHSELR_CHSEL9 ADC_CHSELR_CHSEL9_Msk /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL8_Pos (8U) +#define ADC_CHSELR_CHSEL8_Msk (0x1UL << ADC_CHSELR_CHSEL8_Pos) /*!< 0x00000100 */ +#define ADC_CHSELR_CHSEL8 ADC_CHSELR_CHSEL8_Msk /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL7_Pos (7U) +#define ADC_CHSELR_CHSEL7_Msk (0x1UL << ADC_CHSELR_CHSEL7_Pos) /*!< 0x00000080 */ +#define ADC_CHSELR_CHSEL7 ADC_CHSELR_CHSEL7_Msk /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL6_Pos (6U) +#define ADC_CHSELR_CHSEL6_Msk (0x1UL << ADC_CHSELR_CHSEL6_Pos) /*!< 0x00000040 */ +#define ADC_CHSELR_CHSEL6 ADC_CHSELR_CHSEL6_Msk /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL5_Pos (5U) +#define ADC_CHSELR_CHSEL5_Msk (0x1UL << ADC_CHSELR_CHSEL5_Pos) /*!< 0x00000020 */ +#define ADC_CHSELR_CHSEL5 ADC_CHSELR_CHSEL5_Msk /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL4_Pos (4U) +#define ADC_CHSELR_CHSEL4_Msk (0x1UL << ADC_CHSELR_CHSEL4_Pos) /*!< 0x00000010 */ +#define ADC_CHSELR_CHSEL4 ADC_CHSELR_CHSEL4_Msk /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL3_Pos (3U) +#define ADC_CHSELR_CHSEL3_Msk (0x1UL << ADC_CHSELR_CHSEL3_Pos) /*!< 0x00000008 */ +#define ADC_CHSELR_CHSEL3 ADC_CHSELR_CHSEL3_Msk /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL2_Pos (2U) +#define ADC_CHSELR_CHSEL2_Msk (0x1UL << ADC_CHSELR_CHSEL2_Pos) /*!< 0x00000004 */ +#define ADC_CHSELR_CHSEL2 ADC_CHSELR_CHSEL2_Msk /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL1_Pos (1U) +#define ADC_CHSELR_CHSEL1_Msk (0x1UL << ADC_CHSELR_CHSEL1_Pos) /*!< 0x00000002 */ +#define ADC_CHSELR_CHSEL1 ADC_CHSELR_CHSEL1_Msk /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL0_Pos (0U) +#define ADC_CHSELR_CHSEL0_Msk (0x1UL << ADC_CHSELR_CHSEL0_Pos) /*!< 0x00000001 */ +#define ADC_CHSELR_CHSEL0 ADC_CHSELR_CHSEL0_Msk /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */ + +#define ADC_CHSELR_SQ_ALL_Pos (0U) +#define ADC_CHSELR_SQ_ALL_Msk (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */ +#define ADC_CHSELR_SQ_ALL ADC_CHSELR_SQ_ALL_Msk /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */ + +#define ADC_CHSELR_SQ8_Pos (28U) +#define ADC_CHSELR_SQ8_Msk (0xFUL << ADC_CHSELR_SQ8_Pos) /*!< 0xF0000000 */ +#define ADC_CHSELR_SQ8 ADC_CHSELR_SQ8_Msk /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ8_0 (0x1UL << ADC_CHSELR_SQ8_Pos) /*!< 0x10000000 */ +#define ADC_CHSELR_SQ8_1 (0x2UL << ADC_CHSELR_SQ8_Pos) /*!< 0x20000000 */ +#define ADC_CHSELR_SQ8_2 (0x4UL << ADC_CHSELR_SQ8_Pos) /*!< 0x40000000 */ +#define ADC_CHSELR_SQ8_3 (0x8UL << ADC_CHSELR_SQ8_Pos) /*!< 0x80000000 */ + +#define ADC_CHSELR_SQ7_Pos (24U) +#define ADC_CHSELR_SQ7_Msk (0xFUL << ADC_CHSELR_SQ7_Pos) /*!< 0x0F000000 */ +#define ADC_CHSELR_SQ7 ADC_CHSELR_SQ7_Msk /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ7_0 (0x1UL << ADC_CHSELR_SQ7_Pos) /*!< 0x01000000 */ +#define ADC_CHSELR_SQ7_1 (0x2UL << ADC_CHSELR_SQ7_Pos) /*!< 0x02000000 */ +#define ADC_CHSELR_SQ7_2 (0x4UL << ADC_CHSELR_SQ7_Pos) /*!< 0x04000000 */ +#define ADC_CHSELR_SQ7_3 (0x8UL << ADC_CHSELR_SQ7_Pos) /*!< 0x08000000 */ + +#define ADC_CHSELR_SQ6_Pos (20U) +#define ADC_CHSELR_SQ6_Msk (0xFUL << ADC_CHSELR_SQ6_Pos) /*!< 0x00F00000 */ +#define ADC_CHSELR_SQ6 ADC_CHSELR_SQ6_Msk /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ6_0 (0x1UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00100000 */ +#define ADC_CHSELR_SQ6_1 (0x2UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00200000 */ +#define ADC_CHSELR_SQ6_2 (0x4UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00400000 */ +#define ADC_CHSELR_SQ6_3 (0x8UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00800000 */ + +#define ADC_CHSELR_SQ5_Pos (16U) +#define ADC_CHSELR_SQ5_Msk (0xFUL << ADC_CHSELR_SQ5_Pos) /*!< 0x000F0000 */ +#define ADC_CHSELR_SQ5 ADC_CHSELR_SQ5_Msk /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ5_0 (0x1UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00010000 */ +#define ADC_CHSELR_SQ5_1 (0x2UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00020000 */ +#define ADC_CHSELR_SQ5_2 (0x4UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00040000 */ +#define ADC_CHSELR_SQ5_3 (0x8UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00080000 */ + +#define ADC_CHSELR_SQ4_Pos (12U) +#define ADC_CHSELR_SQ4_Msk (0xFUL << ADC_CHSELR_SQ4_Pos) /*!< 0x0000F000 */ +#define ADC_CHSELR_SQ4 ADC_CHSELR_SQ4_Msk /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ4_0 (0x1UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00001000 */ +#define ADC_CHSELR_SQ4_1 (0x2UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00002000 */ +#define ADC_CHSELR_SQ4_2 (0x4UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00004000 */ +#define ADC_CHSELR_SQ4_3 (0x8UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00008000 */ + +#define ADC_CHSELR_SQ3_Pos (8U) +#define ADC_CHSELR_SQ3_Msk (0xFUL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000F00 */ +#define ADC_CHSELR_SQ3 ADC_CHSELR_SQ3_Msk /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ3_0 (0x1UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000100 */ +#define ADC_CHSELR_SQ3_1 (0x2UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000200 */ +#define ADC_CHSELR_SQ3_2 (0x4UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000400 */ +#define ADC_CHSELR_SQ3_3 (0x8UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000800 */ + +#define ADC_CHSELR_SQ2_Pos (4U) +#define ADC_CHSELR_SQ2_Msk (0xFUL << ADC_CHSELR_SQ2_Pos) /*!< 0x000000F0 */ +#define ADC_CHSELR_SQ2 ADC_CHSELR_SQ2_Msk /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ2_0 (0x1UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000010 */ +#define ADC_CHSELR_SQ2_1 (0x2UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000020 */ +#define ADC_CHSELR_SQ2_2 (0x4UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000040 */ +#define ADC_CHSELR_SQ2_3 (0x8UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000080 */ + +#define ADC_CHSELR_SQ1_Pos (0U) +#define ADC_CHSELR_SQ1_Msk (0xFUL << ADC_CHSELR_SQ1_Pos) /*!< 0x0000000F */ +#define ADC_CHSELR_SQ1 ADC_CHSELR_SQ1_Msk /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ1_0 (0x1UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000001 */ +#define ADC_CHSELR_SQ1_1 (0x2UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000002 */ +#define ADC_CHSELR_SQ1_2 (0x4UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000004 */ +#define ADC_CHSELR_SQ1_3 (0x8UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000008 */ + +/******************** Bit definition for ADC_AWD3TR register *******************/ +#define ADC_AWD3TR_LT3_Pos (0U) +#define ADC_AWD3TR_LT3_Msk (0xFFFUL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000FFF */ +#define ADC_AWD3TR_LT3 ADC_AWD3TR_LT3_Msk /*!< ADC analog watchdog 3 threshold low */ +#define ADC_AWD3TR_LT3_0 (0x001UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000001 */ +#define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ +#define ADC_AWD3TR_LT3_2 (0x004UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000004 */ +#define ADC_AWD3TR_LT3_3 (0x008UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000008 */ +#define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ +#define ADC_AWD3TR_LT3_5 (0x020UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000020 */ +#define ADC_AWD3TR_LT3_6 (0x040UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000040 */ +#define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ +#define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ +#define ADC_AWD3TR_LT3_9 (0x200UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000200 */ +#define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ +#define ADC_AWD3TR_LT3_11 (0x800UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000800 */ + +#define ADC_AWD3TR_HT3_Pos (16U) +#define ADC_AWD3TR_HT3_Msk (0xFFFUL << ADC_AWD3TR_HT3_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD3TR_HT3 ADC_AWD3TR_HT3_Msk /*!< ADC analog watchdog 3 threshold high */ +#define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ +#define ADC_AWD3TR_HT3_1 (0x002UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00020000 */ +#define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ +#define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ +#define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ +#define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ +#define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ +#define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ +#define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ +#define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ +#define ADC_AWD3TR_HT3_10 (0x400UL << ADC_AWD3TR_HT3_Pos) /*!< 0x04000000 */ +#define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR3_LT3 ADC_AWD3TR_LT3 +#define ADC_TR3_LT3_0 ADC_AWD3TR_LT3_0 +#define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1 +#define ADC_TR3_LT3_2 ADC_AWD3TR_LT3_2 +#define ADC_TR3_LT3_3 ADC_AWD3TR_LT3_3 +#define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4 +#define ADC_TR3_LT3_5 ADC_AWD3TR_LT3_5 +#define ADC_TR3_LT3_6 ADC_AWD3TR_LT3_6 +#define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7 +#define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8 +#define ADC_TR3_LT3_9 ADC_AWD3TR_LT3_9 +#define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10 +#define ADC_TR3_LT3_11 ADC_AWD3TR_LT3_11 + +#define ADC_TR3_HT3 ADC_AWD3TR_HT3 +#define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0 +#define ADC_TR3_HT3_1 ADC_AWD3TR_HT3_1 +#define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2 +#define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3 +#define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4 +#define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5 +#define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6 +#define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7 +#define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8 +#define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9 +#define ADC_TR3_HT3_10 ADC_AWD3TR_HT3_10 +#define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11 + +/******************** Bit definition for ADC_DR register ********************/ +#define ADC_DR_DATA_Pos (0U) +#define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */ +#define ADC_DR_DATA ADC_DR_DATA_Msk /*!< ADC group regular conversion data */ +#define ADC_DR_DATA_0 (0x0001UL << ADC_DR_DATA_Pos) /*!< 0x00000001 */ +#define ADC_DR_DATA_1 (0x0002UL << ADC_DR_DATA_Pos) /*!< 0x00000002 */ +#define ADC_DR_DATA_2 (0x0004UL << ADC_DR_DATA_Pos) /*!< 0x00000004 */ +#define ADC_DR_DATA_3 (0x0008UL << ADC_DR_DATA_Pos) /*!< 0x00000008 */ +#define ADC_DR_DATA_4 (0x0010UL << ADC_DR_DATA_Pos) /*!< 0x00000010 */ +#define ADC_DR_DATA_5 (0x0020UL << ADC_DR_DATA_Pos) /*!< 0x00000020 */ +#define ADC_DR_DATA_6 (0x0040UL << ADC_DR_DATA_Pos) /*!< 0x00000040 */ +#define ADC_DR_DATA_7 (0x0080UL << ADC_DR_DATA_Pos) /*!< 0x00000080 */ +#define ADC_DR_DATA_8 (0x0100UL << ADC_DR_DATA_Pos) /*!< 0x00000100 */ +#define ADC_DR_DATA_9 (0x0200UL << ADC_DR_DATA_Pos) /*!< 0x00000200 */ +#define ADC_DR_DATA_10 (0x0400UL << ADC_DR_DATA_Pos) /*!< 0x00000400 */ +#define ADC_DR_DATA_11 (0x0800UL << ADC_DR_DATA_Pos) /*!< 0x00000800 */ +#define ADC_DR_DATA_12 (0x1000UL << ADC_DR_DATA_Pos) /*!< 0x00001000 */ +#define ADC_DR_DATA_13 (0x2000UL << ADC_DR_DATA_Pos) /*!< 0x00002000 */ +#define ADC_DR_DATA_14 (0x4000UL << ADC_DR_DATA_Pos) /*!< 0x00004000 */ +#define ADC_DR_DATA_15 (0x8000UL << ADC_DR_DATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_AWD2CR register ****************/ +#define ADC_AWD2CR_AWD2CH_Pos (0U) +#define ADC_AWD2CR_AWD2CH_Msk (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk /*!< ADC analog watchdog 2 monitored channel selection */ +#define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_AWD3CR register ****************/ +#define ADC_AWD3CR_AWD3CH_Pos (0U) +#define ADC_AWD3CR_AWD3CH_Msk (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk /*!< ADC analog watchdog 3 monitored channel selection */ +#define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_CALFACT register ***************/ +#define ADC_CALFACT_CALFACT_Pos (0U) +#define ADC_CALFACT_CALFACT_Msk (0x7FUL << ADC_CALFACT_CALFACT_Pos) /*!< 0x0000007F */ +#define ADC_CALFACT_CALFACT ADC_CALFACT_CALFACT_Msk /*!< ADC calibration factor in single-ended mode */ +#define ADC_CALFACT_CALFACT_0 (0x01UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000001 */ +#define ADC_CALFACT_CALFACT_1 (0x02UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000002 */ +#define ADC_CALFACT_CALFACT_2 (0x04UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000004 */ +#define ADC_CALFACT_CALFACT_3 (0x08UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000008 */ +#define ADC_CALFACT_CALFACT_4 (0x10UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000010 */ +#define ADC_CALFACT_CALFACT_5 (0x20UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000020 */ +#define ADC_CALFACT_CALFACT_6 (0x40UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000040 */ + +/************************* ADC Common registers *****************************/ +/******************** Bit definition for ADC_CCR register *******************/ +#define ADC_CCR_PRESC_Pos (18U) +#define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003C0000 */ +#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< ADC common clock prescaler, only for clock source asynchronous */ +#define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00040000 */ +#define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00080000 */ +#define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00100000 */ +#define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00200000 */ + +#define ADC_CCR_VREFEN_Pos (22U) +#define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ +#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< ADC internal path to VrefInt enable */ +#define ADC_CCR_TSEN_Pos (23U) +#define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ +#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< ADC internal path to temperature sensor enable */ +#define ADC_CCR_VBATEN_Pos (24U) +#define ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos) /*!< 0x01000000 */ +#define ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk /*!< ADC internal path to battery voltage enable */ + +/* Legacy */ +#define ADC_CCR_LFMEN_Pos (25U) +#define ADC_CCR_LFMEN_Msk (0x1UL << ADC_CCR_LFMEN_Pos) /*!< 0x02000000 */ +#define ADC_CCR_LFMEN ADC_CCR_LFMEN_Msk /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */ + + +/******************************************************************************/ +/* */ +/* CRC calculation unit */ +/* */ +/******************************************************************************/ +/******************* Bit definition for CRC_DR register *********************/ +#define CRC_DR_DR_Pos (0U) +#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ + +/******************* Bit definition for CRC_IDR register ********************/ +#define CRC_IDR_IDR_Pos (0U) +#define CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 32-bits data register bits */ + +/******************** Bit definition for CRC_CR register ********************/ +#define CRC_CR_RESET_Pos (0U) +#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ +#define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */ +#define CRC_CR_POLYSIZE_Pos (3U) +#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */ +#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */ +#define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */ +#define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */ +#define CRC_CR_REV_IN_Pos (5U) +#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */ +#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */ +#define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */ +#define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */ +#define CRC_CR_REV_OUT_Pos (7U) +#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */ +#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */ + +/******************* Bit definition for CRC_INIT register *******************/ +#define CRC_INIT_INIT_Pos (0U) +#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */ +#define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */ + +/******************* Bit definition for CRC_POL register ********************/ +#define CRC_POL_POL_Pos (0U) +#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */ +#define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */ + + + +/******************************************************************************/ +/* */ +/* Debug MCU */ +/* */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* DMA Controller (DMA) */ +/* */ +/******************************************************************************/ + +/******************* Bit definition for DMA_ISR register ********************/ +#define DMA_ISR_GIF1_Pos (0U) +#define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */ +#define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk /*!< Channel 1 Global interrupt flag */ +#define DMA_ISR_TCIF1_Pos (1U) +#define DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos) /*!< 0x00000002 */ +#define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk /*!< Channel 1 Transfer Complete flag */ +#define DMA_ISR_HTIF1_Pos (2U) +#define DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos) /*!< 0x00000004 */ +#define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk /*!< Channel 1 Half Transfer flag */ +#define DMA_ISR_TEIF1_Pos (3U) +#define DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos) /*!< 0x00000008 */ +#define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk /*!< Channel 1 Transfer Error flag */ +#define DMA_ISR_GIF2_Pos (4U) +#define DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos) /*!< 0x00000010 */ +#define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk /*!< Channel 2 Global interrupt flag */ +#define DMA_ISR_TCIF2_Pos (5U) +#define DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos) /*!< 0x00000020 */ +#define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk /*!< Channel 2 Transfer Complete flag */ +#define DMA_ISR_HTIF2_Pos (6U) +#define DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos) /*!< 0x00000040 */ +#define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk /*!< Channel 2 Half Transfer flag */ +#define DMA_ISR_TEIF2_Pos (7U) +#define DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos) /*!< 0x00000080 */ +#define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk /*!< Channel 2 Transfer Error flag */ +#define DMA_ISR_GIF3_Pos (8U) +#define DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos) /*!< 0x00000100 */ +#define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk /*!< Channel 3 Global interrupt flag */ +#define DMA_ISR_TCIF3_Pos (9U) +#define DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos) /*!< 0x00000200 */ +#define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk /*!< Channel 3 Transfer Complete flag */ +#define DMA_ISR_HTIF3_Pos (10U) +#define DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos) /*!< 0x00000400 */ +#define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk /*!< Channel 3 Half Transfer flag */ +#define DMA_ISR_TEIF3_Pos (11U) +#define DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos) /*!< 0x00000800 */ +#define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk /*!< Channel 3 Transfer Error flag */ +#define DMA_ISR_GIF4_Pos (12U) +#define DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos) /*!< 0x00001000 */ +#define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk /*!< Channel 4 Global interrupt flag */ +#define DMA_ISR_TCIF4_Pos (13U) +#define DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos) /*!< 0x00002000 */ +#define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk /*!< Channel 4 Transfer Complete flag */ +#define DMA_ISR_HTIF4_Pos (14U) +#define DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos) /*!< 0x00004000 */ +#define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk /*!< Channel 4 Half Transfer flag */ +#define DMA_ISR_TEIF4_Pos (15U) +#define DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos) /*!< 0x00008000 */ +#define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk /*!< Channel 4 Transfer Error flag */ +#define DMA_ISR_GIF5_Pos (16U) +#define DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos) /*!< 0x00010000 */ +#define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk /*!< Channel 5 Global interrupt flag */ +#define DMA_ISR_TCIF5_Pos (17U) +#define DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos) /*!< 0x00020000 */ +#define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk /*!< Channel 5 Transfer Complete flag */ +#define DMA_ISR_HTIF5_Pos (18U) +#define DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos) /*!< 0x00040000 */ +#define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk /*!< Channel 5 Half Transfer flag */ +#define DMA_ISR_TEIF5_Pos (19U) +#define DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos) /*!< 0x00080000 */ +#define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk /*!< Channel 5 Transfer Error flag */ +#define DMA_ISR_GIF6_Pos (20U) +#define DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos) /*!< 0x00100000 */ +#define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk /*!< Channel 6 Global interrupt flag */ +#define DMA_ISR_TCIF6_Pos (21U) +#define DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos) /*!< 0x00200000 */ +#define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk /*!< Channel 6 Transfer Complete flag */ +#define DMA_ISR_HTIF6_Pos (22U) +#define DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos) /*!< 0x00400000 */ +#define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk /*!< Channel 6 Half Transfer flag */ +#define DMA_ISR_TEIF6_Pos (23U) +#define DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos) /*!< 0x00800000 */ +#define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk /*!< Channel 6 Transfer Error flag */ +#define DMA_ISR_GIF7_Pos (24U) +#define DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos) /*!< 0x01000000 */ +#define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk /*!< Channel 7 Global interrupt flag */ +#define DMA_ISR_TCIF7_Pos (25U) +#define DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos) /*!< 0x02000000 */ +#define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk /*!< Channel 7 Transfer Complete flag */ +#define DMA_ISR_HTIF7_Pos (26U) +#define DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos) /*!< 0x04000000 */ +#define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk /*!< Channel 7 Half Transfer flag */ +#define DMA_ISR_TEIF7_Pos (27U) +#define DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos) /*!< 0x08000000 */ +#define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk /*!< Channel 7 Transfer Error flag */ + +/******************* Bit definition for DMA_IFCR register *******************/ +#define DMA_IFCR_CGIF1_Pos (0U) +#define DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos) /*!< 0x00000001 */ +#define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk /*!< Channel 1 Global interrupt clearr */ +#define DMA_IFCR_CTCIF1_Pos (1U) +#define DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos) /*!< 0x00000002 */ +#define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk /*!< Channel 1 Transfer Complete clear */ +#define DMA_IFCR_CHTIF1_Pos (2U) +#define DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos) /*!< 0x00000004 */ +#define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk /*!< Channel 1 Half Transfer clear */ +#define DMA_IFCR_CTEIF1_Pos (3U) +#define DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos) /*!< 0x00000008 */ +#define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk /*!< Channel 1 Transfer Error clear */ +#define DMA_IFCR_CGIF2_Pos (4U) +#define DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos) /*!< 0x00000010 */ +#define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk /*!< Channel 2 Global interrupt clear */ +#define DMA_IFCR_CTCIF2_Pos (5U) +#define DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos) /*!< 0x00000020 */ +#define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk /*!< Channel 2 Transfer Complete clear */ +#define DMA_IFCR_CHTIF2_Pos (6U) +#define DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos) /*!< 0x00000040 */ +#define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk /*!< Channel 2 Half Transfer clear */ +#define DMA_IFCR_CTEIF2_Pos (7U) +#define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */ +#define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk /*!< Channel 2 Transfer Error clear */ +#define DMA_IFCR_CGIF3_Pos (8U) +#define DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos) /*!< 0x00000100 */ +#define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk /*!< Channel 3 Global interrupt clear */ +#define DMA_IFCR_CTCIF3_Pos (9U) +#define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */ +#define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk /*!< Channel 3 Transfer Complete clear */ +#define DMA_IFCR_CHTIF3_Pos (10U) +#define DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos) /*!< 0x00000400 */ +#define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk /*!< Channel 3 Half Transfer clear */ +#define DMA_IFCR_CTEIF3_Pos (11U) +#define DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos) /*!< 0x00000800 */ +#define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk /*!< Channel 3 Transfer Error clear */ +#define DMA_IFCR_CGIF4_Pos (12U) +#define DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos) /*!< 0x00001000 */ +#define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk /*!< Channel 4 Global interrupt clear */ +#define DMA_IFCR_CTCIF4_Pos (13U) +#define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */ +#define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk /*!< Channel 4 Transfer Complete clear */ +#define DMA_IFCR_CHTIF4_Pos (14U) +#define DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos) /*!< 0x00004000 */ +#define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk /*!< Channel 4 Half Transfer clear */ +#define DMA_IFCR_CTEIF4_Pos (15U) +#define DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos) /*!< 0x00008000 */ +#define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk /*!< Channel 4 Transfer Error clear */ +#define DMA_IFCR_CGIF5_Pos (16U) +#define DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos) /*!< 0x00010000 */ +#define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk /*!< Channel 5 Global interrupt clear */ +#define DMA_IFCR_CTCIF5_Pos (17U) +#define DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos) /*!< 0x00020000 */ +#define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk /*!< Channel 5 Transfer Complete clear */ +#define DMA_IFCR_CHTIF5_Pos (18U) +#define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */ +#define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk /*!< Channel 5 Half Transfer clear */ +#define DMA_IFCR_CTEIF5_Pos (19U) +#define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */ +#define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Transfer Error clear */ +#define DMA_IFCR_CGIF6_Pos (20U) +#define DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos) /*!< 0x00100000 */ +#define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk /*!< Channel 6 Global interrupt clear */ +#define DMA_IFCR_CTCIF6_Pos (21U) +#define DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos) /*!< 0x00200000 */ +#define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk /*!< Channel 6 Transfer Complete clear */ +#define DMA_IFCR_CHTIF6_Pos (22U) +#define DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos) /*!< 0x00400000 */ +#define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk /*!< Channel 6 Half Transfer clear */ +#define DMA_IFCR_CTEIF6_Pos (23U) +#define DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos) /*!< 0x00800000 */ +#define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk /*!< Channel 6 Transfer Error clear */ +#define DMA_IFCR_CGIF7_Pos (24U) +#define DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos) /*!< 0x01000000 */ +#define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk /*!< Channel 7 Global interrupt clear */ +#define DMA_IFCR_CTCIF7_Pos (25U) +#define DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos) /*!< 0x02000000 */ +#define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk /*!< Channel 7 Transfer Complete clear */ +#define DMA_IFCR_CHTIF7_Pos (26U) +#define DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos) /*!< 0x04000000 */ +#define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk /*!< Channel 7 Half Transfer clear */ +#define DMA_IFCR_CTEIF7_Pos (27U) +#define DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos) /*!< 0x08000000 */ +#define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk /*!< Channel 7 Transfer Error clear */ + +/******************* Bit definition for DMA_CCR register ********************/ +#define DMA_CCR_EN_Pos (0U) +#define DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos) /*!< 0x00000001 */ +#define DMA_CCR_EN DMA_CCR_EN_Msk /*!< Channel enable */ +#define DMA_CCR_TCIE_Pos (1U) +#define DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos) /*!< 0x00000002 */ +#define DMA_CCR_TCIE DMA_CCR_TCIE_Msk /*!< Transfer complete interrupt enable */ +#define DMA_CCR_HTIE_Pos (2U) +#define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */ +#define DMA_CCR_HTIE DMA_CCR_HTIE_Msk /*!< Half Transfer interrupt enable */ +#define DMA_CCR_TEIE_Pos (3U) +#define DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos) /*!< 0x00000008 */ +#define DMA_CCR_TEIE DMA_CCR_TEIE_Msk /*!< Transfer error interrupt enable */ +#define DMA_CCR_DIR_Pos (4U) +#define DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos) /*!< 0x00000010 */ +#define DMA_CCR_DIR DMA_CCR_DIR_Msk /*!< Data transfer direction */ +#define DMA_CCR_CIRC_Pos (5U) +#define DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos) /*!< 0x00000020 */ +#define DMA_CCR_CIRC DMA_CCR_CIRC_Msk /*!< Circular mode */ +#define DMA_CCR_PINC_Pos (6U) +#define DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos) /*!< 0x00000040 */ +#define DMA_CCR_PINC DMA_CCR_PINC_Msk /*!< Peripheral increment mode */ +#define DMA_CCR_MINC_Pos (7U) +#define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */ +#define DMA_CCR_MINC DMA_CCR_MINC_Msk /*!< Memory increment mode */ + +#define DMA_CCR_PSIZE_Pos (8U) +#define DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000300 */ +#define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk /*!< PSIZE[1:0] bits (Peripheral size) */ +#define DMA_CCR_PSIZE_0 (0x1UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000100 */ +#define DMA_CCR_PSIZE_1 (0x2UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000200 */ + +#define DMA_CCR_MSIZE_Pos (10U) +#define DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000C00 */ +#define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk /*!< MSIZE[1:0] bits (Memory size) */ +#define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ +#define DMA_CCR_MSIZE_1 (0x2UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000800 */ + +#define DMA_CCR_PL_Pos (12U) +#define DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos) /*!< 0x00003000 */ +#define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Channel Priority level)*/ +#define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ +#define DMA_CCR_PL_1 (0x2UL << DMA_CCR_PL_Pos) /*!< 0x00002000 */ + +#define DMA_CCR_MEM2MEM_Pos (14U) +#define DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos) /*!< 0x00004000 */ +#define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk /*!< Memory to memory mode */ + +/****************** Bit definition for DMA_CNDTR register *******************/ +#define DMA_CNDTR_NDT_Pos (0U) +#define DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos) /*!< 0x0000FFFF */ +#define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk /*!< Number of data to Transfer */ + +/****************** Bit definition for DMA_CPAR register ********************/ +#define DMA_CPAR_PA_Pos (0U) +#define DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CPAR_PA DMA_CPAR_PA_Msk /*!< Peripheral Address */ + +/****************** Bit definition for DMA_CMAR register ********************/ +#define DMA_CMAR_MA_Pos (0U) +#define DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CMAR_MA DMA_CMAR_MA_Msk /*!< Memory Address */ + +/******************************************************************************/ +/* */ +/* DMAMUX Controller */ +/* */ +/******************************************************************************/ +/******************** Bits definition for DMAMUX_CxCR register **************/ +#define DMAMUX_CxCR_DMAREQ_ID_Pos (0U) +#define DMAMUX_CxCR_DMAREQ_ID_Msk (0x3FUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x0000003F */ +#define DMAMUX_CxCR_DMAREQ_ID DMAMUX_CxCR_DMAREQ_ID_Msk /*!< DMA Request ID */ +#define DMAMUX_CxCR_DMAREQ_ID_0 (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_CxCR_DMAREQ_ID_1 (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_CxCR_DMAREQ_ID_2 (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_CxCR_DMAREQ_ID_3 (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_CxCR_DMAREQ_ID_4 (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_CxCR_DMAREQ_ID_5 (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */ +#define DMAMUX_CxCR_DMAREQ_ID_6 (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */ +#define DMAMUX_CxCR_SOIE_Pos (8U) +#define DMAMUX_CxCR_SOIE_Msk (0x1UL << DMAMUX_CxCR_SOIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_CxCR_SOIE DMAMUX_CxCR_SOIE_Msk /*!< Synchro overrun interrupt enable */ +#define DMAMUX_CxCR_EGE_Pos (9U) +#define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */ +#define DMAMUX_CxCR_EGE DMAMUX_CxCR_EGE_Msk /*!< Event generation interrupt enable */ +#define DMAMUX_CxCR_SE_Pos (16U) +#define DMAMUX_CxCR_SE_Msk (0x1UL << DMAMUX_CxCR_SE_Pos) /*!< 0x00010000 */ +#define DMAMUX_CxCR_SE DMAMUX_CxCR_SE_Msk /*!< Synchronization enable */ +#define DMAMUX_CxCR_SPOL_Pos (17U) +#define DMAMUX_CxCR_SPOL_Msk (0x3UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_CxCR_SPOL DMAMUX_CxCR_SPOL_Msk /*!< Synchronization polarity */ +#define DMAMUX_CxCR_SPOL_0 (0x1UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_CxCR_SPOL_1 (0x2UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_CxCR_NBREQ_Pos (19U) +#define DMAMUX_CxCR_NBREQ_Msk (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_CxCR_NBREQ DMAMUX_CxCR_NBREQ_Msk /*!< Number of request */ +#define DMAMUX_CxCR_NBREQ_0 (0x01UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_CxCR_NBREQ_1 (0x02UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_CxCR_NBREQ_2 (0x04UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_CxCR_NBREQ_3 (0x08UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_CxCR_NBREQ_4 (0x10UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */ +#define DMAMUX_CxCR_SYNC_ID_Pos (24U) +#define DMAMUX_CxCR_SYNC_ID_Msk (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */ +#define DMAMUX_CxCR_SYNC_ID DMAMUX_CxCR_SYNC_ID_Msk /*!< Synchronization ID */ +#define DMAMUX_CxCR_SYNC_ID_0 (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */ +#define DMAMUX_CxCR_SYNC_ID_1 (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */ +#define DMAMUX_CxCR_SYNC_ID_2 (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */ +#define DMAMUX_CxCR_SYNC_ID_3 (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */ +#define DMAMUX_CxCR_SYNC_ID_4 (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */ + +/******************* Bits definition for DMAMUX_CSR register **************/ +#define DMAMUX_CSR_SOF0_Pos (0U) +#define DMAMUX_CSR_SOF0_Msk (0x1UL << DMAMUX_CSR_SOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0_Msk /*!< Synchronization Overrun Flag 0 */ +#define DMAMUX_CSR_SOF1_Pos (1U) +#define DMAMUX_CSR_SOF1_Msk (0x1UL << DMAMUX_CSR_SOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1_Msk /*!< Synchronization Overrun Flag 1 */ +#define DMAMUX_CSR_SOF2_Pos (2U) +#define DMAMUX_CSR_SOF2_Msk (0x1UL << DMAMUX_CSR_SOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2_Msk /*!< Synchronization Overrun Flag 2 */ +#define DMAMUX_CSR_SOF3_Pos (3U) +#define DMAMUX_CSR_SOF3_Msk (0x1UL << DMAMUX_CSR_SOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3_Msk /*!< Synchronization Overrun Flag 3 */ +#define DMAMUX_CSR_SOF4_Pos (4U) +#define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4_Msk /*!< Synchronization Overrun Flag 4 */ +#define DMAMUX_CSR_SOF5_Pos (5U) +#define DMAMUX_CSR_SOF5_Msk (0x1UL << DMAMUX_CSR_SOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5_Msk /*!< Synchronization Overrun Flag 5 */ +#define DMAMUX_CSR_SOF6_Pos (6U) +#define DMAMUX_CSR_SOF6_Msk (0x1UL << DMAMUX_CSR_SOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6_Msk /*!< Synchronization Overrun Flag 6 */ + +/******************** Bits definition for DMAMUX_CFR register **************/ +#define DMAMUX_CFR_CSOF0_Pos (0U) +#define DMAMUX_CFR_CSOF0_Msk (0x1UL << DMAMUX_CFR_CSOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0_Msk /*!< Clear Overrun Flag 0 */ +#define DMAMUX_CFR_CSOF1_Pos (1U) +#define DMAMUX_CFR_CSOF1_Msk (0x1UL << DMAMUX_CFR_CSOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1_Msk /*!< Clear Overrun Flag 1 */ +#define DMAMUX_CFR_CSOF2_Pos (2U) +#define DMAMUX_CFR_CSOF2_Msk (0x1UL << DMAMUX_CFR_CSOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2_Msk /*!< Clear Overrun Flag 2 */ +#define DMAMUX_CFR_CSOF3_Pos (3U) +#define DMAMUX_CFR_CSOF3_Msk (0x1UL << DMAMUX_CFR_CSOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3_Msk /*!< Clear Overrun Flag 3 */ +#define DMAMUX_CFR_CSOF4_Pos (4U) +#define DMAMUX_CFR_CSOF4_Msk (0x1UL << DMAMUX_CFR_CSOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4_Msk /*!< Clear Overrun Flag 4 */ +#define DMAMUX_CFR_CSOF5_Pos (5U) +#define DMAMUX_CFR_CSOF5_Msk (0x1UL << DMAMUX_CFR_CSOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5_Msk /*!< Clear Overrun Flag 5 */ +#define DMAMUX_CFR_CSOF6_Pos (6U) +#define DMAMUX_CFR_CSOF6_Msk (0x1UL << DMAMUX_CFR_CSOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6_Msk /*!< Clear Overrun Flag 6 */ + +/******************** Bits definition for DMAMUX_RGxCR register ************/ +#define DMAMUX_RGxCR_SIG_ID_Pos (0U) +#define DMAMUX_RGxCR_SIG_ID_Msk (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */ +#define DMAMUX_RGxCR_SIG_ID DMAMUX_RGxCR_SIG_ID_Msk /*!< Signal ID */ +#define DMAMUX_RGxCR_SIG_ID_0 (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGxCR_SIG_ID_1 (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGxCR_SIG_ID_2 (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGxCR_SIG_ID_3 (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGxCR_SIG_ID_4 (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_RGxCR_OIE_Pos (8U) +#define DMAMUX_RGxCR_OIE_Msk (0x1UL << DMAMUX_RGxCR_OIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_RGxCR_OIE DMAMUX_RGxCR_OIE_Msk /*!< Overrun interrupt enable */ +#define DMAMUX_RGxCR_GE_Pos (16U) +#define DMAMUX_RGxCR_GE_Msk (0x1UL << DMAMUX_RGxCR_GE_Pos) /*!< 0x00010000 */ +#define DMAMUX_RGxCR_GE DMAMUX_RGxCR_GE_Msk /*!< Generation enable */ +#define DMAMUX_RGxCR_GPOL_Pos (17U) +#define DMAMUX_RGxCR_GPOL_Msk (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_RGxCR_GPOL DMAMUX_RGxCR_GPOL_Msk /*!< Generation polarity */ +#define DMAMUX_RGxCR_GPOL_0 (0x1UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_RGxCR_GPOL_1 (0x2UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_RGxCR_GNBREQ_Pos (19U) +#define DMAMUX_RGxCR_GNBREQ_Msk (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_RGxCR_GNBREQ DMAMUX_RGxCR_GNBREQ_Msk /*!< Number of request */ +#define DMAMUX_RGxCR_GNBREQ_0 (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_RGxCR_GNBREQ_1 (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_RGxCR_GNBREQ_2 (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_RGxCR_GNBREQ_3 (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_RGxCR_GNBREQ_4 (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */ + +/******************** Bits definition for DMAMUX_RGSR register **************/ +#define DMAMUX_RGSR_OF0_Pos (0U) +#define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGSR_OF0 DMAMUX_RGSR_OF0_Msk /*!< Overrun flag 0 */ +#define DMAMUX_RGSR_OF1_Pos (1U) +#define DMAMUX_RGSR_OF1_Msk (0x1UL << DMAMUX_RGSR_OF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGSR_OF1 DMAMUX_RGSR_OF1_Msk /*!< Overrun flag 1 */ +#define DMAMUX_RGSR_OF2_Pos (2U) +#define DMAMUX_RGSR_OF2_Msk (0x1UL << DMAMUX_RGSR_OF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGSR_OF2 DMAMUX_RGSR_OF2_Msk /*!< Overrun flag 2 */ +#define DMAMUX_RGSR_OF3_Pos (3U) +#define DMAMUX_RGSR_OF3_Msk (0x1UL << DMAMUX_RGSR_OF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGSR_OF3 DMAMUX_RGSR_OF3_Msk /*!< Overrun flag 3 */ + +/******************** Bits definition for DMAMUX_RGCFR register **************/ +#define DMAMUX_RGCFR_COF0_Pos (0U) +#define DMAMUX_RGCFR_COF0_Msk (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGCFR_COF0 DMAMUX_RGCFR_COF0_Msk /*!< Clear Overrun flag 0 */ +#define DMAMUX_RGCFR_COF1_Pos (1U) +#define DMAMUX_RGCFR_COF1_Msk (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGCFR_COF1 DMAMUX_RGCFR_COF1_Msk /*!< Clear Overrun flag 1 */ +#define DMAMUX_RGCFR_COF2_Pos (2U) +#define DMAMUX_RGCFR_COF2_Msk (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGCFR_COF2 DMAMUX_RGCFR_COF2_Msk /*!< Clear Overrun flag 2 */ +#define DMAMUX_RGCFR_COF3_Pos (3U) +#define DMAMUX_RGCFR_COF3_Msk (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGCFR_COF3 DMAMUX_RGCFR_COF3_Msk /*!< Clear Overrun flag 3 */ + +/******************************************************************************/ +/* */ +/* External Interrupt/Event Controller */ +/* */ +/******************************************************************************/ +/****************** Bit definition for EXTI_RTSR1 register ******************/ +#define EXTI_RTSR1_RT0_Pos (0U) +#define EXTI_RTSR1_RT0_Msk (0x1UL << EXTI_RTSR1_RT0_Pos) /*!< 0x00000001 */ +#define EXTI_RTSR1_RT0 EXTI_RTSR1_RT0_Msk /*!< Rising trigger configuration for input line 0 */ +#define EXTI_RTSR1_RT1_Pos (1U) +#define EXTI_RTSR1_RT1_Msk (0x1UL << EXTI_RTSR1_RT1_Pos) /*!< 0x00000002 */ +#define EXTI_RTSR1_RT1 EXTI_RTSR1_RT1_Msk /*!< Rising trigger configuration for input line 1 */ +#define EXTI_RTSR1_RT2_Pos (2U) +#define EXTI_RTSR1_RT2_Msk (0x1UL << EXTI_RTSR1_RT2_Pos) /*!< 0x00000004 */ +#define EXTI_RTSR1_RT2 EXTI_RTSR1_RT2_Msk /*!< Rising trigger configuration for input line 2 */ +#define EXTI_RTSR1_RT3_Pos (3U) +#define EXTI_RTSR1_RT3_Msk (0x1UL << EXTI_RTSR1_RT3_Pos) /*!< 0x00000008 */ +#define EXTI_RTSR1_RT3 EXTI_RTSR1_RT3_Msk /*!< Rising trigger configuration for input line 3 */ +#define EXTI_RTSR1_RT4_Pos (4U) +#define EXTI_RTSR1_RT4_Msk (0x1UL << EXTI_RTSR1_RT4_Pos) /*!< 0x00000010 */ +#define EXTI_RTSR1_RT4 EXTI_RTSR1_RT4_Msk /*!< Rising trigger configuration for input line 4 */ +#define EXTI_RTSR1_RT5_Pos (5U) +#define EXTI_RTSR1_RT5_Msk (0x1UL << EXTI_RTSR1_RT5_Pos) /*!< 0x00000020 */ +#define EXTI_RTSR1_RT5 EXTI_RTSR1_RT5_Msk /*!< Rising trigger configuration for input line 5 */ +#define EXTI_RTSR1_RT6_Pos (6U) +#define EXTI_RTSR1_RT6_Msk (0x1UL << EXTI_RTSR1_RT6_Pos) /*!< 0x00000040 */ +#define EXTI_RTSR1_RT6 EXTI_RTSR1_RT6_Msk /*!< Rising trigger configuration for input line 6 */ +#define EXTI_RTSR1_RT7_Pos (7U) +#define EXTI_RTSR1_RT7_Msk (0x1UL << EXTI_RTSR1_RT7_Pos) /*!< 0x00000080 */ +#define EXTI_RTSR1_RT7 EXTI_RTSR1_RT7_Msk /*!< Rising trigger configuration for input line 7 */ +#define EXTI_RTSR1_RT8_Pos (8U) +#define EXTI_RTSR1_RT8_Msk (0x1UL << EXTI_RTSR1_RT8_Pos) /*!< 0x00000100 */ +#define EXTI_RTSR1_RT8 EXTI_RTSR1_RT8_Msk /*!< Rising trigger configuration for input line 8 */ +#define EXTI_RTSR1_RT9_Pos (9U) +#define EXTI_RTSR1_RT9_Msk (0x1UL << EXTI_RTSR1_RT9_Pos) /*!< 0x00000200 */ +#define EXTI_RTSR1_RT9 EXTI_RTSR1_RT9_Msk /*!< Rising trigger configuration for input line 9 */ +#define EXTI_RTSR1_RT10_Pos (10U) +#define EXTI_RTSR1_RT10_Msk (0x1UL << EXTI_RTSR1_RT10_Pos) /*!< 0x00000400 */ +#define EXTI_RTSR1_RT10 EXTI_RTSR1_RT10_Msk /*!< Rising trigger configuration for input line 10 */ +#define EXTI_RTSR1_RT11_Pos (11U) +#define EXTI_RTSR1_RT11_Msk (0x1UL << EXTI_RTSR1_RT11_Pos) /*!< 0x00000800 */ +#define EXTI_RTSR1_RT11 EXTI_RTSR1_RT11_Msk /*!< Rising trigger configuration for input line 11 */ +#define EXTI_RTSR1_RT12_Pos (12U) +#define EXTI_RTSR1_RT12_Msk (0x1UL << EXTI_RTSR1_RT12_Pos) /*!< 0x00001000 */ +#define EXTI_RTSR1_RT12 EXTI_RTSR1_RT12_Msk /*!< Rising trigger configuration for input line 12 */ +#define EXTI_RTSR1_RT13_Pos (13U) +#define EXTI_RTSR1_RT13_Msk (0x1UL << EXTI_RTSR1_RT13_Pos) /*!< 0x00002000 */ +#define EXTI_RTSR1_RT13 EXTI_RTSR1_RT13_Msk /*!< Rising trigger configuration for input line 13 */ +#define EXTI_RTSR1_RT14_Pos (14U) +#define EXTI_RTSR1_RT14_Msk (0x1UL << EXTI_RTSR1_RT14_Pos) /*!< 0x00004000 */ +#define EXTI_RTSR1_RT14 EXTI_RTSR1_RT14_Msk /*!< Rising trigger configuration for input line 14 */ +#define EXTI_RTSR1_RT15_Pos (15U) +#define EXTI_RTSR1_RT15_Msk (0x1UL << EXTI_RTSR1_RT15_Pos) /*!< 0x00008000 */ +#define EXTI_RTSR1_RT15 EXTI_RTSR1_RT15_Msk /*!< Rising trigger configuration for input line 15 */ + +/****************** Bit definition for EXTI_FTSR1 register ******************/ +#define EXTI_FTSR1_FT0_Pos (0U) +#define EXTI_FTSR1_FT0_Msk (0x1UL << EXTI_FTSR1_FT0_Pos) /*!< 0x00000001 */ +#define EXTI_FTSR1_FT0 EXTI_FTSR1_FT0_Msk /*!< Falling trigger configuration for input line 0 */ +#define EXTI_FTSR1_FT1_Pos (1U) +#define EXTI_FTSR1_FT1_Msk (0x1UL << EXTI_FTSR1_FT1_Pos) /*!< 0x00000002 */ +#define EXTI_FTSR1_FT1 EXTI_FTSR1_FT1_Msk /*!< Falling trigger configuration for input line 1 */ +#define EXTI_FTSR1_FT2_Pos (2U) +#define EXTI_FTSR1_FT2_Msk (0x1UL << EXTI_FTSR1_FT2_Pos) /*!< 0x00000004 */ +#define EXTI_FTSR1_FT2 EXTI_FTSR1_FT2_Msk /*!< Falling trigger configuration for input line 2 */ +#define EXTI_FTSR1_FT3_Pos (3U) +#define EXTI_FTSR1_FT3_Msk (0x1UL << EXTI_FTSR1_FT3_Pos) /*!< 0x00000008 */ +#define EXTI_FTSR1_FT3 EXTI_FTSR1_FT3_Msk /*!< Falling trigger configuration for input line 3 */ +#define EXTI_FTSR1_FT4_Pos (4U) +#define EXTI_FTSR1_FT4_Msk (0x1UL << EXTI_FTSR1_FT4_Pos) /*!< 0x00000010 */ +#define EXTI_FTSR1_FT4 EXTI_FTSR1_FT4_Msk /*!< Falling trigger configuration for input line 4 */ +#define EXTI_FTSR1_FT5_Pos (5U) +#define EXTI_FTSR1_FT5_Msk (0x1UL << EXTI_FTSR1_FT5_Pos) /*!< 0x00000020 */ +#define EXTI_FTSR1_FT5 EXTI_FTSR1_FT5_Msk /*!< Falling trigger configuration for input line 5 */ +#define EXTI_FTSR1_FT6_Pos (6U) +#define EXTI_FTSR1_FT6_Msk (0x1UL << EXTI_FTSR1_FT6_Pos) /*!< 0x00000040 */ +#define EXTI_FTSR1_FT6 EXTI_FTSR1_FT6_Msk /*!< Falling trigger configuration for input line 6 */ +#define EXTI_FTSR1_FT7_Pos (7U) +#define EXTI_FTSR1_FT7_Msk (0x1UL << EXTI_FTSR1_FT7_Pos) /*!< 0x00000080 */ +#define EXTI_FTSR1_FT7 EXTI_FTSR1_FT7_Msk /*!< Falling trigger configuration for input line 7 */ +#define EXTI_FTSR1_FT8_Pos (8U) +#define EXTI_FTSR1_FT8_Msk (0x1UL << EXTI_FTSR1_FT8_Pos) /*!< 0x00000100 */ +#define EXTI_FTSR1_FT8 EXTI_FTSR1_FT8_Msk /*!< Falling trigger configuration for input line 8 */ +#define EXTI_FTSR1_FT9_Pos (9U) +#define EXTI_FTSR1_FT9_Msk (0x1UL << EXTI_FTSR1_FT9_Pos) /*!< 0x00000200 */ +#define EXTI_FTSR1_FT9 EXTI_FTSR1_FT9_Msk /*!< Falling trigger configuration for input line 9 */ +#define EXTI_FTSR1_FT10_Pos (10U) +#define EXTI_FTSR1_FT10_Msk (0x1UL << EXTI_FTSR1_FT10_Pos) /*!< 0x00000400 */ +#define EXTI_FTSR1_FT10 EXTI_FTSR1_FT10_Msk /*!< Falling trigger configuration for input line 10 */ +#define EXTI_FTSR1_FT11_Pos (11U) +#define EXTI_FTSR1_FT11_Msk (0x1UL << EXTI_FTSR1_FT11_Pos) /*!< 0x00000800 */ +#define EXTI_FTSR1_FT11 EXTI_FTSR1_FT11_Msk /*!< Falling trigger configuration for input line 11 */ +#define EXTI_FTSR1_FT12_Pos (12U) +#define EXTI_FTSR1_FT12_Msk (0x1UL << EXTI_FTSR1_FT12_Pos) /*!< 0x00001000 */ +#define EXTI_FTSR1_FT12 EXTI_FTSR1_FT12_Msk /*!< Falling trigger configuration for input line 12 */ +#define EXTI_FTSR1_FT13_Pos (13U) +#define EXTI_FTSR1_FT13_Msk (0x1UL << EXTI_FTSR1_FT13_Pos) /*!< 0x00002000 */ +#define EXTI_FTSR1_FT13 EXTI_FTSR1_FT13_Msk /*!< Falling trigger configuration for input line 13 */ +#define EXTI_FTSR1_FT14_Pos (14U) +#define EXTI_FTSR1_FT14_Msk (0x1UL << EXTI_FTSR1_FT14_Pos) /*!< 0x00004000 */ +#define EXTI_FTSR1_FT14 EXTI_FTSR1_FT14_Msk /*!< Falling trigger configuration for input line 14 */ +#define EXTI_FTSR1_FT15_Pos (15U) +#define EXTI_FTSR1_FT15_Msk (0x1UL << EXTI_FTSR1_FT15_Pos) /*!< 0x00008000 */ +#define EXTI_FTSR1_FT15 EXTI_FTSR1_FT15_Msk /*!< Falling trigger configuration for input line 15 */ + +/****************** Bit definition for EXTI_SWIER1 register *****************/ +#define EXTI_SWIER1_SWI0_Pos (0U) +#define EXTI_SWIER1_SWI0_Msk (0x1UL << EXTI_SWIER1_SWI0_Pos) /*!< 0x00000001 */ +#define EXTI_SWIER1_SWI0 EXTI_SWIER1_SWI0_Msk /*!< Software Interrupt on line 0 */ +#define EXTI_SWIER1_SWI1_Pos (1U) +#define EXTI_SWIER1_SWI1_Msk (0x1UL << EXTI_SWIER1_SWI1_Pos) /*!< 0x00000002 */ +#define EXTI_SWIER1_SWI1 EXTI_SWIER1_SWI1_Msk /*!< Software Interrupt on line 1 */ +#define EXTI_SWIER1_SWI2_Pos (2U) +#define EXTI_SWIER1_SWI2_Msk (0x1UL << EXTI_SWIER1_SWI2_Pos) /*!< 0x00000004 */ +#define EXTI_SWIER1_SWI2 EXTI_SWIER1_SWI2_Msk /*!< Software Interrupt on line 2 */ +#define EXTI_SWIER1_SWI3_Pos (3U) +#define EXTI_SWIER1_SWI3_Msk (0x1UL << EXTI_SWIER1_SWI3_Pos) /*!< 0x00000008 */ +#define EXTI_SWIER1_SWI3 EXTI_SWIER1_SWI3_Msk /*!< Software Interrupt on line 3 */ +#define EXTI_SWIER1_SWI4_Pos (4U) +#define EXTI_SWIER1_SWI4_Msk (0x1UL << EXTI_SWIER1_SWI4_Pos) /*!< 0x00000010 */ +#define EXTI_SWIER1_SWI4 EXTI_SWIER1_SWI4_Msk /*!< Software Interrupt on line 4 */ +#define EXTI_SWIER1_SWI5_Pos (5U) +#define EXTI_SWIER1_SWI5_Msk (0x1UL << EXTI_SWIER1_SWI5_Pos) /*!< 0x00000020 */ +#define EXTI_SWIER1_SWI5 EXTI_SWIER1_SWI5_Msk /*!< Software Interrupt on line 5 */ +#define EXTI_SWIER1_SWI6_Pos (6U) +#define EXTI_SWIER1_SWI6_Msk (0x1UL << EXTI_SWIER1_SWI6_Pos) /*!< 0x00000040 */ +#define EXTI_SWIER1_SWI6 EXTI_SWIER1_SWI6_Msk /*!< Software Interrupt on line 6 */ +#define EXTI_SWIER1_SWI7_Pos (7U) +#define EXTI_SWIER1_SWI7_Msk (0x1UL << EXTI_SWIER1_SWI7_Pos) /*!< 0x00000080 */ +#define EXTI_SWIER1_SWI7 EXTI_SWIER1_SWI7_Msk /*!< Software Interrupt on line 7 */ +#define EXTI_SWIER1_SWI8_Pos (8U) +#define EXTI_SWIER1_SWI8_Msk (0x1UL << EXTI_SWIER1_SWI8_Pos) /*!< 0x00000100 */ +#define EXTI_SWIER1_SWI8 EXTI_SWIER1_SWI8_Msk /*!< Software Interrupt on line 8 */ +#define EXTI_SWIER1_SWI9_Pos (9U) +#define EXTI_SWIER1_SWI9_Msk (0x1UL << EXTI_SWIER1_SWI9_Pos) /*!< 0x00000200 */ +#define EXTI_SWIER1_SWI9 EXTI_SWIER1_SWI9_Msk /*!< Software Interrupt on line 9 */ +#define EXTI_SWIER1_SWI10_Pos (10U) +#define EXTI_SWIER1_SWI10_Msk (0x1UL << EXTI_SWIER1_SWI10_Pos) /*!< 0x00000400 */ +#define EXTI_SWIER1_SWI10 EXTI_SWIER1_SWI10_Msk /*!< Software Interrupt on line 10 */ +#define EXTI_SWIER1_SWI11_Pos (11U) +#define EXTI_SWIER1_SWI11_Msk (0x1UL << EXTI_SWIER1_SWI11_Pos) /*!< 0x00000800 */ +#define EXTI_SWIER1_SWI11 EXTI_SWIER1_SWI11_Msk /*!< Software Interrupt on line 11 */ +#define EXTI_SWIER1_SWI12_Pos (12U) +#define EXTI_SWIER1_SWI12_Msk (0x1UL << EXTI_SWIER1_SWI12_Pos) /*!< 0x00001000 */ +#define EXTI_SWIER1_SWI12 EXTI_SWIER1_SWI12_Msk /*!< Software Interrupt on line 12 */ +#define EXTI_SWIER1_SWI13_Pos (13U) +#define EXTI_SWIER1_SWI13_Msk (0x1UL << EXTI_SWIER1_SWI13_Pos) /*!< 0x00002000 */ +#define EXTI_SWIER1_SWI13 EXTI_SWIER1_SWI13_Msk /*!< Software Interrupt on line 13 */ +#define EXTI_SWIER1_SWI14_Pos (14U) +#define EXTI_SWIER1_SWI14_Msk (0x1UL << EXTI_SWIER1_SWI14_Pos) /*!< 0x00004000 */ +#define EXTI_SWIER1_SWI14 EXTI_SWIER1_SWI14_Msk /*!< Software Interrupt on line 14 */ +#define EXTI_SWIER1_SWI15_Pos (15U) +#define EXTI_SWIER1_SWI15_Msk (0x1UL << EXTI_SWIER1_SWI15_Pos) /*!< 0x00008000 */ +#define EXTI_SWIER1_SWI15 EXTI_SWIER1_SWI15_Msk /*!< Software Interrupt on line 15 */ + +/******************* Bit definition for EXTI_RPR1 register ******************/ +#define EXTI_RPR1_RPIF0_Pos (0U) +#define EXTI_RPR1_RPIF0_Msk (0x1UL << EXTI_RPR1_RPIF0_Pos) /*!< 0x00000001 */ +#define EXTI_RPR1_RPIF0 EXTI_RPR1_RPIF0_Msk /*!< Rising Pending Interrupt Flag on line 0 */ +#define EXTI_RPR1_RPIF1_Pos (1U) +#define EXTI_RPR1_RPIF1_Msk (0x1UL << EXTI_RPR1_RPIF1_Pos) /*!< 0x00000002 */ +#define EXTI_RPR1_RPIF1 EXTI_RPR1_RPIF1_Msk /*!< Rising Pending Interrupt Flag on line 1 */ +#define EXTI_RPR1_RPIF2_Pos (2U) +#define EXTI_RPR1_RPIF2_Msk (0x1UL << EXTI_RPR1_RPIF2_Pos) /*!< 0x00000004 */ +#define EXTI_RPR1_RPIF2 EXTI_RPR1_RPIF2_Msk /*!< Rising Pending Interrupt Flag on line 2 */ +#define EXTI_RPR1_RPIF3_Pos (3U) +#define EXTI_RPR1_RPIF3_Msk (0x1UL << EXTI_RPR1_RPIF3_Pos) /*!< 0x00000008 */ +#define EXTI_RPR1_RPIF3 EXTI_RPR1_RPIF3_Msk /*!< Rising Pending Interrupt Flag on line 3 */ +#define EXTI_RPR1_RPIF4_Pos (4U) +#define EXTI_RPR1_RPIF4_Msk (0x1UL << EXTI_RPR1_RPIF4_Pos) /*!< 0x00000010 */ +#define EXTI_RPR1_RPIF4 EXTI_RPR1_RPIF4_Msk /*!< Rising Pending Interrupt Flag on line 4 */ +#define EXTI_RPR1_RPIF5_Pos (5U) +#define EXTI_RPR1_RPIF5_Msk (0x1UL << EXTI_RPR1_RPIF5_Pos) /*!< 0x00000020 */ +#define EXTI_RPR1_RPIF5 EXTI_RPR1_RPIF5_Msk /*!< Rising Pending Interrupt Flag on line 5 */ +#define EXTI_RPR1_RPIF6_Pos (6U) +#define EXTI_RPR1_RPIF6_Msk (0x1UL << EXTI_RPR1_RPIF6_Pos) /*!< 0x00000040 */ +#define EXTI_RPR1_RPIF6 EXTI_RPR1_RPIF6_Msk /*!< Rising Pending Interrupt Flag on line 6 */ +#define EXTI_RPR1_RPIF7_Pos (7U) +#define EXTI_RPR1_RPIF7_Msk (0x1UL << EXTI_RPR1_RPIF7_Pos) /*!< 0x00000080 */ +#define EXTI_RPR1_RPIF7 EXTI_RPR1_RPIF7_Msk /*!< Rising Pending Interrupt Flag on line 7 */ +#define EXTI_RPR1_RPIF8_Pos (8U) +#define EXTI_RPR1_RPIF8_Msk (0x1UL << EXTI_RPR1_RPIF8_Pos) /*!< 0x00000100 */ +#define EXTI_RPR1_RPIF8 EXTI_RPR1_RPIF8_Msk /*!< Rising Pending Interrupt Flag on line 8 */ +#define EXTI_RPR1_RPIF9_Pos (9U) +#define EXTI_RPR1_RPIF9_Msk (0x1UL << EXTI_RPR1_RPIF9_Pos) /*!< 0x00000200 */ +#define EXTI_RPR1_RPIF9 EXTI_RPR1_RPIF9_Msk /*!< Rising Pending Interrupt Flag on line 9 */ +#define EXTI_RPR1_RPIF10_Pos (10U) +#define EXTI_RPR1_RPIF10_Msk (0x1UL << EXTI_RPR1_RPIF10_Pos) /*!< 0x00000400 */ +#define EXTI_RPR1_RPIF10 EXTI_RPR1_RPIF10_Msk /*!< Rising Pending Interrupt Flag on line 10 */ +#define EXTI_RPR1_RPIF11_Pos (11U) +#define EXTI_RPR1_RPIF11_Msk (0x1UL << EXTI_RPR1_RPIF11_Pos) /*!< 0x00000800 */ +#define EXTI_RPR1_RPIF11 EXTI_RPR1_RPIF11_Msk /*!< Rising Pending Interrupt Flag on line 11 */ +#define EXTI_RPR1_RPIF12_Pos (12U) +#define EXTI_RPR1_RPIF12_Msk (0x1UL << EXTI_RPR1_RPIF12_Pos) /*!< 0x00001000 */ +#define EXTI_RPR1_RPIF12 EXTI_RPR1_RPIF12_Msk /*!< Rising Pending Interrupt Flag on line 12 */ +#define EXTI_RPR1_RPIF13_Pos (13U) +#define EXTI_RPR1_RPIF13_Msk (0x1UL << EXTI_RPR1_RPIF13_Pos) /*!< 0x00002000 */ +#define EXTI_RPR1_RPIF13 EXTI_RPR1_RPIF13_Msk /*!< Rising Pending Interrupt Flag on line 13 */ +#define EXTI_RPR1_RPIF14_Pos (14U) +#define EXTI_RPR1_RPIF14_Msk (0x1UL << EXTI_RPR1_RPIF14_Pos) /*!< 0x00004000 */ +#define EXTI_RPR1_RPIF14 EXTI_RPR1_RPIF14_Msk /*!< Rising Pending Interrupt Flag on line 14 */ +#define EXTI_RPR1_RPIF15_Pos (15U) +#define EXTI_RPR1_RPIF15_Msk (0x1UL << EXTI_RPR1_RPIF15_Pos) /*!< 0x00008000 */ +#define EXTI_RPR1_RPIF15 EXTI_RPR1_RPIF15_Msk /*!< Rising Pending Interrupt Flag on line 15 */ + +/******************* Bit definition for EXTI_FPR1 register ******************/ +#define EXTI_FPR1_FPIF0_Pos (0U) +#define EXTI_FPR1_FPIF0_Msk (0x1UL << EXTI_FPR1_FPIF0_Pos) /*!< 0x00000001 */ +#define EXTI_FPR1_FPIF0 EXTI_FPR1_FPIF0_Msk /*!< Falling Pending Interrupt Flag on line 0 */ +#define EXTI_FPR1_FPIF1_Pos (1U) +#define EXTI_FPR1_FPIF1_Msk (0x1UL << EXTI_FPR1_FPIF1_Pos) /*!< 0x00000002 */ +#define EXTI_FPR1_FPIF1 EXTI_FPR1_FPIF1_Msk /*!< Falling Pending Interrupt Flag on line 1 */ +#define EXTI_FPR1_FPIF2_Pos (2U) +#define EXTI_FPR1_FPIF2_Msk (0x1UL << EXTI_FPR1_FPIF2_Pos) /*!< 0x00000004 */ +#define EXTI_FPR1_FPIF2 EXTI_FPR1_FPIF2_Msk /*!< Falling Pending Interrupt Flag on line 2 */ +#define EXTI_FPR1_FPIF3_Pos (3U) +#define EXTI_FPR1_FPIF3_Msk (0x1UL << EXTI_FPR1_FPIF3_Pos) /*!< 0x00000008 */ +#define EXTI_FPR1_FPIF3 EXTI_FPR1_FPIF3_Msk /*!< Falling Pending Interrupt Flag on line 3 */ +#define EXTI_FPR1_FPIF4_Pos (4U) +#define EXTI_FPR1_FPIF4_Msk (0x1UL << EXTI_FPR1_FPIF4_Pos) /*!< 0x00000010 */ +#define EXTI_FPR1_FPIF4 EXTI_FPR1_FPIF4_Msk /*!< Falling Pending Interrupt Flag on line 4 */ +#define EXTI_FPR1_FPIF5_Pos (5U) +#define EXTI_FPR1_FPIF5_Msk (0x1UL << EXTI_FPR1_FPIF5_Pos) /*!< 0x00000020 */ +#define EXTI_FPR1_FPIF5 EXTI_FPR1_FPIF5_Msk /*!< Falling Pending Interrupt Flag on line 5 */ +#define EXTI_FPR1_FPIF6_Pos (6U) +#define EXTI_FPR1_FPIF6_Msk (0x1UL << EXTI_FPR1_FPIF6_Pos) /*!< 0x00000040 */ +#define EXTI_FPR1_FPIF6 EXTI_FPR1_FPIF6_Msk /*!< Falling Pending Interrupt Flag on line 6 */ +#define EXTI_FPR1_FPIF7_Pos (7U) +#define EXTI_FPR1_FPIF7_Msk (0x1UL << EXTI_FPR1_FPIF7_Pos) /*!< 0x00000080 */ +#define EXTI_FPR1_FPIF7 EXTI_FPR1_FPIF7_Msk /*!< Falling Pending Interrupt Flag on line 7 */ +#define EXTI_FPR1_FPIF8_Pos (8U) +#define EXTI_FPR1_FPIF8_Msk (0x1UL << EXTI_FPR1_FPIF8_Pos) /*!< 0x00000100 */ +#define EXTI_FPR1_FPIF8 EXTI_FPR1_FPIF8_Msk /*!< Falling Pending Interrupt Flag on line 8 */ +#define EXTI_FPR1_FPIF9_Pos (9U) +#define EXTI_FPR1_FPIF9_Msk (0x1UL << EXTI_FPR1_FPIF9_Pos) /*!< 0x00000200 */ +#define EXTI_FPR1_FPIF9 EXTI_FPR1_FPIF9_Msk /*!< Falling Pending Interrupt Flag on line 9 */ +#define EXTI_FPR1_FPIF10_Pos (10U) +#define EXTI_FPR1_FPIF10_Msk (0x1UL << EXTI_FPR1_FPIF10_Pos) /*!< 0x00000400 */ +#define EXTI_FPR1_FPIF10 EXTI_FPR1_FPIF10_Msk /*!< Falling Pending Interrupt Flag on line 10 */ +#define EXTI_FPR1_FPIF11_Pos (11U) +#define EXTI_FPR1_FPIF11_Msk (0x1UL << EXTI_FPR1_FPIF11_Pos) /*!< 0x00000800 */ +#define EXTI_FPR1_FPIF11 EXTI_FPR1_FPIF11_Msk /*!< Falling Pending Interrupt Flag on line 11 */ +#define EXTI_FPR1_FPIF12_Pos (12U) +#define EXTI_FPR1_FPIF12_Msk (0x1UL << EXTI_FPR1_FPIF12_Pos) /*!< 0x00001000 */ +#define EXTI_FPR1_FPIF12 EXTI_FPR1_FPIF12_Msk /*!< Falling Pending Interrupt Flag on line 12 */ +#define EXTI_FPR1_FPIF13_Pos (13U) +#define EXTI_FPR1_FPIF13_Msk (0x1UL << EXTI_FPR1_FPIF13_Pos) /*!< 0x00002000 */ +#define EXTI_FPR1_FPIF13 EXTI_FPR1_FPIF13_Msk /*!< Falling Pending Interrupt Flag on line 13 */ +#define EXTI_FPR1_FPIF14_Pos (14U) +#define EXTI_FPR1_FPIF14_Msk (0x1UL << EXTI_FPR1_FPIF14_Pos) /*!< 0x00004000 */ +#define EXTI_FPR1_FPIF14 EXTI_FPR1_FPIF14_Msk /*!< Falling Pending Interrupt Flag on line 14 */ +#define EXTI_FPR1_FPIF15_Pos (15U) +#define EXTI_FPR1_FPIF15_Msk (0x1UL << EXTI_FPR1_FPIF15_Pos) /*!< 0x00008000 */ +#define EXTI_FPR1_FPIF15 EXTI_FPR1_FPIF15_Msk /*!< Falling Pending Interrupt Flag on line 15 */ + +/***************** Bit definition for EXTI_EXTICR1 register **************/ +#define EXTI_EXTICR1_EXTI0_Pos (0U) +#define EXTI_EXTICR1_EXTI0_Msk (0x7UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR1_EXTI0 EXTI_EXTICR1_EXTI0_Msk /*!< EXTI 0 configuration */ +#define EXTI_EXTICR1_EXTI0_0 (0x1UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR1_EXTI0_1 (0x2UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR1_EXTI0_2 (0x4UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR1_EXTI1_Pos (8U) +#define EXTI_EXTICR1_EXTI1_Msk (0x7UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR1_EXTI1 EXTI_EXTICR1_EXTI1_Msk /*!< EXTI 1 configuration */ +#define EXTI_EXTICR1_EXTI1_0 (0x1UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR1_EXTI1_1 (0x2UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR1_EXTI1_2 (0x4UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR1_EXTI2_Pos (16U) +#define EXTI_EXTICR1_EXTI2_Msk (0x7UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR1_EXTI2 EXTI_EXTICR1_EXTI2_Msk /*!< EXTI 2 configuration */ +#define EXTI_EXTICR1_EXTI2_0 (0x1UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR1_EXTI2_1 (0x2UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR1_EXTI2_2 (0x4UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR1_EXTI3_Pos (24U) +#define EXTI_EXTICR1_EXTI3_Msk (0x7UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR1_EXTI3 EXTI_EXTICR1_EXTI3_Msk /*!< EXTI 3 configuration */ +#define EXTI_EXTICR1_EXTI3_0 (0x1UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR1_EXTI3_1 (0x2UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR1_EXTI3_2 (0x4UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x04000000 */ + +/***************** Bit definition for EXTI_EXTICR2 register **************/ +#define EXTI_EXTICR2_EXTI4_Pos (0U) +#define EXTI_EXTICR2_EXTI4_Msk (0x7UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR2_EXTI4 EXTI_EXTICR2_EXTI4_Msk /*!< EXTI 4 configuration */ +#define EXTI_EXTICR2_EXTI4_0 (0x1UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR2_EXTI4_1 (0x2UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR2_EXTI4_2 (0x4UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR2_EXTI5_Pos (8U) +#define EXTI_EXTICR2_EXTI5_Msk (0x7UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR2_EXTI5 EXTI_EXTICR2_EXTI5_Msk /*!< EXTI 5 configuration */ +#define EXTI_EXTICR2_EXTI5_0 (0x1UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR2_EXTI5_1 (0x2UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR2_EXTI5_2 (0x4UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR2_EXTI6_Pos (16U) +#define EXTI_EXTICR2_EXTI6_Msk (0x7UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR2_EXTI6 EXTI_EXTICR2_EXTI6_Msk /*!< EXTI 6 configuration */ +#define EXTI_EXTICR2_EXTI6_0 (0x1UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR2_EXTI6_1 (0x2UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR2_EXTI6_2 (0x4UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR2_EXTI7_Pos (24U) +#define EXTI_EXTICR2_EXTI7_Msk (0x7UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR2_EXTI7 EXTI_EXTICR2_EXTI7_Msk /*!< EXTI 7 configuration */ +#define EXTI_EXTICR2_EXTI7_0 (0x1UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR2_EXTI7_1 (0x2UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR2_EXTI7_2 (0x4UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x04000000 */ + +/***************** Bit definition for EXTI_EXTICR3 register **************/ +#define EXTI_EXTICR3_EXTI8_Pos (0U) +#define EXTI_EXTICR3_EXTI8_Msk (0x7UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR3_EXTI8 EXTI_EXTICR3_EXTI8_Msk /*!< EXTI 8 configuration */ +#define EXTI_EXTICR3_EXTI8_0 (0x1UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR3_EXTI8_1 (0x2UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR3_EXTI8_2 (0x4UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR3_EXTI9_Pos (8U) +#define EXTI_EXTICR3_EXTI9_Msk (0x7UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR3_EXTI9 EXTI_EXTICR3_EXTI9_Msk /*!< EXTI 9 configuration */ +#define EXTI_EXTICR3_EXTI9_0 (0x1UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR3_EXTI9_1 (0x2UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR3_EXTI9_2 (0x4UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR3_EXTI10_Pos (16U) +#define EXTI_EXTICR3_EXTI10_Msk (0x7UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR3_EXTI10 EXTI_EXTICR3_EXTI10_Msk /*!< EXTI 10 configuration */ +#define EXTI_EXTICR3_EXTI10_0 (0x1UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR3_EXTI10_1 (0x2UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR3_EXTI10_2 (0x4UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR3_EXTI11_Pos (24U) +#define EXTI_EXTICR3_EXTI11_Msk (0x7UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR3_EXTI11 EXTI_EXTICR3_EXTI11_Msk /*!< EXTI 11 configuration */ +#define EXTI_EXTICR3_EXTI11_0 (0x1UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR3_EXTI11_1 (0x2UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR3_EXTI11_2 (0x4UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x04000000 */ + +/***************** Bit definition for EXTI_EXTICR4 register **************/ +#define EXTI_EXTICR4_EXTI12_Pos (0U) +#define EXTI_EXTICR4_EXTI12_Msk (0x7UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR4_EXTI12 EXTI_EXTICR4_EXTI12_Msk /*!< EXTI 12 configuration */ +#define EXTI_EXTICR4_EXTI12_0 (0x1UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR4_EXTI12_1 (0x2UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR4_EXTI12_2 (0x4UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR4_EXTI13_Pos (8U) +#define EXTI_EXTICR4_EXTI13_Msk (0x7UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR4_EXTI13 EXTI_EXTICR4_EXTI13_Msk /*!< EXTI 13 configuration */ +#define EXTI_EXTICR4_EXTI13_0 (0x1UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR4_EXTI13_1 (0x2UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR4_EXTI13_2 (0x4UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR4_EXTI14_Pos (16U) +#define EXTI_EXTICR4_EXTI14_Msk (0x7UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR4_EXTI14 EXTI_EXTICR4_EXTI14_Msk /*!< EXTI 14 configuration */ +#define EXTI_EXTICR4_EXTI14_0 (0x1UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR4_EXTI14_1 (0x2UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR4_EXTI14_2 (0x4UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR4_EXTI15_Pos (24U) +#define EXTI_EXTICR4_EXTI15_Msk (0x7UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR4_EXTI15 EXTI_EXTICR4_EXTI15_Msk /*!< EXTI 15 configuration */ +#define EXTI_EXTICR4_EXTI15_0 (0x1UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR4_EXTI15_1 (0x2UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR4_EXTI15_2 (0x4UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x04000000 */ + +/******************* Bit definition for EXTI_IMR1 register ******************/ +#define EXTI_IMR1_IM0_Pos (0U) +#define EXTI_IMR1_IM0_Msk (0x1UL << EXTI_IMR1_IM0_Pos) /*!< 0x00000001 */ +#define EXTI_IMR1_IM0 EXTI_IMR1_IM0_Msk /*!< Interrupt Mask on line 0 */ +#define EXTI_IMR1_IM1_Pos (1U) +#define EXTI_IMR1_IM1_Msk (0x1UL << EXTI_IMR1_IM1_Pos) /*!< 0x00000002 */ +#define EXTI_IMR1_IM1 EXTI_IMR1_IM1_Msk /*!< Interrupt Mask on line 1 */ +#define EXTI_IMR1_IM2_Pos (2U) +#define EXTI_IMR1_IM2_Msk (0x1UL << EXTI_IMR1_IM2_Pos) /*!< 0x00000004 */ +#define EXTI_IMR1_IM2 EXTI_IMR1_IM2_Msk /*!< Interrupt Mask on line 2 */ +#define EXTI_IMR1_IM3_Pos (3U) +#define EXTI_IMR1_IM3_Msk (0x1UL << EXTI_IMR1_IM3_Pos) /*!< 0x00000008 */ +#define EXTI_IMR1_IM3 EXTI_IMR1_IM3_Msk /*!< Interrupt Mask on line 3 */ +#define EXTI_IMR1_IM4_Pos (4U) +#define EXTI_IMR1_IM4_Msk (0x1UL << EXTI_IMR1_IM4_Pos) /*!< 0x00000010 */ +#define EXTI_IMR1_IM4 EXTI_IMR1_IM4_Msk /*!< Interrupt Mask on line 4 */ +#define EXTI_IMR1_IM5_Pos (5U) +#define EXTI_IMR1_IM5_Msk (0x1UL << EXTI_IMR1_IM5_Pos) /*!< 0x00000020 */ +#define EXTI_IMR1_IM5 EXTI_IMR1_IM5_Msk /*!< Interrupt Mask on line 5 */ +#define EXTI_IMR1_IM6_Pos (6U) +#define EXTI_IMR1_IM6_Msk (0x1UL << EXTI_IMR1_IM6_Pos) /*!< 0x00000040 */ +#define EXTI_IMR1_IM6 EXTI_IMR1_IM6_Msk /*!< Interrupt Mask on line 6 */ +#define EXTI_IMR1_IM7_Pos (7U) +#define EXTI_IMR1_IM7_Msk (0x1UL << EXTI_IMR1_IM7_Pos) /*!< 0x00000080 */ +#define EXTI_IMR1_IM7 EXTI_IMR1_IM7_Msk /*!< Interrupt Mask on line 7 */ +#define EXTI_IMR1_IM8_Pos (8U) +#define EXTI_IMR1_IM8_Msk (0x1UL << EXTI_IMR1_IM8_Pos) /*!< 0x00000100 */ +#define EXTI_IMR1_IM8 EXTI_IMR1_IM8_Msk /*!< Interrupt Mask on line 8 */ +#define EXTI_IMR1_IM9_Pos (9U) +#define EXTI_IMR1_IM9_Msk (0x1UL << EXTI_IMR1_IM9_Pos) /*!< 0x00000200 */ +#define EXTI_IMR1_IM9 EXTI_IMR1_IM9_Msk /*!< Interrupt Mask on line 9 */ +#define EXTI_IMR1_IM10_Pos (10U) +#define EXTI_IMR1_IM10_Msk (0x1UL << EXTI_IMR1_IM10_Pos) /*!< 0x00000400 */ +#define EXTI_IMR1_IM10 EXTI_IMR1_IM10_Msk /*!< Interrupt Mask on line 10 */ +#define EXTI_IMR1_IM11_Pos (11U) +#define EXTI_IMR1_IM11_Msk (0x1UL << EXTI_IMR1_IM11_Pos) /*!< 0x00000800 */ +#define EXTI_IMR1_IM11 EXTI_IMR1_IM11_Msk /*!< Interrupt Mask on line 11 */ +#define EXTI_IMR1_IM12_Pos (12U) +#define EXTI_IMR1_IM12_Msk (0x1UL << EXTI_IMR1_IM12_Pos) /*!< 0x00001000 */ +#define EXTI_IMR1_IM12 EXTI_IMR1_IM12_Msk /*!< Interrupt Mask on line 12 */ +#define EXTI_IMR1_IM13_Pos (13U) +#define EXTI_IMR1_IM13_Msk (0x1UL << EXTI_IMR1_IM13_Pos) /*!< 0x00002000 */ +#define EXTI_IMR1_IM13 EXTI_IMR1_IM13_Msk /*!< Interrupt Mask on line 13 */ +#define EXTI_IMR1_IM14_Pos (14U) +#define EXTI_IMR1_IM14_Msk (0x1UL << EXTI_IMR1_IM14_Pos) /*!< 0x00004000 */ +#define EXTI_IMR1_IM14 EXTI_IMR1_IM14_Msk /*!< Interrupt Mask on line 14 */ +#define EXTI_IMR1_IM15_Pos (15U) +#define EXTI_IMR1_IM15_Msk (0x1UL << EXTI_IMR1_IM15_Pos) /*!< 0x00008000 */ +#define EXTI_IMR1_IM15 EXTI_IMR1_IM15_Msk /*!< Interrupt Mask on line 15 */ +#define EXTI_IMR1_IM19_Pos (19U) +#define EXTI_IMR1_IM19_Msk (0x1UL << EXTI_IMR1_IM19_Pos) /*!< 0x00080000 */ +#define EXTI_IMR1_IM19 EXTI_IMR1_IM19_Msk /*!< Interrupt Mask on line 19 */ +#define EXTI_IMR1_IM21_Pos (21U) +#define EXTI_IMR1_IM21_Msk (0x1UL << EXTI_IMR1_IM21_Pos) /*!< 0x00200000 */ +#define EXTI_IMR1_IM21 EXTI_IMR1_IM21_Msk /*!< Interrupt Mask on line 21 */ +#define EXTI_IMR1_IM23_Pos (23U) +#define EXTI_IMR1_IM23_Msk (0x1UL << EXTI_IMR1_IM23_Pos) /*!< 0x00800000 */ +#define EXTI_IMR1_IM23 EXTI_IMR1_IM23_Msk /*!< Interrupt Mask on line 23 */ +#define EXTI_IMR1_IM25_Pos (25U) +#define EXTI_IMR1_IM25_Msk (0x1UL << EXTI_IMR1_IM25_Pos) /*!< 0x02000000 */ +#define EXTI_IMR1_IM25 EXTI_IMR1_IM25_Msk /*!< Interrupt Mask on line 25 */ +#define EXTI_IMR1_IM31_Pos (31U) +#define EXTI_IMR1_IM31_Msk (0x1UL << EXTI_IMR1_IM31_Pos) /*!< 0x80000000 */ +#define EXTI_IMR1_IM31 EXTI_IMR1_IM31_Msk /*!< Interrupt Mask on line 31 */ +#define EXTI_IMR1_IM_Pos (0U) +#define EXTI_IMR1_IM_Msk (0x82A8FFFFUL << EXTI_IMR1_IM_Pos) /*!< 0x82A8FFFF */ +#define EXTI_IMR1_IM EXTI_IMR1_IM_Msk /*!< Interrupt Mask All */ + + +/******************* Bit definition for EXTI_EMR1 register ******************/ +#define EXTI_EMR1_EM0_Pos (0U) +#define EXTI_EMR1_EM0_Msk (0x1UL << EXTI_EMR1_EM0_Pos) /*!< 0x00000001 */ +#define EXTI_EMR1_EM0 EXTI_EMR1_EM0_Msk /*!< Event Mask on line 0 */ +#define EXTI_EMR1_EM1_Pos (1U) +#define EXTI_EMR1_EM1_Msk (0x1UL << EXTI_EMR1_EM1_Pos) /*!< 0x00000002 */ +#define EXTI_EMR1_EM1 EXTI_EMR1_EM1_Msk /*!< Event Mask on line 1 */ +#define EXTI_EMR1_EM2_Pos (2U) +#define EXTI_EMR1_EM2_Msk (0x1UL << EXTI_EMR1_EM2_Pos) /*!< 0x00000004 */ +#define EXTI_EMR1_EM2 EXTI_EMR1_EM2_Msk /*!< Event Mask on line 2 */ +#define EXTI_EMR1_EM3_Pos (3U) +#define EXTI_EMR1_EM3_Msk (0x1UL << EXTI_EMR1_EM3_Pos) /*!< 0x00000008 */ +#define EXTI_EMR1_EM3 EXTI_EMR1_EM3_Msk /*!< Event Mask on line 3 */ +#define EXTI_EMR1_EM4_Pos (4U) +#define EXTI_EMR1_EM4_Msk (0x1UL << EXTI_EMR1_EM4_Pos) /*!< 0x00000010 */ +#define EXTI_EMR1_EM4 EXTI_EMR1_EM4_Msk /*!< Event Mask on line 4 */ +#define EXTI_EMR1_EM5_Pos (5U) +#define EXTI_EMR1_EM5_Msk (0x1UL << EXTI_EMR1_EM5_Pos) /*!< 0x00000020 */ +#define EXTI_EMR1_EM5 EXTI_EMR1_EM5_Msk /*!< Event Mask on line 5 */ +#define EXTI_EMR1_EM6_Pos (6U) +#define EXTI_EMR1_EM6_Msk (0x1UL << EXTI_EMR1_EM6_Pos) /*!< 0x00000040 */ +#define EXTI_EMR1_EM6 EXTI_EMR1_EM6_Msk /*!< Event Mask on line 6 */ +#define EXTI_EMR1_EM7_Pos (7U) +#define EXTI_EMR1_EM7_Msk (0x1UL << EXTI_EMR1_EM7_Pos) /*!< 0x00000080 */ +#define EXTI_EMR1_EM7 EXTI_EMR1_EM7_Msk /*!< Event Mask on line 7 */ +#define EXTI_EMR1_EM8_Pos (8U) +#define EXTI_EMR1_EM8_Msk (0x1UL << EXTI_EMR1_EM8_Pos) /*!< 0x00000100 */ +#define EXTI_EMR1_EM8 EXTI_EMR1_EM8_Msk /*!< Event Mask on line 8 */ +#define EXTI_EMR1_EM9_Pos (9U) +#define EXTI_EMR1_EM9_Msk (0x1UL << EXTI_EMR1_EM9_Pos) /*!< 0x00000200 */ +#define EXTI_EMR1_EM9 EXTI_EMR1_EM9_Msk /*!< Event Mask on line 9 */ +#define EXTI_EMR1_EM10_Pos (10U) +#define EXTI_EMR1_EM10_Msk (0x1UL << EXTI_EMR1_EM10_Pos) /*!< 0x00000400 */ +#define EXTI_EMR1_EM10 EXTI_EMR1_EM10_Msk /*!< Event Mask on line 10 */ +#define EXTI_EMR1_EM11_Pos (11U) +#define EXTI_EMR1_EM11_Msk (0x1UL << EXTI_EMR1_EM11_Pos) /*!< 0x00000800 */ +#define EXTI_EMR1_EM11 EXTI_EMR1_EM11_Msk /*!< Event Mask on line 11 */ +#define EXTI_EMR1_EM12_Pos (12U) +#define EXTI_EMR1_EM12_Msk (0x1UL << EXTI_EMR1_EM12_Pos) /*!< 0x00001000 */ +#define EXTI_EMR1_EM12 EXTI_EMR1_EM12_Msk /*!< Event Mask on line 12 */ +#define EXTI_EMR1_EM13_Pos (13U) +#define EXTI_EMR1_EM13_Msk (0x1UL << EXTI_EMR1_EM13_Pos) /*!< 0x00002000 */ +#define EXTI_EMR1_EM13 EXTI_EMR1_EM13_Msk /*!< Event Mask on line 13 */ +#define EXTI_EMR1_EM14_Pos (14U) +#define EXTI_EMR1_EM14_Msk (0x1UL << EXTI_EMR1_EM14_Pos) /*!< 0x00004000 */ +#define EXTI_EMR1_EM14 EXTI_EMR1_EM14_Msk /*!< Event Mask on line 14 */ +#define EXTI_EMR1_EM15_Pos (15U) +#define EXTI_EMR1_EM15_Msk (0x1UL << EXTI_EMR1_EM15_Pos) /*!< 0x00008000 */ +#define EXTI_EMR1_EM15 EXTI_EMR1_EM15_Msk /*!< Event Mask on line 15 */ +#define EXTI_EMR1_EM19_Pos (19U) +#define EXTI_EMR1_EM19_Msk (0x1UL << EXTI_EMR1_EM19_Pos) /*!< 0x00080000 */ +#define EXTI_EMR1_EM19 EXTI_EMR1_EM19_Msk /*!< Event Mask on line 19 */ +#define EXTI_EMR1_EM21_Pos (21U) +#define EXTI_EMR1_EM21_Msk (0x1UL << EXTI_EMR1_EM21_Pos) /*!< 0x00200000 */ +#define EXTI_EMR1_EM21 EXTI_EMR1_EM21_Msk /*!< Event Mask on line 21 */ +#define EXTI_EMR1_EM23_Pos (23U) +#define EXTI_EMR1_EM23_Msk (0x1UL << EXTI_EMR1_EM23_Pos) /*!< 0x00800000 */ +#define EXTI_EMR1_EM23 EXTI_EMR1_EM23_Msk /*!< Event Mask on line 23 */ +#define EXTI_EMR1_EM25_Pos (25U) +#define EXTI_EMR1_EM25_Msk (0x1UL << EXTI_EMR1_EM25_Pos) /*!< 0x02000000 */ +#define EXTI_EMR1_EM25 EXTI_EMR1_EM25_Msk /*!< Event Mask on line 25 */ +#define EXTI_EMR1_EM31_Pos (31U) +#define EXTI_EMR1_EM31_Msk (0x1UL << EXTI_EMR1_EM31_Pos) /*!< 0x80000000 */ +#define EXTI_EMR1_EM31 EXTI_EMR1_EM31_Msk /*!< Event Mask on line 31 */ + + +/******************************************************************************/ +/* */ +/* FLASH */ +/* */ +/******************************************************************************/ +/* Note: No specific macro feature on this device */ + +/******************* Bits definition for FLASH_ACR register *****************/ +#define FLASH_ACR_LATENCY_Pos (0U) +#define FLASH_ACR_LATENCY_Msk (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */ +#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk +#define FLASH_ACR_LATENCY_0 (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */ +#define FLASH_ACR_LATENCY_1 (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */ +#define FLASH_ACR_LATENCY_2 (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */ +#define FLASH_ACR_PRFTEN_Pos (8U) +#define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */ +#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk +#define FLASH_ACR_ICEN_Pos (9U) +#define FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos) /*!< 0x00000200 */ +#define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk +#define FLASH_ACR_ICRST_Pos (11U) +#define FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos) /*!< 0x00000800 */ +#define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk +#define FLASH_ACR_PROGEMPTY_Pos (16U) +#define FLASH_ACR_PROGEMPTY_Msk (0x1UL << FLASH_ACR_PROGEMPTY_Pos) /*!< 0x00010000 */ +#define FLASH_ACR_PROGEMPTY FLASH_ACR_PROGEMPTY_Msk + +/******************* Bits definition for FLASH_SR register ******************/ +#define FLASH_SR_EOP_Pos (0U) +#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000001 */ +#define FLASH_SR_EOP FLASH_SR_EOP_Msk +#define FLASH_SR_OPERR_Pos (1U) +#define FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos) /*!< 0x00000002 */ +#define FLASH_SR_OPERR FLASH_SR_OPERR_Msk +#define FLASH_SR_PROGERR_Pos (3U) +#define FLASH_SR_PROGERR_Msk (0x1UL << FLASH_SR_PROGERR_Pos) /*!< 0x00000008 */ +#define FLASH_SR_PROGERR FLASH_SR_PROGERR_Msk +#define FLASH_SR_WRPERR_Pos (4U) +#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000010 */ +#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk +#define FLASH_SR_PGAERR_Pos (5U) +#define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000020 */ +#define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk +#define FLASH_SR_SIZERR_Pos (6U) +#define FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos) /*!< 0x00000040 */ +#define FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk +#define FLASH_SR_PGSERR_Pos (7U) +#define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) /*!< 0x00000080 */ +#define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk +#define FLASH_SR_MISERR_Pos (8U) +#define FLASH_SR_MISERR_Msk (0x1UL << FLASH_SR_MISERR_Pos) /*!< 0x00000100 */ +#define FLASH_SR_MISERR FLASH_SR_MISERR_Msk +#define FLASH_SR_FASTERR_Pos (9U) +#define FLASH_SR_FASTERR_Msk (0x1UL << FLASH_SR_FASTERR_Pos) /*!< 0x00000200 */ +#define FLASH_SR_FASTERR FLASH_SR_FASTERR_Msk +#define FLASH_SR_OPTVERR_Pos (15U) +#define FLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos) /*!< 0x00008000 */ +#define FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk +#define FLASH_SR_BSY1_Pos (16U) +#define FLASH_SR_BSY1_Msk (0x1UL << FLASH_SR_BSY1_Pos) /*!< 0x00010000 */ +#define FLASH_SR_BSY1 FLASH_SR_BSY1_Msk +#define FLASH_SR_CFGBSY_Pos (18U) +#define FLASH_SR_CFGBSY_Msk (0x1UL << FLASH_SR_CFGBSY_Pos) /*!< 0x00040000 */ +#define FLASH_SR_CFGBSY FLASH_SR_CFGBSY_Msk + +/******************* Bits definition for FLASH_CR register ******************/ +#define FLASH_CR_PG_Pos (0U) +#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) /*!< 0x00000001 */ +#define FLASH_CR_PG FLASH_CR_PG_Msk +#define FLASH_CR_PER_Pos (1U) +#define FLASH_CR_PER_Msk (0x1UL << FLASH_CR_PER_Pos) /*!< 0x00000002 */ +#define FLASH_CR_PER FLASH_CR_PER_Msk +#define FLASH_CR_MER1_Pos (2U) +#define FLASH_CR_MER1_Msk (0x1UL << FLASH_CR_MER1_Pos) /*!< 0x00000004 */ +#define FLASH_CR_MER1 FLASH_CR_MER1_Msk +#define FLASH_CR_PNB_Pos (3U) +#define FLASH_CR_PNB_Msk (0x3FFUL << FLASH_CR_PNB_Pos) /*!< 0x00001FF8 */ +#define FLASH_CR_PNB FLASH_CR_PNB_Msk +#define FLASH_CR_STRT_Pos (16U) +#define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos) /*!< 0x00010000 */ +#define FLASH_CR_STRT FLASH_CR_STRT_Msk +#define FLASH_CR_OPTSTRT_Pos (17U) +#define FLASH_CR_OPTSTRT_Msk (0x1UL << FLASH_CR_OPTSTRT_Pos) /*!< 0x00020000 */ +#define FLASH_CR_OPTSTRT FLASH_CR_OPTSTRT_Msk +#define FLASH_CR_FSTPG_Pos (18U) +#define FLASH_CR_FSTPG_Msk (0x1UL << FLASH_CR_FSTPG_Pos) /*!< 0x00040000 */ +#define FLASH_CR_FSTPG FLASH_CR_FSTPG_Msk +#define FLASH_CR_EOPIE_Pos (24U) +#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) /*!< 0x01000000 */ +#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk +#define FLASH_CR_ERRIE_Pos (25U) +#define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos) /*!< 0x02000000 */ +#define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk +#define FLASH_CR_OBL_LAUNCH_Pos (27U) +#define FLASH_CR_OBL_LAUNCH_Msk (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */ +#define FLASH_CR_OBL_LAUNCH FLASH_CR_OBL_LAUNCH_Msk +#define FLASH_CR_OPTLOCK_Pos (30U) +#define FLASH_CR_OPTLOCK_Msk (0x1UL << FLASH_CR_OPTLOCK_Pos) /*!< 0x40000000 */ +#define FLASH_CR_OPTLOCK FLASH_CR_OPTLOCK_Msk +#define FLASH_CR_LOCK_Pos (31U) +#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) /*!< 0x80000000 */ +#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk + +/******************* Bits definition for FLASH_ECCR register ****************/ +#define FLASH_ECCR_ADDR_ECC_Pos (0U) +#define FLASH_ECCR_ADDR_ECC_Msk (0x3FFFUL << FLASH_ECCR_ADDR_ECC_Pos) /*!< 0x00003FFF */ +#define FLASH_ECCR_ADDR_ECC FLASH_ECCR_ADDR_ECC_Msk +#define FLASH_ECCR_SYSF_ECC_Pos (20U) +#define FLASH_ECCR_SYSF_ECC_Msk (0x1UL << FLASH_ECCR_SYSF_ECC_Pos) /*!< 0x00100000 */ +#define FLASH_ECCR_SYSF_ECC FLASH_ECCR_SYSF_ECC_Msk +#define FLASH_ECCR_ECCCIE_Pos (24U) +#define FLASH_ECCR_ECCCIE_Msk (0x1UL << FLASH_ECCR_ECCCIE_Pos) /*!< 0x01000000 */ +#define FLASH_ECCR_ECCCIE FLASH_ECCR_ECCCIE_Msk +#define FLASH_ECCR_ECCC_Pos (30U) +#define FLASH_ECCR_ECCC_Msk (0x1UL << FLASH_ECCR_ECCC_Pos) /*!< 0x40000000 */ +#define FLASH_ECCR_ECCC FLASH_ECCR_ECCC_Msk +#define FLASH_ECCR_ECCD_Pos (31U) +#define FLASH_ECCR_ECCD_Msk (0x1UL << FLASH_ECCR_ECCD_Pos) /*!< 0x80000000 */ +#define FLASH_ECCR_ECCD FLASH_ECCR_ECCD_Msk + +/******************* Bits definition for FLASH_OPTR register ****************/ +#define FLASH_OPTR_RDP_Pos (0U) +#define FLASH_OPTR_RDP_Msk (0xFFUL << FLASH_OPTR_RDP_Pos) /*!< 0x000000FF */ +#define FLASH_OPTR_RDP FLASH_OPTR_RDP_Msk +#define FLASH_OPTR_nRST_STOP_Pos (13U) +#define FLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos) /*!< 0x00002000 */ +#define FLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk +#define FLASH_OPTR_nRST_STDBY_Pos (14U) +#define FLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos) /*!< 0x00004000 */ +#define FLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk +#define FLASH_OPTR_IWDG_SW_Pos (16U) +#define FLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos) /*!< 0x00010000 */ +#define FLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk +#define FLASH_OPTR_IWDG_STOP_Pos (17U) +#define FLASH_OPTR_IWDG_STOP_Msk (0x1UL << FLASH_OPTR_IWDG_STOP_Pos) /*!< 0x00020000 */ +#define FLASH_OPTR_IWDG_STOP FLASH_OPTR_IWDG_STOP_Msk +#define FLASH_OPTR_IWDG_STDBY_Pos (18U) +#define FLASH_OPTR_IWDG_STDBY_Msk (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos) /*!< 0x00040000 */ +#define FLASH_OPTR_IWDG_STDBY FLASH_OPTR_IWDG_STDBY_Msk +#define FLASH_OPTR_WWDG_SW_Pos (19U) +#define FLASH_OPTR_WWDG_SW_Msk (0x1UL << FLASH_OPTR_WWDG_SW_Pos) /*!< 0x00080000 */ +#define FLASH_OPTR_WWDG_SW FLASH_OPTR_WWDG_SW_Msk +#define FLASH_OPTR_RAM_PARITY_CHECK_Pos (22U) +#define FLASH_OPTR_RAM_PARITY_CHECK_Msk (0x1UL << FLASH_OPTR_RAM_PARITY_CHECK_Pos) /*!< 0x00400000 */ +#define FLASH_OPTR_RAM_PARITY_CHECK FLASH_OPTR_RAM_PARITY_CHECK_Msk +#define FLASH_OPTR_nBOOT_SEL_Pos (24U) +#define FLASH_OPTR_nBOOT_SEL_Msk (0x1UL << FLASH_OPTR_nBOOT_SEL_Pos) /*!< 0x01000000 */ +#define FLASH_OPTR_nBOOT_SEL FLASH_OPTR_nBOOT_SEL_Msk +#define FLASH_OPTR_nBOOT1_Pos (25U) +#define FLASH_OPTR_nBOOT1_Msk (0x1UL << FLASH_OPTR_nBOOT1_Pos) /*!< 0x02000000 */ +#define FLASH_OPTR_nBOOT1 FLASH_OPTR_nBOOT1_Msk +#define FLASH_OPTR_nBOOT0_Pos (26U) +#define FLASH_OPTR_nBOOT0_Msk (0x1UL << FLASH_OPTR_nBOOT0_Pos) /*!< 0x04000000 */ +#define FLASH_OPTR_nBOOT0 FLASH_OPTR_nBOOT0_Msk + +/****************** Bits definition for FLASH_WRP1AR register ***************/ +#define FLASH_WRP1AR_WRP1A_STRT_Pos (0U) +#define FLASH_WRP1AR_WRP1A_STRT_Msk (0x1FUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x0000001F */ +#define FLASH_WRP1AR_WRP1A_STRT FLASH_WRP1AR_WRP1A_STRT_Msk +#define FLASH_WRP1AR_WRP1A_END_Pos (16U) +#define FLASH_WRP1AR_WRP1A_END_Msk (0x1FUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x001F0000 */ +#define FLASH_WRP1AR_WRP1A_END FLASH_WRP1AR_WRP1A_END_Msk + +/****************** Bits definition for FLASH_WRP1BR register ***************/ +#define FLASH_WRP1BR_WRP1B_STRT_Pos (0U) +#define FLASH_WRP1BR_WRP1B_STRT_Msk (0x1FUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x0000001F */ +#define FLASH_WRP1BR_WRP1B_STRT FLASH_WRP1BR_WRP1B_STRT_Msk +#define FLASH_WRP1BR_WRP1B_END_Pos (16U) +#define FLASH_WRP1BR_WRP1B_END_Msk (0x1FUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x001F0000 */ +#define FLASH_WRP1BR_WRP1B_END FLASH_WRP1BR_WRP1B_END_Msk + + +/******************************************************************************/ +/* */ +/* General Purpose I/O */ +/* */ +/******************************************************************************/ +/****************** Bits definition for GPIO_MODER register *****************/ +#define GPIO_MODER_MODE0_Pos (0U) +#define GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000003 */ +#define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk +#define GPIO_MODER_MODE0_0 (0x1UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000001 */ +#define GPIO_MODER_MODE0_1 (0x2UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000002 */ +#define GPIO_MODER_MODE1_Pos (2U) +#define GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos) /*!< 0x0000000C */ +#define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk +#define GPIO_MODER_MODE1_0 (0x1UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000004 */ +#define GPIO_MODER_MODE1_1 (0x2UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000008 */ +#define GPIO_MODER_MODE2_Pos (4U) +#define GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000030 */ +#define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk +#define GPIO_MODER_MODE2_0 (0x1UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000010 */ +#define GPIO_MODER_MODE2_1 (0x2UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000020 */ +#define GPIO_MODER_MODE3_Pos (6U) +#define GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos) /*!< 0x000000C0 */ +#define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk +#define GPIO_MODER_MODE3_0 (0x1UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000040 */ +#define GPIO_MODER_MODE3_1 (0x2UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000080 */ +#define GPIO_MODER_MODE4_Pos (8U) +#define GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000300 */ +#define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk +#define GPIO_MODER_MODE4_0 (0x1UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000100 */ +#define GPIO_MODER_MODE4_1 (0x2UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000200 */ +#define GPIO_MODER_MODE5_Pos (10U) +#define GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000C00 */ +#define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk +#define GPIO_MODER_MODE5_0 (0x1UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000400 */ +#define GPIO_MODER_MODE5_1 (0x2UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000800 */ +#define GPIO_MODER_MODE6_Pos (12U) +#define GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos) /*!< 0x00003000 */ +#define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk +#define GPIO_MODER_MODE6_0 (0x1UL << GPIO_MODER_MODE6_Pos) /*!< 0x00001000 */ +#define GPIO_MODER_MODE6_1 (0x2UL << GPIO_MODER_MODE6_Pos) /*!< 0x00002000 */ +#define GPIO_MODER_MODE7_Pos (14U) +#define GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos) /*!< 0x0000C000 */ +#define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk +#define GPIO_MODER_MODE7_0 (0x1UL << GPIO_MODER_MODE7_Pos) /*!< 0x00004000 */ +#define GPIO_MODER_MODE7_1 (0x2UL << GPIO_MODER_MODE7_Pos) /*!< 0x00008000 */ +#define GPIO_MODER_MODE8_Pos (16U) +#define GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos) /*!< 0x00030000 */ +#define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk +#define GPIO_MODER_MODE8_0 (0x1UL << GPIO_MODER_MODE8_Pos) /*!< 0x00010000 */ +#define GPIO_MODER_MODE8_1 (0x2UL << GPIO_MODER_MODE8_Pos) /*!< 0x00020000 */ +#define GPIO_MODER_MODE9_Pos (18U) +#define GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos) /*!< 0x000C0000 */ +#define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk +#define GPIO_MODER_MODE9_0 (0x1UL << GPIO_MODER_MODE9_Pos) /*!< 0x00040000 */ +#define GPIO_MODER_MODE9_1 (0x2UL << GPIO_MODER_MODE9_Pos) /*!< 0x00080000 */ +#define GPIO_MODER_MODE10_Pos (20U) +#define GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos) /*!< 0x00300000 */ +#define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk +#define GPIO_MODER_MODE10_0 (0x1UL << GPIO_MODER_MODE10_Pos) /*!< 0x00100000 */ +#define GPIO_MODER_MODE10_1 (0x2UL << GPIO_MODER_MODE10_Pos) /*!< 0x00200000 */ +#define GPIO_MODER_MODE11_Pos (22U) +#define GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos) /*!< 0x00C00000 */ +#define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk +#define GPIO_MODER_MODE11_0 (0x1UL << GPIO_MODER_MODE11_Pos) /*!< 0x00400000 */ +#define GPIO_MODER_MODE11_1 (0x2UL << GPIO_MODER_MODE11_Pos) /*!< 0x00800000 */ +#define GPIO_MODER_MODE12_Pos (24U) +#define GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos) /*!< 0x03000000 */ +#define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk +#define GPIO_MODER_MODE12_0 (0x1UL << GPIO_MODER_MODE12_Pos) /*!< 0x01000000 */ +#define GPIO_MODER_MODE12_1 (0x2UL << GPIO_MODER_MODE12_Pos) /*!< 0x02000000 */ +#define GPIO_MODER_MODE13_Pos (26U) +#define GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos) /*!< 0x0C000000 */ +#define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk +#define GPIO_MODER_MODE13_0 (0x1UL << GPIO_MODER_MODE13_Pos) /*!< 0x04000000 */ +#define GPIO_MODER_MODE13_1 (0x2UL << GPIO_MODER_MODE13_Pos) /*!< 0x08000000 */ +#define GPIO_MODER_MODE14_Pos (28U) +#define GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos) /*!< 0x30000000 */ +#define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk +#define GPIO_MODER_MODE14_0 (0x1UL << GPIO_MODER_MODE14_Pos) /*!< 0x10000000 */ +#define GPIO_MODER_MODE14_1 (0x2UL << GPIO_MODER_MODE14_Pos) /*!< 0x20000000 */ +#define GPIO_MODER_MODE15_Pos (30U) +#define GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos) /*!< 0xC0000000 */ +#define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk +#define GPIO_MODER_MODE15_0 (0x1UL << GPIO_MODER_MODE15_Pos) /*!< 0x40000000 */ +#define GPIO_MODER_MODE15_1 (0x2UL << GPIO_MODER_MODE15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_OTYPER register ****************/ +#define GPIO_OTYPER_OT0_Pos (0U) +#define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) /*!< 0x00000001 */ +#define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk +#define GPIO_OTYPER_OT1_Pos (1U) +#define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) /*!< 0x00000002 */ +#define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk +#define GPIO_OTYPER_OT2_Pos (2U) +#define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) /*!< 0x00000004 */ +#define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk +#define GPIO_OTYPER_OT3_Pos (3U) +#define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) /*!< 0x00000008 */ +#define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk +#define GPIO_OTYPER_OT4_Pos (4U) +#define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) /*!< 0x00000010 */ +#define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk +#define GPIO_OTYPER_OT5_Pos (5U) +#define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) /*!< 0x00000020 */ +#define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk +#define GPIO_OTYPER_OT6_Pos (6U) +#define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) /*!< 0x00000040 */ +#define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk +#define GPIO_OTYPER_OT7_Pos (7U) +#define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) /*!< 0x00000080 */ +#define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk +#define GPIO_OTYPER_OT8_Pos (8U) +#define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) /*!< 0x00000100 */ +#define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk +#define GPIO_OTYPER_OT9_Pos (9U) +#define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) /*!< 0x00000200 */ +#define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk +#define GPIO_OTYPER_OT10_Pos (10U) +#define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) /*!< 0x00000400 */ +#define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk +#define GPIO_OTYPER_OT11_Pos (11U) +#define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) /*!< 0x00000800 */ +#define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk +#define GPIO_OTYPER_OT12_Pos (12U) +#define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) /*!< 0x00001000 */ +#define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk +#define GPIO_OTYPER_OT13_Pos (13U) +#define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) /*!< 0x00002000 */ +#define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk +#define GPIO_OTYPER_OT14_Pos (14U) +#define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) /*!< 0x00004000 */ +#define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk +#define GPIO_OTYPER_OT15_Pos (15U) +#define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) /*!< 0x00008000 */ +#define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk + +/****************** Bits definition for GPIO_OSPEEDR register ***************/ +#define GPIO_OSPEEDR_OSPEED0_Pos (0U) +#define GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000003 */ +#define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk +#define GPIO_OSPEEDR_OSPEED0_0 (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000001 */ +#define GPIO_OSPEEDR_OSPEED0_1 (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000002 */ +#define GPIO_OSPEEDR_OSPEED1_Pos (2U) +#define GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x0000000C */ +#define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk +#define GPIO_OSPEEDR_OSPEED1_0 (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000004 */ +#define GPIO_OSPEEDR_OSPEED1_1 (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000008 */ +#define GPIO_OSPEEDR_OSPEED2_Pos (4U) +#define GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000030 */ +#define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk +#define GPIO_OSPEEDR_OSPEED2_0 (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000010 */ +#define GPIO_OSPEEDR_OSPEED2_1 (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000020 */ +#define GPIO_OSPEEDR_OSPEED3_Pos (6U) +#define GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x000000C0 */ +#define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk +#define GPIO_OSPEEDR_OSPEED3_0 (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000040 */ +#define GPIO_OSPEEDR_OSPEED3_1 (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000080 */ +#define GPIO_OSPEEDR_OSPEED4_Pos (8U) +#define GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000300 */ +#define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk +#define GPIO_OSPEEDR_OSPEED4_0 (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000100 */ +#define GPIO_OSPEEDR_OSPEED4_1 (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000200 */ +#define GPIO_OSPEEDR_OSPEED5_Pos (10U) +#define GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000C00 */ +#define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk +#define GPIO_OSPEEDR_OSPEED5_0 (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000400 */ +#define GPIO_OSPEEDR_OSPEED5_1 (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000800 */ +#define GPIO_OSPEEDR_OSPEED6_Pos (12U) +#define GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00003000 */ +#define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk +#define GPIO_OSPEEDR_OSPEED6_0 (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00001000 */ +#define GPIO_OSPEEDR_OSPEED6_1 (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00002000 */ +#define GPIO_OSPEEDR_OSPEED7_Pos (14U) +#define GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x0000C000 */ +#define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk +#define GPIO_OSPEEDR_OSPEED7_0 (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00004000 */ +#define GPIO_OSPEEDR_OSPEED7_1 (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00008000 */ +#define GPIO_OSPEEDR_OSPEED8_Pos (16U) +#define GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00030000 */ +#define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk +#define GPIO_OSPEEDR_OSPEED8_0 (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00010000 */ +#define GPIO_OSPEEDR_OSPEED8_1 (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00020000 */ +#define GPIO_OSPEEDR_OSPEED9_Pos (18U) +#define GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x000C0000 */ +#define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk +#define GPIO_OSPEEDR_OSPEED9_0 (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00040000 */ +#define GPIO_OSPEEDR_OSPEED9_1 (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00080000 */ +#define GPIO_OSPEEDR_OSPEED10_Pos (20U) +#define GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00300000 */ +#define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk +#define GPIO_OSPEEDR_OSPEED10_0 (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00100000 */ +#define GPIO_OSPEEDR_OSPEED10_1 (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00200000 */ +#define GPIO_OSPEEDR_OSPEED11_Pos (22U) +#define GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00C00000 */ +#define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk +#define GPIO_OSPEEDR_OSPEED11_0 (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00400000 */ +#define GPIO_OSPEEDR_OSPEED11_1 (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00800000 */ +#define GPIO_OSPEEDR_OSPEED12_Pos (24U) +#define GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x03000000 */ +#define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk +#define GPIO_OSPEEDR_OSPEED12_0 (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x01000000 */ +#define GPIO_OSPEEDR_OSPEED12_1 (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x02000000 */ +#define GPIO_OSPEEDR_OSPEED13_Pos (26U) +#define GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x0C000000 */ +#define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk +#define GPIO_OSPEEDR_OSPEED13_0 (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x04000000 */ +#define GPIO_OSPEEDR_OSPEED13_1 (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x08000000 */ +#define GPIO_OSPEEDR_OSPEED14_Pos (28U) +#define GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x30000000 */ +#define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk +#define GPIO_OSPEEDR_OSPEED14_0 (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x10000000 */ +#define GPIO_OSPEEDR_OSPEED14_1 (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x20000000 */ +#define GPIO_OSPEEDR_OSPEED15_Pos (30U) +#define GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0xC0000000 */ +#define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk +#define GPIO_OSPEEDR_OSPEED15_0 (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x40000000 */ +#define GPIO_OSPEEDR_OSPEED15_1 (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_PUPDR register *****************/ +#define GPIO_PUPDR_PUPD0_Pos (0U) +#define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */ +#define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk +#define GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */ +#define GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */ +#define GPIO_PUPDR_PUPD1_Pos (2U) +#define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */ +#define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk +#define GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */ +#define GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */ +#define GPIO_PUPDR_PUPD2_Pos (4U) +#define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */ +#define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk +#define GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */ +#define GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */ +#define GPIO_PUPDR_PUPD3_Pos (6U) +#define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */ +#define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk +#define GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */ +#define GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */ +#define GPIO_PUPDR_PUPD4_Pos (8U) +#define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */ +#define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk +#define GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */ +#define GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */ +#define GPIO_PUPDR_PUPD5_Pos (10U) +#define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */ +#define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk +#define GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */ +#define GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */ +#define GPIO_PUPDR_PUPD6_Pos (12U) +#define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */ +#define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk +#define GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */ +#define GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */ +#define GPIO_PUPDR_PUPD7_Pos (14U) +#define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */ +#define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk +#define GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */ +#define GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */ +#define GPIO_PUPDR_PUPD8_Pos (16U) +#define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */ +#define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk +#define GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */ +#define GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */ +#define GPIO_PUPDR_PUPD9_Pos (18U) +#define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */ +#define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk +#define GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */ +#define GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */ +#define GPIO_PUPDR_PUPD10_Pos (20U) +#define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */ +#define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk +#define GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */ +#define GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */ +#define GPIO_PUPDR_PUPD11_Pos (22U) +#define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */ +#define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk +#define GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */ +#define GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */ +#define GPIO_PUPDR_PUPD12_Pos (24U) +#define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */ +#define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk +#define GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */ +#define GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */ +#define GPIO_PUPDR_PUPD13_Pos (26U) +#define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */ +#define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk +#define GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */ +#define GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */ +#define GPIO_PUPDR_PUPD14_Pos (28U) +#define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */ +#define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk +#define GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */ +#define GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */ +#define GPIO_PUPDR_PUPD15_Pos (30U) +#define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */ +#define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk +#define GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */ +#define GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_IDR register *******************/ +#define GPIO_IDR_ID0_Pos (0U) +#define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */ +#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk +#define GPIO_IDR_ID1_Pos (1U) +#define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */ +#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk +#define GPIO_IDR_ID2_Pos (2U) +#define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */ +#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk +#define GPIO_IDR_ID3_Pos (3U) +#define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */ +#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk +#define GPIO_IDR_ID4_Pos (4U) +#define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */ +#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk +#define GPIO_IDR_ID5_Pos (5U) +#define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */ +#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk +#define GPIO_IDR_ID6_Pos (6U) +#define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */ +#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk +#define GPIO_IDR_ID7_Pos (7U) +#define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */ +#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk +#define GPIO_IDR_ID8_Pos (8U) +#define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */ +#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk +#define GPIO_IDR_ID9_Pos (9U) +#define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */ +#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk +#define GPIO_IDR_ID10_Pos (10U) +#define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */ +#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk +#define GPIO_IDR_ID11_Pos (11U) +#define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */ +#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk +#define GPIO_IDR_ID12_Pos (12U) +#define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */ +#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk +#define GPIO_IDR_ID13_Pos (13U) +#define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */ +#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk +#define GPIO_IDR_ID14_Pos (14U) +#define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */ +#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk +#define GPIO_IDR_ID15_Pos (15U) +#define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */ +#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk + +/****************** Bits definition for GPIO_ODR register *******************/ +#define GPIO_ODR_OD0_Pos (0U) +#define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */ +#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk +#define GPIO_ODR_OD1_Pos (1U) +#define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */ +#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk +#define GPIO_ODR_OD2_Pos (2U) +#define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */ +#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk +#define GPIO_ODR_OD3_Pos (3U) +#define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */ +#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk +#define GPIO_ODR_OD4_Pos (4U) +#define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */ +#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk +#define GPIO_ODR_OD5_Pos (5U) +#define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */ +#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk +#define GPIO_ODR_OD6_Pos (6U) +#define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */ +#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk +#define GPIO_ODR_OD7_Pos (7U) +#define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */ +#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk +#define GPIO_ODR_OD8_Pos (8U) +#define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */ +#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk +#define GPIO_ODR_OD9_Pos (9U) +#define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */ +#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk +#define GPIO_ODR_OD10_Pos (10U) +#define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */ +#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk +#define GPIO_ODR_OD11_Pos (11U) +#define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */ +#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk +#define GPIO_ODR_OD12_Pos (12U) +#define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */ +#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk +#define GPIO_ODR_OD13_Pos (13U) +#define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */ +#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk +#define GPIO_ODR_OD14_Pos (14U) +#define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */ +#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk +#define GPIO_ODR_OD15_Pos (15U) +#define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */ +#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk + +/****************** Bits definition for GPIO_BSRR register ******************/ +#define GPIO_BSRR_BS0_Pos (0U) +#define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */ +#define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk +#define GPIO_BSRR_BS1_Pos (1U) +#define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */ +#define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk +#define GPIO_BSRR_BS2_Pos (2U) +#define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */ +#define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk +#define GPIO_BSRR_BS3_Pos (3U) +#define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */ +#define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk +#define GPIO_BSRR_BS4_Pos (4U) +#define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */ +#define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk +#define GPIO_BSRR_BS5_Pos (5U) +#define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */ +#define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk +#define GPIO_BSRR_BS6_Pos (6U) +#define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */ +#define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk +#define GPIO_BSRR_BS7_Pos (7U) +#define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */ +#define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk +#define GPIO_BSRR_BS8_Pos (8U) +#define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */ +#define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk +#define GPIO_BSRR_BS9_Pos (9U) +#define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */ +#define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk +#define GPIO_BSRR_BS10_Pos (10U) +#define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */ +#define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk +#define GPIO_BSRR_BS11_Pos (11U) +#define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */ +#define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk +#define GPIO_BSRR_BS12_Pos (12U) +#define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */ +#define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk +#define GPIO_BSRR_BS13_Pos (13U) +#define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */ +#define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk +#define GPIO_BSRR_BS14_Pos (14U) +#define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */ +#define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk +#define GPIO_BSRR_BS15_Pos (15U) +#define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */ +#define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk +#define GPIO_BSRR_BR0_Pos (16U) +#define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */ +#define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk +#define GPIO_BSRR_BR1_Pos (17U) +#define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */ +#define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk +#define GPIO_BSRR_BR2_Pos (18U) +#define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */ +#define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk +#define GPIO_BSRR_BR3_Pos (19U) +#define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */ +#define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk +#define GPIO_BSRR_BR4_Pos (20U) +#define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */ +#define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk +#define GPIO_BSRR_BR5_Pos (21U) +#define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */ +#define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk +#define GPIO_BSRR_BR6_Pos (22U) +#define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */ +#define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk +#define GPIO_BSRR_BR7_Pos (23U) +#define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */ +#define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk +#define GPIO_BSRR_BR8_Pos (24U) +#define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */ +#define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk +#define GPIO_BSRR_BR9_Pos (25U) +#define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */ +#define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk +#define GPIO_BSRR_BR10_Pos (26U) +#define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */ +#define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk +#define GPIO_BSRR_BR11_Pos (27U) +#define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */ +#define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk +#define GPIO_BSRR_BR12_Pos (28U) +#define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */ +#define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk +#define GPIO_BSRR_BR13_Pos (29U) +#define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */ +#define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk +#define GPIO_BSRR_BR14_Pos (30U) +#define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */ +#define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk +#define GPIO_BSRR_BR15_Pos (31U) +#define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */ +#define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk + +/****************** Bit definition for GPIO_LCKR register *********************/ +#define GPIO_LCKR_LCK0_Pos (0U) +#define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */ +#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk +#define GPIO_LCKR_LCK1_Pos (1U) +#define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */ +#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk +#define GPIO_LCKR_LCK2_Pos (2U) +#define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */ +#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk +#define GPIO_LCKR_LCK3_Pos (3U) +#define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */ +#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk +#define GPIO_LCKR_LCK4_Pos (4U) +#define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */ +#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk +#define GPIO_LCKR_LCK5_Pos (5U) +#define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */ +#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk +#define GPIO_LCKR_LCK6_Pos (6U) +#define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */ +#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk +#define GPIO_LCKR_LCK7_Pos (7U) +#define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */ +#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk +#define GPIO_LCKR_LCK8_Pos (8U) +#define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */ +#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk +#define GPIO_LCKR_LCK9_Pos (9U) +#define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */ +#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk +#define GPIO_LCKR_LCK10_Pos (10U) +#define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */ +#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk +#define GPIO_LCKR_LCK11_Pos (11U) +#define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */ +#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk +#define GPIO_LCKR_LCK12_Pos (12U) +#define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */ +#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk +#define GPIO_LCKR_LCK13_Pos (13U) +#define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */ +#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk +#define GPIO_LCKR_LCK14_Pos (14U) +#define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */ +#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk +#define GPIO_LCKR_LCK15_Pos (15U) +#define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */ +#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk +#define GPIO_LCKR_LCKK_Pos (16U) +#define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */ +#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk + +/****************** Bit definition for GPIO_AFRL register *********************/ +#define GPIO_AFRL_AFSEL0_Pos (0U) +#define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */ +#define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk +#define GPIO_AFRL_AFSEL0_0 (0x1UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000001 */ +#define GPIO_AFRL_AFSEL0_1 (0x2UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000002 */ +#define GPIO_AFRL_AFSEL0_2 (0x4UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000004 */ +#define GPIO_AFRL_AFSEL0_3 (0x8UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000008 */ +#define GPIO_AFRL_AFSEL1_Pos (4U) +#define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk +#define GPIO_AFRL_AFSEL1_0 (0x1UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000010 */ +#define GPIO_AFRL_AFSEL1_1 (0x2UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000020 */ +#define GPIO_AFRL_AFSEL1_2 (0x4UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000040 */ +#define GPIO_AFRL_AFSEL1_3 (0x8UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000080 */ +#define GPIO_AFRL_AFSEL2_Pos (8U) +#define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk +#define GPIO_AFRL_AFSEL2_0 (0x1UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000100 */ +#define GPIO_AFRL_AFSEL2_1 (0x2UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000200 */ +#define GPIO_AFRL_AFSEL2_2 (0x4UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000400 */ +#define GPIO_AFRL_AFSEL2_3 (0x8UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000800 */ +#define GPIO_AFRL_AFSEL3_Pos (12U) +#define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk +#define GPIO_AFRL_AFSEL3_0 (0x1UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00001000 */ +#define GPIO_AFRL_AFSEL3_1 (0x2UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00002000 */ +#define GPIO_AFRL_AFSEL3_2 (0x4UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00004000 */ +#define GPIO_AFRL_AFSEL3_3 (0x8UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00008000 */ +#define GPIO_AFRL_AFSEL4_Pos (16U) +#define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk +#define GPIO_AFRL_AFSEL4_0 (0x1UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00010000 */ +#define GPIO_AFRL_AFSEL4_1 (0x2UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00020000 */ +#define GPIO_AFRL_AFSEL4_2 (0x4UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00040000 */ +#define GPIO_AFRL_AFSEL4_3 (0x8UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00080000 */ +#define GPIO_AFRL_AFSEL5_Pos (20U) +#define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk +#define GPIO_AFRL_AFSEL5_0 (0x1UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00100000 */ +#define GPIO_AFRL_AFSEL5_1 (0x2UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00200000 */ +#define GPIO_AFRL_AFSEL5_2 (0x4UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00400000 */ +#define GPIO_AFRL_AFSEL5_3 (0x8UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00800000 */ +#define GPIO_AFRL_AFSEL6_Pos (24U) +#define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk +#define GPIO_AFRL_AFSEL6_0 (0x1UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x01000000 */ +#define GPIO_AFRL_AFSEL6_1 (0x2UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x02000000 */ +#define GPIO_AFRL_AFSEL6_2 (0x4UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x04000000 */ +#define GPIO_AFRL_AFSEL6_3 (0x8UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x08000000 */ +#define GPIO_AFRL_AFSEL7_Pos (28U) +#define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk +#define GPIO_AFRL_AFSEL7_0 (0x1UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x10000000 */ +#define GPIO_AFRL_AFSEL7_1 (0x2UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x20000000 */ +#define GPIO_AFRL_AFSEL7_2 (0x4UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x40000000 */ +#define GPIO_AFRL_AFSEL7_3 (0x8UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x80000000 */ + +/****************** Bit definition for GPIO_AFRH register *********************/ +#define GPIO_AFRH_AFSEL8_Pos (0U) +#define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */ +#define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk +#define GPIO_AFRH_AFSEL8_0 (0x1UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000001 */ +#define GPIO_AFRH_AFSEL8_1 (0x2UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000002 */ +#define GPIO_AFRH_AFSEL8_2 (0x4UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000004 */ +#define GPIO_AFRH_AFSEL8_3 (0x8UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000008 */ +#define GPIO_AFRH_AFSEL9_Pos (4U) +#define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk +#define GPIO_AFRH_AFSEL9_0 (0x1UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000010 */ +#define GPIO_AFRH_AFSEL9_1 (0x2UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000020 */ +#define GPIO_AFRH_AFSEL9_2 (0x4UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000040 */ +#define GPIO_AFRH_AFSEL9_3 (0x8UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000080 */ +#define GPIO_AFRH_AFSEL10_Pos (8U) +#define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk +#define GPIO_AFRH_AFSEL10_0 (0x1UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000100 */ +#define GPIO_AFRH_AFSEL10_1 (0x2UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000200 */ +#define GPIO_AFRH_AFSEL10_2 (0x4UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000400 */ +#define GPIO_AFRH_AFSEL10_3 (0x8UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000800 */ +#define GPIO_AFRH_AFSEL11_Pos (12U) +#define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk +#define GPIO_AFRH_AFSEL11_0 (0x1UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00001000 */ +#define GPIO_AFRH_AFSEL11_1 (0x2UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00002000 */ +#define GPIO_AFRH_AFSEL11_2 (0x4UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00004000 */ +#define GPIO_AFRH_AFSEL11_3 (0x8UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00008000 */ +#define GPIO_AFRH_AFSEL12_Pos (16U) +#define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk +#define GPIO_AFRH_AFSEL12_0 (0x1UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00010000 */ +#define GPIO_AFRH_AFSEL12_1 (0x2UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00020000 */ +#define GPIO_AFRH_AFSEL12_2 (0x4UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00040000 */ +#define GPIO_AFRH_AFSEL12_3 (0x8UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00080000 */ +#define GPIO_AFRH_AFSEL13_Pos (20U) +#define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk +#define GPIO_AFRH_AFSEL13_0 (0x1UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00100000 */ +#define GPIO_AFRH_AFSEL13_1 (0x2UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00200000 */ +#define GPIO_AFRH_AFSEL13_2 (0x4UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00400000 */ +#define GPIO_AFRH_AFSEL13_3 (0x8UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00800000 */ +#define GPIO_AFRH_AFSEL14_Pos (24U) +#define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk +#define GPIO_AFRH_AFSEL14_0 (0x1UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x01000000 */ +#define GPIO_AFRH_AFSEL14_1 (0x2UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x02000000 */ +#define GPIO_AFRH_AFSEL14_2 (0x4UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x04000000 */ +#define GPIO_AFRH_AFSEL14_3 (0x8UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x08000000 */ +#define GPIO_AFRH_AFSEL15_Pos (28U) +#define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk +#define GPIO_AFRH_AFSEL15_0 (0x1UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x10000000 */ +#define GPIO_AFRH_AFSEL15_1 (0x2UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x20000000 */ +#define GPIO_AFRH_AFSEL15_2 (0x4UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x40000000 */ +#define GPIO_AFRH_AFSEL15_3 (0x8UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_BRR register ******************/ +#define GPIO_BRR_BR0_Pos (0U) +#define GPIO_BRR_BR0_Msk (0x1UL << GPIO_BRR_BR0_Pos) /*!< 0x00000001 */ +#define GPIO_BRR_BR0 GPIO_BRR_BR0_Msk +#define GPIO_BRR_BR1_Pos (1U) +#define GPIO_BRR_BR1_Msk (0x1UL << GPIO_BRR_BR1_Pos) /*!< 0x00000002 */ +#define GPIO_BRR_BR1 GPIO_BRR_BR1_Msk +#define GPIO_BRR_BR2_Pos (2U) +#define GPIO_BRR_BR2_Msk (0x1UL << GPIO_BRR_BR2_Pos) /*!< 0x00000004 */ +#define GPIO_BRR_BR2 GPIO_BRR_BR2_Msk +#define GPIO_BRR_BR3_Pos (3U) +#define GPIO_BRR_BR3_Msk (0x1UL << GPIO_BRR_BR3_Pos) /*!< 0x00000008 */ +#define GPIO_BRR_BR3 GPIO_BRR_BR3_Msk +#define GPIO_BRR_BR4_Pos (4U) +#define GPIO_BRR_BR4_Msk (0x1UL << GPIO_BRR_BR4_Pos) /*!< 0x00000010 */ +#define GPIO_BRR_BR4 GPIO_BRR_BR4_Msk +#define GPIO_BRR_BR5_Pos (5U) +#define GPIO_BRR_BR5_Msk (0x1UL << GPIO_BRR_BR5_Pos) /*!< 0x00000020 */ +#define GPIO_BRR_BR5 GPIO_BRR_BR5_Msk +#define GPIO_BRR_BR6_Pos (6U) +#define GPIO_BRR_BR6_Msk (0x1UL << GPIO_BRR_BR6_Pos) /*!< 0x00000040 */ +#define GPIO_BRR_BR6 GPIO_BRR_BR6_Msk +#define GPIO_BRR_BR7_Pos (7U) +#define GPIO_BRR_BR7_Msk (0x1UL << GPIO_BRR_BR7_Pos) /*!< 0x00000080 */ +#define GPIO_BRR_BR7 GPIO_BRR_BR7_Msk +#define GPIO_BRR_BR8_Pos (8U) +#define GPIO_BRR_BR8_Msk (0x1UL << GPIO_BRR_BR8_Pos) /*!< 0x00000100 */ +#define GPIO_BRR_BR8 GPIO_BRR_BR8_Msk +#define GPIO_BRR_BR9_Pos (9U) +#define GPIO_BRR_BR9_Msk (0x1UL << GPIO_BRR_BR9_Pos) /*!< 0x00000200 */ +#define GPIO_BRR_BR9 GPIO_BRR_BR9_Msk +#define GPIO_BRR_BR10_Pos (10U) +#define GPIO_BRR_BR10_Msk (0x1UL << GPIO_BRR_BR10_Pos) /*!< 0x00000400 */ +#define GPIO_BRR_BR10 GPIO_BRR_BR10_Msk +#define GPIO_BRR_BR11_Pos (11U) +#define GPIO_BRR_BR11_Msk (0x1UL << GPIO_BRR_BR11_Pos) /*!< 0x00000800 */ +#define GPIO_BRR_BR11 GPIO_BRR_BR11_Msk +#define GPIO_BRR_BR12_Pos (12U) +#define GPIO_BRR_BR12_Msk (0x1UL << GPIO_BRR_BR12_Pos) /*!< 0x00001000 */ +#define GPIO_BRR_BR12 GPIO_BRR_BR12_Msk +#define GPIO_BRR_BR13_Pos (13U) +#define GPIO_BRR_BR13_Msk (0x1UL << GPIO_BRR_BR13_Pos) /*!< 0x00002000 */ +#define GPIO_BRR_BR13 GPIO_BRR_BR13_Msk +#define GPIO_BRR_BR14_Pos (14U) +#define GPIO_BRR_BR14_Msk (0x1UL << GPIO_BRR_BR14_Pos) /*!< 0x00004000 */ +#define GPIO_BRR_BR14 GPIO_BRR_BR14_Msk +#define GPIO_BRR_BR15_Pos (15U) +#define GPIO_BRR_BR15_Msk (0x1UL << GPIO_BRR_BR15_Pos) /*!< 0x00008000 */ +#define GPIO_BRR_BR15 GPIO_BRR_BR15_Msk + + +/******************************************************************************/ +/* */ +/* Inter-integrated Circuit Interface (I2C) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for I2C_CR1 register *******************/ +#define I2C_CR1_PE_Pos (0U) +#define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) /*!< 0x00000001 */ +#define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral enable */ +#define I2C_CR1_TXIE_Pos (1U) +#define I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos) /*!< 0x00000002 */ +#define I2C_CR1_TXIE I2C_CR1_TXIE_Msk /*!< TX interrupt enable */ +#define I2C_CR1_RXIE_Pos (2U) +#define I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos) /*!< 0x00000004 */ +#define I2C_CR1_RXIE I2C_CR1_RXIE_Msk /*!< RX interrupt enable */ +#define I2C_CR1_ADDRIE_Pos (3U) +#define I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos) /*!< 0x00000008 */ +#define I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk /*!< Address match interrupt enable */ +#define I2C_CR1_NACKIE_Pos (4U) +#define I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos) /*!< 0x00000010 */ +#define I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk /*!< NACK received interrupt enable */ +#define I2C_CR1_STOPIE_Pos (5U) +#define I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos) /*!< 0x00000020 */ +#define I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk /*!< STOP detection interrupt enable */ +#define I2C_CR1_TCIE_Pos (6U) +#define I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos) /*!< 0x00000040 */ +#define I2C_CR1_TCIE I2C_CR1_TCIE_Msk /*!< Transfer complete interrupt enable */ +#define I2C_CR1_ERRIE_Pos (7U) +#define I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos) /*!< 0x00000080 */ +#define I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk /*!< Errors interrupt enable */ +#define I2C_CR1_DNF_Pos (8U) +#define I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos) /*!< 0x00000F00 */ +#define I2C_CR1_DNF I2C_CR1_DNF_Msk /*!< Digital noise filter */ +#define I2C_CR1_ANFOFF_Pos (12U) +#define I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos) /*!< 0x00001000 */ +#define I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk /*!< Analog noise filter OFF */ +#define I2C_CR1_SWRST_Pos (13U) +#define I2C_CR1_SWRST_Msk (0x1UL << I2C_CR1_SWRST_Pos) /*!< 0x00002000 */ +#define I2C_CR1_SWRST I2C_CR1_SWRST_Msk /*!< Software reset */ +#define I2C_CR1_TXDMAEN_Pos (14U) +#define I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos) /*!< 0x00004000 */ +#define I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk /*!< DMA transmission requests enable */ +#define I2C_CR1_RXDMAEN_Pos (15U) +#define I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos) /*!< 0x00008000 */ +#define I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk /*!< DMA reception requests enable */ +#define I2C_CR1_SBC_Pos (16U) +#define I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos) /*!< 0x00010000 */ +#define I2C_CR1_SBC I2C_CR1_SBC_Msk /*!< Slave byte control */ +#define I2C_CR1_NOSTRETCH_Pos (17U) +#define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00020000 */ +#define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!< Clock stretching disable */ +#define I2C_CR1_WUPEN_Pos (18U) +#define I2C_CR1_WUPEN_Msk (0x1UL << I2C_CR1_WUPEN_Pos) /*!< 0x00040000 */ +#define I2C_CR1_WUPEN I2C_CR1_WUPEN_Msk /*!< Wakeup from STOP enable */ +#define I2C_CR1_GCEN_Pos (19U) +#define I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos) /*!< 0x00080000 */ +#define I2C_CR1_GCEN I2C_CR1_GCEN_Msk /*!< General call enable */ +#define I2C_CR1_SMBHEN_Pos (20U) +#define I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos) /*!< 0x00100000 */ +#define I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk /*!< SMBus host address enable */ +#define I2C_CR1_SMBDEN_Pos (21U) +#define I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos) /*!< 0x00200000 */ +#define I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk /*!< SMBus device default address enable */ +#define I2C_CR1_ALERTEN_Pos (22U) +#define I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos) /*!< 0x00400000 */ +#define I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk /*!< SMBus alert enable */ +#define I2C_CR1_PECEN_Pos (23U) +#define I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos) /*!< 0x00800000 */ +#define I2C_CR1_PECEN I2C_CR1_PECEN_Msk /*!< PEC enable */ + +/****************** Bit definition for I2C_CR2 register ********************/ +#define I2C_CR2_SADD_Pos (0U) +#define I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos) /*!< 0x000003FF */ +#define I2C_CR2_SADD I2C_CR2_SADD_Msk /*!< Slave address (master mode) */ +#define I2C_CR2_RD_WRN_Pos (10U) +#define I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos) /*!< 0x00000400 */ +#define I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk /*!< Transfer direction (master mode) */ +#define I2C_CR2_ADD10_Pos (11U) +#define I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos) /*!< 0x00000800 */ +#define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk /*!< 10-bit addressing mode (master mode) */ +#define I2C_CR2_HEAD10R_Pos (12U) +#define I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos) /*!< 0x00001000 */ +#define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk /*!< 10-bit address header only read direction (master mode) */ +#define I2C_CR2_START_Pos (13U) +#define I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos) /*!< 0x00002000 */ +#define I2C_CR2_START I2C_CR2_START_Msk /*!< START generation */ +#define I2C_CR2_STOP_Pos (14U) +#define I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos) /*!< 0x00004000 */ +#define I2C_CR2_STOP I2C_CR2_STOP_Msk /*!< STOP generation (master mode) */ +#define I2C_CR2_NACK_Pos (15U) +#define I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos) /*!< 0x00008000 */ +#define I2C_CR2_NACK I2C_CR2_NACK_Msk /*!< NACK generation (slave mode) */ +#define I2C_CR2_NBYTES_Pos (16U) +#define I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos) /*!< 0x00FF0000 */ +#define I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk /*!< Number of bytes */ +#define I2C_CR2_RELOAD_Pos (24U) +#define I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos) /*!< 0x01000000 */ +#define I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk /*!< NBYTES reload mode */ +#define I2C_CR2_AUTOEND_Pos (25U) +#define I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos) /*!< 0x02000000 */ +#define I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk /*!< Automatic end mode (master mode) */ +#define I2C_CR2_PECBYTE_Pos (26U) +#define I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos) /*!< 0x04000000 */ +#define I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk /*!< Packet error checking byte */ + +/******************* Bit definition for I2C_OAR1 register ******************/ +#define I2C_OAR1_OA1_Pos (0U) +#define I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos) /*!< 0x000003FF */ +#define I2C_OAR1_OA1 I2C_OAR1_OA1_Msk /*!< Interface own address 1 */ +#define I2C_OAR1_OA1MODE_Pos (10U) +#define I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos) /*!< 0x00000400 */ +#define I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk /*!< Own address 1 10-bit mode */ +#define I2C_OAR1_OA1EN_Pos (15U) +#define I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos) /*!< 0x00008000 */ +#define I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk /*!< Own address 1 enable */ + +/******************* Bit definition for I2C_OAR2 register ******************/ +#define I2C_OAR2_OA2_Pos (1U) +#define I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos) /*!< 0x000000FE */ +#define I2C_OAR2_OA2 I2C_OAR2_OA2_Msk /*!< Interface own address 2 */ +#define I2C_OAR2_OA2MSK_Pos (8U) +#define I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos) /*!< 0x00000700 */ +#define I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk /*!< Own address 2 masks */ +#define I2C_OAR2_OA2NOMASK (0U) /*!< No mask */ +#define I2C_OAR2_OA2MASK01_Pos (8U) +#define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */ +#define I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk /*!< OA2[1] is masked, Only OA2[7:2] are compared */ +#define I2C_OAR2_OA2MASK02_Pos (9U) +#define I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos) /*!< 0x00000200 */ +#define I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */ +#define I2C_OAR2_OA2MASK03_Pos (8U) +#define I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos) /*!< 0x00000300 */ +#define I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */ +#define I2C_OAR2_OA2MASK04_Pos (10U) +#define I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos) /*!< 0x00000400 */ +#define I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */ +#define I2C_OAR2_OA2MASK05_Pos (8U) +#define I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos) /*!< 0x00000500 */ +#define I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */ +#define I2C_OAR2_OA2MASK06_Pos (9U) +#define I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos) /*!< 0x00000600 */ +#define I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk /*!< OA2[6:1] is masked, Only OA2[7] are compared */ +#define I2C_OAR2_OA2MASK07_Pos (8U) +#define I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos) /*!< 0x00000700 */ +#define I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk /*!< OA2[7:1] is masked, No comparison is done */ +#define I2C_OAR2_OA2EN_Pos (15U) +#define I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos) /*!< 0x00008000 */ +#define I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk /*!< Own address 2 enable */ + +/******************* Bit definition for I2C_TIMINGR register *******************/ +#define I2C_TIMINGR_SCLL_Pos (0U) +#define I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos) /*!< 0x000000FF */ +#define I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk /*!< SCL low period (master mode) */ +#define I2C_TIMINGR_SCLH_Pos (8U) +#define I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos) /*!< 0x0000FF00 */ +#define I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk /*!< SCL high period (master mode) */ +#define I2C_TIMINGR_SDADEL_Pos (16U) +#define I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos) /*!< 0x000F0000 */ +#define I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk /*!< Data hold time */ +#define I2C_TIMINGR_SCLDEL_Pos (20U) +#define I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos) /*!< 0x00F00000 */ +#define I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk /*!< Data setup time */ +#define I2C_TIMINGR_PRESC_Pos (28U) +#define I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos) /*!< 0xF0000000 */ +#define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk /*!< Timings prescaler */ + +/******************* Bit definition for I2C_TIMEOUTR register *******************/ +#define I2C_TIMEOUTR_TIMEOUTA_Pos (0U) +#define I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos) /*!< 0x00000FFF */ +#define I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk /*!< Bus timeout A */ +#define I2C_TIMEOUTR_TIDLE_Pos (12U) +#define I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos) /*!< 0x00001000 */ +#define I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk /*!< Idle clock timeout detection */ +#define I2C_TIMEOUTR_TIMOUTEN_Pos (15U) +#define I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos) /*!< 0x00008000 */ +#define I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk /*!< Clock timeout enable */ +#define I2C_TIMEOUTR_TIMEOUTB_Pos (16U) +#define I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos) /*!< 0x0FFF0000 */ +#define I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk /*!< Bus timeout B*/ +#define I2C_TIMEOUTR_TEXTEN_Pos (31U) +#define I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos) /*!< 0x80000000 */ +#define I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk /*!< Extended clock timeout enable */ + +/****************** Bit definition for I2C_ISR register *********************/ +#define I2C_ISR_TXE_Pos (0U) +#define I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos) /*!< 0x00000001 */ +#define I2C_ISR_TXE I2C_ISR_TXE_Msk /*!< Transmit data register empty */ +#define I2C_ISR_TXIS_Pos (1U) +#define I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos) /*!< 0x00000002 */ +#define I2C_ISR_TXIS I2C_ISR_TXIS_Msk /*!< Transmit interrupt status */ +#define I2C_ISR_RXNE_Pos (2U) +#define I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos) /*!< 0x00000004 */ +#define I2C_ISR_RXNE I2C_ISR_RXNE_Msk /*!< Receive data register not empty */ +#define I2C_ISR_ADDR_Pos (3U) +#define I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos) /*!< 0x00000008 */ +#define I2C_ISR_ADDR I2C_ISR_ADDR_Msk /*!< Address matched (slave mode)*/ +#define I2C_ISR_NACKF_Pos (4U) +#define I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos) /*!< 0x00000010 */ +#define I2C_ISR_NACKF I2C_ISR_NACKF_Msk /*!< NACK received flag */ +#define I2C_ISR_STOPF_Pos (5U) +#define I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos) /*!< 0x00000020 */ +#define I2C_ISR_STOPF I2C_ISR_STOPF_Msk /*!< STOP detection flag */ +#define I2C_ISR_TC_Pos (6U) +#define I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos) /*!< 0x00000040 */ +#define I2C_ISR_TC I2C_ISR_TC_Msk /*!< Transfer complete (master mode) */ +#define I2C_ISR_TCR_Pos (7U) +#define I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos) /*!< 0x00000080 */ +#define I2C_ISR_TCR I2C_ISR_TCR_Msk /*!< Transfer complete reload */ +#define I2C_ISR_BERR_Pos (8U) +#define I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos) /*!< 0x00000100 */ +#define I2C_ISR_BERR I2C_ISR_BERR_Msk /*!< Bus error */ +#define I2C_ISR_ARLO_Pos (9U) +#define I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos) /*!< 0x00000200 */ +#define I2C_ISR_ARLO I2C_ISR_ARLO_Msk /*!< Arbitration lost */ +#define I2C_ISR_OVR_Pos (10U) +#define I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos) /*!< 0x00000400 */ +#define I2C_ISR_OVR I2C_ISR_OVR_Msk /*!< Overrun/Underrun */ +#define I2C_ISR_PECERR_Pos (11U) +#define I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos) /*!< 0x00000800 */ +#define I2C_ISR_PECERR I2C_ISR_PECERR_Msk /*!< PEC error in reception */ +#define I2C_ISR_TIMEOUT_Pos (12U) +#define I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos) /*!< 0x00001000 */ +#define I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk /*!< Timeout or Tlow detection flag */ +#define I2C_ISR_ALERT_Pos (13U) +#define I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos) /*!< 0x00002000 */ +#define I2C_ISR_ALERT I2C_ISR_ALERT_Msk /*!< SMBus alert */ +#define I2C_ISR_BUSY_Pos (15U) +#define I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos) /*!< 0x00008000 */ +#define I2C_ISR_BUSY I2C_ISR_BUSY_Msk /*!< Bus busy */ +#define I2C_ISR_DIR_Pos (16U) +#define I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos) /*!< 0x00010000 */ +#define I2C_ISR_DIR I2C_ISR_DIR_Msk /*!< Transfer direction (slave mode) */ +#define I2C_ISR_ADDCODE_Pos (17U) +#define I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos) /*!< 0x00FE0000 */ +#define I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk /*!< Address match code (slave mode) */ + +/****************** Bit definition for I2C_ICR register *********************/ +#define I2C_ICR_ADDRCF_Pos (3U) +#define I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos) /*!< 0x00000008 */ +#define I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk /*!< Address matched clear flag */ +#define I2C_ICR_NACKCF_Pos (4U) +#define I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos) /*!< 0x00000010 */ +#define I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk /*!< NACK clear flag */ +#define I2C_ICR_STOPCF_Pos (5U) +#define I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos) /*!< 0x00000020 */ +#define I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk /*!< STOP detection clear flag */ +#define I2C_ICR_BERRCF_Pos (8U) +#define I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos) /*!< 0x00000100 */ +#define I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk /*!< Bus error clear flag */ +#define I2C_ICR_ARLOCF_Pos (9U) +#define I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos) /*!< 0x00000200 */ +#define I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk /*!< Arbitration lost clear flag */ +#define I2C_ICR_OVRCF_Pos (10U) +#define I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos) /*!< 0x00000400 */ +#define I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk /*!< Overrun/Underrun clear flag */ +#define I2C_ICR_PECCF_Pos (11U) +#define I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos) /*!< 0x00000800 */ +#define I2C_ICR_PECCF I2C_ICR_PECCF_Msk /*!< PAC error clear flag */ +#define I2C_ICR_TIMOUTCF_Pos (12U) +#define I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos) /*!< 0x00001000 */ +#define I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk /*!< Timeout clear flag */ +#define I2C_ICR_ALERTCF_Pos (13U) +#define I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos) /*!< 0x00002000 */ +#define I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk /*!< Alert clear flag */ + +/****************** Bit definition for I2C_PECR register *********************/ +#define I2C_PECR_PEC_Pos (0U) +#define I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos) /*!< 0x000000FF */ +#define I2C_PECR_PEC I2C_PECR_PEC_Msk /*!< PEC register */ + +/****************** Bit definition for I2C_RXDR register *********************/ +#define I2C_RXDR_RXDATA_Pos (0U) +#define I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos) /*!< 0x000000FF */ +#define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk /*!< 8-bit receive data */ + +/****************** Bit definition for I2C_TXDR register *********************/ +#define I2C_TXDR_TXDATA_Pos (0U) +#define I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos) /*!< 0x000000FF */ +#define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk /*!< 8-bit transmit data */ + + +/******************************************************************************/ +/* */ +/* Independent WATCHDOG (IWDG) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for IWDG_KR register ********************/ +#define IWDG_KR_KEY_Pos (0U) +#define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */ +#define IWDG_KR_KEY IWDG_KR_KEY_Msk /*! */ +#define RTC_ICSR_ALRBWF_Pos (1U) +#define RTC_ICSR_ALRBWF_Msk (0x1UL << RTC_ICSR_ALRBWF_Pos) /*!< 0x00000002 */ +#define RTC_ICSR_ALRBWF RTC_ICSR_ALRBWF_Msk +#define RTC_ICSR_ALRAWF_Pos (0U) +#define RTC_ICSR_ALRAWF_Msk (0x1UL << RTC_ICSR_ALRAWF_Pos) /*!< 0x00000001 */ +#define RTC_ICSR_ALRAWF RTC_ICSR_ALRAWF_Msk + +/******************** Bits definition for RTC_PRER register *****************/ +#define RTC_PRER_PREDIV_A_Pos (16U) +#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */ +#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk +#define RTC_PRER_PREDIV_S_Pos (0U) +#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */ +#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk + +/******************** Bits definition for RTC_WUTR register *****************/ +#define RTC_WUTR_WUT_Pos (0U) +#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */ +#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk /*!< Wakeup auto-reload value bits > */ + +/******************** Bits definition for RTC_CR register *******************/ +#define RTC_CR_OUT2EN_Pos (31U) +#define RTC_CR_OUT2EN_Msk (0x1UL << RTC_CR_OUT2EN_Pos) /*!< 0x80000000 */ +#define RTC_CR_OUT2EN RTC_CR_OUT2EN_Msk /*!< RTC_OUT2 output enable */ +#define RTC_CR_TAMPALRM_TYPE_Pos (30U) +#define RTC_CR_TAMPALRM_TYPE_Msk (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos) /*!< 0x40000000 */ +#define RTC_CR_TAMPALRM_TYPE RTC_CR_TAMPALRM_TYPE_Msk /*!< TAMPALARM output type */ +#define RTC_CR_TAMPALRM_PU_Pos (29U) +#define RTC_CR_TAMPALRM_PU_Msk (0x1UL << RTC_CR_TAMPALRM_PU_Pos) /*!< 0x20000000 */ +#define RTC_CR_TAMPALRM_PU RTC_CR_TAMPALRM_PU_Msk /*!< TAMPALARM output pull-up config */ +#define RTC_CR_TAMPOE_Pos (26U) +#define RTC_CR_TAMPOE_Msk (0x1UL << RTC_CR_TAMPOE_Pos) /*!< 0x04000000 */ +#define RTC_CR_TAMPOE RTC_CR_TAMPOE_Msk /*!< Tamper detection output enable on TAMPALARM */ +#define RTC_CR_TAMPTS_Pos (25U) +#define RTC_CR_TAMPTS_Msk (0x1UL << RTC_CR_TAMPTS_Pos) /*!< 0x02000000 */ +#define RTC_CR_TAMPTS RTC_CR_TAMPTS_Msk /*!< Activate timestamp on tamper detection event */ +#define RTC_CR_ITSE_Pos (24U) +#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos) /*!< 0x01000000 */ +#define RTC_CR_ITSE RTC_CR_ITSE_Msk /*!< Timestamp on internal event enable */ +#define RTC_CR_COE_Pos (23U) +#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */ +#define RTC_CR_COE RTC_CR_COE_Msk +#define RTC_CR_OSEL_Pos (21U) +#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */ +#define RTC_CR_OSEL RTC_CR_OSEL_Msk +#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */ +#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */ +#define RTC_CR_POL_Pos (20U) +#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */ +#define RTC_CR_POL RTC_CR_POL_Msk +#define RTC_CR_COSEL_Pos (19U) +#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */ +#define RTC_CR_COSEL RTC_CR_COSEL_Msk +#define RTC_CR_BKP_Pos (18U) +#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */ +#define RTC_CR_BKP RTC_CR_BKP_Msk +#define RTC_CR_SUB1H_Pos (17U) +#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */ +#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk +#define RTC_CR_ADD1H_Pos (16U) +#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */ +#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk +#define RTC_CR_TSIE_Pos (15U) +#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */ +#define RTC_CR_TSIE RTC_CR_TSIE_Msk /*!< Timestamp interrupt enable > */ +#define RTC_CR_WUTIE_Pos (14U) +#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */ +#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk /*!< Wakeup timer interrupt enable > */ +#define RTC_CR_ALRBIE_Pos (13U) +#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */ +#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk +#define RTC_CR_ALRAIE_Pos (12U) +#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */ +#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk +#define RTC_CR_TSE_Pos (11U) +#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */ +#define RTC_CR_TSE RTC_CR_TSE_Msk /*!< timestamp enable > */ +#define RTC_CR_WUTE_Pos (10U) +#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */ +#define RTC_CR_WUTE RTC_CR_WUTE_Msk /*!< Wakeup timer enable > */ +#define RTC_CR_ALRBE_Pos (9U) +#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */ +#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk +#define RTC_CR_ALRAE_Pos (8U) +#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */ +#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk +#define RTC_CR_FMT_Pos (6U) +#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */ +#define RTC_CR_FMT RTC_CR_FMT_Msk +#define RTC_CR_BYPSHAD_Pos (5U) +#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */ +#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk +#define RTC_CR_REFCKON_Pos (4U) +#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */ +#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk +#define RTC_CR_TSEDGE_Pos (3U) +#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */ +#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk /*!< Timestamp event active edge > */ +#define RTC_CR_WUCKSEL_Pos (0U) +#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */ +#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk /*!< Wakeup clock selection > */ +#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */ +#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */ +#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */ + +/******************** Bits definition for RTC_WPR register ******************/ +#define RTC_WPR_KEY_Pos (0U) +#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */ +#define RTC_WPR_KEY RTC_WPR_KEY_Msk + +/******************** Bits definition for RTC_CALR register *****************/ +#define RTC_CALR_CALP_Pos (15U) +#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */ +#define RTC_CALR_CALP RTC_CALR_CALP_Msk +#define RTC_CALR_CALW8_Pos (14U) +#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */ +#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk +#define RTC_CALR_CALW16_Pos (13U) +#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */ +#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk +#define RTC_CALR_CALM_Pos (0U) +#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */ +#define RTC_CALR_CALM RTC_CALR_CALM_Msk +#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */ +#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */ +#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */ +#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */ +#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */ +#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */ +#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */ +#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */ +#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */ + +/******************** Bits definition for RTC_SHIFTR register ***************/ +#define RTC_SHIFTR_SUBFS_Pos (0U) +#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */ +#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk +#define RTC_SHIFTR_ADD1S_Pos (31U) +#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */ +#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk + +/******************** Bits definition for RTC_TSTR register *****************/ +#define RTC_TSTR_PM_Pos (22U) +#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */ +#define RTC_TSTR_PM RTC_TSTR_PM_Msk /*!< AM-PM notation > */ +#define RTC_TSTR_HT_Pos (20U) +#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */ +#define RTC_TSTR_HT RTC_TSTR_HT_Msk +#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */ +#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */ +#define RTC_TSTR_HU_Pos (16U) +#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_TSTR_HU RTC_TSTR_HU_Msk +#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */ +#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */ +#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */ +#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */ +#define RTC_TSTR_MNT_Pos (12U) +#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk +#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_TSTR_MNU_Pos (8U) +#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk +#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_TSTR_ST_Pos (4U) +#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */ +#define RTC_TSTR_ST RTC_TSTR_ST_Msk +#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */ +#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */ +#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */ +#define RTC_TSTR_SU_Pos (0U) +#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */ +#define RTC_TSTR_SU RTC_TSTR_SU_Msk +#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */ +#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */ +#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */ +#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSDR register *****************/ +#define RTC_TSDR_WDU_Pos (13U) +#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */ +#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk /*!< Week day units > */ +#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */ +#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */ +#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */ +#define RTC_TSDR_MT_Pos (12U) +#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */ +#define RTC_TSDR_MT RTC_TSDR_MT_Msk +#define RTC_TSDR_MU_Pos (8U) +#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */ +#define RTC_TSDR_MU RTC_TSDR_MU_Msk +#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */ +#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */ +#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */ +#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */ +#define RTC_TSDR_DT_Pos (4U) +#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */ +#define RTC_TSDR_DT RTC_TSDR_DT_Msk +#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */ +#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */ +#define RTC_TSDR_DU_Pos (0U) +#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */ +#define RTC_TSDR_DU RTC_TSDR_DU_Msk +#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */ +#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */ +#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */ +#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSSSR register ****************/ +#define RTC_TSSSR_SS_Pos (0U) +#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */ +#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk /*!< Sub second value > */ + +/******************** Bits definition for RTC_ALRMAR register ***************/ +#define RTC_ALRMAR_MSK4_Pos (31U) +#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk +#define RTC_ALRMAR_WDSEL_Pos (30U) +#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk +#define RTC_ALRMAR_DT_Pos (28U) +#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk +#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMAR_DU_Pos (24U) +#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk +#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMAR_MSK3_Pos (23U) +#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk +#define RTC_ALRMAR_PM_Pos (22U) +#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk +#define RTC_ALRMAR_HT_Pos (20U) +#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk +#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMAR_HU_Pos (16U) +#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk +#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMAR_MSK2_Pos (15U) +#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk +#define RTC_ALRMAR_MNT_Pos (12U) +#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk +#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMAR_MNU_Pos (8U) +#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk +#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMAR_MSK1_Pos (7U) +#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk +#define RTC_ALRMAR_ST_Pos (4U) +#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk +#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMAR_SU_Pos (0U) +#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk +#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMASSR_MASKSS_Pos (24U) +#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk +#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMASSR_SS_Pos (0U) +#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk + +/******************** Bits definition for RTC_ALRMBR register ***************/ +#define RTC_ALRMBR_MSK4_Pos (31U) +#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk +#define RTC_ALRMBR_WDSEL_Pos (30U) +#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk +#define RTC_ALRMBR_DT_Pos (28U) +#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk +#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMBR_DU_Pos (24U) +#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk +#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBR_MSK3_Pos (23U) +#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk +#define RTC_ALRMBR_PM_Pos (22U) +#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk +#define RTC_ALRMBR_HT_Pos (20U) +#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk +#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMBR_HU_Pos (16U) +#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk +#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMBR_MSK2_Pos (15U) +#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk +#define RTC_ALRMBR_MNT_Pos (12U) +#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk +#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMBR_MNU_Pos (8U) +#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk +#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMBR_MSK1_Pos (7U) +#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk +#define RTC_ALRMBR_ST_Pos (4U) +#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk +#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMBR_SU_Pos (0U) +#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk +#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMBSSR_MASKSS_Pos (24U) +#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk +#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBSSR_SS_Pos (0U) +#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk + +/******************** Bits definition for RTC_SR register *******************/ +#define RTC_SR_ITSF_Pos (5U) +#define RTC_SR_ITSF_Msk (0x1UL << RTC_SR_ITSF_Pos) /*!< 0x00000020 */ +#define RTC_SR_ITSF RTC_SR_ITSF_Msk +#define RTC_SR_TSOVF_Pos (4U) +#define RTC_SR_TSOVF_Msk (0x1UL << RTC_SR_TSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SR_TSOVF RTC_SR_TSOVF_Msk /*!< Timestamp overflow flag > */ +#define RTC_SR_TSF_Pos (3U) +#define RTC_SR_TSF_Msk (0x1UL << RTC_SR_TSF_Pos) /*!< 0x00000008 */ +#define RTC_SR_TSF RTC_SR_TSF_Msk /*!< Timestamp flag > */ +#define RTC_SR_WUTF_Pos (2U) +#define RTC_SR_WUTF_Msk (0x1UL << RTC_SR_WUTF_Pos) /*!< 0x00000004 */ +#define RTC_SR_WUTF RTC_SR_WUTF_Msk /*!< Wakeup timer flag > */ +#define RTC_SR_ALRBF_Pos (1U) +#define RTC_SR_ALRBF_Msk (0x1UL << RTC_SR_ALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SR_ALRBF RTC_SR_ALRBF_Msk +#define RTC_SR_ALRAF_Pos (0U) +#define RTC_SR_ALRAF_Msk (0x1UL << RTC_SR_ALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SR_ALRAF RTC_SR_ALRAF_Msk + +/******************** Bits definition for RTC_MISR register *****************/ +#define RTC_MISR_ITSMF_Pos (5U) +#define RTC_MISR_ITSMF_Msk (0x1UL << RTC_MISR_ITSMF_Pos) /*!< 0x00000020 */ +#define RTC_MISR_ITSMF RTC_MISR_ITSMF_Msk +#define RTC_MISR_TSOVMF_Pos (4U) +#define RTC_MISR_TSOVMF_Msk (0x1UL << RTC_MISR_TSOVMF_Pos) /*!< 0x00000010 */ +#define RTC_MISR_TSOVMF RTC_MISR_TSOVMF_Msk /*!< Timestamp overflow masked flag > */ +#define RTC_MISR_TSMF_Pos (3U) +#define RTC_MISR_TSMF_Msk (0x1UL << RTC_MISR_TSMF_Pos) /*!< 0x00000008 */ +#define RTC_MISR_TSMF RTC_MISR_TSMF_Msk /*!< Timestamp masked flag > */ +#define RTC_MISR_WUTMF_Pos (2U) +#define RTC_MISR_WUTMF_Msk (0x1UL << RTC_MISR_WUTMF_Pos) /*!< 0x00000004 */ +#define RTC_MISR_WUTMF RTC_MISR_WUTMF_Msk /*!< Wakeup timer masked flag > */ +#define RTC_MISR_ALRBMF_Pos (1U) +#define RTC_MISR_ALRBMF_Msk (0x1UL << RTC_MISR_ALRBMF_Pos) /*!< 0x00000002 */ +#define RTC_MISR_ALRBMF RTC_MISR_ALRBMF_Msk +#define RTC_MISR_ALRAMF_Pos (0U) +#define RTC_MISR_ALRAMF_Msk (0x1UL << RTC_MISR_ALRAMF_Pos) /*!< 0x00000001 */ +#define RTC_MISR_ALRAMF RTC_MISR_ALRAMF_Msk + +/******************** Bits definition for RTC_SCR register ******************/ +#define RTC_SCR_CITSF_Pos (5U) +#define RTC_SCR_CITSF_Msk (0x1UL << RTC_SCR_CITSF_Pos) /*!< 0x00000020 */ +#define RTC_SCR_CITSF RTC_SCR_CITSF_Msk +#define RTC_SCR_CTSOVF_Pos (4U) +#define RTC_SCR_CTSOVF_Msk (0x1UL << RTC_SCR_CTSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SCR_CTSOVF RTC_SCR_CTSOVF_Msk /*!< Clear timestamp overflow flag > */ +#define RTC_SCR_CTSF_Pos (3U) +#define RTC_SCR_CTSF_Msk (0x1UL << RTC_SCR_CTSF_Pos) /*!< 0x00000008 */ +#define RTC_SCR_CTSF RTC_SCR_CTSF_Msk /*!< Clear timestamp flag > */ +#define RTC_SCR_CWUTF_Pos (2U) +#define RTC_SCR_CWUTF_Msk (0x1UL << RTC_SCR_CWUTF_Pos) /*!< 0x00000004 */ +#define RTC_SCR_CWUTF RTC_SCR_CWUTF_Msk /*!< Clear wakeup timer flag > */ +#define RTC_SCR_CALRBF_Pos (1U) +#define RTC_SCR_CALRBF_Msk (0x1UL << RTC_SCR_CALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SCR_CALRBF RTC_SCR_CALRBF_Msk +#define RTC_SCR_CALRAF_Pos (0U) +#define RTC_SCR_CALRAF_Msk (0x1UL << RTC_SCR_CALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SCR_CALRAF RTC_SCR_CALRAF_Msk + +/******************************************************************************/ +/* */ +/* Tamper and backup register (TAMP) */ +/* */ +/******************************************************************************/ +/******************** Bits definition for TAMP_CR1 register *****************/ +#define TAMP_CR1_TAMP1E_Pos (0U) +#define TAMP_CR1_TAMP1E_Msk (0x1UL << TAMP_CR1_TAMP1E_Pos) /*!< 0x00000001 */ +#define TAMP_CR1_TAMP1E TAMP_CR1_TAMP1E_Msk +#define TAMP_CR1_TAMP2E_Pos (1U) +#define TAMP_CR1_TAMP2E_Msk (0x1UL << TAMP_CR1_TAMP2E_Pos) /*!< 0x00000002 */ +#define TAMP_CR1_TAMP2E TAMP_CR1_TAMP2E_Msk +#define TAMP_CR1_ITAMP3E_Pos (18U) +#define TAMP_CR1_ITAMP3E_Msk (0x1UL << TAMP_CR1_ITAMP3E_Pos) /*!< 0x00040000 */ +#define TAMP_CR1_ITAMP3E TAMP_CR1_ITAMP3E_Msk +#define TAMP_CR1_ITAMP4E_Pos (19U) +#define TAMP_CR1_ITAMP4E_Msk (0x1UL << TAMP_CR1_ITAMP4E_Pos) /*!< 0x00080000 */ +#define TAMP_CR1_ITAMP4E TAMP_CR1_ITAMP4E_Msk +#define TAMP_CR1_ITAMP5E_Pos (20U) +#define TAMP_CR1_ITAMP5E_Msk (0x1UL << TAMP_CR1_ITAMP5E_Pos) /*!< 0x00100000 */ +#define TAMP_CR1_ITAMP5E TAMP_CR1_ITAMP5E_Msk +#define TAMP_CR1_ITAMP6E_Pos (21U) +#define TAMP_CR1_ITAMP6E_Msk (0x1UL << TAMP_CR1_ITAMP6E_Pos) /*!< 0x00200000 */ +#define TAMP_CR1_ITAMP6E TAMP_CR1_ITAMP6E_Msk + +/******************** Bits definition for TAMP_CR2 register *****************/ +#define TAMP_CR2_TAMP1NOERASE_Pos (0U) +#define TAMP_CR2_TAMP1NOERASE_Msk (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos) /*!< 0x00000001 */ +#define TAMP_CR2_TAMP1NOERASE TAMP_CR2_TAMP1NOERASE_Msk +#define TAMP_CR2_TAMP2NOERASE_Pos (1U) +#define TAMP_CR2_TAMP2NOERASE_Msk (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos) /*!< 0x00000002 */ +#define TAMP_CR2_TAMP2NOERASE TAMP_CR2_TAMP2NOERASE_Msk +#define TAMP_CR2_TAMP1MSK_Pos (16U) +#define TAMP_CR2_TAMP1MSK_Msk (0x1UL << TAMP_CR2_TAMP1MSK_Pos) /*!< 0x00010000 */ +#define TAMP_CR2_TAMP1MSK TAMP_CR2_TAMP1MSK_Msk +#define TAMP_CR2_TAMP2MSK_Pos (17U) +#define TAMP_CR2_TAMP2MSK_Msk (0x1UL << TAMP_CR2_TAMP2MSK_Pos) /*!< 0x00020000 */ +#define TAMP_CR2_TAMP2MSK TAMP_CR2_TAMP2MSK_Msk +#define TAMP_CR2_TAMP1TRG_Pos (24U) +#define TAMP_CR2_TAMP1TRG_Msk (0x1UL << TAMP_CR2_TAMP1TRG_Pos) /*!< 0x01000000 */ +#define TAMP_CR2_TAMP1TRG TAMP_CR2_TAMP1TRG_Msk +#define TAMP_CR2_TAMP2TRG_Pos (25U) +#define TAMP_CR2_TAMP2TRG_Msk (0x1UL << TAMP_CR2_TAMP2TRG_Pos) /*!< 0x02000000 */ +#define TAMP_CR2_TAMP2TRG TAMP_CR2_TAMP2TRG_Msk + +/******************** Bits definition for TAMP_FLTCR register ***************/ +#define TAMP_FLTCR_TAMPFREQ_0 0x00000001U +#define TAMP_FLTCR_TAMPFREQ_1 0x00000002U +#define TAMP_FLTCR_TAMPFREQ_2 0x00000004U +#define TAMP_FLTCR_TAMPFREQ_Pos (0U) +#define TAMP_FLTCR_TAMPFREQ_Msk (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos) /*!< 0x00000007 */ +#define TAMP_FLTCR_TAMPFREQ TAMP_FLTCR_TAMPFREQ_Msk +#define TAMP_FLTCR_TAMPFLT_0 0x00000008U +#define TAMP_FLTCR_TAMPFLT_1 0x00000010U +#define TAMP_FLTCR_TAMPFLT_Pos (3U) +#define TAMP_FLTCR_TAMPFLT_Msk (0x3UL << TAMP_FLTCR_TAMPFLT_Pos) /*!< 0x00000018 */ +#define TAMP_FLTCR_TAMPFLT TAMP_FLTCR_TAMPFLT_Msk +#define TAMP_FLTCR_TAMPPRCH_0 0x00000020U +#define TAMP_FLTCR_TAMPPRCH_1 0x00000040U +#define TAMP_FLTCR_TAMPPRCH_Pos (5U) +#define TAMP_FLTCR_TAMPPRCH_Msk (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos) /*!< 0x00000060 */ +#define TAMP_FLTCR_TAMPPRCH TAMP_FLTCR_TAMPPRCH_Msk +#define TAMP_FLTCR_TAMPPUDIS_Pos (7U) +#define TAMP_FLTCR_TAMPPUDIS_Msk (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos) /*!< 0x00000080 */ +#define TAMP_FLTCR_TAMPPUDIS TAMP_FLTCR_TAMPPUDIS_Msk + +/******************** Bits definition for TAMP_IER register *****************/ +#define TAMP_IER_TAMP1IE_Pos (0U) +#define TAMP_IER_TAMP1IE_Msk (0x1UL << TAMP_IER_TAMP1IE_Pos) /*!< 0x00000001 */ +#define TAMP_IER_TAMP1IE TAMP_IER_TAMP1IE_Msk +#define TAMP_IER_TAMP2IE_Pos (1U) +#define TAMP_IER_TAMP2IE_Msk (0x1UL << TAMP_IER_TAMP2IE_Pos) /*!< 0x00000002 */ +#define TAMP_IER_TAMP2IE TAMP_IER_TAMP2IE_Msk +#define TAMP_IER_ITAMP3IE_Pos (18U) +#define TAMP_IER_ITAMP3IE_Msk (0x1UL << TAMP_IER_ITAMP3IE_Pos) /*!< 0x00040000 */ +#define TAMP_IER_ITAMP3IE TAMP_IER_ITAMP3IE_Msk +#define TAMP_IER_ITAMP4IE_Pos (19U) +#define TAMP_IER_ITAMP4IE_Msk (0x1UL << TAMP_IER_ITAMP4IE_Pos) /*!< 0x00080000 */ +#define TAMP_IER_ITAMP4IE TAMP_IER_ITAMP4IE_Msk +#define TAMP_IER_ITAMP5IE_Pos (20U) +#define TAMP_IER_ITAMP5IE_Msk (0x1UL << TAMP_IER_ITAMP5IE_Pos) /*!< 0x00100000 */ +#define TAMP_IER_ITAMP5IE TAMP_IER_ITAMP5IE_Msk +#define TAMP_IER_ITAMP6IE_Pos (21U) +#define TAMP_IER_ITAMP6IE_Msk (0x1UL << TAMP_IER_ITAMP6IE_Pos) /*!< 0x00200000 */ +#define TAMP_IER_ITAMP6IE TAMP_IER_ITAMP6IE_Msk + +/******************** Bits definition for TAMP_SR register ******************/ +#define TAMP_SR_TAMP1F_Pos (0U) +#define TAMP_SR_TAMP1F_Msk (0x1UL << TAMP_SR_TAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SR_TAMP1F TAMP_SR_TAMP1F_Msk +#define TAMP_SR_TAMP2F_Pos (1U) +#define TAMP_SR_TAMP2F_Msk (0x1UL << TAMP_SR_TAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SR_TAMP2F TAMP_SR_TAMP2F_Msk +#define TAMP_SR_ITAMP3F_Pos (18U) +#define TAMP_SR_ITAMP3F_Msk (0x1UL << TAMP_SR_ITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SR_ITAMP3F TAMP_SR_ITAMP3F_Msk +#define TAMP_SR_ITAMP4F_Pos (19U) +#define TAMP_SR_ITAMP4F_Msk (0x1UL << TAMP_SR_ITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SR_ITAMP4F TAMP_SR_ITAMP4F_Msk +#define TAMP_SR_ITAMP5F_Pos (20U) +#define TAMP_SR_ITAMP5F_Msk (0x1UL << TAMP_SR_ITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SR_ITAMP5F TAMP_SR_ITAMP5F_Msk +#define TAMP_SR_ITAMP6F_Pos (21U) +#define TAMP_SR_ITAMP6F_Msk (0x1UL << TAMP_SR_ITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SR_ITAMP6F TAMP_SR_ITAMP6F_Msk + +/******************** Bits definition for TAMP_MISR register ****************/ +#define TAMP_MISR_TAMP1MF_Pos (0U) +#define TAMP_MISR_TAMP1MF_Msk (0x1UL << TAMP_MISR_TAMP1MF_Pos) /*!< 0x00000001 */ +#define TAMP_MISR_TAMP1MF TAMP_MISR_TAMP1MF_Msk +#define TAMP_MISR_TAMP2MF_Pos (1U) +#define TAMP_MISR_TAMP2MF_Msk (0x1UL << TAMP_MISR_TAMP2MF_Pos) /*!< 0x00000002 */ +#define TAMP_MISR_TAMP2MF TAMP_MISR_TAMP2MF_Msk +#define TAMP_MISR_ITAMP3MF_Pos (18U) +#define TAMP_MISR_ITAMP3MF_Msk (0x1UL << TAMP_MISR_ITAMP3MF_Pos) /*!< 0x00040000 */ +#define TAMP_MISR_ITAMP3MF TAMP_MISR_ITAMP3MF_Msk +#define TAMP_MISR_ITAMP4MF_Pos (19U) +#define TAMP_MISR_ITAMP4MF_Msk (0x1UL << TAMP_MISR_ITAMP4MF_Pos) /*!< 0x00080000 */ +#define TAMP_MISR_ITAMP4MF TAMP_MISR_ITAMP4MF_Msk +#define TAMP_MISR_ITAMP5MF_Pos (20U) +#define TAMP_MISR_ITAMP5MF_Msk (0x1UL << TAMP_MISR_ITAMP5MF_Pos) /*!< 0x00100000 */ +#define TAMP_MISR_ITAMP5MF TAMP_MISR_ITAMP5MF_Msk +#define TAMP_MISR_ITAMP6MF_Pos (21U) +#define TAMP_MISR_ITAMP6MF_Msk (0x1UL << TAMP_MISR_ITAMP6MF_Pos) /*!< 0x00200000 */ +#define TAMP_MISR_ITAMP6MF TAMP_MISR_ITAMP6MF_Msk + +/******************** Bits definition for TAMP_SCR register *****************/ +#define TAMP_SCR_CTAMP1F_Pos (0U) +#define TAMP_SCR_CTAMP1F_Msk (0x1UL << TAMP_SCR_CTAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SCR_CTAMP1F TAMP_SCR_CTAMP1F_Msk +#define TAMP_SCR_CTAMP2F_Pos (1U) +#define TAMP_SCR_CTAMP2F_Msk (0x1UL << TAMP_SCR_CTAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SCR_CTAMP2F TAMP_SCR_CTAMP2F_Msk +#define TAMP_SCR_CITAMP3F_Pos (18U) +#define TAMP_SCR_CITAMP3F_Msk (0x1UL << TAMP_SCR_CITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SCR_CITAMP3F TAMP_SCR_CITAMP3F_Msk +#define TAMP_SCR_CITAMP4F_Pos (19U) +#define TAMP_SCR_CITAMP4F_Msk (0x1UL << TAMP_SCR_CITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SCR_CITAMP4F TAMP_SCR_CITAMP4F_Msk +#define TAMP_SCR_CITAMP5F_Pos (20U) +#define TAMP_SCR_CITAMP5F_Msk (0x1UL << TAMP_SCR_CITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SCR_CITAMP5F TAMP_SCR_CITAMP5F_Msk +#define TAMP_SCR_CITAMP6F_Pos (21U) +#define TAMP_SCR_CITAMP6F_Msk (0x1UL << TAMP_SCR_CITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SCR_CITAMP6F TAMP_SCR_CITAMP6F_Msk + +/******************** Bits definition for TAMP_BKP0R register ***************/ +#define TAMP_BKP0R_Pos (0U) +#define TAMP_BKP0R_Msk (0xFFFFFFFFUL << TAMP_BKP0R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP0R TAMP_BKP0R_Msk + +/******************** Bits definition for TAMP_BKP1R register ***************/ +#define TAMP_BKP1R_Pos (0U) +#define TAMP_BKP1R_Msk (0xFFFFFFFFUL << TAMP_BKP1R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP1R TAMP_BKP1R_Msk + +/******************** Bits definition for TAMP_BKP2R register ***************/ +#define TAMP_BKP2R_Pos (0U) +#define TAMP_BKP2R_Msk (0xFFFFFFFFUL << TAMP_BKP2R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP2R TAMP_BKP2R_Msk + +/******************** Bits definition for TAMP_BKP3R register ***************/ +#define TAMP_BKP3R_Pos (0U) +#define TAMP_BKP3R_Msk (0xFFFFFFFFUL << TAMP_BKP3R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP3R TAMP_BKP3R_Msk + +/******************** Bits definition for TAMP_BKP4R register ***************/ +#define TAMP_BKP4R_Pos (0U) +#define TAMP_BKP4R_Msk (0xFFFFFFFFUL << TAMP_BKP4R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP4R TAMP_BKP4R_Msk + +/******************************************************************************/ +/* */ +/* Serial Peripheral Interface (SPI) */ +/* */ +/******************************************************************************/ +/* + * @brief Specific device feature definitions (not present on all devices in the STM32G0 series) + */ +#define SPI_I2S_SUPPORT /*!< I2S support */ + +/******************* Bit definition for SPI_CR1 register ********************/ +#define SPI_CR1_CPHA_Pos (0U) +#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */ +#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*! exti[21] interrupt */ +#define SYSCFG_ITLINE2_SR_RTC_Pos (1U) +#define SYSCFG_ITLINE2_SR_RTC_Msk (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE2_SR_RTC SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos (0U) +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC SYSCFG_ITLINE3_SR_FLASH_ECC_Msk /*!< Flash ITF ECC interrupt */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos (1U) +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF SYSCFG_ITLINE3_SR_FLASH_ITF_Msk /*!< FLASH ITF interrupt */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos (0U) +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL SYSCFG_ITLINE4_SR_CLK_CTRL_Msk /*!< RCC interrupt */ +#define SYSCFG_ITLINE5_SR_EXTI0_Pos (0U) +#define SYSCFG_ITLINE5_SR_EXTI0_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE5_SR_EXTI0 SYSCFG_ITLINE5_SR_EXTI0_Msk /*!< External Interrupt 0 */ +#define SYSCFG_ITLINE5_SR_EXTI1_Pos (1U) +#define SYSCFG_ITLINE5_SR_EXTI1_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE5_SR_EXTI1 SYSCFG_ITLINE5_SR_EXTI1_Msk /*!< External Interrupt 1 */ +#define SYSCFG_ITLINE6_SR_EXTI2_Pos (0U) +#define SYSCFG_ITLINE6_SR_EXTI2_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE6_SR_EXTI2 SYSCFG_ITLINE6_SR_EXTI2_Msk /*!< External Interrupt 2 */ +#define SYSCFG_ITLINE6_SR_EXTI3_Pos (1U) +#define SYSCFG_ITLINE6_SR_EXTI3_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE6_SR_EXTI3 SYSCFG_ITLINE6_SR_EXTI3_Msk /*!< External Interrupt 3 */ +#define SYSCFG_ITLINE7_SR_EXTI4_Pos (0U) +#define SYSCFG_ITLINE7_SR_EXTI4_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE7_SR_EXTI4 SYSCFG_ITLINE7_SR_EXTI4_Msk /*!< External Interrupt 4 */ +#define SYSCFG_ITLINE7_SR_EXTI5_Pos (1U) +#define SYSCFG_ITLINE7_SR_EXTI5_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE7_SR_EXTI5 SYSCFG_ITLINE7_SR_EXTI5_Msk /*!< External Interrupt 5 */ +#define SYSCFG_ITLINE7_SR_EXTI6_Pos (2U) +#define SYSCFG_ITLINE7_SR_EXTI6_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE7_SR_EXTI6 SYSCFG_ITLINE7_SR_EXTI6_Msk /*!< External Interrupt 6 */ +#define SYSCFG_ITLINE7_SR_EXTI7_Pos (3U) +#define SYSCFG_ITLINE7_SR_EXTI7_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE7_SR_EXTI7 SYSCFG_ITLINE7_SR_EXTI7_Msk /*!< External Interrupt 7 */ +#define SYSCFG_ITLINE7_SR_EXTI8_Pos (4U) +#define SYSCFG_ITLINE7_SR_EXTI8_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE7_SR_EXTI8 SYSCFG_ITLINE7_SR_EXTI8_Msk /*!< External Interrupt 8 */ +#define SYSCFG_ITLINE7_SR_EXTI9_Pos (5U) +#define SYSCFG_ITLINE7_SR_EXTI9_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */ +#define SYSCFG_ITLINE7_SR_EXTI9 SYSCFG_ITLINE7_SR_EXTI9_Msk /*!< External Interrupt 9 */ +#define SYSCFG_ITLINE7_SR_EXTI10_Pos (6U) +#define SYSCFG_ITLINE7_SR_EXTI10_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */ +#define SYSCFG_ITLINE7_SR_EXTI10 SYSCFG_ITLINE7_SR_EXTI10_Msk /*!< External Interrupt 10 */ +#define SYSCFG_ITLINE7_SR_EXTI11_Pos (7U) +#define SYSCFG_ITLINE7_SR_EXTI11_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */ +#define SYSCFG_ITLINE7_SR_EXTI11 SYSCFG_ITLINE7_SR_EXTI11_Msk /*!< External Interrupt 11 */ +#define SYSCFG_ITLINE7_SR_EXTI12_Pos (8U) +#define SYSCFG_ITLINE7_SR_EXTI12_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */ +#define SYSCFG_ITLINE7_SR_EXTI12 SYSCFG_ITLINE7_SR_EXTI12_Msk /*!< External Interrupt 12 */ +#define SYSCFG_ITLINE7_SR_EXTI13_Pos (9U) +#define SYSCFG_ITLINE7_SR_EXTI13_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */ +#define SYSCFG_ITLINE7_SR_EXTI13 SYSCFG_ITLINE7_SR_EXTI13_Msk /*!< External Interrupt 13 */ +#define SYSCFG_ITLINE7_SR_EXTI14_Pos (10U) +#define SYSCFG_ITLINE7_SR_EXTI14_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */ +#define SYSCFG_ITLINE7_SR_EXTI14 SYSCFG_ITLINE7_SR_EXTI14_Msk /*!< External Interrupt 14 */ +#define SYSCFG_ITLINE7_SR_EXTI15_Pos (11U) +#define SYSCFG_ITLINE7_SR_EXTI15_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */ +#define SYSCFG_ITLINE7_SR_EXTI15 SYSCFG_ITLINE7_SR_EXTI15_Msk /*!< External Interrupt 15 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos (0U) +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1 SYSCFG_ITLINE9_SR_DMA1_CH1_Msk /*!< DMA1 Channel 1 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos (0U) +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2 SYSCFG_ITLINE10_SR_DMA1_CH2_Msk /*!< DMA1 Channel 2 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos (1U) +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3 SYSCFG_ITLINE10_SR_DMA1_CH3_Msk /*!< DMA2 Channel 3 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos (0U) +#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE11_SR_DMAMUX1 SYSCFG_ITLINE11_SR_DMAMUX1_Msk /*!< DMAMUX Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4 SYSCFG_ITLINE11_SR_DMA1_CH4_Msk /*!< DMA1 Channel 4 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos (2U) +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5 SYSCFG_ITLINE11_SR_DMA1_CH5_Msk /*!< DMA1 Channel 5 Interrupt */ +#define SYSCFG_ITLINE12_SR_ADC_Pos (0U) +#define SYSCFG_ITLINE12_SR_ADC_Msk (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE12_SR_ADC SYSCFG_ITLINE12_SR_ADC_Msk /*!< ADC Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos (0U) +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU SYSCFG_ITLINE13_SR_TIM1_CCU_Msk /*!< TIM1 CCU Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos (1U) +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG SYSCFG_ITLINE13_SR_TIM1_TRG_Msk /*!< TIM1 TRG Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos (2U) +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD SYSCFG_ITLINE13_SR_TIM1_UPD_Msk /*!< TIM1 UPD Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos (3U) +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK SYSCFG_ITLINE13_SR_TIM1_BRK_Msk /*!< TIM1 BRK Interrupt */ +#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos (0U) +#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE14_SR_TIM1_CC SYSCFG_ITLINE14_SR_TIM1_CC_Msk /*!< TIM1 CC Interrupt */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos (0U) +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB SYSCFG_ITLINE16_SR_TIM3_GLB_Msk /*!< TIM3 GLB Interrupt */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos (0U) +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos (0U) +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos (0U) +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos (0U) +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB SYSCFG_ITLINE23_SR_I2C1_GLB_Msk /*!< I2C1 GLB Interrupt -> exti[23] */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos (0U) +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB SYSCFG_ITLINE24_SR_I2C2_GLB_Msk /*!< I2C2 GLB Interrupt -> exti[22]*/ +#define SYSCFG_ITLINE25_SR_SPI1_Pos (0U) +#define SYSCFG_ITLINE25_SR_SPI1_Msk (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE25_SR_SPI1 SYSCFG_ITLINE25_SR_SPI1_Msk /*!< SPI1 Interrupt */ +#define SYSCFG_ITLINE26_SR_SPI2_Pos (0U) +#define SYSCFG_ITLINE26_SR_SPI2_Msk (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE26_SR_SPI2 SYSCFG_ITLINE26_SR_SPI2_Msk /*!< SPI2 Interrupt */ +#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos (0U) +#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE27_SR_USART1_GLB SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */ +#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos (0U) +#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE28_SR_USART2_GLB SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */ + +/******************************************************************************/ +/* */ +/* TIM */ +/* */ +/******************************************************************************/ +/******************* Bit definition for TIM_CR1 register ********************/ +#define TIM_CR1_CEN_Pos (0U) +#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */ +#define TIM_CR1_CEN TIM_CR1_CEN_Msk /*! + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ +typedef struct +{ + __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR1; /*!< ADC configuration register 1, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR; /*!< ADC sampling time register, Address offset: 0x14 */ + uint32_t RESERVED1; /*!< Reserved, 0x18 */ + uint32_t RESERVED2; /*!< Reserved, 0x1C */ + __IO uint32_t AWD1TR; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ + __IO uint32_t AWD2TR; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */ + __IO uint32_t CHSELR; /*!< ADC group regular sequencer register, Address offset: 0x28 */ + __IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x2C */ + uint32_t RESERVED3[4]; /*!< Reserved, 0x30 - 0x3C */ + __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ + uint32_t RESERVED4[23];/*!< Reserved, 0x44 - 0x9C */ + __IO uint32_t AWD2CR; /*!< ADC analog watchdog 2 configuration register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 configuration register, Address offset: 0xA4 */ + uint32_t RESERVED5[3]; /*!< Reserved, 0xA8 - 0xB0 */ + __IO uint32_t CALFACT; /*!< ADC Calibration factor register, Address offset: 0xB4 */ +} ADC_TypeDef; + +typedef struct +{ + __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ +} ADC_Common_TypeDef; + +/* Legacy registers naming */ +#define TR1 AWD1TR +#define TR2 AWD2TR +#define TR3 AWD3TR + + + + +/** + * @brief CRC calculation unit + */ +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED1; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + + +/** + * @brief Debug MCU + */ +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug configuration register, Address offset: 0x04 */ + __IO uint32_t APBFZ1; /*!< Debug APB freeze register 1, Address offset: 0x08 */ + __IO uint32_t APBFZ2; /*!< Debug APB freeze register 2, Address offset: 0x0C */ +} DBG_TypeDef; + +/** + * @brief DMA Controller + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} DMA_TypeDef; + +/** + * @brief DMA Multiplexer + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register Address offset: 0x0004 * (channel x) */ +}DMAMUX_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< DMA Channel Status Register Address offset: 0x0080 */ + __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register Address offset: 0x0084 */ +}DMAMUX_ChannelStatus_TypeDef; + +typedef struct +{ + __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register Address offset: 0x0100 + 0x0004 * (Req Gen x) */ +}DMAMUX_RequestGen_TypeDef; + +typedef struct +{ + __IO uint32_t RGSR; /*!< DMA Request Generator Status Register Address offset: 0x0140 */ + __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register Address offset: 0x0144 */ +}DMAMUX_RequestGenStatus_TypeDef; + +/** + * @brief Asynch Interrupt/Event Controller (EXTI) + */ +typedef struct +{ + __IO uint32_t RTSR1; /*!< EXTI Rising Trigger Selection Register 1, Address offset: 0x00 */ + __IO uint32_t FTSR1; /*!< EXTI Falling Trigger Selection Register 1, Address offset: 0x04 */ + __IO uint32_t SWIER1; /*!< EXTI Software Interrupt event Register 1, Address offset: 0x08 */ + __IO uint32_t RPR1; /*!< EXTI Rising Pending Register 1, Address offset: 0x0C */ + __IO uint32_t FPR1; /*!< EXTI Falling Pending Register 1, Address offset: 0x10 */ + uint32_t RESERVED1[3]; /*!< Reserved 1, 0x14 -- 0x1C */ + uint32_t RESERVED2[5]; /*!< Reserved 2, 0x20 -- 0x30 */ + uint32_t RESERVED3[11]; /*!< Reserved 3, 0x34 -- 0x5C */ + __IO uint32_t EXTICR[4]; /*!< EXTI External Interrupt Configuration Register, 0x60 -- 0x6C */ + uint32_t RESERVED4[4]; /*!< Reserved 4, 0x70 -- 0x7C */ + __IO uint32_t IMR1; /*!< EXTI Interrupt Mask Register 1, Address offset: 0x80 */ + __IO uint32_t EMR1; /*!< EXTI Event Mask Register 1, Address offset: 0x84 */ +} EXTI_TypeDef; + +/** + * @brief FLASH Registers + */ +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH Access Control register, Address offset: 0x00 */ + uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x04 */ + __IO uint32_t KEYR; /*!< FLASH Key register, Address offset: 0x08 */ + __IO uint32_t OPTKEYR; /*!< FLASH Option Key register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< FLASH Status register, Address offset: 0x10 */ + __IO uint32_t CR; /*!< FLASH Control register, Address offset: 0x14 */ + __IO uint32_t ECCR; /*!< FLASH ECC register, Address offset: 0x18 */ + uint32_t RESERVED2; /*!< Reserved2, Address offset: 0x1C */ + __IO uint32_t OPTR; /*!< FLASH Option register, Address offset: 0x20 */ + __IO uint32_t PCROP1ASR; /*!< FLASH Bank PCROP area A Start address register, Address offset: 0x24 */ + __IO uint32_t PCROP1AER; /*!< FLASH Bank PCROP area A End address register, Address offset: 0x28 */ + __IO uint32_t WRP1AR; /*!< FLASH Bank WRP area A address register, Address offset: 0x2C */ + __IO uint32_t WRP1BR; /*!< FLASH Bank WRP area B address register, Address offset: 0x30 */ + __IO uint32_t PCROP1BSR; /*!< FLASH Bank PCROP area B Start address register, Address offset: 0x34 */ + __IO uint32_t PCROP1BER; /*!< FLASH Bank PCROP area B End address register, Address offset: 0x38 */ + uint32_t RESERVED8[17];/*!< Reserved8, Address offset: 0x3C--0x7C */ + __IO uint32_t SECR; /*!< FLASH security register , Address offset: 0x80 */ +} FLASH_TypeDef; + +/** + * @brief General Purpose I/O + */ +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ + __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */ +} GPIO_TypeDef; + + +/** + * @brief Inter-integrated Circuit Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + +/** + * @brief LPTIMER + */ +typedef struct +{ + __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ + __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ + __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ + __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ + __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ + __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ + __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ + __IO uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x20 */ + __IO uint32_t CFGR2; /*!< LPTIM Option register, Address offset: 0x24 */ +} LPTIM_TypeDef; + + +/** + * @brief Power Control + */ +typedef struct +{ + __IO uint32_t CR1; /*!< PWR Power Control Register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< PWR Power Control Register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< PWR Power Control Register 3, Address offset: 0x08 */ + __IO uint32_t CR4; /*!< PWR Power Control Register 4, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< PWR Power Status Register 1, Address offset: 0x10 */ + __IO uint32_t SR2; /*!< PWR Power Status Register 2, Address offset: 0x14 */ + __IO uint32_t SCR; /*!< PWR Power Status Clear Register, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t PUCRA; /*!< PWR Pull-Up Control Register of port A, Address offset: 0x20 */ + __IO uint32_t PDCRA; /*!< PWR Pull-Down Control Register of port A, Address offset: 0x24 */ + __IO uint32_t PUCRB; /*!< PWR Pull-Up Control Register of port B, Address offset: 0x28 */ + __IO uint32_t PDCRB; /*!< PWR Pull-Down Control Register of port B, Address offset: 0x2C */ + __IO uint32_t PUCRC; /*!< PWR Pull-Up Control Register of port C, Address offset: 0x30 */ + __IO uint32_t PDCRC; /*!< PWR Pull-Down Control Register of port C, Address offset: 0x34 */ + __IO uint32_t PUCRD; /*!< PWR Pull-Up Control Register of port D, Address offset: 0x38 */ + __IO uint32_t PDCRD; /*!< PWR Pull-Down Control Register of port D, Address offset: 0x3C */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x40 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: 0x44 */ + __IO uint32_t PUCRF; /*!< PWR Pull-Up Control Register of port F, Address offset: 0x48 */ + __IO uint32_t PDCRF; /*!< PWR Pull-Down Control Register of port F, Address offset: 0x4C */ +} PWR_TypeDef; + +/** + * @brief Reset and Clock Control + */ +typedef struct +{ + __IO uint32_t CR; /*!< RCC Clock Sources Control Register, Address offset: 0x00 */ + __IO uint32_t ICSCR; /*!< RCC Internal Clock Sources Calibration Register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC Regulated Domain Clocks Configuration Register, Address offset: 0x08 */ + __IO uint32_t PLLCFGR; /*!< RCC System PLL configuration Register, Address offset: 0x0C */ + __IO uint32_t RESERVED0; /*!< Reserved, Address offset: 0x10 */ + __IO uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */ + __IO uint32_t CIER; /*!< RCC Clock Interrupt Enable Register, Address offset: 0x18 */ + __IO uint32_t CIFR; /*!< RCC Clock Interrupt Flag Register, Address offset: 0x1C */ + __IO uint32_t CICR; /*!< RCC Clock Interrupt Clear Register, Address offset: 0x20 */ + __IO uint32_t IOPRSTR; /*!< RCC IO port reset register, Address offset: 0x24 */ + __IO uint32_t AHBRSTR; /*!< RCC AHB peripherals reset register, Address offset: 0x28 */ + __IO uint32_t APBRSTR1; /*!< RCC APB peripherals reset register 1, Address offset: 0x2C */ + __IO uint32_t APBRSTR2; /*!< RCC APB peripherals reset register 2, Address offset: 0x30 */ + __IO uint32_t IOPENR; /*!< RCC IO port enable register, Address offset: 0x34 */ + __IO uint32_t AHBENR; /*!< RCC AHB peripherals clock enable register, Address offset: 0x38 */ + __IO uint32_t APBENR1; /*!< RCC APB peripherals clock enable register1, Address offset: 0x3C */ + __IO uint32_t APBENR2; /*!< RCC APB peripherals clock enable register2, Address offset: 0x40 */ + __IO uint32_t IOPSMENR; /*!< RCC IO port clocks enable in sleep mode register, Address offset: 0x44 */ + __IO uint32_t AHBSMENR; /*!< RCC AHB peripheral clocks enable in sleep mode register, Address offset: 0x48 */ + __IO uint32_t APBSMENR1; /*!< RCC APB peripheral clocks enable in sleep mode register1, Address offset: 0x4C */ + __IO uint32_t APBSMENR2; /*!< RCC APB peripheral clocks enable in sleep mode register2, Address offset: 0x50 */ + __IO uint32_t CCIPR; /*!< RCC Peripherals Independent Clocks Configuration Register, Address offset: 0x54 */ + __IO uint32_t RESERVED2; /*!< Reserved, Address offset: 0x58 */ + __IO uint32_t BDCR; /*!< RCC Backup Domain Control Register, Address offset: 0x5C */ + __IO uint32_t CSR; /*!< RCC Unregulated Domain Clock Control and Status Register, Address offset: 0x60 */ +} RCC_TypeDef; + +/** + * @brief Real-Time Clock + */ +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x08 */ + __IO uint32_t ICSR; /*!< RTC initialization control and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x18 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x1C */ + uint32_t RESERVED1; /*!< Reserved Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x1C */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x48 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x4C */ + __IO uint32_t SR; /*!< RTC Status register, Address offset: 0x50 */ + __IO uint32_t MISR; /*!< RTC Masked Interrupt Status register, Address offset: 0x54 */ + uint32_t RESERVED3; /*!< Reserved Address offset: 0x58 */ + __IO uint32_t SCR; /*!< RTC Status Clear register, Address offset: 0x5C */ + __IO uint32_t OR; /*!< RTC option register, Address offset: 0x60 */ +} RTC_TypeDef; + +/** + * @brief Tamper and backup registers + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TAMP configuration register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TAMP configuration register 2, Address offset: 0x04 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x08 */ + __IO uint32_t FLTCR; /*!< Reserved Address offset: 0x0C */ + uint32_t RESERVED1[7]; /*!< Reserved Address offset: 0x10 -- 0x28 */ + __IO uint32_t IER; /*!< TAMP Interrupt enable register, Address offset: 0x2C */ + __IO uint32_t SR; /*!< TAMP Status register, Address offset: 0x30 */ + __IO uint32_t MISR; /*!< TAMP Masked Interrupt Status register, Address offset: 0x34 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x38 */ + __IO uint32_t SCR; /*!< TAMP Status clear register, Address offset: 0x3C */ + uint32_t RESERVED3[48]; /*!< Reserved Address offset: 0x54 -- 0xFC */ + __IO uint32_t BKP0R; /*!< TAMP backup register 0, Address offset: 0x100 */ + __IO uint32_t BKP1R; /*!< TAMP backup register 1, Address offset: 0x104 */ + __IO uint32_t BKP2R; /*!< TAMP backup register 2, Address offset: 0x108 */ + __IO uint32_t BKP3R; /*!< TAMP backup register 3, Address offset: 0x10C */ + __IO uint32_t BKP4R; /*!< TAMP backup register 4, Address offset: 0x110 */ +} TAMP_TypeDef; + + /** + * @brief Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< SPI Control register 1 (not used in I2S mode), Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ + __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ + __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ + __IO uint32_t RXCRCR; /*!< SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 */ + __IO uint32_t TXCRCR; /*!< SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 */ + __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ + __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ +} SPI_TypeDef; + +/** + * @brief System configuration controller + */ +typedef struct +{ + __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */ + uint32_t RESERVED0[5]; /*!< Reserved, 0x04 --0x14 */ + __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x18 */ + uint32_t RESERVED1[25]; /*!< Reserved 0x1C */ + __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register, Address offset: 0x80 */ +} SYSCFG_TypeDef; + +/** + * @brief TIM + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + __IO uint32_t OR1; /*!< TIM option register, Address offset: 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t AF1; /*!< TIM alternate function register 1, Address offset: 0x60 */ + __IO uint32_t AF2; /*!< TIM alternate function register 2, Address offset: 0x64 */ + __IO uint32_t TISEL; /*!< TIM Input Selection register, Address offset: 0x68 */ +} TIM_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + __IO uint32_t PRESC; /*!< USART Prescaler register, Address offset: 0x2C */ +} USART_TypeDef; + +/** + * @brief VREFBUF + */ +typedef struct +{ + __IO uint32_t CSR; /*!< VREFBUF control and status register, Address offset: 0x00 */ + __IO uint32_t CCR; /*!< VREFBUF calibration and control register, Address offset: 0x04 */ +} VREFBUF_TypeDef; + +/** + * @brief Window WATCHDOG + */ +typedef struct +{ + __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ + __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ +} WWDG_TypeDef; + + +/** + * @} + */ + +/** @addtogroup Peripheral_memory_map + * @{ + */ +#define FLASH_BASE (0x08000000UL) /*!< FLASH base address */ +#define SRAM_BASE (0x20000000UL) /*!< SRAM base address */ +#define PERIPH_BASE (0x40000000UL) /*!< Peripheral base address */ +#define IOPORT_BASE (0x50000000UL) /*!< IOPORT base address */ +#define SRAM_SIZE_MAX (0x00002000UL) /*!< maximum SRAM size (up to 8 KBytes) */ + +#define FLASH_SIZE (((*((uint32_t *)FLASHSIZE_BASE)) & (0x007FU)) << 10U) + +/*!< Peripheral memory map */ +#define APBPERIPH_BASE (PERIPH_BASE) +#define AHBPERIPH_BASE (PERIPH_BASE + 0x00020000UL) + +/*!< APB peripherals */ + +#define TIM2_BASE (APBPERIPH_BASE + 0UL) +#define TIM3_BASE (APBPERIPH_BASE + 0x00000400UL) +#define TIM14_BASE (APBPERIPH_BASE + 0x00002000UL) +#define RTC_BASE (APBPERIPH_BASE + 0x00002800UL) +#define WWDG_BASE (APBPERIPH_BASE + 0x00002C00UL) +#define IWDG_BASE (APBPERIPH_BASE + 0x00003000UL) +#define SPI2_BASE (APBPERIPH_BASE + 0x00003800UL) +#define USART2_BASE (APBPERIPH_BASE + 0x00004400UL) +#define I2C1_BASE (APBPERIPH_BASE + 0x00005400UL) +#define I2C2_BASE (APBPERIPH_BASE + 0x00005800UL) +#define PWR_BASE (APBPERIPH_BASE + 0x00007000UL) +#define LPTIM1_BASE (APBPERIPH_BASE + 0x00007C00UL) +#define LPUART1_BASE (APBPERIPH_BASE + 0x00008000UL) +#define LPTIM2_BASE (APBPERIPH_BASE + 0x00009400UL) +#define TAMP_BASE (APBPERIPH_BASE + 0x0000B000UL) +#define SYSCFG_BASE (APBPERIPH_BASE + 0x00010000UL) +#define VREFBUF_BASE (APBPERIPH_BASE + 0x00010030UL) +#define ADC1_BASE (APBPERIPH_BASE + 0x00012400UL) +#define ADC1_COMMON_BASE (APBPERIPH_BASE + 0x00012708UL) +#define ADC_BASE (ADC1_COMMON_BASE) /* Kept for legacy purpose */ +#define TIM1_BASE (APBPERIPH_BASE + 0x00012C00UL) +#define SPI1_BASE (APBPERIPH_BASE + 0x00013000UL) +#define USART1_BASE (APBPERIPH_BASE + 0x00013800UL) +#define TIM16_BASE (APBPERIPH_BASE + 0x00014400UL) +#define TIM17_BASE (APBPERIPH_BASE + 0x00014800UL) +#define DBG_BASE (APBPERIPH_BASE + 0x00015800UL) + + +/*!< AHB peripherals */ +#define DMA1_BASE (AHBPERIPH_BASE) +#define DMAMUX1_BASE (AHBPERIPH_BASE + 0x00000800UL) +#define RCC_BASE (AHBPERIPH_BASE + 0x00001000UL) +#define EXTI_BASE (AHBPERIPH_BASE + 0x00001800UL) +#define FLASH_R_BASE (AHBPERIPH_BASE + 0x00002000UL) +#define CRC_BASE (AHBPERIPH_BASE + 0x00003000UL) + + +#define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) +#define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) +#define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) +#define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) +#define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) + +#define DMAMUX1_Channel0_BASE (DMAMUX1_BASE) +#define DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x00000004UL) +#define DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x00000008UL) +#define DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x0000000CUL) +#define DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x00000010UL) + +#define DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x00000100UL) +#define DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x00000104UL) +#define DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x00000108UL) +#define DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x0000010CUL) + +#define DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x00000080UL) +#define DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x00000140UL) + +/*!< IOPORT */ +#define GPIOA_BASE (IOPORT_BASE + 0x00000000UL) +#define GPIOB_BASE (IOPORT_BASE + 0x00000400UL) +#define GPIOC_BASE (IOPORT_BASE + 0x00000800UL) +#define GPIOD_BASE (IOPORT_BASE + 0x00000C00UL) +#define GPIOF_BASE (IOPORT_BASE + 0x00001400UL) + +/*!< Device Electronic Signature */ +#define PACKAGE_BASE (0x1FFF7500UL) /*!< Package data register base address */ +#define UID_BASE (0x1FFF7590UL) /*!< Unique device ID register base address */ +#define FLASHSIZE_BASE (0x1FFF75E0UL) /*!< Flash size data register base address */ + +/** + * @} + */ + +/** @addtogroup Peripheral_declaration + * @{ + */ +#define TIM2 ((TIM_TypeDef *) TIM2_BASE) +#define TIM3 ((TIM_TypeDef *) TIM3_BASE) +#define TIM14 ((TIM_TypeDef *) TIM14_BASE) +#define RTC ((RTC_TypeDef *) RTC_BASE) +#define TAMP ((TAMP_TypeDef *) TAMP_BASE) +#define WWDG ((WWDG_TypeDef *) WWDG_BASE) +#define IWDG ((IWDG_TypeDef *) IWDG_BASE) +#define SPI2 ((SPI_TypeDef *) SPI2_BASE) +#define USART2 ((USART_TypeDef *) USART2_BASE) +#define I2C1 ((I2C_TypeDef *) I2C1_BASE) +#define I2C2 ((I2C_TypeDef *) I2C2_BASE) +#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) +#define PWR ((PWR_TypeDef *) PWR_BASE) +#define RCC ((RCC_TypeDef *) RCC_BASE) +#define EXTI ((EXTI_TypeDef *) EXTI_BASE) +#define LPUART1 ((USART_TypeDef *) LPUART1_BASE) +#define LPTIM2 ((LPTIM_TypeDef *) LPTIM2_BASE) +#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) +#define VREFBUF ((VREFBUF_TypeDef *) VREFBUF_BASE) +#define TIM1 ((TIM_TypeDef *) TIM1_BASE) +#define SPI1 ((SPI_TypeDef *) SPI1_BASE) +#define USART1 ((USART_TypeDef *) USART1_BASE) +#define TIM16 ((TIM_TypeDef *) TIM16_BASE) +#define TIM17 ((TIM_TypeDef *) TIM17_BASE) +#define DMA1 ((DMA_TypeDef *) DMA1_BASE) +#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) +#define CRC ((CRC_TypeDef *) CRC_BASE) +#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) +#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) +#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) +#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) +#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE) +#define ADC1 ((ADC_TypeDef *) ADC1_BASE) +#define ADC1_COMMON ((ADC_Common_TypeDef *) ADC1_COMMON_BASE) +#define ADC (ADC1_COMMON) /* Kept for legacy purpose */ + + + +#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) +#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) +#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) +#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) +#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) +#define DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE) +#define DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE) +#define DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE) +#define DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE) +#define DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE) +#define DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE) + +#define DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE) +#define DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE) +#define DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE) +#define DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE) + +#define DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE) +#define DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE) + +#define DBG ((DBG_TypeDef *) DBG_BASE) + +/** + * @} + */ + +/** @addtogroup Exported_constants + * @{ + */ + + /** @addtogroup Hardware_Constant_Definition + * @{ + */ +#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */ + + /** + * @} + */ + + /** @addtogroup Peripheral_Registers_Bits_Definition + * @{ + */ + +/******************************************************************************/ +/* Peripheral Registers Bits Definition */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* Analog to Digital Converter (ADC) */ +/* */ +/******************************************************************************/ +/******************** Bit definition for ADC_ISR register *******************/ +#define ADC_ISR_ADRDY_Pos (0U) +#define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ +#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC ready flag */ +#define ADC_ISR_EOSMP_Pos (1U) +#define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ +#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< ADC group regular end of sampling flag */ +#define ADC_ISR_EOC_Pos (2U) +#define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ +#define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< ADC group regular end of unitary conversion flag */ +#define ADC_ISR_EOS_Pos (3U) +#define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) /*!< 0x00000008 */ +#define ADC_ISR_EOS ADC_ISR_EOS_Msk /*!< ADC group regular end of sequence conversions flag */ +#define ADC_ISR_OVR_Pos (4U) +#define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ +#define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< ADC group regular overrun flag */ +#define ADC_ISR_AWD1_Pos (7U) +#define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */ +#define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk /*!< ADC analog watchdog 1 flag */ +#define ADC_ISR_AWD2_Pos (8U) +#define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) /*!< 0x00000100 */ +#define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk /*!< ADC analog watchdog 2 flag */ +#define ADC_ISR_AWD3_Pos (9U) +#define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) /*!< 0x00000200 */ +#define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk /*!< ADC analog watchdog 3 flag */ +#define ADC_ISR_EOCAL_Pos (11U) +#define ADC_ISR_EOCAL_Msk (0x1UL << ADC_ISR_EOCAL_Pos) /*!< 0x00000800 */ +#define ADC_ISR_EOCAL ADC_ISR_EOCAL_Msk /*!< ADC end of calibration flag */ +#define ADC_ISR_CCRDY_Pos (13U) +#define ADC_ISR_CCRDY_Msk (0x1UL << ADC_ISR_CCRDY_Pos) /*!< 0x00002000 */ +#define ADC_ISR_CCRDY ADC_ISR_CCRDY_Msk /*!< ADC channel configuration ready flag */ + +/* Legacy defines */ +#define ADC_ISR_EOSEQ (ADC_ISR_EOS) + +/******************** Bit definition for ADC_IER register *******************/ +#define ADC_IER_ADRDYIE_Pos (0U) +#define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ +#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC ready interrupt */ +#define ADC_IER_EOSMPIE_Pos (1U) +#define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ +#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< ADC group regular end of sampling interrupt */ +#define ADC_IER_EOCIE_Pos (2U) +#define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ +#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< ADC group regular end of unitary conversion interrupt */ +#define ADC_IER_EOSIE_Pos (3U) +#define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) /*!< 0x00000008 */ +#define ADC_IER_EOSIE ADC_IER_EOSIE_Msk /*!< ADC group regular end of sequence conversions interrupt */ +#define ADC_IER_OVRIE_Pos (4U) +#define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ +#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< ADC group regular overrun interrupt */ +#define ADC_IER_AWD1IE_Pos (7U) +#define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) /*!< 0x00000080 */ +#define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk /*!< ADC analog watchdog 1 interrupt */ +#define ADC_IER_AWD2IE_Pos (8U) +#define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) /*!< 0x00000100 */ +#define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk /*!< ADC analog watchdog 2 interrupt */ +#define ADC_IER_AWD3IE_Pos (9U) +#define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) /*!< 0x00000200 */ +#define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk /*!< ADC analog watchdog 3 interrupt */ +#define ADC_IER_EOCALIE_Pos (11U) +#define ADC_IER_EOCALIE_Msk (0x1UL << ADC_IER_EOCALIE_Pos) /*!< 0x00000800 */ +#define ADC_IER_EOCALIE ADC_IER_EOCALIE_Msk /*!< ADC end of calibration interrupt */ +#define ADC_IER_CCRDYIE_Pos (13U) +#define ADC_IER_CCRDYIE_Msk (0x1UL << ADC_IER_CCRDYIE_Pos) /*!< 0x00002000 */ +#define ADC_IER_CCRDYIE ADC_IER_CCRDYIE_Msk /*!< ADC channel configuration ready interrupt */ + +/* Legacy defines */ +#define ADC_IER_EOSEQIE (ADC_IER_EOSIE) + +/******************** Bit definition for ADC_CR register ********************/ +#define ADC_CR_ADEN_Pos (0U) +#define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ +#define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable */ +#define ADC_CR_ADDIS_Pos (1U) +#define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ +#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable */ +#define ADC_CR_ADSTART_Pos (2U) +#define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ +#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC group regular conversion start */ +#define ADC_CR_ADSTP_Pos (4U) +#define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ +#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC group regular conversion stop */ +#define ADC_CR_ADVREGEN_Pos (28U) +#define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ +#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC voltage regulator enable */ +#define ADC_CR_ADCAL_Pos (31U) +#define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ +#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ + +/******************** Bit definition for ADC_CFGR1 register *****************/ +#define ADC_CFGR1_DMAEN_Pos (0U) +#define ADC_CFGR1_DMAEN_Msk (0x1UL << ADC_CFGR1_DMAEN_Pos) /*!< 0x00000001 */ +#define ADC_CFGR1_DMAEN ADC_CFGR1_DMAEN_Msk /*!< ADC DMA transfer enable */ +#define ADC_CFGR1_DMACFG_Pos (1U) +#define ADC_CFGR1_DMACFG_Msk (0x1UL << ADC_CFGR1_DMACFG_Pos) /*!< 0x00000002 */ +#define ADC_CFGR1_DMACFG ADC_CFGR1_DMACFG_Msk /*!< ADC DMA transfer configuration */ + +#define ADC_CFGR1_SCANDIR_Pos (2U) +#define ADC_CFGR1_SCANDIR_Msk (0x1UL << ADC_CFGR1_SCANDIR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR_Msk /*!< ADC group regular sequencer scan direction */ + +#define ADC_CFGR1_RES_Pos (3U) +#define ADC_CFGR1_RES_Msk (0x3UL << ADC_CFGR1_RES_Pos) /*!< 0x00000018 */ +#define ADC_CFGR1_RES ADC_CFGR1_RES_Msk /*!< ADC data resolution */ +#define ADC_CFGR1_RES_0 (0x1U << ADC_CFGR1_RES_Pos) /*!< 0x00000008 */ +#define ADC_CFGR1_RES_1 (0x2U << ADC_CFGR1_RES_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR1_ALIGN_Pos (5U) +#define ADC_CFGR1_ALIGN_Msk (0x1UL << ADC_CFGR1_ALIGN_Pos) /*!< 0x00000020 */ +#define ADC_CFGR1_ALIGN ADC_CFGR1_ALIGN_Msk /*!< ADC data alignment */ + +#define ADC_CFGR1_EXTSEL_Pos (6U) +#define ADC_CFGR1_EXTSEL_Msk (0x7UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x000001C0 */ +#define ADC_CFGR1_EXTSEL ADC_CFGR1_EXTSEL_Msk /*!< ADC group regular external trigger source */ +#define ADC_CFGR1_EXTSEL_0 (0x1UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000040 */ +#define ADC_CFGR1_EXTSEL_1 (0x2UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000080 */ +#define ADC_CFGR1_EXTSEL_2 (0x4UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR1_EXTEN_Pos (10U) +#define ADC_CFGR1_EXTEN_Msk (0x3UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000C00 */ +#define ADC_CFGR1_EXTEN ADC_CFGR1_EXTEN_Msk /*!< ADC group regular external trigger polarity */ +#define ADC_CFGR1_EXTEN_0 (0x1UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000400 */ +#define ADC_CFGR1_EXTEN_1 (0x2UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000800 */ + +#define ADC_CFGR1_OVRMOD_Pos (12U) +#define ADC_CFGR1_OVRMOD_Msk (0x1UL << ADC_CFGR1_OVRMOD_Pos) /*!< 0x00001000 */ +#define ADC_CFGR1_OVRMOD ADC_CFGR1_OVRMOD_Msk /*!< ADC group regular overrun configuration */ +#define ADC_CFGR1_CONT_Pos (13U) +#define ADC_CFGR1_CONT_Msk (0x1UL << ADC_CFGR1_CONT_Pos) /*!< 0x00002000 */ +#define ADC_CFGR1_CONT ADC_CFGR1_CONT_Msk /*!< ADC group regular continuous conversion mode */ +#define ADC_CFGR1_WAIT_Pos (14U) +#define ADC_CFGR1_WAIT_Msk (0x1UL << ADC_CFGR1_WAIT_Pos) /*!< 0x00004000 */ +#define ADC_CFGR1_WAIT ADC_CFGR1_WAIT_Msk /*!< ADC low power auto wait */ +#define ADC_CFGR1_AUTOFF_Pos (15U) +#define ADC_CFGR1_AUTOFF_Msk (0x1UL << ADC_CFGR1_AUTOFF_Pos) /*!< 0x00008000 */ +#define ADC_CFGR1_AUTOFF ADC_CFGR1_AUTOFF_Msk /*!< ADC low power auto power off */ +#define ADC_CFGR1_DISCEN_Pos (16U) +#define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */ +#define ADC_CFGR1_DISCEN ADC_CFGR1_DISCEN_Msk /*!< ADC group regular sequencer discontinuous mode */ +#define ADC_CFGR1_CHSELRMOD_Pos (21U) +#define ADC_CFGR1_CHSELRMOD_Msk (0x1UL << ADC_CFGR1_CHSELRMOD_Pos) /*!< 0x00200000 */ +#define ADC_CFGR1_CHSELRMOD ADC_CFGR1_CHSELRMOD_Msk /*!< ADC group regular sequencer mode */ + +#define ADC_CFGR1_AWD1SGL_Pos (22U) +#define ADC_CFGR1_AWD1SGL_Msk (0x1UL << ADC_CFGR1_AWD1SGL_Pos) /*!< 0x00400000 */ +#define ADC_CFGR1_AWD1SGL ADC_CFGR1_AWD1SGL_Msk /*!< ADC analog watchdog 1 monitoring a single channel or all channels */ +#define ADC_CFGR1_AWD1EN_Pos (23U) +#define ADC_CFGR1_AWD1EN_Msk (0x1UL << ADC_CFGR1_AWD1EN_Pos) /*!< 0x00800000 */ +#define ADC_CFGR1_AWD1EN ADC_CFGR1_AWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group regular */ + +#define ADC_CFGR1_AWD1CH_Pos (26U) +#define ADC_CFGR1_AWD1CH_Msk (0x1FUL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x7C000000 */ +#define ADC_CFGR1_AWD1CH ADC_CFGR1_AWD1CH_Msk /*!< ADC analog watchdog 1 monitored channel selection */ +#define ADC_CFGR1_AWD1CH_0 (0x01UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x04000000 */ +#define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ +#define ADC_CFGR1_AWD1CH_2 (0x04UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x10000000 */ +#define ADC_CFGR1_AWD1CH_3 (0x08UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x20000000 */ +#define ADC_CFGR1_AWD1CH_4 (0x10UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x40000000 */ + +/* Legacy defines */ +#define ADC_CFGR1_AUTDLY (ADC_CFGR1_WAIT) + +/******************** Bit definition for ADC_CFGR2 register *****************/ +#define ADC_CFGR2_OVSE_Pos (0U) +#define ADC_CFGR2_OVSE_Msk (0x1UL << ADC_CFGR2_OVSE_Pos) /*!< 0x00000001 */ +#define ADC_CFGR2_OVSE ADC_CFGR2_OVSE_Msk /*!< ADC oversampler enable on scope ADC group regular */ + +#define ADC_CFGR2_OVSR_Pos (2U) +#define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ +#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< ADC oversampling ratio */ +#define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ +#define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR2_OVSS_Pos (5U) +#define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ +#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< ADC oversampling shift */ +#define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ +#define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ +#define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ +#define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR2_TOVS_Pos (9U) +#define ADC_CFGR2_TOVS_Msk (0x1UL << ADC_CFGR2_TOVS_Pos) /*!< 0x00000200 */ +#define ADC_CFGR2_TOVS ADC_CFGR2_TOVS_Msk /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */ + +#define ADC_CFGR2_LFTRIG_Pos (29U) +#define ADC_CFGR2_LFTRIG_Msk (0x1UL << ADC_CFGR2_LFTRIG_Pos) /*!< 0x20000000 */ +#define ADC_CFGR2_LFTRIG ADC_CFGR2_LFTRIG_Msk /*!< ADC low frequency trigger mode */ + +#define ADC_CFGR2_CKMODE_Pos (30U) +#define ADC_CFGR2_CKMODE_Msk (0x3UL << ADC_CFGR2_CKMODE_Pos) /*!< 0xC0000000 */ +#define ADC_CFGR2_CKMODE ADC_CFGR2_CKMODE_Msk /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */ +#define ADC_CFGR2_CKMODE_1 (0x2UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x80000000 */ +#define ADC_CFGR2_CKMODE_0 (0x1UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x40000000 */ + +/******************** Bit definition for ADC_SMPR register ******************/ +#define ADC_SMPR_SMP1_Pos (0U) +#define ADC_SMPR_SMP1_Msk (0x7UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000007 */ +#define ADC_SMPR_SMP1 ADC_SMPR_SMP1_Msk /*!< ADC group of channels sampling time 1 */ +#define ADC_SMPR_SMP1_0 (0x1UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000001 */ +#define ADC_SMPR_SMP1_1 (0x2UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000002 */ +#define ADC_SMPR_SMP1_2 (0x4UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR_SMP2_Pos (4U) +#define ADC_SMPR_SMP2_Msk (0x7UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000070 */ +#define ADC_SMPR_SMP2 ADC_SMPR_SMP2_Msk /*!< ADC group of channels sampling time 2 */ +#define ADC_SMPR_SMP2_0 (0x1UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000010 */ +#define ADC_SMPR_SMP2_1 (0x2UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000020 */ +#define ADC_SMPR_SMP2_2 (0x4UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000040 */ + +#define ADC_SMPR_SMPSEL_Pos (8U) +#define ADC_SMPR_SMPSEL_Msk (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos) /*!< 0x07FFFF00 */ +#define ADC_SMPR_SMPSEL ADC_SMPR_SMPSEL_Msk /*!< ADC all channels sampling time selection */ +#define ADC_SMPR_SMPSEL0_Pos (8U) +#define ADC_SMPR_SMPSEL0_Msk (0x1UL << ADC_SMPR_SMPSEL0_Pos) /*!< 0x00000100 */ +#define ADC_SMPR_SMPSEL0 ADC_SMPR_SMPSEL0_Msk /*!< ADC channel 0 sampling time selection */ +#define ADC_SMPR_SMPSEL1_Pos (9U) +#define ADC_SMPR_SMPSEL1_Msk (0x1UL << ADC_SMPR_SMPSEL1_Pos) /*!< 0x00000200 */ +#define ADC_SMPR_SMPSEL1 ADC_SMPR_SMPSEL1_Msk /*!< ADC channel 1 sampling time selection */ +#define ADC_SMPR_SMPSEL2_Pos (10U) +#define ADC_SMPR_SMPSEL2_Msk (0x1UL << ADC_SMPR_SMPSEL2_Pos) /*!< 0x00000400 */ +#define ADC_SMPR_SMPSEL2 ADC_SMPR_SMPSEL2_Msk /*!< ADC channel 2 sampling time selection */ +#define ADC_SMPR_SMPSEL3_Pos (11U) +#define ADC_SMPR_SMPSEL3_Msk (0x1UL << ADC_SMPR_SMPSEL3_Pos) /*!< 0x00000800 */ +#define ADC_SMPR_SMPSEL3 ADC_SMPR_SMPSEL3_Msk /*!< ADC channel 3 sampling time selection */ +#define ADC_SMPR_SMPSEL4_Pos (12U) +#define ADC_SMPR_SMPSEL4_Msk (0x1UL << ADC_SMPR_SMPSEL4_Pos) /*!< 0x00001000 */ +#define ADC_SMPR_SMPSEL4 ADC_SMPR_SMPSEL4_Msk /*!< ADC channel 4 sampling time selection */ +#define ADC_SMPR_SMPSEL5_Pos (13U) +#define ADC_SMPR_SMPSEL5_Msk (0x1UL << ADC_SMPR_SMPSEL5_Pos) /*!< 0x00002000 */ +#define ADC_SMPR_SMPSEL5 ADC_SMPR_SMPSEL5_Msk /*!< ADC channel 5 sampling time selection */ +#define ADC_SMPR_SMPSEL6_Pos (14U) +#define ADC_SMPR_SMPSEL6_Msk (0x1UL << ADC_SMPR_SMPSEL6_Pos) /*!< 0x00004000 */ +#define ADC_SMPR_SMPSEL6 ADC_SMPR_SMPSEL6_Msk /*!< ADC channel 6 sampling time selection */ +#define ADC_SMPR_SMPSEL7_Pos (15U) +#define ADC_SMPR_SMPSEL7_Msk (0x1UL << ADC_SMPR_SMPSEL7_Pos) /*!< 0x00008000 */ +#define ADC_SMPR_SMPSEL7 ADC_SMPR_SMPSEL7_Msk /*!< ADC channel 7 sampling time selection */ +#define ADC_SMPR_SMPSEL8_Pos (16U) +#define ADC_SMPR_SMPSEL8_Msk (0x1UL << ADC_SMPR_SMPSEL8_Pos) /*!< 0x00010000 */ +#define ADC_SMPR_SMPSEL8 ADC_SMPR_SMPSEL8_Msk /*!< ADC channel 8 sampling time selection */ +#define ADC_SMPR_SMPSEL9_Pos (17U) +#define ADC_SMPR_SMPSEL9_Msk (0x1UL << ADC_SMPR_SMPSEL9_Pos) /*!< 0x00020000 */ +#define ADC_SMPR_SMPSEL9 ADC_SMPR_SMPSEL9_Msk /*!< ADC channel 9 sampling time selection */ +#define ADC_SMPR_SMPSEL10_Pos (18U) +#define ADC_SMPR_SMPSEL10_Msk (0x1UL << ADC_SMPR_SMPSEL10_Pos) /*!< 0x00040000 */ +#define ADC_SMPR_SMPSEL10 ADC_SMPR_SMPSEL10_Msk /*!< ADC channel 10 sampling time selection */ +#define ADC_SMPR_SMPSEL11_Pos (19U) +#define ADC_SMPR_SMPSEL11_Msk (0x1UL << ADC_SMPR_SMPSEL11_Pos) /*!< 0x00080000 */ +#define ADC_SMPR_SMPSEL11 ADC_SMPR_SMPSEL11_Msk /*!< ADC channel 11 sampling time selection */ +#define ADC_SMPR_SMPSEL12_Pos (20U) +#define ADC_SMPR_SMPSEL12_Msk (0x1UL << ADC_SMPR_SMPSEL12_Pos) /*!< 0x00100000 */ +#define ADC_SMPR_SMPSEL12 ADC_SMPR_SMPSEL12_Msk /*!< ADC channel 12 sampling time selection */ +#define ADC_SMPR_SMPSEL13_Pos (21U) +#define ADC_SMPR_SMPSEL13_Msk (0x1UL << ADC_SMPR_SMPSEL13_Pos) /*!< 0x00200000 */ +#define ADC_SMPR_SMPSEL13 ADC_SMPR_SMPSEL13_Msk /*!< ADC channel 13 sampling time selection */ +#define ADC_SMPR_SMPSEL14_Pos (22U) +#define ADC_SMPR_SMPSEL14_Msk (0x1UL << ADC_SMPR_SMPSEL14_Pos) /*!< 0x00400000 */ +#define ADC_SMPR_SMPSEL14 ADC_SMPR_SMPSEL14_Msk /*!< ADC channel 14 sampling time selection */ +#define ADC_SMPR_SMPSEL15_Pos (23U) +#define ADC_SMPR_SMPSEL15_Msk (0x1UL << ADC_SMPR_SMPSEL15_Pos) /*!< 0x00800000 */ +#define ADC_SMPR_SMPSEL15 ADC_SMPR_SMPSEL15_Msk /*!< ADC channel 15 sampling time selection */ +#define ADC_SMPR_SMPSEL16_Pos (24U) +#define ADC_SMPR_SMPSEL16_Msk (0x1UL << ADC_SMPR_SMPSEL16_Pos) /*!< 0x01000000 */ +#define ADC_SMPR_SMPSEL16 ADC_SMPR_SMPSEL16_Msk /*!< ADC channel 16 sampling time selection */ +#define ADC_SMPR_SMPSEL17_Pos (25U) +#define ADC_SMPR_SMPSEL17_Msk (0x1UL << ADC_SMPR_SMPSEL17_Pos) /*!< 0x02000000 */ +#define ADC_SMPR_SMPSEL17 ADC_SMPR_SMPSEL17_Msk /*!< ADC channel 17 sampling time selection */ +#define ADC_SMPR_SMPSEL18_Pos (26U) +#define ADC_SMPR_SMPSEL18_Msk (0x1UL << ADC_SMPR_SMPSEL18_Pos) /*!< 0x04000000 */ +#define ADC_SMPR_SMPSEL18 ADC_SMPR_SMPSEL18_Msk /*!< ADC channel 18 sampling time selection */ + +/******************** Bit definition for ADC_AWD1TR register *******************/ +#define ADC_AWD1TR_LT1_Pos (0U) +#define ADC_AWD1TR_LT1_Msk (0xFFFUL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000FFF */ +#define ADC_AWD1TR_LT1 ADC_AWD1TR_LT1_Msk /*!< ADC analog watchdog 1 threshold low */ +#define ADC_AWD1TR_LT1_0 (0x001UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000001 */ +#define ADC_AWD1TR_LT1_1 (0x002UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000002 */ +#define ADC_AWD1TR_LT1_2 (0x004UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000004 */ +#define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ +#define ADC_AWD1TR_LT1_4 (0x010UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000010 */ +#define ADC_AWD1TR_LT1_5 (0x020UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000020 */ +#define ADC_AWD1TR_LT1_6 (0x040UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000040 */ +#define ADC_AWD1TR_LT1_7 (0x080UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000080 */ +#define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ +#define ADC_AWD1TR_LT1_9 (0x200UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000200 */ +#define ADC_AWD1TR_LT1_10 (0x400UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000400 */ +#define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ + +#define ADC_AWD1TR_HT1_Pos (16U) +#define ADC_AWD1TR_HT1_Msk (0xFFFUL << ADC_AWD1TR_HT1_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD1TR_HT1 ADC_AWD1TR_HT1_Msk /*!< ADC Analog watchdog 1 threshold high */ +#define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ +#define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ +#define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ +#define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ +#define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ +#define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ +#define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ +#define ADC_AWD1TR_HT1_7 (0x080UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00800000 */ +#define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ +#define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ +#define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ +#define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR1_LT1 ADC_AWD1TR_LT1 +#define ADC_TR1_LT1_0 ADC_AWD1TR_LT1_0 +#define ADC_TR1_LT1_1 ADC_AWD1TR_LT1_1 +#define ADC_TR1_LT1_2 ADC_AWD1TR_LT1_2 +#define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3 +#define ADC_TR1_LT1_4 ADC_AWD1TR_LT1_4 +#define ADC_TR1_LT1_5 ADC_AWD1TR_LT1_5 +#define ADC_TR1_LT1_6 ADC_AWD1TR_LT1_6 +#define ADC_TR1_LT1_7 ADC_AWD1TR_LT1_7 +#define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8 +#define ADC_TR1_LT1_9 ADC_AWD1TR_LT1_9 +#define ADC_TR1_LT1_10 ADC_AWD1TR_LT1_10 +#define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11 + +#define ADC_TR1_HT1 ADC_AWD1TR_HT1 +#define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0 +#define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1 +#define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2 +#define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3 +#define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4 +#define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5 +#define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6 +#define ADC_TR1_HT1_7 ADC_AWD1TR_HT1_7 +#define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8 +#define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9 +#define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10 +#define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11 + +/******************** Bit definition for ADC_AWD2TR register *******************/ +#define ADC_AWD2TR_LT2_Pos (0U) +#define ADC_AWD2TR_LT2_Msk (0xFFFUL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000FFF */ +#define ADC_AWD2TR_LT2 ADC_AWD2TR_LT2_Msk /*!< ADC analog watchdog 2 threshold low */ +#define ADC_AWD2TR_LT2_0 (0x001UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000001 */ +#define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ +#define ADC_AWD2TR_LT2_2 (0x004UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000004 */ +#define ADC_AWD2TR_LT2_3 (0x008UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000008 */ +#define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ +#define ADC_AWD2TR_LT2_5 (0x020UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000020 */ +#define ADC_AWD2TR_LT2_6 (0x040UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000040 */ +#define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ +#define ADC_AWD2TR_LT2_8 (0x100UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000100 */ +#define ADC_AWD2TR_LT2_9 (0x200UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000200 */ +#define ADC_AWD2TR_LT2_10 (0x400UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000400 */ +#define ADC_AWD2TR_LT2_11 (0x800UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000800 */ + +#define ADC_AWD2TR_HT2_Pos (16U) +#define ADC_AWD2TR_HT2_Msk (0xFFFUL << ADC_AWD2TR_HT2_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD2TR_HT2 ADC_AWD2TR_HT2_Msk /*!< ADC analog watchdog 2 threshold high */ +#define ADC_AWD2TR_HT2_0 (0x001UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00010000 */ +#define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ +#define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ +#define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ +#define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ +#define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ +#define ADC_AWD2TR_HT2_6 (0x040UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00400000 */ +#define ADC_AWD2TR_HT2_7 (0x080UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00800000 */ +#define ADC_AWD2TR_HT2_8 (0x100UL << ADC_AWD2TR_HT2_Pos) /*!< 0x01000000 */ +#define ADC_AWD2TR_HT2_9 (0x200UL << ADC_AWD2TR_HT2_Pos) /*!< 0x02000000 */ +#define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ +#define ADC_AWD2TR_HT2_11 (0x800UL << ADC_AWD2TR_HT2_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR2_LT2 ADC_AWD2TR_LT2 +#define ADC_TR2_LT2_0 ADC_AWD2TR_LT2_0 +#define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1 +#define ADC_TR2_LT2_2 ADC_AWD2TR_LT2_2 +#define ADC_TR2_LT2_3 ADC_AWD2TR_LT2_3 +#define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4 +#define ADC_TR2_LT2_5 ADC_AWD2TR_LT2_5 +#define ADC_TR2_LT2_6 ADC_AWD2TR_LT2_6 +#define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7 +#define ADC_TR2_LT2_8 ADC_AWD2TR_LT2_8 +#define ADC_TR2_LT2_9 ADC_AWD2TR_LT2_9 +#define ADC_TR2_LT2_10 ADC_AWD2TR_LT2_10 +#define ADC_TR2_LT2_11 ADC_AWD2TR_LT2_11 + +#define ADC_TR2_HT2 ADC_AWD2TR_HT2 +#define ADC_TR2_HT2_0 ADC_AWD2TR_HT2_0 +#define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1 +#define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2 +#define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3 +#define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4 +#define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5 +#define ADC_TR2_HT2_6 ADC_AWD2TR_HT2_6 +#define ADC_TR2_HT2_7 ADC_AWD2TR_HT2_7 +#define ADC_TR2_HT2_8 ADC_AWD2TR_HT2_8 +#define ADC_TR2_HT2_9 ADC_AWD2TR_HT2_9 +#define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10 +#define ADC_TR2_HT2_11 ADC_AWD2TR_HT2_11 + +/******************** Bit definition for ADC_CHSELR register ****************/ +#define ADC_CHSELR_CHSEL_Pos (0U) +#define ADC_CHSELR_CHSEL_Msk (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos) /*!< 0x0007FFFF */ +#define ADC_CHSELR_CHSEL ADC_CHSELR_CHSEL_Msk /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL18_Pos (18U) +#define ADC_CHSELR_CHSEL18_Msk (0x1UL << ADC_CHSELR_CHSEL18_Pos) /*!< 0x00040000 */ +#define ADC_CHSELR_CHSEL18 ADC_CHSELR_CHSEL18_Msk /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL17_Pos (17U) +#define ADC_CHSELR_CHSEL17_Msk (0x1UL << ADC_CHSELR_CHSEL17_Pos) /*!< 0x00020000 */ +#define ADC_CHSELR_CHSEL17 ADC_CHSELR_CHSEL17_Msk /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL16_Pos (16U) +#define ADC_CHSELR_CHSEL16_Msk (0x1UL << ADC_CHSELR_CHSEL16_Pos) /*!< 0x00010000 */ +#define ADC_CHSELR_CHSEL16 ADC_CHSELR_CHSEL16_Msk /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL15_Pos (15U) +#define ADC_CHSELR_CHSEL15_Msk (0x1UL << ADC_CHSELR_CHSEL15_Pos) /*!< 0x00008000 */ +#define ADC_CHSELR_CHSEL15 ADC_CHSELR_CHSEL15_Msk /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL14_Pos (14U) +#define ADC_CHSELR_CHSEL14_Msk (0x1UL << ADC_CHSELR_CHSEL14_Pos) /*!< 0x00004000 */ +#define ADC_CHSELR_CHSEL14 ADC_CHSELR_CHSEL14_Msk /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL13_Pos (13U) +#define ADC_CHSELR_CHSEL13_Msk (0x1UL << ADC_CHSELR_CHSEL13_Pos) /*!< 0x00002000 */ +#define ADC_CHSELR_CHSEL13 ADC_CHSELR_CHSEL13_Msk /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL12_Pos (12U) +#define ADC_CHSELR_CHSEL12_Msk (0x1UL << ADC_CHSELR_CHSEL12_Pos) /*!< 0x00001000 */ +#define ADC_CHSELR_CHSEL12 ADC_CHSELR_CHSEL12_Msk /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL11_Pos (11U) +#define ADC_CHSELR_CHSEL11_Msk (0x1UL << ADC_CHSELR_CHSEL11_Pos) /*!< 0x00000800 */ +#define ADC_CHSELR_CHSEL11 ADC_CHSELR_CHSEL11_Msk /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL10_Pos (10U) +#define ADC_CHSELR_CHSEL10_Msk (0x1UL << ADC_CHSELR_CHSEL10_Pos) /*!< 0x00000400 */ +#define ADC_CHSELR_CHSEL10 ADC_CHSELR_CHSEL10_Msk /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL9_Pos (9U) +#define ADC_CHSELR_CHSEL9_Msk (0x1UL << ADC_CHSELR_CHSEL9_Pos) /*!< 0x00000200 */ +#define ADC_CHSELR_CHSEL9 ADC_CHSELR_CHSEL9_Msk /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL8_Pos (8U) +#define ADC_CHSELR_CHSEL8_Msk (0x1UL << ADC_CHSELR_CHSEL8_Pos) /*!< 0x00000100 */ +#define ADC_CHSELR_CHSEL8 ADC_CHSELR_CHSEL8_Msk /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL7_Pos (7U) +#define ADC_CHSELR_CHSEL7_Msk (0x1UL << ADC_CHSELR_CHSEL7_Pos) /*!< 0x00000080 */ +#define ADC_CHSELR_CHSEL7 ADC_CHSELR_CHSEL7_Msk /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL6_Pos (6U) +#define ADC_CHSELR_CHSEL6_Msk (0x1UL << ADC_CHSELR_CHSEL6_Pos) /*!< 0x00000040 */ +#define ADC_CHSELR_CHSEL6 ADC_CHSELR_CHSEL6_Msk /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL5_Pos (5U) +#define ADC_CHSELR_CHSEL5_Msk (0x1UL << ADC_CHSELR_CHSEL5_Pos) /*!< 0x00000020 */ +#define ADC_CHSELR_CHSEL5 ADC_CHSELR_CHSEL5_Msk /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL4_Pos (4U) +#define ADC_CHSELR_CHSEL4_Msk (0x1UL << ADC_CHSELR_CHSEL4_Pos) /*!< 0x00000010 */ +#define ADC_CHSELR_CHSEL4 ADC_CHSELR_CHSEL4_Msk /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL3_Pos (3U) +#define ADC_CHSELR_CHSEL3_Msk (0x1UL << ADC_CHSELR_CHSEL3_Pos) /*!< 0x00000008 */ +#define ADC_CHSELR_CHSEL3 ADC_CHSELR_CHSEL3_Msk /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL2_Pos (2U) +#define ADC_CHSELR_CHSEL2_Msk (0x1UL << ADC_CHSELR_CHSEL2_Pos) /*!< 0x00000004 */ +#define ADC_CHSELR_CHSEL2 ADC_CHSELR_CHSEL2_Msk /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL1_Pos (1U) +#define ADC_CHSELR_CHSEL1_Msk (0x1UL << ADC_CHSELR_CHSEL1_Pos) /*!< 0x00000002 */ +#define ADC_CHSELR_CHSEL1 ADC_CHSELR_CHSEL1_Msk /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL0_Pos (0U) +#define ADC_CHSELR_CHSEL0_Msk (0x1UL << ADC_CHSELR_CHSEL0_Pos) /*!< 0x00000001 */ +#define ADC_CHSELR_CHSEL0 ADC_CHSELR_CHSEL0_Msk /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */ + +#define ADC_CHSELR_SQ_ALL_Pos (0U) +#define ADC_CHSELR_SQ_ALL_Msk (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */ +#define ADC_CHSELR_SQ_ALL ADC_CHSELR_SQ_ALL_Msk /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */ + +#define ADC_CHSELR_SQ8_Pos (28U) +#define ADC_CHSELR_SQ8_Msk (0xFUL << ADC_CHSELR_SQ8_Pos) /*!< 0xF0000000 */ +#define ADC_CHSELR_SQ8 ADC_CHSELR_SQ8_Msk /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ8_0 (0x1UL << ADC_CHSELR_SQ8_Pos) /*!< 0x10000000 */ +#define ADC_CHSELR_SQ8_1 (0x2UL << ADC_CHSELR_SQ8_Pos) /*!< 0x20000000 */ +#define ADC_CHSELR_SQ8_2 (0x4UL << ADC_CHSELR_SQ8_Pos) /*!< 0x40000000 */ +#define ADC_CHSELR_SQ8_3 (0x8UL << ADC_CHSELR_SQ8_Pos) /*!< 0x80000000 */ + +#define ADC_CHSELR_SQ7_Pos (24U) +#define ADC_CHSELR_SQ7_Msk (0xFUL << ADC_CHSELR_SQ7_Pos) /*!< 0x0F000000 */ +#define ADC_CHSELR_SQ7 ADC_CHSELR_SQ7_Msk /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ7_0 (0x1UL << ADC_CHSELR_SQ7_Pos) /*!< 0x01000000 */ +#define ADC_CHSELR_SQ7_1 (0x2UL << ADC_CHSELR_SQ7_Pos) /*!< 0x02000000 */ +#define ADC_CHSELR_SQ7_2 (0x4UL << ADC_CHSELR_SQ7_Pos) /*!< 0x04000000 */ +#define ADC_CHSELR_SQ7_3 (0x8UL << ADC_CHSELR_SQ7_Pos) /*!< 0x08000000 */ + +#define ADC_CHSELR_SQ6_Pos (20U) +#define ADC_CHSELR_SQ6_Msk (0xFUL << ADC_CHSELR_SQ6_Pos) /*!< 0x00F00000 */ +#define ADC_CHSELR_SQ6 ADC_CHSELR_SQ6_Msk /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ6_0 (0x1UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00100000 */ +#define ADC_CHSELR_SQ6_1 (0x2UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00200000 */ +#define ADC_CHSELR_SQ6_2 (0x4UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00400000 */ +#define ADC_CHSELR_SQ6_3 (0x8UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00800000 */ + +#define ADC_CHSELR_SQ5_Pos (16U) +#define ADC_CHSELR_SQ5_Msk (0xFUL << ADC_CHSELR_SQ5_Pos) /*!< 0x000F0000 */ +#define ADC_CHSELR_SQ5 ADC_CHSELR_SQ5_Msk /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ5_0 (0x1UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00010000 */ +#define ADC_CHSELR_SQ5_1 (0x2UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00020000 */ +#define ADC_CHSELR_SQ5_2 (0x4UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00040000 */ +#define ADC_CHSELR_SQ5_3 (0x8UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00080000 */ + +#define ADC_CHSELR_SQ4_Pos (12U) +#define ADC_CHSELR_SQ4_Msk (0xFUL << ADC_CHSELR_SQ4_Pos) /*!< 0x0000F000 */ +#define ADC_CHSELR_SQ4 ADC_CHSELR_SQ4_Msk /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ4_0 (0x1UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00001000 */ +#define ADC_CHSELR_SQ4_1 (0x2UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00002000 */ +#define ADC_CHSELR_SQ4_2 (0x4UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00004000 */ +#define ADC_CHSELR_SQ4_3 (0x8UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00008000 */ + +#define ADC_CHSELR_SQ3_Pos (8U) +#define ADC_CHSELR_SQ3_Msk (0xFUL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000F00 */ +#define ADC_CHSELR_SQ3 ADC_CHSELR_SQ3_Msk /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ3_0 (0x1UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000100 */ +#define ADC_CHSELR_SQ3_1 (0x2UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000200 */ +#define ADC_CHSELR_SQ3_2 (0x4UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000400 */ +#define ADC_CHSELR_SQ3_3 (0x8UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000800 */ + +#define ADC_CHSELR_SQ2_Pos (4U) +#define ADC_CHSELR_SQ2_Msk (0xFUL << ADC_CHSELR_SQ2_Pos) /*!< 0x000000F0 */ +#define ADC_CHSELR_SQ2 ADC_CHSELR_SQ2_Msk /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ2_0 (0x1UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000010 */ +#define ADC_CHSELR_SQ2_1 (0x2UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000020 */ +#define ADC_CHSELR_SQ2_2 (0x4UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000040 */ +#define ADC_CHSELR_SQ2_3 (0x8UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000080 */ + +#define ADC_CHSELR_SQ1_Pos (0U) +#define ADC_CHSELR_SQ1_Msk (0xFUL << ADC_CHSELR_SQ1_Pos) /*!< 0x0000000F */ +#define ADC_CHSELR_SQ1 ADC_CHSELR_SQ1_Msk /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ1_0 (0x1UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000001 */ +#define ADC_CHSELR_SQ1_1 (0x2UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000002 */ +#define ADC_CHSELR_SQ1_2 (0x4UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000004 */ +#define ADC_CHSELR_SQ1_3 (0x8UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000008 */ + +/******************** Bit definition for ADC_AWD3TR register *******************/ +#define ADC_AWD3TR_LT3_Pos (0U) +#define ADC_AWD3TR_LT3_Msk (0xFFFUL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000FFF */ +#define ADC_AWD3TR_LT3 ADC_AWD3TR_LT3_Msk /*!< ADC analog watchdog 3 threshold low */ +#define ADC_AWD3TR_LT3_0 (0x001UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000001 */ +#define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ +#define ADC_AWD3TR_LT3_2 (0x004UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000004 */ +#define ADC_AWD3TR_LT3_3 (0x008UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000008 */ +#define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ +#define ADC_AWD3TR_LT3_5 (0x020UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000020 */ +#define ADC_AWD3TR_LT3_6 (0x040UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000040 */ +#define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ +#define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ +#define ADC_AWD3TR_LT3_9 (0x200UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000200 */ +#define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ +#define ADC_AWD3TR_LT3_11 (0x800UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000800 */ + +#define ADC_AWD3TR_HT3_Pos (16U) +#define ADC_AWD3TR_HT3_Msk (0xFFFUL << ADC_AWD3TR_HT3_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD3TR_HT3 ADC_AWD3TR_HT3_Msk /*!< ADC analog watchdog 3 threshold high */ +#define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ +#define ADC_AWD3TR_HT3_1 (0x002UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00020000 */ +#define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ +#define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ +#define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ +#define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ +#define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ +#define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ +#define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ +#define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ +#define ADC_AWD3TR_HT3_10 (0x400UL << ADC_AWD3TR_HT3_Pos) /*!< 0x04000000 */ +#define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR3_LT3 ADC_AWD3TR_LT3 +#define ADC_TR3_LT3_0 ADC_AWD3TR_LT3_0 +#define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1 +#define ADC_TR3_LT3_2 ADC_AWD3TR_LT3_2 +#define ADC_TR3_LT3_3 ADC_AWD3TR_LT3_3 +#define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4 +#define ADC_TR3_LT3_5 ADC_AWD3TR_LT3_5 +#define ADC_TR3_LT3_6 ADC_AWD3TR_LT3_6 +#define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7 +#define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8 +#define ADC_TR3_LT3_9 ADC_AWD3TR_LT3_9 +#define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10 +#define ADC_TR3_LT3_11 ADC_AWD3TR_LT3_11 + +#define ADC_TR3_HT3 ADC_AWD3TR_HT3 +#define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0 +#define ADC_TR3_HT3_1 ADC_AWD3TR_HT3_1 +#define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2 +#define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3 +#define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4 +#define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5 +#define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6 +#define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7 +#define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8 +#define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9 +#define ADC_TR3_HT3_10 ADC_AWD3TR_HT3_10 +#define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11 + +/******************** Bit definition for ADC_DR register ********************/ +#define ADC_DR_DATA_Pos (0U) +#define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */ +#define ADC_DR_DATA ADC_DR_DATA_Msk /*!< ADC group regular conversion data */ +#define ADC_DR_DATA_0 (0x0001UL << ADC_DR_DATA_Pos) /*!< 0x00000001 */ +#define ADC_DR_DATA_1 (0x0002UL << ADC_DR_DATA_Pos) /*!< 0x00000002 */ +#define ADC_DR_DATA_2 (0x0004UL << ADC_DR_DATA_Pos) /*!< 0x00000004 */ +#define ADC_DR_DATA_3 (0x0008UL << ADC_DR_DATA_Pos) /*!< 0x00000008 */ +#define ADC_DR_DATA_4 (0x0010UL << ADC_DR_DATA_Pos) /*!< 0x00000010 */ +#define ADC_DR_DATA_5 (0x0020UL << ADC_DR_DATA_Pos) /*!< 0x00000020 */ +#define ADC_DR_DATA_6 (0x0040UL << ADC_DR_DATA_Pos) /*!< 0x00000040 */ +#define ADC_DR_DATA_7 (0x0080UL << ADC_DR_DATA_Pos) /*!< 0x00000080 */ +#define ADC_DR_DATA_8 (0x0100UL << ADC_DR_DATA_Pos) /*!< 0x00000100 */ +#define ADC_DR_DATA_9 (0x0200UL << ADC_DR_DATA_Pos) /*!< 0x00000200 */ +#define ADC_DR_DATA_10 (0x0400UL << ADC_DR_DATA_Pos) /*!< 0x00000400 */ +#define ADC_DR_DATA_11 (0x0800UL << ADC_DR_DATA_Pos) /*!< 0x00000800 */ +#define ADC_DR_DATA_12 (0x1000UL << ADC_DR_DATA_Pos) /*!< 0x00001000 */ +#define ADC_DR_DATA_13 (0x2000UL << ADC_DR_DATA_Pos) /*!< 0x00002000 */ +#define ADC_DR_DATA_14 (0x4000UL << ADC_DR_DATA_Pos) /*!< 0x00004000 */ +#define ADC_DR_DATA_15 (0x8000UL << ADC_DR_DATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_AWD2CR register ****************/ +#define ADC_AWD2CR_AWD2CH_Pos (0U) +#define ADC_AWD2CR_AWD2CH_Msk (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk /*!< ADC analog watchdog 2 monitored channel selection */ +#define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_AWD3CR register ****************/ +#define ADC_AWD3CR_AWD3CH_Pos (0U) +#define ADC_AWD3CR_AWD3CH_Msk (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk /*!< ADC analog watchdog 3 monitored channel selection */ +#define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_CALFACT register ***************/ +#define ADC_CALFACT_CALFACT_Pos (0U) +#define ADC_CALFACT_CALFACT_Msk (0x7FUL << ADC_CALFACT_CALFACT_Pos) /*!< 0x0000007F */ +#define ADC_CALFACT_CALFACT ADC_CALFACT_CALFACT_Msk /*!< ADC calibration factor in single-ended mode */ +#define ADC_CALFACT_CALFACT_0 (0x01UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000001 */ +#define ADC_CALFACT_CALFACT_1 (0x02UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000002 */ +#define ADC_CALFACT_CALFACT_2 (0x04UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000004 */ +#define ADC_CALFACT_CALFACT_3 (0x08UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000008 */ +#define ADC_CALFACT_CALFACT_4 (0x10UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000010 */ +#define ADC_CALFACT_CALFACT_5 (0x20UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000020 */ +#define ADC_CALFACT_CALFACT_6 (0x40UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000040 */ + +/************************* ADC Common registers *****************************/ +/******************** Bit definition for ADC_CCR register *******************/ +#define ADC_CCR_PRESC_Pos (18U) +#define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003C0000 */ +#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< ADC common clock prescaler, only for clock source asynchronous */ +#define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00040000 */ +#define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00080000 */ +#define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00100000 */ +#define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00200000 */ + +#define ADC_CCR_VREFEN_Pos (22U) +#define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ +#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< ADC internal path to VrefInt enable */ +#define ADC_CCR_TSEN_Pos (23U) +#define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ +#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< ADC internal path to temperature sensor enable */ +#define ADC_CCR_VBATEN_Pos (24U) +#define ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos) /*!< 0x01000000 */ +#define ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk /*!< ADC internal path to battery voltage enable */ + +/* Legacy */ +#define ADC_CCR_LFMEN_Pos (25U) +#define ADC_CCR_LFMEN_Msk (0x1UL << ADC_CCR_LFMEN_Pos) /*!< 0x02000000 */ +#define ADC_CCR_LFMEN ADC_CCR_LFMEN_Msk /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */ + + +/******************************************************************************/ +/* */ +/* CRC calculation unit */ +/* */ +/******************************************************************************/ +/******************* Bit definition for CRC_DR register *********************/ +#define CRC_DR_DR_Pos (0U) +#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ + +/******************* Bit definition for CRC_IDR register ********************/ +#define CRC_IDR_IDR_Pos (0U) +#define CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 32-bits data register bits */ + +/******************** Bit definition for CRC_CR register ********************/ +#define CRC_CR_RESET_Pos (0U) +#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ +#define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */ +#define CRC_CR_POLYSIZE_Pos (3U) +#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */ +#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */ +#define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */ +#define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */ +#define CRC_CR_REV_IN_Pos (5U) +#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */ +#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */ +#define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */ +#define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */ +#define CRC_CR_REV_OUT_Pos (7U) +#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */ +#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */ + +/******************* Bit definition for CRC_INIT register *******************/ +#define CRC_INIT_INIT_Pos (0U) +#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */ +#define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */ + +/******************* Bit definition for CRC_POL register ********************/ +#define CRC_POL_POL_Pos (0U) +#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */ +#define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */ + + + +/******************************************************************************/ +/* */ +/* Debug MCU */ +/* */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* DMA Controller (DMA) */ +/* */ +/******************************************************************************/ + +/******************* Bit definition for DMA_ISR register ********************/ +#define DMA_ISR_GIF1_Pos (0U) +#define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */ +#define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk /*!< Channel 1 Global interrupt flag */ +#define DMA_ISR_TCIF1_Pos (1U) +#define DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos) /*!< 0x00000002 */ +#define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk /*!< Channel 1 Transfer Complete flag */ +#define DMA_ISR_HTIF1_Pos (2U) +#define DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos) /*!< 0x00000004 */ +#define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk /*!< Channel 1 Half Transfer flag */ +#define DMA_ISR_TEIF1_Pos (3U) +#define DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos) /*!< 0x00000008 */ +#define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk /*!< Channel 1 Transfer Error flag */ +#define DMA_ISR_GIF2_Pos (4U) +#define DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos) /*!< 0x00000010 */ +#define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk /*!< Channel 2 Global interrupt flag */ +#define DMA_ISR_TCIF2_Pos (5U) +#define DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos) /*!< 0x00000020 */ +#define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk /*!< Channel 2 Transfer Complete flag */ +#define DMA_ISR_HTIF2_Pos (6U) +#define DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos) /*!< 0x00000040 */ +#define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk /*!< Channel 2 Half Transfer flag */ +#define DMA_ISR_TEIF2_Pos (7U) +#define DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos) /*!< 0x00000080 */ +#define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk /*!< Channel 2 Transfer Error flag */ +#define DMA_ISR_GIF3_Pos (8U) +#define DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos) /*!< 0x00000100 */ +#define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk /*!< Channel 3 Global interrupt flag */ +#define DMA_ISR_TCIF3_Pos (9U) +#define DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos) /*!< 0x00000200 */ +#define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk /*!< Channel 3 Transfer Complete flag */ +#define DMA_ISR_HTIF3_Pos (10U) +#define DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos) /*!< 0x00000400 */ +#define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk /*!< Channel 3 Half Transfer flag */ +#define DMA_ISR_TEIF3_Pos (11U) +#define DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos) /*!< 0x00000800 */ +#define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk /*!< Channel 3 Transfer Error flag */ +#define DMA_ISR_GIF4_Pos (12U) +#define DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos) /*!< 0x00001000 */ +#define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk /*!< Channel 4 Global interrupt flag */ +#define DMA_ISR_TCIF4_Pos (13U) +#define DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos) /*!< 0x00002000 */ +#define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk /*!< Channel 4 Transfer Complete flag */ +#define DMA_ISR_HTIF4_Pos (14U) +#define DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos) /*!< 0x00004000 */ +#define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk /*!< Channel 4 Half Transfer flag */ +#define DMA_ISR_TEIF4_Pos (15U) +#define DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos) /*!< 0x00008000 */ +#define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk /*!< Channel 4 Transfer Error flag */ +#define DMA_ISR_GIF5_Pos (16U) +#define DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos) /*!< 0x00010000 */ +#define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk /*!< Channel 5 Global interrupt flag */ +#define DMA_ISR_TCIF5_Pos (17U) +#define DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos) /*!< 0x00020000 */ +#define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk /*!< Channel 5 Transfer Complete flag */ +#define DMA_ISR_HTIF5_Pos (18U) +#define DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos) /*!< 0x00040000 */ +#define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk /*!< Channel 5 Half Transfer flag */ +#define DMA_ISR_TEIF5_Pos (19U) +#define DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos) /*!< 0x00080000 */ +#define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk /*!< Channel 5 Transfer Error flag */ +#define DMA_ISR_GIF6_Pos (20U) +#define DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos) /*!< 0x00100000 */ +#define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk /*!< Channel 6 Global interrupt flag */ +#define DMA_ISR_TCIF6_Pos (21U) +#define DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos) /*!< 0x00200000 */ +#define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk /*!< Channel 6 Transfer Complete flag */ +#define DMA_ISR_HTIF6_Pos (22U) +#define DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos) /*!< 0x00400000 */ +#define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk /*!< Channel 6 Half Transfer flag */ +#define DMA_ISR_TEIF6_Pos (23U) +#define DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos) /*!< 0x00800000 */ +#define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk /*!< Channel 6 Transfer Error flag */ +#define DMA_ISR_GIF7_Pos (24U) +#define DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos) /*!< 0x01000000 */ +#define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk /*!< Channel 7 Global interrupt flag */ +#define DMA_ISR_TCIF7_Pos (25U) +#define DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos) /*!< 0x02000000 */ +#define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk /*!< Channel 7 Transfer Complete flag */ +#define DMA_ISR_HTIF7_Pos (26U) +#define DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos) /*!< 0x04000000 */ +#define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk /*!< Channel 7 Half Transfer flag */ +#define DMA_ISR_TEIF7_Pos (27U) +#define DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos) /*!< 0x08000000 */ +#define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk /*!< Channel 7 Transfer Error flag */ + +/******************* Bit definition for DMA_IFCR register *******************/ +#define DMA_IFCR_CGIF1_Pos (0U) +#define DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos) /*!< 0x00000001 */ +#define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk /*!< Channel 1 Global interrupt clearr */ +#define DMA_IFCR_CTCIF1_Pos (1U) +#define DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos) /*!< 0x00000002 */ +#define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk /*!< Channel 1 Transfer Complete clear */ +#define DMA_IFCR_CHTIF1_Pos (2U) +#define DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos) /*!< 0x00000004 */ +#define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk /*!< Channel 1 Half Transfer clear */ +#define DMA_IFCR_CTEIF1_Pos (3U) +#define DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos) /*!< 0x00000008 */ +#define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk /*!< Channel 1 Transfer Error clear */ +#define DMA_IFCR_CGIF2_Pos (4U) +#define DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos) /*!< 0x00000010 */ +#define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk /*!< Channel 2 Global interrupt clear */ +#define DMA_IFCR_CTCIF2_Pos (5U) +#define DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos) /*!< 0x00000020 */ +#define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk /*!< Channel 2 Transfer Complete clear */ +#define DMA_IFCR_CHTIF2_Pos (6U) +#define DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos) /*!< 0x00000040 */ +#define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk /*!< Channel 2 Half Transfer clear */ +#define DMA_IFCR_CTEIF2_Pos (7U) +#define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */ +#define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk /*!< Channel 2 Transfer Error clear */ +#define DMA_IFCR_CGIF3_Pos (8U) +#define DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos) /*!< 0x00000100 */ +#define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk /*!< Channel 3 Global interrupt clear */ +#define DMA_IFCR_CTCIF3_Pos (9U) +#define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */ +#define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk /*!< Channel 3 Transfer Complete clear */ +#define DMA_IFCR_CHTIF3_Pos (10U) +#define DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos) /*!< 0x00000400 */ +#define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk /*!< Channel 3 Half Transfer clear */ +#define DMA_IFCR_CTEIF3_Pos (11U) +#define DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos) /*!< 0x00000800 */ +#define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk /*!< Channel 3 Transfer Error clear */ +#define DMA_IFCR_CGIF4_Pos (12U) +#define DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos) /*!< 0x00001000 */ +#define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk /*!< Channel 4 Global interrupt clear */ +#define DMA_IFCR_CTCIF4_Pos (13U) +#define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */ +#define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk /*!< Channel 4 Transfer Complete clear */ +#define DMA_IFCR_CHTIF4_Pos (14U) +#define DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos) /*!< 0x00004000 */ +#define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk /*!< Channel 4 Half Transfer clear */ +#define DMA_IFCR_CTEIF4_Pos (15U) +#define DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos) /*!< 0x00008000 */ +#define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk /*!< Channel 4 Transfer Error clear */ +#define DMA_IFCR_CGIF5_Pos (16U) +#define DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos) /*!< 0x00010000 */ +#define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk /*!< Channel 5 Global interrupt clear */ +#define DMA_IFCR_CTCIF5_Pos (17U) +#define DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos) /*!< 0x00020000 */ +#define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk /*!< Channel 5 Transfer Complete clear */ +#define DMA_IFCR_CHTIF5_Pos (18U) +#define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */ +#define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk /*!< Channel 5 Half Transfer clear */ +#define DMA_IFCR_CTEIF5_Pos (19U) +#define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */ +#define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Transfer Error clear */ +#define DMA_IFCR_CGIF6_Pos (20U) +#define DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos) /*!< 0x00100000 */ +#define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk /*!< Channel 6 Global interrupt clear */ +#define DMA_IFCR_CTCIF6_Pos (21U) +#define DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos) /*!< 0x00200000 */ +#define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk /*!< Channel 6 Transfer Complete clear */ +#define DMA_IFCR_CHTIF6_Pos (22U) +#define DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos) /*!< 0x00400000 */ +#define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk /*!< Channel 6 Half Transfer clear */ +#define DMA_IFCR_CTEIF6_Pos (23U) +#define DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos) /*!< 0x00800000 */ +#define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk /*!< Channel 6 Transfer Error clear */ +#define DMA_IFCR_CGIF7_Pos (24U) +#define DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos) /*!< 0x01000000 */ +#define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk /*!< Channel 7 Global interrupt clear */ +#define DMA_IFCR_CTCIF7_Pos (25U) +#define DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos) /*!< 0x02000000 */ +#define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk /*!< Channel 7 Transfer Complete clear */ +#define DMA_IFCR_CHTIF7_Pos (26U) +#define DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos) /*!< 0x04000000 */ +#define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk /*!< Channel 7 Half Transfer clear */ +#define DMA_IFCR_CTEIF7_Pos (27U) +#define DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos) /*!< 0x08000000 */ +#define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk /*!< Channel 7 Transfer Error clear */ + +/******************* Bit definition for DMA_CCR register ********************/ +#define DMA_CCR_EN_Pos (0U) +#define DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos) /*!< 0x00000001 */ +#define DMA_CCR_EN DMA_CCR_EN_Msk /*!< Channel enable */ +#define DMA_CCR_TCIE_Pos (1U) +#define DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos) /*!< 0x00000002 */ +#define DMA_CCR_TCIE DMA_CCR_TCIE_Msk /*!< Transfer complete interrupt enable */ +#define DMA_CCR_HTIE_Pos (2U) +#define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */ +#define DMA_CCR_HTIE DMA_CCR_HTIE_Msk /*!< Half Transfer interrupt enable */ +#define DMA_CCR_TEIE_Pos (3U) +#define DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos) /*!< 0x00000008 */ +#define DMA_CCR_TEIE DMA_CCR_TEIE_Msk /*!< Transfer error interrupt enable */ +#define DMA_CCR_DIR_Pos (4U) +#define DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos) /*!< 0x00000010 */ +#define DMA_CCR_DIR DMA_CCR_DIR_Msk /*!< Data transfer direction */ +#define DMA_CCR_CIRC_Pos (5U) +#define DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos) /*!< 0x00000020 */ +#define DMA_CCR_CIRC DMA_CCR_CIRC_Msk /*!< Circular mode */ +#define DMA_CCR_PINC_Pos (6U) +#define DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos) /*!< 0x00000040 */ +#define DMA_CCR_PINC DMA_CCR_PINC_Msk /*!< Peripheral increment mode */ +#define DMA_CCR_MINC_Pos (7U) +#define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */ +#define DMA_CCR_MINC DMA_CCR_MINC_Msk /*!< Memory increment mode */ + +#define DMA_CCR_PSIZE_Pos (8U) +#define DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000300 */ +#define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk /*!< PSIZE[1:0] bits (Peripheral size) */ +#define DMA_CCR_PSIZE_0 (0x1UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000100 */ +#define DMA_CCR_PSIZE_1 (0x2UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000200 */ + +#define DMA_CCR_MSIZE_Pos (10U) +#define DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000C00 */ +#define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk /*!< MSIZE[1:0] bits (Memory size) */ +#define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ +#define DMA_CCR_MSIZE_1 (0x2UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000800 */ + +#define DMA_CCR_PL_Pos (12U) +#define DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos) /*!< 0x00003000 */ +#define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Channel Priority level)*/ +#define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ +#define DMA_CCR_PL_1 (0x2UL << DMA_CCR_PL_Pos) /*!< 0x00002000 */ + +#define DMA_CCR_MEM2MEM_Pos (14U) +#define DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos) /*!< 0x00004000 */ +#define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk /*!< Memory to memory mode */ + +/****************** Bit definition for DMA_CNDTR register *******************/ +#define DMA_CNDTR_NDT_Pos (0U) +#define DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos) /*!< 0x0000FFFF */ +#define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk /*!< Number of data to Transfer */ + +/****************** Bit definition for DMA_CPAR register ********************/ +#define DMA_CPAR_PA_Pos (0U) +#define DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CPAR_PA DMA_CPAR_PA_Msk /*!< Peripheral Address */ + +/****************** Bit definition for DMA_CMAR register ********************/ +#define DMA_CMAR_MA_Pos (0U) +#define DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CMAR_MA DMA_CMAR_MA_Msk /*!< Memory Address */ + +/******************************************************************************/ +/* */ +/* DMAMUX Controller */ +/* */ +/******************************************************************************/ +/******************** Bits definition for DMAMUX_CxCR register **************/ +#define DMAMUX_CxCR_DMAREQ_ID_Pos (0U) +#define DMAMUX_CxCR_DMAREQ_ID_Msk (0x3FUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x0000003F */ +#define DMAMUX_CxCR_DMAREQ_ID DMAMUX_CxCR_DMAREQ_ID_Msk /*!< DMA Request ID */ +#define DMAMUX_CxCR_DMAREQ_ID_0 (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_CxCR_DMAREQ_ID_1 (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_CxCR_DMAREQ_ID_2 (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_CxCR_DMAREQ_ID_3 (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_CxCR_DMAREQ_ID_4 (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_CxCR_DMAREQ_ID_5 (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */ +#define DMAMUX_CxCR_DMAREQ_ID_6 (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */ +#define DMAMUX_CxCR_SOIE_Pos (8U) +#define DMAMUX_CxCR_SOIE_Msk (0x1UL << DMAMUX_CxCR_SOIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_CxCR_SOIE DMAMUX_CxCR_SOIE_Msk /*!< Synchro overrun interrupt enable */ +#define DMAMUX_CxCR_EGE_Pos (9U) +#define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */ +#define DMAMUX_CxCR_EGE DMAMUX_CxCR_EGE_Msk /*!< Event generation interrupt enable */ +#define DMAMUX_CxCR_SE_Pos (16U) +#define DMAMUX_CxCR_SE_Msk (0x1UL << DMAMUX_CxCR_SE_Pos) /*!< 0x00010000 */ +#define DMAMUX_CxCR_SE DMAMUX_CxCR_SE_Msk /*!< Synchronization enable */ +#define DMAMUX_CxCR_SPOL_Pos (17U) +#define DMAMUX_CxCR_SPOL_Msk (0x3UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_CxCR_SPOL DMAMUX_CxCR_SPOL_Msk /*!< Synchronization polarity */ +#define DMAMUX_CxCR_SPOL_0 (0x1UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_CxCR_SPOL_1 (0x2UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_CxCR_NBREQ_Pos (19U) +#define DMAMUX_CxCR_NBREQ_Msk (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_CxCR_NBREQ DMAMUX_CxCR_NBREQ_Msk /*!< Number of request */ +#define DMAMUX_CxCR_NBREQ_0 (0x01UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_CxCR_NBREQ_1 (0x02UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_CxCR_NBREQ_2 (0x04UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_CxCR_NBREQ_3 (0x08UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_CxCR_NBREQ_4 (0x10UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */ +#define DMAMUX_CxCR_SYNC_ID_Pos (24U) +#define DMAMUX_CxCR_SYNC_ID_Msk (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */ +#define DMAMUX_CxCR_SYNC_ID DMAMUX_CxCR_SYNC_ID_Msk /*!< Synchronization ID */ +#define DMAMUX_CxCR_SYNC_ID_0 (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */ +#define DMAMUX_CxCR_SYNC_ID_1 (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */ +#define DMAMUX_CxCR_SYNC_ID_2 (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */ +#define DMAMUX_CxCR_SYNC_ID_3 (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */ +#define DMAMUX_CxCR_SYNC_ID_4 (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */ + +/******************* Bits definition for DMAMUX_CSR register **************/ +#define DMAMUX_CSR_SOF0_Pos (0U) +#define DMAMUX_CSR_SOF0_Msk (0x1UL << DMAMUX_CSR_SOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0_Msk /*!< Synchronization Overrun Flag 0 */ +#define DMAMUX_CSR_SOF1_Pos (1U) +#define DMAMUX_CSR_SOF1_Msk (0x1UL << DMAMUX_CSR_SOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1_Msk /*!< Synchronization Overrun Flag 1 */ +#define DMAMUX_CSR_SOF2_Pos (2U) +#define DMAMUX_CSR_SOF2_Msk (0x1UL << DMAMUX_CSR_SOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2_Msk /*!< Synchronization Overrun Flag 2 */ +#define DMAMUX_CSR_SOF3_Pos (3U) +#define DMAMUX_CSR_SOF3_Msk (0x1UL << DMAMUX_CSR_SOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3_Msk /*!< Synchronization Overrun Flag 3 */ +#define DMAMUX_CSR_SOF4_Pos (4U) +#define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4_Msk /*!< Synchronization Overrun Flag 4 */ +#define DMAMUX_CSR_SOF5_Pos (5U) +#define DMAMUX_CSR_SOF5_Msk (0x1UL << DMAMUX_CSR_SOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5_Msk /*!< Synchronization Overrun Flag 5 */ +#define DMAMUX_CSR_SOF6_Pos (6U) +#define DMAMUX_CSR_SOF6_Msk (0x1UL << DMAMUX_CSR_SOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6_Msk /*!< Synchronization Overrun Flag 6 */ + +/******************** Bits definition for DMAMUX_CFR register **************/ +#define DMAMUX_CFR_CSOF0_Pos (0U) +#define DMAMUX_CFR_CSOF0_Msk (0x1UL << DMAMUX_CFR_CSOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0_Msk /*!< Clear Overrun Flag 0 */ +#define DMAMUX_CFR_CSOF1_Pos (1U) +#define DMAMUX_CFR_CSOF1_Msk (0x1UL << DMAMUX_CFR_CSOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1_Msk /*!< Clear Overrun Flag 1 */ +#define DMAMUX_CFR_CSOF2_Pos (2U) +#define DMAMUX_CFR_CSOF2_Msk (0x1UL << DMAMUX_CFR_CSOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2_Msk /*!< Clear Overrun Flag 2 */ +#define DMAMUX_CFR_CSOF3_Pos (3U) +#define DMAMUX_CFR_CSOF3_Msk (0x1UL << DMAMUX_CFR_CSOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3_Msk /*!< Clear Overrun Flag 3 */ +#define DMAMUX_CFR_CSOF4_Pos (4U) +#define DMAMUX_CFR_CSOF4_Msk (0x1UL << DMAMUX_CFR_CSOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4_Msk /*!< Clear Overrun Flag 4 */ +#define DMAMUX_CFR_CSOF5_Pos (5U) +#define DMAMUX_CFR_CSOF5_Msk (0x1UL << DMAMUX_CFR_CSOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5_Msk /*!< Clear Overrun Flag 5 */ +#define DMAMUX_CFR_CSOF6_Pos (6U) +#define DMAMUX_CFR_CSOF6_Msk (0x1UL << DMAMUX_CFR_CSOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6_Msk /*!< Clear Overrun Flag 6 */ + +/******************** Bits definition for DMAMUX_RGxCR register ************/ +#define DMAMUX_RGxCR_SIG_ID_Pos (0U) +#define DMAMUX_RGxCR_SIG_ID_Msk (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */ +#define DMAMUX_RGxCR_SIG_ID DMAMUX_RGxCR_SIG_ID_Msk /*!< Signal ID */ +#define DMAMUX_RGxCR_SIG_ID_0 (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGxCR_SIG_ID_1 (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGxCR_SIG_ID_2 (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGxCR_SIG_ID_3 (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGxCR_SIG_ID_4 (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_RGxCR_OIE_Pos (8U) +#define DMAMUX_RGxCR_OIE_Msk (0x1UL << DMAMUX_RGxCR_OIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_RGxCR_OIE DMAMUX_RGxCR_OIE_Msk /*!< Overrun interrupt enable */ +#define DMAMUX_RGxCR_GE_Pos (16U) +#define DMAMUX_RGxCR_GE_Msk (0x1UL << DMAMUX_RGxCR_GE_Pos) /*!< 0x00010000 */ +#define DMAMUX_RGxCR_GE DMAMUX_RGxCR_GE_Msk /*!< Generation enable */ +#define DMAMUX_RGxCR_GPOL_Pos (17U) +#define DMAMUX_RGxCR_GPOL_Msk (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_RGxCR_GPOL DMAMUX_RGxCR_GPOL_Msk /*!< Generation polarity */ +#define DMAMUX_RGxCR_GPOL_0 (0x1UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_RGxCR_GPOL_1 (0x2UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_RGxCR_GNBREQ_Pos (19U) +#define DMAMUX_RGxCR_GNBREQ_Msk (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_RGxCR_GNBREQ DMAMUX_RGxCR_GNBREQ_Msk /*!< Number of request */ +#define DMAMUX_RGxCR_GNBREQ_0 (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_RGxCR_GNBREQ_1 (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_RGxCR_GNBREQ_2 (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_RGxCR_GNBREQ_3 (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_RGxCR_GNBREQ_4 (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */ + +/******************** Bits definition for DMAMUX_RGSR register **************/ +#define DMAMUX_RGSR_OF0_Pos (0U) +#define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGSR_OF0 DMAMUX_RGSR_OF0_Msk /*!< Overrun flag 0 */ +#define DMAMUX_RGSR_OF1_Pos (1U) +#define DMAMUX_RGSR_OF1_Msk (0x1UL << DMAMUX_RGSR_OF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGSR_OF1 DMAMUX_RGSR_OF1_Msk /*!< Overrun flag 1 */ +#define DMAMUX_RGSR_OF2_Pos (2U) +#define DMAMUX_RGSR_OF2_Msk (0x1UL << DMAMUX_RGSR_OF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGSR_OF2 DMAMUX_RGSR_OF2_Msk /*!< Overrun flag 2 */ +#define DMAMUX_RGSR_OF3_Pos (3U) +#define DMAMUX_RGSR_OF3_Msk (0x1UL << DMAMUX_RGSR_OF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGSR_OF3 DMAMUX_RGSR_OF3_Msk /*!< Overrun flag 3 */ + +/******************** Bits definition for DMAMUX_RGCFR register **************/ +#define DMAMUX_RGCFR_COF0_Pos (0U) +#define DMAMUX_RGCFR_COF0_Msk (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGCFR_COF0 DMAMUX_RGCFR_COF0_Msk /*!< Clear Overrun flag 0 */ +#define DMAMUX_RGCFR_COF1_Pos (1U) +#define DMAMUX_RGCFR_COF1_Msk (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGCFR_COF1 DMAMUX_RGCFR_COF1_Msk /*!< Clear Overrun flag 1 */ +#define DMAMUX_RGCFR_COF2_Pos (2U) +#define DMAMUX_RGCFR_COF2_Msk (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGCFR_COF2 DMAMUX_RGCFR_COF2_Msk /*!< Clear Overrun flag 2 */ +#define DMAMUX_RGCFR_COF3_Pos (3U) +#define DMAMUX_RGCFR_COF3_Msk (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGCFR_COF3 DMAMUX_RGCFR_COF3_Msk /*!< Clear Overrun flag 3 */ + +/******************************************************************************/ +/* */ +/* External Interrupt/Event Controller */ +/* */ +/******************************************************************************/ +/****************** Bit definition for EXTI_RTSR1 register ******************/ +#define EXTI_RTSR1_RT0_Pos (0U) +#define EXTI_RTSR1_RT0_Msk (0x1UL << EXTI_RTSR1_RT0_Pos) /*!< 0x00000001 */ +#define EXTI_RTSR1_RT0 EXTI_RTSR1_RT0_Msk /*!< Rising trigger configuration for input line 0 */ +#define EXTI_RTSR1_RT1_Pos (1U) +#define EXTI_RTSR1_RT1_Msk (0x1UL << EXTI_RTSR1_RT1_Pos) /*!< 0x00000002 */ +#define EXTI_RTSR1_RT1 EXTI_RTSR1_RT1_Msk /*!< Rising trigger configuration for input line 1 */ +#define EXTI_RTSR1_RT2_Pos (2U) +#define EXTI_RTSR1_RT2_Msk (0x1UL << EXTI_RTSR1_RT2_Pos) /*!< 0x00000004 */ +#define EXTI_RTSR1_RT2 EXTI_RTSR1_RT2_Msk /*!< Rising trigger configuration for input line 2 */ +#define EXTI_RTSR1_RT3_Pos (3U) +#define EXTI_RTSR1_RT3_Msk (0x1UL << EXTI_RTSR1_RT3_Pos) /*!< 0x00000008 */ +#define EXTI_RTSR1_RT3 EXTI_RTSR1_RT3_Msk /*!< Rising trigger configuration for input line 3 */ +#define EXTI_RTSR1_RT4_Pos (4U) +#define EXTI_RTSR1_RT4_Msk (0x1UL << EXTI_RTSR1_RT4_Pos) /*!< 0x00000010 */ +#define EXTI_RTSR1_RT4 EXTI_RTSR1_RT4_Msk /*!< Rising trigger configuration for input line 4 */ +#define EXTI_RTSR1_RT5_Pos (5U) +#define EXTI_RTSR1_RT5_Msk (0x1UL << EXTI_RTSR1_RT5_Pos) /*!< 0x00000020 */ +#define EXTI_RTSR1_RT5 EXTI_RTSR1_RT5_Msk /*!< Rising trigger configuration for input line 5 */ +#define EXTI_RTSR1_RT6_Pos (6U) +#define EXTI_RTSR1_RT6_Msk (0x1UL << EXTI_RTSR1_RT6_Pos) /*!< 0x00000040 */ +#define EXTI_RTSR1_RT6 EXTI_RTSR1_RT6_Msk /*!< Rising trigger configuration for input line 6 */ +#define EXTI_RTSR1_RT7_Pos (7U) +#define EXTI_RTSR1_RT7_Msk (0x1UL << EXTI_RTSR1_RT7_Pos) /*!< 0x00000080 */ +#define EXTI_RTSR1_RT7 EXTI_RTSR1_RT7_Msk /*!< Rising trigger configuration for input line 7 */ +#define EXTI_RTSR1_RT8_Pos (8U) +#define EXTI_RTSR1_RT8_Msk (0x1UL << EXTI_RTSR1_RT8_Pos) /*!< 0x00000100 */ +#define EXTI_RTSR1_RT8 EXTI_RTSR1_RT8_Msk /*!< Rising trigger configuration for input line 8 */ +#define EXTI_RTSR1_RT9_Pos (9U) +#define EXTI_RTSR1_RT9_Msk (0x1UL << EXTI_RTSR1_RT9_Pos) /*!< 0x00000200 */ +#define EXTI_RTSR1_RT9 EXTI_RTSR1_RT9_Msk /*!< Rising trigger configuration for input line 9 */ +#define EXTI_RTSR1_RT10_Pos (10U) +#define EXTI_RTSR1_RT10_Msk (0x1UL << EXTI_RTSR1_RT10_Pos) /*!< 0x00000400 */ +#define EXTI_RTSR1_RT10 EXTI_RTSR1_RT10_Msk /*!< Rising trigger configuration for input line 10 */ +#define EXTI_RTSR1_RT11_Pos (11U) +#define EXTI_RTSR1_RT11_Msk (0x1UL << EXTI_RTSR1_RT11_Pos) /*!< 0x00000800 */ +#define EXTI_RTSR1_RT11 EXTI_RTSR1_RT11_Msk /*!< Rising trigger configuration for input line 11 */ +#define EXTI_RTSR1_RT12_Pos (12U) +#define EXTI_RTSR1_RT12_Msk (0x1UL << EXTI_RTSR1_RT12_Pos) /*!< 0x00001000 */ +#define EXTI_RTSR1_RT12 EXTI_RTSR1_RT12_Msk /*!< Rising trigger configuration for input line 12 */ +#define EXTI_RTSR1_RT13_Pos (13U) +#define EXTI_RTSR1_RT13_Msk (0x1UL << EXTI_RTSR1_RT13_Pos) /*!< 0x00002000 */ +#define EXTI_RTSR1_RT13 EXTI_RTSR1_RT13_Msk /*!< Rising trigger configuration for input line 13 */ +#define EXTI_RTSR1_RT14_Pos (14U) +#define EXTI_RTSR1_RT14_Msk (0x1UL << EXTI_RTSR1_RT14_Pos) /*!< 0x00004000 */ +#define EXTI_RTSR1_RT14 EXTI_RTSR1_RT14_Msk /*!< Rising trigger configuration for input line 14 */ +#define EXTI_RTSR1_RT15_Pos (15U) +#define EXTI_RTSR1_RT15_Msk (0x1UL << EXTI_RTSR1_RT15_Pos) /*!< 0x00008000 */ +#define EXTI_RTSR1_RT15 EXTI_RTSR1_RT15_Msk /*!< Rising trigger configuration for input line 15 */ +#define EXTI_RTSR1_RT16_Pos (16U) +#define EXTI_RTSR1_RT16_Msk (0x1UL << EXTI_RTSR1_RT16_Pos) /*!< 0x00010000 */ +#define EXTI_RTSR1_RT16 EXTI_RTSR1_RT16_Msk /*!< Rising trigger configuration for input line 16 */ + +/****************** Bit definition for EXTI_FTSR1 register ******************/ +#define EXTI_FTSR1_FT0_Pos (0U) +#define EXTI_FTSR1_FT0_Msk (0x1UL << EXTI_FTSR1_FT0_Pos) /*!< 0x00000001 */ +#define EXTI_FTSR1_FT0 EXTI_FTSR1_FT0_Msk /*!< Falling trigger configuration for input line 0 */ +#define EXTI_FTSR1_FT1_Pos (1U) +#define EXTI_FTSR1_FT1_Msk (0x1UL << EXTI_FTSR1_FT1_Pos) /*!< 0x00000002 */ +#define EXTI_FTSR1_FT1 EXTI_FTSR1_FT1_Msk /*!< Falling trigger configuration for input line 1 */ +#define EXTI_FTSR1_FT2_Pos (2U) +#define EXTI_FTSR1_FT2_Msk (0x1UL << EXTI_FTSR1_FT2_Pos) /*!< 0x00000004 */ +#define EXTI_FTSR1_FT2 EXTI_FTSR1_FT2_Msk /*!< Falling trigger configuration for input line 2 */ +#define EXTI_FTSR1_FT3_Pos (3U) +#define EXTI_FTSR1_FT3_Msk (0x1UL << EXTI_FTSR1_FT3_Pos) /*!< 0x00000008 */ +#define EXTI_FTSR1_FT3 EXTI_FTSR1_FT3_Msk /*!< Falling trigger configuration for input line 3 */ +#define EXTI_FTSR1_FT4_Pos (4U) +#define EXTI_FTSR1_FT4_Msk (0x1UL << EXTI_FTSR1_FT4_Pos) /*!< 0x00000010 */ +#define EXTI_FTSR1_FT4 EXTI_FTSR1_FT4_Msk /*!< Falling trigger configuration for input line 4 */ +#define EXTI_FTSR1_FT5_Pos (5U) +#define EXTI_FTSR1_FT5_Msk (0x1UL << EXTI_FTSR1_FT5_Pos) /*!< 0x00000020 */ +#define EXTI_FTSR1_FT5 EXTI_FTSR1_FT5_Msk /*!< Falling trigger configuration for input line 5 */ +#define EXTI_FTSR1_FT6_Pos (6U) +#define EXTI_FTSR1_FT6_Msk (0x1UL << EXTI_FTSR1_FT6_Pos) /*!< 0x00000040 */ +#define EXTI_FTSR1_FT6 EXTI_FTSR1_FT6_Msk /*!< Falling trigger configuration for input line 6 */ +#define EXTI_FTSR1_FT7_Pos (7U) +#define EXTI_FTSR1_FT7_Msk (0x1UL << EXTI_FTSR1_FT7_Pos) /*!< 0x00000080 */ +#define EXTI_FTSR1_FT7 EXTI_FTSR1_FT7_Msk /*!< Falling trigger configuration for input line 7 */ +#define EXTI_FTSR1_FT8_Pos (8U) +#define EXTI_FTSR1_FT8_Msk (0x1UL << EXTI_FTSR1_FT8_Pos) /*!< 0x00000100 */ +#define EXTI_FTSR1_FT8 EXTI_FTSR1_FT8_Msk /*!< Falling trigger configuration for input line 8 */ +#define EXTI_FTSR1_FT9_Pos (9U) +#define EXTI_FTSR1_FT9_Msk (0x1UL << EXTI_FTSR1_FT9_Pos) /*!< 0x00000200 */ +#define EXTI_FTSR1_FT9 EXTI_FTSR1_FT9_Msk /*!< Falling trigger configuration for input line 9 */ +#define EXTI_FTSR1_FT10_Pos (10U) +#define EXTI_FTSR1_FT10_Msk (0x1UL << EXTI_FTSR1_FT10_Pos) /*!< 0x00000400 */ +#define EXTI_FTSR1_FT10 EXTI_FTSR1_FT10_Msk /*!< Falling trigger configuration for input line 10 */ +#define EXTI_FTSR1_FT11_Pos (11U) +#define EXTI_FTSR1_FT11_Msk (0x1UL << EXTI_FTSR1_FT11_Pos) /*!< 0x00000800 */ +#define EXTI_FTSR1_FT11 EXTI_FTSR1_FT11_Msk /*!< Falling trigger configuration for input line 11 */ +#define EXTI_FTSR1_FT12_Pos (12U) +#define EXTI_FTSR1_FT12_Msk (0x1UL << EXTI_FTSR1_FT12_Pos) /*!< 0x00001000 */ +#define EXTI_FTSR1_FT12 EXTI_FTSR1_FT12_Msk /*!< Falling trigger configuration for input line 12 */ +#define EXTI_FTSR1_FT13_Pos (13U) +#define EXTI_FTSR1_FT13_Msk (0x1UL << EXTI_FTSR1_FT13_Pos) /*!< 0x00002000 */ +#define EXTI_FTSR1_FT13 EXTI_FTSR1_FT13_Msk /*!< Falling trigger configuration for input line 13 */ +#define EXTI_FTSR1_FT14_Pos (14U) +#define EXTI_FTSR1_FT14_Msk (0x1UL << EXTI_FTSR1_FT14_Pos) /*!< 0x00004000 */ +#define EXTI_FTSR1_FT14 EXTI_FTSR1_FT14_Msk /*!< Falling trigger configuration for input line 14 */ +#define EXTI_FTSR1_FT15_Pos (15U) +#define EXTI_FTSR1_FT15_Msk (0x1UL << EXTI_FTSR1_FT15_Pos) /*!< 0x00008000 */ +#define EXTI_FTSR1_FT15 EXTI_FTSR1_FT15_Msk /*!< Falling trigger configuration for input line 15 */ +#define EXTI_FTSR1_FT16_Pos (16U) +#define EXTI_FTSR1_FT16_Msk (0x1UL << EXTI_FTSR1_FT16_Pos) /*!< 0x00010000 */ +#define EXTI_FTSR1_FT16 EXTI_FTSR1_FT16_Msk /*!< Falling trigger configuration for input line 16 */ + +/****************** Bit definition for EXTI_SWIER1 register *****************/ +#define EXTI_SWIER1_SWI0_Pos (0U) +#define EXTI_SWIER1_SWI0_Msk (0x1UL << EXTI_SWIER1_SWI0_Pos) /*!< 0x00000001 */ +#define EXTI_SWIER1_SWI0 EXTI_SWIER1_SWI0_Msk /*!< Software Interrupt on line 0 */ +#define EXTI_SWIER1_SWI1_Pos (1U) +#define EXTI_SWIER1_SWI1_Msk (0x1UL << EXTI_SWIER1_SWI1_Pos) /*!< 0x00000002 */ +#define EXTI_SWIER1_SWI1 EXTI_SWIER1_SWI1_Msk /*!< Software Interrupt on line 1 */ +#define EXTI_SWIER1_SWI2_Pos (2U) +#define EXTI_SWIER1_SWI2_Msk (0x1UL << EXTI_SWIER1_SWI2_Pos) /*!< 0x00000004 */ +#define EXTI_SWIER1_SWI2 EXTI_SWIER1_SWI2_Msk /*!< Software Interrupt on line 2 */ +#define EXTI_SWIER1_SWI3_Pos (3U) +#define EXTI_SWIER1_SWI3_Msk (0x1UL << EXTI_SWIER1_SWI3_Pos) /*!< 0x00000008 */ +#define EXTI_SWIER1_SWI3 EXTI_SWIER1_SWI3_Msk /*!< Software Interrupt on line 3 */ +#define EXTI_SWIER1_SWI4_Pos (4U) +#define EXTI_SWIER1_SWI4_Msk (0x1UL << EXTI_SWIER1_SWI4_Pos) /*!< 0x00000010 */ +#define EXTI_SWIER1_SWI4 EXTI_SWIER1_SWI4_Msk /*!< Software Interrupt on line 4 */ +#define EXTI_SWIER1_SWI5_Pos (5U) +#define EXTI_SWIER1_SWI5_Msk (0x1UL << EXTI_SWIER1_SWI5_Pos) /*!< 0x00000020 */ +#define EXTI_SWIER1_SWI5 EXTI_SWIER1_SWI5_Msk /*!< Software Interrupt on line 5 */ +#define EXTI_SWIER1_SWI6_Pos (6U) +#define EXTI_SWIER1_SWI6_Msk (0x1UL << EXTI_SWIER1_SWI6_Pos) /*!< 0x00000040 */ +#define EXTI_SWIER1_SWI6 EXTI_SWIER1_SWI6_Msk /*!< Software Interrupt on line 6 */ +#define EXTI_SWIER1_SWI7_Pos (7U) +#define EXTI_SWIER1_SWI7_Msk (0x1UL << EXTI_SWIER1_SWI7_Pos) /*!< 0x00000080 */ +#define EXTI_SWIER1_SWI7 EXTI_SWIER1_SWI7_Msk /*!< Software Interrupt on line 7 */ +#define EXTI_SWIER1_SWI8_Pos (8U) +#define EXTI_SWIER1_SWI8_Msk (0x1UL << EXTI_SWIER1_SWI8_Pos) /*!< 0x00000100 */ +#define EXTI_SWIER1_SWI8 EXTI_SWIER1_SWI8_Msk /*!< Software Interrupt on line 8 */ +#define EXTI_SWIER1_SWI9_Pos (9U) +#define EXTI_SWIER1_SWI9_Msk (0x1UL << EXTI_SWIER1_SWI9_Pos) /*!< 0x00000200 */ +#define EXTI_SWIER1_SWI9 EXTI_SWIER1_SWI9_Msk /*!< Software Interrupt on line 9 */ +#define EXTI_SWIER1_SWI10_Pos (10U) +#define EXTI_SWIER1_SWI10_Msk (0x1UL << EXTI_SWIER1_SWI10_Pos) /*!< 0x00000400 */ +#define EXTI_SWIER1_SWI10 EXTI_SWIER1_SWI10_Msk /*!< Software Interrupt on line 10 */ +#define EXTI_SWIER1_SWI11_Pos (11U) +#define EXTI_SWIER1_SWI11_Msk (0x1UL << EXTI_SWIER1_SWI11_Pos) /*!< 0x00000800 */ +#define EXTI_SWIER1_SWI11 EXTI_SWIER1_SWI11_Msk /*!< Software Interrupt on line 11 */ +#define EXTI_SWIER1_SWI12_Pos (12U) +#define EXTI_SWIER1_SWI12_Msk (0x1UL << EXTI_SWIER1_SWI12_Pos) /*!< 0x00001000 */ +#define EXTI_SWIER1_SWI12 EXTI_SWIER1_SWI12_Msk /*!< Software Interrupt on line 12 */ +#define EXTI_SWIER1_SWI13_Pos (13U) +#define EXTI_SWIER1_SWI13_Msk (0x1UL << EXTI_SWIER1_SWI13_Pos) /*!< 0x00002000 */ +#define EXTI_SWIER1_SWI13 EXTI_SWIER1_SWI13_Msk /*!< Software Interrupt on line 13 */ +#define EXTI_SWIER1_SWI14_Pos (14U) +#define EXTI_SWIER1_SWI14_Msk (0x1UL << EXTI_SWIER1_SWI14_Pos) /*!< 0x00004000 */ +#define EXTI_SWIER1_SWI14 EXTI_SWIER1_SWI14_Msk /*!< Software Interrupt on line 14 */ +#define EXTI_SWIER1_SWI15_Pos (15U) +#define EXTI_SWIER1_SWI15_Msk (0x1UL << EXTI_SWIER1_SWI15_Pos) /*!< 0x00008000 */ +#define EXTI_SWIER1_SWI15 EXTI_SWIER1_SWI15_Msk /*!< Software Interrupt on line 15 */ +#define EXTI_SWIER1_SWI16_Pos (16U) +#define EXTI_SWIER1_SWI16_Msk (0x1UL << EXTI_SWIER1_SWI16_Pos) /*!< 0x00010000 */ +#define EXTI_SWIER1_SWI16 EXTI_SWIER1_SWI16_Msk /*!< Software Interrupt on line 16 */ + +/******************* Bit definition for EXTI_RPR1 register ******************/ +#define EXTI_RPR1_RPIF0_Pos (0U) +#define EXTI_RPR1_RPIF0_Msk (0x1UL << EXTI_RPR1_RPIF0_Pos) /*!< 0x00000001 */ +#define EXTI_RPR1_RPIF0 EXTI_RPR1_RPIF0_Msk /*!< Rising Pending Interrupt Flag on line 0 */ +#define EXTI_RPR1_RPIF1_Pos (1U) +#define EXTI_RPR1_RPIF1_Msk (0x1UL << EXTI_RPR1_RPIF1_Pos) /*!< 0x00000002 */ +#define EXTI_RPR1_RPIF1 EXTI_RPR1_RPIF1_Msk /*!< Rising Pending Interrupt Flag on line 1 */ +#define EXTI_RPR1_RPIF2_Pos (2U) +#define EXTI_RPR1_RPIF2_Msk (0x1UL << EXTI_RPR1_RPIF2_Pos) /*!< 0x00000004 */ +#define EXTI_RPR1_RPIF2 EXTI_RPR1_RPIF2_Msk /*!< Rising Pending Interrupt Flag on line 2 */ +#define EXTI_RPR1_RPIF3_Pos (3U) +#define EXTI_RPR1_RPIF3_Msk (0x1UL << EXTI_RPR1_RPIF3_Pos) /*!< 0x00000008 */ +#define EXTI_RPR1_RPIF3 EXTI_RPR1_RPIF3_Msk /*!< Rising Pending Interrupt Flag on line 3 */ +#define EXTI_RPR1_RPIF4_Pos (4U) +#define EXTI_RPR1_RPIF4_Msk (0x1UL << EXTI_RPR1_RPIF4_Pos) /*!< 0x00000010 */ +#define EXTI_RPR1_RPIF4 EXTI_RPR1_RPIF4_Msk /*!< Rising Pending Interrupt Flag on line 4 */ +#define EXTI_RPR1_RPIF5_Pos (5U) +#define EXTI_RPR1_RPIF5_Msk (0x1UL << EXTI_RPR1_RPIF5_Pos) /*!< 0x00000020 */ +#define EXTI_RPR1_RPIF5 EXTI_RPR1_RPIF5_Msk /*!< Rising Pending Interrupt Flag on line 5 */ +#define EXTI_RPR1_RPIF6_Pos (6U) +#define EXTI_RPR1_RPIF6_Msk (0x1UL << EXTI_RPR1_RPIF6_Pos) /*!< 0x00000040 */ +#define EXTI_RPR1_RPIF6 EXTI_RPR1_RPIF6_Msk /*!< Rising Pending Interrupt Flag on line 6 */ +#define EXTI_RPR1_RPIF7_Pos (7U) +#define EXTI_RPR1_RPIF7_Msk (0x1UL << EXTI_RPR1_RPIF7_Pos) /*!< 0x00000080 */ +#define EXTI_RPR1_RPIF7 EXTI_RPR1_RPIF7_Msk /*!< Rising Pending Interrupt Flag on line 7 */ +#define EXTI_RPR1_RPIF8_Pos (8U) +#define EXTI_RPR1_RPIF8_Msk (0x1UL << EXTI_RPR1_RPIF8_Pos) /*!< 0x00000100 */ +#define EXTI_RPR1_RPIF8 EXTI_RPR1_RPIF8_Msk /*!< Rising Pending Interrupt Flag on line 8 */ +#define EXTI_RPR1_RPIF9_Pos (9U) +#define EXTI_RPR1_RPIF9_Msk (0x1UL << EXTI_RPR1_RPIF9_Pos) /*!< 0x00000200 */ +#define EXTI_RPR1_RPIF9 EXTI_RPR1_RPIF9_Msk /*!< Rising Pending Interrupt Flag on line 9 */ +#define EXTI_RPR1_RPIF10_Pos (10U) +#define EXTI_RPR1_RPIF10_Msk (0x1UL << EXTI_RPR1_RPIF10_Pos) /*!< 0x00000400 */ +#define EXTI_RPR1_RPIF10 EXTI_RPR1_RPIF10_Msk /*!< Rising Pending Interrupt Flag on line 10 */ +#define EXTI_RPR1_RPIF11_Pos (11U) +#define EXTI_RPR1_RPIF11_Msk (0x1UL << EXTI_RPR1_RPIF11_Pos) /*!< 0x00000800 */ +#define EXTI_RPR1_RPIF11 EXTI_RPR1_RPIF11_Msk /*!< Rising Pending Interrupt Flag on line 11 */ +#define EXTI_RPR1_RPIF12_Pos (12U) +#define EXTI_RPR1_RPIF12_Msk (0x1UL << EXTI_RPR1_RPIF12_Pos) /*!< 0x00001000 */ +#define EXTI_RPR1_RPIF12 EXTI_RPR1_RPIF12_Msk /*!< Rising Pending Interrupt Flag on line 12 */ +#define EXTI_RPR1_RPIF13_Pos (13U) +#define EXTI_RPR1_RPIF13_Msk (0x1UL << EXTI_RPR1_RPIF13_Pos) /*!< 0x00002000 */ +#define EXTI_RPR1_RPIF13 EXTI_RPR1_RPIF13_Msk /*!< Rising Pending Interrupt Flag on line 13 */ +#define EXTI_RPR1_RPIF14_Pos (14U) +#define EXTI_RPR1_RPIF14_Msk (0x1UL << EXTI_RPR1_RPIF14_Pos) /*!< 0x00004000 */ +#define EXTI_RPR1_RPIF14 EXTI_RPR1_RPIF14_Msk /*!< Rising Pending Interrupt Flag on line 14 */ +#define EXTI_RPR1_RPIF15_Pos (15U) +#define EXTI_RPR1_RPIF15_Msk (0x1UL << EXTI_RPR1_RPIF15_Pos) /*!< 0x00008000 */ +#define EXTI_RPR1_RPIF15 EXTI_RPR1_RPIF15_Msk /*!< Rising Pending Interrupt Flag on line 15 */ +#define EXTI_RPR1_RPIF16_Pos (16U) +#define EXTI_RPR1_RPIF16_Msk (0x1UL << EXTI_RPR1_RPIF16_Pos) /*!< 0x00010000 */ +#define EXTI_RPR1_RPIF16 EXTI_RPR1_RPIF16_Msk /*!< Rising Pending Interrupt Flag on line 16 */ + +/******************* Bit definition for EXTI_FPR1 register ******************/ +#define EXTI_FPR1_FPIF0_Pos (0U) +#define EXTI_FPR1_FPIF0_Msk (0x1UL << EXTI_FPR1_FPIF0_Pos) /*!< 0x00000001 */ +#define EXTI_FPR1_FPIF0 EXTI_FPR1_FPIF0_Msk /*!< Falling Pending Interrupt Flag on line 0 */ +#define EXTI_FPR1_FPIF1_Pos (1U) +#define EXTI_FPR1_FPIF1_Msk (0x1UL << EXTI_FPR1_FPIF1_Pos) /*!< 0x00000002 */ +#define EXTI_FPR1_FPIF1 EXTI_FPR1_FPIF1_Msk /*!< Falling Pending Interrupt Flag on line 1 */ +#define EXTI_FPR1_FPIF2_Pos (2U) +#define EXTI_FPR1_FPIF2_Msk (0x1UL << EXTI_FPR1_FPIF2_Pos) /*!< 0x00000004 */ +#define EXTI_FPR1_FPIF2 EXTI_FPR1_FPIF2_Msk /*!< Falling Pending Interrupt Flag on line 2 */ +#define EXTI_FPR1_FPIF3_Pos (3U) +#define EXTI_FPR1_FPIF3_Msk (0x1UL << EXTI_FPR1_FPIF3_Pos) /*!< 0x00000008 */ +#define EXTI_FPR1_FPIF3 EXTI_FPR1_FPIF3_Msk /*!< Falling Pending Interrupt Flag on line 3 */ +#define EXTI_FPR1_FPIF4_Pos (4U) +#define EXTI_FPR1_FPIF4_Msk (0x1UL << EXTI_FPR1_FPIF4_Pos) /*!< 0x00000010 */ +#define EXTI_FPR1_FPIF4 EXTI_FPR1_FPIF4_Msk /*!< Falling Pending Interrupt Flag on line 4 */ +#define EXTI_FPR1_FPIF5_Pos (5U) +#define EXTI_FPR1_FPIF5_Msk (0x1UL << EXTI_FPR1_FPIF5_Pos) /*!< 0x00000020 */ +#define EXTI_FPR1_FPIF5 EXTI_FPR1_FPIF5_Msk /*!< Falling Pending Interrupt Flag on line 5 */ +#define EXTI_FPR1_FPIF6_Pos (6U) +#define EXTI_FPR1_FPIF6_Msk (0x1UL << EXTI_FPR1_FPIF6_Pos) /*!< 0x00000040 */ +#define EXTI_FPR1_FPIF6 EXTI_FPR1_FPIF6_Msk /*!< Falling Pending Interrupt Flag on line 6 */ +#define EXTI_FPR1_FPIF7_Pos (7U) +#define EXTI_FPR1_FPIF7_Msk (0x1UL << EXTI_FPR1_FPIF7_Pos) /*!< 0x00000080 */ +#define EXTI_FPR1_FPIF7 EXTI_FPR1_FPIF7_Msk /*!< Falling Pending Interrupt Flag on line 7 */ +#define EXTI_FPR1_FPIF8_Pos (8U) +#define EXTI_FPR1_FPIF8_Msk (0x1UL << EXTI_FPR1_FPIF8_Pos) /*!< 0x00000100 */ +#define EXTI_FPR1_FPIF8 EXTI_FPR1_FPIF8_Msk /*!< Falling Pending Interrupt Flag on line 8 */ +#define EXTI_FPR1_FPIF9_Pos (9U) +#define EXTI_FPR1_FPIF9_Msk (0x1UL << EXTI_FPR1_FPIF9_Pos) /*!< 0x00000200 */ +#define EXTI_FPR1_FPIF9 EXTI_FPR1_FPIF9_Msk /*!< Falling Pending Interrupt Flag on line 9 */ +#define EXTI_FPR1_FPIF10_Pos (10U) +#define EXTI_FPR1_FPIF10_Msk (0x1UL << EXTI_FPR1_FPIF10_Pos) /*!< 0x00000400 */ +#define EXTI_FPR1_FPIF10 EXTI_FPR1_FPIF10_Msk /*!< Falling Pending Interrupt Flag on line 10 */ +#define EXTI_FPR1_FPIF11_Pos (11U) +#define EXTI_FPR1_FPIF11_Msk (0x1UL << EXTI_FPR1_FPIF11_Pos) /*!< 0x00000800 */ +#define EXTI_FPR1_FPIF11 EXTI_FPR1_FPIF11_Msk /*!< Falling Pending Interrupt Flag on line 11 */ +#define EXTI_FPR1_FPIF12_Pos (12U) +#define EXTI_FPR1_FPIF12_Msk (0x1UL << EXTI_FPR1_FPIF12_Pos) /*!< 0x00001000 */ +#define EXTI_FPR1_FPIF12 EXTI_FPR1_FPIF12_Msk /*!< Falling Pending Interrupt Flag on line 12 */ +#define EXTI_FPR1_FPIF13_Pos (13U) +#define EXTI_FPR1_FPIF13_Msk (0x1UL << EXTI_FPR1_FPIF13_Pos) /*!< 0x00002000 */ +#define EXTI_FPR1_FPIF13 EXTI_FPR1_FPIF13_Msk /*!< Falling Pending Interrupt Flag on line 13 */ +#define EXTI_FPR1_FPIF14_Pos (14U) +#define EXTI_FPR1_FPIF14_Msk (0x1UL << EXTI_FPR1_FPIF14_Pos) /*!< 0x00004000 */ +#define EXTI_FPR1_FPIF14 EXTI_FPR1_FPIF14_Msk /*!< Falling Pending Interrupt Flag on line 14 */ +#define EXTI_FPR1_FPIF15_Pos (15U) +#define EXTI_FPR1_FPIF15_Msk (0x1UL << EXTI_FPR1_FPIF15_Pos) /*!< 0x00008000 */ +#define EXTI_FPR1_FPIF15 EXTI_FPR1_FPIF15_Msk /*!< Falling Pending Interrupt Flag on line 15 */ +#define EXTI_FPR1_FPIF16_Pos (16U) +#define EXTI_FPR1_FPIF16_Msk (0x1UL << EXTI_FPR1_FPIF16_Pos) /*!< 0x00010000 */ +#define EXTI_FPR1_FPIF16 EXTI_FPR1_FPIF16_Msk /*!< Falling Pending Interrupt Flag on line 16 */ + +/***************** Bit definition for EXTI_EXTICR1 register **************/ +#define EXTI_EXTICR1_EXTI0_Pos (0U) +#define EXTI_EXTICR1_EXTI0_Msk (0x7UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR1_EXTI0 EXTI_EXTICR1_EXTI0_Msk /*!< EXTI 0 configuration */ +#define EXTI_EXTICR1_EXTI0_0 (0x1UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR1_EXTI0_1 (0x2UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR1_EXTI0_2 (0x4UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR1_EXTI1_Pos (8U) +#define EXTI_EXTICR1_EXTI1_Msk (0x7UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR1_EXTI1 EXTI_EXTICR1_EXTI1_Msk /*!< EXTI 1 configuration */ +#define EXTI_EXTICR1_EXTI1_0 (0x1UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR1_EXTI1_1 (0x2UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR1_EXTI1_2 (0x4UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR1_EXTI2_Pos (16U) +#define EXTI_EXTICR1_EXTI2_Msk (0x7UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR1_EXTI2 EXTI_EXTICR1_EXTI2_Msk /*!< EXTI 2 configuration */ +#define EXTI_EXTICR1_EXTI2_0 (0x1UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR1_EXTI2_1 (0x2UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR1_EXTI2_2 (0x4UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR1_EXTI3_Pos (24U) +#define EXTI_EXTICR1_EXTI3_Msk (0x7UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR1_EXTI3 EXTI_EXTICR1_EXTI3_Msk /*!< EXTI 3 configuration */ +#define EXTI_EXTICR1_EXTI3_0 (0x1UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR1_EXTI3_1 (0x2UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR1_EXTI3_2 (0x4UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x04000000 */ + +/***************** Bit definition for EXTI_EXTICR2 register **************/ +#define EXTI_EXTICR2_EXTI4_Pos (0U) +#define EXTI_EXTICR2_EXTI4_Msk (0x7UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR2_EXTI4 EXTI_EXTICR2_EXTI4_Msk /*!< EXTI 4 configuration */ +#define EXTI_EXTICR2_EXTI4_0 (0x1UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR2_EXTI4_1 (0x2UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR2_EXTI4_2 (0x4UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR2_EXTI5_Pos (8U) +#define EXTI_EXTICR2_EXTI5_Msk (0x7UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR2_EXTI5 EXTI_EXTICR2_EXTI5_Msk /*!< EXTI 5 configuration */ +#define EXTI_EXTICR2_EXTI5_0 (0x1UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR2_EXTI5_1 (0x2UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR2_EXTI5_2 (0x4UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR2_EXTI6_Pos (16U) +#define EXTI_EXTICR2_EXTI6_Msk (0x7UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR2_EXTI6 EXTI_EXTICR2_EXTI6_Msk /*!< EXTI 6 configuration */ +#define EXTI_EXTICR2_EXTI6_0 (0x1UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR2_EXTI6_1 (0x2UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR2_EXTI6_2 (0x4UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR2_EXTI7_Pos (24U) +#define EXTI_EXTICR2_EXTI7_Msk (0x7UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR2_EXTI7 EXTI_EXTICR2_EXTI7_Msk /*!< EXTI 7 configuration */ +#define EXTI_EXTICR2_EXTI7_0 (0x1UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR2_EXTI7_1 (0x2UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR2_EXTI7_2 (0x4UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x04000000 */ + +/***************** Bit definition for EXTI_EXTICR3 register **************/ +#define EXTI_EXTICR3_EXTI8_Pos (0U) +#define EXTI_EXTICR3_EXTI8_Msk (0x7UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR3_EXTI8 EXTI_EXTICR3_EXTI8_Msk /*!< EXTI 8 configuration */ +#define EXTI_EXTICR3_EXTI8_0 (0x1UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR3_EXTI8_1 (0x2UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR3_EXTI8_2 (0x4UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR3_EXTI9_Pos (8U) +#define EXTI_EXTICR3_EXTI9_Msk (0x7UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR3_EXTI9 EXTI_EXTICR3_EXTI9_Msk /*!< EXTI 9 configuration */ +#define EXTI_EXTICR3_EXTI9_0 (0x1UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR3_EXTI9_1 (0x2UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR3_EXTI9_2 (0x4UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR3_EXTI10_Pos (16U) +#define EXTI_EXTICR3_EXTI10_Msk (0x7UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR3_EXTI10 EXTI_EXTICR3_EXTI10_Msk /*!< EXTI 10 configuration */ +#define EXTI_EXTICR3_EXTI10_0 (0x1UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR3_EXTI10_1 (0x2UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR3_EXTI10_2 (0x4UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR3_EXTI11_Pos (24U) +#define EXTI_EXTICR3_EXTI11_Msk (0x7UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR3_EXTI11 EXTI_EXTICR3_EXTI11_Msk /*!< EXTI 11 configuration */ +#define EXTI_EXTICR3_EXTI11_0 (0x1UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR3_EXTI11_1 (0x2UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR3_EXTI11_2 (0x4UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x04000000 */ + +/***************** Bit definition for EXTI_EXTICR4 register **************/ +#define EXTI_EXTICR4_EXTI12_Pos (0U) +#define EXTI_EXTICR4_EXTI12_Msk (0x7UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR4_EXTI12 EXTI_EXTICR4_EXTI12_Msk /*!< EXTI 12 configuration */ +#define EXTI_EXTICR4_EXTI12_0 (0x1UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR4_EXTI12_1 (0x2UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR4_EXTI12_2 (0x4UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR4_EXTI13_Pos (8U) +#define EXTI_EXTICR4_EXTI13_Msk (0x7UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR4_EXTI13 EXTI_EXTICR4_EXTI13_Msk /*!< EXTI 13 configuration */ +#define EXTI_EXTICR4_EXTI13_0 (0x1UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR4_EXTI13_1 (0x2UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR4_EXTI13_2 (0x4UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR4_EXTI14_Pos (16U) +#define EXTI_EXTICR4_EXTI14_Msk (0x7UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR4_EXTI14 EXTI_EXTICR4_EXTI14_Msk /*!< EXTI 14 configuration */ +#define EXTI_EXTICR4_EXTI14_0 (0x1UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR4_EXTI14_1 (0x2UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR4_EXTI14_2 (0x4UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR4_EXTI15_Pos (24U) +#define EXTI_EXTICR4_EXTI15_Msk (0x7UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR4_EXTI15 EXTI_EXTICR4_EXTI15_Msk /*!< EXTI 15 configuration */ +#define EXTI_EXTICR4_EXTI15_0 (0x1UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR4_EXTI15_1 (0x2UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR4_EXTI15_2 (0x4UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x04000000 */ + +/******************* Bit definition for EXTI_IMR1 register ******************/ +#define EXTI_IMR1_IM0_Pos (0U) +#define EXTI_IMR1_IM0_Msk (0x1UL << EXTI_IMR1_IM0_Pos) /*!< 0x00000001 */ +#define EXTI_IMR1_IM0 EXTI_IMR1_IM0_Msk /*!< Interrupt Mask on line 0 */ +#define EXTI_IMR1_IM1_Pos (1U) +#define EXTI_IMR1_IM1_Msk (0x1UL << EXTI_IMR1_IM1_Pos) /*!< 0x00000002 */ +#define EXTI_IMR1_IM1 EXTI_IMR1_IM1_Msk /*!< Interrupt Mask on line 1 */ +#define EXTI_IMR1_IM2_Pos (2U) +#define EXTI_IMR1_IM2_Msk (0x1UL << EXTI_IMR1_IM2_Pos) /*!< 0x00000004 */ +#define EXTI_IMR1_IM2 EXTI_IMR1_IM2_Msk /*!< Interrupt Mask on line 2 */ +#define EXTI_IMR1_IM3_Pos (3U) +#define EXTI_IMR1_IM3_Msk (0x1UL << EXTI_IMR1_IM3_Pos) /*!< 0x00000008 */ +#define EXTI_IMR1_IM3 EXTI_IMR1_IM3_Msk /*!< Interrupt Mask on line 3 */ +#define EXTI_IMR1_IM4_Pos (4U) +#define EXTI_IMR1_IM4_Msk (0x1UL << EXTI_IMR1_IM4_Pos) /*!< 0x00000010 */ +#define EXTI_IMR1_IM4 EXTI_IMR1_IM4_Msk /*!< Interrupt Mask on line 4 */ +#define EXTI_IMR1_IM5_Pos (5U) +#define EXTI_IMR1_IM5_Msk (0x1UL << EXTI_IMR1_IM5_Pos) /*!< 0x00000020 */ +#define EXTI_IMR1_IM5 EXTI_IMR1_IM5_Msk /*!< Interrupt Mask on line 5 */ +#define EXTI_IMR1_IM6_Pos (6U) +#define EXTI_IMR1_IM6_Msk (0x1UL << EXTI_IMR1_IM6_Pos) /*!< 0x00000040 */ +#define EXTI_IMR1_IM6 EXTI_IMR1_IM6_Msk /*!< Interrupt Mask on line 6 */ +#define EXTI_IMR1_IM7_Pos (7U) +#define EXTI_IMR1_IM7_Msk (0x1UL << EXTI_IMR1_IM7_Pos) /*!< 0x00000080 */ +#define EXTI_IMR1_IM7 EXTI_IMR1_IM7_Msk /*!< Interrupt Mask on line 7 */ +#define EXTI_IMR1_IM8_Pos (8U) +#define EXTI_IMR1_IM8_Msk (0x1UL << EXTI_IMR1_IM8_Pos) /*!< 0x00000100 */ +#define EXTI_IMR1_IM8 EXTI_IMR1_IM8_Msk /*!< Interrupt Mask on line 8 */ +#define EXTI_IMR1_IM9_Pos (9U) +#define EXTI_IMR1_IM9_Msk (0x1UL << EXTI_IMR1_IM9_Pos) /*!< 0x00000200 */ +#define EXTI_IMR1_IM9 EXTI_IMR1_IM9_Msk /*!< Interrupt Mask on line 9 */ +#define EXTI_IMR1_IM10_Pos (10U) +#define EXTI_IMR1_IM10_Msk (0x1UL << EXTI_IMR1_IM10_Pos) /*!< 0x00000400 */ +#define EXTI_IMR1_IM10 EXTI_IMR1_IM10_Msk /*!< Interrupt Mask on line 10 */ +#define EXTI_IMR1_IM11_Pos (11U) +#define EXTI_IMR1_IM11_Msk (0x1UL << EXTI_IMR1_IM11_Pos) /*!< 0x00000800 */ +#define EXTI_IMR1_IM11 EXTI_IMR1_IM11_Msk /*!< Interrupt Mask on line 11 */ +#define EXTI_IMR1_IM12_Pos (12U) +#define EXTI_IMR1_IM12_Msk (0x1UL << EXTI_IMR1_IM12_Pos) /*!< 0x00001000 */ +#define EXTI_IMR1_IM12 EXTI_IMR1_IM12_Msk /*!< Interrupt Mask on line 12 */ +#define EXTI_IMR1_IM13_Pos (13U) +#define EXTI_IMR1_IM13_Msk (0x1UL << EXTI_IMR1_IM13_Pos) /*!< 0x00002000 */ +#define EXTI_IMR1_IM13 EXTI_IMR1_IM13_Msk /*!< Interrupt Mask on line 13 */ +#define EXTI_IMR1_IM14_Pos (14U) +#define EXTI_IMR1_IM14_Msk (0x1UL << EXTI_IMR1_IM14_Pos) /*!< 0x00004000 */ +#define EXTI_IMR1_IM14 EXTI_IMR1_IM14_Msk /*!< Interrupt Mask on line 14 */ +#define EXTI_IMR1_IM15_Pos (15U) +#define EXTI_IMR1_IM15_Msk (0x1UL << EXTI_IMR1_IM15_Pos) /*!< 0x00008000 */ +#define EXTI_IMR1_IM15 EXTI_IMR1_IM15_Msk /*!< Interrupt Mask on line 15 */ +#define EXTI_IMR1_IM16_Pos (16U) +#define EXTI_IMR1_IM16_Msk (0x1UL << EXTI_IMR1_IM16_Pos) /*!< 0x00010000 */ +#define EXTI_IMR1_IM16 EXTI_IMR1_IM16_Msk /*!< Interrupt Mask on line 16 */ +#define EXTI_IMR1_IM19_Pos (19U) +#define EXTI_IMR1_IM19_Msk (0x1UL << EXTI_IMR1_IM19_Pos) /*!< 0x00080000 */ +#define EXTI_IMR1_IM19 EXTI_IMR1_IM19_Msk /*!< Interrupt Mask on line 19 */ +#define EXTI_IMR1_IM21_Pos (21U) +#define EXTI_IMR1_IM21_Msk (0x1UL << EXTI_IMR1_IM21_Pos) /*!< 0x00200000 */ +#define EXTI_IMR1_IM21 EXTI_IMR1_IM21_Msk /*!< Interrupt Mask on line 21 */ +#define EXTI_IMR1_IM23_Pos (23U) +#define EXTI_IMR1_IM23_Msk (0x1UL << EXTI_IMR1_IM23_Pos) /*!< 0x00800000 */ +#define EXTI_IMR1_IM23 EXTI_IMR1_IM23_Msk /*!< Interrupt Mask on line 23 */ +#define EXTI_IMR1_IM25_Pos (25U) +#define EXTI_IMR1_IM25_Msk (0x1UL << EXTI_IMR1_IM25_Pos) /*!< 0x02000000 */ +#define EXTI_IMR1_IM25 EXTI_IMR1_IM25_Msk /*!< Interrupt Mask on line 25 */ +#define EXTI_IMR1_IM28_Pos (28U) +#define EXTI_IMR1_IM28_Msk (0x1UL << EXTI_IMR1_IM28_Pos) /*!< 0x10000000 */ +#define EXTI_IMR1_IM28 EXTI_IMR1_IM28_Msk /*!< Interrupt Mask on line 28 */ +#define EXTI_IMR1_IM29_Pos (29U) +#define EXTI_IMR1_IM29_Msk (0x1UL << EXTI_IMR1_IM29_Pos) /*!< 0x20000000 */ +#define EXTI_IMR1_IM29 EXTI_IMR1_IM29_Msk /*!< Interrupt Mask on line 29 */ +#define EXTI_IMR1_IM30_Pos (30U) +#define EXTI_IMR1_IM30_Msk (0x1UL << EXTI_IMR1_IM30_Pos) /*!< 0x40000000 */ +#define EXTI_IMR1_IM30 EXTI_IMR1_IM30_Msk /*!< Interrupt Mask on line 30 */ +#define EXTI_IMR1_IM31_Pos (31U) +#define EXTI_IMR1_IM31_Msk (0x1UL << EXTI_IMR1_IM31_Pos) /*!< 0x80000000 */ +#define EXTI_IMR1_IM31 EXTI_IMR1_IM31_Msk /*!< Interrupt Mask on line 31 */ +#define EXTI_IMR1_IM_Pos (0U) +#define EXTI_IMR1_IM_Msk (0xF2A9FFFFUL << EXTI_IMR1_IM_Pos) /*!< 0xF2A9FFFF */ +#define EXTI_IMR1_IM EXTI_IMR1_IM_Msk /*!< Interrupt Mask All */ + + +/******************* Bit definition for EXTI_EMR1 register ******************/ +#define EXTI_EMR1_EM0_Pos (0U) +#define EXTI_EMR1_EM0_Msk (0x1UL << EXTI_EMR1_EM0_Pos) /*!< 0x00000001 */ +#define EXTI_EMR1_EM0 EXTI_EMR1_EM0_Msk /*!< Event Mask on line 0 */ +#define EXTI_EMR1_EM1_Pos (1U) +#define EXTI_EMR1_EM1_Msk (0x1UL << EXTI_EMR1_EM1_Pos) /*!< 0x00000002 */ +#define EXTI_EMR1_EM1 EXTI_EMR1_EM1_Msk /*!< Event Mask on line 1 */ +#define EXTI_EMR1_EM2_Pos (2U) +#define EXTI_EMR1_EM2_Msk (0x1UL << EXTI_EMR1_EM2_Pos) /*!< 0x00000004 */ +#define EXTI_EMR1_EM2 EXTI_EMR1_EM2_Msk /*!< Event Mask on line 2 */ +#define EXTI_EMR1_EM3_Pos (3U) +#define EXTI_EMR1_EM3_Msk (0x1UL << EXTI_EMR1_EM3_Pos) /*!< 0x00000008 */ +#define EXTI_EMR1_EM3 EXTI_EMR1_EM3_Msk /*!< Event Mask on line 3 */ +#define EXTI_EMR1_EM4_Pos (4U) +#define EXTI_EMR1_EM4_Msk (0x1UL << EXTI_EMR1_EM4_Pos) /*!< 0x00000010 */ +#define EXTI_EMR1_EM4 EXTI_EMR1_EM4_Msk /*!< Event Mask on line 4 */ +#define EXTI_EMR1_EM5_Pos (5U) +#define EXTI_EMR1_EM5_Msk (0x1UL << EXTI_EMR1_EM5_Pos) /*!< 0x00000020 */ +#define EXTI_EMR1_EM5 EXTI_EMR1_EM5_Msk /*!< Event Mask on line 5 */ +#define EXTI_EMR1_EM6_Pos (6U) +#define EXTI_EMR1_EM6_Msk (0x1UL << EXTI_EMR1_EM6_Pos) /*!< 0x00000040 */ +#define EXTI_EMR1_EM6 EXTI_EMR1_EM6_Msk /*!< Event Mask on line 6 */ +#define EXTI_EMR1_EM7_Pos (7U) +#define EXTI_EMR1_EM7_Msk (0x1UL << EXTI_EMR1_EM7_Pos) /*!< 0x00000080 */ +#define EXTI_EMR1_EM7 EXTI_EMR1_EM7_Msk /*!< Event Mask on line 7 */ +#define EXTI_EMR1_EM8_Pos (8U) +#define EXTI_EMR1_EM8_Msk (0x1UL << EXTI_EMR1_EM8_Pos) /*!< 0x00000100 */ +#define EXTI_EMR1_EM8 EXTI_EMR1_EM8_Msk /*!< Event Mask on line 8 */ +#define EXTI_EMR1_EM9_Pos (9U) +#define EXTI_EMR1_EM9_Msk (0x1UL << EXTI_EMR1_EM9_Pos) /*!< 0x00000200 */ +#define EXTI_EMR1_EM9 EXTI_EMR1_EM9_Msk /*!< Event Mask on line 9 */ +#define EXTI_EMR1_EM10_Pos (10U) +#define EXTI_EMR1_EM10_Msk (0x1UL << EXTI_EMR1_EM10_Pos) /*!< 0x00000400 */ +#define EXTI_EMR1_EM10 EXTI_EMR1_EM10_Msk /*!< Event Mask on line 10 */ +#define EXTI_EMR1_EM11_Pos (11U) +#define EXTI_EMR1_EM11_Msk (0x1UL << EXTI_EMR1_EM11_Pos) /*!< 0x00000800 */ +#define EXTI_EMR1_EM11 EXTI_EMR1_EM11_Msk /*!< Event Mask on line 11 */ +#define EXTI_EMR1_EM12_Pos (12U) +#define EXTI_EMR1_EM12_Msk (0x1UL << EXTI_EMR1_EM12_Pos) /*!< 0x00001000 */ +#define EXTI_EMR1_EM12 EXTI_EMR1_EM12_Msk /*!< Event Mask on line 12 */ +#define EXTI_EMR1_EM13_Pos (13U) +#define EXTI_EMR1_EM13_Msk (0x1UL << EXTI_EMR1_EM13_Pos) /*!< 0x00002000 */ +#define EXTI_EMR1_EM13 EXTI_EMR1_EM13_Msk /*!< Event Mask on line 13 */ +#define EXTI_EMR1_EM14_Pos (14U) +#define EXTI_EMR1_EM14_Msk (0x1UL << EXTI_EMR1_EM14_Pos) /*!< 0x00004000 */ +#define EXTI_EMR1_EM14 EXTI_EMR1_EM14_Msk /*!< Event Mask on line 14 */ +#define EXTI_EMR1_EM15_Pos (15U) +#define EXTI_EMR1_EM15_Msk (0x1UL << EXTI_EMR1_EM15_Pos) /*!< 0x00008000 */ +#define EXTI_EMR1_EM15 EXTI_EMR1_EM15_Msk /*!< Event Mask on line 15 */ +#define EXTI_EMR1_EM16_Pos (16U) +#define EXTI_EMR1_EM16_Msk (0x1UL << EXTI_EMR1_EM16_Pos) /*!< 0x00010000 */ +#define EXTI_EMR1_EM16 EXTI_EMR1_EM16_Msk /*!< Event Mask on line 16 */ +#define EXTI_EMR1_EM19_Pos (19U) +#define EXTI_EMR1_EM19_Msk (0x1UL << EXTI_EMR1_EM19_Pos) /*!< 0x00080000 */ +#define EXTI_EMR1_EM19 EXTI_EMR1_EM19_Msk /*!< Event Mask on line 19 */ +#define EXTI_EMR1_EM21_Pos (21U) +#define EXTI_EMR1_EM21_Msk (0x1UL << EXTI_EMR1_EM21_Pos) /*!< 0x00200000 */ +#define EXTI_EMR1_EM21 EXTI_EMR1_EM21_Msk /*!< Event Mask on line 21 */ +#define EXTI_EMR1_EM23_Pos (23U) +#define EXTI_EMR1_EM23_Msk (0x1UL << EXTI_EMR1_EM23_Pos) /*!< 0x00800000 */ +#define EXTI_EMR1_EM23 EXTI_EMR1_EM23_Msk /*!< Event Mask on line 23 */ +#define EXTI_EMR1_EM25_Pos (25U) +#define EXTI_EMR1_EM25_Msk (0x1UL << EXTI_EMR1_EM25_Pos) /*!< 0x02000000 */ +#define EXTI_EMR1_EM25 EXTI_EMR1_EM25_Msk /*!< Event Mask on line 25 */ +#define EXTI_EMR1_EM28_Pos (28U) +#define EXTI_EMR1_EM28_Msk (0x1UL << EXTI_EMR1_EM28_Pos) /*!< 0x10000000 */ +#define EXTI_EMR1_EM28 EXTI_EMR1_EM28_Msk /*!< Event Mask on line 28 */ +#define EXTI_EMR1_EM29_Pos (29U) +#define EXTI_EMR1_EM29_Msk (0x1UL << EXTI_EMR1_EM29_Pos) /*!< 0x20000000 */ +#define EXTI_EMR1_EM29 EXTI_EMR1_EM29_Msk /*!< Event Mask on line 29 */ +#define EXTI_EMR1_EM30_Pos (30U) +#define EXTI_EMR1_EM30_Msk (0x1UL << EXTI_EMR1_EM30_Pos) /*!< 0x40000000 */ +#define EXTI_EMR1_EM30 EXTI_EMR1_EM30_Msk /*!< Event Mask on line 30 */ +#define EXTI_EMR1_EM31_Pos (31U) +#define EXTI_EMR1_EM31_Msk (0x1UL << EXTI_EMR1_EM31_Pos) /*!< 0x80000000 */ +#define EXTI_EMR1_EM31 EXTI_EMR1_EM31_Msk /*!< Event Mask on line 31 */ + + +/******************************************************************************/ +/* */ +/* FLASH */ +/* */ +/******************************************************************************/ +#define GPIO_NRST_CONFIG_SUPPORT /*!< GPIO feature available only on specific devices: Configure NRST pin */ +#define FLASH_SECURABLE_MEMORY_SUPPORT /*!< Flash feature available only on specific devices: allow to secure memory */ +#define FLASH_PCROP_SUPPORT /*!< Flash feature available only on specific devices: proprietary code read protection areas selected by option */ + +/******************* Bits definition for FLASH_ACR register *****************/ +#define FLASH_ACR_LATENCY_Pos (0U) +#define FLASH_ACR_LATENCY_Msk (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */ +#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk +#define FLASH_ACR_LATENCY_0 (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */ +#define FLASH_ACR_LATENCY_1 (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */ +#define FLASH_ACR_LATENCY_2 (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */ +#define FLASH_ACR_PRFTEN_Pos (8U) +#define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */ +#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk +#define FLASH_ACR_ICEN_Pos (9U) +#define FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos) /*!< 0x00000200 */ +#define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk +#define FLASH_ACR_ICRST_Pos (11U) +#define FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos) /*!< 0x00000800 */ +#define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk +#define FLASH_ACR_PROGEMPTY_Pos (16U) +#define FLASH_ACR_PROGEMPTY_Msk (0x1UL << FLASH_ACR_PROGEMPTY_Pos) /*!< 0x00010000 */ +#define FLASH_ACR_PROGEMPTY FLASH_ACR_PROGEMPTY_Msk +#define FLASH_ACR_DBG_SWEN_Pos (18U) +#define FLASH_ACR_DBG_SWEN_Msk (0x1UL << FLASH_ACR_DBG_SWEN_Pos) /*!< 0x00040000 */ +#define FLASH_ACR_DBG_SWEN FLASH_ACR_DBG_SWEN_Msk + +/******************* Bits definition for FLASH_SR register ******************/ +#define FLASH_SR_EOP_Pos (0U) +#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000001 */ +#define FLASH_SR_EOP FLASH_SR_EOP_Msk +#define FLASH_SR_OPERR_Pos (1U) +#define FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos) /*!< 0x00000002 */ +#define FLASH_SR_OPERR FLASH_SR_OPERR_Msk +#define FLASH_SR_PROGERR_Pos (3U) +#define FLASH_SR_PROGERR_Msk (0x1UL << FLASH_SR_PROGERR_Pos) /*!< 0x00000008 */ +#define FLASH_SR_PROGERR FLASH_SR_PROGERR_Msk +#define FLASH_SR_WRPERR_Pos (4U) +#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000010 */ +#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk +#define FLASH_SR_PGAERR_Pos (5U) +#define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000020 */ +#define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk +#define FLASH_SR_SIZERR_Pos (6U) +#define FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos) /*!< 0x00000040 */ +#define FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk +#define FLASH_SR_PGSERR_Pos (7U) +#define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) /*!< 0x00000080 */ +#define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk +#define FLASH_SR_MISERR_Pos (8U) +#define FLASH_SR_MISERR_Msk (0x1UL << FLASH_SR_MISERR_Pos) /*!< 0x00000100 */ +#define FLASH_SR_MISERR FLASH_SR_MISERR_Msk +#define FLASH_SR_FASTERR_Pos (9U) +#define FLASH_SR_FASTERR_Msk (0x1UL << FLASH_SR_FASTERR_Pos) /*!< 0x00000200 */ +#define FLASH_SR_FASTERR FLASH_SR_FASTERR_Msk +#define FLASH_SR_RDERR_Pos (14U) +#define FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos) /*!< 0x00004000 */ +#define FLASH_SR_RDERR FLASH_SR_RDERR_Msk +#define FLASH_SR_OPTVERR_Pos (15U) +#define FLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos) /*!< 0x00008000 */ +#define FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk +#define FLASH_SR_BSY1_Pos (16U) +#define FLASH_SR_BSY1_Msk (0x1UL << FLASH_SR_BSY1_Pos) /*!< 0x00010000 */ +#define FLASH_SR_BSY1 FLASH_SR_BSY1_Msk +#define FLASH_SR_CFGBSY_Pos (18U) +#define FLASH_SR_CFGBSY_Msk (0x1UL << FLASH_SR_CFGBSY_Pos) /*!< 0x00040000 */ +#define FLASH_SR_CFGBSY FLASH_SR_CFGBSY_Msk + +/******************* Bits definition for FLASH_CR register ******************/ +#define FLASH_CR_PG_Pos (0U) +#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) /*!< 0x00000001 */ +#define FLASH_CR_PG FLASH_CR_PG_Msk +#define FLASH_CR_PER_Pos (1U) +#define FLASH_CR_PER_Msk (0x1UL << FLASH_CR_PER_Pos) /*!< 0x00000002 */ +#define FLASH_CR_PER FLASH_CR_PER_Msk +#define FLASH_CR_MER1_Pos (2U) +#define FLASH_CR_MER1_Msk (0x1UL << FLASH_CR_MER1_Pos) /*!< 0x00000004 */ +#define FLASH_CR_MER1 FLASH_CR_MER1_Msk +#define FLASH_CR_PNB_Pos (3U) +#define FLASH_CR_PNB_Msk (0x3FFUL << FLASH_CR_PNB_Pos) /*!< 0x00001FF8 */ +#define FLASH_CR_PNB FLASH_CR_PNB_Msk +#define FLASH_CR_STRT_Pos (16U) +#define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos) /*!< 0x00010000 */ +#define FLASH_CR_STRT FLASH_CR_STRT_Msk +#define FLASH_CR_OPTSTRT_Pos (17U) +#define FLASH_CR_OPTSTRT_Msk (0x1UL << FLASH_CR_OPTSTRT_Pos) /*!< 0x00020000 */ +#define FLASH_CR_OPTSTRT FLASH_CR_OPTSTRT_Msk +#define FLASH_CR_FSTPG_Pos (18U) +#define FLASH_CR_FSTPG_Msk (0x1UL << FLASH_CR_FSTPG_Pos) /*!< 0x00040000 */ +#define FLASH_CR_FSTPG FLASH_CR_FSTPG_Msk +#define FLASH_CR_EOPIE_Pos (24U) +#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) /*!< 0x01000000 */ +#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk +#define FLASH_CR_ERRIE_Pos (25U) +#define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos) /*!< 0x02000000 */ +#define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk +#define FLASH_CR_RDERRIE_Pos (26U) +#define FLASH_CR_RDERRIE_Msk (0x1UL << FLASH_CR_RDERRIE_Pos) /*!< 0x04000000 */ +#define FLASH_CR_RDERRIE FLASH_CR_RDERRIE_Msk +#define FLASH_CR_OBL_LAUNCH_Pos (27U) +#define FLASH_CR_OBL_LAUNCH_Msk (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */ +#define FLASH_CR_OBL_LAUNCH FLASH_CR_OBL_LAUNCH_Msk +#define FLASH_CR_SEC_PROT_Pos (28U) +#define FLASH_CR_SEC_PROT_Msk (0x1UL << FLASH_CR_SEC_PROT_Pos) /*!< 0x10000000 */ +#define FLASH_CR_SEC_PROT FLASH_CR_SEC_PROT_Msk +#define FLASH_CR_OPTLOCK_Pos (30U) +#define FLASH_CR_OPTLOCK_Msk (0x1UL << FLASH_CR_OPTLOCK_Pos) /*!< 0x40000000 */ +#define FLASH_CR_OPTLOCK FLASH_CR_OPTLOCK_Msk +#define FLASH_CR_LOCK_Pos (31U) +#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) /*!< 0x80000000 */ +#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk + +/******************* Bits definition for FLASH_ECCR register ****************/ +#define FLASH_ECCR_ADDR_ECC_Pos (0U) +#define FLASH_ECCR_ADDR_ECC_Msk (0x3FFFUL << FLASH_ECCR_ADDR_ECC_Pos) /*!< 0x00003FFF */ +#define FLASH_ECCR_ADDR_ECC FLASH_ECCR_ADDR_ECC_Msk +#define FLASH_ECCR_SYSF_ECC_Pos (20U) +#define FLASH_ECCR_SYSF_ECC_Msk (0x1UL << FLASH_ECCR_SYSF_ECC_Pos) /*!< 0x00100000 */ +#define FLASH_ECCR_SYSF_ECC FLASH_ECCR_SYSF_ECC_Msk +#define FLASH_ECCR_ECCCIE_Pos (24U) +#define FLASH_ECCR_ECCCIE_Msk (0x1UL << FLASH_ECCR_ECCCIE_Pos) /*!< 0x01000000 */ +#define FLASH_ECCR_ECCCIE FLASH_ECCR_ECCCIE_Msk +#define FLASH_ECCR_ECCC_Pos (30U) +#define FLASH_ECCR_ECCC_Msk (0x1UL << FLASH_ECCR_ECCC_Pos) /*!< 0x40000000 */ +#define FLASH_ECCR_ECCC FLASH_ECCR_ECCC_Msk +#define FLASH_ECCR_ECCD_Pos (31U) +#define FLASH_ECCR_ECCD_Msk (0x1UL << FLASH_ECCR_ECCD_Pos) /*!< 0x80000000 */ +#define FLASH_ECCR_ECCD FLASH_ECCR_ECCD_Msk + +/******************* Bits definition for FLASH_OPTR register ****************/ +#define FLASH_OPTR_RDP_Pos (0U) +#define FLASH_OPTR_RDP_Msk (0xFFUL << FLASH_OPTR_RDP_Pos) /*!< 0x000000FF */ +#define FLASH_OPTR_RDP FLASH_OPTR_RDP_Msk +#define FLASH_OPTR_BOR_EN_Pos (8U) +#define FLASH_OPTR_BOR_EN_Msk (0x1UL << FLASH_OPTR_BOR_EN_Pos) /*!< 0x00000100 */ +#define FLASH_OPTR_BOR_EN FLASH_OPTR_BOR_EN_Msk +#define FLASH_OPTR_BORR_LEV_Pos (9U) +#define FLASH_OPTR_BORR_LEV_Msk (0x3UL << FLASH_OPTR_BORR_LEV_Pos) /*!< 0x00000600 */ +#define FLASH_OPTR_BORR_LEV FLASH_OPTR_BORR_LEV_Msk +#define FLASH_OPTR_BORR_LEV_0 (0x1UL << FLASH_OPTR_BORR_LEV_Pos) /*!< 0x00000200 */ +#define FLASH_OPTR_BORR_LEV_1 (0x2UL << FLASH_OPTR_BORR_LEV_Pos) /*!< 0x00000400 */ +#define FLASH_OPTR_BORF_LEV_Pos (11U) +#define FLASH_OPTR_BORF_LEV_Msk (0x3UL << FLASH_OPTR_BORF_LEV_Pos) /*!< 0x00001800 */ +#define FLASH_OPTR_BORF_LEV FLASH_OPTR_BORF_LEV_Msk +#define FLASH_OPTR_BORF_LEV_0 (0x1UL << FLASH_OPTR_BORF_LEV_Pos) /*!< 0x00000800 */ +#define FLASH_OPTR_BORF_LEV_1 (0x2UL << FLASH_OPTR_BORF_LEV_Pos) /*!< 0x00001000 */ +#define FLASH_OPTR_nRST_STOP_Pos (13U) +#define FLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos) /*!< 0x00002000 */ +#define FLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk +#define FLASH_OPTR_nRST_STDBY_Pos (14U) +#define FLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos) /*!< 0x00004000 */ +#define FLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk +#define FLASH_OPTR_nRST_SHDW_Pos (15U) +#define FLASH_OPTR_nRST_SHDW_Msk (0x1UL << FLASH_OPTR_nRST_SHDW_Pos) /*!< 0x00008000 */ +#define FLASH_OPTR_nRST_SHDW FLASH_OPTR_nRST_SHDW_Msk +#define FLASH_OPTR_IWDG_SW_Pos (16U) +#define FLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos) /*!< 0x00010000 */ +#define FLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk +#define FLASH_OPTR_IWDG_STOP_Pos (17U) +#define FLASH_OPTR_IWDG_STOP_Msk (0x1UL << FLASH_OPTR_IWDG_STOP_Pos) /*!< 0x00020000 */ +#define FLASH_OPTR_IWDG_STOP FLASH_OPTR_IWDG_STOP_Msk +#define FLASH_OPTR_IWDG_STDBY_Pos (18U) +#define FLASH_OPTR_IWDG_STDBY_Msk (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos) /*!< 0x00040000 */ +#define FLASH_OPTR_IWDG_STDBY FLASH_OPTR_IWDG_STDBY_Msk +#define FLASH_OPTR_WWDG_SW_Pos (19U) +#define FLASH_OPTR_WWDG_SW_Msk (0x1UL << FLASH_OPTR_WWDG_SW_Pos) /*!< 0x00080000 */ +#define FLASH_OPTR_WWDG_SW FLASH_OPTR_WWDG_SW_Msk +#define FLASH_OPTR_RAM_PARITY_CHECK_Pos (22U) +#define FLASH_OPTR_RAM_PARITY_CHECK_Msk (0x1UL << FLASH_OPTR_RAM_PARITY_CHECK_Pos) /*!< 0x00400000 */ +#define FLASH_OPTR_RAM_PARITY_CHECK FLASH_OPTR_RAM_PARITY_CHECK_Msk +#define FLASH_OPTR_nBOOT_SEL_Pos (24U) +#define FLASH_OPTR_nBOOT_SEL_Msk (0x1UL << FLASH_OPTR_nBOOT_SEL_Pos) /*!< 0x01000000 */ +#define FLASH_OPTR_nBOOT_SEL FLASH_OPTR_nBOOT_SEL_Msk +#define FLASH_OPTR_nBOOT1_Pos (25U) +#define FLASH_OPTR_nBOOT1_Msk (0x1UL << FLASH_OPTR_nBOOT1_Pos) /*!< 0x02000000 */ +#define FLASH_OPTR_nBOOT1 FLASH_OPTR_nBOOT1_Msk +#define FLASH_OPTR_nBOOT0_Pos (26U) +#define FLASH_OPTR_nBOOT0_Msk (0x1UL << FLASH_OPTR_nBOOT0_Pos) /*!< 0x04000000 */ +#define FLASH_OPTR_nBOOT0 FLASH_OPTR_nBOOT0_Msk +#define FLASH_OPTR_NRST_MODE_Pos (27U) +#define FLASH_OPTR_NRST_MODE_Msk (0x3UL << FLASH_OPTR_NRST_MODE_Pos) /*!< 0x18000000 */ +#define FLASH_OPTR_NRST_MODE FLASH_OPTR_NRST_MODE_Msk +#define FLASH_OPTR_NRST_MODE_0 (0x1UL << FLASH_OPTR_NRST_MODE_Pos) /*!< 0x08000000 */ +#define FLASH_OPTR_NRST_MODE_1 (0x2UL << FLASH_OPTR_NRST_MODE_Pos) /*!< 0x10000000 */ +#define FLASH_OPTR_IRHEN_Pos (29U) +#define FLASH_OPTR_IRHEN_Msk (0x1UL << FLASH_OPTR_IRHEN_Pos) /*!< 0x20000000 */ +#define FLASH_OPTR_IRHEN FLASH_OPTR_IRHEN_Msk + +/****************** Bits definition for FLASH_PCROP1ASR register ************/ +#define FLASH_PCROP1ASR_PCROP1A_STRT_Pos (0U) +#define FLASH_PCROP1ASR_PCROP1A_STRT_Msk (0x7FUL << FLASH_PCROP1ASR_PCROP1A_STRT_Pos) /*!< 0x0000007F */ +#define FLASH_PCROP1ASR_PCROP1A_STRT FLASH_PCROP1ASR_PCROP1A_STRT_Msk + +/****************** Bits definition for FLASH_PCROP1AER register ************/ +#define FLASH_PCROP1AER_PCROP1A_END_Pos (0U) +#define FLASH_PCROP1AER_PCROP1A_END_Msk (0x7FUL << FLASH_PCROP1AER_PCROP1A_END_Pos) /*!< 0x0000007F */ +#define FLASH_PCROP1AER_PCROP1A_END FLASH_PCROP1AER_PCROP1A_END_Msk +#define FLASH_PCROP1AER_PCROP_RDP_Pos (31U) +#define FLASH_PCROP1AER_PCROP_RDP_Msk (0x1UL << FLASH_PCROP1AER_PCROP_RDP_Pos) /*!< 0x80000000 */ +#define FLASH_PCROP1AER_PCROP_RDP FLASH_PCROP1AER_PCROP_RDP_Msk + +/****************** Bits definition for FLASH_WRP1AR register ***************/ +#define FLASH_WRP1AR_WRP1A_STRT_Pos (0U) +#define FLASH_WRP1AR_WRP1A_STRT_Msk (0x1FUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x0000001F */ +#define FLASH_WRP1AR_WRP1A_STRT FLASH_WRP1AR_WRP1A_STRT_Msk +#define FLASH_WRP1AR_WRP1A_END_Pos (16U) +#define FLASH_WRP1AR_WRP1A_END_Msk (0x1FUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x001F0000 */ +#define FLASH_WRP1AR_WRP1A_END FLASH_WRP1AR_WRP1A_END_Msk + +/****************** Bits definition for FLASH_WRP1BR register ***************/ +#define FLASH_WRP1BR_WRP1B_STRT_Pos (0U) +#define FLASH_WRP1BR_WRP1B_STRT_Msk (0x1FUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x0000001F */ +#define FLASH_WRP1BR_WRP1B_STRT FLASH_WRP1BR_WRP1B_STRT_Msk +#define FLASH_WRP1BR_WRP1B_END_Pos (16U) +#define FLASH_WRP1BR_WRP1B_END_Msk (0x1FUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x001F0000 */ +#define FLASH_WRP1BR_WRP1B_END FLASH_WRP1BR_WRP1B_END_Msk + +/****************** Bits definition for FLASH_PCROP1BSR register ************/ +#define FLASH_PCROP1BSR_PCROP1B_STRT_Pos (0U) +#define FLASH_PCROP1BSR_PCROP1B_STRT_Msk (0x7FUL << FLASH_PCROP1BSR_PCROP1B_STRT_Pos) /*!< 0x0000007F */ +#define FLASH_PCROP1BSR_PCROP1B_STRT FLASH_PCROP1BSR_PCROP1B_STRT_Msk + +/****************** Bits definition for FLASH_PCROP1BER register ************/ +#define FLASH_PCROP1BER_PCROP1B_END_Pos (0U) +#define FLASH_PCROP1BER_PCROP1B_END_Msk (0x7FUL << FLASH_PCROP1BER_PCROP1B_END_Pos) /*!< 0x0000007F */ +#define FLASH_PCROP1BER_PCROP1B_END FLASH_PCROP1BER_PCROP1B_END_Msk + + +/****************** Bits definition for FLASH_SECR register *****************/ +#define FLASH_SECR_SEC_SIZE_Pos (0U) +#define FLASH_SECR_SEC_SIZE_Msk (0x3FUL << FLASH_SECR_SEC_SIZE_Pos) /*!< 0x0000003F */ +#define FLASH_SECR_SEC_SIZE FLASH_SECR_SEC_SIZE_Msk +#define FLASH_SECR_BOOT_LOCK_Pos (16U) +#define FLASH_SECR_BOOT_LOCK_Msk (0x1UL << FLASH_SECR_BOOT_LOCK_Pos) /*!< 0x00010000 */ +#define FLASH_SECR_BOOT_LOCK FLASH_SECR_BOOT_LOCK_Msk + +/******************************************************************************/ +/* */ +/* General Purpose I/O */ +/* */ +/******************************************************************************/ +/****************** Bits definition for GPIO_MODER register *****************/ +#define GPIO_MODER_MODE0_Pos (0U) +#define GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000003 */ +#define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk +#define GPIO_MODER_MODE0_0 (0x1UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000001 */ +#define GPIO_MODER_MODE0_1 (0x2UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000002 */ +#define GPIO_MODER_MODE1_Pos (2U) +#define GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos) /*!< 0x0000000C */ +#define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk +#define GPIO_MODER_MODE1_0 (0x1UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000004 */ +#define GPIO_MODER_MODE1_1 (0x2UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000008 */ +#define GPIO_MODER_MODE2_Pos (4U) +#define GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000030 */ +#define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk +#define GPIO_MODER_MODE2_0 (0x1UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000010 */ +#define GPIO_MODER_MODE2_1 (0x2UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000020 */ +#define GPIO_MODER_MODE3_Pos (6U) +#define GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos) /*!< 0x000000C0 */ +#define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk +#define GPIO_MODER_MODE3_0 (0x1UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000040 */ +#define GPIO_MODER_MODE3_1 (0x2UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000080 */ +#define GPIO_MODER_MODE4_Pos (8U) +#define GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000300 */ +#define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk +#define GPIO_MODER_MODE4_0 (0x1UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000100 */ +#define GPIO_MODER_MODE4_1 (0x2UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000200 */ +#define GPIO_MODER_MODE5_Pos (10U) +#define GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000C00 */ +#define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk +#define GPIO_MODER_MODE5_0 (0x1UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000400 */ +#define GPIO_MODER_MODE5_1 (0x2UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000800 */ +#define GPIO_MODER_MODE6_Pos (12U) +#define GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos) /*!< 0x00003000 */ +#define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk +#define GPIO_MODER_MODE6_0 (0x1UL << GPIO_MODER_MODE6_Pos) /*!< 0x00001000 */ +#define GPIO_MODER_MODE6_1 (0x2UL << GPIO_MODER_MODE6_Pos) /*!< 0x00002000 */ +#define GPIO_MODER_MODE7_Pos (14U) +#define GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos) /*!< 0x0000C000 */ +#define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk +#define GPIO_MODER_MODE7_0 (0x1UL << GPIO_MODER_MODE7_Pos) /*!< 0x00004000 */ +#define GPIO_MODER_MODE7_1 (0x2UL << GPIO_MODER_MODE7_Pos) /*!< 0x00008000 */ +#define GPIO_MODER_MODE8_Pos (16U) +#define GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos) /*!< 0x00030000 */ +#define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk +#define GPIO_MODER_MODE8_0 (0x1UL << GPIO_MODER_MODE8_Pos) /*!< 0x00010000 */ +#define GPIO_MODER_MODE8_1 (0x2UL << GPIO_MODER_MODE8_Pos) /*!< 0x00020000 */ +#define GPIO_MODER_MODE9_Pos (18U) +#define GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos) /*!< 0x000C0000 */ +#define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk +#define GPIO_MODER_MODE9_0 (0x1UL << GPIO_MODER_MODE9_Pos) /*!< 0x00040000 */ +#define GPIO_MODER_MODE9_1 (0x2UL << GPIO_MODER_MODE9_Pos) /*!< 0x00080000 */ +#define GPIO_MODER_MODE10_Pos (20U) +#define GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos) /*!< 0x00300000 */ +#define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk +#define GPIO_MODER_MODE10_0 (0x1UL << GPIO_MODER_MODE10_Pos) /*!< 0x00100000 */ +#define GPIO_MODER_MODE10_1 (0x2UL << GPIO_MODER_MODE10_Pos) /*!< 0x00200000 */ +#define GPIO_MODER_MODE11_Pos (22U) +#define GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos) /*!< 0x00C00000 */ +#define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk +#define GPIO_MODER_MODE11_0 (0x1UL << GPIO_MODER_MODE11_Pos) /*!< 0x00400000 */ +#define GPIO_MODER_MODE11_1 (0x2UL << GPIO_MODER_MODE11_Pos) /*!< 0x00800000 */ +#define GPIO_MODER_MODE12_Pos (24U) +#define GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos) /*!< 0x03000000 */ +#define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk +#define GPIO_MODER_MODE12_0 (0x1UL << GPIO_MODER_MODE12_Pos) /*!< 0x01000000 */ +#define GPIO_MODER_MODE12_1 (0x2UL << GPIO_MODER_MODE12_Pos) /*!< 0x02000000 */ +#define GPIO_MODER_MODE13_Pos (26U) +#define GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos) /*!< 0x0C000000 */ +#define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk +#define GPIO_MODER_MODE13_0 (0x1UL << GPIO_MODER_MODE13_Pos) /*!< 0x04000000 */ +#define GPIO_MODER_MODE13_1 (0x2UL << GPIO_MODER_MODE13_Pos) /*!< 0x08000000 */ +#define GPIO_MODER_MODE14_Pos (28U) +#define GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos) /*!< 0x30000000 */ +#define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk +#define GPIO_MODER_MODE14_0 (0x1UL << GPIO_MODER_MODE14_Pos) /*!< 0x10000000 */ +#define GPIO_MODER_MODE14_1 (0x2UL << GPIO_MODER_MODE14_Pos) /*!< 0x20000000 */ +#define GPIO_MODER_MODE15_Pos (30U) +#define GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos) /*!< 0xC0000000 */ +#define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk +#define GPIO_MODER_MODE15_0 (0x1UL << GPIO_MODER_MODE15_Pos) /*!< 0x40000000 */ +#define GPIO_MODER_MODE15_1 (0x2UL << GPIO_MODER_MODE15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_OTYPER register ****************/ +#define GPIO_OTYPER_OT0_Pos (0U) +#define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) /*!< 0x00000001 */ +#define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk +#define GPIO_OTYPER_OT1_Pos (1U) +#define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) /*!< 0x00000002 */ +#define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk +#define GPIO_OTYPER_OT2_Pos (2U) +#define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) /*!< 0x00000004 */ +#define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk +#define GPIO_OTYPER_OT3_Pos (3U) +#define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) /*!< 0x00000008 */ +#define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk +#define GPIO_OTYPER_OT4_Pos (4U) +#define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) /*!< 0x00000010 */ +#define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk +#define GPIO_OTYPER_OT5_Pos (5U) +#define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) /*!< 0x00000020 */ +#define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk +#define GPIO_OTYPER_OT6_Pos (6U) +#define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) /*!< 0x00000040 */ +#define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk +#define GPIO_OTYPER_OT7_Pos (7U) +#define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) /*!< 0x00000080 */ +#define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk +#define GPIO_OTYPER_OT8_Pos (8U) +#define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) /*!< 0x00000100 */ +#define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk +#define GPIO_OTYPER_OT9_Pos (9U) +#define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) /*!< 0x00000200 */ +#define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk +#define GPIO_OTYPER_OT10_Pos (10U) +#define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) /*!< 0x00000400 */ +#define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk +#define GPIO_OTYPER_OT11_Pos (11U) +#define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) /*!< 0x00000800 */ +#define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk +#define GPIO_OTYPER_OT12_Pos (12U) +#define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) /*!< 0x00001000 */ +#define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk +#define GPIO_OTYPER_OT13_Pos (13U) +#define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) /*!< 0x00002000 */ +#define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk +#define GPIO_OTYPER_OT14_Pos (14U) +#define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) /*!< 0x00004000 */ +#define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk +#define GPIO_OTYPER_OT15_Pos (15U) +#define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) /*!< 0x00008000 */ +#define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk + +/****************** Bits definition for GPIO_OSPEEDR register ***************/ +#define GPIO_OSPEEDR_OSPEED0_Pos (0U) +#define GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000003 */ +#define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk +#define GPIO_OSPEEDR_OSPEED0_0 (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000001 */ +#define GPIO_OSPEEDR_OSPEED0_1 (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000002 */ +#define GPIO_OSPEEDR_OSPEED1_Pos (2U) +#define GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x0000000C */ +#define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk +#define GPIO_OSPEEDR_OSPEED1_0 (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000004 */ +#define GPIO_OSPEEDR_OSPEED1_1 (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000008 */ +#define GPIO_OSPEEDR_OSPEED2_Pos (4U) +#define GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000030 */ +#define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk +#define GPIO_OSPEEDR_OSPEED2_0 (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000010 */ +#define GPIO_OSPEEDR_OSPEED2_1 (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000020 */ +#define GPIO_OSPEEDR_OSPEED3_Pos (6U) +#define GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x000000C0 */ +#define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk +#define GPIO_OSPEEDR_OSPEED3_0 (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000040 */ +#define GPIO_OSPEEDR_OSPEED3_1 (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000080 */ +#define GPIO_OSPEEDR_OSPEED4_Pos (8U) +#define GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000300 */ +#define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk +#define GPIO_OSPEEDR_OSPEED4_0 (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000100 */ +#define GPIO_OSPEEDR_OSPEED4_1 (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000200 */ +#define GPIO_OSPEEDR_OSPEED5_Pos (10U) +#define GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000C00 */ +#define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk +#define GPIO_OSPEEDR_OSPEED5_0 (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000400 */ +#define GPIO_OSPEEDR_OSPEED5_1 (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000800 */ +#define GPIO_OSPEEDR_OSPEED6_Pos (12U) +#define GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00003000 */ +#define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk +#define GPIO_OSPEEDR_OSPEED6_0 (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00001000 */ +#define GPIO_OSPEEDR_OSPEED6_1 (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00002000 */ +#define GPIO_OSPEEDR_OSPEED7_Pos (14U) +#define GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x0000C000 */ +#define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk +#define GPIO_OSPEEDR_OSPEED7_0 (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00004000 */ +#define GPIO_OSPEEDR_OSPEED7_1 (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00008000 */ +#define GPIO_OSPEEDR_OSPEED8_Pos (16U) +#define GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00030000 */ +#define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk +#define GPIO_OSPEEDR_OSPEED8_0 (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00010000 */ +#define GPIO_OSPEEDR_OSPEED8_1 (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00020000 */ +#define GPIO_OSPEEDR_OSPEED9_Pos (18U) +#define GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x000C0000 */ +#define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk +#define GPIO_OSPEEDR_OSPEED9_0 (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00040000 */ +#define GPIO_OSPEEDR_OSPEED9_1 (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00080000 */ +#define GPIO_OSPEEDR_OSPEED10_Pos (20U) +#define GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00300000 */ +#define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk +#define GPIO_OSPEEDR_OSPEED10_0 (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00100000 */ +#define GPIO_OSPEEDR_OSPEED10_1 (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00200000 */ +#define GPIO_OSPEEDR_OSPEED11_Pos (22U) +#define GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00C00000 */ +#define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk +#define GPIO_OSPEEDR_OSPEED11_0 (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00400000 */ +#define GPIO_OSPEEDR_OSPEED11_1 (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00800000 */ +#define GPIO_OSPEEDR_OSPEED12_Pos (24U) +#define GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x03000000 */ +#define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk +#define GPIO_OSPEEDR_OSPEED12_0 (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x01000000 */ +#define GPIO_OSPEEDR_OSPEED12_1 (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x02000000 */ +#define GPIO_OSPEEDR_OSPEED13_Pos (26U) +#define GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x0C000000 */ +#define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk +#define GPIO_OSPEEDR_OSPEED13_0 (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x04000000 */ +#define GPIO_OSPEEDR_OSPEED13_1 (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x08000000 */ +#define GPIO_OSPEEDR_OSPEED14_Pos (28U) +#define GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x30000000 */ +#define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk +#define GPIO_OSPEEDR_OSPEED14_0 (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x10000000 */ +#define GPIO_OSPEEDR_OSPEED14_1 (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x20000000 */ +#define GPIO_OSPEEDR_OSPEED15_Pos (30U) +#define GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0xC0000000 */ +#define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk +#define GPIO_OSPEEDR_OSPEED15_0 (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x40000000 */ +#define GPIO_OSPEEDR_OSPEED15_1 (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_PUPDR register *****************/ +#define GPIO_PUPDR_PUPD0_Pos (0U) +#define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */ +#define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk +#define GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */ +#define GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */ +#define GPIO_PUPDR_PUPD1_Pos (2U) +#define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */ +#define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk +#define GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */ +#define GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */ +#define GPIO_PUPDR_PUPD2_Pos (4U) +#define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */ +#define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk +#define GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */ +#define GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */ +#define GPIO_PUPDR_PUPD3_Pos (6U) +#define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */ +#define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk +#define GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */ +#define GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */ +#define GPIO_PUPDR_PUPD4_Pos (8U) +#define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */ +#define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk +#define GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */ +#define GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */ +#define GPIO_PUPDR_PUPD5_Pos (10U) +#define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */ +#define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk +#define GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */ +#define GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */ +#define GPIO_PUPDR_PUPD6_Pos (12U) +#define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */ +#define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk +#define GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */ +#define GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */ +#define GPIO_PUPDR_PUPD7_Pos (14U) +#define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */ +#define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk +#define GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */ +#define GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */ +#define GPIO_PUPDR_PUPD8_Pos (16U) +#define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */ +#define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk +#define GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */ +#define GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */ +#define GPIO_PUPDR_PUPD9_Pos (18U) +#define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */ +#define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk +#define GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */ +#define GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */ +#define GPIO_PUPDR_PUPD10_Pos (20U) +#define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */ +#define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk +#define GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */ +#define GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */ +#define GPIO_PUPDR_PUPD11_Pos (22U) +#define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */ +#define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk +#define GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */ +#define GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */ +#define GPIO_PUPDR_PUPD12_Pos (24U) +#define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */ +#define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk +#define GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */ +#define GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */ +#define GPIO_PUPDR_PUPD13_Pos (26U) +#define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */ +#define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk +#define GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */ +#define GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */ +#define GPIO_PUPDR_PUPD14_Pos (28U) +#define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */ +#define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk +#define GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */ +#define GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */ +#define GPIO_PUPDR_PUPD15_Pos (30U) +#define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */ +#define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk +#define GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */ +#define GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_IDR register *******************/ +#define GPIO_IDR_ID0_Pos (0U) +#define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */ +#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk +#define GPIO_IDR_ID1_Pos (1U) +#define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */ +#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk +#define GPIO_IDR_ID2_Pos (2U) +#define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */ +#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk +#define GPIO_IDR_ID3_Pos (3U) +#define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */ +#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk +#define GPIO_IDR_ID4_Pos (4U) +#define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */ +#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk +#define GPIO_IDR_ID5_Pos (5U) +#define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */ +#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk +#define GPIO_IDR_ID6_Pos (6U) +#define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */ +#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk +#define GPIO_IDR_ID7_Pos (7U) +#define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */ +#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk +#define GPIO_IDR_ID8_Pos (8U) +#define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */ +#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk +#define GPIO_IDR_ID9_Pos (9U) +#define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */ +#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk +#define GPIO_IDR_ID10_Pos (10U) +#define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */ +#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk +#define GPIO_IDR_ID11_Pos (11U) +#define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */ +#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk +#define GPIO_IDR_ID12_Pos (12U) +#define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */ +#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk +#define GPIO_IDR_ID13_Pos (13U) +#define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */ +#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk +#define GPIO_IDR_ID14_Pos (14U) +#define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */ +#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk +#define GPIO_IDR_ID15_Pos (15U) +#define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */ +#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk + +/****************** Bits definition for GPIO_ODR register *******************/ +#define GPIO_ODR_OD0_Pos (0U) +#define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */ +#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk +#define GPIO_ODR_OD1_Pos (1U) +#define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */ +#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk +#define GPIO_ODR_OD2_Pos (2U) +#define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */ +#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk +#define GPIO_ODR_OD3_Pos (3U) +#define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */ +#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk +#define GPIO_ODR_OD4_Pos (4U) +#define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */ +#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk +#define GPIO_ODR_OD5_Pos (5U) +#define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */ +#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk +#define GPIO_ODR_OD6_Pos (6U) +#define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */ +#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk +#define GPIO_ODR_OD7_Pos (7U) +#define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */ +#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk +#define GPIO_ODR_OD8_Pos (8U) +#define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */ +#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk +#define GPIO_ODR_OD9_Pos (9U) +#define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */ +#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk +#define GPIO_ODR_OD10_Pos (10U) +#define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */ +#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk +#define GPIO_ODR_OD11_Pos (11U) +#define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */ +#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk +#define GPIO_ODR_OD12_Pos (12U) +#define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */ +#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk +#define GPIO_ODR_OD13_Pos (13U) +#define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */ +#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk +#define GPIO_ODR_OD14_Pos (14U) +#define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */ +#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk +#define GPIO_ODR_OD15_Pos (15U) +#define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */ +#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk + +/****************** Bits definition for GPIO_BSRR register ******************/ +#define GPIO_BSRR_BS0_Pos (0U) +#define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */ +#define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk +#define GPIO_BSRR_BS1_Pos (1U) +#define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */ +#define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk +#define GPIO_BSRR_BS2_Pos (2U) +#define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */ +#define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk +#define GPIO_BSRR_BS3_Pos (3U) +#define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */ +#define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk +#define GPIO_BSRR_BS4_Pos (4U) +#define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */ +#define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk +#define GPIO_BSRR_BS5_Pos (5U) +#define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */ +#define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk +#define GPIO_BSRR_BS6_Pos (6U) +#define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */ +#define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk +#define GPIO_BSRR_BS7_Pos (7U) +#define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */ +#define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk +#define GPIO_BSRR_BS8_Pos (8U) +#define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */ +#define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk +#define GPIO_BSRR_BS9_Pos (9U) +#define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */ +#define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk +#define GPIO_BSRR_BS10_Pos (10U) +#define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */ +#define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk +#define GPIO_BSRR_BS11_Pos (11U) +#define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */ +#define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk +#define GPIO_BSRR_BS12_Pos (12U) +#define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */ +#define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk +#define GPIO_BSRR_BS13_Pos (13U) +#define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */ +#define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk +#define GPIO_BSRR_BS14_Pos (14U) +#define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */ +#define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk +#define GPIO_BSRR_BS15_Pos (15U) +#define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */ +#define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk +#define GPIO_BSRR_BR0_Pos (16U) +#define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */ +#define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk +#define GPIO_BSRR_BR1_Pos (17U) +#define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */ +#define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk +#define GPIO_BSRR_BR2_Pos (18U) +#define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */ +#define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk +#define GPIO_BSRR_BR3_Pos (19U) +#define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */ +#define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk +#define GPIO_BSRR_BR4_Pos (20U) +#define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */ +#define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk +#define GPIO_BSRR_BR5_Pos (21U) +#define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */ +#define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk +#define GPIO_BSRR_BR6_Pos (22U) +#define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */ +#define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk +#define GPIO_BSRR_BR7_Pos (23U) +#define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */ +#define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk +#define GPIO_BSRR_BR8_Pos (24U) +#define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */ +#define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk +#define GPIO_BSRR_BR9_Pos (25U) +#define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */ +#define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk +#define GPIO_BSRR_BR10_Pos (26U) +#define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */ +#define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk +#define GPIO_BSRR_BR11_Pos (27U) +#define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */ +#define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk +#define GPIO_BSRR_BR12_Pos (28U) +#define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */ +#define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk +#define GPIO_BSRR_BR13_Pos (29U) +#define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */ +#define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk +#define GPIO_BSRR_BR14_Pos (30U) +#define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */ +#define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk +#define GPIO_BSRR_BR15_Pos (31U) +#define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */ +#define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk + +/****************** Bit definition for GPIO_LCKR register *********************/ +#define GPIO_LCKR_LCK0_Pos (0U) +#define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */ +#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk +#define GPIO_LCKR_LCK1_Pos (1U) +#define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */ +#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk +#define GPIO_LCKR_LCK2_Pos (2U) +#define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */ +#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk +#define GPIO_LCKR_LCK3_Pos (3U) +#define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */ +#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk +#define GPIO_LCKR_LCK4_Pos (4U) +#define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */ +#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk +#define GPIO_LCKR_LCK5_Pos (5U) +#define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */ +#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk +#define GPIO_LCKR_LCK6_Pos (6U) +#define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */ +#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk +#define GPIO_LCKR_LCK7_Pos (7U) +#define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */ +#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk +#define GPIO_LCKR_LCK8_Pos (8U) +#define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */ +#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk +#define GPIO_LCKR_LCK9_Pos (9U) +#define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */ +#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk +#define GPIO_LCKR_LCK10_Pos (10U) +#define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */ +#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk +#define GPIO_LCKR_LCK11_Pos (11U) +#define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */ +#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk +#define GPIO_LCKR_LCK12_Pos (12U) +#define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */ +#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk +#define GPIO_LCKR_LCK13_Pos (13U) +#define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */ +#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk +#define GPIO_LCKR_LCK14_Pos (14U) +#define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */ +#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk +#define GPIO_LCKR_LCK15_Pos (15U) +#define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */ +#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk +#define GPIO_LCKR_LCKK_Pos (16U) +#define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */ +#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk + +/****************** Bit definition for GPIO_AFRL register *********************/ +#define GPIO_AFRL_AFSEL0_Pos (0U) +#define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */ +#define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk +#define GPIO_AFRL_AFSEL0_0 (0x1UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000001 */ +#define GPIO_AFRL_AFSEL0_1 (0x2UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000002 */ +#define GPIO_AFRL_AFSEL0_2 (0x4UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000004 */ +#define GPIO_AFRL_AFSEL0_3 (0x8UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000008 */ +#define GPIO_AFRL_AFSEL1_Pos (4U) +#define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk +#define GPIO_AFRL_AFSEL1_0 (0x1UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000010 */ +#define GPIO_AFRL_AFSEL1_1 (0x2UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000020 */ +#define GPIO_AFRL_AFSEL1_2 (0x4UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000040 */ +#define GPIO_AFRL_AFSEL1_3 (0x8UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000080 */ +#define GPIO_AFRL_AFSEL2_Pos (8U) +#define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk +#define GPIO_AFRL_AFSEL2_0 (0x1UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000100 */ +#define GPIO_AFRL_AFSEL2_1 (0x2UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000200 */ +#define GPIO_AFRL_AFSEL2_2 (0x4UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000400 */ +#define GPIO_AFRL_AFSEL2_3 (0x8UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000800 */ +#define GPIO_AFRL_AFSEL3_Pos (12U) +#define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk +#define GPIO_AFRL_AFSEL3_0 (0x1UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00001000 */ +#define GPIO_AFRL_AFSEL3_1 (0x2UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00002000 */ +#define GPIO_AFRL_AFSEL3_2 (0x4UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00004000 */ +#define GPIO_AFRL_AFSEL3_3 (0x8UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00008000 */ +#define GPIO_AFRL_AFSEL4_Pos (16U) +#define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk +#define GPIO_AFRL_AFSEL4_0 (0x1UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00010000 */ +#define GPIO_AFRL_AFSEL4_1 (0x2UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00020000 */ +#define GPIO_AFRL_AFSEL4_2 (0x4UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00040000 */ +#define GPIO_AFRL_AFSEL4_3 (0x8UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00080000 */ +#define GPIO_AFRL_AFSEL5_Pos (20U) +#define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk +#define GPIO_AFRL_AFSEL5_0 (0x1UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00100000 */ +#define GPIO_AFRL_AFSEL5_1 (0x2UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00200000 */ +#define GPIO_AFRL_AFSEL5_2 (0x4UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00400000 */ +#define GPIO_AFRL_AFSEL5_3 (0x8UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00800000 */ +#define GPIO_AFRL_AFSEL6_Pos (24U) +#define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk +#define GPIO_AFRL_AFSEL6_0 (0x1UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x01000000 */ +#define GPIO_AFRL_AFSEL6_1 (0x2UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x02000000 */ +#define GPIO_AFRL_AFSEL6_2 (0x4UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x04000000 */ +#define GPIO_AFRL_AFSEL6_3 (0x8UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x08000000 */ +#define GPIO_AFRL_AFSEL7_Pos (28U) +#define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk +#define GPIO_AFRL_AFSEL7_0 (0x1UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x10000000 */ +#define GPIO_AFRL_AFSEL7_1 (0x2UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x20000000 */ +#define GPIO_AFRL_AFSEL7_2 (0x4UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x40000000 */ +#define GPIO_AFRL_AFSEL7_3 (0x8UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x80000000 */ + +/****************** Bit definition for GPIO_AFRH register *********************/ +#define GPIO_AFRH_AFSEL8_Pos (0U) +#define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */ +#define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk +#define GPIO_AFRH_AFSEL8_0 (0x1UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000001 */ +#define GPIO_AFRH_AFSEL8_1 (0x2UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000002 */ +#define GPIO_AFRH_AFSEL8_2 (0x4UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000004 */ +#define GPIO_AFRH_AFSEL8_3 (0x8UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000008 */ +#define GPIO_AFRH_AFSEL9_Pos (4U) +#define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk +#define GPIO_AFRH_AFSEL9_0 (0x1UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000010 */ +#define GPIO_AFRH_AFSEL9_1 (0x2UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000020 */ +#define GPIO_AFRH_AFSEL9_2 (0x4UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000040 */ +#define GPIO_AFRH_AFSEL9_3 (0x8UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000080 */ +#define GPIO_AFRH_AFSEL10_Pos (8U) +#define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk +#define GPIO_AFRH_AFSEL10_0 (0x1UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000100 */ +#define GPIO_AFRH_AFSEL10_1 (0x2UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000200 */ +#define GPIO_AFRH_AFSEL10_2 (0x4UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000400 */ +#define GPIO_AFRH_AFSEL10_3 (0x8UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000800 */ +#define GPIO_AFRH_AFSEL11_Pos (12U) +#define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk +#define GPIO_AFRH_AFSEL11_0 (0x1UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00001000 */ +#define GPIO_AFRH_AFSEL11_1 (0x2UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00002000 */ +#define GPIO_AFRH_AFSEL11_2 (0x4UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00004000 */ +#define GPIO_AFRH_AFSEL11_3 (0x8UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00008000 */ +#define GPIO_AFRH_AFSEL12_Pos (16U) +#define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk +#define GPIO_AFRH_AFSEL12_0 (0x1UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00010000 */ +#define GPIO_AFRH_AFSEL12_1 (0x2UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00020000 */ +#define GPIO_AFRH_AFSEL12_2 (0x4UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00040000 */ +#define GPIO_AFRH_AFSEL12_3 (0x8UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00080000 */ +#define GPIO_AFRH_AFSEL13_Pos (20U) +#define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk +#define GPIO_AFRH_AFSEL13_0 (0x1UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00100000 */ +#define GPIO_AFRH_AFSEL13_1 (0x2UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00200000 */ +#define GPIO_AFRH_AFSEL13_2 (0x4UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00400000 */ +#define GPIO_AFRH_AFSEL13_3 (0x8UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00800000 */ +#define GPIO_AFRH_AFSEL14_Pos (24U) +#define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk +#define GPIO_AFRH_AFSEL14_0 (0x1UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x01000000 */ +#define GPIO_AFRH_AFSEL14_1 (0x2UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x02000000 */ +#define GPIO_AFRH_AFSEL14_2 (0x4UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x04000000 */ +#define GPIO_AFRH_AFSEL14_3 (0x8UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x08000000 */ +#define GPIO_AFRH_AFSEL15_Pos (28U) +#define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk +#define GPIO_AFRH_AFSEL15_0 (0x1UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x10000000 */ +#define GPIO_AFRH_AFSEL15_1 (0x2UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x20000000 */ +#define GPIO_AFRH_AFSEL15_2 (0x4UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x40000000 */ +#define GPIO_AFRH_AFSEL15_3 (0x8UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_BRR register ******************/ +#define GPIO_BRR_BR0_Pos (0U) +#define GPIO_BRR_BR0_Msk (0x1UL << GPIO_BRR_BR0_Pos) /*!< 0x00000001 */ +#define GPIO_BRR_BR0 GPIO_BRR_BR0_Msk +#define GPIO_BRR_BR1_Pos (1U) +#define GPIO_BRR_BR1_Msk (0x1UL << GPIO_BRR_BR1_Pos) /*!< 0x00000002 */ +#define GPIO_BRR_BR1 GPIO_BRR_BR1_Msk +#define GPIO_BRR_BR2_Pos (2U) +#define GPIO_BRR_BR2_Msk (0x1UL << GPIO_BRR_BR2_Pos) /*!< 0x00000004 */ +#define GPIO_BRR_BR2 GPIO_BRR_BR2_Msk +#define GPIO_BRR_BR3_Pos (3U) +#define GPIO_BRR_BR3_Msk (0x1UL << GPIO_BRR_BR3_Pos) /*!< 0x00000008 */ +#define GPIO_BRR_BR3 GPIO_BRR_BR3_Msk +#define GPIO_BRR_BR4_Pos (4U) +#define GPIO_BRR_BR4_Msk (0x1UL << GPIO_BRR_BR4_Pos) /*!< 0x00000010 */ +#define GPIO_BRR_BR4 GPIO_BRR_BR4_Msk +#define GPIO_BRR_BR5_Pos (5U) +#define GPIO_BRR_BR5_Msk (0x1UL << GPIO_BRR_BR5_Pos) /*!< 0x00000020 */ +#define GPIO_BRR_BR5 GPIO_BRR_BR5_Msk +#define GPIO_BRR_BR6_Pos (6U) +#define GPIO_BRR_BR6_Msk (0x1UL << GPIO_BRR_BR6_Pos) /*!< 0x00000040 */ +#define GPIO_BRR_BR6 GPIO_BRR_BR6_Msk +#define GPIO_BRR_BR7_Pos (7U) +#define GPIO_BRR_BR7_Msk (0x1UL << GPIO_BRR_BR7_Pos) /*!< 0x00000080 */ +#define GPIO_BRR_BR7 GPIO_BRR_BR7_Msk +#define GPIO_BRR_BR8_Pos (8U) +#define GPIO_BRR_BR8_Msk (0x1UL << GPIO_BRR_BR8_Pos) /*!< 0x00000100 */ +#define GPIO_BRR_BR8 GPIO_BRR_BR8_Msk +#define GPIO_BRR_BR9_Pos (9U) +#define GPIO_BRR_BR9_Msk (0x1UL << GPIO_BRR_BR9_Pos) /*!< 0x00000200 */ +#define GPIO_BRR_BR9 GPIO_BRR_BR9_Msk +#define GPIO_BRR_BR10_Pos (10U) +#define GPIO_BRR_BR10_Msk (0x1UL << GPIO_BRR_BR10_Pos) /*!< 0x00000400 */ +#define GPIO_BRR_BR10 GPIO_BRR_BR10_Msk +#define GPIO_BRR_BR11_Pos (11U) +#define GPIO_BRR_BR11_Msk (0x1UL << GPIO_BRR_BR11_Pos) /*!< 0x00000800 */ +#define GPIO_BRR_BR11 GPIO_BRR_BR11_Msk +#define GPIO_BRR_BR12_Pos (12U) +#define GPIO_BRR_BR12_Msk (0x1UL << GPIO_BRR_BR12_Pos) /*!< 0x00001000 */ +#define GPIO_BRR_BR12 GPIO_BRR_BR12_Msk +#define GPIO_BRR_BR13_Pos (13U) +#define GPIO_BRR_BR13_Msk (0x1UL << GPIO_BRR_BR13_Pos) /*!< 0x00002000 */ +#define GPIO_BRR_BR13 GPIO_BRR_BR13_Msk +#define GPIO_BRR_BR14_Pos (14U) +#define GPIO_BRR_BR14_Msk (0x1UL << GPIO_BRR_BR14_Pos) /*!< 0x00004000 */ +#define GPIO_BRR_BR14 GPIO_BRR_BR14_Msk +#define GPIO_BRR_BR15_Pos (15U) +#define GPIO_BRR_BR15_Msk (0x1UL << GPIO_BRR_BR15_Pos) /*!< 0x00008000 */ +#define GPIO_BRR_BR15 GPIO_BRR_BR15_Msk + + +/******************************************************************************/ +/* */ +/* Inter-integrated Circuit Interface (I2C) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for I2C_CR1 register *******************/ +#define I2C_CR1_PE_Pos (0U) +#define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) /*!< 0x00000001 */ +#define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral enable */ +#define I2C_CR1_TXIE_Pos (1U) +#define I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos) /*!< 0x00000002 */ +#define I2C_CR1_TXIE I2C_CR1_TXIE_Msk /*!< TX interrupt enable */ +#define I2C_CR1_RXIE_Pos (2U) +#define I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos) /*!< 0x00000004 */ +#define I2C_CR1_RXIE I2C_CR1_RXIE_Msk /*!< RX interrupt enable */ +#define I2C_CR1_ADDRIE_Pos (3U) +#define I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos) /*!< 0x00000008 */ +#define I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk /*!< Address match interrupt enable */ +#define I2C_CR1_NACKIE_Pos (4U) +#define I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos) /*!< 0x00000010 */ +#define I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk /*!< NACK received interrupt enable */ +#define I2C_CR1_STOPIE_Pos (5U) +#define I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos) /*!< 0x00000020 */ +#define I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk /*!< STOP detection interrupt enable */ +#define I2C_CR1_TCIE_Pos (6U) +#define I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos) /*!< 0x00000040 */ +#define I2C_CR1_TCIE I2C_CR1_TCIE_Msk /*!< Transfer complete interrupt enable */ +#define I2C_CR1_ERRIE_Pos (7U) +#define I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos) /*!< 0x00000080 */ +#define I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk /*!< Errors interrupt enable */ +#define I2C_CR1_DNF_Pos (8U) +#define I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos) /*!< 0x00000F00 */ +#define I2C_CR1_DNF I2C_CR1_DNF_Msk /*!< Digital noise filter */ +#define I2C_CR1_ANFOFF_Pos (12U) +#define I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos) /*!< 0x00001000 */ +#define I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk /*!< Analog noise filter OFF */ +#define I2C_CR1_SWRST_Pos (13U) +#define I2C_CR1_SWRST_Msk (0x1UL << I2C_CR1_SWRST_Pos) /*!< 0x00002000 */ +#define I2C_CR1_SWRST I2C_CR1_SWRST_Msk /*!< Software reset */ +#define I2C_CR1_TXDMAEN_Pos (14U) +#define I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos) /*!< 0x00004000 */ +#define I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk /*!< DMA transmission requests enable */ +#define I2C_CR1_RXDMAEN_Pos (15U) +#define I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos) /*!< 0x00008000 */ +#define I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk /*!< DMA reception requests enable */ +#define I2C_CR1_SBC_Pos (16U) +#define I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos) /*!< 0x00010000 */ +#define I2C_CR1_SBC I2C_CR1_SBC_Msk /*!< Slave byte control */ +#define I2C_CR1_NOSTRETCH_Pos (17U) +#define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00020000 */ +#define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!< Clock stretching disable */ +#define I2C_CR1_WUPEN_Pos (18U) +#define I2C_CR1_WUPEN_Msk (0x1UL << I2C_CR1_WUPEN_Pos) /*!< 0x00040000 */ +#define I2C_CR1_WUPEN I2C_CR1_WUPEN_Msk /*!< Wakeup from STOP enable */ +#define I2C_CR1_GCEN_Pos (19U) +#define I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos) /*!< 0x00080000 */ +#define I2C_CR1_GCEN I2C_CR1_GCEN_Msk /*!< General call enable */ +#define I2C_CR1_SMBHEN_Pos (20U) +#define I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos) /*!< 0x00100000 */ +#define I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk /*!< SMBus host address enable */ +#define I2C_CR1_SMBDEN_Pos (21U) +#define I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos) /*!< 0x00200000 */ +#define I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk /*!< SMBus device default address enable */ +#define I2C_CR1_ALERTEN_Pos (22U) +#define I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos) /*!< 0x00400000 */ +#define I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk /*!< SMBus alert enable */ +#define I2C_CR1_PECEN_Pos (23U) +#define I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos) /*!< 0x00800000 */ +#define I2C_CR1_PECEN I2C_CR1_PECEN_Msk /*!< PEC enable */ + +/****************** Bit definition for I2C_CR2 register ********************/ +#define I2C_CR2_SADD_Pos (0U) +#define I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos) /*!< 0x000003FF */ +#define I2C_CR2_SADD I2C_CR2_SADD_Msk /*!< Slave address (master mode) */ +#define I2C_CR2_RD_WRN_Pos (10U) +#define I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos) /*!< 0x00000400 */ +#define I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk /*!< Transfer direction (master mode) */ +#define I2C_CR2_ADD10_Pos (11U) +#define I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos) /*!< 0x00000800 */ +#define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk /*!< 10-bit addressing mode (master mode) */ +#define I2C_CR2_HEAD10R_Pos (12U) +#define I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos) /*!< 0x00001000 */ +#define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk /*!< 10-bit address header only read direction (master mode) */ +#define I2C_CR2_START_Pos (13U) +#define I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos) /*!< 0x00002000 */ +#define I2C_CR2_START I2C_CR2_START_Msk /*!< START generation */ +#define I2C_CR2_STOP_Pos (14U) +#define I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos) /*!< 0x00004000 */ +#define I2C_CR2_STOP I2C_CR2_STOP_Msk /*!< STOP generation (master mode) */ +#define I2C_CR2_NACK_Pos (15U) +#define I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos) /*!< 0x00008000 */ +#define I2C_CR2_NACK I2C_CR2_NACK_Msk /*!< NACK generation (slave mode) */ +#define I2C_CR2_NBYTES_Pos (16U) +#define I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos) /*!< 0x00FF0000 */ +#define I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk /*!< Number of bytes */ +#define I2C_CR2_RELOAD_Pos (24U) +#define I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos) /*!< 0x01000000 */ +#define I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk /*!< NBYTES reload mode */ +#define I2C_CR2_AUTOEND_Pos (25U) +#define I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos) /*!< 0x02000000 */ +#define I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk /*!< Automatic end mode (master mode) */ +#define I2C_CR2_PECBYTE_Pos (26U) +#define I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos) /*!< 0x04000000 */ +#define I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk /*!< Packet error checking byte */ + +/******************* Bit definition for I2C_OAR1 register ******************/ +#define I2C_OAR1_OA1_Pos (0U) +#define I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos) /*!< 0x000003FF */ +#define I2C_OAR1_OA1 I2C_OAR1_OA1_Msk /*!< Interface own address 1 */ +#define I2C_OAR1_OA1MODE_Pos (10U) +#define I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos) /*!< 0x00000400 */ +#define I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk /*!< Own address 1 10-bit mode */ +#define I2C_OAR1_OA1EN_Pos (15U) +#define I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos) /*!< 0x00008000 */ +#define I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk /*!< Own address 1 enable */ + +/******************* Bit definition for I2C_OAR2 register ******************/ +#define I2C_OAR2_OA2_Pos (1U) +#define I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos) /*!< 0x000000FE */ +#define I2C_OAR2_OA2 I2C_OAR2_OA2_Msk /*!< Interface own address 2 */ +#define I2C_OAR2_OA2MSK_Pos (8U) +#define I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos) /*!< 0x00000700 */ +#define I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk /*!< Own address 2 masks */ +#define I2C_OAR2_OA2NOMASK (0U) /*!< No mask */ +#define I2C_OAR2_OA2MASK01_Pos (8U) +#define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */ +#define I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk /*!< OA2[1] is masked, Only OA2[7:2] are compared */ +#define I2C_OAR2_OA2MASK02_Pos (9U) +#define I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos) /*!< 0x00000200 */ +#define I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */ +#define I2C_OAR2_OA2MASK03_Pos (8U) +#define I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos) /*!< 0x00000300 */ +#define I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */ +#define I2C_OAR2_OA2MASK04_Pos (10U) +#define I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos) /*!< 0x00000400 */ +#define I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */ +#define I2C_OAR2_OA2MASK05_Pos (8U) +#define I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos) /*!< 0x00000500 */ +#define I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */ +#define I2C_OAR2_OA2MASK06_Pos (9U) +#define I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos) /*!< 0x00000600 */ +#define I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk /*!< OA2[6:1] is masked, Only OA2[7] are compared */ +#define I2C_OAR2_OA2MASK07_Pos (8U) +#define I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos) /*!< 0x00000700 */ +#define I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk /*!< OA2[7:1] is masked, No comparison is done */ +#define I2C_OAR2_OA2EN_Pos (15U) +#define I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos) /*!< 0x00008000 */ +#define I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk /*!< Own address 2 enable */ + +/******************* Bit definition for I2C_TIMINGR register *******************/ +#define I2C_TIMINGR_SCLL_Pos (0U) +#define I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos) /*!< 0x000000FF */ +#define I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk /*!< SCL low period (master mode) */ +#define I2C_TIMINGR_SCLH_Pos (8U) +#define I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos) /*!< 0x0000FF00 */ +#define I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk /*!< SCL high period (master mode) */ +#define I2C_TIMINGR_SDADEL_Pos (16U) +#define I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos) /*!< 0x000F0000 */ +#define I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk /*!< Data hold time */ +#define I2C_TIMINGR_SCLDEL_Pos (20U) +#define I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos) /*!< 0x00F00000 */ +#define I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk /*!< Data setup time */ +#define I2C_TIMINGR_PRESC_Pos (28U) +#define I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos) /*!< 0xF0000000 */ +#define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk /*!< Timings prescaler */ + +/******************* Bit definition for I2C_TIMEOUTR register *******************/ +#define I2C_TIMEOUTR_TIMEOUTA_Pos (0U) +#define I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos) /*!< 0x00000FFF */ +#define I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk /*!< Bus timeout A */ +#define I2C_TIMEOUTR_TIDLE_Pos (12U) +#define I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos) /*!< 0x00001000 */ +#define I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk /*!< Idle clock timeout detection */ +#define I2C_TIMEOUTR_TIMOUTEN_Pos (15U) +#define I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos) /*!< 0x00008000 */ +#define I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk /*!< Clock timeout enable */ +#define I2C_TIMEOUTR_TIMEOUTB_Pos (16U) +#define I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos) /*!< 0x0FFF0000 */ +#define I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk /*!< Bus timeout B*/ +#define I2C_TIMEOUTR_TEXTEN_Pos (31U) +#define I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos) /*!< 0x80000000 */ +#define I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk /*!< Extended clock timeout enable */ + +/****************** Bit definition for I2C_ISR register *********************/ +#define I2C_ISR_TXE_Pos (0U) +#define I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos) /*!< 0x00000001 */ +#define I2C_ISR_TXE I2C_ISR_TXE_Msk /*!< Transmit data register empty */ +#define I2C_ISR_TXIS_Pos (1U) +#define I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos) /*!< 0x00000002 */ +#define I2C_ISR_TXIS I2C_ISR_TXIS_Msk /*!< Transmit interrupt status */ +#define I2C_ISR_RXNE_Pos (2U) +#define I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos) /*!< 0x00000004 */ +#define I2C_ISR_RXNE I2C_ISR_RXNE_Msk /*!< Receive data register not empty */ +#define I2C_ISR_ADDR_Pos (3U) +#define I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos) /*!< 0x00000008 */ +#define I2C_ISR_ADDR I2C_ISR_ADDR_Msk /*!< Address matched (slave mode)*/ +#define I2C_ISR_NACKF_Pos (4U) +#define I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos) /*!< 0x00000010 */ +#define I2C_ISR_NACKF I2C_ISR_NACKF_Msk /*!< NACK received flag */ +#define I2C_ISR_STOPF_Pos (5U) +#define I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos) /*!< 0x00000020 */ +#define I2C_ISR_STOPF I2C_ISR_STOPF_Msk /*!< STOP detection flag */ +#define I2C_ISR_TC_Pos (6U) +#define I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos) /*!< 0x00000040 */ +#define I2C_ISR_TC I2C_ISR_TC_Msk /*!< Transfer complete (master mode) */ +#define I2C_ISR_TCR_Pos (7U) +#define I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos) /*!< 0x00000080 */ +#define I2C_ISR_TCR I2C_ISR_TCR_Msk /*!< Transfer complete reload */ +#define I2C_ISR_BERR_Pos (8U) +#define I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos) /*!< 0x00000100 */ +#define I2C_ISR_BERR I2C_ISR_BERR_Msk /*!< Bus error */ +#define I2C_ISR_ARLO_Pos (9U) +#define I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos) /*!< 0x00000200 */ +#define I2C_ISR_ARLO I2C_ISR_ARLO_Msk /*!< Arbitration lost */ +#define I2C_ISR_OVR_Pos (10U) +#define I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos) /*!< 0x00000400 */ +#define I2C_ISR_OVR I2C_ISR_OVR_Msk /*!< Overrun/Underrun */ +#define I2C_ISR_PECERR_Pos (11U) +#define I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos) /*!< 0x00000800 */ +#define I2C_ISR_PECERR I2C_ISR_PECERR_Msk /*!< PEC error in reception */ +#define I2C_ISR_TIMEOUT_Pos (12U) +#define I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos) /*!< 0x00001000 */ +#define I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk /*!< Timeout or Tlow detection flag */ +#define I2C_ISR_ALERT_Pos (13U) +#define I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos) /*!< 0x00002000 */ +#define I2C_ISR_ALERT I2C_ISR_ALERT_Msk /*!< SMBus alert */ +#define I2C_ISR_BUSY_Pos (15U) +#define I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos) /*!< 0x00008000 */ +#define I2C_ISR_BUSY I2C_ISR_BUSY_Msk /*!< Bus busy */ +#define I2C_ISR_DIR_Pos (16U) +#define I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos) /*!< 0x00010000 */ +#define I2C_ISR_DIR I2C_ISR_DIR_Msk /*!< Transfer direction (slave mode) */ +#define I2C_ISR_ADDCODE_Pos (17U) +#define I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos) /*!< 0x00FE0000 */ +#define I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk /*!< Address match code (slave mode) */ + +/****************** Bit definition for I2C_ICR register *********************/ +#define I2C_ICR_ADDRCF_Pos (3U) +#define I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos) /*!< 0x00000008 */ +#define I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk /*!< Address matched clear flag */ +#define I2C_ICR_NACKCF_Pos (4U) +#define I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos) /*!< 0x00000010 */ +#define I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk /*!< NACK clear flag */ +#define I2C_ICR_STOPCF_Pos (5U) +#define I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos) /*!< 0x00000020 */ +#define I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk /*!< STOP detection clear flag */ +#define I2C_ICR_BERRCF_Pos (8U) +#define I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos) /*!< 0x00000100 */ +#define I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk /*!< Bus error clear flag */ +#define I2C_ICR_ARLOCF_Pos (9U) +#define I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos) /*!< 0x00000200 */ +#define I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk /*!< Arbitration lost clear flag */ +#define I2C_ICR_OVRCF_Pos (10U) +#define I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos) /*!< 0x00000400 */ +#define I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk /*!< Overrun/Underrun clear flag */ +#define I2C_ICR_PECCF_Pos (11U) +#define I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos) /*!< 0x00000800 */ +#define I2C_ICR_PECCF I2C_ICR_PECCF_Msk /*!< PAC error clear flag */ +#define I2C_ICR_TIMOUTCF_Pos (12U) +#define I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos) /*!< 0x00001000 */ +#define I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk /*!< Timeout clear flag */ +#define I2C_ICR_ALERTCF_Pos (13U) +#define I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos) /*!< 0x00002000 */ +#define I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk /*!< Alert clear flag */ + +/****************** Bit definition for I2C_PECR register *********************/ +#define I2C_PECR_PEC_Pos (0U) +#define I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos) /*!< 0x000000FF */ +#define I2C_PECR_PEC I2C_PECR_PEC_Msk /*!< PEC register */ + +/****************** Bit definition for I2C_RXDR register *********************/ +#define I2C_RXDR_RXDATA_Pos (0U) +#define I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos) /*!< 0x000000FF */ +#define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk /*!< 8-bit receive data */ + +/****************** Bit definition for I2C_TXDR register *********************/ +#define I2C_TXDR_TXDATA_Pos (0U) +#define I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos) /*!< 0x000000FF */ +#define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk /*!< 8-bit transmit data */ + + +/******************************************************************************/ +/* */ +/* Independent WATCHDOG (IWDG) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for IWDG_KR register ********************/ +#define IWDG_KR_KEY_Pos (0U) +#define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */ +#define IWDG_KR_KEY IWDG_KR_KEY_Msk /*! */ +#define RTC_ICSR_ALRBWF_Pos (1U) +#define RTC_ICSR_ALRBWF_Msk (0x1UL << RTC_ICSR_ALRBWF_Pos) /*!< 0x00000002 */ +#define RTC_ICSR_ALRBWF RTC_ICSR_ALRBWF_Msk +#define RTC_ICSR_ALRAWF_Pos (0U) +#define RTC_ICSR_ALRAWF_Msk (0x1UL << RTC_ICSR_ALRAWF_Pos) /*!< 0x00000001 */ +#define RTC_ICSR_ALRAWF RTC_ICSR_ALRAWF_Msk + +/******************** Bits definition for RTC_PRER register *****************/ +#define RTC_PRER_PREDIV_A_Pos (16U) +#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */ +#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk +#define RTC_PRER_PREDIV_S_Pos (0U) +#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */ +#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk + +/******************** Bits definition for RTC_WUTR register *****************/ +#define RTC_WUTR_WUT_Pos (0U) +#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */ +#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk /*!< Wakeup auto-reload value bits > */ + +/******************** Bits definition for RTC_CR register *******************/ +#define RTC_CR_OUT2EN_Pos (31U) +#define RTC_CR_OUT2EN_Msk (0x1UL << RTC_CR_OUT2EN_Pos) /*!< 0x80000000 */ +#define RTC_CR_OUT2EN RTC_CR_OUT2EN_Msk /*!< RTC_OUT2 output enable */ +#define RTC_CR_TAMPALRM_TYPE_Pos (30U) +#define RTC_CR_TAMPALRM_TYPE_Msk (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos) /*!< 0x40000000 */ +#define RTC_CR_TAMPALRM_TYPE RTC_CR_TAMPALRM_TYPE_Msk /*!< TAMPALARM output type */ +#define RTC_CR_TAMPALRM_PU_Pos (29U) +#define RTC_CR_TAMPALRM_PU_Msk (0x1UL << RTC_CR_TAMPALRM_PU_Pos) /*!< 0x20000000 */ +#define RTC_CR_TAMPALRM_PU RTC_CR_TAMPALRM_PU_Msk /*!< TAMPALARM output pull-up config */ +#define RTC_CR_TAMPOE_Pos (26U) +#define RTC_CR_TAMPOE_Msk (0x1UL << RTC_CR_TAMPOE_Pos) /*!< 0x04000000 */ +#define RTC_CR_TAMPOE RTC_CR_TAMPOE_Msk /*!< Tamper detection output enable on TAMPALARM */ +#define RTC_CR_TAMPTS_Pos (25U) +#define RTC_CR_TAMPTS_Msk (0x1UL << RTC_CR_TAMPTS_Pos) /*!< 0x02000000 */ +#define RTC_CR_TAMPTS RTC_CR_TAMPTS_Msk /*!< Activate timestamp on tamper detection event */ +#define RTC_CR_ITSE_Pos (24U) +#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos) /*!< 0x01000000 */ +#define RTC_CR_ITSE RTC_CR_ITSE_Msk /*!< Timestamp on internal event enable */ +#define RTC_CR_COE_Pos (23U) +#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */ +#define RTC_CR_COE RTC_CR_COE_Msk +#define RTC_CR_OSEL_Pos (21U) +#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */ +#define RTC_CR_OSEL RTC_CR_OSEL_Msk +#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */ +#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */ +#define RTC_CR_POL_Pos (20U) +#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */ +#define RTC_CR_POL RTC_CR_POL_Msk +#define RTC_CR_COSEL_Pos (19U) +#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */ +#define RTC_CR_COSEL RTC_CR_COSEL_Msk +#define RTC_CR_BKP_Pos (18U) +#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */ +#define RTC_CR_BKP RTC_CR_BKP_Msk +#define RTC_CR_SUB1H_Pos (17U) +#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */ +#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk +#define RTC_CR_ADD1H_Pos (16U) +#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */ +#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk +#define RTC_CR_TSIE_Pos (15U) +#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */ +#define RTC_CR_TSIE RTC_CR_TSIE_Msk /*!< Timestamp interrupt enable > */ +#define RTC_CR_WUTIE_Pos (14U) +#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */ +#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk /*!< Wakeup timer interrupt enable > */ +#define RTC_CR_ALRBIE_Pos (13U) +#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */ +#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk +#define RTC_CR_ALRAIE_Pos (12U) +#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */ +#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk +#define RTC_CR_TSE_Pos (11U) +#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */ +#define RTC_CR_TSE RTC_CR_TSE_Msk /*!< timestamp enable > */ +#define RTC_CR_WUTE_Pos (10U) +#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */ +#define RTC_CR_WUTE RTC_CR_WUTE_Msk /*!< Wakeup timer enable > */ +#define RTC_CR_ALRBE_Pos (9U) +#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */ +#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk +#define RTC_CR_ALRAE_Pos (8U) +#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */ +#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk +#define RTC_CR_FMT_Pos (6U) +#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */ +#define RTC_CR_FMT RTC_CR_FMT_Msk +#define RTC_CR_BYPSHAD_Pos (5U) +#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */ +#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk +#define RTC_CR_REFCKON_Pos (4U) +#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */ +#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk +#define RTC_CR_TSEDGE_Pos (3U) +#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */ +#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk /*!< Timestamp event active edge > */ +#define RTC_CR_WUCKSEL_Pos (0U) +#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */ +#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk /*!< Wakeup clock selection > */ +#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */ +#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */ +#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */ + +/******************** Bits definition for RTC_WPR register ******************/ +#define RTC_WPR_KEY_Pos (0U) +#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */ +#define RTC_WPR_KEY RTC_WPR_KEY_Msk + +/******************** Bits definition for RTC_CALR register *****************/ +#define RTC_CALR_CALP_Pos (15U) +#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */ +#define RTC_CALR_CALP RTC_CALR_CALP_Msk +#define RTC_CALR_CALW8_Pos (14U) +#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */ +#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk +#define RTC_CALR_CALW16_Pos (13U) +#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */ +#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk +#define RTC_CALR_CALM_Pos (0U) +#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */ +#define RTC_CALR_CALM RTC_CALR_CALM_Msk +#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */ +#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */ +#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */ +#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */ +#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */ +#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */ +#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */ +#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */ +#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */ + +/******************** Bits definition for RTC_SHIFTR register ***************/ +#define RTC_SHIFTR_SUBFS_Pos (0U) +#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */ +#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk +#define RTC_SHIFTR_ADD1S_Pos (31U) +#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */ +#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk + +/******************** Bits definition for RTC_TSTR register *****************/ +#define RTC_TSTR_PM_Pos (22U) +#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */ +#define RTC_TSTR_PM RTC_TSTR_PM_Msk /*!< AM-PM notation > */ +#define RTC_TSTR_HT_Pos (20U) +#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */ +#define RTC_TSTR_HT RTC_TSTR_HT_Msk +#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */ +#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */ +#define RTC_TSTR_HU_Pos (16U) +#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_TSTR_HU RTC_TSTR_HU_Msk +#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */ +#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */ +#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */ +#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */ +#define RTC_TSTR_MNT_Pos (12U) +#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk +#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_TSTR_MNU_Pos (8U) +#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk +#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_TSTR_ST_Pos (4U) +#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */ +#define RTC_TSTR_ST RTC_TSTR_ST_Msk +#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */ +#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */ +#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */ +#define RTC_TSTR_SU_Pos (0U) +#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */ +#define RTC_TSTR_SU RTC_TSTR_SU_Msk +#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */ +#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */ +#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */ +#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSDR register *****************/ +#define RTC_TSDR_WDU_Pos (13U) +#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */ +#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk /*!< Week day units > */ +#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */ +#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */ +#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */ +#define RTC_TSDR_MT_Pos (12U) +#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */ +#define RTC_TSDR_MT RTC_TSDR_MT_Msk +#define RTC_TSDR_MU_Pos (8U) +#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */ +#define RTC_TSDR_MU RTC_TSDR_MU_Msk +#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */ +#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */ +#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */ +#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */ +#define RTC_TSDR_DT_Pos (4U) +#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */ +#define RTC_TSDR_DT RTC_TSDR_DT_Msk +#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */ +#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */ +#define RTC_TSDR_DU_Pos (0U) +#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */ +#define RTC_TSDR_DU RTC_TSDR_DU_Msk +#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */ +#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */ +#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */ +#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSSSR register ****************/ +#define RTC_TSSSR_SS_Pos (0U) +#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */ +#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk /*!< Sub second value > */ + +/******************** Bits definition for RTC_ALRMAR register ***************/ +#define RTC_ALRMAR_MSK4_Pos (31U) +#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk +#define RTC_ALRMAR_WDSEL_Pos (30U) +#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk +#define RTC_ALRMAR_DT_Pos (28U) +#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk +#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMAR_DU_Pos (24U) +#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk +#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMAR_MSK3_Pos (23U) +#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk +#define RTC_ALRMAR_PM_Pos (22U) +#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk +#define RTC_ALRMAR_HT_Pos (20U) +#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk +#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMAR_HU_Pos (16U) +#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk +#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMAR_MSK2_Pos (15U) +#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk +#define RTC_ALRMAR_MNT_Pos (12U) +#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk +#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMAR_MNU_Pos (8U) +#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk +#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMAR_MSK1_Pos (7U) +#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk +#define RTC_ALRMAR_ST_Pos (4U) +#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk +#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMAR_SU_Pos (0U) +#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk +#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMASSR_MASKSS_Pos (24U) +#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk +#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMASSR_SS_Pos (0U) +#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk + +/******************** Bits definition for RTC_ALRMBR register ***************/ +#define RTC_ALRMBR_MSK4_Pos (31U) +#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk +#define RTC_ALRMBR_WDSEL_Pos (30U) +#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk +#define RTC_ALRMBR_DT_Pos (28U) +#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk +#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMBR_DU_Pos (24U) +#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk +#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBR_MSK3_Pos (23U) +#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk +#define RTC_ALRMBR_PM_Pos (22U) +#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk +#define RTC_ALRMBR_HT_Pos (20U) +#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk +#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMBR_HU_Pos (16U) +#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk +#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMBR_MSK2_Pos (15U) +#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk +#define RTC_ALRMBR_MNT_Pos (12U) +#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk +#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMBR_MNU_Pos (8U) +#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk +#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMBR_MSK1_Pos (7U) +#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk +#define RTC_ALRMBR_ST_Pos (4U) +#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk +#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMBR_SU_Pos (0U) +#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk +#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMBSSR_MASKSS_Pos (24U) +#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk +#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBSSR_SS_Pos (0U) +#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk + +/******************** Bits definition for RTC_SR register *******************/ +#define RTC_SR_ITSF_Pos (5U) +#define RTC_SR_ITSF_Msk (0x1UL << RTC_SR_ITSF_Pos) /*!< 0x00000020 */ +#define RTC_SR_ITSF RTC_SR_ITSF_Msk +#define RTC_SR_TSOVF_Pos (4U) +#define RTC_SR_TSOVF_Msk (0x1UL << RTC_SR_TSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SR_TSOVF RTC_SR_TSOVF_Msk /*!< Timestamp overflow flag > */ +#define RTC_SR_TSF_Pos (3U) +#define RTC_SR_TSF_Msk (0x1UL << RTC_SR_TSF_Pos) /*!< 0x00000008 */ +#define RTC_SR_TSF RTC_SR_TSF_Msk /*!< Timestamp flag > */ +#define RTC_SR_WUTF_Pos (2U) +#define RTC_SR_WUTF_Msk (0x1UL << RTC_SR_WUTF_Pos) /*!< 0x00000004 */ +#define RTC_SR_WUTF RTC_SR_WUTF_Msk /*!< Wakeup timer flag > */ +#define RTC_SR_ALRBF_Pos (1U) +#define RTC_SR_ALRBF_Msk (0x1UL << RTC_SR_ALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SR_ALRBF RTC_SR_ALRBF_Msk +#define RTC_SR_ALRAF_Pos (0U) +#define RTC_SR_ALRAF_Msk (0x1UL << RTC_SR_ALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SR_ALRAF RTC_SR_ALRAF_Msk + +/******************** Bits definition for RTC_MISR register *****************/ +#define RTC_MISR_ITSMF_Pos (5U) +#define RTC_MISR_ITSMF_Msk (0x1UL << RTC_MISR_ITSMF_Pos) /*!< 0x00000020 */ +#define RTC_MISR_ITSMF RTC_MISR_ITSMF_Msk +#define RTC_MISR_TSOVMF_Pos (4U) +#define RTC_MISR_TSOVMF_Msk (0x1UL << RTC_MISR_TSOVMF_Pos) /*!< 0x00000010 */ +#define RTC_MISR_TSOVMF RTC_MISR_TSOVMF_Msk /*!< Timestamp overflow masked flag > */ +#define RTC_MISR_TSMF_Pos (3U) +#define RTC_MISR_TSMF_Msk (0x1UL << RTC_MISR_TSMF_Pos) /*!< 0x00000008 */ +#define RTC_MISR_TSMF RTC_MISR_TSMF_Msk /*!< Timestamp masked flag > */ +#define RTC_MISR_WUTMF_Pos (2U) +#define RTC_MISR_WUTMF_Msk (0x1UL << RTC_MISR_WUTMF_Pos) /*!< 0x00000004 */ +#define RTC_MISR_WUTMF RTC_MISR_WUTMF_Msk /*!< Wakeup timer masked flag > */ +#define RTC_MISR_ALRBMF_Pos (1U) +#define RTC_MISR_ALRBMF_Msk (0x1UL << RTC_MISR_ALRBMF_Pos) /*!< 0x00000002 */ +#define RTC_MISR_ALRBMF RTC_MISR_ALRBMF_Msk +#define RTC_MISR_ALRAMF_Pos (0U) +#define RTC_MISR_ALRAMF_Msk (0x1UL << RTC_MISR_ALRAMF_Pos) /*!< 0x00000001 */ +#define RTC_MISR_ALRAMF RTC_MISR_ALRAMF_Msk + +/******************** Bits definition for RTC_SCR register ******************/ +#define RTC_SCR_CITSF_Pos (5U) +#define RTC_SCR_CITSF_Msk (0x1UL << RTC_SCR_CITSF_Pos) /*!< 0x00000020 */ +#define RTC_SCR_CITSF RTC_SCR_CITSF_Msk +#define RTC_SCR_CTSOVF_Pos (4U) +#define RTC_SCR_CTSOVF_Msk (0x1UL << RTC_SCR_CTSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SCR_CTSOVF RTC_SCR_CTSOVF_Msk /*!< Clear timestamp overflow flag > */ +#define RTC_SCR_CTSF_Pos (3U) +#define RTC_SCR_CTSF_Msk (0x1UL << RTC_SCR_CTSF_Pos) /*!< 0x00000008 */ +#define RTC_SCR_CTSF RTC_SCR_CTSF_Msk /*!< Clear timestamp flag > */ +#define RTC_SCR_CWUTF_Pos (2U) +#define RTC_SCR_CWUTF_Msk (0x1UL << RTC_SCR_CWUTF_Pos) /*!< 0x00000004 */ +#define RTC_SCR_CWUTF RTC_SCR_CWUTF_Msk /*!< Clear wakeup timer flag > */ +#define RTC_SCR_CALRBF_Pos (1U) +#define RTC_SCR_CALRBF_Msk (0x1UL << RTC_SCR_CALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SCR_CALRBF RTC_SCR_CALRBF_Msk +#define RTC_SCR_CALRAF_Pos (0U) +#define RTC_SCR_CALRAF_Msk (0x1UL << RTC_SCR_CALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SCR_CALRAF RTC_SCR_CALRAF_Msk + +/******************************************************************************/ +/* */ +/* Tamper and backup register (TAMP) */ +/* */ +/******************************************************************************/ +/******************** Bits definition for TAMP_CR1 register *****************/ +#define TAMP_CR1_TAMP1E_Pos (0U) +#define TAMP_CR1_TAMP1E_Msk (0x1UL << TAMP_CR1_TAMP1E_Pos) /*!< 0x00000001 */ +#define TAMP_CR1_TAMP1E TAMP_CR1_TAMP1E_Msk +#define TAMP_CR1_TAMP2E_Pos (1U) +#define TAMP_CR1_TAMP2E_Msk (0x1UL << TAMP_CR1_TAMP2E_Pos) /*!< 0x00000002 */ +#define TAMP_CR1_TAMP2E TAMP_CR1_TAMP2E_Msk +#define TAMP_CR1_ITAMP3E_Pos (18U) +#define TAMP_CR1_ITAMP3E_Msk (0x1UL << TAMP_CR1_ITAMP3E_Pos) /*!< 0x00040000 */ +#define TAMP_CR1_ITAMP3E TAMP_CR1_ITAMP3E_Msk +#define TAMP_CR1_ITAMP4E_Pos (19U) +#define TAMP_CR1_ITAMP4E_Msk (0x1UL << TAMP_CR1_ITAMP4E_Pos) /*!< 0x00080000 */ +#define TAMP_CR1_ITAMP4E TAMP_CR1_ITAMP4E_Msk +#define TAMP_CR1_ITAMP5E_Pos (20U) +#define TAMP_CR1_ITAMP5E_Msk (0x1UL << TAMP_CR1_ITAMP5E_Pos) /*!< 0x00100000 */ +#define TAMP_CR1_ITAMP5E TAMP_CR1_ITAMP5E_Msk +#define TAMP_CR1_ITAMP6E_Pos (21U) +#define TAMP_CR1_ITAMP6E_Msk (0x1UL << TAMP_CR1_ITAMP6E_Pos) /*!< 0x00200000 */ +#define TAMP_CR1_ITAMP6E TAMP_CR1_ITAMP6E_Msk + +/******************** Bits definition for TAMP_CR2 register *****************/ +#define TAMP_CR2_TAMP1NOERASE_Pos (0U) +#define TAMP_CR2_TAMP1NOERASE_Msk (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos) /*!< 0x00000001 */ +#define TAMP_CR2_TAMP1NOERASE TAMP_CR2_TAMP1NOERASE_Msk +#define TAMP_CR2_TAMP2NOERASE_Pos (1U) +#define TAMP_CR2_TAMP2NOERASE_Msk (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos) /*!< 0x00000002 */ +#define TAMP_CR2_TAMP2NOERASE TAMP_CR2_TAMP2NOERASE_Msk +#define TAMP_CR2_TAMP1MSK_Pos (16U) +#define TAMP_CR2_TAMP1MSK_Msk (0x1UL << TAMP_CR2_TAMP1MSK_Pos) /*!< 0x00010000 */ +#define TAMP_CR2_TAMP1MSK TAMP_CR2_TAMP1MSK_Msk +#define TAMP_CR2_TAMP2MSK_Pos (17U) +#define TAMP_CR2_TAMP2MSK_Msk (0x1UL << TAMP_CR2_TAMP2MSK_Pos) /*!< 0x00020000 */ +#define TAMP_CR2_TAMP2MSK TAMP_CR2_TAMP2MSK_Msk +#define TAMP_CR2_TAMP1TRG_Pos (24U) +#define TAMP_CR2_TAMP1TRG_Msk (0x1UL << TAMP_CR2_TAMP1TRG_Pos) /*!< 0x01000000 */ +#define TAMP_CR2_TAMP1TRG TAMP_CR2_TAMP1TRG_Msk +#define TAMP_CR2_TAMP2TRG_Pos (25U) +#define TAMP_CR2_TAMP2TRG_Msk (0x1UL << TAMP_CR2_TAMP2TRG_Pos) /*!< 0x02000000 */ +#define TAMP_CR2_TAMP2TRG TAMP_CR2_TAMP2TRG_Msk + +/******************** Bits definition for TAMP_FLTCR register ***************/ +#define TAMP_FLTCR_TAMPFREQ_0 0x00000001U +#define TAMP_FLTCR_TAMPFREQ_1 0x00000002U +#define TAMP_FLTCR_TAMPFREQ_2 0x00000004U +#define TAMP_FLTCR_TAMPFREQ_Pos (0U) +#define TAMP_FLTCR_TAMPFREQ_Msk (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos) /*!< 0x00000007 */ +#define TAMP_FLTCR_TAMPFREQ TAMP_FLTCR_TAMPFREQ_Msk +#define TAMP_FLTCR_TAMPFLT_0 0x00000008U +#define TAMP_FLTCR_TAMPFLT_1 0x00000010U +#define TAMP_FLTCR_TAMPFLT_Pos (3U) +#define TAMP_FLTCR_TAMPFLT_Msk (0x3UL << TAMP_FLTCR_TAMPFLT_Pos) /*!< 0x00000018 */ +#define TAMP_FLTCR_TAMPFLT TAMP_FLTCR_TAMPFLT_Msk +#define TAMP_FLTCR_TAMPPRCH_0 0x00000020U +#define TAMP_FLTCR_TAMPPRCH_1 0x00000040U +#define TAMP_FLTCR_TAMPPRCH_Pos (5U) +#define TAMP_FLTCR_TAMPPRCH_Msk (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos) /*!< 0x00000060 */ +#define TAMP_FLTCR_TAMPPRCH TAMP_FLTCR_TAMPPRCH_Msk +#define TAMP_FLTCR_TAMPPUDIS_Pos (7U) +#define TAMP_FLTCR_TAMPPUDIS_Msk (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos) /*!< 0x00000080 */ +#define TAMP_FLTCR_TAMPPUDIS TAMP_FLTCR_TAMPPUDIS_Msk + +/******************** Bits definition for TAMP_IER register *****************/ +#define TAMP_IER_TAMP1IE_Pos (0U) +#define TAMP_IER_TAMP1IE_Msk (0x1UL << TAMP_IER_TAMP1IE_Pos) /*!< 0x00000001 */ +#define TAMP_IER_TAMP1IE TAMP_IER_TAMP1IE_Msk +#define TAMP_IER_TAMP2IE_Pos (1U) +#define TAMP_IER_TAMP2IE_Msk (0x1UL << TAMP_IER_TAMP2IE_Pos) /*!< 0x00000002 */ +#define TAMP_IER_TAMP2IE TAMP_IER_TAMP2IE_Msk +#define TAMP_IER_ITAMP3IE_Pos (18U) +#define TAMP_IER_ITAMP3IE_Msk (0x1UL << TAMP_IER_ITAMP3IE_Pos) /*!< 0x00040000 */ +#define TAMP_IER_ITAMP3IE TAMP_IER_ITAMP3IE_Msk +#define TAMP_IER_ITAMP4IE_Pos (19U) +#define TAMP_IER_ITAMP4IE_Msk (0x1UL << TAMP_IER_ITAMP4IE_Pos) /*!< 0x00080000 */ +#define TAMP_IER_ITAMP4IE TAMP_IER_ITAMP4IE_Msk +#define TAMP_IER_ITAMP5IE_Pos (20U) +#define TAMP_IER_ITAMP5IE_Msk (0x1UL << TAMP_IER_ITAMP5IE_Pos) /*!< 0x00100000 */ +#define TAMP_IER_ITAMP5IE TAMP_IER_ITAMP5IE_Msk +#define TAMP_IER_ITAMP6IE_Pos (21U) +#define TAMP_IER_ITAMP6IE_Msk (0x1UL << TAMP_IER_ITAMP6IE_Pos) /*!< 0x00200000 */ +#define TAMP_IER_ITAMP6IE TAMP_IER_ITAMP6IE_Msk + +/******************** Bits definition for TAMP_SR register ******************/ +#define TAMP_SR_TAMP1F_Pos (0U) +#define TAMP_SR_TAMP1F_Msk (0x1UL << TAMP_SR_TAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SR_TAMP1F TAMP_SR_TAMP1F_Msk +#define TAMP_SR_TAMP2F_Pos (1U) +#define TAMP_SR_TAMP2F_Msk (0x1UL << TAMP_SR_TAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SR_TAMP2F TAMP_SR_TAMP2F_Msk +#define TAMP_SR_ITAMP3F_Pos (18U) +#define TAMP_SR_ITAMP3F_Msk (0x1UL << TAMP_SR_ITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SR_ITAMP3F TAMP_SR_ITAMP3F_Msk +#define TAMP_SR_ITAMP4F_Pos (19U) +#define TAMP_SR_ITAMP4F_Msk (0x1UL << TAMP_SR_ITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SR_ITAMP4F TAMP_SR_ITAMP4F_Msk +#define TAMP_SR_ITAMP5F_Pos (20U) +#define TAMP_SR_ITAMP5F_Msk (0x1UL << TAMP_SR_ITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SR_ITAMP5F TAMP_SR_ITAMP5F_Msk +#define TAMP_SR_ITAMP6F_Pos (21U) +#define TAMP_SR_ITAMP6F_Msk (0x1UL << TAMP_SR_ITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SR_ITAMP6F TAMP_SR_ITAMP6F_Msk + +/******************** Bits definition for TAMP_MISR register ****************/ +#define TAMP_MISR_TAMP1MF_Pos (0U) +#define TAMP_MISR_TAMP1MF_Msk (0x1UL << TAMP_MISR_TAMP1MF_Pos) /*!< 0x00000001 */ +#define TAMP_MISR_TAMP1MF TAMP_MISR_TAMP1MF_Msk +#define TAMP_MISR_TAMP2MF_Pos (1U) +#define TAMP_MISR_TAMP2MF_Msk (0x1UL << TAMP_MISR_TAMP2MF_Pos) /*!< 0x00000002 */ +#define TAMP_MISR_TAMP2MF TAMP_MISR_TAMP2MF_Msk +#define TAMP_MISR_ITAMP3MF_Pos (18U) +#define TAMP_MISR_ITAMP3MF_Msk (0x1UL << TAMP_MISR_ITAMP3MF_Pos) /*!< 0x00040000 */ +#define TAMP_MISR_ITAMP3MF TAMP_MISR_ITAMP3MF_Msk +#define TAMP_MISR_ITAMP4MF_Pos (19U) +#define TAMP_MISR_ITAMP4MF_Msk (0x1UL << TAMP_MISR_ITAMP4MF_Pos) /*!< 0x00080000 */ +#define TAMP_MISR_ITAMP4MF TAMP_MISR_ITAMP4MF_Msk +#define TAMP_MISR_ITAMP5MF_Pos (20U) +#define TAMP_MISR_ITAMP5MF_Msk (0x1UL << TAMP_MISR_ITAMP5MF_Pos) /*!< 0x00100000 */ +#define TAMP_MISR_ITAMP5MF TAMP_MISR_ITAMP5MF_Msk +#define TAMP_MISR_ITAMP6MF_Pos (21U) +#define TAMP_MISR_ITAMP6MF_Msk (0x1UL << TAMP_MISR_ITAMP6MF_Pos) /*!< 0x00200000 */ +#define TAMP_MISR_ITAMP6MF TAMP_MISR_ITAMP6MF_Msk + +/******************** Bits definition for TAMP_SCR register *****************/ +#define TAMP_SCR_CTAMP1F_Pos (0U) +#define TAMP_SCR_CTAMP1F_Msk (0x1UL << TAMP_SCR_CTAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SCR_CTAMP1F TAMP_SCR_CTAMP1F_Msk +#define TAMP_SCR_CTAMP2F_Pos (1U) +#define TAMP_SCR_CTAMP2F_Msk (0x1UL << TAMP_SCR_CTAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SCR_CTAMP2F TAMP_SCR_CTAMP2F_Msk +#define TAMP_SCR_CITAMP3F_Pos (18U) +#define TAMP_SCR_CITAMP3F_Msk (0x1UL << TAMP_SCR_CITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SCR_CITAMP3F TAMP_SCR_CITAMP3F_Msk +#define TAMP_SCR_CITAMP4F_Pos (19U) +#define TAMP_SCR_CITAMP4F_Msk (0x1UL << TAMP_SCR_CITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SCR_CITAMP4F TAMP_SCR_CITAMP4F_Msk +#define TAMP_SCR_CITAMP5F_Pos (20U) +#define TAMP_SCR_CITAMP5F_Msk (0x1UL << TAMP_SCR_CITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SCR_CITAMP5F TAMP_SCR_CITAMP5F_Msk +#define TAMP_SCR_CITAMP6F_Pos (21U) +#define TAMP_SCR_CITAMP6F_Msk (0x1UL << TAMP_SCR_CITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SCR_CITAMP6F TAMP_SCR_CITAMP6F_Msk + +/******************** Bits definition for TAMP_BKP0R register ***************/ +#define TAMP_BKP0R_Pos (0U) +#define TAMP_BKP0R_Msk (0xFFFFFFFFUL << TAMP_BKP0R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP0R TAMP_BKP0R_Msk + +/******************** Bits definition for TAMP_BKP1R register ***************/ +#define TAMP_BKP1R_Pos (0U) +#define TAMP_BKP1R_Msk (0xFFFFFFFFUL << TAMP_BKP1R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP1R TAMP_BKP1R_Msk + +/******************** Bits definition for TAMP_BKP2R register ***************/ +#define TAMP_BKP2R_Pos (0U) +#define TAMP_BKP2R_Msk (0xFFFFFFFFUL << TAMP_BKP2R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP2R TAMP_BKP2R_Msk + +/******************** Bits definition for TAMP_BKP3R register ***************/ +#define TAMP_BKP3R_Pos (0U) +#define TAMP_BKP3R_Msk (0xFFFFFFFFUL << TAMP_BKP3R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP3R TAMP_BKP3R_Msk + +/******************** Bits definition for TAMP_BKP4R register ***************/ +#define TAMP_BKP4R_Pos (0U) +#define TAMP_BKP4R_Msk (0xFFFFFFFFUL << TAMP_BKP4R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP4R TAMP_BKP4R_Msk + +/******************************************************************************/ +/* */ +/* Serial Peripheral Interface (SPI) */ +/* */ +/******************************************************************************/ +/* + * @brief Specific device feature definitions (not present on all devices in the STM32G0 series) + */ +#define SPI_I2S_SUPPORT /*!< I2S support */ + +/******************* Bit definition for SPI_CR1 register ********************/ +#define SPI_CR1_CPHA_Pos (0U) +#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */ +#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*! exti[16] Interrupt */ +#define SYSCFG_ITLINE2_SR_TAMPER_Pos (0U) +#define SYSCFG_ITLINE2_SR_TAMPER_Msk (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE2_SR_TAMPER SYSCFG_ITLINE2_SR_TAMPER_Msk /*!< TAMPER -> exti[21] interrupt */ +#define SYSCFG_ITLINE2_SR_RTC_Pos (1U) +#define SYSCFG_ITLINE2_SR_RTC_Msk (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE2_SR_RTC SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos (0U) +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC SYSCFG_ITLINE3_SR_FLASH_ECC_Msk /*!< Flash ITF ECC interrupt */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos (1U) +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF SYSCFG_ITLINE3_SR_FLASH_ITF_Msk /*!< FLASH ITF interrupt */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos (0U) +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL SYSCFG_ITLINE4_SR_CLK_CTRL_Msk /*!< RCC interrupt */ +#define SYSCFG_ITLINE5_SR_EXTI0_Pos (0U) +#define SYSCFG_ITLINE5_SR_EXTI0_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE5_SR_EXTI0 SYSCFG_ITLINE5_SR_EXTI0_Msk /*!< External Interrupt 0 */ +#define SYSCFG_ITLINE5_SR_EXTI1_Pos (1U) +#define SYSCFG_ITLINE5_SR_EXTI1_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE5_SR_EXTI1 SYSCFG_ITLINE5_SR_EXTI1_Msk /*!< External Interrupt 1 */ +#define SYSCFG_ITLINE6_SR_EXTI2_Pos (0U) +#define SYSCFG_ITLINE6_SR_EXTI2_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE6_SR_EXTI2 SYSCFG_ITLINE6_SR_EXTI2_Msk /*!< External Interrupt 2 */ +#define SYSCFG_ITLINE6_SR_EXTI3_Pos (1U) +#define SYSCFG_ITLINE6_SR_EXTI3_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE6_SR_EXTI3 SYSCFG_ITLINE6_SR_EXTI3_Msk /*!< External Interrupt 3 */ +#define SYSCFG_ITLINE7_SR_EXTI4_Pos (0U) +#define SYSCFG_ITLINE7_SR_EXTI4_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE7_SR_EXTI4 SYSCFG_ITLINE7_SR_EXTI4_Msk /*!< External Interrupt 4 */ +#define SYSCFG_ITLINE7_SR_EXTI5_Pos (1U) +#define SYSCFG_ITLINE7_SR_EXTI5_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE7_SR_EXTI5 SYSCFG_ITLINE7_SR_EXTI5_Msk /*!< External Interrupt 5 */ +#define SYSCFG_ITLINE7_SR_EXTI6_Pos (2U) +#define SYSCFG_ITLINE7_SR_EXTI6_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE7_SR_EXTI6 SYSCFG_ITLINE7_SR_EXTI6_Msk /*!< External Interrupt 6 */ +#define SYSCFG_ITLINE7_SR_EXTI7_Pos (3U) +#define SYSCFG_ITLINE7_SR_EXTI7_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE7_SR_EXTI7 SYSCFG_ITLINE7_SR_EXTI7_Msk /*!< External Interrupt 7 */ +#define SYSCFG_ITLINE7_SR_EXTI8_Pos (4U) +#define SYSCFG_ITLINE7_SR_EXTI8_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE7_SR_EXTI8 SYSCFG_ITLINE7_SR_EXTI8_Msk /*!< External Interrupt 8 */ +#define SYSCFG_ITLINE7_SR_EXTI9_Pos (5U) +#define SYSCFG_ITLINE7_SR_EXTI9_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */ +#define SYSCFG_ITLINE7_SR_EXTI9 SYSCFG_ITLINE7_SR_EXTI9_Msk /*!< External Interrupt 9 */ +#define SYSCFG_ITLINE7_SR_EXTI10_Pos (6U) +#define SYSCFG_ITLINE7_SR_EXTI10_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */ +#define SYSCFG_ITLINE7_SR_EXTI10 SYSCFG_ITLINE7_SR_EXTI10_Msk /*!< External Interrupt 10 */ +#define SYSCFG_ITLINE7_SR_EXTI11_Pos (7U) +#define SYSCFG_ITLINE7_SR_EXTI11_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */ +#define SYSCFG_ITLINE7_SR_EXTI11 SYSCFG_ITLINE7_SR_EXTI11_Msk /*!< External Interrupt 11 */ +#define SYSCFG_ITLINE7_SR_EXTI12_Pos (8U) +#define SYSCFG_ITLINE7_SR_EXTI12_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */ +#define SYSCFG_ITLINE7_SR_EXTI12 SYSCFG_ITLINE7_SR_EXTI12_Msk /*!< External Interrupt 12 */ +#define SYSCFG_ITLINE7_SR_EXTI13_Pos (9U) +#define SYSCFG_ITLINE7_SR_EXTI13_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */ +#define SYSCFG_ITLINE7_SR_EXTI13 SYSCFG_ITLINE7_SR_EXTI13_Msk /*!< External Interrupt 13 */ +#define SYSCFG_ITLINE7_SR_EXTI14_Pos (10U) +#define SYSCFG_ITLINE7_SR_EXTI14_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */ +#define SYSCFG_ITLINE7_SR_EXTI14 SYSCFG_ITLINE7_SR_EXTI14_Msk /*!< External Interrupt 14 */ +#define SYSCFG_ITLINE7_SR_EXTI15_Pos (11U) +#define SYSCFG_ITLINE7_SR_EXTI15_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */ +#define SYSCFG_ITLINE7_SR_EXTI15 SYSCFG_ITLINE7_SR_EXTI15_Msk /*!< External Interrupt 15 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos (0U) +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1 SYSCFG_ITLINE9_SR_DMA1_CH1_Msk /*!< DMA1 Channel 1 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos (0U) +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2 SYSCFG_ITLINE10_SR_DMA1_CH2_Msk /*!< DMA1 Channel 2 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos (1U) +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3 SYSCFG_ITLINE10_SR_DMA1_CH3_Msk /*!< DMA2 Channel 3 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos (0U) +#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE11_SR_DMAMUX1 SYSCFG_ITLINE11_SR_DMAMUX1_Msk /*!< DMAMUX Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4 SYSCFG_ITLINE11_SR_DMA1_CH4_Msk /*!< DMA1 Channel 4 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos (2U) +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5 SYSCFG_ITLINE11_SR_DMA1_CH5_Msk /*!< DMA1 Channel 5 Interrupt */ +#define SYSCFG_ITLINE12_SR_ADC_Pos (0U) +#define SYSCFG_ITLINE12_SR_ADC_Msk (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE12_SR_ADC SYSCFG_ITLINE12_SR_ADC_Msk /*!< ADC Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos (0U) +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU SYSCFG_ITLINE13_SR_TIM1_CCU_Msk /*!< TIM1 CCU Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos (1U) +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG SYSCFG_ITLINE13_SR_TIM1_TRG_Msk /*!< TIM1 TRG Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos (2U) +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD SYSCFG_ITLINE13_SR_TIM1_UPD_Msk /*!< TIM1 UPD Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos (3U) +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK SYSCFG_ITLINE13_SR_TIM1_BRK_Msk /*!< TIM1 BRK Interrupt */ +#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos (0U) +#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE14_SR_TIM1_CC SYSCFG_ITLINE14_SR_TIM1_CC_Msk /*!< TIM1 CC Interrupt */ +#define SYSCFG_ITLINE15_SR_TIM2_GLB_Pos (0U) +#define SYSCFG_ITLINE15_SR_TIM2_GLB_Msk (0x1UL << SYSCFG_ITLINE15_SR_TIM2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE15_SR_TIM2_GLB SYSCFG_ITLINE15_SR_TIM2_GLB_Msk /*!< TIM2 GLB Interrupt */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos (0U) +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB SYSCFG_ITLINE16_SR_TIM3_GLB_Msk /*!< TIM3 GLB Interrupt */ +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos (2U) +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk (0x1UL << SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk /*!< LPTIM1 -> exti[29] Interrupt */ +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos (1U) +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk (0x1UL << SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk /*!< LPTIM2 -> exti[30] Interrupt */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos (0U) +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos (0U) +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos (0U) +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos (0U) +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB SYSCFG_ITLINE23_SR_I2C1_GLB_Msk /*!< I2C1 GLB Interrupt -> exti[23] */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos (0U) +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB SYSCFG_ITLINE24_SR_I2C2_GLB_Msk /*!< I2C2 GLB Interrupt -> exti[22]*/ +#define SYSCFG_ITLINE25_SR_SPI1_Pos (0U) +#define SYSCFG_ITLINE25_SR_SPI1_Msk (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE25_SR_SPI1 SYSCFG_ITLINE25_SR_SPI1_Msk /*!< SPI1 Interrupt */ +#define SYSCFG_ITLINE26_SR_SPI2_Pos (0U) +#define SYSCFG_ITLINE26_SR_SPI2_Msk (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE26_SR_SPI2 SYSCFG_ITLINE26_SR_SPI2_Msk /*!< SPI2 Interrupt */ +#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos (0U) +#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE27_SR_USART1_GLB SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */ +#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos (0U) +#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE28_SR_USART2_GLB SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */ +#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos (2U) +#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE29_SR_LPUART1_GLB SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk /*!< LPUART1 GLB Interrupt -> exti[28] */ + +/******************************************************************************/ +/* */ +/* TIM */ +/* */ +/******************************************************************************/ +/******************* Bit definition for TIM_CR1 register ********************/ +#define TIM_CR1_CEN_Pos (0U) +#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */ +#define TIM_CR1_CEN TIM_CR1_CEN_Msk /*! + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ +typedef struct +{ + __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR1; /*!< ADC configuration register 1, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR; /*!< ADC sampling time register, Address offset: 0x14 */ + uint32_t RESERVED1; /*!< Reserved, 0x18 */ + uint32_t RESERVED2; /*!< Reserved, 0x1C */ + __IO uint32_t AWD1TR; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ + __IO uint32_t AWD2TR; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */ + __IO uint32_t CHSELR; /*!< ADC group regular sequencer register, Address offset: 0x28 */ + __IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x2C */ + uint32_t RESERVED3[4]; /*!< Reserved, 0x30 - 0x3C */ + __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ + uint32_t RESERVED4[23];/*!< Reserved, 0x44 - 0x9C */ + __IO uint32_t AWD2CR; /*!< ADC analog watchdog 2 configuration register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 configuration register, Address offset: 0xA4 */ + uint32_t RESERVED5[3]; /*!< Reserved, 0xA8 - 0xB0 */ + __IO uint32_t CALFACT; /*!< ADC Calibration factor register, Address offset: 0xB4 */ +} ADC_TypeDef; + +typedef struct +{ + __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ +} ADC_Common_TypeDef; + +/* Legacy registers naming */ +#define TR1 AWD1TR +#define TR2 AWD2TR +#define TR3 AWD3TR + + + + +/** + * @brief CRC calculation unit + */ +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED1; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + + +/** + * @brief Debug MCU + */ +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug configuration register, Address offset: 0x04 */ + __IO uint32_t APBFZ1; /*!< Debug APB freeze register 1, Address offset: 0x08 */ + __IO uint32_t APBFZ2; /*!< Debug APB freeze register 2, Address offset: 0x0C */ +} DBG_TypeDef; + +/** + * @brief DMA Controller + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} DMA_TypeDef; + +/** + * @brief DMA Multiplexer + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register Address offset: 0x0004 * (channel x) */ +}DMAMUX_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< DMA Channel Status Register Address offset: 0x0080 */ + __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register Address offset: 0x0084 */ +}DMAMUX_ChannelStatus_TypeDef; + +typedef struct +{ + __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register Address offset: 0x0100 + 0x0004 * (Req Gen x) */ +}DMAMUX_RequestGen_TypeDef; + +typedef struct +{ + __IO uint32_t RGSR; /*!< DMA Request Generator Status Register Address offset: 0x0140 */ + __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register Address offset: 0x0144 */ +}DMAMUX_RequestGenStatus_TypeDef; + +/** + * @brief Asynch Interrupt/Event Controller (EXTI) + */ +typedef struct +{ + __IO uint32_t RTSR1; /*!< EXTI Rising Trigger Selection Register 1, Address offset: 0x00 */ + __IO uint32_t FTSR1; /*!< EXTI Falling Trigger Selection Register 1, Address offset: 0x04 */ + __IO uint32_t SWIER1; /*!< EXTI Software Interrupt event Register 1, Address offset: 0x08 */ + __IO uint32_t RPR1; /*!< EXTI Rising Pending Register 1, Address offset: 0x0C */ + __IO uint32_t FPR1; /*!< EXTI Falling Pending Register 1, Address offset: 0x10 */ + uint32_t RESERVED1[3]; /*!< Reserved 1, 0x14 -- 0x1C */ + uint32_t RESERVED2[5]; /*!< Reserved 2, 0x20 -- 0x30 */ + uint32_t RESERVED3[11]; /*!< Reserved 3, 0x34 -- 0x5C */ + __IO uint32_t EXTICR[4]; /*!< EXTI External Interrupt Configuration Register, 0x60 -- 0x6C */ + uint32_t RESERVED4[4]; /*!< Reserved 4, 0x70 -- 0x7C */ + __IO uint32_t IMR1; /*!< EXTI Interrupt Mask Register 1, Address offset: 0x80 */ + __IO uint32_t EMR1; /*!< EXTI Event Mask Register 1, Address offset: 0x84 */ +} EXTI_TypeDef; + +/** + * @brief FLASH Registers + */ +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH Access Control register, Address offset: 0x00 */ + uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x04 */ + __IO uint32_t KEYR; /*!< FLASH Key register, Address offset: 0x08 */ + __IO uint32_t OPTKEYR; /*!< FLASH Option Key register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< FLASH Status register, Address offset: 0x10 */ + __IO uint32_t CR; /*!< FLASH Control register, Address offset: 0x14 */ + __IO uint32_t ECCR; /*!< FLASH ECC register, Address offset: 0x18 */ + uint32_t RESERVED2; /*!< Reserved2, Address offset: 0x1C */ + __IO uint32_t OPTR; /*!< FLASH Option register, Address offset: 0x20 */ + __IO uint32_t PCROP1ASR; /*!< FLASH Bank PCROP area A Start address register, Address offset: 0x24 */ + __IO uint32_t PCROP1AER; /*!< FLASH Bank PCROP area A End address register, Address offset: 0x28 */ + __IO uint32_t WRP1AR; /*!< FLASH Bank WRP area A address register, Address offset: 0x2C */ + __IO uint32_t WRP1BR; /*!< FLASH Bank WRP area B address register, Address offset: 0x30 */ + __IO uint32_t PCROP1BSR; /*!< FLASH Bank PCROP area B Start address register, Address offset: 0x34 */ + __IO uint32_t PCROP1BER; /*!< FLASH Bank PCROP area B End address register, Address offset: 0x38 */ + uint32_t RESERVED8[17];/*!< Reserved8, Address offset: 0x3C--0x7C */ + __IO uint32_t SECR; /*!< FLASH security register , Address offset: 0x80 */ +} FLASH_TypeDef; + +/** + * @brief General Purpose I/O + */ +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ + __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */ +} GPIO_TypeDef; + + +/** + * @brief Inter-integrated Circuit Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + +/** + * @brief LPTIMER + */ +typedef struct +{ + __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ + __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ + __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ + __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ + __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ + __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ + __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ + __IO uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x20 */ + __IO uint32_t CFGR2; /*!< LPTIM Option register, Address offset: 0x24 */ +} LPTIM_TypeDef; + + +/** + * @brief Power Control + */ +typedef struct +{ + __IO uint32_t CR1; /*!< PWR Power Control Register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< PWR Power Control Register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< PWR Power Control Register 3, Address offset: 0x08 */ + __IO uint32_t CR4; /*!< PWR Power Control Register 4, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< PWR Power Status Register 1, Address offset: 0x10 */ + __IO uint32_t SR2; /*!< PWR Power Status Register 2, Address offset: 0x14 */ + __IO uint32_t SCR; /*!< PWR Power Status Clear Register, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t PUCRA; /*!< PWR Pull-Up Control Register of port A, Address offset: 0x20 */ + __IO uint32_t PDCRA; /*!< PWR Pull-Down Control Register of port A, Address offset: 0x24 */ + __IO uint32_t PUCRB; /*!< PWR Pull-Up Control Register of port B, Address offset: 0x28 */ + __IO uint32_t PDCRB; /*!< PWR Pull-Down Control Register of port B, Address offset: 0x2C */ + __IO uint32_t PUCRC; /*!< PWR Pull-Up Control Register of port C, Address offset: 0x30 */ + __IO uint32_t PDCRC; /*!< PWR Pull-Down Control Register of port C, Address offset: 0x34 */ + __IO uint32_t PUCRD; /*!< PWR Pull-Up Control Register of port D, Address offset: 0x38 */ + __IO uint32_t PDCRD; /*!< PWR Pull-Down Control Register of port D, Address offset: 0x3C */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x40 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: 0x44 */ + __IO uint32_t PUCRF; /*!< PWR Pull-Up Control Register of port F, Address offset: 0x48 */ + __IO uint32_t PDCRF; /*!< PWR Pull-Down Control Register of port F, Address offset: 0x4C */ +} PWR_TypeDef; + +/** + * @brief Reset and Clock Control + */ +typedef struct +{ + __IO uint32_t CR; /*!< RCC Clock Sources Control Register, Address offset: 0x00 */ + __IO uint32_t ICSCR; /*!< RCC Internal Clock Sources Calibration Register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC Regulated Domain Clocks Configuration Register, Address offset: 0x08 */ + __IO uint32_t PLLCFGR; /*!< RCC System PLL configuration Register, Address offset: 0x0C */ + __IO uint32_t RESERVED0; /*!< Reserved, Address offset: 0x10 */ + __IO uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */ + __IO uint32_t CIER; /*!< RCC Clock Interrupt Enable Register, Address offset: 0x18 */ + __IO uint32_t CIFR; /*!< RCC Clock Interrupt Flag Register, Address offset: 0x1C */ + __IO uint32_t CICR; /*!< RCC Clock Interrupt Clear Register, Address offset: 0x20 */ + __IO uint32_t IOPRSTR; /*!< RCC IO port reset register, Address offset: 0x24 */ + __IO uint32_t AHBRSTR; /*!< RCC AHB peripherals reset register, Address offset: 0x28 */ + __IO uint32_t APBRSTR1; /*!< RCC APB peripherals reset register 1, Address offset: 0x2C */ + __IO uint32_t APBRSTR2; /*!< RCC APB peripherals reset register 2, Address offset: 0x30 */ + __IO uint32_t IOPENR; /*!< RCC IO port enable register, Address offset: 0x34 */ + __IO uint32_t AHBENR; /*!< RCC AHB peripherals clock enable register, Address offset: 0x38 */ + __IO uint32_t APBENR1; /*!< RCC APB peripherals clock enable register1, Address offset: 0x3C */ + __IO uint32_t APBENR2; /*!< RCC APB peripherals clock enable register2, Address offset: 0x40 */ + __IO uint32_t IOPSMENR; /*!< RCC IO port clocks enable in sleep mode register, Address offset: 0x44 */ + __IO uint32_t AHBSMENR; /*!< RCC AHB peripheral clocks enable in sleep mode register, Address offset: 0x48 */ + __IO uint32_t APBSMENR1; /*!< RCC APB peripheral clocks enable in sleep mode register1, Address offset: 0x4C */ + __IO uint32_t APBSMENR2; /*!< RCC APB peripheral clocks enable in sleep mode register2, Address offset: 0x50 */ + __IO uint32_t CCIPR; /*!< RCC Peripherals Independent Clocks Configuration Register, Address offset: 0x54 */ + __IO uint32_t RESERVED2; /*!< Reserved, Address offset: 0x58 */ + __IO uint32_t BDCR; /*!< RCC Backup Domain Control Register, Address offset: 0x5C */ + __IO uint32_t CSR; /*!< RCC Unregulated Domain Clock Control and Status Register, Address offset: 0x60 */ +} RCC_TypeDef; + +/** + * @brief Real-Time Clock + */ +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x08 */ + __IO uint32_t ICSR; /*!< RTC initialization control and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x18 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x1C */ + uint32_t RESERVED1; /*!< Reserved Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x1C */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x48 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x4C */ + __IO uint32_t SR; /*!< RTC Status register, Address offset: 0x50 */ + __IO uint32_t MISR; /*!< RTC Masked Interrupt Status register, Address offset: 0x54 */ + uint32_t RESERVED3; /*!< Reserved Address offset: 0x58 */ + __IO uint32_t SCR; /*!< RTC Status Clear register, Address offset: 0x5C */ + __IO uint32_t OR; /*!< RTC option register, Address offset: 0x60 */ +} RTC_TypeDef; + +/** + * @brief Tamper and backup registers + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TAMP configuration register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TAMP configuration register 2, Address offset: 0x04 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x08 */ + __IO uint32_t FLTCR; /*!< Reserved Address offset: 0x0C */ + uint32_t RESERVED1[7]; /*!< Reserved Address offset: 0x10 -- 0x28 */ + __IO uint32_t IER; /*!< TAMP Interrupt enable register, Address offset: 0x2C */ + __IO uint32_t SR; /*!< TAMP Status register, Address offset: 0x30 */ + __IO uint32_t MISR; /*!< TAMP Masked Interrupt Status register, Address offset: 0x34 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x38 */ + __IO uint32_t SCR; /*!< TAMP Status clear register, Address offset: 0x3C */ + uint32_t RESERVED3[48]; /*!< Reserved Address offset: 0x54 -- 0xFC */ + __IO uint32_t BKP0R; /*!< TAMP backup register 0, Address offset: 0x100 */ + __IO uint32_t BKP1R; /*!< TAMP backup register 1, Address offset: 0x104 */ + __IO uint32_t BKP2R; /*!< TAMP backup register 2, Address offset: 0x108 */ + __IO uint32_t BKP3R; /*!< TAMP backup register 3, Address offset: 0x10C */ + __IO uint32_t BKP4R; /*!< TAMP backup register 4, Address offset: 0x110 */ +} TAMP_TypeDef; + + /** + * @brief Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< SPI Control register 1 (not used in I2S mode), Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ + __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ + __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ + __IO uint32_t RXCRCR; /*!< SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 */ + __IO uint32_t TXCRCR; /*!< SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 */ + __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ + __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ +} SPI_TypeDef; + +/** + * @brief System configuration controller + */ +typedef struct +{ + __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */ + uint32_t RESERVED0[5]; /*!< Reserved, 0x04 --0x14 */ + __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x18 */ + uint32_t RESERVED1[25]; /*!< Reserved 0x1C */ + __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register, Address offset: 0x80 */ +} SYSCFG_TypeDef; + +/** + * @brief TIM + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + __IO uint32_t OR1; /*!< TIM option register, Address offset: 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t AF1; /*!< TIM alternate function register 1, Address offset: 0x60 */ + __IO uint32_t AF2; /*!< TIM alternate function register 2, Address offset: 0x64 */ + __IO uint32_t TISEL; /*!< TIM Input Selection register, Address offset: 0x68 */ +} TIM_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + __IO uint32_t PRESC; /*!< USART Prescaler register, Address offset: 0x2C */ +} USART_TypeDef; + +/** + * @brief VREFBUF + */ +typedef struct +{ + __IO uint32_t CSR; /*!< VREFBUF control and status register, Address offset: 0x00 */ + __IO uint32_t CCR; /*!< VREFBUF calibration and control register, Address offset: 0x04 */ +} VREFBUF_TypeDef; + +/** + * @brief Window WATCHDOG + */ +typedef struct +{ + __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ + __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ +} WWDG_TypeDef; + +/** + * @brief AES hardware accelerator + */ +typedef struct +{ + __IO uint32_t CR; /*!< AES control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< AES status register, Address offset: 0x04 */ + __IO uint32_t DINR; /*!< AES data input register, Address offset: 0x08 */ + __IO uint32_t DOUTR; /*!< AES data output register, Address offset: 0x0C */ + __IO uint32_t KEYR0; /*!< AES key register 0, Address offset: 0x10 */ + __IO uint32_t KEYR1; /*!< AES key register 1, Address offset: 0x14 */ + __IO uint32_t KEYR2; /*!< AES key register 2, Address offset: 0x18 */ + __IO uint32_t KEYR3; /*!< AES key register 3, Address offset: 0x1C */ + __IO uint32_t IVR0; /*!< AES initialization vector register 0, Address offset: 0x20 */ + __IO uint32_t IVR1; /*!< AES initialization vector register 1, Address offset: 0x24 */ + __IO uint32_t IVR2; /*!< AES initialization vector register 2, Address offset: 0x28 */ + __IO uint32_t IVR3; /*!< AES initialization vector register 3, Address offset: 0x2C */ + __IO uint32_t KEYR4; /*!< AES key register 4, Address offset: 0x30 */ + __IO uint32_t KEYR5; /*!< AES key register 5, Address offset: 0x34 */ + __IO uint32_t KEYR6; /*!< AES key register 6, Address offset: 0x38 */ + __IO uint32_t KEYR7; /*!< AES key register 7, Address offset: 0x3C */ + __IO uint32_t SUSP0R; /*!< AES Suspend register 0, Address offset: 0x40 */ + __IO uint32_t SUSP1R; /*!< AES Suspend register 1, Address offset: 0x44 */ + __IO uint32_t SUSP2R; /*!< AES Suspend register 2, Address offset: 0x48 */ + __IO uint32_t SUSP3R; /*!< AES Suspend register 3, Address offset: 0x4C */ + __IO uint32_t SUSP4R; /*!< AES Suspend register 4, Address offset: 0x50 */ + __IO uint32_t SUSP5R; /*!< AES Suspend register 5, Address offset: 0x54 */ + __IO uint32_t SUSP6R; /*!< AES Suspend register 6, Address offset: 0x58 */ + __IO uint32_t SUSP7R; /*!< AES Suspend register 7, Address offset: 0x5C */ +} AES_TypeDef; + +/** + * @brief RNG + */ +typedef struct +{ + __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */ + __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */ +} RNG_TypeDef; + + +/** + * @} + */ + +/** @addtogroup Peripheral_memory_map + * @{ + */ +#define FLASH_BASE (0x08000000UL) /*!< FLASH base address */ +#define SRAM_BASE (0x20000000UL) /*!< SRAM base address */ +#define PERIPH_BASE (0x40000000UL) /*!< Peripheral base address */ +#define IOPORT_BASE (0x50000000UL) /*!< IOPORT base address */ +#define SRAM_SIZE_MAX (0x00002000UL) /*!< maximum SRAM size (up to 8 KBytes) */ + +#define FLASH_SIZE (((*((uint32_t *)FLASHSIZE_BASE)) & (0x007FU)) << 10U) + +/*!< Peripheral memory map */ +#define APBPERIPH_BASE (PERIPH_BASE) +#define AHBPERIPH_BASE (PERIPH_BASE + 0x00020000UL) + +/*!< APB peripherals */ + +#define TIM2_BASE (APBPERIPH_BASE + 0UL) +#define TIM3_BASE (APBPERIPH_BASE + 0x00000400UL) +#define TIM14_BASE (APBPERIPH_BASE + 0x00002000UL) +#define RTC_BASE (APBPERIPH_BASE + 0x00002800UL) +#define WWDG_BASE (APBPERIPH_BASE + 0x00002C00UL) +#define IWDG_BASE (APBPERIPH_BASE + 0x00003000UL) +#define SPI2_BASE (APBPERIPH_BASE + 0x00003800UL) +#define USART2_BASE (APBPERIPH_BASE + 0x00004400UL) +#define I2C1_BASE (APBPERIPH_BASE + 0x00005400UL) +#define I2C2_BASE (APBPERIPH_BASE + 0x00005800UL) +#define PWR_BASE (APBPERIPH_BASE + 0x00007000UL) +#define LPTIM1_BASE (APBPERIPH_BASE + 0x00007C00UL) +#define LPUART1_BASE (APBPERIPH_BASE + 0x00008000UL) +#define LPTIM2_BASE (APBPERIPH_BASE + 0x00009400UL) +#define TAMP_BASE (APBPERIPH_BASE + 0x0000B000UL) +#define SYSCFG_BASE (APBPERIPH_BASE + 0x00010000UL) +#define VREFBUF_BASE (APBPERIPH_BASE + 0x00010030UL) +#define ADC1_BASE (APBPERIPH_BASE + 0x00012400UL) +#define ADC1_COMMON_BASE (APBPERIPH_BASE + 0x00012708UL) +#define ADC_BASE (ADC1_COMMON_BASE) /* Kept for legacy purpose */ +#define TIM1_BASE (APBPERIPH_BASE + 0x00012C00UL) +#define SPI1_BASE (APBPERIPH_BASE + 0x00013000UL) +#define USART1_BASE (APBPERIPH_BASE + 0x00013800UL) +#define TIM16_BASE (APBPERIPH_BASE + 0x00014400UL) +#define TIM17_BASE (APBPERIPH_BASE + 0x00014800UL) +#define DBG_BASE (APBPERIPH_BASE + 0x00015800UL) + + +/*!< AHB peripherals */ +#define DMA1_BASE (AHBPERIPH_BASE) +#define DMAMUX1_BASE (AHBPERIPH_BASE + 0x00000800UL) +#define RCC_BASE (AHBPERIPH_BASE + 0x00001000UL) +#define EXTI_BASE (AHBPERIPH_BASE + 0x00001800UL) +#define FLASH_R_BASE (AHBPERIPH_BASE + 0x00002000UL) +#define CRC_BASE (AHBPERIPH_BASE + 0x00003000UL) + +#define RNG_BASE (AHBPERIPH_BASE + 0x00005000UL) +#define AES_BASE (AHBPERIPH_BASE + 0x00006000UL) + +#define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) +#define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) +#define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) +#define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) +#define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) + +#define DMAMUX1_Channel0_BASE (DMAMUX1_BASE) +#define DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x00000004UL) +#define DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x00000008UL) +#define DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x0000000CUL) +#define DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x00000010UL) + +#define DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x00000100UL) +#define DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x00000104UL) +#define DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x00000108UL) +#define DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x0000010CUL) + +#define DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x00000080UL) +#define DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x00000140UL) + +/*!< IOPORT */ +#define GPIOA_BASE (IOPORT_BASE + 0x00000000UL) +#define GPIOB_BASE (IOPORT_BASE + 0x00000400UL) +#define GPIOC_BASE (IOPORT_BASE + 0x00000800UL) +#define GPIOD_BASE (IOPORT_BASE + 0x00000C00UL) +#define GPIOF_BASE (IOPORT_BASE + 0x00001400UL) + +/*!< Device Electronic Signature */ +#define PACKAGE_BASE (0x1FFF7500UL) /*!< Package data register base address */ +#define UID_BASE (0x1FFF7590UL) /*!< Unique device ID register base address */ +#define FLASHSIZE_BASE (0x1FFF75E0UL) /*!< Flash size data register base address */ + +/** + * @} + */ + +/** @addtogroup Peripheral_declaration + * @{ + */ +#define TIM2 ((TIM_TypeDef *) TIM2_BASE) +#define TIM3 ((TIM_TypeDef *) TIM3_BASE) +#define TIM14 ((TIM_TypeDef *) TIM14_BASE) +#define RTC ((RTC_TypeDef *) RTC_BASE) +#define TAMP ((TAMP_TypeDef *) TAMP_BASE) +#define WWDG ((WWDG_TypeDef *) WWDG_BASE) +#define IWDG ((IWDG_TypeDef *) IWDG_BASE) +#define SPI2 ((SPI_TypeDef *) SPI2_BASE) +#define USART2 ((USART_TypeDef *) USART2_BASE) +#define I2C1 ((I2C_TypeDef *) I2C1_BASE) +#define I2C2 ((I2C_TypeDef *) I2C2_BASE) +#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) +#define PWR ((PWR_TypeDef *) PWR_BASE) +#define RCC ((RCC_TypeDef *) RCC_BASE) +#define EXTI ((EXTI_TypeDef *) EXTI_BASE) +#define LPUART1 ((USART_TypeDef *) LPUART1_BASE) +#define LPTIM2 ((LPTIM_TypeDef *) LPTIM2_BASE) +#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) +#define VREFBUF ((VREFBUF_TypeDef *) VREFBUF_BASE) +#define TIM1 ((TIM_TypeDef *) TIM1_BASE) +#define SPI1 ((SPI_TypeDef *) SPI1_BASE) +#define USART1 ((USART_TypeDef *) USART1_BASE) +#define TIM16 ((TIM_TypeDef *) TIM16_BASE) +#define TIM17 ((TIM_TypeDef *) TIM17_BASE) +#define DMA1 ((DMA_TypeDef *) DMA1_BASE) +#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) +#define CRC ((CRC_TypeDef *) CRC_BASE) +#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) +#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) +#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) +#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) +#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE) +#define ADC1 ((ADC_TypeDef *) ADC1_BASE) +#define ADC1_COMMON ((ADC_Common_TypeDef *) ADC1_COMMON_BASE) +#define ADC (ADC1_COMMON) /* Kept for legacy purpose */ + +#define AES ((AES_TypeDef *) AES_BASE) +#define AES1 ((AES_TypeDef *) AES_BASE) +#define RNG ((RNG_TypeDef *) RNG_BASE) + + +#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) +#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) +#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) +#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) +#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) +#define DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE) +#define DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE) +#define DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE) +#define DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE) +#define DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE) +#define DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE) + +#define DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE) +#define DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE) +#define DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE) +#define DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE) + +#define DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE) +#define DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE) + +#define DBG ((DBG_TypeDef *) DBG_BASE) + +/** + * @} + */ + +/** @addtogroup Exported_constants + * @{ + */ + + /** @addtogroup Hardware_Constant_Definition + * @{ + */ +#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */ + + /** + * @} + */ + + /** @addtogroup Peripheral_Registers_Bits_Definition + * @{ + */ + +/******************************************************************************/ +/* Peripheral Registers Bits Definition */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* Analog to Digital Converter (ADC) */ +/* */ +/******************************************************************************/ +/******************** Bit definition for ADC_ISR register *******************/ +#define ADC_ISR_ADRDY_Pos (0U) +#define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ +#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC ready flag */ +#define ADC_ISR_EOSMP_Pos (1U) +#define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ +#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< ADC group regular end of sampling flag */ +#define ADC_ISR_EOC_Pos (2U) +#define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ +#define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< ADC group regular end of unitary conversion flag */ +#define ADC_ISR_EOS_Pos (3U) +#define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) /*!< 0x00000008 */ +#define ADC_ISR_EOS ADC_ISR_EOS_Msk /*!< ADC group regular end of sequence conversions flag */ +#define ADC_ISR_OVR_Pos (4U) +#define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ +#define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< ADC group regular overrun flag */ +#define ADC_ISR_AWD1_Pos (7U) +#define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */ +#define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk /*!< ADC analog watchdog 1 flag */ +#define ADC_ISR_AWD2_Pos (8U) +#define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) /*!< 0x00000100 */ +#define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk /*!< ADC analog watchdog 2 flag */ +#define ADC_ISR_AWD3_Pos (9U) +#define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) /*!< 0x00000200 */ +#define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk /*!< ADC analog watchdog 3 flag */ +#define ADC_ISR_EOCAL_Pos (11U) +#define ADC_ISR_EOCAL_Msk (0x1UL << ADC_ISR_EOCAL_Pos) /*!< 0x00000800 */ +#define ADC_ISR_EOCAL ADC_ISR_EOCAL_Msk /*!< ADC end of calibration flag */ +#define ADC_ISR_CCRDY_Pos (13U) +#define ADC_ISR_CCRDY_Msk (0x1UL << ADC_ISR_CCRDY_Pos) /*!< 0x00002000 */ +#define ADC_ISR_CCRDY ADC_ISR_CCRDY_Msk /*!< ADC channel configuration ready flag */ + +/* Legacy defines */ +#define ADC_ISR_EOSEQ (ADC_ISR_EOS) + +/******************** Bit definition for ADC_IER register *******************/ +#define ADC_IER_ADRDYIE_Pos (0U) +#define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ +#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC ready interrupt */ +#define ADC_IER_EOSMPIE_Pos (1U) +#define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ +#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< ADC group regular end of sampling interrupt */ +#define ADC_IER_EOCIE_Pos (2U) +#define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ +#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< ADC group regular end of unitary conversion interrupt */ +#define ADC_IER_EOSIE_Pos (3U) +#define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) /*!< 0x00000008 */ +#define ADC_IER_EOSIE ADC_IER_EOSIE_Msk /*!< ADC group regular end of sequence conversions interrupt */ +#define ADC_IER_OVRIE_Pos (4U) +#define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ +#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< ADC group regular overrun interrupt */ +#define ADC_IER_AWD1IE_Pos (7U) +#define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) /*!< 0x00000080 */ +#define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk /*!< ADC analog watchdog 1 interrupt */ +#define ADC_IER_AWD2IE_Pos (8U) +#define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) /*!< 0x00000100 */ +#define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk /*!< ADC analog watchdog 2 interrupt */ +#define ADC_IER_AWD3IE_Pos (9U) +#define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) /*!< 0x00000200 */ +#define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk /*!< ADC analog watchdog 3 interrupt */ +#define ADC_IER_EOCALIE_Pos (11U) +#define ADC_IER_EOCALIE_Msk (0x1UL << ADC_IER_EOCALIE_Pos) /*!< 0x00000800 */ +#define ADC_IER_EOCALIE ADC_IER_EOCALIE_Msk /*!< ADC end of calibration interrupt */ +#define ADC_IER_CCRDYIE_Pos (13U) +#define ADC_IER_CCRDYIE_Msk (0x1UL << ADC_IER_CCRDYIE_Pos) /*!< 0x00002000 */ +#define ADC_IER_CCRDYIE ADC_IER_CCRDYIE_Msk /*!< ADC channel configuration ready interrupt */ + +/* Legacy defines */ +#define ADC_IER_EOSEQIE (ADC_IER_EOSIE) + +/******************** Bit definition for ADC_CR register ********************/ +#define ADC_CR_ADEN_Pos (0U) +#define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ +#define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable */ +#define ADC_CR_ADDIS_Pos (1U) +#define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ +#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable */ +#define ADC_CR_ADSTART_Pos (2U) +#define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ +#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC group regular conversion start */ +#define ADC_CR_ADSTP_Pos (4U) +#define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ +#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC group regular conversion stop */ +#define ADC_CR_ADVREGEN_Pos (28U) +#define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ +#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC voltage regulator enable */ +#define ADC_CR_ADCAL_Pos (31U) +#define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ +#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ + +/******************** Bit definition for ADC_CFGR1 register *****************/ +#define ADC_CFGR1_DMAEN_Pos (0U) +#define ADC_CFGR1_DMAEN_Msk (0x1UL << ADC_CFGR1_DMAEN_Pos) /*!< 0x00000001 */ +#define ADC_CFGR1_DMAEN ADC_CFGR1_DMAEN_Msk /*!< ADC DMA transfer enable */ +#define ADC_CFGR1_DMACFG_Pos (1U) +#define ADC_CFGR1_DMACFG_Msk (0x1UL << ADC_CFGR1_DMACFG_Pos) /*!< 0x00000002 */ +#define ADC_CFGR1_DMACFG ADC_CFGR1_DMACFG_Msk /*!< ADC DMA transfer configuration */ + +#define ADC_CFGR1_SCANDIR_Pos (2U) +#define ADC_CFGR1_SCANDIR_Msk (0x1UL << ADC_CFGR1_SCANDIR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR_Msk /*!< ADC group regular sequencer scan direction */ + +#define ADC_CFGR1_RES_Pos (3U) +#define ADC_CFGR1_RES_Msk (0x3UL << ADC_CFGR1_RES_Pos) /*!< 0x00000018 */ +#define ADC_CFGR1_RES ADC_CFGR1_RES_Msk /*!< ADC data resolution */ +#define ADC_CFGR1_RES_0 (0x1U << ADC_CFGR1_RES_Pos) /*!< 0x00000008 */ +#define ADC_CFGR1_RES_1 (0x2U << ADC_CFGR1_RES_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR1_ALIGN_Pos (5U) +#define ADC_CFGR1_ALIGN_Msk (0x1UL << ADC_CFGR1_ALIGN_Pos) /*!< 0x00000020 */ +#define ADC_CFGR1_ALIGN ADC_CFGR1_ALIGN_Msk /*!< ADC data alignment */ + +#define ADC_CFGR1_EXTSEL_Pos (6U) +#define ADC_CFGR1_EXTSEL_Msk (0x7UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x000001C0 */ +#define ADC_CFGR1_EXTSEL ADC_CFGR1_EXTSEL_Msk /*!< ADC group regular external trigger source */ +#define ADC_CFGR1_EXTSEL_0 (0x1UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000040 */ +#define ADC_CFGR1_EXTSEL_1 (0x2UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000080 */ +#define ADC_CFGR1_EXTSEL_2 (0x4UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR1_EXTEN_Pos (10U) +#define ADC_CFGR1_EXTEN_Msk (0x3UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000C00 */ +#define ADC_CFGR1_EXTEN ADC_CFGR1_EXTEN_Msk /*!< ADC group regular external trigger polarity */ +#define ADC_CFGR1_EXTEN_0 (0x1UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000400 */ +#define ADC_CFGR1_EXTEN_1 (0x2UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000800 */ + +#define ADC_CFGR1_OVRMOD_Pos (12U) +#define ADC_CFGR1_OVRMOD_Msk (0x1UL << ADC_CFGR1_OVRMOD_Pos) /*!< 0x00001000 */ +#define ADC_CFGR1_OVRMOD ADC_CFGR1_OVRMOD_Msk /*!< ADC group regular overrun configuration */ +#define ADC_CFGR1_CONT_Pos (13U) +#define ADC_CFGR1_CONT_Msk (0x1UL << ADC_CFGR1_CONT_Pos) /*!< 0x00002000 */ +#define ADC_CFGR1_CONT ADC_CFGR1_CONT_Msk /*!< ADC group regular continuous conversion mode */ +#define ADC_CFGR1_WAIT_Pos (14U) +#define ADC_CFGR1_WAIT_Msk (0x1UL << ADC_CFGR1_WAIT_Pos) /*!< 0x00004000 */ +#define ADC_CFGR1_WAIT ADC_CFGR1_WAIT_Msk /*!< ADC low power auto wait */ +#define ADC_CFGR1_AUTOFF_Pos (15U) +#define ADC_CFGR1_AUTOFF_Msk (0x1UL << ADC_CFGR1_AUTOFF_Pos) /*!< 0x00008000 */ +#define ADC_CFGR1_AUTOFF ADC_CFGR1_AUTOFF_Msk /*!< ADC low power auto power off */ +#define ADC_CFGR1_DISCEN_Pos (16U) +#define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */ +#define ADC_CFGR1_DISCEN ADC_CFGR1_DISCEN_Msk /*!< ADC group regular sequencer discontinuous mode */ +#define ADC_CFGR1_CHSELRMOD_Pos (21U) +#define ADC_CFGR1_CHSELRMOD_Msk (0x1UL << ADC_CFGR1_CHSELRMOD_Pos) /*!< 0x00200000 */ +#define ADC_CFGR1_CHSELRMOD ADC_CFGR1_CHSELRMOD_Msk /*!< ADC group regular sequencer mode */ + +#define ADC_CFGR1_AWD1SGL_Pos (22U) +#define ADC_CFGR1_AWD1SGL_Msk (0x1UL << ADC_CFGR1_AWD1SGL_Pos) /*!< 0x00400000 */ +#define ADC_CFGR1_AWD1SGL ADC_CFGR1_AWD1SGL_Msk /*!< ADC analog watchdog 1 monitoring a single channel or all channels */ +#define ADC_CFGR1_AWD1EN_Pos (23U) +#define ADC_CFGR1_AWD1EN_Msk (0x1UL << ADC_CFGR1_AWD1EN_Pos) /*!< 0x00800000 */ +#define ADC_CFGR1_AWD1EN ADC_CFGR1_AWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group regular */ + +#define ADC_CFGR1_AWD1CH_Pos (26U) +#define ADC_CFGR1_AWD1CH_Msk (0x1FUL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x7C000000 */ +#define ADC_CFGR1_AWD1CH ADC_CFGR1_AWD1CH_Msk /*!< ADC analog watchdog 1 monitored channel selection */ +#define ADC_CFGR1_AWD1CH_0 (0x01UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x04000000 */ +#define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ +#define ADC_CFGR1_AWD1CH_2 (0x04UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x10000000 */ +#define ADC_CFGR1_AWD1CH_3 (0x08UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x20000000 */ +#define ADC_CFGR1_AWD1CH_4 (0x10UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x40000000 */ + +/* Legacy defines */ +#define ADC_CFGR1_AUTDLY (ADC_CFGR1_WAIT) + +/******************** Bit definition for ADC_CFGR2 register *****************/ +#define ADC_CFGR2_OVSE_Pos (0U) +#define ADC_CFGR2_OVSE_Msk (0x1UL << ADC_CFGR2_OVSE_Pos) /*!< 0x00000001 */ +#define ADC_CFGR2_OVSE ADC_CFGR2_OVSE_Msk /*!< ADC oversampler enable on scope ADC group regular */ + +#define ADC_CFGR2_OVSR_Pos (2U) +#define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ +#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< ADC oversampling ratio */ +#define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ +#define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR2_OVSS_Pos (5U) +#define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ +#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< ADC oversampling shift */ +#define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ +#define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ +#define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ +#define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR2_TOVS_Pos (9U) +#define ADC_CFGR2_TOVS_Msk (0x1UL << ADC_CFGR2_TOVS_Pos) /*!< 0x00000200 */ +#define ADC_CFGR2_TOVS ADC_CFGR2_TOVS_Msk /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */ + +#define ADC_CFGR2_LFTRIG_Pos (29U) +#define ADC_CFGR2_LFTRIG_Msk (0x1UL << ADC_CFGR2_LFTRIG_Pos) /*!< 0x20000000 */ +#define ADC_CFGR2_LFTRIG ADC_CFGR2_LFTRIG_Msk /*!< ADC low frequency trigger mode */ + +#define ADC_CFGR2_CKMODE_Pos (30U) +#define ADC_CFGR2_CKMODE_Msk (0x3UL << ADC_CFGR2_CKMODE_Pos) /*!< 0xC0000000 */ +#define ADC_CFGR2_CKMODE ADC_CFGR2_CKMODE_Msk /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */ +#define ADC_CFGR2_CKMODE_1 (0x2UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x80000000 */ +#define ADC_CFGR2_CKMODE_0 (0x1UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x40000000 */ + +/******************** Bit definition for ADC_SMPR register ******************/ +#define ADC_SMPR_SMP1_Pos (0U) +#define ADC_SMPR_SMP1_Msk (0x7UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000007 */ +#define ADC_SMPR_SMP1 ADC_SMPR_SMP1_Msk /*!< ADC group of channels sampling time 1 */ +#define ADC_SMPR_SMP1_0 (0x1UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000001 */ +#define ADC_SMPR_SMP1_1 (0x2UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000002 */ +#define ADC_SMPR_SMP1_2 (0x4UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR_SMP2_Pos (4U) +#define ADC_SMPR_SMP2_Msk (0x7UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000070 */ +#define ADC_SMPR_SMP2 ADC_SMPR_SMP2_Msk /*!< ADC group of channels sampling time 2 */ +#define ADC_SMPR_SMP2_0 (0x1UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000010 */ +#define ADC_SMPR_SMP2_1 (0x2UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000020 */ +#define ADC_SMPR_SMP2_2 (0x4UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000040 */ + +#define ADC_SMPR_SMPSEL_Pos (8U) +#define ADC_SMPR_SMPSEL_Msk (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos) /*!< 0x07FFFF00 */ +#define ADC_SMPR_SMPSEL ADC_SMPR_SMPSEL_Msk /*!< ADC all channels sampling time selection */ +#define ADC_SMPR_SMPSEL0_Pos (8U) +#define ADC_SMPR_SMPSEL0_Msk (0x1UL << ADC_SMPR_SMPSEL0_Pos) /*!< 0x00000100 */ +#define ADC_SMPR_SMPSEL0 ADC_SMPR_SMPSEL0_Msk /*!< ADC channel 0 sampling time selection */ +#define ADC_SMPR_SMPSEL1_Pos (9U) +#define ADC_SMPR_SMPSEL1_Msk (0x1UL << ADC_SMPR_SMPSEL1_Pos) /*!< 0x00000200 */ +#define ADC_SMPR_SMPSEL1 ADC_SMPR_SMPSEL1_Msk /*!< ADC channel 1 sampling time selection */ +#define ADC_SMPR_SMPSEL2_Pos (10U) +#define ADC_SMPR_SMPSEL2_Msk (0x1UL << ADC_SMPR_SMPSEL2_Pos) /*!< 0x00000400 */ +#define ADC_SMPR_SMPSEL2 ADC_SMPR_SMPSEL2_Msk /*!< ADC channel 2 sampling time selection */ +#define ADC_SMPR_SMPSEL3_Pos (11U) +#define ADC_SMPR_SMPSEL3_Msk (0x1UL << ADC_SMPR_SMPSEL3_Pos) /*!< 0x00000800 */ +#define ADC_SMPR_SMPSEL3 ADC_SMPR_SMPSEL3_Msk /*!< ADC channel 3 sampling time selection */ +#define ADC_SMPR_SMPSEL4_Pos (12U) +#define ADC_SMPR_SMPSEL4_Msk (0x1UL << ADC_SMPR_SMPSEL4_Pos) /*!< 0x00001000 */ +#define ADC_SMPR_SMPSEL4 ADC_SMPR_SMPSEL4_Msk /*!< ADC channel 4 sampling time selection */ +#define ADC_SMPR_SMPSEL5_Pos (13U) +#define ADC_SMPR_SMPSEL5_Msk (0x1UL << ADC_SMPR_SMPSEL5_Pos) /*!< 0x00002000 */ +#define ADC_SMPR_SMPSEL5 ADC_SMPR_SMPSEL5_Msk /*!< ADC channel 5 sampling time selection */ +#define ADC_SMPR_SMPSEL6_Pos (14U) +#define ADC_SMPR_SMPSEL6_Msk (0x1UL << ADC_SMPR_SMPSEL6_Pos) /*!< 0x00004000 */ +#define ADC_SMPR_SMPSEL6 ADC_SMPR_SMPSEL6_Msk /*!< ADC channel 6 sampling time selection */ +#define ADC_SMPR_SMPSEL7_Pos (15U) +#define ADC_SMPR_SMPSEL7_Msk (0x1UL << ADC_SMPR_SMPSEL7_Pos) /*!< 0x00008000 */ +#define ADC_SMPR_SMPSEL7 ADC_SMPR_SMPSEL7_Msk /*!< ADC channel 7 sampling time selection */ +#define ADC_SMPR_SMPSEL8_Pos (16U) +#define ADC_SMPR_SMPSEL8_Msk (0x1UL << ADC_SMPR_SMPSEL8_Pos) /*!< 0x00010000 */ +#define ADC_SMPR_SMPSEL8 ADC_SMPR_SMPSEL8_Msk /*!< ADC channel 8 sampling time selection */ +#define ADC_SMPR_SMPSEL9_Pos (17U) +#define ADC_SMPR_SMPSEL9_Msk (0x1UL << ADC_SMPR_SMPSEL9_Pos) /*!< 0x00020000 */ +#define ADC_SMPR_SMPSEL9 ADC_SMPR_SMPSEL9_Msk /*!< ADC channel 9 sampling time selection */ +#define ADC_SMPR_SMPSEL10_Pos (18U) +#define ADC_SMPR_SMPSEL10_Msk (0x1UL << ADC_SMPR_SMPSEL10_Pos) /*!< 0x00040000 */ +#define ADC_SMPR_SMPSEL10 ADC_SMPR_SMPSEL10_Msk /*!< ADC channel 10 sampling time selection */ +#define ADC_SMPR_SMPSEL11_Pos (19U) +#define ADC_SMPR_SMPSEL11_Msk (0x1UL << ADC_SMPR_SMPSEL11_Pos) /*!< 0x00080000 */ +#define ADC_SMPR_SMPSEL11 ADC_SMPR_SMPSEL11_Msk /*!< ADC channel 11 sampling time selection */ +#define ADC_SMPR_SMPSEL12_Pos (20U) +#define ADC_SMPR_SMPSEL12_Msk (0x1UL << ADC_SMPR_SMPSEL12_Pos) /*!< 0x00100000 */ +#define ADC_SMPR_SMPSEL12 ADC_SMPR_SMPSEL12_Msk /*!< ADC channel 12 sampling time selection */ +#define ADC_SMPR_SMPSEL13_Pos (21U) +#define ADC_SMPR_SMPSEL13_Msk (0x1UL << ADC_SMPR_SMPSEL13_Pos) /*!< 0x00200000 */ +#define ADC_SMPR_SMPSEL13 ADC_SMPR_SMPSEL13_Msk /*!< ADC channel 13 sampling time selection */ +#define ADC_SMPR_SMPSEL14_Pos (22U) +#define ADC_SMPR_SMPSEL14_Msk (0x1UL << ADC_SMPR_SMPSEL14_Pos) /*!< 0x00400000 */ +#define ADC_SMPR_SMPSEL14 ADC_SMPR_SMPSEL14_Msk /*!< ADC channel 14 sampling time selection */ +#define ADC_SMPR_SMPSEL15_Pos (23U) +#define ADC_SMPR_SMPSEL15_Msk (0x1UL << ADC_SMPR_SMPSEL15_Pos) /*!< 0x00800000 */ +#define ADC_SMPR_SMPSEL15 ADC_SMPR_SMPSEL15_Msk /*!< ADC channel 15 sampling time selection */ +#define ADC_SMPR_SMPSEL16_Pos (24U) +#define ADC_SMPR_SMPSEL16_Msk (0x1UL << ADC_SMPR_SMPSEL16_Pos) /*!< 0x01000000 */ +#define ADC_SMPR_SMPSEL16 ADC_SMPR_SMPSEL16_Msk /*!< ADC channel 16 sampling time selection */ +#define ADC_SMPR_SMPSEL17_Pos (25U) +#define ADC_SMPR_SMPSEL17_Msk (0x1UL << ADC_SMPR_SMPSEL17_Pos) /*!< 0x02000000 */ +#define ADC_SMPR_SMPSEL17 ADC_SMPR_SMPSEL17_Msk /*!< ADC channel 17 sampling time selection */ +#define ADC_SMPR_SMPSEL18_Pos (26U) +#define ADC_SMPR_SMPSEL18_Msk (0x1UL << ADC_SMPR_SMPSEL18_Pos) /*!< 0x04000000 */ +#define ADC_SMPR_SMPSEL18 ADC_SMPR_SMPSEL18_Msk /*!< ADC channel 18 sampling time selection */ + +/******************** Bit definition for ADC_AWD1TR register *******************/ +#define ADC_AWD1TR_LT1_Pos (0U) +#define ADC_AWD1TR_LT1_Msk (0xFFFUL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000FFF */ +#define ADC_AWD1TR_LT1 ADC_AWD1TR_LT1_Msk /*!< ADC analog watchdog 1 threshold low */ +#define ADC_AWD1TR_LT1_0 (0x001UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000001 */ +#define ADC_AWD1TR_LT1_1 (0x002UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000002 */ +#define ADC_AWD1TR_LT1_2 (0x004UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000004 */ +#define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ +#define ADC_AWD1TR_LT1_4 (0x010UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000010 */ +#define ADC_AWD1TR_LT1_5 (0x020UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000020 */ +#define ADC_AWD1TR_LT1_6 (0x040UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000040 */ +#define ADC_AWD1TR_LT1_7 (0x080UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000080 */ +#define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ +#define ADC_AWD1TR_LT1_9 (0x200UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000200 */ +#define ADC_AWD1TR_LT1_10 (0x400UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000400 */ +#define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ + +#define ADC_AWD1TR_HT1_Pos (16U) +#define ADC_AWD1TR_HT1_Msk (0xFFFUL << ADC_AWD1TR_HT1_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD1TR_HT1 ADC_AWD1TR_HT1_Msk /*!< ADC Analog watchdog 1 threshold high */ +#define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ +#define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ +#define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ +#define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ +#define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ +#define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ +#define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ +#define ADC_AWD1TR_HT1_7 (0x080UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00800000 */ +#define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ +#define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ +#define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ +#define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR1_LT1 ADC_AWD1TR_LT1 +#define ADC_TR1_LT1_0 ADC_AWD1TR_LT1_0 +#define ADC_TR1_LT1_1 ADC_AWD1TR_LT1_1 +#define ADC_TR1_LT1_2 ADC_AWD1TR_LT1_2 +#define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3 +#define ADC_TR1_LT1_4 ADC_AWD1TR_LT1_4 +#define ADC_TR1_LT1_5 ADC_AWD1TR_LT1_5 +#define ADC_TR1_LT1_6 ADC_AWD1TR_LT1_6 +#define ADC_TR1_LT1_7 ADC_AWD1TR_LT1_7 +#define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8 +#define ADC_TR1_LT1_9 ADC_AWD1TR_LT1_9 +#define ADC_TR1_LT1_10 ADC_AWD1TR_LT1_10 +#define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11 + +#define ADC_TR1_HT1 ADC_AWD1TR_HT1 +#define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0 +#define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1 +#define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2 +#define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3 +#define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4 +#define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5 +#define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6 +#define ADC_TR1_HT1_7 ADC_AWD1TR_HT1_7 +#define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8 +#define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9 +#define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10 +#define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11 + +/******************** Bit definition for ADC_AWD2TR register *******************/ +#define ADC_AWD2TR_LT2_Pos (0U) +#define ADC_AWD2TR_LT2_Msk (0xFFFUL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000FFF */ +#define ADC_AWD2TR_LT2 ADC_AWD2TR_LT2_Msk /*!< ADC analog watchdog 2 threshold low */ +#define ADC_AWD2TR_LT2_0 (0x001UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000001 */ +#define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ +#define ADC_AWD2TR_LT2_2 (0x004UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000004 */ +#define ADC_AWD2TR_LT2_3 (0x008UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000008 */ +#define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ +#define ADC_AWD2TR_LT2_5 (0x020UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000020 */ +#define ADC_AWD2TR_LT2_6 (0x040UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000040 */ +#define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ +#define ADC_AWD2TR_LT2_8 (0x100UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000100 */ +#define ADC_AWD2TR_LT2_9 (0x200UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000200 */ +#define ADC_AWD2TR_LT2_10 (0x400UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000400 */ +#define ADC_AWD2TR_LT2_11 (0x800UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000800 */ + +#define ADC_AWD2TR_HT2_Pos (16U) +#define ADC_AWD2TR_HT2_Msk (0xFFFUL << ADC_AWD2TR_HT2_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD2TR_HT2 ADC_AWD2TR_HT2_Msk /*!< ADC analog watchdog 2 threshold high */ +#define ADC_AWD2TR_HT2_0 (0x001UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00010000 */ +#define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ +#define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ +#define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ +#define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ +#define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ +#define ADC_AWD2TR_HT2_6 (0x040UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00400000 */ +#define ADC_AWD2TR_HT2_7 (0x080UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00800000 */ +#define ADC_AWD2TR_HT2_8 (0x100UL << ADC_AWD2TR_HT2_Pos) /*!< 0x01000000 */ +#define ADC_AWD2TR_HT2_9 (0x200UL << ADC_AWD2TR_HT2_Pos) /*!< 0x02000000 */ +#define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ +#define ADC_AWD2TR_HT2_11 (0x800UL << ADC_AWD2TR_HT2_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR2_LT2 ADC_AWD2TR_LT2 +#define ADC_TR2_LT2_0 ADC_AWD2TR_LT2_0 +#define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1 +#define ADC_TR2_LT2_2 ADC_AWD2TR_LT2_2 +#define ADC_TR2_LT2_3 ADC_AWD2TR_LT2_3 +#define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4 +#define ADC_TR2_LT2_5 ADC_AWD2TR_LT2_5 +#define ADC_TR2_LT2_6 ADC_AWD2TR_LT2_6 +#define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7 +#define ADC_TR2_LT2_8 ADC_AWD2TR_LT2_8 +#define ADC_TR2_LT2_9 ADC_AWD2TR_LT2_9 +#define ADC_TR2_LT2_10 ADC_AWD2TR_LT2_10 +#define ADC_TR2_LT2_11 ADC_AWD2TR_LT2_11 + +#define ADC_TR2_HT2 ADC_AWD2TR_HT2 +#define ADC_TR2_HT2_0 ADC_AWD2TR_HT2_0 +#define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1 +#define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2 +#define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3 +#define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4 +#define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5 +#define ADC_TR2_HT2_6 ADC_AWD2TR_HT2_6 +#define ADC_TR2_HT2_7 ADC_AWD2TR_HT2_7 +#define ADC_TR2_HT2_8 ADC_AWD2TR_HT2_8 +#define ADC_TR2_HT2_9 ADC_AWD2TR_HT2_9 +#define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10 +#define ADC_TR2_HT2_11 ADC_AWD2TR_HT2_11 + +/******************** Bit definition for ADC_CHSELR register ****************/ +#define ADC_CHSELR_CHSEL_Pos (0U) +#define ADC_CHSELR_CHSEL_Msk (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos) /*!< 0x0007FFFF */ +#define ADC_CHSELR_CHSEL ADC_CHSELR_CHSEL_Msk /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL18_Pos (18U) +#define ADC_CHSELR_CHSEL18_Msk (0x1UL << ADC_CHSELR_CHSEL18_Pos) /*!< 0x00040000 */ +#define ADC_CHSELR_CHSEL18 ADC_CHSELR_CHSEL18_Msk /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL17_Pos (17U) +#define ADC_CHSELR_CHSEL17_Msk (0x1UL << ADC_CHSELR_CHSEL17_Pos) /*!< 0x00020000 */ +#define ADC_CHSELR_CHSEL17 ADC_CHSELR_CHSEL17_Msk /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL16_Pos (16U) +#define ADC_CHSELR_CHSEL16_Msk (0x1UL << ADC_CHSELR_CHSEL16_Pos) /*!< 0x00010000 */ +#define ADC_CHSELR_CHSEL16 ADC_CHSELR_CHSEL16_Msk /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL15_Pos (15U) +#define ADC_CHSELR_CHSEL15_Msk (0x1UL << ADC_CHSELR_CHSEL15_Pos) /*!< 0x00008000 */ +#define ADC_CHSELR_CHSEL15 ADC_CHSELR_CHSEL15_Msk /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL14_Pos (14U) +#define ADC_CHSELR_CHSEL14_Msk (0x1UL << ADC_CHSELR_CHSEL14_Pos) /*!< 0x00004000 */ +#define ADC_CHSELR_CHSEL14 ADC_CHSELR_CHSEL14_Msk /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL13_Pos (13U) +#define ADC_CHSELR_CHSEL13_Msk (0x1UL << ADC_CHSELR_CHSEL13_Pos) /*!< 0x00002000 */ +#define ADC_CHSELR_CHSEL13 ADC_CHSELR_CHSEL13_Msk /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL12_Pos (12U) +#define ADC_CHSELR_CHSEL12_Msk (0x1UL << ADC_CHSELR_CHSEL12_Pos) /*!< 0x00001000 */ +#define ADC_CHSELR_CHSEL12 ADC_CHSELR_CHSEL12_Msk /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL11_Pos (11U) +#define ADC_CHSELR_CHSEL11_Msk (0x1UL << ADC_CHSELR_CHSEL11_Pos) /*!< 0x00000800 */ +#define ADC_CHSELR_CHSEL11 ADC_CHSELR_CHSEL11_Msk /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL10_Pos (10U) +#define ADC_CHSELR_CHSEL10_Msk (0x1UL << ADC_CHSELR_CHSEL10_Pos) /*!< 0x00000400 */ +#define ADC_CHSELR_CHSEL10 ADC_CHSELR_CHSEL10_Msk /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL9_Pos (9U) +#define ADC_CHSELR_CHSEL9_Msk (0x1UL << ADC_CHSELR_CHSEL9_Pos) /*!< 0x00000200 */ +#define ADC_CHSELR_CHSEL9 ADC_CHSELR_CHSEL9_Msk /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL8_Pos (8U) +#define ADC_CHSELR_CHSEL8_Msk (0x1UL << ADC_CHSELR_CHSEL8_Pos) /*!< 0x00000100 */ +#define ADC_CHSELR_CHSEL8 ADC_CHSELR_CHSEL8_Msk /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL7_Pos (7U) +#define ADC_CHSELR_CHSEL7_Msk (0x1UL << ADC_CHSELR_CHSEL7_Pos) /*!< 0x00000080 */ +#define ADC_CHSELR_CHSEL7 ADC_CHSELR_CHSEL7_Msk /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL6_Pos (6U) +#define ADC_CHSELR_CHSEL6_Msk (0x1UL << ADC_CHSELR_CHSEL6_Pos) /*!< 0x00000040 */ +#define ADC_CHSELR_CHSEL6 ADC_CHSELR_CHSEL6_Msk /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL5_Pos (5U) +#define ADC_CHSELR_CHSEL5_Msk (0x1UL << ADC_CHSELR_CHSEL5_Pos) /*!< 0x00000020 */ +#define ADC_CHSELR_CHSEL5 ADC_CHSELR_CHSEL5_Msk /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL4_Pos (4U) +#define ADC_CHSELR_CHSEL4_Msk (0x1UL << ADC_CHSELR_CHSEL4_Pos) /*!< 0x00000010 */ +#define ADC_CHSELR_CHSEL4 ADC_CHSELR_CHSEL4_Msk /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL3_Pos (3U) +#define ADC_CHSELR_CHSEL3_Msk (0x1UL << ADC_CHSELR_CHSEL3_Pos) /*!< 0x00000008 */ +#define ADC_CHSELR_CHSEL3 ADC_CHSELR_CHSEL3_Msk /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL2_Pos (2U) +#define ADC_CHSELR_CHSEL2_Msk (0x1UL << ADC_CHSELR_CHSEL2_Pos) /*!< 0x00000004 */ +#define ADC_CHSELR_CHSEL2 ADC_CHSELR_CHSEL2_Msk /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL1_Pos (1U) +#define ADC_CHSELR_CHSEL1_Msk (0x1UL << ADC_CHSELR_CHSEL1_Pos) /*!< 0x00000002 */ +#define ADC_CHSELR_CHSEL1 ADC_CHSELR_CHSEL1_Msk /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL0_Pos (0U) +#define ADC_CHSELR_CHSEL0_Msk (0x1UL << ADC_CHSELR_CHSEL0_Pos) /*!< 0x00000001 */ +#define ADC_CHSELR_CHSEL0 ADC_CHSELR_CHSEL0_Msk /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */ + +#define ADC_CHSELR_SQ_ALL_Pos (0U) +#define ADC_CHSELR_SQ_ALL_Msk (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */ +#define ADC_CHSELR_SQ_ALL ADC_CHSELR_SQ_ALL_Msk /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */ + +#define ADC_CHSELR_SQ8_Pos (28U) +#define ADC_CHSELR_SQ8_Msk (0xFUL << ADC_CHSELR_SQ8_Pos) /*!< 0xF0000000 */ +#define ADC_CHSELR_SQ8 ADC_CHSELR_SQ8_Msk /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ8_0 (0x1UL << ADC_CHSELR_SQ8_Pos) /*!< 0x10000000 */ +#define ADC_CHSELR_SQ8_1 (0x2UL << ADC_CHSELR_SQ8_Pos) /*!< 0x20000000 */ +#define ADC_CHSELR_SQ8_2 (0x4UL << ADC_CHSELR_SQ8_Pos) /*!< 0x40000000 */ +#define ADC_CHSELR_SQ8_3 (0x8UL << ADC_CHSELR_SQ8_Pos) /*!< 0x80000000 */ + +#define ADC_CHSELR_SQ7_Pos (24U) +#define ADC_CHSELR_SQ7_Msk (0xFUL << ADC_CHSELR_SQ7_Pos) /*!< 0x0F000000 */ +#define ADC_CHSELR_SQ7 ADC_CHSELR_SQ7_Msk /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ7_0 (0x1UL << ADC_CHSELR_SQ7_Pos) /*!< 0x01000000 */ +#define ADC_CHSELR_SQ7_1 (0x2UL << ADC_CHSELR_SQ7_Pos) /*!< 0x02000000 */ +#define ADC_CHSELR_SQ7_2 (0x4UL << ADC_CHSELR_SQ7_Pos) /*!< 0x04000000 */ +#define ADC_CHSELR_SQ7_3 (0x8UL << ADC_CHSELR_SQ7_Pos) /*!< 0x08000000 */ + +#define ADC_CHSELR_SQ6_Pos (20U) +#define ADC_CHSELR_SQ6_Msk (0xFUL << ADC_CHSELR_SQ6_Pos) /*!< 0x00F00000 */ +#define ADC_CHSELR_SQ6 ADC_CHSELR_SQ6_Msk /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ6_0 (0x1UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00100000 */ +#define ADC_CHSELR_SQ6_1 (0x2UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00200000 */ +#define ADC_CHSELR_SQ6_2 (0x4UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00400000 */ +#define ADC_CHSELR_SQ6_3 (0x8UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00800000 */ + +#define ADC_CHSELR_SQ5_Pos (16U) +#define ADC_CHSELR_SQ5_Msk (0xFUL << ADC_CHSELR_SQ5_Pos) /*!< 0x000F0000 */ +#define ADC_CHSELR_SQ5 ADC_CHSELR_SQ5_Msk /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ5_0 (0x1UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00010000 */ +#define ADC_CHSELR_SQ5_1 (0x2UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00020000 */ +#define ADC_CHSELR_SQ5_2 (0x4UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00040000 */ +#define ADC_CHSELR_SQ5_3 (0x8UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00080000 */ + +#define ADC_CHSELR_SQ4_Pos (12U) +#define ADC_CHSELR_SQ4_Msk (0xFUL << ADC_CHSELR_SQ4_Pos) /*!< 0x0000F000 */ +#define ADC_CHSELR_SQ4 ADC_CHSELR_SQ4_Msk /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ4_0 (0x1UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00001000 */ +#define ADC_CHSELR_SQ4_1 (0x2UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00002000 */ +#define ADC_CHSELR_SQ4_2 (0x4UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00004000 */ +#define ADC_CHSELR_SQ4_3 (0x8UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00008000 */ + +#define ADC_CHSELR_SQ3_Pos (8U) +#define ADC_CHSELR_SQ3_Msk (0xFUL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000F00 */ +#define ADC_CHSELR_SQ3 ADC_CHSELR_SQ3_Msk /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ3_0 (0x1UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000100 */ +#define ADC_CHSELR_SQ3_1 (0x2UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000200 */ +#define ADC_CHSELR_SQ3_2 (0x4UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000400 */ +#define ADC_CHSELR_SQ3_3 (0x8UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000800 */ + +#define ADC_CHSELR_SQ2_Pos (4U) +#define ADC_CHSELR_SQ2_Msk (0xFUL << ADC_CHSELR_SQ2_Pos) /*!< 0x000000F0 */ +#define ADC_CHSELR_SQ2 ADC_CHSELR_SQ2_Msk /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ2_0 (0x1UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000010 */ +#define ADC_CHSELR_SQ2_1 (0x2UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000020 */ +#define ADC_CHSELR_SQ2_2 (0x4UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000040 */ +#define ADC_CHSELR_SQ2_3 (0x8UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000080 */ + +#define ADC_CHSELR_SQ1_Pos (0U) +#define ADC_CHSELR_SQ1_Msk (0xFUL << ADC_CHSELR_SQ1_Pos) /*!< 0x0000000F */ +#define ADC_CHSELR_SQ1 ADC_CHSELR_SQ1_Msk /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ1_0 (0x1UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000001 */ +#define ADC_CHSELR_SQ1_1 (0x2UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000002 */ +#define ADC_CHSELR_SQ1_2 (0x4UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000004 */ +#define ADC_CHSELR_SQ1_3 (0x8UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000008 */ + +/******************** Bit definition for ADC_AWD3TR register *******************/ +#define ADC_AWD3TR_LT3_Pos (0U) +#define ADC_AWD3TR_LT3_Msk (0xFFFUL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000FFF */ +#define ADC_AWD3TR_LT3 ADC_AWD3TR_LT3_Msk /*!< ADC analog watchdog 3 threshold low */ +#define ADC_AWD3TR_LT3_0 (0x001UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000001 */ +#define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ +#define ADC_AWD3TR_LT3_2 (0x004UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000004 */ +#define ADC_AWD3TR_LT3_3 (0x008UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000008 */ +#define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ +#define ADC_AWD3TR_LT3_5 (0x020UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000020 */ +#define ADC_AWD3TR_LT3_6 (0x040UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000040 */ +#define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ +#define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ +#define ADC_AWD3TR_LT3_9 (0x200UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000200 */ +#define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ +#define ADC_AWD3TR_LT3_11 (0x800UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000800 */ + +#define ADC_AWD3TR_HT3_Pos (16U) +#define ADC_AWD3TR_HT3_Msk (0xFFFUL << ADC_AWD3TR_HT3_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD3TR_HT3 ADC_AWD3TR_HT3_Msk /*!< ADC analog watchdog 3 threshold high */ +#define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ +#define ADC_AWD3TR_HT3_1 (0x002UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00020000 */ +#define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ +#define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ +#define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ +#define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ +#define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ +#define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ +#define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ +#define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ +#define ADC_AWD3TR_HT3_10 (0x400UL << ADC_AWD3TR_HT3_Pos) /*!< 0x04000000 */ +#define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR3_LT3 ADC_AWD3TR_LT3 +#define ADC_TR3_LT3_0 ADC_AWD3TR_LT3_0 +#define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1 +#define ADC_TR3_LT3_2 ADC_AWD3TR_LT3_2 +#define ADC_TR3_LT3_3 ADC_AWD3TR_LT3_3 +#define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4 +#define ADC_TR3_LT3_5 ADC_AWD3TR_LT3_5 +#define ADC_TR3_LT3_6 ADC_AWD3TR_LT3_6 +#define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7 +#define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8 +#define ADC_TR3_LT3_9 ADC_AWD3TR_LT3_9 +#define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10 +#define ADC_TR3_LT3_11 ADC_AWD3TR_LT3_11 + +#define ADC_TR3_HT3 ADC_AWD3TR_HT3 +#define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0 +#define ADC_TR3_HT3_1 ADC_AWD3TR_HT3_1 +#define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2 +#define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3 +#define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4 +#define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5 +#define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6 +#define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7 +#define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8 +#define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9 +#define ADC_TR3_HT3_10 ADC_AWD3TR_HT3_10 +#define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11 + +/******************** Bit definition for ADC_DR register ********************/ +#define ADC_DR_DATA_Pos (0U) +#define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */ +#define ADC_DR_DATA ADC_DR_DATA_Msk /*!< ADC group regular conversion data */ +#define ADC_DR_DATA_0 (0x0001UL << ADC_DR_DATA_Pos) /*!< 0x00000001 */ +#define ADC_DR_DATA_1 (0x0002UL << ADC_DR_DATA_Pos) /*!< 0x00000002 */ +#define ADC_DR_DATA_2 (0x0004UL << ADC_DR_DATA_Pos) /*!< 0x00000004 */ +#define ADC_DR_DATA_3 (0x0008UL << ADC_DR_DATA_Pos) /*!< 0x00000008 */ +#define ADC_DR_DATA_4 (0x0010UL << ADC_DR_DATA_Pos) /*!< 0x00000010 */ +#define ADC_DR_DATA_5 (0x0020UL << ADC_DR_DATA_Pos) /*!< 0x00000020 */ +#define ADC_DR_DATA_6 (0x0040UL << ADC_DR_DATA_Pos) /*!< 0x00000040 */ +#define ADC_DR_DATA_7 (0x0080UL << ADC_DR_DATA_Pos) /*!< 0x00000080 */ +#define ADC_DR_DATA_8 (0x0100UL << ADC_DR_DATA_Pos) /*!< 0x00000100 */ +#define ADC_DR_DATA_9 (0x0200UL << ADC_DR_DATA_Pos) /*!< 0x00000200 */ +#define ADC_DR_DATA_10 (0x0400UL << ADC_DR_DATA_Pos) /*!< 0x00000400 */ +#define ADC_DR_DATA_11 (0x0800UL << ADC_DR_DATA_Pos) /*!< 0x00000800 */ +#define ADC_DR_DATA_12 (0x1000UL << ADC_DR_DATA_Pos) /*!< 0x00001000 */ +#define ADC_DR_DATA_13 (0x2000UL << ADC_DR_DATA_Pos) /*!< 0x00002000 */ +#define ADC_DR_DATA_14 (0x4000UL << ADC_DR_DATA_Pos) /*!< 0x00004000 */ +#define ADC_DR_DATA_15 (0x8000UL << ADC_DR_DATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_AWD2CR register ****************/ +#define ADC_AWD2CR_AWD2CH_Pos (0U) +#define ADC_AWD2CR_AWD2CH_Msk (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk /*!< ADC analog watchdog 2 monitored channel selection */ +#define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_AWD3CR register ****************/ +#define ADC_AWD3CR_AWD3CH_Pos (0U) +#define ADC_AWD3CR_AWD3CH_Msk (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk /*!< ADC analog watchdog 3 monitored channel selection */ +#define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_CALFACT register ***************/ +#define ADC_CALFACT_CALFACT_Pos (0U) +#define ADC_CALFACT_CALFACT_Msk (0x7FUL << ADC_CALFACT_CALFACT_Pos) /*!< 0x0000007F */ +#define ADC_CALFACT_CALFACT ADC_CALFACT_CALFACT_Msk /*!< ADC calibration factor in single-ended mode */ +#define ADC_CALFACT_CALFACT_0 (0x01UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000001 */ +#define ADC_CALFACT_CALFACT_1 (0x02UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000002 */ +#define ADC_CALFACT_CALFACT_2 (0x04UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000004 */ +#define ADC_CALFACT_CALFACT_3 (0x08UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000008 */ +#define ADC_CALFACT_CALFACT_4 (0x10UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000010 */ +#define ADC_CALFACT_CALFACT_5 (0x20UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000020 */ +#define ADC_CALFACT_CALFACT_6 (0x40UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000040 */ + +/************************* ADC Common registers *****************************/ +/******************** Bit definition for ADC_CCR register *******************/ +#define ADC_CCR_PRESC_Pos (18U) +#define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003C0000 */ +#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< ADC common clock prescaler, only for clock source asynchronous */ +#define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00040000 */ +#define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00080000 */ +#define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00100000 */ +#define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00200000 */ + +#define ADC_CCR_VREFEN_Pos (22U) +#define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ +#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< ADC internal path to VrefInt enable */ +#define ADC_CCR_TSEN_Pos (23U) +#define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ +#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< ADC internal path to temperature sensor enable */ +#define ADC_CCR_VBATEN_Pos (24U) +#define ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos) /*!< 0x01000000 */ +#define ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk /*!< ADC internal path to battery voltage enable */ + +/* Legacy */ +#define ADC_CCR_LFMEN_Pos (25U) +#define ADC_CCR_LFMEN_Msk (0x1UL << ADC_CCR_LFMEN_Pos) /*!< 0x02000000 */ +#define ADC_CCR_LFMEN ADC_CCR_LFMEN_Msk /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */ + + +/******************************************************************************/ +/* */ +/* CRC calculation unit */ +/* */ +/******************************************************************************/ +/******************* Bit definition for CRC_DR register *********************/ +#define CRC_DR_DR_Pos (0U) +#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ + +/******************* Bit definition for CRC_IDR register ********************/ +#define CRC_IDR_IDR_Pos (0U) +#define CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 32-bits data register bits */ + +/******************** Bit definition for CRC_CR register ********************/ +#define CRC_CR_RESET_Pos (0U) +#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ +#define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */ +#define CRC_CR_POLYSIZE_Pos (3U) +#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */ +#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */ +#define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */ +#define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */ +#define CRC_CR_REV_IN_Pos (5U) +#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */ +#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */ +#define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */ +#define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */ +#define CRC_CR_REV_OUT_Pos (7U) +#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */ +#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */ + +/******************* Bit definition for CRC_INIT register *******************/ +#define CRC_INIT_INIT_Pos (0U) +#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */ +#define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */ + +/******************* Bit definition for CRC_POL register ********************/ +#define CRC_POL_POL_Pos (0U) +#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */ +#define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */ + +/******************************************************************************/ +/* */ +/* Advanced Encryption Standard (AES) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for AES_CR register *********************/ +#define AES_CR_EN_Pos (0U) +#define AES_CR_EN_Msk (0x1UL << AES_CR_EN_Pos) /*!< 0x00000001 */ +#define AES_CR_EN AES_CR_EN_Msk /*!< AES Enable */ +#define AES_CR_DATATYPE_Pos (1U) +#define AES_CR_DATATYPE_Msk (0x3UL << AES_CR_DATATYPE_Pos) /*!< 0x00000006 */ +#define AES_CR_DATATYPE AES_CR_DATATYPE_Msk /*!< Data type selection */ +#define AES_CR_DATATYPE_0 (0x1UL << AES_CR_DATATYPE_Pos) /*!< 0x00000002 */ +#define AES_CR_DATATYPE_1 (0x2UL << AES_CR_DATATYPE_Pos) /*!< 0x00000004 */ + +#define AES_CR_MODE_Pos (3U) +#define AES_CR_MODE_Msk (0x3UL << AES_CR_MODE_Pos) /*!< 0x00000018 */ +#define AES_CR_MODE AES_CR_MODE_Msk /*!< AES Mode Of Operation */ +#define AES_CR_MODE_0 (0x1UL << AES_CR_MODE_Pos) /*!< 0x00000008 */ +#define AES_CR_MODE_1 (0x2UL << AES_CR_MODE_Pos) /*!< 0x00000010 */ + +#define AES_CR_CHMOD_Pos (5U) +#define AES_CR_CHMOD_Msk (0x803UL << AES_CR_CHMOD_Pos) /*!< 0x00010060 */ +#define AES_CR_CHMOD AES_CR_CHMOD_Msk /*!< AES Chaining Mode */ +#define AES_CR_CHMOD_0 (0x001UL << AES_CR_CHMOD_Pos) /*!< 0x00000020 */ +#define AES_CR_CHMOD_1 (0x002UL << AES_CR_CHMOD_Pos) /*!< 0x00000040 */ +#define AES_CR_CHMOD_2 (0x800UL << AES_CR_CHMOD_Pos) /*!< 0x00010000 */ + +#define AES_CR_CCFC_Pos (7U) +#define AES_CR_CCFC_Msk (0x1UL << AES_CR_CCFC_Pos) /*!< 0x00000080 */ +#define AES_CR_CCFC AES_CR_CCFC_Msk /*!< Computation Complete Flag Clear */ +#define AES_CR_ERRC_Pos (8U) +#define AES_CR_ERRC_Msk (0x1UL << AES_CR_ERRC_Pos) /*!< 0x00000100 */ +#define AES_CR_ERRC AES_CR_ERRC_Msk /*!< Error Clear */ +#define AES_CR_CCFIE_Pos (9U) +#define AES_CR_CCFIE_Msk (0x1UL << AES_CR_CCFIE_Pos) /*!< 0x00000200 */ +#define AES_CR_CCFIE AES_CR_CCFIE_Msk /*!< Computation Complete Flag Interrupt Enable */ +#define AES_CR_ERRIE_Pos (10U) +#define AES_CR_ERRIE_Msk (0x1UL << AES_CR_ERRIE_Pos) /*!< 0x00000400 */ +#define AES_CR_ERRIE AES_CR_ERRIE_Msk /*!< Error Interrupt Enable */ +#define AES_CR_DMAINEN_Pos (11U) +#define AES_CR_DMAINEN_Msk (0x1UL << AES_CR_DMAINEN_Pos) /*!< 0x00000800 */ +#define AES_CR_DMAINEN AES_CR_DMAINEN_Msk /*!< Enable data input phase DMA management */ +#define AES_CR_DMAOUTEN_Pos (12U) +#define AES_CR_DMAOUTEN_Msk (0x1UL << AES_CR_DMAOUTEN_Pos) /*!< 0x00001000 */ +#define AES_CR_DMAOUTEN AES_CR_DMAOUTEN_Msk /*!< Enable data output phase DMA management */ + +#define AES_CR_NPBLB_Pos (20U) +#define AES_CR_NPBLB_Msk (0xFUL << AES_CR_NPBLB_Pos) /*!< 0x00F00000 */ +#define AES_CR_NPBLB AES_CR_NPBLB_Msk /*!< Number of padding bytes in last block of payload. */ +#define AES_CR_NPBLB_0 (0x1UL << AES_CR_NPBLB_Pos) /*!< 0x00100000 */ +#define AES_CR_NPBLB_1 (0x2UL << AES_CR_NPBLB_Pos) /*!< 0x00200000 */ +#define AES_CR_NPBLB_2 (0x4UL << AES_CR_NPBLB_Pos) /*!< 0x00400000 */ +#define AES_CR_NPBLB_3 (0x8UL << AES_CR_NPBLB_Pos) /*!< 0x00800000 */ + +#define AES_CR_GCMPH_Pos (13U) +#define AES_CR_GCMPH_Msk (0x3UL << AES_CR_GCMPH_Pos) /*!< 0x00006000 */ +#define AES_CR_GCMPH AES_CR_GCMPH_Msk /*!< GCM Phase */ +#define AES_CR_GCMPH_0 (0x1UL << AES_CR_GCMPH_Pos) /*!< 0x00002000 */ +#define AES_CR_GCMPH_1 (0x2UL << AES_CR_GCMPH_Pos) /*!< 0x00004000 */ + +#define AES_CR_KEYSIZE_Pos (18U) +#define AES_CR_KEYSIZE_Msk (0x1UL << AES_CR_KEYSIZE_Pos) /*!< 0x00040000 */ +#define AES_CR_KEYSIZE AES_CR_KEYSIZE_Msk /*!< Key size selection */ + +/******************* Bit definition for AES_SR register *********************/ +#define AES_SR_CCF_Pos (0U) +#define AES_SR_CCF_Msk (0x1UL << AES_SR_CCF_Pos) /*!< 0x00000001 */ +#define AES_SR_CCF AES_SR_CCF_Msk /*!< Computation Complete Flag */ +#define AES_SR_RDERR_Pos (1U) +#define AES_SR_RDERR_Msk (0x1UL << AES_SR_RDERR_Pos) /*!< 0x00000002 */ +#define AES_SR_RDERR AES_SR_RDERR_Msk /*!< Read Error Flag */ +#define AES_SR_WRERR_Pos (2U) +#define AES_SR_WRERR_Msk (0x1UL << AES_SR_WRERR_Pos) /*!< 0x00000004 */ +#define AES_SR_WRERR AES_SR_WRERR_Msk /*!< Write Error Flag */ +#define AES_SR_BUSY_Pos (3U) +#define AES_SR_BUSY_Msk (0x1UL << AES_SR_BUSY_Pos) /*!< 0x00000008 */ +#define AES_SR_BUSY AES_SR_BUSY_Msk /*!< Busy Flag */ + +/******************* Bit definition for AES_DINR register *******************/ +#define AES_DINR_Pos (0U) +#define AES_DINR_Msk (0xFFFFFFFFUL << AES_DINR_Pos) /*!< 0xFFFFFFFF */ +#define AES_DINR AES_DINR_Msk /*!< AES Data Input Register */ + +/******************* Bit definition for AES_DOUTR register ******************/ +#define AES_DOUTR_Pos (0U) +#define AES_DOUTR_Msk (0xFFFFFFFFUL << AES_DOUTR_Pos) /*!< 0xFFFFFFFF */ +#define AES_DOUTR AES_DOUTR_Msk /*!< AES Data Output Register */ + +/******************* Bit definition for AES_KEYR0 register ******************/ +#define AES_KEYR0_Pos (0U) +#define AES_KEYR0_Msk (0xFFFFFFFFUL << AES_KEYR0_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR0 AES_KEYR0_Msk /*!< AES Key Register 0 */ + +/******************* Bit definition for AES_KEYR1 register ******************/ +#define AES_KEYR1_Pos (0U) +#define AES_KEYR1_Msk (0xFFFFFFFFUL << AES_KEYR1_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR1 AES_KEYR1_Msk /*!< AES Key Register 1 */ + +/******************* Bit definition for AES_KEYR2 register ******************/ +#define AES_KEYR2_Pos (0U) +#define AES_KEYR2_Msk (0xFFFFFFFFUL << AES_KEYR2_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR2 AES_KEYR2_Msk /*!< AES Key Register 2 */ + +/******************* Bit definition for AES_KEYR3 register ******************/ +#define AES_KEYR3_Pos (0U) +#define AES_KEYR3_Msk (0xFFFFFFFFUL << AES_KEYR3_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR3 AES_KEYR3_Msk /*!< AES Key Register 3 */ + +/******************* Bit definition for AES_KEYR4 register ******************/ +#define AES_KEYR4_Pos (0U) +#define AES_KEYR4_Msk (0xFFFFFFFFUL << AES_KEYR4_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR4 AES_KEYR4_Msk /*!< AES Key Register 4 */ + +/******************* Bit definition for AES_KEYR5 register ******************/ +#define AES_KEYR5_Pos (0U) +#define AES_KEYR5_Msk (0xFFFFFFFFUL << AES_KEYR5_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR5 AES_KEYR5_Msk /*!< AES Key Register 5 */ + +/******************* Bit definition for AES_KEYR6 register ******************/ +#define AES_KEYR6_Pos (0U) +#define AES_KEYR6_Msk (0xFFFFFFFFUL << AES_KEYR6_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR6 AES_KEYR6_Msk /*!< AES Key Register 6 */ + +/******************* Bit definition for AES_KEYR7 register ******************/ +#define AES_KEYR7_Pos (0U) +#define AES_KEYR7_Msk (0xFFFFFFFFUL << AES_KEYR7_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR7 AES_KEYR7_Msk /*!< AES Key Register 7 */ + +/******************* Bit definition for AES_IVR0 register ******************/ +#define AES_IVR0_Pos (0U) +#define AES_IVR0_Msk (0xFFFFFFFFUL << AES_IVR0_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR0 AES_IVR0_Msk /*!< AES Initialization Vector Register 0 */ + +/******************* Bit definition for AES_IVR1 register ******************/ +#define AES_IVR1_Pos (0U) +#define AES_IVR1_Msk (0xFFFFFFFFUL << AES_IVR1_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR1 AES_IVR1_Msk /*!< AES Initialization Vector Register 1 */ + +/******************* Bit definition for AES_IVR2 register ******************/ +#define AES_IVR2_Pos (0U) +#define AES_IVR2_Msk (0xFFFFFFFFUL << AES_IVR2_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR2 AES_IVR2_Msk /*!< AES Initialization Vector Register 2 */ + +/******************* Bit definition for AES_IVR3 register ******************/ +#define AES_IVR3_Pos (0U) +#define AES_IVR3_Msk (0xFFFFFFFFUL << AES_IVR3_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR3 AES_IVR3_Msk /*!< AES Initialization Vector Register 3 */ + +/******************* Bit definition for AES_SUSP0R register ******************/ +#define AES_SUSP0R_Pos (0U) +#define AES_SUSP0R_Msk (0xFFFFFFFFUL << AES_SUSP0R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP0R AES_SUSP0R_Msk /*!< AES Suspend registers 0 */ + +/******************* Bit definition for AES_SUSP1R register ******************/ +#define AES_SUSP1R_Pos (0U) +#define AES_SUSP1R_Msk (0xFFFFFFFFUL << AES_SUSP1R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP1R AES_SUSP1R_Msk /*!< AES Suspend registers 1 */ + +/******************* Bit definition for AES_SUSP2R register ******************/ +#define AES_SUSP2R_Pos (0U) +#define AES_SUSP2R_Msk (0xFFFFFFFFUL << AES_SUSP2R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP2R AES_SUSP2R_Msk /*!< AES Suspend registers 2 */ + +/******************* Bit definition for AES_SUSP3R register ******************/ +#define AES_SUSP3R_Pos (0U) +#define AES_SUSP3R_Msk (0xFFFFFFFFUL << AES_SUSP3R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP3R AES_SUSP3R_Msk /*!< AES Suspend registers 3 */ + +/******************* Bit definition for AES_SUSP4R register ******************/ +#define AES_SUSP4R_Pos (0U) +#define AES_SUSP4R_Msk (0xFFFFFFFFUL << AES_SUSP4R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP4R AES_SUSP4R_Msk /*!< AES Suspend registers 4 */ + +/******************* Bit definition for AES_SUSP5R register ******************/ +#define AES_SUSP5R_Pos (0U) +#define AES_SUSP5R_Msk (0xFFFFFFFFUL << AES_SUSP5R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP5R AES_SUSP5R_Msk /*!< AES Suspend registers 5 */ + +/******************* Bit definition for AES_SUSP6R register ******************/ +#define AES_SUSP6R_Pos (0U) +#define AES_SUSP6R_Msk (0xFFFFFFFFUL << AES_SUSP6R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP6R AES_SUSP6R_Msk /*!< AES Suspend registers 6 */ + +/******************* Bit definition for AES_SUSP7R register ******************/ +#define AES_SUSP7R_Pos (0U) +#define AES_SUSP7R_Msk (0xFFFFFFFFUL << AES_SUSP7R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP7R AES_SUSP7R_Msk /*!< AES Suspend registers 7 */ + + + +/******************************************************************************/ +/* */ +/* Debug MCU */ +/* */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* DMA Controller (DMA) */ +/* */ +/******************************************************************************/ + +/******************* Bit definition for DMA_ISR register ********************/ +#define DMA_ISR_GIF1_Pos (0U) +#define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */ +#define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk /*!< Channel 1 Global interrupt flag */ +#define DMA_ISR_TCIF1_Pos (1U) +#define DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos) /*!< 0x00000002 */ +#define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk /*!< Channel 1 Transfer Complete flag */ +#define DMA_ISR_HTIF1_Pos (2U) +#define DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos) /*!< 0x00000004 */ +#define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk /*!< Channel 1 Half Transfer flag */ +#define DMA_ISR_TEIF1_Pos (3U) +#define DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos) /*!< 0x00000008 */ +#define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk /*!< Channel 1 Transfer Error flag */ +#define DMA_ISR_GIF2_Pos (4U) +#define DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos) /*!< 0x00000010 */ +#define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk /*!< Channel 2 Global interrupt flag */ +#define DMA_ISR_TCIF2_Pos (5U) +#define DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos) /*!< 0x00000020 */ +#define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk /*!< Channel 2 Transfer Complete flag */ +#define DMA_ISR_HTIF2_Pos (6U) +#define DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos) /*!< 0x00000040 */ +#define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk /*!< Channel 2 Half Transfer flag */ +#define DMA_ISR_TEIF2_Pos (7U) +#define DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos) /*!< 0x00000080 */ +#define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk /*!< Channel 2 Transfer Error flag */ +#define DMA_ISR_GIF3_Pos (8U) +#define DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos) /*!< 0x00000100 */ +#define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk /*!< Channel 3 Global interrupt flag */ +#define DMA_ISR_TCIF3_Pos (9U) +#define DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos) /*!< 0x00000200 */ +#define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk /*!< Channel 3 Transfer Complete flag */ +#define DMA_ISR_HTIF3_Pos (10U) +#define DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos) /*!< 0x00000400 */ +#define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk /*!< Channel 3 Half Transfer flag */ +#define DMA_ISR_TEIF3_Pos (11U) +#define DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos) /*!< 0x00000800 */ +#define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk /*!< Channel 3 Transfer Error flag */ +#define DMA_ISR_GIF4_Pos (12U) +#define DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos) /*!< 0x00001000 */ +#define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk /*!< Channel 4 Global interrupt flag */ +#define DMA_ISR_TCIF4_Pos (13U) +#define DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos) /*!< 0x00002000 */ +#define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk /*!< Channel 4 Transfer Complete flag */ +#define DMA_ISR_HTIF4_Pos (14U) +#define DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos) /*!< 0x00004000 */ +#define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk /*!< Channel 4 Half Transfer flag */ +#define DMA_ISR_TEIF4_Pos (15U) +#define DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos) /*!< 0x00008000 */ +#define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk /*!< Channel 4 Transfer Error flag */ +#define DMA_ISR_GIF5_Pos (16U) +#define DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos) /*!< 0x00010000 */ +#define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk /*!< Channel 5 Global interrupt flag */ +#define DMA_ISR_TCIF5_Pos (17U) +#define DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos) /*!< 0x00020000 */ +#define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk /*!< Channel 5 Transfer Complete flag */ +#define DMA_ISR_HTIF5_Pos (18U) +#define DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos) /*!< 0x00040000 */ +#define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk /*!< Channel 5 Half Transfer flag */ +#define DMA_ISR_TEIF5_Pos (19U) +#define DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos) /*!< 0x00080000 */ +#define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk /*!< Channel 5 Transfer Error flag */ +#define DMA_ISR_GIF6_Pos (20U) +#define DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos) /*!< 0x00100000 */ +#define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk /*!< Channel 6 Global interrupt flag */ +#define DMA_ISR_TCIF6_Pos (21U) +#define DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos) /*!< 0x00200000 */ +#define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk /*!< Channel 6 Transfer Complete flag */ +#define DMA_ISR_HTIF6_Pos (22U) +#define DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos) /*!< 0x00400000 */ +#define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk /*!< Channel 6 Half Transfer flag */ +#define DMA_ISR_TEIF6_Pos (23U) +#define DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos) /*!< 0x00800000 */ +#define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk /*!< Channel 6 Transfer Error flag */ +#define DMA_ISR_GIF7_Pos (24U) +#define DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos) /*!< 0x01000000 */ +#define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk /*!< Channel 7 Global interrupt flag */ +#define DMA_ISR_TCIF7_Pos (25U) +#define DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos) /*!< 0x02000000 */ +#define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk /*!< Channel 7 Transfer Complete flag */ +#define DMA_ISR_HTIF7_Pos (26U) +#define DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos) /*!< 0x04000000 */ +#define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk /*!< Channel 7 Half Transfer flag */ +#define DMA_ISR_TEIF7_Pos (27U) +#define DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos) /*!< 0x08000000 */ +#define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk /*!< Channel 7 Transfer Error flag */ + +/******************* Bit definition for DMA_IFCR register *******************/ +#define DMA_IFCR_CGIF1_Pos (0U) +#define DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos) /*!< 0x00000001 */ +#define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk /*!< Channel 1 Global interrupt clearr */ +#define DMA_IFCR_CTCIF1_Pos (1U) +#define DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos) /*!< 0x00000002 */ +#define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk /*!< Channel 1 Transfer Complete clear */ +#define DMA_IFCR_CHTIF1_Pos (2U) +#define DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos) /*!< 0x00000004 */ +#define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk /*!< Channel 1 Half Transfer clear */ +#define DMA_IFCR_CTEIF1_Pos (3U) +#define DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos) /*!< 0x00000008 */ +#define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk /*!< Channel 1 Transfer Error clear */ +#define DMA_IFCR_CGIF2_Pos (4U) +#define DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos) /*!< 0x00000010 */ +#define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk /*!< Channel 2 Global interrupt clear */ +#define DMA_IFCR_CTCIF2_Pos (5U) +#define DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos) /*!< 0x00000020 */ +#define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk /*!< Channel 2 Transfer Complete clear */ +#define DMA_IFCR_CHTIF2_Pos (6U) +#define DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos) /*!< 0x00000040 */ +#define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk /*!< Channel 2 Half Transfer clear */ +#define DMA_IFCR_CTEIF2_Pos (7U) +#define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */ +#define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk /*!< Channel 2 Transfer Error clear */ +#define DMA_IFCR_CGIF3_Pos (8U) +#define DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos) /*!< 0x00000100 */ +#define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk /*!< Channel 3 Global interrupt clear */ +#define DMA_IFCR_CTCIF3_Pos (9U) +#define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */ +#define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk /*!< Channel 3 Transfer Complete clear */ +#define DMA_IFCR_CHTIF3_Pos (10U) +#define DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos) /*!< 0x00000400 */ +#define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk /*!< Channel 3 Half Transfer clear */ +#define DMA_IFCR_CTEIF3_Pos (11U) +#define DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos) /*!< 0x00000800 */ +#define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk /*!< Channel 3 Transfer Error clear */ +#define DMA_IFCR_CGIF4_Pos (12U) +#define DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos) /*!< 0x00001000 */ +#define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk /*!< Channel 4 Global interrupt clear */ +#define DMA_IFCR_CTCIF4_Pos (13U) +#define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */ +#define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk /*!< Channel 4 Transfer Complete clear */ +#define DMA_IFCR_CHTIF4_Pos (14U) +#define DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos) /*!< 0x00004000 */ +#define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk /*!< Channel 4 Half Transfer clear */ +#define DMA_IFCR_CTEIF4_Pos (15U) +#define DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos) /*!< 0x00008000 */ +#define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk /*!< Channel 4 Transfer Error clear */ +#define DMA_IFCR_CGIF5_Pos (16U) +#define DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos) /*!< 0x00010000 */ +#define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk /*!< Channel 5 Global interrupt clear */ +#define DMA_IFCR_CTCIF5_Pos (17U) +#define DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos) /*!< 0x00020000 */ +#define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk /*!< Channel 5 Transfer Complete clear */ +#define DMA_IFCR_CHTIF5_Pos (18U) +#define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */ +#define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk /*!< Channel 5 Half Transfer clear */ +#define DMA_IFCR_CTEIF5_Pos (19U) +#define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */ +#define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Transfer Error clear */ +#define DMA_IFCR_CGIF6_Pos (20U) +#define DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos) /*!< 0x00100000 */ +#define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk /*!< Channel 6 Global interrupt clear */ +#define DMA_IFCR_CTCIF6_Pos (21U) +#define DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos) /*!< 0x00200000 */ +#define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk /*!< Channel 6 Transfer Complete clear */ +#define DMA_IFCR_CHTIF6_Pos (22U) +#define DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos) /*!< 0x00400000 */ +#define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk /*!< Channel 6 Half Transfer clear */ +#define DMA_IFCR_CTEIF6_Pos (23U) +#define DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos) /*!< 0x00800000 */ +#define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk /*!< Channel 6 Transfer Error clear */ +#define DMA_IFCR_CGIF7_Pos (24U) +#define DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos) /*!< 0x01000000 */ +#define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk /*!< Channel 7 Global interrupt clear */ +#define DMA_IFCR_CTCIF7_Pos (25U) +#define DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos) /*!< 0x02000000 */ +#define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk /*!< Channel 7 Transfer Complete clear */ +#define DMA_IFCR_CHTIF7_Pos (26U) +#define DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos) /*!< 0x04000000 */ +#define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk /*!< Channel 7 Half Transfer clear */ +#define DMA_IFCR_CTEIF7_Pos (27U) +#define DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos) /*!< 0x08000000 */ +#define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk /*!< Channel 7 Transfer Error clear */ + +/******************* Bit definition for DMA_CCR register ********************/ +#define DMA_CCR_EN_Pos (0U) +#define DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos) /*!< 0x00000001 */ +#define DMA_CCR_EN DMA_CCR_EN_Msk /*!< Channel enable */ +#define DMA_CCR_TCIE_Pos (1U) +#define DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos) /*!< 0x00000002 */ +#define DMA_CCR_TCIE DMA_CCR_TCIE_Msk /*!< Transfer complete interrupt enable */ +#define DMA_CCR_HTIE_Pos (2U) +#define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */ +#define DMA_CCR_HTIE DMA_CCR_HTIE_Msk /*!< Half Transfer interrupt enable */ +#define DMA_CCR_TEIE_Pos (3U) +#define DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos) /*!< 0x00000008 */ +#define DMA_CCR_TEIE DMA_CCR_TEIE_Msk /*!< Transfer error interrupt enable */ +#define DMA_CCR_DIR_Pos (4U) +#define DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos) /*!< 0x00000010 */ +#define DMA_CCR_DIR DMA_CCR_DIR_Msk /*!< Data transfer direction */ +#define DMA_CCR_CIRC_Pos (5U) +#define DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos) /*!< 0x00000020 */ +#define DMA_CCR_CIRC DMA_CCR_CIRC_Msk /*!< Circular mode */ +#define DMA_CCR_PINC_Pos (6U) +#define DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos) /*!< 0x00000040 */ +#define DMA_CCR_PINC DMA_CCR_PINC_Msk /*!< Peripheral increment mode */ +#define DMA_CCR_MINC_Pos (7U) +#define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */ +#define DMA_CCR_MINC DMA_CCR_MINC_Msk /*!< Memory increment mode */ + +#define DMA_CCR_PSIZE_Pos (8U) +#define DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000300 */ +#define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk /*!< PSIZE[1:0] bits (Peripheral size) */ +#define DMA_CCR_PSIZE_0 (0x1UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000100 */ +#define DMA_CCR_PSIZE_1 (0x2UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000200 */ + +#define DMA_CCR_MSIZE_Pos (10U) +#define DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000C00 */ +#define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk /*!< MSIZE[1:0] bits (Memory size) */ +#define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ +#define DMA_CCR_MSIZE_1 (0x2UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000800 */ + +#define DMA_CCR_PL_Pos (12U) +#define DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos) /*!< 0x00003000 */ +#define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Channel Priority level)*/ +#define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ +#define DMA_CCR_PL_1 (0x2UL << DMA_CCR_PL_Pos) /*!< 0x00002000 */ + +#define DMA_CCR_MEM2MEM_Pos (14U) +#define DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos) /*!< 0x00004000 */ +#define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk /*!< Memory to memory mode */ + +/****************** Bit definition for DMA_CNDTR register *******************/ +#define DMA_CNDTR_NDT_Pos (0U) +#define DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos) /*!< 0x0000FFFF */ +#define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk /*!< Number of data to Transfer */ + +/****************** Bit definition for DMA_CPAR register ********************/ +#define DMA_CPAR_PA_Pos (0U) +#define DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CPAR_PA DMA_CPAR_PA_Msk /*!< Peripheral Address */ + +/****************** Bit definition for DMA_CMAR register ********************/ +#define DMA_CMAR_MA_Pos (0U) +#define DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CMAR_MA DMA_CMAR_MA_Msk /*!< Memory Address */ + +/******************************************************************************/ +/* */ +/* DMAMUX Controller */ +/* */ +/******************************************************************************/ +/******************** Bits definition for DMAMUX_CxCR register **************/ +#define DMAMUX_CxCR_DMAREQ_ID_Pos (0U) +#define DMAMUX_CxCR_DMAREQ_ID_Msk (0x3FUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x0000003F */ +#define DMAMUX_CxCR_DMAREQ_ID DMAMUX_CxCR_DMAREQ_ID_Msk /*!< DMA Request ID */ +#define DMAMUX_CxCR_DMAREQ_ID_0 (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_CxCR_DMAREQ_ID_1 (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_CxCR_DMAREQ_ID_2 (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_CxCR_DMAREQ_ID_3 (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_CxCR_DMAREQ_ID_4 (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_CxCR_DMAREQ_ID_5 (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */ +#define DMAMUX_CxCR_DMAREQ_ID_6 (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */ +#define DMAMUX_CxCR_SOIE_Pos (8U) +#define DMAMUX_CxCR_SOIE_Msk (0x1UL << DMAMUX_CxCR_SOIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_CxCR_SOIE DMAMUX_CxCR_SOIE_Msk /*!< Synchro overrun interrupt enable */ +#define DMAMUX_CxCR_EGE_Pos (9U) +#define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */ +#define DMAMUX_CxCR_EGE DMAMUX_CxCR_EGE_Msk /*!< Event generation interrupt enable */ +#define DMAMUX_CxCR_SE_Pos (16U) +#define DMAMUX_CxCR_SE_Msk (0x1UL << DMAMUX_CxCR_SE_Pos) /*!< 0x00010000 */ +#define DMAMUX_CxCR_SE DMAMUX_CxCR_SE_Msk /*!< Synchronization enable */ +#define DMAMUX_CxCR_SPOL_Pos (17U) +#define DMAMUX_CxCR_SPOL_Msk (0x3UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_CxCR_SPOL DMAMUX_CxCR_SPOL_Msk /*!< Synchronization polarity */ +#define DMAMUX_CxCR_SPOL_0 (0x1UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_CxCR_SPOL_1 (0x2UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_CxCR_NBREQ_Pos (19U) +#define DMAMUX_CxCR_NBREQ_Msk (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_CxCR_NBREQ DMAMUX_CxCR_NBREQ_Msk /*!< Number of request */ +#define DMAMUX_CxCR_NBREQ_0 (0x01UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_CxCR_NBREQ_1 (0x02UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_CxCR_NBREQ_2 (0x04UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_CxCR_NBREQ_3 (0x08UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_CxCR_NBREQ_4 (0x10UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */ +#define DMAMUX_CxCR_SYNC_ID_Pos (24U) +#define DMAMUX_CxCR_SYNC_ID_Msk (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */ +#define DMAMUX_CxCR_SYNC_ID DMAMUX_CxCR_SYNC_ID_Msk /*!< Synchronization ID */ +#define DMAMUX_CxCR_SYNC_ID_0 (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */ +#define DMAMUX_CxCR_SYNC_ID_1 (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */ +#define DMAMUX_CxCR_SYNC_ID_2 (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */ +#define DMAMUX_CxCR_SYNC_ID_3 (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */ +#define DMAMUX_CxCR_SYNC_ID_4 (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */ + +/******************* Bits definition for DMAMUX_CSR register **************/ +#define DMAMUX_CSR_SOF0_Pos (0U) +#define DMAMUX_CSR_SOF0_Msk (0x1UL << DMAMUX_CSR_SOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0_Msk /*!< Synchronization Overrun Flag 0 */ +#define DMAMUX_CSR_SOF1_Pos (1U) +#define DMAMUX_CSR_SOF1_Msk (0x1UL << DMAMUX_CSR_SOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1_Msk /*!< Synchronization Overrun Flag 1 */ +#define DMAMUX_CSR_SOF2_Pos (2U) +#define DMAMUX_CSR_SOF2_Msk (0x1UL << DMAMUX_CSR_SOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2_Msk /*!< Synchronization Overrun Flag 2 */ +#define DMAMUX_CSR_SOF3_Pos (3U) +#define DMAMUX_CSR_SOF3_Msk (0x1UL << DMAMUX_CSR_SOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3_Msk /*!< Synchronization Overrun Flag 3 */ +#define DMAMUX_CSR_SOF4_Pos (4U) +#define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4_Msk /*!< Synchronization Overrun Flag 4 */ +#define DMAMUX_CSR_SOF5_Pos (5U) +#define DMAMUX_CSR_SOF5_Msk (0x1UL << DMAMUX_CSR_SOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5_Msk /*!< Synchronization Overrun Flag 5 */ +#define DMAMUX_CSR_SOF6_Pos (6U) +#define DMAMUX_CSR_SOF6_Msk (0x1UL << DMAMUX_CSR_SOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6_Msk /*!< Synchronization Overrun Flag 6 */ + +/******************** Bits definition for DMAMUX_CFR register **************/ +#define DMAMUX_CFR_CSOF0_Pos (0U) +#define DMAMUX_CFR_CSOF0_Msk (0x1UL << DMAMUX_CFR_CSOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0_Msk /*!< Clear Overrun Flag 0 */ +#define DMAMUX_CFR_CSOF1_Pos (1U) +#define DMAMUX_CFR_CSOF1_Msk (0x1UL << DMAMUX_CFR_CSOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1_Msk /*!< Clear Overrun Flag 1 */ +#define DMAMUX_CFR_CSOF2_Pos (2U) +#define DMAMUX_CFR_CSOF2_Msk (0x1UL << DMAMUX_CFR_CSOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2_Msk /*!< Clear Overrun Flag 2 */ +#define DMAMUX_CFR_CSOF3_Pos (3U) +#define DMAMUX_CFR_CSOF3_Msk (0x1UL << DMAMUX_CFR_CSOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3_Msk /*!< Clear Overrun Flag 3 */ +#define DMAMUX_CFR_CSOF4_Pos (4U) +#define DMAMUX_CFR_CSOF4_Msk (0x1UL << DMAMUX_CFR_CSOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4_Msk /*!< Clear Overrun Flag 4 */ +#define DMAMUX_CFR_CSOF5_Pos (5U) +#define DMAMUX_CFR_CSOF5_Msk (0x1UL << DMAMUX_CFR_CSOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5_Msk /*!< Clear Overrun Flag 5 */ +#define DMAMUX_CFR_CSOF6_Pos (6U) +#define DMAMUX_CFR_CSOF6_Msk (0x1UL << DMAMUX_CFR_CSOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6_Msk /*!< Clear Overrun Flag 6 */ + +/******************** Bits definition for DMAMUX_RGxCR register ************/ +#define DMAMUX_RGxCR_SIG_ID_Pos (0U) +#define DMAMUX_RGxCR_SIG_ID_Msk (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */ +#define DMAMUX_RGxCR_SIG_ID DMAMUX_RGxCR_SIG_ID_Msk /*!< Signal ID */ +#define DMAMUX_RGxCR_SIG_ID_0 (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGxCR_SIG_ID_1 (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGxCR_SIG_ID_2 (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGxCR_SIG_ID_3 (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGxCR_SIG_ID_4 (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_RGxCR_OIE_Pos (8U) +#define DMAMUX_RGxCR_OIE_Msk (0x1UL << DMAMUX_RGxCR_OIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_RGxCR_OIE DMAMUX_RGxCR_OIE_Msk /*!< Overrun interrupt enable */ +#define DMAMUX_RGxCR_GE_Pos (16U) +#define DMAMUX_RGxCR_GE_Msk (0x1UL << DMAMUX_RGxCR_GE_Pos) /*!< 0x00010000 */ +#define DMAMUX_RGxCR_GE DMAMUX_RGxCR_GE_Msk /*!< Generation enable */ +#define DMAMUX_RGxCR_GPOL_Pos (17U) +#define DMAMUX_RGxCR_GPOL_Msk (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_RGxCR_GPOL DMAMUX_RGxCR_GPOL_Msk /*!< Generation polarity */ +#define DMAMUX_RGxCR_GPOL_0 (0x1UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_RGxCR_GPOL_1 (0x2UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_RGxCR_GNBREQ_Pos (19U) +#define DMAMUX_RGxCR_GNBREQ_Msk (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_RGxCR_GNBREQ DMAMUX_RGxCR_GNBREQ_Msk /*!< Number of request */ +#define DMAMUX_RGxCR_GNBREQ_0 (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_RGxCR_GNBREQ_1 (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_RGxCR_GNBREQ_2 (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_RGxCR_GNBREQ_3 (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_RGxCR_GNBREQ_4 (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */ + +/******************** Bits definition for DMAMUX_RGSR register **************/ +#define DMAMUX_RGSR_OF0_Pos (0U) +#define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGSR_OF0 DMAMUX_RGSR_OF0_Msk /*!< Overrun flag 0 */ +#define DMAMUX_RGSR_OF1_Pos (1U) +#define DMAMUX_RGSR_OF1_Msk (0x1UL << DMAMUX_RGSR_OF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGSR_OF1 DMAMUX_RGSR_OF1_Msk /*!< Overrun flag 1 */ +#define DMAMUX_RGSR_OF2_Pos (2U) +#define DMAMUX_RGSR_OF2_Msk (0x1UL << DMAMUX_RGSR_OF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGSR_OF2 DMAMUX_RGSR_OF2_Msk /*!< Overrun flag 2 */ +#define DMAMUX_RGSR_OF3_Pos (3U) +#define DMAMUX_RGSR_OF3_Msk (0x1UL << DMAMUX_RGSR_OF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGSR_OF3 DMAMUX_RGSR_OF3_Msk /*!< Overrun flag 3 */ + +/******************** Bits definition for DMAMUX_RGCFR register **************/ +#define DMAMUX_RGCFR_COF0_Pos (0U) +#define DMAMUX_RGCFR_COF0_Msk (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGCFR_COF0 DMAMUX_RGCFR_COF0_Msk /*!< Clear Overrun flag 0 */ +#define DMAMUX_RGCFR_COF1_Pos (1U) +#define DMAMUX_RGCFR_COF1_Msk (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGCFR_COF1 DMAMUX_RGCFR_COF1_Msk /*!< Clear Overrun flag 1 */ +#define DMAMUX_RGCFR_COF2_Pos (2U) +#define DMAMUX_RGCFR_COF2_Msk (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGCFR_COF2 DMAMUX_RGCFR_COF2_Msk /*!< Clear Overrun flag 2 */ +#define DMAMUX_RGCFR_COF3_Pos (3U) +#define DMAMUX_RGCFR_COF3_Msk (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGCFR_COF3 DMAMUX_RGCFR_COF3_Msk /*!< Clear Overrun flag 3 */ + +/******************************************************************************/ +/* */ +/* External Interrupt/Event Controller */ +/* */ +/******************************************************************************/ +/****************** Bit definition for EXTI_RTSR1 register ******************/ +#define EXTI_RTSR1_RT0_Pos (0U) +#define EXTI_RTSR1_RT0_Msk (0x1UL << EXTI_RTSR1_RT0_Pos) /*!< 0x00000001 */ +#define EXTI_RTSR1_RT0 EXTI_RTSR1_RT0_Msk /*!< Rising trigger configuration for input line 0 */ +#define EXTI_RTSR1_RT1_Pos (1U) +#define EXTI_RTSR1_RT1_Msk (0x1UL << EXTI_RTSR1_RT1_Pos) /*!< 0x00000002 */ +#define EXTI_RTSR1_RT1 EXTI_RTSR1_RT1_Msk /*!< Rising trigger configuration for input line 1 */ +#define EXTI_RTSR1_RT2_Pos (2U) +#define EXTI_RTSR1_RT2_Msk (0x1UL << EXTI_RTSR1_RT2_Pos) /*!< 0x00000004 */ +#define EXTI_RTSR1_RT2 EXTI_RTSR1_RT2_Msk /*!< Rising trigger configuration for input line 2 */ +#define EXTI_RTSR1_RT3_Pos (3U) +#define EXTI_RTSR1_RT3_Msk (0x1UL << EXTI_RTSR1_RT3_Pos) /*!< 0x00000008 */ +#define EXTI_RTSR1_RT3 EXTI_RTSR1_RT3_Msk /*!< Rising trigger configuration for input line 3 */ +#define EXTI_RTSR1_RT4_Pos (4U) +#define EXTI_RTSR1_RT4_Msk (0x1UL << EXTI_RTSR1_RT4_Pos) /*!< 0x00000010 */ +#define EXTI_RTSR1_RT4 EXTI_RTSR1_RT4_Msk /*!< Rising trigger configuration for input line 4 */ +#define EXTI_RTSR1_RT5_Pos (5U) +#define EXTI_RTSR1_RT5_Msk (0x1UL << EXTI_RTSR1_RT5_Pos) /*!< 0x00000020 */ +#define EXTI_RTSR1_RT5 EXTI_RTSR1_RT5_Msk /*!< Rising trigger configuration for input line 5 */ +#define EXTI_RTSR1_RT6_Pos (6U) +#define EXTI_RTSR1_RT6_Msk (0x1UL << EXTI_RTSR1_RT6_Pos) /*!< 0x00000040 */ +#define EXTI_RTSR1_RT6 EXTI_RTSR1_RT6_Msk /*!< Rising trigger configuration for input line 6 */ +#define EXTI_RTSR1_RT7_Pos (7U) +#define EXTI_RTSR1_RT7_Msk (0x1UL << EXTI_RTSR1_RT7_Pos) /*!< 0x00000080 */ +#define EXTI_RTSR1_RT7 EXTI_RTSR1_RT7_Msk /*!< Rising trigger configuration for input line 7 */ +#define EXTI_RTSR1_RT8_Pos (8U) +#define EXTI_RTSR1_RT8_Msk (0x1UL << EXTI_RTSR1_RT8_Pos) /*!< 0x00000100 */ +#define EXTI_RTSR1_RT8 EXTI_RTSR1_RT8_Msk /*!< Rising trigger configuration for input line 8 */ +#define EXTI_RTSR1_RT9_Pos (9U) +#define EXTI_RTSR1_RT9_Msk (0x1UL << EXTI_RTSR1_RT9_Pos) /*!< 0x00000200 */ +#define EXTI_RTSR1_RT9 EXTI_RTSR1_RT9_Msk /*!< Rising trigger configuration for input line 9 */ +#define EXTI_RTSR1_RT10_Pos (10U) +#define EXTI_RTSR1_RT10_Msk (0x1UL << EXTI_RTSR1_RT10_Pos) /*!< 0x00000400 */ +#define EXTI_RTSR1_RT10 EXTI_RTSR1_RT10_Msk /*!< Rising trigger configuration for input line 10 */ +#define EXTI_RTSR1_RT11_Pos (11U) +#define EXTI_RTSR1_RT11_Msk (0x1UL << EXTI_RTSR1_RT11_Pos) /*!< 0x00000800 */ +#define EXTI_RTSR1_RT11 EXTI_RTSR1_RT11_Msk /*!< Rising trigger configuration for input line 11 */ +#define EXTI_RTSR1_RT12_Pos (12U) +#define EXTI_RTSR1_RT12_Msk (0x1UL << EXTI_RTSR1_RT12_Pos) /*!< 0x00001000 */ +#define EXTI_RTSR1_RT12 EXTI_RTSR1_RT12_Msk /*!< Rising trigger configuration for input line 12 */ +#define EXTI_RTSR1_RT13_Pos (13U) +#define EXTI_RTSR1_RT13_Msk (0x1UL << EXTI_RTSR1_RT13_Pos) /*!< 0x00002000 */ +#define EXTI_RTSR1_RT13 EXTI_RTSR1_RT13_Msk /*!< Rising trigger configuration for input line 13 */ +#define EXTI_RTSR1_RT14_Pos (14U) +#define EXTI_RTSR1_RT14_Msk (0x1UL << EXTI_RTSR1_RT14_Pos) /*!< 0x00004000 */ +#define EXTI_RTSR1_RT14 EXTI_RTSR1_RT14_Msk /*!< Rising trigger configuration for input line 14 */ +#define EXTI_RTSR1_RT15_Pos (15U) +#define EXTI_RTSR1_RT15_Msk (0x1UL << EXTI_RTSR1_RT15_Pos) /*!< 0x00008000 */ +#define EXTI_RTSR1_RT15 EXTI_RTSR1_RT15_Msk /*!< Rising trigger configuration for input line 15 */ +#define EXTI_RTSR1_RT16_Pos (16U) +#define EXTI_RTSR1_RT16_Msk (0x1UL << EXTI_RTSR1_RT16_Pos) /*!< 0x00010000 */ +#define EXTI_RTSR1_RT16 EXTI_RTSR1_RT16_Msk /*!< Rising trigger configuration for input line 16 */ + +/****************** Bit definition for EXTI_FTSR1 register ******************/ +#define EXTI_FTSR1_FT0_Pos (0U) +#define EXTI_FTSR1_FT0_Msk (0x1UL << EXTI_FTSR1_FT0_Pos) /*!< 0x00000001 */ +#define EXTI_FTSR1_FT0 EXTI_FTSR1_FT0_Msk /*!< Falling trigger configuration for input line 0 */ +#define EXTI_FTSR1_FT1_Pos (1U) +#define EXTI_FTSR1_FT1_Msk (0x1UL << EXTI_FTSR1_FT1_Pos) /*!< 0x00000002 */ +#define EXTI_FTSR1_FT1 EXTI_FTSR1_FT1_Msk /*!< Falling trigger configuration for input line 1 */ +#define EXTI_FTSR1_FT2_Pos (2U) +#define EXTI_FTSR1_FT2_Msk (0x1UL << EXTI_FTSR1_FT2_Pos) /*!< 0x00000004 */ +#define EXTI_FTSR1_FT2 EXTI_FTSR1_FT2_Msk /*!< Falling trigger configuration for input line 2 */ +#define EXTI_FTSR1_FT3_Pos (3U) +#define EXTI_FTSR1_FT3_Msk (0x1UL << EXTI_FTSR1_FT3_Pos) /*!< 0x00000008 */ +#define EXTI_FTSR1_FT3 EXTI_FTSR1_FT3_Msk /*!< Falling trigger configuration for input line 3 */ +#define EXTI_FTSR1_FT4_Pos (4U) +#define EXTI_FTSR1_FT4_Msk (0x1UL << EXTI_FTSR1_FT4_Pos) /*!< 0x00000010 */ +#define EXTI_FTSR1_FT4 EXTI_FTSR1_FT4_Msk /*!< Falling trigger configuration for input line 4 */ +#define EXTI_FTSR1_FT5_Pos (5U) +#define EXTI_FTSR1_FT5_Msk (0x1UL << EXTI_FTSR1_FT5_Pos) /*!< 0x00000020 */ +#define EXTI_FTSR1_FT5 EXTI_FTSR1_FT5_Msk /*!< Falling trigger configuration for input line 5 */ +#define EXTI_FTSR1_FT6_Pos (6U) +#define EXTI_FTSR1_FT6_Msk (0x1UL << EXTI_FTSR1_FT6_Pos) /*!< 0x00000040 */ +#define EXTI_FTSR1_FT6 EXTI_FTSR1_FT6_Msk /*!< Falling trigger configuration for input line 6 */ +#define EXTI_FTSR1_FT7_Pos (7U) +#define EXTI_FTSR1_FT7_Msk (0x1UL << EXTI_FTSR1_FT7_Pos) /*!< 0x00000080 */ +#define EXTI_FTSR1_FT7 EXTI_FTSR1_FT7_Msk /*!< Falling trigger configuration for input line 7 */ +#define EXTI_FTSR1_FT8_Pos (8U) +#define EXTI_FTSR1_FT8_Msk (0x1UL << EXTI_FTSR1_FT8_Pos) /*!< 0x00000100 */ +#define EXTI_FTSR1_FT8 EXTI_FTSR1_FT8_Msk /*!< Falling trigger configuration for input line 8 */ +#define EXTI_FTSR1_FT9_Pos (9U) +#define EXTI_FTSR1_FT9_Msk (0x1UL << EXTI_FTSR1_FT9_Pos) /*!< 0x00000200 */ +#define EXTI_FTSR1_FT9 EXTI_FTSR1_FT9_Msk /*!< Falling trigger configuration for input line 9 */ +#define EXTI_FTSR1_FT10_Pos (10U) +#define EXTI_FTSR1_FT10_Msk (0x1UL << EXTI_FTSR1_FT10_Pos) /*!< 0x00000400 */ +#define EXTI_FTSR1_FT10 EXTI_FTSR1_FT10_Msk /*!< Falling trigger configuration for input line 10 */ +#define EXTI_FTSR1_FT11_Pos (11U) +#define EXTI_FTSR1_FT11_Msk (0x1UL << EXTI_FTSR1_FT11_Pos) /*!< 0x00000800 */ +#define EXTI_FTSR1_FT11 EXTI_FTSR1_FT11_Msk /*!< Falling trigger configuration for input line 11 */ +#define EXTI_FTSR1_FT12_Pos (12U) +#define EXTI_FTSR1_FT12_Msk (0x1UL << EXTI_FTSR1_FT12_Pos) /*!< 0x00001000 */ +#define EXTI_FTSR1_FT12 EXTI_FTSR1_FT12_Msk /*!< Falling trigger configuration for input line 12 */ +#define EXTI_FTSR1_FT13_Pos (13U) +#define EXTI_FTSR1_FT13_Msk (0x1UL << EXTI_FTSR1_FT13_Pos) /*!< 0x00002000 */ +#define EXTI_FTSR1_FT13 EXTI_FTSR1_FT13_Msk /*!< Falling trigger configuration for input line 13 */ +#define EXTI_FTSR1_FT14_Pos (14U) +#define EXTI_FTSR1_FT14_Msk (0x1UL << EXTI_FTSR1_FT14_Pos) /*!< 0x00004000 */ +#define EXTI_FTSR1_FT14 EXTI_FTSR1_FT14_Msk /*!< Falling trigger configuration for input line 14 */ +#define EXTI_FTSR1_FT15_Pos (15U) +#define EXTI_FTSR1_FT15_Msk (0x1UL << EXTI_FTSR1_FT15_Pos) /*!< 0x00008000 */ +#define EXTI_FTSR1_FT15 EXTI_FTSR1_FT15_Msk /*!< Falling trigger configuration for input line 15 */ +#define EXTI_FTSR1_FT16_Pos (16U) +#define EXTI_FTSR1_FT16_Msk (0x1UL << EXTI_FTSR1_FT16_Pos) /*!< 0x00010000 */ +#define EXTI_FTSR1_FT16 EXTI_FTSR1_FT16_Msk /*!< Falling trigger configuration for input line 16 */ + +/****************** Bit definition for EXTI_SWIER1 register *****************/ +#define EXTI_SWIER1_SWI0_Pos (0U) +#define EXTI_SWIER1_SWI0_Msk (0x1UL << EXTI_SWIER1_SWI0_Pos) /*!< 0x00000001 */ +#define EXTI_SWIER1_SWI0 EXTI_SWIER1_SWI0_Msk /*!< Software Interrupt on line 0 */ +#define EXTI_SWIER1_SWI1_Pos (1U) +#define EXTI_SWIER1_SWI1_Msk (0x1UL << EXTI_SWIER1_SWI1_Pos) /*!< 0x00000002 */ +#define EXTI_SWIER1_SWI1 EXTI_SWIER1_SWI1_Msk /*!< Software Interrupt on line 1 */ +#define EXTI_SWIER1_SWI2_Pos (2U) +#define EXTI_SWIER1_SWI2_Msk (0x1UL << EXTI_SWIER1_SWI2_Pos) /*!< 0x00000004 */ +#define EXTI_SWIER1_SWI2 EXTI_SWIER1_SWI2_Msk /*!< Software Interrupt on line 2 */ +#define EXTI_SWIER1_SWI3_Pos (3U) +#define EXTI_SWIER1_SWI3_Msk (0x1UL << EXTI_SWIER1_SWI3_Pos) /*!< 0x00000008 */ +#define EXTI_SWIER1_SWI3 EXTI_SWIER1_SWI3_Msk /*!< Software Interrupt on line 3 */ +#define EXTI_SWIER1_SWI4_Pos (4U) +#define EXTI_SWIER1_SWI4_Msk (0x1UL << EXTI_SWIER1_SWI4_Pos) /*!< 0x00000010 */ +#define EXTI_SWIER1_SWI4 EXTI_SWIER1_SWI4_Msk /*!< Software Interrupt on line 4 */ +#define EXTI_SWIER1_SWI5_Pos (5U) +#define EXTI_SWIER1_SWI5_Msk (0x1UL << EXTI_SWIER1_SWI5_Pos) /*!< 0x00000020 */ +#define EXTI_SWIER1_SWI5 EXTI_SWIER1_SWI5_Msk /*!< Software Interrupt on line 5 */ +#define EXTI_SWIER1_SWI6_Pos (6U) +#define EXTI_SWIER1_SWI6_Msk (0x1UL << EXTI_SWIER1_SWI6_Pos) /*!< 0x00000040 */ +#define EXTI_SWIER1_SWI6 EXTI_SWIER1_SWI6_Msk /*!< Software Interrupt on line 6 */ +#define EXTI_SWIER1_SWI7_Pos (7U) +#define EXTI_SWIER1_SWI7_Msk (0x1UL << EXTI_SWIER1_SWI7_Pos) /*!< 0x00000080 */ +#define EXTI_SWIER1_SWI7 EXTI_SWIER1_SWI7_Msk /*!< Software Interrupt on line 7 */ +#define EXTI_SWIER1_SWI8_Pos (8U) +#define EXTI_SWIER1_SWI8_Msk (0x1UL << EXTI_SWIER1_SWI8_Pos) /*!< 0x00000100 */ +#define EXTI_SWIER1_SWI8 EXTI_SWIER1_SWI8_Msk /*!< Software Interrupt on line 8 */ +#define EXTI_SWIER1_SWI9_Pos (9U) +#define EXTI_SWIER1_SWI9_Msk (0x1UL << EXTI_SWIER1_SWI9_Pos) /*!< 0x00000200 */ +#define EXTI_SWIER1_SWI9 EXTI_SWIER1_SWI9_Msk /*!< Software Interrupt on line 9 */ +#define EXTI_SWIER1_SWI10_Pos (10U) +#define EXTI_SWIER1_SWI10_Msk (0x1UL << EXTI_SWIER1_SWI10_Pos) /*!< 0x00000400 */ +#define EXTI_SWIER1_SWI10 EXTI_SWIER1_SWI10_Msk /*!< Software Interrupt on line 10 */ +#define EXTI_SWIER1_SWI11_Pos (11U) +#define EXTI_SWIER1_SWI11_Msk (0x1UL << EXTI_SWIER1_SWI11_Pos) /*!< 0x00000800 */ +#define EXTI_SWIER1_SWI11 EXTI_SWIER1_SWI11_Msk /*!< Software Interrupt on line 11 */ +#define EXTI_SWIER1_SWI12_Pos (12U) +#define EXTI_SWIER1_SWI12_Msk (0x1UL << EXTI_SWIER1_SWI12_Pos) /*!< 0x00001000 */ +#define EXTI_SWIER1_SWI12 EXTI_SWIER1_SWI12_Msk /*!< Software Interrupt on line 12 */ +#define EXTI_SWIER1_SWI13_Pos (13U) +#define EXTI_SWIER1_SWI13_Msk (0x1UL << EXTI_SWIER1_SWI13_Pos) /*!< 0x00002000 */ +#define EXTI_SWIER1_SWI13 EXTI_SWIER1_SWI13_Msk /*!< Software Interrupt on line 13 */ +#define EXTI_SWIER1_SWI14_Pos (14U) +#define EXTI_SWIER1_SWI14_Msk (0x1UL << EXTI_SWIER1_SWI14_Pos) /*!< 0x00004000 */ +#define EXTI_SWIER1_SWI14 EXTI_SWIER1_SWI14_Msk /*!< Software Interrupt on line 14 */ +#define EXTI_SWIER1_SWI15_Pos (15U) +#define EXTI_SWIER1_SWI15_Msk (0x1UL << EXTI_SWIER1_SWI15_Pos) /*!< 0x00008000 */ +#define EXTI_SWIER1_SWI15 EXTI_SWIER1_SWI15_Msk /*!< Software Interrupt on line 15 */ +#define EXTI_SWIER1_SWI16_Pos (16U) +#define EXTI_SWIER1_SWI16_Msk (0x1UL << EXTI_SWIER1_SWI16_Pos) /*!< 0x00010000 */ +#define EXTI_SWIER1_SWI16 EXTI_SWIER1_SWI16_Msk /*!< Software Interrupt on line 16 */ + +/******************* Bit definition for EXTI_RPR1 register ******************/ +#define EXTI_RPR1_RPIF0_Pos (0U) +#define EXTI_RPR1_RPIF0_Msk (0x1UL << EXTI_RPR1_RPIF0_Pos) /*!< 0x00000001 */ +#define EXTI_RPR1_RPIF0 EXTI_RPR1_RPIF0_Msk /*!< Rising Pending Interrupt Flag on line 0 */ +#define EXTI_RPR1_RPIF1_Pos (1U) +#define EXTI_RPR1_RPIF1_Msk (0x1UL << EXTI_RPR1_RPIF1_Pos) /*!< 0x00000002 */ +#define EXTI_RPR1_RPIF1 EXTI_RPR1_RPIF1_Msk /*!< Rising Pending Interrupt Flag on line 1 */ +#define EXTI_RPR1_RPIF2_Pos (2U) +#define EXTI_RPR1_RPIF2_Msk (0x1UL << EXTI_RPR1_RPIF2_Pos) /*!< 0x00000004 */ +#define EXTI_RPR1_RPIF2 EXTI_RPR1_RPIF2_Msk /*!< Rising Pending Interrupt Flag on line 2 */ +#define EXTI_RPR1_RPIF3_Pos (3U) +#define EXTI_RPR1_RPIF3_Msk (0x1UL << EXTI_RPR1_RPIF3_Pos) /*!< 0x00000008 */ +#define EXTI_RPR1_RPIF3 EXTI_RPR1_RPIF3_Msk /*!< Rising Pending Interrupt Flag on line 3 */ +#define EXTI_RPR1_RPIF4_Pos (4U) +#define EXTI_RPR1_RPIF4_Msk (0x1UL << EXTI_RPR1_RPIF4_Pos) /*!< 0x00000010 */ +#define EXTI_RPR1_RPIF4 EXTI_RPR1_RPIF4_Msk /*!< Rising Pending Interrupt Flag on line 4 */ +#define EXTI_RPR1_RPIF5_Pos (5U) +#define EXTI_RPR1_RPIF5_Msk (0x1UL << EXTI_RPR1_RPIF5_Pos) /*!< 0x00000020 */ +#define EXTI_RPR1_RPIF5 EXTI_RPR1_RPIF5_Msk /*!< Rising Pending Interrupt Flag on line 5 */ +#define EXTI_RPR1_RPIF6_Pos (6U) +#define EXTI_RPR1_RPIF6_Msk (0x1UL << EXTI_RPR1_RPIF6_Pos) /*!< 0x00000040 */ +#define EXTI_RPR1_RPIF6 EXTI_RPR1_RPIF6_Msk /*!< Rising Pending Interrupt Flag on line 6 */ +#define EXTI_RPR1_RPIF7_Pos (7U) +#define EXTI_RPR1_RPIF7_Msk (0x1UL << EXTI_RPR1_RPIF7_Pos) /*!< 0x00000080 */ +#define EXTI_RPR1_RPIF7 EXTI_RPR1_RPIF7_Msk /*!< Rising Pending Interrupt Flag on line 7 */ +#define EXTI_RPR1_RPIF8_Pos (8U) +#define EXTI_RPR1_RPIF8_Msk (0x1UL << EXTI_RPR1_RPIF8_Pos) /*!< 0x00000100 */ +#define EXTI_RPR1_RPIF8 EXTI_RPR1_RPIF8_Msk /*!< Rising Pending Interrupt Flag on line 8 */ +#define EXTI_RPR1_RPIF9_Pos (9U) +#define EXTI_RPR1_RPIF9_Msk (0x1UL << EXTI_RPR1_RPIF9_Pos) /*!< 0x00000200 */ +#define EXTI_RPR1_RPIF9 EXTI_RPR1_RPIF9_Msk /*!< Rising Pending Interrupt Flag on line 9 */ +#define EXTI_RPR1_RPIF10_Pos (10U) +#define EXTI_RPR1_RPIF10_Msk (0x1UL << EXTI_RPR1_RPIF10_Pos) /*!< 0x00000400 */ +#define EXTI_RPR1_RPIF10 EXTI_RPR1_RPIF10_Msk /*!< Rising Pending Interrupt Flag on line 10 */ +#define EXTI_RPR1_RPIF11_Pos (11U) +#define EXTI_RPR1_RPIF11_Msk (0x1UL << EXTI_RPR1_RPIF11_Pos) /*!< 0x00000800 */ +#define EXTI_RPR1_RPIF11 EXTI_RPR1_RPIF11_Msk /*!< Rising Pending Interrupt Flag on line 11 */ +#define EXTI_RPR1_RPIF12_Pos (12U) +#define EXTI_RPR1_RPIF12_Msk (0x1UL << EXTI_RPR1_RPIF12_Pos) /*!< 0x00001000 */ +#define EXTI_RPR1_RPIF12 EXTI_RPR1_RPIF12_Msk /*!< Rising Pending Interrupt Flag on line 12 */ +#define EXTI_RPR1_RPIF13_Pos (13U) +#define EXTI_RPR1_RPIF13_Msk (0x1UL << EXTI_RPR1_RPIF13_Pos) /*!< 0x00002000 */ +#define EXTI_RPR1_RPIF13 EXTI_RPR1_RPIF13_Msk /*!< Rising Pending Interrupt Flag on line 13 */ +#define EXTI_RPR1_RPIF14_Pos (14U) +#define EXTI_RPR1_RPIF14_Msk (0x1UL << EXTI_RPR1_RPIF14_Pos) /*!< 0x00004000 */ +#define EXTI_RPR1_RPIF14 EXTI_RPR1_RPIF14_Msk /*!< Rising Pending Interrupt Flag on line 14 */ +#define EXTI_RPR1_RPIF15_Pos (15U) +#define EXTI_RPR1_RPIF15_Msk (0x1UL << EXTI_RPR1_RPIF15_Pos) /*!< 0x00008000 */ +#define EXTI_RPR1_RPIF15 EXTI_RPR1_RPIF15_Msk /*!< Rising Pending Interrupt Flag on line 15 */ +#define EXTI_RPR1_RPIF16_Pos (16U) +#define EXTI_RPR1_RPIF16_Msk (0x1UL << EXTI_RPR1_RPIF16_Pos) /*!< 0x00010000 */ +#define EXTI_RPR1_RPIF16 EXTI_RPR1_RPIF16_Msk /*!< Rising Pending Interrupt Flag on line 16 */ + +/******************* Bit definition for EXTI_FPR1 register ******************/ +#define EXTI_FPR1_FPIF0_Pos (0U) +#define EXTI_FPR1_FPIF0_Msk (0x1UL << EXTI_FPR1_FPIF0_Pos) /*!< 0x00000001 */ +#define EXTI_FPR1_FPIF0 EXTI_FPR1_FPIF0_Msk /*!< Falling Pending Interrupt Flag on line 0 */ +#define EXTI_FPR1_FPIF1_Pos (1U) +#define EXTI_FPR1_FPIF1_Msk (0x1UL << EXTI_FPR1_FPIF1_Pos) /*!< 0x00000002 */ +#define EXTI_FPR1_FPIF1 EXTI_FPR1_FPIF1_Msk /*!< Falling Pending Interrupt Flag on line 1 */ +#define EXTI_FPR1_FPIF2_Pos (2U) +#define EXTI_FPR1_FPIF2_Msk (0x1UL << EXTI_FPR1_FPIF2_Pos) /*!< 0x00000004 */ +#define EXTI_FPR1_FPIF2 EXTI_FPR1_FPIF2_Msk /*!< Falling Pending Interrupt Flag on line 2 */ +#define EXTI_FPR1_FPIF3_Pos (3U) +#define EXTI_FPR1_FPIF3_Msk (0x1UL << EXTI_FPR1_FPIF3_Pos) /*!< 0x00000008 */ +#define EXTI_FPR1_FPIF3 EXTI_FPR1_FPIF3_Msk /*!< Falling Pending Interrupt Flag on line 3 */ +#define EXTI_FPR1_FPIF4_Pos (4U) +#define EXTI_FPR1_FPIF4_Msk (0x1UL << EXTI_FPR1_FPIF4_Pos) /*!< 0x00000010 */ +#define EXTI_FPR1_FPIF4 EXTI_FPR1_FPIF4_Msk /*!< Falling Pending Interrupt Flag on line 4 */ +#define EXTI_FPR1_FPIF5_Pos (5U) +#define EXTI_FPR1_FPIF5_Msk (0x1UL << EXTI_FPR1_FPIF5_Pos) /*!< 0x00000020 */ +#define EXTI_FPR1_FPIF5 EXTI_FPR1_FPIF5_Msk /*!< Falling Pending Interrupt Flag on line 5 */ +#define EXTI_FPR1_FPIF6_Pos (6U) +#define EXTI_FPR1_FPIF6_Msk (0x1UL << EXTI_FPR1_FPIF6_Pos) /*!< 0x00000040 */ +#define EXTI_FPR1_FPIF6 EXTI_FPR1_FPIF6_Msk /*!< Falling Pending Interrupt Flag on line 6 */ +#define EXTI_FPR1_FPIF7_Pos (7U) +#define EXTI_FPR1_FPIF7_Msk (0x1UL << EXTI_FPR1_FPIF7_Pos) /*!< 0x00000080 */ +#define EXTI_FPR1_FPIF7 EXTI_FPR1_FPIF7_Msk /*!< Falling Pending Interrupt Flag on line 7 */ +#define EXTI_FPR1_FPIF8_Pos (8U) +#define EXTI_FPR1_FPIF8_Msk (0x1UL << EXTI_FPR1_FPIF8_Pos) /*!< 0x00000100 */ +#define EXTI_FPR1_FPIF8 EXTI_FPR1_FPIF8_Msk /*!< Falling Pending Interrupt Flag on line 8 */ +#define EXTI_FPR1_FPIF9_Pos (9U) +#define EXTI_FPR1_FPIF9_Msk (0x1UL << EXTI_FPR1_FPIF9_Pos) /*!< 0x00000200 */ +#define EXTI_FPR1_FPIF9 EXTI_FPR1_FPIF9_Msk /*!< Falling Pending Interrupt Flag on line 9 */ +#define EXTI_FPR1_FPIF10_Pos (10U) +#define EXTI_FPR1_FPIF10_Msk (0x1UL << EXTI_FPR1_FPIF10_Pos) /*!< 0x00000400 */ +#define EXTI_FPR1_FPIF10 EXTI_FPR1_FPIF10_Msk /*!< Falling Pending Interrupt Flag on line 10 */ +#define EXTI_FPR1_FPIF11_Pos (11U) +#define EXTI_FPR1_FPIF11_Msk (0x1UL << EXTI_FPR1_FPIF11_Pos) /*!< 0x00000800 */ +#define EXTI_FPR1_FPIF11 EXTI_FPR1_FPIF11_Msk /*!< Falling Pending Interrupt Flag on line 11 */ +#define EXTI_FPR1_FPIF12_Pos (12U) +#define EXTI_FPR1_FPIF12_Msk (0x1UL << EXTI_FPR1_FPIF12_Pos) /*!< 0x00001000 */ +#define EXTI_FPR1_FPIF12 EXTI_FPR1_FPIF12_Msk /*!< Falling Pending Interrupt Flag on line 12 */ +#define EXTI_FPR1_FPIF13_Pos (13U) +#define EXTI_FPR1_FPIF13_Msk (0x1UL << EXTI_FPR1_FPIF13_Pos) /*!< 0x00002000 */ +#define EXTI_FPR1_FPIF13 EXTI_FPR1_FPIF13_Msk /*!< Falling Pending Interrupt Flag on line 13 */ +#define EXTI_FPR1_FPIF14_Pos (14U) +#define EXTI_FPR1_FPIF14_Msk (0x1UL << EXTI_FPR1_FPIF14_Pos) /*!< 0x00004000 */ +#define EXTI_FPR1_FPIF14 EXTI_FPR1_FPIF14_Msk /*!< Falling Pending Interrupt Flag on line 14 */ +#define EXTI_FPR1_FPIF15_Pos (15U) +#define EXTI_FPR1_FPIF15_Msk (0x1UL << EXTI_FPR1_FPIF15_Pos) /*!< 0x00008000 */ +#define EXTI_FPR1_FPIF15 EXTI_FPR1_FPIF15_Msk /*!< Falling Pending Interrupt Flag on line 15 */ +#define EXTI_FPR1_FPIF16_Pos (16U) +#define EXTI_FPR1_FPIF16_Msk (0x1UL << EXTI_FPR1_FPIF16_Pos) /*!< 0x00010000 */ +#define EXTI_FPR1_FPIF16 EXTI_FPR1_FPIF16_Msk /*!< Falling Pending Interrupt Flag on line 16 */ + +/***************** Bit definition for EXTI_EXTICR1 register **************/ +#define EXTI_EXTICR1_EXTI0_Pos (0U) +#define EXTI_EXTICR1_EXTI0_Msk (0x7UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR1_EXTI0 EXTI_EXTICR1_EXTI0_Msk /*!< EXTI 0 configuration */ +#define EXTI_EXTICR1_EXTI0_0 (0x1UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR1_EXTI0_1 (0x2UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR1_EXTI0_2 (0x4UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR1_EXTI1_Pos (8U) +#define EXTI_EXTICR1_EXTI1_Msk (0x7UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR1_EXTI1 EXTI_EXTICR1_EXTI1_Msk /*!< EXTI 1 configuration */ +#define EXTI_EXTICR1_EXTI1_0 (0x1UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR1_EXTI1_1 (0x2UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR1_EXTI1_2 (0x4UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR1_EXTI2_Pos (16U) +#define EXTI_EXTICR1_EXTI2_Msk (0x7UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR1_EXTI2 EXTI_EXTICR1_EXTI2_Msk /*!< EXTI 2 configuration */ +#define EXTI_EXTICR1_EXTI2_0 (0x1UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR1_EXTI2_1 (0x2UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR1_EXTI2_2 (0x4UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR1_EXTI3_Pos (24U) +#define EXTI_EXTICR1_EXTI3_Msk (0x7UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR1_EXTI3 EXTI_EXTICR1_EXTI3_Msk /*!< EXTI 3 configuration */ +#define EXTI_EXTICR1_EXTI3_0 (0x1UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR1_EXTI3_1 (0x2UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR1_EXTI3_2 (0x4UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x04000000 */ + +/***************** Bit definition for EXTI_EXTICR2 register **************/ +#define EXTI_EXTICR2_EXTI4_Pos (0U) +#define EXTI_EXTICR2_EXTI4_Msk (0x7UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR2_EXTI4 EXTI_EXTICR2_EXTI4_Msk /*!< EXTI 4 configuration */ +#define EXTI_EXTICR2_EXTI4_0 (0x1UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR2_EXTI4_1 (0x2UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR2_EXTI4_2 (0x4UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR2_EXTI5_Pos (8U) +#define EXTI_EXTICR2_EXTI5_Msk (0x7UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR2_EXTI5 EXTI_EXTICR2_EXTI5_Msk /*!< EXTI 5 configuration */ +#define EXTI_EXTICR2_EXTI5_0 (0x1UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR2_EXTI5_1 (0x2UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR2_EXTI5_2 (0x4UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR2_EXTI6_Pos (16U) +#define EXTI_EXTICR2_EXTI6_Msk (0x7UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR2_EXTI6 EXTI_EXTICR2_EXTI6_Msk /*!< EXTI 6 configuration */ +#define EXTI_EXTICR2_EXTI6_0 (0x1UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR2_EXTI6_1 (0x2UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR2_EXTI6_2 (0x4UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR2_EXTI7_Pos (24U) +#define EXTI_EXTICR2_EXTI7_Msk (0x7UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR2_EXTI7 EXTI_EXTICR2_EXTI7_Msk /*!< EXTI 7 configuration */ +#define EXTI_EXTICR2_EXTI7_0 (0x1UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR2_EXTI7_1 (0x2UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR2_EXTI7_2 (0x4UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x04000000 */ + +/***************** Bit definition for EXTI_EXTICR3 register **************/ +#define EXTI_EXTICR3_EXTI8_Pos (0U) +#define EXTI_EXTICR3_EXTI8_Msk (0x7UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR3_EXTI8 EXTI_EXTICR3_EXTI8_Msk /*!< EXTI 8 configuration */ +#define EXTI_EXTICR3_EXTI8_0 (0x1UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR3_EXTI8_1 (0x2UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR3_EXTI8_2 (0x4UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR3_EXTI9_Pos (8U) +#define EXTI_EXTICR3_EXTI9_Msk (0x7UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR3_EXTI9 EXTI_EXTICR3_EXTI9_Msk /*!< EXTI 9 configuration */ +#define EXTI_EXTICR3_EXTI9_0 (0x1UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR3_EXTI9_1 (0x2UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR3_EXTI9_2 (0x4UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR3_EXTI10_Pos (16U) +#define EXTI_EXTICR3_EXTI10_Msk (0x7UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR3_EXTI10 EXTI_EXTICR3_EXTI10_Msk /*!< EXTI 10 configuration */ +#define EXTI_EXTICR3_EXTI10_0 (0x1UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR3_EXTI10_1 (0x2UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR3_EXTI10_2 (0x4UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR3_EXTI11_Pos (24U) +#define EXTI_EXTICR3_EXTI11_Msk (0x7UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR3_EXTI11 EXTI_EXTICR3_EXTI11_Msk /*!< EXTI 11 configuration */ +#define EXTI_EXTICR3_EXTI11_0 (0x1UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR3_EXTI11_1 (0x2UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR3_EXTI11_2 (0x4UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x04000000 */ + +/***************** Bit definition for EXTI_EXTICR4 register **************/ +#define EXTI_EXTICR4_EXTI12_Pos (0U) +#define EXTI_EXTICR4_EXTI12_Msk (0x7UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR4_EXTI12 EXTI_EXTICR4_EXTI12_Msk /*!< EXTI 12 configuration */ +#define EXTI_EXTICR4_EXTI12_0 (0x1UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR4_EXTI12_1 (0x2UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR4_EXTI12_2 (0x4UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR4_EXTI13_Pos (8U) +#define EXTI_EXTICR4_EXTI13_Msk (0x7UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR4_EXTI13 EXTI_EXTICR4_EXTI13_Msk /*!< EXTI 13 configuration */ +#define EXTI_EXTICR4_EXTI13_0 (0x1UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR4_EXTI13_1 (0x2UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR4_EXTI13_2 (0x4UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR4_EXTI14_Pos (16U) +#define EXTI_EXTICR4_EXTI14_Msk (0x7UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR4_EXTI14 EXTI_EXTICR4_EXTI14_Msk /*!< EXTI 14 configuration */ +#define EXTI_EXTICR4_EXTI14_0 (0x1UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR4_EXTI14_1 (0x2UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR4_EXTI14_2 (0x4UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR4_EXTI15_Pos (24U) +#define EXTI_EXTICR4_EXTI15_Msk (0x7UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR4_EXTI15 EXTI_EXTICR4_EXTI15_Msk /*!< EXTI 15 configuration */ +#define EXTI_EXTICR4_EXTI15_0 (0x1UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR4_EXTI15_1 (0x2UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR4_EXTI15_2 (0x4UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x04000000 */ + +/******************* Bit definition for EXTI_IMR1 register ******************/ +#define EXTI_IMR1_IM0_Pos (0U) +#define EXTI_IMR1_IM0_Msk (0x1UL << EXTI_IMR1_IM0_Pos) /*!< 0x00000001 */ +#define EXTI_IMR1_IM0 EXTI_IMR1_IM0_Msk /*!< Interrupt Mask on line 0 */ +#define EXTI_IMR1_IM1_Pos (1U) +#define EXTI_IMR1_IM1_Msk (0x1UL << EXTI_IMR1_IM1_Pos) /*!< 0x00000002 */ +#define EXTI_IMR1_IM1 EXTI_IMR1_IM1_Msk /*!< Interrupt Mask on line 1 */ +#define EXTI_IMR1_IM2_Pos (2U) +#define EXTI_IMR1_IM2_Msk (0x1UL << EXTI_IMR1_IM2_Pos) /*!< 0x00000004 */ +#define EXTI_IMR1_IM2 EXTI_IMR1_IM2_Msk /*!< Interrupt Mask on line 2 */ +#define EXTI_IMR1_IM3_Pos (3U) +#define EXTI_IMR1_IM3_Msk (0x1UL << EXTI_IMR1_IM3_Pos) /*!< 0x00000008 */ +#define EXTI_IMR1_IM3 EXTI_IMR1_IM3_Msk /*!< Interrupt Mask on line 3 */ +#define EXTI_IMR1_IM4_Pos (4U) +#define EXTI_IMR1_IM4_Msk (0x1UL << EXTI_IMR1_IM4_Pos) /*!< 0x00000010 */ +#define EXTI_IMR1_IM4 EXTI_IMR1_IM4_Msk /*!< Interrupt Mask on line 4 */ +#define EXTI_IMR1_IM5_Pos (5U) +#define EXTI_IMR1_IM5_Msk (0x1UL << EXTI_IMR1_IM5_Pos) /*!< 0x00000020 */ +#define EXTI_IMR1_IM5 EXTI_IMR1_IM5_Msk /*!< Interrupt Mask on line 5 */ +#define EXTI_IMR1_IM6_Pos (6U) +#define EXTI_IMR1_IM6_Msk (0x1UL << EXTI_IMR1_IM6_Pos) /*!< 0x00000040 */ +#define EXTI_IMR1_IM6 EXTI_IMR1_IM6_Msk /*!< Interrupt Mask on line 6 */ +#define EXTI_IMR1_IM7_Pos (7U) +#define EXTI_IMR1_IM7_Msk (0x1UL << EXTI_IMR1_IM7_Pos) /*!< 0x00000080 */ +#define EXTI_IMR1_IM7 EXTI_IMR1_IM7_Msk /*!< Interrupt Mask on line 7 */ +#define EXTI_IMR1_IM8_Pos (8U) +#define EXTI_IMR1_IM8_Msk (0x1UL << EXTI_IMR1_IM8_Pos) /*!< 0x00000100 */ +#define EXTI_IMR1_IM8 EXTI_IMR1_IM8_Msk /*!< Interrupt Mask on line 8 */ +#define EXTI_IMR1_IM9_Pos (9U) +#define EXTI_IMR1_IM9_Msk (0x1UL << EXTI_IMR1_IM9_Pos) /*!< 0x00000200 */ +#define EXTI_IMR1_IM9 EXTI_IMR1_IM9_Msk /*!< Interrupt Mask on line 9 */ +#define EXTI_IMR1_IM10_Pos (10U) +#define EXTI_IMR1_IM10_Msk (0x1UL << EXTI_IMR1_IM10_Pos) /*!< 0x00000400 */ +#define EXTI_IMR1_IM10 EXTI_IMR1_IM10_Msk /*!< Interrupt Mask on line 10 */ +#define EXTI_IMR1_IM11_Pos (11U) +#define EXTI_IMR1_IM11_Msk (0x1UL << EXTI_IMR1_IM11_Pos) /*!< 0x00000800 */ +#define EXTI_IMR1_IM11 EXTI_IMR1_IM11_Msk /*!< Interrupt Mask on line 11 */ +#define EXTI_IMR1_IM12_Pos (12U) +#define EXTI_IMR1_IM12_Msk (0x1UL << EXTI_IMR1_IM12_Pos) /*!< 0x00001000 */ +#define EXTI_IMR1_IM12 EXTI_IMR1_IM12_Msk /*!< Interrupt Mask on line 12 */ +#define EXTI_IMR1_IM13_Pos (13U) +#define EXTI_IMR1_IM13_Msk (0x1UL << EXTI_IMR1_IM13_Pos) /*!< 0x00002000 */ +#define EXTI_IMR1_IM13 EXTI_IMR1_IM13_Msk /*!< Interrupt Mask on line 13 */ +#define EXTI_IMR1_IM14_Pos (14U) +#define EXTI_IMR1_IM14_Msk (0x1UL << EXTI_IMR1_IM14_Pos) /*!< 0x00004000 */ +#define EXTI_IMR1_IM14 EXTI_IMR1_IM14_Msk /*!< Interrupt Mask on line 14 */ +#define EXTI_IMR1_IM15_Pos (15U) +#define EXTI_IMR1_IM15_Msk (0x1UL << EXTI_IMR1_IM15_Pos) /*!< 0x00008000 */ +#define EXTI_IMR1_IM15 EXTI_IMR1_IM15_Msk /*!< Interrupt Mask on line 15 */ +#define EXTI_IMR1_IM16_Pos (16U) +#define EXTI_IMR1_IM16_Msk (0x1UL << EXTI_IMR1_IM16_Pos) /*!< 0x00010000 */ +#define EXTI_IMR1_IM16 EXTI_IMR1_IM16_Msk /*!< Interrupt Mask on line 16 */ +#define EXTI_IMR1_IM19_Pos (19U) +#define EXTI_IMR1_IM19_Msk (0x1UL << EXTI_IMR1_IM19_Pos) /*!< 0x00080000 */ +#define EXTI_IMR1_IM19 EXTI_IMR1_IM19_Msk /*!< Interrupt Mask on line 19 */ +#define EXTI_IMR1_IM21_Pos (21U) +#define EXTI_IMR1_IM21_Msk (0x1UL << EXTI_IMR1_IM21_Pos) /*!< 0x00200000 */ +#define EXTI_IMR1_IM21 EXTI_IMR1_IM21_Msk /*!< Interrupt Mask on line 21 */ +#define EXTI_IMR1_IM23_Pos (23U) +#define EXTI_IMR1_IM23_Msk (0x1UL << EXTI_IMR1_IM23_Pos) /*!< 0x00800000 */ +#define EXTI_IMR1_IM23 EXTI_IMR1_IM23_Msk /*!< Interrupt Mask on line 23 */ +#define EXTI_IMR1_IM25_Pos (25U) +#define EXTI_IMR1_IM25_Msk (0x1UL << EXTI_IMR1_IM25_Pos) /*!< 0x02000000 */ +#define EXTI_IMR1_IM25 EXTI_IMR1_IM25_Msk /*!< Interrupt Mask on line 25 */ +#define EXTI_IMR1_IM28_Pos (28U) +#define EXTI_IMR1_IM28_Msk (0x1UL << EXTI_IMR1_IM28_Pos) /*!< 0x10000000 */ +#define EXTI_IMR1_IM28 EXTI_IMR1_IM28_Msk /*!< Interrupt Mask on line 28 */ +#define EXTI_IMR1_IM29_Pos (29U) +#define EXTI_IMR1_IM29_Msk (0x1UL << EXTI_IMR1_IM29_Pos) /*!< 0x20000000 */ +#define EXTI_IMR1_IM29 EXTI_IMR1_IM29_Msk /*!< Interrupt Mask on line 29 */ +#define EXTI_IMR1_IM30_Pos (30U) +#define EXTI_IMR1_IM30_Msk (0x1UL << EXTI_IMR1_IM30_Pos) /*!< 0x40000000 */ +#define EXTI_IMR1_IM30 EXTI_IMR1_IM30_Msk /*!< Interrupt Mask on line 30 */ +#define EXTI_IMR1_IM31_Pos (31U) +#define EXTI_IMR1_IM31_Msk (0x1UL << EXTI_IMR1_IM31_Pos) /*!< 0x80000000 */ +#define EXTI_IMR1_IM31 EXTI_IMR1_IM31_Msk /*!< Interrupt Mask on line 31 */ +#define EXTI_IMR1_IM_Pos (0U) +#define EXTI_IMR1_IM_Msk (0xF2A9FFFFUL << EXTI_IMR1_IM_Pos) /*!< 0xF2A9FFFF */ +#define EXTI_IMR1_IM EXTI_IMR1_IM_Msk /*!< Interrupt Mask All */ + + +/******************* Bit definition for EXTI_EMR1 register ******************/ +#define EXTI_EMR1_EM0_Pos (0U) +#define EXTI_EMR1_EM0_Msk (0x1UL << EXTI_EMR1_EM0_Pos) /*!< 0x00000001 */ +#define EXTI_EMR1_EM0 EXTI_EMR1_EM0_Msk /*!< Event Mask on line 0 */ +#define EXTI_EMR1_EM1_Pos (1U) +#define EXTI_EMR1_EM1_Msk (0x1UL << EXTI_EMR1_EM1_Pos) /*!< 0x00000002 */ +#define EXTI_EMR1_EM1 EXTI_EMR1_EM1_Msk /*!< Event Mask on line 1 */ +#define EXTI_EMR1_EM2_Pos (2U) +#define EXTI_EMR1_EM2_Msk (0x1UL << EXTI_EMR1_EM2_Pos) /*!< 0x00000004 */ +#define EXTI_EMR1_EM2 EXTI_EMR1_EM2_Msk /*!< Event Mask on line 2 */ +#define EXTI_EMR1_EM3_Pos (3U) +#define EXTI_EMR1_EM3_Msk (0x1UL << EXTI_EMR1_EM3_Pos) /*!< 0x00000008 */ +#define EXTI_EMR1_EM3 EXTI_EMR1_EM3_Msk /*!< Event Mask on line 3 */ +#define EXTI_EMR1_EM4_Pos (4U) +#define EXTI_EMR1_EM4_Msk (0x1UL << EXTI_EMR1_EM4_Pos) /*!< 0x00000010 */ +#define EXTI_EMR1_EM4 EXTI_EMR1_EM4_Msk /*!< Event Mask on line 4 */ +#define EXTI_EMR1_EM5_Pos (5U) +#define EXTI_EMR1_EM5_Msk (0x1UL << EXTI_EMR1_EM5_Pos) /*!< 0x00000020 */ +#define EXTI_EMR1_EM5 EXTI_EMR1_EM5_Msk /*!< Event Mask on line 5 */ +#define EXTI_EMR1_EM6_Pos (6U) +#define EXTI_EMR1_EM6_Msk (0x1UL << EXTI_EMR1_EM6_Pos) /*!< 0x00000040 */ +#define EXTI_EMR1_EM6 EXTI_EMR1_EM6_Msk /*!< Event Mask on line 6 */ +#define EXTI_EMR1_EM7_Pos (7U) +#define EXTI_EMR1_EM7_Msk (0x1UL << EXTI_EMR1_EM7_Pos) /*!< 0x00000080 */ +#define EXTI_EMR1_EM7 EXTI_EMR1_EM7_Msk /*!< Event Mask on line 7 */ +#define EXTI_EMR1_EM8_Pos (8U) +#define EXTI_EMR1_EM8_Msk (0x1UL << EXTI_EMR1_EM8_Pos) /*!< 0x00000100 */ +#define EXTI_EMR1_EM8 EXTI_EMR1_EM8_Msk /*!< Event Mask on line 8 */ +#define EXTI_EMR1_EM9_Pos (9U) +#define EXTI_EMR1_EM9_Msk (0x1UL << EXTI_EMR1_EM9_Pos) /*!< 0x00000200 */ +#define EXTI_EMR1_EM9 EXTI_EMR1_EM9_Msk /*!< Event Mask on line 9 */ +#define EXTI_EMR1_EM10_Pos (10U) +#define EXTI_EMR1_EM10_Msk (0x1UL << EXTI_EMR1_EM10_Pos) /*!< 0x00000400 */ +#define EXTI_EMR1_EM10 EXTI_EMR1_EM10_Msk /*!< Event Mask on line 10 */ +#define EXTI_EMR1_EM11_Pos (11U) +#define EXTI_EMR1_EM11_Msk (0x1UL << EXTI_EMR1_EM11_Pos) /*!< 0x00000800 */ +#define EXTI_EMR1_EM11 EXTI_EMR1_EM11_Msk /*!< Event Mask on line 11 */ +#define EXTI_EMR1_EM12_Pos (12U) +#define EXTI_EMR1_EM12_Msk (0x1UL << EXTI_EMR1_EM12_Pos) /*!< 0x00001000 */ +#define EXTI_EMR1_EM12 EXTI_EMR1_EM12_Msk /*!< Event Mask on line 12 */ +#define EXTI_EMR1_EM13_Pos (13U) +#define EXTI_EMR1_EM13_Msk (0x1UL << EXTI_EMR1_EM13_Pos) /*!< 0x00002000 */ +#define EXTI_EMR1_EM13 EXTI_EMR1_EM13_Msk /*!< Event Mask on line 13 */ +#define EXTI_EMR1_EM14_Pos (14U) +#define EXTI_EMR1_EM14_Msk (0x1UL << EXTI_EMR1_EM14_Pos) /*!< 0x00004000 */ +#define EXTI_EMR1_EM14 EXTI_EMR1_EM14_Msk /*!< Event Mask on line 14 */ +#define EXTI_EMR1_EM15_Pos (15U) +#define EXTI_EMR1_EM15_Msk (0x1UL << EXTI_EMR1_EM15_Pos) /*!< 0x00008000 */ +#define EXTI_EMR1_EM15 EXTI_EMR1_EM15_Msk /*!< Event Mask on line 15 */ +#define EXTI_EMR1_EM16_Pos (16U) +#define EXTI_EMR1_EM16_Msk (0x1UL << EXTI_EMR1_EM16_Pos) /*!< 0x00010000 */ +#define EXTI_EMR1_EM16 EXTI_EMR1_EM16_Msk /*!< Event Mask on line 16 */ +#define EXTI_EMR1_EM19_Pos (19U) +#define EXTI_EMR1_EM19_Msk (0x1UL << EXTI_EMR1_EM19_Pos) /*!< 0x00080000 */ +#define EXTI_EMR1_EM19 EXTI_EMR1_EM19_Msk /*!< Event Mask on line 19 */ +#define EXTI_EMR1_EM21_Pos (21U) +#define EXTI_EMR1_EM21_Msk (0x1UL << EXTI_EMR1_EM21_Pos) /*!< 0x00200000 */ +#define EXTI_EMR1_EM21 EXTI_EMR1_EM21_Msk /*!< Event Mask on line 21 */ +#define EXTI_EMR1_EM23_Pos (23U) +#define EXTI_EMR1_EM23_Msk (0x1UL << EXTI_EMR1_EM23_Pos) /*!< 0x00800000 */ +#define EXTI_EMR1_EM23 EXTI_EMR1_EM23_Msk /*!< Event Mask on line 23 */ +#define EXTI_EMR1_EM25_Pos (25U) +#define EXTI_EMR1_EM25_Msk (0x1UL << EXTI_EMR1_EM25_Pos) /*!< 0x02000000 */ +#define EXTI_EMR1_EM25 EXTI_EMR1_EM25_Msk /*!< Event Mask on line 25 */ +#define EXTI_EMR1_EM28_Pos (28U) +#define EXTI_EMR1_EM28_Msk (0x1UL << EXTI_EMR1_EM28_Pos) /*!< 0x10000000 */ +#define EXTI_EMR1_EM28 EXTI_EMR1_EM28_Msk /*!< Event Mask on line 28 */ +#define EXTI_EMR1_EM29_Pos (29U) +#define EXTI_EMR1_EM29_Msk (0x1UL << EXTI_EMR1_EM29_Pos) /*!< 0x20000000 */ +#define EXTI_EMR1_EM29 EXTI_EMR1_EM29_Msk /*!< Event Mask on line 29 */ +#define EXTI_EMR1_EM30_Pos (30U) +#define EXTI_EMR1_EM30_Msk (0x1UL << EXTI_EMR1_EM30_Pos) /*!< 0x40000000 */ +#define EXTI_EMR1_EM30 EXTI_EMR1_EM30_Msk /*!< Event Mask on line 30 */ +#define EXTI_EMR1_EM31_Pos (31U) +#define EXTI_EMR1_EM31_Msk (0x1UL << EXTI_EMR1_EM31_Pos) /*!< 0x80000000 */ +#define EXTI_EMR1_EM31 EXTI_EMR1_EM31_Msk /*!< Event Mask on line 31 */ + + +/******************************************************************************/ +/* */ +/* FLASH */ +/* */ +/******************************************************************************/ +#define GPIO_NRST_CONFIG_SUPPORT /*!< GPIO feature available only on specific devices: Configure NRST pin */ +#define FLASH_SECURABLE_MEMORY_SUPPORT /*!< Flash feature available only on specific devices: allow to secure memory */ +#define FLASH_PCROP_SUPPORT /*!< Flash feature available only on specific devices: proprietary code read protection areas selected by option */ + +/******************* Bits definition for FLASH_ACR register *****************/ +#define FLASH_ACR_LATENCY_Pos (0U) +#define FLASH_ACR_LATENCY_Msk (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */ +#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk +#define FLASH_ACR_LATENCY_0 (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */ +#define FLASH_ACR_LATENCY_1 (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */ +#define FLASH_ACR_LATENCY_2 (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */ +#define FLASH_ACR_PRFTEN_Pos (8U) +#define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */ +#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk +#define FLASH_ACR_ICEN_Pos (9U) +#define FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos) /*!< 0x00000200 */ +#define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk +#define FLASH_ACR_ICRST_Pos (11U) +#define FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos) /*!< 0x00000800 */ +#define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk +#define FLASH_ACR_PROGEMPTY_Pos (16U) +#define FLASH_ACR_PROGEMPTY_Msk (0x1UL << FLASH_ACR_PROGEMPTY_Pos) /*!< 0x00010000 */ +#define FLASH_ACR_PROGEMPTY FLASH_ACR_PROGEMPTY_Msk +#define FLASH_ACR_DBG_SWEN_Pos (18U) +#define FLASH_ACR_DBG_SWEN_Msk (0x1UL << FLASH_ACR_DBG_SWEN_Pos) /*!< 0x00040000 */ +#define FLASH_ACR_DBG_SWEN FLASH_ACR_DBG_SWEN_Msk + +/******************* Bits definition for FLASH_SR register ******************/ +#define FLASH_SR_EOP_Pos (0U) +#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000001 */ +#define FLASH_SR_EOP FLASH_SR_EOP_Msk +#define FLASH_SR_OPERR_Pos (1U) +#define FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos) /*!< 0x00000002 */ +#define FLASH_SR_OPERR FLASH_SR_OPERR_Msk +#define FLASH_SR_PROGERR_Pos (3U) +#define FLASH_SR_PROGERR_Msk (0x1UL << FLASH_SR_PROGERR_Pos) /*!< 0x00000008 */ +#define FLASH_SR_PROGERR FLASH_SR_PROGERR_Msk +#define FLASH_SR_WRPERR_Pos (4U) +#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000010 */ +#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk +#define FLASH_SR_PGAERR_Pos (5U) +#define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000020 */ +#define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk +#define FLASH_SR_SIZERR_Pos (6U) +#define FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos) /*!< 0x00000040 */ +#define FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk +#define FLASH_SR_PGSERR_Pos (7U) +#define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) /*!< 0x00000080 */ +#define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk +#define FLASH_SR_MISERR_Pos (8U) +#define FLASH_SR_MISERR_Msk (0x1UL << FLASH_SR_MISERR_Pos) /*!< 0x00000100 */ +#define FLASH_SR_MISERR FLASH_SR_MISERR_Msk +#define FLASH_SR_FASTERR_Pos (9U) +#define FLASH_SR_FASTERR_Msk (0x1UL << FLASH_SR_FASTERR_Pos) /*!< 0x00000200 */ +#define FLASH_SR_FASTERR FLASH_SR_FASTERR_Msk +#define FLASH_SR_RDERR_Pos (14U) +#define FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos) /*!< 0x00004000 */ +#define FLASH_SR_RDERR FLASH_SR_RDERR_Msk +#define FLASH_SR_OPTVERR_Pos (15U) +#define FLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos) /*!< 0x00008000 */ +#define FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk +#define FLASH_SR_BSY1_Pos (16U) +#define FLASH_SR_BSY1_Msk (0x1UL << FLASH_SR_BSY1_Pos) /*!< 0x00010000 */ +#define FLASH_SR_BSY1 FLASH_SR_BSY1_Msk +#define FLASH_SR_CFGBSY_Pos (18U) +#define FLASH_SR_CFGBSY_Msk (0x1UL << FLASH_SR_CFGBSY_Pos) /*!< 0x00040000 */ +#define FLASH_SR_CFGBSY FLASH_SR_CFGBSY_Msk + +/******************* Bits definition for FLASH_CR register ******************/ +#define FLASH_CR_PG_Pos (0U) +#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) /*!< 0x00000001 */ +#define FLASH_CR_PG FLASH_CR_PG_Msk +#define FLASH_CR_PER_Pos (1U) +#define FLASH_CR_PER_Msk (0x1UL << FLASH_CR_PER_Pos) /*!< 0x00000002 */ +#define FLASH_CR_PER FLASH_CR_PER_Msk +#define FLASH_CR_MER1_Pos (2U) +#define FLASH_CR_MER1_Msk (0x1UL << FLASH_CR_MER1_Pos) /*!< 0x00000004 */ +#define FLASH_CR_MER1 FLASH_CR_MER1_Msk +#define FLASH_CR_PNB_Pos (3U) +#define FLASH_CR_PNB_Msk (0x3FFUL << FLASH_CR_PNB_Pos) /*!< 0x00001FF8 */ +#define FLASH_CR_PNB FLASH_CR_PNB_Msk +#define FLASH_CR_STRT_Pos (16U) +#define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos) /*!< 0x00010000 */ +#define FLASH_CR_STRT FLASH_CR_STRT_Msk +#define FLASH_CR_OPTSTRT_Pos (17U) +#define FLASH_CR_OPTSTRT_Msk (0x1UL << FLASH_CR_OPTSTRT_Pos) /*!< 0x00020000 */ +#define FLASH_CR_OPTSTRT FLASH_CR_OPTSTRT_Msk +#define FLASH_CR_FSTPG_Pos (18U) +#define FLASH_CR_FSTPG_Msk (0x1UL << FLASH_CR_FSTPG_Pos) /*!< 0x00040000 */ +#define FLASH_CR_FSTPG FLASH_CR_FSTPG_Msk +#define FLASH_CR_EOPIE_Pos (24U) +#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) /*!< 0x01000000 */ +#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk +#define FLASH_CR_ERRIE_Pos (25U) +#define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos) /*!< 0x02000000 */ +#define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk +#define FLASH_CR_RDERRIE_Pos (26U) +#define FLASH_CR_RDERRIE_Msk (0x1UL << FLASH_CR_RDERRIE_Pos) /*!< 0x04000000 */ +#define FLASH_CR_RDERRIE FLASH_CR_RDERRIE_Msk +#define FLASH_CR_OBL_LAUNCH_Pos (27U) +#define FLASH_CR_OBL_LAUNCH_Msk (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */ +#define FLASH_CR_OBL_LAUNCH FLASH_CR_OBL_LAUNCH_Msk +#define FLASH_CR_SEC_PROT_Pos (28U) +#define FLASH_CR_SEC_PROT_Msk (0x1UL << FLASH_CR_SEC_PROT_Pos) /*!< 0x10000000 */ +#define FLASH_CR_SEC_PROT FLASH_CR_SEC_PROT_Msk +#define FLASH_CR_OPTLOCK_Pos (30U) +#define FLASH_CR_OPTLOCK_Msk (0x1UL << FLASH_CR_OPTLOCK_Pos) /*!< 0x40000000 */ +#define FLASH_CR_OPTLOCK FLASH_CR_OPTLOCK_Msk +#define FLASH_CR_LOCK_Pos (31U) +#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) /*!< 0x80000000 */ +#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk + +/******************* Bits definition for FLASH_ECCR register ****************/ +#define FLASH_ECCR_ADDR_ECC_Pos (0U) +#define FLASH_ECCR_ADDR_ECC_Msk (0x3FFFUL << FLASH_ECCR_ADDR_ECC_Pos) /*!< 0x00003FFF */ +#define FLASH_ECCR_ADDR_ECC FLASH_ECCR_ADDR_ECC_Msk +#define FLASH_ECCR_SYSF_ECC_Pos (20U) +#define FLASH_ECCR_SYSF_ECC_Msk (0x1UL << FLASH_ECCR_SYSF_ECC_Pos) /*!< 0x00100000 */ +#define FLASH_ECCR_SYSF_ECC FLASH_ECCR_SYSF_ECC_Msk +#define FLASH_ECCR_ECCCIE_Pos (24U) +#define FLASH_ECCR_ECCCIE_Msk (0x1UL << FLASH_ECCR_ECCCIE_Pos) /*!< 0x01000000 */ +#define FLASH_ECCR_ECCCIE FLASH_ECCR_ECCCIE_Msk +#define FLASH_ECCR_ECCC_Pos (30U) +#define FLASH_ECCR_ECCC_Msk (0x1UL << FLASH_ECCR_ECCC_Pos) /*!< 0x40000000 */ +#define FLASH_ECCR_ECCC FLASH_ECCR_ECCC_Msk +#define FLASH_ECCR_ECCD_Pos (31U) +#define FLASH_ECCR_ECCD_Msk (0x1UL << FLASH_ECCR_ECCD_Pos) /*!< 0x80000000 */ +#define FLASH_ECCR_ECCD FLASH_ECCR_ECCD_Msk + +/******************* Bits definition for FLASH_OPTR register ****************/ +#define FLASH_OPTR_RDP_Pos (0U) +#define FLASH_OPTR_RDP_Msk (0xFFUL << FLASH_OPTR_RDP_Pos) /*!< 0x000000FF */ +#define FLASH_OPTR_RDP FLASH_OPTR_RDP_Msk +#define FLASH_OPTR_BOR_EN_Pos (8U) +#define FLASH_OPTR_BOR_EN_Msk (0x1UL << FLASH_OPTR_BOR_EN_Pos) /*!< 0x00000100 */ +#define FLASH_OPTR_BOR_EN FLASH_OPTR_BOR_EN_Msk +#define FLASH_OPTR_BORR_LEV_Pos (9U) +#define FLASH_OPTR_BORR_LEV_Msk (0x3UL << FLASH_OPTR_BORR_LEV_Pos) /*!< 0x00000600 */ +#define FLASH_OPTR_BORR_LEV FLASH_OPTR_BORR_LEV_Msk +#define FLASH_OPTR_BORR_LEV_0 (0x1UL << FLASH_OPTR_BORR_LEV_Pos) /*!< 0x00000200 */ +#define FLASH_OPTR_BORR_LEV_1 (0x2UL << FLASH_OPTR_BORR_LEV_Pos) /*!< 0x00000400 */ +#define FLASH_OPTR_BORF_LEV_Pos (11U) +#define FLASH_OPTR_BORF_LEV_Msk (0x3UL << FLASH_OPTR_BORF_LEV_Pos) /*!< 0x00001800 */ +#define FLASH_OPTR_BORF_LEV FLASH_OPTR_BORF_LEV_Msk +#define FLASH_OPTR_BORF_LEV_0 (0x1UL << FLASH_OPTR_BORF_LEV_Pos) /*!< 0x00000800 */ +#define FLASH_OPTR_BORF_LEV_1 (0x2UL << FLASH_OPTR_BORF_LEV_Pos) /*!< 0x00001000 */ +#define FLASH_OPTR_nRST_STOP_Pos (13U) +#define FLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos) /*!< 0x00002000 */ +#define FLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk +#define FLASH_OPTR_nRST_STDBY_Pos (14U) +#define FLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos) /*!< 0x00004000 */ +#define FLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk +#define FLASH_OPTR_nRST_SHDW_Pos (15U) +#define FLASH_OPTR_nRST_SHDW_Msk (0x1UL << FLASH_OPTR_nRST_SHDW_Pos) /*!< 0x00008000 */ +#define FLASH_OPTR_nRST_SHDW FLASH_OPTR_nRST_SHDW_Msk +#define FLASH_OPTR_IWDG_SW_Pos (16U) +#define FLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos) /*!< 0x00010000 */ +#define FLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk +#define FLASH_OPTR_IWDG_STOP_Pos (17U) +#define FLASH_OPTR_IWDG_STOP_Msk (0x1UL << FLASH_OPTR_IWDG_STOP_Pos) /*!< 0x00020000 */ +#define FLASH_OPTR_IWDG_STOP FLASH_OPTR_IWDG_STOP_Msk +#define FLASH_OPTR_IWDG_STDBY_Pos (18U) +#define FLASH_OPTR_IWDG_STDBY_Msk (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos) /*!< 0x00040000 */ +#define FLASH_OPTR_IWDG_STDBY FLASH_OPTR_IWDG_STDBY_Msk +#define FLASH_OPTR_WWDG_SW_Pos (19U) +#define FLASH_OPTR_WWDG_SW_Msk (0x1UL << FLASH_OPTR_WWDG_SW_Pos) /*!< 0x00080000 */ +#define FLASH_OPTR_WWDG_SW FLASH_OPTR_WWDG_SW_Msk +#define FLASH_OPTR_RAM_PARITY_CHECK_Pos (22U) +#define FLASH_OPTR_RAM_PARITY_CHECK_Msk (0x1UL << FLASH_OPTR_RAM_PARITY_CHECK_Pos) /*!< 0x00400000 */ +#define FLASH_OPTR_RAM_PARITY_CHECK FLASH_OPTR_RAM_PARITY_CHECK_Msk +#define FLASH_OPTR_nBOOT_SEL_Pos (24U) +#define FLASH_OPTR_nBOOT_SEL_Msk (0x1UL << FLASH_OPTR_nBOOT_SEL_Pos) /*!< 0x01000000 */ +#define FLASH_OPTR_nBOOT_SEL FLASH_OPTR_nBOOT_SEL_Msk +#define FLASH_OPTR_nBOOT1_Pos (25U) +#define FLASH_OPTR_nBOOT1_Msk (0x1UL << FLASH_OPTR_nBOOT1_Pos) /*!< 0x02000000 */ +#define FLASH_OPTR_nBOOT1 FLASH_OPTR_nBOOT1_Msk +#define FLASH_OPTR_nBOOT0_Pos (26U) +#define FLASH_OPTR_nBOOT0_Msk (0x1UL << FLASH_OPTR_nBOOT0_Pos) /*!< 0x04000000 */ +#define FLASH_OPTR_nBOOT0 FLASH_OPTR_nBOOT0_Msk +#define FLASH_OPTR_NRST_MODE_Pos (27U) +#define FLASH_OPTR_NRST_MODE_Msk (0x3UL << FLASH_OPTR_NRST_MODE_Pos) /*!< 0x18000000 */ +#define FLASH_OPTR_NRST_MODE FLASH_OPTR_NRST_MODE_Msk +#define FLASH_OPTR_NRST_MODE_0 (0x1UL << FLASH_OPTR_NRST_MODE_Pos) /*!< 0x08000000 */ +#define FLASH_OPTR_NRST_MODE_1 (0x2UL << FLASH_OPTR_NRST_MODE_Pos) /*!< 0x10000000 */ +#define FLASH_OPTR_IRHEN_Pos (29U) +#define FLASH_OPTR_IRHEN_Msk (0x1UL << FLASH_OPTR_IRHEN_Pos) /*!< 0x20000000 */ +#define FLASH_OPTR_IRHEN FLASH_OPTR_IRHEN_Msk + +/****************** Bits definition for FLASH_PCROP1ASR register ************/ +#define FLASH_PCROP1ASR_PCROP1A_STRT_Pos (0U) +#define FLASH_PCROP1ASR_PCROP1A_STRT_Msk (0x7FUL << FLASH_PCROP1ASR_PCROP1A_STRT_Pos) /*!< 0x0000007F */ +#define FLASH_PCROP1ASR_PCROP1A_STRT FLASH_PCROP1ASR_PCROP1A_STRT_Msk + +/****************** Bits definition for FLASH_PCROP1AER register ************/ +#define FLASH_PCROP1AER_PCROP1A_END_Pos (0U) +#define FLASH_PCROP1AER_PCROP1A_END_Msk (0x7FUL << FLASH_PCROP1AER_PCROP1A_END_Pos) /*!< 0x0000007F */ +#define FLASH_PCROP1AER_PCROP1A_END FLASH_PCROP1AER_PCROP1A_END_Msk +#define FLASH_PCROP1AER_PCROP_RDP_Pos (31U) +#define FLASH_PCROP1AER_PCROP_RDP_Msk (0x1UL << FLASH_PCROP1AER_PCROP_RDP_Pos) /*!< 0x80000000 */ +#define FLASH_PCROP1AER_PCROP_RDP FLASH_PCROP1AER_PCROP_RDP_Msk + +/****************** Bits definition for FLASH_WRP1AR register ***************/ +#define FLASH_WRP1AR_WRP1A_STRT_Pos (0U) +#define FLASH_WRP1AR_WRP1A_STRT_Msk (0x1FUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x0000001F */ +#define FLASH_WRP1AR_WRP1A_STRT FLASH_WRP1AR_WRP1A_STRT_Msk +#define FLASH_WRP1AR_WRP1A_END_Pos (16U) +#define FLASH_WRP1AR_WRP1A_END_Msk (0x1FUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x001F0000 */ +#define FLASH_WRP1AR_WRP1A_END FLASH_WRP1AR_WRP1A_END_Msk + +/****************** Bits definition for FLASH_WRP1BR register ***************/ +#define FLASH_WRP1BR_WRP1B_STRT_Pos (0U) +#define FLASH_WRP1BR_WRP1B_STRT_Msk (0x1FUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x0000001F */ +#define FLASH_WRP1BR_WRP1B_STRT FLASH_WRP1BR_WRP1B_STRT_Msk +#define FLASH_WRP1BR_WRP1B_END_Pos (16U) +#define FLASH_WRP1BR_WRP1B_END_Msk (0x1FUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x001F0000 */ +#define FLASH_WRP1BR_WRP1B_END FLASH_WRP1BR_WRP1B_END_Msk + +/****************** Bits definition for FLASH_PCROP1BSR register ************/ +#define FLASH_PCROP1BSR_PCROP1B_STRT_Pos (0U) +#define FLASH_PCROP1BSR_PCROP1B_STRT_Msk (0x7FUL << FLASH_PCROP1BSR_PCROP1B_STRT_Pos) /*!< 0x0000007F */ +#define FLASH_PCROP1BSR_PCROP1B_STRT FLASH_PCROP1BSR_PCROP1B_STRT_Msk + +/****************** Bits definition for FLASH_PCROP1BER register ************/ +#define FLASH_PCROP1BER_PCROP1B_END_Pos (0U) +#define FLASH_PCROP1BER_PCROP1B_END_Msk (0x7FUL << FLASH_PCROP1BER_PCROP1B_END_Pos) /*!< 0x0000007F */ +#define FLASH_PCROP1BER_PCROP1B_END FLASH_PCROP1BER_PCROP1B_END_Msk + + +/****************** Bits definition for FLASH_SECR register *****************/ +#define FLASH_SECR_SEC_SIZE_Pos (0U) +#define FLASH_SECR_SEC_SIZE_Msk (0x3FUL << FLASH_SECR_SEC_SIZE_Pos) /*!< 0x0000003F */ +#define FLASH_SECR_SEC_SIZE FLASH_SECR_SEC_SIZE_Msk +#define FLASH_SECR_BOOT_LOCK_Pos (16U) +#define FLASH_SECR_BOOT_LOCK_Msk (0x1UL << FLASH_SECR_BOOT_LOCK_Pos) /*!< 0x00010000 */ +#define FLASH_SECR_BOOT_LOCK FLASH_SECR_BOOT_LOCK_Msk + +/******************************************************************************/ +/* */ +/* General Purpose I/O */ +/* */ +/******************************************************************************/ +/****************** Bits definition for GPIO_MODER register *****************/ +#define GPIO_MODER_MODE0_Pos (0U) +#define GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000003 */ +#define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk +#define GPIO_MODER_MODE0_0 (0x1UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000001 */ +#define GPIO_MODER_MODE0_1 (0x2UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000002 */ +#define GPIO_MODER_MODE1_Pos (2U) +#define GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos) /*!< 0x0000000C */ +#define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk +#define GPIO_MODER_MODE1_0 (0x1UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000004 */ +#define GPIO_MODER_MODE1_1 (0x2UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000008 */ +#define GPIO_MODER_MODE2_Pos (4U) +#define GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000030 */ +#define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk +#define GPIO_MODER_MODE2_0 (0x1UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000010 */ +#define GPIO_MODER_MODE2_1 (0x2UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000020 */ +#define GPIO_MODER_MODE3_Pos (6U) +#define GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos) /*!< 0x000000C0 */ +#define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk +#define GPIO_MODER_MODE3_0 (0x1UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000040 */ +#define GPIO_MODER_MODE3_1 (0x2UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000080 */ +#define GPIO_MODER_MODE4_Pos (8U) +#define GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000300 */ +#define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk +#define GPIO_MODER_MODE4_0 (0x1UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000100 */ +#define GPIO_MODER_MODE4_1 (0x2UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000200 */ +#define GPIO_MODER_MODE5_Pos (10U) +#define GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000C00 */ +#define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk +#define GPIO_MODER_MODE5_0 (0x1UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000400 */ +#define GPIO_MODER_MODE5_1 (0x2UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000800 */ +#define GPIO_MODER_MODE6_Pos (12U) +#define GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos) /*!< 0x00003000 */ +#define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk +#define GPIO_MODER_MODE6_0 (0x1UL << GPIO_MODER_MODE6_Pos) /*!< 0x00001000 */ +#define GPIO_MODER_MODE6_1 (0x2UL << GPIO_MODER_MODE6_Pos) /*!< 0x00002000 */ +#define GPIO_MODER_MODE7_Pos (14U) +#define GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos) /*!< 0x0000C000 */ +#define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk +#define GPIO_MODER_MODE7_0 (0x1UL << GPIO_MODER_MODE7_Pos) /*!< 0x00004000 */ +#define GPIO_MODER_MODE7_1 (0x2UL << GPIO_MODER_MODE7_Pos) /*!< 0x00008000 */ +#define GPIO_MODER_MODE8_Pos (16U) +#define GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos) /*!< 0x00030000 */ +#define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk +#define GPIO_MODER_MODE8_0 (0x1UL << GPIO_MODER_MODE8_Pos) /*!< 0x00010000 */ +#define GPIO_MODER_MODE8_1 (0x2UL << GPIO_MODER_MODE8_Pos) /*!< 0x00020000 */ +#define GPIO_MODER_MODE9_Pos (18U) +#define GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos) /*!< 0x000C0000 */ +#define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk +#define GPIO_MODER_MODE9_0 (0x1UL << GPIO_MODER_MODE9_Pos) /*!< 0x00040000 */ +#define GPIO_MODER_MODE9_1 (0x2UL << GPIO_MODER_MODE9_Pos) /*!< 0x00080000 */ +#define GPIO_MODER_MODE10_Pos (20U) +#define GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos) /*!< 0x00300000 */ +#define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk +#define GPIO_MODER_MODE10_0 (0x1UL << GPIO_MODER_MODE10_Pos) /*!< 0x00100000 */ +#define GPIO_MODER_MODE10_1 (0x2UL << GPIO_MODER_MODE10_Pos) /*!< 0x00200000 */ +#define GPIO_MODER_MODE11_Pos (22U) +#define GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos) /*!< 0x00C00000 */ +#define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk +#define GPIO_MODER_MODE11_0 (0x1UL << GPIO_MODER_MODE11_Pos) /*!< 0x00400000 */ +#define GPIO_MODER_MODE11_1 (0x2UL << GPIO_MODER_MODE11_Pos) /*!< 0x00800000 */ +#define GPIO_MODER_MODE12_Pos (24U) +#define GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos) /*!< 0x03000000 */ +#define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk +#define GPIO_MODER_MODE12_0 (0x1UL << GPIO_MODER_MODE12_Pos) /*!< 0x01000000 */ +#define GPIO_MODER_MODE12_1 (0x2UL << GPIO_MODER_MODE12_Pos) /*!< 0x02000000 */ +#define GPIO_MODER_MODE13_Pos (26U) +#define GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos) /*!< 0x0C000000 */ +#define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk +#define GPIO_MODER_MODE13_0 (0x1UL << GPIO_MODER_MODE13_Pos) /*!< 0x04000000 */ +#define GPIO_MODER_MODE13_1 (0x2UL << GPIO_MODER_MODE13_Pos) /*!< 0x08000000 */ +#define GPIO_MODER_MODE14_Pos (28U) +#define GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos) /*!< 0x30000000 */ +#define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk +#define GPIO_MODER_MODE14_0 (0x1UL << GPIO_MODER_MODE14_Pos) /*!< 0x10000000 */ +#define GPIO_MODER_MODE14_1 (0x2UL << GPIO_MODER_MODE14_Pos) /*!< 0x20000000 */ +#define GPIO_MODER_MODE15_Pos (30U) +#define GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos) /*!< 0xC0000000 */ +#define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk +#define GPIO_MODER_MODE15_0 (0x1UL << GPIO_MODER_MODE15_Pos) /*!< 0x40000000 */ +#define GPIO_MODER_MODE15_1 (0x2UL << GPIO_MODER_MODE15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_OTYPER register ****************/ +#define GPIO_OTYPER_OT0_Pos (0U) +#define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) /*!< 0x00000001 */ +#define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk +#define GPIO_OTYPER_OT1_Pos (1U) +#define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) /*!< 0x00000002 */ +#define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk +#define GPIO_OTYPER_OT2_Pos (2U) +#define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) /*!< 0x00000004 */ +#define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk +#define GPIO_OTYPER_OT3_Pos (3U) +#define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) /*!< 0x00000008 */ +#define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk +#define GPIO_OTYPER_OT4_Pos (4U) +#define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) /*!< 0x00000010 */ +#define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk +#define GPIO_OTYPER_OT5_Pos (5U) +#define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) /*!< 0x00000020 */ +#define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk +#define GPIO_OTYPER_OT6_Pos (6U) +#define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) /*!< 0x00000040 */ +#define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk +#define GPIO_OTYPER_OT7_Pos (7U) +#define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) /*!< 0x00000080 */ +#define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk +#define GPIO_OTYPER_OT8_Pos (8U) +#define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) /*!< 0x00000100 */ +#define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk +#define GPIO_OTYPER_OT9_Pos (9U) +#define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) /*!< 0x00000200 */ +#define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk +#define GPIO_OTYPER_OT10_Pos (10U) +#define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) /*!< 0x00000400 */ +#define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk +#define GPIO_OTYPER_OT11_Pos (11U) +#define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) /*!< 0x00000800 */ +#define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk +#define GPIO_OTYPER_OT12_Pos (12U) +#define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) /*!< 0x00001000 */ +#define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk +#define GPIO_OTYPER_OT13_Pos (13U) +#define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) /*!< 0x00002000 */ +#define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk +#define GPIO_OTYPER_OT14_Pos (14U) +#define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) /*!< 0x00004000 */ +#define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk +#define GPIO_OTYPER_OT15_Pos (15U) +#define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) /*!< 0x00008000 */ +#define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk + +/****************** Bits definition for GPIO_OSPEEDR register ***************/ +#define GPIO_OSPEEDR_OSPEED0_Pos (0U) +#define GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000003 */ +#define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk +#define GPIO_OSPEEDR_OSPEED0_0 (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000001 */ +#define GPIO_OSPEEDR_OSPEED0_1 (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000002 */ +#define GPIO_OSPEEDR_OSPEED1_Pos (2U) +#define GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x0000000C */ +#define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk +#define GPIO_OSPEEDR_OSPEED1_0 (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000004 */ +#define GPIO_OSPEEDR_OSPEED1_1 (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000008 */ +#define GPIO_OSPEEDR_OSPEED2_Pos (4U) +#define GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000030 */ +#define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk +#define GPIO_OSPEEDR_OSPEED2_0 (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000010 */ +#define GPIO_OSPEEDR_OSPEED2_1 (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000020 */ +#define GPIO_OSPEEDR_OSPEED3_Pos (6U) +#define GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x000000C0 */ +#define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk +#define GPIO_OSPEEDR_OSPEED3_0 (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000040 */ +#define GPIO_OSPEEDR_OSPEED3_1 (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000080 */ +#define GPIO_OSPEEDR_OSPEED4_Pos (8U) +#define GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000300 */ +#define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk +#define GPIO_OSPEEDR_OSPEED4_0 (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000100 */ +#define GPIO_OSPEEDR_OSPEED4_1 (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000200 */ +#define GPIO_OSPEEDR_OSPEED5_Pos (10U) +#define GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000C00 */ +#define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk +#define GPIO_OSPEEDR_OSPEED5_0 (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000400 */ +#define GPIO_OSPEEDR_OSPEED5_1 (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000800 */ +#define GPIO_OSPEEDR_OSPEED6_Pos (12U) +#define GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00003000 */ +#define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk +#define GPIO_OSPEEDR_OSPEED6_0 (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00001000 */ +#define GPIO_OSPEEDR_OSPEED6_1 (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00002000 */ +#define GPIO_OSPEEDR_OSPEED7_Pos (14U) +#define GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x0000C000 */ +#define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk +#define GPIO_OSPEEDR_OSPEED7_0 (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00004000 */ +#define GPIO_OSPEEDR_OSPEED7_1 (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00008000 */ +#define GPIO_OSPEEDR_OSPEED8_Pos (16U) +#define GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00030000 */ +#define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk +#define GPIO_OSPEEDR_OSPEED8_0 (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00010000 */ +#define GPIO_OSPEEDR_OSPEED8_1 (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00020000 */ +#define GPIO_OSPEEDR_OSPEED9_Pos (18U) +#define GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x000C0000 */ +#define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk +#define GPIO_OSPEEDR_OSPEED9_0 (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00040000 */ +#define GPIO_OSPEEDR_OSPEED9_1 (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00080000 */ +#define GPIO_OSPEEDR_OSPEED10_Pos (20U) +#define GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00300000 */ +#define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk +#define GPIO_OSPEEDR_OSPEED10_0 (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00100000 */ +#define GPIO_OSPEEDR_OSPEED10_1 (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00200000 */ +#define GPIO_OSPEEDR_OSPEED11_Pos (22U) +#define GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00C00000 */ +#define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk +#define GPIO_OSPEEDR_OSPEED11_0 (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00400000 */ +#define GPIO_OSPEEDR_OSPEED11_1 (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00800000 */ +#define GPIO_OSPEEDR_OSPEED12_Pos (24U) +#define GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x03000000 */ +#define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk +#define GPIO_OSPEEDR_OSPEED12_0 (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x01000000 */ +#define GPIO_OSPEEDR_OSPEED12_1 (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x02000000 */ +#define GPIO_OSPEEDR_OSPEED13_Pos (26U) +#define GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x0C000000 */ +#define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk +#define GPIO_OSPEEDR_OSPEED13_0 (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x04000000 */ +#define GPIO_OSPEEDR_OSPEED13_1 (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x08000000 */ +#define GPIO_OSPEEDR_OSPEED14_Pos (28U) +#define GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x30000000 */ +#define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk +#define GPIO_OSPEEDR_OSPEED14_0 (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x10000000 */ +#define GPIO_OSPEEDR_OSPEED14_1 (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x20000000 */ +#define GPIO_OSPEEDR_OSPEED15_Pos (30U) +#define GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0xC0000000 */ +#define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk +#define GPIO_OSPEEDR_OSPEED15_0 (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x40000000 */ +#define GPIO_OSPEEDR_OSPEED15_1 (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_PUPDR register *****************/ +#define GPIO_PUPDR_PUPD0_Pos (0U) +#define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */ +#define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk +#define GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */ +#define GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */ +#define GPIO_PUPDR_PUPD1_Pos (2U) +#define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */ +#define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk +#define GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */ +#define GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */ +#define GPIO_PUPDR_PUPD2_Pos (4U) +#define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */ +#define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk +#define GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */ +#define GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */ +#define GPIO_PUPDR_PUPD3_Pos (6U) +#define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */ +#define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk +#define GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */ +#define GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */ +#define GPIO_PUPDR_PUPD4_Pos (8U) +#define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */ +#define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk +#define GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */ +#define GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */ +#define GPIO_PUPDR_PUPD5_Pos (10U) +#define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */ +#define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk +#define GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */ +#define GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */ +#define GPIO_PUPDR_PUPD6_Pos (12U) +#define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */ +#define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk +#define GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */ +#define GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */ +#define GPIO_PUPDR_PUPD7_Pos (14U) +#define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */ +#define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk +#define GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */ +#define GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */ +#define GPIO_PUPDR_PUPD8_Pos (16U) +#define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */ +#define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk +#define GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */ +#define GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */ +#define GPIO_PUPDR_PUPD9_Pos (18U) +#define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */ +#define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk +#define GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */ +#define GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */ +#define GPIO_PUPDR_PUPD10_Pos (20U) +#define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */ +#define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk +#define GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */ +#define GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */ +#define GPIO_PUPDR_PUPD11_Pos (22U) +#define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */ +#define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk +#define GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */ +#define GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */ +#define GPIO_PUPDR_PUPD12_Pos (24U) +#define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */ +#define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk +#define GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */ +#define GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */ +#define GPIO_PUPDR_PUPD13_Pos (26U) +#define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */ +#define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk +#define GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */ +#define GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */ +#define GPIO_PUPDR_PUPD14_Pos (28U) +#define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */ +#define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk +#define GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */ +#define GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */ +#define GPIO_PUPDR_PUPD15_Pos (30U) +#define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */ +#define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk +#define GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */ +#define GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_IDR register *******************/ +#define GPIO_IDR_ID0_Pos (0U) +#define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */ +#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk +#define GPIO_IDR_ID1_Pos (1U) +#define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */ +#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk +#define GPIO_IDR_ID2_Pos (2U) +#define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */ +#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk +#define GPIO_IDR_ID3_Pos (3U) +#define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */ +#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk +#define GPIO_IDR_ID4_Pos (4U) +#define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */ +#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk +#define GPIO_IDR_ID5_Pos (5U) +#define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */ +#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk +#define GPIO_IDR_ID6_Pos (6U) +#define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */ +#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk +#define GPIO_IDR_ID7_Pos (7U) +#define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */ +#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk +#define GPIO_IDR_ID8_Pos (8U) +#define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */ +#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk +#define GPIO_IDR_ID9_Pos (9U) +#define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */ +#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk +#define GPIO_IDR_ID10_Pos (10U) +#define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */ +#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk +#define GPIO_IDR_ID11_Pos (11U) +#define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */ +#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk +#define GPIO_IDR_ID12_Pos (12U) +#define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */ +#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk +#define GPIO_IDR_ID13_Pos (13U) +#define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */ +#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk +#define GPIO_IDR_ID14_Pos (14U) +#define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */ +#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk +#define GPIO_IDR_ID15_Pos (15U) +#define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */ +#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk + +/****************** Bits definition for GPIO_ODR register *******************/ +#define GPIO_ODR_OD0_Pos (0U) +#define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */ +#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk +#define GPIO_ODR_OD1_Pos (1U) +#define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */ +#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk +#define GPIO_ODR_OD2_Pos (2U) +#define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */ +#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk +#define GPIO_ODR_OD3_Pos (3U) +#define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */ +#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk +#define GPIO_ODR_OD4_Pos (4U) +#define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */ +#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk +#define GPIO_ODR_OD5_Pos (5U) +#define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */ +#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk +#define GPIO_ODR_OD6_Pos (6U) +#define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */ +#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk +#define GPIO_ODR_OD7_Pos (7U) +#define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */ +#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk +#define GPIO_ODR_OD8_Pos (8U) +#define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */ +#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk +#define GPIO_ODR_OD9_Pos (9U) +#define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */ +#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk +#define GPIO_ODR_OD10_Pos (10U) +#define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */ +#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk +#define GPIO_ODR_OD11_Pos (11U) +#define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */ +#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk +#define GPIO_ODR_OD12_Pos (12U) +#define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */ +#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk +#define GPIO_ODR_OD13_Pos (13U) +#define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */ +#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk +#define GPIO_ODR_OD14_Pos (14U) +#define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */ +#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk +#define GPIO_ODR_OD15_Pos (15U) +#define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */ +#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk + +/****************** Bits definition for GPIO_BSRR register ******************/ +#define GPIO_BSRR_BS0_Pos (0U) +#define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */ +#define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk +#define GPIO_BSRR_BS1_Pos (1U) +#define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */ +#define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk +#define GPIO_BSRR_BS2_Pos (2U) +#define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */ +#define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk +#define GPIO_BSRR_BS3_Pos (3U) +#define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */ +#define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk +#define GPIO_BSRR_BS4_Pos (4U) +#define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */ +#define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk +#define GPIO_BSRR_BS5_Pos (5U) +#define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */ +#define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk +#define GPIO_BSRR_BS6_Pos (6U) +#define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */ +#define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk +#define GPIO_BSRR_BS7_Pos (7U) +#define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */ +#define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk +#define GPIO_BSRR_BS8_Pos (8U) +#define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */ +#define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk +#define GPIO_BSRR_BS9_Pos (9U) +#define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */ +#define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk +#define GPIO_BSRR_BS10_Pos (10U) +#define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */ +#define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk +#define GPIO_BSRR_BS11_Pos (11U) +#define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */ +#define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk +#define GPIO_BSRR_BS12_Pos (12U) +#define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */ +#define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk +#define GPIO_BSRR_BS13_Pos (13U) +#define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */ +#define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk +#define GPIO_BSRR_BS14_Pos (14U) +#define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */ +#define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk +#define GPIO_BSRR_BS15_Pos (15U) +#define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */ +#define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk +#define GPIO_BSRR_BR0_Pos (16U) +#define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */ +#define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk +#define GPIO_BSRR_BR1_Pos (17U) +#define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */ +#define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk +#define GPIO_BSRR_BR2_Pos (18U) +#define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */ +#define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk +#define GPIO_BSRR_BR3_Pos (19U) +#define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */ +#define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk +#define GPIO_BSRR_BR4_Pos (20U) +#define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */ +#define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk +#define GPIO_BSRR_BR5_Pos (21U) +#define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */ +#define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk +#define GPIO_BSRR_BR6_Pos (22U) +#define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */ +#define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk +#define GPIO_BSRR_BR7_Pos (23U) +#define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */ +#define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk +#define GPIO_BSRR_BR8_Pos (24U) +#define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */ +#define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk +#define GPIO_BSRR_BR9_Pos (25U) +#define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */ +#define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk +#define GPIO_BSRR_BR10_Pos (26U) +#define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */ +#define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk +#define GPIO_BSRR_BR11_Pos (27U) +#define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */ +#define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk +#define GPIO_BSRR_BR12_Pos (28U) +#define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */ +#define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk +#define GPIO_BSRR_BR13_Pos (29U) +#define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */ +#define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk +#define GPIO_BSRR_BR14_Pos (30U) +#define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */ +#define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk +#define GPIO_BSRR_BR15_Pos (31U) +#define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */ +#define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk + +/****************** Bit definition for GPIO_LCKR register *********************/ +#define GPIO_LCKR_LCK0_Pos (0U) +#define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */ +#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk +#define GPIO_LCKR_LCK1_Pos (1U) +#define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */ +#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk +#define GPIO_LCKR_LCK2_Pos (2U) +#define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */ +#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk +#define GPIO_LCKR_LCK3_Pos (3U) +#define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */ +#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk +#define GPIO_LCKR_LCK4_Pos (4U) +#define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */ +#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk +#define GPIO_LCKR_LCK5_Pos (5U) +#define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */ +#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk +#define GPIO_LCKR_LCK6_Pos (6U) +#define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */ +#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk +#define GPIO_LCKR_LCK7_Pos (7U) +#define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */ +#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk +#define GPIO_LCKR_LCK8_Pos (8U) +#define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */ +#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk +#define GPIO_LCKR_LCK9_Pos (9U) +#define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */ +#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk +#define GPIO_LCKR_LCK10_Pos (10U) +#define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */ +#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk +#define GPIO_LCKR_LCK11_Pos (11U) +#define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */ +#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk +#define GPIO_LCKR_LCK12_Pos (12U) +#define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */ +#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk +#define GPIO_LCKR_LCK13_Pos (13U) +#define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */ +#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk +#define GPIO_LCKR_LCK14_Pos (14U) +#define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */ +#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk +#define GPIO_LCKR_LCK15_Pos (15U) +#define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */ +#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk +#define GPIO_LCKR_LCKK_Pos (16U) +#define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */ +#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk + +/****************** Bit definition for GPIO_AFRL register *********************/ +#define GPIO_AFRL_AFSEL0_Pos (0U) +#define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */ +#define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk +#define GPIO_AFRL_AFSEL0_0 (0x1UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000001 */ +#define GPIO_AFRL_AFSEL0_1 (0x2UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000002 */ +#define GPIO_AFRL_AFSEL0_2 (0x4UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000004 */ +#define GPIO_AFRL_AFSEL0_3 (0x8UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000008 */ +#define GPIO_AFRL_AFSEL1_Pos (4U) +#define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk +#define GPIO_AFRL_AFSEL1_0 (0x1UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000010 */ +#define GPIO_AFRL_AFSEL1_1 (0x2UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000020 */ +#define GPIO_AFRL_AFSEL1_2 (0x4UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000040 */ +#define GPIO_AFRL_AFSEL1_3 (0x8UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000080 */ +#define GPIO_AFRL_AFSEL2_Pos (8U) +#define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk +#define GPIO_AFRL_AFSEL2_0 (0x1UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000100 */ +#define GPIO_AFRL_AFSEL2_1 (0x2UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000200 */ +#define GPIO_AFRL_AFSEL2_2 (0x4UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000400 */ +#define GPIO_AFRL_AFSEL2_3 (0x8UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000800 */ +#define GPIO_AFRL_AFSEL3_Pos (12U) +#define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk +#define GPIO_AFRL_AFSEL3_0 (0x1UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00001000 */ +#define GPIO_AFRL_AFSEL3_1 (0x2UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00002000 */ +#define GPIO_AFRL_AFSEL3_2 (0x4UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00004000 */ +#define GPIO_AFRL_AFSEL3_3 (0x8UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00008000 */ +#define GPIO_AFRL_AFSEL4_Pos (16U) +#define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk +#define GPIO_AFRL_AFSEL4_0 (0x1UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00010000 */ +#define GPIO_AFRL_AFSEL4_1 (0x2UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00020000 */ +#define GPIO_AFRL_AFSEL4_2 (0x4UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00040000 */ +#define GPIO_AFRL_AFSEL4_3 (0x8UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00080000 */ +#define GPIO_AFRL_AFSEL5_Pos (20U) +#define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk +#define GPIO_AFRL_AFSEL5_0 (0x1UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00100000 */ +#define GPIO_AFRL_AFSEL5_1 (0x2UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00200000 */ +#define GPIO_AFRL_AFSEL5_2 (0x4UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00400000 */ +#define GPIO_AFRL_AFSEL5_3 (0x8UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00800000 */ +#define GPIO_AFRL_AFSEL6_Pos (24U) +#define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk +#define GPIO_AFRL_AFSEL6_0 (0x1UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x01000000 */ +#define GPIO_AFRL_AFSEL6_1 (0x2UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x02000000 */ +#define GPIO_AFRL_AFSEL6_2 (0x4UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x04000000 */ +#define GPIO_AFRL_AFSEL6_3 (0x8UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x08000000 */ +#define GPIO_AFRL_AFSEL7_Pos (28U) +#define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk +#define GPIO_AFRL_AFSEL7_0 (0x1UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x10000000 */ +#define GPIO_AFRL_AFSEL7_1 (0x2UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x20000000 */ +#define GPIO_AFRL_AFSEL7_2 (0x4UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x40000000 */ +#define GPIO_AFRL_AFSEL7_3 (0x8UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x80000000 */ + +/****************** Bit definition for GPIO_AFRH register *********************/ +#define GPIO_AFRH_AFSEL8_Pos (0U) +#define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */ +#define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk +#define GPIO_AFRH_AFSEL8_0 (0x1UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000001 */ +#define GPIO_AFRH_AFSEL8_1 (0x2UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000002 */ +#define GPIO_AFRH_AFSEL8_2 (0x4UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000004 */ +#define GPIO_AFRH_AFSEL8_3 (0x8UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000008 */ +#define GPIO_AFRH_AFSEL9_Pos (4U) +#define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk +#define GPIO_AFRH_AFSEL9_0 (0x1UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000010 */ +#define GPIO_AFRH_AFSEL9_1 (0x2UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000020 */ +#define GPIO_AFRH_AFSEL9_2 (0x4UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000040 */ +#define GPIO_AFRH_AFSEL9_3 (0x8UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000080 */ +#define GPIO_AFRH_AFSEL10_Pos (8U) +#define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk +#define GPIO_AFRH_AFSEL10_0 (0x1UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000100 */ +#define GPIO_AFRH_AFSEL10_1 (0x2UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000200 */ +#define GPIO_AFRH_AFSEL10_2 (0x4UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000400 */ +#define GPIO_AFRH_AFSEL10_3 (0x8UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000800 */ +#define GPIO_AFRH_AFSEL11_Pos (12U) +#define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk +#define GPIO_AFRH_AFSEL11_0 (0x1UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00001000 */ +#define GPIO_AFRH_AFSEL11_1 (0x2UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00002000 */ +#define GPIO_AFRH_AFSEL11_2 (0x4UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00004000 */ +#define GPIO_AFRH_AFSEL11_3 (0x8UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00008000 */ +#define GPIO_AFRH_AFSEL12_Pos (16U) +#define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk +#define GPIO_AFRH_AFSEL12_0 (0x1UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00010000 */ +#define GPIO_AFRH_AFSEL12_1 (0x2UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00020000 */ +#define GPIO_AFRH_AFSEL12_2 (0x4UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00040000 */ +#define GPIO_AFRH_AFSEL12_3 (0x8UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00080000 */ +#define GPIO_AFRH_AFSEL13_Pos (20U) +#define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk +#define GPIO_AFRH_AFSEL13_0 (0x1UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00100000 */ +#define GPIO_AFRH_AFSEL13_1 (0x2UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00200000 */ +#define GPIO_AFRH_AFSEL13_2 (0x4UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00400000 */ +#define GPIO_AFRH_AFSEL13_3 (0x8UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00800000 */ +#define GPIO_AFRH_AFSEL14_Pos (24U) +#define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk +#define GPIO_AFRH_AFSEL14_0 (0x1UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x01000000 */ +#define GPIO_AFRH_AFSEL14_1 (0x2UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x02000000 */ +#define GPIO_AFRH_AFSEL14_2 (0x4UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x04000000 */ +#define GPIO_AFRH_AFSEL14_3 (0x8UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x08000000 */ +#define GPIO_AFRH_AFSEL15_Pos (28U) +#define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk +#define GPIO_AFRH_AFSEL15_0 (0x1UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x10000000 */ +#define GPIO_AFRH_AFSEL15_1 (0x2UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x20000000 */ +#define GPIO_AFRH_AFSEL15_2 (0x4UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x40000000 */ +#define GPIO_AFRH_AFSEL15_3 (0x8UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_BRR register ******************/ +#define GPIO_BRR_BR0_Pos (0U) +#define GPIO_BRR_BR0_Msk (0x1UL << GPIO_BRR_BR0_Pos) /*!< 0x00000001 */ +#define GPIO_BRR_BR0 GPIO_BRR_BR0_Msk +#define GPIO_BRR_BR1_Pos (1U) +#define GPIO_BRR_BR1_Msk (0x1UL << GPIO_BRR_BR1_Pos) /*!< 0x00000002 */ +#define GPIO_BRR_BR1 GPIO_BRR_BR1_Msk +#define GPIO_BRR_BR2_Pos (2U) +#define GPIO_BRR_BR2_Msk (0x1UL << GPIO_BRR_BR2_Pos) /*!< 0x00000004 */ +#define GPIO_BRR_BR2 GPIO_BRR_BR2_Msk +#define GPIO_BRR_BR3_Pos (3U) +#define GPIO_BRR_BR3_Msk (0x1UL << GPIO_BRR_BR3_Pos) /*!< 0x00000008 */ +#define GPIO_BRR_BR3 GPIO_BRR_BR3_Msk +#define GPIO_BRR_BR4_Pos (4U) +#define GPIO_BRR_BR4_Msk (0x1UL << GPIO_BRR_BR4_Pos) /*!< 0x00000010 */ +#define GPIO_BRR_BR4 GPIO_BRR_BR4_Msk +#define GPIO_BRR_BR5_Pos (5U) +#define GPIO_BRR_BR5_Msk (0x1UL << GPIO_BRR_BR5_Pos) /*!< 0x00000020 */ +#define GPIO_BRR_BR5 GPIO_BRR_BR5_Msk +#define GPIO_BRR_BR6_Pos (6U) +#define GPIO_BRR_BR6_Msk (0x1UL << GPIO_BRR_BR6_Pos) /*!< 0x00000040 */ +#define GPIO_BRR_BR6 GPIO_BRR_BR6_Msk +#define GPIO_BRR_BR7_Pos (7U) +#define GPIO_BRR_BR7_Msk (0x1UL << GPIO_BRR_BR7_Pos) /*!< 0x00000080 */ +#define GPIO_BRR_BR7 GPIO_BRR_BR7_Msk +#define GPIO_BRR_BR8_Pos (8U) +#define GPIO_BRR_BR8_Msk (0x1UL << GPIO_BRR_BR8_Pos) /*!< 0x00000100 */ +#define GPIO_BRR_BR8 GPIO_BRR_BR8_Msk +#define GPIO_BRR_BR9_Pos (9U) +#define GPIO_BRR_BR9_Msk (0x1UL << GPIO_BRR_BR9_Pos) /*!< 0x00000200 */ +#define GPIO_BRR_BR9 GPIO_BRR_BR9_Msk +#define GPIO_BRR_BR10_Pos (10U) +#define GPIO_BRR_BR10_Msk (0x1UL << GPIO_BRR_BR10_Pos) /*!< 0x00000400 */ +#define GPIO_BRR_BR10 GPIO_BRR_BR10_Msk +#define GPIO_BRR_BR11_Pos (11U) +#define GPIO_BRR_BR11_Msk (0x1UL << GPIO_BRR_BR11_Pos) /*!< 0x00000800 */ +#define GPIO_BRR_BR11 GPIO_BRR_BR11_Msk +#define GPIO_BRR_BR12_Pos (12U) +#define GPIO_BRR_BR12_Msk (0x1UL << GPIO_BRR_BR12_Pos) /*!< 0x00001000 */ +#define GPIO_BRR_BR12 GPIO_BRR_BR12_Msk +#define GPIO_BRR_BR13_Pos (13U) +#define GPIO_BRR_BR13_Msk (0x1UL << GPIO_BRR_BR13_Pos) /*!< 0x00002000 */ +#define GPIO_BRR_BR13 GPIO_BRR_BR13_Msk +#define GPIO_BRR_BR14_Pos (14U) +#define GPIO_BRR_BR14_Msk (0x1UL << GPIO_BRR_BR14_Pos) /*!< 0x00004000 */ +#define GPIO_BRR_BR14 GPIO_BRR_BR14_Msk +#define GPIO_BRR_BR15_Pos (15U) +#define GPIO_BRR_BR15_Msk (0x1UL << GPIO_BRR_BR15_Pos) /*!< 0x00008000 */ +#define GPIO_BRR_BR15 GPIO_BRR_BR15_Msk + + +/******************************************************************************/ +/* */ +/* Inter-integrated Circuit Interface (I2C) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for I2C_CR1 register *******************/ +#define I2C_CR1_PE_Pos (0U) +#define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) /*!< 0x00000001 */ +#define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral enable */ +#define I2C_CR1_TXIE_Pos (1U) +#define I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos) /*!< 0x00000002 */ +#define I2C_CR1_TXIE I2C_CR1_TXIE_Msk /*!< TX interrupt enable */ +#define I2C_CR1_RXIE_Pos (2U) +#define I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos) /*!< 0x00000004 */ +#define I2C_CR1_RXIE I2C_CR1_RXIE_Msk /*!< RX interrupt enable */ +#define I2C_CR1_ADDRIE_Pos (3U) +#define I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos) /*!< 0x00000008 */ +#define I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk /*!< Address match interrupt enable */ +#define I2C_CR1_NACKIE_Pos (4U) +#define I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos) /*!< 0x00000010 */ +#define I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk /*!< NACK received interrupt enable */ +#define I2C_CR1_STOPIE_Pos (5U) +#define I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos) /*!< 0x00000020 */ +#define I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk /*!< STOP detection interrupt enable */ +#define I2C_CR1_TCIE_Pos (6U) +#define I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos) /*!< 0x00000040 */ +#define I2C_CR1_TCIE I2C_CR1_TCIE_Msk /*!< Transfer complete interrupt enable */ +#define I2C_CR1_ERRIE_Pos (7U) +#define I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos) /*!< 0x00000080 */ +#define I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk /*!< Errors interrupt enable */ +#define I2C_CR1_DNF_Pos (8U) +#define I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos) /*!< 0x00000F00 */ +#define I2C_CR1_DNF I2C_CR1_DNF_Msk /*!< Digital noise filter */ +#define I2C_CR1_ANFOFF_Pos (12U) +#define I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos) /*!< 0x00001000 */ +#define I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk /*!< Analog noise filter OFF */ +#define I2C_CR1_SWRST_Pos (13U) +#define I2C_CR1_SWRST_Msk (0x1UL << I2C_CR1_SWRST_Pos) /*!< 0x00002000 */ +#define I2C_CR1_SWRST I2C_CR1_SWRST_Msk /*!< Software reset */ +#define I2C_CR1_TXDMAEN_Pos (14U) +#define I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos) /*!< 0x00004000 */ +#define I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk /*!< DMA transmission requests enable */ +#define I2C_CR1_RXDMAEN_Pos (15U) +#define I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos) /*!< 0x00008000 */ +#define I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk /*!< DMA reception requests enable */ +#define I2C_CR1_SBC_Pos (16U) +#define I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos) /*!< 0x00010000 */ +#define I2C_CR1_SBC I2C_CR1_SBC_Msk /*!< Slave byte control */ +#define I2C_CR1_NOSTRETCH_Pos (17U) +#define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00020000 */ +#define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!< Clock stretching disable */ +#define I2C_CR1_WUPEN_Pos (18U) +#define I2C_CR1_WUPEN_Msk (0x1UL << I2C_CR1_WUPEN_Pos) /*!< 0x00040000 */ +#define I2C_CR1_WUPEN I2C_CR1_WUPEN_Msk /*!< Wakeup from STOP enable */ +#define I2C_CR1_GCEN_Pos (19U) +#define I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos) /*!< 0x00080000 */ +#define I2C_CR1_GCEN I2C_CR1_GCEN_Msk /*!< General call enable */ +#define I2C_CR1_SMBHEN_Pos (20U) +#define I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos) /*!< 0x00100000 */ +#define I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk /*!< SMBus host address enable */ +#define I2C_CR1_SMBDEN_Pos (21U) +#define I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos) /*!< 0x00200000 */ +#define I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk /*!< SMBus device default address enable */ +#define I2C_CR1_ALERTEN_Pos (22U) +#define I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos) /*!< 0x00400000 */ +#define I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk /*!< SMBus alert enable */ +#define I2C_CR1_PECEN_Pos (23U) +#define I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos) /*!< 0x00800000 */ +#define I2C_CR1_PECEN I2C_CR1_PECEN_Msk /*!< PEC enable */ + +/****************** Bit definition for I2C_CR2 register ********************/ +#define I2C_CR2_SADD_Pos (0U) +#define I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos) /*!< 0x000003FF */ +#define I2C_CR2_SADD I2C_CR2_SADD_Msk /*!< Slave address (master mode) */ +#define I2C_CR2_RD_WRN_Pos (10U) +#define I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos) /*!< 0x00000400 */ +#define I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk /*!< Transfer direction (master mode) */ +#define I2C_CR2_ADD10_Pos (11U) +#define I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos) /*!< 0x00000800 */ +#define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk /*!< 10-bit addressing mode (master mode) */ +#define I2C_CR2_HEAD10R_Pos (12U) +#define I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos) /*!< 0x00001000 */ +#define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk /*!< 10-bit address header only read direction (master mode) */ +#define I2C_CR2_START_Pos (13U) +#define I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos) /*!< 0x00002000 */ +#define I2C_CR2_START I2C_CR2_START_Msk /*!< START generation */ +#define I2C_CR2_STOP_Pos (14U) +#define I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos) /*!< 0x00004000 */ +#define I2C_CR2_STOP I2C_CR2_STOP_Msk /*!< STOP generation (master mode) */ +#define I2C_CR2_NACK_Pos (15U) +#define I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos) /*!< 0x00008000 */ +#define I2C_CR2_NACK I2C_CR2_NACK_Msk /*!< NACK generation (slave mode) */ +#define I2C_CR2_NBYTES_Pos (16U) +#define I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos) /*!< 0x00FF0000 */ +#define I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk /*!< Number of bytes */ +#define I2C_CR2_RELOAD_Pos (24U) +#define I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos) /*!< 0x01000000 */ +#define I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk /*!< NBYTES reload mode */ +#define I2C_CR2_AUTOEND_Pos (25U) +#define I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos) /*!< 0x02000000 */ +#define I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk /*!< Automatic end mode (master mode) */ +#define I2C_CR2_PECBYTE_Pos (26U) +#define I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos) /*!< 0x04000000 */ +#define I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk /*!< Packet error checking byte */ + +/******************* Bit definition for I2C_OAR1 register ******************/ +#define I2C_OAR1_OA1_Pos (0U) +#define I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos) /*!< 0x000003FF */ +#define I2C_OAR1_OA1 I2C_OAR1_OA1_Msk /*!< Interface own address 1 */ +#define I2C_OAR1_OA1MODE_Pos (10U) +#define I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos) /*!< 0x00000400 */ +#define I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk /*!< Own address 1 10-bit mode */ +#define I2C_OAR1_OA1EN_Pos (15U) +#define I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos) /*!< 0x00008000 */ +#define I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk /*!< Own address 1 enable */ + +/******************* Bit definition for I2C_OAR2 register ******************/ +#define I2C_OAR2_OA2_Pos (1U) +#define I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos) /*!< 0x000000FE */ +#define I2C_OAR2_OA2 I2C_OAR2_OA2_Msk /*!< Interface own address 2 */ +#define I2C_OAR2_OA2MSK_Pos (8U) +#define I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos) /*!< 0x00000700 */ +#define I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk /*!< Own address 2 masks */ +#define I2C_OAR2_OA2NOMASK (0U) /*!< No mask */ +#define I2C_OAR2_OA2MASK01_Pos (8U) +#define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */ +#define I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk /*!< OA2[1] is masked, Only OA2[7:2] are compared */ +#define I2C_OAR2_OA2MASK02_Pos (9U) +#define I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos) /*!< 0x00000200 */ +#define I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */ +#define I2C_OAR2_OA2MASK03_Pos (8U) +#define I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos) /*!< 0x00000300 */ +#define I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */ +#define I2C_OAR2_OA2MASK04_Pos (10U) +#define I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos) /*!< 0x00000400 */ +#define I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */ +#define I2C_OAR2_OA2MASK05_Pos (8U) +#define I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos) /*!< 0x00000500 */ +#define I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */ +#define I2C_OAR2_OA2MASK06_Pos (9U) +#define I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos) /*!< 0x00000600 */ +#define I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk /*!< OA2[6:1] is masked, Only OA2[7] are compared */ +#define I2C_OAR2_OA2MASK07_Pos (8U) +#define I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos) /*!< 0x00000700 */ +#define I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk /*!< OA2[7:1] is masked, No comparison is done */ +#define I2C_OAR2_OA2EN_Pos (15U) +#define I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos) /*!< 0x00008000 */ +#define I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk /*!< Own address 2 enable */ + +/******************* Bit definition for I2C_TIMINGR register *******************/ +#define I2C_TIMINGR_SCLL_Pos (0U) +#define I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos) /*!< 0x000000FF */ +#define I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk /*!< SCL low period (master mode) */ +#define I2C_TIMINGR_SCLH_Pos (8U) +#define I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos) /*!< 0x0000FF00 */ +#define I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk /*!< SCL high period (master mode) */ +#define I2C_TIMINGR_SDADEL_Pos (16U) +#define I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos) /*!< 0x000F0000 */ +#define I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk /*!< Data hold time */ +#define I2C_TIMINGR_SCLDEL_Pos (20U) +#define I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos) /*!< 0x00F00000 */ +#define I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk /*!< Data setup time */ +#define I2C_TIMINGR_PRESC_Pos (28U) +#define I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos) /*!< 0xF0000000 */ +#define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk /*!< Timings prescaler */ + +/******************* Bit definition for I2C_TIMEOUTR register *******************/ +#define I2C_TIMEOUTR_TIMEOUTA_Pos (0U) +#define I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos) /*!< 0x00000FFF */ +#define I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk /*!< Bus timeout A */ +#define I2C_TIMEOUTR_TIDLE_Pos (12U) +#define I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos) /*!< 0x00001000 */ +#define I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk /*!< Idle clock timeout detection */ +#define I2C_TIMEOUTR_TIMOUTEN_Pos (15U) +#define I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos) /*!< 0x00008000 */ +#define I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk /*!< Clock timeout enable */ +#define I2C_TIMEOUTR_TIMEOUTB_Pos (16U) +#define I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos) /*!< 0x0FFF0000 */ +#define I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk /*!< Bus timeout B*/ +#define I2C_TIMEOUTR_TEXTEN_Pos (31U) +#define I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos) /*!< 0x80000000 */ +#define I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk /*!< Extended clock timeout enable */ + +/****************** Bit definition for I2C_ISR register *********************/ +#define I2C_ISR_TXE_Pos (0U) +#define I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos) /*!< 0x00000001 */ +#define I2C_ISR_TXE I2C_ISR_TXE_Msk /*!< Transmit data register empty */ +#define I2C_ISR_TXIS_Pos (1U) +#define I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos) /*!< 0x00000002 */ +#define I2C_ISR_TXIS I2C_ISR_TXIS_Msk /*!< Transmit interrupt status */ +#define I2C_ISR_RXNE_Pos (2U) +#define I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos) /*!< 0x00000004 */ +#define I2C_ISR_RXNE I2C_ISR_RXNE_Msk /*!< Receive data register not empty */ +#define I2C_ISR_ADDR_Pos (3U) +#define I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos) /*!< 0x00000008 */ +#define I2C_ISR_ADDR I2C_ISR_ADDR_Msk /*!< Address matched (slave mode)*/ +#define I2C_ISR_NACKF_Pos (4U) +#define I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos) /*!< 0x00000010 */ +#define I2C_ISR_NACKF I2C_ISR_NACKF_Msk /*!< NACK received flag */ +#define I2C_ISR_STOPF_Pos (5U) +#define I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos) /*!< 0x00000020 */ +#define I2C_ISR_STOPF I2C_ISR_STOPF_Msk /*!< STOP detection flag */ +#define I2C_ISR_TC_Pos (6U) +#define I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos) /*!< 0x00000040 */ +#define I2C_ISR_TC I2C_ISR_TC_Msk /*!< Transfer complete (master mode) */ +#define I2C_ISR_TCR_Pos (7U) +#define I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos) /*!< 0x00000080 */ +#define I2C_ISR_TCR I2C_ISR_TCR_Msk /*!< Transfer complete reload */ +#define I2C_ISR_BERR_Pos (8U) +#define I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos) /*!< 0x00000100 */ +#define I2C_ISR_BERR I2C_ISR_BERR_Msk /*!< Bus error */ +#define I2C_ISR_ARLO_Pos (9U) +#define I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos) /*!< 0x00000200 */ +#define I2C_ISR_ARLO I2C_ISR_ARLO_Msk /*!< Arbitration lost */ +#define I2C_ISR_OVR_Pos (10U) +#define I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos) /*!< 0x00000400 */ +#define I2C_ISR_OVR I2C_ISR_OVR_Msk /*!< Overrun/Underrun */ +#define I2C_ISR_PECERR_Pos (11U) +#define I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos) /*!< 0x00000800 */ +#define I2C_ISR_PECERR I2C_ISR_PECERR_Msk /*!< PEC error in reception */ +#define I2C_ISR_TIMEOUT_Pos (12U) +#define I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos) /*!< 0x00001000 */ +#define I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk /*!< Timeout or Tlow detection flag */ +#define I2C_ISR_ALERT_Pos (13U) +#define I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos) /*!< 0x00002000 */ +#define I2C_ISR_ALERT I2C_ISR_ALERT_Msk /*!< SMBus alert */ +#define I2C_ISR_BUSY_Pos (15U) +#define I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos) /*!< 0x00008000 */ +#define I2C_ISR_BUSY I2C_ISR_BUSY_Msk /*!< Bus busy */ +#define I2C_ISR_DIR_Pos (16U) +#define I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos) /*!< 0x00010000 */ +#define I2C_ISR_DIR I2C_ISR_DIR_Msk /*!< Transfer direction (slave mode) */ +#define I2C_ISR_ADDCODE_Pos (17U) +#define I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos) /*!< 0x00FE0000 */ +#define I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk /*!< Address match code (slave mode) */ + +/****************** Bit definition for I2C_ICR register *********************/ +#define I2C_ICR_ADDRCF_Pos (3U) +#define I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos) /*!< 0x00000008 */ +#define I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk /*!< Address matched clear flag */ +#define I2C_ICR_NACKCF_Pos (4U) +#define I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos) /*!< 0x00000010 */ +#define I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk /*!< NACK clear flag */ +#define I2C_ICR_STOPCF_Pos (5U) +#define I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos) /*!< 0x00000020 */ +#define I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk /*!< STOP detection clear flag */ +#define I2C_ICR_BERRCF_Pos (8U) +#define I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos) /*!< 0x00000100 */ +#define I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk /*!< Bus error clear flag */ +#define I2C_ICR_ARLOCF_Pos (9U) +#define I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos) /*!< 0x00000200 */ +#define I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk /*!< Arbitration lost clear flag */ +#define I2C_ICR_OVRCF_Pos (10U) +#define I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos) /*!< 0x00000400 */ +#define I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk /*!< Overrun/Underrun clear flag */ +#define I2C_ICR_PECCF_Pos (11U) +#define I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos) /*!< 0x00000800 */ +#define I2C_ICR_PECCF I2C_ICR_PECCF_Msk /*!< PAC error clear flag */ +#define I2C_ICR_TIMOUTCF_Pos (12U) +#define I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos) /*!< 0x00001000 */ +#define I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk /*!< Timeout clear flag */ +#define I2C_ICR_ALERTCF_Pos (13U) +#define I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos) /*!< 0x00002000 */ +#define I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk /*!< Alert clear flag */ + +/****************** Bit definition for I2C_PECR register *********************/ +#define I2C_PECR_PEC_Pos (0U) +#define I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos) /*!< 0x000000FF */ +#define I2C_PECR_PEC I2C_PECR_PEC_Msk /*!< PEC register */ + +/****************** Bit definition for I2C_RXDR register *********************/ +#define I2C_RXDR_RXDATA_Pos (0U) +#define I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos) /*!< 0x000000FF */ +#define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk /*!< 8-bit receive data */ + +/****************** Bit definition for I2C_TXDR register *********************/ +#define I2C_TXDR_TXDATA_Pos (0U) +#define I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos) /*!< 0x000000FF */ +#define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk /*!< 8-bit transmit data */ + + +/******************************************************************************/ +/* */ +/* Independent WATCHDOG (IWDG) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for IWDG_KR register ********************/ +#define IWDG_KR_KEY_Pos (0U) +#define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */ +#define IWDG_KR_KEY IWDG_KR_KEY_Msk /*! */ +#define RTC_ICSR_ALRBWF_Pos (1U) +#define RTC_ICSR_ALRBWF_Msk (0x1UL << RTC_ICSR_ALRBWF_Pos) /*!< 0x00000002 */ +#define RTC_ICSR_ALRBWF RTC_ICSR_ALRBWF_Msk +#define RTC_ICSR_ALRAWF_Pos (0U) +#define RTC_ICSR_ALRAWF_Msk (0x1UL << RTC_ICSR_ALRAWF_Pos) /*!< 0x00000001 */ +#define RTC_ICSR_ALRAWF RTC_ICSR_ALRAWF_Msk + +/******************** Bits definition for RTC_PRER register *****************/ +#define RTC_PRER_PREDIV_A_Pos (16U) +#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */ +#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk +#define RTC_PRER_PREDIV_S_Pos (0U) +#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */ +#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk + +/******************** Bits definition for RTC_WUTR register *****************/ +#define RTC_WUTR_WUT_Pos (0U) +#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */ +#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk /*!< Wakeup auto-reload value bits > */ + +/******************** Bits definition for RTC_CR register *******************/ +#define RTC_CR_OUT2EN_Pos (31U) +#define RTC_CR_OUT2EN_Msk (0x1UL << RTC_CR_OUT2EN_Pos) /*!< 0x80000000 */ +#define RTC_CR_OUT2EN RTC_CR_OUT2EN_Msk /*!< RTC_OUT2 output enable */ +#define RTC_CR_TAMPALRM_TYPE_Pos (30U) +#define RTC_CR_TAMPALRM_TYPE_Msk (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos) /*!< 0x40000000 */ +#define RTC_CR_TAMPALRM_TYPE RTC_CR_TAMPALRM_TYPE_Msk /*!< TAMPALARM output type */ +#define RTC_CR_TAMPALRM_PU_Pos (29U) +#define RTC_CR_TAMPALRM_PU_Msk (0x1UL << RTC_CR_TAMPALRM_PU_Pos) /*!< 0x20000000 */ +#define RTC_CR_TAMPALRM_PU RTC_CR_TAMPALRM_PU_Msk /*!< TAMPALARM output pull-up config */ +#define RTC_CR_TAMPOE_Pos (26U) +#define RTC_CR_TAMPOE_Msk (0x1UL << RTC_CR_TAMPOE_Pos) /*!< 0x04000000 */ +#define RTC_CR_TAMPOE RTC_CR_TAMPOE_Msk /*!< Tamper detection output enable on TAMPALARM */ +#define RTC_CR_TAMPTS_Pos (25U) +#define RTC_CR_TAMPTS_Msk (0x1UL << RTC_CR_TAMPTS_Pos) /*!< 0x02000000 */ +#define RTC_CR_TAMPTS RTC_CR_TAMPTS_Msk /*!< Activate timestamp on tamper detection event */ +#define RTC_CR_ITSE_Pos (24U) +#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos) /*!< 0x01000000 */ +#define RTC_CR_ITSE RTC_CR_ITSE_Msk /*!< Timestamp on internal event enable */ +#define RTC_CR_COE_Pos (23U) +#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */ +#define RTC_CR_COE RTC_CR_COE_Msk +#define RTC_CR_OSEL_Pos (21U) +#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */ +#define RTC_CR_OSEL RTC_CR_OSEL_Msk +#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */ +#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */ +#define RTC_CR_POL_Pos (20U) +#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */ +#define RTC_CR_POL RTC_CR_POL_Msk +#define RTC_CR_COSEL_Pos (19U) +#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */ +#define RTC_CR_COSEL RTC_CR_COSEL_Msk +#define RTC_CR_BKP_Pos (18U) +#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */ +#define RTC_CR_BKP RTC_CR_BKP_Msk +#define RTC_CR_SUB1H_Pos (17U) +#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */ +#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk +#define RTC_CR_ADD1H_Pos (16U) +#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */ +#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk +#define RTC_CR_TSIE_Pos (15U) +#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */ +#define RTC_CR_TSIE RTC_CR_TSIE_Msk /*!< Timestamp interrupt enable > */ +#define RTC_CR_WUTIE_Pos (14U) +#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */ +#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk /*!< Wakeup timer interrupt enable > */ +#define RTC_CR_ALRBIE_Pos (13U) +#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */ +#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk +#define RTC_CR_ALRAIE_Pos (12U) +#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */ +#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk +#define RTC_CR_TSE_Pos (11U) +#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */ +#define RTC_CR_TSE RTC_CR_TSE_Msk /*!< timestamp enable > */ +#define RTC_CR_WUTE_Pos (10U) +#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */ +#define RTC_CR_WUTE RTC_CR_WUTE_Msk /*!< Wakeup timer enable > */ +#define RTC_CR_ALRBE_Pos (9U) +#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */ +#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk +#define RTC_CR_ALRAE_Pos (8U) +#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */ +#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk +#define RTC_CR_FMT_Pos (6U) +#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */ +#define RTC_CR_FMT RTC_CR_FMT_Msk +#define RTC_CR_BYPSHAD_Pos (5U) +#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */ +#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk +#define RTC_CR_REFCKON_Pos (4U) +#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */ +#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk +#define RTC_CR_TSEDGE_Pos (3U) +#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */ +#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk /*!< Timestamp event active edge > */ +#define RTC_CR_WUCKSEL_Pos (0U) +#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */ +#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk /*!< Wakeup clock selection > */ +#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */ +#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */ +#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */ + +/******************** Bits definition for RTC_WPR register ******************/ +#define RTC_WPR_KEY_Pos (0U) +#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */ +#define RTC_WPR_KEY RTC_WPR_KEY_Msk + +/******************** Bits definition for RTC_CALR register *****************/ +#define RTC_CALR_CALP_Pos (15U) +#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */ +#define RTC_CALR_CALP RTC_CALR_CALP_Msk +#define RTC_CALR_CALW8_Pos (14U) +#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */ +#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk +#define RTC_CALR_CALW16_Pos (13U) +#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */ +#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk +#define RTC_CALR_CALM_Pos (0U) +#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */ +#define RTC_CALR_CALM RTC_CALR_CALM_Msk +#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */ +#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */ +#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */ +#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */ +#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */ +#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */ +#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */ +#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */ +#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */ + +/******************** Bits definition for RTC_SHIFTR register ***************/ +#define RTC_SHIFTR_SUBFS_Pos (0U) +#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */ +#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk +#define RTC_SHIFTR_ADD1S_Pos (31U) +#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */ +#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk + +/******************** Bits definition for RTC_TSTR register *****************/ +#define RTC_TSTR_PM_Pos (22U) +#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */ +#define RTC_TSTR_PM RTC_TSTR_PM_Msk /*!< AM-PM notation > */ +#define RTC_TSTR_HT_Pos (20U) +#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */ +#define RTC_TSTR_HT RTC_TSTR_HT_Msk +#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */ +#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */ +#define RTC_TSTR_HU_Pos (16U) +#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_TSTR_HU RTC_TSTR_HU_Msk +#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */ +#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */ +#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */ +#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */ +#define RTC_TSTR_MNT_Pos (12U) +#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk +#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_TSTR_MNU_Pos (8U) +#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk +#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_TSTR_ST_Pos (4U) +#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */ +#define RTC_TSTR_ST RTC_TSTR_ST_Msk +#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */ +#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */ +#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */ +#define RTC_TSTR_SU_Pos (0U) +#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */ +#define RTC_TSTR_SU RTC_TSTR_SU_Msk +#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */ +#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */ +#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */ +#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSDR register *****************/ +#define RTC_TSDR_WDU_Pos (13U) +#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */ +#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk /*!< Week day units > */ +#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */ +#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */ +#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */ +#define RTC_TSDR_MT_Pos (12U) +#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */ +#define RTC_TSDR_MT RTC_TSDR_MT_Msk +#define RTC_TSDR_MU_Pos (8U) +#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */ +#define RTC_TSDR_MU RTC_TSDR_MU_Msk +#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */ +#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */ +#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */ +#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */ +#define RTC_TSDR_DT_Pos (4U) +#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */ +#define RTC_TSDR_DT RTC_TSDR_DT_Msk +#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */ +#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */ +#define RTC_TSDR_DU_Pos (0U) +#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */ +#define RTC_TSDR_DU RTC_TSDR_DU_Msk +#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */ +#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */ +#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */ +#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSSSR register ****************/ +#define RTC_TSSSR_SS_Pos (0U) +#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */ +#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk /*!< Sub second value > */ + +/******************** Bits definition for RTC_ALRMAR register ***************/ +#define RTC_ALRMAR_MSK4_Pos (31U) +#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk +#define RTC_ALRMAR_WDSEL_Pos (30U) +#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk +#define RTC_ALRMAR_DT_Pos (28U) +#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk +#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMAR_DU_Pos (24U) +#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk +#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMAR_MSK3_Pos (23U) +#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk +#define RTC_ALRMAR_PM_Pos (22U) +#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk +#define RTC_ALRMAR_HT_Pos (20U) +#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk +#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMAR_HU_Pos (16U) +#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk +#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMAR_MSK2_Pos (15U) +#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk +#define RTC_ALRMAR_MNT_Pos (12U) +#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk +#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMAR_MNU_Pos (8U) +#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk +#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMAR_MSK1_Pos (7U) +#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk +#define RTC_ALRMAR_ST_Pos (4U) +#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk +#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMAR_SU_Pos (0U) +#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk +#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMASSR_MASKSS_Pos (24U) +#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk +#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMASSR_SS_Pos (0U) +#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk + +/******************** Bits definition for RTC_ALRMBR register ***************/ +#define RTC_ALRMBR_MSK4_Pos (31U) +#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk +#define RTC_ALRMBR_WDSEL_Pos (30U) +#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk +#define RTC_ALRMBR_DT_Pos (28U) +#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk +#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMBR_DU_Pos (24U) +#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk +#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBR_MSK3_Pos (23U) +#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk +#define RTC_ALRMBR_PM_Pos (22U) +#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk +#define RTC_ALRMBR_HT_Pos (20U) +#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk +#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMBR_HU_Pos (16U) +#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk +#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMBR_MSK2_Pos (15U) +#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk +#define RTC_ALRMBR_MNT_Pos (12U) +#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk +#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMBR_MNU_Pos (8U) +#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk +#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMBR_MSK1_Pos (7U) +#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk +#define RTC_ALRMBR_ST_Pos (4U) +#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk +#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMBR_SU_Pos (0U) +#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk +#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMBSSR_MASKSS_Pos (24U) +#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk +#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBSSR_SS_Pos (0U) +#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk + +/******************** Bits definition for RTC_SR register *******************/ +#define RTC_SR_ITSF_Pos (5U) +#define RTC_SR_ITSF_Msk (0x1UL << RTC_SR_ITSF_Pos) /*!< 0x00000020 */ +#define RTC_SR_ITSF RTC_SR_ITSF_Msk +#define RTC_SR_TSOVF_Pos (4U) +#define RTC_SR_TSOVF_Msk (0x1UL << RTC_SR_TSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SR_TSOVF RTC_SR_TSOVF_Msk /*!< Timestamp overflow flag > */ +#define RTC_SR_TSF_Pos (3U) +#define RTC_SR_TSF_Msk (0x1UL << RTC_SR_TSF_Pos) /*!< 0x00000008 */ +#define RTC_SR_TSF RTC_SR_TSF_Msk /*!< Timestamp flag > */ +#define RTC_SR_WUTF_Pos (2U) +#define RTC_SR_WUTF_Msk (0x1UL << RTC_SR_WUTF_Pos) /*!< 0x00000004 */ +#define RTC_SR_WUTF RTC_SR_WUTF_Msk /*!< Wakeup timer flag > */ +#define RTC_SR_ALRBF_Pos (1U) +#define RTC_SR_ALRBF_Msk (0x1UL << RTC_SR_ALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SR_ALRBF RTC_SR_ALRBF_Msk +#define RTC_SR_ALRAF_Pos (0U) +#define RTC_SR_ALRAF_Msk (0x1UL << RTC_SR_ALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SR_ALRAF RTC_SR_ALRAF_Msk + +/******************** Bits definition for RTC_MISR register *****************/ +#define RTC_MISR_ITSMF_Pos (5U) +#define RTC_MISR_ITSMF_Msk (0x1UL << RTC_MISR_ITSMF_Pos) /*!< 0x00000020 */ +#define RTC_MISR_ITSMF RTC_MISR_ITSMF_Msk +#define RTC_MISR_TSOVMF_Pos (4U) +#define RTC_MISR_TSOVMF_Msk (0x1UL << RTC_MISR_TSOVMF_Pos) /*!< 0x00000010 */ +#define RTC_MISR_TSOVMF RTC_MISR_TSOVMF_Msk /*!< Timestamp overflow masked flag > */ +#define RTC_MISR_TSMF_Pos (3U) +#define RTC_MISR_TSMF_Msk (0x1UL << RTC_MISR_TSMF_Pos) /*!< 0x00000008 */ +#define RTC_MISR_TSMF RTC_MISR_TSMF_Msk /*!< Timestamp masked flag > */ +#define RTC_MISR_WUTMF_Pos (2U) +#define RTC_MISR_WUTMF_Msk (0x1UL << RTC_MISR_WUTMF_Pos) /*!< 0x00000004 */ +#define RTC_MISR_WUTMF RTC_MISR_WUTMF_Msk /*!< Wakeup timer masked flag > */ +#define RTC_MISR_ALRBMF_Pos (1U) +#define RTC_MISR_ALRBMF_Msk (0x1UL << RTC_MISR_ALRBMF_Pos) /*!< 0x00000002 */ +#define RTC_MISR_ALRBMF RTC_MISR_ALRBMF_Msk +#define RTC_MISR_ALRAMF_Pos (0U) +#define RTC_MISR_ALRAMF_Msk (0x1UL << RTC_MISR_ALRAMF_Pos) /*!< 0x00000001 */ +#define RTC_MISR_ALRAMF RTC_MISR_ALRAMF_Msk + +/******************** Bits definition for RTC_SCR register ******************/ +#define RTC_SCR_CITSF_Pos (5U) +#define RTC_SCR_CITSF_Msk (0x1UL << RTC_SCR_CITSF_Pos) /*!< 0x00000020 */ +#define RTC_SCR_CITSF RTC_SCR_CITSF_Msk +#define RTC_SCR_CTSOVF_Pos (4U) +#define RTC_SCR_CTSOVF_Msk (0x1UL << RTC_SCR_CTSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SCR_CTSOVF RTC_SCR_CTSOVF_Msk /*!< Clear timestamp overflow flag > */ +#define RTC_SCR_CTSF_Pos (3U) +#define RTC_SCR_CTSF_Msk (0x1UL << RTC_SCR_CTSF_Pos) /*!< 0x00000008 */ +#define RTC_SCR_CTSF RTC_SCR_CTSF_Msk /*!< Clear timestamp flag > */ +#define RTC_SCR_CWUTF_Pos (2U) +#define RTC_SCR_CWUTF_Msk (0x1UL << RTC_SCR_CWUTF_Pos) /*!< 0x00000004 */ +#define RTC_SCR_CWUTF RTC_SCR_CWUTF_Msk /*!< Clear wakeup timer flag > */ +#define RTC_SCR_CALRBF_Pos (1U) +#define RTC_SCR_CALRBF_Msk (0x1UL << RTC_SCR_CALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SCR_CALRBF RTC_SCR_CALRBF_Msk +#define RTC_SCR_CALRAF_Pos (0U) +#define RTC_SCR_CALRAF_Msk (0x1UL << RTC_SCR_CALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SCR_CALRAF RTC_SCR_CALRAF_Msk + +/******************************************************************************/ +/* */ +/* Tamper and backup register (TAMP) */ +/* */ +/******************************************************************************/ +/******************** Bits definition for TAMP_CR1 register *****************/ +#define TAMP_CR1_TAMP1E_Pos (0U) +#define TAMP_CR1_TAMP1E_Msk (0x1UL << TAMP_CR1_TAMP1E_Pos) /*!< 0x00000001 */ +#define TAMP_CR1_TAMP1E TAMP_CR1_TAMP1E_Msk +#define TAMP_CR1_TAMP2E_Pos (1U) +#define TAMP_CR1_TAMP2E_Msk (0x1UL << TAMP_CR1_TAMP2E_Pos) /*!< 0x00000002 */ +#define TAMP_CR1_TAMP2E TAMP_CR1_TAMP2E_Msk +#define TAMP_CR1_ITAMP3E_Pos (18U) +#define TAMP_CR1_ITAMP3E_Msk (0x1UL << TAMP_CR1_ITAMP3E_Pos) /*!< 0x00040000 */ +#define TAMP_CR1_ITAMP3E TAMP_CR1_ITAMP3E_Msk +#define TAMP_CR1_ITAMP4E_Pos (19U) +#define TAMP_CR1_ITAMP4E_Msk (0x1UL << TAMP_CR1_ITAMP4E_Pos) /*!< 0x00080000 */ +#define TAMP_CR1_ITAMP4E TAMP_CR1_ITAMP4E_Msk +#define TAMP_CR1_ITAMP5E_Pos (20U) +#define TAMP_CR1_ITAMP5E_Msk (0x1UL << TAMP_CR1_ITAMP5E_Pos) /*!< 0x00100000 */ +#define TAMP_CR1_ITAMP5E TAMP_CR1_ITAMP5E_Msk +#define TAMP_CR1_ITAMP6E_Pos (21U) +#define TAMP_CR1_ITAMP6E_Msk (0x1UL << TAMP_CR1_ITAMP6E_Pos) /*!< 0x00200000 */ +#define TAMP_CR1_ITAMP6E TAMP_CR1_ITAMP6E_Msk + +/******************** Bits definition for TAMP_CR2 register *****************/ +#define TAMP_CR2_TAMP1NOERASE_Pos (0U) +#define TAMP_CR2_TAMP1NOERASE_Msk (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos) /*!< 0x00000001 */ +#define TAMP_CR2_TAMP1NOERASE TAMP_CR2_TAMP1NOERASE_Msk +#define TAMP_CR2_TAMP2NOERASE_Pos (1U) +#define TAMP_CR2_TAMP2NOERASE_Msk (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos) /*!< 0x00000002 */ +#define TAMP_CR2_TAMP2NOERASE TAMP_CR2_TAMP2NOERASE_Msk +#define TAMP_CR2_TAMP1MSK_Pos (16U) +#define TAMP_CR2_TAMP1MSK_Msk (0x1UL << TAMP_CR2_TAMP1MSK_Pos) /*!< 0x00010000 */ +#define TAMP_CR2_TAMP1MSK TAMP_CR2_TAMP1MSK_Msk +#define TAMP_CR2_TAMP2MSK_Pos (17U) +#define TAMP_CR2_TAMP2MSK_Msk (0x1UL << TAMP_CR2_TAMP2MSK_Pos) /*!< 0x00020000 */ +#define TAMP_CR2_TAMP2MSK TAMP_CR2_TAMP2MSK_Msk +#define TAMP_CR2_TAMP1TRG_Pos (24U) +#define TAMP_CR2_TAMP1TRG_Msk (0x1UL << TAMP_CR2_TAMP1TRG_Pos) /*!< 0x01000000 */ +#define TAMP_CR2_TAMP1TRG TAMP_CR2_TAMP1TRG_Msk +#define TAMP_CR2_TAMP2TRG_Pos (25U) +#define TAMP_CR2_TAMP2TRG_Msk (0x1UL << TAMP_CR2_TAMP2TRG_Pos) /*!< 0x02000000 */ +#define TAMP_CR2_TAMP2TRG TAMP_CR2_TAMP2TRG_Msk + +/******************** Bits definition for TAMP_FLTCR register ***************/ +#define TAMP_FLTCR_TAMPFREQ_0 0x00000001U +#define TAMP_FLTCR_TAMPFREQ_1 0x00000002U +#define TAMP_FLTCR_TAMPFREQ_2 0x00000004U +#define TAMP_FLTCR_TAMPFREQ_Pos (0U) +#define TAMP_FLTCR_TAMPFREQ_Msk (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos) /*!< 0x00000007 */ +#define TAMP_FLTCR_TAMPFREQ TAMP_FLTCR_TAMPFREQ_Msk +#define TAMP_FLTCR_TAMPFLT_0 0x00000008U +#define TAMP_FLTCR_TAMPFLT_1 0x00000010U +#define TAMP_FLTCR_TAMPFLT_Pos (3U) +#define TAMP_FLTCR_TAMPFLT_Msk (0x3UL << TAMP_FLTCR_TAMPFLT_Pos) /*!< 0x00000018 */ +#define TAMP_FLTCR_TAMPFLT TAMP_FLTCR_TAMPFLT_Msk +#define TAMP_FLTCR_TAMPPRCH_0 0x00000020U +#define TAMP_FLTCR_TAMPPRCH_1 0x00000040U +#define TAMP_FLTCR_TAMPPRCH_Pos (5U) +#define TAMP_FLTCR_TAMPPRCH_Msk (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos) /*!< 0x00000060 */ +#define TAMP_FLTCR_TAMPPRCH TAMP_FLTCR_TAMPPRCH_Msk +#define TAMP_FLTCR_TAMPPUDIS_Pos (7U) +#define TAMP_FLTCR_TAMPPUDIS_Msk (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos) /*!< 0x00000080 */ +#define TAMP_FLTCR_TAMPPUDIS TAMP_FLTCR_TAMPPUDIS_Msk + +/******************** Bits definition for TAMP_IER register *****************/ +#define TAMP_IER_TAMP1IE_Pos (0U) +#define TAMP_IER_TAMP1IE_Msk (0x1UL << TAMP_IER_TAMP1IE_Pos) /*!< 0x00000001 */ +#define TAMP_IER_TAMP1IE TAMP_IER_TAMP1IE_Msk +#define TAMP_IER_TAMP2IE_Pos (1U) +#define TAMP_IER_TAMP2IE_Msk (0x1UL << TAMP_IER_TAMP2IE_Pos) /*!< 0x00000002 */ +#define TAMP_IER_TAMP2IE TAMP_IER_TAMP2IE_Msk +#define TAMP_IER_ITAMP3IE_Pos (18U) +#define TAMP_IER_ITAMP3IE_Msk (0x1UL << TAMP_IER_ITAMP3IE_Pos) /*!< 0x00040000 */ +#define TAMP_IER_ITAMP3IE TAMP_IER_ITAMP3IE_Msk +#define TAMP_IER_ITAMP4IE_Pos (19U) +#define TAMP_IER_ITAMP4IE_Msk (0x1UL << TAMP_IER_ITAMP4IE_Pos) /*!< 0x00080000 */ +#define TAMP_IER_ITAMP4IE TAMP_IER_ITAMP4IE_Msk +#define TAMP_IER_ITAMP5IE_Pos (20U) +#define TAMP_IER_ITAMP5IE_Msk (0x1UL << TAMP_IER_ITAMP5IE_Pos) /*!< 0x00100000 */ +#define TAMP_IER_ITAMP5IE TAMP_IER_ITAMP5IE_Msk +#define TAMP_IER_ITAMP6IE_Pos (21U) +#define TAMP_IER_ITAMP6IE_Msk (0x1UL << TAMP_IER_ITAMP6IE_Pos) /*!< 0x00200000 */ +#define TAMP_IER_ITAMP6IE TAMP_IER_ITAMP6IE_Msk + +/******************** Bits definition for TAMP_SR register ******************/ +#define TAMP_SR_TAMP1F_Pos (0U) +#define TAMP_SR_TAMP1F_Msk (0x1UL << TAMP_SR_TAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SR_TAMP1F TAMP_SR_TAMP1F_Msk +#define TAMP_SR_TAMP2F_Pos (1U) +#define TAMP_SR_TAMP2F_Msk (0x1UL << TAMP_SR_TAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SR_TAMP2F TAMP_SR_TAMP2F_Msk +#define TAMP_SR_ITAMP3F_Pos (18U) +#define TAMP_SR_ITAMP3F_Msk (0x1UL << TAMP_SR_ITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SR_ITAMP3F TAMP_SR_ITAMP3F_Msk +#define TAMP_SR_ITAMP4F_Pos (19U) +#define TAMP_SR_ITAMP4F_Msk (0x1UL << TAMP_SR_ITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SR_ITAMP4F TAMP_SR_ITAMP4F_Msk +#define TAMP_SR_ITAMP5F_Pos (20U) +#define TAMP_SR_ITAMP5F_Msk (0x1UL << TAMP_SR_ITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SR_ITAMP5F TAMP_SR_ITAMP5F_Msk +#define TAMP_SR_ITAMP6F_Pos (21U) +#define TAMP_SR_ITAMP6F_Msk (0x1UL << TAMP_SR_ITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SR_ITAMP6F TAMP_SR_ITAMP6F_Msk + +/******************** Bits definition for TAMP_MISR register ****************/ +#define TAMP_MISR_TAMP1MF_Pos (0U) +#define TAMP_MISR_TAMP1MF_Msk (0x1UL << TAMP_MISR_TAMP1MF_Pos) /*!< 0x00000001 */ +#define TAMP_MISR_TAMP1MF TAMP_MISR_TAMP1MF_Msk +#define TAMP_MISR_TAMP2MF_Pos (1U) +#define TAMP_MISR_TAMP2MF_Msk (0x1UL << TAMP_MISR_TAMP2MF_Pos) /*!< 0x00000002 */ +#define TAMP_MISR_TAMP2MF TAMP_MISR_TAMP2MF_Msk +#define TAMP_MISR_ITAMP3MF_Pos (18U) +#define TAMP_MISR_ITAMP3MF_Msk (0x1UL << TAMP_MISR_ITAMP3MF_Pos) /*!< 0x00040000 */ +#define TAMP_MISR_ITAMP3MF TAMP_MISR_ITAMP3MF_Msk +#define TAMP_MISR_ITAMP4MF_Pos (19U) +#define TAMP_MISR_ITAMP4MF_Msk (0x1UL << TAMP_MISR_ITAMP4MF_Pos) /*!< 0x00080000 */ +#define TAMP_MISR_ITAMP4MF TAMP_MISR_ITAMP4MF_Msk +#define TAMP_MISR_ITAMP5MF_Pos (20U) +#define TAMP_MISR_ITAMP5MF_Msk (0x1UL << TAMP_MISR_ITAMP5MF_Pos) /*!< 0x00100000 */ +#define TAMP_MISR_ITAMP5MF TAMP_MISR_ITAMP5MF_Msk +#define TAMP_MISR_ITAMP6MF_Pos (21U) +#define TAMP_MISR_ITAMP6MF_Msk (0x1UL << TAMP_MISR_ITAMP6MF_Pos) /*!< 0x00200000 */ +#define TAMP_MISR_ITAMP6MF TAMP_MISR_ITAMP6MF_Msk + +/******************** Bits definition for TAMP_SCR register *****************/ +#define TAMP_SCR_CTAMP1F_Pos (0U) +#define TAMP_SCR_CTAMP1F_Msk (0x1UL << TAMP_SCR_CTAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SCR_CTAMP1F TAMP_SCR_CTAMP1F_Msk +#define TAMP_SCR_CTAMP2F_Pos (1U) +#define TAMP_SCR_CTAMP2F_Msk (0x1UL << TAMP_SCR_CTAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SCR_CTAMP2F TAMP_SCR_CTAMP2F_Msk +#define TAMP_SCR_CITAMP3F_Pos (18U) +#define TAMP_SCR_CITAMP3F_Msk (0x1UL << TAMP_SCR_CITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SCR_CITAMP3F TAMP_SCR_CITAMP3F_Msk +#define TAMP_SCR_CITAMP4F_Pos (19U) +#define TAMP_SCR_CITAMP4F_Msk (0x1UL << TAMP_SCR_CITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SCR_CITAMP4F TAMP_SCR_CITAMP4F_Msk +#define TAMP_SCR_CITAMP5F_Pos (20U) +#define TAMP_SCR_CITAMP5F_Msk (0x1UL << TAMP_SCR_CITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SCR_CITAMP5F TAMP_SCR_CITAMP5F_Msk +#define TAMP_SCR_CITAMP6F_Pos (21U) +#define TAMP_SCR_CITAMP6F_Msk (0x1UL << TAMP_SCR_CITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SCR_CITAMP6F TAMP_SCR_CITAMP6F_Msk + +/******************** Bits definition for TAMP_BKP0R register ***************/ +#define TAMP_BKP0R_Pos (0U) +#define TAMP_BKP0R_Msk (0xFFFFFFFFUL << TAMP_BKP0R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP0R TAMP_BKP0R_Msk + +/******************** Bits definition for TAMP_BKP1R register ***************/ +#define TAMP_BKP1R_Pos (0U) +#define TAMP_BKP1R_Msk (0xFFFFFFFFUL << TAMP_BKP1R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP1R TAMP_BKP1R_Msk + +/******************** Bits definition for TAMP_BKP2R register ***************/ +#define TAMP_BKP2R_Pos (0U) +#define TAMP_BKP2R_Msk (0xFFFFFFFFUL << TAMP_BKP2R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP2R TAMP_BKP2R_Msk + +/******************** Bits definition for TAMP_BKP3R register ***************/ +#define TAMP_BKP3R_Pos (0U) +#define TAMP_BKP3R_Msk (0xFFFFFFFFUL << TAMP_BKP3R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP3R TAMP_BKP3R_Msk + +/******************** Bits definition for TAMP_BKP4R register ***************/ +#define TAMP_BKP4R_Pos (0U) +#define TAMP_BKP4R_Msk (0xFFFFFFFFUL << TAMP_BKP4R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP4R TAMP_BKP4R_Msk + +/******************************************************************************/ +/* */ +/* Serial Peripheral Interface (SPI) */ +/* */ +/******************************************************************************/ +/* + * @brief Specific device feature definitions (not present on all devices in the STM32G0 series) + */ +#define SPI_I2S_SUPPORT /*!< I2S support */ + +/******************* Bit definition for SPI_CR1 register ********************/ +#define SPI_CR1_CPHA_Pos (0U) +#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */ +#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*! exti[16] Interrupt */ +#define SYSCFG_ITLINE2_SR_TAMPER_Pos (0U) +#define SYSCFG_ITLINE2_SR_TAMPER_Msk (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE2_SR_TAMPER SYSCFG_ITLINE2_SR_TAMPER_Msk /*!< TAMPER -> exti[21] interrupt */ +#define SYSCFG_ITLINE2_SR_RTC_Pos (1U) +#define SYSCFG_ITLINE2_SR_RTC_Msk (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE2_SR_RTC SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos (0U) +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC SYSCFG_ITLINE3_SR_FLASH_ECC_Msk /*!< Flash ITF ECC interrupt */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos (1U) +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF SYSCFG_ITLINE3_SR_FLASH_ITF_Msk /*!< FLASH ITF interrupt */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos (0U) +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL SYSCFG_ITLINE4_SR_CLK_CTRL_Msk /*!< RCC interrupt */ +#define SYSCFG_ITLINE5_SR_EXTI0_Pos (0U) +#define SYSCFG_ITLINE5_SR_EXTI0_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE5_SR_EXTI0 SYSCFG_ITLINE5_SR_EXTI0_Msk /*!< External Interrupt 0 */ +#define SYSCFG_ITLINE5_SR_EXTI1_Pos (1U) +#define SYSCFG_ITLINE5_SR_EXTI1_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE5_SR_EXTI1 SYSCFG_ITLINE5_SR_EXTI1_Msk /*!< External Interrupt 1 */ +#define SYSCFG_ITLINE6_SR_EXTI2_Pos (0U) +#define SYSCFG_ITLINE6_SR_EXTI2_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE6_SR_EXTI2 SYSCFG_ITLINE6_SR_EXTI2_Msk /*!< External Interrupt 2 */ +#define SYSCFG_ITLINE6_SR_EXTI3_Pos (1U) +#define SYSCFG_ITLINE6_SR_EXTI3_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE6_SR_EXTI3 SYSCFG_ITLINE6_SR_EXTI3_Msk /*!< External Interrupt 3 */ +#define SYSCFG_ITLINE7_SR_EXTI4_Pos (0U) +#define SYSCFG_ITLINE7_SR_EXTI4_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE7_SR_EXTI4 SYSCFG_ITLINE7_SR_EXTI4_Msk /*!< External Interrupt 4 */ +#define SYSCFG_ITLINE7_SR_EXTI5_Pos (1U) +#define SYSCFG_ITLINE7_SR_EXTI5_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE7_SR_EXTI5 SYSCFG_ITLINE7_SR_EXTI5_Msk /*!< External Interrupt 5 */ +#define SYSCFG_ITLINE7_SR_EXTI6_Pos (2U) +#define SYSCFG_ITLINE7_SR_EXTI6_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE7_SR_EXTI6 SYSCFG_ITLINE7_SR_EXTI6_Msk /*!< External Interrupt 6 */ +#define SYSCFG_ITLINE7_SR_EXTI7_Pos (3U) +#define SYSCFG_ITLINE7_SR_EXTI7_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE7_SR_EXTI7 SYSCFG_ITLINE7_SR_EXTI7_Msk /*!< External Interrupt 7 */ +#define SYSCFG_ITLINE7_SR_EXTI8_Pos (4U) +#define SYSCFG_ITLINE7_SR_EXTI8_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE7_SR_EXTI8 SYSCFG_ITLINE7_SR_EXTI8_Msk /*!< External Interrupt 8 */ +#define SYSCFG_ITLINE7_SR_EXTI9_Pos (5U) +#define SYSCFG_ITLINE7_SR_EXTI9_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */ +#define SYSCFG_ITLINE7_SR_EXTI9 SYSCFG_ITLINE7_SR_EXTI9_Msk /*!< External Interrupt 9 */ +#define SYSCFG_ITLINE7_SR_EXTI10_Pos (6U) +#define SYSCFG_ITLINE7_SR_EXTI10_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */ +#define SYSCFG_ITLINE7_SR_EXTI10 SYSCFG_ITLINE7_SR_EXTI10_Msk /*!< External Interrupt 10 */ +#define SYSCFG_ITLINE7_SR_EXTI11_Pos (7U) +#define SYSCFG_ITLINE7_SR_EXTI11_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */ +#define SYSCFG_ITLINE7_SR_EXTI11 SYSCFG_ITLINE7_SR_EXTI11_Msk /*!< External Interrupt 11 */ +#define SYSCFG_ITLINE7_SR_EXTI12_Pos (8U) +#define SYSCFG_ITLINE7_SR_EXTI12_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */ +#define SYSCFG_ITLINE7_SR_EXTI12 SYSCFG_ITLINE7_SR_EXTI12_Msk /*!< External Interrupt 12 */ +#define SYSCFG_ITLINE7_SR_EXTI13_Pos (9U) +#define SYSCFG_ITLINE7_SR_EXTI13_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */ +#define SYSCFG_ITLINE7_SR_EXTI13 SYSCFG_ITLINE7_SR_EXTI13_Msk /*!< External Interrupt 13 */ +#define SYSCFG_ITLINE7_SR_EXTI14_Pos (10U) +#define SYSCFG_ITLINE7_SR_EXTI14_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */ +#define SYSCFG_ITLINE7_SR_EXTI14 SYSCFG_ITLINE7_SR_EXTI14_Msk /*!< External Interrupt 14 */ +#define SYSCFG_ITLINE7_SR_EXTI15_Pos (11U) +#define SYSCFG_ITLINE7_SR_EXTI15_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */ +#define SYSCFG_ITLINE7_SR_EXTI15 SYSCFG_ITLINE7_SR_EXTI15_Msk /*!< External Interrupt 15 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos (0U) +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1 SYSCFG_ITLINE9_SR_DMA1_CH1_Msk /*!< DMA1 Channel 1 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos (0U) +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2 SYSCFG_ITLINE10_SR_DMA1_CH2_Msk /*!< DMA1 Channel 2 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos (1U) +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3 SYSCFG_ITLINE10_SR_DMA1_CH3_Msk /*!< DMA2 Channel 3 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos (0U) +#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE11_SR_DMAMUX1 SYSCFG_ITLINE11_SR_DMAMUX1_Msk /*!< DMAMUX Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4 SYSCFG_ITLINE11_SR_DMA1_CH4_Msk /*!< DMA1 Channel 4 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos (2U) +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5 SYSCFG_ITLINE11_SR_DMA1_CH5_Msk /*!< DMA1 Channel 5 Interrupt */ +#define SYSCFG_ITLINE12_SR_ADC_Pos (0U) +#define SYSCFG_ITLINE12_SR_ADC_Msk (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE12_SR_ADC SYSCFG_ITLINE12_SR_ADC_Msk /*!< ADC Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos (0U) +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU SYSCFG_ITLINE13_SR_TIM1_CCU_Msk /*!< TIM1 CCU Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos (1U) +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG SYSCFG_ITLINE13_SR_TIM1_TRG_Msk /*!< TIM1 TRG Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos (2U) +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD SYSCFG_ITLINE13_SR_TIM1_UPD_Msk /*!< TIM1 UPD Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos (3U) +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK SYSCFG_ITLINE13_SR_TIM1_BRK_Msk /*!< TIM1 BRK Interrupt */ +#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos (0U) +#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE14_SR_TIM1_CC SYSCFG_ITLINE14_SR_TIM1_CC_Msk /*!< TIM1 CC Interrupt */ +#define SYSCFG_ITLINE15_SR_TIM2_GLB_Pos (0U) +#define SYSCFG_ITLINE15_SR_TIM2_GLB_Msk (0x1UL << SYSCFG_ITLINE15_SR_TIM2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE15_SR_TIM2_GLB SYSCFG_ITLINE15_SR_TIM2_GLB_Msk /*!< TIM2 GLB Interrupt */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos (0U) +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB SYSCFG_ITLINE16_SR_TIM3_GLB_Msk /*!< TIM3 GLB Interrupt */ +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos (2U) +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk (0x1UL << SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk /*!< LPTIM1 -> exti[29] Interrupt */ +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos (1U) +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk (0x1UL << SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk /*!< LPTIM2 -> exti[30] Interrupt */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos (0U) +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos (0U) +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos (0U) +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos (0U) +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB SYSCFG_ITLINE23_SR_I2C1_GLB_Msk /*!< I2C1 GLB Interrupt -> exti[23] */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos (0U) +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB SYSCFG_ITLINE24_SR_I2C2_GLB_Msk /*!< I2C2 GLB Interrupt -> exti[22]*/ +#define SYSCFG_ITLINE25_SR_SPI1_Pos (0U) +#define SYSCFG_ITLINE25_SR_SPI1_Msk (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE25_SR_SPI1 SYSCFG_ITLINE25_SR_SPI1_Msk /*!< SPI1 Interrupt */ +#define SYSCFG_ITLINE26_SR_SPI2_Pos (0U) +#define SYSCFG_ITLINE26_SR_SPI2_Msk (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE26_SR_SPI2 SYSCFG_ITLINE26_SR_SPI2_Msk /*!< SPI2 Interrupt */ +#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos (0U) +#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE27_SR_USART1_GLB SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */ +#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos (0U) +#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE28_SR_USART2_GLB SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */ +#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos (2U) +#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE29_SR_LPUART1_GLB SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk /*!< LPUART1 GLB Interrupt -> exti[28] */ +#define SYSCFG_ITLINE31_SR_RNG_Pos (0U) +#define SYSCFG_ITLINE31_SR_RNG_Msk (0x1UL << SYSCFG_ITLINE31_SR_RNG_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE31_SR_RNG SYSCFG_ITLINE31_SR_RNG_Msk /*!< RNG Interrupt */ +#define SYSCFG_ITLINE31_SR_AES_Pos (1U) +#define SYSCFG_ITLINE31_SR_AES_Msk (0x1UL << SYSCFG_ITLINE31_SR_AES_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE31_SR_AES SYSCFG_ITLINE31_SR_AES_Msk /*!< AES Interrupt */ + +/******************************************************************************/ +/* */ +/* TIM */ +/* */ +/******************************************************************************/ +/******************* Bit definition for TIM_CR1 register ********************/ +#define TIM_CR1_CEN_Pos (0U) +#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */ +#define TIM_CR1_CEN TIM_CR1_CEN_Msk /*! + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ +typedef struct +{ + __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR1; /*!< ADC configuration register 1, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR; /*!< ADC sampling time register, Address offset: 0x14 */ + uint32_t RESERVED1; /*!< Reserved, 0x18 */ + uint32_t RESERVED2; /*!< Reserved, 0x1C */ + __IO uint32_t AWD1TR; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ + __IO uint32_t AWD2TR; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */ + __IO uint32_t CHSELR; /*!< ADC group regular sequencer register, Address offset: 0x28 */ + __IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x2C */ + uint32_t RESERVED3[4]; /*!< Reserved, 0x30 - 0x3C */ + __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ + uint32_t RESERVED4[23];/*!< Reserved, 0x44 - 0x9C */ + __IO uint32_t AWD2CR; /*!< ADC analog watchdog 2 configuration register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 configuration register, Address offset: 0xA4 */ + uint32_t RESERVED5[3]; /*!< Reserved, 0xA8 - 0xB0 */ + __IO uint32_t CALFACT; /*!< ADC Calibration factor register, Address offset: 0xB4 */ +} ADC_TypeDef; + +typedef struct +{ + __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ +} ADC_Common_TypeDef; + +/* Legacy registers naming */ +#define TR1 AWD1TR +#define TR2 AWD2TR +#define TR3 AWD3TR + + + + +/** + * @brief CRC calculation unit + */ +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED1; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + + +/** + * @brief Debug MCU + */ +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug configuration register, Address offset: 0x04 */ + __IO uint32_t APBFZ1; /*!< Debug APB freeze register 1, Address offset: 0x08 */ + __IO uint32_t APBFZ2; /*!< Debug APB freeze register 2, Address offset: 0x0C */ +} DBG_TypeDef; + +/** + * @brief DMA Controller + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} DMA_TypeDef; + +/** + * @brief DMA Multiplexer + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register Address offset: 0x0004 * (channel x) */ +}DMAMUX_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< DMA Channel Status Register Address offset: 0x0080 */ + __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register Address offset: 0x0084 */ +}DMAMUX_ChannelStatus_TypeDef; + +typedef struct +{ + __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register Address offset: 0x0100 + 0x0004 * (Req Gen x) */ +}DMAMUX_RequestGen_TypeDef; + +typedef struct +{ + __IO uint32_t RGSR; /*!< DMA Request Generator Status Register Address offset: 0x0140 */ + __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register Address offset: 0x0144 */ +}DMAMUX_RequestGenStatus_TypeDef; + +/** + * @brief Asynch Interrupt/Event Controller (EXTI) + */ +typedef struct +{ + __IO uint32_t RTSR1; /*!< EXTI Rising Trigger Selection Register 1, Address offset: 0x00 */ + __IO uint32_t FTSR1; /*!< EXTI Falling Trigger Selection Register 1, Address offset: 0x04 */ + __IO uint32_t SWIER1; /*!< EXTI Software Interrupt event Register 1, Address offset: 0x08 */ + __IO uint32_t RPR1; /*!< EXTI Rising Pending Register 1, Address offset: 0x0C */ + __IO uint32_t FPR1; /*!< EXTI Falling Pending Register 1, Address offset: 0x10 */ + uint32_t RESERVED1[3]; /*!< Reserved 1, 0x14 -- 0x1C */ + uint32_t RESERVED2[5]; /*!< Reserved 2, 0x20 -- 0x30 */ + uint32_t RESERVED3[11]; /*!< Reserved 3, 0x34 -- 0x5C */ + __IO uint32_t EXTICR[4]; /*!< EXTI External Interrupt Configuration Register, 0x60 -- 0x6C */ + uint32_t RESERVED4[4]; /*!< Reserved 4, 0x70 -- 0x7C */ + __IO uint32_t IMR1; /*!< EXTI Interrupt Mask Register 1, Address offset: 0x80 */ + __IO uint32_t EMR1; /*!< EXTI Event Mask Register 1, Address offset: 0x84 */ +} EXTI_TypeDef; + +/** + * @brief FLASH Registers + */ +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH Access Control register, Address offset: 0x00 */ + uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x04 */ + __IO uint32_t KEYR; /*!< FLASH Key register, Address offset: 0x08 */ + __IO uint32_t OPTKEYR; /*!< FLASH Option Key register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< FLASH Status register, Address offset: 0x10 */ + __IO uint32_t CR; /*!< FLASH Control register, Address offset: 0x14 */ + __IO uint32_t ECCR; /*!< FLASH ECC register, Address offset: 0x18 */ + uint32_t RESERVED2; /*!< Reserved2, Address offset: 0x1C */ + __IO uint32_t OPTR; /*!< FLASH Option register, Address offset: 0x20 */ + __IO uint32_t PCROP1ASR; /*!< FLASH Bank PCROP area A Start address register, Address offset: 0x24 */ + __IO uint32_t PCROP1AER; /*!< FLASH Bank PCROP area A End address register, Address offset: 0x28 */ + __IO uint32_t WRP1AR; /*!< FLASH Bank WRP area A address register, Address offset: 0x2C */ + __IO uint32_t WRP1BR; /*!< FLASH Bank WRP area B address register, Address offset: 0x30 */ + __IO uint32_t PCROP1BSR; /*!< FLASH Bank PCROP area B Start address register, Address offset: 0x34 */ + __IO uint32_t PCROP1BER; /*!< FLASH Bank PCROP area B End address register, Address offset: 0x38 */ +} FLASH_TypeDef; + +/** + * @brief General Purpose I/O + */ +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ + __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */ +} GPIO_TypeDef; + + +/** + * @brief Inter-integrated Circuit Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + + + +/** + * @brief Power Control + */ +typedef struct +{ + __IO uint32_t CR1; /*!< PWR Power Control Register 1, Address offset: 0x00 */ + uint32_t RESERVED0; /*!< Reserved, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< PWR Power Control Register 3, Address offset: 0x08 */ + __IO uint32_t CR4; /*!< PWR Power Control Register 4, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< PWR Power Status Register 1, Address offset: 0x10 */ + __IO uint32_t SR2; /*!< PWR Power Status Register 2, Address offset: 0x14 */ + __IO uint32_t SCR; /*!< PWR Power Status Clear Register, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t PUCRA; /*!< PWR Pull-Up Control Register of port A, Address offset: 0x20 */ + __IO uint32_t PDCRA; /*!< PWR Pull-Down Control Register of port A, Address offset: 0x24 */ + __IO uint32_t PUCRB; /*!< PWR Pull-Up Control Register of port B, Address offset: 0x28 */ + __IO uint32_t PDCRB; /*!< PWR Pull-Down Control Register of port B, Address offset: 0x2C */ + __IO uint32_t PUCRC; /*!< PWR Pull-Up Control Register of port C, Address offset: 0x30 */ + __IO uint32_t PDCRC; /*!< PWR Pull-Down Control Register of port C, Address offset: 0x34 */ + __IO uint32_t PUCRD; /*!< PWR Pull-Up Control Register of port D, Address offset: 0x38 */ + __IO uint32_t PDCRD; /*!< PWR Pull-Down Control Register of port D, Address offset: 0x3C */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x40 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: 0x44 */ + __IO uint32_t PUCRF; /*!< PWR Pull-Up Control Register of port F, Address offset: 0x48 */ + __IO uint32_t PDCRF; /*!< PWR Pull-Down Control Register of port F, Address offset: 0x4C */ +} PWR_TypeDef; + +/** + * @brief Reset and Clock Control + */ +typedef struct +{ + __IO uint32_t CR; /*!< RCC Clock Sources Control Register, Address offset: 0x00 */ + __IO uint32_t ICSCR; /*!< RCC Internal Clock Sources Calibration Register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC Regulated Domain Clocks Configuration Register, Address offset: 0x08 */ + __IO uint32_t PLLCFGR; /*!< RCC System PLL configuration Register, Address offset: 0x0C */ + __IO uint32_t RESERVED0; /*!< Reserved, Address offset: 0x10 */ + __IO uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */ + __IO uint32_t CIER; /*!< RCC Clock Interrupt Enable Register, Address offset: 0x18 */ + __IO uint32_t CIFR; /*!< RCC Clock Interrupt Flag Register, Address offset: 0x1C */ + __IO uint32_t CICR; /*!< RCC Clock Interrupt Clear Register, Address offset: 0x20 */ + __IO uint32_t IOPRSTR; /*!< RCC IO port reset register, Address offset: 0x24 */ + __IO uint32_t AHBRSTR; /*!< RCC AHB peripherals reset register, Address offset: 0x28 */ + __IO uint32_t APBRSTR1; /*!< RCC APB peripherals reset register 1, Address offset: 0x2C */ + __IO uint32_t APBRSTR2; /*!< RCC APB peripherals reset register 2, Address offset: 0x30 */ + __IO uint32_t IOPENR; /*!< RCC IO port enable register, Address offset: 0x34 */ + __IO uint32_t AHBENR; /*!< RCC AHB peripherals clock enable register, Address offset: 0x38 */ + __IO uint32_t APBENR1; /*!< RCC APB peripherals clock enable register1, Address offset: 0x3C */ + __IO uint32_t APBENR2; /*!< RCC APB peripherals clock enable register2, Address offset: 0x40 */ + __IO uint32_t IOPSMENR; /*!< RCC IO port clocks enable in sleep mode register, Address offset: 0x44 */ + __IO uint32_t AHBSMENR; /*!< RCC AHB peripheral clocks enable in sleep mode register, Address offset: 0x48 */ + __IO uint32_t APBSMENR1; /*!< RCC APB peripheral clocks enable in sleep mode register1, Address offset: 0x4C */ + __IO uint32_t APBSMENR2; /*!< RCC APB peripheral clocks enable in sleep mode register2, Address offset: 0x50 */ + __IO uint32_t CCIPR; /*!< RCC Peripherals Independent Clocks Configuration Register, Address offset: 0x54 */ + __IO uint32_t RESERVED2; /*!< Reserved, Address offset: 0x58 */ + __IO uint32_t BDCR; /*!< RCC Backup Domain Control Register, Address offset: 0x5C */ + __IO uint32_t CSR; /*!< RCC Unregulated Domain Clock Control and Status Register, Address offset: 0x60 */ +} RCC_TypeDef; + +/** + * @brief Real-Time Clock + */ +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x08 */ + __IO uint32_t ICSR; /*!< RTC initialization control and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x18 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x1C */ + uint32_t RESERVED1; /*!< Reserved Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x1C */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x48 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x4C */ + __IO uint32_t SR; /*!< RTC Status register, Address offset: 0x50 */ + __IO uint32_t MISR; /*!< RTC Masked Interrupt Status register, Address offset: 0x54 */ + uint32_t RESERVED3; /*!< Reserved Address offset: 0x58 */ + __IO uint32_t SCR; /*!< RTC Status Clear register, Address offset: 0x5C */ + __IO uint32_t OR; /*!< RTC option register, Address offset: 0x60 */ +} RTC_TypeDef; + +/** + * @brief Tamper and backup registers + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TAMP configuration register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TAMP configuration register 2, Address offset: 0x04 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x08 */ + __IO uint32_t FLTCR; /*!< Reserved Address offset: 0x0C */ + uint32_t RESERVED1[7]; /*!< Reserved Address offset: 0x10 -- 0x28 */ + __IO uint32_t IER; /*!< TAMP Interrupt enable register, Address offset: 0x2C */ + __IO uint32_t SR; /*!< TAMP Status register, Address offset: 0x30 */ + __IO uint32_t MISR; /*!< TAMP Masked Interrupt Status register, Address offset: 0x34 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x38 */ + __IO uint32_t SCR; /*!< TAMP Status clear register, Address offset: 0x3C */ + uint32_t RESERVED3[48]; /*!< Reserved Address offset: 0x54 -- 0xFC */ + __IO uint32_t BKP0R; /*!< TAMP backup register 0, Address offset: 0x100 */ + __IO uint32_t BKP1R; /*!< TAMP backup register 1, Address offset: 0x104 */ + __IO uint32_t BKP2R; /*!< TAMP backup register 2, Address offset: 0x108 */ + __IO uint32_t BKP3R; /*!< TAMP backup register 3, Address offset: 0x10C */ + __IO uint32_t BKP4R; /*!< TAMP backup register 4, Address offset: 0x110 */ +} TAMP_TypeDef; + + /** + * @brief Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< SPI Control register 1 (not used in I2S mode), Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ + __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ + __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ + __IO uint32_t RXCRCR; /*!< SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 */ + __IO uint32_t TXCRCR; /*!< SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 */ + __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ + __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ +} SPI_TypeDef; + +/** + * @brief System configuration controller + */ +typedef struct +{ + __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */ + uint32_t RESERVED0[5]; /*!< Reserved, 0x04 --0x14 */ + __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x18 */ + uint32_t RESERVED1[25]; /*!< Reserved 0x1C */ + __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register, Address offset: 0x80 */ +} SYSCFG_TypeDef; + +/** + * @brief TIM + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + __IO uint32_t OR1; /*!< TIM option register, Address offset: 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t AF1; /*!< TIM alternate function register 1, Address offset: 0x60 */ + __IO uint32_t AF2; /*!< TIM alternate function register 2, Address offset: 0x64 */ + __IO uint32_t TISEL; /*!< TIM Input Selection register, Address offset: 0x68 */ +} TIM_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + __IO uint32_t PRESC; /*!< USART Prescaler register, Address offset: 0x2C */ +} USART_TypeDef; + + +/** + * @brief Window WATCHDOG + */ +typedef struct +{ + __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ + __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ +} WWDG_TypeDef; + + +/** + * @} + */ + +/** @addtogroup Peripheral_memory_map + * @{ + */ +#define FLASH_BASE (0x08000000UL) /*!< FLASH base address */ +#define SRAM_BASE (0x20000000UL) /*!< SRAM base address */ +#define PERIPH_BASE (0x40000000UL) /*!< Peripheral base address */ +#define IOPORT_BASE (0x50000000UL) /*!< IOPORT base address */ +#define SRAM_SIZE_MAX (0x00004000UL) /*!< maximum SRAM size (up to 16 KBytes) */ + +#define FLASH_SIZE (((*((uint32_t *)FLASHSIZE_BASE)) & (0x007FU)) << 10U) + +/*!< Peripheral memory map */ +#define APBPERIPH_BASE (PERIPH_BASE) +#define AHBPERIPH_BASE (PERIPH_BASE + 0x00020000UL) + +/*!< APB peripherals */ + +#define TIM3_BASE (APBPERIPH_BASE + 0x00000400UL) +#define TIM6_BASE (APBPERIPH_BASE + 0x00001000UL) +#define TIM7_BASE (APBPERIPH_BASE + 0x00001400UL) +#define TIM14_BASE (APBPERIPH_BASE + 0x00002000UL) +#define RTC_BASE (APBPERIPH_BASE + 0x00002800UL) +#define WWDG_BASE (APBPERIPH_BASE + 0x00002C00UL) +#define IWDG_BASE (APBPERIPH_BASE + 0x00003000UL) +#define SPI2_BASE (APBPERIPH_BASE + 0x00003800UL) +#define USART2_BASE (APBPERIPH_BASE + 0x00004400UL) +#define I2C1_BASE (APBPERIPH_BASE + 0x00005400UL) +#define I2C2_BASE (APBPERIPH_BASE + 0x00005800UL) +#define PWR_BASE (APBPERIPH_BASE + 0x00007000UL) +#define TAMP_BASE (APBPERIPH_BASE + 0x0000B000UL) +#define SYSCFG_BASE (APBPERIPH_BASE + 0x00010000UL) +#define ADC1_BASE (APBPERIPH_BASE + 0x00012400UL) +#define ADC1_COMMON_BASE (APBPERIPH_BASE + 0x00012708UL) +#define ADC_BASE (ADC1_COMMON_BASE) /* Kept for legacy purpose */ +#define TIM1_BASE (APBPERIPH_BASE + 0x00012C00UL) +#define SPI1_BASE (APBPERIPH_BASE + 0x00013000UL) +#define USART1_BASE (APBPERIPH_BASE + 0x00013800UL) +#define TIM15_BASE (APBPERIPH_BASE + 0x00014000UL) +#define TIM16_BASE (APBPERIPH_BASE + 0x00014400UL) +#define TIM17_BASE (APBPERIPH_BASE + 0x00014800UL) +#define DBG_BASE (APBPERIPH_BASE + 0x00015800UL) + + +/*!< AHB peripherals */ +#define DMA1_BASE (AHBPERIPH_BASE) +#define DMAMUX1_BASE (AHBPERIPH_BASE + 0x00000800UL) +#define RCC_BASE (AHBPERIPH_BASE + 0x00001000UL) +#define EXTI_BASE (AHBPERIPH_BASE + 0x00001800UL) +#define FLASH_R_BASE (AHBPERIPH_BASE + 0x00002000UL) +#define CRC_BASE (AHBPERIPH_BASE + 0x00003000UL) + + +#define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) +#define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) +#define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) +#define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) +#define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) +#define DMA1_Channel6_BASE (DMA1_BASE + 0x0000006CUL) +#define DMA1_Channel7_BASE (DMA1_BASE + 0x00000080UL) + +#define DMAMUX1_Channel0_BASE (DMAMUX1_BASE) +#define DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x00000004UL) +#define DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x00000008UL) +#define DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x0000000CUL) +#define DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x00000010UL) +#define DMAMUX1_Channel5_BASE (DMAMUX1_BASE + 0x00000014UL) +#define DMAMUX1_Channel6_BASE (DMAMUX1_BASE + 0x00000018UL) + +#define DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x00000100UL) +#define DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x00000104UL) +#define DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x00000108UL) +#define DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x0000010CUL) + +#define DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x00000080UL) +#define DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x00000140UL) + +/*!< IOPORT */ +#define GPIOA_BASE (IOPORT_BASE + 0x00000000UL) +#define GPIOB_BASE (IOPORT_BASE + 0x00000400UL) +#define GPIOC_BASE (IOPORT_BASE + 0x00000800UL) +#define GPIOD_BASE (IOPORT_BASE + 0x00000C00UL) +#define GPIOF_BASE (IOPORT_BASE + 0x00001400UL) + +/*!< Device Electronic Signature */ +#define PACKAGE_BASE (0x1FFF7500UL) /*!< Package data register base address */ +#define UID_BASE (0x1FFF7590UL) /*!< Unique device ID register base address */ +#define FLASHSIZE_BASE (0x1FFF75E0UL) /*!< Flash size data register base address */ + +/** + * @} + */ + +/** @addtogroup Peripheral_declaration + * @{ + */ +#define TIM3 ((TIM_TypeDef *) TIM3_BASE) +#define TIM6 ((TIM_TypeDef *) TIM6_BASE) +#define TIM7 ((TIM_TypeDef *) TIM7_BASE) +#define TIM14 ((TIM_TypeDef *) TIM14_BASE) +#define RTC ((RTC_TypeDef *) RTC_BASE) +#define TAMP ((TAMP_TypeDef *) TAMP_BASE) +#define WWDG ((WWDG_TypeDef *) WWDG_BASE) +#define IWDG ((IWDG_TypeDef *) IWDG_BASE) +#define SPI2 ((SPI_TypeDef *) SPI2_BASE) +#define USART2 ((USART_TypeDef *) USART2_BASE) +#define I2C1 ((I2C_TypeDef *) I2C1_BASE) +#define I2C2 ((I2C_TypeDef *) I2C2_BASE) +#define PWR ((PWR_TypeDef *) PWR_BASE) +#define RCC ((RCC_TypeDef *) RCC_BASE) +#define EXTI ((EXTI_TypeDef *) EXTI_BASE) +#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) +#define TIM1 ((TIM_TypeDef *) TIM1_BASE) +#define SPI1 ((SPI_TypeDef *) SPI1_BASE) +#define USART1 ((USART_TypeDef *) USART1_BASE) +#define TIM15 ((TIM_TypeDef *) TIM15_BASE) +#define TIM16 ((TIM_TypeDef *) TIM16_BASE) +#define TIM17 ((TIM_TypeDef *) TIM17_BASE) +#define DMA1 ((DMA_TypeDef *) DMA1_BASE) +#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) +#define CRC ((CRC_TypeDef *) CRC_BASE) +#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) +#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) +#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) +#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) +#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE) +#define ADC1 ((ADC_TypeDef *) ADC1_BASE) +#define ADC1_COMMON ((ADC_Common_TypeDef *) ADC1_COMMON_BASE) +#define ADC (ADC1_COMMON) /* Kept for legacy purpose */ + + + +#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) +#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) +#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) +#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) +#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) +#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) +#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) +#define DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE) +#define DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE) +#define DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE) +#define DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE) +#define DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE) +#define DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE) +#define DMAMUX1_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE) +#define DMAMUX1_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE) + +#define DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE) +#define DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE) +#define DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE) +#define DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE) + +#define DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE) +#define DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE) + +#define DBG ((DBG_TypeDef *) DBG_BASE) + +/** + * @} + */ + +/** @addtogroup Exported_constants + * @{ + */ + + /** @addtogroup Hardware_Constant_Definition + * @{ + */ +#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */ + + /** + * @} + */ + + /** @addtogroup Peripheral_Registers_Bits_Definition + * @{ + */ + +/******************************************************************************/ +/* Peripheral Registers Bits Definition */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* Analog to Digital Converter (ADC) */ +/* */ +/******************************************************************************/ +/******************** Bit definition for ADC_ISR register *******************/ +#define ADC_ISR_ADRDY_Pos (0U) +#define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ +#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC ready flag */ +#define ADC_ISR_EOSMP_Pos (1U) +#define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ +#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< ADC group regular end of sampling flag */ +#define ADC_ISR_EOC_Pos (2U) +#define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ +#define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< ADC group regular end of unitary conversion flag */ +#define ADC_ISR_EOS_Pos (3U) +#define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) /*!< 0x00000008 */ +#define ADC_ISR_EOS ADC_ISR_EOS_Msk /*!< ADC group regular end of sequence conversions flag */ +#define ADC_ISR_OVR_Pos (4U) +#define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ +#define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< ADC group regular overrun flag */ +#define ADC_ISR_AWD1_Pos (7U) +#define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */ +#define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk /*!< ADC analog watchdog 1 flag */ +#define ADC_ISR_AWD2_Pos (8U) +#define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) /*!< 0x00000100 */ +#define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk /*!< ADC analog watchdog 2 flag */ +#define ADC_ISR_AWD3_Pos (9U) +#define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) /*!< 0x00000200 */ +#define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk /*!< ADC analog watchdog 3 flag */ +#define ADC_ISR_EOCAL_Pos (11U) +#define ADC_ISR_EOCAL_Msk (0x1UL << ADC_ISR_EOCAL_Pos) /*!< 0x00000800 */ +#define ADC_ISR_EOCAL ADC_ISR_EOCAL_Msk /*!< ADC end of calibration flag */ +#define ADC_ISR_CCRDY_Pos (13U) +#define ADC_ISR_CCRDY_Msk (0x1UL << ADC_ISR_CCRDY_Pos) /*!< 0x00002000 */ +#define ADC_ISR_CCRDY ADC_ISR_CCRDY_Msk /*!< ADC channel configuration ready flag */ + +/* Legacy defines */ +#define ADC_ISR_EOSEQ (ADC_ISR_EOS) + +/******************** Bit definition for ADC_IER register *******************/ +#define ADC_IER_ADRDYIE_Pos (0U) +#define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ +#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC ready interrupt */ +#define ADC_IER_EOSMPIE_Pos (1U) +#define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ +#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< ADC group regular end of sampling interrupt */ +#define ADC_IER_EOCIE_Pos (2U) +#define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ +#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< ADC group regular end of unitary conversion interrupt */ +#define ADC_IER_EOSIE_Pos (3U) +#define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) /*!< 0x00000008 */ +#define ADC_IER_EOSIE ADC_IER_EOSIE_Msk /*!< ADC group regular end of sequence conversions interrupt */ +#define ADC_IER_OVRIE_Pos (4U) +#define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ +#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< ADC group regular overrun interrupt */ +#define ADC_IER_AWD1IE_Pos (7U) +#define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) /*!< 0x00000080 */ +#define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk /*!< ADC analog watchdog 1 interrupt */ +#define ADC_IER_AWD2IE_Pos (8U) +#define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) /*!< 0x00000100 */ +#define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk /*!< ADC analog watchdog 2 interrupt */ +#define ADC_IER_AWD3IE_Pos (9U) +#define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) /*!< 0x00000200 */ +#define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk /*!< ADC analog watchdog 3 interrupt */ +#define ADC_IER_EOCALIE_Pos (11U) +#define ADC_IER_EOCALIE_Msk (0x1UL << ADC_IER_EOCALIE_Pos) /*!< 0x00000800 */ +#define ADC_IER_EOCALIE ADC_IER_EOCALIE_Msk /*!< ADC end of calibration interrupt */ +#define ADC_IER_CCRDYIE_Pos (13U) +#define ADC_IER_CCRDYIE_Msk (0x1UL << ADC_IER_CCRDYIE_Pos) /*!< 0x00002000 */ +#define ADC_IER_CCRDYIE ADC_IER_CCRDYIE_Msk /*!< ADC channel configuration ready interrupt */ + +/* Legacy defines */ +#define ADC_IER_EOSEQIE (ADC_IER_EOSIE) + +/******************** Bit definition for ADC_CR register ********************/ +#define ADC_CR_ADEN_Pos (0U) +#define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ +#define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable */ +#define ADC_CR_ADDIS_Pos (1U) +#define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ +#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable */ +#define ADC_CR_ADSTART_Pos (2U) +#define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ +#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC group regular conversion start */ +#define ADC_CR_ADSTP_Pos (4U) +#define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ +#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC group regular conversion stop */ +#define ADC_CR_ADVREGEN_Pos (28U) +#define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ +#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC voltage regulator enable */ +#define ADC_CR_ADCAL_Pos (31U) +#define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ +#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ + +/******************** Bit definition for ADC_CFGR1 register *****************/ +#define ADC_CFGR1_DMAEN_Pos (0U) +#define ADC_CFGR1_DMAEN_Msk (0x1UL << ADC_CFGR1_DMAEN_Pos) /*!< 0x00000001 */ +#define ADC_CFGR1_DMAEN ADC_CFGR1_DMAEN_Msk /*!< ADC DMA transfer enable */ +#define ADC_CFGR1_DMACFG_Pos (1U) +#define ADC_CFGR1_DMACFG_Msk (0x1UL << ADC_CFGR1_DMACFG_Pos) /*!< 0x00000002 */ +#define ADC_CFGR1_DMACFG ADC_CFGR1_DMACFG_Msk /*!< ADC DMA transfer configuration */ + +#define ADC_CFGR1_SCANDIR_Pos (2U) +#define ADC_CFGR1_SCANDIR_Msk (0x1UL << ADC_CFGR1_SCANDIR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR_Msk /*!< ADC group regular sequencer scan direction */ + +#define ADC_CFGR1_RES_Pos (3U) +#define ADC_CFGR1_RES_Msk (0x3UL << ADC_CFGR1_RES_Pos) /*!< 0x00000018 */ +#define ADC_CFGR1_RES ADC_CFGR1_RES_Msk /*!< ADC data resolution */ +#define ADC_CFGR1_RES_0 (0x1U << ADC_CFGR1_RES_Pos) /*!< 0x00000008 */ +#define ADC_CFGR1_RES_1 (0x2U << ADC_CFGR1_RES_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR1_ALIGN_Pos (5U) +#define ADC_CFGR1_ALIGN_Msk (0x1UL << ADC_CFGR1_ALIGN_Pos) /*!< 0x00000020 */ +#define ADC_CFGR1_ALIGN ADC_CFGR1_ALIGN_Msk /*!< ADC data alignment */ + +#define ADC_CFGR1_EXTSEL_Pos (6U) +#define ADC_CFGR1_EXTSEL_Msk (0x7UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x000001C0 */ +#define ADC_CFGR1_EXTSEL ADC_CFGR1_EXTSEL_Msk /*!< ADC group regular external trigger source */ +#define ADC_CFGR1_EXTSEL_0 (0x1UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000040 */ +#define ADC_CFGR1_EXTSEL_1 (0x2UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000080 */ +#define ADC_CFGR1_EXTSEL_2 (0x4UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR1_EXTEN_Pos (10U) +#define ADC_CFGR1_EXTEN_Msk (0x3UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000C00 */ +#define ADC_CFGR1_EXTEN ADC_CFGR1_EXTEN_Msk /*!< ADC group regular external trigger polarity */ +#define ADC_CFGR1_EXTEN_0 (0x1UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000400 */ +#define ADC_CFGR1_EXTEN_1 (0x2UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000800 */ + +#define ADC_CFGR1_OVRMOD_Pos (12U) +#define ADC_CFGR1_OVRMOD_Msk (0x1UL << ADC_CFGR1_OVRMOD_Pos) /*!< 0x00001000 */ +#define ADC_CFGR1_OVRMOD ADC_CFGR1_OVRMOD_Msk /*!< ADC group regular overrun configuration */ +#define ADC_CFGR1_CONT_Pos (13U) +#define ADC_CFGR1_CONT_Msk (0x1UL << ADC_CFGR1_CONT_Pos) /*!< 0x00002000 */ +#define ADC_CFGR1_CONT ADC_CFGR1_CONT_Msk /*!< ADC group regular continuous conversion mode */ +#define ADC_CFGR1_WAIT_Pos (14U) +#define ADC_CFGR1_WAIT_Msk (0x1UL << ADC_CFGR1_WAIT_Pos) /*!< 0x00004000 */ +#define ADC_CFGR1_WAIT ADC_CFGR1_WAIT_Msk /*!< ADC low power auto wait */ +#define ADC_CFGR1_AUTOFF_Pos (15U) +#define ADC_CFGR1_AUTOFF_Msk (0x1UL << ADC_CFGR1_AUTOFF_Pos) /*!< 0x00008000 */ +#define ADC_CFGR1_AUTOFF ADC_CFGR1_AUTOFF_Msk /*!< ADC low power auto power off */ +#define ADC_CFGR1_DISCEN_Pos (16U) +#define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */ +#define ADC_CFGR1_DISCEN ADC_CFGR1_DISCEN_Msk /*!< ADC group regular sequencer discontinuous mode */ +#define ADC_CFGR1_CHSELRMOD_Pos (21U) +#define ADC_CFGR1_CHSELRMOD_Msk (0x1UL << ADC_CFGR1_CHSELRMOD_Pos) /*!< 0x00200000 */ +#define ADC_CFGR1_CHSELRMOD ADC_CFGR1_CHSELRMOD_Msk /*!< ADC group regular sequencer mode */ + +#define ADC_CFGR1_AWD1SGL_Pos (22U) +#define ADC_CFGR1_AWD1SGL_Msk (0x1UL << ADC_CFGR1_AWD1SGL_Pos) /*!< 0x00400000 */ +#define ADC_CFGR1_AWD1SGL ADC_CFGR1_AWD1SGL_Msk /*!< ADC analog watchdog 1 monitoring a single channel or all channels */ +#define ADC_CFGR1_AWD1EN_Pos (23U) +#define ADC_CFGR1_AWD1EN_Msk (0x1UL << ADC_CFGR1_AWD1EN_Pos) /*!< 0x00800000 */ +#define ADC_CFGR1_AWD1EN ADC_CFGR1_AWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group regular */ + +#define ADC_CFGR1_AWD1CH_Pos (26U) +#define ADC_CFGR1_AWD1CH_Msk (0x1FUL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x7C000000 */ +#define ADC_CFGR1_AWD1CH ADC_CFGR1_AWD1CH_Msk /*!< ADC analog watchdog 1 monitored channel selection */ +#define ADC_CFGR1_AWD1CH_0 (0x01UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x04000000 */ +#define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ +#define ADC_CFGR1_AWD1CH_2 (0x04UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x10000000 */ +#define ADC_CFGR1_AWD1CH_3 (0x08UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x20000000 */ +#define ADC_CFGR1_AWD1CH_4 (0x10UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x40000000 */ + +/* Legacy defines */ +#define ADC_CFGR1_AUTDLY (ADC_CFGR1_WAIT) + +/******************** Bit definition for ADC_CFGR2 register *****************/ +#define ADC_CFGR2_OVSE_Pos (0U) +#define ADC_CFGR2_OVSE_Msk (0x1UL << ADC_CFGR2_OVSE_Pos) /*!< 0x00000001 */ +#define ADC_CFGR2_OVSE ADC_CFGR2_OVSE_Msk /*!< ADC oversampler enable on scope ADC group regular */ + +#define ADC_CFGR2_OVSR_Pos (2U) +#define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ +#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< ADC oversampling ratio */ +#define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ +#define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR2_OVSS_Pos (5U) +#define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ +#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< ADC oversampling shift */ +#define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ +#define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ +#define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ +#define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR2_TOVS_Pos (9U) +#define ADC_CFGR2_TOVS_Msk (0x1UL << ADC_CFGR2_TOVS_Pos) /*!< 0x00000200 */ +#define ADC_CFGR2_TOVS ADC_CFGR2_TOVS_Msk /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */ + +#define ADC_CFGR2_LFTRIG_Pos (29U) +#define ADC_CFGR2_LFTRIG_Msk (0x1UL << ADC_CFGR2_LFTRIG_Pos) /*!< 0x20000000 */ +#define ADC_CFGR2_LFTRIG ADC_CFGR2_LFTRIG_Msk /*!< ADC low frequency trigger mode */ + +#define ADC_CFGR2_CKMODE_Pos (30U) +#define ADC_CFGR2_CKMODE_Msk (0x3UL << ADC_CFGR2_CKMODE_Pos) /*!< 0xC0000000 */ +#define ADC_CFGR2_CKMODE ADC_CFGR2_CKMODE_Msk /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */ +#define ADC_CFGR2_CKMODE_1 (0x2UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x80000000 */ +#define ADC_CFGR2_CKMODE_0 (0x1UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x40000000 */ + +/******************** Bit definition for ADC_SMPR register ******************/ +#define ADC_SMPR_SMP1_Pos (0U) +#define ADC_SMPR_SMP1_Msk (0x7UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000007 */ +#define ADC_SMPR_SMP1 ADC_SMPR_SMP1_Msk /*!< ADC group of channels sampling time 1 */ +#define ADC_SMPR_SMP1_0 (0x1UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000001 */ +#define ADC_SMPR_SMP1_1 (0x2UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000002 */ +#define ADC_SMPR_SMP1_2 (0x4UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR_SMP2_Pos (4U) +#define ADC_SMPR_SMP2_Msk (0x7UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000070 */ +#define ADC_SMPR_SMP2 ADC_SMPR_SMP2_Msk /*!< ADC group of channels sampling time 2 */ +#define ADC_SMPR_SMP2_0 (0x1UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000010 */ +#define ADC_SMPR_SMP2_1 (0x2UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000020 */ +#define ADC_SMPR_SMP2_2 (0x4UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000040 */ + +#define ADC_SMPR_SMPSEL_Pos (8U) +#define ADC_SMPR_SMPSEL_Msk (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos) /*!< 0x07FFFF00 */ +#define ADC_SMPR_SMPSEL ADC_SMPR_SMPSEL_Msk /*!< ADC all channels sampling time selection */ +#define ADC_SMPR_SMPSEL0_Pos (8U) +#define ADC_SMPR_SMPSEL0_Msk (0x1UL << ADC_SMPR_SMPSEL0_Pos) /*!< 0x00000100 */ +#define ADC_SMPR_SMPSEL0 ADC_SMPR_SMPSEL0_Msk /*!< ADC channel 0 sampling time selection */ +#define ADC_SMPR_SMPSEL1_Pos (9U) +#define ADC_SMPR_SMPSEL1_Msk (0x1UL << ADC_SMPR_SMPSEL1_Pos) /*!< 0x00000200 */ +#define ADC_SMPR_SMPSEL1 ADC_SMPR_SMPSEL1_Msk /*!< ADC channel 1 sampling time selection */ +#define ADC_SMPR_SMPSEL2_Pos (10U) +#define ADC_SMPR_SMPSEL2_Msk (0x1UL << ADC_SMPR_SMPSEL2_Pos) /*!< 0x00000400 */ +#define ADC_SMPR_SMPSEL2 ADC_SMPR_SMPSEL2_Msk /*!< ADC channel 2 sampling time selection */ +#define ADC_SMPR_SMPSEL3_Pos (11U) +#define ADC_SMPR_SMPSEL3_Msk (0x1UL << ADC_SMPR_SMPSEL3_Pos) /*!< 0x00000800 */ +#define ADC_SMPR_SMPSEL3 ADC_SMPR_SMPSEL3_Msk /*!< ADC channel 3 sampling time selection */ +#define ADC_SMPR_SMPSEL4_Pos (12U) +#define ADC_SMPR_SMPSEL4_Msk (0x1UL << ADC_SMPR_SMPSEL4_Pos) /*!< 0x00001000 */ +#define ADC_SMPR_SMPSEL4 ADC_SMPR_SMPSEL4_Msk /*!< ADC channel 4 sampling time selection */ +#define ADC_SMPR_SMPSEL5_Pos (13U) +#define ADC_SMPR_SMPSEL5_Msk (0x1UL << ADC_SMPR_SMPSEL5_Pos) /*!< 0x00002000 */ +#define ADC_SMPR_SMPSEL5 ADC_SMPR_SMPSEL5_Msk /*!< ADC channel 5 sampling time selection */ +#define ADC_SMPR_SMPSEL6_Pos (14U) +#define ADC_SMPR_SMPSEL6_Msk (0x1UL << ADC_SMPR_SMPSEL6_Pos) /*!< 0x00004000 */ +#define ADC_SMPR_SMPSEL6 ADC_SMPR_SMPSEL6_Msk /*!< ADC channel 6 sampling time selection */ +#define ADC_SMPR_SMPSEL7_Pos (15U) +#define ADC_SMPR_SMPSEL7_Msk (0x1UL << ADC_SMPR_SMPSEL7_Pos) /*!< 0x00008000 */ +#define ADC_SMPR_SMPSEL7 ADC_SMPR_SMPSEL7_Msk /*!< ADC channel 7 sampling time selection */ +#define ADC_SMPR_SMPSEL8_Pos (16U) +#define ADC_SMPR_SMPSEL8_Msk (0x1UL << ADC_SMPR_SMPSEL8_Pos) /*!< 0x00010000 */ +#define ADC_SMPR_SMPSEL8 ADC_SMPR_SMPSEL8_Msk /*!< ADC channel 8 sampling time selection */ +#define ADC_SMPR_SMPSEL9_Pos (17U) +#define ADC_SMPR_SMPSEL9_Msk (0x1UL << ADC_SMPR_SMPSEL9_Pos) /*!< 0x00020000 */ +#define ADC_SMPR_SMPSEL9 ADC_SMPR_SMPSEL9_Msk /*!< ADC channel 9 sampling time selection */ +#define ADC_SMPR_SMPSEL10_Pos (18U) +#define ADC_SMPR_SMPSEL10_Msk (0x1UL << ADC_SMPR_SMPSEL10_Pos) /*!< 0x00040000 */ +#define ADC_SMPR_SMPSEL10 ADC_SMPR_SMPSEL10_Msk /*!< ADC channel 10 sampling time selection */ +#define ADC_SMPR_SMPSEL11_Pos (19U) +#define ADC_SMPR_SMPSEL11_Msk (0x1UL << ADC_SMPR_SMPSEL11_Pos) /*!< 0x00080000 */ +#define ADC_SMPR_SMPSEL11 ADC_SMPR_SMPSEL11_Msk /*!< ADC channel 11 sampling time selection */ +#define ADC_SMPR_SMPSEL12_Pos (20U) +#define ADC_SMPR_SMPSEL12_Msk (0x1UL << ADC_SMPR_SMPSEL12_Pos) /*!< 0x00100000 */ +#define ADC_SMPR_SMPSEL12 ADC_SMPR_SMPSEL12_Msk /*!< ADC channel 12 sampling time selection */ +#define ADC_SMPR_SMPSEL13_Pos (21U) +#define ADC_SMPR_SMPSEL13_Msk (0x1UL << ADC_SMPR_SMPSEL13_Pos) /*!< 0x00200000 */ +#define ADC_SMPR_SMPSEL13 ADC_SMPR_SMPSEL13_Msk /*!< ADC channel 13 sampling time selection */ +#define ADC_SMPR_SMPSEL14_Pos (22U) +#define ADC_SMPR_SMPSEL14_Msk (0x1UL << ADC_SMPR_SMPSEL14_Pos) /*!< 0x00400000 */ +#define ADC_SMPR_SMPSEL14 ADC_SMPR_SMPSEL14_Msk /*!< ADC channel 14 sampling time selection */ +#define ADC_SMPR_SMPSEL15_Pos (23U) +#define ADC_SMPR_SMPSEL15_Msk (0x1UL << ADC_SMPR_SMPSEL15_Pos) /*!< 0x00800000 */ +#define ADC_SMPR_SMPSEL15 ADC_SMPR_SMPSEL15_Msk /*!< ADC channel 15 sampling time selection */ +#define ADC_SMPR_SMPSEL16_Pos (24U) +#define ADC_SMPR_SMPSEL16_Msk (0x1UL << ADC_SMPR_SMPSEL16_Pos) /*!< 0x01000000 */ +#define ADC_SMPR_SMPSEL16 ADC_SMPR_SMPSEL16_Msk /*!< ADC channel 16 sampling time selection */ +#define ADC_SMPR_SMPSEL17_Pos (25U) +#define ADC_SMPR_SMPSEL17_Msk (0x1UL << ADC_SMPR_SMPSEL17_Pos) /*!< 0x02000000 */ +#define ADC_SMPR_SMPSEL17 ADC_SMPR_SMPSEL17_Msk /*!< ADC channel 17 sampling time selection */ +#define ADC_SMPR_SMPSEL18_Pos (26U) +#define ADC_SMPR_SMPSEL18_Msk (0x1UL << ADC_SMPR_SMPSEL18_Pos) /*!< 0x04000000 */ +#define ADC_SMPR_SMPSEL18 ADC_SMPR_SMPSEL18_Msk /*!< ADC channel 18 sampling time selection */ + +/******************** Bit definition for ADC_AWD1TR register *******************/ +#define ADC_AWD1TR_LT1_Pos (0U) +#define ADC_AWD1TR_LT1_Msk (0xFFFUL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000FFF */ +#define ADC_AWD1TR_LT1 ADC_AWD1TR_LT1_Msk /*!< ADC analog watchdog 1 threshold low */ +#define ADC_AWD1TR_LT1_0 (0x001UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000001 */ +#define ADC_AWD1TR_LT1_1 (0x002UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000002 */ +#define ADC_AWD1TR_LT1_2 (0x004UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000004 */ +#define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ +#define ADC_AWD1TR_LT1_4 (0x010UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000010 */ +#define ADC_AWD1TR_LT1_5 (0x020UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000020 */ +#define ADC_AWD1TR_LT1_6 (0x040UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000040 */ +#define ADC_AWD1TR_LT1_7 (0x080UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000080 */ +#define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ +#define ADC_AWD1TR_LT1_9 (0x200UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000200 */ +#define ADC_AWD1TR_LT1_10 (0x400UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000400 */ +#define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ + +#define ADC_AWD1TR_HT1_Pos (16U) +#define ADC_AWD1TR_HT1_Msk (0xFFFUL << ADC_AWD1TR_HT1_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD1TR_HT1 ADC_AWD1TR_HT1_Msk /*!< ADC Analog watchdog 1 threshold high */ +#define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ +#define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ +#define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ +#define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ +#define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ +#define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ +#define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ +#define ADC_AWD1TR_HT1_7 (0x080UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00800000 */ +#define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ +#define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ +#define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ +#define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR1_LT1 ADC_AWD1TR_LT1 +#define ADC_TR1_LT1_0 ADC_AWD1TR_LT1_0 +#define ADC_TR1_LT1_1 ADC_AWD1TR_LT1_1 +#define ADC_TR1_LT1_2 ADC_AWD1TR_LT1_2 +#define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3 +#define ADC_TR1_LT1_4 ADC_AWD1TR_LT1_4 +#define ADC_TR1_LT1_5 ADC_AWD1TR_LT1_5 +#define ADC_TR1_LT1_6 ADC_AWD1TR_LT1_6 +#define ADC_TR1_LT1_7 ADC_AWD1TR_LT1_7 +#define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8 +#define ADC_TR1_LT1_9 ADC_AWD1TR_LT1_9 +#define ADC_TR1_LT1_10 ADC_AWD1TR_LT1_10 +#define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11 + +#define ADC_TR1_HT1 ADC_AWD1TR_HT1 +#define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0 +#define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1 +#define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2 +#define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3 +#define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4 +#define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5 +#define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6 +#define ADC_TR1_HT1_7 ADC_AWD1TR_HT1_7 +#define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8 +#define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9 +#define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10 +#define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11 + +/******************** Bit definition for ADC_AWD2TR register *******************/ +#define ADC_AWD2TR_LT2_Pos (0U) +#define ADC_AWD2TR_LT2_Msk (0xFFFUL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000FFF */ +#define ADC_AWD2TR_LT2 ADC_AWD2TR_LT2_Msk /*!< ADC analog watchdog 2 threshold low */ +#define ADC_AWD2TR_LT2_0 (0x001UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000001 */ +#define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ +#define ADC_AWD2TR_LT2_2 (0x004UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000004 */ +#define ADC_AWD2TR_LT2_3 (0x008UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000008 */ +#define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ +#define ADC_AWD2TR_LT2_5 (0x020UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000020 */ +#define ADC_AWD2TR_LT2_6 (0x040UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000040 */ +#define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ +#define ADC_AWD2TR_LT2_8 (0x100UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000100 */ +#define ADC_AWD2TR_LT2_9 (0x200UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000200 */ +#define ADC_AWD2TR_LT2_10 (0x400UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000400 */ +#define ADC_AWD2TR_LT2_11 (0x800UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000800 */ + +#define ADC_AWD2TR_HT2_Pos (16U) +#define ADC_AWD2TR_HT2_Msk (0xFFFUL << ADC_AWD2TR_HT2_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD2TR_HT2 ADC_AWD2TR_HT2_Msk /*!< ADC analog watchdog 2 threshold high */ +#define ADC_AWD2TR_HT2_0 (0x001UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00010000 */ +#define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ +#define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ +#define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ +#define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ +#define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ +#define ADC_AWD2TR_HT2_6 (0x040UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00400000 */ +#define ADC_AWD2TR_HT2_7 (0x080UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00800000 */ +#define ADC_AWD2TR_HT2_8 (0x100UL << ADC_AWD2TR_HT2_Pos) /*!< 0x01000000 */ +#define ADC_AWD2TR_HT2_9 (0x200UL << ADC_AWD2TR_HT2_Pos) /*!< 0x02000000 */ +#define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ +#define ADC_AWD2TR_HT2_11 (0x800UL << ADC_AWD2TR_HT2_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR2_LT2 ADC_AWD2TR_LT2 +#define ADC_TR2_LT2_0 ADC_AWD2TR_LT2_0 +#define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1 +#define ADC_TR2_LT2_2 ADC_AWD2TR_LT2_2 +#define ADC_TR2_LT2_3 ADC_AWD2TR_LT2_3 +#define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4 +#define ADC_TR2_LT2_5 ADC_AWD2TR_LT2_5 +#define ADC_TR2_LT2_6 ADC_AWD2TR_LT2_6 +#define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7 +#define ADC_TR2_LT2_8 ADC_AWD2TR_LT2_8 +#define ADC_TR2_LT2_9 ADC_AWD2TR_LT2_9 +#define ADC_TR2_LT2_10 ADC_AWD2TR_LT2_10 +#define ADC_TR2_LT2_11 ADC_AWD2TR_LT2_11 + +#define ADC_TR2_HT2 ADC_AWD2TR_HT2 +#define ADC_TR2_HT2_0 ADC_AWD2TR_HT2_0 +#define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1 +#define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2 +#define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3 +#define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4 +#define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5 +#define ADC_TR2_HT2_6 ADC_AWD2TR_HT2_6 +#define ADC_TR2_HT2_7 ADC_AWD2TR_HT2_7 +#define ADC_TR2_HT2_8 ADC_AWD2TR_HT2_8 +#define ADC_TR2_HT2_9 ADC_AWD2TR_HT2_9 +#define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10 +#define ADC_TR2_HT2_11 ADC_AWD2TR_HT2_11 + +/******************** Bit definition for ADC_CHSELR register ****************/ +#define ADC_CHSELR_CHSEL_Pos (0U) +#define ADC_CHSELR_CHSEL_Msk (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos) /*!< 0x0007FFFF */ +#define ADC_CHSELR_CHSEL ADC_CHSELR_CHSEL_Msk /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL18_Pos (18U) +#define ADC_CHSELR_CHSEL18_Msk (0x1UL << ADC_CHSELR_CHSEL18_Pos) /*!< 0x00040000 */ +#define ADC_CHSELR_CHSEL18 ADC_CHSELR_CHSEL18_Msk /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL17_Pos (17U) +#define ADC_CHSELR_CHSEL17_Msk (0x1UL << ADC_CHSELR_CHSEL17_Pos) /*!< 0x00020000 */ +#define ADC_CHSELR_CHSEL17 ADC_CHSELR_CHSEL17_Msk /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL16_Pos (16U) +#define ADC_CHSELR_CHSEL16_Msk (0x1UL << ADC_CHSELR_CHSEL16_Pos) /*!< 0x00010000 */ +#define ADC_CHSELR_CHSEL16 ADC_CHSELR_CHSEL16_Msk /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL15_Pos (15U) +#define ADC_CHSELR_CHSEL15_Msk (0x1UL << ADC_CHSELR_CHSEL15_Pos) /*!< 0x00008000 */ +#define ADC_CHSELR_CHSEL15 ADC_CHSELR_CHSEL15_Msk /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL14_Pos (14U) +#define ADC_CHSELR_CHSEL14_Msk (0x1UL << ADC_CHSELR_CHSEL14_Pos) /*!< 0x00004000 */ +#define ADC_CHSELR_CHSEL14 ADC_CHSELR_CHSEL14_Msk /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL13_Pos (13U) +#define ADC_CHSELR_CHSEL13_Msk (0x1UL << ADC_CHSELR_CHSEL13_Pos) /*!< 0x00002000 */ +#define ADC_CHSELR_CHSEL13 ADC_CHSELR_CHSEL13_Msk /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL12_Pos (12U) +#define ADC_CHSELR_CHSEL12_Msk (0x1UL << ADC_CHSELR_CHSEL12_Pos) /*!< 0x00001000 */ +#define ADC_CHSELR_CHSEL12 ADC_CHSELR_CHSEL12_Msk /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL11_Pos (11U) +#define ADC_CHSELR_CHSEL11_Msk (0x1UL << ADC_CHSELR_CHSEL11_Pos) /*!< 0x00000800 */ +#define ADC_CHSELR_CHSEL11 ADC_CHSELR_CHSEL11_Msk /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL10_Pos (10U) +#define ADC_CHSELR_CHSEL10_Msk (0x1UL << ADC_CHSELR_CHSEL10_Pos) /*!< 0x00000400 */ +#define ADC_CHSELR_CHSEL10 ADC_CHSELR_CHSEL10_Msk /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL9_Pos (9U) +#define ADC_CHSELR_CHSEL9_Msk (0x1UL << ADC_CHSELR_CHSEL9_Pos) /*!< 0x00000200 */ +#define ADC_CHSELR_CHSEL9 ADC_CHSELR_CHSEL9_Msk /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL8_Pos (8U) +#define ADC_CHSELR_CHSEL8_Msk (0x1UL << ADC_CHSELR_CHSEL8_Pos) /*!< 0x00000100 */ +#define ADC_CHSELR_CHSEL8 ADC_CHSELR_CHSEL8_Msk /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL7_Pos (7U) +#define ADC_CHSELR_CHSEL7_Msk (0x1UL << ADC_CHSELR_CHSEL7_Pos) /*!< 0x00000080 */ +#define ADC_CHSELR_CHSEL7 ADC_CHSELR_CHSEL7_Msk /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL6_Pos (6U) +#define ADC_CHSELR_CHSEL6_Msk (0x1UL << ADC_CHSELR_CHSEL6_Pos) /*!< 0x00000040 */ +#define ADC_CHSELR_CHSEL6 ADC_CHSELR_CHSEL6_Msk /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL5_Pos (5U) +#define ADC_CHSELR_CHSEL5_Msk (0x1UL << ADC_CHSELR_CHSEL5_Pos) /*!< 0x00000020 */ +#define ADC_CHSELR_CHSEL5 ADC_CHSELR_CHSEL5_Msk /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL4_Pos (4U) +#define ADC_CHSELR_CHSEL4_Msk (0x1UL << ADC_CHSELR_CHSEL4_Pos) /*!< 0x00000010 */ +#define ADC_CHSELR_CHSEL4 ADC_CHSELR_CHSEL4_Msk /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL3_Pos (3U) +#define ADC_CHSELR_CHSEL3_Msk (0x1UL << ADC_CHSELR_CHSEL3_Pos) /*!< 0x00000008 */ +#define ADC_CHSELR_CHSEL3 ADC_CHSELR_CHSEL3_Msk /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL2_Pos (2U) +#define ADC_CHSELR_CHSEL2_Msk (0x1UL << ADC_CHSELR_CHSEL2_Pos) /*!< 0x00000004 */ +#define ADC_CHSELR_CHSEL2 ADC_CHSELR_CHSEL2_Msk /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL1_Pos (1U) +#define ADC_CHSELR_CHSEL1_Msk (0x1UL << ADC_CHSELR_CHSEL1_Pos) /*!< 0x00000002 */ +#define ADC_CHSELR_CHSEL1 ADC_CHSELR_CHSEL1_Msk /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL0_Pos (0U) +#define ADC_CHSELR_CHSEL0_Msk (0x1UL << ADC_CHSELR_CHSEL0_Pos) /*!< 0x00000001 */ +#define ADC_CHSELR_CHSEL0 ADC_CHSELR_CHSEL0_Msk /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */ + +#define ADC_CHSELR_SQ_ALL_Pos (0U) +#define ADC_CHSELR_SQ_ALL_Msk (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */ +#define ADC_CHSELR_SQ_ALL ADC_CHSELR_SQ_ALL_Msk /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */ + +#define ADC_CHSELR_SQ8_Pos (28U) +#define ADC_CHSELR_SQ8_Msk (0xFUL << ADC_CHSELR_SQ8_Pos) /*!< 0xF0000000 */ +#define ADC_CHSELR_SQ8 ADC_CHSELR_SQ8_Msk /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ8_0 (0x1UL << ADC_CHSELR_SQ8_Pos) /*!< 0x10000000 */ +#define ADC_CHSELR_SQ8_1 (0x2UL << ADC_CHSELR_SQ8_Pos) /*!< 0x20000000 */ +#define ADC_CHSELR_SQ8_2 (0x4UL << ADC_CHSELR_SQ8_Pos) /*!< 0x40000000 */ +#define ADC_CHSELR_SQ8_3 (0x8UL << ADC_CHSELR_SQ8_Pos) /*!< 0x80000000 */ + +#define ADC_CHSELR_SQ7_Pos (24U) +#define ADC_CHSELR_SQ7_Msk (0xFUL << ADC_CHSELR_SQ7_Pos) /*!< 0x0F000000 */ +#define ADC_CHSELR_SQ7 ADC_CHSELR_SQ7_Msk /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ7_0 (0x1UL << ADC_CHSELR_SQ7_Pos) /*!< 0x01000000 */ +#define ADC_CHSELR_SQ7_1 (0x2UL << ADC_CHSELR_SQ7_Pos) /*!< 0x02000000 */ +#define ADC_CHSELR_SQ7_2 (0x4UL << ADC_CHSELR_SQ7_Pos) /*!< 0x04000000 */ +#define ADC_CHSELR_SQ7_3 (0x8UL << ADC_CHSELR_SQ7_Pos) /*!< 0x08000000 */ + +#define ADC_CHSELR_SQ6_Pos (20U) +#define ADC_CHSELR_SQ6_Msk (0xFUL << ADC_CHSELR_SQ6_Pos) /*!< 0x00F00000 */ +#define ADC_CHSELR_SQ6 ADC_CHSELR_SQ6_Msk /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ6_0 (0x1UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00100000 */ +#define ADC_CHSELR_SQ6_1 (0x2UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00200000 */ +#define ADC_CHSELR_SQ6_2 (0x4UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00400000 */ +#define ADC_CHSELR_SQ6_3 (0x8UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00800000 */ + +#define ADC_CHSELR_SQ5_Pos (16U) +#define ADC_CHSELR_SQ5_Msk (0xFUL << ADC_CHSELR_SQ5_Pos) /*!< 0x000F0000 */ +#define ADC_CHSELR_SQ5 ADC_CHSELR_SQ5_Msk /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ5_0 (0x1UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00010000 */ +#define ADC_CHSELR_SQ5_1 (0x2UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00020000 */ +#define ADC_CHSELR_SQ5_2 (0x4UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00040000 */ +#define ADC_CHSELR_SQ5_3 (0x8UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00080000 */ + +#define ADC_CHSELR_SQ4_Pos (12U) +#define ADC_CHSELR_SQ4_Msk (0xFUL << ADC_CHSELR_SQ4_Pos) /*!< 0x0000F000 */ +#define ADC_CHSELR_SQ4 ADC_CHSELR_SQ4_Msk /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ4_0 (0x1UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00001000 */ +#define ADC_CHSELR_SQ4_1 (0x2UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00002000 */ +#define ADC_CHSELR_SQ4_2 (0x4UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00004000 */ +#define ADC_CHSELR_SQ4_3 (0x8UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00008000 */ + +#define ADC_CHSELR_SQ3_Pos (8U) +#define ADC_CHSELR_SQ3_Msk (0xFUL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000F00 */ +#define ADC_CHSELR_SQ3 ADC_CHSELR_SQ3_Msk /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ3_0 (0x1UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000100 */ +#define ADC_CHSELR_SQ3_1 (0x2UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000200 */ +#define ADC_CHSELR_SQ3_2 (0x4UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000400 */ +#define ADC_CHSELR_SQ3_3 (0x8UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000800 */ + +#define ADC_CHSELR_SQ2_Pos (4U) +#define ADC_CHSELR_SQ2_Msk (0xFUL << ADC_CHSELR_SQ2_Pos) /*!< 0x000000F0 */ +#define ADC_CHSELR_SQ2 ADC_CHSELR_SQ2_Msk /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ2_0 (0x1UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000010 */ +#define ADC_CHSELR_SQ2_1 (0x2UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000020 */ +#define ADC_CHSELR_SQ2_2 (0x4UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000040 */ +#define ADC_CHSELR_SQ2_3 (0x8UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000080 */ + +#define ADC_CHSELR_SQ1_Pos (0U) +#define ADC_CHSELR_SQ1_Msk (0xFUL << ADC_CHSELR_SQ1_Pos) /*!< 0x0000000F */ +#define ADC_CHSELR_SQ1 ADC_CHSELR_SQ1_Msk /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ1_0 (0x1UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000001 */ +#define ADC_CHSELR_SQ1_1 (0x2UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000002 */ +#define ADC_CHSELR_SQ1_2 (0x4UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000004 */ +#define ADC_CHSELR_SQ1_3 (0x8UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000008 */ + +/******************** Bit definition for ADC_AWD3TR register *******************/ +#define ADC_AWD3TR_LT3_Pos (0U) +#define ADC_AWD3TR_LT3_Msk (0xFFFUL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000FFF */ +#define ADC_AWD3TR_LT3 ADC_AWD3TR_LT3_Msk /*!< ADC analog watchdog 3 threshold low */ +#define ADC_AWD3TR_LT3_0 (0x001UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000001 */ +#define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ +#define ADC_AWD3TR_LT3_2 (0x004UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000004 */ +#define ADC_AWD3TR_LT3_3 (0x008UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000008 */ +#define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ +#define ADC_AWD3TR_LT3_5 (0x020UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000020 */ +#define ADC_AWD3TR_LT3_6 (0x040UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000040 */ +#define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ +#define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ +#define ADC_AWD3TR_LT3_9 (0x200UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000200 */ +#define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ +#define ADC_AWD3TR_LT3_11 (0x800UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000800 */ + +#define ADC_AWD3TR_HT3_Pos (16U) +#define ADC_AWD3TR_HT3_Msk (0xFFFUL << ADC_AWD3TR_HT3_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD3TR_HT3 ADC_AWD3TR_HT3_Msk /*!< ADC analog watchdog 3 threshold high */ +#define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ +#define ADC_AWD3TR_HT3_1 (0x002UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00020000 */ +#define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ +#define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ +#define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ +#define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ +#define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ +#define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ +#define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ +#define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ +#define ADC_AWD3TR_HT3_10 (0x400UL << ADC_AWD3TR_HT3_Pos) /*!< 0x04000000 */ +#define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR3_LT3 ADC_AWD3TR_LT3 +#define ADC_TR3_LT3_0 ADC_AWD3TR_LT3_0 +#define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1 +#define ADC_TR3_LT3_2 ADC_AWD3TR_LT3_2 +#define ADC_TR3_LT3_3 ADC_AWD3TR_LT3_3 +#define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4 +#define ADC_TR3_LT3_5 ADC_AWD3TR_LT3_5 +#define ADC_TR3_LT3_6 ADC_AWD3TR_LT3_6 +#define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7 +#define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8 +#define ADC_TR3_LT3_9 ADC_AWD3TR_LT3_9 +#define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10 +#define ADC_TR3_LT3_11 ADC_AWD3TR_LT3_11 + +#define ADC_TR3_HT3 ADC_AWD3TR_HT3 +#define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0 +#define ADC_TR3_HT3_1 ADC_AWD3TR_HT3_1 +#define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2 +#define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3 +#define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4 +#define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5 +#define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6 +#define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7 +#define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8 +#define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9 +#define ADC_TR3_HT3_10 ADC_AWD3TR_HT3_10 +#define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11 + +/******************** Bit definition for ADC_DR register ********************/ +#define ADC_DR_DATA_Pos (0U) +#define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */ +#define ADC_DR_DATA ADC_DR_DATA_Msk /*!< ADC group regular conversion data */ +#define ADC_DR_DATA_0 (0x0001UL << ADC_DR_DATA_Pos) /*!< 0x00000001 */ +#define ADC_DR_DATA_1 (0x0002UL << ADC_DR_DATA_Pos) /*!< 0x00000002 */ +#define ADC_DR_DATA_2 (0x0004UL << ADC_DR_DATA_Pos) /*!< 0x00000004 */ +#define ADC_DR_DATA_3 (0x0008UL << ADC_DR_DATA_Pos) /*!< 0x00000008 */ +#define ADC_DR_DATA_4 (0x0010UL << ADC_DR_DATA_Pos) /*!< 0x00000010 */ +#define ADC_DR_DATA_5 (0x0020UL << ADC_DR_DATA_Pos) /*!< 0x00000020 */ +#define ADC_DR_DATA_6 (0x0040UL << ADC_DR_DATA_Pos) /*!< 0x00000040 */ +#define ADC_DR_DATA_7 (0x0080UL << ADC_DR_DATA_Pos) /*!< 0x00000080 */ +#define ADC_DR_DATA_8 (0x0100UL << ADC_DR_DATA_Pos) /*!< 0x00000100 */ +#define ADC_DR_DATA_9 (0x0200UL << ADC_DR_DATA_Pos) /*!< 0x00000200 */ +#define ADC_DR_DATA_10 (0x0400UL << ADC_DR_DATA_Pos) /*!< 0x00000400 */ +#define ADC_DR_DATA_11 (0x0800UL << ADC_DR_DATA_Pos) /*!< 0x00000800 */ +#define ADC_DR_DATA_12 (0x1000UL << ADC_DR_DATA_Pos) /*!< 0x00001000 */ +#define ADC_DR_DATA_13 (0x2000UL << ADC_DR_DATA_Pos) /*!< 0x00002000 */ +#define ADC_DR_DATA_14 (0x4000UL << ADC_DR_DATA_Pos) /*!< 0x00004000 */ +#define ADC_DR_DATA_15 (0x8000UL << ADC_DR_DATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_AWD2CR register ****************/ +#define ADC_AWD2CR_AWD2CH_Pos (0U) +#define ADC_AWD2CR_AWD2CH_Msk (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk /*!< ADC analog watchdog 2 monitored channel selection */ +#define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_AWD3CR register ****************/ +#define ADC_AWD3CR_AWD3CH_Pos (0U) +#define ADC_AWD3CR_AWD3CH_Msk (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk /*!< ADC analog watchdog 3 monitored channel selection */ +#define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_CALFACT register ***************/ +#define ADC_CALFACT_CALFACT_Pos (0U) +#define ADC_CALFACT_CALFACT_Msk (0x7FUL << ADC_CALFACT_CALFACT_Pos) /*!< 0x0000007F */ +#define ADC_CALFACT_CALFACT ADC_CALFACT_CALFACT_Msk /*!< ADC calibration factor in single-ended mode */ +#define ADC_CALFACT_CALFACT_0 (0x01UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000001 */ +#define ADC_CALFACT_CALFACT_1 (0x02UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000002 */ +#define ADC_CALFACT_CALFACT_2 (0x04UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000004 */ +#define ADC_CALFACT_CALFACT_3 (0x08UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000008 */ +#define ADC_CALFACT_CALFACT_4 (0x10UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000010 */ +#define ADC_CALFACT_CALFACT_5 (0x20UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000020 */ +#define ADC_CALFACT_CALFACT_6 (0x40UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000040 */ + +/************************* ADC Common registers *****************************/ +/******************** Bit definition for ADC_CCR register *******************/ +#define ADC_CCR_PRESC_Pos (18U) +#define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003C0000 */ +#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< ADC common clock prescaler, only for clock source asynchronous */ +#define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00040000 */ +#define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00080000 */ +#define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00100000 */ +#define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00200000 */ + +#define ADC_CCR_VREFEN_Pos (22U) +#define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ +#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< ADC internal path to VrefInt enable */ +#define ADC_CCR_TSEN_Pos (23U) +#define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ +#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< ADC internal path to temperature sensor enable */ +#define ADC_CCR_VBATEN_Pos (24U) +#define ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos) /*!< 0x01000000 */ +#define ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk /*!< ADC internal path to battery voltage enable */ + +/* Legacy */ +#define ADC_CCR_LFMEN_Pos (25U) +#define ADC_CCR_LFMEN_Msk (0x1UL << ADC_CCR_LFMEN_Pos) /*!< 0x02000000 */ +#define ADC_CCR_LFMEN ADC_CCR_LFMEN_Msk /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */ + + +/******************************************************************************/ +/* */ +/* CRC calculation unit */ +/* */ +/******************************************************************************/ +/******************* Bit definition for CRC_DR register *********************/ +#define CRC_DR_DR_Pos (0U) +#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ + +/******************* Bit definition for CRC_IDR register ********************/ +#define CRC_IDR_IDR_Pos (0U) +#define CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 32-bits data register bits */ + +/******************** Bit definition for CRC_CR register ********************/ +#define CRC_CR_RESET_Pos (0U) +#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ +#define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */ +#define CRC_CR_POLYSIZE_Pos (3U) +#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */ +#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */ +#define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */ +#define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */ +#define CRC_CR_REV_IN_Pos (5U) +#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */ +#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */ +#define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */ +#define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */ +#define CRC_CR_REV_OUT_Pos (7U) +#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */ +#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */ + +/******************* Bit definition for CRC_INIT register *******************/ +#define CRC_INIT_INIT_Pos (0U) +#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */ +#define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */ + +/******************* Bit definition for CRC_POL register ********************/ +#define CRC_POL_POL_Pos (0U) +#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */ +#define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */ + + + +/******************************************************************************/ +/* */ +/* Debug MCU */ +/* */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* DMA Controller (DMA) */ +/* */ +/******************************************************************************/ + +/******************* Bit definition for DMA_ISR register ********************/ +#define DMA_ISR_GIF1_Pos (0U) +#define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */ +#define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk /*!< Channel 1 Global interrupt flag */ +#define DMA_ISR_TCIF1_Pos (1U) +#define DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos) /*!< 0x00000002 */ +#define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk /*!< Channel 1 Transfer Complete flag */ +#define DMA_ISR_HTIF1_Pos (2U) +#define DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos) /*!< 0x00000004 */ +#define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk /*!< Channel 1 Half Transfer flag */ +#define DMA_ISR_TEIF1_Pos (3U) +#define DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos) /*!< 0x00000008 */ +#define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk /*!< Channel 1 Transfer Error flag */ +#define DMA_ISR_GIF2_Pos (4U) +#define DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos) /*!< 0x00000010 */ +#define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk /*!< Channel 2 Global interrupt flag */ +#define DMA_ISR_TCIF2_Pos (5U) +#define DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos) /*!< 0x00000020 */ +#define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk /*!< Channel 2 Transfer Complete flag */ +#define DMA_ISR_HTIF2_Pos (6U) +#define DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos) /*!< 0x00000040 */ +#define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk /*!< Channel 2 Half Transfer flag */ +#define DMA_ISR_TEIF2_Pos (7U) +#define DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos) /*!< 0x00000080 */ +#define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk /*!< Channel 2 Transfer Error flag */ +#define DMA_ISR_GIF3_Pos (8U) +#define DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos) /*!< 0x00000100 */ +#define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk /*!< Channel 3 Global interrupt flag */ +#define DMA_ISR_TCIF3_Pos (9U) +#define DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos) /*!< 0x00000200 */ +#define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk /*!< Channel 3 Transfer Complete flag */ +#define DMA_ISR_HTIF3_Pos (10U) +#define DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos) /*!< 0x00000400 */ +#define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk /*!< Channel 3 Half Transfer flag */ +#define DMA_ISR_TEIF3_Pos (11U) +#define DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos) /*!< 0x00000800 */ +#define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk /*!< Channel 3 Transfer Error flag */ +#define DMA_ISR_GIF4_Pos (12U) +#define DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos) /*!< 0x00001000 */ +#define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk /*!< Channel 4 Global interrupt flag */ +#define DMA_ISR_TCIF4_Pos (13U) +#define DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos) /*!< 0x00002000 */ +#define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk /*!< Channel 4 Transfer Complete flag */ +#define DMA_ISR_HTIF4_Pos (14U) +#define DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos) /*!< 0x00004000 */ +#define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk /*!< Channel 4 Half Transfer flag */ +#define DMA_ISR_TEIF4_Pos (15U) +#define DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos) /*!< 0x00008000 */ +#define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk /*!< Channel 4 Transfer Error flag */ +#define DMA_ISR_GIF5_Pos (16U) +#define DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos) /*!< 0x00010000 */ +#define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk /*!< Channel 5 Global interrupt flag */ +#define DMA_ISR_TCIF5_Pos (17U) +#define DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos) /*!< 0x00020000 */ +#define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk /*!< Channel 5 Transfer Complete flag */ +#define DMA_ISR_HTIF5_Pos (18U) +#define DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos) /*!< 0x00040000 */ +#define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk /*!< Channel 5 Half Transfer flag */ +#define DMA_ISR_TEIF5_Pos (19U) +#define DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos) /*!< 0x00080000 */ +#define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk /*!< Channel 5 Transfer Error flag */ +#define DMA_ISR_GIF6_Pos (20U) +#define DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos) /*!< 0x00100000 */ +#define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk /*!< Channel 6 Global interrupt flag */ +#define DMA_ISR_TCIF6_Pos (21U) +#define DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos) /*!< 0x00200000 */ +#define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk /*!< Channel 6 Transfer Complete flag */ +#define DMA_ISR_HTIF6_Pos (22U) +#define DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos) /*!< 0x00400000 */ +#define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk /*!< Channel 6 Half Transfer flag */ +#define DMA_ISR_TEIF6_Pos (23U) +#define DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos) /*!< 0x00800000 */ +#define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk /*!< Channel 6 Transfer Error flag */ +#define DMA_ISR_GIF7_Pos (24U) +#define DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos) /*!< 0x01000000 */ +#define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk /*!< Channel 7 Global interrupt flag */ +#define DMA_ISR_TCIF7_Pos (25U) +#define DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos) /*!< 0x02000000 */ +#define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk /*!< Channel 7 Transfer Complete flag */ +#define DMA_ISR_HTIF7_Pos (26U) +#define DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos) /*!< 0x04000000 */ +#define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk /*!< Channel 7 Half Transfer flag */ +#define DMA_ISR_TEIF7_Pos (27U) +#define DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos) /*!< 0x08000000 */ +#define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk /*!< Channel 7 Transfer Error flag */ + +/******************* Bit definition for DMA_IFCR register *******************/ +#define DMA_IFCR_CGIF1_Pos (0U) +#define DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos) /*!< 0x00000001 */ +#define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk /*!< Channel 1 Global interrupt clearr */ +#define DMA_IFCR_CTCIF1_Pos (1U) +#define DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos) /*!< 0x00000002 */ +#define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk /*!< Channel 1 Transfer Complete clear */ +#define DMA_IFCR_CHTIF1_Pos (2U) +#define DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos) /*!< 0x00000004 */ +#define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk /*!< Channel 1 Half Transfer clear */ +#define DMA_IFCR_CTEIF1_Pos (3U) +#define DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos) /*!< 0x00000008 */ +#define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk /*!< Channel 1 Transfer Error clear */ +#define DMA_IFCR_CGIF2_Pos (4U) +#define DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos) /*!< 0x00000010 */ +#define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk /*!< Channel 2 Global interrupt clear */ +#define DMA_IFCR_CTCIF2_Pos (5U) +#define DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos) /*!< 0x00000020 */ +#define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk /*!< Channel 2 Transfer Complete clear */ +#define DMA_IFCR_CHTIF2_Pos (6U) +#define DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos) /*!< 0x00000040 */ +#define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk /*!< Channel 2 Half Transfer clear */ +#define DMA_IFCR_CTEIF2_Pos (7U) +#define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */ +#define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk /*!< Channel 2 Transfer Error clear */ +#define DMA_IFCR_CGIF3_Pos (8U) +#define DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos) /*!< 0x00000100 */ +#define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk /*!< Channel 3 Global interrupt clear */ +#define DMA_IFCR_CTCIF3_Pos (9U) +#define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */ +#define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk /*!< Channel 3 Transfer Complete clear */ +#define DMA_IFCR_CHTIF3_Pos (10U) +#define DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos) /*!< 0x00000400 */ +#define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk /*!< Channel 3 Half Transfer clear */ +#define DMA_IFCR_CTEIF3_Pos (11U) +#define DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos) /*!< 0x00000800 */ +#define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk /*!< Channel 3 Transfer Error clear */ +#define DMA_IFCR_CGIF4_Pos (12U) +#define DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos) /*!< 0x00001000 */ +#define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk /*!< Channel 4 Global interrupt clear */ +#define DMA_IFCR_CTCIF4_Pos (13U) +#define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */ +#define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk /*!< Channel 4 Transfer Complete clear */ +#define DMA_IFCR_CHTIF4_Pos (14U) +#define DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos) /*!< 0x00004000 */ +#define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk /*!< Channel 4 Half Transfer clear */ +#define DMA_IFCR_CTEIF4_Pos (15U) +#define DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos) /*!< 0x00008000 */ +#define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk /*!< Channel 4 Transfer Error clear */ +#define DMA_IFCR_CGIF5_Pos (16U) +#define DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos) /*!< 0x00010000 */ +#define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk /*!< Channel 5 Global interrupt clear */ +#define DMA_IFCR_CTCIF5_Pos (17U) +#define DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos) /*!< 0x00020000 */ +#define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk /*!< Channel 5 Transfer Complete clear */ +#define DMA_IFCR_CHTIF5_Pos (18U) +#define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */ +#define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk /*!< Channel 5 Half Transfer clear */ +#define DMA_IFCR_CTEIF5_Pos (19U) +#define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */ +#define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Transfer Error clear */ +#define DMA_IFCR_CGIF6_Pos (20U) +#define DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos) /*!< 0x00100000 */ +#define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk /*!< Channel 6 Global interrupt clear */ +#define DMA_IFCR_CTCIF6_Pos (21U) +#define DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos) /*!< 0x00200000 */ +#define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk /*!< Channel 6 Transfer Complete clear */ +#define DMA_IFCR_CHTIF6_Pos (22U) +#define DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos) /*!< 0x00400000 */ +#define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk /*!< Channel 6 Half Transfer clear */ +#define DMA_IFCR_CTEIF6_Pos (23U) +#define DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos) /*!< 0x00800000 */ +#define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk /*!< Channel 6 Transfer Error clear */ +#define DMA_IFCR_CGIF7_Pos (24U) +#define DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos) /*!< 0x01000000 */ +#define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk /*!< Channel 7 Global interrupt clear */ +#define DMA_IFCR_CTCIF7_Pos (25U) +#define DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos) /*!< 0x02000000 */ +#define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk /*!< Channel 7 Transfer Complete clear */ +#define DMA_IFCR_CHTIF7_Pos (26U) +#define DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos) /*!< 0x04000000 */ +#define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk /*!< Channel 7 Half Transfer clear */ +#define DMA_IFCR_CTEIF7_Pos (27U) +#define DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos) /*!< 0x08000000 */ +#define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk /*!< Channel 7 Transfer Error clear */ + +/******************* Bit definition for DMA_CCR register ********************/ +#define DMA_CCR_EN_Pos (0U) +#define DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos) /*!< 0x00000001 */ +#define DMA_CCR_EN DMA_CCR_EN_Msk /*!< Channel enable */ +#define DMA_CCR_TCIE_Pos (1U) +#define DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos) /*!< 0x00000002 */ +#define DMA_CCR_TCIE DMA_CCR_TCIE_Msk /*!< Transfer complete interrupt enable */ +#define DMA_CCR_HTIE_Pos (2U) +#define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */ +#define DMA_CCR_HTIE DMA_CCR_HTIE_Msk /*!< Half Transfer interrupt enable */ +#define DMA_CCR_TEIE_Pos (3U) +#define DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos) /*!< 0x00000008 */ +#define DMA_CCR_TEIE DMA_CCR_TEIE_Msk /*!< Transfer error interrupt enable */ +#define DMA_CCR_DIR_Pos (4U) +#define DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos) /*!< 0x00000010 */ +#define DMA_CCR_DIR DMA_CCR_DIR_Msk /*!< Data transfer direction */ +#define DMA_CCR_CIRC_Pos (5U) +#define DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos) /*!< 0x00000020 */ +#define DMA_CCR_CIRC DMA_CCR_CIRC_Msk /*!< Circular mode */ +#define DMA_CCR_PINC_Pos (6U) +#define DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos) /*!< 0x00000040 */ +#define DMA_CCR_PINC DMA_CCR_PINC_Msk /*!< Peripheral increment mode */ +#define DMA_CCR_MINC_Pos (7U) +#define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */ +#define DMA_CCR_MINC DMA_CCR_MINC_Msk /*!< Memory increment mode */ + +#define DMA_CCR_PSIZE_Pos (8U) +#define DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000300 */ +#define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk /*!< PSIZE[1:0] bits (Peripheral size) */ +#define DMA_CCR_PSIZE_0 (0x1UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000100 */ +#define DMA_CCR_PSIZE_1 (0x2UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000200 */ + +#define DMA_CCR_MSIZE_Pos (10U) +#define DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000C00 */ +#define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk /*!< MSIZE[1:0] bits (Memory size) */ +#define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ +#define DMA_CCR_MSIZE_1 (0x2UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000800 */ + +#define DMA_CCR_PL_Pos (12U) +#define DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos) /*!< 0x00003000 */ +#define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Channel Priority level)*/ +#define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ +#define DMA_CCR_PL_1 (0x2UL << DMA_CCR_PL_Pos) /*!< 0x00002000 */ + +#define DMA_CCR_MEM2MEM_Pos (14U) +#define DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos) /*!< 0x00004000 */ +#define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk /*!< Memory to memory mode */ + +/****************** Bit definition for DMA_CNDTR register *******************/ +#define DMA_CNDTR_NDT_Pos (0U) +#define DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos) /*!< 0x0000FFFF */ +#define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk /*!< Number of data to Transfer */ + +/****************** Bit definition for DMA_CPAR register ********************/ +#define DMA_CPAR_PA_Pos (0U) +#define DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CPAR_PA DMA_CPAR_PA_Msk /*!< Peripheral Address */ + +/****************** Bit definition for DMA_CMAR register ********************/ +#define DMA_CMAR_MA_Pos (0U) +#define DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CMAR_MA DMA_CMAR_MA_Msk /*!< Memory Address */ + +/******************************************************************************/ +/* */ +/* DMAMUX Controller */ +/* */ +/******************************************************************************/ +/******************** Bits definition for DMAMUX_CxCR register **************/ +#define DMAMUX_CxCR_DMAREQ_ID_Pos (0U) +#define DMAMUX_CxCR_DMAREQ_ID_Msk (0x3FUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x0000003F */ +#define DMAMUX_CxCR_DMAREQ_ID DMAMUX_CxCR_DMAREQ_ID_Msk /*!< DMA Request ID */ +#define DMAMUX_CxCR_DMAREQ_ID_0 (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_CxCR_DMAREQ_ID_1 (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_CxCR_DMAREQ_ID_2 (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_CxCR_DMAREQ_ID_3 (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_CxCR_DMAREQ_ID_4 (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_CxCR_DMAREQ_ID_5 (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */ +#define DMAMUX_CxCR_DMAREQ_ID_6 (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */ +#define DMAMUX_CxCR_SOIE_Pos (8U) +#define DMAMUX_CxCR_SOIE_Msk (0x1UL << DMAMUX_CxCR_SOIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_CxCR_SOIE DMAMUX_CxCR_SOIE_Msk /*!< Synchro overrun interrupt enable */ +#define DMAMUX_CxCR_EGE_Pos (9U) +#define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */ +#define DMAMUX_CxCR_EGE DMAMUX_CxCR_EGE_Msk /*!< Event generation interrupt enable */ +#define DMAMUX_CxCR_SE_Pos (16U) +#define DMAMUX_CxCR_SE_Msk (0x1UL << DMAMUX_CxCR_SE_Pos) /*!< 0x00010000 */ +#define DMAMUX_CxCR_SE DMAMUX_CxCR_SE_Msk /*!< Synchronization enable */ +#define DMAMUX_CxCR_SPOL_Pos (17U) +#define DMAMUX_CxCR_SPOL_Msk (0x3UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_CxCR_SPOL DMAMUX_CxCR_SPOL_Msk /*!< Synchronization polarity */ +#define DMAMUX_CxCR_SPOL_0 (0x1UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_CxCR_SPOL_1 (0x2UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_CxCR_NBREQ_Pos (19U) +#define DMAMUX_CxCR_NBREQ_Msk (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_CxCR_NBREQ DMAMUX_CxCR_NBREQ_Msk /*!< Number of request */ +#define DMAMUX_CxCR_NBREQ_0 (0x01UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_CxCR_NBREQ_1 (0x02UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_CxCR_NBREQ_2 (0x04UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_CxCR_NBREQ_3 (0x08UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_CxCR_NBREQ_4 (0x10UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */ +#define DMAMUX_CxCR_SYNC_ID_Pos (24U) +#define DMAMUX_CxCR_SYNC_ID_Msk (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */ +#define DMAMUX_CxCR_SYNC_ID DMAMUX_CxCR_SYNC_ID_Msk /*!< Synchronization ID */ +#define DMAMUX_CxCR_SYNC_ID_0 (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */ +#define DMAMUX_CxCR_SYNC_ID_1 (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */ +#define DMAMUX_CxCR_SYNC_ID_2 (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */ +#define DMAMUX_CxCR_SYNC_ID_3 (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */ +#define DMAMUX_CxCR_SYNC_ID_4 (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */ + +/******************* Bits definition for DMAMUX_CSR register **************/ +#define DMAMUX_CSR_SOF0_Pos (0U) +#define DMAMUX_CSR_SOF0_Msk (0x1UL << DMAMUX_CSR_SOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0_Msk /*!< Synchronization Overrun Flag 0 */ +#define DMAMUX_CSR_SOF1_Pos (1U) +#define DMAMUX_CSR_SOF1_Msk (0x1UL << DMAMUX_CSR_SOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1_Msk /*!< Synchronization Overrun Flag 1 */ +#define DMAMUX_CSR_SOF2_Pos (2U) +#define DMAMUX_CSR_SOF2_Msk (0x1UL << DMAMUX_CSR_SOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2_Msk /*!< Synchronization Overrun Flag 2 */ +#define DMAMUX_CSR_SOF3_Pos (3U) +#define DMAMUX_CSR_SOF3_Msk (0x1UL << DMAMUX_CSR_SOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3_Msk /*!< Synchronization Overrun Flag 3 */ +#define DMAMUX_CSR_SOF4_Pos (4U) +#define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4_Msk /*!< Synchronization Overrun Flag 4 */ +#define DMAMUX_CSR_SOF5_Pos (5U) +#define DMAMUX_CSR_SOF5_Msk (0x1UL << DMAMUX_CSR_SOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5_Msk /*!< Synchronization Overrun Flag 5 */ +#define DMAMUX_CSR_SOF6_Pos (6U) +#define DMAMUX_CSR_SOF6_Msk (0x1UL << DMAMUX_CSR_SOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6_Msk /*!< Synchronization Overrun Flag 6 */ + +/******************** Bits definition for DMAMUX_CFR register **************/ +#define DMAMUX_CFR_CSOF0_Pos (0U) +#define DMAMUX_CFR_CSOF0_Msk (0x1UL << DMAMUX_CFR_CSOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0_Msk /*!< Clear Overrun Flag 0 */ +#define DMAMUX_CFR_CSOF1_Pos (1U) +#define DMAMUX_CFR_CSOF1_Msk (0x1UL << DMAMUX_CFR_CSOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1_Msk /*!< Clear Overrun Flag 1 */ +#define DMAMUX_CFR_CSOF2_Pos (2U) +#define DMAMUX_CFR_CSOF2_Msk (0x1UL << DMAMUX_CFR_CSOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2_Msk /*!< Clear Overrun Flag 2 */ +#define DMAMUX_CFR_CSOF3_Pos (3U) +#define DMAMUX_CFR_CSOF3_Msk (0x1UL << DMAMUX_CFR_CSOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3_Msk /*!< Clear Overrun Flag 3 */ +#define DMAMUX_CFR_CSOF4_Pos (4U) +#define DMAMUX_CFR_CSOF4_Msk (0x1UL << DMAMUX_CFR_CSOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4_Msk /*!< Clear Overrun Flag 4 */ +#define DMAMUX_CFR_CSOF5_Pos (5U) +#define DMAMUX_CFR_CSOF5_Msk (0x1UL << DMAMUX_CFR_CSOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5_Msk /*!< Clear Overrun Flag 5 */ +#define DMAMUX_CFR_CSOF6_Pos (6U) +#define DMAMUX_CFR_CSOF6_Msk (0x1UL << DMAMUX_CFR_CSOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6_Msk /*!< Clear Overrun Flag 6 */ + +/******************** Bits definition for DMAMUX_RGxCR register ************/ +#define DMAMUX_RGxCR_SIG_ID_Pos (0U) +#define DMAMUX_RGxCR_SIG_ID_Msk (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */ +#define DMAMUX_RGxCR_SIG_ID DMAMUX_RGxCR_SIG_ID_Msk /*!< Signal ID */ +#define DMAMUX_RGxCR_SIG_ID_0 (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGxCR_SIG_ID_1 (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGxCR_SIG_ID_2 (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGxCR_SIG_ID_3 (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGxCR_SIG_ID_4 (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_RGxCR_OIE_Pos (8U) +#define DMAMUX_RGxCR_OIE_Msk (0x1UL << DMAMUX_RGxCR_OIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_RGxCR_OIE DMAMUX_RGxCR_OIE_Msk /*!< Overrun interrupt enable */ +#define DMAMUX_RGxCR_GE_Pos (16U) +#define DMAMUX_RGxCR_GE_Msk (0x1UL << DMAMUX_RGxCR_GE_Pos) /*!< 0x00010000 */ +#define DMAMUX_RGxCR_GE DMAMUX_RGxCR_GE_Msk /*!< Generation enable */ +#define DMAMUX_RGxCR_GPOL_Pos (17U) +#define DMAMUX_RGxCR_GPOL_Msk (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_RGxCR_GPOL DMAMUX_RGxCR_GPOL_Msk /*!< Generation polarity */ +#define DMAMUX_RGxCR_GPOL_0 (0x1UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_RGxCR_GPOL_1 (0x2UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_RGxCR_GNBREQ_Pos (19U) +#define DMAMUX_RGxCR_GNBREQ_Msk (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_RGxCR_GNBREQ DMAMUX_RGxCR_GNBREQ_Msk /*!< Number of request */ +#define DMAMUX_RGxCR_GNBREQ_0 (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_RGxCR_GNBREQ_1 (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_RGxCR_GNBREQ_2 (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_RGxCR_GNBREQ_3 (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_RGxCR_GNBREQ_4 (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */ + +/******************** Bits definition for DMAMUX_RGSR register **************/ +#define DMAMUX_RGSR_OF0_Pos (0U) +#define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGSR_OF0 DMAMUX_RGSR_OF0_Msk /*!< Overrun flag 0 */ +#define DMAMUX_RGSR_OF1_Pos (1U) +#define DMAMUX_RGSR_OF1_Msk (0x1UL << DMAMUX_RGSR_OF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGSR_OF1 DMAMUX_RGSR_OF1_Msk /*!< Overrun flag 1 */ +#define DMAMUX_RGSR_OF2_Pos (2U) +#define DMAMUX_RGSR_OF2_Msk (0x1UL << DMAMUX_RGSR_OF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGSR_OF2 DMAMUX_RGSR_OF2_Msk /*!< Overrun flag 2 */ +#define DMAMUX_RGSR_OF3_Pos (3U) +#define DMAMUX_RGSR_OF3_Msk (0x1UL << DMAMUX_RGSR_OF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGSR_OF3 DMAMUX_RGSR_OF3_Msk /*!< Overrun flag 3 */ + +/******************** Bits definition for DMAMUX_RGCFR register **************/ +#define DMAMUX_RGCFR_COF0_Pos (0U) +#define DMAMUX_RGCFR_COF0_Msk (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGCFR_COF0 DMAMUX_RGCFR_COF0_Msk /*!< Clear Overrun flag 0 */ +#define DMAMUX_RGCFR_COF1_Pos (1U) +#define DMAMUX_RGCFR_COF1_Msk (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGCFR_COF1 DMAMUX_RGCFR_COF1_Msk /*!< Clear Overrun flag 1 */ +#define DMAMUX_RGCFR_COF2_Pos (2U) +#define DMAMUX_RGCFR_COF2_Msk (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGCFR_COF2 DMAMUX_RGCFR_COF2_Msk /*!< Clear Overrun flag 2 */ +#define DMAMUX_RGCFR_COF3_Pos (3U) +#define DMAMUX_RGCFR_COF3_Msk (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGCFR_COF3 DMAMUX_RGCFR_COF3_Msk /*!< Clear Overrun flag 3 */ + +/******************************************************************************/ +/* */ +/* External Interrupt/Event Controller */ +/* */ +/******************************************************************************/ +/****************** Bit definition for EXTI_RTSR1 register ******************/ +#define EXTI_RTSR1_RT0_Pos (0U) +#define EXTI_RTSR1_RT0_Msk (0x1UL << EXTI_RTSR1_RT0_Pos) /*!< 0x00000001 */ +#define EXTI_RTSR1_RT0 EXTI_RTSR1_RT0_Msk /*!< Rising trigger configuration for input line 0 */ +#define EXTI_RTSR1_RT1_Pos (1U) +#define EXTI_RTSR1_RT1_Msk (0x1UL << EXTI_RTSR1_RT1_Pos) /*!< 0x00000002 */ +#define EXTI_RTSR1_RT1 EXTI_RTSR1_RT1_Msk /*!< Rising trigger configuration for input line 1 */ +#define EXTI_RTSR1_RT2_Pos (2U) +#define EXTI_RTSR1_RT2_Msk (0x1UL << EXTI_RTSR1_RT2_Pos) /*!< 0x00000004 */ +#define EXTI_RTSR1_RT2 EXTI_RTSR1_RT2_Msk /*!< Rising trigger configuration for input line 2 */ +#define EXTI_RTSR1_RT3_Pos (3U) +#define EXTI_RTSR1_RT3_Msk (0x1UL << EXTI_RTSR1_RT3_Pos) /*!< 0x00000008 */ +#define EXTI_RTSR1_RT3 EXTI_RTSR1_RT3_Msk /*!< Rising trigger configuration for input line 3 */ +#define EXTI_RTSR1_RT4_Pos (4U) +#define EXTI_RTSR1_RT4_Msk (0x1UL << EXTI_RTSR1_RT4_Pos) /*!< 0x00000010 */ +#define EXTI_RTSR1_RT4 EXTI_RTSR1_RT4_Msk /*!< Rising trigger configuration for input line 4 */ +#define EXTI_RTSR1_RT5_Pos (5U) +#define EXTI_RTSR1_RT5_Msk (0x1UL << EXTI_RTSR1_RT5_Pos) /*!< 0x00000020 */ +#define EXTI_RTSR1_RT5 EXTI_RTSR1_RT5_Msk /*!< Rising trigger configuration for input line 5 */ +#define EXTI_RTSR1_RT6_Pos (6U) +#define EXTI_RTSR1_RT6_Msk (0x1UL << EXTI_RTSR1_RT6_Pos) /*!< 0x00000040 */ +#define EXTI_RTSR1_RT6 EXTI_RTSR1_RT6_Msk /*!< Rising trigger configuration for input line 6 */ +#define EXTI_RTSR1_RT7_Pos (7U) +#define EXTI_RTSR1_RT7_Msk (0x1UL << EXTI_RTSR1_RT7_Pos) /*!< 0x00000080 */ +#define EXTI_RTSR1_RT7 EXTI_RTSR1_RT7_Msk /*!< Rising trigger configuration for input line 7 */ +#define EXTI_RTSR1_RT8_Pos (8U) +#define EXTI_RTSR1_RT8_Msk (0x1UL << EXTI_RTSR1_RT8_Pos) /*!< 0x00000100 */ +#define EXTI_RTSR1_RT8 EXTI_RTSR1_RT8_Msk /*!< Rising trigger configuration for input line 8 */ +#define EXTI_RTSR1_RT9_Pos (9U) +#define EXTI_RTSR1_RT9_Msk (0x1UL << EXTI_RTSR1_RT9_Pos) /*!< 0x00000200 */ +#define EXTI_RTSR1_RT9 EXTI_RTSR1_RT9_Msk /*!< Rising trigger configuration for input line 9 */ +#define EXTI_RTSR1_RT10_Pos (10U) +#define EXTI_RTSR1_RT10_Msk (0x1UL << EXTI_RTSR1_RT10_Pos) /*!< 0x00000400 */ +#define EXTI_RTSR1_RT10 EXTI_RTSR1_RT10_Msk /*!< Rising trigger configuration for input line 10 */ +#define EXTI_RTSR1_RT11_Pos (11U) +#define EXTI_RTSR1_RT11_Msk (0x1UL << EXTI_RTSR1_RT11_Pos) /*!< 0x00000800 */ +#define EXTI_RTSR1_RT11 EXTI_RTSR1_RT11_Msk /*!< Rising trigger configuration for input line 11 */ +#define EXTI_RTSR1_RT12_Pos (12U) +#define EXTI_RTSR1_RT12_Msk (0x1UL << EXTI_RTSR1_RT12_Pos) /*!< 0x00001000 */ +#define EXTI_RTSR1_RT12 EXTI_RTSR1_RT12_Msk /*!< Rising trigger configuration for input line 12 */ +#define EXTI_RTSR1_RT13_Pos (13U) +#define EXTI_RTSR1_RT13_Msk (0x1UL << EXTI_RTSR1_RT13_Pos) /*!< 0x00002000 */ +#define EXTI_RTSR1_RT13 EXTI_RTSR1_RT13_Msk /*!< Rising trigger configuration for input line 13 */ +#define EXTI_RTSR1_RT14_Pos (14U) +#define EXTI_RTSR1_RT14_Msk (0x1UL << EXTI_RTSR1_RT14_Pos) /*!< 0x00004000 */ +#define EXTI_RTSR1_RT14 EXTI_RTSR1_RT14_Msk /*!< Rising trigger configuration for input line 14 */ +#define EXTI_RTSR1_RT15_Pos (15U) +#define EXTI_RTSR1_RT15_Msk (0x1UL << EXTI_RTSR1_RT15_Pos) /*!< 0x00008000 */ +#define EXTI_RTSR1_RT15 EXTI_RTSR1_RT15_Msk /*!< Rising trigger configuration for input line 15 */ + +/****************** Bit definition for EXTI_FTSR1 register ******************/ +#define EXTI_FTSR1_FT0_Pos (0U) +#define EXTI_FTSR1_FT0_Msk (0x1UL << EXTI_FTSR1_FT0_Pos) /*!< 0x00000001 */ +#define EXTI_FTSR1_FT0 EXTI_FTSR1_FT0_Msk /*!< Falling trigger configuration for input line 0 */ +#define EXTI_FTSR1_FT1_Pos (1U) +#define EXTI_FTSR1_FT1_Msk (0x1UL << EXTI_FTSR1_FT1_Pos) /*!< 0x00000002 */ +#define EXTI_FTSR1_FT1 EXTI_FTSR1_FT1_Msk /*!< Falling trigger configuration for input line 1 */ +#define EXTI_FTSR1_FT2_Pos (2U) +#define EXTI_FTSR1_FT2_Msk (0x1UL << EXTI_FTSR1_FT2_Pos) /*!< 0x00000004 */ +#define EXTI_FTSR1_FT2 EXTI_FTSR1_FT2_Msk /*!< Falling trigger configuration for input line 2 */ +#define EXTI_FTSR1_FT3_Pos (3U) +#define EXTI_FTSR1_FT3_Msk (0x1UL << EXTI_FTSR1_FT3_Pos) /*!< 0x00000008 */ +#define EXTI_FTSR1_FT3 EXTI_FTSR1_FT3_Msk /*!< Falling trigger configuration for input line 3 */ +#define EXTI_FTSR1_FT4_Pos (4U) +#define EXTI_FTSR1_FT4_Msk (0x1UL << EXTI_FTSR1_FT4_Pos) /*!< 0x00000010 */ +#define EXTI_FTSR1_FT4 EXTI_FTSR1_FT4_Msk /*!< Falling trigger configuration for input line 4 */ +#define EXTI_FTSR1_FT5_Pos (5U) +#define EXTI_FTSR1_FT5_Msk (0x1UL << EXTI_FTSR1_FT5_Pos) /*!< 0x00000020 */ +#define EXTI_FTSR1_FT5 EXTI_FTSR1_FT5_Msk /*!< Falling trigger configuration for input line 5 */ +#define EXTI_FTSR1_FT6_Pos (6U) +#define EXTI_FTSR1_FT6_Msk (0x1UL << EXTI_FTSR1_FT6_Pos) /*!< 0x00000040 */ +#define EXTI_FTSR1_FT6 EXTI_FTSR1_FT6_Msk /*!< Falling trigger configuration for input line 6 */ +#define EXTI_FTSR1_FT7_Pos (7U) +#define EXTI_FTSR1_FT7_Msk (0x1UL << EXTI_FTSR1_FT7_Pos) /*!< 0x00000080 */ +#define EXTI_FTSR1_FT7 EXTI_FTSR1_FT7_Msk /*!< Falling trigger configuration for input line 7 */ +#define EXTI_FTSR1_FT8_Pos (8U) +#define EXTI_FTSR1_FT8_Msk (0x1UL << EXTI_FTSR1_FT8_Pos) /*!< 0x00000100 */ +#define EXTI_FTSR1_FT8 EXTI_FTSR1_FT8_Msk /*!< Falling trigger configuration for input line 8 */ +#define EXTI_FTSR1_FT9_Pos (9U) +#define EXTI_FTSR1_FT9_Msk (0x1UL << EXTI_FTSR1_FT9_Pos) /*!< 0x00000200 */ +#define EXTI_FTSR1_FT9 EXTI_FTSR1_FT9_Msk /*!< Falling trigger configuration for input line 9 */ +#define EXTI_FTSR1_FT10_Pos (10U) +#define EXTI_FTSR1_FT10_Msk (0x1UL << EXTI_FTSR1_FT10_Pos) /*!< 0x00000400 */ +#define EXTI_FTSR1_FT10 EXTI_FTSR1_FT10_Msk /*!< Falling trigger configuration for input line 10 */ +#define EXTI_FTSR1_FT11_Pos (11U) +#define EXTI_FTSR1_FT11_Msk (0x1UL << EXTI_FTSR1_FT11_Pos) /*!< 0x00000800 */ +#define EXTI_FTSR1_FT11 EXTI_FTSR1_FT11_Msk /*!< Falling trigger configuration for input line 11 */ +#define EXTI_FTSR1_FT12_Pos (12U) +#define EXTI_FTSR1_FT12_Msk (0x1UL << EXTI_FTSR1_FT12_Pos) /*!< 0x00001000 */ +#define EXTI_FTSR1_FT12 EXTI_FTSR1_FT12_Msk /*!< Falling trigger configuration for input line 12 */ +#define EXTI_FTSR1_FT13_Pos (13U) +#define EXTI_FTSR1_FT13_Msk (0x1UL << EXTI_FTSR1_FT13_Pos) /*!< 0x00002000 */ +#define EXTI_FTSR1_FT13 EXTI_FTSR1_FT13_Msk /*!< Falling trigger configuration for input line 13 */ +#define EXTI_FTSR1_FT14_Pos (14U) +#define EXTI_FTSR1_FT14_Msk (0x1UL << EXTI_FTSR1_FT14_Pos) /*!< 0x00004000 */ +#define EXTI_FTSR1_FT14 EXTI_FTSR1_FT14_Msk /*!< Falling trigger configuration for input line 14 */ +#define EXTI_FTSR1_FT15_Pos (15U) +#define EXTI_FTSR1_FT15_Msk (0x1UL << EXTI_FTSR1_FT15_Pos) /*!< 0x00008000 */ +#define EXTI_FTSR1_FT15 EXTI_FTSR1_FT15_Msk /*!< Falling trigger configuration for input line 15 */ + +/****************** Bit definition for EXTI_SWIER1 register *****************/ +#define EXTI_SWIER1_SWI0_Pos (0U) +#define EXTI_SWIER1_SWI0_Msk (0x1UL << EXTI_SWIER1_SWI0_Pos) /*!< 0x00000001 */ +#define EXTI_SWIER1_SWI0 EXTI_SWIER1_SWI0_Msk /*!< Software Interrupt on line 0 */ +#define EXTI_SWIER1_SWI1_Pos (1U) +#define EXTI_SWIER1_SWI1_Msk (0x1UL << EXTI_SWIER1_SWI1_Pos) /*!< 0x00000002 */ +#define EXTI_SWIER1_SWI1 EXTI_SWIER1_SWI1_Msk /*!< Software Interrupt on line 1 */ +#define EXTI_SWIER1_SWI2_Pos (2U) +#define EXTI_SWIER1_SWI2_Msk (0x1UL << EXTI_SWIER1_SWI2_Pos) /*!< 0x00000004 */ +#define EXTI_SWIER1_SWI2 EXTI_SWIER1_SWI2_Msk /*!< Software Interrupt on line 2 */ +#define EXTI_SWIER1_SWI3_Pos (3U) +#define EXTI_SWIER1_SWI3_Msk (0x1UL << EXTI_SWIER1_SWI3_Pos) /*!< 0x00000008 */ +#define EXTI_SWIER1_SWI3 EXTI_SWIER1_SWI3_Msk /*!< Software Interrupt on line 3 */ +#define EXTI_SWIER1_SWI4_Pos (4U) +#define EXTI_SWIER1_SWI4_Msk (0x1UL << EXTI_SWIER1_SWI4_Pos) /*!< 0x00000010 */ +#define EXTI_SWIER1_SWI4 EXTI_SWIER1_SWI4_Msk /*!< Software Interrupt on line 4 */ +#define EXTI_SWIER1_SWI5_Pos (5U) +#define EXTI_SWIER1_SWI5_Msk (0x1UL << EXTI_SWIER1_SWI5_Pos) /*!< 0x00000020 */ +#define EXTI_SWIER1_SWI5 EXTI_SWIER1_SWI5_Msk /*!< Software Interrupt on line 5 */ +#define EXTI_SWIER1_SWI6_Pos (6U) +#define EXTI_SWIER1_SWI6_Msk (0x1UL << EXTI_SWIER1_SWI6_Pos) /*!< 0x00000040 */ +#define EXTI_SWIER1_SWI6 EXTI_SWIER1_SWI6_Msk /*!< Software Interrupt on line 6 */ +#define EXTI_SWIER1_SWI7_Pos (7U) +#define EXTI_SWIER1_SWI7_Msk (0x1UL << EXTI_SWIER1_SWI7_Pos) /*!< 0x00000080 */ +#define EXTI_SWIER1_SWI7 EXTI_SWIER1_SWI7_Msk /*!< Software Interrupt on line 7 */ +#define EXTI_SWIER1_SWI8_Pos (8U) +#define EXTI_SWIER1_SWI8_Msk (0x1UL << EXTI_SWIER1_SWI8_Pos) /*!< 0x00000100 */ +#define EXTI_SWIER1_SWI8 EXTI_SWIER1_SWI8_Msk /*!< Software Interrupt on line 8 */ +#define EXTI_SWIER1_SWI9_Pos (9U) +#define EXTI_SWIER1_SWI9_Msk (0x1UL << EXTI_SWIER1_SWI9_Pos) /*!< 0x00000200 */ +#define EXTI_SWIER1_SWI9 EXTI_SWIER1_SWI9_Msk /*!< Software Interrupt on line 9 */ +#define EXTI_SWIER1_SWI10_Pos (10U) +#define EXTI_SWIER1_SWI10_Msk (0x1UL << EXTI_SWIER1_SWI10_Pos) /*!< 0x00000400 */ +#define EXTI_SWIER1_SWI10 EXTI_SWIER1_SWI10_Msk /*!< Software Interrupt on line 10 */ +#define EXTI_SWIER1_SWI11_Pos (11U) +#define EXTI_SWIER1_SWI11_Msk (0x1UL << EXTI_SWIER1_SWI11_Pos) /*!< 0x00000800 */ +#define EXTI_SWIER1_SWI11 EXTI_SWIER1_SWI11_Msk /*!< Software Interrupt on line 11 */ +#define EXTI_SWIER1_SWI12_Pos (12U) +#define EXTI_SWIER1_SWI12_Msk (0x1UL << EXTI_SWIER1_SWI12_Pos) /*!< 0x00001000 */ +#define EXTI_SWIER1_SWI12 EXTI_SWIER1_SWI12_Msk /*!< Software Interrupt on line 12 */ +#define EXTI_SWIER1_SWI13_Pos (13U) +#define EXTI_SWIER1_SWI13_Msk (0x1UL << EXTI_SWIER1_SWI13_Pos) /*!< 0x00002000 */ +#define EXTI_SWIER1_SWI13 EXTI_SWIER1_SWI13_Msk /*!< Software Interrupt on line 13 */ +#define EXTI_SWIER1_SWI14_Pos (14U) +#define EXTI_SWIER1_SWI14_Msk (0x1UL << EXTI_SWIER1_SWI14_Pos) /*!< 0x00004000 */ +#define EXTI_SWIER1_SWI14 EXTI_SWIER1_SWI14_Msk /*!< Software Interrupt on line 14 */ +#define EXTI_SWIER1_SWI15_Pos (15U) +#define EXTI_SWIER1_SWI15_Msk (0x1UL << EXTI_SWIER1_SWI15_Pos) /*!< 0x00008000 */ +#define EXTI_SWIER1_SWI15 EXTI_SWIER1_SWI15_Msk /*!< Software Interrupt on line 15 */ + +/******************* Bit definition for EXTI_RPR1 register ******************/ +#define EXTI_RPR1_RPIF0_Pos (0U) +#define EXTI_RPR1_RPIF0_Msk (0x1UL << EXTI_RPR1_RPIF0_Pos) /*!< 0x00000001 */ +#define EXTI_RPR1_RPIF0 EXTI_RPR1_RPIF0_Msk /*!< Rising Pending Interrupt Flag on line 0 */ +#define EXTI_RPR1_RPIF1_Pos (1U) +#define EXTI_RPR1_RPIF1_Msk (0x1UL << EXTI_RPR1_RPIF1_Pos) /*!< 0x00000002 */ +#define EXTI_RPR1_RPIF1 EXTI_RPR1_RPIF1_Msk /*!< Rising Pending Interrupt Flag on line 1 */ +#define EXTI_RPR1_RPIF2_Pos (2U) +#define EXTI_RPR1_RPIF2_Msk (0x1UL << EXTI_RPR1_RPIF2_Pos) /*!< 0x00000004 */ +#define EXTI_RPR1_RPIF2 EXTI_RPR1_RPIF2_Msk /*!< Rising Pending Interrupt Flag on line 2 */ +#define EXTI_RPR1_RPIF3_Pos (3U) +#define EXTI_RPR1_RPIF3_Msk (0x1UL << EXTI_RPR1_RPIF3_Pos) /*!< 0x00000008 */ +#define EXTI_RPR1_RPIF3 EXTI_RPR1_RPIF3_Msk /*!< Rising Pending Interrupt Flag on line 3 */ +#define EXTI_RPR1_RPIF4_Pos (4U) +#define EXTI_RPR1_RPIF4_Msk (0x1UL << EXTI_RPR1_RPIF4_Pos) /*!< 0x00000010 */ +#define EXTI_RPR1_RPIF4 EXTI_RPR1_RPIF4_Msk /*!< Rising Pending Interrupt Flag on line 4 */ +#define EXTI_RPR1_RPIF5_Pos (5U) +#define EXTI_RPR1_RPIF5_Msk (0x1UL << EXTI_RPR1_RPIF5_Pos) /*!< 0x00000020 */ +#define EXTI_RPR1_RPIF5 EXTI_RPR1_RPIF5_Msk /*!< Rising Pending Interrupt Flag on line 5 */ +#define EXTI_RPR1_RPIF6_Pos (6U) +#define EXTI_RPR1_RPIF6_Msk (0x1UL << EXTI_RPR1_RPIF6_Pos) /*!< 0x00000040 */ +#define EXTI_RPR1_RPIF6 EXTI_RPR1_RPIF6_Msk /*!< Rising Pending Interrupt Flag on line 6 */ +#define EXTI_RPR1_RPIF7_Pos (7U) +#define EXTI_RPR1_RPIF7_Msk (0x1UL << EXTI_RPR1_RPIF7_Pos) /*!< 0x00000080 */ +#define EXTI_RPR1_RPIF7 EXTI_RPR1_RPIF7_Msk /*!< Rising Pending Interrupt Flag on line 7 */ +#define EXTI_RPR1_RPIF8_Pos (8U) +#define EXTI_RPR1_RPIF8_Msk (0x1UL << EXTI_RPR1_RPIF8_Pos) /*!< 0x00000100 */ +#define EXTI_RPR1_RPIF8 EXTI_RPR1_RPIF8_Msk /*!< Rising Pending Interrupt Flag on line 8 */ +#define EXTI_RPR1_RPIF9_Pos (9U) +#define EXTI_RPR1_RPIF9_Msk (0x1UL << EXTI_RPR1_RPIF9_Pos) /*!< 0x00000200 */ +#define EXTI_RPR1_RPIF9 EXTI_RPR1_RPIF9_Msk /*!< Rising Pending Interrupt Flag on line 9 */ +#define EXTI_RPR1_RPIF10_Pos (10U) +#define EXTI_RPR1_RPIF10_Msk (0x1UL << EXTI_RPR1_RPIF10_Pos) /*!< 0x00000400 */ +#define EXTI_RPR1_RPIF10 EXTI_RPR1_RPIF10_Msk /*!< Rising Pending Interrupt Flag on line 10 */ +#define EXTI_RPR1_RPIF11_Pos (11U) +#define EXTI_RPR1_RPIF11_Msk (0x1UL << EXTI_RPR1_RPIF11_Pos) /*!< 0x00000800 */ +#define EXTI_RPR1_RPIF11 EXTI_RPR1_RPIF11_Msk /*!< Rising Pending Interrupt Flag on line 11 */ +#define EXTI_RPR1_RPIF12_Pos (12U) +#define EXTI_RPR1_RPIF12_Msk (0x1UL << EXTI_RPR1_RPIF12_Pos) /*!< 0x00001000 */ +#define EXTI_RPR1_RPIF12 EXTI_RPR1_RPIF12_Msk /*!< Rising Pending Interrupt Flag on line 12 */ +#define EXTI_RPR1_RPIF13_Pos (13U) +#define EXTI_RPR1_RPIF13_Msk (0x1UL << EXTI_RPR1_RPIF13_Pos) /*!< 0x00002000 */ +#define EXTI_RPR1_RPIF13 EXTI_RPR1_RPIF13_Msk /*!< Rising Pending Interrupt Flag on line 13 */ +#define EXTI_RPR1_RPIF14_Pos (14U) +#define EXTI_RPR1_RPIF14_Msk (0x1UL << EXTI_RPR1_RPIF14_Pos) /*!< 0x00004000 */ +#define EXTI_RPR1_RPIF14 EXTI_RPR1_RPIF14_Msk /*!< Rising Pending Interrupt Flag on line 14 */ +#define EXTI_RPR1_RPIF15_Pos (15U) +#define EXTI_RPR1_RPIF15_Msk (0x1UL << EXTI_RPR1_RPIF15_Pos) /*!< 0x00008000 */ +#define EXTI_RPR1_RPIF15 EXTI_RPR1_RPIF15_Msk /*!< Rising Pending Interrupt Flag on line 15 */ + +/******************* Bit definition for EXTI_FPR1 register ******************/ +#define EXTI_FPR1_FPIF0_Pos (0U) +#define EXTI_FPR1_FPIF0_Msk (0x1UL << EXTI_FPR1_FPIF0_Pos) /*!< 0x00000001 */ +#define EXTI_FPR1_FPIF0 EXTI_FPR1_FPIF0_Msk /*!< Falling Pending Interrupt Flag on line 0 */ +#define EXTI_FPR1_FPIF1_Pos (1U) +#define EXTI_FPR1_FPIF1_Msk (0x1UL << EXTI_FPR1_FPIF1_Pos) /*!< 0x00000002 */ +#define EXTI_FPR1_FPIF1 EXTI_FPR1_FPIF1_Msk /*!< Falling Pending Interrupt Flag on line 1 */ +#define EXTI_FPR1_FPIF2_Pos (2U) +#define EXTI_FPR1_FPIF2_Msk (0x1UL << EXTI_FPR1_FPIF2_Pos) /*!< 0x00000004 */ +#define EXTI_FPR1_FPIF2 EXTI_FPR1_FPIF2_Msk /*!< Falling Pending Interrupt Flag on line 2 */ +#define EXTI_FPR1_FPIF3_Pos (3U) +#define EXTI_FPR1_FPIF3_Msk (0x1UL << EXTI_FPR1_FPIF3_Pos) /*!< 0x00000008 */ +#define EXTI_FPR1_FPIF3 EXTI_FPR1_FPIF3_Msk /*!< Falling Pending Interrupt Flag on line 3 */ +#define EXTI_FPR1_FPIF4_Pos (4U) +#define EXTI_FPR1_FPIF4_Msk (0x1UL << EXTI_FPR1_FPIF4_Pos) /*!< 0x00000010 */ +#define EXTI_FPR1_FPIF4 EXTI_FPR1_FPIF4_Msk /*!< Falling Pending Interrupt Flag on line 4 */ +#define EXTI_FPR1_FPIF5_Pos (5U) +#define EXTI_FPR1_FPIF5_Msk (0x1UL << EXTI_FPR1_FPIF5_Pos) /*!< 0x00000020 */ +#define EXTI_FPR1_FPIF5 EXTI_FPR1_FPIF5_Msk /*!< Falling Pending Interrupt Flag on line 5 */ +#define EXTI_FPR1_FPIF6_Pos (6U) +#define EXTI_FPR1_FPIF6_Msk (0x1UL << EXTI_FPR1_FPIF6_Pos) /*!< 0x00000040 */ +#define EXTI_FPR1_FPIF6 EXTI_FPR1_FPIF6_Msk /*!< Falling Pending Interrupt Flag on line 6 */ +#define EXTI_FPR1_FPIF7_Pos (7U) +#define EXTI_FPR1_FPIF7_Msk (0x1UL << EXTI_FPR1_FPIF7_Pos) /*!< 0x00000080 */ +#define EXTI_FPR1_FPIF7 EXTI_FPR1_FPIF7_Msk /*!< Falling Pending Interrupt Flag on line 7 */ +#define EXTI_FPR1_FPIF8_Pos (8U) +#define EXTI_FPR1_FPIF8_Msk (0x1UL << EXTI_FPR1_FPIF8_Pos) /*!< 0x00000100 */ +#define EXTI_FPR1_FPIF8 EXTI_FPR1_FPIF8_Msk /*!< Falling Pending Interrupt Flag on line 8 */ +#define EXTI_FPR1_FPIF9_Pos (9U) +#define EXTI_FPR1_FPIF9_Msk (0x1UL << EXTI_FPR1_FPIF9_Pos) /*!< 0x00000200 */ +#define EXTI_FPR1_FPIF9 EXTI_FPR1_FPIF9_Msk /*!< Falling Pending Interrupt Flag on line 9 */ +#define EXTI_FPR1_FPIF10_Pos (10U) +#define EXTI_FPR1_FPIF10_Msk (0x1UL << EXTI_FPR1_FPIF10_Pos) /*!< 0x00000400 */ +#define EXTI_FPR1_FPIF10 EXTI_FPR1_FPIF10_Msk /*!< Falling Pending Interrupt Flag on line 10 */ +#define EXTI_FPR1_FPIF11_Pos (11U) +#define EXTI_FPR1_FPIF11_Msk (0x1UL << EXTI_FPR1_FPIF11_Pos) /*!< 0x00000800 */ +#define EXTI_FPR1_FPIF11 EXTI_FPR1_FPIF11_Msk /*!< Falling Pending Interrupt Flag on line 11 */ +#define EXTI_FPR1_FPIF12_Pos (12U) +#define EXTI_FPR1_FPIF12_Msk (0x1UL << EXTI_FPR1_FPIF12_Pos) /*!< 0x00001000 */ +#define EXTI_FPR1_FPIF12 EXTI_FPR1_FPIF12_Msk /*!< Falling Pending Interrupt Flag on line 12 */ +#define EXTI_FPR1_FPIF13_Pos (13U) +#define EXTI_FPR1_FPIF13_Msk (0x1UL << EXTI_FPR1_FPIF13_Pos) /*!< 0x00002000 */ +#define EXTI_FPR1_FPIF13 EXTI_FPR1_FPIF13_Msk /*!< Falling Pending Interrupt Flag on line 13 */ +#define EXTI_FPR1_FPIF14_Pos (14U) +#define EXTI_FPR1_FPIF14_Msk (0x1UL << EXTI_FPR1_FPIF14_Pos) /*!< 0x00004000 */ +#define EXTI_FPR1_FPIF14 EXTI_FPR1_FPIF14_Msk /*!< Falling Pending Interrupt Flag on line 14 */ +#define EXTI_FPR1_FPIF15_Pos (15U) +#define EXTI_FPR1_FPIF15_Msk (0x1UL << EXTI_FPR1_FPIF15_Pos) /*!< 0x00008000 */ +#define EXTI_FPR1_FPIF15 EXTI_FPR1_FPIF15_Msk /*!< Falling Pending Interrupt Flag on line 15 */ + +/***************** Bit definition for EXTI_EXTICR1 register **************/ +#define EXTI_EXTICR1_EXTI0_Pos (0U) +#define EXTI_EXTICR1_EXTI0_Msk (0x7UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR1_EXTI0 EXTI_EXTICR1_EXTI0_Msk /*!< EXTI 0 configuration */ +#define EXTI_EXTICR1_EXTI0_0 (0x1UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR1_EXTI0_1 (0x2UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR1_EXTI0_2 (0x4UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR1_EXTI1_Pos (8U) +#define EXTI_EXTICR1_EXTI1_Msk (0x7UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR1_EXTI1 EXTI_EXTICR1_EXTI1_Msk /*!< EXTI 1 configuration */ +#define EXTI_EXTICR1_EXTI1_0 (0x1UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR1_EXTI1_1 (0x2UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR1_EXTI1_2 (0x4UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR1_EXTI2_Pos (16U) +#define EXTI_EXTICR1_EXTI2_Msk (0x7UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR1_EXTI2 EXTI_EXTICR1_EXTI2_Msk /*!< EXTI 2 configuration */ +#define EXTI_EXTICR1_EXTI2_0 (0x1UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR1_EXTI2_1 (0x2UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR1_EXTI2_2 (0x4UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR1_EXTI3_Pos (24U) +#define EXTI_EXTICR1_EXTI3_Msk (0x7UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR1_EXTI3 EXTI_EXTICR1_EXTI3_Msk /*!< EXTI 3 configuration */ +#define EXTI_EXTICR1_EXTI3_0 (0x1UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR1_EXTI3_1 (0x2UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR1_EXTI3_2 (0x4UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x04000000 */ + +/***************** Bit definition for EXTI_EXTICR2 register **************/ +#define EXTI_EXTICR2_EXTI4_Pos (0U) +#define EXTI_EXTICR2_EXTI4_Msk (0x7UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR2_EXTI4 EXTI_EXTICR2_EXTI4_Msk /*!< EXTI 4 configuration */ +#define EXTI_EXTICR2_EXTI4_0 (0x1UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR2_EXTI4_1 (0x2UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR2_EXTI4_2 (0x4UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR2_EXTI5_Pos (8U) +#define EXTI_EXTICR2_EXTI5_Msk (0x7UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR2_EXTI5 EXTI_EXTICR2_EXTI5_Msk /*!< EXTI 5 configuration */ +#define EXTI_EXTICR2_EXTI5_0 (0x1UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR2_EXTI5_1 (0x2UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR2_EXTI5_2 (0x4UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR2_EXTI6_Pos (16U) +#define EXTI_EXTICR2_EXTI6_Msk (0x7UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR2_EXTI6 EXTI_EXTICR2_EXTI6_Msk /*!< EXTI 6 configuration */ +#define EXTI_EXTICR2_EXTI6_0 (0x1UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR2_EXTI6_1 (0x2UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR2_EXTI6_2 (0x4UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR2_EXTI7_Pos (24U) +#define EXTI_EXTICR2_EXTI7_Msk (0x7UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR2_EXTI7 EXTI_EXTICR2_EXTI7_Msk /*!< EXTI 7 configuration */ +#define EXTI_EXTICR2_EXTI7_0 (0x1UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR2_EXTI7_1 (0x2UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR2_EXTI7_2 (0x4UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x04000000 */ + +/***************** Bit definition for EXTI_EXTICR3 register **************/ +#define EXTI_EXTICR3_EXTI8_Pos (0U) +#define EXTI_EXTICR3_EXTI8_Msk (0x7UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR3_EXTI8 EXTI_EXTICR3_EXTI8_Msk /*!< EXTI 8 configuration */ +#define EXTI_EXTICR3_EXTI8_0 (0x1UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR3_EXTI8_1 (0x2UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR3_EXTI8_2 (0x4UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR3_EXTI9_Pos (8U) +#define EXTI_EXTICR3_EXTI9_Msk (0x7UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR3_EXTI9 EXTI_EXTICR3_EXTI9_Msk /*!< EXTI 9 configuration */ +#define EXTI_EXTICR3_EXTI9_0 (0x1UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR3_EXTI9_1 (0x2UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR3_EXTI9_2 (0x4UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR3_EXTI10_Pos (16U) +#define EXTI_EXTICR3_EXTI10_Msk (0x7UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR3_EXTI10 EXTI_EXTICR3_EXTI10_Msk /*!< EXTI 10 configuration */ +#define EXTI_EXTICR3_EXTI10_0 (0x1UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR3_EXTI10_1 (0x2UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR3_EXTI10_2 (0x4UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR3_EXTI11_Pos (24U) +#define EXTI_EXTICR3_EXTI11_Msk (0x7UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR3_EXTI11 EXTI_EXTICR3_EXTI11_Msk /*!< EXTI 11 configuration */ +#define EXTI_EXTICR3_EXTI11_0 (0x1UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR3_EXTI11_1 (0x2UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR3_EXTI11_2 (0x4UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x04000000 */ + +/***************** Bit definition for EXTI_EXTICR4 register **************/ +#define EXTI_EXTICR4_EXTI12_Pos (0U) +#define EXTI_EXTICR4_EXTI12_Msk (0x7UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR4_EXTI12 EXTI_EXTICR4_EXTI12_Msk /*!< EXTI 12 configuration */ +#define EXTI_EXTICR4_EXTI12_0 (0x1UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR4_EXTI12_1 (0x2UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR4_EXTI12_2 (0x4UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR4_EXTI13_Pos (8U) +#define EXTI_EXTICR4_EXTI13_Msk (0x7UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR4_EXTI13 EXTI_EXTICR4_EXTI13_Msk /*!< EXTI 13 configuration */ +#define EXTI_EXTICR4_EXTI13_0 (0x1UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR4_EXTI13_1 (0x2UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR4_EXTI13_2 (0x4UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR4_EXTI14_Pos (16U) +#define EXTI_EXTICR4_EXTI14_Msk (0x7UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR4_EXTI14 EXTI_EXTICR4_EXTI14_Msk /*!< EXTI 14 configuration */ +#define EXTI_EXTICR4_EXTI14_0 (0x1UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR4_EXTI14_1 (0x2UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR4_EXTI14_2 (0x4UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR4_EXTI15_Pos (24U) +#define EXTI_EXTICR4_EXTI15_Msk (0x7UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR4_EXTI15 EXTI_EXTICR4_EXTI15_Msk /*!< EXTI 15 configuration */ +#define EXTI_EXTICR4_EXTI15_0 (0x1UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR4_EXTI15_1 (0x2UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR4_EXTI15_2 (0x4UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x04000000 */ + +/******************* Bit definition for EXTI_IMR1 register ******************/ +#define EXTI_IMR1_IM0_Pos (0U) +#define EXTI_IMR1_IM0_Msk (0x1UL << EXTI_IMR1_IM0_Pos) /*!< 0x00000001 */ +#define EXTI_IMR1_IM0 EXTI_IMR1_IM0_Msk /*!< Interrupt Mask on line 0 */ +#define EXTI_IMR1_IM1_Pos (1U) +#define EXTI_IMR1_IM1_Msk (0x1UL << EXTI_IMR1_IM1_Pos) /*!< 0x00000002 */ +#define EXTI_IMR1_IM1 EXTI_IMR1_IM1_Msk /*!< Interrupt Mask on line 1 */ +#define EXTI_IMR1_IM2_Pos (2U) +#define EXTI_IMR1_IM2_Msk (0x1UL << EXTI_IMR1_IM2_Pos) /*!< 0x00000004 */ +#define EXTI_IMR1_IM2 EXTI_IMR1_IM2_Msk /*!< Interrupt Mask on line 2 */ +#define EXTI_IMR1_IM3_Pos (3U) +#define EXTI_IMR1_IM3_Msk (0x1UL << EXTI_IMR1_IM3_Pos) /*!< 0x00000008 */ +#define EXTI_IMR1_IM3 EXTI_IMR1_IM3_Msk /*!< Interrupt Mask on line 3 */ +#define EXTI_IMR1_IM4_Pos (4U) +#define EXTI_IMR1_IM4_Msk (0x1UL << EXTI_IMR1_IM4_Pos) /*!< 0x00000010 */ +#define EXTI_IMR1_IM4 EXTI_IMR1_IM4_Msk /*!< Interrupt Mask on line 4 */ +#define EXTI_IMR1_IM5_Pos (5U) +#define EXTI_IMR1_IM5_Msk (0x1UL << EXTI_IMR1_IM5_Pos) /*!< 0x00000020 */ +#define EXTI_IMR1_IM5 EXTI_IMR1_IM5_Msk /*!< Interrupt Mask on line 5 */ +#define EXTI_IMR1_IM6_Pos (6U) +#define EXTI_IMR1_IM6_Msk (0x1UL << EXTI_IMR1_IM6_Pos) /*!< 0x00000040 */ +#define EXTI_IMR1_IM6 EXTI_IMR1_IM6_Msk /*!< Interrupt Mask on line 6 */ +#define EXTI_IMR1_IM7_Pos (7U) +#define EXTI_IMR1_IM7_Msk (0x1UL << EXTI_IMR1_IM7_Pos) /*!< 0x00000080 */ +#define EXTI_IMR1_IM7 EXTI_IMR1_IM7_Msk /*!< Interrupt Mask on line 7 */ +#define EXTI_IMR1_IM8_Pos (8U) +#define EXTI_IMR1_IM8_Msk (0x1UL << EXTI_IMR1_IM8_Pos) /*!< 0x00000100 */ +#define EXTI_IMR1_IM8 EXTI_IMR1_IM8_Msk /*!< Interrupt Mask on line 8 */ +#define EXTI_IMR1_IM9_Pos (9U) +#define EXTI_IMR1_IM9_Msk (0x1UL << EXTI_IMR1_IM9_Pos) /*!< 0x00000200 */ +#define EXTI_IMR1_IM9 EXTI_IMR1_IM9_Msk /*!< Interrupt Mask on line 9 */ +#define EXTI_IMR1_IM10_Pos (10U) +#define EXTI_IMR1_IM10_Msk (0x1UL << EXTI_IMR1_IM10_Pos) /*!< 0x00000400 */ +#define EXTI_IMR1_IM10 EXTI_IMR1_IM10_Msk /*!< Interrupt Mask on line 10 */ +#define EXTI_IMR1_IM11_Pos (11U) +#define EXTI_IMR1_IM11_Msk (0x1UL << EXTI_IMR1_IM11_Pos) /*!< 0x00000800 */ +#define EXTI_IMR1_IM11 EXTI_IMR1_IM11_Msk /*!< Interrupt Mask on line 11 */ +#define EXTI_IMR1_IM12_Pos (12U) +#define EXTI_IMR1_IM12_Msk (0x1UL << EXTI_IMR1_IM12_Pos) /*!< 0x00001000 */ +#define EXTI_IMR1_IM12 EXTI_IMR1_IM12_Msk /*!< Interrupt Mask on line 12 */ +#define EXTI_IMR1_IM13_Pos (13U) +#define EXTI_IMR1_IM13_Msk (0x1UL << EXTI_IMR1_IM13_Pos) /*!< 0x00002000 */ +#define EXTI_IMR1_IM13 EXTI_IMR1_IM13_Msk /*!< Interrupt Mask on line 13 */ +#define EXTI_IMR1_IM14_Pos (14U) +#define EXTI_IMR1_IM14_Msk (0x1UL << EXTI_IMR1_IM14_Pos) /*!< 0x00004000 */ +#define EXTI_IMR1_IM14 EXTI_IMR1_IM14_Msk /*!< Interrupt Mask on line 14 */ +#define EXTI_IMR1_IM15_Pos (15U) +#define EXTI_IMR1_IM15_Msk (0x1UL << EXTI_IMR1_IM15_Pos) /*!< 0x00008000 */ +#define EXTI_IMR1_IM15 EXTI_IMR1_IM15_Msk /*!< Interrupt Mask on line 15 */ +#define EXTI_IMR1_IM19_Pos (19U) +#define EXTI_IMR1_IM19_Msk (0x1UL << EXTI_IMR1_IM19_Pos) /*!< 0x00080000 */ +#define EXTI_IMR1_IM19 EXTI_IMR1_IM19_Msk /*!< Interrupt Mask on line 19 */ +#define EXTI_IMR1_IM21_Pos (21U) +#define EXTI_IMR1_IM21_Msk (0x1UL << EXTI_IMR1_IM21_Pos) /*!< 0x00200000 */ +#define EXTI_IMR1_IM21 EXTI_IMR1_IM21_Msk /*!< Interrupt Mask on line 21 */ +#define EXTI_IMR1_IM23_Pos (23U) +#define EXTI_IMR1_IM23_Msk (0x1UL << EXTI_IMR1_IM23_Pos) /*!< 0x00800000 */ +#define EXTI_IMR1_IM23 EXTI_IMR1_IM23_Msk /*!< Interrupt Mask on line 23 */ +#define EXTI_IMR1_IM25_Pos (25U) +#define EXTI_IMR1_IM25_Msk (0x1UL << EXTI_IMR1_IM25_Pos) /*!< 0x02000000 */ +#define EXTI_IMR1_IM25 EXTI_IMR1_IM25_Msk /*!< Interrupt Mask on line 25 */ +#define EXTI_IMR1_IM31_Pos (31U) +#define EXTI_IMR1_IM31_Msk (0x1UL << EXTI_IMR1_IM31_Pos) /*!< 0x80000000 */ +#define EXTI_IMR1_IM31 EXTI_IMR1_IM31_Msk /*!< Interrupt Mask on line 31 */ +#define EXTI_IMR1_IM_Pos (0U) +#define EXTI_IMR1_IM_Msk (0x82A8FFFFUL << EXTI_IMR1_IM_Pos) /*!< 0x82A8FFFF */ +#define EXTI_IMR1_IM EXTI_IMR1_IM_Msk /*!< Interrupt Mask All */ + + +/******************* Bit definition for EXTI_EMR1 register ******************/ +#define EXTI_EMR1_EM0_Pos (0U) +#define EXTI_EMR1_EM0_Msk (0x1UL << EXTI_EMR1_EM0_Pos) /*!< 0x00000001 */ +#define EXTI_EMR1_EM0 EXTI_EMR1_EM0_Msk /*!< Event Mask on line 0 */ +#define EXTI_EMR1_EM1_Pos (1U) +#define EXTI_EMR1_EM1_Msk (0x1UL << EXTI_EMR1_EM1_Pos) /*!< 0x00000002 */ +#define EXTI_EMR1_EM1 EXTI_EMR1_EM1_Msk /*!< Event Mask on line 1 */ +#define EXTI_EMR1_EM2_Pos (2U) +#define EXTI_EMR1_EM2_Msk (0x1UL << EXTI_EMR1_EM2_Pos) /*!< 0x00000004 */ +#define EXTI_EMR1_EM2 EXTI_EMR1_EM2_Msk /*!< Event Mask on line 2 */ +#define EXTI_EMR1_EM3_Pos (3U) +#define EXTI_EMR1_EM3_Msk (0x1UL << EXTI_EMR1_EM3_Pos) /*!< 0x00000008 */ +#define EXTI_EMR1_EM3 EXTI_EMR1_EM3_Msk /*!< Event Mask on line 3 */ +#define EXTI_EMR1_EM4_Pos (4U) +#define EXTI_EMR1_EM4_Msk (0x1UL << EXTI_EMR1_EM4_Pos) /*!< 0x00000010 */ +#define EXTI_EMR1_EM4 EXTI_EMR1_EM4_Msk /*!< Event Mask on line 4 */ +#define EXTI_EMR1_EM5_Pos (5U) +#define EXTI_EMR1_EM5_Msk (0x1UL << EXTI_EMR1_EM5_Pos) /*!< 0x00000020 */ +#define EXTI_EMR1_EM5 EXTI_EMR1_EM5_Msk /*!< Event Mask on line 5 */ +#define EXTI_EMR1_EM6_Pos (6U) +#define EXTI_EMR1_EM6_Msk (0x1UL << EXTI_EMR1_EM6_Pos) /*!< 0x00000040 */ +#define EXTI_EMR1_EM6 EXTI_EMR1_EM6_Msk /*!< Event Mask on line 6 */ +#define EXTI_EMR1_EM7_Pos (7U) +#define EXTI_EMR1_EM7_Msk (0x1UL << EXTI_EMR1_EM7_Pos) /*!< 0x00000080 */ +#define EXTI_EMR1_EM7 EXTI_EMR1_EM7_Msk /*!< Event Mask on line 7 */ +#define EXTI_EMR1_EM8_Pos (8U) +#define EXTI_EMR1_EM8_Msk (0x1UL << EXTI_EMR1_EM8_Pos) /*!< 0x00000100 */ +#define EXTI_EMR1_EM8 EXTI_EMR1_EM8_Msk /*!< Event Mask on line 8 */ +#define EXTI_EMR1_EM9_Pos (9U) +#define EXTI_EMR1_EM9_Msk (0x1UL << EXTI_EMR1_EM9_Pos) /*!< 0x00000200 */ +#define EXTI_EMR1_EM9 EXTI_EMR1_EM9_Msk /*!< Event Mask on line 9 */ +#define EXTI_EMR1_EM10_Pos (10U) +#define EXTI_EMR1_EM10_Msk (0x1UL << EXTI_EMR1_EM10_Pos) /*!< 0x00000400 */ +#define EXTI_EMR1_EM10 EXTI_EMR1_EM10_Msk /*!< Event Mask on line 10 */ +#define EXTI_EMR1_EM11_Pos (11U) +#define EXTI_EMR1_EM11_Msk (0x1UL << EXTI_EMR1_EM11_Pos) /*!< 0x00000800 */ +#define EXTI_EMR1_EM11 EXTI_EMR1_EM11_Msk /*!< Event Mask on line 11 */ +#define EXTI_EMR1_EM12_Pos (12U) +#define EXTI_EMR1_EM12_Msk (0x1UL << EXTI_EMR1_EM12_Pos) /*!< 0x00001000 */ +#define EXTI_EMR1_EM12 EXTI_EMR1_EM12_Msk /*!< Event Mask on line 12 */ +#define EXTI_EMR1_EM13_Pos (13U) +#define EXTI_EMR1_EM13_Msk (0x1UL << EXTI_EMR1_EM13_Pos) /*!< 0x00002000 */ +#define EXTI_EMR1_EM13 EXTI_EMR1_EM13_Msk /*!< Event Mask on line 13 */ +#define EXTI_EMR1_EM14_Pos (14U) +#define EXTI_EMR1_EM14_Msk (0x1UL << EXTI_EMR1_EM14_Pos) /*!< 0x00004000 */ +#define EXTI_EMR1_EM14 EXTI_EMR1_EM14_Msk /*!< Event Mask on line 14 */ +#define EXTI_EMR1_EM15_Pos (15U) +#define EXTI_EMR1_EM15_Msk (0x1UL << EXTI_EMR1_EM15_Pos) /*!< 0x00008000 */ +#define EXTI_EMR1_EM15 EXTI_EMR1_EM15_Msk /*!< Event Mask on line 15 */ +#define EXTI_EMR1_EM19_Pos (19U) +#define EXTI_EMR1_EM19_Msk (0x1UL << EXTI_EMR1_EM19_Pos) /*!< 0x00080000 */ +#define EXTI_EMR1_EM19 EXTI_EMR1_EM19_Msk /*!< Event Mask on line 19 */ +#define EXTI_EMR1_EM21_Pos (21U) +#define EXTI_EMR1_EM21_Msk (0x1UL << EXTI_EMR1_EM21_Pos) /*!< 0x00200000 */ +#define EXTI_EMR1_EM21 EXTI_EMR1_EM21_Msk /*!< Event Mask on line 21 */ +#define EXTI_EMR1_EM23_Pos (23U) +#define EXTI_EMR1_EM23_Msk (0x1UL << EXTI_EMR1_EM23_Pos) /*!< 0x00800000 */ +#define EXTI_EMR1_EM23 EXTI_EMR1_EM23_Msk /*!< Event Mask on line 23 */ +#define EXTI_EMR1_EM25_Pos (25U) +#define EXTI_EMR1_EM25_Msk (0x1UL << EXTI_EMR1_EM25_Pos) /*!< 0x02000000 */ +#define EXTI_EMR1_EM25 EXTI_EMR1_EM25_Msk /*!< Event Mask on line 25 */ +#define EXTI_EMR1_EM31_Pos (31U) +#define EXTI_EMR1_EM31_Msk (0x1UL << EXTI_EMR1_EM31_Pos) /*!< 0x80000000 */ +#define EXTI_EMR1_EM31 EXTI_EMR1_EM31_Msk /*!< Event Mask on line 31 */ + + +/******************************************************************************/ +/* */ +/* FLASH */ +/* */ +/******************************************************************************/ +/* Note: No specific macro feature on this device */ + +/******************* Bits definition for FLASH_ACR register *****************/ +#define FLASH_ACR_LATENCY_Pos (0U) +#define FLASH_ACR_LATENCY_Msk (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */ +#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk +#define FLASH_ACR_LATENCY_0 (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */ +#define FLASH_ACR_LATENCY_1 (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */ +#define FLASH_ACR_LATENCY_2 (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */ +#define FLASH_ACR_PRFTEN_Pos (8U) +#define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */ +#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk +#define FLASH_ACR_ICEN_Pos (9U) +#define FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos) /*!< 0x00000200 */ +#define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk +#define FLASH_ACR_ICRST_Pos (11U) +#define FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos) /*!< 0x00000800 */ +#define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk +#define FLASH_ACR_PROGEMPTY_Pos (16U) +#define FLASH_ACR_PROGEMPTY_Msk (0x1UL << FLASH_ACR_PROGEMPTY_Pos) /*!< 0x00010000 */ +#define FLASH_ACR_PROGEMPTY FLASH_ACR_PROGEMPTY_Msk + +/******************* Bits definition for FLASH_SR register ******************/ +#define FLASH_SR_EOP_Pos (0U) +#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000001 */ +#define FLASH_SR_EOP FLASH_SR_EOP_Msk +#define FLASH_SR_OPERR_Pos (1U) +#define FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos) /*!< 0x00000002 */ +#define FLASH_SR_OPERR FLASH_SR_OPERR_Msk +#define FLASH_SR_PROGERR_Pos (3U) +#define FLASH_SR_PROGERR_Msk (0x1UL << FLASH_SR_PROGERR_Pos) /*!< 0x00000008 */ +#define FLASH_SR_PROGERR FLASH_SR_PROGERR_Msk +#define FLASH_SR_WRPERR_Pos (4U) +#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000010 */ +#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk +#define FLASH_SR_PGAERR_Pos (5U) +#define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000020 */ +#define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk +#define FLASH_SR_SIZERR_Pos (6U) +#define FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos) /*!< 0x00000040 */ +#define FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk +#define FLASH_SR_PGSERR_Pos (7U) +#define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) /*!< 0x00000080 */ +#define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk +#define FLASH_SR_MISERR_Pos (8U) +#define FLASH_SR_MISERR_Msk (0x1UL << FLASH_SR_MISERR_Pos) /*!< 0x00000100 */ +#define FLASH_SR_MISERR FLASH_SR_MISERR_Msk +#define FLASH_SR_FASTERR_Pos (9U) +#define FLASH_SR_FASTERR_Msk (0x1UL << FLASH_SR_FASTERR_Pos) /*!< 0x00000200 */ +#define FLASH_SR_FASTERR FLASH_SR_FASTERR_Msk +#define FLASH_SR_OPTVERR_Pos (15U) +#define FLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos) /*!< 0x00008000 */ +#define FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk +#define FLASH_SR_BSY1_Pos (16U) +#define FLASH_SR_BSY1_Msk (0x1UL << FLASH_SR_BSY1_Pos) /*!< 0x00010000 */ +#define FLASH_SR_BSY1 FLASH_SR_BSY1_Msk +#define FLASH_SR_CFGBSY_Pos (18U) +#define FLASH_SR_CFGBSY_Msk (0x1UL << FLASH_SR_CFGBSY_Pos) /*!< 0x00040000 */ +#define FLASH_SR_CFGBSY FLASH_SR_CFGBSY_Msk + +/******************* Bits definition for FLASH_CR register ******************/ +#define FLASH_CR_PG_Pos (0U) +#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) /*!< 0x00000001 */ +#define FLASH_CR_PG FLASH_CR_PG_Msk +#define FLASH_CR_PER_Pos (1U) +#define FLASH_CR_PER_Msk (0x1UL << FLASH_CR_PER_Pos) /*!< 0x00000002 */ +#define FLASH_CR_PER FLASH_CR_PER_Msk +#define FLASH_CR_MER1_Pos (2U) +#define FLASH_CR_MER1_Msk (0x1UL << FLASH_CR_MER1_Pos) /*!< 0x00000004 */ +#define FLASH_CR_MER1 FLASH_CR_MER1_Msk +#define FLASH_CR_PNB_Pos (3U) +#define FLASH_CR_PNB_Msk (0x3FFUL << FLASH_CR_PNB_Pos) /*!< 0x00001FF8 */ +#define FLASH_CR_PNB FLASH_CR_PNB_Msk +#define FLASH_CR_STRT_Pos (16U) +#define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos) /*!< 0x00010000 */ +#define FLASH_CR_STRT FLASH_CR_STRT_Msk +#define FLASH_CR_OPTSTRT_Pos (17U) +#define FLASH_CR_OPTSTRT_Msk (0x1UL << FLASH_CR_OPTSTRT_Pos) /*!< 0x00020000 */ +#define FLASH_CR_OPTSTRT FLASH_CR_OPTSTRT_Msk +#define FLASH_CR_FSTPG_Pos (18U) +#define FLASH_CR_FSTPG_Msk (0x1UL << FLASH_CR_FSTPG_Pos) /*!< 0x00040000 */ +#define FLASH_CR_FSTPG FLASH_CR_FSTPG_Msk +#define FLASH_CR_EOPIE_Pos (24U) +#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) /*!< 0x01000000 */ +#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk +#define FLASH_CR_ERRIE_Pos (25U) +#define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos) /*!< 0x02000000 */ +#define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk +#define FLASH_CR_OBL_LAUNCH_Pos (27U) +#define FLASH_CR_OBL_LAUNCH_Msk (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */ +#define FLASH_CR_OBL_LAUNCH FLASH_CR_OBL_LAUNCH_Msk +#define FLASH_CR_OPTLOCK_Pos (30U) +#define FLASH_CR_OPTLOCK_Msk (0x1UL << FLASH_CR_OPTLOCK_Pos) /*!< 0x40000000 */ +#define FLASH_CR_OPTLOCK FLASH_CR_OPTLOCK_Msk +#define FLASH_CR_LOCK_Pos (31U) +#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) /*!< 0x80000000 */ +#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk + +/******************* Bits definition for FLASH_ECCR register ****************/ +#define FLASH_ECCR_ADDR_ECC_Pos (0U) +#define FLASH_ECCR_ADDR_ECC_Msk (0x3FFFUL << FLASH_ECCR_ADDR_ECC_Pos) /*!< 0x00003FFF */ +#define FLASH_ECCR_ADDR_ECC FLASH_ECCR_ADDR_ECC_Msk +#define FLASH_ECCR_SYSF_ECC_Pos (20U) +#define FLASH_ECCR_SYSF_ECC_Msk (0x1UL << FLASH_ECCR_SYSF_ECC_Pos) /*!< 0x00100000 */ +#define FLASH_ECCR_SYSF_ECC FLASH_ECCR_SYSF_ECC_Msk +#define FLASH_ECCR_ECCCIE_Pos (24U) +#define FLASH_ECCR_ECCCIE_Msk (0x1UL << FLASH_ECCR_ECCCIE_Pos) /*!< 0x01000000 */ +#define FLASH_ECCR_ECCCIE FLASH_ECCR_ECCCIE_Msk +#define FLASH_ECCR_ECCC_Pos (30U) +#define FLASH_ECCR_ECCC_Msk (0x1UL << FLASH_ECCR_ECCC_Pos) /*!< 0x40000000 */ +#define FLASH_ECCR_ECCC FLASH_ECCR_ECCC_Msk +#define FLASH_ECCR_ECCD_Pos (31U) +#define FLASH_ECCR_ECCD_Msk (0x1UL << FLASH_ECCR_ECCD_Pos) /*!< 0x80000000 */ +#define FLASH_ECCR_ECCD FLASH_ECCR_ECCD_Msk + +/******************* Bits definition for FLASH_OPTR register ****************/ +#define FLASH_OPTR_RDP_Pos (0U) +#define FLASH_OPTR_RDP_Msk (0xFFUL << FLASH_OPTR_RDP_Pos) /*!< 0x000000FF */ +#define FLASH_OPTR_RDP FLASH_OPTR_RDP_Msk +#define FLASH_OPTR_nRST_STOP_Pos (13U) +#define FLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos) /*!< 0x00002000 */ +#define FLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk +#define FLASH_OPTR_nRST_STDBY_Pos (14U) +#define FLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos) /*!< 0x00004000 */ +#define FLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk +#define FLASH_OPTR_IWDG_SW_Pos (16U) +#define FLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos) /*!< 0x00010000 */ +#define FLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk +#define FLASH_OPTR_IWDG_STOP_Pos (17U) +#define FLASH_OPTR_IWDG_STOP_Msk (0x1UL << FLASH_OPTR_IWDG_STOP_Pos) /*!< 0x00020000 */ +#define FLASH_OPTR_IWDG_STOP FLASH_OPTR_IWDG_STOP_Msk +#define FLASH_OPTR_IWDG_STDBY_Pos (18U) +#define FLASH_OPTR_IWDG_STDBY_Msk (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos) /*!< 0x00040000 */ +#define FLASH_OPTR_IWDG_STDBY FLASH_OPTR_IWDG_STDBY_Msk +#define FLASH_OPTR_WWDG_SW_Pos (19U) +#define FLASH_OPTR_WWDG_SW_Msk (0x1UL << FLASH_OPTR_WWDG_SW_Pos) /*!< 0x00080000 */ +#define FLASH_OPTR_WWDG_SW FLASH_OPTR_WWDG_SW_Msk +#define FLASH_OPTR_RAM_PARITY_CHECK_Pos (22U) +#define FLASH_OPTR_RAM_PARITY_CHECK_Msk (0x1UL << FLASH_OPTR_RAM_PARITY_CHECK_Pos) /*!< 0x00400000 */ +#define FLASH_OPTR_RAM_PARITY_CHECK FLASH_OPTR_RAM_PARITY_CHECK_Msk +#define FLASH_OPTR_nBOOT_SEL_Pos (24U) +#define FLASH_OPTR_nBOOT_SEL_Msk (0x1UL << FLASH_OPTR_nBOOT_SEL_Pos) /*!< 0x01000000 */ +#define FLASH_OPTR_nBOOT_SEL FLASH_OPTR_nBOOT_SEL_Msk +#define FLASH_OPTR_nBOOT1_Pos (25U) +#define FLASH_OPTR_nBOOT1_Msk (0x1UL << FLASH_OPTR_nBOOT1_Pos) /*!< 0x02000000 */ +#define FLASH_OPTR_nBOOT1 FLASH_OPTR_nBOOT1_Msk +#define FLASH_OPTR_nBOOT0_Pos (26U) +#define FLASH_OPTR_nBOOT0_Msk (0x1UL << FLASH_OPTR_nBOOT0_Pos) /*!< 0x04000000 */ +#define FLASH_OPTR_nBOOT0 FLASH_OPTR_nBOOT0_Msk + +/****************** Bits definition for FLASH_WRP1AR register ***************/ +#define FLASH_WRP1AR_WRP1A_STRT_Pos (0U) +#define FLASH_WRP1AR_WRP1A_STRT_Msk (0x1FUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x0000001F */ +#define FLASH_WRP1AR_WRP1A_STRT FLASH_WRP1AR_WRP1A_STRT_Msk +#define FLASH_WRP1AR_WRP1A_END_Pos (16U) +#define FLASH_WRP1AR_WRP1A_END_Msk (0x1FUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x001F0000 */ +#define FLASH_WRP1AR_WRP1A_END FLASH_WRP1AR_WRP1A_END_Msk + +/****************** Bits definition for FLASH_WRP1BR register ***************/ +#define FLASH_WRP1BR_WRP1B_STRT_Pos (0U) +#define FLASH_WRP1BR_WRP1B_STRT_Msk (0x1FUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x0000001F */ +#define FLASH_WRP1BR_WRP1B_STRT FLASH_WRP1BR_WRP1B_STRT_Msk +#define FLASH_WRP1BR_WRP1B_END_Pos (16U) +#define FLASH_WRP1BR_WRP1B_END_Msk (0x1FUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x001F0000 */ +#define FLASH_WRP1BR_WRP1B_END FLASH_WRP1BR_WRP1B_END_Msk + + +/******************************************************************************/ +/* */ +/* General Purpose I/O */ +/* */ +/******************************************************************************/ +/****************** Bits definition for GPIO_MODER register *****************/ +#define GPIO_MODER_MODE0_Pos (0U) +#define GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000003 */ +#define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk +#define GPIO_MODER_MODE0_0 (0x1UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000001 */ +#define GPIO_MODER_MODE0_1 (0x2UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000002 */ +#define GPIO_MODER_MODE1_Pos (2U) +#define GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos) /*!< 0x0000000C */ +#define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk +#define GPIO_MODER_MODE1_0 (0x1UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000004 */ +#define GPIO_MODER_MODE1_1 (0x2UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000008 */ +#define GPIO_MODER_MODE2_Pos (4U) +#define GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000030 */ +#define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk +#define GPIO_MODER_MODE2_0 (0x1UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000010 */ +#define GPIO_MODER_MODE2_1 (0x2UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000020 */ +#define GPIO_MODER_MODE3_Pos (6U) +#define GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos) /*!< 0x000000C0 */ +#define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk +#define GPIO_MODER_MODE3_0 (0x1UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000040 */ +#define GPIO_MODER_MODE3_1 (0x2UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000080 */ +#define GPIO_MODER_MODE4_Pos (8U) +#define GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000300 */ +#define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk +#define GPIO_MODER_MODE4_0 (0x1UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000100 */ +#define GPIO_MODER_MODE4_1 (0x2UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000200 */ +#define GPIO_MODER_MODE5_Pos (10U) +#define GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000C00 */ +#define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk +#define GPIO_MODER_MODE5_0 (0x1UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000400 */ +#define GPIO_MODER_MODE5_1 (0x2UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000800 */ +#define GPIO_MODER_MODE6_Pos (12U) +#define GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos) /*!< 0x00003000 */ +#define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk +#define GPIO_MODER_MODE6_0 (0x1UL << GPIO_MODER_MODE6_Pos) /*!< 0x00001000 */ +#define GPIO_MODER_MODE6_1 (0x2UL << GPIO_MODER_MODE6_Pos) /*!< 0x00002000 */ +#define GPIO_MODER_MODE7_Pos (14U) +#define GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos) /*!< 0x0000C000 */ +#define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk +#define GPIO_MODER_MODE7_0 (0x1UL << GPIO_MODER_MODE7_Pos) /*!< 0x00004000 */ +#define GPIO_MODER_MODE7_1 (0x2UL << GPIO_MODER_MODE7_Pos) /*!< 0x00008000 */ +#define GPIO_MODER_MODE8_Pos (16U) +#define GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos) /*!< 0x00030000 */ +#define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk +#define GPIO_MODER_MODE8_0 (0x1UL << GPIO_MODER_MODE8_Pos) /*!< 0x00010000 */ +#define GPIO_MODER_MODE8_1 (0x2UL << GPIO_MODER_MODE8_Pos) /*!< 0x00020000 */ +#define GPIO_MODER_MODE9_Pos (18U) +#define GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos) /*!< 0x000C0000 */ +#define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk +#define GPIO_MODER_MODE9_0 (0x1UL << GPIO_MODER_MODE9_Pos) /*!< 0x00040000 */ +#define GPIO_MODER_MODE9_1 (0x2UL << GPIO_MODER_MODE9_Pos) /*!< 0x00080000 */ +#define GPIO_MODER_MODE10_Pos (20U) +#define GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos) /*!< 0x00300000 */ +#define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk +#define GPIO_MODER_MODE10_0 (0x1UL << GPIO_MODER_MODE10_Pos) /*!< 0x00100000 */ +#define GPIO_MODER_MODE10_1 (0x2UL << GPIO_MODER_MODE10_Pos) /*!< 0x00200000 */ +#define GPIO_MODER_MODE11_Pos (22U) +#define GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos) /*!< 0x00C00000 */ +#define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk +#define GPIO_MODER_MODE11_0 (0x1UL << GPIO_MODER_MODE11_Pos) /*!< 0x00400000 */ +#define GPIO_MODER_MODE11_1 (0x2UL << GPIO_MODER_MODE11_Pos) /*!< 0x00800000 */ +#define GPIO_MODER_MODE12_Pos (24U) +#define GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos) /*!< 0x03000000 */ +#define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk +#define GPIO_MODER_MODE12_0 (0x1UL << GPIO_MODER_MODE12_Pos) /*!< 0x01000000 */ +#define GPIO_MODER_MODE12_1 (0x2UL << GPIO_MODER_MODE12_Pos) /*!< 0x02000000 */ +#define GPIO_MODER_MODE13_Pos (26U) +#define GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos) /*!< 0x0C000000 */ +#define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk +#define GPIO_MODER_MODE13_0 (0x1UL << GPIO_MODER_MODE13_Pos) /*!< 0x04000000 */ +#define GPIO_MODER_MODE13_1 (0x2UL << GPIO_MODER_MODE13_Pos) /*!< 0x08000000 */ +#define GPIO_MODER_MODE14_Pos (28U) +#define GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos) /*!< 0x30000000 */ +#define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk +#define GPIO_MODER_MODE14_0 (0x1UL << GPIO_MODER_MODE14_Pos) /*!< 0x10000000 */ +#define GPIO_MODER_MODE14_1 (0x2UL << GPIO_MODER_MODE14_Pos) /*!< 0x20000000 */ +#define GPIO_MODER_MODE15_Pos (30U) +#define GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos) /*!< 0xC0000000 */ +#define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk +#define GPIO_MODER_MODE15_0 (0x1UL << GPIO_MODER_MODE15_Pos) /*!< 0x40000000 */ +#define GPIO_MODER_MODE15_1 (0x2UL << GPIO_MODER_MODE15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_OTYPER register ****************/ +#define GPIO_OTYPER_OT0_Pos (0U) +#define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) /*!< 0x00000001 */ +#define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk +#define GPIO_OTYPER_OT1_Pos (1U) +#define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) /*!< 0x00000002 */ +#define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk +#define GPIO_OTYPER_OT2_Pos (2U) +#define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) /*!< 0x00000004 */ +#define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk +#define GPIO_OTYPER_OT3_Pos (3U) +#define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) /*!< 0x00000008 */ +#define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk +#define GPIO_OTYPER_OT4_Pos (4U) +#define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) /*!< 0x00000010 */ +#define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk +#define GPIO_OTYPER_OT5_Pos (5U) +#define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) /*!< 0x00000020 */ +#define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk +#define GPIO_OTYPER_OT6_Pos (6U) +#define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) /*!< 0x00000040 */ +#define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk +#define GPIO_OTYPER_OT7_Pos (7U) +#define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) /*!< 0x00000080 */ +#define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk +#define GPIO_OTYPER_OT8_Pos (8U) +#define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) /*!< 0x00000100 */ +#define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk +#define GPIO_OTYPER_OT9_Pos (9U) +#define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) /*!< 0x00000200 */ +#define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk +#define GPIO_OTYPER_OT10_Pos (10U) +#define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) /*!< 0x00000400 */ +#define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk +#define GPIO_OTYPER_OT11_Pos (11U) +#define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) /*!< 0x00000800 */ +#define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk +#define GPIO_OTYPER_OT12_Pos (12U) +#define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) /*!< 0x00001000 */ +#define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk +#define GPIO_OTYPER_OT13_Pos (13U) +#define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) /*!< 0x00002000 */ +#define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk +#define GPIO_OTYPER_OT14_Pos (14U) +#define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) /*!< 0x00004000 */ +#define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk +#define GPIO_OTYPER_OT15_Pos (15U) +#define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) /*!< 0x00008000 */ +#define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk + +/****************** Bits definition for GPIO_OSPEEDR register ***************/ +#define GPIO_OSPEEDR_OSPEED0_Pos (0U) +#define GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000003 */ +#define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk +#define GPIO_OSPEEDR_OSPEED0_0 (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000001 */ +#define GPIO_OSPEEDR_OSPEED0_1 (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000002 */ +#define GPIO_OSPEEDR_OSPEED1_Pos (2U) +#define GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x0000000C */ +#define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk +#define GPIO_OSPEEDR_OSPEED1_0 (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000004 */ +#define GPIO_OSPEEDR_OSPEED1_1 (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000008 */ +#define GPIO_OSPEEDR_OSPEED2_Pos (4U) +#define GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000030 */ +#define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk +#define GPIO_OSPEEDR_OSPEED2_0 (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000010 */ +#define GPIO_OSPEEDR_OSPEED2_1 (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000020 */ +#define GPIO_OSPEEDR_OSPEED3_Pos (6U) +#define GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x000000C0 */ +#define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk +#define GPIO_OSPEEDR_OSPEED3_0 (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000040 */ +#define GPIO_OSPEEDR_OSPEED3_1 (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000080 */ +#define GPIO_OSPEEDR_OSPEED4_Pos (8U) +#define GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000300 */ +#define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk +#define GPIO_OSPEEDR_OSPEED4_0 (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000100 */ +#define GPIO_OSPEEDR_OSPEED4_1 (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000200 */ +#define GPIO_OSPEEDR_OSPEED5_Pos (10U) +#define GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000C00 */ +#define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk +#define GPIO_OSPEEDR_OSPEED5_0 (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000400 */ +#define GPIO_OSPEEDR_OSPEED5_1 (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000800 */ +#define GPIO_OSPEEDR_OSPEED6_Pos (12U) +#define GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00003000 */ +#define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk +#define GPIO_OSPEEDR_OSPEED6_0 (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00001000 */ +#define GPIO_OSPEEDR_OSPEED6_1 (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00002000 */ +#define GPIO_OSPEEDR_OSPEED7_Pos (14U) +#define GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x0000C000 */ +#define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk +#define GPIO_OSPEEDR_OSPEED7_0 (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00004000 */ +#define GPIO_OSPEEDR_OSPEED7_1 (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00008000 */ +#define GPIO_OSPEEDR_OSPEED8_Pos (16U) +#define GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00030000 */ +#define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk +#define GPIO_OSPEEDR_OSPEED8_0 (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00010000 */ +#define GPIO_OSPEEDR_OSPEED8_1 (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00020000 */ +#define GPIO_OSPEEDR_OSPEED9_Pos (18U) +#define GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x000C0000 */ +#define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk +#define GPIO_OSPEEDR_OSPEED9_0 (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00040000 */ +#define GPIO_OSPEEDR_OSPEED9_1 (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00080000 */ +#define GPIO_OSPEEDR_OSPEED10_Pos (20U) +#define GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00300000 */ +#define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk +#define GPIO_OSPEEDR_OSPEED10_0 (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00100000 */ +#define GPIO_OSPEEDR_OSPEED10_1 (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00200000 */ +#define GPIO_OSPEEDR_OSPEED11_Pos (22U) +#define GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00C00000 */ +#define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk +#define GPIO_OSPEEDR_OSPEED11_0 (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00400000 */ +#define GPIO_OSPEEDR_OSPEED11_1 (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00800000 */ +#define GPIO_OSPEEDR_OSPEED12_Pos (24U) +#define GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x03000000 */ +#define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk +#define GPIO_OSPEEDR_OSPEED12_0 (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x01000000 */ +#define GPIO_OSPEEDR_OSPEED12_1 (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x02000000 */ +#define GPIO_OSPEEDR_OSPEED13_Pos (26U) +#define GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x0C000000 */ +#define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk +#define GPIO_OSPEEDR_OSPEED13_0 (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x04000000 */ +#define GPIO_OSPEEDR_OSPEED13_1 (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x08000000 */ +#define GPIO_OSPEEDR_OSPEED14_Pos (28U) +#define GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x30000000 */ +#define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk +#define GPIO_OSPEEDR_OSPEED14_0 (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x10000000 */ +#define GPIO_OSPEEDR_OSPEED14_1 (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x20000000 */ +#define GPIO_OSPEEDR_OSPEED15_Pos (30U) +#define GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0xC0000000 */ +#define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk +#define GPIO_OSPEEDR_OSPEED15_0 (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x40000000 */ +#define GPIO_OSPEEDR_OSPEED15_1 (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_PUPDR register *****************/ +#define GPIO_PUPDR_PUPD0_Pos (0U) +#define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */ +#define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk +#define GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */ +#define GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */ +#define GPIO_PUPDR_PUPD1_Pos (2U) +#define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */ +#define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk +#define GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */ +#define GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */ +#define GPIO_PUPDR_PUPD2_Pos (4U) +#define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */ +#define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk +#define GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */ +#define GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */ +#define GPIO_PUPDR_PUPD3_Pos (6U) +#define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */ +#define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk +#define GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */ +#define GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */ +#define GPIO_PUPDR_PUPD4_Pos (8U) +#define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */ +#define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk +#define GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */ +#define GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */ +#define GPIO_PUPDR_PUPD5_Pos (10U) +#define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */ +#define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk +#define GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */ +#define GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */ +#define GPIO_PUPDR_PUPD6_Pos (12U) +#define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */ +#define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk +#define GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */ +#define GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */ +#define GPIO_PUPDR_PUPD7_Pos (14U) +#define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */ +#define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk +#define GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */ +#define GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */ +#define GPIO_PUPDR_PUPD8_Pos (16U) +#define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */ +#define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk +#define GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */ +#define GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */ +#define GPIO_PUPDR_PUPD9_Pos (18U) +#define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */ +#define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk +#define GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */ +#define GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */ +#define GPIO_PUPDR_PUPD10_Pos (20U) +#define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */ +#define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk +#define GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */ +#define GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */ +#define GPIO_PUPDR_PUPD11_Pos (22U) +#define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */ +#define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk +#define GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */ +#define GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */ +#define GPIO_PUPDR_PUPD12_Pos (24U) +#define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */ +#define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk +#define GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */ +#define GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */ +#define GPIO_PUPDR_PUPD13_Pos (26U) +#define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */ +#define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk +#define GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */ +#define GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */ +#define GPIO_PUPDR_PUPD14_Pos (28U) +#define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */ +#define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk +#define GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */ +#define GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */ +#define GPIO_PUPDR_PUPD15_Pos (30U) +#define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */ +#define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk +#define GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */ +#define GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_IDR register *******************/ +#define GPIO_IDR_ID0_Pos (0U) +#define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */ +#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk +#define GPIO_IDR_ID1_Pos (1U) +#define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */ +#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk +#define GPIO_IDR_ID2_Pos (2U) +#define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */ +#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk +#define GPIO_IDR_ID3_Pos (3U) +#define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */ +#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk +#define GPIO_IDR_ID4_Pos (4U) +#define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */ +#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk +#define GPIO_IDR_ID5_Pos (5U) +#define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */ +#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk +#define GPIO_IDR_ID6_Pos (6U) +#define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */ +#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk +#define GPIO_IDR_ID7_Pos (7U) +#define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */ +#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk +#define GPIO_IDR_ID8_Pos (8U) +#define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */ +#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk +#define GPIO_IDR_ID9_Pos (9U) +#define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */ +#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk +#define GPIO_IDR_ID10_Pos (10U) +#define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */ +#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk +#define GPIO_IDR_ID11_Pos (11U) +#define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */ +#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk +#define GPIO_IDR_ID12_Pos (12U) +#define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */ +#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk +#define GPIO_IDR_ID13_Pos (13U) +#define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */ +#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk +#define GPIO_IDR_ID14_Pos (14U) +#define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */ +#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk +#define GPIO_IDR_ID15_Pos (15U) +#define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */ +#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk + +/****************** Bits definition for GPIO_ODR register *******************/ +#define GPIO_ODR_OD0_Pos (0U) +#define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */ +#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk +#define GPIO_ODR_OD1_Pos (1U) +#define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */ +#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk +#define GPIO_ODR_OD2_Pos (2U) +#define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */ +#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk +#define GPIO_ODR_OD3_Pos (3U) +#define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */ +#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk +#define GPIO_ODR_OD4_Pos (4U) +#define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */ +#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk +#define GPIO_ODR_OD5_Pos (5U) +#define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */ +#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk +#define GPIO_ODR_OD6_Pos (6U) +#define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */ +#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk +#define GPIO_ODR_OD7_Pos (7U) +#define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */ +#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk +#define GPIO_ODR_OD8_Pos (8U) +#define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */ +#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk +#define GPIO_ODR_OD9_Pos (9U) +#define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */ +#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk +#define GPIO_ODR_OD10_Pos (10U) +#define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */ +#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk +#define GPIO_ODR_OD11_Pos (11U) +#define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */ +#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk +#define GPIO_ODR_OD12_Pos (12U) +#define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */ +#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk +#define GPIO_ODR_OD13_Pos (13U) +#define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */ +#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk +#define GPIO_ODR_OD14_Pos (14U) +#define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */ +#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk +#define GPIO_ODR_OD15_Pos (15U) +#define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */ +#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk + +/****************** Bits definition for GPIO_BSRR register ******************/ +#define GPIO_BSRR_BS0_Pos (0U) +#define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */ +#define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk +#define GPIO_BSRR_BS1_Pos (1U) +#define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */ +#define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk +#define GPIO_BSRR_BS2_Pos (2U) +#define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */ +#define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk +#define GPIO_BSRR_BS3_Pos (3U) +#define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */ +#define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk +#define GPIO_BSRR_BS4_Pos (4U) +#define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */ +#define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk +#define GPIO_BSRR_BS5_Pos (5U) +#define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */ +#define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk +#define GPIO_BSRR_BS6_Pos (6U) +#define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */ +#define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk +#define GPIO_BSRR_BS7_Pos (7U) +#define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */ +#define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk +#define GPIO_BSRR_BS8_Pos (8U) +#define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */ +#define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk +#define GPIO_BSRR_BS9_Pos (9U) +#define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */ +#define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk +#define GPIO_BSRR_BS10_Pos (10U) +#define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */ +#define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk +#define GPIO_BSRR_BS11_Pos (11U) +#define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */ +#define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk +#define GPIO_BSRR_BS12_Pos (12U) +#define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */ +#define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk +#define GPIO_BSRR_BS13_Pos (13U) +#define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */ +#define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk +#define GPIO_BSRR_BS14_Pos (14U) +#define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */ +#define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk +#define GPIO_BSRR_BS15_Pos (15U) +#define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */ +#define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk +#define GPIO_BSRR_BR0_Pos (16U) +#define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */ +#define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk +#define GPIO_BSRR_BR1_Pos (17U) +#define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */ +#define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk +#define GPIO_BSRR_BR2_Pos (18U) +#define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */ +#define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk +#define GPIO_BSRR_BR3_Pos (19U) +#define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */ +#define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk +#define GPIO_BSRR_BR4_Pos (20U) +#define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */ +#define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk +#define GPIO_BSRR_BR5_Pos (21U) +#define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */ +#define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk +#define GPIO_BSRR_BR6_Pos (22U) +#define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */ +#define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk +#define GPIO_BSRR_BR7_Pos (23U) +#define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */ +#define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk +#define GPIO_BSRR_BR8_Pos (24U) +#define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */ +#define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk +#define GPIO_BSRR_BR9_Pos (25U) +#define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */ +#define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk +#define GPIO_BSRR_BR10_Pos (26U) +#define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */ +#define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk +#define GPIO_BSRR_BR11_Pos (27U) +#define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */ +#define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk +#define GPIO_BSRR_BR12_Pos (28U) +#define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */ +#define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk +#define GPIO_BSRR_BR13_Pos (29U) +#define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */ +#define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk +#define GPIO_BSRR_BR14_Pos (30U) +#define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */ +#define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk +#define GPIO_BSRR_BR15_Pos (31U) +#define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */ +#define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk + +/****************** Bit definition for GPIO_LCKR register *********************/ +#define GPIO_LCKR_LCK0_Pos (0U) +#define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */ +#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk +#define GPIO_LCKR_LCK1_Pos (1U) +#define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */ +#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk +#define GPIO_LCKR_LCK2_Pos (2U) +#define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */ +#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk +#define GPIO_LCKR_LCK3_Pos (3U) +#define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */ +#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk +#define GPIO_LCKR_LCK4_Pos (4U) +#define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */ +#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk +#define GPIO_LCKR_LCK5_Pos (5U) +#define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */ +#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk +#define GPIO_LCKR_LCK6_Pos (6U) +#define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */ +#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk +#define GPIO_LCKR_LCK7_Pos (7U) +#define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */ +#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk +#define GPIO_LCKR_LCK8_Pos (8U) +#define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */ +#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk +#define GPIO_LCKR_LCK9_Pos (9U) +#define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */ +#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk +#define GPIO_LCKR_LCK10_Pos (10U) +#define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */ +#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk +#define GPIO_LCKR_LCK11_Pos (11U) +#define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */ +#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk +#define GPIO_LCKR_LCK12_Pos (12U) +#define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */ +#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk +#define GPIO_LCKR_LCK13_Pos (13U) +#define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */ +#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk +#define GPIO_LCKR_LCK14_Pos (14U) +#define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */ +#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk +#define GPIO_LCKR_LCK15_Pos (15U) +#define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */ +#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk +#define GPIO_LCKR_LCKK_Pos (16U) +#define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */ +#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk + +/****************** Bit definition for GPIO_AFRL register *********************/ +#define GPIO_AFRL_AFSEL0_Pos (0U) +#define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */ +#define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk +#define GPIO_AFRL_AFSEL0_0 (0x1UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000001 */ +#define GPIO_AFRL_AFSEL0_1 (0x2UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000002 */ +#define GPIO_AFRL_AFSEL0_2 (0x4UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000004 */ +#define GPIO_AFRL_AFSEL0_3 (0x8UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000008 */ +#define GPIO_AFRL_AFSEL1_Pos (4U) +#define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk +#define GPIO_AFRL_AFSEL1_0 (0x1UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000010 */ +#define GPIO_AFRL_AFSEL1_1 (0x2UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000020 */ +#define GPIO_AFRL_AFSEL1_2 (0x4UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000040 */ +#define GPIO_AFRL_AFSEL1_3 (0x8UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000080 */ +#define GPIO_AFRL_AFSEL2_Pos (8U) +#define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk +#define GPIO_AFRL_AFSEL2_0 (0x1UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000100 */ +#define GPIO_AFRL_AFSEL2_1 (0x2UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000200 */ +#define GPIO_AFRL_AFSEL2_2 (0x4UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000400 */ +#define GPIO_AFRL_AFSEL2_3 (0x8UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000800 */ +#define GPIO_AFRL_AFSEL3_Pos (12U) +#define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk +#define GPIO_AFRL_AFSEL3_0 (0x1UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00001000 */ +#define GPIO_AFRL_AFSEL3_1 (0x2UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00002000 */ +#define GPIO_AFRL_AFSEL3_2 (0x4UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00004000 */ +#define GPIO_AFRL_AFSEL3_3 (0x8UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00008000 */ +#define GPIO_AFRL_AFSEL4_Pos (16U) +#define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk +#define GPIO_AFRL_AFSEL4_0 (0x1UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00010000 */ +#define GPIO_AFRL_AFSEL4_1 (0x2UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00020000 */ +#define GPIO_AFRL_AFSEL4_2 (0x4UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00040000 */ +#define GPIO_AFRL_AFSEL4_3 (0x8UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00080000 */ +#define GPIO_AFRL_AFSEL5_Pos (20U) +#define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk +#define GPIO_AFRL_AFSEL5_0 (0x1UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00100000 */ +#define GPIO_AFRL_AFSEL5_1 (0x2UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00200000 */ +#define GPIO_AFRL_AFSEL5_2 (0x4UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00400000 */ +#define GPIO_AFRL_AFSEL5_3 (0x8UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00800000 */ +#define GPIO_AFRL_AFSEL6_Pos (24U) +#define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk +#define GPIO_AFRL_AFSEL6_0 (0x1UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x01000000 */ +#define GPIO_AFRL_AFSEL6_1 (0x2UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x02000000 */ +#define GPIO_AFRL_AFSEL6_2 (0x4UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x04000000 */ +#define GPIO_AFRL_AFSEL6_3 (0x8UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x08000000 */ +#define GPIO_AFRL_AFSEL7_Pos (28U) +#define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk +#define GPIO_AFRL_AFSEL7_0 (0x1UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x10000000 */ +#define GPIO_AFRL_AFSEL7_1 (0x2UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x20000000 */ +#define GPIO_AFRL_AFSEL7_2 (0x4UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x40000000 */ +#define GPIO_AFRL_AFSEL7_3 (0x8UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x80000000 */ + +/****************** Bit definition for GPIO_AFRH register *********************/ +#define GPIO_AFRH_AFSEL8_Pos (0U) +#define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */ +#define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk +#define GPIO_AFRH_AFSEL8_0 (0x1UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000001 */ +#define GPIO_AFRH_AFSEL8_1 (0x2UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000002 */ +#define GPIO_AFRH_AFSEL8_2 (0x4UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000004 */ +#define GPIO_AFRH_AFSEL8_3 (0x8UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000008 */ +#define GPIO_AFRH_AFSEL9_Pos (4U) +#define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk +#define GPIO_AFRH_AFSEL9_0 (0x1UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000010 */ +#define GPIO_AFRH_AFSEL9_1 (0x2UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000020 */ +#define GPIO_AFRH_AFSEL9_2 (0x4UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000040 */ +#define GPIO_AFRH_AFSEL9_3 (0x8UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000080 */ +#define GPIO_AFRH_AFSEL10_Pos (8U) +#define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk +#define GPIO_AFRH_AFSEL10_0 (0x1UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000100 */ +#define GPIO_AFRH_AFSEL10_1 (0x2UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000200 */ +#define GPIO_AFRH_AFSEL10_2 (0x4UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000400 */ +#define GPIO_AFRH_AFSEL10_3 (0x8UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000800 */ +#define GPIO_AFRH_AFSEL11_Pos (12U) +#define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk +#define GPIO_AFRH_AFSEL11_0 (0x1UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00001000 */ +#define GPIO_AFRH_AFSEL11_1 (0x2UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00002000 */ +#define GPIO_AFRH_AFSEL11_2 (0x4UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00004000 */ +#define GPIO_AFRH_AFSEL11_3 (0x8UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00008000 */ +#define GPIO_AFRH_AFSEL12_Pos (16U) +#define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk +#define GPIO_AFRH_AFSEL12_0 (0x1UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00010000 */ +#define GPIO_AFRH_AFSEL12_1 (0x2UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00020000 */ +#define GPIO_AFRH_AFSEL12_2 (0x4UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00040000 */ +#define GPIO_AFRH_AFSEL12_3 (0x8UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00080000 */ +#define GPIO_AFRH_AFSEL13_Pos (20U) +#define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk +#define GPIO_AFRH_AFSEL13_0 (0x1UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00100000 */ +#define GPIO_AFRH_AFSEL13_1 (0x2UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00200000 */ +#define GPIO_AFRH_AFSEL13_2 (0x4UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00400000 */ +#define GPIO_AFRH_AFSEL13_3 (0x8UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00800000 */ +#define GPIO_AFRH_AFSEL14_Pos (24U) +#define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk +#define GPIO_AFRH_AFSEL14_0 (0x1UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x01000000 */ +#define GPIO_AFRH_AFSEL14_1 (0x2UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x02000000 */ +#define GPIO_AFRH_AFSEL14_2 (0x4UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x04000000 */ +#define GPIO_AFRH_AFSEL14_3 (0x8UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x08000000 */ +#define GPIO_AFRH_AFSEL15_Pos (28U) +#define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk +#define GPIO_AFRH_AFSEL15_0 (0x1UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x10000000 */ +#define GPIO_AFRH_AFSEL15_1 (0x2UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x20000000 */ +#define GPIO_AFRH_AFSEL15_2 (0x4UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x40000000 */ +#define GPIO_AFRH_AFSEL15_3 (0x8UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_BRR register ******************/ +#define GPIO_BRR_BR0_Pos (0U) +#define GPIO_BRR_BR0_Msk (0x1UL << GPIO_BRR_BR0_Pos) /*!< 0x00000001 */ +#define GPIO_BRR_BR0 GPIO_BRR_BR0_Msk +#define GPIO_BRR_BR1_Pos (1U) +#define GPIO_BRR_BR1_Msk (0x1UL << GPIO_BRR_BR1_Pos) /*!< 0x00000002 */ +#define GPIO_BRR_BR1 GPIO_BRR_BR1_Msk +#define GPIO_BRR_BR2_Pos (2U) +#define GPIO_BRR_BR2_Msk (0x1UL << GPIO_BRR_BR2_Pos) /*!< 0x00000004 */ +#define GPIO_BRR_BR2 GPIO_BRR_BR2_Msk +#define GPIO_BRR_BR3_Pos (3U) +#define GPIO_BRR_BR3_Msk (0x1UL << GPIO_BRR_BR3_Pos) /*!< 0x00000008 */ +#define GPIO_BRR_BR3 GPIO_BRR_BR3_Msk +#define GPIO_BRR_BR4_Pos (4U) +#define GPIO_BRR_BR4_Msk (0x1UL << GPIO_BRR_BR4_Pos) /*!< 0x00000010 */ +#define GPIO_BRR_BR4 GPIO_BRR_BR4_Msk +#define GPIO_BRR_BR5_Pos (5U) +#define GPIO_BRR_BR5_Msk (0x1UL << GPIO_BRR_BR5_Pos) /*!< 0x00000020 */ +#define GPIO_BRR_BR5 GPIO_BRR_BR5_Msk +#define GPIO_BRR_BR6_Pos (6U) +#define GPIO_BRR_BR6_Msk (0x1UL << GPIO_BRR_BR6_Pos) /*!< 0x00000040 */ +#define GPIO_BRR_BR6 GPIO_BRR_BR6_Msk +#define GPIO_BRR_BR7_Pos (7U) +#define GPIO_BRR_BR7_Msk (0x1UL << GPIO_BRR_BR7_Pos) /*!< 0x00000080 */ +#define GPIO_BRR_BR7 GPIO_BRR_BR7_Msk +#define GPIO_BRR_BR8_Pos (8U) +#define GPIO_BRR_BR8_Msk (0x1UL << GPIO_BRR_BR8_Pos) /*!< 0x00000100 */ +#define GPIO_BRR_BR8 GPIO_BRR_BR8_Msk +#define GPIO_BRR_BR9_Pos (9U) +#define GPIO_BRR_BR9_Msk (0x1UL << GPIO_BRR_BR9_Pos) /*!< 0x00000200 */ +#define GPIO_BRR_BR9 GPIO_BRR_BR9_Msk +#define GPIO_BRR_BR10_Pos (10U) +#define GPIO_BRR_BR10_Msk (0x1UL << GPIO_BRR_BR10_Pos) /*!< 0x00000400 */ +#define GPIO_BRR_BR10 GPIO_BRR_BR10_Msk +#define GPIO_BRR_BR11_Pos (11U) +#define GPIO_BRR_BR11_Msk (0x1UL << GPIO_BRR_BR11_Pos) /*!< 0x00000800 */ +#define GPIO_BRR_BR11 GPIO_BRR_BR11_Msk +#define GPIO_BRR_BR12_Pos (12U) +#define GPIO_BRR_BR12_Msk (0x1UL << GPIO_BRR_BR12_Pos) /*!< 0x00001000 */ +#define GPIO_BRR_BR12 GPIO_BRR_BR12_Msk +#define GPIO_BRR_BR13_Pos (13U) +#define GPIO_BRR_BR13_Msk (0x1UL << GPIO_BRR_BR13_Pos) /*!< 0x00002000 */ +#define GPIO_BRR_BR13 GPIO_BRR_BR13_Msk +#define GPIO_BRR_BR14_Pos (14U) +#define GPIO_BRR_BR14_Msk (0x1UL << GPIO_BRR_BR14_Pos) /*!< 0x00004000 */ +#define GPIO_BRR_BR14 GPIO_BRR_BR14_Msk +#define GPIO_BRR_BR15_Pos (15U) +#define GPIO_BRR_BR15_Msk (0x1UL << GPIO_BRR_BR15_Pos) /*!< 0x00008000 */ +#define GPIO_BRR_BR15 GPIO_BRR_BR15_Msk + + +/******************************************************************************/ +/* */ +/* Inter-integrated Circuit Interface (I2C) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for I2C_CR1 register *******************/ +#define I2C_CR1_PE_Pos (0U) +#define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) /*!< 0x00000001 */ +#define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral enable */ +#define I2C_CR1_TXIE_Pos (1U) +#define I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos) /*!< 0x00000002 */ +#define I2C_CR1_TXIE I2C_CR1_TXIE_Msk /*!< TX interrupt enable */ +#define I2C_CR1_RXIE_Pos (2U) +#define I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos) /*!< 0x00000004 */ +#define I2C_CR1_RXIE I2C_CR1_RXIE_Msk /*!< RX interrupt enable */ +#define I2C_CR1_ADDRIE_Pos (3U) +#define I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos) /*!< 0x00000008 */ +#define I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk /*!< Address match interrupt enable */ +#define I2C_CR1_NACKIE_Pos (4U) +#define I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos) /*!< 0x00000010 */ +#define I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk /*!< NACK received interrupt enable */ +#define I2C_CR1_STOPIE_Pos (5U) +#define I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos) /*!< 0x00000020 */ +#define I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk /*!< STOP detection interrupt enable */ +#define I2C_CR1_TCIE_Pos (6U) +#define I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos) /*!< 0x00000040 */ +#define I2C_CR1_TCIE I2C_CR1_TCIE_Msk /*!< Transfer complete interrupt enable */ +#define I2C_CR1_ERRIE_Pos (7U) +#define I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos) /*!< 0x00000080 */ +#define I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk /*!< Errors interrupt enable */ +#define I2C_CR1_DNF_Pos (8U) +#define I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos) /*!< 0x00000F00 */ +#define I2C_CR1_DNF I2C_CR1_DNF_Msk /*!< Digital noise filter */ +#define I2C_CR1_ANFOFF_Pos (12U) +#define I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos) /*!< 0x00001000 */ +#define I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk /*!< Analog noise filter OFF */ +#define I2C_CR1_SWRST_Pos (13U) +#define I2C_CR1_SWRST_Msk (0x1UL << I2C_CR1_SWRST_Pos) /*!< 0x00002000 */ +#define I2C_CR1_SWRST I2C_CR1_SWRST_Msk /*!< Software reset */ +#define I2C_CR1_TXDMAEN_Pos (14U) +#define I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos) /*!< 0x00004000 */ +#define I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk /*!< DMA transmission requests enable */ +#define I2C_CR1_RXDMAEN_Pos (15U) +#define I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos) /*!< 0x00008000 */ +#define I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk /*!< DMA reception requests enable */ +#define I2C_CR1_SBC_Pos (16U) +#define I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos) /*!< 0x00010000 */ +#define I2C_CR1_SBC I2C_CR1_SBC_Msk /*!< Slave byte control */ +#define I2C_CR1_NOSTRETCH_Pos (17U) +#define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00020000 */ +#define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!< Clock stretching disable */ +#define I2C_CR1_WUPEN_Pos (18U) +#define I2C_CR1_WUPEN_Msk (0x1UL << I2C_CR1_WUPEN_Pos) /*!< 0x00040000 */ +#define I2C_CR1_WUPEN I2C_CR1_WUPEN_Msk /*!< Wakeup from STOP enable */ +#define I2C_CR1_GCEN_Pos (19U) +#define I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos) /*!< 0x00080000 */ +#define I2C_CR1_GCEN I2C_CR1_GCEN_Msk /*!< General call enable */ +#define I2C_CR1_SMBHEN_Pos (20U) +#define I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos) /*!< 0x00100000 */ +#define I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk /*!< SMBus host address enable */ +#define I2C_CR1_SMBDEN_Pos (21U) +#define I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos) /*!< 0x00200000 */ +#define I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk /*!< SMBus device default address enable */ +#define I2C_CR1_ALERTEN_Pos (22U) +#define I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos) /*!< 0x00400000 */ +#define I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk /*!< SMBus alert enable */ +#define I2C_CR1_PECEN_Pos (23U) +#define I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos) /*!< 0x00800000 */ +#define I2C_CR1_PECEN I2C_CR1_PECEN_Msk /*!< PEC enable */ + +/****************** Bit definition for I2C_CR2 register ********************/ +#define I2C_CR2_SADD_Pos (0U) +#define I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos) /*!< 0x000003FF */ +#define I2C_CR2_SADD I2C_CR2_SADD_Msk /*!< Slave address (master mode) */ +#define I2C_CR2_RD_WRN_Pos (10U) +#define I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos) /*!< 0x00000400 */ +#define I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk /*!< Transfer direction (master mode) */ +#define I2C_CR2_ADD10_Pos (11U) +#define I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos) /*!< 0x00000800 */ +#define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk /*!< 10-bit addressing mode (master mode) */ +#define I2C_CR2_HEAD10R_Pos (12U) +#define I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos) /*!< 0x00001000 */ +#define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk /*!< 10-bit address header only read direction (master mode) */ +#define I2C_CR2_START_Pos (13U) +#define I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos) /*!< 0x00002000 */ +#define I2C_CR2_START I2C_CR2_START_Msk /*!< START generation */ +#define I2C_CR2_STOP_Pos (14U) +#define I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos) /*!< 0x00004000 */ +#define I2C_CR2_STOP I2C_CR2_STOP_Msk /*!< STOP generation (master mode) */ +#define I2C_CR2_NACK_Pos (15U) +#define I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos) /*!< 0x00008000 */ +#define I2C_CR2_NACK I2C_CR2_NACK_Msk /*!< NACK generation (slave mode) */ +#define I2C_CR2_NBYTES_Pos (16U) +#define I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos) /*!< 0x00FF0000 */ +#define I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk /*!< Number of bytes */ +#define I2C_CR2_RELOAD_Pos (24U) +#define I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos) /*!< 0x01000000 */ +#define I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk /*!< NBYTES reload mode */ +#define I2C_CR2_AUTOEND_Pos (25U) +#define I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos) /*!< 0x02000000 */ +#define I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk /*!< Automatic end mode (master mode) */ +#define I2C_CR2_PECBYTE_Pos (26U) +#define I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos) /*!< 0x04000000 */ +#define I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk /*!< Packet error checking byte */ + +/******************* Bit definition for I2C_OAR1 register ******************/ +#define I2C_OAR1_OA1_Pos (0U) +#define I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos) /*!< 0x000003FF */ +#define I2C_OAR1_OA1 I2C_OAR1_OA1_Msk /*!< Interface own address 1 */ +#define I2C_OAR1_OA1MODE_Pos (10U) +#define I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos) /*!< 0x00000400 */ +#define I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk /*!< Own address 1 10-bit mode */ +#define I2C_OAR1_OA1EN_Pos (15U) +#define I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos) /*!< 0x00008000 */ +#define I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk /*!< Own address 1 enable */ + +/******************* Bit definition for I2C_OAR2 register ******************/ +#define I2C_OAR2_OA2_Pos (1U) +#define I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos) /*!< 0x000000FE */ +#define I2C_OAR2_OA2 I2C_OAR2_OA2_Msk /*!< Interface own address 2 */ +#define I2C_OAR2_OA2MSK_Pos (8U) +#define I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos) /*!< 0x00000700 */ +#define I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk /*!< Own address 2 masks */ +#define I2C_OAR2_OA2NOMASK (0U) /*!< No mask */ +#define I2C_OAR2_OA2MASK01_Pos (8U) +#define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */ +#define I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk /*!< OA2[1] is masked, Only OA2[7:2] are compared */ +#define I2C_OAR2_OA2MASK02_Pos (9U) +#define I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos) /*!< 0x00000200 */ +#define I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */ +#define I2C_OAR2_OA2MASK03_Pos (8U) +#define I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos) /*!< 0x00000300 */ +#define I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */ +#define I2C_OAR2_OA2MASK04_Pos (10U) +#define I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos) /*!< 0x00000400 */ +#define I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */ +#define I2C_OAR2_OA2MASK05_Pos (8U) +#define I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos) /*!< 0x00000500 */ +#define I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */ +#define I2C_OAR2_OA2MASK06_Pos (9U) +#define I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos) /*!< 0x00000600 */ +#define I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk /*!< OA2[6:1] is masked, Only OA2[7] are compared */ +#define I2C_OAR2_OA2MASK07_Pos (8U) +#define I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos) /*!< 0x00000700 */ +#define I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk /*!< OA2[7:1] is masked, No comparison is done */ +#define I2C_OAR2_OA2EN_Pos (15U) +#define I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos) /*!< 0x00008000 */ +#define I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk /*!< Own address 2 enable */ + +/******************* Bit definition for I2C_TIMINGR register *******************/ +#define I2C_TIMINGR_SCLL_Pos (0U) +#define I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos) /*!< 0x000000FF */ +#define I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk /*!< SCL low period (master mode) */ +#define I2C_TIMINGR_SCLH_Pos (8U) +#define I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos) /*!< 0x0000FF00 */ +#define I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk /*!< SCL high period (master mode) */ +#define I2C_TIMINGR_SDADEL_Pos (16U) +#define I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos) /*!< 0x000F0000 */ +#define I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk /*!< Data hold time */ +#define I2C_TIMINGR_SCLDEL_Pos (20U) +#define I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos) /*!< 0x00F00000 */ +#define I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk /*!< Data setup time */ +#define I2C_TIMINGR_PRESC_Pos (28U) +#define I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos) /*!< 0xF0000000 */ +#define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk /*!< Timings prescaler */ + +/******************* Bit definition for I2C_TIMEOUTR register *******************/ +#define I2C_TIMEOUTR_TIMEOUTA_Pos (0U) +#define I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos) /*!< 0x00000FFF */ +#define I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk /*!< Bus timeout A */ +#define I2C_TIMEOUTR_TIDLE_Pos (12U) +#define I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos) /*!< 0x00001000 */ +#define I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk /*!< Idle clock timeout detection */ +#define I2C_TIMEOUTR_TIMOUTEN_Pos (15U) +#define I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos) /*!< 0x00008000 */ +#define I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk /*!< Clock timeout enable */ +#define I2C_TIMEOUTR_TIMEOUTB_Pos (16U) +#define I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos) /*!< 0x0FFF0000 */ +#define I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk /*!< Bus timeout B*/ +#define I2C_TIMEOUTR_TEXTEN_Pos (31U) +#define I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos) /*!< 0x80000000 */ +#define I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk /*!< Extended clock timeout enable */ + +/****************** Bit definition for I2C_ISR register *********************/ +#define I2C_ISR_TXE_Pos (0U) +#define I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos) /*!< 0x00000001 */ +#define I2C_ISR_TXE I2C_ISR_TXE_Msk /*!< Transmit data register empty */ +#define I2C_ISR_TXIS_Pos (1U) +#define I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos) /*!< 0x00000002 */ +#define I2C_ISR_TXIS I2C_ISR_TXIS_Msk /*!< Transmit interrupt status */ +#define I2C_ISR_RXNE_Pos (2U) +#define I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos) /*!< 0x00000004 */ +#define I2C_ISR_RXNE I2C_ISR_RXNE_Msk /*!< Receive data register not empty */ +#define I2C_ISR_ADDR_Pos (3U) +#define I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos) /*!< 0x00000008 */ +#define I2C_ISR_ADDR I2C_ISR_ADDR_Msk /*!< Address matched (slave mode)*/ +#define I2C_ISR_NACKF_Pos (4U) +#define I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos) /*!< 0x00000010 */ +#define I2C_ISR_NACKF I2C_ISR_NACKF_Msk /*!< NACK received flag */ +#define I2C_ISR_STOPF_Pos (5U) +#define I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos) /*!< 0x00000020 */ +#define I2C_ISR_STOPF I2C_ISR_STOPF_Msk /*!< STOP detection flag */ +#define I2C_ISR_TC_Pos (6U) +#define I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos) /*!< 0x00000040 */ +#define I2C_ISR_TC I2C_ISR_TC_Msk /*!< Transfer complete (master mode) */ +#define I2C_ISR_TCR_Pos (7U) +#define I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos) /*!< 0x00000080 */ +#define I2C_ISR_TCR I2C_ISR_TCR_Msk /*!< Transfer complete reload */ +#define I2C_ISR_BERR_Pos (8U) +#define I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos) /*!< 0x00000100 */ +#define I2C_ISR_BERR I2C_ISR_BERR_Msk /*!< Bus error */ +#define I2C_ISR_ARLO_Pos (9U) +#define I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos) /*!< 0x00000200 */ +#define I2C_ISR_ARLO I2C_ISR_ARLO_Msk /*!< Arbitration lost */ +#define I2C_ISR_OVR_Pos (10U) +#define I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos) /*!< 0x00000400 */ +#define I2C_ISR_OVR I2C_ISR_OVR_Msk /*!< Overrun/Underrun */ +#define I2C_ISR_PECERR_Pos (11U) +#define I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos) /*!< 0x00000800 */ +#define I2C_ISR_PECERR I2C_ISR_PECERR_Msk /*!< PEC error in reception */ +#define I2C_ISR_TIMEOUT_Pos (12U) +#define I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos) /*!< 0x00001000 */ +#define I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk /*!< Timeout or Tlow detection flag */ +#define I2C_ISR_ALERT_Pos (13U) +#define I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos) /*!< 0x00002000 */ +#define I2C_ISR_ALERT I2C_ISR_ALERT_Msk /*!< SMBus alert */ +#define I2C_ISR_BUSY_Pos (15U) +#define I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos) /*!< 0x00008000 */ +#define I2C_ISR_BUSY I2C_ISR_BUSY_Msk /*!< Bus busy */ +#define I2C_ISR_DIR_Pos (16U) +#define I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos) /*!< 0x00010000 */ +#define I2C_ISR_DIR I2C_ISR_DIR_Msk /*!< Transfer direction (slave mode) */ +#define I2C_ISR_ADDCODE_Pos (17U) +#define I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos) /*!< 0x00FE0000 */ +#define I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk /*!< Address match code (slave mode) */ + +/****************** Bit definition for I2C_ICR register *********************/ +#define I2C_ICR_ADDRCF_Pos (3U) +#define I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos) /*!< 0x00000008 */ +#define I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk /*!< Address matched clear flag */ +#define I2C_ICR_NACKCF_Pos (4U) +#define I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos) /*!< 0x00000010 */ +#define I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk /*!< NACK clear flag */ +#define I2C_ICR_STOPCF_Pos (5U) +#define I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos) /*!< 0x00000020 */ +#define I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk /*!< STOP detection clear flag */ +#define I2C_ICR_BERRCF_Pos (8U) +#define I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos) /*!< 0x00000100 */ +#define I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk /*!< Bus error clear flag */ +#define I2C_ICR_ARLOCF_Pos (9U) +#define I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos) /*!< 0x00000200 */ +#define I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk /*!< Arbitration lost clear flag */ +#define I2C_ICR_OVRCF_Pos (10U) +#define I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos) /*!< 0x00000400 */ +#define I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk /*!< Overrun/Underrun clear flag */ +#define I2C_ICR_PECCF_Pos (11U) +#define I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos) /*!< 0x00000800 */ +#define I2C_ICR_PECCF I2C_ICR_PECCF_Msk /*!< PAC error clear flag */ +#define I2C_ICR_TIMOUTCF_Pos (12U) +#define I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos) /*!< 0x00001000 */ +#define I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk /*!< Timeout clear flag */ +#define I2C_ICR_ALERTCF_Pos (13U) +#define I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos) /*!< 0x00002000 */ +#define I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk /*!< Alert clear flag */ + +/****************** Bit definition for I2C_PECR register *********************/ +#define I2C_PECR_PEC_Pos (0U) +#define I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos) /*!< 0x000000FF */ +#define I2C_PECR_PEC I2C_PECR_PEC_Msk /*!< PEC register */ + +/****************** Bit definition for I2C_RXDR register *********************/ +#define I2C_RXDR_RXDATA_Pos (0U) +#define I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos) /*!< 0x000000FF */ +#define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk /*!< 8-bit receive data */ + +/****************** Bit definition for I2C_TXDR register *********************/ +#define I2C_TXDR_TXDATA_Pos (0U) +#define I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos) /*!< 0x000000FF */ +#define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk /*!< 8-bit transmit data */ + + +/******************************************************************************/ +/* */ +/* Independent WATCHDOG (IWDG) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for IWDG_KR register ********************/ +#define IWDG_KR_KEY_Pos (0U) +#define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */ +#define IWDG_KR_KEY IWDG_KR_KEY_Msk /*! */ +#define RTC_ICSR_ALRBWF_Pos (1U) +#define RTC_ICSR_ALRBWF_Msk (0x1UL << RTC_ICSR_ALRBWF_Pos) /*!< 0x00000002 */ +#define RTC_ICSR_ALRBWF RTC_ICSR_ALRBWF_Msk +#define RTC_ICSR_ALRAWF_Pos (0U) +#define RTC_ICSR_ALRAWF_Msk (0x1UL << RTC_ICSR_ALRAWF_Pos) /*!< 0x00000001 */ +#define RTC_ICSR_ALRAWF RTC_ICSR_ALRAWF_Msk + +/******************** Bits definition for RTC_PRER register *****************/ +#define RTC_PRER_PREDIV_A_Pos (16U) +#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */ +#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk +#define RTC_PRER_PREDIV_S_Pos (0U) +#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */ +#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk + +/******************** Bits definition for RTC_WUTR register *****************/ +#define RTC_WUTR_WUT_Pos (0U) +#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */ +#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk /*!< Wakeup auto-reload value bits > */ + +/******************** Bits definition for RTC_CR register *******************/ +#define RTC_CR_OUT2EN_Pos (31U) +#define RTC_CR_OUT2EN_Msk (0x1UL << RTC_CR_OUT2EN_Pos) /*!< 0x80000000 */ +#define RTC_CR_OUT2EN RTC_CR_OUT2EN_Msk /*!< RTC_OUT2 output enable */ +#define RTC_CR_TAMPALRM_TYPE_Pos (30U) +#define RTC_CR_TAMPALRM_TYPE_Msk (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos) /*!< 0x40000000 */ +#define RTC_CR_TAMPALRM_TYPE RTC_CR_TAMPALRM_TYPE_Msk /*!< TAMPALARM output type */ +#define RTC_CR_TAMPALRM_PU_Pos (29U) +#define RTC_CR_TAMPALRM_PU_Msk (0x1UL << RTC_CR_TAMPALRM_PU_Pos) /*!< 0x20000000 */ +#define RTC_CR_TAMPALRM_PU RTC_CR_TAMPALRM_PU_Msk /*!< TAMPALARM output pull-up config */ +#define RTC_CR_TAMPOE_Pos (26U) +#define RTC_CR_TAMPOE_Msk (0x1UL << RTC_CR_TAMPOE_Pos) /*!< 0x04000000 */ +#define RTC_CR_TAMPOE RTC_CR_TAMPOE_Msk /*!< Tamper detection output enable on TAMPALARM */ +#define RTC_CR_TAMPTS_Pos (25U) +#define RTC_CR_TAMPTS_Msk (0x1UL << RTC_CR_TAMPTS_Pos) /*!< 0x02000000 */ +#define RTC_CR_TAMPTS RTC_CR_TAMPTS_Msk /*!< Activate timestamp on tamper detection event */ +#define RTC_CR_ITSE_Pos (24U) +#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos) /*!< 0x01000000 */ +#define RTC_CR_ITSE RTC_CR_ITSE_Msk /*!< Timestamp on internal event enable */ +#define RTC_CR_COE_Pos (23U) +#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */ +#define RTC_CR_COE RTC_CR_COE_Msk +#define RTC_CR_OSEL_Pos (21U) +#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */ +#define RTC_CR_OSEL RTC_CR_OSEL_Msk +#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */ +#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */ +#define RTC_CR_POL_Pos (20U) +#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */ +#define RTC_CR_POL RTC_CR_POL_Msk +#define RTC_CR_COSEL_Pos (19U) +#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */ +#define RTC_CR_COSEL RTC_CR_COSEL_Msk +#define RTC_CR_BKP_Pos (18U) +#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */ +#define RTC_CR_BKP RTC_CR_BKP_Msk +#define RTC_CR_SUB1H_Pos (17U) +#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */ +#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk +#define RTC_CR_ADD1H_Pos (16U) +#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */ +#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk +#define RTC_CR_TSIE_Pos (15U) +#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */ +#define RTC_CR_TSIE RTC_CR_TSIE_Msk /*!< Timestamp interrupt enable > */ +#define RTC_CR_WUTIE_Pos (14U) +#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */ +#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk /*!< Wakeup timer interrupt enable > */ +#define RTC_CR_ALRBIE_Pos (13U) +#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */ +#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk +#define RTC_CR_ALRAIE_Pos (12U) +#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */ +#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk +#define RTC_CR_TSE_Pos (11U) +#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */ +#define RTC_CR_TSE RTC_CR_TSE_Msk /*!< timestamp enable > */ +#define RTC_CR_WUTE_Pos (10U) +#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */ +#define RTC_CR_WUTE RTC_CR_WUTE_Msk /*!< Wakeup timer enable > */ +#define RTC_CR_ALRBE_Pos (9U) +#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */ +#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk +#define RTC_CR_ALRAE_Pos (8U) +#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */ +#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk +#define RTC_CR_FMT_Pos (6U) +#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */ +#define RTC_CR_FMT RTC_CR_FMT_Msk +#define RTC_CR_BYPSHAD_Pos (5U) +#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */ +#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk +#define RTC_CR_REFCKON_Pos (4U) +#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */ +#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk +#define RTC_CR_TSEDGE_Pos (3U) +#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */ +#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk /*!< Timestamp event active edge > */ +#define RTC_CR_WUCKSEL_Pos (0U) +#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */ +#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk /*!< Wakeup clock selection > */ +#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */ +#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */ +#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */ + +/******************** Bits definition for RTC_WPR register ******************/ +#define RTC_WPR_KEY_Pos (0U) +#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */ +#define RTC_WPR_KEY RTC_WPR_KEY_Msk + +/******************** Bits definition for RTC_CALR register *****************/ +#define RTC_CALR_CALP_Pos (15U) +#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */ +#define RTC_CALR_CALP RTC_CALR_CALP_Msk +#define RTC_CALR_CALW8_Pos (14U) +#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */ +#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk +#define RTC_CALR_CALW16_Pos (13U) +#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */ +#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk +#define RTC_CALR_CALM_Pos (0U) +#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */ +#define RTC_CALR_CALM RTC_CALR_CALM_Msk +#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */ +#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */ +#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */ +#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */ +#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */ +#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */ +#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */ +#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */ +#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */ + +/******************** Bits definition for RTC_SHIFTR register ***************/ +#define RTC_SHIFTR_SUBFS_Pos (0U) +#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */ +#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk +#define RTC_SHIFTR_ADD1S_Pos (31U) +#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */ +#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk + +/******************** Bits definition for RTC_TSTR register *****************/ +#define RTC_TSTR_PM_Pos (22U) +#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */ +#define RTC_TSTR_PM RTC_TSTR_PM_Msk /*!< AM-PM notation > */ +#define RTC_TSTR_HT_Pos (20U) +#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */ +#define RTC_TSTR_HT RTC_TSTR_HT_Msk +#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */ +#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */ +#define RTC_TSTR_HU_Pos (16U) +#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_TSTR_HU RTC_TSTR_HU_Msk +#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */ +#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */ +#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */ +#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */ +#define RTC_TSTR_MNT_Pos (12U) +#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk +#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_TSTR_MNU_Pos (8U) +#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk +#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_TSTR_ST_Pos (4U) +#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */ +#define RTC_TSTR_ST RTC_TSTR_ST_Msk +#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */ +#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */ +#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */ +#define RTC_TSTR_SU_Pos (0U) +#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */ +#define RTC_TSTR_SU RTC_TSTR_SU_Msk +#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */ +#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */ +#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */ +#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSDR register *****************/ +#define RTC_TSDR_WDU_Pos (13U) +#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */ +#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk /*!< Week day units > */ +#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */ +#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */ +#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */ +#define RTC_TSDR_MT_Pos (12U) +#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */ +#define RTC_TSDR_MT RTC_TSDR_MT_Msk +#define RTC_TSDR_MU_Pos (8U) +#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */ +#define RTC_TSDR_MU RTC_TSDR_MU_Msk +#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */ +#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */ +#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */ +#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */ +#define RTC_TSDR_DT_Pos (4U) +#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */ +#define RTC_TSDR_DT RTC_TSDR_DT_Msk +#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */ +#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */ +#define RTC_TSDR_DU_Pos (0U) +#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */ +#define RTC_TSDR_DU RTC_TSDR_DU_Msk +#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */ +#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */ +#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */ +#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSSSR register ****************/ +#define RTC_TSSSR_SS_Pos (0U) +#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */ +#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk /*!< Sub second value > */ + +/******************** Bits definition for RTC_ALRMAR register ***************/ +#define RTC_ALRMAR_MSK4_Pos (31U) +#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk +#define RTC_ALRMAR_WDSEL_Pos (30U) +#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk +#define RTC_ALRMAR_DT_Pos (28U) +#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk +#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMAR_DU_Pos (24U) +#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk +#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMAR_MSK3_Pos (23U) +#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk +#define RTC_ALRMAR_PM_Pos (22U) +#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk +#define RTC_ALRMAR_HT_Pos (20U) +#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk +#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMAR_HU_Pos (16U) +#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk +#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMAR_MSK2_Pos (15U) +#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk +#define RTC_ALRMAR_MNT_Pos (12U) +#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk +#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMAR_MNU_Pos (8U) +#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk +#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMAR_MSK1_Pos (7U) +#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk +#define RTC_ALRMAR_ST_Pos (4U) +#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk +#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMAR_SU_Pos (0U) +#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk +#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMASSR_MASKSS_Pos (24U) +#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk +#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMASSR_SS_Pos (0U) +#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk + +/******************** Bits definition for RTC_ALRMBR register ***************/ +#define RTC_ALRMBR_MSK4_Pos (31U) +#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk +#define RTC_ALRMBR_WDSEL_Pos (30U) +#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk +#define RTC_ALRMBR_DT_Pos (28U) +#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk +#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMBR_DU_Pos (24U) +#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk +#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBR_MSK3_Pos (23U) +#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk +#define RTC_ALRMBR_PM_Pos (22U) +#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk +#define RTC_ALRMBR_HT_Pos (20U) +#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk +#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMBR_HU_Pos (16U) +#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk +#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMBR_MSK2_Pos (15U) +#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk +#define RTC_ALRMBR_MNT_Pos (12U) +#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk +#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMBR_MNU_Pos (8U) +#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk +#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMBR_MSK1_Pos (7U) +#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk +#define RTC_ALRMBR_ST_Pos (4U) +#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk +#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMBR_SU_Pos (0U) +#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk +#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMBSSR_MASKSS_Pos (24U) +#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk +#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBSSR_SS_Pos (0U) +#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk + +/******************** Bits definition for RTC_SR register *******************/ +#define RTC_SR_ITSF_Pos (5U) +#define RTC_SR_ITSF_Msk (0x1UL << RTC_SR_ITSF_Pos) /*!< 0x00000020 */ +#define RTC_SR_ITSF RTC_SR_ITSF_Msk +#define RTC_SR_TSOVF_Pos (4U) +#define RTC_SR_TSOVF_Msk (0x1UL << RTC_SR_TSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SR_TSOVF RTC_SR_TSOVF_Msk /*!< Timestamp overflow flag > */ +#define RTC_SR_TSF_Pos (3U) +#define RTC_SR_TSF_Msk (0x1UL << RTC_SR_TSF_Pos) /*!< 0x00000008 */ +#define RTC_SR_TSF RTC_SR_TSF_Msk /*!< Timestamp flag > */ +#define RTC_SR_WUTF_Pos (2U) +#define RTC_SR_WUTF_Msk (0x1UL << RTC_SR_WUTF_Pos) /*!< 0x00000004 */ +#define RTC_SR_WUTF RTC_SR_WUTF_Msk /*!< Wakeup timer flag > */ +#define RTC_SR_ALRBF_Pos (1U) +#define RTC_SR_ALRBF_Msk (0x1UL << RTC_SR_ALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SR_ALRBF RTC_SR_ALRBF_Msk +#define RTC_SR_ALRAF_Pos (0U) +#define RTC_SR_ALRAF_Msk (0x1UL << RTC_SR_ALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SR_ALRAF RTC_SR_ALRAF_Msk + +/******************** Bits definition for RTC_MISR register *****************/ +#define RTC_MISR_ITSMF_Pos (5U) +#define RTC_MISR_ITSMF_Msk (0x1UL << RTC_MISR_ITSMF_Pos) /*!< 0x00000020 */ +#define RTC_MISR_ITSMF RTC_MISR_ITSMF_Msk +#define RTC_MISR_TSOVMF_Pos (4U) +#define RTC_MISR_TSOVMF_Msk (0x1UL << RTC_MISR_TSOVMF_Pos) /*!< 0x00000010 */ +#define RTC_MISR_TSOVMF RTC_MISR_TSOVMF_Msk /*!< Timestamp overflow masked flag > */ +#define RTC_MISR_TSMF_Pos (3U) +#define RTC_MISR_TSMF_Msk (0x1UL << RTC_MISR_TSMF_Pos) /*!< 0x00000008 */ +#define RTC_MISR_TSMF RTC_MISR_TSMF_Msk /*!< Timestamp masked flag > */ +#define RTC_MISR_WUTMF_Pos (2U) +#define RTC_MISR_WUTMF_Msk (0x1UL << RTC_MISR_WUTMF_Pos) /*!< 0x00000004 */ +#define RTC_MISR_WUTMF RTC_MISR_WUTMF_Msk /*!< Wakeup timer masked flag > */ +#define RTC_MISR_ALRBMF_Pos (1U) +#define RTC_MISR_ALRBMF_Msk (0x1UL << RTC_MISR_ALRBMF_Pos) /*!< 0x00000002 */ +#define RTC_MISR_ALRBMF RTC_MISR_ALRBMF_Msk +#define RTC_MISR_ALRAMF_Pos (0U) +#define RTC_MISR_ALRAMF_Msk (0x1UL << RTC_MISR_ALRAMF_Pos) /*!< 0x00000001 */ +#define RTC_MISR_ALRAMF RTC_MISR_ALRAMF_Msk + +/******************** Bits definition for RTC_SCR register ******************/ +#define RTC_SCR_CITSF_Pos (5U) +#define RTC_SCR_CITSF_Msk (0x1UL << RTC_SCR_CITSF_Pos) /*!< 0x00000020 */ +#define RTC_SCR_CITSF RTC_SCR_CITSF_Msk +#define RTC_SCR_CTSOVF_Pos (4U) +#define RTC_SCR_CTSOVF_Msk (0x1UL << RTC_SCR_CTSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SCR_CTSOVF RTC_SCR_CTSOVF_Msk /*!< Clear timestamp overflow flag > */ +#define RTC_SCR_CTSF_Pos (3U) +#define RTC_SCR_CTSF_Msk (0x1UL << RTC_SCR_CTSF_Pos) /*!< 0x00000008 */ +#define RTC_SCR_CTSF RTC_SCR_CTSF_Msk /*!< Clear timestamp flag > */ +#define RTC_SCR_CWUTF_Pos (2U) +#define RTC_SCR_CWUTF_Msk (0x1UL << RTC_SCR_CWUTF_Pos) /*!< 0x00000004 */ +#define RTC_SCR_CWUTF RTC_SCR_CWUTF_Msk /*!< Clear wakeup timer flag > */ +#define RTC_SCR_CALRBF_Pos (1U) +#define RTC_SCR_CALRBF_Msk (0x1UL << RTC_SCR_CALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SCR_CALRBF RTC_SCR_CALRBF_Msk +#define RTC_SCR_CALRAF_Pos (0U) +#define RTC_SCR_CALRAF_Msk (0x1UL << RTC_SCR_CALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SCR_CALRAF RTC_SCR_CALRAF_Msk + +/******************************************************************************/ +/* */ +/* Tamper and backup register (TAMP) */ +/* */ +/******************************************************************************/ +/******************** Bits definition for TAMP_CR1 register *****************/ +#define TAMP_CR1_TAMP1E_Pos (0U) +#define TAMP_CR1_TAMP1E_Msk (0x1UL << TAMP_CR1_TAMP1E_Pos) /*!< 0x00000001 */ +#define TAMP_CR1_TAMP1E TAMP_CR1_TAMP1E_Msk +#define TAMP_CR1_TAMP2E_Pos (1U) +#define TAMP_CR1_TAMP2E_Msk (0x1UL << TAMP_CR1_TAMP2E_Pos) /*!< 0x00000002 */ +#define TAMP_CR1_TAMP2E TAMP_CR1_TAMP2E_Msk +#define TAMP_CR1_ITAMP3E_Pos (18U) +#define TAMP_CR1_ITAMP3E_Msk (0x1UL << TAMP_CR1_ITAMP3E_Pos) /*!< 0x00040000 */ +#define TAMP_CR1_ITAMP3E TAMP_CR1_ITAMP3E_Msk +#define TAMP_CR1_ITAMP4E_Pos (19U) +#define TAMP_CR1_ITAMP4E_Msk (0x1UL << TAMP_CR1_ITAMP4E_Pos) /*!< 0x00080000 */ +#define TAMP_CR1_ITAMP4E TAMP_CR1_ITAMP4E_Msk +#define TAMP_CR1_ITAMP5E_Pos (20U) +#define TAMP_CR1_ITAMP5E_Msk (0x1UL << TAMP_CR1_ITAMP5E_Pos) /*!< 0x00100000 */ +#define TAMP_CR1_ITAMP5E TAMP_CR1_ITAMP5E_Msk +#define TAMP_CR1_ITAMP6E_Pos (21U) +#define TAMP_CR1_ITAMP6E_Msk (0x1UL << TAMP_CR1_ITAMP6E_Pos) /*!< 0x00200000 */ +#define TAMP_CR1_ITAMP6E TAMP_CR1_ITAMP6E_Msk + +/******************** Bits definition for TAMP_CR2 register *****************/ +#define TAMP_CR2_TAMP1NOERASE_Pos (0U) +#define TAMP_CR2_TAMP1NOERASE_Msk (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos) /*!< 0x00000001 */ +#define TAMP_CR2_TAMP1NOERASE TAMP_CR2_TAMP1NOERASE_Msk +#define TAMP_CR2_TAMP2NOERASE_Pos (1U) +#define TAMP_CR2_TAMP2NOERASE_Msk (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos) /*!< 0x00000002 */ +#define TAMP_CR2_TAMP2NOERASE TAMP_CR2_TAMP2NOERASE_Msk +#define TAMP_CR2_TAMP1MSK_Pos (16U) +#define TAMP_CR2_TAMP1MSK_Msk (0x1UL << TAMP_CR2_TAMP1MSK_Pos) /*!< 0x00010000 */ +#define TAMP_CR2_TAMP1MSK TAMP_CR2_TAMP1MSK_Msk +#define TAMP_CR2_TAMP2MSK_Pos (17U) +#define TAMP_CR2_TAMP2MSK_Msk (0x1UL << TAMP_CR2_TAMP2MSK_Pos) /*!< 0x00020000 */ +#define TAMP_CR2_TAMP2MSK TAMP_CR2_TAMP2MSK_Msk +#define TAMP_CR2_TAMP1TRG_Pos (24U) +#define TAMP_CR2_TAMP1TRG_Msk (0x1UL << TAMP_CR2_TAMP1TRG_Pos) /*!< 0x01000000 */ +#define TAMP_CR2_TAMP1TRG TAMP_CR2_TAMP1TRG_Msk +#define TAMP_CR2_TAMP2TRG_Pos (25U) +#define TAMP_CR2_TAMP2TRG_Msk (0x1UL << TAMP_CR2_TAMP2TRG_Pos) /*!< 0x02000000 */ +#define TAMP_CR2_TAMP2TRG TAMP_CR2_TAMP2TRG_Msk + +/******************** Bits definition for TAMP_FLTCR register ***************/ +#define TAMP_FLTCR_TAMPFREQ_0 0x00000001U +#define TAMP_FLTCR_TAMPFREQ_1 0x00000002U +#define TAMP_FLTCR_TAMPFREQ_2 0x00000004U +#define TAMP_FLTCR_TAMPFREQ_Pos (0U) +#define TAMP_FLTCR_TAMPFREQ_Msk (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos) /*!< 0x00000007 */ +#define TAMP_FLTCR_TAMPFREQ TAMP_FLTCR_TAMPFREQ_Msk +#define TAMP_FLTCR_TAMPFLT_0 0x00000008U +#define TAMP_FLTCR_TAMPFLT_1 0x00000010U +#define TAMP_FLTCR_TAMPFLT_Pos (3U) +#define TAMP_FLTCR_TAMPFLT_Msk (0x3UL << TAMP_FLTCR_TAMPFLT_Pos) /*!< 0x00000018 */ +#define TAMP_FLTCR_TAMPFLT TAMP_FLTCR_TAMPFLT_Msk +#define TAMP_FLTCR_TAMPPRCH_0 0x00000020U +#define TAMP_FLTCR_TAMPPRCH_1 0x00000040U +#define TAMP_FLTCR_TAMPPRCH_Pos (5U) +#define TAMP_FLTCR_TAMPPRCH_Msk (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos) /*!< 0x00000060 */ +#define TAMP_FLTCR_TAMPPRCH TAMP_FLTCR_TAMPPRCH_Msk +#define TAMP_FLTCR_TAMPPUDIS_Pos (7U) +#define TAMP_FLTCR_TAMPPUDIS_Msk (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos) /*!< 0x00000080 */ +#define TAMP_FLTCR_TAMPPUDIS TAMP_FLTCR_TAMPPUDIS_Msk + +/******************** Bits definition for TAMP_IER register *****************/ +#define TAMP_IER_TAMP1IE_Pos (0U) +#define TAMP_IER_TAMP1IE_Msk (0x1UL << TAMP_IER_TAMP1IE_Pos) /*!< 0x00000001 */ +#define TAMP_IER_TAMP1IE TAMP_IER_TAMP1IE_Msk +#define TAMP_IER_TAMP2IE_Pos (1U) +#define TAMP_IER_TAMP2IE_Msk (0x1UL << TAMP_IER_TAMP2IE_Pos) /*!< 0x00000002 */ +#define TAMP_IER_TAMP2IE TAMP_IER_TAMP2IE_Msk +#define TAMP_IER_ITAMP3IE_Pos (18U) +#define TAMP_IER_ITAMP3IE_Msk (0x1UL << TAMP_IER_ITAMP3IE_Pos) /*!< 0x00040000 */ +#define TAMP_IER_ITAMP3IE TAMP_IER_ITAMP3IE_Msk +#define TAMP_IER_ITAMP4IE_Pos (19U) +#define TAMP_IER_ITAMP4IE_Msk (0x1UL << TAMP_IER_ITAMP4IE_Pos) /*!< 0x00080000 */ +#define TAMP_IER_ITAMP4IE TAMP_IER_ITAMP4IE_Msk +#define TAMP_IER_ITAMP5IE_Pos (20U) +#define TAMP_IER_ITAMP5IE_Msk (0x1UL << TAMP_IER_ITAMP5IE_Pos) /*!< 0x00100000 */ +#define TAMP_IER_ITAMP5IE TAMP_IER_ITAMP5IE_Msk +#define TAMP_IER_ITAMP6IE_Pos (21U) +#define TAMP_IER_ITAMP6IE_Msk (0x1UL << TAMP_IER_ITAMP6IE_Pos) /*!< 0x00200000 */ +#define TAMP_IER_ITAMP6IE TAMP_IER_ITAMP6IE_Msk + +/******************** Bits definition for TAMP_SR register ******************/ +#define TAMP_SR_TAMP1F_Pos (0U) +#define TAMP_SR_TAMP1F_Msk (0x1UL << TAMP_SR_TAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SR_TAMP1F TAMP_SR_TAMP1F_Msk +#define TAMP_SR_TAMP2F_Pos (1U) +#define TAMP_SR_TAMP2F_Msk (0x1UL << TAMP_SR_TAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SR_TAMP2F TAMP_SR_TAMP2F_Msk +#define TAMP_SR_ITAMP3F_Pos (18U) +#define TAMP_SR_ITAMP3F_Msk (0x1UL << TAMP_SR_ITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SR_ITAMP3F TAMP_SR_ITAMP3F_Msk +#define TAMP_SR_ITAMP4F_Pos (19U) +#define TAMP_SR_ITAMP4F_Msk (0x1UL << TAMP_SR_ITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SR_ITAMP4F TAMP_SR_ITAMP4F_Msk +#define TAMP_SR_ITAMP5F_Pos (20U) +#define TAMP_SR_ITAMP5F_Msk (0x1UL << TAMP_SR_ITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SR_ITAMP5F TAMP_SR_ITAMP5F_Msk +#define TAMP_SR_ITAMP6F_Pos (21U) +#define TAMP_SR_ITAMP6F_Msk (0x1UL << TAMP_SR_ITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SR_ITAMP6F TAMP_SR_ITAMP6F_Msk + +/******************** Bits definition for TAMP_MISR register ****************/ +#define TAMP_MISR_TAMP1MF_Pos (0U) +#define TAMP_MISR_TAMP1MF_Msk (0x1UL << TAMP_MISR_TAMP1MF_Pos) /*!< 0x00000001 */ +#define TAMP_MISR_TAMP1MF TAMP_MISR_TAMP1MF_Msk +#define TAMP_MISR_TAMP2MF_Pos (1U) +#define TAMP_MISR_TAMP2MF_Msk (0x1UL << TAMP_MISR_TAMP2MF_Pos) /*!< 0x00000002 */ +#define TAMP_MISR_TAMP2MF TAMP_MISR_TAMP2MF_Msk +#define TAMP_MISR_ITAMP3MF_Pos (18U) +#define TAMP_MISR_ITAMP3MF_Msk (0x1UL << TAMP_MISR_ITAMP3MF_Pos) /*!< 0x00040000 */ +#define TAMP_MISR_ITAMP3MF TAMP_MISR_ITAMP3MF_Msk +#define TAMP_MISR_ITAMP4MF_Pos (19U) +#define TAMP_MISR_ITAMP4MF_Msk (0x1UL << TAMP_MISR_ITAMP4MF_Pos) /*!< 0x00080000 */ +#define TAMP_MISR_ITAMP4MF TAMP_MISR_ITAMP4MF_Msk +#define TAMP_MISR_ITAMP5MF_Pos (20U) +#define TAMP_MISR_ITAMP5MF_Msk (0x1UL << TAMP_MISR_ITAMP5MF_Pos) /*!< 0x00100000 */ +#define TAMP_MISR_ITAMP5MF TAMP_MISR_ITAMP5MF_Msk +#define TAMP_MISR_ITAMP6MF_Pos (21U) +#define TAMP_MISR_ITAMP6MF_Msk (0x1UL << TAMP_MISR_ITAMP6MF_Pos) /*!< 0x00200000 */ +#define TAMP_MISR_ITAMP6MF TAMP_MISR_ITAMP6MF_Msk + +/******************** Bits definition for TAMP_SCR register *****************/ +#define TAMP_SCR_CTAMP1F_Pos (0U) +#define TAMP_SCR_CTAMP1F_Msk (0x1UL << TAMP_SCR_CTAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SCR_CTAMP1F TAMP_SCR_CTAMP1F_Msk +#define TAMP_SCR_CTAMP2F_Pos (1U) +#define TAMP_SCR_CTAMP2F_Msk (0x1UL << TAMP_SCR_CTAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SCR_CTAMP2F TAMP_SCR_CTAMP2F_Msk +#define TAMP_SCR_CITAMP3F_Pos (18U) +#define TAMP_SCR_CITAMP3F_Msk (0x1UL << TAMP_SCR_CITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SCR_CITAMP3F TAMP_SCR_CITAMP3F_Msk +#define TAMP_SCR_CITAMP4F_Pos (19U) +#define TAMP_SCR_CITAMP4F_Msk (0x1UL << TAMP_SCR_CITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SCR_CITAMP4F TAMP_SCR_CITAMP4F_Msk +#define TAMP_SCR_CITAMP5F_Pos (20U) +#define TAMP_SCR_CITAMP5F_Msk (0x1UL << TAMP_SCR_CITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SCR_CITAMP5F TAMP_SCR_CITAMP5F_Msk +#define TAMP_SCR_CITAMP6F_Pos (21U) +#define TAMP_SCR_CITAMP6F_Msk (0x1UL << TAMP_SCR_CITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SCR_CITAMP6F TAMP_SCR_CITAMP6F_Msk + +/******************** Bits definition for TAMP_BKP0R register ***************/ +#define TAMP_BKP0R_Pos (0U) +#define TAMP_BKP0R_Msk (0xFFFFFFFFUL << TAMP_BKP0R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP0R TAMP_BKP0R_Msk + +/******************** Bits definition for TAMP_BKP1R register ***************/ +#define TAMP_BKP1R_Pos (0U) +#define TAMP_BKP1R_Msk (0xFFFFFFFFUL << TAMP_BKP1R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP1R TAMP_BKP1R_Msk + +/******************** Bits definition for TAMP_BKP2R register ***************/ +#define TAMP_BKP2R_Pos (0U) +#define TAMP_BKP2R_Msk (0xFFFFFFFFUL << TAMP_BKP2R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP2R TAMP_BKP2R_Msk + +/******************** Bits definition for TAMP_BKP3R register ***************/ +#define TAMP_BKP3R_Pos (0U) +#define TAMP_BKP3R_Msk (0xFFFFFFFFUL << TAMP_BKP3R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP3R TAMP_BKP3R_Msk + +/******************** Bits definition for TAMP_BKP4R register ***************/ +#define TAMP_BKP4R_Pos (0U) +#define TAMP_BKP4R_Msk (0xFFFFFFFFUL << TAMP_BKP4R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP4R TAMP_BKP4R_Msk + +/******************************************************************************/ +/* */ +/* Serial Peripheral Interface (SPI) */ +/* */ +/******************************************************************************/ +/* + * @brief Specific device feature definitions (not present on all devices in the STM32G0 series) + */ +#define SPI_I2S_SUPPORT /*!< I2S support */ + +/******************* Bit definition for SPI_CR1 register ********************/ +#define SPI_CR1_CPHA_Pos (0U) +#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */ +#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*! exti[21] interrupt */ +#define SYSCFG_ITLINE2_SR_RTC_Pos (1U) +#define SYSCFG_ITLINE2_SR_RTC_Msk (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE2_SR_RTC SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos (0U) +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC SYSCFG_ITLINE3_SR_FLASH_ECC_Msk /*!< Flash ITF ECC interrupt */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos (1U) +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF SYSCFG_ITLINE3_SR_FLASH_ITF_Msk /*!< FLASH ITF interrupt */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos (0U) +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL SYSCFG_ITLINE4_SR_CLK_CTRL_Msk /*!< RCC interrupt */ +#define SYSCFG_ITLINE5_SR_EXTI0_Pos (0U) +#define SYSCFG_ITLINE5_SR_EXTI0_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE5_SR_EXTI0 SYSCFG_ITLINE5_SR_EXTI0_Msk /*!< External Interrupt 0 */ +#define SYSCFG_ITLINE5_SR_EXTI1_Pos (1U) +#define SYSCFG_ITLINE5_SR_EXTI1_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE5_SR_EXTI1 SYSCFG_ITLINE5_SR_EXTI1_Msk /*!< External Interrupt 1 */ +#define SYSCFG_ITLINE6_SR_EXTI2_Pos (0U) +#define SYSCFG_ITLINE6_SR_EXTI2_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE6_SR_EXTI2 SYSCFG_ITLINE6_SR_EXTI2_Msk /*!< External Interrupt 2 */ +#define SYSCFG_ITLINE6_SR_EXTI3_Pos (1U) +#define SYSCFG_ITLINE6_SR_EXTI3_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE6_SR_EXTI3 SYSCFG_ITLINE6_SR_EXTI3_Msk /*!< External Interrupt 3 */ +#define SYSCFG_ITLINE7_SR_EXTI4_Pos (0U) +#define SYSCFG_ITLINE7_SR_EXTI4_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE7_SR_EXTI4 SYSCFG_ITLINE7_SR_EXTI4_Msk /*!< External Interrupt 4 */ +#define SYSCFG_ITLINE7_SR_EXTI5_Pos (1U) +#define SYSCFG_ITLINE7_SR_EXTI5_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE7_SR_EXTI5 SYSCFG_ITLINE7_SR_EXTI5_Msk /*!< External Interrupt 5 */ +#define SYSCFG_ITLINE7_SR_EXTI6_Pos (2U) +#define SYSCFG_ITLINE7_SR_EXTI6_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE7_SR_EXTI6 SYSCFG_ITLINE7_SR_EXTI6_Msk /*!< External Interrupt 6 */ +#define SYSCFG_ITLINE7_SR_EXTI7_Pos (3U) +#define SYSCFG_ITLINE7_SR_EXTI7_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE7_SR_EXTI7 SYSCFG_ITLINE7_SR_EXTI7_Msk /*!< External Interrupt 7 */ +#define SYSCFG_ITLINE7_SR_EXTI8_Pos (4U) +#define SYSCFG_ITLINE7_SR_EXTI8_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE7_SR_EXTI8 SYSCFG_ITLINE7_SR_EXTI8_Msk /*!< External Interrupt 8 */ +#define SYSCFG_ITLINE7_SR_EXTI9_Pos (5U) +#define SYSCFG_ITLINE7_SR_EXTI9_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */ +#define SYSCFG_ITLINE7_SR_EXTI9 SYSCFG_ITLINE7_SR_EXTI9_Msk /*!< External Interrupt 9 */ +#define SYSCFG_ITLINE7_SR_EXTI10_Pos (6U) +#define SYSCFG_ITLINE7_SR_EXTI10_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */ +#define SYSCFG_ITLINE7_SR_EXTI10 SYSCFG_ITLINE7_SR_EXTI10_Msk /*!< External Interrupt 10 */ +#define SYSCFG_ITLINE7_SR_EXTI11_Pos (7U) +#define SYSCFG_ITLINE7_SR_EXTI11_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */ +#define SYSCFG_ITLINE7_SR_EXTI11 SYSCFG_ITLINE7_SR_EXTI11_Msk /*!< External Interrupt 11 */ +#define SYSCFG_ITLINE7_SR_EXTI12_Pos (8U) +#define SYSCFG_ITLINE7_SR_EXTI12_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */ +#define SYSCFG_ITLINE7_SR_EXTI12 SYSCFG_ITLINE7_SR_EXTI12_Msk /*!< External Interrupt 12 */ +#define SYSCFG_ITLINE7_SR_EXTI13_Pos (9U) +#define SYSCFG_ITLINE7_SR_EXTI13_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */ +#define SYSCFG_ITLINE7_SR_EXTI13 SYSCFG_ITLINE7_SR_EXTI13_Msk /*!< External Interrupt 13 */ +#define SYSCFG_ITLINE7_SR_EXTI14_Pos (10U) +#define SYSCFG_ITLINE7_SR_EXTI14_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */ +#define SYSCFG_ITLINE7_SR_EXTI14 SYSCFG_ITLINE7_SR_EXTI14_Msk /*!< External Interrupt 14 */ +#define SYSCFG_ITLINE7_SR_EXTI15_Pos (11U) +#define SYSCFG_ITLINE7_SR_EXTI15_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */ +#define SYSCFG_ITLINE7_SR_EXTI15 SYSCFG_ITLINE7_SR_EXTI15_Msk /*!< External Interrupt 15 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos (0U) +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1 SYSCFG_ITLINE9_SR_DMA1_CH1_Msk /*!< DMA1 Channel 1 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos (0U) +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2 SYSCFG_ITLINE10_SR_DMA1_CH2_Msk /*!< DMA1 Channel 2 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos (1U) +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3 SYSCFG_ITLINE10_SR_DMA1_CH3_Msk /*!< DMA2 Channel 3 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos (0U) +#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE11_SR_DMAMUX1 SYSCFG_ITLINE11_SR_DMAMUX1_Msk /*!< DMAMUX Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4 SYSCFG_ITLINE11_SR_DMA1_CH4_Msk /*!< DMA1 Channel 4 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos (2U) +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5 SYSCFG_ITLINE11_SR_DMA1_CH5_Msk /*!< DMA1 Channel 5 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos (3U) +#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6 SYSCFG_ITLINE11_SR_DMA1_CH6_Msk /*!< DMA1 Channel 6 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos (4U) +#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7 SYSCFG_ITLINE11_SR_DMA1_CH7_Msk /*!< DMA1 Channel 7 Interrupt */ +#define SYSCFG_ITLINE12_SR_ADC_Pos (0U) +#define SYSCFG_ITLINE12_SR_ADC_Msk (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE12_SR_ADC SYSCFG_ITLINE12_SR_ADC_Msk /*!< ADC Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos (0U) +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU SYSCFG_ITLINE13_SR_TIM1_CCU_Msk /*!< TIM1 CCU Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos (1U) +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG SYSCFG_ITLINE13_SR_TIM1_TRG_Msk /*!< TIM1 TRG Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos (2U) +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD SYSCFG_ITLINE13_SR_TIM1_UPD_Msk /*!< TIM1 UPD Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos (3U) +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK SYSCFG_ITLINE13_SR_TIM1_BRK_Msk /*!< TIM1 BRK Interrupt */ +#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos (0U) +#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE14_SR_TIM1_CC SYSCFG_ITLINE14_SR_TIM1_CC_Msk /*!< TIM1 CC Interrupt */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos (0U) +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB SYSCFG_ITLINE16_SR_TIM3_GLB_Msk /*!< TIM3 GLB Interrupt */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos (0U) +#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk (0x1UL << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB SYSCFG_ITLINE17_SR_TIM6_GLB_Msk /*!< TIM6 GLB Interrupt */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos (0U) +#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk (0x1UL << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB SYSCFG_ITLINE18_SR_TIM7_GLB_Msk /*!< TIM7 GLB Interrupt */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos (0U) +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos (0U) +#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk (0x1UL << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /*!< TIM15 GLB Interrupt */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos (0U) +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos (0U) +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos (0U) +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB SYSCFG_ITLINE23_SR_I2C1_GLB_Msk /*!< I2C1 GLB Interrupt -> exti[23] */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos (0U) +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB SYSCFG_ITLINE24_SR_I2C2_GLB_Msk /*!< I2C2 GLB Interrupt -> exti[22]*/ +#define SYSCFG_ITLINE25_SR_SPI1_Pos (0U) +#define SYSCFG_ITLINE25_SR_SPI1_Msk (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE25_SR_SPI1 SYSCFG_ITLINE25_SR_SPI1_Msk /*!< SPI1 Interrupt */ +#define SYSCFG_ITLINE26_SR_SPI2_Pos (0U) +#define SYSCFG_ITLINE26_SR_SPI2_Msk (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE26_SR_SPI2 SYSCFG_ITLINE26_SR_SPI2_Msk /*!< SPI2 Interrupt */ +#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos (0U) +#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE27_SR_USART1_GLB SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */ +#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos (0U) +#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE28_SR_USART2_GLB SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */ + +/******************************************************************************/ +/* */ +/* TIM */ +/* */ +/******************************************************************************/ +/******************* Bit definition for TIM_CR1 register ********************/ +#define TIM_CR1_CEN_Pos (0U) +#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */ +#define TIM_CR1_CEN TIM_CR1_CEN_Msk /*! + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ +typedef struct +{ + __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR1; /*!< ADC configuration register 1, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR; /*!< ADC sampling time register, Address offset: 0x14 */ + uint32_t RESERVED1; /*!< Reserved, 0x18 */ + uint32_t RESERVED2; /*!< Reserved, 0x1C */ + __IO uint32_t AWD1TR; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ + __IO uint32_t AWD2TR; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */ + __IO uint32_t CHSELR; /*!< ADC group regular sequencer register, Address offset: 0x28 */ + __IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x2C */ + uint32_t RESERVED3[4]; /*!< Reserved, 0x30 - 0x3C */ + __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ + uint32_t RESERVED4[23];/*!< Reserved, 0x44 - 0x9C */ + __IO uint32_t AWD2CR; /*!< ADC analog watchdog 2 configuration register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 configuration register, Address offset: 0xA4 */ + uint32_t RESERVED5[3]; /*!< Reserved, 0xA8 - 0xB0 */ + __IO uint32_t CALFACT; /*!< ADC Calibration factor register, Address offset: 0xB4 */ +} ADC_TypeDef; + +typedef struct +{ + __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ +} ADC_Common_TypeDef; + +/* Legacy registers naming */ +#define TR1 AWD1TR +#define TR2 AWD2TR +#define TR3 AWD3TR + + + +/** + * @brief Comparator + */ +typedef struct +{ + __IO uint32_t CSR; /*!< COMP control and status register, Address offset: 0x00 */ +} COMP_TypeDef; + +typedef struct +{ + __IO uint32_t CSR_ODD; /*!< COMP control and status register located in register of comparator instance odd, used for bits common to several COMP instances, Address offset: 0x00 */ + __IO uint32_t CSR_EVEN; /*!< COMP control and status register located in register of comparator instance even, used for bits common to several COMP instances, Address offset: 0x04 */ +} COMP_Common_TypeDef; + +/** + * @brief CRC calculation unit + */ +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED1; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + +/** + * @brief Digital to Analog Converter + */ +typedef struct +{ + __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */ + __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */ + __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */ + __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */ + __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */ + __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */ + __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */ + __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */ + __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */ + __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */ + __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */ + __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */ + __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */ + __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */ + __IO uint32_t CCR; /*!< DAC calibration control register, Address offset: 0x38 */ + __IO uint32_t MCR; /*!< DAC mode control register, Address offset: 0x3C */ + __IO uint32_t SHSR1; /*!< DAC Sample and Hold sample time register 1, Address offset: 0x40 */ + __IO uint32_t SHSR2; /*!< DAC Sample and Hold sample time register 2, Address offset: 0x44 */ + __IO uint32_t SHHR; /*!< DAC Sample and Hold hold time register, Address offset: 0x48 */ + __IO uint32_t SHRR; /*!< DAC Sample and Hold refresh time register, Address offset: 0x4C */ +} DAC_TypeDef; + +/** + * @brief Debug MCU + */ +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug configuration register, Address offset: 0x04 */ + __IO uint32_t APBFZ1; /*!< Debug APB freeze register 1, Address offset: 0x08 */ + __IO uint32_t APBFZ2; /*!< Debug APB freeze register 2, Address offset: 0x0C */ +} DBG_TypeDef; + +/** + * @brief DMA Controller + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} DMA_TypeDef; + +/** + * @brief DMA Multiplexer + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register Address offset: 0x0004 * (channel x) */ +}DMAMUX_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< DMA Channel Status Register Address offset: 0x0080 */ + __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register Address offset: 0x0084 */ +}DMAMUX_ChannelStatus_TypeDef; + +typedef struct +{ + __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register Address offset: 0x0100 + 0x0004 * (Req Gen x) */ +}DMAMUX_RequestGen_TypeDef; + +typedef struct +{ + __IO uint32_t RGSR; /*!< DMA Request Generator Status Register Address offset: 0x0140 */ + __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register Address offset: 0x0144 */ +}DMAMUX_RequestGenStatus_TypeDef; + +/** + * @brief Asynch Interrupt/Event Controller (EXTI) + */ +typedef struct +{ + __IO uint32_t RTSR1; /*!< EXTI Rising Trigger Selection Register 1, Address offset: 0x00 */ + __IO uint32_t FTSR1; /*!< EXTI Falling Trigger Selection Register 1, Address offset: 0x04 */ + __IO uint32_t SWIER1; /*!< EXTI Software Interrupt event Register 1, Address offset: 0x08 */ + __IO uint32_t RPR1; /*!< EXTI Rising Pending Register 1, Address offset: 0x0C */ + __IO uint32_t FPR1; /*!< EXTI Falling Pending Register 1, Address offset: 0x10 */ + uint32_t RESERVED1[3]; /*!< Reserved 1, 0x14 -- 0x1C */ + uint32_t RESERVED2[5]; /*!< Reserved 2, 0x20 -- 0x30 */ + uint32_t RESERVED3[11]; /*!< Reserved 3, 0x34 -- 0x5C */ + __IO uint32_t EXTICR[4]; /*!< EXTI External Interrupt Configuration Register, 0x60 -- 0x6C */ + uint32_t RESERVED4[4]; /*!< Reserved 4, 0x70 -- 0x7C */ + __IO uint32_t IMR1; /*!< EXTI Interrupt Mask Register 1, Address offset: 0x80 */ + __IO uint32_t EMR1; /*!< EXTI Event Mask Register 1, Address offset: 0x84 */ +} EXTI_TypeDef; + +/** + * @brief FLASH Registers + */ +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH Access Control register, Address offset: 0x00 */ + uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x04 */ + __IO uint32_t KEYR; /*!< FLASH Key register, Address offset: 0x08 */ + __IO uint32_t OPTKEYR; /*!< FLASH Option Key register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< FLASH Status register, Address offset: 0x10 */ + __IO uint32_t CR; /*!< FLASH Control register, Address offset: 0x14 */ + __IO uint32_t ECCR; /*!< FLASH ECC register, Address offset: 0x18 */ + uint32_t RESERVED2; /*!< Reserved2, Address offset: 0x1C */ + __IO uint32_t OPTR; /*!< FLASH Option register, Address offset: 0x20 */ + __IO uint32_t PCROP1ASR; /*!< FLASH Bank PCROP area A Start address register, Address offset: 0x24 */ + __IO uint32_t PCROP1AER; /*!< FLASH Bank PCROP area A End address register, Address offset: 0x28 */ + __IO uint32_t WRP1AR; /*!< FLASH Bank WRP area A address register, Address offset: 0x2C */ + __IO uint32_t WRP1BR; /*!< FLASH Bank WRP area B address register, Address offset: 0x30 */ + __IO uint32_t PCROP1BSR; /*!< FLASH Bank PCROP area B Start address register, Address offset: 0x34 */ + __IO uint32_t PCROP1BER; /*!< FLASH Bank PCROP area B End address register, Address offset: 0x38 */ + uint32_t RESERVED8[17];/*!< Reserved8, Address offset: 0x3C--0x7C */ + __IO uint32_t SECR; /*!< FLASH security register , Address offset: 0x80 */ +} FLASH_TypeDef; + +/** + * @brief General Purpose I/O + */ +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ + __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */ +} GPIO_TypeDef; + + +/** + * @brief Inter-integrated Circuit Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + +/** + * @brief LPTIMER + */ +typedef struct +{ + __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ + __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ + __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ + __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ + __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ + __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ + __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ + __IO uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x20 */ + __IO uint32_t CFGR2; /*!< LPTIM Option register, Address offset: 0x24 */ +} LPTIM_TypeDef; + + +/** + * @brief Power Control + */ +typedef struct +{ + __IO uint32_t CR1; /*!< PWR Power Control Register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< PWR Power Control Register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< PWR Power Control Register 3, Address offset: 0x08 */ + __IO uint32_t CR4; /*!< PWR Power Control Register 4, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< PWR Power Status Register 1, Address offset: 0x10 */ + __IO uint32_t SR2; /*!< PWR Power Status Register 2, Address offset: 0x14 */ + __IO uint32_t SCR; /*!< PWR Power Status Clear Register, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t PUCRA; /*!< PWR Pull-Up Control Register of port A, Address offset: 0x20 */ + __IO uint32_t PDCRA; /*!< PWR Pull-Down Control Register of port A, Address offset: 0x24 */ + __IO uint32_t PUCRB; /*!< PWR Pull-Up Control Register of port B, Address offset: 0x28 */ + __IO uint32_t PDCRB; /*!< PWR Pull-Down Control Register of port B, Address offset: 0x2C */ + __IO uint32_t PUCRC; /*!< PWR Pull-Up Control Register of port C, Address offset: 0x30 */ + __IO uint32_t PDCRC; /*!< PWR Pull-Down Control Register of port C, Address offset: 0x34 */ + __IO uint32_t PUCRD; /*!< PWR Pull-Up Control Register of port D, Address offset: 0x38 */ + __IO uint32_t PDCRD; /*!< PWR Pull-Down Control Register of port D, Address offset: 0x3C */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x40 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: 0x44 */ + __IO uint32_t PUCRF; /*!< PWR Pull-Up Control Register of port F, Address offset: 0x48 */ + __IO uint32_t PDCRF; /*!< PWR Pull-Down Control Register of port F, Address offset: 0x4C */ +} PWR_TypeDef; + +/** + * @brief Reset and Clock Control + */ +typedef struct +{ + __IO uint32_t CR; /*!< RCC Clock Sources Control Register, Address offset: 0x00 */ + __IO uint32_t ICSCR; /*!< RCC Internal Clock Sources Calibration Register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC Regulated Domain Clocks Configuration Register, Address offset: 0x08 */ + __IO uint32_t PLLCFGR; /*!< RCC System PLL configuration Register, Address offset: 0x0C */ + __IO uint32_t RESERVED0; /*!< Reserved, Address offset: 0x10 */ + __IO uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */ + __IO uint32_t CIER; /*!< RCC Clock Interrupt Enable Register, Address offset: 0x18 */ + __IO uint32_t CIFR; /*!< RCC Clock Interrupt Flag Register, Address offset: 0x1C */ + __IO uint32_t CICR; /*!< RCC Clock Interrupt Clear Register, Address offset: 0x20 */ + __IO uint32_t IOPRSTR; /*!< RCC IO port reset register, Address offset: 0x24 */ + __IO uint32_t AHBRSTR; /*!< RCC AHB peripherals reset register, Address offset: 0x28 */ + __IO uint32_t APBRSTR1; /*!< RCC APB peripherals reset register 1, Address offset: 0x2C */ + __IO uint32_t APBRSTR2; /*!< RCC APB peripherals reset register 2, Address offset: 0x30 */ + __IO uint32_t IOPENR; /*!< RCC IO port enable register, Address offset: 0x34 */ + __IO uint32_t AHBENR; /*!< RCC AHB peripherals clock enable register, Address offset: 0x38 */ + __IO uint32_t APBENR1; /*!< RCC APB peripherals clock enable register1, Address offset: 0x3C */ + __IO uint32_t APBENR2; /*!< RCC APB peripherals clock enable register2, Address offset: 0x40 */ + __IO uint32_t IOPSMENR; /*!< RCC IO port clocks enable in sleep mode register, Address offset: 0x44 */ + __IO uint32_t AHBSMENR; /*!< RCC AHB peripheral clocks enable in sleep mode register, Address offset: 0x48 */ + __IO uint32_t APBSMENR1; /*!< RCC APB peripheral clocks enable in sleep mode register1, Address offset: 0x4C */ + __IO uint32_t APBSMENR2; /*!< RCC APB peripheral clocks enable in sleep mode register2, Address offset: 0x50 */ + __IO uint32_t CCIPR; /*!< RCC Peripherals Independent Clocks Configuration Register, Address offset: 0x54 */ + __IO uint32_t RESERVED2; /*!< Reserved, Address offset: 0x58 */ + __IO uint32_t BDCR; /*!< RCC Backup Domain Control Register, Address offset: 0x5C */ + __IO uint32_t CSR; /*!< RCC Unregulated Domain Clock Control and Status Register, Address offset: 0x60 */ +} RCC_TypeDef; + +/** + * @brief Real-Time Clock + */ +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x08 */ + __IO uint32_t ICSR; /*!< RTC initialization control and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x18 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x1C */ + uint32_t RESERVED1; /*!< Reserved Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x1C */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x48 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x4C */ + __IO uint32_t SR; /*!< RTC Status register, Address offset: 0x50 */ + __IO uint32_t MISR; /*!< RTC Masked Interrupt Status register, Address offset: 0x54 */ + uint32_t RESERVED3; /*!< Reserved Address offset: 0x58 */ + __IO uint32_t SCR; /*!< RTC Status Clear register, Address offset: 0x5C */ + __IO uint32_t OR; /*!< RTC option register, Address offset: 0x60 */ +} RTC_TypeDef; + +/** + * @brief Tamper and backup registers + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TAMP configuration register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TAMP configuration register 2, Address offset: 0x04 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x08 */ + __IO uint32_t FLTCR; /*!< Reserved Address offset: 0x0C */ + uint32_t RESERVED1[7]; /*!< Reserved Address offset: 0x10 -- 0x28 */ + __IO uint32_t IER; /*!< TAMP Interrupt enable register, Address offset: 0x2C */ + __IO uint32_t SR; /*!< TAMP Status register, Address offset: 0x30 */ + __IO uint32_t MISR; /*!< TAMP Masked Interrupt Status register, Address offset: 0x34 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x38 */ + __IO uint32_t SCR; /*!< TAMP Status clear register, Address offset: 0x3C */ + uint32_t RESERVED3[48]; /*!< Reserved Address offset: 0x54 -- 0xFC */ + __IO uint32_t BKP0R; /*!< TAMP backup register 0, Address offset: 0x100 */ + __IO uint32_t BKP1R; /*!< TAMP backup register 1, Address offset: 0x104 */ + __IO uint32_t BKP2R; /*!< TAMP backup register 2, Address offset: 0x108 */ + __IO uint32_t BKP3R; /*!< TAMP backup register 3, Address offset: 0x10C */ + __IO uint32_t BKP4R; /*!< TAMP backup register 4, Address offset: 0x110 */ +} TAMP_TypeDef; + + /** + * @brief Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< SPI Control register 1 (not used in I2S mode), Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ + __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ + __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ + __IO uint32_t RXCRCR; /*!< SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 */ + __IO uint32_t TXCRCR; /*!< SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 */ + __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ + __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ +} SPI_TypeDef; + +/** + * @brief System configuration controller + */ +typedef struct +{ + __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */ + uint32_t RESERVED0[5]; /*!< Reserved, 0x04 --0x14 */ + __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x18 */ + uint32_t RESERVED1[25]; /*!< Reserved 0x1C */ + __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register, Address offset: 0x80 */ +} SYSCFG_TypeDef; + +/** + * @brief TIM + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + __IO uint32_t OR1; /*!< TIM option register, Address offset: 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t AF1; /*!< TIM alternate function register 1, Address offset: 0x60 */ + __IO uint32_t AF2; /*!< TIM alternate function register 2, Address offset: 0x64 */ + __IO uint32_t TISEL; /*!< TIM Input Selection register, Address offset: 0x68 */ +} TIM_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + __IO uint32_t PRESC; /*!< USART Prescaler register, Address offset: 0x2C */ +} USART_TypeDef; + +/** + * @brief VREFBUF + */ +typedef struct +{ + __IO uint32_t CSR; /*!< VREFBUF control and status register, Address offset: 0x00 */ + __IO uint32_t CCR; /*!< VREFBUF calibration and control register, Address offset: 0x04 */ +} VREFBUF_TypeDef; + +/** + * @brief Window WATCHDOG + */ +typedef struct +{ + __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ + __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ +} WWDG_TypeDef; + + +/** + * @} + */ + +/** @addtogroup Peripheral_memory_map + * @{ + */ +#define FLASH_BASE (0x08000000UL) /*!< FLASH base address */ +#define SRAM_BASE (0x20000000UL) /*!< SRAM base address */ +#define PERIPH_BASE (0x40000000UL) /*!< Peripheral base address */ +#define IOPORT_BASE (0x50000000UL) /*!< IOPORT base address */ +#define SRAM_SIZE_MAX (0x00004000UL) /*!< maximum SRAM size (up to 16 KBytes) */ + +#define FLASH_SIZE (((*((uint32_t *)FLASHSIZE_BASE)) & (0x007FU)) << 10U) + +/*!< Peripheral memory map */ +#define APBPERIPH_BASE (PERIPH_BASE) +#define AHBPERIPH_BASE (PERIPH_BASE + 0x00020000UL) + +/*!< APB peripherals */ + +#define TIM2_BASE (APBPERIPH_BASE + 0UL) +#define TIM3_BASE (APBPERIPH_BASE + 0x00000400UL) +#define TIM6_BASE (APBPERIPH_BASE + 0x00001000UL) +#define TIM7_BASE (APBPERIPH_BASE + 0x00001400UL) +#define TIM14_BASE (APBPERIPH_BASE + 0x00002000UL) +#define RTC_BASE (APBPERIPH_BASE + 0x00002800UL) +#define WWDG_BASE (APBPERIPH_BASE + 0x00002C00UL) +#define IWDG_BASE (APBPERIPH_BASE + 0x00003000UL) +#define SPI2_BASE (APBPERIPH_BASE + 0x00003800UL) +#define USART2_BASE (APBPERIPH_BASE + 0x00004400UL) +#define I2C1_BASE (APBPERIPH_BASE + 0x00005400UL) +#define I2C2_BASE (APBPERIPH_BASE + 0x00005800UL) +#define PWR_BASE (APBPERIPH_BASE + 0x00007000UL) +#define DAC1_BASE (APBPERIPH_BASE + 0x00007400UL) +#define DAC_BASE (APBPERIPH_BASE + 0x00007400UL) /* Kept for legacy purpose */ +#define LPTIM1_BASE (APBPERIPH_BASE + 0x00007C00UL) +#define LPUART1_BASE (APBPERIPH_BASE + 0x00008000UL) +#define LPTIM2_BASE (APBPERIPH_BASE + 0x00009400UL) +#define TAMP_BASE (APBPERIPH_BASE + 0x0000B000UL) +#define SYSCFG_BASE (APBPERIPH_BASE + 0x00010000UL) +#define VREFBUF_BASE (APBPERIPH_BASE + 0x00010030UL) +#define COMP1_BASE (SYSCFG_BASE + 0x0200UL) +#define COMP2_BASE (SYSCFG_BASE + 0x0204UL) +#define ADC1_BASE (APBPERIPH_BASE + 0x00012400UL) +#define ADC1_COMMON_BASE (APBPERIPH_BASE + 0x00012708UL) +#define ADC_BASE (ADC1_COMMON_BASE) /* Kept for legacy purpose */ +#define TIM1_BASE (APBPERIPH_BASE + 0x00012C00UL) +#define SPI1_BASE (APBPERIPH_BASE + 0x00013000UL) +#define USART1_BASE (APBPERIPH_BASE + 0x00013800UL) +#define TIM15_BASE (APBPERIPH_BASE + 0x00014000UL) +#define TIM16_BASE (APBPERIPH_BASE + 0x00014400UL) +#define TIM17_BASE (APBPERIPH_BASE + 0x00014800UL) +#define DBG_BASE (APBPERIPH_BASE + 0x00015800UL) + + +/*!< AHB peripherals */ +#define DMA1_BASE (AHBPERIPH_BASE) +#define DMAMUX1_BASE (AHBPERIPH_BASE + 0x00000800UL) +#define RCC_BASE (AHBPERIPH_BASE + 0x00001000UL) +#define EXTI_BASE (AHBPERIPH_BASE + 0x00001800UL) +#define FLASH_R_BASE (AHBPERIPH_BASE + 0x00002000UL) +#define CRC_BASE (AHBPERIPH_BASE + 0x00003000UL) + + +#define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) +#define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) +#define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) +#define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) +#define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) +#define DMA1_Channel6_BASE (DMA1_BASE + 0x0000006CUL) +#define DMA1_Channel7_BASE (DMA1_BASE + 0x00000080UL) + +#define DMAMUX1_Channel0_BASE (DMAMUX1_BASE) +#define DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x00000004UL) +#define DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x00000008UL) +#define DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x0000000CUL) +#define DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x00000010UL) +#define DMAMUX1_Channel5_BASE (DMAMUX1_BASE + 0x00000014UL) +#define DMAMUX1_Channel6_BASE (DMAMUX1_BASE + 0x00000018UL) + +#define DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x00000100UL) +#define DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x00000104UL) +#define DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x00000108UL) +#define DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x0000010CUL) + +#define DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x00000080UL) +#define DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x00000140UL) + +/*!< IOPORT */ +#define GPIOA_BASE (IOPORT_BASE + 0x00000000UL) +#define GPIOB_BASE (IOPORT_BASE + 0x00000400UL) +#define GPIOC_BASE (IOPORT_BASE + 0x00000800UL) +#define GPIOD_BASE (IOPORT_BASE + 0x00000C00UL) +#define GPIOF_BASE (IOPORT_BASE + 0x00001400UL) + +/*!< Device Electronic Signature */ +#define PACKAGE_BASE (0x1FFF7500UL) /*!< Package data register base address */ +#define UID_BASE (0x1FFF7590UL) /*!< Unique device ID register base address */ +#define FLASHSIZE_BASE (0x1FFF75E0UL) /*!< Flash size data register base address */ + +/** + * @} + */ + +/** @addtogroup Peripheral_declaration + * @{ + */ +#define TIM2 ((TIM_TypeDef *) TIM2_BASE) +#define TIM3 ((TIM_TypeDef *) TIM3_BASE) +#define TIM6 ((TIM_TypeDef *) TIM6_BASE) +#define TIM7 ((TIM_TypeDef *) TIM7_BASE) +#define TIM14 ((TIM_TypeDef *) TIM14_BASE) +#define RTC ((RTC_TypeDef *) RTC_BASE) +#define TAMP ((TAMP_TypeDef *) TAMP_BASE) +#define WWDG ((WWDG_TypeDef *) WWDG_BASE) +#define IWDG ((IWDG_TypeDef *) IWDG_BASE) +#define SPI2 ((SPI_TypeDef *) SPI2_BASE) +#define USART2 ((USART_TypeDef *) USART2_BASE) +#define I2C1 ((I2C_TypeDef *) I2C1_BASE) +#define I2C2 ((I2C_TypeDef *) I2C2_BASE) +#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) +#define PWR ((PWR_TypeDef *) PWR_BASE) +#define RCC ((RCC_TypeDef *) RCC_BASE) +#define EXTI ((EXTI_TypeDef *) EXTI_BASE) +#define DAC1 ((DAC_TypeDef *) DAC1_BASE) +#define DAC ((DAC_TypeDef *) DAC_BASE) /* Kept for legacy purpose */ +#define LPUART1 ((USART_TypeDef *) LPUART1_BASE) +#define LPTIM2 ((LPTIM_TypeDef *) LPTIM2_BASE) +#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) +#define VREFBUF ((VREFBUF_TypeDef *) VREFBUF_BASE) +#define COMP1 ((COMP_TypeDef *) COMP1_BASE) +#define COMP2 ((COMP_TypeDef *) COMP2_BASE) +#define COMP12_COMMON ((COMP_Common_TypeDef *) COMP1_BASE) +#define TIM1 ((TIM_TypeDef *) TIM1_BASE) +#define SPI1 ((SPI_TypeDef *) SPI1_BASE) +#define USART1 ((USART_TypeDef *) USART1_BASE) +#define TIM15 ((TIM_TypeDef *) TIM15_BASE) +#define TIM16 ((TIM_TypeDef *) TIM16_BASE) +#define TIM17 ((TIM_TypeDef *) TIM17_BASE) +#define DMA1 ((DMA_TypeDef *) DMA1_BASE) +#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) +#define CRC ((CRC_TypeDef *) CRC_BASE) +#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) +#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) +#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) +#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) +#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE) +#define ADC1 ((ADC_TypeDef *) ADC1_BASE) +#define ADC1_COMMON ((ADC_Common_TypeDef *) ADC1_COMMON_BASE) +#define ADC (ADC1_COMMON) /* Kept for legacy purpose */ + + + +#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) +#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) +#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) +#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) +#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) +#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) +#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) +#define DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE) +#define DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE) +#define DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE) +#define DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE) +#define DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE) +#define DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE) +#define DMAMUX1_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE) +#define DMAMUX1_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE) + +#define DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE) +#define DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE) +#define DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE) +#define DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE) + +#define DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE) +#define DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE) + +#define DBG ((DBG_TypeDef *) DBG_BASE) + +/** + * @} + */ + +/** @addtogroup Exported_constants + * @{ + */ + + /** @addtogroup Hardware_Constant_Definition + * @{ + */ +#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */ + + /** + * @} + */ + + /** @addtogroup Peripheral_Registers_Bits_Definition + * @{ + */ + +/******************************************************************************/ +/* Peripheral Registers Bits Definition */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* Analog to Digital Converter (ADC) */ +/* */ +/******************************************************************************/ +/******************** Bit definition for ADC_ISR register *******************/ +#define ADC_ISR_ADRDY_Pos (0U) +#define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ +#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC ready flag */ +#define ADC_ISR_EOSMP_Pos (1U) +#define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ +#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< ADC group regular end of sampling flag */ +#define ADC_ISR_EOC_Pos (2U) +#define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ +#define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< ADC group regular end of unitary conversion flag */ +#define ADC_ISR_EOS_Pos (3U) +#define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) /*!< 0x00000008 */ +#define ADC_ISR_EOS ADC_ISR_EOS_Msk /*!< ADC group regular end of sequence conversions flag */ +#define ADC_ISR_OVR_Pos (4U) +#define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ +#define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< ADC group regular overrun flag */ +#define ADC_ISR_AWD1_Pos (7U) +#define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */ +#define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk /*!< ADC analog watchdog 1 flag */ +#define ADC_ISR_AWD2_Pos (8U) +#define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) /*!< 0x00000100 */ +#define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk /*!< ADC analog watchdog 2 flag */ +#define ADC_ISR_AWD3_Pos (9U) +#define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) /*!< 0x00000200 */ +#define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk /*!< ADC analog watchdog 3 flag */ +#define ADC_ISR_EOCAL_Pos (11U) +#define ADC_ISR_EOCAL_Msk (0x1UL << ADC_ISR_EOCAL_Pos) /*!< 0x00000800 */ +#define ADC_ISR_EOCAL ADC_ISR_EOCAL_Msk /*!< ADC end of calibration flag */ +#define ADC_ISR_CCRDY_Pos (13U) +#define ADC_ISR_CCRDY_Msk (0x1UL << ADC_ISR_CCRDY_Pos) /*!< 0x00002000 */ +#define ADC_ISR_CCRDY ADC_ISR_CCRDY_Msk /*!< ADC channel configuration ready flag */ + +/* Legacy defines */ +#define ADC_ISR_EOSEQ (ADC_ISR_EOS) + +/******************** Bit definition for ADC_IER register *******************/ +#define ADC_IER_ADRDYIE_Pos (0U) +#define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ +#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC ready interrupt */ +#define ADC_IER_EOSMPIE_Pos (1U) +#define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ +#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< ADC group regular end of sampling interrupt */ +#define ADC_IER_EOCIE_Pos (2U) +#define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ +#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< ADC group regular end of unitary conversion interrupt */ +#define ADC_IER_EOSIE_Pos (3U) +#define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) /*!< 0x00000008 */ +#define ADC_IER_EOSIE ADC_IER_EOSIE_Msk /*!< ADC group regular end of sequence conversions interrupt */ +#define ADC_IER_OVRIE_Pos (4U) +#define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ +#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< ADC group regular overrun interrupt */ +#define ADC_IER_AWD1IE_Pos (7U) +#define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) /*!< 0x00000080 */ +#define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk /*!< ADC analog watchdog 1 interrupt */ +#define ADC_IER_AWD2IE_Pos (8U) +#define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) /*!< 0x00000100 */ +#define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk /*!< ADC analog watchdog 2 interrupt */ +#define ADC_IER_AWD3IE_Pos (9U) +#define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) /*!< 0x00000200 */ +#define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk /*!< ADC analog watchdog 3 interrupt */ +#define ADC_IER_EOCALIE_Pos (11U) +#define ADC_IER_EOCALIE_Msk (0x1UL << ADC_IER_EOCALIE_Pos) /*!< 0x00000800 */ +#define ADC_IER_EOCALIE ADC_IER_EOCALIE_Msk /*!< ADC end of calibration interrupt */ +#define ADC_IER_CCRDYIE_Pos (13U) +#define ADC_IER_CCRDYIE_Msk (0x1UL << ADC_IER_CCRDYIE_Pos) /*!< 0x00002000 */ +#define ADC_IER_CCRDYIE ADC_IER_CCRDYIE_Msk /*!< ADC channel configuration ready interrupt */ + +/* Legacy defines */ +#define ADC_IER_EOSEQIE (ADC_IER_EOSIE) + +/******************** Bit definition for ADC_CR register ********************/ +#define ADC_CR_ADEN_Pos (0U) +#define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ +#define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable */ +#define ADC_CR_ADDIS_Pos (1U) +#define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ +#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable */ +#define ADC_CR_ADSTART_Pos (2U) +#define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ +#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC group regular conversion start */ +#define ADC_CR_ADSTP_Pos (4U) +#define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ +#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC group regular conversion stop */ +#define ADC_CR_ADVREGEN_Pos (28U) +#define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ +#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC voltage regulator enable */ +#define ADC_CR_ADCAL_Pos (31U) +#define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ +#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ + +/******************** Bit definition for ADC_CFGR1 register *****************/ +#define ADC_CFGR1_DMAEN_Pos (0U) +#define ADC_CFGR1_DMAEN_Msk (0x1UL << ADC_CFGR1_DMAEN_Pos) /*!< 0x00000001 */ +#define ADC_CFGR1_DMAEN ADC_CFGR1_DMAEN_Msk /*!< ADC DMA transfer enable */ +#define ADC_CFGR1_DMACFG_Pos (1U) +#define ADC_CFGR1_DMACFG_Msk (0x1UL << ADC_CFGR1_DMACFG_Pos) /*!< 0x00000002 */ +#define ADC_CFGR1_DMACFG ADC_CFGR1_DMACFG_Msk /*!< ADC DMA transfer configuration */ + +#define ADC_CFGR1_SCANDIR_Pos (2U) +#define ADC_CFGR1_SCANDIR_Msk (0x1UL << ADC_CFGR1_SCANDIR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR_Msk /*!< ADC group regular sequencer scan direction */ + +#define ADC_CFGR1_RES_Pos (3U) +#define ADC_CFGR1_RES_Msk (0x3UL << ADC_CFGR1_RES_Pos) /*!< 0x00000018 */ +#define ADC_CFGR1_RES ADC_CFGR1_RES_Msk /*!< ADC data resolution */ +#define ADC_CFGR1_RES_0 (0x1U << ADC_CFGR1_RES_Pos) /*!< 0x00000008 */ +#define ADC_CFGR1_RES_1 (0x2U << ADC_CFGR1_RES_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR1_ALIGN_Pos (5U) +#define ADC_CFGR1_ALIGN_Msk (0x1UL << ADC_CFGR1_ALIGN_Pos) /*!< 0x00000020 */ +#define ADC_CFGR1_ALIGN ADC_CFGR1_ALIGN_Msk /*!< ADC data alignment */ + +#define ADC_CFGR1_EXTSEL_Pos (6U) +#define ADC_CFGR1_EXTSEL_Msk (0x7UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x000001C0 */ +#define ADC_CFGR1_EXTSEL ADC_CFGR1_EXTSEL_Msk /*!< ADC group regular external trigger source */ +#define ADC_CFGR1_EXTSEL_0 (0x1UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000040 */ +#define ADC_CFGR1_EXTSEL_1 (0x2UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000080 */ +#define ADC_CFGR1_EXTSEL_2 (0x4UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR1_EXTEN_Pos (10U) +#define ADC_CFGR1_EXTEN_Msk (0x3UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000C00 */ +#define ADC_CFGR1_EXTEN ADC_CFGR1_EXTEN_Msk /*!< ADC group regular external trigger polarity */ +#define ADC_CFGR1_EXTEN_0 (0x1UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000400 */ +#define ADC_CFGR1_EXTEN_1 (0x2UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000800 */ + +#define ADC_CFGR1_OVRMOD_Pos (12U) +#define ADC_CFGR1_OVRMOD_Msk (0x1UL << ADC_CFGR1_OVRMOD_Pos) /*!< 0x00001000 */ +#define ADC_CFGR1_OVRMOD ADC_CFGR1_OVRMOD_Msk /*!< ADC group regular overrun configuration */ +#define ADC_CFGR1_CONT_Pos (13U) +#define ADC_CFGR1_CONT_Msk (0x1UL << ADC_CFGR1_CONT_Pos) /*!< 0x00002000 */ +#define ADC_CFGR1_CONT ADC_CFGR1_CONT_Msk /*!< ADC group regular continuous conversion mode */ +#define ADC_CFGR1_WAIT_Pos (14U) +#define ADC_CFGR1_WAIT_Msk (0x1UL << ADC_CFGR1_WAIT_Pos) /*!< 0x00004000 */ +#define ADC_CFGR1_WAIT ADC_CFGR1_WAIT_Msk /*!< ADC low power auto wait */ +#define ADC_CFGR1_AUTOFF_Pos (15U) +#define ADC_CFGR1_AUTOFF_Msk (0x1UL << ADC_CFGR1_AUTOFF_Pos) /*!< 0x00008000 */ +#define ADC_CFGR1_AUTOFF ADC_CFGR1_AUTOFF_Msk /*!< ADC low power auto power off */ +#define ADC_CFGR1_DISCEN_Pos (16U) +#define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */ +#define ADC_CFGR1_DISCEN ADC_CFGR1_DISCEN_Msk /*!< ADC group regular sequencer discontinuous mode */ +#define ADC_CFGR1_CHSELRMOD_Pos (21U) +#define ADC_CFGR1_CHSELRMOD_Msk (0x1UL << ADC_CFGR1_CHSELRMOD_Pos) /*!< 0x00200000 */ +#define ADC_CFGR1_CHSELRMOD ADC_CFGR1_CHSELRMOD_Msk /*!< ADC group regular sequencer mode */ + +#define ADC_CFGR1_AWD1SGL_Pos (22U) +#define ADC_CFGR1_AWD1SGL_Msk (0x1UL << ADC_CFGR1_AWD1SGL_Pos) /*!< 0x00400000 */ +#define ADC_CFGR1_AWD1SGL ADC_CFGR1_AWD1SGL_Msk /*!< ADC analog watchdog 1 monitoring a single channel or all channels */ +#define ADC_CFGR1_AWD1EN_Pos (23U) +#define ADC_CFGR1_AWD1EN_Msk (0x1UL << ADC_CFGR1_AWD1EN_Pos) /*!< 0x00800000 */ +#define ADC_CFGR1_AWD1EN ADC_CFGR1_AWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group regular */ + +#define ADC_CFGR1_AWD1CH_Pos (26U) +#define ADC_CFGR1_AWD1CH_Msk (0x1FUL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x7C000000 */ +#define ADC_CFGR1_AWD1CH ADC_CFGR1_AWD1CH_Msk /*!< ADC analog watchdog 1 monitored channel selection */ +#define ADC_CFGR1_AWD1CH_0 (0x01UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x04000000 */ +#define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ +#define ADC_CFGR1_AWD1CH_2 (0x04UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x10000000 */ +#define ADC_CFGR1_AWD1CH_3 (0x08UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x20000000 */ +#define ADC_CFGR1_AWD1CH_4 (0x10UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x40000000 */ + +/* Legacy defines */ +#define ADC_CFGR1_AUTDLY (ADC_CFGR1_WAIT) + +/******************** Bit definition for ADC_CFGR2 register *****************/ +#define ADC_CFGR2_OVSE_Pos (0U) +#define ADC_CFGR2_OVSE_Msk (0x1UL << ADC_CFGR2_OVSE_Pos) /*!< 0x00000001 */ +#define ADC_CFGR2_OVSE ADC_CFGR2_OVSE_Msk /*!< ADC oversampler enable on scope ADC group regular */ + +#define ADC_CFGR2_OVSR_Pos (2U) +#define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ +#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< ADC oversampling ratio */ +#define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ +#define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR2_OVSS_Pos (5U) +#define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ +#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< ADC oversampling shift */ +#define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ +#define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ +#define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ +#define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR2_TOVS_Pos (9U) +#define ADC_CFGR2_TOVS_Msk (0x1UL << ADC_CFGR2_TOVS_Pos) /*!< 0x00000200 */ +#define ADC_CFGR2_TOVS ADC_CFGR2_TOVS_Msk /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */ + +#define ADC_CFGR2_LFTRIG_Pos (29U) +#define ADC_CFGR2_LFTRIG_Msk (0x1UL << ADC_CFGR2_LFTRIG_Pos) /*!< 0x20000000 */ +#define ADC_CFGR2_LFTRIG ADC_CFGR2_LFTRIG_Msk /*!< ADC low frequency trigger mode */ + +#define ADC_CFGR2_CKMODE_Pos (30U) +#define ADC_CFGR2_CKMODE_Msk (0x3UL << ADC_CFGR2_CKMODE_Pos) /*!< 0xC0000000 */ +#define ADC_CFGR2_CKMODE ADC_CFGR2_CKMODE_Msk /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */ +#define ADC_CFGR2_CKMODE_1 (0x2UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x80000000 */ +#define ADC_CFGR2_CKMODE_0 (0x1UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x40000000 */ + +/******************** Bit definition for ADC_SMPR register ******************/ +#define ADC_SMPR_SMP1_Pos (0U) +#define ADC_SMPR_SMP1_Msk (0x7UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000007 */ +#define ADC_SMPR_SMP1 ADC_SMPR_SMP1_Msk /*!< ADC group of channels sampling time 1 */ +#define ADC_SMPR_SMP1_0 (0x1UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000001 */ +#define ADC_SMPR_SMP1_1 (0x2UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000002 */ +#define ADC_SMPR_SMP1_2 (0x4UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR_SMP2_Pos (4U) +#define ADC_SMPR_SMP2_Msk (0x7UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000070 */ +#define ADC_SMPR_SMP2 ADC_SMPR_SMP2_Msk /*!< ADC group of channels sampling time 2 */ +#define ADC_SMPR_SMP2_0 (0x1UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000010 */ +#define ADC_SMPR_SMP2_1 (0x2UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000020 */ +#define ADC_SMPR_SMP2_2 (0x4UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000040 */ + +#define ADC_SMPR_SMPSEL_Pos (8U) +#define ADC_SMPR_SMPSEL_Msk (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos) /*!< 0x07FFFF00 */ +#define ADC_SMPR_SMPSEL ADC_SMPR_SMPSEL_Msk /*!< ADC all channels sampling time selection */ +#define ADC_SMPR_SMPSEL0_Pos (8U) +#define ADC_SMPR_SMPSEL0_Msk (0x1UL << ADC_SMPR_SMPSEL0_Pos) /*!< 0x00000100 */ +#define ADC_SMPR_SMPSEL0 ADC_SMPR_SMPSEL0_Msk /*!< ADC channel 0 sampling time selection */ +#define ADC_SMPR_SMPSEL1_Pos (9U) +#define ADC_SMPR_SMPSEL1_Msk (0x1UL << ADC_SMPR_SMPSEL1_Pos) /*!< 0x00000200 */ +#define ADC_SMPR_SMPSEL1 ADC_SMPR_SMPSEL1_Msk /*!< ADC channel 1 sampling time selection */ +#define ADC_SMPR_SMPSEL2_Pos (10U) +#define ADC_SMPR_SMPSEL2_Msk (0x1UL << ADC_SMPR_SMPSEL2_Pos) /*!< 0x00000400 */ +#define ADC_SMPR_SMPSEL2 ADC_SMPR_SMPSEL2_Msk /*!< ADC channel 2 sampling time selection */ +#define ADC_SMPR_SMPSEL3_Pos (11U) +#define ADC_SMPR_SMPSEL3_Msk (0x1UL << ADC_SMPR_SMPSEL3_Pos) /*!< 0x00000800 */ +#define ADC_SMPR_SMPSEL3 ADC_SMPR_SMPSEL3_Msk /*!< ADC channel 3 sampling time selection */ +#define ADC_SMPR_SMPSEL4_Pos (12U) +#define ADC_SMPR_SMPSEL4_Msk (0x1UL << ADC_SMPR_SMPSEL4_Pos) /*!< 0x00001000 */ +#define ADC_SMPR_SMPSEL4 ADC_SMPR_SMPSEL4_Msk /*!< ADC channel 4 sampling time selection */ +#define ADC_SMPR_SMPSEL5_Pos (13U) +#define ADC_SMPR_SMPSEL5_Msk (0x1UL << ADC_SMPR_SMPSEL5_Pos) /*!< 0x00002000 */ +#define ADC_SMPR_SMPSEL5 ADC_SMPR_SMPSEL5_Msk /*!< ADC channel 5 sampling time selection */ +#define ADC_SMPR_SMPSEL6_Pos (14U) +#define ADC_SMPR_SMPSEL6_Msk (0x1UL << ADC_SMPR_SMPSEL6_Pos) /*!< 0x00004000 */ +#define ADC_SMPR_SMPSEL6 ADC_SMPR_SMPSEL6_Msk /*!< ADC channel 6 sampling time selection */ +#define ADC_SMPR_SMPSEL7_Pos (15U) +#define ADC_SMPR_SMPSEL7_Msk (0x1UL << ADC_SMPR_SMPSEL7_Pos) /*!< 0x00008000 */ +#define ADC_SMPR_SMPSEL7 ADC_SMPR_SMPSEL7_Msk /*!< ADC channel 7 sampling time selection */ +#define ADC_SMPR_SMPSEL8_Pos (16U) +#define ADC_SMPR_SMPSEL8_Msk (0x1UL << ADC_SMPR_SMPSEL8_Pos) /*!< 0x00010000 */ +#define ADC_SMPR_SMPSEL8 ADC_SMPR_SMPSEL8_Msk /*!< ADC channel 8 sampling time selection */ +#define ADC_SMPR_SMPSEL9_Pos (17U) +#define ADC_SMPR_SMPSEL9_Msk (0x1UL << ADC_SMPR_SMPSEL9_Pos) /*!< 0x00020000 */ +#define ADC_SMPR_SMPSEL9 ADC_SMPR_SMPSEL9_Msk /*!< ADC channel 9 sampling time selection */ +#define ADC_SMPR_SMPSEL10_Pos (18U) +#define ADC_SMPR_SMPSEL10_Msk (0x1UL << ADC_SMPR_SMPSEL10_Pos) /*!< 0x00040000 */ +#define ADC_SMPR_SMPSEL10 ADC_SMPR_SMPSEL10_Msk /*!< ADC channel 10 sampling time selection */ +#define ADC_SMPR_SMPSEL11_Pos (19U) +#define ADC_SMPR_SMPSEL11_Msk (0x1UL << ADC_SMPR_SMPSEL11_Pos) /*!< 0x00080000 */ +#define ADC_SMPR_SMPSEL11 ADC_SMPR_SMPSEL11_Msk /*!< ADC channel 11 sampling time selection */ +#define ADC_SMPR_SMPSEL12_Pos (20U) +#define ADC_SMPR_SMPSEL12_Msk (0x1UL << ADC_SMPR_SMPSEL12_Pos) /*!< 0x00100000 */ +#define ADC_SMPR_SMPSEL12 ADC_SMPR_SMPSEL12_Msk /*!< ADC channel 12 sampling time selection */ +#define ADC_SMPR_SMPSEL13_Pos (21U) +#define ADC_SMPR_SMPSEL13_Msk (0x1UL << ADC_SMPR_SMPSEL13_Pos) /*!< 0x00200000 */ +#define ADC_SMPR_SMPSEL13 ADC_SMPR_SMPSEL13_Msk /*!< ADC channel 13 sampling time selection */ +#define ADC_SMPR_SMPSEL14_Pos (22U) +#define ADC_SMPR_SMPSEL14_Msk (0x1UL << ADC_SMPR_SMPSEL14_Pos) /*!< 0x00400000 */ +#define ADC_SMPR_SMPSEL14 ADC_SMPR_SMPSEL14_Msk /*!< ADC channel 14 sampling time selection */ +#define ADC_SMPR_SMPSEL15_Pos (23U) +#define ADC_SMPR_SMPSEL15_Msk (0x1UL << ADC_SMPR_SMPSEL15_Pos) /*!< 0x00800000 */ +#define ADC_SMPR_SMPSEL15 ADC_SMPR_SMPSEL15_Msk /*!< ADC channel 15 sampling time selection */ +#define ADC_SMPR_SMPSEL16_Pos (24U) +#define ADC_SMPR_SMPSEL16_Msk (0x1UL << ADC_SMPR_SMPSEL16_Pos) /*!< 0x01000000 */ +#define ADC_SMPR_SMPSEL16 ADC_SMPR_SMPSEL16_Msk /*!< ADC channel 16 sampling time selection */ +#define ADC_SMPR_SMPSEL17_Pos (25U) +#define ADC_SMPR_SMPSEL17_Msk (0x1UL << ADC_SMPR_SMPSEL17_Pos) /*!< 0x02000000 */ +#define ADC_SMPR_SMPSEL17 ADC_SMPR_SMPSEL17_Msk /*!< ADC channel 17 sampling time selection */ +#define ADC_SMPR_SMPSEL18_Pos (26U) +#define ADC_SMPR_SMPSEL18_Msk (0x1UL << ADC_SMPR_SMPSEL18_Pos) /*!< 0x04000000 */ +#define ADC_SMPR_SMPSEL18 ADC_SMPR_SMPSEL18_Msk /*!< ADC channel 18 sampling time selection */ + +/******************** Bit definition for ADC_AWD1TR register *******************/ +#define ADC_AWD1TR_LT1_Pos (0U) +#define ADC_AWD1TR_LT1_Msk (0xFFFUL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000FFF */ +#define ADC_AWD1TR_LT1 ADC_AWD1TR_LT1_Msk /*!< ADC analog watchdog 1 threshold low */ +#define ADC_AWD1TR_LT1_0 (0x001UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000001 */ +#define ADC_AWD1TR_LT1_1 (0x002UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000002 */ +#define ADC_AWD1TR_LT1_2 (0x004UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000004 */ +#define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ +#define ADC_AWD1TR_LT1_4 (0x010UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000010 */ +#define ADC_AWD1TR_LT1_5 (0x020UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000020 */ +#define ADC_AWD1TR_LT1_6 (0x040UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000040 */ +#define ADC_AWD1TR_LT1_7 (0x080UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000080 */ +#define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ +#define ADC_AWD1TR_LT1_9 (0x200UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000200 */ +#define ADC_AWD1TR_LT1_10 (0x400UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000400 */ +#define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ + +#define ADC_AWD1TR_HT1_Pos (16U) +#define ADC_AWD1TR_HT1_Msk (0xFFFUL << ADC_AWD1TR_HT1_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD1TR_HT1 ADC_AWD1TR_HT1_Msk /*!< ADC Analog watchdog 1 threshold high */ +#define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ +#define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ +#define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ +#define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ +#define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ +#define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ +#define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ +#define ADC_AWD1TR_HT1_7 (0x080UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00800000 */ +#define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ +#define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ +#define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ +#define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR1_LT1 ADC_AWD1TR_LT1 +#define ADC_TR1_LT1_0 ADC_AWD1TR_LT1_0 +#define ADC_TR1_LT1_1 ADC_AWD1TR_LT1_1 +#define ADC_TR1_LT1_2 ADC_AWD1TR_LT1_2 +#define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3 +#define ADC_TR1_LT1_4 ADC_AWD1TR_LT1_4 +#define ADC_TR1_LT1_5 ADC_AWD1TR_LT1_5 +#define ADC_TR1_LT1_6 ADC_AWD1TR_LT1_6 +#define ADC_TR1_LT1_7 ADC_AWD1TR_LT1_7 +#define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8 +#define ADC_TR1_LT1_9 ADC_AWD1TR_LT1_9 +#define ADC_TR1_LT1_10 ADC_AWD1TR_LT1_10 +#define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11 + +#define ADC_TR1_HT1 ADC_AWD1TR_HT1 +#define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0 +#define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1 +#define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2 +#define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3 +#define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4 +#define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5 +#define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6 +#define ADC_TR1_HT1_7 ADC_AWD1TR_HT1_7 +#define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8 +#define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9 +#define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10 +#define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11 + +/******************** Bit definition for ADC_AWD2TR register *******************/ +#define ADC_AWD2TR_LT2_Pos (0U) +#define ADC_AWD2TR_LT2_Msk (0xFFFUL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000FFF */ +#define ADC_AWD2TR_LT2 ADC_AWD2TR_LT2_Msk /*!< ADC analog watchdog 2 threshold low */ +#define ADC_AWD2TR_LT2_0 (0x001UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000001 */ +#define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ +#define ADC_AWD2TR_LT2_2 (0x004UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000004 */ +#define ADC_AWD2TR_LT2_3 (0x008UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000008 */ +#define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ +#define ADC_AWD2TR_LT2_5 (0x020UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000020 */ +#define ADC_AWD2TR_LT2_6 (0x040UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000040 */ +#define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ +#define ADC_AWD2TR_LT2_8 (0x100UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000100 */ +#define ADC_AWD2TR_LT2_9 (0x200UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000200 */ +#define ADC_AWD2TR_LT2_10 (0x400UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000400 */ +#define ADC_AWD2TR_LT2_11 (0x800UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000800 */ + +#define ADC_AWD2TR_HT2_Pos (16U) +#define ADC_AWD2TR_HT2_Msk (0xFFFUL << ADC_AWD2TR_HT2_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD2TR_HT2 ADC_AWD2TR_HT2_Msk /*!< ADC analog watchdog 2 threshold high */ +#define ADC_AWD2TR_HT2_0 (0x001UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00010000 */ +#define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ +#define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ +#define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ +#define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ +#define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ +#define ADC_AWD2TR_HT2_6 (0x040UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00400000 */ +#define ADC_AWD2TR_HT2_7 (0x080UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00800000 */ +#define ADC_AWD2TR_HT2_8 (0x100UL << ADC_AWD2TR_HT2_Pos) /*!< 0x01000000 */ +#define ADC_AWD2TR_HT2_9 (0x200UL << ADC_AWD2TR_HT2_Pos) /*!< 0x02000000 */ +#define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ +#define ADC_AWD2TR_HT2_11 (0x800UL << ADC_AWD2TR_HT2_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR2_LT2 ADC_AWD2TR_LT2 +#define ADC_TR2_LT2_0 ADC_AWD2TR_LT2_0 +#define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1 +#define ADC_TR2_LT2_2 ADC_AWD2TR_LT2_2 +#define ADC_TR2_LT2_3 ADC_AWD2TR_LT2_3 +#define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4 +#define ADC_TR2_LT2_5 ADC_AWD2TR_LT2_5 +#define ADC_TR2_LT2_6 ADC_AWD2TR_LT2_6 +#define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7 +#define ADC_TR2_LT2_8 ADC_AWD2TR_LT2_8 +#define ADC_TR2_LT2_9 ADC_AWD2TR_LT2_9 +#define ADC_TR2_LT2_10 ADC_AWD2TR_LT2_10 +#define ADC_TR2_LT2_11 ADC_AWD2TR_LT2_11 + +#define ADC_TR2_HT2 ADC_AWD2TR_HT2 +#define ADC_TR2_HT2_0 ADC_AWD2TR_HT2_0 +#define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1 +#define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2 +#define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3 +#define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4 +#define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5 +#define ADC_TR2_HT2_6 ADC_AWD2TR_HT2_6 +#define ADC_TR2_HT2_7 ADC_AWD2TR_HT2_7 +#define ADC_TR2_HT2_8 ADC_AWD2TR_HT2_8 +#define ADC_TR2_HT2_9 ADC_AWD2TR_HT2_9 +#define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10 +#define ADC_TR2_HT2_11 ADC_AWD2TR_HT2_11 + +/******************** Bit definition for ADC_CHSELR register ****************/ +#define ADC_CHSELR_CHSEL_Pos (0U) +#define ADC_CHSELR_CHSEL_Msk (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos) /*!< 0x0007FFFF */ +#define ADC_CHSELR_CHSEL ADC_CHSELR_CHSEL_Msk /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL18_Pos (18U) +#define ADC_CHSELR_CHSEL18_Msk (0x1UL << ADC_CHSELR_CHSEL18_Pos) /*!< 0x00040000 */ +#define ADC_CHSELR_CHSEL18 ADC_CHSELR_CHSEL18_Msk /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL17_Pos (17U) +#define ADC_CHSELR_CHSEL17_Msk (0x1UL << ADC_CHSELR_CHSEL17_Pos) /*!< 0x00020000 */ +#define ADC_CHSELR_CHSEL17 ADC_CHSELR_CHSEL17_Msk /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL16_Pos (16U) +#define ADC_CHSELR_CHSEL16_Msk (0x1UL << ADC_CHSELR_CHSEL16_Pos) /*!< 0x00010000 */ +#define ADC_CHSELR_CHSEL16 ADC_CHSELR_CHSEL16_Msk /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL15_Pos (15U) +#define ADC_CHSELR_CHSEL15_Msk (0x1UL << ADC_CHSELR_CHSEL15_Pos) /*!< 0x00008000 */ +#define ADC_CHSELR_CHSEL15 ADC_CHSELR_CHSEL15_Msk /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL14_Pos (14U) +#define ADC_CHSELR_CHSEL14_Msk (0x1UL << ADC_CHSELR_CHSEL14_Pos) /*!< 0x00004000 */ +#define ADC_CHSELR_CHSEL14 ADC_CHSELR_CHSEL14_Msk /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL13_Pos (13U) +#define ADC_CHSELR_CHSEL13_Msk (0x1UL << ADC_CHSELR_CHSEL13_Pos) /*!< 0x00002000 */ +#define ADC_CHSELR_CHSEL13 ADC_CHSELR_CHSEL13_Msk /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL12_Pos (12U) +#define ADC_CHSELR_CHSEL12_Msk (0x1UL << ADC_CHSELR_CHSEL12_Pos) /*!< 0x00001000 */ +#define ADC_CHSELR_CHSEL12 ADC_CHSELR_CHSEL12_Msk /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL11_Pos (11U) +#define ADC_CHSELR_CHSEL11_Msk (0x1UL << ADC_CHSELR_CHSEL11_Pos) /*!< 0x00000800 */ +#define ADC_CHSELR_CHSEL11 ADC_CHSELR_CHSEL11_Msk /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL10_Pos (10U) +#define ADC_CHSELR_CHSEL10_Msk (0x1UL << ADC_CHSELR_CHSEL10_Pos) /*!< 0x00000400 */ +#define ADC_CHSELR_CHSEL10 ADC_CHSELR_CHSEL10_Msk /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL9_Pos (9U) +#define ADC_CHSELR_CHSEL9_Msk (0x1UL << ADC_CHSELR_CHSEL9_Pos) /*!< 0x00000200 */ +#define ADC_CHSELR_CHSEL9 ADC_CHSELR_CHSEL9_Msk /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL8_Pos (8U) +#define ADC_CHSELR_CHSEL8_Msk (0x1UL << ADC_CHSELR_CHSEL8_Pos) /*!< 0x00000100 */ +#define ADC_CHSELR_CHSEL8 ADC_CHSELR_CHSEL8_Msk /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL7_Pos (7U) +#define ADC_CHSELR_CHSEL7_Msk (0x1UL << ADC_CHSELR_CHSEL7_Pos) /*!< 0x00000080 */ +#define ADC_CHSELR_CHSEL7 ADC_CHSELR_CHSEL7_Msk /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL6_Pos (6U) +#define ADC_CHSELR_CHSEL6_Msk (0x1UL << ADC_CHSELR_CHSEL6_Pos) /*!< 0x00000040 */ +#define ADC_CHSELR_CHSEL6 ADC_CHSELR_CHSEL6_Msk /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL5_Pos (5U) +#define ADC_CHSELR_CHSEL5_Msk (0x1UL << ADC_CHSELR_CHSEL5_Pos) /*!< 0x00000020 */ +#define ADC_CHSELR_CHSEL5 ADC_CHSELR_CHSEL5_Msk /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL4_Pos (4U) +#define ADC_CHSELR_CHSEL4_Msk (0x1UL << ADC_CHSELR_CHSEL4_Pos) /*!< 0x00000010 */ +#define ADC_CHSELR_CHSEL4 ADC_CHSELR_CHSEL4_Msk /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL3_Pos (3U) +#define ADC_CHSELR_CHSEL3_Msk (0x1UL << ADC_CHSELR_CHSEL3_Pos) /*!< 0x00000008 */ +#define ADC_CHSELR_CHSEL3 ADC_CHSELR_CHSEL3_Msk /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL2_Pos (2U) +#define ADC_CHSELR_CHSEL2_Msk (0x1UL << ADC_CHSELR_CHSEL2_Pos) /*!< 0x00000004 */ +#define ADC_CHSELR_CHSEL2 ADC_CHSELR_CHSEL2_Msk /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL1_Pos (1U) +#define ADC_CHSELR_CHSEL1_Msk (0x1UL << ADC_CHSELR_CHSEL1_Pos) /*!< 0x00000002 */ +#define ADC_CHSELR_CHSEL1 ADC_CHSELR_CHSEL1_Msk /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL0_Pos (0U) +#define ADC_CHSELR_CHSEL0_Msk (0x1UL << ADC_CHSELR_CHSEL0_Pos) /*!< 0x00000001 */ +#define ADC_CHSELR_CHSEL0 ADC_CHSELR_CHSEL0_Msk /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */ + +#define ADC_CHSELR_SQ_ALL_Pos (0U) +#define ADC_CHSELR_SQ_ALL_Msk (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */ +#define ADC_CHSELR_SQ_ALL ADC_CHSELR_SQ_ALL_Msk /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */ + +#define ADC_CHSELR_SQ8_Pos (28U) +#define ADC_CHSELR_SQ8_Msk (0xFUL << ADC_CHSELR_SQ8_Pos) /*!< 0xF0000000 */ +#define ADC_CHSELR_SQ8 ADC_CHSELR_SQ8_Msk /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ8_0 (0x1UL << ADC_CHSELR_SQ8_Pos) /*!< 0x10000000 */ +#define ADC_CHSELR_SQ8_1 (0x2UL << ADC_CHSELR_SQ8_Pos) /*!< 0x20000000 */ +#define ADC_CHSELR_SQ8_2 (0x4UL << ADC_CHSELR_SQ8_Pos) /*!< 0x40000000 */ +#define ADC_CHSELR_SQ8_3 (0x8UL << ADC_CHSELR_SQ8_Pos) /*!< 0x80000000 */ + +#define ADC_CHSELR_SQ7_Pos (24U) +#define ADC_CHSELR_SQ7_Msk (0xFUL << ADC_CHSELR_SQ7_Pos) /*!< 0x0F000000 */ +#define ADC_CHSELR_SQ7 ADC_CHSELR_SQ7_Msk /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ7_0 (0x1UL << ADC_CHSELR_SQ7_Pos) /*!< 0x01000000 */ +#define ADC_CHSELR_SQ7_1 (0x2UL << ADC_CHSELR_SQ7_Pos) /*!< 0x02000000 */ +#define ADC_CHSELR_SQ7_2 (0x4UL << ADC_CHSELR_SQ7_Pos) /*!< 0x04000000 */ +#define ADC_CHSELR_SQ7_3 (0x8UL << ADC_CHSELR_SQ7_Pos) /*!< 0x08000000 */ + +#define ADC_CHSELR_SQ6_Pos (20U) +#define ADC_CHSELR_SQ6_Msk (0xFUL << ADC_CHSELR_SQ6_Pos) /*!< 0x00F00000 */ +#define ADC_CHSELR_SQ6 ADC_CHSELR_SQ6_Msk /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ6_0 (0x1UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00100000 */ +#define ADC_CHSELR_SQ6_1 (0x2UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00200000 */ +#define ADC_CHSELR_SQ6_2 (0x4UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00400000 */ +#define ADC_CHSELR_SQ6_3 (0x8UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00800000 */ + +#define ADC_CHSELR_SQ5_Pos (16U) +#define ADC_CHSELR_SQ5_Msk (0xFUL << ADC_CHSELR_SQ5_Pos) /*!< 0x000F0000 */ +#define ADC_CHSELR_SQ5 ADC_CHSELR_SQ5_Msk /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ5_0 (0x1UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00010000 */ +#define ADC_CHSELR_SQ5_1 (0x2UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00020000 */ +#define ADC_CHSELR_SQ5_2 (0x4UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00040000 */ +#define ADC_CHSELR_SQ5_3 (0x8UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00080000 */ + +#define ADC_CHSELR_SQ4_Pos (12U) +#define ADC_CHSELR_SQ4_Msk (0xFUL << ADC_CHSELR_SQ4_Pos) /*!< 0x0000F000 */ +#define ADC_CHSELR_SQ4 ADC_CHSELR_SQ4_Msk /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ4_0 (0x1UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00001000 */ +#define ADC_CHSELR_SQ4_1 (0x2UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00002000 */ +#define ADC_CHSELR_SQ4_2 (0x4UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00004000 */ +#define ADC_CHSELR_SQ4_3 (0x8UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00008000 */ + +#define ADC_CHSELR_SQ3_Pos (8U) +#define ADC_CHSELR_SQ3_Msk (0xFUL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000F00 */ +#define ADC_CHSELR_SQ3 ADC_CHSELR_SQ3_Msk /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ3_0 (0x1UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000100 */ +#define ADC_CHSELR_SQ3_1 (0x2UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000200 */ +#define ADC_CHSELR_SQ3_2 (0x4UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000400 */ +#define ADC_CHSELR_SQ3_3 (0x8UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000800 */ + +#define ADC_CHSELR_SQ2_Pos (4U) +#define ADC_CHSELR_SQ2_Msk (0xFUL << ADC_CHSELR_SQ2_Pos) /*!< 0x000000F0 */ +#define ADC_CHSELR_SQ2 ADC_CHSELR_SQ2_Msk /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ2_0 (0x1UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000010 */ +#define ADC_CHSELR_SQ2_1 (0x2UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000020 */ +#define ADC_CHSELR_SQ2_2 (0x4UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000040 */ +#define ADC_CHSELR_SQ2_3 (0x8UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000080 */ + +#define ADC_CHSELR_SQ1_Pos (0U) +#define ADC_CHSELR_SQ1_Msk (0xFUL << ADC_CHSELR_SQ1_Pos) /*!< 0x0000000F */ +#define ADC_CHSELR_SQ1 ADC_CHSELR_SQ1_Msk /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ1_0 (0x1UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000001 */ +#define ADC_CHSELR_SQ1_1 (0x2UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000002 */ +#define ADC_CHSELR_SQ1_2 (0x4UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000004 */ +#define ADC_CHSELR_SQ1_3 (0x8UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000008 */ + +/******************** Bit definition for ADC_AWD3TR register *******************/ +#define ADC_AWD3TR_LT3_Pos (0U) +#define ADC_AWD3TR_LT3_Msk (0xFFFUL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000FFF */ +#define ADC_AWD3TR_LT3 ADC_AWD3TR_LT3_Msk /*!< ADC analog watchdog 3 threshold low */ +#define ADC_AWD3TR_LT3_0 (0x001UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000001 */ +#define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ +#define ADC_AWD3TR_LT3_2 (0x004UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000004 */ +#define ADC_AWD3TR_LT3_3 (0x008UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000008 */ +#define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ +#define ADC_AWD3TR_LT3_5 (0x020UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000020 */ +#define ADC_AWD3TR_LT3_6 (0x040UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000040 */ +#define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ +#define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ +#define ADC_AWD3TR_LT3_9 (0x200UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000200 */ +#define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ +#define ADC_AWD3TR_LT3_11 (0x800UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000800 */ + +#define ADC_AWD3TR_HT3_Pos (16U) +#define ADC_AWD3TR_HT3_Msk (0xFFFUL << ADC_AWD3TR_HT3_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD3TR_HT3 ADC_AWD3TR_HT3_Msk /*!< ADC analog watchdog 3 threshold high */ +#define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ +#define ADC_AWD3TR_HT3_1 (0x002UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00020000 */ +#define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ +#define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ +#define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ +#define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ +#define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ +#define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ +#define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ +#define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ +#define ADC_AWD3TR_HT3_10 (0x400UL << ADC_AWD3TR_HT3_Pos) /*!< 0x04000000 */ +#define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR3_LT3 ADC_AWD3TR_LT3 +#define ADC_TR3_LT3_0 ADC_AWD3TR_LT3_0 +#define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1 +#define ADC_TR3_LT3_2 ADC_AWD3TR_LT3_2 +#define ADC_TR3_LT3_3 ADC_AWD3TR_LT3_3 +#define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4 +#define ADC_TR3_LT3_5 ADC_AWD3TR_LT3_5 +#define ADC_TR3_LT3_6 ADC_AWD3TR_LT3_6 +#define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7 +#define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8 +#define ADC_TR3_LT3_9 ADC_AWD3TR_LT3_9 +#define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10 +#define ADC_TR3_LT3_11 ADC_AWD3TR_LT3_11 + +#define ADC_TR3_HT3 ADC_AWD3TR_HT3 +#define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0 +#define ADC_TR3_HT3_1 ADC_AWD3TR_HT3_1 +#define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2 +#define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3 +#define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4 +#define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5 +#define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6 +#define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7 +#define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8 +#define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9 +#define ADC_TR3_HT3_10 ADC_AWD3TR_HT3_10 +#define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11 + +/******************** Bit definition for ADC_DR register ********************/ +#define ADC_DR_DATA_Pos (0U) +#define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */ +#define ADC_DR_DATA ADC_DR_DATA_Msk /*!< ADC group regular conversion data */ +#define ADC_DR_DATA_0 (0x0001UL << ADC_DR_DATA_Pos) /*!< 0x00000001 */ +#define ADC_DR_DATA_1 (0x0002UL << ADC_DR_DATA_Pos) /*!< 0x00000002 */ +#define ADC_DR_DATA_2 (0x0004UL << ADC_DR_DATA_Pos) /*!< 0x00000004 */ +#define ADC_DR_DATA_3 (0x0008UL << ADC_DR_DATA_Pos) /*!< 0x00000008 */ +#define ADC_DR_DATA_4 (0x0010UL << ADC_DR_DATA_Pos) /*!< 0x00000010 */ +#define ADC_DR_DATA_5 (0x0020UL << ADC_DR_DATA_Pos) /*!< 0x00000020 */ +#define ADC_DR_DATA_6 (0x0040UL << ADC_DR_DATA_Pos) /*!< 0x00000040 */ +#define ADC_DR_DATA_7 (0x0080UL << ADC_DR_DATA_Pos) /*!< 0x00000080 */ +#define ADC_DR_DATA_8 (0x0100UL << ADC_DR_DATA_Pos) /*!< 0x00000100 */ +#define ADC_DR_DATA_9 (0x0200UL << ADC_DR_DATA_Pos) /*!< 0x00000200 */ +#define ADC_DR_DATA_10 (0x0400UL << ADC_DR_DATA_Pos) /*!< 0x00000400 */ +#define ADC_DR_DATA_11 (0x0800UL << ADC_DR_DATA_Pos) /*!< 0x00000800 */ +#define ADC_DR_DATA_12 (0x1000UL << ADC_DR_DATA_Pos) /*!< 0x00001000 */ +#define ADC_DR_DATA_13 (0x2000UL << ADC_DR_DATA_Pos) /*!< 0x00002000 */ +#define ADC_DR_DATA_14 (0x4000UL << ADC_DR_DATA_Pos) /*!< 0x00004000 */ +#define ADC_DR_DATA_15 (0x8000UL << ADC_DR_DATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_AWD2CR register ****************/ +#define ADC_AWD2CR_AWD2CH_Pos (0U) +#define ADC_AWD2CR_AWD2CH_Msk (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk /*!< ADC analog watchdog 2 monitored channel selection */ +#define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_AWD3CR register ****************/ +#define ADC_AWD3CR_AWD3CH_Pos (0U) +#define ADC_AWD3CR_AWD3CH_Msk (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk /*!< ADC analog watchdog 3 monitored channel selection */ +#define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_CALFACT register ***************/ +#define ADC_CALFACT_CALFACT_Pos (0U) +#define ADC_CALFACT_CALFACT_Msk (0x7FUL << ADC_CALFACT_CALFACT_Pos) /*!< 0x0000007F */ +#define ADC_CALFACT_CALFACT ADC_CALFACT_CALFACT_Msk /*!< ADC calibration factor in single-ended mode */ +#define ADC_CALFACT_CALFACT_0 (0x01UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000001 */ +#define ADC_CALFACT_CALFACT_1 (0x02UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000002 */ +#define ADC_CALFACT_CALFACT_2 (0x04UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000004 */ +#define ADC_CALFACT_CALFACT_3 (0x08UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000008 */ +#define ADC_CALFACT_CALFACT_4 (0x10UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000010 */ +#define ADC_CALFACT_CALFACT_5 (0x20UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000020 */ +#define ADC_CALFACT_CALFACT_6 (0x40UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000040 */ + +/************************* ADC Common registers *****************************/ +/******************** Bit definition for ADC_CCR register *******************/ +#define ADC_CCR_PRESC_Pos (18U) +#define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003C0000 */ +#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< ADC common clock prescaler, only for clock source asynchronous */ +#define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00040000 */ +#define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00080000 */ +#define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00100000 */ +#define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00200000 */ + +#define ADC_CCR_VREFEN_Pos (22U) +#define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ +#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< ADC internal path to VrefInt enable */ +#define ADC_CCR_TSEN_Pos (23U) +#define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ +#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< ADC internal path to temperature sensor enable */ +#define ADC_CCR_VBATEN_Pos (24U) +#define ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos) /*!< 0x01000000 */ +#define ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk /*!< ADC internal path to battery voltage enable */ + +/* Legacy */ +#define ADC_CCR_LFMEN_Pos (25U) +#define ADC_CCR_LFMEN_Msk (0x1UL << ADC_CCR_LFMEN_Pos) /*!< 0x02000000 */ +#define ADC_CCR_LFMEN ADC_CCR_LFMEN_Msk /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */ + + +/******************************************************************************/ +/* */ +/* CRC calculation unit */ +/* */ +/******************************************************************************/ +/******************* Bit definition for CRC_DR register *********************/ +#define CRC_DR_DR_Pos (0U) +#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ + +/******************* Bit definition for CRC_IDR register ********************/ +#define CRC_IDR_IDR_Pos (0U) +#define CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 32-bits data register bits */ + +/******************** Bit definition for CRC_CR register ********************/ +#define CRC_CR_RESET_Pos (0U) +#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ +#define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */ +#define CRC_CR_POLYSIZE_Pos (3U) +#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */ +#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */ +#define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */ +#define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */ +#define CRC_CR_REV_IN_Pos (5U) +#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */ +#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */ +#define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */ +#define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */ +#define CRC_CR_REV_OUT_Pos (7U) +#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */ +#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */ + +/******************* Bit definition for CRC_INIT register *******************/ +#define CRC_INIT_INIT_Pos (0U) +#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */ +#define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */ + +/******************* Bit definition for CRC_POL register ********************/ +#define CRC_POL_POL_Pos (0U) +#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */ +#define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */ + + +/******************************************************************************/ +/* */ +/* Digital to Analog Converter */ +/* */ +/******************************************************************************/ +/* +* @brief Specific device feature definitions +*/ +#define DAC_ADDITIONAL_TRIGGERS_SUPPORT + +/******************** Bit definition for DAC_CR register ********************/ +#define DAC_CR_EN1_Pos (0U) +#define DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos) /*!< 0x00000001 */ +#define DAC_CR_EN1 DAC_CR_EN1_Msk /*!*/ +#define DAC_CR_CEN1_Pos (14U) +#define DAC_CR_CEN1_Msk (0x1UL << DAC_CR_CEN1_Pos) /*!< 0x00004000 */ +#define DAC_CR_CEN1 DAC_CR_CEN1_Msk /*!*/ + +#define DAC_CR_EN2_Pos (16U) +#define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos) /*!< 0x00010000 */ +#define DAC_CR_EN2 DAC_CR_EN2_Msk /*!*/ +#define DAC_CR_CEN2_Pos (30U) +#define DAC_CR_CEN2_Msk (0x1UL << DAC_CR_CEN2_Pos) /*!< 0x40000000 */ +#define DAC_CR_CEN2 DAC_CR_CEN2_Msk /*!*/ + +/***************** Bit definition for DAC_SWTRIGR register ******************/ +#define DAC_SWTRIGR_SWTRIG1_Pos (0U) +#define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos) /*!< 0x00000001 */ +#define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk /*! */ +#define RTC_ICSR_ALRBWF_Pos (1U) +#define RTC_ICSR_ALRBWF_Msk (0x1UL << RTC_ICSR_ALRBWF_Pos) /*!< 0x00000002 */ +#define RTC_ICSR_ALRBWF RTC_ICSR_ALRBWF_Msk +#define RTC_ICSR_ALRAWF_Pos (0U) +#define RTC_ICSR_ALRAWF_Msk (0x1UL << RTC_ICSR_ALRAWF_Pos) /*!< 0x00000001 */ +#define RTC_ICSR_ALRAWF RTC_ICSR_ALRAWF_Msk + +/******************** Bits definition for RTC_PRER register *****************/ +#define RTC_PRER_PREDIV_A_Pos (16U) +#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */ +#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk +#define RTC_PRER_PREDIV_S_Pos (0U) +#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */ +#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk + +/******************** Bits definition for RTC_WUTR register *****************/ +#define RTC_WUTR_WUT_Pos (0U) +#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */ +#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk /*!< Wakeup auto-reload value bits > */ + +/******************** Bits definition for RTC_CR register *******************/ +#define RTC_CR_OUT2EN_Pos (31U) +#define RTC_CR_OUT2EN_Msk (0x1UL << RTC_CR_OUT2EN_Pos) /*!< 0x80000000 */ +#define RTC_CR_OUT2EN RTC_CR_OUT2EN_Msk /*!< RTC_OUT2 output enable */ +#define RTC_CR_TAMPALRM_TYPE_Pos (30U) +#define RTC_CR_TAMPALRM_TYPE_Msk (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos) /*!< 0x40000000 */ +#define RTC_CR_TAMPALRM_TYPE RTC_CR_TAMPALRM_TYPE_Msk /*!< TAMPALARM output type */ +#define RTC_CR_TAMPALRM_PU_Pos (29U) +#define RTC_CR_TAMPALRM_PU_Msk (0x1UL << RTC_CR_TAMPALRM_PU_Pos) /*!< 0x20000000 */ +#define RTC_CR_TAMPALRM_PU RTC_CR_TAMPALRM_PU_Msk /*!< TAMPALARM output pull-up config */ +#define RTC_CR_TAMPOE_Pos (26U) +#define RTC_CR_TAMPOE_Msk (0x1UL << RTC_CR_TAMPOE_Pos) /*!< 0x04000000 */ +#define RTC_CR_TAMPOE RTC_CR_TAMPOE_Msk /*!< Tamper detection output enable on TAMPALARM */ +#define RTC_CR_TAMPTS_Pos (25U) +#define RTC_CR_TAMPTS_Msk (0x1UL << RTC_CR_TAMPTS_Pos) /*!< 0x02000000 */ +#define RTC_CR_TAMPTS RTC_CR_TAMPTS_Msk /*!< Activate timestamp on tamper detection event */ +#define RTC_CR_ITSE_Pos (24U) +#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos) /*!< 0x01000000 */ +#define RTC_CR_ITSE RTC_CR_ITSE_Msk /*!< Timestamp on internal event enable */ +#define RTC_CR_COE_Pos (23U) +#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */ +#define RTC_CR_COE RTC_CR_COE_Msk +#define RTC_CR_OSEL_Pos (21U) +#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */ +#define RTC_CR_OSEL RTC_CR_OSEL_Msk +#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */ +#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */ +#define RTC_CR_POL_Pos (20U) +#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */ +#define RTC_CR_POL RTC_CR_POL_Msk +#define RTC_CR_COSEL_Pos (19U) +#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */ +#define RTC_CR_COSEL RTC_CR_COSEL_Msk +#define RTC_CR_BKP_Pos (18U) +#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */ +#define RTC_CR_BKP RTC_CR_BKP_Msk +#define RTC_CR_SUB1H_Pos (17U) +#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */ +#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk +#define RTC_CR_ADD1H_Pos (16U) +#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */ +#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk +#define RTC_CR_TSIE_Pos (15U) +#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */ +#define RTC_CR_TSIE RTC_CR_TSIE_Msk /*!< Timestamp interrupt enable > */ +#define RTC_CR_WUTIE_Pos (14U) +#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */ +#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk /*!< Wakeup timer interrupt enable > */ +#define RTC_CR_ALRBIE_Pos (13U) +#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */ +#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk +#define RTC_CR_ALRAIE_Pos (12U) +#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */ +#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk +#define RTC_CR_TSE_Pos (11U) +#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */ +#define RTC_CR_TSE RTC_CR_TSE_Msk /*!< timestamp enable > */ +#define RTC_CR_WUTE_Pos (10U) +#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */ +#define RTC_CR_WUTE RTC_CR_WUTE_Msk /*!< Wakeup timer enable > */ +#define RTC_CR_ALRBE_Pos (9U) +#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */ +#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk +#define RTC_CR_ALRAE_Pos (8U) +#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */ +#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk +#define RTC_CR_FMT_Pos (6U) +#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */ +#define RTC_CR_FMT RTC_CR_FMT_Msk +#define RTC_CR_BYPSHAD_Pos (5U) +#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */ +#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk +#define RTC_CR_REFCKON_Pos (4U) +#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */ +#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk +#define RTC_CR_TSEDGE_Pos (3U) +#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */ +#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk /*!< Timestamp event active edge > */ +#define RTC_CR_WUCKSEL_Pos (0U) +#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */ +#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk /*!< Wakeup clock selection > */ +#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */ +#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */ +#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */ + +/******************** Bits definition for RTC_WPR register ******************/ +#define RTC_WPR_KEY_Pos (0U) +#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */ +#define RTC_WPR_KEY RTC_WPR_KEY_Msk + +/******************** Bits definition for RTC_CALR register *****************/ +#define RTC_CALR_CALP_Pos (15U) +#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */ +#define RTC_CALR_CALP RTC_CALR_CALP_Msk +#define RTC_CALR_CALW8_Pos (14U) +#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */ +#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk +#define RTC_CALR_CALW16_Pos (13U) +#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */ +#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk +#define RTC_CALR_CALM_Pos (0U) +#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */ +#define RTC_CALR_CALM RTC_CALR_CALM_Msk +#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */ +#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */ +#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */ +#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */ +#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */ +#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */ +#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */ +#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */ +#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */ + +/******************** Bits definition for RTC_SHIFTR register ***************/ +#define RTC_SHIFTR_SUBFS_Pos (0U) +#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */ +#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk +#define RTC_SHIFTR_ADD1S_Pos (31U) +#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */ +#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk + +/******************** Bits definition for RTC_TSTR register *****************/ +#define RTC_TSTR_PM_Pos (22U) +#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */ +#define RTC_TSTR_PM RTC_TSTR_PM_Msk /*!< AM-PM notation > */ +#define RTC_TSTR_HT_Pos (20U) +#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */ +#define RTC_TSTR_HT RTC_TSTR_HT_Msk +#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */ +#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */ +#define RTC_TSTR_HU_Pos (16U) +#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_TSTR_HU RTC_TSTR_HU_Msk +#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */ +#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */ +#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */ +#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */ +#define RTC_TSTR_MNT_Pos (12U) +#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk +#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_TSTR_MNU_Pos (8U) +#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk +#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_TSTR_ST_Pos (4U) +#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */ +#define RTC_TSTR_ST RTC_TSTR_ST_Msk +#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */ +#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */ +#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */ +#define RTC_TSTR_SU_Pos (0U) +#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */ +#define RTC_TSTR_SU RTC_TSTR_SU_Msk +#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */ +#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */ +#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */ +#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSDR register *****************/ +#define RTC_TSDR_WDU_Pos (13U) +#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */ +#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk /*!< Week day units > */ +#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */ +#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */ +#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */ +#define RTC_TSDR_MT_Pos (12U) +#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */ +#define RTC_TSDR_MT RTC_TSDR_MT_Msk +#define RTC_TSDR_MU_Pos (8U) +#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */ +#define RTC_TSDR_MU RTC_TSDR_MU_Msk +#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */ +#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */ +#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */ +#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */ +#define RTC_TSDR_DT_Pos (4U) +#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */ +#define RTC_TSDR_DT RTC_TSDR_DT_Msk +#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */ +#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */ +#define RTC_TSDR_DU_Pos (0U) +#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */ +#define RTC_TSDR_DU RTC_TSDR_DU_Msk +#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */ +#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */ +#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */ +#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSSSR register ****************/ +#define RTC_TSSSR_SS_Pos (0U) +#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */ +#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk /*!< Sub second value > */ + +/******************** Bits definition for RTC_ALRMAR register ***************/ +#define RTC_ALRMAR_MSK4_Pos (31U) +#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk +#define RTC_ALRMAR_WDSEL_Pos (30U) +#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk +#define RTC_ALRMAR_DT_Pos (28U) +#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk +#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMAR_DU_Pos (24U) +#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk +#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMAR_MSK3_Pos (23U) +#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk +#define RTC_ALRMAR_PM_Pos (22U) +#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk +#define RTC_ALRMAR_HT_Pos (20U) +#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk +#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMAR_HU_Pos (16U) +#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk +#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMAR_MSK2_Pos (15U) +#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk +#define RTC_ALRMAR_MNT_Pos (12U) +#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk +#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMAR_MNU_Pos (8U) +#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk +#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMAR_MSK1_Pos (7U) +#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk +#define RTC_ALRMAR_ST_Pos (4U) +#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk +#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMAR_SU_Pos (0U) +#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk +#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMASSR_MASKSS_Pos (24U) +#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk +#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMASSR_SS_Pos (0U) +#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk + +/******************** Bits definition for RTC_ALRMBR register ***************/ +#define RTC_ALRMBR_MSK4_Pos (31U) +#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk +#define RTC_ALRMBR_WDSEL_Pos (30U) +#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk +#define RTC_ALRMBR_DT_Pos (28U) +#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk +#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMBR_DU_Pos (24U) +#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk +#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBR_MSK3_Pos (23U) +#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk +#define RTC_ALRMBR_PM_Pos (22U) +#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk +#define RTC_ALRMBR_HT_Pos (20U) +#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk +#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMBR_HU_Pos (16U) +#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk +#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMBR_MSK2_Pos (15U) +#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk +#define RTC_ALRMBR_MNT_Pos (12U) +#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk +#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMBR_MNU_Pos (8U) +#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk +#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMBR_MSK1_Pos (7U) +#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk +#define RTC_ALRMBR_ST_Pos (4U) +#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk +#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMBR_SU_Pos (0U) +#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk +#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMBSSR_MASKSS_Pos (24U) +#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk +#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBSSR_SS_Pos (0U) +#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk + +/******************** Bits definition for RTC_SR register *******************/ +#define RTC_SR_ITSF_Pos (5U) +#define RTC_SR_ITSF_Msk (0x1UL << RTC_SR_ITSF_Pos) /*!< 0x00000020 */ +#define RTC_SR_ITSF RTC_SR_ITSF_Msk +#define RTC_SR_TSOVF_Pos (4U) +#define RTC_SR_TSOVF_Msk (0x1UL << RTC_SR_TSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SR_TSOVF RTC_SR_TSOVF_Msk /*!< Timestamp overflow flag > */ +#define RTC_SR_TSF_Pos (3U) +#define RTC_SR_TSF_Msk (0x1UL << RTC_SR_TSF_Pos) /*!< 0x00000008 */ +#define RTC_SR_TSF RTC_SR_TSF_Msk /*!< Timestamp flag > */ +#define RTC_SR_WUTF_Pos (2U) +#define RTC_SR_WUTF_Msk (0x1UL << RTC_SR_WUTF_Pos) /*!< 0x00000004 */ +#define RTC_SR_WUTF RTC_SR_WUTF_Msk /*!< Wakeup timer flag > */ +#define RTC_SR_ALRBF_Pos (1U) +#define RTC_SR_ALRBF_Msk (0x1UL << RTC_SR_ALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SR_ALRBF RTC_SR_ALRBF_Msk +#define RTC_SR_ALRAF_Pos (0U) +#define RTC_SR_ALRAF_Msk (0x1UL << RTC_SR_ALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SR_ALRAF RTC_SR_ALRAF_Msk + +/******************** Bits definition for RTC_MISR register *****************/ +#define RTC_MISR_ITSMF_Pos (5U) +#define RTC_MISR_ITSMF_Msk (0x1UL << RTC_MISR_ITSMF_Pos) /*!< 0x00000020 */ +#define RTC_MISR_ITSMF RTC_MISR_ITSMF_Msk +#define RTC_MISR_TSOVMF_Pos (4U) +#define RTC_MISR_TSOVMF_Msk (0x1UL << RTC_MISR_TSOVMF_Pos) /*!< 0x00000010 */ +#define RTC_MISR_TSOVMF RTC_MISR_TSOVMF_Msk /*!< Timestamp overflow masked flag > */ +#define RTC_MISR_TSMF_Pos (3U) +#define RTC_MISR_TSMF_Msk (0x1UL << RTC_MISR_TSMF_Pos) /*!< 0x00000008 */ +#define RTC_MISR_TSMF RTC_MISR_TSMF_Msk /*!< Timestamp masked flag > */ +#define RTC_MISR_WUTMF_Pos (2U) +#define RTC_MISR_WUTMF_Msk (0x1UL << RTC_MISR_WUTMF_Pos) /*!< 0x00000004 */ +#define RTC_MISR_WUTMF RTC_MISR_WUTMF_Msk /*!< Wakeup timer masked flag > */ +#define RTC_MISR_ALRBMF_Pos (1U) +#define RTC_MISR_ALRBMF_Msk (0x1UL << RTC_MISR_ALRBMF_Pos) /*!< 0x00000002 */ +#define RTC_MISR_ALRBMF RTC_MISR_ALRBMF_Msk +#define RTC_MISR_ALRAMF_Pos (0U) +#define RTC_MISR_ALRAMF_Msk (0x1UL << RTC_MISR_ALRAMF_Pos) /*!< 0x00000001 */ +#define RTC_MISR_ALRAMF RTC_MISR_ALRAMF_Msk + +/******************** Bits definition for RTC_SCR register ******************/ +#define RTC_SCR_CITSF_Pos (5U) +#define RTC_SCR_CITSF_Msk (0x1UL << RTC_SCR_CITSF_Pos) /*!< 0x00000020 */ +#define RTC_SCR_CITSF RTC_SCR_CITSF_Msk +#define RTC_SCR_CTSOVF_Pos (4U) +#define RTC_SCR_CTSOVF_Msk (0x1UL << RTC_SCR_CTSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SCR_CTSOVF RTC_SCR_CTSOVF_Msk /*!< Clear timestamp overflow flag > */ +#define RTC_SCR_CTSF_Pos (3U) +#define RTC_SCR_CTSF_Msk (0x1UL << RTC_SCR_CTSF_Pos) /*!< 0x00000008 */ +#define RTC_SCR_CTSF RTC_SCR_CTSF_Msk /*!< Clear timestamp flag > */ +#define RTC_SCR_CWUTF_Pos (2U) +#define RTC_SCR_CWUTF_Msk (0x1UL << RTC_SCR_CWUTF_Pos) /*!< 0x00000004 */ +#define RTC_SCR_CWUTF RTC_SCR_CWUTF_Msk /*!< Clear wakeup timer flag > */ +#define RTC_SCR_CALRBF_Pos (1U) +#define RTC_SCR_CALRBF_Msk (0x1UL << RTC_SCR_CALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SCR_CALRBF RTC_SCR_CALRBF_Msk +#define RTC_SCR_CALRAF_Pos (0U) +#define RTC_SCR_CALRAF_Msk (0x1UL << RTC_SCR_CALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SCR_CALRAF RTC_SCR_CALRAF_Msk + +/******************************************************************************/ +/* */ +/* Tamper and backup register (TAMP) */ +/* */ +/******************************************************************************/ +/******************** Bits definition for TAMP_CR1 register *****************/ +#define TAMP_CR1_TAMP1E_Pos (0U) +#define TAMP_CR1_TAMP1E_Msk (0x1UL << TAMP_CR1_TAMP1E_Pos) /*!< 0x00000001 */ +#define TAMP_CR1_TAMP1E TAMP_CR1_TAMP1E_Msk +#define TAMP_CR1_TAMP2E_Pos (1U) +#define TAMP_CR1_TAMP2E_Msk (0x1UL << TAMP_CR1_TAMP2E_Pos) /*!< 0x00000002 */ +#define TAMP_CR1_TAMP2E TAMP_CR1_TAMP2E_Msk +#define TAMP_CR1_ITAMP3E_Pos (18U) +#define TAMP_CR1_ITAMP3E_Msk (0x1UL << TAMP_CR1_ITAMP3E_Pos) /*!< 0x00040000 */ +#define TAMP_CR1_ITAMP3E TAMP_CR1_ITAMP3E_Msk +#define TAMP_CR1_ITAMP4E_Pos (19U) +#define TAMP_CR1_ITAMP4E_Msk (0x1UL << TAMP_CR1_ITAMP4E_Pos) /*!< 0x00080000 */ +#define TAMP_CR1_ITAMP4E TAMP_CR1_ITAMP4E_Msk +#define TAMP_CR1_ITAMP5E_Pos (20U) +#define TAMP_CR1_ITAMP5E_Msk (0x1UL << TAMP_CR1_ITAMP5E_Pos) /*!< 0x00100000 */ +#define TAMP_CR1_ITAMP5E TAMP_CR1_ITAMP5E_Msk +#define TAMP_CR1_ITAMP6E_Pos (21U) +#define TAMP_CR1_ITAMP6E_Msk (0x1UL << TAMP_CR1_ITAMP6E_Pos) /*!< 0x00200000 */ +#define TAMP_CR1_ITAMP6E TAMP_CR1_ITAMP6E_Msk + +/******************** Bits definition for TAMP_CR2 register *****************/ +#define TAMP_CR2_TAMP1NOERASE_Pos (0U) +#define TAMP_CR2_TAMP1NOERASE_Msk (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos) /*!< 0x00000001 */ +#define TAMP_CR2_TAMP1NOERASE TAMP_CR2_TAMP1NOERASE_Msk +#define TAMP_CR2_TAMP2NOERASE_Pos (1U) +#define TAMP_CR2_TAMP2NOERASE_Msk (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos) /*!< 0x00000002 */ +#define TAMP_CR2_TAMP2NOERASE TAMP_CR2_TAMP2NOERASE_Msk +#define TAMP_CR2_TAMP1MSK_Pos (16U) +#define TAMP_CR2_TAMP1MSK_Msk (0x1UL << TAMP_CR2_TAMP1MSK_Pos) /*!< 0x00010000 */ +#define TAMP_CR2_TAMP1MSK TAMP_CR2_TAMP1MSK_Msk +#define TAMP_CR2_TAMP2MSK_Pos (17U) +#define TAMP_CR2_TAMP2MSK_Msk (0x1UL << TAMP_CR2_TAMP2MSK_Pos) /*!< 0x00020000 */ +#define TAMP_CR2_TAMP2MSK TAMP_CR2_TAMP2MSK_Msk +#define TAMP_CR2_TAMP1TRG_Pos (24U) +#define TAMP_CR2_TAMP1TRG_Msk (0x1UL << TAMP_CR2_TAMP1TRG_Pos) /*!< 0x01000000 */ +#define TAMP_CR2_TAMP1TRG TAMP_CR2_TAMP1TRG_Msk +#define TAMP_CR2_TAMP2TRG_Pos (25U) +#define TAMP_CR2_TAMP2TRG_Msk (0x1UL << TAMP_CR2_TAMP2TRG_Pos) /*!< 0x02000000 */ +#define TAMP_CR2_TAMP2TRG TAMP_CR2_TAMP2TRG_Msk + +/******************** Bits definition for TAMP_FLTCR register ***************/ +#define TAMP_FLTCR_TAMPFREQ_0 0x00000001U +#define TAMP_FLTCR_TAMPFREQ_1 0x00000002U +#define TAMP_FLTCR_TAMPFREQ_2 0x00000004U +#define TAMP_FLTCR_TAMPFREQ_Pos (0U) +#define TAMP_FLTCR_TAMPFREQ_Msk (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos) /*!< 0x00000007 */ +#define TAMP_FLTCR_TAMPFREQ TAMP_FLTCR_TAMPFREQ_Msk +#define TAMP_FLTCR_TAMPFLT_0 0x00000008U +#define TAMP_FLTCR_TAMPFLT_1 0x00000010U +#define TAMP_FLTCR_TAMPFLT_Pos (3U) +#define TAMP_FLTCR_TAMPFLT_Msk (0x3UL << TAMP_FLTCR_TAMPFLT_Pos) /*!< 0x00000018 */ +#define TAMP_FLTCR_TAMPFLT TAMP_FLTCR_TAMPFLT_Msk +#define TAMP_FLTCR_TAMPPRCH_0 0x00000020U +#define TAMP_FLTCR_TAMPPRCH_1 0x00000040U +#define TAMP_FLTCR_TAMPPRCH_Pos (5U) +#define TAMP_FLTCR_TAMPPRCH_Msk (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos) /*!< 0x00000060 */ +#define TAMP_FLTCR_TAMPPRCH TAMP_FLTCR_TAMPPRCH_Msk +#define TAMP_FLTCR_TAMPPUDIS_Pos (7U) +#define TAMP_FLTCR_TAMPPUDIS_Msk (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos) /*!< 0x00000080 */ +#define TAMP_FLTCR_TAMPPUDIS TAMP_FLTCR_TAMPPUDIS_Msk + +/******************** Bits definition for TAMP_IER register *****************/ +#define TAMP_IER_TAMP1IE_Pos (0U) +#define TAMP_IER_TAMP1IE_Msk (0x1UL << TAMP_IER_TAMP1IE_Pos) /*!< 0x00000001 */ +#define TAMP_IER_TAMP1IE TAMP_IER_TAMP1IE_Msk +#define TAMP_IER_TAMP2IE_Pos (1U) +#define TAMP_IER_TAMP2IE_Msk (0x1UL << TAMP_IER_TAMP2IE_Pos) /*!< 0x00000002 */ +#define TAMP_IER_TAMP2IE TAMP_IER_TAMP2IE_Msk +#define TAMP_IER_ITAMP3IE_Pos (18U) +#define TAMP_IER_ITAMP3IE_Msk (0x1UL << TAMP_IER_ITAMP3IE_Pos) /*!< 0x00040000 */ +#define TAMP_IER_ITAMP3IE TAMP_IER_ITAMP3IE_Msk +#define TAMP_IER_ITAMP4IE_Pos (19U) +#define TAMP_IER_ITAMP4IE_Msk (0x1UL << TAMP_IER_ITAMP4IE_Pos) /*!< 0x00080000 */ +#define TAMP_IER_ITAMP4IE TAMP_IER_ITAMP4IE_Msk +#define TAMP_IER_ITAMP5IE_Pos (20U) +#define TAMP_IER_ITAMP5IE_Msk (0x1UL << TAMP_IER_ITAMP5IE_Pos) /*!< 0x00100000 */ +#define TAMP_IER_ITAMP5IE TAMP_IER_ITAMP5IE_Msk +#define TAMP_IER_ITAMP6IE_Pos (21U) +#define TAMP_IER_ITAMP6IE_Msk (0x1UL << TAMP_IER_ITAMP6IE_Pos) /*!< 0x00200000 */ +#define TAMP_IER_ITAMP6IE TAMP_IER_ITAMP6IE_Msk + +/******************** Bits definition for TAMP_SR register ******************/ +#define TAMP_SR_TAMP1F_Pos (0U) +#define TAMP_SR_TAMP1F_Msk (0x1UL << TAMP_SR_TAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SR_TAMP1F TAMP_SR_TAMP1F_Msk +#define TAMP_SR_TAMP2F_Pos (1U) +#define TAMP_SR_TAMP2F_Msk (0x1UL << TAMP_SR_TAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SR_TAMP2F TAMP_SR_TAMP2F_Msk +#define TAMP_SR_ITAMP3F_Pos (18U) +#define TAMP_SR_ITAMP3F_Msk (0x1UL << TAMP_SR_ITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SR_ITAMP3F TAMP_SR_ITAMP3F_Msk +#define TAMP_SR_ITAMP4F_Pos (19U) +#define TAMP_SR_ITAMP4F_Msk (0x1UL << TAMP_SR_ITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SR_ITAMP4F TAMP_SR_ITAMP4F_Msk +#define TAMP_SR_ITAMP5F_Pos (20U) +#define TAMP_SR_ITAMP5F_Msk (0x1UL << TAMP_SR_ITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SR_ITAMP5F TAMP_SR_ITAMP5F_Msk +#define TAMP_SR_ITAMP6F_Pos (21U) +#define TAMP_SR_ITAMP6F_Msk (0x1UL << TAMP_SR_ITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SR_ITAMP6F TAMP_SR_ITAMP6F_Msk + +/******************** Bits definition for TAMP_MISR register ****************/ +#define TAMP_MISR_TAMP1MF_Pos (0U) +#define TAMP_MISR_TAMP1MF_Msk (0x1UL << TAMP_MISR_TAMP1MF_Pos) /*!< 0x00000001 */ +#define TAMP_MISR_TAMP1MF TAMP_MISR_TAMP1MF_Msk +#define TAMP_MISR_TAMP2MF_Pos (1U) +#define TAMP_MISR_TAMP2MF_Msk (0x1UL << TAMP_MISR_TAMP2MF_Pos) /*!< 0x00000002 */ +#define TAMP_MISR_TAMP2MF TAMP_MISR_TAMP2MF_Msk +#define TAMP_MISR_ITAMP3MF_Pos (18U) +#define TAMP_MISR_ITAMP3MF_Msk (0x1UL << TAMP_MISR_ITAMP3MF_Pos) /*!< 0x00040000 */ +#define TAMP_MISR_ITAMP3MF TAMP_MISR_ITAMP3MF_Msk +#define TAMP_MISR_ITAMP4MF_Pos (19U) +#define TAMP_MISR_ITAMP4MF_Msk (0x1UL << TAMP_MISR_ITAMP4MF_Pos) /*!< 0x00080000 */ +#define TAMP_MISR_ITAMP4MF TAMP_MISR_ITAMP4MF_Msk +#define TAMP_MISR_ITAMP5MF_Pos (20U) +#define TAMP_MISR_ITAMP5MF_Msk (0x1UL << TAMP_MISR_ITAMP5MF_Pos) /*!< 0x00100000 */ +#define TAMP_MISR_ITAMP5MF TAMP_MISR_ITAMP5MF_Msk +#define TAMP_MISR_ITAMP6MF_Pos (21U) +#define TAMP_MISR_ITAMP6MF_Msk (0x1UL << TAMP_MISR_ITAMP6MF_Pos) /*!< 0x00200000 */ +#define TAMP_MISR_ITAMP6MF TAMP_MISR_ITAMP6MF_Msk + +/******************** Bits definition for TAMP_SCR register *****************/ +#define TAMP_SCR_CTAMP1F_Pos (0U) +#define TAMP_SCR_CTAMP1F_Msk (0x1UL << TAMP_SCR_CTAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SCR_CTAMP1F TAMP_SCR_CTAMP1F_Msk +#define TAMP_SCR_CTAMP2F_Pos (1U) +#define TAMP_SCR_CTAMP2F_Msk (0x1UL << TAMP_SCR_CTAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SCR_CTAMP2F TAMP_SCR_CTAMP2F_Msk +#define TAMP_SCR_CITAMP3F_Pos (18U) +#define TAMP_SCR_CITAMP3F_Msk (0x1UL << TAMP_SCR_CITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SCR_CITAMP3F TAMP_SCR_CITAMP3F_Msk +#define TAMP_SCR_CITAMP4F_Pos (19U) +#define TAMP_SCR_CITAMP4F_Msk (0x1UL << TAMP_SCR_CITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SCR_CITAMP4F TAMP_SCR_CITAMP4F_Msk +#define TAMP_SCR_CITAMP5F_Pos (20U) +#define TAMP_SCR_CITAMP5F_Msk (0x1UL << TAMP_SCR_CITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SCR_CITAMP5F TAMP_SCR_CITAMP5F_Msk +#define TAMP_SCR_CITAMP6F_Pos (21U) +#define TAMP_SCR_CITAMP6F_Msk (0x1UL << TAMP_SCR_CITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SCR_CITAMP6F TAMP_SCR_CITAMP6F_Msk + +/******************** Bits definition for TAMP_BKP0R register ***************/ +#define TAMP_BKP0R_Pos (0U) +#define TAMP_BKP0R_Msk (0xFFFFFFFFUL << TAMP_BKP0R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP0R TAMP_BKP0R_Msk + +/******************** Bits definition for TAMP_BKP1R register ***************/ +#define TAMP_BKP1R_Pos (0U) +#define TAMP_BKP1R_Msk (0xFFFFFFFFUL << TAMP_BKP1R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP1R TAMP_BKP1R_Msk + +/******************** Bits definition for TAMP_BKP2R register ***************/ +#define TAMP_BKP2R_Pos (0U) +#define TAMP_BKP2R_Msk (0xFFFFFFFFUL << TAMP_BKP2R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP2R TAMP_BKP2R_Msk + +/******************** Bits definition for TAMP_BKP3R register ***************/ +#define TAMP_BKP3R_Pos (0U) +#define TAMP_BKP3R_Msk (0xFFFFFFFFUL << TAMP_BKP3R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP3R TAMP_BKP3R_Msk + +/******************** Bits definition for TAMP_BKP4R register ***************/ +#define TAMP_BKP4R_Pos (0U) +#define TAMP_BKP4R_Msk (0xFFFFFFFFUL << TAMP_BKP4R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP4R TAMP_BKP4R_Msk + +/******************************************************************************/ +/* */ +/* Serial Peripheral Interface (SPI) */ +/* */ +/******************************************************************************/ +/* + * @brief Specific device feature definitions (not present on all devices in the STM32G0 series) + */ +#define SPI_I2S_SUPPORT /*!< I2S support */ + +/******************* Bit definition for SPI_CR1 register ********************/ +#define SPI_CR1_CPHA_Pos (0U) +#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */ +#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*! exti[16] Interrupt */ +#define SYSCFG_ITLINE2_SR_TAMPER_Pos (0U) +#define SYSCFG_ITLINE2_SR_TAMPER_Msk (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE2_SR_TAMPER SYSCFG_ITLINE2_SR_TAMPER_Msk /*!< TAMPER -> exti[21] interrupt */ +#define SYSCFG_ITLINE2_SR_RTC_Pos (1U) +#define SYSCFG_ITLINE2_SR_RTC_Msk (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE2_SR_RTC SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos (0U) +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC SYSCFG_ITLINE3_SR_FLASH_ECC_Msk /*!< Flash ITF ECC interrupt */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos (1U) +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF SYSCFG_ITLINE3_SR_FLASH_ITF_Msk /*!< FLASH ITF interrupt */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos (0U) +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL SYSCFG_ITLINE4_SR_CLK_CTRL_Msk /*!< RCC interrupt */ +#define SYSCFG_ITLINE5_SR_EXTI0_Pos (0U) +#define SYSCFG_ITLINE5_SR_EXTI0_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE5_SR_EXTI0 SYSCFG_ITLINE5_SR_EXTI0_Msk /*!< External Interrupt 0 */ +#define SYSCFG_ITLINE5_SR_EXTI1_Pos (1U) +#define SYSCFG_ITLINE5_SR_EXTI1_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE5_SR_EXTI1 SYSCFG_ITLINE5_SR_EXTI1_Msk /*!< External Interrupt 1 */ +#define SYSCFG_ITLINE6_SR_EXTI2_Pos (0U) +#define SYSCFG_ITLINE6_SR_EXTI2_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE6_SR_EXTI2 SYSCFG_ITLINE6_SR_EXTI2_Msk /*!< External Interrupt 2 */ +#define SYSCFG_ITLINE6_SR_EXTI3_Pos (1U) +#define SYSCFG_ITLINE6_SR_EXTI3_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE6_SR_EXTI3 SYSCFG_ITLINE6_SR_EXTI3_Msk /*!< External Interrupt 3 */ +#define SYSCFG_ITLINE7_SR_EXTI4_Pos (0U) +#define SYSCFG_ITLINE7_SR_EXTI4_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE7_SR_EXTI4 SYSCFG_ITLINE7_SR_EXTI4_Msk /*!< External Interrupt 4 */ +#define SYSCFG_ITLINE7_SR_EXTI5_Pos (1U) +#define SYSCFG_ITLINE7_SR_EXTI5_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE7_SR_EXTI5 SYSCFG_ITLINE7_SR_EXTI5_Msk /*!< External Interrupt 5 */ +#define SYSCFG_ITLINE7_SR_EXTI6_Pos (2U) +#define SYSCFG_ITLINE7_SR_EXTI6_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE7_SR_EXTI6 SYSCFG_ITLINE7_SR_EXTI6_Msk /*!< External Interrupt 6 */ +#define SYSCFG_ITLINE7_SR_EXTI7_Pos (3U) +#define SYSCFG_ITLINE7_SR_EXTI7_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE7_SR_EXTI7 SYSCFG_ITLINE7_SR_EXTI7_Msk /*!< External Interrupt 7 */ +#define SYSCFG_ITLINE7_SR_EXTI8_Pos (4U) +#define SYSCFG_ITLINE7_SR_EXTI8_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE7_SR_EXTI8 SYSCFG_ITLINE7_SR_EXTI8_Msk /*!< External Interrupt 8 */ +#define SYSCFG_ITLINE7_SR_EXTI9_Pos (5U) +#define SYSCFG_ITLINE7_SR_EXTI9_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */ +#define SYSCFG_ITLINE7_SR_EXTI9 SYSCFG_ITLINE7_SR_EXTI9_Msk /*!< External Interrupt 9 */ +#define SYSCFG_ITLINE7_SR_EXTI10_Pos (6U) +#define SYSCFG_ITLINE7_SR_EXTI10_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */ +#define SYSCFG_ITLINE7_SR_EXTI10 SYSCFG_ITLINE7_SR_EXTI10_Msk /*!< External Interrupt 10 */ +#define SYSCFG_ITLINE7_SR_EXTI11_Pos (7U) +#define SYSCFG_ITLINE7_SR_EXTI11_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */ +#define SYSCFG_ITLINE7_SR_EXTI11 SYSCFG_ITLINE7_SR_EXTI11_Msk /*!< External Interrupt 11 */ +#define SYSCFG_ITLINE7_SR_EXTI12_Pos (8U) +#define SYSCFG_ITLINE7_SR_EXTI12_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */ +#define SYSCFG_ITLINE7_SR_EXTI12 SYSCFG_ITLINE7_SR_EXTI12_Msk /*!< External Interrupt 12 */ +#define SYSCFG_ITLINE7_SR_EXTI13_Pos (9U) +#define SYSCFG_ITLINE7_SR_EXTI13_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */ +#define SYSCFG_ITLINE7_SR_EXTI13 SYSCFG_ITLINE7_SR_EXTI13_Msk /*!< External Interrupt 13 */ +#define SYSCFG_ITLINE7_SR_EXTI14_Pos (10U) +#define SYSCFG_ITLINE7_SR_EXTI14_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */ +#define SYSCFG_ITLINE7_SR_EXTI14 SYSCFG_ITLINE7_SR_EXTI14_Msk /*!< External Interrupt 14 */ +#define SYSCFG_ITLINE7_SR_EXTI15_Pos (11U) +#define SYSCFG_ITLINE7_SR_EXTI15_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */ +#define SYSCFG_ITLINE7_SR_EXTI15 SYSCFG_ITLINE7_SR_EXTI15_Msk /*!< External Interrupt 15 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos (0U) +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1 SYSCFG_ITLINE9_SR_DMA1_CH1_Msk /*!< DMA1 Channel 1 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos (0U) +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2 SYSCFG_ITLINE10_SR_DMA1_CH2_Msk /*!< DMA1 Channel 2 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos (1U) +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3 SYSCFG_ITLINE10_SR_DMA1_CH3_Msk /*!< DMA2 Channel 3 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos (0U) +#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE11_SR_DMAMUX1 SYSCFG_ITLINE11_SR_DMAMUX1_Msk /*!< DMAMUX Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4 SYSCFG_ITLINE11_SR_DMA1_CH4_Msk /*!< DMA1 Channel 4 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos (2U) +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5 SYSCFG_ITLINE11_SR_DMA1_CH5_Msk /*!< DMA1 Channel 5 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos (3U) +#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6 SYSCFG_ITLINE11_SR_DMA1_CH6_Msk /*!< DMA1 Channel 6 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos (4U) +#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7 SYSCFG_ITLINE11_SR_DMA1_CH7_Msk /*!< DMA1 Channel 7 Interrupt */ +#define SYSCFG_ITLINE12_SR_ADC_Pos (0U) +#define SYSCFG_ITLINE12_SR_ADC_Msk (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE12_SR_ADC SYSCFG_ITLINE12_SR_ADC_Msk /*!< ADC Interrupt */ +#define SYSCFG_ITLINE12_SR_COMP1_Pos (1U) +#define SYSCFG_ITLINE12_SR_COMP1_Msk (0x1UL << SYSCFG_ITLINE12_SR_COMP1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE12_SR_COMP1 SYSCFG_ITLINE12_SR_COMP1_Msk /*!< COMP1 Interrupt -> exti[17] */ +#define SYSCFG_ITLINE12_SR_COMP2_Pos (2U) +#define SYSCFG_ITLINE12_SR_COMP2_Msk (0x1UL << SYSCFG_ITLINE12_SR_COMP2_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE12_SR_COMP2 SYSCFG_ITLINE12_SR_COMP2_Msk /*!< COMP2 Interrupt -> exti[18] */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos (0U) +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU SYSCFG_ITLINE13_SR_TIM1_CCU_Msk /*!< TIM1 CCU Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos (1U) +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG SYSCFG_ITLINE13_SR_TIM1_TRG_Msk /*!< TIM1 TRG Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos (2U) +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD SYSCFG_ITLINE13_SR_TIM1_UPD_Msk /*!< TIM1 UPD Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos (3U) +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK SYSCFG_ITLINE13_SR_TIM1_BRK_Msk /*!< TIM1 BRK Interrupt */ +#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos (0U) +#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE14_SR_TIM1_CC SYSCFG_ITLINE14_SR_TIM1_CC_Msk /*!< TIM1 CC Interrupt */ +#define SYSCFG_ITLINE15_SR_TIM2_GLB_Pos (0U) +#define SYSCFG_ITLINE15_SR_TIM2_GLB_Msk (0x1UL << SYSCFG_ITLINE15_SR_TIM2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE15_SR_TIM2_GLB SYSCFG_ITLINE15_SR_TIM2_GLB_Msk /*!< TIM2 GLB Interrupt */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos (0U) +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB SYSCFG_ITLINE16_SR_TIM3_GLB_Msk /*!< TIM3 GLB Interrupt */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos (0U) +#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk (0x1UL << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB SYSCFG_ITLINE17_SR_TIM6_GLB_Msk /*!< TIM6 GLB Interrupt */ +#define SYSCFG_ITLINE17_SR_DAC_Pos (1U) +#define SYSCFG_ITLINE17_SR_DAC_Msk (0x1UL << SYSCFG_ITLINE17_SR_DAC_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE17_SR_DAC SYSCFG_ITLINE17_SR_DAC_Msk /*!< DAC Interrupt */ +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos (2U) +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk (0x1UL << SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk /*!< LPTIM1 -> exti[29] Interrupt */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos (0U) +#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk (0x1UL << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB SYSCFG_ITLINE18_SR_TIM7_GLB_Msk /*!< TIM7 GLB Interrupt */ +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos (1U) +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk (0x1UL << SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk /*!< LPTIM2 -> exti[30] Interrupt */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos (0U) +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos (0U) +#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk (0x1UL << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /*!< TIM15 GLB Interrupt */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos (0U) +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos (0U) +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos (0U) +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB SYSCFG_ITLINE23_SR_I2C1_GLB_Msk /*!< I2C1 GLB Interrupt -> exti[23] */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos (0U) +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB SYSCFG_ITLINE24_SR_I2C2_GLB_Msk /*!< I2C2 GLB Interrupt -> exti[22]*/ +#define SYSCFG_ITLINE25_SR_SPI1_Pos (0U) +#define SYSCFG_ITLINE25_SR_SPI1_Msk (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE25_SR_SPI1 SYSCFG_ITLINE25_SR_SPI1_Msk /*!< SPI1 Interrupt */ +#define SYSCFG_ITLINE26_SR_SPI2_Pos (0U) +#define SYSCFG_ITLINE26_SR_SPI2_Msk (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE26_SR_SPI2 SYSCFG_ITLINE26_SR_SPI2_Msk /*!< SPI2 Interrupt */ +#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos (0U) +#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE27_SR_USART1_GLB SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */ +#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos (0U) +#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE28_SR_USART2_GLB SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */ +#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos (2U) +#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE29_SR_LPUART1_GLB SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk /*!< LPUART1 GLB Interrupt -> exti[28] */ + +/******************************************************************************/ +/* */ +/* TIM */ +/* */ +/******************************************************************************/ +/******************* Bit definition for TIM_CR1 register ********************/ +#define TIM_CR1_CEN_Pos (0U) +#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */ +#define TIM_CR1_CEN TIM_CR1_CEN_Msk /*! + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ +typedef struct +{ + __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR1; /*!< ADC configuration register 1, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR; /*!< ADC sampling time register, Address offset: 0x14 */ + uint32_t RESERVED1; /*!< Reserved, 0x18 */ + uint32_t RESERVED2; /*!< Reserved, 0x1C */ + __IO uint32_t AWD1TR; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ + __IO uint32_t AWD2TR; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */ + __IO uint32_t CHSELR; /*!< ADC group regular sequencer register, Address offset: 0x28 */ + __IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x2C */ + uint32_t RESERVED3[4]; /*!< Reserved, 0x30 - 0x3C */ + __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ + uint32_t RESERVED4[23];/*!< Reserved, 0x44 - 0x9C */ + __IO uint32_t AWD2CR; /*!< ADC analog watchdog 2 configuration register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 configuration register, Address offset: 0xA4 */ + uint32_t RESERVED5[3]; /*!< Reserved, 0xA8 - 0xB0 */ + __IO uint32_t CALFACT; /*!< ADC Calibration factor register, Address offset: 0xB4 */ +} ADC_TypeDef; + +typedef struct +{ + __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ +} ADC_Common_TypeDef; + +/* Legacy registers naming */ +#define TR1 AWD1TR +#define TR2 AWD2TR +#define TR3 AWD3TR + + + +/** + * @brief Comparator + */ +typedef struct +{ + __IO uint32_t CSR; /*!< COMP control and status register, Address offset: 0x00 */ +} COMP_TypeDef; + +typedef struct +{ + __IO uint32_t CSR_ODD; /*!< COMP control and status register located in register of comparator instance odd, used for bits common to several COMP instances, Address offset: 0x00 */ + __IO uint32_t CSR_EVEN; /*!< COMP control and status register located in register of comparator instance even, used for bits common to several COMP instances, Address offset: 0x04 */ +} COMP_Common_TypeDef; + +/** + * @brief CRC calculation unit + */ +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED1; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + +/** + * @brief Digital to Analog Converter + */ +typedef struct +{ + __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */ + __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */ + __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */ + __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */ + __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */ + __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */ + __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */ + __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */ + __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */ + __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */ + __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */ + __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */ + __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */ + __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */ + __IO uint32_t CCR; /*!< DAC calibration control register, Address offset: 0x38 */ + __IO uint32_t MCR; /*!< DAC mode control register, Address offset: 0x3C */ + __IO uint32_t SHSR1; /*!< DAC Sample and Hold sample time register 1, Address offset: 0x40 */ + __IO uint32_t SHSR2; /*!< DAC Sample and Hold sample time register 2, Address offset: 0x44 */ + __IO uint32_t SHHR; /*!< DAC Sample and Hold hold time register, Address offset: 0x48 */ + __IO uint32_t SHRR; /*!< DAC Sample and Hold refresh time register, Address offset: 0x4C */ +} DAC_TypeDef; + +/** + * @brief Debug MCU + */ +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug configuration register, Address offset: 0x04 */ + __IO uint32_t APBFZ1; /*!< Debug APB freeze register 1, Address offset: 0x08 */ + __IO uint32_t APBFZ2; /*!< Debug APB freeze register 2, Address offset: 0x0C */ +} DBG_TypeDef; + +/** + * @brief DMA Controller + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} DMA_TypeDef; + +/** + * @brief DMA Multiplexer + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register Address offset: 0x0004 * (channel x) */ +}DMAMUX_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< DMA Channel Status Register Address offset: 0x0080 */ + __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register Address offset: 0x0084 */ +}DMAMUX_ChannelStatus_TypeDef; + +typedef struct +{ + __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register Address offset: 0x0100 + 0x0004 * (Req Gen x) */ +}DMAMUX_RequestGen_TypeDef; + +typedef struct +{ + __IO uint32_t RGSR; /*!< DMA Request Generator Status Register Address offset: 0x0140 */ + __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register Address offset: 0x0144 */ +}DMAMUX_RequestGenStatus_TypeDef; + +/** + * @brief Asynch Interrupt/Event Controller (EXTI) + */ +typedef struct +{ + __IO uint32_t RTSR1; /*!< EXTI Rising Trigger Selection Register 1, Address offset: 0x00 */ + __IO uint32_t FTSR1; /*!< EXTI Falling Trigger Selection Register 1, Address offset: 0x04 */ + __IO uint32_t SWIER1; /*!< EXTI Software Interrupt event Register 1, Address offset: 0x08 */ + __IO uint32_t RPR1; /*!< EXTI Rising Pending Register 1, Address offset: 0x0C */ + __IO uint32_t FPR1; /*!< EXTI Falling Pending Register 1, Address offset: 0x10 */ + uint32_t RESERVED1[3]; /*!< Reserved 1, 0x14 -- 0x1C */ + uint32_t RESERVED2[5]; /*!< Reserved 2, 0x20 -- 0x30 */ + uint32_t RESERVED3[11]; /*!< Reserved 3, 0x34 -- 0x5C */ + __IO uint32_t EXTICR[4]; /*!< EXTI External Interrupt Configuration Register, 0x60 -- 0x6C */ + uint32_t RESERVED4[4]; /*!< Reserved 4, 0x70 -- 0x7C */ + __IO uint32_t IMR1; /*!< EXTI Interrupt Mask Register 1, Address offset: 0x80 */ + __IO uint32_t EMR1; /*!< EXTI Event Mask Register 1, Address offset: 0x84 */ +} EXTI_TypeDef; + +/** + * @brief FLASH Registers + */ +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH Access Control register, Address offset: 0x00 */ + uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x04 */ + __IO uint32_t KEYR; /*!< FLASH Key register, Address offset: 0x08 */ + __IO uint32_t OPTKEYR; /*!< FLASH Option Key register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< FLASH Status register, Address offset: 0x10 */ + __IO uint32_t CR; /*!< FLASH Control register, Address offset: 0x14 */ + __IO uint32_t ECCR; /*!< FLASH ECC register, Address offset: 0x18 */ + uint32_t RESERVED2; /*!< Reserved2, Address offset: 0x1C */ + __IO uint32_t OPTR; /*!< FLASH Option register, Address offset: 0x20 */ + __IO uint32_t PCROP1ASR; /*!< FLASH Bank PCROP area A Start address register, Address offset: 0x24 */ + __IO uint32_t PCROP1AER; /*!< FLASH Bank PCROP area A End address register, Address offset: 0x28 */ + __IO uint32_t WRP1AR; /*!< FLASH Bank WRP area A address register, Address offset: 0x2C */ + __IO uint32_t WRP1BR; /*!< FLASH Bank WRP area B address register, Address offset: 0x30 */ + __IO uint32_t PCROP1BSR; /*!< FLASH Bank PCROP area B Start address register, Address offset: 0x34 */ + __IO uint32_t PCROP1BER; /*!< FLASH Bank PCROP area B End address register, Address offset: 0x38 */ + uint32_t RESERVED8[17];/*!< Reserved8, Address offset: 0x3C--0x7C */ + __IO uint32_t SECR; /*!< FLASH security register , Address offset: 0x80 */ +} FLASH_TypeDef; + +/** + * @brief General Purpose I/O + */ +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ + __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */ +} GPIO_TypeDef; + + +/** + * @brief Inter-integrated Circuit Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + +/** + * @brief LPTIMER + */ +typedef struct +{ + __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ + __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ + __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ + __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ + __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ + __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ + __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ + __IO uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x20 */ + __IO uint32_t CFGR2; /*!< LPTIM Option register, Address offset: 0x24 */ +} LPTIM_TypeDef; + + +/** + * @brief Power Control + */ +typedef struct +{ + __IO uint32_t CR1; /*!< PWR Power Control Register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< PWR Power Control Register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< PWR Power Control Register 3, Address offset: 0x08 */ + __IO uint32_t CR4; /*!< PWR Power Control Register 4, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< PWR Power Status Register 1, Address offset: 0x10 */ + __IO uint32_t SR2; /*!< PWR Power Status Register 2, Address offset: 0x14 */ + __IO uint32_t SCR; /*!< PWR Power Status Clear Register, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t PUCRA; /*!< PWR Pull-Up Control Register of port A, Address offset: 0x20 */ + __IO uint32_t PDCRA; /*!< PWR Pull-Down Control Register of port A, Address offset: 0x24 */ + __IO uint32_t PUCRB; /*!< PWR Pull-Up Control Register of port B, Address offset: 0x28 */ + __IO uint32_t PDCRB; /*!< PWR Pull-Down Control Register of port B, Address offset: 0x2C */ + __IO uint32_t PUCRC; /*!< PWR Pull-Up Control Register of port C, Address offset: 0x30 */ + __IO uint32_t PDCRC; /*!< PWR Pull-Down Control Register of port C, Address offset: 0x34 */ + __IO uint32_t PUCRD; /*!< PWR Pull-Up Control Register of port D, Address offset: 0x38 */ + __IO uint32_t PDCRD; /*!< PWR Pull-Down Control Register of port D, Address offset: 0x3C */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x40 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: 0x44 */ + __IO uint32_t PUCRF; /*!< PWR Pull-Up Control Register of port F, Address offset: 0x48 */ + __IO uint32_t PDCRF; /*!< PWR Pull-Down Control Register of port F, Address offset: 0x4C */ +} PWR_TypeDef; + +/** + * @brief Reset and Clock Control + */ +typedef struct +{ + __IO uint32_t CR; /*!< RCC Clock Sources Control Register, Address offset: 0x00 */ + __IO uint32_t ICSCR; /*!< RCC Internal Clock Sources Calibration Register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC Regulated Domain Clocks Configuration Register, Address offset: 0x08 */ + __IO uint32_t PLLCFGR; /*!< RCC System PLL configuration Register, Address offset: 0x0C */ + __IO uint32_t RESERVED0; /*!< Reserved, Address offset: 0x10 */ + __IO uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */ + __IO uint32_t CIER; /*!< RCC Clock Interrupt Enable Register, Address offset: 0x18 */ + __IO uint32_t CIFR; /*!< RCC Clock Interrupt Flag Register, Address offset: 0x1C */ + __IO uint32_t CICR; /*!< RCC Clock Interrupt Clear Register, Address offset: 0x20 */ + __IO uint32_t IOPRSTR; /*!< RCC IO port reset register, Address offset: 0x24 */ + __IO uint32_t AHBRSTR; /*!< RCC AHB peripherals reset register, Address offset: 0x28 */ + __IO uint32_t APBRSTR1; /*!< RCC APB peripherals reset register 1, Address offset: 0x2C */ + __IO uint32_t APBRSTR2; /*!< RCC APB peripherals reset register 2, Address offset: 0x30 */ + __IO uint32_t IOPENR; /*!< RCC IO port enable register, Address offset: 0x34 */ + __IO uint32_t AHBENR; /*!< RCC AHB peripherals clock enable register, Address offset: 0x38 */ + __IO uint32_t APBENR1; /*!< RCC APB peripherals clock enable register1, Address offset: 0x3C */ + __IO uint32_t APBENR2; /*!< RCC APB peripherals clock enable register2, Address offset: 0x40 */ + __IO uint32_t IOPSMENR; /*!< RCC IO port clocks enable in sleep mode register, Address offset: 0x44 */ + __IO uint32_t AHBSMENR; /*!< RCC AHB peripheral clocks enable in sleep mode register, Address offset: 0x48 */ + __IO uint32_t APBSMENR1; /*!< RCC APB peripheral clocks enable in sleep mode register1, Address offset: 0x4C */ + __IO uint32_t APBSMENR2; /*!< RCC APB peripheral clocks enable in sleep mode register2, Address offset: 0x50 */ + __IO uint32_t CCIPR; /*!< RCC Peripherals Independent Clocks Configuration Register, Address offset: 0x54 */ + __IO uint32_t RESERVED2; /*!< Reserved, Address offset: 0x58 */ + __IO uint32_t BDCR; /*!< RCC Backup Domain Control Register, Address offset: 0x5C */ + __IO uint32_t CSR; /*!< RCC Unregulated Domain Clock Control and Status Register, Address offset: 0x60 */ +} RCC_TypeDef; + +/** + * @brief Real-Time Clock + */ +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x08 */ + __IO uint32_t ICSR; /*!< RTC initialization control and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x18 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x1C */ + uint32_t RESERVED1; /*!< Reserved Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x1C */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x48 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x4C */ + __IO uint32_t SR; /*!< RTC Status register, Address offset: 0x50 */ + __IO uint32_t MISR; /*!< RTC Masked Interrupt Status register, Address offset: 0x54 */ + uint32_t RESERVED3; /*!< Reserved Address offset: 0x58 */ + __IO uint32_t SCR; /*!< RTC Status Clear register, Address offset: 0x5C */ + __IO uint32_t OR; /*!< RTC option register, Address offset: 0x60 */ +} RTC_TypeDef; + +/** + * @brief Tamper and backup registers + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TAMP configuration register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TAMP configuration register 2, Address offset: 0x04 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x08 */ + __IO uint32_t FLTCR; /*!< Reserved Address offset: 0x0C */ + uint32_t RESERVED1[7]; /*!< Reserved Address offset: 0x10 -- 0x28 */ + __IO uint32_t IER; /*!< TAMP Interrupt enable register, Address offset: 0x2C */ + __IO uint32_t SR; /*!< TAMP Status register, Address offset: 0x30 */ + __IO uint32_t MISR; /*!< TAMP Masked Interrupt Status register, Address offset: 0x34 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x38 */ + __IO uint32_t SCR; /*!< TAMP Status clear register, Address offset: 0x3C */ + uint32_t RESERVED3[48]; /*!< Reserved Address offset: 0x54 -- 0xFC */ + __IO uint32_t BKP0R; /*!< TAMP backup register 0, Address offset: 0x100 */ + __IO uint32_t BKP1R; /*!< TAMP backup register 1, Address offset: 0x104 */ + __IO uint32_t BKP2R; /*!< TAMP backup register 2, Address offset: 0x108 */ + __IO uint32_t BKP3R; /*!< TAMP backup register 3, Address offset: 0x10C */ + __IO uint32_t BKP4R; /*!< TAMP backup register 4, Address offset: 0x110 */ +} TAMP_TypeDef; + + /** + * @brief Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< SPI Control register 1 (not used in I2S mode), Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ + __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ + __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ + __IO uint32_t RXCRCR; /*!< SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 */ + __IO uint32_t TXCRCR; /*!< SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 */ + __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ + __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ +} SPI_TypeDef; + +/** + * @brief System configuration controller + */ +typedef struct +{ + __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */ + uint32_t RESERVED0[5]; /*!< Reserved, 0x04 --0x14 */ + __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x18 */ + uint32_t RESERVED1[25]; /*!< Reserved 0x1C */ + __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register, Address offset: 0x80 */ +} SYSCFG_TypeDef; + +/** + * @brief TIM + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + __IO uint32_t OR1; /*!< TIM option register, Address offset: 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t AF1; /*!< TIM alternate function register 1, Address offset: 0x60 */ + __IO uint32_t AF2; /*!< TIM alternate function register 2, Address offset: 0x64 */ + __IO uint32_t TISEL; /*!< TIM Input Selection register, Address offset: 0x68 */ +} TIM_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + __IO uint32_t PRESC; /*!< USART Prescaler register, Address offset: 0x2C */ +} USART_TypeDef; + +/** + * @brief VREFBUF + */ +typedef struct +{ + __IO uint32_t CSR; /*!< VREFBUF control and status register, Address offset: 0x00 */ + __IO uint32_t CCR; /*!< VREFBUF calibration and control register, Address offset: 0x04 */ +} VREFBUF_TypeDef; + +/** + * @brief Window WATCHDOG + */ +typedef struct +{ + __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ + __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ +} WWDG_TypeDef; + +/** + * @brief AES hardware accelerator + */ +typedef struct +{ + __IO uint32_t CR; /*!< AES control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< AES status register, Address offset: 0x04 */ + __IO uint32_t DINR; /*!< AES data input register, Address offset: 0x08 */ + __IO uint32_t DOUTR; /*!< AES data output register, Address offset: 0x0C */ + __IO uint32_t KEYR0; /*!< AES key register 0, Address offset: 0x10 */ + __IO uint32_t KEYR1; /*!< AES key register 1, Address offset: 0x14 */ + __IO uint32_t KEYR2; /*!< AES key register 2, Address offset: 0x18 */ + __IO uint32_t KEYR3; /*!< AES key register 3, Address offset: 0x1C */ + __IO uint32_t IVR0; /*!< AES initialization vector register 0, Address offset: 0x20 */ + __IO uint32_t IVR1; /*!< AES initialization vector register 1, Address offset: 0x24 */ + __IO uint32_t IVR2; /*!< AES initialization vector register 2, Address offset: 0x28 */ + __IO uint32_t IVR3; /*!< AES initialization vector register 3, Address offset: 0x2C */ + __IO uint32_t KEYR4; /*!< AES key register 4, Address offset: 0x30 */ + __IO uint32_t KEYR5; /*!< AES key register 5, Address offset: 0x34 */ + __IO uint32_t KEYR6; /*!< AES key register 6, Address offset: 0x38 */ + __IO uint32_t KEYR7; /*!< AES key register 7, Address offset: 0x3C */ + __IO uint32_t SUSP0R; /*!< AES Suspend register 0, Address offset: 0x40 */ + __IO uint32_t SUSP1R; /*!< AES Suspend register 1, Address offset: 0x44 */ + __IO uint32_t SUSP2R; /*!< AES Suspend register 2, Address offset: 0x48 */ + __IO uint32_t SUSP3R; /*!< AES Suspend register 3, Address offset: 0x4C */ + __IO uint32_t SUSP4R; /*!< AES Suspend register 4, Address offset: 0x50 */ + __IO uint32_t SUSP5R; /*!< AES Suspend register 5, Address offset: 0x54 */ + __IO uint32_t SUSP6R; /*!< AES Suspend register 6, Address offset: 0x58 */ + __IO uint32_t SUSP7R; /*!< AES Suspend register 7, Address offset: 0x5C */ +} AES_TypeDef; + +/** + * @brief RNG + */ +typedef struct +{ + __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */ + __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */ +} RNG_TypeDef; + + +/** + * @} + */ + +/** @addtogroup Peripheral_memory_map + * @{ + */ +#define FLASH_BASE (0x08000000UL) /*!< FLASH base address */ +#define SRAM_BASE (0x20000000UL) /*!< SRAM base address */ +#define PERIPH_BASE (0x40000000UL) /*!< Peripheral base address */ +#define IOPORT_BASE (0x50000000UL) /*!< IOPORT base address */ +#define SRAM_SIZE_MAX (0x00004000UL) /*!< maximum SRAM size (up to 16 KBytes) */ + +#define FLASH_SIZE (((*((uint32_t *)FLASHSIZE_BASE)) & (0x007FU)) << 10U) + +/*!< Peripheral memory map */ +#define APBPERIPH_BASE (PERIPH_BASE) +#define AHBPERIPH_BASE (PERIPH_BASE + 0x00020000UL) + +/*!< APB peripherals */ + +#define TIM2_BASE (APBPERIPH_BASE + 0UL) +#define TIM3_BASE (APBPERIPH_BASE + 0x00000400UL) +#define TIM6_BASE (APBPERIPH_BASE + 0x00001000UL) +#define TIM7_BASE (APBPERIPH_BASE + 0x00001400UL) +#define TIM14_BASE (APBPERIPH_BASE + 0x00002000UL) +#define RTC_BASE (APBPERIPH_BASE + 0x00002800UL) +#define WWDG_BASE (APBPERIPH_BASE + 0x00002C00UL) +#define IWDG_BASE (APBPERIPH_BASE + 0x00003000UL) +#define SPI2_BASE (APBPERIPH_BASE + 0x00003800UL) +#define USART2_BASE (APBPERIPH_BASE + 0x00004400UL) +#define I2C1_BASE (APBPERIPH_BASE + 0x00005400UL) +#define I2C2_BASE (APBPERIPH_BASE + 0x00005800UL) +#define PWR_BASE (APBPERIPH_BASE + 0x00007000UL) +#define DAC1_BASE (APBPERIPH_BASE + 0x00007400UL) +#define DAC_BASE (APBPERIPH_BASE + 0x00007400UL) /* Kept for legacy purpose */ +#define LPTIM1_BASE (APBPERIPH_BASE + 0x00007C00UL) +#define LPUART1_BASE (APBPERIPH_BASE + 0x00008000UL) +#define LPTIM2_BASE (APBPERIPH_BASE + 0x00009400UL) +#define TAMP_BASE (APBPERIPH_BASE + 0x0000B000UL) +#define SYSCFG_BASE (APBPERIPH_BASE + 0x00010000UL) +#define VREFBUF_BASE (APBPERIPH_BASE + 0x00010030UL) +#define COMP1_BASE (SYSCFG_BASE + 0x0200UL) +#define COMP2_BASE (SYSCFG_BASE + 0x0204UL) +#define ADC1_BASE (APBPERIPH_BASE + 0x00012400UL) +#define ADC1_COMMON_BASE (APBPERIPH_BASE + 0x00012708UL) +#define ADC_BASE (ADC1_COMMON_BASE) /* Kept for legacy purpose */ +#define TIM1_BASE (APBPERIPH_BASE + 0x00012C00UL) +#define SPI1_BASE (APBPERIPH_BASE + 0x00013000UL) +#define USART1_BASE (APBPERIPH_BASE + 0x00013800UL) +#define TIM15_BASE (APBPERIPH_BASE + 0x00014000UL) +#define TIM16_BASE (APBPERIPH_BASE + 0x00014400UL) +#define TIM17_BASE (APBPERIPH_BASE + 0x00014800UL) +#define DBG_BASE (APBPERIPH_BASE + 0x00015800UL) + + +/*!< AHB peripherals */ +#define DMA1_BASE (AHBPERIPH_BASE) +#define DMAMUX1_BASE (AHBPERIPH_BASE + 0x00000800UL) +#define RCC_BASE (AHBPERIPH_BASE + 0x00001000UL) +#define EXTI_BASE (AHBPERIPH_BASE + 0x00001800UL) +#define FLASH_R_BASE (AHBPERIPH_BASE + 0x00002000UL) +#define CRC_BASE (AHBPERIPH_BASE + 0x00003000UL) + +#define RNG_BASE (AHBPERIPH_BASE + 0x00005000UL) +#define AES_BASE (AHBPERIPH_BASE + 0x00006000UL) + +#define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) +#define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) +#define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) +#define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) +#define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) +#define DMA1_Channel6_BASE (DMA1_BASE + 0x0000006CUL) +#define DMA1_Channel7_BASE (DMA1_BASE + 0x00000080UL) + +#define DMAMUX1_Channel0_BASE (DMAMUX1_BASE) +#define DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x00000004UL) +#define DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x00000008UL) +#define DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x0000000CUL) +#define DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x00000010UL) +#define DMAMUX1_Channel5_BASE (DMAMUX1_BASE + 0x00000014UL) +#define DMAMUX1_Channel6_BASE (DMAMUX1_BASE + 0x00000018UL) + +#define DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x00000100UL) +#define DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x00000104UL) +#define DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x00000108UL) +#define DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x0000010CUL) + +#define DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x00000080UL) +#define DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x00000140UL) + +/*!< IOPORT */ +#define GPIOA_BASE (IOPORT_BASE + 0x00000000UL) +#define GPIOB_BASE (IOPORT_BASE + 0x00000400UL) +#define GPIOC_BASE (IOPORT_BASE + 0x00000800UL) +#define GPIOD_BASE (IOPORT_BASE + 0x00000C00UL) +#define GPIOF_BASE (IOPORT_BASE + 0x00001400UL) + +/*!< Device Electronic Signature */ +#define PACKAGE_BASE (0x1FFF7500UL) /*!< Package data register base address */ +#define UID_BASE (0x1FFF7590UL) /*!< Unique device ID register base address */ +#define FLASHSIZE_BASE (0x1FFF75E0UL) /*!< Flash size data register base address */ + +/** + * @} + */ + +/** @addtogroup Peripheral_declaration + * @{ + */ +#define TIM2 ((TIM_TypeDef *) TIM2_BASE) +#define TIM3 ((TIM_TypeDef *) TIM3_BASE) +#define TIM6 ((TIM_TypeDef *) TIM6_BASE) +#define TIM7 ((TIM_TypeDef *) TIM7_BASE) +#define TIM14 ((TIM_TypeDef *) TIM14_BASE) +#define RTC ((RTC_TypeDef *) RTC_BASE) +#define TAMP ((TAMP_TypeDef *) TAMP_BASE) +#define WWDG ((WWDG_TypeDef *) WWDG_BASE) +#define IWDG ((IWDG_TypeDef *) IWDG_BASE) +#define SPI2 ((SPI_TypeDef *) SPI2_BASE) +#define USART2 ((USART_TypeDef *) USART2_BASE) +#define I2C1 ((I2C_TypeDef *) I2C1_BASE) +#define I2C2 ((I2C_TypeDef *) I2C2_BASE) +#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) +#define PWR ((PWR_TypeDef *) PWR_BASE) +#define RCC ((RCC_TypeDef *) RCC_BASE) +#define EXTI ((EXTI_TypeDef *) EXTI_BASE) +#define DAC1 ((DAC_TypeDef *) DAC1_BASE) +#define DAC ((DAC_TypeDef *) DAC_BASE) /* Kept for legacy purpose */ +#define LPUART1 ((USART_TypeDef *) LPUART1_BASE) +#define LPTIM2 ((LPTIM_TypeDef *) LPTIM2_BASE) +#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) +#define VREFBUF ((VREFBUF_TypeDef *) VREFBUF_BASE) +#define COMP1 ((COMP_TypeDef *) COMP1_BASE) +#define COMP2 ((COMP_TypeDef *) COMP2_BASE) +#define COMP12_COMMON ((COMP_Common_TypeDef *) COMP1_BASE) +#define TIM1 ((TIM_TypeDef *) TIM1_BASE) +#define SPI1 ((SPI_TypeDef *) SPI1_BASE) +#define USART1 ((USART_TypeDef *) USART1_BASE) +#define TIM15 ((TIM_TypeDef *) TIM15_BASE) +#define TIM16 ((TIM_TypeDef *) TIM16_BASE) +#define TIM17 ((TIM_TypeDef *) TIM17_BASE) +#define DMA1 ((DMA_TypeDef *) DMA1_BASE) +#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) +#define CRC ((CRC_TypeDef *) CRC_BASE) +#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) +#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) +#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) +#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) +#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE) +#define ADC1 ((ADC_TypeDef *) ADC1_BASE) +#define ADC1_COMMON ((ADC_Common_TypeDef *) ADC1_COMMON_BASE) +#define ADC (ADC1_COMMON) /* Kept for legacy purpose */ + +#define AES ((AES_TypeDef *) AES_BASE) +#define AES1 ((AES_TypeDef *) AES_BASE) +#define RNG ((RNG_TypeDef *) RNG_BASE) + + +#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) +#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) +#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) +#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) +#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) +#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) +#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) +#define DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE) +#define DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE) +#define DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE) +#define DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE) +#define DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE) +#define DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE) +#define DMAMUX1_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE) +#define DMAMUX1_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE) + +#define DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE) +#define DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE) +#define DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE) +#define DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE) + +#define DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE) +#define DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE) + +#define DBG ((DBG_TypeDef *) DBG_BASE) + +/** + * @} + */ + +/** @addtogroup Exported_constants + * @{ + */ + + /** @addtogroup Hardware_Constant_Definition + * @{ + */ +#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */ + + /** + * @} + */ + + /** @addtogroup Peripheral_Registers_Bits_Definition + * @{ + */ + +/******************************************************************************/ +/* Peripheral Registers Bits Definition */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* Analog to Digital Converter (ADC) */ +/* */ +/******************************************************************************/ +/******************** Bit definition for ADC_ISR register *******************/ +#define ADC_ISR_ADRDY_Pos (0U) +#define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ +#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC ready flag */ +#define ADC_ISR_EOSMP_Pos (1U) +#define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ +#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< ADC group regular end of sampling flag */ +#define ADC_ISR_EOC_Pos (2U) +#define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ +#define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< ADC group regular end of unitary conversion flag */ +#define ADC_ISR_EOS_Pos (3U) +#define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) /*!< 0x00000008 */ +#define ADC_ISR_EOS ADC_ISR_EOS_Msk /*!< ADC group regular end of sequence conversions flag */ +#define ADC_ISR_OVR_Pos (4U) +#define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ +#define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< ADC group regular overrun flag */ +#define ADC_ISR_AWD1_Pos (7U) +#define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */ +#define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk /*!< ADC analog watchdog 1 flag */ +#define ADC_ISR_AWD2_Pos (8U) +#define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) /*!< 0x00000100 */ +#define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk /*!< ADC analog watchdog 2 flag */ +#define ADC_ISR_AWD3_Pos (9U) +#define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) /*!< 0x00000200 */ +#define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk /*!< ADC analog watchdog 3 flag */ +#define ADC_ISR_EOCAL_Pos (11U) +#define ADC_ISR_EOCAL_Msk (0x1UL << ADC_ISR_EOCAL_Pos) /*!< 0x00000800 */ +#define ADC_ISR_EOCAL ADC_ISR_EOCAL_Msk /*!< ADC end of calibration flag */ +#define ADC_ISR_CCRDY_Pos (13U) +#define ADC_ISR_CCRDY_Msk (0x1UL << ADC_ISR_CCRDY_Pos) /*!< 0x00002000 */ +#define ADC_ISR_CCRDY ADC_ISR_CCRDY_Msk /*!< ADC channel configuration ready flag */ + +/* Legacy defines */ +#define ADC_ISR_EOSEQ (ADC_ISR_EOS) + +/******************** Bit definition for ADC_IER register *******************/ +#define ADC_IER_ADRDYIE_Pos (0U) +#define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ +#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC ready interrupt */ +#define ADC_IER_EOSMPIE_Pos (1U) +#define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ +#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< ADC group regular end of sampling interrupt */ +#define ADC_IER_EOCIE_Pos (2U) +#define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ +#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< ADC group regular end of unitary conversion interrupt */ +#define ADC_IER_EOSIE_Pos (3U) +#define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) /*!< 0x00000008 */ +#define ADC_IER_EOSIE ADC_IER_EOSIE_Msk /*!< ADC group regular end of sequence conversions interrupt */ +#define ADC_IER_OVRIE_Pos (4U) +#define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ +#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< ADC group regular overrun interrupt */ +#define ADC_IER_AWD1IE_Pos (7U) +#define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) /*!< 0x00000080 */ +#define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk /*!< ADC analog watchdog 1 interrupt */ +#define ADC_IER_AWD2IE_Pos (8U) +#define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) /*!< 0x00000100 */ +#define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk /*!< ADC analog watchdog 2 interrupt */ +#define ADC_IER_AWD3IE_Pos (9U) +#define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) /*!< 0x00000200 */ +#define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk /*!< ADC analog watchdog 3 interrupt */ +#define ADC_IER_EOCALIE_Pos (11U) +#define ADC_IER_EOCALIE_Msk (0x1UL << ADC_IER_EOCALIE_Pos) /*!< 0x00000800 */ +#define ADC_IER_EOCALIE ADC_IER_EOCALIE_Msk /*!< ADC end of calibration interrupt */ +#define ADC_IER_CCRDYIE_Pos (13U) +#define ADC_IER_CCRDYIE_Msk (0x1UL << ADC_IER_CCRDYIE_Pos) /*!< 0x00002000 */ +#define ADC_IER_CCRDYIE ADC_IER_CCRDYIE_Msk /*!< ADC channel configuration ready interrupt */ + +/* Legacy defines */ +#define ADC_IER_EOSEQIE (ADC_IER_EOSIE) + +/******************** Bit definition for ADC_CR register ********************/ +#define ADC_CR_ADEN_Pos (0U) +#define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ +#define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable */ +#define ADC_CR_ADDIS_Pos (1U) +#define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ +#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable */ +#define ADC_CR_ADSTART_Pos (2U) +#define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ +#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC group regular conversion start */ +#define ADC_CR_ADSTP_Pos (4U) +#define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ +#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC group regular conversion stop */ +#define ADC_CR_ADVREGEN_Pos (28U) +#define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ +#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC voltage regulator enable */ +#define ADC_CR_ADCAL_Pos (31U) +#define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ +#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ + +/******************** Bit definition for ADC_CFGR1 register *****************/ +#define ADC_CFGR1_DMAEN_Pos (0U) +#define ADC_CFGR1_DMAEN_Msk (0x1UL << ADC_CFGR1_DMAEN_Pos) /*!< 0x00000001 */ +#define ADC_CFGR1_DMAEN ADC_CFGR1_DMAEN_Msk /*!< ADC DMA transfer enable */ +#define ADC_CFGR1_DMACFG_Pos (1U) +#define ADC_CFGR1_DMACFG_Msk (0x1UL << ADC_CFGR1_DMACFG_Pos) /*!< 0x00000002 */ +#define ADC_CFGR1_DMACFG ADC_CFGR1_DMACFG_Msk /*!< ADC DMA transfer configuration */ + +#define ADC_CFGR1_SCANDIR_Pos (2U) +#define ADC_CFGR1_SCANDIR_Msk (0x1UL << ADC_CFGR1_SCANDIR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR_Msk /*!< ADC group regular sequencer scan direction */ + +#define ADC_CFGR1_RES_Pos (3U) +#define ADC_CFGR1_RES_Msk (0x3UL << ADC_CFGR1_RES_Pos) /*!< 0x00000018 */ +#define ADC_CFGR1_RES ADC_CFGR1_RES_Msk /*!< ADC data resolution */ +#define ADC_CFGR1_RES_0 (0x1U << ADC_CFGR1_RES_Pos) /*!< 0x00000008 */ +#define ADC_CFGR1_RES_1 (0x2U << ADC_CFGR1_RES_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR1_ALIGN_Pos (5U) +#define ADC_CFGR1_ALIGN_Msk (0x1UL << ADC_CFGR1_ALIGN_Pos) /*!< 0x00000020 */ +#define ADC_CFGR1_ALIGN ADC_CFGR1_ALIGN_Msk /*!< ADC data alignment */ + +#define ADC_CFGR1_EXTSEL_Pos (6U) +#define ADC_CFGR1_EXTSEL_Msk (0x7UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x000001C0 */ +#define ADC_CFGR1_EXTSEL ADC_CFGR1_EXTSEL_Msk /*!< ADC group regular external trigger source */ +#define ADC_CFGR1_EXTSEL_0 (0x1UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000040 */ +#define ADC_CFGR1_EXTSEL_1 (0x2UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000080 */ +#define ADC_CFGR1_EXTSEL_2 (0x4UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR1_EXTEN_Pos (10U) +#define ADC_CFGR1_EXTEN_Msk (0x3UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000C00 */ +#define ADC_CFGR1_EXTEN ADC_CFGR1_EXTEN_Msk /*!< ADC group regular external trigger polarity */ +#define ADC_CFGR1_EXTEN_0 (0x1UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000400 */ +#define ADC_CFGR1_EXTEN_1 (0x2UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000800 */ + +#define ADC_CFGR1_OVRMOD_Pos (12U) +#define ADC_CFGR1_OVRMOD_Msk (0x1UL << ADC_CFGR1_OVRMOD_Pos) /*!< 0x00001000 */ +#define ADC_CFGR1_OVRMOD ADC_CFGR1_OVRMOD_Msk /*!< ADC group regular overrun configuration */ +#define ADC_CFGR1_CONT_Pos (13U) +#define ADC_CFGR1_CONT_Msk (0x1UL << ADC_CFGR1_CONT_Pos) /*!< 0x00002000 */ +#define ADC_CFGR1_CONT ADC_CFGR1_CONT_Msk /*!< ADC group regular continuous conversion mode */ +#define ADC_CFGR1_WAIT_Pos (14U) +#define ADC_CFGR1_WAIT_Msk (0x1UL << ADC_CFGR1_WAIT_Pos) /*!< 0x00004000 */ +#define ADC_CFGR1_WAIT ADC_CFGR1_WAIT_Msk /*!< ADC low power auto wait */ +#define ADC_CFGR1_AUTOFF_Pos (15U) +#define ADC_CFGR1_AUTOFF_Msk (0x1UL << ADC_CFGR1_AUTOFF_Pos) /*!< 0x00008000 */ +#define ADC_CFGR1_AUTOFF ADC_CFGR1_AUTOFF_Msk /*!< ADC low power auto power off */ +#define ADC_CFGR1_DISCEN_Pos (16U) +#define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */ +#define ADC_CFGR1_DISCEN ADC_CFGR1_DISCEN_Msk /*!< ADC group regular sequencer discontinuous mode */ +#define ADC_CFGR1_CHSELRMOD_Pos (21U) +#define ADC_CFGR1_CHSELRMOD_Msk (0x1UL << ADC_CFGR1_CHSELRMOD_Pos) /*!< 0x00200000 */ +#define ADC_CFGR1_CHSELRMOD ADC_CFGR1_CHSELRMOD_Msk /*!< ADC group regular sequencer mode */ + +#define ADC_CFGR1_AWD1SGL_Pos (22U) +#define ADC_CFGR1_AWD1SGL_Msk (0x1UL << ADC_CFGR1_AWD1SGL_Pos) /*!< 0x00400000 */ +#define ADC_CFGR1_AWD1SGL ADC_CFGR1_AWD1SGL_Msk /*!< ADC analog watchdog 1 monitoring a single channel or all channels */ +#define ADC_CFGR1_AWD1EN_Pos (23U) +#define ADC_CFGR1_AWD1EN_Msk (0x1UL << ADC_CFGR1_AWD1EN_Pos) /*!< 0x00800000 */ +#define ADC_CFGR1_AWD1EN ADC_CFGR1_AWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group regular */ + +#define ADC_CFGR1_AWD1CH_Pos (26U) +#define ADC_CFGR1_AWD1CH_Msk (0x1FUL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x7C000000 */ +#define ADC_CFGR1_AWD1CH ADC_CFGR1_AWD1CH_Msk /*!< ADC analog watchdog 1 monitored channel selection */ +#define ADC_CFGR1_AWD1CH_0 (0x01UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x04000000 */ +#define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ +#define ADC_CFGR1_AWD1CH_2 (0x04UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x10000000 */ +#define ADC_CFGR1_AWD1CH_3 (0x08UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x20000000 */ +#define ADC_CFGR1_AWD1CH_4 (0x10UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x40000000 */ + +/* Legacy defines */ +#define ADC_CFGR1_AUTDLY (ADC_CFGR1_WAIT) + +/******************** Bit definition for ADC_CFGR2 register *****************/ +#define ADC_CFGR2_OVSE_Pos (0U) +#define ADC_CFGR2_OVSE_Msk (0x1UL << ADC_CFGR2_OVSE_Pos) /*!< 0x00000001 */ +#define ADC_CFGR2_OVSE ADC_CFGR2_OVSE_Msk /*!< ADC oversampler enable on scope ADC group regular */ + +#define ADC_CFGR2_OVSR_Pos (2U) +#define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ +#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< ADC oversampling ratio */ +#define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ +#define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR2_OVSS_Pos (5U) +#define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ +#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< ADC oversampling shift */ +#define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ +#define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ +#define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ +#define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR2_TOVS_Pos (9U) +#define ADC_CFGR2_TOVS_Msk (0x1UL << ADC_CFGR2_TOVS_Pos) /*!< 0x00000200 */ +#define ADC_CFGR2_TOVS ADC_CFGR2_TOVS_Msk /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */ + +#define ADC_CFGR2_LFTRIG_Pos (29U) +#define ADC_CFGR2_LFTRIG_Msk (0x1UL << ADC_CFGR2_LFTRIG_Pos) /*!< 0x20000000 */ +#define ADC_CFGR2_LFTRIG ADC_CFGR2_LFTRIG_Msk /*!< ADC low frequency trigger mode */ + +#define ADC_CFGR2_CKMODE_Pos (30U) +#define ADC_CFGR2_CKMODE_Msk (0x3UL << ADC_CFGR2_CKMODE_Pos) /*!< 0xC0000000 */ +#define ADC_CFGR2_CKMODE ADC_CFGR2_CKMODE_Msk /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */ +#define ADC_CFGR2_CKMODE_1 (0x2UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x80000000 */ +#define ADC_CFGR2_CKMODE_0 (0x1UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x40000000 */ + +/******************** Bit definition for ADC_SMPR register ******************/ +#define ADC_SMPR_SMP1_Pos (0U) +#define ADC_SMPR_SMP1_Msk (0x7UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000007 */ +#define ADC_SMPR_SMP1 ADC_SMPR_SMP1_Msk /*!< ADC group of channels sampling time 1 */ +#define ADC_SMPR_SMP1_0 (0x1UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000001 */ +#define ADC_SMPR_SMP1_1 (0x2UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000002 */ +#define ADC_SMPR_SMP1_2 (0x4UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR_SMP2_Pos (4U) +#define ADC_SMPR_SMP2_Msk (0x7UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000070 */ +#define ADC_SMPR_SMP2 ADC_SMPR_SMP2_Msk /*!< ADC group of channels sampling time 2 */ +#define ADC_SMPR_SMP2_0 (0x1UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000010 */ +#define ADC_SMPR_SMP2_1 (0x2UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000020 */ +#define ADC_SMPR_SMP2_2 (0x4UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000040 */ + +#define ADC_SMPR_SMPSEL_Pos (8U) +#define ADC_SMPR_SMPSEL_Msk (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos) /*!< 0x07FFFF00 */ +#define ADC_SMPR_SMPSEL ADC_SMPR_SMPSEL_Msk /*!< ADC all channels sampling time selection */ +#define ADC_SMPR_SMPSEL0_Pos (8U) +#define ADC_SMPR_SMPSEL0_Msk (0x1UL << ADC_SMPR_SMPSEL0_Pos) /*!< 0x00000100 */ +#define ADC_SMPR_SMPSEL0 ADC_SMPR_SMPSEL0_Msk /*!< ADC channel 0 sampling time selection */ +#define ADC_SMPR_SMPSEL1_Pos (9U) +#define ADC_SMPR_SMPSEL1_Msk (0x1UL << ADC_SMPR_SMPSEL1_Pos) /*!< 0x00000200 */ +#define ADC_SMPR_SMPSEL1 ADC_SMPR_SMPSEL1_Msk /*!< ADC channel 1 sampling time selection */ +#define ADC_SMPR_SMPSEL2_Pos (10U) +#define ADC_SMPR_SMPSEL2_Msk (0x1UL << ADC_SMPR_SMPSEL2_Pos) /*!< 0x00000400 */ +#define ADC_SMPR_SMPSEL2 ADC_SMPR_SMPSEL2_Msk /*!< ADC channel 2 sampling time selection */ +#define ADC_SMPR_SMPSEL3_Pos (11U) +#define ADC_SMPR_SMPSEL3_Msk (0x1UL << ADC_SMPR_SMPSEL3_Pos) /*!< 0x00000800 */ +#define ADC_SMPR_SMPSEL3 ADC_SMPR_SMPSEL3_Msk /*!< ADC channel 3 sampling time selection */ +#define ADC_SMPR_SMPSEL4_Pos (12U) +#define ADC_SMPR_SMPSEL4_Msk (0x1UL << ADC_SMPR_SMPSEL4_Pos) /*!< 0x00001000 */ +#define ADC_SMPR_SMPSEL4 ADC_SMPR_SMPSEL4_Msk /*!< ADC channel 4 sampling time selection */ +#define ADC_SMPR_SMPSEL5_Pos (13U) +#define ADC_SMPR_SMPSEL5_Msk (0x1UL << ADC_SMPR_SMPSEL5_Pos) /*!< 0x00002000 */ +#define ADC_SMPR_SMPSEL5 ADC_SMPR_SMPSEL5_Msk /*!< ADC channel 5 sampling time selection */ +#define ADC_SMPR_SMPSEL6_Pos (14U) +#define ADC_SMPR_SMPSEL6_Msk (0x1UL << ADC_SMPR_SMPSEL6_Pos) /*!< 0x00004000 */ +#define ADC_SMPR_SMPSEL6 ADC_SMPR_SMPSEL6_Msk /*!< ADC channel 6 sampling time selection */ +#define ADC_SMPR_SMPSEL7_Pos (15U) +#define ADC_SMPR_SMPSEL7_Msk (0x1UL << ADC_SMPR_SMPSEL7_Pos) /*!< 0x00008000 */ +#define ADC_SMPR_SMPSEL7 ADC_SMPR_SMPSEL7_Msk /*!< ADC channel 7 sampling time selection */ +#define ADC_SMPR_SMPSEL8_Pos (16U) +#define ADC_SMPR_SMPSEL8_Msk (0x1UL << ADC_SMPR_SMPSEL8_Pos) /*!< 0x00010000 */ +#define ADC_SMPR_SMPSEL8 ADC_SMPR_SMPSEL8_Msk /*!< ADC channel 8 sampling time selection */ +#define ADC_SMPR_SMPSEL9_Pos (17U) +#define ADC_SMPR_SMPSEL9_Msk (0x1UL << ADC_SMPR_SMPSEL9_Pos) /*!< 0x00020000 */ +#define ADC_SMPR_SMPSEL9 ADC_SMPR_SMPSEL9_Msk /*!< ADC channel 9 sampling time selection */ +#define ADC_SMPR_SMPSEL10_Pos (18U) +#define ADC_SMPR_SMPSEL10_Msk (0x1UL << ADC_SMPR_SMPSEL10_Pos) /*!< 0x00040000 */ +#define ADC_SMPR_SMPSEL10 ADC_SMPR_SMPSEL10_Msk /*!< ADC channel 10 sampling time selection */ +#define ADC_SMPR_SMPSEL11_Pos (19U) +#define ADC_SMPR_SMPSEL11_Msk (0x1UL << ADC_SMPR_SMPSEL11_Pos) /*!< 0x00080000 */ +#define ADC_SMPR_SMPSEL11 ADC_SMPR_SMPSEL11_Msk /*!< ADC channel 11 sampling time selection */ +#define ADC_SMPR_SMPSEL12_Pos (20U) +#define ADC_SMPR_SMPSEL12_Msk (0x1UL << ADC_SMPR_SMPSEL12_Pos) /*!< 0x00100000 */ +#define ADC_SMPR_SMPSEL12 ADC_SMPR_SMPSEL12_Msk /*!< ADC channel 12 sampling time selection */ +#define ADC_SMPR_SMPSEL13_Pos (21U) +#define ADC_SMPR_SMPSEL13_Msk (0x1UL << ADC_SMPR_SMPSEL13_Pos) /*!< 0x00200000 */ +#define ADC_SMPR_SMPSEL13 ADC_SMPR_SMPSEL13_Msk /*!< ADC channel 13 sampling time selection */ +#define ADC_SMPR_SMPSEL14_Pos (22U) +#define ADC_SMPR_SMPSEL14_Msk (0x1UL << ADC_SMPR_SMPSEL14_Pos) /*!< 0x00400000 */ +#define ADC_SMPR_SMPSEL14 ADC_SMPR_SMPSEL14_Msk /*!< ADC channel 14 sampling time selection */ +#define ADC_SMPR_SMPSEL15_Pos (23U) +#define ADC_SMPR_SMPSEL15_Msk (0x1UL << ADC_SMPR_SMPSEL15_Pos) /*!< 0x00800000 */ +#define ADC_SMPR_SMPSEL15 ADC_SMPR_SMPSEL15_Msk /*!< ADC channel 15 sampling time selection */ +#define ADC_SMPR_SMPSEL16_Pos (24U) +#define ADC_SMPR_SMPSEL16_Msk (0x1UL << ADC_SMPR_SMPSEL16_Pos) /*!< 0x01000000 */ +#define ADC_SMPR_SMPSEL16 ADC_SMPR_SMPSEL16_Msk /*!< ADC channel 16 sampling time selection */ +#define ADC_SMPR_SMPSEL17_Pos (25U) +#define ADC_SMPR_SMPSEL17_Msk (0x1UL << ADC_SMPR_SMPSEL17_Pos) /*!< 0x02000000 */ +#define ADC_SMPR_SMPSEL17 ADC_SMPR_SMPSEL17_Msk /*!< ADC channel 17 sampling time selection */ +#define ADC_SMPR_SMPSEL18_Pos (26U) +#define ADC_SMPR_SMPSEL18_Msk (0x1UL << ADC_SMPR_SMPSEL18_Pos) /*!< 0x04000000 */ +#define ADC_SMPR_SMPSEL18 ADC_SMPR_SMPSEL18_Msk /*!< ADC channel 18 sampling time selection */ + +/******************** Bit definition for ADC_AWD1TR register *******************/ +#define ADC_AWD1TR_LT1_Pos (0U) +#define ADC_AWD1TR_LT1_Msk (0xFFFUL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000FFF */ +#define ADC_AWD1TR_LT1 ADC_AWD1TR_LT1_Msk /*!< ADC analog watchdog 1 threshold low */ +#define ADC_AWD1TR_LT1_0 (0x001UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000001 */ +#define ADC_AWD1TR_LT1_1 (0x002UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000002 */ +#define ADC_AWD1TR_LT1_2 (0x004UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000004 */ +#define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ +#define ADC_AWD1TR_LT1_4 (0x010UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000010 */ +#define ADC_AWD1TR_LT1_5 (0x020UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000020 */ +#define ADC_AWD1TR_LT1_6 (0x040UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000040 */ +#define ADC_AWD1TR_LT1_7 (0x080UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000080 */ +#define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ +#define ADC_AWD1TR_LT1_9 (0x200UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000200 */ +#define ADC_AWD1TR_LT1_10 (0x400UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000400 */ +#define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ + +#define ADC_AWD1TR_HT1_Pos (16U) +#define ADC_AWD1TR_HT1_Msk (0xFFFUL << ADC_AWD1TR_HT1_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD1TR_HT1 ADC_AWD1TR_HT1_Msk /*!< ADC Analog watchdog 1 threshold high */ +#define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ +#define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ +#define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ +#define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ +#define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ +#define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ +#define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ +#define ADC_AWD1TR_HT1_7 (0x080UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00800000 */ +#define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ +#define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ +#define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ +#define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR1_LT1 ADC_AWD1TR_LT1 +#define ADC_TR1_LT1_0 ADC_AWD1TR_LT1_0 +#define ADC_TR1_LT1_1 ADC_AWD1TR_LT1_1 +#define ADC_TR1_LT1_2 ADC_AWD1TR_LT1_2 +#define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3 +#define ADC_TR1_LT1_4 ADC_AWD1TR_LT1_4 +#define ADC_TR1_LT1_5 ADC_AWD1TR_LT1_5 +#define ADC_TR1_LT1_6 ADC_AWD1TR_LT1_6 +#define ADC_TR1_LT1_7 ADC_AWD1TR_LT1_7 +#define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8 +#define ADC_TR1_LT1_9 ADC_AWD1TR_LT1_9 +#define ADC_TR1_LT1_10 ADC_AWD1TR_LT1_10 +#define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11 + +#define ADC_TR1_HT1 ADC_AWD1TR_HT1 +#define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0 +#define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1 +#define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2 +#define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3 +#define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4 +#define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5 +#define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6 +#define ADC_TR1_HT1_7 ADC_AWD1TR_HT1_7 +#define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8 +#define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9 +#define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10 +#define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11 + +/******************** Bit definition for ADC_AWD2TR register *******************/ +#define ADC_AWD2TR_LT2_Pos (0U) +#define ADC_AWD2TR_LT2_Msk (0xFFFUL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000FFF */ +#define ADC_AWD2TR_LT2 ADC_AWD2TR_LT2_Msk /*!< ADC analog watchdog 2 threshold low */ +#define ADC_AWD2TR_LT2_0 (0x001UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000001 */ +#define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ +#define ADC_AWD2TR_LT2_2 (0x004UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000004 */ +#define ADC_AWD2TR_LT2_3 (0x008UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000008 */ +#define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ +#define ADC_AWD2TR_LT2_5 (0x020UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000020 */ +#define ADC_AWD2TR_LT2_6 (0x040UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000040 */ +#define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ +#define ADC_AWD2TR_LT2_8 (0x100UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000100 */ +#define ADC_AWD2TR_LT2_9 (0x200UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000200 */ +#define ADC_AWD2TR_LT2_10 (0x400UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000400 */ +#define ADC_AWD2TR_LT2_11 (0x800UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000800 */ + +#define ADC_AWD2TR_HT2_Pos (16U) +#define ADC_AWD2TR_HT2_Msk (0xFFFUL << ADC_AWD2TR_HT2_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD2TR_HT2 ADC_AWD2TR_HT2_Msk /*!< ADC analog watchdog 2 threshold high */ +#define ADC_AWD2TR_HT2_0 (0x001UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00010000 */ +#define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ +#define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ +#define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ +#define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ +#define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ +#define ADC_AWD2TR_HT2_6 (0x040UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00400000 */ +#define ADC_AWD2TR_HT2_7 (0x080UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00800000 */ +#define ADC_AWD2TR_HT2_8 (0x100UL << ADC_AWD2TR_HT2_Pos) /*!< 0x01000000 */ +#define ADC_AWD2TR_HT2_9 (0x200UL << ADC_AWD2TR_HT2_Pos) /*!< 0x02000000 */ +#define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ +#define ADC_AWD2TR_HT2_11 (0x800UL << ADC_AWD2TR_HT2_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR2_LT2 ADC_AWD2TR_LT2 +#define ADC_TR2_LT2_0 ADC_AWD2TR_LT2_0 +#define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1 +#define ADC_TR2_LT2_2 ADC_AWD2TR_LT2_2 +#define ADC_TR2_LT2_3 ADC_AWD2TR_LT2_3 +#define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4 +#define ADC_TR2_LT2_5 ADC_AWD2TR_LT2_5 +#define ADC_TR2_LT2_6 ADC_AWD2TR_LT2_6 +#define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7 +#define ADC_TR2_LT2_8 ADC_AWD2TR_LT2_8 +#define ADC_TR2_LT2_9 ADC_AWD2TR_LT2_9 +#define ADC_TR2_LT2_10 ADC_AWD2TR_LT2_10 +#define ADC_TR2_LT2_11 ADC_AWD2TR_LT2_11 + +#define ADC_TR2_HT2 ADC_AWD2TR_HT2 +#define ADC_TR2_HT2_0 ADC_AWD2TR_HT2_0 +#define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1 +#define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2 +#define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3 +#define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4 +#define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5 +#define ADC_TR2_HT2_6 ADC_AWD2TR_HT2_6 +#define ADC_TR2_HT2_7 ADC_AWD2TR_HT2_7 +#define ADC_TR2_HT2_8 ADC_AWD2TR_HT2_8 +#define ADC_TR2_HT2_9 ADC_AWD2TR_HT2_9 +#define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10 +#define ADC_TR2_HT2_11 ADC_AWD2TR_HT2_11 + +/******************** Bit definition for ADC_CHSELR register ****************/ +#define ADC_CHSELR_CHSEL_Pos (0U) +#define ADC_CHSELR_CHSEL_Msk (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos) /*!< 0x0007FFFF */ +#define ADC_CHSELR_CHSEL ADC_CHSELR_CHSEL_Msk /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL18_Pos (18U) +#define ADC_CHSELR_CHSEL18_Msk (0x1UL << ADC_CHSELR_CHSEL18_Pos) /*!< 0x00040000 */ +#define ADC_CHSELR_CHSEL18 ADC_CHSELR_CHSEL18_Msk /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL17_Pos (17U) +#define ADC_CHSELR_CHSEL17_Msk (0x1UL << ADC_CHSELR_CHSEL17_Pos) /*!< 0x00020000 */ +#define ADC_CHSELR_CHSEL17 ADC_CHSELR_CHSEL17_Msk /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL16_Pos (16U) +#define ADC_CHSELR_CHSEL16_Msk (0x1UL << ADC_CHSELR_CHSEL16_Pos) /*!< 0x00010000 */ +#define ADC_CHSELR_CHSEL16 ADC_CHSELR_CHSEL16_Msk /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL15_Pos (15U) +#define ADC_CHSELR_CHSEL15_Msk (0x1UL << ADC_CHSELR_CHSEL15_Pos) /*!< 0x00008000 */ +#define ADC_CHSELR_CHSEL15 ADC_CHSELR_CHSEL15_Msk /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL14_Pos (14U) +#define ADC_CHSELR_CHSEL14_Msk (0x1UL << ADC_CHSELR_CHSEL14_Pos) /*!< 0x00004000 */ +#define ADC_CHSELR_CHSEL14 ADC_CHSELR_CHSEL14_Msk /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL13_Pos (13U) +#define ADC_CHSELR_CHSEL13_Msk (0x1UL << ADC_CHSELR_CHSEL13_Pos) /*!< 0x00002000 */ +#define ADC_CHSELR_CHSEL13 ADC_CHSELR_CHSEL13_Msk /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL12_Pos (12U) +#define ADC_CHSELR_CHSEL12_Msk (0x1UL << ADC_CHSELR_CHSEL12_Pos) /*!< 0x00001000 */ +#define ADC_CHSELR_CHSEL12 ADC_CHSELR_CHSEL12_Msk /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL11_Pos (11U) +#define ADC_CHSELR_CHSEL11_Msk (0x1UL << ADC_CHSELR_CHSEL11_Pos) /*!< 0x00000800 */ +#define ADC_CHSELR_CHSEL11 ADC_CHSELR_CHSEL11_Msk /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL10_Pos (10U) +#define ADC_CHSELR_CHSEL10_Msk (0x1UL << ADC_CHSELR_CHSEL10_Pos) /*!< 0x00000400 */ +#define ADC_CHSELR_CHSEL10 ADC_CHSELR_CHSEL10_Msk /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL9_Pos (9U) +#define ADC_CHSELR_CHSEL9_Msk (0x1UL << ADC_CHSELR_CHSEL9_Pos) /*!< 0x00000200 */ +#define ADC_CHSELR_CHSEL9 ADC_CHSELR_CHSEL9_Msk /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL8_Pos (8U) +#define ADC_CHSELR_CHSEL8_Msk (0x1UL << ADC_CHSELR_CHSEL8_Pos) /*!< 0x00000100 */ +#define ADC_CHSELR_CHSEL8 ADC_CHSELR_CHSEL8_Msk /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL7_Pos (7U) +#define ADC_CHSELR_CHSEL7_Msk (0x1UL << ADC_CHSELR_CHSEL7_Pos) /*!< 0x00000080 */ +#define ADC_CHSELR_CHSEL7 ADC_CHSELR_CHSEL7_Msk /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL6_Pos (6U) +#define ADC_CHSELR_CHSEL6_Msk (0x1UL << ADC_CHSELR_CHSEL6_Pos) /*!< 0x00000040 */ +#define ADC_CHSELR_CHSEL6 ADC_CHSELR_CHSEL6_Msk /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL5_Pos (5U) +#define ADC_CHSELR_CHSEL5_Msk (0x1UL << ADC_CHSELR_CHSEL5_Pos) /*!< 0x00000020 */ +#define ADC_CHSELR_CHSEL5 ADC_CHSELR_CHSEL5_Msk /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL4_Pos (4U) +#define ADC_CHSELR_CHSEL4_Msk (0x1UL << ADC_CHSELR_CHSEL4_Pos) /*!< 0x00000010 */ +#define ADC_CHSELR_CHSEL4 ADC_CHSELR_CHSEL4_Msk /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL3_Pos (3U) +#define ADC_CHSELR_CHSEL3_Msk (0x1UL << ADC_CHSELR_CHSEL3_Pos) /*!< 0x00000008 */ +#define ADC_CHSELR_CHSEL3 ADC_CHSELR_CHSEL3_Msk /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL2_Pos (2U) +#define ADC_CHSELR_CHSEL2_Msk (0x1UL << ADC_CHSELR_CHSEL2_Pos) /*!< 0x00000004 */ +#define ADC_CHSELR_CHSEL2 ADC_CHSELR_CHSEL2_Msk /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL1_Pos (1U) +#define ADC_CHSELR_CHSEL1_Msk (0x1UL << ADC_CHSELR_CHSEL1_Pos) /*!< 0x00000002 */ +#define ADC_CHSELR_CHSEL1 ADC_CHSELR_CHSEL1_Msk /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL0_Pos (0U) +#define ADC_CHSELR_CHSEL0_Msk (0x1UL << ADC_CHSELR_CHSEL0_Pos) /*!< 0x00000001 */ +#define ADC_CHSELR_CHSEL0 ADC_CHSELR_CHSEL0_Msk /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */ + +#define ADC_CHSELR_SQ_ALL_Pos (0U) +#define ADC_CHSELR_SQ_ALL_Msk (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */ +#define ADC_CHSELR_SQ_ALL ADC_CHSELR_SQ_ALL_Msk /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */ + +#define ADC_CHSELR_SQ8_Pos (28U) +#define ADC_CHSELR_SQ8_Msk (0xFUL << ADC_CHSELR_SQ8_Pos) /*!< 0xF0000000 */ +#define ADC_CHSELR_SQ8 ADC_CHSELR_SQ8_Msk /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ8_0 (0x1UL << ADC_CHSELR_SQ8_Pos) /*!< 0x10000000 */ +#define ADC_CHSELR_SQ8_1 (0x2UL << ADC_CHSELR_SQ8_Pos) /*!< 0x20000000 */ +#define ADC_CHSELR_SQ8_2 (0x4UL << ADC_CHSELR_SQ8_Pos) /*!< 0x40000000 */ +#define ADC_CHSELR_SQ8_3 (0x8UL << ADC_CHSELR_SQ8_Pos) /*!< 0x80000000 */ + +#define ADC_CHSELR_SQ7_Pos (24U) +#define ADC_CHSELR_SQ7_Msk (0xFUL << ADC_CHSELR_SQ7_Pos) /*!< 0x0F000000 */ +#define ADC_CHSELR_SQ7 ADC_CHSELR_SQ7_Msk /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ7_0 (0x1UL << ADC_CHSELR_SQ7_Pos) /*!< 0x01000000 */ +#define ADC_CHSELR_SQ7_1 (0x2UL << ADC_CHSELR_SQ7_Pos) /*!< 0x02000000 */ +#define ADC_CHSELR_SQ7_2 (0x4UL << ADC_CHSELR_SQ7_Pos) /*!< 0x04000000 */ +#define ADC_CHSELR_SQ7_3 (0x8UL << ADC_CHSELR_SQ7_Pos) /*!< 0x08000000 */ + +#define ADC_CHSELR_SQ6_Pos (20U) +#define ADC_CHSELR_SQ6_Msk (0xFUL << ADC_CHSELR_SQ6_Pos) /*!< 0x00F00000 */ +#define ADC_CHSELR_SQ6 ADC_CHSELR_SQ6_Msk /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ6_0 (0x1UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00100000 */ +#define ADC_CHSELR_SQ6_1 (0x2UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00200000 */ +#define ADC_CHSELR_SQ6_2 (0x4UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00400000 */ +#define ADC_CHSELR_SQ6_3 (0x8UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00800000 */ + +#define ADC_CHSELR_SQ5_Pos (16U) +#define ADC_CHSELR_SQ5_Msk (0xFUL << ADC_CHSELR_SQ5_Pos) /*!< 0x000F0000 */ +#define ADC_CHSELR_SQ5 ADC_CHSELR_SQ5_Msk /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ5_0 (0x1UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00010000 */ +#define ADC_CHSELR_SQ5_1 (0x2UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00020000 */ +#define ADC_CHSELR_SQ5_2 (0x4UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00040000 */ +#define ADC_CHSELR_SQ5_3 (0x8UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00080000 */ + +#define ADC_CHSELR_SQ4_Pos (12U) +#define ADC_CHSELR_SQ4_Msk (0xFUL << ADC_CHSELR_SQ4_Pos) /*!< 0x0000F000 */ +#define ADC_CHSELR_SQ4 ADC_CHSELR_SQ4_Msk /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ4_0 (0x1UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00001000 */ +#define ADC_CHSELR_SQ4_1 (0x2UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00002000 */ +#define ADC_CHSELR_SQ4_2 (0x4UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00004000 */ +#define ADC_CHSELR_SQ4_3 (0x8UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00008000 */ + +#define ADC_CHSELR_SQ3_Pos (8U) +#define ADC_CHSELR_SQ3_Msk (0xFUL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000F00 */ +#define ADC_CHSELR_SQ3 ADC_CHSELR_SQ3_Msk /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ3_0 (0x1UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000100 */ +#define ADC_CHSELR_SQ3_1 (0x2UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000200 */ +#define ADC_CHSELR_SQ3_2 (0x4UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000400 */ +#define ADC_CHSELR_SQ3_3 (0x8UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000800 */ + +#define ADC_CHSELR_SQ2_Pos (4U) +#define ADC_CHSELR_SQ2_Msk (0xFUL << ADC_CHSELR_SQ2_Pos) /*!< 0x000000F0 */ +#define ADC_CHSELR_SQ2 ADC_CHSELR_SQ2_Msk /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ2_0 (0x1UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000010 */ +#define ADC_CHSELR_SQ2_1 (0x2UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000020 */ +#define ADC_CHSELR_SQ2_2 (0x4UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000040 */ +#define ADC_CHSELR_SQ2_3 (0x8UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000080 */ + +#define ADC_CHSELR_SQ1_Pos (0U) +#define ADC_CHSELR_SQ1_Msk (0xFUL << ADC_CHSELR_SQ1_Pos) /*!< 0x0000000F */ +#define ADC_CHSELR_SQ1 ADC_CHSELR_SQ1_Msk /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ1_0 (0x1UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000001 */ +#define ADC_CHSELR_SQ1_1 (0x2UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000002 */ +#define ADC_CHSELR_SQ1_2 (0x4UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000004 */ +#define ADC_CHSELR_SQ1_3 (0x8UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000008 */ + +/******************** Bit definition for ADC_AWD3TR register *******************/ +#define ADC_AWD3TR_LT3_Pos (0U) +#define ADC_AWD3TR_LT3_Msk (0xFFFUL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000FFF */ +#define ADC_AWD3TR_LT3 ADC_AWD3TR_LT3_Msk /*!< ADC analog watchdog 3 threshold low */ +#define ADC_AWD3TR_LT3_0 (0x001UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000001 */ +#define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ +#define ADC_AWD3TR_LT3_2 (0x004UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000004 */ +#define ADC_AWD3TR_LT3_3 (0x008UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000008 */ +#define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ +#define ADC_AWD3TR_LT3_5 (0x020UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000020 */ +#define ADC_AWD3TR_LT3_6 (0x040UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000040 */ +#define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ +#define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ +#define ADC_AWD3TR_LT3_9 (0x200UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000200 */ +#define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ +#define ADC_AWD3TR_LT3_11 (0x800UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000800 */ + +#define ADC_AWD3TR_HT3_Pos (16U) +#define ADC_AWD3TR_HT3_Msk (0xFFFUL << ADC_AWD3TR_HT3_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD3TR_HT3 ADC_AWD3TR_HT3_Msk /*!< ADC analog watchdog 3 threshold high */ +#define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ +#define ADC_AWD3TR_HT3_1 (0x002UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00020000 */ +#define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ +#define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ +#define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ +#define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ +#define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ +#define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ +#define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ +#define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ +#define ADC_AWD3TR_HT3_10 (0x400UL << ADC_AWD3TR_HT3_Pos) /*!< 0x04000000 */ +#define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR3_LT3 ADC_AWD3TR_LT3 +#define ADC_TR3_LT3_0 ADC_AWD3TR_LT3_0 +#define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1 +#define ADC_TR3_LT3_2 ADC_AWD3TR_LT3_2 +#define ADC_TR3_LT3_3 ADC_AWD3TR_LT3_3 +#define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4 +#define ADC_TR3_LT3_5 ADC_AWD3TR_LT3_5 +#define ADC_TR3_LT3_6 ADC_AWD3TR_LT3_6 +#define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7 +#define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8 +#define ADC_TR3_LT3_9 ADC_AWD3TR_LT3_9 +#define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10 +#define ADC_TR3_LT3_11 ADC_AWD3TR_LT3_11 + +#define ADC_TR3_HT3 ADC_AWD3TR_HT3 +#define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0 +#define ADC_TR3_HT3_1 ADC_AWD3TR_HT3_1 +#define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2 +#define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3 +#define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4 +#define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5 +#define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6 +#define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7 +#define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8 +#define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9 +#define ADC_TR3_HT3_10 ADC_AWD3TR_HT3_10 +#define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11 + +/******************** Bit definition for ADC_DR register ********************/ +#define ADC_DR_DATA_Pos (0U) +#define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */ +#define ADC_DR_DATA ADC_DR_DATA_Msk /*!< ADC group regular conversion data */ +#define ADC_DR_DATA_0 (0x0001UL << ADC_DR_DATA_Pos) /*!< 0x00000001 */ +#define ADC_DR_DATA_1 (0x0002UL << ADC_DR_DATA_Pos) /*!< 0x00000002 */ +#define ADC_DR_DATA_2 (0x0004UL << ADC_DR_DATA_Pos) /*!< 0x00000004 */ +#define ADC_DR_DATA_3 (0x0008UL << ADC_DR_DATA_Pos) /*!< 0x00000008 */ +#define ADC_DR_DATA_4 (0x0010UL << ADC_DR_DATA_Pos) /*!< 0x00000010 */ +#define ADC_DR_DATA_5 (0x0020UL << ADC_DR_DATA_Pos) /*!< 0x00000020 */ +#define ADC_DR_DATA_6 (0x0040UL << ADC_DR_DATA_Pos) /*!< 0x00000040 */ +#define ADC_DR_DATA_7 (0x0080UL << ADC_DR_DATA_Pos) /*!< 0x00000080 */ +#define ADC_DR_DATA_8 (0x0100UL << ADC_DR_DATA_Pos) /*!< 0x00000100 */ +#define ADC_DR_DATA_9 (0x0200UL << ADC_DR_DATA_Pos) /*!< 0x00000200 */ +#define ADC_DR_DATA_10 (0x0400UL << ADC_DR_DATA_Pos) /*!< 0x00000400 */ +#define ADC_DR_DATA_11 (0x0800UL << ADC_DR_DATA_Pos) /*!< 0x00000800 */ +#define ADC_DR_DATA_12 (0x1000UL << ADC_DR_DATA_Pos) /*!< 0x00001000 */ +#define ADC_DR_DATA_13 (0x2000UL << ADC_DR_DATA_Pos) /*!< 0x00002000 */ +#define ADC_DR_DATA_14 (0x4000UL << ADC_DR_DATA_Pos) /*!< 0x00004000 */ +#define ADC_DR_DATA_15 (0x8000UL << ADC_DR_DATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_AWD2CR register ****************/ +#define ADC_AWD2CR_AWD2CH_Pos (0U) +#define ADC_AWD2CR_AWD2CH_Msk (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk /*!< ADC analog watchdog 2 monitored channel selection */ +#define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_AWD3CR register ****************/ +#define ADC_AWD3CR_AWD3CH_Pos (0U) +#define ADC_AWD3CR_AWD3CH_Msk (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk /*!< ADC analog watchdog 3 monitored channel selection */ +#define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_CALFACT register ***************/ +#define ADC_CALFACT_CALFACT_Pos (0U) +#define ADC_CALFACT_CALFACT_Msk (0x7FUL << ADC_CALFACT_CALFACT_Pos) /*!< 0x0000007F */ +#define ADC_CALFACT_CALFACT ADC_CALFACT_CALFACT_Msk /*!< ADC calibration factor in single-ended mode */ +#define ADC_CALFACT_CALFACT_0 (0x01UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000001 */ +#define ADC_CALFACT_CALFACT_1 (0x02UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000002 */ +#define ADC_CALFACT_CALFACT_2 (0x04UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000004 */ +#define ADC_CALFACT_CALFACT_3 (0x08UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000008 */ +#define ADC_CALFACT_CALFACT_4 (0x10UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000010 */ +#define ADC_CALFACT_CALFACT_5 (0x20UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000020 */ +#define ADC_CALFACT_CALFACT_6 (0x40UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000040 */ + +/************************* ADC Common registers *****************************/ +/******************** Bit definition for ADC_CCR register *******************/ +#define ADC_CCR_PRESC_Pos (18U) +#define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003C0000 */ +#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< ADC common clock prescaler, only for clock source asynchronous */ +#define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00040000 */ +#define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00080000 */ +#define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00100000 */ +#define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00200000 */ + +#define ADC_CCR_VREFEN_Pos (22U) +#define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ +#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< ADC internal path to VrefInt enable */ +#define ADC_CCR_TSEN_Pos (23U) +#define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ +#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< ADC internal path to temperature sensor enable */ +#define ADC_CCR_VBATEN_Pos (24U) +#define ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos) /*!< 0x01000000 */ +#define ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk /*!< ADC internal path to battery voltage enable */ + +/* Legacy */ +#define ADC_CCR_LFMEN_Pos (25U) +#define ADC_CCR_LFMEN_Msk (0x1UL << ADC_CCR_LFMEN_Pos) /*!< 0x02000000 */ +#define ADC_CCR_LFMEN ADC_CCR_LFMEN_Msk /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */ + + +/******************************************************************************/ +/* */ +/* CRC calculation unit */ +/* */ +/******************************************************************************/ +/******************* Bit definition for CRC_DR register *********************/ +#define CRC_DR_DR_Pos (0U) +#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ + +/******************* Bit definition for CRC_IDR register ********************/ +#define CRC_IDR_IDR_Pos (0U) +#define CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 32-bits data register bits */ + +/******************** Bit definition for CRC_CR register ********************/ +#define CRC_CR_RESET_Pos (0U) +#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ +#define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */ +#define CRC_CR_POLYSIZE_Pos (3U) +#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */ +#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */ +#define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */ +#define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */ +#define CRC_CR_REV_IN_Pos (5U) +#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */ +#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */ +#define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */ +#define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */ +#define CRC_CR_REV_OUT_Pos (7U) +#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */ +#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */ + +/******************* Bit definition for CRC_INIT register *******************/ +#define CRC_INIT_INIT_Pos (0U) +#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */ +#define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */ + +/******************* Bit definition for CRC_POL register ********************/ +#define CRC_POL_POL_Pos (0U) +#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */ +#define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */ + +/******************************************************************************/ +/* */ +/* Advanced Encryption Standard (AES) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for AES_CR register *********************/ +#define AES_CR_EN_Pos (0U) +#define AES_CR_EN_Msk (0x1UL << AES_CR_EN_Pos) /*!< 0x00000001 */ +#define AES_CR_EN AES_CR_EN_Msk /*!< AES Enable */ +#define AES_CR_DATATYPE_Pos (1U) +#define AES_CR_DATATYPE_Msk (0x3UL << AES_CR_DATATYPE_Pos) /*!< 0x00000006 */ +#define AES_CR_DATATYPE AES_CR_DATATYPE_Msk /*!< Data type selection */ +#define AES_CR_DATATYPE_0 (0x1UL << AES_CR_DATATYPE_Pos) /*!< 0x00000002 */ +#define AES_CR_DATATYPE_1 (0x2UL << AES_CR_DATATYPE_Pos) /*!< 0x00000004 */ + +#define AES_CR_MODE_Pos (3U) +#define AES_CR_MODE_Msk (0x3UL << AES_CR_MODE_Pos) /*!< 0x00000018 */ +#define AES_CR_MODE AES_CR_MODE_Msk /*!< AES Mode Of Operation */ +#define AES_CR_MODE_0 (0x1UL << AES_CR_MODE_Pos) /*!< 0x00000008 */ +#define AES_CR_MODE_1 (0x2UL << AES_CR_MODE_Pos) /*!< 0x00000010 */ + +#define AES_CR_CHMOD_Pos (5U) +#define AES_CR_CHMOD_Msk (0x803UL << AES_CR_CHMOD_Pos) /*!< 0x00010060 */ +#define AES_CR_CHMOD AES_CR_CHMOD_Msk /*!< AES Chaining Mode */ +#define AES_CR_CHMOD_0 (0x001UL << AES_CR_CHMOD_Pos) /*!< 0x00000020 */ +#define AES_CR_CHMOD_1 (0x002UL << AES_CR_CHMOD_Pos) /*!< 0x00000040 */ +#define AES_CR_CHMOD_2 (0x800UL << AES_CR_CHMOD_Pos) /*!< 0x00010000 */ + +#define AES_CR_CCFC_Pos (7U) +#define AES_CR_CCFC_Msk (0x1UL << AES_CR_CCFC_Pos) /*!< 0x00000080 */ +#define AES_CR_CCFC AES_CR_CCFC_Msk /*!< Computation Complete Flag Clear */ +#define AES_CR_ERRC_Pos (8U) +#define AES_CR_ERRC_Msk (0x1UL << AES_CR_ERRC_Pos) /*!< 0x00000100 */ +#define AES_CR_ERRC AES_CR_ERRC_Msk /*!< Error Clear */ +#define AES_CR_CCFIE_Pos (9U) +#define AES_CR_CCFIE_Msk (0x1UL << AES_CR_CCFIE_Pos) /*!< 0x00000200 */ +#define AES_CR_CCFIE AES_CR_CCFIE_Msk /*!< Computation Complete Flag Interrupt Enable */ +#define AES_CR_ERRIE_Pos (10U) +#define AES_CR_ERRIE_Msk (0x1UL << AES_CR_ERRIE_Pos) /*!< 0x00000400 */ +#define AES_CR_ERRIE AES_CR_ERRIE_Msk /*!< Error Interrupt Enable */ +#define AES_CR_DMAINEN_Pos (11U) +#define AES_CR_DMAINEN_Msk (0x1UL << AES_CR_DMAINEN_Pos) /*!< 0x00000800 */ +#define AES_CR_DMAINEN AES_CR_DMAINEN_Msk /*!< Enable data input phase DMA management */ +#define AES_CR_DMAOUTEN_Pos (12U) +#define AES_CR_DMAOUTEN_Msk (0x1UL << AES_CR_DMAOUTEN_Pos) /*!< 0x00001000 */ +#define AES_CR_DMAOUTEN AES_CR_DMAOUTEN_Msk /*!< Enable data output phase DMA management */ + +#define AES_CR_NPBLB_Pos (20U) +#define AES_CR_NPBLB_Msk (0xFUL << AES_CR_NPBLB_Pos) /*!< 0x00F00000 */ +#define AES_CR_NPBLB AES_CR_NPBLB_Msk /*!< Number of padding bytes in last block of payload. */ +#define AES_CR_NPBLB_0 (0x1UL << AES_CR_NPBLB_Pos) /*!< 0x00100000 */ +#define AES_CR_NPBLB_1 (0x2UL << AES_CR_NPBLB_Pos) /*!< 0x00200000 */ +#define AES_CR_NPBLB_2 (0x4UL << AES_CR_NPBLB_Pos) /*!< 0x00400000 */ +#define AES_CR_NPBLB_3 (0x8UL << AES_CR_NPBLB_Pos) /*!< 0x00800000 */ + +#define AES_CR_GCMPH_Pos (13U) +#define AES_CR_GCMPH_Msk (0x3UL << AES_CR_GCMPH_Pos) /*!< 0x00006000 */ +#define AES_CR_GCMPH AES_CR_GCMPH_Msk /*!< GCM Phase */ +#define AES_CR_GCMPH_0 (0x1UL << AES_CR_GCMPH_Pos) /*!< 0x00002000 */ +#define AES_CR_GCMPH_1 (0x2UL << AES_CR_GCMPH_Pos) /*!< 0x00004000 */ + +#define AES_CR_KEYSIZE_Pos (18U) +#define AES_CR_KEYSIZE_Msk (0x1UL << AES_CR_KEYSIZE_Pos) /*!< 0x00040000 */ +#define AES_CR_KEYSIZE AES_CR_KEYSIZE_Msk /*!< Key size selection */ + +/******************* Bit definition for AES_SR register *********************/ +#define AES_SR_CCF_Pos (0U) +#define AES_SR_CCF_Msk (0x1UL << AES_SR_CCF_Pos) /*!< 0x00000001 */ +#define AES_SR_CCF AES_SR_CCF_Msk /*!< Computation Complete Flag */ +#define AES_SR_RDERR_Pos (1U) +#define AES_SR_RDERR_Msk (0x1UL << AES_SR_RDERR_Pos) /*!< 0x00000002 */ +#define AES_SR_RDERR AES_SR_RDERR_Msk /*!< Read Error Flag */ +#define AES_SR_WRERR_Pos (2U) +#define AES_SR_WRERR_Msk (0x1UL << AES_SR_WRERR_Pos) /*!< 0x00000004 */ +#define AES_SR_WRERR AES_SR_WRERR_Msk /*!< Write Error Flag */ +#define AES_SR_BUSY_Pos (3U) +#define AES_SR_BUSY_Msk (0x1UL << AES_SR_BUSY_Pos) /*!< 0x00000008 */ +#define AES_SR_BUSY AES_SR_BUSY_Msk /*!< Busy Flag */ + +/******************* Bit definition for AES_DINR register *******************/ +#define AES_DINR_Pos (0U) +#define AES_DINR_Msk (0xFFFFFFFFUL << AES_DINR_Pos) /*!< 0xFFFFFFFF */ +#define AES_DINR AES_DINR_Msk /*!< AES Data Input Register */ + +/******************* Bit definition for AES_DOUTR register ******************/ +#define AES_DOUTR_Pos (0U) +#define AES_DOUTR_Msk (0xFFFFFFFFUL << AES_DOUTR_Pos) /*!< 0xFFFFFFFF */ +#define AES_DOUTR AES_DOUTR_Msk /*!< AES Data Output Register */ + +/******************* Bit definition for AES_KEYR0 register ******************/ +#define AES_KEYR0_Pos (0U) +#define AES_KEYR0_Msk (0xFFFFFFFFUL << AES_KEYR0_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR0 AES_KEYR0_Msk /*!< AES Key Register 0 */ + +/******************* Bit definition for AES_KEYR1 register ******************/ +#define AES_KEYR1_Pos (0U) +#define AES_KEYR1_Msk (0xFFFFFFFFUL << AES_KEYR1_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR1 AES_KEYR1_Msk /*!< AES Key Register 1 */ + +/******************* Bit definition for AES_KEYR2 register ******************/ +#define AES_KEYR2_Pos (0U) +#define AES_KEYR2_Msk (0xFFFFFFFFUL << AES_KEYR2_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR2 AES_KEYR2_Msk /*!< AES Key Register 2 */ + +/******************* Bit definition for AES_KEYR3 register ******************/ +#define AES_KEYR3_Pos (0U) +#define AES_KEYR3_Msk (0xFFFFFFFFUL << AES_KEYR3_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR3 AES_KEYR3_Msk /*!< AES Key Register 3 */ + +/******************* Bit definition for AES_KEYR4 register ******************/ +#define AES_KEYR4_Pos (0U) +#define AES_KEYR4_Msk (0xFFFFFFFFUL << AES_KEYR4_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR4 AES_KEYR4_Msk /*!< AES Key Register 4 */ + +/******************* Bit definition for AES_KEYR5 register ******************/ +#define AES_KEYR5_Pos (0U) +#define AES_KEYR5_Msk (0xFFFFFFFFUL << AES_KEYR5_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR5 AES_KEYR5_Msk /*!< AES Key Register 5 */ + +/******************* Bit definition for AES_KEYR6 register ******************/ +#define AES_KEYR6_Pos (0U) +#define AES_KEYR6_Msk (0xFFFFFFFFUL << AES_KEYR6_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR6 AES_KEYR6_Msk /*!< AES Key Register 6 */ + +/******************* Bit definition for AES_KEYR7 register ******************/ +#define AES_KEYR7_Pos (0U) +#define AES_KEYR7_Msk (0xFFFFFFFFUL << AES_KEYR7_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR7 AES_KEYR7_Msk /*!< AES Key Register 7 */ + +/******************* Bit definition for AES_IVR0 register ******************/ +#define AES_IVR0_Pos (0U) +#define AES_IVR0_Msk (0xFFFFFFFFUL << AES_IVR0_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR0 AES_IVR0_Msk /*!< AES Initialization Vector Register 0 */ + +/******************* Bit definition for AES_IVR1 register ******************/ +#define AES_IVR1_Pos (0U) +#define AES_IVR1_Msk (0xFFFFFFFFUL << AES_IVR1_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR1 AES_IVR1_Msk /*!< AES Initialization Vector Register 1 */ + +/******************* Bit definition for AES_IVR2 register ******************/ +#define AES_IVR2_Pos (0U) +#define AES_IVR2_Msk (0xFFFFFFFFUL << AES_IVR2_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR2 AES_IVR2_Msk /*!< AES Initialization Vector Register 2 */ + +/******************* Bit definition for AES_IVR3 register ******************/ +#define AES_IVR3_Pos (0U) +#define AES_IVR3_Msk (0xFFFFFFFFUL << AES_IVR3_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR3 AES_IVR3_Msk /*!< AES Initialization Vector Register 3 */ + +/******************* Bit definition for AES_SUSP0R register ******************/ +#define AES_SUSP0R_Pos (0U) +#define AES_SUSP0R_Msk (0xFFFFFFFFUL << AES_SUSP0R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP0R AES_SUSP0R_Msk /*!< AES Suspend registers 0 */ + +/******************* Bit definition for AES_SUSP1R register ******************/ +#define AES_SUSP1R_Pos (0U) +#define AES_SUSP1R_Msk (0xFFFFFFFFUL << AES_SUSP1R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP1R AES_SUSP1R_Msk /*!< AES Suspend registers 1 */ + +/******************* Bit definition for AES_SUSP2R register ******************/ +#define AES_SUSP2R_Pos (0U) +#define AES_SUSP2R_Msk (0xFFFFFFFFUL << AES_SUSP2R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP2R AES_SUSP2R_Msk /*!< AES Suspend registers 2 */ + +/******************* Bit definition for AES_SUSP3R register ******************/ +#define AES_SUSP3R_Pos (0U) +#define AES_SUSP3R_Msk (0xFFFFFFFFUL << AES_SUSP3R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP3R AES_SUSP3R_Msk /*!< AES Suspend registers 3 */ + +/******************* Bit definition for AES_SUSP4R register ******************/ +#define AES_SUSP4R_Pos (0U) +#define AES_SUSP4R_Msk (0xFFFFFFFFUL << AES_SUSP4R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP4R AES_SUSP4R_Msk /*!< AES Suspend registers 4 */ + +/******************* Bit definition for AES_SUSP5R register ******************/ +#define AES_SUSP5R_Pos (0U) +#define AES_SUSP5R_Msk (0xFFFFFFFFUL << AES_SUSP5R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP5R AES_SUSP5R_Msk /*!< AES Suspend registers 5 */ + +/******************* Bit definition for AES_SUSP6R register ******************/ +#define AES_SUSP6R_Pos (0U) +#define AES_SUSP6R_Msk (0xFFFFFFFFUL << AES_SUSP6R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP6R AES_SUSP6R_Msk /*!< AES Suspend registers 6 */ + +/******************* Bit definition for AES_SUSP7R register ******************/ +#define AES_SUSP7R_Pos (0U) +#define AES_SUSP7R_Msk (0xFFFFFFFFUL << AES_SUSP7R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP7R AES_SUSP7R_Msk /*!< AES Suspend registers 7 */ + + +/******************************************************************************/ +/* */ +/* Digital to Analog Converter */ +/* */ +/******************************************************************************/ +/* +* @brief Specific device feature definitions +*/ +#define DAC_ADDITIONAL_TRIGGERS_SUPPORT + +/******************** Bit definition for DAC_CR register ********************/ +#define DAC_CR_EN1_Pos (0U) +#define DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos) /*!< 0x00000001 */ +#define DAC_CR_EN1 DAC_CR_EN1_Msk /*!*/ +#define DAC_CR_CEN1_Pos (14U) +#define DAC_CR_CEN1_Msk (0x1UL << DAC_CR_CEN1_Pos) /*!< 0x00004000 */ +#define DAC_CR_CEN1 DAC_CR_CEN1_Msk /*!*/ + +#define DAC_CR_EN2_Pos (16U) +#define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos) /*!< 0x00010000 */ +#define DAC_CR_EN2 DAC_CR_EN2_Msk /*!*/ +#define DAC_CR_CEN2_Pos (30U) +#define DAC_CR_CEN2_Msk (0x1UL << DAC_CR_CEN2_Pos) /*!< 0x40000000 */ +#define DAC_CR_CEN2 DAC_CR_CEN2_Msk /*!*/ + +/***************** Bit definition for DAC_SWTRIGR register ******************/ +#define DAC_SWTRIGR_SWTRIG1_Pos (0U) +#define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos) /*!< 0x00000001 */ +#define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk /*! */ +#define RTC_ICSR_ALRBWF_Pos (1U) +#define RTC_ICSR_ALRBWF_Msk (0x1UL << RTC_ICSR_ALRBWF_Pos) /*!< 0x00000002 */ +#define RTC_ICSR_ALRBWF RTC_ICSR_ALRBWF_Msk +#define RTC_ICSR_ALRAWF_Pos (0U) +#define RTC_ICSR_ALRAWF_Msk (0x1UL << RTC_ICSR_ALRAWF_Pos) /*!< 0x00000001 */ +#define RTC_ICSR_ALRAWF RTC_ICSR_ALRAWF_Msk + +/******************** Bits definition for RTC_PRER register *****************/ +#define RTC_PRER_PREDIV_A_Pos (16U) +#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */ +#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk +#define RTC_PRER_PREDIV_S_Pos (0U) +#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */ +#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk + +/******************** Bits definition for RTC_WUTR register *****************/ +#define RTC_WUTR_WUT_Pos (0U) +#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */ +#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk /*!< Wakeup auto-reload value bits > */ + +/******************** Bits definition for RTC_CR register *******************/ +#define RTC_CR_OUT2EN_Pos (31U) +#define RTC_CR_OUT2EN_Msk (0x1UL << RTC_CR_OUT2EN_Pos) /*!< 0x80000000 */ +#define RTC_CR_OUT2EN RTC_CR_OUT2EN_Msk /*!< RTC_OUT2 output enable */ +#define RTC_CR_TAMPALRM_TYPE_Pos (30U) +#define RTC_CR_TAMPALRM_TYPE_Msk (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos) /*!< 0x40000000 */ +#define RTC_CR_TAMPALRM_TYPE RTC_CR_TAMPALRM_TYPE_Msk /*!< TAMPALARM output type */ +#define RTC_CR_TAMPALRM_PU_Pos (29U) +#define RTC_CR_TAMPALRM_PU_Msk (0x1UL << RTC_CR_TAMPALRM_PU_Pos) /*!< 0x20000000 */ +#define RTC_CR_TAMPALRM_PU RTC_CR_TAMPALRM_PU_Msk /*!< TAMPALARM output pull-up config */ +#define RTC_CR_TAMPOE_Pos (26U) +#define RTC_CR_TAMPOE_Msk (0x1UL << RTC_CR_TAMPOE_Pos) /*!< 0x04000000 */ +#define RTC_CR_TAMPOE RTC_CR_TAMPOE_Msk /*!< Tamper detection output enable on TAMPALARM */ +#define RTC_CR_TAMPTS_Pos (25U) +#define RTC_CR_TAMPTS_Msk (0x1UL << RTC_CR_TAMPTS_Pos) /*!< 0x02000000 */ +#define RTC_CR_TAMPTS RTC_CR_TAMPTS_Msk /*!< Activate timestamp on tamper detection event */ +#define RTC_CR_ITSE_Pos (24U) +#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos) /*!< 0x01000000 */ +#define RTC_CR_ITSE RTC_CR_ITSE_Msk /*!< Timestamp on internal event enable */ +#define RTC_CR_COE_Pos (23U) +#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */ +#define RTC_CR_COE RTC_CR_COE_Msk +#define RTC_CR_OSEL_Pos (21U) +#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */ +#define RTC_CR_OSEL RTC_CR_OSEL_Msk +#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */ +#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */ +#define RTC_CR_POL_Pos (20U) +#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */ +#define RTC_CR_POL RTC_CR_POL_Msk +#define RTC_CR_COSEL_Pos (19U) +#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */ +#define RTC_CR_COSEL RTC_CR_COSEL_Msk +#define RTC_CR_BKP_Pos (18U) +#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */ +#define RTC_CR_BKP RTC_CR_BKP_Msk +#define RTC_CR_SUB1H_Pos (17U) +#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */ +#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk +#define RTC_CR_ADD1H_Pos (16U) +#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */ +#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk +#define RTC_CR_TSIE_Pos (15U) +#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */ +#define RTC_CR_TSIE RTC_CR_TSIE_Msk /*!< Timestamp interrupt enable > */ +#define RTC_CR_WUTIE_Pos (14U) +#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */ +#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk /*!< Wakeup timer interrupt enable > */ +#define RTC_CR_ALRBIE_Pos (13U) +#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */ +#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk +#define RTC_CR_ALRAIE_Pos (12U) +#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */ +#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk +#define RTC_CR_TSE_Pos (11U) +#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */ +#define RTC_CR_TSE RTC_CR_TSE_Msk /*!< timestamp enable > */ +#define RTC_CR_WUTE_Pos (10U) +#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */ +#define RTC_CR_WUTE RTC_CR_WUTE_Msk /*!< Wakeup timer enable > */ +#define RTC_CR_ALRBE_Pos (9U) +#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */ +#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk +#define RTC_CR_ALRAE_Pos (8U) +#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */ +#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk +#define RTC_CR_FMT_Pos (6U) +#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */ +#define RTC_CR_FMT RTC_CR_FMT_Msk +#define RTC_CR_BYPSHAD_Pos (5U) +#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */ +#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk +#define RTC_CR_REFCKON_Pos (4U) +#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */ +#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk +#define RTC_CR_TSEDGE_Pos (3U) +#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */ +#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk /*!< Timestamp event active edge > */ +#define RTC_CR_WUCKSEL_Pos (0U) +#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */ +#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk /*!< Wakeup clock selection > */ +#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */ +#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */ +#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */ + +/******************** Bits definition for RTC_WPR register ******************/ +#define RTC_WPR_KEY_Pos (0U) +#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */ +#define RTC_WPR_KEY RTC_WPR_KEY_Msk + +/******************** Bits definition for RTC_CALR register *****************/ +#define RTC_CALR_CALP_Pos (15U) +#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */ +#define RTC_CALR_CALP RTC_CALR_CALP_Msk +#define RTC_CALR_CALW8_Pos (14U) +#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */ +#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk +#define RTC_CALR_CALW16_Pos (13U) +#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */ +#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk +#define RTC_CALR_CALM_Pos (0U) +#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */ +#define RTC_CALR_CALM RTC_CALR_CALM_Msk +#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */ +#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */ +#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */ +#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */ +#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */ +#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */ +#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */ +#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */ +#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */ + +/******************** Bits definition for RTC_SHIFTR register ***************/ +#define RTC_SHIFTR_SUBFS_Pos (0U) +#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */ +#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk +#define RTC_SHIFTR_ADD1S_Pos (31U) +#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */ +#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk + +/******************** Bits definition for RTC_TSTR register *****************/ +#define RTC_TSTR_PM_Pos (22U) +#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */ +#define RTC_TSTR_PM RTC_TSTR_PM_Msk /*!< AM-PM notation > */ +#define RTC_TSTR_HT_Pos (20U) +#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */ +#define RTC_TSTR_HT RTC_TSTR_HT_Msk +#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */ +#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */ +#define RTC_TSTR_HU_Pos (16U) +#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_TSTR_HU RTC_TSTR_HU_Msk +#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */ +#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */ +#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */ +#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */ +#define RTC_TSTR_MNT_Pos (12U) +#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk +#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_TSTR_MNU_Pos (8U) +#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk +#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_TSTR_ST_Pos (4U) +#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */ +#define RTC_TSTR_ST RTC_TSTR_ST_Msk +#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */ +#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */ +#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */ +#define RTC_TSTR_SU_Pos (0U) +#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */ +#define RTC_TSTR_SU RTC_TSTR_SU_Msk +#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */ +#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */ +#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */ +#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSDR register *****************/ +#define RTC_TSDR_WDU_Pos (13U) +#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */ +#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk /*!< Week day units > */ +#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */ +#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */ +#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */ +#define RTC_TSDR_MT_Pos (12U) +#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */ +#define RTC_TSDR_MT RTC_TSDR_MT_Msk +#define RTC_TSDR_MU_Pos (8U) +#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */ +#define RTC_TSDR_MU RTC_TSDR_MU_Msk +#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */ +#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */ +#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */ +#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */ +#define RTC_TSDR_DT_Pos (4U) +#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */ +#define RTC_TSDR_DT RTC_TSDR_DT_Msk +#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */ +#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */ +#define RTC_TSDR_DU_Pos (0U) +#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */ +#define RTC_TSDR_DU RTC_TSDR_DU_Msk +#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */ +#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */ +#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */ +#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSSSR register ****************/ +#define RTC_TSSSR_SS_Pos (0U) +#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */ +#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk /*!< Sub second value > */ + +/******************** Bits definition for RTC_ALRMAR register ***************/ +#define RTC_ALRMAR_MSK4_Pos (31U) +#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk +#define RTC_ALRMAR_WDSEL_Pos (30U) +#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk +#define RTC_ALRMAR_DT_Pos (28U) +#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk +#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMAR_DU_Pos (24U) +#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk +#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMAR_MSK3_Pos (23U) +#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk +#define RTC_ALRMAR_PM_Pos (22U) +#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk +#define RTC_ALRMAR_HT_Pos (20U) +#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk +#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMAR_HU_Pos (16U) +#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk +#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMAR_MSK2_Pos (15U) +#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk +#define RTC_ALRMAR_MNT_Pos (12U) +#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk +#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMAR_MNU_Pos (8U) +#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk +#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMAR_MSK1_Pos (7U) +#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk +#define RTC_ALRMAR_ST_Pos (4U) +#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk +#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMAR_SU_Pos (0U) +#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk +#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMASSR_MASKSS_Pos (24U) +#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk +#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMASSR_SS_Pos (0U) +#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk + +/******************** Bits definition for RTC_ALRMBR register ***************/ +#define RTC_ALRMBR_MSK4_Pos (31U) +#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk +#define RTC_ALRMBR_WDSEL_Pos (30U) +#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk +#define RTC_ALRMBR_DT_Pos (28U) +#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk +#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMBR_DU_Pos (24U) +#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk +#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBR_MSK3_Pos (23U) +#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk +#define RTC_ALRMBR_PM_Pos (22U) +#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk +#define RTC_ALRMBR_HT_Pos (20U) +#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk +#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMBR_HU_Pos (16U) +#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk +#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMBR_MSK2_Pos (15U) +#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk +#define RTC_ALRMBR_MNT_Pos (12U) +#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk +#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMBR_MNU_Pos (8U) +#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk +#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMBR_MSK1_Pos (7U) +#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk +#define RTC_ALRMBR_ST_Pos (4U) +#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk +#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMBR_SU_Pos (0U) +#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk +#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMBSSR_MASKSS_Pos (24U) +#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk +#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBSSR_SS_Pos (0U) +#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk + +/******************** Bits definition for RTC_SR register *******************/ +#define RTC_SR_ITSF_Pos (5U) +#define RTC_SR_ITSF_Msk (0x1UL << RTC_SR_ITSF_Pos) /*!< 0x00000020 */ +#define RTC_SR_ITSF RTC_SR_ITSF_Msk +#define RTC_SR_TSOVF_Pos (4U) +#define RTC_SR_TSOVF_Msk (0x1UL << RTC_SR_TSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SR_TSOVF RTC_SR_TSOVF_Msk /*!< Timestamp overflow flag > */ +#define RTC_SR_TSF_Pos (3U) +#define RTC_SR_TSF_Msk (0x1UL << RTC_SR_TSF_Pos) /*!< 0x00000008 */ +#define RTC_SR_TSF RTC_SR_TSF_Msk /*!< Timestamp flag > */ +#define RTC_SR_WUTF_Pos (2U) +#define RTC_SR_WUTF_Msk (0x1UL << RTC_SR_WUTF_Pos) /*!< 0x00000004 */ +#define RTC_SR_WUTF RTC_SR_WUTF_Msk /*!< Wakeup timer flag > */ +#define RTC_SR_ALRBF_Pos (1U) +#define RTC_SR_ALRBF_Msk (0x1UL << RTC_SR_ALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SR_ALRBF RTC_SR_ALRBF_Msk +#define RTC_SR_ALRAF_Pos (0U) +#define RTC_SR_ALRAF_Msk (0x1UL << RTC_SR_ALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SR_ALRAF RTC_SR_ALRAF_Msk + +/******************** Bits definition for RTC_MISR register *****************/ +#define RTC_MISR_ITSMF_Pos (5U) +#define RTC_MISR_ITSMF_Msk (0x1UL << RTC_MISR_ITSMF_Pos) /*!< 0x00000020 */ +#define RTC_MISR_ITSMF RTC_MISR_ITSMF_Msk +#define RTC_MISR_TSOVMF_Pos (4U) +#define RTC_MISR_TSOVMF_Msk (0x1UL << RTC_MISR_TSOVMF_Pos) /*!< 0x00000010 */ +#define RTC_MISR_TSOVMF RTC_MISR_TSOVMF_Msk /*!< Timestamp overflow masked flag > */ +#define RTC_MISR_TSMF_Pos (3U) +#define RTC_MISR_TSMF_Msk (0x1UL << RTC_MISR_TSMF_Pos) /*!< 0x00000008 */ +#define RTC_MISR_TSMF RTC_MISR_TSMF_Msk /*!< Timestamp masked flag > */ +#define RTC_MISR_WUTMF_Pos (2U) +#define RTC_MISR_WUTMF_Msk (0x1UL << RTC_MISR_WUTMF_Pos) /*!< 0x00000004 */ +#define RTC_MISR_WUTMF RTC_MISR_WUTMF_Msk /*!< Wakeup timer masked flag > */ +#define RTC_MISR_ALRBMF_Pos (1U) +#define RTC_MISR_ALRBMF_Msk (0x1UL << RTC_MISR_ALRBMF_Pos) /*!< 0x00000002 */ +#define RTC_MISR_ALRBMF RTC_MISR_ALRBMF_Msk +#define RTC_MISR_ALRAMF_Pos (0U) +#define RTC_MISR_ALRAMF_Msk (0x1UL << RTC_MISR_ALRAMF_Pos) /*!< 0x00000001 */ +#define RTC_MISR_ALRAMF RTC_MISR_ALRAMF_Msk + +/******************** Bits definition for RTC_SCR register ******************/ +#define RTC_SCR_CITSF_Pos (5U) +#define RTC_SCR_CITSF_Msk (0x1UL << RTC_SCR_CITSF_Pos) /*!< 0x00000020 */ +#define RTC_SCR_CITSF RTC_SCR_CITSF_Msk +#define RTC_SCR_CTSOVF_Pos (4U) +#define RTC_SCR_CTSOVF_Msk (0x1UL << RTC_SCR_CTSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SCR_CTSOVF RTC_SCR_CTSOVF_Msk /*!< Clear timestamp overflow flag > */ +#define RTC_SCR_CTSF_Pos (3U) +#define RTC_SCR_CTSF_Msk (0x1UL << RTC_SCR_CTSF_Pos) /*!< 0x00000008 */ +#define RTC_SCR_CTSF RTC_SCR_CTSF_Msk /*!< Clear timestamp flag > */ +#define RTC_SCR_CWUTF_Pos (2U) +#define RTC_SCR_CWUTF_Msk (0x1UL << RTC_SCR_CWUTF_Pos) /*!< 0x00000004 */ +#define RTC_SCR_CWUTF RTC_SCR_CWUTF_Msk /*!< Clear wakeup timer flag > */ +#define RTC_SCR_CALRBF_Pos (1U) +#define RTC_SCR_CALRBF_Msk (0x1UL << RTC_SCR_CALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SCR_CALRBF RTC_SCR_CALRBF_Msk +#define RTC_SCR_CALRAF_Pos (0U) +#define RTC_SCR_CALRAF_Msk (0x1UL << RTC_SCR_CALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SCR_CALRAF RTC_SCR_CALRAF_Msk + +/******************************************************************************/ +/* */ +/* Tamper and backup register (TAMP) */ +/* */ +/******************************************************************************/ +/******************** Bits definition for TAMP_CR1 register *****************/ +#define TAMP_CR1_TAMP1E_Pos (0U) +#define TAMP_CR1_TAMP1E_Msk (0x1UL << TAMP_CR1_TAMP1E_Pos) /*!< 0x00000001 */ +#define TAMP_CR1_TAMP1E TAMP_CR1_TAMP1E_Msk +#define TAMP_CR1_TAMP2E_Pos (1U) +#define TAMP_CR1_TAMP2E_Msk (0x1UL << TAMP_CR1_TAMP2E_Pos) /*!< 0x00000002 */ +#define TAMP_CR1_TAMP2E TAMP_CR1_TAMP2E_Msk +#define TAMP_CR1_ITAMP3E_Pos (18U) +#define TAMP_CR1_ITAMP3E_Msk (0x1UL << TAMP_CR1_ITAMP3E_Pos) /*!< 0x00040000 */ +#define TAMP_CR1_ITAMP3E TAMP_CR1_ITAMP3E_Msk +#define TAMP_CR1_ITAMP4E_Pos (19U) +#define TAMP_CR1_ITAMP4E_Msk (0x1UL << TAMP_CR1_ITAMP4E_Pos) /*!< 0x00080000 */ +#define TAMP_CR1_ITAMP4E TAMP_CR1_ITAMP4E_Msk +#define TAMP_CR1_ITAMP5E_Pos (20U) +#define TAMP_CR1_ITAMP5E_Msk (0x1UL << TAMP_CR1_ITAMP5E_Pos) /*!< 0x00100000 */ +#define TAMP_CR1_ITAMP5E TAMP_CR1_ITAMP5E_Msk +#define TAMP_CR1_ITAMP6E_Pos (21U) +#define TAMP_CR1_ITAMP6E_Msk (0x1UL << TAMP_CR1_ITAMP6E_Pos) /*!< 0x00200000 */ +#define TAMP_CR1_ITAMP6E TAMP_CR1_ITAMP6E_Msk + +/******************** Bits definition for TAMP_CR2 register *****************/ +#define TAMP_CR2_TAMP1NOERASE_Pos (0U) +#define TAMP_CR2_TAMP1NOERASE_Msk (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos) /*!< 0x00000001 */ +#define TAMP_CR2_TAMP1NOERASE TAMP_CR2_TAMP1NOERASE_Msk +#define TAMP_CR2_TAMP2NOERASE_Pos (1U) +#define TAMP_CR2_TAMP2NOERASE_Msk (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos) /*!< 0x00000002 */ +#define TAMP_CR2_TAMP2NOERASE TAMP_CR2_TAMP2NOERASE_Msk +#define TAMP_CR2_TAMP1MSK_Pos (16U) +#define TAMP_CR2_TAMP1MSK_Msk (0x1UL << TAMP_CR2_TAMP1MSK_Pos) /*!< 0x00010000 */ +#define TAMP_CR2_TAMP1MSK TAMP_CR2_TAMP1MSK_Msk +#define TAMP_CR2_TAMP2MSK_Pos (17U) +#define TAMP_CR2_TAMP2MSK_Msk (0x1UL << TAMP_CR2_TAMP2MSK_Pos) /*!< 0x00020000 */ +#define TAMP_CR2_TAMP2MSK TAMP_CR2_TAMP2MSK_Msk +#define TAMP_CR2_TAMP1TRG_Pos (24U) +#define TAMP_CR2_TAMP1TRG_Msk (0x1UL << TAMP_CR2_TAMP1TRG_Pos) /*!< 0x01000000 */ +#define TAMP_CR2_TAMP1TRG TAMP_CR2_TAMP1TRG_Msk +#define TAMP_CR2_TAMP2TRG_Pos (25U) +#define TAMP_CR2_TAMP2TRG_Msk (0x1UL << TAMP_CR2_TAMP2TRG_Pos) /*!< 0x02000000 */ +#define TAMP_CR2_TAMP2TRG TAMP_CR2_TAMP2TRG_Msk + +/******************** Bits definition for TAMP_FLTCR register ***************/ +#define TAMP_FLTCR_TAMPFREQ_0 0x00000001U +#define TAMP_FLTCR_TAMPFREQ_1 0x00000002U +#define TAMP_FLTCR_TAMPFREQ_2 0x00000004U +#define TAMP_FLTCR_TAMPFREQ_Pos (0U) +#define TAMP_FLTCR_TAMPFREQ_Msk (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos) /*!< 0x00000007 */ +#define TAMP_FLTCR_TAMPFREQ TAMP_FLTCR_TAMPFREQ_Msk +#define TAMP_FLTCR_TAMPFLT_0 0x00000008U +#define TAMP_FLTCR_TAMPFLT_1 0x00000010U +#define TAMP_FLTCR_TAMPFLT_Pos (3U) +#define TAMP_FLTCR_TAMPFLT_Msk (0x3UL << TAMP_FLTCR_TAMPFLT_Pos) /*!< 0x00000018 */ +#define TAMP_FLTCR_TAMPFLT TAMP_FLTCR_TAMPFLT_Msk +#define TAMP_FLTCR_TAMPPRCH_0 0x00000020U +#define TAMP_FLTCR_TAMPPRCH_1 0x00000040U +#define TAMP_FLTCR_TAMPPRCH_Pos (5U) +#define TAMP_FLTCR_TAMPPRCH_Msk (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos) /*!< 0x00000060 */ +#define TAMP_FLTCR_TAMPPRCH TAMP_FLTCR_TAMPPRCH_Msk +#define TAMP_FLTCR_TAMPPUDIS_Pos (7U) +#define TAMP_FLTCR_TAMPPUDIS_Msk (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos) /*!< 0x00000080 */ +#define TAMP_FLTCR_TAMPPUDIS TAMP_FLTCR_TAMPPUDIS_Msk + +/******************** Bits definition for TAMP_IER register *****************/ +#define TAMP_IER_TAMP1IE_Pos (0U) +#define TAMP_IER_TAMP1IE_Msk (0x1UL << TAMP_IER_TAMP1IE_Pos) /*!< 0x00000001 */ +#define TAMP_IER_TAMP1IE TAMP_IER_TAMP1IE_Msk +#define TAMP_IER_TAMP2IE_Pos (1U) +#define TAMP_IER_TAMP2IE_Msk (0x1UL << TAMP_IER_TAMP2IE_Pos) /*!< 0x00000002 */ +#define TAMP_IER_TAMP2IE TAMP_IER_TAMP2IE_Msk +#define TAMP_IER_ITAMP3IE_Pos (18U) +#define TAMP_IER_ITAMP3IE_Msk (0x1UL << TAMP_IER_ITAMP3IE_Pos) /*!< 0x00040000 */ +#define TAMP_IER_ITAMP3IE TAMP_IER_ITAMP3IE_Msk +#define TAMP_IER_ITAMP4IE_Pos (19U) +#define TAMP_IER_ITAMP4IE_Msk (0x1UL << TAMP_IER_ITAMP4IE_Pos) /*!< 0x00080000 */ +#define TAMP_IER_ITAMP4IE TAMP_IER_ITAMP4IE_Msk +#define TAMP_IER_ITAMP5IE_Pos (20U) +#define TAMP_IER_ITAMP5IE_Msk (0x1UL << TAMP_IER_ITAMP5IE_Pos) /*!< 0x00100000 */ +#define TAMP_IER_ITAMP5IE TAMP_IER_ITAMP5IE_Msk +#define TAMP_IER_ITAMP6IE_Pos (21U) +#define TAMP_IER_ITAMP6IE_Msk (0x1UL << TAMP_IER_ITAMP6IE_Pos) /*!< 0x00200000 */ +#define TAMP_IER_ITAMP6IE TAMP_IER_ITAMP6IE_Msk + +/******************** Bits definition for TAMP_SR register ******************/ +#define TAMP_SR_TAMP1F_Pos (0U) +#define TAMP_SR_TAMP1F_Msk (0x1UL << TAMP_SR_TAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SR_TAMP1F TAMP_SR_TAMP1F_Msk +#define TAMP_SR_TAMP2F_Pos (1U) +#define TAMP_SR_TAMP2F_Msk (0x1UL << TAMP_SR_TAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SR_TAMP2F TAMP_SR_TAMP2F_Msk +#define TAMP_SR_ITAMP3F_Pos (18U) +#define TAMP_SR_ITAMP3F_Msk (0x1UL << TAMP_SR_ITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SR_ITAMP3F TAMP_SR_ITAMP3F_Msk +#define TAMP_SR_ITAMP4F_Pos (19U) +#define TAMP_SR_ITAMP4F_Msk (0x1UL << TAMP_SR_ITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SR_ITAMP4F TAMP_SR_ITAMP4F_Msk +#define TAMP_SR_ITAMP5F_Pos (20U) +#define TAMP_SR_ITAMP5F_Msk (0x1UL << TAMP_SR_ITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SR_ITAMP5F TAMP_SR_ITAMP5F_Msk +#define TAMP_SR_ITAMP6F_Pos (21U) +#define TAMP_SR_ITAMP6F_Msk (0x1UL << TAMP_SR_ITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SR_ITAMP6F TAMP_SR_ITAMP6F_Msk + +/******************** Bits definition for TAMP_MISR register ****************/ +#define TAMP_MISR_TAMP1MF_Pos (0U) +#define TAMP_MISR_TAMP1MF_Msk (0x1UL << TAMP_MISR_TAMP1MF_Pos) /*!< 0x00000001 */ +#define TAMP_MISR_TAMP1MF TAMP_MISR_TAMP1MF_Msk +#define TAMP_MISR_TAMP2MF_Pos (1U) +#define TAMP_MISR_TAMP2MF_Msk (0x1UL << TAMP_MISR_TAMP2MF_Pos) /*!< 0x00000002 */ +#define TAMP_MISR_TAMP2MF TAMP_MISR_TAMP2MF_Msk +#define TAMP_MISR_ITAMP3MF_Pos (18U) +#define TAMP_MISR_ITAMP3MF_Msk (0x1UL << TAMP_MISR_ITAMP3MF_Pos) /*!< 0x00040000 */ +#define TAMP_MISR_ITAMP3MF TAMP_MISR_ITAMP3MF_Msk +#define TAMP_MISR_ITAMP4MF_Pos (19U) +#define TAMP_MISR_ITAMP4MF_Msk (0x1UL << TAMP_MISR_ITAMP4MF_Pos) /*!< 0x00080000 */ +#define TAMP_MISR_ITAMP4MF TAMP_MISR_ITAMP4MF_Msk +#define TAMP_MISR_ITAMP5MF_Pos (20U) +#define TAMP_MISR_ITAMP5MF_Msk (0x1UL << TAMP_MISR_ITAMP5MF_Pos) /*!< 0x00100000 */ +#define TAMP_MISR_ITAMP5MF TAMP_MISR_ITAMP5MF_Msk +#define TAMP_MISR_ITAMP6MF_Pos (21U) +#define TAMP_MISR_ITAMP6MF_Msk (0x1UL << TAMP_MISR_ITAMP6MF_Pos) /*!< 0x00200000 */ +#define TAMP_MISR_ITAMP6MF TAMP_MISR_ITAMP6MF_Msk + +/******************** Bits definition for TAMP_SCR register *****************/ +#define TAMP_SCR_CTAMP1F_Pos (0U) +#define TAMP_SCR_CTAMP1F_Msk (0x1UL << TAMP_SCR_CTAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SCR_CTAMP1F TAMP_SCR_CTAMP1F_Msk +#define TAMP_SCR_CTAMP2F_Pos (1U) +#define TAMP_SCR_CTAMP2F_Msk (0x1UL << TAMP_SCR_CTAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SCR_CTAMP2F TAMP_SCR_CTAMP2F_Msk +#define TAMP_SCR_CITAMP3F_Pos (18U) +#define TAMP_SCR_CITAMP3F_Msk (0x1UL << TAMP_SCR_CITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SCR_CITAMP3F TAMP_SCR_CITAMP3F_Msk +#define TAMP_SCR_CITAMP4F_Pos (19U) +#define TAMP_SCR_CITAMP4F_Msk (0x1UL << TAMP_SCR_CITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SCR_CITAMP4F TAMP_SCR_CITAMP4F_Msk +#define TAMP_SCR_CITAMP5F_Pos (20U) +#define TAMP_SCR_CITAMP5F_Msk (0x1UL << TAMP_SCR_CITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SCR_CITAMP5F TAMP_SCR_CITAMP5F_Msk +#define TAMP_SCR_CITAMP6F_Pos (21U) +#define TAMP_SCR_CITAMP6F_Msk (0x1UL << TAMP_SCR_CITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SCR_CITAMP6F TAMP_SCR_CITAMP6F_Msk + +/******************** Bits definition for TAMP_BKP0R register ***************/ +#define TAMP_BKP0R_Pos (0U) +#define TAMP_BKP0R_Msk (0xFFFFFFFFUL << TAMP_BKP0R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP0R TAMP_BKP0R_Msk + +/******************** Bits definition for TAMP_BKP1R register ***************/ +#define TAMP_BKP1R_Pos (0U) +#define TAMP_BKP1R_Msk (0xFFFFFFFFUL << TAMP_BKP1R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP1R TAMP_BKP1R_Msk + +/******************** Bits definition for TAMP_BKP2R register ***************/ +#define TAMP_BKP2R_Pos (0U) +#define TAMP_BKP2R_Msk (0xFFFFFFFFUL << TAMP_BKP2R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP2R TAMP_BKP2R_Msk + +/******************** Bits definition for TAMP_BKP3R register ***************/ +#define TAMP_BKP3R_Pos (0U) +#define TAMP_BKP3R_Msk (0xFFFFFFFFUL << TAMP_BKP3R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP3R TAMP_BKP3R_Msk + +/******************** Bits definition for TAMP_BKP4R register ***************/ +#define TAMP_BKP4R_Pos (0U) +#define TAMP_BKP4R_Msk (0xFFFFFFFFUL << TAMP_BKP4R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP4R TAMP_BKP4R_Msk + +/******************************************************************************/ +/* */ +/* Serial Peripheral Interface (SPI) */ +/* */ +/******************************************************************************/ +/* + * @brief Specific device feature definitions (not present on all devices in the STM32G0 series) + */ +#define SPI_I2S_SUPPORT /*!< I2S support */ + +/******************* Bit definition for SPI_CR1 register ********************/ +#define SPI_CR1_CPHA_Pos (0U) +#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */ +#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*! exti[16] Interrupt */ +#define SYSCFG_ITLINE2_SR_TAMPER_Pos (0U) +#define SYSCFG_ITLINE2_SR_TAMPER_Msk (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE2_SR_TAMPER SYSCFG_ITLINE2_SR_TAMPER_Msk /*!< TAMPER -> exti[21] interrupt */ +#define SYSCFG_ITLINE2_SR_RTC_Pos (1U) +#define SYSCFG_ITLINE2_SR_RTC_Msk (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE2_SR_RTC SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos (0U) +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC SYSCFG_ITLINE3_SR_FLASH_ECC_Msk /*!< Flash ITF ECC interrupt */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos (1U) +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF SYSCFG_ITLINE3_SR_FLASH_ITF_Msk /*!< FLASH ITF interrupt */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos (0U) +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL SYSCFG_ITLINE4_SR_CLK_CTRL_Msk /*!< RCC interrupt */ +#define SYSCFG_ITLINE5_SR_EXTI0_Pos (0U) +#define SYSCFG_ITLINE5_SR_EXTI0_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE5_SR_EXTI0 SYSCFG_ITLINE5_SR_EXTI0_Msk /*!< External Interrupt 0 */ +#define SYSCFG_ITLINE5_SR_EXTI1_Pos (1U) +#define SYSCFG_ITLINE5_SR_EXTI1_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE5_SR_EXTI1 SYSCFG_ITLINE5_SR_EXTI1_Msk /*!< External Interrupt 1 */ +#define SYSCFG_ITLINE6_SR_EXTI2_Pos (0U) +#define SYSCFG_ITLINE6_SR_EXTI2_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE6_SR_EXTI2 SYSCFG_ITLINE6_SR_EXTI2_Msk /*!< External Interrupt 2 */ +#define SYSCFG_ITLINE6_SR_EXTI3_Pos (1U) +#define SYSCFG_ITLINE6_SR_EXTI3_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE6_SR_EXTI3 SYSCFG_ITLINE6_SR_EXTI3_Msk /*!< External Interrupt 3 */ +#define SYSCFG_ITLINE7_SR_EXTI4_Pos (0U) +#define SYSCFG_ITLINE7_SR_EXTI4_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE7_SR_EXTI4 SYSCFG_ITLINE7_SR_EXTI4_Msk /*!< External Interrupt 4 */ +#define SYSCFG_ITLINE7_SR_EXTI5_Pos (1U) +#define SYSCFG_ITLINE7_SR_EXTI5_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE7_SR_EXTI5 SYSCFG_ITLINE7_SR_EXTI5_Msk /*!< External Interrupt 5 */ +#define SYSCFG_ITLINE7_SR_EXTI6_Pos (2U) +#define SYSCFG_ITLINE7_SR_EXTI6_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE7_SR_EXTI6 SYSCFG_ITLINE7_SR_EXTI6_Msk /*!< External Interrupt 6 */ +#define SYSCFG_ITLINE7_SR_EXTI7_Pos (3U) +#define SYSCFG_ITLINE7_SR_EXTI7_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE7_SR_EXTI7 SYSCFG_ITLINE7_SR_EXTI7_Msk /*!< External Interrupt 7 */ +#define SYSCFG_ITLINE7_SR_EXTI8_Pos (4U) +#define SYSCFG_ITLINE7_SR_EXTI8_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE7_SR_EXTI8 SYSCFG_ITLINE7_SR_EXTI8_Msk /*!< External Interrupt 8 */ +#define SYSCFG_ITLINE7_SR_EXTI9_Pos (5U) +#define SYSCFG_ITLINE7_SR_EXTI9_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */ +#define SYSCFG_ITLINE7_SR_EXTI9 SYSCFG_ITLINE7_SR_EXTI9_Msk /*!< External Interrupt 9 */ +#define SYSCFG_ITLINE7_SR_EXTI10_Pos (6U) +#define SYSCFG_ITLINE7_SR_EXTI10_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */ +#define SYSCFG_ITLINE7_SR_EXTI10 SYSCFG_ITLINE7_SR_EXTI10_Msk /*!< External Interrupt 10 */ +#define SYSCFG_ITLINE7_SR_EXTI11_Pos (7U) +#define SYSCFG_ITLINE7_SR_EXTI11_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */ +#define SYSCFG_ITLINE7_SR_EXTI11 SYSCFG_ITLINE7_SR_EXTI11_Msk /*!< External Interrupt 11 */ +#define SYSCFG_ITLINE7_SR_EXTI12_Pos (8U) +#define SYSCFG_ITLINE7_SR_EXTI12_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */ +#define SYSCFG_ITLINE7_SR_EXTI12 SYSCFG_ITLINE7_SR_EXTI12_Msk /*!< External Interrupt 12 */ +#define SYSCFG_ITLINE7_SR_EXTI13_Pos (9U) +#define SYSCFG_ITLINE7_SR_EXTI13_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */ +#define SYSCFG_ITLINE7_SR_EXTI13 SYSCFG_ITLINE7_SR_EXTI13_Msk /*!< External Interrupt 13 */ +#define SYSCFG_ITLINE7_SR_EXTI14_Pos (10U) +#define SYSCFG_ITLINE7_SR_EXTI14_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */ +#define SYSCFG_ITLINE7_SR_EXTI14 SYSCFG_ITLINE7_SR_EXTI14_Msk /*!< External Interrupt 14 */ +#define SYSCFG_ITLINE7_SR_EXTI15_Pos (11U) +#define SYSCFG_ITLINE7_SR_EXTI15_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */ +#define SYSCFG_ITLINE7_SR_EXTI15 SYSCFG_ITLINE7_SR_EXTI15_Msk /*!< External Interrupt 15 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos (0U) +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1 SYSCFG_ITLINE9_SR_DMA1_CH1_Msk /*!< DMA1 Channel 1 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos (0U) +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2 SYSCFG_ITLINE10_SR_DMA1_CH2_Msk /*!< DMA1 Channel 2 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos (1U) +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3 SYSCFG_ITLINE10_SR_DMA1_CH3_Msk /*!< DMA2 Channel 3 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos (0U) +#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE11_SR_DMAMUX1 SYSCFG_ITLINE11_SR_DMAMUX1_Msk /*!< DMAMUX Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4 SYSCFG_ITLINE11_SR_DMA1_CH4_Msk /*!< DMA1 Channel 4 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos (2U) +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5 SYSCFG_ITLINE11_SR_DMA1_CH5_Msk /*!< DMA1 Channel 5 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos (3U) +#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6 SYSCFG_ITLINE11_SR_DMA1_CH6_Msk /*!< DMA1 Channel 6 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos (4U) +#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7 SYSCFG_ITLINE11_SR_DMA1_CH7_Msk /*!< DMA1 Channel 7 Interrupt */ +#define SYSCFG_ITLINE12_SR_ADC_Pos (0U) +#define SYSCFG_ITLINE12_SR_ADC_Msk (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE12_SR_ADC SYSCFG_ITLINE12_SR_ADC_Msk /*!< ADC Interrupt */ +#define SYSCFG_ITLINE12_SR_COMP1_Pos (1U) +#define SYSCFG_ITLINE12_SR_COMP1_Msk (0x1UL << SYSCFG_ITLINE12_SR_COMP1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE12_SR_COMP1 SYSCFG_ITLINE12_SR_COMP1_Msk /*!< COMP1 Interrupt -> exti[17] */ +#define SYSCFG_ITLINE12_SR_COMP2_Pos (2U) +#define SYSCFG_ITLINE12_SR_COMP2_Msk (0x1UL << SYSCFG_ITLINE12_SR_COMP2_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE12_SR_COMP2 SYSCFG_ITLINE12_SR_COMP2_Msk /*!< COMP2 Interrupt -> exti[18] */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos (0U) +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU SYSCFG_ITLINE13_SR_TIM1_CCU_Msk /*!< TIM1 CCU Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos (1U) +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG SYSCFG_ITLINE13_SR_TIM1_TRG_Msk /*!< TIM1 TRG Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos (2U) +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD SYSCFG_ITLINE13_SR_TIM1_UPD_Msk /*!< TIM1 UPD Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos (3U) +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK SYSCFG_ITLINE13_SR_TIM1_BRK_Msk /*!< TIM1 BRK Interrupt */ +#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos (0U) +#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE14_SR_TIM1_CC SYSCFG_ITLINE14_SR_TIM1_CC_Msk /*!< TIM1 CC Interrupt */ +#define SYSCFG_ITLINE15_SR_TIM2_GLB_Pos (0U) +#define SYSCFG_ITLINE15_SR_TIM2_GLB_Msk (0x1UL << SYSCFG_ITLINE15_SR_TIM2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE15_SR_TIM2_GLB SYSCFG_ITLINE15_SR_TIM2_GLB_Msk /*!< TIM2 GLB Interrupt */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos (0U) +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB SYSCFG_ITLINE16_SR_TIM3_GLB_Msk /*!< TIM3 GLB Interrupt */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos (0U) +#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk (0x1UL << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB SYSCFG_ITLINE17_SR_TIM6_GLB_Msk /*!< TIM6 GLB Interrupt */ +#define SYSCFG_ITLINE17_SR_DAC_Pos (1U) +#define SYSCFG_ITLINE17_SR_DAC_Msk (0x1UL << SYSCFG_ITLINE17_SR_DAC_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE17_SR_DAC SYSCFG_ITLINE17_SR_DAC_Msk /*!< DAC Interrupt */ +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos (2U) +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk (0x1UL << SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk /*!< LPTIM1 -> exti[29] Interrupt */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos (0U) +#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk (0x1UL << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB SYSCFG_ITLINE18_SR_TIM7_GLB_Msk /*!< TIM7 GLB Interrupt */ +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos (1U) +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk (0x1UL << SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk /*!< LPTIM2 -> exti[30] Interrupt */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos (0U) +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos (0U) +#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk (0x1UL << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /*!< TIM15 GLB Interrupt */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos (0U) +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos (0U) +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos (0U) +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB SYSCFG_ITLINE23_SR_I2C1_GLB_Msk /*!< I2C1 GLB Interrupt -> exti[23] */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos (0U) +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB SYSCFG_ITLINE24_SR_I2C2_GLB_Msk /*!< I2C2 GLB Interrupt -> exti[22]*/ +#define SYSCFG_ITLINE25_SR_SPI1_Pos (0U) +#define SYSCFG_ITLINE25_SR_SPI1_Msk (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE25_SR_SPI1 SYSCFG_ITLINE25_SR_SPI1_Msk /*!< SPI1 Interrupt */ +#define SYSCFG_ITLINE26_SR_SPI2_Pos (0U) +#define SYSCFG_ITLINE26_SR_SPI2_Msk (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE26_SR_SPI2 SYSCFG_ITLINE26_SR_SPI2_Msk /*!< SPI2 Interrupt */ +#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos (0U) +#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE27_SR_USART1_GLB SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */ +#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos (0U) +#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE28_SR_USART2_GLB SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */ +#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos (2U) +#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE29_SR_LPUART1_GLB SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk /*!< LPUART1 GLB Interrupt -> exti[28] */ +#define SYSCFG_ITLINE31_SR_RNG_Pos (0U) +#define SYSCFG_ITLINE31_SR_RNG_Msk (0x1UL << SYSCFG_ITLINE31_SR_RNG_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE31_SR_RNG SYSCFG_ITLINE31_SR_RNG_Msk /*!< RNG Interrupt */ +#define SYSCFG_ITLINE31_SR_AES_Pos (1U) +#define SYSCFG_ITLINE31_SR_AES_Msk (0x1UL << SYSCFG_ITLINE31_SR_AES_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE31_SR_AES SYSCFG_ITLINE31_SR_AES_Msk /*!< AES Interrupt */ + +/******************************************************************************/ +/* */ +/* TIM */ +/* */ +/******************************************************************************/ +/******************* Bit definition for TIM_CR1 register ********************/ +#define TIM_CR1_CEN_Pos (0U) +#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */ +#define TIM_CR1_CEN TIM_CR1_CEN_Msk /*! + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ +typedef struct +{ + __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR1; /*!< ADC configuration register 1, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR; /*!< ADC sampling time register, Address offset: 0x14 */ + uint32_t RESERVED1; /*!< Reserved, 0x18 */ + uint32_t RESERVED2; /*!< Reserved, 0x1C */ + __IO uint32_t AWD1TR; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ + __IO uint32_t AWD2TR; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */ + __IO uint32_t CHSELR; /*!< ADC group regular sequencer register, Address offset: 0x28 */ + __IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x2C */ + uint32_t RESERVED3[4]; /*!< Reserved, 0x30 - 0x3C */ + __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ + uint32_t RESERVED4[23];/*!< Reserved, 0x44 - 0x9C */ + __IO uint32_t AWD2CR; /*!< ADC analog watchdog 2 configuration register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 configuration register, Address offset: 0xA4 */ + uint32_t RESERVED5[3]; /*!< Reserved, 0xA8 - 0xB0 */ + __IO uint32_t CALFACT; /*!< ADC Calibration factor register, Address offset: 0xB4 */ +} ADC_TypeDef; + +typedef struct +{ + __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ +} ADC_Common_TypeDef; + +/* Legacy registers naming */ +#define TR1 AWD1TR +#define TR2 AWD2TR +#define TR3 AWD3TR + + + + +/** + * @brief CRC calculation unit + */ +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED1; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + + +/** + * @brief Debug MCU + */ +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug configuration register, Address offset: 0x04 */ + __IO uint32_t APBFZ1; /*!< Debug APB freeze register 1, Address offset: 0x08 */ + __IO uint32_t APBFZ2; /*!< Debug APB freeze register 2, Address offset: 0x0C */ +} DBG_TypeDef; + +/** + * @brief DMA Controller + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} DMA_TypeDef; + +/** + * @brief DMA Multiplexer + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register Address offset: 0x0004 * (channel x) */ +}DMAMUX_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< DMA Channel Status Register Address offset: 0x0080 */ + __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register Address offset: 0x0084 */ +}DMAMUX_ChannelStatus_TypeDef; + +typedef struct +{ + __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register Address offset: 0x0100 + 0x0004 * (Req Gen x) */ +}DMAMUX_RequestGen_TypeDef; + +typedef struct +{ + __IO uint32_t RGSR; /*!< DMA Request Generator Status Register Address offset: 0x0140 */ + __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register Address offset: 0x0144 */ +}DMAMUX_RequestGenStatus_TypeDef; + +/** + * @brief Asynch Interrupt/Event Controller (EXTI) + */ +typedef struct +{ + __IO uint32_t RTSR1; /*!< EXTI Rising Trigger Selection Register 1, Address offset: 0x00 */ + __IO uint32_t FTSR1; /*!< EXTI Falling Trigger Selection Register 1, Address offset: 0x04 */ + __IO uint32_t SWIER1; /*!< EXTI Software Interrupt event Register 1, Address offset: 0x08 */ + __IO uint32_t RPR1; /*!< EXTI Rising Pending Register 1, Address offset: 0x0C */ + __IO uint32_t FPR1; /*!< EXTI Falling Pending Register 1, Address offset: 0x10 */ + uint32_t RESERVED1[3]; /*!< Reserved 1, 0x14 -- 0x1C */ + uint32_t RESERVED2[5]; /*!< Reserved 2, 0x20 -- 0x30 */ + uint32_t RESERVED3[11]; /*!< Reserved 3, 0x34 -- 0x5C */ + __IO uint32_t EXTICR[4]; /*!< EXTI External Interrupt Configuration Register, 0x60 -- 0x6C */ + uint32_t RESERVED4[4]; /*!< Reserved 4, 0x70 -- 0x7C */ + __IO uint32_t IMR1; /*!< EXTI Interrupt Mask Register 1, Address offset: 0x80 */ + __IO uint32_t EMR1; /*!< EXTI Event Mask Register 1, Address offset: 0x84 */ +} EXTI_TypeDef; + +/** + * @brief FLASH Registers + */ +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH Access Control register, Address offset: 0x00 */ + uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x04 */ + __IO uint32_t KEYR; /*!< FLASH Key register, Address offset: 0x08 */ + __IO uint32_t OPTKEYR; /*!< FLASH Option Key register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< FLASH Status register, Address offset: 0x10 */ + __IO uint32_t CR; /*!< FLASH Control register, Address offset: 0x14 */ + __IO uint32_t ECCR; /*!< FLASH ECC register, Address offset: 0x18 */ + uint32_t RESERVED2; /*!< Reserved2, Address offset: 0x1C */ + __IO uint32_t OPTR; /*!< FLASH Option register, Address offset: 0x20 */ + uint32_t RESERVED3[2]; /*!< Reserved3, Address offset: 0x24--0x28 */ + __IO uint32_t WRP1AR; /*!< FLASH Bank WRP area A address register, Address offset: 0x2C */ + __IO uint32_t WRP1BR; /*!< FLASH Bank WRP area B address register, Address offset: 0x30 */ + uint32_t RESERVED4[2]; /*!< Reserved4, Address offset: 0x34--0x38 */ +} FLASH_TypeDef; + +/** + * @brief General Purpose I/O + */ +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ + __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */ +} GPIO_TypeDef; + + +/** + * @brief Inter-integrated Circuit Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + + + +/** + * @brief Power Control + */ +typedef struct +{ + __IO uint32_t CR1; /*!< PWR Power Control Register 1, Address offset: 0x00 */ + uint32_t RESERVED0; /*!< Reserved, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< PWR Power Control Register 3, Address offset: 0x08 */ + __IO uint32_t CR4; /*!< PWR Power Control Register 4, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< PWR Power Status Register 1, Address offset: 0x10 */ + __IO uint32_t SR2; /*!< PWR Power Status Register 2, Address offset: 0x14 */ + __IO uint32_t SCR; /*!< PWR Power Status Clear Register, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t PUCRA; /*!< PWR Pull-Up Control Register of port A, Address offset: 0x20 */ + __IO uint32_t PDCRA; /*!< PWR Pull-Down Control Register of port A, Address offset: 0x24 */ + __IO uint32_t PUCRB; /*!< PWR Pull-Up Control Register of port B, Address offset: 0x28 */ + __IO uint32_t PDCRB; /*!< PWR Pull-Down Control Register of port B, Address offset: 0x2C */ + __IO uint32_t PUCRC; /*!< PWR Pull-Up Control Register of port C, Address offset: 0x30 */ + __IO uint32_t PDCRC; /*!< PWR Pull-Down Control Register of port C, Address offset: 0x34 */ + __IO uint32_t PUCRD; /*!< PWR Pull-Up Control Register of port D, Address offset: 0x38 */ + __IO uint32_t PDCRD; /*!< PWR Pull-Down Control Register of port D, Address offset: 0x3C */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x40 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: 0x44 */ + __IO uint32_t PUCRF; /*!< PWR Pull-Up Control Register of port F, Address offset: 0x48 */ + __IO uint32_t PDCRF; /*!< PWR Pull-Down Control Register of port F, Address offset: 0x4C */ +} PWR_TypeDef; + +/** + * @brief Reset and Clock Control + */ +typedef struct +{ + __IO uint32_t CR; /*!< RCC Clock Sources Control Register, Address offset: 0x00 */ + __IO uint32_t ICSCR; /*!< RCC Internal Clock Sources Calibration Register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC Regulated Domain Clocks Configuration Register, Address offset: 0x08 */ + __IO uint32_t PLLCFGR; /*!< RCC System PLL configuration Register, Address offset: 0x0C */ + __IO uint32_t RESERVED0; /*!< Reserved, Address offset: 0x10 */ + __IO uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */ + __IO uint32_t CIER; /*!< RCC Clock Interrupt Enable Register, Address offset: 0x18 */ + __IO uint32_t CIFR; /*!< RCC Clock Interrupt Flag Register, Address offset: 0x1C */ + __IO uint32_t CICR; /*!< RCC Clock Interrupt Clear Register, Address offset: 0x20 */ + __IO uint32_t IOPRSTR; /*!< RCC IO port reset register, Address offset: 0x24 */ + __IO uint32_t AHBRSTR; /*!< RCC AHB peripherals reset register, Address offset: 0x28 */ + __IO uint32_t APBRSTR1; /*!< RCC APB peripherals reset register 1, Address offset: 0x2C */ + __IO uint32_t APBRSTR2; /*!< RCC APB peripherals reset register 2, Address offset: 0x30 */ + __IO uint32_t IOPENR; /*!< RCC IO port enable register, Address offset: 0x34 */ + __IO uint32_t AHBENR; /*!< RCC AHB peripherals clock enable register, Address offset: 0x38 */ + __IO uint32_t APBENR1; /*!< RCC APB peripherals clock enable register1, Address offset: 0x3C */ + __IO uint32_t APBENR2; /*!< RCC APB peripherals clock enable register2, Address offset: 0x40 */ + __IO uint32_t IOPSMENR; /*!< RCC IO port clocks enable in sleep mode register, Address offset: 0x44 */ + __IO uint32_t AHBSMENR; /*!< RCC AHB peripheral clocks enable in sleep mode register, Address offset: 0x48 */ + __IO uint32_t APBSMENR1; /*!< RCC APB peripheral clocks enable in sleep mode register1, Address offset: 0x4C */ + __IO uint32_t APBSMENR2; /*!< RCC APB peripheral clocks enable in sleep mode register2, Address offset: 0x50 */ + __IO uint32_t CCIPR; /*!< RCC Peripherals Independent Clocks Configuration Register, Address offset: 0x54 */ + __IO uint32_t RESERVED2; /*!< Reserved, Address offset: 0x58 */ + __IO uint32_t BDCR; /*!< RCC Backup Domain Control Register, Address offset: 0x5C */ + __IO uint32_t CSR; /*!< RCC Unregulated Domain Clock Control and Status Register, Address offset: 0x60 */ +} RCC_TypeDef; + +/** + * @brief Real-Time Clock + */ +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x08 */ + __IO uint32_t ICSR; /*!< RTC initialization control and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x18 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x1C */ + uint32_t RESERVED1; /*!< Reserved Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x1C */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x48 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x4C */ + __IO uint32_t SR; /*!< RTC Status register, Address offset: 0x50 */ + __IO uint32_t MISR; /*!< RTC Masked Interrupt Status register, Address offset: 0x54 */ + uint32_t RESERVED3; /*!< Reserved Address offset: 0x58 */ + __IO uint32_t SCR; /*!< RTC Status Clear register, Address offset: 0x5C */ + __IO uint32_t OR; /*!< RTC option register, Address offset: 0x60 */ +} RTC_TypeDef; + +/** + * @brief Tamper and backup registers + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TAMP configuration register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TAMP configuration register 2, Address offset: 0x04 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x08 */ + __IO uint32_t FLTCR; /*!< Reserved Address offset: 0x0C */ + uint32_t RESERVED1[7]; /*!< Reserved Address offset: 0x10 -- 0x28 */ + __IO uint32_t IER; /*!< TAMP Interrupt enable register, Address offset: 0x2C */ + __IO uint32_t SR; /*!< TAMP Status register, Address offset: 0x30 */ + __IO uint32_t MISR; /*!< TAMP Masked Interrupt Status register, Address offset: 0x34 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x38 */ + __IO uint32_t SCR; /*!< TAMP Status clear register, Address offset: 0x3C */ + uint32_t RESERVED3[48]; /*!< Reserved Address offset: 0x54 -- 0xFC */ + __IO uint32_t BKP0R; /*!< TAMP backup register 0, Address offset: 0x100 */ + __IO uint32_t BKP1R; /*!< TAMP backup register 1, Address offset: 0x104 */ + __IO uint32_t BKP2R; /*!< TAMP backup register 2, Address offset: 0x108 */ + __IO uint32_t BKP3R; /*!< TAMP backup register 3, Address offset: 0x10C */ + __IO uint32_t BKP4R; /*!< TAMP backup register 4, Address offset: 0x110 */ +} TAMP_TypeDef; + + /** + * @brief Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< SPI Control register 1 (not used in I2S mode), Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ + __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ + __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ + __IO uint32_t RXCRCR; /*!< SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 */ + __IO uint32_t TXCRCR; /*!< SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 */ + __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ + __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ +} SPI_TypeDef; + +/** + * @brief System configuration controller + */ +typedef struct +{ + __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */ + uint32_t RESERVED0[5]; /*!< Reserved, 0x04 --0x14 */ + __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x18 */ + uint32_t RESERVED1[25]; /*!< Reserved 0x1C */ + __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register, Address offset: 0x80 */ +} SYSCFG_TypeDef; + +/** + * @brief TIM + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + __IO uint32_t OR1; /*!< TIM option register, Address offset: 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t AF1; /*!< TIM alternate function register 1, Address offset: 0x60 */ + __IO uint32_t AF2; /*!< TIM alternate function register 2, Address offset: 0x64 */ + __IO uint32_t TISEL; /*!< TIM Input Selection register, Address offset: 0x68 */ +} TIM_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + __IO uint32_t PRESC; /*!< USART Prescaler register, Address offset: 0x2C */ +} USART_TypeDef; + + +/** + * @brief Window WATCHDOG + */ +typedef struct +{ + __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ + __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ +} WWDG_TypeDef; + + +/** + * @} + */ + +/** @addtogroup Peripheral_memory_map + * @{ + */ +#define FLASH_BASE (0x08000000UL) /*!< FLASH base address */ +#define SRAM_BASE (0x20000000UL) /*!< SRAM base address */ +#define PERIPH_BASE (0x40000000UL) /*!< Peripheral base address */ +#define IOPORT_BASE (0x50000000UL) /*!< IOPORT base address */ +#define SRAM_SIZE_MAX (0x00008000UL) /*!< maximum SRAM size (up to 32 KBytes) */ + +#define FLASH_SIZE (((*((uint32_t *)FLASHSIZE_BASE)) & (0x00FFU)) << 10U) + +/*!< Peripheral memory map */ +#define APBPERIPH_BASE (PERIPH_BASE) +#define AHBPERIPH_BASE (PERIPH_BASE + 0x00020000UL) + +/*!< APB peripherals */ + +#define TIM3_BASE (APBPERIPH_BASE + 0x00000400UL) +#define TIM6_BASE (APBPERIPH_BASE + 0x00001000UL) +#define TIM7_BASE (APBPERIPH_BASE + 0x00001400UL) +#define TIM14_BASE (APBPERIPH_BASE + 0x00002000UL) +#define RTC_BASE (APBPERIPH_BASE + 0x00002800UL) +#define WWDG_BASE (APBPERIPH_BASE + 0x00002C00UL) +#define IWDG_BASE (APBPERIPH_BASE + 0x00003000UL) +#define SPI2_BASE (APBPERIPH_BASE + 0x00003800UL) +#define USART2_BASE (APBPERIPH_BASE + 0x00004400UL) +#define USART3_BASE (APBPERIPH_BASE + 0x00004800UL) +#define USART4_BASE (APBPERIPH_BASE + 0x00004C00UL) +#define I2C1_BASE (APBPERIPH_BASE + 0x00005400UL) +#define I2C2_BASE (APBPERIPH_BASE + 0x00005800UL) +#define PWR_BASE (APBPERIPH_BASE + 0x00007000UL) +#define TAMP_BASE (APBPERIPH_BASE + 0x0000B000UL) +#define SYSCFG_BASE (APBPERIPH_BASE + 0x00010000UL) +#define ADC1_BASE (APBPERIPH_BASE + 0x00012400UL) +#define ADC1_COMMON_BASE (APBPERIPH_BASE + 0x00012708UL) +#define ADC_BASE (ADC1_COMMON_BASE) /* Kept for legacy purpose */ +#define TIM1_BASE (APBPERIPH_BASE + 0x00012C00UL) +#define SPI1_BASE (APBPERIPH_BASE + 0x00013000UL) +#define USART1_BASE (APBPERIPH_BASE + 0x00013800UL) +#define TIM15_BASE (APBPERIPH_BASE + 0x00014000UL) +#define TIM16_BASE (APBPERIPH_BASE + 0x00014400UL) +#define TIM17_BASE (APBPERIPH_BASE + 0x00014800UL) +#define DBG_BASE (APBPERIPH_BASE + 0x00015800UL) + + +/*!< AHB peripherals */ +#define DMA1_BASE (AHBPERIPH_BASE) +#define DMAMUX1_BASE (AHBPERIPH_BASE + 0x00000800UL) +#define RCC_BASE (AHBPERIPH_BASE + 0x00001000UL) +#define EXTI_BASE (AHBPERIPH_BASE + 0x00001800UL) +#define FLASH_R_BASE (AHBPERIPH_BASE + 0x00002000UL) +#define CRC_BASE (AHBPERIPH_BASE + 0x00003000UL) + + +#define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) +#define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) +#define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) +#define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) +#define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) +#define DMA1_Channel6_BASE (DMA1_BASE + 0x0000006CUL) +#define DMA1_Channel7_BASE (DMA1_BASE + 0x00000080UL) + +#define DMAMUX1_Channel0_BASE (DMAMUX1_BASE) +#define DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x00000004UL) +#define DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x00000008UL) +#define DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x0000000CUL) +#define DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x00000010UL) +#define DMAMUX1_Channel5_BASE (DMAMUX1_BASE + 0x00000014UL) +#define DMAMUX1_Channel6_BASE (DMAMUX1_BASE + 0x00000018UL) + +#define DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x00000100UL) +#define DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x00000104UL) +#define DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x00000108UL) +#define DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x0000010CUL) + +#define DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x00000080UL) +#define DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x00000140UL) + +/*!< IOPORT */ +#define GPIOA_BASE (IOPORT_BASE + 0x00000000UL) +#define GPIOB_BASE (IOPORT_BASE + 0x00000400UL) +#define GPIOC_BASE (IOPORT_BASE + 0x00000800UL) +#define GPIOD_BASE (IOPORT_BASE + 0x00000C00UL) +#define GPIOF_BASE (IOPORT_BASE + 0x00001400UL) + +/*!< Device Electronic Signature */ +#define PACKAGE_BASE (0x1FFF7500UL) /*!< Package data register base address */ +#define UID_BASE (0x1FFF7590UL) /*!< Unique device ID register base address */ +#define FLASHSIZE_BASE (0x1FFF75E0UL) /*!< Flash size data register base address */ + +/** + * @} + */ + +/** @addtogroup Peripheral_declaration + * @{ + */ +#define TIM3 ((TIM_TypeDef *) TIM3_BASE) +#define TIM6 ((TIM_TypeDef *) TIM6_BASE) +#define TIM7 ((TIM_TypeDef *) TIM7_BASE) +#define TIM14 ((TIM_TypeDef *) TIM14_BASE) +#define RTC ((RTC_TypeDef *) RTC_BASE) +#define TAMP ((TAMP_TypeDef *) TAMP_BASE) +#define WWDG ((WWDG_TypeDef *) WWDG_BASE) +#define IWDG ((IWDG_TypeDef *) IWDG_BASE) +#define SPI2 ((SPI_TypeDef *) SPI2_BASE) +#define USART2 ((USART_TypeDef *) USART2_BASE) +#define USART3 ((USART_TypeDef *) USART3_BASE) +#define USART4 ((USART_TypeDef *) USART4_BASE) +#define I2C1 ((I2C_TypeDef *) I2C1_BASE) +#define I2C2 ((I2C_TypeDef *) I2C2_BASE) +#define PWR ((PWR_TypeDef *) PWR_BASE) +#define RCC ((RCC_TypeDef *) RCC_BASE) +#define EXTI ((EXTI_TypeDef *) EXTI_BASE) +#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) +#define TIM1 ((TIM_TypeDef *) TIM1_BASE) +#define SPI1 ((SPI_TypeDef *) SPI1_BASE) +#define USART1 ((USART_TypeDef *) USART1_BASE) +#define TIM15 ((TIM_TypeDef *) TIM15_BASE) +#define TIM16 ((TIM_TypeDef *) TIM16_BASE) +#define TIM17 ((TIM_TypeDef *) TIM17_BASE) +#define DMA1 ((DMA_TypeDef *) DMA1_BASE) +#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) +#define CRC ((CRC_TypeDef *) CRC_BASE) +#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) +#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) +#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) +#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) +#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE) +#define ADC1 ((ADC_TypeDef *) ADC1_BASE) +#define ADC1_COMMON ((ADC_Common_TypeDef *) ADC1_COMMON_BASE) +#define ADC (ADC1_COMMON) /* Kept for legacy purpose */ + + + +#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) +#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) +#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) +#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) +#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) +#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) +#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) +#define DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE) +#define DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE) +#define DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE) +#define DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE) +#define DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE) +#define DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE) +#define DMAMUX1_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE) +#define DMAMUX1_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE) + +#define DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE) +#define DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE) +#define DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE) +#define DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE) + +#define DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE) +#define DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE) + +#define DBG ((DBG_TypeDef *) DBG_BASE) + +/** + * @} + */ + +/** @addtogroup Exported_constants + * @{ + */ + + /** @addtogroup Hardware_Constant_Definition + * @{ + */ +#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */ + + /** + * @} + */ + + /** @addtogroup Peripheral_Registers_Bits_Definition + * @{ + */ + +/******************************************************************************/ +/* Peripheral Registers Bits Definition */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* Analog to Digital Converter (ADC) */ +/* */ +/******************************************************************************/ +/******************** Bit definition for ADC_ISR register *******************/ +#define ADC_ISR_ADRDY_Pos (0U) +#define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ +#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC ready flag */ +#define ADC_ISR_EOSMP_Pos (1U) +#define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ +#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< ADC group regular end of sampling flag */ +#define ADC_ISR_EOC_Pos (2U) +#define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ +#define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< ADC group regular end of unitary conversion flag */ +#define ADC_ISR_EOS_Pos (3U) +#define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) /*!< 0x00000008 */ +#define ADC_ISR_EOS ADC_ISR_EOS_Msk /*!< ADC group regular end of sequence conversions flag */ +#define ADC_ISR_OVR_Pos (4U) +#define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ +#define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< ADC group regular overrun flag */ +#define ADC_ISR_AWD1_Pos (7U) +#define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */ +#define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk /*!< ADC analog watchdog 1 flag */ +#define ADC_ISR_AWD2_Pos (8U) +#define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) /*!< 0x00000100 */ +#define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk /*!< ADC analog watchdog 2 flag */ +#define ADC_ISR_AWD3_Pos (9U) +#define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) /*!< 0x00000200 */ +#define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk /*!< ADC analog watchdog 3 flag */ +#define ADC_ISR_EOCAL_Pos (11U) +#define ADC_ISR_EOCAL_Msk (0x1UL << ADC_ISR_EOCAL_Pos) /*!< 0x00000800 */ +#define ADC_ISR_EOCAL ADC_ISR_EOCAL_Msk /*!< ADC end of calibration flag */ +#define ADC_ISR_CCRDY_Pos (13U) +#define ADC_ISR_CCRDY_Msk (0x1UL << ADC_ISR_CCRDY_Pos) /*!< 0x00002000 */ +#define ADC_ISR_CCRDY ADC_ISR_CCRDY_Msk /*!< ADC channel configuration ready flag */ + +/* Legacy defines */ +#define ADC_ISR_EOSEQ (ADC_ISR_EOS) + +/******************** Bit definition for ADC_IER register *******************/ +#define ADC_IER_ADRDYIE_Pos (0U) +#define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ +#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC ready interrupt */ +#define ADC_IER_EOSMPIE_Pos (1U) +#define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ +#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< ADC group regular end of sampling interrupt */ +#define ADC_IER_EOCIE_Pos (2U) +#define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ +#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< ADC group regular end of unitary conversion interrupt */ +#define ADC_IER_EOSIE_Pos (3U) +#define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) /*!< 0x00000008 */ +#define ADC_IER_EOSIE ADC_IER_EOSIE_Msk /*!< ADC group regular end of sequence conversions interrupt */ +#define ADC_IER_OVRIE_Pos (4U) +#define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ +#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< ADC group regular overrun interrupt */ +#define ADC_IER_AWD1IE_Pos (7U) +#define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) /*!< 0x00000080 */ +#define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk /*!< ADC analog watchdog 1 interrupt */ +#define ADC_IER_AWD2IE_Pos (8U) +#define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) /*!< 0x00000100 */ +#define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk /*!< ADC analog watchdog 2 interrupt */ +#define ADC_IER_AWD3IE_Pos (9U) +#define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) /*!< 0x00000200 */ +#define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk /*!< ADC analog watchdog 3 interrupt */ +#define ADC_IER_EOCALIE_Pos (11U) +#define ADC_IER_EOCALIE_Msk (0x1UL << ADC_IER_EOCALIE_Pos) /*!< 0x00000800 */ +#define ADC_IER_EOCALIE ADC_IER_EOCALIE_Msk /*!< ADC end of calibration interrupt */ +#define ADC_IER_CCRDYIE_Pos (13U) +#define ADC_IER_CCRDYIE_Msk (0x1UL << ADC_IER_CCRDYIE_Pos) /*!< 0x00002000 */ +#define ADC_IER_CCRDYIE ADC_IER_CCRDYIE_Msk /*!< ADC channel configuration ready interrupt */ + +/* Legacy defines */ +#define ADC_IER_EOSEQIE (ADC_IER_EOSIE) + +/******************** Bit definition for ADC_CR register ********************/ +#define ADC_CR_ADEN_Pos (0U) +#define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ +#define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable */ +#define ADC_CR_ADDIS_Pos (1U) +#define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ +#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable */ +#define ADC_CR_ADSTART_Pos (2U) +#define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ +#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC group regular conversion start */ +#define ADC_CR_ADSTP_Pos (4U) +#define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ +#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC group regular conversion stop */ +#define ADC_CR_ADVREGEN_Pos (28U) +#define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ +#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC voltage regulator enable */ +#define ADC_CR_ADCAL_Pos (31U) +#define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ +#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ + +/******************** Bit definition for ADC_CFGR1 register *****************/ +#define ADC_CFGR1_DMAEN_Pos (0U) +#define ADC_CFGR1_DMAEN_Msk (0x1UL << ADC_CFGR1_DMAEN_Pos) /*!< 0x00000001 */ +#define ADC_CFGR1_DMAEN ADC_CFGR1_DMAEN_Msk /*!< ADC DMA transfer enable */ +#define ADC_CFGR1_DMACFG_Pos (1U) +#define ADC_CFGR1_DMACFG_Msk (0x1UL << ADC_CFGR1_DMACFG_Pos) /*!< 0x00000002 */ +#define ADC_CFGR1_DMACFG ADC_CFGR1_DMACFG_Msk /*!< ADC DMA transfer configuration */ + +#define ADC_CFGR1_SCANDIR_Pos (2U) +#define ADC_CFGR1_SCANDIR_Msk (0x1UL << ADC_CFGR1_SCANDIR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR_Msk /*!< ADC group regular sequencer scan direction */ + +#define ADC_CFGR1_RES_Pos (3U) +#define ADC_CFGR1_RES_Msk (0x3UL << ADC_CFGR1_RES_Pos) /*!< 0x00000018 */ +#define ADC_CFGR1_RES ADC_CFGR1_RES_Msk /*!< ADC data resolution */ +#define ADC_CFGR1_RES_0 (0x1U << ADC_CFGR1_RES_Pos) /*!< 0x00000008 */ +#define ADC_CFGR1_RES_1 (0x2U << ADC_CFGR1_RES_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR1_ALIGN_Pos (5U) +#define ADC_CFGR1_ALIGN_Msk (0x1UL << ADC_CFGR1_ALIGN_Pos) /*!< 0x00000020 */ +#define ADC_CFGR1_ALIGN ADC_CFGR1_ALIGN_Msk /*!< ADC data alignment */ + +#define ADC_CFGR1_EXTSEL_Pos (6U) +#define ADC_CFGR1_EXTSEL_Msk (0x7UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x000001C0 */ +#define ADC_CFGR1_EXTSEL ADC_CFGR1_EXTSEL_Msk /*!< ADC group regular external trigger source */ +#define ADC_CFGR1_EXTSEL_0 (0x1UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000040 */ +#define ADC_CFGR1_EXTSEL_1 (0x2UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000080 */ +#define ADC_CFGR1_EXTSEL_2 (0x4UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR1_EXTEN_Pos (10U) +#define ADC_CFGR1_EXTEN_Msk (0x3UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000C00 */ +#define ADC_CFGR1_EXTEN ADC_CFGR1_EXTEN_Msk /*!< ADC group regular external trigger polarity */ +#define ADC_CFGR1_EXTEN_0 (0x1UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000400 */ +#define ADC_CFGR1_EXTEN_1 (0x2UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000800 */ + +#define ADC_CFGR1_OVRMOD_Pos (12U) +#define ADC_CFGR1_OVRMOD_Msk (0x1UL << ADC_CFGR1_OVRMOD_Pos) /*!< 0x00001000 */ +#define ADC_CFGR1_OVRMOD ADC_CFGR1_OVRMOD_Msk /*!< ADC group regular overrun configuration */ +#define ADC_CFGR1_CONT_Pos (13U) +#define ADC_CFGR1_CONT_Msk (0x1UL << ADC_CFGR1_CONT_Pos) /*!< 0x00002000 */ +#define ADC_CFGR1_CONT ADC_CFGR1_CONT_Msk /*!< ADC group regular continuous conversion mode */ +#define ADC_CFGR1_WAIT_Pos (14U) +#define ADC_CFGR1_WAIT_Msk (0x1UL << ADC_CFGR1_WAIT_Pos) /*!< 0x00004000 */ +#define ADC_CFGR1_WAIT ADC_CFGR1_WAIT_Msk /*!< ADC low power auto wait */ +#define ADC_CFGR1_AUTOFF_Pos (15U) +#define ADC_CFGR1_AUTOFF_Msk (0x1UL << ADC_CFGR1_AUTOFF_Pos) /*!< 0x00008000 */ +#define ADC_CFGR1_AUTOFF ADC_CFGR1_AUTOFF_Msk /*!< ADC low power auto power off */ +#define ADC_CFGR1_DISCEN_Pos (16U) +#define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */ +#define ADC_CFGR1_DISCEN ADC_CFGR1_DISCEN_Msk /*!< ADC group regular sequencer discontinuous mode */ +#define ADC_CFGR1_CHSELRMOD_Pos (21U) +#define ADC_CFGR1_CHSELRMOD_Msk (0x1UL << ADC_CFGR1_CHSELRMOD_Pos) /*!< 0x00200000 */ +#define ADC_CFGR1_CHSELRMOD ADC_CFGR1_CHSELRMOD_Msk /*!< ADC group regular sequencer mode */ + +#define ADC_CFGR1_AWD1SGL_Pos (22U) +#define ADC_CFGR1_AWD1SGL_Msk (0x1UL << ADC_CFGR1_AWD1SGL_Pos) /*!< 0x00400000 */ +#define ADC_CFGR1_AWD1SGL ADC_CFGR1_AWD1SGL_Msk /*!< ADC analog watchdog 1 monitoring a single channel or all channels */ +#define ADC_CFGR1_AWD1EN_Pos (23U) +#define ADC_CFGR1_AWD1EN_Msk (0x1UL << ADC_CFGR1_AWD1EN_Pos) /*!< 0x00800000 */ +#define ADC_CFGR1_AWD1EN ADC_CFGR1_AWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group regular */ + +#define ADC_CFGR1_AWD1CH_Pos (26U) +#define ADC_CFGR1_AWD1CH_Msk (0x1FUL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x7C000000 */ +#define ADC_CFGR1_AWD1CH ADC_CFGR1_AWD1CH_Msk /*!< ADC analog watchdog 1 monitored channel selection */ +#define ADC_CFGR1_AWD1CH_0 (0x01UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x04000000 */ +#define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ +#define ADC_CFGR1_AWD1CH_2 (0x04UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x10000000 */ +#define ADC_CFGR1_AWD1CH_3 (0x08UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x20000000 */ +#define ADC_CFGR1_AWD1CH_4 (0x10UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x40000000 */ + +/* Legacy defines */ +#define ADC_CFGR1_AUTDLY (ADC_CFGR1_WAIT) + +/******************** Bit definition for ADC_CFGR2 register *****************/ +#define ADC_CFGR2_OVSE_Pos (0U) +#define ADC_CFGR2_OVSE_Msk (0x1UL << ADC_CFGR2_OVSE_Pos) /*!< 0x00000001 */ +#define ADC_CFGR2_OVSE ADC_CFGR2_OVSE_Msk /*!< ADC oversampler enable on scope ADC group regular */ + +#define ADC_CFGR2_OVSR_Pos (2U) +#define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ +#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< ADC oversampling ratio */ +#define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ +#define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR2_OVSS_Pos (5U) +#define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ +#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< ADC oversampling shift */ +#define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ +#define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ +#define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ +#define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR2_TOVS_Pos (9U) +#define ADC_CFGR2_TOVS_Msk (0x1UL << ADC_CFGR2_TOVS_Pos) /*!< 0x00000200 */ +#define ADC_CFGR2_TOVS ADC_CFGR2_TOVS_Msk /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */ + +#define ADC_CFGR2_LFTRIG_Pos (29U) +#define ADC_CFGR2_LFTRIG_Msk (0x1UL << ADC_CFGR2_LFTRIG_Pos) /*!< 0x20000000 */ +#define ADC_CFGR2_LFTRIG ADC_CFGR2_LFTRIG_Msk /*!< ADC low frequency trigger mode */ + +#define ADC_CFGR2_CKMODE_Pos (30U) +#define ADC_CFGR2_CKMODE_Msk (0x3UL << ADC_CFGR2_CKMODE_Pos) /*!< 0xC0000000 */ +#define ADC_CFGR2_CKMODE ADC_CFGR2_CKMODE_Msk /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */ +#define ADC_CFGR2_CKMODE_1 (0x2UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x80000000 */ +#define ADC_CFGR2_CKMODE_0 (0x1UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x40000000 */ + +/******************** Bit definition for ADC_SMPR register ******************/ +#define ADC_SMPR_SMP1_Pos (0U) +#define ADC_SMPR_SMP1_Msk (0x7UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000007 */ +#define ADC_SMPR_SMP1 ADC_SMPR_SMP1_Msk /*!< ADC group of channels sampling time 1 */ +#define ADC_SMPR_SMP1_0 (0x1UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000001 */ +#define ADC_SMPR_SMP1_1 (0x2UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000002 */ +#define ADC_SMPR_SMP1_2 (0x4UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR_SMP2_Pos (4U) +#define ADC_SMPR_SMP2_Msk (0x7UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000070 */ +#define ADC_SMPR_SMP2 ADC_SMPR_SMP2_Msk /*!< ADC group of channels sampling time 2 */ +#define ADC_SMPR_SMP2_0 (0x1UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000010 */ +#define ADC_SMPR_SMP2_1 (0x2UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000020 */ +#define ADC_SMPR_SMP2_2 (0x4UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000040 */ + +#define ADC_SMPR_SMPSEL_Pos (8U) +#define ADC_SMPR_SMPSEL_Msk (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos) /*!< 0x07FFFF00 */ +#define ADC_SMPR_SMPSEL ADC_SMPR_SMPSEL_Msk /*!< ADC all channels sampling time selection */ +#define ADC_SMPR_SMPSEL0_Pos (8U) +#define ADC_SMPR_SMPSEL0_Msk (0x1UL << ADC_SMPR_SMPSEL0_Pos) /*!< 0x00000100 */ +#define ADC_SMPR_SMPSEL0 ADC_SMPR_SMPSEL0_Msk /*!< ADC channel 0 sampling time selection */ +#define ADC_SMPR_SMPSEL1_Pos (9U) +#define ADC_SMPR_SMPSEL1_Msk (0x1UL << ADC_SMPR_SMPSEL1_Pos) /*!< 0x00000200 */ +#define ADC_SMPR_SMPSEL1 ADC_SMPR_SMPSEL1_Msk /*!< ADC channel 1 sampling time selection */ +#define ADC_SMPR_SMPSEL2_Pos (10U) +#define ADC_SMPR_SMPSEL2_Msk (0x1UL << ADC_SMPR_SMPSEL2_Pos) /*!< 0x00000400 */ +#define ADC_SMPR_SMPSEL2 ADC_SMPR_SMPSEL2_Msk /*!< ADC channel 2 sampling time selection */ +#define ADC_SMPR_SMPSEL3_Pos (11U) +#define ADC_SMPR_SMPSEL3_Msk (0x1UL << ADC_SMPR_SMPSEL3_Pos) /*!< 0x00000800 */ +#define ADC_SMPR_SMPSEL3 ADC_SMPR_SMPSEL3_Msk /*!< ADC channel 3 sampling time selection */ +#define ADC_SMPR_SMPSEL4_Pos (12U) +#define ADC_SMPR_SMPSEL4_Msk (0x1UL << ADC_SMPR_SMPSEL4_Pos) /*!< 0x00001000 */ +#define ADC_SMPR_SMPSEL4 ADC_SMPR_SMPSEL4_Msk /*!< ADC channel 4 sampling time selection */ +#define ADC_SMPR_SMPSEL5_Pos (13U) +#define ADC_SMPR_SMPSEL5_Msk (0x1UL << ADC_SMPR_SMPSEL5_Pos) /*!< 0x00002000 */ +#define ADC_SMPR_SMPSEL5 ADC_SMPR_SMPSEL5_Msk /*!< ADC channel 5 sampling time selection */ +#define ADC_SMPR_SMPSEL6_Pos (14U) +#define ADC_SMPR_SMPSEL6_Msk (0x1UL << ADC_SMPR_SMPSEL6_Pos) /*!< 0x00004000 */ +#define ADC_SMPR_SMPSEL6 ADC_SMPR_SMPSEL6_Msk /*!< ADC channel 6 sampling time selection */ +#define ADC_SMPR_SMPSEL7_Pos (15U) +#define ADC_SMPR_SMPSEL7_Msk (0x1UL << ADC_SMPR_SMPSEL7_Pos) /*!< 0x00008000 */ +#define ADC_SMPR_SMPSEL7 ADC_SMPR_SMPSEL7_Msk /*!< ADC channel 7 sampling time selection */ +#define ADC_SMPR_SMPSEL8_Pos (16U) +#define ADC_SMPR_SMPSEL8_Msk (0x1UL << ADC_SMPR_SMPSEL8_Pos) /*!< 0x00010000 */ +#define ADC_SMPR_SMPSEL8 ADC_SMPR_SMPSEL8_Msk /*!< ADC channel 8 sampling time selection */ +#define ADC_SMPR_SMPSEL9_Pos (17U) +#define ADC_SMPR_SMPSEL9_Msk (0x1UL << ADC_SMPR_SMPSEL9_Pos) /*!< 0x00020000 */ +#define ADC_SMPR_SMPSEL9 ADC_SMPR_SMPSEL9_Msk /*!< ADC channel 9 sampling time selection */ +#define ADC_SMPR_SMPSEL10_Pos (18U) +#define ADC_SMPR_SMPSEL10_Msk (0x1UL << ADC_SMPR_SMPSEL10_Pos) /*!< 0x00040000 */ +#define ADC_SMPR_SMPSEL10 ADC_SMPR_SMPSEL10_Msk /*!< ADC channel 10 sampling time selection */ +#define ADC_SMPR_SMPSEL11_Pos (19U) +#define ADC_SMPR_SMPSEL11_Msk (0x1UL << ADC_SMPR_SMPSEL11_Pos) /*!< 0x00080000 */ +#define ADC_SMPR_SMPSEL11 ADC_SMPR_SMPSEL11_Msk /*!< ADC channel 11 sampling time selection */ +#define ADC_SMPR_SMPSEL12_Pos (20U) +#define ADC_SMPR_SMPSEL12_Msk (0x1UL << ADC_SMPR_SMPSEL12_Pos) /*!< 0x00100000 */ +#define ADC_SMPR_SMPSEL12 ADC_SMPR_SMPSEL12_Msk /*!< ADC channel 12 sampling time selection */ +#define ADC_SMPR_SMPSEL13_Pos (21U) +#define ADC_SMPR_SMPSEL13_Msk (0x1UL << ADC_SMPR_SMPSEL13_Pos) /*!< 0x00200000 */ +#define ADC_SMPR_SMPSEL13 ADC_SMPR_SMPSEL13_Msk /*!< ADC channel 13 sampling time selection */ +#define ADC_SMPR_SMPSEL14_Pos (22U) +#define ADC_SMPR_SMPSEL14_Msk (0x1UL << ADC_SMPR_SMPSEL14_Pos) /*!< 0x00400000 */ +#define ADC_SMPR_SMPSEL14 ADC_SMPR_SMPSEL14_Msk /*!< ADC channel 14 sampling time selection */ +#define ADC_SMPR_SMPSEL15_Pos (23U) +#define ADC_SMPR_SMPSEL15_Msk (0x1UL << ADC_SMPR_SMPSEL15_Pos) /*!< 0x00800000 */ +#define ADC_SMPR_SMPSEL15 ADC_SMPR_SMPSEL15_Msk /*!< ADC channel 15 sampling time selection */ +#define ADC_SMPR_SMPSEL16_Pos (24U) +#define ADC_SMPR_SMPSEL16_Msk (0x1UL << ADC_SMPR_SMPSEL16_Pos) /*!< 0x01000000 */ +#define ADC_SMPR_SMPSEL16 ADC_SMPR_SMPSEL16_Msk /*!< ADC channel 16 sampling time selection */ +#define ADC_SMPR_SMPSEL17_Pos (25U) +#define ADC_SMPR_SMPSEL17_Msk (0x1UL << ADC_SMPR_SMPSEL17_Pos) /*!< 0x02000000 */ +#define ADC_SMPR_SMPSEL17 ADC_SMPR_SMPSEL17_Msk /*!< ADC channel 17 sampling time selection */ +#define ADC_SMPR_SMPSEL18_Pos (26U) +#define ADC_SMPR_SMPSEL18_Msk (0x1UL << ADC_SMPR_SMPSEL18_Pos) /*!< 0x04000000 */ +#define ADC_SMPR_SMPSEL18 ADC_SMPR_SMPSEL18_Msk /*!< ADC channel 18 sampling time selection */ + +/******************** Bit definition for ADC_AWD1TR register *******************/ +#define ADC_AWD1TR_LT1_Pos (0U) +#define ADC_AWD1TR_LT1_Msk (0xFFFUL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000FFF */ +#define ADC_AWD1TR_LT1 ADC_AWD1TR_LT1_Msk /*!< ADC analog watchdog 1 threshold low */ +#define ADC_AWD1TR_LT1_0 (0x001UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000001 */ +#define ADC_AWD1TR_LT1_1 (0x002UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000002 */ +#define ADC_AWD1TR_LT1_2 (0x004UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000004 */ +#define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ +#define ADC_AWD1TR_LT1_4 (0x010UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000010 */ +#define ADC_AWD1TR_LT1_5 (0x020UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000020 */ +#define ADC_AWD1TR_LT1_6 (0x040UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000040 */ +#define ADC_AWD1TR_LT1_7 (0x080UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000080 */ +#define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ +#define ADC_AWD1TR_LT1_9 (0x200UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000200 */ +#define ADC_AWD1TR_LT1_10 (0x400UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000400 */ +#define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ + +#define ADC_AWD1TR_HT1_Pos (16U) +#define ADC_AWD1TR_HT1_Msk (0xFFFUL << ADC_AWD1TR_HT1_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD1TR_HT1 ADC_AWD1TR_HT1_Msk /*!< ADC Analog watchdog 1 threshold high */ +#define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ +#define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ +#define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ +#define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ +#define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ +#define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ +#define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ +#define ADC_AWD1TR_HT1_7 (0x080UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00800000 */ +#define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ +#define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ +#define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ +#define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR1_LT1 ADC_AWD1TR_LT1 +#define ADC_TR1_LT1_0 ADC_AWD1TR_LT1_0 +#define ADC_TR1_LT1_1 ADC_AWD1TR_LT1_1 +#define ADC_TR1_LT1_2 ADC_AWD1TR_LT1_2 +#define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3 +#define ADC_TR1_LT1_4 ADC_AWD1TR_LT1_4 +#define ADC_TR1_LT1_5 ADC_AWD1TR_LT1_5 +#define ADC_TR1_LT1_6 ADC_AWD1TR_LT1_6 +#define ADC_TR1_LT1_7 ADC_AWD1TR_LT1_7 +#define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8 +#define ADC_TR1_LT1_9 ADC_AWD1TR_LT1_9 +#define ADC_TR1_LT1_10 ADC_AWD1TR_LT1_10 +#define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11 + +#define ADC_TR1_HT1 ADC_AWD1TR_HT1 +#define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0 +#define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1 +#define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2 +#define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3 +#define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4 +#define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5 +#define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6 +#define ADC_TR1_HT1_7 ADC_AWD1TR_HT1_7 +#define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8 +#define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9 +#define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10 +#define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11 + +/******************** Bit definition for ADC_AWD2TR register *******************/ +#define ADC_AWD2TR_LT2_Pos (0U) +#define ADC_AWD2TR_LT2_Msk (0xFFFUL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000FFF */ +#define ADC_AWD2TR_LT2 ADC_AWD2TR_LT2_Msk /*!< ADC analog watchdog 2 threshold low */ +#define ADC_AWD2TR_LT2_0 (0x001UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000001 */ +#define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ +#define ADC_AWD2TR_LT2_2 (0x004UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000004 */ +#define ADC_AWD2TR_LT2_3 (0x008UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000008 */ +#define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ +#define ADC_AWD2TR_LT2_5 (0x020UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000020 */ +#define ADC_AWD2TR_LT2_6 (0x040UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000040 */ +#define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ +#define ADC_AWD2TR_LT2_8 (0x100UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000100 */ +#define ADC_AWD2TR_LT2_9 (0x200UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000200 */ +#define ADC_AWD2TR_LT2_10 (0x400UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000400 */ +#define ADC_AWD2TR_LT2_11 (0x800UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000800 */ + +#define ADC_AWD2TR_HT2_Pos (16U) +#define ADC_AWD2TR_HT2_Msk (0xFFFUL << ADC_AWD2TR_HT2_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD2TR_HT2 ADC_AWD2TR_HT2_Msk /*!< ADC analog watchdog 2 threshold high */ +#define ADC_AWD2TR_HT2_0 (0x001UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00010000 */ +#define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ +#define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ +#define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ +#define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ +#define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ +#define ADC_AWD2TR_HT2_6 (0x040UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00400000 */ +#define ADC_AWD2TR_HT2_7 (0x080UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00800000 */ +#define ADC_AWD2TR_HT2_8 (0x100UL << ADC_AWD2TR_HT2_Pos) /*!< 0x01000000 */ +#define ADC_AWD2TR_HT2_9 (0x200UL << ADC_AWD2TR_HT2_Pos) /*!< 0x02000000 */ +#define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ +#define ADC_AWD2TR_HT2_11 (0x800UL << ADC_AWD2TR_HT2_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR2_LT2 ADC_AWD2TR_LT2 +#define ADC_TR2_LT2_0 ADC_AWD2TR_LT2_0 +#define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1 +#define ADC_TR2_LT2_2 ADC_AWD2TR_LT2_2 +#define ADC_TR2_LT2_3 ADC_AWD2TR_LT2_3 +#define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4 +#define ADC_TR2_LT2_5 ADC_AWD2TR_LT2_5 +#define ADC_TR2_LT2_6 ADC_AWD2TR_LT2_6 +#define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7 +#define ADC_TR2_LT2_8 ADC_AWD2TR_LT2_8 +#define ADC_TR2_LT2_9 ADC_AWD2TR_LT2_9 +#define ADC_TR2_LT2_10 ADC_AWD2TR_LT2_10 +#define ADC_TR2_LT2_11 ADC_AWD2TR_LT2_11 + +#define ADC_TR2_HT2 ADC_AWD2TR_HT2 +#define ADC_TR2_HT2_0 ADC_AWD2TR_HT2_0 +#define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1 +#define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2 +#define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3 +#define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4 +#define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5 +#define ADC_TR2_HT2_6 ADC_AWD2TR_HT2_6 +#define ADC_TR2_HT2_7 ADC_AWD2TR_HT2_7 +#define ADC_TR2_HT2_8 ADC_AWD2TR_HT2_8 +#define ADC_TR2_HT2_9 ADC_AWD2TR_HT2_9 +#define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10 +#define ADC_TR2_HT2_11 ADC_AWD2TR_HT2_11 + +/******************** Bit definition for ADC_CHSELR register ****************/ +#define ADC_CHSELR_CHSEL_Pos (0U) +#define ADC_CHSELR_CHSEL_Msk (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos) /*!< 0x0007FFFF */ +#define ADC_CHSELR_CHSEL ADC_CHSELR_CHSEL_Msk /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL18_Pos (18U) +#define ADC_CHSELR_CHSEL18_Msk (0x1UL << ADC_CHSELR_CHSEL18_Pos) /*!< 0x00040000 */ +#define ADC_CHSELR_CHSEL18 ADC_CHSELR_CHSEL18_Msk /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL17_Pos (17U) +#define ADC_CHSELR_CHSEL17_Msk (0x1UL << ADC_CHSELR_CHSEL17_Pos) /*!< 0x00020000 */ +#define ADC_CHSELR_CHSEL17 ADC_CHSELR_CHSEL17_Msk /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL16_Pos (16U) +#define ADC_CHSELR_CHSEL16_Msk (0x1UL << ADC_CHSELR_CHSEL16_Pos) /*!< 0x00010000 */ +#define ADC_CHSELR_CHSEL16 ADC_CHSELR_CHSEL16_Msk /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL15_Pos (15U) +#define ADC_CHSELR_CHSEL15_Msk (0x1UL << ADC_CHSELR_CHSEL15_Pos) /*!< 0x00008000 */ +#define ADC_CHSELR_CHSEL15 ADC_CHSELR_CHSEL15_Msk /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL14_Pos (14U) +#define ADC_CHSELR_CHSEL14_Msk (0x1UL << ADC_CHSELR_CHSEL14_Pos) /*!< 0x00004000 */ +#define ADC_CHSELR_CHSEL14 ADC_CHSELR_CHSEL14_Msk /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL13_Pos (13U) +#define ADC_CHSELR_CHSEL13_Msk (0x1UL << ADC_CHSELR_CHSEL13_Pos) /*!< 0x00002000 */ +#define ADC_CHSELR_CHSEL13 ADC_CHSELR_CHSEL13_Msk /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL12_Pos (12U) +#define ADC_CHSELR_CHSEL12_Msk (0x1UL << ADC_CHSELR_CHSEL12_Pos) /*!< 0x00001000 */ +#define ADC_CHSELR_CHSEL12 ADC_CHSELR_CHSEL12_Msk /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL11_Pos (11U) +#define ADC_CHSELR_CHSEL11_Msk (0x1UL << ADC_CHSELR_CHSEL11_Pos) /*!< 0x00000800 */ +#define ADC_CHSELR_CHSEL11 ADC_CHSELR_CHSEL11_Msk /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL10_Pos (10U) +#define ADC_CHSELR_CHSEL10_Msk (0x1UL << ADC_CHSELR_CHSEL10_Pos) /*!< 0x00000400 */ +#define ADC_CHSELR_CHSEL10 ADC_CHSELR_CHSEL10_Msk /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL9_Pos (9U) +#define ADC_CHSELR_CHSEL9_Msk (0x1UL << ADC_CHSELR_CHSEL9_Pos) /*!< 0x00000200 */ +#define ADC_CHSELR_CHSEL9 ADC_CHSELR_CHSEL9_Msk /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL8_Pos (8U) +#define ADC_CHSELR_CHSEL8_Msk (0x1UL << ADC_CHSELR_CHSEL8_Pos) /*!< 0x00000100 */ +#define ADC_CHSELR_CHSEL8 ADC_CHSELR_CHSEL8_Msk /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL7_Pos (7U) +#define ADC_CHSELR_CHSEL7_Msk (0x1UL << ADC_CHSELR_CHSEL7_Pos) /*!< 0x00000080 */ +#define ADC_CHSELR_CHSEL7 ADC_CHSELR_CHSEL7_Msk /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL6_Pos (6U) +#define ADC_CHSELR_CHSEL6_Msk (0x1UL << ADC_CHSELR_CHSEL6_Pos) /*!< 0x00000040 */ +#define ADC_CHSELR_CHSEL6 ADC_CHSELR_CHSEL6_Msk /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL5_Pos (5U) +#define ADC_CHSELR_CHSEL5_Msk (0x1UL << ADC_CHSELR_CHSEL5_Pos) /*!< 0x00000020 */ +#define ADC_CHSELR_CHSEL5 ADC_CHSELR_CHSEL5_Msk /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL4_Pos (4U) +#define ADC_CHSELR_CHSEL4_Msk (0x1UL << ADC_CHSELR_CHSEL4_Pos) /*!< 0x00000010 */ +#define ADC_CHSELR_CHSEL4 ADC_CHSELR_CHSEL4_Msk /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL3_Pos (3U) +#define ADC_CHSELR_CHSEL3_Msk (0x1UL << ADC_CHSELR_CHSEL3_Pos) /*!< 0x00000008 */ +#define ADC_CHSELR_CHSEL3 ADC_CHSELR_CHSEL3_Msk /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL2_Pos (2U) +#define ADC_CHSELR_CHSEL2_Msk (0x1UL << ADC_CHSELR_CHSEL2_Pos) /*!< 0x00000004 */ +#define ADC_CHSELR_CHSEL2 ADC_CHSELR_CHSEL2_Msk /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL1_Pos (1U) +#define ADC_CHSELR_CHSEL1_Msk (0x1UL << ADC_CHSELR_CHSEL1_Pos) /*!< 0x00000002 */ +#define ADC_CHSELR_CHSEL1 ADC_CHSELR_CHSEL1_Msk /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL0_Pos (0U) +#define ADC_CHSELR_CHSEL0_Msk (0x1UL << ADC_CHSELR_CHSEL0_Pos) /*!< 0x00000001 */ +#define ADC_CHSELR_CHSEL0 ADC_CHSELR_CHSEL0_Msk /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */ + +#define ADC_CHSELR_SQ_ALL_Pos (0U) +#define ADC_CHSELR_SQ_ALL_Msk (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */ +#define ADC_CHSELR_SQ_ALL ADC_CHSELR_SQ_ALL_Msk /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */ + +#define ADC_CHSELR_SQ8_Pos (28U) +#define ADC_CHSELR_SQ8_Msk (0xFUL << ADC_CHSELR_SQ8_Pos) /*!< 0xF0000000 */ +#define ADC_CHSELR_SQ8 ADC_CHSELR_SQ8_Msk /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ8_0 (0x1UL << ADC_CHSELR_SQ8_Pos) /*!< 0x10000000 */ +#define ADC_CHSELR_SQ8_1 (0x2UL << ADC_CHSELR_SQ8_Pos) /*!< 0x20000000 */ +#define ADC_CHSELR_SQ8_2 (0x4UL << ADC_CHSELR_SQ8_Pos) /*!< 0x40000000 */ +#define ADC_CHSELR_SQ8_3 (0x8UL << ADC_CHSELR_SQ8_Pos) /*!< 0x80000000 */ + +#define ADC_CHSELR_SQ7_Pos (24U) +#define ADC_CHSELR_SQ7_Msk (0xFUL << ADC_CHSELR_SQ7_Pos) /*!< 0x0F000000 */ +#define ADC_CHSELR_SQ7 ADC_CHSELR_SQ7_Msk /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ7_0 (0x1UL << ADC_CHSELR_SQ7_Pos) /*!< 0x01000000 */ +#define ADC_CHSELR_SQ7_1 (0x2UL << ADC_CHSELR_SQ7_Pos) /*!< 0x02000000 */ +#define ADC_CHSELR_SQ7_2 (0x4UL << ADC_CHSELR_SQ7_Pos) /*!< 0x04000000 */ +#define ADC_CHSELR_SQ7_3 (0x8UL << ADC_CHSELR_SQ7_Pos) /*!< 0x08000000 */ + +#define ADC_CHSELR_SQ6_Pos (20U) +#define ADC_CHSELR_SQ6_Msk (0xFUL << ADC_CHSELR_SQ6_Pos) /*!< 0x00F00000 */ +#define ADC_CHSELR_SQ6 ADC_CHSELR_SQ6_Msk /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ6_0 (0x1UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00100000 */ +#define ADC_CHSELR_SQ6_1 (0x2UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00200000 */ +#define ADC_CHSELR_SQ6_2 (0x4UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00400000 */ +#define ADC_CHSELR_SQ6_3 (0x8UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00800000 */ + +#define ADC_CHSELR_SQ5_Pos (16U) +#define ADC_CHSELR_SQ5_Msk (0xFUL << ADC_CHSELR_SQ5_Pos) /*!< 0x000F0000 */ +#define ADC_CHSELR_SQ5 ADC_CHSELR_SQ5_Msk /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ5_0 (0x1UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00010000 */ +#define ADC_CHSELR_SQ5_1 (0x2UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00020000 */ +#define ADC_CHSELR_SQ5_2 (0x4UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00040000 */ +#define ADC_CHSELR_SQ5_3 (0x8UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00080000 */ + +#define ADC_CHSELR_SQ4_Pos (12U) +#define ADC_CHSELR_SQ4_Msk (0xFUL << ADC_CHSELR_SQ4_Pos) /*!< 0x0000F000 */ +#define ADC_CHSELR_SQ4 ADC_CHSELR_SQ4_Msk /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ4_0 (0x1UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00001000 */ +#define ADC_CHSELR_SQ4_1 (0x2UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00002000 */ +#define ADC_CHSELR_SQ4_2 (0x4UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00004000 */ +#define ADC_CHSELR_SQ4_3 (0x8UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00008000 */ + +#define ADC_CHSELR_SQ3_Pos (8U) +#define ADC_CHSELR_SQ3_Msk (0xFUL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000F00 */ +#define ADC_CHSELR_SQ3 ADC_CHSELR_SQ3_Msk /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ3_0 (0x1UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000100 */ +#define ADC_CHSELR_SQ3_1 (0x2UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000200 */ +#define ADC_CHSELR_SQ3_2 (0x4UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000400 */ +#define ADC_CHSELR_SQ3_3 (0x8UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000800 */ + +#define ADC_CHSELR_SQ2_Pos (4U) +#define ADC_CHSELR_SQ2_Msk (0xFUL << ADC_CHSELR_SQ2_Pos) /*!< 0x000000F0 */ +#define ADC_CHSELR_SQ2 ADC_CHSELR_SQ2_Msk /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ2_0 (0x1UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000010 */ +#define ADC_CHSELR_SQ2_1 (0x2UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000020 */ +#define ADC_CHSELR_SQ2_2 (0x4UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000040 */ +#define ADC_CHSELR_SQ2_3 (0x8UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000080 */ + +#define ADC_CHSELR_SQ1_Pos (0U) +#define ADC_CHSELR_SQ1_Msk (0xFUL << ADC_CHSELR_SQ1_Pos) /*!< 0x0000000F */ +#define ADC_CHSELR_SQ1 ADC_CHSELR_SQ1_Msk /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ1_0 (0x1UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000001 */ +#define ADC_CHSELR_SQ1_1 (0x2UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000002 */ +#define ADC_CHSELR_SQ1_2 (0x4UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000004 */ +#define ADC_CHSELR_SQ1_3 (0x8UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000008 */ + +/******************** Bit definition for ADC_AWD3TR register *******************/ +#define ADC_AWD3TR_LT3_Pos (0U) +#define ADC_AWD3TR_LT3_Msk (0xFFFUL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000FFF */ +#define ADC_AWD3TR_LT3 ADC_AWD3TR_LT3_Msk /*!< ADC analog watchdog 3 threshold low */ +#define ADC_AWD3TR_LT3_0 (0x001UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000001 */ +#define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ +#define ADC_AWD3TR_LT3_2 (0x004UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000004 */ +#define ADC_AWD3TR_LT3_3 (0x008UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000008 */ +#define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ +#define ADC_AWD3TR_LT3_5 (0x020UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000020 */ +#define ADC_AWD3TR_LT3_6 (0x040UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000040 */ +#define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ +#define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ +#define ADC_AWD3TR_LT3_9 (0x200UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000200 */ +#define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ +#define ADC_AWD3TR_LT3_11 (0x800UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000800 */ + +#define ADC_AWD3TR_HT3_Pos (16U) +#define ADC_AWD3TR_HT3_Msk (0xFFFUL << ADC_AWD3TR_HT3_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD3TR_HT3 ADC_AWD3TR_HT3_Msk /*!< ADC analog watchdog 3 threshold high */ +#define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ +#define ADC_AWD3TR_HT3_1 (0x002UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00020000 */ +#define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ +#define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ +#define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ +#define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ +#define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ +#define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ +#define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ +#define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ +#define ADC_AWD3TR_HT3_10 (0x400UL << ADC_AWD3TR_HT3_Pos) /*!< 0x04000000 */ +#define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR3_LT3 ADC_AWD3TR_LT3 +#define ADC_TR3_LT3_0 ADC_AWD3TR_LT3_0 +#define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1 +#define ADC_TR3_LT3_2 ADC_AWD3TR_LT3_2 +#define ADC_TR3_LT3_3 ADC_AWD3TR_LT3_3 +#define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4 +#define ADC_TR3_LT3_5 ADC_AWD3TR_LT3_5 +#define ADC_TR3_LT3_6 ADC_AWD3TR_LT3_6 +#define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7 +#define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8 +#define ADC_TR3_LT3_9 ADC_AWD3TR_LT3_9 +#define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10 +#define ADC_TR3_LT3_11 ADC_AWD3TR_LT3_11 + +#define ADC_TR3_HT3 ADC_AWD3TR_HT3 +#define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0 +#define ADC_TR3_HT3_1 ADC_AWD3TR_HT3_1 +#define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2 +#define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3 +#define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4 +#define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5 +#define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6 +#define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7 +#define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8 +#define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9 +#define ADC_TR3_HT3_10 ADC_AWD3TR_HT3_10 +#define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11 + +/******************** Bit definition for ADC_DR register ********************/ +#define ADC_DR_DATA_Pos (0U) +#define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */ +#define ADC_DR_DATA ADC_DR_DATA_Msk /*!< ADC group regular conversion data */ +#define ADC_DR_DATA_0 (0x0001UL << ADC_DR_DATA_Pos) /*!< 0x00000001 */ +#define ADC_DR_DATA_1 (0x0002UL << ADC_DR_DATA_Pos) /*!< 0x00000002 */ +#define ADC_DR_DATA_2 (0x0004UL << ADC_DR_DATA_Pos) /*!< 0x00000004 */ +#define ADC_DR_DATA_3 (0x0008UL << ADC_DR_DATA_Pos) /*!< 0x00000008 */ +#define ADC_DR_DATA_4 (0x0010UL << ADC_DR_DATA_Pos) /*!< 0x00000010 */ +#define ADC_DR_DATA_5 (0x0020UL << ADC_DR_DATA_Pos) /*!< 0x00000020 */ +#define ADC_DR_DATA_6 (0x0040UL << ADC_DR_DATA_Pos) /*!< 0x00000040 */ +#define ADC_DR_DATA_7 (0x0080UL << ADC_DR_DATA_Pos) /*!< 0x00000080 */ +#define ADC_DR_DATA_8 (0x0100UL << ADC_DR_DATA_Pos) /*!< 0x00000100 */ +#define ADC_DR_DATA_9 (0x0200UL << ADC_DR_DATA_Pos) /*!< 0x00000200 */ +#define ADC_DR_DATA_10 (0x0400UL << ADC_DR_DATA_Pos) /*!< 0x00000400 */ +#define ADC_DR_DATA_11 (0x0800UL << ADC_DR_DATA_Pos) /*!< 0x00000800 */ +#define ADC_DR_DATA_12 (0x1000UL << ADC_DR_DATA_Pos) /*!< 0x00001000 */ +#define ADC_DR_DATA_13 (0x2000UL << ADC_DR_DATA_Pos) /*!< 0x00002000 */ +#define ADC_DR_DATA_14 (0x4000UL << ADC_DR_DATA_Pos) /*!< 0x00004000 */ +#define ADC_DR_DATA_15 (0x8000UL << ADC_DR_DATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_AWD2CR register ****************/ +#define ADC_AWD2CR_AWD2CH_Pos (0U) +#define ADC_AWD2CR_AWD2CH_Msk (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk /*!< ADC analog watchdog 2 monitored channel selection */ +#define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_AWD3CR register ****************/ +#define ADC_AWD3CR_AWD3CH_Pos (0U) +#define ADC_AWD3CR_AWD3CH_Msk (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk /*!< ADC analog watchdog 3 monitored channel selection */ +#define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_CALFACT register ***************/ +#define ADC_CALFACT_CALFACT_Pos (0U) +#define ADC_CALFACT_CALFACT_Msk (0x7FUL << ADC_CALFACT_CALFACT_Pos) /*!< 0x0000007F */ +#define ADC_CALFACT_CALFACT ADC_CALFACT_CALFACT_Msk /*!< ADC calibration factor in single-ended mode */ +#define ADC_CALFACT_CALFACT_0 (0x01UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000001 */ +#define ADC_CALFACT_CALFACT_1 (0x02UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000002 */ +#define ADC_CALFACT_CALFACT_2 (0x04UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000004 */ +#define ADC_CALFACT_CALFACT_3 (0x08UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000008 */ +#define ADC_CALFACT_CALFACT_4 (0x10UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000010 */ +#define ADC_CALFACT_CALFACT_5 (0x20UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000020 */ +#define ADC_CALFACT_CALFACT_6 (0x40UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000040 */ + +/************************* ADC Common registers *****************************/ +/******************** Bit definition for ADC_CCR register *******************/ +#define ADC_CCR_PRESC_Pos (18U) +#define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003C0000 */ +#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< ADC common clock prescaler, only for clock source asynchronous */ +#define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00040000 */ +#define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00080000 */ +#define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00100000 */ +#define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00200000 */ + +#define ADC_CCR_VREFEN_Pos (22U) +#define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ +#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< ADC internal path to VrefInt enable */ +#define ADC_CCR_TSEN_Pos (23U) +#define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ +#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< ADC internal path to temperature sensor enable */ +#define ADC_CCR_VBATEN_Pos (24U) +#define ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos) /*!< 0x01000000 */ +#define ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk /*!< ADC internal path to battery voltage enable */ + +/* Legacy */ +#define ADC_CCR_LFMEN_Pos (25U) +#define ADC_CCR_LFMEN_Msk (0x1UL << ADC_CCR_LFMEN_Pos) /*!< 0x02000000 */ +#define ADC_CCR_LFMEN ADC_CCR_LFMEN_Msk /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */ + + +/******************************************************************************/ +/* */ +/* CRC calculation unit */ +/* */ +/******************************************************************************/ +/******************* Bit definition for CRC_DR register *********************/ +#define CRC_DR_DR_Pos (0U) +#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ + +/******************* Bit definition for CRC_IDR register ********************/ +#define CRC_IDR_IDR_Pos (0U) +#define CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 32-bits data register bits */ + +/******************** Bit definition for CRC_CR register ********************/ +#define CRC_CR_RESET_Pos (0U) +#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ +#define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */ +#define CRC_CR_POLYSIZE_Pos (3U) +#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */ +#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */ +#define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */ +#define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */ +#define CRC_CR_REV_IN_Pos (5U) +#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */ +#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */ +#define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */ +#define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */ +#define CRC_CR_REV_OUT_Pos (7U) +#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */ +#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */ + +/******************* Bit definition for CRC_INIT register *******************/ +#define CRC_INIT_INIT_Pos (0U) +#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */ +#define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */ + +/******************* Bit definition for CRC_POL register ********************/ +#define CRC_POL_POL_Pos (0U) +#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */ +#define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */ + + + +/******************************************************************************/ +/* */ +/* Debug MCU */ +/* */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* DMA Controller (DMA) */ +/* */ +/******************************************************************************/ + +/******************* Bit definition for DMA_ISR register ********************/ +#define DMA_ISR_GIF1_Pos (0U) +#define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */ +#define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk /*!< Channel 1 Global interrupt flag */ +#define DMA_ISR_TCIF1_Pos (1U) +#define DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos) /*!< 0x00000002 */ +#define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk /*!< Channel 1 Transfer Complete flag */ +#define DMA_ISR_HTIF1_Pos (2U) +#define DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos) /*!< 0x00000004 */ +#define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk /*!< Channel 1 Half Transfer flag */ +#define DMA_ISR_TEIF1_Pos (3U) +#define DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos) /*!< 0x00000008 */ +#define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk /*!< Channel 1 Transfer Error flag */ +#define DMA_ISR_GIF2_Pos (4U) +#define DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos) /*!< 0x00000010 */ +#define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk /*!< Channel 2 Global interrupt flag */ +#define DMA_ISR_TCIF2_Pos (5U) +#define DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos) /*!< 0x00000020 */ +#define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk /*!< Channel 2 Transfer Complete flag */ +#define DMA_ISR_HTIF2_Pos (6U) +#define DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos) /*!< 0x00000040 */ +#define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk /*!< Channel 2 Half Transfer flag */ +#define DMA_ISR_TEIF2_Pos (7U) +#define DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos) /*!< 0x00000080 */ +#define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk /*!< Channel 2 Transfer Error flag */ +#define DMA_ISR_GIF3_Pos (8U) +#define DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos) /*!< 0x00000100 */ +#define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk /*!< Channel 3 Global interrupt flag */ +#define DMA_ISR_TCIF3_Pos (9U) +#define DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos) /*!< 0x00000200 */ +#define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk /*!< Channel 3 Transfer Complete flag */ +#define DMA_ISR_HTIF3_Pos (10U) +#define DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos) /*!< 0x00000400 */ +#define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk /*!< Channel 3 Half Transfer flag */ +#define DMA_ISR_TEIF3_Pos (11U) +#define DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos) /*!< 0x00000800 */ +#define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk /*!< Channel 3 Transfer Error flag */ +#define DMA_ISR_GIF4_Pos (12U) +#define DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos) /*!< 0x00001000 */ +#define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk /*!< Channel 4 Global interrupt flag */ +#define DMA_ISR_TCIF4_Pos (13U) +#define DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos) /*!< 0x00002000 */ +#define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk /*!< Channel 4 Transfer Complete flag */ +#define DMA_ISR_HTIF4_Pos (14U) +#define DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos) /*!< 0x00004000 */ +#define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk /*!< Channel 4 Half Transfer flag */ +#define DMA_ISR_TEIF4_Pos (15U) +#define DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos) /*!< 0x00008000 */ +#define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk /*!< Channel 4 Transfer Error flag */ +#define DMA_ISR_GIF5_Pos (16U) +#define DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos) /*!< 0x00010000 */ +#define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk /*!< Channel 5 Global interrupt flag */ +#define DMA_ISR_TCIF5_Pos (17U) +#define DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos) /*!< 0x00020000 */ +#define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk /*!< Channel 5 Transfer Complete flag */ +#define DMA_ISR_HTIF5_Pos (18U) +#define DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos) /*!< 0x00040000 */ +#define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk /*!< Channel 5 Half Transfer flag */ +#define DMA_ISR_TEIF5_Pos (19U) +#define DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos) /*!< 0x00080000 */ +#define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk /*!< Channel 5 Transfer Error flag */ +#define DMA_ISR_GIF6_Pos (20U) +#define DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos) /*!< 0x00100000 */ +#define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk /*!< Channel 6 Global interrupt flag */ +#define DMA_ISR_TCIF6_Pos (21U) +#define DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos) /*!< 0x00200000 */ +#define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk /*!< Channel 6 Transfer Complete flag */ +#define DMA_ISR_HTIF6_Pos (22U) +#define DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos) /*!< 0x00400000 */ +#define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk /*!< Channel 6 Half Transfer flag */ +#define DMA_ISR_TEIF6_Pos (23U) +#define DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos) /*!< 0x00800000 */ +#define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk /*!< Channel 6 Transfer Error flag */ +#define DMA_ISR_GIF7_Pos (24U) +#define DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos) /*!< 0x01000000 */ +#define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk /*!< Channel 7 Global interrupt flag */ +#define DMA_ISR_TCIF7_Pos (25U) +#define DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos) /*!< 0x02000000 */ +#define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk /*!< Channel 7 Transfer Complete flag */ +#define DMA_ISR_HTIF7_Pos (26U) +#define DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos) /*!< 0x04000000 */ +#define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk /*!< Channel 7 Half Transfer flag */ +#define DMA_ISR_TEIF7_Pos (27U) +#define DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos) /*!< 0x08000000 */ +#define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk /*!< Channel 7 Transfer Error flag */ + +/******************* Bit definition for DMA_IFCR register *******************/ +#define DMA_IFCR_CGIF1_Pos (0U) +#define DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos) /*!< 0x00000001 */ +#define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk /*!< Channel 1 Global interrupt clearr */ +#define DMA_IFCR_CTCIF1_Pos (1U) +#define DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos) /*!< 0x00000002 */ +#define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk /*!< Channel 1 Transfer Complete clear */ +#define DMA_IFCR_CHTIF1_Pos (2U) +#define DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos) /*!< 0x00000004 */ +#define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk /*!< Channel 1 Half Transfer clear */ +#define DMA_IFCR_CTEIF1_Pos (3U) +#define DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos) /*!< 0x00000008 */ +#define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk /*!< Channel 1 Transfer Error clear */ +#define DMA_IFCR_CGIF2_Pos (4U) +#define DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos) /*!< 0x00000010 */ +#define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk /*!< Channel 2 Global interrupt clear */ +#define DMA_IFCR_CTCIF2_Pos (5U) +#define DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos) /*!< 0x00000020 */ +#define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk /*!< Channel 2 Transfer Complete clear */ +#define DMA_IFCR_CHTIF2_Pos (6U) +#define DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos) /*!< 0x00000040 */ +#define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk /*!< Channel 2 Half Transfer clear */ +#define DMA_IFCR_CTEIF2_Pos (7U) +#define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */ +#define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk /*!< Channel 2 Transfer Error clear */ +#define DMA_IFCR_CGIF3_Pos (8U) +#define DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos) /*!< 0x00000100 */ +#define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk /*!< Channel 3 Global interrupt clear */ +#define DMA_IFCR_CTCIF3_Pos (9U) +#define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */ +#define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk /*!< Channel 3 Transfer Complete clear */ +#define DMA_IFCR_CHTIF3_Pos (10U) +#define DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos) /*!< 0x00000400 */ +#define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk /*!< Channel 3 Half Transfer clear */ +#define DMA_IFCR_CTEIF3_Pos (11U) +#define DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos) /*!< 0x00000800 */ +#define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk /*!< Channel 3 Transfer Error clear */ +#define DMA_IFCR_CGIF4_Pos (12U) +#define DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos) /*!< 0x00001000 */ +#define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk /*!< Channel 4 Global interrupt clear */ +#define DMA_IFCR_CTCIF4_Pos (13U) +#define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */ +#define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk /*!< Channel 4 Transfer Complete clear */ +#define DMA_IFCR_CHTIF4_Pos (14U) +#define DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos) /*!< 0x00004000 */ +#define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk /*!< Channel 4 Half Transfer clear */ +#define DMA_IFCR_CTEIF4_Pos (15U) +#define DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos) /*!< 0x00008000 */ +#define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk /*!< Channel 4 Transfer Error clear */ +#define DMA_IFCR_CGIF5_Pos (16U) +#define DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos) /*!< 0x00010000 */ +#define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk /*!< Channel 5 Global interrupt clear */ +#define DMA_IFCR_CTCIF5_Pos (17U) +#define DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos) /*!< 0x00020000 */ +#define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk /*!< Channel 5 Transfer Complete clear */ +#define DMA_IFCR_CHTIF5_Pos (18U) +#define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */ +#define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk /*!< Channel 5 Half Transfer clear */ +#define DMA_IFCR_CTEIF5_Pos (19U) +#define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */ +#define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Transfer Error clear */ +#define DMA_IFCR_CGIF6_Pos (20U) +#define DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos) /*!< 0x00100000 */ +#define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk /*!< Channel 6 Global interrupt clear */ +#define DMA_IFCR_CTCIF6_Pos (21U) +#define DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos) /*!< 0x00200000 */ +#define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk /*!< Channel 6 Transfer Complete clear */ +#define DMA_IFCR_CHTIF6_Pos (22U) +#define DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos) /*!< 0x00400000 */ +#define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk /*!< Channel 6 Half Transfer clear */ +#define DMA_IFCR_CTEIF6_Pos (23U) +#define DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos) /*!< 0x00800000 */ +#define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk /*!< Channel 6 Transfer Error clear */ +#define DMA_IFCR_CGIF7_Pos (24U) +#define DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos) /*!< 0x01000000 */ +#define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk /*!< Channel 7 Global interrupt clear */ +#define DMA_IFCR_CTCIF7_Pos (25U) +#define DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos) /*!< 0x02000000 */ +#define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk /*!< Channel 7 Transfer Complete clear */ +#define DMA_IFCR_CHTIF7_Pos (26U) +#define DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos) /*!< 0x04000000 */ +#define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk /*!< Channel 7 Half Transfer clear */ +#define DMA_IFCR_CTEIF7_Pos (27U) +#define DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos) /*!< 0x08000000 */ +#define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk /*!< Channel 7 Transfer Error clear */ + +/******************* Bit definition for DMA_CCR register ********************/ +#define DMA_CCR_EN_Pos (0U) +#define DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos) /*!< 0x00000001 */ +#define DMA_CCR_EN DMA_CCR_EN_Msk /*!< Channel enable */ +#define DMA_CCR_TCIE_Pos (1U) +#define DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos) /*!< 0x00000002 */ +#define DMA_CCR_TCIE DMA_CCR_TCIE_Msk /*!< Transfer complete interrupt enable */ +#define DMA_CCR_HTIE_Pos (2U) +#define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */ +#define DMA_CCR_HTIE DMA_CCR_HTIE_Msk /*!< Half Transfer interrupt enable */ +#define DMA_CCR_TEIE_Pos (3U) +#define DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos) /*!< 0x00000008 */ +#define DMA_CCR_TEIE DMA_CCR_TEIE_Msk /*!< Transfer error interrupt enable */ +#define DMA_CCR_DIR_Pos (4U) +#define DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos) /*!< 0x00000010 */ +#define DMA_CCR_DIR DMA_CCR_DIR_Msk /*!< Data transfer direction */ +#define DMA_CCR_CIRC_Pos (5U) +#define DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos) /*!< 0x00000020 */ +#define DMA_CCR_CIRC DMA_CCR_CIRC_Msk /*!< Circular mode */ +#define DMA_CCR_PINC_Pos (6U) +#define DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos) /*!< 0x00000040 */ +#define DMA_CCR_PINC DMA_CCR_PINC_Msk /*!< Peripheral increment mode */ +#define DMA_CCR_MINC_Pos (7U) +#define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */ +#define DMA_CCR_MINC DMA_CCR_MINC_Msk /*!< Memory increment mode */ + +#define DMA_CCR_PSIZE_Pos (8U) +#define DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000300 */ +#define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk /*!< PSIZE[1:0] bits (Peripheral size) */ +#define DMA_CCR_PSIZE_0 (0x1UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000100 */ +#define DMA_CCR_PSIZE_1 (0x2UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000200 */ + +#define DMA_CCR_MSIZE_Pos (10U) +#define DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000C00 */ +#define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk /*!< MSIZE[1:0] bits (Memory size) */ +#define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ +#define DMA_CCR_MSIZE_1 (0x2UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000800 */ + +#define DMA_CCR_PL_Pos (12U) +#define DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos) /*!< 0x00003000 */ +#define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Channel Priority level)*/ +#define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ +#define DMA_CCR_PL_1 (0x2UL << DMA_CCR_PL_Pos) /*!< 0x00002000 */ + +#define DMA_CCR_MEM2MEM_Pos (14U) +#define DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos) /*!< 0x00004000 */ +#define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk /*!< Memory to memory mode */ + +/****************** Bit definition for DMA_CNDTR register *******************/ +#define DMA_CNDTR_NDT_Pos (0U) +#define DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos) /*!< 0x0000FFFF */ +#define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk /*!< Number of data to Transfer */ + +/****************** Bit definition for DMA_CPAR register ********************/ +#define DMA_CPAR_PA_Pos (0U) +#define DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CPAR_PA DMA_CPAR_PA_Msk /*!< Peripheral Address */ + +/****************** Bit definition for DMA_CMAR register ********************/ +#define DMA_CMAR_MA_Pos (0U) +#define DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CMAR_MA DMA_CMAR_MA_Msk /*!< Memory Address */ + +/******************************************************************************/ +/* */ +/* DMAMUX Controller */ +/* */ +/******************************************************************************/ +/******************** Bits definition for DMAMUX_CxCR register **************/ +#define DMAMUX_CxCR_DMAREQ_ID_Pos (0U) +#define DMAMUX_CxCR_DMAREQ_ID_Msk (0x3FUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x0000003F */ +#define DMAMUX_CxCR_DMAREQ_ID DMAMUX_CxCR_DMAREQ_ID_Msk /*!< DMA Request ID */ +#define DMAMUX_CxCR_DMAREQ_ID_0 (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_CxCR_DMAREQ_ID_1 (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_CxCR_DMAREQ_ID_2 (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_CxCR_DMAREQ_ID_3 (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_CxCR_DMAREQ_ID_4 (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_CxCR_DMAREQ_ID_5 (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */ +#define DMAMUX_CxCR_DMAREQ_ID_6 (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */ +#define DMAMUX_CxCR_SOIE_Pos (8U) +#define DMAMUX_CxCR_SOIE_Msk (0x1UL << DMAMUX_CxCR_SOIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_CxCR_SOIE DMAMUX_CxCR_SOIE_Msk /*!< Synchro overrun interrupt enable */ +#define DMAMUX_CxCR_EGE_Pos (9U) +#define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */ +#define DMAMUX_CxCR_EGE DMAMUX_CxCR_EGE_Msk /*!< Event generation interrupt enable */ +#define DMAMUX_CxCR_SE_Pos (16U) +#define DMAMUX_CxCR_SE_Msk (0x1UL << DMAMUX_CxCR_SE_Pos) /*!< 0x00010000 */ +#define DMAMUX_CxCR_SE DMAMUX_CxCR_SE_Msk /*!< Synchronization enable */ +#define DMAMUX_CxCR_SPOL_Pos (17U) +#define DMAMUX_CxCR_SPOL_Msk (0x3UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_CxCR_SPOL DMAMUX_CxCR_SPOL_Msk /*!< Synchronization polarity */ +#define DMAMUX_CxCR_SPOL_0 (0x1UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_CxCR_SPOL_1 (0x2UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_CxCR_NBREQ_Pos (19U) +#define DMAMUX_CxCR_NBREQ_Msk (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_CxCR_NBREQ DMAMUX_CxCR_NBREQ_Msk /*!< Number of request */ +#define DMAMUX_CxCR_NBREQ_0 (0x01UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_CxCR_NBREQ_1 (0x02UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_CxCR_NBREQ_2 (0x04UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_CxCR_NBREQ_3 (0x08UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_CxCR_NBREQ_4 (0x10UL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */ +#define DMAMUX_CxCR_SYNC_ID_Pos (24U) +#define DMAMUX_CxCR_SYNC_ID_Msk (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */ +#define DMAMUX_CxCR_SYNC_ID DMAMUX_CxCR_SYNC_ID_Msk /*!< Synchronization ID */ +#define DMAMUX_CxCR_SYNC_ID_0 (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */ +#define DMAMUX_CxCR_SYNC_ID_1 (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */ +#define DMAMUX_CxCR_SYNC_ID_2 (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */ +#define DMAMUX_CxCR_SYNC_ID_3 (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */ +#define DMAMUX_CxCR_SYNC_ID_4 (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */ + +/******************* Bits definition for DMAMUX_CSR register **************/ +#define DMAMUX_CSR_SOF0_Pos (0U) +#define DMAMUX_CSR_SOF0_Msk (0x1UL << DMAMUX_CSR_SOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0_Msk /*!< Synchronization Overrun Flag 0 */ +#define DMAMUX_CSR_SOF1_Pos (1U) +#define DMAMUX_CSR_SOF1_Msk (0x1UL << DMAMUX_CSR_SOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1_Msk /*!< Synchronization Overrun Flag 1 */ +#define DMAMUX_CSR_SOF2_Pos (2U) +#define DMAMUX_CSR_SOF2_Msk (0x1UL << DMAMUX_CSR_SOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2_Msk /*!< Synchronization Overrun Flag 2 */ +#define DMAMUX_CSR_SOF3_Pos (3U) +#define DMAMUX_CSR_SOF3_Msk (0x1UL << DMAMUX_CSR_SOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3_Msk /*!< Synchronization Overrun Flag 3 */ +#define DMAMUX_CSR_SOF4_Pos (4U) +#define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4_Msk /*!< Synchronization Overrun Flag 4 */ +#define DMAMUX_CSR_SOF5_Pos (5U) +#define DMAMUX_CSR_SOF5_Msk (0x1UL << DMAMUX_CSR_SOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5_Msk /*!< Synchronization Overrun Flag 5 */ +#define DMAMUX_CSR_SOF6_Pos (6U) +#define DMAMUX_CSR_SOF6_Msk (0x1UL << DMAMUX_CSR_SOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6_Msk /*!< Synchronization Overrun Flag 6 */ + +/******************** Bits definition for DMAMUX_CFR register **************/ +#define DMAMUX_CFR_CSOF0_Pos (0U) +#define DMAMUX_CFR_CSOF0_Msk (0x1UL << DMAMUX_CFR_CSOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0_Msk /*!< Clear Overrun Flag 0 */ +#define DMAMUX_CFR_CSOF1_Pos (1U) +#define DMAMUX_CFR_CSOF1_Msk (0x1UL << DMAMUX_CFR_CSOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1_Msk /*!< Clear Overrun Flag 1 */ +#define DMAMUX_CFR_CSOF2_Pos (2U) +#define DMAMUX_CFR_CSOF2_Msk (0x1UL << DMAMUX_CFR_CSOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2_Msk /*!< Clear Overrun Flag 2 */ +#define DMAMUX_CFR_CSOF3_Pos (3U) +#define DMAMUX_CFR_CSOF3_Msk (0x1UL << DMAMUX_CFR_CSOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3_Msk /*!< Clear Overrun Flag 3 */ +#define DMAMUX_CFR_CSOF4_Pos (4U) +#define DMAMUX_CFR_CSOF4_Msk (0x1UL << DMAMUX_CFR_CSOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4_Msk /*!< Clear Overrun Flag 4 */ +#define DMAMUX_CFR_CSOF5_Pos (5U) +#define DMAMUX_CFR_CSOF5_Msk (0x1UL << DMAMUX_CFR_CSOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5_Msk /*!< Clear Overrun Flag 5 */ +#define DMAMUX_CFR_CSOF6_Pos (6U) +#define DMAMUX_CFR_CSOF6_Msk (0x1UL << DMAMUX_CFR_CSOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6_Msk /*!< Clear Overrun Flag 6 */ + +/******************** Bits definition for DMAMUX_RGxCR register ************/ +#define DMAMUX_RGxCR_SIG_ID_Pos (0U) +#define DMAMUX_RGxCR_SIG_ID_Msk (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */ +#define DMAMUX_RGxCR_SIG_ID DMAMUX_RGxCR_SIG_ID_Msk /*!< Signal ID */ +#define DMAMUX_RGxCR_SIG_ID_0 (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGxCR_SIG_ID_1 (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGxCR_SIG_ID_2 (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGxCR_SIG_ID_3 (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGxCR_SIG_ID_4 (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_RGxCR_OIE_Pos (8U) +#define DMAMUX_RGxCR_OIE_Msk (0x1UL << DMAMUX_RGxCR_OIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_RGxCR_OIE DMAMUX_RGxCR_OIE_Msk /*!< Overrun interrupt enable */ +#define DMAMUX_RGxCR_GE_Pos (16U) +#define DMAMUX_RGxCR_GE_Msk (0x1UL << DMAMUX_RGxCR_GE_Pos) /*!< 0x00010000 */ +#define DMAMUX_RGxCR_GE DMAMUX_RGxCR_GE_Msk /*!< Generation enable */ +#define DMAMUX_RGxCR_GPOL_Pos (17U) +#define DMAMUX_RGxCR_GPOL_Msk (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_RGxCR_GPOL DMAMUX_RGxCR_GPOL_Msk /*!< Generation polarity */ +#define DMAMUX_RGxCR_GPOL_0 (0x1UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_RGxCR_GPOL_1 (0x2UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_RGxCR_GNBREQ_Pos (19U) +#define DMAMUX_RGxCR_GNBREQ_Msk (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_RGxCR_GNBREQ DMAMUX_RGxCR_GNBREQ_Msk /*!< Number of request */ +#define DMAMUX_RGxCR_GNBREQ_0 (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_RGxCR_GNBREQ_1 (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_RGxCR_GNBREQ_2 (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_RGxCR_GNBREQ_3 (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_RGxCR_GNBREQ_4 (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */ + +/******************** Bits definition for DMAMUX_RGSR register **************/ +#define DMAMUX_RGSR_OF0_Pos (0U) +#define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGSR_OF0 DMAMUX_RGSR_OF0_Msk /*!< Overrun flag 0 */ +#define DMAMUX_RGSR_OF1_Pos (1U) +#define DMAMUX_RGSR_OF1_Msk (0x1UL << DMAMUX_RGSR_OF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGSR_OF1 DMAMUX_RGSR_OF1_Msk /*!< Overrun flag 1 */ +#define DMAMUX_RGSR_OF2_Pos (2U) +#define DMAMUX_RGSR_OF2_Msk (0x1UL << DMAMUX_RGSR_OF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGSR_OF2 DMAMUX_RGSR_OF2_Msk /*!< Overrun flag 2 */ +#define DMAMUX_RGSR_OF3_Pos (3U) +#define DMAMUX_RGSR_OF3_Msk (0x1UL << DMAMUX_RGSR_OF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGSR_OF3 DMAMUX_RGSR_OF3_Msk /*!< Overrun flag 3 */ + +/******************** Bits definition for DMAMUX_RGCFR register **************/ +#define DMAMUX_RGCFR_COF0_Pos (0U) +#define DMAMUX_RGCFR_COF0_Msk (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGCFR_COF0 DMAMUX_RGCFR_COF0_Msk /*!< Clear Overrun flag 0 */ +#define DMAMUX_RGCFR_COF1_Pos (1U) +#define DMAMUX_RGCFR_COF1_Msk (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGCFR_COF1 DMAMUX_RGCFR_COF1_Msk /*!< Clear Overrun flag 1 */ +#define DMAMUX_RGCFR_COF2_Pos (2U) +#define DMAMUX_RGCFR_COF2_Msk (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGCFR_COF2 DMAMUX_RGCFR_COF2_Msk /*!< Clear Overrun flag 2 */ +#define DMAMUX_RGCFR_COF3_Pos (3U) +#define DMAMUX_RGCFR_COF3_Msk (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGCFR_COF3 DMAMUX_RGCFR_COF3_Msk /*!< Clear Overrun flag 3 */ + +/******************************************************************************/ +/* */ +/* External Interrupt/Event Controller */ +/* */ +/******************************************************************************/ +/****************** Bit definition for EXTI_RTSR1 register ******************/ +#define EXTI_RTSR1_RT0_Pos (0U) +#define EXTI_RTSR1_RT0_Msk (0x1UL << EXTI_RTSR1_RT0_Pos) /*!< 0x00000001 */ +#define EXTI_RTSR1_RT0 EXTI_RTSR1_RT0_Msk /*!< Rising trigger configuration for input line 0 */ +#define EXTI_RTSR1_RT1_Pos (1U) +#define EXTI_RTSR1_RT1_Msk (0x1UL << EXTI_RTSR1_RT1_Pos) /*!< 0x00000002 */ +#define EXTI_RTSR1_RT1 EXTI_RTSR1_RT1_Msk /*!< Rising trigger configuration for input line 1 */ +#define EXTI_RTSR1_RT2_Pos (2U) +#define EXTI_RTSR1_RT2_Msk (0x1UL << EXTI_RTSR1_RT2_Pos) /*!< 0x00000004 */ +#define EXTI_RTSR1_RT2 EXTI_RTSR1_RT2_Msk /*!< Rising trigger configuration for input line 2 */ +#define EXTI_RTSR1_RT3_Pos (3U) +#define EXTI_RTSR1_RT3_Msk (0x1UL << EXTI_RTSR1_RT3_Pos) /*!< 0x00000008 */ +#define EXTI_RTSR1_RT3 EXTI_RTSR1_RT3_Msk /*!< Rising trigger configuration for input line 3 */ +#define EXTI_RTSR1_RT4_Pos (4U) +#define EXTI_RTSR1_RT4_Msk (0x1UL << EXTI_RTSR1_RT4_Pos) /*!< 0x00000010 */ +#define EXTI_RTSR1_RT4 EXTI_RTSR1_RT4_Msk /*!< Rising trigger configuration for input line 4 */ +#define EXTI_RTSR1_RT5_Pos (5U) +#define EXTI_RTSR1_RT5_Msk (0x1UL << EXTI_RTSR1_RT5_Pos) /*!< 0x00000020 */ +#define EXTI_RTSR1_RT5 EXTI_RTSR1_RT5_Msk /*!< Rising trigger configuration for input line 5 */ +#define EXTI_RTSR1_RT6_Pos (6U) +#define EXTI_RTSR1_RT6_Msk (0x1UL << EXTI_RTSR1_RT6_Pos) /*!< 0x00000040 */ +#define EXTI_RTSR1_RT6 EXTI_RTSR1_RT6_Msk /*!< Rising trigger configuration for input line 6 */ +#define EXTI_RTSR1_RT7_Pos (7U) +#define EXTI_RTSR1_RT7_Msk (0x1UL << EXTI_RTSR1_RT7_Pos) /*!< 0x00000080 */ +#define EXTI_RTSR1_RT7 EXTI_RTSR1_RT7_Msk /*!< Rising trigger configuration for input line 7 */ +#define EXTI_RTSR1_RT8_Pos (8U) +#define EXTI_RTSR1_RT8_Msk (0x1UL << EXTI_RTSR1_RT8_Pos) /*!< 0x00000100 */ +#define EXTI_RTSR1_RT8 EXTI_RTSR1_RT8_Msk /*!< Rising trigger configuration for input line 8 */ +#define EXTI_RTSR1_RT9_Pos (9U) +#define EXTI_RTSR1_RT9_Msk (0x1UL << EXTI_RTSR1_RT9_Pos) /*!< 0x00000200 */ +#define EXTI_RTSR1_RT9 EXTI_RTSR1_RT9_Msk /*!< Rising trigger configuration for input line 9 */ +#define EXTI_RTSR1_RT10_Pos (10U) +#define EXTI_RTSR1_RT10_Msk (0x1UL << EXTI_RTSR1_RT10_Pos) /*!< 0x00000400 */ +#define EXTI_RTSR1_RT10 EXTI_RTSR1_RT10_Msk /*!< Rising trigger configuration for input line 10 */ +#define EXTI_RTSR1_RT11_Pos (11U) +#define EXTI_RTSR1_RT11_Msk (0x1UL << EXTI_RTSR1_RT11_Pos) /*!< 0x00000800 */ +#define EXTI_RTSR1_RT11 EXTI_RTSR1_RT11_Msk /*!< Rising trigger configuration for input line 11 */ +#define EXTI_RTSR1_RT12_Pos (12U) +#define EXTI_RTSR1_RT12_Msk (0x1UL << EXTI_RTSR1_RT12_Pos) /*!< 0x00001000 */ +#define EXTI_RTSR1_RT12 EXTI_RTSR1_RT12_Msk /*!< Rising trigger configuration for input line 12 */ +#define EXTI_RTSR1_RT13_Pos (13U) +#define EXTI_RTSR1_RT13_Msk (0x1UL << EXTI_RTSR1_RT13_Pos) /*!< 0x00002000 */ +#define EXTI_RTSR1_RT13 EXTI_RTSR1_RT13_Msk /*!< Rising trigger configuration for input line 13 */ +#define EXTI_RTSR1_RT14_Pos (14U) +#define EXTI_RTSR1_RT14_Msk (0x1UL << EXTI_RTSR1_RT14_Pos) /*!< 0x00004000 */ +#define EXTI_RTSR1_RT14 EXTI_RTSR1_RT14_Msk /*!< Rising trigger configuration for input line 14 */ +#define EXTI_RTSR1_RT15_Pos (15U) +#define EXTI_RTSR1_RT15_Msk (0x1UL << EXTI_RTSR1_RT15_Pos) /*!< 0x00008000 */ +#define EXTI_RTSR1_RT15 EXTI_RTSR1_RT15_Msk /*!< Rising trigger configuration for input line 15 */ + +/****************** Bit definition for EXTI_FTSR1 register ******************/ +#define EXTI_FTSR1_FT0_Pos (0U) +#define EXTI_FTSR1_FT0_Msk (0x1UL << EXTI_FTSR1_FT0_Pos) /*!< 0x00000001 */ +#define EXTI_FTSR1_FT0 EXTI_FTSR1_FT0_Msk /*!< Falling trigger configuration for input line 0 */ +#define EXTI_FTSR1_FT1_Pos (1U) +#define EXTI_FTSR1_FT1_Msk (0x1UL << EXTI_FTSR1_FT1_Pos) /*!< 0x00000002 */ +#define EXTI_FTSR1_FT1 EXTI_FTSR1_FT1_Msk /*!< Falling trigger configuration for input line 1 */ +#define EXTI_FTSR1_FT2_Pos (2U) +#define EXTI_FTSR1_FT2_Msk (0x1UL << EXTI_FTSR1_FT2_Pos) /*!< 0x00000004 */ +#define EXTI_FTSR1_FT2 EXTI_FTSR1_FT2_Msk /*!< Falling trigger configuration for input line 2 */ +#define EXTI_FTSR1_FT3_Pos (3U) +#define EXTI_FTSR1_FT3_Msk (0x1UL << EXTI_FTSR1_FT3_Pos) /*!< 0x00000008 */ +#define EXTI_FTSR1_FT3 EXTI_FTSR1_FT3_Msk /*!< Falling trigger configuration for input line 3 */ +#define EXTI_FTSR1_FT4_Pos (4U) +#define EXTI_FTSR1_FT4_Msk (0x1UL << EXTI_FTSR1_FT4_Pos) /*!< 0x00000010 */ +#define EXTI_FTSR1_FT4 EXTI_FTSR1_FT4_Msk /*!< Falling trigger configuration for input line 4 */ +#define EXTI_FTSR1_FT5_Pos (5U) +#define EXTI_FTSR1_FT5_Msk (0x1UL << EXTI_FTSR1_FT5_Pos) /*!< 0x00000020 */ +#define EXTI_FTSR1_FT5 EXTI_FTSR1_FT5_Msk /*!< Falling trigger configuration for input line 5 */ +#define EXTI_FTSR1_FT6_Pos (6U) +#define EXTI_FTSR1_FT6_Msk (0x1UL << EXTI_FTSR1_FT6_Pos) /*!< 0x00000040 */ +#define EXTI_FTSR1_FT6 EXTI_FTSR1_FT6_Msk /*!< Falling trigger configuration for input line 6 */ +#define EXTI_FTSR1_FT7_Pos (7U) +#define EXTI_FTSR1_FT7_Msk (0x1UL << EXTI_FTSR1_FT7_Pos) /*!< 0x00000080 */ +#define EXTI_FTSR1_FT7 EXTI_FTSR1_FT7_Msk /*!< Falling trigger configuration for input line 7 */ +#define EXTI_FTSR1_FT8_Pos (8U) +#define EXTI_FTSR1_FT8_Msk (0x1UL << EXTI_FTSR1_FT8_Pos) /*!< 0x00000100 */ +#define EXTI_FTSR1_FT8 EXTI_FTSR1_FT8_Msk /*!< Falling trigger configuration for input line 8 */ +#define EXTI_FTSR1_FT9_Pos (9U) +#define EXTI_FTSR1_FT9_Msk (0x1UL << EXTI_FTSR1_FT9_Pos) /*!< 0x00000200 */ +#define EXTI_FTSR1_FT9 EXTI_FTSR1_FT9_Msk /*!< Falling trigger configuration for input line 9 */ +#define EXTI_FTSR1_FT10_Pos (10U) +#define EXTI_FTSR1_FT10_Msk (0x1UL << EXTI_FTSR1_FT10_Pos) /*!< 0x00000400 */ +#define EXTI_FTSR1_FT10 EXTI_FTSR1_FT10_Msk /*!< Falling trigger configuration for input line 10 */ +#define EXTI_FTSR1_FT11_Pos (11U) +#define EXTI_FTSR1_FT11_Msk (0x1UL << EXTI_FTSR1_FT11_Pos) /*!< 0x00000800 */ +#define EXTI_FTSR1_FT11 EXTI_FTSR1_FT11_Msk /*!< Falling trigger configuration for input line 11 */ +#define EXTI_FTSR1_FT12_Pos (12U) +#define EXTI_FTSR1_FT12_Msk (0x1UL << EXTI_FTSR1_FT12_Pos) /*!< 0x00001000 */ +#define EXTI_FTSR1_FT12 EXTI_FTSR1_FT12_Msk /*!< Falling trigger configuration for input line 12 */ +#define EXTI_FTSR1_FT13_Pos (13U) +#define EXTI_FTSR1_FT13_Msk (0x1UL << EXTI_FTSR1_FT13_Pos) /*!< 0x00002000 */ +#define EXTI_FTSR1_FT13 EXTI_FTSR1_FT13_Msk /*!< Falling trigger configuration for input line 13 */ +#define EXTI_FTSR1_FT14_Pos (14U) +#define EXTI_FTSR1_FT14_Msk (0x1UL << EXTI_FTSR1_FT14_Pos) /*!< 0x00004000 */ +#define EXTI_FTSR1_FT14 EXTI_FTSR1_FT14_Msk /*!< Falling trigger configuration for input line 14 */ +#define EXTI_FTSR1_FT15_Pos (15U) +#define EXTI_FTSR1_FT15_Msk (0x1UL << EXTI_FTSR1_FT15_Pos) /*!< 0x00008000 */ +#define EXTI_FTSR1_FT15 EXTI_FTSR1_FT15_Msk /*!< Falling trigger configuration for input line 15 */ + +/****************** Bit definition for EXTI_SWIER1 register *****************/ +#define EXTI_SWIER1_SWI0_Pos (0U) +#define EXTI_SWIER1_SWI0_Msk (0x1UL << EXTI_SWIER1_SWI0_Pos) /*!< 0x00000001 */ +#define EXTI_SWIER1_SWI0 EXTI_SWIER1_SWI0_Msk /*!< Software Interrupt on line 0 */ +#define EXTI_SWIER1_SWI1_Pos (1U) +#define EXTI_SWIER1_SWI1_Msk (0x1UL << EXTI_SWIER1_SWI1_Pos) /*!< 0x00000002 */ +#define EXTI_SWIER1_SWI1 EXTI_SWIER1_SWI1_Msk /*!< Software Interrupt on line 1 */ +#define EXTI_SWIER1_SWI2_Pos (2U) +#define EXTI_SWIER1_SWI2_Msk (0x1UL << EXTI_SWIER1_SWI2_Pos) /*!< 0x00000004 */ +#define EXTI_SWIER1_SWI2 EXTI_SWIER1_SWI2_Msk /*!< Software Interrupt on line 2 */ +#define EXTI_SWIER1_SWI3_Pos (3U) +#define EXTI_SWIER1_SWI3_Msk (0x1UL << EXTI_SWIER1_SWI3_Pos) /*!< 0x00000008 */ +#define EXTI_SWIER1_SWI3 EXTI_SWIER1_SWI3_Msk /*!< Software Interrupt on line 3 */ +#define EXTI_SWIER1_SWI4_Pos (4U) +#define EXTI_SWIER1_SWI4_Msk (0x1UL << EXTI_SWIER1_SWI4_Pos) /*!< 0x00000010 */ +#define EXTI_SWIER1_SWI4 EXTI_SWIER1_SWI4_Msk /*!< Software Interrupt on line 4 */ +#define EXTI_SWIER1_SWI5_Pos (5U) +#define EXTI_SWIER1_SWI5_Msk (0x1UL << EXTI_SWIER1_SWI5_Pos) /*!< 0x00000020 */ +#define EXTI_SWIER1_SWI5 EXTI_SWIER1_SWI5_Msk /*!< Software Interrupt on line 5 */ +#define EXTI_SWIER1_SWI6_Pos (6U) +#define EXTI_SWIER1_SWI6_Msk (0x1UL << EXTI_SWIER1_SWI6_Pos) /*!< 0x00000040 */ +#define EXTI_SWIER1_SWI6 EXTI_SWIER1_SWI6_Msk /*!< Software Interrupt on line 6 */ +#define EXTI_SWIER1_SWI7_Pos (7U) +#define EXTI_SWIER1_SWI7_Msk (0x1UL << EXTI_SWIER1_SWI7_Pos) /*!< 0x00000080 */ +#define EXTI_SWIER1_SWI7 EXTI_SWIER1_SWI7_Msk /*!< Software Interrupt on line 7 */ +#define EXTI_SWIER1_SWI8_Pos (8U) +#define EXTI_SWIER1_SWI8_Msk (0x1UL << EXTI_SWIER1_SWI8_Pos) /*!< 0x00000100 */ +#define EXTI_SWIER1_SWI8 EXTI_SWIER1_SWI8_Msk /*!< Software Interrupt on line 8 */ +#define EXTI_SWIER1_SWI9_Pos (9U) +#define EXTI_SWIER1_SWI9_Msk (0x1UL << EXTI_SWIER1_SWI9_Pos) /*!< 0x00000200 */ +#define EXTI_SWIER1_SWI9 EXTI_SWIER1_SWI9_Msk /*!< Software Interrupt on line 9 */ +#define EXTI_SWIER1_SWI10_Pos (10U) +#define EXTI_SWIER1_SWI10_Msk (0x1UL << EXTI_SWIER1_SWI10_Pos) /*!< 0x00000400 */ +#define EXTI_SWIER1_SWI10 EXTI_SWIER1_SWI10_Msk /*!< Software Interrupt on line 10 */ +#define EXTI_SWIER1_SWI11_Pos (11U) +#define EXTI_SWIER1_SWI11_Msk (0x1UL << EXTI_SWIER1_SWI11_Pos) /*!< 0x00000800 */ +#define EXTI_SWIER1_SWI11 EXTI_SWIER1_SWI11_Msk /*!< Software Interrupt on line 11 */ +#define EXTI_SWIER1_SWI12_Pos (12U) +#define EXTI_SWIER1_SWI12_Msk (0x1UL << EXTI_SWIER1_SWI12_Pos) /*!< 0x00001000 */ +#define EXTI_SWIER1_SWI12 EXTI_SWIER1_SWI12_Msk /*!< Software Interrupt on line 12 */ +#define EXTI_SWIER1_SWI13_Pos (13U) +#define EXTI_SWIER1_SWI13_Msk (0x1UL << EXTI_SWIER1_SWI13_Pos) /*!< 0x00002000 */ +#define EXTI_SWIER1_SWI13 EXTI_SWIER1_SWI13_Msk /*!< Software Interrupt on line 13 */ +#define EXTI_SWIER1_SWI14_Pos (14U) +#define EXTI_SWIER1_SWI14_Msk (0x1UL << EXTI_SWIER1_SWI14_Pos) /*!< 0x00004000 */ +#define EXTI_SWIER1_SWI14 EXTI_SWIER1_SWI14_Msk /*!< Software Interrupt on line 14 */ +#define EXTI_SWIER1_SWI15_Pos (15U) +#define EXTI_SWIER1_SWI15_Msk (0x1UL << EXTI_SWIER1_SWI15_Pos) /*!< 0x00008000 */ +#define EXTI_SWIER1_SWI15 EXTI_SWIER1_SWI15_Msk /*!< Software Interrupt on line 15 */ + +/******************* Bit definition for EXTI_RPR1 register ******************/ +#define EXTI_RPR1_RPIF0_Pos (0U) +#define EXTI_RPR1_RPIF0_Msk (0x1UL << EXTI_RPR1_RPIF0_Pos) /*!< 0x00000001 */ +#define EXTI_RPR1_RPIF0 EXTI_RPR1_RPIF0_Msk /*!< Rising Pending Interrupt Flag on line 0 */ +#define EXTI_RPR1_RPIF1_Pos (1U) +#define EXTI_RPR1_RPIF1_Msk (0x1UL << EXTI_RPR1_RPIF1_Pos) /*!< 0x00000002 */ +#define EXTI_RPR1_RPIF1 EXTI_RPR1_RPIF1_Msk /*!< Rising Pending Interrupt Flag on line 1 */ +#define EXTI_RPR1_RPIF2_Pos (2U) +#define EXTI_RPR1_RPIF2_Msk (0x1UL << EXTI_RPR1_RPIF2_Pos) /*!< 0x00000004 */ +#define EXTI_RPR1_RPIF2 EXTI_RPR1_RPIF2_Msk /*!< Rising Pending Interrupt Flag on line 2 */ +#define EXTI_RPR1_RPIF3_Pos (3U) +#define EXTI_RPR1_RPIF3_Msk (0x1UL << EXTI_RPR1_RPIF3_Pos) /*!< 0x00000008 */ +#define EXTI_RPR1_RPIF3 EXTI_RPR1_RPIF3_Msk /*!< Rising Pending Interrupt Flag on line 3 */ +#define EXTI_RPR1_RPIF4_Pos (4U) +#define EXTI_RPR1_RPIF4_Msk (0x1UL << EXTI_RPR1_RPIF4_Pos) /*!< 0x00000010 */ +#define EXTI_RPR1_RPIF4 EXTI_RPR1_RPIF4_Msk /*!< Rising Pending Interrupt Flag on line 4 */ +#define EXTI_RPR1_RPIF5_Pos (5U) +#define EXTI_RPR1_RPIF5_Msk (0x1UL << EXTI_RPR1_RPIF5_Pos) /*!< 0x00000020 */ +#define EXTI_RPR1_RPIF5 EXTI_RPR1_RPIF5_Msk /*!< Rising Pending Interrupt Flag on line 5 */ +#define EXTI_RPR1_RPIF6_Pos (6U) +#define EXTI_RPR1_RPIF6_Msk (0x1UL << EXTI_RPR1_RPIF6_Pos) /*!< 0x00000040 */ +#define EXTI_RPR1_RPIF6 EXTI_RPR1_RPIF6_Msk /*!< Rising Pending Interrupt Flag on line 6 */ +#define EXTI_RPR1_RPIF7_Pos (7U) +#define EXTI_RPR1_RPIF7_Msk (0x1UL << EXTI_RPR1_RPIF7_Pos) /*!< 0x00000080 */ +#define EXTI_RPR1_RPIF7 EXTI_RPR1_RPIF7_Msk /*!< Rising Pending Interrupt Flag on line 7 */ +#define EXTI_RPR1_RPIF8_Pos (8U) +#define EXTI_RPR1_RPIF8_Msk (0x1UL << EXTI_RPR1_RPIF8_Pos) /*!< 0x00000100 */ +#define EXTI_RPR1_RPIF8 EXTI_RPR1_RPIF8_Msk /*!< Rising Pending Interrupt Flag on line 8 */ +#define EXTI_RPR1_RPIF9_Pos (9U) +#define EXTI_RPR1_RPIF9_Msk (0x1UL << EXTI_RPR1_RPIF9_Pos) /*!< 0x00000200 */ +#define EXTI_RPR1_RPIF9 EXTI_RPR1_RPIF9_Msk /*!< Rising Pending Interrupt Flag on line 9 */ +#define EXTI_RPR1_RPIF10_Pos (10U) +#define EXTI_RPR1_RPIF10_Msk (0x1UL << EXTI_RPR1_RPIF10_Pos) /*!< 0x00000400 */ +#define EXTI_RPR1_RPIF10 EXTI_RPR1_RPIF10_Msk /*!< Rising Pending Interrupt Flag on line 10 */ +#define EXTI_RPR1_RPIF11_Pos (11U) +#define EXTI_RPR1_RPIF11_Msk (0x1UL << EXTI_RPR1_RPIF11_Pos) /*!< 0x00000800 */ +#define EXTI_RPR1_RPIF11 EXTI_RPR1_RPIF11_Msk /*!< Rising Pending Interrupt Flag on line 11 */ +#define EXTI_RPR1_RPIF12_Pos (12U) +#define EXTI_RPR1_RPIF12_Msk (0x1UL << EXTI_RPR1_RPIF12_Pos) /*!< 0x00001000 */ +#define EXTI_RPR1_RPIF12 EXTI_RPR1_RPIF12_Msk /*!< Rising Pending Interrupt Flag on line 12 */ +#define EXTI_RPR1_RPIF13_Pos (13U) +#define EXTI_RPR1_RPIF13_Msk (0x1UL << EXTI_RPR1_RPIF13_Pos) /*!< 0x00002000 */ +#define EXTI_RPR1_RPIF13 EXTI_RPR1_RPIF13_Msk /*!< Rising Pending Interrupt Flag on line 13 */ +#define EXTI_RPR1_RPIF14_Pos (14U) +#define EXTI_RPR1_RPIF14_Msk (0x1UL << EXTI_RPR1_RPIF14_Pos) /*!< 0x00004000 */ +#define EXTI_RPR1_RPIF14 EXTI_RPR1_RPIF14_Msk /*!< Rising Pending Interrupt Flag on line 14 */ +#define EXTI_RPR1_RPIF15_Pos (15U) +#define EXTI_RPR1_RPIF15_Msk (0x1UL << EXTI_RPR1_RPIF15_Pos) /*!< 0x00008000 */ +#define EXTI_RPR1_RPIF15 EXTI_RPR1_RPIF15_Msk /*!< Rising Pending Interrupt Flag on line 15 */ + +/******************* Bit definition for EXTI_FPR1 register ******************/ +#define EXTI_FPR1_FPIF0_Pos (0U) +#define EXTI_FPR1_FPIF0_Msk (0x1UL << EXTI_FPR1_FPIF0_Pos) /*!< 0x00000001 */ +#define EXTI_FPR1_FPIF0 EXTI_FPR1_FPIF0_Msk /*!< Falling Pending Interrupt Flag on line 0 */ +#define EXTI_FPR1_FPIF1_Pos (1U) +#define EXTI_FPR1_FPIF1_Msk (0x1UL << EXTI_FPR1_FPIF1_Pos) /*!< 0x00000002 */ +#define EXTI_FPR1_FPIF1 EXTI_FPR1_FPIF1_Msk /*!< Falling Pending Interrupt Flag on line 1 */ +#define EXTI_FPR1_FPIF2_Pos (2U) +#define EXTI_FPR1_FPIF2_Msk (0x1UL << EXTI_FPR1_FPIF2_Pos) /*!< 0x00000004 */ +#define EXTI_FPR1_FPIF2 EXTI_FPR1_FPIF2_Msk /*!< Falling Pending Interrupt Flag on line 2 */ +#define EXTI_FPR1_FPIF3_Pos (3U) +#define EXTI_FPR1_FPIF3_Msk (0x1UL << EXTI_FPR1_FPIF3_Pos) /*!< 0x00000008 */ +#define EXTI_FPR1_FPIF3 EXTI_FPR1_FPIF3_Msk /*!< Falling Pending Interrupt Flag on line 3 */ +#define EXTI_FPR1_FPIF4_Pos (4U) +#define EXTI_FPR1_FPIF4_Msk (0x1UL << EXTI_FPR1_FPIF4_Pos) /*!< 0x00000010 */ +#define EXTI_FPR1_FPIF4 EXTI_FPR1_FPIF4_Msk /*!< Falling Pending Interrupt Flag on line 4 */ +#define EXTI_FPR1_FPIF5_Pos (5U) +#define EXTI_FPR1_FPIF5_Msk (0x1UL << EXTI_FPR1_FPIF5_Pos) /*!< 0x00000020 */ +#define EXTI_FPR1_FPIF5 EXTI_FPR1_FPIF5_Msk /*!< Falling Pending Interrupt Flag on line 5 */ +#define EXTI_FPR1_FPIF6_Pos (6U) +#define EXTI_FPR1_FPIF6_Msk (0x1UL << EXTI_FPR1_FPIF6_Pos) /*!< 0x00000040 */ +#define EXTI_FPR1_FPIF6 EXTI_FPR1_FPIF6_Msk /*!< Falling Pending Interrupt Flag on line 6 */ +#define EXTI_FPR1_FPIF7_Pos (7U) +#define EXTI_FPR1_FPIF7_Msk (0x1UL << EXTI_FPR1_FPIF7_Pos) /*!< 0x00000080 */ +#define EXTI_FPR1_FPIF7 EXTI_FPR1_FPIF7_Msk /*!< Falling Pending Interrupt Flag on line 7 */ +#define EXTI_FPR1_FPIF8_Pos (8U) +#define EXTI_FPR1_FPIF8_Msk (0x1UL << EXTI_FPR1_FPIF8_Pos) /*!< 0x00000100 */ +#define EXTI_FPR1_FPIF8 EXTI_FPR1_FPIF8_Msk /*!< Falling Pending Interrupt Flag on line 8 */ +#define EXTI_FPR1_FPIF9_Pos (9U) +#define EXTI_FPR1_FPIF9_Msk (0x1UL << EXTI_FPR1_FPIF9_Pos) /*!< 0x00000200 */ +#define EXTI_FPR1_FPIF9 EXTI_FPR1_FPIF9_Msk /*!< Falling Pending Interrupt Flag on line 9 */ +#define EXTI_FPR1_FPIF10_Pos (10U) +#define EXTI_FPR1_FPIF10_Msk (0x1UL << EXTI_FPR1_FPIF10_Pos) /*!< 0x00000400 */ +#define EXTI_FPR1_FPIF10 EXTI_FPR1_FPIF10_Msk /*!< Falling Pending Interrupt Flag on line 10 */ +#define EXTI_FPR1_FPIF11_Pos (11U) +#define EXTI_FPR1_FPIF11_Msk (0x1UL << EXTI_FPR1_FPIF11_Pos) /*!< 0x00000800 */ +#define EXTI_FPR1_FPIF11 EXTI_FPR1_FPIF11_Msk /*!< Falling Pending Interrupt Flag on line 11 */ +#define EXTI_FPR1_FPIF12_Pos (12U) +#define EXTI_FPR1_FPIF12_Msk (0x1UL << EXTI_FPR1_FPIF12_Pos) /*!< 0x00001000 */ +#define EXTI_FPR1_FPIF12 EXTI_FPR1_FPIF12_Msk /*!< Falling Pending Interrupt Flag on line 12 */ +#define EXTI_FPR1_FPIF13_Pos (13U) +#define EXTI_FPR1_FPIF13_Msk (0x1UL << EXTI_FPR1_FPIF13_Pos) /*!< 0x00002000 */ +#define EXTI_FPR1_FPIF13 EXTI_FPR1_FPIF13_Msk /*!< Falling Pending Interrupt Flag on line 13 */ +#define EXTI_FPR1_FPIF14_Pos (14U) +#define EXTI_FPR1_FPIF14_Msk (0x1UL << EXTI_FPR1_FPIF14_Pos) /*!< 0x00004000 */ +#define EXTI_FPR1_FPIF14 EXTI_FPR1_FPIF14_Msk /*!< Falling Pending Interrupt Flag on line 14 */ +#define EXTI_FPR1_FPIF15_Pos (15U) +#define EXTI_FPR1_FPIF15_Msk (0x1UL << EXTI_FPR1_FPIF15_Pos) /*!< 0x00008000 */ +#define EXTI_FPR1_FPIF15 EXTI_FPR1_FPIF15_Msk /*!< Falling Pending Interrupt Flag on line 15 */ + +/***************** Bit definition for EXTI_EXTICR1 register **************/ +#define EXTI_EXTICR1_EXTI0_Pos (0U) +#define EXTI_EXTICR1_EXTI0_Msk (0x7UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR1_EXTI0 EXTI_EXTICR1_EXTI0_Msk /*!< EXTI 0 configuration */ +#define EXTI_EXTICR1_EXTI0_0 (0x1UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR1_EXTI0_1 (0x2UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR1_EXTI0_2 (0x4UL << EXTI_EXTICR1_EXTI0_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR1_EXTI1_Pos (8U) +#define EXTI_EXTICR1_EXTI1_Msk (0x7UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR1_EXTI1 EXTI_EXTICR1_EXTI1_Msk /*!< EXTI 1 configuration */ +#define EXTI_EXTICR1_EXTI1_0 (0x1UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR1_EXTI1_1 (0x2UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR1_EXTI1_2 (0x4UL << EXTI_EXTICR1_EXTI1_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR1_EXTI2_Pos (16U) +#define EXTI_EXTICR1_EXTI2_Msk (0x7UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR1_EXTI2 EXTI_EXTICR1_EXTI2_Msk /*!< EXTI 2 configuration */ +#define EXTI_EXTICR1_EXTI2_0 (0x1UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR1_EXTI2_1 (0x2UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR1_EXTI2_2 (0x4UL << EXTI_EXTICR1_EXTI2_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR1_EXTI3_Pos (24U) +#define EXTI_EXTICR1_EXTI3_Msk (0x7UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR1_EXTI3 EXTI_EXTICR1_EXTI3_Msk /*!< EXTI 3 configuration */ +#define EXTI_EXTICR1_EXTI3_0 (0x1UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR1_EXTI3_1 (0x2UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR1_EXTI3_2 (0x4UL << EXTI_EXTICR1_EXTI3_Pos) /*!< 0x04000000 */ + +/***************** Bit definition for EXTI_EXTICR2 register **************/ +#define EXTI_EXTICR2_EXTI4_Pos (0U) +#define EXTI_EXTICR2_EXTI4_Msk (0x7UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR2_EXTI4 EXTI_EXTICR2_EXTI4_Msk /*!< EXTI 4 configuration */ +#define EXTI_EXTICR2_EXTI4_0 (0x1UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR2_EXTI4_1 (0x2UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR2_EXTI4_2 (0x4UL << EXTI_EXTICR2_EXTI4_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR2_EXTI5_Pos (8U) +#define EXTI_EXTICR2_EXTI5_Msk (0x7UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR2_EXTI5 EXTI_EXTICR2_EXTI5_Msk /*!< EXTI 5 configuration */ +#define EXTI_EXTICR2_EXTI5_0 (0x1UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR2_EXTI5_1 (0x2UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR2_EXTI5_2 (0x4UL << EXTI_EXTICR2_EXTI5_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR2_EXTI6_Pos (16U) +#define EXTI_EXTICR2_EXTI6_Msk (0x7UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR2_EXTI6 EXTI_EXTICR2_EXTI6_Msk /*!< EXTI 6 configuration */ +#define EXTI_EXTICR2_EXTI6_0 (0x1UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR2_EXTI6_1 (0x2UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR2_EXTI6_2 (0x4UL << EXTI_EXTICR2_EXTI6_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR2_EXTI7_Pos (24U) +#define EXTI_EXTICR2_EXTI7_Msk (0x7UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR2_EXTI7 EXTI_EXTICR2_EXTI7_Msk /*!< EXTI 7 configuration */ +#define EXTI_EXTICR2_EXTI7_0 (0x1UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR2_EXTI7_1 (0x2UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR2_EXTI7_2 (0x4UL << EXTI_EXTICR2_EXTI7_Pos) /*!< 0x04000000 */ + +/***************** Bit definition for EXTI_EXTICR3 register **************/ +#define EXTI_EXTICR3_EXTI8_Pos (0U) +#define EXTI_EXTICR3_EXTI8_Msk (0x7UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR3_EXTI8 EXTI_EXTICR3_EXTI8_Msk /*!< EXTI 8 configuration */ +#define EXTI_EXTICR3_EXTI8_0 (0x1UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR3_EXTI8_1 (0x2UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR3_EXTI8_2 (0x4UL << EXTI_EXTICR3_EXTI8_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR3_EXTI9_Pos (8U) +#define EXTI_EXTICR3_EXTI9_Msk (0x7UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR3_EXTI9 EXTI_EXTICR3_EXTI9_Msk /*!< EXTI 9 configuration */ +#define EXTI_EXTICR3_EXTI9_0 (0x1UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR3_EXTI9_1 (0x2UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR3_EXTI9_2 (0x4UL << EXTI_EXTICR3_EXTI9_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR3_EXTI10_Pos (16U) +#define EXTI_EXTICR3_EXTI10_Msk (0x7UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR3_EXTI10 EXTI_EXTICR3_EXTI10_Msk /*!< EXTI 10 configuration */ +#define EXTI_EXTICR3_EXTI10_0 (0x1UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR3_EXTI10_1 (0x2UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR3_EXTI10_2 (0x4UL << EXTI_EXTICR3_EXTI10_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR3_EXTI11_Pos (24U) +#define EXTI_EXTICR3_EXTI11_Msk (0x7UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR3_EXTI11 EXTI_EXTICR3_EXTI11_Msk /*!< EXTI 11 configuration */ +#define EXTI_EXTICR3_EXTI11_0 (0x1UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR3_EXTI11_1 (0x2UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR3_EXTI11_2 (0x4UL << EXTI_EXTICR3_EXTI11_Pos) /*!< 0x04000000 */ + +/***************** Bit definition for EXTI_EXTICR4 register **************/ +#define EXTI_EXTICR4_EXTI12_Pos (0U) +#define EXTI_EXTICR4_EXTI12_Msk (0x7UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000007 */ +#define EXTI_EXTICR4_EXTI12 EXTI_EXTICR4_EXTI12_Msk /*!< EXTI 12 configuration */ +#define EXTI_EXTICR4_EXTI12_0 (0x1UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000001 */ +#define EXTI_EXTICR4_EXTI12_1 (0x2UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000002 */ +#define EXTI_EXTICR4_EXTI12_2 (0x4UL << EXTI_EXTICR4_EXTI12_Pos) /*!< 0x00000004 */ +#define EXTI_EXTICR4_EXTI13_Pos (8U) +#define EXTI_EXTICR4_EXTI13_Msk (0x7UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000700 */ +#define EXTI_EXTICR4_EXTI13 EXTI_EXTICR4_EXTI13_Msk /*!< EXTI 13 configuration */ +#define EXTI_EXTICR4_EXTI13_0 (0x1UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000100 */ +#define EXTI_EXTICR4_EXTI13_1 (0x2UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000200 */ +#define EXTI_EXTICR4_EXTI13_2 (0x4UL << EXTI_EXTICR4_EXTI13_Pos) /*!< 0x00000400 */ +#define EXTI_EXTICR4_EXTI14_Pos (16U) +#define EXTI_EXTICR4_EXTI14_Msk (0x7UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00070000 */ +#define EXTI_EXTICR4_EXTI14 EXTI_EXTICR4_EXTI14_Msk /*!< EXTI 14 configuration */ +#define EXTI_EXTICR4_EXTI14_0 (0x1UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00010000 */ +#define EXTI_EXTICR4_EXTI14_1 (0x2UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00020000 */ +#define EXTI_EXTICR4_EXTI14_2 (0x4UL << EXTI_EXTICR4_EXTI14_Pos) /*!< 0x00040000 */ +#define EXTI_EXTICR4_EXTI15_Pos (24U) +#define EXTI_EXTICR4_EXTI15_Msk (0x7UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x07000000 */ +#define EXTI_EXTICR4_EXTI15 EXTI_EXTICR4_EXTI15_Msk /*!< EXTI 15 configuration */ +#define EXTI_EXTICR4_EXTI15_0 (0x1UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x01000000 */ +#define EXTI_EXTICR4_EXTI15_1 (0x2UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x02000000 */ +#define EXTI_EXTICR4_EXTI15_2 (0x4UL << EXTI_EXTICR4_EXTI15_Pos) /*!< 0x04000000 */ + +/******************* Bit definition for EXTI_IMR1 register ******************/ +#define EXTI_IMR1_IM0_Pos (0U) +#define EXTI_IMR1_IM0_Msk (0x1UL << EXTI_IMR1_IM0_Pos) /*!< 0x00000001 */ +#define EXTI_IMR1_IM0 EXTI_IMR1_IM0_Msk /*!< Interrupt Mask on line 0 */ +#define EXTI_IMR1_IM1_Pos (1U) +#define EXTI_IMR1_IM1_Msk (0x1UL << EXTI_IMR1_IM1_Pos) /*!< 0x00000002 */ +#define EXTI_IMR1_IM1 EXTI_IMR1_IM1_Msk /*!< Interrupt Mask on line 1 */ +#define EXTI_IMR1_IM2_Pos (2U) +#define EXTI_IMR1_IM2_Msk (0x1UL << EXTI_IMR1_IM2_Pos) /*!< 0x00000004 */ +#define EXTI_IMR1_IM2 EXTI_IMR1_IM2_Msk /*!< Interrupt Mask on line 2 */ +#define EXTI_IMR1_IM3_Pos (3U) +#define EXTI_IMR1_IM3_Msk (0x1UL << EXTI_IMR1_IM3_Pos) /*!< 0x00000008 */ +#define EXTI_IMR1_IM3 EXTI_IMR1_IM3_Msk /*!< Interrupt Mask on line 3 */ +#define EXTI_IMR1_IM4_Pos (4U) +#define EXTI_IMR1_IM4_Msk (0x1UL << EXTI_IMR1_IM4_Pos) /*!< 0x00000010 */ +#define EXTI_IMR1_IM4 EXTI_IMR1_IM4_Msk /*!< Interrupt Mask on line 4 */ +#define EXTI_IMR1_IM5_Pos (5U) +#define EXTI_IMR1_IM5_Msk (0x1UL << EXTI_IMR1_IM5_Pos) /*!< 0x00000020 */ +#define EXTI_IMR1_IM5 EXTI_IMR1_IM5_Msk /*!< Interrupt Mask on line 5 */ +#define EXTI_IMR1_IM6_Pos (6U) +#define EXTI_IMR1_IM6_Msk (0x1UL << EXTI_IMR1_IM6_Pos) /*!< 0x00000040 */ +#define EXTI_IMR1_IM6 EXTI_IMR1_IM6_Msk /*!< Interrupt Mask on line 6 */ +#define EXTI_IMR1_IM7_Pos (7U) +#define EXTI_IMR1_IM7_Msk (0x1UL << EXTI_IMR1_IM7_Pos) /*!< 0x00000080 */ +#define EXTI_IMR1_IM7 EXTI_IMR1_IM7_Msk /*!< Interrupt Mask on line 7 */ +#define EXTI_IMR1_IM8_Pos (8U) +#define EXTI_IMR1_IM8_Msk (0x1UL << EXTI_IMR1_IM8_Pos) /*!< 0x00000100 */ +#define EXTI_IMR1_IM8 EXTI_IMR1_IM8_Msk /*!< Interrupt Mask on line 8 */ +#define EXTI_IMR1_IM9_Pos (9U) +#define EXTI_IMR1_IM9_Msk (0x1UL << EXTI_IMR1_IM9_Pos) /*!< 0x00000200 */ +#define EXTI_IMR1_IM9 EXTI_IMR1_IM9_Msk /*!< Interrupt Mask on line 9 */ +#define EXTI_IMR1_IM10_Pos (10U) +#define EXTI_IMR1_IM10_Msk (0x1UL << EXTI_IMR1_IM10_Pos) /*!< 0x00000400 */ +#define EXTI_IMR1_IM10 EXTI_IMR1_IM10_Msk /*!< Interrupt Mask on line 10 */ +#define EXTI_IMR1_IM11_Pos (11U) +#define EXTI_IMR1_IM11_Msk (0x1UL << EXTI_IMR1_IM11_Pos) /*!< 0x00000800 */ +#define EXTI_IMR1_IM11 EXTI_IMR1_IM11_Msk /*!< Interrupt Mask on line 11 */ +#define EXTI_IMR1_IM12_Pos (12U) +#define EXTI_IMR1_IM12_Msk (0x1UL << EXTI_IMR1_IM12_Pos) /*!< 0x00001000 */ +#define EXTI_IMR1_IM12 EXTI_IMR1_IM12_Msk /*!< Interrupt Mask on line 12 */ +#define EXTI_IMR1_IM13_Pos (13U) +#define EXTI_IMR1_IM13_Msk (0x1UL << EXTI_IMR1_IM13_Pos) /*!< 0x00002000 */ +#define EXTI_IMR1_IM13 EXTI_IMR1_IM13_Msk /*!< Interrupt Mask on line 13 */ +#define EXTI_IMR1_IM14_Pos (14U) +#define EXTI_IMR1_IM14_Msk (0x1UL << EXTI_IMR1_IM14_Pos) /*!< 0x00004000 */ +#define EXTI_IMR1_IM14 EXTI_IMR1_IM14_Msk /*!< Interrupt Mask on line 14 */ +#define EXTI_IMR1_IM15_Pos (15U) +#define EXTI_IMR1_IM15_Msk (0x1UL << EXTI_IMR1_IM15_Pos) /*!< 0x00008000 */ +#define EXTI_IMR1_IM15 EXTI_IMR1_IM15_Msk /*!< Interrupt Mask on line 15 */ +#define EXTI_IMR1_IM19_Pos (19U) +#define EXTI_IMR1_IM19_Msk (0x1UL << EXTI_IMR1_IM19_Pos) /*!< 0x00080000 */ +#define EXTI_IMR1_IM19 EXTI_IMR1_IM19_Msk /*!< Interrupt Mask on line 19 */ +#define EXTI_IMR1_IM21_Pos (21U) +#define EXTI_IMR1_IM21_Msk (0x1UL << EXTI_IMR1_IM21_Pos) /*!< 0x00200000 */ +#define EXTI_IMR1_IM21 EXTI_IMR1_IM21_Msk /*!< Interrupt Mask on line 21 */ +#define EXTI_IMR1_IM23_Pos (23U) +#define EXTI_IMR1_IM23_Msk (0x1UL << EXTI_IMR1_IM23_Pos) /*!< 0x00800000 */ +#define EXTI_IMR1_IM23 EXTI_IMR1_IM23_Msk /*!< Interrupt Mask on line 23 */ +#define EXTI_IMR1_IM25_Pos (25U) +#define EXTI_IMR1_IM25_Msk (0x1UL << EXTI_IMR1_IM25_Pos) /*!< 0x02000000 */ +#define EXTI_IMR1_IM25 EXTI_IMR1_IM25_Msk /*!< Interrupt Mask on line 25 */ +#define EXTI_IMR1_IM26_Pos (26U) +#define EXTI_IMR1_IM26_Msk (0x1UL << EXTI_IMR1_IM26_Pos) /*!< 0x04000000 */ +#define EXTI_IMR1_IM26 EXTI_IMR1_IM26_Msk /*!< Interrupt Mask on line 26 */ +#define EXTI_IMR1_IM31_Pos (31U) +#define EXTI_IMR1_IM31_Msk (0x1UL << EXTI_IMR1_IM31_Pos) /*!< 0x80000000 */ +#define EXTI_IMR1_IM31 EXTI_IMR1_IM31_Msk /*!< Interrupt Mask on line 31 */ +#define EXTI_IMR1_IM_Pos (0U) +#define EXTI_IMR1_IM_Msk (0x86A8FFFFUL << EXTI_IMR1_IM_Pos) /*!< 0x86A8FFFF */ +#define EXTI_IMR1_IM EXTI_IMR1_IM_Msk /*!< Interrupt Mask All */ + + +/******************* Bit definition for EXTI_EMR1 register ******************/ +#define EXTI_EMR1_EM0_Pos (0U) +#define EXTI_EMR1_EM0_Msk (0x1UL << EXTI_EMR1_EM0_Pos) /*!< 0x00000001 */ +#define EXTI_EMR1_EM0 EXTI_EMR1_EM0_Msk /*!< Event Mask on line 0 */ +#define EXTI_EMR1_EM1_Pos (1U) +#define EXTI_EMR1_EM1_Msk (0x1UL << EXTI_EMR1_EM1_Pos) /*!< 0x00000002 */ +#define EXTI_EMR1_EM1 EXTI_EMR1_EM1_Msk /*!< Event Mask on line 1 */ +#define EXTI_EMR1_EM2_Pos (2U) +#define EXTI_EMR1_EM2_Msk (0x1UL << EXTI_EMR1_EM2_Pos) /*!< 0x00000004 */ +#define EXTI_EMR1_EM2 EXTI_EMR1_EM2_Msk /*!< Event Mask on line 2 */ +#define EXTI_EMR1_EM3_Pos (3U) +#define EXTI_EMR1_EM3_Msk (0x1UL << EXTI_EMR1_EM3_Pos) /*!< 0x00000008 */ +#define EXTI_EMR1_EM3 EXTI_EMR1_EM3_Msk /*!< Event Mask on line 3 */ +#define EXTI_EMR1_EM4_Pos (4U) +#define EXTI_EMR1_EM4_Msk (0x1UL << EXTI_EMR1_EM4_Pos) /*!< 0x00000010 */ +#define EXTI_EMR1_EM4 EXTI_EMR1_EM4_Msk /*!< Event Mask on line 4 */ +#define EXTI_EMR1_EM5_Pos (5U) +#define EXTI_EMR1_EM5_Msk (0x1UL << EXTI_EMR1_EM5_Pos) /*!< 0x00000020 */ +#define EXTI_EMR1_EM5 EXTI_EMR1_EM5_Msk /*!< Event Mask on line 5 */ +#define EXTI_EMR1_EM6_Pos (6U) +#define EXTI_EMR1_EM6_Msk (0x1UL << EXTI_EMR1_EM6_Pos) /*!< 0x00000040 */ +#define EXTI_EMR1_EM6 EXTI_EMR1_EM6_Msk /*!< Event Mask on line 6 */ +#define EXTI_EMR1_EM7_Pos (7U) +#define EXTI_EMR1_EM7_Msk (0x1UL << EXTI_EMR1_EM7_Pos) /*!< 0x00000080 */ +#define EXTI_EMR1_EM7 EXTI_EMR1_EM7_Msk /*!< Event Mask on line 7 */ +#define EXTI_EMR1_EM8_Pos (8U) +#define EXTI_EMR1_EM8_Msk (0x1UL << EXTI_EMR1_EM8_Pos) /*!< 0x00000100 */ +#define EXTI_EMR1_EM8 EXTI_EMR1_EM8_Msk /*!< Event Mask on line 8 */ +#define EXTI_EMR1_EM9_Pos (9U) +#define EXTI_EMR1_EM9_Msk (0x1UL << EXTI_EMR1_EM9_Pos) /*!< 0x00000200 */ +#define EXTI_EMR1_EM9 EXTI_EMR1_EM9_Msk /*!< Event Mask on line 9 */ +#define EXTI_EMR1_EM10_Pos (10U) +#define EXTI_EMR1_EM10_Msk (0x1UL << EXTI_EMR1_EM10_Pos) /*!< 0x00000400 */ +#define EXTI_EMR1_EM10 EXTI_EMR1_EM10_Msk /*!< Event Mask on line 10 */ +#define EXTI_EMR1_EM11_Pos (11U) +#define EXTI_EMR1_EM11_Msk (0x1UL << EXTI_EMR1_EM11_Pos) /*!< 0x00000800 */ +#define EXTI_EMR1_EM11 EXTI_EMR1_EM11_Msk /*!< Event Mask on line 11 */ +#define EXTI_EMR1_EM12_Pos (12U) +#define EXTI_EMR1_EM12_Msk (0x1UL << EXTI_EMR1_EM12_Pos) /*!< 0x00001000 */ +#define EXTI_EMR1_EM12 EXTI_EMR1_EM12_Msk /*!< Event Mask on line 12 */ +#define EXTI_EMR1_EM13_Pos (13U) +#define EXTI_EMR1_EM13_Msk (0x1UL << EXTI_EMR1_EM13_Pos) /*!< 0x00002000 */ +#define EXTI_EMR1_EM13 EXTI_EMR1_EM13_Msk /*!< Event Mask on line 13 */ +#define EXTI_EMR1_EM14_Pos (14U) +#define EXTI_EMR1_EM14_Msk (0x1UL << EXTI_EMR1_EM14_Pos) /*!< 0x00004000 */ +#define EXTI_EMR1_EM14 EXTI_EMR1_EM14_Msk /*!< Event Mask on line 14 */ +#define EXTI_EMR1_EM15_Pos (15U) +#define EXTI_EMR1_EM15_Msk (0x1UL << EXTI_EMR1_EM15_Pos) /*!< 0x00008000 */ +#define EXTI_EMR1_EM15 EXTI_EMR1_EM15_Msk /*!< Event Mask on line 15 */ +#define EXTI_EMR1_EM19_Pos (19U) +#define EXTI_EMR1_EM19_Msk (0x1UL << EXTI_EMR1_EM19_Pos) /*!< 0x00080000 */ +#define EXTI_EMR1_EM19 EXTI_EMR1_EM19_Msk /*!< Event Mask on line 19 */ +#define EXTI_EMR1_EM21_Pos (21U) +#define EXTI_EMR1_EM21_Msk (0x1UL << EXTI_EMR1_EM21_Pos) /*!< 0x00200000 */ +#define EXTI_EMR1_EM21 EXTI_EMR1_EM21_Msk /*!< Event Mask on line 21 */ +#define EXTI_EMR1_EM23_Pos (23U) +#define EXTI_EMR1_EM23_Msk (0x1UL << EXTI_EMR1_EM23_Pos) /*!< 0x00800000 */ +#define EXTI_EMR1_EM23 EXTI_EMR1_EM23_Msk /*!< Event Mask on line 23 */ +#define EXTI_EMR1_EM25_Pos (25U) +#define EXTI_EMR1_EM25_Msk (0x1UL << EXTI_EMR1_EM25_Pos) /*!< 0x02000000 */ +#define EXTI_EMR1_EM25 EXTI_EMR1_EM25_Msk /*!< Event Mask on line 25 */ +#define EXTI_EMR1_EM26_Pos (26U) +#define EXTI_EMR1_EM26_Msk (0x1UL << EXTI_EMR1_EM26_Pos) /*!< 0x04000000 */ +#define EXTI_EMR1_EM26 EXTI_EMR1_EM26_Msk /*!< Event Mask on line 26 */ +#define EXTI_EMR1_EM31_Pos (31U) +#define EXTI_EMR1_EM31_Msk (0x1UL << EXTI_EMR1_EM31_Pos) /*!< 0x80000000 */ +#define EXTI_EMR1_EM31 EXTI_EMR1_EM31_Msk /*!< Event Mask on line 31 */ + + +/******************************************************************************/ +/* */ +/* FLASH */ +/* */ +/******************************************************************************/ +/* Note: No specific macro feature on this device */ + +/******************* Bits definition for FLASH_ACR register *****************/ +#define FLASH_ACR_LATENCY_Pos (0U) +#define FLASH_ACR_LATENCY_Msk (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */ +#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk +#define FLASH_ACR_LATENCY_0 (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */ +#define FLASH_ACR_LATENCY_1 (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */ +#define FLASH_ACR_LATENCY_2 (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */ +#define FLASH_ACR_PRFTEN_Pos (8U) +#define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */ +#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk +#define FLASH_ACR_ICEN_Pos (9U) +#define FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos) /*!< 0x00000200 */ +#define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk +#define FLASH_ACR_ICRST_Pos (11U) +#define FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos) /*!< 0x00000800 */ +#define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk +#define FLASH_ACR_PROGEMPTY_Pos (16U) +#define FLASH_ACR_PROGEMPTY_Msk (0x1UL << FLASH_ACR_PROGEMPTY_Pos) /*!< 0x00010000 */ +#define FLASH_ACR_PROGEMPTY FLASH_ACR_PROGEMPTY_Msk + +/******************* Bits definition for FLASH_SR register ******************/ +#define FLASH_SR_EOP_Pos (0U) +#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000001 */ +#define FLASH_SR_EOP FLASH_SR_EOP_Msk +#define FLASH_SR_OPERR_Pos (1U) +#define FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos) /*!< 0x00000002 */ +#define FLASH_SR_OPERR FLASH_SR_OPERR_Msk +#define FLASH_SR_PROGERR_Pos (3U) +#define FLASH_SR_PROGERR_Msk (0x1UL << FLASH_SR_PROGERR_Pos) /*!< 0x00000008 */ +#define FLASH_SR_PROGERR FLASH_SR_PROGERR_Msk +#define FLASH_SR_WRPERR_Pos (4U) +#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000010 */ +#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk +#define FLASH_SR_PGAERR_Pos (5U) +#define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000020 */ +#define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk +#define FLASH_SR_SIZERR_Pos (6U) +#define FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos) /*!< 0x00000040 */ +#define FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk +#define FLASH_SR_PGSERR_Pos (7U) +#define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) /*!< 0x00000080 */ +#define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk +#define FLASH_SR_MISERR_Pos (8U) +#define FLASH_SR_MISERR_Msk (0x1UL << FLASH_SR_MISERR_Pos) /*!< 0x00000100 */ +#define FLASH_SR_MISERR FLASH_SR_MISERR_Msk +#define FLASH_SR_FASTERR_Pos (9U) +#define FLASH_SR_FASTERR_Msk (0x1UL << FLASH_SR_FASTERR_Pos) /*!< 0x00000200 */ +#define FLASH_SR_FASTERR FLASH_SR_FASTERR_Msk +#define FLASH_SR_OPTVERR_Pos (15U) +#define FLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos) /*!< 0x00008000 */ +#define FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk +#define FLASH_SR_BSY1_Pos (16U) +#define FLASH_SR_BSY1_Msk (0x1UL << FLASH_SR_BSY1_Pos) /*!< 0x00010000 */ +#define FLASH_SR_BSY1 FLASH_SR_BSY1_Msk +#define FLASH_SR_CFGBSY_Pos (18U) +#define FLASH_SR_CFGBSY_Msk (0x1UL << FLASH_SR_CFGBSY_Pos) /*!< 0x00040000 */ +#define FLASH_SR_CFGBSY FLASH_SR_CFGBSY_Msk + +/******************* Bits definition for FLASH_CR register ******************/ +#define FLASH_CR_PG_Pos (0U) +#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) /*!< 0x00000001 */ +#define FLASH_CR_PG FLASH_CR_PG_Msk +#define FLASH_CR_PER_Pos (1U) +#define FLASH_CR_PER_Msk (0x1UL << FLASH_CR_PER_Pos) /*!< 0x00000002 */ +#define FLASH_CR_PER FLASH_CR_PER_Msk +#define FLASH_CR_MER1_Pos (2U) +#define FLASH_CR_MER1_Msk (0x1UL << FLASH_CR_MER1_Pos) /*!< 0x00000004 */ +#define FLASH_CR_MER1 FLASH_CR_MER1_Msk +#define FLASH_CR_PNB_Pos (3U) +#define FLASH_CR_PNB_Msk (0x3FFUL << FLASH_CR_PNB_Pos) /*!< 0x00001FF8 */ +#define FLASH_CR_PNB FLASH_CR_PNB_Msk +#define FLASH_CR_STRT_Pos (16U) +#define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos) /*!< 0x00010000 */ +#define FLASH_CR_STRT FLASH_CR_STRT_Msk +#define FLASH_CR_OPTSTRT_Pos (17U) +#define FLASH_CR_OPTSTRT_Msk (0x1UL << FLASH_CR_OPTSTRT_Pos) /*!< 0x00020000 */ +#define FLASH_CR_OPTSTRT FLASH_CR_OPTSTRT_Msk +#define FLASH_CR_FSTPG_Pos (18U) +#define FLASH_CR_FSTPG_Msk (0x1UL << FLASH_CR_FSTPG_Pos) /*!< 0x00040000 */ +#define FLASH_CR_FSTPG FLASH_CR_FSTPG_Msk +#define FLASH_CR_EOPIE_Pos (24U) +#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) /*!< 0x01000000 */ +#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk +#define FLASH_CR_ERRIE_Pos (25U) +#define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos) /*!< 0x02000000 */ +#define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk +#define FLASH_CR_OBL_LAUNCH_Pos (27U) +#define FLASH_CR_OBL_LAUNCH_Msk (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */ +#define FLASH_CR_OBL_LAUNCH FLASH_CR_OBL_LAUNCH_Msk +#define FLASH_CR_OPTLOCK_Pos (30U) +#define FLASH_CR_OPTLOCK_Msk (0x1UL << FLASH_CR_OPTLOCK_Pos) /*!< 0x40000000 */ +#define FLASH_CR_OPTLOCK FLASH_CR_OPTLOCK_Msk +#define FLASH_CR_LOCK_Pos (31U) +#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) /*!< 0x80000000 */ +#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk + +/******************* Bits definition for FLASH_ECCR register ****************/ +#define FLASH_ECCR_ADDR_ECC_Pos (0U) +#define FLASH_ECCR_ADDR_ECC_Msk (0x3FFFUL << FLASH_ECCR_ADDR_ECC_Pos) /*!< 0x00003FFF */ +#define FLASH_ECCR_ADDR_ECC FLASH_ECCR_ADDR_ECC_Msk +#define FLASH_ECCR_SYSF_ECC_Pos (20U) +#define FLASH_ECCR_SYSF_ECC_Msk (0x1UL << FLASH_ECCR_SYSF_ECC_Pos) /*!< 0x00100000 */ +#define FLASH_ECCR_SYSF_ECC FLASH_ECCR_SYSF_ECC_Msk +#define FLASH_ECCR_ECCCIE_Pos (24U) +#define FLASH_ECCR_ECCCIE_Msk (0x1UL << FLASH_ECCR_ECCCIE_Pos) /*!< 0x01000000 */ +#define FLASH_ECCR_ECCCIE FLASH_ECCR_ECCCIE_Msk +#define FLASH_ECCR_ECCC_Pos (30U) +#define FLASH_ECCR_ECCC_Msk (0x1UL << FLASH_ECCR_ECCC_Pos) /*!< 0x40000000 */ +#define FLASH_ECCR_ECCC FLASH_ECCR_ECCC_Msk +#define FLASH_ECCR_ECCD_Pos (31U) +#define FLASH_ECCR_ECCD_Msk (0x1UL << FLASH_ECCR_ECCD_Pos) /*!< 0x80000000 */ +#define FLASH_ECCR_ECCD FLASH_ECCR_ECCD_Msk + +/******************* Bits definition for FLASH_OPTR register ****************/ +#define FLASH_OPTR_RDP_Pos (0U) +#define FLASH_OPTR_RDP_Msk (0xFFUL << FLASH_OPTR_RDP_Pos) /*!< 0x000000FF */ +#define FLASH_OPTR_RDP FLASH_OPTR_RDP_Msk +#define FLASH_OPTR_nRST_STOP_Pos (13U) +#define FLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos) /*!< 0x00002000 */ +#define FLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk +#define FLASH_OPTR_nRST_STDBY_Pos (14U) +#define FLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos) /*!< 0x00004000 */ +#define FLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk +#define FLASH_OPTR_IWDG_SW_Pos (16U) +#define FLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos) /*!< 0x00010000 */ +#define FLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk +#define FLASH_OPTR_IWDG_STOP_Pos (17U) +#define FLASH_OPTR_IWDG_STOP_Msk (0x1UL << FLASH_OPTR_IWDG_STOP_Pos) /*!< 0x00020000 */ +#define FLASH_OPTR_IWDG_STOP FLASH_OPTR_IWDG_STOP_Msk +#define FLASH_OPTR_IWDG_STDBY_Pos (18U) +#define FLASH_OPTR_IWDG_STDBY_Msk (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos) /*!< 0x00040000 */ +#define FLASH_OPTR_IWDG_STDBY FLASH_OPTR_IWDG_STDBY_Msk +#define FLASH_OPTR_WWDG_SW_Pos (19U) +#define FLASH_OPTR_WWDG_SW_Msk (0x1UL << FLASH_OPTR_WWDG_SW_Pos) /*!< 0x00080000 */ +#define FLASH_OPTR_WWDG_SW FLASH_OPTR_WWDG_SW_Msk +#define FLASH_OPTR_RAM_PARITY_CHECK_Pos (22U) +#define FLASH_OPTR_RAM_PARITY_CHECK_Msk (0x1UL << FLASH_OPTR_RAM_PARITY_CHECK_Pos) /*!< 0x00400000 */ +#define FLASH_OPTR_RAM_PARITY_CHECK FLASH_OPTR_RAM_PARITY_CHECK_Msk +#define FLASH_OPTR_nBOOT_SEL_Pos (24U) +#define FLASH_OPTR_nBOOT_SEL_Msk (0x1UL << FLASH_OPTR_nBOOT_SEL_Pos) /*!< 0x01000000 */ +#define FLASH_OPTR_nBOOT_SEL FLASH_OPTR_nBOOT_SEL_Msk +#define FLASH_OPTR_nBOOT1_Pos (25U) +#define FLASH_OPTR_nBOOT1_Msk (0x1UL << FLASH_OPTR_nBOOT1_Pos) /*!< 0x02000000 */ +#define FLASH_OPTR_nBOOT1 FLASH_OPTR_nBOOT1_Msk +#define FLASH_OPTR_nBOOT0_Pos (26U) +#define FLASH_OPTR_nBOOT0_Msk (0x1UL << FLASH_OPTR_nBOOT0_Pos) /*!< 0x04000000 */ +#define FLASH_OPTR_nBOOT0 FLASH_OPTR_nBOOT0_Msk + +/****************** Bits definition for FLASH_WRP1AR register ***************/ +#define FLASH_WRP1AR_WRP1A_STRT_Pos (0U) +#define FLASH_WRP1AR_WRP1A_STRT_Msk (0x3FUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x0000003F */ +#define FLASH_WRP1AR_WRP1A_STRT FLASH_WRP1AR_WRP1A_STRT_Msk +#define FLASH_WRP1AR_WRP1A_END_Pos (16U) +#define FLASH_WRP1AR_WRP1A_END_Msk (0x3FUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x003F0000 */ +#define FLASH_WRP1AR_WRP1A_END FLASH_WRP1AR_WRP1A_END_Msk + +/****************** Bits definition for FLASH_WRP1BR register ***************/ +#define FLASH_WRP1BR_WRP1B_STRT_Pos (0U) +#define FLASH_WRP1BR_WRP1B_STRT_Msk (0x3FUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x0000003F */ +#define FLASH_WRP1BR_WRP1B_STRT FLASH_WRP1BR_WRP1B_STRT_Msk +#define FLASH_WRP1BR_WRP1B_END_Pos (16U) +#define FLASH_WRP1BR_WRP1B_END_Msk (0x3FUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x003F0000 */ +#define FLASH_WRP1BR_WRP1B_END FLASH_WRP1BR_WRP1B_END_Msk + + +/******************************************************************************/ +/* */ +/* General Purpose I/O */ +/* */ +/******************************************************************************/ +/****************** Bits definition for GPIO_MODER register *****************/ +#define GPIO_MODER_MODE0_Pos (0U) +#define GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000003 */ +#define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk +#define GPIO_MODER_MODE0_0 (0x1UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000001 */ +#define GPIO_MODER_MODE0_1 (0x2UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000002 */ +#define GPIO_MODER_MODE1_Pos (2U) +#define GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos) /*!< 0x0000000C */ +#define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk +#define GPIO_MODER_MODE1_0 (0x1UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000004 */ +#define GPIO_MODER_MODE1_1 (0x2UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000008 */ +#define GPIO_MODER_MODE2_Pos (4U) +#define GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000030 */ +#define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk +#define GPIO_MODER_MODE2_0 (0x1UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000010 */ +#define GPIO_MODER_MODE2_1 (0x2UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000020 */ +#define GPIO_MODER_MODE3_Pos (6U) +#define GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos) /*!< 0x000000C0 */ +#define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk +#define GPIO_MODER_MODE3_0 (0x1UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000040 */ +#define GPIO_MODER_MODE3_1 (0x2UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000080 */ +#define GPIO_MODER_MODE4_Pos (8U) +#define GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000300 */ +#define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk +#define GPIO_MODER_MODE4_0 (0x1UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000100 */ +#define GPIO_MODER_MODE4_1 (0x2UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000200 */ +#define GPIO_MODER_MODE5_Pos (10U) +#define GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000C00 */ +#define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk +#define GPIO_MODER_MODE5_0 (0x1UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000400 */ +#define GPIO_MODER_MODE5_1 (0x2UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000800 */ +#define GPIO_MODER_MODE6_Pos (12U) +#define GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos) /*!< 0x00003000 */ +#define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk +#define GPIO_MODER_MODE6_0 (0x1UL << GPIO_MODER_MODE6_Pos) /*!< 0x00001000 */ +#define GPIO_MODER_MODE6_1 (0x2UL << GPIO_MODER_MODE6_Pos) /*!< 0x00002000 */ +#define GPIO_MODER_MODE7_Pos (14U) +#define GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos) /*!< 0x0000C000 */ +#define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk +#define GPIO_MODER_MODE7_0 (0x1UL << GPIO_MODER_MODE7_Pos) /*!< 0x00004000 */ +#define GPIO_MODER_MODE7_1 (0x2UL << GPIO_MODER_MODE7_Pos) /*!< 0x00008000 */ +#define GPIO_MODER_MODE8_Pos (16U) +#define GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos) /*!< 0x00030000 */ +#define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk +#define GPIO_MODER_MODE8_0 (0x1UL << GPIO_MODER_MODE8_Pos) /*!< 0x00010000 */ +#define GPIO_MODER_MODE8_1 (0x2UL << GPIO_MODER_MODE8_Pos) /*!< 0x00020000 */ +#define GPIO_MODER_MODE9_Pos (18U) +#define GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos) /*!< 0x000C0000 */ +#define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk +#define GPIO_MODER_MODE9_0 (0x1UL << GPIO_MODER_MODE9_Pos) /*!< 0x00040000 */ +#define GPIO_MODER_MODE9_1 (0x2UL << GPIO_MODER_MODE9_Pos) /*!< 0x00080000 */ +#define GPIO_MODER_MODE10_Pos (20U) +#define GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos) /*!< 0x00300000 */ +#define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk +#define GPIO_MODER_MODE10_0 (0x1UL << GPIO_MODER_MODE10_Pos) /*!< 0x00100000 */ +#define GPIO_MODER_MODE10_1 (0x2UL << GPIO_MODER_MODE10_Pos) /*!< 0x00200000 */ +#define GPIO_MODER_MODE11_Pos (22U) +#define GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos) /*!< 0x00C00000 */ +#define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk +#define GPIO_MODER_MODE11_0 (0x1UL << GPIO_MODER_MODE11_Pos) /*!< 0x00400000 */ +#define GPIO_MODER_MODE11_1 (0x2UL << GPIO_MODER_MODE11_Pos) /*!< 0x00800000 */ +#define GPIO_MODER_MODE12_Pos (24U) +#define GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos) /*!< 0x03000000 */ +#define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk +#define GPIO_MODER_MODE12_0 (0x1UL << GPIO_MODER_MODE12_Pos) /*!< 0x01000000 */ +#define GPIO_MODER_MODE12_1 (0x2UL << GPIO_MODER_MODE12_Pos) /*!< 0x02000000 */ +#define GPIO_MODER_MODE13_Pos (26U) +#define GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos) /*!< 0x0C000000 */ +#define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk +#define GPIO_MODER_MODE13_0 (0x1UL << GPIO_MODER_MODE13_Pos) /*!< 0x04000000 */ +#define GPIO_MODER_MODE13_1 (0x2UL << GPIO_MODER_MODE13_Pos) /*!< 0x08000000 */ +#define GPIO_MODER_MODE14_Pos (28U) +#define GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos) /*!< 0x30000000 */ +#define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk +#define GPIO_MODER_MODE14_0 (0x1UL << GPIO_MODER_MODE14_Pos) /*!< 0x10000000 */ +#define GPIO_MODER_MODE14_1 (0x2UL << GPIO_MODER_MODE14_Pos) /*!< 0x20000000 */ +#define GPIO_MODER_MODE15_Pos (30U) +#define GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos) /*!< 0xC0000000 */ +#define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk +#define GPIO_MODER_MODE15_0 (0x1UL << GPIO_MODER_MODE15_Pos) /*!< 0x40000000 */ +#define GPIO_MODER_MODE15_1 (0x2UL << GPIO_MODER_MODE15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_OTYPER register ****************/ +#define GPIO_OTYPER_OT0_Pos (0U) +#define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) /*!< 0x00000001 */ +#define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk +#define GPIO_OTYPER_OT1_Pos (1U) +#define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) /*!< 0x00000002 */ +#define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk +#define GPIO_OTYPER_OT2_Pos (2U) +#define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) /*!< 0x00000004 */ +#define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk +#define GPIO_OTYPER_OT3_Pos (3U) +#define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) /*!< 0x00000008 */ +#define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk +#define GPIO_OTYPER_OT4_Pos (4U) +#define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) /*!< 0x00000010 */ +#define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk +#define GPIO_OTYPER_OT5_Pos (5U) +#define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) /*!< 0x00000020 */ +#define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk +#define GPIO_OTYPER_OT6_Pos (6U) +#define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) /*!< 0x00000040 */ +#define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk +#define GPIO_OTYPER_OT7_Pos (7U) +#define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) /*!< 0x00000080 */ +#define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk +#define GPIO_OTYPER_OT8_Pos (8U) +#define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) /*!< 0x00000100 */ +#define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk +#define GPIO_OTYPER_OT9_Pos (9U) +#define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) /*!< 0x00000200 */ +#define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk +#define GPIO_OTYPER_OT10_Pos (10U) +#define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) /*!< 0x00000400 */ +#define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk +#define GPIO_OTYPER_OT11_Pos (11U) +#define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) /*!< 0x00000800 */ +#define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk +#define GPIO_OTYPER_OT12_Pos (12U) +#define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) /*!< 0x00001000 */ +#define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk +#define GPIO_OTYPER_OT13_Pos (13U) +#define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) /*!< 0x00002000 */ +#define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk +#define GPIO_OTYPER_OT14_Pos (14U) +#define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) /*!< 0x00004000 */ +#define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk +#define GPIO_OTYPER_OT15_Pos (15U) +#define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) /*!< 0x00008000 */ +#define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk + +/****************** Bits definition for GPIO_OSPEEDR register ***************/ +#define GPIO_OSPEEDR_OSPEED0_Pos (0U) +#define GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000003 */ +#define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk +#define GPIO_OSPEEDR_OSPEED0_0 (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000001 */ +#define GPIO_OSPEEDR_OSPEED0_1 (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000002 */ +#define GPIO_OSPEEDR_OSPEED1_Pos (2U) +#define GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x0000000C */ +#define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk +#define GPIO_OSPEEDR_OSPEED1_0 (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000004 */ +#define GPIO_OSPEEDR_OSPEED1_1 (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000008 */ +#define GPIO_OSPEEDR_OSPEED2_Pos (4U) +#define GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000030 */ +#define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk +#define GPIO_OSPEEDR_OSPEED2_0 (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000010 */ +#define GPIO_OSPEEDR_OSPEED2_1 (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000020 */ +#define GPIO_OSPEEDR_OSPEED3_Pos (6U) +#define GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x000000C0 */ +#define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk +#define GPIO_OSPEEDR_OSPEED3_0 (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000040 */ +#define GPIO_OSPEEDR_OSPEED3_1 (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000080 */ +#define GPIO_OSPEEDR_OSPEED4_Pos (8U) +#define GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000300 */ +#define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk +#define GPIO_OSPEEDR_OSPEED4_0 (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000100 */ +#define GPIO_OSPEEDR_OSPEED4_1 (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000200 */ +#define GPIO_OSPEEDR_OSPEED5_Pos (10U) +#define GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000C00 */ +#define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk +#define GPIO_OSPEEDR_OSPEED5_0 (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000400 */ +#define GPIO_OSPEEDR_OSPEED5_1 (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000800 */ +#define GPIO_OSPEEDR_OSPEED6_Pos (12U) +#define GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00003000 */ +#define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk +#define GPIO_OSPEEDR_OSPEED6_0 (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00001000 */ +#define GPIO_OSPEEDR_OSPEED6_1 (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00002000 */ +#define GPIO_OSPEEDR_OSPEED7_Pos (14U) +#define GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x0000C000 */ +#define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk +#define GPIO_OSPEEDR_OSPEED7_0 (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00004000 */ +#define GPIO_OSPEEDR_OSPEED7_1 (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00008000 */ +#define GPIO_OSPEEDR_OSPEED8_Pos (16U) +#define GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00030000 */ +#define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk +#define GPIO_OSPEEDR_OSPEED8_0 (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00010000 */ +#define GPIO_OSPEEDR_OSPEED8_1 (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00020000 */ +#define GPIO_OSPEEDR_OSPEED9_Pos (18U) +#define GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x000C0000 */ +#define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk +#define GPIO_OSPEEDR_OSPEED9_0 (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00040000 */ +#define GPIO_OSPEEDR_OSPEED9_1 (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00080000 */ +#define GPIO_OSPEEDR_OSPEED10_Pos (20U) +#define GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00300000 */ +#define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk +#define GPIO_OSPEEDR_OSPEED10_0 (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00100000 */ +#define GPIO_OSPEEDR_OSPEED10_1 (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00200000 */ +#define GPIO_OSPEEDR_OSPEED11_Pos (22U) +#define GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00C00000 */ +#define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk +#define GPIO_OSPEEDR_OSPEED11_0 (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00400000 */ +#define GPIO_OSPEEDR_OSPEED11_1 (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00800000 */ +#define GPIO_OSPEEDR_OSPEED12_Pos (24U) +#define GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x03000000 */ +#define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk +#define GPIO_OSPEEDR_OSPEED12_0 (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x01000000 */ +#define GPIO_OSPEEDR_OSPEED12_1 (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x02000000 */ +#define GPIO_OSPEEDR_OSPEED13_Pos (26U) +#define GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x0C000000 */ +#define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk +#define GPIO_OSPEEDR_OSPEED13_0 (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x04000000 */ +#define GPIO_OSPEEDR_OSPEED13_1 (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x08000000 */ +#define GPIO_OSPEEDR_OSPEED14_Pos (28U) +#define GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x30000000 */ +#define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk +#define GPIO_OSPEEDR_OSPEED14_0 (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x10000000 */ +#define GPIO_OSPEEDR_OSPEED14_1 (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x20000000 */ +#define GPIO_OSPEEDR_OSPEED15_Pos (30U) +#define GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0xC0000000 */ +#define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk +#define GPIO_OSPEEDR_OSPEED15_0 (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x40000000 */ +#define GPIO_OSPEEDR_OSPEED15_1 (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_PUPDR register *****************/ +#define GPIO_PUPDR_PUPD0_Pos (0U) +#define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */ +#define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk +#define GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */ +#define GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */ +#define GPIO_PUPDR_PUPD1_Pos (2U) +#define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */ +#define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk +#define GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */ +#define GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */ +#define GPIO_PUPDR_PUPD2_Pos (4U) +#define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */ +#define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk +#define GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */ +#define GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */ +#define GPIO_PUPDR_PUPD3_Pos (6U) +#define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */ +#define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk +#define GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */ +#define GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */ +#define GPIO_PUPDR_PUPD4_Pos (8U) +#define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */ +#define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk +#define GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */ +#define GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */ +#define GPIO_PUPDR_PUPD5_Pos (10U) +#define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */ +#define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk +#define GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */ +#define GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */ +#define GPIO_PUPDR_PUPD6_Pos (12U) +#define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */ +#define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk +#define GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */ +#define GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */ +#define GPIO_PUPDR_PUPD7_Pos (14U) +#define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */ +#define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk +#define GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */ +#define GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */ +#define GPIO_PUPDR_PUPD8_Pos (16U) +#define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */ +#define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk +#define GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */ +#define GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */ +#define GPIO_PUPDR_PUPD9_Pos (18U) +#define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */ +#define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk +#define GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */ +#define GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */ +#define GPIO_PUPDR_PUPD10_Pos (20U) +#define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */ +#define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk +#define GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */ +#define GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */ +#define GPIO_PUPDR_PUPD11_Pos (22U) +#define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */ +#define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk +#define GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */ +#define GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */ +#define GPIO_PUPDR_PUPD12_Pos (24U) +#define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */ +#define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk +#define GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */ +#define GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */ +#define GPIO_PUPDR_PUPD13_Pos (26U) +#define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */ +#define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk +#define GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */ +#define GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */ +#define GPIO_PUPDR_PUPD14_Pos (28U) +#define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */ +#define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk +#define GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */ +#define GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */ +#define GPIO_PUPDR_PUPD15_Pos (30U) +#define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */ +#define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk +#define GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */ +#define GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_IDR register *******************/ +#define GPIO_IDR_ID0_Pos (0U) +#define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */ +#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk +#define GPIO_IDR_ID1_Pos (1U) +#define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */ +#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk +#define GPIO_IDR_ID2_Pos (2U) +#define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */ +#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk +#define GPIO_IDR_ID3_Pos (3U) +#define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */ +#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk +#define GPIO_IDR_ID4_Pos (4U) +#define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */ +#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk +#define GPIO_IDR_ID5_Pos (5U) +#define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */ +#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk +#define GPIO_IDR_ID6_Pos (6U) +#define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */ +#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk +#define GPIO_IDR_ID7_Pos (7U) +#define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */ +#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk +#define GPIO_IDR_ID8_Pos (8U) +#define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */ +#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk +#define GPIO_IDR_ID9_Pos (9U) +#define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */ +#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk +#define GPIO_IDR_ID10_Pos (10U) +#define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */ +#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk +#define GPIO_IDR_ID11_Pos (11U) +#define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */ +#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk +#define GPIO_IDR_ID12_Pos (12U) +#define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */ +#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk +#define GPIO_IDR_ID13_Pos (13U) +#define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */ +#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk +#define GPIO_IDR_ID14_Pos (14U) +#define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */ +#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk +#define GPIO_IDR_ID15_Pos (15U) +#define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */ +#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk + +/****************** Bits definition for GPIO_ODR register *******************/ +#define GPIO_ODR_OD0_Pos (0U) +#define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */ +#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk +#define GPIO_ODR_OD1_Pos (1U) +#define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */ +#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk +#define GPIO_ODR_OD2_Pos (2U) +#define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */ +#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk +#define GPIO_ODR_OD3_Pos (3U) +#define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */ +#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk +#define GPIO_ODR_OD4_Pos (4U) +#define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */ +#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk +#define GPIO_ODR_OD5_Pos (5U) +#define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */ +#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk +#define GPIO_ODR_OD6_Pos (6U) +#define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */ +#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk +#define GPIO_ODR_OD7_Pos (7U) +#define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */ +#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk +#define GPIO_ODR_OD8_Pos (8U) +#define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */ +#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk +#define GPIO_ODR_OD9_Pos (9U) +#define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */ +#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk +#define GPIO_ODR_OD10_Pos (10U) +#define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */ +#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk +#define GPIO_ODR_OD11_Pos (11U) +#define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */ +#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk +#define GPIO_ODR_OD12_Pos (12U) +#define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */ +#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk +#define GPIO_ODR_OD13_Pos (13U) +#define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */ +#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk +#define GPIO_ODR_OD14_Pos (14U) +#define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */ +#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk +#define GPIO_ODR_OD15_Pos (15U) +#define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */ +#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk + +/****************** Bits definition for GPIO_BSRR register ******************/ +#define GPIO_BSRR_BS0_Pos (0U) +#define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */ +#define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk +#define GPIO_BSRR_BS1_Pos (1U) +#define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */ +#define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk +#define GPIO_BSRR_BS2_Pos (2U) +#define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */ +#define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk +#define GPIO_BSRR_BS3_Pos (3U) +#define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */ +#define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk +#define GPIO_BSRR_BS4_Pos (4U) +#define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */ +#define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk +#define GPIO_BSRR_BS5_Pos (5U) +#define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */ +#define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk +#define GPIO_BSRR_BS6_Pos (6U) +#define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */ +#define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk +#define GPIO_BSRR_BS7_Pos (7U) +#define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */ +#define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk +#define GPIO_BSRR_BS8_Pos (8U) +#define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */ +#define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk +#define GPIO_BSRR_BS9_Pos (9U) +#define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */ +#define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk +#define GPIO_BSRR_BS10_Pos (10U) +#define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */ +#define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk +#define GPIO_BSRR_BS11_Pos (11U) +#define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */ +#define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk +#define GPIO_BSRR_BS12_Pos (12U) +#define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */ +#define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk +#define GPIO_BSRR_BS13_Pos (13U) +#define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */ +#define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk +#define GPIO_BSRR_BS14_Pos (14U) +#define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */ +#define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk +#define GPIO_BSRR_BS15_Pos (15U) +#define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */ +#define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk +#define GPIO_BSRR_BR0_Pos (16U) +#define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */ +#define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk +#define GPIO_BSRR_BR1_Pos (17U) +#define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */ +#define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk +#define GPIO_BSRR_BR2_Pos (18U) +#define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */ +#define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk +#define GPIO_BSRR_BR3_Pos (19U) +#define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */ +#define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk +#define GPIO_BSRR_BR4_Pos (20U) +#define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */ +#define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk +#define GPIO_BSRR_BR5_Pos (21U) +#define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */ +#define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk +#define GPIO_BSRR_BR6_Pos (22U) +#define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */ +#define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk +#define GPIO_BSRR_BR7_Pos (23U) +#define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */ +#define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk +#define GPIO_BSRR_BR8_Pos (24U) +#define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */ +#define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk +#define GPIO_BSRR_BR9_Pos (25U) +#define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */ +#define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk +#define GPIO_BSRR_BR10_Pos (26U) +#define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */ +#define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk +#define GPIO_BSRR_BR11_Pos (27U) +#define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */ +#define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk +#define GPIO_BSRR_BR12_Pos (28U) +#define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */ +#define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk +#define GPIO_BSRR_BR13_Pos (29U) +#define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */ +#define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk +#define GPIO_BSRR_BR14_Pos (30U) +#define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */ +#define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk +#define GPIO_BSRR_BR15_Pos (31U) +#define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */ +#define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk + +/****************** Bit definition for GPIO_LCKR register *********************/ +#define GPIO_LCKR_LCK0_Pos (0U) +#define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */ +#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk +#define GPIO_LCKR_LCK1_Pos (1U) +#define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */ +#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk +#define GPIO_LCKR_LCK2_Pos (2U) +#define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */ +#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk +#define GPIO_LCKR_LCK3_Pos (3U) +#define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */ +#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk +#define GPIO_LCKR_LCK4_Pos (4U) +#define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */ +#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk +#define GPIO_LCKR_LCK5_Pos (5U) +#define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */ +#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk +#define GPIO_LCKR_LCK6_Pos (6U) +#define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */ +#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk +#define GPIO_LCKR_LCK7_Pos (7U) +#define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */ +#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk +#define GPIO_LCKR_LCK8_Pos (8U) +#define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */ +#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk +#define GPIO_LCKR_LCK9_Pos (9U) +#define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */ +#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk +#define GPIO_LCKR_LCK10_Pos (10U) +#define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */ +#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk +#define GPIO_LCKR_LCK11_Pos (11U) +#define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */ +#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk +#define GPIO_LCKR_LCK12_Pos (12U) +#define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */ +#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk +#define GPIO_LCKR_LCK13_Pos (13U) +#define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */ +#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk +#define GPIO_LCKR_LCK14_Pos (14U) +#define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */ +#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk +#define GPIO_LCKR_LCK15_Pos (15U) +#define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */ +#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk +#define GPIO_LCKR_LCKK_Pos (16U) +#define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */ +#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk + +/****************** Bit definition for GPIO_AFRL register *********************/ +#define GPIO_AFRL_AFSEL0_Pos (0U) +#define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */ +#define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk +#define GPIO_AFRL_AFSEL0_0 (0x1UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000001 */ +#define GPIO_AFRL_AFSEL0_1 (0x2UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000002 */ +#define GPIO_AFRL_AFSEL0_2 (0x4UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000004 */ +#define GPIO_AFRL_AFSEL0_3 (0x8UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000008 */ +#define GPIO_AFRL_AFSEL1_Pos (4U) +#define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk +#define GPIO_AFRL_AFSEL1_0 (0x1UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000010 */ +#define GPIO_AFRL_AFSEL1_1 (0x2UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000020 */ +#define GPIO_AFRL_AFSEL1_2 (0x4UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000040 */ +#define GPIO_AFRL_AFSEL1_3 (0x8UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000080 */ +#define GPIO_AFRL_AFSEL2_Pos (8U) +#define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk +#define GPIO_AFRL_AFSEL2_0 (0x1UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000100 */ +#define GPIO_AFRL_AFSEL2_1 (0x2UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000200 */ +#define GPIO_AFRL_AFSEL2_2 (0x4UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000400 */ +#define GPIO_AFRL_AFSEL2_3 (0x8UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000800 */ +#define GPIO_AFRL_AFSEL3_Pos (12U) +#define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk +#define GPIO_AFRL_AFSEL3_0 (0x1UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00001000 */ +#define GPIO_AFRL_AFSEL3_1 (0x2UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00002000 */ +#define GPIO_AFRL_AFSEL3_2 (0x4UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00004000 */ +#define GPIO_AFRL_AFSEL3_3 (0x8UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00008000 */ +#define GPIO_AFRL_AFSEL4_Pos (16U) +#define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk +#define GPIO_AFRL_AFSEL4_0 (0x1UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00010000 */ +#define GPIO_AFRL_AFSEL4_1 (0x2UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00020000 */ +#define GPIO_AFRL_AFSEL4_2 (0x4UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00040000 */ +#define GPIO_AFRL_AFSEL4_3 (0x8UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00080000 */ +#define GPIO_AFRL_AFSEL5_Pos (20U) +#define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk +#define GPIO_AFRL_AFSEL5_0 (0x1UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00100000 */ +#define GPIO_AFRL_AFSEL5_1 (0x2UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00200000 */ +#define GPIO_AFRL_AFSEL5_2 (0x4UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00400000 */ +#define GPIO_AFRL_AFSEL5_3 (0x8UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00800000 */ +#define GPIO_AFRL_AFSEL6_Pos (24U) +#define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk +#define GPIO_AFRL_AFSEL6_0 (0x1UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x01000000 */ +#define GPIO_AFRL_AFSEL6_1 (0x2UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x02000000 */ +#define GPIO_AFRL_AFSEL6_2 (0x4UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x04000000 */ +#define GPIO_AFRL_AFSEL6_3 (0x8UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x08000000 */ +#define GPIO_AFRL_AFSEL7_Pos (28U) +#define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk +#define GPIO_AFRL_AFSEL7_0 (0x1UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x10000000 */ +#define GPIO_AFRL_AFSEL7_1 (0x2UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x20000000 */ +#define GPIO_AFRL_AFSEL7_2 (0x4UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x40000000 */ +#define GPIO_AFRL_AFSEL7_3 (0x8UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x80000000 */ + +/****************** Bit definition for GPIO_AFRH register *********************/ +#define GPIO_AFRH_AFSEL8_Pos (0U) +#define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */ +#define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk +#define GPIO_AFRH_AFSEL8_0 (0x1UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000001 */ +#define GPIO_AFRH_AFSEL8_1 (0x2UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000002 */ +#define GPIO_AFRH_AFSEL8_2 (0x4UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000004 */ +#define GPIO_AFRH_AFSEL8_3 (0x8UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000008 */ +#define GPIO_AFRH_AFSEL9_Pos (4U) +#define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk +#define GPIO_AFRH_AFSEL9_0 (0x1UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000010 */ +#define GPIO_AFRH_AFSEL9_1 (0x2UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000020 */ +#define GPIO_AFRH_AFSEL9_2 (0x4UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000040 */ +#define GPIO_AFRH_AFSEL9_3 (0x8UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000080 */ +#define GPIO_AFRH_AFSEL10_Pos (8U) +#define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk +#define GPIO_AFRH_AFSEL10_0 (0x1UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000100 */ +#define GPIO_AFRH_AFSEL10_1 (0x2UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000200 */ +#define GPIO_AFRH_AFSEL10_2 (0x4UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000400 */ +#define GPIO_AFRH_AFSEL10_3 (0x8UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000800 */ +#define GPIO_AFRH_AFSEL11_Pos (12U) +#define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk +#define GPIO_AFRH_AFSEL11_0 (0x1UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00001000 */ +#define GPIO_AFRH_AFSEL11_1 (0x2UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00002000 */ +#define GPIO_AFRH_AFSEL11_2 (0x4UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00004000 */ +#define GPIO_AFRH_AFSEL11_3 (0x8UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00008000 */ +#define GPIO_AFRH_AFSEL12_Pos (16U) +#define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk +#define GPIO_AFRH_AFSEL12_0 (0x1UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00010000 */ +#define GPIO_AFRH_AFSEL12_1 (0x2UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00020000 */ +#define GPIO_AFRH_AFSEL12_2 (0x4UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00040000 */ +#define GPIO_AFRH_AFSEL12_3 (0x8UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00080000 */ +#define GPIO_AFRH_AFSEL13_Pos (20U) +#define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk +#define GPIO_AFRH_AFSEL13_0 (0x1UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00100000 */ +#define GPIO_AFRH_AFSEL13_1 (0x2UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00200000 */ +#define GPIO_AFRH_AFSEL13_2 (0x4UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00400000 */ +#define GPIO_AFRH_AFSEL13_3 (0x8UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00800000 */ +#define GPIO_AFRH_AFSEL14_Pos (24U) +#define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk +#define GPIO_AFRH_AFSEL14_0 (0x1UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x01000000 */ +#define GPIO_AFRH_AFSEL14_1 (0x2UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x02000000 */ +#define GPIO_AFRH_AFSEL14_2 (0x4UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x04000000 */ +#define GPIO_AFRH_AFSEL14_3 (0x8UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x08000000 */ +#define GPIO_AFRH_AFSEL15_Pos (28U) +#define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk +#define GPIO_AFRH_AFSEL15_0 (0x1UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x10000000 */ +#define GPIO_AFRH_AFSEL15_1 (0x2UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x20000000 */ +#define GPIO_AFRH_AFSEL15_2 (0x4UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x40000000 */ +#define GPIO_AFRH_AFSEL15_3 (0x8UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_BRR register ******************/ +#define GPIO_BRR_BR0_Pos (0U) +#define GPIO_BRR_BR0_Msk (0x1UL << GPIO_BRR_BR0_Pos) /*!< 0x00000001 */ +#define GPIO_BRR_BR0 GPIO_BRR_BR0_Msk +#define GPIO_BRR_BR1_Pos (1U) +#define GPIO_BRR_BR1_Msk (0x1UL << GPIO_BRR_BR1_Pos) /*!< 0x00000002 */ +#define GPIO_BRR_BR1 GPIO_BRR_BR1_Msk +#define GPIO_BRR_BR2_Pos (2U) +#define GPIO_BRR_BR2_Msk (0x1UL << GPIO_BRR_BR2_Pos) /*!< 0x00000004 */ +#define GPIO_BRR_BR2 GPIO_BRR_BR2_Msk +#define GPIO_BRR_BR3_Pos (3U) +#define GPIO_BRR_BR3_Msk (0x1UL << GPIO_BRR_BR3_Pos) /*!< 0x00000008 */ +#define GPIO_BRR_BR3 GPIO_BRR_BR3_Msk +#define GPIO_BRR_BR4_Pos (4U) +#define GPIO_BRR_BR4_Msk (0x1UL << GPIO_BRR_BR4_Pos) /*!< 0x00000010 */ +#define GPIO_BRR_BR4 GPIO_BRR_BR4_Msk +#define GPIO_BRR_BR5_Pos (5U) +#define GPIO_BRR_BR5_Msk (0x1UL << GPIO_BRR_BR5_Pos) /*!< 0x00000020 */ +#define GPIO_BRR_BR5 GPIO_BRR_BR5_Msk +#define GPIO_BRR_BR6_Pos (6U) +#define GPIO_BRR_BR6_Msk (0x1UL << GPIO_BRR_BR6_Pos) /*!< 0x00000040 */ +#define GPIO_BRR_BR6 GPIO_BRR_BR6_Msk +#define GPIO_BRR_BR7_Pos (7U) +#define GPIO_BRR_BR7_Msk (0x1UL << GPIO_BRR_BR7_Pos) /*!< 0x00000080 */ +#define GPIO_BRR_BR7 GPIO_BRR_BR7_Msk +#define GPIO_BRR_BR8_Pos (8U) +#define GPIO_BRR_BR8_Msk (0x1UL << GPIO_BRR_BR8_Pos) /*!< 0x00000100 */ +#define GPIO_BRR_BR8 GPIO_BRR_BR8_Msk +#define GPIO_BRR_BR9_Pos (9U) +#define GPIO_BRR_BR9_Msk (0x1UL << GPIO_BRR_BR9_Pos) /*!< 0x00000200 */ +#define GPIO_BRR_BR9 GPIO_BRR_BR9_Msk +#define GPIO_BRR_BR10_Pos (10U) +#define GPIO_BRR_BR10_Msk (0x1UL << GPIO_BRR_BR10_Pos) /*!< 0x00000400 */ +#define GPIO_BRR_BR10 GPIO_BRR_BR10_Msk +#define GPIO_BRR_BR11_Pos (11U) +#define GPIO_BRR_BR11_Msk (0x1UL << GPIO_BRR_BR11_Pos) /*!< 0x00000800 */ +#define GPIO_BRR_BR11 GPIO_BRR_BR11_Msk +#define GPIO_BRR_BR12_Pos (12U) +#define GPIO_BRR_BR12_Msk (0x1UL << GPIO_BRR_BR12_Pos) /*!< 0x00001000 */ +#define GPIO_BRR_BR12 GPIO_BRR_BR12_Msk +#define GPIO_BRR_BR13_Pos (13U) +#define GPIO_BRR_BR13_Msk (0x1UL << GPIO_BRR_BR13_Pos) /*!< 0x00002000 */ +#define GPIO_BRR_BR13 GPIO_BRR_BR13_Msk +#define GPIO_BRR_BR14_Pos (14U) +#define GPIO_BRR_BR14_Msk (0x1UL << GPIO_BRR_BR14_Pos) /*!< 0x00004000 */ +#define GPIO_BRR_BR14 GPIO_BRR_BR14_Msk +#define GPIO_BRR_BR15_Pos (15U) +#define GPIO_BRR_BR15_Msk (0x1UL << GPIO_BRR_BR15_Pos) /*!< 0x00008000 */ +#define GPIO_BRR_BR15 GPIO_BRR_BR15_Msk + + +/******************************************************************************/ +/* */ +/* Inter-integrated Circuit Interface (I2C) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for I2C_CR1 register *******************/ +#define I2C_CR1_PE_Pos (0U) +#define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) /*!< 0x00000001 */ +#define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral enable */ +#define I2C_CR1_TXIE_Pos (1U) +#define I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos) /*!< 0x00000002 */ +#define I2C_CR1_TXIE I2C_CR1_TXIE_Msk /*!< TX interrupt enable */ +#define I2C_CR1_RXIE_Pos (2U) +#define I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos) /*!< 0x00000004 */ +#define I2C_CR1_RXIE I2C_CR1_RXIE_Msk /*!< RX interrupt enable */ +#define I2C_CR1_ADDRIE_Pos (3U) +#define I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos) /*!< 0x00000008 */ +#define I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk /*!< Address match interrupt enable */ +#define I2C_CR1_NACKIE_Pos (4U) +#define I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos) /*!< 0x00000010 */ +#define I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk /*!< NACK received interrupt enable */ +#define I2C_CR1_STOPIE_Pos (5U) +#define I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos) /*!< 0x00000020 */ +#define I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk /*!< STOP detection interrupt enable */ +#define I2C_CR1_TCIE_Pos (6U) +#define I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos) /*!< 0x00000040 */ +#define I2C_CR1_TCIE I2C_CR1_TCIE_Msk /*!< Transfer complete interrupt enable */ +#define I2C_CR1_ERRIE_Pos (7U) +#define I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos) /*!< 0x00000080 */ +#define I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk /*!< Errors interrupt enable */ +#define I2C_CR1_DNF_Pos (8U) +#define I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos) /*!< 0x00000F00 */ +#define I2C_CR1_DNF I2C_CR1_DNF_Msk /*!< Digital noise filter */ +#define I2C_CR1_ANFOFF_Pos (12U) +#define I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos) /*!< 0x00001000 */ +#define I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk /*!< Analog noise filter OFF */ +#define I2C_CR1_SWRST_Pos (13U) +#define I2C_CR1_SWRST_Msk (0x1UL << I2C_CR1_SWRST_Pos) /*!< 0x00002000 */ +#define I2C_CR1_SWRST I2C_CR1_SWRST_Msk /*!< Software reset */ +#define I2C_CR1_TXDMAEN_Pos (14U) +#define I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos) /*!< 0x00004000 */ +#define I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk /*!< DMA transmission requests enable */ +#define I2C_CR1_RXDMAEN_Pos (15U) +#define I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos) /*!< 0x00008000 */ +#define I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk /*!< DMA reception requests enable */ +#define I2C_CR1_SBC_Pos (16U) +#define I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos) /*!< 0x00010000 */ +#define I2C_CR1_SBC I2C_CR1_SBC_Msk /*!< Slave byte control */ +#define I2C_CR1_NOSTRETCH_Pos (17U) +#define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00020000 */ +#define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!< Clock stretching disable */ +#define I2C_CR1_WUPEN_Pos (18U) +#define I2C_CR1_WUPEN_Msk (0x1UL << I2C_CR1_WUPEN_Pos) /*!< 0x00040000 */ +#define I2C_CR1_WUPEN I2C_CR1_WUPEN_Msk /*!< Wakeup from STOP enable */ +#define I2C_CR1_GCEN_Pos (19U) +#define I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos) /*!< 0x00080000 */ +#define I2C_CR1_GCEN I2C_CR1_GCEN_Msk /*!< General call enable */ +#define I2C_CR1_SMBHEN_Pos (20U) +#define I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos) /*!< 0x00100000 */ +#define I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk /*!< SMBus host address enable */ +#define I2C_CR1_SMBDEN_Pos (21U) +#define I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos) /*!< 0x00200000 */ +#define I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk /*!< SMBus device default address enable */ +#define I2C_CR1_ALERTEN_Pos (22U) +#define I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos) /*!< 0x00400000 */ +#define I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk /*!< SMBus alert enable */ +#define I2C_CR1_PECEN_Pos (23U) +#define I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos) /*!< 0x00800000 */ +#define I2C_CR1_PECEN I2C_CR1_PECEN_Msk /*!< PEC enable */ + +/****************** Bit definition for I2C_CR2 register ********************/ +#define I2C_CR2_SADD_Pos (0U) +#define I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos) /*!< 0x000003FF */ +#define I2C_CR2_SADD I2C_CR2_SADD_Msk /*!< Slave address (master mode) */ +#define I2C_CR2_RD_WRN_Pos (10U) +#define I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos) /*!< 0x00000400 */ +#define I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk /*!< Transfer direction (master mode) */ +#define I2C_CR2_ADD10_Pos (11U) +#define I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos) /*!< 0x00000800 */ +#define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk /*!< 10-bit addressing mode (master mode) */ +#define I2C_CR2_HEAD10R_Pos (12U) +#define I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos) /*!< 0x00001000 */ +#define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk /*!< 10-bit address header only read direction (master mode) */ +#define I2C_CR2_START_Pos (13U) +#define I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos) /*!< 0x00002000 */ +#define I2C_CR2_START I2C_CR2_START_Msk /*!< START generation */ +#define I2C_CR2_STOP_Pos (14U) +#define I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos) /*!< 0x00004000 */ +#define I2C_CR2_STOP I2C_CR2_STOP_Msk /*!< STOP generation (master mode) */ +#define I2C_CR2_NACK_Pos (15U) +#define I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos) /*!< 0x00008000 */ +#define I2C_CR2_NACK I2C_CR2_NACK_Msk /*!< NACK generation (slave mode) */ +#define I2C_CR2_NBYTES_Pos (16U) +#define I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos) /*!< 0x00FF0000 */ +#define I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk /*!< Number of bytes */ +#define I2C_CR2_RELOAD_Pos (24U) +#define I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos) /*!< 0x01000000 */ +#define I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk /*!< NBYTES reload mode */ +#define I2C_CR2_AUTOEND_Pos (25U) +#define I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos) /*!< 0x02000000 */ +#define I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk /*!< Automatic end mode (master mode) */ +#define I2C_CR2_PECBYTE_Pos (26U) +#define I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos) /*!< 0x04000000 */ +#define I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk /*!< Packet error checking byte */ + +/******************* Bit definition for I2C_OAR1 register ******************/ +#define I2C_OAR1_OA1_Pos (0U) +#define I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos) /*!< 0x000003FF */ +#define I2C_OAR1_OA1 I2C_OAR1_OA1_Msk /*!< Interface own address 1 */ +#define I2C_OAR1_OA1MODE_Pos (10U) +#define I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos) /*!< 0x00000400 */ +#define I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk /*!< Own address 1 10-bit mode */ +#define I2C_OAR1_OA1EN_Pos (15U) +#define I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos) /*!< 0x00008000 */ +#define I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk /*!< Own address 1 enable */ + +/******************* Bit definition for I2C_OAR2 register ******************/ +#define I2C_OAR2_OA2_Pos (1U) +#define I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos) /*!< 0x000000FE */ +#define I2C_OAR2_OA2 I2C_OAR2_OA2_Msk /*!< Interface own address 2 */ +#define I2C_OAR2_OA2MSK_Pos (8U) +#define I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos) /*!< 0x00000700 */ +#define I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk /*!< Own address 2 masks */ +#define I2C_OAR2_OA2NOMASK (0U) /*!< No mask */ +#define I2C_OAR2_OA2MASK01_Pos (8U) +#define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */ +#define I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk /*!< OA2[1] is masked, Only OA2[7:2] are compared */ +#define I2C_OAR2_OA2MASK02_Pos (9U) +#define I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos) /*!< 0x00000200 */ +#define I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */ +#define I2C_OAR2_OA2MASK03_Pos (8U) +#define I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos) /*!< 0x00000300 */ +#define I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */ +#define I2C_OAR2_OA2MASK04_Pos (10U) +#define I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos) /*!< 0x00000400 */ +#define I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */ +#define I2C_OAR2_OA2MASK05_Pos (8U) +#define I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos) /*!< 0x00000500 */ +#define I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */ +#define I2C_OAR2_OA2MASK06_Pos (9U) +#define I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos) /*!< 0x00000600 */ +#define I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk /*!< OA2[6:1] is masked, Only OA2[7] are compared */ +#define I2C_OAR2_OA2MASK07_Pos (8U) +#define I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos) /*!< 0x00000700 */ +#define I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk /*!< OA2[7:1] is masked, No comparison is done */ +#define I2C_OAR2_OA2EN_Pos (15U) +#define I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos) /*!< 0x00008000 */ +#define I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk /*!< Own address 2 enable */ + +/******************* Bit definition for I2C_TIMINGR register *******************/ +#define I2C_TIMINGR_SCLL_Pos (0U) +#define I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos) /*!< 0x000000FF */ +#define I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk /*!< SCL low period (master mode) */ +#define I2C_TIMINGR_SCLH_Pos (8U) +#define I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos) /*!< 0x0000FF00 */ +#define I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk /*!< SCL high period (master mode) */ +#define I2C_TIMINGR_SDADEL_Pos (16U) +#define I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos) /*!< 0x000F0000 */ +#define I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk /*!< Data hold time */ +#define I2C_TIMINGR_SCLDEL_Pos (20U) +#define I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos) /*!< 0x00F00000 */ +#define I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk /*!< Data setup time */ +#define I2C_TIMINGR_PRESC_Pos (28U) +#define I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos) /*!< 0xF0000000 */ +#define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk /*!< Timings prescaler */ + +/******************* Bit definition for I2C_TIMEOUTR register *******************/ +#define I2C_TIMEOUTR_TIMEOUTA_Pos (0U) +#define I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos) /*!< 0x00000FFF */ +#define I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk /*!< Bus timeout A */ +#define I2C_TIMEOUTR_TIDLE_Pos (12U) +#define I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos) /*!< 0x00001000 */ +#define I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk /*!< Idle clock timeout detection */ +#define I2C_TIMEOUTR_TIMOUTEN_Pos (15U) +#define I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos) /*!< 0x00008000 */ +#define I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk /*!< Clock timeout enable */ +#define I2C_TIMEOUTR_TIMEOUTB_Pos (16U) +#define I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos) /*!< 0x0FFF0000 */ +#define I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk /*!< Bus timeout B*/ +#define I2C_TIMEOUTR_TEXTEN_Pos (31U) +#define I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos) /*!< 0x80000000 */ +#define I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk /*!< Extended clock timeout enable */ + +/****************** Bit definition for I2C_ISR register *********************/ +#define I2C_ISR_TXE_Pos (0U) +#define I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos) /*!< 0x00000001 */ +#define I2C_ISR_TXE I2C_ISR_TXE_Msk /*!< Transmit data register empty */ +#define I2C_ISR_TXIS_Pos (1U) +#define I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos) /*!< 0x00000002 */ +#define I2C_ISR_TXIS I2C_ISR_TXIS_Msk /*!< Transmit interrupt status */ +#define I2C_ISR_RXNE_Pos (2U) +#define I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos) /*!< 0x00000004 */ +#define I2C_ISR_RXNE I2C_ISR_RXNE_Msk /*!< Receive data register not empty */ +#define I2C_ISR_ADDR_Pos (3U) +#define I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos) /*!< 0x00000008 */ +#define I2C_ISR_ADDR I2C_ISR_ADDR_Msk /*!< Address matched (slave mode)*/ +#define I2C_ISR_NACKF_Pos (4U) +#define I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos) /*!< 0x00000010 */ +#define I2C_ISR_NACKF I2C_ISR_NACKF_Msk /*!< NACK received flag */ +#define I2C_ISR_STOPF_Pos (5U) +#define I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos) /*!< 0x00000020 */ +#define I2C_ISR_STOPF I2C_ISR_STOPF_Msk /*!< STOP detection flag */ +#define I2C_ISR_TC_Pos (6U) +#define I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos) /*!< 0x00000040 */ +#define I2C_ISR_TC I2C_ISR_TC_Msk /*!< Transfer complete (master mode) */ +#define I2C_ISR_TCR_Pos (7U) +#define I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos) /*!< 0x00000080 */ +#define I2C_ISR_TCR I2C_ISR_TCR_Msk /*!< Transfer complete reload */ +#define I2C_ISR_BERR_Pos (8U) +#define I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos) /*!< 0x00000100 */ +#define I2C_ISR_BERR I2C_ISR_BERR_Msk /*!< Bus error */ +#define I2C_ISR_ARLO_Pos (9U) +#define I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos) /*!< 0x00000200 */ +#define I2C_ISR_ARLO I2C_ISR_ARLO_Msk /*!< Arbitration lost */ +#define I2C_ISR_OVR_Pos (10U) +#define I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos) /*!< 0x00000400 */ +#define I2C_ISR_OVR I2C_ISR_OVR_Msk /*!< Overrun/Underrun */ +#define I2C_ISR_PECERR_Pos (11U) +#define I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos) /*!< 0x00000800 */ +#define I2C_ISR_PECERR I2C_ISR_PECERR_Msk /*!< PEC error in reception */ +#define I2C_ISR_TIMEOUT_Pos (12U) +#define I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos) /*!< 0x00001000 */ +#define I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk /*!< Timeout or Tlow detection flag */ +#define I2C_ISR_ALERT_Pos (13U) +#define I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos) /*!< 0x00002000 */ +#define I2C_ISR_ALERT I2C_ISR_ALERT_Msk /*!< SMBus alert */ +#define I2C_ISR_BUSY_Pos (15U) +#define I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos) /*!< 0x00008000 */ +#define I2C_ISR_BUSY I2C_ISR_BUSY_Msk /*!< Bus busy */ +#define I2C_ISR_DIR_Pos (16U) +#define I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos) /*!< 0x00010000 */ +#define I2C_ISR_DIR I2C_ISR_DIR_Msk /*!< Transfer direction (slave mode) */ +#define I2C_ISR_ADDCODE_Pos (17U) +#define I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos) /*!< 0x00FE0000 */ +#define I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk /*!< Address match code (slave mode) */ + +/****************** Bit definition for I2C_ICR register *********************/ +#define I2C_ICR_ADDRCF_Pos (3U) +#define I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos) /*!< 0x00000008 */ +#define I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk /*!< Address matched clear flag */ +#define I2C_ICR_NACKCF_Pos (4U) +#define I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos) /*!< 0x00000010 */ +#define I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk /*!< NACK clear flag */ +#define I2C_ICR_STOPCF_Pos (5U) +#define I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos) /*!< 0x00000020 */ +#define I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk /*!< STOP detection clear flag */ +#define I2C_ICR_BERRCF_Pos (8U) +#define I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos) /*!< 0x00000100 */ +#define I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk /*!< Bus error clear flag */ +#define I2C_ICR_ARLOCF_Pos (9U) +#define I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos) /*!< 0x00000200 */ +#define I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk /*!< Arbitration lost clear flag */ +#define I2C_ICR_OVRCF_Pos (10U) +#define I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos) /*!< 0x00000400 */ +#define I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk /*!< Overrun/Underrun clear flag */ +#define I2C_ICR_PECCF_Pos (11U) +#define I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos) /*!< 0x00000800 */ +#define I2C_ICR_PECCF I2C_ICR_PECCF_Msk /*!< PAC error clear flag */ +#define I2C_ICR_TIMOUTCF_Pos (12U) +#define I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos) /*!< 0x00001000 */ +#define I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk /*!< Timeout clear flag */ +#define I2C_ICR_ALERTCF_Pos (13U) +#define I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos) /*!< 0x00002000 */ +#define I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk /*!< Alert clear flag */ + +/****************** Bit definition for I2C_PECR register *********************/ +#define I2C_PECR_PEC_Pos (0U) +#define I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos) /*!< 0x000000FF */ +#define I2C_PECR_PEC I2C_PECR_PEC_Msk /*!< PEC register */ + +/****************** Bit definition for I2C_RXDR register *********************/ +#define I2C_RXDR_RXDATA_Pos (0U) +#define I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos) /*!< 0x000000FF */ +#define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk /*!< 8-bit receive data */ + +/****************** Bit definition for I2C_TXDR register *********************/ +#define I2C_TXDR_TXDATA_Pos (0U) +#define I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos) /*!< 0x000000FF */ +#define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk /*!< 8-bit transmit data */ + + +/******************************************************************************/ +/* */ +/* Independent WATCHDOG (IWDG) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for IWDG_KR register ********************/ +#define IWDG_KR_KEY_Pos (0U) +#define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */ +#define IWDG_KR_KEY IWDG_KR_KEY_Msk /*! */ +#define RTC_ICSR_ALRBWF_Pos (1U) +#define RTC_ICSR_ALRBWF_Msk (0x1UL << RTC_ICSR_ALRBWF_Pos) /*!< 0x00000002 */ +#define RTC_ICSR_ALRBWF RTC_ICSR_ALRBWF_Msk +#define RTC_ICSR_ALRAWF_Pos (0U) +#define RTC_ICSR_ALRAWF_Msk (0x1UL << RTC_ICSR_ALRAWF_Pos) /*!< 0x00000001 */ +#define RTC_ICSR_ALRAWF RTC_ICSR_ALRAWF_Msk + +/******************** Bits definition for RTC_PRER register *****************/ +#define RTC_PRER_PREDIV_A_Pos (16U) +#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */ +#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk +#define RTC_PRER_PREDIV_S_Pos (0U) +#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */ +#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk + +/******************** Bits definition for RTC_WUTR register *****************/ +#define RTC_WUTR_WUT_Pos (0U) +#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */ +#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk /*!< Wakeup auto-reload value bits > */ + +/******************** Bits definition for RTC_CR register *******************/ +#define RTC_CR_OUT2EN_Pos (31U) +#define RTC_CR_OUT2EN_Msk (0x1UL << RTC_CR_OUT2EN_Pos) /*!< 0x80000000 */ +#define RTC_CR_OUT2EN RTC_CR_OUT2EN_Msk /*!< RTC_OUT2 output enable */ +#define RTC_CR_TAMPALRM_TYPE_Pos (30U) +#define RTC_CR_TAMPALRM_TYPE_Msk (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos) /*!< 0x40000000 */ +#define RTC_CR_TAMPALRM_TYPE RTC_CR_TAMPALRM_TYPE_Msk /*!< TAMPALARM output type */ +#define RTC_CR_TAMPALRM_PU_Pos (29U) +#define RTC_CR_TAMPALRM_PU_Msk (0x1UL << RTC_CR_TAMPALRM_PU_Pos) /*!< 0x20000000 */ +#define RTC_CR_TAMPALRM_PU RTC_CR_TAMPALRM_PU_Msk /*!< TAMPALARM output pull-up config */ +#define RTC_CR_TAMPOE_Pos (26U) +#define RTC_CR_TAMPOE_Msk (0x1UL << RTC_CR_TAMPOE_Pos) /*!< 0x04000000 */ +#define RTC_CR_TAMPOE RTC_CR_TAMPOE_Msk /*!< Tamper detection output enable on TAMPALARM */ +#define RTC_CR_TAMPTS_Pos (25U) +#define RTC_CR_TAMPTS_Msk (0x1UL << RTC_CR_TAMPTS_Pos) /*!< 0x02000000 */ +#define RTC_CR_TAMPTS RTC_CR_TAMPTS_Msk /*!< Activate timestamp on tamper detection event */ +#define RTC_CR_ITSE_Pos (24U) +#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos) /*!< 0x01000000 */ +#define RTC_CR_ITSE RTC_CR_ITSE_Msk /*!< Timestamp on internal event enable */ +#define RTC_CR_COE_Pos (23U) +#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */ +#define RTC_CR_COE RTC_CR_COE_Msk +#define RTC_CR_OSEL_Pos (21U) +#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */ +#define RTC_CR_OSEL RTC_CR_OSEL_Msk +#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */ +#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */ +#define RTC_CR_POL_Pos (20U) +#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */ +#define RTC_CR_POL RTC_CR_POL_Msk +#define RTC_CR_COSEL_Pos (19U) +#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */ +#define RTC_CR_COSEL RTC_CR_COSEL_Msk +#define RTC_CR_BKP_Pos (18U) +#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */ +#define RTC_CR_BKP RTC_CR_BKP_Msk +#define RTC_CR_SUB1H_Pos (17U) +#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */ +#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk +#define RTC_CR_ADD1H_Pos (16U) +#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */ +#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk +#define RTC_CR_TSIE_Pos (15U) +#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */ +#define RTC_CR_TSIE RTC_CR_TSIE_Msk /*!< Timestamp interrupt enable > */ +#define RTC_CR_WUTIE_Pos (14U) +#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */ +#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk /*!< Wakeup timer interrupt enable > */ +#define RTC_CR_ALRBIE_Pos (13U) +#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */ +#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk +#define RTC_CR_ALRAIE_Pos (12U) +#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */ +#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk +#define RTC_CR_TSE_Pos (11U) +#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */ +#define RTC_CR_TSE RTC_CR_TSE_Msk /*!< timestamp enable > */ +#define RTC_CR_WUTE_Pos (10U) +#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */ +#define RTC_CR_WUTE RTC_CR_WUTE_Msk /*!< Wakeup timer enable > */ +#define RTC_CR_ALRBE_Pos (9U) +#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */ +#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk +#define RTC_CR_ALRAE_Pos (8U) +#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */ +#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk +#define RTC_CR_FMT_Pos (6U) +#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */ +#define RTC_CR_FMT RTC_CR_FMT_Msk +#define RTC_CR_BYPSHAD_Pos (5U) +#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */ +#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk +#define RTC_CR_REFCKON_Pos (4U) +#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */ +#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk +#define RTC_CR_TSEDGE_Pos (3U) +#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */ +#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk /*!< Timestamp event active edge > */ +#define RTC_CR_WUCKSEL_Pos (0U) +#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */ +#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk /*!< Wakeup clock selection > */ +#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */ +#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */ +#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */ + +/******************** Bits definition for RTC_WPR register ******************/ +#define RTC_WPR_KEY_Pos (0U) +#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */ +#define RTC_WPR_KEY RTC_WPR_KEY_Msk + +/******************** Bits definition for RTC_CALR register *****************/ +#define RTC_CALR_CALP_Pos (15U) +#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */ +#define RTC_CALR_CALP RTC_CALR_CALP_Msk +#define RTC_CALR_CALW8_Pos (14U) +#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */ +#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk +#define RTC_CALR_CALW16_Pos (13U) +#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */ +#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk +#define RTC_CALR_CALM_Pos (0U) +#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */ +#define RTC_CALR_CALM RTC_CALR_CALM_Msk +#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */ +#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */ +#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */ +#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */ +#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */ +#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */ +#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */ +#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */ +#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */ + +/******************** Bits definition for RTC_SHIFTR register ***************/ +#define RTC_SHIFTR_SUBFS_Pos (0U) +#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */ +#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk +#define RTC_SHIFTR_ADD1S_Pos (31U) +#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */ +#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk + +/******************** Bits definition for RTC_TSTR register *****************/ +#define RTC_TSTR_PM_Pos (22U) +#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */ +#define RTC_TSTR_PM RTC_TSTR_PM_Msk /*!< AM-PM notation > */ +#define RTC_TSTR_HT_Pos (20U) +#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */ +#define RTC_TSTR_HT RTC_TSTR_HT_Msk +#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */ +#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */ +#define RTC_TSTR_HU_Pos (16U) +#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_TSTR_HU RTC_TSTR_HU_Msk +#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */ +#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */ +#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */ +#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */ +#define RTC_TSTR_MNT_Pos (12U) +#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk +#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_TSTR_MNU_Pos (8U) +#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk +#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_TSTR_ST_Pos (4U) +#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */ +#define RTC_TSTR_ST RTC_TSTR_ST_Msk +#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */ +#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */ +#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */ +#define RTC_TSTR_SU_Pos (0U) +#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */ +#define RTC_TSTR_SU RTC_TSTR_SU_Msk +#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */ +#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */ +#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */ +#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSDR register *****************/ +#define RTC_TSDR_WDU_Pos (13U) +#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */ +#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk /*!< Week day units > */ +#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */ +#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */ +#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */ +#define RTC_TSDR_MT_Pos (12U) +#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */ +#define RTC_TSDR_MT RTC_TSDR_MT_Msk +#define RTC_TSDR_MU_Pos (8U) +#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */ +#define RTC_TSDR_MU RTC_TSDR_MU_Msk +#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */ +#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */ +#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */ +#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */ +#define RTC_TSDR_DT_Pos (4U) +#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */ +#define RTC_TSDR_DT RTC_TSDR_DT_Msk +#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */ +#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */ +#define RTC_TSDR_DU_Pos (0U) +#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */ +#define RTC_TSDR_DU RTC_TSDR_DU_Msk +#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */ +#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */ +#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */ +#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSSSR register ****************/ +#define RTC_TSSSR_SS_Pos (0U) +#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */ +#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk /*!< Sub second value > */ + +/******************** Bits definition for RTC_ALRMAR register ***************/ +#define RTC_ALRMAR_MSK4_Pos (31U) +#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk +#define RTC_ALRMAR_WDSEL_Pos (30U) +#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk +#define RTC_ALRMAR_DT_Pos (28U) +#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk +#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMAR_DU_Pos (24U) +#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk +#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMAR_MSK3_Pos (23U) +#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk +#define RTC_ALRMAR_PM_Pos (22U) +#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk +#define RTC_ALRMAR_HT_Pos (20U) +#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk +#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMAR_HU_Pos (16U) +#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk +#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMAR_MSK2_Pos (15U) +#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk +#define RTC_ALRMAR_MNT_Pos (12U) +#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk +#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMAR_MNU_Pos (8U) +#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk +#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMAR_MSK1_Pos (7U) +#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk +#define RTC_ALRMAR_ST_Pos (4U) +#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk +#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMAR_SU_Pos (0U) +#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk +#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMASSR_MASKSS_Pos (24U) +#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk +#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMASSR_SS_Pos (0U) +#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk + +/******************** Bits definition for RTC_ALRMBR register ***************/ +#define RTC_ALRMBR_MSK4_Pos (31U) +#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk +#define RTC_ALRMBR_WDSEL_Pos (30U) +#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk +#define RTC_ALRMBR_DT_Pos (28U) +#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk +#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMBR_DU_Pos (24U) +#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk +#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBR_MSK3_Pos (23U) +#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk +#define RTC_ALRMBR_PM_Pos (22U) +#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk +#define RTC_ALRMBR_HT_Pos (20U) +#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk +#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMBR_HU_Pos (16U) +#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk +#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMBR_MSK2_Pos (15U) +#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk +#define RTC_ALRMBR_MNT_Pos (12U) +#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk +#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMBR_MNU_Pos (8U) +#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk +#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMBR_MSK1_Pos (7U) +#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk +#define RTC_ALRMBR_ST_Pos (4U) +#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk +#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMBR_SU_Pos (0U) +#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk +#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMBSSR_MASKSS_Pos (24U) +#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk +#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBSSR_SS_Pos (0U) +#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk + +/******************** Bits definition for RTC_SR register *******************/ +#define RTC_SR_ITSF_Pos (5U) +#define RTC_SR_ITSF_Msk (0x1UL << RTC_SR_ITSF_Pos) /*!< 0x00000020 */ +#define RTC_SR_ITSF RTC_SR_ITSF_Msk +#define RTC_SR_TSOVF_Pos (4U) +#define RTC_SR_TSOVF_Msk (0x1UL << RTC_SR_TSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SR_TSOVF RTC_SR_TSOVF_Msk /*!< Timestamp overflow flag > */ +#define RTC_SR_TSF_Pos (3U) +#define RTC_SR_TSF_Msk (0x1UL << RTC_SR_TSF_Pos) /*!< 0x00000008 */ +#define RTC_SR_TSF RTC_SR_TSF_Msk /*!< Timestamp flag > */ +#define RTC_SR_WUTF_Pos (2U) +#define RTC_SR_WUTF_Msk (0x1UL << RTC_SR_WUTF_Pos) /*!< 0x00000004 */ +#define RTC_SR_WUTF RTC_SR_WUTF_Msk /*!< Wakeup timer flag > */ +#define RTC_SR_ALRBF_Pos (1U) +#define RTC_SR_ALRBF_Msk (0x1UL << RTC_SR_ALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SR_ALRBF RTC_SR_ALRBF_Msk +#define RTC_SR_ALRAF_Pos (0U) +#define RTC_SR_ALRAF_Msk (0x1UL << RTC_SR_ALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SR_ALRAF RTC_SR_ALRAF_Msk + +/******************** Bits definition for RTC_MISR register *****************/ +#define RTC_MISR_ITSMF_Pos (5U) +#define RTC_MISR_ITSMF_Msk (0x1UL << RTC_MISR_ITSMF_Pos) /*!< 0x00000020 */ +#define RTC_MISR_ITSMF RTC_MISR_ITSMF_Msk +#define RTC_MISR_TSOVMF_Pos (4U) +#define RTC_MISR_TSOVMF_Msk (0x1UL << RTC_MISR_TSOVMF_Pos) /*!< 0x00000010 */ +#define RTC_MISR_TSOVMF RTC_MISR_TSOVMF_Msk /*!< Timestamp overflow masked flag > */ +#define RTC_MISR_TSMF_Pos (3U) +#define RTC_MISR_TSMF_Msk (0x1UL << RTC_MISR_TSMF_Pos) /*!< 0x00000008 */ +#define RTC_MISR_TSMF RTC_MISR_TSMF_Msk /*!< Timestamp masked flag > */ +#define RTC_MISR_WUTMF_Pos (2U) +#define RTC_MISR_WUTMF_Msk (0x1UL << RTC_MISR_WUTMF_Pos) /*!< 0x00000004 */ +#define RTC_MISR_WUTMF RTC_MISR_WUTMF_Msk /*!< Wakeup timer masked flag > */ +#define RTC_MISR_ALRBMF_Pos (1U) +#define RTC_MISR_ALRBMF_Msk (0x1UL << RTC_MISR_ALRBMF_Pos) /*!< 0x00000002 */ +#define RTC_MISR_ALRBMF RTC_MISR_ALRBMF_Msk +#define RTC_MISR_ALRAMF_Pos (0U) +#define RTC_MISR_ALRAMF_Msk (0x1UL << RTC_MISR_ALRAMF_Pos) /*!< 0x00000001 */ +#define RTC_MISR_ALRAMF RTC_MISR_ALRAMF_Msk + +/******************** Bits definition for RTC_SCR register ******************/ +#define RTC_SCR_CITSF_Pos (5U) +#define RTC_SCR_CITSF_Msk (0x1UL << RTC_SCR_CITSF_Pos) /*!< 0x00000020 */ +#define RTC_SCR_CITSF RTC_SCR_CITSF_Msk +#define RTC_SCR_CTSOVF_Pos (4U) +#define RTC_SCR_CTSOVF_Msk (0x1UL << RTC_SCR_CTSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SCR_CTSOVF RTC_SCR_CTSOVF_Msk /*!< Clear timestamp overflow flag > */ +#define RTC_SCR_CTSF_Pos (3U) +#define RTC_SCR_CTSF_Msk (0x1UL << RTC_SCR_CTSF_Pos) /*!< 0x00000008 */ +#define RTC_SCR_CTSF RTC_SCR_CTSF_Msk /*!< Clear timestamp flag > */ +#define RTC_SCR_CWUTF_Pos (2U) +#define RTC_SCR_CWUTF_Msk (0x1UL << RTC_SCR_CWUTF_Pos) /*!< 0x00000004 */ +#define RTC_SCR_CWUTF RTC_SCR_CWUTF_Msk /*!< Clear wakeup timer flag > */ +#define RTC_SCR_CALRBF_Pos (1U) +#define RTC_SCR_CALRBF_Msk (0x1UL << RTC_SCR_CALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SCR_CALRBF RTC_SCR_CALRBF_Msk +#define RTC_SCR_CALRAF_Pos (0U) +#define RTC_SCR_CALRAF_Msk (0x1UL << RTC_SCR_CALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SCR_CALRAF RTC_SCR_CALRAF_Msk + +/******************************************************************************/ +/* */ +/* Tamper and backup register (TAMP) */ +/* */ +/******************************************************************************/ +/******************** Bits definition for TAMP_CR1 register *****************/ +#define TAMP_CR1_TAMP1E_Pos (0U) +#define TAMP_CR1_TAMP1E_Msk (0x1UL << TAMP_CR1_TAMP1E_Pos) /*!< 0x00000001 */ +#define TAMP_CR1_TAMP1E TAMP_CR1_TAMP1E_Msk +#define TAMP_CR1_TAMP2E_Pos (1U) +#define TAMP_CR1_TAMP2E_Msk (0x1UL << TAMP_CR1_TAMP2E_Pos) /*!< 0x00000002 */ +#define TAMP_CR1_TAMP2E TAMP_CR1_TAMP2E_Msk +#define TAMP_CR1_ITAMP3E_Pos (18U) +#define TAMP_CR1_ITAMP3E_Msk (0x1UL << TAMP_CR1_ITAMP3E_Pos) /*!< 0x00040000 */ +#define TAMP_CR1_ITAMP3E TAMP_CR1_ITAMP3E_Msk +#define TAMP_CR1_ITAMP4E_Pos (19U) +#define TAMP_CR1_ITAMP4E_Msk (0x1UL << TAMP_CR1_ITAMP4E_Pos) /*!< 0x00080000 */ +#define TAMP_CR1_ITAMP4E TAMP_CR1_ITAMP4E_Msk +#define TAMP_CR1_ITAMP5E_Pos (20U) +#define TAMP_CR1_ITAMP5E_Msk (0x1UL << TAMP_CR1_ITAMP5E_Pos) /*!< 0x00100000 */ +#define TAMP_CR1_ITAMP5E TAMP_CR1_ITAMP5E_Msk +#define TAMP_CR1_ITAMP6E_Pos (21U) +#define TAMP_CR1_ITAMP6E_Msk (0x1UL << TAMP_CR1_ITAMP6E_Pos) /*!< 0x00200000 */ +#define TAMP_CR1_ITAMP6E TAMP_CR1_ITAMP6E_Msk + +/******************** Bits definition for TAMP_CR2 register *****************/ +#define TAMP_CR2_TAMP1NOERASE_Pos (0U) +#define TAMP_CR2_TAMP1NOERASE_Msk (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos) /*!< 0x00000001 */ +#define TAMP_CR2_TAMP1NOERASE TAMP_CR2_TAMP1NOERASE_Msk +#define TAMP_CR2_TAMP2NOERASE_Pos (1U) +#define TAMP_CR2_TAMP2NOERASE_Msk (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos) /*!< 0x00000002 */ +#define TAMP_CR2_TAMP2NOERASE TAMP_CR2_TAMP2NOERASE_Msk +#define TAMP_CR2_TAMP1MSK_Pos (16U) +#define TAMP_CR2_TAMP1MSK_Msk (0x1UL << TAMP_CR2_TAMP1MSK_Pos) /*!< 0x00010000 */ +#define TAMP_CR2_TAMP1MSK TAMP_CR2_TAMP1MSK_Msk +#define TAMP_CR2_TAMP2MSK_Pos (17U) +#define TAMP_CR2_TAMP2MSK_Msk (0x1UL << TAMP_CR2_TAMP2MSK_Pos) /*!< 0x00020000 */ +#define TAMP_CR2_TAMP2MSK TAMP_CR2_TAMP2MSK_Msk +#define TAMP_CR2_TAMP1TRG_Pos (24U) +#define TAMP_CR2_TAMP1TRG_Msk (0x1UL << TAMP_CR2_TAMP1TRG_Pos) /*!< 0x01000000 */ +#define TAMP_CR2_TAMP1TRG TAMP_CR2_TAMP1TRG_Msk +#define TAMP_CR2_TAMP2TRG_Pos (25U) +#define TAMP_CR2_TAMP2TRG_Msk (0x1UL << TAMP_CR2_TAMP2TRG_Pos) /*!< 0x02000000 */ +#define TAMP_CR2_TAMP2TRG TAMP_CR2_TAMP2TRG_Msk + +/******************** Bits definition for TAMP_FLTCR register ***************/ +#define TAMP_FLTCR_TAMPFREQ_0 0x00000001U +#define TAMP_FLTCR_TAMPFREQ_1 0x00000002U +#define TAMP_FLTCR_TAMPFREQ_2 0x00000004U +#define TAMP_FLTCR_TAMPFREQ_Pos (0U) +#define TAMP_FLTCR_TAMPFREQ_Msk (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos) /*!< 0x00000007 */ +#define TAMP_FLTCR_TAMPFREQ TAMP_FLTCR_TAMPFREQ_Msk +#define TAMP_FLTCR_TAMPFLT_0 0x00000008U +#define TAMP_FLTCR_TAMPFLT_1 0x00000010U +#define TAMP_FLTCR_TAMPFLT_Pos (3U) +#define TAMP_FLTCR_TAMPFLT_Msk (0x3UL << TAMP_FLTCR_TAMPFLT_Pos) /*!< 0x00000018 */ +#define TAMP_FLTCR_TAMPFLT TAMP_FLTCR_TAMPFLT_Msk +#define TAMP_FLTCR_TAMPPRCH_0 0x00000020U +#define TAMP_FLTCR_TAMPPRCH_1 0x00000040U +#define TAMP_FLTCR_TAMPPRCH_Pos (5U) +#define TAMP_FLTCR_TAMPPRCH_Msk (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos) /*!< 0x00000060 */ +#define TAMP_FLTCR_TAMPPRCH TAMP_FLTCR_TAMPPRCH_Msk +#define TAMP_FLTCR_TAMPPUDIS_Pos (7U) +#define TAMP_FLTCR_TAMPPUDIS_Msk (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos) /*!< 0x00000080 */ +#define TAMP_FLTCR_TAMPPUDIS TAMP_FLTCR_TAMPPUDIS_Msk + +/******************** Bits definition for TAMP_IER register *****************/ +#define TAMP_IER_TAMP1IE_Pos (0U) +#define TAMP_IER_TAMP1IE_Msk (0x1UL << TAMP_IER_TAMP1IE_Pos) /*!< 0x00000001 */ +#define TAMP_IER_TAMP1IE TAMP_IER_TAMP1IE_Msk +#define TAMP_IER_TAMP2IE_Pos (1U) +#define TAMP_IER_TAMP2IE_Msk (0x1UL << TAMP_IER_TAMP2IE_Pos) /*!< 0x00000002 */ +#define TAMP_IER_TAMP2IE TAMP_IER_TAMP2IE_Msk +#define TAMP_IER_ITAMP3IE_Pos (18U) +#define TAMP_IER_ITAMP3IE_Msk (0x1UL << TAMP_IER_ITAMP3IE_Pos) /*!< 0x00040000 */ +#define TAMP_IER_ITAMP3IE TAMP_IER_ITAMP3IE_Msk +#define TAMP_IER_ITAMP4IE_Pos (19U) +#define TAMP_IER_ITAMP4IE_Msk (0x1UL << TAMP_IER_ITAMP4IE_Pos) /*!< 0x00080000 */ +#define TAMP_IER_ITAMP4IE TAMP_IER_ITAMP4IE_Msk +#define TAMP_IER_ITAMP5IE_Pos (20U) +#define TAMP_IER_ITAMP5IE_Msk (0x1UL << TAMP_IER_ITAMP5IE_Pos) /*!< 0x00100000 */ +#define TAMP_IER_ITAMP5IE TAMP_IER_ITAMP5IE_Msk +#define TAMP_IER_ITAMP6IE_Pos (21U) +#define TAMP_IER_ITAMP6IE_Msk (0x1UL << TAMP_IER_ITAMP6IE_Pos) /*!< 0x00200000 */ +#define TAMP_IER_ITAMP6IE TAMP_IER_ITAMP6IE_Msk + +/******************** Bits definition for TAMP_SR register ******************/ +#define TAMP_SR_TAMP1F_Pos (0U) +#define TAMP_SR_TAMP1F_Msk (0x1UL << TAMP_SR_TAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SR_TAMP1F TAMP_SR_TAMP1F_Msk +#define TAMP_SR_TAMP2F_Pos (1U) +#define TAMP_SR_TAMP2F_Msk (0x1UL << TAMP_SR_TAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SR_TAMP2F TAMP_SR_TAMP2F_Msk +#define TAMP_SR_ITAMP3F_Pos (18U) +#define TAMP_SR_ITAMP3F_Msk (0x1UL << TAMP_SR_ITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SR_ITAMP3F TAMP_SR_ITAMP3F_Msk +#define TAMP_SR_ITAMP4F_Pos (19U) +#define TAMP_SR_ITAMP4F_Msk (0x1UL << TAMP_SR_ITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SR_ITAMP4F TAMP_SR_ITAMP4F_Msk +#define TAMP_SR_ITAMP5F_Pos (20U) +#define TAMP_SR_ITAMP5F_Msk (0x1UL << TAMP_SR_ITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SR_ITAMP5F TAMP_SR_ITAMP5F_Msk +#define TAMP_SR_ITAMP6F_Pos (21U) +#define TAMP_SR_ITAMP6F_Msk (0x1UL << TAMP_SR_ITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SR_ITAMP6F TAMP_SR_ITAMP6F_Msk + +/******************** Bits definition for TAMP_MISR register ****************/ +#define TAMP_MISR_TAMP1MF_Pos (0U) +#define TAMP_MISR_TAMP1MF_Msk (0x1UL << TAMP_MISR_TAMP1MF_Pos) /*!< 0x00000001 */ +#define TAMP_MISR_TAMP1MF TAMP_MISR_TAMP1MF_Msk +#define TAMP_MISR_TAMP2MF_Pos (1U) +#define TAMP_MISR_TAMP2MF_Msk (0x1UL << TAMP_MISR_TAMP2MF_Pos) /*!< 0x00000002 */ +#define TAMP_MISR_TAMP2MF TAMP_MISR_TAMP2MF_Msk +#define TAMP_MISR_ITAMP3MF_Pos (18U) +#define TAMP_MISR_ITAMP3MF_Msk (0x1UL << TAMP_MISR_ITAMP3MF_Pos) /*!< 0x00040000 */ +#define TAMP_MISR_ITAMP3MF TAMP_MISR_ITAMP3MF_Msk +#define TAMP_MISR_ITAMP4MF_Pos (19U) +#define TAMP_MISR_ITAMP4MF_Msk (0x1UL << TAMP_MISR_ITAMP4MF_Pos) /*!< 0x00080000 */ +#define TAMP_MISR_ITAMP4MF TAMP_MISR_ITAMP4MF_Msk +#define TAMP_MISR_ITAMP5MF_Pos (20U) +#define TAMP_MISR_ITAMP5MF_Msk (0x1UL << TAMP_MISR_ITAMP5MF_Pos) /*!< 0x00100000 */ +#define TAMP_MISR_ITAMP5MF TAMP_MISR_ITAMP5MF_Msk +#define TAMP_MISR_ITAMP6MF_Pos (21U) +#define TAMP_MISR_ITAMP6MF_Msk (0x1UL << TAMP_MISR_ITAMP6MF_Pos) /*!< 0x00200000 */ +#define TAMP_MISR_ITAMP6MF TAMP_MISR_ITAMP6MF_Msk + +/******************** Bits definition for TAMP_SCR register *****************/ +#define TAMP_SCR_CTAMP1F_Pos (0U) +#define TAMP_SCR_CTAMP1F_Msk (0x1UL << TAMP_SCR_CTAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SCR_CTAMP1F TAMP_SCR_CTAMP1F_Msk +#define TAMP_SCR_CTAMP2F_Pos (1U) +#define TAMP_SCR_CTAMP2F_Msk (0x1UL << TAMP_SCR_CTAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SCR_CTAMP2F TAMP_SCR_CTAMP2F_Msk +#define TAMP_SCR_CITAMP3F_Pos (18U) +#define TAMP_SCR_CITAMP3F_Msk (0x1UL << TAMP_SCR_CITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SCR_CITAMP3F TAMP_SCR_CITAMP3F_Msk +#define TAMP_SCR_CITAMP4F_Pos (19U) +#define TAMP_SCR_CITAMP4F_Msk (0x1UL << TAMP_SCR_CITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SCR_CITAMP4F TAMP_SCR_CITAMP4F_Msk +#define TAMP_SCR_CITAMP5F_Pos (20U) +#define TAMP_SCR_CITAMP5F_Msk (0x1UL << TAMP_SCR_CITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SCR_CITAMP5F TAMP_SCR_CITAMP5F_Msk +#define TAMP_SCR_CITAMP6F_Pos (21U) +#define TAMP_SCR_CITAMP6F_Msk (0x1UL << TAMP_SCR_CITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SCR_CITAMP6F TAMP_SCR_CITAMP6F_Msk + +/******************** Bits definition for TAMP_BKP0R register ***************/ +#define TAMP_BKP0R_Pos (0U) +#define TAMP_BKP0R_Msk (0xFFFFFFFFUL << TAMP_BKP0R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP0R TAMP_BKP0R_Msk + +/******************** Bits definition for TAMP_BKP1R register ***************/ +#define TAMP_BKP1R_Pos (0U) +#define TAMP_BKP1R_Msk (0xFFFFFFFFUL << TAMP_BKP1R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP1R TAMP_BKP1R_Msk + +/******************** Bits definition for TAMP_BKP2R register ***************/ +#define TAMP_BKP2R_Pos (0U) +#define TAMP_BKP2R_Msk (0xFFFFFFFFUL << TAMP_BKP2R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP2R TAMP_BKP2R_Msk + +/******************** Bits definition for TAMP_BKP3R register ***************/ +#define TAMP_BKP3R_Pos (0U) +#define TAMP_BKP3R_Msk (0xFFFFFFFFUL << TAMP_BKP3R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP3R TAMP_BKP3R_Msk + +/******************** Bits definition for TAMP_BKP4R register ***************/ +#define TAMP_BKP4R_Pos (0U) +#define TAMP_BKP4R_Msk (0xFFFFFFFFUL << TAMP_BKP4R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP4R TAMP_BKP4R_Msk + +/******************************************************************************/ +/* */ +/* Serial Peripheral Interface (SPI) */ +/* */ +/******************************************************************************/ +/* + * @brief Specific device feature definitions (not present on all devices in the STM32G0 series) + */ +#define SPI_I2S_SUPPORT /*!< I2S support */ + +/******************* Bit definition for SPI_CR1 register ********************/ +#define SPI_CR1_CPHA_Pos (0U) +#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */ +#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*! exti[21] interrupt */ +#define SYSCFG_ITLINE2_SR_RTC_Pos (1U) +#define SYSCFG_ITLINE2_SR_RTC_Msk (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE2_SR_RTC SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos (0U) +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC SYSCFG_ITLINE3_SR_FLASH_ECC_Msk /*!< Flash ITF ECC interrupt */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos (1U) +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF SYSCFG_ITLINE3_SR_FLASH_ITF_Msk /*!< FLASH ITF interrupt */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos (0U) +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL SYSCFG_ITLINE4_SR_CLK_CTRL_Msk /*!< RCC interrupt */ +#define SYSCFG_ITLINE5_SR_EXTI0_Pos (0U) +#define SYSCFG_ITLINE5_SR_EXTI0_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE5_SR_EXTI0 SYSCFG_ITLINE5_SR_EXTI0_Msk /*!< External Interrupt 0 */ +#define SYSCFG_ITLINE5_SR_EXTI1_Pos (1U) +#define SYSCFG_ITLINE5_SR_EXTI1_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE5_SR_EXTI1 SYSCFG_ITLINE5_SR_EXTI1_Msk /*!< External Interrupt 1 */ +#define SYSCFG_ITLINE6_SR_EXTI2_Pos (0U) +#define SYSCFG_ITLINE6_SR_EXTI2_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE6_SR_EXTI2 SYSCFG_ITLINE6_SR_EXTI2_Msk /*!< External Interrupt 2 */ +#define SYSCFG_ITLINE6_SR_EXTI3_Pos (1U) +#define SYSCFG_ITLINE6_SR_EXTI3_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE6_SR_EXTI3 SYSCFG_ITLINE6_SR_EXTI3_Msk /*!< External Interrupt 3 */ +#define SYSCFG_ITLINE7_SR_EXTI4_Pos (0U) +#define SYSCFG_ITLINE7_SR_EXTI4_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE7_SR_EXTI4 SYSCFG_ITLINE7_SR_EXTI4_Msk /*!< External Interrupt 4 */ +#define SYSCFG_ITLINE7_SR_EXTI5_Pos (1U) +#define SYSCFG_ITLINE7_SR_EXTI5_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE7_SR_EXTI5 SYSCFG_ITLINE7_SR_EXTI5_Msk /*!< External Interrupt 5 */ +#define SYSCFG_ITLINE7_SR_EXTI6_Pos (2U) +#define SYSCFG_ITLINE7_SR_EXTI6_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE7_SR_EXTI6 SYSCFG_ITLINE7_SR_EXTI6_Msk /*!< External Interrupt 6 */ +#define SYSCFG_ITLINE7_SR_EXTI7_Pos (3U) +#define SYSCFG_ITLINE7_SR_EXTI7_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE7_SR_EXTI7 SYSCFG_ITLINE7_SR_EXTI7_Msk /*!< External Interrupt 7 */ +#define SYSCFG_ITLINE7_SR_EXTI8_Pos (4U) +#define SYSCFG_ITLINE7_SR_EXTI8_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE7_SR_EXTI8 SYSCFG_ITLINE7_SR_EXTI8_Msk /*!< External Interrupt 8 */ +#define SYSCFG_ITLINE7_SR_EXTI9_Pos (5U) +#define SYSCFG_ITLINE7_SR_EXTI9_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */ +#define SYSCFG_ITLINE7_SR_EXTI9 SYSCFG_ITLINE7_SR_EXTI9_Msk /*!< External Interrupt 9 */ +#define SYSCFG_ITLINE7_SR_EXTI10_Pos (6U) +#define SYSCFG_ITLINE7_SR_EXTI10_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */ +#define SYSCFG_ITLINE7_SR_EXTI10 SYSCFG_ITLINE7_SR_EXTI10_Msk /*!< External Interrupt 10 */ +#define SYSCFG_ITLINE7_SR_EXTI11_Pos (7U) +#define SYSCFG_ITLINE7_SR_EXTI11_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */ +#define SYSCFG_ITLINE7_SR_EXTI11 SYSCFG_ITLINE7_SR_EXTI11_Msk /*!< External Interrupt 11 */ +#define SYSCFG_ITLINE7_SR_EXTI12_Pos (8U) +#define SYSCFG_ITLINE7_SR_EXTI12_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */ +#define SYSCFG_ITLINE7_SR_EXTI12 SYSCFG_ITLINE7_SR_EXTI12_Msk /*!< External Interrupt 12 */ +#define SYSCFG_ITLINE7_SR_EXTI13_Pos (9U) +#define SYSCFG_ITLINE7_SR_EXTI13_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */ +#define SYSCFG_ITLINE7_SR_EXTI13 SYSCFG_ITLINE7_SR_EXTI13_Msk /*!< External Interrupt 13 */ +#define SYSCFG_ITLINE7_SR_EXTI14_Pos (10U) +#define SYSCFG_ITLINE7_SR_EXTI14_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */ +#define SYSCFG_ITLINE7_SR_EXTI14 SYSCFG_ITLINE7_SR_EXTI14_Msk /*!< External Interrupt 14 */ +#define SYSCFG_ITLINE7_SR_EXTI15_Pos (11U) +#define SYSCFG_ITLINE7_SR_EXTI15_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */ +#define SYSCFG_ITLINE7_SR_EXTI15 SYSCFG_ITLINE7_SR_EXTI15_Msk /*!< External Interrupt 15 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos (0U) +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1 SYSCFG_ITLINE9_SR_DMA1_CH1_Msk /*!< DMA1 Channel 1 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos (0U) +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2 SYSCFG_ITLINE10_SR_DMA1_CH2_Msk /*!< DMA1 Channel 2 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos (1U) +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3 SYSCFG_ITLINE10_SR_DMA1_CH3_Msk /*!< DMA2 Channel 3 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos (0U) +#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE11_SR_DMAMUX1 SYSCFG_ITLINE11_SR_DMAMUX1_Msk /*!< DMAMUX Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4 SYSCFG_ITLINE11_SR_DMA1_CH4_Msk /*!< DMA1 Channel 4 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos (2U) +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5 SYSCFG_ITLINE11_SR_DMA1_CH5_Msk /*!< DMA1 Channel 5 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos (3U) +#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6 SYSCFG_ITLINE11_SR_DMA1_CH6_Msk /*!< DMA1 Channel 6 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos (4U) +#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7 SYSCFG_ITLINE11_SR_DMA1_CH7_Msk /*!< DMA1 Channel 7 Interrupt */ +#define SYSCFG_ITLINE12_SR_ADC_Pos (0U) +#define SYSCFG_ITLINE12_SR_ADC_Msk (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE12_SR_ADC SYSCFG_ITLINE12_SR_ADC_Msk /*!< ADC Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos (0U) +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU SYSCFG_ITLINE13_SR_TIM1_CCU_Msk /*!< TIM1 CCU Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos (1U) +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG SYSCFG_ITLINE13_SR_TIM1_TRG_Msk /*!< TIM1 TRG Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos (2U) +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD SYSCFG_ITLINE13_SR_TIM1_UPD_Msk /*!< TIM1 UPD Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos (3U) +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK SYSCFG_ITLINE13_SR_TIM1_BRK_Msk /*!< TIM1 BRK Interrupt */ +#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos (0U) +#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE14_SR_TIM1_CC SYSCFG_ITLINE14_SR_TIM1_CC_Msk /*!< TIM1 CC Interrupt */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos (0U) +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB SYSCFG_ITLINE16_SR_TIM3_GLB_Msk /*!< TIM3 GLB Interrupt */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos (0U) +#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk (0x1UL << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB SYSCFG_ITLINE17_SR_TIM6_GLB_Msk /*!< TIM6 GLB Interrupt */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos (0U) +#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk (0x1UL << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB SYSCFG_ITLINE18_SR_TIM7_GLB_Msk /*!< TIM7 GLB Interrupt */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos (0U) +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos (0U) +#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk (0x1UL << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /*!< TIM15 GLB Interrupt */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos (0U) +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos (0U) +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos (0U) +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB SYSCFG_ITLINE23_SR_I2C1_GLB_Msk /*!< I2C1 GLB Interrupt -> exti[23] */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos (0U) +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB SYSCFG_ITLINE24_SR_I2C2_GLB_Msk /*!< I2C2 GLB Interrupt -> exti[22]*/ +#define SYSCFG_ITLINE25_SR_SPI1_Pos (0U) +#define SYSCFG_ITLINE25_SR_SPI1_Msk (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE25_SR_SPI1 SYSCFG_ITLINE25_SR_SPI1_Msk /*!< SPI1 Interrupt */ +#define SYSCFG_ITLINE26_SR_SPI2_Pos (0U) +#define SYSCFG_ITLINE26_SR_SPI2_Msk (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE26_SR_SPI2 SYSCFG_ITLINE26_SR_SPI2_Msk /*!< SPI2 Interrupt */ +#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos (0U) +#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE27_SR_USART1_GLB SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */ +#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos (0U) +#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE28_SR_USART2_GLB SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */ +#define SYSCFG_ITLINE29_SR_USART3_GLB_Pos (0U) +#define SYSCFG_ITLINE29_SR_USART3_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_USART3_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE29_SR_USART3_GLB SYSCFG_ITLINE29_SR_USART3_GLB_Msk /*!< USART3 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_USART4_GLB_Pos (1U) +#define SYSCFG_ITLINE29_SR_USART4_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_USART4_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE29_SR_USART4_GLB SYSCFG_ITLINE29_SR_USART4_GLB_Msk /*!< USART4 GLB Interrupt */ + +/******************************************************************************/ +/* */ +/* TIM */ +/* */ +/******************************************************************************/ +/******************* Bit definition for TIM_CR1 register ********************/ +#define TIM_CR1_CEN_Pos (0U) +#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */ +#define TIM_CR1_CEN TIM_CR1_CEN_Msk /*! + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ +typedef struct +{ + __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR1; /*!< ADC configuration register 1, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR; /*!< ADC sampling time register, Address offset: 0x14 */ + uint32_t RESERVED1; /*!< Reserved, 0x18 */ + uint32_t RESERVED2; /*!< Reserved, 0x1C */ + __IO uint32_t AWD1TR; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ + __IO uint32_t AWD2TR; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */ + __IO uint32_t CHSELR; /*!< ADC group regular sequencer register, Address offset: 0x28 */ + __IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x2C */ + uint32_t RESERVED3[4]; /*!< Reserved, 0x30 - 0x3C */ + __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ + uint32_t RESERVED4[23];/*!< Reserved, 0x44 - 0x9C */ + __IO uint32_t AWD2CR; /*!< ADC analog watchdog 2 configuration register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 configuration register, Address offset: 0xA4 */ + uint32_t RESERVED5[3]; /*!< Reserved, 0xA8 - 0xB0 */ + __IO uint32_t CALFACT; /*!< ADC Calibration factor register, Address offset: 0xB4 */ +} ADC_TypeDef; + +typedef struct +{ + __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ +} ADC_Common_TypeDef; + +/* Legacy registers naming */ +#define TR1 AWD1TR +#define TR2 AWD2TR +#define TR3 AWD3TR + + +/** + * @brief HDMI-CEC + */ +typedef struct +{ + __IO uint32_t CR; /*!< CEC control register, Address offset:0x00 */ + __IO uint32_t CFGR; /*!< CEC configuration register, Address offset:0x04 */ + __IO uint32_t TXDR; /*!< CEC Tx data register , Address offset:0x08 */ + __IO uint32_t RXDR; /*!< CEC Rx Data Register, Address offset:0x0C */ + __IO uint32_t ISR; /*!< CEC Interrupt and Status Register, Address offset:0x10 */ + __IO uint32_t IER; /*!< CEC interrupt enable register, Address offset:0x14 */ +}CEC_TypeDef; + +/** + * @brief Comparator + */ +typedef struct +{ + __IO uint32_t CSR; /*!< COMP control and status register, Address offset: 0x00 */ +} COMP_TypeDef; + +typedef struct +{ + __IO uint32_t CSR_ODD; /*!< COMP control and status register located in register of comparator instance odd, used for bits common to several COMP instances, Address offset: 0x00 */ + __IO uint32_t CSR_EVEN; /*!< COMP control and status register located in register of comparator instance even, used for bits common to several COMP instances, Address offset: 0x04 */ +} COMP_Common_TypeDef; + +/** + * @brief CRC calculation unit + */ +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED1; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + +/** + * @brief Digital to Analog Converter + */ +typedef struct +{ + __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */ + __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */ + __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */ + __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */ + __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */ + __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */ + __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */ + __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */ + __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */ + __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */ + __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */ + __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */ + __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */ + __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */ + __IO uint32_t CCR; /*!< DAC calibration control register, Address offset: 0x38 */ + __IO uint32_t MCR; /*!< DAC mode control register, Address offset: 0x3C */ + __IO uint32_t SHSR1; /*!< DAC Sample and Hold sample time register 1, Address offset: 0x40 */ + __IO uint32_t SHSR2; /*!< DAC Sample and Hold sample time register 2, Address offset: 0x44 */ + __IO uint32_t SHHR; /*!< DAC Sample and Hold hold time register, Address offset: 0x48 */ + __IO uint32_t SHRR; /*!< DAC Sample and Hold refresh time register, Address offset: 0x4C */ +} DAC_TypeDef; + +/** + * @brief Debug MCU + */ +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug configuration register, Address offset: 0x04 */ + __IO uint32_t APBFZ1; /*!< Debug APB freeze register 1, Address offset: 0x08 */ + __IO uint32_t APBFZ2; /*!< Debug APB freeze register 2, Address offset: 0x0C */ +} DBG_TypeDef; + +/** + * @brief DMA Controller + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} DMA_TypeDef; + +/** + * @brief DMA Multiplexer + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register Address offset: 0x0004 * (channel x) */ +}DMAMUX_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< DMA Channel Status Register Address offset: 0x0080 */ + __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register Address offset: 0x0084 */ +}DMAMUX_ChannelStatus_TypeDef; + +typedef struct +{ + __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register Address offset: 0x0100 + 0x0004 * (Req Gen x) */ +}DMAMUX_RequestGen_TypeDef; + +typedef struct +{ + __IO uint32_t RGSR; /*!< DMA Request Generator Status Register Address offset: 0x0140 */ + __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register Address offset: 0x0144 */ +}DMAMUX_RequestGenStatus_TypeDef; + +/** + * @brief Asynch Interrupt/Event Controller (EXTI) + */ +typedef struct +{ + __IO uint32_t RTSR1; /*!< EXTI Rising Trigger Selection Register 1, Address offset: 0x00 */ + __IO uint32_t FTSR1; /*!< EXTI Falling Trigger Selection Register 1, Address offset: 0x04 */ + __IO uint32_t SWIER1; /*!< EXTI Software Interrupt event Register 1, Address offset: 0x08 */ + __IO uint32_t RPR1; /*!< EXTI Rising Pending Register 1, Address offset: 0x0C */ + __IO uint32_t FPR1; /*!< EXTI Falling Pending Register 1, Address offset: 0x10 */ + uint32_t RESERVED1[3]; /*!< Reserved 1, 0x14 -- 0x1C */ + uint32_t RESERVED2[5]; /*!< Reserved 2, 0x20 -- 0x30 */ + uint32_t RESERVED3[11]; /*!< Reserved 3, 0x34 -- 0x5C */ + __IO uint32_t EXTICR[4]; /*!< EXTI External Interrupt Configuration Register, 0x60 -- 0x6C */ + uint32_t RESERVED4[4]; /*!< Reserved 4, 0x70 -- 0x7C */ + __IO uint32_t IMR1; /*!< EXTI Interrupt Mask Register 1, Address offset: 0x80 */ + __IO uint32_t EMR1; /*!< EXTI Event Mask Register 1, Address offset: 0x84 */ + uint32_t RESERVED5[2]; /*!< Reserved 5, 0x88 -- 0x8C */ + __IO uint32_t IMR2; /*!< EXTI Interrupt Mask Register 2, Address offset: 0x90 */ + __IO uint32_t EMR2; /*!< EXTI Event Mask Register 2, Address offset: 0x94 */ +} EXTI_TypeDef; + +/** + * @brief FLASH Registers + */ +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH Access Control register, Address offset: 0x00 */ + uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x04 */ + __IO uint32_t KEYR; /*!< FLASH Key register, Address offset: 0x08 */ + __IO uint32_t OPTKEYR; /*!< FLASH Option Key register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< FLASH Status register, Address offset: 0x10 */ + __IO uint32_t CR; /*!< FLASH Control register, Address offset: 0x14 */ + __IO uint32_t ECCR; /*!< FLASH ECC register, Address offset: 0x18 */ + uint32_t RESERVED2; /*!< Reserved2, Address offset: 0x1C */ + __IO uint32_t OPTR; /*!< FLASH Option register, Address offset: 0x20 */ + __IO uint32_t PCROP1ASR; /*!< FLASH Bank PCROP area A Start address register, Address offset: 0x24 */ + __IO uint32_t PCROP1AER; /*!< FLASH Bank PCROP area A End address register, Address offset: 0x28 */ + __IO uint32_t WRP1AR; /*!< FLASH Bank WRP area A address register, Address offset: 0x2C */ + __IO uint32_t WRP1BR; /*!< FLASH Bank WRP area B address register, Address offset: 0x30 */ + __IO uint32_t PCROP1BSR; /*!< FLASH Bank PCROP area B Start address register, Address offset: 0x34 */ + __IO uint32_t PCROP1BER; /*!< FLASH Bank PCROP area B End address register, Address offset: 0x38 */ + uint32_t RESERVED8[17];/*!< Reserved8, Address offset: 0x3C--0x7C */ + __IO uint32_t SECR; /*!< FLASH security register , Address offset: 0x80 */ +} FLASH_TypeDef; + +/** + * @brief General Purpose I/O + */ +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ + __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */ +} GPIO_TypeDef; + + +/** + * @brief Inter-integrated Circuit Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + +/** + * @brief LPTIMER + */ +typedef struct +{ + __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ + __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ + __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ + __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ + __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ + __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ + __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ + __IO uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x20 */ + __IO uint32_t CFGR2; /*!< LPTIM Option register, Address offset: 0x24 */ +} LPTIM_TypeDef; + + +/** + * @brief Power Control + */ +typedef struct +{ + __IO uint32_t CR1; /*!< PWR Power Control Register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< PWR Power Control Register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< PWR Power Control Register 3, Address offset: 0x08 */ + __IO uint32_t CR4; /*!< PWR Power Control Register 4, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< PWR Power Status Register 1, Address offset: 0x10 */ + __IO uint32_t SR2; /*!< PWR Power Status Register 2, Address offset: 0x14 */ + __IO uint32_t SCR; /*!< PWR Power Status Clear Register, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t PUCRA; /*!< PWR Pull-Up Control Register of port A, Address offset: 0x20 */ + __IO uint32_t PDCRA; /*!< PWR Pull-Down Control Register of port A, Address offset: 0x24 */ + __IO uint32_t PUCRB; /*!< PWR Pull-Up Control Register of port B, Address offset: 0x28 */ + __IO uint32_t PDCRB; /*!< PWR Pull-Down Control Register of port B, Address offset: 0x2C */ + __IO uint32_t PUCRC; /*!< PWR Pull-Up Control Register of port C, Address offset: 0x30 */ + __IO uint32_t PDCRC; /*!< PWR Pull-Down Control Register of port C, Address offset: 0x34 */ + __IO uint32_t PUCRD; /*!< PWR Pull-Up Control Register of port D, Address offset: 0x38 */ + __IO uint32_t PDCRD; /*!< PWR Pull-Down Control Register of port D, Address offset: 0x3C */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x40 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: 0x44 */ + __IO uint32_t PUCRF; /*!< PWR Pull-Up Control Register of port F, Address offset: 0x48 */ + __IO uint32_t PDCRF; /*!< PWR Pull-Down Control Register of port F, Address offset: 0x4C */ +} PWR_TypeDef; + +/** + * @brief Reset and Clock Control + */ +typedef struct +{ + __IO uint32_t CR; /*!< RCC Clock Sources Control Register, Address offset: 0x00 */ + __IO uint32_t ICSCR; /*!< RCC Internal Clock Sources Calibration Register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC Regulated Domain Clocks Configuration Register, Address offset: 0x08 */ + __IO uint32_t PLLCFGR; /*!< RCC System PLL configuration Register, Address offset: 0x0C */ + __IO uint32_t RESERVED0; /*!< Reserved, Address offset: 0x10 */ + __IO uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */ + __IO uint32_t CIER; /*!< RCC Clock Interrupt Enable Register, Address offset: 0x18 */ + __IO uint32_t CIFR; /*!< RCC Clock Interrupt Flag Register, Address offset: 0x1C */ + __IO uint32_t CICR; /*!< RCC Clock Interrupt Clear Register, Address offset: 0x20 */ + __IO uint32_t IOPRSTR; /*!< RCC IO port reset register, Address offset: 0x24 */ + __IO uint32_t AHBRSTR; /*!< RCC AHB peripherals reset register, Address offset: 0x28 */ + __IO uint32_t APBRSTR1; /*!< RCC APB peripherals reset register 1, Address offset: 0x2C */ + __IO uint32_t APBRSTR2; /*!< RCC APB peripherals reset register 2, Address offset: 0x30 */ + __IO uint32_t IOPENR; /*!< RCC IO port enable register, Address offset: 0x34 */ + __IO uint32_t AHBENR; /*!< RCC AHB peripherals clock enable register, Address offset: 0x38 */ + __IO uint32_t APBENR1; /*!< RCC APB peripherals clock enable register1, Address offset: 0x3C */ + __IO uint32_t APBENR2; /*!< RCC APB peripherals clock enable register2, Address offset: 0x40 */ + __IO uint32_t IOPSMENR; /*!< RCC IO port clocks enable in sleep mode register, Address offset: 0x44 */ + __IO uint32_t AHBSMENR; /*!< RCC AHB peripheral clocks enable in sleep mode register, Address offset: 0x48 */ + __IO uint32_t APBSMENR1; /*!< RCC APB peripheral clocks enable in sleep mode register1, Address offset: 0x4C */ + __IO uint32_t APBSMENR2; /*!< RCC APB peripheral clocks enable in sleep mode register2, Address offset: 0x50 */ + __IO uint32_t CCIPR; /*!< RCC Peripherals Independent Clocks Configuration Register, Address offset: 0x54 */ + __IO uint32_t RESERVED2; /*!< Reserved, Address offset: 0x58 */ + __IO uint32_t BDCR; /*!< RCC Backup Domain Control Register, Address offset: 0x5C */ + __IO uint32_t CSR; /*!< RCC Unregulated Domain Clock Control and Status Register, Address offset: 0x60 */ +} RCC_TypeDef; + +/** + * @brief Real-Time Clock + */ +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x08 */ + __IO uint32_t ICSR; /*!< RTC initialization control and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x18 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x1C */ + uint32_t RESERVED1; /*!< Reserved Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x1C */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x48 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x4C */ + __IO uint32_t SR; /*!< RTC Status register, Address offset: 0x50 */ + __IO uint32_t MISR; /*!< RTC Masked Interrupt Status register, Address offset: 0x54 */ + uint32_t RESERVED3; /*!< Reserved Address offset: 0x58 */ + __IO uint32_t SCR; /*!< RTC Status Clear register, Address offset: 0x5C */ + __IO uint32_t OR; /*!< RTC option register, Address offset: 0x60 */ +} RTC_TypeDef; + +/** + * @brief Tamper and backup registers + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TAMP configuration register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TAMP configuration register 2, Address offset: 0x04 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x08 */ + __IO uint32_t FLTCR; /*!< Reserved Address offset: 0x0C */ + uint32_t RESERVED1[7]; /*!< Reserved Address offset: 0x10 -- 0x28 */ + __IO uint32_t IER; /*!< TAMP Interrupt enable register, Address offset: 0x2C */ + __IO uint32_t SR; /*!< TAMP Status register, Address offset: 0x30 */ + __IO uint32_t MISR; /*!< TAMP Masked Interrupt Status register, Address offset: 0x34 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x38 */ + __IO uint32_t SCR; /*!< TAMP Status clear register, Address offset: 0x3C */ + uint32_t RESERVED3[48]; /*!< Reserved Address offset: 0x54 -- 0xFC */ + __IO uint32_t BKP0R; /*!< TAMP backup register 0, Address offset: 0x100 */ + __IO uint32_t BKP1R; /*!< TAMP backup register 1, Address offset: 0x104 */ + __IO uint32_t BKP2R; /*!< TAMP backup register 2, Address offset: 0x108 */ + __IO uint32_t BKP3R; /*!< TAMP backup register 3, Address offset: 0x10C */ + __IO uint32_t BKP4R; /*!< TAMP backup register 4, Address offset: 0x110 */ +} TAMP_TypeDef; + + /** + * @brief Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< SPI Control register 1 (not used in I2S mode), Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ + __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ + __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ + __IO uint32_t RXCRCR; /*!< SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 */ + __IO uint32_t TXCRCR; /*!< SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 */ + __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ + __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ +} SPI_TypeDef; + +/** + * @brief System configuration controller + */ +typedef struct +{ + __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */ + uint32_t RESERVED0[5]; /*!< Reserved, 0x04 --0x14 */ + __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x18 */ + uint32_t RESERVED1[25]; /*!< Reserved 0x1C */ + __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register, Address offset: 0x80 */ +} SYSCFG_TypeDef; + +/** + * @brief TIM + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + __IO uint32_t OR1; /*!< TIM option register, Address offset: 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t AF1; /*!< TIM alternate function register 1, Address offset: 0x60 */ + __IO uint32_t AF2; /*!< TIM alternate function register 2, Address offset: 0x64 */ + __IO uint32_t TISEL; /*!< TIM Input Selection register, Address offset: 0x68 */ +} TIM_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + __IO uint32_t PRESC; /*!< USART Prescaler register, Address offset: 0x2C */ +} USART_TypeDef; + +/** + * @brief VREFBUF + */ +typedef struct +{ + __IO uint32_t CSR; /*!< VREFBUF control and status register, Address offset: 0x00 */ + __IO uint32_t CCR; /*!< VREFBUF calibration and control register, Address offset: 0x04 */ +} VREFBUF_TypeDef; + +/** + * @brief Window WATCHDOG + */ +typedef struct +{ + __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ + __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ +} WWDG_TypeDef; + + +/** + * @brief UCPD + */ +typedef struct +{ + __IO uint32_t CFG1; /*!< UCPD configuration register 1, Address offset: 0x00 */ + __IO uint32_t CFG2; /*!< UCPD configuration register 2, Address offset: 0x04 */ + __IO uint32_t RESERVED0; /*!< UCPD reserved register, Address offset: 0x08 */ + __IO uint32_t CR; /*!< UCPD control register, Address offset: 0x0C */ + __IO uint32_t IMR; /*!< UCPD interrupt mask register, Address offset: 0x10 */ + __IO uint32_t SR; /*!< UCPD status register, Address offset: 0x14 */ + __IO uint32_t ICR; /*!< UCPD interrupt flag clear register Address offset: 0x18 */ + __IO uint32_t TX_ORDSET; /*!< UCPD Tx ordered set type register, Address offset: 0x1C */ + __IO uint32_t TX_PAYSZ; /*!< UCPD Tx payload size register, Address offset: 0x20 */ + __IO uint32_t TXDR; /*!< UCPD Tx data register, Address offset: 0x24 */ + __IO uint32_t RX_ORDSET; /*!< UCPD Rx ordered set type register, Address offset: 0x28 */ + __IO uint32_t RX_PAYSZ; /*!< UCPD Rx payload size register, Address offset: 0x2C */ + __IO uint32_t RXDR; /*!< UCPD Rx data register, Address offset: 0x30 */ + __IO uint32_t RX_ORDEXT1; /*!< UCPD Rx ordered set extension 1 register, Address offset: 0x34 */ + __IO uint32_t RX_ORDEXT2; /*!< UCPD Rx ordered set extension 2 register, Address offset: 0x38 */ + +} UCPD_TypeDef; +/** + * @} + */ + +/** @addtogroup Peripheral_memory_map + * @{ + */ +#define FLASH_BASE (0x08000000UL) /*!< FLASH base address */ +#define SRAM_BASE (0x20000000UL) /*!< SRAM base address */ +#define PERIPH_BASE (0x40000000UL) /*!< Peripheral base address */ +#define IOPORT_BASE (0x50000000UL) /*!< IOPORT base address */ +#define SRAM_SIZE_MAX (0x00008000UL) /*!< maximum SRAM size (up to 32 KBytes) */ + +#define FLASH_SIZE (((*((uint32_t *)FLASHSIZE_BASE)) & (0x00FFU)) << 10U) + +/*!< Peripheral memory map */ +#define APBPERIPH_BASE (PERIPH_BASE) +#define AHBPERIPH_BASE (PERIPH_BASE + 0x00020000UL) + +/*!< APB peripherals */ + +#define TIM2_BASE (APBPERIPH_BASE + 0UL) +#define TIM3_BASE (APBPERIPH_BASE + 0x00000400UL) +#define TIM6_BASE (APBPERIPH_BASE + 0x00001000UL) +#define TIM7_BASE (APBPERIPH_BASE + 0x00001400UL) +#define TIM14_BASE (APBPERIPH_BASE + 0x00002000UL) +#define RTC_BASE (APBPERIPH_BASE + 0x00002800UL) +#define WWDG_BASE (APBPERIPH_BASE + 0x00002C00UL) +#define IWDG_BASE (APBPERIPH_BASE + 0x00003000UL) +#define SPI2_BASE (APBPERIPH_BASE + 0x00003800UL) +#define USART2_BASE (APBPERIPH_BASE + 0x00004400UL) +#define USART3_BASE (APBPERIPH_BASE + 0x00004800UL) +#define USART4_BASE (APBPERIPH_BASE + 0x00004C00UL) +#define I2C1_BASE (APBPERIPH_BASE + 0x00005400UL) +#define I2C2_BASE (APBPERIPH_BASE + 0x00005800UL) +#define PWR_BASE (APBPERIPH_BASE + 0x00007000UL) +#define DAC1_BASE (APBPERIPH_BASE + 0x00007400UL) +#define DAC_BASE (APBPERIPH_BASE + 0x00007400UL) /* Kept for legacy purpose */ +#define CEC_BASE (APBPERIPH_BASE + 0x00007800UL) +#define LPTIM1_BASE (APBPERIPH_BASE + 0x00007C00UL) +#define LPUART1_BASE (APBPERIPH_BASE + 0x00008000UL) +#define LPTIM2_BASE (APBPERIPH_BASE + 0x00009400UL) +#define UCPD1_BASE (APBPERIPH_BASE + 0x0000A000UL) +#define UCPD2_BASE (APBPERIPH_BASE + 0x0000A400UL) +#define TAMP_BASE (APBPERIPH_BASE + 0x0000B000UL) +#define SYSCFG_BASE (APBPERIPH_BASE + 0x00010000UL) +#define VREFBUF_BASE (APBPERIPH_BASE + 0x00010030UL) +#define COMP1_BASE (SYSCFG_BASE + 0x0200UL) +#define COMP2_BASE (SYSCFG_BASE + 0x0204UL) +#define ADC1_BASE (APBPERIPH_BASE + 0x00012400UL) +#define ADC1_COMMON_BASE (APBPERIPH_BASE + 0x00012708UL) +#define ADC_BASE (ADC1_COMMON_BASE) /* Kept for legacy purpose */ +#define TIM1_BASE (APBPERIPH_BASE + 0x00012C00UL) +#define SPI1_BASE (APBPERIPH_BASE + 0x00013000UL) +#define USART1_BASE (APBPERIPH_BASE + 0x00013800UL) +#define TIM15_BASE (APBPERIPH_BASE + 0x00014000UL) +#define TIM16_BASE (APBPERIPH_BASE + 0x00014400UL) +#define TIM17_BASE (APBPERIPH_BASE + 0x00014800UL) +#define DBG_BASE (APBPERIPH_BASE + 0x00015800UL) + + +/*!< AHB peripherals */ +#define DMA1_BASE (AHBPERIPH_BASE) +#define DMAMUX1_BASE (AHBPERIPH_BASE + 0x00000800UL) +#define RCC_BASE (AHBPERIPH_BASE + 0x00001000UL) +#define EXTI_BASE (AHBPERIPH_BASE + 0x00001800UL) +#define FLASH_R_BASE (AHBPERIPH_BASE + 0x00002000UL) +#define CRC_BASE (AHBPERIPH_BASE + 0x00003000UL) + + +#define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) +#define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) +#define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) +#define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) +#define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) +#define DMA1_Channel6_BASE (DMA1_BASE + 0x0000006CUL) +#define DMA1_Channel7_BASE (DMA1_BASE + 0x00000080UL) + +#define DMAMUX1_Channel0_BASE (DMAMUX1_BASE) +#define DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x00000004UL) +#define DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x00000008UL) +#define DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x0000000CUL) +#define DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x00000010UL) +#define DMAMUX1_Channel5_BASE (DMAMUX1_BASE + 0x00000014UL) +#define DMAMUX1_Channel6_BASE (DMAMUX1_BASE + 0x00000018UL) + +#define DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x00000100UL) +#define DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x00000104UL) +#define DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x00000108UL) +#define DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x0000010CUL) + +#define DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x00000080UL) +#define DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x00000140UL) + +/*!< IOPORT */ +#define GPIOA_BASE (IOPORT_BASE + 0x00000000UL) +#define GPIOB_BASE (IOPORT_BASE + 0x00000400UL) +#define GPIOC_BASE (IOPORT_BASE + 0x00000800UL) +#define GPIOD_BASE (IOPORT_BASE + 0x00000C00UL) +#define GPIOF_BASE (IOPORT_BASE + 0x00001400UL) + +/*!< Device Electronic Signature */ +#define PACKAGE_BASE (0x1FFF7500UL) /*!< Package data register base address */ +#define UID_BASE (0x1FFF7590UL) /*!< Unique device ID register base address */ +#define FLASHSIZE_BASE (0x1FFF75E0UL) /*!< Flash size data register base address */ + +/** + * @} + */ + +/** @addtogroup Peripheral_declaration + * @{ + */ +#define TIM2 ((TIM_TypeDef *) TIM2_BASE) +#define TIM3 ((TIM_TypeDef *) TIM3_BASE) +#define TIM6 ((TIM_TypeDef *) TIM6_BASE) +#define TIM7 ((TIM_TypeDef *) TIM7_BASE) +#define TIM14 ((TIM_TypeDef *) TIM14_BASE) +#define RTC ((RTC_TypeDef *) RTC_BASE) +#define TAMP ((TAMP_TypeDef *) TAMP_BASE) +#define WWDG ((WWDG_TypeDef *) WWDG_BASE) +#define IWDG ((IWDG_TypeDef *) IWDG_BASE) +#define SPI2 ((SPI_TypeDef *) SPI2_BASE) +#define USART2 ((USART_TypeDef *) USART2_BASE) +#define USART3 ((USART_TypeDef *) USART3_BASE) +#define USART4 ((USART_TypeDef *) USART4_BASE) +#define I2C1 ((I2C_TypeDef *) I2C1_BASE) +#define I2C2 ((I2C_TypeDef *) I2C2_BASE) +#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) +#define PWR ((PWR_TypeDef *) PWR_BASE) +#define RCC ((RCC_TypeDef *) RCC_BASE) +#define EXTI ((EXTI_TypeDef *) EXTI_BASE) +#define DAC1 ((DAC_TypeDef *) DAC1_BASE) +#define DAC ((DAC_TypeDef *) DAC_BASE) /* Kept for legacy purpose */ +#define LPUART1 ((USART_TypeDef *) LPUART1_BASE) +#define LPTIM2 ((LPTIM_TypeDef *) LPTIM2_BASE) +#define CEC ((CEC_TypeDef *) CEC_BASE) +#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) +#define VREFBUF ((VREFBUF_TypeDef *) VREFBUF_BASE) +#define COMP1 ((COMP_TypeDef *) COMP1_BASE) +#define COMP2 ((COMP_TypeDef *) COMP2_BASE) +#define COMP12_COMMON ((COMP_Common_TypeDef *) COMP1_BASE) +#define TIM1 ((TIM_TypeDef *) TIM1_BASE) +#define SPI1 ((SPI_TypeDef *) SPI1_BASE) +#define USART1 ((USART_TypeDef *) USART1_BASE) +#define TIM15 ((TIM_TypeDef *) TIM15_BASE) +#define TIM16 ((TIM_TypeDef *) TIM16_BASE) +#define TIM17 ((TIM_TypeDef *) TIM17_BASE) +#define DMA1 ((DMA_TypeDef *) DMA1_BASE) +#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) +#define CRC ((CRC_TypeDef *) CRC_BASE) +#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) +#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) +#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) +#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) +#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE) +#define ADC1 ((ADC_TypeDef *) ADC1_BASE) +#define ADC1_COMMON ((ADC_Common_TypeDef *) ADC1_COMMON_BASE) +#define ADC (ADC1_COMMON) /* Kept for legacy purpose */ + + +#define UCPD1 ((UCPD_TypeDef *) UCPD1_BASE) +#define UCPD2 ((UCPD_TypeDef *) UCPD2_BASE) + +#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) +#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) +#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) +#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) +#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) +#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) +#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) +#define DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE) +#define DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE) +#define DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE) +#define DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE) +#define DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE) +#define DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE) +#define DMAMUX1_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE) +#define DMAMUX1_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE) + +#define DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE) +#define DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE) +#define DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE) +#define DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE) + +#define DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE) +#define DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE) + +#define DBG ((DBG_TypeDef *) DBG_BASE) + +/** + * @} + */ + +/** @addtogroup Exported_constants + * @{ + */ + + /** @addtogroup Hardware_Constant_Definition + * @{ + */ +#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */ + + /** + * @} + */ + + /** @addtogroup Peripheral_Registers_Bits_Definition + * @{ + */ + +/******************************************************************************/ +/* Peripheral Registers Bits Definition */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* Analog to Digital Converter (ADC) */ +/* */ +/******************************************************************************/ +/******************** Bit definition for ADC_ISR register *******************/ +#define ADC_ISR_ADRDY_Pos (0U) +#define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ +#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC ready flag */ +#define ADC_ISR_EOSMP_Pos (1U) +#define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ +#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< ADC group regular end of sampling flag */ +#define ADC_ISR_EOC_Pos (2U) +#define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ +#define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< ADC group regular end of unitary conversion flag */ +#define ADC_ISR_EOS_Pos (3U) +#define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) /*!< 0x00000008 */ +#define ADC_ISR_EOS ADC_ISR_EOS_Msk /*!< ADC group regular end of sequence conversions flag */ +#define ADC_ISR_OVR_Pos (4U) +#define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ +#define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< ADC group regular overrun flag */ +#define ADC_ISR_AWD1_Pos (7U) +#define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */ +#define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk /*!< ADC analog watchdog 1 flag */ +#define ADC_ISR_AWD2_Pos (8U) +#define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) /*!< 0x00000100 */ +#define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk /*!< ADC analog watchdog 2 flag */ +#define ADC_ISR_AWD3_Pos (9U) +#define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) /*!< 0x00000200 */ +#define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk /*!< ADC analog watchdog 3 flag */ +#define ADC_ISR_EOCAL_Pos (11U) +#define ADC_ISR_EOCAL_Msk (0x1UL << ADC_ISR_EOCAL_Pos) /*!< 0x00000800 */ +#define ADC_ISR_EOCAL ADC_ISR_EOCAL_Msk /*!< ADC end of calibration flag */ +#define ADC_ISR_CCRDY_Pos (13U) +#define ADC_ISR_CCRDY_Msk (0x1UL << ADC_ISR_CCRDY_Pos) /*!< 0x00002000 */ +#define ADC_ISR_CCRDY ADC_ISR_CCRDY_Msk /*!< ADC channel configuration ready flag */ + +/* Legacy defines */ +#define ADC_ISR_EOSEQ (ADC_ISR_EOS) + +/******************** Bit definition for ADC_IER register *******************/ +#define ADC_IER_ADRDYIE_Pos (0U) +#define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ +#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC ready interrupt */ +#define ADC_IER_EOSMPIE_Pos (1U) +#define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ +#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< ADC group regular end of sampling interrupt */ +#define ADC_IER_EOCIE_Pos (2U) +#define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ +#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< ADC group regular end of unitary conversion interrupt */ +#define ADC_IER_EOSIE_Pos (3U) +#define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) /*!< 0x00000008 */ +#define ADC_IER_EOSIE ADC_IER_EOSIE_Msk /*!< ADC group regular end of sequence conversions interrupt */ +#define ADC_IER_OVRIE_Pos (4U) +#define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ +#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< ADC group regular overrun interrupt */ +#define ADC_IER_AWD1IE_Pos (7U) +#define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) /*!< 0x00000080 */ +#define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk /*!< ADC analog watchdog 1 interrupt */ +#define ADC_IER_AWD2IE_Pos (8U) +#define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) /*!< 0x00000100 */ +#define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk /*!< ADC analog watchdog 2 interrupt */ +#define ADC_IER_AWD3IE_Pos (9U) +#define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) /*!< 0x00000200 */ +#define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk /*!< ADC analog watchdog 3 interrupt */ +#define ADC_IER_EOCALIE_Pos (11U) +#define ADC_IER_EOCALIE_Msk (0x1UL << ADC_IER_EOCALIE_Pos) /*!< 0x00000800 */ +#define ADC_IER_EOCALIE ADC_IER_EOCALIE_Msk /*!< ADC end of calibration interrupt */ +#define ADC_IER_CCRDYIE_Pos (13U) +#define ADC_IER_CCRDYIE_Msk (0x1UL << ADC_IER_CCRDYIE_Pos) /*!< 0x00002000 */ +#define ADC_IER_CCRDYIE ADC_IER_CCRDYIE_Msk /*!< ADC channel configuration ready interrupt */ + +/* Legacy defines */ +#define ADC_IER_EOSEQIE (ADC_IER_EOSIE) + +/******************** Bit definition for ADC_CR register ********************/ +#define ADC_CR_ADEN_Pos (0U) +#define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ +#define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable */ +#define ADC_CR_ADDIS_Pos (1U) +#define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ +#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable */ +#define ADC_CR_ADSTART_Pos (2U) +#define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ +#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC group regular conversion start */ +#define ADC_CR_ADSTP_Pos (4U) +#define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ +#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC group regular conversion stop */ +#define ADC_CR_ADVREGEN_Pos (28U) +#define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ +#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC voltage regulator enable */ +#define ADC_CR_ADCAL_Pos (31U) +#define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ +#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ + +/******************** Bit definition for ADC_CFGR1 register *****************/ +#define ADC_CFGR1_DMAEN_Pos (0U) +#define ADC_CFGR1_DMAEN_Msk (0x1UL << ADC_CFGR1_DMAEN_Pos) /*!< 0x00000001 */ +#define ADC_CFGR1_DMAEN ADC_CFGR1_DMAEN_Msk /*!< ADC DMA transfer enable */ +#define ADC_CFGR1_DMACFG_Pos (1U) +#define ADC_CFGR1_DMACFG_Msk (0x1UL << ADC_CFGR1_DMACFG_Pos) /*!< 0x00000002 */ +#define ADC_CFGR1_DMACFG ADC_CFGR1_DMACFG_Msk /*!< ADC DMA transfer configuration */ + +#define ADC_CFGR1_SCANDIR_Pos (2U) +#define ADC_CFGR1_SCANDIR_Msk (0x1UL << ADC_CFGR1_SCANDIR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR_Msk /*!< ADC group regular sequencer scan direction */ + +#define ADC_CFGR1_RES_Pos (3U) +#define ADC_CFGR1_RES_Msk (0x3UL << ADC_CFGR1_RES_Pos) /*!< 0x00000018 */ +#define ADC_CFGR1_RES ADC_CFGR1_RES_Msk /*!< ADC data resolution */ +#define ADC_CFGR1_RES_0 (0x1U << ADC_CFGR1_RES_Pos) /*!< 0x00000008 */ +#define ADC_CFGR1_RES_1 (0x2U << ADC_CFGR1_RES_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR1_ALIGN_Pos (5U) +#define ADC_CFGR1_ALIGN_Msk (0x1UL << ADC_CFGR1_ALIGN_Pos) /*!< 0x00000020 */ +#define ADC_CFGR1_ALIGN ADC_CFGR1_ALIGN_Msk /*!< ADC data alignment */ + +#define ADC_CFGR1_EXTSEL_Pos (6U) +#define ADC_CFGR1_EXTSEL_Msk (0x7UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x000001C0 */ +#define ADC_CFGR1_EXTSEL ADC_CFGR1_EXTSEL_Msk /*!< ADC group regular external trigger source */ +#define ADC_CFGR1_EXTSEL_0 (0x1UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000040 */ +#define ADC_CFGR1_EXTSEL_1 (0x2UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000080 */ +#define ADC_CFGR1_EXTSEL_2 (0x4UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR1_EXTEN_Pos (10U) +#define ADC_CFGR1_EXTEN_Msk (0x3UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000C00 */ +#define ADC_CFGR1_EXTEN ADC_CFGR1_EXTEN_Msk /*!< ADC group regular external trigger polarity */ +#define ADC_CFGR1_EXTEN_0 (0x1UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000400 */ +#define ADC_CFGR1_EXTEN_1 (0x2UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000800 */ + +#define ADC_CFGR1_OVRMOD_Pos (12U) +#define ADC_CFGR1_OVRMOD_Msk (0x1UL << ADC_CFGR1_OVRMOD_Pos) /*!< 0x00001000 */ +#define ADC_CFGR1_OVRMOD ADC_CFGR1_OVRMOD_Msk /*!< ADC group regular overrun configuration */ +#define ADC_CFGR1_CONT_Pos (13U) +#define ADC_CFGR1_CONT_Msk (0x1UL << ADC_CFGR1_CONT_Pos) /*!< 0x00002000 */ +#define ADC_CFGR1_CONT ADC_CFGR1_CONT_Msk /*!< ADC group regular continuous conversion mode */ +#define ADC_CFGR1_WAIT_Pos (14U) +#define ADC_CFGR1_WAIT_Msk (0x1UL << ADC_CFGR1_WAIT_Pos) /*!< 0x00004000 */ +#define ADC_CFGR1_WAIT ADC_CFGR1_WAIT_Msk /*!< ADC low power auto wait */ +#define ADC_CFGR1_AUTOFF_Pos (15U) +#define ADC_CFGR1_AUTOFF_Msk (0x1UL << ADC_CFGR1_AUTOFF_Pos) /*!< 0x00008000 */ +#define ADC_CFGR1_AUTOFF ADC_CFGR1_AUTOFF_Msk /*!< ADC low power auto power off */ +#define ADC_CFGR1_DISCEN_Pos (16U) +#define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */ +#define ADC_CFGR1_DISCEN ADC_CFGR1_DISCEN_Msk /*!< ADC group regular sequencer discontinuous mode */ +#define ADC_CFGR1_CHSELRMOD_Pos (21U) +#define ADC_CFGR1_CHSELRMOD_Msk (0x1UL << ADC_CFGR1_CHSELRMOD_Pos) /*!< 0x00200000 */ +#define ADC_CFGR1_CHSELRMOD ADC_CFGR1_CHSELRMOD_Msk /*!< ADC group regular sequencer mode */ + +#define ADC_CFGR1_AWD1SGL_Pos (22U) +#define ADC_CFGR1_AWD1SGL_Msk (0x1UL << ADC_CFGR1_AWD1SGL_Pos) /*!< 0x00400000 */ +#define ADC_CFGR1_AWD1SGL ADC_CFGR1_AWD1SGL_Msk /*!< ADC analog watchdog 1 monitoring a single channel or all channels */ +#define ADC_CFGR1_AWD1EN_Pos (23U) +#define ADC_CFGR1_AWD1EN_Msk (0x1UL << ADC_CFGR1_AWD1EN_Pos) /*!< 0x00800000 */ +#define ADC_CFGR1_AWD1EN ADC_CFGR1_AWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group regular */ + +#define ADC_CFGR1_AWD1CH_Pos (26U) +#define ADC_CFGR1_AWD1CH_Msk (0x1FUL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x7C000000 */ +#define ADC_CFGR1_AWD1CH ADC_CFGR1_AWD1CH_Msk /*!< ADC analog watchdog 1 monitored channel selection */ +#define ADC_CFGR1_AWD1CH_0 (0x01UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x04000000 */ +#define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ +#define ADC_CFGR1_AWD1CH_2 (0x04UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x10000000 */ +#define ADC_CFGR1_AWD1CH_3 (0x08UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x20000000 */ +#define ADC_CFGR1_AWD1CH_4 (0x10UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x40000000 */ + +/* Legacy defines */ +#define ADC_CFGR1_AUTDLY (ADC_CFGR1_WAIT) + +/******************** Bit definition for ADC_CFGR2 register *****************/ +#define ADC_CFGR2_OVSE_Pos (0U) +#define ADC_CFGR2_OVSE_Msk (0x1UL << ADC_CFGR2_OVSE_Pos) /*!< 0x00000001 */ +#define ADC_CFGR2_OVSE ADC_CFGR2_OVSE_Msk /*!< ADC oversampler enable on scope ADC group regular */ + +#define ADC_CFGR2_OVSR_Pos (2U) +#define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ +#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< ADC oversampling ratio */ +#define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ +#define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR2_OVSS_Pos (5U) +#define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ +#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< ADC oversampling shift */ +#define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ +#define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ +#define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ +#define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR2_TOVS_Pos (9U) +#define ADC_CFGR2_TOVS_Msk (0x1UL << ADC_CFGR2_TOVS_Pos) /*!< 0x00000200 */ +#define ADC_CFGR2_TOVS ADC_CFGR2_TOVS_Msk /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */ + +#define ADC_CFGR2_LFTRIG_Pos (29U) +#define ADC_CFGR2_LFTRIG_Msk (0x1UL << ADC_CFGR2_LFTRIG_Pos) /*!< 0x20000000 */ +#define ADC_CFGR2_LFTRIG ADC_CFGR2_LFTRIG_Msk /*!< ADC low frequency trigger mode */ + +#define ADC_CFGR2_CKMODE_Pos (30U) +#define ADC_CFGR2_CKMODE_Msk (0x3UL << ADC_CFGR2_CKMODE_Pos) /*!< 0xC0000000 */ +#define ADC_CFGR2_CKMODE ADC_CFGR2_CKMODE_Msk /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */ +#define ADC_CFGR2_CKMODE_1 (0x2UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x80000000 */ +#define ADC_CFGR2_CKMODE_0 (0x1UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x40000000 */ + +/******************** Bit definition for ADC_SMPR register ******************/ +#define ADC_SMPR_SMP1_Pos (0U) +#define ADC_SMPR_SMP1_Msk (0x7UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000007 */ +#define ADC_SMPR_SMP1 ADC_SMPR_SMP1_Msk /*!< ADC group of channels sampling time 1 */ +#define ADC_SMPR_SMP1_0 (0x1UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000001 */ +#define ADC_SMPR_SMP1_1 (0x2UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000002 */ +#define ADC_SMPR_SMP1_2 (0x4UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR_SMP2_Pos (4U) +#define ADC_SMPR_SMP2_Msk (0x7UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000070 */ +#define ADC_SMPR_SMP2 ADC_SMPR_SMP2_Msk /*!< ADC group of channels sampling time 2 */ +#define ADC_SMPR_SMP2_0 (0x1UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000010 */ +#define ADC_SMPR_SMP2_1 (0x2UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000020 */ +#define ADC_SMPR_SMP2_2 (0x4UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000040 */ + +#define ADC_SMPR_SMPSEL_Pos (8U) +#define ADC_SMPR_SMPSEL_Msk (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos) /*!< 0x07FFFF00 */ +#define ADC_SMPR_SMPSEL ADC_SMPR_SMPSEL_Msk /*!< ADC all channels sampling time selection */ +#define ADC_SMPR_SMPSEL0_Pos (8U) +#define ADC_SMPR_SMPSEL0_Msk (0x1UL << ADC_SMPR_SMPSEL0_Pos) /*!< 0x00000100 */ +#define ADC_SMPR_SMPSEL0 ADC_SMPR_SMPSEL0_Msk /*!< ADC channel 0 sampling time selection */ +#define ADC_SMPR_SMPSEL1_Pos (9U) +#define ADC_SMPR_SMPSEL1_Msk (0x1UL << ADC_SMPR_SMPSEL1_Pos) /*!< 0x00000200 */ +#define ADC_SMPR_SMPSEL1 ADC_SMPR_SMPSEL1_Msk /*!< ADC channel 1 sampling time selection */ +#define ADC_SMPR_SMPSEL2_Pos (10U) +#define ADC_SMPR_SMPSEL2_Msk (0x1UL << ADC_SMPR_SMPSEL2_Pos) /*!< 0x00000400 */ +#define ADC_SMPR_SMPSEL2 ADC_SMPR_SMPSEL2_Msk /*!< ADC channel 2 sampling time selection */ +#define ADC_SMPR_SMPSEL3_Pos (11U) +#define ADC_SMPR_SMPSEL3_Msk (0x1UL << ADC_SMPR_SMPSEL3_Pos) /*!< 0x00000800 */ +#define ADC_SMPR_SMPSEL3 ADC_SMPR_SMPSEL3_Msk /*!< ADC channel 3 sampling time selection */ +#define ADC_SMPR_SMPSEL4_Pos (12U) +#define ADC_SMPR_SMPSEL4_Msk (0x1UL << ADC_SMPR_SMPSEL4_Pos) /*!< 0x00001000 */ +#define ADC_SMPR_SMPSEL4 ADC_SMPR_SMPSEL4_Msk /*!< ADC channel 4 sampling time selection */ +#define ADC_SMPR_SMPSEL5_Pos (13U) +#define ADC_SMPR_SMPSEL5_Msk (0x1UL << ADC_SMPR_SMPSEL5_Pos) /*!< 0x00002000 */ +#define ADC_SMPR_SMPSEL5 ADC_SMPR_SMPSEL5_Msk /*!< ADC channel 5 sampling time selection */ +#define ADC_SMPR_SMPSEL6_Pos (14U) +#define ADC_SMPR_SMPSEL6_Msk (0x1UL << ADC_SMPR_SMPSEL6_Pos) /*!< 0x00004000 */ +#define ADC_SMPR_SMPSEL6 ADC_SMPR_SMPSEL6_Msk /*!< ADC channel 6 sampling time selection */ +#define ADC_SMPR_SMPSEL7_Pos (15U) +#define ADC_SMPR_SMPSEL7_Msk (0x1UL << ADC_SMPR_SMPSEL7_Pos) /*!< 0x00008000 */ +#define ADC_SMPR_SMPSEL7 ADC_SMPR_SMPSEL7_Msk /*!< ADC channel 7 sampling time selection */ +#define ADC_SMPR_SMPSEL8_Pos (16U) +#define ADC_SMPR_SMPSEL8_Msk (0x1UL << ADC_SMPR_SMPSEL8_Pos) /*!< 0x00010000 */ +#define ADC_SMPR_SMPSEL8 ADC_SMPR_SMPSEL8_Msk /*!< ADC channel 8 sampling time selection */ +#define ADC_SMPR_SMPSEL9_Pos (17U) +#define ADC_SMPR_SMPSEL9_Msk (0x1UL << ADC_SMPR_SMPSEL9_Pos) /*!< 0x00020000 */ +#define ADC_SMPR_SMPSEL9 ADC_SMPR_SMPSEL9_Msk /*!< ADC channel 9 sampling time selection */ +#define ADC_SMPR_SMPSEL10_Pos (18U) +#define ADC_SMPR_SMPSEL10_Msk (0x1UL << ADC_SMPR_SMPSEL10_Pos) /*!< 0x00040000 */ +#define ADC_SMPR_SMPSEL10 ADC_SMPR_SMPSEL10_Msk /*!< ADC channel 10 sampling time selection */ +#define ADC_SMPR_SMPSEL11_Pos (19U) +#define ADC_SMPR_SMPSEL11_Msk (0x1UL << ADC_SMPR_SMPSEL11_Pos) /*!< 0x00080000 */ +#define ADC_SMPR_SMPSEL11 ADC_SMPR_SMPSEL11_Msk /*!< ADC channel 11 sampling time selection */ +#define ADC_SMPR_SMPSEL12_Pos (20U) +#define ADC_SMPR_SMPSEL12_Msk (0x1UL << ADC_SMPR_SMPSEL12_Pos) /*!< 0x00100000 */ +#define ADC_SMPR_SMPSEL12 ADC_SMPR_SMPSEL12_Msk /*!< ADC channel 12 sampling time selection */ +#define ADC_SMPR_SMPSEL13_Pos (21U) +#define ADC_SMPR_SMPSEL13_Msk (0x1UL << ADC_SMPR_SMPSEL13_Pos) /*!< 0x00200000 */ +#define ADC_SMPR_SMPSEL13 ADC_SMPR_SMPSEL13_Msk /*!< ADC channel 13 sampling time selection */ +#define ADC_SMPR_SMPSEL14_Pos (22U) +#define ADC_SMPR_SMPSEL14_Msk (0x1UL << ADC_SMPR_SMPSEL14_Pos) /*!< 0x00400000 */ +#define ADC_SMPR_SMPSEL14 ADC_SMPR_SMPSEL14_Msk /*!< ADC channel 14 sampling time selection */ +#define ADC_SMPR_SMPSEL15_Pos (23U) +#define ADC_SMPR_SMPSEL15_Msk (0x1UL << ADC_SMPR_SMPSEL15_Pos) /*!< 0x00800000 */ +#define ADC_SMPR_SMPSEL15 ADC_SMPR_SMPSEL15_Msk /*!< ADC channel 15 sampling time selection */ +#define ADC_SMPR_SMPSEL16_Pos (24U) +#define ADC_SMPR_SMPSEL16_Msk (0x1UL << ADC_SMPR_SMPSEL16_Pos) /*!< 0x01000000 */ +#define ADC_SMPR_SMPSEL16 ADC_SMPR_SMPSEL16_Msk /*!< ADC channel 16 sampling time selection */ +#define ADC_SMPR_SMPSEL17_Pos (25U) +#define ADC_SMPR_SMPSEL17_Msk (0x1UL << ADC_SMPR_SMPSEL17_Pos) /*!< 0x02000000 */ +#define ADC_SMPR_SMPSEL17 ADC_SMPR_SMPSEL17_Msk /*!< ADC channel 17 sampling time selection */ +#define ADC_SMPR_SMPSEL18_Pos (26U) +#define ADC_SMPR_SMPSEL18_Msk (0x1UL << ADC_SMPR_SMPSEL18_Pos) /*!< 0x04000000 */ +#define ADC_SMPR_SMPSEL18 ADC_SMPR_SMPSEL18_Msk /*!< ADC channel 18 sampling time selection */ + +/******************** Bit definition for ADC_AWD1TR register *******************/ +#define ADC_AWD1TR_LT1_Pos (0U) +#define ADC_AWD1TR_LT1_Msk (0xFFFUL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000FFF */ +#define ADC_AWD1TR_LT1 ADC_AWD1TR_LT1_Msk /*!< ADC analog watchdog 1 threshold low */ +#define ADC_AWD1TR_LT1_0 (0x001UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000001 */ +#define ADC_AWD1TR_LT1_1 (0x002UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000002 */ +#define ADC_AWD1TR_LT1_2 (0x004UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000004 */ +#define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ +#define ADC_AWD1TR_LT1_4 (0x010UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000010 */ +#define ADC_AWD1TR_LT1_5 (0x020UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000020 */ +#define ADC_AWD1TR_LT1_6 (0x040UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000040 */ +#define ADC_AWD1TR_LT1_7 (0x080UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000080 */ +#define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ +#define ADC_AWD1TR_LT1_9 (0x200UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000200 */ +#define ADC_AWD1TR_LT1_10 (0x400UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000400 */ +#define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ + +#define ADC_AWD1TR_HT1_Pos (16U) +#define ADC_AWD1TR_HT1_Msk (0xFFFUL << ADC_AWD1TR_HT1_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD1TR_HT1 ADC_AWD1TR_HT1_Msk /*!< ADC Analog watchdog 1 threshold high */ +#define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ +#define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ +#define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ +#define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ +#define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ +#define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ +#define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ +#define ADC_AWD1TR_HT1_7 (0x080UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00800000 */ +#define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ +#define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ +#define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ +#define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR1_LT1 ADC_AWD1TR_LT1 +#define ADC_TR1_LT1_0 ADC_AWD1TR_LT1_0 +#define ADC_TR1_LT1_1 ADC_AWD1TR_LT1_1 +#define ADC_TR1_LT1_2 ADC_AWD1TR_LT1_2 +#define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3 +#define ADC_TR1_LT1_4 ADC_AWD1TR_LT1_4 +#define ADC_TR1_LT1_5 ADC_AWD1TR_LT1_5 +#define ADC_TR1_LT1_6 ADC_AWD1TR_LT1_6 +#define ADC_TR1_LT1_7 ADC_AWD1TR_LT1_7 +#define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8 +#define ADC_TR1_LT1_9 ADC_AWD1TR_LT1_9 +#define ADC_TR1_LT1_10 ADC_AWD1TR_LT1_10 +#define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11 + +#define ADC_TR1_HT1 ADC_AWD1TR_HT1 +#define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0 +#define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1 +#define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2 +#define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3 +#define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4 +#define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5 +#define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6 +#define ADC_TR1_HT1_7 ADC_AWD1TR_HT1_7 +#define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8 +#define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9 +#define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10 +#define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11 + +/******************** Bit definition for ADC_AWD2TR register *******************/ +#define ADC_AWD2TR_LT2_Pos (0U) +#define ADC_AWD2TR_LT2_Msk (0xFFFUL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000FFF */ +#define ADC_AWD2TR_LT2 ADC_AWD2TR_LT2_Msk /*!< ADC analog watchdog 2 threshold low */ +#define ADC_AWD2TR_LT2_0 (0x001UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000001 */ +#define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ +#define ADC_AWD2TR_LT2_2 (0x004UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000004 */ +#define ADC_AWD2TR_LT2_3 (0x008UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000008 */ +#define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ +#define ADC_AWD2TR_LT2_5 (0x020UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000020 */ +#define ADC_AWD2TR_LT2_6 (0x040UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000040 */ +#define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ +#define ADC_AWD2TR_LT2_8 (0x100UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000100 */ +#define ADC_AWD2TR_LT2_9 (0x200UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000200 */ +#define ADC_AWD2TR_LT2_10 (0x400UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000400 */ +#define ADC_AWD2TR_LT2_11 (0x800UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000800 */ + +#define ADC_AWD2TR_HT2_Pos (16U) +#define ADC_AWD2TR_HT2_Msk (0xFFFUL << ADC_AWD2TR_HT2_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD2TR_HT2 ADC_AWD2TR_HT2_Msk /*!< ADC analog watchdog 2 threshold high */ +#define ADC_AWD2TR_HT2_0 (0x001UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00010000 */ +#define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ +#define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ +#define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ +#define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ +#define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ +#define ADC_AWD2TR_HT2_6 (0x040UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00400000 */ +#define ADC_AWD2TR_HT2_7 (0x080UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00800000 */ +#define ADC_AWD2TR_HT2_8 (0x100UL << ADC_AWD2TR_HT2_Pos) /*!< 0x01000000 */ +#define ADC_AWD2TR_HT2_9 (0x200UL << ADC_AWD2TR_HT2_Pos) /*!< 0x02000000 */ +#define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ +#define ADC_AWD2TR_HT2_11 (0x800UL << ADC_AWD2TR_HT2_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR2_LT2 ADC_AWD2TR_LT2 +#define ADC_TR2_LT2_0 ADC_AWD2TR_LT2_0 +#define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1 +#define ADC_TR2_LT2_2 ADC_AWD2TR_LT2_2 +#define ADC_TR2_LT2_3 ADC_AWD2TR_LT2_3 +#define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4 +#define ADC_TR2_LT2_5 ADC_AWD2TR_LT2_5 +#define ADC_TR2_LT2_6 ADC_AWD2TR_LT2_6 +#define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7 +#define ADC_TR2_LT2_8 ADC_AWD2TR_LT2_8 +#define ADC_TR2_LT2_9 ADC_AWD2TR_LT2_9 +#define ADC_TR2_LT2_10 ADC_AWD2TR_LT2_10 +#define ADC_TR2_LT2_11 ADC_AWD2TR_LT2_11 + +#define ADC_TR2_HT2 ADC_AWD2TR_HT2 +#define ADC_TR2_HT2_0 ADC_AWD2TR_HT2_0 +#define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1 +#define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2 +#define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3 +#define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4 +#define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5 +#define ADC_TR2_HT2_6 ADC_AWD2TR_HT2_6 +#define ADC_TR2_HT2_7 ADC_AWD2TR_HT2_7 +#define ADC_TR2_HT2_8 ADC_AWD2TR_HT2_8 +#define ADC_TR2_HT2_9 ADC_AWD2TR_HT2_9 +#define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10 +#define ADC_TR2_HT2_11 ADC_AWD2TR_HT2_11 + +/******************** Bit definition for ADC_CHSELR register ****************/ +#define ADC_CHSELR_CHSEL_Pos (0U) +#define ADC_CHSELR_CHSEL_Msk (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos) /*!< 0x0007FFFF */ +#define ADC_CHSELR_CHSEL ADC_CHSELR_CHSEL_Msk /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL18_Pos (18U) +#define ADC_CHSELR_CHSEL18_Msk (0x1UL << ADC_CHSELR_CHSEL18_Pos) /*!< 0x00040000 */ +#define ADC_CHSELR_CHSEL18 ADC_CHSELR_CHSEL18_Msk /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL17_Pos (17U) +#define ADC_CHSELR_CHSEL17_Msk (0x1UL << ADC_CHSELR_CHSEL17_Pos) /*!< 0x00020000 */ +#define ADC_CHSELR_CHSEL17 ADC_CHSELR_CHSEL17_Msk /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL16_Pos (16U) +#define ADC_CHSELR_CHSEL16_Msk (0x1UL << ADC_CHSELR_CHSEL16_Pos) /*!< 0x00010000 */ +#define ADC_CHSELR_CHSEL16 ADC_CHSELR_CHSEL16_Msk /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL15_Pos (15U) +#define ADC_CHSELR_CHSEL15_Msk (0x1UL << ADC_CHSELR_CHSEL15_Pos) /*!< 0x00008000 */ +#define ADC_CHSELR_CHSEL15 ADC_CHSELR_CHSEL15_Msk /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL14_Pos (14U) +#define ADC_CHSELR_CHSEL14_Msk (0x1UL << ADC_CHSELR_CHSEL14_Pos) /*!< 0x00004000 */ +#define ADC_CHSELR_CHSEL14 ADC_CHSELR_CHSEL14_Msk /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL13_Pos (13U) +#define ADC_CHSELR_CHSEL13_Msk (0x1UL << ADC_CHSELR_CHSEL13_Pos) /*!< 0x00002000 */ +#define ADC_CHSELR_CHSEL13 ADC_CHSELR_CHSEL13_Msk /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL12_Pos (12U) +#define ADC_CHSELR_CHSEL12_Msk (0x1UL << ADC_CHSELR_CHSEL12_Pos) /*!< 0x00001000 */ +#define ADC_CHSELR_CHSEL12 ADC_CHSELR_CHSEL12_Msk /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL11_Pos (11U) +#define ADC_CHSELR_CHSEL11_Msk (0x1UL << ADC_CHSELR_CHSEL11_Pos) /*!< 0x00000800 */ +#define ADC_CHSELR_CHSEL11 ADC_CHSELR_CHSEL11_Msk /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL10_Pos (10U) +#define ADC_CHSELR_CHSEL10_Msk (0x1UL << ADC_CHSELR_CHSEL10_Pos) /*!< 0x00000400 */ +#define ADC_CHSELR_CHSEL10 ADC_CHSELR_CHSEL10_Msk /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL9_Pos (9U) +#define ADC_CHSELR_CHSEL9_Msk (0x1UL << ADC_CHSELR_CHSEL9_Pos) /*!< 0x00000200 */ +#define ADC_CHSELR_CHSEL9 ADC_CHSELR_CHSEL9_Msk /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL8_Pos (8U) +#define ADC_CHSELR_CHSEL8_Msk (0x1UL << ADC_CHSELR_CHSEL8_Pos) /*!< 0x00000100 */ +#define ADC_CHSELR_CHSEL8 ADC_CHSELR_CHSEL8_Msk /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL7_Pos (7U) +#define ADC_CHSELR_CHSEL7_Msk (0x1UL << ADC_CHSELR_CHSEL7_Pos) /*!< 0x00000080 */ +#define ADC_CHSELR_CHSEL7 ADC_CHSELR_CHSEL7_Msk /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL6_Pos (6U) +#define ADC_CHSELR_CHSEL6_Msk (0x1UL << ADC_CHSELR_CHSEL6_Pos) /*!< 0x00000040 */ +#define ADC_CHSELR_CHSEL6 ADC_CHSELR_CHSEL6_Msk /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL5_Pos (5U) +#define ADC_CHSELR_CHSEL5_Msk (0x1UL << ADC_CHSELR_CHSEL5_Pos) /*!< 0x00000020 */ +#define ADC_CHSELR_CHSEL5 ADC_CHSELR_CHSEL5_Msk /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL4_Pos (4U) +#define ADC_CHSELR_CHSEL4_Msk (0x1UL << ADC_CHSELR_CHSEL4_Pos) /*!< 0x00000010 */ +#define ADC_CHSELR_CHSEL4 ADC_CHSELR_CHSEL4_Msk /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL3_Pos (3U) +#define ADC_CHSELR_CHSEL3_Msk (0x1UL << ADC_CHSELR_CHSEL3_Pos) /*!< 0x00000008 */ +#define ADC_CHSELR_CHSEL3 ADC_CHSELR_CHSEL3_Msk /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL2_Pos (2U) +#define ADC_CHSELR_CHSEL2_Msk (0x1UL << ADC_CHSELR_CHSEL2_Pos) /*!< 0x00000004 */ +#define ADC_CHSELR_CHSEL2 ADC_CHSELR_CHSEL2_Msk /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL1_Pos (1U) +#define ADC_CHSELR_CHSEL1_Msk (0x1UL << ADC_CHSELR_CHSEL1_Pos) /*!< 0x00000002 */ +#define ADC_CHSELR_CHSEL1 ADC_CHSELR_CHSEL1_Msk /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL0_Pos (0U) +#define ADC_CHSELR_CHSEL0_Msk (0x1UL << ADC_CHSELR_CHSEL0_Pos) /*!< 0x00000001 */ +#define ADC_CHSELR_CHSEL0 ADC_CHSELR_CHSEL0_Msk /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */ + +#define ADC_CHSELR_SQ_ALL_Pos (0U) +#define ADC_CHSELR_SQ_ALL_Msk (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */ +#define ADC_CHSELR_SQ_ALL ADC_CHSELR_SQ_ALL_Msk /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */ + +#define ADC_CHSELR_SQ8_Pos (28U) +#define ADC_CHSELR_SQ8_Msk (0xFUL << ADC_CHSELR_SQ8_Pos) /*!< 0xF0000000 */ +#define ADC_CHSELR_SQ8 ADC_CHSELR_SQ8_Msk /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ8_0 (0x1UL << ADC_CHSELR_SQ8_Pos) /*!< 0x10000000 */ +#define ADC_CHSELR_SQ8_1 (0x2UL << ADC_CHSELR_SQ8_Pos) /*!< 0x20000000 */ +#define ADC_CHSELR_SQ8_2 (0x4UL << ADC_CHSELR_SQ8_Pos) /*!< 0x40000000 */ +#define ADC_CHSELR_SQ8_3 (0x8UL << ADC_CHSELR_SQ8_Pos) /*!< 0x80000000 */ + +#define ADC_CHSELR_SQ7_Pos (24U) +#define ADC_CHSELR_SQ7_Msk (0xFUL << ADC_CHSELR_SQ7_Pos) /*!< 0x0F000000 */ +#define ADC_CHSELR_SQ7 ADC_CHSELR_SQ7_Msk /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ7_0 (0x1UL << ADC_CHSELR_SQ7_Pos) /*!< 0x01000000 */ +#define ADC_CHSELR_SQ7_1 (0x2UL << ADC_CHSELR_SQ7_Pos) /*!< 0x02000000 */ +#define ADC_CHSELR_SQ7_2 (0x4UL << ADC_CHSELR_SQ7_Pos) /*!< 0x04000000 */ +#define ADC_CHSELR_SQ7_3 (0x8UL << ADC_CHSELR_SQ7_Pos) /*!< 0x08000000 */ + +#define ADC_CHSELR_SQ6_Pos (20U) +#define ADC_CHSELR_SQ6_Msk (0xFUL << ADC_CHSELR_SQ6_Pos) /*!< 0x00F00000 */ +#define ADC_CHSELR_SQ6 ADC_CHSELR_SQ6_Msk /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ6_0 (0x1UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00100000 */ +#define ADC_CHSELR_SQ6_1 (0x2UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00200000 */ +#define ADC_CHSELR_SQ6_2 (0x4UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00400000 */ +#define ADC_CHSELR_SQ6_3 (0x8UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00800000 */ + +#define ADC_CHSELR_SQ5_Pos (16U) +#define ADC_CHSELR_SQ5_Msk (0xFUL << ADC_CHSELR_SQ5_Pos) /*!< 0x000F0000 */ +#define ADC_CHSELR_SQ5 ADC_CHSELR_SQ5_Msk /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ5_0 (0x1UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00010000 */ +#define ADC_CHSELR_SQ5_1 (0x2UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00020000 */ +#define ADC_CHSELR_SQ5_2 (0x4UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00040000 */ +#define ADC_CHSELR_SQ5_3 (0x8UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00080000 */ + +#define ADC_CHSELR_SQ4_Pos (12U) +#define ADC_CHSELR_SQ4_Msk (0xFUL << ADC_CHSELR_SQ4_Pos) /*!< 0x0000F000 */ +#define ADC_CHSELR_SQ4 ADC_CHSELR_SQ4_Msk /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ4_0 (0x1UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00001000 */ +#define ADC_CHSELR_SQ4_1 (0x2UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00002000 */ +#define ADC_CHSELR_SQ4_2 (0x4UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00004000 */ +#define ADC_CHSELR_SQ4_3 (0x8UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00008000 */ + +#define ADC_CHSELR_SQ3_Pos (8U) +#define ADC_CHSELR_SQ3_Msk (0xFUL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000F00 */ +#define ADC_CHSELR_SQ3 ADC_CHSELR_SQ3_Msk /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ3_0 (0x1UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000100 */ +#define ADC_CHSELR_SQ3_1 (0x2UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000200 */ +#define ADC_CHSELR_SQ3_2 (0x4UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000400 */ +#define ADC_CHSELR_SQ3_3 (0x8UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000800 */ + +#define ADC_CHSELR_SQ2_Pos (4U) +#define ADC_CHSELR_SQ2_Msk (0xFUL << ADC_CHSELR_SQ2_Pos) /*!< 0x000000F0 */ +#define ADC_CHSELR_SQ2 ADC_CHSELR_SQ2_Msk /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ2_0 (0x1UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000010 */ +#define ADC_CHSELR_SQ2_1 (0x2UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000020 */ +#define ADC_CHSELR_SQ2_2 (0x4UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000040 */ +#define ADC_CHSELR_SQ2_3 (0x8UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000080 */ + +#define ADC_CHSELR_SQ1_Pos (0U) +#define ADC_CHSELR_SQ1_Msk (0xFUL << ADC_CHSELR_SQ1_Pos) /*!< 0x0000000F */ +#define ADC_CHSELR_SQ1 ADC_CHSELR_SQ1_Msk /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ1_0 (0x1UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000001 */ +#define ADC_CHSELR_SQ1_1 (0x2UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000002 */ +#define ADC_CHSELR_SQ1_2 (0x4UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000004 */ +#define ADC_CHSELR_SQ1_3 (0x8UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000008 */ + +/******************** Bit definition for ADC_AWD3TR register *******************/ +#define ADC_AWD3TR_LT3_Pos (0U) +#define ADC_AWD3TR_LT3_Msk (0xFFFUL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000FFF */ +#define ADC_AWD3TR_LT3 ADC_AWD3TR_LT3_Msk /*!< ADC analog watchdog 3 threshold low */ +#define ADC_AWD3TR_LT3_0 (0x001UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000001 */ +#define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ +#define ADC_AWD3TR_LT3_2 (0x004UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000004 */ +#define ADC_AWD3TR_LT3_3 (0x008UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000008 */ +#define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ +#define ADC_AWD3TR_LT3_5 (0x020UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000020 */ +#define ADC_AWD3TR_LT3_6 (0x040UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000040 */ +#define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ +#define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ +#define ADC_AWD3TR_LT3_9 (0x200UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000200 */ +#define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ +#define ADC_AWD3TR_LT3_11 (0x800UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000800 */ + +#define ADC_AWD3TR_HT3_Pos (16U) +#define ADC_AWD3TR_HT3_Msk (0xFFFUL << ADC_AWD3TR_HT3_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD3TR_HT3 ADC_AWD3TR_HT3_Msk /*!< ADC analog watchdog 3 threshold high */ +#define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ +#define ADC_AWD3TR_HT3_1 (0x002UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00020000 */ +#define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ +#define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ +#define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ +#define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ +#define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ +#define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ +#define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ +#define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ +#define ADC_AWD3TR_HT3_10 (0x400UL << ADC_AWD3TR_HT3_Pos) /*!< 0x04000000 */ +#define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR3_LT3 ADC_AWD3TR_LT3 +#define ADC_TR3_LT3_0 ADC_AWD3TR_LT3_0 +#define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1 +#define ADC_TR3_LT3_2 ADC_AWD3TR_LT3_2 +#define ADC_TR3_LT3_3 ADC_AWD3TR_LT3_3 +#define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4 +#define ADC_TR3_LT3_5 ADC_AWD3TR_LT3_5 +#define ADC_TR3_LT3_6 ADC_AWD3TR_LT3_6 +#define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7 +#define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8 +#define ADC_TR3_LT3_9 ADC_AWD3TR_LT3_9 +#define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10 +#define ADC_TR3_LT3_11 ADC_AWD3TR_LT3_11 + +#define ADC_TR3_HT3 ADC_AWD3TR_HT3 +#define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0 +#define ADC_TR3_HT3_1 ADC_AWD3TR_HT3_1 +#define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2 +#define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3 +#define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4 +#define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5 +#define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6 +#define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7 +#define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8 +#define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9 +#define ADC_TR3_HT3_10 ADC_AWD3TR_HT3_10 +#define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11 + +/******************** Bit definition for ADC_DR register ********************/ +#define ADC_DR_DATA_Pos (0U) +#define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */ +#define ADC_DR_DATA ADC_DR_DATA_Msk /*!< ADC group regular conversion data */ +#define ADC_DR_DATA_0 (0x0001UL << ADC_DR_DATA_Pos) /*!< 0x00000001 */ +#define ADC_DR_DATA_1 (0x0002UL << ADC_DR_DATA_Pos) /*!< 0x00000002 */ +#define ADC_DR_DATA_2 (0x0004UL << ADC_DR_DATA_Pos) /*!< 0x00000004 */ +#define ADC_DR_DATA_3 (0x0008UL << ADC_DR_DATA_Pos) /*!< 0x00000008 */ +#define ADC_DR_DATA_4 (0x0010UL << ADC_DR_DATA_Pos) /*!< 0x00000010 */ +#define ADC_DR_DATA_5 (0x0020UL << ADC_DR_DATA_Pos) /*!< 0x00000020 */ +#define ADC_DR_DATA_6 (0x0040UL << ADC_DR_DATA_Pos) /*!< 0x00000040 */ +#define ADC_DR_DATA_7 (0x0080UL << ADC_DR_DATA_Pos) /*!< 0x00000080 */ +#define ADC_DR_DATA_8 (0x0100UL << ADC_DR_DATA_Pos) /*!< 0x00000100 */ +#define ADC_DR_DATA_9 (0x0200UL << ADC_DR_DATA_Pos) /*!< 0x00000200 */ +#define ADC_DR_DATA_10 (0x0400UL << ADC_DR_DATA_Pos) /*!< 0x00000400 */ +#define ADC_DR_DATA_11 (0x0800UL << ADC_DR_DATA_Pos) /*!< 0x00000800 */ +#define ADC_DR_DATA_12 (0x1000UL << ADC_DR_DATA_Pos) /*!< 0x00001000 */ +#define ADC_DR_DATA_13 (0x2000UL << ADC_DR_DATA_Pos) /*!< 0x00002000 */ +#define ADC_DR_DATA_14 (0x4000UL << ADC_DR_DATA_Pos) /*!< 0x00004000 */ +#define ADC_DR_DATA_15 (0x8000UL << ADC_DR_DATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_AWD2CR register ****************/ +#define ADC_AWD2CR_AWD2CH_Pos (0U) +#define ADC_AWD2CR_AWD2CH_Msk (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk /*!< ADC analog watchdog 2 monitored channel selection */ +#define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_AWD3CR register ****************/ +#define ADC_AWD3CR_AWD3CH_Pos (0U) +#define ADC_AWD3CR_AWD3CH_Msk (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk /*!< ADC analog watchdog 3 monitored channel selection */ +#define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_CALFACT register ***************/ +#define ADC_CALFACT_CALFACT_Pos (0U) +#define ADC_CALFACT_CALFACT_Msk (0x7FUL << ADC_CALFACT_CALFACT_Pos) /*!< 0x0000007F */ +#define ADC_CALFACT_CALFACT ADC_CALFACT_CALFACT_Msk /*!< ADC calibration factor in single-ended mode */ +#define ADC_CALFACT_CALFACT_0 (0x01UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000001 */ +#define ADC_CALFACT_CALFACT_1 (0x02UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000002 */ +#define ADC_CALFACT_CALFACT_2 (0x04UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000004 */ +#define ADC_CALFACT_CALFACT_3 (0x08UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000008 */ +#define ADC_CALFACT_CALFACT_4 (0x10UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000010 */ +#define ADC_CALFACT_CALFACT_5 (0x20UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000020 */ +#define ADC_CALFACT_CALFACT_6 (0x40UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000040 */ + +/************************* ADC Common registers *****************************/ +/******************** Bit definition for ADC_CCR register *******************/ +#define ADC_CCR_PRESC_Pos (18U) +#define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003C0000 */ +#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< ADC common clock prescaler, only for clock source asynchronous */ +#define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00040000 */ +#define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00080000 */ +#define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00100000 */ +#define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00200000 */ + +#define ADC_CCR_VREFEN_Pos (22U) +#define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ +#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< ADC internal path to VrefInt enable */ +#define ADC_CCR_TSEN_Pos (23U) +#define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ +#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< ADC internal path to temperature sensor enable */ +#define ADC_CCR_VBATEN_Pos (24U) +#define ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos) /*!< 0x01000000 */ +#define ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk /*!< ADC internal path to battery voltage enable */ + +/* Legacy */ +#define ADC_CCR_LFMEN_Pos (25U) +#define ADC_CCR_LFMEN_Msk (0x1UL << ADC_CCR_LFMEN_Pos) /*!< 0x02000000 */ +#define ADC_CCR_LFMEN ADC_CCR_LFMEN_Msk /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */ + +/******************************************************************************/ +/* */ +/* HDMI-CEC (CEC) */ +/* */ +/******************************************************************************/ + +/******************* Bit definition for CEC_CR register *********************/ +#define CEC_CR_CECEN_Pos (0U) +#define CEC_CR_CECEN_Msk (0x1UL << CEC_CR_CECEN_Pos) /*!< 0x00000001 */ +#define CEC_CR_CECEN CEC_CR_CECEN_Msk /*!< CEC Enable */ +#define CEC_CR_TXSOM_Pos (1U) +#define CEC_CR_TXSOM_Msk (0x1UL << CEC_CR_TXSOM_Pos) /*!< 0x00000002 */ +#define CEC_CR_TXSOM CEC_CR_TXSOM_Msk /*!< CEC Tx Start Of Message */ +#define CEC_CR_TXEOM_Pos (2U) +#define CEC_CR_TXEOM_Msk (0x1UL << CEC_CR_TXEOM_Pos) /*!< 0x00000004 */ +#define CEC_CR_TXEOM CEC_CR_TXEOM_Msk /*!< CEC Tx End Of Message */ + +/******************* Bit definition for CEC_CFGR register *******************/ +#define CEC_CFGR_SFT_Pos (0U) +#define CEC_CFGR_SFT_Msk (0x7UL << CEC_CFGR_SFT_Pos) /*!< 0x00000007 */ +#define CEC_CFGR_SFT CEC_CFGR_SFT_Msk /*!< CEC Signal Free Time */ +#define CEC_CFGR_RXTOL_Pos (3U) +#define CEC_CFGR_RXTOL_Msk (0x1UL << CEC_CFGR_RXTOL_Pos) /*!< 0x00000008 */ +#define CEC_CFGR_RXTOL CEC_CFGR_RXTOL_Msk /*!< CEC Tolerance */ +#define CEC_CFGR_BRESTP_Pos (4U) +#define CEC_CFGR_BRESTP_Msk (0x1UL << CEC_CFGR_BRESTP_Pos) /*!< 0x00000010 */ +#define CEC_CFGR_BRESTP CEC_CFGR_BRESTP_Msk /*!< CEC Rx Stop */ +#define CEC_CFGR_BREGEN_Pos (5U) +#define CEC_CFGR_BREGEN_Msk (0x1UL << CEC_CFGR_BREGEN_Pos) /*!< 0x00000020 */ +#define CEC_CFGR_BREGEN CEC_CFGR_BREGEN_Msk /*!< CEC Bit Rising Error generation */ +#define CEC_CFGR_LBPEGEN_Pos (6U) +#define CEC_CFGR_LBPEGEN_Msk (0x1UL << CEC_CFGR_LBPEGEN_Pos) /*!< 0x00000040 */ +#define CEC_CFGR_LBPEGEN CEC_CFGR_LBPEGEN_Msk /*!< CEC Long Bit Period Error gener. */ +#define CEC_CFGR_BRDNOGEN_Pos (7U) +#define CEC_CFGR_BRDNOGEN_Msk (0x1UL << CEC_CFGR_BRDNOGEN_Pos) /*!< 0x00000080 */ +#define CEC_CFGR_BRDNOGEN CEC_CFGR_BRDNOGEN_Msk /*!< CEC Broadcast No Error generation */ +#define CEC_CFGR_SFTOPT_Pos (8U) +#define CEC_CFGR_SFTOPT_Msk (0x1UL << CEC_CFGR_SFTOPT_Pos) /*!< 0x00000100 */ +#define CEC_CFGR_SFTOPT CEC_CFGR_SFTOPT_Msk /*!< CEC Signal Free Time optional */ +#define CEC_CFGR_OAR_Pos (16U) +#define CEC_CFGR_OAR_Msk (0x7FFFUL << CEC_CFGR_OAR_Pos) /*!< 0x7FFF0000 */ +#define CEC_CFGR_OAR CEC_CFGR_OAR_Msk /*!< CEC Own Address */ +#define CEC_CFGR_LSTN_Pos (31U) +#define CEC_CFGR_LSTN_Msk (0x1UL << CEC_CFGR_LSTN_Pos) /*!< 0x80000000 */ +#define CEC_CFGR_LSTN CEC_CFGR_LSTN_Msk /*!< CEC Listen mode */ + +/******************* Bit definition for CEC_TXDR register *******************/ +#define CEC_TXDR_TXD_Pos (0U) +#define CEC_TXDR_TXD_Msk (0xFFUL << CEC_TXDR_TXD_Pos) /*!< 0x000000FF */ +#define CEC_TXDR_TXD CEC_TXDR_TXD_Msk /*!< CEC Tx Data */ + +/******************* Bit definition for CEC_RXDR register *******************/ +#define CEC_RXDR_RXD_Pos (0U) +#define CEC_RXDR_RXD_Msk (0xFFUL << CEC_RXDR_RXD_Pos) /*!< 0x000000FF */ +#define CEC_RXDR_RXD CEC_RXDR_RXD_Msk /*!< CEC Rx Data */ + +/******************* Bit definition for CEC_ISR register ********************/ +#define CEC_ISR_RXBR_Pos (0U) +#define CEC_ISR_RXBR_Msk (0x1UL << CEC_ISR_RXBR_Pos) /*!< 0x00000001 */ +#define CEC_ISR_RXBR CEC_ISR_RXBR_Msk /*!< CEC Rx-Byte Received */ +#define CEC_ISR_RXEND_Pos (1U) +#define CEC_ISR_RXEND_Msk (0x1UL << CEC_ISR_RXEND_Pos) /*!< 0x00000002 */ +#define CEC_ISR_RXEND CEC_ISR_RXEND_Msk /*!< CEC End Of Reception */ +#define CEC_ISR_RXOVR_Pos (2U) +#define CEC_ISR_RXOVR_Msk (0x1UL << CEC_ISR_RXOVR_Pos) /*!< 0x00000004 */ +#define CEC_ISR_RXOVR CEC_ISR_RXOVR_Msk /*!< CEC Rx-Overrun */ +#define CEC_ISR_BRE_Pos (3U) +#define CEC_ISR_BRE_Msk (0x1UL << CEC_ISR_BRE_Pos) /*!< 0x00000008 */ +#define CEC_ISR_BRE CEC_ISR_BRE_Msk /*!< CEC Rx Bit Rising Error */ +#define CEC_ISR_SBPE_Pos (4U) +#define CEC_ISR_SBPE_Msk (0x1UL << CEC_ISR_SBPE_Pos) /*!< 0x00000010 */ +#define CEC_ISR_SBPE CEC_ISR_SBPE_Msk /*!< CEC Rx Short Bit period Error */ +#define CEC_ISR_LBPE_Pos (5U) +#define CEC_ISR_LBPE_Msk (0x1UL << CEC_ISR_LBPE_Pos) /*!< 0x00000020 */ +#define CEC_ISR_LBPE CEC_ISR_LBPE_Msk /*!< CEC Rx Long Bit period Error */ +#define CEC_ISR_RXACKE_Pos (6U) +#define CEC_ISR_RXACKE_Msk (0x1UL << CEC_ISR_RXACKE_Pos) /*!< 0x00000040 */ +#define CEC_ISR_RXACKE CEC_ISR_RXACKE_Msk /*!< CEC Rx Missing Acknowledge */ +#define CEC_ISR_ARBLST_Pos (7U) +#define CEC_ISR_ARBLST_Msk (0x1UL << CEC_ISR_ARBLST_Pos) /*!< 0x00000080 */ +#define CEC_ISR_ARBLST CEC_ISR_ARBLST_Msk /*!< CEC Arbitration Lost */ +#define CEC_ISR_TXBR_Pos (8U) +#define CEC_ISR_TXBR_Msk (0x1UL << CEC_ISR_TXBR_Pos) /*!< 0x00000100 */ +#define CEC_ISR_TXBR CEC_ISR_TXBR_Msk /*!< CEC Tx Byte Request */ +#define CEC_ISR_TXEND_Pos (9U) +#define CEC_ISR_TXEND_Msk (0x1UL << CEC_ISR_TXEND_Pos) /*!< 0x00000200 */ +#define CEC_ISR_TXEND CEC_ISR_TXEND_Msk /*!< CEC End of Transmission */ +#define CEC_ISR_TXUDR_Pos (10U) +#define CEC_ISR_TXUDR_Msk (0x1UL << CEC_ISR_TXUDR_Pos) /*!< 0x00000400 */ +#define CEC_ISR_TXUDR CEC_ISR_TXUDR_Msk /*!< CEC Tx-Buffer Underrun */ +#define CEC_ISR_TXERR_Pos (11U) +#define CEC_ISR_TXERR_Msk (0x1UL << CEC_ISR_TXERR_Pos) /*!< 0x00000800 */ +#define CEC_ISR_TXERR CEC_ISR_TXERR_Msk /*!< CEC Tx-Error */ +#define CEC_ISR_TXACKE_Pos (12U) +#define CEC_ISR_TXACKE_Msk (0x1UL << CEC_ISR_TXACKE_Pos) /*!< 0x00001000 */ +#define CEC_ISR_TXACKE CEC_ISR_TXACKE_Msk /*!< CEC Tx Missing Acknowledge */ + +/******************* Bit definition for CEC_IER register ********************/ +#define CEC_IER_RXBRIE_Pos (0U) +#define CEC_IER_RXBRIE_Msk (0x1UL << CEC_IER_RXBRIE_Pos) /*!< 0x00000001 */ +#define CEC_IER_RXBRIE CEC_IER_RXBRIE_Msk /*!< CEC Rx-Byte Received IT Enable */ +#define CEC_IER_RXENDIE_Pos (1U) +#define CEC_IER_RXENDIE_Msk (0x1UL << CEC_IER_RXENDIE_Pos) /*!< 0x00000002 */ +#define CEC_IER_RXENDIE CEC_IER_RXENDIE_Msk /*!< CEC End Of Reception IT Enable */ +#define CEC_IER_RXOVRIE_Pos (2U) +#define CEC_IER_RXOVRIE_Msk (0x1UL << CEC_IER_RXOVRIE_Pos) /*!< 0x00000004 */ +#define CEC_IER_RXOVRIE CEC_IER_RXOVRIE_Msk /*!< CEC Rx-Overrun IT Enable */ +#define CEC_IER_BREIE_Pos (3U) +#define CEC_IER_BREIE_Msk (0x1UL << CEC_IER_BREIE_Pos) /*!< 0x00000008 */ +#define CEC_IER_BREIE CEC_IER_BREIE_Msk /*!< CEC Rx Bit Rising Error IT Enable */ +#define CEC_IER_SBPEIE_Pos (4U) +#define CEC_IER_SBPEIE_Msk (0x1UL << CEC_IER_SBPEIE_Pos) /*!< 0x00000010 */ +#define CEC_IER_SBPEIE CEC_IER_SBPEIE_Msk /*!< CEC Rx Short Bit period Error IT Enable*/ +#define CEC_IER_LBPEIE_Pos (5U) +#define CEC_IER_LBPEIE_Msk (0x1UL << CEC_IER_LBPEIE_Pos) /*!< 0x00000020 */ +#define CEC_IER_LBPEIE CEC_IER_LBPEIE_Msk /*!< CEC Rx Long Bit period Error IT Enable */ +#define CEC_IER_RXACKEIE_Pos (6U) +#define CEC_IER_RXACKEIE_Msk (0x1UL << CEC_IER_RXACKEIE_Pos) /*!< 0x00000040 */ +#define CEC_IER_RXACKEIE CEC_IER_RXACKEIE_Msk /*!< CEC Rx Missing Acknowledge IT Enable */ +#define CEC_IER_ARBLSTIE_Pos (7U) +#define CEC_IER_ARBLSTIE_Msk (0x1UL << CEC_IER_ARBLSTIE_Pos) /*!< 0x00000080 */ +#define CEC_IER_ARBLSTIE CEC_IER_ARBLSTIE_Msk /*!< CEC Arbitration Lost IT Enable */ +#define CEC_IER_TXBRIE_Pos (8U) +#define CEC_IER_TXBRIE_Msk (0x1UL << CEC_IER_TXBRIE_Pos) /*!< 0x00000100 */ +#define CEC_IER_TXBRIE CEC_IER_TXBRIE_Msk /*!< CEC Tx Byte Request IT Enable */ +#define CEC_IER_TXENDIE_Pos (9U) +#define CEC_IER_TXENDIE_Msk (0x1UL << CEC_IER_TXENDIE_Pos) /*!< 0x00000200 */ +#define CEC_IER_TXENDIE CEC_IER_TXENDIE_Msk /*!< CEC End of Transmission IT Enable */ +#define CEC_IER_TXUDRIE_Pos (10U) +#define CEC_IER_TXUDRIE_Msk (0x1UL << CEC_IER_TXUDRIE_Pos) /*!< 0x00000400 */ +#define CEC_IER_TXUDRIE CEC_IER_TXUDRIE_Msk /*!< CEC Tx-Buffer Underrun IT Enable */ +#define CEC_IER_TXERRIE_Pos (11U) +#define CEC_IER_TXERRIE_Msk (0x1UL << CEC_IER_TXERRIE_Pos) /*!< 0x00000800 */ +#define CEC_IER_TXERRIE CEC_IER_TXERRIE_Msk /*!< CEC Tx-Error IT Enable */ +#define CEC_IER_TXACKEIE_Pos (12U) +#define CEC_IER_TXACKEIE_Msk (0x1UL << CEC_IER_TXACKEIE_Pos) /*!< 0x00001000 */ +#define CEC_IER_TXACKEIE CEC_IER_TXACKEIE_Msk /*!< CEC Tx Missing Acknowledge IT Enable */ + +/******************************************************************************/ +/* */ +/* CRC calculation unit */ +/* */ +/******************************************************************************/ +/******************* Bit definition for CRC_DR register *********************/ +#define CRC_DR_DR_Pos (0U) +#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ + +/******************* Bit definition for CRC_IDR register ********************/ +#define CRC_IDR_IDR_Pos (0U) +#define CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 32-bits data register bits */ + +/******************** Bit definition for CRC_CR register ********************/ +#define CRC_CR_RESET_Pos (0U) +#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ +#define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */ +#define CRC_CR_POLYSIZE_Pos (3U) +#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */ +#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */ +#define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */ +#define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */ +#define CRC_CR_REV_IN_Pos (5U) +#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */ +#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */ +#define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */ +#define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */ +#define CRC_CR_REV_OUT_Pos (7U) +#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */ +#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */ + +/******************* Bit definition for CRC_INIT register *******************/ +#define CRC_INIT_INIT_Pos (0U) +#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */ +#define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */ + +/******************* Bit definition for CRC_POL register ********************/ +#define CRC_POL_POL_Pos (0U) +#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */ +#define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */ + + +/******************************************************************************/ +/* */ +/* Digital to Analog Converter */ +/* */ +/******************************************************************************/ +/* +* @brief Specific device feature definitions +*/ +#define DAC_ADDITIONAL_TRIGGERS_SUPPORT + +/******************** Bit definition for DAC_CR register ********************/ +#define DAC_CR_EN1_Pos (0U) +#define DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos) /*!< 0x00000001 */ +#define DAC_CR_EN1 DAC_CR_EN1_Msk /*!*/ +#define DAC_CR_CEN1_Pos (14U) +#define DAC_CR_CEN1_Msk (0x1UL << DAC_CR_CEN1_Pos) /*!< 0x00004000 */ +#define DAC_CR_CEN1 DAC_CR_CEN1_Msk /*!*/ + +#define DAC_CR_EN2_Pos (16U) +#define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos) /*!< 0x00010000 */ +#define DAC_CR_EN2 DAC_CR_EN2_Msk /*!*/ +#define DAC_CR_CEN2_Pos (30U) +#define DAC_CR_CEN2_Msk (0x1UL << DAC_CR_CEN2_Pos) /*!< 0x40000000 */ +#define DAC_CR_CEN2 DAC_CR_CEN2_Msk /*!*/ + +/***************** Bit definition for DAC_SWTRIGR register ******************/ +#define DAC_SWTRIGR_SWTRIG1_Pos (0U) +#define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos) /*!< 0x00000001 */ +#define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk /*! */ +#define RTC_ICSR_ALRBWF_Pos (1U) +#define RTC_ICSR_ALRBWF_Msk (0x1UL << RTC_ICSR_ALRBWF_Pos) /*!< 0x00000002 */ +#define RTC_ICSR_ALRBWF RTC_ICSR_ALRBWF_Msk +#define RTC_ICSR_ALRAWF_Pos (0U) +#define RTC_ICSR_ALRAWF_Msk (0x1UL << RTC_ICSR_ALRAWF_Pos) /*!< 0x00000001 */ +#define RTC_ICSR_ALRAWF RTC_ICSR_ALRAWF_Msk + +/******************** Bits definition for RTC_PRER register *****************/ +#define RTC_PRER_PREDIV_A_Pos (16U) +#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */ +#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk +#define RTC_PRER_PREDIV_S_Pos (0U) +#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */ +#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk + +/******************** Bits definition for RTC_WUTR register *****************/ +#define RTC_WUTR_WUT_Pos (0U) +#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */ +#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk /*!< Wakeup auto-reload value bits > */ + +/******************** Bits definition for RTC_CR register *******************/ +#define RTC_CR_OUT2EN_Pos (31U) +#define RTC_CR_OUT2EN_Msk (0x1UL << RTC_CR_OUT2EN_Pos) /*!< 0x80000000 */ +#define RTC_CR_OUT2EN RTC_CR_OUT2EN_Msk /*!< RTC_OUT2 output enable */ +#define RTC_CR_TAMPALRM_TYPE_Pos (30U) +#define RTC_CR_TAMPALRM_TYPE_Msk (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos) /*!< 0x40000000 */ +#define RTC_CR_TAMPALRM_TYPE RTC_CR_TAMPALRM_TYPE_Msk /*!< TAMPALARM output type */ +#define RTC_CR_TAMPALRM_PU_Pos (29U) +#define RTC_CR_TAMPALRM_PU_Msk (0x1UL << RTC_CR_TAMPALRM_PU_Pos) /*!< 0x20000000 */ +#define RTC_CR_TAMPALRM_PU RTC_CR_TAMPALRM_PU_Msk /*!< TAMPALARM output pull-up config */ +#define RTC_CR_TAMPOE_Pos (26U) +#define RTC_CR_TAMPOE_Msk (0x1UL << RTC_CR_TAMPOE_Pos) /*!< 0x04000000 */ +#define RTC_CR_TAMPOE RTC_CR_TAMPOE_Msk /*!< Tamper detection output enable on TAMPALARM */ +#define RTC_CR_TAMPTS_Pos (25U) +#define RTC_CR_TAMPTS_Msk (0x1UL << RTC_CR_TAMPTS_Pos) /*!< 0x02000000 */ +#define RTC_CR_TAMPTS RTC_CR_TAMPTS_Msk /*!< Activate timestamp on tamper detection event */ +#define RTC_CR_ITSE_Pos (24U) +#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos) /*!< 0x01000000 */ +#define RTC_CR_ITSE RTC_CR_ITSE_Msk /*!< Timestamp on internal event enable */ +#define RTC_CR_COE_Pos (23U) +#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */ +#define RTC_CR_COE RTC_CR_COE_Msk +#define RTC_CR_OSEL_Pos (21U) +#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */ +#define RTC_CR_OSEL RTC_CR_OSEL_Msk +#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */ +#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */ +#define RTC_CR_POL_Pos (20U) +#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */ +#define RTC_CR_POL RTC_CR_POL_Msk +#define RTC_CR_COSEL_Pos (19U) +#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */ +#define RTC_CR_COSEL RTC_CR_COSEL_Msk +#define RTC_CR_BKP_Pos (18U) +#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */ +#define RTC_CR_BKP RTC_CR_BKP_Msk +#define RTC_CR_SUB1H_Pos (17U) +#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */ +#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk +#define RTC_CR_ADD1H_Pos (16U) +#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */ +#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk +#define RTC_CR_TSIE_Pos (15U) +#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */ +#define RTC_CR_TSIE RTC_CR_TSIE_Msk /*!< Timestamp interrupt enable > */ +#define RTC_CR_WUTIE_Pos (14U) +#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */ +#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk /*!< Wakeup timer interrupt enable > */ +#define RTC_CR_ALRBIE_Pos (13U) +#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */ +#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk +#define RTC_CR_ALRAIE_Pos (12U) +#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */ +#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk +#define RTC_CR_TSE_Pos (11U) +#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */ +#define RTC_CR_TSE RTC_CR_TSE_Msk /*!< timestamp enable > */ +#define RTC_CR_WUTE_Pos (10U) +#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */ +#define RTC_CR_WUTE RTC_CR_WUTE_Msk /*!< Wakeup timer enable > */ +#define RTC_CR_ALRBE_Pos (9U) +#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */ +#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk +#define RTC_CR_ALRAE_Pos (8U) +#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */ +#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk +#define RTC_CR_FMT_Pos (6U) +#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */ +#define RTC_CR_FMT RTC_CR_FMT_Msk +#define RTC_CR_BYPSHAD_Pos (5U) +#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */ +#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk +#define RTC_CR_REFCKON_Pos (4U) +#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */ +#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk +#define RTC_CR_TSEDGE_Pos (3U) +#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */ +#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk /*!< Timestamp event active edge > */ +#define RTC_CR_WUCKSEL_Pos (0U) +#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */ +#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk /*!< Wakeup clock selection > */ +#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */ +#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */ +#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */ + +/******************** Bits definition for RTC_WPR register ******************/ +#define RTC_WPR_KEY_Pos (0U) +#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */ +#define RTC_WPR_KEY RTC_WPR_KEY_Msk + +/******************** Bits definition for RTC_CALR register *****************/ +#define RTC_CALR_CALP_Pos (15U) +#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */ +#define RTC_CALR_CALP RTC_CALR_CALP_Msk +#define RTC_CALR_CALW8_Pos (14U) +#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */ +#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk +#define RTC_CALR_CALW16_Pos (13U) +#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */ +#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk +#define RTC_CALR_CALM_Pos (0U) +#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */ +#define RTC_CALR_CALM RTC_CALR_CALM_Msk +#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */ +#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */ +#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */ +#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */ +#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */ +#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */ +#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */ +#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */ +#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */ + +/******************** Bits definition for RTC_SHIFTR register ***************/ +#define RTC_SHIFTR_SUBFS_Pos (0U) +#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */ +#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk +#define RTC_SHIFTR_ADD1S_Pos (31U) +#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */ +#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk + +/******************** Bits definition for RTC_TSTR register *****************/ +#define RTC_TSTR_PM_Pos (22U) +#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */ +#define RTC_TSTR_PM RTC_TSTR_PM_Msk /*!< AM-PM notation > */ +#define RTC_TSTR_HT_Pos (20U) +#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */ +#define RTC_TSTR_HT RTC_TSTR_HT_Msk +#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */ +#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */ +#define RTC_TSTR_HU_Pos (16U) +#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_TSTR_HU RTC_TSTR_HU_Msk +#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */ +#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */ +#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */ +#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */ +#define RTC_TSTR_MNT_Pos (12U) +#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk +#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_TSTR_MNU_Pos (8U) +#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk +#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_TSTR_ST_Pos (4U) +#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */ +#define RTC_TSTR_ST RTC_TSTR_ST_Msk +#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */ +#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */ +#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */ +#define RTC_TSTR_SU_Pos (0U) +#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */ +#define RTC_TSTR_SU RTC_TSTR_SU_Msk +#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */ +#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */ +#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */ +#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSDR register *****************/ +#define RTC_TSDR_WDU_Pos (13U) +#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */ +#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk /*!< Week day units > */ +#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */ +#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */ +#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */ +#define RTC_TSDR_MT_Pos (12U) +#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */ +#define RTC_TSDR_MT RTC_TSDR_MT_Msk +#define RTC_TSDR_MU_Pos (8U) +#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */ +#define RTC_TSDR_MU RTC_TSDR_MU_Msk +#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */ +#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */ +#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */ +#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */ +#define RTC_TSDR_DT_Pos (4U) +#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */ +#define RTC_TSDR_DT RTC_TSDR_DT_Msk +#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */ +#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */ +#define RTC_TSDR_DU_Pos (0U) +#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */ +#define RTC_TSDR_DU RTC_TSDR_DU_Msk +#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */ +#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */ +#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */ +#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSSSR register ****************/ +#define RTC_TSSSR_SS_Pos (0U) +#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */ +#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk /*!< Sub second value > */ + +/******************** Bits definition for RTC_ALRMAR register ***************/ +#define RTC_ALRMAR_MSK4_Pos (31U) +#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk +#define RTC_ALRMAR_WDSEL_Pos (30U) +#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk +#define RTC_ALRMAR_DT_Pos (28U) +#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk +#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMAR_DU_Pos (24U) +#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk +#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMAR_MSK3_Pos (23U) +#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk +#define RTC_ALRMAR_PM_Pos (22U) +#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk +#define RTC_ALRMAR_HT_Pos (20U) +#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk +#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMAR_HU_Pos (16U) +#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk +#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMAR_MSK2_Pos (15U) +#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk +#define RTC_ALRMAR_MNT_Pos (12U) +#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk +#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMAR_MNU_Pos (8U) +#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk +#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMAR_MSK1_Pos (7U) +#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk +#define RTC_ALRMAR_ST_Pos (4U) +#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk +#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMAR_SU_Pos (0U) +#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk +#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMASSR_MASKSS_Pos (24U) +#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk +#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMASSR_SS_Pos (0U) +#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk + +/******************** Bits definition for RTC_ALRMBR register ***************/ +#define RTC_ALRMBR_MSK4_Pos (31U) +#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk +#define RTC_ALRMBR_WDSEL_Pos (30U) +#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk +#define RTC_ALRMBR_DT_Pos (28U) +#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk +#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMBR_DU_Pos (24U) +#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk +#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBR_MSK3_Pos (23U) +#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk +#define RTC_ALRMBR_PM_Pos (22U) +#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk +#define RTC_ALRMBR_HT_Pos (20U) +#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk +#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMBR_HU_Pos (16U) +#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk +#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMBR_MSK2_Pos (15U) +#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk +#define RTC_ALRMBR_MNT_Pos (12U) +#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk +#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMBR_MNU_Pos (8U) +#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk +#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMBR_MSK1_Pos (7U) +#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk +#define RTC_ALRMBR_ST_Pos (4U) +#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk +#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMBR_SU_Pos (0U) +#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk +#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMBSSR_MASKSS_Pos (24U) +#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk +#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBSSR_SS_Pos (0U) +#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk + +/******************** Bits definition for RTC_SR register *******************/ +#define RTC_SR_ITSF_Pos (5U) +#define RTC_SR_ITSF_Msk (0x1UL << RTC_SR_ITSF_Pos) /*!< 0x00000020 */ +#define RTC_SR_ITSF RTC_SR_ITSF_Msk +#define RTC_SR_TSOVF_Pos (4U) +#define RTC_SR_TSOVF_Msk (0x1UL << RTC_SR_TSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SR_TSOVF RTC_SR_TSOVF_Msk /*!< Timestamp overflow flag > */ +#define RTC_SR_TSF_Pos (3U) +#define RTC_SR_TSF_Msk (0x1UL << RTC_SR_TSF_Pos) /*!< 0x00000008 */ +#define RTC_SR_TSF RTC_SR_TSF_Msk /*!< Timestamp flag > */ +#define RTC_SR_WUTF_Pos (2U) +#define RTC_SR_WUTF_Msk (0x1UL << RTC_SR_WUTF_Pos) /*!< 0x00000004 */ +#define RTC_SR_WUTF RTC_SR_WUTF_Msk /*!< Wakeup timer flag > */ +#define RTC_SR_ALRBF_Pos (1U) +#define RTC_SR_ALRBF_Msk (0x1UL << RTC_SR_ALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SR_ALRBF RTC_SR_ALRBF_Msk +#define RTC_SR_ALRAF_Pos (0U) +#define RTC_SR_ALRAF_Msk (0x1UL << RTC_SR_ALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SR_ALRAF RTC_SR_ALRAF_Msk + +/******************** Bits definition for RTC_MISR register *****************/ +#define RTC_MISR_ITSMF_Pos (5U) +#define RTC_MISR_ITSMF_Msk (0x1UL << RTC_MISR_ITSMF_Pos) /*!< 0x00000020 */ +#define RTC_MISR_ITSMF RTC_MISR_ITSMF_Msk +#define RTC_MISR_TSOVMF_Pos (4U) +#define RTC_MISR_TSOVMF_Msk (0x1UL << RTC_MISR_TSOVMF_Pos) /*!< 0x00000010 */ +#define RTC_MISR_TSOVMF RTC_MISR_TSOVMF_Msk /*!< Timestamp overflow masked flag > */ +#define RTC_MISR_TSMF_Pos (3U) +#define RTC_MISR_TSMF_Msk (0x1UL << RTC_MISR_TSMF_Pos) /*!< 0x00000008 */ +#define RTC_MISR_TSMF RTC_MISR_TSMF_Msk /*!< Timestamp masked flag > */ +#define RTC_MISR_WUTMF_Pos (2U) +#define RTC_MISR_WUTMF_Msk (0x1UL << RTC_MISR_WUTMF_Pos) /*!< 0x00000004 */ +#define RTC_MISR_WUTMF RTC_MISR_WUTMF_Msk /*!< Wakeup timer masked flag > */ +#define RTC_MISR_ALRBMF_Pos (1U) +#define RTC_MISR_ALRBMF_Msk (0x1UL << RTC_MISR_ALRBMF_Pos) /*!< 0x00000002 */ +#define RTC_MISR_ALRBMF RTC_MISR_ALRBMF_Msk +#define RTC_MISR_ALRAMF_Pos (0U) +#define RTC_MISR_ALRAMF_Msk (0x1UL << RTC_MISR_ALRAMF_Pos) /*!< 0x00000001 */ +#define RTC_MISR_ALRAMF RTC_MISR_ALRAMF_Msk + +/******************** Bits definition for RTC_SCR register ******************/ +#define RTC_SCR_CITSF_Pos (5U) +#define RTC_SCR_CITSF_Msk (0x1UL << RTC_SCR_CITSF_Pos) /*!< 0x00000020 */ +#define RTC_SCR_CITSF RTC_SCR_CITSF_Msk +#define RTC_SCR_CTSOVF_Pos (4U) +#define RTC_SCR_CTSOVF_Msk (0x1UL << RTC_SCR_CTSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SCR_CTSOVF RTC_SCR_CTSOVF_Msk /*!< Clear timestamp overflow flag > */ +#define RTC_SCR_CTSF_Pos (3U) +#define RTC_SCR_CTSF_Msk (0x1UL << RTC_SCR_CTSF_Pos) /*!< 0x00000008 */ +#define RTC_SCR_CTSF RTC_SCR_CTSF_Msk /*!< Clear timestamp flag > */ +#define RTC_SCR_CWUTF_Pos (2U) +#define RTC_SCR_CWUTF_Msk (0x1UL << RTC_SCR_CWUTF_Pos) /*!< 0x00000004 */ +#define RTC_SCR_CWUTF RTC_SCR_CWUTF_Msk /*!< Clear wakeup timer flag > */ +#define RTC_SCR_CALRBF_Pos (1U) +#define RTC_SCR_CALRBF_Msk (0x1UL << RTC_SCR_CALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SCR_CALRBF RTC_SCR_CALRBF_Msk +#define RTC_SCR_CALRAF_Pos (0U) +#define RTC_SCR_CALRAF_Msk (0x1UL << RTC_SCR_CALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SCR_CALRAF RTC_SCR_CALRAF_Msk + +/******************************************************************************/ +/* */ +/* Tamper and backup register (TAMP) */ +/* */ +/******************************************************************************/ +/******************** Bits definition for TAMP_CR1 register *****************/ +#define TAMP_CR1_TAMP1E_Pos (0U) +#define TAMP_CR1_TAMP1E_Msk (0x1UL << TAMP_CR1_TAMP1E_Pos) /*!< 0x00000001 */ +#define TAMP_CR1_TAMP1E TAMP_CR1_TAMP1E_Msk +#define TAMP_CR1_TAMP2E_Pos (1U) +#define TAMP_CR1_TAMP2E_Msk (0x1UL << TAMP_CR1_TAMP2E_Pos) /*!< 0x00000002 */ +#define TAMP_CR1_TAMP2E TAMP_CR1_TAMP2E_Msk +#define TAMP_CR1_ITAMP3E_Pos (18U) +#define TAMP_CR1_ITAMP3E_Msk (0x1UL << TAMP_CR1_ITAMP3E_Pos) /*!< 0x00040000 */ +#define TAMP_CR1_ITAMP3E TAMP_CR1_ITAMP3E_Msk +#define TAMP_CR1_ITAMP4E_Pos (19U) +#define TAMP_CR1_ITAMP4E_Msk (0x1UL << TAMP_CR1_ITAMP4E_Pos) /*!< 0x00080000 */ +#define TAMP_CR1_ITAMP4E TAMP_CR1_ITAMP4E_Msk +#define TAMP_CR1_ITAMP5E_Pos (20U) +#define TAMP_CR1_ITAMP5E_Msk (0x1UL << TAMP_CR1_ITAMP5E_Pos) /*!< 0x00100000 */ +#define TAMP_CR1_ITAMP5E TAMP_CR1_ITAMP5E_Msk +#define TAMP_CR1_ITAMP6E_Pos (21U) +#define TAMP_CR1_ITAMP6E_Msk (0x1UL << TAMP_CR1_ITAMP6E_Pos) /*!< 0x00200000 */ +#define TAMP_CR1_ITAMP6E TAMP_CR1_ITAMP6E_Msk + +/******************** Bits definition for TAMP_CR2 register *****************/ +#define TAMP_CR2_TAMP1NOERASE_Pos (0U) +#define TAMP_CR2_TAMP1NOERASE_Msk (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos) /*!< 0x00000001 */ +#define TAMP_CR2_TAMP1NOERASE TAMP_CR2_TAMP1NOERASE_Msk +#define TAMP_CR2_TAMP2NOERASE_Pos (1U) +#define TAMP_CR2_TAMP2NOERASE_Msk (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos) /*!< 0x00000002 */ +#define TAMP_CR2_TAMP2NOERASE TAMP_CR2_TAMP2NOERASE_Msk +#define TAMP_CR2_TAMP1MSK_Pos (16U) +#define TAMP_CR2_TAMP1MSK_Msk (0x1UL << TAMP_CR2_TAMP1MSK_Pos) /*!< 0x00010000 */ +#define TAMP_CR2_TAMP1MSK TAMP_CR2_TAMP1MSK_Msk +#define TAMP_CR2_TAMP2MSK_Pos (17U) +#define TAMP_CR2_TAMP2MSK_Msk (0x1UL << TAMP_CR2_TAMP2MSK_Pos) /*!< 0x00020000 */ +#define TAMP_CR2_TAMP2MSK TAMP_CR2_TAMP2MSK_Msk +#define TAMP_CR2_TAMP1TRG_Pos (24U) +#define TAMP_CR2_TAMP1TRG_Msk (0x1UL << TAMP_CR2_TAMP1TRG_Pos) /*!< 0x01000000 */ +#define TAMP_CR2_TAMP1TRG TAMP_CR2_TAMP1TRG_Msk +#define TAMP_CR2_TAMP2TRG_Pos (25U) +#define TAMP_CR2_TAMP2TRG_Msk (0x1UL << TAMP_CR2_TAMP2TRG_Pos) /*!< 0x02000000 */ +#define TAMP_CR2_TAMP2TRG TAMP_CR2_TAMP2TRG_Msk + +/******************** Bits definition for TAMP_FLTCR register ***************/ +#define TAMP_FLTCR_TAMPFREQ_0 0x00000001U +#define TAMP_FLTCR_TAMPFREQ_1 0x00000002U +#define TAMP_FLTCR_TAMPFREQ_2 0x00000004U +#define TAMP_FLTCR_TAMPFREQ_Pos (0U) +#define TAMP_FLTCR_TAMPFREQ_Msk (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos) /*!< 0x00000007 */ +#define TAMP_FLTCR_TAMPFREQ TAMP_FLTCR_TAMPFREQ_Msk +#define TAMP_FLTCR_TAMPFLT_0 0x00000008U +#define TAMP_FLTCR_TAMPFLT_1 0x00000010U +#define TAMP_FLTCR_TAMPFLT_Pos (3U) +#define TAMP_FLTCR_TAMPFLT_Msk (0x3UL << TAMP_FLTCR_TAMPFLT_Pos) /*!< 0x00000018 */ +#define TAMP_FLTCR_TAMPFLT TAMP_FLTCR_TAMPFLT_Msk +#define TAMP_FLTCR_TAMPPRCH_0 0x00000020U +#define TAMP_FLTCR_TAMPPRCH_1 0x00000040U +#define TAMP_FLTCR_TAMPPRCH_Pos (5U) +#define TAMP_FLTCR_TAMPPRCH_Msk (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos) /*!< 0x00000060 */ +#define TAMP_FLTCR_TAMPPRCH TAMP_FLTCR_TAMPPRCH_Msk +#define TAMP_FLTCR_TAMPPUDIS_Pos (7U) +#define TAMP_FLTCR_TAMPPUDIS_Msk (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos) /*!< 0x00000080 */ +#define TAMP_FLTCR_TAMPPUDIS TAMP_FLTCR_TAMPPUDIS_Msk + +/******************** Bits definition for TAMP_IER register *****************/ +#define TAMP_IER_TAMP1IE_Pos (0U) +#define TAMP_IER_TAMP1IE_Msk (0x1UL << TAMP_IER_TAMP1IE_Pos) /*!< 0x00000001 */ +#define TAMP_IER_TAMP1IE TAMP_IER_TAMP1IE_Msk +#define TAMP_IER_TAMP2IE_Pos (1U) +#define TAMP_IER_TAMP2IE_Msk (0x1UL << TAMP_IER_TAMP2IE_Pos) /*!< 0x00000002 */ +#define TAMP_IER_TAMP2IE TAMP_IER_TAMP2IE_Msk +#define TAMP_IER_ITAMP3IE_Pos (18U) +#define TAMP_IER_ITAMP3IE_Msk (0x1UL << TAMP_IER_ITAMP3IE_Pos) /*!< 0x00040000 */ +#define TAMP_IER_ITAMP3IE TAMP_IER_ITAMP3IE_Msk +#define TAMP_IER_ITAMP4IE_Pos (19U) +#define TAMP_IER_ITAMP4IE_Msk (0x1UL << TAMP_IER_ITAMP4IE_Pos) /*!< 0x00080000 */ +#define TAMP_IER_ITAMP4IE TAMP_IER_ITAMP4IE_Msk +#define TAMP_IER_ITAMP5IE_Pos (20U) +#define TAMP_IER_ITAMP5IE_Msk (0x1UL << TAMP_IER_ITAMP5IE_Pos) /*!< 0x00100000 */ +#define TAMP_IER_ITAMP5IE TAMP_IER_ITAMP5IE_Msk +#define TAMP_IER_ITAMP6IE_Pos (21U) +#define TAMP_IER_ITAMP6IE_Msk (0x1UL << TAMP_IER_ITAMP6IE_Pos) /*!< 0x00200000 */ +#define TAMP_IER_ITAMP6IE TAMP_IER_ITAMP6IE_Msk + +/******************** Bits definition for TAMP_SR register ******************/ +#define TAMP_SR_TAMP1F_Pos (0U) +#define TAMP_SR_TAMP1F_Msk (0x1UL << TAMP_SR_TAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SR_TAMP1F TAMP_SR_TAMP1F_Msk +#define TAMP_SR_TAMP2F_Pos (1U) +#define TAMP_SR_TAMP2F_Msk (0x1UL << TAMP_SR_TAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SR_TAMP2F TAMP_SR_TAMP2F_Msk +#define TAMP_SR_ITAMP3F_Pos (18U) +#define TAMP_SR_ITAMP3F_Msk (0x1UL << TAMP_SR_ITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SR_ITAMP3F TAMP_SR_ITAMP3F_Msk +#define TAMP_SR_ITAMP4F_Pos (19U) +#define TAMP_SR_ITAMP4F_Msk (0x1UL << TAMP_SR_ITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SR_ITAMP4F TAMP_SR_ITAMP4F_Msk +#define TAMP_SR_ITAMP5F_Pos (20U) +#define TAMP_SR_ITAMP5F_Msk (0x1UL << TAMP_SR_ITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SR_ITAMP5F TAMP_SR_ITAMP5F_Msk +#define TAMP_SR_ITAMP6F_Pos (21U) +#define TAMP_SR_ITAMP6F_Msk (0x1UL << TAMP_SR_ITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SR_ITAMP6F TAMP_SR_ITAMP6F_Msk + +/******************** Bits definition for TAMP_MISR register ****************/ +#define TAMP_MISR_TAMP1MF_Pos (0U) +#define TAMP_MISR_TAMP1MF_Msk (0x1UL << TAMP_MISR_TAMP1MF_Pos) /*!< 0x00000001 */ +#define TAMP_MISR_TAMP1MF TAMP_MISR_TAMP1MF_Msk +#define TAMP_MISR_TAMP2MF_Pos (1U) +#define TAMP_MISR_TAMP2MF_Msk (0x1UL << TAMP_MISR_TAMP2MF_Pos) /*!< 0x00000002 */ +#define TAMP_MISR_TAMP2MF TAMP_MISR_TAMP2MF_Msk +#define TAMP_MISR_ITAMP3MF_Pos (18U) +#define TAMP_MISR_ITAMP3MF_Msk (0x1UL << TAMP_MISR_ITAMP3MF_Pos) /*!< 0x00040000 */ +#define TAMP_MISR_ITAMP3MF TAMP_MISR_ITAMP3MF_Msk +#define TAMP_MISR_ITAMP4MF_Pos (19U) +#define TAMP_MISR_ITAMP4MF_Msk (0x1UL << TAMP_MISR_ITAMP4MF_Pos) /*!< 0x00080000 */ +#define TAMP_MISR_ITAMP4MF TAMP_MISR_ITAMP4MF_Msk +#define TAMP_MISR_ITAMP5MF_Pos (20U) +#define TAMP_MISR_ITAMP5MF_Msk (0x1UL << TAMP_MISR_ITAMP5MF_Pos) /*!< 0x00100000 */ +#define TAMP_MISR_ITAMP5MF TAMP_MISR_ITAMP5MF_Msk +#define TAMP_MISR_ITAMP6MF_Pos (21U) +#define TAMP_MISR_ITAMP6MF_Msk (0x1UL << TAMP_MISR_ITAMP6MF_Pos) /*!< 0x00200000 */ +#define TAMP_MISR_ITAMP6MF TAMP_MISR_ITAMP6MF_Msk + +/******************** Bits definition for TAMP_SCR register *****************/ +#define TAMP_SCR_CTAMP1F_Pos (0U) +#define TAMP_SCR_CTAMP1F_Msk (0x1UL << TAMP_SCR_CTAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SCR_CTAMP1F TAMP_SCR_CTAMP1F_Msk +#define TAMP_SCR_CTAMP2F_Pos (1U) +#define TAMP_SCR_CTAMP2F_Msk (0x1UL << TAMP_SCR_CTAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SCR_CTAMP2F TAMP_SCR_CTAMP2F_Msk +#define TAMP_SCR_CITAMP3F_Pos (18U) +#define TAMP_SCR_CITAMP3F_Msk (0x1UL << TAMP_SCR_CITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SCR_CITAMP3F TAMP_SCR_CITAMP3F_Msk +#define TAMP_SCR_CITAMP4F_Pos (19U) +#define TAMP_SCR_CITAMP4F_Msk (0x1UL << TAMP_SCR_CITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SCR_CITAMP4F TAMP_SCR_CITAMP4F_Msk +#define TAMP_SCR_CITAMP5F_Pos (20U) +#define TAMP_SCR_CITAMP5F_Msk (0x1UL << TAMP_SCR_CITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SCR_CITAMP5F TAMP_SCR_CITAMP5F_Msk +#define TAMP_SCR_CITAMP6F_Pos (21U) +#define TAMP_SCR_CITAMP6F_Msk (0x1UL << TAMP_SCR_CITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SCR_CITAMP6F TAMP_SCR_CITAMP6F_Msk + +/******************** Bits definition for TAMP_BKP0R register ***************/ +#define TAMP_BKP0R_Pos (0U) +#define TAMP_BKP0R_Msk (0xFFFFFFFFUL << TAMP_BKP0R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP0R TAMP_BKP0R_Msk + +/******************** Bits definition for TAMP_BKP1R register ***************/ +#define TAMP_BKP1R_Pos (0U) +#define TAMP_BKP1R_Msk (0xFFFFFFFFUL << TAMP_BKP1R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP1R TAMP_BKP1R_Msk + +/******************** Bits definition for TAMP_BKP2R register ***************/ +#define TAMP_BKP2R_Pos (0U) +#define TAMP_BKP2R_Msk (0xFFFFFFFFUL << TAMP_BKP2R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP2R TAMP_BKP2R_Msk + +/******************** Bits definition for TAMP_BKP3R register ***************/ +#define TAMP_BKP3R_Pos (0U) +#define TAMP_BKP3R_Msk (0xFFFFFFFFUL << TAMP_BKP3R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP3R TAMP_BKP3R_Msk + +/******************** Bits definition for TAMP_BKP4R register ***************/ +#define TAMP_BKP4R_Pos (0U) +#define TAMP_BKP4R_Msk (0xFFFFFFFFUL << TAMP_BKP4R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP4R TAMP_BKP4R_Msk + +/******************************************************************************/ +/* */ +/* Serial Peripheral Interface (SPI) */ +/* */ +/******************************************************************************/ +/* + * @brief Specific device feature definitions (not present on all devices in the STM32G0 series) + */ +#define SPI_I2S_SUPPORT /*!< I2S support */ + +/******************* Bit definition for SPI_CR1 register ********************/ +#define SPI_CR1_CPHA_Pos (0U) +#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */ +#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*! exti[16] Interrupt */ +#define SYSCFG_ITLINE2_SR_TAMPER_Pos (0U) +#define SYSCFG_ITLINE2_SR_TAMPER_Msk (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE2_SR_TAMPER SYSCFG_ITLINE2_SR_TAMPER_Msk /*!< TAMPER -> exti[21] interrupt */ +#define SYSCFG_ITLINE2_SR_RTC_Pos (1U) +#define SYSCFG_ITLINE2_SR_RTC_Msk (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE2_SR_RTC SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos (0U) +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC SYSCFG_ITLINE3_SR_FLASH_ECC_Msk /*!< Flash ITF ECC interrupt */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos (1U) +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF SYSCFG_ITLINE3_SR_FLASH_ITF_Msk /*!< FLASH ITF interrupt */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos (0U) +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL SYSCFG_ITLINE4_SR_CLK_CTRL_Msk /*!< RCC interrupt */ +#define SYSCFG_ITLINE5_SR_EXTI0_Pos (0U) +#define SYSCFG_ITLINE5_SR_EXTI0_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE5_SR_EXTI0 SYSCFG_ITLINE5_SR_EXTI0_Msk /*!< External Interrupt 0 */ +#define SYSCFG_ITLINE5_SR_EXTI1_Pos (1U) +#define SYSCFG_ITLINE5_SR_EXTI1_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE5_SR_EXTI1 SYSCFG_ITLINE5_SR_EXTI1_Msk /*!< External Interrupt 1 */ +#define SYSCFG_ITLINE6_SR_EXTI2_Pos (0U) +#define SYSCFG_ITLINE6_SR_EXTI2_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE6_SR_EXTI2 SYSCFG_ITLINE6_SR_EXTI2_Msk /*!< External Interrupt 2 */ +#define SYSCFG_ITLINE6_SR_EXTI3_Pos (1U) +#define SYSCFG_ITLINE6_SR_EXTI3_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE6_SR_EXTI3 SYSCFG_ITLINE6_SR_EXTI3_Msk /*!< External Interrupt 3 */ +#define SYSCFG_ITLINE7_SR_EXTI4_Pos (0U) +#define SYSCFG_ITLINE7_SR_EXTI4_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE7_SR_EXTI4 SYSCFG_ITLINE7_SR_EXTI4_Msk /*!< External Interrupt 4 */ +#define SYSCFG_ITLINE7_SR_EXTI5_Pos (1U) +#define SYSCFG_ITLINE7_SR_EXTI5_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE7_SR_EXTI5 SYSCFG_ITLINE7_SR_EXTI5_Msk /*!< External Interrupt 5 */ +#define SYSCFG_ITLINE7_SR_EXTI6_Pos (2U) +#define SYSCFG_ITLINE7_SR_EXTI6_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE7_SR_EXTI6 SYSCFG_ITLINE7_SR_EXTI6_Msk /*!< External Interrupt 6 */ +#define SYSCFG_ITLINE7_SR_EXTI7_Pos (3U) +#define SYSCFG_ITLINE7_SR_EXTI7_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE7_SR_EXTI7 SYSCFG_ITLINE7_SR_EXTI7_Msk /*!< External Interrupt 7 */ +#define SYSCFG_ITLINE7_SR_EXTI8_Pos (4U) +#define SYSCFG_ITLINE7_SR_EXTI8_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE7_SR_EXTI8 SYSCFG_ITLINE7_SR_EXTI8_Msk /*!< External Interrupt 8 */ +#define SYSCFG_ITLINE7_SR_EXTI9_Pos (5U) +#define SYSCFG_ITLINE7_SR_EXTI9_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */ +#define SYSCFG_ITLINE7_SR_EXTI9 SYSCFG_ITLINE7_SR_EXTI9_Msk /*!< External Interrupt 9 */ +#define SYSCFG_ITLINE7_SR_EXTI10_Pos (6U) +#define SYSCFG_ITLINE7_SR_EXTI10_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */ +#define SYSCFG_ITLINE7_SR_EXTI10 SYSCFG_ITLINE7_SR_EXTI10_Msk /*!< External Interrupt 10 */ +#define SYSCFG_ITLINE7_SR_EXTI11_Pos (7U) +#define SYSCFG_ITLINE7_SR_EXTI11_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */ +#define SYSCFG_ITLINE7_SR_EXTI11 SYSCFG_ITLINE7_SR_EXTI11_Msk /*!< External Interrupt 11 */ +#define SYSCFG_ITLINE7_SR_EXTI12_Pos (8U) +#define SYSCFG_ITLINE7_SR_EXTI12_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */ +#define SYSCFG_ITLINE7_SR_EXTI12 SYSCFG_ITLINE7_SR_EXTI12_Msk /*!< External Interrupt 12 */ +#define SYSCFG_ITLINE7_SR_EXTI13_Pos (9U) +#define SYSCFG_ITLINE7_SR_EXTI13_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */ +#define SYSCFG_ITLINE7_SR_EXTI13 SYSCFG_ITLINE7_SR_EXTI13_Msk /*!< External Interrupt 13 */ +#define SYSCFG_ITLINE7_SR_EXTI14_Pos (10U) +#define SYSCFG_ITLINE7_SR_EXTI14_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */ +#define SYSCFG_ITLINE7_SR_EXTI14 SYSCFG_ITLINE7_SR_EXTI14_Msk /*!< External Interrupt 14 */ +#define SYSCFG_ITLINE7_SR_EXTI15_Pos (11U) +#define SYSCFG_ITLINE7_SR_EXTI15_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */ +#define SYSCFG_ITLINE7_SR_EXTI15 SYSCFG_ITLINE7_SR_EXTI15_Msk /*!< External Interrupt 15 */ +#define SYSCFG_ITLINE8_SR_UCPD1_Pos (0U) +#define SYSCFG_ITLINE8_SR_UCPD1_Msk (0x1UL << SYSCFG_ITLINE8_SR_UCPD1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE8_SR_UCPD1 SYSCFG_ITLINE8_SR_UCPD1_Msk /*!< UCPD1 -> exti[32] Interrupt */ +#define SYSCFG_ITLINE8_SR_UCPD2_Pos (1U) +#define SYSCFG_ITLINE8_SR_UCPD2_Msk (0x1UL << SYSCFG_ITLINE8_SR_UCPD2_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE8_SR_UCPD2 SYSCFG_ITLINE8_SR_UCPD2_Msk /*!< UCPD2 -> exti[33] Interrupt */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos (0U) +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1 SYSCFG_ITLINE9_SR_DMA1_CH1_Msk /*!< DMA1 Channel 1 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos (0U) +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2 SYSCFG_ITLINE10_SR_DMA1_CH2_Msk /*!< DMA1 Channel 2 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos (1U) +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3 SYSCFG_ITLINE10_SR_DMA1_CH3_Msk /*!< DMA2 Channel 3 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos (0U) +#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE11_SR_DMAMUX1 SYSCFG_ITLINE11_SR_DMAMUX1_Msk /*!< DMAMUX Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4 SYSCFG_ITLINE11_SR_DMA1_CH4_Msk /*!< DMA1 Channel 4 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos (2U) +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5 SYSCFG_ITLINE11_SR_DMA1_CH5_Msk /*!< DMA1 Channel 5 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos (3U) +#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6 SYSCFG_ITLINE11_SR_DMA1_CH6_Msk /*!< DMA1 Channel 6 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos (4U) +#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7 SYSCFG_ITLINE11_SR_DMA1_CH7_Msk /*!< DMA1 Channel 7 Interrupt */ +#define SYSCFG_ITLINE12_SR_ADC_Pos (0U) +#define SYSCFG_ITLINE12_SR_ADC_Msk (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE12_SR_ADC SYSCFG_ITLINE12_SR_ADC_Msk /*!< ADC Interrupt */ +#define SYSCFG_ITLINE12_SR_COMP1_Pos (1U) +#define SYSCFG_ITLINE12_SR_COMP1_Msk (0x1UL << SYSCFG_ITLINE12_SR_COMP1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE12_SR_COMP1 SYSCFG_ITLINE12_SR_COMP1_Msk /*!< COMP1 Interrupt -> exti[17] */ +#define SYSCFG_ITLINE12_SR_COMP2_Pos (2U) +#define SYSCFG_ITLINE12_SR_COMP2_Msk (0x1UL << SYSCFG_ITLINE12_SR_COMP2_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE12_SR_COMP2 SYSCFG_ITLINE12_SR_COMP2_Msk /*!< COMP2 Interrupt -> exti[18] */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos (0U) +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU SYSCFG_ITLINE13_SR_TIM1_CCU_Msk /*!< TIM1 CCU Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos (1U) +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG SYSCFG_ITLINE13_SR_TIM1_TRG_Msk /*!< TIM1 TRG Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos (2U) +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD SYSCFG_ITLINE13_SR_TIM1_UPD_Msk /*!< TIM1 UPD Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos (3U) +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK SYSCFG_ITLINE13_SR_TIM1_BRK_Msk /*!< TIM1 BRK Interrupt */ +#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos (0U) +#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE14_SR_TIM1_CC SYSCFG_ITLINE14_SR_TIM1_CC_Msk /*!< TIM1 CC Interrupt */ +#define SYSCFG_ITLINE15_SR_TIM2_GLB_Pos (0U) +#define SYSCFG_ITLINE15_SR_TIM2_GLB_Msk (0x1UL << SYSCFG_ITLINE15_SR_TIM2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE15_SR_TIM2_GLB SYSCFG_ITLINE15_SR_TIM2_GLB_Msk /*!< TIM2 GLB Interrupt */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos (0U) +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB SYSCFG_ITLINE16_SR_TIM3_GLB_Msk /*!< TIM3 GLB Interrupt */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos (0U) +#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk (0x1UL << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB SYSCFG_ITLINE17_SR_TIM6_GLB_Msk /*!< TIM6 GLB Interrupt */ +#define SYSCFG_ITLINE17_SR_DAC_Pos (1U) +#define SYSCFG_ITLINE17_SR_DAC_Msk (0x1UL << SYSCFG_ITLINE17_SR_DAC_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE17_SR_DAC SYSCFG_ITLINE17_SR_DAC_Msk /*!< DAC Interrupt */ +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos (2U) +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk (0x1UL << SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk /*!< LPTIM1 -> exti[29] Interrupt */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos (0U) +#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk (0x1UL << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB SYSCFG_ITLINE18_SR_TIM7_GLB_Msk /*!< TIM7 GLB Interrupt */ +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos (1U) +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk (0x1UL << SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk /*!< LPTIM2 -> exti[30] Interrupt */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos (0U) +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos (0U) +#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk (0x1UL << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /*!< TIM15 GLB Interrupt */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos (0U) +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos (0U) +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos (0U) +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB SYSCFG_ITLINE23_SR_I2C1_GLB_Msk /*!< I2C1 GLB Interrupt -> exti[23] */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos (0U) +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB SYSCFG_ITLINE24_SR_I2C2_GLB_Msk /*!< I2C2 GLB Interrupt -> exti[22]*/ +#define SYSCFG_ITLINE25_SR_SPI1_Pos (0U) +#define SYSCFG_ITLINE25_SR_SPI1_Msk (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE25_SR_SPI1 SYSCFG_ITLINE25_SR_SPI1_Msk /*!< SPI1 Interrupt */ +#define SYSCFG_ITLINE26_SR_SPI2_Pos (0U) +#define SYSCFG_ITLINE26_SR_SPI2_Msk (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE26_SR_SPI2 SYSCFG_ITLINE26_SR_SPI2_Msk /*!< SPI2 Interrupt */ +#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos (0U) +#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE27_SR_USART1_GLB SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */ +#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos (0U) +#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE28_SR_USART2_GLB SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */ +#define SYSCFG_ITLINE29_SR_USART3_GLB_Pos (0U) +#define SYSCFG_ITLINE29_SR_USART3_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_USART3_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE29_SR_USART3_GLB SYSCFG_ITLINE29_SR_USART3_GLB_Msk /*!< USART3 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_USART4_GLB_Pos (1U) +#define SYSCFG_ITLINE29_SR_USART4_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_USART4_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE29_SR_USART4_GLB SYSCFG_ITLINE29_SR_USART4_GLB_Msk /*!< USART4 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos (2U) +#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE29_SR_LPUART1_GLB SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk /*!< LPUART1 GLB Interrupt -> exti[28] */ +#define SYSCFG_ITLINE30_SR_CEC_Pos (0U) +#define SYSCFG_ITLINE30_SR_CEC_Msk (0x1UL << SYSCFG_ITLINE30_SR_CEC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE30_SR_CEC SYSCFG_ITLINE30_SR_CEC_Msk /*!< CEC Interrupt-> exti[27] */ + +/******************************************************************************/ +/* */ +/* TIM */ +/* */ +/******************************************************************************/ +/******************* Bit definition for TIM_CR1 register ********************/ +#define TIM_CR1_CEN_Pos (0U) +#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */ +#define TIM_CR1_CEN TIM_CR1_CEN_Msk /*! + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ +typedef struct +{ + __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR1; /*!< ADC configuration register 1, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR; /*!< ADC sampling time register, Address offset: 0x14 */ + uint32_t RESERVED1; /*!< Reserved, 0x18 */ + uint32_t RESERVED2; /*!< Reserved, 0x1C */ + __IO uint32_t AWD1TR; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ + __IO uint32_t AWD2TR; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */ + __IO uint32_t CHSELR; /*!< ADC group regular sequencer register, Address offset: 0x28 */ + __IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x2C */ + uint32_t RESERVED3[4]; /*!< Reserved, 0x30 - 0x3C */ + __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ + uint32_t RESERVED4[23];/*!< Reserved, 0x44 - 0x9C */ + __IO uint32_t AWD2CR; /*!< ADC analog watchdog 2 configuration register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 configuration register, Address offset: 0xA4 */ + uint32_t RESERVED5[3]; /*!< Reserved, 0xA8 - 0xB0 */ + __IO uint32_t CALFACT; /*!< ADC Calibration factor register, Address offset: 0xB4 */ +} ADC_TypeDef; + +typedef struct +{ + __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ +} ADC_Common_TypeDef; + +/* Legacy registers naming */ +#define TR1 AWD1TR +#define TR2 AWD2TR +#define TR3 AWD3TR + + +/** + * @brief HDMI-CEC + */ +typedef struct +{ + __IO uint32_t CR; /*!< CEC control register, Address offset:0x00 */ + __IO uint32_t CFGR; /*!< CEC configuration register, Address offset:0x04 */ + __IO uint32_t TXDR; /*!< CEC Tx data register , Address offset:0x08 */ + __IO uint32_t RXDR; /*!< CEC Rx Data Register, Address offset:0x0C */ + __IO uint32_t ISR; /*!< CEC Interrupt and Status Register, Address offset:0x10 */ + __IO uint32_t IER; /*!< CEC interrupt enable register, Address offset:0x14 */ +}CEC_TypeDef; + +/** + * @brief Comparator + */ +typedef struct +{ + __IO uint32_t CSR; /*!< COMP control and status register, Address offset: 0x00 */ +} COMP_TypeDef; + +typedef struct +{ + __IO uint32_t CSR_ODD; /*!< COMP control and status register located in register of comparator instance odd, used for bits common to several COMP instances, Address offset: 0x00 */ + __IO uint32_t CSR_EVEN; /*!< COMP control and status register located in register of comparator instance even, used for bits common to several COMP instances, Address offset: 0x04 */ +} COMP_Common_TypeDef; + +/** + * @brief CRC calculation unit + */ +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED1; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + +/** + * @brief Digital to Analog Converter + */ +typedef struct +{ + __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */ + __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */ + __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */ + __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */ + __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */ + __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */ + __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */ + __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */ + __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */ + __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */ + __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */ + __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */ + __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */ + __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */ + __IO uint32_t CCR; /*!< DAC calibration control register, Address offset: 0x38 */ + __IO uint32_t MCR; /*!< DAC mode control register, Address offset: 0x3C */ + __IO uint32_t SHSR1; /*!< DAC Sample and Hold sample time register 1, Address offset: 0x40 */ + __IO uint32_t SHSR2; /*!< DAC Sample and Hold sample time register 2, Address offset: 0x44 */ + __IO uint32_t SHHR; /*!< DAC Sample and Hold hold time register, Address offset: 0x48 */ + __IO uint32_t SHRR; /*!< DAC Sample and Hold refresh time register, Address offset: 0x4C */ +} DAC_TypeDef; + +/** + * @brief Debug MCU + */ +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug configuration register, Address offset: 0x04 */ + __IO uint32_t APBFZ1; /*!< Debug APB freeze register 1, Address offset: 0x08 */ + __IO uint32_t APBFZ2; /*!< Debug APB freeze register 2, Address offset: 0x0C */ +} DBG_TypeDef; + +/** + * @brief DMA Controller + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} DMA_TypeDef; + +/** + * @brief DMA Multiplexer + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register Address offset: 0x0004 * (channel x) */ +}DMAMUX_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< DMA Channel Status Register Address offset: 0x0080 */ + __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register Address offset: 0x0084 */ +}DMAMUX_ChannelStatus_TypeDef; + +typedef struct +{ + __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register Address offset: 0x0100 + 0x0004 * (Req Gen x) */ +}DMAMUX_RequestGen_TypeDef; + +typedef struct +{ + __IO uint32_t RGSR; /*!< DMA Request Generator Status Register Address offset: 0x0140 */ + __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register Address offset: 0x0144 */ +}DMAMUX_RequestGenStatus_TypeDef; + +/** + * @brief Asynch Interrupt/Event Controller (EXTI) + */ +typedef struct +{ + __IO uint32_t RTSR1; /*!< EXTI Rising Trigger Selection Register 1, Address offset: 0x00 */ + __IO uint32_t FTSR1; /*!< EXTI Falling Trigger Selection Register 1, Address offset: 0x04 */ + __IO uint32_t SWIER1; /*!< EXTI Software Interrupt event Register 1, Address offset: 0x08 */ + __IO uint32_t RPR1; /*!< EXTI Rising Pending Register 1, Address offset: 0x0C */ + __IO uint32_t FPR1; /*!< EXTI Falling Pending Register 1, Address offset: 0x10 */ + uint32_t RESERVED1[3]; /*!< Reserved 1, 0x14 -- 0x1C */ + uint32_t RESERVED2[5]; /*!< Reserved 2, 0x20 -- 0x30 */ + uint32_t RESERVED3[11]; /*!< Reserved 3, 0x34 -- 0x5C */ + __IO uint32_t EXTICR[4]; /*!< EXTI External Interrupt Configuration Register, 0x60 -- 0x6C */ + uint32_t RESERVED4[4]; /*!< Reserved 4, 0x70 -- 0x7C */ + __IO uint32_t IMR1; /*!< EXTI Interrupt Mask Register 1, Address offset: 0x80 */ + __IO uint32_t EMR1; /*!< EXTI Event Mask Register 1, Address offset: 0x84 */ + uint32_t RESERVED5[2]; /*!< Reserved 5, 0x88 -- 0x8C */ + __IO uint32_t IMR2; /*!< EXTI Interrupt Mask Register 2, Address offset: 0x90 */ + __IO uint32_t EMR2; /*!< EXTI Event Mask Register 2, Address offset: 0x94 */ +} EXTI_TypeDef; + +/** + * @brief FLASH Registers + */ +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH Access Control register, Address offset: 0x00 */ + uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x04 */ + __IO uint32_t KEYR; /*!< FLASH Key register, Address offset: 0x08 */ + __IO uint32_t OPTKEYR; /*!< FLASH Option Key register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< FLASH Status register, Address offset: 0x10 */ + __IO uint32_t CR; /*!< FLASH Control register, Address offset: 0x14 */ + __IO uint32_t ECCR; /*!< FLASH ECC register, Address offset: 0x18 */ + uint32_t RESERVED2; /*!< Reserved2, Address offset: 0x1C */ + __IO uint32_t OPTR; /*!< FLASH Option register, Address offset: 0x20 */ + __IO uint32_t PCROP1ASR; /*!< FLASH Bank PCROP area A Start address register, Address offset: 0x24 */ + __IO uint32_t PCROP1AER; /*!< FLASH Bank PCROP area A End address register, Address offset: 0x28 */ + __IO uint32_t WRP1AR; /*!< FLASH Bank WRP area A address register, Address offset: 0x2C */ + __IO uint32_t WRP1BR; /*!< FLASH Bank WRP area B address register, Address offset: 0x30 */ + __IO uint32_t PCROP1BSR; /*!< FLASH Bank PCROP area B Start address register, Address offset: 0x34 */ + __IO uint32_t PCROP1BER; /*!< FLASH Bank PCROP area B End address register, Address offset: 0x38 */ + uint32_t RESERVED8[17];/*!< Reserved8, Address offset: 0x3C--0x7C */ + __IO uint32_t SECR; /*!< FLASH security register , Address offset: 0x80 */ +} FLASH_TypeDef; + +/** + * @brief General Purpose I/O + */ +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ + __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */ +} GPIO_TypeDef; + + +/** + * @brief Inter-integrated Circuit Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + +/** + * @brief LPTIMER + */ +typedef struct +{ + __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ + __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ + __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ + __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ + __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ + __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ + __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ + __IO uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x20 */ + __IO uint32_t CFGR2; /*!< LPTIM Option register, Address offset: 0x24 */ +} LPTIM_TypeDef; + + +/** + * @brief Power Control + */ +typedef struct +{ + __IO uint32_t CR1; /*!< PWR Power Control Register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< PWR Power Control Register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< PWR Power Control Register 3, Address offset: 0x08 */ + __IO uint32_t CR4; /*!< PWR Power Control Register 4, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< PWR Power Status Register 1, Address offset: 0x10 */ + __IO uint32_t SR2; /*!< PWR Power Status Register 2, Address offset: 0x14 */ + __IO uint32_t SCR; /*!< PWR Power Status Clear Register, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t PUCRA; /*!< PWR Pull-Up Control Register of port A, Address offset: 0x20 */ + __IO uint32_t PDCRA; /*!< PWR Pull-Down Control Register of port A, Address offset: 0x24 */ + __IO uint32_t PUCRB; /*!< PWR Pull-Up Control Register of port B, Address offset: 0x28 */ + __IO uint32_t PDCRB; /*!< PWR Pull-Down Control Register of port B, Address offset: 0x2C */ + __IO uint32_t PUCRC; /*!< PWR Pull-Up Control Register of port C, Address offset: 0x30 */ + __IO uint32_t PDCRC; /*!< PWR Pull-Down Control Register of port C, Address offset: 0x34 */ + __IO uint32_t PUCRD; /*!< PWR Pull-Up Control Register of port D, Address offset: 0x38 */ + __IO uint32_t PDCRD; /*!< PWR Pull-Down Control Register of port D, Address offset: 0x3C */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x40 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: 0x44 */ + __IO uint32_t PUCRF; /*!< PWR Pull-Up Control Register of port F, Address offset: 0x48 */ + __IO uint32_t PDCRF; /*!< PWR Pull-Down Control Register of port F, Address offset: 0x4C */ +} PWR_TypeDef; + +/** + * @brief Reset and Clock Control + */ +typedef struct +{ + __IO uint32_t CR; /*!< RCC Clock Sources Control Register, Address offset: 0x00 */ + __IO uint32_t ICSCR; /*!< RCC Internal Clock Sources Calibration Register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC Regulated Domain Clocks Configuration Register, Address offset: 0x08 */ + __IO uint32_t PLLCFGR; /*!< RCC System PLL configuration Register, Address offset: 0x0C */ + __IO uint32_t RESERVED0; /*!< Reserved, Address offset: 0x10 */ + __IO uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */ + __IO uint32_t CIER; /*!< RCC Clock Interrupt Enable Register, Address offset: 0x18 */ + __IO uint32_t CIFR; /*!< RCC Clock Interrupt Flag Register, Address offset: 0x1C */ + __IO uint32_t CICR; /*!< RCC Clock Interrupt Clear Register, Address offset: 0x20 */ + __IO uint32_t IOPRSTR; /*!< RCC IO port reset register, Address offset: 0x24 */ + __IO uint32_t AHBRSTR; /*!< RCC AHB peripherals reset register, Address offset: 0x28 */ + __IO uint32_t APBRSTR1; /*!< RCC APB peripherals reset register 1, Address offset: 0x2C */ + __IO uint32_t APBRSTR2; /*!< RCC APB peripherals reset register 2, Address offset: 0x30 */ + __IO uint32_t IOPENR; /*!< RCC IO port enable register, Address offset: 0x34 */ + __IO uint32_t AHBENR; /*!< RCC AHB peripherals clock enable register, Address offset: 0x38 */ + __IO uint32_t APBENR1; /*!< RCC APB peripherals clock enable register1, Address offset: 0x3C */ + __IO uint32_t APBENR2; /*!< RCC APB peripherals clock enable register2, Address offset: 0x40 */ + __IO uint32_t IOPSMENR; /*!< RCC IO port clocks enable in sleep mode register, Address offset: 0x44 */ + __IO uint32_t AHBSMENR; /*!< RCC AHB peripheral clocks enable in sleep mode register, Address offset: 0x48 */ + __IO uint32_t APBSMENR1; /*!< RCC APB peripheral clocks enable in sleep mode register1, Address offset: 0x4C */ + __IO uint32_t APBSMENR2; /*!< RCC APB peripheral clocks enable in sleep mode register2, Address offset: 0x50 */ + __IO uint32_t CCIPR; /*!< RCC Peripherals Independent Clocks Configuration Register, Address offset: 0x54 */ + __IO uint32_t RESERVED2; /*!< Reserved, Address offset: 0x58 */ + __IO uint32_t BDCR; /*!< RCC Backup Domain Control Register, Address offset: 0x5C */ + __IO uint32_t CSR; /*!< RCC Unregulated Domain Clock Control and Status Register, Address offset: 0x60 */ +} RCC_TypeDef; + +/** + * @brief Real-Time Clock + */ +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x08 */ + __IO uint32_t ICSR; /*!< RTC initialization control and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x18 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x1C */ + uint32_t RESERVED1; /*!< Reserved Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x1C */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x48 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x4C */ + __IO uint32_t SR; /*!< RTC Status register, Address offset: 0x50 */ + __IO uint32_t MISR; /*!< RTC Masked Interrupt Status register, Address offset: 0x54 */ + uint32_t RESERVED3; /*!< Reserved Address offset: 0x58 */ + __IO uint32_t SCR; /*!< RTC Status Clear register, Address offset: 0x5C */ + __IO uint32_t OR; /*!< RTC option register, Address offset: 0x60 */ +} RTC_TypeDef; + +/** + * @brief Tamper and backup registers + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TAMP configuration register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TAMP configuration register 2, Address offset: 0x04 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x08 */ + __IO uint32_t FLTCR; /*!< Reserved Address offset: 0x0C */ + uint32_t RESERVED1[7]; /*!< Reserved Address offset: 0x10 -- 0x28 */ + __IO uint32_t IER; /*!< TAMP Interrupt enable register, Address offset: 0x2C */ + __IO uint32_t SR; /*!< TAMP Status register, Address offset: 0x30 */ + __IO uint32_t MISR; /*!< TAMP Masked Interrupt Status register, Address offset: 0x34 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x38 */ + __IO uint32_t SCR; /*!< TAMP Status clear register, Address offset: 0x3C */ + uint32_t RESERVED3[48]; /*!< Reserved Address offset: 0x54 -- 0xFC */ + __IO uint32_t BKP0R; /*!< TAMP backup register 0, Address offset: 0x100 */ + __IO uint32_t BKP1R; /*!< TAMP backup register 1, Address offset: 0x104 */ + __IO uint32_t BKP2R; /*!< TAMP backup register 2, Address offset: 0x108 */ + __IO uint32_t BKP3R; /*!< TAMP backup register 3, Address offset: 0x10C */ + __IO uint32_t BKP4R; /*!< TAMP backup register 4, Address offset: 0x110 */ +} TAMP_TypeDef; + + /** + * @brief Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< SPI Control register 1 (not used in I2S mode), Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ + __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ + __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ + __IO uint32_t RXCRCR; /*!< SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 */ + __IO uint32_t TXCRCR; /*!< SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 */ + __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ + __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ +} SPI_TypeDef; + +/** + * @brief System configuration controller + */ +typedef struct +{ + __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */ + uint32_t RESERVED0[5]; /*!< Reserved, 0x04 --0x14 */ + __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x18 */ + uint32_t RESERVED1[25]; /*!< Reserved 0x1C */ + __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register, Address offset: 0x80 */ +} SYSCFG_TypeDef; + +/** + * @brief TIM + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + __IO uint32_t OR1; /*!< TIM option register, Address offset: 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t AF1; /*!< TIM alternate function register 1, Address offset: 0x60 */ + __IO uint32_t AF2; /*!< TIM alternate function register 2, Address offset: 0x64 */ + __IO uint32_t TISEL; /*!< TIM Input Selection register, Address offset: 0x68 */ +} TIM_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + __IO uint32_t PRESC; /*!< USART Prescaler register, Address offset: 0x2C */ +} USART_TypeDef; + +/** + * @brief VREFBUF + */ +typedef struct +{ + __IO uint32_t CSR; /*!< VREFBUF control and status register, Address offset: 0x00 */ + __IO uint32_t CCR; /*!< VREFBUF calibration and control register, Address offset: 0x04 */ +} VREFBUF_TypeDef; + +/** + * @brief Window WATCHDOG + */ +typedef struct +{ + __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ + __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ +} WWDG_TypeDef; + +/** + * @brief AES hardware accelerator + */ +typedef struct +{ + __IO uint32_t CR; /*!< AES control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< AES status register, Address offset: 0x04 */ + __IO uint32_t DINR; /*!< AES data input register, Address offset: 0x08 */ + __IO uint32_t DOUTR; /*!< AES data output register, Address offset: 0x0C */ + __IO uint32_t KEYR0; /*!< AES key register 0, Address offset: 0x10 */ + __IO uint32_t KEYR1; /*!< AES key register 1, Address offset: 0x14 */ + __IO uint32_t KEYR2; /*!< AES key register 2, Address offset: 0x18 */ + __IO uint32_t KEYR3; /*!< AES key register 3, Address offset: 0x1C */ + __IO uint32_t IVR0; /*!< AES initialization vector register 0, Address offset: 0x20 */ + __IO uint32_t IVR1; /*!< AES initialization vector register 1, Address offset: 0x24 */ + __IO uint32_t IVR2; /*!< AES initialization vector register 2, Address offset: 0x28 */ + __IO uint32_t IVR3; /*!< AES initialization vector register 3, Address offset: 0x2C */ + __IO uint32_t KEYR4; /*!< AES key register 4, Address offset: 0x30 */ + __IO uint32_t KEYR5; /*!< AES key register 5, Address offset: 0x34 */ + __IO uint32_t KEYR6; /*!< AES key register 6, Address offset: 0x38 */ + __IO uint32_t KEYR7; /*!< AES key register 7, Address offset: 0x3C */ + __IO uint32_t SUSP0R; /*!< AES Suspend register 0, Address offset: 0x40 */ + __IO uint32_t SUSP1R; /*!< AES Suspend register 1, Address offset: 0x44 */ + __IO uint32_t SUSP2R; /*!< AES Suspend register 2, Address offset: 0x48 */ + __IO uint32_t SUSP3R; /*!< AES Suspend register 3, Address offset: 0x4C */ + __IO uint32_t SUSP4R; /*!< AES Suspend register 4, Address offset: 0x50 */ + __IO uint32_t SUSP5R; /*!< AES Suspend register 5, Address offset: 0x54 */ + __IO uint32_t SUSP6R; /*!< AES Suspend register 6, Address offset: 0x58 */ + __IO uint32_t SUSP7R; /*!< AES Suspend register 7, Address offset: 0x5C */ +} AES_TypeDef; + +/** + * @brief RNG + */ +typedef struct +{ + __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */ + __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */ +} RNG_TypeDef; + + +/** + * @brief UCPD + */ +typedef struct +{ + __IO uint32_t CFG1; /*!< UCPD configuration register 1, Address offset: 0x00 */ + __IO uint32_t CFG2; /*!< UCPD configuration register 2, Address offset: 0x04 */ + __IO uint32_t RESERVED0; /*!< UCPD reserved register, Address offset: 0x08 */ + __IO uint32_t CR; /*!< UCPD control register, Address offset: 0x0C */ + __IO uint32_t IMR; /*!< UCPD interrupt mask register, Address offset: 0x10 */ + __IO uint32_t SR; /*!< UCPD status register, Address offset: 0x14 */ + __IO uint32_t ICR; /*!< UCPD interrupt flag clear register Address offset: 0x18 */ + __IO uint32_t TX_ORDSET; /*!< UCPD Tx ordered set type register, Address offset: 0x1C */ + __IO uint32_t TX_PAYSZ; /*!< UCPD Tx payload size register, Address offset: 0x20 */ + __IO uint32_t TXDR; /*!< UCPD Tx data register, Address offset: 0x24 */ + __IO uint32_t RX_ORDSET; /*!< UCPD Rx ordered set type register, Address offset: 0x28 */ + __IO uint32_t RX_PAYSZ; /*!< UCPD Rx payload size register, Address offset: 0x2C */ + __IO uint32_t RXDR; /*!< UCPD Rx data register, Address offset: 0x30 */ + __IO uint32_t RX_ORDEXT1; /*!< UCPD Rx ordered set extension 1 register, Address offset: 0x34 */ + __IO uint32_t RX_ORDEXT2; /*!< UCPD Rx ordered set extension 2 register, Address offset: 0x38 */ + +} UCPD_TypeDef; +/** + * @} + */ + +/** @addtogroup Peripheral_memory_map + * @{ + */ +#define FLASH_BASE (0x08000000UL) /*!< FLASH base address */ +#define SRAM_BASE (0x20000000UL) /*!< SRAM base address */ +#define PERIPH_BASE (0x40000000UL) /*!< Peripheral base address */ +#define IOPORT_BASE (0x50000000UL) /*!< IOPORT base address */ +#define SRAM_SIZE_MAX (0x00008000UL) /*!< maximum SRAM size (up to 32 KBytes) */ + +#define FLASH_SIZE (((*((uint32_t *)FLASHSIZE_BASE)) & (0x00FFU)) << 10U) + +/*!< Peripheral memory map */ +#define APBPERIPH_BASE (PERIPH_BASE) +#define AHBPERIPH_BASE (PERIPH_BASE + 0x00020000UL) + +/*!< APB peripherals */ + +#define TIM2_BASE (APBPERIPH_BASE + 0UL) +#define TIM3_BASE (APBPERIPH_BASE + 0x00000400UL) +#define TIM6_BASE (APBPERIPH_BASE + 0x00001000UL) +#define TIM7_BASE (APBPERIPH_BASE + 0x00001400UL) +#define TIM14_BASE (APBPERIPH_BASE + 0x00002000UL) +#define RTC_BASE (APBPERIPH_BASE + 0x00002800UL) +#define WWDG_BASE (APBPERIPH_BASE + 0x00002C00UL) +#define IWDG_BASE (APBPERIPH_BASE + 0x00003000UL) +#define SPI2_BASE (APBPERIPH_BASE + 0x00003800UL) +#define USART2_BASE (APBPERIPH_BASE + 0x00004400UL) +#define USART3_BASE (APBPERIPH_BASE + 0x00004800UL) +#define USART4_BASE (APBPERIPH_BASE + 0x00004C00UL) +#define I2C1_BASE (APBPERIPH_BASE + 0x00005400UL) +#define I2C2_BASE (APBPERIPH_BASE + 0x00005800UL) +#define PWR_BASE (APBPERIPH_BASE + 0x00007000UL) +#define DAC1_BASE (APBPERIPH_BASE + 0x00007400UL) +#define DAC_BASE (APBPERIPH_BASE + 0x00007400UL) /* Kept for legacy purpose */ +#define CEC_BASE (APBPERIPH_BASE + 0x00007800UL) +#define LPTIM1_BASE (APBPERIPH_BASE + 0x00007C00UL) +#define LPUART1_BASE (APBPERIPH_BASE + 0x00008000UL) +#define LPTIM2_BASE (APBPERIPH_BASE + 0x00009400UL) +#define UCPD1_BASE (APBPERIPH_BASE + 0x0000A000UL) +#define UCPD2_BASE (APBPERIPH_BASE + 0x0000A400UL) +#define TAMP_BASE (APBPERIPH_BASE + 0x0000B000UL) +#define SYSCFG_BASE (APBPERIPH_BASE + 0x00010000UL) +#define VREFBUF_BASE (APBPERIPH_BASE + 0x00010030UL) +#define COMP1_BASE (SYSCFG_BASE + 0x0200UL) +#define COMP2_BASE (SYSCFG_BASE + 0x0204UL) +#define ADC1_BASE (APBPERIPH_BASE + 0x00012400UL) +#define ADC1_COMMON_BASE (APBPERIPH_BASE + 0x00012708UL) +#define ADC_BASE (ADC1_COMMON_BASE) /* Kept for legacy purpose */ +#define TIM1_BASE (APBPERIPH_BASE + 0x00012C00UL) +#define SPI1_BASE (APBPERIPH_BASE + 0x00013000UL) +#define USART1_BASE (APBPERIPH_BASE + 0x00013800UL) +#define TIM15_BASE (APBPERIPH_BASE + 0x00014000UL) +#define TIM16_BASE (APBPERIPH_BASE + 0x00014400UL) +#define TIM17_BASE (APBPERIPH_BASE + 0x00014800UL) +#define DBG_BASE (APBPERIPH_BASE + 0x00015800UL) + + +/*!< AHB peripherals */ +#define DMA1_BASE (AHBPERIPH_BASE) +#define DMAMUX1_BASE (AHBPERIPH_BASE + 0x00000800UL) +#define RCC_BASE (AHBPERIPH_BASE + 0x00001000UL) +#define EXTI_BASE (AHBPERIPH_BASE + 0x00001800UL) +#define FLASH_R_BASE (AHBPERIPH_BASE + 0x00002000UL) +#define CRC_BASE (AHBPERIPH_BASE + 0x00003000UL) + +#define RNG_BASE (AHBPERIPH_BASE + 0x00005000UL) +#define AES_BASE (AHBPERIPH_BASE + 0x00006000UL) + +#define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) +#define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) +#define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) +#define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) +#define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) +#define DMA1_Channel6_BASE (DMA1_BASE + 0x0000006CUL) +#define DMA1_Channel7_BASE (DMA1_BASE + 0x00000080UL) + +#define DMAMUX1_Channel0_BASE (DMAMUX1_BASE) +#define DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x00000004UL) +#define DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x00000008UL) +#define DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x0000000CUL) +#define DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x00000010UL) +#define DMAMUX1_Channel5_BASE (DMAMUX1_BASE + 0x00000014UL) +#define DMAMUX1_Channel6_BASE (DMAMUX1_BASE + 0x00000018UL) + +#define DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x00000100UL) +#define DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x00000104UL) +#define DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x00000108UL) +#define DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x0000010CUL) + +#define DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x00000080UL) +#define DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x00000140UL) + +/*!< IOPORT */ +#define GPIOA_BASE (IOPORT_BASE + 0x00000000UL) +#define GPIOB_BASE (IOPORT_BASE + 0x00000400UL) +#define GPIOC_BASE (IOPORT_BASE + 0x00000800UL) +#define GPIOD_BASE (IOPORT_BASE + 0x00000C00UL) +#define GPIOF_BASE (IOPORT_BASE + 0x00001400UL) + +/*!< Device Electronic Signature */ +#define PACKAGE_BASE (0x1FFF7500UL) /*!< Package data register base address */ +#define UID_BASE (0x1FFF7590UL) /*!< Unique device ID register base address */ +#define FLASHSIZE_BASE (0x1FFF75E0UL) /*!< Flash size data register base address */ + +/** + * @} + */ + +/** @addtogroup Peripheral_declaration + * @{ + */ +#define TIM2 ((TIM_TypeDef *) TIM2_BASE) +#define TIM3 ((TIM_TypeDef *) TIM3_BASE) +#define TIM6 ((TIM_TypeDef *) TIM6_BASE) +#define TIM7 ((TIM_TypeDef *) TIM7_BASE) +#define TIM14 ((TIM_TypeDef *) TIM14_BASE) +#define RTC ((RTC_TypeDef *) RTC_BASE) +#define TAMP ((TAMP_TypeDef *) TAMP_BASE) +#define WWDG ((WWDG_TypeDef *) WWDG_BASE) +#define IWDG ((IWDG_TypeDef *) IWDG_BASE) +#define SPI2 ((SPI_TypeDef *) SPI2_BASE) +#define USART2 ((USART_TypeDef *) USART2_BASE) +#define USART3 ((USART_TypeDef *) USART3_BASE) +#define USART4 ((USART_TypeDef *) USART4_BASE) +#define I2C1 ((I2C_TypeDef *) I2C1_BASE) +#define I2C2 ((I2C_TypeDef *) I2C2_BASE) +#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) +#define PWR ((PWR_TypeDef *) PWR_BASE) +#define RCC ((RCC_TypeDef *) RCC_BASE) +#define EXTI ((EXTI_TypeDef *) EXTI_BASE) +#define DAC1 ((DAC_TypeDef *) DAC1_BASE) +#define DAC ((DAC_TypeDef *) DAC_BASE) /* Kept for legacy purpose */ +#define LPUART1 ((USART_TypeDef *) LPUART1_BASE) +#define LPTIM2 ((LPTIM_TypeDef *) LPTIM2_BASE) +#define CEC ((CEC_TypeDef *) CEC_BASE) +#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) +#define VREFBUF ((VREFBUF_TypeDef *) VREFBUF_BASE) +#define COMP1 ((COMP_TypeDef *) COMP1_BASE) +#define COMP2 ((COMP_TypeDef *) COMP2_BASE) +#define COMP12_COMMON ((COMP_Common_TypeDef *) COMP1_BASE) +#define TIM1 ((TIM_TypeDef *) TIM1_BASE) +#define SPI1 ((SPI_TypeDef *) SPI1_BASE) +#define USART1 ((USART_TypeDef *) USART1_BASE) +#define TIM15 ((TIM_TypeDef *) TIM15_BASE) +#define TIM16 ((TIM_TypeDef *) TIM16_BASE) +#define TIM17 ((TIM_TypeDef *) TIM17_BASE) +#define DMA1 ((DMA_TypeDef *) DMA1_BASE) +#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) +#define CRC ((CRC_TypeDef *) CRC_BASE) +#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) +#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) +#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) +#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) +#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE) +#define ADC1 ((ADC_TypeDef *) ADC1_BASE) +#define ADC1_COMMON ((ADC_Common_TypeDef *) ADC1_COMMON_BASE) +#define ADC (ADC1_COMMON) /* Kept for legacy purpose */ + +#define AES ((AES_TypeDef *) AES_BASE) +#define AES1 ((AES_TypeDef *) AES_BASE) +#define RNG ((RNG_TypeDef *) RNG_BASE) + +#define UCPD1 ((UCPD_TypeDef *) UCPD1_BASE) +#define UCPD2 ((UCPD_TypeDef *) UCPD2_BASE) + +#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) +#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) +#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) +#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) +#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) +#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) +#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) +#define DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE) +#define DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE) +#define DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE) +#define DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE) +#define DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE) +#define DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE) +#define DMAMUX1_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE) +#define DMAMUX1_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE) + +#define DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE) +#define DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE) +#define DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE) +#define DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE) + +#define DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE) +#define DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE) + +#define DBG ((DBG_TypeDef *) DBG_BASE) + +/** + * @} + */ + +/** @addtogroup Exported_constants + * @{ + */ + + /** @addtogroup Hardware_Constant_Definition + * @{ + */ +#define LSI_STARTUP_TIME 130U /*!< LSI Maximum startup time in us */ + + /** + * @} + */ + + /** @addtogroup Peripheral_Registers_Bits_Definition + * @{ + */ + +/******************************************************************************/ +/* Peripheral Registers Bits Definition */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* Analog to Digital Converter (ADC) */ +/* */ +/******************************************************************************/ +/******************** Bit definition for ADC_ISR register *******************/ +#define ADC_ISR_ADRDY_Pos (0U) +#define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ +#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC ready flag */ +#define ADC_ISR_EOSMP_Pos (1U) +#define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ +#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< ADC group regular end of sampling flag */ +#define ADC_ISR_EOC_Pos (2U) +#define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ +#define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< ADC group regular end of unitary conversion flag */ +#define ADC_ISR_EOS_Pos (3U) +#define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) /*!< 0x00000008 */ +#define ADC_ISR_EOS ADC_ISR_EOS_Msk /*!< ADC group regular end of sequence conversions flag */ +#define ADC_ISR_OVR_Pos (4U) +#define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ +#define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< ADC group regular overrun flag */ +#define ADC_ISR_AWD1_Pos (7U) +#define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */ +#define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk /*!< ADC analog watchdog 1 flag */ +#define ADC_ISR_AWD2_Pos (8U) +#define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) /*!< 0x00000100 */ +#define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk /*!< ADC analog watchdog 2 flag */ +#define ADC_ISR_AWD3_Pos (9U) +#define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) /*!< 0x00000200 */ +#define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk /*!< ADC analog watchdog 3 flag */ +#define ADC_ISR_EOCAL_Pos (11U) +#define ADC_ISR_EOCAL_Msk (0x1UL << ADC_ISR_EOCAL_Pos) /*!< 0x00000800 */ +#define ADC_ISR_EOCAL ADC_ISR_EOCAL_Msk /*!< ADC end of calibration flag */ +#define ADC_ISR_CCRDY_Pos (13U) +#define ADC_ISR_CCRDY_Msk (0x1UL << ADC_ISR_CCRDY_Pos) /*!< 0x00002000 */ +#define ADC_ISR_CCRDY ADC_ISR_CCRDY_Msk /*!< ADC channel configuration ready flag */ + +/* Legacy defines */ +#define ADC_ISR_EOSEQ (ADC_ISR_EOS) + +/******************** Bit definition for ADC_IER register *******************/ +#define ADC_IER_ADRDYIE_Pos (0U) +#define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ +#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC ready interrupt */ +#define ADC_IER_EOSMPIE_Pos (1U) +#define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ +#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< ADC group regular end of sampling interrupt */ +#define ADC_IER_EOCIE_Pos (2U) +#define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ +#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< ADC group regular end of unitary conversion interrupt */ +#define ADC_IER_EOSIE_Pos (3U) +#define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) /*!< 0x00000008 */ +#define ADC_IER_EOSIE ADC_IER_EOSIE_Msk /*!< ADC group regular end of sequence conversions interrupt */ +#define ADC_IER_OVRIE_Pos (4U) +#define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ +#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< ADC group regular overrun interrupt */ +#define ADC_IER_AWD1IE_Pos (7U) +#define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) /*!< 0x00000080 */ +#define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk /*!< ADC analog watchdog 1 interrupt */ +#define ADC_IER_AWD2IE_Pos (8U) +#define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) /*!< 0x00000100 */ +#define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk /*!< ADC analog watchdog 2 interrupt */ +#define ADC_IER_AWD3IE_Pos (9U) +#define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) /*!< 0x00000200 */ +#define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk /*!< ADC analog watchdog 3 interrupt */ +#define ADC_IER_EOCALIE_Pos (11U) +#define ADC_IER_EOCALIE_Msk (0x1UL << ADC_IER_EOCALIE_Pos) /*!< 0x00000800 */ +#define ADC_IER_EOCALIE ADC_IER_EOCALIE_Msk /*!< ADC end of calibration interrupt */ +#define ADC_IER_CCRDYIE_Pos (13U) +#define ADC_IER_CCRDYIE_Msk (0x1UL << ADC_IER_CCRDYIE_Pos) /*!< 0x00002000 */ +#define ADC_IER_CCRDYIE ADC_IER_CCRDYIE_Msk /*!< ADC channel configuration ready interrupt */ + +/* Legacy defines */ +#define ADC_IER_EOSEQIE (ADC_IER_EOSIE) + +/******************** Bit definition for ADC_CR register ********************/ +#define ADC_CR_ADEN_Pos (0U) +#define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ +#define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable */ +#define ADC_CR_ADDIS_Pos (1U) +#define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ +#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable */ +#define ADC_CR_ADSTART_Pos (2U) +#define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ +#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC group regular conversion start */ +#define ADC_CR_ADSTP_Pos (4U) +#define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ +#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC group regular conversion stop */ +#define ADC_CR_ADVREGEN_Pos (28U) +#define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ +#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC voltage regulator enable */ +#define ADC_CR_ADCAL_Pos (31U) +#define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ +#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ + +/******************** Bit definition for ADC_CFGR1 register *****************/ +#define ADC_CFGR1_DMAEN_Pos (0U) +#define ADC_CFGR1_DMAEN_Msk (0x1UL << ADC_CFGR1_DMAEN_Pos) /*!< 0x00000001 */ +#define ADC_CFGR1_DMAEN ADC_CFGR1_DMAEN_Msk /*!< ADC DMA transfer enable */ +#define ADC_CFGR1_DMACFG_Pos (1U) +#define ADC_CFGR1_DMACFG_Msk (0x1UL << ADC_CFGR1_DMACFG_Pos) /*!< 0x00000002 */ +#define ADC_CFGR1_DMACFG ADC_CFGR1_DMACFG_Msk /*!< ADC DMA transfer configuration */ + +#define ADC_CFGR1_SCANDIR_Pos (2U) +#define ADC_CFGR1_SCANDIR_Msk (0x1UL << ADC_CFGR1_SCANDIR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR_Msk /*!< ADC group regular sequencer scan direction */ + +#define ADC_CFGR1_RES_Pos (3U) +#define ADC_CFGR1_RES_Msk (0x3UL << ADC_CFGR1_RES_Pos) /*!< 0x00000018 */ +#define ADC_CFGR1_RES ADC_CFGR1_RES_Msk /*!< ADC data resolution */ +#define ADC_CFGR1_RES_0 (0x1U << ADC_CFGR1_RES_Pos) /*!< 0x00000008 */ +#define ADC_CFGR1_RES_1 (0x2U << ADC_CFGR1_RES_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR1_ALIGN_Pos (5U) +#define ADC_CFGR1_ALIGN_Msk (0x1UL << ADC_CFGR1_ALIGN_Pos) /*!< 0x00000020 */ +#define ADC_CFGR1_ALIGN ADC_CFGR1_ALIGN_Msk /*!< ADC data alignment */ + +#define ADC_CFGR1_EXTSEL_Pos (6U) +#define ADC_CFGR1_EXTSEL_Msk (0x7UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x000001C0 */ +#define ADC_CFGR1_EXTSEL ADC_CFGR1_EXTSEL_Msk /*!< ADC group regular external trigger source */ +#define ADC_CFGR1_EXTSEL_0 (0x1UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000040 */ +#define ADC_CFGR1_EXTSEL_1 (0x2UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000080 */ +#define ADC_CFGR1_EXTSEL_2 (0x4UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR1_EXTEN_Pos (10U) +#define ADC_CFGR1_EXTEN_Msk (0x3UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000C00 */ +#define ADC_CFGR1_EXTEN ADC_CFGR1_EXTEN_Msk /*!< ADC group regular external trigger polarity */ +#define ADC_CFGR1_EXTEN_0 (0x1UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000400 */ +#define ADC_CFGR1_EXTEN_1 (0x2UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000800 */ + +#define ADC_CFGR1_OVRMOD_Pos (12U) +#define ADC_CFGR1_OVRMOD_Msk (0x1UL << ADC_CFGR1_OVRMOD_Pos) /*!< 0x00001000 */ +#define ADC_CFGR1_OVRMOD ADC_CFGR1_OVRMOD_Msk /*!< ADC group regular overrun configuration */ +#define ADC_CFGR1_CONT_Pos (13U) +#define ADC_CFGR1_CONT_Msk (0x1UL << ADC_CFGR1_CONT_Pos) /*!< 0x00002000 */ +#define ADC_CFGR1_CONT ADC_CFGR1_CONT_Msk /*!< ADC group regular continuous conversion mode */ +#define ADC_CFGR1_WAIT_Pos (14U) +#define ADC_CFGR1_WAIT_Msk (0x1UL << ADC_CFGR1_WAIT_Pos) /*!< 0x00004000 */ +#define ADC_CFGR1_WAIT ADC_CFGR1_WAIT_Msk /*!< ADC low power auto wait */ +#define ADC_CFGR1_AUTOFF_Pos (15U) +#define ADC_CFGR1_AUTOFF_Msk (0x1UL << ADC_CFGR1_AUTOFF_Pos) /*!< 0x00008000 */ +#define ADC_CFGR1_AUTOFF ADC_CFGR1_AUTOFF_Msk /*!< ADC low power auto power off */ +#define ADC_CFGR1_DISCEN_Pos (16U) +#define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */ +#define ADC_CFGR1_DISCEN ADC_CFGR1_DISCEN_Msk /*!< ADC group regular sequencer discontinuous mode */ +#define ADC_CFGR1_CHSELRMOD_Pos (21U) +#define ADC_CFGR1_CHSELRMOD_Msk (0x1UL << ADC_CFGR1_CHSELRMOD_Pos) /*!< 0x00200000 */ +#define ADC_CFGR1_CHSELRMOD ADC_CFGR1_CHSELRMOD_Msk /*!< ADC group regular sequencer mode */ + +#define ADC_CFGR1_AWD1SGL_Pos (22U) +#define ADC_CFGR1_AWD1SGL_Msk (0x1UL << ADC_CFGR1_AWD1SGL_Pos) /*!< 0x00400000 */ +#define ADC_CFGR1_AWD1SGL ADC_CFGR1_AWD1SGL_Msk /*!< ADC analog watchdog 1 monitoring a single channel or all channels */ +#define ADC_CFGR1_AWD1EN_Pos (23U) +#define ADC_CFGR1_AWD1EN_Msk (0x1UL << ADC_CFGR1_AWD1EN_Pos) /*!< 0x00800000 */ +#define ADC_CFGR1_AWD1EN ADC_CFGR1_AWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group regular */ + +#define ADC_CFGR1_AWD1CH_Pos (26U) +#define ADC_CFGR1_AWD1CH_Msk (0x1FUL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x7C000000 */ +#define ADC_CFGR1_AWD1CH ADC_CFGR1_AWD1CH_Msk /*!< ADC analog watchdog 1 monitored channel selection */ +#define ADC_CFGR1_AWD1CH_0 (0x01UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x04000000 */ +#define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ +#define ADC_CFGR1_AWD1CH_2 (0x04UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x10000000 */ +#define ADC_CFGR1_AWD1CH_3 (0x08UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x20000000 */ +#define ADC_CFGR1_AWD1CH_4 (0x10UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x40000000 */ + +/* Legacy defines */ +#define ADC_CFGR1_AUTDLY (ADC_CFGR1_WAIT) + +/******************** Bit definition for ADC_CFGR2 register *****************/ +#define ADC_CFGR2_OVSE_Pos (0U) +#define ADC_CFGR2_OVSE_Msk (0x1UL << ADC_CFGR2_OVSE_Pos) /*!< 0x00000001 */ +#define ADC_CFGR2_OVSE ADC_CFGR2_OVSE_Msk /*!< ADC oversampler enable on scope ADC group regular */ + +#define ADC_CFGR2_OVSR_Pos (2U) +#define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ +#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< ADC oversampling ratio */ +#define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ +#define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR2_OVSS_Pos (5U) +#define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ +#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< ADC oversampling shift */ +#define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ +#define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ +#define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ +#define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR2_TOVS_Pos (9U) +#define ADC_CFGR2_TOVS_Msk (0x1UL << ADC_CFGR2_TOVS_Pos) /*!< 0x00000200 */ +#define ADC_CFGR2_TOVS ADC_CFGR2_TOVS_Msk /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */ + +#define ADC_CFGR2_LFTRIG_Pos (29U) +#define ADC_CFGR2_LFTRIG_Msk (0x1UL << ADC_CFGR2_LFTRIG_Pos) /*!< 0x20000000 */ +#define ADC_CFGR2_LFTRIG ADC_CFGR2_LFTRIG_Msk /*!< ADC low frequency trigger mode */ + +#define ADC_CFGR2_CKMODE_Pos (30U) +#define ADC_CFGR2_CKMODE_Msk (0x3UL << ADC_CFGR2_CKMODE_Pos) /*!< 0xC0000000 */ +#define ADC_CFGR2_CKMODE ADC_CFGR2_CKMODE_Msk /*!< ADC clock source and prescaler (prescaler only for clock source synchronous) */ +#define ADC_CFGR2_CKMODE_1 (0x2UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x80000000 */ +#define ADC_CFGR2_CKMODE_0 (0x1UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x40000000 */ + +/******************** Bit definition for ADC_SMPR register ******************/ +#define ADC_SMPR_SMP1_Pos (0U) +#define ADC_SMPR_SMP1_Msk (0x7UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000007 */ +#define ADC_SMPR_SMP1 ADC_SMPR_SMP1_Msk /*!< ADC group of channels sampling time 1 */ +#define ADC_SMPR_SMP1_0 (0x1UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000001 */ +#define ADC_SMPR_SMP1_1 (0x2UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000002 */ +#define ADC_SMPR_SMP1_2 (0x4UL << ADC_SMPR_SMP1_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR_SMP2_Pos (4U) +#define ADC_SMPR_SMP2_Msk (0x7UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000070 */ +#define ADC_SMPR_SMP2 ADC_SMPR_SMP2_Msk /*!< ADC group of channels sampling time 2 */ +#define ADC_SMPR_SMP2_0 (0x1UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000010 */ +#define ADC_SMPR_SMP2_1 (0x2UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000020 */ +#define ADC_SMPR_SMP2_2 (0x4UL << ADC_SMPR_SMP2_Pos) /*!< 0x00000040 */ + +#define ADC_SMPR_SMPSEL_Pos (8U) +#define ADC_SMPR_SMPSEL_Msk (0x7FFFFUL << ADC_SMPR_SMPSEL_Pos) /*!< 0x07FFFF00 */ +#define ADC_SMPR_SMPSEL ADC_SMPR_SMPSEL_Msk /*!< ADC all channels sampling time selection */ +#define ADC_SMPR_SMPSEL0_Pos (8U) +#define ADC_SMPR_SMPSEL0_Msk (0x1UL << ADC_SMPR_SMPSEL0_Pos) /*!< 0x00000100 */ +#define ADC_SMPR_SMPSEL0 ADC_SMPR_SMPSEL0_Msk /*!< ADC channel 0 sampling time selection */ +#define ADC_SMPR_SMPSEL1_Pos (9U) +#define ADC_SMPR_SMPSEL1_Msk (0x1UL << ADC_SMPR_SMPSEL1_Pos) /*!< 0x00000200 */ +#define ADC_SMPR_SMPSEL1 ADC_SMPR_SMPSEL1_Msk /*!< ADC channel 1 sampling time selection */ +#define ADC_SMPR_SMPSEL2_Pos (10U) +#define ADC_SMPR_SMPSEL2_Msk (0x1UL << ADC_SMPR_SMPSEL2_Pos) /*!< 0x00000400 */ +#define ADC_SMPR_SMPSEL2 ADC_SMPR_SMPSEL2_Msk /*!< ADC channel 2 sampling time selection */ +#define ADC_SMPR_SMPSEL3_Pos (11U) +#define ADC_SMPR_SMPSEL3_Msk (0x1UL << ADC_SMPR_SMPSEL3_Pos) /*!< 0x00000800 */ +#define ADC_SMPR_SMPSEL3 ADC_SMPR_SMPSEL3_Msk /*!< ADC channel 3 sampling time selection */ +#define ADC_SMPR_SMPSEL4_Pos (12U) +#define ADC_SMPR_SMPSEL4_Msk (0x1UL << ADC_SMPR_SMPSEL4_Pos) /*!< 0x00001000 */ +#define ADC_SMPR_SMPSEL4 ADC_SMPR_SMPSEL4_Msk /*!< ADC channel 4 sampling time selection */ +#define ADC_SMPR_SMPSEL5_Pos (13U) +#define ADC_SMPR_SMPSEL5_Msk (0x1UL << ADC_SMPR_SMPSEL5_Pos) /*!< 0x00002000 */ +#define ADC_SMPR_SMPSEL5 ADC_SMPR_SMPSEL5_Msk /*!< ADC channel 5 sampling time selection */ +#define ADC_SMPR_SMPSEL6_Pos (14U) +#define ADC_SMPR_SMPSEL6_Msk (0x1UL << ADC_SMPR_SMPSEL6_Pos) /*!< 0x00004000 */ +#define ADC_SMPR_SMPSEL6 ADC_SMPR_SMPSEL6_Msk /*!< ADC channel 6 sampling time selection */ +#define ADC_SMPR_SMPSEL7_Pos (15U) +#define ADC_SMPR_SMPSEL7_Msk (0x1UL << ADC_SMPR_SMPSEL7_Pos) /*!< 0x00008000 */ +#define ADC_SMPR_SMPSEL7 ADC_SMPR_SMPSEL7_Msk /*!< ADC channel 7 sampling time selection */ +#define ADC_SMPR_SMPSEL8_Pos (16U) +#define ADC_SMPR_SMPSEL8_Msk (0x1UL << ADC_SMPR_SMPSEL8_Pos) /*!< 0x00010000 */ +#define ADC_SMPR_SMPSEL8 ADC_SMPR_SMPSEL8_Msk /*!< ADC channel 8 sampling time selection */ +#define ADC_SMPR_SMPSEL9_Pos (17U) +#define ADC_SMPR_SMPSEL9_Msk (0x1UL << ADC_SMPR_SMPSEL9_Pos) /*!< 0x00020000 */ +#define ADC_SMPR_SMPSEL9 ADC_SMPR_SMPSEL9_Msk /*!< ADC channel 9 sampling time selection */ +#define ADC_SMPR_SMPSEL10_Pos (18U) +#define ADC_SMPR_SMPSEL10_Msk (0x1UL << ADC_SMPR_SMPSEL10_Pos) /*!< 0x00040000 */ +#define ADC_SMPR_SMPSEL10 ADC_SMPR_SMPSEL10_Msk /*!< ADC channel 10 sampling time selection */ +#define ADC_SMPR_SMPSEL11_Pos (19U) +#define ADC_SMPR_SMPSEL11_Msk (0x1UL << ADC_SMPR_SMPSEL11_Pos) /*!< 0x00080000 */ +#define ADC_SMPR_SMPSEL11 ADC_SMPR_SMPSEL11_Msk /*!< ADC channel 11 sampling time selection */ +#define ADC_SMPR_SMPSEL12_Pos (20U) +#define ADC_SMPR_SMPSEL12_Msk (0x1UL << ADC_SMPR_SMPSEL12_Pos) /*!< 0x00100000 */ +#define ADC_SMPR_SMPSEL12 ADC_SMPR_SMPSEL12_Msk /*!< ADC channel 12 sampling time selection */ +#define ADC_SMPR_SMPSEL13_Pos (21U) +#define ADC_SMPR_SMPSEL13_Msk (0x1UL << ADC_SMPR_SMPSEL13_Pos) /*!< 0x00200000 */ +#define ADC_SMPR_SMPSEL13 ADC_SMPR_SMPSEL13_Msk /*!< ADC channel 13 sampling time selection */ +#define ADC_SMPR_SMPSEL14_Pos (22U) +#define ADC_SMPR_SMPSEL14_Msk (0x1UL << ADC_SMPR_SMPSEL14_Pos) /*!< 0x00400000 */ +#define ADC_SMPR_SMPSEL14 ADC_SMPR_SMPSEL14_Msk /*!< ADC channel 14 sampling time selection */ +#define ADC_SMPR_SMPSEL15_Pos (23U) +#define ADC_SMPR_SMPSEL15_Msk (0x1UL << ADC_SMPR_SMPSEL15_Pos) /*!< 0x00800000 */ +#define ADC_SMPR_SMPSEL15 ADC_SMPR_SMPSEL15_Msk /*!< ADC channel 15 sampling time selection */ +#define ADC_SMPR_SMPSEL16_Pos (24U) +#define ADC_SMPR_SMPSEL16_Msk (0x1UL << ADC_SMPR_SMPSEL16_Pos) /*!< 0x01000000 */ +#define ADC_SMPR_SMPSEL16 ADC_SMPR_SMPSEL16_Msk /*!< ADC channel 16 sampling time selection */ +#define ADC_SMPR_SMPSEL17_Pos (25U) +#define ADC_SMPR_SMPSEL17_Msk (0x1UL << ADC_SMPR_SMPSEL17_Pos) /*!< 0x02000000 */ +#define ADC_SMPR_SMPSEL17 ADC_SMPR_SMPSEL17_Msk /*!< ADC channel 17 sampling time selection */ +#define ADC_SMPR_SMPSEL18_Pos (26U) +#define ADC_SMPR_SMPSEL18_Msk (0x1UL << ADC_SMPR_SMPSEL18_Pos) /*!< 0x04000000 */ +#define ADC_SMPR_SMPSEL18 ADC_SMPR_SMPSEL18_Msk /*!< ADC channel 18 sampling time selection */ + +/******************** Bit definition for ADC_AWD1TR register *******************/ +#define ADC_AWD1TR_LT1_Pos (0U) +#define ADC_AWD1TR_LT1_Msk (0xFFFUL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000FFF */ +#define ADC_AWD1TR_LT1 ADC_AWD1TR_LT1_Msk /*!< ADC analog watchdog 1 threshold low */ +#define ADC_AWD1TR_LT1_0 (0x001UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000001 */ +#define ADC_AWD1TR_LT1_1 (0x002UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000002 */ +#define ADC_AWD1TR_LT1_2 (0x004UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000004 */ +#define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ +#define ADC_AWD1TR_LT1_4 (0x010UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000010 */ +#define ADC_AWD1TR_LT1_5 (0x020UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000020 */ +#define ADC_AWD1TR_LT1_6 (0x040UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000040 */ +#define ADC_AWD1TR_LT1_7 (0x080UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000080 */ +#define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ +#define ADC_AWD1TR_LT1_9 (0x200UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000200 */ +#define ADC_AWD1TR_LT1_10 (0x400UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000400 */ +#define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ + +#define ADC_AWD1TR_HT1_Pos (16U) +#define ADC_AWD1TR_HT1_Msk (0xFFFUL << ADC_AWD1TR_HT1_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD1TR_HT1 ADC_AWD1TR_HT1_Msk /*!< ADC Analog watchdog 1 threshold high */ +#define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ +#define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ +#define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ +#define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ +#define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ +#define ADC_AWD1TR_HT1_5 (0x020UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00200000 */ +#define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ +#define ADC_AWD1TR_HT1_7 (0x080UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00800000 */ +#define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ +#define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ +#define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ +#define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR1_LT1 ADC_AWD1TR_LT1 +#define ADC_TR1_LT1_0 ADC_AWD1TR_LT1_0 +#define ADC_TR1_LT1_1 ADC_AWD1TR_LT1_1 +#define ADC_TR1_LT1_2 ADC_AWD1TR_LT1_2 +#define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3 +#define ADC_TR1_LT1_4 ADC_AWD1TR_LT1_4 +#define ADC_TR1_LT1_5 ADC_AWD1TR_LT1_5 +#define ADC_TR1_LT1_6 ADC_AWD1TR_LT1_6 +#define ADC_TR1_LT1_7 ADC_AWD1TR_LT1_7 +#define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8 +#define ADC_TR1_LT1_9 ADC_AWD1TR_LT1_9 +#define ADC_TR1_LT1_10 ADC_AWD1TR_LT1_10 +#define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11 + +#define ADC_TR1_HT1 ADC_AWD1TR_HT1 +#define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0 +#define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1 +#define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2 +#define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3 +#define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4 +#define ADC_TR1_HT1_5 ADC_AWD1TR_HT1_5 +#define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6 +#define ADC_TR1_HT1_7 ADC_AWD1TR_HT1_7 +#define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8 +#define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9 +#define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10 +#define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11 + +/******************** Bit definition for ADC_AWD2TR register *******************/ +#define ADC_AWD2TR_LT2_Pos (0U) +#define ADC_AWD2TR_LT2_Msk (0xFFFUL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000FFF */ +#define ADC_AWD2TR_LT2 ADC_AWD2TR_LT2_Msk /*!< ADC analog watchdog 2 threshold low */ +#define ADC_AWD2TR_LT2_0 (0x001UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000001 */ +#define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ +#define ADC_AWD2TR_LT2_2 (0x004UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000004 */ +#define ADC_AWD2TR_LT2_3 (0x008UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000008 */ +#define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ +#define ADC_AWD2TR_LT2_5 (0x020UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000020 */ +#define ADC_AWD2TR_LT2_6 (0x040UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000040 */ +#define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ +#define ADC_AWD2TR_LT2_8 (0x100UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000100 */ +#define ADC_AWD2TR_LT2_9 (0x200UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000200 */ +#define ADC_AWD2TR_LT2_10 (0x400UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000400 */ +#define ADC_AWD2TR_LT2_11 (0x800UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000800 */ + +#define ADC_AWD2TR_HT2_Pos (16U) +#define ADC_AWD2TR_HT2_Msk (0xFFFUL << ADC_AWD2TR_HT2_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD2TR_HT2 ADC_AWD2TR_HT2_Msk /*!< ADC analog watchdog 2 threshold high */ +#define ADC_AWD2TR_HT2_0 (0x001UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00010000 */ +#define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ +#define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ +#define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ +#define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ +#define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ +#define ADC_AWD2TR_HT2_6 (0x040UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00400000 */ +#define ADC_AWD2TR_HT2_7 (0x080UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00800000 */ +#define ADC_AWD2TR_HT2_8 (0x100UL << ADC_AWD2TR_HT2_Pos) /*!< 0x01000000 */ +#define ADC_AWD2TR_HT2_9 (0x200UL << ADC_AWD2TR_HT2_Pos) /*!< 0x02000000 */ +#define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ +#define ADC_AWD2TR_HT2_11 (0x800UL << ADC_AWD2TR_HT2_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR2_LT2 ADC_AWD2TR_LT2 +#define ADC_TR2_LT2_0 ADC_AWD2TR_LT2_0 +#define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1 +#define ADC_TR2_LT2_2 ADC_AWD2TR_LT2_2 +#define ADC_TR2_LT2_3 ADC_AWD2TR_LT2_3 +#define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4 +#define ADC_TR2_LT2_5 ADC_AWD2TR_LT2_5 +#define ADC_TR2_LT2_6 ADC_AWD2TR_LT2_6 +#define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7 +#define ADC_TR2_LT2_8 ADC_AWD2TR_LT2_8 +#define ADC_TR2_LT2_9 ADC_AWD2TR_LT2_9 +#define ADC_TR2_LT2_10 ADC_AWD2TR_LT2_10 +#define ADC_TR2_LT2_11 ADC_AWD2TR_LT2_11 + +#define ADC_TR2_HT2 ADC_AWD2TR_HT2 +#define ADC_TR2_HT2_0 ADC_AWD2TR_HT2_0 +#define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1 +#define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2 +#define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3 +#define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4 +#define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5 +#define ADC_TR2_HT2_6 ADC_AWD2TR_HT2_6 +#define ADC_TR2_HT2_7 ADC_AWD2TR_HT2_7 +#define ADC_TR2_HT2_8 ADC_AWD2TR_HT2_8 +#define ADC_TR2_HT2_9 ADC_AWD2TR_HT2_9 +#define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10 +#define ADC_TR2_HT2_11 ADC_AWD2TR_HT2_11 + +/******************** Bit definition for ADC_CHSELR register ****************/ +#define ADC_CHSELR_CHSEL_Pos (0U) +#define ADC_CHSELR_CHSEL_Msk (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos) /*!< 0x0007FFFF */ +#define ADC_CHSELR_CHSEL ADC_CHSELR_CHSEL_Msk /*!< ADC group regular sequencer channels, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL18_Pos (18U) +#define ADC_CHSELR_CHSEL18_Msk (0x1UL << ADC_CHSELR_CHSEL18_Pos) /*!< 0x00040000 */ +#define ADC_CHSELR_CHSEL18 ADC_CHSELR_CHSEL18_Msk /*!< ADC group regular sequencer channel 18, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL17_Pos (17U) +#define ADC_CHSELR_CHSEL17_Msk (0x1UL << ADC_CHSELR_CHSEL17_Pos) /*!< 0x00020000 */ +#define ADC_CHSELR_CHSEL17 ADC_CHSELR_CHSEL17_Msk /*!< ADC group regular sequencer channel 17, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL16_Pos (16U) +#define ADC_CHSELR_CHSEL16_Msk (0x1UL << ADC_CHSELR_CHSEL16_Pos) /*!< 0x00010000 */ +#define ADC_CHSELR_CHSEL16 ADC_CHSELR_CHSEL16_Msk /*!< ADC group regular sequencer channel 16, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL15_Pos (15U) +#define ADC_CHSELR_CHSEL15_Msk (0x1UL << ADC_CHSELR_CHSEL15_Pos) /*!< 0x00008000 */ +#define ADC_CHSELR_CHSEL15 ADC_CHSELR_CHSEL15_Msk /*!< ADC group regular sequencer channel 15, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL14_Pos (14U) +#define ADC_CHSELR_CHSEL14_Msk (0x1UL << ADC_CHSELR_CHSEL14_Pos) /*!< 0x00004000 */ +#define ADC_CHSELR_CHSEL14 ADC_CHSELR_CHSEL14_Msk /*!< ADC group regular sequencer channel 14, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL13_Pos (13U) +#define ADC_CHSELR_CHSEL13_Msk (0x1UL << ADC_CHSELR_CHSEL13_Pos) /*!< 0x00002000 */ +#define ADC_CHSELR_CHSEL13 ADC_CHSELR_CHSEL13_Msk /*!< ADC group regular sequencer channel 13, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL12_Pos (12U) +#define ADC_CHSELR_CHSEL12_Msk (0x1UL << ADC_CHSELR_CHSEL12_Pos) /*!< 0x00001000 */ +#define ADC_CHSELR_CHSEL12 ADC_CHSELR_CHSEL12_Msk /*!< ADC group regular sequencer channel 12, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL11_Pos (11U) +#define ADC_CHSELR_CHSEL11_Msk (0x1UL << ADC_CHSELR_CHSEL11_Pos) /*!< 0x00000800 */ +#define ADC_CHSELR_CHSEL11 ADC_CHSELR_CHSEL11_Msk /*!< ADC group regular sequencer channel 11, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL10_Pos (10U) +#define ADC_CHSELR_CHSEL10_Msk (0x1UL << ADC_CHSELR_CHSEL10_Pos) /*!< 0x00000400 */ +#define ADC_CHSELR_CHSEL10 ADC_CHSELR_CHSEL10_Msk /*!< ADC group regular sequencer channel 10, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL9_Pos (9U) +#define ADC_CHSELR_CHSEL9_Msk (0x1UL << ADC_CHSELR_CHSEL9_Pos) /*!< 0x00000200 */ +#define ADC_CHSELR_CHSEL9 ADC_CHSELR_CHSEL9_Msk /*!< ADC group regular sequencer channel 9, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL8_Pos (8U) +#define ADC_CHSELR_CHSEL8_Msk (0x1UL << ADC_CHSELR_CHSEL8_Pos) /*!< 0x00000100 */ +#define ADC_CHSELR_CHSEL8 ADC_CHSELR_CHSEL8_Msk /*!< ADC group regular sequencer channel 8, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL7_Pos (7U) +#define ADC_CHSELR_CHSEL7_Msk (0x1UL << ADC_CHSELR_CHSEL7_Pos) /*!< 0x00000080 */ +#define ADC_CHSELR_CHSEL7 ADC_CHSELR_CHSEL7_Msk /*!< ADC group regular sequencer channel 7, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL6_Pos (6U) +#define ADC_CHSELR_CHSEL6_Msk (0x1UL << ADC_CHSELR_CHSEL6_Pos) /*!< 0x00000040 */ +#define ADC_CHSELR_CHSEL6 ADC_CHSELR_CHSEL6_Msk /*!< ADC group regular sequencer channel 6, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL5_Pos (5U) +#define ADC_CHSELR_CHSEL5_Msk (0x1UL << ADC_CHSELR_CHSEL5_Pos) /*!< 0x00000020 */ +#define ADC_CHSELR_CHSEL5 ADC_CHSELR_CHSEL5_Msk /*!< ADC group regular sequencer channel 5, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL4_Pos (4U) +#define ADC_CHSELR_CHSEL4_Msk (0x1UL << ADC_CHSELR_CHSEL4_Pos) /*!< 0x00000010 */ +#define ADC_CHSELR_CHSEL4 ADC_CHSELR_CHSEL4_Msk /*!< ADC group regular sequencer channel 4, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL3_Pos (3U) +#define ADC_CHSELR_CHSEL3_Msk (0x1UL << ADC_CHSELR_CHSEL3_Pos) /*!< 0x00000008 */ +#define ADC_CHSELR_CHSEL3 ADC_CHSELR_CHSEL3_Msk /*!< ADC group regular sequencer channel 3, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL2_Pos (2U) +#define ADC_CHSELR_CHSEL2_Msk (0x1UL << ADC_CHSELR_CHSEL2_Pos) /*!< 0x00000004 */ +#define ADC_CHSELR_CHSEL2 ADC_CHSELR_CHSEL2_Msk /*!< ADC group regular sequencer channel 2, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL1_Pos (1U) +#define ADC_CHSELR_CHSEL1_Msk (0x1UL << ADC_CHSELR_CHSEL1_Pos) /*!< 0x00000002 */ +#define ADC_CHSELR_CHSEL1 ADC_CHSELR_CHSEL1_Msk /*!< ADC group regular sequencer channel 1, available when ADC_CFGR1_CHSELRMOD is reset */ +#define ADC_CHSELR_CHSEL0_Pos (0U) +#define ADC_CHSELR_CHSEL0_Msk (0x1UL << ADC_CHSELR_CHSEL0_Pos) /*!< 0x00000001 */ +#define ADC_CHSELR_CHSEL0 ADC_CHSELR_CHSEL0_Msk /*!< ADC group regular sequencer channel 0, available when ADC_CFGR1_CHSELRMOD is reset */ + +#define ADC_CHSELR_SQ_ALL_Pos (0U) +#define ADC_CHSELR_SQ_ALL_Msk (0xFFFFFFFFUL << ADC_CHSELR_SQ_ALL_Pos) /*!< 0xFFFFFFFF */ +#define ADC_CHSELR_SQ_ALL ADC_CHSELR_SQ_ALL_Msk /*!< ADC group regular sequencer all ranks, available when ADC_CFGR1_CHSELRMOD is set */ + +#define ADC_CHSELR_SQ8_Pos (28U) +#define ADC_CHSELR_SQ8_Msk (0xFUL << ADC_CHSELR_SQ8_Pos) /*!< 0xF0000000 */ +#define ADC_CHSELR_SQ8 ADC_CHSELR_SQ8_Msk /*!< ADC group regular sequencer rank 8, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ8_0 (0x1UL << ADC_CHSELR_SQ8_Pos) /*!< 0x10000000 */ +#define ADC_CHSELR_SQ8_1 (0x2UL << ADC_CHSELR_SQ8_Pos) /*!< 0x20000000 */ +#define ADC_CHSELR_SQ8_2 (0x4UL << ADC_CHSELR_SQ8_Pos) /*!< 0x40000000 */ +#define ADC_CHSELR_SQ8_3 (0x8UL << ADC_CHSELR_SQ8_Pos) /*!< 0x80000000 */ + +#define ADC_CHSELR_SQ7_Pos (24U) +#define ADC_CHSELR_SQ7_Msk (0xFUL << ADC_CHSELR_SQ7_Pos) /*!< 0x0F000000 */ +#define ADC_CHSELR_SQ7 ADC_CHSELR_SQ7_Msk /*!< ADC group regular sequencer rank 7, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ7_0 (0x1UL << ADC_CHSELR_SQ7_Pos) /*!< 0x01000000 */ +#define ADC_CHSELR_SQ7_1 (0x2UL << ADC_CHSELR_SQ7_Pos) /*!< 0x02000000 */ +#define ADC_CHSELR_SQ7_2 (0x4UL << ADC_CHSELR_SQ7_Pos) /*!< 0x04000000 */ +#define ADC_CHSELR_SQ7_3 (0x8UL << ADC_CHSELR_SQ7_Pos) /*!< 0x08000000 */ + +#define ADC_CHSELR_SQ6_Pos (20U) +#define ADC_CHSELR_SQ6_Msk (0xFUL << ADC_CHSELR_SQ6_Pos) /*!< 0x00F00000 */ +#define ADC_CHSELR_SQ6 ADC_CHSELR_SQ6_Msk /*!< ADC group regular sequencer rank 6, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ6_0 (0x1UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00100000 */ +#define ADC_CHSELR_SQ6_1 (0x2UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00200000 */ +#define ADC_CHSELR_SQ6_2 (0x4UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00400000 */ +#define ADC_CHSELR_SQ6_3 (0x8UL << ADC_CHSELR_SQ6_Pos) /*!< 0x00800000 */ + +#define ADC_CHSELR_SQ5_Pos (16U) +#define ADC_CHSELR_SQ5_Msk (0xFUL << ADC_CHSELR_SQ5_Pos) /*!< 0x000F0000 */ +#define ADC_CHSELR_SQ5 ADC_CHSELR_SQ5_Msk /*!< ADC group regular sequencer rank 5, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ5_0 (0x1UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00010000 */ +#define ADC_CHSELR_SQ5_1 (0x2UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00020000 */ +#define ADC_CHSELR_SQ5_2 (0x4UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00040000 */ +#define ADC_CHSELR_SQ5_3 (0x8UL << ADC_CHSELR_SQ5_Pos) /*!< 0x00080000 */ + +#define ADC_CHSELR_SQ4_Pos (12U) +#define ADC_CHSELR_SQ4_Msk (0xFUL << ADC_CHSELR_SQ4_Pos) /*!< 0x0000F000 */ +#define ADC_CHSELR_SQ4 ADC_CHSELR_SQ4_Msk /*!< ADC group regular sequencer rank 4, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ4_0 (0x1UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00001000 */ +#define ADC_CHSELR_SQ4_1 (0x2UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00002000 */ +#define ADC_CHSELR_SQ4_2 (0x4UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00004000 */ +#define ADC_CHSELR_SQ4_3 (0x8UL << ADC_CHSELR_SQ4_Pos) /*!< 0x00008000 */ + +#define ADC_CHSELR_SQ3_Pos (8U) +#define ADC_CHSELR_SQ3_Msk (0xFUL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000F00 */ +#define ADC_CHSELR_SQ3 ADC_CHSELR_SQ3_Msk /*!< ADC group regular sequencer rank 3, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ3_0 (0x1UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000100 */ +#define ADC_CHSELR_SQ3_1 (0x2UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000200 */ +#define ADC_CHSELR_SQ3_2 (0x4UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000400 */ +#define ADC_CHSELR_SQ3_3 (0x8UL << ADC_CHSELR_SQ3_Pos) /*!< 0x00000800 */ + +#define ADC_CHSELR_SQ2_Pos (4U) +#define ADC_CHSELR_SQ2_Msk (0xFUL << ADC_CHSELR_SQ2_Pos) /*!< 0x000000F0 */ +#define ADC_CHSELR_SQ2 ADC_CHSELR_SQ2_Msk /*!< ADC group regular sequencer rank 2, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ2_0 (0x1UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000010 */ +#define ADC_CHSELR_SQ2_1 (0x2UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000020 */ +#define ADC_CHSELR_SQ2_2 (0x4UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000040 */ +#define ADC_CHSELR_SQ2_3 (0x8UL << ADC_CHSELR_SQ2_Pos) /*!< 0x00000080 */ + +#define ADC_CHSELR_SQ1_Pos (0U) +#define ADC_CHSELR_SQ1_Msk (0xFUL << ADC_CHSELR_SQ1_Pos) /*!< 0x0000000F */ +#define ADC_CHSELR_SQ1 ADC_CHSELR_SQ1_Msk /*!< ADC group regular sequencer rank 1, available when ADC_CFGR1_CHSELRMOD is set */ +#define ADC_CHSELR_SQ1_0 (0x1UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000001 */ +#define ADC_CHSELR_SQ1_1 (0x2UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000002 */ +#define ADC_CHSELR_SQ1_2 (0x4UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000004 */ +#define ADC_CHSELR_SQ1_3 (0x8UL << ADC_CHSELR_SQ1_Pos) /*!< 0x00000008 */ + +/******************** Bit definition for ADC_AWD3TR register *******************/ +#define ADC_AWD3TR_LT3_Pos (0U) +#define ADC_AWD3TR_LT3_Msk (0xFFFUL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000FFF */ +#define ADC_AWD3TR_LT3 ADC_AWD3TR_LT3_Msk /*!< ADC analog watchdog 3 threshold low */ +#define ADC_AWD3TR_LT3_0 (0x001UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000001 */ +#define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ +#define ADC_AWD3TR_LT3_2 (0x004UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000004 */ +#define ADC_AWD3TR_LT3_3 (0x008UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000008 */ +#define ADC_AWD3TR_LT3_4 (0x010UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000010 */ +#define ADC_AWD3TR_LT3_5 (0x020UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000020 */ +#define ADC_AWD3TR_LT3_6 (0x040UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000040 */ +#define ADC_AWD3TR_LT3_7 (0x080UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000080 */ +#define ADC_AWD3TR_LT3_8 (0x100UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000100 */ +#define ADC_AWD3TR_LT3_9 (0x200UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000200 */ +#define ADC_AWD3TR_LT3_10 (0x400UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000400 */ +#define ADC_AWD3TR_LT3_11 (0x800UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000800 */ + +#define ADC_AWD3TR_HT3_Pos (16U) +#define ADC_AWD3TR_HT3_Msk (0xFFFUL << ADC_AWD3TR_HT3_Pos) /*!< 0x0FFF0000 */ +#define ADC_AWD3TR_HT3 ADC_AWD3TR_HT3_Msk /*!< ADC analog watchdog 3 threshold high */ +#define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ +#define ADC_AWD3TR_HT3_1 (0x002UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00020000 */ +#define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ +#define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ +#define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ +#define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ +#define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ +#define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ +#define ADC_AWD3TR_HT3_8 (0x100UL << ADC_AWD3TR_HT3_Pos) /*!< 0x01000000 */ +#define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ +#define ADC_AWD3TR_HT3_10 (0x400UL << ADC_AWD3TR_HT3_Pos) /*!< 0x04000000 */ +#define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ + +/* Legacy definitions */ +#define ADC_TR3_LT3 ADC_AWD3TR_LT3 +#define ADC_TR3_LT3_0 ADC_AWD3TR_LT3_0 +#define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1 +#define ADC_TR3_LT3_2 ADC_AWD3TR_LT3_2 +#define ADC_TR3_LT3_3 ADC_AWD3TR_LT3_3 +#define ADC_TR3_LT3_4 ADC_AWD3TR_LT3_4 +#define ADC_TR3_LT3_5 ADC_AWD3TR_LT3_5 +#define ADC_TR3_LT3_6 ADC_AWD3TR_LT3_6 +#define ADC_TR3_LT3_7 ADC_AWD3TR_LT3_7 +#define ADC_TR3_LT3_8 ADC_AWD3TR_LT3_8 +#define ADC_TR3_LT3_9 ADC_AWD3TR_LT3_9 +#define ADC_TR3_LT3_10 ADC_AWD3TR_LT3_10 +#define ADC_TR3_LT3_11 ADC_AWD3TR_LT3_11 + +#define ADC_TR3_HT3 ADC_AWD3TR_HT3 +#define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0 +#define ADC_TR3_HT3_1 ADC_AWD3TR_HT3_1 +#define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2 +#define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3 +#define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4 +#define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5 +#define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6 +#define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7 +#define ADC_TR3_HT3_8 ADC_AWD3TR_HT3_8 +#define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9 +#define ADC_TR3_HT3_10 ADC_AWD3TR_HT3_10 +#define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11 + +/******************** Bit definition for ADC_DR register ********************/ +#define ADC_DR_DATA_Pos (0U) +#define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */ +#define ADC_DR_DATA ADC_DR_DATA_Msk /*!< ADC group regular conversion data */ +#define ADC_DR_DATA_0 (0x0001UL << ADC_DR_DATA_Pos) /*!< 0x00000001 */ +#define ADC_DR_DATA_1 (0x0002UL << ADC_DR_DATA_Pos) /*!< 0x00000002 */ +#define ADC_DR_DATA_2 (0x0004UL << ADC_DR_DATA_Pos) /*!< 0x00000004 */ +#define ADC_DR_DATA_3 (0x0008UL << ADC_DR_DATA_Pos) /*!< 0x00000008 */ +#define ADC_DR_DATA_4 (0x0010UL << ADC_DR_DATA_Pos) /*!< 0x00000010 */ +#define ADC_DR_DATA_5 (0x0020UL << ADC_DR_DATA_Pos) /*!< 0x00000020 */ +#define ADC_DR_DATA_6 (0x0040UL << ADC_DR_DATA_Pos) /*!< 0x00000040 */ +#define ADC_DR_DATA_7 (0x0080UL << ADC_DR_DATA_Pos) /*!< 0x00000080 */ +#define ADC_DR_DATA_8 (0x0100UL << ADC_DR_DATA_Pos) /*!< 0x00000100 */ +#define ADC_DR_DATA_9 (0x0200UL << ADC_DR_DATA_Pos) /*!< 0x00000200 */ +#define ADC_DR_DATA_10 (0x0400UL << ADC_DR_DATA_Pos) /*!< 0x00000400 */ +#define ADC_DR_DATA_11 (0x0800UL << ADC_DR_DATA_Pos) /*!< 0x00000800 */ +#define ADC_DR_DATA_12 (0x1000UL << ADC_DR_DATA_Pos) /*!< 0x00001000 */ +#define ADC_DR_DATA_13 (0x2000UL << ADC_DR_DATA_Pos) /*!< 0x00002000 */ +#define ADC_DR_DATA_14 (0x4000UL << ADC_DR_DATA_Pos) /*!< 0x00004000 */ +#define ADC_DR_DATA_15 (0x8000UL << ADC_DR_DATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_AWD2CR register ****************/ +#define ADC_AWD2CR_AWD2CH_Pos (0U) +#define ADC_AWD2CR_AWD2CH_Msk (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk /*!< ADC analog watchdog 2 monitored channel selection */ +#define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_AWD3CR register ****************/ +#define ADC_AWD3CR_AWD3CH_Pos (0U) +#define ADC_AWD3CR_AWD3CH_Msk (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk /*!< ADC analog watchdog 3 monitored channel selection */ +#define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_CALFACT register ***************/ +#define ADC_CALFACT_CALFACT_Pos (0U) +#define ADC_CALFACT_CALFACT_Msk (0x7FUL << ADC_CALFACT_CALFACT_Pos) /*!< 0x0000007F */ +#define ADC_CALFACT_CALFACT ADC_CALFACT_CALFACT_Msk /*!< ADC calibration factor in single-ended mode */ +#define ADC_CALFACT_CALFACT_0 (0x01UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000001 */ +#define ADC_CALFACT_CALFACT_1 (0x02UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000002 */ +#define ADC_CALFACT_CALFACT_2 (0x04UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000004 */ +#define ADC_CALFACT_CALFACT_3 (0x08UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000008 */ +#define ADC_CALFACT_CALFACT_4 (0x10UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000010 */ +#define ADC_CALFACT_CALFACT_5 (0x20UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000020 */ +#define ADC_CALFACT_CALFACT_6 (0x40UL << ADC_CALFACT_CALFACT_Pos) /*!< 0x00000040 */ + +/************************* ADC Common registers *****************************/ +/******************** Bit definition for ADC_CCR register *******************/ +#define ADC_CCR_PRESC_Pos (18U) +#define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003C0000 */ +#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< ADC common clock prescaler, only for clock source asynchronous */ +#define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00040000 */ +#define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00080000 */ +#define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00100000 */ +#define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00200000 */ + +#define ADC_CCR_VREFEN_Pos (22U) +#define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ +#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< ADC internal path to VrefInt enable */ +#define ADC_CCR_TSEN_Pos (23U) +#define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ +#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< ADC internal path to temperature sensor enable */ +#define ADC_CCR_VBATEN_Pos (24U) +#define ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos) /*!< 0x01000000 */ +#define ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk /*!< ADC internal path to battery voltage enable */ + +/* Legacy */ +#define ADC_CCR_LFMEN_Pos (25U) +#define ADC_CCR_LFMEN_Msk (0x1UL << ADC_CCR_LFMEN_Pos) /*!< 0x02000000 */ +#define ADC_CCR_LFMEN ADC_CCR_LFMEN_Msk /*!< Legacy feature, useless on STM32G0 (ADC common clock low frequency mode is automatically managed by ADC peripheral on STM32G0) */ + +/******************************************************************************/ +/* */ +/* HDMI-CEC (CEC) */ +/* */ +/******************************************************************************/ + +/******************* Bit definition for CEC_CR register *********************/ +#define CEC_CR_CECEN_Pos (0U) +#define CEC_CR_CECEN_Msk (0x1UL << CEC_CR_CECEN_Pos) /*!< 0x00000001 */ +#define CEC_CR_CECEN CEC_CR_CECEN_Msk /*!< CEC Enable */ +#define CEC_CR_TXSOM_Pos (1U) +#define CEC_CR_TXSOM_Msk (0x1UL << CEC_CR_TXSOM_Pos) /*!< 0x00000002 */ +#define CEC_CR_TXSOM CEC_CR_TXSOM_Msk /*!< CEC Tx Start Of Message */ +#define CEC_CR_TXEOM_Pos (2U) +#define CEC_CR_TXEOM_Msk (0x1UL << CEC_CR_TXEOM_Pos) /*!< 0x00000004 */ +#define CEC_CR_TXEOM CEC_CR_TXEOM_Msk /*!< CEC Tx End Of Message */ + +/******************* Bit definition for CEC_CFGR register *******************/ +#define CEC_CFGR_SFT_Pos (0U) +#define CEC_CFGR_SFT_Msk (0x7UL << CEC_CFGR_SFT_Pos) /*!< 0x00000007 */ +#define CEC_CFGR_SFT CEC_CFGR_SFT_Msk /*!< CEC Signal Free Time */ +#define CEC_CFGR_RXTOL_Pos (3U) +#define CEC_CFGR_RXTOL_Msk (0x1UL << CEC_CFGR_RXTOL_Pos) /*!< 0x00000008 */ +#define CEC_CFGR_RXTOL CEC_CFGR_RXTOL_Msk /*!< CEC Tolerance */ +#define CEC_CFGR_BRESTP_Pos (4U) +#define CEC_CFGR_BRESTP_Msk (0x1UL << CEC_CFGR_BRESTP_Pos) /*!< 0x00000010 */ +#define CEC_CFGR_BRESTP CEC_CFGR_BRESTP_Msk /*!< CEC Rx Stop */ +#define CEC_CFGR_BREGEN_Pos (5U) +#define CEC_CFGR_BREGEN_Msk (0x1UL << CEC_CFGR_BREGEN_Pos) /*!< 0x00000020 */ +#define CEC_CFGR_BREGEN CEC_CFGR_BREGEN_Msk /*!< CEC Bit Rising Error generation */ +#define CEC_CFGR_LBPEGEN_Pos (6U) +#define CEC_CFGR_LBPEGEN_Msk (0x1UL << CEC_CFGR_LBPEGEN_Pos) /*!< 0x00000040 */ +#define CEC_CFGR_LBPEGEN CEC_CFGR_LBPEGEN_Msk /*!< CEC Long Bit Period Error gener. */ +#define CEC_CFGR_BRDNOGEN_Pos (7U) +#define CEC_CFGR_BRDNOGEN_Msk (0x1UL << CEC_CFGR_BRDNOGEN_Pos) /*!< 0x00000080 */ +#define CEC_CFGR_BRDNOGEN CEC_CFGR_BRDNOGEN_Msk /*!< CEC Broadcast No Error generation */ +#define CEC_CFGR_SFTOPT_Pos (8U) +#define CEC_CFGR_SFTOPT_Msk (0x1UL << CEC_CFGR_SFTOPT_Pos) /*!< 0x00000100 */ +#define CEC_CFGR_SFTOPT CEC_CFGR_SFTOPT_Msk /*!< CEC Signal Free Time optional */ +#define CEC_CFGR_OAR_Pos (16U) +#define CEC_CFGR_OAR_Msk (0x7FFFUL << CEC_CFGR_OAR_Pos) /*!< 0x7FFF0000 */ +#define CEC_CFGR_OAR CEC_CFGR_OAR_Msk /*!< CEC Own Address */ +#define CEC_CFGR_LSTN_Pos (31U) +#define CEC_CFGR_LSTN_Msk (0x1UL << CEC_CFGR_LSTN_Pos) /*!< 0x80000000 */ +#define CEC_CFGR_LSTN CEC_CFGR_LSTN_Msk /*!< CEC Listen mode */ + +/******************* Bit definition for CEC_TXDR register *******************/ +#define CEC_TXDR_TXD_Pos (0U) +#define CEC_TXDR_TXD_Msk (0xFFUL << CEC_TXDR_TXD_Pos) /*!< 0x000000FF */ +#define CEC_TXDR_TXD CEC_TXDR_TXD_Msk /*!< CEC Tx Data */ + +/******************* Bit definition for CEC_RXDR register *******************/ +#define CEC_RXDR_RXD_Pos (0U) +#define CEC_RXDR_RXD_Msk (0xFFUL << CEC_RXDR_RXD_Pos) /*!< 0x000000FF */ +#define CEC_RXDR_RXD CEC_RXDR_RXD_Msk /*!< CEC Rx Data */ + +/******************* Bit definition for CEC_ISR register ********************/ +#define CEC_ISR_RXBR_Pos (0U) +#define CEC_ISR_RXBR_Msk (0x1UL << CEC_ISR_RXBR_Pos) /*!< 0x00000001 */ +#define CEC_ISR_RXBR CEC_ISR_RXBR_Msk /*!< CEC Rx-Byte Received */ +#define CEC_ISR_RXEND_Pos (1U) +#define CEC_ISR_RXEND_Msk (0x1UL << CEC_ISR_RXEND_Pos) /*!< 0x00000002 */ +#define CEC_ISR_RXEND CEC_ISR_RXEND_Msk /*!< CEC End Of Reception */ +#define CEC_ISR_RXOVR_Pos (2U) +#define CEC_ISR_RXOVR_Msk (0x1UL << CEC_ISR_RXOVR_Pos) /*!< 0x00000004 */ +#define CEC_ISR_RXOVR CEC_ISR_RXOVR_Msk /*!< CEC Rx-Overrun */ +#define CEC_ISR_BRE_Pos (3U) +#define CEC_ISR_BRE_Msk (0x1UL << CEC_ISR_BRE_Pos) /*!< 0x00000008 */ +#define CEC_ISR_BRE CEC_ISR_BRE_Msk /*!< CEC Rx Bit Rising Error */ +#define CEC_ISR_SBPE_Pos (4U) +#define CEC_ISR_SBPE_Msk (0x1UL << CEC_ISR_SBPE_Pos) /*!< 0x00000010 */ +#define CEC_ISR_SBPE CEC_ISR_SBPE_Msk /*!< CEC Rx Short Bit period Error */ +#define CEC_ISR_LBPE_Pos (5U) +#define CEC_ISR_LBPE_Msk (0x1UL << CEC_ISR_LBPE_Pos) /*!< 0x00000020 */ +#define CEC_ISR_LBPE CEC_ISR_LBPE_Msk /*!< CEC Rx Long Bit period Error */ +#define CEC_ISR_RXACKE_Pos (6U) +#define CEC_ISR_RXACKE_Msk (0x1UL << CEC_ISR_RXACKE_Pos) /*!< 0x00000040 */ +#define CEC_ISR_RXACKE CEC_ISR_RXACKE_Msk /*!< CEC Rx Missing Acknowledge */ +#define CEC_ISR_ARBLST_Pos (7U) +#define CEC_ISR_ARBLST_Msk (0x1UL << CEC_ISR_ARBLST_Pos) /*!< 0x00000080 */ +#define CEC_ISR_ARBLST CEC_ISR_ARBLST_Msk /*!< CEC Arbitration Lost */ +#define CEC_ISR_TXBR_Pos (8U) +#define CEC_ISR_TXBR_Msk (0x1UL << CEC_ISR_TXBR_Pos) /*!< 0x00000100 */ +#define CEC_ISR_TXBR CEC_ISR_TXBR_Msk /*!< CEC Tx Byte Request */ +#define CEC_ISR_TXEND_Pos (9U) +#define CEC_ISR_TXEND_Msk (0x1UL << CEC_ISR_TXEND_Pos) /*!< 0x00000200 */ +#define CEC_ISR_TXEND CEC_ISR_TXEND_Msk /*!< CEC End of Transmission */ +#define CEC_ISR_TXUDR_Pos (10U) +#define CEC_ISR_TXUDR_Msk (0x1UL << CEC_ISR_TXUDR_Pos) /*!< 0x00000400 */ +#define CEC_ISR_TXUDR CEC_ISR_TXUDR_Msk /*!< CEC Tx-Buffer Underrun */ +#define CEC_ISR_TXERR_Pos (11U) +#define CEC_ISR_TXERR_Msk (0x1UL << CEC_ISR_TXERR_Pos) /*!< 0x00000800 */ +#define CEC_ISR_TXERR CEC_ISR_TXERR_Msk /*!< CEC Tx-Error */ +#define CEC_ISR_TXACKE_Pos (12U) +#define CEC_ISR_TXACKE_Msk (0x1UL << CEC_ISR_TXACKE_Pos) /*!< 0x00001000 */ +#define CEC_ISR_TXACKE CEC_ISR_TXACKE_Msk /*!< CEC Tx Missing Acknowledge */ + +/******************* Bit definition for CEC_IER register ********************/ +#define CEC_IER_RXBRIE_Pos (0U) +#define CEC_IER_RXBRIE_Msk (0x1UL << CEC_IER_RXBRIE_Pos) /*!< 0x00000001 */ +#define CEC_IER_RXBRIE CEC_IER_RXBRIE_Msk /*!< CEC Rx-Byte Received IT Enable */ +#define CEC_IER_RXENDIE_Pos (1U) +#define CEC_IER_RXENDIE_Msk (0x1UL << CEC_IER_RXENDIE_Pos) /*!< 0x00000002 */ +#define CEC_IER_RXENDIE CEC_IER_RXENDIE_Msk /*!< CEC End Of Reception IT Enable */ +#define CEC_IER_RXOVRIE_Pos (2U) +#define CEC_IER_RXOVRIE_Msk (0x1UL << CEC_IER_RXOVRIE_Pos) /*!< 0x00000004 */ +#define CEC_IER_RXOVRIE CEC_IER_RXOVRIE_Msk /*!< CEC Rx-Overrun IT Enable */ +#define CEC_IER_BREIE_Pos (3U) +#define CEC_IER_BREIE_Msk (0x1UL << CEC_IER_BREIE_Pos) /*!< 0x00000008 */ +#define CEC_IER_BREIE CEC_IER_BREIE_Msk /*!< CEC Rx Bit Rising Error IT Enable */ +#define CEC_IER_SBPEIE_Pos (4U) +#define CEC_IER_SBPEIE_Msk (0x1UL << CEC_IER_SBPEIE_Pos) /*!< 0x00000010 */ +#define CEC_IER_SBPEIE CEC_IER_SBPEIE_Msk /*!< CEC Rx Short Bit period Error IT Enable*/ +#define CEC_IER_LBPEIE_Pos (5U) +#define CEC_IER_LBPEIE_Msk (0x1UL << CEC_IER_LBPEIE_Pos) /*!< 0x00000020 */ +#define CEC_IER_LBPEIE CEC_IER_LBPEIE_Msk /*!< CEC Rx Long Bit period Error IT Enable */ +#define CEC_IER_RXACKEIE_Pos (6U) +#define CEC_IER_RXACKEIE_Msk (0x1UL << CEC_IER_RXACKEIE_Pos) /*!< 0x00000040 */ +#define CEC_IER_RXACKEIE CEC_IER_RXACKEIE_Msk /*!< CEC Rx Missing Acknowledge IT Enable */ +#define CEC_IER_ARBLSTIE_Pos (7U) +#define CEC_IER_ARBLSTIE_Msk (0x1UL << CEC_IER_ARBLSTIE_Pos) /*!< 0x00000080 */ +#define CEC_IER_ARBLSTIE CEC_IER_ARBLSTIE_Msk /*!< CEC Arbitration Lost IT Enable */ +#define CEC_IER_TXBRIE_Pos (8U) +#define CEC_IER_TXBRIE_Msk (0x1UL << CEC_IER_TXBRIE_Pos) /*!< 0x00000100 */ +#define CEC_IER_TXBRIE CEC_IER_TXBRIE_Msk /*!< CEC Tx Byte Request IT Enable */ +#define CEC_IER_TXENDIE_Pos (9U) +#define CEC_IER_TXENDIE_Msk (0x1UL << CEC_IER_TXENDIE_Pos) /*!< 0x00000200 */ +#define CEC_IER_TXENDIE CEC_IER_TXENDIE_Msk /*!< CEC End of Transmission IT Enable */ +#define CEC_IER_TXUDRIE_Pos (10U) +#define CEC_IER_TXUDRIE_Msk (0x1UL << CEC_IER_TXUDRIE_Pos) /*!< 0x00000400 */ +#define CEC_IER_TXUDRIE CEC_IER_TXUDRIE_Msk /*!< CEC Tx-Buffer Underrun IT Enable */ +#define CEC_IER_TXERRIE_Pos (11U) +#define CEC_IER_TXERRIE_Msk (0x1UL << CEC_IER_TXERRIE_Pos) /*!< 0x00000800 */ +#define CEC_IER_TXERRIE CEC_IER_TXERRIE_Msk /*!< CEC Tx-Error IT Enable */ +#define CEC_IER_TXACKEIE_Pos (12U) +#define CEC_IER_TXACKEIE_Msk (0x1UL << CEC_IER_TXACKEIE_Pos) /*!< 0x00001000 */ +#define CEC_IER_TXACKEIE CEC_IER_TXACKEIE_Msk /*!< CEC Tx Missing Acknowledge IT Enable */ + +/******************************************************************************/ +/* */ +/* CRC calculation unit */ +/* */ +/******************************************************************************/ +/******************* Bit definition for CRC_DR register *********************/ +#define CRC_DR_DR_Pos (0U) +#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ + +/******************* Bit definition for CRC_IDR register ********************/ +#define CRC_IDR_IDR_Pos (0U) +#define CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 32-bits data register bits */ + +/******************** Bit definition for CRC_CR register ********************/ +#define CRC_CR_RESET_Pos (0U) +#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ +#define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */ +#define CRC_CR_POLYSIZE_Pos (3U) +#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */ +#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */ +#define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */ +#define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */ +#define CRC_CR_REV_IN_Pos (5U) +#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */ +#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */ +#define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */ +#define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */ +#define CRC_CR_REV_OUT_Pos (7U) +#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */ +#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */ + +/******************* Bit definition for CRC_INIT register *******************/ +#define CRC_INIT_INIT_Pos (0U) +#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */ +#define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */ + +/******************* Bit definition for CRC_POL register ********************/ +#define CRC_POL_POL_Pos (0U) +#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */ +#define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */ + +/******************************************************************************/ +/* */ +/* Advanced Encryption Standard (AES) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for AES_CR register *********************/ +#define AES_CR_EN_Pos (0U) +#define AES_CR_EN_Msk (0x1UL << AES_CR_EN_Pos) /*!< 0x00000001 */ +#define AES_CR_EN AES_CR_EN_Msk /*!< AES Enable */ +#define AES_CR_DATATYPE_Pos (1U) +#define AES_CR_DATATYPE_Msk (0x3UL << AES_CR_DATATYPE_Pos) /*!< 0x00000006 */ +#define AES_CR_DATATYPE AES_CR_DATATYPE_Msk /*!< Data type selection */ +#define AES_CR_DATATYPE_0 (0x1UL << AES_CR_DATATYPE_Pos) /*!< 0x00000002 */ +#define AES_CR_DATATYPE_1 (0x2UL << AES_CR_DATATYPE_Pos) /*!< 0x00000004 */ + +#define AES_CR_MODE_Pos (3U) +#define AES_CR_MODE_Msk (0x3UL << AES_CR_MODE_Pos) /*!< 0x00000018 */ +#define AES_CR_MODE AES_CR_MODE_Msk /*!< AES Mode Of Operation */ +#define AES_CR_MODE_0 (0x1UL << AES_CR_MODE_Pos) /*!< 0x00000008 */ +#define AES_CR_MODE_1 (0x2UL << AES_CR_MODE_Pos) /*!< 0x00000010 */ + +#define AES_CR_CHMOD_Pos (5U) +#define AES_CR_CHMOD_Msk (0x803UL << AES_CR_CHMOD_Pos) /*!< 0x00010060 */ +#define AES_CR_CHMOD AES_CR_CHMOD_Msk /*!< AES Chaining Mode */ +#define AES_CR_CHMOD_0 (0x001UL << AES_CR_CHMOD_Pos) /*!< 0x00000020 */ +#define AES_CR_CHMOD_1 (0x002UL << AES_CR_CHMOD_Pos) /*!< 0x00000040 */ +#define AES_CR_CHMOD_2 (0x800UL << AES_CR_CHMOD_Pos) /*!< 0x00010000 */ + +#define AES_CR_CCFC_Pos (7U) +#define AES_CR_CCFC_Msk (0x1UL << AES_CR_CCFC_Pos) /*!< 0x00000080 */ +#define AES_CR_CCFC AES_CR_CCFC_Msk /*!< Computation Complete Flag Clear */ +#define AES_CR_ERRC_Pos (8U) +#define AES_CR_ERRC_Msk (0x1UL << AES_CR_ERRC_Pos) /*!< 0x00000100 */ +#define AES_CR_ERRC AES_CR_ERRC_Msk /*!< Error Clear */ +#define AES_CR_CCFIE_Pos (9U) +#define AES_CR_CCFIE_Msk (0x1UL << AES_CR_CCFIE_Pos) /*!< 0x00000200 */ +#define AES_CR_CCFIE AES_CR_CCFIE_Msk /*!< Computation Complete Flag Interrupt Enable */ +#define AES_CR_ERRIE_Pos (10U) +#define AES_CR_ERRIE_Msk (0x1UL << AES_CR_ERRIE_Pos) /*!< 0x00000400 */ +#define AES_CR_ERRIE AES_CR_ERRIE_Msk /*!< Error Interrupt Enable */ +#define AES_CR_DMAINEN_Pos (11U) +#define AES_CR_DMAINEN_Msk (0x1UL << AES_CR_DMAINEN_Pos) /*!< 0x00000800 */ +#define AES_CR_DMAINEN AES_CR_DMAINEN_Msk /*!< Enable data input phase DMA management */ +#define AES_CR_DMAOUTEN_Pos (12U) +#define AES_CR_DMAOUTEN_Msk (0x1UL << AES_CR_DMAOUTEN_Pos) /*!< 0x00001000 */ +#define AES_CR_DMAOUTEN AES_CR_DMAOUTEN_Msk /*!< Enable data output phase DMA management */ + +#define AES_CR_NPBLB_Pos (20U) +#define AES_CR_NPBLB_Msk (0xFUL << AES_CR_NPBLB_Pos) /*!< 0x00F00000 */ +#define AES_CR_NPBLB AES_CR_NPBLB_Msk /*!< Number of padding bytes in last block of payload. */ +#define AES_CR_NPBLB_0 (0x1UL << AES_CR_NPBLB_Pos) /*!< 0x00100000 */ +#define AES_CR_NPBLB_1 (0x2UL << AES_CR_NPBLB_Pos) /*!< 0x00200000 */ +#define AES_CR_NPBLB_2 (0x4UL << AES_CR_NPBLB_Pos) /*!< 0x00400000 */ +#define AES_CR_NPBLB_3 (0x8UL << AES_CR_NPBLB_Pos) /*!< 0x00800000 */ + +#define AES_CR_GCMPH_Pos (13U) +#define AES_CR_GCMPH_Msk (0x3UL << AES_CR_GCMPH_Pos) /*!< 0x00006000 */ +#define AES_CR_GCMPH AES_CR_GCMPH_Msk /*!< GCM Phase */ +#define AES_CR_GCMPH_0 (0x1UL << AES_CR_GCMPH_Pos) /*!< 0x00002000 */ +#define AES_CR_GCMPH_1 (0x2UL << AES_CR_GCMPH_Pos) /*!< 0x00004000 */ + +#define AES_CR_KEYSIZE_Pos (18U) +#define AES_CR_KEYSIZE_Msk (0x1UL << AES_CR_KEYSIZE_Pos) /*!< 0x00040000 */ +#define AES_CR_KEYSIZE AES_CR_KEYSIZE_Msk /*!< Key size selection */ + +/******************* Bit definition for AES_SR register *********************/ +#define AES_SR_CCF_Pos (0U) +#define AES_SR_CCF_Msk (0x1UL << AES_SR_CCF_Pos) /*!< 0x00000001 */ +#define AES_SR_CCF AES_SR_CCF_Msk /*!< Computation Complete Flag */ +#define AES_SR_RDERR_Pos (1U) +#define AES_SR_RDERR_Msk (0x1UL << AES_SR_RDERR_Pos) /*!< 0x00000002 */ +#define AES_SR_RDERR AES_SR_RDERR_Msk /*!< Read Error Flag */ +#define AES_SR_WRERR_Pos (2U) +#define AES_SR_WRERR_Msk (0x1UL << AES_SR_WRERR_Pos) /*!< 0x00000004 */ +#define AES_SR_WRERR AES_SR_WRERR_Msk /*!< Write Error Flag */ +#define AES_SR_BUSY_Pos (3U) +#define AES_SR_BUSY_Msk (0x1UL << AES_SR_BUSY_Pos) /*!< 0x00000008 */ +#define AES_SR_BUSY AES_SR_BUSY_Msk /*!< Busy Flag */ + +/******************* Bit definition for AES_DINR register *******************/ +#define AES_DINR_Pos (0U) +#define AES_DINR_Msk (0xFFFFFFFFUL << AES_DINR_Pos) /*!< 0xFFFFFFFF */ +#define AES_DINR AES_DINR_Msk /*!< AES Data Input Register */ + +/******************* Bit definition for AES_DOUTR register ******************/ +#define AES_DOUTR_Pos (0U) +#define AES_DOUTR_Msk (0xFFFFFFFFUL << AES_DOUTR_Pos) /*!< 0xFFFFFFFF */ +#define AES_DOUTR AES_DOUTR_Msk /*!< AES Data Output Register */ + +/******************* Bit definition for AES_KEYR0 register ******************/ +#define AES_KEYR0_Pos (0U) +#define AES_KEYR0_Msk (0xFFFFFFFFUL << AES_KEYR0_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR0 AES_KEYR0_Msk /*!< AES Key Register 0 */ + +/******************* Bit definition for AES_KEYR1 register ******************/ +#define AES_KEYR1_Pos (0U) +#define AES_KEYR1_Msk (0xFFFFFFFFUL << AES_KEYR1_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR1 AES_KEYR1_Msk /*!< AES Key Register 1 */ + +/******************* Bit definition for AES_KEYR2 register ******************/ +#define AES_KEYR2_Pos (0U) +#define AES_KEYR2_Msk (0xFFFFFFFFUL << AES_KEYR2_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR2 AES_KEYR2_Msk /*!< AES Key Register 2 */ + +/******************* Bit definition for AES_KEYR3 register ******************/ +#define AES_KEYR3_Pos (0U) +#define AES_KEYR3_Msk (0xFFFFFFFFUL << AES_KEYR3_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR3 AES_KEYR3_Msk /*!< AES Key Register 3 */ + +/******************* Bit definition for AES_KEYR4 register ******************/ +#define AES_KEYR4_Pos (0U) +#define AES_KEYR4_Msk (0xFFFFFFFFUL << AES_KEYR4_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR4 AES_KEYR4_Msk /*!< AES Key Register 4 */ + +/******************* Bit definition for AES_KEYR5 register ******************/ +#define AES_KEYR5_Pos (0U) +#define AES_KEYR5_Msk (0xFFFFFFFFUL << AES_KEYR5_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR5 AES_KEYR5_Msk /*!< AES Key Register 5 */ + +/******************* Bit definition for AES_KEYR6 register ******************/ +#define AES_KEYR6_Pos (0U) +#define AES_KEYR6_Msk (0xFFFFFFFFUL << AES_KEYR6_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR6 AES_KEYR6_Msk /*!< AES Key Register 6 */ + +/******************* Bit definition for AES_KEYR7 register ******************/ +#define AES_KEYR7_Pos (0U) +#define AES_KEYR7_Msk (0xFFFFFFFFUL << AES_KEYR7_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR7 AES_KEYR7_Msk /*!< AES Key Register 7 */ + +/******************* Bit definition for AES_IVR0 register ******************/ +#define AES_IVR0_Pos (0U) +#define AES_IVR0_Msk (0xFFFFFFFFUL << AES_IVR0_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR0 AES_IVR0_Msk /*!< AES Initialization Vector Register 0 */ + +/******************* Bit definition for AES_IVR1 register ******************/ +#define AES_IVR1_Pos (0U) +#define AES_IVR1_Msk (0xFFFFFFFFUL << AES_IVR1_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR1 AES_IVR1_Msk /*!< AES Initialization Vector Register 1 */ + +/******************* Bit definition for AES_IVR2 register ******************/ +#define AES_IVR2_Pos (0U) +#define AES_IVR2_Msk (0xFFFFFFFFUL << AES_IVR2_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR2 AES_IVR2_Msk /*!< AES Initialization Vector Register 2 */ + +/******************* Bit definition for AES_IVR3 register ******************/ +#define AES_IVR3_Pos (0U) +#define AES_IVR3_Msk (0xFFFFFFFFUL << AES_IVR3_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR3 AES_IVR3_Msk /*!< AES Initialization Vector Register 3 */ + +/******************* Bit definition for AES_SUSP0R register ******************/ +#define AES_SUSP0R_Pos (0U) +#define AES_SUSP0R_Msk (0xFFFFFFFFUL << AES_SUSP0R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP0R AES_SUSP0R_Msk /*!< AES Suspend registers 0 */ + +/******************* Bit definition for AES_SUSP1R register ******************/ +#define AES_SUSP1R_Pos (0U) +#define AES_SUSP1R_Msk (0xFFFFFFFFUL << AES_SUSP1R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP1R AES_SUSP1R_Msk /*!< AES Suspend registers 1 */ + +/******************* Bit definition for AES_SUSP2R register ******************/ +#define AES_SUSP2R_Pos (0U) +#define AES_SUSP2R_Msk (0xFFFFFFFFUL << AES_SUSP2R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP2R AES_SUSP2R_Msk /*!< AES Suspend registers 2 */ + +/******************* Bit definition for AES_SUSP3R register ******************/ +#define AES_SUSP3R_Pos (0U) +#define AES_SUSP3R_Msk (0xFFFFFFFFUL << AES_SUSP3R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP3R AES_SUSP3R_Msk /*!< AES Suspend registers 3 */ + +/******************* Bit definition for AES_SUSP4R register ******************/ +#define AES_SUSP4R_Pos (0U) +#define AES_SUSP4R_Msk (0xFFFFFFFFUL << AES_SUSP4R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP4R AES_SUSP4R_Msk /*!< AES Suspend registers 4 */ + +/******************* Bit definition for AES_SUSP5R register ******************/ +#define AES_SUSP5R_Pos (0U) +#define AES_SUSP5R_Msk (0xFFFFFFFFUL << AES_SUSP5R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP5R AES_SUSP5R_Msk /*!< AES Suspend registers 5 */ + +/******************* Bit definition for AES_SUSP6R register ******************/ +#define AES_SUSP6R_Pos (0U) +#define AES_SUSP6R_Msk (0xFFFFFFFFUL << AES_SUSP6R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP6R AES_SUSP6R_Msk /*!< AES Suspend registers 6 */ + +/******************* Bit definition for AES_SUSP7R register ******************/ +#define AES_SUSP7R_Pos (0U) +#define AES_SUSP7R_Msk (0xFFFFFFFFUL << AES_SUSP7R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP7R AES_SUSP7R_Msk /*!< AES Suspend registers 7 */ + + +/******************************************************************************/ +/* */ +/* Digital to Analog Converter */ +/* */ +/******************************************************************************/ +/* +* @brief Specific device feature definitions +*/ +#define DAC_ADDITIONAL_TRIGGERS_SUPPORT + +/******************** Bit definition for DAC_CR register ********************/ +#define DAC_CR_EN1_Pos (0U) +#define DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos) /*!< 0x00000001 */ +#define DAC_CR_EN1 DAC_CR_EN1_Msk /*!*/ +#define DAC_CR_CEN1_Pos (14U) +#define DAC_CR_CEN1_Msk (0x1UL << DAC_CR_CEN1_Pos) /*!< 0x00004000 */ +#define DAC_CR_CEN1 DAC_CR_CEN1_Msk /*!*/ + +#define DAC_CR_EN2_Pos (16U) +#define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos) /*!< 0x00010000 */ +#define DAC_CR_EN2 DAC_CR_EN2_Msk /*!*/ +#define DAC_CR_CEN2_Pos (30U) +#define DAC_CR_CEN2_Msk (0x1UL << DAC_CR_CEN2_Pos) /*!< 0x40000000 */ +#define DAC_CR_CEN2 DAC_CR_CEN2_Msk /*!*/ + +/***************** Bit definition for DAC_SWTRIGR register ******************/ +#define DAC_SWTRIGR_SWTRIG1_Pos (0U) +#define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos) /*!< 0x00000001 */ +#define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk /*! */ +#define RTC_ICSR_ALRBWF_Pos (1U) +#define RTC_ICSR_ALRBWF_Msk (0x1UL << RTC_ICSR_ALRBWF_Pos) /*!< 0x00000002 */ +#define RTC_ICSR_ALRBWF RTC_ICSR_ALRBWF_Msk +#define RTC_ICSR_ALRAWF_Pos (0U) +#define RTC_ICSR_ALRAWF_Msk (0x1UL << RTC_ICSR_ALRAWF_Pos) /*!< 0x00000001 */ +#define RTC_ICSR_ALRAWF RTC_ICSR_ALRAWF_Msk + +/******************** Bits definition for RTC_PRER register *****************/ +#define RTC_PRER_PREDIV_A_Pos (16U) +#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */ +#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk +#define RTC_PRER_PREDIV_S_Pos (0U) +#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */ +#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk + +/******************** Bits definition for RTC_WUTR register *****************/ +#define RTC_WUTR_WUT_Pos (0U) +#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */ +#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk /*!< Wakeup auto-reload value bits > */ + +/******************** Bits definition for RTC_CR register *******************/ +#define RTC_CR_OUT2EN_Pos (31U) +#define RTC_CR_OUT2EN_Msk (0x1UL << RTC_CR_OUT2EN_Pos) /*!< 0x80000000 */ +#define RTC_CR_OUT2EN RTC_CR_OUT2EN_Msk /*!< RTC_OUT2 output enable */ +#define RTC_CR_TAMPALRM_TYPE_Pos (30U) +#define RTC_CR_TAMPALRM_TYPE_Msk (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos) /*!< 0x40000000 */ +#define RTC_CR_TAMPALRM_TYPE RTC_CR_TAMPALRM_TYPE_Msk /*!< TAMPALARM output type */ +#define RTC_CR_TAMPALRM_PU_Pos (29U) +#define RTC_CR_TAMPALRM_PU_Msk (0x1UL << RTC_CR_TAMPALRM_PU_Pos) /*!< 0x20000000 */ +#define RTC_CR_TAMPALRM_PU RTC_CR_TAMPALRM_PU_Msk /*!< TAMPALARM output pull-up config */ +#define RTC_CR_TAMPOE_Pos (26U) +#define RTC_CR_TAMPOE_Msk (0x1UL << RTC_CR_TAMPOE_Pos) /*!< 0x04000000 */ +#define RTC_CR_TAMPOE RTC_CR_TAMPOE_Msk /*!< Tamper detection output enable on TAMPALARM */ +#define RTC_CR_TAMPTS_Pos (25U) +#define RTC_CR_TAMPTS_Msk (0x1UL << RTC_CR_TAMPTS_Pos) /*!< 0x02000000 */ +#define RTC_CR_TAMPTS RTC_CR_TAMPTS_Msk /*!< Activate timestamp on tamper detection event */ +#define RTC_CR_ITSE_Pos (24U) +#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos) /*!< 0x01000000 */ +#define RTC_CR_ITSE RTC_CR_ITSE_Msk /*!< Timestamp on internal event enable */ +#define RTC_CR_COE_Pos (23U) +#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */ +#define RTC_CR_COE RTC_CR_COE_Msk +#define RTC_CR_OSEL_Pos (21U) +#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */ +#define RTC_CR_OSEL RTC_CR_OSEL_Msk +#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */ +#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */ +#define RTC_CR_POL_Pos (20U) +#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */ +#define RTC_CR_POL RTC_CR_POL_Msk +#define RTC_CR_COSEL_Pos (19U) +#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */ +#define RTC_CR_COSEL RTC_CR_COSEL_Msk +#define RTC_CR_BKP_Pos (18U) +#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */ +#define RTC_CR_BKP RTC_CR_BKP_Msk +#define RTC_CR_SUB1H_Pos (17U) +#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */ +#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk +#define RTC_CR_ADD1H_Pos (16U) +#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */ +#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk +#define RTC_CR_TSIE_Pos (15U) +#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */ +#define RTC_CR_TSIE RTC_CR_TSIE_Msk /*!< Timestamp interrupt enable > */ +#define RTC_CR_WUTIE_Pos (14U) +#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */ +#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk /*!< Wakeup timer interrupt enable > */ +#define RTC_CR_ALRBIE_Pos (13U) +#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */ +#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk +#define RTC_CR_ALRAIE_Pos (12U) +#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */ +#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk +#define RTC_CR_TSE_Pos (11U) +#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */ +#define RTC_CR_TSE RTC_CR_TSE_Msk /*!< timestamp enable > */ +#define RTC_CR_WUTE_Pos (10U) +#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */ +#define RTC_CR_WUTE RTC_CR_WUTE_Msk /*!< Wakeup timer enable > */ +#define RTC_CR_ALRBE_Pos (9U) +#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */ +#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk +#define RTC_CR_ALRAE_Pos (8U) +#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */ +#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk +#define RTC_CR_FMT_Pos (6U) +#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */ +#define RTC_CR_FMT RTC_CR_FMT_Msk +#define RTC_CR_BYPSHAD_Pos (5U) +#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */ +#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk +#define RTC_CR_REFCKON_Pos (4U) +#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */ +#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk +#define RTC_CR_TSEDGE_Pos (3U) +#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */ +#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk /*!< Timestamp event active edge > */ +#define RTC_CR_WUCKSEL_Pos (0U) +#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */ +#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk /*!< Wakeup clock selection > */ +#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */ +#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */ +#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */ + +/******************** Bits definition for RTC_WPR register ******************/ +#define RTC_WPR_KEY_Pos (0U) +#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */ +#define RTC_WPR_KEY RTC_WPR_KEY_Msk + +/******************** Bits definition for RTC_CALR register *****************/ +#define RTC_CALR_CALP_Pos (15U) +#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */ +#define RTC_CALR_CALP RTC_CALR_CALP_Msk +#define RTC_CALR_CALW8_Pos (14U) +#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */ +#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk +#define RTC_CALR_CALW16_Pos (13U) +#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */ +#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk +#define RTC_CALR_CALM_Pos (0U) +#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */ +#define RTC_CALR_CALM RTC_CALR_CALM_Msk +#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */ +#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */ +#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */ +#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */ +#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */ +#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */ +#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */ +#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */ +#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */ + +/******************** Bits definition for RTC_SHIFTR register ***************/ +#define RTC_SHIFTR_SUBFS_Pos (0U) +#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */ +#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk +#define RTC_SHIFTR_ADD1S_Pos (31U) +#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */ +#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk + +/******************** Bits definition for RTC_TSTR register *****************/ +#define RTC_TSTR_PM_Pos (22U) +#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */ +#define RTC_TSTR_PM RTC_TSTR_PM_Msk /*!< AM-PM notation > */ +#define RTC_TSTR_HT_Pos (20U) +#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */ +#define RTC_TSTR_HT RTC_TSTR_HT_Msk +#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */ +#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */ +#define RTC_TSTR_HU_Pos (16U) +#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_TSTR_HU RTC_TSTR_HU_Msk +#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */ +#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */ +#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */ +#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */ +#define RTC_TSTR_MNT_Pos (12U) +#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk +#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_TSTR_MNU_Pos (8U) +#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk +#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_TSTR_ST_Pos (4U) +#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */ +#define RTC_TSTR_ST RTC_TSTR_ST_Msk +#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */ +#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */ +#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */ +#define RTC_TSTR_SU_Pos (0U) +#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */ +#define RTC_TSTR_SU RTC_TSTR_SU_Msk +#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */ +#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */ +#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */ +#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSDR register *****************/ +#define RTC_TSDR_WDU_Pos (13U) +#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */ +#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk /*!< Week day units > */ +#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */ +#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */ +#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */ +#define RTC_TSDR_MT_Pos (12U) +#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */ +#define RTC_TSDR_MT RTC_TSDR_MT_Msk +#define RTC_TSDR_MU_Pos (8U) +#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */ +#define RTC_TSDR_MU RTC_TSDR_MU_Msk +#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */ +#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */ +#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */ +#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */ +#define RTC_TSDR_DT_Pos (4U) +#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */ +#define RTC_TSDR_DT RTC_TSDR_DT_Msk +#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */ +#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */ +#define RTC_TSDR_DU_Pos (0U) +#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */ +#define RTC_TSDR_DU RTC_TSDR_DU_Msk +#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */ +#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */ +#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */ +#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSSSR register ****************/ +#define RTC_TSSSR_SS_Pos (0U) +#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */ +#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk /*!< Sub second value > */ + +/******************** Bits definition for RTC_ALRMAR register ***************/ +#define RTC_ALRMAR_MSK4_Pos (31U) +#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk +#define RTC_ALRMAR_WDSEL_Pos (30U) +#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk +#define RTC_ALRMAR_DT_Pos (28U) +#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk +#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMAR_DU_Pos (24U) +#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk +#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMAR_MSK3_Pos (23U) +#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk +#define RTC_ALRMAR_PM_Pos (22U) +#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk +#define RTC_ALRMAR_HT_Pos (20U) +#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk +#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMAR_HU_Pos (16U) +#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk +#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMAR_MSK2_Pos (15U) +#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk +#define RTC_ALRMAR_MNT_Pos (12U) +#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk +#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMAR_MNU_Pos (8U) +#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk +#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMAR_MSK1_Pos (7U) +#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk +#define RTC_ALRMAR_ST_Pos (4U) +#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk +#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMAR_SU_Pos (0U) +#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk +#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMASSR_MASKSS_Pos (24U) +#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk +#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMASSR_SS_Pos (0U) +#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk + +/******************** Bits definition for RTC_ALRMBR register ***************/ +#define RTC_ALRMBR_MSK4_Pos (31U) +#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk +#define RTC_ALRMBR_WDSEL_Pos (30U) +#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk +#define RTC_ALRMBR_DT_Pos (28U) +#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk +#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMBR_DU_Pos (24U) +#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk +#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBR_MSK3_Pos (23U) +#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk +#define RTC_ALRMBR_PM_Pos (22U) +#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk +#define RTC_ALRMBR_HT_Pos (20U) +#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk +#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMBR_HU_Pos (16U) +#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk +#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMBR_MSK2_Pos (15U) +#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk +#define RTC_ALRMBR_MNT_Pos (12U) +#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk +#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMBR_MNU_Pos (8U) +#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk +#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMBR_MSK1_Pos (7U) +#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk +#define RTC_ALRMBR_ST_Pos (4U) +#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk +#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMBR_SU_Pos (0U) +#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk +#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMBSSR_MASKSS_Pos (24U) +#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk +#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBSSR_SS_Pos (0U) +#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk + +/******************** Bits definition for RTC_SR register *******************/ +#define RTC_SR_ITSF_Pos (5U) +#define RTC_SR_ITSF_Msk (0x1UL << RTC_SR_ITSF_Pos) /*!< 0x00000020 */ +#define RTC_SR_ITSF RTC_SR_ITSF_Msk +#define RTC_SR_TSOVF_Pos (4U) +#define RTC_SR_TSOVF_Msk (0x1UL << RTC_SR_TSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SR_TSOVF RTC_SR_TSOVF_Msk /*!< Timestamp overflow flag > */ +#define RTC_SR_TSF_Pos (3U) +#define RTC_SR_TSF_Msk (0x1UL << RTC_SR_TSF_Pos) /*!< 0x00000008 */ +#define RTC_SR_TSF RTC_SR_TSF_Msk /*!< Timestamp flag > */ +#define RTC_SR_WUTF_Pos (2U) +#define RTC_SR_WUTF_Msk (0x1UL << RTC_SR_WUTF_Pos) /*!< 0x00000004 */ +#define RTC_SR_WUTF RTC_SR_WUTF_Msk /*!< Wakeup timer flag > */ +#define RTC_SR_ALRBF_Pos (1U) +#define RTC_SR_ALRBF_Msk (0x1UL << RTC_SR_ALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SR_ALRBF RTC_SR_ALRBF_Msk +#define RTC_SR_ALRAF_Pos (0U) +#define RTC_SR_ALRAF_Msk (0x1UL << RTC_SR_ALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SR_ALRAF RTC_SR_ALRAF_Msk + +/******************** Bits definition for RTC_MISR register *****************/ +#define RTC_MISR_ITSMF_Pos (5U) +#define RTC_MISR_ITSMF_Msk (0x1UL << RTC_MISR_ITSMF_Pos) /*!< 0x00000020 */ +#define RTC_MISR_ITSMF RTC_MISR_ITSMF_Msk +#define RTC_MISR_TSOVMF_Pos (4U) +#define RTC_MISR_TSOVMF_Msk (0x1UL << RTC_MISR_TSOVMF_Pos) /*!< 0x00000010 */ +#define RTC_MISR_TSOVMF RTC_MISR_TSOVMF_Msk /*!< Timestamp overflow masked flag > */ +#define RTC_MISR_TSMF_Pos (3U) +#define RTC_MISR_TSMF_Msk (0x1UL << RTC_MISR_TSMF_Pos) /*!< 0x00000008 */ +#define RTC_MISR_TSMF RTC_MISR_TSMF_Msk /*!< Timestamp masked flag > */ +#define RTC_MISR_WUTMF_Pos (2U) +#define RTC_MISR_WUTMF_Msk (0x1UL << RTC_MISR_WUTMF_Pos) /*!< 0x00000004 */ +#define RTC_MISR_WUTMF RTC_MISR_WUTMF_Msk /*!< Wakeup timer masked flag > */ +#define RTC_MISR_ALRBMF_Pos (1U) +#define RTC_MISR_ALRBMF_Msk (0x1UL << RTC_MISR_ALRBMF_Pos) /*!< 0x00000002 */ +#define RTC_MISR_ALRBMF RTC_MISR_ALRBMF_Msk +#define RTC_MISR_ALRAMF_Pos (0U) +#define RTC_MISR_ALRAMF_Msk (0x1UL << RTC_MISR_ALRAMF_Pos) /*!< 0x00000001 */ +#define RTC_MISR_ALRAMF RTC_MISR_ALRAMF_Msk + +/******************** Bits definition for RTC_SCR register ******************/ +#define RTC_SCR_CITSF_Pos (5U) +#define RTC_SCR_CITSF_Msk (0x1UL << RTC_SCR_CITSF_Pos) /*!< 0x00000020 */ +#define RTC_SCR_CITSF RTC_SCR_CITSF_Msk +#define RTC_SCR_CTSOVF_Pos (4U) +#define RTC_SCR_CTSOVF_Msk (0x1UL << RTC_SCR_CTSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SCR_CTSOVF RTC_SCR_CTSOVF_Msk /*!< Clear timestamp overflow flag > */ +#define RTC_SCR_CTSF_Pos (3U) +#define RTC_SCR_CTSF_Msk (0x1UL << RTC_SCR_CTSF_Pos) /*!< 0x00000008 */ +#define RTC_SCR_CTSF RTC_SCR_CTSF_Msk /*!< Clear timestamp flag > */ +#define RTC_SCR_CWUTF_Pos (2U) +#define RTC_SCR_CWUTF_Msk (0x1UL << RTC_SCR_CWUTF_Pos) /*!< 0x00000004 */ +#define RTC_SCR_CWUTF RTC_SCR_CWUTF_Msk /*!< Clear wakeup timer flag > */ +#define RTC_SCR_CALRBF_Pos (1U) +#define RTC_SCR_CALRBF_Msk (0x1UL << RTC_SCR_CALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SCR_CALRBF RTC_SCR_CALRBF_Msk +#define RTC_SCR_CALRAF_Pos (0U) +#define RTC_SCR_CALRAF_Msk (0x1UL << RTC_SCR_CALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SCR_CALRAF RTC_SCR_CALRAF_Msk + +/******************************************************************************/ +/* */ +/* Tamper and backup register (TAMP) */ +/* */ +/******************************************************************************/ +/******************** Bits definition for TAMP_CR1 register *****************/ +#define TAMP_CR1_TAMP1E_Pos (0U) +#define TAMP_CR1_TAMP1E_Msk (0x1UL << TAMP_CR1_TAMP1E_Pos) /*!< 0x00000001 */ +#define TAMP_CR1_TAMP1E TAMP_CR1_TAMP1E_Msk +#define TAMP_CR1_TAMP2E_Pos (1U) +#define TAMP_CR1_TAMP2E_Msk (0x1UL << TAMP_CR1_TAMP2E_Pos) /*!< 0x00000002 */ +#define TAMP_CR1_TAMP2E TAMP_CR1_TAMP2E_Msk +#define TAMP_CR1_ITAMP3E_Pos (18U) +#define TAMP_CR1_ITAMP3E_Msk (0x1UL << TAMP_CR1_ITAMP3E_Pos) /*!< 0x00040000 */ +#define TAMP_CR1_ITAMP3E TAMP_CR1_ITAMP3E_Msk +#define TAMP_CR1_ITAMP4E_Pos (19U) +#define TAMP_CR1_ITAMP4E_Msk (0x1UL << TAMP_CR1_ITAMP4E_Pos) /*!< 0x00080000 */ +#define TAMP_CR1_ITAMP4E TAMP_CR1_ITAMP4E_Msk +#define TAMP_CR1_ITAMP5E_Pos (20U) +#define TAMP_CR1_ITAMP5E_Msk (0x1UL << TAMP_CR1_ITAMP5E_Pos) /*!< 0x00100000 */ +#define TAMP_CR1_ITAMP5E TAMP_CR1_ITAMP5E_Msk +#define TAMP_CR1_ITAMP6E_Pos (21U) +#define TAMP_CR1_ITAMP6E_Msk (0x1UL << TAMP_CR1_ITAMP6E_Pos) /*!< 0x00200000 */ +#define TAMP_CR1_ITAMP6E TAMP_CR1_ITAMP6E_Msk + +/******************** Bits definition for TAMP_CR2 register *****************/ +#define TAMP_CR2_TAMP1NOERASE_Pos (0U) +#define TAMP_CR2_TAMP1NOERASE_Msk (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos) /*!< 0x00000001 */ +#define TAMP_CR2_TAMP1NOERASE TAMP_CR2_TAMP1NOERASE_Msk +#define TAMP_CR2_TAMP2NOERASE_Pos (1U) +#define TAMP_CR2_TAMP2NOERASE_Msk (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos) /*!< 0x00000002 */ +#define TAMP_CR2_TAMP2NOERASE TAMP_CR2_TAMP2NOERASE_Msk +#define TAMP_CR2_TAMP1MSK_Pos (16U) +#define TAMP_CR2_TAMP1MSK_Msk (0x1UL << TAMP_CR2_TAMP1MSK_Pos) /*!< 0x00010000 */ +#define TAMP_CR2_TAMP1MSK TAMP_CR2_TAMP1MSK_Msk +#define TAMP_CR2_TAMP2MSK_Pos (17U) +#define TAMP_CR2_TAMP2MSK_Msk (0x1UL << TAMP_CR2_TAMP2MSK_Pos) /*!< 0x00020000 */ +#define TAMP_CR2_TAMP2MSK TAMP_CR2_TAMP2MSK_Msk +#define TAMP_CR2_TAMP1TRG_Pos (24U) +#define TAMP_CR2_TAMP1TRG_Msk (0x1UL << TAMP_CR2_TAMP1TRG_Pos) /*!< 0x01000000 */ +#define TAMP_CR2_TAMP1TRG TAMP_CR2_TAMP1TRG_Msk +#define TAMP_CR2_TAMP2TRG_Pos (25U) +#define TAMP_CR2_TAMP2TRG_Msk (0x1UL << TAMP_CR2_TAMP2TRG_Pos) /*!< 0x02000000 */ +#define TAMP_CR2_TAMP2TRG TAMP_CR2_TAMP2TRG_Msk + +/******************** Bits definition for TAMP_FLTCR register ***************/ +#define TAMP_FLTCR_TAMPFREQ_0 0x00000001U +#define TAMP_FLTCR_TAMPFREQ_1 0x00000002U +#define TAMP_FLTCR_TAMPFREQ_2 0x00000004U +#define TAMP_FLTCR_TAMPFREQ_Pos (0U) +#define TAMP_FLTCR_TAMPFREQ_Msk (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos) /*!< 0x00000007 */ +#define TAMP_FLTCR_TAMPFREQ TAMP_FLTCR_TAMPFREQ_Msk +#define TAMP_FLTCR_TAMPFLT_0 0x00000008U +#define TAMP_FLTCR_TAMPFLT_1 0x00000010U +#define TAMP_FLTCR_TAMPFLT_Pos (3U) +#define TAMP_FLTCR_TAMPFLT_Msk (0x3UL << TAMP_FLTCR_TAMPFLT_Pos) /*!< 0x00000018 */ +#define TAMP_FLTCR_TAMPFLT TAMP_FLTCR_TAMPFLT_Msk +#define TAMP_FLTCR_TAMPPRCH_0 0x00000020U +#define TAMP_FLTCR_TAMPPRCH_1 0x00000040U +#define TAMP_FLTCR_TAMPPRCH_Pos (5U) +#define TAMP_FLTCR_TAMPPRCH_Msk (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos) /*!< 0x00000060 */ +#define TAMP_FLTCR_TAMPPRCH TAMP_FLTCR_TAMPPRCH_Msk +#define TAMP_FLTCR_TAMPPUDIS_Pos (7U) +#define TAMP_FLTCR_TAMPPUDIS_Msk (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos) /*!< 0x00000080 */ +#define TAMP_FLTCR_TAMPPUDIS TAMP_FLTCR_TAMPPUDIS_Msk + +/******************** Bits definition for TAMP_IER register *****************/ +#define TAMP_IER_TAMP1IE_Pos (0U) +#define TAMP_IER_TAMP1IE_Msk (0x1UL << TAMP_IER_TAMP1IE_Pos) /*!< 0x00000001 */ +#define TAMP_IER_TAMP1IE TAMP_IER_TAMP1IE_Msk +#define TAMP_IER_TAMP2IE_Pos (1U) +#define TAMP_IER_TAMP2IE_Msk (0x1UL << TAMP_IER_TAMP2IE_Pos) /*!< 0x00000002 */ +#define TAMP_IER_TAMP2IE TAMP_IER_TAMP2IE_Msk +#define TAMP_IER_ITAMP3IE_Pos (18U) +#define TAMP_IER_ITAMP3IE_Msk (0x1UL << TAMP_IER_ITAMP3IE_Pos) /*!< 0x00040000 */ +#define TAMP_IER_ITAMP3IE TAMP_IER_ITAMP3IE_Msk +#define TAMP_IER_ITAMP4IE_Pos (19U) +#define TAMP_IER_ITAMP4IE_Msk (0x1UL << TAMP_IER_ITAMP4IE_Pos) /*!< 0x00080000 */ +#define TAMP_IER_ITAMP4IE TAMP_IER_ITAMP4IE_Msk +#define TAMP_IER_ITAMP5IE_Pos (20U) +#define TAMP_IER_ITAMP5IE_Msk (0x1UL << TAMP_IER_ITAMP5IE_Pos) /*!< 0x00100000 */ +#define TAMP_IER_ITAMP5IE TAMP_IER_ITAMP5IE_Msk +#define TAMP_IER_ITAMP6IE_Pos (21U) +#define TAMP_IER_ITAMP6IE_Msk (0x1UL << TAMP_IER_ITAMP6IE_Pos) /*!< 0x00200000 */ +#define TAMP_IER_ITAMP6IE TAMP_IER_ITAMP6IE_Msk + +/******************** Bits definition for TAMP_SR register ******************/ +#define TAMP_SR_TAMP1F_Pos (0U) +#define TAMP_SR_TAMP1F_Msk (0x1UL << TAMP_SR_TAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SR_TAMP1F TAMP_SR_TAMP1F_Msk +#define TAMP_SR_TAMP2F_Pos (1U) +#define TAMP_SR_TAMP2F_Msk (0x1UL << TAMP_SR_TAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SR_TAMP2F TAMP_SR_TAMP2F_Msk +#define TAMP_SR_ITAMP3F_Pos (18U) +#define TAMP_SR_ITAMP3F_Msk (0x1UL << TAMP_SR_ITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SR_ITAMP3F TAMP_SR_ITAMP3F_Msk +#define TAMP_SR_ITAMP4F_Pos (19U) +#define TAMP_SR_ITAMP4F_Msk (0x1UL << TAMP_SR_ITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SR_ITAMP4F TAMP_SR_ITAMP4F_Msk +#define TAMP_SR_ITAMP5F_Pos (20U) +#define TAMP_SR_ITAMP5F_Msk (0x1UL << TAMP_SR_ITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SR_ITAMP5F TAMP_SR_ITAMP5F_Msk +#define TAMP_SR_ITAMP6F_Pos (21U) +#define TAMP_SR_ITAMP6F_Msk (0x1UL << TAMP_SR_ITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SR_ITAMP6F TAMP_SR_ITAMP6F_Msk + +/******************** Bits definition for TAMP_MISR register ****************/ +#define TAMP_MISR_TAMP1MF_Pos (0U) +#define TAMP_MISR_TAMP1MF_Msk (0x1UL << TAMP_MISR_TAMP1MF_Pos) /*!< 0x00000001 */ +#define TAMP_MISR_TAMP1MF TAMP_MISR_TAMP1MF_Msk +#define TAMP_MISR_TAMP2MF_Pos (1U) +#define TAMP_MISR_TAMP2MF_Msk (0x1UL << TAMP_MISR_TAMP2MF_Pos) /*!< 0x00000002 */ +#define TAMP_MISR_TAMP2MF TAMP_MISR_TAMP2MF_Msk +#define TAMP_MISR_ITAMP3MF_Pos (18U) +#define TAMP_MISR_ITAMP3MF_Msk (0x1UL << TAMP_MISR_ITAMP3MF_Pos) /*!< 0x00040000 */ +#define TAMP_MISR_ITAMP3MF TAMP_MISR_ITAMP3MF_Msk +#define TAMP_MISR_ITAMP4MF_Pos (19U) +#define TAMP_MISR_ITAMP4MF_Msk (0x1UL << TAMP_MISR_ITAMP4MF_Pos) /*!< 0x00080000 */ +#define TAMP_MISR_ITAMP4MF TAMP_MISR_ITAMP4MF_Msk +#define TAMP_MISR_ITAMP5MF_Pos (20U) +#define TAMP_MISR_ITAMP5MF_Msk (0x1UL << TAMP_MISR_ITAMP5MF_Pos) /*!< 0x00100000 */ +#define TAMP_MISR_ITAMP5MF TAMP_MISR_ITAMP5MF_Msk +#define TAMP_MISR_ITAMP6MF_Pos (21U) +#define TAMP_MISR_ITAMP6MF_Msk (0x1UL << TAMP_MISR_ITAMP6MF_Pos) /*!< 0x00200000 */ +#define TAMP_MISR_ITAMP6MF TAMP_MISR_ITAMP6MF_Msk + +/******************** Bits definition for TAMP_SCR register *****************/ +#define TAMP_SCR_CTAMP1F_Pos (0U) +#define TAMP_SCR_CTAMP1F_Msk (0x1UL << TAMP_SCR_CTAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SCR_CTAMP1F TAMP_SCR_CTAMP1F_Msk +#define TAMP_SCR_CTAMP2F_Pos (1U) +#define TAMP_SCR_CTAMP2F_Msk (0x1UL << TAMP_SCR_CTAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SCR_CTAMP2F TAMP_SCR_CTAMP2F_Msk +#define TAMP_SCR_CITAMP3F_Pos (18U) +#define TAMP_SCR_CITAMP3F_Msk (0x1UL << TAMP_SCR_CITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SCR_CITAMP3F TAMP_SCR_CITAMP3F_Msk +#define TAMP_SCR_CITAMP4F_Pos (19U) +#define TAMP_SCR_CITAMP4F_Msk (0x1UL << TAMP_SCR_CITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SCR_CITAMP4F TAMP_SCR_CITAMP4F_Msk +#define TAMP_SCR_CITAMP5F_Pos (20U) +#define TAMP_SCR_CITAMP5F_Msk (0x1UL << TAMP_SCR_CITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SCR_CITAMP5F TAMP_SCR_CITAMP5F_Msk +#define TAMP_SCR_CITAMP6F_Pos (21U) +#define TAMP_SCR_CITAMP6F_Msk (0x1UL << TAMP_SCR_CITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SCR_CITAMP6F TAMP_SCR_CITAMP6F_Msk + +/******************** Bits definition for TAMP_BKP0R register ***************/ +#define TAMP_BKP0R_Pos (0U) +#define TAMP_BKP0R_Msk (0xFFFFFFFFUL << TAMP_BKP0R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP0R TAMP_BKP0R_Msk + +/******************** Bits definition for TAMP_BKP1R register ***************/ +#define TAMP_BKP1R_Pos (0U) +#define TAMP_BKP1R_Msk (0xFFFFFFFFUL << TAMP_BKP1R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP1R TAMP_BKP1R_Msk + +/******************** Bits definition for TAMP_BKP2R register ***************/ +#define TAMP_BKP2R_Pos (0U) +#define TAMP_BKP2R_Msk (0xFFFFFFFFUL << TAMP_BKP2R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP2R TAMP_BKP2R_Msk + +/******************** Bits definition for TAMP_BKP3R register ***************/ +#define TAMP_BKP3R_Pos (0U) +#define TAMP_BKP3R_Msk (0xFFFFFFFFUL << TAMP_BKP3R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP3R TAMP_BKP3R_Msk + +/******************** Bits definition for TAMP_BKP4R register ***************/ +#define TAMP_BKP4R_Pos (0U) +#define TAMP_BKP4R_Msk (0xFFFFFFFFUL << TAMP_BKP4R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP4R TAMP_BKP4R_Msk + +/******************************************************************************/ +/* */ +/* Serial Peripheral Interface (SPI) */ +/* */ +/******************************************************************************/ +/* + * @brief Specific device feature definitions (not present on all devices in the STM32G0 series) + */ +#define SPI_I2S_SUPPORT /*!< I2S support */ + +/******************* Bit definition for SPI_CR1 register ********************/ +#define SPI_CR1_CPHA_Pos (0U) +#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */ +#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*! exti[16] Interrupt */ +#define SYSCFG_ITLINE2_SR_TAMPER_Pos (0U) +#define SYSCFG_ITLINE2_SR_TAMPER_Msk (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE2_SR_TAMPER SYSCFG_ITLINE2_SR_TAMPER_Msk /*!< TAMPER -> exti[21] interrupt */ +#define SYSCFG_ITLINE2_SR_RTC_Pos (1U) +#define SYSCFG_ITLINE2_SR_RTC_Msk (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE2_SR_RTC SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos (0U) +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC SYSCFG_ITLINE3_SR_FLASH_ECC_Msk /*!< Flash ITF ECC interrupt */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos (1U) +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF SYSCFG_ITLINE3_SR_FLASH_ITF_Msk /*!< FLASH ITF interrupt */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos (0U) +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL SYSCFG_ITLINE4_SR_CLK_CTRL_Msk /*!< RCC interrupt */ +#define SYSCFG_ITLINE5_SR_EXTI0_Pos (0U) +#define SYSCFG_ITLINE5_SR_EXTI0_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE5_SR_EXTI0 SYSCFG_ITLINE5_SR_EXTI0_Msk /*!< External Interrupt 0 */ +#define SYSCFG_ITLINE5_SR_EXTI1_Pos (1U) +#define SYSCFG_ITLINE5_SR_EXTI1_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE5_SR_EXTI1 SYSCFG_ITLINE5_SR_EXTI1_Msk /*!< External Interrupt 1 */ +#define SYSCFG_ITLINE6_SR_EXTI2_Pos (0U) +#define SYSCFG_ITLINE6_SR_EXTI2_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE6_SR_EXTI2 SYSCFG_ITLINE6_SR_EXTI2_Msk /*!< External Interrupt 2 */ +#define SYSCFG_ITLINE6_SR_EXTI3_Pos (1U) +#define SYSCFG_ITLINE6_SR_EXTI3_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE6_SR_EXTI3 SYSCFG_ITLINE6_SR_EXTI3_Msk /*!< External Interrupt 3 */ +#define SYSCFG_ITLINE7_SR_EXTI4_Pos (0U) +#define SYSCFG_ITLINE7_SR_EXTI4_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE7_SR_EXTI4 SYSCFG_ITLINE7_SR_EXTI4_Msk /*!< External Interrupt 4 */ +#define SYSCFG_ITLINE7_SR_EXTI5_Pos (1U) +#define SYSCFG_ITLINE7_SR_EXTI5_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE7_SR_EXTI5 SYSCFG_ITLINE7_SR_EXTI5_Msk /*!< External Interrupt 5 */ +#define SYSCFG_ITLINE7_SR_EXTI6_Pos (2U) +#define SYSCFG_ITLINE7_SR_EXTI6_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE7_SR_EXTI6 SYSCFG_ITLINE7_SR_EXTI6_Msk /*!< External Interrupt 6 */ +#define SYSCFG_ITLINE7_SR_EXTI7_Pos (3U) +#define SYSCFG_ITLINE7_SR_EXTI7_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE7_SR_EXTI7 SYSCFG_ITLINE7_SR_EXTI7_Msk /*!< External Interrupt 7 */ +#define SYSCFG_ITLINE7_SR_EXTI8_Pos (4U) +#define SYSCFG_ITLINE7_SR_EXTI8_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE7_SR_EXTI8 SYSCFG_ITLINE7_SR_EXTI8_Msk /*!< External Interrupt 8 */ +#define SYSCFG_ITLINE7_SR_EXTI9_Pos (5U) +#define SYSCFG_ITLINE7_SR_EXTI9_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */ +#define SYSCFG_ITLINE7_SR_EXTI9 SYSCFG_ITLINE7_SR_EXTI9_Msk /*!< External Interrupt 9 */ +#define SYSCFG_ITLINE7_SR_EXTI10_Pos (6U) +#define SYSCFG_ITLINE7_SR_EXTI10_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */ +#define SYSCFG_ITLINE7_SR_EXTI10 SYSCFG_ITLINE7_SR_EXTI10_Msk /*!< External Interrupt 10 */ +#define SYSCFG_ITLINE7_SR_EXTI11_Pos (7U) +#define SYSCFG_ITLINE7_SR_EXTI11_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */ +#define SYSCFG_ITLINE7_SR_EXTI11 SYSCFG_ITLINE7_SR_EXTI11_Msk /*!< External Interrupt 11 */ +#define SYSCFG_ITLINE7_SR_EXTI12_Pos (8U) +#define SYSCFG_ITLINE7_SR_EXTI12_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */ +#define SYSCFG_ITLINE7_SR_EXTI12 SYSCFG_ITLINE7_SR_EXTI12_Msk /*!< External Interrupt 12 */ +#define SYSCFG_ITLINE7_SR_EXTI13_Pos (9U) +#define SYSCFG_ITLINE7_SR_EXTI13_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */ +#define SYSCFG_ITLINE7_SR_EXTI13 SYSCFG_ITLINE7_SR_EXTI13_Msk /*!< External Interrupt 13 */ +#define SYSCFG_ITLINE7_SR_EXTI14_Pos (10U) +#define SYSCFG_ITLINE7_SR_EXTI14_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */ +#define SYSCFG_ITLINE7_SR_EXTI14 SYSCFG_ITLINE7_SR_EXTI14_Msk /*!< External Interrupt 14 */ +#define SYSCFG_ITLINE7_SR_EXTI15_Pos (11U) +#define SYSCFG_ITLINE7_SR_EXTI15_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */ +#define SYSCFG_ITLINE7_SR_EXTI15 SYSCFG_ITLINE7_SR_EXTI15_Msk /*!< External Interrupt 15 */ +#define SYSCFG_ITLINE8_SR_UCPD1_Pos (0U) +#define SYSCFG_ITLINE8_SR_UCPD1_Msk (0x1UL << SYSCFG_ITLINE8_SR_UCPD1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE8_SR_UCPD1 SYSCFG_ITLINE8_SR_UCPD1_Msk /*!< UCPD1 -> exti[32] Interrupt */ +#define SYSCFG_ITLINE8_SR_UCPD2_Pos (1U) +#define SYSCFG_ITLINE8_SR_UCPD2_Msk (0x1UL << SYSCFG_ITLINE8_SR_UCPD2_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE8_SR_UCPD2 SYSCFG_ITLINE8_SR_UCPD2_Msk /*!< UCPD2 -> exti[33] Interrupt */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos (0U) +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1 SYSCFG_ITLINE9_SR_DMA1_CH1_Msk /*!< DMA1 Channel 1 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos (0U) +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2 SYSCFG_ITLINE10_SR_DMA1_CH2_Msk /*!< DMA1 Channel 2 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos (1U) +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3 SYSCFG_ITLINE10_SR_DMA1_CH3_Msk /*!< DMA2 Channel 3 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos (0U) +#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE11_SR_DMAMUX1 SYSCFG_ITLINE11_SR_DMAMUX1_Msk /*!< DMAMUX Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4 SYSCFG_ITLINE11_SR_DMA1_CH4_Msk /*!< DMA1 Channel 4 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos (2U) +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5 SYSCFG_ITLINE11_SR_DMA1_CH5_Msk /*!< DMA1 Channel 5 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos (3U) +#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6 SYSCFG_ITLINE11_SR_DMA1_CH6_Msk /*!< DMA1 Channel 6 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos (4U) +#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7 SYSCFG_ITLINE11_SR_DMA1_CH7_Msk /*!< DMA1 Channel 7 Interrupt */ +#define SYSCFG_ITLINE12_SR_ADC_Pos (0U) +#define SYSCFG_ITLINE12_SR_ADC_Msk (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE12_SR_ADC SYSCFG_ITLINE12_SR_ADC_Msk /*!< ADC Interrupt */ +#define SYSCFG_ITLINE12_SR_COMP1_Pos (1U) +#define SYSCFG_ITLINE12_SR_COMP1_Msk (0x1UL << SYSCFG_ITLINE12_SR_COMP1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE12_SR_COMP1 SYSCFG_ITLINE12_SR_COMP1_Msk /*!< COMP1 Interrupt -> exti[17] */ +#define SYSCFG_ITLINE12_SR_COMP2_Pos (2U) +#define SYSCFG_ITLINE12_SR_COMP2_Msk (0x1UL << SYSCFG_ITLINE12_SR_COMP2_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE12_SR_COMP2 SYSCFG_ITLINE12_SR_COMP2_Msk /*!< COMP2 Interrupt -> exti[18] */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos (0U) +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU SYSCFG_ITLINE13_SR_TIM1_CCU_Msk /*!< TIM1 CCU Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos (1U) +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG SYSCFG_ITLINE13_SR_TIM1_TRG_Msk /*!< TIM1 TRG Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos (2U) +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD SYSCFG_ITLINE13_SR_TIM1_UPD_Msk /*!< TIM1 UPD Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos (3U) +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK SYSCFG_ITLINE13_SR_TIM1_BRK_Msk /*!< TIM1 BRK Interrupt */ +#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos (0U) +#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE14_SR_TIM1_CC SYSCFG_ITLINE14_SR_TIM1_CC_Msk /*!< TIM1 CC Interrupt */ +#define SYSCFG_ITLINE15_SR_TIM2_GLB_Pos (0U) +#define SYSCFG_ITLINE15_SR_TIM2_GLB_Msk (0x1UL << SYSCFG_ITLINE15_SR_TIM2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE15_SR_TIM2_GLB SYSCFG_ITLINE15_SR_TIM2_GLB_Msk /*!< TIM2 GLB Interrupt */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos (0U) +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB SYSCFG_ITLINE16_SR_TIM3_GLB_Msk /*!< TIM3 GLB Interrupt */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos (0U) +#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk (0x1UL << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB SYSCFG_ITLINE17_SR_TIM6_GLB_Msk /*!< TIM6 GLB Interrupt */ +#define SYSCFG_ITLINE17_SR_DAC_Pos (1U) +#define SYSCFG_ITLINE17_SR_DAC_Msk (0x1UL << SYSCFG_ITLINE17_SR_DAC_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE17_SR_DAC SYSCFG_ITLINE17_SR_DAC_Msk /*!< DAC Interrupt */ +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos (2U) +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk (0x1UL << SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk /*!< LPTIM1 -> exti[29] Interrupt */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos (0U) +#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk (0x1UL << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB SYSCFG_ITLINE18_SR_TIM7_GLB_Msk /*!< TIM7 GLB Interrupt */ +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos (1U) +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk (0x1UL << SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk /*!< LPTIM2 -> exti[30] Interrupt */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos (0U) +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos (0U) +#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk (0x1UL << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /*!< TIM15 GLB Interrupt */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos (0U) +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos (0U) +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos (0U) +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB SYSCFG_ITLINE23_SR_I2C1_GLB_Msk /*!< I2C1 GLB Interrupt -> exti[23] */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos (0U) +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB SYSCFG_ITLINE24_SR_I2C2_GLB_Msk /*!< I2C2 GLB Interrupt -> exti[22]*/ +#define SYSCFG_ITLINE25_SR_SPI1_Pos (0U) +#define SYSCFG_ITLINE25_SR_SPI1_Msk (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE25_SR_SPI1 SYSCFG_ITLINE25_SR_SPI1_Msk /*!< SPI1 Interrupt */ +#define SYSCFG_ITLINE26_SR_SPI2_Pos (0U) +#define SYSCFG_ITLINE26_SR_SPI2_Msk (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE26_SR_SPI2 SYSCFG_ITLINE26_SR_SPI2_Msk /*!< SPI2 Interrupt */ +#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos (0U) +#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE27_SR_USART1_GLB SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */ +#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos (0U) +#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE28_SR_USART2_GLB SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */ +#define SYSCFG_ITLINE29_SR_USART3_GLB_Pos (0U) +#define SYSCFG_ITLINE29_SR_USART3_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_USART3_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE29_SR_USART3_GLB SYSCFG_ITLINE29_SR_USART3_GLB_Msk /*!< USART3 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_USART4_GLB_Pos (1U) +#define SYSCFG_ITLINE29_SR_USART4_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_USART4_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE29_SR_USART4_GLB SYSCFG_ITLINE29_SR_USART4_GLB_Msk /*!< USART4 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos (2U) +#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE29_SR_LPUART1_GLB SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk /*!< LPUART1 GLB Interrupt -> exti[28] */ +#define SYSCFG_ITLINE30_SR_CEC_Pos (0U) +#define SYSCFG_ITLINE30_SR_CEC_Msk (0x1UL << SYSCFG_ITLINE30_SR_CEC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE30_SR_CEC SYSCFG_ITLINE30_SR_CEC_Msk /*!< CEC Interrupt-> exti[27] */ +#define SYSCFG_ITLINE31_SR_RNG_Pos (0U) +#define SYSCFG_ITLINE31_SR_RNG_Msk (0x1UL << SYSCFG_ITLINE31_SR_RNG_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE31_SR_RNG SYSCFG_ITLINE31_SR_RNG_Msk /*!< RNG Interrupt */ +#define SYSCFG_ITLINE31_SR_AES_Pos (1U) +#define SYSCFG_ITLINE31_SR_AES_Msk (0x1UL << SYSCFG_ITLINE31_SR_AES_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE31_SR_AES SYSCFG_ITLINE31_SR_AES_Msk /*!< AES Interrupt */ + +/******************************************************************************/ +/* */ +/* TIM */ +/* */ +/******************************************************************************/ +/******************* Bit definition for TIM_CR1 register ********************/ +#define TIM_CR1_CEN_Pos (0U) +#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */ +#define TIM_CR1_CEN TIM_CR1_CEN_Msk /*! + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ +typedef struct +{ + __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR1; /*!< ADC configuration register 1, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR; /*!< ADC sampling time register, Address offset: 0x14 */ + uint32_t RESERVED1; /*!< Reserved, 0x18 */ + uint32_t RESERVED2; /*!< Reserved, 0x1C */ + __IO uint32_t AWD1TR; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ + __IO uint32_t AWD2TR; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */ + __IO uint32_t CHSELR; /*!< ADC group regular sequencer register, Address offset: 0x28 */ + __IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x2C */ + uint32_t RESERVED3[4]; /*!< Reserved, 0x30 - 0x3C */ + __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ + uint32_t RESERVED4[23];/*!< Reserved, 0x44 - 0x9C */ + __IO uint32_t AWD2CR; /*!< ADC analog watchdog 2 configuration register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 configuration register, Address offset: 0xA4 */ + uint32_t RESERVED5[3]; /*!< Reserved, 0xA8 - 0xB0 */ + __IO uint32_t CALFACT; /*!< ADC Calibration factor register, Address offset: 0xB4 */ +} ADC_TypeDef; + +typedef struct +{ + __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ +} ADC_Common_TypeDef; + +/* Legacy registers naming */ +#define TR1 AWD1TR +#define TR2 AWD2TR +#define TR3 AWD3TR + + + + +/** + * @brief CRC calculation unit + */ +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED1; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + + +/** + * @brief Debug MCU + */ +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug configuration register, Address offset: 0x04 */ + __IO uint32_t APBFZ1; /*!< Debug APB freeze register 1, Address offset: 0x08 */ + __IO uint32_t APBFZ2; /*!< Debug APB freeze register 2, Address offset: 0x0C */ +} DBG_TypeDef; + +/** + * @brief DMA Controller + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} DMA_TypeDef; + +/** + * @brief DMA Multiplexer + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register Address offset: 0x0004 * (channel x) */ +}DMAMUX_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< DMA Channel Status Register Address offset: 0x0080 */ + __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register Address offset: 0x0084 */ +}DMAMUX_ChannelStatus_TypeDef; + +typedef struct +{ + __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register Address offset: 0x0100 + 0x0004 * (Req Gen x) */ +}DMAMUX_RequestGen_TypeDef; + +typedef struct +{ + __IO uint32_t RGSR; /*!< DMA Request Generator Status Register Address offset: 0x0140 */ + __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register Address offset: 0x0144 */ +}DMAMUX_RequestGenStatus_TypeDef; + +/** + * @brief Asynch Interrupt/Event Controller (EXTI) + */ +typedef struct +{ + __IO uint32_t RTSR1; /*!< EXTI Rising Trigger Selection Register 1, Address offset: 0x00 */ + __IO uint32_t FTSR1; /*!< EXTI Falling Trigger Selection Register 1, Address offset: 0x04 */ + __IO uint32_t SWIER1; /*!< EXTI Software Interrupt event Register 1, Address offset: 0x08 */ + __IO uint32_t RPR1; /*!< EXTI Rising Pending Register 1, Address offset: 0x0C */ + __IO uint32_t FPR1; /*!< EXTI Falling Pending Register 1, Address offset: 0x10 */ + uint32_t RESERVED1[3]; /*!< Reserved 1, 0x14 -- 0x1C */ + uint32_t RESERVED2[5]; /*!< Reserved 2, 0x20 -- 0x30 */ + uint32_t RESERVED3[11]; /*!< Reserved 3, 0x34 -- 0x5C */ + __IO uint32_t EXTICR[4]; /*!< EXTI External Interrupt Configuration Register, 0x60 -- 0x6C */ + uint32_t RESERVED4[4]; /*!< Reserved 4, 0x70 -- 0x7C */ + __IO uint32_t IMR1; /*!< EXTI Interrupt Mask Register 1, Address offset: 0x80 */ + __IO uint32_t EMR1; /*!< EXTI Event Mask Register 1, Address offset: 0x84 */ + uint32_t RESERVED5[2]; /*!< Reserved 5, 0x88 -- 0x8C */ + __IO uint32_t IMR2; /*!< EXTI Interrupt Mask Register 2, Address offset: 0x90 */ + __IO uint32_t EMR2; /*!< EXTI Event Mask Register 2, Address offset: 0x94 */ +} EXTI_TypeDef; + +/** + * @brief FLASH Registers + */ +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH Access Control register, Address offset: 0x00 */ + uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x04 */ + __IO uint32_t KEYR; /*!< FLASH Key register, Address offset: 0x08 */ + __IO uint32_t OPTKEYR; /*!< FLASH Option Key register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< FLASH Status register, Address offset: 0x10 */ + __IO uint32_t CR; /*!< FLASH Control register, Address offset: 0x14 */ + __IO uint32_t ECCR; /*!< FLASH ECC bank 1 register, Address offset: 0x18 */ + __IO uint32_t ECC2R; /*!< FLASH ECC bank 2 register, Address offset: 0x1C */ + __IO uint32_t OPTR; /*!< FLASH Option register, Address offset: 0x20 */ + uint32_t RESERVED3[2]; /*!< Reserved3, Address offset: 0x24--0x28 */ + __IO uint32_t WRP1AR; /*!< FLASH Bank WRP area A address register, Address offset: 0x2C */ + __IO uint32_t WRP1BR; /*!< FLASH Bank WRP area B address register, Address offset: 0x30 */ + uint32_t RESERVED4[2]; /*!< Reserved4, Address offset: 0x34--0x38 */ + uint32_t RESERVED5[2]; /*!< Reserved5, Address offset: 0x3C--0x40 */ + uint32_t RESERVED6[2]; /*!< Reserved6, Address offset: 0x44--0x48 */ + __IO uint32_t WRP2AR; /*!< FLASH Bank2 WRP area A address register, Address offset: 0x4C */ + __IO uint32_t WRP2BR; /*!< FLASH Bank2 WRP area B address register, Address offset: 0x50 */ +} FLASH_TypeDef; + +/** + * @brief General Purpose I/O + */ +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ + __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */ +} GPIO_TypeDef; + + +/** + * @brief Inter-integrated Circuit Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + + + +/** + * @brief Power Control + */ +typedef struct +{ + __IO uint32_t CR1; /*!< PWR Power Control Register 1, Address offset: 0x00 */ + uint32_t RESERVED0; /*!< Reserved, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< PWR Power Control Register 3, Address offset: 0x08 */ + __IO uint32_t CR4; /*!< PWR Power Control Register 4, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< PWR Power Status Register 1, Address offset: 0x10 */ + __IO uint32_t SR2; /*!< PWR Power Status Register 2, Address offset: 0x14 */ + __IO uint32_t SCR; /*!< PWR Power Status Clear Register, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t PUCRA; /*!< PWR Pull-Up Control Register of port A, Address offset: 0x20 */ + __IO uint32_t PDCRA; /*!< PWR Pull-Down Control Register of port A, Address offset: 0x24 */ + __IO uint32_t PUCRB; /*!< PWR Pull-Up Control Register of port B, Address offset: 0x28 */ + __IO uint32_t PDCRB; /*!< PWR Pull-Down Control Register of port B, Address offset: 0x2C */ + __IO uint32_t PUCRC; /*!< PWR Pull-Up Control Register of port C, Address offset: 0x30 */ + __IO uint32_t PDCRC; /*!< PWR Pull-Down Control Register of port C, Address offset: 0x34 */ + __IO uint32_t PUCRD; /*!< PWR Pull-Up Control Register of port D, Address offset: 0x38 */ + __IO uint32_t PDCRD; /*!< PWR Pull-Down Control Register of port D, Address offset: 0x3C */ + __IO uint32_t PUCRE; /*!< PWR Pull-Up Control Register of port E, Address offset: 0x40 */ + __IO uint32_t PDCRE; /*!< PWR Pull-Down Control Register of port E, Address offset: 0x44 */ + __IO uint32_t PUCRF; /*!< PWR Pull-Up Control Register of port F, Address offset: 0x48 */ + __IO uint32_t PDCRF; /*!< PWR Pull-Down Control Register of port F, Address offset: 0x4C */ +} PWR_TypeDef; + +/** + * @brief Reset and Clock Control + */ +typedef struct +{ + __IO uint32_t CR; /*!< RCC Clock Sources Control Register, Address offset: 0x00 */ + __IO uint32_t ICSCR; /*!< RCC Internal Clock Sources Calibration Register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC Regulated Domain Clocks Configuration Register, Address offset: 0x08 */ + __IO uint32_t PLLCFGR; /*!< RCC System PLL configuration Register, Address offset: 0x0C */ + __IO uint32_t RESERVED0; /*!< Reserved, Address offset: 0x10 */ + __IO uint32_t CRRCR; /*!< RCC Clock Configuration Register, Address offset: 0x14 */ + __IO uint32_t CIER; /*!< RCC Clock Interrupt Enable Register, Address offset: 0x18 */ + __IO uint32_t CIFR; /*!< RCC Clock Interrupt Flag Register, Address offset: 0x1C */ + __IO uint32_t CICR; /*!< RCC Clock Interrupt Clear Register, Address offset: 0x20 */ + __IO uint32_t IOPRSTR; /*!< RCC IO port reset register, Address offset: 0x24 */ + __IO uint32_t AHBRSTR; /*!< RCC AHB peripherals reset register, Address offset: 0x28 */ + __IO uint32_t APBRSTR1; /*!< RCC APB peripherals reset register 1, Address offset: 0x2C */ + __IO uint32_t APBRSTR2; /*!< RCC APB peripherals reset register 2, Address offset: 0x30 */ + __IO uint32_t IOPENR; /*!< RCC IO port enable register, Address offset: 0x34 */ + __IO uint32_t AHBENR; /*!< RCC AHB peripherals clock enable register, Address offset: 0x38 */ + __IO uint32_t APBENR1; /*!< RCC APB peripherals clock enable register1, Address offset: 0x3C */ + __IO uint32_t APBENR2; /*!< RCC APB peripherals clock enable register2, Address offset: 0x40 */ + __IO uint32_t IOPSMENR; /*!< RCC IO port clocks enable in sleep mode register, Address offset: 0x44 */ + __IO uint32_t AHBSMENR; /*!< RCC AHB peripheral clocks enable in sleep mode register, Address offset: 0x48 */ + __IO uint32_t APBSMENR1; /*!< RCC APB peripheral clocks enable in sleep mode register1, Address offset: 0x4C */ + __IO uint32_t APBSMENR2; /*!< RCC APB peripheral clocks enable in sleep mode register2, Address offset: 0x50 */ + __IO uint32_t CCIPR; /*!< RCC Peripherals Independent Clocks Configuration Register, Address offset: 0x54 */ + __IO uint32_t CCIPR2; /*!< RCC Peripherals Independent Clocks Configuration Register2, Address offset: 0x58 */ + __IO uint32_t BDCR; /*!< RCC Backup Domain Control Register, Address offset: 0x5C */ + __IO uint32_t CSR; /*!< RCC Unregulated Domain Clock Control and Status Register, Address offset: 0x60 */ +} RCC_TypeDef; + +/** + * @brief Real-Time Clock + */ +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x08 */ + __IO uint32_t ICSR; /*!< RTC initialization control and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x18 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x1C */ + uint32_t RESERVED1; /*!< Reserved Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x1C */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x48 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x4C */ + __IO uint32_t SR; /*!< RTC Status register, Address offset: 0x50 */ + __IO uint32_t MISR; /*!< RTC Masked Interrupt Status register, Address offset: 0x54 */ + uint32_t RESERVED3; /*!< Reserved Address offset: 0x58 */ + __IO uint32_t SCR; /*!< RTC Status Clear register, Address offset: 0x5C */ + __IO uint32_t OR; /*!< RTC option register, Address offset: 0x60 */ +} RTC_TypeDef; + +/** + * @brief Tamper and backup registers + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TAMP configuration register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TAMP configuration register 2, Address offset: 0x04 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x08 */ + __IO uint32_t FLTCR; /*!< Reserved Address offset: 0x0C */ + uint32_t RESERVED1[7]; /*!< Reserved Address offset: 0x10 -- 0x28 */ + __IO uint32_t IER; /*!< TAMP Interrupt enable register, Address offset: 0x2C */ + __IO uint32_t SR; /*!< TAMP Status register, Address offset: 0x30 */ + __IO uint32_t MISR; /*!< TAMP Masked Interrupt Status register, Address offset: 0x34 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x38 */ + __IO uint32_t SCR; /*!< TAMP Status clear register, Address offset: 0x3C */ + uint32_t RESERVED3[48]; /*!< Reserved Address offset: 0x54 -- 0xFC */ + __IO uint32_t BKP0R; /*!< TAMP backup register 0, Address offset: 0x100 */ + __IO uint32_t BKP1R; /*!< TAMP backup register 1, Address offset: 0x104 */ + __IO uint32_t BKP2R; /*!< TAMP backup register 2, Address offset: 0x108 */ + __IO uint32_t BKP3R; /*!< TAMP backup register 3, Address offset: 0x10C */ + __IO uint32_t BKP4R; /*!< TAMP backup register 4, Address offset: 0x110 */ +} TAMP_TypeDef; + + /** + * @brief Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< SPI Control register 1 (not used in I2S mode), Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ + __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ + __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ + __IO uint32_t RXCRCR; /*!< SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 */ + __IO uint32_t TXCRCR; /*!< SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 */ + __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ + __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ +} SPI_TypeDef; + +/** + * @brief System configuration controller + */ +typedef struct +{ + __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */ + uint32_t RESERVED0[5]; /*!< Reserved, 0x04 --0x14 */ + __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x18 */ + uint32_t RESERVED1[25]; /*!< Reserved 0x1C */ + __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register, Address offset: 0x80 */ +} SYSCFG_TypeDef; + +/** + * @brief TIM + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + __IO uint32_t OR1; /*!< TIM option register, Address offset: 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t AF1; /*!< TIM alternate function register 1, Address offset: 0x60 */ + __IO uint32_t AF2; /*!< TIM alternate function register 2, Address offset: 0x64 */ + __IO uint32_t TISEL; /*!< TIM Input Selection register, Address offset: 0x68 */ +} TIM_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + __IO uint32_t PRESC; /*!< USART Prescaler register, Address offset: 0x2C */ +} USART_TypeDef; + +/** + * @brief Universal Serial Bus Full Speed Dual Role Device + */ + +typedef struct +{ + __IO uint32_t CHEP0R; /*!< USB Channel/Endpoint 0 register, Address offset: 0x00 */ + __IO uint32_t CHEP1R; /*!< USB Channel/Endpoint 1 register, Address offset: 0x04 */ + __IO uint32_t CHEP2R; /*!< USB Channel/Endpoint 2 register, Address offset: 0x08 */ + __IO uint32_t CHEP3R; /*!< USB Channel/Endpoint 3 register, Address offset: 0x0C */ + __IO uint32_t CHEP4R; /*!< USB Channel/Endpoint 4 register, Address offset: 0x10 */ + __IO uint32_t CHEP5R; /*!< USB Channel/Endpoint 5 register, Address offset: 0x14 */ + __IO uint32_t CHEP6R; /*!< USB Channel/Endpoint 6 register, Address offset: 0x18 */ + __IO uint32_t CHEP7R; /*!< USB Channel/Endpoint 7 register, Address offset: 0x1C */ + __IO uint32_t RESERVED0[8]; /*!< Reserved, */ + __IO uint32_t CNTR; /*!< Control register, Address offset: 0x40 */ + __IO uint32_t ISTR; /*!< Interrupt status register, Address offset: 0x44 */ + __IO uint32_t FNR; /*!< Frame number register, Address offset: 0x48 */ + __IO uint32_t DADDR; /*!< Device address register, Address offset: 0x4C */ + __IO uint32_t RESERVED1; /*!< Reserved */ + __IO uint32_t LPMCSR; /*!< LPM Control and Status register, Address offset: 0x54 */ + __IO uint32_t BCDR; /*!< Battery Charging detector register, Address offset: 0x58 */ +} USB_DRD_TypeDef; + +/** + * @brief Universal Serial Bus PacketMemoryArea Buffer Descriptor Table + */ +typedef struct +{ + __IO uint32_t TXBD; /*! */ +#define RTC_ICSR_ALRBWF_Pos (1U) +#define RTC_ICSR_ALRBWF_Msk (0x1UL << RTC_ICSR_ALRBWF_Pos) /*!< 0x00000002 */ +#define RTC_ICSR_ALRBWF RTC_ICSR_ALRBWF_Msk +#define RTC_ICSR_ALRAWF_Pos (0U) +#define RTC_ICSR_ALRAWF_Msk (0x1UL << RTC_ICSR_ALRAWF_Pos) /*!< 0x00000001 */ +#define RTC_ICSR_ALRAWF RTC_ICSR_ALRAWF_Msk + +/******************** Bits definition for RTC_PRER register *****************/ +#define RTC_PRER_PREDIV_A_Pos (16U) +#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */ +#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk +#define RTC_PRER_PREDIV_S_Pos (0U) +#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */ +#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk + +/******************** Bits definition for RTC_WUTR register *****************/ +#define RTC_WUTR_WUT_Pos (0U) +#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */ +#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk /*!< Wakeup auto-reload value bits > */ + +/******************** Bits definition for RTC_CR register *******************/ +#define RTC_CR_OUT2EN_Pos (31U) +#define RTC_CR_OUT2EN_Msk (0x1UL << RTC_CR_OUT2EN_Pos) /*!< 0x80000000 */ +#define RTC_CR_OUT2EN RTC_CR_OUT2EN_Msk /*!< RTC_OUT2 output enable */ +#define RTC_CR_TAMPALRM_TYPE_Pos (30U) +#define RTC_CR_TAMPALRM_TYPE_Msk (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos) /*!< 0x40000000 */ +#define RTC_CR_TAMPALRM_TYPE RTC_CR_TAMPALRM_TYPE_Msk /*!< TAMPALARM output type */ +#define RTC_CR_TAMPALRM_PU_Pos (29U) +#define RTC_CR_TAMPALRM_PU_Msk (0x1UL << RTC_CR_TAMPALRM_PU_Pos) /*!< 0x20000000 */ +#define RTC_CR_TAMPALRM_PU RTC_CR_TAMPALRM_PU_Msk /*!< TAMPALARM output pull-up config */ +#define RTC_CR_TAMPOE_Pos (26U) +#define RTC_CR_TAMPOE_Msk (0x1UL << RTC_CR_TAMPOE_Pos) /*!< 0x04000000 */ +#define RTC_CR_TAMPOE RTC_CR_TAMPOE_Msk /*!< Tamper detection output enable on TAMPALARM */ +#define RTC_CR_TAMPTS_Pos (25U) +#define RTC_CR_TAMPTS_Msk (0x1UL << RTC_CR_TAMPTS_Pos) /*!< 0x02000000 */ +#define RTC_CR_TAMPTS RTC_CR_TAMPTS_Msk /*!< Activate timestamp on tamper detection event */ +#define RTC_CR_ITSE_Pos (24U) +#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos) /*!< 0x01000000 */ +#define RTC_CR_ITSE RTC_CR_ITSE_Msk /*!< Timestamp on internal event enable */ +#define RTC_CR_COE_Pos (23U) +#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */ +#define RTC_CR_COE RTC_CR_COE_Msk +#define RTC_CR_OSEL_Pos (21U) +#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */ +#define RTC_CR_OSEL RTC_CR_OSEL_Msk +#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */ +#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */ +#define RTC_CR_POL_Pos (20U) +#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */ +#define RTC_CR_POL RTC_CR_POL_Msk +#define RTC_CR_COSEL_Pos (19U) +#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */ +#define RTC_CR_COSEL RTC_CR_COSEL_Msk +#define RTC_CR_BKP_Pos (18U) +#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */ +#define RTC_CR_BKP RTC_CR_BKP_Msk +#define RTC_CR_SUB1H_Pos (17U) +#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */ +#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk +#define RTC_CR_ADD1H_Pos (16U) +#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */ +#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk +#define RTC_CR_TSIE_Pos (15U) +#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */ +#define RTC_CR_TSIE RTC_CR_TSIE_Msk /*!< Timestamp interrupt enable > */ +#define RTC_CR_WUTIE_Pos (14U) +#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */ +#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk /*!< Wakeup timer interrupt enable > */ +#define RTC_CR_ALRBIE_Pos (13U) +#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */ +#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk +#define RTC_CR_ALRAIE_Pos (12U) +#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */ +#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk +#define RTC_CR_TSE_Pos (11U) +#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */ +#define RTC_CR_TSE RTC_CR_TSE_Msk /*!< timestamp enable > */ +#define RTC_CR_WUTE_Pos (10U) +#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */ +#define RTC_CR_WUTE RTC_CR_WUTE_Msk /*!< Wakeup timer enable > */ +#define RTC_CR_ALRBE_Pos (9U) +#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */ +#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk +#define RTC_CR_ALRAE_Pos (8U) +#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */ +#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk +#define RTC_CR_FMT_Pos (6U) +#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */ +#define RTC_CR_FMT RTC_CR_FMT_Msk +#define RTC_CR_BYPSHAD_Pos (5U) +#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */ +#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk +#define RTC_CR_REFCKON_Pos (4U) +#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */ +#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk +#define RTC_CR_TSEDGE_Pos (3U) +#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */ +#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk /*!< Timestamp event active edge > */ +#define RTC_CR_WUCKSEL_Pos (0U) +#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */ +#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk /*!< Wakeup clock selection > */ +#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */ +#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */ +#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */ + +/******************** Bits definition for RTC_WPR register ******************/ +#define RTC_WPR_KEY_Pos (0U) +#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */ +#define RTC_WPR_KEY RTC_WPR_KEY_Msk + +/******************** Bits definition for RTC_CALR register *****************/ +#define RTC_CALR_CALP_Pos (15U) +#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */ +#define RTC_CALR_CALP RTC_CALR_CALP_Msk +#define RTC_CALR_CALW8_Pos (14U) +#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */ +#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk +#define RTC_CALR_CALW16_Pos (13U) +#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */ +#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk +#define RTC_CALR_CALM_Pos (0U) +#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */ +#define RTC_CALR_CALM RTC_CALR_CALM_Msk +#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */ +#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */ +#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */ +#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */ +#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */ +#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */ +#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */ +#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */ +#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */ + +/******************** Bits definition for RTC_SHIFTR register ***************/ +#define RTC_SHIFTR_SUBFS_Pos (0U) +#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */ +#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk +#define RTC_SHIFTR_ADD1S_Pos (31U) +#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */ +#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk + +/******************** Bits definition for RTC_TSTR register *****************/ +#define RTC_TSTR_PM_Pos (22U) +#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */ +#define RTC_TSTR_PM RTC_TSTR_PM_Msk /*!< AM-PM notation > */ +#define RTC_TSTR_HT_Pos (20U) +#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */ +#define RTC_TSTR_HT RTC_TSTR_HT_Msk +#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */ +#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */ +#define RTC_TSTR_HU_Pos (16U) +#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_TSTR_HU RTC_TSTR_HU_Msk +#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */ +#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */ +#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */ +#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */ +#define RTC_TSTR_MNT_Pos (12U) +#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk +#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_TSTR_MNU_Pos (8U) +#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk +#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_TSTR_ST_Pos (4U) +#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */ +#define RTC_TSTR_ST RTC_TSTR_ST_Msk +#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */ +#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */ +#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */ +#define RTC_TSTR_SU_Pos (0U) +#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */ +#define RTC_TSTR_SU RTC_TSTR_SU_Msk +#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */ +#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */ +#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */ +#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSDR register *****************/ +#define RTC_TSDR_WDU_Pos (13U) +#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */ +#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk /*!< Week day units > */ +#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */ +#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */ +#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */ +#define RTC_TSDR_MT_Pos (12U) +#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */ +#define RTC_TSDR_MT RTC_TSDR_MT_Msk +#define RTC_TSDR_MU_Pos (8U) +#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */ +#define RTC_TSDR_MU RTC_TSDR_MU_Msk +#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */ +#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */ +#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */ +#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */ +#define RTC_TSDR_DT_Pos (4U) +#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */ +#define RTC_TSDR_DT RTC_TSDR_DT_Msk +#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */ +#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */ +#define RTC_TSDR_DU_Pos (0U) +#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */ +#define RTC_TSDR_DU RTC_TSDR_DU_Msk +#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */ +#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */ +#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */ +#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSSSR register ****************/ +#define RTC_TSSSR_SS_Pos (0U) +#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */ +#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk /*!< Sub second value > */ + +/******************** Bits definition for RTC_ALRMAR register ***************/ +#define RTC_ALRMAR_MSK4_Pos (31U) +#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk +#define RTC_ALRMAR_WDSEL_Pos (30U) +#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk +#define RTC_ALRMAR_DT_Pos (28U) +#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk +#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMAR_DU_Pos (24U) +#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk +#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMAR_MSK3_Pos (23U) +#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk +#define RTC_ALRMAR_PM_Pos (22U) +#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk +#define RTC_ALRMAR_HT_Pos (20U) +#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk +#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMAR_HU_Pos (16U) +#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk +#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMAR_MSK2_Pos (15U) +#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk +#define RTC_ALRMAR_MNT_Pos (12U) +#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk +#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMAR_MNU_Pos (8U) +#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk +#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMAR_MSK1_Pos (7U) +#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk +#define RTC_ALRMAR_ST_Pos (4U) +#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk +#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMAR_SU_Pos (0U) +#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk +#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMASSR_MASKSS_Pos (24U) +#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk +#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMASSR_SS_Pos (0U) +#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk + +/******************** Bits definition for RTC_ALRMBR register ***************/ +#define RTC_ALRMBR_MSK4_Pos (31U) +#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk +#define RTC_ALRMBR_WDSEL_Pos (30U) +#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk +#define RTC_ALRMBR_DT_Pos (28U) +#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk +#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMBR_DU_Pos (24U) +#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk +#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBR_MSK3_Pos (23U) +#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk +#define RTC_ALRMBR_PM_Pos (22U) +#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk +#define RTC_ALRMBR_HT_Pos (20U) +#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk +#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMBR_HU_Pos (16U) +#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk +#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMBR_MSK2_Pos (15U) +#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk +#define RTC_ALRMBR_MNT_Pos (12U) +#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk +#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMBR_MNU_Pos (8U) +#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk +#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMBR_MSK1_Pos (7U) +#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk +#define RTC_ALRMBR_ST_Pos (4U) +#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk +#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMBR_SU_Pos (0U) +#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk +#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMBSSR_MASKSS_Pos (24U) +#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk +#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBSSR_SS_Pos (0U) +#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk + +/******************** Bits definition for RTC_SR register *******************/ +#define RTC_SR_ITSF_Pos (5U) +#define RTC_SR_ITSF_Msk (0x1UL << RTC_SR_ITSF_Pos) /*!< 0x00000020 */ +#define RTC_SR_ITSF RTC_SR_ITSF_Msk +#define RTC_SR_TSOVF_Pos (4U) +#define RTC_SR_TSOVF_Msk (0x1UL << RTC_SR_TSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SR_TSOVF RTC_SR_TSOVF_Msk /*!< Timestamp overflow flag > */ +#define RTC_SR_TSF_Pos (3U) +#define RTC_SR_TSF_Msk (0x1UL << RTC_SR_TSF_Pos) /*!< 0x00000008 */ +#define RTC_SR_TSF RTC_SR_TSF_Msk /*!< Timestamp flag > */ +#define RTC_SR_WUTF_Pos (2U) +#define RTC_SR_WUTF_Msk (0x1UL << RTC_SR_WUTF_Pos) /*!< 0x00000004 */ +#define RTC_SR_WUTF RTC_SR_WUTF_Msk /*!< Wakeup timer flag > */ +#define RTC_SR_ALRBF_Pos (1U) +#define RTC_SR_ALRBF_Msk (0x1UL << RTC_SR_ALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SR_ALRBF RTC_SR_ALRBF_Msk +#define RTC_SR_ALRAF_Pos (0U) +#define RTC_SR_ALRAF_Msk (0x1UL << RTC_SR_ALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SR_ALRAF RTC_SR_ALRAF_Msk + +/******************** Bits definition for RTC_MISR register *****************/ +#define RTC_MISR_ITSMF_Pos (5U) +#define RTC_MISR_ITSMF_Msk (0x1UL << RTC_MISR_ITSMF_Pos) /*!< 0x00000020 */ +#define RTC_MISR_ITSMF RTC_MISR_ITSMF_Msk +#define RTC_MISR_TSOVMF_Pos (4U) +#define RTC_MISR_TSOVMF_Msk (0x1UL << RTC_MISR_TSOVMF_Pos) /*!< 0x00000010 */ +#define RTC_MISR_TSOVMF RTC_MISR_TSOVMF_Msk /*!< Timestamp overflow masked flag > */ +#define RTC_MISR_TSMF_Pos (3U) +#define RTC_MISR_TSMF_Msk (0x1UL << RTC_MISR_TSMF_Pos) /*!< 0x00000008 */ +#define RTC_MISR_TSMF RTC_MISR_TSMF_Msk /*!< Timestamp masked flag > */ +#define RTC_MISR_WUTMF_Pos (2U) +#define RTC_MISR_WUTMF_Msk (0x1UL << RTC_MISR_WUTMF_Pos) /*!< 0x00000004 */ +#define RTC_MISR_WUTMF RTC_MISR_WUTMF_Msk /*!< Wakeup timer masked flag > */ +#define RTC_MISR_ALRBMF_Pos (1U) +#define RTC_MISR_ALRBMF_Msk (0x1UL << RTC_MISR_ALRBMF_Pos) /*!< 0x00000002 */ +#define RTC_MISR_ALRBMF RTC_MISR_ALRBMF_Msk +#define RTC_MISR_ALRAMF_Pos (0U) +#define RTC_MISR_ALRAMF_Msk (0x1UL << RTC_MISR_ALRAMF_Pos) /*!< 0x00000001 */ +#define RTC_MISR_ALRAMF RTC_MISR_ALRAMF_Msk + +/******************** Bits definition for RTC_SCR register ******************/ +#define RTC_SCR_CITSF_Pos (5U) +#define RTC_SCR_CITSF_Msk (0x1UL << RTC_SCR_CITSF_Pos) /*!< 0x00000020 */ +#define RTC_SCR_CITSF RTC_SCR_CITSF_Msk +#define RTC_SCR_CTSOVF_Pos (4U) +#define RTC_SCR_CTSOVF_Msk (0x1UL << RTC_SCR_CTSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SCR_CTSOVF RTC_SCR_CTSOVF_Msk /*!< Clear timestamp overflow flag > */ +#define RTC_SCR_CTSF_Pos (3U) +#define RTC_SCR_CTSF_Msk (0x1UL << RTC_SCR_CTSF_Pos) /*!< 0x00000008 */ +#define RTC_SCR_CTSF RTC_SCR_CTSF_Msk /*!< Clear timestamp flag > */ +#define RTC_SCR_CWUTF_Pos (2U) +#define RTC_SCR_CWUTF_Msk (0x1UL << RTC_SCR_CWUTF_Pos) /*!< 0x00000004 */ +#define RTC_SCR_CWUTF RTC_SCR_CWUTF_Msk /*!< Clear wakeup timer flag > */ +#define RTC_SCR_CALRBF_Pos (1U) +#define RTC_SCR_CALRBF_Msk (0x1UL << RTC_SCR_CALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SCR_CALRBF RTC_SCR_CALRBF_Msk +#define RTC_SCR_CALRAF_Pos (0U) +#define RTC_SCR_CALRAF_Msk (0x1UL << RTC_SCR_CALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SCR_CALRAF RTC_SCR_CALRAF_Msk + +/******************************************************************************/ +/* */ +/* Tamper and backup register (TAMP) */ +/* */ +/******************************************************************************/ +/******************** Bits definition for TAMP_CR1 register *****************/ +#define TAMP_CR1_TAMP1E_Pos (0U) +#define TAMP_CR1_TAMP1E_Msk (0x1UL << TAMP_CR1_TAMP1E_Pos) /*!< 0x00000001 */ +#define TAMP_CR1_TAMP1E TAMP_CR1_TAMP1E_Msk +#define TAMP_CR1_TAMP2E_Pos (1U) +#define TAMP_CR1_TAMP2E_Msk (0x1UL << TAMP_CR1_TAMP2E_Pos) /*!< 0x00000002 */ +#define TAMP_CR1_TAMP2E TAMP_CR1_TAMP2E_Msk +#define TAMP_CR1_TAMP3E_Pos (2U) +#define TAMP_CR1_TAMP3E_Msk (0x1UL << TAMP_CR1_TAMP3E_Pos) /*!< 0x00000004 */ +#define TAMP_CR1_TAMP3E TAMP_CR1_TAMP3E_Msk +#define TAMP_CR1_ITAMP3E_Pos (18U) +#define TAMP_CR1_ITAMP3E_Msk (0x1UL << TAMP_CR1_ITAMP3E_Pos) /*!< 0x00040000 */ +#define TAMP_CR1_ITAMP3E TAMP_CR1_ITAMP3E_Msk +#define TAMP_CR1_ITAMP4E_Pos (19U) +#define TAMP_CR1_ITAMP4E_Msk (0x1UL << TAMP_CR1_ITAMP4E_Pos) /*!< 0x00080000 */ +#define TAMP_CR1_ITAMP4E TAMP_CR1_ITAMP4E_Msk +#define TAMP_CR1_ITAMP5E_Pos (20U) +#define TAMP_CR1_ITAMP5E_Msk (0x1UL << TAMP_CR1_ITAMP5E_Pos) /*!< 0x00100000 */ +#define TAMP_CR1_ITAMP5E TAMP_CR1_ITAMP5E_Msk +#define TAMP_CR1_ITAMP6E_Pos (21U) +#define TAMP_CR1_ITAMP6E_Msk (0x1UL << TAMP_CR1_ITAMP6E_Pos) /*!< 0x00200000 */ +#define TAMP_CR1_ITAMP6E TAMP_CR1_ITAMP6E_Msk + +/******************** Bits definition for TAMP_CR2 register *****************/ +#define TAMP_CR2_TAMP1NOERASE_Pos (0U) +#define TAMP_CR2_TAMP1NOERASE_Msk (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos) /*!< 0x00000001 */ +#define TAMP_CR2_TAMP1NOERASE TAMP_CR2_TAMP1NOERASE_Msk +#define TAMP_CR2_TAMP2NOERASE_Pos (1U) +#define TAMP_CR2_TAMP2NOERASE_Msk (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos) /*!< 0x00000002 */ +#define TAMP_CR2_TAMP2NOERASE TAMP_CR2_TAMP2NOERASE_Msk +#define TAMP_CR2_TAMP3NOERASE_Pos (2U) +#define TAMP_CR2_TAMP3NOERASE_Msk (0x1UL << TAMP_CR2_TAMP3NOERASE_Pos) /*!< 0x00000004 */ +#define TAMP_CR2_TAMP3NOERASE TAMP_CR2_TAMP3NOERASE_Msk +#define TAMP_CR2_TAMP1MSK_Pos (16U) +#define TAMP_CR2_TAMP1MSK_Msk (0x1UL << TAMP_CR2_TAMP1MSK_Pos) /*!< 0x00010000 */ +#define TAMP_CR2_TAMP1MSK TAMP_CR2_TAMP1MSK_Msk +#define TAMP_CR2_TAMP2MSK_Pos (17U) +#define TAMP_CR2_TAMP2MSK_Msk (0x1UL << TAMP_CR2_TAMP2MSK_Pos) /*!< 0x00020000 */ +#define TAMP_CR2_TAMP2MSK TAMP_CR2_TAMP2MSK_Msk +#define TAMP_CR2_TAMP3MSK_Pos (18U) +#define TAMP_CR2_TAMP3MSK_Msk (0x1UL << TAMP_CR2_TAMP3MSK_Pos) /*!< 0x00040000 */ +#define TAMP_CR2_TAMP3MSK TAMP_CR2_TAMP3MSK_Msk +#define TAMP_CR2_TAMP1TRG_Pos (24U) +#define TAMP_CR2_TAMP1TRG_Msk (0x1UL << TAMP_CR2_TAMP1TRG_Pos) /*!< 0x01000000 */ +#define TAMP_CR2_TAMP1TRG TAMP_CR2_TAMP1TRG_Msk +#define TAMP_CR2_TAMP2TRG_Pos (25U) +#define TAMP_CR2_TAMP2TRG_Msk (0x1UL << TAMP_CR2_TAMP2TRG_Pos) /*!< 0x02000000 */ +#define TAMP_CR2_TAMP2TRG TAMP_CR2_TAMP2TRG_Msk +#define TAMP_CR2_TAMP3TRG_Pos (26U) +#define TAMP_CR2_TAMP3TRG_Msk (0x1UL << TAMP_CR2_TAMP3TRG_Pos) /*!< 0x04000000 */ +#define TAMP_CR2_TAMP3TRG TAMP_CR2_TAMP3TRG_Msk + +/******************** Bits definition for TAMP_FLTCR register ***************/ +#define TAMP_FLTCR_TAMPFREQ_0 0x00000001U +#define TAMP_FLTCR_TAMPFREQ_1 0x00000002U +#define TAMP_FLTCR_TAMPFREQ_2 0x00000004U +#define TAMP_FLTCR_TAMPFREQ_Pos (0U) +#define TAMP_FLTCR_TAMPFREQ_Msk (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos) /*!< 0x00000007 */ +#define TAMP_FLTCR_TAMPFREQ TAMP_FLTCR_TAMPFREQ_Msk +#define TAMP_FLTCR_TAMPFLT_0 0x00000008U +#define TAMP_FLTCR_TAMPFLT_1 0x00000010U +#define TAMP_FLTCR_TAMPFLT_Pos (3U) +#define TAMP_FLTCR_TAMPFLT_Msk (0x3UL << TAMP_FLTCR_TAMPFLT_Pos) /*!< 0x00000018 */ +#define TAMP_FLTCR_TAMPFLT TAMP_FLTCR_TAMPFLT_Msk +#define TAMP_FLTCR_TAMPPRCH_0 0x00000020U +#define TAMP_FLTCR_TAMPPRCH_1 0x00000040U +#define TAMP_FLTCR_TAMPPRCH_Pos (5U) +#define TAMP_FLTCR_TAMPPRCH_Msk (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos) /*!< 0x00000060 */ +#define TAMP_FLTCR_TAMPPRCH TAMP_FLTCR_TAMPPRCH_Msk +#define TAMP_FLTCR_TAMPPUDIS_Pos (7U) +#define TAMP_FLTCR_TAMPPUDIS_Msk (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos) /*!< 0x00000080 */ +#define TAMP_FLTCR_TAMPPUDIS TAMP_FLTCR_TAMPPUDIS_Msk + +/******************** Bits definition for TAMP_IER register *****************/ +#define TAMP_IER_TAMP1IE_Pos (0U) +#define TAMP_IER_TAMP1IE_Msk (0x1UL << TAMP_IER_TAMP1IE_Pos) /*!< 0x00000001 */ +#define TAMP_IER_TAMP1IE TAMP_IER_TAMP1IE_Msk +#define TAMP_IER_TAMP2IE_Pos (1U) +#define TAMP_IER_TAMP2IE_Msk (0x1UL << TAMP_IER_TAMP2IE_Pos) /*!< 0x00000002 */ +#define TAMP_IER_TAMP2IE TAMP_IER_TAMP2IE_Msk +#define TAMP_IER_TAMP3IE_Pos (2U) +#define TAMP_IER_TAMP3IE_Msk (0x1UL << TAMP_IER_TAMP3IE_Pos) /*!< 0x00000004 */ +#define TAMP_IER_TAMP3IE TAMP_IER_TAMP3IE_Msk +#define TAMP_IER_ITAMP3IE_Pos (18U) +#define TAMP_IER_ITAMP3IE_Msk (0x1UL << TAMP_IER_ITAMP3IE_Pos) /*!< 0x00040000 */ +#define TAMP_IER_ITAMP3IE TAMP_IER_ITAMP3IE_Msk +#define TAMP_IER_ITAMP4IE_Pos (19U) +#define TAMP_IER_ITAMP4IE_Msk (0x1UL << TAMP_IER_ITAMP4IE_Pos) /*!< 0x00080000 */ +#define TAMP_IER_ITAMP4IE TAMP_IER_ITAMP4IE_Msk +#define TAMP_IER_ITAMP5IE_Pos (20U) +#define TAMP_IER_ITAMP5IE_Msk (0x1UL << TAMP_IER_ITAMP5IE_Pos) /*!< 0x00100000 */ +#define TAMP_IER_ITAMP5IE TAMP_IER_ITAMP5IE_Msk +#define TAMP_IER_ITAMP6IE_Pos (21U) +#define TAMP_IER_ITAMP6IE_Msk (0x1UL << TAMP_IER_ITAMP6IE_Pos) /*!< 0x00200000 */ +#define TAMP_IER_ITAMP6IE TAMP_IER_ITAMP6IE_Msk + +/******************** Bits definition for TAMP_SR register ******************/ +#define TAMP_SR_TAMP1F_Pos (0U) +#define TAMP_SR_TAMP1F_Msk (0x1UL << TAMP_SR_TAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SR_TAMP1F TAMP_SR_TAMP1F_Msk +#define TAMP_SR_TAMP2F_Pos (1U) +#define TAMP_SR_TAMP2F_Msk (0x1UL << TAMP_SR_TAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SR_TAMP2F TAMP_SR_TAMP2F_Msk +#define TAMP_SR_TAMP3F_Pos (2U) +#define TAMP_SR_TAMP3F_Msk (0x1UL << TAMP_SR_TAMP3F_Pos) /*!< 0x00000004 */ +#define TAMP_SR_TAMP3F TAMP_SR_TAMP3F_Msk +#define TAMP_SR_ITAMP3F_Pos (18U) +#define TAMP_SR_ITAMP3F_Msk (0x1UL << TAMP_SR_ITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SR_ITAMP3F TAMP_SR_ITAMP3F_Msk +#define TAMP_SR_ITAMP4F_Pos (19U) +#define TAMP_SR_ITAMP4F_Msk (0x1UL << TAMP_SR_ITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SR_ITAMP4F TAMP_SR_ITAMP4F_Msk +#define TAMP_SR_ITAMP5F_Pos (20U) +#define TAMP_SR_ITAMP5F_Msk (0x1UL << TAMP_SR_ITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SR_ITAMP5F TAMP_SR_ITAMP5F_Msk +#define TAMP_SR_ITAMP6F_Pos (21U) +#define TAMP_SR_ITAMP6F_Msk (0x1UL << TAMP_SR_ITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SR_ITAMP6F TAMP_SR_ITAMP6F_Msk + +/******************** Bits definition for TAMP_MISR register ****************/ +#define TAMP_MISR_TAMP1MF_Pos (0U) +#define TAMP_MISR_TAMP1MF_Msk (0x1UL << TAMP_MISR_TAMP1MF_Pos) /*!< 0x00000001 */ +#define TAMP_MISR_TAMP1MF TAMP_MISR_TAMP1MF_Msk +#define TAMP_MISR_TAMP2MF_Pos (1U) +#define TAMP_MISR_TAMP2MF_Msk (0x1UL << TAMP_MISR_TAMP2MF_Pos) /*!< 0x00000002 */ +#define TAMP_MISR_TAMP2MF TAMP_MISR_TAMP2MF_Msk +#define TAMP_MISR_TAMP3MF_Pos (2U) +#define TAMP_MISR_TAMP3MF_Msk (0x1UL << TAMP_MISR_TAMP3MF_Pos) /*!< 0x00000004 */ +#define TAMP_MISR_TAMP3MF TAMP_MISR_TAMP3MF_Msk +#define TAMP_MISR_ITAMP3MF_Pos (18U) +#define TAMP_MISR_ITAMP3MF_Msk (0x1UL << TAMP_MISR_ITAMP3MF_Pos) /*!< 0x00040000 */ +#define TAMP_MISR_ITAMP3MF TAMP_MISR_ITAMP3MF_Msk +#define TAMP_MISR_ITAMP4MF_Pos (19U) +#define TAMP_MISR_ITAMP4MF_Msk (0x1UL << TAMP_MISR_ITAMP4MF_Pos) /*!< 0x00080000 */ +#define TAMP_MISR_ITAMP4MF TAMP_MISR_ITAMP4MF_Msk +#define TAMP_MISR_ITAMP5MF_Pos (20U) +#define TAMP_MISR_ITAMP5MF_Msk (0x1UL << TAMP_MISR_ITAMP5MF_Pos) /*!< 0x00100000 */ +#define TAMP_MISR_ITAMP5MF TAMP_MISR_ITAMP5MF_Msk +#define TAMP_MISR_ITAMP6MF_Pos (21U) +#define TAMP_MISR_ITAMP6MF_Msk (0x1UL << TAMP_MISR_ITAMP6MF_Pos) /*!< 0x00200000 */ +#define TAMP_MISR_ITAMP6MF TAMP_MISR_ITAMP6MF_Msk + +/******************** Bits definition for TAMP_SCR register *****************/ +#define TAMP_SCR_CTAMP1F_Pos (0U) +#define TAMP_SCR_CTAMP1F_Msk (0x1UL << TAMP_SCR_CTAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SCR_CTAMP1F TAMP_SCR_CTAMP1F_Msk +#define TAMP_SCR_CTAMP2F_Pos (1U) +#define TAMP_SCR_CTAMP2F_Msk (0x1UL << TAMP_SCR_CTAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SCR_CTAMP2F TAMP_SCR_CTAMP2F_Msk +#define TAMP_SCR_CTAMP3F_Pos (2U) +#define TAMP_SCR_CTAMP3F_Msk (0x1UL << TAMP_SCR_CTAMP3F_Pos) /*!< 0x00000004 */ +#define TAMP_SCR_CTAMP3F TAMP_SCR_CTAMP3F_Msk +#define TAMP_SCR_CITAMP3F_Pos (18U) +#define TAMP_SCR_CITAMP3F_Msk (0x1UL << TAMP_SCR_CITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SCR_CITAMP3F TAMP_SCR_CITAMP3F_Msk +#define TAMP_SCR_CITAMP4F_Pos (19U) +#define TAMP_SCR_CITAMP4F_Msk (0x1UL << TAMP_SCR_CITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SCR_CITAMP4F TAMP_SCR_CITAMP4F_Msk +#define TAMP_SCR_CITAMP5F_Pos (20U) +#define TAMP_SCR_CITAMP5F_Msk (0x1UL << TAMP_SCR_CITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SCR_CITAMP5F TAMP_SCR_CITAMP5F_Msk +#define TAMP_SCR_CITAMP6F_Pos (21U) +#define TAMP_SCR_CITAMP6F_Msk (0x1UL << TAMP_SCR_CITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SCR_CITAMP6F TAMP_SCR_CITAMP6F_Msk + +/******************** Bits definition for TAMP_BKP0R register ***************/ +#define TAMP_BKP0R_Pos (0U) +#define TAMP_BKP0R_Msk (0xFFFFFFFFUL << TAMP_BKP0R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP0R TAMP_BKP0R_Msk + +/******************** Bits definition for TAMP_BKP1R register ***************/ +#define TAMP_BKP1R_Pos (0U) +#define TAMP_BKP1R_Msk (0xFFFFFFFFUL << TAMP_BKP1R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP1R TAMP_BKP1R_Msk + +/******************** Bits definition for TAMP_BKP2R register ***************/ +#define TAMP_BKP2R_Pos (0U) +#define TAMP_BKP2R_Msk (0xFFFFFFFFUL << TAMP_BKP2R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP2R TAMP_BKP2R_Msk + +/******************** Bits definition for TAMP_BKP3R register ***************/ +#define TAMP_BKP3R_Pos (0U) +#define TAMP_BKP3R_Msk (0xFFFFFFFFUL << TAMP_BKP3R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP3R TAMP_BKP3R_Msk + +/******************** Bits definition for TAMP_BKP4R register ***************/ +#define TAMP_BKP4R_Pos (0U) +#define TAMP_BKP4R_Msk (0xFFFFFFFFUL << TAMP_BKP4R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP4R TAMP_BKP4R_Msk + +/******************************************************************************/ +/* */ +/* Serial Peripheral Interface (SPI) */ +/* */ +/******************************************************************************/ +/* + * @brief Specific device feature definitions (not present on all devices in the STM32G0 series) + */ +#define SPI_I2S_SUPPORT /*!< I2S support */ + +/******************* Bit definition for SPI_CR1 register ********************/ +#define SPI_CR1_CPHA_Pos (0U) +#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */ +#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*! exti[21] interrupt */ +#define SYSCFG_ITLINE2_SR_RTC_Pos (1U) +#define SYSCFG_ITLINE2_SR_RTC_Msk (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE2_SR_RTC SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos (0U) +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC SYSCFG_ITLINE3_SR_FLASH_ECC_Msk /*!< Flash ITF ECC interrupt */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos (1U) +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF SYSCFG_ITLINE3_SR_FLASH_ITF_Msk /*!< FLASH ITF interrupt */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos (0U) +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL SYSCFG_ITLINE4_SR_CLK_CTRL_Msk /*!< RCC interrupt */ +#define SYSCFG_ITLINE5_SR_EXTI0_Pos (0U) +#define SYSCFG_ITLINE5_SR_EXTI0_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE5_SR_EXTI0 SYSCFG_ITLINE5_SR_EXTI0_Msk /*!< External Interrupt 0 */ +#define SYSCFG_ITLINE5_SR_EXTI1_Pos (1U) +#define SYSCFG_ITLINE5_SR_EXTI1_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE5_SR_EXTI1 SYSCFG_ITLINE5_SR_EXTI1_Msk /*!< External Interrupt 1 */ +#define SYSCFG_ITLINE6_SR_EXTI2_Pos (0U) +#define SYSCFG_ITLINE6_SR_EXTI2_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE6_SR_EXTI2 SYSCFG_ITLINE6_SR_EXTI2_Msk /*!< External Interrupt 2 */ +#define SYSCFG_ITLINE6_SR_EXTI3_Pos (1U) +#define SYSCFG_ITLINE6_SR_EXTI3_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE6_SR_EXTI3 SYSCFG_ITLINE6_SR_EXTI3_Msk /*!< External Interrupt 3 */ +#define SYSCFG_ITLINE7_SR_EXTI4_Pos (0U) +#define SYSCFG_ITLINE7_SR_EXTI4_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE7_SR_EXTI4 SYSCFG_ITLINE7_SR_EXTI4_Msk /*!< External Interrupt 4 */ +#define SYSCFG_ITLINE7_SR_EXTI5_Pos (1U) +#define SYSCFG_ITLINE7_SR_EXTI5_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE7_SR_EXTI5 SYSCFG_ITLINE7_SR_EXTI5_Msk /*!< External Interrupt 5 */ +#define SYSCFG_ITLINE7_SR_EXTI6_Pos (2U) +#define SYSCFG_ITLINE7_SR_EXTI6_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE7_SR_EXTI6 SYSCFG_ITLINE7_SR_EXTI6_Msk /*!< External Interrupt 6 */ +#define SYSCFG_ITLINE7_SR_EXTI7_Pos (3U) +#define SYSCFG_ITLINE7_SR_EXTI7_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE7_SR_EXTI7 SYSCFG_ITLINE7_SR_EXTI7_Msk /*!< External Interrupt 7 */ +#define SYSCFG_ITLINE7_SR_EXTI8_Pos (4U) +#define SYSCFG_ITLINE7_SR_EXTI8_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE7_SR_EXTI8 SYSCFG_ITLINE7_SR_EXTI8_Msk /*!< External Interrupt 8 */ +#define SYSCFG_ITLINE7_SR_EXTI9_Pos (5U) +#define SYSCFG_ITLINE7_SR_EXTI9_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */ +#define SYSCFG_ITLINE7_SR_EXTI9 SYSCFG_ITLINE7_SR_EXTI9_Msk /*!< External Interrupt 9 */ +#define SYSCFG_ITLINE7_SR_EXTI10_Pos (6U) +#define SYSCFG_ITLINE7_SR_EXTI10_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */ +#define SYSCFG_ITLINE7_SR_EXTI10 SYSCFG_ITLINE7_SR_EXTI10_Msk /*!< External Interrupt 10 */ +#define SYSCFG_ITLINE7_SR_EXTI11_Pos (7U) +#define SYSCFG_ITLINE7_SR_EXTI11_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */ +#define SYSCFG_ITLINE7_SR_EXTI11 SYSCFG_ITLINE7_SR_EXTI11_Msk /*!< External Interrupt 11 */ +#define SYSCFG_ITLINE7_SR_EXTI12_Pos (8U) +#define SYSCFG_ITLINE7_SR_EXTI12_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */ +#define SYSCFG_ITLINE7_SR_EXTI12 SYSCFG_ITLINE7_SR_EXTI12_Msk /*!< External Interrupt 12 */ +#define SYSCFG_ITLINE7_SR_EXTI13_Pos (9U) +#define SYSCFG_ITLINE7_SR_EXTI13_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */ +#define SYSCFG_ITLINE7_SR_EXTI13 SYSCFG_ITLINE7_SR_EXTI13_Msk /*!< External Interrupt 13 */ +#define SYSCFG_ITLINE7_SR_EXTI14_Pos (10U) +#define SYSCFG_ITLINE7_SR_EXTI14_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */ +#define SYSCFG_ITLINE7_SR_EXTI14 SYSCFG_ITLINE7_SR_EXTI14_Msk /*!< External Interrupt 14 */ +#define SYSCFG_ITLINE7_SR_EXTI15_Pos (11U) +#define SYSCFG_ITLINE7_SR_EXTI15_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */ +#define SYSCFG_ITLINE7_SR_EXTI15 SYSCFG_ITLINE7_SR_EXTI15_Msk /*!< External Interrupt 15 */ +#define SYSCFG_ITLINE8_SR_USB_Pos (2U) +#define SYSCFG_ITLINE8_SR_USB_Msk (0x1UL << SYSCFG_ITLINE8_SR_USB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE8_SR_USB SYSCFG_ITLINE8_SR_USB_Msk /*!< USB Interrupt */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos (0U) +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1 SYSCFG_ITLINE9_SR_DMA1_CH1_Msk /*!< DMA1 Channel 1 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos (0U) +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2 SYSCFG_ITLINE10_SR_DMA1_CH2_Msk /*!< DMA1 Channel 2 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos (1U) +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3 SYSCFG_ITLINE10_SR_DMA1_CH3_Msk /*!< DMA2 Channel 3 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos (0U) +#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE11_SR_DMAMUX1 SYSCFG_ITLINE11_SR_DMAMUX1_Msk /*!< DMAMUX Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4 SYSCFG_ITLINE11_SR_DMA1_CH4_Msk /*!< DMA1 Channel 4 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos (2U) +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5 SYSCFG_ITLINE11_SR_DMA1_CH5_Msk /*!< DMA1 Channel 5 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos (3U) +#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6 SYSCFG_ITLINE11_SR_DMA1_CH6_Msk /*!< DMA1 Channel 6 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos (4U) +#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7 SYSCFG_ITLINE11_SR_DMA1_CH7_Msk /*!< DMA1 Channel 7 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA2_CH1_Pos (5U) +#define SYSCFG_ITLINE11_SR_DMA2_CH1_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH1_Pos) /*!< 0x00000020 */ +#define SYSCFG_ITLINE11_SR_DMA2_CH1 SYSCFG_ITLINE11_SR_DMA2_CH1_Msk /*!< DMA2 Channel 1 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA2_CH2_Pos (6U) +#define SYSCFG_ITLINE11_SR_DMA2_CH2_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH2_Pos) /*!< 0x00000040 */ +#define SYSCFG_ITLINE11_SR_DMA2_CH2 SYSCFG_ITLINE11_SR_DMA2_CH2_Msk /*!< DMA2 Channel 2 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA2_CH3_Pos (7U) +#define SYSCFG_ITLINE11_SR_DMA2_CH3_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH3_Pos) /*!< 0x00000080 */ +#define SYSCFG_ITLINE11_SR_DMA2_CH3 SYSCFG_ITLINE11_SR_DMA2_CH3_Msk /*!< DMA2 Channel 3 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA2_CH4_Pos (8U) +#define SYSCFG_ITLINE11_SR_DMA2_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH4_Pos) /*!< 0x00000100 */ +#define SYSCFG_ITLINE11_SR_DMA2_CH4 SYSCFG_ITLINE11_SR_DMA2_CH4_Msk /*!< DMA2 Channel 4 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA2_CH5_Pos (9U) +#define SYSCFG_ITLINE11_SR_DMA2_CH5_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH5_Pos) /*!< 0x00000200 */ +#define SYSCFG_ITLINE11_SR_DMA2_CH5 SYSCFG_ITLINE11_SR_DMA2_CH5_Msk /*!< DMA2 Channel 5 Interrupt */ +#define SYSCFG_ITLINE12_SR_ADC_Pos (0U) +#define SYSCFG_ITLINE12_SR_ADC_Msk (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE12_SR_ADC SYSCFG_ITLINE12_SR_ADC_Msk /*!< ADC Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos (0U) +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU SYSCFG_ITLINE13_SR_TIM1_CCU_Msk /*!< TIM1 CCU Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos (1U) +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG SYSCFG_ITLINE13_SR_TIM1_TRG_Msk /*!< TIM1 TRG Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos (2U) +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD SYSCFG_ITLINE13_SR_TIM1_UPD_Msk /*!< TIM1 UPD Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos (3U) +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK SYSCFG_ITLINE13_SR_TIM1_BRK_Msk /*!< TIM1 BRK Interrupt */ +#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos (0U) +#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE14_SR_TIM1_CC SYSCFG_ITLINE14_SR_TIM1_CC_Msk /*!< TIM1 CC Interrupt */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos (0U) +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB SYSCFG_ITLINE16_SR_TIM3_GLB_Msk /*!< TIM3 GLB Interrupt */ +#define SYSCFG_ITLINE16_SR_TIM4_GLB_Pos (1U) +#define SYSCFG_ITLINE16_SR_TIM4_GLB_Msk (0x1UL << SYSCFG_ITLINE16_SR_TIM4_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE16_SR_TIM4_GLB SYSCFG_ITLINE16_SR_TIM4_GLB_Msk /*!< TIM4 GLB Interrupt */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos (0U) +#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk (0x1UL << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB SYSCFG_ITLINE17_SR_TIM6_GLB_Msk /*!< TIM6 GLB Interrupt */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos (0U) +#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk (0x1UL << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB SYSCFG_ITLINE18_SR_TIM7_GLB_Msk /*!< TIM7 GLB Interrupt */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos (0U) +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos (0U) +#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk (0x1UL << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /*!< TIM15 GLB Interrupt */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos (0U) +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos (0U) +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos (0U) +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB SYSCFG_ITLINE23_SR_I2C1_GLB_Msk /*!< I2C1 GLB Interrupt -> exti[23] */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos (0U) +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB SYSCFG_ITLINE24_SR_I2C2_GLB_Msk /*!< I2C2 GLB Interrupt -> exti[22]*/ +#define SYSCFG_ITLINE24_SR_I2C3_GLB_Pos (1U) +#define SYSCFG_ITLINE24_SR_I2C3_GLB_Msk (0x1UL << SYSCFG_ITLINE24_SR_I2C3_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE24_SR_I2C3_GLB SYSCFG_ITLINE24_SR_I2C3_GLB_Msk /*!< I2C3 GLB Interrupt -> exti[24]*/ +#define SYSCFG_ITLINE25_SR_SPI1_Pos (0U) +#define SYSCFG_ITLINE25_SR_SPI1_Msk (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE25_SR_SPI1 SYSCFG_ITLINE25_SR_SPI1_Msk /*!< SPI1 Interrupt */ +#define SYSCFG_ITLINE26_SR_SPI2_Pos (0U) +#define SYSCFG_ITLINE26_SR_SPI2_Msk (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE26_SR_SPI2 SYSCFG_ITLINE26_SR_SPI2_Msk /*!< SPI2 Interrupt */ +#define SYSCFG_ITLINE26_SR_SPI3_Pos (1U) +#define SYSCFG_ITLINE26_SR_SPI3_Msk (0x1UL << SYSCFG_ITLINE26_SR_SPI3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE26_SR_SPI3 SYSCFG_ITLINE26_SR_SPI3_Msk /*!< SPI3 Interrupt */ +#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos (0U) +#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE27_SR_USART1_GLB SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */ +#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos (0U) +#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE28_SR_USART2_GLB SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */ +#define SYSCFG_ITLINE29_SR_USART3_GLB_Pos (0U) +#define SYSCFG_ITLINE29_SR_USART3_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_USART3_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE29_SR_USART3_GLB SYSCFG_ITLINE29_SR_USART3_GLB_Msk /*!< USART3 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_USART4_GLB_Pos (1U) +#define SYSCFG_ITLINE29_SR_USART4_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_USART4_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE29_SR_USART4_GLB SYSCFG_ITLINE29_SR_USART4_GLB_Msk /*!< USART4 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_USART5_GLB_Pos (3U) +#define SYSCFG_ITLINE29_SR_USART5_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_USART5_GLB_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE29_SR_USART5_GLB SYSCFG_ITLINE29_SR_USART5_GLB_Msk /*!< USART5 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_USART6_GLB_Pos (4U) +#define SYSCFG_ITLINE29_SR_USART6_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_USART6_GLB_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE29_SR_USART6_GLB SYSCFG_ITLINE29_SR_USART6_GLB_Msk /*!< USART6 GLB Interrupt */ + +/******************************************************************************/ +/* */ +/* TIM */ +/* */ +/******************************************************************************/ +/******************* Bit definition for TIM_CR1 register ********************/ +#define TIM_CR1_CEN_Pos (0U) +#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */ +#define TIM_CR1_CEN TIM_CR1_CEN_Msk /*! + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ +typedef struct +{ + __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR1; /*!< ADC configuration register 1, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR; /*!< ADC sampling time register, Address offset: 0x14 */ + uint32_t RESERVED1; /*!< Reserved, 0x18 */ + uint32_t RESERVED2; /*!< Reserved, 0x1C */ + __IO uint32_t AWD1TR; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ + __IO uint32_t AWD2TR; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */ + __IO uint32_t CHSELR; /*!< ADC group regular sequencer register, Address offset: 0x28 */ + __IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x2C */ + uint32_t RESERVED3[4]; /*!< Reserved, 0x30 - 0x3C */ + __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ + uint32_t RESERVED4[23];/*!< Reserved, 0x44 - 0x9C */ + __IO uint32_t AWD2CR; /*!< ADC analog watchdog 2 configuration register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 configuration register, Address offset: 0xA4 */ + uint32_t RESERVED5[3]; /*!< Reserved, 0xA8 - 0xB0 */ + __IO uint32_t CALFACT; /*!< ADC Calibration factor register, Address offset: 0xB4 */ +} ADC_TypeDef; + +typedef struct +{ + __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ +} ADC_Common_TypeDef; + +/* Legacy registers naming */ +#define TR1 AWD1TR +#define TR2 AWD2TR +#define TR3 AWD3TR + +/** + * @brief FD Controller Area Network + */ + +typedef struct +{ + __IO uint32_t CREL; /*!< FDCAN Core Release register, Address offset: 0x000 */ + __IO uint32_t ENDN; /*!< FDCAN Endian register, Address offset: 0x004 */ + uint32_t RESERVED1; /*!< Reserved, 0x008 */ + __IO uint32_t DBTP; /*!< FDCAN Data Bit Timing & Prescaler register, Address offset: 0x00C */ + __IO uint32_t TEST; /*!< FDCAN Test register, Address offset: 0x010 */ + __IO uint32_t RWD; /*!< FDCAN RAM Watchdog register, Address offset: 0x014 */ + __IO uint32_t CCCR; /*!< FDCAN CC Control register, Address offset: 0x018 */ + __IO uint32_t NBTP; /*!< FDCAN Nominal Bit Timing & Prescaler register, Address offset: 0x01C */ + __IO uint32_t TSCC; /*!< FDCAN Timestamp Counter Configuration register, Address offset: 0x020 */ + __IO uint32_t TSCV; /*!< FDCAN Timestamp Counter Value register, Address offset: 0x024 */ + __IO uint32_t TOCC; /*!< FDCAN Timeout Counter Configuration register, Address offset: 0x028 */ + __IO uint32_t TOCV; /*!< FDCAN Timeout Counter Value register, Address offset: 0x02C */ + uint32_t RESERVED2[4]; /*!< Reserved, 0x030 - 0x03C */ + __IO uint32_t ECR; /*!< FDCAN Error Counter register, Address offset: 0x040 */ + __IO uint32_t PSR; /*!< FDCAN Protocol Status register, Address offset: 0x044 */ + __IO uint32_t TDCR; /*!< FDCAN Transmitter Delay Compensation register, Address offset: 0x048 */ + uint32_t RESERVED3; /*!< Reserved, 0x04C */ + __IO uint32_t IR; /*!< FDCAN Interrupt register, Address offset: 0x050 */ + __IO uint32_t IE; /*!< FDCAN Interrupt Enable register, Address offset: 0x054 */ + __IO uint32_t ILS; /*!< FDCAN Interrupt Line Select register, Address offset: 0x058 */ + __IO uint32_t ILE; /*!< FDCAN Interrupt Line Enable register, Address offset: 0x05C */ + uint32_t RESERVED4[8]; /*!< Reserved, 0x060 - 0x07C */ + __IO uint32_t RXGFC; /*!< FDCAN Global Filter Configuration register, Address offset: 0x080 */ + __IO uint32_t XIDAM; /*!< FDCAN Extended ID AND Mask register, Address offset: 0x084 */ + __IO uint32_t HPMS; /*!< FDCAN High Priority Message Status register, Address offset: 0x088 */ + uint32_t RESERVED5; /*!< Reserved, 0x08C */ + __IO uint32_t RXF0S; /*!< FDCAN Rx FIFO 0 Status register, Address offset: 0x090 */ + __IO uint32_t RXF0A; /*!< FDCAN Rx FIFO 0 Acknowledge register, Address offset: 0x094 */ + __IO uint32_t RXF1S; /*!< FDCAN Rx FIFO 1 Status register, Address offset: 0x098 */ + __IO uint32_t RXF1A; /*!< FDCAN Rx FIFO 1 Acknowledge register, Address offset: 0x09C */ + uint32_t RESERVED6[8]; /*!< Reserved, 0x0A0 - 0x0BC */ + __IO uint32_t TXBC; /*!< FDCAN Tx Buffer Configuration register, Address offset: 0x0C0 */ + __IO uint32_t TXFQS; /*!< FDCAN Tx FIFO/Queue Status register, Address offset: 0x0C4 */ + __IO uint32_t TXBRP; /*!< FDCAN Tx Buffer Request Pending register, Address offset: 0x0C8 */ + __IO uint32_t TXBAR; /*!< FDCAN Tx Buffer Add Request register, Address offset: 0x0CC */ + __IO uint32_t TXBCR; /*!< FDCAN Tx Buffer Cancellation Request register, Address offset: 0x0D0 */ + __IO uint32_t TXBTO; /*!< FDCAN Tx Buffer Transmission Occurred register, Address offset: 0x0D4 */ + __IO uint32_t TXBCF; /*!< FDCAN Tx Buffer Cancellation Finished register, Address offset: 0x0D8 */ + __IO uint32_t TXBTIE; /*!< FDCAN Tx Buffer Transmission Interrupt Enable register, Address offset: 0x0DC */ + __IO uint32_t TXBCIE; /*!< FDCAN Tx Buffer Cancellation Finished Interrupt Enable register, Address offset: 0x0E0 */ + __IO uint32_t TXEFS; /*!< FDCAN Tx Event FIFO Status register, Address offset: 0x0E4 */ + __IO uint32_t TXEFA; /*!< FDCAN Tx Event FIFO Acknowledge register, Address offset: 0x0E8 */ +} FDCAN_GlobalTypeDef; + +/** + * @brief FD Controller Area Network Configuration + */ + +typedef struct +{ + __IO uint32_t CKDIV; /*!< FDCAN clock divider register, Address offset: 0x100 + 0x000 */ +} FDCAN_Config_TypeDef; + +/** + * @brief HDMI-CEC + */ +typedef struct +{ + __IO uint32_t CR; /*!< CEC control register, Address offset:0x00 */ + __IO uint32_t CFGR; /*!< CEC configuration register, Address offset:0x04 */ + __IO uint32_t TXDR; /*!< CEC Tx data register , Address offset:0x08 */ + __IO uint32_t RXDR; /*!< CEC Rx Data Register, Address offset:0x0C */ + __IO uint32_t ISR; /*!< CEC Interrupt and Status Register, Address offset:0x10 */ + __IO uint32_t IER; /*!< CEC interrupt enable register, Address offset:0x14 */ +}CEC_TypeDef; + +/** + * @brief Comparator + */ +typedef struct +{ + __IO uint32_t CSR; /*!< COMP control and status register, Address offset: 0x00 */ +} COMP_TypeDef; + +typedef struct +{ + __IO uint32_t CSR_ODD; /*!< COMP control and status register located in register of comparator instance odd (exception for STM32G0 devices featuring ADC3 instance: in common group of COMP2 and COMP3, instances odd and even are inverted), used for bits common to several COMP instances, Address offset: 0x00 */ + __IO uint32_t CSR_EVEN; /*!< COMP control and status register located in register of comparator instance even (exception for STM32G0 devices featuring ADC3 instance: in common group of COMP2 and COMP3, instances odd and even are inverted), used for bits common to several COMP instances, Address offset: 0x04 */ +} COMP_Common_TypeDef; + +/** + * @brief CRC calculation unit + */ +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED1; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + +/** + * @brief Clock Recovery System + */ +typedef struct +{ +__IO uint32_t CR; /*!< CRS ccontrol register, Address offset: 0x00 */ +__IO uint32_t CFGR; /*!< CRS configuration register, Address offset: 0x04 */ +__IO uint32_t ISR; /*!< CRS interrupt and status register, Address offset: 0x08 */ +__IO uint32_t ICR; /*!< CRS interrupt flag clear register, Address offset: 0x0C */ +} CRS_TypeDef; +/** + * @brief Digital to Analog Converter + */ +typedef struct +{ + __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */ + __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */ + __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */ + __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */ + __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */ + __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */ + __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */ + __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */ + __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */ + __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */ + __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */ + __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */ + __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */ + __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */ + __IO uint32_t CCR; /*!< DAC calibration control register, Address offset: 0x38 */ + __IO uint32_t MCR; /*!< DAC mode control register, Address offset: 0x3C */ + __IO uint32_t SHSR1; /*!< DAC Sample and Hold sample time register 1, Address offset: 0x40 */ + __IO uint32_t SHSR2; /*!< DAC Sample and Hold sample time register 2, Address offset: 0x44 */ + __IO uint32_t SHHR; /*!< DAC Sample and Hold hold time register, Address offset: 0x48 */ + __IO uint32_t SHRR; /*!< DAC Sample and Hold refresh time register, Address offset: 0x4C */ +} DAC_TypeDef; + +/** + * @brief Debug MCU + */ +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug configuration register, Address offset: 0x04 */ + __IO uint32_t APBFZ1; /*!< Debug APB freeze register 1, Address offset: 0x08 */ + __IO uint32_t APBFZ2; /*!< Debug APB freeze register 2, Address offset: 0x0C */ +} DBG_TypeDef; + +/** + * @brief DMA Controller + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} DMA_TypeDef; + +/** + * @brief DMA Multiplexer + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register Address offset: 0x0004 * (channel x) */ +}DMAMUX_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< DMA Channel Status Register Address offset: 0x0080 */ + __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register Address offset: 0x0084 */ +}DMAMUX_ChannelStatus_TypeDef; + +typedef struct +{ + __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register Address offset: 0x0100 + 0x0004 * (Req Gen x) */ +}DMAMUX_RequestGen_TypeDef; + +typedef struct +{ + __IO uint32_t RGSR; /*!< DMA Request Generator Status Register Address offset: 0x0140 */ + __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register Address offset: 0x0144 */ +}DMAMUX_RequestGenStatus_TypeDef; + +/** + * @brief Asynch Interrupt/Event Controller (EXTI) + */ +typedef struct +{ + __IO uint32_t RTSR1; /*!< EXTI Rising Trigger Selection Register 1, Address offset: 0x00 */ + __IO uint32_t FTSR1; /*!< EXTI Falling Trigger Selection Register 1, Address offset: 0x04 */ + __IO uint32_t SWIER1; /*!< EXTI Software Interrupt event Register 1, Address offset: 0x08 */ + __IO uint32_t RPR1; /*!< EXTI Rising Pending Register 1, Address offset: 0x0C */ + __IO uint32_t FPR1; /*!< EXTI Falling Pending Register 1, Address offset: 0x10 */ + uint32_t RESERVED1[3]; /*!< Reserved 1, 0x14 -- 0x1C */ + __IO uint32_t RTSR2; /*!< EXTI Rising Trigger Selection Register 2, Address offset: 0x20 */ + __IO uint32_t FTSR2; /*!< EXTI Falling Trigger Selection Register 2, Address offset: 0x24 */ + __IO uint32_t SWIER2; /*!< EXTI Software Interrupt event Register 2, Address offset: 0x28 */ + __IO uint32_t RPR2; /*!< EXTI Rising Pending Register 2, Address offset: 0x2C */ + __IO uint32_t FPR2; /*!< EXTI Falling Pending Register 2, Address offset: 0x30 */ + uint32_t RESERVED3[11]; /*!< Reserved 3, 0x34 -- 0x5C */ + __IO uint32_t EXTICR[4]; /*!< EXTI External Interrupt Configuration Register, 0x60 -- 0x6C */ + uint32_t RESERVED4[4]; /*!< Reserved 4, 0x70 -- 0x7C */ + __IO uint32_t IMR1; /*!< EXTI Interrupt Mask Register 1, Address offset: 0x80 */ + __IO uint32_t EMR1; /*!< EXTI Event Mask Register 1, Address offset: 0x84 */ + uint32_t RESERVED5[2]; /*!< Reserved 5, 0x88 -- 0x8C */ + __IO uint32_t IMR2; /*!< EXTI Interrupt Mask Register 2, Address offset: 0x90 */ + __IO uint32_t EMR2; /*!< EXTI Event Mask Register 2, Address offset: 0x94 */ +} EXTI_TypeDef; + +/** + * @brief FLASH Registers + */ +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH Access Control register, Address offset: 0x00 */ + uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x04 */ + __IO uint32_t KEYR; /*!< FLASH Key register, Address offset: 0x08 */ + __IO uint32_t OPTKEYR; /*!< FLASH Option Key register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< FLASH Status register, Address offset: 0x10 */ + __IO uint32_t CR; /*!< FLASH Control register, Address offset: 0x14 */ + __IO uint32_t ECCR; /*!< FLASH ECC bank 1 register, Address offset: 0x18 */ + __IO uint32_t ECC2R; /*!< FLASH ECC bank 2 register, Address offset: 0x1C */ + __IO uint32_t OPTR; /*!< FLASH Option register, Address offset: 0x20 */ + __IO uint32_t PCROP1ASR; /*!< FLASH Bank PCROP area A Start address register, Address offset: 0x24 */ + __IO uint32_t PCROP1AER; /*!< FLASH Bank PCROP area A End address register, Address offset: 0x28 */ + __IO uint32_t WRP1AR; /*!< FLASH Bank WRP area A address register, Address offset: 0x2C */ + __IO uint32_t WRP1BR; /*!< FLASH Bank WRP area B address register, Address offset: 0x30 */ + __IO uint32_t PCROP1BSR; /*!< FLASH Bank PCROP area B Start address register, Address offset: 0x34 */ + __IO uint32_t PCROP1BER; /*!< FLASH Bank PCROP area B End address register, Address offset: 0x38 */ + uint32_t RESERVED5[2]; /*!< Reserved5, Address offset: 0x3C--0x40 */ + __IO uint32_t PCROP2ASR; /*!< FLASH Bank2 PCROP area A Start address register, Address offset: 0x44 */ + __IO uint32_t PCROP2AER; /*!< FLASH Bank2 PCROP area A End address register, Address offset: 0x48 */ + __IO uint32_t WRP2AR; /*!< FLASH Bank2 WRP area A address register, Address offset: 0x4C */ + __IO uint32_t WRP2BR; /*!< FLASH Bank2 WRP area B address register, Address offset: 0x50 */ + __IO uint32_t PCROP2BSR; /*!< FLASH Bank2 PCROP area B Start address register, Address offset: 0x54 */ + __IO uint32_t PCROP2BER; /*!< FLASH Bank2 PCROP area B End address register, Address offset: 0x58 */ + uint32_t RESERVED7[9]; /*!< Reserved7, Address offset: 0x5C--0x7C */ + __IO uint32_t SECR; /*!< FLASH security register , Address offset: 0x80 */ +} FLASH_TypeDef; + +/** + * @brief General Purpose I/O + */ +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ + __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */ +} GPIO_TypeDef; + + +/** + * @brief Inter-integrated Circuit Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + +/** + * @brief LPTIMER + */ +typedef struct +{ + __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ + __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ + __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ + __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ + __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ + __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ + __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ + __IO uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x20 */ + __IO uint32_t CFGR2; /*!< LPTIM Option register, Address offset: 0x24 */ +} LPTIM_TypeDef; + + +/** + * @brief Power Control + */ +typedef struct +{ + __IO uint32_t CR1; /*!< PWR Power Control Register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< PWR Power Control Register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< PWR Power Control Register 3, Address offset: 0x08 */ + __IO uint32_t CR4; /*!< PWR Power Control Register 4, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< PWR Power Status Register 1, Address offset: 0x10 */ + __IO uint32_t SR2; /*!< PWR Power Status Register 2, Address offset: 0x14 */ + __IO uint32_t SCR; /*!< PWR Power Status Clear Register, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t PUCRA; /*!< PWR Pull-Up Control Register of port A, Address offset: 0x20 */ + __IO uint32_t PDCRA; /*!< PWR Pull-Down Control Register of port A, Address offset: 0x24 */ + __IO uint32_t PUCRB; /*!< PWR Pull-Up Control Register of port B, Address offset: 0x28 */ + __IO uint32_t PDCRB; /*!< PWR Pull-Down Control Register of port B, Address offset: 0x2C */ + __IO uint32_t PUCRC; /*!< PWR Pull-Up Control Register of port C, Address offset: 0x30 */ + __IO uint32_t PDCRC; /*!< PWR Pull-Down Control Register of port C, Address offset: 0x34 */ + __IO uint32_t PUCRD; /*!< PWR Pull-Up Control Register of port D, Address offset: 0x38 */ + __IO uint32_t PDCRD; /*!< PWR Pull-Down Control Register of port D, Address offset: 0x3C */ + __IO uint32_t PUCRE; /*!< PWR Pull-Up Control Register of port E, Address offset: 0x40 */ + __IO uint32_t PDCRE; /*!< PWR Pull-Down Control Register of port E, Address offset: 0x44 */ + __IO uint32_t PUCRF; /*!< PWR Pull-Up Control Register of port F, Address offset: 0x48 */ + __IO uint32_t PDCRF; /*!< PWR Pull-Down Control Register of port F, Address offset: 0x4C */ +} PWR_TypeDef; + +/** + * @brief Reset and Clock Control + */ +typedef struct +{ + __IO uint32_t CR; /*!< RCC Clock Sources Control Register, Address offset: 0x00 */ + __IO uint32_t ICSCR; /*!< RCC Internal Clock Sources Calibration Register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC Regulated Domain Clocks Configuration Register, Address offset: 0x08 */ + __IO uint32_t PLLCFGR; /*!< RCC System PLL configuration Register, Address offset: 0x0C */ + __IO uint32_t RESERVED0; /*!< Reserved, Address offset: 0x10 */ + __IO uint32_t CRRCR; /*!< RCC Clock Configuration Register, Address offset: 0x14 */ + __IO uint32_t CIER; /*!< RCC Clock Interrupt Enable Register, Address offset: 0x18 */ + __IO uint32_t CIFR; /*!< RCC Clock Interrupt Flag Register, Address offset: 0x1C */ + __IO uint32_t CICR; /*!< RCC Clock Interrupt Clear Register, Address offset: 0x20 */ + __IO uint32_t IOPRSTR; /*!< RCC IO port reset register, Address offset: 0x24 */ + __IO uint32_t AHBRSTR; /*!< RCC AHB peripherals reset register, Address offset: 0x28 */ + __IO uint32_t APBRSTR1; /*!< RCC APB peripherals reset register 1, Address offset: 0x2C */ + __IO uint32_t APBRSTR2; /*!< RCC APB peripherals reset register 2, Address offset: 0x30 */ + __IO uint32_t IOPENR; /*!< RCC IO port enable register, Address offset: 0x34 */ + __IO uint32_t AHBENR; /*!< RCC AHB peripherals clock enable register, Address offset: 0x38 */ + __IO uint32_t APBENR1; /*!< RCC APB peripherals clock enable register1, Address offset: 0x3C */ + __IO uint32_t APBENR2; /*!< RCC APB peripherals clock enable register2, Address offset: 0x40 */ + __IO uint32_t IOPSMENR; /*!< RCC IO port clocks enable in sleep mode register, Address offset: 0x44 */ + __IO uint32_t AHBSMENR; /*!< RCC AHB peripheral clocks enable in sleep mode register, Address offset: 0x48 */ + __IO uint32_t APBSMENR1; /*!< RCC APB peripheral clocks enable in sleep mode register1, Address offset: 0x4C */ + __IO uint32_t APBSMENR2; /*!< RCC APB peripheral clocks enable in sleep mode register2, Address offset: 0x50 */ + __IO uint32_t CCIPR; /*!< RCC Peripherals Independent Clocks Configuration Register, Address offset: 0x54 */ + __IO uint32_t CCIPR2; /*!< RCC Peripherals Independent Clocks Configuration Register2, Address offset: 0x58 */ + __IO uint32_t BDCR; /*!< RCC Backup Domain Control Register, Address offset: 0x5C */ + __IO uint32_t CSR; /*!< RCC Unregulated Domain Clock Control and Status Register, Address offset: 0x60 */ +} RCC_TypeDef; + +/** + * @brief Real-Time Clock + */ +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x08 */ + __IO uint32_t ICSR; /*!< RTC initialization control and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x18 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x1C */ + uint32_t RESERVED1; /*!< Reserved Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x1C */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x48 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x4C */ + __IO uint32_t SR; /*!< RTC Status register, Address offset: 0x50 */ + __IO uint32_t MISR; /*!< RTC Masked Interrupt Status register, Address offset: 0x54 */ + uint32_t RESERVED3; /*!< Reserved Address offset: 0x58 */ + __IO uint32_t SCR; /*!< RTC Status Clear register, Address offset: 0x5C */ + __IO uint32_t OR; /*!< RTC option register, Address offset: 0x60 */ +} RTC_TypeDef; + +/** + * @brief Tamper and backup registers + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TAMP configuration register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TAMP configuration register 2, Address offset: 0x04 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x08 */ + __IO uint32_t FLTCR; /*!< Reserved Address offset: 0x0C */ + uint32_t RESERVED1[7]; /*!< Reserved Address offset: 0x10 -- 0x28 */ + __IO uint32_t IER; /*!< TAMP Interrupt enable register, Address offset: 0x2C */ + __IO uint32_t SR; /*!< TAMP Status register, Address offset: 0x30 */ + __IO uint32_t MISR; /*!< TAMP Masked Interrupt Status register, Address offset: 0x34 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x38 */ + __IO uint32_t SCR; /*!< TAMP Status clear register, Address offset: 0x3C */ + uint32_t RESERVED3[48]; /*!< Reserved Address offset: 0x54 -- 0xFC */ + __IO uint32_t BKP0R; /*!< TAMP backup register 0, Address offset: 0x100 */ + __IO uint32_t BKP1R; /*!< TAMP backup register 1, Address offset: 0x104 */ + __IO uint32_t BKP2R; /*!< TAMP backup register 2, Address offset: 0x108 */ + __IO uint32_t BKP3R; /*!< TAMP backup register 3, Address offset: 0x10C */ + __IO uint32_t BKP4R; /*!< TAMP backup register 4, Address offset: 0x110 */ +} TAMP_TypeDef; + + /** + * @brief Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< SPI Control register 1 (not used in I2S mode), Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ + __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ + __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ + __IO uint32_t RXCRCR; /*!< SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 */ + __IO uint32_t TXCRCR; /*!< SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 */ + __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ + __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ +} SPI_TypeDef; + +/** + * @brief System configuration controller + */ +typedef struct +{ + __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */ + uint32_t RESERVED0[5]; /*!< Reserved, 0x04 --0x14 */ + __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x18 */ + uint32_t RESERVED1[25]; /*!< Reserved 0x1C */ + __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register, Address offset: 0x80 */ +} SYSCFG_TypeDef; + +/** + * @brief TIM + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + __IO uint32_t OR1; /*!< TIM option register, Address offset: 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t AF1; /*!< TIM alternate function register 1, Address offset: 0x60 */ + __IO uint32_t AF2; /*!< TIM alternate function register 2, Address offset: 0x64 */ + __IO uint32_t TISEL; /*!< TIM Input Selection register, Address offset: 0x68 */ +} TIM_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + __IO uint32_t PRESC; /*!< USART Prescaler register, Address offset: 0x2C */ +} USART_TypeDef; + +/** + * @brief Universal Serial Bus Full Speed Dual Role Device + */ + +typedef struct +{ + __IO uint32_t CHEP0R; /*!< USB Channel/Endpoint 0 register, Address offset: 0x00 */ + __IO uint32_t CHEP1R; /*!< USB Channel/Endpoint 1 register, Address offset: 0x04 */ + __IO uint32_t CHEP2R; /*!< USB Channel/Endpoint 2 register, Address offset: 0x08 */ + __IO uint32_t CHEP3R; /*!< USB Channel/Endpoint 3 register, Address offset: 0x0C */ + __IO uint32_t CHEP4R; /*!< USB Channel/Endpoint 4 register, Address offset: 0x10 */ + __IO uint32_t CHEP5R; /*!< USB Channel/Endpoint 5 register, Address offset: 0x14 */ + __IO uint32_t CHEP6R; /*!< USB Channel/Endpoint 6 register, Address offset: 0x18 */ + __IO uint32_t CHEP7R; /*!< USB Channel/Endpoint 7 register, Address offset: 0x1C */ + __IO uint32_t RESERVED0[8]; /*!< Reserved, */ + __IO uint32_t CNTR; /*!< Control register, Address offset: 0x40 */ + __IO uint32_t ISTR; /*!< Interrupt status register, Address offset: 0x44 */ + __IO uint32_t FNR; /*!< Frame number register, Address offset: 0x48 */ + __IO uint32_t DADDR; /*!< Device address register, Address offset: 0x4C */ + __IO uint32_t RESERVED1; /*!< Reserved */ + __IO uint32_t LPMCSR; /*!< LPM Control and Status register, Address offset: 0x54 */ + __IO uint32_t BCDR; /*!< Battery Charging detector register, Address offset: 0x58 */ +} USB_DRD_TypeDef; + +/** + * @brief Universal Serial Bus PacketMemoryArea Buffer Descriptor Table + */ +typedef struct +{ + __IO uint32_t TXBD; /*!*/ +#define DAC_CR_CEN1_Pos (14U) +#define DAC_CR_CEN1_Msk (0x1UL << DAC_CR_CEN1_Pos) /*!< 0x00004000 */ +#define DAC_CR_CEN1 DAC_CR_CEN1_Msk /*!*/ + +#define DAC_CR_EN2_Pos (16U) +#define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos) /*!< 0x00010000 */ +#define DAC_CR_EN2 DAC_CR_EN2_Msk /*!*/ +#define DAC_CR_CEN2_Pos (30U) +#define DAC_CR_CEN2_Msk (0x1UL << DAC_CR_CEN2_Pos) /*!< 0x40000000 */ +#define DAC_CR_CEN2 DAC_CR_CEN2_Msk /*!*/ + +/***************** Bit definition for DAC_SWTRIGR register ******************/ +#define DAC_SWTRIGR_SWTRIG1_Pos (0U) +#define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos) /*!< 0x00000001 */ +#define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk /*! */ +#define RTC_ICSR_ALRBWF_Pos (1U) +#define RTC_ICSR_ALRBWF_Msk (0x1UL << RTC_ICSR_ALRBWF_Pos) /*!< 0x00000002 */ +#define RTC_ICSR_ALRBWF RTC_ICSR_ALRBWF_Msk +#define RTC_ICSR_ALRAWF_Pos (0U) +#define RTC_ICSR_ALRAWF_Msk (0x1UL << RTC_ICSR_ALRAWF_Pos) /*!< 0x00000001 */ +#define RTC_ICSR_ALRAWF RTC_ICSR_ALRAWF_Msk + +/******************** Bits definition for RTC_PRER register *****************/ +#define RTC_PRER_PREDIV_A_Pos (16U) +#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */ +#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk +#define RTC_PRER_PREDIV_S_Pos (0U) +#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */ +#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk + +/******************** Bits definition for RTC_WUTR register *****************/ +#define RTC_WUTR_WUT_Pos (0U) +#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */ +#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk /*!< Wakeup auto-reload value bits > */ + +/******************** Bits definition for RTC_CR register *******************/ +#define RTC_CR_OUT2EN_Pos (31U) +#define RTC_CR_OUT2EN_Msk (0x1UL << RTC_CR_OUT2EN_Pos) /*!< 0x80000000 */ +#define RTC_CR_OUT2EN RTC_CR_OUT2EN_Msk /*!< RTC_OUT2 output enable */ +#define RTC_CR_TAMPALRM_TYPE_Pos (30U) +#define RTC_CR_TAMPALRM_TYPE_Msk (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos) /*!< 0x40000000 */ +#define RTC_CR_TAMPALRM_TYPE RTC_CR_TAMPALRM_TYPE_Msk /*!< TAMPALARM output type */ +#define RTC_CR_TAMPALRM_PU_Pos (29U) +#define RTC_CR_TAMPALRM_PU_Msk (0x1UL << RTC_CR_TAMPALRM_PU_Pos) /*!< 0x20000000 */ +#define RTC_CR_TAMPALRM_PU RTC_CR_TAMPALRM_PU_Msk /*!< TAMPALARM output pull-up config */ +#define RTC_CR_TAMPOE_Pos (26U) +#define RTC_CR_TAMPOE_Msk (0x1UL << RTC_CR_TAMPOE_Pos) /*!< 0x04000000 */ +#define RTC_CR_TAMPOE RTC_CR_TAMPOE_Msk /*!< Tamper detection output enable on TAMPALARM */ +#define RTC_CR_TAMPTS_Pos (25U) +#define RTC_CR_TAMPTS_Msk (0x1UL << RTC_CR_TAMPTS_Pos) /*!< 0x02000000 */ +#define RTC_CR_TAMPTS RTC_CR_TAMPTS_Msk /*!< Activate timestamp on tamper detection event */ +#define RTC_CR_ITSE_Pos (24U) +#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos) /*!< 0x01000000 */ +#define RTC_CR_ITSE RTC_CR_ITSE_Msk /*!< Timestamp on internal event enable */ +#define RTC_CR_COE_Pos (23U) +#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */ +#define RTC_CR_COE RTC_CR_COE_Msk +#define RTC_CR_OSEL_Pos (21U) +#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */ +#define RTC_CR_OSEL RTC_CR_OSEL_Msk +#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */ +#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */ +#define RTC_CR_POL_Pos (20U) +#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */ +#define RTC_CR_POL RTC_CR_POL_Msk +#define RTC_CR_COSEL_Pos (19U) +#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */ +#define RTC_CR_COSEL RTC_CR_COSEL_Msk +#define RTC_CR_BKP_Pos (18U) +#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */ +#define RTC_CR_BKP RTC_CR_BKP_Msk +#define RTC_CR_SUB1H_Pos (17U) +#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */ +#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk +#define RTC_CR_ADD1H_Pos (16U) +#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */ +#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk +#define RTC_CR_TSIE_Pos (15U) +#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */ +#define RTC_CR_TSIE RTC_CR_TSIE_Msk /*!< Timestamp interrupt enable > */ +#define RTC_CR_WUTIE_Pos (14U) +#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */ +#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk /*!< Wakeup timer interrupt enable > */ +#define RTC_CR_ALRBIE_Pos (13U) +#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */ +#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk +#define RTC_CR_ALRAIE_Pos (12U) +#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */ +#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk +#define RTC_CR_TSE_Pos (11U) +#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */ +#define RTC_CR_TSE RTC_CR_TSE_Msk /*!< timestamp enable > */ +#define RTC_CR_WUTE_Pos (10U) +#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */ +#define RTC_CR_WUTE RTC_CR_WUTE_Msk /*!< Wakeup timer enable > */ +#define RTC_CR_ALRBE_Pos (9U) +#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */ +#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk +#define RTC_CR_ALRAE_Pos (8U) +#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */ +#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk +#define RTC_CR_FMT_Pos (6U) +#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */ +#define RTC_CR_FMT RTC_CR_FMT_Msk +#define RTC_CR_BYPSHAD_Pos (5U) +#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */ +#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk +#define RTC_CR_REFCKON_Pos (4U) +#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */ +#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk +#define RTC_CR_TSEDGE_Pos (3U) +#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */ +#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk /*!< Timestamp event active edge > */ +#define RTC_CR_WUCKSEL_Pos (0U) +#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */ +#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk /*!< Wakeup clock selection > */ +#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */ +#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */ +#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */ + +/******************** Bits definition for RTC_WPR register ******************/ +#define RTC_WPR_KEY_Pos (0U) +#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */ +#define RTC_WPR_KEY RTC_WPR_KEY_Msk + +/******************** Bits definition for RTC_CALR register *****************/ +#define RTC_CALR_CALP_Pos (15U) +#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */ +#define RTC_CALR_CALP RTC_CALR_CALP_Msk +#define RTC_CALR_CALW8_Pos (14U) +#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */ +#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk +#define RTC_CALR_CALW16_Pos (13U) +#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */ +#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk +#define RTC_CALR_CALM_Pos (0U) +#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */ +#define RTC_CALR_CALM RTC_CALR_CALM_Msk +#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */ +#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */ +#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */ +#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */ +#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */ +#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */ +#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */ +#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */ +#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */ + +/******************** Bits definition for RTC_SHIFTR register ***************/ +#define RTC_SHIFTR_SUBFS_Pos (0U) +#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */ +#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk +#define RTC_SHIFTR_ADD1S_Pos (31U) +#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */ +#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk + +/******************** Bits definition for RTC_TSTR register *****************/ +#define RTC_TSTR_PM_Pos (22U) +#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */ +#define RTC_TSTR_PM RTC_TSTR_PM_Msk /*!< AM-PM notation > */ +#define RTC_TSTR_HT_Pos (20U) +#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */ +#define RTC_TSTR_HT RTC_TSTR_HT_Msk +#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */ +#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */ +#define RTC_TSTR_HU_Pos (16U) +#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_TSTR_HU RTC_TSTR_HU_Msk +#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */ +#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */ +#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */ +#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */ +#define RTC_TSTR_MNT_Pos (12U) +#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk +#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_TSTR_MNU_Pos (8U) +#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk +#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_TSTR_ST_Pos (4U) +#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */ +#define RTC_TSTR_ST RTC_TSTR_ST_Msk +#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */ +#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */ +#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */ +#define RTC_TSTR_SU_Pos (0U) +#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */ +#define RTC_TSTR_SU RTC_TSTR_SU_Msk +#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */ +#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */ +#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */ +#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSDR register *****************/ +#define RTC_TSDR_WDU_Pos (13U) +#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */ +#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk /*!< Week day units > */ +#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */ +#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */ +#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */ +#define RTC_TSDR_MT_Pos (12U) +#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */ +#define RTC_TSDR_MT RTC_TSDR_MT_Msk +#define RTC_TSDR_MU_Pos (8U) +#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */ +#define RTC_TSDR_MU RTC_TSDR_MU_Msk +#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */ +#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */ +#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */ +#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */ +#define RTC_TSDR_DT_Pos (4U) +#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */ +#define RTC_TSDR_DT RTC_TSDR_DT_Msk +#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */ +#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */ +#define RTC_TSDR_DU_Pos (0U) +#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */ +#define RTC_TSDR_DU RTC_TSDR_DU_Msk +#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */ +#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */ +#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */ +#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSSSR register ****************/ +#define RTC_TSSSR_SS_Pos (0U) +#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */ +#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk /*!< Sub second value > */ + +/******************** Bits definition for RTC_ALRMAR register ***************/ +#define RTC_ALRMAR_MSK4_Pos (31U) +#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk +#define RTC_ALRMAR_WDSEL_Pos (30U) +#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk +#define RTC_ALRMAR_DT_Pos (28U) +#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk +#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMAR_DU_Pos (24U) +#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk +#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMAR_MSK3_Pos (23U) +#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk +#define RTC_ALRMAR_PM_Pos (22U) +#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk +#define RTC_ALRMAR_HT_Pos (20U) +#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk +#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMAR_HU_Pos (16U) +#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk +#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMAR_MSK2_Pos (15U) +#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk +#define RTC_ALRMAR_MNT_Pos (12U) +#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk +#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMAR_MNU_Pos (8U) +#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk +#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMAR_MSK1_Pos (7U) +#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk +#define RTC_ALRMAR_ST_Pos (4U) +#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk +#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMAR_SU_Pos (0U) +#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk +#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMASSR_MASKSS_Pos (24U) +#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk +#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMASSR_SS_Pos (0U) +#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk + +/******************** Bits definition for RTC_ALRMBR register ***************/ +#define RTC_ALRMBR_MSK4_Pos (31U) +#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk +#define RTC_ALRMBR_WDSEL_Pos (30U) +#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk +#define RTC_ALRMBR_DT_Pos (28U) +#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk +#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMBR_DU_Pos (24U) +#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk +#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBR_MSK3_Pos (23U) +#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk +#define RTC_ALRMBR_PM_Pos (22U) +#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk +#define RTC_ALRMBR_HT_Pos (20U) +#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk +#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMBR_HU_Pos (16U) +#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk +#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMBR_MSK2_Pos (15U) +#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk +#define RTC_ALRMBR_MNT_Pos (12U) +#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk +#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMBR_MNU_Pos (8U) +#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk +#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMBR_MSK1_Pos (7U) +#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk +#define RTC_ALRMBR_ST_Pos (4U) +#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk +#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMBR_SU_Pos (0U) +#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk +#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMBSSR_MASKSS_Pos (24U) +#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk +#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBSSR_SS_Pos (0U) +#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk + +/******************** Bits definition for RTC_SR register *******************/ +#define RTC_SR_ITSF_Pos (5U) +#define RTC_SR_ITSF_Msk (0x1UL << RTC_SR_ITSF_Pos) /*!< 0x00000020 */ +#define RTC_SR_ITSF RTC_SR_ITSF_Msk +#define RTC_SR_TSOVF_Pos (4U) +#define RTC_SR_TSOVF_Msk (0x1UL << RTC_SR_TSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SR_TSOVF RTC_SR_TSOVF_Msk /*!< Timestamp overflow flag > */ +#define RTC_SR_TSF_Pos (3U) +#define RTC_SR_TSF_Msk (0x1UL << RTC_SR_TSF_Pos) /*!< 0x00000008 */ +#define RTC_SR_TSF RTC_SR_TSF_Msk /*!< Timestamp flag > */ +#define RTC_SR_WUTF_Pos (2U) +#define RTC_SR_WUTF_Msk (0x1UL << RTC_SR_WUTF_Pos) /*!< 0x00000004 */ +#define RTC_SR_WUTF RTC_SR_WUTF_Msk /*!< Wakeup timer flag > */ +#define RTC_SR_ALRBF_Pos (1U) +#define RTC_SR_ALRBF_Msk (0x1UL << RTC_SR_ALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SR_ALRBF RTC_SR_ALRBF_Msk +#define RTC_SR_ALRAF_Pos (0U) +#define RTC_SR_ALRAF_Msk (0x1UL << RTC_SR_ALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SR_ALRAF RTC_SR_ALRAF_Msk + +/******************** Bits definition for RTC_MISR register *****************/ +#define RTC_MISR_ITSMF_Pos (5U) +#define RTC_MISR_ITSMF_Msk (0x1UL << RTC_MISR_ITSMF_Pos) /*!< 0x00000020 */ +#define RTC_MISR_ITSMF RTC_MISR_ITSMF_Msk +#define RTC_MISR_TSOVMF_Pos (4U) +#define RTC_MISR_TSOVMF_Msk (0x1UL << RTC_MISR_TSOVMF_Pos) /*!< 0x00000010 */ +#define RTC_MISR_TSOVMF RTC_MISR_TSOVMF_Msk /*!< Timestamp overflow masked flag > */ +#define RTC_MISR_TSMF_Pos (3U) +#define RTC_MISR_TSMF_Msk (0x1UL << RTC_MISR_TSMF_Pos) /*!< 0x00000008 */ +#define RTC_MISR_TSMF RTC_MISR_TSMF_Msk /*!< Timestamp masked flag > */ +#define RTC_MISR_WUTMF_Pos (2U) +#define RTC_MISR_WUTMF_Msk (0x1UL << RTC_MISR_WUTMF_Pos) /*!< 0x00000004 */ +#define RTC_MISR_WUTMF RTC_MISR_WUTMF_Msk /*!< Wakeup timer masked flag > */ +#define RTC_MISR_ALRBMF_Pos (1U) +#define RTC_MISR_ALRBMF_Msk (0x1UL << RTC_MISR_ALRBMF_Pos) /*!< 0x00000002 */ +#define RTC_MISR_ALRBMF RTC_MISR_ALRBMF_Msk +#define RTC_MISR_ALRAMF_Pos (0U) +#define RTC_MISR_ALRAMF_Msk (0x1UL << RTC_MISR_ALRAMF_Pos) /*!< 0x00000001 */ +#define RTC_MISR_ALRAMF RTC_MISR_ALRAMF_Msk + +/******************** Bits definition for RTC_SCR register ******************/ +#define RTC_SCR_CITSF_Pos (5U) +#define RTC_SCR_CITSF_Msk (0x1UL << RTC_SCR_CITSF_Pos) /*!< 0x00000020 */ +#define RTC_SCR_CITSF RTC_SCR_CITSF_Msk +#define RTC_SCR_CTSOVF_Pos (4U) +#define RTC_SCR_CTSOVF_Msk (0x1UL << RTC_SCR_CTSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SCR_CTSOVF RTC_SCR_CTSOVF_Msk /*!< Clear timestamp overflow flag > */ +#define RTC_SCR_CTSF_Pos (3U) +#define RTC_SCR_CTSF_Msk (0x1UL << RTC_SCR_CTSF_Pos) /*!< 0x00000008 */ +#define RTC_SCR_CTSF RTC_SCR_CTSF_Msk /*!< Clear timestamp flag > */ +#define RTC_SCR_CWUTF_Pos (2U) +#define RTC_SCR_CWUTF_Msk (0x1UL << RTC_SCR_CWUTF_Pos) /*!< 0x00000004 */ +#define RTC_SCR_CWUTF RTC_SCR_CWUTF_Msk /*!< Clear wakeup timer flag > */ +#define RTC_SCR_CALRBF_Pos (1U) +#define RTC_SCR_CALRBF_Msk (0x1UL << RTC_SCR_CALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SCR_CALRBF RTC_SCR_CALRBF_Msk +#define RTC_SCR_CALRAF_Pos (0U) +#define RTC_SCR_CALRAF_Msk (0x1UL << RTC_SCR_CALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SCR_CALRAF RTC_SCR_CALRAF_Msk + +/******************************************************************************/ +/* */ +/* Tamper and backup register (TAMP) */ +/* */ +/******************************************************************************/ +/******************** Bits definition for TAMP_CR1 register *****************/ +#define TAMP_CR1_TAMP1E_Pos (0U) +#define TAMP_CR1_TAMP1E_Msk (0x1UL << TAMP_CR1_TAMP1E_Pos) /*!< 0x00000001 */ +#define TAMP_CR1_TAMP1E TAMP_CR1_TAMP1E_Msk +#define TAMP_CR1_TAMP2E_Pos (1U) +#define TAMP_CR1_TAMP2E_Msk (0x1UL << TAMP_CR1_TAMP2E_Pos) /*!< 0x00000002 */ +#define TAMP_CR1_TAMP2E TAMP_CR1_TAMP2E_Msk +#define TAMP_CR1_TAMP3E_Pos (2U) +#define TAMP_CR1_TAMP3E_Msk (0x1UL << TAMP_CR1_TAMP3E_Pos) /*!< 0x00000004 */ +#define TAMP_CR1_TAMP3E TAMP_CR1_TAMP3E_Msk +#define TAMP_CR1_ITAMP3E_Pos (18U) +#define TAMP_CR1_ITAMP3E_Msk (0x1UL << TAMP_CR1_ITAMP3E_Pos) /*!< 0x00040000 */ +#define TAMP_CR1_ITAMP3E TAMP_CR1_ITAMP3E_Msk +#define TAMP_CR1_ITAMP4E_Pos (19U) +#define TAMP_CR1_ITAMP4E_Msk (0x1UL << TAMP_CR1_ITAMP4E_Pos) /*!< 0x00080000 */ +#define TAMP_CR1_ITAMP4E TAMP_CR1_ITAMP4E_Msk +#define TAMP_CR1_ITAMP5E_Pos (20U) +#define TAMP_CR1_ITAMP5E_Msk (0x1UL << TAMP_CR1_ITAMP5E_Pos) /*!< 0x00100000 */ +#define TAMP_CR1_ITAMP5E TAMP_CR1_ITAMP5E_Msk +#define TAMP_CR1_ITAMP6E_Pos (21U) +#define TAMP_CR1_ITAMP6E_Msk (0x1UL << TAMP_CR1_ITAMP6E_Pos) /*!< 0x00200000 */ +#define TAMP_CR1_ITAMP6E TAMP_CR1_ITAMP6E_Msk + +/******************** Bits definition for TAMP_CR2 register *****************/ +#define TAMP_CR2_TAMP1NOERASE_Pos (0U) +#define TAMP_CR2_TAMP1NOERASE_Msk (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos) /*!< 0x00000001 */ +#define TAMP_CR2_TAMP1NOERASE TAMP_CR2_TAMP1NOERASE_Msk +#define TAMP_CR2_TAMP2NOERASE_Pos (1U) +#define TAMP_CR2_TAMP2NOERASE_Msk (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos) /*!< 0x00000002 */ +#define TAMP_CR2_TAMP2NOERASE TAMP_CR2_TAMP2NOERASE_Msk +#define TAMP_CR2_TAMP3NOERASE_Pos (2U) +#define TAMP_CR2_TAMP3NOERASE_Msk (0x1UL << TAMP_CR2_TAMP3NOERASE_Pos) /*!< 0x00000004 */ +#define TAMP_CR2_TAMP3NOERASE TAMP_CR2_TAMP3NOERASE_Msk +#define TAMP_CR2_TAMP1MSK_Pos (16U) +#define TAMP_CR2_TAMP1MSK_Msk (0x1UL << TAMP_CR2_TAMP1MSK_Pos) /*!< 0x00010000 */ +#define TAMP_CR2_TAMP1MSK TAMP_CR2_TAMP1MSK_Msk +#define TAMP_CR2_TAMP2MSK_Pos (17U) +#define TAMP_CR2_TAMP2MSK_Msk (0x1UL << TAMP_CR2_TAMP2MSK_Pos) /*!< 0x00020000 */ +#define TAMP_CR2_TAMP2MSK TAMP_CR2_TAMP2MSK_Msk +#define TAMP_CR2_TAMP3MSK_Pos (18U) +#define TAMP_CR2_TAMP3MSK_Msk (0x1UL << TAMP_CR2_TAMP3MSK_Pos) /*!< 0x00040000 */ +#define TAMP_CR2_TAMP3MSK TAMP_CR2_TAMP3MSK_Msk +#define TAMP_CR2_TAMP1TRG_Pos (24U) +#define TAMP_CR2_TAMP1TRG_Msk (0x1UL << TAMP_CR2_TAMP1TRG_Pos) /*!< 0x01000000 */ +#define TAMP_CR2_TAMP1TRG TAMP_CR2_TAMP1TRG_Msk +#define TAMP_CR2_TAMP2TRG_Pos (25U) +#define TAMP_CR2_TAMP2TRG_Msk (0x1UL << TAMP_CR2_TAMP2TRG_Pos) /*!< 0x02000000 */ +#define TAMP_CR2_TAMP2TRG TAMP_CR2_TAMP2TRG_Msk +#define TAMP_CR2_TAMP3TRG_Pos (26U) +#define TAMP_CR2_TAMP3TRG_Msk (0x1UL << TAMP_CR2_TAMP3TRG_Pos) /*!< 0x04000000 */ +#define TAMP_CR2_TAMP3TRG TAMP_CR2_TAMP3TRG_Msk + +/******************** Bits definition for TAMP_FLTCR register ***************/ +#define TAMP_FLTCR_TAMPFREQ_0 0x00000001U +#define TAMP_FLTCR_TAMPFREQ_1 0x00000002U +#define TAMP_FLTCR_TAMPFREQ_2 0x00000004U +#define TAMP_FLTCR_TAMPFREQ_Pos (0U) +#define TAMP_FLTCR_TAMPFREQ_Msk (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos) /*!< 0x00000007 */ +#define TAMP_FLTCR_TAMPFREQ TAMP_FLTCR_TAMPFREQ_Msk +#define TAMP_FLTCR_TAMPFLT_0 0x00000008U +#define TAMP_FLTCR_TAMPFLT_1 0x00000010U +#define TAMP_FLTCR_TAMPFLT_Pos (3U) +#define TAMP_FLTCR_TAMPFLT_Msk (0x3UL << TAMP_FLTCR_TAMPFLT_Pos) /*!< 0x00000018 */ +#define TAMP_FLTCR_TAMPFLT TAMP_FLTCR_TAMPFLT_Msk +#define TAMP_FLTCR_TAMPPRCH_0 0x00000020U +#define TAMP_FLTCR_TAMPPRCH_1 0x00000040U +#define TAMP_FLTCR_TAMPPRCH_Pos (5U) +#define TAMP_FLTCR_TAMPPRCH_Msk (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos) /*!< 0x00000060 */ +#define TAMP_FLTCR_TAMPPRCH TAMP_FLTCR_TAMPPRCH_Msk +#define TAMP_FLTCR_TAMPPUDIS_Pos (7U) +#define TAMP_FLTCR_TAMPPUDIS_Msk (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos) /*!< 0x00000080 */ +#define TAMP_FLTCR_TAMPPUDIS TAMP_FLTCR_TAMPPUDIS_Msk + +/******************** Bits definition for TAMP_IER register *****************/ +#define TAMP_IER_TAMP1IE_Pos (0U) +#define TAMP_IER_TAMP1IE_Msk (0x1UL << TAMP_IER_TAMP1IE_Pos) /*!< 0x00000001 */ +#define TAMP_IER_TAMP1IE TAMP_IER_TAMP1IE_Msk +#define TAMP_IER_TAMP2IE_Pos (1U) +#define TAMP_IER_TAMP2IE_Msk (0x1UL << TAMP_IER_TAMP2IE_Pos) /*!< 0x00000002 */ +#define TAMP_IER_TAMP2IE TAMP_IER_TAMP2IE_Msk +#define TAMP_IER_TAMP3IE_Pos (2U) +#define TAMP_IER_TAMP3IE_Msk (0x1UL << TAMP_IER_TAMP3IE_Pos) /*!< 0x00000004 */ +#define TAMP_IER_TAMP3IE TAMP_IER_TAMP3IE_Msk +#define TAMP_IER_ITAMP3IE_Pos (18U) +#define TAMP_IER_ITAMP3IE_Msk (0x1UL << TAMP_IER_ITAMP3IE_Pos) /*!< 0x00040000 */ +#define TAMP_IER_ITAMP3IE TAMP_IER_ITAMP3IE_Msk +#define TAMP_IER_ITAMP4IE_Pos (19U) +#define TAMP_IER_ITAMP4IE_Msk (0x1UL << TAMP_IER_ITAMP4IE_Pos) /*!< 0x00080000 */ +#define TAMP_IER_ITAMP4IE TAMP_IER_ITAMP4IE_Msk +#define TAMP_IER_ITAMP5IE_Pos (20U) +#define TAMP_IER_ITAMP5IE_Msk (0x1UL << TAMP_IER_ITAMP5IE_Pos) /*!< 0x00100000 */ +#define TAMP_IER_ITAMP5IE TAMP_IER_ITAMP5IE_Msk +#define TAMP_IER_ITAMP6IE_Pos (21U) +#define TAMP_IER_ITAMP6IE_Msk (0x1UL << TAMP_IER_ITAMP6IE_Pos) /*!< 0x00200000 */ +#define TAMP_IER_ITAMP6IE TAMP_IER_ITAMP6IE_Msk + +/******************** Bits definition for TAMP_SR register ******************/ +#define TAMP_SR_TAMP1F_Pos (0U) +#define TAMP_SR_TAMP1F_Msk (0x1UL << TAMP_SR_TAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SR_TAMP1F TAMP_SR_TAMP1F_Msk +#define TAMP_SR_TAMP2F_Pos (1U) +#define TAMP_SR_TAMP2F_Msk (0x1UL << TAMP_SR_TAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SR_TAMP2F TAMP_SR_TAMP2F_Msk +#define TAMP_SR_TAMP3F_Pos (2U) +#define TAMP_SR_TAMP3F_Msk (0x1UL << TAMP_SR_TAMP3F_Pos) /*!< 0x00000004 */ +#define TAMP_SR_TAMP3F TAMP_SR_TAMP3F_Msk +#define TAMP_SR_ITAMP3F_Pos (18U) +#define TAMP_SR_ITAMP3F_Msk (0x1UL << TAMP_SR_ITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SR_ITAMP3F TAMP_SR_ITAMP3F_Msk +#define TAMP_SR_ITAMP4F_Pos (19U) +#define TAMP_SR_ITAMP4F_Msk (0x1UL << TAMP_SR_ITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SR_ITAMP4F TAMP_SR_ITAMP4F_Msk +#define TAMP_SR_ITAMP5F_Pos (20U) +#define TAMP_SR_ITAMP5F_Msk (0x1UL << TAMP_SR_ITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SR_ITAMP5F TAMP_SR_ITAMP5F_Msk +#define TAMP_SR_ITAMP6F_Pos (21U) +#define TAMP_SR_ITAMP6F_Msk (0x1UL << TAMP_SR_ITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SR_ITAMP6F TAMP_SR_ITAMP6F_Msk + +/******************** Bits definition for TAMP_MISR register ****************/ +#define TAMP_MISR_TAMP1MF_Pos (0U) +#define TAMP_MISR_TAMP1MF_Msk (0x1UL << TAMP_MISR_TAMP1MF_Pos) /*!< 0x00000001 */ +#define TAMP_MISR_TAMP1MF TAMP_MISR_TAMP1MF_Msk +#define TAMP_MISR_TAMP2MF_Pos (1U) +#define TAMP_MISR_TAMP2MF_Msk (0x1UL << TAMP_MISR_TAMP2MF_Pos) /*!< 0x00000002 */ +#define TAMP_MISR_TAMP2MF TAMP_MISR_TAMP2MF_Msk +#define TAMP_MISR_TAMP3MF_Pos (2U) +#define TAMP_MISR_TAMP3MF_Msk (0x1UL << TAMP_MISR_TAMP3MF_Pos) /*!< 0x00000004 */ +#define TAMP_MISR_TAMP3MF TAMP_MISR_TAMP3MF_Msk +#define TAMP_MISR_ITAMP3MF_Pos (18U) +#define TAMP_MISR_ITAMP3MF_Msk (0x1UL << TAMP_MISR_ITAMP3MF_Pos) /*!< 0x00040000 */ +#define TAMP_MISR_ITAMP3MF TAMP_MISR_ITAMP3MF_Msk +#define TAMP_MISR_ITAMP4MF_Pos (19U) +#define TAMP_MISR_ITAMP4MF_Msk (0x1UL << TAMP_MISR_ITAMP4MF_Pos) /*!< 0x00080000 */ +#define TAMP_MISR_ITAMP4MF TAMP_MISR_ITAMP4MF_Msk +#define TAMP_MISR_ITAMP5MF_Pos (20U) +#define TAMP_MISR_ITAMP5MF_Msk (0x1UL << TAMP_MISR_ITAMP5MF_Pos) /*!< 0x00100000 */ +#define TAMP_MISR_ITAMP5MF TAMP_MISR_ITAMP5MF_Msk +#define TAMP_MISR_ITAMP6MF_Pos (21U) +#define TAMP_MISR_ITAMP6MF_Msk (0x1UL << TAMP_MISR_ITAMP6MF_Pos) /*!< 0x00200000 */ +#define TAMP_MISR_ITAMP6MF TAMP_MISR_ITAMP6MF_Msk + +/******************** Bits definition for TAMP_SCR register *****************/ +#define TAMP_SCR_CTAMP1F_Pos (0U) +#define TAMP_SCR_CTAMP1F_Msk (0x1UL << TAMP_SCR_CTAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SCR_CTAMP1F TAMP_SCR_CTAMP1F_Msk +#define TAMP_SCR_CTAMP2F_Pos (1U) +#define TAMP_SCR_CTAMP2F_Msk (0x1UL << TAMP_SCR_CTAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SCR_CTAMP2F TAMP_SCR_CTAMP2F_Msk +#define TAMP_SCR_CTAMP3F_Pos (2U) +#define TAMP_SCR_CTAMP3F_Msk (0x1UL << TAMP_SCR_CTAMP3F_Pos) /*!< 0x00000004 */ +#define TAMP_SCR_CTAMP3F TAMP_SCR_CTAMP3F_Msk +#define TAMP_SCR_CITAMP3F_Pos (18U) +#define TAMP_SCR_CITAMP3F_Msk (0x1UL << TAMP_SCR_CITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SCR_CITAMP3F TAMP_SCR_CITAMP3F_Msk +#define TAMP_SCR_CITAMP4F_Pos (19U) +#define TAMP_SCR_CITAMP4F_Msk (0x1UL << TAMP_SCR_CITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SCR_CITAMP4F TAMP_SCR_CITAMP4F_Msk +#define TAMP_SCR_CITAMP5F_Pos (20U) +#define TAMP_SCR_CITAMP5F_Msk (0x1UL << TAMP_SCR_CITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SCR_CITAMP5F TAMP_SCR_CITAMP5F_Msk +#define TAMP_SCR_CITAMP6F_Pos (21U) +#define TAMP_SCR_CITAMP6F_Msk (0x1UL << TAMP_SCR_CITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SCR_CITAMP6F TAMP_SCR_CITAMP6F_Msk + +/******************** Bits definition for TAMP_BKP0R register ***************/ +#define TAMP_BKP0R_Pos (0U) +#define TAMP_BKP0R_Msk (0xFFFFFFFFUL << TAMP_BKP0R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP0R TAMP_BKP0R_Msk + +/******************** Bits definition for TAMP_BKP1R register ***************/ +#define TAMP_BKP1R_Pos (0U) +#define TAMP_BKP1R_Msk (0xFFFFFFFFUL << TAMP_BKP1R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP1R TAMP_BKP1R_Msk + +/******************** Bits definition for TAMP_BKP2R register ***************/ +#define TAMP_BKP2R_Pos (0U) +#define TAMP_BKP2R_Msk (0xFFFFFFFFUL << TAMP_BKP2R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP2R TAMP_BKP2R_Msk + +/******************** Bits definition for TAMP_BKP3R register ***************/ +#define TAMP_BKP3R_Pos (0U) +#define TAMP_BKP3R_Msk (0xFFFFFFFFUL << TAMP_BKP3R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP3R TAMP_BKP3R_Msk + +/******************** Bits definition for TAMP_BKP4R register ***************/ +#define TAMP_BKP4R_Pos (0U) +#define TAMP_BKP4R_Msk (0xFFFFFFFFUL << TAMP_BKP4R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP4R TAMP_BKP4R_Msk + +/******************************************************************************/ +/* */ +/* Serial Peripheral Interface (SPI) */ +/* */ +/******************************************************************************/ +/* + * @brief Specific device feature definitions (not present on all devices in the STM32G0 series) + */ +#define SPI_I2S_SUPPORT /*!< I2S support */ + +/******************* Bit definition for SPI_CR1 register ********************/ +#define SPI_CR1_CPHA_Pos (0U) +#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */ +#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*! exti[16] Interrupt */ +#define SYSCFG_ITLINE1_SR_PVMOUT_Pos (1U) +#define SYSCFG_ITLINE1_SR_PVMOUT_Msk (0x1UL << SYSCFG_ITLINE1_SR_PVMOUT_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE1_SR_PVMOUT SYSCFG_ITLINE1_SR_PVMOUT_Msk /*!< VDDUSB Power voltage monitor -> exti[34] Interrupt */ +#define SYSCFG_ITLINE2_SR_TAMPER_Pos (0U) +#define SYSCFG_ITLINE2_SR_TAMPER_Msk (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE2_SR_TAMPER SYSCFG_ITLINE2_SR_TAMPER_Msk /*!< TAMPER -> exti[21] interrupt */ +#define SYSCFG_ITLINE2_SR_RTC_Pos (1U) +#define SYSCFG_ITLINE2_SR_RTC_Msk (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE2_SR_RTC SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos (0U) +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC SYSCFG_ITLINE3_SR_FLASH_ECC_Msk /*!< Flash ITF ECC interrupt */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos (1U) +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF SYSCFG_ITLINE3_SR_FLASH_ITF_Msk /*!< FLASH ITF interrupt */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos (0U) +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL SYSCFG_ITLINE4_SR_CLK_CTRL_Msk /*!< RCC interrupt */ +#define SYSCFG_ITLINE4_SR_CRS_Pos (1U) +#define SYSCFG_ITLINE4_SR_CRS_Msk (0x1UL << SYSCFG_ITLINE4_SR_CRS_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE4_SR_CRS SYSCFG_ITLINE4_SR_CRS_Msk /*!< CRS interrupt */ +#define SYSCFG_ITLINE5_SR_EXTI0_Pos (0U) +#define SYSCFG_ITLINE5_SR_EXTI0_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE5_SR_EXTI0 SYSCFG_ITLINE5_SR_EXTI0_Msk /*!< External Interrupt 0 */ +#define SYSCFG_ITLINE5_SR_EXTI1_Pos (1U) +#define SYSCFG_ITLINE5_SR_EXTI1_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE5_SR_EXTI1 SYSCFG_ITLINE5_SR_EXTI1_Msk /*!< External Interrupt 1 */ +#define SYSCFG_ITLINE6_SR_EXTI2_Pos (0U) +#define SYSCFG_ITLINE6_SR_EXTI2_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE6_SR_EXTI2 SYSCFG_ITLINE6_SR_EXTI2_Msk /*!< External Interrupt 2 */ +#define SYSCFG_ITLINE6_SR_EXTI3_Pos (1U) +#define SYSCFG_ITLINE6_SR_EXTI3_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE6_SR_EXTI3 SYSCFG_ITLINE6_SR_EXTI3_Msk /*!< External Interrupt 3 */ +#define SYSCFG_ITLINE7_SR_EXTI4_Pos (0U) +#define SYSCFG_ITLINE7_SR_EXTI4_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE7_SR_EXTI4 SYSCFG_ITLINE7_SR_EXTI4_Msk /*!< External Interrupt 4 */ +#define SYSCFG_ITLINE7_SR_EXTI5_Pos (1U) +#define SYSCFG_ITLINE7_SR_EXTI5_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE7_SR_EXTI5 SYSCFG_ITLINE7_SR_EXTI5_Msk /*!< External Interrupt 5 */ +#define SYSCFG_ITLINE7_SR_EXTI6_Pos (2U) +#define SYSCFG_ITLINE7_SR_EXTI6_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE7_SR_EXTI6 SYSCFG_ITLINE7_SR_EXTI6_Msk /*!< External Interrupt 6 */ +#define SYSCFG_ITLINE7_SR_EXTI7_Pos (3U) +#define SYSCFG_ITLINE7_SR_EXTI7_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE7_SR_EXTI7 SYSCFG_ITLINE7_SR_EXTI7_Msk /*!< External Interrupt 7 */ +#define SYSCFG_ITLINE7_SR_EXTI8_Pos (4U) +#define SYSCFG_ITLINE7_SR_EXTI8_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE7_SR_EXTI8 SYSCFG_ITLINE7_SR_EXTI8_Msk /*!< External Interrupt 8 */ +#define SYSCFG_ITLINE7_SR_EXTI9_Pos (5U) +#define SYSCFG_ITLINE7_SR_EXTI9_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */ +#define SYSCFG_ITLINE7_SR_EXTI9 SYSCFG_ITLINE7_SR_EXTI9_Msk /*!< External Interrupt 9 */ +#define SYSCFG_ITLINE7_SR_EXTI10_Pos (6U) +#define SYSCFG_ITLINE7_SR_EXTI10_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */ +#define SYSCFG_ITLINE7_SR_EXTI10 SYSCFG_ITLINE7_SR_EXTI10_Msk /*!< External Interrupt 10 */ +#define SYSCFG_ITLINE7_SR_EXTI11_Pos (7U) +#define SYSCFG_ITLINE7_SR_EXTI11_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */ +#define SYSCFG_ITLINE7_SR_EXTI11 SYSCFG_ITLINE7_SR_EXTI11_Msk /*!< External Interrupt 11 */ +#define SYSCFG_ITLINE7_SR_EXTI12_Pos (8U) +#define SYSCFG_ITLINE7_SR_EXTI12_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */ +#define SYSCFG_ITLINE7_SR_EXTI12 SYSCFG_ITLINE7_SR_EXTI12_Msk /*!< External Interrupt 12 */ +#define SYSCFG_ITLINE7_SR_EXTI13_Pos (9U) +#define SYSCFG_ITLINE7_SR_EXTI13_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */ +#define SYSCFG_ITLINE7_SR_EXTI13 SYSCFG_ITLINE7_SR_EXTI13_Msk /*!< External Interrupt 13 */ +#define SYSCFG_ITLINE7_SR_EXTI14_Pos (10U) +#define SYSCFG_ITLINE7_SR_EXTI14_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */ +#define SYSCFG_ITLINE7_SR_EXTI14 SYSCFG_ITLINE7_SR_EXTI14_Msk /*!< External Interrupt 14 */ +#define SYSCFG_ITLINE7_SR_EXTI15_Pos (11U) +#define SYSCFG_ITLINE7_SR_EXTI15_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */ +#define SYSCFG_ITLINE7_SR_EXTI15 SYSCFG_ITLINE7_SR_EXTI15_Msk /*!< External Interrupt 15 */ +#define SYSCFG_ITLINE8_SR_UCPD1_Pos (0U) +#define SYSCFG_ITLINE8_SR_UCPD1_Msk (0x1UL << SYSCFG_ITLINE8_SR_UCPD1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE8_SR_UCPD1 SYSCFG_ITLINE8_SR_UCPD1_Msk /*!< UCPD1 -> exti[32] Interrupt */ +#define SYSCFG_ITLINE8_SR_UCPD2_Pos (1U) +#define SYSCFG_ITLINE8_SR_UCPD2_Msk (0x1UL << SYSCFG_ITLINE8_SR_UCPD2_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE8_SR_UCPD2 SYSCFG_ITLINE8_SR_UCPD2_Msk /*!< UCPD2 -> exti[33] Interrupt */ +#define SYSCFG_ITLINE8_SR_USB_Pos (2U) +#define SYSCFG_ITLINE8_SR_USB_Msk (0x1UL << SYSCFG_ITLINE8_SR_USB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE8_SR_USB SYSCFG_ITLINE8_SR_USB_Msk /*!< USB Interrupt */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos (0U) +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1 SYSCFG_ITLINE9_SR_DMA1_CH1_Msk /*!< DMA1 Channel 1 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos (0U) +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2 SYSCFG_ITLINE10_SR_DMA1_CH2_Msk /*!< DMA1 Channel 2 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos (1U) +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3 SYSCFG_ITLINE10_SR_DMA1_CH3_Msk /*!< DMA2 Channel 3 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos (0U) +#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE11_SR_DMAMUX1 SYSCFG_ITLINE11_SR_DMAMUX1_Msk /*!< DMAMUX Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4 SYSCFG_ITLINE11_SR_DMA1_CH4_Msk /*!< DMA1 Channel 4 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos (2U) +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5 SYSCFG_ITLINE11_SR_DMA1_CH5_Msk /*!< DMA1 Channel 5 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos (3U) +#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6 SYSCFG_ITLINE11_SR_DMA1_CH6_Msk /*!< DMA1 Channel 6 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos (4U) +#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7 SYSCFG_ITLINE11_SR_DMA1_CH7_Msk /*!< DMA1 Channel 7 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA2_CH1_Pos (5U) +#define SYSCFG_ITLINE11_SR_DMA2_CH1_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH1_Pos) /*!< 0x00000020 */ +#define SYSCFG_ITLINE11_SR_DMA2_CH1 SYSCFG_ITLINE11_SR_DMA2_CH1_Msk /*!< DMA2 Channel 1 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA2_CH2_Pos (6U) +#define SYSCFG_ITLINE11_SR_DMA2_CH2_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH2_Pos) /*!< 0x00000040 */ +#define SYSCFG_ITLINE11_SR_DMA2_CH2 SYSCFG_ITLINE11_SR_DMA2_CH2_Msk /*!< DMA2 Channel 2 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA2_CH3_Pos (7U) +#define SYSCFG_ITLINE11_SR_DMA2_CH3_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH3_Pos) /*!< 0x00000080 */ +#define SYSCFG_ITLINE11_SR_DMA2_CH3 SYSCFG_ITLINE11_SR_DMA2_CH3_Msk /*!< DMA2 Channel 3 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA2_CH4_Pos (8U) +#define SYSCFG_ITLINE11_SR_DMA2_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH4_Pos) /*!< 0x00000100 */ +#define SYSCFG_ITLINE11_SR_DMA2_CH4 SYSCFG_ITLINE11_SR_DMA2_CH4_Msk /*!< DMA2 Channel 4 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA2_CH5_Pos (9U) +#define SYSCFG_ITLINE11_SR_DMA2_CH5_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH5_Pos) /*!< 0x00000200 */ +#define SYSCFG_ITLINE11_SR_DMA2_CH5 SYSCFG_ITLINE11_SR_DMA2_CH5_Msk /*!< DMA2 Channel 5 Interrupt */ +#define SYSCFG_ITLINE12_SR_ADC_Pos (0U) +#define SYSCFG_ITLINE12_SR_ADC_Msk (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE12_SR_ADC SYSCFG_ITLINE12_SR_ADC_Msk /*!< ADC Interrupt */ +#define SYSCFG_ITLINE12_SR_COMP1_Pos (1U) +#define SYSCFG_ITLINE12_SR_COMP1_Msk (0x1UL << SYSCFG_ITLINE12_SR_COMP1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE12_SR_COMP1 SYSCFG_ITLINE12_SR_COMP1_Msk /*!< COMP1 Interrupt -> exti[17] */ +#define SYSCFG_ITLINE12_SR_COMP2_Pos (2U) +#define SYSCFG_ITLINE12_SR_COMP2_Msk (0x1UL << SYSCFG_ITLINE12_SR_COMP2_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE12_SR_COMP2 SYSCFG_ITLINE12_SR_COMP2_Msk /*!< COMP2 Interrupt -> exti[18] */ +#define SYSCFG_ITLINE12_SR_COMP3_Pos (3U) +#define SYSCFG_ITLINE12_SR_COMP3_Msk (0x1UL << SYSCFG_ITLINE12_SR_COMP3_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE12_SR_COMP3 SYSCFG_ITLINE12_SR_COMP3_Msk /*!< COMP3 Interrupt -> exti[20] */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos (0U) +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU SYSCFG_ITLINE13_SR_TIM1_CCU_Msk /*!< TIM1 CCU Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos (1U) +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG SYSCFG_ITLINE13_SR_TIM1_TRG_Msk /*!< TIM1 TRG Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos (2U) +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD SYSCFG_ITLINE13_SR_TIM1_UPD_Msk /*!< TIM1 UPD Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos (3U) +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK SYSCFG_ITLINE13_SR_TIM1_BRK_Msk /*!< TIM1 BRK Interrupt */ +#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos (0U) +#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE14_SR_TIM1_CC SYSCFG_ITLINE14_SR_TIM1_CC_Msk /*!< TIM1 CC Interrupt */ +#define SYSCFG_ITLINE15_SR_TIM2_GLB_Pos (0U) +#define SYSCFG_ITLINE15_SR_TIM2_GLB_Msk (0x1UL << SYSCFG_ITLINE15_SR_TIM2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE15_SR_TIM2_GLB SYSCFG_ITLINE15_SR_TIM2_GLB_Msk /*!< TIM2 GLB Interrupt */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos (0U) +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB SYSCFG_ITLINE16_SR_TIM3_GLB_Msk /*!< TIM3 GLB Interrupt */ +#define SYSCFG_ITLINE16_SR_TIM4_GLB_Pos (1U) +#define SYSCFG_ITLINE16_SR_TIM4_GLB_Msk (0x1UL << SYSCFG_ITLINE16_SR_TIM4_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE16_SR_TIM4_GLB SYSCFG_ITLINE16_SR_TIM4_GLB_Msk /*!< TIM4 GLB Interrupt */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos (0U) +#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk (0x1UL << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB SYSCFG_ITLINE17_SR_TIM6_GLB_Msk /*!< TIM6 GLB Interrupt */ +#define SYSCFG_ITLINE17_SR_DAC_Pos (1U) +#define SYSCFG_ITLINE17_SR_DAC_Msk (0x1UL << SYSCFG_ITLINE17_SR_DAC_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE17_SR_DAC SYSCFG_ITLINE17_SR_DAC_Msk /*!< DAC Interrupt */ +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos (2U) +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk (0x1UL << SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk /*!< LPTIM1 -> exti[29] Interrupt */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos (0U) +#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk (0x1UL << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB SYSCFG_ITLINE18_SR_TIM7_GLB_Msk /*!< TIM7 GLB Interrupt */ +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos (1U) +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk (0x1UL << SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk /*!< LPTIM2 -> exti[30] Interrupt */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos (0U) +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos (0U) +#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk (0x1UL << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /*!< TIM15 GLB Interrupt */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos (0U) +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */ +#define SYSCFG_ITLINE21_SR_FDCAN1_IT0_Pos (1U) +#define SYSCFG_ITLINE21_SR_FDCAN1_IT0_Msk (0x1UL << SYSCFG_ITLINE21_SR_FDCAN1_IT0_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE21_SR_FDCAN1_IT0 SYSCFG_ITLINE21_SR_FDCAN1_IT0_Msk /*!< FDCAN1 IT0 Interrupt */ +#define SYSCFG_ITLINE21_SR_FDCAN2_IT0_Pos (2U) +#define SYSCFG_ITLINE21_SR_FDCAN2_IT0_Msk (0x1UL << SYSCFG_ITLINE21_SR_FDCAN2_IT0_Pos) /*!< 0x00000003 */ +#define SYSCFG_ITLINE21_SR_FDCAN2_IT0 SYSCFG_ITLINE21_SR_FDCAN2_IT0_Msk /*!< FDCAN2 IT0 Interrupt */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos (0U) +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */ +#define SYSCFG_ITLINE22_SR_FDCAN1_IT1_Pos (1U) +#define SYSCFG_ITLINE22_SR_FDCAN1_IT1_Msk (0x1UL << SYSCFG_ITLINE22_SR_FDCAN1_IT1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE22_SR_FDCAN1_IT1 SYSCFG_ITLINE22_SR_FDCAN1_IT1_Msk /*!< FDCAN1 IT1 Interrupt */ +#define SYSCFG_ITLINE22_SR_FDCAN2_IT1_Pos (2U) +#define SYSCFG_ITLINE22_SR_FDCAN2_IT1_Msk (0x1UL << SYSCFG_ITLINE22_SR_FDCAN2_IT1_Pos) /*!< 0x00000003 */ +#define SYSCFG_ITLINE22_SR_FDCAN2_IT1 SYSCFG_ITLINE22_SR_FDCAN2_IT1_Msk /*!< FDCAN2 IT1 Interrupt */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos (0U) +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB SYSCFG_ITLINE23_SR_I2C1_GLB_Msk /*!< I2C1 GLB Interrupt -> exti[23] */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos (0U) +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB SYSCFG_ITLINE24_SR_I2C2_GLB_Msk /*!< I2C2 GLB Interrupt -> exti[22]*/ +#define SYSCFG_ITLINE24_SR_I2C3_GLB_Pos (1U) +#define SYSCFG_ITLINE24_SR_I2C3_GLB_Msk (0x1UL << SYSCFG_ITLINE24_SR_I2C3_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE24_SR_I2C3_GLB SYSCFG_ITLINE24_SR_I2C3_GLB_Msk /*!< I2C3 GLB Interrupt -> exti[24]*/ +#define SYSCFG_ITLINE25_SR_SPI1_Pos (0U) +#define SYSCFG_ITLINE25_SR_SPI1_Msk (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE25_SR_SPI1 SYSCFG_ITLINE25_SR_SPI1_Msk /*!< SPI1 Interrupt */ +#define SYSCFG_ITLINE26_SR_SPI2_Pos (0U) +#define SYSCFG_ITLINE26_SR_SPI2_Msk (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE26_SR_SPI2 SYSCFG_ITLINE26_SR_SPI2_Msk /*!< SPI2 Interrupt */ +#define SYSCFG_ITLINE26_SR_SPI3_Pos (1U) +#define SYSCFG_ITLINE26_SR_SPI3_Msk (0x1UL << SYSCFG_ITLINE26_SR_SPI3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE26_SR_SPI3 SYSCFG_ITLINE26_SR_SPI3_Msk /*!< SPI3 Interrupt */ +#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos (0U) +#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE27_SR_USART1_GLB SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */ +#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos (0U) +#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE28_SR_USART2_GLB SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */ +#define SYSCFG_ITLINE28_SR_LPUART2_GLB_Pos (1U) +#define SYSCFG_ITLINE28_SR_LPUART2_GLB_Msk (0x1UL << SYSCFG_ITLINE28_SR_LPUART2_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE28_SR_LPUART2_GLB SYSCFG_ITLINE28_SR_LPUART2_GLB_Msk /*!< LPUART2 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_USART3_GLB_Pos (0U) +#define SYSCFG_ITLINE29_SR_USART3_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_USART3_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE29_SR_USART3_GLB SYSCFG_ITLINE29_SR_USART3_GLB_Msk /*!< USART3 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_USART4_GLB_Pos (1U) +#define SYSCFG_ITLINE29_SR_USART4_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_USART4_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE29_SR_USART4_GLB SYSCFG_ITLINE29_SR_USART4_GLB_Msk /*!< USART4 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos (2U) +#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE29_SR_LPUART1_GLB SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk /*!< LPUART1 GLB Interrupt -> exti[28] */ +#define SYSCFG_ITLINE29_SR_USART5_GLB_Pos (3U) +#define SYSCFG_ITLINE29_SR_USART5_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_USART5_GLB_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE29_SR_USART5_GLB SYSCFG_ITLINE29_SR_USART5_GLB_Msk /*!< USART5 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_USART6_GLB_Pos (4U) +#define SYSCFG_ITLINE29_SR_USART6_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_USART6_GLB_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE29_SR_USART6_GLB SYSCFG_ITLINE29_SR_USART6_GLB_Msk /*!< USART6 GLB Interrupt */ +#define SYSCFG_ITLINE30_SR_CEC_Pos (0U) +#define SYSCFG_ITLINE30_SR_CEC_Msk (0x1UL << SYSCFG_ITLINE30_SR_CEC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE30_SR_CEC SYSCFG_ITLINE30_SR_CEC_Msk /*!< CEC Interrupt-> exti[27] */ + +/******************************************************************************/ +/* */ +/* TIM */ +/* */ +/******************************************************************************/ +/******************* Bit definition for TIM_CR1 register ********************/ +#define TIM_CR1_CEN_Pos (0U) +#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */ +#define TIM_CR1_CEN TIM_CR1_CEN_Msk /*! + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ +typedef struct +{ + __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR1; /*!< ADC configuration register 1, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR; /*!< ADC sampling time register, Address offset: 0x14 */ + uint32_t RESERVED1; /*!< Reserved, 0x18 */ + uint32_t RESERVED2; /*!< Reserved, 0x1C */ + __IO uint32_t AWD1TR; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ + __IO uint32_t AWD2TR; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */ + __IO uint32_t CHSELR; /*!< ADC group regular sequencer register, Address offset: 0x28 */ + __IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x2C */ + uint32_t RESERVED3[4]; /*!< Reserved, 0x30 - 0x3C */ + __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ + uint32_t RESERVED4[23];/*!< Reserved, 0x44 - 0x9C */ + __IO uint32_t AWD2CR; /*!< ADC analog watchdog 2 configuration register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 configuration register, Address offset: 0xA4 */ + uint32_t RESERVED5[3]; /*!< Reserved, 0xA8 - 0xB0 */ + __IO uint32_t CALFACT; /*!< ADC Calibration factor register, Address offset: 0xB4 */ +} ADC_TypeDef; + +typedef struct +{ + __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ +} ADC_Common_TypeDef; + +/* Legacy registers naming */ +#define TR1 AWD1TR +#define TR2 AWD2TR +#define TR3 AWD3TR + +/** + * @brief FD Controller Area Network + */ + +typedef struct +{ + __IO uint32_t CREL; /*!< FDCAN Core Release register, Address offset: 0x000 */ + __IO uint32_t ENDN; /*!< FDCAN Endian register, Address offset: 0x004 */ + uint32_t RESERVED1; /*!< Reserved, 0x008 */ + __IO uint32_t DBTP; /*!< FDCAN Data Bit Timing & Prescaler register, Address offset: 0x00C */ + __IO uint32_t TEST; /*!< FDCAN Test register, Address offset: 0x010 */ + __IO uint32_t RWD; /*!< FDCAN RAM Watchdog register, Address offset: 0x014 */ + __IO uint32_t CCCR; /*!< FDCAN CC Control register, Address offset: 0x018 */ + __IO uint32_t NBTP; /*!< FDCAN Nominal Bit Timing & Prescaler register, Address offset: 0x01C */ + __IO uint32_t TSCC; /*!< FDCAN Timestamp Counter Configuration register, Address offset: 0x020 */ + __IO uint32_t TSCV; /*!< FDCAN Timestamp Counter Value register, Address offset: 0x024 */ + __IO uint32_t TOCC; /*!< FDCAN Timeout Counter Configuration register, Address offset: 0x028 */ + __IO uint32_t TOCV; /*!< FDCAN Timeout Counter Value register, Address offset: 0x02C */ + uint32_t RESERVED2[4]; /*!< Reserved, 0x030 - 0x03C */ + __IO uint32_t ECR; /*!< FDCAN Error Counter register, Address offset: 0x040 */ + __IO uint32_t PSR; /*!< FDCAN Protocol Status register, Address offset: 0x044 */ + __IO uint32_t TDCR; /*!< FDCAN Transmitter Delay Compensation register, Address offset: 0x048 */ + uint32_t RESERVED3; /*!< Reserved, 0x04C */ + __IO uint32_t IR; /*!< FDCAN Interrupt register, Address offset: 0x050 */ + __IO uint32_t IE; /*!< FDCAN Interrupt Enable register, Address offset: 0x054 */ + __IO uint32_t ILS; /*!< FDCAN Interrupt Line Select register, Address offset: 0x058 */ + __IO uint32_t ILE; /*!< FDCAN Interrupt Line Enable register, Address offset: 0x05C */ + uint32_t RESERVED4[8]; /*!< Reserved, 0x060 - 0x07C */ + __IO uint32_t RXGFC; /*!< FDCAN Global Filter Configuration register, Address offset: 0x080 */ + __IO uint32_t XIDAM; /*!< FDCAN Extended ID AND Mask register, Address offset: 0x084 */ + __IO uint32_t HPMS; /*!< FDCAN High Priority Message Status register, Address offset: 0x088 */ + uint32_t RESERVED5; /*!< Reserved, 0x08C */ + __IO uint32_t RXF0S; /*!< FDCAN Rx FIFO 0 Status register, Address offset: 0x090 */ + __IO uint32_t RXF0A; /*!< FDCAN Rx FIFO 0 Acknowledge register, Address offset: 0x094 */ + __IO uint32_t RXF1S; /*!< FDCAN Rx FIFO 1 Status register, Address offset: 0x098 */ + __IO uint32_t RXF1A; /*!< FDCAN Rx FIFO 1 Acknowledge register, Address offset: 0x09C */ + uint32_t RESERVED6[8]; /*!< Reserved, 0x0A0 - 0x0BC */ + __IO uint32_t TXBC; /*!< FDCAN Tx Buffer Configuration register, Address offset: 0x0C0 */ + __IO uint32_t TXFQS; /*!< FDCAN Tx FIFO/Queue Status register, Address offset: 0x0C4 */ + __IO uint32_t TXBRP; /*!< FDCAN Tx Buffer Request Pending register, Address offset: 0x0C8 */ + __IO uint32_t TXBAR; /*!< FDCAN Tx Buffer Add Request register, Address offset: 0x0CC */ + __IO uint32_t TXBCR; /*!< FDCAN Tx Buffer Cancellation Request register, Address offset: 0x0D0 */ + __IO uint32_t TXBTO; /*!< FDCAN Tx Buffer Transmission Occurred register, Address offset: 0x0D4 */ + __IO uint32_t TXBCF; /*!< FDCAN Tx Buffer Cancellation Finished register, Address offset: 0x0D8 */ + __IO uint32_t TXBTIE; /*!< FDCAN Tx Buffer Transmission Interrupt Enable register, Address offset: 0x0DC */ + __IO uint32_t TXBCIE; /*!< FDCAN Tx Buffer Cancellation Finished Interrupt Enable register, Address offset: 0x0E0 */ + __IO uint32_t TXEFS; /*!< FDCAN Tx Event FIFO Status register, Address offset: 0x0E4 */ + __IO uint32_t TXEFA; /*!< FDCAN Tx Event FIFO Acknowledge register, Address offset: 0x0E8 */ +} FDCAN_GlobalTypeDef; + +/** + * @brief FD Controller Area Network Configuration + */ + +typedef struct +{ + __IO uint32_t CKDIV; /*!< FDCAN clock divider register, Address offset: 0x100 + 0x000 */ +} FDCAN_Config_TypeDef; + +/** + * @brief HDMI-CEC + */ +typedef struct +{ + __IO uint32_t CR; /*!< CEC control register, Address offset:0x00 */ + __IO uint32_t CFGR; /*!< CEC configuration register, Address offset:0x04 */ + __IO uint32_t TXDR; /*!< CEC Tx data register , Address offset:0x08 */ + __IO uint32_t RXDR; /*!< CEC Rx Data Register, Address offset:0x0C */ + __IO uint32_t ISR; /*!< CEC Interrupt and Status Register, Address offset:0x10 */ + __IO uint32_t IER; /*!< CEC interrupt enable register, Address offset:0x14 */ +}CEC_TypeDef; + +/** + * @brief Comparator + */ +typedef struct +{ + __IO uint32_t CSR; /*!< COMP control and status register, Address offset: 0x00 */ +} COMP_TypeDef; + +typedef struct +{ + __IO uint32_t CSR_ODD; /*!< COMP control and status register located in register of comparator instance odd (exception for STM32G0 devices featuring ADC3 instance: in common group of COMP2 and COMP3, instances odd and even are inverted), used for bits common to several COMP instances, Address offset: 0x00 */ + __IO uint32_t CSR_EVEN; /*!< COMP control and status register located in register of comparator instance even (exception for STM32G0 devices featuring ADC3 instance: in common group of COMP2 and COMP3, instances odd and even are inverted), used for bits common to several COMP instances, Address offset: 0x04 */ +} COMP_Common_TypeDef; + +/** + * @brief CRC calculation unit + */ +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED1; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + +/** + * @brief Clock Recovery System + */ +typedef struct +{ +__IO uint32_t CR; /*!< CRS ccontrol register, Address offset: 0x00 */ +__IO uint32_t CFGR; /*!< CRS configuration register, Address offset: 0x04 */ +__IO uint32_t ISR; /*!< CRS interrupt and status register, Address offset: 0x08 */ +__IO uint32_t ICR; /*!< CRS interrupt flag clear register, Address offset: 0x0C */ +} CRS_TypeDef; +/** + * @brief Digital to Analog Converter + */ +typedef struct +{ + __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */ + __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */ + __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */ + __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */ + __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */ + __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */ + __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */ + __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */ + __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */ + __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */ + __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */ + __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */ + __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */ + __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */ + __IO uint32_t CCR; /*!< DAC calibration control register, Address offset: 0x38 */ + __IO uint32_t MCR; /*!< DAC mode control register, Address offset: 0x3C */ + __IO uint32_t SHSR1; /*!< DAC Sample and Hold sample time register 1, Address offset: 0x40 */ + __IO uint32_t SHSR2; /*!< DAC Sample and Hold sample time register 2, Address offset: 0x44 */ + __IO uint32_t SHHR; /*!< DAC Sample and Hold hold time register, Address offset: 0x48 */ + __IO uint32_t SHRR; /*!< DAC Sample and Hold refresh time register, Address offset: 0x4C */ +} DAC_TypeDef; + +/** + * @brief Debug MCU + */ +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug configuration register, Address offset: 0x04 */ + __IO uint32_t APBFZ1; /*!< Debug APB freeze register 1, Address offset: 0x08 */ + __IO uint32_t APBFZ2; /*!< Debug APB freeze register 2, Address offset: 0x0C */ +} DBG_TypeDef; + +/** + * @brief DMA Controller + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} DMA_TypeDef; + +/** + * @brief DMA Multiplexer + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register Address offset: 0x0004 * (channel x) */ +}DMAMUX_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< DMA Channel Status Register Address offset: 0x0080 */ + __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register Address offset: 0x0084 */ +}DMAMUX_ChannelStatus_TypeDef; + +typedef struct +{ + __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register Address offset: 0x0100 + 0x0004 * (Req Gen x) */ +}DMAMUX_RequestGen_TypeDef; + +typedef struct +{ + __IO uint32_t RGSR; /*!< DMA Request Generator Status Register Address offset: 0x0140 */ + __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register Address offset: 0x0144 */ +}DMAMUX_RequestGenStatus_TypeDef; + +/** + * @brief Asynch Interrupt/Event Controller (EXTI) + */ +typedef struct +{ + __IO uint32_t RTSR1; /*!< EXTI Rising Trigger Selection Register 1, Address offset: 0x00 */ + __IO uint32_t FTSR1; /*!< EXTI Falling Trigger Selection Register 1, Address offset: 0x04 */ + __IO uint32_t SWIER1; /*!< EXTI Software Interrupt event Register 1, Address offset: 0x08 */ + __IO uint32_t RPR1; /*!< EXTI Rising Pending Register 1, Address offset: 0x0C */ + __IO uint32_t FPR1; /*!< EXTI Falling Pending Register 1, Address offset: 0x10 */ + uint32_t RESERVED1[3]; /*!< Reserved 1, 0x14 -- 0x1C */ + __IO uint32_t RTSR2; /*!< EXTI Rising Trigger Selection Register 2, Address offset: 0x20 */ + __IO uint32_t FTSR2; /*!< EXTI Falling Trigger Selection Register 2, Address offset: 0x24 */ + __IO uint32_t SWIER2; /*!< EXTI Software Interrupt event Register 2, Address offset: 0x28 */ + __IO uint32_t RPR2; /*!< EXTI Rising Pending Register 2, Address offset: 0x2C */ + __IO uint32_t FPR2; /*!< EXTI Falling Pending Register 2, Address offset: 0x30 */ + uint32_t RESERVED3[11]; /*!< Reserved 3, 0x34 -- 0x5C */ + __IO uint32_t EXTICR[4]; /*!< EXTI External Interrupt Configuration Register, 0x60 -- 0x6C */ + uint32_t RESERVED4[4]; /*!< Reserved 4, 0x70 -- 0x7C */ + __IO uint32_t IMR1; /*!< EXTI Interrupt Mask Register 1, Address offset: 0x80 */ + __IO uint32_t EMR1; /*!< EXTI Event Mask Register 1, Address offset: 0x84 */ + uint32_t RESERVED5[2]; /*!< Reserved 5, 0x88 -- 0x8C */ + __IO uint32_t IMR2; /*!< EXTI Interrupt Mask Register 2, Address offset: 0x90 */ + __IO uint32_t EMR2; /*!< EXTI Event Mask Register 2, Address offset: 0x94 */ +} EXTI_TypeDef; + +/** + * @brief FLASH Registers + */ +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH Access Control register, Address offset: 0x00 */ + uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x04 */ + __IO uint32_t KEYR; /*!< FLASH Key register, Address offset: 0x08 */ + __IO uint32_t OPTKEYR; /*!< FLASH Option Key register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< FLASH Status register, Address offset: 0x10 */ + __IO uint32_t CR; /*!< FLASH Control register, Address offset: 0x14 */ + __IO uint32_t ECCR; /*!< FLASH ECC bank 1 register, Address offset: 0x18 */ + __IO uint32_t ECC2R; /*!< FLASH ECC bank 2 register, Address offset: 0x1C */ + __IO uint32_t OPTR; /*!< FLASH Option register, Address offset: 0x20 */ + __IO uint32_t PCROP1ASR; /*!< FLASH Bank PCROP area A Start address register, Address offset: 0x24 */ + __IO uint32_t PCROP1AER; /*!< FLASH Bank PCROP area A End address register, Address offset: 0x28 */ + __IO uint32_t WRP1AR; /*!< FLASH Bank WRP area A address register, Address offset: 0x2C */ + __IO uint32_t WRP1BR; /*!< FLASH Bank WRP area B address register, Address offset: 0x30 */ + __IO uint32_t PCROP1BSR; /*!< FLASH Bank PCROP area B Start address register, Address offset: 0x34 */ + __IO uint32_t PCROP1BER; /*!< FLASH Bank PCROP area B End address register, Address offset: 0x38 */ + uint32_t RESERVED5[2]; /*!< Reserved5, Address offset: 0x3C--0x40 */ + __IO uint32_t PCROP2ASR; /*!< FLASH Bank2 PCROP area A Start address register, Address offset: 0x44 */ + __IO uint32_t PCROP2AER; /*!< FLASH Bank2 PCROP area A End address register, Address offset: 0x48 */ + __IO uint32_t WRP2AR; /*!< FLASH Bank2 WRP area A address register, Address offset: 0x4C */ + __IO uint32_t WRP2BR; /*!< FLASH Bank2 WRP area B address register, Address offset: 0x50 */ + __IO uint32_t PCROP2BSR; /*!< FLASH Bank2 PCROP area B Start address register, Address offset: 0x54 */ + __IO uint32_t PCROP2BER; /*!< FLASH Bank2 PCROP area B End address register, Address offset: 0x58 */ + uint32_t RESERVED7[9]; /*!< Reserved7, Address offset: 0x5C--0x7C */ + __IO uint32_t SECR; /*!< FLASH security register , Address offset: 0x80 */ +} FLASH_TypeDef; + +/** + * @brief General Purpose I/O + */ +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ + __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */ +} GPIO_TypeDef; + + +/** + * @brief Inter-integrated Circuit Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + +/** + * @brief LPTIMER + */ +typedef struct +{ + __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ + __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ + __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ + __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ + __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ + __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ + __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ + __IO uint32_t RESERVED1; /*!< Reserved1, Address offset: 0x20 */ + __IO uint32_t CFGR2; /*!< LPTIM Option register, Address offset: 0x24 */ +} LPTIM_TypeDef; + + +/** + * @brief Power Control + */ +typedef struct +{ + __IO uint32_t CR1; /*!< PWR Power Control Register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< PWR Power Control Register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< PWR Power Control Register 3, Address offset: 0x08 */ + __IO uint32_t CR4; /*!< PWR Power Control Register 4, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< PWR Power Status Register 1, Address offset: 0x10 */ + __IO uint32_t SR2; /*!< PWR Power Status Register 2, Address offset: 0x14 */ + __IO uint32_t SCR; /*!< PWR Power Status Clear Register, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t PUCRA; /*!< PWR Pull-Up Control Register of port A, Address offset: 0x20 */ + __IO uint32_t PDCRA; /*!< PWR Pull-Down Control Register of port A, Address offset: 0x24 */ + __IO uint32_t PUCRB; /*!< PWR Pull-Up Control Register of port B, Address offset: 0x28 */ + __IO uint32_t PDCRB; /*!< PWR Pull-Down Control Register of port B, Address offset: 0x2C */ + __IO uint32_t PUCRC; /*!< PWR Pull-Up Control Register of port C, Address offset: 0x30 */ + __IO uint32_t PDCRC; /*!< PWR Pull-Down Control Register of port C, Address offset: 0x34 */ + __IO uint32_t PUCRD; /*!< PWR Pull-Up Control Register of port D, Address offset: 0x38 */ + __IO uint32_t PDCRD; /*!< PWR Pull-Down Control Register of port D, Address offset: 0x3C */ + __IO uint32_t PUCRE; /*!< PWR Pull-Up Control Register of port E, Address offset: 0x40 */ + __IO uint32_t PDCRE; /*!< PWR Pull-Down Control Register of port E, Address offset: 0x44 */ + __IO uint32_t PUCRF; /*!< PWR Pull-Up Control Register of port F, Address offset: 0x48 */ + __IO uint32_t PDCRF; /*!< PWR Pull-Down Control Register of port F, Address offset: 0x4C */ +} PWR_TypeDef; + +/** + * @brief Reset and Clock Control + */ +typedef struct +{ + __IO uint32_t CR; /*!< RCC Clock Sources Control Register, Address offset: 0x00 */ + __IO uint32_t ICSCR; /*!< RCC Internal Clock Sources Calibration Register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC Regulated Domain Clocks Configuration Register, Address offset: 0x08 */ + __IO uint32_t PLLCFGR; /*!< RCC System PLL configuration Register, Address offset: 0x0C */ + __IO uint32_t RESERVED0; /*!< Reserved, Address offset: 0x10 */ + __IO uint32_t CRRCR; /*!< RCC Clock Configuration Register, Address offset: 0x14 */ + __IO uint32_t CIER; /*!< RCC Clock Interrupt Enable Register, Address offset: 0x18 */ + __IO uint32_t CIFR; /*!< RCC Clock Interrupt Flag Register, Address offset: 0x1C */ + __IO uint32_t CICR; /*!< RCC Clock Interrupt Clear Register, Address offset: 0x20 */ + __IO uint32_t IOPRSTR; /*!< RCC IO port reset register, Address offset: 0x24 */ + __IO uint32_t AHBRSTR; /*!< RCC AHB peripherals reset register, Address offset: 0x28 */ + __IO uint32_t APBRSTR1; /*!< RCC APB peripherals reset register 1, Address offset: 0x2C */ + __IO uint32_t APBRSTR2; /*!< RCC APB peripherals reset register 2, Address offset: 0x30 */ + __IO uint32_t IOPENR; /*!< RCC IO port enable register, Address offset: 0x34 */ + __IO uint32_t AHBENR; /*!< RCC AHB peripherals clock enable register, Address offset: 0x38 */ + __IO uint32_t APBENR1; /*!< RCC APB peripherals clock enable register1, Address offset: 0x3C */ + __IO uint32_t APBENR2; /*!< RCC APB peripherals clock enable register2, Address offset: 0x40 */ + __IO uint32_t IOPSMENR; /*!< RCC IO port clocks enable in sleep mode register, Address offset: 0x44 */ + __IO uint32_t AHBSMENR; /*!< RCC AHB peripheral clocks enable in sleep mode register, Address offset: 0x48 */ + __IO uint32_t APBSMENR1; /*!< RCC APB peripheral clocks enable in sleep mode register1, Address offset: 0x4C */ + __IO uint32_t APBSMENR2; /*!< RCC APB peripheral clocks enable in sleep mode register2, Address offset: 0x50 */ + __IO uint32_t CCIPR; /*!< RCC Peripherals Independent Clocks Configuration Register, Address offset: 0x54 */ + __IO uint32_t CCIPR2; /*!< RCC Peripherals Independent Clocks Configuration Register2, Address offset: 0x58 */ + __IO uint32_t BDCR; /*!< RCC Backup Domain Control Register, Address offset: 0x5C */ + __IO uint32_t CSR; /*!< RCC Unregulated Domain Clock Control and Status Register, Address offset: 0x60 */ +} RCC_TypeDef; + +/** + * @brief Real-Time Clock + */ +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x08 */ + __IO uint32_t ICSR; /*!< RTC initialization control and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x18 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x1C */ + uint32_t RESERVED1; /*!< Reserved Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x1C */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x48 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x4C */ + __IO uint32_t SR; /*!< RTC Status register, Address offset: 0x50 */ + __IO uint32_t MISR; /*!< RTC Masked Interrupt Status register, Address offset: 0x54 */ + uint32_t RESERVED3; /*!< Reserved Address offset: 0x58 */ + __IO uint32_t SCR; /*!< RTC Status Clear register, Address offset: 0x5C */ + __IO uint32_t OR; /*!< RTC option register, Address offset: 0x60 */ +} RTC_TypeDef; + +/** + * @brief Tamper and backup registers + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TAMP configuration register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TAMP configuration register 2, Address offset: 0x04 */ + uint32_t RESERVED0; /*!< Reserved Address offset: 0x08 */ + __IO uint32_t FLTCR; /*!< Reserved Address offset: 0x0C */ + uint32_t RESERVED1[7]; /*!< Reserved Address offset: 0x10 -- 0x28 */ + __IO uint32_t IER; /*!< TAMP Interrupt enable register, Address offset: 0x2C */ + __IO uint32_t SR; /*!< TAMP Status register, Address offset: 0x30 */ + __IO uint32_t MISR; /*!< TAMP Masked Interrupt Status register, Address offset: 0x34 */ + uint32_t RESERVED2; /*!< Reserved Address offset: 0x38 */ + __IO uint32_t SCR; /*!< TAMP Status clear register, Address offset: 0x3C */ + uint32_t RESERVED3[48]; /*!< Reserved Address offset: 0x54 -- 0xFC */ + __IO uint32_t BKP0R; /*!< TAMP backup register 0, Address offset: 0x100 */ + __IO uint32_t BKP1R; /*!< TAMP backup register 1, Address offset: 0x104 */ + __IO uint32_t BKP2R; /*!< TAMP backup register 2, Address offset: 0x108 */ + __IO uint32_t BKP3R; /*!< TAMP backup register 3, Address offset: 0x10C */ + __IO uint32_t BKP4R; /*!< TAMP backup register 4, Address offset: 0x110 */ +} TAMP_TypeDef; + + /** + * @brief Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< SPI Control register 1 (not used in I2S mode), Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ + __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ + __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ + __IO uint32_t RXCRCR; /*!< SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 */ + __IO uint32_t TXCRCR; /*!< SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 */ + __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ + __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ +} SPI_TypeDef; + +/** + * @brief System configuration controller + */ +typedef struct +{ + __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */ + uint32_t RESERVED0[5]; /*!< Reserved, 0x04 --0x14 */ + __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x18 */ + uint32_t RESERVED1[25]; /*!< Reserved 0x1C */ + __IO uint32_t IT_LINE_SR[32]; /*!< SYSCFG configuration IT_LINE register, Address offset: 0x80 */ +} SYSCFG_TypeDef; + +/** + * @brief TIM + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + __IO uint32_t OR1; /*!< TIM option register, Address offset: 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t AF1; /*!< TIM alternate function register 1, Address offset: 0x60 */ + __IO uint32_t AF2; /*!< TIM alternate function register 2, Address offset: 0x64 */ + __IO uint32_t TISEL; /*!< TIM Input Selection register, Address offset: 0x68 */ +} TIM_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + __IO uint32_t PRESC; /*!< USART Prescaler register, Address offset: 0x2C */ +} USART_TypeDef; + +/** + * @brief Universal Serial Bus Full Speed Dual Role Device + */ + +typedef struct +{ + __IO uint32_t CHEP0R; /*!< USB Channel/Endpoint 0 register, Address offset: 0x00 */ + __IO uint32_t CHEP1R; /*!< USB Channel/Endpoint 1 register, Address offset: 0x04 */ + __IO uint32_t CHEP2R; /*!< USB Channel/Endpoint 2 register, Address offset: 0x08 */ + __IO uint32_t CHEP3R; /*!< USB Channel/Endpoint 3 register, Address offset: 0x0C */ + __IO uint32_t CHEP4R; /*!< USB Channel/Endpoint 4 register, Address offset: 0x10 */ + __IO uint32_t CHEP5R; /*!< USB Channel/Endpoint 5 register, Address offset: 0x14 */ + __IO uint32_t CHEP6R; /*!< USB Channel/Endpoint 6 register, Address offset: 0x18 */ + __IO uint32_t CHEP7R; /*!< USB Channel/Endpoint 7 register, Address offset: 0x1C */ + __IO uint32_t RESERVED0[8]; /*!< Reserved, */ + __IO uint32_t CNTR; /*!< Control register, Address offset: 0x40 */ + __IO uint32_t ISTR; /*!< Interrupt status register, Address offset: 0x44 */ + __IO uint32_t FNR; /*!< Frame number register, Address offset: 0x48 */ + __IO uint32_t DADDR; /*!< Device address register, Address offset: 0x4C */ + __IO uint32_t RESERVED1; /*!< Reserved */ + __IO uint32_t LPMCSR; /*!< LPM Control and Status register, Address offset: 0x54 */ + __IO uint32_t BCDR; /*!< Battery Charging detector register, Address offset: 0x58 */ +} USB_DRD_TypeDef; + +/** + * @brief Universal Serial Bus PacketMemoryArea Buffer Descriptor Table + */ +typedef struct +{ + __IO uint32_t TXBD; /*!*/ +#define DAC_CR_CEN1_Pos (14U) +#define DAC_CR_CEN1_Msk (0x1UL << DAC_CR_CEN1_Pos) /*!< 0x00004000 */ +#define DAC_CR_CEN1 DAC_CR_CEN1_Msk /*!*/ + +#define DAC_CR_EN2_Pos (16U) +#define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos) /*!< 0x00010000 */ +#define DAC_CR_EN2 DAC_CR_EN2_Msk /*!*/ +#define DAC_CR_CEN2_Pos (30U) +#define DAC_CR_CEN2_Msk (0x1UL << DAC_CR_CEN2_Pos) /*!< 0x40000000 */ +#define DAC_CR_CEN2 DAC_CR_CEN2_Msk /*!*/ + +/***************** Bit definition for DAC_SWTRIGR register ******************/ +#define DAC_SWTRIGR_SWTRIG1_Pos (0U) +#define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos) /*!< 0x00000001 */ +#define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk /*! */ +#define RTC_ICSR_ALRBWF_Pos (1U) +#define RTC_ICSR_ALRBWF_Msk (0x1UL << RTC_ICSR_ALRBWF_Pos) /*!< 0x00000002 */ +#define RTC_ICSR_ALRBWF RTC_ICSR_ALRBWF_Msk +#define RTC_ICSR_ALRAWF_Pos (0U) +#define RTC_ICSR_ALRAWF_Msk (0x1UL << RTC_ICSR_ALRAWF_Pos) /*!< 0x00000001 */ +#define RTC_ICSR_ALRAWF RTC_ICSR_ALRAWF_Msk + +/******************** Bits definition for RTC_PRER register *****************/ +#define RTC_PRER_PREDIV_A_Pos (16U) +#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */ +#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk +#define RTC_PRER_PREDIV_S_Pos (0U) +#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */ +#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk + +/******************** Bits definition for RTC_WUTR register *****************/ +#define RTC_WUTR_WUT_Pos (0U) +#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */ +#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk /*!< Wakeup auto-reload value bits > */ + +/******************** Bits definition for RTC_CR register *******************/ +#define RTC_CR_OUT2EN_Pos (31U) +#define RTC_CR_OUT2EN_Msk (0x1UL << RTC_CR_OUT2EN_Pos) /*!< 0x80000000 */ +#define RTC_CR_OUT2EN RTC_CR_OUT2EN_Msk /*!< RTC_OUT2 output enable */ +#define RTC_CR_TAMPALRM_TYPE_Pos (30U) +#define RTC_CR_TAMPALRM_TYPE_Msk (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos) /*!< 0x40000000 */ +#define RTC_CR_TAMPALRM_TYPE RTC_CR_TAMPALRM_TYPE_Msk /*!< TAMPALARM output type */ +#define RTC_CR_TAMPALRM_PU_Pos (29U) +#define RTC_CR_TAMPALRM_PU_Msk (0x1UL << RTC_CR_TAMPALRM_PU_Pos) /*!< 0x20000000 */ +#define RTC_CR_TAMPALRM_PU RTC_CR_TAMPALRM_PU_Msk /*!< TAMPALARM output pull-up config */ +#define RTC_CR_TAMPOE_Pos (26U) +#define RTC_CR_TAMPOE_Msk (0x1UL << RTC_CR_TAMPOE_Pos) /*!< 0x04000000 */ +#define RTC_CR_TAMPOE RTC_CR_TAMPOE_Msk /*!< Tamper detection output enable on TAMPALARM */ +#define RTC_CR_TAMPTS_Pos (25U) +#define RTC_CR_TAMPTS_Msk (0x1UL << RTC_CR_TAMPTS_Pos) /*!< 0x02000000 */ +#define RTC_CR_TAMPTS RTC_CR_TAMPTS_Msk /*!< Activate timestamp on tamper detection event */ +#define RTC_CR_ITSE_Pos (24U) +#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos) /*!< 0x01000000 */ +#define RTC_CR_ITSE RTC_CR_ITSE_Msk /*!< Timestamp on internal event enable */ +#define RTC_CR_COE_Pos (23U) +#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */ +#define RTC_CR_COE RTC_CR_COE_Msk +#define RTC_CR_OSEL_Pos (21U) +#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */ +#define RTC_CR_OSEL RTC_CR_OSEL_Msk +#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */ +#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */ +#define RTC_CR_POL_Pos (20U) +#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */ +#define RTC_CR_POL RTC_CR_POL_Msk +#define RTC_CR_COSEL_Pos (19U) +#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */ +#define RTC_CR_COSEL RTC_CR_COSEL_Msk +#define RTC_CR_BKP_Pos (18U) +#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */ +#define RTC_CR_BKP RTC_CR_BKP_Msk +#define RTC_CR_SUB1H_Pos (17U) +#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */ +#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk +#define RTC_CR_ADD1H_Pos (16U) +#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */ +#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk +#define RTC_CR_TSIE_Pos (15U) +#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */ +#define RTC_CR_TSIE RTC_CR_TSIE_Msk /*!< Timestamp interrupt enable > */ +#define RTC_CR_WUTIE_Pos (14U) +#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */ +#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk /*!< Wakeup timer interrupt enable > */ +#define RTC_CR_ALRBIE_Pos (13U) +#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */ +#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk +#define RTC_CR_ALRAIE_Pos (12U) +#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */ +#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk +#define RTC_CR_TSE_Pos (11U) +#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */ +#define RTC_CR_TSE RTC_CR_TSE_Msk /*!< timestamp enable > */ +#define RTC_CR_WUTE_Pos (10U) +#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */ +#define RTC_CR_WUTE RTC_CR_WUTE_Msk /*!< Wakeup timer enable > */ +#define RTC_CR_ALRBE_Pos (9U) +#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */ +#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk +#define RTC_CR_ALRAE_Pos (8U) +#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */ +#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk +#define RTC_CR_FMT_Pos (6U) +#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */ +#define RTC_CR_FMT RTC_CR_FMT_Msk +#define RTC_CR_BYPSHAD_Pos (5U) +#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */ +#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk +#define RTC_CR_REFCKON_Pos (4U) +#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */ +#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk +#define RTC_CR_TSEDGE_Pos (3U) +#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */ +#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk /*!< Timestamp event active edge > */ +#define RTC_CR_WUCKSEL_Pos (0U) +#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */ +#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk /*!< Wakeup clock selection > */ +#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */ +#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */ +#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */ + +/******************** Bits definition for RTC_WPR register ******************/ +#define RTC_WPR_KEY_Pos (0U) +#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */ +#define RTC_WPR_KEY RTC_WPR_KEY_Msk + +/******************** Bits definition for RTC_CALR register *****************/ +#define RTC_CALR_CALP_Pos (15U) +#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */ +#define RTC_CALR_CALP RTC_CALR_CALP_Msk +#define RTC_CALR_CALW8_Pos (14U) +#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */ +#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk +#define RTC_CALR_CALW16_Pos (13U) +#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */ +#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk +#define RTC_CALR_CALM_Pos (0U) +#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */ +#define RTC_CALR_CALM RTC_CALR_CALM_Msk +#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */ +#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */ +#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */ +#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */ +#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */ +#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */ +#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */ +#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */ +#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */ + +/******************** Bits definition for RTC_SHIFTR register ***************/ +#define RTC_SHIFTR_SUBFS_Pos (0U) +#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */ +#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk +#define RTC_SHIFTR_ADD1S_Pos (31U) +#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */ +#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk + +/******************** Bits definition for RTC_TSTR register *****************/ +#define RTC_TSTR_PM_Pos (22U) +#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */ +#define RTC_TSTR_PM RTC_TSTR_PM_Msk /*!< AM-PM notation > */ +#define RTC_TSTR_HT_Pos (20U) +#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */ +#define RTC_TSTR_HT RTC_TSTR_HT_Msk +#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */ +#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */ +#define RTC_TSTR_HU_Pos (16U) +#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_TSTR_HU RTC_TSTR_HU_Msk +#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */ +#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */ +#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */ +#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */ +#define RTC_TSTR_MNT_Pos (12U) +#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk +#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_TSTR_MNU_Pos (8U) +#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk +#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_TSTR_ST_Pos (4U) +#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */ +#define RTC_TSTR_ST RTC_TSTR_ST_Msk +#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */ +#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */ +#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */ +#define RTC_TSTR_SU_Pos (0U) +#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */ +#define RTC_TSTR_SU RTC_TSTR_SU_Msk +#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */ +#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */ +#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */ +#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSDR register *****************/ +#define RTC_TSDR_WDU_Pos (13U) +#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */ +#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk /*!< Week day units > */ +#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */ +#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */ +#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */ +#define RTC_TSDR_MT_Pos (12U) +#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */ +#define RTC_TSDR_MT RTC_TSDR_MT_Msk +#define RTC_TSDR_MU_Pos (8U) +#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */ +#define RTC_TSDR_MU RTC_TSDR_MU_Msk +#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */ +#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */ +#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */ +#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */ +#define RTC_TSDR_DT_Pos (4U) +#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */ +#define RTC_TSDR_DT RTC_TSDR_DT_Msk +#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */ +#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */ +#define RTC_TSDR_DU_Pos (0U) +#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */ +#define RTC_TSDR_DU RTC_TSDR_DU_Msk +#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */ +#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */ +#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */ +#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_TSSSR register ****************/ +#define RTC_TSSSR_SS_Pos (0U) +#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */ +#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk /*!< Sub second value > */ + +/******************** Bits definition for RTC_ALRMAR register ***************/ +#define RTC_ALRMAR_MSK4_Pos (31U) +#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk +#define RTC_ALRMAR_WDSEL_Pos (30U) +#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk +#define RTC_ALRMAR_DT_Pos (28U) +#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk +#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMAR_DU_Pos (24U) +#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk +#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMAR_MSK3_Pos (23U) +#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk +#define RTC_ALRMAR_PM_Pos (22U) +#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk +#define RTC_ALRMAR_HT_Pos (20U) +#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk +#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMAR_HU_Pos (16U) +#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk +#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMAR_MSK2_Pos (15U) +#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk +#define RTC_ALRMAR_MNT_Pos (12U) +#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk +#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMAR_MNU_Pos (8U) +#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk +#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMAR_MSK1_Pos (7U) +#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk +#define RTC_ALRMAR_ST_Pos (4U) +#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk +#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMAR_SU_Pos (0U) +#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk +#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMASSR_MASKSS_Pos (24U) +#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk +#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMASSR_SS_Pos (0U) +#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk + +/******************** Bits definition for RTC_ALRMBR register ***************/ +#define RTC_ALRMBR_MSK4_Pos (31U) +#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */ +#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk +#define RTC_ALRMBR_WDSEL_Pos (30U) +#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */ +#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk +#define RTC_ALRMBR_DT_Pos (28U) +#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */ +#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk +#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */ +#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */ +#define RTC_ALRMBR_DU_Pos (24U) +#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk +#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBR_MSK3_Pos (23U) +#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */ +#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk +#define RTC_ALRMBR_PM_Pos (22U) +#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */ +#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk +#define RTC_ALRMBR_HT_Pos (20U) +#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */ +#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk +#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */ +#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */ +#define RTC_ALRMBR_HU_Pos (16U) +#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */ +#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk +#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */ +#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */ +#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */ +#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */ +#define RTC_ALRMBR_MSK2_Pos (15U) +#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */ +#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk +#define RTC_ALRMBR_MNT_Pos (12U) +#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */ +#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk +#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */ +#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */ +#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */ +#define RTC_ALRMBR_MNU_Pos (8U) +#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */ +#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk +#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */ +#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */ +#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */ +#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */ +#define RTC_ALRMBR_MSK1_Pos (7U) +#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */ +#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk +#define RTC_ALRMBR_ST_Pos (4U) +#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */ +#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk +#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */ +#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */ +#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */ +#define RTC_ALRMBR_SU_Pos (0U) +#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */ +#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk +#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */ +#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */ +#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */ +#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */ + +/******************** Bits definition for RTC_ALRMASSR register *************/ +#define RTC_ALRMBSSR_MASKSS_Pos (24U) +#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */ +#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk +#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */ +#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */ +#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */ +#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */ +#define RTC_ALRMBSSR_SS_Pos (0U) +#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */ +#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk + +/******************** Bits definition for RTC_SR register *******************/ +#define RTC_SR_ITSF_Pos (5U) +#define RTC_SR_ITSF_Msk (0x1UL << RTC_SR_ITSF_Pos) /*!< 0x00000020 */ +#define RTC_SR_ITSF RTC_SR_ITSF_Msk +#define RTC_SR_TSOVF_Pos (4U) +#define RTC_SR_TSOVF_Msk (0x1UL << RTC_SR_TSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SR_TSOVF RTC_SR_TSOVF_Msk /*!< Timestamp overflow flag > */ +#define RTC_SR_TSF_Pos (3U) +#define RTC_SR_TSF_Msk (0x1UL << RTC_SR_TSF_Pos) /*!< 0x00000008 */ +#define RTC_SR_TSF RTC_SR_TSF_Msk /*!< Timestamp flag > */ +#define RTC_SR_WUTF_Pos (2U) +#define RTC_SR_WUTF_Msk (0x1UL << RTC_SR_WUTF_Pos) /*!< 0x00000004 */ +#define RTC_SR_WUTF RTC_SR_WUTF_Msk /*!< Wakeup timer flag > */ +#define RTC_SR_ALRBF_Pos (1U) +#define RTC_SR_ALRBF_Msk (0x1UL << RTC_SR_ALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SR_ALRBF RTC_SR_ALRBF_Msk +#define RTC_SR_ALRAF_Pos (0U) +#define RTC_SR_ALRAF_Msk (0x1UL << RTC_SR_ALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SR_ALRAF RTC_SR_ALRAF_Msk + +/******************** Bits definition for RTC_MISR register *****************/ +#define RTC_MISR_ITSMF_Pos (5U) +#define RTC_MISR_ITSMF_Msk (0x1UL << RTC_MISR_ITSMF_Pos) /*!< 0x00000020 */ +#define RTC_MISR_ITSMF RTC_MISR_ITSMF_Msk +#define RTC_MISR_TSOVMF_Pos (4U) +#define RTC_MISR_TSOVMF_Msk (0x1UL << RTC_MISR_TSOVMF_Pos) /*!< 0x00000010 */ +#define RTC_MISR_TSOVMF RTC_MISR_TSOVMF_Msk /*!< Timestamp overflow masked flag > */ +#define RTC_MISR_TSMF_Pos (3U) +#define RTC_MISR_TSMF_Msk (0x1UL << RTC_MISR_TSMF_Pos) /*!< 0x00000008 */ +#define RTC_MISR_TSMF RTC_MISR_TSMF_Msk /*!< Timestamp masked flag > */ +#define RTC_MISR_WUTMF_Pos (2U) +#define RTC_MISR_WUTMF_Msk (0x1UL << RTC_MISR_WUTMF_Pos) /*!< 0x00000004 */ +#define RTC_MISR_WUTMF RTC_MISR_WUTMF_Msk /*!< Wakeup timer masked flag > */ +#define RTC_MISR_ALRBMF_Pos (1U) +#define RTC_MISR_ALRBMF_Msk (0x1UL << RTC_MISR_ALRBMF_Pos) /*!< 0x00000002 */ +#define RTC_MISR_ALRBMF RTC_MISR_ALRBMF_Msk +#define RTC_MISR_ALRAMF_Pos (0U) +#define RTC_MISR_ALRAMF_Msk (0x1UL << RTC_MISR_ALRAMF_Pos) /*!< 0x00000001 */ +#define RTC_MISR_ALRAMF RTC_MISR_ALRAMF_Msk + +/******************** Bits definition for RTC_SCR register ******************/ +#define RTC_SCR_CITSF_Pos (5U) +#define RTC_SCR_CITSF_Msk (0x1UL << RTC_SCR_CITSF_Pos) /*!< 0x00000020 */ +#define RTC_SCR_CITSF RTC_SCR_CITSF_Msk +#define RTC_SCR_CTSOVF_Pos (4U) +#define RTC_SCR_CTSOVF_Msk (0x1UL << RTC_SCR_CTSOVF_Pos) /*!< 0x00000010 */ +#define RTC_SCR_CTSOVF RTC_SCR_CTSOVF_Msk /*!< Clear timestamp overflow flag > */ +#define RTC_SCR_CTSF_Pos (3U) +#define RTC_SCR_CTSF_Msk (0x1UL << RTC_SCR_CTSF_Pos) /*!< 0x00000008 */ +#define RTC_SCR_CTSF RTC_SCR_CTSF_Msk /*!< Clear timestamp flag > */ +#define RTC_SCR_CWUTF_Pos (2U) +#define RTC_SCR_CWUTF_Msk (0x1UL << RTC_SCR_CWUTF_Pos) /*!< 0x00000004 */ +#define RTC_SCR_CWUTF RTC_SCR_CWUTF_Msk /*!< Clear wakeup timer flag > */ +#define RTC_SCR_CALRBF_Pos (1U) +#define RTC_SCR_CALRBF_Msk (0x1UL << RTC_SCR_CALRBF_Pos) /*!< 0x00000002 */ +#define RTC_SCR_CALRBF RTC_SCR_CALRBF_Msk +#define RTC_SCR_CALRAF_Pos (0U) +#define RTC_SCR_CALRAF_Msk (0x1UL << RTC_SCR_CALRAF_Pos) /*!< 0x00000001 */ +#define RTC_SCR_CALRAF RTC_SCR_CALRAF_Msk + +/******************************************************************************/ +/* */ +/* Tamper and backup register (TAMP) */ +/* */ +/******************************************************************************/ +/******************** Bits definition for TAMP_CR1 register *****************/ +#define TAMP_CR1_TAMP1E_Pos (0U) +#define TAMP_CR1_TAMP1E_Msk (0x1UL << TAMP_CR1_TAMP1E_Pos) /*!< 0x00000001 */ +#define TAMP_CR1_TAMP1E TAMP_CR1_TAMP1E_Msk +#define TAMP_CR1_TAMP2E_Pos (1U) +#define TAMP_CR1_TAMP2E_Msk (0x1UL << TAMP_CR1_TAMP2E_Pos) /*!< 0x00000002 */ +#define TAMP_CR1_TAMP2E TAMP_CR1_TAMP2E_Msk +#define TAMP_CR1_TAMP3E_Pos (2U) +#define TAMP_CR1_TAMP3E_Msk (0x1UL << TAMP_CR1_TAMP3E_Pos) /*!< 0x00000004 */ +#define TAMP_CR1_TAMP3E TAMP_CR1_TAMP3E_Msk +#define TAMP_CR1_ITAMP3E_Pos (18U) +#define TAMP_CR1_ITAMP3E_Msk (0x1UL << TAMP_CR1_ITAMP3E_Pos) /*!< 0x00040000 */ +#define TAMP_CR1_ITAMP3E TAMP_CR1_ITAMP3E_Msk +#define TAMP_CR1_ITAMP4E_Pos (19U) +#define TAMP_CR1_ITAMP4E_Msk (0x1UL << TAMP_CR1_ITAMP4E_Pos) /*!< 0x00080000 */ +#define TAMP_CR1_ITAMP4E TAMP_CR1_ITAMP4E_Msk +#define TAMP_CR1_ITAMP5E_Pos (20U) +#define TAMP_CR1_ITAMP5E_Msk (0x1UL << TAMP_CR1_ITAMP5E_Pos) /*!< 0x00100000 */ +#define TAMP_CR1_ITAMP5E TAMP_CR1_ITAMP5E_Msk +#define TAMP_CR1_ITAMP6E_Pos (21U) +#define TAMP_CR1_ITAMP6E_Msk (0x1UL << TAMP_CR1_ITAMP6E_Pos) /*!< 0x00200000 */ +#define TAMP_CR1_ITAMP6E TAMP_CR1_ITAMP6E_Msk + +/******************** Bits definition for TAMP_CR2 register *****************/ +#define TAMP_CR2_TAMP1NOERASE_Pos (0U) +#define TAMP_CR2_TAMP1NOERASE_Msk (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos) /*!< 0x00000001 */ +#define TAMP_CR2_TAMP1NOERASE TAMP_CR2_TAMP1NOERASE_Msk +#define TAMP_CR2_TAMP2NOERASE_Pos (1U) +#define TAMP_CR2_TAMP2NOERASE_Msk (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos) /*!< 0x00000002 */ +#define TAMP_CR2_TAMP2NOERASE TAMP_CR2_TAMP2NOERASE_Msk +#define TAMP_CR2_TAMP3NOERASE_Pos (2U) +#define TAMP_CR2_TAMP3NOERASE_Msk (0x1UL << TAMP_CR2_TAMP3NOERASE_Pos) /*!< 0x00000004 */ +#define TAMP_CR2_TAMP3NOERASE TAMP_CR2_TAMP3NOERASE_Msk +#define TAMP_CR2_TAMP1MSK_Pos (16U) +#define TAMP_CR2_TAMP1MSK_Msk (0x1UL << TAMP_CR2_TAMP1MSK_Pos) /*!< 0x00010000 */ +#define TAMP_CR2_TAMP1MSK TAMP_CR2_TAMP1MSK_Msk +#define TAMP_CR2_TAMP2MSK_Pos (17U) +#define TAMP_CR2_TAMP2MSK_Msk (0x1UL << TAMP_CR2_TAMP2MSK_Pos) /*!< 0x00020000 */ +#define TAMP_CR2_TAMP2MSK TAMP_CR2_TAMP2MSK_Msk +#define TAMP_CR2_TAMP3MSK_Pos (18U) +#define TAMP_CR2_TAMP3MSK_Msk (0x1UL << TAMP_CR2_TAMP3MSK_Pos) /*!< 0x00040000 */ +#define TAMP_CR2_TAMP3MSK TAMP_CR2_TAMP3MSK_Msk +#define TAMP_CR2_TAMP1TRG_Pos (24U) +#define TAMP_CR2_TAMP1TRG_Msk (0x1UL << TAMP_CR2_TAMP1TRG_Pos) /*!< 0x01000000 */ +#define TAMP_CR2_TAMP1TRG TAMP_CR2_TAMP1TRG_Msk +#define TAMP_CR2_TAMP2TRG_Pos (25U) +#define TAMP_CR2_TAMP2TRG_Msk (0x1UL << TAMP_CR2_TAMP2TRG_Pos) /*!< 0x02000000 */ +#define TAMP_CR2_TAMP2TRG TAMP_CR2_TAMP2TRG_Msk +#define TAMP_CR2_TAMP3TRG_Pos (26U) +#define TAMP_CR2_TAMP3TRG_Msk (0x1UL << TAMP_CR2_TAMP3TRG_Pos) /*!< 0x04000000 */ +#define TAMP_CR2_TAMP3TRG TAMP_CR2_TAMP3TRG_Msk + +/******************** Bits definition for TAMP_FLTCR register ***************/ +#define TAMP_FLTCR_TAMPFREQ_0 0x00000001U +#define TAMP_FLTCR_TAMPFREQ_1 0x00000002U +#define TAMP_FLTCR_TAMPFREQ_2 0x00000004U +#define TAMP_FLTCR_TAMPFREQ_Pos (0U) +#define TAMP_FLTCR_TAMPFREQ_Msk (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos) /*!< 0x00000007 */ +#define TAMP_FLTCR_TAMPFREQ TAMP_FLTCR_TAMPFREQ_Msk +#define TAMP_FLTCR_TAMPFLT_0 0x00000008U +#define TAMP_FLTCR_TAMPFLT_1 0x00000010U +#define TAMP_FLTCR_TAMPFLT_Pos (3U) +#define TAMP_FLTCR_TAMPFLT_Msk (0x3UL << TAMP_FLTCR_TAMPFLT_Pos) /*!< 0x00000018 */ +#define TAMP_FLTCR_TAMPFLT TAMP_FLTCR_TAMPFLT_Msk +#define TAMP_FLTCR_TAMPPRCH_0 0x00000020U +#define TAMP_FLTCR_TAMPPRCH_1 0x00000040U +#define TAMP_FLTCR_TAMPPRCH_Pos (5U) +#define TAMP_FLTCR_TAMPPRCH_Msk (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos) /*!< 0x00000060 */ +#define TAMP_FLTCR_TAMPPRCH TAMP_FLTCR_TAMPPRCH_Msk +#define TAMP_FLTCR_TAMPPUDIS_Pos (7U) +#define TAMP_FLTCR_TAMPPUDIS_Msk (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos) /*!< 0x00000080 */ +#define TAMP_FLTCR_TAMPPUDIS TAMP_FLTCR_TAMPPUDIS_Msk + +/******************** Bits definition for TAMP_IER register *****************/ +#define TAMP_IER_TAMP1IE_Pos (0U) +#define TAMP_IER_TAMP1IE_Msk (0x1UL << TAMP_IER_TAMP1IE_Pos) /*!< 0x00000001 */ +#define TAMP_IER_TAMP1IE TAMP_IER_TAMP1IE_Msk +#define TAMP_IER_TAMP2IE_Pos (1U) +#define TAMP_IER_TAMP2IE_Msk (0x1UL << TAMP_IER_TAMP2IE_Pos) /*!< 0x00000002 */ +#define TAMP_IER_TAMP2IE TAMP_IER_TAMP2IE_Msk +#define TAMP_IER_TAMP3IE_Pos (2U) +#define TAMP_IER_TAMP3IE_Msk (0x1UL << TAMP_IER_TAMP3IE_Pos) /*!< 0x00000004 */ +#define TAMP_IER_TAMP3IE TAMP_IER_TAMP3IE_Msk +#define TAMP_IER_ITAMP3IE_Pos (18U) +#define TAMP_IER_ITAMP3IE_Msk (0x1UL << TAMP_IER_ITAMP3IE_Pos) /*!< 0x00040000 */ +#define TAMP_IER_ITAMP3IE TAMP_IER_ITAMP3IE_Msk +#define TAMP_IER_ITAMP4IE_Pos (19U) +#define TAMP_IER_ITAMP4IE_Msk (0x1UL << TAMP_IER_ITAMP4IE_Pos) /*!< 0x00080000 */ +#define TAMP_IER_ITAMP4IE TAMP_IER_ITAMP4IE_Msk +#define TAMP_IER_ITAMP5IE_Pos (20U) +#define TAMP_IER_ITAMP5IE_Msk (0x1UL << TAMP_IER_ITAMP5IE_Pos) /*!< 0x00100000 */ +#define TAMP_IER_ITAMP5IE TAMP_IER_ITAMP5IE_Msk +#define TAMP_IER_ITAMP6IE_Pos (21U) +#define TAMP_IER_ITAMP6IE_Msk (0x1UL << TAMP_IER_ITAMP6IE_Pos) /*!< 0x00200000 */ +#define TAMP_IER_ITAMP6IE TAMP_IER_ITAMP6IE_Msk + +/******************** Bits definition for TAMP_SR register ******************/ +#define TAMP_SR_TAMP1F_Pos (0U) +#define TAMP_SR_TAMP1F_Msk (0x1UL << TAMP_SR_TAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SR_TAMP1F TAMP_SR_TAMP1F_Msk +#define TAMP_SR_TAMP2F_Pos (1U) +#define TAMP_SR_TAMP2F_Msk (0x1UL << TAMP_SR_TAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SR_TAMP2F TAMP_SR_TAMP2F_Msk +#define TAMP_SR_TAMP3F_Pos (2U) +#define TAMP_SR_TAMP3F_Msk (0x1UL << TAMP_SR_TAMP3F_Pos) /*!< 0x00000004 */ +#define TAMP_SR_TAMP3F TAMP_SR_TAMP3F_Msk +#define TAMP_SR_ITAMP3F_Pos (18U) +#define TAMP_SR_ITAMP3F_Msk (0x1UL << TAMP_SR_ITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SR_ITAMP3F TAMP_SR_ITAMP3F_Msk +#define TAMP_SR_ITAMP4F_Pos (19U) +#define TAMP_SR_ITAMP4F_Msk (0x1UL << TAMP_SR_ITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SR_ITAMP4F TAMP_SR_ITAMP4F_Msk +#define TAMP_SR_ITAMP5F_Pos (20U) +#define TAMP_SR_ITAMP5F_Msk (0x1UL << TAMP_SR_ITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SR_ITAMP5F TAMP_SR_ITAMP5F_Msk +#define TAMP_SR_ITAMP6F_Pos (21U) +#define TAMP_SR_ITAMP6F_Msk (0x1UL << TAMP_SR_ITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SR_ITAMP6F TAMP_SR_ITAMP6F_Msk + +/******************** Bits definition for TAMP_MISR register ****************/ +#define TAMP_MISR_TAMP1MF_Pos (0U) +#define TAMP_MISR_TAMP1MF_Msk (0x1UL << TAMP_MISR_TAMP1MF_Pos) /*!< 0x00000001 */ +#define TAMP_MISR_TAMP1MF TAMP_MISR_TAMP1MF_Msk +#define TAMP_MISR_TAMP2MF_Pos (1U) +#define TAMP_MISR_TAMP2MF_Msk (0x1UL << TAMP_MISR_TAMP2MF_Pos) /*!< 0x00000002 */ +#define TAMP_MISR_TAMP2MF TAMP_MISR_TAMP2MF_Msk +#define TAMP_MISR_TAMP3MF_Pos (2U) +#define TAMP_MISR_TAMP3MF_Msk (0x1UL << TAMP_MISR_TAMP3MF_Pos) /*!< 0x00000004 */ +#define TAMP_MISR_TAMP3MF TAMP_MISR_TAMP3MF_Msk +#define TAMP_MISR_ITAMP3MF_Pos (18U) +#define TAMP_MISR_ITAMP3MF_Msk (0x1UL << TAMP_MISR_ITAMP3MF_Pos) /*!< 0x00040000 */ +#define TAMP_MISR_ITAMP3MF TAMP_MISR_ITAMP3MF_Msk +#define TAMP_MISR_ITAMP4MF_Pos (19U) +#define TAMP_MISR_ITAMP4MF_Msk (0x1UL << TAMP_MISR_ITAMP4MF_Pos) /*!< 0x00080000 */ +#define TAMP_MISR_ITAMP4MF TAMP_MISR_ITAMP4MF_Msk +#define TAMP_MISR_ITAMP5MF_Pos (20U) +#define TAMP_MISR_ITAMP5MF_Msk (0x1UL << TAMP_MISR_ITAMP5MF_Pos) /*!< 0x00100000 */ +#define TAMP_MISR_ITAMP5MF TAMP_MISR_ITAMP5MF_Msk +#define TAMP_MISR_ITAMP6MF_Pos (21U) +#define TAMP_MISR_ITAMP6MF_Msk (0x1UL << TAMP_MISR_ITAMP6MF_Pos) /*!< 0x00200000 */ +#define TAMP_MISR_ITAMP6MF TAMP_MISR_ITAMP6MF_Msk + +/******************** Bits definition for TAMP_SCR register *****************/ +#define TAMP_SCR_CTAMP1F_Pos (0U) +#define TAMP_SCR_CTAMP1F_Msk (0x1UL << TAMP_SCR_CTAMP1F_Pos) /*!< 0x00000001 */ +#define TAMP_SCR_CTAMP1F TAMP_SCR_CTAMP1F_Msk +#define TAMP_SCR_CTAMP2F_Pos (1U) +#define TAMP_SCR_CTAMP2F_Msk (0x1UL << TAMP_SCR_CTAMP2F_Pos) /*!< 0x00000002 */ +#define TAMP_SCR_CTAMP2F TAMP_SCR_CTAMP2F_Msk +#define TAMP_SCR_CTAMP3F_Pos (2U) +#define TAMP_SCR_CTAMP3F_Msk (0x1UL << TAMP_SCR_CTAMP3F_Pos) /*!< 0x00000004 */ +#define TAMP_SCR_CTAMP3F TAMP_SCR_CTAMP3F_Msk +#define TAMP_SCR_CITAMP3F_Pos (18U) +#define TAMP_SCR_CITAMP3F_Msk (0x1UL << TAMP_SCR_CITAMP3F_Pos) /*!< 0x00040000 */ +#define TAMP_SCR_CITAMP3F TAMP_SCR_CITAMP3F_Msk +#define TAMP_SCR_CITAMP4F_Pos (19U) +#define TAMP_SCR_CITAMP4F_Msk (0x1UL << TAMP_SCR_CITAMP4F_Pos) /*!< 0x00080000 */ +#define TAMP_SCR_CITAMP4F TAMP_SCR_CITAMP4F_Msk +#define TAMP_SCR_CITAMP5F_Pos (20U) +#define TAMP_SCR_CITAMP5F_Msk (0x1UL << TAMP_SCR_CITAMP5F_Pos) /*!< 0x00100000 */ +#define TAMP_SCR_CITAMP5F TAMP_SCR_CITAMP5F_Msk +#define TAMP_SCR_CITAMP6F_Pos (21U) +#define TAMP_SCR_CITAMP6F_Msk (0x1UL << TAMP_SCR_CITAMP6F_Pos) /*!< 0x00200000 */ +#define TAMP_SCR_CITAMP6F TAMP_SCR_CITAMP6F_Msk + +/******************** Bits definition for TAMP_BKP0R register ***************/ +#define TAMP_BKP0R_Pos (0U) +#define TAMP_BKP0R_Msk (0xFFFFFFFFUL << TAMP_BKP0R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP0R TAMP_BKP0R_Msk + +/******************** Bits definition for TAMP_BKP1R register ***************/ +#define TAMP_BKP1R_Pos (0U) +#define TAMP_BKP1R_Msk (0xFFFFFFFFUL << TAMP_BKP1R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP1R TAMP_BKP1R_Msk + +/******************** Bits definition for TAMP_BKP2R register ***************/ +#define TAMP_BKP2R_Pos (0U) +#define TAMP_BKP2R_Msk (0xFFFFFFFFUL << TAMP_BKP2R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP2R TAMP_BKP2R_Msk + +/******************** Bits definition for TAMP_BKP3R register ***************/ +#define TAMP_BKP3R_Pos (0U) +#define TAMP_BKP3R_Msk (0xFFFFFFFFUL << TAMP_BKP3R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP3R TAMP_BKP3R_Msk + +/******************** Bits definition for TAMP_BKP4R register ***************/ +#define TAMP_BKP4R_Pos (0U) +#define TAMP_BKP4R_Msk (0xFFFFFFFFUL << TAMP_BKP4R_Pos) /*!< 0xFFFFFFFF */ +#define TAMP_BKP4R TAMP_BKP4R_Msk + +/******************************************************************************/ +/* */ +/* Serial Peripheral Interface (SPI) */ +/* */ +/******************************************************************************/ +/* + * @brief Specific device feature definitions (not present on all devices in the STM32G0 series) + */ +#define SPI_I2S_SUPPORT /*!< I2S support */ + +/******************* Bit definition for SPI_CR1 register ********************/ +#define SPI_CR1_CPHA_Pos (0U) +#define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */ +#define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*! exti[16] Interrupt */ +#define SYSCFG_ITLINE1_SR_PVMOUT_Pos (1U) +#define SYSCFG_ITLINE1_SR_PVMOUT_Msk (0x1UL << SYSCFG_ITLINE1_SR_PVMOUT_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE1_SR_PVMOUT SYSCFG_ITLINE1_SR_PVMOUT_Msk /*!< VDDUSB Power voltage monitor -> exti[34] Interrupt */ +#define SYSCFG_ITLINE2_SR_TAMPER_Pos (0U) +#define SYSCFG_ITLINE2_SR_TAMPER_Msk (0x1UL << SYSCFG_ITLINE2_SR_TAMPER_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE2_SR_TAMPER SYSCFG_ITLINE2_SR_TAMPER_Msk /*!< TAMPER -> exti[21] interrupt */ +#define SYSCFG_ITLINE2_SR_RTC_Pos (1U) +#define SYSCFG_ITLINE2_SR_RTC_Msk (0x1UL << SYSCFG_ITLINE2_SR_RTC_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE2_SR_RTC SYSCFG_ITLINE2_SR_RTC_Msk /*!< RTC -> exti[19] interrupt .... */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos (0U) +#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE3_SR_FLASH_ECC SYSCFG_ITLINE3_SR_FLASH_ECC_Msk /*!< Flash ITF ECC interrupt */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos (1U) +#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk (0x1UL << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE3_SR_FLASH_ITF SYSCFG_ITLINE3_SR_FLASH_ITF_Msk /*!< FLASH ITF interrupt */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos (0U) +#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk (0x1UL << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE4_SR_CLK_CTRL SYSCFG_ITLINE4_SR_CLK_CTRL_Msk /*!< RCC interrupt */ +#define SYSCFG_ITLINE4_SR_CRS_Pos (1U) +#define SYSCFG_ITLINE4_SR_CRS_Msk (0x1UL << SYSCFG_ITLINE4_SR_CRS_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE4_SR_CRS SYSCFG_ITLINE4_SR_CRS_Msk /*!< CRS interrupt */ +#define SYSCFG_ITLINE5_SR_EXTI0_Pos (0U) +#define SYSCFG_ITLINE5_SR_EXTI0_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI0_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE5_SR_EXTI0 SYSCFG_ITLINE5_SR_EXTI0_Msk /*!< External Interrupt 0 */ +#define SYSCFG_ITLINE5_SR_EXTI1_Pos (1U) +#define SYSCFG_ITLINE5_SR_EXTI1_Msk (0x1UL << SYSCFG_ITLINE5_SR_EXTI1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE5_SR_EXTI1 SYSCFG_ITLINE5_SR_EXTI1_Msk /*!< External Interrupt 1 */ +#define SYSCFG_ITLINE6_SR_EXTI2_Pos (0U) +#define SYSCFG_ITLINE6_SR_EXTI2_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE6_SR_EXTI2 SYSCFG_ITLINE6_SR_EXTI2_Msk /*!< External Interrupt 2 */ +#define SYSCFG_ITLINE6_SR_EXTI3_Pos (1U) +#define SYSCFG_ITLINE6_SR_EXTI3_Msk (0x1UL << SYSCFG_ITLINE6_SR_EXTI3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE6_SR_EXTI3 SYSCFG_ITLINE6_SR_EXTI3_Msk /*!< External Interrupt 3 */ +#define SYSCFG_ITLINE7_SR_EXTI4_Pos (0U) +#define SYSCFG_ITLINE7_SR_EXTI4_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI4_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE7_SR_EXTI4 SYSCFG_ITLINE7_SR_EXTI4_Msk /*!< External Interrupt 4 */ +#define SYSCFG_ITLINE7_SR_EXTI5_Pos (1U) +#define SYSCFG_ITLINE7_SR_EXTI5_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI5_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE7_SR_EXTI5 SYSCFG_ITLINE7_SR_EXTI5_Msk /*!< External Interrupt 5 */ +#define SYSCFG_ITLINE7_SR_EXTI6_Pos (2U) +#define SYSCFG_ITLINE7_SR_EXTI6_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI6_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE7_SR_EXTI6 SYSCFG_ITLINE7_SR_EXTI6_Msk /*!< External Interrupt 6 */ +#define SYSCFG_ITLINE7_SR_EXTI7_Pos (3U) +#define SYSCFG_ITLINE7_SR_EXTI7_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI7_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE7_SR_EXTI7 SYSCFG_ITLINE7_SR_EXTI7_Msk /*!< External Interrupt 7 */ +#define SYSCFG_ITLINE7_SR_EXTI8_Pos (4U) +#define SYSCFG_ITLINE7_SR_EXTI8_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI8_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE7_SR_EXTI8 SYSCFG_ITLINE7_SR_EXTI8_Msk /*!< External Interrupt 8 */ +#define SYSCFG_ITLINE7_SR_EXTI9_Pos (5U) +#define SYSCFG_ITLINE7_SR_EXTI9_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI9_Pos) /*!< 0x00000020 */ +#define SYSCFG_ITLINE7_SR_EXTI9 SYSCFG_ITLINE7_SR_EXTI9_Msk /*!< External Interrupt 9 */ +#define SYSCFG_ITLINE7_SR_EXTI10_Pos (6U) +#define SYSCFG_ITLINE7_SR_EXTI10_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI10_Pos) /*!< 0x00000040 */ +#define SYSCFG_ITLINE7_SR_EXTI10 SYSCFG_ITLINE7_SR_EXTI10_Msk /*!< External Interrupt 10 */ +#define SYSCFG_ITLINE7_SR_EXTI11_Pos (7U) +#define SYSCFG_ITLINE7_SR_EXTI11_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI11_Pos) /*!< 0x00000080 */ +#define SYSCFG_ITLINE7_SR_EXTI11 SYSCFG_ITLINE7_SR_EXTI11_Msk /*!< External Interrupt 11 */ +#define SYSCFG_ITLINE7_SR_EXTI12_Pos (8U) +#define SYSCFG_ITLINE7_SR_EXTI12_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI12_Pos) /*!< 0x00000100 */ +#define SYSCFG_ITLINE7_SR_EXTI12 SYSCFG_ITLINE7_SR_EXTI12_Msk /*!< External Interrupt 12 */ +#define SYSCFG_ITLINE7_SR_EXTI13_Pos (9U) +#define SYSCFG_ITLINE7_SR_EXTI13_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI13_Pos) /*!< 0x00000200 */ +#define SYSCFG_ITLINE7_SR_EXTI13 SYSCFG_ITLINE7_SR_EXTI13_Msk /*!< External Interrupt 13 */ +#define SYSCFG_ITLINE7_SR_EXTI14_Pos (10U) +#define SYSCFG_ITLINE7_SR_EXTI14_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI14_Pos) /*!< 0x00000400 */ +#define SYSCFG_ITLINE7_SR_EXTI14 SYSCFG_ITLINE7_SR_EXTI14_Msk /*!< External Interrupt 14 */ +#define SYSCFG_ITLINE7_SR_EXTI15_Pos (11U) +#define SYSCFG_ITLINE7_SR_EXTI15_Msk (0x1UL << SYSCFG_ITLINE7_SR_EXTI15_Pos) /*!< 0x00000800 */ +#define SYSCFG_ITLINE7_SR_EXTI15 SYSCFG_ITLINE7_SR_EXTI15_Msk /*!< External Interrupt 15 */ +#define SYSCFG_ITLINE8_SR_UCPD1_Pos (0U) +#define SYSCFG_ITLINE8_SR_UCPD1_Msk (0x1UL << SYSCFG_ITLINE8_SR_UCPD1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE8_SR_UCPD1 SYSCFG_ITLINE8_SR_UCPD1_Msk /*!< UCPD1 -> exti[32] Interrupt */ +#define SYSCFG_ITLINE8_SR_UCPD2_Pos (1U) +#define SYSCFG_ITLINE8_SR_UCPD2_Msk (0x1UL << SYSCFG_ITLINE8_SR_UCPD2_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE8_SR_UCPD2 SYSCFG_ITLINE8_SR_UCPD2_Msk /*!< UCPD2 -> exti[33] Interrupt */ +#define SYSCFG_ITLINE8_SR_USB_Pos (2U) +#define SYSCFG_ITLINE8_SR_USB_Msk (0x1UL << SYSCFG_ITLINE8_SR_USB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE8_SR_USB SYSCFG_ITLINE8_SR_USB_Msk /*!< USB Interrupt */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos (0U) +#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk (0x1UL << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE9_SR_DMA1_CH1 SYSCFG_ITLINE9_SR_DMA1_CH1_Msk /*!< DMA1 Channel 1 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos (0U) +#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH2 SYSCFG_ITLINE10_SR_DMA1_CH2_Msk /*!< DMA1 Channel 2 Interrupt */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos (1U) +#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk (0x1UL << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE10_SR_DMA1_CH3 SYSCFG_ITLINE10_SR_DMA1_CH3_Msk /*!< DMA2 Channel 3 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos (0U) +#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMAMUX1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE11_SR_DMAMUX1 SYSCFG_ITLINE11_SR_DMAMUX1_Msk /*!< DMAMUX Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos (1U) +#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH4 SYSCFG_ITLINE11_SR_DMA1_CH4_Msk /*!< DMA1 Channel 4 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos (2U) +#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH5 SYSCFG_ITLINE11_SR_DMA1_CH5_Msk /*!< DMA1 Channel 5 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos (3U) +#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH6 SYSCFG_ITLINE11_SR_DMA1_CH6_Msk /*!< DMA1 Channel 6 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos (4U) +#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE11_SR_DMA1_CH7 SYSCFG_ITLINE11_SR_DMA1_CH7_Msk /*!< DMA1 Channel 7 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA2_CH1_Pos (5U) +#define SYSCFG_ITLINE11_SR_DMA2_CH1_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH1_Pos) /*!< 0x00000020 */ +#define SYSCFG_ITLINE11_SR_DMA2_CH1 SYSCFG_ITLINE11_SR_DMA2_CH1_Msk /*!< DMA2 Channel 1 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA2_CH2_Pos (6U) +#define SYSCFG_ITLINE11_SR_DMA2_CH2_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH2_Pos) /*!< 0x00000040 */ +#define SYSCFG_ITLINE11_SR_DMA2_CH2 SYSCFG_ITLINE11_SR_DMA2_CH2_Msk /*!< DMA2 Channel 2 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA2_CH3_Pos (7U) +#define SYSCFG_ITLINE11_SR_DMA2_CH3_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH3_Pos) /*!< 0x00000080 */ +#define SYSCFG_ITLINE11_SR_DMA2_CH3 SYSCFG_ITLINE11_SR_DMA2_CH3_Msk /*!< DMA2 Channel 3 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA2_CH4_Pos (8U) +#define SYSCFG_ITLINE11_SR_DMA2_CH4_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH4_Pos) /*!< 0x00000100 */ +#define SYSCFG_ITLINE11_SR_DMA2_CH4 SYSCFG_ITLINE11_SR_DMA2_CH4_Msk /*!< DMA2 Channel 4 Interrupt */ +#define SYSCFG_ITLINE11_SR_DMA2_CH5_Pos (9U) +#define SYSCFG_ITLINE11_SR_DMA2_CH5_Msk (0x1UL << SYSCFG_ITLINE11_SR_DMA2_CH5_Pos) /*!< 0x00000200 */ +#define SYSCFG_ITLINE11_SR_DMA2_CH5 SYSCFG_ITLINE11_SR_DMA2_CH5_Msk /*!< DMA2 Channel 5 Interrupt */ +#define SYSCFG_ITLINE12_SR_ADC_Pos (0U) +#define SYSCFG_ITLINE12_SR_ADC_Msk (0x1UL << SYSCFG_ITLINE12_SR_ADC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE12_SR_ADC SYSCFG_ITLINE12_SR_ADC_Msk /*!< ADC Interrupt */ +#define SYSCFG_ITLINE12_SR_COMP1_Pos (1U) +#define SYSCFG_ITLINE12_SR_COMP1_Msk (0x1UL << SYSCFG_ITLINE12_SR_COMP1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE12_SR_COMP1 SYSCFG_ITLINE12_SR_COMP1_Msk /*!< COMP1 Interrupt -> exti[17] */ +#define SYSCFG_ITLINE12_SR_COMP2_Pos (2U) +#define SYSCFG_ITLINE12_SR_COMP2_Msk (0x1UL << SYSCFG_ITLINE12_SR_COMP2_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE12_SR_COMP2 SYSCFG_ITLINE12_SR_COMP2_Msk /*!< COMP2 Interrupt -> exti[18] */ +#define SYSCFG_ITLINE12_SR_COMP3_Pos (3U) +#define SYSCFG_ITLINE12_SR_COMP3_Msk (0x1UL << SYSCFG_ITLINE12_SR_COMP3_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE12_SR_COMP3 SYSCFG_ITLINE12_SR_COMP3_Msk /*!< COMP3 Interrupt -> exti[20] */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos (0U) +#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE13_SR_TIM1_CCU SYSCFG_ITLINE13_SR_TIM1_CCU_Msk /*!< TIM1 CCU Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos (1U) +#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE13_SR_TIM1_TRG SYSCFG_ITLINE13_SR_TIM1_TRG_Msk /*!< TIM1 TRG Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos (2U) +#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE13_SR_TIM1_UPD SYSCFG_ITLINE13_SR_TIM1_UPD_Msk /*!< TIM1 UPD Interrupt */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos (3U) +#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk (0x1UL << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE13_SR_TIM1_BRK SYSCFG_ITLINE13_SR_TIM1_BRK_Msk /*!< TIM1 BRK Interrupt */ +#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos (0U) +#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk (0x1UL << SYSCFG_ITLINE14_SR_TIM1_CC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE14_SR_TIM1_CC SYSCFG_ITLINE14_SR_TIM1_CC_Msk /*!< TIM1 CC Interrupt */ +#define SYSCFG_ITLINE15_SR_TIM2_GLB_Pos (0U) +#define SYSCFG_ITLINE15_SR_TIM2_GLB_Msk (0x1UL << SYSCFG_ITLINE15_SR_TIM2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE15_SR_TIM2_GLB SYSCFG_ITLINE15_SR_TIM2_GLB_Msk /*!< TIM2 GLB Interrupt */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos (0U) +#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk (0x1UL << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE16_SR_TIM3_GLB SYSCFG_ITLINE16_SR_TIM3_GLB_Msk /*!< TIM3 GLB Interrupt */ +#define SYSCFG_ITLINE16_SR_TIM4_GLB_Pos (1U) +#define SYSCFG_ITLINE16_SR_TIM4_GLB_Msk (0x1UL << SYSCFG_ITLINE16_SR_TIM4_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE16_SR_TIM4_GLB SYSCFG_ITLINE16_SR_TIM4_GLB_Msk /*!< TIM4 GLB Interrupt */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos (0U) +#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk (0x1UL << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE17_SR_TIM6_GLB SYSCFG_ITLINE17_SR_TIM6_GLB_Msk /*!< TIM6 GLB Interrupt */ +#define SYSCFG_ITLINE17_SR_DAC_Pos (1U) +#define SYSCFG_ITLINE17_SR_DAC_Msk (0x1UL << SYSCFG_ITLINE17_SR_DAC_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE17_SR_DAC SYSCFG_ITLINE17_SR_DAC_Msk /*!< DAC Interrupt */ +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos (2U) +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk (0x1UL << SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE17_SR_LPTIM1_GLB SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk /*!< LPTIM1 -> exti[29] Interrupt */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos (0U) +#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk (0x1UL << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE18_SR_TIM7_GLB SYSCFG_ITLINE18_SR_TIM7_GLB_Msk /*!< TIM7 GLB Interrupt */ +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos (1U) +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk (0x1UL << SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE18_SR_LPTIM2_GLB SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk /*!< LPTIM2 -> exti[30] Interrupt */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos (0U) +#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk (0x1UL << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE19_SR_TIM14_GLB SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /*!< TIM14 GLB Interrupt */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos (0U) +#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk (0x1UL << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE20_SR_TIM15_GLB SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /*!< TIM15 GLB Interrupt */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos (0U) +#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk (0x1UL << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE21_SR_TIM16_GLB SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /*!< TIM16 GLB Interrupt */ +#define SYSCFG_ITLINE21_SR_FDCAN1_IT0_Pos (1U) +#define SYSCFG_ITLINE21_SR_FDCAN1_IT0_Msk (0x1UL << SYSCFG_ITLINE21_SR_FDCAN1_IT0_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE21_SR_FDCAN1_IT0 SYSCFG_ITLINE21_SR_FDCAN1_IT0_Msk /*!< FDCAN1 IT0 Interrupt */ +#define SYSCFG_ITLINE21_SR_FDCAN2_IT0_Pos (2U) +#define SYSCFG_ITLINE21_SR_FDCAN2_IT0_Msk (0x1UL << SYSCFG_ITLINE21_SR_FDCAN2_IT0_Pos) /*!< 0x00000003 */ +#define SYSCFG_ITLINE21_SR_FDCAN2_IT0 SYSCFG_ITLINE21_SR_FDCAN2_IT0_Msk /*!< FDCAN2 IT0 Interrupt */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos (0U) +#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk (0x1UL << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE22_SR_TIM17_GLB SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /*!< TIM17 GLB Interrupt */ +#define SYSCFG_ITLINE22_SR_FDCAN1_IT1_Pos (1U) +#define SYSCFG_ITLINE22_SR_FDCAN1_IT1_Msk (0x1UL << SYSCFG_ITLINE22_SR_FDCAN1_IT1_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE22_SR_FDCAN1_IT1 SYSCFG_ITLINE22_SR_FDCAN1_IT1_Msk /*!< FDCAN1 IT1 Interrupt */ +#define SYSCFG_ITLINE22_SR_FDCAN2_IT1_Pos (2U) +#define SYSCFG_ITLINE22_SR_FDCAN2_IT1_Msk (0x1UL << SYSCFG_ITLINE22_SR_FDCAN2_IT1_Pos) /*!< 0x00000003 */ +#define SYSCFG_ITLINE22_SR_FDCAN2_IT1 SYSCFG_ITLINE22_SR_FDCAN2_IT1_Msk /*!< FDCAN2 IT1 Interrupt */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos (0U) +#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk (0x1UL << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE23_SR_I2C1_GLB SYSCFG_ITLINE23_SR_I2C1_GLB_Msk /*!< I2C1 GLB Interrupt -> exti[23] */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos (0U) +#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk (0x1UL << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE24_SR_I2C2_GLB SYSCFG_ITLINE24_SR_I2C2_GLB_Msk /*!< I2C2 GLB Interrupt -> exti[22]*/ +#define SYSCFG_ITLINE24_SR_I2C3_GLB_Pos (1U) +#define SYSCFG_ITLINE24_SR_I2C3_GLB_Msk (0x1UL << SYSCFG_ITLINE24_SR_I2C3_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE24_SR_I2C3_GLB SYSCFG_ITLINE24_SR_I2C3_GLB_Msk /*!< I2C3 GLB Interrupt -> exti[24]*/ +#define SYSCFG_ITLINE25_SR_SPI1_Pos (0U) +#define SYSCFG_ITLINE25_SR_SPI1_Msk (0x1UL << SYSCFG_ITLINE25_SR_SPI1_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE25_SR_SPI1 SYSCFG_ITLINE25_SR_SPI1_Msk /*!< SPI1 Interrupt */ +#define SYSCFG_ITLINE26_SR_SPI2_Pos (0U) +#define SYSCFG_ITLINE26_SR_SPI2_Msk (0x1UL << SYSCFG_ITLINE26_SR_SPI2_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE26_SR_SPI2 SYSCFG_ITLINE26_SR_SPI2_Msk /*!< SPI2 Interrupt */ +#define SYSCFG_ITLINE26_SR_SPI3_Pos (1U) +#define SYSCFG_ITLINE26_SR_SPI3_Msk (0x1UL << SYSCFG_ITLINE26_SR_SPI3_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE26_SR_SPI3 SYSCFG_ITLINE26_SR_SPI3_Msk /*!< SPI3 Interrupt */ +#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos (0U) +#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk (0x1UL << SYSCFG_ITLINE27_SR_USART1_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE27_SR_USART1_GLB SYSCFG_ITLINE27_SR_USART1_GLB_Msk /*!< USART1 GLB Interrupt -> exti[25] */ +#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos (0U) +#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk (0x1UL << SYSCFG_ITLINE28_SR_USART2_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE28_SR_USART2_GLB SYSCFG_ITLINE28_SR_USART2_GLB_Msk /*!< USART2 GLB Interrupt -> exti[26] */ +#define SYSCFG_ITLINE28_SR_LPUART2_GLB_Pos (1U) +#define SYSCFG_ITLINE28_SR_LPUART2_GLB_Msk (0x1UL << SYSCFG_ITLINE28_SR_LPUART2_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE28_SR_LPUART2_GLB SYSCFG_ITLINE28_SR_LPUART2_GLB_Msk /*!< LPUART2 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_USART3_GLB_Pos (0U) +#define SYSCFG_ITLINE29_SR_USART3_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_USART3_GLB_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE29_SR_USART3_GLB SYSCFG_ITLINE29_SR_USART3_GLB_Msk /*!< USART3 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_USART4_GLB_Pos (1U) +#define SYSCFG_ITLINE29_SR_USART4_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_USART4_GLB_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE29_SR_USART4_GLB SYSCFG_ITLINE29_SR_USART4_GLB_Msk /*!< USART4 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos (2U) +#define SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos) /*!< 0x00000004 */ +#define SYSCFG_ITLINE29_SR_LPUART1_GLB SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk /*!< LPUART1 GLB Interrupt -> exti[28] */ +#define SYSCFG_ITLINE29_SR_USART5_GLB_Pos (3U) +#define SYSCFG_ITLINE29_SR_USART5_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_USART5_GLB_Pos) /*!< 0x00000008 */ +#define SYSCFG_ITLINE29_SR_USART5_GLB SYSCFG_ITLINE29_SR_USART5_GLB_Msk /*!< USART5 GLB Interrupt */ +#define SYSCFG_ITLINE29_SR_USART6_GLB_Pos (4U) +#define SYSCFG_ITLINE29_SR_USART6_GLB_Msk (0x1UL << SYSCFG_ITLINE29_SR_USART6_GLB_Pos) /*!< 0x00000010 */ +#define SYSCFG_ITLINE29_SR_USART6_GLB SYSCFG_ITLINE29_SR_USART6_GLB_Msk /*!< USART6 GLB Interrupt */ +#define SYSCFG_ITLINE30_SR_CEC_Pos (0U) +#define SYSCFG_ITLINE30_SR_CEC_Msk (0x1UL << SYSCFG_ITLINE30_SR_CEC_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE30_SR_CEC SYSCFG_ITLINE30_SR_CEC_Msk /*!< CEC Interrupt-> exti[27] */ +#define SYSCFG_ITLINE31_SR_RNG_Pos (0U) +#define SYSCFG_ITLINE31_SR_RNG_Msk (0x1UL << SYSCFG_ITLINE31_SR_RNG_Pos) /*!< 0x00000001 */ +#define SYSCFG_ITLINE31_SR_RNG SYSCFG_ITLINE31_SR_RNG_Msk /*!< RNG Interrupt */ +#define SYSCFG_ITLINE31_SR_AES_Pos (1U) +#define SYSCFG_ITLINE31_SR_AES_Msk (0x1UL << SYSCFG_ITLINE31_SR_AES_Pos) /*!< 0x00000002 */ +#define SYSCFG_ITLINE31_SR_AES SYSCFG_ITLINE31_SR_AES_Msk /*!< AES Interrupt */ + +/******************************************************************************/ +/* */ +/* TIM */ +/* */ +/******************************************************************************/ +/******************* Bit definition for TIM_CR1 register ********************/ +#define TIM_CR1_CEN_Pos (0U) +#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */ +#define TIM_CR1_CEN TIM_CR1_CEN_Msk /*! + + + + + + Release Notes for STM32G0xx CMSIS + + + + + + +
+
+
+

Release Notes for STM32G0xx CMSIS

+

Copyright © 2018 STMicroelectronics
+

+ +
+

Purpose

+

This driver provides the CMSIS device files for the stm32g0xx products. This covers

+
    +
  • STM32G081/71/70xx devices
    • +
  • STM32G041/31/30xx devices
    • +
  • STM32G0C1/B1/B0xx devices
    • +
  • STM32G061/51/50xx devices
    • +
+

This driver is composed of the descriptions of the registers under “Include” directory.

+

Various template files are provided to easily build an application. They can be adapted to fit applications requirements.

+
    +
  • Templates/system_stm32g0xx.c contains the initialization code referred as SystemInit.
    • +
  • Startup files are provided as example for IAR©, KEIL© and STM32CubeIDE©.
    • +
  • Linker files are provided as example for IAR©, KEIL© and STM32CubeIDE©.
    • +
+
+
+

Update History

+
+ +
+

Main Changes

+
    +
  • Rename ADC TRx registers AWDxTR to be compliant with the reference manual.
    • +
  • Fix Doxygen grouping issues.
    • +
  • Update IRQ handler enumeration structure to be aligned with template CMSIS device.h file defined by ARM. +
      +
    • Rename SVC_IRQn to SVCall_IRQn:
      • +
    • +
  • Add the following aliases for IRQ number definition to ensure compatibility across STM32 Series; +
      +
    • #define SVC_IRQn SVCall_IRQn
      • +
    • +
+

Contents

+
    +
  • CMSIS devices files for stm32g0B0xx, stm32g0B1xx, stm32g0C1xx devices.
    • +
  • CMSIS devices files for stm32g050xx, stm32g051xx, stm32g061xx devices.
    • +
  • CMSIS devices files for stm32g030xx, stm32g031xx, stm32g041xx devices.
    • +
  • CMSIS devices files for stm32g070xx, stm32g071xx, stm32g081xx devices.
    • +
+

Known Limitations

+
    +
  • None
    • +
+
+
+
+ +
+

Main Changes

+
    +
  • Update to remove wrong bits defined for DMAMUX Req ID.
    • +
  • Protect Vector table modification following SRAM or FLASH preprocessor directive by a generic preprocessor directive : USER_VECT_TAB_ADDRESS.
    • +
  • Add new atomic register access macros in stm32g0xx.h file.
    • +
  • Add LSI maximum startup time datasheet value: LSI_STARTUP_TIME.
    • +
  • Update Licensing information and format +
      +
    • Add LICENSE.txt file
      • +
    • Remove License message from Release_Notes.html
      • +
    • Update header files with new license format
      • +
    • +
+

Contents

+
    +
  • CMSIS devices files for stm32g0B0xx, stm32g0B1xx, stm32g0C1xx devices.
    • +
  • CMSIS devices files for stm32g050xx, stm32g051xx, stm32g061xx devices.
    • +
  • CMSIS devices files for stm32g030xx, stm32g031xx, stm32g041xx devices.
    • +
  • CMSIS devices files for stm32g070xx, stm32g071xx, stm32g081xx devices.
    • +
+

Known Limitations

+
    +
  • None
    • +
+
+
+
+ +
+

Main Changes

+

Maintenance release and Product Update

+

Official release for STM32G0xx CMSIS introducing stm32g0b0xx, stm32g0b1xx, stm32g0c1xx devices and stm32g050xx, stm32g051xx, stm32g061xx devices.

+

Maintenance release for STM32G0xx CMSIS supporting stm32g030xx, stm32g031xx, stm32g041xx, stm32g070xx, stm32g071xx, stm32g081xx devices.

+

Additional features

+ + + + + + + + + + + + + + + + + +
Headline
New CMSIS Drivers files to support STM32G0C1xx, STM32G0B1xx, STM32G0B0xx
New CMSIS Drivers files to support STM32G061xx, STM32G051xx, STM32G050xx
Add CMSIS files for STM32CubeIDE and remove CMSIS files for SW4STM32
+

Fixed bugs list

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Headline
[G0 64K][Flash] page number field is too big on 64k
Fix wrong I2C instance in macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE()
Update to call SystemInit first in startup/Reset_Handler, so GCC code is similar to IAR/Keil
Improve the startup code on GCC
correction for swapped for BORR and BORF bit fields
G0 GCC startup file should use cortex M0+
Move FLASH_SIZE define from hal flash. h to cmsis device file
Remove IS_TIM_SYNCHRO_INSTANCE macro from CMSIS
Constants RCC_CFGR_ shall be removed from CMSIS
Rename SYSCFG_ITLINE2_SR_RTC_WAKEUP into SYSCFG_ITLINE2_SR_RTC to be aligned with RM
Correction of DMAMUX_CxCR_DMAREQ_ID that should be 0x7F instead of 0xFF
[Codespell] minor typo correction
[FOSS-Audit] Change CMSIS BSD headers to Apache license
[MISRA] Add U suffix for bit configuration of the Cortex-M0+ Processor
[Value Line] Remove EXTI_EMR1_EM17 & EXTI_EMR1_EM18 bits (COMP1/COMP2 N/A on VL)
[Value Line] TIM2 is not supported on G0 value line, so remove it from IS_TIM_CCX_INSTANCE() and IS_TIM_OCCS_INSTANCE() macros
+

Contents

+

-CMSIS devices files for stm32g0B0xx, stm32g0B1xx, stm32g0C1xx devices.

+

-CMSIS devices files for stm32g050xx, stm32g051xx, stm32g061xx devices.

+

-CMSIS devices files for stm32g030xx, stm32g031xx, stm32g041xx devices.

+

-CMSIS devices files for stm32g070xx, stm32g071xx, stm32g081xx devices.

+

Known Limitations

+

None

+
+
+
+ +
+

Main Changes

+

Maintenance release

+

Maintenance release for STM32G0xx CMSIS supporting stm32g030xx, stm32g031xx, stm32g041xx, stm32g070xx, stm32g071xx, stm32g081xx devices.

+

Fixed bugs list

+ + + + + + + + + + + +
Headline
Remove all DMAMUX register/bit definition related to internal debug features
+

Contents

+

CMSIS devices files for stm32g030xx, stm32g031xx, stm32g041xx devices.

+

CMSIS devices files for stm32g070xx, stm32g071xx, stm32g081xx devices.

+

Known Limitations

+

Requirements not met or planned in a forthcoming release

+ + + + + + + + + + + +
Headline
[MISRAC2012-Rule-8.9_b] Global variable APBPrescTable is only referenced from a single function
+

Development Toolchains and Compilers

+
    +
  • IAR Embedded Workbench for ARM (EWARM) toolchain V8.20.2
    • +
  • RealView Microcontroller Development Kit (MDK-ARM) toolchain V5.25
    • +
  • System Workbench STM32 (SW4STM32) toolchain V2.7.2
    • +
+

Supported Devices and boards

+
    +
  • STM32G041xx, STM32G031xx and STM32G030xx devices
    • +
  • STM32G081xx, STM32G071xx and STM32G070xx devices
    • +
+
+
+
+ +
+

Main Changes

+

Maintenance release and Product Update

+

First release for STM32G0xx CMSIS introducing stm32g030xx, stm32g031xx, stm32g041xx devices.

+

Additional features

+ + + + + + + + + + + +
Headline
New CMSIS Drivers files to support STM32G041xx, STM32G031xx, STM32G030xx
+

Fixed bugs list

+ + + + + + + + + + + + + + +
Headline
Correct wrong definition of IS_TIM_TISEL_INSTANCE for STM32G0x0 devices
Mention bit ADC_CCR_LFMEN as useless in STM32G0, kept for legacy purpose
+

Contents

+

CMSIS devices files for stm32g030xx, stm32g031xx, stm32g041xx devices.

+

CMSIS devices files for stm32g070xx, stm32g071xx, stm32g081xx devices.

+

Known Limitations

+

Requirements not met or planned in a forthcoming release

+ + + + + + + + + + + + + + +
Headline
[MISRAC2012-Rule-8.9_b] Global variable APBPrescTable is only referenced from a single function
Use latest CMSIS V5.4.0
+

Development Toolchains and Compilers

+
    +
  • IAR Embedded Workbench for ARM (EWARM) toolchain V8.20.2
    • +
  • RealView Microcontroller Development Kit (MDK-ARM) toolchain V5.25
    • +
  • System Workbench STM32 (SW4STM32) toolchain V2.7.2
    • +
+

Supported Devices and boards

+
    +
  • STM32G041xx, STM32G031xx and STM32G030xx devices
    • +
  • STM32G081xx, STM32G071xx and STM32G070xx devices
    • +
+
+
+
+ +
+

Main Changes

+

Maintenance release

+

Maintenance release for STM32G0xx devices (stm32g070xx, stm32g071xx, stm32g081xx devices)

+

Fixed bugs list

+ + + + + + + + + + + + + + + + + + + + +
Headline
[Keil] Startup file for Keil generated project contain errors
[Licenses update] remove html tags in Startup files
MISRAC2012 implementation
Correct undefined reference to `LPUART1_IRQHandler’ for some G0 variants
+

Contents

+

CMSIS devices files for stm32g070xx, stm32g071xx, stm32g081xx devices.

+
+
+
+ +
+

Main Changes

+

First release

+

First official release for STM32G0xx devices

+

Contents

+
    +
  • CMSIS devices files for STM32G070xx, STM32G071xx and STM32G081xx
    • +
+
+
+
+
+
+

For complete documentation on STM32G0xx,visit: [www.st.com/stm32g0]

+This release note uses up to date web standards and, for this reason, should not be opened with Internet Explorer but preferably with popular browsers such as Google Chrome, Mozilla Firefox, Opera or Microsoft Edge. +
+ + diff --git a/libs/Drivers/CMSIS/Device/ST/STM32G0xx/_htmresc/favicon.png b/libs/Drivers/CMSIS/Device/ST/STM32G0xx/_htmresc/favicon.png new file mode 100644 index 0000000000000000000000000000000000000000..06713eec4974e141c6e9b4156d34e61e89f282ca GIT binary patch literal 4126 zcmV+(5aI8MP)ZIGU@QfPy~$kHP}Vz9c$a)g>fT6hB^OaK4>c|MGS0000HbW%=J|NsC0|NsC0 z|NsC0|NsC0041%NVgLXD!bwCyRCwCllie1CAP9sJ&9ooo{hxLjw5@YC+xxf~%TE}{ zNd5%935b--eKa7{Q8)vZ;eI6pGFH>rL)887WOA={e(b_&0g-g6to#Hm2B3vqWV>1u z@z7*I(bdWdx-Y=OT@|og)oZEgAbc7ep|Gf{$7j1Oa#T&r4>0xv(+}tR_4biWa z1Q-BfcsgeLIJPbT0000rV&neh&#Q1i z007~1e$oCcFS8neI|hJl{-P!B1ZZ9hpmq0)X0i`JwE&>$+E?>%_LC6RbVIkUx0b+_+BaR3cnT7Zv!AJxW zizFb)h!jyGOOZ85F;a?DAXP{m@;!0_IfqH8(HlgRxt7s3}k3K`kFu>>-2Q$QMFfPW!La{h336o>X zu_CMttHv6zR;&ZNiS=X8v3CR#fknUxHUxJ0uoBa_M6WNWeqIg~6QE69c9o#eyhGvpiOA@W-aonk<7r1(?fC{oI5N*U!4 zfg=2N-7=cNnjjOr{yriy6mMFgG#l znCF=fnQv8CDz++o6_Lscl}eQ+l^ZHARH>?_s@|##Rr6KLRFA1%Q+=*RRWnoLsR`7U zt5vFIcfW3@?wFpwUVxrVZ>QdQz32KIeJ}k~{cZZE^+ya? z2D1z#2HOnI7(B%_ac?{wFUQ;QQA1tBKtrWrm0_3Rgps+?Jfqb{jYbcQX~taRB;#$y zZN{S}1|}gUOHJxc?wV3fxuz+mJ4`!F$IZ;mqRrNsHJd##*D~ju=bP7?-?v~|cv>vB zsJ6IeNwVZxrdjT`yl#bBIa#GxRa#xMMy;K#CDyyGyQdMSxlWT#tDe?p!?5wT$+oGt z8L;Kp2HUQ-ZMJ=3XJQv;x5ci*?vuTfeY$;({XGW_huIFR9a(?@3)XSs8O^N5RyOM=TTmp(3=8^+zpz2r)C z^>JO{deZfso3oq3?Wo(Y?l$ge?uXo;%ru`Vo>?<<(8I_>;8Eq#KMS9gFl*neeosSB zfoHYnBQIkwkyowPu(zdms`p{<7e4kra-ZWq<2*OsGTvEV%s0Td$hXT+!*8Bnh2KMe zBmZRodjHV?r+_5^X9J0WL4jKW`}lf%A-|44I@@LTvf1rHjG(ze6+w@Jt%Bvjts!X0 z?2xS?_ve_-kiKB_KiJlZ$9G`c^=E@oNG)mWWaNo-3TIW8)$Hg0Ub-~8?KhvJ>$ z3*&nim@mj(aCxE5!t{lw7O5^0EIO7zOo&c6l<+|iDySBWCGrz@C5{St!X3hAA}`T4 z(TLbXTq+(;@<=L8dXnssyft|w#WSTW<++3>sgS%(4NTpeI-VAqb|7ssJvzNHgOZVu zaYCvgO_R1~>SyL=cFU|~g|hy|Zi}}s9+d~lYqOB71z9Z$wnC=pR9Yz4DhIM>Wmjgu z&56o6maCpC&F##y%G;1PobR9i?GnNg;gYtchD%p19a!eQtZF&3JaKv33gZ<8D~47E ztUS1iwkmDaPpj=$m#%)jCVEY4fnLGNg2A-`YwHVD3gv};>)hAvT~AmqS>Lr``i7kw zJ{5_It`yrBmlc25DBO7E8;5VoznR>Ww5hAaxn$2~(q`%A-YuS64wkBy=9dm`4cXeX z4c}I@?e+FW+b@^RDBHV(wnMq2zdX3SWv9u`%{xC-q*U}&`cyXV(%rRT*Z6MH?i+i& z_B8C(+grT%{XWUQ+f@NoP1R=AW&26{v-dx)iK^-Nmiuj8txj!m?Z*Ss1N{dh4z}01 z)YTo*JycSU)+_5r4#yw9{+;i4Ee$peRgIj+;v;ZGdF1K$3E%e~4LaI(jC-u%2h$&R z9cLXcYC@Xwnns&bn)_Q~Te?roKGD|d-g^8;+aC{{G(1^(O7m37Y1-+6)01cN&y1aw zoqc{T`P^XJqPBbIW6s}d4{z_f5Om?vMgNQEJG?v2T=KYd^0M3I6IZxbny)%vZR&LD zJpPl@Psh8QyPB@KTx+@RdcC!KX7}kEo;S|j^u2lU7XQ}Oo;f|;z4Ll+_r>@1-xl3| zawq-H%e&ckC+@AhPrP6BKT#_XdT7&;F71j}Joy zkC~6lh7E@6o;W@^IpRNZ{ptLtL(gQ-CY~4mqW;US7Zxvm_|@yz&e53Bp_lTPlfP|z zrTyx_>lv@x#=^!PzR7qqF<$gm`|ZJZ+;<)Cqu&ot2z=0000WV@Og>004R=004l4008;_004mL004C`008P>0026e000+nl3&F} z000F^NklQWRUVq~pvFslpiNq83Yr*1(ELa!!kppKfxQKEkPzz^I>0W)!71xam z(B64`)5a~kHf9SBOp*Wvo{xA*e4|Kv3g6TCo+fF8q^C$|g>#NlXyY$%lmkmCh$x1Z zFbJ_hiDG`37w>KPVB83d7E3>R@-M9$`|}|QFF}1qSk!nanPdVd3K38edo3y+D*=Uo zfOWCwj(F@GSjPG&B<0O;H!Zm0g>eDeK09{b@xB};mEy; z;Gp5H_Cr65qKM1uYIu6x&16!Ei=BHfJLe)1IUnFqc6d#D=ZVQmV9C73vy1=x$SK;s z=*CYZP+Ei1D5Vjl#u88v5dv#jId?iu)8mM}{mD`GcMXtAC5ap?ZoKr&iYuqTKHe$t zTR%R$ZZwxec?l+0r_LIVbe-mzH+D0*ZYsu4BE~~JA2A+AD?BAArO=g8ZfvXtU~o9c zZ(Bd-RFK5jh*DvM1v6^41HB@0K0qn7E8E&Xz1mk6hvmx?*|WB_H!dcO;5R$=<4b~s z5zr3N4zxlkMKOrDeny(PGpEM6^hGyc7lhg>MWtM!af*pn%&q_PxI(n^(-Zd{ICPAp z(WE@Zz5|EZyt{MEDy&l5$Cba^zU!9k&;Vs7lk$@o02LOwb#e2{#3%Cn2>kQF(RKUU z+tW!;FT0@d+TX^L;>@3RytlTP&ts$pqA}TwENBlg9?$-D zF9Sn4URZx8)hVBw<~NY=h3=so7{jEhG%Zc_0QBSvY~K4BS|W5MAem5XSb6m}VDN$f zy+b3n9qjIJoHM5pqYa`IPH9AIoM=!AE1Er>r|3E}#Jq-S)cTrfD&TZjAuN@+V}3mi zlhOce+q<8>Y?i93G=*Z3Web`ri!Q%p%LR*(bB?;|)B`&=J&ab0Z(UKpbzyZV5o*#& z0FLzzaI$v*-#WB)+`n>BoJ*1AwU0XSu;@w&Hu1WYXVR#!8itC%68CzMeiXhL#`9W$9J30NB-Wg!ex`hBlg9F5u@&o4>hd`TWPv z{r{JbyvQGZzbyvPS}zAifbhF49z~X|@9v|!=No>qsF|P~vf=g>7#%0yk<U?Ha8*Z4HW>#8w>z$A3 z>^uQlk;$a-6CQ(uc@RM)Cbss!xuPVl2@c1u-5tEUw}U8OfP_J+QYhfu$B<0Cj3xm7 c?*aZZ00ulYFs-m=@&Et;07*qoM6N<$f~=14i~s-t literal 0 HcmV?d00001 diff --git a/libs/Drivers/CMSIS/Device/ST/STM32G0xx/_htmresc/mini-st.css b/libs/Drivers/CMSIS/Device/ST/STM32G0xx/_htmresc/mini-st.css new file mode 100644 index 0000000..eb41d56 --- /dev/null +++ b/libs/Drivers/CMSIS/Device/ST/STM32G0xx/_htmresc/mini-st.css @@ -0,0 +1,1700 @@ +@charset "UTF-8"; +/* + Flavor name: Default (mini-default) + Author: Angelos Chalaris (chalarangelo@gmail.com) + Maintainers: Angelos Chalaris + mini.css version: v3.0.0-alpha.3 +*/ +/* + Browsers resets and base typography. +*/ +/* Core module CSS variable definitions */ +:root { + --fore-color: #111; + --secondary-fore-color: #444; + --back-color: #f8f8f8; + --secondary-back-color: #f0f0f0; + --blockquote-color: #f57c00; + --pre-color: #1565c0; + --border-color: #aaa; + --secondary-border-color: #ddd; + --heading-ratio: 1.19; + --universal-margin: 0.5rem; + --universal-padding: 0.125rem; + --universal-border-radius: 0.125rem; + --a-link-color: #0277bd; + --a-visited-color: #01579b; } + +html { + font-size: 14px; } + +a, b, del, em, i, ins, q, span, strong, u { + font-size: 1em; } + +html, * { + font-family: -apple-system, BlinkMacSystemFont, "Segoe UI", Roboto, Ubuntu, "Helvetica Neue", Helvetica, sans-serif; + line-height: 1.4; + -webkit-text-size-adjust: 100%; } + +* { + font-size: 1rem; } + +body { + margin: 0; + color: var(--fore-color); + background: var(--back-color); } + +details { + display: block; } + +summary { + display: list-item; } + +abbr[title] { + border-bottom: none; + text-decoration: underline dotted; } + +input { + overflow: visible; } + +img { + max-width: 100%; + height: auto; } + +h1, h2, h3, h4, h5, h6 { + line-height: 1.2; + margin: calc(1.5 * var(--universal-margin)) var(--universal-margin); + font-weight: 500; } + h1 small, h2 small, h3 small, h4 small, h5 small, h6 small { + color: var(--secondary-fore-color); + display: block; + margin-top: -0.25rem; } + +h1 { + font-size: calc(1rem * var(--heading-ratio) * var(--heading-ratio) * var(--heading-ratio)); } + +h2 { + font-size: calc(1rem * var(--heading-ratio) * var(--heading-ratio); ); + background: var(--mark-back-color); + font-weight: 600; + padding: 0.1em 0.5em 0.2em 0.5em; + color: var(--mark-fore-color); } + +h3 { + font-size: calc(1rem * var(--heading-ratio)); + padding-left: calc(2 * var(--universal-margin)); + /* background: var(--border-color); */ + } + +h4 { + font-size: 1rem;); + padding-left: calc(4 * var(--universal-margin)); } + +h5 { + font-size: 1rem; } + +h6 { + font-size: calc(1rem / var(--heading-ratio)); } + +p { + margin: var(--universal-margin); } + +ol, ul { + margin: var(--universal-margin); + padding-left: calc(6 * var(--universal-margin)); } + +b, strong { + font-weight: 700; } + +hr { + box-sizing: content-box; + border: 0; + line-height: 1.25em; + margin: var(--universal-margin); + height: 0.0625rem; + background: linear-gradient(to right, transparent, var(--border-color) 20%, var(--border-color) 80%, transparent); } + +blockquote { + display: block; + position: relative; + font-style: italic; + color: var(--secondary-fore-color); + margin: var(--universal-margin); + padding: calc(3 * var(--universal-padding)); + border: 0.0625rem solid var(--secondary-border-color); + border-left: 0.375rem solid var(--blockquote-color); + border-radius: 0 var(--universal-border-radius) var(--universal-border-radius) 0; } + blockquote:before { + position: absolute; + top: calc(0rem - var(--universal-padding)); + left: 0; + font-family: sans-serif; + font-size: 3rem; + font-weight: 700; + content: "\201c"; + color: var(--blockquote-color); } + blockquote[cite]:after { + font-style: normal; + font-size: 0.75em; + font-weight: 700; + content: "\a— " attr(cite); + white-space: pre; } + +code, kbd, pre, samp { + font-family: Menlo, Consolas, monospace; + font-size: 0.85em; } + +code { + background: var(--secondary-back-color); + border-radius: var(--universal-border-radius); + padding: calc(var(--universal-padding) / 4) calc(var(--universal-padding) / 2); } + +kbd { + background: var(--fore-color); + color: var(--back-color); + border-radius: var(--universal-border-radius); + padding: calc(var(--universal-padding) / 4) calc(var(--universal-padding) / 2); } + +pre { + overflow: auto; + background: var(--secondary-back-color); + padding: calc(1.5 * var(--universal-padding)); + margin: var(--universal-margin); + border: 0.0625rem solid var(--secondary-border-color); + border-left: 0.25rem solid var(--pre-color); + border-radius: 0 var(--universal-border-radius) var(--universal-border-radius) 0; } + +sup, sub, code, kbd { + line-height: 0; + position: relative; + vertical-align: baseline; } + +small, sup, sub, figcaption { + font-size: 0.75em; } + +sup { + top: -0.5em; } + +sub { + bottom: -0.25em; } + +figure { + margin: var(--universal-margin); } + +figcaption { + color: var(--secondary-fore-color); } + +a { + text-decoration: none; } + a:link { + color: var(--a-link-color); } + a:visited { + color: var(--a-visited-color); } + a:hover, a:focus { + text-decoration: underline; } + +/* + Definitions for the grid system, cards and containers. +*/ +.container { + margin: 0 auto; + padding: 0 calc(1.5 * var(--universal-padding)); } + +.row { + box-sizing: border-box; + display: flex; + flex: 0 1 auto; + flex-flow: row wrap; } + +.col-sm, +[class^='col-sm-'], +[class^='col-sm-offset-'], +.row[class*='cols-sm-'] > * { + box-sizing: border-box; + flex: 0 0 auto; + padding: 0 calc(var(--universal-padding) / 2); } + +.col-sm, +.row.cols-sm > * { + max-width: 100%; + flex-grow: 1; + flex-basis: 0; } + +.col-sm-1, +.row.cols-sm-1 > * { + max-width: 8.3333333333%; + flex-basis: 8.3333333333%; } + +.col-sm-offset-0 { + margin-left: 0; } + +.col-sm-2, +.row.cols-sm-2 > * { + max-width: 16.6666666667%; + flex-basis: 16.6666666667%; } + +.col-sm-offset-1 { + margin-left: 8.3333333333%; } + +.col-sm-3, +.row.cols-sm-3 > * { + max-width: 25%; + flex-basis: 25%; } + +.col-sm-offset-2 { + margin-left: 16.6666666667%; } + +.col-sm-4, +.row.cols-sm-4 > * { + max-width: 33.3333333333%; + flex-basis: 33.3333333333%; } + +.col-sm-offset-3 { + margin-left: 25%; } + +.col-sm-5, +.row.cols-sm-5 > * { + max-width: 41.6666666667%; + flex-basis: 41.6666666667%; } + +.col-sm-offset-4 { + margin-left: 33.3333333333%; } + +.col-sm-6, +.row.cols-sm-6 > * { + max-width: 50%; + flex-basis: 50%; } + +.col-sm-offset-5 { + margin-left: 41.6666666667%; } + +.col-sm-7, +.row.cols-sm-7 > * { + max-width: 58.3333333333%; + flex-basis: 58.3333333333%; } + +.col-sm-offset-6 { + margin-left: 50%; } + +.col-sm-8, +.row.cols-sm-8 > * { + max-width: 66.6666666667%; + flex-basis: 66.6666666667%; } + +.col-sm-offset-7 { + margin-left: 58.3333333333%; } + +.col-sm-9, +.row.cols-sm-9 > * { + max-width: 75%; + flex-basis: 75%; } + +.col-sm-offset-8 { + margin-left: 66.6666666667%; } + +.col-sm-10, +.row.cols-sm-10 > * { + max-width: 83.3333333333%; + flex-basis: 83.3333333333%; } + +.col-sm-offset-9 { + margin-left: 75%; } + +.col-sm-11, +.row.cols-sm-11 > * { + max-width: 91.6666666667%; + flex-basis: 91.6666666667%; } + +.col-sm-offset-10 { + margin-left: 83.3333333333%; } + +.col-sm-12, +.row.cols-sm-12 > * { + max-width: 100%; + flex-basis: 100%; } + +.col-sm-offset-11 { + margin-left: 91.6666666667%; } + +.col-sm-normal { + order: initial; } + +.col-sm-first { + order: -999; } + +.col-sm-last { + order: 999; } + +@media screen and (min-width: 500px) { + .col-md, + [class^='col-md-'], + [class^='col-md-offset-'], + .row[class*='cols-md-'] > * { + box-sizing: border-box; + flex: 0 0 auto; + padding: 0 calc(var(--universal-padding) / 2); } + + .col-md, + .row.cols-md > * { + max-width: 100%; + flex-grow: 1; + flex-basis: 0; } + + .col-md-1, + .row.cols-md-1 > * { + max-width: 8.3333333333%; + flex-basis: 8.3333333333%; } + + .col-md-offset-0 { + margin-left: 0; } + + .col-md-2, + .row.cols-md-2 > * { + max-width: 16.6666666667%; + flex-basis: 16.6666666667%; } + + .col-md-offset-1 { + margin-left: 8.3333333333%; } + + .col-md-3, + .row.cols-md-3 > * { + max-width: 25%; + flex-basis: 25%; } + + .col-md-offset-2 { + margin-left: 16.6666666667%; } + + .col-md-4, + .row.cols-md-4 > * { + max-width: 33.3333333333%; + flex-basis: 33.3333333333%; } + + .col-md-offset-3 { + margin-left: 25%; } + + .col-md-5, + .row.cols-md-5 > * { + max-width: 41.6666666667%; + flex-basis: 41.6666666667%; } + + .col-md-offset-4 { + margin-left: 33.3333333333%; } + + .col-md-6, + .row.cols-md-6 > * { + max-width: 50%; + flex-basis: 50%; } + + .col-md-offset-5 { + margin-left: 41.6666666667%; } + + .col-md-7, + .row.cols-md-7 > * { + max-width: 58.3333333333%; + flex-basis: 58.3333333333%; } + + .col-md-offset-6 { + margin-left: 50%; } + + .col-md-8, + .row.cols-md-8 > * { + max-width: 66.6666666667%; + flex-basis: 66.6666666667%; } + + .col-md-offset-7 { + margin-left: 58.3333333333%; } + + .col-md-9, + .row.cols-md-9 > * { + max-width: 75%; + flex-basis: 75%; } + + .col-md-offset-8 { + margin-left: 66.6666666667%; } + + .col-md-10, + .row.cols-md-10 > * { + max-width: 83.3333333333%; + flex-basis: 83.3333333333%; } + + .col-md-offset-9 { + margin-left: 75%; } + + .col-md-11, + .row.cols-md-11 > * { + max-width: 91.6666666667%; + flex-basis: 91.6666666667%; } + + .col-md-offset-10 { + margin-left: 83.3333333333%; } + + .col-md-12, + .row.cols-md-12 > * { + max-width: 100%; + flex-basis: 100%; } + + .col-md-offset-11 { + margin-left: 91.6666666667%; } + + .col-md-normal { + order: initial; } + + .col-md-first { + order: -999; } + + .col-md-last { + order: 999; } } +@media screen and (min-width: 1280px) { + .col-lg, + [class^='col-lg-'], + [class^='col-lg-offset-'], + .row[class*='cols-lg-'] > * { + box-sizing: border-box; + flex: 0 0 auto; + padding: 0 calc(var(--universal-padding) / 2); } + + .col-lg, + .row.cols-lg > * { + max-width: 100%; + flex-grow: 1; + flex-basis: 0; } + + .col-lg-1, + .row.cols-lg-1 > * { + max-width: 8.3333333333%; + flex-basis: 8.3333333333%; } + + .col-lg-offset-0 { + margin-left: 0; } + + .col-lg-2, + .row.cols-lg-2 > * { + max-width: 16.6666666667%; + flex-basis: 16.6666666667%; } + + .col-lg-offset-1 { + margin-left: 8.3333333333%; } + + .col-lg-3, + .row.cols-lg-3 > * { + max-width: 25%; + flex-basis: 25%; } + + .col-lg-offset-2 { + margin-left: 16.6666666667%; } + + .col-lg-4, + .row.cols-lg-4 > * { + max-width: 33.3333333333%; + flex-basis: 33.3333333333%; } + + .col-lg-offset-3 { + margin-left: 25%; } + + .col-lg-5, + .row.cols-lg-5 > * { + max-width: 41.6666666667%; + flex-basis: 41.6666666667%; } + + .col-lg-offset-4 { + margin-left: 33.3333333333%; } + + .col-lg-6, + .row.cols-lg-6 > * { + max-width: 50%; + flex-basis: 50%; } + + .col-lg-offset-5 { + margin-left: 41.6666666667%; } + + .col-lg-7, + .row.cols-lg-7 > * { + max-width: 58.3333333333%; + flex-basis: 58.3333333333%; } + + .col-lg-offset-6 { + margin-left: 50%; } + + .col-lg-8, + .row.cols-lg-8 > * { + max-width: 66.6666666667%; + flex-basis: 66.6666666667%; } + + .col-lg-offset-7 { + margin-left: 58.3333333333%; } + + .col-lg-9, + .row.cols-lg-9 > * { + max-width: 75%; + flex-basis: 75%; } + + .col-lg-offset-8 { + margin-left: 66.6666666667%; } + + .col-lg-10, + .row.cols-lg-10 > * { + max-width: 83.3333333333%; + flex-basis: 83.3333333333%; } + + .col-lg-offset-9 { + margin-left: 75%; } + + .col-lg-11, + .row.cols-lg-11 > * { + max-width: 91.6666666667%; + flex-basis: 91.6666666667%; } + + .col-lg-offset-10 { + margin-left: 83.3333333333%; } + + .col-lg-12, + .row.cols-lg-12 > * { + max-width: 100%; + flex-basis: 100%; } + + .col-lg-offset-11 { + margin-left: 91.6666666667%; } + + .col-lg-normal { + order: initial; } + + .col-lg-first { + order: -999; } + + .col-lg-last { + order: 999; } } +/* Card component CSS variable definitions */ +:root { + --card-back-color: #f8f8f8; + --card-fore-color: #111; + --card-border-color: #ddd; } + +.card { + display: flex; + flex-direction: column; + justify-content: space-between; + align-self: center; + position: relative; + width: 100%; + background: var(--card-back-color); + color: var(--card-fore-color); + border: 0.0625rem solid var(--card-border-color); + border-radius: var(--universal-border-radius); + margin: var(--universal-margin); + overflow: hidden; } + @media screen and (min-width: 320px) { + .card { + max-width: 320px; } } + .card > .sectione { + background: var(--card-back-color); + color: var(--card-fore-color); + box-sizing: border-box; + margin: 0; + border: 0; + border-radius: 0; + border-bottom: 0.0625rem solid var(--card-border-color); + padding: var(--universal-padding); + width: 100%; } + .card > .sectione.media { + height: 200px; + padding: 0; + -o-object-fit: cover; + object-fit: cover; } + .card > .sectione:last-child { + border-bottom: 0; } + +/* + Custom elements for card elements. +*/ +@media screen and (min-width: 240px) { + .card.small { + max-width: 240px; } } +@media screen and (min-width: 480px) { + .card.large { + max-width: 480px; } } +.card.fluid { + max-width: 100%; + width: auto; } + +.card.warning { +/* --card-back-color: #ffca28; */ + --card-back-color: #e5b8b7; + --card-border-color: #e8b825; } + +.card.error { + --card-back-color: #b71c1c; + --card-fore-color: #f8f8f8; + --card-border-color: #a71a1a; } + +.card > .sectione.dark { + --card-back-color: #e0e0e0; } + +.card > .sectione.double-padded { + padding: calc(1.5 * var(--universal-padding)); } + +/* + Definitions for forms and input elements. +*/ +/* Input_control module CSS variable definitions */ +:root { + --form-back-color: #f0f0f0; + --form-fore-color: #111; + --form-border-color: #ddd; + --input-back-color: #f8f8f8; + --input-fore-color: #111; + --input-border-color: #ddd; + --input-focus-color: #0288d1; + --input-invalid-color: #d32f2f; + --button-back-color: #e2e2e2; + --button-hover-back-color: #dcdcdc; + --button-fore-color: #212121; + --button-border-color: transparent; + --button-hover-border-color: transparent; + --button-group-border-color: rgba(124, 124, 124, 0.54); } + +form { + background: var(--form-back-color); + color: var(--form-fore-color); + border: 0.0625rem solid var(--form-border-color); + border-radius: var(--universal-border-radius); + margin: var(--universal-margin); + padding: calc(2 * var(--universal-padding)) var(--universal-padding); } + +fieldset { + border: 0.0625rem solid var(--form-border-color); + border-radius: var(--universal-border-radius); + margin: calc(var(--universal-margin) / 4); + padding: var(--universal-padding); } + +legend { + box-sizing: border-box; + display: table; + max-width: 100%; + white-space: normal; + font-weight: 700; + padding: calc(var(--universal-padding) / 2); } + +label { + padding: calc(var(--universal-padding) / 2) var(--universal-padding); } + +.input-group { + display: inline-block; } + .input-group.fluid { + display: flex; + align-items: center; + justify-content: center; } + .input-group.fluid > input { + max-width: 100%; + flex-grow: 1; + flex-basis: 0px; } + @media screen and (max-width: 499px) { + .input-group.fluid { + align-items: stretch; + flex-direction: column; } } + .input-group.vertical { + display: flex; + align-items: stretch; + flex-direction: column; } + .input-group.vertical > input { + max-width: 100%; + flex-grow: 1; + flex-basis: 0px; } + +[type="number"]::-webkit-inner-spin-button, [type="number"]::-webkit-outer-spin-button { + height: auto; } + +[type="search"] { + -webkit-appearance: textfield; + outline-offset: -2px; } + +[type="search"]::-webkit-search-cancel-button, +[type="search"]::-webkit-search-decoration { + -webkit-appearance: none; } + +input:not([type]), [type="text"], [type="email"], [type="number"], [type="search"], +[type="password"], [type="url"], [type="tel"], [type="checkbox"], [type="radio"], textarea, select { + box-sizing: border-box; + background: var(--input-back-color); + color: var(--input-fore-color); + border: 0.0625rem solid var(--input-border-color); + border-radius: var(--universal-border-radius); + margin: calc(var(--universal-margin) / 2); + padding: var(--universal-padding) calc(1.5 * var(--universal-padding)); } + +input:not([type="button"]):not([type="submit"]):not([type="reset"]):hover, input:not([type="button"]):not([type="submit"]):not([type="reset"]):focus, textarea:hover, textarea:focus, select:hover, select:focus { + border-color: var(--input-focus-color); + box-shadow: none; } +input:not([type="button"]):not([type="submit"]):not([type="reset"]):invalid, input:not([type="button"]):not([type="submit"]):not([type="reset"]):focus:invalid, textarea:invalid, textarea:focus:invalid, select:invalid, select:focus:invalid { + border-color: var(--input-invalid-color); + box-shadow: none; } +input:not([type="button"]):not([type="submit"]):not([type="reset"])[readonly], textarea[readonly], select[readonly] { + background: var(--secondary-back-color); } + +select { + max-width: 100%; } + +option { + overflow: hidden; + text-overflow: ellipsis; } + +[type="checkbox"], [type="radio"] { + -webkit-appearance: none; + -moz-appearance: none; + appearance: none; + position: relative; + height: calc(1rem + var(--universal-padding) / 2); + width: calc(1rem + var(--universal-padding) / 2); + vertical-align: text-bottom; + padding: 0; + flex-basis: calc(1rem + var(--universal-padding) / 2) !important; + flex-grow: 0 !important; } + [type="checkbox"]:checked:before, [type="radio"]:checked:before { + position: absolute; } + +[type="checkbox"]:checked:before { + content: '\2713'; + font-family: sans-serif; + font-size: calc(1rem + var(--universal-padding) / 2); + top: calc(0rem - var(--universal-padding)); + left: calc(var(--universal-padding) / 4); } + +[type="radio"] { + border-radius: 100%; } + [type="radio"]:checked:before { + border-radius: 100%; + content: ''; + top: calc(0.0625rem + var(--universal-padding) / 2); + left: calc(0.0625rem + var(--universal-padding) / 2); + background: var(--input-fore-color); + width: 0.5rem; + height: 0.5rem; } + +:placeholder-shown { + color: var(--input-fore-color); } + +::-ms-placeholder { + color: var(--input-fore-color); + opacity: 0.54; } + +button::-moz-focus-inner, [type="button"]::-moz-focus-inner, [type="reset"]::-moz-focus-inner, [type="submit"]::-moz-focus-inner { + border-style: none; + padding: 0; } + +button, html [type="button"], [type="reset"], [type="submit"] { + -webkit-appearance: button; } + +button { + overflow: visible; + text-transform: none; } + +button, [type="button"], [type="submit"], [type="reset"], +a.button, label.button, .button, +a[role="button"], label[role="button"], [role="button"] { + display: inline-block; + background: var(--button-back-color); + color: var(--button-fore-color); + border: 0.0625rem solid var(--button-border-color); + border-radius: var(--universal-border-radius); + padding: var(--universal-padding) calc(1.5 * var(--universal-padding)); + margin: var(--universal-margin); + text-decoration: none; + cursor: pointer; + transition: background 0.3s; } + button:hover, button:focus, [type="button"]:hover, [type="button"]:focus, [type="submit"]:hover, [type="submit"]:focus, [type="reset"]:hover, [type="reset"]:focus, + a.button:hover, + a.button:focus, label.button:hover, label.button:focus, .button:hover, .button:focus, + a[role="button"]:hover, + a[role="button"]:focus, label[role="button"]:hover, label[role="button"]:focus, [role="button"]:hover, [role="button"]:focus { + background: var(--button-hover-back-color); + border-color: var(--button-hover-border-color); } + +input:disabled, input[disabled], textarea:disabled, textarea[disabled], select:disabled, select[disabled], button:disabled, button[disabled], .button:disabled, .button[disabled], [role="button"]:disabled, [role="button"][disabled] { + cursor: not-allowed; + opacity: 0.75; } + +.button-group { + display: flex; + border: 0.0625rem solid var(--button-group-border-color); + border-radius: var(--universal-border-radius); + margin: var(--universal-margin); } + .button-group > button, .button-group [type="button"], .button-group > [type="submit"], .button-group > [type="reset"], .button-group > .button, .button-group > [role="button"] { + margin: 0; + max-width: 100%; + flex: 1 1 auto; + text-align: center; + border: 0; + border-radius: 0; + box-shadow: none; } + .button-group > :not(:first-child) { + border-left: 0.0625rem solid var(--button-group-border-color); } + @media screen and (max-width: 499px) { + .button-group { + flex-direction: column; } + .button-group > :not(:first-child) { + border: 0; + border-top: 0.0625rem solid var(--button-group-border-color); } } + +/* + Custom elements for forms and input elements. +*/ +button.primary, [type="button"].primary, [type="submit"].primary, [type="reset"].primary, .button.primary, [role="button"].primary { + --button-back-color: #1976d2; + --button-fore-color: #f8f8f8; } + button.primary:hover, button.primary:focus, [type="button"].primary:hover, [type="button"].primary:focus, [type="submit"].primary:hover, [type="submit"].primary:focus, [type="reset"].primary:hover, [type="reset"].primary:focus, .button.primary:hover, .button.primary:focus, [role="button"].primary:hover, [role="button"].primary:focus { + --button-hover-back-color: #1565c0; } + +button.secondary, [type="button"].secondary, [type="submit"].secondary, [type="reset"].secondary, .button.secondary, [role="button"].secondary { + --button-back-color: #d32f2f; + --button-fore-color: #f8f8f8; } + button.secondary:hover, button.secondary:focus, [type="button"].secondary:hover, [type="button"].secondary:focus, [type="submit"].secondary:hover, [type="submit"].secondary:focus, [type="reset"].secondary:hover, [type="reset"].secondary:focus, .button.secondary:hover, .button.secondary:focus, [role="button"].secondary:hover, [role="button"].secondary:focus { + --button-hover-back-color: #c62828; } + +button.tertiary, [type="button"].tertiary, [type="submit"].tertiary, [type="reset"].tertiary, .button.tertiary, [role="button"].tertiary { + --button-back-color: #308732; + --button-fore-color: #f8f8f8; } + button.tertiary:hover, button.tertiary:focus, [type="button"].tertiary:hover, [type="button"].tertiary:focus, [type="submit"].tertiary:hover, [type="submit"].tertiary:focus, [type="reset"].tertiary:hover, [type="reset"].tertiary:focus, .button.tertiary:hover, .button.tertiary:focus, [role="button"].tertiary:hover, [role="button"].tertiary:focus { + --button-hover-back-color: #277529; } + +button.inverse, [type="button"].inverse, [type="submit"].inverse, [type="reset"].inverse, .button.inverse, [role="button"].inverse { + --button-back-color: #212121; + --button-fore-color: #f8f8f8; } + button.inverse:hover, button.inverse:focus, [type="button"].inverse:hover, [type="button"].inverse:focus, [type="submit"].inverse:hover, [type="submit"].inverse:focus, [type="reset"].inverse:hover, [type="reset"].inverse:focus, .button.inverse:hover, .button.inverse:focus, [role="button"].inverse:hover, [role="button"].inverse:focus { + --button-hover-back-color: #111; } + +button.small, [type="button"].small, [type="submit"].small, [type="reset"].small, .button.small, [role="button"].small { + padding: calc(0.5 * var(--universal-padding)) calc(0.75 * var(--universal-padding)); + margin: var(--universal-margin); } + +button.large, [type="button"].large, [type="submit"].large, [type="reset"].large, .button.large, [role="button"].large { + padding: calc(1.5 * var(--universal-padding)) calc(2 * var(--universal-padding)); + margin: var(--universal-margin); } + +/* + Definitions for navigation elements. +*/ +/* Navigation module CSS variable definitions */ +:root { + --header-back-color: #f8f8f8; + --header-hover-back-color: #f0f0f0; + --header-fore-color: #444; + --header-border-color: #ddd; + --nav-back-color: #f8f8f8; + --nav-hover-back-color: #f0f0f0; + --nav-fore-color: #444; + --nav-border-color: #ddd; + --nav-link-color: #0277bd; + --footer-fore-color: #444; + --footer-back-color: #f8f8f8; + --footer-border-color: #ddd; + --footer-link-color: #0277bd; + --drawer-back-color: #f8f8f8; + --drawer-hover-back-color: #f0f0f0; + --drawer-border-color: #ddd; + --drawer-close-color: #444; } + +header { + height: 3.1875rem; + background: var(--header-back-color); + color: var(--header-fore-color); + border-bottom: 0.0625rem solid var(--header-border-color); + padding: calc(var(--universal-padding) / 4) 0; + white-space: nowrap; + overflow-x: auto; + overflow-y: hidden; } + header.row { + box-sizing: content-box; } + header .logo { + color: var(--header-fore-color); + font-size: 1.75rem; + padding: var(--universal-padding) calc(2 * var(--universal-padding)); + text-decoration: none; } + header button, header [type="button"], header .button, header [role="button"] { + box-sizing: border-box; + position: relative; + top: calc(0rem - var(--universal-padding) / 4); + height: calc(3.1875rem + var(--universal-padding) / 2); + background: var(--header-back-color); + line-height: calc(3.1875rem - var(--universal-padding) * 1.5); + text-align: center; + color: var(--header-fore-color); + border: 0; + border-radius: 0; + margin: 0; + text-transform: uppercase; } + header button:hover, header button:focus, header [type="button"]:hover, header [type="button"]:focus, header .button:hover, header .button:focus, header [role="button"]:hover, header [role="button"]:focus { + background: var(--header-hover-back-color); } + +nav { + background: var(--nav-back-color); + color: var(--nav-fore-color); + border: 0.0625rem solid var(--nav-border-color); + border-radius: var(--universal-border-radius); + margin: var(--universal-margin); } + nav * { + padding: var(--universal-padding) calc(1.5 * var(--universal-padding)); } + nav a, nav a:visited { + display: block; + color: var(--nav-link-color); + border-radius: var(--universal-border-radius); + transition: background 0.3s; } + nav a:hover, nav a:focus, nav a:visited:hover, nav a:visited:focus { + text-decoration: none; + background: var(--nav-hover-back-color); } + nav .sublink-1 { + position: relative; + margin-left: calc(2 * var(--universal-padding)); } + nav .sublink-1:before { + position: absolute; + left: calc(var(--universal-padding) - 1 * var(--universal-padding)); + top: -0.0625rem; + content: ''; + height: 100%; + border: 0.0625rem solid var(--nav-border-color); + border-left: 0; } + nav .sublink-2 { + position: relative; + margin-left: calc(4 * var(--universal-padding)); } + nav .sublink-2:before { + position: absolute; + left: calc(var(--universal-padding) - 3 * var(--universal-padding)); + top: -0.0625rem; + content: ''; + height: 100%; + border: 0.0625rem solid var(--nav-border-color); + border-left: 0; } + +footer { + background: var(--footer-back-color); + color: var(--footer-fore-color); + border-top: 0.0625rem solid var(--footer-border-color); + padding: calc(2 * var(--universal-padding)) var(--universal-padding); + font-size: 0.875rem; } + footer a, footer a:visited { + color: var(--footer-link-color); } + +header.sticky { + position: -webkit-sticky; + position: sticky; + z-index: 1101; + top: 0; } + +footer.sticky { + position: -webkit-sticky; + position: sticky; + z-index: 1101; + bottom: 0; } + +.drawer-toggle:before { + display: inline-block; + position: relative; + vertical-align: bottom; + content: '\00a0\2261\00a0'; + font-family: sans-serif; + font-size: 1.5em; } +@media screen and (min-width: 500px) { + .drawer-toggle:not(.persistent) { + display: none; } } + +[type="checkbox"].drawer { + height: 1px; + width: 1px; + margin: -1px; + overflow: hidden; + position: absolute; + clip: rect(0 0 0 0); + -webkit-clip-path: inset(100%); + clip-path: inset(100%); } + [type="checkbox"].drawer + * { + display: block; + box-sizing: border-box; + position: fixed; + top: 0; + width: 320px; + height: 100vh; + overflow-y: auto; + background: var(--drawer-back-color); + border: 0.0625rem solid var(--drawer-border-color); + border-radius: 0; + margin: 0; + z-index: 1110; + right: -320px; + transition: right 0.3s; } + [type="checkbox"].drawer + * .drawer-close { + position: absolute; + top: var(--universal-margin); + right: var(--universal-margin); + z-index: 1111; + width: 2rem; + height: 2rem; + border-radius: var(--universal-border-radius); + padding: var(--universal-padding); + margin: 0; + cursor: pointer; + transition: background 0.3s; } + [type="checkbox"].drawer + * .drawer-close:before { + display: block; + content: '\00D7'; + color: var(--drawer-close-color); + position: relative; + font-family: sans-serif; + font-size: 2rem; + line-height: 1; + text-align: center; } + [type="checkbox"].drawer + * .drawer-close:hover, [type="checkbox"].drawer + * .drawer-close:focus { + background: var(--drawer-hover-back-color); } + @media screen and (max-width: 320px) { + [type="checkbox"].drawer + * { + width: 100%; } } + [type="checkbox"].drawer:checked + * { + right: 0; } + @media screen and (min-width: 500px) { + [type="checkbox"].drawer:not(.persistent) + * { + position: static; + height: 100%; + z-index: 1100; } + [type="checkbox"].drawer:not(.persistent) + * .drawer-close { + display: none; } } + +/* + Definitions for the responsive table component. +*/ +/* Table module CSS variable definitions. */ +:root { + --table-border-color: #aaa; + --table-border-separator-color: #666; + --table-head-back-color: #e6e6e6; + --table-head-fore-color: #111; + --table-body-back-color: #f8f8f8; + --table-body-fore-color: #111; + --table-body-alt-back-color: #eee; } + +table { + border-collapse: separate; + border-spacing: 0; + : margin: calc(1.5 * var(--universal-margin)) var(--universal-margin); + display: flex; + flex: 0 1 auto; + flex-flow: row wrap; + padding: var(--universal-padding); + padding-top: 0; + margin: calc(1.5 * var(--universal-margin)) var(--universal-margin); } + table caption { + font-size: 1.25 * rem; + margin: calc(2 * var(--universal-margin)) 0; + max-width: 100%; + flex: 0 0 100%; + text-align: left;} + table thead, table tbody { + display: flex; + flex-flow: row wrap; + border: 0.0625rem solid var(--table-border-color); } + table thead { + z-index: 999; + border-radius: var(--universal-border-radius) var(--universal-border-radius) 0 0; + border-bottom: 0.0625rem solid var(--table-border-separator-color); } + table tbody { + border-top: 0; + margin-top: calc(0 - var(--universal-margin)); + border-radius: 0 0 var(--universal-border-radius) var(--universal-border-radius); } + table tr { + display: flex; + padding: 0; } + table th, table td { + padding: calc(0.5 * var(--universal-padding)); + font-size: 0.9rem; } + table th { + text-align: left; + background: var(--table-head-back-color); + color: var(--table-head-fore-color); } + table td { + background: var(--table-body-back-color); + color: var(--table-body-fore-color); + border-top: 0.0625rem solid var(--table-border-color); } + +table:not(.horizontal) { + overflow: auto; + max-height: 850px; } + table:not(.horizontal) thead, table:not(.horizontal) tbody { + max-width: 100%; + flex: 0 0 100%; } + table:not(.horizontal) tr { + flex-flow: row wrap; + flex: 0 0 100%; } + table:not(.horizontal) th, table:not(.horizontal) td { + flex: 1 0 0%; + overflow: hidden; + text-overflow: ellipsis; } + table:not(.horizontal) thead { + position: sticky; + top: 0; } + table:not(.horizontal) tbody tr:first-child td { + border-top: 0; } + +table.horizontal { + border: 0; } + table.horizontal thead, table.horizontal tbody { + border: 0; + flex-flow: row nowrap; } + table.horizontal tbody { + overflow: auto; + justify-content: space-between; + flex: 1 0 0; + margin-left: calc( 4 * var(--universal-margin)); + padding-bottom: calc(var(--universal-padding) / 4); } + table.horizontal tr { + flex-direction: column; + flex: 1 0 auto; } + table.horizontal th, table.horizontal td { + width: 100%; + border: 0; + border-bottom: 0.0625rem solid var(--table-border-color); } + table.horizontal th:not(:first-child), table.horizontal td:not(:first-child) { + border-top: 0; } + table.horizontal th { + text-align: right; + border-left: 0.0625rem solid var(--table-border-color); + border-right: 0.0625rem solid var(--table-border-separator-color); } + table.horizontal thead tr:first-child { + padding-left: 0; } + table.horizontal th:first-child, table.horizontal td:first-child { + border-top: 0.0625rem solid var(--table-border-color); } + table.horizontal tbody tr:last-child td { + border-right: 0.0625rem solid var(--table-border-color); } + table.horizontal tbody tr:last-child td:first-child { + border-top-right-radius: 0.25rem; } + table.horizontal tbody tr:last-child td:last-child { + border-bottom-right-radius: 0.25rem; } + table.horizontal thead tr:first-child th:first-child { + border-top-left-radius: 0.25rem; } + table.horizontal thead tr:first-child th:last-child { + border-bottom-left-radius: 0.25rem; } + +@media screen and (max-width: 499px) { + table, table.horizontal { + border-collapse: collapse; + border: 0; + width: 100%; + display: table; } + table thead, table th, table.horizontal thead, table.horizontal th { + border: 0; + height: 1px; + width: 1px; + margin: -1px; + overflow: hidden; + padding: 0; + position: absolute; + clip: rect(0 0 0 0); + -webkit-clip-path: inset(100%); + clip-path: inset(100%); } + table tbody, table.horizontal tbody { + border: 0; + display: table-row-group; } + table tr, table.horizontal tr { + display: block; + border: 0.0625rem solid var(--table-border-color); + border-radius: var(--universal-border-radius); + background: #fafafa; + padding: var(--universal-padding); + margin: var(--universal-margin); + margin-bottom: calc(2 * var(--universal-margin)); } + table th, table td, table.horizontal th, table.horizontal td { + width: auto; } + table td, table.horizontal td { + display: block; + border: 0; + text-align: right; } + table td:before, table.horizontal td:before { + content: attr(data-label); + float: left; + font-weight: 600; } + table th:first-child, table td:first-child, table.horizontal th:first-child, table.horizontal td:first-child { + border-top: 0; } + table tbody tr:last-child td, table.horizontal tbody tr:last-child td { + border-right: 0; } } +:root { + --table-body-alt-back-color: #eee; } + +table tr:nth-of-type(2n) > td { + background: var(--table-body-alt-back-color); } + +@media screen and (max-width: 500px) { + table tr:nth-of-type(2n) { + background: var(--table-body-alt-back-color); } } +:root { + --table-body-hover-back-color: #90caf9; } + +table.hoverable tr:hover, table.hoverable tr:hover > td, table.hoverable tr:focus, table.hoverable tr:focus > td { + background: var(--table-body-hover-back-color); } + +@media screen and (max-width: 500px) { + table.hoverable tr:hover, table.hoverable tr:hover > td, table.hoverable tr:focus, table.hoverable tr:focus > td { + background: var(--table-body-hover-back-color); } } +/* + Definitions for contextual background elements, toasts and tooltips. +*/ +/* Contextual module CSS variable definitions */ +:root { + --mark-back-color: #0277bd; + --mark-fore-color: #fafafa; } + +mark { + background: var(--mark-back-color); + color: var(--mark-fore-color); + font-size: 0.95em; + line-height: 1em; + border-radius: var(--universal-border-radius); + padding: calc(var(--universal-padding) / 4) calc(var(--universal-padding) / 2); } + mark.inline-block { + display: inline-block; + font-size: 1em; + line-height: 1.5; + padding: calc(var(--universal-padding) / 2) var(--universal-padding); } + +:root { + --toast-back-color: #424242; + --toast-fore-color: #fafafa; } + +.toast { + position: fixed; + bottom: calc(var(--universal-margin) * 3); + left: 50%; + transform: translate(-50%, -50%); + z-index: 1111; + color: var(--toast-fore-color); + background: var(--toast-back-color); + border-radius: calc(var(--universal-border-radius) * 16); + padding: var(--universal-padding) calc(var(--universal-padding) * 3); } + +:root { + --tooltip-back-color: #212121; + --tooltip-fore-color: #fafafa; } + +.tooltip { + position: relative; + display: inline-block; } + .tooltip:before, .tooltip:after { + position: absolute; + opacity: 0; + clip: rect(0 0 0 0); + -webkit-clip-path: inset(100%); + clip-path: inset(100%); + transition: all 0.3s; + z-index: 1010; + left: 50%; } + .tooltip:not(.bottom):before, .tooltip:not(.bottom):after { + bottom: 75%; } + .tooltip.bottom:before, .tooltip.bottom:after { + top: 75%; } + .tooltip:hover:before, .tooltip:hover:after, .tooltip:focus:before, .tooltip:focus:after { + opacity: 1; + clip: auto; + -webkit-clip-path: inset(0%); + clip-path: inset(0%); } + .tooltip:before { + content: ''; + background: transparent; + border: var(--universal-margin) solid transparent; + left: calc(50% - var(--universal-margin)); } + .tooltip:not(.bottom):before { + border-top-color: #212121; } + .tooltip.bottom:before { + border-bottom-color: #212121; } + .tooltip:after { + content: attr(aria-label); + color: var(--tooltip-fore-color); + background: var(--tooltip-back-color); + border-radius: var(--universal-border-radius); + padding: var(--universal-padding); + white-space: nowrap; + transform: translateX(-50%); } + .tooltip:not(.bottom):after { + margin-bottom: calc(2 * var(--universal-margin)); } + .tooltip.bottom:after { + margin-top: calc(2 * var(--universal-margin)); } + +:root { + --modal-overlay-color: rgba(0, 0, 0, 0.45); + --modal-close-color: #444; + --modal-close-hover-color: #f0f0f0; } + +[type="checkbox"].modal { + height: 1px; + width: 1px; + margin: -1px; + overflow: hidden; + position: absolute; + clip: rect(0 0 0 0); + -webkit-clip-path: inset(100%); + clip-path: inset(100%); } + [type="checkbox"].modal + div { + position: fixed; + top: 0; + left: 0; + display: none; + width: 100vw; + height: 100vh; + background: var(--modal-overlay-color); } + [type="checkbox"].modal + div .card { + margin: 0 auto; + max-height: 50vh; + overflow: auto; } + [type="checkbox"].modal + div .card .modal-close { + position: absolute; + top: 0; + right: 0; + width: 1.75rem; + height: 1.75rem; + border-radius: var(--universal-border-radius); + padding: var(--universal-padding); + margin: 0; + cursor: pointer; + transition: background 0.3s; } + [type="checkbox"].modal + div .card .modal-close:before { + display: block; + content: '\00D7'; + color: var(--modal-close-color); + position: relative; + font-family: sans-serif; + font-size: 1.75rem; + line-height: 1; + text-align: center; } + [type="checkbox"].modal + div .card .modal-close:hover, [type="checkbox"].modal + div .card .modal-close:focus { + background: var(--modal-close-hover-color); } + [type="checkbox"].modal:checked + div { + display: flex; + flex: 0 1 auto; + z-index: 1200; } + [type="checkbox"].modal:checked + div .card .modal-close { + z-index: 1211; } + +:root { + --collapse-label-back-color: #e8e8e8; + --collapse-label-fore-color: #212121; + --collapse-label-hover-back-color: #f0f0f0; + --collapse-selected-label-back-color: #ececec; + --collapse-border-color: #ddd; + --collapse-content-back-color: #fafafa; + --collapse-selected-label-border-color: #0277bd; } + +.collapse { + width: calc(100% - 2 * var(--universal-margin)); + opacity: 1; + display: flex; + flex-direction: column; + margin: var(--universal-margin); + border-radius: var(--universal-border-radius); } + .collapse > [type="radio"], .collapse > [type="checkbox"] { + height: 1px; + width: 1px; + margin: -1px; + overflow: hidden; + position: absolute; + clip: rect(0 0 0 0); + -webkit-clip-path: inset(100%); + clip-path: inset(100%); } + .collapse > label { + flex-grow: 1; + display: inline-block; + height: 1.5rem; + cursor: pointer; + transition: background 0.3s; + color: var(--collapse-label-fore-color); + background: var(--collapse-label-back-color); + border: 0.0625rem solid var(--collapse-border-color); + padding: calc(1.5 * var(--universal-padding)); } + .collapse > label:hover, .collapse > label:focus { + background: var(--collapse-label-hover-back-color); } + .collapse > label + div { + flex-basis: auto; + height: 1px; + width: 1px; + margin: -1px; + overflow: hidden; + position: absolute; + clip: rect(0 0 0 0); + -webkit-clip-path: inset(100%); + clip-path: inset(100%); + transition: max-height 0.3s; + max-height: 1px; } + .collapse > :checked + label { + background: var(--collapse-selected-label-back-color); + border-bottom-color: var(--collapse-selected-label-border-color); } + .collapse > :checked + label + div { + box-sizing: border-box; + position: relative; + width: 100%; + height: auto; + overflow: auto; + margin: 0; + background: var(--collapse-content-back-color); + border: 0.0625rem solid var(--collapse-border-color); + border-top: 0; + padding: var(--universal-padding); + clip: auto; + -webkit-clip-path: inset(0%); + clip-path: inset(0%); + max-height: 850px; } + .collapse > label:not(:first-of-type) { + border-top: 0; } + .collapse > label:first-of-type { + border-radius: var(--universal-border-radius) var(--universal-border-radius) 0 0; } + .collapse > label:last-of-type:not(:first-of-type) { + border-radius: 0 0 var(--universal-border-radius) var(--universal-border-radius); } + .collapse > label:last-of-type:first-of-type { + border-radius: var(--universal-border-radius); } + .collapse > :checked:last-of-type:not(:first-of-type) + label { + border-radius: 0; } + .collapse > :checked:last-of-type + label + div { + border-radius: 0 0 var(--universal-border-radius) var(--universal-border-radius); } + +/* + Custom elements for contextual background elements, toasts and tooltips. +*/ +mark.secondary { + --mark-back-color: #d32f2f; } + +mark.tertiary { + --mark-back-color: #308732; } + +mark.tag { + padding: calc(var(--universal-padding)/2) var(--universal-padding); + border-radius: 1em; } + +/* + Definitions for progress elements and spinners. +*/ +/* Progress module CSS variable definitions */ +:root { + --progress-back-color: #ddd; + --progress-fore-color: #555; } + +progress { + display: block; + vertical-align: baseline; + -webkit-appearance: none; + -moz-appearance: none; + appearance: none; + height: 0.75rem; + width: calc(100% - 2 * var(--universal-margin)); + margin: var(--universal-margin); + border: 0; + border-radius: calc(2 * var(--universal-border-radius)); + background: var(--progress-back-color); + color: var(--progress-fore-color); } + progress::-webkit-progress-value { + background: var(--progress-fore-color); + border-top-left-radius: calc(2 * var(--universal-border-radius)); + border-bottom-left-radius: calc(2 * var(--universal-border-radius)); } + progress::-webkit-progress-bar { + background: var(--progress-back-color); } + progress::-moz-progress-bar { + background: var(--progress-fore-color); + border-top-left-radius: calc(2 * var(--universal-border-radius)); + border-bottom-left-radius: calc(2 * var(--universal-border-radius)); } + progress[value="1000"]::-webkit-progress-value { + border-radius: calc(2 * var(--universal-border-radius)); } + progress[value="1000"]::-moz-progress-bar { + border-radius: calc(2 * var(--universal-border-radius)); } + progress.inline { + display: inline-block; + vertical-align: middle; + width: 60%; } + +:root { + --spinner-back-color: #ddd; + --spinner-fore-color: #555; } + +@keyframes spinner-donut-anim { + 0% { + transform: rotate(0deg); } + 100% { + transform: rotate(360deg); } } +.spinner { + display: inline-block; + margin: var(--universal-margin); + border: 0.25rem solid var(--spinner-back-color); + border-left: 0.25rem solid var(--spinner-fore-color); + border-radius: 50%; + width: 1.25rem; + height: 1.25rem; + animation: spinner-donut-anim 1.2s linear infinite; } + +/* + Custom elements for progress bars and spinners. +*/ +progress.primary { + --progress-fore-color: #1976d2; } + +progress.secondary { + --progress-fore-color: #d32f2f; } + +progress.tertiary { + --progress-fore-color: #308732; } + +.spinner.primary { + --spinner-fore-color: #1976d2; } + +.spinner.secondary { + --spinner-fore-color: #d32f2f; } + +.spinner.tertiary { + --spinner-fore-color: #308732; } + +/* + Definitions for icons - powered by Feather (https://feathericons.com/). +*/ +span[class^='icon-'] { + display: inline-block; + height: 1em; + width: 1em; + vertical-align: -0.125em; + background-size: contain; + margin: 0 calc(var(--universal-margin) / 4); } + span[class^='icon-'].secondary { + -webkit-filter: invert(25%); + filter: invert(25%); } + span[class^='icon-'].inverse { + -webkit-filter: invert(100%); + filter: invert(100%); } + +span.icon-alert { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Ccircle cx='12' cy='12' r='10'%3E%3C/circle%3E%3Cline x1='12' y1='8' x2='12' y2='12'%3E%3C/line%3E%3Cline x1='12' y1='16' x2='12' y2='16'%3E%3C/line%3E%3C/svg%3E"); } +span.icon-bookmark { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M19 21l-7-5-7 5V5a2 2 0 0 1 2-2h10a2 2 0 0 1 2 2z'%3E%3C/path%3E%3C/svg%3E"); } +span.icon-calendar { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Crect x='3' y='4' width='18' height='18' rx='2' ry='2'%3E%3C/rect%3E%3Cline x1='16' y1='2' x2='16' y2='6'%3E%3C/line%3E%3Cline x1='8' y1='2' x2='8' y2='6'%3E%3C/line%3E%3Cline x1='3' y1='10' x2='21' y2='10'%3E%3C/line%3E%3C/svg%3E"); } +span.icon-credit { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Crect x='1' y='4' width='22' height='16' rx='2' ry='2'%3E%3C/rect%3E%3Cline x1='1' y1='10' x2='23' y2='10'%3E%3C/line%3E%3C/svg%3E"); } +span.icon-edit { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M20 14.66V20a2 2 0 0 1-2 2H4a2 2 0 0 1-2-2V6a2 2 0 0 1 2-2h5.34'%3E%3C/path%3E%3Cpolygon points='18 2 22 6 12 16 8 16 8 12 18 2'%3E%3C/polygon%3E%3C/svg%3E"); } +span.icon-link { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M18 13v6a2 2 0 0 1-2 2H5a2 2 0 0 1-2-2V8a2 2 0 0 1 2-2h6'%3E%3C/path%3E%3Cpolyline points='15 3 21 3 21 9'%3E%3C/polyline%3E%3Cline x1='10' y1='14' x2='21' y2='3'%3E%3C/line%3E%3C/svg%3E"); } +span.icon-help { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M9.09 9a3 3 0 0 1 5.83 1c0 2-3 3-3 3'%3E%3C/path%3E%3Ccircle cx='12' cy='12' r='10'%3E%3C/circle%3E%3Cline x1='12' y1='17' x2='12' y2='17'%3E%3C/line%3E%3C/svg%3E"); } +span.icon-home { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M3 9l9-7 9 7v11a2 2 0 0 1-2 2H5a2 2 0 0 1-2-2z'%3E%3C/path%3E%3Cpolyline points='9 22 9 12 15 12 15 22'%3E%3C/polyline%3E%3C/svg%3E"); } +span.icon-info { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Ccircle cx='12' cy='12' r='10'%3E%3C/circle%3E%3Cline x1='12' y1='16' x2='12' y2='12'%3E%3C/line%3E%3Cline x1='12' y1='8' x2='12' y2='8'%3E%3C/line%3E%3C/svg%3E"); } +span.icon-lock { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Crect x='3' y='11' width='18' height='11' rx='2' ry='2'%3E%3C/rect%3E%3Cpath d='M7 11V7a5 5 0 0 1 10 0v4'%3E%3C/path%3E%3C/svg%3E"); } +span.icon-mail { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M4 4h16c1.1 0 2 .9 2 2v12c0 1.1-.9 2-2 2H4c-1.1 0-2-.9-2-2V6c0-1.1.9-2 2-2z'%3E%3C/path%3E%3Cpolyline points='22,6 12,13 2,6'%3E%3C/polyline%3E%3C/svg%3E"); } +span.icon-location { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M21 10c0 7-9 13-9 13s-9-6-9-13a9 9 0 0 1 18 0z'%3E%3C/path%3E%3Ccircle cx='12' cy='10' r='3'%3E%3C/circle%3E%3C/svg%3E"); } +span.icon-phone { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M22 16.92v3a2 2 0 0 1-2.18 2 19.79 19.79 0 0 1-8.63-3.07 19.5 19.5 0 0 1-6-6 19.79 19.79 0 0 1-3.07-8.67A2 2 0 0 1 4.11 2h3a2 2 0 0 1 2 1.72 12.84 12.84 0 0 0 .7 2.81 2 2 0 0 1-.45 2.11L8.09 9.91a16 16 0 0 0 6 6l1.27-1.27a2 2 0 0 1 2.11-.45 12.84 12.84 0 0 0 2.81.7A2 2 0 0 1 22 16.92z'%3E%3C/path%3E%3C/svg%3E"); } +span.icon-rss { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M4 11a9 9 0 0 1 9 9'%3E%3C/path%3E%3Cpath d='M4 4a16 16 0 0 1 16 16'%3E%3C/path%3E%3Ccircle cx='5' cy='19' r='1'%3E%3C/circle%3E%3C/svg%3E"); } +span.icon-search { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Ccircle cx='11' cy='11' r='8'%3E%3C/circle%3E%3Cline x1='21' y1='21' x2='16.65' y2='16.65'%3E%3C/line%3E%3C/svg%3E"); } +span.icon-settings { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Ccircle cx='12' cy='12' r='3'%3E%3C/circle%3E%3Cpath d='M19.4 15a1.65 1.65 0 0 0 .33 1.82l.06.06a2 2 0 0 1 0 2.83 2 2 0 0 1-2.83 0l-.06-.06a1.65 1.65 0 0 0-1.82-.33 1.65 1.65 0 0 0-1 1.51V21a2 2 0 0 1-2 2 2 2 0 0 1-2-2v-.09A1.65 1.65 0 0 0 9 19.4a1.65 1.65 0 0 0-1.82.33l-.06.06a2 2 0 0 1-2.83 0 2 2 0 0 1 0-2.83l.06-.06a1.65 1.65 0 0 0 .33-1.82 1.65 1.65 0 0 0-1.51-1H3a2 2 0 0 1-2-2 2 2 0 0 1 2-2h.09A1.65 1.65 0 0 0 4.6 9a1.65 1.65 0 0 0-.33-1.82l-.06-.06a2 2 0 0 1 0-2.83 2 2 0 0 1 2.83 0l.06.06a1.65 1.65 0 0 0 1.82.33H9a1.65 1.65 0 0 0 1-1.51V3a2 2 0 0 1 2-2 2 2 0 0 1 2 2v.09a1.65 1.65 0 0 0 1 1.51 1.65 1.65 0 0 0 1.82-.33l.06-.06a2 2 0 0 1 2.83 0 2 2 0 0 1 0 2.83l-.06.06a1.65 1.65 0 0 0-.33 1.82V9a1.65 1.65 0 0 0 1.51 1H21a2 2 0 0 1 2 2 2 2 0 0 1-2 2h-.09a1.65 1.65 0 0 0-1.51 1z'%3E%3C/path%3E%3C/svg%3E"); } +span.icon-share { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Ccircle cx='18' cy='5' r='3'%3E%3C/circle%3E%3Ccircle cx='6' cy='12' r='3'%3E%3C/circle%3E%3Ccircle cx='18' cy='19' r='3'%3E%3C/circle%3E%3Cline x1='8.59' y1='13.51' x2='15.42' y2='17.49'%3E%3C/line%3E%3Cline x1='15.41' y1='6.51' x2='8.59' y2='10.49'%3E%3C/line%3E%3C/svg%3E"); } +span.icon-cart { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Ccircle cx='9' cy='21' r='1'%3E%3C/circle%3E%3Ccircle cx='20' cy='21' r='1'%3E%3C/circle%3E%3Cpath d='M1 1h4l2.68 13.39a2 2 0 0 0 2 1.61h9.72a2 2 0 0 0 2-1.61L23 6H6'%3E%3C/path%3E%3C/svg%3E"); } +span.icon-upload { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M21 15v4a2 2 0 0 1-2 2H5a2 2 0 0 1-2-2v-4'%3E%3C/path%3E%3Cpolyline points='17 8 12 3 7 8'%3E%3C/polyline%3E%3Cline x1='12' y1='3' x2='12' y2='15'%3E%3C/line%3E%3C/svg%3E"); } +span.icon-user { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%23111' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M20 21v-2a4 4 0 0 0-4-4H8a4 4 0 0 0-4 4v2'%3E%3C/path%3E%3Ccircle cx='12' cy='7' r='4'%3E%3C/circle%3E%3C/svg%3E"); } + +/* + Definitions for utilities and helper classes. +*/ +/* Utility module CSS variable definitions */ +:root { + --generic-border-color: rgba(0, 0, 0, 0.3); + --generic-box-shadow: 0 0.25rem 0.25rem 0 rgba(0, 0, 0, 0.125), 0 0.125rem 0.125rem -0.125rem rgba(0, 0, 0, 0.25); } + +.hidden { + display: none !important; } + +.visually-hidden { + position: absolute !important; + width: 1px !important; + height: 1px !important; + margin: -1px !important; + border: 0 !important; + padding: 0 !important; + clip: rect(0 0 0 0) !important; + -webkit-clip-path: inset(100%) !important; + clip-path: inset(100%) !important; + overflow: hidden !important; } + +.bordered { + border: 0.0625rem solid var(--generic-border-color) !important; } + +.rounded { + border-radius: var(--universal-border-radius) !important; } + +.circular { + border-radius: 50% !important; } + +.shadowed { + box-shadow: var(--generic-box-shadow) !important; } + +.responsive-margin { + margin: calc(var(--universal-margin) / 4) !important; } + @media screen and (min-width: 500px) { + .responsive-margin { + margin: calc(var(--universal-margin) / 2) !important; } } + @media screen and (min-width: 1280px) { + .responsive-margin { + margin: var(--universal-margin) !important; } } + +.responsive-padding { + padding: calc(var(--universal-padding) / 4) !important; } + @media screen and (min-width: 500px) { + .responsive-padding { + padding: calc(var(--universal-padding) / 2) !important; } } + @media screen and (min-width: 1280px) { + .responsive-padding { + padding: var(--universal-padding) !important; } } + +@media screen and (max-width: 499px) { + .hidden-sm { + display: none !important; } } +@media screen and (min-width: 500px) and (max-width: 1279px) { + .hidden-md { + display: none !important; } } +@media screen and (min-width: 1280px) { + .hidden-lg { + display: none !important; } } +@media screen and (max-width: 499px) { + .visually-hidden-sm { + position: absolute !important; + width: 1px !important; + height: 1px !important; + margin: -1px !important; + border: 0 !important; + padding: 0 !important; + clip: rect(0 0 0 0) !important; + -webkit-clip-path: inset(100%) !important; + clip-path: inset(100%) !important; + overflow: hidden !important; } } +@media screen and (min-width: 500px) and (max-width: 1279px) { + .visually-hidden-md { + position: absolute !important; + width: 1px !important; + height: 1px !important; + margin: -1px !important; + border: 0 !important; + padding: 0 !important; + clip: rect(0 0 0 0) !important; + -webkit-clip-path: inset(100%) !important; + clip-path: inset(100%) !important; + overflow: hidden !important; } } +@media screen and (min-width: 1280px) { + .visually-hidden-lg { + position: absolute !important; + width: 1px !important; + height: 1px !important; + margin: -1px !important; + border: 0 !important; + padding: 0 !important; + clip: rect(0 0 0 0) !important; + -webkit-clip-path: inset(100%) !important; + clip-path: inset(100%) !important; + overflow: hidden !important; } } + +/*# sourceMappingURL=mini-default.css.map */ diff --git a/libs/Drivers/CMSIS/Device/ST/STM32G0xx/_htmresc/mini-st_2020.css b/libs/Drivers/CMSIS/Device/ST/STM32G0xx/_htmresc/mini-st_2020.css new file mode 100644 index 0000000..3d9e81a --- /dev/null +++ b/libs/Drivers/CMSIS/Device/ST/STM32G0xx/_htmresc/mini-st_2020.css @@ -0,0 +1,1703 @@ +@charset "UTF-8"; +/* + Flavor name: Custom (mini-custom) + Generated online - https://minicss.org/flavors + mini.css version: v3.0.1 +*/ +/* + Browsers resets and base typography. +*/ +/* Core module CSS variable definitions */ +:root { + --fore-color: #03234b; + --secondary-fore-color: #03234b; + --back-color: #ffffff; + --secondary-back-color: #ffffff; + --blockquote-color: #e6007e; + --pre-color: #e6007e; + --border-color: #3cb4e6; + --secondary-border-color: #3cb4e6; + --heading-ratio: 1.2; + --universal-margin: 0.5rem; + --universal-padding: 0.25rem; + --universal-border-radius: 0.075rem; + --background-margin: 1.5%; + --a-link-color: #3cb4e6; + --a-visited-color: #8c0078; } + +html { + font-size: 13.5px; } + +a, b, del, em, i, ins, q, span, strong, u { + font-size: 1em; } + +html, * { + font-family: -apple-system, BlinkMacSystemFont, Helvetica, arial, sans-serif; + line-height: 1.25; + -webkit-text-size-adjust: 100%; } + +* { + font-size: 1rem; } + +body { + margin: 0; + color: var(--fore-color); + @background: var(--back-color); + background: var(--back-color) linear-gradient(#ffd200, #ffd200) repeat-y left top; + background-size: var(--background-margin); + } + +details { + display: block; } + +summary { + display: list-item; } + +abbr[title] { + border-bottom: none; + text-decoration: underline dotted; } + +input { + overflow: visible; } + +img { + max-width: 100%; + height: auto; } + +h1, h2, h3, h4, h5, h6 { + line-height: 1.25; + margin: calc(1.5 * var(--universal-margin)) var(--universal-margin); + font-weight: 400; } + h1 small, h2 small, h3 small, h4 small, h5 small, h6 small { + color: var(--secondary-fore-color); + display: block; + margin-top: -0.25rem; } + +h1 { + font-size: calc(1rem * var(--heading-ratio) * var(--heading-ratio) * var(--heading-ratio)); } + +h2 { + font-size: calc(1rem * var(--heading-ratio) * var(--heading-ratio) ); + border-style: none none solid none ; + border-width: thin; + border-color: var(--border-color); } +h3 { + font-size: calc(1rem * var(--heading-ratio) ); } + +h4 { + font-size: calc(1rem * var(--heading-ratio)); } + +h5 { + font-size: 1rem; } + +h6 { + font-size: calc(1rem / var(--heading-ratio)); } + +p { + margin: var(--universal-margin); } + +ol, ul { + margin: var(--universal-margin); + padding-left: calc(3 * var(--universal-margin)); } + +b, strong { + font-weight: 700; } + +hr { + box-sizing: content-box; + border: 0; + line-height: 1.25em; + margin: var(--universal-margin); + height: 0.0714285714rem; + background: linear-gradient(to right, transparent, var(--border-color) 20%, var(--border-color) 80%, transparent); } + +blockquote { + display: block; + position: relative; + font-style: italic; + color: var(--secondary-fore-color); + margin: var(--universal-margin); + padding: calc(3 * var(--universal-padding)); + border: 0.0714285714rem solid var(--secondary-border-color); + border-left: 0.3rem solid var(--blockquote-color); + border-radius: 0 var(--universal-border-radius) var(--universal-border-radius) 0; } + blockquote:before { + position: absolute; + top: calc(0rem - var(--universal-padding)); + left: 0; + font-family: sans-serif; + font-size: 2rem; + font-weight: 800; + content: "\201c"; + color: var(--blockquote-color); } + blockquote[cite]:after { + font-style: normal; + font-size: 0.75em; + font-weight: 700; + content: "\a— " attr(cite); + white-space: pre; } + +code, kbd, pre, samp { + font-family: Menlo, Consolas, monospace; + font-size: 0.85em; } + +code { + background: var(--secondary-back-color); + border-radius: var(--universal-border-radius); + padding: calc(var(--universal-padding) / 4) calc(var(--universal-padding) / 2); } + +kbd { + background: var(--fore-color); + color: var(--back-color); + border-radius: var(--universal-border-radius); + padding: calc(var(--universal-padding) / 4) calc(var(--universal-padding) / 2); } + +pre { + overflow: auto; + background: var(--secondary-back-color); + padding: calc(1.5 * var(--universal-padding)); + margin: var(--universal-margin); + border: 0.0714285714rem solid var(--secondary-border-color); + border-left: 0.2857142857rem solid var(--pre-color); + border-radius: 0 var(--universal-border-radius) var(--universal-border-radius) 0; } + +sup, sub, code, kbd { + line-height: 0; + position: relative; + vertical-align: baseline; } + +small, sup, sub, figcaption { + font-size: 0.75em; } + +sup { + top: -0.5em; } + +sub { + bottom: -0.25em; } + +figure { + margin: var(--universal-margin); } + +figcaption { + color: var(--secondary-fore-color); } + +a { + text-decoration: none; } + a:link { + color: var(--a-link-color); } + a:visited { + color: var(--a-visited-color); } + a:hover, a:focus { + text-decoration: underline; } + +/* + Definitions for the grid system, cards and containers. +*/ +.container { + margin: 0 auto; + padding: 0 calc(1.5 * var(--universal-padding)); } + +.row { + box-sizing: border-box; + display: flex; + flex: 0 1 auto; + flex-flow: row wrap; + margin: 0 0 0 var(--background-margin); } + +.col-sm, +[class^='col-sm-'], +[class^='col-sm-offset-'], +.row[class*='cols-sm-'] > * { + box-sizing: border-box; + flex: 0 0 auto; + padding: 0 calc(var(--universal-padding) / 2); } + +.col-sm, +.row.cols-sm > * { + max-width: 100%; + flex-grow: 1; + flex-basis: 0; } + +.col-sm-1, +.row.cols-sm-1 > * { + max-width: 8.3333333333%; + flex-basis: 8.3333333333%; } + +.col-sm-offset-0 { + margin-left: 0; } + +.col-sm-2, +.row.cols-sm-2 > * { + max-width: 16.6666666667%; + flex-basis: 16.6666666667%; } + +.col-sm-offset-1 { + margin-left: 8.3333333333%; } + +.col-sm-3, +.row.cols-sm-3 > * { + max-width: 25%; + flex-basis: 25%; } + +.col-sm-offset-2 { + margin-left: 16.6666666667%; } + +.col-sm-4, +.row.cols-sm-4 > * { + max-width: 33.3333333333%; + flex-basis: 33.3333333333%; } + +.col-sm-offset-3 { + margin-left: 25%; } + +.col-sm-5, +.row.cols-sm-5 > * { + max-width: 41.6666666667%; + flex-basis: 41.6666666667%; } + +.col-sm-offset-4 { + margin-left: 33.3333333333%; } + +.col-sm-6, +.row.cols-sm-6 > * { + max-width: 50%; + flex-basis: 50%; } + +.col-sm-offset-5 { + margin-left: 41.6666666667%; } + +.col-sm-7, +.row.cols-sm-7 > * { + max-width: 58.3333333333%; + flex-basis: 58.3333333333%; } + +.col-sm-offset-6 { + margin-left: 50%; } + +.col-sm-8, +.row.cols-sm-8 > * { + max-width: 66.6666666667%; + flex-basis: 66.6666666667%; } + +.col-sm-offset-7 { + margin-left: 58.3333333333%; } + +.col-sm-9, +.row.cols-sm-9 > * { + max-width: 75%; + flex-basis: 75%; } + +.col-sm-offset-8 { + margin-left: 66.6666666667%; } + +.col-sm-10, +.row.cols-sm-10 > * { + max-width: 83.3333333333%; + flex-basis: 83.3333333333%; } + +.col-sm-offset-9 { + margin-left: 75%; } + +.col-sm-11, +.row.cols-sm-11 > * { + max-width: 91.6666666667%; + flex-basis: 91.6666666667%; } + +.col-sm-offset-10 { + margin-left: 83.3333333333%; } + +.col-sm-12, +.row.cols-sm-12 > * { + max-width: 100%; + flex-basis: 100%; } + +.col-sm-offset-11 { + margin-left: 91.6666666667%; } + +.col-sm-normal { + order: initial; } + +.col-sm-first { + order: -999; } + +.col-sm-last { + order: 999; } + +@media screen and (min-width: 500px) { + .col-md, + [class^='col-md-'], + [class^='col-md-offset-'], + .row[class*='cols-md-'] > * { + box-sizing: border-box; + flex: 0 0 auto; + padding: 0 calc(var(--universal-padding) / 2); } + + .col-md, + .row.cols-md > * { + max-width: 100%; + flex-grow: 1; + flex-basis: 0; } + + .col-md-1, + .row.cols-md-1 > * { + max-width: 8.3333333333%; + flex-basis: 8.3333333333%; } + + .col-md-offset-0 { + margin-left: 0; } + + .col-md-2, + .row.cols-md-2 > * { + max-width: 16.6666666667%; + flex-basis: 16.6666666667%; } + + .col-md-offset-1 { + margin-left: 8.3333333333%; } + + .col-md-3, + .row.cols-md-3 > * { + max-width: 25%; + flex-basis: 25%; } + + .col-md-offset-2 { + margin-left: 16.6666666667%; } + + .col-md-4, + .row.cols-md-4 > * { + max-width: 33.3333333333%; + flex-basis: 33.3333333333%; } + + .col-md-offset-3 { + margin-left: 25%; } + + .col-md-5, + .row.cols-md-5 > * { + max-width: 41.6666666667%; + flex-basis: 41.6666666667%; } + + .col-md-offset-4 { + margin-left: 33.3333333333%; } + + .col-md-6, + .row.cols-md-6 > * { + max-width: 50%; + flex-basis: 50%; } + + .col-md-offset-5 { + margin-left: 41.6666666667%; } + + .col-md-7, + .row.cols-md-7 > * { + max-width: 58.3333333333%; + flex-basis: 58.3333333333%; } + + .col-md-offset-6 { + margin-left: 50%; } + + .col-md-8, + .row.cols-md-8 > * { + max-width: 66.6666666667%; + flex-basis: 66.6666666667%; } + + .col-md-offset-7 { + margin-left: 58.3333333333%; } + + .col-md-9, + .row.cols-md-9 > * { + max-width: 75%; + flex-basis: 75%; } + + .col-md-offset-8 { + margin-left: 66.6666666667%; } + + .col-md-10, + .row.cols-md-10 > * { + max-width: 83.3333333333%; + flex-basis: 83.3333333333%; } + + .col-md-offset-9 { + margin-left: 75%; } + + .col-md-11, + .row.cols-md-11 > * { + max-width: 91.6666666667%; + flex-basis: 91.6666666667%; } + + .col-md-offset-10 { + margin-left: 83.3333333333%; } + + .col-md-12, + .row.cols-md-12 > * { + max-width: 100%; + flex-basis: 100%; } + + .col-md-offset-11 { + margin-left: 91.6666666667%; } + + .col-md-normal { + order: initial; } + + .col-md-first { + order: -999; } + + .col-md-last { + order: 999; } } +@media screen and (min-width: 1280px) { + .col-lg, + [class^='col-lg-'], + [class^='col-lg-offset-'], + .row[class*='cols-lg-'] > * { + box-sizing: border-box; + flex: 0 0 auto; + padding: 0 calc(var(--universal-padding) / 2); } + + .col-lg, + .row.cols-lg > * { + max-width: 100%; + flex-grow: 1; + flex-basis: 0; } + + .col-lg-1, + .row.cols-lg-1 > * { + max-width: 8.3333333333%; + flex-basis: 8.3333333333%; } + + .col-lg-offset-0 { + margin-left: 0; } + + .col-lg-2, + .row.cols-lg-2 > * { + max-width: 16.6666666667%; + flex-basis: 16.6666666667%; } + + .col-lg-offset-1 { + margin-left: 8.3333333333%; } + + .col-lg-3, + .row.cols-lg-3 > * { + max-width: 25%; + flex-basis: 25%; } + + .col-lg-offset-2 { + margin-left: 16.6666666667%; } + + .col-lg-4, + .row.cols-lg-4 > * { + max-width: 33.3333333333%; + flex-basis: 33.3333333333%; } + + .col-lg-offset-3 { + margin-left: 25%; } + + .col-lg-5, + .row.cols-lg-5 > * { + max-width: 41.6666666667%; + flex-basis: 41.6666666667%; } + + .col-lg-offset-4 { + margin-left: 33.3333333333%; } + + .col-lg-6, + .row.cols-lg-6 > * { + max-width: 50%; + flex-basis: 50%; } + + .col-lg-offset-5 { + margin-left: 41.6666666667%; } + + .col-lg-7, + .row.cols-lg-7 > * { + max-width: 58.3333333333%; + flex-basis: 58.3333333333%; } + + .col-lg-offset-6 { + margin-left: 50%; } + + .col-lg-8, + .row.cols-lg-8 > * { + max-width: 66.6666666667%; + flex-basis: 66.6666666667%; } + + .col-lg-offset-7 { + margin-left: 58.3333333333%; } + + .col-lg-9, + .row.cols-lg-9 > * { + max-width: 75%; + flex-basis: 75%; } + + .col-lg-offset-8 { + margin-left: 66.6666666667%; } + + .col-lg-10, + .row.cols-lg-10 > * { + max-width: 83.3333333333%; + flex-basis: 83.3333333333%; } + + .col-lg-offset-9 { + margin-left: 75%; } + + .col-lg-11, + .row.cols-lg-11 > * { + max-width: 91.6666666667%; + flex-basis: 91.6666666667%; } + + .col-lg-offset-10 { + margin-left: 83.3333333333%; } + + .col-lg-12, + .row.cols-lg-12 > * { + max-width: 100%; + flex-basis: 100%; } + + .col-lg-offset-11 { + margin-left: 91.6666666667%; } + + .col-lg-normal { + order: initial; } + + .col-lg-first { + order: -999; } + + .col-lg-last { + order: 999; } } +/* Card component CSS variable definitions */ +:root { + --card-back-color: #3cb4e6; + --card-fore-color: #03234b; + --card-border-color: #03234b; } + +.card { + display: flex; + flex-direction: column; + justify-content: space-between; + align-self: center; + position: relative; + width: 100%; + background: var(--card-back-color); + color: var(--card-fore-color); + border: 0.0714285714rem solid var(--card-border-color); + border-radius: var(--universal-border-radius); + margin: var(--universal-margin); + overflow: hidden; } + @media screen and (min-width: 320px) { + .card { + max-width: 320px; } } + .card > .sectione { + background: var(--card-back-color); + color: var(--card-fore-color); + box-sizing: border-box; + margin: 0; + border: 0; + border-radius: 0; + border-bottom: 0.0714285714rem solid var(--card-border-color); + padding: var(--universal-padding); + width: 100%; } + .card > .sectione.media { + height: 200px; + padding: 0; + -o-object-fit: cover; + object-fit: cover; } + .card > .sectione:last-child { + border-bottom: 0; } + +/* + Custom elements for card elements. +*/ +@media screen and (min-width: 240px) { + .card.small { + max-width: 240px; } } +@media screen and (min-width: 480px) { + .card.large { + max-width: 480px; } } +.card.fluid { + max-width: 100%; + width: auto; } + +.card.warning { + --card-back-color: #e5b8b7; + --card-fore-color: #3b234b; + --card-border-color: #8c0078; } + +.card.error { + --card-back-color: #464650; + --card-fore-color: #ffffff; + --card-border-color: #8c0078; } + +.card > .sectione.dark { + --card-back-color: #3b234b; + --card-fore-color: #ffffff; } + +.card > .sectione.double-padded { + padding: calc(1.5 * var(--universal-padding)); } + +/* + Definitions for forms and input elements. +*/ +/* Input_control module CSS variable definitions */ +:root { + --form-back-color: #ffe97f; + --form-fore-color: #03234b; + --form-border-color: #3cb4e6; + --input-back-color: #ffffff; + --input-fore-color: #03234b; + --input-border-color: #3cb4e6; + --input-focus-color: #0288d1; + --input-invalid-color: #d32f2f; + --button-back-color: #e2e2e2; + --button-hover-back-color: #dcdcdc; + --button-fore-color: #212121; + --button-border-color: transparent; + --button-hover-border-color: transparent; + --button-group-border-color: rgba(124, 124, 124, 0.54); } + +form { + background: var(--form-back-color); + color: var(--form-fore-color); + border: 0.0714285714rem solid var(--form-border-color); + border-radius: var(--universal-border-radius); + margin: var(--universal-margin); + padding: calc(2 * var(--universal-padding)) var(--universal-padding); } + +fieldset { + border: 0.0714285714rem solid var(--form-border-color); + border-radius: var(--universal-border-radius); + margin: calc(var(--universal-margin) / 4); + padding: var(--universal-padding); } + +legend { + box-sizing: border-box; + display: table; + max-width: 100%; + white-space: normal; + font-weight: 500; + padding: calc(var(--universal-padding) / 2); } + +label { + padding: calc(var(--universal-padding) / 2) var(--universal-padding); } + +.input-group { + display: inline-block; } + .input-group.fluid { + display: flex; + align-items: center; + justify-content: center; } + .input-group.fluid > input { + max-width: 100%; + flex-grow: 1; + flex-basis: 0px; } + @media screen and (max-width: 499px) { + .input-group.fluid { + align-items: stretch; + flex-direction: column; } } + .input-group.vertical { + display: flex; + align-items: stretch; + flex-direction: column; } + .input-group.vertical > input { + max-width: 100%; + flex-grow: 1; + flex-basis: 0px; } + +[type="number"]::-webkit-inner-spin-button, [type="number"]::-webkit-outer-spin-button { + height: auto; } + +[type="search"] { + -webkit-appearance: textfield; + outline-offset: -2px; } + +[type="search"]::-webkit-search-cancel-button, +[type="search"]::-webkit-search-decoration { + -webkit-appearance: none; } + +input:not([type]), [type="text"], [type="email"], [type="number"], [type="search"], +[type="password"], [type="url"], [type="tel"], [type="checkbox"], [type="radio"], textarea, select { + box-sizing: border-box; + background: var(--input-back-color); + color: var(--input-fore-color); + border: 0.0714285714rem solid var(--input-border-color); + border-radius: var(--universal-border-radius); + margin: calc(var(--universal-margin) / 2); + padding: var(--universal-padding) calc(1.5 * var(--universal-padding)); } + +input:not([type="button"]):not([type="submit"]):not([type="reset"]):hover, input:not([type="button"]):not([type="submit"]):not([type="reset"]):focus, textarea:hover, textarea:focus, select:hover, select:focus { + border-color: var(--input-focus-color); + box-shadow: none; } +input:not([type="button"]):not([type="submit"]):not([type="reset"]):invalid, input:not([type="button"]):not([type="submit"]):not([type="reset"]):focus:invalid, textarea:invalid, textarea:focus:invalid, select:invalid, select:focus:invalid { + border-color: var(--input-invalid-color); + box-shadow: none; } +input:not([type="button"]):not([type="submit"]):not([type="reset"])[readonly], textarea[readonly], select[readonly] { + background: var(--secondary-back-color); } + +select { + max-width: 100%; } + +option { + overflow: hidden; + text-overflow: ellipsis; } + +[type="checkbox"], [type="radio"] { + -webkit-appearance: none; + -moz-appearance: none; + appearance: none; + position: relative; + height: calc(1rem + var(--universal-padding) / 2); + width: calc(1rem + var(--universal-padding) / 2); + vertical-align: text-bottom; + padding: 0; + flex-basis: calc(1rem + var(--universal-padding) / 2) !important; + flex-grow: 0 !important; } + [type="checkbox"]:checked:before, [type="radio"]:checked:before { + position: absolute; } + +[type="checkbox"]:checked:before { + content: '\2713'; + font-family: sans-serif; + font-size: calc(1rem + var(--universal-padding) / 2); + top: calc(0rem - var(--universal-padding)); + left: calc(var(--universal-padding) / 4); } + +[type="radio"] { + border-radius: 100%; } + [type="radio"]:checked:before { + border-radius: 100%; + content: ''; + top: calc(0.0714285714rem + var(--universal-padding) / 2); + left: calc(0.0714285714rem + var(--universal-padding) / 2); + background: var(--input-fore-color); + width: 0.5rem; + height: 0.5rem; } + +:placeholder-shown { + color: var(--input-fore-color); } + +::-ms-placeholder { + color: var(--input-fore-color); + opacity: 0.54; } + +button::-moz-focus-inner, [type="button"]::-moz-focus-inner, [type="reset"]::-moz-focus-inner, [type="submit"]::-moz-focus-inner { + border-style: none; + padding: 0; } + +button, html [type="button"], [type="reset"], [type="submit"] { + -webkit-appearance: button; } + +button { + overflow: visible; + text-transform: none; } + +button, [type="button"], [type="submit"], [type="reset"], +a.button, label.button, .button, +a[role="button"], label[role="button"], [role="button"] { + display: inline-block; + background: var(--button-back-color); + color: var(--button-fore-color); + border: 0.0714285714rem solid var(--button-border-color); + border-radius: var(--universal-border-radius); + padding: var(--universal-padding) calc(1.5 * var(--universal-padding)); + margin: var(--universal-margin); + text-decoration: none; + cursor: pointer; + transition: background 0.3s; } + button:hover, button:focus, [type="button"]:hover, [type="button"]:focus, [type="submit"]:hover, [type="submit"]:focus, [type="reset"]:hover, [type="reset"]:focus, + a.button:hover, + a.button:focus, label.button:hover, label.button:focus, .button:hover, .button:focus, + a[role="button"]:hover, + a[role="button"]:focus, label[role="button"]:hover, label[role="button"]:focus, [role="button"]:hover, [role="button"]:focus { + background: var(--button-hover-back-color); + border-color: var(--button-hover-border-color); } + +input:disabled, input[disabled], textarea:disabled, textarea[disabled], select:disabled, select[disabled], button:disabled, button[disabled], .button:disabled, .button[disabled], [role="button"]:disabled, [role="button"][disabled] { + cursor: not-allowed; + opacity: 0.75; } + +.button-group { + display: flex; + border: 0.0714285714rem solid var(--button-group-border-color); + border-radius: var(--universal-border-radius); + margin: var(--universal-margin); } + .button-group > button, .button-group [type="button"], .button-group > [type="submit"], .button-group > [type="reset"], .button-group > .button, .button-group > [role="button"] { + margin: 0; + max-width: 100%; + flex: 1 1 auto; + text-align: center; + border: 0; + border-radius: 0; + box-shadow: none; } + .button-group > :not(:first-child) { + border-left: 0.0714285714rem solid var(--button-group-border-color); } + @media screen and (max-width: 499px) { + .button-group { + flex-direction: column; } + .button-group > :not(:first-child) { + border: 0; + border-top: 0.0714285714rem solid var(--button-group-border-color); } } + +/* + Custom elements for forms and input elements. +*/ +button.primary, [type="button"].primary, [type="submit"].primary, [type="reset"].primary, .button.primary, [role="button"].primary { + --button-back-color: #1976d2; + --button-fore-color: #f8f8f8; } + button.primary:hover, button.primary:focus, [type="button"].primary:hover, [type="button"].primary:focus, [type="submit"].primary:hover, [type="submit"].primary:focus, [type="reset"].primary:hover, [type="reset"].primary:focus, .button.primary:hover, .button.primary:focus, [role="button"].primary:hover, [role="button"].primary:focus { + --button-hover-back-color: #1565c0; } + +button.secondary, [type="button"].secondary, [type="submit"].secondary, [type="reset"].secondary, .button.secondary, [role="button"].secondary { + --button-back-color: #d32f2f; + --button-fore-color: #f8f8f8; } + button.secondary:hover, button.secondary:focus, [type="button"].secondary:hover, [type="button"].secondary:focus, [type="submit"].secondary:hover, [type="submit"].secondary:focus, [type="reset"].secondary:hover, [type="reset"].secondary:focus, .button.secondary:hover, .button.secondary:focus, [role="button"].secondary:hover, [role="button"].secondary:focus { + --button-hover-back-color: #c62828; } + +button.tertiary, [type="button"].tertiary, [type="submit"].tertiary, [type="reset"].tertiary, .button.tertiary, [role="button"].tertiary { + --button-back-color: #308732; + --button-fore-color: #f8f8f8; } + button.tertiary:hover, button.tertiary:focus, [type="button"].tertiary:hover, [type="button"].tertiary:focus, [type="submit"].tertiary:hover, [type="submit"].tertiary:focus, [type="reset"].tertiary:hover, [type="reset"].tertiary:focus, .button.tertiary:hover, .button.tertiary:focus, [role="button"].tertiary:hover, [role="button"].tertiary:focus { + --button-hover-back-color: #277529; } + +button.inverse, [type="button"].inverse, [type="submit"].inverse, [type="reset"].inverse, .button.inverse, [role="button"].inverse { + --button-back-color: #212121; + --button-fore-color: #f8f8f8; } + button.inverse:hover, button.inverse:focus, [type="button"].inverse:hover, [type="button"].inverse:focus, [type="submit"].inverse:hover, [type="submit"].inverse:focus, [type="reset"].inverse:hover, [type="reset"].inverse:focus, .button.inverse:hover, .button.inverse:focus, [role="button"].inverse:hover, [role="button"].inverse:focus { + --button-hover-back-color: #111; } + +button.small, [type="button"].small, [type="submit"].small, [type="reset"].small, .button.small, [role="button"].small { + padding: calc(0.5 * var(--universal-padding)) calc(0.75 * var(--universal-padding)); + margin: var(--universal-margin); } + +button.large, [type="button"].large, [type="submit"].large, [type="reset"].large, .button.large, [role="button"].large { + padding: calc(1.5 * var(--universal-padding)) calc(2 * var(--universal-padding)); + margin: var(--universal-margin); } + +/* + Definitions for navigation elements. +*/ +/* Navigation module CSS variable definitions */ +:root { + --header-back-color: #03234b; + --header-hover-back-color: #ffd200; + --header-fore-color: #ffffff; + --header-border-color: #3cb4e6; + --nav-back-color: #ffffff; + --nav-hover-back-color: #ffe97f; + --nav-fore-color: #e6007e; + --nav-border-color: #3cb4e6; + --nav-link-color: #3cb4e6; + --footer-fore-color: #ffffff; + --footer-back-color: #03234b; + --footer-border-color: #3cb4e6; + --footer-link-color: #3cb4e6; + --drawer-back-color: #ffffff; + --drawer-hover-back-color: #ffe97f; + --drawer-border-color: #3cb4e6; + --drawer-close-color: #e6007e; } + +header { + height: 2.75rem; + background: var(--header-back-color); + color: var(--header-fore-color); + border-bottom: 0.0714285714rem solid var(--header-border-color); + padding: calc(var(--universal-padding) / 4) 0; + white-space: nowrap; + overflow-x: auto; + overflow-y: hidden; } + header.row { + box-sizing: content-box; } + header .logo { + color: var(--header-fore-color); + font-size: 1.75rem; + padding: var(--universal-padding) calc(2 * var(--universal-padding)); + text-decoration: none; } + header button, header [type="button"], header .button, header [role="button"] { + box-sizing: border-box; + position: relative; + top: calc(0rem - var(--universal-padding) / 4); + height: calc(3.1875rem + var(--universal-padding) / 2); + background: var(--header-back-color); + line-height: calc(3.1875rem - var(--universal-padding) * 1.5); + text-align: center; + color: var(--header-fore-color); + border: 0; + border-radius: 0; + margin: 0; + text-transform: uppercase; } + header button:hover, header button:focus, header [type="button"]:hover, header [type="button"]:focus, header .button:hover, header .button:focus, header [role="button"]:hover, header [role="button"]:focus { + background: var(--header-hover-back-color); } + +nav { + background: var(--nav-back-color); + color: var(--nav-fore-color); + border: 0.0714285714rem solid var(--nav-border-color); + border-radius: var(--universal-border-radius); + margin: var(--universal-margin); } + nav * { + padding: var(--universal-padding) calc(1.5 * var(--universal-padding)); } + nav a, nav a:visited { + display: block; + color: var(--nav-link-color); + border-radius: var(--universal-border-radius); + transition: background 0.3s; } + nav a:hover, nav a:focus, nav a:visited:hover, nav a:visited:focus { + text-decoration: none; + background: var(--nav-hover-back-color); } + nav .sublink-1 { + position: relative; + margin-left: calc(2 * var(--universal-padding)); } + nav .sublink-1:before { + position: absolute; + left: calc(var(--universal-padding) - 1 * var(--universal-padding)); + top: -0.0714285714rem; + content: ''; + height: 100%; + border: 0.0714285714rem solid var(--nav-border-color); + border-left: 0; } + nav .sublink-2 { + position: relative; + margin-left: calc(4 * var(--universal-padding)); } + nav .sublink-2:before { + position: absolute; + left: calc(var(--universal-padding) - 3 * var(--universal-padding)); + top: -0.0714285714rem; + content: ''; + height: 100%; + border: 0.0714285714rem solid var(--nav-border-color); + border-left: 0; } + +footer { + background: var(--footer-back-color); + color: var(--footer-fore-color); + border-top: 0.0714285714rem solid var(--footer-border-color); + padding: calc(2 * var(--universal-padding)) var(--universal-padding); + font-size: 0.875rem; } + footer a, footer a:visited { + color: var(--footer-link-color); } + +header.sticky { + position: -webkit-sticky; + position: sticky; + z-index: 1101; + top: 0; } + +footer.sticky { + position: -webkit-sticky; + position: sticky; + z-index: 1101; + bottom: 0; } + +.drawer-toggle:before { + display: inline-block; + position: relative; + vertical-align: bottom; + content: '\00a0\2261\00a0'; + font-family: sans-serif; + font-size: 1.5em; } +@media screen and (min-width: 500px) { + .drawer-toggle:not(.persistent) { + display: none; } } + +[type="checkbox"].drawer { + height: 1px; + width: 1px; + margin: -1px; + overflow: hidden; + position: absolute; + clip: rect(0 0 0 0); + -webkit-clip-path: inset(100%); + clip-path: inset(100%); } + [type="checkbox"].drawer + * { + display: block; + box-sizing: border-box; + position: fixed; + top: 0; + width: 320px; + height: 100vh; + overflow-y: auto; + background: var(--drawer-back-color); + border: 0.0714285714rem solid var(--drawer-border-color); + border-radius: 0; + margin: 0; + z-index: 1110; + right: -320px; + transition: right 0.3s; } + [type="checkbox"].drawer + * .drawer-close { + position: absolute; + top: var(--universal-margin); + right: var(--universal-margin); + z-index: 1111; + width: 2rem; + height: 2rem; + border-radius: var(--universal-border-radius); + padding: var(--universal-padding); + margin: 0; + cursor: pointer; + transition: background 0.3s; } + [type="checkbox"].drawer + * .drawer-close:before { + display: block; + content: '\00D7'; + color: var(--drawer-close-color); + position: relative; + font-family: sans-serif; + font-size: 2rem; + line-height: 1; + text-align: center; } + [type="checkbox"].drawer + * .drawer-close:hover, [type="checkbox"].drawer + * .drawer-close:focus { + background: var(--drawer-hover-back-color); } + @media screen and (max-width: 320px) { + [type="checkbox"].drawer + * { + width: 100%; } } + [type="checkbox"].drawer:checked + * { + right: 0; } + @media screen and (min-width: 500px) { + [type="checkbox"].drawer:not(.persistent) + * { + position: static; + height: 100%; + z-index: 1100; } + [type="checkbox"].drawer:not(.persistent) + * .drawer-close { + display: none; } } + +/* + Definitions for the responsive table component. +*/ +/* Table module CSS variable definitions. */ +:root { + --table-border-color: #03234b; + --table-border-separator-color: #03234b; + --table-head-back-color: #03234b; + --table-head-fore-color: #ffffff; + --table-body-back-color: #ffffff; + --table-body-fore-color: #03234b; + --table-body-alt-back-color: #f4f4f4; } + +table { + border-collapse: separate; + border-spacing: 0; + margin: 0; + display: flex; + flex: 0 1 auto; + flex-flow: row wrap; + padding: var(--universal-padding); + padding-top: 0; } + table caption { + font-size: 1rem; + margin: calc(2 * var(--universal-margin)) 0; + max-width: 100%; + flex: 0 0 100%; } + table thead, table tbody { + display: flex; + flex-flow: row wrap; + border: 0.0714285714rem solid var(--table-border-color); } + table thead { + z-index: 999; + border-radius: var(--universal-border-radius) var(--universal-border-radius) 0 0; + border-bottom: 0.0714285714rem solid var(--table-border-separator-color); } + table tbody { + border-top: 0; + margin-top: calc(0 - var(--universal-margin)); + border-radius: 0 0 var(--universal-border-radius) var(--universal-border-radius); } + table tr { + display: flex; + padding: 0; } + table th, table td { + padding: calc(0.5 * var(--universal-padding)); + font-size: 0.9rem; } + table th { + text-align: left; + background: var(--table-head-back-color); + color: var(--table-head-fore-color); } + table td { + background: var(--table-body-back-color); + color: var(--table-body-fore-color); + border-top: 0.0714285714rem solid var(--table-border-color); } + +table:not(.horizontal) { + overflow: auto; + max-height: 100%; } + table:not(.horizontal) thead, table:not(.horizontal) tbody { + max-width: 100%; + flex: 0 0 100%; } + table:not(.horizontal) tr { + flex-flow: row wrap; + flex: 0 0 100%; } + table:not(.horizontal) th, table:not(.horizontal) td { + flex: 1 0 0%; + overflow: hidden; + text-overflow: ellipsis; } + table:not(.horizontal) thead { + position: sticky; + top: 0; } + table:not(.horizontal) tbody tr:first-child td { + border-top: 0; } + +table.horizontal { + border: 0; } + table.horizontal thead, table.horizontal tbody { + border: 0; + flex: .2 0 0; + flex-flow: row nowrap; } + table.horizontal tbody { + overflow: auto; + justify-content: space-between; + flex: .8 0 0; + margin-left: 0; + padding-bottom: calc(var(--universal-padding) / 4); } + table.horizontal tr { + flex-direction: column; + flex: 1 0 auto; } + table.horizontal th, table.horizontal td { + width: auto; + border: 0; + border-bottom: 0.0714285714rem solid var(--table-border-color); } + table.horizontal th:not(:first-child), table.horizontal td:not(:first-child) { + border-top: 0; } + table.horizontal th { + text-align: right; + border-left: 0.0714285714rem solid var(--table-border-color); + border-right: 0.0714285714rem solid var(--table-border-separator-color); } + table.horizontal thead tr:first-child { + padding-left: 0; } + table.horizontal th:first-child, table.horizontal td:first-child { + border-top: 0.0714285714rem solid var(--table-border-color); } + table.horizontal tbody tr:last-child td { + border-right: 0.0714285714rem solid var(--table-border-color); } + table.horizontal tbody tr:last-child td:first-child { + border-top-right-radius: 0.25rem; } + table.horizontal tbody tr:last-child td:last-child { + border-bottom-right-radius: 0.25rem; } + table.horizontal thead tr:first-child th:first-child { + border-top-left-radius: 0.25rem; } + table.horizontal thead tr:first-child th:last-child { + border-bottom-left-radius: 0.25rem; } + +@media screen and (max-width: 499px) { + table, table.horizontal { + border-collapse: collapse; + border: 0; + width: 100%; + display: table; } + table thead, table th, table.horizontal thead, table.horizontal th { + border: 0; + height: 1px; + width: 1px; + margin: -1px; + overflow: hidden; + padding: 0; + position: absolute; + clip: rect(0 0 0 0); + -webkit-clip-path: inset(100%); + clip-path: inset(100%); } + table tbody, table.horizontal tbody { + border: 0; + display: table-row-group; } + table tr, table.horizontal tr { + display: block; + border: 0.0714285714rem solid var(--table-border-color); + border-radius: var(--universal-border-radius); + background: #ffffff; + padding: var(--universal-padding); + margin: var(--universal-margin); + margin-bottom: calc(1 * var(--universal-margin)); } + table th, table td, table.horizontal th, table.horizontal td { + width: auto; } + table td, table.horizontal td { + display: block; + border: 0; + text-align: right; } + table td:before, table.horizontal td:before { + content: attr(data-label); + float: left; + font-weight: 600; } + table th:first-child, table td:first-child, table.horizontal th:first-child, table.horizontal td:first-child { + border-top: 0; } + table tbody tr:last-child td, table.horizontal tbody tr:last-child td { + border-right: 0; } } +table tr:nth-of-type(2n) > td { + background: var(--table-body-alt-back-color); } + +@media screen and (max-width: 500px) { + table tr:nth-of-type(2n) { + background: var(--table-body-alt-back-color); } } +:root { + --table-body-hover-back-color: #90caf9; } + +table.hoverable tr:hover, table.hoverable tr:hover > td, table.hoverable tr:focus, table.hoverable tr:focus > td { + background: var(--table-body-hover-back-color); } + +@media screen and (max-width: 500px) { + table.hoverable tr:hover, table.hoverable tr:hover > td, table.hoverable tr:focus, table.hoverable tr:focus > td { + background: var(--table-body-hover-back-color); } } +/* + Definitions for contextual background elements, toasts and tooltips. +*/ +/* Contextual module CSS variable definitions */ +:root { + --mark-back-color: #3cb4e6; + --mark-fore-color: #ffffff; } + +mark { + background: var(--mark-back-color); + color: var(--mark-fore-color); + font-size: 0.95em; + line-height: 1em; + border-radius: var(--universal-border-radius); + padding: calc(var(--universal-padding) / 4) var(--universal-padding); } + mark.inline-block { + display: inline-block; + font-size: 1em; + line-height: 1.4; + padding: calc(var(--universal-padding) / 2) var(--universal-padding); } + +:root { + --toast-back-color: #424242; + --toast-fore-color: #fafafa; } + +.toast { + position: fixed; + bottom: calc(var(--universal-margin) * 3); + left: 50%; + transform: translate(-50%, -50%); + z-index: 1111; + color: var(--toast-fore-color); + background: var(--toast-back-color); + border-radius: calc(var(--universal-border-radius) * 16); + padding: var(--universal-padding) calc(var(--universal-padding) * 3); } + +:root { + --tooltip-back-color: #212121; + --tooltip-fore-color: #fafafa; } + +.tooltip { + position: relative; + display: inline-block; } + .tooltip:before, .tooltip:after { + position: absolute; + opacity: 0; + clip: rect(0 0 0 0); + -webkit-clip-path: inset(100%); + clip-path: inset(100%); + transition: all 0.3s; + z-index: 1010; + left: 50%; } + .tooltip:not(.bottom):before, .tooltip:not(.bottom):after { + bottom: 75%; } + .tooltip.bottom:before, .tooltip.bottom:after { + top: 75%; } + .tooltip:hover:before, .tooltip:hover:after, .tooltip:focus:before, .tooltip:focus:after { + opacity: 1; + clip: auto; + -webkit-clip-path: inset(0%); + clip-path: inset(0%); } + .tooltip:before { + content: ''; + background: transparent; + border: var(--universal-margin) solid transparent; + left: calc(50% - var(--universal-margin)); } + .tooltip:not(.bottom):before { + border-top-color: #212121; } + .tooltip.bottom:before { + border-bottom-color: #212121; } + .tooltip:after { + content: attr(aria-label); + color: var(--tooltip-fore-color); + background: var(--tooltip-back-color); + border-radius: var(--universal-border-radius); + padding: var(--universal-padding); + white-space: nowrap; + transform: translateX(-50%); } + .tooltip:not(.bottom):after { + margin-bottom: calc(2 * var(--universal-margin)); } + .tooltip.bottom:after { + margin-top: calc(2 * var(--universal-margin)); } + +:root { + --modal-overlay-color: rgba(0, 0, 0, 0.45); + --modal-close-color: #e6007e; + --modal-close-hover-color: #ffe97f; } + +[type="checkbox"].modal { + height: 1px; + width: 1px; + margin: -1px; + overflow: hidden; + position: absolute; + clip: rect(0 0 0 0); + -webkit-clip-path: inset(100%); + clip-path: inset(100%); } + [type="checkbox"].modal + div { + position: fixed; + top: 0; + left: 0; + display: none; + width: 100vw; + height: 100vh; + background: var(--modal-overlay-color); } + [type="checkbox"].modal + div .card { + margin: 0 auto; + max-height: 50vh; + overflow: auto; } + [type="checkbox"].modal + div .card .modal-close { + position: absolute; + top: 0; + right: 0; + width: 1.75rem; + height: 1.75rem; + border-radius: var(--universal-border-radius); + padding: var(--universal-padding); + margin: 0; + cursor: pointer; + transition: background 0.3s; } + [type="checkbox"].modal + div .card .modal-close:before { + display: block; + content: '\00D7'; + color: var(--modal-close-color); + position: relative; + font-family: sans-serif; + font-size: 1.75rem; + line-height: 1; + text-align: center; } + [type="checkbox"].modal + div .card .modal-close:hover, [type="checkbox"].modal + div .card .modal-close:focus { + background: var(--modal-close-hover-color); } + [type="checkbox"].modal:checked + div { + display: flex; + flex: 0 1 auto; + z-index: 1200; } + [type="checkbox"].modal:checked + div .card .modal-close { + z-index: 1211; } + +:root { + --collapse-label-back-color: #03234b; + --collapse-label-fore-color: #ffffff; + --collapse-label-hover-back-color: #3cb4e6; + --collapse-selected-label-back-color: #3cb4e6; + --collapse-border-color: var(--collapse-label-back-color); + --collapse-selected-border-color: #ceecf8; + --collapse-content-back-color: #ffffff; + --collapse-selected-label-border-color: #3cb4e6; } + +.collapse { + width: calc(100% - 2 * var(--universal-margin)); + opacity: 1; + display: flex; + flex-direction: column; + margin: var(--universal-margin); + border-radius: var(--universal-border-radius); } + .collapse > [type="radio"], .collapse > [type="checkbox"] { + height: 1px; + width: 1px; + margin: -1px; + overflow: hidden; + position: absolute; + clip: rect(0 0 0 0); + -webkit-clip-path: inset(100%); + clip-path: inset(100%); } + .collapse > label { + flex-grow: 1; + display: inline-block; + height: 1.25rem; + cursor: pointer; + transition: background 0.2s; + color: var(--collapse-label-fore-color); + background: var(--collapse-label-back-color); + border: 0.0714285714rem solid var(--collapse-selected-border-color); + padding: calc(1.25 * var(--universal-padding)); } + .collapse > label:hover, .collapse > label:focus { + background: var(--collapse-label-hover-back-color); } + .collapse > label + div { + flex-basis: auto; + height: 1px; + width: 1px; + margin: -1px; + overflow: hidden; + position: absolute; + clip: rect(0 0 0 0); + -webkit-clip-path: inset(100%); + clip-path: inset(100%); + transition: max-height 0.3s; + max-height: 1px; } + .collapse > :checked + label { + background: var(--collapse-selected-label-back-color); + border-color: var(--collapse-selected-label-border-color); } + .collapse > :checked + label + div { + box-sizing: border-box; + position: relative; + width: 100%; + height: auto; + overflow: auto; + margin: 0; + background: var(--collapse-content-back-color); + border: 0.0714285714rem solid var(--collapse-selected-border-color); + border-top: 0; + padding: var(--universal-padding); + clip: auto; + -webkit-clip-path: inset(0%); + clip-path: inset(0%); + max-height: 100%; } + .collapse > label:not(:first-of-type) { + border-top: 0; } + .collapse > label:first-of-type { + border-radius: var(--universal-border-radius) var(--universal-border-radius) 0 0; } + .collapse > label:last-of-type:not(:first-of-type) { + border-radius: 0 0 var(--universal-border-radius) var(--universal-border-radius); } + .collapse > label:last-of-type:first-of-type { + border-radius: var(--universal-border-radius); } + .collapse > :checked:last-of-type:not(:first-of-type) + label { + border-radius: 0; } + .collapse > :checked:last-of-type + label + div { + border-radius: 0 0 var(--universal-border-radius) var(--universal-border-radius); } + +/* + Custom elements for contextual background elements, toasts and tooltips. +*/ +mark.tertiary { + --mark-back-color: #3cb4e6; } + +mark.tag { + padding: calc(var(--universal-padding)/2) var(--universal-padding); + border-radius: 1em; } + +/* + Definitions for progress elements and spinners. +*/ +/* Progress module CSS variable definitions */ +:root { + --progress-back-color: #3cb4e6; + --progress-fore-color: #555; } + +progress { + display: block; + vertical-align: baseline; + -webkit-appearance: none; + -moz-appearance: none; + appearance: none; + height: 0.75rem; + width: calc(100% - 2 * var(--universal-margin)); + margin: var(--universal-margin); + border: 0; + border-radius: calc(2 * var(--universal-border-radius)); + background: var(--progress-back-color); + color: var(--progress-fore-color); } + progress::-webkit-progress-value { + background: var(--progress-fore-color); + border-top-left-radius: calc(2 * var(--universal-border-radius)); + border-bottom-left-radius: calc(2 * var(--universal-border-radius)); } + progress::-webkit-progress-bar { + background: var(--progress-back-color); } + progress::-moz-progress-bar { + background: var(--progress-fore-color); + border-top-left-radius: calc(2 * var(--universal-border-radius)); + border-bottom-left-radius: calc(2 * var(--universal-border-radius)); } + progress[value="1000"]::-webkit-progress-value { + border-radius: calc(2 * var(--universal-border-radius)); } + progress[value="1000"]::-moz-progress-bar { + border-radius: calc(2 * var(--universal-border-radius)); } + progress.inline { + display: inline-block; + vertical-align: middle; + width: 60%; } + +:root { + --spinner-back-color: #ddd; + --spinner-fore-color: #555; } + +@keyframes spinner-donut-anim { + 0% { + transform: rotate(0deg); } + 100% { + transform: rotate(360deg); } } +.spinner { + display: inline-block; + margin: var(--universal-margin); + border: 0.25rem solid var(--spinner-back-color); + border-left: 0.25rem solid var(--spinner-fore-color); + border-radius: 50%; + width: 1.25rem; + height: 1.25rem; + animation: spinner-donut-anim 1.2s linear infinite; } + +/* + Custom elements for progress bars and spinners. +*/ +progress.primary { + --progress-fore-color: #1976d2; } + +progress.secondary { + --progress-fore-color: #d32f2f; } + +progress.tertiary { + --progress-fore-color: #308732; } + +.spinner.primary { + --spinner-fore-color: #1976d2; } + +.spinner.secondary { + --spinner-fore-color: #d32f2f; } + +.spinner.tertiary { + --spinner-fore-color: #308732; } + +/* + Definitions for icons - powered by Feather (https://feathericons.com/). +*/ +span[class^='icon-'] { + display: inline-block; + height: 1em; + width: 1em; + vertical-align: -0.125em; + background-size: contain; + margin: 0 calc(var(--universal-margin) / 4); } + span[class^='icon-'].secondary { + -webkit-filter: invert(25%); + filter: invert(25%); } + span[class^='icon-'].inverse { + -webkit-filter: invert(100%); + filter: invert(100%); } + +span.icon-alert { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Ccircle cx='12' cy='12' r='10'%3E%3C/circle%3E%3Cline x1='12' y1='8' x2='12' y2='12'%3E%3C/line%3E%3Cline x1='12' y1='16' x2='12' y2='16'%3E%3C/line%3E%3C/svg%3E"); } +span.icon-bookmark { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M19 21l-7-5-7 5V5a2 2 0 0 1 2-2h10a2 2 0 0 1 2 2z'%3E%3C/path%3E%3C/svg%3E"); } +span.icon-calendar { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Crect x='3' y='4' width='18' height='18' rx='2' ry='2'%3E%3C/rect%3E%3Cline x1='16' y1='2' x2='16' y2='6'%3E%3C/line%3E%3Cline x1='8' y1='2' x2='8' y2='6'%3E%3C/line%3E%3Cline x1='3' y1='10' x2='21' y2='10'%3E%3C/line%3E%3C/svg%3E"); } +span.icon-credit { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Crect x='1' y='4' width='22' height='16' rx='2' ry='2'%3E%3C/rect%3E%3Cline x1='1' y1='10' x2='23' y2='10'%3E%3C/line%3E%3C/svg%3E"); } +span.icon-edit { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M20 14.66V20a2 2 0 0 1-2 2H4a2 2 0 0 1-2-2V6a2 2 0 0 1 2-2h5.34'%3E%3C/path%3E%3Cpolygon points='18 2 22 6 12 16 8 16 8 12 18 2'%3E%3C/polygon%3E%3C/svg%3E"); } +span.icon-link { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M18 13v6a2 2 0 0 1-2 2H5a2 2 0 0 1-2-2V8a2 2 0 0 1 2-2h6'%3E%3C/path%3E%3Cpolyline points='15 3 21 3 21 9'%3E%3C/polyline%3E%3Cline x1='10' y1='14' x2='21' y2='3'%3E%3C/line%3E%3C/svg%3E"); } +span.icon-help { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M9.09 9a3 3 0 0 1 5.83 1c0 2-3 3-3 3'%3E%3C/path%3E%3Ccircle cx='12' cy='12' r='10'%3E%3C/circle%3E%3Cline x1='12' y1='17' x2='12' y2='17'%3E%3C/line%3E%3C/svg%3E"); } +span.icon-home { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M3 9l9-7 9 7v11a2 2 0 0 1-2 2H5a2 2 0 0 1-2-2z'%3E%3C/path%3E%3Cpolyline points='9 22 9 12 15 12 15 22'%3E%3C/polyline%3E%3C/svg%3E"); } +span.icon-info { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Ccircle cx='12' cy='12' r='10'%3E%3C/circle%3E%3Cline x1='12' y1='16' x2='12' y2='12'%3E%3C/line%3E%3Cline x1='12' y1='8' x2='12' y2='8'%3E%3C/line%3E%3C/svg%3E"); } +span.icon-lock { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Crect x='3' y='11' width='18' height='11' rx='2' ry='2'%3E%3C/rect%3E%3Cpath d='M7 11V7a5 5 0 0 1 10 0v4'%3E%3C/path%3E%3C/svg%3E"); } +span.icon-mail { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M4 4h16c1.1 0 2 .9 2 2v12c0 1.1-.9 2-2 2H4c-1.1 0-2-.9-2-2V6c0-1.1.9-2 2-2z'%3E%3C/path%3E%3Cpolyline points='22,6 12,13 2,6'%3E%3C/polyline%3E%3C/svg%3E"); } +span.icon-location { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M21 10c0 7-9 13-9 13s-9-6-9-13a9 9 0 0 1 18 0z'%3E%3C/path%3E%3Ccircle cx='12' cy='10' r='3'%3E%3C/circle%3E%3C/svg%3E"); } +span.icon-phone { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M22 16.92v3a2 2 0 0 1-2.18 2 19.79 19.79 0 0 1-8.63-3.07 19.5 19.5 0 0 1-6-6 19.79 19.79 0 0 1-3.07-8.67A2 2 0 0 1 4.11 2h3a2 2 0 0 1 2 1.72 12.84 12.84 0 0 0 .7 2.81 2 2 0 0 1-.45 2.11L8.09 9.91a16 16 0 0 0 6 6l1.27-1.27a2 2 0 0 1 2.11-.45 12.84 12.84 0 0 0 2.81.7A2 2 0 0 1 22 16.92z'%3E%3C/path%3E%3C/svg%3E"); } +span.icon-rss { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M4 11a9 9 0 0 1 9 9'%3E%3C/path%3E%3Cpath d='M4 4a16 16 0 0 1 16 16'%3E%3C/path%3E%3Ccircle cx='5' cy='19' r='1'%3E%3C/circle%3E%3C/svg%3E"); } +span.icon-search { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Ccircle cx='11' cy='11' r='8'%3E%3C/circle%3E%3Cline x1='21' y1='21' x2='16.65' y2='16.65'%3E%3C/line%3E%3C/svg%3E"); } +span.icon-settings { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Ccircle cx='12' cy='12' r='3'%3E%3C/circle%3E%3Cpath d='M19.4 15a1.65 1.65 0 0 0 .33 1.82l.06.06a2 2 0 0 1 0 2.83 2 2 0 0 1-2.83 0l-.06-.06a1.65 1.65 0 0 0-1.82-.33 1.65 1.65 0 0 0-1 1.51V21a2 2 0 0 1-2 2 2 2 0 0 1-2-2v-.09A1.65 1.65 0 0 0 9 19.4a1.65 1.65 0 0 0-1.82.33l-.06.06a2 2 0 0 1-2.83 0 2 2 0 0 1 0-2.83l.06-.06a1.65 1.65 0 0 0 .33-1.82 1.65 1.65 0 0 0-1.51-1H3a2 2 0 0 1-2-2 2 2 0 0 1 2-2h.09A1.65 1.65 0 0 0 4.6 9a1.65 1.65 0 0 0-.33-1.82l-.06-.06a2 2 0 0 1 0-2.83 2 2 0 0 1 2.83 0l.06.06a1.65 1.65 0 0 0 1.82.33H9a1.65 1.65 0 0 0 1-1.51V3a2 2 0 0 1 2-2 2 2 0 0 1 2 2v.09a1.65 1.65 0 0 0 1 1.51 1.65 1.65 0 0 0 1.82-.33l.06-.06a2 2 0 0 1 2.83 0 2 2 0 0 1 0 2.83l-.06.06a1.65 1.65 0 0 0-.33 1.82V9a1.65 1.65 0 0 0 1.51 1H21a2 2 0 0 1 2 2 2 2 0 0 1-2 2h-.09a1.65 1.65 0 0 0-1.51 1z'%3E%3C/path%3E%3C/svg%3E"); } +span.icon-share { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Ccircle cx='18' cy='5' r='3'%3E%3C/circle%3E%3Ccircle cx='6' cy='12' r='3'%3E%3C/circle%3E%3Ccircle cx='18' cy='19' r='3'%3E%3C/circle%3E%3Cline x1='8.59' y1='13.51' x2='15.42' y2='17.49'%3E%3C/line%3E%3Cline x1='15.41' y1='6.51' x2='8.59' y2='10.49'%3E%3C/line%3E%3C/svg%3E"); } +span.icon-cart { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Ccircle cx='9' cy='21' r='1'%3E%3C/circle%3E%3Ccircle cx='20' cy='21' r='1'%3E%3C/circle%3E%3Cpath d='M1 1h4l2.68 13.39a2 2 0 0 0 2 1.61h9.72a2 2 0 0 0 2-1.61L23 6H6'%3E%3C/path%3E%3C/svg%3E"); } +span.icon-upload { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M21 15v4a2 2 0 0 1-2 2H5a2 2 0 0 1-2-2v-4'%3E%3C/path%3E%3Cpolyline points='17 8 12 3 7 8'%3E%3C/polyline%3E%3Cline x1='12' y1='3' x2='12' y2='15'%3E%3C/line%3E%3C/svg%3E"); } +span.icon-user { + background-image: url("data:image/svg+xml,%3Csvg xmlns='http://www.w3.org/2000/svg' width='24' height='24' viewBox='0 0 24 24' fill='none' stroke='%2303234b' stroke-width='2' stroke-linecap='round' stroke-linejoin='round'%3E%3Cpath d='M20 21v-2a4 4 0 0 0-4-4H8a4 4 0 0 0-4 4v2'%3E%3C/path%3E%3Ccircle cx='12' cy='7' r='4'%3E%3C/circle%3E%3C/svg%3E"); } + +/* + Definitions for utilities and helper classes. +*/ +/* Utility module CSS variable definitions */ +:root { + --generic-border-color: rgba(0, 0, 0, 0.3); + --generic-box-shadow: 0 0.2857142857rem 0.2857142857rem 0 rgba(0, 0, 0, 0.125), 0 0.1428571429rem 0.1428571429rem -0.1428571429rem rgba(0, 0, 0, 0.125); } + +.hidden { + display: none !important; } + +.visually-hidden { + position: absolute !important; + width: 1px !important; + height: 1px !important; + margin: -1px !important; + border: 0 !important; + padding: 0 !important; + clip: rect(0 0 0 0) !important; + -webkit-clip-path: inset(100%) !important; + clip-path: inset(100%) !important; + overflow: hidden !important; } + +.bordered { + border: 0.0714285714rem solid var(--generic-border-color) !important; } + +.rounded { + border-radius: var(--universal-border-radius) !important; } + +.circular { + border-radius: 50% !important; } + +.shadowed { + box-shadow: var(--generic-box-shadow) !important; } + +.responsive-margin { + margin: calc(var(--universal-margin) / 4) !important; } + @media screen and (min-width: 500px) { + .responsive-margin { + margin: calc(var(--universal-margin) / 2) !important; } } + @media screen and (min-width: 1280px) { + .responsive-margin { + margin: var(--universal-margin) !important; } } + +.responsive-padding { + padding: calc(var(--universal-padding) / 4) !important; } + @media screen and (min-width: 500px) { + .responsive-padding { + padding: calc(var(--universal-padding) / 2) !important; } } + @media screen and (min-width: 1280px) { + .responsive-padding { + padding: var(--universal-padding) !important; } } + +@media screen and (max-width: 499px) { + .hidden-sm { + display: none !important; } } +@media screen and (min-width: 500px) and (max-width: 1279px) { + .hidden-md { + display: none !important; } } +@media screen and (min-width: 1280px) { + .hidden-lg { + display: none !important; } } +@media screen and (max-width: 499px) { + .visually-hidden-sm { + position: absolute !important; + width: 1px !important; + height: 1px !important; + margin: -1px !important; + border: 0 !important; + padding: 0 !important; + clip: rect(0 0 0 0) !important; + -webkit-clip-path: inset(100%) !important; + clip-path: inset(100%) !important; + overflow: hidden !important; } } +@media screen and (min-width: 500px) and (max-width: 1279px) { + .visually-hidden-md { + position: absolute !important; + width: 1px !important; + height: 1px !important; + margin: -1px !important; + border: 0 !important; + padding: 0 !important; + clip: rect(0 0 0 0) !important; + -webkit-clip-path: inset(100%) !important; + clip-path: inset(100%) !important; + overflow: hidden !important; } } +@media screen and (min-width: 1280px) { + .visually-hidden-lg { + position: absolute !important; + width: 1px !important; + height: 1px !important; + margin: -1px !important; + border: 0 !important; + padding: 0 !important; + clip: rect(0 0 0 0) !important; + -webkit-clip-path: inset(100%) !important; + clip-path: inset(100%) !important; + overflow: hidden !important; } } + +/*# sourceMappingURL=mini-custom.css.map */ + +img[alt="ST logo"] { display: block; margin: auto; width: 75%; max-width: 250px; min-width: 71px; } +img[alt="Cube logo"] { float: right; width: 30%; max-width: 10rem; min-width: 8rem; padding-right: 1rem;} + +.figure { + display: block; + margin-left: auto; + margin-right: auto; + text-align: center; +} \ No newline at end of file diff --git a/libs/Drivers/CMSIS/Device/ST/STM32G0xx/_htmresc/st_logo.png b/libs/Drivers/CMSIS/Device/ST/STM32G0xx/_htmresc/st_logo.png new file mode 100644 index 0000000000000000000000000000000000000000..8b80057fd3a454a97de1c9d732b7fede82c83227 GIT binary patch literal 18616 zcmbTd^-~<*6D~X~?jgaQV8LAj0X_tm1Ydk1xVy{Z3GPmS;IP2r4oh%%cMl#Qcz~Pl zz5l>lZ`GVRHB&V|boY7A^z(F|Z=Y4=aIwg-006*MkpHOuZ?5<^0x;12-SsK9!v0Mt zmQpHG08kT${nrHb-!rC@ysj$%ki7ceKq56ESOEZeJ%x`_nqEey{^(v>eK${gL>pJ% zX8+KBAR_W-jhDrs{egi|sP<73DP`UFoa(>xj;8qknEx2bL~2@t%3k>}hnl@CWQrW@ zqfK>@e3$sL-m%ftg0YAkk!@=P!Ognuz(zhb|Tux{FeX<<7(5oLVU8=W*sUZ*$TqlSb6o1O0a zzeP#ZW!;?#>0N5v?0D|q?mzD8-<^@1V0FH{fY}2A9ooXbylcB6Y>PVo4nMxLi|AWA z8M(b#9`j|%0v7ktATOSzsh-T7%Wqa>t*x!29M*iDetE6#^`?iEoQW5F*w7rjcWYw>-UyKyDHetK@Im)qdu0o-zudq@gQN3)r z=(%XIh|%7(Y}2mODA6--)=u;7mi|lUCki50L@QOyZN@2N`Bwwn9et)BF?yQr9`Sn# ze!a;09%cuNiCJ+Hwx|5Sw&L`0rJvq<$7D5j#Y=O^YcW)1x!+MVRWRVHrXDj~g@40Q zBvp_niE6-dasJKX&t@%;X`7_R9QhT$w_Dv~zW73kCM;9WC z#^@^R#^^HZ#`rQ5ZjC*^uYUMgw=ae5*IV2JyEL@LlJ1k!yA8p=fmyQ={`Pjq&sK}Y>k9r>*Y-3njDRLc8z*D?su--n+y(fpV8FB zwS%vLw=L>F9>rMJzXaXgg5NRvaHPKO=qdV`%ecKE^q=CNs6^=Vl)5QG9h0>AKM-1F zvU-S)!Vnz~yg}XNmnaKSqm&}<1}#nOBCWZsLvn3_pkm8Z)~*KF8yv=yRk*!4rf$7T zT*ey^g`%>`O82HoVNPMCaM^5e_Eeop`^`Wsro=Q9SzJ-{LW5j1QdRH>Oq5bEX({TJ-TNGPvNBrk5{my=8FEQ%0fftv4 z)$FK)-usf%cyd|Y@=r@u!~HI3-5_Q=E%R!AkEqtv$Yv%Zit4K`i*n5tM!wdwLFM?% z@N0D&tLS9%TD>`41R~`%HzXtZS6pjo$}fsAA6cq`&Llq^TE@#ID4eU}(xZH$-0oa>g$RMe)N_S(=w@nXEL&?{|e zd%-=H@Ei^9kz3up?3!?QYr2O7^M9)q_E2E@^vESGQ&5WzDh<(QgQEd3BICrRm8O)S!fPO#z(h0}Vk) zolMw(Ecl!UD7xMUH0>?+9qzTMCMQxcM+Od*!L7F!tiwSSG>D@|J~*c~gu?`RewztA z1cO8*h9GGR{``zPp9t6vZJ81Ar<-bz38Jv-ro`wI#Mq&-k$*5tL<>Pk=)T1H_z8YhPJDWCuq5c#f&iDRo3$~XHhc-#T3{whJvB?;N^IKpX^H#=oYNa@u&^9He20t za7qlYKRH^S(Tj2{XC=lPI|MVMOVVX4V8cbx(9Ix%YK__iyN9E(k)118*aO-OzZNT# zbhE^f=Cze>bdhX>8xBFW70+=Tb@QnIyKKmQGt`}ZHXrVVWgxIT1k&eFDonM5iFh{^ z;FtT_qYo%x6$`ChDD~;i`c>h@T~X~pZ&-v==wrV4)ra@?=39Z}7c)OR&&9#@9uxU( z?hh)jyY_o}tH;1B>v%95XoGM@gDYB{I@;aJAn;N$2z~uDX|IL`uf-*Mm1ic21|E8c zQZWw`gvb==bz|iv=774j$zii$vlW@T4LDFEfea$Z+frqVA{<)qP_mhp2AbFqEE(0z zfCJgi{n&vKxpSY#-W)(E-Y3u@1KQGcnWN=qz;Nz2-6>bIL8wZk?oy8xe49zo9Evpm zI>QVA&&4C5*aCjxksX%9lfPpQNw|#TzMQ;YvC%Rx=uA#dmU{e@tzaW&rq}9N5VXBw z6Mff^1He^5U}j4TZD};Z7u2!LZ@OjGIPgR|MLZ*9%)E@0nE%K=W5s+NOT~n_{fBc9 z8DlU6un9om`MN~!FtpPXkJSq(+KPHqF&N23_vGeqphc*cEAF=okHGoFWHHWTm&R zAZXR)=q}Jv`jsvKCoL27h?ylNq0fz5xasR{P`5RW_7kzL^b_#T@e?r5nGKuMX?!lz zcEq|hYJscWj{YtO1of8Xi0jH z6s+!rS0;ag(Cml~|NKB+tNwwq9kl+8wc0!T$L$CFw95drNPiuZ3jOf4G_NXoM$sQj zZn*2v3^ISC(OoqO%W>m};%SHDOcD)D7%f&?jnrI9&1_u;6m(x2g#=wb zH$Cl!I6f#QI6iFo2i^nPy^8_Rt0g@Gzv3FoK629)r#wPie#!P^T*B)9JDi>Qta-Ee zyLS}t0#vL+3WcNfUo47o=g+h7Q(waq$0Fo`#^t+!ugP{n=lV`j6a9^vBl)I!L&VaI zK(10FWw?KM*=_ynJ3HIwyD^##=aKUk4u|yIYk$&C>^B?x{I5c+Il`m3RQ%_=Tq`!D zQw3HQ7dw%VR~rkqeqr+THi``YT){njI8j~%3VNWBl3EUyQ zx>y&BaDTkwjg$12&1?kD`IcCB_?j~8XMfHm4iQ(TCj7-)DOn-+%UzP)ab?nnNlfTA zh(FmGsK1tl`G8>eb=1j~9lDZPh<*?zhjW@Gx5%UjcH4 zbrrd<#%%JyFrW`_Loz= zP30^V%kIB;=&%K@{YbXT6@(|c>dXlNk~?15SVEmMX6`Mjv>+MN2M$^N?ju|1T-qoW zJQV;x5rIpTc>eCM*`;fq^U3U2uW>l1RVxe^4B$CEub2J}+bN)$=(gE92((ah@ar_) z+I|k<9;iL6@Dyhc+LX|pTR>r3{P!==s^guY!a#cZ5Ry6QtTzvk zUh~+ICB=TnC(!+~G1}X`=zKbJF=VNy60Le=gO@j5lEJet5>jc!PbM+D!ZlS$KuYx&pkm{S?k)BU1<65@ z({=ySGqzCiV-vc5qOJ z48y)rR(Ys{uWIjyQX*o`4?xK$K9nE1K!t$coI~(ku$IzWaVM`ocnY1)=&_o_R%I_2 zZ_{Cs>@7#7ktZS)0EENs++_HHh39c*#7z#Pyifk3+e!lsET`nm%a#Zp{hflp4Vw$+ zOju*)#0tN99xzE1;G}_c;Oj@<_%Z8;SCB3P74uOYE__wpp<3HB0g0wsxZ1toEwg)5 z23F}NQwRV%3UQi)GQQt^$a%zzV8w>aIl;CkQ!6h%=n!jXPZ;sfULBWNTi1QT%V~R| zdrjBQt+%&EcrjOO0&pO(SR|R1%nis?Q}KUl75Q=`bI5TGenEMls+QNXGp;Grr-EZVy`f(ovFSmI(u6D90n zU}rWOG+9F)ioe9yO)lx~AD<~|_xP=uVs4I z6w+kccIU+(Ltf0bDM$mvJrBdPzjnQ4w#L-qTZ+S6V5l=pqj|%(!m@K!R(Sm5G<;5V zXK~r#d34;M-;>*+VXbyWbw`4vdOanA^uK`Ag&w)G;7}_OpATxWe^GjFe%&*Ocx)w7 zwt4Bs4luF3C-9V+n~E!?(W3d6$CtEn7OZ{~I`6iW|1x;QzkF49GF&d=Wg#fC2^Vn?KLfW@n~pFc4gBpg!U$uFR0 z6`f||PCJat3glNlwW|z^j;^p%9oQc82S&N+!L>xWR*UT~JbFCj)0}2J6c-rV3iVO! z`IdFp zB0H{SvHRu;zx(EM(0%j9fA`HVZ|@5Oo0EGok@w*1K*{Sg3QERYynQ|7kzI{t_?~>T zQGQ|?TPR(EZYAFen;>d7>k zc`O4jwao>J?dp~fG@8l|SBHzOE5h7?Ba_OYs%93|;KP${8}j%VGb?LRi<;yffk06& zmc)TH`g@-+zt@fG!z|MO3057>Y}ppB{w8IS2o68)NnHSA-jKa+X$k+&Klw{5Ksly#ye_HBKV&h1zbIsIT-|0XRq)zWf_~s9{=n3BOfpPy7{f5RZzL^9tdzjj zr)R?-SV}4UX;&dWNKq={6q|g;FEbIjXC}?$K%uY_ur_MF+MkJ>-c@8l1|6F7^BR4N zf%t(1oJ!m zg^z<^ddW{6+A~!=F*1he)s`5=HR&3O@tjq)pn!{ zodn}X=d$=iUh-ibxQ>PQw|#fHTLppRwXG}*HyUkLKB?Vxf>#@2_z&V#B0Cjvmfka$ znI~k?Pp)A)OXy(kdOeH7nbmp9bNb|>|e%T7Dg>BKo&y=JzU)v zs{+P#O$)wko3MOQY!bv_78@Q%uABK!ZPIi<~iCxyQ>J*D53j_;0vks;+?UxqO^ z8)9k;>&t3F)oFofc_t(0cdCn(OIM;4fePgKSw+PKcigoQR9JV_C-y`&%By+|aMjTd z;$iN6>#`KNXtG+yNhfl+PYn(#cr;Nf>DZ1mRU`A-PFI}Scq~0EgRR31c4LZcz_w!3 zU&-x*oGPQoz`-m#bYEC;V<7tHiC(wn395M}YNU9p|6@2$$6(9N_DyMjuOwT6X&Cu> zXg1{_^+%NsBhDf;)3V~J5%bl|^XVjqRgu^moR2288%NOgcLoNBkN6t5F&l2`tPvao zfAbQy!&*Ln*uWc{tVDqwT1{Q>{s19S6+;c@2e$2eZd>zL~I~M}G^8w4Y2bnyq)>=S+L6j%|@%XWqbYm%+}R z%Jg=|X7Y&0*lujN6>tzy)?{CBuT|FT#I=sU+569+)8oyIH?8?{Y{Im(PMHAGs5_GI z>1wLl+yiE$+I28-c2!jx)_?k2nIm}7iH=O{X#yL$s@}hUPf^xece9Vi{DUPRKm%@= zI4q=C$Qla?I0{;1W!^-Bt)o=r>#KNZnZPW3piq_&q`~HLF~1_^MHlt66*62}BJqzu zM;g!LlycVJ?1ohPMvFHu3^-`<`sR(iyLG`EB|;bk%3GG!#?x`m5gx zWnZm7bb@UTrR9OXVs1t)?(5a%Yqq>?ivrob2S7W|CH$C|Kscw z=5hgFRsHTTA{lDQ(a0VW8vk$By+wL4Ao<5{Br)oU$x2pMfJKrlPqr@4P$Y9Nt_7R| zCx>hhMeHtjM0mJ|?T<(EIY{^^cAiA&R=2C=g&o@6vm!E&&86BrLOf18fr==x77OBH zdyOvB1fjqxDMa5;G9@=qu?tN_vB?)=#H^qB;g*jHrr^*ISGt+pLXyWcu+bAWNk&IG zl?zGxV&+)tmQ@d~T5Yypa4*^P5t*t6C($W-Y9zknsGLXPPDR^RF~`>QcV4iB%ltJg#%JgzSOl!L!d<7;Gfa5FAv zjVdBTD(TpZ3>zF8@VbIAM{aYtDv8fh>oAmOoV`*>G_abe#aOPM+6b%!IzPP2K{>A5U*>>2+^+79)a z;+jQ03qhGCNA7Yx7^lX9Ba9FuFHNen`s{buqNeEv)$x#QoePK6M~soRL17NVafu`4RB%F$`Pl z5~X9X{(zDkw(=x-=6pOllhfSrJCozywriAokKZ^VZ?epc?F2YfOmC=V98gW?oL=*# zC!4VJtdyAXwE6cHlNoijVy3KiZxeTrjL5AO4?|IT4#6gV63bUTC!(fd*MK@3^J@F! zOg&Y}^l`KyT>$RnH8O17_%?_PVh?o(+5L|_R7c|c+R_PRXb26L8QM&z+5MaH{wtOk zn}L=^TXs*WwrBLOJ6hDKim{LKAa3?WEiRefh;#TMZ3y1zA%QAUYh={Ux!GU!o~ zQNH$+pUp$BPoB27%q zF^6BflF{;t=SZSz+GrMJ3q~ti7gQ;5SbjS`5!DFxQB8KOt1OQ(G%_V;vcdj>K_dXjNxb}0M?HyjDs(afDCVx%>+I2GAO;jMfy0Iwh$=Utfm z5snMAm4|C3O1?MDEQ%I@RL1I{SrN67(Q)b*7k&Ip+-THJr%-;ILx=v!SaW75@EH3` zUhVOn4CYZ>iZ!iaGNBq9Be`Mcq5Opf?{HZfcJM-VDr$qSCy^3Lij|O&UW{&ffZ&!( zaA9$H9_5lFs;vRx6|mmn{Ic~u%y*(_t~*m12^>%iUOQ9Ap<@`U;!iRpBZ5y=p}@B6 zSP;R6QS{hs7)q75Mgj7814d~Bae=<{A1Z5>;LN66N?m?;5pl?`*_wW1l4a8IBb4tyR6@^@^BOm`{tD6YyAv};)Te2G+K}4;<~T9 ztiHbWTlGjD1=omQ_viT9PJOR7GjZ^{`7u?a_$hGpx54G9Z4Uj-NJ+>3SA0ZSx1vXw zLxYWusP2Sm*#o~_#B)vb&lTfmtsonTnPHIvx!#}HYvp=bPcZe zcHOCWuo0{MxR+#P#Pz1PSlaT$g-HbB!hTlHpV_F!Ay^U-vb1-6W)!xh?3imeOv*Z3 z=D=Ij-4e>!J=_Q#nqT5Fkomgv(@3uQo!?=8R9Sw(0)&ni z2jsV8*xm^OAO91C)$^*!X=%ZHvh_G35URQ9mZ|{A0)E?gJcL0T$H-NA92s6VF$CYW z9RHBse3R!V%B}9#+)P1_9L@j@2VcH-GZ=N2{$k05r?kj$KxpvthW zd7m|F4Ka%sEOHJC`oN z{Q9h2$S$VYkMHBEw7ybMx&7`nIaMLI5n~s)u5f7_tg^|2p4eFF&|6C45|-}T zY2bbCicJ7u0b>nvzMSvbBTOChoOAKvC$b5)Y}lT;{a-@oZBJ!oQNfsC36M4qtjvVR zX;Qkn$Pw56!sOMyw2f6>a4-#^ zy$1D*lt}-KofQ^atUig?;uYP;un=4nq7RPpS6+7^7eT`a+9Hs&(5Wu`IyLv0kJINP zH{2$kHb`Me^3C!975F7KG!qcJ%Ot-tp1f*bJffu1KR9B1lQ=XYBq15?hlJ33*QN-~ z25i$#OI}x{k+-P3EKo3v2XVk4?t;KE4nj1dk!Zo@w6D?!o#k^~T|3?;an*{_dc}rZ zWWWrKbdBu0k$7Zn5A%~0$lei$vU1P?CE&!L*!t%`ziuxu= z$+Xt=qUvFYn;a&JSK-D!mWnDWtF|5q!R|hT$Hv!*O-Hv$ zFMd5*W#~$3AJN-2|IVd@2bWN6TIfD_0uz(~vS50vn&4k2seimRF5`Q+1IS}!NNHN| zuWuQz50#5kO>f(wTSg+{VKXLrOZR$Gm~DhS1f%%-9{FGG$s*ZrqKZL|g5VaRU11N3WB;tGWJx5jj1rPZ1}$YE7~gsu zE25FmauDeN0tjmI!T8LA_@Jktp-r4gQRI3~pz@ext*^u56U%RNNACtB2^N&i&Zkq_ z`%gV|mr`$f?Rog-De|tRlA$9w&gIG-7Zqk}`K~S#ez0!r0TA4$*?1vW^S1eRHim+x~x!Fuo?ZZGGykdj`C(v!pIX!M7^#v%t*g zcznI+6jSi4g8knZOJ2XD^*-Nu8++1xNL67@Dpa}id>w3=oC<2l|TauHqSGbyr z9Lb=M3fe$ymZM2IcIy2$WhWPLfA8YEy!~$2XHICgk})!EbwTa@re-=DC1|8#7fNFq6gJ2K}GKAX`f_@q32jY5x4yTSxUH;`}j*L?c8b@JA9D(4X1n>r5 zmjA{5zUzqX9?77@2f4TGSC#Gv z>RXD%m8Sx#GLz`?10nyLA3f`rKtm)2mp8 z2WUMD#ZK*6rx@tHUO&Z&$15&*p$9S&RarVs7nI?jWCTx!i z0n`(39&^Y>ScN)8+_K-B#JBi}jEM2qqgbCqWKx*4*ll_rs)9n)b|4=f&23 zGJ5Ub{5j_`P?1;gHXtz{3VvNPjI4v63M z7VR-O|JQRM-E&ZagmZ6Y#+`oTU{Zdpg*T>rA?e2lXyimlx-MsB_vpS!^2jDQhm%@q z{n8XwoaYQc8y7Itb%2)$a=$~0tev`)%-s+AXZ8I@XV4DuPx#4Z3^R?1Q&1e*!{+@j zwy0-{m|^s)xqlSU>jQk{owo@5+inF)-p_24DlAw`pUe~G8ATB<-h>G97|FK_kfkQlN-!Xir7CB=dF)cJj`)++W>CeZ z0KpG5Ul%&-7q_N%mRtvtM37+jS>A#7p`RadxDFCIFsAEA)28 zRc#)^^3Z1>`W_P8_n+_5l5pGfayTk_=7^k}d#ir!c>8mR4k$J+> z7$;sN^3k#e1A<-CaO6F6V7^1u(puc4hVnfPK2u$wSE_XF>^Bp?OAv{2Y8)b{(a(2LFQfe!w)T1x>k{ZpuhTF(Y6rhpZbrH!ElxM! z5seXw{2(-vFEyNn8P2QzldxYgR;$=9Va+n>oR-HQXL;u7|E|m|OuX!t) z=Y4P{a-kdSJHXaCvpi=8=DW$Bomevgq&Ys4T71MX_~k_QpcOJ7j|>5e z8fKax8KCNY#00?1+;-F_`mYl6?wiA0M9-%AWH7g{~~uALu>r1q7;w|*!aJIeE{mR8WtR@KBhs8TcC2jA=CW|Xy-ycIi>d)c7Okmo?_;IS6kWJ z(`FLRj~hxiQw>hGi`}`RB+q+jpRWZ9z114q7dyj#>yMG?n=NfcSz}CGOi5Bt#D4u( zFREX`PCs3=cqxne=H=$udT;=|-YI7ij;hPlH)3oXm z`Zikh-OIS^*V9YKw;%r4iW?YA#ppM%LKP=jnMYQ)JEBqy1t4U@E<8VwMW2U*KvaS5 zNDwVyHjTg6hvcbS>{N7lJu=~^Ut)S#sq~v9%#hIV2H~>o^9=!kEGypac0E4e6TQIW zr~+Bn`Sb4k*0*Zts;f;Vq@fsZn1hLBQyIO8W(13u0211vHK)RMC5neH4xx7?6jMVOl3i-ENH1NU{ z-FW1hXwfmWi;TOg`k_dSL1ckNlukjE5IiKg=2DaEcWG#qTCd+ts`vavz;Wye>fPE6 zy5Y~H#6~R#r29XgZcKEUWF`#TkPjT0Tb$nr`$rM*rO!0=z{AwY-%*%Y>1iy07;xo= zlqRRR7Oc25bnNStf}IG@3`}b^k0oTD!zg(19YJjRnXs}9jracK>Fw6_hgpNk9M$d_ zY;%@p@*94vn6~^S;rS|c_SBN9%41Y5CNDz~xgJ>zs5bOlC^*0Hm`3d+UdEAQlhAJ~ z9rS!JpiEjf-g5TxWc*_}=Uu;kRBG#hg)R{HVt_KfnWZwXW)vK%qN^F`Uk1yRWlJX^%Xv zrk4pFBKoY0c4V8}-7;k5jeHn#no6bE=CpUiQ*YjAXr&^e4Ji=kd5l#`F`6lq$7V{v z3HxGM@4$C!_rCJ0-}}J#b+>i@#M5T@ zDq!my3QKfc?}%tQt*O2KZN233YvPN6nJ}^KNmAv>Z%4u&!~ecZRVXA}Vl6Juc1QC% z^+u0V1RbM%wwc6J;|v%G|8k{t}#XaV3b2aS>;{E0?a{QN?D zjap1}Foj*+4gOfLe03+j+-fGX6EVmh%q%{kCs18^=Y$ttM`Ru~Sih(@mxvo*(|OHJwq(zE2(ex%#gkzo*Y14gL&0 zb&R`Soa5K^wB%jo6cc>zQGL@J1IWOVy&G6nrZ5tClv8t|5cv^+Gb2^+T0kC3kdVb= zzt>d9Y8%qhJjVP{A;^*2E;@stxE=CCM8#hlN3jEzVQ}z~l*fFX-3jF?-%dnrKMp>* z+*ojsjy{>@Jvb5ZmHokSc4fmUNZRBEvkDd^(WV&AoGicLZM&xx+F?MzT8H=FtNK9| zS}XSejv}P(R*P5=IL)L^{d8bx{SC>9DDxXj4@z-n^Hya-p}k%LC>kvh2A}eK-{n8P z{ymeI^r5$}WuJ`hTT7y&m(wGugFoqC45jML$-|3L7JDo`mbG@4AeOa9^F5Xfc~AdJ z6z*HExRMYeE;qZsGE(eCPFCa$fMk$Uzn)5Lqpt$(K3(+J)whl&sJ0{&+hDO7rV zmH=Vx#~{t)BZI;GL9NP4eoCJAPi}V8s2_pM0^Qn!dLjeT+!j52$p%MSaS9-1=VIXE zZZI?CV3-Z~UNNk|?P_bEXiaFvcS$(=j(imNA_Txz*qk*3Zt> zNTsgN3vU6G(NEuWibkSSE-gZ&wr@}`tuvHEIJGFQY)vT7_Sn%Zf>;noCdR{II*9Uy zi1DPT!QZt9edc?XCO_%vF)Vha6tK-jiPV+wdZr2-8Z+moIE4fA9Um2wrmprd`ujDw zA4$!<#8*6C%(UP!wX!r@9XeCS{UX~rhBT6- z&m5@`REID~K)qRRLN40)>Fz=?P=C-jXZA1}lMo#Lic@|(zYtC?Sr$}gjz;wX-)dH; z>kQvsjFQ|FEvL5r4GE`Vi>HJ+qxMkQH`jx)M#C81t{fBmVaUEu2p_>}$^Lp*OiKYZg_C_ycw2+?0OT`)la$oyQwx zn_edD@HInp4-Gny;i{I~SnCp_RpFSS_!Eo_CI3DYHotlBCu`)~d17BV58M;K#oqAY zMpX+Xw9;xj#wpOozs(lT<+Th^5&14m(|Q*%;z`vKh4SNgAVBe}N~g2sLPrFC2|fE< zFpnnM-xp>{8@7DssTYKd@0S%KXilVkqrjiHGyiM<4X=4ToUoPe$O?bRyn$W!y*w+D z6&Dp2t9Ct*jrJO53Vv$UzniUP=-;pr=_NhmXKlFLRkmbSfW7QwHhvWb87Y|_ zx8ovSSXKm9h{zGnW$Hh-iI?ZMHSbjn*3Sh{-$#hX$;rQovTb9bL)q_$Wc zZmKiDhCM5p5vXSn($(MVPz`Tl^8Dq9O!MXzxdIh}Yi;I?zh>o(TXxwNlF}fbbJWC- z#GcWxTx796z)2UUjk&XWZFb3^oh-r)7Kkx{urkexT2D1!HLjPN~zvz2X#hz4#kSWLV*CW#DJu#do;exLU5E*Yb2H*HhXE&}5w)`L0O>xl{F?nRCT2 z*sv_q70&aZdR}eGSdA;#MccWyIlME%-v<$!Uv*^qnA&%(krwShZthK$iyit6H#l;> zK-^@!-w;mtEMfj7rnxx}?MKV=JHn^z-cHiGPN(d-mV0j(9hnwwg#l4%su_AWn&D=e zjR-cx9)55a@TwJcUi!8R@A2vD&T99g^diZcn-!n?8)u3269>8(cQRcMciiUGO^eip z5B)0E8kXbcz#sx*&|^TUl$Lb)lb&Ip>#TdtDfUcwzE~nzmuQ7EmTjAgdgUiGuSuNa zpCb6rE6(O5o(^pW-+RuE)g@nrZK=PFeQcL58r8o>9J$FQ<9+2A1d*DBdQ!b*dT;;4 z$Xo4EWN=S2^E$tAy9hSL=6Vn#bHD2g;0=sNhjJ6d)KUocZ)+A6o6_A*qTK}$*h#RS zyk#XkuOO@^1ht8v-%9N{Y9oewzu$e7L(scb^mXW2_TiW*-y)vNyH`OadIrI^Y>*Zd zp?=ROXFoq0Kk^tpwCFt$B)QKsZPM$&nJ*fs2;Xd)FtPd@FMUTnfVUp;sJHFaw;TuBTKR%BOW_}ClL_Bhz{A0l{Qgc%@tjIWj2ys8T z-56z(;=%E*LE!6!#2)6$>Eq4>1p;7`)Z_NSc1X=l%@0`gB7usIOR#p2{Cap%H#@u+ z`w+GL;VMer0DCjGMC|TGF_;&EgwZvSq=Q8@4}X7rF+n51h%CM@hl5WX$J z1a?I~km{+qh|RA-3+BNxgHjmg>KA!Bo!rA$QbB?cckI}KdkcLRox3JZd`fkXjx#A+ z_&En<1xc&Qmnoz0c*OV_guW?$J#uUHP(jS@beks0sZ#) z21ebzv6U?Wp@^S4Wn-$u_zmK3cE*C1Mlc5xAi|J_lu9>vY@H z+=VfBpk=&5g2V=pY;m2PHSN1`4hDAzs43VInEYm~-~S`AxRI%f?TU84wXtx z=s<1xk#OUIW)~ZG_2?E}ncAz?RlZ%Nu{wqJtc71aL~G>$Y^@Cl^I zh)|w&6EwGxERMm32{6|adN{lmCnO=?!|jUP3Ws1;e!SWGzjeq)Lvs!ZTTq&ie5vo- z`1p%Yqwt8KsRfc+Zbj`#L-1}(Bwi~Ax5qO&ZU@{ejQ+Hp4mt4VPoV_VeCr(6zF z9UR1ae&+2iX+s6E2V}Lxc6ZM+-8S6$a@?&Cn^C~=sPX~d#JLm;5Qw1n%IW*&PBV?q z09O(5{}gEc5xG_jOowcjF=x4y(&YamY5r}Y`?S#80Bh&J&-}>XgL{roRVEZo{x*i~ ziq&;TCj2%^Ju@%&4lTnyhe)5-5PDrQb*+9kAHW!EOaiu61g8cl_=CS1bA@HjhP}H5 zEBJUSKy2WF;ua_T{{-d-8TdvHidCA`BXq&j4cFtL z^yXVy20#nD1@%y@Y5U4sF1MvXa8K;F7B|Z;gH>tspveGY5S|}@U_A#|Imi?6GS1f%=ROP|BEkV#WqVG3b_;n2 z;H#;^adfh%ovD>w5Gs4>tI$7iJW3x%2mWus`fl%IFZf2qhN?JgWZYM_WBdsAyZ9Ln zRkEUt($@b`?c4fgl`7mn2lzu)}t zF)QPs=rMRr?Dp9+=yMv@`)?NKswHtVMS+34S>A@W)D9NFirDEhF)P8UhG0LzO-*O0 zw~iYtAHX;-bhAs~r#R<26~a<=Te-BB1z_}yavF7s_X>@Au~8kI-fv?*ch&2-MEDeRpn$| zQs#J6{sP}E#c@zKLH{=n*1NNgxp^;34)cyq+y$_nMaXHdPefdQB&ZYuaBF&F+#jI) z5iI(HZ*=0~V#^Xg^oqt{LGBS3`Mzzz-b6=qrl1#6B|u? z)MRjg9LIM9!?@uFajP;=#Ssg@2~wUs91pUhTWF1+X;!z;#!7zZ!HA3(S&VVh0-H-7)D5Ez?jhb5*13LRK%!y+ z0JbakM=Tfr@d$}P-7SM{#QqrU2pOeg#laPR_u*ECoxGxwD+5qp7mJFAC4KD`kx<@y z!H-TwF(`nXfja!2zxynS|Kfw?Nv{=+iYwx~iR_4 zsDFPJT72Tn&;L~mWIpqIHR?q6{H5=03xogjIQ00LT=Sm?Yu??dTo^X%GTU3y3 z5U%wt^lQ~lI;@oqpCR=JSG?o&&sGC)JkTBL$iPQn)gVhj=u1Ww=)nAbnfA|CTF1W} zHDFT%X57(fTIQ+HQ=ZLM-4b?z)=H^8gSHr jqXrx`;HZHtT?79Qd=?ufS>7*000000NkvXXu0mjfyH5ns literal 0 HcmV?d00001 diff --git a/libs/Drivers/CMSIS/Device/ST/STM32G0xx/_htmresc/st_logo_2020.png b/libs/Drivers/CMSIS/Device/ST/STM32G0xx/_htmresc/st_logo_2020.png new file mode 100644 index 0000000000000000000000000000000000000000..d6cebb5ac70e0594cbe37a6b60036a80ef3bed37 GIT binary patch literal 7520 zcmcI|WmKC@*KTl!K!Z~t6qn*&DDF_CK%q#B6QmH_DHL}I6b%;K-J$eBN|2xh0+bea zmtyV5bG|?CpZBcu=iF<}z4q*xz1LhL*PcBwx;m;Pgmi=e0DweYO-UaBz)*UWZ}4#+ zCC-V!SC16}H#HLv0Dy?%--0o{5_}H;Jf%=ql7H=+dziOk_)KzUSaiQ9L<^g!49k}} z?4y$V zrsn3Ul^TY`00G_J_8;F7Sr5c3Y)f-yOYl{fS0avfKJg7R%r!y-ohcBkr6XBZBkE)( z_t+tVV2}G1_CN!)yWes*wa-AGwk31N_T1`)4COlfz+o(9S90e?6jHV4)!>`j+oRqp z)gb?rtSdw<#&c?q!OKB+Ncn!kr5JR2EYan8HAPXBw*Oh-F(6GmaC!`$p7fl!_Cdu> z5@PUMR_K5&jgevDepWqepZVdMHR$q>ga=7k0ltW$HHVn>HRa!#(+BW_jN$5rx^MtR zzWT7tNWQeFzEp+86jOYI=I)*GZYEiXlf-Mw%tJ^ptL%2)%#PmUjxC4wx@%KxQ)8kO?|7E1 zd@5gd9_$*6nx?fj*iF_EJT*PYLFP}d8*Fw>cu3@&nm%V_C}V7HMmg|Nl#1J1^#)uz zZag|X>{6j-myvL}3(H8o3resNBq_jcuJuyT!QuXnNN&zG^tG? z>y*dy1#XfwyCE#UiLT(~LYAVwp)epErJLsHBA|l0xo)kxLAPob+7tFlr{7x8(#v|O zknK}QC6|~=cTJ0;x9MWMKua;LdTKIHX>35a@7{5y0MQ|zqsP64mM~`gJ&&R{pSUBA zf3Y>k>d|xdzBFztjtO~{y%@LUdwSgzEj=69hH3-NNWx7<|49%2%lvTEeE3_|$~iDd zlktnxf|NB>Bui)yY;%TXgWA;rhODxR!-4GzxKd473I)3;j zS4-Vun<^vqZ4)HbwVzq%5%)S!>Q(Y&PkF ze1ab_oy?_$PZT-mKJ3K^;6MrB*Wc$lkYJ_460AFYEq{AjlDxm;5GRwOsm>doJy3Z;a$FSu-q`X)Hw&o~?_`Dnpx4dOj6#)bGOdZbj4hD`l|&#v~K+WrGO zpLCVQg=*h=4H1sK)D*Pxtb#p`c+g-eK65k!CEZjLIrfm}5<4@KVqZ#8(S$vs{?Xv) zN(}CKeeLR%I)W!p(l-`utKmBbJk-On{)ciqUN5%?TS8uwKU(8}Mxhsb&qHL~DDcB@qi} z4z%efV#K69a#lShPt5}*7ME@^xunFR{k;|qp z`_Hgdj_Qle?%Ydlr3f^SdRkUncIj7qTiu85tA$v`#419Nlof8tjqUjO z!Rwyq$Krfh`(@MiE+)yie&jU^crprYV&?zN!2b33S2qtW+zB$nahDhVZiQ12bmcwYBcT8KS>v`jsuI@X zy^k^7>TM5Ndp@}pSl6vmkk*u`@C`z(gq||K2>y=Y#w1i`Nk2zAP7{_^ACq;bQmT<4 z;b~K3=?mhZX#~jQnZjdU={NFp^HRr~;^PXQ*UIHzkq}Xsn!56*ZCOOEt|^ zawUwGqs;zCEGKTz&(a(@h#0sCE+@`3Y<&}9!(;Pw&`C+d#D?`##&!@*ERaH0fksrh zfk2svh3!d~h{SC6BNKN2j6(lzC>S^_*eh{@gR zP$rV4$nqV1y|zYpd;nQr-`Vlp(5sQXx9AibC?xc7pUV)v2cWfHu3{KLbfP;;;`I&)mWqLcXt6s+5fps9R?K>hGR$5;=( zo#;zzQ5!w+(99p1_gh^?F#$tpMd+4%G|K`XG_#@A>30WD2L9!0a>wRASg`M?^z#)| zifb$d^KUD&3qLsr-@}r_7p${gdmRqhy819bj?yI-v({I?0o3_8d>CZmCzqH4{{QtD z|6dvgm<^~668G`6wLw4C4y-o9E9ZG3RiH^&;rrKSBT@bMR+!TlYo*9P;?Z>xORMV3ndQp9EyNn!!~j&x&$gDVke|t#!{QoegHm+sT7cSjwSu z)jZlx1pHrrx0&YCZWJ4xC&U%r_IwfJOxnYqYMcZn&_hgnKuls z>(Y$qjIhcweo^A_VVq_#UR&urF%UbI^><5L5zbV9owMQviM*_{@i|dke!!v8a_yG! zl%#ay{(6U_N3-)yeif3tx6>aQSf1r zO~OuNW<8a~bi6Xby0@tKw0@f1R!@+3S2nf#F&j~l0mrNCtjoZdPYob?g!Vx4F-uA2 z4uS>8eR?dA9i>C|cm-m5lO0m@$f(DB6Z<9Pe07xR`l4$ks3eZ@v5}1?^YNQy-tB(` zgUNZrGVf#b~`}jew;MQG1O~VDk_i*<)p9DfFfd;vLy4QZT zMYh|DxJg3-!{szUN*uo&`&DUkzq4qG2`Lj;Ar46DYUymcviS{Unhzmx z=LwZ-Lr{t1z?9Oip%!z{j+Z%_@u?C78I`V4fC`icG1c|2;`EoLK$ z)9|wrAV&V1Vgts~tQCw0X?X{74W"NJQ zW3BP!5c~4zzHJScwQK9L_%m%L`*q{1aW_3rObki~B~=Dwp`;@w`>xZ6;L_6oR^ecEcmup`yb}lgsmv zQByrxc)Qqm(Hwmq%fLjqcrJ5QR?z_*vb~Iy~RXUY8u-D8AqTzetwNNA8~N z$j&1>#IrkSslUqXW|l}q_TlTVKAjRI@~7(GLf4M>GM!3u_)y6ORe6BQUmrQ16%OdZKo(?AYXK$u@=)TPUi1EZaLBu zuEB(5GX2vcoHS%zMUW!DZ)&xRo@mhouk|hMgHIG>cO-Ah(0AMNlq@?cPpy==-!#qR zBov7l3G?P*KM(vU;Apo-(-Bw;sdQJkh~r)W$KRQKd!#(A8M34^MhD10Ra={AqSvjy z3>PkgA}f^@Rg1$dX=jaEB_V%_vn(W<111_s!g>CYrcwJTJ63Eeg6{_C`aMQIgKctR zHMjkr+y6gK!v6=6;CGl#?PqmiX`A@dmmvZ}-X$*q8}G(xq|voo`=$YZuQAa8f9ApK z1VQiEUQC=OO{|Nc8ZrXH208X|XCzIRO?+Nb55Jt@va9hqBpv)uY6ma-csvSlJoJOC zK;w~s?#r)K@gm*;((JsWHU-KvFTF)q>AzwPq)I+}OrSpxh!-CM1VEMfw1fpfVL7p{ z)I$rNp5kPYDsvXL>8nV{#0fa*lm`Z;0Z=c^1qveY2uk&7nhMRl`0EsvUuvwdF&o)PCVN3wmFBPegWzooF6y~b} zY>X2;LO~&rbvx59?(4^aR+s1C6hI4r&x9Q9jL9);KZEw_x%TWZXaMzK6|2XG9$IU% zkEq}t^YOaa4s`%7F31X-#SfMgNp+4R=g2G|O^W)6^2fEsmkTTaVhKCip+3qWuN8?y zaSD_k6%-@Ifhm`z02=ZWA-pi5`A=7ztHWpP2K5rCW{>!wIUOYrH``#bz>qVSH76=8 zyJ!sNBxt;dMTn}yzUTCq1!w;N7pzb?WJrQ50W+`meL{k8i0VhFsPUz(07k`l` zg1Ifl1fc-^p^MQCpK~Jk&L!*mWfNA!&MSu`sPmti>K-;I5Dk00nB3vOl4!JwjEx^X zWQsIp2Ea_>`9f@%zGl4i3FAO9=e$2^b_>_I*dqiLJ=@TejStM?^yX$9dW`#ha)PEF zPr0zUJX!j-juYK*olG_9axQniXhF|E}oSTG_S)FZ3sN4T@q zy{l;!{UGc};YVaT97tx3s7P$WsW2^*I+Hy;vqndG!9S?tZtDIRif1=bBsqtW-n7$O zWy}Z%jKSkgLX#1p>|#4l-!$c+kA`++Ixv(Rm`;Ilb3q3tD|QjaPQ8)BJ=8R*15?nL zJR{yuqOG&!JrSZ${#NY#b!k)yDajQ$A}fUQhe7ueN6h2Pj3wY5eo|7$PaJD zM69(ee1qlSyLn)Ln6)o53Lj)elqG}gb^c}qd(q&$8B5N%nSvEjUIoEXO^obv=A7QGZzNzjO*H=*b2!86Wnqdy~8ePkq@1D1)Q^O)JG;fUCV z`rgD}dJ{7BUyBbgoTL91w^q-CfBpDr?0R38`L%p9&Q#%r*@=9p-Ioqy+WscLq?jq5 zfyYNkxr7w)-(!c85mt!FjNJ4UE6P8p8sc#Kb4L1N3!yaCo9@t3n8s}K)1!w8x77xU zo-NY3SR*Pgt#~7F;y^J&Y%z^+C9wu;hN|TC7dqSHOB&kE)Q)6Ad(l&+tA@$@w0bhJ z6xc6EJ6nm{=|V7Vo&qcXc4i)D?X0Uk$p7~iI#ci?#fxvM z78`u%m5S@^_F;_foidufzP z&ueh-zU1yM&8~0lmOfkio-gBex`)?hCJcI8Jv*R0c|WUqSq z?RU?Rmm=3t_2C%%UW9c*D%T{T{EjryCKnsz9-*Bs0}M*xS&-odhCK5eS_Eqi&c6J4o|f&;uUT=p7Fedw#EUl4%Jv{w zq-cCF^otBvw~~$yj6O>>;VqU)3Ml&Atm$B(Ht8=+&x2VS5aWD&t*+04{@k^Gn~yHY zWYC%@ld;g_qz=k*;Iv&xs5M85cEZCU&n2Baf>R6*bN>V|!)eF&l#C93eAMLD=ZF7= zOISFfB5P;F!ngWD3jfMJE_53F&dFc{h2TwSbT*(h6!c}_5_UFeB_*DiyCrtQ7Byr@ z-aCWVt?J}YP7-lfelbrCgZ5mdv(^W&Yf^OvpI}#NbS1Lc`r4&t#3kM!utm&#a;?GR z-1FusfX7&?a9h`%8wf-ub7UXp44xm4w04)S$}}_hPqn-#IabO^bo6$K07>?%G5Xs( zA$*lz_K>lAJ_o<;fsP-*-%~O(716KRqVq+X@=5J~Z~bba(yWL`;EN`@Mr2it&Lkgb z&I|R5!`ZSk%)xFX*FYDaAh=5qWSY@rx1Du9J$$=lh#!~NcFJM&aOv)eqg_@`i^zJCR9a%_{k_i%msw5q z*3!~#Xx3r|VaAwiG}~9M#c`=$Uk6~xe)47ymW+;0DD_lV67L#ouJBa7mF{)X^?eIvPdOMu4ksr`jUP$~{x@?ev2 zdX#ite2RMim01PEg`;qfwg^;v8nx9F!CtNCvz)V{PVgCs*;_@_Rk*oLx@f7hJ7^^1 zu66b)mb!ZMXLZ%8dj-+JCMoWS-Wji-Q-~U7Pt~UiXMej8JcNjk<6?Wk9eLBIhu&Vo^0;AH> z;Q5^a!NZhP(vDfBv&?jdnQavv#8N0E{ZEgs>|1)qYo^t5 zIV$g~`C2%g$*(z4)8hJlK2mF-MJW#3%Cs6`uAvsgRtTo8n!Et)1pZx@_9I18 zw7ER9v~DyrC*R$do9aEw5r@B)YzHOLB^-c9Eu9D!sFmI8^VljVKE89{zY_8PTSF+J b^}%0^qYmp2WD(pA|JtZ4>nPPKybJpu3@X?! literal 0 HcmV?d00001 diff --git a/libs/Drivers/CMSIS/Include/cmsis_armcc.h b/libs/Drivers/CMSIS/Include/cmsis_armcc.h new file mode 100644 index 0000000..59f173a --- /dev/null +++ b/libs/Drivers/CMSIS/Include/cmsis_armcc.h @@ -0,0 +1,894 @@ +/**************************************************************************//** + * @file cmsis_armcc.h + * @brief CMSIS compiler ARMCC (Arm Compiler 5) header file + * @version V5.1.0 + * @date 08. May 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef __CMSIS_ARMCC_H +#define __CMSIS_ARMCC_H + + +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 400677) + #error "Please use Arm Compiler Toolchain V4.0.677 or later!" +#endif + +/* CMSIS compiler control architecture macros */ +#if ((defined (__TARGET_ARCH_6_M ) && (__TARGET_ARCH_6_M == 1)) || \ + (defined (__TARGET_ARCH_6S_M ) && (__TARGET_ARCH_6S_M == 1)) ) + #define __ARM_ARCH_6M__ 1 +#endif + +#if (defined (__TARGET_ARCH_7_M ) && (__TARGET_ARCH_7_M == 1)) + #define __ARM_ARCH_7M__ 1 +#endif + +#if (defined (__TARGET_ARCH_7E_M) && (__TARGET_ARCH_7E_M == 1)) + #define __ARM_ARCH_7EM__ 1 +#endif + + /* __ARM_ARCH_8M_BASE__ not applicable */ + /* __ARM_ARCH_8M_MAIN__ not applicable */ + +/* CMSIS compiler control DSP macros */ +#if ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) + #define __ARM_FEATURE_DSP 1 +#endif + +/* CMSIS compiler specific defines */ +#ifndef __ASM + #define __ASM __asm +#endif +#ifndef __INLINE + #define __INLINE __inline +#endif +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static __inline +#endif +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE static __forceinline +#endif +#ifndef __NO_RETURN + #define __NO_RETURN __declspec(noreturn) +#endif +#ifndef __USED + #define __USED __attribute__((used)) +#endif +#ifndef __WEAK + #define __WEAK __attribute__((weak)) +#endif +#ifndef __PACKED + #define __PACKED __attribute__((packed)) +#endif +#ifndef __PACKED_STRUCT + #define __PACKED_STRUCT __packed struct +#endif +#ifndef __PACKED_UNION + #define __PACKED_UNION __packed union +#endif +#ifndef __UNALIGNED_UINT32 /* deprecated */ + #define __UNALIGNED_UINT32(x) (*((__packed uint32_t *)(x))) +#endif +#ifndef __UNALIGNED_UINT16_WRITE + #define __UNALIGNED_UINT16_WRITE(addr, val) ((*((__packed uint16_t *)(addr))) = (val)) +#endif +#ifndef __UNALIGNED_UINT16_READ + #define __UNALIGNED_UINT16_READ(addr) (*((const __packed uint16_t *)(addr))) +#endif +#ifndef __UNALIGNED_UINT32_WRITE + #define __UNALIGNED_UINT32_WRITE(addr, val) ((*((__packed uint32_t *)(addr))) = (val)) +#endif +#ifndef __UNALIGNED_UINT32_READ + #define __UNALIGNED_UINT32_READ(addr) (*((const __packed uint32_t *)(addr))) +#endif +#ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) +#endif +#ifndef __RESTRICT + #define __RESTRICT __restrict +#endif +#ifndef __COMPILER_BARRIER + #define __COMPILER_BARRIER() __memory_changed() +#endif + +/* ######################### Startup and Lowlevel Init ######################## */ + +#ifndef __PROGRAM_START +#define __PROGRAM_START __main +#endif + +#ifndef __INITIAL_SP +#define __INITIAL_SP Image$$ARM_LIB_STACK$$ZI$$Limit +#endif + +#ifndef __STACK_LIMIT +#define __STACK_LIMIT Image$$ARM_LIB_STACK$$ZI$$Base +#endif + +#ifndef __VECTOR_TABLE +#define __VECTOR_TABLE __Vectors +#endif + +#ifndef __VECTOR_TABLE_ATTRIBUTE +#define __VECTOR_TABLE_ATTRIBUTE __attribute((used, section("RESET"))) +#endif + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __enable_irq(); */ + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __disable_irq(); */ + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__STATIC_INLINE uint32_t __get_CONTROL(void) +{ + register uint32_t __regControl __ASM("control"); + return(__regControl); +} + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__STATIC_INLINE void __set_CONTROL(uint32_t control) +{ + register uint32_t __regControl __ASM("control"); + __regControl = control; +} + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__STATIC_INLINE uint32_t __get_IPSR(void) +{ + register uint32_t __regIPSR __ASM("ipsr"); + return(__regIPSR); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__STATIC_INLINE uint32_t __get_APSR(void) +{ + register uint32_t __regAPSR __ASM("apsr"); + return(__regAPSR); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__STATIC_INLINE uint32_t __get_xPSR(void) +{ + register uint32_t __regXPSR __ASM("xpsr"); + return(__regXPSR); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__STATIC_INLINE uint32_t __get_PSP(void) +{ + register uint32_t __regProcessStackPointer __ASM("psp"); + return(__regProcessStackPointer); +} + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack) +{ + register uint32_t __regProcessStackPointer __ASM("psp"); + __regProcessStackPointer = topOfProcStack; +} + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__STATIC_INLINE uint32_t __get_MSP(void) +{ + register uint32_t __regMainStackPointer __ASM("msp"); + return(__regMainStackPointer); +} + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack) +{ + register uint32_t __regMainStackPointer __ASM("msp"); + __regMainStackPointer = topOfMainStack; +} + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__STATIC_INLINE uint32_t __get_PRIMASK(void) +{ + register uint32_t __regPriMask __ASM("primask"); + return(__regPriMask); +} + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__STATIC_INLINE void __set_PRIMASK(uint32_t priMask) +{ + register uint32_t __regPriMask __ASM("primask"); + __regPriMask = (priMask); +} + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) + +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __enable_fault_irq __enable_fiq + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __disable_fault_irq __disable_fiq + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__STATIC_INLINE uint32_t __get_BASEPRI(void) +{ + register uint32_t __regBasePri __ASM("basepri"); + return(__regBasePri); +} + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__STATIC_INLINE void __set_BASEPRI(uint32_t basePri) +{ + register uint32_t __regBasePri __ASM("basepri"); + __regBasePri = (basePri & 0xFFU); +} + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri) +{ + register uint32_t __regBasePriMax __ASM("basepri_max"); + __regBasePriMax = (basePri & 0xFFU); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__STATIC_INLINE uint32_t __get_FAULTMASK(void) +{ + register uint32_t __regFaultMask __ASM("faultmask"); + return(__regFaultMask); +} + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask) +{ + register uint32_t __regFaultMask __ASM("faultmask"); + __regFaultMask = (faultMask & (uint32_t)1U); +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ + + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +__STATIC_INLINE uint32_t __get_FPSCR(void) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) + register uint32_t __regfpscr __ASM("fpscr"); + return(__regfpscr); +#else + return(0U); +#endif +} + + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +__STATIC_INLINE void __set_FPSCR(uint32_t fpscr) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) + register uint32_t __regfpscr __ASM("fpscr"); + __regfpscr = (fpscr); +#else + (void)fpscr; +#endif +} + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP __nop + + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI __wfi + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE __wfe + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV __sev + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +#define __ISB() do {\ + __schedule_barrier();\ + __isb(0xF);\ + __schedule_barrier();\ + } while (0U) + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +#define __DSB() do {\ + __schedule_barrier();\ + __dsb(0xF);\ + __schedule_barrier();\ + } while (0U) + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +#define __DMB() do {\ + __schedule_barrier();\ + __dmb(0xF);\ + __schedule_barrier();\ + } while (0U) + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV __rev + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. + \param [in] value Value to reverse + \return Reversed value + */ +#ifndef __NO_EMBEDDED_ASM +__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value) +{ + rev16 r0, r0 + bx lr +} +#endif + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. + \param [in] value Value to reverse + \return Reversed value + */ +#ifndef __NO_EMBEDDED_ASM +__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int16_t __REVSH(int16_t value) +{ + revsh r0, r0 + bx lr +} +#endif + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] op1 Value to rotate + \param [in] op2 Number of Bits to rotate + \return Rotated value + */ +#define __ROR __ror + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __breakpoint(value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) + #define __RBIT __rbit +#else +__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value) +{ + uint32_t result; + uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */ + + result = value; /* r will be reversed bits of v; first get LSB of v */ + for (value >>= 1U; value != 0U; value >>= 1U) + { + result <<= 1U; + result |= value & 1U; + s--; + } + result <<= s; /* shift when v's highest bits are zero */ + return result; +} +#endif + + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +#define __CLZ __clz + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) + +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __LDREXB(ptr) ((uint8_t ) __ldrex(ptr)) +#else + #define __LDREXB(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr)) _Pragma("pop") +#endif + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __LDREXH(ptr) ((uint16_t) __ldrex(ptr)) +#else + #define __LDREXH(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr)) _Pragma("pop") +#endif + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __LDREXW(ptr) ((uint32_t ) __ldrex(ptr)) +#else + #define __LDREXW(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr)) _Pragma("pop") +#endif + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __STREXB(value, ptr) __strex(value, ptr) +#else + #define __STREXB(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") +#endif + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __STREXH(value, ptr) __strex(value, ptr) +#else + #define __STREXH(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") +#endif + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __STREXW(value, ptr) __strex(value, ptr) +#else + #define __STREXW(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") +#endif + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +#define __CLREX __clrex + + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT __ssat + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT __usat + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +#ifndef __NO_EMBEDDED_ASM +__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value) +{ + rrx r0, r0 + bx lr +} +#endif + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDRBT(ptr) ((uint8_t ) __ldrt(ptr)) + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDRHT(ptr) ((uint16_t) __ldrt(ptr)) + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDRT(ptr) ((uint32_t ) __ldrt(ptr)) + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +#define __STRBT(value, ptr) __strt(value, ptr) + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +#define __STRHT(value, ptr) __strt(value, ptr) + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +#define __STRT(value, ptr) __strt(value, ptr) + +#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +__attribute__((always_inline)) __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat) +{ + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; +} + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat) +{ + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) + +#define __SADD8 __sadd8 +#define __QADD8 __qadd8 +#define __SHADD8 __shadd8 +#define __UADD8 __uadd8 +#define __UQADD8 __uqadd8 +#define __UHADD8 __uhadd8 +#define __SSUB8 __ssub8 +#define __QSUB8 __qsub8 +#define __SHSUB8 __shsub8 +#define __USUB8 __usub8 +#define __UQSUB8 __uqsub8 +#define __UHSUB8 __uhsub8 +#define __SADD16 __sadd16 +#define __QADD16 __qadd16 +#define __SHADD16 __shadd16 +#define __UADD16 __uadd16 +#define __UQADD16 __uqadd16 +#define __UHADD16 __uhadd16 +#define __SSUB16 __ssub16 +#define __QSUB16 __qsub16 +#define __SHSUB16 __shsub16 +#define __USUB16 __usub16 +#define __UQSUB16 __uqsub16 +#define __UHSUB16 __uhsub16 +#define __SASX __sasx +#define __QASX __qasx +#define __SHASX __shasx +#define __UASX __uasx +#define __UQASX __uqasx +#define __UHASX __uhasx +#define __SSAX __ssax +#define __QSAX __qsax +#define __SHSAX __shsax +#define __USAX __usax +#define __UQSAX __uqsax +#define __UHSAX __uhsax +#define __USAD8 __usad8 +#define __USADA8 __usada8 +#define __SSAT16 __ssat16 +#define __USAT16 __usat16 +#define __UXTB16 __uxtb16 +#define __UXTAB16 __uxtab16 +#define __SXTB16 __sxtb16 +#define __SXTAB16 __sxtab16 +#define __SMUAD __smuad +#define __SMUADX __smuadx +#define __SMLAD __smlad +#define __SMLADX __smladx +#define __SMLALD __smlald +#define __SMLALDX __smlaldx +#define __SMUSD __smusd +#define __SMUSDX __smusdx +#define __SMLSD __smlsd +#define __SMLSDX __smlsdx +#define __SMLSLD __smlsld +#define __SMLSLDX __smlsldx +#define __SEL __sel +#define __QADD __qadd +#define __QSUB __qsub + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +#define __SMMLA(ARG1,ARG2,ARG3) ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \ + ((int64_t)(ARG3) << 32U) ) >> 32U)) + +#endif /* ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#endif /* __CMSIS_ARMCC_H */ diff --git a/libs/Drivers/CMSIS/Include/cmsis_armclang.h b/libs/Drivers/CMSIS/Include/cmsis_armclang.h new file mode 100644 index 0000000..e917f35 --- /dev/null +++ b/libs/Drivers/CMSIS/Include/cmsis_armclang.h @@ -0,0 +1,1444 @@ +/**************************************************************************//** + * @file cmsis_armclang.h + * @brief CMSIS compiler armclang (Arm Compiler 6) header file + * @version V5.2.0 + * @date 08. May 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +/*lint -esym(9058, IRQn)*/ /* disable MISRA 2012 Rule 2.4 for IRQn */ + +#ifndef __CMSIS_ARMCLANG_H +#define __CMSIS_ARMCLANG_H + +#pragma clang system_header /* treat file as system include file */ + +#ifndef __ARM_COMPAT_H +#include /* Compatibility header for Arm Compiler 5 intrinsics */ +#endif + +/* CMSIS compiler specific defines */ +#ifndef __ASM + #define __ASM __asm +#endif +#ifndef __INLINE + #define __INLINE __inline +#endif +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static __inline +#endif +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __attribute__((always_inline)) static __inline +#endif +#ifndef __NO_RETURN + #define __NO_RETURN __attribute__((__noreturn__)) +#endif +#ifndef __USED + #define __USED __attribute__((used)) +#endif +#ifndef __WEAK + #define __WEAK __attribute__((weak)) +#endif +#ifndef __PACKED + #define __PACKED __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed, aligned(1))) +#endif +#ifndef __UNALIGNED_UINT32 /* deprecated */ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32 */ + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) +#endif +#ifndef __UNALIGNED_UINT16_WRITE + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT16_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_WRITE */ + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT16_READ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT16_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_READ */ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) +#endif +#ifndef __UNALIGNED_UINT32_WRITE + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_WRITE */ + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT32_READ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_READ */ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) +#endif +#ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) +#endif +#ifndef __RESTRICT + #define __RESTRICT __restrict +#endif +#ifndef __COMPILER_BARRIER + #define __COMPILER_BARRIER() __ASM volatile("":::"memory") +#endif + +/* ######################### Startup and Lowlevel Init ######################## */ + +#ifndef __PROGRAM_START +#define __PROGRAM_START __main +#endif + +#ifndef __INITIAL_SP +#define __INITIAL_SP Image$$ARM_LIB_STACK$$ZI$$Limit +#endif + +#ifndef __STACK_LIMIT +#define __STACK_LIMIT Image$$ARM_LIB_STACK$$ZI$$Base +#endif + +#ifndef __VECTOR_TABLE +#define __VECTOR_TABLE __Vectors +#endif + +#ifndef __VECTOR_TABLE_ATTRIBUTE +#define __VECTOR_TABLE_ATTRIBUTE __attribute((used, section("RESET"))) +#endif + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __enable_irq(); see arm_compat.h */ + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __disable_irq(); see arm_compat.h */ + + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__STATIC_FORCEINLINE uint32_t __get_CONTROL(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Control Register (non-secure) + \details Returns the content of the non-secure Control Register when in secure mode. + \return non-secure Control Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control) +{ + __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Control Register (non-secure) + \details Writes the given value to the non-secure Control Register when in secure state. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control) +{ + __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory"); +} +#endif + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_IPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_APSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, apsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_xPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer (non-secure) + \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state. + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state. + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : ); +} +#endif + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer (non-secure) + \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state. + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state. + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : ); +} +#endif + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Stack Pointer (non-secure) + \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state. + \return SP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, sp_ns" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state. + \param [in] topOfStack Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack) +{ + __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : ); +} +#endif + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Priority Mask (non-secure) + \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask) +{ + __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Priority Mask (non-secure) + \details Assigns the given value to the non-secure Priority Mask Register when in secure state. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask) +{ + __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory"); +} +#endif + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __enable_fault_irq __enable_fiq /* see arm_compat.h */ + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __disable_fault_irq __disable_fiq /* see arm_compat.h */ + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Base Priority (non-secure) + \details Returns the current value of the non-secure Base Priority register when in secure state. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri) +{ + __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Base Priority (non-secure) + \details Assigns the given value to the non-secure Base Priority register when in secure state. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory"); +} +#endif + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory"); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Fault Mask (non-secure) + \details Returns the current value of the non-secure Fault Mask register when in secure state. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Fault Mask (non-secure) + \details Assigns the given value to the non-secure Fault Mask register when in secure state. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory"); +} +#endif + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + +/** + \brief Get Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Process Stack Pointer Limit (PSPLIM). + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim" : "=r" (result) ); + return result; +#endif +} + +#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM). + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit)); +#endif +} +#endif + + +/** + \brief Get Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the Main Stack Pointer Limit (MSPLIM). + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim" : "=r" (result) ); + return result; +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state. + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM). + \param [in] MainStackPtrLimit Main Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state. + \param [in] MainStackPtrLimit Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit)); +#endif +} +#endif + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#define __get_FPSCR (uint32_t)__builtin_arm_get_fpscr +#else +#define __get_FPSCR() ((uint32_t)0U) +#endif + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#define __set_FPSCR __builtin_arm_set_fpscr +#else +#define __set_FPSCR(x) ((void)(x)) +#endif + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/* Define macros for porting to both thumb1 and thumb2. + * For thumb1, use low register (r0-r7), specified by constraint "l" + * Otherwise, use general registers, specified by constraint "r" */ +#if defined (__thumb__) && !defined (__thumb2__) +#define __CMSIS_GCC_OUT_REG(r) "=l" (r) +#define __CMSIS_GCC_RW_REG(r) "+l" (r) +#define __CMSIS_GCC_USE_REG(r) "l" (r) +#else +#define __CMSIS_GCC_OUT_REG(r) "=r" (r) +#define __CMSIS_GCC_RW_REG(r) "+r" (r) +#define __CMSIS_GCC_USE_REG(r) "r" (r) +#endif + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP __builtin_arm_nop + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI __builtin_arm_wfi + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE __builtin_arm_wfe + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV __builtin_arm_sev + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +#define __ISB() __builtin_arm_isb(0xF) + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +#define __DSB() __builtin_arm_dsb(0xF) + + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +#define __DMB() __builtin_arm_dmb(0xF) + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV(value) __builtin_bswap32(value) + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV16(value) __ROR(__REV(value), 16) + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REVSH(value) (int16_t)__builtin_bswap16(value) + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] op1 Value to rotate + \param [in] op2 Number of Bits to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2) +{ + op2 %= 32U; + if (op2 == 0U) + { + return op1; + } + return (op1 >> op2) | (op1 << (32U - op2)); +} + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __ASM volatile ("bkpt "#value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +#define __RBIT __builtin_arm_rbit + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value) +{ + /* Even though __builtin_clz produces a CLZ instruction on ARM, formally + __builtin_clz(0) is undefined behaviour, so handle this case specially. + This guarantees ARM-compatible results if happening to compile on a non-ARM + target, and ensures the compiler doesn't decide to activate any + optimisations using the logic "value was passed to __builtin_clz, so it + is non-zero". + ARM Compiler 6.10 and possibly earlier will optimise this test away, leaving a + single CLZ instruction. + */ + if (value == 0U) + { + return 32U; + } + return __builtin_clz(value); +} + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDREXB (uint8_t)__builtin_arm_ldrex + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDREXH (uint16_t)__builtin_arm_ldrex + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDREXW (uint32_t)__builtin_arm_ldrex + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXB (uint32_t)__builtin_arm_strex + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXH (uint32_t)__builtin_arm_strex + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXW (uint32_t)__builtin_arm_strex + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +#define __CLREX __builtin_arm_clrex + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT __builtin_arm_ssat + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT __builtin_arm_usat + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) ); +} + +#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat) +{ + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; +} + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat) +{ + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief Load-Acquire (8 bit) + \details Executes a LDAB instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire (16 bit) + \details Executes a LDAH instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire (32 bit) + \details Executes a LDA instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release (8 bit) + \details Executes a STLB instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (16 bit) + \details Executes a STLH instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (32 bit) + \details Executes a STL instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Load-Acquire Exclusive (8 bit) + \details Executes a LDAB exclusive instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDAEXB (uint8_t)__builtin_arm_ldaex + + +/** + \brief Load-Acquire Exclusive (16 bit) + \details Executes a LDAH exclusive instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDAEXH (uint16_t)__builtin_arm_ldaex + + +/** + \brief Load-Acquire Exclusive (32 bit) + \details Executes a LDA exclusive instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDAEX (uint32_t)__builtin_arm_ldaex + + +/** + \brief Store-Release Exclusive (8 bit) + \details Executes a STLB exclusive instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEXB (uint32_t)__builtin_arm_stlex + + +/** + \brief Store-Release Exclusive (16 bit) + \details Executes a STLH exclusive instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEXH (uint32_t)__builtin_arm_stlex + + +/** + \brief Store-Release Exclusive (32 bit) + \details Executes a STL exclusive instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEX (uint32_t)__builtin_arm_stlex + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1)) + +#define __SADD8 __builtin_arm_sadd8 +#define __QADD8 __builtin_arm_qadd8 +#define __SHADD8 __builtin_arm_shadd8 +#define __UADD8 __builtin_arm_uadd8 +#define __UQADD8 __builtin_arm_uqadd8 +#define __UHADD8 __builtin_arm_uhadd8 +#define __SSUB8 __builtin_arm_ssub8 +#define __QSUB8 __builtin_arm_qsub8 +#define __SHSUB8 __builtin_arm_shsub8 +#define __USUB8 __builtin_arm_usub8 +#define __UQSUB8 __builtin_arm_uqsub8 +#define __UHSUB8 __builtin_arm_uhsub8 +#define __SADD16 __builtin_arm_sadd16 +#define __QADD16 __builtin_arm_qadd16 +#define __SHADD16 __builtin_arm_shadd16 +#define __UADD16 __builtin_arm_uadd16 +#define __UQADD16 __builtin_arm_uqadd16 +#define __UHADD16 __builtin_arm_uhadd16 +#define __SSUB16 __builtin_arm_ssub16 +#define __QSUB16 __builtin_arm_qsub16 +#define __SHSUB16 __builtin_arm_shsub16 +#define __USUB16 __builtin_arm_usub16 +#define __UQSUB16 __builtin_arm_uqsub16 +#define __UHSUB16 __builtin_arm_uhsub16 +#define __SASX __builtin_arm_sasx +#define __QASX __builtin_arm_qasx +#define __SHASX __builtin_arm_shasx +#define __UASX __builtin_arm_uasx +#define __UQASX __builtin_arm_uqasx +#define __UHASX __builtin_arm_uhasx +#define __SSAX __builtin_arm_ssax +#define __QSAX __builtin_arm_qsax +#define __SHSAX __builtin_arm_shsax +#define __USAX __builtin_arm_usax +#define __UQSAX __builtin_arm_uqsax +#define __UHSAX __builtin_arm_uhsax +#define __USAD8 __builtin_arm_usad8 +#define __USADA8 __builtin_arm_usada8 +#define __SSAT16 __builtin_arm_ssat16 +#define __USAT16 __builtin_arm_usat16 +#define __UXTB16 __builtin_arm_uxtb16 +#define __UXTAB16 __builtin_arm_uxtab16 +#define __SXTB16 __builtin_arm_sxtb16 +#define __SXTAB16 __builtin_arm_sxtab16 +#define __SMUAD __builtin_arm_smuad +#define __SMUADX __builtin_arm_smuadx +#define __SMLAD __builtin_arm_smlad +#define __SMLADX __builtin_arm_smladx +#define __SMLALD __builtin_arm_smlald +#define __SMLALDX __builtin_arm_smlaldx +#define __SMUSD __builtin_arm_smusd +#define __SMUSDX __builtin_arm_smusdx +#define __SMLSD __builtin_arm_smlsd +#define __SMLSDX __builtin_arm_smlsdx +#define __SMLSLD __builtin_arm_smlsld +#define __SMLSLDX __builtin_arm_smlsldx +#define __SEL __builtin_arm_sel +#define __QADD __builtin_arm_qadd +#define __QSUB __builtin_arm_qsub + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) +{ + int32_t result; + + __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#endif /* (__ARM_FEATURE_DSP == 1) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#endif /* __CMSIS_ARMCLANG_H */ diff --git a/libs/Drivers/CMSIS/Include/cmsis_armclang_ltm.h b/libs/Drivers/CMSIS/Include/cmsis_armclang_ltm.h new file mode 100644 index 0000000..feec324 --- /dev/null +++ b/libs/Drivers/CMSIS/Include/cmsis_armclang_ltm.h @@ -0,0 +1,1891 @@ +/**************************************************************************//** + * @file cmsis_armclang_ltm.h + * @brief CMSIS compiler armclang (Arm Compiler 6) header file + * @version V1.2.0 + * @date 08. May 2019 + ******************************************************************************/ +/* + * Copyright (c) 2018-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +/*lint -esym(9058, IRQn)*/ /* disable MISRA 2012 Rule 2.4 for IRQn */ + +#ifndef __CMSIS_ARMCLANG_H +#define __CMSIS_ARMCLANG_H + +#pragma clang system_header /* treat file as system include file */ + +#ifndef __ARM_COMPAT_H +#include /* Compatibility header for Arm Compiler 5 intrinsics */ +#endif + +/* CMSIS compiler specific defines */ +#ifndef __ASM + #define __ASM __asm +#endif +#ifndef __INLINE + #define __INLINE __inline +#endif +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static __inline +#endif +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __attribute__((always_inline)) static __inline +#endif +#ifndef __NO_RETURN + #define __NO_RETURN __attribute__((__noreturn__)) +#endif +#ifndef __USED + #define __USED __attribute__((used)) +#endif +#ifndef __WEAK + #define __WEAK __attribute__((weak)) +#endif +#ifndef __PACKED + #define __PACKED __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed, aligned(1))) +#endif +#ifndef __UNALIGNED_UINT32 /* deprecated */ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32 */ + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) +#endif +#ifndef __UNALIGNED_UINT16_WRITE + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT16_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_WRITE */ + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT16_READ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT16_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_READ */ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) +#endif +#ifndef __UNALIGNED_UINT32_WRITE + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_WRITE */ + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT32_READ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_READ */ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) +#endif +#ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) +#endif +#ifndef __RESTRICT + #define __RESTRICT __restrict +#endif +#ifndef __COMPILER_BARRIER + #define __COMPILER_BARRIER() __ASM volatile("":::"memory") +#endif + +/* ######################### Startup and Lowlevel Init ######################## */ + +#ifndef __PROGRAM_START +#define __PROGRAM_START __main +#endif + +#ifndef __INITIAL_SP +#define __INITIAL_SP Image$$ARM_LIB_STACK$$ZI$$Limit +#endif + +#ifndef __STACK_LIMIT +#define __STACK_LIMIT Image$$ARM_LIB_STACK$$ZI$$Base +#endif + +#ifndef __VECTOR_TABLE +#define __VECTOR_TABLE __Vectors +#endif + +#ifndef __VECTOR_TABLE_ATTRIBUTE +#define __VECTOR_TABLE_ATTRIBUTE __attribute((used, section("RESET"))) +#endif + + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __enable_irq(); see arm_compat.h */ + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __disable_irq(); see arm_compat.h */ + + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__STATIC_FORCEINLINE uint32_t __get_CONTROL(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Control Register (non-secure) + \details Returns the content of the non-secure Control Register when in secure mode. + \return non-secure Control Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control) +{ + __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Control Register (non-secure) + \details Writes the given value to the non-secure Control Register when in secure state. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control) +{ + __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory"); +} +#endif + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_IPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_APSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, apsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_xPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer (non-secure) + \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state. + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state. + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : ); +} +#endif + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer (non-secure) + \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state. + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state. + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : ); +} +#endif + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Stack Pointer (non-secure) + \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state. + \return SP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, sp_ns" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state. + \param [in] topOfStack Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack) +{ + __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : ); +} +#endif + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Priority Mask (non-secure) + \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask) +{ + __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Priority Mask (non-secure) + \details Assigns the given value to the non-secure Priority Mask Register when in secure state. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask) +{ + __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory"); +} +#endif + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __enable_fault_irq __enable_fiq /* see arm_compat.h */ + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __disable_fault_irq __disable_fiq /* see arm_compat.h */ + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Base Priority (non-secure) + \details Returns the current value of the non-secure Base Priority register when in secure state. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri) +{ + __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Base Priority (non-secure) + \details Assigns the given value to the non-secure Base Priority register when in secure state. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory"); +} +#endif + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory"); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Fault Mask (non-secure) + \details Returns the current value of the non-secure Fault Mask register when in secure state. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Fault Mask (non-secure) + \details Assigns the given value to the non-secure Fault Mask register when in secure state. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory"); +} +#endif + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + +/** + \brief Get Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Process Stack Pointer Limit (PSPLIM). + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim" : "=r" (result) ); + return result; +#endif +} + +#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM). + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit)); +#endif +} +#endif + + +/** + \brief Get Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the Main Stack Pointer Limit (MSPLIM). + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim" : "=r" (result) ); + return result; +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state. + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM). + \param [in] MainStackPtrLimit Main Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state. + \param [in] MainStackPtrLimit Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit)); +#endif +} +#endif + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#define __get_FPSCR (uint32_t)__builtin_arm_get_fpscr +#else +#define __get_FPSCR() ((uint32_t)0U) +#endif + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#define __set_FPSCR __builtin_arm_set_fpscr +#else +#define __set_FPSCR(x) ((void)(x)) +#endif + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/* Define macros for porting to both thumb1 and thumb2. + * For thumb1, use low register (r0-r7), specified by constraint "l" + * Otherwise, use general registers, specified by constraint "r" */ +#if defined (__thumb__) && !defined (__thumb2__) +#define __CMSIS_GCC_OUT_REG(r) "=l" (r) +#define __CMSIS_GCC_USE_REG(r) "l" (r) +#else +#define __CMSIS_GCC_OUT_REG(r) "=r" (r) +#define __CMSIS_GCC_USE_REG(r) "r" (r) +#endif + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP __builtin_arm_nop + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI __builtin_arm_wfi + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE __builtin_arm_wfe + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV __builtin_arm_sev + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +#define __ISB() __builtin_arm_isb(0xF) + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +#define __DSB() __builtin_arm_dsb(0xF) + + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +#define __DMB() __builtin_arm_dmb(0xF) + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV(value) __builtin_bswap32(value) + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV16(value) __ROR(__REV(value), 16) + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REVSH(value) (int16_t)__builtin_bswap16(value) + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] op1 Value to rotate + \param [in] op2 Number of Bits to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2) +{ + op2 %= 32U; + if (op2 == 0U) + { + return op1; + } + return (op1 >> op2) | (op1 << (32U - op2)); +} + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __ASM volatile ("bkpt "#value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +#define __RBIT __builtin_arm_rbit + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value) +{ + /* Even though __builtin_clz produces a CLZ instruction on ARM, formally + __builtin_clz(0) is undefined behaviour, so handle this case specially. + This guarantees ARM-compatible results if happening to compile on a non-ARM + target, and ensures the compiler doesn't decide to activate any + optimisations using the logic "value was passed to __builtin_clz, so it + is non-zero". + ARM Compiler 6.10 and possibly earlier will optimise this test away, leaving a + single CLZ instruction. + */ + if (value == 0U) + { + return 32U; + } + return __builtin_clz(value); +} + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDREXB (uint8_t)__builtin_arm_ldrex + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDREXH (uint16_t)__builtin_arm_ldrex + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDREXW (uint32_t)__builtin_arm_ldrex + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXB (uint32_t)__builtin_arm_strex + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXH (uint32_t)__builtin_arm_strex + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXW (uint32_t)__builtin_arm_strex + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +#define __CLREX __builtin_arm_clrex + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT __builtin_arm_ssat + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT __builtin_arm_usat + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) ); +} + +#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat) +{ + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; +} + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat) +{ + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief Load-Acquire (8 bit) + \details Executes a LDAB instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire (16 bit) + \details Executes a LDAH instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire (32 bit) + \details Executes a LDA instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release (8 bit) + \details Executes a STLB instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (16 bit) + \details Executes a STLH instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (32 bit) + \details Executes a STL instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Load-Acquire Exclusive (8 bit) + \details Executes a LDAB exclusive instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDAEXB (uint8_t)__builtin_arm_ldaex + + +/** + \brief Load-Acquire Exclusive (16 bit) + \details Executes a LDAH exclusive instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDAEXH (uint16_t)__builtin_arm_ldaex + + +/** + \brief Load-Acquire Exclusive (32 bit) + \details Executes a LDA exclusive instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDAEX (uint32_t)__builtin_arm_ldaex + + +/** + \brief Store-Release Exclusive (8 bit) + \details Executes a STLB exclusive instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEXB (uint32_t)__builtin_arm_stlex + + +/** + \brief Store-Release Exclusive (16 bit) + \details Executes a STLH exclusive instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEXH (uint32_t)__builtin_arm_stlex + + +/** + \brief Store-Release Exclusive (32 bit) + \details Executes a STL exclusive instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEX (uint32_t)__builtin_arm_stlex + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1)) + +__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#define __SSAT16(ARG1,ARG2) \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +#define __USAT16(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUAD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SMUSD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SEL (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QADD( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QSUB( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) +{ + int32_t result; + + __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#endif /* (__ARM_FEATURE_DSP == 1) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#endif /* __CMSIS_ARMCLANG_H */ diff --git a/libs/Drivers/CMSIS/Include/cmsis_compiler.h b/libs/Drivers/CMSIS/Include/cmsis_compiler.h new file mode 100644 index 0000000..adbf296 --- /dev/null +++ b/libs/Drivers/CMSIS/Include/cmsis_compiler.h @@ -0,0 +1,283 @@ +/**************************************************************************//** + * @file cmsis_compiler.h + * @brief CMSIS compiler generic header file + * @version V5.1.0 + * @date 09. October 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef __CMSIS_COMPILER_H +#define __CMSIS_COMPILER_H + +#include + +/* + * Arm Compiler 4/5 + */ +#if defined ( __CC_ARM ) + #include "cmsis_armcc.h" + + +/* + * Arm Compiler 6.6 LTM (armclang) + */ +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) && (__ARMCC_VERSION < 6100100) + #include "cmsis_armclang_ltm.h" + + /* + * Arm Compiler above 6.10.1 (armclang) + */ +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6100100) + #include "cmsis_armclang.h" + + +/* + * GNU Compiler + */ +#elif defined ( __GNUC__ ) + #include "cmsis_gcc.h" + + +/* + * IAR Compiler + */ +#elif defined ( __ICCARM__ ) + #include + + +/* + * TI Arm Compiler + */ +#elif defined ( __TI_ARM__ ) + #include + + #ifndef __ASM + #define __ASM __asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + #define __NO_RETURN __attribute__((noreturn)) + #endif + #ifndef __USED + #define __USED __attribute__((used)) + #endif + #ifndef __WEAK + #define __WEAK __attribute__((weak)) + #endif + #ifndef __PACKED + #define __PACKED __attribute__((packed)) + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed)) + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed)) + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void*)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) + #endif + #ifndef __RESTRICT + #define __RESTRICT __restrict + #endif + #ifndef __COMPILER_BARRIER + #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored. + #define __COMPILER_BARRIER() (void)0 + #endif + + +/* + * TASKING Compiler + */ +#elif defined ( __TASKING__ ) + /* + * The CMSIS functions have been implemented as intrinsics in the compiler. + * Please use "carm -?i" to get an up to date list of all intrinsics, + * Including the CMSIS ones. + */ + + #ifndef __ASM + #define __ASM __asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + #define __NO_RETURN __attribute__((noreturn)) + #endif + #ifndef __USED + #define __USED __attribute__((used)) + #endif + #ifndef __WEAK + #define __WEAK __attribute__((weak)) + #endif + #ifndef __PACKED + #define __PACKED __packed__ + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __packed__ + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION union __packed__ + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + struct __packed__ T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #define __ALIGNED(x) __align(x) + #endif + #ifndef __RESTRICT + #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. + #define __RESTRICT + #endif + #ifndef __COMPILER_BARRIER + #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored. + #define __COMPILER_BARRIER() (void)0 + #endif + + +/* + * COSMIC Compiler + */ +#elif defined ( __CSMC__ ) + #include + + #ifndef __ASM + #define __ASM _asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + // NO RETURN is automatically detected hence no warning here + #define __NO_RETURN + #endif + #ifndef __USED + #warning No compiler specific solution for __USED. __USED is ignored. + #define __USED + #endif + #ifndef __WEAK + #define __WEAK __weak + #endif + #ifndef __PACKED + #define __PACKED @packed + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT @packed struct + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION @packed union + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + @packed struct T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #warning No compiler specific solution for __ALIGNED. __ALIGNED is ignored. + #define __ALIGNED(x) + #endif + #ifndef __RESTRICT + #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. + #define __RESTRICT + #endif + #ifndef __COMPILER_BARRIER + #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored. + #define __COMPILER_BARRIER() (void)0 + #endif + + +#else + #error Unknown compiler. +#endif + + +#endif /* __CMSIS_COMPILER_H */ + diff --git a/libs/Drivers/CMSIS/Include/cmsis_gcc.h b/libs/Drivers/CMSIS/Include/cmsis_gcc.h new file mode 100644 index 0000000..3ddcc58 --- /dev/null +++ b/libs/Drivers/CMSIS/Include/cmsis_gcc.h @@ -0,0 +1,2168 @@ +/**************************************************************************//** + * @file cmsis_gcc.h + * @brief CMSIS compiler GCC header file + * @version V5.2.0 + * @date 08. May 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef __CMSIS_GCC_H +#define __CMSIS_GCC_H + +/* ignore some GCC warnings */ +#pragma GCC diagnostic push +#pragma GCC diagnostic ignored "-Wsign-conversion" +#pragma GCC diagnostic ignored "-Wconversion" +#pragma GCC diagnostic ignored "-Wunused-parameter" + +/* Fallback for __has_builtin */ +#ifndef __has_builtin + #define __has_builtin(x) (0) +#endif + +/* CMSIS compiler specific defines */ +#ifndef __ASM + #define __ASM __asm +#endif +#ifndef __INLINE + #define __INLINE inline +#endif +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline +#endif +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline +#endif +#ifndef __NO_RETURN + #define __NO_RETURN __attribute__((__noreturn__)) +#endif +#ifndef __USED + #define __USED __attribute__((used)) +#endif +#ifndef __WEAK + #define __WEAK __attribute__((weak)) +#endif +#ifndef __PACKED + #define __PACKED __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed, aligned(1))) +#endif +#ifndef __UNALIGNED_UINT32 /* deprecated */ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) +#endif +#ifndef __UNALIGNED_UINT16_WRITE + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT16_READ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) +#endif +#ifndef __UNALIGNED_UINT32_WRITE + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT32_READ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) +#endif +#ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) +#endif +#ifndef __RESTRICT + #define __RESTRICT __restrict +#endif +#ifndef __COMPILER_BARRIER + #define __COMPILER_BARRIER() __ASM volatile("":::"memory") +#endif + +/* ######################### Startup and Lowlevel Init ######################## */ + +#ifndef __PROGRAM_START + +/** + \brief Initializes data and bss sections + \details This default implementations initialized all data and additional bss + sections relying on .copy.table and .zero.table specified properly + in the used linker script. + + */ +__STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void) +{ + extern void _start(void) __NO_RETURN; + + typedef struct { + uint32_t const* src; + uint32_t* dest; + uint32_t wlen; + } __copy_table_t; + + typedef struct { + uint32_t* dest; + uint32_t wlen; + } __zero_table_t; + + extern const __copy_table_t __copy_table_start__; + extern const __copy_table_t __copy_table_end__; + extern const __zero_table_t __zero_table_start__; + extern const __zero_table_t __zero_table_end__; + + for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable) { + for(uint32_t i=0u; iwlen; ++i) { + pTable->dest[i] = pTable->src[i]; + } + } + + for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable) { + for(uint32_t i=0u; iwlen; ++i) { + pTable->dest[i] = 0u; + } + } + + _start(); +} + +#define __PROGRAM_START __cmsis_start +#endif + +#ifndef __INITIAL_SP +#define __INITIAL_SP __StackTop +#endif + +#ifndef __STACK_LIMIT +#define __STACK_LIMIT __StackLimit +#endif + +#ifndef __VECTOR_TABLE +#define __VECTOR_TABLE __Vectors +#endif + +#ifndef __VECTOR_TABLE_ATTRIBUTE +#define __VECTOR_TABLE_ATTRIBUTE __attribute((used, section(".vectors"))) +#endif + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __enable_irq(void) +{ + __ASM volatile ("cpsie i" : : : "memory"); +} + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __disable_irq(void) +{ + __ASM volatile ("cpsid i" : : : "memory"); +} + + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__STATIC_FORCEINLINE uint32_t __get_CONTROL(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Control Register (non-secure) + \details Returns the content of the non-secure Control Register when in secure mode. + \return non-secure Control Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control) +{ + __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Control Register (non-secure) + \details Writes the given value to the non-secure Control Register when in secure state. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control) +{ + __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory"); +} +#endif + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_IPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_APSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, apsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_xPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer (non-secure) + \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state. + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state. + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : ); +} +#endif + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer (non-secure) + \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state. + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state. + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : ); +} +#endif + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Stack Pointer (non-secure) + \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state. + \return SP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, sp_ns" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state. + \param [in] topOfStack Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack) +{ + __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : ); +} +#endif + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory"); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Priority Mask (non-secure) + \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory"); + return(result); +} +#endif + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask) +{ + __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Priority Mask (non-secure) + \details Assigns the given value to the non-secure Priority Mask Register when in secure state. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask) +{ + __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory"); +} +#endif + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __enable_fault_irq(void) +{ + __ASM volatile ("cpsie f" : : : "memory"); +} + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __disable_fault_irq(void) +{ + __ASM volatile ("cpsid f" : : : "memory"); +} + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Base Priority (non-secure) + \details Returns the current value of the non-secure Base Priority register when in secure state. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri) +{ + __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Base Priority (non-secure) + \details Assigns the given value to the non-secure Base Priority register when in secure state. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory"); +} +#endif + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory"); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Fault Mask (non-secure) + \details Returns the current value of the non-secure Fault Mask register when in secure state. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Fault Mask (non-secure) + \details Assigns the given value to the non-secure Fault Mask register when in secure state. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory"); +} +#endif + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + +/** + \brief Get Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Process Stack Pointer Limit (PSPLIM). + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim" : "=r" (result) ); + return result; +#endif +} + +#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM). + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit)); +#endif +} +#endif + + +/** + \brief Get Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Main Stack Pointer Limit (MSPLIM). + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim" : "=r" (result) ); + return result; +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state. + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM). + \param [in] MainStackPtrLimit Main Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state. + \param [in] MainStackPtrLimit Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit)); +#endif +} +#endif + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +__STATIC_FORCEINLINE uint32_t __get_FPSCR(void) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#if __has_builtin(__builtin_arm_get_fpscr) +// Re-enable using built-in when GCC has been fixed +// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2) + /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */ + return __builtin_arm_get_fpscr(); +#else + uint32_t result; + + __ASM volatile ("VMRS %0, fpscr" : "=r" (result) ); + return(result); +#endif +#else + return(0U); +#endif +} + + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +__STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#if __has_builtin(__builtin_arm_set_fpscr) +// Re-enable using built-in when GCC has been fixed +// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2) + /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */ + __builtin_arm_set_fpscr(fpscr); +#else + __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory"); +#endif +#else + (void)fpscr; +#endif +} + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/* Define macros for porting to both thumb1 and thumb2. + * For thumb1, use low register (r0-r7), specified by constraint "l" + * Otherwise, use general registers, specified by constraint "r" */ +#if defined (__thumb__) && !defined (__thumb2__) +#define __CMSIS_GCC_OUT_REG(r) "=l" (r) +#define __CMSIS_GCC_RW_REG(r) "+l" (r) +#define __CMSIS_GCC_USE_REG(r) "l" (r) +#else +#define __CMSIS_GCC_OUT_REG(r) "=r" (r) +#define __CMSIS_GCC_RW_REG(r) "+r" (r) +#define __CMSIS_GCC_USE_REG(r) "r" (r) +#endif + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP() __ASM volatile ("nop") + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI() __ASM volatile ("wfi") + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE() __ASM volatile ("wfe") + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV() __ASM volatile ("sev") + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +__STATIC_FORCEINLINE void __ISB(void) +{ + __ASM volatile ("isb 0xF":::"memory"); +} + + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +__STATIC_FORCEINLINE void __DSB(void) +{ + __ASM volatile ("dsb 0xF":::"memory"); +} + + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +__STATIC_FORCEINLINE void __DMB(void) +{ + __ASM volatile ("dmb 0xF":::"memory"); +} + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __REV(uint32_t value) +{ +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5) + return __builtin_bswap32(value); +#else + uint32_t result; + + __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +#endif +} + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __REV16(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +} + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE int16_t __REVSH(int16_t value) +{ +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + return (int16_t)__builtin_bswap16(value); +#else + int16_t result; + + __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +#endif +} + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] op1 Value to rotate + \param [in] op2 Number of Bits to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2) +{ + op2 %= 32U; + if (op2 == 0U) + { + return op1; + } + return (op1 >> op2) | (op1 << (32U - op2)); +} + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __ASM volatile ("bkpt "#value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value) +{ + uint32_t result; + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) + __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) ); +#else + uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */ + + result = value; /* r will be reversed bits of v; first get LSB of v */ + for (value >>= 1U; value != 0U; value >>= 1U) + { + result <<= 1U; + result |= value & 1U; + s--; + } + result <<= s; /* shift when v's highest bits are zero */ +#endif + return result; +} + + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value) +{ + /* Even though __builtin_clz produces a CLZ instruction on ARM, formally + __builtin_clz(0) is undefined behaviour, so handle this case specially. + This guarantees ARM-compatible results if happening to compile on a non-ARM + target, and ensures the compiler doesn't decide to activate any + optimisations using the logic "value was passed to __builtin_clz, so it + is non-zero". + ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a + single CLZ instruction. + */ + if (value == 0U) + { + return 32U; + } + return __builtin_clz(value); +} + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); + return(result); +} + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr) +{ + uint32_t result; + + __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr) +{ + uint32_t result; + + __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); + return(result); +} + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +__STATIC_FORCEINLINE void __CLREX(void) +{ + __ASM volatile ("clrex" ::: "memory"); +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] ARG1 Value to be saturated + \param [in] ARG2 Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT(ARG1,ARG2) \ +__extension__ \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] ARG1 Value to be saturated + \param [in] ARG2 Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT(ARG1,ARG2) \ + __extension__ \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" ); +#endif + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" ); +#endif + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) ); +} + +#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat) +{ + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; +} + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat) +{ + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief Load-Acquire (8 bit) + \details Executes a LDAB instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire (16 bit) + \details Executes a LDAH instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire (32 bit) + \details Executes a LDA instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release (8 bit) + \details Executes a STLB instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (16 bit) + \details Executes a STLH instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (32 bit) + \details Executes a STL instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Load-Acquire Exclusive (8 bit) + \details Executes a LDAB exclusive instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire Exclusive (16 bit) + \details Executes a LDAH exclusive instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire Exclusive (32 bit) + \details Executes a LDA exclusive instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release Exclusive (8 bit) + \details Executes a STLB exclusive instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief Store-Release Exclusive (16 bit) + \details Executes a STLH exclusive instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief Store-Release Exclusive (32 bit) + \details Executes a STL exclusive instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); + return(result); +} + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1)) + +__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#define __SSAT16(ARG1,ARG2) \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +#define __USAT16(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUAD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SMUSD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SEL (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QADD( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QSUB( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +#if 0 +#define __PKHBT(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) + +#define __PKHTB(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + if (ARG3 == 0) \ + __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); \ + else \ + __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) +#endif + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) +{ + int32_t result; + + __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#endif /* (__ARM_FEATURE_DSP == 1) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#pragma GCC diagnostic pop + +#endif /* __CMSIS_GCC_H */ diff --git a/libs/Drivers/CMSIS/Include/cmsis_iccarm.h b/libs/Drivers/CMSIS/Include/cmsis_iccarm.h new file mode 100644 index 0000000..12d68fd --- /dev/null +++ b/libs/Drivers/CMSIS/Include/cmsis_iccarm.h @@ -0,0 +1,964 @@ +/**************************************************************************//** + * @file cmsis_iccarm.h + * @brief CMSIS compiler ICCARM (IAR Compiler for Arm) header file + * @version V5.1.0 + * @date 08. May 2019 + ******************************************************************************/ + +//------------------------------------------------------------------------------ +// +// Copyright (c) 2017-2019 IAR Systems +// Copyright (c) 2017-2019 Arm Limited. All rights reserved. +// +// Licensed under the Apache License, Version 2.0 (the "License") +// you may not use this file except in compliance with the License. +// You may obtain a copy of the License at +// http://www.apache.org/licenses/LICENSE-2.0 +// +// Unless required by applicable law or agreed to in writing, software +// distributed under the License is distributed on an "AS IS" BASIS, +// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. +// See the License for the specific language governing permissions and +// limitations under the License. +// +//------------------------------------------------------------------------------ + + +#ifndef __CMSIS_ICCARM_H__ +#define __CMSIS_ICCARM_H__ + +#ifndef __ICCARM__ + #error This file should only be compiled by ICCARM +#endif + +#pragma system_include + +#define __IAR_FT _Pragma("inline=forced") __intrinsic + +#if (__VER__ >= 8000000) + #define __ICCARM_V8 1 +#else + #define __ICCARM_V8 0 +#endif + +#ifndef __ALIGNED + #if __ICCARM_V8 + #define __ALIGNED(x) __attribute__((aligned(x))) + #elif (__VER__ >= 7080000) + /* Needs IAR language extensions */ + #define __ALIGNED(x) __attribute__((aligned(x))) + #else + #warning No compiler specific solution for __ALIGNED.__ALIGNED is ignored. + #define __ALIGNED(x) + #endif +#endif + + +/* Define compiler macros for CPU architecture, used in CMSIS 5. + */ +#if __ARM_ARCH_6M__ || __ARM_ARCH_7M__ || __ARM_ARCH_7EM__ || __ARM_ARCH_8M_BASE__ || __ARM_ARCH_8M_MAIN__ +/* Macros already defined */ +#else + #if defined(__ARM8M_MAINLINE__) || defined(__ARM8EM_MAINLINE__) + #define __ARM_ARCH_8M_MAIN__ 1 + #elif defined(__ARM8M_BASELINE__) + #define __ARM_ARCH_8M_BASE__ 1 + #elif defined(__ARM_ARCH_PROFILE) && __ARM_ARCH_PROFILE == 'M' + #if __ARM_ARCH == 6 + #define __ARM_ARCH_6M__ 1 + #elif __ARM_ARCH == 7 + #if __ARM_FEATURE_DSP + #define __ARM_ARCH_7EM__ 1 + #else + #define __ARM_ARCH_7M__ 1 + #endif + #endif /* __ARM_ARCH */ + #endif /* __ARM_ARCH_PROFILE == 'M' */ +#endif + +/* Alternativ core deduction for older ICCARM's */ +#if !defined(__ARM_ARCH_6M__) && !defined(__ARM_ARCH_7M__) && !defined(__ARM_ARCH_7EM__) && \ + !defined(__ARM_ARCH_8M_BASE__) && !defined(__ARM_ARCH_8M_MAIN__) + #if defined(__ARM6M__) && (__CORE__ == __ARM6M__) + #define __ARM_ARCH_6M__ 1 + #elif defined(__ARM7M__) && (__CORE__ == __ARM7M__) + #define __ARM_ARCH_7M__ 1 + #elif defined(__ARM7EM__) && (__CORE__ == __ARM7EM__) + #define __ARM_ARCH_7EM__ 1 + #elif defined(__ARM8M_BASELINE__) && (__CORE == __ARM8M_BASELINE__) + #define __ARM_ARCH_8M_BASE__ 1 + #elif defined(__ARM8M_MAINLINE__) && (__CORE == __ARM8M_MAINLINE__) + #define __ARM_ARCH_8M_MAIN__ 1 + #elif defined(__ARM8EM_MAINLINE__) && (__CORE == __ARM8EM_MAINLINE__) + #define __ARM_ARCH_8M_MAIN__ 1 + #else + #error "Unknown target." + #endif +#endif + + + +#if defined(__ARM_ARCH_6M__) && __ARM_ARCH_6M__==1 + #define __IAR_M0_FAMILY 1 +#elif defined(__ARM_ARCH_8M_BASE__) && __ARM_ARCH_8M_BASE__==1 + #define __IAR_M0_FAMILY 1 +#else + #define __IAR_M0_FAMILY 0 +#endif + + +#ifndef __ASM + #define __ASM __asm +#endif + +#ifndef __COMPILER_BARRIER + #define __COMPILER_BARRIER() __ASM volatile("":::"memory") +#endif + +#ifndef __INLINE + #define __INLINE inline +#endif + +#ifndef __NO_RETURN + #if __ICCARM_V8 + #define __NO_RETURN __attribute__((__noreturn__)) + #else + #define __NO_RETURN _Pragma("object_attribute=__noreturn") + #endif +#endif + +#ifndef __PACKED + #if __ICCARM_V8 + #define __PACKED __attribute__((packed, aligned(1))) + #else + /* Needs IAR language extensions */ + #define __PACKED __packed + #endif +#endif + +#ifndef __PACKED_STRUCT + #if __ICCARM_V8 + #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) + #else + /* Needs IAR language extensions */ + #define __PACKED_STRUCT __packed struct + #endif +#endif + +#ifndef __PACKED_UNION + #if __ICCARM_V8 + #define __PACKED_UNION union __attribute__((packed, aligned(1))) + #else + /* Needs IAR language extensions */ + #define __PACKED_UNION __packed union + #endif +#endif + +#ifndef __RESTRICT + #if __ICCARM_V8 + #define __RESTRICT __restrict + #else + /* Needs IAR language extensions */ + #define __RESTRICT restrict + #endif +#endif + +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline +#endif + +#ifndef __FORCEINLINE + #define __FORCEINLINE _Pragma("inline=forced") +#endif + +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __FORCEINLINE __STATIC_INLINE +#endif + +#ifndef __UNALIGNED_UINT16_READ +#pragma language=save +#pragma language=extended +__IAR_FT uint16_t __iar_uint16_read(void const *ptr) +{ + return *(__packed uint16_t*)(ptr); +} +#pragma language=restore +#define __UNALIGNED_UINT16_READ(PTR) __iar_uint16_read(PTR) +#endif + + +#ifndef __UNALIGNED_UINT16_WRITE +#pragma language=save +#pragma language=extended +__IAR_FT void __iar_uint16_write(void const *ptr, uint16_t val) +{ + *(__packed uint16_t*)(ptr) = val;; +} +#pragma language=restore +#define __UNALIGNED_UINT16_WRITE(PTR,VAL) __iar_uint16_write(PTR,VAL) +#endif + +#ifndef __UNALIGNED_UINT32_READ +#pragma language=save +#pragma language=extended +__IAR_FT uint32_t __iar_uint32_read(void const *ptr) +{ + return *(__packed uint32_t*)(ptr); +} +#pragma language=restore +#define __UNALIGNED_UINT32_READ(PTR) __iar_uint32_read(PTR) +#endif + +#ifndef __UNALIGNED_UINT32_WRITE +#pragma language=save +#pragma language=extended +__IAR_FT void __iar_uint32_write(void const *ptr, uint32_t val) +{ + *(__packed uint32_t*)(ptr) = val;; +} +#pragma language=restore +#define __UNALIGNED_UINT32_WRITE(PTR,VAL) __iar_uint32_write(PTR,VAL) +#endif + +#ifndef __UNALIGNED_UINT32 /* deprecated */ +#pragma language=save +#pragma language=extended +__packed struct __iar_u32 { uint32_t v; }; +#pragma language=restore +#define __UNALIGNED_UINT32(PTR) (((struct __iar_u32 *)(PTR))->v) +#endif + +#ifndef __USED + #if __ICCARM_V8 + #define __USED __attribute__((used)) + #else + #define __USED _Pragma("__root") + #endif +#endif + +#ifndef __WEAK + #if __ICCARM_V8 + #define __WEAK __attribute__((weak)) + #else + #define __WEAK _Pragma("__weak") + #endif +#endif + +#ifndef __PROGRAM_START +#define __PROGRAM_START __iar_program_start +#endif + +#ifndef __INITIAL_SP +#define __INITIAL_SP CSTACK$$Limit +#endif + +#ifndef __STACK_LIMIT +#define __STACK_LIMIT CSTACK$$Base +#endif + +#ifndef __VECTOR_TABLE +#define __VECTOR_TABLE __vector_table +#endif + +#ifndef __VECTOR_TABLE_ATTRIBUTE +#define __VECTOR_TABLE_ATTRIBUTE @".intvec" +#endif + +#ifndef __ICCARM_INTRINSICS_VERSION__ + #define __ICCARM_INTRINSICS_VERSION__ 0 +#endif + +#if __ICCARM_INTRINSICS_VERSION__ == 2 + + #if defined(__CLZ) + #undef __CLZ + #endif + #if defined(__REVSH) + #undef __REVSH + #endif + #if defined(__RBIT) + #undef __RBIT + #endif + #if defined(__SSAT) + #undef __SSAT + #endif + #if defined(__USAT) + #undef __USAT + #endif + + #include "iccarm_builtin.h" + + #define __disable_fault_irq __iar_builtin_disable_fiq + #define __disable_irq __iar_builtin_disable_interrupt + #define __enable_fault_irq __iar_builtin_enable_fiq + #define __enable_irq __iar_builtin_enable_interrupt + #define __arm_rsr __iar_builtin_rsr + #define __arm_wsr __iar_builtin_wsr + + + #define __get_APSR() (__arm_rsr("APSR")) + #define __get_BASEPRI() (__arm_rsr("BASEPRI")) + #define __get_CONTROL() (__arm_rsr("CONTROL")) + #define __get_FAULTMASK() (__arm_rsr("FAULTMASK")) + + #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) + #define __get_FPSCR() (__arm_rsr("FPSCR")) + #define __set_FPSCR(VALUE) (__arm_wsr("FPSCR", (VALUE))) + #else + #define __get_FPSCR() ( 0 ) + #define __set_FPSCR(VALUE) ((void)VALUE) + #endif + + #define __get_IPSR() (__arm_rsr("IPSR")) + #define __get_MSP() (__arm_rsr("MSP")) + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + #define __get_MSPLIM() (0U) + #else + #define __get_MSPLIM() (__arm_rsr("MSPLIM")) + #endif + #define __get_PRIMASK() (__arm_rsr("PRIMASK")) + #define __get_PSP() (__arm_rsr("PSP")) + + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + #define __get_PSPLIM() (0U) + #else + #define __get_PSPLIM() (__arm_rsr("PSPLIM")) + #endif + + #define __get_xPSR() (__arm_rsr("xPSR")) + + #define __set_BASEPRI(VALUE) (__arm_wsr("BASEPRI", (VALUE))) + #define __set_BASEPRI_MAX(VALUE) (__arm_wsr("BASEPRI_MAX", (VALUE))) + #define __set_CONTROL(VALUE) (__arm_wsr("CONTROL", (VALUE))) + #define __set_FAULTMASK(VALUE) (__arm_wsr("FAULTMASK", (VALUE))) + #define __set_MSP(VALUE) (__arm_wsr("MSP", (VALUE))) + + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + #define __set_MSPLIM(VALUE) ((void)(VALUE)) + #else + #define __set_MSPLIM(VALUE) (__arm_wsr("MSPLIM", (VALUE))) + #endif + #define __set_PRIMASK(VALUE) (__arm_wsr("PRIMASK", (VALUE))) + #define __set_PSP(VALUE) (__arm_wsr("PSP", (VALUE))) + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + #define __set_PSPLIM(VALUE) ((void)(VALUE)) + #else + #define __set_PSPLIM(VALUE) (__arm_wsr("PSPLIM", (VALUE))) + #endif + + #define __TZ_get_CONTROL_NS() (__arm_rsr("CONTROL_NS")) + #define __TZ_set_CONTROL_NS(VALUE) (__arm_wsr("CONTROL_NS", (VALUE))) + #define __TZ_get_PSP_NS() (__arm_rsr("PSP_NS")) + #define __TZ_set_PSP_NS(VALUE) (__arm_wsr("PSP_NS", (VALUE))) + #define __TZ_get_MSP_NS() (__arm_rsr("MSP_NS")) + #define __TZ_set_MSP_NS(VALUE) (__arm_wsr("MSP_NS", (VALUE))) + #define __TZ_get_SP_NS() (__arm_rsr("SP_NS")) + #define __TZ_set_SP_NS(VALUE) (__arm_wsr("SP_NS", (VALUE))) + #define __TZ_get_PRIMASK_NS() (__arm_rsr("PRIMASK_NS")) + #define __TZ_set_PRIMASK_NS(VALUE) (__arm_wsr("PRIMASK_NS", (VALUE))) + #define __TZ_get_BASEPRI_NS() (__arm_rsr("BASEPRI_NS")) + #define __TZ_set_BASEPRI_NS(VALUE) (__arm_wsr("BASEPRI_NS", (VALUE))) + #define __TZ_get_FAULTMASK_NS() (__arm_rsr("FAULTMASK_NS")) + #define __TZ_set_FAULTMASK_NS(VALUE)(__arm_wsr("FAULTMASK_NS", (VALUE))) + + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + #define __TZ_get_PSPLIM_NS() (0U) + #define __TZ_set_PSPLIM_NS(VALUE) ((void)(VALUE)) + #else + #define __TZ_get_PSPLIM_NS() (__arm_rsr("PSPLIM_NS")) + #define __TZ_set_PSPLIM_NS(VALUE) (__arm_wsr("PSPLIM_NS", (VALUE))) + #endif + + #define __TZ_get_MSPLIM_NS() (__arm_rsr("MSPLIM_NS")) + #define __TZ_set_MSPLIM_NS(VALUE) (__arm_wsr("MSPLIM_NS", (VALUE))) + + #define __NOP __iar_builtin_no_operation + + #define __CLZ __iar_builtin_CLZ + #define __CLREX __iar_builtin_CLREX + + #define __DMB __iar_builtin_DMB + #define __DSB __iar_builtin_DSB + #define __ISB __iar_builtin_ISB + + #define __LDREXB __iar_builtin_LDREXB + #define __LDREXH __iar_builtin_LDREXH + #define __LDREXW __iar_builtin_LDREX + + #define __RBIT __iar_builtin_RBIT + #define __REV __iar_builtin_REV + #define __REV16 __iar_builtin_REV16 + + __IAR_FT int16_t __REVSH(int16_t val) + { + return (int16_t) __iar_builtin_REVSH(val); + } + + #define __ROR __iar_builtin_ROR + #define __RRX __iar_builtin_RRX + + #define __SEV __iar_builtin_SEV + + #if !__IAR_M0_FAMILY + #define __SSAT __iar_builtin_SSAT + #endif + + #define __STREXB __iar_builtin_STREXB + #define __STREXH __iar_builtin_STREXH + #define __STREXW __iar_builtin_STREX + + #if !__IAR_M0_FAMILY + #define __USAT __iar_builtin_USAT + #endif + + #define __WFE __iar_builtin_WFE + #define __WFI __iar_builtin_WFI + + #if __ARM_MEDIA__ + #define __SADD8 __iar_builtin_SADD8 + #define __QADD8 __iar_builtin_QADD8 + #define __SHADD8 __iar_builtin_SHADD8 + #define __UADD8 __iar_builtin_UADD8 + #define __UQADD8 __iar_builtin_UQADD8 + #define __UHADD8 __iar_builtin_UHADD8 + #define __SSUB8 __iar_builtin_SSUB8 + #define __QSUB8 __iar_builtin_QSUB8 + #define __SHSUB8 __iar_builtin_SHSUB8 + #define __USUB8 __iar_builtin_USUB8 + #define __UQSUB8 __iar_builtin_UQSUB8 + #define __UHSUB8 __iar_builtin_UHSUB8 + #define __SADD16 __iar_builtin_SADD16 + #define __QADD16 __iar_builtin_QADD16 + #define __SHADD16 __iar_builtin_SHADD16 + #define __UADD16 __iar_builtin_UADD16 + #define __UQADD16 __iar_builtin_UQADD16 + #define __UHADD16 __iar_builtin_UHADD16 + #define __SSUB16 __iar_builtin_SSUB16 + #define __QSUB16 __iar_builtin_QSUB16 + #define __SHSUB16 __iar_builtin_SHSUB16 + #define __USUB16 __iar_builtin_USUB16 + #define __UQSUB16 __iar_builtin_UQSUB16 + #define __UHSUB16 __iar_builtin_UHSUB16 + #define __SASX __iar_builtin_SASX + #define __QASX __iar_builtin_QASX + #define __SHASX __iar_builtin_SHASX + #define __UASX __iar_builtin_UASX + #define __UQASX __iar_builtin_UQASX + #define __UHASX __iar_builtin_UHASX + #define __SSAX __iar_builtin_SSAX + #define __QSAX __iar_builtin_QSAX + #define __SHSAX __iar_builtin_SHSAX + #define __USAX __iar_builtin_USAX + #define __UQSAX __iar_builtin_UQSAX + #define __UHSAX __iar_builtin_UHSAX + #define __USAD8 __iar_builtin_USAD8 + #define __USADA8 __iar_builtin_USADA8 + #define __SSAT16 __iar_builtin_SSAT16 + #define __USAT16 __iar_builtin_USAT16 + #define __UXTB16 __iar_builtin_UXTB16 + #define __UXTAB16 __iar_builtin_UXTAB16 + #define __SXTB16 __iar_builtin_SXTB16 + #define __SXTAB16 __iar_builtin_SXTAB16 + #define __SMUAD __iar_builtin_SMUAD + #define __SMUADX __iar_builtin_SMUADX + #define __SMMLA __iar_builtin_SMMLA + #define __SMLAD __iar_builtin_SMLAD + #define __SMLADX __iar_builtin_SMLADX + #define __SMLALD __iar_builtin_SMLALD + #define __SMLALDX __iar_builtin_SMLALDX + #define __SMUSD __iar_builtin_SMUSD + #define __SMUSDX __iar_builtin_SMUSDX + #define __SMLSD __iar_builtin_SMLSD + #define __SMLSDX __iar_builtin_SMLSDX + #define __SMLSLD __iar_builtin_SMLSLD + #define __SMLSLDX __iar_builtin_SMLSLDX + #define __SEL __iar_builtin_SEL + #define __QADD __iar_builtin_QADD + #define __QSUB __iar_builtin_QSUB + #define __PKHBT __iar_builtin_PKHBT + #define __PKHTB __iar_builtin_PKHTB + #endif + +#else /* __ICCARM_INTRINSICS_VERSION__ == 2 */ + + #if __IAR_M0_FAMILY + /* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */ + #define __CLZ __cmsis_iar_clz_not_active + #define __SSAT __cmsis_iar_ssat_not_active + #define __USAT __cmsis_iar_usat_not_active + #define __RBIT __cmsis_iar_rbit_not_active + #define __get_APSR __cmsis_iar_get_APSR_not_active + #endif + + + #if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) )) + #define __get_FPSCR __cmsis_iar_get_FPSR_not_active + #define __set_FPSCR __cmsis_iar_set_FPSR_not_active + #endif + + #ifdef __INTRINSICS_INCLUDED + #error intrinsics.h is already included previously! + #endif + + #include + + #if __IAR_M0_FAMILY + /* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */ + #undef __CLZ + #undef __SSAT + #undef __USAT + #undef __RBIT + #undef __get_APSR + + __STATIC_INLINE uint8_t __CLZ(uint32_t data) + { + if (data == 0U) { return 32U; } + + uint32_t count = 0U; + uint32_t mask = 0x80000000U; + + while ((data & mask) == 0U) + { + count += 1U; + mask = mask >> 1U; + } + return count; + } + + __STATIC_INLINE uint32_t __RBIT(uint32_t v) + { + uint8_t sc = 31U; + uint32_t r = v; + for (v >>= 1U; v; v >>= 1U) + { + r <<= 1U; + r |= v & 1U; + sc--; + } + return (r << sc); + } + + __STATIC_INLINE uint32_t __get_APSR(void) + { + uint32_t res; + __asm("MRS %0,APSR" : "=r" (res)); + return res; + } + + #endif + + #if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) )) + #undef __get_FPSCR + #undef __set_FPSCR + #define __get_FPSCR() (0) + #define __set_FPSCR(VALUE) ((void)VALUE) + #endif + + #pragma diag_suppress=Pe940 + #pragma diag_suppress=Pe177 + + #define __enable_irq __enable_interrupt + #define __disable_irq __disable_interrupt + #define __NOP __no_operation + + #define __get_xPSR __get_PSR + + #if (!defined(__ARM_ARCH_6M__) || __ARM_ARCH_6M__==0) + + __IAR_FT uint32_t __LDREXW(uint32_t volatile *ptr) + { + return __LDREX((unsigned long *)ptr); + } + + __IAR_FT uint32_t __STREXW(uint32_t value, uint32_t volatile *ptr) + { + return __STREX(value, (unsigned long *)ptr); + } + #endif + + + /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */ + #if (__CORTEX_M >= 0x03) + + __IAR_FT uint32_t __RRX(uint32_t value) + { + uint32_t result; + __ASM("RRX %0, %1" : "=r"(result) : "r" (value) : "cc"); + return(result); + } + + __IAR_FT void __set_BASEPRI_MAX(uint32_t value) + { + __asm volatile("MSR BASEPRI_MAX,%0"::"r" (value)); + } + + + #define __enable_fault_irq __enable_fiq + #define __disable_fault_irq __disable_fiq + + + #endif /* (__CORTEX_M >= 0x03) */ + + __IAR_FT uint32_t __ROR(uint32_t op1, uint32_t op2) + { + return (op1 >> op2) | (op1 << ((sizeof(op1)*8)-op2)); + } + + #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + + __IAR_FT uint32_t __get_MSPLIM(void) + { + uint32_t res; + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + res = 0U; + #else + __asm volatile("MRS %0,MSPLIM" : "=r" (res)); + #endif + return res; + } + + __IAR_FT void __set_MSPLIM(uint32_t value) + { + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)value; + #else + __asm volatile("MSR MSPLIM,%0" :: "r" (value)); + #endif + } + + __IAR_FT uint32_t __get_PSPLIM(void) + { + uint32_t res; + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + res = 0U; + #else + __asm volatile("MRS %0,PSPLIM" : "=r" (res)); + #endif + return res; + } + + __IAR_FT void __set_PSPLIM(uint32_t value) + { + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)value; + #else + __asm volatile("MSR PSPLIM,%0" :: "r" (value)); + #endif + } + + __IAR_FT uint32_t __TZ_get_CONTROL_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,CONTROL_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_CONTROL_NS(uint32_t value) + { + __asm volatile("MSR CONTROL_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_PSP_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,PSP_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_PSP_NS(uint32_t value) + { + __asm volatile("MSR PSP_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_MSP_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,MSP_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_MSP_NS(uint32_t value) + { + __asm volatile("MSR MSP_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_SP_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,SP_NS" : "=r" (res)); + return res; + } + __IAR_FT void __TZ_set_SP_NS(uint32_t value) + { + __asm volatile("MSR SP_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_PRIMASK_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,PRIMASK_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_PRIMASK_NS(uint32_t value) + { + __asm volatile("MSR PRIMASK_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_BASEPRI_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,BASEPRI_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_BASEPRI_NS(uint32_t value) + { + __asm volatile("MSR BASEPRI_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_FAULTMASK_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,FAULTMASK_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_FAULTMASK_NS(uint32_t value) + { + __asm volatile("MSR FAULTMASK_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_PSPLIM_NS(void) + { + uint32_t res; + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + res = 0U; + #else + __asm volatile("MRS %0,PSPLIM_NS" : "=r" (res)); + #endif + return res; + } + + __IAR_FT void __TZ_set_PSPLIM_NS(uint32_t value) + { + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)value; + #else + __asm volatile("MSR PSPLIM_NS,%0" :: "r" (value)); + #endif + } + + __IAR_FT uint32_t __TZ_get_MSPLIM_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,MSPLIM_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_MSPLIM_NS(uint32_t value) + { + __asm volatile("MSR MSPLIM_NS,%0" :: "r" (value)); + } + + #endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */ + +#endif /* __ICCARM_INTRINSICS_VERSION__ == 2 */ + +#define __BKPT(value) __asm volatile ("BKPT %0" : : "i"(value)) + +#if __IAR_M0_FAMILY + __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat) + { + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; + } + + __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat) + { + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; + } +#endif + +#if (__CORTEX_M >= 0x03) /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */ + + __IAR_FT uint8_t __LDRBT(volatile uint8_t *addr) + { + uint32_t res; + __ASM("LDRBT %0, [%1]" : "=r" (res) : "r" (addr) : "memory"); + return ((uint8_t)res); + } + + __IAR_FT uint16_t __LDRHT(volatile uint16_t *addr) + { + uint32_t res; + __ASM("LDRHT %0, [%1]" : "=r" (res) : "r" (addr) : "memory"); + return ((uint16_t)res); + } + + __IAR_FT uint32_t __LDRT(volatile uint32_t *addr) + { + uint32_t res; + __ASM("LDRT %0, [%1]" : "=r" (res) : "r" (addr) : "memory"); + return res; + } + + __IAR_FT void __STRBT(uint8_t value, volatile uint8_t *addr) + { + __ASM("STRBT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory"); + } + + __IAR_FT void __STRHT(uint16_t value, volatile uint16_t *addr) + { + __ASM("STRHT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory"); + } + + __IAR_FT void __STRT(uint32_t value, volatile uint32_t *addr) + { + __ASM("STRT %1, [%0]" : : "r" (addr), "r" (value) : "memory"); + } + +#endif /* (__CORTEX_M >= 0x03) */ + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + + + __IAR_FT uint8_t __LDAB(volatile uint8_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return ((uint8_t)res); + } + + __IAR_FT uint16_t __LDAH(volatile uint16_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return ((uint16_t)res); + } + + __IAR_FT uint32_t __LDA(volatile uint32_t *ptr) + { + uint32_t res; + __ASM volatile ("LDA %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return res; + } + + __IAR_FT void __STLB(uint8_t value, volatile uint8_t *ptr) + { + __ASM volatile ("STLB %1, [%0]" :: "r" (ptr), "r" (value) : "memory"); + } + + __IAR_FT void __STLH(uint16_t value, volatile uint16_t *ptr) + { + __ASM volatile ("STLH %1, [%0]" :: "r" (ptr), "r" (value) : "memory"); + } + + __IAR_FT void __STL(uint32_t value, volatile uint32_t *ptr) + { + __ASM volatile ("STL %1, [%0]" :: "r" (ptr), "r" (value) : "memory"); + } + + __IAR_FT uint8_t __LDAEXB(volatile uint8_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAEXB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return ((uint8_t)res); + } + + __IAR_FT uint16_t __LDAEXH(volatile uint16_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAEXH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return ((uint16_t)res); + } + + __IAR_FT uint32_t __LDAEX(volatile uint32_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAEX %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return res; + } + + __IAR_FT uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr) + { + uint32_t res; + __ASM volatile ("STLEXB %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory"); + return res; + } + + __IAR_FT uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr) + { + uint32_t res; + __ASM volatile ("STLEXH %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory"); + return res; + } + + __IAR_FT uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr) + { + uint32_t res; + __ASM volatile ("STLEX %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory"); + return res; + } + +#endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */ + +#undef __IAR_FT +#undef __IAR_M0_FAMILY +#undef __ICCARM_V8 + +#pragma diag_default=Pe940 +#pragma diag_default=Pe177 + +#endif /* __CMSIS_ICCARM_H__ */ diff --git a/libs/Drivers/CMSIS/Include/cmsis_version.h b/libs/Drivers/CMSIS/Include/cmsis_version.h new file mode 100644 index 0000000..f2e2746 --- /dev/null +++ b/libs/Drivers/CMSIS/Include/cmsis_version.h @@ -0,0 +1,39 @@ +/**************************************************************************//** + * @file cmsis_version.h + * @brief CMSIS Core(M) Version definitions + * @version V5.0.3 + * @date 24. June 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 ARM Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CMSIS_VERSION_H +#define __CMSIS_VERSION_H + +/* CMSIS Version definitions */ +#define __CM_CMSIS_VERSION_MAIN ( 5U) /*!< [31:16] CMSIS Core(M) main version */ +#define __CM_CMSIS_VERSION_SUB ( 3U) /*!< [15:0] CMSIS Core(M) sub version */ +#define __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | \ + __CM_CMSIS_VERSION_SUB ) /*!< CMSIS Core(M) version number */ +#endif diff --git a/libs/Drivers/CMSIS/Include/core_armv81mml.h b/libs/Drivers/CMSIS/Include/core_armv81mml.h new file mode 100644 index 0000000..8441e57 --- /dev/null +++ b/libs/Drivers/CMSIS/Include/core_armv81mml.h @@ -0,0 +1,2968 @@ +/**************************************************************************//** + * @file core_armv81mml.h + * @brief CMSIS Armv8.1-M Mainline Core Peripheral Access Layer Header File + * @version V1.0.0 + * @date 15. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2018-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_ARMV81MML_H_GENERIC +#define __CORE_ARMV81MML_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_ARMV81MML + @{ + */ + +#include "cmsis_version.h" + +#define __ARM_ARCH_8M_MAIN__ 1 // patching for now +/* CMSIS ARMV81MML definitions */ +#define __ARMv81MML_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __ARMv81MML_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __ARMv81MML_CMSIS_VERSION ((__ARMv81MML_CMSIS_VERSION_MAIN << 16U) | \ + __ARMv81MML_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (81U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV81MML_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_ARMV81MML_H_DEPENDANT +#define __CORE_ARMV81MML_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __ARMv81MML_REV + #define __ARMv81MML_REV 0x0000U + #warning "__ARMv81MML_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DSP_PRESENT + #define __DSP_PRESENT 0U + #warning "__DSP_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group ARMv81MML */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ +#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t FPCA:1; /*!< bit: 2 Floating-point context active */ + uint32_t SFPA:1; /*!< bit: 3 Secure floating-point active */ + uint32_t _reserved1:28; /*!< bit: 4..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SFPA_Pos 3U /*!< CONTROL: SFPA Position */ +#define CONTROL_SFPA_Msk (1UL << CONTROL_SFPA_Pos) /*!< CONTROL: SFPA Mask */ + +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint8_t IPR[496U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED6[580U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[6U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + __IOM uint32_t NSACR; /*!< Offset: 0x08C (R/W) Non-Secure Access Control Register */ + uint32_t RESERVED3[92U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ + uint32_t RESERVED7[6U]; + __IOM uint32_t ITCMCR; /*!< Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register */ + __IOM uint32_t DTCMCR; /*!< Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers */ + __IOM uint32_t AHBPCR; /*!< Offset: 0x298 (R/W) AHBP Control Register */ + __IOM uint32_t CACR; /*!< Offset: 0x29C (R/W) L1 Cache Control Register */ + __IOM uint32_t AHBSCR; /*!< Offset: 0x2A0 (R/W) AHB Slave Control Register */ + uint32_t RESERVED8[1U]; + __IOM uint32_t ABFSR; /*!< Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTPENDED_Pos 20U /*!< SCB SHCSR: SECUREFAULTPENDED Position */ +#define SCB_SHCSR_SECUREFAULTPENDED_Msk (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos) /*!< SCB SHCSR: SECUREFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTENA_Pos 19U /*!< SCB SHCSR: SECUREFAULTENA Position */ +#define SCB_SHCSR_SECUREFAULTENA_Msk (1UL << SCB_SHCSR_SECUREFAULTENA_Pos) /*!< SCB SHCSR: SECUREFAULTENA Mask */ + +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_SECUREFAULTACT_Pos 4U /*!< SCB SHCSR: SECUREFAULTACT Position */ +#define SCB_SHCSR_SECUREFAULTACT_Msk (1UL << SCB_SHCSR_SECUREFAULTACT_Pos) /*!< SCB SHCSR: SECUREFAULTACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_STKOF_Pos (SCB_CFSR_USGFAULTSR_Pos + 4U) /*!< SCB CFSR (UFSR): STKOF Position */ +#define SCB_CFSR_STKOF_Msk (1UL << SCB_CFSR_STKOF_Pos) /*!< SCB CFSR (UFSR): STKOF Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Non-Secure Access Control Register Definitions */ +#define SCB_NSACR_CP11_Pos 11U /*!< SCB NSACR: CP11 Position */ +#define SCB_NSACR_CP11_Msk (1UL << SCB_NSACR_CP11_Pos) /*!< SCB NSACR: CP11 Mask */ + +#define SCB_NSACR_CP10_Pos 10U /*!< SCB NSACR: CP10 Position */ +#define SCB_NSACR_CP10_Msk (1UL << SCB_NSACR_CP10_Pos) /*!< SCB NSACR: CP10 Mask */ + +#define SCB_NSACR_CPn_Pos 0U /*!< SCB NSACR: CPn Position */ +#define SCB_NSACR_CPn_Msk (1UL /*<< SCB_NSACR_CPn_Pos*/) /*!< SCB NSACR: CPn Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/* Instruction Tightly-Coupled Memory Control Register Definitions */ +#define SCB_ITCMCR_SZ_Pos 3U /*!< SCB ITCMCR: SZ Position */ +#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos) /*!< SCB ITCMCR: SZ Mask */ + +#define SCB_ITCMCR_RETEN_Pos 2U /*!< SCB ITCMCR: RETEN Position */ +#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos) /*!< SCB ITCMCR: RETEN Mask */ + +#define SCB_ITCMCR_RMW_Pos 1U /*!< SCB ITCMCR: RMW Position */ +#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos) /*!< SCB ITCMCR: RMW Mask */ + +#define SCB_ITCMCR_EN_Pos 0U /*!< SCB ITCMCR: EN Position */ +#define SCB_ITCMCR_EN_Msk (1UL /*<< SCB_ITCMCR_EN_Pos*/) /*!< SCB ITCMCR: EN Mask */ + +/* Data Tightly-Coupled Memory Control Register Definitions */ +#define SCB_DTCMCR_SZ_Pos 3U /*!< SCB DTCMCR: SZ Position */ +#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos) /*!< SCB DTCMCR: SZ Mask */ + +#define SCB_DTCMCR_RETEN_Pos 2U /*!< SCB DTCMCR: RETEN Position */ +#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos) /*!< SCB DTCMCR: RETEN Mask */ + +#define SCB_DTCMCR_RMW_Pos 1U /*!< SCB DTCMCR: RMW Position */ +#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos) /*!< SCB DTCMCR: RMW Mask */ + +#define SCB_DTCMCR_EN_Pos 0U /*!< SCB DTCMCR: EN Position */ +#define SCB_DTCMCR_EN_Msk (1UL /*<< SCB_DTCMCR_EN_Pos*/) /*!< SCB DTCMCR: EN Mask */ + +/* AHBP Control Register Definitions */ +#define SCB_AHBPCR_SZ_Pos 1U /*!< SCB AHBPCR: SZ Position */ +#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos) /*!< SCB AHBPCR: SZ Mask */ + +#define SCB_AHBPCR_EN_Pos 0U /*!< SCB AHBPCR: EN Position */ +#define SCB_AHBPCR_EN_Msk (1UL /*<< SCB_AHBPCR_EN_Pos*/) /*!< SCB AHBPCR: EN Mask */ + +/* L1 Cache Control Register Definitions */ +#define SCB_CACR_FORCEWT_Pos 2U /*!< SCB CACR: FORCEWT Position */ +#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos) /*!< SCB CACR: FORCEWT Mask */ + +#define SCB_CACR_ECCEN_Pos 1U /*!< SCB CACR: ECCEN Position */ +#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos) /*!< SCB CACR: ECCEN Mask */ + +#define SCB_CACR_SIWT_Pos 0U /*!< SCB CACR: SIWT Position */ +#define SCB_CACR_SIWT_Msk (1UL /*<< SCB_CACR_SIWT_Pos*/) /*!< SCB CACR: SIWT Mask */ + +/* AHBS Control Register Definitions */ +#define SCB_AHBSCR_INITCOUNT_Pos 11U /*!< SCB AHBSCR: INITCOUNT Position */ +#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos) /*!< SCB AHBSCR: INITCOUNT Mask */ + +#define SCB_AHBSCR_TPRI_Pos 2U /*!< SCB AHBSCR: TPRI Position */ +#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos) /*!< SCB AHBSCR: TPRI Mask */ + +#define SCB_AHBSCR_CTL_Pos 0U /*!< SCB AHBSCR: CTL Position*/ +#define SCB_AHBSCR_CTL_Msk (3UL /*<< SCB_AHBPCR_CTL_Pos*/) /*!< SCB AHBSCR: CTL Mask */ + +/* Auxiliary Bus Fault Status Register Definitions */ +#define SCB_ABFSR_AXIMTYPE_Pos 8U /*!< SCB ABFSR: AXIMTYPE Position*/ +#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos) /*!< SCB ABFSR: AXIMTYPE Mask */ + +#define SCB_ABFSR_EPPB_Pos 4U /*!< SCB ABFSR: EPPB Position*/ +#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos) /*!< SCB ABFSR: EPPB Mask */ + +#define SCB_ABFSR_AXIM_Pos 3U /*!< SCB ABFSR: AXIM Position*/ +#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos) /*!< SCB ABFSR: AXIM Mask */ + +#define SCB_ABFSR_AHBP_Pos 2U /*!< SCB ABFSR: AHBP Position*/ +#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos) /*!< SCB ABFSR: AHBP Mask */ + +#define SCB_ABFSR_DTCM_Pos 1U /*!< SCB ABFSR: DTCM Position*/ +#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos) /*!< SCB ABFSR: DTCM Mask */ + +#define SCB_ABFSR_ITCM_Pos 0U /*!< SCB ABFSR: ITCM Position*/ +#define SCB_ABFSR_ITCM_Msk (1UL /*<< SCB_ABFSR_ITCM_Pos*/) /*!< SCB ABFSR: ITCM Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ + __IOM uint32_t CPPWR; /*!< Offset: 0x00C (R/W) Coprocessor Power Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[29U]; + __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ + __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ + __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) ITM Device Architecture Register */ + uint32_t RESERVED6[4U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Stimulus Port Register Definitions */ +#define ITM_STIM_DISABLED_Pos 1U /*!< ITM STIM: DISABLED Position */ +#define ITM_STIM_DISABLED_Msk (0x1UL << ITM_STIM_DISABLED_Pos) /*!< ITM STIM: DISABLED Mask */ + +#define ITM_STIM_FIFOREADY_Pos 0U /*!< ITM STIM: FIFOREADY Position */ +#define ITM_STIM_FIFOREADY_Msk (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/) /*!< ITM STIM: FIFOREADY Mask */ + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TRACEBUSID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TRACEBUSID_Msk (0x7FUL << ITM_TCR_TRACEBUSID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPRESCALE_Pos 8U /*!< ITM TCR: TSPRESCALE Position */ +#define ITM_TCR_TSPRESCALE_Msk (3UL << ITM_TCR_TSPRESCALE_Pos) /*!< ITM TCR: TSPRESCALE Mask */ + +#define ITM_TCR_STALLENA_Pos 5U /*!< ITM TCR: STALLENA Position */ +#define ITM_TCR_STALLENA_Msk (1UL << ITM_TCR_STALLENA_Pos) /*!< ITM TCR: STALLENA Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Integration Write Register Definitions */ +#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ +#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ + +/* ITM Integration Read Register Definitions */ +#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ +#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ + +/* ITM Integration Mode Control Register Definitions */ +#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ +#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ + uint32_t RESERVED32[934U]; + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ + uint32_t RESERVED33[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) Device Architecture Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCDISS_Pos 23U /*!< DWT CTRL: CYCDISS Position */ +#define DWT_CTRL_CYCDISS_Msk (0x1UL << DWT_CTRL_CYCDISS_Pos) /*!< DWT CTRL: CYCDISS Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x1UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Sizes Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Sizes Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY_Pos 0U /*!< TPI ITATBCTR2: ATREADY Position */ +#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/) /*!< TPI ITATBCTR2: ATREADY Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY_Pos 0U /*!< TPI ITATBCTR0: ATREADY Position */ +#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/) /*!< TPI ITATBCTR0: ATREADY Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_MajorType_Pos 4U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +#define TPI_DEVTYPE_SubType_Pos 0U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Region Base Address Register Alias 1 */ + __IOM uint32_t RLAR_A1; /*!< Offset: 0x018 (R/W) MPU Region Limit Address Register Alias 1 */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Region Base Address Register Alias 2 */ + __IOM uint32_t RLAR_A2; /*!< Offset: 0x020 (R/W) MPU Region Limit Address Register Alias 2 */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Region Base Address Register Alias 3 */ + __IOM uint32_t RLAR_A3; /*!< Offset: 0x028 (R/W) MPU Region Limit Address Register Alias 3 */ + uint32_t RESERVED0[1]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_PXN_Pos 4U /*!< MPU RLAR: PXN Position */ +#define MPU_RLAR_PXN_Msk (0x1UL << MPU_RLAR_PXN_Pos) /*!< MPU RLAR: PXN Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: Region enable bit Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: Region enable bit Disable Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#else + uint32_t RESERVED0[3]; +#endif + __IOM uint32_t SFSR; /*!< Offset: 0x014 (R/W) Secure Fault Status Register */ + __IOM uint32_t SFAR; /*!< Offset: 0x018 (R/W) Secure Fault Address Register */ +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/* Secure Fault Status Register Definitions */ +#define SAU_SFSR_LSERR_Pos 7U /*!< SAU SFSR: LSERR Position */ +#define SAU_SFSR_LSERR_Msk (1UL << SAU_SFSR_LSERR_Pos) /*!< SAU SFSR: LSERR Mask */ + +#define SAU_SFSR_SFARVALID_Pos 6U /*!< SAU SFSR: SFARVALID Position */ +#define SAU_SFSR_SFARVALID_Msk (1UL << SAU_SFSR_SFARVALID_Pos) /*!< SAU SFSR: SFARVALID Mask */ + +#define SAU_SFSR_LSPERR_Pos 5U /*!< SAU SFSR: LSPERR Position */ +#define SAU_SFSR_LSPERR_Msk (1UL << SAU_SFSR_LSPERR_Pos) /*!< SAU SFSR: LSPERR Mask */ + +#define SAU_SFSR_INVTRAN_Pos 4U /*!< SAU SFSR: INVTRAN Position */ +#define SAU_SFSR_INVTRAN_Msk (1UL << SAU_SFSR_INVTRAN_Pos) /*!< SAU SFSR: INVTRAN Mask */ + +#define SAU_SFSR_AUVIOL_Pos 3U /*!< SAU SFSR: AUVIOL Position */ +#define SAU_SFSR_AUVIOL_Msk (1UL << SAU_SFSR_AUVIOL_Pos) /*!< SAU SFSR: AUVIOL Mask */ + +#define SAU_SFSR_INVER_Pos 2U /*!< SAU SFSR: INVER Position */ +#define SAU_SFSR_INVER_Msk (1UL << SAU_SFSR_INVER_Pos) /*!< SAU SFSR: INVER Mask */ + +#define SAU_SFSR_INVIS_Pos 1U /*!< SAU SFSR: INVIS Position */ +#define SAU_SFSR_INVIS_Msk (1UL << SAU_SFSR_INVIS_Pos) /*!< SAU SFSR: INVIS Mask */ + +#define SAU_SFSR_INVEP_Pos 0U /*!< SAU SFSR: INVEP Position */ +#define SAU_SFSR_INVEP_Msk (1UL /*<< SAU_SFSR_INVEP_Pos*/) /*!< SAU SFSR: INVEP Mask */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ +#define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */ + +#define FPU_FPCCR_CLRONRET_Pos 28U /*!< FPCCR: CLRONRET Position */ +#define FPU_FPCCR_CLRONRET_Msk (1UL << FPU_FPCCR_CLRONRET_Pos) /*!< FPCCR: CLRONRET bit Mask */ + +#define FPU_FPCCR_CLRONRETS_Pos 27U /*!< FPCCR: CLRONRETS Position */ +#define FPU_FPCCR_CLRONRETS_Msk (1UL << FPU_FPCCR_CLRONRETS_Pos) /*!< FPCCR: CLRONRETS bit Mask */ + +#define FPU_FPCCR_TS_Pos 26U /*!< FPCCR: TS Position */ +#define FPU_FPCCR_TS_Msk (1UL << FPU_FPCCR_TS_Pos) /*!< FPCCR: TS bit Mask */ + +#define FPU_FPCCR_UFRDY_Pos 10U /*!< FPCCR: UFRDY Position */ +#define FPU_FPCCR_UFRDY_Msk (1UL << FPU_FPCCR_UFRDY_Pos) /*!< FPCCR: UFRDY bit Mask */ + +#define FPU_FPCCR_SPLIMVIOL_Pos 9U /*!< FPCCR: SPLIMVIOL Position */ +#define FPU_FPCCR_SPLIMVIOL_Msk (1UL << FPU_FPCCR_SPLIMVIOL_Pos) /*!< FPCCR: SPLIMVIOL bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_SFRDY_Pos 7U /*!< FPCCR: SFRDY Position */ +#define FPU_FPCCR_SFRDY_Msk (1UL << FPU_FPCCR_SFRDY_Pos) /*!< FPCCR: SFRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_S_Pos 2U /*!< FPCCR: Security status of the FP context bit Position */ +#define FPU_FPCCR_S_Msk (1UL << FPU_FPCCR_S_Pos) /*!< FPCCR: Security status of the FP context bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + + #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ + #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCnSCB_NS ((SCnSCB_Type *) SCS_BASE_NS ) /*!< System control Register not in SCB(non-secure address space) */ + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + + #define FPU_BASE_NS (SCS_BASE_NS + 0x0F30UL) /*!< Floating Point Unit (non-secure address space) */ + #define FPU_NS ((FPU_Type *) FPU_BASE_NS ) /*!< Floating Point Unit (non-secure address space) */ + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Priority Grouping (non-secure) + \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB_NS->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */ + SCB_NS->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping (non-secure) + \details Reads the priority grouping field from the non-secure NVIC when in secure state. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void) +{ + return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) + { + return 2U; /* Double + Single precision FPU */ + } + else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV81MML_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/libs/Drivers/CMSIS/Include/core_armv8mbl.h b/libs/Drivers/CMSIS/Include/core_armv8mbl.h new file mode 100644 index 0000000..344dca5 --- /dev/null +++ b/libs/Drivers/CMSIS/Include/core_armv8mbl.h @@ -0,0 +1,1921 @@ +/**************************************************************************//** + * @file core_armv8mbl.h + * @brief CMSIS Armv8-M Baseline Core Peripheral Access Layer Header File + * @version V5.0.8 + * @date 12. November 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_ARMV8MBL_H_GENERIC +#define __CORE_ARMV8MBL_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_ARMv8MBL + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS definitions */ +#define __ARMv8MBL_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __ARMv8MBL_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __ARMv8MBL_CMSIS_VERSION ((__ARMv8MBL_CMSIS_VERSION_MAIN << 16U) | \ + __ARMv8MBL_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M ( 2U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV8MBL_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_ARMV8MBL_H_DEPENDANT +#define __CORE_ARMV8MBL_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __ARMv8MBL_REV + #define __ARMv8MBL_REV 0x0000U + #warning "__ARMv8MBL_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __VTOR_PRESENT + #define __VTOR_PRESENT 0U + #warning "__VTOR_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif + + #ifndef __ETM_PRESENT + #define __ETM_PRESENT 0U + #warning "__ETM_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MTB_PRESENT + #define __MTB_PRESENT 0U + #warning "__MTB_PRESENT not defined in device header file; using default!" + #endif + +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group ARMv8MBL */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint32_t IPR[124U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ +#else + uint32_t RESERVED0; +#endif + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHPR[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + uint32_t RESERVED0[6U]; + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x3UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Sizes Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Sizes Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[809U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) Software Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) Software Lock Status Register */ + uint32_t RESERVED4[4U]; + __IM uint32_t TYPE; /*!< Offset: 0xFC8 (R/ ) Device Identifier Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_SWOSCALER_Pos 0U /*!< TPI ACPR: SWOSCALER Position */ +#define TPI_ACPR_SWOSCALER_Msk (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/) /*!< TPI ACPR: SWOSCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI Periodic Synchronization Control Register Definitions */ +#define TPI_PSCR_PSCount_Pos 0U /*!< TPI PSCR: PSCount Position */ +#define TPI_PSCR_PSCount_Msk (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/) /*!< TPI PSCR: TPSCount Mask */ + +/* TPI Software Lock Status Register Definitions */ +#define TPI_LSR_nTT_Pos 1U /*!< TPI LSR: Not thirty-two bit. Position */ +#define TPI_LSR_nTT_Msk (0x1UL << TPI_LSR_nTT_Pos) /*!< TPI LSR: Not thirty-two bit. Mask */ + +#define TPI_LSR_SLK_Pos 1U /*!< TPI LSR: Software Lock status Position */ +#define TPI_LSR_SLK_Msk (0x1UL << TPI_LSR_SLK_Pos) /*!< TPI LSR: Software Lock status Mask */ + +#define TPI_LSR_SLI_Pos 0U /*!< TPI LSR: Software Lock implemented Position */ +#define TPI_LSR_SLI_Msk (0x1UL /*<< TPI_LSR_SLI_Pos*/) /*!< TPI LSR: Software Lock implemented Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFO depth Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFO depth Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + uint32_t RESERVED0[7U]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 1U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: EN Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: EN Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#endif +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register */ +#define CoreDebug_DEMCR_DWTENA_Pos 24U /*!< CoreDebug DEMCR: DWTENA Position */ +#define CoreDebug_DEMCR_DWTENA_Msk (1UL << CoreDebug_DEMCR_DWTENA_Pos) /*!< CoreDebug DEMCR: DWTENA Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000004UL) /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + If VTOR is not present address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV8MBL_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/libs/Drivers/CMSIS/Include/core_armv8mml.h b/libs/Drivers/CMSIS/Include/core_armv8mml.h new file mode 100644 index 0000000..5ddb8ae --- /dev/null +++ b/libs/Drivers/CMSIS/Include/core_armv8mml.h @@ -0,0 +1,2835 @@ +/**************************************************************************//** + * @file core_armv8mml.h + * @brief CMSIS Armv8-M Mainline Core Peripheral Access Layer Header File + * @version V5.1.0 + * @date 12. September 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_ARMV8MML_H_GENERIC +#define __CORE_ARMV8MML_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_ARMv8MML + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS Armv8MML definitions */ +#define __ARMv8MML_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __ARMv8MML_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __ARMv8MML_CMSIS_VERSION ((__ARMv8MML_CMSIS_VERSION_MAIN << 16U) | \ + __ARMv8MML_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (81U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV8MML_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_ARMV8MML_H_DEPENDANT +#define __CORE_ARMV8MML_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __ARMv8MML_REV + #define __ARMv8MML_REV 0x0000U + #warning "__ARMv8MML_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DSP_PRESENT + #define __DSP_PRESENT 0U + #warning "__DSP_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group ARMv8MML */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ +#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t FPCA:1; /*!< bit: 2 Floating-point context active */ + uint32_t SFPA:1; /*!< bit: 3 Secure floating-point active */ + uint32_t _reserved1:28; /*!< bit: 4..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SFPA_Pos 3U /*!< CONTROL: SFPA Position */ +#define CONTROL_SFPA_Msk (1UL << CONTROL_SFPA_Pos) /*!< CONTROL: SFPA Mask */ + +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint8_t IPR[496U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED6[580U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[6U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + __IOM uint32_t NSACR; /*!< Offset: 0x08C (R/W) Non-Secure Access Control Register */ + uint32_t RESERVED3[92U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTPENDED_Pos 20U /*!< SCB SHCSR: SECUREFAULTPENDED Position */ +#define SCB_SHCSR_SECUREFAULTPENDED_Msk (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos) /*!< SCB SHCSR: SECUREFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTENA_Pos 19U /*!< SCB SHCSR: SECUREFAULTENA Position */ +#define SCB_SHCSR_SECUREFAULTENA_Msk (1UL << SCB_SHCSR_SECUREFAULTENA_Pos) /*!< SCB SHCSR: SECUREFAULTENA Mask */ + +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_SECUREFAULTACT_Pos 4U /*!< SCB SHCSR: SECUREFAULTACT Position */ +#define SCB_SHCSR_SECUREFAULTACT_Msk (1UL << SCB_SHCSR_SECUREFAULTACT_Pos) /*!< SCB SHCSR: SECUREFAULTACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_STKOF_Pos (SCB_CFSR_USGFAULTSR_Pos + 4U) /*!< SCB CFSR (UFSR): STKOF Position */ +#define SCB_CFSR_STKOF_Msk (1UL << SCB_CFSR_STKOF_Pos) /*!< SCB CFSR (UFSR): STKOF Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Non-Secure Access Control Register Definitions */ +#define SCB_NSACR_CP11_Pos 11U /*!< SCB NSACR: CP11 Position */ +#define SCB_NSACR_CP11_Msk (1UL << SCB_NSACR_CP11_Pos) /*!< SCB NSACR: CP11 Mask */ + +#define SCB_NSACR_CP10_Pos 10U /*!< SCB NSACR: CP10 Position */ +#define SCB_NSACR_CP10_Msk (1UL << SCB_NSACR_CP10_Pos) /*!< SCB NSACR: CP10 Mask */ + +#define SCB_NSACR_CPn_Pos 0U /*!< SCB NSACR: CPn Position */ +#define SCB_NSACR_CPn_Msk (1UL /*<< SCB_NSACR_CPn_Pos*/) /*!< SCB NSACR: CPn Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ + __IOM uint32_t CPPWR; /*!< Offset: 0x00C (R/W) Coprocessor Power Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) ITM Device Architecture Register */ + uint32_t RESERVED6[4U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Stimulus Port Register Definitions */ +#define ITM_STIM_DISABLED_Pos 1U /*!< ITM STIM: DISABLED Position */ +#define ITM_STIM_DISABLED_Msk (0x1UL << ITM_STIM_DISABLED_Pos) /*!< ITM STIM: DISABLED Mask */ + +#define ITM_STIM_FIFOREADY_Pos 0U /*!< ITM STIM: FIFOREADY Position */ +#define ITM_STIM_FIFOREADY_Msk (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/) /*!< ITM STIM: FIFOREADY Mask */ + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TRACEBUSID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TRACEBUSID_Msk (0x7FUL << ITM_TCR_TRACEBUSID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPRESCALE_Pos 8U /*!< ITM TCR: TSPRESCALE Position */ +#define ITM_TCR_TSPRESCALE_Msk (3UL << ITM_TCR_TSPRESCALE_Pos) /*!< ITM TCR: TSPRESCALE Mask */ + +#define ITM_TCR_STALLENA_Pos 5U /*!< ITM TCR: STALLENA Position */ +#define ITM_TCR_STALLENA_Msk (1UL << ITM_TCR_STALLENA_Pos) /*!< ITM TCR: STALLENA Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ + uint32_t RESERVED32[934U]; + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ + uint32_t RESERVED33[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) Device Architecture Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCDISS_Pos 23U /*!< DWT CTRL: CYCDISS Position */ +#define DWT_CTRL_CYCDISS_Msk (0x1UL << DWT_CTRL_CYCDISS_Pos) /*!< DWT CTRL: CYCDISS Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x1UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Sizes Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Sizes Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[809U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) Software Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) Software Lock Status Register */ + uint32_t RESERVED4[4U]; + __IM uint32_t TYPE; /*!< Offset: 0xFC8 (R/ ) Device Identifier Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_SWOSCALER_Pos 0U /*!< TPI ACPR: SWOSCALER Position */ +#define TPI_ACPR_SWOSCALER_Msk (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/) /*!< TPI ACPR: SWOSCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI Periodic Synchronization Control Register Definitions */ +#define TPI_PSCR_PSCount_Pos 0U /*!< TPI PSCR: PSCount Position */ +#define TPI_PSCR_PSCount_Msk (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/) /*!< TPI PSCR: TPSCount Mask */ + +/* TPI Software Lock Status Register Definitions */ +#define TPI_LSR_nTT_Pos 1U /*!< TPI LSR: Not thirty-two bit. Position */ +#define TPI_LSR_nTT_Msk (0x1UL << TPI_LSR_nTT_Pos) /*!< TPI LSR: Not thirty-two bit. Mask */ + +#define TPI_LSR_SLK_Pos 1U /*!< TPI LSR: Software Lock status Position */ +#define TPI_LSR_SLK_Msk (0x1UL << TPI_LSR_SLK_Pos) /*!< TPI LSR: Software Lock status Mask */ + +#define TPI_LSR_SLI_Pos 0U /*!< TPI LSR: Software Lock implemented Position */ +#define TPI_LSR_SLI_Msk (0x1UL /*<< TPI_LSR_SLI_Pos*/) /*!< TPI LSR: Software Lock implemented Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFO depth Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFO depth Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Region Base Address Register Alias 1 */ + __IOM uint32_t RLAR_A1; /*!< Offset: 0x018 (R/W) MPU Region Limit Address Register Alias 1 */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Region Base Address Register Alias 2 */ + __IOM uint32_t RLAR_A2; /*!< Offset: 0x020 (R/W) MPU Region Limit Address Register Alias 2 */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Region Base Address Register Alias 3 */ + __IOM uint32_t RLAR_A3; /*!< Offset: 0x028 (R/W) MPU Region Limit Address Register Alias 3 */ + uint32_t RESERVED0[1]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: Region enable bit Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: Region enable bit Disable Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#else + uint32_t RESERVED0[3]; +#endif + __IOM uint32_t SFSR; /*!< Offset: 0x014 (R/W) Secure Fault Status Register */ + __IOM uint32_t SFAR; /*!< Offset: 0x018 (R/W) Secure Fault Address Register */ +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/* Secure Fault Status Register Definitions */ +#define SAU_SFSR_LSERR_Pos 7U /*!< SAU SFSR: LSERR Position */ +#define SAU_SFSR_LSERR_Msk (1UL << SAU_SFSR_LSERR_Pos) /*!< SAU SFSR: LSERR Mask */ + +#define SAU_SFSR_SFARVALID_Pos 6U /*!< SAU SFSR: SFARVALID Position */ +#define SAU_SFSR_SFARVALID_Msk (1UL << SAU_SFSR_SFARVALID_Pos) /*!< SAU SFSR: SFARVALID Mask */ + +#define SAU_SFSR_LSPERR_Pos 5U /*!< SAU SFSR: LSPERR Position */ +#define SAU_SFSR_LSPERR_Msk (1UL << SAU_SFSR_LSPERR_Pos) /*!< SAU SFSR: LSPERR Mask */ + +#define SAU_SFSR_INVTRAN_Pos 4U /*!< SAU SFSR: INVTRAN Position */ +#define SAU_SFSR_INVTRAN_Msk (1UL << SAU_SFSR_INVTRAN_Pos) /*!< SAU SFSR: INVTRAN Mask */ + +#define SAU_SFSR_AUVIOL_Pos 3U /*!< SAU SFSR: AUVIOL Position */ +#define SAU_SFSR_AUVIOL_Msk (1UL << SAU_SFSR_AUVIOL_Pos) /*!< SAU SFSR: AUVIOL Mask */ + +#define SAU_SFSR_INVER_Pos 2U /*!< SAU SFSR: INVER Position */ +#define SAU_SFSR_INVER_Msk (1UL << SAU_SFSR_INVER_Pos) /*!< SAU SFSR: INVER Mask */ + +#define SAU_SFSR_INVIS_Pos 1U /*!< SAU SFSR: INVIS Position */ +#define SAU_SFSR_INVIS_Msk (1UL << SAU_SFSR_INVIS_Pos) /*!< SAU SFSR: INVIS Mask */ + +#define SAU_SFSR_INVEP_Pos 0U /*!< SAU SFSR: INVEP Position */ +#define SAU_SFSR_INVEP_Msk (1UL /*<< SAU_SFSR_INVEP_Pos*/) /*!< SAU SFSR: INVEP Mask */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ +#define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */ + +#define FPU_FPCCR_CLRONRET_Pos 28U /*!< FPCCR: CLRONRET Position */ +#define FPU_FPCCR_CLRONRET_Msk (1UL << FPU_FPCCR_CLRONRET_Pos) /*!< FPCCR: CLRONRET bit Mask */ + +#define FPU_FPCCR_CLRONRETS_Pos 27U /*!< FPCCR: CLRONRETS Position */ +#define FPU_FPCCR_CLRONRETS_Msk (1UL << FPU_FPCCR_CLRONRETS_Pos) /*!< FPCCR: CLRONRETS bit Mask */ + +#define FPU_FPCCR_TS_Pos 26U /*!< FPCCR: TS Position */ +#define FPU_FPCCR_TS_Msk (1UL << FPU_FPCCR_TS_Pos) /*!< FPCCR: TS bit Mask */ + +#define FPU_FPCCR_UFRDY_Pos 10U /*!< FPCCR: UFRDY Position */ +#define FPU_FPCCR_UFRDY_Msk (1UL << FPU_FPCCR_UFRDY_Pos) /*!< FPCCR: UFRDY bit Mask */ + +#define FPU_FPCCR_SPLIMVIOL_Pos 9U /*!< FPCCR: SPLIMVIOL Position */ +#define FPU_FPCCR_SPLIMVIOL_Msk (1UL << FPU_FPCCR_SPLIMVIOL_Pos) /*!< FPCCR: SPLIMVIOL bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_SFRDY_Pos 7U /*!< FPCCR: SFRDY Position */ +#define FPU_FPCCR_SFRDY_Msk (1UL << FPU_FPCCR_SFRDY_Pos) /*!< FPCCR: SFRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_S_Pos 2U /*!< FPCCR: Security status of the FP context bit Position */ +#define FPU_FPCCR_S_Msk (1UL << FPU_FPCCR_S_Pos) /*!< FPCCR: Security status of the FP context bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + + #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ + #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCnSCB_NS ((SCnSCB_Type *) SCS_BASE_NS ) /*!< System control Register not in SCB(non-secure address space) */ + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + + #define FPU_BASE_NS (SCS_BASE_NS + 0x0F30UL) /*!< Floating Point Unit (non-secure address space) */ + #define FPU_NS ((FPU_Type *) FPU_BASE_NS ) /*!< Floating Point Unit (non-secure address space) */ + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000004UL) /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Priority Grouping (non-secure) + \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB_NS->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB_NS->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping (non-secure) + \details Reads the priority grouping field from the non-secure NVIC when in secure state. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void) +{ + return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) + { + return 2U; /* Double + Single precision FPU */ + } + else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV8MML_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/libs/Drivers/CMSIS/Include/core_cm0.h b/libs/Drivers/CMSIS/Include/core_cm0.h new file mode 100644 index 0000000..cafae5a --- /dev/null +++ b/libs/Drivers/CMSIS/Include/core_cm0.h @@ -0,0 +1,952 @@ +/**************************************************************************//** + * @file core_cm0.h + * @brief CMSIS Cortex-M0 Core Peripheral Access Layer Header File + * @version V5.0.6 + * @date 13. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM0_H_GENERIC +#define __CORE_CM0_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M0 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM0 definitions */ +#define __CM0_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM0_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM0_CMSIS_VERSION ((__CM0_CMSIS_VERSION_MAIN << 16U) | \ + __CM0_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (0U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM0_H_DEPENDANT +#define __CORE_CM0_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM0_REV + #define __CM0_REV 0x0000U + #warning "__CM0_REV not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M0 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t _reserved0:1; /*!< bit: 0 Reserved */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + uint32_t RESERVED0; + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the Cortex-M0 header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ +/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M0 */ + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + Address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t vectors = 0x0U; + (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector; + /* ARM Application Note 321 states that the M0 does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t vectors = 0x0U; + return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/libs/Drivers/CMSIS/Include/core_cm0plus.h b/libs/Drivers/CMSIS/Include/core_cm0plus.h new file mode 100644 index 0000000..d104965 --- /dev/null +++ b/libs/Drivers/CMSIS/Include/core_cm0plus.h @@ -0,0 +1,1085 @@ +/**************************************************************************//** + * @file core_cm0plus.h + * @brief CMSIS Cortex-M0+ Core Peripheral Access Layer Header File + * @version V5.0.7 + * @date 13. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM0PLUS_H_GENERIC +#define __CORE_CM0PLUS_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex-M0+ + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM0+ definitions */ +#define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM0PLUS_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM0PLUS_CMSIS_VERSION ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \ + __CM0PLUS_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (0U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0PLUS_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM0PLUS_H_DEPENDANT +#define __CORE_CM0PLUS_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM0PLUS_REV + #define __CM0PLUS_REV 0x0000U + #warning "__CM0PLUS_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __VTOR_PRESENT + #define __VTOR_PRESENT 0U + #warning "__VTOR_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex-M0+ */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ +#else + uint32_t RESERVED0; +#endif + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) +/* SCB Interrupt Control State Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 8U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 1U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 8U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the Cortex-M0+ header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ +/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M0+ */ + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + If VTOR is not present address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t vectors = SCB->VTOR; +#else + uint32_t vectors = 0x0U; +#endif + (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector; + /* ARM Application Note 321 states that the M0+ does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t vectors = SCB->VTOR; +#else + uint32_t vectors = 0x0U; +#endif + return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0PLUS_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/libs/Drivers/CMSIS/Include/core_cm1.h b/libs/Drivers/CMSIS/Include/core_cm1.h new file mode 100644 index 0000000..76b4569 --- /dev/null +++ b/libs/Drivers/CMSIS/Include/core_cm1.h @@ -0,0 +1,979 @@ +/**************************************************************************//** + * @file core_cm1.h + * @brief CMSIS Cortex-M1 Core Peripheral Access Layer Header File + * @version V1.0.1 + * @date 12. November 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM1_H_GENERIC +#define __CORE_CM1_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M1 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM1 definitions */ +#define __CM1_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM1_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM1_CMSIS_VERSION ((__CM1_CMSIS_VERSION_MAIN << 16U) | \ + __CM1_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (1U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM1_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM1_H_DEPENDANT +#define __CORE_CM1_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM1_REV + #define __CM1_REV 0x0100U + #warning "__CM1_REV not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M1 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t _reserved0:1; /*!< bit: 0 Reserved */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + uint32_t RESERVED0; + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_ITCMUAEN_Pos 4U /*!< ACTLR: Instruction TCM Upper Alias Enable Position */ +#define SCnSCB_ACTLR_ITCMUAEN_Msk (1UL << SCnSCB_ACTLR_ITCMUAEN_Pos) /*!< ACTLR: Instruction TCM Upper Alias Enable Mask */ + +#define SCnSCB_ACTLR_ITCMLAEN_Pos 3U /*!< ACTLR: Instruction TCM Lower Alias Enable Position */ +#define SCnSCB_ACTLR_ITCMLAEN_Msk (1UL << SCnSCB_ACTLR_ITCMLAEN_Pos) /*!< ACTLR: Instruction TCM Lower Alias Enable Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Cortex-M1 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the Cortex-M1 header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ +/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M1 */ + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + Address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)0x0U; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + /* ARM Application Note 321 states that the M1 does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)0x0U; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM1_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/libs/Drivers/CMSIS/Include/core_cm23.h b/libs/Drivers/CMSIS/Include/core_cm23.h new file mode 100644 index 0000000..b79c6af --- /dev/null +++ b/libs/Drivers/CMSIS/Include/core_cm23.h @@ -0,0 +1,1996 @@ +/**************************************************************************//** + * @file core_cm23.h + * @brief CMSIS Cortex-M23 Core Peripheral Access Layer Header File + * @version V5.0.8 + * @date 12. November 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM23_H_GENERIC +#define __CORE_CM23_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M23 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS definitions */ +#define __CM23_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM23_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM23_CMSIS_VERSION ((__CM23_CMSIS_VERSION_MAIN << 16U) | \ + __CM23_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (23U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM23_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM23_H_DEPENDANT +#define __CORE_CM23_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM23_REV + #define __CM23_REV 0x0000U + #warning "__CM23_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __VTOR_PRESENT + #define __VTOR_PRESENT 0U + #warning "__VTOR_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif + + #ifndef __ETM_PRESENT + #define __ETM_PRESENT 0U + #warning "__ETM_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MTB_PRESENT + #define __MTB_PRESENT 0U + #warning "__MTB_PRESENT not defined in device header file; using default!" + #endif + +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M23 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint32_t IPR[124U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ +#else + uint32_t RESERVED0; +#endif + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHPR[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + uint32_t RESERVED0[6U]; + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x3UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t ITFTTD0; /*!< Offset: 0xEEC (R/ ) Integration Test FIFO Test Data 0 Register */ + __IOM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/W) Integration Test ATB Control Register 2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) Integration Test ATB Control Register 0 */ + __IM uint32_t ITFTTD1; /*!< Offset: 0xEFC (R/ ) Integration Test FIFO Test Data 1 Register */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) Device Configuration Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Identifier Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration Test FIFO Test Data 0 Register Definitions */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data2_Pos 16U /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */ +#define TPI_ITFTTD0_ATB_IF1_data2_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data1_Pos 8U /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */ +#define TPI_ITFTTD0_ATB_IF1_data1_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data0_Pos 0U /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */ +#define TPI_ITFTTD0_ATB_IF1_data0_Msk (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */ + +/* TPI Integration Test ATB Control Register 2 Register Definitions */ +#define TPI_ITATBCTR2_AFVALID2S_Pos 1U /*!< TPI ITATBCTR2: AFVALID2S Position */ +#define TPI_ITATBCTR2_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos) /*!< TPI ITATBCTR2: AFVALID2SS Mask */ + +#define TPI_ITATBCTR2_AFVALID1S_Pos 1U /*!< TPI ITATBCTR2: AFVALID1S Position */ +#define TPI_ITATBCTR2_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos) /*!< TPI ITATBCTR2: AFVALID1SS Mask */ + +#define TPI_ITATBCTR2_ATREADY2S_Pos 0U /*!< TPI ITATBCTR2: ATREADY2S Position */ +#define TPI_ITATBCTR2_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/) /*!< TPI ITATBCTR2: ATREADY2S Mask */ + +#define TPI_ITATBCTR2_ATREADY1S_Pos 0U /*!< TPI ITATBCTR2: ATREADY1S Position */ +#define TPI_ITATBCTR2_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/) /*!< TPI ITATBCTR2: ATREADY1S Mask */ + +/* TPI Integration Test FIFO Test Data 1 Register Definitions */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data2_Pos 16U /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */ +#define TPI_ITFTTD1_ATB_IF2_data2_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data1_Pos 8U /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */ +#define TPI_ITFTTD1_ATB_IF2_data1_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data0_Pos 0U /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */ +#define TPI_ITFTTD1_ATB_IF2_data0_Msk (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */ + +/* TPI Integration Test ATB Control Register 0 Definitions */ +#define TPI_ITATBCTR0_AFVALID2S_Pos 1U /*!< TPI ITATBCTR0: AFVALID2S Position */ +#define TPI_ITATBCTR0_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos) /*!< TPI ITATBCTR0: AFVALID2SS Mask */ + +#define TPI_ITATBCTR0_AFVALID1S_Pos 1U /*!< TPI ITATBCTR0: AFVALID1S Position */ +#define TPI_ITATBCTR0_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos) /*!< TPI ITATBCTR0: AFVALID1SS Mask */ + +#define TPI_ITATBCTR0_ATREADY2S_Pos 0U /*!< TPI ITATBCTR0: ATREADY2S Position */ +#define TPI_ITATBCTR0_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/) /*!< TPI ITATBCTR0: ATREADY2S Mask */ + +#define TPI_ITATBCTR0_ATREADY1S_Pos 0U /*!< TPI ITATBCTR0: ATREADY1S Position */ +#define TPI_ITATBCTR0_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/) /*!< TPI ITATBCTR0: ATREADY1S Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFOSZ Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFOSZ Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + uint32_t RESERVED0[7U]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 1U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: EN Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: EN Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#endif +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register */ +#define CoreDebug_DEMCR_DWTENA_Pos 24U /*!< CoreDebug DEMCR: DWTENA Position */ +#define CoreDebug_DEMCR_DWTENA_Msk (1UL << CoreDebug_DEMCR_DWTENA_Pos) /*!< CoreDebug DEMCR: DWTENA Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else +/*#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping not available for Cortex-M23 */ +/*#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping not available for Cortex-M23 */ + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000004UL) /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + If VTOR is not present address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM23_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/libs/Drivers/CMSIS/Include/core_cm3.h b/libs/Drivers/CMSIS/Include/core_cm3.h new file mode 100644 index 0000000..8157ca7 --- /dev/null +++ b/libs/Drivers/CMSIS/Include/core_cm3.h @@ -0,0 +1,1937 @@ +/**************************************************************************//** + * @file core_cm3.h + * @brief CMSIS Cortex-M3 Core Peripheral Access Layer Header File + * @version V5.1.0 + * @date 13. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM3_H_GENERIC +#define __CORE_CM3_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M3 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM3 definitions */ +#define __CM3_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM3_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16U) | \ + __CM3_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (3U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM3_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM3_H_DEPENDANT +#define __CORE_CM3_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM3_REV + #define __CM3_REV 0x0200U + #warning "__CM3_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M3 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:1; /*!< bit: 9 Reserved */ + uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ + uint32_t _reserved1:8; /*!< bit: 16..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit */ + uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ +#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ +#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5U]; + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#if defined (__CM3_REV) && (__CM3_REV < 0x0201U) /* core r2p1 */ +#define SCB_VTOR_TBLBASE_Pos 29U /*!< SCB VTOR: TBLBASE Position */ +#define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */ + +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#else +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ +#if defined (__CM3_REV) && (__CM3_REV >= 0x200U) + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +#else + uint32_t RESERVED1[1U]; +#endif +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#if defined (__CM3_REV) && (__CM3_REV >= 0x200U) +#define SCnSCB_ACTLR_DISOOFP_Pos 9U /*!< ACTLR: DISOOFP Position */ +#define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) /*!< ACTLR: DISOOFP Mask */ + +#define SCnSCB_ACTLR_DISFPCA_Pos 8U /*!< ACTLR: DISFPCA Position */ +#define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) /*!< ACTLR: DISFPCA Mask */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U /*!< ACTLR: DISDEFWBUF Position */ +#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ +#endif + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ +#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ + +#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ +#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ +#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ + +#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ +#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector; + /* ARM Application Note 321 states that the M3 does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM3_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/libs/Drivers/CMSIS/Include/core_cm33.h b/libs/Drivers/CMSIS/Include/core_cm33.h new file mode 100644 index 0000000..7fed59a --- /dev/null +++ b/libs/Drivers/CMSIS/Include/core_cm33.h @@ -0,0 +1,2910 @@ +/**************************************************************************//** + * @file core_cm33.h + * @brief CMSIS Cortex-M33 Core Peripheral Access Layer Header File + * @version V5.1.0 + * @date 12. November 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM33_H_GENERIC +#define __CORE_CM33_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M33 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM33 definitions */ +#define __CM33_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM33_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM33_CMSIS_VERSION ((__CM33_CMSIS_VERSION_MAIN << 16U) | \ + __CM33_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (33U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined (__TARGET_FPU_VFP) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined (__ARM_FP) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined (__ARMVFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined (__TI_VFP_SUPPORT__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined (__FPU_VFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM33_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM33_H_DEPENDANT +#define __CORE_CM33_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM33_REV + #define __CM33_REV 0x0000U + #warning "__CM33_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DSP_PRESENT + #define __DSP_PRESENT 0U + #warning "__DSP_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M33 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ +#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t FPCA:1; /*!< bit: 2 Floating-point context active */ + uint32_t SFPA:1; /*!< bit: 3 Secure floating-point active */ + uint32_t _reserved1:28; /*!< bit: 4..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SFPA_Pos 3U /*!< CONTROL: SFPA Position */ +#define CONTROL_SFPA_Msk (1UL << CONTROL_SFPA_Pos) /*!< CONTROL: SFPA Mask */ + +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint8_t IPR[496U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED6[580U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[6U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + __IOM uint32_t NSACR; /*!< Offset: 0x08C (R/W) Non-Secure Access Control Register */ + uint32_t RESERVED3[92U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTPENDED_Pos 20U /*!< SCB SHCSR: SECUREFAULTPENDED Position */ +#define SCB_SHCSR_SECUREFAULTPENDED_Msk (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos) /*!< SCB SHCSR: SECUREFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTENA_Pos 19U /*!< SCB SHCSR: SECUREFAULTENA Position */ +#define SCB_SHCSR_SECUREFAULTENA_Msk (1UL << SCB_SHCSR_SECUREFAULTENA_Pos) /*!< SCB SHCSR: SECUREFAULTENA Mask */ + +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_SECUREFAULTACT_Pos 4U /*!< SCB SHCSR: SECUREFAULTACT Position */ +#define SCB_SHCSR_SECUREFAULTACT_Msk (1UL << SCB_SHCSR_SECUREFAULTACT_Pos) /*!< SCB SHCSR: SECUREFAULTACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_STKOF_Pos (SCB_CFSR_USGFAULTSR_Pos + 4U) /*!< SCB CFSR (UFSR): STKOF Position */ +#define SCB_CFSR_STKOF_Msk (1UL << SCB_CFSR_STKOF_Pos) /*!< SCB CFSR (UFSR): STKOF Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Non-Secure Access Control Register Definitions */ +#define SCB_NSACR_CP11_Pos 11U /*!< SCB NSACR: CP11 Position */ +#define SCB_NSACR_CP11_Msk (1UL << SCB_NSACR_CP11_Pos) /*!< SCB NSACR: CP11 Mask */ + +#define SCB_NSACR_CP10_Pos 10U /*!< SCB NSACR: CP10 Position */ +#define SCB_NSACR_CP10_Msk (1UL << SCB_NSACR_CP10_Pos) /*!< SCB NSACR: CP10 Mask */ + +#define SCB_NSACR_CPn_Pos 0U /*!< SCB NSACR: CPn Position */ +#define SCB_NSACR_CPn_Msk (1UL /*<< SCB_NSACR_CPn_Pos*/) /*!< SCB NSACR: CPn Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ + __IOM uint32_t CPPWR; /*!< Offset: 0x00C (R/W) Coprocessor Power Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) ITM Device Architecture Register */ + uint32_t RESERVED6[4U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Stimulus Port Register Definitions */ +#define ITM_STIM_DISABLED_Pos 1U /*!< ITM STIM: DISABLED Position */ +#define ITM_STIM_DISABLED_Msk (0x1UL << ITM_STIM_DISABLED_Pos) /*!< ITM STIM: DISABLED Mask */ + +#define ITM_STIM_FIFOREADY_Pos 0U /*!< ITM STIM: FIFOREADY Position */ +#define ITM_STIM_FIFOREADY_Msk (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/) /*!< ITM STIM: FIFOREADY Mask */ + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TRACEBUSID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TRACEBUSID_Msk (0x7FUL << ITM_TCR_TRACEBUSID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPRESCALE_Pos 8U /*!< ITM TCR: TSPRESCALE Position */ +#define ITM_TCR_TSPRESCALE_Msk (3UL << ITM_TCR_TSPRESCALE_Pos) /*!< ITM TCR: TSPRESCALE Mask */ + +#define ITM_TCR_STALLENA_Pos 5U /*!< ITM TCR: STALLENA Position */ +#define ITM_TCR_STALLENA_Msk (1UL << ITM_TCR_STALLENA_Pos) /*!< ITM TCR: STALLENA Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ + uint32_t RESERVED32[934U]; + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ + uint32_t RESERVED33[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) Device Architecture Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCDISS_Pos 23U /*!< DWT CTRL: CYCDISS Position */ +#define DWT_CTRL_CYCDISS_Msk (0x1UL << DWT_CTRL_CYCDISS_Pos) /*!< DWT CTRL: CYCDISS Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x1UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t ITFTTD0; /*!< Offset: 0xEEC (R/ ) Integration Test FIFO Test Data 0 Register */ + __IOM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/W) Integration Test ATB Control Register 2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) Integration Test ATB Control Register 0 */ + __IM uint32_t ITFTTD1; /*!< Offset: 0xEFC (R/ ) Integration Test FIFO Test Data 1 Register */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) Device Configuration Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Identifier Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration Test FIFO Test Data 0 Register Definitions */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data2_Pos 16U /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */ +#define TPI_ITFTTD0_ATB_IF1_data2_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data1_Pos 8U /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */ +#define TPI_ITFTTD0_ATB_IF1_data1_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data0_Pos 0U /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */ +#define TPI_ITFTTD0_ATB_IF1_data0_Msk (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */ + +/* TPI Integration Test ATB Control Register 2 Register Definitions */ +#define TPI_ITATBCTR2_AFVALID2S_Pos 1U /*!< TPI ITATBCTR2: AFVALID2S Position */ +#define TPI_ITATBCTR2_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos) /*!< TPI ITATBCTR2: AFVALID2SS Mask */ + +#define TPI_ITATBCTR2_AFVALID1S_Pos 1U /*!< TPI ITATBCTR2: AFVALID1S Position */ +#define TPI_ITATBCTR2_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos) /*!< TPI ITATBCTR2: AFVALID1SS Mask */ + +#define TPI_ITATBCTR2_ATREADY2S_Pos 0U /*!< TPI ITATBCTR2: ATREADY2S Position */ +#define TPI_ITATBCTR2_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/) /*!< TPI ITATBCTR2: ATREADY2S Mask */ + +#define TPI_ITATBCTR2_ATREADY1S_Pos 0U /*!< TPI ITATBCTR2: ATREADY1S Position */ +#define TPI_ITATBCTR2_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/) /*!< TPI ITATBCTR2: ATREADY1S Mask */ + +/* TPI Integration Test FIFO Test Data 1 Register Definitions */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data2_Pos 16U /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */ +#define TPI_ITFTTD1_ATB_IF2_data2_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data1_Pos 8U /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */ +#define TPI_ITFTTD1_ATB_IF2_data1_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data0_Pos 0U /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */ +#define TPI_ITFTTD1_ATB_IF2_data0_Msk (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */ + +/* TPI Integration Test ATB Control Register 0 Definitions */ +#define TPI_ITATBCTR0_AFVALID2S_Pos 1U /*!< TPI ITATBCTR0: AFVALID2S Position */ +#define TPI_ITATBCTR0_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos) /*!< TPI ITATBCTR0: AFVALID2SS Mask */ + +#define TPI_ITATBCTR0_AFVALID1S_Pos 1U /*!< TPI ITATBCTR0: AFVALID1S Position */ +#define TPI_ITATBCTR0_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos) /*!< TPI ITATBCTR0: AFVALID1SS Mask */ + +#define TPI_ITATBCTR0_ATREADY2S_Pos 0U /*!< TPI ITATBCTR0: ATREADY2S Position */ +#define TPI_ITATBCTR0_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/) /*!< TPI ITATBCTR0: ATREADY2S Mask */ + +#define TPI_ITATBCTR0_ATREADY1S_Pos 0U /*!< TPI ITATBCTR0: ATREADY1S Position */ +#define TPI_ITATBCTR0_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/) /*!< TPI ITATBCTR0: ATREADY1S Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFOSZ Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFOSZ Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Region Base Address Register Alias 1 */ + __IOM uint32_t RLAR_A1; /*!< Offset: 0x018 (R/W) MPU Region Limit Address Register Alias 1 */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Region Base Address Register Alias 2 */ + __IOM uint32_t RLAR_A2; /*!< Offset: 0x020 (R/W) MPU Region Limit Address Register Alias 2 */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Region Base Address Register Alias 3 */ + __IOM uint32_t RLAR_A3; /*!< Offset: 0x028 (R/W) MPU Region Limit Address Register Alias 3 */ + uint32_t RESERVED0[1]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: Region enable bit Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: Region enable bit Disable Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#else + uint32_t RESERVED0[3]; +#endif + __IOM uint32_t SFSR; /*!< Offset: 0x014 (R/W) Secure Fault Status Register */ + __IOM uint32_t SFAR; /*!< Offset: 0x018 (R/W) Secure Fault Address Register */ +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/* Secure Fault Status Register Definitions */ +#define SAU_SFSR_LSERR_Pos 7U /*!< SAU SFSR: LSERR Position */ +#define SAU_SFSR_LSERR_Msk (1UL << SAU_SFSR_LSERR_Pos) /*!< SAU SFSR: LSERR Mask */ + +#define SAU_SFSR_SFARVALID_Pos 6U /*!< SAU SFSR: SFARVALID Position */ +#define SAU_SFSR_SFARVALID_Msk (1UL << SAU_SFSR_SFARVALID_Pos) /*!< SAU SFSR: SFARVALID Mask */ + +#define SAU_SFSR_LSPERR_Pos 5U /*!< SAU SFSR: LSPERR Position */ +#define SAU_SFSR_LSPERR_Msk (1UL << SAU_SFSR_LSPERR_Pos) /*!< SAU SFSR: LSPERR Mask */ + +#define SAU_SFSR_INVTRAN_Pos 4U /*!< SAU SFSR: INVTRAN Position */ +#define SAU_SFSR_INVTRAN_Msk (1UL << SAU_SFSR_INVTRAN_Pos) /*!< SAU SFSR: INVTRAN Mask */ + +#define SAU_SFSR_AUVIOL_Pos 3U /*!< SAU SFSR: AUVIOL Position */ +#define SAU_SFSR_AUVIOL_Msk (1UL << SAU_SFSR_AUVIOL_Pos) /*!< SAU SFSR: AUVIOL Mask */ + +#define SAU_SFSR_INVER_Pos 2U /*!< SAU SFSR: INVER Position */ +#define SAU_SFSR_INVER_Msk (1UL << SAU_SFSR_INVER_Pos) /*!< SAU SFSR: INVER Mask */ + +#define SAU_SFSR_INVIS_Pos 1U /*!< SAU SFSR: INVIS Position */ +#define SAU_SFSR_INVIS_Msk (1UL << SAU_SFSR_INVIS_Pos) /*!< SAU SFSR: INVIS Mask */ + +#define SAU_SFSR_INVEP_Pos 0U /*!< SAU SFSR: INVEP Position */ +#define SAU_SFSR_INVEP_Msk (1UL /*<< SAU_SFSR_INVEP_Pos*/) /*!< SAU SFSR: INVEP Mask */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ +#define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */ + +#define FPU_FPCCR_CLRONRET_Pos 28U /*!< FPCCR: CLRONRET Position */ +#define FPU_FPCCR_CLRONRET_Msk (1UL << FPU_FPCCR_CLRONRET_Pos) /*!< FPCCR: CLRONRET bit Mask */ + +#define FPU_FPCCR_CLRONRETS_Pos 27U /*!< FPCCR: CLRONRETS Position */ +#define FPU_FPCCR_CLRONRETS_Msk (1UL << FPU_FPCCR_CLRONRETS_Pos) /*!< FPCCR: CLRONRETS bit Mask */ + +#define FPU_FPCCR_TS_Pos 26U /*!< FPCCR: TS Position */ +#define FPU_FPCCR_TS_Msk (1UL << FPU_FPCCR_TS_Pos) /*!< FPCCR: TS bit Mask */ + +#define FPU_FPCCR_UFRDY_Pos 10U /*!< FPCCR: UFRDY Position */ +#define FPU_FPCCR_UFRDY_Msk (1UL << FPU_FPCCR_UFRDY_Pos) /*!< FPCCR: UFRDY bit Mask */ + +#define FPU_FPCCR_SPLIMVIOL_Pos 9U /*!< FPCCR: SPLIMVIOL Position */ +#define FPU_FPCCR_SPLIMVIOL_Msk (1UL << FPU_FPCCR_SPLIMVIOL_Pos) /*!< FPCCR: SPLIMVIOL bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_SFRDY_Pos 7U /*!< FPCCR: SFRDY Position */ +#define FPU_FPCCR_SFRDY_Msk (1UL << FPU_FPCCR_SFRDY_Pos) /*!< FPCCR: SFRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_S_Pos 2U /*!< FPCCR: Security status of the FP context bit Position */ +#define FPU_FPCCR_S_Msk (1UL << FPU_FPCCR_S_Pos) /*!< FPCCR: Security status of the FP context bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + + #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ + #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCnSCB_NS ((SCnSCB_Type *) SCS_BASE_NS ) /*!< System control Register not in SCB(non-secure address space) */ + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + + #define FPU_BASE_NS (SCS_BASE_NS + 0x0F30UL) /*!< Floating Point Unit (non-secure address space) */ + #define FPU_NS ((FPU_Type *) FPU_BASE_NS ) /*!< Floating Point Unit (non-secure address space) */ + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000004UL) /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Priority Grouping (non-secure) + \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB_NS->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB_NS->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping (non-secure) + \details Reads the priority grouping field from the non-secure NVIC when in secure state. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void) +{ + return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) + { + return 2U; /* Double + Single precision FPU */ + } + else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM33_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/libs/Drivers/CMSIS/Include/core_cm35p.h b/libs/Drivers/CMSIS/Include/core_cm35p.h new file mode 100644 index 0000000..5579c82 --- /dev/null +++ b/libs/Drivers/CMSIS/Include/core_cm35p.h @@ -0,0 +1,2910 @@ +/**************************************************************************//** + * @file core_cm35p.h + * @brief CMSIS Cortex-M35P Core Peripheral Access Layer Header File + * @version V1.0.0 + * @date 12. November 2018 + ******************************************************************************/ +/* + * Copyright (c) 2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM35P_H_GENERIC +#define __CORE_CM35P_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M35P + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM35P definitions */ +#define __CM35P_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM35P_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM35P_CMSIS_VERSION ((__CM35P_CMSIS_VERSION_MAIN << 16U) | \ + __CM35P_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (35U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined (__TARGET_FPU_VFP) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined (__ARM_FP) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined (__ARMVFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined (__TI_VFP_SUPPORT__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined (__FPU_VFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM35P_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM35P_H_DEPENDANT +#define __CORE_CM35P_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM35P_REV + #define __CM35P_REV 0x0000U + #warning "__CM35P_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DSP_PRESENT + #define __DSP_PRESENT 0U + #warning "__DSP_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M35P */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ +#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t FPCA:1; /*!< bit: 2 Floating-point context active */ + uint32_t SFPA:1; /*!< bit: 3 Secure floating-point active */ + uint32_t _reserved1:28; /*!< bit: 4..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SFPA_Pos 3U /*!< CONTROL: SFPA Position */ +#define CONTROL_SFPA_Msk (1UL << CONTROL_SFPA_Pos) /*!< CONTROL: SFPA Mask */ + +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint8_t IPR[496U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED6[580U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[6U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + __IOM uint32_t NSACR; /*!< Offset: 0x08C (R/W) Non-Secure Access Control Register */ + uint32_t RESERVED3[92U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTPENDED_Pos 20U /*!< SCB SHCSR: SECUREFAULTPENDED Position */ +#define SCB_SHCSR_SECUREFAULTPENDED_Msk (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos) /*!< SCB SHCSR: SECUREFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTENA_Pos 19U /*!< SCB SHCSR: SECUREFAULTENA Position */ +#define SCB_SHCSR_SECUREFAULTENA_Msk (1UL << SCB_SHCSR_SECUREFAULTENA_Pos) /*!< SCB SHCSR: SECUREFAULTENA Mask */ + +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_SECUREFAULTACT_Pos 4U /*!< SCB SHCSR: SECUREFAULTACT Position */ +#define SCB_SHCSR_SECUREFAULTACT_Msk (1UL << SCB_SHCSR_SECUREFAULTACT_Pos) /*!< SCB SHCSR: SECUREFAULTACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_STKOF_Pos (SCB_CFSR_USGFAULTSR_Pos + 4U) /*!< SCB CFSR (UFSR): STKOF Position */ +#define SCB_CFSR_STKOF_Msk (1UL << SCB_CFSR_STKOF_Pos) /*!< SCB CFSR (UFSR): STKOF Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Non-Secure Access Control Register Definitions */ +#define SCB_NSACR_CP11_Pos 11U /*!< SCB NSACR: CP11 Position */ +#define SCB_NSACR_CP11_Msk (1UL << SCB_NSACR_CP11_Pos) /*!< SCB NSACR: CP11 Mask */ + +#define SCB_NSACR_CP10_Pos 10U /*!< SCB NSACR: CP10 Position */ +#define SCB_NSACR_CP10_Msk (1UL << SCB_NSACR_CP10_Pos) /*!< SCB NSACR: CP10 Mask */ + +#define SCB_NSACR_CPn_Pos 0U /*!< SCB NSACR: CPn Position */ +#define SCB_NSACR_CPn_Msk (1UL /*<< SCB_NSACR_CPn_Pos*/) /*!< SCB NSACR: CPn Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ + __IOM uint32_t CPPWR; /*!< Offset: 0x00C (R/W) Coprocessor Power Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) ITM Device Architecture Register */ + uint32_t RESERVED6[4U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Stimulus Port Register Definitions */ +#define ITM_STIM_DISABLED_Pos 1U /*!< ITM STIM: DISABLED Position */ +#define ITM_STIM_DISABLED_Msk (0x1UL << ITM_STIM_DISABLED_Pos) /*!< ITM STIM: DISABLED Mask */ + +#define ITM_STIM_FIFOREADY_Pos 0U /*!< ITM STIM: FIFOREADY Position */ +#define ITM_STIM_FIFOREADY_Msk (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/) /*!< ITM STIM: FIFOREADY Mask */ + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TRACEBUSID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TRACEBUSID_Msk (0x7FUL << ITM_TCR_TRACEBUSID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPRESCALE_Pos 8U /*!< ITM TCR: TSPRESCALE Position */ +#define ITM_TCR_TSPRESCALE_Msk (3UL << ITM_TCR_TSPRESCALE_Pos) /*!< ITM TCR: TSPRESCALE Mask */ + +#define ITM_TCR_STALLENA_Pos 5U /*!< ITM TCR: STALLENA Position */ +#define ITM_TCR_STALLENA_Msk (1UL << ITM_TCR_STALLENA_Pos) /*!< ITM TCR: STALLENA Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ + uint32_t RESERVED32[934U]; + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ + uint32_t RESERVED33[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) Device Architecture Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCDISS_Pos 23U /*!< DWT CTRL: CYCDISS Position */ +#define DWT_CTRL_CYCDISS_Msk (0x1UL << DWT_CTRL_CYCDISS_Pos) /*!< DWT CTRL: CYCDISS Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x1UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t ITFTTD0; /*!< Offset: 0xEEC (R/ ) Integration Test FIFO Test Data 0 Register */ + __IOM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/W) Integration Test ATB Control Register 2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) Integration Test ATB Control Register 0 */ + __IM uint32_t ITFTTD1; /*!< Offset: 0xEFC (R/ ) Integration Test FIFO Test Data 1 Register */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) Device Configuration Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Identifier Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration Test FIFO Test Data 0 Register Definitions */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data2_Pos 16U /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */ +#define TPI_ITFTTD0_ATB_IF1_data2_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data1_Pos 8U /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */ +#define TPI_ITFTTD0_ATB_IF1_data1_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data0_Pos 0U /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */ +#define TPI_ITFTTD0_ATB_IF1_data0_Msk (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */ + +/* TPI Integration Test ATB Control Register 2 Register Definitions */ +#define TPI_ITATBCTR2_AFVALID2S_Pos 1U /*!< TPI ITATBCTR2: AFVALID2S Position */ +#define TPI_ITATBCTR2_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos) /*!< TPI ITATBCTR2: AFVALID2SS Mask */ + +#define TPI_ITATBCTR2_AFVALID1S_Pos 1U /*!< TPI ITATBCTR2: AFVALID1S Position */ +#define TPI_ITATBCTR2_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos) /*!< TPI ITATBCTR2: AFVALID1SS Mask */ + +#define TPI_ITATBCTR2_ATREADY2S_Pos 0U /*!< TPI ITATBCTR2: ATREADY2S Position */ +#define TPI_ITATBCTR2_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/) /*!< TPI ITATBCTR2: ATREADY2S Mask */ + +#define TPI_ITATBCTR2_ATREADY1S_Pos 0U /*!< TPI ITATBCTR2: ATREADY1S Position */ +#define TPI_ITATBCTR2_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/) /*!< TPI ITATBCTR2: ATREADY1S Mask */ + +/* TPI Integration Test FIFO Test Data 1 Register Definitions */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data2_Pos 16U /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */ +#define TPI_ITFTTD1_ATB_IF2_data2_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data1_Pos 8U /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */ +#define TPI_ITFTTD1_ATB_IF2_data1_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data0_Pos 0U /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */ +#define TPI_ITFTTD1_ATB_IF2_data0_Msk (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */ + +/* TPI Integration Test ATB Control Register 0 Definitions */ +#define TPI_ITATBCTR0_AFVALID2S_Pos 1U /*!< TPI ITATBCTR0: AFVALID2S Position */ +#define TPI_ITATBCTR0_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos) /*!< TPI ITATBCTR0: AFVALID2SS Mask */ + +#define TPI_ITATBCTR0_AFVALID1S_Pos 1U /*!< TPI ITATBCTR0: AFVALID1S Position */ +#define TPI_ITATBCTR0_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos) /*!< TPI ITATBCTR0: AFVALID1SS Mask */ + +#define TPI_ITATBCTR0_ATREADY2S_Pos 0U /*!< TPI ITATBCTR0: ATREADY2S Position */ +#define TPI_ITATBCTR0_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/) /*!< TPI ITATBCTR0: ATREADY2S Mask */ + +#define TPI_ITATBCTR0_ATREADY1S_Pos 0U /*!< TPI ITATBCTR0: ATREADY1S Position */ +#define TPI_ITATBCTR0_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/) /*!< TPI ITATBCTR0: ATREADY1S Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFOSZ Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFOSZ Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Region Base Address Register Alias 1 */ + __IOM uint32_t RLAR_A1; /*!< Offset: 0x018 (R/W) MPU Region Limit Address Register Alias 1 */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Region Base Address Register Alias 2 */ + __IOM uint32_t RLAR_A2; /*!< Offset: 0x020 (R/W) MPU Region Limit Address Register Alias 2 */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Region Base Address Register Alias 3 */ + __IOM uint32_t RLAR_A3; /*!< Offset: 0x028 (R/W) MPU Region Limit Address Register Alias 3 */ + uint32_t RESERVED0[1]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: Region enable bit Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: Region enable bit Disable Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#else + uint32_t RESERVED0[3]; +#endif + __IOM uint32_t SFSR; /*!< Offset: 0x014 (R/W) Secure Fault Status Register */ + __IOM uint32_t SFAR; /*!< Offset: 0x018 (R/W) Secure Fault Address Register */ +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/* Secure Fault Status Register Definitions */ +#define SAU_SFSR_LSERR_Pos 7U /*!< SAU SFSR: LSERR Position */ +#define SAU_SFSR_LSERR_Msk (1UL << SAU_SFSR_LSERR_Pos) /*!< SAU SFSR: LSERR Mask */ + +#define SAU_SFSR_SFARVALID_Pos 6U /*!< SAU SFSR: SFARVALID Position */ +#define SAU_SFSR_SFARVALID_Msk (1UL << SAU_SFSR_SFARVALID_Pos) /*!< SAU SFSR: SFARVALID Mask */ + +#define SAU_SFSR_LSPERR_Pos 5U /*!< SAU SFSR: LSPERR Position */ +#define SAU_SFSR_LSPERR_Msk (1UL << SAU_SFSR_LSPERR_Pos) /*!< SAU SFSR: LSPERR Mask */ + +#define SAU_SFSR_INVTRAN_Pos 4U /*!< SAU SFSR: INVTRAN Position */ +#define SAU_SFSR_INVTRAN_Msk (1UL << SAU_SFSR_INVTRAN_Pos) /*!< SAU SFSR: INVTRAN Mask */ + +#define SAU_SFSR_AUVIOL_Pos 3U /*!< SAU SFSR: AUVIOL Position */ +#define SAU_SFSR_AUVIOL_Msk (1UL << SAU_SFSR_AUVIOL_Pos) /*!< SAU SFSR: AUVIOL Mask */ + +#define SAU_SFSR_INVER_Pos 2U /*!< SAU SFSR: INVER Position */ +#define SAU_SFSR_INVER_Msk (1UL << SAU_SFSR_INVER_Pos) /*!< SAU SFSR: INVER Mask */ + +#define SAU_SFSR_INVIS_Pos 1U /*!< SAU SFSR: INVIS Position */ +#define SAU_SFSR_INVIS_Msk (1UL << SAU_SFSR_INVIS_Pos) /*!< SAU SFSR: INVIS Mask */ + +#define SAU_SFSR_INVEP_Pos 0U /*!< SAU SFSR: INVEP Position */ +#define SAU_SFSR_INVEP_Msk (1UL /*<< SAU_SFSR_INVEP_Pos*/) /*!< SAU SFSR: INVEP Mask */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ +#define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */ + +#define FPU_FPCCR_CLRONRET_Pos 28U /*!< FPCCR: CLRONRET Position */ +#define FPU_FPCCR_CLRONRET_Msk (1UL << FPU_FPCCR_CLRONRET_Pos) /*!< FPCCR: CLRONRET bit Mask */ + +#define FPU_FPCCR_CLRONRETS_Pos 27U /*!< FPCCR: CLRONRETS Position */ +#define FPU_FPCCR_CLRONRETS_Msk (1UL << FPU_FPCCR_CLRONRETS_Pos) /*!< FPCCR: CLRONRETS bit Mask */ + +#define FPU_FPCCR_TS_Pos 26U /*!< FPCCR: TS Position */ +#define FPU_FPCCR_TS_Msk (1UL << FPU_FPCCR_TS_Pos) /*!< FPCCR: TS bit Mask */ + +#define FPU_FPCCR_UFRDY_Pos 10U /*!< FPCCR: UFRDY Position */ +#define FPU_FPCCR_UFRDY_Msk (1UL << FPU_FPCCR_UFRDY_Pos) /*!< FPCCR: UFRDY bit Mask */ + +#define FPU_FPCCR_SPLIMVIOL_Pos 9U /*!< FPCCR: SPLIMVIOL Position */ +#define FPU_FPCCR_SPLIMVIOL_Msk (1UL << FPU_FPCCR_SPLIMVIOL_Pos) /*!< FPCCR: SPLIMVIOL bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_SFRDY_Pos 7U /*!< FPCCR: SFRDY Position */ +#define FPU_FPCCR_SFRDY_Msk (1UL << FPU_FPCCR_SFRDY_Pos) /*!< FPCCR: SFRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_S_Pos 2U /*!< FPCCR: Security status of the FP context bit Position */ +#define FPU_FPCCR_S_Msk (1UL << FPU_FPCCR_S_Pos) /*!< FPCCR: Security status of the FP context bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + + #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ + #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCnSCB_NS ((SCnSCB_Type *) SCS_BASE_NS ) /*!< System control Register not in SCB(non-secure address space) */ + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + + #define FPU_BASE_NS (SCS_BASE_NS + 0x0F30UL) /*!< Floating Point Unit (non-secure address space) */ + #define FPU_NS ((FPU_Type *) FPU_BASE_NS ) /*!< Floating Point Unit (non-secure address space) */ + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000004UL) /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Priority Grouping (non-secure) + \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB_NS->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB_NS->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping (non-secure) + \details Reads the priority grouping field from the non-secure NVIC when in secure state. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void) +{ + return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) + { + return 2U; /* Double + Single precision FPU */ + } + else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM35P_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/libs/Drivers/CMSIS/Include/core_cm4.h b/libs/Drivers/CMSIS/Include/core_cm4.h new file mode 100644 index 0000000..12c023b --- /dev/null +++ b/libs/Drivers/CMSIS/Include/core_cm4.h @@ -0,0 +1,2124 @@ +/**************************************************************************//** + * @file core_cm4.h + * @brief CMSIS Cortex-M4 Core Peripheral Access Layer Header File + * @version V5.1.0 + * @date 13. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM4_H_GENERIC +#define __CORE_CM4_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M4 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM4 definitions */ +#define __CM4_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM4_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16U) | \ + __CM4_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (4U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM4_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM4_H_DEPENDANT +#define __CORE_CM4_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM4_REV + #define __CM4_REV 0x0000U + #warning "__CM4_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M4 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:1; /*!< bit: 9 Reserved */ + uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit */ + uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ +#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ +#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ + uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5U]; + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISOOFP_Pos 9U /*!< ACTLR: DISOOFP Position */ +#define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) /*!< ACTLR: DISOOFP Mask */ + +#define SCnSCB_ACTLR_DISFPCA_Pos 8U /*!< ACTLR: DISFPCA Position */ +#define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) /*!< ACTLR: DISFPCA Mask */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U /*!< ACTLR: DISDEFWBUF Position */ +#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ +#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ + +#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ +#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ +#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ + +#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ +#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x018 (R/ ) Media and FP Feature Register 2 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/* Media and FP Feature Register 2 Definitions */ + +#define FPU_MVFR2_VFP_Misc_Pos 4U /*!< MVFR2: VFP Misc bits Position */ +#define FPU_MVFR2_VFP_Misc_Msk (0xFUL << FPU_MVFR2_VFP_Misc_Pos) /*!< MVFR2: VFP Misc bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +#define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ +#define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ +#define EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL) /* return to Handler mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL) /* return to Thread mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL) /* return to Thread mode, uses PSP after return, restore floating-point state */ + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector; + /* ARM Application Note 321 states that the M4 does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM4_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/libs/Drivers/CMSIS/Include/core_cm7.h b/libs/Drivers/CMSIS/Include/core_cm7.h new file mode 100644 index 0000000..c4515d8 --- /dev/null +++ b/libs/Drivers/CMSIS/Include/core_cm7.h @@ -0,0 +1,2725 @@ +/**************************************************************************//** + * @file core_cm7.h + * @brief CMSIS Cortex-M7 Core Peripheral Access Layer Header File + * @version V5.1.1 + * @date 28. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM7_H_GENERIC +#define __CORE_CM7_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M7 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM7 definitions */ +#define __CM7_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM7_CMSIS_VERSION_SUB ( __CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM7_CMSIS_VERSION ((__CM7_CMSIS_VERSION_MAIN << 16U) | \ + __CM7_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (7U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM7_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM7_H_DEPENDANT +#define __CORE_CM7_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM7_REV + #define __CM7_REV 0x0000U + #warning "__CM7_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __ICACHE_PRESENT + #define __ICACHE_PRESENT 0U + #warning "__ICACHE_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DCACHE_PRESENT + #define __DCACHE_PRESENT 0U + #warning "__DCACHE_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DTCM_PRESENT + #define __DTCM_PRESENT 0U + #warning "__DTCM_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M7 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:1; /*!< bit: 9 Reserved */ + uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit */ + uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ +#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ +#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ + uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_AFR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[1U]; + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + uint32_t RESERVED3[93U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ + uint32_t RESERVED7[6U]; + __IOM uint32_t ITCMCR; /*!< Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register */ + __IOM uint32_t DTCMCR; /*!< Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers */ + __IOM uint32_t AHBPCR; /*!< Offset: 0x298 (R/W) AHBP Control Register */ + __IOM uint32_t CACR; /*!< Offset: 0x29C (R/W) L1 Cache Control Register */ + __IOM uint32_t AHBSCR; /*!< Offset: 0x2A0 (R/W) AHB Slave Control Register */ + uint32_t RESERVED8[1U]; + __IOM uint32_t ABFSR; /*!< Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: Branch prediction enable bit Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: Branch prediction enable bit Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: Instruction cache enable bit Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: Instruction cache enable bit Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: Cache enable bit Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: Cache enable bit Mask */ + +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/* Instruction Tightly-Coupled Memory Control Register Definitions */ +#define SCB_ITCMCR_SZ_Pos 3U /*!< SCB ITCMCR: SZ Position */ +#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos) /*!< SCB ITCMCR: SZ Mask */ + +#define SCB_ITCMCR_RETEN_Pos 2U /*!< SCB ITCMCR: RETEN Position */ +#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos) /*!< SCB ITCMCR: RETEN Mask */ + +#define SCB_ITCMCR_RMW_Pos 1U /*!< SCB ITCMCR: RMW Position */ +#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos) /*!< SCB ITCMCR: RMW Mask */ + +#define SCB_ITCMCR_EN_Pos 0U /*!< SCB ITCMCR: EN Position */ +#define SCB_ITCMCR_EN_Msk (1UL /*<< SCB_ITCMCR_EN_Pos*/) /*!< SCB ITCMCR: EN Mask */ + +/* Data Tightly-Coupled Memory Control Register Definitions */ +#define SCB_DTCMCR_SZ_Pos 3U /*!< SCB DTCMCR: SZ Position */ +#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos) /*!< SCB DTCMCR: SZ Mask */ + +#define SCB_DTCMCR_RETEN_Pos 2U /*!< SCB DTCMCR: RETEN Position */ +#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos) /*!< SCB DTCMCR: RETEN Mask */ + +#define SCB_DTCMCR_RMW_Pos 1U /*!< SCB DTCMCR: RMW Position */ +#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos) /*!< SCB DTCMCR: RMW Mask */ + +#define SCB_DTCMCR_EN_Pos 0U /*!< SCB DTCMCR: EN Position */ +#define SCB_DTCMCR_EN_Msk (1UL /*<< SCB_DTCMCR_EN_Pos*/) /*!< SCB DTCMCR: EN Mask */ + +/* AHBP Control Register Definitions */ +#define SCB_AHBPCR_SZ_Pos 1U /*!< SCB AHBPCR: SZ Position */ +#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos) /*!< SCB AHBPCR: SZ Mask */ + +#define SCB_AHBPCR_EN_Pos 0U /*!< SCB AHBPCR: EN Position */ +#define SCB_AHBPCR_EN_Msk (1UL /*<< SCB_AHBPCR_EN_Pos*/) /*!< SCB AHBPCR: EN Mask */ + +/* L1 Cache Control Register Definitions */ +#define SCB_CACR_FORCEWT_Pos 2U /*!< SCB CACR: FORCEWT Position */ +#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos) /*!< SCB CACR: FORCEWT Mask */ + +#define SCB_CACR_ECCEN_Pos 1U /*!< SCB CACR: ECCEN Position */ +#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos) /*!< SCB CACR: ECCEN Mask */ + +#define SCB_CACR_SIWT_Pos 0U /*!< SCB CACR: SIWT Position */ +#define SCB_CACR_SIWT_Msk (1UL /*<< SCB_CACR_SIWT_Pos*/) /*!< SCB CACR: SIWT Mask */ + +/* AHBS Control Register Definitions */ +#define SCB_AHBSCR_INITCOUNT_Pos 11U /*!< SCB AHBSCR: INITCOUNT Position */ +#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos) /*!< SCB AHBSCR: INITCOUNT Mask */ + +#define SCB_AHBSCR_TPRI_Pos 2U /*!< SCB AHBSCR: TPRI Position */ +#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos) /*!< SCB AHBSCR: TPRI Mask */ + +#define SCB_AHBSCR_CTL_Pos 0U /*!< SCB AHBSCR: CTL Position*/ +#define SCB_AHBSCR_CTL_Msk (3UL /*<< SCB_AHBPCR_CTL_Pos*/) /*!< SCB AHBSCR: CTL Mask */ + +/* Auxiliary Bus Fault Status Register Definitions */ +#define SCB_ABFSR_AXIMTYPE_Pos 8U /*!< SCB ABFSR: AXIMTYPE Position*/ +#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos) /*!< SCB ABFSR: AXIMTYPE Mask */ + +#define SCB_ABFSR_EPPB_Pos 4U /*!< SCB ABFSR: EPPB Position*/ +#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos) /*!< SCB ABFSR: EPPB Mask */ + +#define SCB_ABFSR_AXIM_Pos 3U /*!< SCB ABFSR: AXIM Position*/ +#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos) /*!< SCB ABFSR: AXIM Mask */ + +#define SCB_ABFSR_AHBP_Pos 2U /*!< SCB ABFSR: AHBP Position*/ +#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos) /*!< SCB ABFSR: AHBP Mask */ + +#define SCB_ABFSR_DTCM_Pos 1U /*!< SCB ABFSR: DTCM Position*/ +#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos) /*!< SCB ABFSR: DTCM Mask */ + +#define SCB_ABFSR_ITCM_Pos 0U /*!< SCB ABFSR: ITCM Position*/ +#define SCB_ABFSR_ITCM_Msk (1UL /*<< SCB_ABFSR_ITCM_Pos*/) /*!< SCB ABFSR: ITCM Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISDYNADD_Pos 26U /*!< ACTLR: DISDYNADD Position */ +#define SCnSCB_ACTLR_DISDYNADD_Msk (1UL << SCnSCB_ACTLR_DISDYNADD_Pos) /*!< ACTLR: DISDYNADD Mask */ + +#define SCnSCB_ACTLR_DISISSCH1_Pos 21U /*!< ACTLR: DISISSCH1 Position */ +#define SCnSCB_ACTLR_DISISSCH1_Msk (0x1FUL << SCnSCB_ACTLR_DISISSCH1_Pos) /*!< ACTLR: DISISSCH1 Mask */ + +#define SCnSCB_ACTLR_DISDI_Pos 16U /*!< ACTLR: DISDI Position */ +#define SCnSCB_ACTLR_DISDI_Msk (0x1FUL << SCnSCB_ACTLR_DISDI_Pos) /*!< ACTLR: DISDI Mask */ + +#define SCnSCB_ACTLR_DISCRITAXIRUR_Pos 15U /*!< ACTLR: DISCRITAXIRUR Position */ +#define SCnSCB_ACTLR_DISCRITAXIRUR_Msk (1UL << SCnSCB_ACTLR_DISCRITAXIRUR_Pos) /*!< ACTLR: DISCRITAXIRUR Mask */ + +#define SCnSCB_ACTLR_DISBTACALLOC_Pos 14U /*!< ACTLR: DISBTACALLOC Position */ +#define SCnSCB_ACTLR_DISBTACALLOC_Msk (1UL << SCnSCB_ACTLR_DISBTACALLOC_Pos) /*!< ACTLR: DISBTACALLOC Mask */ + +#define SCnSCB_ACTLR_DISBTACREAD_Pos 13U /*!< ACTLR: DISBTACREAD Position */ +#define SCnSCB_ACTLR_DISBTACREAD_Msk (1UL << SCnSCB_ACTLR_DISBTACREAD_Pos) /*!< ACTLR: DISBTACREAD Mask */ + +#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos 12U /*!< ACTLR: DISITMATBFLUSH Position */ +#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos) /*!< ACTLR: DISITMATBFLUSH Mask */ + +#define SCnSCB_ACTLR_DISRAMODE_Pos 11U /*!< ACTLR: DISRAMODE Position */ +#define SCnSCB_ACTLR_DISRAMODE_Msk (1UL << SCnSCB_ACTLR_DISRAMODE_Pos) /*!< ACTLR: DISRAMODE Mask */ + +#define SCnSCB_ACTLR_FPEXCODIS_Pos 10U /*!< ACTLR: FPEXCODIS Position */ +#define SCnSCB_ACTLR_FPEXCODIS_Msk (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos) /*!< ACTLR: FPEXCODIS Mask */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED3[981U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( W) Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ +#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ + +#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ +#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ +#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ + +#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ +#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x018 (R/ ) Media and FP Feature Register 2 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/* Media and FP Feature Register 2 Definitions */ + +#define FPU_MVFR2_VFP_Misc_Pos 4U /*!< MVFR2: VFP Misc bits Position */ +#define FPU_MVFR2_VFP_Misc_Msk (0xFUL << FPU_MVFR2_VFP_Misc_Pos) /*!< MVFR2: VFP Misc bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +#define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ +#define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ +#define EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL) /* return to Handler mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL) /* return to Thread mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL) /* return to Thread mode, uses PSP after return, restore floating-point state */ + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector; + __DSB(); +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = SCB->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) + { + return 2U; /* Double + Single precision FPU */ + } + else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## Cache functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_CacheFunctions Cache Functions + \brief Functions that configure Instruction and Data cache. + @{ + */ + +/* Cache Size ID Register Macros */ +#define CCSIDR_WAYS(x) (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos) +#define CCSIDR_SETS(x) (((x) & SCB_CCSIDR_NUMSETS_Msk ) >> SCB_CCSIDR_NUMSETS_Pos ) + +#define __SCB_DCACHE_LINE_SIZE 32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR */ +#define __SCB_ICACHE_LINE_SIZE 32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR */ + +/** + \brief Enable I-Cache + \details Turns on I-Cache + */ +__STATIC_FORCEINLINE void SCB_EnableICache (void) +{ + #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) + if (SCB->CCR & SCB_CCR_IC_Msk) return; /* return if ICache is already enabled */ + + __DSB(); + __ISB(); + SCB->ICIALLU = 0UL; /* invalidate I-Cache */ + __DSB(); + __ISB(); + SCB->CCR |= (uint32_t)SCB_CCR_IC_Msk; /* enable I-Cache */ + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Disable I-Cache + \details Turns off I-Cache + */ +__STATIC_FORCEINLINE void SCB_DisableICache (void) +{ + #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) + __DSB(); + __ISB(); + SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk; /* disable I-Cache */ + SCB->ICIALLU = 0UL; /* invalidate I-Cache */ + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Invalidate I-Cache + \details Invalidates I-Cache + */ +__STATIC_FORCEINLINE void SCB_InvalidateICache (void) +{ + #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) + __DSB(); + __ISB(); + SCB->ICIALLU = 0UL; + __DSB(); + __ISB(); + #endif +} + + +/** + \brief I-Cache Invalidate by address + \details Invalidates I-Cache for the given address. + I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity. + I-Cache memory blocks which are part of given address + given size are invalidated. + \param[in] addr address + \param[in] isize size of memory block (in number of bytes) +*/ +__STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (void *addr, int32_t isize) +{ + #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) + if ( isize > 0 ) { + int32_t op_size = isize + (((uint32_t)addr) & (__SCB_ICACHE_LINE_SIZE - 1U)); + uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_ICACHE_LINE_SIZE - 1U) */; + + __DSB(); + + do { + SCB->ICIMVAU = op_addr; /* register accepts only 32byte aligned values, only bits 31..5 are valid */ + op_addr += __SCB_ICACHE_LINE_SIZE; + op_size -= __SCB_ICACHE_LINE_SIZE; + } while ( op_size > 0 ); + + __DSB(); + __ISB(); + } + #endif +} + + +/** + \brief Enable D-Cache + \details Turns on D-Cache + */ +__STATIC_FORCEINLINE void SCB_EnableDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + if (SCB->CCR & SCB_CCR_DC_Msk) return; /* return if DCache is already enabled */ + + SCB->CSSELR = 0U; /* select Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) | + ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + __DSB(); + + SCB->CCR |= (uint32_t)SCB_CCR_DC_Msk; /* enable D-Cache */ + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Disable D-Cache + \details Turns off D-Cache + */ +__STATIC_FORCEINLINE void SCB_DisableDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = 0U; /* select Level 1 data cache */ + __DSB(); + + SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk; /* disable D-Cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* clean & invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | + ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Invalidate D-Cache + \details Invalidates D-Cache + */ +__STATIC_FORCEINLINE void SCB_InvalidateDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = 0U; /* select Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) | + ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Clean D-Cache + \details Cleans D-Cache + */ +__STATIC_FORCEINLINE void SCB_CleanDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = 0U; /* select Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* clean D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) | + ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Clean & Invalidate D-Cache + \details Cleans and Invalidates D-Cache + */ +__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = 0U; /* select Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* clean & invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | + ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief D-Cache Invalidate by address + \details Invalidates D-Cache for the given address. + D-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity. + D-Cache memory blocks which are part of given address + given size are invalidated. + \param[in] addr address + \param[in] dsize size of memory block (in number of bytes) +*/ +__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + if ( dsize > 0 ) { + int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U)); + uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */; + + __DSB(); + + do { + SCB->DCIMVAC = op_addr; /* register accepts only 32byte aligned values, only bits 31..5 are valid */ + op_addr += __SCB_DCACHE_LINE_SIZE; + op_size -= __SCB_DCACHE_LINE_SIZE; + } while ( op_size > 0 ); + + __DSB(); + __ISB(); + } + #endif +} + + +/** + \brief D-Cache Clean by address + \details Cleans D-Cache for the given address + D-Cache is cleaned starting from a 32 byte aligned address in 32 byte granularity. + D-Cache memory blocks which are part of given address + given size are cleaned. + \param[in] addr address + \param[in] dsize size of memory block (in number of bytes) +*/ +__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + if ( dsize > 0 ) { + int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U)); + uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */; + + __DSB(); + + do { + SCB->DCCMVAC = op_addr; /* register accepts only 32byte aligned values, only bits 31..5 are valid */ + op_addr += __SCB_DCACHE_LINE_SIZE; + op_size -= __SCB_DCACHE_LINE_SIZE; + } while ( op_size > 0 ); + + __DSB(); + __ISB(); + } + #endif +} + + +/** + \brief D-Cache Clean and Invalidate by address + \details Cleans and invalidates D_Cache for the given address + D-Cache is cleaned and invalidated starting from a 32 byte aligned address in 32 byte granularity. + D-Cache memory blocks which are part of given address + given size are cleaned and invalidated. + \param[in] addr address (aligned to 32-byte boundary) + \param[in] dsize size of memory block (in number of bytes) +*/ +__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + if ( dsize > 0 ) { + int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U)); + uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */; + + __DSB(); + + do { + SCB->DCCIMVAC = op_addr; /* register accepts only 32byte aligned values, only bits 31..5 are valid */ + op_addr += __SCB_DCACHE_LINE_SIZE; + op_size -= __SCB_DCACHE_LINE_SIZE; + } while ( op_size > 0 ); + + __DSB(); + __ISB(); + } + #endif +} + +/*@} end of CMSIS_Core_CacheFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM7_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/libs/Drivers/CMSIS/Include/core_sc000.h b/libs/Drivers/CMSIS/Include/core_sc000.h new file mode 100644 index 0000000..cf92577 --- /dev/null +++ b/libs/Drivers/CMSIS/Include/core_sc000.h @@ -0,0 +1,1025 @@ +/**************************************************************************//** + * @file core_sc000.h + * @brief CMSIS SC000 Core Peripheral Access Layer Header File + * @version V5.0.6 + * @date 12. November 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_SC000_H_GENERIC +#define __CORE_SC000_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup SC000 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS SC000 definitions */ +#define __SC000_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __SC000_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __SC000_CMSIS_VERSION ((__SC000_CMSIS_VERSION_MAIN << 16U) | \ + __SC000_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_SC (000U) /*!< Cortex secure core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC000_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_SC000_H_DEPENDANT +#define __CORE_SC000_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __SC000_REV + #define __SC000_REV 0x0000U + #warning "__SC000_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group SC000 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t _reserved0:1; /*!< bit: 0 Reserved */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED0[1U]; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + uint32_t RESERVED1[154U]; + __IOM uint32_t SFCR; /*!< Offset: 0x290 (R/W) Security Features Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 8U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief SC000 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the SC000 header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else +/*#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping not available for SC000 */ +/*#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping not available for SC000 */ + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ +/*#define NVIC_GetActive __NVIC_GetActive not available for SC000 */ + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; + /* ARM Application Note 321 states that the M0 and M0+ do not require the architectural barrier - assume SC000 is the same */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC000_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/libs/Drivers/CMSIS/Include/core_sc300.h b/libs/Drivers/CMSIS/Include/core_sc300.h new file mode 100644 index 0000000..40f3af8 --- /dev/null +++ b/libs/Drivers/CMSIS/Include/core_sc300.h @@ -0,0 +1,1912 @@ +/**************************************************************************//** + * @file core_sc300.h + * @brief CMSIS SC300 Core Peripheral Access Layer Header File + * @version V5.0.8 + * @date 31. May 2019 + ******************************************************************************/ +/* + * Copyright (c) 2009-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_SC300_H_GENERIC +#define __CORE_SC300_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup SC3000 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS SC300 definitions */ +#define __SC300_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __SC300_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __SC300_CMSIS_VERSION ((__SC300_CMSIS_VERSION_MAIN << 16U) | \ + __SC300_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_SC (300U) /*!< Cortex secure core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_FP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC300_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_SC300_H_DEPENDANT +#define __CORE_SC300_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __SC300_REV + #define __SC300_REV 0x0000U + #warning "__SC300_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group SC300 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:1; /*!< bit: 9 Reserved */ + uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ + uint32_t _reserved1:8; /*!< bit: 16..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit */ + uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ +#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ +#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RESERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5U]; + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + uint32_t RESERVED1[129U]; + __IOM uint32_t SFCR; /*!< Offset: 0x290 (R/W) Security Features Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLBASE_Pos 29U /*!< SCB VTOR: TBLBASE Position */ +#define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */ + +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U /*!< ACTLR: DISDEFWBUF Position */ +#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[32U]; + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ +#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ + +#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ +#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ +#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ + +#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ +#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + __COMPILER_BARRIER(); + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __COMPILER_BARRIER(); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector; + /* ARM Application Note 321 states that the M3 does not require the architectural barrier */ +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t vectors = (uint32_t )SCB->VTOR; + return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)); +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC300_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/libs/Drivers/CMSIS/Include/mpu_armv7.h b/libs/Drivers/CMSIS/Include/mpu_armv7.h new file mode 100644 index 0000000..66ef59b --- /dev/null +++ b/libs/Drivers/CMSIS/Include/mpu_armv7.h @@ -0,0 +1,272 @@ +/****************************************************************************** + * @file mpu_armv7.h + * @brief CMSIS MPU API for Armv7-M MPU + * @version V5.1.0 + * @date 08. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2017-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef ARM_MPU_ARMV7_H +#define ARM_MPU_ARMV7_H + +#define ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U) ///!< MPU Region Size 32 Bytes +#define ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U) ///!< MPU Region Size 64 Bytes +#define ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U) ///!< MPU Region Size 128 Bytes +#define ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U) ///!< MPU Region Size 256 Bytes +#define ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U) ///!< MPU Region Size 512 Bytes +#define ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U) ///!< MPU Region Size 1 KByte +#define ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU) ///!< MPU Region Size 2 KBytes +#define ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU) ///!< MPU Region Size 4 KBytes +#define ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU) ///!< MPU Region Size 8 KBytes +#define ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU) ///!< MPU Region Size 16 KBytes +#define ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU) ///!< MPU Region Size 32 KBytes +#define ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU) ///!< MPU Region Size 64 KBytes +#define ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U) ///!< MPU Region Size 128 KBytes +#define ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U) ///!< MPU Region Size 256 KBytes +#define ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U) ///!< MPU Region Size 512 KBytes +#define ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U) ///!< MPU Region Size 1 MByte +#define ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U) ///!< MPU Region Size 2 MBytes +#define ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U) ///!< MPU Region Size 4 MBytes +#define ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U) ///!< MPU Region Size 8 MBytes +#define ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U) ///!< MPU Region Size 16 MBytes +#define ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U) ///!< MPU Region Size 32 MBytes +#define ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U) ///!< MPU Region Size 64 MBytes +#define ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU) ///!< MPU Region Size 128 MBytes +#define ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU) ///!< MPU Region Size 256 MBytes +#define ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU) ///!< MPU Region Size 512 MBytes +#define ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU) ///!< MPU Region Size 1 GByte +#define ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU) ///!< MPU Region Size 2 GBytes +#define ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU) ///!< MPU Region Size 4 GBytes + +#define ARM_MPU_AP_NONE 0U ///!< MPU Access Permission no access +#define ARM_MPU_AP_PRIV 1U ///!< MPU Access Permission privileged access only +#define ARM_MPU_AP_URO 2U ///!< MPU Access Permission unprivileged access read-only +#define ARM_MPU_AP_FULL 3U ///!< MPU Access Permission full access +#define ARM_MPU_AP_PRO 5U ///!< MPU Access Permission privileged access read-only +#define ARM_MPU_AP_RO 6U ///!< MPU Access Permission read-only access + +/** MPU Region Base Address Register Value +* +* \param Region The region to be configured, number 0 to 15. +* \param BaseAddress The base address for the region. +*/ +#define ARM_MPU_RBAR(Region, BaseAddress) \ + (((BaseAddress) & MPU_RBAR_ADDR_Msk) | \ + ((Region) & MPU_RBAR_REGION_Msk) | \ + (MPU_RBAR_VALID_Msk)) + +/** +* MPU Memory Access Attributes +* +* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. +* \param IsShareable Region is shareable between multiple bus masters. +* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache. +* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy. +*/ +#define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable) \ + ((((TypeExtField) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | \ + (((IsShareable) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | \ + (((IsCacheable) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \ + (((IsBufferable) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk)) + +/** +* MPU Region Attribute and Size Register Value +* +* \param DisableExec Instruction access disable bit, 1= disable instruction fetches. +* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode. +* \param AccessAttributes Memory access attribution, see \ref ARM_MPU_ACCESS_. +* \param SubRegionDisable Sub-region disable field. +* \param Size Region size of the region to be configured, for example 4K, 8K. +*/ +#define ARM_MPU_RASR_EX(DisableExec, AccessPermission, AccessAttributes, SubRegionDisable, Size) \ + ((((DisableExec) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | \ + (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | \ + (((AccessAttributes) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk))) | \ + (((SubRegionDisable) << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | \ + (((Size) << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) | \ + (((MPU_RASR_ENABLE_Msk)))) + +/** +* MPU Region Attribute and Size Register Value +* +* \param DisableExec Instruction access disable bit, 1= disable instruction fetches. +* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode. +* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. +* \param IsShareable Region is shareable between multiple bus masters. +* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache. +* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy. +* \param SubRegionDisable Sub-region disable field. +* \param Size Region size of the region to be configured, for example 4K, 8K. +*/ +#define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) \ + ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size) + +/** +* MPU Memory Access Attribute for strongly ordered memory. +* - TEX: 000b +* - Shareable +* - Non-cacheable +* - Non-bufferable +*/ +#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U) + +/** +* MPU Memory Access Attribute for device memory. +* - TEX: 000b (if shareable) or 010b (if non-shareable) +* - Shareable or non-shareable +* - Non-cacheable +* - Bufferable (if shareable) or non-bufferable (if non-shareable) +* +* \param IsShareable Configures the device memory as shareable or non-shareable. +*/ +#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U)) + +/** +* MPU Memory Access Attribute for normal memory. +* - TEX: 1BBb (reflecting outer cacheability rules) +* - Shareable or non-shareable +* - Cacheable or non-cacheable (reflecting inner cacheability rules) +* - Bufferable or non-bufferable (reflecting inner cacheability rules) +* +* \param OuterCp Configures the outer cache policy. +* \param InnerCp Configures the inner cache policy. +* \param IsShareable Configures the memory as shareable or non-shareable. +*/ +#define ARM_MPU_ACCESS_NORMAL(OuterCp, InnerCp, IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U)) + +/** +* MPU Memory Access Attribute non-cacheable policy. +*/ +#define ARM_MPU_CACHEP_NOCACHE 0U + +/** +* MPU Memory Access Attribute write-back, write and read allocate policy. +*/ +#define ARM_MPU_CACHEP_WB_WRA 1U + +/** +* MPU Memory Access Attribute write-through, no write allocate policy. +*/ +#define ARM_MPU_CACHEP_WT_NWA 2U + +/** +* MPU Memory Access Attribute write-back, no write allocate policy. +*/ +#define ARM_MPU_CACHEP_WB_NWA 3U + + +/** +* Struct for a single MPU Region +*/ +typedef struct { + uint32_t RBAR; //!< The region base address register value (RBAR) + uint32_t RASR; //!< The region attribute and size register value (RASR) \ref MPU_RASR +} ARM_MPU_Region_t; + +/** Enable the MPU. +* \param MPU_Control Default access permissions for unconfigured regions. +*/ +__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control) +{ + MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; +#endif + __DSB(); + __ISB(); +} + +/** Disable the MPU. +*/ +__STATIC_INLINE void ARM_MPU_Disable(void) +{ + __DMB(); +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; +#endif + MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk; +} + +/** Clear and disable the given MPU region. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr) +{ + MPU->RNR = rnr; + MPU->RASR = 0U; +} + +/** Configure an MPU region. +* \param rbar Value for RBAR register. +* \param rsar Value for RSAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr) +{ + MPU->RBAR = rbar; + MPU->RASR = rasr; +} + +/** Configure the given MPU region. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rsar Value for RSAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr) +{ + MPU->RNR = rnr; + MPU->RBAR = rbar; + MPU->RASR = rasr; +} + +/** Memcopy with strictly ordered memory access, e.g. for register targets. +* \param dst Destination data is copied to. +* \param src Source data is copied from. +* \param len Amount of data words to be copied. +*/ +__STATIC_INLINE void ARM_MPU_OrderedMemcpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len) +{ + uint32_t i; + for (i = 0U; i < len; ++i) + { + dst[i] = src[i]; + } +} + +/** Load the given number of MPU regions from a table. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt) +{ + const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U; + while (cnt > MPU_TYPE_RALIASES) { + ARM_MPU_OrderedMemcpy(&(MPU->RBAR), &(table->RBAR), MPU_TYPE_RALIASES*rowWordSize); + table += MPU_TYPE_RALIASES; + cnt -= MPU_TYPE_RALIASES; + } + ARM_MPU_OrderedMemcpy(&(MPU->RBAR), &(table->RBAR), cnt*rowWordSize); +} + +#endif diff --git a/libs/Drivers/CMSIS/Include/mpu_armv8.h b/libs/Drivers/CMSIS/Include/mpu_armv8.h new file mode 100644 index 0000000..0041d4d --- /dev/null +++ b/libs/Drivers/CMSIS/Include/mpu_armv8.h @@ -0,0 +1,346 @@ +/****************************************************************************** + * @file mpu_armv8.h + * @brief CMSIS MPU API for Armv8-M and Armv8.1-M MPU + * @version V5.1.0 + * @date 08. March 2019 + ******************************************************************************/ +/* + * Copyright (c) 2017-2019 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef ARM_MPU_ARMV8_H +#define ARM_MPU_ARMV8_H + +/** \brief Attribute for device memory (outer only) */ +#define ARM_MPU_ATTR_DEVICE ( 0U ) + +/** \brief Attribute for non-cacheable, normal memory */ +#define ARM_MPU_ATTR_NON_CACHEABLE ( 4U ) + +/** \brief Attribute for normal memory (outer and inner) +* \param NT Non-Transient: Set to 1 for non-transient data. +* \param WB Write-Back: Set to 1 to use write-back update policy. +* \param RA Read Allocation: Set to 1 to use cache allocation on read miss. +* \param WA Write Allocation: Set to 1 to use cache allocation on write miss. +*/ +#define ARM_MPU_ATTR_MEMORY_(NT, WB, RA, WA) \ + (((NT & 1U) << 3U) | ((WB & 1U) << 2U) | ((RA & 1U) << 1U) | (WA & 1U)) + +/** \brief Device memory type non Gathering, non Re-ordering, non Early Write Acknowledgement */ +#define ARM_MPU_ATTR_DEVICE_nGnRnE (0U) + +/** \brief Device memory type non Gathering, non Re-ordering, Early Write Acknowledgement */ +#define ARM_MPU_ATTR_DEVICE_nGnRE (1U) + +/** \brief Device memory type non Gathering, Re-ordering, Early Write Acknowledgement */ +#define ARM_MPU_ATTR_DEVICE_nGRE (2U) + +/** \brief Device memory type Gathering, Re-ordering, Early Write Acknowledgement */ +#define ARM_MPU_ATTR_DEVICE_GRE (3U) + +/** \brief Memory Attribute +* \param O Outer memory attributes +* \param I O == ARM_MPU_ATTR_DEVICE: Device memory attributes, else: Inner memory attributes +*/ +#define ARM_MPU_ATTR(O, I) (((O & 0xFU) << 4U) | (((O & 0xFU) != 0U) ? (I & 0xFU) : ((I & 0x3U) << 2U))) + +/** \brief Normal memory non-shareable */ +#define ARM_MPU_SH_NON (0U) + +/** \brief Normal memory outer shareable */ +#define ARM_MPU_SH_OUTER (2U) + +/** \brief Normal memory inner shareable */ +#define ARM_MPU_SH_INNER (3U) + +/** \brief Memory access permissions +* \param RO Read-Only: Set to 1 for read-only memory. +* \param NP Non-Privileged: Set to 1 for non-privileged memory. +*/ +#define ARM_MPU_AP_(RO, NP) (((RO & 1U) << 1U) | (NP & 1U)) + +/** \brief Region Base Address Register value +* \param BASE The base address bits [31:5] of a memory region. The value is zero extended. Effective address gets 32 byte aligned. +* \param SH Defines the Shareability domain for this memory region. +* \param RO Read-Only: Set to 1 for a read-only memory region. +* \param NP Non-Privileged: Set to 1 for a non-privileged memory region. +* \oaram XN eXecute Never: Set to 1 for a non-executable memory region. +*/ +#define ARM_MPU_RBAR(BASE, SH, RO, NP, XN) \ + ((BASE & MPU_RBAR_BASE_Msk) | \ + ((SH << MPU_RBAR_SH_Pos) & MPU_RBAR_SH_Msk) | \ + ((ARM_MPU_AP_(RO, NP) << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk) | \ + ((XN << MPU_RBAR_XN_Pos) & MPU_RBAR_XN_Msk)) + +/** \brief Region Limit Address Register value +* \param LIMIT The limit address bits [31:5] for this memory region. The value is one extended. +* \param IDX The attribute index to be associated with this memory region. +*/ +#define ARM_MPU_RLAR(LIMIT, IDX) \ + ((LIMIT & MPU_RLAR_LIMIT_Msk) | \ + ((IDX << MPU_RLAR_AttrIndx_Pos) & MPU_RLAR_AttrIndx_Msk) | \ + (MPU_RLAR_EN_Msk)) + +#if defined(MPU_RLAR_PXN_Pos) + +/** \brief Region Limit Address Register with PXN value +* \param LIMIT The limit address bits [31:5] for this memory region. The value is one extended. +* \param PXN Privileged execute never. Defines whether code can be executed from this privileged region. +* \param IDX The attribute index to be associated with this memory region. +*/ +#define ARM_MPU_RLAR_PXN(LIMIT, PXN, IDX) \ + ((LIMIT & MPU_RLAR_LIMIT_Msk) | \ + ((PXN << MPU_RLAR_PXN_Pos) & MPU_RLAR_PXN_Msk) | \ + ((IDX << MPU_RLAR_AttrIndx_Pos) & MPU_RLAR_AttrIndx_Msk) | \ + (MPU_RLAR_EN_Msk)) + +#endif + +/** +* Struct for a single MPU Region +*/ +typedef struct { + uint32_t RBAR; /*!< Region Base Address Register value */ + uint32_t RLAR; /*!< Region Limit Address Register value */ +} ARM_MPU_Region_t; + +/** Enable the MPU. +* \param MPU_Control Default access permissions for unconfigured regions. +*/ +__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control) +{ + MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; +#endif + __DSB(); + __ISB(); +} + +/** Disable the MPU. +*/ +__STATIC_INLINE void ARM_MPU_Disable(void) +{ + __DMB(); +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; +#endif + MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk; +} + +#ifdef MPU_NS +/** Enable the Non-secure MPU. +* \param MPU_Control Default access permissions for unconfigured regions. +*/ +__STATIC_INLINE void ARM_MPU_Enable_NS(uint32_t MPU_Control) +{ + MPU_NS->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB_NS->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; +#endif + __DSB(); + __ISB(); +} + +/** Disable the Non-secure MPU. +*/ +__STATIC_INLINE void ARM_MPU_Disable_NS(void) +{ + __DMB(); +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB_NS->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; +#endif + MPU_NS->CTRL &= ~MPU_CTRL_ENABLE_Msk; +} +#endif + +/** Set the memory attribute encoding to the given MPU. +* \param mpu Pointer to the MPU to be configured. +* \param idx The attribute index to be set [0-7] +* \param attr The attribute value to be set. +*/ +__STATIC_INLINE void ARM_MPU_SetMemAttrEx(MPU_Type* mpu, uint8_t idx, uint8_t attr) +{ + const uint8_t reg = idx / 4U; + const uint32_t pos = ((idx % 4U) * 8U); + const uint32_t mask = 0xFFU << pos; + + if (reg >= (sizeof(mpu->MAIR) / sizeof(mpu->MAIR[0]))) { + return; // invalid index + } + + mpu->MAIR[reg] = ((mpu->MAIR[reg] & ~mask) | ((attr << pos) & mask)); +} + +/** Set the memory attribute encoding. +* \param idx The attribute index to be set [0-7] +* \param attr The attribute value to be set. +*/ +__STATIC_INLINE void ARM_MPU_SetMemAttr(uint8_t idx, uint8_t attr) +{ + ARM_MPU_SetMemAttrEx(MPU, idx, attr); +} + +#ifdef MPU_NS +/** Set the memory attribute encoding to the Non-secure MPU. +* \param idx The attribute index to be set [0-7] +* \param attr The attribute value to be set. +*/ +__STATIC_INLINE void ARM_MPU_SetMemAttr_NS(uint8_t idx, uint8_t attr) +{ + ARM_MPU_SetMemAttrEx(MPU_NS, idx, attr); +} +#endif + +/** Clear and disable the given MPU region of the given MPU. +* \param mpu Pointer to MPU to be used. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr) +{ + mpu->RNR = rnr; + mpu->RLAR = 0U; +} + +/** Clear and disable the given MPU region. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr) +{ + ARM_MPU_ClrRegionEx(MPU, rnr); +} + +#ifdef MPU_NS +/** Clear and disable the given Non-secure MPU region. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegion_NS(uint32_t rnr) +{ + ARM_MPU_ClrRegionEx(MPU_NS, rnr); +} +#endif + +/** Configure the given MPU region of the given MPU. +* \param mpu Pointer to MPU to be used. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rlar Value for RLAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar) +{ + mpu->RNR = rnr; + mpu->RBAR = rbar; + mpu->RLAR = rlar; +} + +/** Configure the given MPU region. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rlar Value for RLAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rnr, uint32_t rbar, uint32_t rlar) +{ + ARM_MPU_SetRegionEx(MPU, rnr, rbar, rlar); +} + +#ifdef MPU_NS +/** Configure the given Non-secure MPU region. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rlar Value for RLAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegion_NS(uint32_t rnr, uint32_t rbar, uint32_t rlar) +{ + ARM_MPU_SetRegionEx(MPU_NS, rnr, rbar, rlar); +} +#endif + +/** Memcopy with strictly ordered memory access, e.g. for register targets. +* \param dst Destination data is copied to. +* \param src Source data is copied from. +* \param len Amount of data words to be copied. +*/ +__STATIC_INLINE void ARM_MPU_OrderedMemcpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len) +{ + uint32_t i; + for (i = 0U; i < len; ++i) + { + dst[i] = src[i]; + } +} + +/** Load the given number of MPU regions from a table to the given MPU. +* \param mpu Pointer to the MPU registers to be used. +* \param rnr First region number to be configured. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_LoadEx(MPU_Type* mpu, uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) +{ + const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U; + if (cnt == 1U) { + mpu->RNR = rnr; + ARM_MPU_OrderedMemcpy(&(mpu->RBAR), &(table->RBAR), rowWordSize); + } else { + uint32_t rnrBase = rnr & ~(MPU_TYPE_RALIASES-1U); + uint32_t rnrOffset = rnr % MPU_TYPE_RALIASES; + + mpu->RNR = rnrBase; + while ((rnrOffset + cnt) > MPU_TYPE_RALIASES) { + uint32_t c = MPU_TYPE_RALIASES - rnrOffset; + ARM_MPU_OrderedMemcpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), c*rowWordSize); + table += c; + cnt -= c; + rnrOffset = 0U; + rnrBase += MPU_TYPE_RALIASES; + mpu->RNR = rnrBase; + } + + ARM_MPU_OrderedMemcpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), cnt*rowWordSize); + } +} + +/** Load the given number of MPU regions from a table. +* \param rnr First region number to be configured. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_Load(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) +{ + ARM_MPU_LoadEx(MPU, rnr, table, cnt); +} + +#ifdef MPU_NS +/** Load the given number of MPU regions from a table to the Non-secure MPU. +* \param rnr First region number to be configured. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_Load_NS(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) +{ + ARM_MPU_LoadEx(MPU_NS, rnr, table, cnt); +} +#endif + +#endif + diff --git a/libs/Drivers/CMSIS/Include/tz_context.h b/libs/Drivers/CMSIS/Include/tz_context.h new file mode 100644 index 0000000..0d09749 --- /dev/null +++ b/libs/Drivers/CMSIS/Include/tz_context.h @@ -0,0 +1,70 @@ +/****************************************************************************** + * @file tz_context.h + * @brief Context Management for Armv8-M TrustZone + * @version V1.0.1 + * @date 10. January 2018 + ******************************************************************************/ +/* + * Copyright (c) 2017-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef TZ_CONTEXT_H +#define TZ_CONTEXT_H + +#include + +#ifndef TZ_MODULEID_T +#define TZ_MODULEID_T +/// \details Data type that identifies secure software modules called by a process. +typedef uint32_t TZ_ModuleId_t; +#endif + +/// \details TZ Memory ID identifies an allocated memory slot. +typedef uint32_t TZ_MemoryId_t; + +/// Initialize secure context memory system +/// \return execution status (1: success, 0: error) +uint32_t TZ_InitContextSystem_S (void); + +/// Allocate context memory for calling secure software modules in TrustZone +/// \param[in] module identifies software modules called from non-secure mode +/// \return value != 0 id TrustZone memory slot identifier +/// \return value 0 no memory available or internal error +TZ_MemoryId_t TZ_AllocModuleContext_S (TZ_ModuleId_t module); + +/// Free context memory that was previously allocated with \ref TZ_AllocModuleContext_S +/// \param[in] id TrustZone memory slot identifier +/// \return execution status (1: success, 0: error) +uint32_t TZ_FreeModuleContext_S (TZ_MemoryId_t id); + +/// Load secure context (called on RTOS thread context switch) +/// \param[in] id TrustZone memory slot identifier +/// \return execution status (1: success, 0: error) +uint32_t TZ_LoadContext_S (TZ_MemoryId_t id); + +/// Store secure context (called on RTOS thread context switch) +/// \param[in] id TrustZone memory slot identifier +/// \return execution status (1: success, 0: error) +uint32_t TZ_StoreContext_S (TZ_MemoryId_t id); + +#endif // TZ_CONTEXT_H diff --git a/libs/Drivers/CMSIS/LICENSE.txt b/libs/Drivers/CMSIS/LICENSE.txt new file mode 100644 index 0000000..8dada3e --- /dev/null +++ b/libs/Drivers/CMSIS/LICENSE.txt @@ -0,0 +1,201 @@ + Apache License + Version 2.0, January 2004 + http://www.apache.org/licenses/ + + TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION + + 1. Definitions. + + "License" shall mean the terms and conditions for use, reproduction, + and distribution as defined by Sections 1 through 9 of this document. + + "Licensor" shall mean the copyright owner or entity authorized by + the copyright owner that is granting the License. + + "Legal Entity" shall mean the union of the acting entity and all + other entities that control, are controlled by, or are under common + control with that entity. For the purposes of this definition, + "control" means (i) the power, direct or indirect, to cause the + direction or management of such entity, whether by contract or + otherwise, or (ii) ownership of fifty percent (50%) or more of the + outstanding shares, or (iii) beneficial ownership of such entity. + + "You" (or "Your") shall mean an individual or Legal Entity + exercising permissions granted by this License. + + "Source" form shall mean the preferred form for making modifications, + including but not limited to software source code, documentation + source, and configuration files. + + "Object" form shall mean any form resulting from mechanical + transformation or translation of a Source form, including but + not limited to compiled object code, generated documentation, + and conversions to other media types. + + "Work" shall mean the work of authorship, whether in Source or + Object form, made available under the License, as indicated by a + copyright notice that is included in or attached to the work + (an example is provided in the Appendix below). + + "Derivative Works" shall mean any work, whether in Source or Object + form, that is based on (or derived from) the Work and for which the + editorial revisions, annotations, elaborations, or other modifications + represent, as a whole, an original work of authorship. For the purposes + of this License, Derivative Works shall not include works that remain + separable from, or merely link (or bind by name) to the interfaces of, + the Work and Derivative Works thereof. + + "Contribution" shall mean any work of authorship, including + the original version of the Work and any modifications or additions + to that Work or Derivative Works thereof, that is intentionally + submitted to Licensor for inclusion in the Work by the copyright owner + or by an individual or Legal Entity authorized to submit on behalf of + the copyright owner. For the purposes of this definition, "submitted" + means any form of electronic, verbal, or written communication sent + to the Licensor or its representatives, including but not limited to + communication on electronic mailing lists, source code control systems, + and issue tracking systems that are managed by, or on behalf of, the + Licensor for the purpose of discussing and improving the Work, but + excluding communication that is conspicuously marked or otherwise + designated in writing by the copyright owner as "Not a Contribution." + + "Contributor" shall mean Licensor and any individual or Legal Entity + on behalf of whom a Contribution has been received by Licensor and + subsequently incorporated within the Work. + + 2. Grant of Copyright License. Subject to the terms and conditions of + this License, each Contributor hereby grants to You a perpetual, + worldwide, non-exclusive, no-charge, royalty-free, irrevocable + copyright license to reproduce, prepare Derivative Works of, + publicly display, publicly perform, sublicense, and distribute the + Work and such Derivative Works in Source or Object form. + + 3. Grant of Patent License. Subject to the terms and conditions of + this License, each Contributor hereby grants to You a perpetual, + worldwide, non-exclusive, no-charge, royalty-free, irrevocable + (except as stated in this section) patent license to make, have made, + use, offer to sell, sell, import, and otherwise transfer the Work, + where such license applies only to those patent claims licensable + by such Contributor that are necessarily infringed by their + Contribution(s) alone or by combination of their Contribution(s) + with the Work to which such Contribution(s) was submitted. If You + institute patent litigation against any entity (including a + cross-claim or counterclaim in a lawsuit) alleging that the Work + or a Contribution incorporated within the Work constitutes direct + or contributory patent infringement, then any patent licenses + granted to You under this License for that Work shall terminate + as of the date such litigation is filed. + + 4. Redistribution. You may reproduce and distribute copies of the + Work or Derivative Works thereof in any medium, with or without + modifications, and in Source or Object form, provided that You + meet the following conditions: + + (a) You must give any other recipients of the Work or + Derivative Works a copy of this License; and + + (b) You must cause any modified files to carry prominent notices + stating that You changed the files; and + + (c) You must retain, in the Source form of any Derivative Works + that You distribute, all copyright, patent, trademark, and + attribution notices from the Source form of the Work, + excluding those notices that do not pertain to any part of + the Derivative Works; and + + (d) If the Work includes a "NOTICE" text file as part of its + distribution, then any Derivative Works that You distribute must + include a readable copy of the attribution notices contained + within such NOTICE file, excluding those notices that do not + pertain to any part of the Derivative Works, in at least one + of the following places: within a NOTICE text file distributed + as part of the Derivative Works; within the Source form or + documentation, if provided along with the Derivative Works; or, + within a display generated by the Derivative Works, if and + wherever such third-party notices normally appear. The contents + of the NOTICE file are for informational purposes only and + do not modify the License. You may add Your own attribution + notices within Derivative Works that You distribute, alongside + or as an addendum to the NOTICE text from the Work, provided + that such additional attribution notices cannot be construed + as modifying the License. + + You may add Your own copyright statement to Your modifications and + may provide additional or different license terms and conditions + for use, reproduction, or distribution of Your modifications, or + for any such Derivative Works as a whole, provided Your use, + reproduction, and distribution of the Work otherwise complies with + the conditions stated in this License. + + 5. Submission of Contributions. Unless You explicitly state otherwise, + any Contribution intentionally submitted for inclusion in the Work + by You to the Licensor shall be under the terms and conditions of + this License, without any additional terms or conditions. + Notwithstanding the above, nothing herein shall supersede or modify + the terms of any separate license agreement you may have executed + with Licensor regarding such Contributions. + + 6. Trademarks. This License does not grant permission to use the trade + names, trademarks, service marks, or product names of the Licensor, + except as required for reasonable and customary use in describing the + origin of the Work and reproducing the content of the NOTICE file. + + 7. Disclaimer of Warranty. Unless required by applicable law or + agreed to in writing, Licensor provides the Work (and each + Contributor provides its Contributions) on an "AS IS" BASIS, + WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or + implied, including, without limitation, any warranties or conditions + of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A + PARTICULAR PURPOSE. You are solely responsible for determining the + appropriateness of using or redistributing the Work and assume any + risks associated with Your exercise of permissions under this License. + + 8. Limitation of Liability. In no event and under no legal theory, + whether in tort (including negligence), contract, or otherwise, + unless required by applicable law (such as deliberate and grossly + negligent acts) or agreed to in writing, shall any Contributor be + liable to You for damages, including any direct, indirect, special, + incidental, or consequential damages of any character arising as a + result of this License or out of the use or inability to use the + Work (including but not limited to damages for loss of goodwill, + work stoppage, computer failure or malfunction, or any and all + other commercial damages or losses), even if such Contributor + has been advised of the possibility of such damages. + + 9. Accepting Warranty or Additional Liability. While redistributing + the Work or Derivative Works thereof, You may choose to offer, + and charge a fee for, acceptance of support, warranty, indemnity, + or other liability obligations and/or rights consistent with this + License. However, in accepting such obligations, You may act only + on Your own behalf and on Your sole responsibility, not on behalf + of any other Contributor, and only if You agree to indemnify, + defend, and hold each Contributor harmless for any liability + incurred by, or claims asserted against, such Contributor by reason + of your accepting any such warranty or additional liability. + + END OF TERMS AND CONDITIONS + + APPENDIX: How to apply the Apache License to your work. + + To apply the Apache License to your work, attach the following + boilerplate notice, with the fields enclosed by brackets "{}" + replaced with your own identifying information. (Don't include + the brackets!) The text should be enclosed in the appropriate + comment syntax for the file format. We also recommend that a + file or class name and description of purpose be included on the + same "printed page" as the copyright notice for easier + identification within third-party archives. + + Copyright {yyyy} {name of copyright owner} + + Licensed under the Apache License, Version 2.0 (the "License"); + you may not use this file except in compliance with the License. + You may obtain a copy of the License at + + http://www.apache.org/licenses/LICENSE-2.0 + + Unless required by applicable law or agreed to in writing, software + distributed under the License is distributed on an "AS IS" BASIS, + WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + See the License for the specific language governing permissions and + limitations under the License. diff --git a/libs/Drivers/CMSIS/README.md b/libs/Drivers/CMSIS/README.md new file mode 100644 index 0000000..e80769f --- /dev/null +++ b/libs/Drivers/CMSIS/README.md @@ -0,0 +1,138 @@ +# CMSIS Version 5 + +The branch *master* of this GitHub repository contains the CMSIS Version 5.6.0. The [documentation](http://arm-software.github.io/CMSIS_5/General/html/index.html) is available under http://arm-software.github.io/CMSIS_5/General/html/index.html + +Use [Issues](https://github.com/ARM-software/CMSIS_5#issues-and-labels) to provide feedback and report problems for CMSIS Version 5. + +**Note:** The branch *develop* of this GitHub repository reflects our current state of development and is constantly updated. It gives our users and partners contiguous access to the CMSIS development. It allows you to review the work and provide feedback or create pull requests for contributions. + +A [pre-built documentation](http://www.keil.com/pack/doc/CMSIS_Dev/index.html) is updated from time to time, but may be also generated using the instructions under [Generate CMSIS Pack for Release](https://github.com/ARM-software/CMSIS_5#generate-cmsis-pack-for-release). + +## Overview of CMSIS Components + +The following is an list of all CMSIS components that are available. + +| CMSIS-... | Target Processors | Description | +|:----------|:--------------------|:-------------| +|[Core(M)](http://arm-software.github.io/CMSIS_5/Core/html/index.html) | All Cortex-M, SecurCore | Standardized API for the Cortex-M processor core and peripherals. Includes intrinsic functions for Cortex-M4/M7/M33/M35P SIMD instructions.| +|[Core(A)](http://arm-software.github.io/CMSIS_5/Core_A/html/index.html)| Cortex-A5/A7/A9 | API and basic run-time system for the Cortex-A5/A7/A9 processor core and peripherals.| +|[Driver](http://arm-software.github.io/CMSIS_5/Driver/html/index.html) | All Cortex-M, SecurCore | Generic peripheral driver interfaces for middleware. Connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces.| +|[DSP](http://arm-software.github.io/CMSIS_5/DSP/html/index.html) | All Cortex-M | DSP library collection with over 60 Functions for various data types: fixed-point (fractional q7, q15, q31) and single precision floating-point (32-bit). Implementations optimized for the SIMD instruction set are available for Cortex-M4/M7/M33/M35P.| +|[NN](http://arm-software.github.io/CMSIS_5/NN/html/index.html) | All Cortex-M | Collection of efficient neural network kernels developed to maximize the performance and minimize the memory footprint on Cortex-M processor cores.| +|[RTOS v1](http://arm-software.github.io/CMSIS_5/RTOS/html/index.html) | Cortex-M0/M0+/M3/M4/M7 | Common API for real-time operating systems along with a reference implementation based on RTX. It enables software components that can work across multiple RTOS systems.| +|[RTOS v2](http://arm-software.github.io/CMSIS_5/RTOS2/html/index.html)| All Cortex-M, Cortex-A5/A7/A9 | Extends CMSIS-RTOS v1 with Armv8-M support, dynamic object creation, provisions for multi-core systems, binary compatible interface. | +|[Pack](http://arm-software.github.io/CMSIS_5/Pack/html/index.html) | All Cortex-M, SecurCore, Cortex-A5/A7/A9 | Describes a delivery mechanism for software components, device parameters, and evaluation board support. It simplifies software re-use and product life-cycle management (PLM). | +|[SVD](http://arm-software.github.io/CMSIS_5/SVD/html/index.html) | All Cortex-M, SecurCore | Peripheral description of a device that can be used to create peripheral awareness in debuggers or CMSIS-Core header files.| +|[DAP](http://arm-software.github.io/CMSIS_5/DAP/html/index.html) | All Cortex | Firmware for a debug unit that interfaces to the CoreSight Debug Access Port. | +|[Zone](http://arm-software.github.io/CMSIS_5/Zone/html/index.html) | All Cortex | Defines methods to describe system resources and to partition these resources into multiple projects and execution areas. | + +## Implemented Enhancements + - CMSIS-Core-A, RTX5: implementation for Cortex-A5/A7/A9 + - Support for Armv8-M Architecture (Mainline and Baseline) as well as devices Cortex-M23 and Cortex-M33 + - CMSIS-RTOS2: RTX 5 is now available for IAR, GCC, Arm Compiler 5, Arm Compiler 6 + - CMSIS-RTOS2: FreeRTOS adoption (release) is available https://github.com/ARM-software/CMSIS-FreeRTOS + - CMSIS-NN: Bare metal Neural Network function library. + - CMSIS-DAP v2: with WinUSB for faster communication and separate pipe for SWO support + - Config Wizard extension: access enum’s for configuration information + +## Further Planned Enhancements + - CMSIS-Zone: management of complex system + - CMSIS-Pack: + - System Description SDF Format: describe more complex debug topologies than with a Debug Description in a tool agnostic way + - Github based workflow: allows to develop software packs using github infra-structure + - Flash algorithm via debugger: Some TurstZone enable devices cannot execute RAM. Commands that allow flash programming will be added to Debug Description. + - CPDSC project file format: allows project templates that are agnostic of an IDE + - Minimize need for IDE specific settings: CMSIS-Pack supports IDE specific parameters. Analyze and minimize + +For further details see also the [Slides of the Embedded World CMSIS Partner Meeting](https://github.com/ARM-software/CMSIS_5/blob/develop/CMSIS_EW2019.pdf). + +## Other related GitHub repositories + +| Repository | Description | +|:--------------------------- |:--------------------------------------------------------- | +| [cmsis-pack-eclipse](https://github.com/ARM-software/cmsis-pack-eclipse) | CMSIS-Pack Management for Eclipse reference implementation Pack support | +| [CMSIS-FreeRTOS](https://github.com/arm-software/CMSIS-FreeRTOS) | CMSIS-RTOS adoption of FreeRTOS | +| [CMSIS-Driver](https://github.com/arm-software/CMSIS-Driver) | Generic MCU driver implementations and templates for Ethernet MAC/PHY and Flash. | +| [CMSIS-Driver_Validation](https://github.com/ARM-software/CMSIS-Driver_Validation) | CMSIS-Driver Validation can be used to verify CMSIS-Driver in a user system | +| [CMSIS-Zone](https://github.com/ARM-software/CMSIS-Zone) | CMSIS-Zone Utility along with example projects and FreeMarker templates | +| [NXP_LPC](https://github.com/ARM-software/NXP_LPC) | CMSIS Driver Implementations for the NXP LPC Microcontroller Series | +| [mdk-packs](https://github.com/mdk-packs) | IoT cloud connectors as trail implementations for MDK (help us to make it generic)| +| [trustedfirmware.org](https://www.trustedfirmware.org/) | Arm Trusted Firmware provides a reference implementation of secure world software for Armv8-A and Armv8-M.| + + +## Directory Structure + +| Directory | Content | +|:-------------------- |:--------------------------------------------------------- | +| CMSIS/Core | CMSIS-Core(M) related files (for release) | +| CMSIS/Core_A | CMSIS-Core(A) related files (for release) | +| CMSIS/CoreValidation | Validation for Core(M) and Core(A) (NOT part of release) | +| CMSIS/DAP | CMSIS-DAP related files and examples | +| CMSIS/Driver | CMSIS-Driver API headers and template files | +| CMSIS/DSP | CMSIS-DSP related files | +| CMSIS/NN | CMSIS-NN related files | +| CMSIS/RTOS | RTOS v1 related files (for Cortex-M) | +| CMSIS/RTOS2 | RTOS v2 related files (for Cortex-M & Armv8-M) | +| CMSIS/Pack | CMSIS-Pack examples and tutorials | +| CMSIS/DoxyGen | Source of the documentation | +| CMSIS/Utilities | Utility programs | + +## Generate CMSIS Pack for Release + +This GitHub development repository contains already pre-built libraries (stored in Git-LFS) of various software components (DSP, RTOS, RTOS2). +These libraries are validated for release. Git-LFS needs to be installed to retrieve the actual binary files, please see https://git-lfs.github.com/. + +To build a complete CMSIS pack for installation the following additional tools are required: + - **doxygen.exe** Version: 1.8.6 (Documentation Generator) + - **mscgen.exe** Version: 0.20 (Message Sequence Chart Converter) + - **7z.exe (7-Zip)** Version: 16.02 (File Archiver) + +Using these tools, you can generate on a Windows PC: + - **CMSIS Software Pack** using the batch file **gen_pack.bat** (located in ./CMSIS/Utilities). This batch file also generates the documentation. + + - **CMSIS Documentation** using the batch file **genDoc.bat** (located in ./CMSIS/Doxygen). + +The file ./CMSIS/DoxyGen/How2Doc.txt describes the rules for creating API documentation. + +## License + +Arm CMSIS is licensed under Apache-2.0. + +## Contributions and Pull Requests + +Contributions are accepted under Apache-2.0. Only submit contributions where you have authored all of the code. + +### Issues and Labels + +Please feel free to raise an [issue on GitHub](https://github.com/ARM-software/CMSIS_5/issues) +to report misbehavior (i.e. bugs) or start discussions about enhancements. This +is your best way to interact directly with the maintenance team and the community. +We encourage you to append implementation suggestions as this helps to decrease the +workload of the very limited maintenance team. + +We will be monitoring and responding to issues as best we can. +Please attempt to avoid filing duplicates of open or closed items when possible. +In the spirit of openness we will be tagging issues with the following: + +- **bug** – We consider this issue to be a bug that will be investigated. + +- **wontfix** - We appreciate this issue but decided not to change the current behavior. + +- **enhancement** – Denotes something that will be implemented soon. + +- **future** - Denotes something not yet schedule for implementation. + +- **out-of-scope** - We consider this issue loosely related to CMSIS. It might by implemented outside of CMSIS. Let us know about your work. + +- **question** – We have further questions to this issue. Please review and provide feedback. + +- **documentation** - This issue is a documentation flaw that will be improved in future. + +- **review** - This issue is under review. Please be patient. + +- **DONE** - We consider this issue as resolved - please review and close it. In case of no further activity this issues will be closed after a week. + +- **duplicate** - This issue is already addressed elsewhere, see comment with provided references. + +- **Important Information** - We provide essential informations regarding planned or resolved major enhancements. + diff --git a/libs/Drivers/CMakeLists.txt b/libs/Drivers/CMakeLists.txt new file mode 100644 index 0000000..a4468e6 --- /dev/null +++ b/libs/Drivers/CMakeLists.txt @@ -0,0 +1,2 @@ +add_subdirectory($ENV{MCU_SERIES}_HAL_Driver) +add_subdirectory(CMSIS) \ No newline at end of file diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/CMakeLists.txt b/libs/Drivers/STM32G0XX_HAL_Driver/CMakeLists.txt new file mode 100644 index 0000000..9c1c426 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/CMakeLists.txt @@ -0,0 +1,35 @@ +set(LIB_NAME $ENV{MCU_SERIES}_HAL_DRIVER) +string (TOLOWER $ENV{MCU_SERIES} MCU_SERIES) + +if (NOT DEFINED ENV{HAL_DRIVER_CONFIG}) + message(WARNING "HAL_DRIVER_CONFIG not defined \r\n Project will be generate with default config. You can choose full path to configuration file ${MCU_SERIES}_hal_conf.h ENV{HAL_DRIVER_CONFIG} +filename should be - ${MCU_SERIES}_hal_conf.h" ) + message(WARNING "PROJECT WILL BE GENERATED WITH DEFAULT CONFIG" ) + if (NOT EXISTS default_config) + file(MAKE_DIRECTORY default_config) + endif() + if (NOT EXISTS ${CMAKE_CURRENT_SOURCE_DIR}/default_config/${MCU_SERIES}_hal.h) + file(COPY Inc/${MCU_SERIES}_hal_conf_template.h DESTINATION ${CMAKE_CURRENT_SOURCE_DIR}/default_config) + file(RENAME ${CMAKE_CURRENT_SOURCE_DIR}/default_config/${MCU_SERIES}_hal_conf_template.h ${CMAKE_CURRENT_LIST_DIR}/default_config/${MCU_SERIES}_hal_conf.h ) + endif() + set ($ENV{HAL_DRIVER_CONFIG} ${CMAKE_CURRENT_LIST_DIR}/default_config) +else() + string(FIND $ENV{HAL_DRIVER_CONFIG} ${MCU_SERIES}_hal_conf.h output REVERSE) + string(SUBSTRING $ENV{HAL_DRIVER_CONFIG} 0 ${output} output) + set (ENV{HAL_DRIVER_CONFIG} ${output}) +endif() +project(${LIB_NAME} + LANGUAGES C ASM + ) + +add_definitions(-DUSE_HAL_DRIVER -D$ENV{MCU} -DUSE_FULL_LL_DRIVER) +file(GLOB_RECURSE SOURCES "Src/*.c") + +add_library(${LIB_NAME} STATIC ${SOURCES}) +add_library(${LIB_NAME}_INTERFACE INTERFACE) +if (GTEST) + target_include_directories(${LIB_NAME}_INTERFACE INTERFACE Inc) +else() + target_include_directories(${LIB_NAME} PUBLIC Inc $ENV{HAL_DRIVER_CONFIG}) +endif() +target_link_libraries(${LIB_NAME} PRIVATE CMSIS) diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h new file mode 100644 index 0000000..934f1f9 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h @@ -0,0 +1,4014 @@ +/** + ****************************************************************************** + * @file stm32_hal_legacy.h + * @author MCD Application Team + * @brief This file contains aliases definition for the STM32Cube HAL constants + * macros and functions maintained for legacy purpose. + ****************************************************************************** + * @attention + * + * Copyright (c) 2021 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32_HAL_LEGACY +#define STM32_HAL_LEGACY + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup HAL_AES_Aliased_Defines HAL CRYP Aliased Defines maintained for legacy purpose + * @{ + */ +#define AES_FLAG_RDERR CRYP_FLAG_RDERR +#define AES_FLAG_WRERR CRYP_FLAG_WRERR +#define AES_CLEARFLAG_CCF CRYP_CLEARFLAG_CCF +#define AES_CLEARFLAG_RDERR CRYP_CLEARFLAG_RDERR +#define AES_CLEARFLAG_WRERR CRYP_CLEARFLAG_WRERR +#if defined(STM32U5) || defined(STM32H7) || defined(STM32MP1) +#define CRYP_DATATYPE_32B CRYP_NO_SWAP +#define CRYP_DATATYPE_16B CRYP_HALFWORD_SWAP +#define CRYP_DATATYPE_8B CRYP_BYTE_SWAP +#define CRYP_DATATYPE_1B CRYP_BIT_SWAP +#if defined(STM32U5) +#define CRYP_CCF_CLEAR CRYP_CLEAR_CCF +#define CRYP_ERR_CLEAR CRYP_CLEAR_RWEIF +#endif /* STM32U5 */ +#endif /* STM32U5 || STM32H7 || STM32MP1 */ +/** + * @} + */ + +/** @defgroup HAL_ADC_Aliased_Defines HAL ADC Aliased Defines maintained for legacy purpose + * @{ + */ +#define ADC_RESOLUTION12b ADC_RESOLUTION_12B +#define ADC_RESOLUTION10b ADC_RESOLUTION_10B +#define ADC_RESOLUTION8b ADC_RESOLUTION_8B +#define ADC_RESOLUTION6b ADC_RESOLUTION_6B +#define OVR_DATA_OVERWRITTEN ADC_OVR_DATA_OVERWRITTEN +#define OVR_DATA_PRESERVED ADC_OVR_DATA_PRESERVED +#define EOC_SINGLE_CONV ADC_EOC_SINGLE_CONV +#define EOC_SEQ_CONV ADC_EOC_SEQ_CONV +#define EOC_SINGLE_SEQ_CONV ADC_EOC_SINGLE_SEQ_CONV +#define REGULAR_GROUP ADC_REGULAR_GROUP +#define INJECTED_GROUP ADC_INJECTED_GROUP +#define REGULAR_INJECTED_GROUP ADC_REGULAR_INJECTED_GROUP +#define AWD_EVENT ADC_AWD_EVENT +#define AWD1_EVENT ADC_AWD1_EVENT +#define AWD2_EVENT ADC_AWD2_EVENT +#define AWD3_EVENT ADC_AWD3_EVENT +#define OVR_EVENT ADC_OVR_EVENT +#define JQOVF_EVENT ADC_JQOVF_EVENT +#define ALL_CHANNELS ADC_ALL_CHANNELS +#define REGULAR_CHANNELS ADC_REGULAR_CHANNELS +#define INJECTED_CHANNELS ADC_INJECTED_CHANNELS +#define SYSCFG_FLAG_SENSOR_ADC ADC_FLAG_SENSOR +#define SYSCFG_FLAG_VREF_ADC ADC_FLAG_VREFINT +#define ADC_CLOCKPRESCALER_PCLK_DIV1 ADC_CLOCK_SYNC_PCLK_DIV1 +#define ADC_CLOCKPRESCALER_PCLK_DIV2 ADC_CLOCK_SYNC_PCLK_DIV2 +#define ADC_CLOCKPRESCALER_PCLK_DIV4 ADC_CLOCK_SYNC_PCLK_DIV4 +#define ADC_CLOCKPRESCALER_PCLK_DIV6 ADC_CLOCK_SYNC_PCLK_DIV6 +#define ADC_CLOCKPRESCALER_PCLK_DIV8 ADC_CLOCK_SYNC_PCLK_DIV8 +#define ADC_EXTERNALTRIG0_T6_TRGO ADC_EXTERNALTRIGCONV_T6_TRGO +#define ADC_EXTERNALTRIG1_T21_CC2 ADC_EXTERNALTRIGCONV_T21_CC2 +#define ADC_EXTERNALTRIG2_T2_TRGO ADC_EXTERNALTRIGCONV_T2_TRGO +#define ADC_EXTERNALTRIG3_T2_CC4 ADC_EXTERNALTRIGCONV_T2_CC4 +#define ADC_EXTERNALTRIG4_T22_TRGO ADC_EXTERNALTRIGCONV_T22_TRGO +#define ADC_EXTERNALTRIG7_EXT_IT11 ADC_EXTERNALTRIGCONV_EXT_IT11 +#define ADC_CLOCK_ASYNC ADC_CLOCK_ASYNC_DIV1 +#define ADC_EXTERNALTRIG_EDGE_NONE ADC_EXTERNALTRIGCONVEDGE_NONE +#define ADC_EXTERNALTRIG_EDGE_RISING ADC_EXTERNALTRIGCONVEDGE_RISING +#define ADC_EXTERNALTRIG_EDGE_FALLING ADC_EXTERNALTRIGCONVEDGE_FALLING +#define ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING +#define ADC_SAMPLETIME_2CYCLE_5 ADC_SAMPLETIME_2CYCLES_5 + +#define HAL_ADC_STATE_BUSY_REG HAL_ADC_STATE_REG_BUSY +#define HAL_ADC_STATE_BUSY_INJ HAL_ADC_STATE_INJ_BUSY +#define HAL_ADC_STATE_EOC_REG HAL_ADC_STATE_REG_EOC +#define HAL_ADC_STATE_EOC_INJ HAL_ADC_STATE_INJ_EOC +#define HAL_ADC_STATE_ERROR HAL_ADC_STATE_ERROR_INTERNAL +#define HAL_ADC_STATE_BUSY HAL_ADC_STATE_BUSY_INTERNAL +#define HAL_ADC_STATE_AWD HAL_ADC_STATE_AWD1 + +#if defined(STM32H7) +#define ADC_CHANNEL_VBAT_DIV4 ADC_CHANNEL_VBAT +#endif /* STM32H7 */ + +#if defined(STM32U5) +#define ADC_SAMPLETIME_5CYCLE ADC_SAMPLETIME_5CYCLES +#define ADC_SAMPLETIME_391CYCLES_5 ADC_SAMPLETIME_391CYCLES +#define ADC4_SAMPLETIME_160CYCLES_5 ADC4_SAMPLETIME_814CYCLES_5 +#endif /* STM32U5 */ + +/** + * @} + */ + +/** @defgroup HAL_CEC_Aliased_Defines HAL CEC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG + +/** + * @} + */ + +/** @defgroup HAL_COMP_Aliased_Defines HAL COMP Aliased Defines maintained for legacy purpose + * @{ + */ +#define COMP_WINDOWMODE_DISABLED COMP_WINDOWMODE_DISABLE +#define COMP_WINDOWMODE_ENABLED COMP_WINDOWMODE_ENABLE +#define COMP_EXTI_LINE_COMP1_EVENT COMP_EXTI_LINE_COMP1 +#define COMP_EXTI_LINE_COMP2_EVENT COMP_EXTI_LINE_COMP2 +#define COMP_EXTI_LINE_COMP3_EVENT COMP_EXTI_LINE_COMP3 +#define COMP_EXTI_LINE_COMP4_EVENT COMP_EXTI_LINE_COMP4 +#define COMP_EXTI_LINE_COMP5_EVENT COMP_EXTI_LINE_COMP5 +#define COMP_EXTI_LINE_COMP6_EVENT COMP_EXTI_LINE_COMP6 +#define COMP_EXTI_LINE_COMP7_EVENT COMP_EXTI_LINE_COMP7 +#if defined(STM32L0) +#define COMP_LPTIMCONNECTION_ENABLED ((uint32_t)0x00000003U) /*!< COMPX output generic naming: connected to LPTIM input 1 for COMP1, LPTIM input 2 for COMP2 */ +#endif +#define COMP_OUTPUT_COMP6TIM2OCREFCLR COMP_OUTPUT_COMP6_TIM2OCREFCLR +#if defined(STM32F373xC) || defined(STM32F378xx) +#define COMP_OUTPUT_TIM3IC1 COMP_OUTPUT_COMP1_TIM3IC1 +#define COMP_OUTPUT_TIM3OCREFCLR COMP_OUTPUT_COMP1_TIM3OCREFCLR +#endif /* STM32F373xC || STM32F378xx */ + +#if defined(STM32L0) || defined(STM32L4) +#define COMP_WINDOWMODE_ENABLE COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON + +#define COMP_NONINVERTINGINPUT_IO1 COMP_INPUT_PLUS_IO1 +#define COMP_NONINVERTINGINPUT_IO2 COMP_INPUT_PLUS_IO2 +#define COMP_NONINVERTINGINPUT_IO3 COMP_INPUT_PLUS_IO3 +#define COMP_NONINVERTINGINPUT_IO4 COMP_INPUT_PLUS_IO4 +#define COMP_NONINVERTINGINPUT_IO5 COMP_INPUT_PLUS_IO5 +#define COMP_NONINVERTINGINPUT_IO6 COMP_INPUT_PLUS_IO6 + +#define COMP_INVERTINGINPUT_1_4VREFINT COMP_INPUT_MINUS_1_4VREFINT +#define COMP_INVERTINGINPUT_1_2VREFINT COMP_INPUT_MINUS_1_2VREFINT +#define COMP_INVERTINGINPUT_3_4VREFINT COMP_INPUT_MINUS_3_4VREFINT +#define COMP_INVERTINGINPUT_VREFINT COMP_INPUT_MINUS_VREFINT +#define COMP_INVERTINGINPUT_DAC1_CH1 COMP_INPUT_MINUS_DAC1_CH1 +#define COMP_INVERTINGINPUT_DAC1_CH2 COMP_INPUT_MINUS_DAC1_CH2 +#define COMP_INVERTINGINPUT_DAC1 COMP_INPUT_MINUS_DAC1_CH1 +#define COMP_INVERTINGINPUT_DAC2 COMP_INPUT_MINUS_DAC1_CH2 +#define COMP_INVERTINGINPUT_IO1 COMP_INPUT_MINUS_IO1 +#if defined(STM32L0) +/* Issue fixed on STM32L0 COMP driver: only 2 dedicated IO (IO1 and IO2), */ +/* IO2 was wrongly assigned to IO shared with DAC and IO3 was corresponding */ +/* to the second dedicated IO (only for COMP2). */ +#define COMP_INVERTINGINPUT_IO2 COMP_INPUT_MINUS_DAC1_CH2 +#define COMP_INVERTINGINPUT_IO3 COMP_INPUT_MINUS_IO2 +#else +#define COMP_INVERTINGINPUT_IO2 COMP_INPUT_MINUS_IO2 +#define COMP_INVERTINGINPUT_IO3 COMP_INPUT_MINUS_IO3 +#endif +#define COMP_INVERTINGINPUT_IO4 COMP_INPUT_MINUS_IO4 +#define COMP_INVERTINGINPUT_IO5 COMP_INPUT_MINUS_IO5 + +#define COMP_OUTPUTLEVEL_LOW COMP_OUTPUT_LEVEL_LOW +#define COMP_OUTPUTLEVEL_HIGH COMP_OUTPUT_LEVEL_HIGH + +/* Note: Literal "COMP_FLAG_LOCK" kept for legacy purpose. */ +/* To check COMP lock state, use macro "__HAL_COMP_IS_LOCKED()". */ +#if defined(COMP_CSR_LOCK) +#define COMP_FLAG_LOCK COMP_CSR_LOCK +#elif defined(COMP_CSR_COMP1LOCK) +#define COMP_FLAG_LOCK COMP_CSR_COMP1LOCK +#elif defined(COMP_CSR_COMPxLOCK) +#define COMP_FLAG_LOCK COMP_CSR_COMPxLOCK +#endif + +#if defined(STM32L4) +#define COMP_BLANKINGSRCE_TIM1OC5 COMP_BLANKINGSRC_TIM1_OC5_COMP1 +#define COMP_BLANKINGSRCE_TIM2OC3 COMP_BLANKINGSRC_TIM2_OC3_COMP1 +#define COMP_BLANKINGSRCE_TIM3OC3 COMP_BLANKINGSRC_TIM3_OC3_COMP1 +#define COMP_BLANKINGSRCE_TIM3OC4 COMP_BLANKINGSRC_TIM3_OC4_COMP2 +#define COMP_BLANKINGSRCE_TIM8OC5 COMP_BLANKINGSRC_TIM8_OC5_COMP2 +#define COMP_BLANKINGSRCE_TIM15OC1 COMP_BLANKINGSRC_TIM15_OC1_COMP2 +#define COMP_BLANKINGSRCE_NONE COMP_BLANKINGSRC_NONE +#endif + +#if defined(STM32L0) +#define COMP_MODE_HIGHSPEED COMP_POWERMODE_MEDIUMSPEED +#define COMP_MODE_LOWSPEED COMP_POWERMODE_ULTRALOWPOWER +#else +#define COMP_MODE_HIGHSPEED COMP_POWERMODE_HIGHSPEED +#define COMP_MODE_MEDIUMSPEED COMP_POWERMODE_MEDIUMSPEED +#define COMP_MODE_LOWPOWER COMP_POWERMODE_LOWPOWER +#define COMP_MODE_ULTRALOWPOWER COMP_POWERMODE_ULTRALOWPOWER +#endif + +#endif +/** + * @} + */ + +/** @defgroup HAL_CORTEX_Aliased_Defines HAL CORTEX Aliased Defines maintained for legacy purpose + * @{ + */ +#define __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig +#if defined(STM32U5) +#define MPU_DEVICE_nGnRnE MPU_DEVICE_NGNRNE +#define MPU_DEVICE_nGnRE MPU_DEVICE_NGNRE +#define MPU_DEVICE_nGRE MPU_DEVICE_NGRE +#endif /* STM32U5 */ +/** + * @} + */ + +/** @defgroup CRC_Aliases CRC API aliases + * @{ + */ +#if defined(STM32C0) +#else +#define HAL_CRC_Input_Data_Reverse HAL_CRCEx_Input_Data_Reverse /*!< Aliased to HAL_CRCEx_Input_Data_Reverse for inter STM32 series compatibility */ +#define HAL_CRC_Output_Data_Reverse HAL_CRCEx_Output_Data_Reverse /*!< Aliased to HAL_CRCEx_Output_Data_Reverse for inter STM32 series compatibility */ +#endif +/** + * @} + */ + +/** @defgroup HAL_CRC_Aliased_Defines HAL CRC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define CRC_OUTPUTDATA_INVERSION_DISABLED CRC_OUTPUTDATA_INVERSION_DISABLE +#define CRC_OUTPUTDATA_INVERSION_ENABLED CRC_OUTPUTDATA_INVERSION_ENABLE + +/** + * @} + */ + +/** @defgroup HAL_DAC_Aliased_Defines HAL DAC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define DAC1_CHANNEL_1 DAC_CHANNEL_1 +#define DAC1_CHANNEL_2 DAC_CHANNEL_2 +#define DAC2_CHANNEL_1 DAC_CHANNEL_1 +#define DAC_WAVE_NONE 0x00000000U +#define DAC_WAVE_NOISE DAC_CR_WAVE1_0 +#define DAC_WAVE_TRIANGLE DAC_CR_WAVE1_1 +#define DAC_WAVEGENERATION_NONE DAC_WAVE_NONE +#define DAC_WAVEGENERATION_NOISE DAC_WAVE_NOISE +#define DAC_WAVEGENERATION_TRIANGLE DAC_WAVE_TRIANGLE + +#if defined(STM32G4) || defined(STM32H7) || defined (STM32U5) +#define DAC_CHIPCONNECT_DISABLE DAC_CHIPCONNECT_EXTERNAL +#define DAC_CHIPCONNECT_ENABLE DAC_CHIPCONNECT_INTERNAL +#endif + +#if defined(STM32U5) +#define DAC_TRIGGER_STOP_LPTIM1_OUT DAC_TRIGGER_STOP_LPTIM1_CH1 +#define DAC_TRIGGER_STOP_LPTIM3_OUT DAC_TRIGGER_STOP_LPTIM3_CH1 +#define DAC_TRIGGER_LPTIM1_OUT DAC_TRIGGER_LPTIM1_CH1 +#define DAC_TRIGGER_LPTIM3_OUT DAC_TRIGGER_LPTIM3_CH1 +#endif + +#if defined(STM32L1) || defined(STM32L4) || defined(STM32G0) || defined(STM32L5) || defined(STM32H7) || defined(STM32F4) || defined(STM32G4) +#define HAL_DAC_MSP_INIT_CB_ID HAL_DAC_MSPINIT_CB_ID +#define HAL_DAC_MSP_DEINIT_CB_ID HAL_DAC_MSPDEINIT_CB_ID +#endif + +/** + * @} + */ + +/** @defgroup HAL_DMA_Aliased_Defines HAL DMA Aliased Defines maintained for legacy purpose + * @{ + */ +#define HAL_REMAPDMA_ADC_DMA_CH2 DMA_REMAP_ADC_DMA_CH2 +#define HAL_REMAPDMA_USART1_TX_DMA_CH4 DMA_REMAP_USART1_TX_DMA_CH4 +#define HAL_REMAPDMA_USART1_RX_DMA_CH5 DMA_REMAP_USART1_RX_DMA_CH5 +#define HAL_REMAPDMA_TIM16_DMA_CH4 DMA_REMAP_TIM16_DMA_CH4 +#define HAL_REMAPDMA_TIM17_DMA_CH2 DMA_REMAP_TIM17_DMA_CH2 +#define HAL_REMAPDMA_USART3_DMA_CH32 DMA_REMAP_USART3_DMA_CH32 +#define HAL_REMAPDMA_TIM16_DMA_CH6 DMA_REMAP_TIM16_DMA_CH6 +#define HAL_REMAPDMA_TIM17_DMA_CH7 DMA_REMAP_TIM17_DMA_CH7 +#define HAL_REMAPDMA_SPI2_DMA_CH67 DMA_REMAP_SPI2_DMA_CH67 +#define HAL_REMAPDMA_USART2_DMA_CH67 DMA_REMAP_USART2_DMA_CH67 +#define HAL_REMAPDMA_I2C1_DMA_CH76 DMA_REMAP_I2C1_DMA_CH76 +#define HAL_REMAPDMA_TIM1_DMA_CH6 DMA_REMAP_TIM1_DMA_CH6 +#define HAL_REMAPDMA_TIM2_DMA_CH7 DMA_REMAP_TIM2_DMA_CH7 +#define HAL_REMAPDMA_TIM3_DMA_CH6 DMA_REMAP_TIM3_DMA_CH6 + +#define IS_HAL_REMAPDMA IS_DMA_REMAP +#define __HAL_REMAPDMA_CHANNEL_ENABLE __HAL_DMA_REMAP_CHANNEL_ENABLE +#define __HAL_REMAPDMA_CHANNEL_DISABLE __HAL_DMA_REMAP_CHANNEL_DISABLE + +#if defined(STM32L4) + +#define HAL_DMAMUX1_REQUEST_GEN_EXTI0 HAL_DMAMUX1_REQ_GEN_EXTI0 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI1 HAL_DMAMUX1_REQ_GEN_EXTI1 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI2 HAL_DMAMUX1_REQ_GEN_EXTI2 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI3 HAL_DMAMUX1_REQ_GEN_EXTI3 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI4 HAL_DMAMUX1_REQ_GEN_EXTI4 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI5 HAL_DMAMUX1_REQ_GEN_EXTI5 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI6 HAL_DMAMUX1_REQ_GEN_EXTI6 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI7 HAL_DMAMUX1_REQ_GEN_EXTI7 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI8 HAL_DMAMUX1_REQ_GEN_EXTI8 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI9 HAL_DMAMUX1_REQ_GEN_EXTI9 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI10 HAL_DMAMUX1_REQ_GEN_EXTI10 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI11 HAL_DMAMUX1_REQ_GEN_EXTI11 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI12 HAL_DMAMUX1_REQ_GEN_EXTI12 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI13 HAL_DMAMUX1_REQ_GEN_EXTI13 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI14 HAL_DMAMUX1_REQ_GEN_EXTI14 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI15 HAL_DMAMUX1_REQ_GEN_EXTI15 +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH3_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH3_EVT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT +#define HAL_DMAMUX1_REQUEST_GEN_DSI_TE HAL_DMAMUX1_REQ_GEN_DSI_TE +#define HAL_DMAMUX1_REQUEST_GEN_DSI_EOT HAL_DMAMUX1_REQ_GEN_DSI_EOT +#define HAL_DMAMUX1_REQUEST_GEN_DMA2D_EOT HAL_DMAMUX1_REQ_GEN_DMA2D_EOT +#define HAL_DMAMUX1_REQUEST_GEN_LTDC_IT HAL_DMAMUX1_REQ_GEN_LTDC_IT + +#define HAL_DMAMUX_REQUEST_GEN_NO_EVENT HAL_DMAMUX_REQ_GEN_NO_EVENT +#define HAL_DMAMUX_REQUEST_GEN_RISING HAL_DMAMUX_REQ_GEN_RISING +#define HAL_DMAMUX_REQUEST_GEN_FALLING HAL_DMAMUX_REQ_GEN_FALLING +#define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING HAL_DMAMUX_REQ_GEN_RISING_FALLING + +#if defined(STM32L4R5xx) || defined(STM32L4R9xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define DMA_REQUEST_DCMI_PSSI DMA_REQUEST_DCMI +#endif + +#endif /* STM32L4 */ + +#if defined(STM32G0) +#define DMA_REQUEST_DAC1_CHANNEL1 DMA_REQUEST_DAC1_CH1 +#define DMA_REQUEST_DAC1_CHANNEL2 DMA_REQUEST_DAC1_CH2 +#define DMA_REQUEST_TIM16_TRIG_COM DMA_REQUEST_TIM16_COM +#define DMA_REQUEST_TIM17_TRIG_COM DMA_REQUEST_TIM17_COM + +#define LL_DMAMUX_REQ_TIM16_TRIG_COM LL_DMAMUX_REQ_TIM16_COM +#define LL_DMAMUX_REQ_TIM17_TRIG_COM LL_DMAMUX_REQ_TIM17_COM +#endif + +#if defined(STM32H7) + +#define DMA_REQUEST_DAC1 DMA_REQUEST_DAC1_CH1 +#define DMA_REQUEST_DAC2 DMA_REQUEST_DAC1_CH2 + +#define BDMA_REQUEST_LP_UART1_RX BDMA_REQUEST_LPUART1_RX +#define BDMA_REQUEST_LP_UART1_TX BDMA_REQUEST_LPUART1_TX + +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT +#define HAL_DMAMUX1_REQUEST_GEN_EXTI0 HAL_DMAMUX1_REQ_GEN_EXTI0 +#define HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO HAL_DMAMUX1_REQ_GEN_TIM12_TRGO + +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT +#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP HAL_DMAMUX2_REQ_GEN_I2C4_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP HAL_DMAMUX2_REQ_GEN_SPI6_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT HAL_DMAMUX2_REQ_GEN_COMP1_OUT +#define HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT HAL_DMAMUX2_REQ_GEN_COMP2_OUT +#define HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP HAL_DMAMUX2_REQ_GEN_RTC_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_EXTI0 HAL_DMAMUX2_REQ_GEN_EXTI0 +#define HAL_DMAMUX2_REQUEST_GEN_EXTI2 HAL_DMAMUX2_REQ_GEN_EXTI2 +#define HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT +#define HAL_DMAMUX2_REQUEST_GEN_SPI6_IT HAL_DMAMUX2_REQ_GEN_SPI6_IT +#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT +#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT +#define HAL_DMAMUX2_REQUEST_GEN_ADC3_IT HAL_DMAMUX2_REQ_GEN_ADC3_IT +#define HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT +#define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT +#define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT + +#define HAL_DMAMUX_REQUEST_GEN_NO_EVENT HAL_DMAMUX_REQ_GEN_NO_EVENT +#define HAL_DMAMUX_REQUEST_GEN_RISING HAL_DMAMUX_REQ_GEN_RISING +#define HAL_DMAMUX_REQUEST_GEN_FALLING HAL_DMAMUX_REQ_GEN_FALLING +#define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING HAL_DMAMUX_REQ_GEN_RISING_FALLING + +#define DFSDM_FILTER_EXT_TRIG_LPTIM1 DFSDM_FILTER_EXT_TRIG_LPTIM1_OUT +#define DFSDM_FILTER_EXT_TRIG_LPTIM2 DFSDM_FILTER_EXT_TRIG_LPTIM2_OUT +#define DFSDM_FILTER_EXT_TRIG_LPTIM3 DFSDM_FILTER_EXT_TRIG_LPTIM3_OUT + +#define DAC_TRIGGER_LP1_OUT DAC_TRIGGER_LPTIM1_OUT +#define DAC_TRIGGER_LP2_OUT DAC_TRIGGER_LPTIM2_OUT + +#endif /* STM32H7 */ + +#if defined(STM32U5) +#define GPDMA1_REQUEST_DCMI GPDMA1_REQUEST_DCMI_PSSI +#endif /* STM32U5 */ +/** + * @} + */ + +/** @defgroup HAL_FLASH_Aliased_Defines HAL FLASH Aliased Defines maintained for legacy purpose + * @{ + */ + +#define TYPEPROGRAM_BYTE FLASH_TYPEPROGRAM_BYTE +#define TYPEPROGRAM_HALFWORD FLASH_TYPEPROGRAM_HALFWORD +#define TYPEPROGRAM_WORD FLASH_TYPEPROGRAM_WORD +#define TYPEPROGRAM_DOUBLEWORD FLASH_TYPEPROGRAM_DOUBLEWORD +#define TYPEERASE_SECTORS FLASH_TYPEERASE_SECTORS +#define TYPEERASE_PAGES FLASH_TYPEERASE_PAGES +#define TYPEERASE_PAGEERASE FLASH_TYPEERASE_PAGES +#define TYPEERASE_MASSERASE FLASH_TYPEERASE_MASSERASE +#define WRPSTATE_DISABLE OB_WRPSTATE_DISABLE +#define WRPSTATE_ENABLE OB_WRPSTATE_ENABLE +#define HAL_FLASH_TIMEOUT_VALUE FLASH_TIMEOUT_VALUE +#define OBEX_PCROP OPTIONBYTE_PCROP +#define OBEX_BOOTCONFIG OPTIONBYTE_BOOTCONFIG +#define PCROPSTATE_DISABLE OB_PCROP_STATE_DISABLE +#define PCROPSTATE_ENABLE OB_PCROP_STATE_ENABLE +#define TYPEERASEDATA_BYTE FLASH_TYPEERASEDATA_BYTE +#define TYPEERASEDATA_HALFWORD FLASH_TYPEERASEDATA_HALFWORD +#define TYPEERASEDATA_WORD FLASH_TYPEERASEDATA_WORD +#define TYPEPROGRAMDATA_BYTE FLASH_TYPEPROGRAMDATA_BYTE +#define TYPEPROGRAMDATA_HALFWORD FLASH_TYPEPROGRAMDATA_HALFWORD +#define TYPEPROGRAMDATA_WORD FLASH_TYPEPROGRAMDATA_WORD +#define TYPEPROGRAMDATA_FASTBYTE FLASH_TYPEPROGRAMDATA_FASTBYTE +#define TYPEPROGRAMDATA_FASTHALFWORD FLASH_TYPEPROGRAMDATA_FASTHALFWORD +#define TYPEPROGRAMDATA_FASTWORD FLASH_TYPEPROGRAMDATA_FASTWORD +#define PAGESIZE FLASH_PAGE_SIZE +#define TYPEPROGRAM_FASTBYTE FLASH_TYPEPROGRAM_BYTE +#define TYPEPROGRAM_FASTHALFWORD FLASH_TYPEPROGRAM_HALFWORD +#define TYPEPROGRAM_FASTWORD FLASH_TYPEPROGRAM_WORD +#define VOLTAGE_RANGE_1 FLASH_VOLTAGE_RANGE_1 +#define VOLTAGE_RANGE_2 FLASH_VOLTAGE_RANGE_2 +#define VOLTAGE_RANGE_3 FLASH_VOLTAGE_RANGE_3 +#define VOLTAGE_RANGE_4 FLASH_VOLTAGE_RANGE_4 +#define TYPEPROGRAM_FAST FLASH_TYPEPROGRAM_FAST +#define TYPEPROGRAM_FAST_AND_LAST FLASH_TYPEPROGRAM_FAST_AND_LAST +#define WRPAREA_BANK1_AREAA OB_WRPAREA_BANK1_AREAA +#define WRPAREA_BANK1_AREAB OB_WRPAREA_BANK1_AREAB +#define WRPAREA_BANK2_AREAA OB_WRPAREA_BANK2_AREAA +#define WRPAREA_BANK2_AREAB OB_WRPAREA_BANK2_AREAB +#define IWDG_STDBY_FREEZE OB_IWDG_STDBY_FREEZE +#define IWDG_STDBY_ACTIVE OB_IWDG_STDBY_RUN +#define IWDG_STOP_FREEZE OB_IWDG_STOP_FREEZE +#define IWDG_STOP_ACTIVE OB_IWDG_STOP_RUN +#define FLASH_ERROR_NONE HAL_FLASH_ERROR_NONE +#define FLASH_ERROR_RD HAL_FLASH_ERROR_RD +#define FLASH_ERROR_PG HAL_FLASH_ERROR_PROG +#define FLASH_ERROR_PGP HAL_FLASH_ERROR_PGS +#define FLASH_ERROR_WRP HAL_FLASH_ERROR_WRP +#define FLASH_ERROR_OPTV HAL_FLASH_ERROR_OPTV +#define FLASH_ERROR_OPTVUSR HAL_FLASH_ERROR_OPTVUSR +#define FLASH_ERROR_PROG HAL_FLASH_ERROR_PROG +#define FLASH_ERROR_OP HAL_FLASH_ERROR_OPERATION +#define FLASH_ERROR_PGA HAL_FLASH_ERROR_PGA +#define FLASH_ERROR_SIZE HAL_FLASH_ERROR_SIZE +#define FLASH_ERROR_SIZ HAL_FLASH_ERROR_SIZE +#define FLASH_ERROR_PGS HAL_FLASH_ERROR_PGS +#define FLASH_ERROR_MIS HAL_FLASH_ERROR_MIS +#define FLASH_ERROR_FAST HAL_FLASH_ERROR_FAST +#define FLASH_ERROR_FWWERR HAL_FLASH_ERROR_FWWERR +#define FLASH_ERROR_NOTZERO HAL_FLASH_ERROR_NOTZERO +#define FLASH_ERROR_OPERATION HAL_FLASH_ERROR_OPERATION +#define FLASH_ERROR_ERS HAL_FLASH_ERROR_ERS +#define OB_WDG_SW OB_IWDG_SW +#define OB_WDG_HW OB_IWDG_HW +#define OB_SDADC12_VDD_MONITOR_SET OB_SDACD_VDD_MONITOR_SET +#define OB_SDADC12_VDD_MONITOR_RESET OB_SDACD_VDD_MONITOR_RESET +#define OB_RAM_PARITY_CHECK_SET OB_SRAM_PARITY_SET +#define OB_RAM_PARITY_CHECK_RESET OB_SRAM_PARITY_RESET +#define IS_OB_SDADC12_VDD_MONITOR IS_OB_SDACD_VDD_MONITOR +#define OB_RDP_LEVEL0 OB_RDP_LEVEL_0 +#define OB_RDP_LEVEL1 OB_RDP_LEVEL_1 +#define OB_RDP_LEVEL2 OB_RDP_LEVEL_2 +#if defined(STM32G0) || defined(STM32C0) +#define OB_BOOT_LOCK_DISABLE OB_BOOT_ENTRY_FORCED_NONE +#define OB_BOOT_LOCK_ENABLE OB_BOOT_ENTRY_FORCED_FLASH +#else +#define OB_BOOT_ENTRY_FORCED_NONE OB_BOOT_LOCK_DISABLE +#define OB_BOOT_ENTRY_FORCED_FLASH OB_BOOT_LOCK_ENABLE +#endif +#if defined(STM32H7) +#define FLASH_FLAG_SNECCE_BANK1RR FLASH_FLAG_SNECCERR_BANK1 +#define FLASH_FLAG_DBECCE_BANK1RR FLASH_FLAG_DBECCERR_BANK1 +#define FLASH_FLAG_STRBER_BANK1R FLASH_FLAG_STRBERR_BANK1 +#define FLASH_FLAG_SNECCE_BANK2RR FLASH_FLAG_SNECCERR_BANK2 +#define FLASH_FLAG_DBECCE_BANK2RR FLASH_FLAG_DBECCERR_BANK2 +#define FLASH_FLAG_STRBER_BANK2R FLASH_FLAG_STRBERR_BANK2 +#define FLASH_FLAG_WDW FLASH_FLAG_WBNE +#define OB_WRP_SECTOR_All OB_WRP_SECTOR_ALL +#endif /* STM32H7 */ +#if defined(STM32U5) +#define OB_USER_nRST_STOP OB_USER_NRST_STOP +#define OB_USER_nRST_STDBY OB_USER_NRST_STDBY +#define OB_USER_nRST_SHDW OB_USER_NRST_SHDW +#define OB_USER_nSWBOOT0 OB_USER_NSWBOOT0 +#define OB_USER_nBOOT0 OB_USER_NBOOT0 +#define OB_nBOOT0_RESET OB_NBOOT0_RESET +#define OB_nBOOT0_SET OB_NBOOT0_SET +#endif /* STM32U5 */ + +/** + * @} + */ + +/** @defgroup HAL_JPEG_Aliased_Macros HAL JPEG Aliased Macros maintained for legacy purpose + * @{ + */ + +#if defined(STM32H7) +#define __HAL_RCC_JPEG_CLK_ENABLE __HAL_RCC_JPGDECEN_CLK_ENABLE +#define __HAL_RCC_JPEG_CLK_DISABLE __HAL_RCC_JPGDECEN_CLK_DISABLE +#define __HAL_RCC_JPEG_FORCE_RESET __HAL_RCC_JPGDECRST_FORCE_RESET +#define __HAL_RCC_JPEG_RELEASE_RESET __HAL_RCC_JPGDECRST_RELEASE_RESET +#define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE __HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE +#define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE __HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE +#endif /* STM32H7 */ + +/** + * @} + */ + +/** @defgroup HAL_SYSCFG_Aliased_Defines HAL SYSCFG Aliased Defines maintained for legacy purpose + * @{ + */ + +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA9 I2C_FASTMODEPLUS_PA9 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA10 I2C_FASTMODEPLUS_PA10 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB6 I2C_FASTMODEPLUS_PB6 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB7 I2C_FASTMODEPLUS_PB7 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB8 I2C_FASTMODEPLUS_PB8 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB9 I2C_FASTMODEPLUS_PB9 +#define HAL_SYSCFG_FASTMODEPLUS_I2C1 I2C_FASTMODEPLUS_I2C1 +#define HAL_SYSCFG_FASTMODEPLUS_I2C2 I2C_FASTMODEPLUS_I2C2 +#define HAL_SYSCFG_FASTMODEPLUS_I2C3 I2C_FASTMODEPLUS_I2C3 +#if defined(STM32G4) + +#define HAL_SYSCFG_EnableIOAnalogSwitchBooster HAL_SYSCFG_EnableIOSwitchBooster +#define HAL_SYSCFG_DisableIOAnalogSwitchBooster HAL_SYSCFG_DisableIOSwitchBooster +#define HAL_SYSCFG_EnableIOAnalogSwitchVDD HAL_SYSCFG_EnableIOSwitchVDD +#define HAL_SYSCFG_DisableIOAnalogSwitchVDD HAL_SYSCFG_DisableIOSwitchVDD +#endif /* STM32G4 */ + +/** + * @} + */ + + +/** @defgroup LL_FMC_Aliased_Defines LL FMC Aliased Defines maintained for compatibility purpose + * @{ + */ +#if defined(STM32L4) || defined(STM32F7) || defined(STM32H7) || defined(STM32G4) +#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE FMC_NAND_WAIT_FEATURE_DISABLE +#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE FMC_NAND_WAIT_FEATURE_ENABLE +#define FMC_NAND_PCC_MEM_BUS_WIDTH_8 FMC_NAND_MEM_BUS_WIDTH_8 +#define FMC_NAND_PCC_MEM_BUS_WIDTH_16 FMC_NAND_MEM_BUS_WIDTH_16 +#elif defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4) +#define FMC_NAND_WAIT_FEATURE_DISABLE FMC_NAND_PCC_WAIT_FEATURE_DISABLE +#define FMC_NAND_WAIT_FEATURE_ENABLE FMC_NAND_PCC_WAIT_FEATURE_ENABLE +#define FMC_NAND_MEM_BUS_WIDTH_8 FMC_NAND_PCC_MEM_BUS_WIDTH_8 +#define FMC_NAND_MEM_BUS_WIDTH_16 FMC_NAND_PCC_MEM_BUS_WIDTH_16 +#endif +/** + * @} + */ + +/** @defgroup LL_FSMC_Aliased_Defines LL FSMC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define FSMC_NORSRAM_TYPEDEF FSMC_NORSRAM_TypeDef +#define FSMC_NORSRAM_EXTENDED_TYPEDEF FSMC_NORSRAM_EXTENDED_TypeDef +/** + * @} + */ + +/** @defgroup HAL_GPIO_Aliased_Macros HAL GPIO Aliased Macros maintained for legacy purpose + * @{ + */ +#define GET_GPIO_SOURCE GPIO_GET_INDEX +#define GET_GPIO_INDEX GPIO_GET_INDEX + +#if defined(STM32F4) +#define GPIO_AF12_SDMMC GPIO_AF12_SDIO +#define GPIO_AF12_SDMMC1 GPIO_AF12_SDIO +#endif + +#if defined(STM32F7) +#define GPIO_AF12_SDIO GPIO_AF12_SDMMC1 +#define GPIO_AF12_SDMMC GPIO_AF12_SDMMC1 +#endif + +#if defined(STM32L4) +#define GPIO_AF12_SDIO GPIO_AF12_SDMMC1 +#define GPIO_AF12_SDMMC GPIO_AF12_SDMMC1 +#endif + +#if defined(STM32H7) +#define GPIO_AF7_SDIO1 GPIO_AF7_SDMMC1 +#define GPIO_AF8_SDIO1 GPIO_AF8_SDMMC1 +#define GPIO_AF12_SDIO1 GPIO_AF12_SDMMC1 +#define GPIO_AF9_SDIO2 GPIO_AF9_SDMMC2 +#define GPIO_AF10_SDIO2 GPIO_AF10_SDMMC2 +#define GPIO_AF11_SDIO2 GPIO_AF11_SDMMC2 + +#if defined (STM32H743xx) || defined (STM32H753xx) || defined (STM32H750xx) || defined (STM32H742xx) || \ + defined (STM32H745xx) || defined (STM32H755xx) || defined (STM32H747xx) || defined (STM32H757xx) +#define GPIO_AF10_OTG2_HS GPIO_AF10_OTG2_FS +#define GPIO_AF10_OTG1_FS GPIO_AF10_OTG1_HS +#define GPIO_AF12_OTG2_FS GPIO_AF12_OTG1_FS +#endif /*STM32H743xx || STM32H753xx || STM32H750xx || STM32H742xx || STM32H745xx || STM32H755xx || STM32H747xx || STM32H757xx */ +#endif /* STM32H7 */ + +#define GPIO_AF0_LPTIM GPIO_AF0_LPTIM1 +#define GPIO_AF1_LPTIM GPIO_AF1_LPTIM1 +#define GPIO_AF2_LPTIM GPIO_AF2_LPTIM1 + +#if defined(STM32L0) || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7) || defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32U5) +#define GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW +#define GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM +#define GPIO_SPEED_FAST GPIO_SPEED_FREQ_HIGH +#define GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH +#endif /* STM32L0 || STM32L4 || STM32F4 || STM32F2 || STM32F7 || STM32G4 || STM32H7 || STM32WB || STM32U5*/ + +#if defined(STM32L1) +#define GPIO_SPEED_VERY_LOW GPIO_SPEED_FREQ_LOW +#define GPIO_SPEED_LOW GPIO_SPEED_FREQ_MEDIUM +#define GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_HIGH +#define GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH +#endif /* STM32L1 */ + +#if defined(STM32F0) || defined(STM32F3) || defined(STM32F1) +#define GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW +#define GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM +#define GPIO_SPEED_HIGH GPIO_SPEED_FREQ_HIGH +#endif /* STM32F0 || STM32F3 || STM32F1 */ + +#define GPIO_AF6_DFSDM GPIO_AF6_DFSDM1 + +#if defined(STM32U5) +#define GPIO_AF0_RTC_50Hz GPIO_AF0_RTC_50HZ +#endif /* STM32U5 */ +#if defined(STM32U5) +#define GPIO_AF0_S2DSTOP GPIO_AF0_SRDSTOP +#define GPIO_AF11_LPGPIO GPIO_AF11_LPGPIO1 +#endif /* STM32U5 */ +/** + * @} + */ + +/** @defgroup HAL_GTZC_Aliased_Defines HAL GTZC Aliased Defines maintained for legacy purpose + * @{ + */ +#if defined(STM32U5) +#define GTZC_PERIPH_DCMI GTZC_PERIPH_DCMI_PSSI +#endif /* STM32U5 */ +/** + * @} + */ + +/** @defgroup HAL_HRTIM_Aliased_Macros HAL HRTIM Aliased Macros maintained for legacy purpose + * @{ + */ +#define HRTIM_TIMDELAYEDPROTECTION_DISABLED HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6 +#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7 +#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7 + +#define __HAL_HRTIM_SetCounter __HAL_HRTIM_SETCOUNTER +#define __HAL_HRTIM_GetCounter __HAL_HRTIM_GETCOUNTER +#define __HAL_HRTIM_SetPeriod __HAL_HRTIM_SETPERIOD +#define __HAL_HRTIM_GetPeriod __HAL_HRTIM_GETPERIOD +#define __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER +#define __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER +#define __HAL_HRTIM_SetCompare __HAL_HRTIM_SETCOMPARE +#define __HAL_HRTIM_GetCompare __HAL_HRTIM_GETCOMPARE + +#if defined(STM32G4) +#define HAL_HRTIM_ExternalEventCounterConfig HAL_HRTIM_ExtEventCounterConfig +#define HAL_HRTIM_ExternalEventCounterEnable HAL_HRTIM_ExtEventCounterEnable +#define HAL_HRTIM_ExternalEventCounterDisable HAL_HRTIM_ExtEventCounterDisable +#define HAL_HRTIM_ExternalEventCounterReset HAL_HRTIM_ExtEventCounterReset +#define HRTIM_TIMEEVENT_A HRTIM_EVENTCOUNTER_A +#define HRTIM_TIMEEVENT_B HRTIM_EVENTCOUNTER_B +#define HRTIM_TIMEEVENTRESETMODE_UNCONDITIONAL HRTIM_EVENTCOUNTER_RSTMODE_UNCONDITIONAL +#define HRTIM_TIMEEVENTRESETMODE_CONDITIONAL HRTIM_EVENTCOUNTER_RSTMODE_CONDITIONAL +#endif /* STM32G4 */ + +#if defined(STM32H7) +#define HRTIM_OUTPUTSET_TIMAEV1_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMAEV2_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMAEV3_TIMCCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMAEV4_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMAEV5_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMAEV6_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMAEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMAEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMAEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMBEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMBEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMBEV3_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMBEV4_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMBEV5_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMBEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMBEV7_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMBEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMBEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMCEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMCEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMCEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMCEV4_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMCEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMCEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMCEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMCEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMCEV9_TIMFCMP2 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMDEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMDEV2_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMDEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMDEV4_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMDEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMDEV6_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMDEV7_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMDEV8_TIMFCMP1 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMDEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMEEV1_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMEEV2_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMEEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMEEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMEEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMEEV6_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMEEV7_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMEEV8_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMEEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMFEV1_TIMACMP3 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMFEV2_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMFEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMFEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMFEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMFEV6_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMFEV7_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMFEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMFEV9_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_9 + +#define HRTIM_OUTPUTRESET_TIMAEV1_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMAEV2_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMAEV3_TIMCCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMAEV4_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMAEV5_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMAEV6_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMAEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMAEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMAEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMBEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMBEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMBEV3_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMBEV4_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMBEV5_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMBEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMBEV7_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMBEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMBEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMCEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMCEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMCEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMCEV4_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMCEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMCEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMCEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMCEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMCEV9_TIMFCMP2 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMDEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMDEV2_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMDEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMDEV4_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMDEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMDEV6_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMDEV7_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMDEV8_TIMFCMP1 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMDEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMEEV1_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMEEV2_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMEEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMEEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMEEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMEEV6_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMEEV7_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMEEV8_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMEEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMFEV1_TIMACMP3 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMFEV2_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMFEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMFEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMFEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMFEV6_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMFEV7_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMFEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMFEV9_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_9 +#endif /* STM32H7 */ + +#if defined(STM32F3) +/** @brief Constants defining available sources associated to external events. + */ +#define HRTIM_EVENTSRC_1 (0x00000000U) +#define HRTIM_EVENTSRC_2 (HRTIM_EECR1_EE1SRC_0) +#define HRTIM_EVENTSRC_3 (HRTIM_EECR1_EE1SRC_1) +#define HRTIM_EVENTSRC_4 (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) + +/** @brief Constants defining the DLL calibration periods (in micro seconds) + */ +#define HRTIM_CALIBRATIONRATE_7300 0x00000000U +#define HRTIM_CALIBRATIONRATE_910 (HRTIM_DLLCR_CALRTE_0) +#define HRTIM_CALIBRATIONRATE_114 (HRTIM_DLLCR_CALRTE_1) +#define HRTIM_CALIBRATIONRATE_14 (HRTIM_DLLCR_CALRTE_1 | HRTIM_DLLCR_CALRTE_0) + +#endif /* STM32F3 */ +/** + * @} + */ + +/** @defgroup HAL_I2C_Aliased_Defines HAL I2C Aliased Defines maintained for legacy purpose + * @{ + */ +#define I2C_DUALADDRESS_DISABLED I2C_DUALADDRESS_DISABLE +#define I2C_DUALADDRESS_ENABLED I2C_DUALADDRESS_ENABLE +#define I2C_GENERALCALL_DISABLED I2C_GENERALCALL_DISABLE +#define I2C_GENERALCALL_ENABLED I2C_GENERALCALL_ENABLE +#define I2C_NOSTRETCH_DISABLED I2C_NOSTRETCH_DISABLE +#define I2C_NOSTRETCH_ENABLED I2C_NOSTRETCH_ENABLE +#define I2C_ANALOGFILTER_ENABLED I2C_ANALOGFILTER_ENABLE +#define I2C_ANALOGFILTER_DISABLED I2C_ANALOGFILTER_DISABLE +#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || defined(STM32L1) || defined(STM32F7) +#define HAL_I2C_STATE_MEM_BUSY_TX HAL_I2C_STATE_BUSY_TX +#define HAL_I2C_STATE_MEM_BUSY_RX HAL_I2C_STATE_BUSY_RX +#define HAL_I2C_STATE_MASTER_BUSY_TX HAL_I2C_STATE_BUSY_TX +#define HAL_I2C_STATE_MASTER_BUSY_RX HAL_I2C_STATE_BUSY_RX +#define HAL_I2C_STATE_SLAVE_BUSY_TX HAL_I2C_STATE_BUSY_TX +#define HAL_I2C_STATE_SLAVE_BUSY_RX HAL_I2C_STATE_BUSY_RX +#endif +/** + * @} + */ + +/** @defgroup HAL_IRDA_Aliased_Defines HAL IRDA Aliased Defines maintained for legacy purpose + * @{ + */ +#define IRDA_ONE_BIT_SAMPLE_DISABLED IRDA_ONE_BIT_SAMPLE_DISABLE +#define IRDA_ONE_BIT_SAMPLE_ENABLED IRDA_ONE_BIT_SAMPLE_ENABLE + +/** + * @} + */ + +/** @defgroup HAL_IWDG_Aliased_Defines HAL IWDG Aliased Defines maintained for legacy purpose + * @{ + */ +#define KR_KEY_RELOAD IWDG_KEY_RELOAD +#define KR_KEY_ENABLE IWDG_KEY_ENABLE +#define KR_KEY_EWA IWDG_KEY_WRITE_ACCESS_ENABLE +#define KR_KEY_DWA IWDG_KEY_WRITE_ACCESS_DISABLE +/** + * @} + */ + +/** @defgroup HAL_LPTIM_Aliased_Defines HAL LPTIM Aliased Defines maintained for legacy purpose + * @{ + */ + +#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION +#define LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS LPTIM_CLOCKSAMPLETIME_2TRANSITIONS +#define LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS LPTIM_CLOCKSAMPLETIME_4TRANSITIONS +#define LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS LPTIM_CLOCKSAMPLETIME_8TRANSITIONS + +#define LPTIM_CLOCKPOLARITY_RISINGEDGE LPTIM_CLOCKPOLARITY_RISING +#define LPTIM_CLOCKPOLARITY_FALLINGEDGE LPTIM_CLOCKPOLARITY_FALLING +#define LPTIM_CLOCKPOLARITY_BOTHEDGES LPTIM_CLOCKPOLARITY_RISING_FALLING + +#define LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION +#define LPTIM_TRIGSAMPLETIME_2TRANSISTIONS LPTIM_TRIGSAMPLETIME_2TRANSITIONS +#define LPTIM_TRIGSAMPLETIME_4TRANSISTIONS LPTIM_TRIGSAMPLETIME_4TRANSITIONS +#define LPTIM_TRIGSAMPLETIME_8TRANSISTIONS LPTIM_TRIGSAMPLETIME_8TRANSITIONS + +/* The following 3 definition have also been present in a temporary version of lptim.h */ +/* They need to be renamed also to the right name, just in case */ +#define LPTIM_TRIGSAMPLETIME_2TRANSITION LPTIM_TRIGSAMPLETIME_2TRANSITIONS +#define LPTIM_TRIGSAMPLETIME_4TRANSITION LPTIM_TRIGSAMPLETIME_4TRANSITIONS +#define LPTIM_TRIGSAMPLETIME_8TRANSITION LPTIM_TRIGSAMPLETIME_8TRANSITIONS + + +/** @defgroup HAL_LPTIM_Aliased_Defines HAL LPTIM Aliased Defines maintained for legacy purpose + * @{ + */ +#define HAL_LPTIM_ReadCompare HAL_LPTIM_ReadCapturedValue +/** + * @} + */ + +#if defined(STM32U5) +#define LPTIM_ISR_CC1 LPTIM_ISR_CC1IF +#define LPTIM_ISR_CC2 LPTIM_ISR_CC2IF +#define LPTIM_CHANNEL_ALL 0x00000000U +#endif /* STM32U5 */ +/** + * @} + */ + +/** @defgroup HAL_NAND_Aliased_Defines HAL NAND Aliased Defines maintained for legacy purpose + * @{ + */ +#define HAL_NAND_Read_Page HAL_NAND_Read_Page_8b +#define HAL_NAND_Write_Page HAL_NAND_Write_Page_8b +#define HAL_NAND_Read_SpareArea HAL_NAND_Read_SpareArea_8b +#define HAL_NAND_Write_SpareArea HAL_NAND_Write_SpareArea_8b + +#define NAND_AddressTypedef NAND_AddressTypeDef + +#define __ARRAY_ADDRESS ARRAY_ADDRESS +#define __ADDR_1st_CYCLE ADDR_1ST_CYCLE +#define __ADDR_2nd_CYCLE ADDR_2ND_CYCLE +#define __ADDR_3rd_CYCLE ADDR_3RD_CYCLE +#define __ADDR_4th_CYCLE ADDR_4TH_CYCLE +/** + * @} + */ + +/** @defgroup HAL_NOR_Aliased_Defines HAL NOR Aliased Defines maintained for legacy purpose + * @{ + */ +#define NOR_StatusTypedef HAL_NOR_StatusTypeDef +#define NOR_SUCCESS HAL_NOR_STATUS_SUCCESS +#define NOR_ONGOING HAL_NOR_STATUS_ONGOING +#define NOR_ERROR HAL_NOR_STATUS_ERROR +#define NOR_TIMEOUT HAL_NOR_STATUS_TIMEOUT + +#define __NOR_WRITE NOR_WRITE +#define __NOR_ADDR_SHIFT NOR_ADDR_SHIFT +/** + * @} + */ + +/** @defgroup HAL_OPAMP_Aliased_Defines HAL OPAMP Aliased Defines maintained for legacy purpose + * @{ + */ + +#define OPAMP_NONINVERTINGINPUT_VP0 OPAMP_NONINVERTINGINPUT_IO0 +#define OPAMP_NONINVERTINGINPUT_VP1 OPAMP_NONINVERTINGINPUT_IO1 +#define OPAMP_NONINVERTINGINPUT_VP2 OPAMP_NONINVERTINGINPUT_IO2 +#define OPAMP_NONINVERTINGINPUT_VP3 OPAMP_NONINVERTINGINPUT_IO3 + +#define OPAMP_SEC_NONINVERTINGINPUT_VP0 OPAMP_SEC_NONINVERTINGINPUT_IO0 +#define OPAMP_SEC_NONINVERTINGINPUT_VP1 OPAMP_SEC_NONINVERTINGINPUT_IO1 +#define OPAMP_SEC_NONINVERTINGINPUT_VP2 OPAMP_SEC_NONINVERTINGINPUT_IO2 +#define OPAMP_SEC_NONINVERTINGINPUT_VP3 OPAMP_SEC_NONINVERTINGINPUT_IO3 + +#define OPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 +#define OPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1 + +#define IOPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 +#define IOPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1 + +#define OPAMP_SEC_INVERTINGINPUT_VM0 OPAMP_SEC_INVERTINGINPUT_IO0 +#define OPAMP_SEC_INVERTINGINPUT_VM1 OPAMP_SEC_INVERTINGINPUT_IO1 + +#define OPAMP_INVERTINGINPUT_VINM OPAMP_SEC_INVERTINGINPUT_IO1 + +#define OPAMP_PGACONNECT_NO OPAMP_PGA_CONNECT_INVERTINGINPUT_NO +#define OPAMP_PGACONNECT_VM0 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0 +#define OPAMP_PGACONNECT_VM1 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1 + +#if defined(STM32L1) || defined(STM32L4) || defined(STM32L5) || defined(STM32H7) || defined(STM32G4) +#define HAL_OPAMP_MSP_INIT_CB_ID HAL_OPAMP_MSPINIT_CB_ID +#define HAL_OPAMP_MSP_DEINIT_CB_ID HAL_OPAMP_MSPDEINIT_CB_ID +#endif + +#if defined(STM32L4) || defined(STM32L5) +#define OPAMP_POWERMODE_NORMAL OPAMP_POWERMODE_NORMALPOWER +#elif defined(STM32G4) +#define OPAMP_POWERMODE_NORMAL OPAMP_POWERMODE_NORMALSPEED +#endif + +/** + * @} + */ + +/** @defgroup HAL_I2S_Aliased_Defines HAL I2S Aliased Defines maintained for legacy purpose + * @{ + */ +#define I2S_STANDARD_PHILLIPS I2S_STANDARD_PHILIPS + +#if defined(STM32H7) +#define I2S_IT_TXE I2S_IT_TXP +#define I2S_IT_RXNE I2S_IT_RXP + +#define I2S_FLAG_TXE I2S_FLAG_TXP +#define I2S_FLAG_RXNE I2S_FLAG_RXP +#endif + +#if defined(STM32F7) +#define I2S_CLOCK_SYSCLK I2S_CLOCK_PLL +#endif +/** + * @} + */ + +/** @defgroup HAL_PCCARD_Aliased_Defines HAL PCCARD Aliased Defines maintained for legacy purpose + * @{ + */ + +/* Compact Flash-ATA registers description */ +#define CF_DATA ATA_DATA +#define CF_SECTOR_COUNT ATA_SECTOR_COUNT +#define CF_SECTOR_NUMBER ATA_SECTOR_NUMBER +#define CF_CYLINDER_LOW ATA_CYLINDER_LOW +#define CF_CYLINDER_HIGH ATA_CYLINDER_HIGH +#define CF_CARD_HEAD ATA_CARD_HEAD +#define CF_STATUS_CMD ATA_STATUS_CMD +#define CF_STATUS_CMD_ALTERNATE ATA_STATUS_CMD_ALTERNATE +#define CF_COMMON_DATA_AREA ATA_COMMON_DATA_AREA + +/* Compact Flash-ATA commands */ +#define CF_READ_SECTOR_CMD ATA_READ_SECTOR_CMD +#define CF_WRITE_SECTOR_CMD ATA_WRITE_SECTOR_CMD +#define CF_ERASE_SECTOR_CMD ATA_ERASE_SECTOR_CMD +#define CF_IDENTIFY_CMD ATA_IDENTIFY_CMD + +#define PCCARD_StatusTypedef HAL_PCCARD_StatusTypeDef +#define PCCARD_SUCCESS HAL_PCCARD_STATUS_SUCCESS +#define PCCARD_ONGOING HAL_PCCARD_STATUS_ONGOING +#define PCCARD_ERROR HAL_PCCARD_STATUS_ERROR +#define PCCARD_TIMEOUT HAL_PCCARD_STATUS_TIMEOUT +/** + * @} + */ + +/** @defgroup HAL_RTC_Aliased_Defines HAL RTC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define FORMAT_BIN RTC_FORMAT_BIN +#define FORMAT_BCD RTC_FORMAT_BCD + +#define RTC_ALARMSUBSECONDMASK_None RTC_ALARMSUBSECONDMASK_NONE +#define RTC_TAMPERERASEBACKUP_DISABLED RTC_TAMPER_ERASE_BACKUP_DISABLE +#define RTC_TAMPERMASK_FLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE +#define RTC_TAMPERMASK_FLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE + +#define RTC_MASKTAMPERFLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE +#define RTC_MASKTAMPERFLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE +#define RTC_TAMPERERASEBACKUP_ENABLED RTC_TAMPER_ERASE_BACKUP_ENABLE +#define RTC_TAMPER1_2_INTERRUPT RTC_ALL_TAMPER_INTERRUPT +#define RTC_TAMPER1_2_3_INTERRUPT RTC_ALL_TAMPER_INTERRUPT + +#define RTC_TIMESTAMPPIN_PC13 RTC_TIMESTAMPPIN_DEFAULT +#define RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1 +#define RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1 +#define RTC_TIMESTAMPPIN_PC1 RTC_TIMESTAMPPIN_POS2 + +#define RTC_OUTPUT_REMAP_PC13 RTC_OUTPUT_REMAP_NONE +#define RTC_OUTPUT_REMAP_PB14 RTC_OUTPUT_REMAP_POS1 +#define RTC_OUTPUT_REMAP_PB2 RTC_OUTPUT_REMAP_POS1 + +#define RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT +#define RTC_TAMPERPIN_PA0 RTC_TAMPERPIN_POS1 +#define RTC_TAMPERPIN_PI8 RTC_TAMPERPIN_POS1 + +#if defined(STM32F7) +#define RTC_TAMPCR_TAMPXE RTC_TAMPER_ENABLE_BITS_MASK +#define RTC_TAMPCR_TAMPXIE RTC_TAMPER_IT_ENABLE_BITS_MASK +#endif /* STM32F7 */ + +#if defined(STM32H7) +#define RTC_TAMPCR_TAMPXE RTC_TAMPER_X +#define RTC_TAMPCR_TAMPXIE RTC_TAMPER_X_INTERRUPT +#endif /* STM32H7 */ + +#if defined(STM32F7) || defined(STM32H7) +#define RTC_TAMPER1_INTERRUPT RTC_IT_TAMP1 +#define RTC_TAMPER2_INTERRUPT RTC_IT_TAMP2 +#define RTC_TAMPER3_INTERRUPT RTC_IT_TAMP3 +#define RTC_ALL_TAMPER_INTERRUPT RTC_IT_TAMP +#endif /* STM32F7 || STM32H7 */ + +/** + * @} + */ + + +/** @defgroup HAL_SMARTCARD_Aliased_Defines HAL SMARTCARD Aliased Defines maintained for legacy purpose + * @{ + */ +#define SMARTCARD_NACK_ENABLED SMARTCARD_NACK_ENABLE +#define SMARTCARD_NACK_DISABLED SMARTCARD_NACK_DISABLE + +#define SMARTCARD_ONEBIT_SAMPLING_DISABLED SMARTCARD_ONE_BIT_SAMPLE_DISABLE +#define SMARTCARD_ONEBIT_SAMPLING_ENABLED SMARTCARD_ONE_BIT_SAMPLE_ENABLE +#define SMARTCARD_ONEBIT_SAMPLING_DISABLE SMARTCARD_ONE_BIT_SAMPLE_DISABLE +#define SMARTCARD_ONEBIT_SAMPLING_ENABLE SMARTCARD_ONE_BIT_SAMPLE_ENABLE + +#define SMARTCARD_TIMEOUT_DISABLED SMARTCARD_TIMEOUT_DISABLE +#define SMARTCARD_TIMEOUT_ENABLED SMARTCARD_TIMEOUT_ENABLE + +#define SMARTCARD_LASTBIT_DISABLED SMARTCARD_LASTBIT_DISABLE +#define SMARTCARD_LASTBIT_ENABLED SMARTCARD_LASTBIT_ENABLE +/** + * @} + */ + + +/** @defgroup HAL_SMBUS_Aliased_Defines HAL SMBUS Aliased Defines maintained for legacy purpose + * @{ + */ +#define SMBUS_DUALADDRESS_DISABLED SMBUS_DUALADDRESS_DISABLE +#define SMBUS_DUALADDRESS_ENABLED SMBUS_DUALADDRESS_ENABLE +#define SMBUS_GENERALCALL_DISABLED SMBUS_GENERALCALL_DISABLE +#define SMBUS_GENERALCALL_ENABLED SMBUS_GENERALCALL_ENABLE +#define SMBUS_NOSTRETCH_DISABLED SMBUS_NOSTRETCH_DISABLE +#define SMBUS_NOSTRETCH_ENABLED SMBUS_NOSTRETCH_ENABLE +#define SMBUS_ANALOGFILTER_ENABLED SMBUS_ANALOGFILTER_ENABLE +#define SMBUS_ANALOGFILTER_DISABLED SMBUS_ANALOGFILTER_DISABLE +#define SMBUS_PEC_DISABLED SMBUS_PEC_DISABLE +#define SMBUS_PEC_ENABLED SMBUS_PEC_ENABLE +#define HAL_SMBUS_STATE_SLAVE_LISTEN HAL_SMBUS_STATE_LISTEN +/** + * @} + */ + +/** @defgroup HAL_SPI_Aliased_Defines HAL SPI Aliased Defines maintained for legacy purpose + * @{ + */ +#define SPI_TIMODE_DISABLED SPI_TIMODE_DISABLE +#define SPI_TIMODE_ENABLED SPI_TIMODE_ENABLE + +#define SPI_CRCCALCULATION_DISABLED SPI_CRCCALCULATION_DISABLE +#define SPI_CRCCALCULATION_ENABLED SPI_CRCCALCULATION_ENABLE + +#define SPI_NSS_PULSE_DISABLED SPI_NSS_PULSE_DISABLE +#define SPI_NSS_PULSE_ENABLED SPI_NSS_PULSE_ENABLE + +#if defined(STM32H7) + +#define SPI_FLAG_TXE SPI_FLAG_TXP +#define SPI_FLAG_RXNE SPI_FLAG_RXP + +#define SPI_IT_TXE SPI_IT_TXP +#define SPI_IT_RXNE SPI_IT_RXP + +#define SPI_FRLVL_EMPTY SPI_RX_FIFO_0PACKET +#define SPI_FRLVL_QUARTER_FULL SPI_RX_FIFO_1PACKET +#define SPI_FRLVL_HALF_FULL SPI_RX_FIFO_2PACKET +#define SPI_FRLVL_FULL SPI_RX_FIFO_3PACKET + +#endif /* STM32H7 */ + +/** + * @} + */ + +/** @defgroup HAL_TIM_Aliased_Defines HAL TIM Aliased Defines maintained for legacy purpose + * @{ + */ +#define CCER_CCxE_MASK TIM_CCER_CCxE_MASK +#define CCER_CCxNE_MASK TIM_CCER_CCxNE_MASK + +#define TIM_DMABase_CR1 TIM_DMABASE_CR1 +#define TIM_DMABase_CR2 TIM_DMABASE_CR2 +#define TIM_DMABase_SMCR TIM_DMABASE_SMCR +#define TIM_DMABase_DIER TIM_DMABASE_DIER +#define TIM_DMABase_SR TIM_DMABASE_SR +#define TIM_DMABase_EGR TIM_DMABASE_EGR +#define TIM_DMABase_CCMR1 TIM_DMABASE_CCMR1 +#define TIM_DMABase_CCMR2 TIM_DMABASE_CCMR2 +#define TIM_DMABase_CCER TIM_DMABASE_CCER +#define TIM_DMABase_CNT TIM_DMABASE_CNT +#define TIM_DMABase_PSC TIM_DMABASE_PSC +#define TIM_DMABase_ARR TIM_DMABASE_ARR +#define TIM_DMABase_RCR TIM_DMABASE_RCR +#define TIM_DMABase_CCR1 TIM_DMABASE_CCR1 +#define TIM_DMABase_CCR2 TIM_DMABASE_CCR2 +#define TIM_DMABase_CCR3 TIM_DMABASE_CCR3 +#define TIM_DMABase_CCR4 TIM_DMABASE_CCR4 +#define TIM_DMABase_BDTR TIM_DMABASE_BDTR +#define TIM_DMABase_DCR TIM_DMABASE_DCR +#define TIM_DMABase_DMAR TIM_DMABASE_DMAR +#define TIM_DMABase_OR1 TIM_DMABASE_OR1 +#define TIM_DMABase_CCMR3 TIM_DMABASE_CCMR3 +#define TIM_DMABase_CCR5 TIM_DMABASE_CCR5 +#define TIM_DMABase_CCR6 TIM_DMABASE_CCR6 +#define TIM_DMABase_OR2 TIM_DMABASE_OR2 +#define TIM_DMABase_OR3 TIM_DMABASE_OR3 +#define TIM_DMABase_OR TIM_DMABASE_OR + +#define TIM_EventSource_Update TIM_EVENTSOURCE_UPDATE +#define TIM_EventSource_CC1 TIM_EVENTSOURCE_CC1 +#define TIM_EventSource_CC2 TIM_EVENTSOURCE_CC2 +#define TIM_EventSource_CC3 TIM_EVENTSOURCE_CC3 +#define TIM_EventSource_CC4 TIM_EVENTSOURCE_CC4 +#define TIM_EventSource_COM TIM_EVENTSOURCE_COM +#define TIM_EventSource_Trigger TIM_EVENTSOURCE_TRIGGER +#define TIM_EventSource_Break TIM_EVENTSOURCE_BREAK +#define TIM_EventSource_Break2 TIM_EVENTSOURCE_BREAK2 + +#define TIM_DMABurstLength_1Transfer TIM_DMABURSTLENGTH_1TRANSFER +#define TIM_DMABurstLength_2Transfers TIM_DMABURSTLENGTH_2TRANSFERS +#define TIM_DMABurstLength_3Transfers TIM_DMABURSTLENGTH_3TRANSFERS +#define TIM_DMABurstLength_4Transfers TIM_DMABURSTLENGTH_4TRANSFERS +#define TIM_DMABurstLength_5Transfers TIM_DMABURSTLENGTH_5TRANSFERS +#define TIM_DMABurstLength_6Transfers TIM_DMABURSTLENGTH_6TRANSFERS +#define TIM_DMABurstLength_7Transfers TIM_DMABURSTLENGTH_7TRANSFERS +#define TIM_DMABurstLength_8Transfers TIM_DMABURSTLENGTH_8TRANSFERS +#define TIM_DMABurstLength_9Transfers TIM_DMABURSTLENGTH_9TRANSFERS +#define TIM_DMABurstLength_10Transfers TIM_DMABURSTLENGTH_10TRANSFERS +#define TIM_DMABurstLength_11Transfers TIM_DMABURSTLENGTH_11TRANSFERS +#define TIM_DMABurstLength_12Transfers TIM_DMABURSTLENGTH_12TRANSFERS +#define TIM_DMABurstLength_13Transfers TIM_DMABURSTLENGTH_13TRANSFERS +#define TIM_DMABurstLength_14Transfers TIM_DMABURSTLENGTH_14TRANSFERS +#define TIM_DMABurstLength_15Transfers TIM_DMABURSTLENGTH_15TRANSFERS +#define TIM_DMABurstLength_16Transfers TIM_DMABURSTLENGTH_16TRANSFERS +#define TIM_DMABurstLength_17Transfers TIM_DMABURSTLENGTH_17TRANSFERS +#define TIM_DMABurstLength_18Transfers TIM_DMABURSTLENGTH_18TRANSFERS + +#if defined(STM32L0) +#define TIM22_TI1_GPIO1 TIM22_TI1_GPIO +#define TIM22_TI1_GPIO2 TIM22_TI1_GPIO +#endif + +#if defined(STM32F3) +#define IS_TIM_HALL_INTERFACE_INSTANCE IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE +#endif + +#if defined(STM32H7) +#define TIM_TIM1_ETR_COMP1_OUT TIM_TIM1_ETR_COMP1 +#define TIM_TIM1_ETR_COMP2_OUT TIM_TIM1_ETR_COMP2 +#define TIM_TIM8_ETR_COMP1_OUT TIM_TIM8_ETR_COMP1 +#define TIM_TIM8_ETR_COMP2_OUT TIM_TIM8_ETR_COMP2 +#define TIM_TIM2_ETR_COMP1_OUT TIM_TIM2_ETR_COMP1 +#define TIM_TIM2_ETR_COMP2_OUT TIM_TIM2_ETR_COMP2 +#define TIM_TIM3_ETR_COMP1_OUT TIM_TIM3_ETR_COMP1 +#define TIM_TIM1_TI1_COMP1_OUT TIM_TIM1_TI1_COMP1 +#define TIM_TIM8_TI1_COMP2_OUT TIM_TIM8_TI1_COMP2 +#define TIM_TIM2_TI4_COMP1_OUT TIM_TIM2_TI4_COMP1 +#define TIM_TIM2_TI4_COMP2_OUT TIM_TIM2_TI4_COMP2 +#define TIM_TIM2_TI4_COMP1COMP2_OUT TIM_TIM2_TI4_COMP1_COMP2 +#define TIM_TIM3_TI1_COMP1_OUT TIM_TIM3_TI1_COMP1 +#define TIM_TIM3_TI1_COMP2_OUT TIM_TIM3_TI1_COMP2 +#define TIM_TIM3_TI1_COMP1COMP2_OUT TIM_TIM3_TI1_COMP1_COMP2 +#endif + +#if defined(STM32U5) || defined(STM32MP2) +#define OCREF_CLEAR_SELECT_Pos OCREF_CLEAR_SELECT_POS +#define OCREF_CLEAR_SELECT_Msk OCREF_CLEAR_SELECT_MSK +#endif +/** + * @} + */ + +/** @defgroup HAL_TSC_Aliased_Defines HAL TSC Aliased Defines maintained for legacy purpose + * @{ + */ +#define TSC_SYNC_POL_FALL TSC_SYNC_POLARITY_FALLING +#define TSC_SYNC_POL_RISE_HIGH TSC_SYNC_POLARITY_RISING +/** + * @} + */ + +/** @defgroup HAL_UART_Aliased_Defines HAL UART Aliased Defines maintained for legacy purpose + * @{ + */ +#define UART_ONEBIT_SAMPLING_DISABLED UART_ONE_BIT_SAMPLE_DISABLE +#define UART_ONEBIT_SAMPLING_ENABLED UART_ONE_BIT_SAMPLE_ENABLE +#define UART_ONE_BIT_SAMPLE_DISABLED UART_ONE_BIT_SAMPLE_DISABLE +#define UART_ONE_BIT_SAMPLE_ENABLED UART_ONE_BIT_SAMPLE_ENABLE + +#define __HAL_UART_ONEBIT_ENABLE __HAL_UART_ONE_BIT_SAMPLE_ENABLE +#define __HAL_UART_ONEBIT_DISABLE __HAL_UART_ONE_BIT_SAMPLE_DISABLE + +#define __DIV_SAMPLING16 UART_DIV_SAMPLING16 +#define __DIVMANT_SAMPLING16 UART_DIVMANT_SAMPLING16 +#define __DIVFRAQ_SAMPLING16 UART_DIVFRAQ_SAMPLING16 +#define __UART_BRR_SAMPLING16 UART_BRR_SAMPLING16 + +#define __DIV_SAMPLING8 UART_DIV_SAMPLING8 +#define __DIVMANT_SAMPLING8 UART_DIVMANT_SAMPLING8 +#define __DIVFRAQ_SAMPLING8 UART_DIVFRAQ_SAMPLING8 +#define __UART_BRR_SAMPLING8 UART_BRR_SAMPLING8 + +#define __DIV_LPUART UART_DIV_LPUART + +#define UART_WAKEUPMETHODE_IDLELINE UART_WAKEUPMETHOD_IDLELINE +#define UART_WAKEUPMETHODE_ADDRESSMARK UART_WAKEUPMETHOD_ADDRESSMARK + +/** + * @} + */ + + +/** @defgroup HAL_USART_Aliased_Defines HAL USART Aliased Defines maintained for legacy purpose + * @{ + */ + +#define USART_CLOCK_DISABLED USART_CLOCK_DISABLE +#define USART_CLOCK_ENABLED USART_CLOCK_ENABLE + +#define USARTNACK_ENABLED USART_NACK_ENABLE +#define USARTNACK_DISABLED USART_NACK_DISABLE +/** + * @} + */ + +/** @defgroup HAL_WWDG_Aliased_Defines HAL WWDG Aliased Defines maintained for legacy purpose + * @{ + */ +#define CFR_BASE WWDG_CFR_BASE + +/** + * @} + */ + +/** @defgroup HAL_CAN_Aliased_Defines HAL CAN Aliased Defines maintained for legacy purpose + * @{ + */ +#define CAN_FilterFIFO0 CAN_FILTER_FIFO0 +#define CAN_FilterFIFO1 CAN_FILTER_FIFO1 +#define CAN_IT_RQCP0 CAN_IT_TME +#define CAN_IT_RQCP1 CAN_IT_TME +#define CAN_IT_RQCP2 CAN_IT_TME +#define INAK_TIMEOUT CAN_TIMEOUT_VALUE +#define SLAK_TIMEOUT CAN_TIMEOUT_VALUE +#define CAN_TXSTATUS_FAILED ((uint8_t)0x00U) +#define CAN_TXSTATUS_OK ((uint8_t)0x01U) +#define CAN_TXSTATUS_PENDING ((uint8_t)0x02U) + +/** + * @} + */ + +/** @defgroup HAL_ETH_Aliased_Defines HAL ETH Aliased Defines maintained for legacy purpose + * @{ + */ + +#define VLAN_TAG ETH_VLAN_TAG +#define MIN_ETH_PAYLOAD ETH_MIN_ETH_PAYLOAD +#define MAX_ETH_PAYLOAD ETH_MAX_ETH_PAYLOAD +#define JUMBO_FRAME_PAYLOAD ETH_JUMBO_FRAME_PAYLOAD +#define MACMIIAR_CR_MASK ETH_MACMIIAR_CR_MASK +#define MACCR_CLEAR_MASK ETH_MACCR_CLEAR_MASK +#define MACFCR_CLEAR_MASK ETH_MACFCR_CLEAR_MASK +#define DMAOMR_CLEAR_MASK ETH_DMAOMR_CLEAR_MASK + +#define ETH_MMCCR 0x00000100U +#define ETH_MMCRIR 0x00000104U +#define ETH_MMCTIR 0x00000108U +#define ETH_MMCRIMR 0x0000010CU +#define ETH_MMCTIMR 0x00000110U +#define ETH_MMCTGFSCCR 0x0000014CU +#define ETH_MMCTGFMSCCR 0x00000150U +#define ETH_MMCTGFCR 0x00000168U +#define ETH_MMCRFCECR 0x00000194U +#define ETH_MMCRFAECR 0x00000198U +#define ETH_MMCRGUFCR 0x000001C4U + +#define ETH_MAC_TXFIFO_FULL 0x02000000U /* Tx FIFO full */ +#define ETH_MAC_TXFIFONOT_EMPTY 0x01000000U /* Tx FIFO not empty */ +#define ETH_MAC_TXFIFO_WRITE_ACTIVE 0x00400000U /* Tx FIFO write active */ +#define ETH_MAC_TXFIFO_IDLE 0x00000000U /* Tx FIFO read status: Idle */ +#define ETH_MAC_TXFIFO_READ 0x00100000U /* Tx FIFO read status: Read (transferring data to the MAC transmitter) */ +#define ETH_MAC_TXFIFO_WAITING 0x00200000U /* Tx FIFO read status: Waiting for TxStatus from MAC transmitter */ +#define ETH_MAC_TXFIFO_WRITING 0x00300000U /* Tx FIFO read status: Writing the received TxStatus or flushing the TxFIFO */ +#define ETH_MAC_TRANSMISSION_PAUSE 0x00080000U /* MAC transmitter in pause */ +#define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE 0x00000000U /* MAC transmit frame controller: Idle */ +#define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING 0x00020000U /* MAC transmit frame controller: Waiting for Status of previous frame or IFG/backoff period to be over */ +#define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000U /* MAC transmit frame controller: Generating and transmitting a Pause control frame (in full duplex mode) */ +#define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING 0x00060000U /* MAC transmit frame controller: Transferring input frame for transmission */ +#define ETH_MAC_MII_TRANSMIT_ACTIVE 0x00010000U /* MAC MII transmit engine active */ +#define ETH_MAC_RXFIFO_EMPTY 0x00000000U /* Rx FIFO fill level: empty */ +#define ETH_MAC_RXFIFO_BELOW_THRESHOLD 0x00000100U /* Rx FIFO fill level: fill-level below flow-control de-activate threshold */ +#define ETH_MAC_RXFIFO_ABOVE_THRESHOLD 0x00000200U /* Rx FIFO fill level: fill-level above flow-control activate threshold */ +#define ETH_MAC_RXFIFO_FULL 0x00000300U /* Rx FIFO fill level: full */ +#if defined(STM32F1) +#else +#define ETH_MAC_READCONTROLLER_IDLE 0x00000000U /* Rx FIFO read controller IDLE state */ +#define ETH_MAC_READCONTROLLER_READING_DATA 0x00000020U /* Rx FIFO read controller Reading frame data */ +#define ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U /* Rx FIFO read controller Reading frame status (or time-stamp) */ +#endif +#define ETH_MAC_READCONTROLLER_FLUSHING 0x00000060U /* Rx FIFO read controller Flushing the frame data and status */ +#define ETH_MAC_RXFIFO_WRITE_ACTIVE 0x00000010U /* Rx FIFO write controller active */ +#define ETH_MAC_SMALL_FIFO_NOTACTIVE 0x00000000U /* MAC small FIFO read / write controllers not active */ +#define ETH_MAC_SMALL_FIFO_READ_ACTIVE 0x00000002U /* MAC small FIFO read controller active */ +#define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE 0x00000004U /* MAC small FIFO write controller active */ +#define ETH_MAC_SMALL_FIFO_RW_ACTIVE 0x00000006U /* MAC small FIFO read / write controllers active */ +#define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 0x00000001U /* MAC MII receive protocol engine active */ + +/** + * @} + */ + +/** @defgroup HAL_DCMI_Aliased_Defines HAL DCMI Aliased Defines maintained for legacy purpose + * @{ + */ +#define HAL_DCMI_ERROR_OVF HAL_DCMI_ERROR_OVR +#define DCMI_IT_OVF DCMI_IT_OVR +#define DCMI_FLAG_OVFRI DCMI_FLAG_OVRRI +#define DCMI_FLAG_OVFMI DCMI_FLAG_OVRMI + +#define HAL_DCMI_ConfigCROP HAL_DCMI_ConfigCrop +#define HAL_DCMI_EnableCROP HAL_DCMI_EnableCrop +#define HAL_DCMI_DisableCROP HAL_DCMI_DisableCrop + +/** + * @} + */ + +#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) \ + || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx) \ + || defined(STM32H7) +/** @defgroup HAL_DMA2D_Aliased_Defines HAL DMA2D Aliased Defines maintained for legacy purpose + * @{ + */ +#define DMA2D_ARGB8888 DMA2D_OUTPUT_ARGB8888 +#define DMA2D_RGB888 DMA2D_OUTPUT_RGB888 +#define DMA2D_RGB565 DMA2D_OUTPUT_RGB565 +#define DMA2D_ARGB1555 DMA2D_OUTPUT_ARGB1555 +#define DMA2D_ARGB4444 DMA2D_OUTPUT_ARGB4444 + +#define CM_ARGB8888 DMA2D_INPUT_ARGB8888 +#define CM_RGB888 DMA2D_INPUT_RGB888 +#define CM_RGB565 DMA2D_INPUT_RGB565 +#define CM_ARGB1555 DMA2D_INPUT_ARGB1555 +#define CM_ARGB4444 DMA2D_INPUT_ARGB4444 +#define CM_L8 DMA2D_INPUT_L8 +#define CM_AL44 DMA2D_INPUT_AL44 +#define CM_AL88 DMA2D_INPUT_AL88 +#define CM_L4 DMA2D_INPUT_L4 +#define CM_A8 DMA2D_INPUT_A8 +#define CM_A4 DMA2D_INPUT_A4 +/** + * @} + */ +#endif /* STM32L4 || STM32F7 || STM32F4 || STM32H7 */ + +#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) \ + || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx) \ + || defined(STM32H7) || defined(STM32U5) +/** @defgroup DMA2D_Aliases DMA2D API Aliases + * @{ + */ +#define HAL_DMA2D_DisableCLUT HAL_DMA2D_CLUTLoading_Abort /*!< Aliased to HAL_DMA2D_CLUTLoading_Abort + for compatibility with legacy code */ +/** + * @} + */ + +#endif /* STM32L4 || STM32F7 || STM32F4 || STM32H7 || STM32U5 */ + +/** @defgroup HAL_PPP_Aliased_Defines HAL PPP Aliased Defines maintained for legacy purpose + * @{ + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup HAL_CRYP_Aliased_Functions HAL CRYP Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_CRYP_ComputationCpltCallback HAL_CRYPEx_ComputationCpltCallback +/** + * @} + */ + +/** @defgroup HAL_DCACHE_Aliased_Functions HAL DCACHE Aliased Functions maintained for legacy purpose + * @{ + */ + +#if defined(STM32U5) +#define HAL_DCACHE_CleanInvalidateByAddr HAL_DCACHE_CleanInvalidByAddr +#define HAL_DCACHE_CleanInvalidateByAddr_IT HAL_DCACHE_CleanInvalidByAddr_IT +#endif /* STM32U5 */ + +/** + * @} + */ + +#if !defined(STM32F2) +/** @defgroup HASH_alias HASH API alias + * @{ + */ +#define HAL_HASHEx_IRQHandler HAL_HASH_IRQHandler /*!< Redirection for compatibility with legacy code */ +/** + * + * @} + */ +#endif /* STM32F2 */ +/** @defgroup HAL_HASH_Aliased_Functions HAL HASH Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_HASH_STATETypeDef HAL_HASH_StateTypeDef +#define HAL_HASHPhaseTypeDef HAL_HASH_PhaseTypeDef +#define HAL_HMAC_MD5_Finish HAL_HASH_MD5_Finish +#define HAL_HMAC_SHA1_Finish HAL_HASH_SHA1_Finish +#define HAL_HMAC_SHA224_Finish HAL_HASH_SHA224_Finish +#define HAL_HMAC_SHA256_Finish HAL_HASH_SHA256_Finish + +/*HASH Algorithm Selection*/ + +#define HASH_AlgoSelection_SHA1 HASH_ALGOSELECTION_SHA1 +#define HASH_AlgoSelection_SHA224 HASH_ALGOSELECTION_SHA224 +#define HASH_AlgoSelection_SHA256 HASH_ALGOSELECTION_SHA256 +#define HASH_AlgoSelection_MD5 HASH_ALGOSELECTION_MD5 + +#define HASH_AlgoMode_HASH HASH_ALGOMODE_HASH +#define HASH_AlgoMode_HMAC HASH_ALGOMODE_HMAC + +#define HASH_HMACKeyType_ShortKey HASH_HMAC_KEYTYPE_SHORTKEY +#define HASH_HMACKeyType_LongKey HASH_HMAC_KEYTYPE_LONGKEY + +#if defined(STM32L4) || defined(STM32L5) || defined(STM32F2) || defined(STM32F4) || defined(STM32F7) || defined(STM32H7) + +#define HAL_HASH_MD5_Accumulate HAL_HASH_MD5_Accmlt +#define HAL_HASH_MD5_Accumulate_End HAL_HASH_MD5_Accmlt_End +#define HAL_HASH_MD5_Accumulate_IT HAL_HASH_MD5_Accmlt_IT +#define HAL_HASH_MD5_Accumulate_End_IT HAL_HASH_MD5_Accmlt_End_IT + +#define HAL_HASH_SHA1_Accumulate HAL_HASH_SHA1_Accmlt +#define HAL_HASH_SHA1_Accumulate_End HAL_HASH_SHA1_Accmlt_End +#define HAL_HASH_SHA1_Accumulate_IT HAL_HASH_SHA1_Accmlt_IT +#define HAL_HASH_SHA1_Accumulate_End_IT HAL_HASH_SHA1_Accmlt_End_IT + +#define HAL_HASHEx_SHA224_Accumulate HAL_HASHEx_SHA224_Accmlt +#define HAL_HASHEx_SHA224_Accumulate_End HAL_HASHEx_SHA224_Accmlt_End +#define HAL_HASHEx_SHA224_Accumulate_IT HAL_HASHEx_SHA224_Accmlt_IT +#define HAL_HASHEx_SHA224_Accumulate_End_IT HAL_HASHEx_SHA224_Accmlt_End_IT + +#define HAL_HASHEx_SHA256_Accumulate HAL_HASHEx_SHA256_Accmlt +#define HAL_HASHEx_SHA256_Accumulate_End HAL_HASHEx_SHA256_Accmlt_End +#define HAL_HASHEx_SHA256_Accumulate_IT HAL_HASHEx_SHA256_Accmlt_IT +#define HAL_HASHEx_SHA256_Accumulate_End_IT HAL_HASHEx_SHA256_Accmlt_End_IT + +#endif /* STM32L4 || STM32L5 || STM32F2 || STM32F4 || STM32F7 || STM32H7 */ +/** + * @} + */ + +/** @defgroup HAL_Aliased_Functions HAL Generic Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode +#define HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode +#define HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode +#define HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode +#define HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode +#define HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode +#define HAL_DBG_LowPowerConfig(Periph, cmd) (((cmd\ + )==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph)) +#define HAL_VREFINT_OutputSelect HAL_SYSCFG_VREFINT_OutputSelect +#define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT()) +#if defined(STM32L0) +#else +#define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT()) +#endif +#define HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT()) +#define HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd\ + )==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor()) +#if defined(STM32H7A3xx) || defined(STM32H7B3xx) || defined(STM32H7B0xx) || defined(STM32H7A3xxQ) || defined(STM32H7B3xxQ) || defined(STM32H7B0xxQ) +#define HAL_EnableSRDomainDBGStopMode HAL_EnableDomain3DBGStopMode +#define HAL_DisableSRDomainDBGStopMode HAL_DisableDomain3DBGStopMode +#define HAL_EnableSRDomainDBGStandbyMode HAL_EnableDomain3DBGStandbyMode +#define HAL_DisableSRDomainDBGStandbyMode HAL_DisableDomain3DBGStandbyMode +#endif /* STM32H7A3xx || STM32H7B3xx || STM32H7B0xx || STM32H7A3xxQ || STM32H7B3xxQ || STM32H7B0xxQ */ + +/** + * @} + */ + +/** @defgroup HAL_FLASH_Aliased_Functions HAL FLASH Aliased Functions maintained for legacy purpose + * @{ + */ +#define FLASH_HalfPageProgram HAL_FLASHEx_HalfPageProgram +#define FLASH_EnableRunPowerDown HAL_FLASHEx_EnableRunPowerDown +#define FLASH_DisableRunPowerDown HAL_FLASHEx_DisableRunPowerDown +#define HAL_DATA_EEPROMEx_Unlock HAL_FLASHEx_DATAEEPROM_Unlock +#define HAL_DATA_EEPROMEx_Lock HAL_FLASHEx_DATAEEPROM_Lock +#define HAL_DATA_EEPROMEx_Erase HAL_FLASHEx_DATAEEPROM_Erase +#define HAL_DATA_EEPROMEx_Program HAL_FLASHEx_DATAEEPROM_Program + +/** + * @} + */ + +/** @defgroup HAL_I2C_Aliased_Functions HAL I2C Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_I2CEx_AnalogFilter_Config HAL_I2CEx_ConfigAnalogFilter +#define HAL_I2CEx_DigitalFilter_Config HAL_I2CEx_ConfigDigitalFilter +#define HAL_FMPI2CEx_AnalogFilter_Config HAL_FMPI2CEx_ConfigAnalogFilter +#define HAL_FMPI2CEx_DigitalFilter_Config HAL_FMPI2CEx_ConfigDigitalFilter + +#define HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus, cmd) (((cmd\ + )==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus)) + +#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4) || defined(STM32L5) || defined(STM32G4) || defined(STM32L1) +#define HAL_I2C_Master_Sequential_Transmit_IT HAL_I2C_Master_Seq_Transmit_IT +#define HAL_I2C_Master_Sequential_Receive_IT HAL_I2C_Master_Seq_Receive_IT +#define HAL_I2C_Slave_Sequential_Transmit_IT HAL_I2C_Slave_Seq_Transmit_IT +#define HAL_I2C_Slave_Sequential_Receive_IT HAL_I2C_Slave_Seq_Receive_IT +#endif /* STM32H7 || STM32WB || STM32G0 || STM32F0 || STM32F1 || STM32F2 || STM32F3 || STM32F4 || STM32F7 || STM32L0 || STM32L4 || STM32L5 || STM32G4 || STM32L1 */ +#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4) || defined(STM32L5) || defined(STM32G4)|| defined(STM32L1) +#define HAL_I2C_Master_Sequential_Transmit_DMA HAL_I2C_Master_Seq_Transmit_DMA +#define HAL_I2C_Master_Sequential_Receive_DMA HAL_I2C_Master_Seq_Receive_DMA +#define HAL_I2C_Slave_Sequential_Transmit_DMA HAL_I2C_Slave_Seq_Transmit_DMA +#define HAL_I2C_Slave_Sequential_Receive_DMA HAL_I2C_Slave_Seq_Receive_DMA +#endif /* STM32H7 || STM32WB || STM32G0 || STM32F4 || STM32F7 || STM32L0 || STM32L4 || STM32L5 || STM32G4 || STM32L1 */ + +#if defined(STM32F4) +#define HAL_FMPI2C_Master_Sequential_Transmit_IT HAL_FMPI2C_Master_Seq_Transmit_IT +#define HAL_FMPI2C_Master_Sequential_Receive_IT HAL_FMPI2C_Master_Seq_Receive_IT +#define HAL_FMPI2C_Slave_Sequential_Transmit_IT HAL_FMPI2C_Slave_Seq_Transmit_IT +#define HAL_FMPI2C_Slave_Sequential_Receive_IT HAL_FMPI2C_Slave_Seq_Receive_IT +#define HAL_FMPI2C_Master_Sequential_Transmit_DMA HAL_FMPI2C_Master_Seq_Transmit_DMA +#define HAL_FMPI2C_Master_Sequential_Receive_DMA HAL_FMPI2C_Master_Seq_Receive_DMA +#define HAL_FMPI2C_Slave_Sequential_Transmit_DMA HAL_FMPI2C_Slave_Seq_Transmit_DMA +#define HAL_FMPI2C_Slave_Sequential_Receive_DMA HAL_FMPI2C_Slave_Seq_Receive_DMA +#endif /* STM32F4 */ +/** + * @} + */ + +/** @defgroup HAL_PWR_Aliased HAL PWR Aliased maintained for legacy purpose + * @{ + */ + +#if defined(STM32G0) +#define HAL_PWR_ConfigPVD HAL_PWREx_ConfigPVD +#define HAL_PWR_EnablePVD HAL_PWREx_EnablePVD +#define HAL_PWR_DisablePVD HAL_PWREx_DisablePVD +#define HAL_PWR_PVD_IRQHandler HAL_PWREx_PVD_IRQHandler +#endif +#define HAL_PWR_PVDConfig HAL_PWR_ConfigPVD +#define HAL_PWR_DisableBkUpReg HAL_PWREx_DisableBkUpReg +#define HAL_PWR_DisableFlashPowerDown HAL_PWREx_DisableFlashPowerDown +#define HAL_PWR_DisableVddio2Monitor HAL_PWREx_DisableVddio2Monitor +#define HAL_PWR_EnableBkUpReg HAL_PWREx_EnableBkUpReg +#define HAL_PWR_EnableFlashPowerDown HAL_PWREx_EnableFlashPowerDown +#define HAL_PWR_EnableVddio2Monitor HAL_PWREx_EnableVddio2Monitor +#define HAL_PWR_PVD_PVM_IRQHandler HAL_PWREx_PVD_PVM_IRQHandler +#define HAL_PWR_PVDLevelConfig HAL_PWR_ConfigPVD +#define HAL_PWR_Vddio2Monitor_IRQHandler HAL_PWREx_Vddio2Monitor_IRQHandler +#define HAL_PWR_Vddio2MonitorCallback HAL_PWREx_Vddio2MonitorCallback +#define HAL_PWREx_ActivateOverDrive HAL_PWREx_EnableOverDrive +#define HAL_PWREx_DeactivateOverDrive HAL_PWREx_DisableOverDrive +#define HAL_PWREx_DisableSDADCAnalog HAL_PWREx_DisableSDADC +#define HAL_PWREx_EnableSDADCAnalog HAL_PWREx_EnableSDADC +#define HAL_PWREx_PVMConfig HAL_PWREx_ConfigPVM + +#define PWR_MODE_NORMAL PWR_PVD_MODE_NORMAL +#define PWR_MODE_IT_RISING PWR_PVD_MODE_IT_RISING +#define PWR_MODE_IT_FALLING PWR_PVD_MODE_IT_FALLING +#define PWR_MODE_IT_RISING_FALLING PWR_PVD_MODE_IT_RISING_FALLING +#define PWR_MODE_EVENT_RISING PWR_PVD_MODE_EVENT_RISING +#define PWR_MODE_EVENT_FALLING PWR_PVD_MODE_EVENT_FALLING +#define PWR_MODE_EVENT_RISING_FALLING PWR_PVD_MODE_EVENT_RISING_FALLING + +#define CR_OFFSET_BB PWR_CR_OFFSET_BB +#define CSR_OFFSET_BB PWR_CSR_OFFSET_BB +#define PMODE_BIT_NUMBER VOS_BIT_NUMBER +#define CR_PMODE_BB CR_VOS_BB + +#define DBP_BitNumber DBP_BIT_NUMBER +#define PVDE_BitNumber PVDE_BIT_NUMBER +#define PMODE_BitNumber PMODE_BIT_NUMBER +#define EWUP_BitNumber EWUP_BIT_NUMBER +#define FPDS_BitNumber FPDS_BIT_NUMBER +#define ODEN_BitNumber ODEN_BIT_NUMBER +#define ODSWEN_BitNumber ODSWEN_BIT_NUMBER +#define MRLVDS_BitNumber MRLVDS_BIT_NUMBER +#define LPLVDS_BitNumber LPLVDS_BIT_NUMBER +#define BRE_BitNumber BRE_BIT_NUMBER + +#define PWR_MODE_EVT PWR_PVD_MODE_NORMAL + +#if defined (STM32U5) +#define PWR_SRAM1_PAGE1_STOP_RETENTION PWR_SRAM1_PAGE1_STOP +#define PWR_SRAM1_PAGE2_STOP_RETENTION PWR_SRAM1_PAGE2_STOP +#define PWR_SRAM1_PAGE3_STOP_RETENTION PWR_SRAM1_PAGE3_STOP +#define PWR_SRAM1_PAGE4_STOP_RETENTION PWR_SRAM1_PAGE4_STOP +#define PWR_SRAM1_PAGE5_STOP_RETENTION PWR_SRAM1_PAGE5_STOP +#define PWR_SRAM1_PAGE6_STOP_RETENTION PWR_SRAM1_PAGE6_STOP +#define PWR_SRAM1_PAGE7_STOP_RETENTION PWR_SRAM1_PAGE7_STOP +#define PWR_SRAM1_PAGE8_STOP_RETENTION PWR_SRAM1_PAGE8_STOP +#define PWR_SRAM1_PAGE9_STOP_RETENTION PWR_SRAM1_PAGE9_STOP +#define PWR_SRAM1_PAGE10_STOP_RETENTION PWR_SRAM1_PAGE10_STOP +#define PWR_SRAM1_PAGE11_STOP_RETENTION PWR_SRAM1_PAGE11_STOP +#define PWR_SRAM1_PAGE12_STOP_RETENTION PWR_SRAM1_PAGE12_STOP +#define PWR_SRAM1_FULL_STOP_RETENTION PWR_SRAM1_FULL_STOP + +#define PWR_SRAM2_PAGE1_STOP_RETENTION PWR_SRAM2_PAGE1_STOP +#define PWR_SRAM2_PAGE2_STOP_RETENTION PWR_SRAM2_PAGE2_STOP +#define PWR_SRAM2_FULL_STOP_RETENTION PWR_SRAM2_FULL_STOP + +#define PWR_SRAM3_PAGE1_STOP_RETENTION PWR_SRAM3_PAGE1_STOP +#define PWR_SRAM3_PAGE2_STOP_RETENTION PWR_SRAM3_PAGE2_STOP +#define PWR_SRAM3_PAGE3_STOP_RETENTION PWR_SRAM3_PAGE3_STOP +#define PWR_SRAM3_PAGE4_STOP_RETENTION PWR_SRAM3_PAGE4_STOP +#define PWR_SRAM3_PAGE5_STOP_RETENTION PWR_SRAM3_PAGE5_STOP +#define PWR_SRAM3_PAGE6_STOP_RETENTION PWR_SRAM3_PAGE6_STOP +#define PWR_SRAM3_PAGE7_STOP_RETENTION PWR_SRAM3_PAGE7_STOP +#define PWR_SRAM3_PAGE8_STOP_RETENTION PWR_SRAM3_PAGE8_STOP +#define PWR_SRAM3_PAGE9_STOP_RETENTION PWR_SRAM3_PAGE9_STOP +#define PWR_SRAM3_PAGE10_STOP_RETENTION PWR_SRAM3_PAGE10_STOP +#define PWR_SRAM3_PAGE11_STOP_RETENTION PWR_SRAM3_PAGE11_STOP +#define PWR_SRAM3_PAGE12_STOP_RETENTION PWR_SRAM3_PAGE12_STOP +#define PWR_SRAM3_PAGE13_STOP_RETENTION PWR_SRAM3_PAGE13_STOP +#define PWR_SRAM3_FULL_STOP_RETENTION PWR_SRAM3_FULL_STOP + +#define PWR_SRAM4_FULL_STOP_RETENTION PWR_SRAM4_FULL_STOP + +#define PWR_SRAM5_PAGE1_STOP_RETENTION PWR_SRAM5_PAGE1_STOP +#define PWR_SRAM5_PAGE2_STOP_RETENTION PWR_SRAM5_PAGE2_STOP +#define PWR_SRAM5_PAGE3_STOP_RETENTION PWR_SRAM5_PAGE3_STOP +#define PWR_SRAM5_PAGE4_STOP_RETENTION PWR_SRAM5_PAGE4_STOP +#define PWR_SRAM5_PAGE5_STOP_RETENTION PWR_SRAM5_PAGE5_STOP +#define PWR_SRAM5_PAGE6_STOP_RETENTION PWR_SRAM5_PAGE6_STOP +#define PWR_SRAM5_PAGE7_STOP_RETENTION PWR_SRAM5_PAGE7_STOP +#define PWR_SRAM5_PAGE8_STOP_RETENTION PWR_SRAM5_PAGE8_STOP +#define PWR_SRAM5_PAGE9_STOP_RETENTION PWR_SRAM5_PAGE9_STOP +#define PWR_SRAM5_PAGE10_STOP_RETENTION PWR_SRAM5_PAGE10_STOP +#define PWR_SRAM5_PAGE11_STOP_RETENTION PWR_SRAM5_PAGE11_STOP +#define PWR_SRAM5_PAGE12_STOP_RETENTION PWR_SRAM5_PAGE12_STOP +#define PWR_SRAM5_PAGE13_STOP_RETENTION PWR_SRAM5_PAGE13_STOP +#define PWR_SRAM5_FULL_STOP_RETENTION PWR_SRAM5_FULL_STOP + +#define PWR_ICACHE_FULL_STOP_RETENTION PWR_ICACHE_FULL_STOP +#define PWR_DCACHE1_FULL_STOP_RETENTION PWR_DCACHE1_FULL_STOP +#define PWR_DCACHE2_FULL_STOP_RETENTION PWR_DCACHE2_FULL_STOP +#define PWR_DMA2DRAM_FULL_STOP_RETENTION PWR_DMA2DRAM_FULL_STOP +#define PWR_PERIPHRAM_FULL_STOP_RETENTION PWR_PERIPHRAM_FULL_STOP +#define PWR_PKA32RAM_FULL_STOP_RETENTION PWR_PKA32RAM_FULL_STOP +#define PWR_GRAPHICPRAM_FULL_STOP_RETENTION PWR_GRAPHICPRAM_FULL_STOP +#define PWR_DSIRAM_FULL_STOP_RETENTION PWR_DSIRAM_FULL_STOP + +#define PWR_SRAM2_PAGE1_STANDBY_RETENTION PWR_SRAM2_PAGE1_STANDBY +#define PWR_SRAM2_PAGE2_STANDBY_RETENTION PWR_SRAM2_PAGE2_STANDBY +#define PWR_SRAM2_FULL_STANDBY_RETENTION PWR_SRAM2_FULL_STANDBY + +#define PWR_SRAM1_FULL_RUN_RETENTION PWR_SRAM1_FULL_RUN +#define PWR_SRAM2_FULL_RUN_RETENTION PWR_SRAM2_FULL_RUN +#define PWR_SRAM3_FULL_RUN_RETENTION PWR_SRAM3_FULL_RUN +#define PWR_SRAM4_FULL_RUN_RETENTION PWR_SRAM4_FULL_RUN +#define PWR_SRAM5_FULL_RUN_RETENTION PWR_SRAM5_FULL_RUN + +#define PWR_ALL_RAM_RUN_RETENTION_MASK PWR_ALL_RAM_RUN_MASK +#endif + +/** + * @} + */ + +/** @defgroup HAL_SMBUS_Aliased_Functions HAL SMBUS Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_SMBUS_Slave_Listen_IT HAL_SMBUS_EnableListen_IT +#define HAL_SMBUS_SlaveAddrCallback HAL_SMBUS_AddrCallback +#define HAL_SMBUS_SlaveListenCpltCallback HAL_SMBUS_ListenCpltCallback +/** + * @} + */ + +/** @defgroup HAL_SPI_Aliased_Functions HAL SPI Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_SPI_FlushRxFifo HAL_SPIEx_FlushRxFifo +/** + * @} + */ + +/** @defgroup HAL_TIM_Aliased_Functions HAL TIM Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_TIM_DMADelayPulseCplt TIM_DMADelayPulseCplt +#define HAL_TIM_DMAError TIM_DMAError +#define HAL_TIM_DMACaptureCplt TIM_DMACaptureCplt +#define HAL_TIMEx_DMACommutationCplt TIMEx_DMACommutationCplt +#if defined(STM32H7) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4) +#define HAL_TIM_SlaveConfigSynchronization HAL_TIM_SlaveConfigSynchro +#define HAL_TIM_SlaveConfigSynchronization_IT HAL_TIM_SlaveConfigSynchro_IT +#define HAL_TIMEx_CommutationCallback HAL_TIMEx_CommutCallback +#define HAL_TIMEx_ConfigCommutationEvent HAL_TIMEx_ConfigCommutEvent +#define HAL_TIMEx_ConfigCommutationEvent_IT HAL_TIMEx_ConfigCommutEvent_IT +#define HAL_TIMEx_ConfigCommutationEvent_DMA HAL_TIMEx_ConfigCommutEvent_DMA +#endif /* STM32H7 || STM32G0 || STM32F0 || STM32F1 || STM32F2 || STM32F3 || STM32F4 || STM32F7 || STM32L0 */ +/** + * @} + */ + +/** @defgroup HAL_UART_Aliased_Functions HAL UART Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback +/** + * @} + */ + +/** @defgroup HAL_LTDC_Aliased_Functions HAL LTDC Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback +#define HAL_LTDC_Relaod HAL_LTDC_Reload +#define HAL_LTDC_StructInitFromVideoConfig HAL_LTDCEx_StructInitFromVideoConfig +#define HAL_LTDC_StructInitFromAdaptedCommandConfig HAL_LTDCEx_StructInitFromAdaptedCommandConfig +/** + * @} + */ + + +/** @defgroup HAL_PPP_Aliased_Functions HAL PPP Aliased Functions maintained for legacy purpose + * @{ + */ + +/** + * @} + */ + +/* Exported macros ------------------------------------------------------------*/ + +/** @defgroup HAL_AES_Aliased_Macros HAL CRYP Aliased Macros maintained for legacy purpose + * @{ + */ +#define AES_IT_CC CRYP_IT_CC +#define AES_IT_ERR CRYP_IT_ERR +#define AES_FLAG_CCF CRYP_FLAG_CCF +/** + * @} + */ + +/** @defgroup HAL_Aliased_Macros HAL Generic Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_GET_BOOT_MODE __HAL_SYSCFG_GET_BOOT_MODE +#define __HAL_REMAPMEMORY_FLASH __HAL_SYSCFG_REMAPMEMORY_FLASH +#define __HAL_REMAPMEMORY_SYSTEMFLASH __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH +#define __HAL_REMAPMEMORY_SRAM __HAL_SYSCFG_REMAPMEMORY_SRAM +#define __HAL_REMAPMEMORY_FMC __HAL_SYSCFG_REMAPMEMORY_FMC +#define __HAL_REMAPMEMORY_FMC_SDRAM __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM +#define __HAL_REMAPMEMORY_FSMC __HAL_SYSCFG_REMAPMEMORY_FSMC +#define __HAL_REMAPMEMORY_QUADSPI __HAL_SYSCFG_REMAPMEMORY_QUADSPI +#define __HAL_FMC_BANK __HAL_SYSCFG_FMC_BANK +#define __HAL_GET_FLAG __HAL_SYSCFG_GET_FLAG +#define __HAL_CLEAR_FLAG __HAL_SYSCFG_CLEAR_FLAG +#define __HAL_VREFINT_OUT_ENABLE __HAL_SYSCFG_VREFINT_OUT_ENABLE +#define __HAL_VREFINT_OUT_DISABLE __HAL_SYSCFG_VREFINT_OUT_DISABLE +#define __HAL_SYSCFG_SRAM2_WRP_ENABLE __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE + +#define SYSCFG_FLAG_VREF_READY SYSCFG_FLAG_VREFINT_READY +#define SYSCFG_FLAG_RC48 RCC_FLAG_HSI48 +#define IS_SYSCFG_FASTMODEPLUS_CONFIG IS_I2C_FASTMODEPLUS +#define UFB_MODE_BitNumber UFB_MODE_BIT_NUMBER +#define CMP_PD_BitNumber CMP_PD_BIT_NUMBER + +/** + * @} + */ + + +/** @defgroup HAL_ADC_Aliased_Macros HAL ADC Aliased Macros maintained for legacy purpose + * @{ + */ +#define __ADC_ENABLE __HAL_ADC_ENABLE +#define __ADC_DISABLE __HAL_ADC_DISABLE +#define __HAL_ADC_ENABLING_CONDITIONS ADC_ENABLING_CONDITIONS +#define __HAL_ADC_DISABLING_CONDITIONS ADC_DISABLING_CONDITIONS +#define __HAL_ADC_IS_ENABLED ADC_IS_ENABLE +#define __ADC_IS_ENABLED ADC_IS_ENABLE +#define __HAL_ADC_IS_SOFTWARE_START_REGULAR ADC_IS_SOFTWARE_START_REGULAR +#define __HAL_ADC_IS_SOFTWARE_START_INJECTED ADC_IS_SOFTWARE_START_INJECTED +#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED +#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR ADC_IS_CONVERSION_ONGOING_REGULAR +#define __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED ADC_IS_CONVERSION_ONGOING_INJECTED +#define __HAL_ADC_IS_CONVERSION_ONGOING ADC_IS_CONVERSION_ONGOING +#define __HAL_ADC_CLEAR_ERRORCODE ADC_CLEAR_ERRORCODE + +#define __HAL_ADC_GET_RESOLUTION ADC_GET_RESOLUTION +#define __HAL_ADC_JSQR_RK ADC_JSQR_RK +#define __HAL_ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_SHIFT +#define __HAL_ADC_CFGR_AWD23CR ADC_CFGR_AWD23CR +#define __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION ADC_CFGR_INJECT_AUTO_CONVERSION +#define __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE ADC_CFGR_INJECT_CONTEXT_QUEUE +#define __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS ADC_CFGR_INJECT_DISCCONTINUOUS +#define __HAL_ADC_CFGR_REG_DISCCONTINUOUS ADC_CFGR_REG_DISCCONTINUOUS +#define __HAL_ADC_CFGR_DISCONTINUOUS_NUM ADC_CFGR_DISCONTINUOUS_NUM +#define __HAL_ADC_CFGR_AUTOWAIT ADC_CFGR_AUTOWAIT +#define __HAL_ADC_CFGR_CONTINUOUS ADC_CFGR_CONTINUOUS +#define __HAL_ADC_CFGR_OVERRUN ADC_CFGR_OVERRUN +#define __HAL_ADC_CFGR_DMACONTREQ ADC_CFGR_DMACONTREQ +#define __HAL_ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_SET +#define __HAL_ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_SET +#define __HAL_ADC_OFR_CHANNEL ADC_OFR_CHANNEL +#define __HAL_ADC_DIFSEL_CHANNEL ADC_DIFSEL_CHANNEL +#define __HAL_ADC_CALFACT_DIFF_SET ADC_CALFACT_DIFF_SET +#define __HAL_ADC_CALFACT_DIFF_GET ADC_CALFACT_DIFF_GET +#define __HAL_ADC_TRX_HIGHTHRESHOLD ADC_TRX_HIGHTHRESHOLD + +#define __HAL_ADC_OFFSET_SHIFT_RESOLUTION ADC_OFFSET_SHIFT_RESOLUTION +#define __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION ADC_AWD1THRESHOLD_SHIFT_RESOLUTION +#define __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION ADC_AWD23THRESHOLD_SHIFT_RESOLUTION +#define __HAL_ADC_COMMON_REGISTER ADC_COMMON_REGISTER +#define __HAL_ADC_COMMON_CCR_MULTI ADC_COMMON_CCR_MULTI +#define __HAL_ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE +#define __ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE +#define __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER ADC_NONMULTIMODE_OR_MULTIMODEMASTER +#define __HAL_ADC_COMMON_ADC_OTHER ADC_COMMON_ADC_OTHER +#define __HAL_ADC_MULTI_SLAVE ADC_MULTI_SLAVE + +#define __HAL_ADC_SQR1_L ADC_SQR1_L_SHIFT +#define __HAL_ADC_JSQR_JL ADC_JSQR_JL_SHIFT +#define __HAL_ADC_JSQR_RK_JL ADC_JSQR_RK_JL +#define __HAL_ADC_CR1_DISCONTINUOUS_NUM ADC_CR1_DISCONTINUOUS_NUM +#define __HAL_ADC_CR1_SCAN ADC_CR1_SCAN_SET +#define __HAL_ADC_CONVCYCLES_MAX_RANGE ADC_CONVCYCLES_MAX_RANGE +#define __HAL_ADC_CLOCK_PRESCALER_RANGE ADC_CLOCK_PRESCALER_RANGE +#define __HAL_ADC_GET_CLOCK_PRESCALER ADC_GET_CLOCK_PRESCALER + +#define __HAL_ADC_SQR1 ADC_SQR1 +#define __HAL_ADC_SMPR1 ADC_SMPR1 +#define __HAL_ADC_SMPR2 ADC_SMPR2 +#define __HAL_ADC_SQR3_RK ADC_SQR3_RK +#define __HAL_ADC_SQR2_RK ADC_SQR2_RK +#define __HAL_ADC_SQR1_RK ADC_SQR1_RK +#define __HAL_ADC_CR2_CONTINUOUS ADC_CR2_CONTINUOUS +#define __HAL_ADC_CR1_DISCONTINUOUS ADC_CR1_DISCONTINUOUS +#define __HAL_ADC_CR1_SCANCONV ADC_CR1_SCANCONV +#define __HAL_ADC_CR2_EOCSelection ADC_CR2_EOCSelection +#define __HAL_ADC_CR2_DMAContReq ADC_CR2_DMAContReq +#define __HAL_ADC_JSQR ADC_JSQR + +#define __HAL_ADC_CHSELR_CHANNEL ADC_CHSELR_CHANNEL +#define __HAL_ADC_CFGR1_REG_DISCCONTINUOUS ADC_CFGR1_REG_DISCCONTINUOUS +#define __HAL_ADC_CFGR1_AUTOOFF ADC_CFGR1_AUTOOFF +#define __HAL_ADC_CFGR1_AUTOWAIT ADC_CFGR1_AUTOWAIT +#define __HAL_ADC_CFGR1_CONTINUOUS ADC_CFGR1_CONTINUOUS +#define __HAL_ADC_CFGR1_OVERRUN ADC_CFGR1_OVERRUN +#define __HAL_ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR +#define __HAL_ADC_CFGR1_DMACONTREQ ADC_CFGR1_DMACONTREQ + +/** + * @} + */ + +/** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_DHR12R1_ALIGNEMENT DAC_DHR12R1_ALIGNMENT +#define __HAL_DHR12R2_ALIGNEMENT DAC_DHR12R2_ALIGNMENT +#define __HAL_DHR12RD_ALIGNEMENT DAC_DHR12RD_ALIGNMENT +#define IS_DAC_GENERATE_WAVE IS_DAC_WAVE + +/** + * @} + */ + +/** @defgroup HAL_DBGMCU_Aliased_Macros HAL DBGMCU Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1 +#define __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1 +#define __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2 +#define __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2 +#define __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3 +#define __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3 +#define __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4 +#define __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4 +#define __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5 +#define __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5 +#define __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6 +#define __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6 +#define __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7 +#define __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7 +#define __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8 +#define __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8 + +#define __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9 +#define __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9 +#define __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10 +#define __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10 +#define __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11 +#define __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11 +#define __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12 +#define __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12 +#define __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13 +#define __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13 +#define __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14 +#define __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14 +#define __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2 +#define __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2 + + +#define __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15 +#define __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15 +#define __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16 +#define __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16 +#define __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17 +#define __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17 +#define __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC +#define __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC +#if defined(STM32H7) +#define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG1 +#define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UnFreeze_WWDG1 +#define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG1 +#define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UnFreeze_IWDG1 +#else +#define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG +#define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG +#define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG +#define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG +#endif /* STM32H7 */ +#define __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT +#define __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT +#define __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT +#define __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT +#define __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT +#define __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT +#define __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1 +#define __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1 +#define __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1 +#define __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1 +#define __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2 +#define __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2 + +/** + * @} + */ + +/** @defgroup HAL_COMP_Aliased_Macros HAL COMP Aliased Macros maintained for legacy purpose + * @{ + */ +#if defined(STM32F3) +#define COMP_START __HAL_COMP_ENABLE +#define COMP_STOP __HAL_COMP_DISABLE +#define COMP_LOCK __HAL_COMP_LOCK + +#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx) +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP6_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP6_EXTI_CLEAR_FLAG()) +# endif +# if defined(STM32F302xE) || defined(STM32F302xC) +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP6_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP6_EXTI_CLEAR_FLAG()) +# endif +# if defined(STM32F303xE) || defined(STM32F398xx) || defined(STM32F303xC) || defined(STM32F358xx) +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP7_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP7_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP7_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP7_EXTI_CLEAR_FLAG()) +# endif +# if defined(STM32F373xC) ||defined(STM32F378xx) +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP2_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP2_EXTI_CLEAR_FLAG()) +# endif +#else +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP2_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP2_EXTI_CLEAR_FLAG()) +#endif + +#define __HAL_COMP_GET_EXTI_LINE COMP_GET_EXTI_LINE + +#if defined(STM32L0) || defined(STM32L4) +/* Note: On these STM32 families, the only argument of this macro */ +/* is COMP_FLAG_LOCK. */ +/* This macro is replaced by __HAL_COMP_IS_LOCKED with only HAL handle */ +/* argument. */ +#define __HAL_COMP_GET_FLAG(__HANDLE__, __FLAG__) (__HAL_COMP_IS_LOCKED(__HANDLE__)) +#endif +/** + * @} + */ + +#if defined(STM32L0) || defined(STM32L4) +/** @defgroup HAL_COMP_Aliased_Functions HAL COMP Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_COMP_Start_IT HAL_COMP_Start /* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */ +#define HAL_COMP_Stop_IT HAL_COMP_Stop /* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */ +/** + * @} + */ +#endif + +/** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose + * @{ + */ + +#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || \ + ((WAVE) == DAC_WAVE_NOISE)|| \ + ((WAVE) == DAC_WAVE_TRIANGLE)) + +/** + * @} + */ + +/** @defgroup HAL_FLASH_Aliased_Macros HAL FLASH Aliased Macros maintained for legacy purpose + * @{ + */ + +#define IS_WRPAREA IS_OB_WRPAREA +#define IS_TYPEPROGRAM IS_FLASH_TYPEPROGRAM +#define IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM +#define IS_TYPEERASE IS_FLASH_TYPEERASE +#define IS_NBSECTORS IS_FLASH_NBSECTORS +#define IS_OB_WDG_SOURCE IS_OB_IWDG_SOURCE + +/** + * @} + */ + +/** @defgroup HAL_I2C_Aliased_Macros HAL I2C Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_I2C_RESET_CR2 I2C_RESET_CR2 +#define __HAL_I2C_GENERATE_START I2C_GENERATE_START +#if defined(STM32F1) +#define __HAL_I2C_FREQ_RANGE I2C_FREQRANGE +#else +#define __HAL_I2C_FREQ_RANGE I2C_FREQ_RANGE +#endif /* STM32F1 */ +#define __HAL_I2C_RISE_TIME I2C_RISE_TIME +#define __HAL_I2C_SPEED_STANDARD I2C_SPEED_STANDARD +#define __HAL_I2C_SPEED_FAST I2C_SPEED_FAST +#define __HAL_I2C_SPEED I2C_SPEED +#define __HAL_I2C_7BIT_ADD_WRITE I2C_7BIT_ADD_WRITE +#define __HAL_I2C_7BIT_ADD_READ I2C_7BIT_ADD_READ +#define __HAL_I2C_10BIT_ADDRESS I2C_10BIT_ADDRESS +#define __HAL_I2C_10BIT_HEADER_WRITE I2C_10BIT_HEADER_WRITE +#define __HAL_I2C_10BIT_HEADER_READ I2C_10BIT_HEADER_READ +#define __HAL_I2C_MEM_ADD_MSB I2C_MEM_ADD_MSB +#define __HAL_I2C_MEM_ADD_LSB I2C_MEM_ADD_LSB +#define __HAL_I2C_FREQRANGE I2C_FREQRANGE +/** + * @} + */ + +/** @defgroup HAL_I2S_Aliased_Macros HAL I2S Aliased Macros maintained for legacy purpose + * @{ + */ + +#define IS_I2S_INSTANCE IS_I2S_ALL_INSTANCE +#define IS_I2S_INSTANCE_EXT IS_I2S_ALL_INSTANCE_EXT + +#if defined(STM32H7) +#define __HAL_I2S_CLEAR_FREFLAG __HAL_I2S_CLEAR_TIFREFLAG +#endif + +/** + * @} + */ + +/** @defgroup HAL_IRDA_Aliased_Macros HAL IRDA Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __IRDA_DISABLE __HAL_IRDA_DISABLE +#define __IRDA_ENABLE __HAL_IRDA_ENABLE + +#define __HAL_IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE +#define __HAL_IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION +#define __IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE +#define __IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION + +#define IS_IRDA_ONEBIT_SAMPLE IS_IRDA_ONE_BIT_SAMPLE + + +/** + * @} + */ + + +/** @defgroup HAL_IWDG_Aliased_Macros HAL IWDG Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_IWDG_ENABLE_WRITE_ACCESS IWDG_ENABLE_WRITE_ACCESS +#define __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS +/** + * @} + */ + + +/** @defgroup HAL_LPTIM_Aliased_Macros HAL LPTIM Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_LPTIM_ENABLE_INTERRUPT __HAL_LPTIM_ENABLE_IT +#define __HAL_LPTIM_DISABLE_INTERRUPT __HAL_LPTIM_DISABLE_IT +#define __HAL_LPTIM_GET_ITSTATUS __HAL_LPTIM_GET_IT_SOURCE + +/** + * @} + */ + + +/** @defgroup HAL_OPAMP_Aliased_Macros HAL OPAMP Aliased Macros maintained for legacy purpose + * @{ + */ +#define __OPAMP_CSR_OPAXPD OPAMP_CSR_OPAXPD +#define __OPAMP_CSR_S3SELX OPAMP_CSR_S3SELX +#define __OPAMP_CSR_S4SELX OPAMP_CSR_S4SELX +#define __OPAMP_CSR_S5SELX OPAMP_CSR_S5SELX +#define __OPAMP_CSR_S6SELX OPAMP_CSR_S6SELX +#define __OPAMP_CSR_OPAXCAL_L OPAMP_CSR_OPAXCAL_L +#define __OPAMP_CSR_OPAXCAL_H OPAMP_CSR_OPAXCAL_H +#define __OPAMP_CSR_OPAXLPM OPAMP_CSR_OPAXLPM +#define __OPAMP_CSR_ALL_SWITCHES OPAMP_CSR_ALL_SWITCHES +#define __OPAMP_CSR_ANAWSELX OPAMP_CSR_ANAWSELX +#define __OPAMP_CSR_OPAXCALOUT OPAMP_CSR_OPAXCALOUT +#define __OPAMP_OFFSET_TRIM_BITSPOSITION OPAMP_OFFSET_TRIM_BITSPOSITION +#define __OPAMP_OFFSET_TRIM_SET OPAMP_OFFSET_TRIM_SET + +/** + * @} + */ + + +/** @defgroup HAL_PWR_Aliased_Macros HAL PWR Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_PVD_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT +#define __HAL_PVD_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT +#define __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE +#define __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE +#define __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE +#define __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE +#define __HAL_PVM_EVENT_DISABLE __HAL_PWR_PVM_EVENT_DISABLE +#define __HAL_PVM_EVENT_ENABLE __HAL_PWR_PVM_EVENT_ENABLE +#define __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE +#define __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE +#define __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE +#define __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE +#define __HAL_PWR_INTERNALWAKEUP_DISABLE HAL_PWREx_DisableInternalWakeUpLine +#define __HAL_PWR_INTERNALWAKEUP_ENABLE HAL_PWREx_EnableInternalWakeUpLine +#define __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE HAL_PWREx_DisablePullUpPullDownConfig +#define __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE HAL_PWREx_EnablePullUpPullDownConfig +#define __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER() do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0) +#define __HAL_PWR_PVD_EXTI_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT +#define __HAL_PWR_PVD_EXTI_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT +#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE +#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE +#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE +#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE +#define __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE +#define __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE +#define __HAL_PWR_PVM_DISABLE() do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0) +#define __HAL_PWR_PVM_ENABLE() do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0) +#define __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE HAL_PWREx_DisableSRAM2ContentRetention +#define __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE HAL_PWREx_EnableSRAM2ContentRetention +#define __HAL_PWR_VDDIO2_DISABLE HAL_PWREx_DisableVddIO2 +#define __HAL_PWR_VDDIO2_ENABLE HAL_PWREx_EnableVddIO2 +#define __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE +#define __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE +#define __HAL_PWR_VDDUSB_DISABLE HAL_PWREx_DisableVddUSB +#define __HAL_PWR_VDDUSB_ENABLE HAL_PWREx_EnableVddUSB + +#if defined (STM32F4) +#define __HAL_PVD_EXTI_ENABLE_IT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_ENABLE_IT() +#define __HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_DISABLE_IT() +#define __HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GET_FLAG() +#define __HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_CLEAR_FLAG() +#define __HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GENERATE_SWIT() +#else +#define __HAL_PVD_EXTI_CLEAR_FLAG __HAL_PWR_PVD_EXTI_CLEAR_FLAG +#define __HAL_PVD_EXTI_DISABLE_IT __HAL_PWR_PVD_EXTI_DISABLE_IT +#define __HAL_PVD_EXTI_ENABLE_IT __HAL_PWR_PVD_EXTI_ENABLE_IT +#define __HAL_PVD_EXTI_GENERATE_SWIT __HAL_PWR_PVD_EXTI_GENERATE_SWIT +#define __HAL_PVD_EXTI_GET_FLAG __HAL_PWR_PVD_EXTI_GET_FLAG +#endif /* STM32F4 */ +/** + * @} + */ + + +/** @defgroup HAL_RCC_Aliased HAL RCC Aliased maintained for legacy purpose + * @{ + */ + +#define RCC_StopWakeUpClock_MSI RCC_STOP_WAKEUPCLOCK_MSI +#define RCC_StopWakeUpClock_HSI RCC_STOP_WAKEUPCLOCK_HSI + +#define HAL_RCC_CCSCallback HAL_RCC_CSSCallback +#define HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd\ + )==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT()) + +#define __ADC_CLK_DISABLE __HAL_RCC_ADC_CLK_DISABLE +#define __ADC_CLK_ENABLE __HAL_RCC_ADC_CLK_ENABLE +#define __ADC_CLK_SLEEP_DISABLE __HAL_RCC_ADC_CLK_SLEEP_DISABLE +#define __ADC_CLK_SLEEP_ENABLE __HAL_RCC_ADC_CLK_SLEEP_ENABLE +#define __ADC_FORCE_RESET __HAL_RCC_ADC_FORCE_RESET +#define __ADC_RELEASE_RESET __HAL_RCC_ADC_RELEASE_RESET +#define __ADC1_CLK_DISABLE __HAL_RCC_ADC1_CLK_DISABLE +#define __ADC1_CLK_ENABLE __HAL_RCC_ADC1_CLK_ENABLE +#define __ADC1_FORCE_RESET __HAL_RCC_ADC1_FORCE_RESET +#define __ADC1_RELEASE_RESET __HAL_RCC_ADC1_RELEASE_RESET +#define __ADC1_CLK_SLEEP_ENABLE __HAL_RCC_ADC1_CLK_SLEEP_ENABLE +#define __ADC1_CLK_SLEEP_DISABLE __HAL_RCC_ADC1_CLK_SLEEP_DISABLE +#define __ADC2_CLK_DISABLE __HAL_RCC_ADC2_CLK_DISABLE +#define __ADC2_CLK_ENABLE __HAL_RCC_ADC2_CLK_ENABLE +#define __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET +#define __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET +#define __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE +#define __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE +#define __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET +#define __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET +#define __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE +#define __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE +#define __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE +#define __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE +#define __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET +#define __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET +#define __CRYP_CLK_SLEEP_ENABLE __HAL_RCC_CRYP_CLK_SLEEP_ENABLE +#define __CRYP_CLK_SLEEP_DISABLE __HAL_RCC_CRYP_CLK_SLEEP_DISABLE +#define __CRYP_CLK_ENABLE __HAL_RCC_CRYP_CLK_ENABLE +#define __CRYP_CLK_DISABLE __HAL_RCC_CRYP_CLK_DISABLE +#define __CRYP_FORCE_RESET __HAL_RCC_CRYP_FORCE_RESET +#define __CRYP_RELEASE_RESET __HAL_RCC_CRYP_RELEASE_RESET +#define __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE +#define __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE +#define __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET +#define __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET +#define __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET +#define __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET +#define __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET +#define __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET +#define __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET +#define __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET +#define __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET +#define __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET +#define __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET +#define __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET +#define __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET +#define __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET +#define __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE +#define __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE +#define __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET +#define __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET +#define __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE +#define __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE +#define __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE +#define __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE +#define __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET +#define __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET +#define __CAN_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE +#define __CAN_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE +#define __CAN_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET +#define __CAN_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET +#define __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE +#define __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE +#define __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET +#define __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET +#define __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE +#define __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE +#define __COMP_CLK_DISABLE __HAL_RCC_COMP_CLK_DISABLE +#define __COMP_CLK_ENABLE __HAL_RCC_COMP_CLK_ENABLE +#define __COMP_FORCE_RESET __HAL_RCC_COMP_FORCE_RESET +#define __COMP_RELEASE_RESET __HAL_RCC_COMP_RELEASE_RESET +#define __COMP_CLK_SLEEP_ENABLE __HAL_RCC_COMP_CLK_SLEEP_ENABLE +#define __COMP_CLK_SLEEP_DISABLE __HAL_RCC_COMP_CLK_SLEEP_DISABLE +#define __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET +#define __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET +#define __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE +#define __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE +#define __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE +#define __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE +#define __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET +#define __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET +#define __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE +#define __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE +#define __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET +#define __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET +#define __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE +#define __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE +#define __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE +#define __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE +#define __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET +#define __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET +#define __DBGMCU_CLK_ENABLE __HAL_RCC_DBGMCU_CLK_ENABLE +#define __DBGMCU_CLK_DISABLE __HAL_RCC_DBGMCU_CLK_DISABLE +#define __DBGMCU_FORCE_RESET __HAL_RCC_DBGMCU_FORCE_RESET +#define __DBGMCU_RELEASE_RESET __HAL_RCC_DBGMCU_RELEASE_RESET +#define __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE +#define __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE +#define __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE +#define __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE +#define __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET +#define __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET +#define __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE +#define __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE +#define __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE +#define __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE +#define __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET +#define __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET +#define __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE +#define __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE +#define __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE +#define __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE +#define __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET +#define __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET +#define __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE +#define __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE +#define __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET +#define __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET +#define __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE +#define __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE +#define __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE +#define __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE +#define __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE +#define __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE +#define __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE +#define __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE +#define __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE +#define __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE +#define __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET +#define __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET +#define __FLITF_CLK_DISABLE __HAL_RCC_FLITF_CLK_DISABLE +#define __FLITF_CLK_ENABLE __HAL_RCC_FLITF_CLK_ENABLE +#define __FLITF_FORCE_RESET __HAL_RCC_FLITF_FORCE_RESET +#define __FLITF_RELEASE_RESET __HAL_RCC_FLITF_RELEASE_RESET +#define __FLITF_CLK_SLEEP_ENABLE __HAL_RCC_FLITF_CLK_SLEEP_ENABLE +#define __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE +#define __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE +#define __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE +#define __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE +#define __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE +#define __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET +#define __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET +#define __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE +#define __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE +#define __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE +#define __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE +#define __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE +#define __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE +#define __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET +#define __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET +#define __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE +#define __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE +#define __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE +#define __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE +#define __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET +#define __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET +#define __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE +#define __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE +#define __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE +#define __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE +#define __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET +#define __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET +#define __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE +#define __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE +#define __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE +#define __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE +#define __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET +#define __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET +#define __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE +#define __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE +#define __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE +#define __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE +#define __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET +#define __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET +#define __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE +#define __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE +#define __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE +#define __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE +#define __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET +#define __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET +#define __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE +#define __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE +#define __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE +#define __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE +#define __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET +#define __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET +#define __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE +#define __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE +#define __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE +#define __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE +#define __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET +#define __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET +#define __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE +#define __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE +#define __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE +#define __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE +#define __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET +#define __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET +#define __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE +#define __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE +#define __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE +#define __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE +#define __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET +#define __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET +#define __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE +#define __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE +#define __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE +#define __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE +#define __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET +#define __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET +#define __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE +#define __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE +#define __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE +#define __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE +#define __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET +#define __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET +#define __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE +#define __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE +#define __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE +#define __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE +#define __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET +#define __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET +#define __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE +#define __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE +#define __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE +#define __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE +#define __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET +#define __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET +#define __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE +#define __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE +#define __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE +#define __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE +#define __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET +#define __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET +#define __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE +#define __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE +#define __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE +#define __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE +#define __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET +#define __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET +#define __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE +#define __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE +#define __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE +#define __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE +#define __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET +#define __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET +#define __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE +#define __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE +#define __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE +#define __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE +#define __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET +#define __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET +#define __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE +#define __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE +#define __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE +#define __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE +#define __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET +#define __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET + +#if defined(STM32WB) +#define __HAL_RCC_QSPI_CLK_DISABLE __HAL_RCC_QUADSPI_CLK_DISABLE +#define __HAL_RCC_QSPI_CLK_ENABLE __HAL_RCC_QUADSPI_CLK_ENABLE +#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QUADSPI_CLK_SLEEP_DISABLE +#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QUADSPI_CLK_SLEEP_ENABLE +#define __HAL_RCC_QSPI_FORCE_RESET __HAL_RCC_QUADSPI_FORCE_RESET +#define __HAL_RCC_QSPI_RELEASE_RESET __HAL_RCC_QUADSPI_RELEASE_RESET +#define __HAL_RCC_QSPI_IS_CLK_ENABLED __HAL_RCC_QUADSPI_IS_CLK_ENABLED +#define __HAL_RCC_QSPI_IS_CLK_DISABLED __HAL_RCC_QUADSPI_IS_CLK_DISABLED +#define __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_QUADSPI_IS_CLK_SLEEP_ENABLED +#define __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_QUADSPI_IS_CLK_SLEEP_DISABLED +#define QSPI_IRQHandler QUADSPI_IRQHandler +#endif /* __HAL_RCC_QUADSPI_CLK_ENABLE */ + +#define __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE +#define __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE +#define __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE +#define __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE +#define __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET +#define __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET +#define __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE +#define __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE +#define __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE +#define __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE +#define __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET +#define __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET +#define __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE +#define __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE +#define __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE +#define __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE +#define __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET +#define __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET +#define __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE +#define __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE +#define __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE +#define __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE +#define __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE +#define __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE +#define __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET +#define __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET +#define __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE +#define __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE +#define __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE +#define __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE +#define __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET +#define __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET +#define __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE +#define __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE +#define __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE +#define __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE +#define __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET +#define __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET +#define __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE +#define __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE +#define __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE +#define __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE +#define __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET +#define __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET +#define __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE +#define __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE +#define __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE +#define __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE +#define __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE +#define __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE +#define __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE +#define __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE +#define __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE +#define __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE +#define __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET +#define __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET +#define __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE +#define __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE +#define __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE +#define __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE +#define __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET +#define __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET +#define __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE +#define __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE +#define __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE +#define __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE +#define __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET +#define __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET +#define __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE +#define __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE +#define __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET +#define __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET +#define __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE +#define __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE +#define __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET +#define __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET +#define __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE +#define __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE +#define __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET +#define __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET +#define __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE +#define __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE +#define __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET +#define __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET +#define __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE +#define __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE +#define __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET +#define __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET +#define __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE +#define __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE +#define __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE +#define __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE +#define __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET +#define __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET +#define __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE +#define __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE +#define __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE +#define __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE +#define __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET +#define __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET +#define __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE +#define __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE +#define __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE +#define __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE +#define __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET +#define __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET +#define __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE +#define __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE +#define __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE +#define __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE +#define __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET +#define __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET +#define __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE +#define __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE +#define __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE +#define __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE +#define __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET +#define __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET +#define __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE +#define __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE +#define __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE +#define __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE +#define __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET +#define __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET +#define __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE +#define __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE +#define __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE +#define __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE +#define __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET +#define __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET +#define __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE +#define __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE +#define __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE +#define __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE +#define __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET +#define __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET +#define __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE +#define __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE +#define __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE +#define __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE +#define __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET +#define __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET +#define __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE +#define __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE +#define __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE +#define __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE +#define __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET +#define __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET +#define __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE +#define __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE +#define __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET +#define __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET +#define __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE +#define __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE +#define __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE +#define __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE +#define __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET +#define __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET +#define __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE +#define __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE +#define __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE +#define __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE +#define __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET +#define __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET +#define __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE +#define __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE +#define __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE +#define __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE +#define __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET +#define __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET +#define __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE +#define __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE +#define __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE +#define __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE +#define __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET +#define __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET +#define __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE +#define __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE +#define __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE +#define __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE +#define __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET +#define __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET +#define __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE +#define __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE +#define __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE +#define __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE +#define __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET +#define __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET +#define __USART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE +#define __USART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE +#define __USART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE +#define __USART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE +#define __USART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET +#define __USART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET +#define __USART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE +#define __USART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE +#define __USART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE +#define __USART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE +#define __USART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET +#define __USART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET +#define __USART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE +#define __USART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE +#define __USART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET +#define __USART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET +#define __USART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE +#define __USART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE +#define __USART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET +#define __USART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET +#define __USB_CLK_DISABLE __HAL_RCC_USB_CLK_DISABLE +#define __USB_CLK_ENABLE __HAL_RCC_USB_CLK_ENABLE +#define __USB_FORCE_RESET __HAL_RCC_USB_FORCE_RESET +#define __USB_CLK_SLEEP_ENABLE __HAL_RCC_USB_CLK_SLEEP_ENABLE +#define __USB_CLK_SLEEP_DISABLE __HAL_RCC_USB_CLK_SLEEP_DISABLE +#define __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE +#define __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE +#define __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET + +#if defined(STM32H7) +#define __HAL_RCC_WWDG_CLK_DISABLE __HAL_RCC_WWDG1_CLK_DISABLE +#define __HAL_RCC_WWDG_CLK_ENABLE __HAL_RCC_WWDG1_CLK_ENABLE +#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG1_CLK_SLEEP_DISABLE +#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG1_CLK_SLEEP_ENABLE + +#define __HAL_RCC_WWDG_FORCE_RESET ((void)0U) /* Not available on the STM32H7*/ +#define __HAL_RCC_WWDG_RELEASE_RESET ((void)0U) /* Not available on the STM32H7*/ + + +#define __HAL_RCC_WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG1_IS_CLK_ENABLED +#define __HAL_RCC_WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG1_IS_CLK_DISABLED +#endif + +#define __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE +#define __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE +#define __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE +#define __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE +#define __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET +#define __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET + +#define __TIM21_CLK_ENABLE __HAL_RCC_TIM21_CLK_ENABLE +#define __TIM21_CLK_DISABLE __HAL_RCC_TIM21_CLK_DISABLE +#define __TIM21_FORCE_RESET __HAL_RCC_TIM21_FORCE_RESET +#define __TIM21_RELEASE_RESET __HAL_RCC_TIM21_RELEASE_RESET +#define __TIM21_CLK_SLEEP_ENABLE __HAL_RCC_TIM21_CLK_SLEEP_ENABLE +#define __TIM21_CLK_SLEEP_DISABLE __HAL_RCC_TIM21_CLK_SLEEP_DISABLE +#define __TIM22_CLK_ENABLE __HAL_RCC_TIM22_CLK_ENABLE +#define __TIM22_CLK_DISABLE __HAL_RCC_TIM22_CLK_DISABLE +#define __TIM22_FORCE_RESET __HAL_RCC_TIM22_FORCE_RESET +#define __TIM22_RELEASE_RESET __HAL_RCC_TIM22_RELEASE_RESET +#define __TIM22_CLK_SLEEP_ENABLE __HAL_RCC_TIM22_CLK_SLEEP_ENABLE +#define __TIM22_CLK_SLEEP_DISABLE __HAL_RCC_TIM22_CLK_SLEEP_DISABLE +#define __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE +#define __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE +#define __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE +#define __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE +#define __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET +#define __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET +#define __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE +#define __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE + +#define __USB_OTG_FS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET +#define __USB_OTG_FS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET +#define __USB_OTG_FS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE +#define __USB_OTG_FS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE +#define __USB_OTG_HS_CLK_DISABLE __HAL_RCC_USB_OTG_HS_CLK_DISABLE +#define __USB_OTG_HS_CLK_ENABLE __HAL_RCC_USB_OTG_HS_CLK_ENABLE +#define __USB_OTG_HS_ULPI_CLK_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE +#define __USB_OTG_HS_ULPI_CLK_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE +#define __TIM9_CLK_SLEEP_ENABLE __HAL_RCC_TIM9_CLK_SLEEP_ENABLE +#define __TIM9_CLK_SLEEP_DISABLE __HAL_RCC_TIM9_CLK_SLEEP_DISABLE +#define __TIM10_CLK_SLEEP_ENABLE __HAL_RCC_TIM10_CLK_SLEEP_ENABLE +#define __TIM10_CLK_SLEEP_DISABLE __HAL_RCC_TIM10_CLK_SLEEP_DISABLE +#define __TIM11_CLK_SLEEP_ENABLE __HAL_RCC_TIM11_CLK_SLEEP_ENABLE +#define __TIM11_CLK_SLEEP_DISABLE __HAL_RCC_TIM11_CLK_SLEEP_DISABLE +#define __ETHMACPTP_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE +#define __ETHMACPTP_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE +#define __ETHMACPTP_CLK_ENABLE __HAL_RCC_ETHMACPTP_CLK_ENABLE +#define __ETHMACPTP_CLK_DISABLE __HAL_RCC_ETHMACPTP_CLK_DISABLE +#define __HASH_CLK_ENABLE __HAL_RCC_HASH_CLK_ENABLE +#define __HASH_FORCE_RESET __HAL_RCC_HASH_FORCE_RESET +#define __HASH_RELEASE_RESET __HAL_RCC_HASH_RELEASE_RESET +#define __HASH_CLK_SLEEP_ENABLE __HAL_RCC_HASH_CLK_SLEEP_ENABLE +#define __HASH_CLK_SLEEP_DISABLE __HAL_RCC_HASH_CLK_SLEEP_DISABLE +#define __HASH_CLK_DISABLE __HAL_RCC_HASH_CLK_DISABLE +#define __SPI5_CLK_ENABLE __HAL_RCC_SPI5_CLK_ENABLE +#define __SPI5_CLK_DISABLE __HAL_RCC_SPI5_CLK_DISABLE +#define __SPI5_FORCE_RESET __HAL_RCC_SPI5_FORCE_RESET +#define __SPI5_RELEASE_RESET __HAL_RCC_SPI5_RELEASE_RESET +#define __SPI5_CLK_SLEEP_ENABLE __HAL_RCC_SPI5_CLK_SLEEP_ENABLE +#define __SPI5_CLK_SLEEP_DISABLE __HAL_RCC_SPI5_CLK_SLEEP_DISABLE +#define __SPI6_CLK_ENABLE __HAL_RCC_SPI6_CLK_ENABLE +#define __SPI6_CLK_DISABLE __HAL_RCC_SPI6_CLK_DISABLE +#define __SPI6_FORCE_RESET __HAL_RCC_SPI6_FORCE_RESET +#define __SPI6_RELEASE_RESET __HAL_RCC_SPI6_RELEASE_RESET +#define __SPI6_CLK_SLEEP_ENABLE __HAL_RCC_SPI6_CLK_SLEEP_ENABLE +#define __SPI6_CLK_SLEEP_DISABLE __HAL_RCC_SPI6_CLK_SLEEP_DISABLE +#define __LTDC_CLK_ENABLE __HAL_RCC_LTDC_CLK_ENABLE +#define __LTDC_CLK_DISABLE __HAL_RCC_LTDC_CLK_DISABLE +#define __LTDC_FORCE_RESET __HAL_RCC_LTDC_FORCE_RESET +#define __LTDC_RELEASE_RESET __HAL_RCC_LTDC_RELEASE_RESET +#define __LTDC_CLK_SLEEP_ENABLE __HAL_RCC_LTDC_CLK_SLEEP_ENABLE +#define __ETHMAC_CLK_SLEEP_ENABLE __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE +#define __ETHMAC_CLK_SLEEP_DISABLE __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE +#define __ETHMACTX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE +#define __ETHMACTX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE +#define __ETHMACRX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE +#define __ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE +#define __TIM12_CLK_SLEEP_ENABLE __HAL_RCC_TIM12_CLK_SLEEP_ENABLE +#define __TIM12_CLK_SLEEP_DISABLE __HAL_RCC_TIM12_CLK_SLEEP_DISABLE +#define __TIM13_CLK_SLEEP_ENABLE __HAL_RCC_TIM13_CLK_SLEEP_ENABLE +#define __TIM13_CLK_SLEEP_DISABLE __HAL_RCC_TIM13_CLK_SLEEP_DISABLE +#define __TIM14_CLK_SLEEP_ENABLE __HAL_RCC_TIM14_CLK_SLEEP_ENABLE +#define __TIM14_CLK_SLEEP_DISABLE __HAL_RCC_TIM14_CLK_SLEEP_DISABLE +#define __BKPSRAM_CLK_ENABLE __HAL_RCC_BKPSRAM_CLK_ENABLE +#define __BKPSRAM_CLK_DISABLE __HAL_RCC_BKPSRAM_CLK_DISABLE +#define __BKPSRAM_CLK_SLEEP_ENABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE +#define __BKPSRAM_CLK_SLEEP_DISABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE +#define __CCMDATARAMEN_CLK_ENABLE __HAL_RCC_CCMDATARAMEN_CLK_ENABLE +#define __CCMDATARAMEN_CLK_DISABLE __HAL_RCC_CCMDATARAMEN_CLK_DISABLE +#define __USART6_CLK_ENABLE __HAL_RCC_USART6_CLK_ENABLE +#define __USART6_CLK_DISABLE __HAL_RCC_USART6_CLK_DISABLE +#define __USART6_FORCE_RESET __HAL_RCC_USART6_FORCE_RESET +#define __USART6_RELEASE_RESET __HAL_RCC_USART6_RELEASE_RESET +#define __USART6_CLK_SLEEP_ENABLE __HAL_RCC_USART6_CLK_SLEEP_ENABLE +#define __USART6_CLK_SLEEP_DISABLE __HAL_RCC_USART6_CLK_SLEEP_DISABLE +#define __SPI4_CLK_ENABLE __HAL_RCC_SPI4_CLK_ENABLE +#define __SPI4_CLK_DISABLE __HAL_RCC_SPI4_CLK_DISABLE +#define __SPI4_FORCE_RESET __HAL_RCC_SPI4_FORCE_RESET +#define __SPI4_RELEASE_RESET __HAL_RCC_SPI4_RELEASE_RESET +#define __SPI4_CLK_SLEEP_ENABLE __HAL_RCC_SPI4_CLK_SLEEP_ENABLE +#define __SPI4_CLK_SLEEP_DISABLE __HAL_RCC_SPI4_CLK_SLEEP_DISABLE +#define __GPIOI_CLK_ENABLE __HAL_RCC_GPIOI_CLK_ENABLE +#define __GPIOI_CLK_DISABLE __HAL_RCC_GPIOI_CLK_DISABLE +#define __GPIOI_FORCE_RESET __HAL_RCC_GPIOI_FORCE_RESET +#define __GPIOI_RELEASE_RESET __HAL_RCC_GPIOI_RELEASE_RESET +#define __GPIOI_CLK_SLEEP_ENABLE __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE +#define __GPIOI_CLK_SLEEP_DISABLE __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE +#define __GPIOJ_CLK_ENABLE __HAL_RCC_GPIOJ_CLK_ENABLE +#define __GPIOJ_CLK_DISABLE __HAL_RCC_GPIOJ_CLK_DISABLE +#define __GPIOJ_FORCE_RESET __HAL_RCC_GPIOJ_FORCE_RESET +#define __GPIOJ_RELEASE_RESET __HAL_RCC_GPIOJ_RELEASE_RESET +#define __GPIOJ_CLK_SLEEP_ENABLE __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE +#define __GPIOJ_CLK_SLEEP_DISABLE __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE +#define __GPIOK_CLK_ENABLE __HAL_RCC_GPIOK_CLK_ENABLE +#define __GPIOK_CLK_DISABLE __HAL_RCC_GPIOK_CLK_DISABLE +#define __GPIOK_RELEASE_RESET __HAL_RCC_GPIOK_RELEASE_RESET +#define __GPIOK_CLK_SLEEP_ENABLE __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE +#define __GPIOK_CLK_SLEEP_DISABLE __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE +#define __ETH_CLK_ENABLE __HAL_RCC_ETH_CLK_ENABLE +#define __ETH_CLK_DISABLE __HAL_RCC_ETH_CLK_DISABLE +#define __DCMI_CLK_ENABLE __HAL_RCC_DCMI_CLK_ENABLE +#define __DCMI_CLK_DISABLE __HAL_RCC_DCMI_CLK_DISABLE +#define __DCMI_FORCE_RESET __HAL_RCC_DCMI_FORCE_RESET +#define __DCMI_RELEASE_RESET __HAL_RCC_DCMI_RELEASE_RESET +#define __DCMI_CLK_SLEEP_ENABLE __HAL_RCC_DCMI_CLK_SLEEP_ENABLE +#define __DCMI_CLK_SLEEP_DISABLE __HAL_RCC_DCMI_CLK_SLEEP_DISABLE +#define __UART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE +#define __UART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE +#define __UART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET +#define __UART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET +#define __UART7_CLK_SLEEP_ENABLE __HAL_RCC_UART7_CLK_SLEEP_ENABLE +#define __UART7_CLK_SLEEP_DISABLE __HAL_RCC_UART7_CLK_SLEEP_DISABLE +#define __UART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE +#define __UART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE +#define __UART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET +#define __UART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET +#define __UART8_CLK_SLEEP_ENABLE __HAL_RCC_UART8_CLK_SLEEP_ENABLE +#define __UART8_CLK_SLEEP_DISABLE __HAL_RCC_UART8_CLK_SLEEP_DISABLE +#define __OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE +#define __OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE +#define __OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET +#define __OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET +#define __OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE +#define __OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE +#define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE +#define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE +#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED +#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED +#define __HAL_RCC_OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET +#define __HAL_RCC_OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET +#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE +#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE +#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED +#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED +#define __SRAM3_CLK_SLEEP_ENABLE __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE +#define __CAN2_CLK_SLEEP_ENABLE __HAL_RCC_CAN2_CLK_SLEEP_ENABLE +#define __CAN2_CLK_SLEEP_DISABLE __HAL_RCC_CAN2_CLK_SLEEP_DISABLE +#define __DAC_CLK_SLEEP_ENABLE __HAL_RCC_DAC_CLK_SLEEP_ENABLE +#define __DAC_CLK_SLEEP_DISABLE __HAL_RCC_DAC_CLK_SLEEP_DISABLE +#define __ADC2_CLK_SLEEP_ENABLE __HAL_RCC_ADC2_CLK_SLEEP_ENABLE +#define __ADC2_CLK_SLEEP_DISABLE __HAL_RCC_ADC2_CLK_SLEEP_DISABLE +#define __ADC3_CLK_SLEEP_ENABLE __HAL_RCC_ADC3_CLK_SLEEP_ENABLE +#define __ADC3_CLK_SLEEP_DISABLE __HAL_RCC_ADC3_CLK_SLEEP_DISABLE +#define __FSMC_FORCE_RESET __HAL_RCC_FSMC_FORCE_RESET +#define __FSMC_RELEASE_RESET __HAL_RCC_FSMC_RELEASE_RESET +#define __FSMC_CLK_SLEEP_ENABLE __HAL_RCC_FSMC_CLK_SLEEP_ENABLE +#define __FSMC_CLK_SLEEP_DISABLE __HAL_RCC_FSMC_CLK_SLEEP_DISABLE +#define __SDIO_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET +#define __SDIO_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET +#define __SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE +#define __SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE +#define __DMA2D_CLK_ENABLE __HAL_RCC_DMA2D_CLK_ENABLE +#define __DMA2D_CLK_DISABLE __HAL_RCC_DMA2D_CLK_DISABLE +#define __DMA2D_FORCE_RESET __HAL_RCC_DMA2D_FORCE_RESET +#define __DMA2D_RELEASE_RESET __HAL_RCC_DMA2D_RELEASE_RESET +#define __DMA2D_CLK_SLEEP_ENABLE __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE +#define __DMA2D_CLK_SLEEP_DISABLE __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE + +/* alias define maintained for legacy */ +#define __HAL_RCC_OTGFS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET +#define __HAL_RCC_OTGFS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET + +#define __ADC12_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLE +#define __ADC12_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLE +#define __ADC34_CLK_ENABLE __HAL_RCC_ADC34_CLK_ENABLE +#define __ADC34_CLK_DISABLE __HAL_RCC_ADC34_CLK_DISABLE +#define __DAC2_CLK_ENABLE __HAL_RCC_DAC2_CLK_ENABLE +#define __DAC2_CLK_DISABLE __HAL_RCC_DAC2_CLK_DISABLE +#define __TIM18_CLK_ENABLE __HAL_RCC_TIM18_CLK_ENABLE +#define __TIM18_CLK_DISABLE __HAL_RCC_TIM18_CLK_DISABLE +#define __TIM19_CLK_ENABLE __HAL_RCC_TIM19_CLK_ENABLE +#define __TIM19_CLK_DISABLE __HAL_RCC_TIM19_CLK_DISABLE +#define __TIM20_CLK_ENABLE __HAL_RCC_TIM20_CLK_ENABLE +#define __TIM20_CLK_DISABLE __HAL_RCC_TIM20_CLK_DISABLE +#define __HRTIM1_CLK_ENABLE __HAL_RCC_HRTIM1_CLK_ENABLE +#define __HRTIM1_CLK_DISABLE __HAL_RCC_HRTIM1_CLK_DISABLE +#define __SDADC1_CLK_ENABLE __HAL_RCC_SDADC1_CLK_ENABLE +#define __SDADC2_CLK_ENABLE __HAL_RCC_SDADC2_CLK_ENABLE +#define __SDADC3_CLK_ENABLE __HAL_RCC_SDADC3_CLK_ENABLE +#define __SDADC1_CLK_DISABLE __HAL_RCC_SDADC1_CLK_DISABLE +#define __SDADC2_CLK_DISABLE __HAL_RCC_SDADC2_CLK_DISABLE +#define __SDADC3_CLK_DISABLE __HAL_RCC_SDADC3_CLK_DISABLE + +#define __ADC12_FORCE_RESET __HAL_RCC_ADC12_FORCE_RESET +#define __ADC12_RELEASE_RESET __HAL_RCC_ADC12_RELEASE_RESET +#define __ADC34_FORCE_RESET __HAL_RCC_ADC34_FORCE_RESET +#define __ADC34_RELEASE_RESET __HAL_RCC_ADC34_RELEASE_RESET +#define __DAC2_FORCE_RESET __HAL_RCC_DAC2_FORCE_RESET +#define __DAC2_RELEASE_RESET __HAL_RCC_DAC2_RELEASE_RESET +#define __TIM18_FORCE_RESET __HAL_RCC_TIM18_FORCE_RESET +#define __TIM18_RELEASE_RESET __HAL_RCC_TIM18_RELEASE_RESET +#define __TIM19_FORCE_RESET __HAL_RCC_TIM19_FORCE_RESET +#define __TIM19_RELEASE_RESET __HAL_RCC_TIM19_RELEASE_RESET +#define __TIM20_FORCE_RESET __HAL_RCC_TIM20_FORCE_RESET +#define __TIM20_RELEASE_RESET __HAL_RCC_TIM20_RELEASE_RESET +#define __HRTIM1_FORCE_RESET __HAL_RCC_HRTIM1_FORCE_RESET +#define __HRTIM1_RELEASE_RESET __HAL_RCC_HRTIM1_RELEASE_RESET +#define __SDADC1_FORCE_RESET __HAL_RCC_SDADC1_FORCE_RESET +#define __SDADC2_FORCE_RESET __HAL_RCC_SDADC2_FORCE_RESET +#define __SDADC3_FORCE_RESET __HAL_RCC_SDADC3_FORCE_RESET +#define __SDADC1_RELEASE_RESET __HAL_RCC_SDADC1_RELEASE_RESET +#define __SDADC2_RELEASE_RESET __HAL_RCC_SDADC2_RELEASE_RESET +#define __SDADC3_RELEASE_RESET __HAL_RCC_SDADC3_RELEASE_RESET + +#define __ADC1_IS_CLK_ENABLED __HAL_RCC_ADC1_IS_CLK_ENABLED +#define __ADC1_IS_CLK_DISABLED __HAL_RCC_ADC1_IS_CLK_DISABLED +#define __ADC12_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLED +#define __ADC12_IS_CLK_DISABLED __HAL_RCC_ADC12_IS_CLK_DISABLED +#define __ADC34_IS_CLK_ENABLED __HAL_RCC_ADC34_IS_CLK_ENABLED +#define __ADC34_IS_CLK_DISABLED __HAL_RCC_ADC34_IS_CLK_DISABLED +#define __CEC_IS_CLK_ENABLED __HAL_RCC_CEC_IS_CLK_ENABLED +#define __CEC_IS_CLK_DISABLED __HAL_RCC_CEC_IS_CLK_DISABLED +#define __CRC_IS_CLK_ENABLED __HAL_RCC_CRC_IS_CLK_ENABLED +#define __CRC_IS_CLK_DISABLED __HAL_RCC_CRC_IS_CLK_DISABLED +#define __DAC1_IS_CLK_ENABLED __HAL_RCC_DAC1_IS_CLK_ENABLED +#define __DAC1_IS_CLK_DISABLED __HAL_RCC_DAC1_IS_CLK_DISABLED +#define __DAC2_IS_CLK_ENABLED __HAL_RCC_DAC2_IS_CLK_ENABLED +#define __DAC2_IS_CLK_DISABLED __HAL_RCC_DAC2_IS_CLK_DISABLED +#define __DMA1_IS_CLK_ENABLED __HAL_RCC_DMA1_IS_CLK_ENABLED +#define __DMA1_IS_CLK_DISABLED __HAL_RCC_DMA1_IS_CLK_DISABLED +#define __DMA2_IS_CLK_ENABLED __HAL_RCC_DMA2_IS_CLK_ENABLED +#define __DMA2_IS_CLK_DISABLED __HAL_RCC_DMA2_IS_CLK_DISABLED +#define __FLITF_IS_CLK_ENABLED __HAL_RCC_FLITF_IS_CLK_ENABLED +#define __FLITF_IS_CLK_DISABLED __HAL_RCC_FLITF_IS_CLK_DISABLED +#define __FMC_IS_CLK_ENABLED __HAL_RCC_FMC_IS_CLK_ENABLED +#define __FMC_IS_CLK_DISABLED __HAL_RCC_FMC_IS_CLK_DISABLED +#define __GPIOA_IS_CLK_ENABLED __HAL_RCC_GPIOA_IS_CLK_ENABLED +#define __GPIOA_IS_CLK_DISABLED __HAL_RCC_GPIOA_IS_CLK_DISABLED +#define __GPIOB_IS_CLK_ENABLED __HAL_RCC_GPIOB_IS_CLK_ENABLED +#define __GPIOB_IS_CLK_DISABLED __HAL_RCC_GPIOB_IS_CLK_DISABLED +#define __GPIOC_IS_CLK_ENABLED __HAL_RCC_GPIOC_IS_CLK_ENABLED +#define __GPIOC_IS_CLK_DISABLED __HAL_RCC_GPIOC_IS_CLK_DISABLED +#define __GPIOD_IS_CLK_ENABLED __HAL_RCC_GPIOD_IS_CLK_ENABLED +#define __GPIOD_IS_CLK_DISABLED __HAL_RCC_GPIOD_IS_CLK_DISABLED +#define __GPIOE_IS_CLK_ENABLED __HAL_RCC_GPIOE_IS_CLK_ENABLED +#define __GPIOE_IS_CLK_DISABLED __HAL_RCC_GPIOE_IS_CLK_DISABLED +#define __GPIOF_IS_CLK_ENABLED __HAL_RCC_GPIOF_IS_CLK_ENABLED +#define __GPIOF_IS_CLK_DISABLED __HAL_RCC_GPIOF_IS_CLK_DISABLED +#define __GPIOG_IS_CLK_ENABLED __HAL_RCC_GPIOG_IS_CLK_ENABLED +#define __GPIOG_IS_CLK_DISABLED __HAL_RCC_GPIOG_IS_CLK_DISABLED +#define __GPIOH_IS_CLK_ENABLED __HAL_RCC_GPIOH_IS_CLK_ENABLED +#define __GPIOH_IS_CLK_DISABLED __HAL_RCC_GPIOH_IS_CLK_DISABLED +#define __HRTIM1_IS_CLK_ENABLED __HAL_RCC_HRTIM1_IS_CLK_ENABLED +#define __HRTIM1_IS_CLK_DISABLED __HAL_RCC_HRTIM1_IS_CLK_DISABLED +#define __I2C1_IS_CLK_ENABLED __HAL_RCC_I2C1_IS_CLK_ENABLED +#define __I2C1_IS_CLK_DISABLED __HAL_RCC_I2C1_IS_CLK_DISABLED +#define __I2C2_IS_CLK_ENABLED __HAL_RCC_I2C2_IS_CLK_ENABLED +#define __I2C2_IS_CLK_DISABLED __HAL_RCC_I2C2_IS_CLK_DISABLED +#define __I2C3_IS_CLK_ENABLED __HAL_RCC_I2C3_IS_CLK_ENABLED +#define __I2C3_IS_CLK_DISABLED __HAL_RCC_I2C3_IS_CLK_DISABLED +#define __PWR_IS_CLK_ENABLED __HAL_RCC_PWR_IS_CLK_ENABLED +#define __PWR_IS_CLK_DISABLED __HAL_RCC_PWR_IS_CLK_DISABLED +#define __SYSCFG_IS_CLK_ENABLED __HAL_RCC_SYSCFG_IS_CLK_ENABLED +#define __SYSCFG_IS_CLK_DISABLED __HAL_RCC_SYSCFG_IS_CLK_DISABLED +#define __SPI1_IS_CLK_ENABLED __HAL_RCC_SPI1_IS_CLK_ENABLED +#define __SPI1_IS_CLK_DISABLED __HAL_RCC_SPI1_IS_CLK_DISABLED +#define __SPI2_IS_CLK_ENABLED __HAL_RCC_SPI2_IS_CLK_ENABLED +#define __SPI2_IS_CLK_DISABLED __HAL_RCC_SPI2_IS_CLK_DISABLED +#define __SPI3_IS_CLK_ENABLED __HAL_RCC_SPI3_IS_CLK_ENABLED +#define __SPI3_IS_CLK_DISABLED __HAL_RCC_SPI3_IS_CLK_DISABLED +#define __SPI4_IS_CLK_ENABLED __HAL_RCC_SPI4_IS_CLK_ENABLED +#define __SPI4_IS_CLK_DISABLED __HAL_RCC_SPI4_IS_CLK_DISABLED +#define __SDADC1_IS_CLK_ENABLED __HAL_RCC_SDADC1_IS_CLK_ENABLED +#define __SDADC1_IS_CLK_DISABLED __HAL_RCC_SDADC1_IS_CLK_DISABLED +#define __SDADC2_IS_CLK_ENABLED __HAL_RCC_SDADC2_IS_CLK_ENABLED +#define __SDADC2_IS_CLK_DISABLED __HAL_RCC_SDADC2_IS_CLK_DISABLED +#define __SDADC3_IS_CLK_ENABLED __HAL_RCC_SDADC3_IS_CLK_ENABLED +#define __SDADC3_IS_CLK_DISABLED __HAL_RCC_SDADC3_IS_CLK_DISABLED +#define __SRAM_IS_CLK_ENABLED __HAL_RCC_SRAM_IS_CLK_ENABLED +#define __SRAM_IS_CLK_DISABLED __HAL_RCC_SRAM_IS_CLK_DISABLED +#define __TIM1_IS_CLK_ENABLED __HAL_RCC_TIM1_IS_CLK_ENABLED +#define __TIM1_IS_CLK_DISABLED __HAL_RCC_TIM1_IS_CLK_DISABLED +#define __TIM2_IS_CLK_ENABLED __HAL_RCC_TIM2_IS_CLK_ENABLED +#define __TIM2_IS_CLK_DISABLED __HAL_RCC_TIM2_IS_CLK_DISABLED +#define __TIM3_IS_CLK_ENABLED __HAL_RCC_TIM3_IS_CLK_ENABLED +#define __TIM3_IS_CLK_DISABLED __HAL_RCC_TIM3_IS_CLK_DISABLED +#define __TIM4_IS_CLK_ENABLED __HAL_RCC_TIM4_IS_CLK_ENABLED +#define __TIM4_IS_CLK_DISABLED __HAL_RCC_TIM4_IS_CLK_DISABLED +#define __TIM5_IS_CLK_ENABLED __HAL_RCC_TIM5_IS_CLK_ENABLED +#define __TIM5_IS_CLK_DISABLED __HAL_RCC_TIM5_IS_CLK_DISABLED +#define __TIM6_IS_CLK_ENABLED __HAL_RCC_TIM6_IS_CLK_ENABLED +#define __TIM6_IS_CLK_DISABLED __HAL_RCC_TIM6_IS_CLK_DISABLED +#define __TIM7_IS_CLK_ENABLED __HAL_RCC_TIM7_IS_CLK_ENABLED +#define __TIM7_IS_CLK_DISABLED __HAL_RCC_TIM7_IS_CLK_DISABLED +#define __TIM8_IS_CLK_ENABLED __HAL_RCC_TIM8_IS_CLK_ENABLED +#define __TIM8_IS_CLK_DISABLED __HAL_RCC_TIM8_IS_CLK_DISABLED +#define __TIM12_IS_CLK_ENABLED __HAL_RCC_TIM12_IS_CLK_ENABLED +#define __TIM12_IS_CLK_DISABLED __HAL_RCC_TIM12_IS_CLK_DISABLED +#define __TIM13_IS_CLK_ENABLED __HAL_RCC_TIM13_IS_CLK_ENABLED +#define __TIM13_IS_CLK_DISABLED __HAL_RCC_TIM13_IS_CLK_DISABLED +#define __TIM14_IS_CLK_ENABLED __HAL_RCC_TIM14_IS_CLK_ENABLED +#define __TIM14_IS_CLK_DISABLED __HAL_RCC_TIM14_IS_CLK_DISABLED +#define __TIM15_IS_CLK_ENABLED __HAL_RCC_TIM15_IS_CLK_ENABLED +#define __TIM15_IS_CLK_DISABLED __HAL_RCC_TIM15_IS_CLK_DISABLED +#define __TIM16_IS_CLK_ENABLED __HAL_RCC_TIM16_IS_CLK_ENABLED +#define __TIM16_IS_CLK_DISABLED __HAL_RCC_TIM16_IS_CLK_DISABLED +#define __TIM17_IS_CLK_ENABLED __HAL_RCC_TIM17_IS_CLK_ENABLED +#define __TIM17_IS_CLK_DISABLED __HAL_RCC_TIM17_IS_CLK_DISABLED +#define __TIM18_IS_CLK_ENABLED __HAL_RCC_TIM18_IS_CLK_ENABLED +#define __TIM18_IS_CLK_DISABLED __HAL_RCC_TIM18_IS_CLK_DISABLED +#define __TIM19_IS_CLK_ENABLED __HAL_RCC_TIM19_IS_CLK_ENABLED +#define __TIM19_IS_CLK_DISABLED __HAL_RCC_TIM19_IS_CLK_DISABLED +#define __TIM20_IS_CLK_ENABLED __HAL_RCC_TIM20_IS_CLK_ENABLED +#define __TIM20_IS_CLK_DISABLED __HAL_RCC_TIM20_IS_CLK_DISABLED +#define __TSC_IS_CLK_ENABLED __HAL_RCC_TSC_IS_CLK_ENABLED +#define __TSC_IS_CLK_DISABLED __HAL_RCC_TSC_IS_CLK_DISABLED +#define __UART4_IS_CLK_ENABLED __HAL_RCC_UART4_IS_CLK_ENABLED +#define __UART4_IS_CLK_DISABLED __HAL_RCC_UART4_IS_CLK_DISABLED +#define __UART5_IS_CLK_ENABLED __HAL_RCC_UART5_IS_CLK_ENABLED +#define __UART5_IS_CLK_DISABLED __HAL_RCC_UART5_IS_CLK_DISABLED +#define __USART1_IS_CLK_ENABLED __HAL_RCC_USART1_IS_CLK_ENABLED +#define __USART1_IS_CLK_DISABLED __HAL_RCC_USART1_IS_CLK_DISABLED +#define __USART2_IS_CLK_ENABLED __HAL_RCC_USART2_IS_CLK_ENABLED +#define __USART2_IS_CLK_DISABLED __HAL_RCC_USART2_IS_CLK_DISABLED +#define __USART3_IS_CLK_ENABLED __HAL_RCC_USART3_IS_CLK_ENABLED +#define __USART3_IS_CLK_DISABLED __HAL_RCC_USART3_IS_CLK_DISABLED +#define __USB_IS_CLK_ENABLED __HAL_RCC_USB_IS_CLK_ENABLED +#define __USB_IS_CLK_DISABLED __HAL_RCC_USB_IS_CLK_DISABLED +#define __WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG_IS_CLK_ENABLED +#define __WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG_IS_CLK_DISABLED + +#if defined(STM32L1) +#define __HAL_RCC_CRYP_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE +#define __HAL_RCC_CRYP_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE +#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE +#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE +#define __HAL_RCC_CRYP_FORCE_RESET __HAL_RCC_AES_FORCE_RESET +#define __HAL_RCC_CRYP_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET +#endif /* STM32L1 */ + +#if defined(STM32F4) +#define __HAL_RCC_SDMMC1_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET +#define __HAL_RCC_SDMMC1_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET +#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE +#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE +#define __HAL_RCC_SDMMC1_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE +#define __HAL_RCC_SDMMC1_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE +#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED __HAL_RCC_SDIO_IS_CLK_ENABLED +#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED __HAL_RCC_SDIO_IS_CLK_DISABLED +#define Sdmmc1ClockSelection SdioClockSelection +#define RCC_PERIPHCLK_SDMMC1 RCC_PERIPHCLK_SDIO +#define RCC_SDMMC1CLKSOURCE_CLK48 RCC_SDIOCLKSOURCE_CK48 +#define RCC_SDMMC1CLKSOURCE_SYSCLK RCC_SDIOCLKSOURCE_SYSCLK +#define __HAL_RCC_SDMMC1_CONFIG __HAL_RCC_SDIO_CONFIG +#define __HAL_RCC_GET_SDMMC1_SOURCE __HAL_RCC_GET_SDIO_SOURCE +#endif + +#if defined(STM32F7) || defined(STM32L4) +#define __HAL_RCC_SDIO_FORCE_RESET __HAL_RCC_SDMMC1_FORCE_RESET +#define __HAL_RCC_SDIO_RELEASE_RESET __HAL_RCC_SDMMC1_RELEASE_RESET +#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE +#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE +#define __HAL_RCC_SDIO_CLK_ENABLE __HAL_RCC_SDMMC1_CLK_ENABLE +#define __HAL_RCC_SDIO_CLK_DISABLE __HAL_RCC_SDMMC1_CLK_DISABLE +#define __HAL_RCC_SDIO_IS_CLK_ENABLED __HAL_RCC_SDMMC1_IS_CLK_ENABLED +#define __HAL_RCC_SDIO_IS_CLK_DISABLED __HAL_RCC_SDMMC1_IS_CLK_DISABLED +#define SdioClockSelection Sdmmc1ClockSelection +#define RCC_PERIPHCLK_SDIO RCC_PERIPHCLK_SDMMC1 +#define __HAL_RCC_SDIO_CONFIG __HAL_RCC_SDMMC1_CONFIG +#define __HAL_RCC_GET_SDIO_SOURCE __HAL_RCC_GET_SDMMC1_SOURCE +#endif + +#if defined(STM32F7) +#define RCC_SDIOCLKSOURCE_CLK48 RCC_SDMMC1CLKSOURCE_CLK48 +#define RCC_SDIOCLKSOURCE_SYSCLK RCC_SDMMC1CLKSOURCE_SYSCLK +#endif + +#if defined(STM32H7) +#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE() __HAL_RCC_USB1_OTG_HS_CLK_ENABLE() +#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE() +#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE() __HAL_RCC_USB1_OTG_HS_CLK_DISABLE() +#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE() +#define __HAL_RCC_USB_OTG_HS_FORCE_RESET() __HAL_RCC_USB1_OTG_HS_FORCE_RESET() +#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET() __HAL_RCC_USB1_OTG_HS_RELEASE_RESET() +#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE() __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE() +#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE() +#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE() __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE() +#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE() + +#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE() __HAL_RCC_USB2_OTG_FS_CLK_ENABLE() +#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE() +#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() __HAL_RCC_USB2_OTG_FS_CLK_DISABLE() +#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE() +#define __HAL_RCC_USB_OTG_FS_FORCE_RESET() __HAL_RCC_USB2_OTG_FS_FORCE_RESET() +#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() __HAL_RCC_USB2_OTG_FS_RELEASE_RESET() +#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE() +#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE() +#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE() +#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE() +#endif + +#define __HAL_RCC_I2SCLK __HAL_RCC_I2S_CONFIG +#define __HAL_RCC_I2SCLK_CONFIG __HAL_RCC_I2S_CONFIG + +#define __RCC_PLLSRC RCC_GET_PLL_OSCSOURCE + +#define IS_RCC_MSIRANGE IS_RCC_MSI_CLOCK_RANGE +#define IS_RCC_RTCCLK_SOURCE IS_RCC_RTCCLKSOURCE +#define IS_RCC_SYSCLK_DIV IS_RCC_HCLK +#define IS_RCC_HCLK_DIV IS_RCC_PCLK +#define IS_RCC_PERIPHCLK IS_RCC_PERIPHCLOCK + +#define RCC_IT_HSI14 RCC_IT_HSI14RDY + +#define RCC_IT_CSSLSE RCC_IT_LSECSS +#define RCC_IT_CSSHSE RCC_IT_CSS + +#define RCC_PLLMUL_3 RCC_PLL_MUL3 +#define RCC_PLLMUL_4 RCC_PLL_MUL4 +#define RCC_PLLMUL_6 RCC_PLL_MUL6 +#define RCC_PLLMUL_8 RCC_PLL_MUL8 +#define RCC_PLLMUL_12 RCC_PLL_MUL12 +#define RCC_PLLMUL_16 RCC_PLL_MUL16 +#define RCC_PLLMUL_24 RCC_PLL_MUL24 +#define RCC_PLLMUL_32 RCC_PLL_MUL32 +#define RCC_PLLMUL_48 RCC_PLL_MUL48 + +#define RCC_PLLDIV_2 RCC_PLL_DIV2 +#define RCC_PLLDIV_3 RCC_PLL_DIV3 +#define RCC_PLLDIV_4 RCC_PLL_DIV4 + +#define IS_RCC_MCOSOURCE IS_RCC_MCO1SOURCE +#define __HAL_RCC_MCO_CONFIG __HAL_RCC_MCO1_CONFIG +#define RCC_MCO_NODIV RCC_MCODIV_1 +#define RCC_MCO_DIV1 RCC_MCODIV_1 +#define RCC_MCO_DIV2 RCC_MCODIV_2 +#define RCC_MCO_DIV4 RCC_MCODIV_4 +#define RCC_MCO_DIV8 RCC_MCODIV_8 +#define RCC_MCO_DIV16 RCC_MCODIV_16 +#define RCC_MCO_DIV32 RCC_MCODIV_32 +#define RCC_MCO_DIV64 RCC_MCODIV_64 +#define RCC_MCO_DIV128 RCC_MCODIV_128 +#define RCC_MCOSOURCE_NONE RCC_MCO1SOURCE_NOCLOCK +#define RCC_MCOSOURCE_LSI RCC_MCO1SOURCE_LSI +#define RCC_MCOSOURCE_LSE RCC_MCO1SOURCE_LSE +#define RCC_MCOSOURCE_SYSCLK RCC_MCO1SOURCE_SYSCLK +#define RCC_MCOSOURCE_HSI RCC_MCO1SOURCE_HSI +#define RCC_MCOSOURCE_HSI14 RCC_MCO1SOURCE_HSI14 +#define RCC_MCOSOURCE_HSI48 RCC_MCO1SOURCE_HSI48 +#define RCC_MCOSOURCE_HSE RCC_MCO1SOURCE_HSE +#define RCC_MCOSOURCE_PLLCLK_DIV1 RCC_MCO1SOURCE_PLLCLK +#define RCC_MCOSOURCE_PLLCLK_NODIV RCC_MCO1SOURCE_PLLCLK +#define RCC_MCOSOURCE_PLLCLK_DIV2 RCC_MCO1SOURCE_PLLCLK_DIV2 + +#if defined(STM32L4) || defined(STM32WB) || defined(STM32G0) || defined(STM32G4) || defined(STM32L5) || defined(STM32WL) || defined(STM32C0) +#define RCC_RTCCLKSOURCE_NO_CLK RCC_RTCCLKSOURCE_NONE +#else +#define RCC_RTCCLKSOURCE_NONE RCC_RTCCLKSOURCE_NO_CLK +#endif + +#define RCC_USBCLK_PLLSAI1 RCC_USBCLKSOURCE_PLLSAI1 +#define RCC_USBCLK_PLL RCC_USBCLKSOURCE_PLL +#define RCC_USBCLK_MSI RCC_USBCLKSOURCE_MSI +#define RCC_USBCLKSOURCE_PLLCLK RCC_USBCLKSOURCE_PLL +#define RCC_USBPLLCLK_DIV1 RCC_USBCLKSOURCE_PLL +#define RCC_USBPLLCLK_DIV1_5 RCC_USBCLKSOURCE_PLL_DIV1_5 +#define RCC_USBPLLCLK_DIV2 RCC_USBCLKSOURCE_PLL_DIV2 +#define RCC_USBPLLCLK_DIV3 RCC_USBCLKSOURCE_PLL_DIV3 + +#define HSION_BitNumber RCC_HSION_BIT_NUMBER +#define HSION_BITNUMBER RCC_HSION_BIT_NUMBER +#define HSEON_BitNumber RCC_HSEON_BIT_NUMBER +#define HSEON_BITNUMBER RCC_HSEON_BIT_NUMBER +#define MSION_BITNUMBER RCC_MSION_BIT_NUMBER +#define CSSON_BitNumber RCC_CSSON_BIT_NUMBER +#define CSSON_BITNUMBER RCC_CSSON_BIT_NUMBER +#define PLLON_BitNumber RCC_PLLON_BIT_NUMBER +#define PLLON_BITNUMBER RCC_PLLON_BIT_NUMBER +#define PLLI2SON_BitNumber RCC_PLLI2SON_BIT_NUMBER +#define I2SSRC_BitNumber RCC_I2SSRC_BIT_NUMBER +#define RTCEN_BitNumber RCC_RTCEN_BIT_NUMBER +#define RTCEN_BITNUMBER RCC_RTCEN_BIT_NUMBER +#define BDRST_BitNumber RCC_BDRST_BIT_NUMBER +#define BDRST_BITNUMBER RCC_BDRST_BIT_NUMBER +#define RTCRST_BITNUMBER RCC_RTCRST_BIT_NUMBER +#define LSION_BitNumber RCC_LSION_BIT_NUMBER +#define LSION_BITNUMBER RCC_LSION_BIT_NUMBER +#define LSEON_BitNumber RCC_LSEON_BIT_NUMBER +#define LSEON_BITNUMBER RCC_LSEON_BIT_NUMBER +#define LSEBYP_BITNUMBER RCC_LSEBYP_BIT_NUMBER +#define PLLSAION_BitNumber RCC_PLLSAION_BIT_NUMBER +#define TIMPRE_BitNumber RCC_TIMPRE_BIT_NUMBER +#define RMVF_BitNumber RCC_RMVF_BIT_NUMBER +#define RMVF_BITNUMBER RCC_RMVF_BIT_NUMBER +#define RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER +#define CR_BYTE2_ADDRESS RCC_CR_BYTE2_ADDRESS +#define CIR_BYTE1_ADDRESS RCC_CIR_BYTE1_ADDRESS +#define CIR_BYTE2_ADDRESS RCC_CIR_BYTE2_ADDRESS +#define BDCR_BYTE0_ADDRESS RCC_BDCR_BYTE0_ADDRESS +#define DBP_TIMEOUT_VALUE RCC_DBP_TIMEOUT_VALUE +#define LSE_TIMEOUT_VALUE RCC_LSE_TIMEOUT_VALUE + +#define CR_HSION_BB RCC_CR_HSION_BB +#define CR_CSSON_BB RCC_CR_CSSON_BB +#define CR_PLLON_BB RCC_CR_PLLON_BB +#define CR_PLLI2SON_BB RCC_CR_PLLI2SON_BB +#define CR_MSION_BB RCC_CR_MSION_BB +#define CSR_LSION_BB RCC_CSR_LSION_BB +#define CSR_LSEON_BB RCC_CSR_LSEON_BB +#define CSR_LSEBYP_BB RCC_CSR_LSEBYP_BB +#define CSR_RTCEN_BB RCC_CSR_RTCEN_BB +#define CSR_RTCRST_BB RCC_CSR_RTCRST_BB +#define CFGR_I2SSRC_BB RCC_CFGR_I2SSRC_BB +#define BDCR_RTCEN_BB RCC_BDCR_RTCEN_BB +#define BDCR_BDRST_BB RCC_BDCR_BDRST_BB +#define CR_HSEON_BB RCC_CR_HSEON_BB +#define CSR_RMVF_BB RCC_CSR_RMVF_BB +#define CR_PLLSAION_BB RCC_CR_PLLSAION_BB +#define DCKCFGR_TIMPRE_BB RCC_DCKCFGR_TIMPRE_BB + +#define __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE +#define __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE +#define __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE +#define __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE +#define __HAL_RCC_CRS_CALCULATE_RELOADVALUE __HAL_RCC_CRS_RELOADVALUE_CALCULATE + +#define __HAL_RCC_GET_IT_SOURCE __HAL_RCC_GET_IT + +#define RCC_CRS_SYNCWARM RCC_CRS_SYNCWARN +#define RCC_CRS_TRIMOV RCC_CRS_TRIMOVF + +#define RCC_PERIPHCLK_CK48 RCC_PERIPHCLK_CLK48 +#define RCC_CK48CLKSOURCE_PLLQ RCC_CLK48CLKSOURCE_PLLQ +#define RCC_CK48CLKSOURCE_PLLSAIP RCC_CLK48CLKSOURCE_PLLSAIP +#define RCC_CK48CLKSOURCE_PLLI2SQ RCC_CLK48CLKSOURCE_PLLI2SQ +#define IS_RCC_CK48CLKSOURCE IS_RCC_CLK48CLKSOURCE +#define RCC_SDIOCLKSOURCE_CK48 RCC_SDIOCLKSOURCE_CLK48 + +#define __HAL_RCC_DFSDM_CLK_ENABLE __HAL_RCC_DFSDM1_CLK_ENABLE +#define __HAL_RCC_DFSDM_CLK_DISABLE __HAL_RCC_DFSDM1_CLK_DISABLE +#define __HAL_RCC_DFSDM_IS_CLK_ENABLED __HAL_RCC_DFSDM1_IS_CLK_ENABLED +#define __HAL_RCC_DFSDM_IS_CLK_DISABLED __HAL_RCC_DFSDM1_IS_CLK_DISABLED +#define __HAL_RCC_DFSDM_FORCE_RESET __HAL_RCC_DFSDM1_FORCE_RESET +#define __HAL_RCC_DFSDM_RELEASE_RESET __HAL_RCC_DFSDM1_RELEASE_RESET +#define __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE +#define __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE +#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED +#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED +#define DfsdmClockSelection Dfsdm1ClockSelection +#define RCC_PERIPHCLK_DFSDM RCC_PERIPHCLK_DFSDM1 +#define RCC_DFSDMCLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2 +#define RCC_DFSDMCLKSOURCE_SYSCLK RCC_DFSDM1CLKSOURCE_SYSCLK +#define __HAL_RCC_DFSDM_CONFIG __HAL_RCC_DFSDM1_CONFIG +#define __HAL_RCC_GET_DFSDM_SOURCE __HAL_RCC_GET_DFSDM1_SOURCE +#define RCC_DFSDM1CLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2 +#define RCC_SWPMI1CLKSOURCE_PCLK RCC_SWPMI1CLKSOURCE_PCLK1 +#define RCC_LPTIM1CLKSOURCE_PCLK RCC_LPTIM1CLKSOURCE_PCLK1 +#define RCC_LPTIM2CLKSOURCE_PCLK RCC_LPTIM2CLKSOURCE_PCLK1 + +#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM1AUDIOCLKSOURCE_I2S1 +#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM1AUDIOCLKSOURCE_I2S2 +#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM2AUDIOCLKSOURCE_I2S1 +#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM2AUDIOCLKSOURCE_I2S2 +#define RCC_DFSDM1CLKSOURCE_APB2 RCC_DFSDM1CLKSOURCE_PCLK2 +#define RCC_DFSDM2CLKSOURCE_APB2 RCC_DFSDM2CLKSOURCE_PCLK2 +#define RCC_FMPI2C1CLKSOURCE_APB RCC_FMPI2C1CLKSOURCE_PCLK1 +#if defined(STM32U5) +#define MSIKPLLModeSEL RCC_MSIKPLL_MODE_SEL +#define MSISPLLModeSEL RCC_MSISPLL_MODE_SEL +#define __HAL_RCC_AHB21_CLK_DISABLE __HAL_RCC_AHB2_1_CLK_DISABLE +#define __HAL_RCC_AHB22_CLK_DISABLE __HAL_RCC_AHB2_2_CLK_DISABLE +#define __HAL_RCC_AHB1_CLK_Disable_Clear __HAL_RCC_AHB1_CLK_ENABLE +#define __HAL_RCC_AHB21_CLK_Disable_Clear __HAL_RCC_AHB2_1_CLK_ENABLE +#define __HAL_RCC_AHB22_CLK_Disable_Clear __HAL_RCC_AHB2_2_CLK_ENABLE +#define __HAL_RCC_AHB3_CLK_Disable_Clear __HAL_RCC_AHB3_CLK_ENABLE +#define __HAL_RCC_APB1_CLK_Disable_Clear __HAL_RCC_APB1_CLK_ENABLE +#define __HAL_RCC_APB2_CLK_Disable_Clear __HAL_RCC_APB2_CLK_ENABLE +#define __HAL_RCC_APB3_CLK_Disable_Clear __HAL_RCC_APB3_CLK_ENABLE +#define IS_RCC_MSIPLLModeSelection IS_RCC_MSIPLLMODE_SELECT +#define RCC_PERIPHCLK_CLK48 RCC_PERIPHCLK_ICLK +#define RCC_CLK48CLKSOURCE_HSI48 RCC_ICLK_CLKSOURCE_HSI48 +#define RCC_CLK48CLKSOURCE_PLL2 RCC_ICLK_CLKSOURCE_PLL2 +#define RCC_CLK48CLKSOURCE_PLL1 RCC_ICLK_CLKSOURCE_PLL1 +#define RCC_CLK48CLKSOURCE_MSIK RCC_ICLK_CLKSOURCE_MSIK +#define __HAL_RCC_ADC1_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLE +#define __HAL_RCC_ADC1_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLE +#define __HAL_RCC_ADC1_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLED +#define __HAL_RCC_ADC1_IS_CLK_DISABLED __HAL_RCC_ADC12_IS_CLK_DISABLED +#define __HAL_RCC_ADC1_FORCE_RESET __HAL_RCC_ADC12_FORCE_RESET +#define __HAL_RCC_ADC1_RELEASE_RESET __HAL_RCC_ADC12_RELEASE_RESET +#define __HAL_RCC_ADC1_CLK_SLEEP_ENABLE __HAL_RCC_ADC12_CLK_SLEEP_ENABLE +#define __HAL_RCC_ADC1_CLK_SLEEP_DISABLE __HAL_RCC_ADC12_CLK_SLEEP_DISABLE +#define __HAL_RCC_GET_CLK48_SOURCE __HAL_RCC_GET_ICLK_SOURCE +#define __HAL_RCC_PLLFRACN_ENABLE __HAL_RCC_PLL_FRACN_ENABLE +#define __HAL_RCC_PLLFRACN_DISABLE __HAL_RCC_PLL_FRACN_DISABLE +#define __HAL_RCC_PLLFRACN_CONFIG __HAL_RCC_PLL_FRACN_CONFIG +#define IS_RCC_PLLFRACN_VALUE IS_RCC_PLL_FRACN_VALUE +#endif /* STM32U5 */ + +/** + * @} + */ + +/** @defgroup HAL_RNG_Aliased_Macros HAL RNG Aliased Macros maintained for legacy purpose + * @{ + */ +#define HAL_RNG_ReadyCallback(__HANDLE__) HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit) + +/** + * @} + */ + +/** @defgroup HAL_RTC_Aliased_Macros HAL RTC Aliased Macros maintained for legacy purpose + * @{ + */ +#if defined (STM32G0) || defined (STM32L5) || defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L4P5xx)|| \ + defined (STM32L4Q5xx) || defined (STM32G4) || defined (STM32WL) || defined (STM32U5) || \ + defined (STM32C0) +#else +#define __HAL_RTC_CLEAR_FLAG __HAL_RTC_EXTI_CLEAR_FLAG +#endif +#define __HAL_RTC_DISABLE_IT __HAL_RTC_EXTI_DISABLE_IT +#define __HAL_RTC_ENABLE_IT __HAL_RTC_EXTI_ENABLE_IT + +#if defined (STM32F1) +#define __HAL_RTC_EXTI_CLEAR_FLAG(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() + +#define __HAL_RTC_EXTI_ENABLE_IT(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_ENABLE_IT() + +#define __HAL_RTC_EXTI_DISABLE_IT(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_DISABLE_IT() + +#define __HAL_RTC_EXTI_GET_FLAG(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_GET_FLAG() + +#define __HAL_RTC_EXTI_GENERATE_SWIT(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() +#else +#define __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG())) +#define __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT())) +#define __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT())) +#define __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG())) +#define __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT())) +#endif /* STM32F1 */ + +#define IS_ALARM IS_RTC_ALARM +#define IS_ALARM_MASK IS_RTC_ALARM_MASK +#define IS_TAMPER IS_RTC_TAMPER +#define IS_TAMPER_ERASE_MODE IS_RTC_TAMPER_ERASE_MODE +#define IS_TAMPER_FILTER IS_RTC_TAMPER_FILTER +#define IS_TAMPER_INTERRUPT IS_RTC_TAMPER_INTERRUPT +#define IS_TAMPER_MASKFLAG_STATE IS_RTC_TAMPER_MASKFLAG_STATE +#define IS_TAMPER_PRECHARGE_DURATION IS_RTC_TAMPER_PRECHARGE_DURATION +#define IS_TAMPER_PULLUP_STATE IS_RTC_TAMPER_PULLUP_STATE +#define IS_TAMPER_SAMPLING_FREQ IS_RTC_TAMPER_SAMPLING_FREQ +#define IS_TAMPER_TIMESTAMPONTAMPER_DETECTION IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION +#define IS_TAMPER_TRIGGER IS_RTC_TAMPER_TRIGGER +#define IS_WAKEUP_CLOCK IS_RTC_WAKEUP_CLOCK +#define IS_WAKEUP_COUNTER IS_RTC_WAKEUP_COUNTER + +#define __RTC_WRITEPROTECTION_ENABLE __HAL_RTC_WRITEPROTECTION_ENABLE +#define __RTC_WRITEPROTECTION_DISABLE __HAL_RTC_WRITEPROTECTION_DISABLE + +/** + * @} + */ + +/** @defgroup HAL_SD_Aliased_Macros HAL SD/MMC Aliased Macros maintained for legacy purpose + * @{ + */ + +#define SD_OCR_CID_CSD_OVERWRIETE SD_OCR_CID_CSD_OVERWRITE +#define SD_CMD_SD_APP_STAUS SD_CMD_SD_APP_STATUS + +#if !defined(STM32F1) && !defined(STM32F2) && !defined(STM32F4) && !defined(STM32L1) +#define eMMC_HIGH_VOLTAGE_RANGE EMMC_HIGH_VOLTAGE_RANGE +#define eMMC_DUAL_VOLTAGE_RANGE EMMC_DUAL_VOLTAGE_RANGE +#define eMMC_LOW_VOLTAGE_RANGE EMMC_LOW_VOLTAGE_RANGE + +#define SDMMC_NSpeed_CLK_DIV SDMMC_NSPEED_CLK_DIV +#define SDMMC_HSpeed_CLK_DIV SDMMC_HSPEED_CLK_DIV +#endif + +#if defined(STM32F4) || defined(STM32F2) +#define SD_SDMMC_DISABLED SD_SDIO_DISABLED +#define SD_SDMMC_FUNCTION_BUSY SD_SDIO_FUNCTION_BUSY +#define SD_SDMMC_FUNCTION_FAILED SD_SDIO_FUNCTION_FAILED +#define SD_SDMMC_UNKNOWN_FUNCTION SD_SDIO_UNKNOWN_FUNCTION +#define SD_CMD_SDMMC_SEN_OP_COND SD_CMD_SDIO_SEN_OP_COND +#define SD_CMD_SDMMC_RW_DIRECT SD_CMD_SDIO_RW_DIRECT +#define SD_CMD_SDMMC_RW_EXTENDED SD_CMD_SDIO_RW_EXTENDED +#define __HAL_SD_SDMMC_ENABLE __HAL_SD_SDIO_ENABLE +#define __HAL_SD_SDMMC_DISABLE __HAL_SD_SDIO_DISABLE +#define __HAL_SD_SDMMC_DMA_ENABLE __HAL_SD_SDIO_DMA_ENABLE +#define __HAL_SD_SDMMC_DMA_DISABLE __HAL_SD_SDIO_DMA_DISABL +#define __HAL_SD_SDMMC_ENABLE_IT __HAL_SD_SDIO_ENABLE_IT +#define __HAL_SD_SDMMC_DISABLE_IT __HAL_SD_SDIO_DISABLE_IT +#define __HAL_SD_SDMMC_GET_FLAG __HAL_SD_SDIO_GET_FLAG +#define __HAL_SD_SDMMC_CLEAR_FLAG __HAL_SD_SDIO_CLEAR_FLAG +#define __HAL_SD_SDMMC_GET_IT __HAL_SD_SDIO_GET_IT +#define __HAL_SD_SDMMC_CLEAR_IT __HAL_SD_SDIO_CLEAR_IT +#define SDMMC_STATIC_FLAGS SDIO_STATIC_FLAGS +#define SDMMC_CMD0TIMEOUT SDIO_CMD0TIMEOUT +#define SD_SDMMC_SEND_IF_COND SD_SDIO_SEND_IF_COND +/* alias CMSIS */ +#define SDMMC1_IRQn SDIO_IRQn +#define SDMMC1_IRQHandler SDIO_IRQHandler +#endif + +#if defined(STM32F7) || defined(STM32L4) +#define SD_SDIO_DISABLED SD_SDMMC_DISABLED +#define SD_SDIO_FUNCTION_BUSY SD_SDMMC_FUNCTION_BUSY +#define SD_SDIO_FUNCTION_FAILED SD_SDMMC_FUNCTION_FAILED +#define SD_SDIO_UNKNOWN_FUNCTION SD_SDMMC_UNKNOWN_FUNCTION +#define SD_CMD_SDIO_SEN_OP_COND SD_CMD_SDMMC_SEN_OP_COND +#define SD_CMD_SDIO_RW_DIRECT SD_CMD_SDMMC_RW_DIRECT +#define SD_CMD_SDIO_RW_EXTENDED SD_CMD_SDMMC_RW_EXTENDED +#define __HAL_SD_SDIO_ENABLE __HAL_SD_SDMMC_ENABLE +#define __HAL_SD_SDIO_DISABLE __HAL_SD_SDMMC_DISABLE +#define __HAL_SD_SDIO_DMA_ENABLE __HAL_SD_SDMMC_DMA_ENABLE +#define __HAL_SD_SDIO_DMA_DISABL __HAL_SD_SDMMC_DMA_DISABLE +#define __HAL_SD_SDIO_ENABLE_IT __HAL_SD_SDMMC_ENABLE_IT +#define __HAL_SD_SDIO_DISABLE_IT __HAL_SD_SDMMC_DISABLE_IT +#define __HAL_SD_SDIO_GET_FLAG __HAL_SD_SDMMC_GET_FLAG +#define __HAL_SD_SDIO_CLEAR_FLAG __HAL_SD_SDMMC_CLEAR_FLAG +#define __HAL_SD_SDIO_GET_IT __HAL_SD_SDMMC_GET_IT +#define __HAL_SD_SDIO_CLEAR_IT __HAL_SD_SDMMC_CLEAR_IT +#define SDIO_STATIC_FLAGS SDMMC_STATIC_FLAGS +#define SDIO_CMD0TIMEOUT SDMMC_CMD0TIMEOUT +#define SD_SDIO_SEND_IF_COND SD_SDMMC_SEND_IF_COND +/* alias CMSIS for compatibilities */ +#define SDIO_IRQn SDMMC1_IRQn +#define SDIO_IRQHandler SDMMC1_IRQHandler +#endif + +#if defined(STM32F7) || defined(STM32F4) || defined(STM32F2) || defined(STM32L4) || defined(STM32H7) +#define HAL_SD_CardCIDTypedef HAL_SD_CardCIDTypeDef +#define HAL_SD_CardCSDTypedef HAL_SD_CardCSDTypeDef +#define HAL_SD_CardStatusTypedef HAL_SD_CardStatusTypeDef +#define HAL_SD_CardStateTypedef HAL_SD_CardStateTypeDef +#endif + +#if defined(STM32H7) || defined(STM32L5) +#define HAL_MMCEx_Read_DMADoubleBuffer0CpltCallback HAL_MMCEx_Read_DMADoubleBuf0CpltCallback +#define HAL_MMCEx_Read_DMADoubleBuffer1CpltCallback HAL_MMCEx_Read_DMADoubleBuf1CpltCallback +#define HAL_MMCEx_Write_DMADoubleBuffer0CpltCallback HAL_MMCEx_Write_DMADoubleBuf0CpltCallback +#define HAL_MMCEx_Write_DMADoubleBuffer1CpltCallback HAL_MMCEx_Write_DMADoubleBuf1CpltCallback +#define HAL_SDEx_Read_DMADoubleBuffer0CpltCallback HAL_SDEx_Read_DMADoubleBuf0CpltCallback +#define HAL_SDEx_Read_DMADoubleBuffer1CpltCallback HAL_SDEx_Read_DMADoubleBuf1CpltCallback +#define HAL_SDEx_Write_DMADoubleBuffer0CpltCallback HAL_SDEx_Write_DMADoubleBuf0CpltCallback +#define HAL_SDEx_Write_DMADoubleBuffer1CpltCallback HAL_SDEx_Write_DMADoubleBuf1CpltCallback +#define HAL_SD_DriveTransciver_1_8V_Callback HAL_SD_DriveTransceiver_1_8V_Callback +#endif +/** + * @} + */ + +/** @defgroup HAL_SMARTCARD_Aliased_Macros HAL SMARTCARD Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __SMARTCARD_ENABLE_IT __HAL_SMARTCARD_ENABLE_IT +#define __SMARTCARD_DISABLE_IT __HAL_SMARTCARD_DISABLE_IT +#define __SMARTCARD_ENABLE __HAL_SMARTCARD_ENABLE +#define __SMARTCARD_DISABLE __HAL_SMARTCARD_DISABLE +#define __SMARTCARD_DMA_REQUEST_ENABLE __HAL_SMARTCARD_DMA_REQUEST_ENABLE +#define __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE + +#define __HAL_SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE +#define __SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE + +#define IS_SMARTCARD_ONEBIT_SAMPLING IS_SMARTCARD_ONE_BIT_SAMPLE + +/** + * @} + */ + +/** @defgroup HAL_SMBUS_Aliased_Macros HAL SMBUS Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_SMBUS_RESET_CR1 SMBUS_RESET_CR1 +#define __HAL_SMBUS_RESET_CR2 SMBUS_RESET_CR2 +#define __HAL_SMBUS_GENERATE_START SMBUS_GENERATE_START +#define __HAL_SMBUS_GET_ADDR_MATCH SMBUS_GET_ADDR_MATCH +#define __HAL_SMBUS_GET_DIR SMBUS_GET_DIR +#define __HAL_SMBUS_GET_STOP_MODE SMBUS_GET_STOP_MODE +#define __HAL_SMBUS_GET_PEC_MODE SMBUS_GET_PEC_MODE +#define __HAL_SMBUS_GET_ALERT_ENABLED SMBUS_GET_ALERT_ENABLED +/** + * @} + */ + +/** @defgroup HAL_SPI_Aliased_Macros HAL SPI Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_SPI_1LINE_TX SPI_1LINE_TX +#define __HAL_SPI_1LINE_RX SPI_1LINE_RX +#define __HAL_SPI_RESET_CRC SPI_RESET_CRC + +/** + * @} + */ + +/** @defgroup HAL_UART_Aliased_Macros HAL UART Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE +#define __HAL_UART_MASK_COMPUTATION UART_MASK_COMPUTATION +#define __UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE +#define __UART_MASK_COMPUTATION UART_MASK_COMPUTATION + +#define IS_UART_WAKEUPMETHODE IS_UART_WAKEUPMETHOD + +#define IS_UART_ONEBIT_SAMPLE IS_UART_ONE_BIT_SAMPLE +#define IS_UART_ONEBIT_SAMPLING IS_UART_ONE_BIT_SAMPLE + +/** + * @} + */ + + +/** @defgroup HAL_USART_Aliased_Macros HAL USART Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __USART_ENABLE_IT __HAL_USART_ENABLE_IT +#define __USART_DISABLE_IT __HAL_USART_DISABLE_IT +#define __USART_ENABLE __HAL_USART_ENABLE +#define __USART_DISABLE __HAL_USART_DISABLE + +#define __HAL_USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE +#define __USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE + +#if defined(STM32F0) || defined(STM32F3) || defined(STM32F7) +#define USART_OVERSAMPLING_16 0x00000000U +#define USART_OVERSAMPLING_8 USART_CR1_OVER8 + +#define IS_USART_OVERSAMPLING(__SAMPLING__) (((__SAMPLING__) == USART_OVERSAMPLING_16) || \ + ((__SAMPLING__) == USART_OVERSAMPLING_8)) +#endif /* STM32F0 || STM32F3 || STM32F7 */ +/** + * @} + */ + +/** @defgroup HAL_USB_Aliased_Macros HAL USB Aliased Macros maintained for legacy purpose + * @{ + */ +#define USB_EXTI_LINE_WAKEUP USB_WAKEUP_EXTI_LINE + +#define USB_FS_EXTI_TRIGGER_RISING_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE +#define USB_FS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE +#define USB_FS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE +#define USB_FS_EXTI_LINE_WAKEUP USB_OTG_FS_WAKEUP_EXTI_LINE + +#define USB_HS_EXTI_TRIGGER_RISING_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE +#define USB_HS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE +#define USB_HS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE +#define USB_HS_EXTI_LINE_WAKEUP USB_OTG_HS_WAKEUP_EXTI_LINE + +#define __HAL_USB_EXTI_ENABLE_IT __HAL_USB_WAKEUP_EXTI_ENABLE_IT +#define __HAL_USB_EXTI_DISABLE_IT __HAL_USB_WAKEUP_EXTI_DISABLE_IT +#define __HAL_USB_EXTI_GET_FLAG __HAL_USB_WAKEUP_EXTI_GET_FLAG +#define __HAL_USB_EXTI_CLEAR_FLAG __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG +#define __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE +#define __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE +#define __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE + +#define __HAL_USB_FS_EXTI_ENABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT +#define __HAL_USB_FS_EXTI_DISABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT +#define __HAL_USB_FS_EXTI_GET_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG +#define __HAL_USB_FS_EXTI_CLEAR_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG +#define __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE +#define __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE +#define __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE +#define __HAL_USB_FS_EXTI_GENERATE_SWIT __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT + +#define __HAL_USB_HS_EXTI_ENABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT +#define __HAL_USB_HS_EXTI_DISABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT +#define __HAL_USB_HS_EXTI_GET_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG +#define __HAL_USB_HS_EXTI_CLEAR_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG +#define __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE +#define __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE +#define __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE +#define __HAL_USB_HS_EXTI_GENERATE_SWIT __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT + +#define HAL_PCD_ActiveRemoteWakeup HAL_PCD_ActivateRemoteWakeup +#define HAL_PCD_DeActiveRemoteWakeup HAL_PCD_DeActivateRemoteWakeup + +#define HAL_PCD_SetTxFiFo HAL_PCDEx_SetTxFiFo +#define HAL_PCD_SetRxFiFo HAL_PCDEx_SetRxFiFo +/** + * @} + */ + +/** @defgroup HAL_TIM_Aliased_Macros HAL TIM Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_TIM_SetICPrescalerValue TIM_SET_ICPRESCALERVALUE +#define __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE + +#define TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE +#define TIM_GET_CLEAR_IT __HAL_TIM_CLEAR_IT + +#define __HAL_TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE + +#define __HAL_TIM_DIRECTION_STATUS __HAL_TIM_IS_TIM_COUNTING_DOWN +#define __HAL_TIM_PRESCALER __HAL_TIM_SET_PRESCALER +#define __HAL_TIM_SetCounter __HAL_TIM_SET_COUNTER +#define __HAL_TIM_GetCounter __HAL_TIM_GET_COUNTER +#define __HAL_TIM_SetAutoreload __HAL_TIM_SET_AUTORELOAD +#define __HAL_TIM_GetAutoreload __HAL_TIM_GET_AUTORELOAD +#define __HAL_TIM_SetClockDivision __HAL_TIM_SET_CLOCKDIVISION +#define __HAL_TIM_GetClockDivision __HAL_TIM_GET_CLOCKDIVISION +#define __HAL_TIM_SetICPrescaler __HAL_TIM_SET_ICPRESCALER +#define __HAL_TIM_GetICPrescaler __HAL_TIM_GET_ICPRESCALER +#define __HAL_TIM_SetCompare __HAL_TIM_SET_COMPARE +#define __HAL_TIM_GetCompare __HAL_TIM_GET_COMPARE + +#define TIM_BREAKINPUTSOURCE_DFSDM TIM_BREAKINPUTSOURCE_DFSDM1 +/** + * @} + */ + +/** @defgroup HAL_ETH_Aliased_Macros HAL ETH Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_ETH_EXTI_ENABLE_IT __HAL_ETH_WAKEUP_EXTI_ENABLE_IT +#define __HAL_ETH_EXTI_DISABLE_IT __HAL_ETH_WAKEUP_EXTI_DISABLE_IT +#define __HAL_ETH_EXTI_GET_FLAG __HAL_ETH_WAKEUP_EXTI_GET_FLAG +#define __HAL_ETH_EXTI_CLEAR_FLAG __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG +#define __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER +#define __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER +#define __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER + +#define ETH_PROMISCIOUSMODE_ENABLE ETH_PROMISCUOUS_MODE_ENABLE +#define ETH_PROMISCIOUSMODE_DISABLE ETH_PROMISCUOUS_MODE_DISABLE +#define IS_ETH_PROMISCIOUS_MODE IS_ETH_PROMISCUOUS_MODE +/** + * @} + */ + +/** @defgroup HAL_LTDC_Aliased_Macros HAL LTDC Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_LTDC_LAYER LTDC_LAYER +#define __HAL_LTDC_RELOAD_CONFIG __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG +/** + * @} + */ + +/** @defgroup HAL_SAI_Aliased_Macros HAL SAI Aliased Macros maintained for legacy purpose + * @{ + */ +#define SAI_OUTPUTDRIVE_DISABLED SAI_OUTPUTDRIVE_DISABLE +#define SAI_OUTPUTDRIVE_ENABLED SAI_OUTPUTDRIVE_ENABLE +#define SAI_MASTERDIVIDER_ENABLED SAI_MASTERDIVIDER_ENABLE +#define SAI_MASTERDIVIDER_DISABLED SAI_MASTERDIVIDER_DISABLE +#define SAI_STREOMODE SAI_STEREOMODE +#define SAI_FIFOStatus_Empty SAI_FIFOSTATUS_EMPTY +#define SAI_FIFOStatus_Less1QuarterFull SAI_FIFOSTATUS_LESS1QUARTERFULL +#define SAI_FIFOStatus_1QuarterFull SAI_FIFOSTATUS_1QUARTERFULL +#define SAI_FIFOStatus_HalfFull SAI_FIFOSTATUS_HALFFULL +#define SAI_FIFOStatus_3QuartersFull SAI_FIFOSTATUS_3QUARTERFULL +#define SAI_FIFOStatus_Full SAI_FIFOSTATUS_FULL +#define IS_SAI_BLOCK_MONO_STREO_MODE IS_SAI_BLOCK_MONO_STEREO_MODE +#define SAI_SYNCHRONOUS_EXT SAI_SYNCHRONOUS_EXT_SAI1 +#define SAI_SYNCEXT_IN_ENABLE SAI_SYNCEXT_OUTBLOCKA_ENABLE +/** + * @} + */ + +/** @defgroup HAL_SPDIFRX_Aliased_Macros HAL SPDIFRX Aliased Macros maintained for legacy purpose + * @{ + */ +#if defined(STM32H7) +#define HAL_SPDIFRX_ReceiveControlFlow HAL_SPDIFRX_ReceiveCtrlFlow +#define HAL_SPDIFRX_ReceiveControlFlow_IT HAL_SPDIFRX_ReceiveCtrlFlow_IT +#define HAL_SPDIFRX_ReceiveControlFlow_DMA HAL_SPDIFRX_ReceiveCtrlFlow_DMA +#endif +/** + * @} + */ + +/** @defgroup HAL_HRTIM_Aliased_Functions HAL HRTIM Aliased Functions maintained for legacy purpose + * @{ + */ +#if defined (STM32H7) || defined (STM32G4) || defined (STM32F3) +#define HAL_HRTIM_WaveformCounterStart_IT HAL_HRTIM_WaveformCountStart_IT +#define HAL_HRTIM_WaveformCounterStart_DMA HAL_HRTIM_WaveformCountStart_DMA +#define HAL_HRTIM_WaveformCounterStart HAL_HRTIM_WaveformCountStart +#define HAL_HRTIM_WaveformCounterStop_IT HAL_HRTIM_WaveformCountStop_IT +#define HAL_HRTIM_WaveformCounterStop_DMA HAL_HRTIM_WaveformCountStop_DMA +#define HAL_HRTIM_WaveformCounterStop HAL_HRTIM_WaveformCountStop +#endif +/** + * @} + */ + +/** @defgroup HAL_QSPI_Aliased_Macros HAL QSPI Aliased Macros maintained for legacy purpose + * @{ + */ +#if defined (STM32L4) || defined (STM32F4) || defined (STM32F7) || defined(STM32H7) +#define HAL_QPSI_TIMEOUT_DEFAULT_VALUE HAL_QSPI_TIMEOUT_DEFAULT_VALUE +#endif /* STM32L4 || STM32F4 || STM32F7 */ +/** + * @} + */ + +/** @defgroup HAL_Generic_Aliased_Macros HAL Generic Aliased Macros maintained for legacy purpose + * @{ + */ +#if defined (STM32F7) +#define ART_ACCLERATOR_ENABLE ART_ACCELERATOR_ENABLE +#endif /* STM32F7 */ +/** + * @} + */ + +/** @defgroup HAL_PPP_Aliased_Macros HAL PPP Aliased Macros maintained for legacy purpose + * @{ + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32_HAL_LEGACY */ + + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32_assert_template.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32_assert_template.h new file mode 100644 index 0000000..6627819 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32_assert_template.h @@ -0,0 +1,56 @@ +/** + ****************************************************************************** + * @file stm32_assert.h + * @author MCD Application Team + * @brief STM32 assert template file. + * This file should be copied to the application folder and renamed + * to stm32_assert.h. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32_ASSERT_H +#define STM32_ASSERT_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Includes ------------------------------------------------------------------*/ +/* Exported macro ------------------------------------------------------------*/ +#ifdef USE_FULL_ASSERT +/** + * @brief The assert_param macro is used for functions parameters check. + * @param expr: If expr is false, it calls assert_failed function + * which reports the name of the source file and the source + * line number of the call that failed. + * If expr is true, it returns no value. + * @retval None + */ +#define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__)) +/* Exported functions ------------------------------------------------------- */ +void assert_failed(uint8_t *file, uint32_t line); +#else +#define assert_param(expr) ((void)0U) +#endif /* USE_FULL_ASSERT */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32_ASSERT_H */ + + + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal.h new file mode 100644 index 0000000..1f855e2 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal.h @@ -0,0 +1,838 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal.h + * @author MCD Application Team + * @brief This file contains all the functions prototypes for the HAL + * module driver. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_H +#define STM32G0xx_HAL_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_conf.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @defgroup HAL HAL + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup HAL_TICK_FREQ Tick Frequency + * @{ + */ +typedef enum +{ + HAL_TICK_FREQ_10HZ = 100U, + HAL_TICK_FREQ_100HZ = 10U, + HAL_TICK_FREQ_1KHZ = 1U, + HAL_TICK_FREQ_DEFAULT = HAL_TICK_FREQ_1KHZ +} HAL_TickFreqTypeDef; +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup HAL_Exported_Constants HAL Exported Constants + * @{ + */ + +/** @defgroup SYSCFG_Exported_Constants SYSCFG Exported Constants + * @{ + */ + +/** @defgroup SYSCFG_BootMode Boot Mode + * @{ + */ +#define SYSCFG_BOOT_MAINFLASH 0x00000000U /*!< Main Flash memory mapped at 0x0000 0000 */ +#define SYSCFG_BOOT_SYSTEMFLASH SYSCFG_CFGR1_MEM_MODE_0 /*!< System Flash memory mapped at 0x0000 0000 */ +#define SYSCFG_BOOT_SRAM (SYSCFG_CFGR1_MEM_MODE_1 | SYSCFG_CFGR1_MEM_MODE_0) /*!< Embedded SRAM mapped at 0x0000 0000 */ + +/** + * @} + */ + +/** @defgroup SYSCFG_Break Break + * @{ + */ +#define SYSCFG_BREAK_SP SYSCFG_CFGR2_SPL /*!< Enables and locks the SRAM Parity error signal with Break Input of TIM1/15/16/17 */ +#if defined(SYSCFG_CFGR2_PVDL) +#define SYSCFG_BREAK_PVD SYSCFG_CFGR2_PVDL /*!< Enables and locks the PVD connection with TIM1/15/16/17 Break Input and also the PVDE and PLS bits of the Power Control Interface */ +#endif /* SYSCFG_CFGR2_PVDL */ +#define SYSCFG_BREAK_LOCKUP SYSCFG_CFGR2_CLL /*!< Enables and locks the LOCKUP output of CortexM0+ with Break Input of TIM1/15/16/17 */ +#define SYSCFG_BREAK_ECC SYSCFG_CFGR2_ECCL /*!< Enables and locks the ECC of CortexM0+ with Break Input of TIM1/15/16/17 */ +/** + * @} + */ + +#if defined(SYSCFG_CDEN_SUPPORT) +/** @defgroup SYSCFG_ClampingDiode Clamping Diode + * @{ + */ +#define SYSCFG_CDEN_PA1 SYSCFG_CFGR2_PA1_CDEN /*!< Enables Clamping Diode on PA1 */ +#define SYSCFG_CDEN_PA3 SYSCFG_CFGR2_PA3_CDEN /*!< Enables Clamping Diode on PA3 */ +#define SYSCFG_CDEN_PA5 SYSCFG_CFGR2_PA5_CDEN /*!< Enables Clamping Diode on PA5 */ +#define SYSCFG_CDEN_PA6 SYSCFG_CFGR2_PA6_CDEN /*!< Enables Clamping Diode on PA6 */ +#define SYSCFG_CDEN_PA13 SYSCFG_CFGR2_PA13_CDEN /*!< Enables Clamping Diode on PA13 */ +#define SYSCFG_CDEN_PB0 SYSCFG_CFGR2_PB0_CDEN /*!< Enables Clamping Diode on PB0 */ +#define SYSCFG_CDEN_PB1 SYSCFG_CFGR2_PB1_CDEN /*!< Enables Clamping Diode on PB1 */ +#define SYSCFG_CDEN_PB2 SYSCFG_CFGR2_PB2_CDEN /*!< Enables Clamping Diode on PB2 */ + +/** + * @} + */ +#endif /* SYSCFG_CDEN_SUPPORT */ + +/** @defgroup HAL_Pin_remapping Pin remapping + * @{ + */ +/* Only available on cut2.0 */ +#define SYSCFG_REMAP_PA11 SYSCFG_CFGR1_PA11_RMP /*!< PA11 pad behaves digitally as PA9 GPIO pin */ +#define SYSCFG_REMAP_PA12 SYSCFG_CFGR1_PA12_RMP /*!< PA12 pad behaves digitally as PA10 GPIO pin */ +/** + * @} + */ + +/** @defgroup HAL_IR_ENV_SEL IR Modulation Envelope signal selection + * @{ + */ +#define HAL_SYSCFG_IRDA_ENV_SEL_TIM16 (SYSCFG_CFGR1_IR_MOD_0 & SYSCFG_CFGR1_IR_MOD_1) /*!< 00: Timer16 is selected as IR Modulation envelope source */ +#define HAL_SYSCFG_IRDA_ENV_SEL_USART1 (SYSCFG_CFGR1_IR_MOD_0) /*!< 01: USART1 is selected as IR Modulation envelope source */ +#if defined(USART4) +#define HAL_SYSCFG_IRDA_ENV_SEL_USART4 (SYSCFG_CFGR1_IR_MOD_1) /*!< 10: USART4 is selected as IR Modulation envelope source */ +#else +#define HAL_SYSCFG_IRDA_ENV_SEL_USART2 (SYSCFG_CFGR1_IR_MOD_1) /*!< 10: USART2 is selected as IR Modulation envelope source */ +#endif /* USART4 */ + +/** + * @} + */ + +/** @defgroup HAL_IR_POL_SEL IR output polarity selection + * @{ + */ +#define HAL_SYSCFG_IRDA_POLARITY_NOT_INVERTED 0x00000000U /*!< 00: IR output polarity not inverted */ +#define HAL_SYSCFG_IRDA_POLARITY_INVERTED SYSCFG_CFGR1_IR_POL /*!< 01: IR output polarity inverted */ + +/** + * @} + */ + +#if defined(VREFBUF) +/** @defgroup SYSCFG_VREFBUF_VoltageScale VREFBUF Voltage Scale + * @{ + */ +#define SYSCFG_VREFBUF_VOLTAGE_SCALE0 0x00000000U /*!< Voltage reference scale 0: VREF_OUT1 around 2.048 V. + This requires VDDA equal to or higher than 2.4 V. */ +#define SYSCFG_VREFBUF_VOLTAGE_SCALE1 VREFBUF_CSR_VRS /*!< Voltage reference scale 1: VREF_OUT1 around 2.5 V. + This requires VDDA equal to or higher than 2.8 V. */ + +/** + * @} + */ + +/** @defgroup SYSCFG_VREFBUF_HighImpedance VREFBUF High Impedance + * @{ + */ +#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE 0x00000000U /*!< VREF_plus pin is internally connected to Voltage reference buffer output */ +#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE VREFBUF_CSR_HIZ /*!< VREF_plus pin is high impedance */ + +/** + * @} + */ +#endif /* VREFBUF */ + +/** @defgroup SYSCFG_FastModePlus_GPIO Fast mode Plus on GPIO + * @{ + */ + +/** @brief Fast mode Plus driving capability on a specific GPIO + */ +#define SYSCFG_FASTMODEPLUS_PB6 SYSCFG_CFGR1_I2C_PB6_FMP /*!< Enable Fast mode Plus on PB6 */ +#define SYSCFG_FASTMODEPLUS_PB7 SYSCFG_CFGR1_I2C_PB7_FMP /*!< Enable Fast mode Plus on PB7 */ +#define SYSCFG_FASTMODEPLUS_PB8 SYSCFG_CFGR1_I2C_PB8_FMP /*!< Enable Fast mode Plus on PB8 */ +#define SYSCFG_FASTMODEPLUS_PB9 SYSCFG_CFGR1_I2C_PB9_FMP /*!< Enable Fast mode Plus on PB9 */ +#define SYSCFG_FASTMODEPLUS_PA9 SYSCFG_CFGR1_I2C_PA9_FMP /*!< Enable Fast mode Plus on PA9 */ +#define SYSCFG_FASTMODEPLUS_PA10 SYSCFG_CFGR1_I2C_PA10_FMP /*!< Enable Fast mode Plus on PA10 */ + +/** + * @} + */ + +/** @defgroup SYSCFG_FastModePlus_I2Cx Fast mode Plus driving capability activation for I2Cx + * @{ + */ + +/** @brief Fast mode Plus driving capability on a specific GPIO + */ +#define SYSCFG_FASTMODEPLUS_I2C1 SYSCFG_CFGR1_I2C1_FMP /*!< Enable Fast mode Plus on I2C1 */ +#define SYSCFG_FASTMODEPLUS_I2C2 SYSCFG_CFGR1_I2C2_FMP /*!< Enable Fast mode Plus on I2C2 */ +#if defined (I2C3) +#define SYSCFG_FASTMODEPLUS_I2C3 SYSCFG_CFGR1_I2C3_FMP /*!< Enable Fast mode Plus on I2C3 */ +#endif /* I2C3 */ + +/** + * @} + */ +#if defined (SYSCFG_CFGR1_UCPD1_STROBE) || defined (SYSCFG_CFGR1_UCPD2_STROBE) +/** @defgroup SYSCFG_UCPDx_STROBE SYSCFG Dead Battery feature configuration + * @{ + */ +#define SYSCFG_UCPD1_STROBE SYSCFG_CFGR1_UCPD1_STROBE /*!< UCPD1 Dead battery sw configuration */ +#define SYSCFG_UCPD2_STROBE SYSCFG_CFGR1_UCPD2_STROBE /*!< UCPD2 Dead battery sw configuration */ +/** + * @} + */ +#endif /* SYSCFG_CFGR1_UCPD1_STROBE) || SYSCFG_CFGR1_UCPD2_STROBE */ + +/** @defgroup HAL_ISR_Wrapper HAL ISR Wrapper + * @brief ISR Wrapper + * @{ + */ +#define HAL_SYSCFG_ITLINE0 0x00000000U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE1 0x00000001U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE2 0x00000002U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE3 0x00000003U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE4 0x00000004U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE5 0x00000005U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE6 0x00000006U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE7 0x00000007U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE8 0x00000008U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE9 0x00000009U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE10 0x0000000AU /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE11 0x0000000BU /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE12 0x0000000CU /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE13 0x0000000DU /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE14 0x0000000EU /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE15 0x0000000FU /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE16 0x00000010U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE17 0x00000011U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE18 0x00000012U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE19 0x00000013U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE20 0x00000014U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE21 0x00000015U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE22 0x00000016U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE23 0x00000017U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE24 0x00000018U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE25 0x00000019U /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE26 0x0000001AU /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE27 0x0000001BU /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE28 0x0000001CU /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE29 0x0000001DU /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE30 0x0000001EU /*!< Internal define for macro handling */ +#define HAL_SYSCFG_ITLINE31 0x0000001FU /*!< Internal define for macro handling */ + +#define HAL_ITLINE_WWDG ((HAL_SYSCFG_ITLINE0 << 0x18U) | SYSCFG_ITLINE0_SR_EWDG) /*!< WWDG has expired .... */ +#if defined (PWR_PVD_SUPPORT) +#define HAL_ITLINE_PVDOUT ((HAL_SYSCFG_ITLINE1 << 0x18U) | SYSCFG_ITLINE1_SR_PVDOUT) /*!< Power voltage detection Interrupt .... */ +#endif /* PWR_PVD_SUPPORT */ +#if defined (PWR_PVM_SUPPORT) +#define HAL_ITLINE_PVMOUT ((HAL_SYSCFG_ITLINE1 << 0x18U) | SYSCFG_ITLINE1_SR_PVMOUT) /*!< Power voltage monitor Interrupt .... */ +#endif /* PWR_PVM_SUPPORT */ +#define HAL_ITLINE_RTC ((HAL_SYSCFG_ITLINE2 << 0x18U) | SYSCFG_ITLINE2_SR_RTC) /*!< RTC -> exti[19] Interrupt */ +#define HAL_ITLINE_TAMPER ((HAL_SYSCFG_ITLINE2 << 0x18U) | SYSCFG_ITLINE2_SR_TAMPER) /*!< TAMPER -> exti[21] interrupt .... */ +#define HAL_ITLINE_FLASH_ECC ((HAL_SYSCFG_ITLINE3 << 0x18U) | SYSCFG_ITLINE3_SR_FLASH_ECC) /*!< Flash ECC Interrupt */ +#define HAL_ITLINE_FLASH_ITF ((HAL_SYSCFG_ITLINE3 << 0x18U) | SYSCFG_ITLINE3_SR_FLASH_ITF) /*!< Flash ITF Interrupt */ +#define HAL_ITLINE_CLK_CTRL ((HAL_SYSCFG_ITLINE4 << 0x18U) | SYSCFG_ITLINE4_SR_CLK_CTRL) /*!< CLK Control Interrupt */ +#if defined (CRS) +#define HAL_ITLINE_CRS ((HAL_SYSCFG_ITLINE4 << 0x18U) | SYSCFG_ITLINE4_SR_CRS) /*!< CRS Interrupt */ +#endif /*CRS */ +#define HAL_ITLINE_EXTI0 ((HAL_SYSCFG_ITLINE5 << 0x18U) | SYSCFG_ITLINE5_SR_EXTI0) /*!< External Interrupt 0 */ +#define HAL_ITLINE_EXTI1 ((HAL_SYSCFG_ITLINE5 << 0x18U) | SYSCFG_ITLINE5_SR_EXTI1) /*!< External Interrupt 1 */ +#define HAL_ITLINE_EXTI2 ((HAL_SYSCFG_ITLINE6 << 0x18U) | SYSCFG_ITLINE6_SR_EXTI2) /*!< External Interrupt 2 */ +#define HAL_ITLINE_EXTI3 ((HAL_SYSCFG_ITLINE6 << 0x18U) | SYSCFG_ITLINE6_SR_EXTI3) /*!< External Interrupt 3 */ +#define HAL_ITLINE_EXTI4 ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI4) /*!< EXTI4 Interrupt */ +#define HAL_ITLINE_EXTI5 ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI5) /*!< EXTI5 Interrupt */ +#define HAL_ITLINE_EXTI6 ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI6) /*!< EXTI6 Interrupt */ +#define HAL_ITLINE_EXTI7 ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI7) /*!< EXTI7 Interrupt */ +#define HAL_ITLINE_EXTI8 ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI8) /*!< EXTI8 Interrupt */ +#define HAL_ITLINE_EXTI9 ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI9) /*!< EXTI9 Interrupt */ +#define HAL_ITLINE_EXTI10 ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI10) /*!< EXTI10 Interrupt */ +#define HAL_ITLINE_EXTI11 ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI11) /*!< EXTI11 Interrupt */ +#define HAL_ITLINE_EXTI12 ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI12) /*!< EXTI12 Interrupt */ +#define HAL_ITLINE_EXTI13 ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI13) /*!< EXTI13 Interrupt */ +#define HAL_ITLINE_EXTI14 ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI14) /*!< EXTI14 Interrupt */ +#define HAL_ITLINE_EXTI15 ((HAL_SYSCFG_ITLINE7 << 0x18U) | SYSCFG_ITLINE7_SR_EXTI15) /*!< EXTI15 Interrupt */ +#if defined (UCPD1) +#define HAL_ITLINE_UCPD1 ((HAL_SYSCFG_ITLINE8 << 0x18U) | SYSCFG_ITLINE8_SR_UCPD1) /*!< UCPD1 Interrupt */ +#endif /* UCPD1 */ +#if defined (UCPD2) +#define HAL_ITLINE_UCPD2 ((HAL_SYSCFG_ITLINE8 << 0x18U) | SYSCFG_ITLINE8_SR_UCPD2) /*!< UCPD2 Interrupt */ +#endif /* UCPD2 */ +#if defined (STM32G0C1xx) || defined (STM32G0B1xx) || defined (STM32G0B0xx) +#define HAL_ITLINE_USB ((HAL_SYSCFG_ITLINE8 << 0x18U) | SYSCFG_ITLINE8_SR_USB) /*!< USB Interrupt */ +#endif /* STM32G0C1xx) || STM32G0B1xx) || STM32G0B0xx */ +#define HAL_ITLINE_DMA1_CH1 ((HAL_SYSCFG_ITLINE9 << 0x18U) | SYSCFG_ITLINE9_SR_DMA1_CH1) /*!< DMA1 Channel 1 Interrupt */ +#define HAL_ITLINE_DMA1_CH2 ((HAL_SYSCFG_ITLINE10 << 0x18U) | SYSCFG_ITLINE10_SR_DMA1_CH2) /*!< DMA1 Channel 2 Interrupt */ +#define HAL_ITLINE_DMA1_CH3 ((HAL_SYSCFG_ITLINE10 << 0x18U) | SYSCFG_ITLINE10_SR_DMA1_CH3) /*!< DMA1 Channel 3 Interrupt */ +#define HAL_ITLINE_DMAMUX1 ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMAMUX1) /*!< DMAMUX1 Interrupt */ +#define HAL_ITLINE_DMA1_CH4 ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMA1_CH4) /*!< DMA1 Channel 4 Interrupt */ +#define HAL_ITLINE_DMA1_CH5 ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMA1_CH5) /*!< DMA1 Channel 5 Interrupt */ +#if defined(DMA1_Channel7) +#define HAL_ITLINE_DMA1_CH6 ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMA1_CH6) /*!< DMA1 Channel 6 Interrupt */ +#define HAL_ITLINE_DMA1_CH7 ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMA1_CH7) /*!< DMA1 Channel 7 Interrupt */ +#endif /* DMA1_Channel7 */ +#if defined (DMA2) +#define HAL_ITLINE_DMA2_CH1 ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMA2_CH1) /*!< DMA2 Channel 1 Interrupt */ +#define HAL_ITLINE_DMA2_CH2 ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMA2_CH2) /*!< DMA2 Channel 2 Interrupt */ +#define HAL_ITLINE_DMA2_CH3 ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMA2_CH3) /*!< DMA2 Channel 3 Interrupt */ +#define HAL_ITLINE_DMA2_CH4 ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMA2_CH4) /*!< DMA2 Channel 4 Interrupt */ +#define HAL_ITLINE_DMA2_CH5 ((HAL_SYSCFG_ITLINE11 << 0x18U) | SYSCFG_ITLINE11_SR_DMA2_CH5) /*!< DMA2 Channel 5 Interrupt */ +#endif /* DMA2 */ +#define HAL_ITLINE_ADC ((HAL_SYSCFG_ITLINE12 << 0x18U) | SYSCFG_ITLINE12_SR_ADC) /*!< ADC Interrupt */ +#if defined (COMP1) +#define HAL_ITLINE_COMP1 ((HAL_SYSCFG_ITLINE12 << 0x18U) | SYSCFG_ITLINE12_SR_COMP1) /*!< COMP1 Interrupt -> exti[17] */ +#endif /* COMP1 */ +#if defined (COMP2) +#define HAL_ITLINE_COMP2 ((HAL_SYSCFG_ITLINE12 << 0x18U) | SYSCFG_ITLINE12_SR_COMP2) /*!< COMP2 Interrupt -> exti[18] */ +#endif /* COMP2 */ +#if defined (COMP3) +#define HAL_ITLINE_COMP3 ((HAL_SYSCFG_ITLINE12 << 0x18U) | SYSCFG_ITLINE12_SR_COMP3) /*!< COMP3 Interrupt -> exti[1x] */ +#endif /* COMP3 */ +#define HAL_ITLINE_TIM1_BRK ((HAL_SYSCFG_ITLINE13 << 0x18U) | SYSCFG_ITLINE13_SR_TIM1_BRK) /*!< TIM1 BRK Interrupt */ +#define HAL_ITLINE_TIM1_UPD ((HAL_SYSCFG_ITLINE13 << 0x18U) | SYSCFG_ITLINE13_SR_TIM1_UPD) /*!< TIM1 UPD Interrupt */ +#define HAL_ITLINE_TIM1_TRG ((HAL_SYSCFG_ITLINE13 << 0x18U) | SYSCFG_ITLINE13_SR_TIM1_TRG) /*!< TIM1 TRG Interrupt */ +#define HAL_ITLINE_TIM1_CCU ((HAL_SYSCFG_ITLINE13 << 0x18U) | SYSCFG_ITLINE13_SR_TIM1_CCU) /*!< TIM1 CCU Interrupt */ +#define HAL_ITLINE_TIM1_CC ((HAL_SYSCFG_ITLINE14 << 0x18U) | SYSCFG_ITLINE14_SR_TIM1_CC) /*!< TIM1 CC Interrupt */ +#if defined (TIM2) +#define HAL_ITLINE_TIM2 ((HAL_SYSCFG_ITLINE15 << 0x18U) | SYSCFG_ITLINE15_SR_TIM2_GLB) /*!< TIM2 Interrupt */ +#endif /* TIM2 */ +#define HAL_ITLINE_TIM3 ((HAL_SYSCFG_ITLINE16 << 0x18U) | SYSCFG_ITLINE16_SR_TIM3_GLB) /*!< TIM3 Interrupt */ +#if defined (TIM4) +#define HAL_ITLINE_TIM4 ((HAL_SYSCFG_ITLINE16 << 0x18U) | SYSCFG_ITLINE16_SR_TIM4_GLB) /*!< TIM4 Interrupt */ +#endif /* TIM4 */ +#if defined(TIM6) +#define HAL_ITLINE_TIM6 ((HAL_SYSCFG_ITLINE17 << 0x18U) | SYSCFG_ITLINE17_SR_TIM6_GLB) /*!< TIM6 Interrupt */ +#endif /* TIM6 */ +#if defined(DAC1) +#define HAL_ITLINE_DAC ((HAL_SYSCFG_ITLINE17 << 0x18U) | SYSCFG_ITLINE17_SR_DAC) /*!< DAC Interrupt */ +#endif /* DAC1 */ +#if defined(LPTIM1) +#define HAL_ITLINE_LPTIM1 ((HAL_SYSCFG_ITLINE17 << 0x18U) | SYSCFG_ITLINE17_SR_LPTIM1_GLB) /*!< LPTIM1 Interrupt -> exti[29] */ +#endif /* LPTIM1 */ +#if defined(TIM7) +#define HAL_ITLINE_TIM7 ((HAL_SYSCFG_ITLINE18 << 0x18U) | SYSCFG_ITLINE18_SR_TIM7_GLB) /*!< TIM7 Interrupt */ +#endif /* TIM7 */ +#if defined(LPTIM2) +#define HAL_ITLINE_LPTIM2 ((HAL_SYSCFG_ITLINE18 << 0x18U) | SYSCFG_ITLINE18_SR_LPTIM2_GLB) /*!< LPTIM2 Interrupt -> exti[30] */ +#endif /* LPTIM2 */ +#define HAL_ITLINE_TIM14 ((HAL_SYSCFG_ITLINE19 << 0x18U) | SYSCFG_ITLINE19_SR_TIM14_GLB) /*!< TIM14 Interrupt */ +#if defined(TIM15) +#define HAL_ITLINE_TIM15 ((HAL_SYSCFG_ITLINE20 << 0x18U) | SYSCFG_ITLINE20_SR_TIM15_GLB) /*!< TIM15 Interrupt */ +#endif /* TIM15 */ +#define HAL_ITLINE_TIM16 ((HAL_SYSCFG_ITLINE21 << 0x18U) | SYSCFG_ITLINE21_SR_TIM16_GLB) /*!< TIM16 Interrupt */ +#if defined (FDCAN1) || defined (FDCAN2) +#define HAL_ITLINE_FDCAN1_IT0 ((HAL_SYSCFG_ITLINE21 << 0x18U) | SYSCFG_ITLINE21_SR_FDCAN1_IT0) /*!< FDCAN1_IT0 Interrupt */ +#define HAL_ITLINE_FDCAN2_IT0 ((HAL_SYSCFG_ITLINE21 << 0x18U) | SYSCFG_ITLINE21_SR_FDCAN2_IT0) /*!< FDCAN2_IT0 Interrupt */ +#endif /* FDCAN1 || FDCAN2 */ +#define HAL_ITLINE_TIM17 ((HAL_SYSCFG_ITLINE22 << 0x18U) | SYSCFG_ITLINE22_SR_TIM17_GLB) /*!< TIM17 Interrupt */ +#if defined (FDCAN1) || defined (FDCAN2) +#define HAL_ITLINE_FDCAN1_IT1 ((HAL_SYSCFG_ITLINE22 << 0x18U) | SYSCFG_ITLINE22_SR_FDCAN1_IT1) /*!< FDCAN1_IT1 Interrupt */ +#define HAL_ITLINE_FDCAN2_IT1 ((HAL_SYSCFG_ITLINE22 << 0x18U) | SYSCFG_ITLINE22_SR_FDCAN2_IT1) /*!< FDCAN2_IT1 Interrupt */ +#endif /* FDCAN1 || FDCAN2 */ +#define HAL_ITLINE_I2C1 ((HAL_SYSCFG_ITLINE23 << 0x18U) | SYSCFG_ITLINE23_SR_I2C1_GLB) /*!< I2C1 Interrupt -> exti[23] */ +#define HAL_ITLINE_I2C2 ((HAL_SYSCFG_ITLINE24 << 0x18U) | SYSCFG_ITLINE24_SR_I2C2_GLB) /*!< I2C2 Interrupt -> exti[24] */ +#if defined (I2C3) +#define HAL_ITLINE_I2C3 ((HAL_SYSCFG_ITLINE24 << 0x18U) | SYSCFG_ITLINE24_SR_I2C3_GLB) /*!< I2C3 Interrupt -> exti[22] */ +#endif /* I2C3 */ +#define HAL_ITLINE_SPI1 ((HAL_SYSCFG_ITLINE25 << 0x18U) | SYSCFG_ITLINE25_SR_SPI1) /*!< SPI1 Interrupt */ +#define HAL_ITLINE_SPI2 ((HAL_SYSCFG_ITLINE26 << 0x18U) | SYSCFG_ITLINE26_SR_SPI2) /*!< SPI2 Interrupt */ +#if defined (SPI3) +#define HAL_ITLINE_SPI3 ((HAL_SYSCFG_ITLINE26 << 0x18U) | SYSCFG_ITLINE26_SR_SPI3) /*!< SPI3 Interrupt */ +#endif /* SPI3 */ +#define HAL_ITLINE_USART1 ((HAL_SYSCFG_ITLINE27 << 0x18U) | SYSCFG_ITLINE27_SR_USART1_GLB) /*!< USART1 GLB Interrupt -> exti[25] */ +#define HAL_ITLINE_USART2 ((HAL_SYSCFG_ITLINE28 << 0x18U) | SYSCFG_ITLINE28_SR_USART2_GLB) /*!< USART2 GLB Interrupt -> exti[26] */ +#if defined (LPUART2) +#define HAL_ITLINE_LPUART2 ((HAL_SYSCFG_ITLINE28 << 0x18U) | SYSCFG_ITLINE28_SR_LPUART2_GLB) /*!< LPUART2 GLB Interrupt -> exti[26] */ +#endif /* LPUART2 */ +#if defined(USART3) +#define HAL_ITLINE_USART3 ((HAL_SYSCFG_ITLINE29 << 0x18U) | SYSCFG_ITLINE29_SR_USART3_GLB) /*!< USART3 Interrupt .... */ +#endif /* USART3 */ +#if defined(USART4) +#define HAL_ITLINE_USART4 ((HAL_SYSCFG_ITLINE29 << 0x18U) | SYSCFG_ITLINE29_SR_USART4_GLB) /*!< USART4 Interrupt .... */ +#endif /* USART4 */ +#if defined (LPUART1) +#define HAL_ITLINE_LPUART1 ((HAL_SYSCFG_ITLINE29 << 0x18U) | SYSCFG_ITLINE29_SR_LPUART1_GLB) /*!< LPUART1 Interrupt -> exti[28]*/ +#endif /* LPUART1 */ +#if defined (USART5) +#define HAL_ITLINE_USART5 ((HAL_SYSCFG_ITLINE29 << 0x18U) | SYSCFG_ITLINE29_SR_USART5_GLB) /*!< USART5 Interrupt .... */ +#endif /* USART5 */ +#if defined (USART6) +#define HAL_ITLINE_USART6 ((HAL_SYSCFG_ITLINE29 << 0x18U) | SYSCFG_ITLINE29_SR_USART6_GLB) /*!< USART6 Interrupt .... */ +#endif /* USART6 */ +#if defined (CEC) +#define HAL_ITLINE_CEC ((HAL_SYSCFG_ITLINE30 << 0x18U) | SYSCFG_ITLINE30_SR_CEC) /*!< CEC Interrupt -> exti[27] */ +#endif /* CEC */ +#if defined (RNG) +#define HAL_ITLINE_RNG ((HAL_SYSCFG_ITLINE31 << 0x18U) | SYSCFG_ITLINE31_SR_RNG) /*!< RNG Interrupt */ +#endif /* RNG */ +#if defined (AES) +#define HAL_ITLINE_AES ((HAL_SYSCFG_ITLINE31 << 0x18U) | SYSCFG_ITLINE31_SR_AES) /*!< AES Interrupt */ +#endif /* AES */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup HAL_Exported_Macros HAL Exported Macros + * @{ + */ + +/** @defgroup DBG_Exported_Macros DBG Exported Macros + * @{ + */ + +/** @brief Freeze and Unfreeze Peripherals in Debug mode + */ +#if defined(DBG_APB_FZ1_DBG_TIM2_STOP) +#define __HAL_DBGMCU_FREEZE_TIM2() SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM2_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM2() CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM2_STOP) +#endif /* DBG_APB_FZ1_DBG_TIM2_STOP */ + +#if defined(DBG_APB_FZ1_DBG_TIM3_STOP) +#define __HAL_DBGMCU_FREEZE_TIM3() SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM3_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM3() CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM3_STOP) +#endif /* DBG_APB_FZ1_DBG_TIM3_STOP */ + +#if defined(DBG_APB_FZ1_DBG_TIM4_STOP) +#define __HAL_DBGMCU_FREEZE_TIM4() SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM4_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM4() CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM4_STOP) +#endif /* DBG_APB_FZ1_DBG_TIM4_STOP */ + +#if defined(DBG_APB_FZ1_DBG_TIM6_STOP) +#define __HAL_DBGMCU_FREEZE_TIM6() SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM6_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM6() CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM6_STOP) +#endif /* DBG_APB_FZ1_DBG_TIM6_STOP */ + +#if defined(DBG_APB_FZ1_DBG_TIM7_STOP) +#define __HAL_DBGMCU_FREEZE_TIM7() SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM7_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM7() CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_TIM7_STOP) +#endif /* DBG_APB_FZ1_DBG_TIM7_STOP */ + +#if defined(DBG_APB_FZ1_DBG_RTC_STOP) +#define __HAL_DBGMCU_FREEZE_RTC() SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_RTC_STOP) +#define __HAL_DBGMCU_UNFREEZE_RTC() CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_RTC_STOP) +#endif /* DBG_APB_FZ1_DBG_RTC_STOP */ + +#if defined(DBG_APB_FZ1_DBG_WWDG_STOP) +#define __HAL_DBGMCU_FREEZE_WWDG() SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_WWDG_STOP) +#define __HAL_DBGMCU_UNFREEZE_WWDG() CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_WWDG_STOP) +#endif /* DBG_APB_FZ1_DBG_WWDG_STOP */ + +#if defined(DBG_APB_FZ1_DBG_IWDG_STOP) +#define __HAL_DBGMCU_FREEZE_IWDG() SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_IWDG_STOP) +#define __HAL_DBGMCU_UNFREEZE_IWDG() CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_IWDG_STOP) +#endif /* DBG_APB_FZ1_DBG_IWDG_STOP */ + +#if defined(DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP) +#define __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT() SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP) +#define __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT() CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP) +#endif /* DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP */ + +#if defined(DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP) +#define __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT() SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP) +#define __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT() CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP) +#endif /* DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP */ + +#if defined(DBG_APB_FZ1_DBG_LPTIM1_STOP) +#define __HAL_DBGMCU_FREEZE_LPTIM1() SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_LPTIM1_STOP) +#define __HAL_DBGMCU_UNFREEZE_LPTIM1() CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_LPTIM1_STOP) +#endif /* DBG_APB_FZ1_DBG_LPTIM1_STOP */ + +#if defined(DBG_APB_FZ1_DBG_LPTIM2_STOP) +#define __HAL_DBGMCU_FREEZE_LPTIM2() SET_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_LPTIM2_STOP) +#define __HAL_DBGMCU_UNFREEZE_LPTIM2() CLEAR_BIT(DBG->APBFZ1, DBG_APB_FZ1_DBG_LPTIM2_STOP) +#endif /* DBG_APB_FZ1_DBG_LPTIM2_STOP */ + +#if defined(DBG_APB_FZ2_DBG_TIM1_STOP) +#define __HAL_DBGMCU_FREEZE_TIM1() SET_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM1_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM1() CLEAR_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM1_STOP) +#endif /* DBG_APB_FZ2_DBG_TIM1_STOP */ + +#if defined(DBG_APB_FZ2_DBG_TIM14_STOP) +#define __HAL_DBGMCU_FREEZE_TIM14() SET_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM14_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM14() CLEAR_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM14_STOP) +#endif /* DBG_APB_FZ2_DBG_TIM14_STOP */ + +#if defined(DBG_APB_FZ2_DBG_TIM15_STOP) +#define __HAL_DBGMCU_FREEZE_TIM15() SET_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM15_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM15() CLEAR_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM15_STOP) +#endif /* DBG_APB_FZ2_DBG_TIM15_STOP */ + +#if defined(DBG_APB_FZ2_DBG_TIM16_STOP) +#define __HAL_DBGMCU_FREEZE_TIM16() SET_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM16_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM16() CLEAR_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM16_STOP) +#endif /* DBG_APB_FZ2_DBG_TIM16_STOP */ + +#if defined(DBG_APB_FZ2_DBG_TIM17_STOP) +#define __HAL_DBGMCU_FREEZE_TIM17() SET_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM17_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM17() CLEAR_BIT(DBG->APBFZ2, DBG_APB_FZ2_DBG_TIM17_STOP) +#endif /* DBG_APB_FZ2_DBG_TIM17_STOP */ + +/** + * @} + */ + +/** @defgroup SYSCFG_Exported_Macros SYSCFG Exported Macros + * @{ + */ + +/** + * @brief ISR wrapper check + * @note Allow to determine interrupt source per line. + */ +#define __HAL_GET_PENDING_IT(__SOURCE__) (SYSCFG->IT_LINE_SR[((__SOURCE__) >> 0x18U)] & ((__SOURCE__) & 0x00FFFFFF)) + +/** @brief Main Flash memory mapped at 0x00000000 + */ +#define __HAL_SYSCFG_REMAPMEMORY_FLASH() CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE) + +/** @brief System Flash memory mapped at 0x00000000 + */ +#define __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH() MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, SYSCFG_CFGR1_MEM_MODE_0) + +/** @brief Embedded SRAM mapped at 0x00000000 + */ +#define __HAL_SYSCFG_REMAPMEMORY_SRAM() \ + MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, (SYSCFG_CFGR1_MEM_MODE_1|SYSCFG_CFGR1_MEM_MODE_0)) + +/** + * @brief Return the boot mode as configured by user. + * @retval The boot mode as configured by user. The returned value can be one + * of the following values @ref SYSCFG_BootMode + */ +#define __HAL_SYSCFG_GET_BOOT_MODE() READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE) + +/** @brief SYSCFG Break ECC lock. + * Enable and lock the connection of Flash ECC error connection to TIM1 Break input. + * @note The selected configuration is locked and can be unlocked only by system reset. + */ +#define __HAL_SYSCFG_BREAK_ECC_LOCK() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_ECCL) + + +/** @brief SYSCFG Break Cortex-M0+ Lockup lock. + * Enables and locks the connection of Cortex-M0+ LOCKUP (Hardfault) output to TIM1/15/16/17 Break input + * @note The selected configuration is locked and can be unlocked only by system reset. + */ +#define __HAL_SYSCFG_BREAK_LOCKUP_LOCK() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL) + +#if defined(SYSCFG_CFGR2_PVDL) +/** @brief SYSCFG Break PVD lock. + * Enables and locks the PVD connection with Timer1/15/16/17 Break input, as well as the PVDE and PLS[2:0] in the PWR_CR register + * @note The selected configuration is locked and can be unlocked only by system reset + */ +#define __HAL_SYSCFG_BREAK_PVD_LOCK() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_PVDL) +#endif /* SYSCFG_CFGR2_PVDL */ + +/** @brief SYSCFG Break SRAM PARITY lock + * Enables and locks the SRAM_PARITY error signal with Break Input of TIMER1/15/16/17 + * @note The selected configuration is locked and can only be unlocked by system reset + */ +#define __HAL_SYSCFG_BREAK_SRAMPARITY_LOCK() SET_BIT(SYSCFG->CFGR2,SYSCFG_CFGR2_SPL) + +/** @brief Parity check on RAM disable macro + * @note Disabling the parity check on RAM locks the configuration bit. + * To re-enable the parity check on RAM perform a system reset. + */ +#define __HAL_SYSCFG_RAM_PARITYCHECK_DISABLE() (SYSCFG->CFGR2 |= SYSCFG_CFGR2_SPF) + +/** @brief Set the PEF bit to clear the SRAM Parity Error Flag. + */ +#define __HAL_SYSCFG_CLEAR_FLAG() SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) + +/** @brief Fast-mode Plus driving capability enable/disable macros + * @param __FASTMODEPLUS__ This parameter can be a value of @ref SYSCFG_FastModePlus_GPIO + */ +#define __HAL_SYSCFG_FASTMODEPLUS_ENABLE(__FASTMODEPLUS__) do {assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__)));\ + SET_BIT(SYSCFG->CFGR1, (__FASTMODEPLUS__));\ + }while(0U) + +#define __HAL_SYSCFG_FASTMODEPLUS_DISABLE(__FASTMODEPLUS__) do {assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__)));\ + CLEAR_BIT(SYSCFG->CFGR1, (__FASTMODEPLUS__));\ + }while(0U) + +#if defined(SYSCFG_CDEN_SUPPORT) +/** @brief Clamping Diode on specific pins enable/disable macros + * @param __PIN__ This parameter can be a combination of values @ref SYSCFG_ClampingDiode + */ +#define __HAL_SYSCFG_CLAMPINGDIODE_ENABLE(__PIN__) do {assert_param(IS_SYSCFG_CLAMPINGDIODE((__PIN__)));\ + SET_BIT(SYSCFG->CFGR2, (__PIN__));\ + }while(0U) + +#define __HAL_SYSCFG_CLAMPINGDIODE_DISABLE(__PIN__) do {assert_param(IS_SYSCFG_CLAMPINGDIODE((__PIN__)));\ + CLEAR_BIT(SYSCFG->CFGR2, (__PIN__));\ + }while(0U) +#endif /* SYSCFG_CDEN_SUPPORT */ + +/** @brief ISR wrapper check + * @note Allow to determine interrupt source per line. + */ +#define __HAL_SYSCFG_GET_PENDING_IT(__SOURCE__) \ + (SYSCFG->IT_LINE_SR[((__SOURCE__) >> 0x18U)] & ((__SOURCE__) & 0x00FFFFFFU)) + +/** @brief selection of the modulation envelope signal macro, using bits [7:6] of SYSCFG_CFGR1 register + * @param __SOURCE__ This parameter can be a value of @ref HAL_IR_ENV_SEL + */ +#define __HAL_SYSCFG_IRDA_ENV_SELECTION(__SOURCE__) do {assert_param(IS_HAL_SYSCFG_IRDA_ENV_SEL((__SOURCE__)));\ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_MOD);\ + SET_BIT(SYSCFG->CFGR1, (__SOURCE__));\ + }while(0U) + +#define __HAL_SYSCFG_GET_IRDA_ENV_SELECTION() ((SYSCFG->CFGR1) & 0x000000C0U) + +/** @brief IROut Polarity Selection, using bit[5] of SYSCFG_CFGR1 register + * @param __SEL__ This parameter can be a value of @ref HAL_IR_POL_SEL + */ +#define __HAL_SYSCFG_IRDA_OUT_POLARITY_SELECTION(__SEL__) do { assert_param(IS_HAL_SYSCFG_IRDA_POL_SEL((__SEL__)));\ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_POL);\ + SET_BIT(SYSCFG->CFGR1,(__SEL__));\ + }while(0U) + +/** + * @brief Return the IROut Polarity mode as configured by user. + * @retval The IROut polarity as configured by user. The returned value can be one + * of @ref HAL_IR_POL_SEL + */ +#define __HAL_SYSCFG_GET_POLARITY() READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_POL) + +/** @brief Break input to TIM1/15/16/17 capability enable/disable macros + * @param __BREAK__ This parameter can be a value of @ref SYSCFG_Break + */ +#define __HAL_SYSCFG_BREAK_ENABLE(__BREAK__) do {assert_param(IS_SYSCFG_BREAK_CONFIG((__BREAK__)));\ + SET_BIT(SYSCFG->CFGR2, (__BREAK__));\ + }while(0U) + +#define __HAL_SYSCFG_BREAK_DISABLE(__BREAK__) do {assert_param(IS_SYSCFG_BREAK_CONFIG((__BREAK__)));\ + CLEAR_BIT(SYSCFG->CFGR2, (__BREAK__));\ + }while(0U) + + +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup SYSCFG_Private_Macros SYSCFG Private Macros + * @{ + */ +#if defined (PWR_PVD_SUPPORT) +#define IS_SYSCFG_BREAK_CONFIG(__CONFIG__) (((__CONFIG__) == SYSCFG_BREAK_SP) || \ + ((__CONFIG__) == SYSCFG_BREAK_PVD) || \ + ((__CONFIG__) == SYSCFG_BREAK_ECC) || \ + ((__CONFIG__) == SYSCFG_BREAK_LOCKUP)) +#else +#define IS_SYSCFG_BREAK_CONFIG(__CONFIG__) (((__CONFIG__) == SYSCFG_BREAK_SP) || \ + ((__CONFIG__) == SYSCFG_BREAK_ECC) || \ + ((__CONFIG__) == SYSCFG_BREAK_LOCKUP)) +#endif /* PWR_PVD_SUPPORT */ + +#if defined(SYSCFG_CDEN_SUPPORT) +#define IS_SYSCFG_CLAMPINGDIODE(__PIN__) ((((__PIN__) & SYSCFG_CDEN_PA1) == SYSCFG_CDEN_PA1) || \ + (((__PIN__) & SYSCFG_CDEN_PA3) == SYSCFG_CDEN_PA3) || \ + (((__PIN__) & SYSCFG_CDEN_PA5) == SYSCFG_CDEN_PA5) || \ + (((__PIN__) & SYSCFG_CDEN_PA6) == SYSCFG_CDEN_PA6) || \ + (((__PIN__) & SYSCFG_CDEN_PA13) == SYSCFG_CDEN_PA13) || \ + (((__PIN__) & SYSCFG_CDEN_PB0) == SYSCFG_CDEN_PB0) || \ + (((__PIN__) & SYSCFG_CDEN_PB1) == SYSCFG_CDEN_PB1) || \ + (((__PIN__) & SYSCFG_CDEN_PB2) == SYSCFG_CDEN_PB2)) +#endif /* SYSCFG_CDEN_SUPPORT */ + +#if defined (USART4) +#define IS_HAL_SYSCFG_IRDA_ENV_SEL(SEL) (((SEL) == HAL_SYSCFG_IRDA_ENV_SEL_TIM16) || \ + ((SEL) == HAL_SYSCFG_IRDA_ENV_SEL_USART1) || \ + ((SEL) == HAL_SYSCFG_IRDA_ENV_SEL_USART4)) +#else +#define IS_HAL_SYSCFG_IRDA_ENV_SEL(SEL) (((SEL) == HAL_SYSCFG_IRDA_ENV_SEL_TIM16) || \ + ((SEL) == HAL_SYSCFG_IRDA_ENV_SEL_USART1) || \ + ((SEL) == HAL_SYSCFG_IRDA_ENV_SEL_USART2)) +#endif /* USART4 */ +#define IS_HAL_SYSCFG_IRDA_POL_SEL(SEL) (((SEL) == HAL_SYSCFG_IRDA_POLARITY_NOT_INVERTED) || \ + ((SEL) == HAL_SYSCFG_IRDA_POLARITY_INVERTED)) + +#if defined (SYSCFG_CFGR1_UCPD1_STROBE) || defined (SYSCFG_CFGR1_UCPD2_STROBE) +#define IS_SYSCFG_DBATT_CONFIG(__CONFIG__) (((__CONFIG__) == SYSCFG_UCPD1_STROBE) || \ + ((__CONFIG__) == SYSCFG_UCPD2_STROBE) || \ + ((__CONFIG__) == (SYSCFG_UCPD1_STROBE | SYSCFG_UCPD2_STROBE))) +#endif /* SYSCFG_CFGR1_UCPD1_STROBE || SYSCFG_CFGR1_UCPD2_STROBE */ +#if defined(VREFBUF) +#define IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(__SCALE__) (((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE0) || \ + ((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE1)) + +#define IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(__VALUE__) (((__VALUE__) == SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE) || \ + ((__VALUE__) == SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE)) + +#define IS_SYSCFG_VREFBUF_TRIMMING(__VALUE__) (((__VALUE__) > 0U) && ((__VALUE__) <= VREFBUF_CCR_TRIM)) +#endif /* VREFBUF */ + +#define IS_SYSCFG_FASTMODEPLUS(__PIN__) ((((__PIN__) & SYSCFG_FASTMODEPLUS_PA9) == SYSCFG_FASTMODEPLUS_PA9) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PA10) == SYSCFG_FASTMODEPLUS_PA10) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PB6) == SYSCFG_FASTMODEPLUS_PB6) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PB7) == SYSCFG_FASTMODEPLUS_PB7) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PB8) == SYSCFG_FASTMODEPLUS_PB8) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PB9) == SYSCFG_FASTMODEPLUS_PB9)) + +#define IS_HAL_REMAP_PIN(RMP) (((RMP) == SYSCFG_REMAP_PA11) || \ + ((RMP) == SYSCFG_REMAP_PA12) || \ + ((RMP) == (SYSCFG_REMAP_PA11 | SYSCFG_REMAP_PA12))) +/** + * @} + */ + +/** @defgroup HAL_Private_Macros HAL Private Macros + * @{ + */ +#define IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ) || \ + ((FREQ) == HAL_TICK_FREQ_100HZ) || \ + ((FREQ) == HAL_TICK_FREQ_1KHZ)) +/** + * @} + */ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup HAL_Exported_Functions HAL Exported Functions + * @{ + */ + +/** @defgroup HAL_Exported_Functions_Group1 HAL Initialization and Configuration functions + * @{ + */ + +/* Initialization and Configuration functions ******************************/ +HAL_StatusTypeDef HAL_Init(void); +HAL_StatusTypeDef HAL_DeInit(void); +void HAL_MspInit(void); +void HAL_MspDeInit(void); +HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority); + +/** + * @} + */ + +/** @defgroup HAL_Exported_Functions_Group2 HAL Control functions + * @{ + */ + +/* Peripheral Control functions ************************************************/ +void HAL_IncTick(void); +void HAL_Delay(uint32_t Delay); +uint32_t HAL_GetTick(void); +uint32_t HAL_GetTickPrio(void); +HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq); +HAL_TickFreqTypeDef HAL_GetTickFreq(void); +void HAL_SuspendTick(void); +void HAL_ResumeTick(void); +uint32_t HAL_GetHalVersion(void); +uint32_t HAL_GetREVID(void); +uint32_t HAL_GetDEVID(void); +uint32_t HAL_GetUIDw0(void); +uint32_t HAL_GetUIDw1(void); +uint32_t HAL_GetUIDw2(void); + +/** + * @} + */ + +/** @defgroup HAL_Exported_Functions_Group3 DBGMCU Control functions + * @{ + */ + +/* DBGMCU Peripheral Control functions *****************************************/ +void HAL_DBGMCU_EnableDBGStopMode(void); +void HAL_DBGMCU_DisableDBGStopMode(void); +void HAL_DBGMCU_EnableDBGStandbyMode(void); +void HAL_DBGMCU_DisableDBGStandbyMode(void); + +/** + * @} + */ + +/* Exported variables ---------------------------------------------------------*/ +/** @addtogroup HAL_Exported_Variables + * @{ + */ +extern __IO uint32_t uwTick; +extern uint32_t uwTickPrio; +extern HAL_TickFreqTypeDef uwTickFreq; +/** + * @} + */ + +/** @defgroup HAL_Exported_Functions_Group4 SYSCFG configuration functions + * @{ + */ + +/* SYSCFG Control functions ****************************************************/ + +#if defined(VREFBUF) +void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling); +void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode); +void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue); +HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void); +void HAL_SYSCFG_DisableVREFBUF(void); +#endif /* VREFBUF */ + +void HAL_SYSCFG_EnableIOAnalogSwitchBooster(void); +void HAL_SYSCFG_DisableIOAnalogSwitchBooster(void); +void HAL_SYSCFG_EnableRemap(uint32_t PinRemap); +void HAL_SYSCFG_DisableRemap(uint32_t PinRemap); +#if defined(SYSCFG_CDEN_SUPPORT) +void HAL_SYSCFG_EnableClampingDiode(uint32_t PinConfig); +void HAL_SYSCFG_DisableClampingDiode(uint32_t PinConfig); +#endif /* SYSCFG_CDEN_SUPPORT */ +#if defined (SYSCFG_CFGR1_UCPD1_STROBE) || defined (SYSCFG_CFGR1_UCPD2_STROBE) +void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery); +#endif /* SYSCFG_CFGR1_UCPD1_STROBE || SYSCFG_CFGR1_UCPD2_STROBE */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_H */ + + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_adc.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_adc.h new file mode 100644 index 0000000..3486689 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_adc.h @@ -0,0 +1,1943 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_adc.h + * @author MCD Application Team + * @brief Header file of ADC HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_ADC_H +#define STM32G0xx_HAL_ADC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/* Include low level driver */ +#include "stm32g0xx_ll_adc.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup ADC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup ADC_Exported_Types ADC Exported Types + * @{ + */ + +/** + * @brief ADC group regular oversampling structure definition + */ +typedef struct +{ + uint32_t Ratio; /*!< Configures the oversampling ratio. + This parameter can be a value of @ref ADC_HAL_EC_OVS_RATIO */ + + uint32_t RightBitShift; /*!< Configures the division coefficient for the Oversampler. + This parameter can be a value of @ref ADC_HAL_EC_OVS_SHIFT */ + + uint32_t TriggeredMode; /*!< Selects the regular triggered oversampling mode. + This parameter can be a value of @ref ADC_HAL_EC_OVS_DISCONT_MODE */ + +} ADC_OversamplingTypeDef; + +/** + * @brief Structure definition of ADC instance and ADC group regular. + * @note Parameters of this structure are shared within 2 scopes: + * - Scope entire ADC (differentiation done for compatibility with some other STM32 series featuring ADC + * groups regular and injected): ClockPrescaler, Resolution, DataAlign, + * ScanConvMode, EOCSelection, LowPowerAutoWait. + * - Scope ADC group regular: ContinuousConvMode, NbrOfConversion, DiscontinuousConvMode, + * ExternalTrigConv, ExternalTrigConvEdge, DMAContinuousRequests, Overrun, OversamplingMode, Oversampling. + * @note The setting of these parameters by function HAL_ADC_Init() is conditioned to ADC state. + * ADC state can be either: + * - For all parameters: ADC disabled + * - For all parameters except 'ClockPrescaler' and 'Resolution': ADC enabled without conversion on going on + * group regular. + * If ADC is not in the appropriate state to modify some parameters, these parameters setting is bypassed + * without error reporting (as it can be the expected behavior in case of intended action to update another + * parameter (which fulfills the ADC state condition) on the fly). + */ +typedef struct +{ + uint32_t ClockPrescaler; /*!< Select ADC clock source (synchronous clock derived from APB clock or asynchronous + clock derived from system clock or PLL (Refer to reference manual for list of + clocks available)) and clock prescaler. + This parameter can be a value of @ref ADC_HAL_EC_COMMON_CLOCK_SOURCE. + Note: The ADC clock configuration is common to all ADC instances. + Note: In case of synchronous clock mode based on HCLK/1, the configuration must + be enabled only if the system clock has a 50% duty clock cycle (APB + prescaler configured inside RCC must be bypassed and PCLK clock must have + 50% duty cycle). Refer to reference manual for details. + Note: In case of usage of asynchronous clock, the selected clock must be + preliminarily enabled at RCC top level. + Note: This parameter can be modified only if all ADC instances are disabled. */ + + uint32_t Resolution; /*!< Configure the ADC resolution. + This parameter can be a value of @ref ADC_HAL_EC_RESOLUTION */ + + uint32_t DataAlign; /*!< Specify ADC data alignment in conversion data register (right or left). + Refer to reference manual for alignments formats versus resolutions. + This parameter can be a value of @ref ADC_HAL_EC_DATA_ALIGN */ + + uint32_t ScanConvMode; /*!< Configure the sequencer of ADC group regular. + On this STM32 series, ADC group regular sequencer both modes "fully configurable" + or "not fully configurable" are available: + - sequencer configured to fully configurable: + sequencer length and each rank affectation to a channel are configurable. + - Sequence length: Set number of ranks in the scan sequence. + - Sequence direction: Unless specified in parameters, sequencer + scan direction is forward (from rank 1 to rank n). + - sequencer configured to not fully configurable: + sequencer length and each rank affectation to a channel are fixed by channel + HW number. + - Sequence length: Number of ranks in the scan sequence is + defined by number of channels set in the sequence, + rank of each channel is fixed by channel HW number. + (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...). + - Sequence direction: Unless specified in parameters, sequencer + scan direction is forward (from lowest channel number to + highest channel number). + This parameter can be associated to parameter 'DiscontinuousConvMode' to have + main sequence subdivided in successive parts. Sequencer is automatically enabled + if several channels are set (sequencer cannot be disabled, as it can be the case + on other STM32 devices): + If only 1 channel is set: Conversion is performed in single mode. + If several channels are set: Conversions are performed in sequence mode. + This parameter can be a value of @ref ADC_Scan_mode */ + + uint32_t EOCSelection; /*!< Specify which EOC (End Of Conversion) flag is used for conversion by polling and + interruption: end of unitary conversion or end of sequence conversions. + This parameter can be a value of @ref ADC_EOCSelection. */ + + FunctionalState LowPowerAutoWait; /*!< Select the dynamic low power Auto Delay: new conversion start only when the + previous conversion (for ADC group regular) has been retrieved by user software, + using function HAL_ADC_GetValue(). + This feature automatically adapts the frequency of ADC conversions triggers to + the speed of the system that reads the data. Moreover, this avoids risk of + overrun for low frequency applications. + This parameter can be set to ENABLE or DISABLE. + Note: It is not recommended to use with interruption or DMA (HAL_ADC_Start_IT(), + HAL_ADC_Start_DMA()) since these modes have to clear immediately the EOC + flag (by CPU to free the IRQ pending event or by DMA). + Auto wait will work but fort a very short time, discarding its intended + benefit (except specific case of high load of CPU or DMA transfers which + can justify usage of auto wait). + Do use with polling: 1. Start conversion with HAL_ADC_Start(), 2. Later on, + when ADC conversion data is needed: + use HAL_ADC_PollForConversion() to ensure that conversion is completed and + HAL_ADC_GetValue() to retrieve conversion result and trig another + conversion start. */ + + FunctionalState LowPowerAutoPowerOff; /*!< Select the auto-off mode: the ADC automatically powers-off after a + conversion and automatically wakes-up when a new conversion is triggered + (with startup time between trigger and start of sampling). + This feature can be combined with automatic wait mode + (parameter 'LowPowerAutoWait'). + This parameter can be set to ENABLE or DISABLE. */ + + FunctionalState ContinuousConvMode; /*!< Specify whether the conversion is performed in single mode (one conversion) + or continuous mode for ADC group regular, after the first ADC conversion + start trigger occurred (software start or external trigger). This parameter + can be set to ENABLE or DISABLE. */ + + uint32_t NbrOfConversion; /*!< Specify the number of ranks that will be converted within the regular group + sequencer. + This parameter is dependent on ScanConvMode: + - sequencer configured to fully configurable: + Number of ranks in the scan sequence is configurable using this parameter. + Note: After the first call of 'HAL_ADC_Init()', each rank corresponding to + parameter "NbrOfConversion" must be set using 'HAL_ADC_ConfigChannel()'. + Afterwards, when all needed sequencer ranks are set, parameter + 'NbrOfConversion' can be updated without modifying configuration of + sequencer ranks (sequencer ranks above 'NbrOfConversion' are discarded). + - sequencer configured to not fully configurable: + Number of ranks in the scan sequence is defined by number of channels set in + the sequence. This parameter is discarded. + This parameter must be a number between Min_Data = 1 and Max_Data = 8. + Note: This parameter must be modified when no conversion is on going on regular + group (ADC disabled, or ADC enabled without continuous mode or external + trigger that could launch a conversion). */ + + FunctionalState DiscontinuousConvMode; /*!< Specify whether the conversions sequence of ADC group regular is performed + in Complete-sequence/Discontinuous-sequence (main sequence subdivided in + successive parts). + Discontinuous mode is used only if sequencer is enabled (parameter + 'ScanConvMode'). If sequencer is disabled, this parameter is discarded. + Discontinuous mode can be enabled only if continuous mode is disabled. + If continuous mode is enabled, this parameter setting is discarded. + This parameter can be set to ENABLE or DISABLE. + Note: On this STM32 series, ADC group regular number of discontinuous + ranks increment is fixed to one-by-one. */ + + uint32_t ExternalTrigConv; /*!< Select the external event source used to trigger ADC group regular conversion + start. + If set to ADC_SOFTWARE_START, external triggers are disabled and software trigger + is used instead. + This parameter can be a value of @ref ADC_regular_external_trigger_source. + Caution: external trigger source is common to all ADC instances. */ + + uint32_t ExternalTrigConvEdge; /*!< Select the external event edge used to trigger ADC group regular conversion start + If trigger source is set to ADC_SOFTWARE_START, this parameter is discarded. + This parameter can be a value of @ref ADC_regular_external_trigger_edge */ + + FunctionalState DMAContinuousRequests; /*!< Specify whether the DMA requests are performed in one shot mode (DMA + transfer stops when number of conversions is reached) or in continuous + mode (DMA transfer unlimited, whatever number of conversions). + This parameter can be set to ENABLE or DISABLE. + Note: In continuous mode, DMA must be configured in circular mode. + Otherwise an overrun will be triggered when DMA buffer maximum + pointer is reached. */ + + uint32_t Overrun; /*!< Select the behavior in case of overrun: data overwritten or preserved (default). + This parameter can be a value of @ref ADC_HAL_EC_REG_OVR_DATA_BEHAVIOR. + Note: In case of overrun set to data preserved and usage with programming model + with interruption (HAL_Start_IT()): ADC IRQ handler has to clear end of + conversion flags, this induces the release of the preserved data. If + needed, this data can be saved in function HAL_ADC_ConvCpltCallback(), + placed in user program code (called before end of conversion flags clear) + Note: Error reporting with respect to the conversion mode: + - Usage with ADC conversion by polling for event or interruption: Error is + reported only if overrun is set to data preserved. If overrun is set to + data overwritten, user can willingly not read all the converted data, + this is not considered as an erroneous case. + - Usage with ADC conversion by DMA: Error is reported whatever overrun + setting (DMA is expected to process all data from data register). */ + + uint32_t SamplingTimeCommon1; /*!< Set sampling time common to a group of channels. + Unit: ADC clock cycles + Conversion time is the addition of sampling time and processing time + (12.5 ADC clock cycles at ADC resolution 12 bits, + 10.5 cycles at 10 bits, + 8.5 cycles at 8 bits, + 6.5 cycles at 6 bits). + Note: On this STM32 family, two different sampling time settings are available, + each channel can use one of these two settings. On some other STM32 devices + this parameter in channel wise and is located into ADC channel + initialization structure. + This parameter can be a value of @ref ADC_HAL_EC_CHANNEL_SAMPLINGTIME + Note: In case of usage of internal measurement channels (VrefInt/Vbat/TempSensor) + sampling time constraints must be respected (sampling time can be adjusted + in function of ADC clock frequency and sampling time setting) + Refer to device datasheet for timings values, parameters TS_vrefint, + TS_vbat, TS_temp (values rough order: few tens of microseconds). */ + + uint32_t SamplingTimeCommon2; /*!< Set sampling time common to a group of channels, second common setting possible. + Unit: ADC clock cycles + Conversion time is the addition of sampling time and processing time + (12.5 ADC clock cycles at ADC resolution 12 bits, + 10.5 cycles at 10 bits, + 8.5 cycles at 8 bits, + 6.5 cycles at 6 bits). + Note: On this STM32 family, two different sampling time settings are available, + each channel can use one of these two settings. On some other STM32 devices + this parameter in channel wise and is located into ADC channel + initialization structure. + This parameter can be a value of @ref ADC_HAL_EC_CHANNEL_SAMPLINGTIME + Note: In case of usage of internal measurement channels (VrefInt/Vbat/TempSensor) + sampling time constraints must be respected (sampling time can be adjusted + in function of ADC clock frequency and sampling time setting) + Refer to device datasheet for timings values, parameters TS_vrefint, + TS_vbat, TS_temp (values rough order: few tens of microseconds). */ + + FunctionalState OversamplingMode; /*!< Specify whether the oversampling feature is enabled or disabled. + This parameter can be set to ENABLE or DISABLE. + Note: This parameter can be modified only if there is no conversion is + ongoing on ADC group regular. */ + + ADC_OversamplingTypeDef Oversampling; /*!< Specify the Oversampling parameters. + Caution: this setting overwrites the previous oversampling configuration + if oversampling is already enabled. */ + + uint32_t TriggerFrequencyMode; /*!< Set ADC trigger frequency mode. + This parameter can be a value of @ref ADC_HAL_EC_REG_TRIGGER_FREQ. + Note: ADC trigger frequency mode must be set to low frequency when + a duration is exceeded before ADC conversion start trigger event + (between ADC enable and ADC conversion start trigger event + or between two ADC conversion start trigger event). + Duration value: Refer to device datasheet, parameter "tIdle". + Note: When ADC trigger frequency mode is set to low frequency, + some rearm cycles are inserted before performing ADC conversion + start, inducing a delay of 2 ADC clock cycles. */ + +} ADC_InitTypeDef; + +/** + * @brief Structure definition of ADC channel for regular group + * @note The setting of these parameters by function HAL_ADC_ConfigChannel() is conditioned to ADC state. + * ADC state can be either: + * - For all parameters: ADC disabled or enabled without conversion on going on regular group. + * If ADC is not in the appropriate state to modify some parameters, these parameters setting is bypassed + * without error reporting (as it can be the expected behavior in case of intended action to update another + * parameter (which fulfills the ADC state condition) on the fly). + */ +typedef struct +{ + uint32_t Channel; /*!< Specify the channel to configure into ADC regular group. + This parameter can be a value of @ref ADC_HAL_EC_CHANNEL + Note: Depending on devices and ADC instances, some channels may not be available + on device package pins. Refer to device datasheet for channels + availability. */ + + uint32_t Rank; /*!< Add or remove the channel from ADC regular group sequencer and specify its + conversion rank. + This parameter is dependent on ScanConvMode: + - sequencer configured to fully configurable: + Channels ordering into each rank of scan sequence: + whatever channel can be placed into whatever rank. + - sequencer configured to not fully configurable: + rank of each channel is fixed by channel HW number. + (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...). + Despite the channel rank is fixed, this parameter allow an additional + possibility: to remove the selected rank (selected channel) from sequencer. + This parameter can be a value of @ref ADC_HAL_EC_REG_SEQ_RANKS */ + + uint32_t SamplingTime; /*!< Sampling time value to be set for the selected channel. + Unit: ADC clock cycles + Conversion time is the addition of sampling time and processing time + (12.5 ADC clock cycles at ADC resolution 12 bits, + 10.5 cycles at 10 bits, + 8.5 cycles at 8 bits, + 6.5 cycles at 6 bits). + This parameter can be a value of @ref ADC_HAL_EC_SAMPLINGTIME_COMMON + Note: On this STM32 family, two different sampling time settings are available + (refer to parameters "SamplingTimeCommon1" and "SamplingTimeCommon2"), + each channel can use one of these two settings. + + Note: In case of usage of internal measurement channels (VrefInt/Vbat/ + TempSensor), sampling time constraints must be respected (sampling time + can be adjusted in function of ADC clock frequency and sampling time + setting) + Refer to device datasheet for timings values. */ + +} ADC_ChannelConfTypeDef; + +/** + * @brief Structure definition of ADC analog watchdog + * @note The setting of these parameters by function HAL_ADC_AnalogWDGConfig() is conditioned to ADC state. + * ADC state can be either: + * - For all parameters except 'HighThreshold', 'LowThreshold': ADC disabled or ADC enabled without conversion + on going on ADC groups regular. + * - For parameters 'HighThreshold', 'LowThreshold': ADC enabled with conversion on going on regular. + */ +typedef struct +{ + uint32_t WatchdogNumber; /*!< Select which ADC analog watchdog is monitoring the selected channel. + For Analog Watchdog 1: Only 1 channel can be monitored (or overall group of channels + by setting parameter 'WatchdogMode') + For Analog Watchdog 2 and 3: Several channels can be monitored (by successive calls + of 'HAL_ADC_AnalogWDGConfig()' for each channel) + This parameter can be a value of @ref ADC_HAL_EC_AWD_NUMBER. */ + + uint32_t WatchdogMode; /*!< Configure the ADC analog watchdog mode: single/all/none channels. + For Analog Watchdog 1: Configure the ADC analog watchdog mode: single channel or all + channels, ADC group regular. + For Analog Watchdog 2 and 3: Several channels can be monitored by applying + successively the AWD init structure. + This parameter can be a value of @ref ADC_analog_watchdog_mode. */ + + uint32_t Channel; /*!< Select which ADC channel to monitor by analog watchdog. + For Analog Watchdog 1: this parameter has an effect only if parameter 'WatchdogMode' + is configured on single channel (only 1 channel can be + monitored). + For Analog Watchdog 2 and 3: Several channels can be monitored. To use this feature, + call successively the function HAL_ADC_AnalogWDGConfig() + for each channel to be added (or removed with value + 'ADC_ANALOGWATCHDOG_NONE'). + This parameter can be a value of @ref ADC_HAL_EC_CHANNEL. */ + + FunctionalState ITMode; /*!< Specify whether the analog watchdog is configured in interrupt or polling mode. + This parameter can be set to ENABLE or DISABLE */ + + uint32_t HighThreshold; /*!< Configure the ADC analog watchdog High threshold value. + Depending of ADC resolution selected (12, 10, 8 or 6 bits), this parameter must be a + number between Min_Data = 0x000 and Max_Data = 0xFFF, 0x3FF, 0xFF or 0x3F + respectively. + Note: Analog watchdog 2 and 3 are limited to a resolution of 8 bits: if ADC + resolution is 12 bits the 4 LSB are ignored, if ADC resolution is 10 bits the 2 + LSB are ignored. */ + /*!< Note: If ADC oversampling is enabled, ADC analog watchdog thresholds are + impacted: the comparison of analog watchdog thresholds is done on + oversampling final computation (after ratio and shift application): + ADC data register bitfield [15:4] (12 most significant bits). */ + + uint32_t LowThreshold; /*!< Configures the ADC analog watchdog Low threshold value. + Depending of ADC resolution selected (12, 10, 8 or 6 bits), this parameter must be a + number between Min_Data = 0x000 and Max_Data = 0xFFF, 0x3FF, 0xFF or 0x3F + respectively. + Note: Analog watchdog 2 and 3 are limited to a resolution of 8 bits: if ADC + resolution is 12 bits the 4 LSB are ignored, if ADC resolution is 10 bits the 2 + LSB are ignored.*/ + /*!< Note: If ADC oversampling is enabled, ADC analog watchdog thresholds are + impacted: the comparison of analog watchdog thresholds is done on + oversampling final computation (after ratio and shift application): + ADC data register bitfield [15:4] (12 most significant bits).*/ +} ADC_AnalogWDGConfTypeDef; + +/** @defgroup ADC_States ADC States + * @{ + */ + +/** + * @brief HAL ADC state machine: ADC states definition (bitfields) + * @note ADC state machine is managed by bitfields, state must be compared + * with bit by bit. + * For example: + * " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_REG_BUSY) != 0UL) " + * " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_AWD1) != 0UL) " + */ +/* States of ADC global scope */ +#define HAL_ADC_STATE_RESET (0x00000000UL) /*!< ADC not yet initialized or disabled */ +#define HAL_ADC_STATE_READY (0x00000001UL) /*!< ADC peripheral ready for use */ +#define HAL_ADC_STATE_BUSY_INTERNAL (0x00000002UL) /*!< ADC is busy due to internal process (ex : calibration) */ +#define HAL_ADC_STATE_TIMEOUT (0x00000004UL) /*!< TimeOut occurrence */ + +/* States of ADC errors */ +#define HAL_ADC_STATE_ERROR_INTERNAL (0x00000010UL) /*!< Internal error occurrence */ +#define HAL_ADC_STATE_ERROR_CONFIG (0x00000020UL) /*!< Configuration error occurrence */ +#define HAL_ADC_STATE_ERROR_DMA (0x00000040UL) /*!< DMA error occurrence */ + +/* States of ADC group regular */ +#define HAL_ADC_STATE_REG_BUSY (0x00000100UL) /*!< A conversion on ADC group regular is ongoing or can occur + (either by continuous mode, external trigger, low power + auto power-on (if feature available), multimode ADC master + control (if feature available)) */ +#define HAL_ADC_STATE_REG_EOC (0x00000200UL) /*!< Conversion data available on group regular */ +#define HAL_ADC_STATE_REG_OVR (0x00000400UL) /*!< Overrun occurrence */ +#define HAL_ADC_STATE_REG_EOSMP (0x00000800UL) /*!< Not available on this STM32 series: End Of Sampling flag + raised */ + +/* States of ADC group injected */ +#define HAL_ADC_STATE_INJ_BUSY (0x00001000UL) /*!< Not available on this STM32 series: A conversion on group + injected is ongoing or can occur (either by auto-injection + mode, external trigger, low power auto power-on (if feature + available), multimode ADC master control (if feature + available))*/ +#define HAL_ADC_STATE_INJ_EOC (0x00002000UL) /*!< Not available on this STM32 series: Conversion data + available on group injected */ +#define HAL_ADC_STATE_INJ_JQOVF (0x00004000UL) /*!< Not available on this STM32 series: Injected queue overflow + occurrence */ + +/* States of ADC analog watchdogs */ +#define HAL_ADC_STATE_AWD1 (0x00010000UL) /*!< Out-of-window occurrence of ADC analog watchdog 1 */ +#define HAL_ADC_STATE_AWD2 (0x00020000UL) /*!< Out-of-window occurrence of ADC analog watchdog 2 */ +#define HAL_ADC_STATE_AWD3 (0x00040000UL) /*!< Out-of-window occurrence of ADC analog watchdog 3 */ + +/* States of ADC multi-mode */ +#define HAL_ADC_STATE_MULTIMODE_SLAVE (0x00100000UL) /*!< Not available on this STM32 series: ADC in multimode slave + state, controlled by another ADC master (when feature + available) */ + + +/** + * @} + */ + +/** + * @brief ADC handle Structure definition + */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) +typedef struct __ADC_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ +{ + ADC_TypeDef *Instance; /*!< Register base address */ + ADC_InitTypeDef Init; /*!< ADC initialization parameters and regular conversions setting */ + DMA_HandleTypeDef *DMA_Handle; /*!< Pointer DMA Handler */ + HAL_LockTypeDef Lock; /*!< ADC locking object */ + __IO uint32_t State; /*!< ADC communication state (bitmap of ADC states) */ + __IO uint32_t ErrorCode; /*!< ADC Error code */ + + uint32_t ADCGroupRegularSequencerRanks; /*!< ADC group regular sequencer memorization of ranks + setting, used in mode "fully configurable" (refer to + parameter 'ScanConvMode') */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) + void (* ConvCpltCallback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC conversion complete callback */ + void (* ConvHalfCpltCallback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC conversion DMA half-transfer + callback */ + void (* LevelOutOfWindowCallback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC analog watchdog 1 callback */ + void (* ErrorCallback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC error callback */ + void (* LevelOutOfWindow2Callback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC analog watchdog 2 callback */ + void (* LevelOutOfWindow3Callback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC analog watchdog 3 callback */ + void (* EndOfSamplingCallback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC end of sampling callback */ + void (* MspInitCallback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC Msp Init callback */ + void (* MspDeInitCallback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC Msp DeInit callback */ +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ +} ADC_HandleTypeDef; + +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) +/** + * @brief HAL ADC Callback ID enumeration definition + */ +typedef enum +{ + HAL_ADC_CONVERSION_COMPLETE_CB_ID = 0x00U, /*!< ADC conversion complete callback ID */ + HAL_ADC_CONVERSION_HALF_CB_ID = 0x01U, /*!< ADC conversion DMA half-transfer callback ID */ + HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID = 0x02U, /*!< ADC analog watchdog 1 callback ID */ + HAL_ADC_ERROR_CB_ID = 0x03U, /*!< ADC error callback ID */ + HAL_ADC_LEVEL_OUT_OF_WINDOW_2_CB_ID = 0x06U, /*!< ADC analog watchdog 2 callback ID */ + HAL_ADC_LEVEL_OUT_OF_WINDOW_3_CB_ID = 0x07U, /*!< ADC analog watchdog 3 callback ID */ + HAL_ADC_END_OF_SAMPLING_CB_ID = 0x08U, /*!< ADC end of sampling callback ID */ + HAL_ADC_MSPINIT_CB_ID = 0x09U, /*!< ADC Msp Init callback ID */ + HAL_ADC_MSPDEINIT_CB_ID = 0x0AU /*!< ADC Msp DeInit callback ID */ +} HAL_ADC_CallbackIDTypeDef; + +/** + * @brief HAL ADC Callback pointer definition + */ +typedef void (*pADC_CallbackTypeDef)(ADC_HandleTypeDef *hadc); /*!< pointer to a ADC callback function */ + +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ + +/** + * @} + */ + + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup ADC_Exported_Constants ADC Exported Constants + * @{ + */ + +/** @defgroup ADC_Error_Code ADC Error Code + * @{ + */ +#define HAL_ADC_ERROR_NONE (0x00U) /*!< No error */ +#define HAL_ADC_ERROR_INTERNAL (0x01U) /*!< ADC peripheral internal error (problem of clocking, + enable/disable, erroneous state, ...) */ +#define HAL_ADC_ERROR_OVR (0x02U) /*!< Overrun error */ +#define HAL_ADC_ERROR_DMA (0x04U) /*!< DMA transfer error */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) +#define HAL_ADC_ERROR_INVALID_CALLBACK (0x10U) /*!< Invalid Callback error */ +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_COMMON_CLOCK_SOURCE ADC common - Clock source + * @{ + */ +#define ADC_CLOCK_SYNC_PCLK_DIV1 (LL_ADC_CLOCK_SYNC_PCLK_DIV1) /*!< ADC synchronous clock from AHB clock + without prescaler. This configuration must be enabled only if PCLK has a 50% duty clock cycle (APB prescaler + configured inside the RCC must be bypassed and the system clock must by 50% duty cycle) */ +#define ADC_CLOCK_SYNC_PCLK_DIV2 (LL_ADC_CLOCK_SYNC_PCLK_DIV2) /*!< ADC synchronous clock from AHB clock + with prescaler division by 2 */ +#define ADC_CLOCK_SYNC_PCLK_DIV4 (LL_ADC_CLOCK_SYNC_PCLK_DIV4) /*!< ADC synchronous clock from AHB clock + with prescaler division by 4 */ + +#define ADC_CLOCK_ASYNC_DIV1 (LL_ADC_CLOCK_ASYNC_DIV1) /*!< ADC asynchronous clock without + prescaler */ +#define ADC_CLOCK_ASYNC_DIV2 (LL_ADC_CLOCK_ASYNC_DIV2) /*!< ADC asynchronous clock with prescaler + division by 2 */ +#define ADC_CLOCK_ASYNC_DIV4 (LL_ADC_CLOCK_ASYNC_DIV4) /*!< ADC asynchronous clock with prescaler + division by 4 */ +#define ADC_CLOCK_ASYNC_DIV6 (LL_ADC_CLOCK_ASYNC_DIV6) /*!< ADC asynchronous clock with prescaler + division by 6 */ +#define ADC_CLOCK_ASYNC_DIV8 (LL_ADC_CLOCK_ASYNC_DIV8) /*!< ADC asynchronous clock with prescaler + division by 8 */ +#define ADC_CLOCK_ASYNC_DIV10 (LL_ADC_CLOCK_ASYNC_DIV10) /*!< ADC asynchronous clock with prescaler + division by 10 */ +#define ADC_CLOCK_ASYNC_DIV12 (LL_ADC_CLOCK_ASYNC_DIV12) /*!< ADC asynchronous clock with prescaler + division by 12 */ +#define ADC_CLOCK_ASYNC_DIV16 (LL_ADC_CLOCK_ASYNC_DIV16) /*!< ADC asynchronous clock with prescaler + division by 16 */ +#define ADC_CLOCK_ASYNC_DIV32 (LL_ADC_CLOCK_ASYNC_DIV32) /*!< ADC asynchronous clock with prescaler + division by 32 */ +#define ADC_CLOCK_ASYNC_DIV64 (LL_ADC_CLOCK_ASYNC_DIV64) /*!< ADC asynchronous clock with prescaler + division by 64 */ +#define ADC_CLOCK_ASYNC_DIV128 (LL_ADC_CLOCK_ASYNC_DIV128) /*!< ADC asynchronous clock with prescaler + division by 128 */ +#define ADC_CLOCK_ASYNC_DIV256 (LL_ADC_CLOCK_ASYNC_DIV256) /*!< ADC asynchronous clock with prescaler + division by 256 */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_RESOLUTION ADC instance - Resolution + * @{ + */ +#define ADC_RESOLUTION_12B (LL_ADC_RESOLUTION_12B) /*!< ADC resolution 12 bits */ +#define ADC_RESOLUTION_10B (LL_ADC_RESOLUTION_10B) /*!< ADC resolution 10 bits */ +#define ADC_RESOLUTION_8B (LL_ADC_RESOLUTION_8B) /*!< ADC resolution 8 bits */ +#define ADC_RESOLUTION_6B (LL_ADC_RESOLUTION_6B) /*!< ADC resolution 6 bits */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_DATA_ALIGN ADC conversion data alignment + * @{ + */ +#define ADC_DATAALIGN_RIGHT (LL_ADC_DATA_ALIGN_RIGHT) /*!< ADC conversion data alignment: right aligned + (alignment on data register LSB bit 0)*/ +#define ADC_DATAALIGN_LEFT (LL_ADC_DATA_ALIGN_LEFT) /*!< ADC conversion data alignment: left aligned + (alignment on data register MSB bit 15)*/ +/** + * @} + */ + +/** @defgroup ADC_Scan_mode ADC sequencer scan mode + * @{ + */ +/* Note: On this STM32 family, ADC group regular sequencer both modes */ +/* "fully configurable" or "not fully configurable" are */ +/* available. */ +/* Scan mode values must be compatible with other STM32 devices having */ +/* a configurable sequencer. */ +/* Scan direction setting values are defined by taking in account */ +/* already defined values for other STM32 devices: */ +/* ADC_SCAN_DISABLE (0x00000000UL) */ +/* ADC_SCAN_ENABLE (0x00000001UL) */ +/* Sequencer fully configurable with only rank 1 enabled is considered */ +/* as default setting equivalent to scan enable. */ +/* In case of migration from another STM32 device, the user will be */ +/* warned of change of setting choices with assert check. */ +/* Sequencer set to fully configurable */ +#define ADC_SCAN_DISABLE (0x00000000UL) /*!< Sequencer set to fully configurable: + only the rank 1 is enabled (no scan sequence on several ranks) */ +#define ADC_SCAN_ENABLE (ADC_CFGR1_CHSELRMOD) /*!< Sequencer set to fully configurable: + sequencer length and each rank affectation to a channel are configurable. */ + +/* Sequencer set to not fully configurable */ +#define ADC_SCAN_SEQ_FIXED (ADC_SCAN_SEQ_FIXED_INT) /*!< Sequencer set to not fully configurable: + sequencer length and each rank affectation to a channel are fixed by channel HW number (channel 0 fixed on rank 0, + channel 1 fixed on rank1, ...). Scan direction forward: from channel 0 to channel 18 */ +#define ADC_SCAN_SEQ_FIXED_BACKWARD (ADC_SCAN_SEQ_FIXED_INT \ + | ADC_CFGR1_SCANDIR) /*!< Sequencer set to not fully configurable: + sequencer length and each rank affectation to a channel are fixed by channel HW number (channel 0 fixed on rank 0, + channel 1 fixed on rank1, ...). Scan direction backward: from channel 18 to channel 0 */ + +#define ADC_SCAN_DIRECTION_FORWARD (ADC_SCAN_SEQ_FIXED) /* For compatibility with other STM32 series */ +#define ADC_SCAN_DIRECTION_BACKWARD (ADC_SCAN_SEQ_FIXED_BACKWARD) /* For compatibility with other STM32 series */ +/** + * @} + */ + +/** @defgroup ADC_regular_external_trigger_source ADC group regular trigger source + * @{ + */ +/* ADC group regular trigger sources for all ADC instances */ +#define ADC_SOFTWARE_START (LL_ADC_REG_TRIG_SOFTWARE) /*!< Software start. */ +/** ADC group regular conversion trigger from external peripheral */ +#define ADC_EXTERNALTRIG_T1_TRGO2 (LL_ADC_REG_TRIG_EXT_TIM1_TRGO2) /*!< TIM1 TRGO. Trigger edge set to + rising edge (default setting). */ +#define ADC_EXTERNALTRIG_T1_CC4 (LL_ADC_REG_TRIG_EXT_TIM1_CH4) /*!< TIM1 channel 4 event (capture + compare: input capture or output + capture). Trigger edge set to + rising edge (default setting). */ +#if defined(TIM2) +#define ADC_EXTERNALTRIG_T2_TRGO (LL_ADC_REG_TRIG_EXT_TIM2_TRGO) /*!< TIM2 TRGO. Trigger edge set to + rising edge (default setting). */ +#endif /* TIM2 */ +#define ADC_EXTERNALTRIG_T3_TRGO (LL_ADC_REG_TRIG_EXT_TIM3_TRGO) /*!< TIM3 TRGO. Trigger edge set to + rising edge (default setting). */ +#if defined(TIM4) +#define ADC_EXTERNALTRIG_T4_TRGO (LL_ADC_REG_TRIG_EXT_TIM4_TRGO) /*!< TIM4 TRGO. Trigger edge set to + rising edge (default setting). */ +#endif /* TIM4 */ +#if defined(TIM6) +#define ADC_EXTERNALTRIG_T6_TRGO (LL_ADC_REG_TRIG_EXT_TIM6_TRGO) /*!< TIM6 TRGO. Trigger edge set to + rising edge (default setting). */ +#endif /* TIM6 */ +#if defined(TIM15) +#define ADC_EXTERNALTRIG_T15_TRGO (LL_ADC_REG_TRIG_EXT_TIM15_TRGO) /*!< TIM15 TRGO. Trigger edge set to + rising edge (default setting). */ +#endif /* TIM15 */ +#define ADC_EXTERNALTRIG_EXT_IT11 (LL_ADC_REG_TRIG_EXT_EXTI_LINE11) /*!< External interrupt line 11. Trigger + edge set to rising edge (default + setting). */ +/** + * @} + */ + +/** @defgroup ADC_regular_external_trigger_edge ADC group regular trigger edge (when external trigger is selected) + * @{ + */ +#define ADC_EXTERNALTRIGCONVEDGE_NONE (0x00000000UL) /*!< ADC group regular trigger + detection disabled (SW start)*/ +#define ADC_EXTERNALTRIGCONVEDGE_RISING (LL_ADC_REG_TRIG_EXT_RISING) /*!< ADC group regular trigger + polarity set to rising edge */ +#define ADC_EXTERNALTRIGCONVEDGE_FALLING (LL_ADC_REG_TRIG_EXT_FALLING) /*!< ADC group regular trigger + polarity set to falling edge */ +#define ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING (LL_ADC_REG_TRIG_EXT_RISINGFALLING) /*!< ADC group regular trigger + polarity set to both rising and + falling edges */ +/** + * @} + */ + +/** @defgroup ADC_EOCSelection ADC sequencer end of unitary conversion or sequence conversions + * @{ + */ +#define ADC_EOC_SINGLE_CONV (ADC_ISR_EOC) /*!< End of unitary conversion flag */ +#define ADC_EOC_SEQ_CONV (ADC_ISR_EOS) /*!< End of sequence conversions flag */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_REG_OVR_DATA_BEHAVIOR ADC group regular - Overrun behavior on conversion data + * @{ + */ +/** + * @brief ADC group regular behavior in case of overrun + */ +#define ADC_OVR_DATA_PRESERVED (LL_ADC_REG_OVR_DATA_PRESERVED) /*!< ADC group regular behavior in case of + overrun: data preserved */ +#define ADC_OVR_DATA_OVERWRITTEN (LL_ADC_REG_OVR_DATA_OVERWRITTEN) /*!< ADC group regular behavior in case of + overrun: data overwritten */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_REG_SEQ_RANKS ADC group regular - Sequencer ranks + * @{ + */ +#define ADC_RANK_CHANNEL_NUMBER (0x00000001U) /*!< Enable the rank of the selected channels. Number of ranks in + the sequence is defined by number of channels enabled, rank + of each channel is defined by channel number (channel 0 fixed + on rank 0, channel 1 fixed on rank1, ...). + Setting relevant if parameter "ScanConvMode" is set to + sequencer not fully configurable. */ +#define ADC_RANK_NONE (0x00000002U) /*!< Disable the selected rank (selected channel) from sequencer. + Setting relevant if parameter "ScanConvMode" is set to + sequencer not fully configurable. */ + +#define ADC_REGULAR_RANK_1 (LL_ADC_REG_RANK_1) /*!< ADC group regular sequencer rank 1 */ +#define ADC_REGULAR_RANK_2 (LL_ADC_REG_RANK_2) /*!< ADC group regular sequencer rank 2 */ +#define ADC_REGULAR_RANK_3 (LL_ADC_REG_RANK_3) /*!< ADC group regular sequencer rank 3 */ +#define ADC_REGULAR_RANK_4 (LL_ADC_REG_RANK_4) /*!< ADC group regular sequencer rank 4 */ +#define ADC_REGULAR_RANK_5 (LL_ADC_REG_RANK_5) /*!< ADC group regular sequencer rank 5 */ +#define ADC_REGULAR_RANK_6 (LL_ADC_REG_RANK_6) /*!< ADC group regular sequencer rank 6 */ +#define ADC_REGULAR_RANK_7 (LL_ADC_REG_RANK_7) /*!< ADC group regular sequencer rank 7 */ +#define ADC_REGULAR_RANK_8 (LL_ADC_REG_RANK_8) /*!< ADC group regular sequencer rank 8 */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_SAMPLINGTIME_COMMON ADC instance - Sampling time common to a group of channels + * @{ + */ +#define ADC_SAMPLINGTIME_COMMON_1 (LL_ADC_SAMPLINGTIME_COMMON_1) /*!< Set sampling time common to a group of + channels: sampling time nb 1 */ +#define ADC_SAMPLINGTIME_COMMON_2 (LL_ADC_SAMPLINGTIME_COMMON_2) /*!< Set sampling time common to a group of + channels: sampling time nb 2 */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_CHANNEL_SAMPLINGTIME Channel - Sampling time + * @{ + */ +#define ADC_SAMPLETIME_1CYCLE_5 (LL_ADC_SAMPLINGTIME_1CYCLE_5) /*!< Sampling time 1.5 ADC clock cycle */ +#define ADC_SAMPLETIME_3CYCLES_5 (LL_ADC_SAMPLINGTIME_3CYCLES_5) /*!< Sampling time 3.5 ADC clock cycles */ +#define ADC_SAMPLETIME_7CYCLES_5 (LL_ADC_SAMPLINGTIME_7CYCLES_5) /*!< Sampling time 7.5 ADC clock cycles */ +#define ADC_SAMPLETIME_12CYCLES_5 (LL_ADC_SAMPLINGTIME_12CYCLES_5) /*!< Sampling time 12.5 ADC clock cycles */ +#define ADC_SAMPLETIME_19CYCLES_5 (LL_ADC_SAMPLINGTIME_19CYCLES_5) /*!< Sampling time 19.5 ADC clock cycles */ +#define ADC_SAMPLETIME_39CYCLES_5 (LL_ADC_SAMPLINGTIME_39CYCLES_5) /*!< Sampling time 39.5 ADC clock cycles */ +#define ADC_SAMPLETIME_79CYCLES_5 (LL_ADC_SAMPLINGTIME_79CYCLES_5) /*!< Sampling time 79.5 ADC clock cycles */ +#define ADC_SAMPLETIME_160CYCLES_5 (LL_ADC_SAMPLINGTIME_160CYCLES_5) /*!< Sampling time 160.5 ADC clock cycles */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_CHANNEL ADC instance - Channel number + * @{ + */ +#define ADC_CHANNEL_0 (LL_ADC_CHANNEL_0) /*!< External channel (GPIO pin) ADCx_IN0 */ +#define ADC_CHANNEL_1 (LL_ADC_CHANNEL_1) /*!< External channel (GPIO pin) ADCx_IN1 */ +#define ADC_CHANNEL_2 (LL_ADC_CHANNEL_2) /*!< External channel (GPIO pin) ADCx_IN2 */ +#define ADC_CHANNEL_3 (LL_ADC_CHANNEL_3) /*!< External channel (GPIO pin) ADCx_IN3 */ +#define ADC_CHANNEL_4 (LL_ADC_CHANNEL_4) /*!< External channel (GPIO pin) ADCx_IN4 */ +#define ADC_CHANNEL_5 (LL_ADC_CHANNEL_5) /*!< External channel (GPIO pin) ADCx_IN5 */ +#define ADC_CHANNEL_6 (LL_ADC_CHANNEL_6) /*!< External channel (GPIO pin) ADCx_IN6 */ +#define ADC_CHANNEL_7 (LL_ADC_CHANNEL_7) /*!< External channel (GPIO pin) ADCx_IN7 */ +#define ADC_CHANNEL_8 (LL_ADC_CHANNEL_8) /*!< External channel (GPIO pin) ADCx_IN8 */ +#define ADC_CHANNEL_9 (LL_ADC_CHANNEL_9) /*!< External channel (GPIO pin) ADCx_IN9 */ +#define ADC_CHANNEL_10 (LL_ADC_CHANNEL_10) /*!< External channel (GPIO pin) ADCx_IN10 */ +#define ADC_CHANNEL_11 (LL_ADC_CHANNEL_11) /*!< External channel (GPIO pin) ADCx_IN11 */ +#define ADC_CHANNEL_12 (LL_ADC_CHANNEL_12) /*!< External channel (GPIO pin) ADCx_IN12 */ +#define ADC_CHANNEL_13 (LL_ADC_CHANNEL_13) /*!< External channel (GPIO pin) ADCx_IN13 */ +#define ADC_CHANNEL_14 (LL_ADC_CHANNEL_14) /*!< External channel (GPIO pin) ADCx_IN14 */ +#define ADC_CHANNEL_15 (LL_ADC_CHANNEL_15) /*!< External channel (GPIO pin) ADCx_IN15 */ +#define ADC_CHANNEL_16 (LL_ADC_CHANNEL_16) /*!< External channel (GPIO pin) ADCx_IN16 */ +#define ADC_CHANNEL_17 (LL_ADC_CHANNEL_17) /*!< External channel (GPIO pin) ADCx_IN17 */ +#define ADC_CHANNEL_18 (LL_ADC_CHANNEL_18) /*!< External channel (GPIO pin) ADCx_IN18 */ +#define ADC_CHANNEL_VREFINT (LL_ADC_CHANNEL_VREFINT) /*!< Internal channel Internal voltage reference*/ +#define ADC_CHANNEL_TEMPSENSOR (LL_ADC_CHANNEL_TEMPSENSOR) /*!< Internal channel Temperature sensor */ +#define ADC_CHANNEL_VBAT (LL_ADC_CHANNEL_VBAT) /*!< Internal channel Vbat/3: + Vbat voltage through a divider ladder of + factor 1/3 to have Vbat always below Vdda. */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_AWD_NUMBER Analog watchdog - Analog watchdog number + * @{ + */ +#define ADC_ANALOGWATCHDOG_1 (LL_ADC_AWD1) /*!< ADC analog watchdog number 1 */ +#define ADC_ANALOGWATCHDOG_2 (LL_ADC_AWD2) /*!< ADC analog watchdog number 2 */ +#define ADC_ANALOGWATCHDOG_3 (LL_ADC_AWD3) /*!< ADC analog watchdog number 3 */ +/** + * @} + */ + +/** @defgroup ADC_analog_watchdog_mode ADC Analog Watchdog Mode + * @{ + */ +#define ADC_ANALOGWATCHDOG_NONE (0x00000000UL) /*!< No analog watchdog selected */ +#define ADC_ANALOGWATCHDOG_SINGLE_REG (ADC_CFGR1_AWD1SGL | ADC_CFGR1_AWD1EN) /*!< Analog watchdog applied to a + regular group, single channel */ +#define ADC_ANALOGWATCHDOG_ALL_REG (ADC_CFGR1_AWD1EN) /*!< Analog watchdog applied to + regular group, all channels */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_OVS_RATIO Oversampling - Ratio + * @{ + */ +/** + * @note The oversampling ratio is the number of ADC conversions performed, sum of these conversions data is computed + * to result as the ADC oversampling conversion data (before potential shift) + */ +#define ADC_OVERSAMPLING_RATIO_2 (LL_ADC_OVS_RATIO_2) /*!< ADC oversampling ratio 2 */ +#define ADC_OVERSAMPLING_RATIO_4 (LL_ADC_OVS_RATIO_4) /*!< ADC oversampling ratio 4 */ +#define ADC_OVERSAMPLING_RATIO_8 (LL_ADC_OVS_RATIO_8) /*!< ADC oversampling ratio 8 */ +#define ADC_OVERSAMPLING_RATIO_16 (LL_ADC_OVS_RATIO_16) /*!< ADC oversampling ratio 16 */ +#define ADC_OVERSAMPLING_RATIO_32 (LL_ADC_OVS_RATIO_32) /*!< ADC oversampling ratio 32 */ +#define ADC_OVERSAMPLING_RATIO_64 (LL_ADC_OVS_RATIO_64) /*!< ADC oversampling ratio 64 */ +#define ADC_OVERSAMPLING_RATIO_128 (LL_ADC_OVS_RATIO_128) /*!< ADC oversampling ratio 128 */ +#define ADC_OVERSAMPLING_RATIO_256 (LL_ADC_OVS_RATIO_256) /*!< ADC oversampling ratio 256 */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_OVS_SHIFT Oversampling - Data shift + * @{ + */ +/** + * @note The sum of the ADC conversions data is divided by "Rightbitshift" number to result as the ADC oversampling + * conversion data) + */ +#define ADC_RIGHTBITSHIFT_NONE (LL_ADC_OVS_SHIFT_NONE) /*!< ADC oversampling no shift */ +#define ADC_RIGHTBITSHIFT_1 (LL_ADC_OVS_SHIFT_RIGHT_1) /*!< ADC oversampling right shift of 1 ranks */ +#define ADC_RIGHTBITSHIFT_2 (LL_ADC_OVS_SHIFT_RIGHT_2) /*!< ADC oversampling right shift of 2 ranks */ +#define ADC_RIGHTBITSHIFT_3 (LL_ADC_OVS_SHIFT_RIGHT_3) /*!< ADC oversampling right shift of 3 ranks */ +#define ADC_RIGHTBITSHIFT_4 (LL_ADC_OVS_SHIFT_RIGHT_4) /*!< ADC oversampling right shift of 4 ranks */ +#define ADC_RIGHTBITSHIFT_5 (LL_ADC_OVS_SHIFT_RIGHT_5) /*!< ADC oversampling right shift of 5 ranks */ +#define ADC_RIGHTBITSHIFT_6 (LL_ADC_OVS_SHIFT_RIGHT_6) /*!< ADC oversampling right shift of 6 ranks */ +#define ADC_RIGHTBITSHIFT_7 (LL_ADC_OVS_SHIFT_RIGHT_7) /*!< ADC oversampling right shift of 7 ranks */ +#define ADC_RIGHTBITSHIFT_8 (LL_ADC_OVS_SHIFT_RIGHT_8) /*!< ADC oversampling right shift of 8 ranks */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_OVS_DISCONT_MODE Oversampling - Discontinuous mode + * @{ + */ +#define ADC_TRIGGEREDMODE_SINGLE_TRIGGER (LL_ADC_OVS_REG_CONT) /*!< ADC oversampling discontinuous mode: + continuous mode (all conversions of + OVS ratio are done from 1 trigger) */ +#define ADC_TRIGGEREDMODE_MULTI_TRIGGER (LL_ADC_OVS_REG_DISCONT) /*!< ADC oversampling discontinuous mode: + discontinuous mode (each conversion of + OVS ratio needs a trigger) */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_REG_TRIGGER_FREQ ADC group regular - Trigger frequency mode + * @{ + */ + +/** + * @note ADC trigger frequency mode must be set to low frequency when a duration is exceeded before ADC conversion + * start trigger event (between ADC enable and ADC conversion start trigger event or between two ADC conversion + * start trigger event). + * Duration value: Refer to device datasheet, parameter "tIdle". + */ +#define ADC_TRIGGER_FREQ_HIGH (LL_ADC_TRIGGER_FREQ_HIGH) /*!< Trigger frequency mode set to high frequency. */ +#define ADC_TRIGGER_FREQ_LOW (LL_ADC_TRIGGER_FREQ_LOW) /*!< Trigger frequency mode set to low frequency. */ +/** + * @} + */ + +/** @defgroup ADC_Event_type ADC Event type + * @{ + */ +/** + * @note Analog watchdog 1 is available on all stm32 series + * Analog watchdog 2 and 3 are not available on all series + */ +#define ADC_EOSMP_EVENT (ADC_FLAG_EOSMP) /*!< ADC End of Sampling event */ +#define ADC_AWD1_EVENT (ADC_FLAG_AWD1) /*!< ADC Analog watchdog 1 event (main analog watchdog) */ +#define ADC_AWD2_EVENT (ADC_FLAG_AWD2) /*!< ADC Analog watchdog 2 event (additional analog watchdog) */ +#define ADC_AWD3_EVENT (ADC_FLAG_AWD3) /*!< ADC Analog watchdog 3 event (additional analog watchdog) */ +#define ADC_OVR_EVENT (ADC_FLAG_OVR) /*!< ADC overrun event */ +/** + * @} + */ +#define ADC_AWD_EVENT ADC_AWD1_EVENT /*!< ADC Analog watchdog 1 event: Naming for compatibility + with other STM32 devices having only one analog watchdog */ + +/** @defgroup ADC_interrupts_definition ADC interrupts definition + * @{ + */ +#define ADC_IT_RDY ADC_IER_ADRDYIE /*!< ADC Ready interrupt source */ +#define ADC_IT_CCRDY ADC_IER_CCRDYIE /*!< ADC channel configuration ready interrupt source */ +#define ADC_IT_EOSMP ADC_IER_EOSMPIE /*!< End of sampling interrupt source */ +#define ADC_IT_EOC ADC_IER_EOCIE /*!< End of regular conversion interrupt source */ +#define ADC_IT_EOS ADC_IER_EOSIE /*!< End of regular sequence of conversions interrupt source */ +#define ADC_IT_OVR ADC_IER_OVRIE /*!< overrun interrupt source */ +#define ADC_IT_AWD1 ADC_IER_AWD1IE /*!< Analog watchdog 1 interrupt source (main analog watchdog) */ +#define ADC_IT_AWD2 ADC_IER_AWD2IE /*!< Analog watchdog 2 interrupt source (additional analog watchdog) */ +#define ADC_IT_AWD3 ADC_IER_AWD3IE /*!< Analog watchdog 3 interrupt source (additional analog watchdog) */ +/** + * @} + */ + +/** @defgroup ADC_flags_definition ADC flags definition + * @{ + */ +#define ADC_FLAG_RDY ADC_ISR_ADRDY /*!< ADC Ready flag */ +#define ADC_FLAG_CCRDY ADC_ISR_CCRDY /*!< ADC channel configuration ready flag */ +#define ADC_FLAG_EOSMP ADC_ISR_EOSMP /*!< ADC End of Sampling flag */ +#define ADC_FLAG_EOC ADC_ISR_EOC /*!< ADC End of Regular Conversion flag */ +#define ADC_FLAG_EOS ADC_ISR_EOS /*!< ADC End of Regular sequence of Conversions flag */ +#define ADC_FLAG_OVR ADC_ISR_OVR /*!< ADC overrun flag */ +#define ADC_FLAG_AWD1 ADC_ISR_AWD1 /*!< ADC Analog watchdog 1 flag */ +#define ADC_FLAG_AWD2 ADC_ISR_AWD2 /*!< ADC Analog watchdog 2 flag */ +#define ADC_FLAG_AWD3 ADC_ISR_AWD3 /*!< ADC Analog watchdog 3 flag */ +/** + * @} + */ + +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ + +/** @defgroup ADC_Private_Macros ADC Private Macros + * @{ + */ +/* Macro reserved for internal HAL driver usage, not intended to be used in */ +/* code of final user. */ + +/** + * @brief Test if conversion trigger of regular group is software start + * or external trigger. + * @param __HANDLE__ ADC handle + * @retval SET (software start) or RESET (external trigger) + */ +#define ADC_IS_SOFTWARE_START_REGULAR(__HANDLE__) \ + (((__HANDLE__)->Instance->CFGR1 & ADC_CFGR1_EXTEN) == 0UL) + +/** + * @brief Return resolution bits in CFGR1 register RES[1:0] field. + * @param __HANDLE__ ADC handle + * @retval Value of bitfield RES in CFGR1 register. + */ +#define ADC_GET_RESOLUTION(__HANDLE__) \ + (LL_ADC_GetResolution((__HANDLE__)->Instance)) + +/** + * @brief Clear ADC error code (set it to no error code "HAL_ADC_ERROR_NONE"). + * @param __HANDLE__ ADC handle + * @retval None + */ +#define ADC_CLEAR_ERRORCODE(__HANDLE__) ((__HANDLE__)->ErrorCode = HAL_ADC_ERROR_NONE) + +/** + * @brief Simultaneously clear and set specific bits of the handle State. + * @note ADC_STATE_CLR_SET() macro is merely aliased to generic macro MODIFY_REG(), + * the first parameter is the ADC handle State, the second parameter is the + * bit field to clear, the third and last parameter is the bit field to set. + * @retval None + */ +#define ADC_STATE_CLR_SET MODIFY_REG + +/** + * @brief Enable ADC discontinuous conversion mode for regular group + * @param _REG_DISCONTINUOUS_MODE_: Regular discontinuous mode. + * @retval None + */ +#define ADC_CFGR1_REG_DISCCONTINUOUS(_REG_DISCONTINUOUS_MODE_) \ + ((_REG_DISCONTINUOUS_MODE_) << 16U) + +/** + * @brief Enable the ADC auto off mode. + * @param _AUTOOFF_ Auto off bit enable or disable. + * @retval None + */ +#define ADC_CFGR1_AUTOOFF(_AUTOOFF_) \ + ((_AUTOOFF_) << 15U) + +/** + * @brief Enable the ADC auto delay mode. + * @param _AUTOWAIT_ Auto delay bit enable or disable. + * @retval None + */ +#define ADC_CFGR1_AUTOWAIT(_AUTOWAIT_) \ + ((_AUTOWAIT_) << 14U) + +/** + * @brief Enable ADC continuous conversion mode. + * @param _CONTINUOUS_MODE_ Continuous mode. + * @retval None + */ +#define ADC_CFGR1_CONTINUOUS(_CONTINUOUS_MODE_) \ + ((_CONTINUOUS_MODE_) << 13U) + +/** + * @brief Enable ADC overrun mode. + * @param _OVERRUN_MODE_ Overrun mode. + * @retval Overrun bit setting to be programmed into CFGR register + */ +/* Note: Bit ADC_CFGR1_OVRMOD not used directly in constant */ +/* "ADC_OVR_DATA_OVERWRITTEN" to have this case defined to 0x00, to set it */ +/* as the default case to be compliant with other STM32 devices. */ +#define ADC_CFGR1_OVERRUN(_OVERRUN_MODE_) \ + ( ( (_OVERRUN_MODE_) != (ADC_OVR_DATA_PRESERVED) \ + )? (ADC_CFGR1_OVRMOD) : (0x00000000UL) \ + ) + +/** + * @brief Set ADC scan mode with differentiation of sequencer setting + * fixed or configurable + * @param _SCAN_MODE_ Scan conversion mode. + * @retval None + */ +/* Note: Scan mode set using this macro (instead of parameter direct set) */ +/* due to different modes on other STM32 devices: */ +/* if scan mode is disabled, sequencer is set to fully configurable */ +/* with setting of only rank 1 enabled afterwards. */ +#define ADC_SCAN_SEQ_MODE(_SCAN_MODE_) \ + ( (((_SCAN_MODE_) & ADC_SCAN_SEQ_FIXED_INT) != 0UL \ + )? \ + ((_SCAN_MODE_) & (~ADC_SCAN_SEQ_FIXED_INT)) \ + : \ + (ADC_CFGR1_CHSELRMOD) \ + ) + +/** + * @brief Enable the ADC DMA continuous request. + * @param _DMACONTREQ_MODE_: DMA continuous request mode. + * @retval None + */ +#define ADC_CFGR1_DMACONTREQ(_DMACONTREQ_MODE_) \ + ((_DMACONTREQ_MODE_) << 1U) + +/** + * @brief Shift the AWD threshold in function of the selected ADC resolution. + * Thresholds have to be left-aligned on bit 11, the LSB (right bits) are set to 0. + * If resolution 12 bits, no shift. + * If resolution 10 bits, shift of 2 ranks on the left. + * If resolution 8 bits, shift of 4 ranks on the left. + * If resolution 6 bits, shift of 6 ranks on the left. + * therefore, shift = (12 - resolution) = 12 - (12- (((RES[1:0]) >> 3)*2)) + * @param __HANDLE__ ADC handle + * @param _Threshold_ Value to be shifted + * @retval None + */ +#define ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(__HANDLE__, _Threshold_) \ + ((_Threshold_) << ((((__HANDLE__)->Instance->CFGR1 & ADC_CFGR1_RES) >> 3U)*2U)) + +#define IS_ADC_CLOCKPRESCALER(ADC_CLOCK) (((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV1) ||\ + ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV2) ||\ + ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV4) ||\ + ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV1 ) ||\ + ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV2 ) ||\ + ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV4 ) ||\ + ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV6 ) ||\ + ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV8 ) ||\ + ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV10 ) ||\ + ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV12 ) ||\ + ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV16 ) ||\ + ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV32 ) ||\ + ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV64 ) ||\ + ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV128 ) ||\ + ((ADC_CLOCK) == ADC_CLOCK_ASYNC_DIV256)) + +#define IS_ADC_RESOLUTION(RESOLUTION) (((RESOLUTION) == ADC_RESOLUTION_12B) || \ + ((RESOLUTION) == ADC_RESOLUTION_10B) || \ + ((RESOLUTION) == ADC_RESOLUTION_8B) || \ + ((RESOLUTION) == ADC_RESOLUTION_6B) ) + +#define IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DATAALIGN_RIGHT) || \ + ((ALIGN) == ADC_DATAALIGN_LEFT) ) + +#define IS_ADC_SCAN_MODE(SCAN_MODE) (((SCAN_MODE) == ADC_SCAN_DISABLE) || \ + ((SCAN_MODE) == ADC_SCAN_ENABLE) || \ + ((SCAN_MODE) == ADC_SCAN_SEQ_FIXED) || \ + ((SCAN_MODE) == ADC_SCAN_SEQ_FIXED_BACKWARD) ) + +#define IS_ADC_EXTTRIG_EDGE(EDGE) (((EDGE) == ADC_EXTERNALTRIGCONVEDGE_NONE) || \ + ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_RISING) || \ + ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_FALLING) || \ + ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING) ) + +#if defined(TIM15) && defined(TIM6) && defined(TIM2) +#define IS_ADC_EXTTRIG(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIG_T1_TRGO2) || \ + ((REGTRIG) == ADC_EXTERNALTRIG_T1_CC4) || \ + ((REGTRIG) == ADC_EXTERNALTRIG_T2_TRGO) || \ + ((REGTRIG) == ADC_EXTERNALTRIG_T3_TRGO) || \ + ((REGTRIG) == ADC_EXTERNALTRIG_T6_TRGO) || \ + ((REGTRIG) == ADC_EXTERNALTRIG_T15_TRGO) || \ + ((REGTRIG) == ADC_EXTERNALTRIG_EXT_IT11) || \ + ((REGTRIG) == ADC_SOFTWARE_START) ) +#elif defined(TIM15) && defined(TIM6) +#define IS_ADC_EXTTRIG(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIG_T1_TRGO2) || \ + ((REGTRIG) == ADC_EXTERNALTRIG_T1_CC4) || \ + ((REGTRIG) == ADC_EXTERNALTRIG_T3_TRGO) || \ + ((REGTRIG) == ADC_EXTERNALTRIG_T6_TRGO) || \ + ((REGTRIG) == ADC_EXTERNALTRIG_T15_TRGO) || \ + ((REGTRIG) == ADC_EXTERNALTRIG_EXT_IT11) || \ + ((REGTRIG) == ADC_SOFTWARE_START) ) +#elif defined(TIM2) +#define IS_ADC_EXTTRIG(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIG_T1_TRGO2) || \ + ((REGTRIG) == ADC_EXTERNALTRIG_T1_CC4) || \ + ((REGTRIG) == ADC_EXTERNALTRIG_T2_TRGO) || \ + ((REGTRIG) == ADC_EXTERNALTRIG_T3_TRGO) || \ + ((REGTRIG) == ADC_EXTERNALTRIG_EXT_IT11) || \ + ((REGTRIG) == ADC_SOFTWARE_START) ) +#else +#define IS_ADC_EXTTRIG(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIG_T1_TRGO2) || \ + ((REGTRIG) == ADC_EXTERNALTRIG_T1_CC4) || \ + ((REGTRIG) == ADC_EXTERNALTRIG_T3_TRGO) || \ + ((REGTRIG) == ADC_EXTERNALTRIG_EXT_IT11) || \ + ((REGTRIG) == ADC_SOFTWARE_START) ) +#endif /* TIM15 && TIM6 && TIM2 */ + +#define IS_ADC_EOC_SELECTION(EOC_SELECTION) (((EOC_SELECTION) == ADC_EOC_SINGLE_CONV) || \ + ((EOC_SELECTION) == ADC_EOC_SEQ_CONV)) + +#define IS_ADC_OVERRUN(OVR) (((OVR) == ADC_OVR_DATA_PRESERVED) || \ + ((OVR) == ADC_OVR_DATA_OVERWRITTEN) ) + +#define IS_ADC_REGULAR_RANK_SEQ_FIXED(RANK) (((RANK) == ADC_RANK_CHANNEL_NUMBER) || \ + ((RANK) == ADC_RANK_NONE) ) + +#define IS_ADC_REGULAR_RANK(RANK) (((RANK) == ADC_REGULAR_RANK_1 ) || \ + ((RANK) == ADC_REGULAR_RANK_2 ) || \ + ((RANK) == ADC_REGULAR_RANK_3 ) || \ + ((RANK) == ADC_REGULAR_RANK_4 ) || \ + ((RANK) == ADC_REGULAR_RANK_5 ) || \ + ((RANK) == ADC_REGULAR_RANK_6 ) || \ + ((RANK) == ADC_REGULAR_RANK_7 ) || \ + ((RANK) == ADC_REGULAR_RANK_8 ) ) + +#define IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) == ADC_CHANNEL_0) || \ + ((CHANNEL) == ADC_CHANNEL_1) || \ + ((CHANNEL) == ADC_CHANNEL_2) || \ + ((CHANNEL) == ADC_CHANNEL_3) || \ + ((CHANNEL) == ADC_CHANNEL_4) || \ + ((CHANNEL) == ADC_CHANNEL_5) || \ + ((CHANNEL) == ADC_CHANNEL_6) || \ + ((CHANNEL) == ADC_CHANNEL_7) || \ + ((CHANNEL) == ADC_CHANNEL_8) || \ + ((CHANNEL) == ADC_CHANNEL_9) || \ + ((CHANNEL) == ADC_CHANNEL_10) || \ + ((CHANNEL) == ADC_CHANNEL_11) || \ + ((CHANNEL) == ADC_CHANNEL_12) || \ + ((CHANNEL) == ADC_CHANNEL_13) || \ + ((CHANNEL) == ADC_CHANNEL_14) || \ + ((CHANNEL) == ADC_CHANNEL_15) || \ + ((CHANNEL) == ADC_CHANNEL_16) || \ + ((CHANNEL) == ADC_CHANNEL_17) || \ + ((CHANNEL) == ADC_CHANNEL_18) || \ + ((CHANNEL) == ADC_CHANNEL_TEMPSENSOR) || \ + ((CHANNEL) == ADC_CHANNEL_VREFINT) || \ + ((CHANNEL) == ADC_CHANNEL_VBAT) ) + +#define IS_ADC_SAMPLING_TIME_COMMON(SAMPLING_TIME_COMMON) (((SAMPLING_TIME_COMMON) == ADC_SAMPLINGTIME_COMMON_1) || \ + ((SAMPLING_TIME_COMMON) == ADC_SAMPLINGTIME_COMMON_2) ) + +#define IS_ADC_SAMPLE_TIME(TIME) (((TIME) == ADC_SAMPLETIME_1CYCLE_5) || \ + ((TIME) == ADC_SAMPLETIME_3CYCLES_5) || \ + ((TIME) == ADC_SAMPLETIME_7CYCLES_5) || \ + ((TIME) == ADC_SAMPLETIME_12CYCLES_5) || \ + ((TIME) == ADC_SAMPLETIME_19CYCLES_5) || \ + ((TIME) == ADC_SAMPLETIME_39CYCLES_5) || \ + ((TIME) == ADC_SAMPLETIME_79CYCLES_5) || \ + ((TIME) == ADC_SAMPLETIME_160CYCLES_5) ) + +#define IS_ADC_ANALOG_WATCHDOG_NUMBER(WATCHDOG) (((WATCHDOG) == ADC_ANALOGWATCHDOG_1) || \ + ((WATCHDOG) == ADC_ANALOGWATCHDOG_2) || \ + ((WATCHDOG) == ADC_ANALOGWATCHDOG_3) ) + +#define IS_ADC_ANALOG_WATCHDOG_MODE(WATCHDOG) (((WATCHDOG) == ADC_ANALOGWATCHDOG_NONE) || \ + ((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_REG) || \ + ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_REG) ) + +#define IS_ADC_TRIGGER_FREQ(TRIGGER_FREQ) (((TRIGGER_FREQ) == LL_ADC_TRIGGER_FREQ_HIGH) || \ + ((TRIGGER_FREQ) == LL_ADC_TRIGGER_FREQ_LOW) ) + +#define IS_ADC_EVENT_TYPE(EVENT) (((EVENT) == ADC_EOSMP_EVENT) || \ + ((EVENT) == ADC_AWD1_EVENT) || \ + ((EVENT) == ADC_AWD2_EVENT) || \ + ((EVENT) == ADC_AWD3_EVENT) || \ + ((EVENT) == ADC_OVR_EVENT) ) + +/** + * @brief Verify that a given value is aligned with the ADC resolution range. + * @param __RESOLUTION__ ADC resolution (12, 10, 8 or 6 bits). + * @param __ADC_VALUE__ value checked against the resolution. + * @retval SET (__ADC_VALUE__ in line with __RESOLUTION__) or RESET (__ADC_VALUE__ not in line with __RESOLUTION__) + */ +#define IS_ADC_RANGE(__RESOLUTION__, __ADC_VALUE__) \ + ((__ADC_VALUE__) <= __LL_ADC_DIGITAL_SCALE(__RESOLUTION__)) + +/** @defgroup ADC_regular_nb_conv_verification ADC Regular Conversion Number Verification + * @{ + */ +#define IS_ADC_REGULAR_NB_CONV(LENGTH) (((LENGTH) >= 1UL) && ((LENGTH) <= 8UL)) +/** + * @} + */ + + +/* Private constants ---------------------------------------------------------*/ + +/** @defgroup ADC_Private_Constants ADC Private Constants + * @{ + */ + +/* Combination of all post-conversion flags bits: EOC/EOS, OVR, AWD */ +#define ADC_FLAG_POSTCONV_ALL (ADC_FLAG_AWD | ADC_FLAG_OVR | ADC_FLAG_EOS | ADC_FLAG_EOC) + +/* Internal definition to differentiate sequencer setting fixed or configurable */ +#define ADC_SCAN_SEQ_FIXED_INT 0x80000000U + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/** @defgroup ADC_Exported_Macros ADC Exported Macros + * @{ + */ +/* Macro for internal HAL driver usage, and possibly can be used into code of */ +/* final user. */ + +/** @defgroup ADC_HAL_EM_HANDLE_IT_FLAG HAL ADC macro to manage HAL ADC handle, IT and flags. + * @{ + */ + +/** @brief Reset ADC handle state. + * @param __HANDLE__ ADC handle + * @retval None + */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) +#define __HAL_ADC_RESET_HANDLE_STATE(__HANDLE__) \ + do{ \ + (__HANDLE__)->State = HAL_ADC_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_ADC_RESET_HANDLE_STATE(__HANDLE__) \ + ((__HANDLE__)->State = HAL_ADC_STATE_RESET) +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ + +/** + * @brief Enable ADC interrupt. + * @param __HANDLE__ ADC handle + * @param __INTERRUPT__ ADC Interrupt + * This parameter can be one of the following values: + * @arg @ref ADC_IT_RDY ADC Ready interrupt source + * @arg @ref ADC_IT_CCRDY ADC channel configuration ready interrupt source + * @arg @ref ADC_IT_EOSMP ADC End of Sampling interrupt source + * @arg @ref ADC_IT_EOC ADC End of Regular Conversion interrupt source + * @arg @ref ADC_IT_EOS ADC End of Regular sequence of Conversions interrupt source + * @arg @ref ADC_IT_OVR ADC overrun interrupt source + * @arg @ref ADC_IT_AWD1 ADC Analog watchdog 1 interrupt source (main analog watchdog) + * @arg @ref ADC_IT_AWD2 ADC Analog watchdog 2 interrupt source (additional analog watchdog) + * @arg @ref ADC_IT_AWD3 ADC Analog watchdog 3 interrupt source (additional analog watchdog) + * @retval None + */ +#define __HAL_ADC_ENABLE_IT(__HANDLE__, __INTERRUPT__) \ + (((__HANDLE__)->Instance->IER) |= (__INTERRUPT__)) + +/** + * @brief Disable ADC interrupt. + * @param __HANDLE__ ADC handle + * @param __INTERRUPT__ ADC Interrupt + * This parameter can be one of the following values: + * @arg @ref ADC_IT_RDY ADC Ready interrupt source + * @arg @ref ADC_IT_CCRDY ADC channel configuration ready interrupt source + * @arg @ref ADC_IT_EOSMP ADC End of Sampling interrupt source + * @arg @ref ADC_IT_EOC ADC End of Regular Conversion interrupt source + * @arg @ref ADC_IT_EOS ADC End of Regular sequence of Conversions interrupt source + * @arg @ref ADC_IT_OVR ADC overrun interrupt source + * @arg @ref ADC_IT_AWD1 ADC Analog watchdog 1 interrupt source (main analog watchdog) + * @arg @ref ADC_IT_AWD2 ADC Analog watchdog 2 interrupt source (additional analog watchdog) + * @arg @ref ADC_IT_AWD3 ADC Analog watchdog 3 interrupt source (additional analog watchdog) + * @retval None + */ +#define __HAL_ADC_DISABLE_IT(__HANDLE__, __INTERRUPT__) \ + (((__HANDLE__)->Instance->IER) &= ~(__INTERRUPT__)) + +/** @brief Checks if the specified ADC interrupt source is enabled or disabled. + * @param __HANDLE__ ADC handle + * @param __INTERRUPT__ ADC interrupt source to check + * This parameter can be one of the following values: + * @arg @ref ADC_IT_RDY ADC Ready interrupt source + * @arg @ref ADC_IT_CCRDY ADC channel configuration ready interrupt source + * @arg @ref ADC_IT_EOSMP ADC End of Sampling interrupt source + * @arg @ref ADC_IT_EOC ADC End of Regular Conversion interrupt source + * @arg @ref ADC_IT_EOS ADC End of Regular sequence of Conversions interrupt source + * @arg @ref ADC_IT_OVR ADC overrun interrupt source + * @arg @ref ADC_IT_AWD1 ADC Analog watchdog 1 interrupt source (main analog watchdog) + * @arg @ref ADC_IT_AWD2 ADC Analog watchdog 2 interrupt source (additional analog watchdog) + * @arg @ref ADC_IT_AWD3 ADC Analog watchdog 3 interrupt source (additional analog watchdog) + * @retval State of interruption (SET or RESET) + */ +#define __HAL_ADC_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) \ + (((__HANDLE__)->Instance->IER & (__INTERRUPT__)) == (__INTERRUPT__)) + +/** + * @brief Check whether the specified ADC flag is set or not. + * @param __HANDLE__ ADC handle + * @param __FLAG__ ADC flag + * This parameter can be one of the following values: + * @arg @ref ADC_FLAG_RDY ADC Ready flag + * @arg @ref ADC_FLAG_CCRDY ADC channel configuration ready flag + * @arg @ref ADC_FLAG_EOSMP ADC End of Sampling flag + * @arg @ref ADC_FLAG_EOC ADC End of Regular Conversion flag + * @arg @ref ADC_FLAG_EOS ADC End of Regular sequence of Conversions flag + * @arg @ref ADC_FLAG_OVR ADC overrun flag + * @arg @ref ADC_FLAG_AWD1 ADC Analog watchdog 1 flag (main analog watchdog) + * @arg @ref ADC_FLAG_AWD2 ADC Analog watchdog 2 flag (additional analog watchdog) + * @arg @ref ADC_FLAG_AWD3 ADC Analog watchdog 3 flag (additional analog watchdog) + * @retval State of flag (TRUE or FALSE). + */ +#define __HAL_ADC_GET_FLAG(__HANDLE__, __FLAG__) \ + ((((__HANDLE__)->Instance->ISR) & (__FLAG__)) == (__FLAG__)) + +/** + * @brief Clear the specified ADC flag. + * @param __HANDLE__ ADC handle + * @param __FLAG__ ADC flag + * This parameter can be one of the following values: + * @arg @ref ADC_FLAG_RDY ADC Ready flag + * @arg @ref ADC_FLAG_CCRDY ADC channel configuration ready flag + * @arg @ref ADC_FLAG_EOSMP ADC End of Sampling flag + * @arg @ref ADC_FLAG_EOC ADC End of Regular Conversion flag + * @arg @ref ADC_FLAG_EOS ADC End of Regular sequence of Conversions flag + * @arg @ref ADC_FLAG_OVR ADC overrun flag + * @arg @ref ADC_FLAG_AWD1 ADC Analog watchdog 1 flag (main analog watchdog) + * @arg @ref ADC_FLAG_AWD2 ADC Analog watchdog 2 flag (additional analog watchdog) + * @arg @ref ADC_FLAG_AWD3 ADC Analog watchdog 3 flag (additional analog watchdog) + * @retval None + */ +/* Note: bit cleared bit by writing 1 (writing 0 has no effect on any bit of register ISR) */ +#define __HAL_ADC_CLEAR_FLAG(__HANDLE__, __FLAG__) \ + (((__HANDLE__)->Instance->ISR) = (__FLAG__)) + +/** + * @} + */ + +/** @defgroup ADC_HAL_EM_HELPER_MACRO HAL ADC helper macro + * @{ + */ + +/** + * @brief Helper macro to get ADC channel number in decimal format + * from literals ADC_CHANNEL_x. + * @note Example: + * __HAL_ADC_CHANNEL_TO_DECIMAL_NB(ADC_CHANNEL_4) + * will return decimal number "4". + * @note The input can be a value from functions where a channel + * number is returned, either defined with number + * or with bitfield (only one bit must be set). + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref ADC_CHANNEL_0 + * @arg @ref ADC_CHANNEL_1 + * @arg @ref ADC_CHANNEL_2 + * @arg @ref ADC_CHANNEL_3 + * @arg @ref ADC_CHANNEL_4 + * @arg @ref ADC_CHANNEL_5 + * @arg @ref ADC_CHANNEL_6 + * @arg @ref ADC_CHANNEL_7 + * @arg @ref ADC_CHANNEL_8 + * @arg @ref ADC_CHANNEL_9 + * @arg @ref ADC_CHANNEL_10 + * @arg @ref ADC_CHANNEL_11 + * @arg @ref ADC_CHANNEL_12 + * @arg @ref ADC_CHANNEL_13 + * @arg @ref ADC_CHANNEL_14 + * @arg @ref ADC_CHANNEL_15 (1) + * @arg @ref ADC_CHANNEL_16 (1) + * @arg @ref ADC_CHANNEL_17 (1) + * @arg @ref ADC_CHANNEL_18 + * @arg @ref ADC_CHANNEL_VREFINT + * @arg @ref ADC_CHANNEL_TEMPSENSOR + * @arg @ref ADC_CHANNEL_VBAT + * + * (1) On STM32G0, parameter can be set in ADC group sequencer + * only if sequencer is set in mode "not fully configurable", + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). + * @retval Value between Min_Data=0 and Max_Data=18 + */ +#define __HAL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__) \ + __LL_ADC_CHANNEL_TO_DECIMAL_NB((__CHANNEL__)) + +/** + * @brief Helper macro to get ADC channel in literal format ADC_CHANNEL_x + * from number in decimal format. + * @note Example: + * __HAL_ADC_DECIMAL_NB_TO_CHANNEL(4) + * will return a data equivalent to "ADC_CHANNEL_4". + * @param __DECIMAL_NB__ Value between Min_Data=0 and Max_Data=18 + * @retval Returned value can be one of the following values: + * @arg @ref ADC_CHANNEL_0 + * @arg @ref ADC_CHANNEL_1 + * @arg @ref ADC_CHANNEL_2 + * @arg @ref ADC_CHANNEL_3 + * @arg @ref ADC_CHANNEL_4 + * @arg @ref ADC_CHANNEL_5 + * @arg @ref ADC_CHANNEL_6 + * @arg @ref ADC_CHANNEL_7 + * @arg @ref ADC_CHANNEL_8 + * @arg @ref ADC_CHANNEL_9 + * @arg @ref ADC_CHANNEL_10 + * @arg @ref ADC_CHANNEL_11 + * @arg @ref ADC_CHANNEL_12 + * @arg @ref ADC_CHANNEL_13 + * @arg @ref ADC_CHANNEL_14 + * @arg @ref ADC_CHANNEL_15 (1) + * @arg @ref ADC_CHANNEL_16 (1) + * @arg @ref ADC_CHANNEL_17 (1) + * @arg @ref ADC_CHANNEL_18 + * @arg @ref ADC_CHANNEL_VREFINT (2) + * @arg @ref ADC_CHANNEL_TEMPSENSOR (2) + * @arg @ref ADC_CHANNEL_VBAT (2) + * + * (1) On STM32G0, parameter can be set in ADC group sequencer + * only if sequencer is set in mode "not fully configurable", + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable().\n + * (2) For ADC channel read back from ADC register, + * comparison with internal channel parameter to be done + * using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(). + */ +#define __HAL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__) \ + __LL_ADC_DECIMAL_NB_TO_CHANNEL((__DECIMAL_NB__)) + +/** + * @brief Helper macro to determine whether the selected channel + * corresponds to literal definitions of driver. + * @note The different literal definitions of ADC channels are: + * - ADC internal channel: + * ADC_CHANNEL_VREFINT, ADC_CHANNEL_TEMPSENSOR, ... + * - ADC external channel (channel connected to a GPIO pin): + * ADC_CHANNEL_1, ADC_CHANNEL_2, ... + * @note The channel parameter must be a value defined from literal + * definition of a ADC internal channel (ADC_CHANNEL_VREFINT, + * ADC_CHANNEL_TEMPSENSOR, ...), + * ADC external channel (ADC_CHANNEL_1, ADC_CHANNEL_2, ...), + * must not be a value from functions where a channel number is + * returned from ADC registers, + * because internal and external channels share the same channel + * number in ADC registers. The differentiation is made only with + * parameters definitions of driver. + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref ADC_CHANNEL_0 + * @arg @ref ADC_CHANNEL_1 + * @arg @ref ADC_CHANNEL_2 + * @arg @ref ADC_CHANNEL_3 + * @arg @ref ADC_CHANNEL_4 + * @arg @ref ADC_CHANNEL_5 + * @arg @ref ADC_CHANNEL_6 + * @arg @ref ADC_CHANNEL_7 + * @arg @ref ADC_CHANNEL_8 + * @arg @ref ADC_CHANNEL_9 + * @arg @ref ADC_CHANNEL_10 + * @arg @ref ADC_CHANNEL_11 + * @arg @ref ADC_CHANNEL_12 + * @arg @ref ADC_CHANNEL_13 + * @arg @ref ADC_CHANNEL_14 + * @arg @ref ADC_CHANNEL_15 (1) + * @arg @ref ADC_CHANNEL_16 (1) + * @arg @ref ADC_CHANNEL_17 (1) + * @arg @ref ADC_CHANNEL_18 + * @arg @ref ADC_CHANNEL_VREFINT + * @arg @ref ADC_CHANNEL_TEMPSENSOR + * @arg @ref ADC_CHANNEL_VBAT + * + * (1) On STM32G0, parameter can be set in ADC group sequencer + * only if sequencer is set in mode "not fully configurable", + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). + * @retval Value "0" if the channel corresponds to a parameter definition of a ADC external channel + * (channel connected to a GPIO pin). + * Value "1" if the channel corresponds to a parameter definition of a ADC internal channel. + */ +#define __HAL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__) \ + __LL_ADC_IS_CHANNEL_INTERNAL((__CHANNEL__)) + +/** + * @brief Helper macro to convert a channel defined from parameter + * definition of a ADC internal channel (ADC_CHANNEL_VREFINT, + * ADC_CHANNEL_TEMPSENSOR, ...), + * to its equivalent parameter definition of a ADC external channel + * (ADC_CHANNEL_1, ADC_CHANNEL_2, ...). + * @note The channel parameter can be, additionally to a value + * defined from parameter definition of a ADC internal channel + * (ADC_CHANNEL_VREFINT, ADC_CHANNEL_TEMPSENSOR, ...), + * a value defined from parameter definition of + * ADC external channel (ADC_CHANNEL_1, ADC_CHANNEL_2, ...) + * or a value from functions where a channel number is returned + * from ADC registers. + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref ADC_CHANNEL_0 + * @arg @ref ADC_CHANNEL_1 + * @arg @ref ADC_CHANNEL_2 + * @arg @ref ADC_CHANNEL_3 + * @arg @ref ADC_CHANNEL_4 + * @arg @ref ADC_CHANNEL_5 + * @arg @ref ADC_CHANNEL_6 + * @arg @ref ADC_CHANNEL_7 + * @arg @ref ADC_CHANNEL_8 + * @arg @ref ADC_CHANNEL_9 + * @arg @ref ADC_CHANNEL_10 + * @arg @ref ADC_CHANNEL_11 + * @arg @ref ADC_CHANNEL_12 + * @arg @ref ADC_CHANNEL_13 + * @arg @ref ADC_CHANNEL_14 + * @arg @ref ADC_CHANNEL_15 (1) + * @arg @ref ADC_CHANNEL_16 (1) + * @arg @ref ADC_CHANNEL_17 (1) + * @arg @ref ADC_CHANNEL_18 + * @arg @ref ADC_CHANNEL_VREFINT + * @arg @ref ADC_CHANNEL_TEMPSENSOR + * @arg @ref ADC_CHANNEL_VBAT + * + * (1) On STM32G0, parameter can be set in ADC group sequencer + * only if sequencer is set in mode "not fully configurable", + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). + * @retval Returned value can be one of the following values: + * @arg @ref ADC_CHANNEL_0 + * @arg @ref ADC_CHANNEL_1 + * @arg @ref ADC_CHANNEL_2 + * @arg @ref ADC_CHANNEL_3 + * @arg @ref ADC_CHANNEL_4 + * @arg @ref ADC_CHANNEL_5 + * @arg @ref ADC_CHANNEL_6 + * @arg @ref ADC_CHANNEL_7 + * @arg @ref ADC_CHANNEL_8 + * @arg @ref ADC_CHANNEL_9 + * @arg @ref ADC_CHANNEL_10 + * @arg @ref ADC_CHANNEL_11 + * @arg @ref ADC_CHANNEL_12 + * @arg @ref ADC_CHANNEL_13 + * @arg @ref ADC_CHANNEL_14 + * @arg @ref ADC_CHANNEL_15 + * @arg @ref ADC_CHANNEL_16 + * @arg @ref ADC_CHANNEL_17 + * @arg @ref ADC_CHANNEL_18 + */ +#define __HAL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__) \ + __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL((__CHANNEL__)) + +/** + * @brief Helper macro to determine whether the internal channel + * selected is available on the ADC instance selected. + * @note The channel parameter must be a value defined from parameter + * definition of a ADC internal channel (ADC_CHANNEL_VREFINT, + * ADC_CHANNEL_TEMPSENSOR, ...), + * must not be a value defined from parameter definition of + * ADC external channel (ADC_CHANNEL_1, ADC_CHANNEL_2, ...) + * or a value from functions where a channel number is + * returned from ADC registers, + * because internal and external channels share the same channel + * number in ADC registers. The differentiation is made only with + * parameters definitions of driver. + * @param __ADC_INSTANCE__ ADC instance + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref ADC_CHANNEL_VREFINT + * @arg @ref ADC_CHANNEL_TEMPSENSOR + * @arg @ref ADC_CHANNEL_VBAT + * @retval Value "0" if the internal channel selected is not available on the ADC instance selected. + * Value "1" if the internal channel selected is available on the ADC instance selected. + */ +#define __HAL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__) \ + __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE((__ADC_INSTANCE__), (__CHANNEL__)) + +/** + * @brief Helper macro to select the ADC common instance + * to which is belonging the selected ADC instance. + * @note ADC common register instance can be used for: + * - Set parameters common to several ADC instances + * - Multimode (for devices with several ADC instances) + * Refer to functions having argument "ADCxy_COMMON" as parameter. + * @param __ADCx__ ADC instance + * @retval ADC common register instance + */ +#define __HAL_ADC_COMMON_INSTANCE(__ADCx__) \ + __LL_ADC_COMMON_INSTANCE((__ADCx__)) + +/** + * @brief Helper macro to check if all ADC instances sharing the same + * ADC common instance are disabled. + * @note This check is required by functions with setting conditioned to + * ADC state: + * All ADC instances of the ADC common group must be disabled. + * Refer to functions having argument "ADCxy_COMMON" as parameter. + * @note On devices with only 1 ADC common instance, parameter of this macro + * is useless and can be ignored (parameter kept for compatibility + * with devices featuring several ADC common instances). + * @param __ADCXY_COMMON__ ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @retval Value "0" if all ADC instances sharing the same ADC common instance + * are disabled. + * Value "1" if at least one ADC instance sharing the same ADC common instance + * is enabled. + */ +#define __HAL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__) \ + __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE((__ADCXY_COMMON__)) + +/** + * @brief Helper macro to define the ADC conversion data full-scale digital + * value corresponding to the selected ADC resolution. + * @note ADC conversion data full-scale corresponds to voltage range + * determined by analog voltage references Vref+ and Vref- + * (refer to reference manual). + * @param __ADC_RESOLUTION__ This parameter can be one of the following values: + * @arg @ref ADC_RESOLUTION_12B + * @arg @ref ADC_RESOLUTION_10B + * @arg @ref ADC_RESOLUTION_8B + * @arg @ref ADC_RESOLUTION_6B + * @retval ADC conversion data full-scale digital value + */ +#define __HAL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__) \ + __LL_ADC_DIGITAL_SCALE((__ADC_RESOLUTION__)) + +/** + * @brief Helper macro to convert the ADC conversion data from + * a resolution to another resolution. + * @param __DATA__ ADC conversion data to be converted + * @param __ADC_RESOLUTION_CURRENT__ Resolution of to the data to be converted + * This parameter can be one of the following values: + * @arg @ref ADC_RESOLUTION_12B + * @arg @ref ADC_RESOLUTION_10B + * @arg @ref ADC_RESOLUTION_8B + * @arg @ref ADC_RESOLUTION_6B + * @param __ADC_RESOLUTION_TARGET__ Resolution of the data after conversion + * This parameter can be one of the following values: + * @arg @ref ADC_RESOLUTION_12B + * @arg @ref ADC_RESOLUTION_10B + * @arg @ref ADC_RESOLUTION_8B + * @arg @ref ADC_RESOLUTION_6B + * @retval ADC conversion data to the requested resolution + */ +#define __HAL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,\ + __ADC_RESOLUTION_CURRENT__,\ + __ADC_RESOLUTION_TARGET__) \ +__LL_ADC_CONVERT_DATA_RESOLUTION((__DATA__),\ + (__ADC_RESOLUTION_CURRENT__),\ + (__ADC_RESOLUTION_TARGET__)) + +/** + * @brief Helper macro to calculate the voltage (unit: mVolt) + * corresponding to a ADC conversion data (unit: digital value). + * @note Analog reference voltage (Vref+) must be either known from + * user board environment or can be calculated using ADC measurement + * and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE(). + * @param __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV) + * @param __ADC_DATA__ ADC conversion data (resolution 12 bits) + * (unit: digital value). + * @param __ADC_RESOLUTION__ This parameter can be one of the following values: + * @arg @ref ADC_RESOLUTION_12B + * @arg @ref ADC_RESOLUTION_10B + * @arg @ref ADC_RESOLUTION_8B + * @arg @ref ADC_RESOLUTION_6B + * @retval ADC conversion data equivalent voltage value (unit: mVolt) + */ +#define __HAL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\ + __ADC_DATA__,\ + __ADC_RESOLUTION__) \ +__LL_ADC_CALC_DATA_TO_VOLTAGE((__VREFANALOG_VOLTAGE__),\ + (__ADC_DATA__),\ + (__ADC_RESOLUTION__)) + +/** + * @brief Helper macro to calculate analog reference voltage (Vref+) + * (unit: mVolt) from ADC conversion data of internal voltage + * reference VrefInt. + * @note Computation is using VrefInt calibration value + * stored in system memory for each device during production. + * @note This voltage depends on user board environment: voltage level + * connected to pin Vref+. + * On devices with small package, the pin Vref+ is not present + * and internally bonded to pin Vdda. + * @note On this STM32 series, calibration data of internal voltage reference + * VrefInt corresponds to a resolution of 12 bits, + * this is the recommended ADC resolution to convert voltage of + * internal voltage reference VrefInt. + * Otherwise, this macro performs the processing to scale + * ADC conversion data to 12 bits. + * @param __VREFINT_ADC_DATA__ ADC conversion data (resolution 12 bits) + * of internal voltage reference VrefInt (unit: digital value). + * @param __ADC_RESOLUTION__ This parameter can be one of the following values: + * @arg @ref ADC_RESOLUTION_12B + * @arg @ref ADC_RESOLUTION_10B + * @arg @ref ADC_RESOLUTION_8B + * @arg @ref ADC_RESOLUTION_6B + * @retval Analog reference voltage (unit: mV) + */ +#define __HAL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\ + __ADC_RESOLUTION__) \ +__LL_ADC_CALC_VREFANALOG_VOLTAGE((__VREFINT_ADC_DATA__),\ + (__ADC_RESOLUTION__)) + +/** + * @brief Helper macro to calculate the temperature (unit: degree Celsius) + * from ADC conversion data of internal temperature sensor. + * @note Computation is using temperature sensor calibration values + * stored in system memory for each device during production. + * @note Calculation formula: + * Temperature = ((TS_ADC_DATA - TS_CAL1) + * * (TS_CAL2_TEMP - TS_CAL1_TEMP)) + * / (TS_CAL2 - TS_CAL1) + TS_CAL1_TEMP + * with TS_ADC_DATA = temperature sensor raw data measured by ADC + * Avg_Slope = (TS_CAL2 - TS_CAL1) + * / (TS_CAL2_TEMP - TS_CAL1_TEMP) + * TS_CAL1 = equivalent TS_ADC_DATA at temperature + * TEMP_DEGC_CAL1 (calibrated in factory) + * TS_CAL2 = equivalent TS_ADC_DATA at temperature + * TEMP_DEGC_CAL2 (calibrated in factory) + * Caution: Calculation relevancy under reserve that calibration + * parameters are correct (address and data). + * To calculate temperature using temperature sensor + * datasheet typical values (generic values less, therefore + * less accurate than calibrated values), + * use helper macro @ref __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(). + * @note As calculation input, the analog reference voltage (Vref+) must be + * defined as it impacts the ADC LSB equivalent voltage. + * @note Analog reference voltage (Vref+) must be either known from + * user board environment or can be calculated using ADC measurement + * and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE(). + * @note On this STM32 series, calibration data of temperature sensor + * corresponds to a resolution of 12 bits, + * this is the recommended ADC resolution to convert voltage of + * temperature sensor. + * Otherwise, this macro performs the processing to scale + * ADC conversion data to 12 bits. + * @param __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV) + * @param __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal + * temperature sensor (unit: digital value). + * @param __ADC_RESOLUTION__ ADC resolution at which internal temperature + * sensor voltage has been measured. + * This parameter can be one of the following values: + * @arg @ref ADC_RESOLUTION_12B + * @arg @ref ADC_RESOLUTION_10B + * @arg @ref ADC_RESOLUTION_8B + * @arg @ref ADC_RESOLUTION_6B + * @retval Temperature (unit: degree Celsius) + */ +#define __HAL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\ + __TEMPSENSOR_ADC_DATA__,\ + __ADC_RESOLUTION__) \ +__LL_ADC_CALC_TEMPERATURE((__VREFANALOG_VOLTAGE__),\ + (__TEMPSENSOR_ADC_DATA__),\ + (__ADC_RESOLUTION__)) + +/** + * @brief Helper macro to calculate the temperature (unit: degree Celsius) + * from ADC conversion data of internal temperature sensor. + * @note Computation is using temperature sensor typical values + * (refer to device datasheet). + * @note Calculation formula: + * Temperature = (TS_TYP_CALx_VOLT(uV) - TS_ADC_DATA * Conversion_uV) + * / Avg_Slope + CALx_TEMP + * with TS_ADC_DATA = temperature sensor raw data measured by ADC + * (unit: digital value) + * Avg_Slope = temperature sensor slope + * (unit: uV/Degree Celsius) + * TS_TYP_CALx_VOLT = temperature sensor digital value at + * temperature CALx_TEMP (unit: mV) + * Caution: Calculation relevancy under reserve the temperature sensor + * of the current device has characteristics in line with + * datasheet typical values. + * If temperature sensor calibration values are available on + * on this device (presence of macro __LL_ADC_CALC_TEMPERATURE()), + * temperature calculation will be more accurate using + * helper macro @ref __LL_ADC_CALC_TEMPERATURE(). + * @note As calculation input, the analog reference voltage (Vref+) must be + * defined as it impacts the ADC LSB equivalent voltage. + * @note Analog reference voltage (Vref+) must be either known from + * user board environment or can be calculated using ADC measurement + * and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE(). + * @note ADC measurement data must correspond to a resolution of 12bits + * (full scale digital value 4095). If not the case, the data must be + * preliminarily rescaled to an equivalent resolution of 12 bits. + * @param __TEMPSENSOR_TYP_AVGSLOPE__ Device datasheet data: Temperature sensor slope typical value + (unit: uV/DegCelsius). + * On STM32G0, refer to device datasheet parameter "Avg_Slope". + * @param __TEMPSENSOR_TYP_CALX_V__ Device datasheet data: Temperature sensor voltage typical value (at + temperature and Vref+ defined in parameters below) (unit: mV). + * On STM32G0, refer to device datasheet parameter "V30" (corresponding to TS_CAL1). + * @param __TEMPSENSOR_CALX_TEMP__ Device datasheet data: Temperature at which temperature sensor voltage (see + parameter above) is corresponding (unit: mV) + * @param __VREFANALOG_VOLTAGE__ Analog voltage reference (Vref+) voltage (unit: mV) + * @param __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal temperature sensor (unit: digital value). + * @param __ADC_RESOLUTION__ ADC resolution at which internal temperature sensor voltage has been measured. + * This parameter can be one of the following values: + * @arg @ref ADC_RESOLUTION_12B + * @arg @ref ADC_RESOLUTION_10B + * @arg @ref ADC_RESOLUTION_8B + * @arg @ref ADC_RESOLUTION_6B + * @retval Temperature (unit: degree Celsius) + */ +#define __HAL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\ + __TEMPSENSOR_TYP_CALX_V__,\ + __TEMPSENSOR_CALX_TEMP__,\ + __VREFANALOG_VOLTAGE__,\ + __TEMPSENSOR_ADC_DATA__,\ + __ADC_RESOLUTION__) \ +__LL_ADC_CALC_TEMPERATURE_TYP_PARAMS((__TEMPSENSOR_TYP_AVGSLOPE__),\ + (__TEMPSENSOR_TYP_CALX_V__),\ + (__TEMPSENSOR_CALX_TEMP__),\ + (__VREFANALOG_VOLTAGE__),\ + (__TEMPSENSOR_ADC_DATA__),\ + (__ADC_RESOLUTION__)) + +/** + * @} + */ + +/** + * @} + */ + +/* Include ADC HAL Extended module */ +#include "stm32g0xx_hal_adc_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup ADC_Exported_Functions + * @{ + */ + +/** @addtogroup ADC_Exported_Functions_Group1 + * @brief Initialization and Configuration functions + * @{ + */ +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc); +void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc); +void HAL_ADC_MspDeInit(ADC_HandleTypeDef *hadc); + +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) +/* Callbacks Register/UnRegister functions ***********************************/ +HAL_StatusTypeDef HAL_ADC_RegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef CallbackID, + pADC_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_ADC_UnRegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @addtogroup ADC_Exported_Functions_Group2 + * @brief IO operation functions + * @{ + */ +/* IO operation functions *****************************************************/ + +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout); +HAL_StatusTypeDef HAL_ADC_PollForEvent(ADC_HandleTypeDef *hadc, uint32_t EventType, uint32_t Timeout); + +/* Non-blocking mode: Interruption */ +HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc); + +/* Non-blocking mode: DMA */ +HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length); +HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc); + +/* ADC retrieve conversion value intended to be used with polling or interruption */ +uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc); + +/* ADC IRQHandler and Callbacks used in non-blocking modes (Interruption and DMA) */ +void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc); +void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc); +void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc); +void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc); +void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc); +/** + * @} + */ + +/** @addtogroup ADC_Exported_Functions_Group3 Peripheral Control functions + * @brief Peripheral Control functions + * @{ + */ +/* Peripheral Control functions ***********************************************/ +HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig); +HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig); + +/** + * @} + */ + +/* Peripheral State functions *************************************************/ +/** @addtogroup ADC_Exported_Functions_Group4 + * @{ + */ +uint32_t HAL_ADC_GetState(ADC_HandleTypeDef *hadc); +uint32_t HAL_ADC_GetError(ADC_HandleTypeDef *hadc); + +/** + * @} + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32G0xx_HAL_ADC_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_adc_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_adc_ex.h new file mode 100644 index 0000000..dbf21eb --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_adc_ex.h @@ -0,0 +1,186 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_adc_ex.h + * @author MCD Application Team + * @brief Header file of ADC HAL extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_ADC_EX_H +#define STM32G0xx_HAL_ADC_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup ADCEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup ADCEx_Exported_Types ADC Extended Exported Types + * @{ + */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup ADCEx_Exported_Constants ADC Extended Exported Constants + * @{ + */ + +/** @defgroup ADC_HAL_EC_GROUPS ADC instance - Groups + * @{ + */ +#define ADC_REGULAR_GROUP (LL_ADC_GROUP_REGULAR) /*!< ADC group regular (available on + all STM32 devices) */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/** @defgroup ADCEx_Private_Macro_internal_HAL_driver ADC Extended Private Macros + * @{ + */ +/* Macro reserved for internal HAL driver usage, not intended to be used in */ +/* code of final user. */ + +/** + * @brief Check whether or not ADC is independent. + * @param __HANDLE__ ADC handle. + * @note When multimode feature is not available, the macro always returns SET. + * @retval SET (ADC is independent) or RESET (ADC is not). + */ +#define ADC_IS_INDEPENDENT(__HANDLE__) (SET) + + +/** + * @brief Calibration factor size verification (7 bits maximum). + * @param __CALIBRATION_FACTOR__ Calibration factor value. + * @retval SET (__CALIBRATION_FACTOR__ is within the authorized size) or RESET (__CALIBRATION_FACTOR__ is too large) + */ +#define IS_ADC_CALFACT(__CALIBRATION_FACTOR__) ((__CALIBRATION_FACTOR__) <= (0x7FU)) + +/** + * @brief Verify the ADC oversampling ratio. + * @param __RATIO__ programmed ADC oversampling ratio. + * @retval SET (__RATIO__ is a valid value) or RESET (__RATIO__ is invalid) + */ +#define IS_ADC_OVERSAMPLING_RATIO(__RATIO__) (((__RATIO__) == ADC_OVERSAMPLING_RATIO_2 ) || \ + ((__RATIO__) == ADC_OVERSAMPLING_RATIO_4 ) || \ + ((__RATIO__) == ADC_OVERSAMPLING_RATIO_8 ) || \ + ((__RATIO__) == ADC_OVERSAMPLING_RATIO_16 ) || \ + ((__RATIO__) == ADC_OVERSAMPLING_RATIO_32 ) || \ + ((__RATIO__) == ADC_OVERSAMPLING_RATIO_64 ) || \ + ((__RATIO__) == ADC_OVERSAMPLING_RATIO_128 ) || \ + ((__RATIO__) == ADC_OVERSAMPLING_RATIO_256 )) + +/** + * @brief Verify the ADC oversampling shift. + * @param __SHIFT__ programmed ADC oversampling shift. + * @retval SET (__SHIFT__ is a valid value) or RESET (__SHIFT__ is invalid) + */ +#define IS_ADC_RIGHT_BIT_SHIFT(__SHIFT__) (((__SHIFT__) == ADC_RIGHTBITSHIFT_NONE) || \ + ((__SHIFT__) == ADC_RIGHTBITSHIFT_1 ) || \ + ((__SHIFT__) == ADC_RIGHTBITSHIFT_2 ) || \ + ((__SHIFT__) == ADC_RIGHTBITSHIFT_3 ) || \ + ((__SHIFT__) == ADC_RIGHTBITSHIFT_4 ) || \ + ((__SHIFT__) == ADC_RIGHTBITSHIFT_5 ) || \ + ((__SHIFT__) == ADC_RIGHTBITSHIFT_6 ) || \ + ((__SHIFT__) == ADC_RIGHTBITSHIFT_7 ) || \ + ((__SHIFT__) == ADC_RIGHTBITSHIFT_8 )) + +/** + * @brief Verify the ADC oversampling triggered mode. + * @param __MODE__ programmed ADC oversampling triggered mode. + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_ADC_TRIGGERED_OVERSAMPLING_MODE(__MODE__) (((__MODE__) == ADC_TRIGGEREDMODE_SINGLE_TRIGGER) || \ + ((__MODE__) == ADC_TRIGGEREDMODE_MULTI_TRIGGER) ) + + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup ADCEx_Exported_Functions + * @{ + */ + +/** @addtogroup ADCEx_Exported_Functions_Group1 + * @{ + */ +/* IO operation functions *****************************************************/ + +/* ADC calibration */ +HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc); +uint32_t HAL_ADCEx_Calibration_GetValue(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef HAL_ADCEx_Calibration_SetValue(ADC_HandleTypeDef *hadc, uint32_t CalibrationFactor); + +/* ADC IRQHandler and Callbacks used in non-blocking modes (Interruption) */ +void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc); +void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc); +void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc); +void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc); + +/** + * @} + */ + +/** @addtogroup ADCEx_Exported_Functions_Group2 + * @{ + */ +/* Peripheral Control functions ***********************************************/ +HAL_StatusTypeDef HAL_ADCEx_DisableVoltageRegulator(ADC_HandleTypeDef *hadc); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_ADC_EX_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_cec.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_cec.h new file mode 100644 index 0000000..02d030a --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_cec.h @@ -0,0 +1,804 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_cec.h + * @author MCD Application Team + * @brief Header file of CEC HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_CEC_H +#define STM32G0xx_HAL_CEC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +#if defined (CEC) + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup CEC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup CEC_Exported_Types CEC Exported Types + * @{ + */ + +/** + * @brief CEC Init Structure definition + */ +typedef struct +{ + uint32_t SignalFreeTime; /*!< Set SFT field, specifies the Signal Free Time. + It can be one of CEC_Signal_Free_Time + and belongs to the set {0,...,7} where + 0x0 is the default configuration + else means 0.5 + (SignalFreeTime - 1) nominal data bit periods */ + + uint32_t Tolerance; /*!< Set RXTOL bit, specifies the tolerance accepted on the received waveforms, + it can be a value of CEC_Tolerance : + it is either CEC_STANDARD_TOLERANCE or CEC_EXTENDED_TOLERANCE */ + + uint32_t BRERxStop; /*!< Set BRESTP bit CEC_BRERxStop : specifies whether or not a Bit Rising + Error stops the reception. + CEC_NO_RX_STOP_ON_BRE: reception is not stopped. + CEC_RX_STOP_ON_BRE: reception is stopped. */ + + uint32_t BREErrorBitGen; /*!< Set BREGEN bit CEC_BREErrorBitGen : specifies whether or not an + Error-Bit is generated on the + CEC line upon Bit Rising Error detection. + CEC_BRE_ERRORBIT_NO_GENERATION: no error-bit generation. + CEC_BRE_ERRORBIT_GENERATION: error-bit generation if BRESTP is set. */ + + uint32_t LBPEErrorBitGen; /*!< Set LBPEGEN bit CEC_LBPEErrorBitGen : specifies whether or not an + Error-Bit is generated on the + CEC line upon Long Bit Period Error detection. + CEC_LBPE_ERRORBIT_NO_GENERATION: no error-bit generation. + CEC_LBPE_ERRORBIT_GENERATION: error-bit generation. */ + + uint32_t BroadcastMsgNoErrorBitGen; /*!< Set BRDNOGEN bit CEC_BroadCastMsgErrorBitGen : allows to avoid an + Error-Bit generation on the CEC line + upon an error detected on a broadcast message. + + It supersedes BREGEN and LBPEGEN bits for a broadcast message error + handling. It can take two values: + + 1) CEC_BROADCASTERROR_ERRORBIT_GENERATION. + a) BRE detection: error-bit generation on the CEC line if + BRESTP=CEC_RX_STOP_ON_BRE and BREGEN=CEC_BRE_ERRORBIT_NO_GENERATION. + b) LBPE detection: error-bit generation on the CEC line + if LBPGEN=CEC_LBPE_ERRORBIT_NO_GENERATION. + + 2) CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION. + no error-bit generation in case neither a) nor b) are satisfied. + Additionally, there is no error-bit generation in case of Short Bit + Period Error detection in a broadcast message while LSTN bit is set. */ + + uint32_t SignalFreeTimeOption; /*!< Set SFTOP bit CEC_SFT_Option : specifies when SFT timer starts. + CEC_SFT_START_ON_TXSOM SFT: timer starts when TXSOM is set by software. + CEC_SFT_START_ON_TX_RX_END: SFT timer starts automatically at the end + of message transmission/reception. */ + + uint32_t ListenMode; /*!< Set LSTN bit CEC_Listening_Mode : specifies device listening mode. + It can take two values: + + CEC_REDUCED_LISTENING_MODE: CEC peripheral receives only message addressed + to its own address (OAR). Messages addressed to different destination + are ignored. + Broadcast messages are always received. + + CEC_FULL_LISTENING_MODE: CEC peripheral receives messages addressed to its + own address (OAR) with positive acknowledge. Messages addressed to + different destination are received, but without interfering with the + CEC bus: no acknowledge sent. */ + + uint16_t OwnAddress; /*!< Own addresses configuration + This parameter can be a value of CEC_OWN_ADDRESS */ + + uint8_t *RxBuffer; /*!< CEC Rx buffer pointer */ + + +} CEC_InitTypeDef; + +/** + * @brief HAL CEC State definition + * @note HAL CEC State value is a combination of 2 different substates: gState and RxState + (see CEC_State_Definition). + * - gState contains CEC state information related to global Handle management + * and also information related to Tx operations. + * gState value coding follow below described bitmap : + * b7 (not used) + * x : Should be set to 0 + * b6 Error information + * 0 : No Error + * 1 : Error + * b5 CEC peripheral initialization status + * 0 : Reset (peripheral not initialized) + * 1 : Init done (peripheral initialized. HAL CEC Init function already called) + * b4-b3 (not used) + * xx : Should be set to 00 + * b2 Intrinsic process state + * 0 : Ready + * 1 : Busy (peripheral busy with some configuration or internal operations) + * b1 (not used) + * x : Should be set to 0 + * b0 Tx state + * 0 : Ready (no Tx operation ongoing) + * 1 : Busy (Tx operation ongoing) + * - RxState contains information related to Rx operations. + * RxState value coding follow below described bitmap : + * b7-b6 (not used) + * xx : Should be set to 00 + * b5 CEC peripheral initialization status + * 0 : Reset (peripheral not initialized) + * 1 : Init done (peripheral initialized) + * b4-b2 (not used) + * xxx : Should be set to 000 + * b1 Rx state + * 0 : Ready (no Rx operation ongoing) + * 1 : Busy (Rx operation ongoing) + * b0 (not used) + * x : Should be set to 0. + */ +typedef uint32_t HAL_CEC_StateTypeDef; + +/** + * @brief CEC handle Structure definition + */ +#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1) +typedef struct __CEC_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */ +{ + CEC_TypeDef *Instance; /*!< CEC registers base address */ + + CEC_InitTypeDef Init; /*!< CEC communication parameters */ + + const uint8_t *pTxBuffPtr; /*!< Pointer to CEC Tx transfer Buffer */ + + uint16_t TxXferCount; /*!< CEC Tx Transfer Counter */ + + uint16_t RxXferSize; /*!< CEC Rx Transfer size, 0: header received only */ + + HAL_LockTypeDef Lock; /*!< Locking object */ + + HAL_CEC_StateTypeDef gState; /*!< CEC state information related to global Handle management + and also related to Tx operations. + This parameter can be a value of HAL_CEC_StateTypeDef */ + + HAL_CEC_StateTypeDef RxState; /*!< CEC state information related to Rx operations. + This parameter can be a value of HAL_CEC_StateTypeDef */ + + uint32_t ErrorCode; /*!< For errors handling purposes, copy of ISR register + in case error is reported */ + +#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1) + void (* TxCpltCallback)(struct __CEC_HandleTypeDef + *hcec); /*!< CEC Tx Transfer completed callback */ + void (* RxCpltCallback)(struct __CEC_HandleTypeDef *hcec, + uint32_t RxFrameSize); /*!< CEC Rx Transfer completed callback */ + void (* ErrorCallback)(struct __CEC_HandleTypeDef *hcec); /*!< CEC error callback */ + + void (* MspInitCallback)(struct __CEC_HandleTypeDef *hcec); /*!< CEC Msp Init callback */ + void (* MspDeInitCallback)(struct __CEC_HandleTypeDef *hcec); /*!< CEC Msp DeInit callback */ + +#endif /* (USE_HAL_CEC_REGISTER_CALLBACKS) */ +} CEC_HandleTypeDef; + +#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1) +/** + * @brief HAL CEC Callback ID enumeration definition + */ +typedef enum +{ + HAL_CEC_TX_CPLT_CB_ID = 0x00U, /*!< CEC Tx Transfer completed callback ID */ + HAL_CEC_RX_CPLT_CB_ID = 0x01U, /*!< CEC Rx Transfer completed callback ID */ + HAL_CEC_ERROR_CB_ID = 0x02U, /*!< CEC error callback ID */ + HAL_CEC_MSPINIT_CB_ID = 0x03U, /*!< CEC Msp Init callback ID */ + HAL_CEC_MSPDEINIT_CB_ID = 0x04U /*!< CEC Msp DeInit callback ID */ +} HAL_CEC_CallbackIDTypeDef; + +/** + * @brief HAL CEC Callback pointer definition + */ +typedef void (*pCEC_CallbackTypeDef)(CEC_HandleTypeDef *hcec); /*!< pointer to an CEC callback function */ +typedef void (*pCEC_RxCallbackTypeDef)(CEC_HandleTypeDef *hcec, + uint32_t RxFrameSize); /*!< pointer to an Rx Transfer completed + callback function */ +#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */ +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CEC_Exported_Constants CEC Exported Constants + * @{ + */ +/** @defgroup CEC_State_Definition CEC State Code Definition + * @{ + */ +#define HAL_CEC_STATE_RESET ((uint32_t)0x00000000) /*!< Peripheral is not yet Initialized + Value is allowed for gState and RxState */ +#define HAL_CEC_STATE_READY ((uint32_t)0x00000020) /*!< Peripheral Initialized and ready for use + Value is allowed for gState and RxState */ +#define HAL_CEC_STATE_BUSY ((uint32_t)0x00000024) /*!< an internal process is ongoing + Value is allowed for gState only */ +#define HAL_CEC_STATE_BUSY_RX ((uint32_t)0x00000022) /*!< Data Reception process is ongoing + Value is allowed for RxState only */ +#define HAL_CEC_STATE_BUSY_TX ((uint32_t)0x00000021) /*!< Data Transmission process is ongoing + Value is allowed for gState only */ +#define HAL_CEC_STATE_BUSY_RX_TX ((uint32_t)0x00000023) /*!< an internal process is ongoing + Value is allowed for gState only */ +#define HAL_CEC_STATE_ERROR ((uint32_t)0x00000050) /*!< Error Value is allowed for gState only */ +/** + * @} + */ +/** @defgroup CEC_Error_Code CEC Error Code + * @{ + */ +#define HAL_CEC_ERROR_NONE (uint32_t) 0x0000U /*!< no error */ +#define HAL_CEC_ERROR_RXOVR CEC_ISR_RXOVR /*!< CEC Rx-Overrun */ +#define HAL_CEC_ERROR_BRE CEC_ISR_BRE /*!< CEC Rx Bit Rising Error */ +#define HAL_CEC_ERROR_SBPE CEC_ISR_SBPE /*!< CEC Rx Short Bit period Error */ +#define HAL_CEC_ERROR_LBPE CEC_ISR_LBPE /*!< CEC Rx Long Bit period Error */ +#define HAL_CEC_ERROR_RXACKE CEC_ISR_RXACKE /*!< CEC Rx Missing Acknowledge */ +#define HAL_CEC_ERROR_ARBLST CEC_ISR_ARBLST /*!< CEC Arbitration Lost */ +#define HAL_CEC_ERROR_TXUDR CEC_ISR_TXUDR /*!< CEC Tx-Buffer Underrun */ +#define HAL_CEC_ERROR_TXERR CEC_ISR_TXERR /*!< CEC Tx-Error */ +#define HAL_CEC_ERROR_TXACKE CEC_ISR_TXACKE /*!< CEC Tx Missing Acknowledge */ +#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1) +#define HAL_CEC_ERROR_INVALID_CALLBACK ((uint32_t)0x00002000U) /*!< Invalid Callback Error */ +#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup CEC_Signal_Free_Time CEC Signal Free Time setting parameter + * @{ + */ +#define CEC_DEFAULT_SFT ((uint32_t)0x00000000U) +#define CEC_0_5_BITPERIOD_SFT ((uint32_t)0x00000001U) +#define CEC_1_5_BITPERIOD_SFT ((uint32_t)0x00000002U) +#define CEC_2_5_BITPERIOD_SFT ((uint32_t)0x00000003U) +#define CEC_3_5_BITPERIOD_SFT ((uint32_t)0x00000004U) +#define CEC_4_5_BITPERIOD_SFT ((uint32_t)0x00000005U) +#define CEC_5_5_BITPERIOD_SFT ((uint32_t)0x00000006U) +#define CEC_6_5_BITPERIOD_SFT ((uint32_t)0x00000007U) +/** + * @} + */ + +/** @defgroup CEC_Tolerance CEC Receiver Tolerance + * @{ + */ +#define CEC_STANDARD_TOLERANCE ((uint32_t)0x00000000U) +#define CEC_EXTENDED_TOLERANCE ((uint32_t)CEC_CFGR_RXTOL) +/** + * @} + */ + +/** @defgroup CEC_BRERxStop CEC Reception Stop on Error + * @{ + */ +#define CEC_NO_RX_STOP_ON_BRE ((uint32_t)0x00000000U) +#define CEC_RX_STOP_ON_BRE ((uint32_t)CEC_CFGR_BRESTP) +/** + * @} + */ + +/** @defgroup CEC_BREErrorBitGen CEC Error Bit Generation if Bit Rise Error reported + * @{ + */ +#define CEC_BRE_ERRORBIT_NO_GENERATION ((uint32_t)0x00000000U) +#define CEC_BRE_ERRORBIT_GENERATION ((uint32_t)CEC_CFGR_BREGEN) +/** + * @} + */ + +/** @defgroup CEC_LBPEErrorBitGen CEC Error Bit Generation if Long Bit Period Error reported + * @{ + */ +#define CEC_LBPE_ERRORBIT_NO_GENERATION ((uint32_t)0x00000000U) +#define CEC_LBPE_ERRORBIT_GENERATION ((uint32_t)CEC_CFGR_LBPEGEN) +/** + * @} + */ + +/** @defgroup CEC_BroadCastMsgErrorBitGen CEC Error Bit Generation on Broadcast message + * @{ + */ +#define CEC_BROADCASTERROR_ERRORBIT_GENERATION ((uint32_t)0x00000000U) +#define CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION ((uint32_t)CEC_CFGR_BRDNOGEN) +/** + * @} + */ + +/** @defgroup CEC_SFT_Option CEC Signal Free Time start option + * @{ + */ +#define CEC_SFT_START_ON_TXSOM ((uint32_t)0x00000000U) +#define CEC_SFT_START_ON_TX_RX_END ((uint32_t)CEC_CFGR_SFTOPT) +/** + * @} + */ + +/** @defgroup CEC_Listening_Mode CEC Listening mode option + * @{ + */ +#define CEC_REDUCED_LISTENING_MODE ((uint32_t)0x00000000U) +#define CEC_FULL_LISTENING_MODE ((uint32_t)CEC_CFGR_LSTN) +/** + * @} + */ + +/** @defgroup CEC_OAR_Position CEC Device Own Address position in CEC CFGR register + * @{ + */ +#define CEC_CFGR_OAR_LSB_POS ((uint32_t) 16U) +/** + * @} + */ + +/** @defgroup CEC_Initiator_Position CEC Initiator logical address position in message header + * @{ + */ +#define CEC_INITIATOR_LSB_POS ((uint32_t) 4U) +/** + * @} + */ + +/** @defgroup CEC_OWN_ADDRESS CEC Own Address + * @{ + */ +#define CEC_OWN_ADDRESS_NONE ((uint16_t) 0x0000U) /* Reset value */ +#define CEC_OWN_ADDRESS_0 ((uint16_t) 0x0001U) /* Logical Address 0 */ +#define CEC_OWN_ADDRESS_1 ((uint16_t) 0x0002U) /* Logical Address 1 */ +#define CEC_OWN_ADDRESS_2 ((uint16_t) 0x0004U) /* Logical Address 2 */ +#define CEC_OWN_ADDRESS_3 ((uint16_t) 0x0008U) /* Logical Address 3 */ +#define CEC_OWN_ADDRESS_4 ((uint16_t) 0x0010U) /* Logical Address 4 */ +#define CEC_OWN_ADDRESS_5 ((uint16_t) 0x0020U) /* Logical Address 5 */ +#define CEC_OWN_ADDRESS_6 ((uint16_t) 0x0040U) /* Logical Address 6 */ +#define CEC_OWN_ADDRESS_7 ((uint16_t) 0x0080U) /* Logical Address 7 */ +#define CEC_OWN_ADDRESS_8 ((uint16_t) 0x0100U) /* Logical Address 9 */ +#define CEC_OWN_ADDRESS_9 ((uint16_t) 0x0200U) /* Logical Address 10 */ +#define CEC_OWN_ADDRESS_10 ((uint16_t) 0x0400U) /* Logical Address 11 */ +#define CEC_OWN_ADDRESS_11 ((uint16_t) 0x0800U) /* Logical Address 12 */ +#define CEC_OWN_ADDRESS_12 ((uint16_t) 0x1000U) /* Logical Address 13 */ +#define CEC_OWN_ADDRESS_13 ((uint16_t) 0x2000U) /* Logical Address 14 */ +#define CEC_OWN_ADDRESS_14 ((uint16_t) 0x4000U) /* Logical Address 15 */ +/** + * @} + */ + +/** @defgroup CEC_Interrupts_Definitions CEC Interrupts definition + * @{ + */ +#define CEC_IT_TXACKE CEC_IER_TXACKEIE +#define CEC_IT_TXERR CEC_IER_TXERRIE +#define CEC_IT_TXUDR CEC_IER_TXUDRIE +#define CEC_IT_TXEND CEC_IER_TXENDIE +#define CEC_IT_TXBR CEC_IER_TXBRIE +#define CEC_IT_ARBLST CEC_IER_ARBLSTIE +#define CEC_IT_RXACKE CEC_IER_RXACKEIE +#define CEC_IT_LBPE CEC_IER_LBPEIE +#define CEC_IT_SBPE CEC_IER_SBPEIE +#define CEC_IT_BRE CEC_IER_BREIE +#define CEC_IT_RXOVR CEC_IER_RXOVRIE +#define CEC_IT_RXEND CEC_IER_RXENDIE +#define CEC_IT_RXBR CEC_IER_RXBRIE +/** + * @} + */ + +/** @defgroup CEC_Flags_Definitions CEC Flags definition + * @{ + */ +#define CEC_FLAG_TXACKE CEC_ISR_TXACKE +#define CEC_FLAG_TXERR CEC_ISR_TXERR +#define CEC_FLAG_TXUDR CEC_ISR_TXUDR +#define CEC_FLAG_TXEND CEC_ISR_TXEND +#define CEC_FLAG_TXBR CEC_ISR_TXBR +#define CEC_FLAG_ARBLST CEC_ISR_ARBLST +#define CEC_FLAG_RXACKE CEC_ISR_RXACKE +#define CEC_FLAG_LBPE CEC_ISR_LBPE +#define CEC_FLAG_SBPE CEC_ISR_SBPE +#define CEC_FLAG_BRE CEC_ISR_BRE +#define CEC_FLAG_RXOVR CEC_ISR_RXOVR +#define CEC_FLAG_RXEND CEC_ISR_RXEND +#define CEC_FLAG_RXBR CEC_ISR_RXBR +/** + * @} + */ + +/** @defgroup CEC_ALL_ERROR CEC all RX or TX errors flags + * @{ + */ +#define CEC_ISR_ALL_ERROR ((uint32_t)CEC_ISR_RXOVR|CEC_ISR_BRE|CEC_ISR_SBPE|CEC_ISR_LBPE|CEC_ISR_RXACKE|\ + CEC_ISR_ARBLST|CEC_ISR_TXUDR|CEC_ISR_TXERR|CEC_ISR_TXACKE) +/** + * @} + */ + +/** @defgroup CEC_IER_ALL_RX CEC all RX errors interrupts enabling flag + * @{ + */ +#define CEC_IER_RX_ALL_ERR ((uint32_t)CEC_IER_RXACKEIE|CEC_IER_LBPEIE|CEC_IER_SBPEIE|CEC_IER_BREIE|CEC_IER_RXOVRIE) +/** + * @} + */ + +/** @defgroup CEC_IER_ALL_TX CEC all TX errors interrupts enabling flag + * @{ + */ +#define CEC_IER_TX_ALL_ERR ((uint32_t)CEC_IER_TXACKEIE|CEC_IER_TXERRIE|CEC_IER_TXUDRIE|CEC_IER_ARBLSTIE) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup CEC_Exported_Macros CEC Exported Macros + * @{ + */ + +/** @brief Reset CEC handle gstate & RxState + * @param __HANDLE__ CEC handle. + * @retval None + */ +#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1) +#define __HAL_CEC_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->gState = HAL_CEC_STATE_RESET; \ + (__HANDLE__)->RxState = HAL_CEC_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_CEC_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->gState = HAL_CEC_STATE_RESET; \ + (__HANDLE__)->RxState = HAL_CEC_STATE_RESET; \ + } while(0) +#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */ +/** @brief Checks whether or not the specified CEC interrupt flag is set. + * @param __HANDLE__ specifies the CEC Handle. + * @param __FLAG__ specifies the flag to check. + * @arg CEC_FLAG_TXACKE: Tx Missing acknowledge Error + * @arg CEC_FLAG_TXERR: Tx Error. + * @arg CEC_FLAG_TXUDR: Tx-Buffer Underrun. + * @arg CEC_FLAG_TXEND: End of transmission (successful transmission of the last byte). + * @arg CEC_FLAG_TXBR: Tx-Byte Request. + * @arg CEC_FLAG_ARBLST: Arbitration Lost + * @arg CEC_FLAG_RXACKE: Rx-Missing Acknowledge + * @arg CEC_FLAG_LBPE: Rx Long period Error + * @arg CEC_FLAG_SBPE: Rx Short period Error + * @arg CEC_FLAG_BRE: Rx Bit Rising Error + * @arg CEC_FLAG_RXOVR: Rx Overrun. + * @arg CEC_FLAG_RXEND: End Of Reception. + * @arg CEC_FLAG_RXBR: Rx-Byte Received. + * @retval ITStatus + */ +#define __HAL_CEC_GET_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR & (__FLAG__)) + +/** @brief Clears the interrupt or status flag when raised (write at 1) + * @param __HANDLE__ specifies the CEC Handle. + * @param __FLAG__ specifies the interrupt/status flag to clear. + * This parameter can be one of the following values: + * @arg CEC_FLAG_TXACKE: Tx Missing acknowledge Error + * @arg CEC_FLAG_TXERR: Tx Error. + * @arg CEC_FLAG_TXUDR: Tx-Buffer Underrun. + * @arg CEC_FLAG_TXEND: End of transmission (successful transmission of the last byte). + * @arg CEC_FLAG_TXBR: Tx-Byte Request. + * @arg CEC_FLAG_ARBLST: Arbitration Lost + * @arg CEC_FLAG_RXACKE: Rx-Missing Acknowledge + * @arg CEC_FLAG_LBPE: Rx Long period Error + * @arg CEC_FLAG_SBPE: Rx Short period Error + * @arg CEC_FLAG_BRE: Rx Bit Rising Error + * @arg CEC_FLAG_RXOVR: Rx Overrun. + * @arg CEC_FLAG_RXEND: End Of Reception. + * @arg CEC_FLAG_RXBR: Rx-Byte Received. + * @retval none + */ +#define __HAL_CEC_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR |= (__FLAG__)) + +/** @brief Enables the specified CEC interrupt. + * @param __HANDLE__ specifies the CEC Handle. + * @param __INTERRUPT__ specifies the CEC interrupt to enable. + * This parameter can be one of the following values: + * @arg CEC_IT_TXACKE: Tx Missing acknowledge Error IT Enable + * @arg CEC_IT_TXERR: Tx Error IT Enable + * @arg CEC_IT_TXUDR: Tx-Buffer Underrun IT Enable + * @arg CEC_IT_TXEND: End of transmission IT Enable + * @arg CEC_IT_TXBR: Tx-Byte Request IT Enable + * @arg CEC_IT_ARBLST: Arbitration Lost IT Enable + * @arg CEC_IT_RXACKE: Rx-Missing Acknowledge IT Enable + * @arg CEC_IT_LBPE: Rx Long period Error IT Enable + * @arg CEC_IT_SBPE: Rx Short period Error IT Enable + * @arg CEC_IT_BRE: Rx Bit Rising Error IT Enable + * @arg CEC_IT_RXOVR: Rx Overrun IT Enable + * @arg CEC_IT_RXEND: End Of Reception IT Enable + * @arg CEC_IT_RXBR: Rx-Byte Received IT Enable + * @retval none + */ +#define __HAL_CEC_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER |= (__INTERRUPT__)) + +/** @brief Disables the specified CEC interrupt. + * @param __HANDLE__ specifies the CEC Handle. + * @param __INTERRUPT__ specifies the CEC interrupt to disable. + * This parameter can be one of the following values: + * @arg CEC_IT_TXACKE: Tx Missing acknowledge Error IT Enable + * @arg CEC_IT_TXERR: Tx Error IT Enable + * @arg CEC_IT_TXUDR: Tx-Buffer Underrun IT Enable + * @arg CEC_IT_TXEND: End of transmission IT Enable + * @arg CEC_IT_TXBR: Tx-Byte Request IT Enable + * @arg CEC_IT_ARBLST: Arbitration Lost IT Enable + * @arg CEC_IT_RXACKE: Rx-Missing Acknowledge IT Enable + * @arg CEC_IT_LBPE: Rx Long period Error IT Enable + * @arg CEC_IT_SBPE: Rx Short period Error IT Enable + * @arg CEC_IT_BRE: Rx Bit Rising Error IT Enable + * @arg CEC_IT_RXOVR: Rx Overrun IT Enable + * @arg CEC_IT_RXEND: End Of Reception IT Enable + * @arg CEC_IT_RXBR: Rx-Byte Received IT Enable + * @retval none + */ +#define __HAL_CEC_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER &= (~(__INTERRUPT__))) + +/** @brief Checks whether or not the specified CEC interrupt is enabled. + * @param __HANDLE__ specifies the CEC Handle. + * @param __INTERRUPT__ specifies the CEC interrupt to check. + * This parameter can be one of the following values: + * @arg CEC_IT_TXACKE: Tx Missing acknowledge Error IT Enable + * @arg CEC_IT_TXERR: Tx Error IT Enable + * @arg CEC_IT_TXUDR: Tx-Buffer Underrun IT Enable + * @arg CEC_IT_TXEND: End of transmission IT Enable + * @arg CEC_IT_TXBR: Tx-Byte Request IT Enable + * @arg CEC_IT_ARBLST: Arbitration Lost IT Enable + * @arg CEC_IT_RXACKE: Rx-Missing Acknowledge IT Enable + * @arg CEC_IT_LBPE: Rx Long period Error IT Enable + * @arg CEC_IT_SBPE: Rx Short period Error IT Enable + * @arg CEC_IT_BRE: Rx Bit Rising Error IT Enable + * @arg CEC_IT_RXOVR: Rx Overrun IT Enable + * @arg CEC_IT_RXEND: End Of Reception IT Enable + * @arg CEC_IT_RXBR: Rx-Byte Received IT Enable + * @retval FlagStatus + */ +#define __HAL_CEC_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER & (__INTERRUPT__)) + +/** @brief Enables the CEC device + * @param __HANDLE__ specifies the CEC Handle. + * @retval none + */ +#define __HAL_CEC_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= CEC_CR_CECEN) + +/** @brief Disables the CEC device + * @param __HANDLE__ specifies the CEC Handle. + * @retval none + */ +#define __HAL_CEC_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~CEC_CR_CECEN) + +/** @brief Set Transmission Start flag + * @param __HANDLE__ specifies the CEC Handle. + * @retval none + */ +#define __HAL_CEC_FIRST_BYTE_TX_SET(__HANDLE__) ((__HANDLE__)->Instance->CR |= CEC_CR_TXSOM) + +/** @brief Set Transmission End flag + * @param __HANDLE__ specifies the CEC Handle. + * @retval none + * If the CEC message consists of only one byte, TXEOM must be set before of TXSOM. + */ +#define __HAL_CEC_LAST_BYTE_TX_SET(__HANDLE__) ((__HANDLE__)->Instance->CR |= CEC_CR_TXEOM) + +/** @brief Get Transmission Start flag + * @param __HANDLE__ specifies the CEC Handle. + * @retval FlagStatus + */ +#define __HAL_CEC_GET_TRANSMISSION_START_FLAG(__HANDLE__) ((__HANDLE__)->Instance->CR & CEC_CR_TXSOM) + +/** @brief Get Transmission End flag + * @param __HANDLE__ specifies the CEC Handle. + * @retval FlagStatus + */ +#define __HAL_CEC_GET_TRANSMISSION_END_FLAG(__HANDLE__) ((__HANDLE__)->Instance->CR & CEC_CR_TXEOM) + +/** @brief Clear OAR register + * @param __HANDLE__ specifies the CEC Handle. + * @retval none + */ +#define __HAL_CEC_CLEAR_OAR(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CFGR, CEC_CFGR_OAR) + +/** @brief Set OAR register (without resetting previously set address in case of multi-address mode) + * To reset OAR, __HAL_CEC_CLEAR_OAR() needs to be called beforehand + * @param __HANDLE__ specifies the CEC Handle. + * @param __ADDRESS__ Own Address value (CEC logical address is identified by bit position) + * @retval none + */ +#define __HAL_CEC_SET_OAR(__HANDLE__,__ADDRESS__) SET_BIT((__HANDLE__)->Instance->CFGR, \ + (__ADDRESS__)<< CEC_CFGR_OAR_LSB_POS) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup CEC_Exported_Functions + * @{ + */ + +/** @addtogroup CEC_Exported_Functions_Group1 + * @{ + */ +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_CEC_Init(CEC_HandleTypeDef *hcec); +HAL_StatusTypeDef HAL_CEC_DeInit(CEC_HandleTypeDef *hcec); +HAL_StatusTypeDef HAL_CEC_SetDeviceAddress(CEC_HandleTypeDef *hcec, uint16_t CEC_OwnAddress); +void HAL_CEC_MspInit(CEC_HandleTypeDef *hcec); +void HAL_CEC_MspDeInit(CEC_HandleTypeDef *hcec); + +#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_CEC_RegisterCallback(CEC_HandleTypeDef *hcec, HAL_CEC_CallbackIDTypeDef CallbackID, + pCEC_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_CEC_UnRegisterCallback(CEC_HandleTypeDef *hcec, HAL_CEC_CallbackIDTypeDef CallbackID); + +HAL_StatusTypeDef HAL_CEC_RegisterRxCpltCallback(CEC_HandleTypeDef *hcec, pCEC_RxCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_CEC_UnRegisterRxCpltCallback(CEC_HandleTypeDef *hcec); +#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @addtogroup CEC_Exported_Functions_Group2 + * @{ + */ +/* I/O operation functions ***************************************************/ +HAL_StatusTypeDef HAL_CEC_Transmit_IT(CEC_HandleTypeDef *hcec, uint8_t InitiatorAddress, uint8_t DestinationAddress, + const uint8_t *pData, uint32_t Size); +uint32_t HAL_CEC_GetLastReceivedFrameSize(const CEC_HandleTypeDef *hcec); +void HAL_CEC_ChangeRxBuffer(CEC_HandleTypeDef *hcec, uint8_t *Rxbuffer); +void HAL_CEC_IRQHandler(CEC_HandleTypeDef *hcec); +void HAL_CEC_TxCpltCallback(CEC_HandleTypeDef *hcec); +void HAL_CEC_RxCpltCallback(CEC_HandleTypeDef *hcec, uint32_t RxFrameSize); +void HAL_CEC_ErrorCallback(CEC_HandleTypeDef *hcec); +/** + * @} + */ + +/** @addtogroup CEC_Exported_Functions_Group3 + * @{ + */ +/* Peripheral State functions ************************************************/ +HAL_CEC_StateTypeDef HAL_CEC_GetState(const CEC_HandleTypeDef *hcec); +uint32_t HAL_CEC_GetError(const CEC_HandleTypeDef *hcec); +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/** @defgroup CEC_Private_Types CEC Private Types + * @{ + */ + +/** + * @} + */ + +/* Private variables ---------------------------------------------------------*/ +/** @defgroup CEC_Private_Variables CEC Private Variables + * @{ + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup CEC_Private_Constants CEC Private Constants + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup CEC_Private_Macros CEC Private Macros + * @{ + */ + +#define IS_CEC_SIGNALFREETIME(__SFT__) ((__SFT__) <= CEC_CFGR_SFT) + +#define IS_CEC_TOLERANCE(__RXTOL__) (((__RXTOL__) == CEC_STANDARD_TOLERANCE) || \ + ((__RXTOL__) == CEC_EXTENDED_TOLERANCE)) + +#define IS_CEC_BRERXSTOP(__BRERXSTOP__) (((__BRERXSTOP__) == CEC_NO_RX_STOP_ON_BRE) || \ + ((__BRERXSTOP__) == CEC_RX_STOP_ON_BRE)) + +#define IS_CEC_BREERRORBITGEN(__ERRORBITGEN__) (((__ERRORBITGEN__) == CEC_BRE_ERRORBIT_NO_GENERATION) || \ + ((__ERRORBITGEN__) == CEC_BRE_ERRORBIT_GENERATION)) + +#define IS_CEC_LBPEERRORBITGEN(__ERRORBITGEN__) (((__ERRORBITGEN__) == CEC_LBPE_ERRORBIT_NO_GENERATION) || \ + ((__ERRORBITGEN__) == CEC_LBPE_ERRORBIT_GENERATION)) + +#define IS_CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION(__ERRORBITGEN__) \ + (((__ERRORBITGEN__) == CEC_BROADCASTERROR_ERRORBIT_GENERATION) || \ + ((__ERRORBITGEN__) == CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION)) + +#define IS_CEC_SFTOP(__SFTOP__) (((__SFTOP__) == CEC_SFT_START_ON_TXSOM) || \ + ((__SFTOP__) == CEC_SFT_START_ON_TX_RX_END)) + +#define IS_CEC_LISTENING_MODE(__MODE__) (((__MODE__) == CEC_REDUCED_LISTENING_MODE) || \ + ((__MODE__) == CEC_FULL_LISTENING_MODE)) + +/** @brief Check CEC message size. + * The message size is the payload size: without counting the header, + * it varies from 0 byte (ping operation, one header only, no payload) to + * 15 bytes (1 opcode and up to 14 operands following the header). + * @param __SIZE__ CEC message size. + * @retval Test result (TRUE or FALSE). + */ +#define IS_CEC_MSGSIZE(__SIZE__) ((__SIZE__) <= 0x10U) + +/** @brief Check CEC device Own Address Register (OAR) setting. + * OAR address is written in a 15-bit field within CEC_CFGR register. + * @param __ADDRESS__ CEC own address. + * @retval Test result (TRUE or FALSE). + */ +#define IS_CEC_OWN_ADDRESS(__ADDRESS__) ((__ADDRESS__) <= 0x7FFFU) + +/** @brief Check CEC initiator or destination logical address setting. + * Initiator and destination addresses are coded over 4 bits. + * @param __ADDRESS__ CEC initiator or logical address. + * @retval Test result (TRUE or FALSE). + */ +#define IS_CEC_ADDRESS(__ADDRESS__) ((__ADDRESS__) <= 0xFU) +/** + * @} + */ +/* Private functions ---------------------------------------------------------*/ +/** @defgroup CEC_Private_Functions CEC Private Functions + * @{ + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* CEC */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xxHAL_CEC_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_comp.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_comp.h new file mode 100644 index 0000000..5cddf34 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_comp.h @@ -0,0 +1,883 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_comp.h + * @author MCD Application Team + * @brief Header file of COMP HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_COMP_H +#define STM32G0xx_HAL_COMP_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" +#include "stm32g0xx_ll_exti.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ +#if defined (COMP1) || defined (COMP2) + +/** @addtogroup COMP + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup COMP_Exported_Types COMP Exported Types + * @{ + */ + +/** + * @brief COMP Init structure definition + */ +typedef struct +{ + + uint32_t WindowMode; /*!< Set window mode of a pair of comparators instances + (2 consecutive instances odd and even COMP and COMP). + Note: HAL COMP driver allows to set window mode from any COMP instance of the pair of COMP instances composing window mode, except for window mode with COMP2 and COMP3 (for devices featuring COMP3): it must be set from COMP3 instance. + This parameter can be a value of @ref COMP_WindowMode */ + + uint32_t WindowOutput; /*!< Set window mode output. + This parameter can be a value of @ref COMP_WindowOutput */ + + uint32_t Mode; /*!< Set comparator operating mode to adjust power and speed. + Note: For the characteristics of comparator power modes + (propagation delay and power consumption), refer to device datasheet. + This parameter can be a value of @ref COMP_PowerMode */ + + uint32_t InputPlus; /*!< Set comparator input plus (non-inverting input). + This parameter can be a value of @ref COMP_InputPlus */ + + uint32_t InputMinus; /*!< Set comparator input minus (inverting input). + This parameter can be a value of @ref COMP_InputMinus */ + + uint32_t Hysteresis; /*!< Set comparator hysteresis mode of the input minus. + This parameter can be a value of @ref COMP_Hysteresis */ + + uint32_t OutputPol; /*!< Set comparator output polarity. + This parameter can be a value of @ref COMP_OutputPolarity */ + + uint32_t BlankingSrce; /*!< Set comparator blanking source. + This parameter can be a value of @ref COMP_BlankingSrce */ + + uint32_t TriggerMode; /*!< Set the comparator output triggering External Interrupt Line (EXTI). + This parameter can be a value of @ref COMP_EXTI_TriggerMode */ + +} COMP_InitTypeDef; + +/** + * @brief HAL COMP state machine: HAL COMP states definition + */ +#define COMP_STATE_BITFIELD_LOCK (0x10U) +typedef enum +{ + HAL_COMP_STATE_RESET = 0x00U, /*!< COMP not yet initialized */ + HAL_COMP_STATE_RESET_LOCKED = (HAL_COMP_STATE_RESET | COMP_STATE_BITFIELD_LOCK), /*!< COMP not yet initialized and configuration is locked */ + HAL_COMP_STATE_READY = 0x01U, /*!< COMP initialized and ready for use */ + HAL_COMP_STATE_READY_LOCKED = (HAL_COMP_STATE_READY | COMP_STATE_BITFIELD_LOCK), /*!< COMP initialized but configuration is locked */ + HAL_COMP_STATE_BUSY = 0x02U, /*!< COMP is running */ + HAL_COMP_STATE_BUSY_LOCKED = (HAL_COMP_STATE_BUSY | COMP_STATE_BITFIELD_LOCK) /*!< COMP is running and configuration is locked */ +} HAL_COMP_StateTypeDef; + +/** + * @brief COMP Handle Structure definition + */ +#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1) +typedef struct __COMP_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */ +{ + COMP_TypeDef *Instance; /*!< Register base address */ + COMP_InitTypeDef Init; /*!< COMP required parameters */ + HAL_LockTypeDef Lock; /*!< Locking object */ + __IO HAL_COMP_StateTypeDef State; /*!< COMP communication state */ + __IO uint32_t ErrorCode; /*!< COMP error code */ +#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1) + void (* TriggerCallback)(struct __COMP_HandleTypeDef *hcomp); /*!< COMP trigger callback */ + void (* MspInitCallback)(struct __COMP_HandleTypeDef *hcomp); /*!< COMP Msp Init callback */ + void (* MspDeInitCallback)(struct __COMP_HandleTypeDef *hcomp); /*!< COMP Msp DeInit callback */ +#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */ +} COMP_HandleTypeDef; + +#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1) +/** + * @brief HAL COMP Callback ID enumeration definition + */ +typedef enum +{ + HAL_COMP_TRIGGER_CB_ID = 0x00U, /*!< COMP trigger callback ID */ + HAL_COMP_MSPINIT_CB_ID = 0x01U, /*!< COMP Msp Init callback ID */ + HAL_COMP_MSPDEINIT_CB_ID = 0x02U /*!< COMP Msp DeInit callback ID */ +} HAL_COMP_CallbackIDTypeDef; + +/** + * @brief HAL COMP Callback pointer definition + */ +typedef void (*pCOMP_CallbackTypeDef)(COMP_HandleTypeDef *hcomp); /*!< pointer to a COMP callback function */ + +#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup COMP_Exported_Constants COMP Exported Constants + * @{ + */ + +/** @defgroup COMP_Error_Code COMP Error Code + * @{ + */ +#define HAL_COMP_ERROR_NONE (0x00UL) /*!< No error */ +#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1) +#define HAL_COMP_ERROR_INVALID_CALLBACK (0x01UL) /*!< Invalid Callback error */ +#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup COMP_WindowMode COMP Window Mode + * @{ + */ +#define COMP_WINDOWMODE_DISABLE (0x00000000UL) /*!< Window mode disable: Comparators instances pair COMP1 and COMP2 are independent */ +#define COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON (COMP_CSR_WINMODE) /*!< Window mode enable: Comparators instances pair COMP1 and COMP2 have their input plus connected together. The common input is COMP1 input plus (COMP2 input plus is no more accessible). */ +#define COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON (COMP_CSR_WINMODE | COMP_WINDOWMODE_COMP2) /*!< Window mode enable: if used from COMP1 or COMP2 instance, comparators instances pair COMP1 and COMP2 have their input plus connected together, the common input is COMP2 input plus (COMP1 input plus is no more accessible). If used from COMP3 instance (when available), comparators instances pair COMP2 and COMP3 have their input plus connected together, the common input is COMP2 input plus (COMP3 input plus is no more accessible). */ +/** + * @} + */ + +/** @defgroup COMP_WindowOutput COMP Window output + * @{ + */ +#define COMP_WINDOWOUTPUT_EACH_COMP (0x00000000UL) /*!< Window output default mode: Comparators output are indicating each their own state. To know window mode state: each comparator output must be read, if "((COMPx exclusive or COMPy) == 1)" then monitored signal is within comparators window. */ +#define COMP_WINDOWOUTPUT_COMP1 (COMP_CSR_WINOUT) /*!< Window output synthetized on COMP1 output: COMP1 output is no more indicating its own state, but global window mode state (logical high means monitored signal is within comparators window). + Note: impacts only comparator output signal level (COMPx_OUT propagated to GPIO, EXTI lines, timers, ...), does not impact output digital state of comparator (COMPx_VALUE) always reflecting each comparator output state.*/ +#define COMP_WINDOWOUTPUT_COMP2 (COMP_CSR_WINOUT | COMP_WINDOWMODE_COMP2) /*!< Window output synthetized on COMP2 output: COMP2 output is no more indicating its own state, but global window mode state (logical high means monitored signal is within comparators window). + Note: impacts only comparator output signal level (COMPx_OUT propagated to GPIO, EXTI lines, timers, ...), does not impact output digital state of comparator (COMPx_VALUE) always reflecting each comparator output state.*/ +#if defined(COMP3) +#define COMP_WINDOWOUTPUT_COMP3 (COMP_CSR_WINOUT) /*!< Window output synthetized on COMP3 output: COMP3 output is no more indicating its own state, but global window mode state (logical high means monitored signal is within comparators window). */ +#endif /* COMP3 */ +#define COMP_WINDOWOUTPUT_BOTH (0x00000001UL) /*!< Window output synthetized on both comparators output of pair of comparator selected (COMP1 and COMP2, or COMP2 and COMP3 for devices featuring COMP3 instance): both comparators outputs are no more indicating their own state, but global window mode state (logical high means monitored signal is within comparators window). This is a specific configuration (technically possible but not relevant from application point of view: 2 comparators output used for the same signal level), standard configuration for window mode is one of the settings above. */ +/** + * @} + */ + +/** @defgroup COMP_PowerMode COMP power mode + * @{ + */ +/* Note: For the characteristics of comparator power modes */ +/* (propagation delay and power consumption), */ +/* refer to device datasheet. */ +#define COMP_POWERMODE_HIGHSPEED (0x00000000UL) /*!< High Speed */ +#define COMP_POWERMODE_MEDIUMSPEED (COMP_CSR_PWRMODE_0) /*!< Medium Speed */ +/** + * @} + */ + +/** @defgroup COMP_InputPlus COMP input plus (non-inverting input) + * @{ + */ +#define COMP_INPUT_PLUS_IO1 (0x00000000UL) /*!< Comparator input plus connected to IO1 (pin PC5 for COMP1, pin PB4 for COMP2, pin PB0 for COMP3 (for devices featuring COMP3 instance)) */ +#define COMP_INPUT_PLUS_IO2 (COMP_CSR_INPSEL_0) /*!< Comparator input plus connected to IO2 (pin PB2 for COMP1, pin PB6 for COMP2, pin PC1 for COMP3 (for devices featuring COMP3 instance)) */ +#define COMP_INPUT_PLUS_IO3 (COMP_CSR_INPSEL_1) /*!< Comparator input plus connected to IO3 (pin PA1 for COMP1, pin PA3 for COMP2, pin PE7 for COMP3 (for devices featuring COMP3 instance)) */ +/** + * @} + */ + +/** @defgroup COMP_InputMinus COMP input minus (inverting input) + * @{ + */ +#define COMP_INPUT_MINUS_1_4VREFINT (0x00000000UL) /*!< Comparator input minus connected to 1/4 VrefInt */ +#define COMP_INPUT_MINUS_1_2VREFINT ( COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to 1/2 VrefInt */ +#define COMP_INPUT_MINUS_3_4VREFINT ( COMP_CSR_INMSEL_1 ) /*!< Comparator input minus connected to 3/4 VrefInt */ +#define COMP_INPUT_MINUS_VREFINT ( COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to VrefInt */ +#define COMP_INPUT_MINUS_DAC1_CH1 ( COMP_CSR_INMSEL_2 ) /*!< Comparator input minus connected to DAC1 channel 1 (DAC_OUT1) */ +#define COMP_INPUT_MINUS_DAC1_CH2 ( COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to DAC1 channel 2 (DAC_OUT2) */ +#define COMP_INPUT_MINUS_IO1 ( COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_1 ) /*!< Comparator input minus connected to IO1 (pin PB1 for COMP1, pin PB3 for COMP2, pin PB2 for COMP3 (for devices featuring COMP3 instance)) */ +#define COMP_INPUT_MINUS_IO2 ( COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to IO2 (pin PC4 for COMP1, pin PB7 for COMP2, pin PC0 for COMP3 (for devices featuring COMP3 instance)) */ +#define COMP_INPUT_MINUS_IO3 (COMP_CSR_INMSEL_3 ) /*!< Comparator input minus connected to IO3 (pin PA0 for COMP1, pin PA2 for COMP2, pin PE8 for COMP3 (for devices featuring COMP3 instance)) */ +/** + * @} + */ + +/** @defgroup COMP_Hysteresis COMP hysteresis + * @{ + */ +#define COMP_HYSTERESIS_NONE (0x00000000UL) /*!< No hysteresis */ +#define COMP_HYSTERESIS_LOW ( COMP_CSR_HYST_0) /*!< Hysteresis level low */ +#define COMP_HYSTERESIS_MEDIUM (COMP_CSR_HYST_1 ) /*!< Hysteresis level medium */ +#define COMP_HYSTERESIS_HIGH (COMP_CSR_HYST_1 | COMP_CSR_HYST_0) /*!< Hysteresis level high */ +/** + * @} + */ + +/** @defgroup COMP_OutputPolarity COMP output Polarity + * @{ + */ +#define COMP_OUTPUTPOL_NONINVERTED (0x00000000UL) /*!< COMP output level is not inverted (comparator output is high when the input plus is at a higher voltage than the input minus) */ +#define COMP_OUTPUTPOL_INVERTED (COMP_CSR_POLARITY) /*!< COMP output level is inverted (comparator output is low when the input plus is at a higher voltage than the input minus) */ +/** + * @} + */ + +/** @defgroup COMP_BlankingSrce COMP blanking source + * @{ + */ +#define COMP_BLANKINGSRC_NONE (0x00000000UL) /*!State = HAL_COMP_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_COMP_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_COMP_STATE_RESET) +#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */ + +/** + * @brief Clear COMP error code (set it to no error code "HAL_COMP_ERROR_NONE"). + * @param __HANDLE__ COMP handle + * @retval None + */ +#define COMP_CLEAR_ERRORCODE(__HANDLE__) ((__HANDLE__)->ErrorCode = HAL_COMP_ERROR_NONE) + +/** + * @brief Enable the specified comparator. + * @param __HANDLE__ COMP handle + * @retval None + */ +#define __HAL_COMP_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CSR, COMP_CSR_EN) + +/** + * @brief Disable the specified comparator. + * @param __HANDLE__ COMP handle + * @retval None + */ +#define __HAL_COMP_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CSR, COMP_CSR_EN) + +/** + * @brief Lock the specified comparator configuration. + * @note Using this macro induce HAL COMP handle state machine being no + * more in line with COMP instance state. + * To keep HAL COMP handle state machine updated, it is recommended + * to use function "HAL_COMP_Lock')". + * @param __HANDLE__ COMP handle + * @retval None + */ +#define __HAL_COMP_LOCK(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CSR, COMP_CSR_LOCK) + +/** + * @brief Check whether the specified comparator is locked. + * @param __HANDLE__ COMP handle + * @retval Value 0 if COMP instance is not locked, value 1 if COMP instance is locked + */ +#define __HAL_COMP_IS_LOCKED(__HANDLE__) (READ_BIT((__HANDLE__)->Instance->CSR, COMP_CSR_LOCK) == COMP_CSR_LOCK) + +/** + * @} + */ + +/** @defgroup COMP_Exti_Management COMP external interrupt line management + * @{ + */ + +/** + * @brief Enable the COMP1 EXTI line rising edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() LL_EXTI_EnableRisingTrig_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Disable the COMP1 EXTI line rising edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() LL_EXTI_DisableRisingTrig_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Enable the COMP1 EXTI line falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() LL_EXTI_EnableFallingTrig_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Disable the COMP1 EXTI line falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() LL_EXTI_DisableFallingTrig_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Enable the COMP1 EXTI line rising & falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_ENABLE_RISING_FALLING_EDGE() do { \ + LL_EXTI_EnableRisingTrig_0_31(COMP_EXTI_LINE_COMP1); \ + LL_EXTI_EnableFallingTrig_0_31(COMP_EXTI_LINE_COMP1); \ + } while(0) + +/** + * @brief Disable the COMP1 EXTI line rising & falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_DISABLE_RISING_FALLING_EDGE() do { \ + LL_EXTI_DisableRisingTrig_0_31(COMP_EXTI_LINE_COMP1); \ + LL_EXTI_DisableFallingTrig_0_31(COMP_EXTI_LINE_COMP1); \ + } while(0) + +/** + * @brief Enable the COMP1 EXTI line in interrupt mode. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_ENABLE_IT() LL_EXTI_EnableIT_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Disable the COMP1 EXTI line in interrupt mode. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_DISABLE_IT() LL_EXTI_DisableIT_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Generate a software interrupt on the COMP1 EXTI line. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_GENERATE_SWIT() LL_EXTI_GenerateSWI_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Enable the COMP1 EXTI line in event mode. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_ENABLE_EVENT() LL_EXTI_EnableEvent_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Disable the COMP1 EXTI line in event mode. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_DISABLE_EVENT() LL_EXTI_DisableEvent_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Check whether the COMP1 EXTI line rising flag is set. + * @retval RESET or SET + */ +#define __HAL_COMP_COMP1_EXTI_GET_RISING_FLAG() LL_EXTI_IsActiveRisingFlag_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Clear the COMP1 EXTI rising flag. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_CLEAR_RISING_FLAG() LL_EXTI_ClearRisingFlag_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Check whether the COMP1 EXTI line falling flag is set. + * @retval RESET or SET + */ +#define __HAL_COMP_COMP1_EXTI_GET_FALLING_FLAG() LL_EXTI_IsActiveFallingFlag_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Clear the COMP1 EXTI falling flag. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_CLEAR_FALLING_FLAG() LL_EXTI_ClearFallingFlag_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Enable the COMP2 EXTI line rising edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() LL_EXTI_EnableRisingTrig_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Disable the COMP2 EXTI line rising edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() LL_EXTI_DisableRisingTrig_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Enable the COMP2 EXTI line falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() LL_EXTI_EnableFallingTrig_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Disable the COMP2 EXTI line falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() LL_EXTI_DisableFallingTrig_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Enable the COMP2 EXTI line rising & falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_ENABLE_RISING_FALLING_EDGE() do { \ + LL_EXTI_EnableRisingTrig_0_31(COMP_EXTI_LINE_COMP2); \ + LL_EXTI_EnableFallingTrig_0_31(COMP_EXTI_LINE_COMP2); \ + } while(0) + +/** + * @brief Disable the COMP2 EXTI line rising & falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_DISABLE_RISING_FALLING_EDGE() do { \ + LL_EXTI_DisableRisingTrig_0_31(COMP_EXTI_LINE_COMP2); \ + LL_EXTI_DisableFallingTrig_0_31(COMP_EXTI_LINE_COMP2); \ + } while(0) + +/** + * @brief Enable the COMP2 EXTI line in interrupt mode. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_ENABLE_IT() LL_EXTI_EnableIT_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Disable the COMP2 EXTI line in interrupt mode. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_DISABLE_IT() LL_EXTI_DisableIT_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Generate a software interrupt on the COMP2 EXTI line. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_GENERATE_SWIT() LL_EXTI_GenerateSWI_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Enable the COMP2 EXTI line in event mode. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_ENABLE_EVENT() LL_EXTI_EnableEvent_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Disable the COMP2 EXTI line in event mode. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_DISABLE_EVENT() LL_EXTI_DisableEvent_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Check whether the COMP2 EXTI line rising flag is set. + * @retval RESET or SET + */ +#define __HAL_COMP_COMP2_EXTI_GET_RISING_FLAG() LL_EXTI_IsActiveRisingFlag_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Clear the COMP2 EXTI rising flag. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_CLEAR_RISING_FLAG() LL_EXTI_ClearRisingFlag_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Check whether the COMP2 EXTI line falling flag is set. + * @retval RESET or SET + */ +#define __HAL_COMP_COMP2_EXTI_GET_FALLING_FLAG() LL_EXTI_IsActiveFallingFlag_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Clear the COMP2 EXTI falling flag. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_CLEAR_FALLING_FLAG() LL_EXTI_ClearFallingFlag_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Enable the COMP3 EXTI line rising edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE() LL_EXTI_EnableRisingTrig_0_31(COMP_EXTI_LINE_COMP3) + +/** + * @brief Disable the COMP3 EXTI line rising edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE() LL_EXTI_DisableRisingTrig_0_31(COMP_EXTI_LINE_COMP3) + +/** + * @brief Enable the COMP3 EXTI line falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE() LL_EXTI_EnableFallingTrig_0_31(COMP_EXTI_LINE_COMP3) + +/** + * @brief Disable the COMP3 EXTI line falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE() LL_EXTI_DisableFallingTrig_0_31(COMP_EXTI_LINE_COMP3) + +/** + * @brief Enable the COMP3 EXTI line rising & falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP3_EXTI_ENABLE_RISING_FALLING_EDGE() do { \ + LL_EXTI_EnableRisingTrig_0_31(COMP_EXTI_LINE_COMP3); \ + LL_EXTI_EnableFallingTrig_0_31(COMP_EXTI_LINE_COMP3); \ + } while(0) + +/** + * @brief Disable the COMP3 EXTI line rising & falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP3_EXTI_DISABLE_RISING_FALLING_EDGE() do { \ + LL_EXTI_DisableRisingTrig_0_31(COMP_EXTI_LINE_COMP3); \ + LL_EXTI_DisableFallingTrig_0_31(COMP_EXTI_LINE_COMP3); \ + } while(0) + +/** + * @brief Enable the COMP3 EXTI line in interrupt mode. + * @retval None + */ +#define __HAL_COMP_COMP3_EXTI_ENABLE_IT() LL_EXTI_EnableIT_0_31(COMP_EXTI_LINE_COMP3) + +/** + * @brief Disable the COMP3 EXTI line in interrupt mode. + * @retval None + */ +#define __HAL_COMP_COMP3_EXTI_DISABLE_IT() LL_EXTI_DisableIT_0_31(COMP_EXTI_LINE_COMP3) + +/** + * @brief Generate a software interrupt on the COMP3 EXTI line. + * @retval None + */ +#define __HAL_COMP_COMP3_EXTI_GENERATE_SWIT() LL_EXTI_GenerateSWI_0_31(COMP_EXTI_LINE_COMP3) + +/** + * @brief Enable the COMP3 EXTI line in event mode. + * @retval None + */ +#define __HAL_COMP_COMP3_EXTI_ENABLE_EVENT() LL_EXTI_EnableEvent_0_31(COMP_EXTI_LINE_COMP3) + +/** + * @brief Disable the COMP3 EXTI line in event mode. + * @retval None + */ +#define __HAL_COMP_COMP3_EXTI_DISABLE_EVENT() LL_EXTI_DisableEvent_0_31(COMP_EXTI_LINE_COMP3) + +/** + * @brief Check whether the COMP3 EXTI line rising flag is set. + * @retval RESET or SET + */ +#define __HAL_COMP_COMP3_EXTI_GET_RISING_FLAG() LL_EXTI_IsActiveRisingFlag_0_31(COMP_EXTI_LINE_COMP3) + +/** + * @brief Clear the COMP3 EXTI rising flag. + * @retval None + */ +#define __HAL_COMP_COMP3_EXTI_CLEAR_RISING_FLAG() LL_EXTI_ClearRisingFlag_0_31(COMP_EXTI_LINE_COMP3) + +/** + * @brief Check whether the COMP3 EXTI line falling flag is set. + * @retval RESET or SET + */ +#define __HAL_COMP_COMP3_EXTI_GET_FALLING_FLAG() LL_EXTI_IsActiveFallingFlag_0_31(COMP_EXTI_LINE_COMP3) + +/** + * @brief Clear the COMP3 EXTI falling flag. + * @retval None + */ +#define __HAL_COMP_COMP3_EXTI_CLEAR_FALLING_FLAG() LL_EXTI_ClearFallingFlag_0_31(COMP_EXTI_LINE_COMP3) + +/** + * @} + */ + +/** + * @} + */ + + +/* Private types -------------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup COMP_Private_Constants COMP Private Constants + * @{ + */ + +/** @defgroup COMP_WindowMode_Instance_Differentiator COMP window mode instance differentiator + * @{ + */ +#define COMP_WINDOWMODE_COMP2 0x00001000U /*!< COMP window mode using common input of COMP instance: COMP2 */ +/** + * @} + */ + +/** @defgroup COMP_ExtiLine COMP EXTI Lines + * @{ + */ +#define COMP_EXTI_LINE_COMP1 (EXTI_IMR1_IM17) /*!< EXTI line 17 connected to COMP1 output */ +#define COMP_EXTI_LINE_COMP2 (EXTI_IMR1_IM18) /*!< EXTI line 18 connected to COMP2 output */ +#if defined(COMP3) +#define COMP_EXTI_LINE_COMP3 (EXTI_IMR1_IM20) /*!< EXTI line 20 connected to COMP3 output */ +#endif /* COMP3 */ +/** + * @} + */ + +/** @defgroup COMP_ExtiLine COMP EXTI Lines + * @{ + */ +#define COMP_EXTI_IT (0x00000001UL) /*!< EXTI line event with interruption */ +#define COMP_EXTI_EVENT (0x00000002UL) /*!< EXTI line event only (without interruption) */ +#define COMP_EXTI_RISING (0x00000010UL) /*!< EXTI line event on rising edge */ +#define COMP_EXTI_FALLING (0x00000020UL) /*!< EXTI line event on falling edge */ +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup COMP_Private_Macros COMP Private Macros + * @{ + */ + +/** @defgroup COMP_GET_EXTI_LINE COMP private macros to get EXTI line associated with comparators + * @{ + */ +/** + * @brief Get the specified EXTI line for a comparator instance. + * @param __INSTANCE__ specifies the COMP instance. + * @retval value of @ref COMP_ExtiLine + */ +#if defined(COMP3) +#define COMP_GET_EXTI_LINE(__INSTANCE__) (((__INSTANCE__) == COMP1) ? COMP_EXTI_LINE_COMP1 \ + :((__INSTANCE__) == COMP2) ? COMP_EXTI_LINE_COMP2 \ + : COMP_EXTI_LINE_COMP3) +#else +#define COMP_GET_EXTI_LINE(__INSTANCE__) (((__INSTANCE__) == COMP1) ? COMP_EXTI_LINE_COMP1 \ + : COMP_EXTI_LINE_COMP2) +#endif /* COMP3 */ +/** + * @} + */ + +/** @defgroup COMP_IS_COMP_Private_Definitions COMP private macros to check input parameters + * @{ + */ +#if defined(COMP3) +#define IS_COMP_WINDOWMODE(__INSTANCE__, __WINDOWMODE__) \ +(((__INSTANCE__) == COMP3) \ + ? \ + (((__WINDOWMODE__) == COMP_WINDOWMODE_DISABLE) || \ + ((__WINDOWMODE__) == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON) ) \ + :\ + (((__WINDOWMODE__) == COMP_WINDOWMODE_DISABLE) || \ + ((__WINDOWMODE__) == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)|| \ + ((__WINDOWMODE__) == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON) ) \ +) +#else +#define IS_COMP_WINDOWMODE(__INSTANCE__, __WINDOWMODE__) \ +(((__WINDOWMODE__) == COMP_WINDOWMODE_DISABLE) || \ + ((__WINDOWMODE__) == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)|| \ + ((__WINDOWMODE__) == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON) ) +#endif /* COMP3 */ + +#define IS_COMP_WINDOWOUTPUT(__WINDOWOUTPUT__) (((__WINDOWOUTPUT__) == COMP_WINDOWOUTPUT_EACH_COMP) || \ + ((__WINDOWOUTPUT__) == COMP_WINDOWOUTPUT_COMP1) || \ + ((__WINDOWOUTPUT__) == COMP_WINDOWOUTPUT_COMP2) || \ + ((__WINDOWOUTPUT__) == COMP_WINDOWOUTPUT_BOTH) ) + +#define IS_COMP_POWERMODE(__POWERMODE__) (((__POWERMODE__) == COMP_POWERMODE_HIGHSPEED) || \ + ((__POWERMODE__) == COMP_POWERMODE_MEDIUMSPEED) ) + +#define IS_COMP_INPUT_PLUS(__COMP_INSTANCE__, __INPUT_PLUS__) (((__INPUT_PLUS__) == COMP_INPUT_PLUS_IO1) || \ + ((__INPUT_PLUS__) == COMP_INPUT_PLUS_IO2) || \ + ((__INPUT_PLUS__) == COMP_INPUT_PLUS_IO3)) + +#define IS_COMP_INPUT_MINUS(__COMP_INSTANCE__, __INPUT_MINUS__) (((__INPUT_MINUS__) == COMP_INPUT_MINUS_1_4VREFINT) || \ + ((__INPUT_MINUS__) == COMP_INPUT_MINUS_1_2VREFINT) || \ + ((__INPUT_MINUS__) == COMP_INPUT_MINUS_3_4VREFINT) || \ + ((__INPUT_MINUS__) == COMP_INPUT_MINUS_VREFINT) || \ + ((__INPUT_MINUS__) == COMP_INPUT_MINUS_DAC1_CH1) || \ + ((__INPUT_MINUS__) == COMP_INPUT_MINUS_DAC1_CH2) || \ + ((__INPUT_MINUS__) == COMP_INPUT_MINUS_IO1) || \ + ((__INPUT_MINUS__) == COMP_INPUT_MINUS_IO2) || \ + ((__INPUT_MINUS__) == COMP_INPUT_MINUS_IO3)) + +#define IS_COMP_HYSTERESIS(__HYSTERESIS__) (((__HYSTERESIS__) == COMP_HYSTERESIS_NONE) || \ + ((__HYSTERESIS__) == COMP_HYSTERESIS_LOW) || \ + ((__HYSTERESIS__) == COMP_HYSTERESIS_MEDIUM) || \ + ((__HYSTERESIS__) == COMP_HYSTERESIS_HIGH)) + +#define IS_COMP_OUTPUTPOL(__POL__) (((__POL__) == COMP_OUTPUTPOL_NONINVERTED) || \ + ((__POL__) == COMP_OUTPUTPOL_INVERTED)) + +#define IS_COMP_BLANKINGSRCE(__OUTPUT_BLANKING_SOURCE__) \ + ( ((__OUTPUT_BLANKING_SOURCE__) == COMP_BLANKINGSRC_NONE) \ + || ((__OUTPUT_BLANKING_SOURCE__) == COMP_BLANKINGSRC_TIM1_OC4) \ + || ((__OUTPUT_BLANKING_SOURCE__) == COMP_BLANKINGSRC_TIM1_OC5) \ + || ((__OUTPUT_BLANKING_SOURCE__) == COMP_BLANKINGSRC_TIM2_OC3) \ + || ((__OUTPUT_BLANKING_SOURCE__) == COMP_BLANKINGSRC_TIM3_OC3) \ + || ((__OUTPUT_BLANKING_SOURCE__) == COMP_BLANKINGSRC_TIM15_OC2) \ + ) + +/* Note: Output blanking source common to all COMP instances */ +/* Macro kept for compatibility with other STM32 series */ +#define IS_COMP_BLANKINGSRC_INSTANCE(__INSTANCE__, __OUTPUT_BLANKING_SOURCE__) \ + (IS_COMP_BLANKINGSRCE(__OUTPUT_BLANKING_SOURCE__)) + + +#define IS_COMP_TRIGGERMODE(__MODE__) (((__MODE__) == COMP_TRIGGERMODE_NONE) || \ + ((__MODE__) == COMP_TRIGGERMODE_IT_RISING) || \ + ((__MODE__) == COMP_TRIGGERMODE_IT_FALLING) || \ + ((__MODE__) == COMP_TRIGGERMODE_IT_RISING_FALLING) || \ + ((__MODE__) == COMP_TRIGGERMODE_EVENT_RISING) || \ + ((__MODE__) == COMP_TRIGGERMODE_EVENT_FALLING) || \ + ((__MODE__) == COMP_TRIGGERMODE_EVENT_RISING_FALLING)) + +#define IS_COMP_OUTPUT_LEVEL(__OUTPUT_LEVEL__) (((__OUTPUT_LEVEL__) == COMP_OUTPUT_LEVEL_LOW) || \ + ((__OUTPUT_LEVEL__) == COMP_OUTPUT_LEVEL_HIGH)) + +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup COMP_Exported_Functions + * @{ + */ + +/** @addtogroup COMP_Exported_Functions_Group1 + * @{ + */ + +/* Initialization and de-initialization functions **********************************/ +HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp); +HAL_StatusTypeDef HAL_COMP_DeInit(COMP_HandleTypeDef *hcomp); +void HAL_COMP_MspInit(COMP_HandleTypeDef *hcomp); +void HAL_COMP_MspDeInit(COMP_HandleTypeDef *hcomp); + +#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1) +/* Callbacks Register/UnRegister functions ***********************************/ +HAL_StatusTypeDef HAL_COMP_RegisterCallback(COMP_HandleTypeDef *hcomp, HAL_COMP_CallbackIDTypeDef CallbackID, + pCOMP_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_COMP_UnRegisterCallback(COMP_HandleTypeDef *hcomp, HAL_COMP_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */ +/** + * @} + */ + +/* IO operation functions *****************************************************/ +/** @addtogroup COMP_Exported_Functions_Group2 + * @{ + */ +HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp); +HAL_StatusTypeDef HAL_COMP_Stop(COMP_HandleTypeDef *hcomp); +void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp); +/** + * @} + */ + +/* Peripheral Control functions ************************************************/ +/** @addtogroup COMP_Exported_Functions_Group3 + * @{ + */ +HAL_StatusTypeDef HAL_COMP_Lock(COMP_HandleTypeDef *hcomp); +uint32_t HAL_COMP_GetOutputLevel(COMP_HandleTypeDef *hcomp); +/* Callback in interrupt mode */ +void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp); +/** + * @} + */ + +/* Peripheral State functions **************************************************/ +/** @addtogroup COMP_Exported_Functions_Group4 + * @{ + */ +HAL_COMP_StateTypeDef HAL_COMP_GetState(COMP_HandleTypeDef *hcomp); +uint32_t HAL_COMP_GetError(COMP_HandleTypeDef *hcomp); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* COMP1 || COMP2 */ +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_COMP_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_conf_template.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_conf_template.h new file mode 100644 index 0000000..79e1bef --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_conf_template.h @@ -0,0 +1,355 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_conf.h + * @author MCD Application Team + * @brief HAL configuration template file. + * This file should be copied to the application folder and renamed + * to stm32g0xx_hal_conf.h. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_CONF_H +#define STM32G0xx_HAL_CONF_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/* ########################## Module Selection ############################## */ +/** + * @brief This is the list of modules to be used in the HAL driver + */ +#define HAL_MODULE_ENABLED +#define HAL_ADC_MODULE_ENABLED +#define HAL_CEC_MODULE_ENABLED +#define HAL_COMP_MODULE_ENABLED +#define HAL_CORTEX_MODULE_ENABLED +#define HAL_CRC_MODULE_ENABLED +#define HAL_CRYP_MODULE_ENABLED +#define HAL_DAC_MODULE_ENABLED +#define HAL_DMA_MODULE_ENABLED +#define HAL_EXTI_MODULE_ENABLED +#define HAL_FLASH_MODULE_ENABLED +#define HAL_FDCAN_MODULE_ENABLED +#define HAL_GPIO_MODULE_ENABLED +#define HAL_I2C_MODULE_ENABLED +#define HAL_I2S_MODULE_ENABLED +#define HAL_IRDA_MODULE_ENABLED +#define HAL_IWDG_MODULE_ENABLED +#define HAL_LPTIM_MODULE_ENABLED +#define HAL_HCD_MODULE_ENABLED +#define HAL_PCD_MODULE_ENABLED +#define HAL_PWR_MODULE_ENABLED +#define HAL_RCC_MODULE_ENABLED +#define HAL_RNG_MODULE_ENABLED +#define HAL_RTC_MODULE_ENABLED +#define HAL_SMARTCARD_MODULE_ENABLED +#define HAL_SMBUS_MODULE_ENABLED +#define HAL_SPI_MODULE_ENABLED +#define HAL_TIM_MODULE_ENABLED +#define HAL_UART_MODULE_ENABLED +#define HAL_USART_MODULE_ENABLED +#define HAL_WWDG_MODULE_ENABLED + +/* ########################## Register Callbacks selection ############################## */ +/** + * @brief This is the list of modules where register callback can be used + */ +#define USE_HAL_ADC_REGISTER_CALLBACKS 0u +#define USE_HAL_CEC_REGISTER_CALLBACKS 0u +#define USE_HAL_COMP_REGISTER_CALLBACKS 0u +#define USE_HAL_CRYP_REGISTER_CALLBACKS 0u +#define USE_HAL_DAC_REGISTER_CALLBACKS 0u +#define USE_HAL_FDCAN_REGISTER_CALLBACKS 0u +#define USE_HAL_I2C_REGISTER_CALLBACKS 0u +#define USE_HAL_I2S_REGISTER_CALLBACKS 0u +#define USE_HAL_IRDA_REGISTER_CALLBACKS 0u +#define USE_HAL_LPTIM_REGISTER_CALLBACKS 0u +#define USE_HAL_HCD_REGISTER_CALLBACKS 0u +#define USE_HAL_PCD_REGISTER_CALLBACKS 0u +#define USE_HAL_RNG_REGISTER_CALLBACKS 0u +#define USE_HAL_RTC_REGISTER_CALLBACKS 0u +#define USE_HAL_SMARTCARD_REGISTER_CALLBACKS 0u +#define USE_HAL_SMBUS_REGISTER_CALLBACKS 0u +#define USE_HAL_SPI_REGISTER_CALLBACKS 0u +#define USE_HAL_TIM_REGISTER_CALLBACKS 0u +#define USE_HAL_UART_REGISTER_CALLBACKS 0u +#define USE_HAL_USART_REGISTER_CALLBACKS 0u +#define USE_HAL_WWDG_REGISTER_CALLBACKS 0u + +/* ########################## Oscillator Values adaptation ####################*/ +/** + * @brief Adjust the value of External High Speed oscillator (HSE) used in your application. + * This value is used by the RCC HAL module to compute the system frequency + * (when HSE is used as system clock source, directly or through the PLL). + */ +#if !defined (HSE_VALUE) +#define HSE_VALUE (8000000UL) /*!< Value of the External oscillator in Hz */ +#endif /* HSE_VALUE */ + +#if !defined (HSE_STARTUP_TIMEOUT) +#define HSE_STARTUP_TIMEOUT (100UL) /*!< Time out for HSE start up, in ms */ +#endif /* HSE_STARTUP_TIMEOUT */ + +/** + * @brief Internal High Speed oscillator (HSI) value. + * This value is used by the RCC HAL module to compute the system frequency + * (when HSI is used as system clock source, directly or through the PLL). + */ +#if !defined (HSI_VALUE) +#define HSI_VALUE (16000000UL) /*!< Value of the Internal oscillator in Hz*/ +#endif /* HSI_VALUE */ + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +/** + * @brief Internal High Speed oscillator (HSI48) value for USB FS, SDMMC and RNG. + * This internal oscillator is mainly dedicated to provide a high precision clock to + * the USB peripheral by means of a special Clock Recovery System (CRS) circuitry. + * When the CRS is not used, the HSI48 RC oscillator runs on it default frequency + * which is subject to manufacturing process variations. + */ +#if !defined (HSI48_VALUE) + #define HSI48_VALUE 48000000U /*!< Value of the Internal High Speed oscillator for USB FS/SDMMC/RNG in Hz. + The real value my vary depending on manufacturing process variations.*/ +#endif /* HSI48_VALUE */ +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + +/** + * @brief Internal Low Speed oscillator (LSI) value. + */ +#if !defined (LSI_VALUE) +#define LSI_VALUE (32000UL) /*!< LSI Typical Value in Hz*/ +#endif /* LSI_VALUE */ /*!< Value of the Internal Low Speed oscillator in Hz +The real value may vary depending on the variations +in voltage and temperature.*/ +/** + * @brief External Low Speed oscillator (LSE) value. + * This value is used by the UART, RTC HAL module to compute the system frequency + */ +#if !defined (LSE_VALUE) +#define LSE_VALUE (32768UL) /*!< Value of the External oscillator in Hz*/ +#endif /* LSE_VALUE */ + +#if !defined (LSE_STARTUP_TIMEOUT) +#define LSE_STARTUP_TIMEOUT (5000UL) /*!< Time out for LSE start up, in ms */ +#endif /* LSE_STARTUP_TIMEOUT */ + +/** + * @brief External clock source for I2S1 peripheral + * This value is used by the RCC HAL module to compute the I2S1 clock source + * frequency. + */ +#if !defined (EXTERNAL_I2S1_CLOCK_VALUE) +#define EXTERNAL_I2S1_CLOCK_VALUE (48000UL) /*!< Value of the I2S1 External clock source in Hz*/ +#endif /* EXTERNAL_I2S1_CLOCK_VALUE */ + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +/** + * @brief External clock source for I2S2 peripheral + * This value is used by the RCC HAL module to compute the I2S2 clock source + * frequency. + */ +#if !defined (EXTERNAL_I2S2_CLOCK_VALUE) + #define EXTERNAL_I2S2_CLOCK_VALUE 48000U /*!< Value of the I2S2 External clock source in Hz*/ +#endif /* EXTERNAL_I2S2_CLOCK_VALUE */ +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + +/* Tip: To avoid modifying this file each time you need to use different HSE, + === you can define the HSE value in your toolchain compiler preprocessor. */ + +/* ########################### System Configuration ######################### */ +/** + * @brief This is the HAL system configuration section + */ +#define VDD_VALUE (3300UL) /*!< Value of VDD in mv */ +#define TICK_INT_PRIORITY ((1UL<<__NVIC_PRIO_BITS) - 1UL) /*!< tick interrupt priority */ +#define USE_RTOS 0U +#define PREFETCH_ENABLE 1U +#define INSTRUCTION_CACHE_ENABLE 1U + +/* ################## SPI peripheral configuration ########################## */ + +/* CRC FEATURE: Use to activate CRC feature inside HAL SPI Driver +* Activated: CRC code is present inside driver +* Deactivated: CRC code cleaned from driver +*/ + +#define USE_SPI_CRC 1U + +/* ################## CRYP peripheral configuration ########################## */ + +#define USE_HAL_CRYP_SUSPEND_RESUME 1U + + +/* ########################## Assert Selection ############################## */ +/** + * @brief Uncomment the line below to expanse the "assert_param" macro in the + * HAL drivers code + */ +/* #define USE_FULL_ASSERT 1U */ + +/* Includes ------------------------------------------------------------------*/ +/** + * @brief Include modules header file + */ + +#ifdef HAL_RCC_MODULE_ENABLED +#include "stm32g0xx_hal_rcc.h" +#endif /* HAL_RCC_MODULE_ENABLED */ + +#ifdef HAL_GPIO_MODULE_ENABLED +#include "stm32g0xx_hal_gpio.h" +#endif /* HAL_GPIO_MODULE_ENABLED */ + +#ifdef HAL_DMA_MODULE_ENABLED +#include "stm32g0xx_hal_dma.h" +#endif /* HAL_DMA_MODULE_ENABLED */ + +#ifdef HAL_CORTEX_MODULE_ENABLED +#include "stm32g0xx_hal_cortex.h" +#endif /* HAL_CORTEX_MODULE_ENABLED */ + +#ifdef HAL_ADC_MODULE_ENABLED +#include "stm32g0xx_hal_adc.h" +#include "stm32g0xx_hal_adc_ex.h" +#endif /* HAL_ADC_MODULE_ENABLED */ + +#ifdef HAL_CEC_MODULE_ENABLED +#include "stm32g0xx_hal_cec.h" +#endif /* HAL_CEC_MODULE_ENABLED */ + +#ifdef HAL_COMP_MODULE_ENABLED +#include "stm32g0xx_hal_comp.h" +#endif /* HAL_COMP_MODULE_ENABLED */ + +#ifdef HAL_CRC_MODULE_ENABLED +#include "stm32g0xx_hal_crc.h" +#endif /* HAL_CRC_MODULE_ENABLED */ + +#ifdef HAL_CRYP_MODULE_ENABLED +#include "stm32g0xx_hal_cryp.h" +#endif /* HAL_CRYP_MODULE_ENABLED */ + +#ifdef HAL_DAC_MODULE_ENABLED +#include "stm32g0xx_hal_dac.h" +#endif /* HAL_DAC_MODULE_ENABLED */ + +#ifdef HAL_EXTI_MODULE_ENABLED +#include "stm32g0xx_hal_exti.h" +#endif /* HAL_EXTI_MODULE_ENABLED */ + +#ifdef HAL_FDCAN_MODULE_ENABLED +#include "stm32g0xx_hal_fdcan.h" +#endif /* HAL_FDCAN_MODULE_ENABLED */ + +#ifdef HAL_FLASH_MODULE_ENABLED +#include "stm32g0xx_hal_flash.h" +#endif /* HAL_FLASH_MODULE_ENABLED */ + +#ifdef HAL_I2C_MODULE_ENABLED +#include "stm32g0xx_hal_i2c.h" +#endif /* HAL_I2C_MODULE_ENABLED */ + +#ifdef HAL_I2S_MODULE_ENABLED +#include "stm32g0xx_hal_i2s.h" +#endif /* HAL_I2S_MODULE_ENABLED */ + +#ifdef HAL_IRDA_MODULE_ENABLED +#include "stm32g0xx_hal_irda.h" +#endif /* HAL_IRDA_MODULE_ENABLED */ + +#ifdef HAL_IWDG_MODULE_ENABLED +#include "stm32g0xx_hal_iwdg.h" +#endif /* HAL_IWDG_MODULE_ENABLED */ + +#ifdef HAL_LPTIM_MODULE_ENABLED +#include "stm32g0xx_hal_lptim.h" +#endif /* HAL_LPTIM_MODULE_ENABLED */ + +#ifdef HAL_PCD_MODULE_ENABLED +#include "stm32g0xx_hal_pcd.h" +#endif /* HAL_PCD_MODULE_ENABLED */ + +#ifdef HAL_HCD_MODULE_ENABLED +#include "stm32g0xx_hal_hcd.h" +#endif /* HAL_HCD_MODULE_ENABLED */ + +#ifdef HAL_PWR_MODULE_ENABLED +#include "stm32g0xx_hal_pwr.h" +#endif /* HAL_PWR_MODULE_ENABLED */ + +#ifdef HAL_RNG_MODULE_ENABLED +#include "stm32g0xx_hal_rng.h" +#endif /* HAL_RNG_MODULE_ENABLED */ + +#ifdef HAL_RTC_MODULE_ENABLED +#include "stm32g0xx_hal_rtc.h" +#endif /* HAL_RTC_MODULE_ENABLED */ + +#ifdef HAL_SMARTCARD_MODULE_ENABLED +#include "stm32g0xx_hal_smartcard.h" +#endif /* HAL_SMARTCARD_MODULE_ENABLED */ + +#ifdef HAL_SMBUS_MODULE_ENABLED +#include "stm32g0xx_hal_smbus.h" +#endif /* HAL_SMBUS_MODULE_ENABLED */ + +#ifdef HAL_SPI_MODULE_ENABLED +#include "stm32g0xx_hal_spi.h" +#endif /* HAL_SPI_MODULE_ENABLED */ + +#ifdef HAL_TIM_MODULE_ENABLED +#include "stm32g0xx_hal_tim.h" +#endif /* HAL_TIM_MODULE_ENABLED */ + +#ifdef HAL_UART_MODULE_ENABLED +#include "stm32g0xx_hal_uart.h" +#endif /* HAL_UART_MODULE_ENABLED */ + +#ifdef HAL_USART_MODULE_ENABLED +#include "stm32g0xx_hal_usart.h" +#endif /* HAL_USART_MODULE_ENABLED */ + +#ifdef HAL_WWDG_MODULE_ENABLED +#include "stm32g0xx_hal_wwdg.h" +#endif /* HAL_WWDG_MODULE_ENABLED */ + +/* Exported macro ------------------------------------------------------------*/ +#ifdef USE_FULL_ASSERT +/** + * @brief The assert_param macro is used for functions parameters check. + * @param expr If expr is false, it calls assert_failed function + * which reports the name of the source file and the source + * line number of the call that failed. + * If expr is true, it returns no value. + * @retval None + */ +#define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__)) +/* Exported functions ------------------------------------------------------- */ +void assert_failed(uint8_t *file, uint32_t line); +#else +#define assert_param(expr) ((void)0U) +#endif /* USE_FULL_ASSERT */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_CONF_H */ + + + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_cortex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_cortex.h new file mode 100644 index 0000000..0edbed1 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_cortex.h @@ -0,0 +1,385 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_cortex.h + * @author MCD Application Team + * @brief Header file of CORTEX HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_CORTEX_H +#define STM32G0xx_HAL_CORTEX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @defgroup CORTEX CORTEX + * @brief CORTEX HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup CORTEX_Exported_Types CORTEX Exported Types + * @{ + */ + +#if (__MPU_PRESENT == 1) +/** @defgroup CORTEX_MPU_Region_Initialization_Structure_definition MPU Region Initialization Structure Definition + * @brief MPU Region initialization structure + * @{ + */ +typedef struct +{ + uint8_t Enable; /*!< Specifies the status of the region. + This parameter can be a value of @ref CORTEX_MPU_Region_Enable */ + uint8_t Number; /*!< Specifies the number of the region to protect. + This parameter can be a value of @ref CORTEX_MPU_Region_Number */ + uint32_t BaseAddress; /*!< Specifies the base address of the region to protect. + */ + uint8_t Size; /*!< Specifies the size of the region to protect. + This parameter can be a value of @ref CORTEX_MPU_Region_Size */ + uint8_t SubRegionDisable; /*!< Specifies the number of the subregion protection to disable. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF */ + uint8_t TypeExtField; /*!< Specifies the TEX field level. + This parameter can be a value of @ref CORTEX_MPU_TEX_Levels */ + uint8_t AccessPermission; /*!< Specifies the region access permission type. + This parameter can be a value of @ref CORTEX_MPU_Region_Permission_Attributes */ + uint8_t DisableExec; /*!< Specifies the instruction access status. + This parameter can be a value of @ref CORTEX_MPU_Instruction_Access */ + uint8_t IsShareable; /*!< Specifies the shareability status of the protected region. + This parameter can be a value of @ref CORTEX_MPU_Access_Shareable */ + uint8_t IsCacheable; /*!< Specifies the cacheable status of the region protected. + This parameter can be a value of @ref CORTEX_MPU_Access_Cacheable */ + uint8_t IsBufferable; /*!< Specifies the bufferable status of the protected region. + This parameter can be a value of @ref CORTEX_MPU_Access_Bufferable */ +} MPU_Region_InitTypeDef; +/** + * @} + */ +#endif /* __MPU_PRESENT */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup CORTEX_Exported_Constants CORTEX Exported Constants + * @{ + */ + +/** @defgroup CORTEX_SysTick_clock_source CORTEX SysTick clock source + * @{ + */ +#define SYSTICK_CLKSOURCE_HCLK_DIV8 0x00000000U +#define SYSTICK_CLKSOURCE_HCLK 0x00000004U + +/** + * @} + */ + +#if (__MPU_PRESENT == 1) +/** @defgroup CORTEX_MPU_HFNMI_PRIVDEF_Control CORTEX MPU HFNMI and PRIVILEGED Access control + * @{ + */ +#define MPU_HFNMI_PRIVDEF_NONE 0x00000000U +#define MPU_HARDFAULT_NMI (MPU_CTRL_HFNMIENA_Msk) +#define MPU_PRIVILEGED_DEFAULT (MPU_CTRL_PRIVDEFENA_Msk) +#define MPU_HFNMI_PRIVDEF (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Region_Enable CORTEX MPU Region Enable + * @{ + */ +#define MPU_REGION_ENABLE ((uint8_t)0x01) +#define MPU_REGION_DISABLE ((uint8_t)0x00) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Instruction_Access CORTEX MPU Instruction Access + * @{ + */ +#define MPU_INSTRUCTION_ACCESS_ENABLE ((uint8_t)0x00) +#define MPU_INSTRUCTION_ACCESS_DISABLE ((uint8_t)0x01) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Access_Shareable CORTEX MPU Instruction Access Shareable + * @{ + */ +#define MPU_ACCESS_SHAREABLE ((uint8_t)0x01) +#define MPU_ACCESS_NOT_SHAREABLE ((uint8_t)0x00) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Access_Cacheable CORTEX MPU Instruction Access Cacheable + * @{ + */ +#define MPU_ACCESS_CACHEABLE ((uint8_t)0x01) +#define MPU_ACCESS_NOT_CACHEABLE ((uint8_t)0x00) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Access_Bufferable CORTEX MPU Instruction Access Bufferable + * @{ + */ +#define MPU_ACCESS_BUFFERABLE ((uint8_t)0x01) +#define MPU_ACCESS_NOT_BUFFERABLE ((uint8_t)0x00) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_TEX_Levels CORTEX MPU TEX Levels + * @{ + */ +#define MPU_TEX_LEVEL0 ((uint8_t)0x00) +#define MPU_TEX_LEVEL1 ((uint8_t)0x01) +#define MPU_TEX_LEVEL2 ((uint8_t)0x02) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Region_Size CORTEX MPU Region Size + * @{ + */ +#define MPU_REGION_SIZE_256B ((uint8_t)0x07) +#define MPU_REGION_SIZE_512B ((uint8_t)0x08) +#define MPU_REGION_SIZE_1KB ((uint8_t)0x09) +#define MPU_REGION_SIZE_2KB ((uint8_t)0x0A) +#define MPU_REGION_SIZE_4KB ((uint8_t)0x0B) +#define MPU_REGION_SIZE_8KB ((uint8_t)0x0C) +#define MPU_REGION_SIZE_16KB ((uint8_t)0x0D) +#define MPU_REGION_SIZE_32KB ((uint8_t)0x0E) +#define MPU_REGION_SIZE_64KB ((uint8_t)0x0F) +#define MPU_REGION_SIZE_128KB ((uint8_t)0x10) +#define MPU_REGION_SIZE_256KB ((uint8_t)0x11) +#define MPU_REGION_SIZE_512KB ((uint8_t)0x12) +#define MPU_REGION_SIZE_1MB ((uint8_t)0x13) +#define MPU_REGION_SIZE_2MB ((uint8_t)0x14) +#define MPU_REGION_SIZE_4MB ((uint8_t)0x15) +#define MPU_REGION_SIZE_8MB ((uint8_t)0x16) +#define MPU_REGION_SIZE_16MB ((uint8_t)0x17) +#define MPU_REGION_SIZE_32MB ((uint8_t)0x18) +#define MPU_REGION_SIZE_64MB ((uint8_t)0x19) +#define MPU_REGION_SIZE_128MB ((uint8_t)0x1A) +#define MPU_REGION_SIZE_256MB ((uint8_t)0x1B) +#define MPU_REGION_SIZE_512MB ((uint8_t)0x1C) +#define MPU_REGION_SIZE_1GB ((uint8_t)0x1D) +#define MPU_REGION_SIZE_2GB ((uint8_t)0x1E) +#define MPU_REGION_SIZE_4GB ((uint8_t)0x1F) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Region_Permission_Attributes CORTEX MPU Region Permission Attributes + * @{ + */ +#define MPU_REGION_NO_ACCESS ((uint8_t)0x00) +#define MPU_REGION_PRIV_RW ((uint8_t)0x01) +#define MPU_REGION_PRIV_RW_URO ((uint8_t)0x02) +#define MPU_REGION_FULL_ACCESS ((uint8_t)0x03) +#define MPU_REGION_PRIV_RO ((uint8_t)0x05) +#define MPU_REGION_PRIV_RO_URO ((uint8_t)0x06) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Region_Number CORTEX MPU Region Number + * @{ + */ +#define MPU_REGION_NUMBER0 ((uint8_t)0x00) +#define MPU_REGION_NUMBER1 ((uint8_t)0x01) +#define MPU_REGION_NUMBER2 ((uint8_t)0x02) +#define MPU_REGION_NUMBER3 ((uint8_t)0x03) +#define MPU_REGION_NUMBER4 ((uint8_t)0x04) +#define MPU_REGION_NUMBER5 ((uint8_t)0x05) +#define MPU_REGION_NUMBER6 ((uint8_t)0x06) +#define MPU_REGION_NUMBER7 ((uint8_t)0x07) +/** + * @} + */ +#endif /* __MPU_PRESENT */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup CORTEX_Exported_Macros CORTEX Exported Macros + * @{ + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CORTEX_Exported_Functions CORTEX Exported Functions + * @{ + */ + +/** @defgroup CORTEX_Exported_Functions_Group1 Initialization and Configuration functions + * @brief Initialization and Configuration functions + * @{ + */ +/* Initialization and Configuration functions *****************************/ +void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority); +void HAL_NVIC_EnableIRQ(IRQn_Type IRQn); +void HAL_NVIC_DisableIRQ(IRQn_Type IRQn); +void HAL_NVIC_SystemReset(void); +uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb); +/** + * @} + */ + +/** @defgroup CORTEX_Exported_Functions_Group2 Peripheral Control functions + * @brief Cortex control functions + * @{ + */ +/* Peripheral Control functions *************************************************/ +uint32_t HAL_NVIC_GetPriority(IRQn_Type IRQn); +uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn); +void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn); +void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn); +void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource); +void HAL_SYSTICK_IRQHandler(void); +void HAL_SYSTICK_Callback(void); + +#if (__MPU_PRESENT == 1U) +void HAL_MPU_Enable(uint32_t MPU_Control); +void HAL_MPU_Disable(void); +void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init); +#endif /* __MPU_PRESENT */ +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup CORTEX_Private_Macros CORTEX Private Macros + * @{ + */ +#define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x4U) + +#define IS_NVIC_DEVICE_IRQ(IRQ) ((IRQ) > SysTick_IRQn) + +#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || \ + ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8)) + +#if (__MPU_PRESENT == 1) +#define IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) || \ + ((STATE) == MPU_REGION_DISABLE)) + +#define IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || \ + ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE)) + +#define IS_MPU_ACCESS_SHAREABLE(STATE) (((STATE) == MPU_ACCESS_SHAREABLE) || \ + ((STATE) == MPU_ACCESS_NOT_SHAREABLE)) + +#define IS_MPU_ACCESS_CACHEABLE(STATE) (((STATE) == MPU_ACCESS_CACHEABLE) || \ + ((STATE) == MPU_ACCESS_NOT_CACHEABLE)) + +#define IS_MPU_ACCESS_BUFFERABLE(STATE) (((STATE) == MPU_ACCESS_BUFFERABLE) || \ + ((STATE) == MPU_ACCESS_NOT_BUFFERABLE)) + +#define IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0) || \ + ((TYPE) == MPU_TEX_LEVEL1) || \ + ((TYPE) == MPU_TEX_LEVEL2)) + +#define IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS) || \ + ((TYPE) == MPU_REGION_PRIV_RW) || \ + ((TYPE) == MPU_REGION_PRIV_RW_URO) || \ + ((TYPE) == MPU_REGION_FULL_ACCESS) || \ + ((TYPE) == MPU_REGION_PRIV_RO) || \ + ((TYPE) == MPU_REGION_PRIV_RO_URO)) + +#define IS_MPU_REGION_NUMBER(NUMBER) (((NUMBER) == MPU_REGION_NUMBER0) || \ + ((NUMBER) == MPU_REGION_NUMBER1) || \ + ((NUMBER) == MPU_REGION_NUMBER2) || \ + ((NUMBER) == MPU_REGION_NUMBER3) || \ + ((NUMBER) == MPU_REGION_NUMBER4) || \ + ((NUMBER) == MPU_REGION_NUMBER5) || \ + ((NUMBER) == MPU_REGION_NUMBER6) || \ + ((NUMBER) == MPU_REGION_NUMBER7)) + +#define IS_MPU_REGION_SIZE(SIZE) (((SIZE) == MPU_REGION_SIZE_256B) || \ + ((SIZE) == MPU_REGION_SIZE_512B) || \ + ((SIZE) == MPU_REGION_SIZE_1KB) || \ + ((SIZE) == MPU_REGION_SIZE_2KB) || \ + ((SIZE) == MPU_REGION_SIZE_4KB) || \ + ((SIZE) == MPU_REGION_SIZE_8KB) || \ + ((SIZE) == MPU_REGION_SIZE_16KB) || \ + ((SIZE) == MPU_REGION_SIZE_32KB) || \ + ((SIZE) == MPU_REGION_SIZE_64KB) || \ + ((SIZE) == MPU_REGION_SIZE_128KB) || \ + ((SIZE) == MPU_REGION_SIZE_256KB) || \ + ((SIZE) == MPU_REGION_SIZE_512KB) || \ + ((SIZE) == MPU_REGION_SIZE_1MB) || \ + ((SIZE) == MPU_REGION_SIZE_2MB) || \ + ((SIZE) == MPU_REGION_SIZE_4MB) || \ + ((SIZE) == MPU_REGION_SIZE_8MB) || \ + ((SIZE) == MPU_REGION_SIZE_16MB) || \ + ((SIZE) == MPU_REGION_SIZE_32MB) || \ + ((SIZE) == MPU_REGION_SIZE_64MB) || \ + ((SIZE) == MPU_REGION_SIZE_128MB) || \ + ((SIZE) == MPU_REGION_SIZE_256MB) || \ + ((SIZE) == MPU_REGION_SIZE_512MB) || \ + ((SIZE) == MPU_REGION_SIZE_1GB) || \ + ((SIZE) == MPU_REGION_SIZE_2GB) || \ + ((SIZE) == MPU_REGION_SIZE_4GB)) + +#define IS_MPU_SUB_REGION_DISABLE(SUBREGION) ((SUBREGION) < (uint16_t)0x00FFU) +#endif /* __MPU_PRESENT */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_CORTEX_H */ + + + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_crc.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_crc.h new file mode 100644 index 0000000..24607ff --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_crc.h @@ -0,0 +1,342 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_crc.h + * @author MCD Application Team + * @brief Header file of CRC HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_CRC_H +#define STM32G0xx_HAL_CRC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup CRC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup CRC_Exported_Types CRC Exported Types + * @{ + */ + +/** + * @brief CRC HAL State Structure definition + */ +typedef enum +{ + HAL_CRC_STATE_RESET = 0x00U, /*!< CRC not yet initialized or disabled */ + HAL_CRC_STATE_READY = 0x01U, /*!< CRC initialized and ready for use */ + HAL_CRC_STATE_BUSY = 0x02U, /*!< CRC internal process is ongoing */ + HAL_CRC_STATE_TIMEOUT = 0x03U, /*!< CRC timeout state */ + HAL_CRC_STATE_ERROR = 0x04U /*!< CRC error state */ +} HAL_CRC_StateTypeDef; + +/** + * @brief CRC Init Structure definition + */ +typedef struct +{ + uint8_t DefaultPolynomialUse; /*!< This parameter is a value of @ref CRC_Default_Polynomial and indicates if default polynomial is used. + If set to DEFAULT_POLYNOMIAL_ENABLE, resort to default + X^32 + X^26 + X^23 + X^22 + X^16 + X^12 + X^11 + X^10 +X^8 + X^7 + X^5 + + X^4 + X^2+ X +1. + In that case, there is no need to set GeneratingPolynomial field. + If otherwise set to DEFAULT_POLYNOMIAL_DISABLE, GeneratingPolynomial and + CRCLength fields must be set. */ + + uint8_t DefaultInitValueUse; /*!< This parameter is a value of @ref CRC_Default_InitValue_Use and indicates if default init value is used. + If set to DEFAULT_INIT_VALUE_ENABLE, resort to default + 0xFFFFFFFF value. In that case, there is no need to set InitValue field. If + otherwise set to DEFAULT_INIT_VALUE_DISABLE, InitValue field must be set. */ + + uint32_t GeneratingPolynomial; /*!< Set CRC generating polynomial as a 7, 8, 16 or 32-bit long value for a polynomial degree + respectively equal to 7, 8, 16 or 32. This field is written in normal, + representation e.g., for a polynomial of degree 7, X^7 + X^6 + X^5 + X^2 + 1 + is written 0x65. No need to specify it if DefaultPolynomialUse is set to + DEFAULT_POLYNOMIAL_ENABLE. */ + + uint32_t CRCLength; /*!< This parameter is a value of @ref CRC_Polynomial_Sizes and indicates CRC length. + Value can be either one of + @arg @ref CRC_POLYLENGTH_32B (32-bit CRC), + @arg @ref CRC_POLYLENGTH_16B (16-bit CRC), + @arg @ref CRC_POLYLENGTH_8B (8-bit CRC), + @arg @ref CRC_POLYLENGTH_7B (7-bit CRC). */ + + uint32_t InitValue; /*!< Init value to initiate CRC computation. No need to specify it if DefaultInitValueUse + is set to DEFAULT_INIT_VALUE_ENABLE. */ + + uint32_t InputDataInversionMode; /*!< This parameter is a value of @ref CRCEx_Input_Data_Inversion and specifies input data inversion mode. + Can be either one of the following values + @arg @ref CRC_INPUTDATA_INVERSION_NONE no input data inversion + @arg @ref CRC_INPUTDATA_INVERSION_BYTE byte-wise inversion, 0x1A2B3C4D + becomes 0x58D43CB2 + @arg @ref CRC_INPUTDATA_INVERSION_HALFWORD halfword-wise inversion, + 0x1A2B3C4D becomes 0xD458B23C + @arg @ref CRC_INPUTDATA_INVERSION_WORD word-wise inversion, 0x1A2B3C4D + becomes 0xB23CD458 */ + + uint32_t OutputDataInversionMode; /*!< This parameter is a value of @ref CRCEx_Output_Data_Inversion and specifies output data (i.e. CRC) inversion mode. + Can be either + @arg @ref CRC_OUTPUTDATA_INVERSION_DISABLE no CRC inversion, + @arg @ref CRC_OUTPUTDATA_INVERSION_ENABLE CRC 0x11223344 is converted + into 0x22CC4488 */ +} CRC_InitTypeDef; + +/** + * @brief CRC Handle Structure definition + */ +typedef struct +{ + CRC_TypeDef *Instance; /*!< Register base address */ + + CRC_InitTypeDef Init; /*!< CRC configuration parameters */ + + HAL_LockTypeDef Lock; /*!< CRC Locking object */ + + __IO HAL_CRC_StateTypeDef State; /*!< CRC communication state */ + + uint32_t InputDataFormat; /*!< This parameter is a value of @ref CRC_Input_Buffer_Format and specifies input data format. + Can be either + @arg @ref CRC_INPUTDATA_FORMAT_BYTES input data is a stream of bytes + (8-bit data) + @arg @ref CRC_INPUTDATA_FORMAT_HALFWORDS input data is a stream of + half-words (16-bit data) + @arg @ref CRC_INPUTDATA_FORMAT_WORDS input data is a stream of words + (32-bit data) + + Note that constant CRC_INPUT_FORMAT_UNDEFINED is defined but an initialization + error must occur if InputBufferFormat is not one of the three values listed + above */ +} CRC_HandleTypeDef; +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CRC_Exported_Constants CRC Exported Constants + * @{ + */ + +/** @defgroup CRC_Default_Polynomial_Value Default CRC generating polynomial + * @{ + */ +#define DEFAULT_CRC32_POLY 0x04C11DB7U /*!< X^32 + X^26 + X^23 + X^22 + X^16 + X^12 + X^11 + X^10 +X^8 + X^7 + X^5 + X^4 + X^2+ X +1 */ +/** + * @} + */ + +/** @defgroup CRC_Default_InitValue Default CRC computation initialization value + * @{ + */ +#define DEFAULT_CRC_INITVALUE 0xFFFFFFFFU /*!< Initial CRC default value */ +/** + * @} + */ + +/** @defgroup CRC_Default_Polynomial Indicates whether or not default polynomial is used + * @{ + */ +#define DEFAULT_POLYNOMIAL_ENABLE ((uint8_t)0x00U) /*!< Enable default generating polynomial 0x04C11DB7 */ +#define DEFAULT_POLYNOMIAL_DISABLE ((uint8_t)0x01U) /*!< Disable default generating polynomial 0x04C11DB7 */ +/** + * @} + */ + +/** @defgroup CRC_Default_InitValue_Use Indicates whether or not default init value is used + * @{ + */ +#define DEFAULT_INIT_VALUE_ENABLE ((uint8_t)0x00U) /*!< Enable initial CRC default value */ +#define DEFAULT_INIT_VALUE_DISABLE ((uint8_t)0x01U) /*!< Disable initial CRC default value */ +/** + * @} + */ + +/** @defgroup CRC_Polynomial_Sizes Polynomial sizes to configure the peripheral + * @{ + */ +#define CRC_POLYLENGTH_32B 0x00000000U /*!< Resort to a 32-bit long generating polynomial */ +#define CRC_POLYLENGTH_16B CRC_CR_POLYSIZE_0 /*!< Resort to a 16-bit long generating polynomial */ +#define CRC_POLYLENGTH_8B CRC_CR_POLYSIZE_1 /*!< Resort to a 8-bit long generating polynomial */ +#define CRC_POLYLENGTH_7B CRC_CR_POLYSIZE /*!< Resort to a 7-bit long generating polynomial */ +/** + * @} + */ + +/** @defgroup CRC_Polynomial_Size_Definitions CRC polynomial possible sizes actual definitions + * @{ + */ +#define HAL_CRC_LENGTH_32B 32U /*!< 32-bit long CRC */ +#define HAL_CRC_LENGTH_16B 16U /*!< 16-bit long CRC */ +#define HAL_CRC_LENGTH_8B 8U /*!< 8-bit long CRC */ +#define HAL_CRC_LENGTH_7B 7U /*!< 7-bit long CRC */ +/** + * @} + */ + +/** @defgroup CRC_Input_Buffer_Format Input Buffer Format + * @{ + */ +/* WARNING: CRC_INPUT_FORMAT_UNDEFINED is created for reference purposes but + * an error is triggered in HAL_CRC_Init() if InputDataFormat field is set + * to CRC_INPUT_FORMAT_UNDEFINED: the format MUST be defined by the user for + * the CRC APIs to provide a correct result */ +#define CRC_INPUTDATA_FORMAT_UNDEFINED 0x00000000U /*!< Undefined input data format */ +#define CRC_INPUTDATA_FORMAT_BYTES 0x00000001U /*!< Input data in byte format */ +#define CRC_INPUTDATA_FORMAT_HALFWORDS 0x00000002U /*!< Input data in half-word format */ +#define CRC_INPUTDATA_FORMAT_WORDS 0x00000003U /*!< Input data in word format */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup CRC_Exported_Macros CRC Exported Macros + * @{ + */ + +/** @brief Reset CRC handle state. + * @param __HANDLE__ CRC handle. + * @retval None + */ +#define __HAL_CRC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_CRC_STATE_RESET) + +/** + * @brief Reset CRC Data Register. + * @param __HANDLE__ CRC handle + * @retval None + */ +#define __HAL_CRC_DR_RESET(__HANDLE__) ((__HANDLE__)->Instance->CR |= CRC_CR_RESET) + +/** + * @brief Set CRC INIT non-default value + * @param __HANDLE__ CRC handle + * @param __INIT__ 32-bit initial value + * @retval None + */ +#define __HAL_CRC_INITIALCRCVALUE_CONFIG(__HANDLE__, __INIT__) ((__HANDLE__)->Instance->INIT = (__INIT__)) + +/** + * @brief Store data in the Independent Data (ID) register. + * @param __HANDLE__ CRC handle + * @param __VALUE__ Value to be stored in the ID register + * @note Refer to the Reference Manual to get the authorized __VALUE__ length in bits + * @retval None + */ +#define __HAL_CRC_SET_IDR(__HANDLE__, __VALUE__) (WRITE_REG((__HANDLE__)->Instance->IDR, (__VALUE__))) + +/** + * @brief Return the data stored in the Independent Data (ID) register. + * @param __HANDLE__ CRC handle + * @note Refer to the Reference Manual to get the authorized __VALUE__ length in bits + * @retval Value of the ID register + */ +#define __HAL_CRC_GET_IDR(__HANDLE__) (((__HANDLE__)->Instance->IDR) & CRC_IDR_IDR) +/** + * @} + */ + + +/* Private macros --------------------------------------------------------*/ +/** @defgroup CRC_Private_Macros CRC Private Macros + * @{ + */ + +#define IS_DEFAULT_POLYNOMIAL(DEFAULT) (((DEFAULT) == DEFAULT_POLYNOMIAL_ENABLE) || \ + ((DEFAULT) == DEFAULT_POLYNOMIAL_DISABLE)) + +#define IS_DEFAULT_INIT_VALUE(VALUE) (((VALUE) == DEFAULT_INIT_VALUE_ENABLE) || \ + ((VALUE) == DEFAULT_INIT_VALUE_DISABLE)) + +#define IS_CRC_POL_LENGTH(LENGTH) (((LENGTH) == CRC_POLYLENGTH_32B) || \ + ((LENGTH) == CRC_POLYLENGTH_16B) || \ + ((LENGTH) == CRC_POLYLENGTH_8B) || \ + ((LENGTH) == CRC_POLYLENGTH_7B)) + +#define IS_CRC_INPUTDATA_FORMAT(FORMAT) (((FORMAT) == CRC_INPUTDATA_FORMAT_BYTES) || \ + ((FORMAT) == CRC_INPUTDATA_FORMAT_HALFWORDS) || \ + ((FORMAT) == CRC_INPUTDATA_FORMAT_WORDS)) + +/** + * @} + */ + +/* Include CRC HAL Extended module */ +#include "stm32g0xx_hal_crc_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CRC_Exported_Functions CRC Exported Functions + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +/** @defgroup CRC_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ +HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc); +HAL_StatusTypeDef HAL_CRC_DeInit(CRC_HandleTypeDef *hcrc); +void HAL_CRC_MspInit(CRC_HandleTypeDef *hcrc); +void HAL_CRC_MspDeInit(CRC_HandleTypeDef *hcrc); +/** + * @} + */ + +/* Peripheral Control functions ***********************************************/ +/** @defgroup CRC_Exported_Functions_Group2 Peripheral Control functions + * @{ + */ +uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength); +uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength); +/** + * @} + */ + +/* Peripheral State and Error functions ***************************************/ +/** @defgroup CRC_Exported_Functions_Group3 Peripheral State functions + * @{ + */ +HAL_CRC_StateTypeDef HAL_CRC_GetState(CRC_HandleTypeDef *hcrc); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_CRC_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h new file mode 100644 index 0000000..e9ecb8e --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h @@ -0,0 +1,150 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_crc_ex.h + * @author MCD Application Team + * @brief Header file of CRC HAL extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_CRC_EX_H +#define STM32G0xx_HAL_CRC_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup CRCEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CRCEx_Exported_Constants CRC Extended Exported Constants + * @{ + */ + +/** @defgroup CRCEx_Input_Data_Inversion Input Data Inversion Modes + * @{ + */ +#define CRC_INPUTDATA_INVERSION_NONE 0x00000000U /*!< No input data inversion */ +#define CRC_INPUTDATA_INVERSION_BYTE CRC_CR_REV_IN_0 /*!< Byte-wise input data inversion */ +#define CRC_INPUTDATA_INVERSION_HALFWORD CRC_CR_REV_IN_1 /*!< HalfWord-wise input data inversion */ +#define CRC_INPUTDATA_INVERSION_WORD CRC_CR_REV_IN /*!< Word-wise input data inversion */ +/** + * @} + */ + +/** @defgroup CRCEx_Output_Data_Inversion Output Data Inversion Modes + * @{ + */ +#define CRC_OUTPUTDATA_INVERSION_DISABLE 0x00000000U /*!< No output data inversion */ +#define CRC_OUTPUTDATA_INVERSION_ENABLE CRC_CR_REV_OUT /*!< Bit-wise output data inversion */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup CRCEx_Exported_Macros CRC Extended Exported Macros + * @{ + */ + +/** + * @brief Set CRC output reversal + * @param __HANDLE__ CRC handle + * @retval None + */ +#define __HAL_CRC_OUTPUTREVERSAL_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= CRC_CR_REV_OUT) + +/** + * @brief Unset CRC output reversal + * @param __HANDLE__ CRC handle + * @retval None + */ +#define __HAL_CRC_OUTPUTREVERSAL_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(CRC_CR_REV_OUT)) + +/** + * @brief Set CRC non-default polynomial + * @param __HANDLE__ CRC handle + * @param __POLYNOMIAL__ 7, 8, 16 or 32-bit polynomial + * @retval None + */ +#define __HAL_CRC_POLYNOMIAL_CONFIG(__HANDLE__, __POLYNOMIAL__) ((__HANDLE__)->Instance->POL = (__POLYNOMIAL__)) + +/** + * @} + */ + +/* Private macros --------------------------------------------------------*/ +/** @defgroup CRCEx_Private_Macros CRC Extended Private Macros + * @{ + */ + +#define IS_CRC_INPUTDATA_INVERSION_MODE(MODE) (((MODE) == CRC_INPUTDATA_INVERSION_NONE) || \ + ((MODE) == CRC_INPUTDATA_INVERSION_BYTE) || \ + ((MODE) == CRC_INPUTDATA_INVERSION_HALFWORD) || \ + ((MODE) == CRC_INPUTDATA_INVERSION_WORD)) + +#define IS_CRC_OUTPUTDATA_INVERSION_MODE(MODE) (((MODE) == CRC_OUTPUTDATA_INVERSION_DISABLE) || \ + ((MODE) == CRC_OUTPUTDATA_INVERSION_ENABLE)) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup CRCEx_Exported_Functions + * @{ + */ + +/** @addtogroup CRCEx_Exported_Functions_Group1 + * @{ + */ +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength); +HAL_StatusTypeDef HAL_CRCEx_Input_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t InputReverseMode); +HAL_StatusTypeDef HAL_CRCEx_Output_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t OutputReverseMode); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_CRC_EX_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_cryp.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_cryp.h new file mode 100644 index 0000000..2dbb7f3 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_cryp.h @@ -0,0 +1,645 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_cryp.h + * @author MCD Application Team + * @brief Header file of CRYP HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_CRYP_H +#define STM32G0xx_HAL_CRYP_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +#if defined(AES) + +/** @defgroup CRYP CRYP + * @brief CRYP HAL module driver. + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup CRYP_Exported_Types CRYP Exported Types + * @{ + */ + +/** + * @brief CRYP Init Structure definition + */ + +typedef struct +{ + uint32_t DataType; /*!< 32-bit data, 16-bit data, 8-bit data or 1-bit string. + This parameter can be a value of @ref CRYP_Data_Type */ + uint32_t KeySize; /*!< Used only in AES mode : 128, 192 or 256 bit key length in CRYP1. + 128 or 256 bit key length in TinyAES This parameter can be a value of @ref CRYP_Key_Size */ + uint32_t *pKey; /*!< The key used for encryption/decryption */ + uint32_t *pInitVect; /*!< The initialization vector used also as initialization + counter in CTR mode */ + uint32_t Algorithm; /*!< DES/ TDES Algorithm ECB/CBC + AES Algorithm ECB/CBC/CTR/GCM or CCM + This parameter can be a value of @ref CRYP_Algorithm_Mode */ + uint32_t *Header; /*!< used only in AES GCM and CCM Algorithm for authentication, + GCM : also known as Additional Authentication Data + CCM : named B1 composed of the associated data length and Associated Data. */ + uint32_t HeaderSize; /*!< The size of header buffer */ + uint32_t *B0; /*!< B0 is first authentication block used only in AES CCM mode */ + uint32_t DataWidthUnit; /*!< Payload Data Width Unit, this parameter can be value of @ref CRYP_Data_Width_Unit*/ + uint32_t HeaderWidthUnit; /*!< Header Width Unit, this parameter can be value of @ref CRYP_Header_Width_Unit*/ + uint32_t KeyIVConfigSkip; /*!< CRYP peripheral Key and IV configuration skip, to config Key and Initialization + Vector only once and to skip configuration for consecutive processings. + This parameter can be a value of @ref CRYP_Configuration_Skip */ + +} CRYP_ConfigTypeDef; + + +/** + * @brief CRYP State Structure definition + */ + +typedef enum +{ + HAL_CRYP_STATE_RESET = 0x00U, /*!< CRYP not yet initialized or disabled */ + HAL_CRYP_STATE_READY = 0x01U, /*!< CRYP initialized and ready for use */ + HAL_CRYP_STATE_BUSY = 0x02U, /*!< CRYP BUSY, internal processing is ongoing */ +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) + HAL_CRYP_STATE_SUSPENDED = 0x03U, /*!< CRYP suspended */ +#endif /* USE_HAL_CRYP_SUSPEND_RESUME */ +} HAL_CRYP_STATETypeDef; + +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) +/** + * @brief HAL CRYP mode suspend definitions + */ +typedef enum +{ + HAL_CRYP_SUSPEND_NONE = 0x00U, /*!< CRYP processing suspension not requested */ + HAL_CRYP_SUSPEND = 0x01U /*!< CRYP processing suspension requested */ +}HAL_SuspendTypeDef; +#endif /* USE_HAL_CRYP_SUSPEND_RESUME */ + +/** + * @brief CRYP handle Structure definition + */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1) +typedef struct __CRYP_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ +{ + AES_TypeDef *Instance; /*!< AES Register base address */ + + CRYP_ConfigTypeDef Init; /*!< CRYP required parameters */ + + FunctionalState AutoKeyDerivation; /*!< Used only in TinyAES to allow to bypass or not key write-up before decryption. + This parameter can be a value of ENABLE/DISABLE */ + + uint32_t *pCrypInBuffPtr; /*!< Pointer to CRYP processing (encryption, decryption,...) buffer */ + + uint32_t *pCrypOutBuffPtr; /*!< Pointer to CRYP processing (encryption, decryption,...) buffer */ + + __IO uint16_t CrypHeaderCount; /*!< Counter of header data in words */ + + __IO uint16_t CrypInCount; /*!< Counter of input data in words */ + + __IO uint16_t CrypOutCount; /*!< Counter of output data in words */ + + uint16_t Size; /*!< Length of input data */ + + uint32_t Phase; /*!< CRYP peripheral phase */ + + DMA_HandleTypeDef *hdmain; /*!< CRYP In DMA handle parameters */ + + DMA_HandleTypeDef *hdmaout; /*!< CRYP Out DMA handle parameters */ + + HAL_LockTypeDef Lock; /*!< CRYP locking object */ + + __IO HAL_CRYP_STATETypeDef State; /*!< CRYP peripheral state */ + + __IO uint32_t ErrorCode; /*!< CRYP peripheral error code */ + + uint32_t KeyIVConfig; /*!< CRYP peripheral Key and IV configuration flag, used when + configuration can be skipped */ + + uint32_t SizesSum; /*!< Sum of successive payloads lengths (in bytes), stored + for a single signature computation after several + messages processing */ + +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + void (*InCpltCallback)(struct __CRYP_HandleTypeDef *hcryp); /*!< CRYP Input FIFO transfer completed callback */ + void (*OutCpltCallback)(struct __CRYP_HandleTypeDef *hcryp); /*!< CRYP Output FIFO transfer completed callback */ + void (*ErrorCallback)(struct __CRYP_HandleTypeDef *hcryp); /*!< CRYP Error callback */ + + void (* MspInitCallback)(struct __CRYP_HandleTypeDef *hcryp); /*!< CRYP Msp Init callback */ + void (* MspDeInitCallback)(struct __CRYP_HandleTypeDef *hcryp); /*!< CRYP Msp DeInit callback */ + +#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */ + +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) + + __IO HAL_SuspendTypeDef SuspendRequest; /*!< CRYP peripheral suspension request flag */ + + CRYP_ConfigTypeDef Init_saved; /*!< copy of CRYP required parameters when processing is suspended */ + + uint32_t *pCrypInBuffPtr_saved; /*!< copy of CRYP input pointer when processing is suspended */ + + uint32_t *pCrypOutBuffPtr_saved; /*!< copy of CRYP output pointer when processing is suspended */ + + uint32_t CrypInCount_saved; /*!< copy of CRYP input data counter when processing is suspended */ + + uint32_t CrypOutCount_saved; /*!< copy of CRYP output data counter when processing is suspended */ + + uint32_t Phase_saved; /*!< copy of CRYP authentication phase when processing is suspended */ + + __IO HAL_CRYP_STATETypeDef State_saved; /*!< copy of CRYP peripheral state when processing is suspended */ + + uint32_t IV_saved[4]; /*!< copy of Initialisation Vector registers */ + + uint32_t SUSPxR_saved[8]; /*!< copy of suspension registers */ + + uint32_t CR_saved; /*!< copy of CRYP control register when processing is suspended*/ + + uint32_t Key_saved[8]; /*!< copy of key registers */ + + uint16_t Size_saved; /*!< copy of input buffer size */ + + uint16_t CrypHeaderCount_saved; /*!< copy of CRYP header data counter when processing is suspended */ + + uint32_t SizesSum_saved; /*!< copy of SizesSum when processing is suspended */ + + uint32_t ResumingFlag; /*!< resumption flag to bypass steps already carried out */ + + FunctionalState AutoKeyDerivation_saved; /*!< copy of CRYP handle auto key derivation parameter */ + +#endif /* USE_HAL_CRYP_SUSPEND_RESUME */ + +} CRYP_HandleTypeDef; + +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) +/** @defgroup HAL_CRYP_Callback_ID_enumeration_definition HAL CRYP Callback ID enumeration definition + * @brief HAL CRYP Callback ID enumeration definition + * @{ + */ +typedef enum +{ + HAL_CRYP_MSPINIT_CB_ID = 0x00U, /*!< CRYP MspInit callback ID */ + HAL_CRYP_MSPDEINIT_CB_ID = 0x01U, /*!< CRYP MspDeInit callback ID */ + HAL_CRYP_INPUT_COMPLETE_CB_ID = 0x02U, /*!< CRYP Input FIFO transfer completed callback ID */ + HAL_CRYP_OUTPUT_COMPLETE_CB_ID = 0x03U, /*!< CRYP Output FIFO transfer completed callback ID */ + HAL_CRYP_ERROR_CB_ID = 0x04U, /*!< CRYP Error callback ID */ +} HAL_CRYP_CallbackIDTypeDef; +/** + * @} + */ + +/** @defgroup HAL_CRYP_Callback_pointer_definition HAL CRYP Callback pointer definition + * @brief HAL CRYP Callback pointer definition + * @{ + */ + +typedef void (*pCRYP_CallbackTypeDef)(CRYP_HandleTypeDef *hcryp); /*!< pointer to a common CRYP callback function */ + +/** + * @} + */ + +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CRYP_Exported_Constants CRYP Exported Constants + * @{ + */ + +/** @defgroup CRYP_Error_Definition CRYP Error Definition + * @{ + */ +#define HAL_CRYP_ERROR_NONE 0x00000000U /*!< No error */ +#define HAL_CRYP_ERROR_WRITE 0x00000001U /*!< Write error */ +#define HAL_CRYP_ERROR_READ 0x00000002U /*!< Read error */ +#define HAL_CRYP_ERROR_DMA 0x00000004U /*!< DMA error */ +#define HAL_CRYP_ERROR_BUSY 0x00000008U /*!< Busy flag error */ +#define HAL_CRYP_ERROR_TIMEOUT 0x00000010U /*!< Timeout error */ +#define HAL_CRYP_ERROR_NOT_SUPPORTED 0x00000020U /*!< Not supported mode */ +#define HAL_CRYP_ERROR_AUTH_TAG_SEQUENCE 0x00000040U /*!< Sequence are not respected only for GCM or CCM */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) +#define HAL_CRYP_ERROR_INVALID_CALLBACK ((uint32_t)0x00000080U) /*!< Invalid Callback error */ +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup CRYP_Data_Width_Unit CRYP Data Width Unit + * @{ + */ + +#define CRYP_DATAWIDTHUNIT_WORD 0x00000000U /*!< By default, size unit is word */ +#define CRYP_DATAWIDTHUNIT_BYTE 0x00000001U /*!< By default, size unit is byte */ + +/** + * @} + */ + +/** @defgroup CRYP_Header_Width_Unit CRYP Header Width Unit + * @{ + */ + +#define CRYP_HEADERWIDTHUNIT_WORD 0x00000000U /*!< By default, header size unit is word */ +#define CRYP_HEADERWIDTHUNIT_BYTE 0x00000001U /*!< By default, header size unit is byte */ + +/** + * @} + */ + +/** @defgroup CRYP_Algorithm_Mode CRYP Algorithm Mode + * @{ + */ + +#define CRYP_AES_ECB 0x00000000U /*!< Electronic codebook chaining algorithm */ +#define CRYP_AES_CBC AES_CR_CHMOD_0 /*!< Cipher block chaining algorithm */ +#define CRYP_AES_CTR AES_CR_CHMOD_1 /*!< Counter mode chaining algorithm */ +#define CRYP_AES_GCM_GMAC (AES_CR_CHMOD_0 | AES_CR_CHMOD_1) /*!< Galois counter mode - Galois message authentication code */ +#define CRYP_AES_CCM AES_CR_CHMOD_2 /*!< Counter with Cipher Mode */ + +/** + * @} + */ + +/** @defgroup CRYP_Key_Size CRYP Key Size + * @{ + */ + +#define CRYP_KEYSIZE_128B 0x00000000U /*!< 128-bit long key */ +#define CRYP_KEYSIZE_256B AES_CR_KEYSIZE /*!< 256-bit long key */ + +/** + * @} + */ + +/** @defgroup CRYP_Data_Type CRYP Data Type + * @{ + */ + +#define CRYP_DATATYPE_32B 0x00000000U /*!< 32-bit data type (no swapping) */ +#define CRYP_DATATYPE_16B AES_CR_DATATYPE_0 /*!< 16-bit data type (half-word swapping) */ +#define CRYP_DATATYPE_8B AES_CR_DATATYPE_1 /*!< 8-bit data type (byte swapping) */ +#define CRYP_DATATYPE_1B AES_CR_DATATYPE /*!< 1-bit data type (bit swapping) */ + +/** + * @} + */ + +/** @defgroup CRYP_Interrupt CRYP Interrupt + * @{ + */ + +#define CRYP_IT_CCFIE AES_CR_CCFIE /*!< Computation Complete interrupt enable */ +#define CRYP_IT_ERRIE AES_CR_ERRIE /*!< Error interrupt enable */ +#define CRYP_IT_WRERR AES_SR_WRERR /*!< Write Error */ +#define CRYP_IT_RDERR AES_SR_RDERR /*!< Read Error */ +#define CRYP_IT_CCF AES_SR_CCF /*!< Computation completed */ + +/** + * @} + */ + +/** @defgroup CRYP_Flags CRYP Flags + * @{ + */ + +/* status flags */ +#define CRYP_FLAG_BUSY AES_SR_BUSY /*!< GCM process suspension forbidden */ +#define CRYP_FLAG_WRERR AES_SR_WRERR /*!< Write Error */ +#define CRYP_FLAG_RDERR AES_SR_RDERR /*!< Read error */ +#define CRYP_FLAG_CCF AES_SR_CCF /*!< Computation completed */ +/* clearing flags */ +#define CRYP_CCF_CLEAR AES_CR_CCFC /*!< Computation Complete Flag Clear */ +#define CRYP_ERR_CLEAR AES_CR_ERRC /*!< Error Flag Clear */ + +/** + * @} + */ + +/** @defgroup CRYP_Configuration_Skip CRYP Key and IV Configuration Skip Mode + * @{ + */ + +#define CRYP_KEYIVCONFIG_ALWAYS 0x00000000U /*!< Peripheral Key and IV configuration to do systematically */ +#define CRYP_KEYIVCONFIG_ONCE 0x00000001U /*!< Peripheral Key and IV configuration to do only once */ + +/** + * @} + */ + + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup CRYP_Exported_Macros CRYP Exported Macros + * @{ + */ + +/** @brief Reset CRYP handle state + * @param __HANDLE__ specifies the CRYP handle. + * @retval None + */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) +#define __HAL_CRYP_RESET_HANDLE_STATE(__HANDLE__) do{\ + (__HANDLE__)->State = HAL_CRYP_STATE_RESET;\ + (__HANDLE__)->MspInitCallback = NULL;\ + (__HANDLE__)->MspDeInitCallback = NULL;\ + }while(0U) +#else +#define __HAL_CRYP_RESET_HANDLE_STATE(__HANDLE__) ( (__HANDLE__)->State = HAL_CRYP_STATE_RESET) +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + +/** + * @brief Enable/Disable the CRYP peripheral. + * @param __HANDLE__ specifies the CRYP handle. + * @retval None + */ + +#define __HAL_CRYP_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= AES_CR_EN) +#define __HAL_CRYP_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~AES_CR_EN) + + +/** @brief Check whether the specified CRYP status flag is set or not. + * @param __HANDLE__ specifies the CRYP handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values for TinyAES: + * @arg @ref CRYP_FLAG_BUSY GCM process suspension forbidden + * @arg @ref CRYP_IT_WRERR Write Error + * @arg @ref CRYP_IT_RDERR Read Error + * @arg @ref CRYP_IT_CCF Computation Complete + * This parameter can be one of the following values for CRYP: + * @arg CRYP_FLAG_BUSY: The CRYP core is currently processing a block of data + * or a key preparation (for AES decryption). + * @arg CRYP_FLAG_IFEM: Input FIFO is empty + * @arg CRYP_FLAG_IFNF: Input FIFO is not full + * @arg CRYP_FLAG_INRIS: Input FIFO service raw interrupt is pending + * @arg CRYP_FLAG_OFNE: Output FIFO is not empty + * @arg CRYP_FLAG_OFFU: Output FIFO is full + * @arg CRYP_FLAG_OUTRIS: Input FIFO service raw interrupt is pending + * @retval The state of __FLAG__ (TRUE or FALSE). + */ + +#define CRYP_FLAG_MASK 0x0000001FU +#define __HAL_CRYP_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__)) + +/** @brief Clear the CRYP pending status flag. + * @param __HANDLE__ specifies the CRYP handle. + * @param __FLAG__ specifies the flag to clear. + * This parameter can be one of the following values: + * @arg @ref CRYP_ERR_CLEAR Read (RDERR) or Write Error (WRERR) Flag Clear + * @arg @ref CRYP_CCF_CLEAR Computation Complete Flag (CCF) Clear + * @retval None + */ + +#define __HAL_CRYP_CLEAR_FLAG(__HANDLE__, __FLAG__) SET_BIT((__HANDLE__)->Instance->CR, (__FLAG__)) + + +/** @brief Check whether the specified CRYP interrupt source is enabled or not. + * @param __HANDLE__ specifies the CRYP handle. + * @param __INTERRUPT__ CRYP interrupt source to check + * This parameter can be one of the following values for TinyAES: + * @arg @ref CRYP_IT_ERRIE Error interrupt (used for RDERR and WRERR) + * @arg @ref CRYP_IT_CCFIE Computation Complete interrupt + * @retval State of interruption (TRUE or FALSE). + */ + +#define __HAL_CRYP_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR & (__INTERRUPT__)) == (__INTERRUPT__)) + +/** @brief Check whether the specified CRYP interrupt is set or not. + * @param __HANDLE__ specifies the CRYP handle. + * @param __INTERRUPT__ specifies the interrupt to check. + * This parameter can be one of the following values for TinyAES: + * @arg @ref CRYP_IT_WRERR Write Error + * @arg @ref CRYP_IT_RDERR Read Error + * @arg @ref CRYP_IT_CCF Computation Complete + * This parameter can be one of the following values for CRYP: + * @arg CRYP_IT_INI: Input FIFO service masked interrupt status + * @arg CRYP_IT_OUTI: Output FIFO service masked interrupt status + * @retval The state of __INTERRUPT__ (TRUE or FALSE). + */ + +#define __HAL_CRYP_GET_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->SR & (__INTERRUPT__)) == (__INTERRUPT__)) + +/** + * @brief Enable the CRYP interrupt. + * @param __HANDLE__ specifies the CRYP handle. + * @param __INTERRUPT__ CRYP Interrupt. + * This parameter can be one of the following values for TinyAES: + * @arg @ref CRYP_IT_ERRIE Error interrupt (used for RDERR and WRERR) + * @arg @ref CRYP_IT_CCFIE Computation Complete interrupt + * This parameter can be one of the following values for CRYP: + * @ CRYP_IT_INI : Input FIFO service interrupt mask. + * @ CRYP_IT_OUTI : Output FIFO service interrupt mask.CRYP interrupt. + * @retval None + */ + +#define __HAL_CRYP_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR) |= (__INTERRUPT__)) + +/** + * @brief Disable the CRYP interrupt. + * @param __HANDLE__ specifies the CRYP handle. + * @param __INTERRUPT__ CRYP Interrupt. + * This parameter can be one of the following values for TinyAES: + * @arg @ref CRYP_IT_ERRIE Error interrupt (used for RDERR and WRERR) + * @arg @ref CRYP_IT_CCFIE Computation Complete interrupt + * This parameter can be one of the following values for CRYP: + * @ CRYP_IT_INI : Input FIFO service interrupt mask. + * @ CRYP_IT_OUTI : Output FIFO service interrupt mask.CRYP interrupt. + * @retval None + */ + +#define __HAL_CRYP_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR) &= ~(__INTERRUPT__)) + +/** + * @} + */ + +/* Include CRYP HAL Extended module */ +#include "stm32g0xx_hal_cryp_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CRYP_Exported_Functions CRYP Exported Functions + * @{ + */ + +/** @addtogroup CRYP_Exported_Functions_Group1 + * @{ + */ +HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp); +HAL_StatusTypeDef HAL_CRYP_DeInit(CRYP_HandleTypeDef *hcryp); +void HAL_CRYP_MspInit(CRYP_HandleTypeDef *hcryp); +void HAL_CRYP_MspDeInit(CRYP_HandleTypeDef *hcryp); +HAL_StatusTypeDef HAL_CRYP_SetConfig(CRYP_HandleTypeDef *hcryp, CRYP_ConfigTypeDef *pConf); +HAL_StatusTypeDef HAL_CRYP_GetConfig(CRYP_HandleTypeDef *hcryp, CRYP_ConfigTypeDef *pConf); +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) +HAL_StatusTypeDef HAL_CRYP_RegisterCallback(CRYP_HandleTypeDef *hcryp, HAL_CRYP_CallbackIDTypeDef CallbackID, pCRYP_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_CRYP_UnRegisterCallback(CRYP_HandleTypeDef *hcryp, HAL_CRYP_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) +void HAL_CRYP_ProcessSuspend(CRYP_HandleTypeDef *hcryp); +HAL_StatusTypeDef HAL_CRYP_Suspend(CRYP_HandleTypeDef *hcryp); +HAL_StatusTypeDef HAL_CRYP_Resume(CRYP_HandleTypeDef *hcryp); +#endif /* defined (USE_HAL_CRYP_SUSPEND_RESUME) */ +/** + * @} + */ + +/** @addtogroup CRYP_Exported_Functions_Group2 + * @{ + */ + +/* encryption/decryption ***********************************/ +HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output, uint32_t Timeout); +HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output, uint32_t Timeout); +HAL_StatusTypeDef HAL_CRYP_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output); +HAL_StatusTypeDef HAL_CRYP_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output); +HAL_StatusTypeDef HAL_CRYP_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output); +HAL_StatusTypeDef HAL_CRYP_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output); + +/** + * @} + */ + + +/** @addtogroup CRYP_Exported_Functions_Group3 + * @{ + */ +/* Interrupt Handler functions **********************************************/ +void HAL_CRYP_IRQHandler(CRYP_HandleTypeDef *hcryp); +HAL_CRYP_STATETypeDef HAL_CRYP_GetState(CRYP_HandleTypeDef *hcryp); +void HAL_CRYP_InCpltCallback(CRYP_HandleTypeDef *hcryp); +void HAL_CRYP_OutCpltCallback(CRYP_HandleTypeDef *hcryp); +void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp); +uint32_t HAL_CRYP_GetError(CRYP_HandleTypeDef *hcryp); + +/** + * @} + */ + +/** + * @} + */ + +/* Private macros --------------------------------------------------------*/ +/** @defgroup CRYP_Private_Macros CRYP Private Macros + * @{ + */ + +/** @defgroup CRYP_IS_CRYP_Definitions CRYP Private macros to check input parameters + * @{ + */ + +#define IS_CRYP_ALGORITHM(ALGORITHM) (((ALGORITHM) == CRYP_AES_ECB) || \ + ((ALGORITHM) == CRYP_AES_CBC) || \ + ((ALGORITHM) == CRYP_AES_CTR) || \ + ((ALGORITHM) == CRYP_AES_GCM_GMAC)|| \ + ((ALGORITHM) == CRYP_AES_CCM)) + + +#define IS_CRYP_KEYSIZE(KEYSIZE)(((KEYSIZE) == CRYP_KEYSIZE_128B) || \ + ((KEYSIZE) == CRYP_KEYSIZE_256B)) + +#define IS_CRYP_DATATYPE(DATATYPE)(((DATATYPE) == CRYP_DATATYPE_32B) || \ + ((DATATYPE) == CRYP_DATATYPE_16B) || \ + ((DATATYPE) == CRYP_DATATYPE_8B) || \ + ((DATATYPE) == CRYP_DATATYPE_1B)) + +#define IS_CRYP_INIT(CONFIG)(((CONFIG) == CRYP_KEYIVCONFIG_ALWAYS) || \ + ((CONFIG) == CRYP_KEYIVCONFIG_ONCE)) + +#define IS_CRYP_BUFFERSIZE(ALGO, DATAWIDTH, SIZE) \ + (((((ALGO) == CRYP_AES_CTR)) && \ + ((((DATAWIDTH) == CRYP_DATAWIDTHUNIT_WORD) && (((SIZE) % 4U) == 0U)) || \ + (((DATAWIDTH) == CRYP_DATAWIDTHUNIT_BYTE) && (((SIZE) % 16U) == 0U)))) || \ + (((ALGO) == CRYP_AES_ECB) || ((ALGO) == CRYP_AES_CBC) || \ + ((ALGO)== CRYP_AES_GCM_GMAC) || ((ALGO) == CRYP_AES_CCM))) + +/** + * @} + */ + +/** + * @} + */ + + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup CRYP_Private_Constants CRYP Private Constants + * @{ + */ + +/** + * @} + */ +/* Private defines -----------------------------------------------------------*/ +/** @defgroup CRYP_Private_Defines CRYP Private Defines + * @{ + */ + +/** + * @} + */ + +/* Private variables ---------------------------------------------------------*/ +/** @defgroup CRYP_Private_Variables CRYP Private Variables + * @{ + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @defgroup CRYP_Private_Functions CRYP Private Functions + * @{ + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* AES */ +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_CRYP_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_cryp_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_cryp_ex.h new file mode 100644 index 0000000..96da6f0 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_cryp_ex.h @@ -0,0 +1,130 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_cryp_ex.h + * @author MCD Application Team + * @brief Header file of CRYPEx HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_CRYP_EX_H +#define STM32G0xx_HAL_CRYP_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +#if defined(AES) + +/** @defgroup CRYPEx CRYPEx + * @brief CRYP Extension HAL module driver. + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Private types -------------------------------------------------------------*/ +/** @defgroup CRYPEx_Private_Types CRYPEx Private Types + * @{ + */ + +/** + * @} + */ + +/* Private variables ---------------------------------------------------------*/ +/** @defgroup CRYPEx_Private_Variables CRYPEx Private Variables + * @{ + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup CRYPEx_Private_Constants CRYPEx Private Constants + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup CRYPEx_Private_Macros CRYPEx Private Macros + * @{ + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @defgroup CRYPEx_Private_Functions CRYPEx Private Functions + * @{ + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CRYPEx_Exported_Functions CRYPEx Exported Functions + * @{ + */ + +/** @addtogroup CRYPEx_Exported_Functions_Group1 + * @{ + */ +HAL_StatusTypeDef HAL_CRYPEx_AESGCM_GenerateAuthTAG(CRYP_HandleTypeDef *hcryp, uint32_t *AuthTag, uint32_t Timeout); +HAL_StatusTypeDef HAL_CRYPEx_AESCCM_GenerateAuthTAG(CRYP_HandleTypeDef *hcryp, uint32_t *AuthTag, uint32_t Timeout); + +/** + * @} + */ + +/** @addtogroup CRYPEx_Exported_Functions_Group2 + * @{ + */ +void HAL_CRYPEx_EnableAutoKeyDerivation(CRYP_HandleTypeDef *hcryp); +void HAL_CRYPEx_DisableAutoKeyDerivation(CRYP_HandleTypeDef *hcryp); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* AES */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_CRYP_EX_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_dac.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_dac.h new file mode 100644 index 0000000..0031d2c --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_dac.h @@ -0,0 +1,538 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_dac.h + * @author MCD Application Team + * @brief Header file of DAC HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_DAC_H +#define STM32G0xx_HAL_DAC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +#if defined(DAC1) + +/** @addtogroup DAC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup DAC_Exported_Types DAC Exported Types + * @{ + */ + +/** + * @brief HAL State structures definition + */ +typedef enum +{ + HAL_DAC_STATE_RESET = 0x00U, /*!< DAC not yet initialized or disabled */ + HAL_DAC_STATE_READY = 0x01U, /*!< DAC initialized and ready for use */ + HAL_DAC_STATE_BUSY = 0x02U, /*!< DAC internal processing is ongoing */ + HAL_DAC_STATE_TIMEOUT = 0x03U, /*!< DAC timeout state */ + HAL_DAC_STATE_ERROR = 0x04U /*!< DAC error state */ + +} HAL_DAC_StateTypeDef; + +/** + * @brief DAC handle Structure definition + */ +#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1) +typedef struct __DAC_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */ +{ + DAC_TypeDef *Instance; /*!< Register base address */ + + __IO HAL_DAC_StateTypeDef State; /*!< DAC communication state */ + + HAL_LockTypeDef Lock; /*!< DAC locking object */ + + DMA_HandleTypeDef *DMA_Handle1; /*!< Pointer DMA handler for channel 1 */ + + DMA_HandleTypeDef *DMA_Handle2; /*!< Pointer DMA handler for channel 2 */ + + __IO uint32_t ErrorCode; /*!< DAC Error code */ + +#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1) + void (* ConvCpltCallbackCh1) (struct __DAC_HandleTypeDef *hdac); + void (* ConvHalfCpltCallbackCh1) (struct __DAC_HandleTypeDef *hdac); + void (* ErrorCallbackCh1) (struct __DAC_HandleTypeDef *hdac); + void (* DMAUnderrunCallbackCh1) (struct __DAC_HandleTypeDef *hdac); + + void (* ConvCpltCallbackCh2) (struct __DAC_HandleTypeDef *hdac); + void (* ConvHalfCpltCallbackCh2) (struct __DAC_HandleTypeDef *hdac); + void (* ErrorCallbackCh2) (struct __DAC_HandleTypeDef *hdac); + void (* DMAUnderrunCallbackCh2) (struct __DAC_HandleTypeDef *hdac); + + + void (* MspInitCallback) (struct __DAC_HandleTypeDef *hdac); + void (* MspDeInitCallback) (struct __DAC_HandleTypeDef *hdac); +#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */ + +} DAC_HandleTypeDef; + +/** + * @brief DAC Configuration sample and hold Channel structure definition + */ +typedef struct +{ + uint32_t DAC_SampleTime ; /*!< Specifies the Sample time for the selected channel. + This parameter applies when DAC_SampleAndHold is DAC_SAMPLEANDHOLD_ENABLE. + This parameter must be a number between Min_Data = 0 and Max_Data = 1023 */ + + uint32_t DAC_HoldTime ; /*!< Specifies the hold time for the selected channel + This parameter applies when DAC_SampleAndHold is DAC_SAMPLEANDHOLD_ENABLE. + This parameter must be a number between Min_Data = 0 and Max_Data = 1023 */ + + uint32_t DAC_RefreshTime ; /*!< Specifies the refresh time for the selected channel + This parameter applies when DAC_SampleAndHold is DAC_SAMPLEANDHOLD_ENABLE. + This parameter must be a number between Min_Data = 0 and Max_Data = 255 */ +} DAC_SampleAndHoldConfTypeDef; + +/** + * @brief DAC Configuration regular Channel structure definition + */ +typedef struct +{ + uint32_t DAC_SampleAndHold; /*!< Specifies whether the DAC mode. + This parameter can be a value of @ref DAC_SampleAndHold */ + + uint32_t DAC_Trigger; /*!< Specifies the external trigger for the selected DAC channel. + This parameter can be a value of @ref DAC_trigger_selection */ + + uint32_t DAC_OutputBuffer; /*!< Specifies whether the DAC channel output buffer is enabled or disabled. + This parameter can be a value of @ref DAC_output_buffer */ + + uint32_t DAC_ConnectOnChipPeripheral ; /*!< Specifies whether the DAC output is connected or not to on chip peripheral . + This parameter can be a value of @ref DAC_ConnectOnChipPeripheral */ + + uint32_t DAC_UserTrimming; /*!< Specifies the trimming mode + This parameter must be a value of @ref DAC_UserTrimming + DAC_UserTrimming is either factory or user trimming */ + + uint32_t DAC_TrimmingValue; /*!< Specifies the offset trimming value + i.e. when DAC_SampleAndHold is DAC_TRIMMING_USER. + This parameter must be a number between Min_Data = 1 and Max_Data = 31 */ + DAC_SampleAndHoldConfTypeDef DAC_SampleAndHoldConfig; /*!< Sample and Hold settings */ +} DAC_ChannelConfTypeDef; + +#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1) +/** + * @brief HAL DAC Callback ID enumeration definition + */ +typedef enum +{ + HAL_DAC_CH1_COMPLETE_CB_ID = 0x00U, /*!< DAC CH1 Complete Callback ID */ + HAL_DAC_CH1_HALF_COMPLETE_CB_ID = 0x01U, /*!< DAC CH1 half Complete Callback ID */ + HAL_DAC_CH1_ERROR_ID = 0x02U, /*!< DAC CH1 error Callback ID */ + HAL_DAC_CH1_UNDERRUN_CB_ID = 0x03U, /*!< DAC CH1 underrun Callback ID */ + + HAL_DAC_CH2_COMPLETE_CB_ID = 0x04U, /*!< DAC CH2 Complete Callback ID */ + HAL_DAC_CH2_HALF_COMPLETE_CB_ID = 0x05U, /*!< DAC CH2 half Complete Callback ID */ + HAL_DAC_CH2_ERROR_ID = 0x06U, /*!< DAC CH2 error Callback ID */ + HAL_DAC_CH2_UNDERRUN_CB_ID = 0x07U, /*!< DAC CH2 underrun Callback ID */ + + HAL_DAC_MSPINIT_CB_ID = 0x08U, /*!< DAC MspInit Callback ID */ + HAL_DAC_MSPDEINIT_CB_ID = 0x09U, /*!< DAC MspDeInit Callback ID */ + HAL_DAC_ALL_CB_ID = 0x0AU /*!< DAC All ID */ +} HAL_DAC_CallbackIDTypeDef; + +/** + * @brief HAL DAC Callback pointer definition + */ +typedef void (*pDAC_CallbackTypeDef)(DAC_HandleTypeDef *hdac); +#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup DAC_Exported_Constants DAC Exported Constants + * @{ + */ + +/** @defgroup DAC_Error_Code DAC Error Code + * @{ + */ +#define HAL_DAC_ERROR_NONE 0x00U /*!< No error */ +#define HAL_DAC_ERROR_DMAUNDERRUNCH1 0x01U /*!< DAC channel1 DMA underrun error */ +#define HAL_DAC_ERROR_DMAUNDERRUNCH2 0x02U /*!< DAC channel2 DMA underrun error */ +#define HAL_DAC_ERROR_DMA 0x04U /*!< DMA error */ +#define HAL_DAC_ERROR_TIMEOUT 0x08U /*!< Timeout error */ +#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1) +#define HAL_DAC_ERROR_INVALID_CALLBACK 0x10U /*!< Invalid callback error */ +#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup DAC_trigger_selection DAC trigger selection + * @{ + */ +#define DAC_TRIGGER_NONE 0x00000000UL /*!< Conversion is automatic once the DAC_DHRxxxx register has been loaded, and not by external trigger */ +#define DAC_TRIGGER_SOFTWARE (DAC_CR_TEN1) /*!< Conversion started by software trigger for DAC channel */ +#define DAC_TRIGGER_T1_TRGO (DAC_CR_TSEL1_0 | DAC_CR_TEN1) /*!< TIM1 TRGO selected as external conversion trigger for DAC channel */ +#define DAC_TRIGGER_T2_TRGO (DAC_CR_TSEL1_1 | DAC_CR_TEN1) /*!< TIM2 TRGO selected as external conversion trigger for DAC channel */ +#define DAC_TRIGGER_T3_TRGO (DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0 | DAC_CR_TEN1) /*!< TIM3 TRGO selected as external conversion trigger for DAC channel */ +#define DAC_TRIGGER_T6_TRGO (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_0 | DAC_CR_TEN1) /*!< TIM6 TRGO selected as external conversion trigger for DAC channel */ +#define DAC_TRIGGER_T7_TRGO (DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1 | DAC_CR_TEN1) /*!< TIM7 TRGO selected as external conversion trigger for DAC channel */ +#define DAC_TRIGGER_T15_TRGO (DAC_CR_TSEL1_3 | DAC_CR_TEN1) /*!< TIM15 TRGO selected as external conversion trigger for DAC channel */ +#define DAC_TRIGGER_LPTIM1_OUT (DAC_CR_TSEL1_3 | DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0 | DAC_CR_TEN1) /*!< LPTIM1_OUT selected as external conversion trigger for DAC channel */ +#define DAC_TRIGGER_LPTIM2_OUT (DAC_CR_TSEL1_3 | DAC_CR_TSEL1_2 | DAC_CR_TEN1) /*!< LPTIM2_OUT selected as external conversion trigger for DAC channel */ +#define DAC_TRIGGER_EXT_IT9 (DAC_CR_TSEL1_3 | DAC_CR_TSEL1_2 | DAC_CR_TSEL1_0 | DAC_CR_TEN1) /*!< EXTI Line9 event selected as external conversion trigger for DAC channel */ + +/** + * @} + */ + +/** @defgroup DAC_output_buffer DAC output buffer + * @{ + */ +#define DAC_OUTPUTBUFFER_ENABLE 0x00000000U +#define DAC_OUTPUTBUFFER_DISABLE (DAC_MCR_MODE1_1) + +/** + * @} + */ + +/** @defgroup DAC_Channel_selection DAC Channel selection + * @{ + */ +#define DAC_CHANNEL_1 0x00000000U + +#define DAC_CHANNEL_2 0x00000010U + +/** + * @} + */ + +/** @defgroup DAC_data_alignment DAC data alignment + * @{ + */ +#define DAC_ALIGN_12B_R 0x00000000U +#define DAC_ALIGN_12B_L 0x00000004U +#define DAC_ALIGN_8B_R 0x00000008U + +/** + * @} + */ + +/** @defgroup DAC_flags_definition DAC flags definition + * @{ + */ +#define DAC_FLAG_DMAUDR1 (DAC_SR_DMAUDR1) + +#define DAC_FLAG_DMAUDR2 (DAC_SR_DMAUDR2) + + +/** + * @} + */ + +/** @defgroup DAC_IT_definition DAC IT definition + * @{ + */ +#define DAC_IT_DMAUDR1 (DAC_SR_DMAUDR1) + +#define DAC_IT_DMAUDR2 (DAC_SR_DMAUDR2) + + +/** + * @} + */ + +/** @defgroup DAC_ConnectOnChipPeripheral DAC ConnectOnChipPeripheral + * @{ + */ +#define DAC_CHIPCONNECT_DISABLE (0x00000000UL) +#define DAC_CHIPCONNECT_ENABLE (DAC_MCR_MODE1_0) + +/** + * @} + */ + +/** @defgroup DAC_UserTrimming DAC User Trimming + * @{ + */ +#define DAC_TRIMMING_FACTORY (0x00000000UL) /*!< Factory trimming */ +#define DAC_TRIMMING_USER (0x00000001UL) /*!< User trimming */ +/** + * @} + */ + +/** @defgroup DAC_SampleAndHold DAC power mode + * @{ + */ +#define DAC_SAMPLEANDHOLD_DISABLE (0x00000000UL) +#define DAC_SAMPLEANDHOLD_ENABLE (DAC_MCR_MODE1_2) + +/** + * @} + */ +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/** @defgroup DAC_Exported_Macros DAC Exported Macros + * @{ + */ + +/** @brief Reset DAC handle state. + * @param __HANDLE__ specifies the DAC handle. + * @retval None + */ +#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1) +#define __HAL_DAC_RESET_HANDLE_STATE(__HANDLE__) do { \ + (__HANDLE__)->State = HAL_DAC_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_DAC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DAC_STATE_RESET) +#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */ + +/** @brief Enable the DAC channel. + * @param __HANDLE__ specifies the DAC handle. + * @param __DAC_Channel__ specifies the DAC channel + * @retval None + */ +#define __HAL_DAC_ENABLE(__HANDLE__, __DAC_Channel__) \ + ((__HANDLE__)->Instance->CR |= (DAC_CR_EN1 << ((__DAC_Channel__) & 0x10UL))) + +/** @brief Disable the DAC channel. + * @param __HANDLE__ specifies the DAC handle + * @param __DAC_Channel__ specifies the DAC channel. + * @retval None + */ +#define __HAL_DAC_DISABLE(__HANDLE__, __DAC_Channel__) \ + ((__HANDLE__)->Instance->CR &= ~(DAC_CR_EN1 << ((__DAC_Channel__) & 0x10UL))) + +/** @brief Set DHR12R1 alignment. + * @param __ALIGNMENT__ specifies the DAC alignment + * @retval None + */ +#define DAC_DHR12R1_ALIGNMENT(__ALIGNMENT__) (0x00000008UL + (__ALIGNMENT__)) + + +/** @brief Set DHR12R2 alignment. + * @param __ALIGNMENT__ specifies the DAC alignment + * @retval None + */ +#define DAC_DHR12R2_ALIGNMENT(__ALIGNMENT__) (0x00000014UL + (__ALIGNMENT__)) + + +/** @brief Set DHR12RD alignment. + * @param __ALIGNMENT__ specifies the DAC alignment + * @retval None + */ +#define DAC_DHR12RD_ALIGNMENT(__ALIGNMENT__) (0x00000020UL + (__ALIGNMENT__)) + +/** @brief Enable the DAC interrupt. + * @param __HANDLE__ specifies the DAC handle + * @param __INTERRUPT__ specifies the DAC interrupt. + * This parameter can be any combination of the following values: + * @arg DAC_IT_DMAUDR1 DAC channel 1 DMA underrun interrupt + * @arg DAC_IT_DMAUDR2 DAC channel 2 DMA underrun interrupt + * @retval None + */ +#define __HAL_DAC_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR) |= (__INTERRUPT__)) + +/** @brief Disable the DAC interrupt. + * @param __HANDLE__ specifies the DAC handle + * @param __INTERRUPT__ specifies the DAC interrupt. + * This parameter can be any combination of the following values: + * @arg DAC_IT_DMAUDR1 DAC channel 1 DMA underrun interrupt + * @arg DAC_IT_DMAUDR2 DAC channel 2 DMA underrun interrupt + * @retval None + */ +#define __HAL_DAC_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR) &= ~(__INTERRUPT__)) + +/** @brief Check whether the specified DAC interrupt source is enabled or not. + * @param __HANDLE__ DAC handle + * @param __INTERRUPT__ DAC interrupt source to check + * This parameter can be any combination of the following values: + * @arg DAC_IT_DMAUDR1 DAC channel 1 DMA underrun interrupt + * @arg DAC_IT_DMAUDR2 DAC channel 2 DMA underrun interrupt + * @retval State of interruption (SET or RESET) + */ +#define __HAL_DAC_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR\ + & (__INTERRUPT__)) == (__INTERRUPT__)) + +/** @brief Get the selected DAC's flag status. + * @param __HANDLE__ specifies the DAC handle. + * @param __FLAG__ specifies the DAC flag to get. + * This parameter can be any combination of the following values: + * @arg DAC_FLAG_DMAUDR1 DAC channel 1 DMA underrun flag + * @arg DAC_FLAG_DMAUDR2 DAC channel 2 DMA underrun flag + * @retval None + */ +#define __HAL_DAC_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__)) + +/** @brief Clear the DAC's flag. + * @param __HANDLE__ specifies the DAC handle. + * @param __FLAG__ specifies the DAC flag to clear. + * This parameter can be any combination of the following values: + * @arg DAC_FLAG_DMAUDR1 DAC channel 1 DMA underrun flag + * @arg DAC_FLAG_DMAUDR2 DAC channel 2 DMA underrun flag + * @retval None + */ +#define __HAL_DAC_CLEAR_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR) = (__FLAG__)) + +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ + +/** @defgroup DAC_Private_Macros DAC Private Macros + * @{ + */ +#define IS_DAC_OUTPUT_BUFFER_STATE(STATE) (((STATE) == DAC_OUTPUTBUFFER_ENABLE) || \ + ((STATE) == DAC_OUTPUTBUFFER_DISABLE)) + +#define IS_DAC_CHANNEL(CHANNEL) (((CHANNEL) == DAC_CHANNEL_1) || \ + ((CHANNEL) == DAC_CHANNEL_2)) + +#define IS_DAC_ALIGN(ALIGN) (((ALIGN) == DAC_ALIGN_12B_R) || \ + ((ALIGN) == DAC_ALIGN_12B_L) || \ + ((ALIGN) == DAC_ALIGN_8B_R)) + +#define IS_DAC_DATA(DATA) ((DATA) <= 0xFFF0UL) + +#define IS_DAC_REFRESHTIME(TIME) ((TIME) <= 0x000000FFUL) + +/** + * @} + */ + +/* Include DAC HAL Extended module */ +#include "stm32g0xx_hal_dac_ex.h" + +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup DAC_Exported_Functions + * @{ + */ + +/** @addtogroup DAC_Exported_Functions_Group1 + * @{ + */ +/* Initialization and de-initialization functions *****************************/ +HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac); +HAL_StatusTypeDef HAL_DAC_DeInit(DAC_HandleTypeDef *hdac); +void HAL_DAC_MspInit(DAC_HandleTypeDef *hdac); +void HAL_DAC_MspDeInit(DAC_HandleTypeDef *hdac); + +/** + * @} + */ + +/** @addtogroup DAC_Exported_Functions_Group2 + * @{ + */ +/* IO operation functions *****************************************************/ +HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel); +HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef *hdac, uint32_t Channel); +HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length, + uint32_t Alignment); +HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel); +void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac); +HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data); + +void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac); +void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac); +void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac); +void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac); + +#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1) +/* DAC callback registering/unregistering */ +HAL_StatusTypeDef HAL_DAC_RegisterCallback(DAC_HandleTypeDef *hdac, HAL_DAC_CallbackIDTypeDef CallbackID, + pDAC_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_DAC_UnRegisterCallback(DAC_HandleTypeDef *hdac, HAL_DAC_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @addtogroup DAC_Exported_Functions_Group3 + * @{ + */ +/* Peripheral Control functions ***********************************************/ +uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel); +HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup DAC_Exported_Functions_Group4 + * @{ + */ +/* Peripheral State and Error functions ***************************************/ +HAL_DAC_StateTypeDef HAL_DAC_GetState(DAC_HandleTypeDef *hdac); +uint32_t HAL_DAC_GetError(DAC_HandleTypeDef *hdac); + +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup DAC_Private_Functions DAC Private Functions + * @{ + */ +void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma); +void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma); +void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma); +/** + * @} + */ + +/** + * @} + */ + +#endif /* DAC1 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32G0xx_HAL_DAC_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_dac_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_dac_ex.h new file mode 100644 index 0000000..9acc418 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_dac_ex.h @@ -0,0 +1,230 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_dac_ex.h + * @author MCD Application Team + * @brief Header file of DAC HAL Extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_DAC_EX_H +#define STM32G0xx_HAL_DAC_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +#if defined(DAC1) + +/** @addtogroup DACEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief HAL State structures definition + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup DACEx_Exported_Constants DACEx Exported Constants + * @{ + */ + +/** @defgroup DACEx_lfsrunmask_triangleamplitude DACEx lfsrunmask triangle amplitude + * @{ + */ +#define DAC_LFSRUNMASK_BIT0 0x00000000UL /*!< Unmask DAC channel LFSR bit0 for noise wave generation */ +#define DAC_LFSRUNMASK_BITS1_0 ( DAC_CR_MAMP1_0) /*!< Unmask DAC channel LFSR bit[1:0] for noise wave generation */ +#define DAC_LFSRUNMASK_BITS2_0 ( DAC_CR_MAMP1_1 ) /*!< Unmask DAC channel LFSR bit[2:0] for noise wave generation */ +#define DAC_LFSRUNMASK_BITS3_0 ( DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Unmask DAC channel LFSR bit[3:0] for noise wave generation */ +#define DAC_LFSRUNMASK_BITS4_0 ( DAC_CR_MAMP1_2 ) /*!< Unmask DAC channel LFSR bit[4:0] for noise wave generation */ +#define DAC_LFSRUNMASK_BITS5_0 ( DAC_CR_MAMP1_2 | DAC_CR_MAMP1_0) /*!< Unmask DAC channel LFSR bit[5:0] for noise wave generation */ +#define DAC_LFSRUNMASK_BITS6_0 ( DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 ) /*!< Unmask DAC channel LFSR bit[6:0] for noise wave generation */ +#define DAC_LFSRUNMASK_BITS7_0 ( DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Unmask DAC channel LFSR bit[7:0] for noise wave generation */ +#define DAC_LFSRUNMASK_BITS8_0 (DAC_CR_MAMP1_3 ) /*!< Unmask DAC channel LFSR bit[8:0] for noise wave generation */ +#define DAC_LFSRUNMASK_BITS9_0 (DAC_CR_MAMP1_3 | DAC_CR_MAMP1_0) /*!< Unmask DAC channel LFSR bit[9:0] for noise wave generation */ +#define DAC_LFSRUNMASK_BITS10_0 (DAC_CR_MAMP1_3 | DAC_CR_MAMP1_1 ) /*!< Unmask DAC channel LFSR bit[10:0] for noise wave generation */ +#define DAC_LFSRUNMASK_BITS11_0 (DAC_CR_MAMP1_3 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Unmask DAC channel LFSR bit[11:0] for noise wave generation */ +#define DAC_TRIANGLEAMPLITUDE_1 0x00000000UL /*!< Select max triangle amplitude of 1 */ +#define DAC_TRIANGLEAMPLITUDE_3 ( DAC_CR_MAMP1_0) /*!< Select max triangle amplitude of 3 */ +#define DAC_TRIANGLEAMPLITUDE_7 ( DAC_CR_MAMP1_1 ) /*!< Select max triangle amplitude of 7 */ +#define DAC_TRIANGLEAMPLITUDE_15 ( DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Select max triangle amplitude of 15 */ +#define DAC_TRIANGLEAMPLITUDE_31 ( DAC_CR_MAMP1_2 ) /*!< Select max triangle amplitude of 31 */ +#define DAC_TRIANGLEAMPLITUDE_63 ( DAC_CR_MAMP1_2 | DAC_CR_MAMP1_0) /*!< Select max triangle amplitude of 63 */ +#define DAC_TRIANGLEAMPLITUDE_127 ( DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 ) /*!< Select max triangle amplitude of 127 */ +#define DAC_TRIANGLEAMPLITUDE_255 ( DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Select max triangle amplitude of 255 */ +#define DAC_TRIANGLEAMPLITUDE_511 (DAC_CR_MAMP1_3 ) /*!< Select max triangle amplitude of 511 */ +#define DAC_TRIANGLEAMPLITUDE_1023 (DAC_CR_MAMP1_3 | DAC_CR_MAMP1_0) /*!< Select max triangle amplitude of 1023 */ +#define DAC_TRIANGLEAMPLITUDE_2047 (DAC_CR_MAMP1_3 | DAC_CR_MAMP1_1 ) /*!< Select max triangle amplitude of 2047 */ +#define DAC_TRIANGLEAMPLITUDE_4095 (DAC_CR_MAMP1_3 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Select max triangle amplitude of 4095 */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + + +/* Private macro -------------------------------------------------------------*/ + +/** @defgroup DACEx_Private_Macros DACEx Private Macros + * @{ + */ +#define IS_DAC_TRIGGER(TRIGGER) (((TRIGGER) == DAC_TRIGGER_NONE) || \ + ((TRIGGER) == DAC_TRIGGER_SOFTWARE) || \ + ((TRIGGER) == DAC_TRIGGER_T1_TRGO) || \ + ((TRIGGER) == DAC_TRIGGER_T2_TRGO) || \ + ((TRIGGER) == DAC_TRIGGER_T3_TRGO) || \ + ((TRIGGER) == DAC_TRIGGER_T6_TRGO) || \ + ((TRIGGER) == DAC_TRIGGER_T7_TRGO) || \ + ((TRIGGER) == DAC_TRIGGER_T15_TRGO) || \ + ((TRIGGER) == DAC_TRIGGER_LPTIM1_OUT) || \ + ((TRIGGER) == DAC_TRIGGER_LPTIM2_OUT) || \ + ((TRIGGER) == DAC_TRIGGER_EXT_IT9)) + +#define IS_DAC_SAMPLETIME(TIME) ((TIME) <= 0x000003FFU) + +#define IS_DAC_HOLDTIME(TIME) ((TIME) <= 0x000003FFU) + +#define IS_DAC_SAMPLEANDHOLD(MODE) (((MODE) == DAC_SAMPLEANDHOLD_DISABLE) || \ + ((MODE) == DAC_SAMPLEANDHOLD_ENABLE)) + +#define IS_DAC_TRIMMINGVALUE(TRIMMINGVALUE) ((TRIMMINGVALUE) <= 0x1FU) + +#define IS_DAC_NEWTRIMMINGVALUE(TRIMMINGVALUE) ((TRIMMINGVALUE) <= 0x1FU) + +#define IS_DAC_CHIP_CONNECTION(CONNECT) (((CONNECT) == DAC_CHIPCONNECT_DISABLE) || \ + ((CONNECT) == DAC_CHIPCONNECT_ENABLE)) + +#define IS_DAC_TRIMMING(TRIMMING) (((TRIMMING) == DAC_TRIMMING_FACTORY) || \ + ((TRIMMING) == DAC_TRIMMING_USER)) + +#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(VALUE) (((VALUE) == DAC_LFSRUNMASK_BIT0) || \ + ((VALUE) == DAC_LFSRUNMASK_BITS1_0) || \ + ((VALUE) == DAC_LFSRUNMASK_BITS2_0) || \ + ((VALUE) == DAC_LFSRUNMASK_BITS3_0) || \ + ((VALUE) == DAC_LFSRUNMASK_BITS4_0) || \ + ((VALUE) == DAC_LFSRUNMASK_BITS5_0) || \ + ((VALUE) == DAC_LFSRUNMASK_BITS6_0) || \ + ((VALUE) == DAC_LFSRUNMASK_BITS7_0) || \ + ((VALUE) == DAC_LFSRUNMASK_BITS8_0) || \ + ((VALUE) == DAC_LFSRUNMASK_BITS9_0) || \ + ((VALUE) == DAC_LFSRUNMASK_BITS10_0) || \ + ((VALUE) == DAC_LFSRUNMASK_BITS11_0) || \ + ((VALUE) == DAC_TRIANGLEAMPLITUDE_1) || \ + ((VALUE) == DAC_TRIANGLEAMPLITUDE_3) || \ + ((VALUE) == DAC_TRIANGLEAMPLITUDE_7) || \ + ((VALUE) == DAC_TRIANGLEAMPLITUDE_15) || \ + ((VALUE) == DAC_TRIANGLEAMPLITUDE_31) || \ + ((VALUE) == DAC_TRIANGLEAMPLITUDE_63) || \ + ((VALUE) == DAC_TRIANGLEAMPLITUDE_127) || \ + ((VALUE) == DAC_TRIANGLEAMPLITUDE_255) || \ + ((VALUE) == DAC_TRIANGLEAMPLITUDE_511) || \ + ((VALUE) == DAC_TRIANGLEAMPLITUDE_1023) || \ + ((VALUE) == DAC_TRIANGLEAMPLITUDE_2047) || \ + ((VALUE) == DAC_TRIANGLEAMPLITUDE_4095)) +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/* Extended features functions ***********************************************/ + +/** @addtogroup DACEx_Exported_Functions + * @{ + */ + +/** @addtogroup DACEx_Exported_Functions_Group2 + * @{ + */ +/* IO operation functions *****************************************************/ + +HAL_StatusTypeDef HAL_DACEx_TriangleWaveGenerate(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Amplitude); +HAL_StatusTypeDef HAL_DACEx_NoiseWaveGenerate(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Amplitude); + +HAL_StatusTypeDef HAL_DACEx_DualStart(DAC_HandleTypeDef *hdac); +HAL_StatusTypeDef HAL_DACEx_DualStop(DAC_HandleTypeDef *hdac); +HAL_StatusTypeDef HAL_DACEx_DualSetValue(DAC_HandleTypeDef *hdac, uint32_t Alignment, uint32_t Data1, uint32_t Data2); +uint32_t HAL_DACEx_DualGetValue(DAC_HandleTypeDef *hdac); + +void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac); +void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac); +void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac); +void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac); + + +/** + * @} + */ + +/** @addtogroup DACEx_Exported_Functions_Group3 + * @{ + */ +/* Peripheral Control functions ***********************************************/ + +HAL_StatusTypeDef HAL_DACEx_SelfCalibrate(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel); +HAL_StatusTypeDef HAL_DACEx_SetUserTrimming(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel, + uint32_t NewTrimmingValue); +uint32_t HAL_DACEx_GetTrimOffset(DAC_HandleTypeDef *hdac, uint32_t Channel); + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup DACEx_Private_Functions + * @{ + */ + +/* DAC_DMAConvCpltCh2 / DAC_DMAErrorCh2 / DAC_DMAHalfConvCpltCh2 */ +/* are called by HAL_DAC_Start_DMA */ +void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma); +void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma); +void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma); + +/** + * @} + */ + +/** + * @} + */ + +#endif /* DAC1 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_DAC_EX_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_def.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_def.h new file mode 100644 index 0000000..e32704b --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_def.h @@ -0,0 +1,213 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_def.h + * @author MCD Application Team + * @brief This file contains HAL common defines, enumeration, macros and + * structures definitions. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_DEF +#define STM32G0xx_HAL_DEF + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" +#include "Legacy/stm32_hal_legacy.h" /* Aliases file for old names compatibility */ +#include + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief HAL Status structures definition + */ +typedef enum +{ + HAL_OK = 0x00U, + HAL_ERROR = 0x01U, + HAL_BUSY = 0x02U, + HAL_TIMEOUT = 0x03U +} HAL_StatusTypeDef; + +/** + * @brief HAL Lock structures definition + */ +typedef enum +{ + HAL_UNLOCKED = 0x00U, + HAL_LOCKED = 0x01U +} HAL_LockTypeDef; + +/* Exported macros -----------------------------------------------------------*/ + +#define UNUSED(X) (void)X /* To avoid gcc/g++ warnings */ + +#define HAL_MAX_DELAY 0xFFFFFFFFU + +#define HAL_IS_BIT_SET(REG, BIT) (((REG) & (BIT)) == (BIT)) +#define HAL_IS_BIT_CLR(REG, BIT) (((REG) & (BIT)) == 0U) + +#define __HAL_LINKDMA(__HANDLE__, __PPP_DMA_FIELD__, __DMA_HANDLE__) \ + do{ \ + (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); \ + (__DMA_HANDLE__).Parent = (__HANDLE__); \ + } while(0U) + +/** @brief Reset the Handles State field. + * @param __HANDLE__ specifies the Peripheral Handle. + * @note This macro can be used for the following purpose: + * - When the Handle is declared as local variable; before passing it as parameter + * to HAL_PPP_Init() for the first time, it is mandatory to use this macro + * to set to 0 the Handles "State" field. + * Otherwise, "State" field may have any random value and the first time the function + * HAL_PPP_Init() is called, the low level hardware initialization will be missed + * (i.e. HAL_PPP_MspInit() will not be executed). + * - When there is a need to reconfigure the low level hardware: instead of calling + * HAL_PPP_DeInit() then HAL_PPP_Init(), user can make a call to this macro then HAL_PPP_Init(). + * In this later function, when the Handles "State" field is set to 0, it will execute the function + * HAL_PPP_MspInit() which will reconfigure the low level hardware. + * @retval None + */ +#define __HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0U) + +#if (USE_RTOS == 1U) +/* Reserved for future use */ +#error " USE_RTOS should be 0 in the current HAL release " +#else +#define __HAL_LOCK(__HANDLE__) \ + do{ \ + if((__HANDLE__)->Lock == HAL_LOCKED) \ + { \ + return HAL_BUSY; \ + } \ + else \ + { \ + (__HANDLE__)->Lock = HAL_LOCKED; \ + } \ + }while (0U) + +#define __HAL_UNLOCK(__HANDLE__) \ + do{ \ + (__HANDLE__)->Lock = HAL_UNLOCKED; \ + }while (0U) +#endif /* USE_RTOS */ + +#if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #ifndef __weak + #define __weak __attribute__((weak)) + #endif /* __weak */ + #ifndef __packed + #define __packed __attribute__((packed)) + #endif /* __packed */ +#elif defined ( __GNUC__ ) && !defined (__CC_ARM) /* GNU Compiler */ +#ifndef __weak +#define __weak __attribute__((weak)) +#endif /* __weak */ +#ifndef __packed +#define __packed __attribute__((__packed__)) +#endif /* __packed */ +#endif /* __GNUC__ */ + + +/* Macro to get variable aligned on 4-bytes, for __ICCARM__ the directive "#pragma data_alignment=4" must be used instead */ +/* GNU Compiler */ +#if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) /* ARM Compiler V6 */ + #ifndef __ALIGN_BEGIN + #define __ALIGN_BEGIN + #endif /* __ALIGN_BEGIN */ + #ifndef __ALIGN_END + #define __ALIGN_END __attribute__ ((aligned (4))) + #endif /* __ALIGN_END */ +#elif defined (__GNUC__) && !defined (__CC_ARM) /* GNU Compiler */ +#ifndef __ALIGN_END +#define __ALIGN_END __attribute__ ((aligned (4U))) +#endif /* __ALIGN_END */ +#ifndef __ALIGN_BEGIN +#define __ALIGN_BEGIN +#endif /* __ALIGN_BEGIN */ +#else +#ifndef __ALIGN_END +#define __ALIGN_END +#endif /* __ALIGN_END */ +#ifndef __ALIGN_BEGIN +/* ARM Compiler */ +#if defined (__CC_ARM) /* ARM Compiler V5 */ +#define __ALIGN_BEGIN __align(4U) +/* IAR Compiler */ +#elif defined (__ICCARM__) +#define __ALIGN_BEGIN +#endif /* __CC_ARM */ +#endif /* __ALIGN_BEGIN */ +#endif /* __GNUC__ */ + +/** + * @brief __RAM_FUNC definition + */ +#if defined ( __CC_ARM ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) +/* ARM Compiler V4/V5 and V6 + -------------------------- + RAM functions are defined using the toolchain options. + Functions that are executed in RAM should reside in a separate source module. + Using the 'Options for File' dialog you can simply change the 'Code / Const' + area of a module to a memory space in physical RAM. + Available memory areas are declared in the 'Target' tab of the 'Options for Target' + dialog. +*/ +#define __RAM_FUNC + +#elif defined ( __ICCARM__ ) +/* ICCARM Compiler + --------------- + RAM functions are defined using a specific toolchain keyword "__ramfunc". +*/ +#define __RAM_FUNC __ramfunc + +#elif defined ( __GNUC__ ) +/* GNU Compiler + ------------ + RAM functions are defined using a specific toolchain attribute + "__attribute__((section(".RamFunc")))". +*/ +#define __RAM_FUNC __attribute__((section(".RamFunc"))) + +#endif /* __CC_ARM || __ARMCC_VERSION */ + +/** + * @brief __NOINLINE definition + */ +#if defined ( __CC_ARM ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) || defined ( __GNUC__ ) +/* ARM V4/V5 and V6 & GNU Compiler + ------------------------------- +*/ +#define __NOINLINE __attribute__ ( (noinline) ) + +#elif defined ( __ICCARM__ ) +/* ICCARM Compiler + --------------- +*/ +#define __NOINLINE _Pragma("optimize = no_inline") + +#endif /* __CC_ARM || __ARMCC_VERSION */ + + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_DEF */ + + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_dma.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_dma.h new file mode 100644 index 0000000..0ab6528 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_dma.h @@ -0,0 +1,803 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_dma.h + * @author MCD Application Team + * @brief Header file of DMA HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_DMA_H +#define STM32G0xx_HAL_DMA_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" +#include "stm32g0xx_ll_dma.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup DMA + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup DMA_Exported_Types DMA Exported Types + * @{ + */ + +/** + * @brief DMA Configuration Structure definition + */ +typedef struct +{ + uint32_t Request; /*!< Specifies the request selected for the specified channel. + This parameter can be a value of @ref DMA_request */ + + uint32_t Direction; /*!< Specifies if the data will be transferred from memory to peripheral, + from memory to memory or from peripheral to memory. + This parameter can be a value of @ref DMA_Data_transfer_direction */ + + uint32_t PeriphInc; /*!< Specifies whether the Peripheral address register should be incremented or not. + This parameter can be a value of @ref DMA_Peripheral_incremented_mode */ + + uint32_t MemInc; /*!< Specifies whether the memory address register should be incremented or not. + This parameter can be a value of @ref DMA_Memory_incremented_mode */ + + uint32_t PeriphDataAlignment; /*!< Specifies the Peripheral data width. + This parameter can be a value of @ref DMA_Peripheral_data_size */ + + uint32_t MemDataAlignment; /*!< Specifies the Memory data width. + This parameter can be a value of @ref DMA_Memory_data_size */ + + uint32_t Mode; /*!< Specifies the operation mode of the DMAy Channelx. + This parameter can be a value of @ref DMA_mode + @note The circular buffer mode cannot be used if the memory-to-memory + data transfer is configured on the selected Channel */ + + uint32_t Priority; /*!< Specifies the software priority for the DMAy Channelx. + This parameter can be a value of @ref DMA_Priority_level */ +} DMA_InitTypeDef; + +/** + * @brief HAL DMA State structures definition + */ +typedef enum +{ + HAL_DMA_STATE_RESET = 0x00U, /*!< DMA not yet initialized or disabled */ + HAL_DMA_STATE_READY = 0x01U, /*!< DMA initialized and ready for use */ + HAL_DMA_STATE_BUSY = 0x02U, /*!< DMA process is ongoing */ + HAL_DMA_STATE_TIMEOUT = 0x03U, /*!< DMA timeout state */ +} HAL_DMA_StateTypeDef; + +/** + * @brief HAL DMA Error Code structure definition + */ +typedef enum +{ + HAL_DMA_FULL_TRANSFER = 0x00U, /*!< Full transfer */ + HAL_DMA_HALF_TRANSFER = 0x01U /*!< Half Transfer */ +} HAL_DMA_LevelCompleteTypeDef; + +/** + * @brief HAL DMA Callback ID structure definition + */ +typedef enum +{ + HAL_DMA_XFER_CPLT_CB_ID = 0x00U, /*!< Full transfer */ + HAL_DMA_XFER_HALFCPLT_CB_ID = 0x01U, /*!< Half transfer */ + HAL_DMA_XFER_ERROR_CB_ID = 0x02U, /*!< Error */ + HAL_DMA_XFER_ABORT_CB_ID = 0x03U, /*!< Abort */ + HAL_DMA_XFER_ALL_CB_ID = 0x04U /*!< All */ + +} HAL_DMA_CallbackIDTypeDef; + +/** + * @brief DMA handle Structure definition + */ +typedef struct __DMA_HandleTypeDef +{ + DMA_Channel_TypeDef *Instance; /*!< Register base address */ + + DMA_InitTypeDef Init; /*!< DMA communication parameters */ + + HAL_LockTypeDef Lock; /*!< DMA locking object */ + + __IO HAL_DMA_StateTypeDef State; /*!< DMA transfer state */ + + void *Parent; /*!< Parent object state */ + + void (* XferCpltCallback)(struct __DMA_HandleTypeDef *hdma); /*!< DMA transfer complete callback */ + + void (* XferHalfCpltCallback)(struct __DMA_HandleTypeDef *hdma); /*!< DMA Half transfer complete callback */ + + void (* XferErrorCallback)(struct __DMA_HandleTypeDef *hdma); /*!< DMA transfer error callback */ + + void (* XferAbortCallback)(struct __DMA_HandleTypeDef *hdma); /*!< DMA transfer abort callback */ + + __IO uint32_t ErrorCode; /*!< DMA Error code */ + +#if defined(DMA2) + DMA_TypeDef *DmaBaseAddress; /*!< DMA Channel Base Address */ + +#endif /* DMA2 */ + uint32_t ChannelIndex; /*!< DMA Channel Index */ + + DMAMUX_Channel_TypeDef *DMAmuxChannel; /*!< Register base address */ + + DMAMUX_ChannelStatus_TypeDef *DMAmuxChannelStatus; /*!< DMAMUX Channels Status Base Address */ + + uint32_t DMAmuxChannelStatusMask; /*!< DMAMUX Channel Status Mask */ + + DMAMUX_RequestGen_TypeDef *DMAmuxRequestGen; /*!< DMAMUX request generator Base Address */ + + DMAMUX_RequestGenStatus_TypeDef *DMAmuxRequestGenStatus; /*!< DMAMUX request generator Address */ + + uint32_t DMAmuxRequestGenStatusMask; /*!< DMAMUX request generator Status mask */ +} DMA_HandleTypeDef; +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup DMA_Exported_Constants DMA Exported Constants + * @{ + */ + +/** @defgroup DMA_Error_Code DMA Error Code + * @{ + */ +#define HAL_DMA_ERROR_NONE 0x00000000U /*!< No error */ +#define HAL_DMA_ERROR_TE 0x00000001U /*!< Transfer error */ +#define HAL_DMA_ERROR_NO_XFER 0x00000004U /*!< Abort requested with no Xfer ongoing */ +#define HAL_DMA_ERROR_TIMEOUT 0x00000020U /*!< Timeout error */ +#define HAL_DMA_ERROR_PARAM 0x00000040U /*!< Parameter error */ +#define HAL_DMA_ERROR_BUSY 0x00000080U /*!< DMA Busy error */ +#define HAL_DMA_ERROR_NOT_SUPPORTED 0x00000100U /*!< Not supported mode */ +#define HAL_DMA_ERROR_SYNC 0x00000200U /*!< DMAMUX sync overrun error */ +#define HAL_DMA_ERROR_REQGEN 0x00000400U /*!< DMAMUX request generator overrun error */ + +/** + * @} + */ + +/** @defgroup DMA_request DMA request + * @{ + */ +#define DMA_REQUEST_MEM2MEM LL_DMAMUX_REQ_MEM2MEM /*!< memory to memory transfer */ +#define DMA_REQUEST_GENERATOR0 LL_DMAMUX_REQ_GENERATOR0 /*!< DMAMUX request generator 0 */ +#define DMA_REQUEST_GENERATOR1 LL_DMAMUX_REQ_GENERATOR1 /*!< DMAMUX request generator 1 */ +#define DMA_REQUEST_GENERATOR2 LL_DMAMUX_REQ_GENERATOR2 /*!< DMAMUX request generator 2 */ +#define DMA_REQUEST_GENERATOR3 LL_DMAMUX_REQ_GENERATOR3 /*!< DMAMUX request generator 3 */ +#define DMA_REQUEST_ADC1 LL_DMAMUX_REQ_ADC1 /*!< DMAMUX ADC1 request */ +#if defined(AES) +#define DMA_REQUEST_AES_IN LL_DMAMUX_REQ_AES_IN /*!< DMAMUX AES_IN request */ +#define DMA_REQUEST_AES_OUT LL_DMAMUX_REQ_AES_OUT /*!< DMAMUX AES_OUT request */ +#endif /* AES */ +#if defined(DAC1) +#define DMA_REQUEST_DAC1_CH1 LL_DMAMUX_REQ_DAC1_CH1 /*!< DMAMUX DAC_CH1 request */ +#define DMA_REQUEST_DAC1_CH2 LL_DMAMUX_REQ_DAC1_CH2 /*!< DMAMUX DAC_CH2 request */ +#endif /* DAC1 */ +#define DMA_REQUEST_I2C1_RX LL_DMAMUX_REQ_I2C1_RX /*!< DMAMUX I2C1 RX request */ +#define DMA_REQUEST_I2C1_TX LL_DMAMUX_REQ_I2C1_TX /*!< DMAMUX I2C1 TX request */ +#define DMA_REQUEST_I2C2_RX LL_DMAMUX_REQ_I2C2_RX /*!< DMAMUX I2C2 RX request */ +#define DMA_REQUEST_I2C2_TX LL_DMAMUX_REQ_I2C2_TX /*!< DMAMUX I2C2 TX request */ +#if defined(LPUART1) +#define DMA_REQUEST_LPUART1_RX LL_DMAMUX_REQ_LPUART1_RX /*!< DMAMUX LPUART1 RX request */ +#define DMA_REQUEST_LPUART1_TX LL_DMAMUX_REQ_LPUART1_TX /*!< DMAMUX LPUART1 TX request */ +#endif /* LPUART1 */ +#define DMA_REQUEST_SPI1_RX LL_DMAMUX_REQ_SPI1_RX /*!< DMAMUX SPI1 RX request */ +#define DMA_REQUEST_SPI1_TX LL_DMAMUX_REQ_SPI1_TX /*!< DMAMUX SPI1 TX request */ +#define DMA_REQUEST_SPI2_RX LL_DMAMUX_REQ_SPI2_RX /*!< DMAMUX SPI2 RX request */ +#define DMA_REQUEST_SPI2_TX LL_DMAMUX_REQ_SPI2_TX /*!< DMAMUX SPI2 TX request */ +#define DMA_REQUEST_TIM1_CH1 LL_DMAMUX_REQ_TIM1_CH1 /*!< DMAMUX TIM1 CH1 request */ +#define DMA_REQUEST_TIM1_CH2 LL_DMAMUX_REQ_TIM1_CH2 /*!< DMAMUX TIM1 CH2 request */ +#define DMA_REQUEST_TIM1_CH3 LL_DMAMUX_REQ_TIM1_CH3 /*!< DMAMUX TIM1 CH3 request */ +#define DMA_REQUEST_TIM1_CH4 LL_DMAMUX_REQ_TIM1_CH4 /*!< DMAMUX TIM1 CH4 request */ +#define DMA_REQUEST_TIM1_TRIG_COM LL_DMAMUX_REQ_TIM1_TRIG_COM /*!< DMAMUX TIM1 TRIG COM request */ +#define DMA_REQUEST_TIM1_UP LL_DMAMUX_REQ_TIM1_UP /*!< DMAMUX TIM1 UP request */ +#if defined(TIM2) +#define DMA_REQUEST_TIM2_CH1 LL_DMAMUX_REQ_TIM2_CH1 /*!< DMAMUX TIM2 CH1 request */ +#define DMA_REQUEST_TIM2_CH2 LL_DMAMUX_REQ_TIM2_CH2 /*!< DMAMUX TIM2 CH2 request */ +#define DMA_REQUEST_TIM2_CH3 LL_DMAMUX_REQ_TIM2_CH3 /*!< DMAMUX TIM2 CH3 request */ +#define DMA_REQUEST_TIM2_CH4 LL_DMAMUX_REQ_TIM2_CH4 /*!< DMAMUX TIM2 CH4 request */ +#define DMA_REQUEST_TIM2_TRIG LL_DMAMUX_REQ_TIM2_TRIG /*!< DMAMUX TIM2 TRIG request */ +#define DMA_REQUEST_TIM2_UP LL_DMAMUX_REQ_TIM2_UP /*!< DMAMUX TIM2 UP request */ +#endif /* TIM2 */ +#define DMA_REQUEST_TIM3_CH1 LL_DMAMUX_REQ_TIM3_CH1 /*!< DMAMUX TIM3 CH1 request */ +#define DMA_REQUEST_TIM3_CH2 LL_DMAMUX_REQ_TIM3_CH2 /*!< DMAMUX TIM3 CH2 request */ +#define DMA_REQUEST_TIM3_CH3 LL_DMAMUX_REQ_TIM3_CH3 /*!< DMAMUX TIM3 CH3 request */ +#define DMA_REQUEST_TIM3_CH4 LL_DMAMUX_REQ_TIM3_CH4 /*!< DMAMUX TIM3 CH4 request */ +#define DMA_REQUEST_TIM3_TRIG LL_DMAMUX_REQ_TIM3_TRIG /*!< DMAMUX TIM3 TRIG request */ +#define DMA_REQUEST_TIM3_UP LL_DMAMUX_REQ_TIM3_UP /*!< DMAMUX TIM3 UP request */ +#if defined(TIM6) +#define DMA_REQUEST_TIM6_UP LL_DMAMUX_REQ_TIM6_UP /*!< DMAMUX TIM6 UP request */ +#endif /* TIM6 */ +#if defined(TIM7) +#define DMA_REQUEST_TIM7_UP LL_DMAMUX_REQ_TIM7_UP /*!< DMAMUX TIM7 UP request */ +#endif /* TIM7 */ +#if defined(TIM15) +#define DMA_REQUEST_TIM15_CH1 LL_DMAMUX_REQ_TIM15_CH1 /*!< DMAMUX TIM15 CH1 request */ +#define DMA_REQUEST_TIM15_CH2 LL_DMAMUX_REQ_TIM15_CH2 /*!< DMAMUX TIM15 CH2 request */ +#define DMA_REQUEST_TIM15_TRIG_COM LL_DMAMUX_REQ_TIM15_TRIG_COM /*!< DMAMUX TIM15 TRIG COM request */ +#define DMA_REQUEST_TIM15_UP LL_DMAMUX_REQ_TIM15_UP /*!< DMAMUX TIM15 UP request */ +#endif /* TIM15 */ +#define DMA_REQUEST_TIM16_CH1 LL_DMAMUX_REQ_TIM16_CH1 /*!< DMAMUX TIM16 CH1 request */ +#define DMA_REQUEST_TIM16_COM LL_DMAMUX_REQ_TIM16_COM /*!< DMAMUX TIM16 COM request */ +#define DMA_REQUEST_TIM16_UP LL_DMAMUX_REQ_TIM16_UP /*!< DMAMUX TIM16 UP request */ +#define DMA_REQUEST_TIM17_CH1 LL_DMAMUX_REQ_TIM17_CH1 /*!< DMAMUX TIM17 CH1 request */ +#define DMA_REQUEST_TIM17_COM LL_DMAMUX_REQ_TIM17_COM /*!< DMAMUX TIM17 COM request */ +#define DMA_REQUEST_TIM17_UP LL_DMAMUX_REQ_TIM17_UP /*!< DMAMUX TIM17 UP request */ +#define DMA_REQUEST_USART1_RX LL_DMAMUX_REQ_USART1_RX /*!< DMAMUX USART1 RX request */ +#define DMA_REQUEST_USART1_TX LL_DMAMUX_REQ_USART1_TX /*!< DMAMUX USART1 TX request */ +#define DMA_REQUEST_USART2_RX LL_DMAMUX_REQ_USART2_RX /*!< DMAMUX USART2 RX request */ +#define DMA_REQUEST_USART2_TX LL_DMAMUX_REQ_USART2_TX /*!< DMAMUX USART2 TX request */ +#if defined(USART3) +#define DMA_REQUEST_USART3_RX LL_DMAMUX_REQ_USART3_RX /*!< DMAMUX USART3 RX request */ +#define DMA_REQUEST_USART3_TX LL_DMAMUX_REQ_USART3_TX /*!< DMAMUX USART3 TX request */ +#endif /* USART3 */ +#if defined(USART4) +#define DMA_REQUEST_USART4_RX LL_DMAMUX_REQ_USART4_RX /*!< DMAMUX USART4 RX request */ +#define DMA_REQUEST_USART4_TX LL_DMAMUX_REQ_USART4_TX /*!< DMAMUX USART4 TX request */ +#endif /* USART4 */ +#if defined(UCPD1) +#define DMA_REQUEST_UCPD1_RX LL_DMAMUX_REQ_UCPD1_RX /*!< DMAMUX UCPD1 RX request */ +#define DMA_REQUEST_UCPD1_TX LL_DMAMUX_REQ_UCPD1_TX /*!< DMAMUX UCPD1 TX request */ +#endif/* UCPD1 */ +#if defined(UCPD2) +#define DMA_REQUEST_UCPD2_RX LL_DMAMUX_REQ_UCPD2_RX /*!< DMAMUX UCPD2 RX request */ +#define DMA_REQUEST_UCPD2_TX LL_DMAMUX_REQ_UCPD2_TX /*!< DMAMUX UCPD2 TX request */ +#endif /* UCPD2 */ + +#if defined(I2C3) +#define DMA_REQUEST_I2C3_RX LL_DMAMUX_REQ_I2C3_RX /*!< DMAMUX I2C3 RX request */ +#define DMA_REQUEST_I2C3_TX LL_DMAMUX_REQ_I2C3_TX /*!< DMAMUX I2C3 TX request */ +#endif /* I2C3 */ + +#if defined(LPUART2) +#define DMA_REQUEST_LPUART2_RX LL_DMAMUX_REQ_LPUART2_RX /*!< DMAMUX LPUART2 RX request */ +#define DMA_REQUEST_LPUART2_TX LL_DMAMUX_REQ_LPUART2_TX /*!< DMAMUX LPUART2 TX request */ +#endif /* LPUART2 */ + +#if defined(SPI3) +#define DMA_REQUEST_SPI3_RX LL_DMAMUX_REQ_SPI3_RX /*!< DMAMUX SPI3 RX request */ +#define DMA_REQUEST_SPI3_TX LL_DMAMUX_REQ_SPI3_TX /*!< DMAMUX SPI3 TX request */ +#endif /* SPI3 */ + +#if defined(TIM4) +#define DMA_REQUEST_TIM4_CH1 LL_DMAMUX_REQ_TIM4_CH1 /*!< DMAMUX TIM4 CH1 request */ +#define DMA_REQUEST_TIM4_CH2 LL_DMAMUX_REQ_TIM4_CH2 /*!< DMAMUX TIM4 CH2 request */ +#define DMA_REQUEST_TIM4_CH3 LL_DMAMUX_REQ_TIM4_CH3 /*!< DMAMUX TIM4 CH3 request */ +#define DMA_REQUEST_TIM4_CH4 LL_DMAMUX_REQ_TIM4_CH4 /*!< DMAMUX TIM4 CH4 request */ +#define DMA_REQUEST_TIM4_TRIG LL_DMAMUX_REQ_TIM4_TRIG /*!< DMAMUX TIM4 TRIG request */ +#define DMA_REQUEST_TIM4_UP LL_DMAMUX_REQ_TIM4_UP /*!< DMAMUX TIM4 UP request */ +#endif /* TIM4 */ + +#if defined(USART5) +#define DMA_REQUEST_USART5_RX LL_DMAMUX_REQ_USART5_RX /*!< DMAMUX USART5 RX request */ +#define DMA_REQUEST_USART5_TX LL_DMAMUX_REQ_USART5_TX /*!< DMAMUX USART5 TX request */ +#endif /* USART5 */ + +#if defined(USART6) +#define DMA_REQUEST_USART6_RX LL_DMAMUX_REQ_USART6_RX /*!< DMAMUX USART6 RX request */ +#define DMA_REQUEST_USART6_TX LL_DMAMUX_REQ_USART6_TX /*!< DMAMUX USART6 TX request */ +#endif /* USART6 */ + + +#define DMA_MAX_REQUEST LL_DMAMUX_MAX_REQ +/** + * @} + */ + +/** @defgroup DMA_Data_transfer_direction DMA Data transfer direction + * @{ + */ +#define DMA_PERIPH_TO_MEMORY LL_DMA_DIRECTION_PERIPH_TO_MEMORY /*!< Peripheral to memory direction */ +#define DMA_MEMORY_TO_PERIPH LL_DMA_DIRECTION_MEMORY_TO_PERIPH /*!< Memory to peripheral direction */ +#define DMA_MEMORY_TO_MEMORY LL_DMA_DIRECTION_MEMORY_TO_MEMORY /*!< Memory to memory direction */ + +/** + * @} + */ + +/** @defgroup DMA_Peripheral_incremented_mode DMA Peripheral incremented mode + * @{ + */ +#define DMA_PINC_ENABLE LL_DMA_PERIPH_INCREMENT /*!< Peripheral increment mode Enable */ +#define DMA_PINC_DISABLE LL_DMA_PERIPH_NOINCREMENT /*!< Peripheral increment mode Disable */ +/** + * @} + */ + +/** @defgroup DMA_Memory_incremented_mode DMA Memory incremented mode + * @{ + */ +#define DMA_MINC_ENABLE LL_DMA_MEMORY_INCREMENT /*!< Memory increment mode Enable */ +#define DMA_MINC_DISABLE LL_DMA_MEMORY_NOINCREMENT /*!< Memory increment mode Disable */ +/** + * @} + */ + +/** @defgroup DMA_Peripheral_data_size DMA Peripheral data size + * @{ + */ +#define DMA_PDATAALIGN_BYTE LL_DMA_PDATAALIGN_BYTE /*!< Peripheral data alignment : Byte */ +#define DMA_PDATAALIGN_HALFWORD LL_DMA_PDATAALIGN_HALFWORD /*!< Peripheral data alignment : HalfWord */ +#define DMA_PDATAALIGN_WORD LL_DMA_PDATAALIGN_WORD /*!< Peripheral data alignment : Word */ +/** + * @} + */ + +/** @defgroup DMA_Memory_data_size DMA Memory data size + * @{ + */ +#define DMA_MDATAALIGN_BYTE LL_DMA_MDATAALIGN_BYTE /*!< Memory data alignment : Byte */ +#define DMA_MDATAALIGN_HALFWORD LL_DMA_MDATAALIGN_HALFWORD /*!< Memory data alignment : HalfWord */ +#define DMA_MDATAALIGN_WORD LL_DMA_MDATAALIGN_WORD /*!< Memory data alignment : Word */ +/** + * @} + */ + +/** @defgroup DMA_mode DMA mode + * @{ + */ +#define DMA_NORMAL LL_DMA_MODE_NORMAL /*!< Normal mode */ +#define DMA_CIRCULAR LL_DMA_MODE_CIRCULAR /*!< Circular mode */ +/** + * @} + */ + +/** @defgroup DMA_Priority_level DMA Priority level + * @{ + */ +#define DMA_PRIORITY_LOW LL_DMA_PRIORITY_LOW /*!< Priority level : Low */ +#define DMA_PRIORITY_MEDIUM LL_DMA_PRIORITY_MEDIUM /*!< Priority level : Medium */ +#define DMA_PRIORITY_HIGH LL_DMA_PRIORITY_HIGH /*!< Priority level : High */ +#define DMA_PRIORITY_VERY_HIGH LL_DMA_PRIORITY_VERYHIGH /*!< Priority level : Very_High */ +/** + * @} + */ + +/** @defgroup DMA_interrupt_enable_definitions DMA interrupt enable definitions + * @{ + */ +#define DMA_IT_TC DMA_CCR_TCIE /*!< Transfer Complete interrupt */ +#define DMA_IT_HT DMA_CCR_HTIE /*!< Half Transfer Complete interrupt */ +#define DMA_IT_TE DMA_CCR_TEIE /*!< Transfer Error interrupt */ +/** + * @} + */ + +/** @defgroup DMA_flag_definitions DMA flag definitions + * @{ + */ + +#define DMA_FLAG_GI1 DMA_ISR_GIF1 /*!< Global Interrupt flag for Channel 1 */ +#define DMA_FLAG_TC1 DMA_ISR_TCIF1 /*!< Transfer Complete flag for Channel 1 */ +#define DMA_FLAG_HT1 DMA_ISR_HTIF1 /*!< Half Transfer flag for Channel 1 */ +#define DMA_FLAG_TE1 DMA_ISR_TEIF1 /*!< Transfer Error flag for Channel 1 */ +#define DMA_FLAG_GI2 DMA_ISR_GIF2 /*!< Global Interrupt flag for Channel 2 */ +#define DMA_FLAG_TC2 DMA_ISR_TCIF2 /*!< Transfer Complete flag for Channel 2 */ +#define DMA_FLAG_HT2 DMA_ISR_HTIF2 /*!< Half Transfer flag for Channel 2 */ +#define DMA_FLAG_TE2 DMA_ISR_TEIF2 /*!< Transfer Error flag for Channel 2 */ +#define DMA_FLAG_GI3 DMA_ISR_GIF3 /*!< Global Interrupt flag for Channel 3 */ +#define DMA_FLAG_TC3 DMA_ISR_TCIF3 /*!< Transfer Complete flag for Channel 3 */ +#define DMA_FLAG_HT3 DMA_ISR_HTIF3 /*!< Half Transfer flag for Channel 3 */ +#define DMA_FLAG_TE3 DMA_ISR_TEIF3 /*!< Transfer Error flag for Channel 3 */ +#define DMA_FLAG_GI4 DMA_ISR_GIF4 /*!< Global Interrupt flag for Channel 4 */ +#define DMA_FLAG_TC4 DMA_ISR_TCIF4 /*!< Transfer Complete flag for Channel 4 */ +#define DMA_FLAG_HT4 DMA_ISR_HTIF4 /*!< Half Transfer flag for Channel 4 */ +#define DMA_FLAG_TE4 DMA_ISR_TEIF4 /*!< Transfer Error flag for Channel 4 */ +#define DMA_FLAG_GI5 DMA_ISR_GIF5 /*!< Global Interrupt flag for Channel 5 */ +#define DMA_FLAG_TC5 DMA_ISR_TCIF5 /*!< Transfer Complete flag for Channel 5 */ +#define DMA_FLAG_HT5 DMA_ISR_HTIF5 /*!< Half Transfer flag for Channel 5 */ +#define DMA_FLAG_TE5 DMA_ISR_TEIF5 /*!< Transfer Error for Channel 5 */ +#if defined(DMA1_Channel6) +#define DMA_FLAG_GI6 DMA_ISR_GIF6 /*!< Global Interrupt flag for Channel 6 */ +#define DMA_FLAG_TC6 DMA_ISR_TCIF6 /*!< Transfer Complete flag for Channel 6 */ +#define DMA_FLAG_HT6 DMA_ISR_HTIF6 /*!< Half Transfer flag for Channel 6 */ +#define DMA_FLAG_TE6 DMA_ISR_TEIF6 /*!< Transfer Error flag for Channel 6 */ +#endif /* DMA1_Channel6 */ +#if defined(DMA1_Channel7) +#define DMA_FLAG_GI7 DMA_ISR_GIF7 /*!< Global Interrupt flag for Channel 7 */ +#define DMA_FLAG_TC7 DMA_ISR_TCIF7 /*!< Transfer Complete flag for Channel 7 */ +#define DMA_FLAG_HT7 DMA_ISR_HTIF7 /*!< Half Transfer flag for Channel 7 */ +#define DMA_FLAG_TE7 DMA_ISR_TEIF7 /*!< Transfer Error flag for Channel 7 */ +#endif /* DMA1_Channel7 */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup DMA_Exported_Macros DMA Exported Macros + * @{ + */ + +/** @brief Reset DMA handle state + * @param __HANDLE__ DMA handle + * @retval None + */ +#define __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET) + +/** + * @brief Enable the specified DMA Channel. + * @param __HANDLE__ DMA handle + * @retval None + */ +#define __HAL_DMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CCR |= DMA_CCR_EN) + +/** + * @brief Disable the specified DMA Channel. + * @param __HANDLE__ DMA handle + * @retval None + */ +#define __HAL_DMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CCR &= ~DMA_CCR_EN) + +/** + * @brief Return the current DMA Channel transfer complete flag. + * @param __HANDLE__ DMA handle + * @retval The specified transfer complete flag index. + */ +#if defined(DMA2) +#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) \ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_TC1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_TC2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_TC3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_TC4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel5))? DMA_FLAG_TC5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 :\ + DMA_FLAG_TC7) +#else /* DMA1 */ +#if defined(DMA1_Channel7) +#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) \ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 :\ + DMA_FLAG_TC7) +#else +#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) \ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 :\ + DMA_FLAG_TC5) +#endif /* DMA1_Channel8 */ +#endif /* DMA2 */ + +/** + * @brief Return the current DMA Channel half transfer complete flag. + * @param __HANDLE__ DMA handle + * @retval The specified half transfer complete flag index. + */ +#if defined(DMA2) +#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) \ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_HT1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_HT2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_HT3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_HT4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_HT5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel5))? DMA_FLAG_HT5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_HT6 :\ + DMA_FLAG_HT7) +#else /* DMA1 */ +#if defined(DMA1_Channel7) +#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) \ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_HT5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_HT6 :\ + DMA_FLAG_HT7) +#else +#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) \ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 :\ + DMA_FLAG_HT5) +#endif /* DMA1_Channel8 */ +#endif /* DMA2 */ + +/** + * @brief Return the current DMA Channel transfer error flag. + * @param __HANDLE__ DMA handle + * @retval The specified transfer error flag index. + */ +#if defined(DMA2) +#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) \ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_TE1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_TE2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_TE3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_TE4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TE5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel5))? DMA_FLAG_TE5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TE6 :\ + DMA_FLAG_TE7) +#else /* DMA1 */ +#if defined(DMA1_Channel7) +#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) \ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TE5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TE6 :\ + DMA_FLAG_TE7) +#else +#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) \ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 :\ + DMA_FLAG_TE5) +#endif /* DMA1_Channel8 */ +#endif /* DMA2 */ + +/** + * @brief Return the current DMA Channel Global interrupt flag. + * @param __HANDLE__ DMA handle + * @retval The specified transfer error flag index. + */ +#if defined(DMA2) +#define __HAL_DMA_GET_GI_FLAG_INDEX(__HANDLE__) \ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_GI1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_GI1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_GI2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_GI2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_GI3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_GI3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_GI4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_GI4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_GI5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel5))? DMA_FLAG_GI5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_GI6 :\ + DMA_FLAG_GI7) +#else /* DMA1 */ +#if defined(DMA1_Channel7) +#define __HAL_DMA_GET_GI_FLAG_INDEX(__HANDLE__) \ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_GI1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_GI2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_GI3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_GI4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_GI5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_GI6 :\ + DMA_FLAG_GI7) +#else +#define __HAL_DMA_GET_GI_FLAG_INDEX(__HANDLE__) \ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_GI1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_GI2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_GI3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_GI4 :\ + DMA_FLAG_GI5) +#endif /* DMA1_Channel8 */ +#endif /* DMA2 */ + +/** + * @brief Get the DMA Channel pending flags. + * @param __HANDLE__ DMA handle + * @param __FLAG__ Get the specified flag. + * This parameter can be any combination of the following values: + * @arg DMA_FLAG_TCx: Transfer complete flag + * @arg DMA_FLAG_HTx: Half transfer complete flag + * @arg DMA_FLAG_TEx: Transfer error flag + * @arg DMA_FLAG_GIx: Global interrupt flag + * Where x can be 1 to max Channel supported by the product to select the DMA Channel flag. + * @retval The state of FLAG (SET or RESET). + */ +#if defined(DMA2) +#define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__) (((uint32_t)((__HANDLE__)->Instance) > ((uint32_t)DMA1_Channel7))? \ + (DMA2->ISR & (__FLAG__)) : (DMA1->ISR & (__FLAG__))) +#else /* DMA1 */ +#define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__) (DMA1->ISR & (__FLAG__)) +#endif /* DMA2 */ + +/** + * @brief Clear the DMA Channel pending flags. + * @param __HANDLE__ DMA handle + * @param __FLAG__ specifies the flag to clear. + * This parameter can be any combination of the following values: + * @arg DMA_FLAG_TCx: Transfer complete flag + * @arg DMA_FLAG_HTx: Half transfer complete flag + * @arg DMA_FLAG_TEx: Transfer error flag + * @arg DMA_FLAG_GIx: Global interrupt flag + * Where x can be 1 to max Channel supported by the product to select the DMA Channel flag. + * @retval None + */ +#if defined(DMA2) +#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) (((uint32_t)((__HANDLE__)->Instance) > ((uint32_t)DMA1_Channel7))? \ + (DMA2->IFCR = (__FLAG__)) : (DMA1->IFCR = (__FLAG__))) +#else /* DMA1 */ +#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) (DMA1->IFCR |= (__FLAG__)) +#endif /* DMA2 */ + +/** + * @brief Enable the specified DMA Channel interrupts. + * @param __HANDLE__ DMA handle + * @param __INTERRUPT__ specifies the DMA interrupt sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg DMA_IT_TC: Transfer complete interrupt mask + * @arg DMA_IT_HT: Half transfer complete interrupt mask + * @arg DMA_IT_TE: Transfer error interrupt mask + * @retval None + */ +#define __HAL_DMA_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CCR |= (__INTERRUPT__)) + +/** + * @brief Disable the specified DMA Channel interrupts. + * @param __HANDLE__ DMA handle + * @param __INTERRUPT__ specifies the DMA interrupt sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg DMA_IT_TC: Transfer complete interrupt mask + * @arg DMA_IT_HT: Half transfer complete interrupt mask + * @arg DMA_IT_TE: Transfer error interrupt mask + * @retval None + */ +#define __HAL_DMA_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CCR &= ~(__INTERRUPT__)) + +/** + * @brief Check whether the specified DMA Channel interrupt is enabled or disabled. + * @param __HANDLE__ DMA handle + * @param __INTERRUPT__ specifies the DMA interrupt source to check. + * This parameter can be one of the following values: + * @arg DMA_IT_TC: Transfer complete interrupt mask + * @arg DMA_IT_HT: Half transfer complete interrupt mask + * @arg DMA_IT_TE: Transfer error interrupt mask + * @retval The state of DMA_IT (SET or RESET). + */ +#define __HAL_DMA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CCR & (__INTERRUPT__))) + +/** + * @brief Returns the number of remaining data units in the current DMA Channel transfer. + * @param __HANDLE__ DMA handle + * @retval The number of remaining data units in the current DMA Channel transfer. + */ +#define __HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNDTR) + +/** + * @} + */ + +/* Include DMA HAL Extension module */ +#include "stm32g0xx_hal_dma_ex.h" + +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup DMA_Exported_Functions + * @{ + */ + +/** @addtogroup DMA_Exported_Functions_Group1 + * @{ + */ +/* Initialization and de-initialization functions *****************************/ +HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma); +/** + * @} + */ + +/** @addtogroup DMA_Exported_Functions_Group2 + * @{ + */ +/* IO operation functions *****************************************************/ +HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength); +HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, + uint32_t DataLength); +HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, + uint32_t Timeout); +void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma)); +HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID); + +/** + * @} + */ + +/** @addtogroup DMA_Exported_Functions_Group3 + * @{ + */ +/* Peripheral State and Error functions ***************************************/ +HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma); +uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma); +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup DMA_Private_Macros DMA Private Macros + * @{ + */ + +#define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || \ + ((DIRECTION) == DMA_MEMORY_TO_PERIPH) || \ + ((DIRECTION) == DMA_MEMORY_TO_MEMORY)) + +#define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1U) && ((SIZE) < DMA_CNDTR_NDT)) + +#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || \ + ((STATE) == DMA_PINC_DISABLE)) + +#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || \ + ((STATE) == DMA_MINC_DISABLE)) + +#define IS_DMA_ALL_REQUEST(REQUEST) ((REQUEST) <= DMA_MAX_REQUEST) + +#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || \ + ((SIZE) == DMA_PDATAALIGN_HALFWORD) || \ + ((SIZE) == DMA_PDATAALIGN_WORD)) + +#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE) || \ + ((SIZE) == DMA_MDATAALIGN_HALFWORD) || \ + ((SIZE) == DMA_MDATAALIGN_WORD )) + +#define IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL ) || \ + ((MODE) == DMA_CIRCULAR)) + +#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || \ + ((PRIORITY) == DMA_PRIORITY_MEDIUM) || \ + ((PRIORITY) == DMA_PRIORITY_HIGH) || \ + ((PRIORITY) == DMA_PRIORITY_VERY_HIGH)) + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_DMA_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h new file mode 100644 index 0000000..b48dec7 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h @@ -0,0 +1,278 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_dma_ex.h + * @author MCD Application Team + * @brief Header file of DMA HAL extension module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_DMA_EX_H +#define STM32G0xx_HAL_DMA_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" +#include "stm32g0xx_ll_dmamux.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup DMAEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup DMAEx_Exported_Types DMAEx Exported Types + * @{ + */ + +/** + * @brief HAL DMAMUX Synchronization configuration structure definition + */ +typedef struct +{ + uint32_t SyncSignalID; /*!< Specifies the synchronization signal gating the DMA request in periodic mode. + This parameter can be a value of @ref DMAEx_DMAMUX_SyncSignalID_selection */ + + uint32_t SyncPolarity; /*!< Specifies the polarity of the signal on which the DMA request is synchronized. + This parameter can be a value of @ref DMAEx_DMAMUX_SyncPolarity_selection */ + + FunctionalState SyncEnable; /*!< Specifies if the synchronization shall be enabled or disabled + This parameter can take the value ENABLE or DISABLE */ + + FunctionalState EventEnable; /*!< Specifies if an event shall be generated once the RequestNumber is reached. + This parameter can take the value ENABLE or DISABLE */ + + uint32_t RequestNumber; /*!< Specifies the number of DMA request that will be authorized after a sync event + This parameter must be a number between Min_Data = 1 and Max_Data = 32 */ + + +} HAL_DMA_MuxSyncConfigTypeDef; + + +/** + * @brief HAL DMAMUX request generator parameters structure definition + */ +typedef struct +{ + uint32_t SignalID; /*!< Specifies the ID of the signal used for DMAMUX request generator + This parameter can be a value of @ref DMAEx_DMAMUX_SignalGeneratorID_selection */ + + uint32_t Polarity; /*!< Specifies the polarity of the signal on which the request is generated. + This parameter can be a value of @ref DMAEx_DMAMUX_RequestGeneneratorPolarity_selection */ + + uint32_t RequestNumber; /*!< Specifies the number of DMA request that will be generated after a signal event + This parameter must be a number between Min_Data = 1 and Max_Data = 32 */ + +} HAL_DMA_MuxRequestGeneratorConfigTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup DMAEx_Exported_Constants DMAEx Exported Constants + * @{ + */ + +/** @defgroup DMAEx_DMAMUX_SyncSignalID_selection DMAMUX SyncSignalID selection + * @{ + */ +#define HAL_DMAMUX1_SYNC_EXTI0 LL_DMAMUX_SYNC_EXTI_LINE0 /*!< Synchronization signal from EXTI Line0 */ +#define HAL_DMAMUX1_SYNC_EXTI1 LL_DMAMUX_SYNC_EXTI_LINE1 /*!< Synchronization signal from EXTI Line1 */ +#define HAL_DMAMUX1_SYNC_EXTI2 LL_DMAMUX_SYNC_EXTI_LINE2 /*!< Synchronization signal from EXTI Line2 */ +#define HAL_DMAMUX1_SYNC_EXTI3 LL_DMAMUX_SYNC_EXTI_LINE3 /*!< Synchronization signal from EXTI Line3 */ +#define HAL_DMAMUX1_SYNC_EXTI4 LL_DMAMUX_SYNC_EXTI_LINE4 /*!< Synchronization signal from EXTI Line4 */ +#define HAL_DMAMUX1_SYNC_EXTI5 LL_DMAMUX_SYNC_EXTI_LINE5 /*!< Synchronization signal from EXTI Line5 */ +#define HAL_DMAMUX1_SYNC_EXTI6 LL_DMAMUX_SYNC_EXTI_LINE6 /*!< Synchronization signal from EXTI Line6 */ +#define HAL_DMAMUX1_SYNC_EXTI7 LL_DMAMUX_SYNC_EXTI_LINE7 /*!< Synchronization signal from EXTI Line7 */ +#define HAL_DMAMUX1_SYNC_EXTI8 LL_DMAMUX_SYNC_EXTI_LINE8 /*!< Synchronization signal from EXTI Line8 */ +#define HAL_DMAMUX1_SYNC_EXTI9 LL_DMAMUX_SYNC_EXTI_LINE9 /*!< Synchronization signal from EXTI Line9 */ +#define HAL_DMAMUX1_SYNC_EXTI10 LL_DMAMUX_SYNC_EXTI_LINE10 /*!< Synchronization signal from EXTI Line10 */ +#define HAL_DMAMUX1_SYNC_EXTI11 LL_DMAMUX_SYNC_EXTI_LINE11 /*!< Synchronization signal from EXTI Line11 */ +#define HAL_DMAMUX1_SYNC_EXTI12 LL_DMAMUX_SYNC_EXTI_LINE12 /*!< Synchronization signal from EXTI Line12 */ +#define HAL_DMAMUX1_SYNC_EXTI13 LL_DMAMUX_SYNC_EXTI_LINE13 /*!< Synchronization signal from EXTI Line1 3 */ +#define HAL_DMAMUX1_SYNC_EXTI14 LL_DMAMUX_SYNC_EXTI_LINE14 /*!< Synchronization signal from EXTI Line1 4 */ +#define HAL_DMAMUX1_SYNC_EXTI15 LL_DMAMUX_SYNC_EXTI_LINE15 /*!< Synchronization signal from EXTI Line1 5 */ +#define HAL_DMAMUX1_SYNC_DMAMUX1_CH0_EVT LL_DMAMUX_SYNC_DMAMUX_CH0 /*!< Synchronization signal from DMAMUX channel0 Event */ +#define HAL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT LL_DMAMUX_SYNC_DMAMUX_CH1 /*!< Synchronization signal from DMAMUX channel1 Event */ +#define HAL_DMAMUX1_SYNC_DMAMUX1_CH2_EVT LL_DMAMUX_SYNC_DMAMUX_CH2 /*!< Synchronization signal from DMAMUX channel2 Event */ +#define HAL_DMAMUX1_SYNC_DMAMUX1_CH3_EVT LL_DMAMUX_SYNC_DMAMUX_CH3 /*!< Synchronization signal from DMAMUX channel3 Event */ +#if defined(LPTIM1) +#define HAL_DMAMUX1_SYNC_LPTIM1_OUT LL_DMAMUX_SYNC_LPTIM1_OUT /*!< Synchronization signal from LPTIM1 Output */ +#endif /* LPTIM1 */ +#if defined(LPTIM2) +#define HAL_DMAMUX1_SYNC_LPTIM2_OUT LL_DMAMUX_SYNC_LPTIM2_OUT /*!< Synchronization signal from LPTIM2 Output */ +#endif /* LPTIM2 */ +#define HAL_DMAMUX1_SYNC_TIM14_OC LL_DMAMUX_SYNC_TIM14_OC /*!< Synchronization signal from TIM14 OC */ + +#define HAL_DMAMUX1_MAX_SYNC HAL_DMAMUX1_SYNC_TIM14_OC +/** + * @} + */ + +/** @defgroup DMAEx_DMAMUX_SyncPolarity_selection DMAMUX SyncPolarity selection + * @{ + */ +#define HAL_DMAMUX_SYNC_NO_EVENT LL_DMAMUX_SYNC_NO_EVENT /*!< block synchronization events */ +#define HAL_DMAMUX_SYNC_RISING LL_DMAMUX_SYNC_POL_RISING /*!< synchronize with rising edge events */ +#define HAL_DMAMUX_SYNC_FALLING LL_DMAMUX_SYNC_POL_FALLING /*!< synchronize with falling edge events */ +#define HAL_DMAMUX_SYNC_RISING_FALLING LL_DMAMUX_SYNC_POL_RISING_FALLING /*!< synchronize with rising and falling edge events */ + +/** + * @} + */ + +/** @defgroup DMAEx_DMAMUX_SignalGeneratorID_selection DMAMUX SignalGeneratorID selection + * @{ + */ +#define HAL_DMAMUX1_REQ_GEN_EXTI0 LL_DMAMUX_REQ_GEN_EXTI_LINE0 /*!< Request signal generation from EXTI Line0 */ +#define HAL_DMAMUX1_REQ_GEN_EXTI1 LL_DMAMUX_REQ_GEN_EXTI_LINE1 /*!< Request signal generation from EXTI Line1 */ +#define HAL_DMAMUX1_REQ_GEN_EXTI2 LL_DMAMUX_REQ_GEN_EXTI_LINE2 /*!< Request signal generation from EXTI Line2 */ +#define HAL_DMAMUX1_REQ_GEN_EXTI3 LL_DMAMUX_REQ_GEN_EXTI_LINE3 /*!< Request signal generation from EXTI Line3 */ +#define HAL_DMAMUX1_REQ_GEN_EXTI4 LL_DMAMUX_REQ_GEN_EXTI_LINE4 /*!< Request signal generation from EXTI Line4 */ +#define HAL_DMAMUX1_REQ_GEN_EXTI5 LL_DMAMUX_REQ_GEN_EXTI_LINE5 /*!< Request signal generation from EXTI Line5 */ +#define HAL_DMAMUX1_REQ_GEN_EXTI6 LL_DMAMUX_REQ_GEN_EXTI_LINE6 /*!< Request signal generation from EXTI Line6 */ +#define HAL_DMAMUX1_REQ_GEN_EXTI7 LL_DMAMUX_REQ_GEN_EXTI_LINE7 /*!< Request signal generation from EXTI Line7 */ +#define HAL_DMAMUX1_REQ_GEN_EXTI8 LL_DMAMUX_REQ_GEN_EXTI_LINE8 /*!< Request signal generation from EXTI Line8 */ +#define HAL_DMAMUX1_REQ_GEN_EXTI9 LL_DMAMUX_REQ_GEN_EXTI_LINE9 /*!< Request signal generation from EXTI Line9 */ +#define HAL_DMAMUX1_REQ_GEN_EXTI10 LL_DMAMUX_REQ_GEN_EXTI_LINE10 /*!< Request signal generation from EXTI Line10 */ +#define HAL_DMAMUX1_REQ_GEN_EXTI11 LL_DMAMUX_REQ_GEN_EXTI_LINE11 /*!< Request signal generation from EXTI Line11 */ +#define HAL_DMAMUX1_REQ_GEN_EXTI12 LL_DMAMUX_REQ_GEN_EXTI_LINE12 /*!< Request signal generation from EXTI Line12 */ +#define HAL_DMAMUX1_REQ_GEN_EXTI13 LL_DMAMUX_REQ_GEN_EXTI_LINE13 /*!< Request signal generation from EXTI Line13 */ +#define HAL_DMAMUX1_REQ_GEN_EXTI14 LL_DMAMUX_REQ_GEN_EXTI_LINE14 /*!< Request signal generation from EXTI Line14 */ +#define HAL_DMAMUX1_REQ_GEN_EXTI15 LL_DMAMUX_REQ_GEN_EXTI_LINE15 /*!< Request signal generation from EXTI Line15 */ +#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT LL_DMAMUX_REQ_GEN_DMAMUX_CH0 /*!< Request signal generation from DMAMUX channel0 Event */ +#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT LL_DMAMUX_REQ_GEN_DMAMUX_CH1 /*!< Request signal generation from DMAMUX channel1 Event */ +#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT LL_DMAMUX_REQ_GEN_DMAMUX_CH2 /*!< Request signal generation from DMAMUX channel2 Event */ +#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH3_EVT LL_DMAMUX_REQ_GEN_DMAMUX_CH3 /*!< Request signal generation from DMAMUX channel3 Event */ +#if defined(LPTIM1) +#define HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT LL_DMAMUX_REQ_GEN_LPTIM1_OUT /*!< Request signal generation from LPTIM1 Output */ +#endif /* LPTIM1 */ +#if defined(LPTIM2) +#define HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT LL_DMAMUX_REQ_GEN_LPTIM2_OUT /*!< Request signal generation from LPTIM2 Output */ +#endif /* LPTIM2 */ +#define HAL_DMAMUX1_REQ_GEN_TIM14_OC LL_DMAMUX_REQ_GEN_TIM14_OC /*!< Request signal generation from TIM14 OC */ + +#define HAL_DMAMUX1_MAX_REQ_GEN HAL_DMAMUX1_REQ_GEN_TIM14_OC +/** + * @} + */ + +/** @defgroup DMAEx_DMAMUX_RequestGeneneratorPolarity_selection DMAMUX RequestGeneneratorPolarity selection + * @{ + */ +#define HAL_DMAMUX_REQ_GEN_NO_EVENT LL_DMAMUX_REQ_GEN_NO_EVENT /*!< block request generator events */ +#define HAL_DMAMUX_REQ_GEN_RISING LL_DMAMUX_REQ_GEN_POL_RISING /*!< generate request on rising edge events */ +#define HAL_DMAMUX_REQ_GEN_FALLING LL_DMAMUX_REQ_GEN_POL_FALLING /*!< generate request on falling edge events */ +#define HAL_DMAMUX_REQ_GEN_RISING_FALLING LL_DMAMUX_REQ_GEN_POL_RISING_FALLING /*!< generate request on rising and falling edge events */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup DMAEx_Exported_Functions + * @{ + */ + +/* IO operation functions *****************************************************/ +/** @addtogroup DMAEx_Exported_Functions_Group1 + * @{ + */ + +/* ------------------------- REQUEST -----------------------------------------*/ +HAL_StatusTypeDef HAL_DMAEx_ConfigMuxRequestGenerator(DMA_HandleTypeDef *hdma, + HAL_DMA_MuxRequestGeneratorConfigTypeDef *pRequestGeneratorConfig); +HAL_StatusTypeDef HAL_DMAEx_EnableMuxRequestGenerator(DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMAEx_DisableMuxRequestGenerator(DMA_HandleTypeDef *hdma); +/* -------------------------------------------------------------------------- */ + +/* ------------------------- SYNCHRO -----------------------------------------*/ +HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig); +/* -------------------------------------------------------------------------- */ + +void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma); + +/** + * @} + */ + +/** + * @} + */ + + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup DMAEx_Private_Macros DMAEx Private Macros + * @brief DMAEx private macros + * @{ + */ + +#define IS_DMAMUX_SYNC_SIGNAL_ID(SIGNAL_ID) (((SIGNAL_ID) == HAL_DMAMUX1_SYNC_EXTI0) || \ + (((SIGNAL_ID) >= HAL_DMAMUX1_SYNC_EXTI1) && \ + ((SIGNAL_ID) <= HAL_DMAMUX1_MAX_SYNC))) + +#define IS_DMAMUX_SYNC_REQUEST_NUMBER(REQUEST_NUMBER) (((REQUEST_NUMBER) > 0U) && ((REQUEST_NUMBER) <= 32U)) + +#define IS_DMAMUX_SYNC_POLARITY(POLARITY) (((POLARITY) == HAL_DMAMUX_SYNC_NO_EVENT) || \ + ((POLARITY) == HAL_DMAMUX_SYNC_RISING) || \ + ((POLARITY) == HAL_DMAMUX_SYNC_FALLING) || \ + ((POLARITY) == HAL_DMAMUX_SYNC_RISING_FALLING)) + +#define IS_DMAMUX_SYNC_STATE(SYNC) (((SYNC) == DISABLE) || ((SYNC) == ENABLE)) + +#define IS_DMAMUX_SYNC_EVENT(EVENT) (((EVENT) == DISABLE) || \ + ((EVENT) == ENABLE)) + +#define IS_DMAMUX_REQUEST_GEN_SIGNAL_ID(SIGNAL_ID) (((SIGNAL_ID) == HAL_DMAMUX1_REQ_GEN_EXTI0) || \ + (((SIGNAL_ID) >= HAL_DMAMUX1_REQ_GEN_EXTI1) && \ + ((SIGNAL_ID) <= HAL_DMAMUX1_MAX_REQ_GEN))) + +#define IS_DMAMUX_REQUEST_GEN_REQUEST_NUMBER(REQUEST_NUMBER) (((REQUEST_NUMBER) > 0U) && ((REQUEST_NUMBER) <= 32U)) + +#define IS_DMAMUX_REQUEST_GEN_POLARITY(POLARITY) (((POLARITY) == HAL_DMAMUX_REQ_GEN_NO_EVENT)|| \ + ((POLARITY) == HAL_DMAMUX_REQ_GEN_RISING) || \ + ((POLARITY) == HAL_DMAMUX_REQ_GEN_FALLING) || \ + ((POLARITY) == HAL_DMAMUX_REQ_GEN_RISING_FALLING)) + +/** + * @} + */ + + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_DMA_EX_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_exti.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_exti.h new file mode 100644 index 0000000..8a20c24 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_exti.h @@ -0,0 +1,387 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_exti.h + * @author MCD Application Team + * @brief Header file of EXTI HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_EXTI_H +#define STM32G0xx_HAL_EXTI_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @defgroup EXTI EXTI + * @brief EXTI HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup EXTI_Exported_Types EXTI Exported Types + * @{ + */ +typedef enum +{ + HAL_EXTI_COMMON_CB_ID = 0x00U, + HAL_EXTI_RISING_CB_ID = 0x01U, + HAL_EXTI_FALLING_CB_ID = 0x02U, +} EXTI_CallbackIDTypeDef; + + +/** + * @brief EXTI Handle structure definition + */ +typedef struct +{ + uint32_t Line; /*!< Exti line number */ + void (* RisingCallback)(void); /*!< Exti rising callback */ + void (* FallingCallback)(void); /*!< Exti falling callback */ +} EXTI_HandleTypeDef; + +/** + * @brief EXTI Configuration structure definition + */ +typedef struct +{ + uint32_t Line; /*!< The Exti line to be configured. This parameter + can be a value of @ref EXTI_Line */ + uint32_t Mode; /*!< The Exit Mode to be configured for a core. + This parameter can be a combination of @ref EXTI_Mode */ + uint32_t Trigger; /*!< The Exti Trigger to be configured. This parameter + can be a value of @ref EXTI_Trigger */ + uint32_t GPIOSel; /*!< The Exti GPIO multiplexer selection to be configured. + This parameter is only possible for line 0 to 15. It + can be a value of @ref EXTI_GPIOSel */ +} EXTI_ConfigTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup EXTI_Exported_Constants EXTI Exported Constants + * @{ + */ + +/** @defgroup EXTI_Line EXTI Line + * @{ + */ +#define EXTI_LINE_0 (EXTI_GPIO | EXTI_REG1 | 0x00u) +#define EXTI_LINE_1 (EXTI_GPIO | EXTI_REG1 | 0x01u) +#define EXTI_LINE_2 (EXTI_GPIO | EXTI_REG1 | 0x02u) +#define EXTI_LINE_3 (EXTI_GPIO | EXTI_REG1 | 0x03u) +#define EXTI_LINE_4 (EXTI_GPIO | EXTI_REG1 | 0x04u) +#define EXTI_LINE_5 (EXTI_GPIO | EXTI_REG1 | 0x05u) +#define EXTI_LINE_6 (EXTI_GPIO | EXTI_REG1 | 0x06u) +#define EXTI_LINE_7 (EXTI_GPIO | EXTI_REG1 | 0x07u) +#define EXTI_LINE_8 (EXTI_GPIO | EXTI_REG1 | 0x08u) +#define EXTI_LINE_9 (EXTI_GPIO | EXTI_REG1 | 0x09u) +#define EXTI_LINE_10 (EXTI_GPIO | EXTI_REG1 | 0x0Au) +#define EXTI_LINE_11 (EXTI_GPIO | EXTI_REG1 | 0x0Bu) +#define EXTI_LINE_12 (EXTI_GPIO | EXTI_REG1 | 0x0Cu) +#define EXTI_LINE_13 (EXTI_GPIO | EXTI_REG1 | 0x0Du) +#define EXTI_LINE_14 (EXTI_GPIO | EXTI_REG1 | 0x0Eu) +#define EXTI_LINE_15 (EXTI_GPIO | EXTI_REG1 | 0x0Fu) +#define EXTI_LINE_16 (EXTI_CONFIG | EXTI_REG1 | 0x10u) +#if defined(COMP1) +#define EXTI_LINE_17 (EXTI_CONFIG | EXTI_REG1 | 0x11u) +#else +#define EXTI_LINE_17 (EXTI_RESERVED | EXTI_REG1 | 0x11u) +#endif /* COMP1 */ +#if defined(COMP2) +#define EXTI_LINE_18 (EXTI_CONFIG | EXTI_REG1 | 0x12u) +#else +#define EXTI_LINE_18 (EXTI_RESERVED | EXTI_REG1 | 0x12u) +#endif /* COMP2 */ +#define EXTI_LINE_19 (EXTI_DIRECT | EXTI_REG1 | 0x13u) +#if defined(COMP3) +#define EXTI_LINE_20 (EXTI_CONFIG | EXTI_REG1 | 0x14u) +#else +#define EXTI_LINE_20 (EXTI_RESERVED | EXTI_REG1 | 0x14u) +#endif /* COMP3 */ +#define EXTI_LINE_21 (EXTI_DIRECT | EXTI_REG1 | 0x15u) +#if defined(RCC_CCIPR_I2C2SEL) +#define EXTI_LINE_22 (EXTI_DIRECT | EXTI_REG1 | 0x16u) +#else +#define EXTI_LINE_22 (EXTI_RESERVED | EXTI_REG1 | 0x16u) +#endif /* RCC_CCIPR_I2C2SEL */ +#define EXTI_LINE_23 (EXTI_DIRECT | EXTI_REG1 | 0x17u) +#if defined(RCC_CCIPR_USART3SEL) +#define EXTI_LINE_24 (EXTI_DIRECT | EXTI_REG1 | 0x18u) +#else +#define EXTI_LINE_24 (EXTI_RESERVED | EXTI_REG1 | 0x18u) +#endif /* RCC_CCIPR_USART3SEL */ +#define EXTI_LINE_25 (EXTI_DIRECT | EXTI_REG1 | 0x19u) +#if defined(RCC_CCIPR_USART2SEL) +#define EXTI_LINE_26 (EXTI_DIRECT | EXTI_REG1 | 0x1Au) +#else +#define EXTI_LINE_26 (EXTI_RESERVED | EXTI_REG1 | 0x1Au) +#endif /* RCC_CCIPR_USART2SEL */ +#if defined(CEC) +#define EXTI_LINE_27 (EXTI_DIRECT | EXTI_REG1 | 0x1Bu) +#else +#define EXTI_LINE_27 (EXTI_RESERVED | EXTI_REG1 | 0x1Bu) +#endif /* CEC */ +#if defined(LPUART1) +#define EXTI_LINE_28 (EXTI_DIRECT | EXTI_REG1 | 0x1Cu) +#else +#define EXTI_LINE_28 (EXTI_RESERVED | EXTI_REG1 | 0x1Cu) +#endif /* LPUART1 */ +#if defined(LPTIM1) +#define EXTI_LINE_29 (EXTI_DIRECT | EXTI_REG1 | 0x1Du) +#else +#define EXTI_LINE_29 (EXTI_RESERVED | EXTI_REG1 | 0x1Du) +#endif /* LPTIM1 */ +#if defined(LPTIM2) +#define EXTI_LINE_30 (EXTI_DIRECT | EXTI_REG1 | 0x1Eu) +#else +#define EXTI_LINE_30 (EXTI_RESERVED | EXTI_REG1 | 0x1Eu) +#endif /* LPTIM2 */ +#define EXTI_LINE_31 (EXTI_DIRECT | EXTI_REG1 | 0x1Fu) +#if defined(UCPD1) +#define EXTI_LINE_32 (EXTI_DIRECT | EXTI_REG2 | 0x00u) +#else +#define EXTI_LINE_32 (EXTI_RESERVED | EXTI_REG2 | 0x00u) +#endif /* UCPD1 */ +#if defined(UCPD2) +#define EXTI_LINE_33 (EXTI_DIRECT | EXTI_REG2 | 0x01u) +#else +#define EXTI_LINE_33 (EXTI_RESERVED | EXTI_REG2 | 0x01u) +#endif /* UCPD2 */ +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) +#define EXTI_LINE_34 (EXTI_CONFIG | EXTI_REG2 | 0x02u) +#else +#define EXTI_LINE_34 (EXTI_RESERVED | EXTI_REG2 | 0x02u) +#endif /* STM32G0C1xx || STM32G0B1xx */ +#if defined(LPUART2) +#define EXTI_LINE_35 (EXTI_DIRECT | EXTI_REG2 | 0x03u) +#else +#define EXTI_LINE_35 (EXTI_RESERVED | EXTI_REG2 | 0x03u) +#endif /* LPUART2 */ +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +#define EXTI_LINE_36 (EXTI_DIRECT | EXTI_REG2 | 0x04u) +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ +/** + * @} + */ + +/** @defgroup EXTI_Mode EXTI Mode + * @{ + */ +#define EXTI_MODE_NONE 0x00000000u +#define EXTI_MODE_INTERRUPT 0x00000001u +#define EXTI_MODE_EVENT 0x00000002u +/** + * @} + */ + +/** @defgroup EXTI_Trigger EXTI Trigger + * @{ + */ +#define EXTI_TRIGGER_NONE 0x00000000u +#define EXTI_TRIGGER_RISING 0x00000001u +#define EXTI_TRIGGER_FALLING 0x00000002u +#define EXTI_TRIGGER_RISING_FALLING (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING) +/** + * @} + */ + +/** @defgroup EXTI_GPIOSel EXTI GPIOSel + * @brief + * @{ + */ +#define EXTI_GPIOA 0x00000000u +#define EXTI_GPIOB 0x00000001u +#define EXTI_GPIOC 0x00000002u +#define EXTI_GPIOD 0x00000003u +#if defined(GPIOE) +#define EXTI_GPIOE 0x00000004u +#endif /* GPIOE */ +#define EXTI_GPIOF 0x00000005u +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup EXTI_Exported_Macros EXTI Exported Macros + * @{ + */ + +/** + * @} + */ + +/* Private constants --------------------------------------------------------*/ +/** @defgroup EXTI_Private_Constants EXTI Private Constants + * @{ + */ +/** + * @brief EXTI Line property definition + */ +#define EXTI_PROPERTY_SHIFT 24u +#define EXTI_DIRECT (0x01uL << EXTI_PROPERTY_SHIFT) +#define EXTI_CONFIG (0x02uL << EXTI_PROPERTY_SHIFT) +#define EXTI_GPIO ((0x04uL << EXTI_PROPERTY_SHIFT) | EXTI_CONFIG) +#define EXTI_RESERVED (0x08uL << EXTI_PROPERTY_SHIFT) +#define EXTI_PROPERTY_MASK (EXTI_DIRECT | EXTI_CONFIG | EXTI_GPIO) + +/** + * @brief EXTI Register and bit usage + */ +#define EXTI_REG_SHIFT 16u +#define EXTI_REG1 (0x00uL << EXTI_REG_SHIFT) +#define EXTI_REG2 (0x01uL << EXTI_REG_SHIFT) +#define EXTI_REG_MASK (EXTI_REG1 | EXTI_REG2) +#define EXTI_PIN_MASK 0x0000001Fu + +/** + * @brief EXTI Mask for interrupt & event mode + */ +#define EXTI_MODE_MASK (EXTI_MODE_EVENT | EXTI_MODE_INTERRUPT) + +/** + * @brief EXTI Mask for trigger possibilities + */ +#define EXTI_TRIGGER_MASK (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING) + +/** + * @brief EXTI Line number + */ +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) +#define EXTI_LINE_NB 37uL +#elif defined(STM32G0B0xx) +#define EXTI_LINE_NB 37uL +#elif defined(STM32G081xx) || defined(STM32G071xx) +#define EXTI_LINE_NB 34uL +#elif defined(STM32G070xx) +#define EXTI_LINE_NB 34uL +#elif defined(STM32G041xx) || defined(STM32G031xx) +#define EXTI_LINE_NB 32uL +#else +#define EXTI_LINE_NB 32uL +#endif /* STM32G0C1xx || STM32G0B1xx */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup EXTI_Private_Macros EXTI Private Macros + * @{ + */ +#define IS_EXTI_LINE(__EXTI_LINE__) ((((__EXTI_LINE__) & ~(EXTI_PROPERTY_MASK | EXTI_REG_MASK | EXTI_PIN_MASK)) == 0x00u) && \ + ((((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_DIRECT) || \ + (((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_CONFIG) || \ + (((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_GPIO)) && \ + (((__EXTI_LINE__) & (EXTI_REG_MASK | EXTI_PIN_MASK)) < \ + (((EXTI_LINE_NB / 32u) << EXTI_REG_SHIFT) | (EXTI_LINE_NB % 32u)))) + +#define IS_EXTI_MODE(__MODE__) ((((__MODE__) & EXTI_MODE_MASK) != 0x00u) && \ + (((__MODE__) & ~EXTI_MODE_MASK) == 0x00u)) + +#define IS_EXTI_TRIGGER(__EXTI_LINE__) (((__EXTI_LINE__) & ~EXTI_TRIGGER_MASK) == 0x00u) + +#define IS_EXTI_PENDING_EDGE(__EXTI_LINE__) (((__EXTI_LINE__) == EXTI_TRIGGER_RISING) || \ + ((__EXTI_LINE__) == EXTI_TRIGGER_FALLING)) + +#define IS_EXTI_CONFIG_LINE(__EXTI_LINE__) (((__EXTI_LINE__) & EXTI_CONFIG) != 0x00u) + +#if defined(GPIOE) +#define IS_EXTI_GPIO_PORT(__PORT__) (((__PORT__) == EXTI_GPIOA) || \ + ((__PORT__) == EXTI_GPIOB) || \ + ((__PORT__) == EXTI_GPIOC) || \ + ((__PORT__) == EXTI_GPIOD) || \ + ((__PORT__) == EXTI_GPIOE) || \ + ((__PORT__) == EXTI_GPIOF)) +#else +#define IS_EXTI_GPIO_PORT(__PORT__) (((__PORT__) == EXTI_GPIOA) || \ + ((__PORT__) == EXTI_GPIOB) || \ + ((__PORT__) == EXTI_GPIOC) || \ + ((__PORT__) == EXTI_GPIOD) || \ + ((__PORT__) == EXTI_GPIOF)) +#endif /* GPIOE */ + +#define IS_EXTI_GPIO_PIN(__PIN__) ((__PIN__) < 16u) + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup EXTI_Exported_Functions EXTI Exported Functions + * @brief EXTI Exported Functions + * @{ + */ + +/** @defgroup EXTI_Exported_Functions_Group1 Configuration functions + * @brief Configuration functions + * @{ + */ +/* Configuration functions ****************************************************/ +HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig); +HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig); +HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti); +HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void)); +HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine); +/** + * @} + */ + +/** @defgroup EXTI_Exported_Functions_Group2 IO operation functions + * @brief IO operation functions + * @{ + */ +/* IO operation functions *****************************************************/ +void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti); +uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge); +void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge); +void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_EXTI_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_fdcan.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_fdcan.h new file mode 100644 index 0000000..afe4b72 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_fdcan.h @@ -0,0 +1,1436 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_fdcan.h + * @author MCD Application Team + * @brief Header file of FDCAN HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_FDCAN_H +#define STM32G0xx_HAL_FDCAN_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +#if defined(FDCAN1) + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup FDCAN + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup FDCAN_Exported_Types FDCAN Exported Types + * @{ + */ + +/** + * @brief HAL State structures definition + */ +typedef enum +{ + HAL_FDCAN_STATE_RESET = 0x00U, /*!< FDCAN not yet initialized or disabled */ + HAL_FDCAN_STATE_READY = 0x01U, /*!< FDCAN initialized and ready for use */ + HAL_FDCAN_STATE_BUSY = 0x02U, /*!< FDCAN process is ongoing */ + HAL_FDCAN_STATE_ERROR = 0x03U /*!< FDCAN error state */ +} HAL_FDCAN_StateTypeDef; + +/** + * @brief FDCAN Init structure definition + */ +typedef struct +{ + uint32_t ClockDivider; /*!< Specifies the FDCAN kernel clock divider. + The clock is common to all FDCAN instances. + This parameter is applied only at initialisation of + first FDCAN instance. + This parameter can be a value of @ref FDCAN_clock_divider. */ + + uint32_t FrameFormat; /*!< Specifies the FDCAN frame format. + This parameter can be a value of @ref FDCAN_frame_format */ + + uint32_t Mode; /*!< Specifies the FDCAN mode. + This parameter can be a value of @ref FDCAN_operating_mode */ + + FunctionalState AutoRetransmission; /*!< Enable or disable the automatic retransmission mode. + This parameter can be set to ENABLE or DISABLE */ + + FunctionalState TransmitPause; /*!< Enable or disable the Transmit Pause feature. + This parameter can be set to ENABLE or DISABLE */ + + FunctionalState ProtocolException; /*!< Enable or disable the Protocol Exception Handling. + This parameter can be set to ENABLE or DISABLE */ + + uint32_t NominalPrescaler; /*!< Specifies the value by which the oscillator frequency is + divided for generating the nominal bit time quanta. + This parameter must be a number between 1 and 512 */ + + uint32_t NominalSyncJumpWidth; /*!< Specifies the maximum number of time quanta the FDCAN + hardware is allowed to lengthen or shorten a bit to perform + resynchronization. + This parameter must be a number between 1 and 128 */ + + uint32_t NominalTimeSeg1; /*!< Specifies the number of time quanta in Bit Segment 1. + This parameter must be a number between 2 and 256 */ + + uint32_t NominalTimeSeg2; /*!< Specifies the number of time quanta in Bit Segment 2. + This parameter must be a number between 2 and 128 */ + + uint32_t DataPrescaler; /*!< Specifies the value by which the oscillator frequency is + divided for generating the data bit time quanta. + This parameter must be a number between 1 and 32 */ + + uint32_t DataSyncJumpWidth; /*!< Specifies the maximum number of time quanta the FDCAN + hardware is allowed to lengthen or shorten a data bit to + perform resynchronization. + This parameter must be a number between 1 and 16 */ + + uint32_t DataTimeSeg1; /*!< Specifies the number of time quanta in Data Bit Segment 1. + This parameter must be a number between 1 and 32 */ + + uint32_t DataTimeSeg2; /*!< Specifies the number of time quanta in Data Bit Segment 2. + This parameter must be a number between 1 and 16 */ + + uint32_t StdFiltersNbr; /*!< Specifies the number of standard Message ID filters. + This parameter must be a number between 0 and 28 */ + + uint32_t ExtFiltersNbr; /*!< Specifies the number of extended Message ID filters. + This parameter must be a number between 0 and 8 */ + + uint32_t TxFifoQueueMode; /*!< Tx FIFO/Queue Mode selection. + This parameter can be a value of @ref FDCAN_txFifoQueue_Mode */ + +} FDCAN_InitTypeDef; + +/** + * @brief FDCAN filter structure definition + */ +typedef struct +{ + uint32_t IdType; /*!< Specifies the identifier type. + This parameter can be a value of @ref FDCAN_id_type */ + + uint32_t FilterIndex; /*!< Specifies the filter which will be initialized. + This parameter must be a number between: + - 0 and (SRAMCAN_FLS_NBR-1), if IdType is FDCAN_STANDARD_ID + - 0 and (SRAMCAN_FLE_NBR-1), if IdType is FDCAN_EXTENDED_ID */ + + uint32_t FilterType; /*!< Specifies the filter type. + This parameter can be a value of @ref FDCAN_filter_type. + The value FDCAN_FILTER_RANGE_NO_EIDM is permitted + only when IdType is FDCAN_EXTENDED_ID. */ + + uint32_t FilterConfig; /*!< Specifies the filter configuration. + This parameter can be a value of @ref FDCAN_filter_config */ + + uint32_t FilterID1; /*!< Specifies the filter identification 1. + This parameter must be a number between: + - 0 and 0x7FF, if IdType is FDCAN_STANDARD_ID + - 0 and 0x1FFFFFFF, if IdType is FDCAN_EXTENDED_ID */ + + uint32_t FilterID2; /*!< Specifies the filter identification 2. + This parameter must be a number between: + - 0 and 0x7FF, if IdType is FDCAN_STANDARD_ID + - 0 and 0x1FFFFFFF, if IdType is FDCAN_EXTENDED_ID */ + +} FDCAN_FilterTypeDef; + +/** + * @brief FDCAN Tx header structure definition + */ +typedef struct +{ + uint32_t Identifier; /*!< Specifies the identifier. + This parameter must be a number between: + - 0 and 0x7FF, if IdType is FDCAN_STANDARD_ID + - 0 and 0x1FFFFFFF, if IdType is FDCAN_EXTENDED_ID */ + + uint32_t IdType; /*!< Specifies the identifier type for the message that will be + transmitted. + This parameter can be a value of @ref FDCAN_id_type */ + + uint32_t TxFrameType; /*!< Specifies the frame type of the message that will be transmitted. + This parameter can be a value of @ref FDCAN_frame_type */ + + uint32_t DataLength; /*!< Specifies the length of the frame that will be transmitted. + This parameter can be a value of @ref FDCAN_data_length_code */ + + uint32_t ErrorStateIndicator; /*!< Specifies the error state indicator. + This parameter can be a value of @ref FDCAN_error_state_indicator */ + + uint32_t BitRateSwitch; /*!< Specifies whether the Tx frame will be transmitted with or without + bit rate switching. + This parameter can be a value of @ref FDCAN_bit_rate_switching */ + + uint32_t FDFormat; /*!< Specifies whether the Tx frame will be transmitted in classic or + FD format. + This parameter can be a value of @ref FDCAN_format */ + + uint32_t TxEventFifoControl; /*!< Specifies the event FIFO control. + This parameter can be a value of @ref FDCAN_EFC */ + + uint32_t MessageMarker; /*!< Specifies the message marker to be copied into Tx Event FIFO + element for identification of Tx message status. + This parameter must be a number between 0 and 0xFF */ + +} FDCAN_TxHeaderTypeDef; + +/** + * @brief FDCAN Rx header structure definition + */ +typedef struct +{ + uint32_t Identifier; /*!< Specifies the identifier. + This parameter must be a number between: + - 0 and 0x7FF, if IdType is FDCAN_STANDARD_ID + - 0 and 0x1FFFFFFF, if IdType is FDCAN_EXTENDED_ID */ + + uint32_t IdType; /*!< Specifies the identifier type of the received message. + This parameter can be a value of @ref FDCAN_id_type */ + + uint32_t RxFrameType; /*!< Specifies the the received message frame type. + This parameter can be a value of @ref FDCAN_frame_type */ + + uint32_t DataLength; /*!< Specifies the received frame length. + This parameter can be a value of @ref FDCAN_data_length_code */ + + uint32_t ErrorStateIndicator; /*!< Specifies the error state indicator. + This parameter can be a value of @ref FDCAN_error_state_indicator */ + + uint32_t BitRateSwitch; /*!< Specifies whether the Rx frame is received with or without bit + rate switching. + This parameter can be a value of @ref FDCAN_bit_rate_switching */ + + uint32_t FDFormat; /*!< Specifies whether the Rx frame is received in classic or FD + format. + This parameter can be a value of @ref FDCAN_format */ + + uint32_t RxTimestamp; /*!< Specifies the timestamp counter value captured on start of frame + reception. + This parameter must be a number between 0 and 0xFFFF */ + + uint32_t FilterIndex; /*!< Specifies the index of matching Rx acceptance filter element. + This parameter must be a number between: + - 0 and (SRAMCAN_FLS_NBR-1), if IdType is FDCAN_STANDARD_ID + - 0 and (SRAMCAN_FLE_NBR-1), if IdType is FDCAN_EXTENDED_ID + When the frame is a Non-Filter matching frame, this parameter + is unused. */ + + uint32_t IsFilterMatchingFrame; /*!< Specifies whether the accepted frame did not match any Rx filter. + Acceptance of non-matching frames may be enabled via + HAL_FDCAN_ConfigGlobalFilter(). + This parameter takes 0 if the frame matched an Rx filter or + 1 if it did not match any Rx filter */ + +} FDCAN_RxHeaderTypeDef; + +/** + * @brief FDCAN Tx event FIFO structure definition + */ +typedef struct +{ + uint32_t Identifier; /*!< Specifies the identifier. + This parameter must be a number between: + - 0 and 0x7FF, if IdType is FDCAN_STANDARD_ID + - 0 and 0x1FFFFFFF, if IdType is FDCAN_EXTENDED_ID */ + + uint32_t IdType; /*!< Specifies the identifier type for the transmitted message. + This parameter can be a value of @ref FDCAN_id_type */ + + uint32_t TxFrameType; /*!< Specifies the frame type of the transmitted message. + This parameter can be a value of @ref FDCAN_frame_type */ + + uint32_t DataLength; /*!< Specifies the length of the transmitted frame. + This parameter can be a value of @ref FDCAN_data_length_code */ + + uint32_t ErrorStateIndicator; /*!< Specifies the error state indicator. + This parameter can be a value of @ref FDCAN_error_state_indicator */ + + uint32_t BitRateSwitch; /*!< Specifies whether the Tx frame is transmitted with or without bit + rate switching. + This parameter can be a value of @ref FDCAN_bit_rate_switching */ + + uint32_t FDFormat; /*!< Specifies whether the Tx frame is transmitted in classic or FD + format. + This parameter can be a value of @ref FDCAN_format */ + + uint32_t TxTimestamp; /*!< Specifies the timestamp counter value captured on start of frame + transmission. + This parameter must be a number between 0 and 0xFFFF */ + + uint32_t MessageMarker; /*!< Specifies the message marker copied into Tx Event FIFO element + for identification of Tx message status. + This parameter must be a number between 0 and 0xFF */ + + uint32_t EventType; /*!< Specifies the event type. + This parameter can be a value of @ref FDCAN_event_type */ + +} FDCAN_TxEventFifoTypeDef; + +/** + * @brief FDCAN High Priority Message Status structure definition + */ +typedef struct +{ + uint32_t FilterList; /*!< Specifies the filter list of the matching filter element. + This parameter can be: + - 0 : Standard Filter List + - 1 : Extended Filter List */ + + uint32_t FilterIndex; /*!< Specifies the index of matching filter element. + This parameter can be a number between: + - 0 and (SRAMCAN_FLS_NBR-1), if FilterList is 0 (Standard) + - 0 and (SRAMCAN_FLE_NBR-1), if FilterList is 1 (Extended) */ + + uint32_t MessageStorage; /*!< Specifies the HP Message Storage. + This parameter can be a value of @ref FDCAN_hp_msg_storage */ + + uint32_t MessageIndex; /*!< Specifies the Index of Rx FIFO element to which the + message was stored. + This parameter is valid only when MessageStorage is: + FDCAN_HP_STORAGE_RXFIFO0 + or + FDCAN_HP_STORAGE_RXFIFO1 */ + +} FDCAN_HpMsgStatusTypeDef; + +/** + * @brief FDCAN Protocol Status structure definition + */ +typedef struct +{ + uint32_t LastErrorCode; /*!< Specifies the type of the last error that occurred on the FDCAN bus. + This parameter can be a value of @ref FDCAN_protocol_error_code */ + + uint32_t DataLastErrorCode; /*!< Specifies the type of the last error that occurred in the data phase + of a CAN FD format frame with its BRS flag set. + This parameter can be a value of @ref FDCAN_protocol_error_code */ + + uint32_t Activity; /*!< Specifies the FDCAN module communication state. + This parameter can be a value of @ref FDCAN_communication_state */ + + uint32_t ErrorPassive; /*!< Specifies the FDCAN module error status. + This parameter can be: + - 0 : The FDCAN is in Error_Active state + - 1 : The FDCAN is in Error_Passive state */ + + uint32_t Warning; /*!< Specifies the FDCAN module warning status. + This parameter can be: + - 0 : error counters (RxErrorCnt and TxErrorCnt) + are below the Error_Warning limit of 96 + - 1 : at least one of error counters has reached the Error_Warning limit of 96 */ + + uint32_t BusOff; /*!< Specifies the FDCAN module Bus_Off status. + This parameter can be: + - 0 : The FDCAN is not in Bus_Off state + - 1 : The FDCAN is in Bus_Off state */ + + uint32_t RxESIflag; /*!< Specifies ESI flag of last received CAN FD message. + This parameter can be: + - 0 : Last received CAN FD message did not have its ESI flag set + - 1 : Last received CAN FD message had its ESI flag set */ + + uint32_t RxBRSflag; /*!< Specifies BRS flag of last received CAN FD message. + This parameter can be: + - 0 : Last received CAN FD message did not have its BRS flag set + - 1 : Last received CAN FD message had its BRS flag set */ + + uint32_t RxFDFflag; /*!< Specifies if CAN FD message (FDF flag set) has been received + since last protocol status.This parameter can be: + - 0 : No CAN FD message received + - 1 : CAN FD message received */ + + uint32_t ProtocolException; /*!< Specifies the FDCAN module Protocol Exception status. + This parameter can be: + - 0 : No protocol exception event occurred since last read access + - 1 : Protocol exception event occurred */ + + uint32_t TDCvalue; /*!< Specifies the Transmitter Delay Compensation Value. + This parameter can be a number between 0 and 127 */ + +} FDCAN_ProtocolStatusTypeDef; + +/** + * @brief FDCAN Error Counters structure definition + */ +typedef struct +{ + uint32_t TxErrorCnt; /*!< Specifies the Transmit Error Counter Value. + This parameter can be a number between 0 and 255 */ + + uint32_t RxErrorCnt; /*!< Specifies the Receive Error Counter Value. + This parameter can be a number between 0 and 127 */ + + uint32_t RxErrorPassive; /*!< Specifies the Receive Error Passive status. + This parameter can be: + - 0 : The Receive Error Counter (RxErrorCnt) is below the error passive level of 128 + - 1 : The Receive Error Counter (RxErrorCnt) + has reached the error passive level of 128 */ + + uint32_t ErrorLogging; /*!< Specifies the Transmit/Receive error logging counter value. + This parameter can be a number between 0 and 255. + This counter is incremented each time when a FDCAN protocol error causes the TxErrorCnt + or the RxErrorCnt to be incremented. The counter stops at 255; the next increment of + TxErrorCnt or RxErrorCnt sets interrupt flag FDCAN_FLAG_ERROR_LOGGING_OVERFLOW */ + +} FDCAN_ErrorCountersTypeDef; + +/** + * @brief FDCAN Message RAM blocks + */ +typedef struct +{ + uint32_t StandardFilterSA; /*!< Specifies the Standard Filter List Start Address. + This parameter must be a 32-bit word address */ + + uint32_t ExtendedFilterSA; /*!< Specifies the Extended Filter List Start Address. + This parameter must be a 32-bit word address */ + + uint32_t RxFIFO0SA; /*!< Specifies the Rx FIFO 0 Start Address. + This parameter must be a 32-bit word address */ + + uint32_t RxFIFO1SA; /*!< Specifies the Rx FIFO 1 Start Address. + This parameter must be a 32-bit word address */ + + uint32_t TxEventFIFOSA; /*!< Specifies the Tx Event FIFO Start Address. + This parameter must be a 32-bit word address */ + + uint32_t TxFIFOQSA; /*!< Specifies the Tx FIFO/Queue Start Address. + This parameter must be a 32-bit word address */ + +} FDCAN_MsgRamAddressTypeDef; + +/** + * @brief FDCAN handle structure definition + */ +#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1 +typedef struct __FDCAN_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */ +{ + FDCAN_GlobalTypeDef *Instance; /*!< Register base address */ + + FDCAN_InitTypeDef Init; /*!< FDCAN required parameters */ + + FDCAN_MsgRamAddressTypeDef msgRam; /*!< FDCAN Message RAM blocks */ + + uint32_t LatestTxFifoQRequest; /*!< FDCAN Tx buffer index + of latest Tx FIFO/Queue request */ + + __IO HAL_FDCAN_StateTypeDef State; /*!< FDCAN communication state */ + + HAL_LockTypeDef Lock; /*!< FDCAN locking object */ + + __IO uint32_t ErrorCode; /*!< FDCAN Error code */ + +#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1 + void (* TxEventFifoCallback)(struct __FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs); /*!< FDCAN Tx Event Fifo callback */ + void (* RxFifo0Callback)(struct __FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs); /*!< FDCAN Rx Fifo 0 callback */ + void (* RxFifo1Callback)(struct __FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs); /*!< FDCAN Rx Fifo 1 callback */ + void (* TxFifoEmptyCallback)(struct __FDCAN_HandleTypeDef *hfdcan); /*!< FDCAN Tx Fifo Empty callback */ + void (* TxBufferCompleteCallback)(struct __FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes); /*!< FDCAN Tx Buffer complete callback */ + void (* TxBufferAbortCallback)(struct __FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes); /*!< FDCAN Tx Buffer abort callback */ + void (* HighPriorityMessageCallback)(struct __FDCAN_HandleTypeDef *hfdcan); /*!< FDCAN High priority message callback */ + void (* TimestampWraparoundCallback)(struct __FDCAN_HandleTypeDef *hfdcan); /*!< FDCAN Timestamp wraparound callback */ + void (* TimeoutOccurredCallback)(struct __FDCAN_HandleTypeDef *hfdcan); /*!< FDCAN Timeout occurred callback */ + void (* ErrorCallback)(struct __FDCAN_HandleTypeDef *hfdcan); /*!< FDCAN Error callback */ + void (* ErrorStatusCallback)(struct __FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs); /*!< FDCAN Error status callback */ + + void (* MspInitCallback)(struct __FDCAN_HandleTypeDef *hfdcan); /*!< FDCAN Msp Init callback */ + void (* MspDeInitCallback)(struct __FDCAN_HandleTypeDef *hfdcan); /*!< FDCAN Msp DeInit callback */ + +#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */ + +} FDCAN_HandleTypeDef; + +#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1 +/** + * @brief HAL FDCAN common Callback ID enumeration definition + */ +typedef enum +{ + HAL_FDCAN_TX_FIFO_EMPTY_CB_ID = 0x00U, /*!< FDCAN Tx Fifo Empty callback ID */ + HAL_FDCAN_HIGH_PRIO_MESSAGE_CB_ID = 0x01U, /*!< FDCAN High priority message callback ID */ + HAL_FDCAN_TIMESTAMP_WRAPAROUND_CB_ID = 0x02U, /*!< FDCAN Timestamp wraparound callback ID */ + HAL_FDCAN_TIMEOUT_OCCURRED_CB_ID = 0x03U, /*!< FDCAN Timeout occurred callback ID */ + HAL_FDCAN_ERROR_CALLBACK_CB_ID = 0x04U, /*!< FDCAN Error callback ID */ + + HAL_FDCAN_MSPINIT_CB_ID = 0x05U, /*!< FDCAN MspInit callback ID */ + HAL_FDCAN_MSPDEINIT_CB_ID = 0x06U, /*!< FDCAN MspDeInit callback ID */ + +} HAL_FDCAN_CallbackIDTypeDef; + +/** + * @brief HAL FDCAN Callback pointer definition + */ +typedef void (*pFDCAN_CallbackTypeDef)(FDCAN_HandleTypeDef *hfdcan); /*!< pointer to a common FDCAN callback function */ +typedef void (*pFDCAN_TxEventFifoCallbackTypeDef)(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs); /*!< pointer to Tx event Fifo FDCAN callback function */ +typedef void (*pFDCAN_RxFifo0CallbackTypeDef)(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs); /*!< pointer to Rx Fifo 0 FDCAN callback function */ +typedef void (*pFDCAN_RxFifo1CallbackTypeDef)(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs); /*!< pointer to Rx Fifo 1 FDCAN callback function */ +typedef void (*pFDCAN_TxBufferCompleteCallbackTypeDef)(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes); /*!< pointer to Tx Buffer complete FDCAN callback function */ +typedef void (*pFDCAN_TxBufferAbortCallbackTypeDef)(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes); /*!< pointer to Tx Buffer abort FDCAN callback function */ +typedef void (*pFDCAN_ErrorStatusCallbackTypeDef)(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs); /*!< pointer to Error Status callback function */ + +#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup FDCAN_Exported_Constants FDCAN Exported Constants + * @{ + */ + +/** @defgroup HAL_FDCAN_Error_Code HAL FDCAN Error Code + * @{ + */ +#define HAL_FDCAN_ERROR_NONE ((uint32_t)0x00000000U) /*!< No error */ +#define HAL_FDCAN_ERROR_TIMEOUT ((uint32_t)0x00000001U) /*!< Timeout error */ +#define HAL_FDCAN_ERROR_NOT_INITIALIZED ((uint32_t)0x00000002U) /*!< Peripheral not initialized */ +#define HAL_FDCAN_ERROR_NOT_READY ((uint32_t)0x00000004U) /*!< Peripheral not ready */ +#define HAL_FDCAN_ERROR_NOT_STARTED ((uint32_t)0x00000008U) /*!< Peripheral not started */ +#define HAL_FDCAN_ERROR_NOT_SUPPORTED ((uint32_t)0x00000010U) /*!< Mode not supported */ +#define HAL_FDCAN_ERROR_PARAM ((uint32_t)0x00000020U) /*!< Parameter error */ +#define HAL_FDCAN_ERROR_PENDING ((uint32_t)0x00000040U) /*!< Pending operation */ +#define HAL_FDCAN_ERROR_RAM_ACCESS ((uint32_t)0x00000080U) /*!< Message RAM Access Failure */ +#define HAL_FDCAN_ERROR_FIFO_EMPTY ((uint32_t)0x00000100U) /*!< Put element in full FIFO */ +#define HAL_FDCAN_ERROR_FIFO_FULL ((uint32_t)0x00000200U) /*!< Get element from empty FIFO */ +#define HAL_FDCAN_ERROR_LOG_OVERFLOW FDCAN_IR_ELO /*!< Overflow of CAN Error Logging Counter */ +#define HAL_FDCAN_ERROR_RAM_WDG FDCAN_IR_WDI /*!< Message RAM Watchdog event occurred */ +#define HAL_FDCAN_ERROR_PROTOCOL_ARBT FDCAN_IR_PEA /*!< Protocol Error in Arbitration Phase (Nominal Bit Time is used) */ +#define HAL_FDCAN_ERROR_PROTOCOL_DATA FDCAN_IR_PED /*!< Protocol Error in Data Phase (Data Bit Time is used) */ +#define HAL_FDCAN_ERROR_RESERVED_AREA FDCAN_IR_ARA /*!< Access to Reserved Address */ + +#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1 +#define HAL_FDCAN_ERROR_INVALID_CALLBACK ((uint32_t)0x00000100U) /*!< Invalid Callback error */ +#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup FDCAN_frame_format FDCAN Frame Format + * @{ + */ +#define FDCAN_FRAME_CLASSIC ((uint32_t)0x00000000U) /*!< Classic mode */ +#define FDCAN_FRAME_FD_NO_BRS ((uint32_t)FDCAN_CCCR_FDOE) /*!< FD mode without BitRate Switching */ +#define FDCAN_FRAME_FD_BRS ((uint32_t)(FDCAN_CCCR_FDOE | FDCAN_CCCR_BRSE)) /*!< FD mode with BitRate Switching */ +/** + * @} + */ + +/** @defgroup FDCAN_operating_mode FDCAN Operating Mode + * @{ + */ +#define FDCAN_MODE_NORMAL ((uint32_t)0x00000000U) /*!< Normal mode */ +#define FDCAN_MODE_RESTRICTED_OPERATION ((uint32_t)0x00000001U) /*!< Restricted Operation mode */ +#define FDCAN_MODE_BUS_MONITORING ((uint32_t)0x00000002U) /*!< Bus Monitoring mode */ +#define FDCAN_MODE_INTERNAL_LOOPBACK ((uint32_t)0x00000003U) /*!< Internal LoopBack mode */ +#define FDCAN_MODE_EXTERNAL_LOOPBACK ((uint32_t)0x00000004U) /*!< External LoopBack mode */ +/** + * @} + */ + +/** @defgroup FDCAN_clock_divider FDCAN Clock Divider + * @{ + */ +#define FDCAN_CLOCK_DIV1 ((uint32_t)0x00000000U) /*!< Divide kernel clock by 1 */ +#define FDCAN_CLOCK_DIV2 ((uint32_t)0x00000001U) /*!< Divide kernel clock by 2 */ +#define FDCAN_CLOCK_DIV4 ((uint32_t)0x00000002U) /*!< Divide kernel clock by 4 */ +#define FDCAN_CLOCK_DIV6 ((uint32_t)0x00000003U) /*!< Divide kernel clock by 6 */ +#define FDCAN_CLOCK_DIV8 ((uint32_t)0x00000004U) /*!< Divide kernel clock by 8 */ +#define FDCAN_CLOCK_DIV10 ((uint32_t)0x00000005U) /*!< Divide kernel clock by 10 */ +#define FDCAN_CLOCK_DIV12 ((uint32_t)0x00000006U) /*!< Divide kernel clock by 12 */ +#define FDCAN_CLOCK_DIV14 ((uint32_t)0x00000007U) /*!< Divide kernel clock by 14 */ +#define FDCAN_CLOCK_DIV16 ((uint32_t)0x00000008U) /*!< Divide kernel clock by 16 */ +#define FDCAN_CLOCK_DIV18 ((uint32_t)0x00000009U) /*!< Divide kernel clock by 18 */ +#define FDCAN_CLOCK_DIV20 ((uint32_t)0x0000000AU) /*!< Divide kernel clock by 20 */ +#define FDCAN_CLOCK_DIV22 ((uint32_t)0x0000000BU) /*!< Divide kernel clock by 22 */ +#define FDCAN_CLOCK_DIV24 ((uint32_t)0x0000000CU) /*!< Divide kernel clock by 24 */ +#define FDCAN_CLOCK_DIV26 ((uint32_t)0x0000000DU) /*!< Divide kernel clock by 26 */ +#define FDCAN_CLOCK_DIV28 ((uint32_t)0x0000000EU) /*!< Divide kernel clock by 28 */ +#define FDCAN_CLOCK_DIV30 ((uint32_t)0x0000000FU) /*!< Divide kernel clock by 30 */ +/** + * @} + */ + +/** @defgroup FDCAN_txFifoQueue_Mode FDCAN Tx FIFO/Queue Mode + * @{ + */ +#define FDCAN_TX_FIFO_OPERATION ((uint32_t)0x00000000U) /*!< FIFO mode */ +#define FDCAN_TX_QUEUE_OPERATION ((uint32_t)FDCAN_TXBC_TFQM) /*!< Queue mode */ +/** + * @} + */ + +/** @defgroup FDCAN_id_type FDCAN ID Type + * @{ + */ +#define FDCAN_STANDARD_ID ((uint32_t)0x00000000U) /*!< Standard ID element */ +#define FDCAN_EXTENDED_ID ((uint32_t)0x40000000U) /*!< Extended ID element */ +/** + * @} + */ + +/** @defgroup FDCAN_frame_type FDCAN Frame Type + * @{ + */ +#define FDCAN_DATA_FRAME ((uint32_t)0x00000000U) /*!< Data frame */ +#define FDCAN_REMOTE_FRAME ((uint32_t)0x20000000U) /*!< Remote frame */ +/** + * @} + */ + +/** @defgroup FDCAN_data_length_code FDCAN Data Length Code + * @{ + */ +#define FDCAN_DLC_BYTES_0 ((uint32_t)0x00000000U) /*!< 0 bytes data field */ +#define FDCAN_DLC_BYTES_1 ((uint32_t)0x00010000U) /*!< 1 bytes data field */ +#define FDCAN_DLC_BYTES_2 ((uint32_t)0x00020000U) /*!< 2 bytes data field */ +#define FDCAN_DLC_BYTES_3 ((uint32_t)0x00030000U) /*!< 3 bytes data field */ +#define FDCAN_DLC_BYTES_4 ((uint32_t)0x00040000U) /*!< 4 bytes data field */ +#define FDCAN_DLC_BYTES_5 ((uint32_t)0x00050000U) /*!< 5 bytes data field */ +#define FDCAN_DLC_BYTES_6 ((uint32_t)0x00060000U) /*!< 6 bytes data field */ +#define FDCAN_DLC_BYTES_7 ((uint32_t)0x00070000U) /*!< 7 bytes data field */ +#define FDCAN_DLC_BYTES_8 ((uint32_t)0x00080000U) /*!< 8 bytes data field */ +#define FDCAN_DLC_BYTES_12 ((uint32_t)0x00090000U) /*!< 12 bytes data field */ +#define FDCAN_DLC_BYTES_16 ((uint32_t)0x000A0000U) /*!< 16 bytes data field */ +#define FDCAN_DLC_BYTES_20 ((uint32_t)0x000B0000U) /*!< 20 bytes data field */ +#define FDCAN_DLC_BYTES_24 ((uint32_t)0x000C0000U) /*!< 24 bytes data field */ +#define FDCAN_DLC_BYTES_32 ((uint32_t)0x000D0000U) /*!< 32 bytes data field */ +#define FDCAN_DLC_BYTES_48 ((uint32_t)0x000E0000U) /*!< 48 bytes data field */ +#define FDCAN_DLC_BYTES_64 ((uint32_t)0x000F0000U) /*!< 64 bytes data field */ +/** + * @} + */ + +/** @defgroup FDCAN_error_state_indicator FDCAN Error State Indicator + * @{ + */ +#define FDCAN_ESI_ACTIVE ((uint32_t)0x00000000U) /*!< Transmitting node is error active */ +#define FDCAN_ESI_PASSIVE ((uint32_t)0x80000000U) /*!< Transmitting node is error passive */ +/** + * @} + */ + +/** @defgroup FDCAN_bit_rate_switching FDCAN Bit Rate Switching + * @{ + */ +#define FDCAN_BRS_OFF ((uint32_t)0x00000000U) /*!< FDCAN frames transmitted/received without bit rate switching */ +#define FDCAN_BRS_ON ((uint32_t)0x00100000U) /*!< FDCAN frames transmitted/received with bit rate switching */ +/** + * @} + */ + +/** @defgroup FDCAN_format FDCAN format + * @{ + */ +#define FDCAN_CLASSIC_CAN ((uint32_t)0x00000000U) /*!< Frame transmitted/received in Classic CAN format */ +#define FDCAN_FD_CAN ((uint32_t)0x00200000U) /*!< Frame transmitted/received in FDCAN format */ +/** + * @} + */ + +/** @defgroup FDCAN_EFC FDCAN Event FIFO control + * @{ + */ +#define FDCAN_NO_TX_EVENTS ((uint32_t)0x00000000U) /*!< Do not store Tx events */ +#define FDCAN_STORE_TX_EVENTS ((uint32_t)0x00800000U) /*!< Store Tx events */ +/** + * @} + */ + +/** @defgroup FDCAN_filter_type FDCAN Filter Type + * @{ + */ +#define FDCAN_FILTER_RANGE ((uint32_t)0x00000000U) /*!< Range filter from FilterID1 to FilterID2 */ +#define FDCAN_FILTER_DUAL ((uint32_t)0x00000001U) /*!< Dual ID filter for FilterID1 or FilterID2 */ +#define FDCAN_FILTER_MASK ((uint32_t)0x00000002U) /*!< Classic filter: FilterID1 = filter, FilterID2 = mask */ +#define FDCAN_FILTER_RANGE_NO_EIDM ((uint32_t)0x00000003U) /*!< Range filter from FilterID1 to FilterID2, EIDM mask not applied */ +/** + * @} + */ + +/** @defgroup FDCAN_filter_config FDCAN Filter Configuration + * @{ + */ +#define FDCAN_FILTER_DISABLE ((uint32_t)0x00000000U) /*!< Disable filter element */ +#define FDCAN_FILTER_TO_RXFIFO0 ((uint32_t)0x00000001U) /*!< Store in Rx FIFO 0 if filter matches */ +#define FDCAN_FILTER_TO_RXFIFO1 ((uint32_t)0x00000002U) /*!< Store in Rx FIFO 1 if filter matches */ +#define FDCAN_FILTER_REJECT ((uint32_t)0x00000003U) /*!< Reject ID if filter matches */ +#define FDCAN_FILTER_HP ((uint32_t)0x00000004U) /*!< Set high priority if filter matches */ +#define FDCAN_FILTER_TO_RXFIFO0_HP ((uint32_t)0x00000005U) /*!< Set high priority and store in FIFO 0 if filter matches */ +#define FDCAN_FILTER_TO_RXFIFO1_HP ((uint32_t)0x00000006U) /*!< Set high priority and store in FIFO 1 if filter matches */ +/** + * @} + */ + +/** @defgroup FDCAN_Tx_location FDCAN Tx Location + * @{ + */ +#define FDCAN_TX_BUFFER0 ((uint32_t)0x00000001U) /*!< Add message to Tx Buffer 0 */ +#define FDCAN_TX_BUFFER1 ((uint32_t)0x00000002U) /*!< Add message to Tx Buffer 1 */ +#define FDCAN_TX_BUFFER2 ((uint32_t)0x00000004U) /*!< Add message to Tx Buffer 2 */ +/** + * @} + */ + +/** @defgroup FDCAN_Rx_location FDCAN Rx Location + * @{ + */ +#define FDCAN_RX_FIFO0 ((uint32_t)0x00000040U) /*!< Get received message from Rx FIFO 0 */ +#define FDCAN_RX_FIFO1 ((uint32_t)0x00000041U) /*!< Get received message from Rx FIFO 1 */ +/** + * @} + */ + +/** @defgroup FDCAN_event_type FDCAN Event Type + * @{ + */ +#define FDCAN_TX_EVENT ((uint32_t)0x00400000U) /*!< Tx event */ +#define FDCAN_TX_IN_SPITE_OF_ABORT ((uint32_t)0x00800000U) /*!< Transmission in spite of cancellation */ +/** + * @} + */ + +/** @defgroup FDCAN_hp_msg_storage FDCAN High Priority Message Storage + * @{ + */ +#define FDCAN_HP_STORAGE_NO_FIFO ((uint32_t)0x00000000U) /*!< No FIFO selected */ +#define FDCAN_HP_STORAGE_MSG_LOST ((uint32_t)0x00000040U) /*!< FIFO message lost */ +#define FDCAN_HP_STORAGE_RXFIFO0 ((uint32_t)0x00000080U) /*!< Message stored in FIFO 0 */ +#define FDCAN_HP_STORAGE_RXFIFO1 ((uint32_t)0x000000C0U) /*!< Message stored in FIFO 1 */ +/** + * @} + */ + +/** @defgroup FDCAN_protocol_error_code FDCAN protocol error code + * @{ + */ +#define FDCAN_PROTOCOL_ERROR_NONE ((uint32_t)0x00000000U) /*!< No error occurred */ +#define FDCAN_PROTOCOL_ERROR_STUFF ((uint32_t)0x00000001U) /*!< Stuff error */ +#define FDCAN_PROTOCOL_ERROR_FORM ((uint32_t)0x00000002U) /*!< Form error */ +#define FDCAN_PROTOCOL_ERROR_ACK ((uint32_t)0x00000003U) /*!< Acknowledge error */ +#define FDCAN_PROTOCOL_ERROR_BIT1 ((uint32_t)0x00000004U) /*!< Bit 1 (recessive) error */ +#define FDCAN_PROTOCOL_ERROR_BIT0 ((uint32_t)0x00000005U) /*!< Bit 0 (dominant) error */ +#define FDCAN_PROTOCOL_ERROR_CRC ((uint32_t)0x00000006U) /*!< CRC check sum error */ +#define FDCAN_PROTOCOL_ERROR_NO_CHANGE ((uint32_t)0x00000007U) /*!< No change since last read */ +/** + * @} + */ + +/** @defgroup FDCAN_communication_state FDCAN communication state + * @{ + */ +#define FDCAN_COM_STATE_SYNC ((uint32_t)0x00000000U) /*!< Node is synchronizing on CAN communication */ +#define FDCAN_COM_STATE_IDLE ((uint32_t)0x00000008U) /*!< Node is neither receiver nor transmitter */ +#define FDCAN_COM_STATE_RX ((uint32_t)0x00000010U) /*!< Node is operating as receiver */ +#define FDCAN_COM_STATE_TX ((uint32_t)0x00000018U) /*!< Node is operating as transmitter */ +/** + * @} + */ + +/** @defgroup FDCAN_Rx_FIFO_operation_mode FDCAN FIFO operation mode + * @{ + */ +#define FDCAN_RX_FIFO_BLOCKING ((uint32_t)0x00000000U) /*!< Rx FIFO blocking mode */ +#define FDCAN_RX_FIFO_OVERWRITE ((uint32_t)0x00000001U) /*!< Rx FIFO overwrite mode */ +/** + * @} + */ + +/** @defgroup FDCAN_Non_Matching_Frames FDCAN non-matching frames + * @{ + */ +#define FDCAN_ACCEPT_IN_RX_FIFO0 ((uint32_t)0x00000000U) /*!< Accept in Rx FIFO 0 */ +#define FDCAN_ACCEPT_IN_RX_FIFO1 ((uint32_t)0x00000001U) /*!< Accept in Rx FIFO 1 */ +#define FDCAN_REJECT ((uint32_t)0x00000002U) /*!< Reject */ +/** + * @} + */ + +/** @defgroup FDCAN_Reject_Remote_Frames FDCAN reject remote frames + * @{ + */ +#define FDCAN_FILTER_REMOTE ((uint32_t)0x00000000U) /*!< Filter remote frames */ +#define FDCAN_REJECT_REMOTE ((uint32_t)0x00000001U) /*!< Reject all remote frames */ +/** + * @} + */ + +/** @defgroup FDCAN_Interrupt_Line FDCAN interrupt line + * @{ + */ +#define FDCAN_INTERRUPT_LINE0 ((uint32_t)0x00000001U) /*!< Interrupt Line 0 */ +#define FDCAN_INTERRUPT_LINE1 ((uint32_t)0x00000002U) /*!< Interrupt Line 1 */ +/** + * @} + */ + +/** @defgroup FDCAN_Timestamp FDCAN timestamp + * @{ + */ +#define FDCAN_TIMESTAMP_INTERNAL ((uint32_t)0x00000001U) /*!< Timestamp counter value incremented according to TCP */ +#define FDCAN_TIMESTAMP_EXTERNAL ((uint32_t)0x00000002U) /*!< External timestamp counter value used */ +/** + * @} + */ + +/** @defgroup FDCAN_Timestamp_Prescaler FDCAN timestamp prescaler + * @{ + */ +#define FDCAN_TIMESTAMP_PRESC_1 ((uint32_t)0x00000000U) /*!< Timestamp counter time unit in equal to CAN bit time */ +#define FDCAN_TIMESTAMP_PRESC_2 ((uint32_t)0x00010000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 2 */ +#define FDCAN_TIMESTAMP_PRESC_3 ((uint32_t)0x00020000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 3 */ +#define FDCAN_TIMESTAMP_PRESC_4 ((uint32_t)0x00030000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 4 */ +#define FDCAN_TIMESTAMP_PRESC_5 ((uint32_t)0x00040000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 5 */ +#define FDCAN_TIMESTAMP_PRESC_6 ((uint32_t)0x00050000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 6 */ +#define FDCAN_TIMESTAMP_PRESC_7 ((uint32_t)0x00060000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 7 */ +#define FDCAN_TIMESTAMP_PRESC_8 ((uint32_t)0x00070000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 8 */ +#define FDCAN_TIMESTAMP_PRESC_9 ((uint32_t)0x00080000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 9 */ +#define FDCAN_TIMESTAMP_PRESC_10 ((uint32_t)0x00090000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 10 */ +#define FDCAN_TIMESTAMP_PRESC_11 ((uint32_t)0x000A0000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 11 */ +#define FDCAN_TIMESTAMP_PRESC_12 ((uint32_t)0x000B0000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 12 */ +#define FDCAN_TIMESTAMP_PRESC_13 ((uint32_t)0x000C0000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 13 */ +#define FDCAN_TIMESTAMP_PRESC_14 ((uint32_t)0x000D0000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 14 */ +#define FDCAN_TIMESTAMP_PRESC_15 ((uint32_t)0x000E0000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 15 */ +#define FDCAN_TIMESTAMP_PRESC_16 ((uint32_t)0x000F0000U) /*!< Timestamp counter time unit in equal to CAN bit time multiplied by 16 */ +/** + * @} + */ + +/** @defgroup FDCAN_Timeout_Operation FDCAN timeout operation + * @{ + */ +#define FDCAN_TIMEOUT_CONTINUOUS ((uint32_t)0x00000000U) /*!< Timeout continuous operation */ +#define FDCAN_TIMEOUT_TX_EVENT_FIFO ((uint32_t)0x00000002U) /*!< Timeout controlled by Tx Event FIFO */ +#define FDCAN_TIMEOUT_RX_FIFO0 ((uint32_t)0x00000004U) /*!< Timeout controlled by Rx FIFO 0 */ +#define FDCAN_TIMEOUT_RX_FIFO1 ((uint32_t)0x00000006U) /*!< Timeout controlled by Rx FIFO 1 */ +/** + * @} + */ + +/** @defgroup Interrupt_Masks Interrupt masks + * @{ + */ +#define FDCAN_IR_MASK ((uint32_t)0x00FFFFFFU) /*!< FDCAN interrupts mask */ +#define FDCAN_ILS_MASK ((uint32_t)0x0000007FU) /*!< FDCAN interrupts group mask */ +/** + * @} + */ + +/** @defgroup FDCAN_flags FDCAN Flags + * @{ + */ +#define FDCAN_FLAG_TX_COMPLETE FDCAN_IR_TC /*!< Transmission Completed */ +#define FDCAN_FLAG_TX_ABORT_COMPLETE FDCAN_IR_TCF /*!< Transmission Cancellation Finished */ +#define FDCAN_FLAG_TX_FIFO_EMPTY FDCAN_IR_TFE /*!< Tx FIFO Empty */ +#define FDCAN_FLAG_RX_HIGH_PRIORITY_MSG FDCAN_IR_HPM /*!< High priority message received */ +#define FDCAN_FLAG_TX_EVT_FIFO_ELT_LOST FDCAN_IR_TEFL /*!< Tx Event FIFO element lost */ +#define FDCAN_FLAG_TX_EVT_FIFO_FULL FDCAN_IR_TEFF /*!< Tx Event FIFO full */ +#define FDCAN_FLAG_TX_EVT_FIFO_NEW_DATA FDCAN_IR_TEFN /*!< Tx Handler wrote Tx Event FIFO element */ +#define FDCAN_FLAG_RX_FIFO0_MESSAGE_LOST FDCAN_IR_RF0L /*!< Rx FIFO 0 message lost */ +#define FDCAN_FLAG_RX_FIFO0_FULL FDCAN_IR_RF0F /*!< Rx FIFO 0 full */ +#define FDCAN_FLAG_RX_FIFO0_NEW_MESSAGE FDCAN_IR_RF0N /*!< New message written to Rx FIFO 0 */ +#define FDCAN_FLAG_RX_FIFO1_MESSAGE_LOST FDCAN_IR_RF1L /*!< Rx FIFO 1 message lost */ +#define FDCAN_FLAG_RX_FIFO1_FULL FDCAN_IR_RF1F /*!< Rx FIFO 1 full */ +#define FDCAN_FLAG_RX_FIFO1_NEW_MESSAGE FDCAN_IR_RF1N /*!< New message written to Rx FIFO 1 */ +#define FDCAN_FLAG_RAM_ACCESS_FAILURE FDCAN_IR_MRAF /*!< Message RAM access failure occurred */ +#define FDCAN_FLAG_ERROR_LOGGING_OVERFLOW FDCAN_IR_ELO /*!< Overflow of FDCAN Error Logging Counter occurred */ +#define FDCAN_FLAG_ERROR_PASSIVE FDCAN_IR_EP /*!< Error_Passive status changed */ +#define FDCAN_FLAG_ERROR_WARNING FDCAN_IR_EW /*!< Error_Warning status changed */ +#define FDCAN_FLAG_BUS_OFF FDCAN_IR_BO /*!< Bus_Off status changed */ +#define FDCAN_FLAG_RAM_WATCHDOG FDCAN_IR_WDI /*!< Message RAM Watchdog event due to missing READY */ +#define FDCAN_FLAG_ARB_PROTOCOL_ERROR FDCAN_IR_PEA /*!< Protocol error in arbitration phase detected */ +#define FDCAN_FLAG_DATA_PROTOCOL_ERROR FDCAN_IR_PED /*!< Protocol error in data phase detected */ +#define FDCAN_FLAG_RESERVED_ADDRESS_ACCESS FDCAN_IR_ARA /*!< Access to reserved address occurred */ +#define FDCAN_FLAG_TIMESTAMP_WRAPAROUND FDCAN_IR_TSW /*!< Timestamp counter wrapped around */ +#define FDCAN_FLAG_TIMEOUT_OCCURRED FDCAN_IR_TOO /*!< Timeout reached */ +/** + * @} + */ + +/** @defgroup FDCAN_Interrupts FDCAN Interrupts + * @{ + */ + +/** @defgroup FDCAN_Tx_Interrupts FDCAN Tx Interrupts + * @{ + */ +#define FDCAN_IT_TX_COMPLETE FDCAN_IE_TCE /*!< Transmission Completed */ +#define FDCAN_IT_TX_ABORT_COMPLETE FDCAN_IE_TCFE /*!< Transmission Cancellation Finished */ +#define FDCAN_IT_TX_FIFO_EMPTY FDCAN_IE_TFEE /*!< Tx FIFO Empty */ +/** + * @} + */ + +/** @defgroup FDCAN_Rx_Interrupts FDCAN Rx Interrupts + * @{ + */ +#define FDCAN_IT_RX_HIGH_PRIORITY_MSG FDCAN_IE_HPME /*!< High priority message received */ +/** + * @} + */ + +/** @defgroup FDCAN_Counter_Interrupts FDCAN Counter Interrupts + * @{ + */ +#define FDCAN_IT_TIMESTAMP_WRAPAROUND FDCAN_IE_TSWE /*!< Timestamp counter wrapped around */ +#define FDCAN_IT_TIMEOUT_OCCURRED FDCAN_IE_TOOE /*!< Timeout reached */ +/** + * @} + */ + +/** @defgroup FDCAN_Tx_Event_Fifo_Interrupts FDCAN Tx Event FIFO Interrupts + * @{ + */ +#define FDCAN_IT_TX_EVT_FIFO_ELT_LOST FDCAN_IE_TEFLE /*!< Tx Event FIFO element lost */ +#define FDCAN_IT_TX_EVT_FIFO_FULL FDCAN_IE_TEFFE /*!< Tx Event FIFO full */ +#define FDCAN_IT_TX_EVT_FIFO_NEW_DATA FDCAN_IE_TEFNE /*!< Tx Handler wrote Tx Event FIFO element */ +/** + * @} + */ + +/** @defgroup FDCAN_Rx_Fifo0_Interrupts FDCAN Rx FIFO 0 Interrupts + * @{ + */ +#define FDCAN_IT_RX_FIFO0_MESSAGE_LOST FDCAN_IE_RF0LE /*!< Rx FIFO 0 message lost */ +#define FDCAN_IT_RX_FIFO0_FULL FDCAN_IE_RF0FE /*!< Rx FIFO 0 full */ +#define FDCAN_IT_RX_FIFO0_NEW_MESSAGE FDCAN_IE_RF0NE /*!< New message written to Rx FIFO 0 */ +/** + * @} + */ + +/** @defgroup FDCAN_Rx_Fifo1_Interrupts FDCAN Rx FIFO 1 Interrupts + * @{ + */ +#define FDCAN_IT_RX_FIFO1_MESSAGE_LOST FDCAN_IE_RF1LE /*!< Rx FIFO 1 message lost */ +#define FDCAN_IT_RX_FIFO1_FULL FDCAN_IE_RF1FE /*!< Rx FIFO 1 full */ +#define FDCAN_IT_RX_FIFO1_NEW_MESSAGE FDCAN_IE_RF1NE /*!< New message written to Rx FIFO 1 */ +/** + * @} + */ + +/** @defgroup FDCAN_Error_Interrupts FDCAN Error Interrupts + * @{ + */ +#define FDCAN_IT_RAM_ACCESS_FAILURE FDCAN_IE_MRAFE /*!< Message RAM access failure occurred */ +#define FDCAN_IT_ERROR_LOGGING_OVERFLOW FDCAN_IE_ELOE /*!< Overflow of FDCAN Error Logging Counter occurred */ +#define FDCAN_IT_RAM_WATCHDOG FDCAN_IE_WDIE /*!< Message RAM Watchdog event due to missing READY */ +#define FDCAN_IT_ARB_PROTOCOL_ERROR FDCAN_IE_PEAE /*!< Protocol error in arbitration phase detected */ +#define FDCAN_IT_DATA_PROTOCOL_ERROR FDCAN_IE_PEDE /*!< Protocol error in data phase detected */ +#define FDCAN_IT_RESERVED_ADDRESS_ACCESS FDCAN_IE_ARAE /*!< Access to reserved address occurred */ +/** + * @} + */ + +/** @defgroup FDCAN_Error_Status_Interrupts FDCAN Error Status Interrupts + * @{ + */ +#define FDCAN_IT_ERROR_PASSIVE FDCAN_IE_EPE /*!< Error_Passive status changed */ +#define FDCAN_IT_ERROR_WARNING FDCAN_IE_EWE /*!< Error_Warning status changed */ +#define FDCAN_IT_BUS_OFF FDCAN_IE_BOE /*!< Bus_Off status changed */ +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup FDCAN_Interrupts_List FDCAN Interrupts List + * @{ + */ +#define FDCAN_IT_LIST_RX_FIFO0 (FDCAN_IT_RX_FIFO0_MESSAGE_LOST | \ + FDCAN_IT_RX_FIFO0_FULL | \ + FDCAN_IT_RX_FIFO0_NEW_MESSAGE) /*!< RX FIFO 0 Interrupts List */ +#define FDCAN_IT_LIST_RX_FIFO1 (FDCAN_IT_RX_FIFO1_MESSAGE_LOST | \ + FDCAN_IT_RX_FIFO1_FULL | \ + FDCAN_IT_RX_FIFO1_NEW_MESSAGE) /*!< RX FIFO 1 Interrupts List */ +#define FDCAN_IT_LIST_SMSG (FDCAN_IT_TX_ABORT_COMPLETE | \ + FDCAN_IT_TX_COMPLETE | \ + FDCAN_IT_RX_HIGH_PRIORITY_MSG) /*!< Status Message Interrupts List */ +#define FDCAN_IT_LIST_TX_FIFO_ERROR (FDCAN_IT_TX_EVT_FIFO_ELT_LOST | \ + FDCAN_IT_TX_EVT_FIFO_FULL | \ + FDCAN_IT_TX_EVT_FIFO_NEW_DATA | \ + FDCAN_IT_TX_FIFO_EMPTY) /*!< TX FIFO Error Interrupts List */ +#define FDCAN_IT_LIST_MISC (FDCAN_IT_TIMEOUT_OCCURRED | \ + FDCAN_IT_RAM_ACCESS_FAILURE | \ + FDCAN_IT_TIMESTAMP_WRAPAROUND) /*!< Misc. Interrupts List */ +#define FDCAN_IT_LIST_BIT_LINE_ERROR (FDCAN_IT_ERROR_PASSIVE | \ + FDCAN_IT_ERROR_LOGGING_OVERFLOW) /*!< Bit and Line Error Interrupts List */ +#define FDCAN_IT_LIST_PROTOCOL_ERROR (FDCAN_IT_RESERVED_ADDRESS_ACCESS | \ + FDCAN_IT_DATA_PROTOCOL_ERROR | \ + FDCAN_IT_ARB_PROTOCOL_ERROR | \ + FDCAN_IT_RAM_WATCHDOG | \ + FDCAN_IT_BUS_OFF | \ + FDCAN_IT_ERROR_WARNING) /*!< Protocol Error Interrupts List */ +/** + * @} + */ + +/** @defgroup FDCAN_Interrupts_Group FDCAN Interrupts Group + * @{ + */ +#define FDCAN_IT_GROUP_RX_FIFO0 FDCAN_ILS_RXFIFO0 /*!< RX FIFO 0 Interrupts Group: + RF0LL: Rx FIFO 0 Message Lost + RF0FL: Rx FIFO 0 is Full + RF0NL: Rx FIFO 0 Has New Message */ +#define FDCAN_IT_GROUP_RX_FIFO1 FDCAN_ILS_RXFIFO1 /*!< RX FIFO 1 Interrupts Group: + RF1LL: Rx FIFO 1 Message Lost + RF1FL: Rx FIFO 1 is Full + RF1NL: Rx FIFO 1 Has New Message */ +#define FDCAN_IT_GROUP_SMSG FDCAN_ILS_SMSG /*!< Status Message Interrupts Group: + TCFL: Transmission Cancellation Finished + TCL: Transmission Completed + HPML: High Priority Message */ +#define FDCAN_IT_GROUP_TX_FIFO_ERROR FDCAN_ILS_TFERR /*!< TX FIFO Error Interrupts Group: + TEFLL: Tx Event FIFO Element Lost + TEFFL: Tx Event FIFO Full + TEFNL: Tx Event FIFO New Entry + TFEL: Tx FIFO Empty Interrupt Line */ +#define FDCAN_IT_GROUP_MISC FDCAN_ILS_MISC /*!< Misc. Interrupts Group: + TOOL: Timeout Occurred + MRAFL: Message RAM Access Failure + TSWL: Timestamp Wraparound */ +#define FDCAN_IT_GROUP_BIT_LINE_ERROR FDCAN_ILS_BERR /*!< Bit and Line Error Interrupts Group: + EPL: Error Passive + ELOL: Error Logging Overflow */ +#define FDCAN_IT_GROUP_PROTOCOL_ERROR FDCAN_ILS_PERR /*!< Protocol Error Group: + ARAL: Access to Reserved Address Line + PEDL: Protocol Error in Data Phase Line + PEAL: Protocol Error in Arbitration Phase Line + WDIL: Watchdog Interrupt Line + BOL: Bus_Off Status + EWL: Warning Status */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup FDCAN_Exported_Macros FDCAN Exported Macros + * @{ + */ + +/** @brief Reset FDCAN handle state. + * @param __HANDLE__ FDCAN handle. + * @retval None + */ +#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1 +#define __HAL_FDCAN_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_FDCAN_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_FDCAN_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_FDCAN_STATE_RESET) +#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */ + +/** + * @brief Enable the specified FDCAN interrupts. + * @param __HANDLE__ FDCAN handle. + * @param __INTERRUPT__ FDCAN interrupt. + * This parameter can be any combination of @arg FDCAN_Interrupts + * @retval None + */ +#define __HAL_FDCAN_ENABLE_IT(__HANDLE__, __INTERRUPT__) \ + (__HANDLE__)->Instance->IE |= (__INTERRUPT__) + +/** + * @brief Disable the specified FDCAN interrupts. + * @param __HANDLE__ FDCAN handle. + * @param __INTERRUPT__ FDCAN interrupt. + * This parameter can be any combination of @arg FDCAN_Interrupts + * @retval None + */ +#define __HAL_FDCAN_DISABLE_IT(__HANDLE__, __INTERRUPT__) \ + ((__HANDLE__)->Instance->IE) &= ~(__INTERRUPT__) + +/** + * @brief Check whether the specified FDCAN interrupt is set or not. + * @param __HANDLE__ FDCAN handle. + * @param __INTERRUPT__ FDCAN interrupt. + * This parameter can be one of @arg FDCAN_Interrupts + * @retval ITStatus + */ +#define __HAL_FDCAN_GET_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IR & (__INTERRUPT__)) + +/** + * @brief Clear the specified FDCAN interrupts. + * @param __HANDLE__ FDCAN handle. + * @param __INTERRUPT__ specifies the interrupts to clear. + * This parameter can be any combination of @arg FDCAN_Interrupts + * @retval None + */ +#define __HAL_FDCAN_CLEAR_IT(__HANDLE__, __INTERRUPT__) \ + ((__HANDLE__)->Instance->IR) = (__INTERRUPT__) + +/** + * @brief Check whether the specified FDCAN flag is set or not. + * @param __HANDLE__ FDCAN handle. + * @param __FLAG__ FDCAN flag. + * This parameter can be one of @arg FDCAN_flags + * @retval FlagStatus + */ +#define __HAL_FDCAN_GET_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->IR & (__FLAG__)) + +/** + * @brief Clear the specified FDCAN flags. + * @param __HANDLE__ FDCAN handle. + * @param __FLAG__ specifies the flags to clear. + * This parameter can be any combination of @arg FDCAN_flags + * @retval None + */ +#define __HAL_FDCAN_CLEAR_FLAG(__HANDLE__, __FLAG__) \ + ((__HANDLE__)->Instance->IR) = (__FLAG__) + +/** @brief Check if the specified FDCAN interrupt source is enabled or disabled. + * @param __HANDLE__ FDCAN handle. + * @param __INTERRUPT__ specifies the FDCAN interrupt source to check. + * This parameter can be a value of @arg FDCAN_Interrupts + * @retval ITStatus + */ +#define __HAL_FDCAN_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IE & (__INTERRUPT__)) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup FDCAN_Exported_Functions + * @{ + */ + +/** @addtogroup FDCAN_Exported_Functions_Group1 + * @{ + */ +/* Initialization and de-initialization functions *****************************/ +HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_DeInit(FDCAN_HandleTypeDef *hfdcan); +void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef *hfdcan); +void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_EnterPowerDownMode(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_ExitPowerDownMode(FDCAN_HandleTypeDef *hfdcan); + +#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1 +/* Callbacks Register/UnRegister functions ***********************************/ +HAL_StatusTypeDef HAL_FDCAN_RegisterCallback(FDCAN_HandleTypeDef *hfdcan, HAL_FDCAN_CallbackIDTypeDef CallbackID, + pFDCAN_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_FDCAN_UnRegisterCallback(FDCAN_HandleTypeDef *hfdcan, HAL_FDCAN_CallbackIDTypeDef CallbackID); +HAL_StatusTypeDef HAL_FDCAN_RegisterTxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, + pFDCAN_TxEventFifoCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_FDCAN_UnRegisterTxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_RegisterRxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, + pFDCAN_RxFifo0CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_FDCAN_UnRegisterRxFifo0Callback(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_RegisterRxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, + pFDCAN_RxFifo1CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_FDCAN_UnRegisterRxFifo1Callback(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_RegisterTxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, + pFDCAN_TxBufferCompleteCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_FDCAN_UnRegisterTxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_RegisterTxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, + pFDCAN_TxBufferAbortCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_FDCAN_UnRegisterTxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_RegisterErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, + pFDCAN_ErrorStatusCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_FDCAN_UnRegisterErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan); +#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @addtogroup FDCAN_Exported_Functions_Group2 + * @{ + */ +/* Configuration functions ****************************************************/ +HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig); +HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan, uint32_t NonMatchingStd, + uint32_t NonMatchingExt, uint32_t RejectRemoteStd, + uint32_t RejectRemoteExt); +HAL_StatusTypeDef HAL_FDCAN_ConfigExtendedIdMask(FDCAN_HandleTypeDef *hfdcan, uint32_t Mask); +HAL_StatusTypeDef HAL_FDCAN_ConfigRxFifoOverwrite(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo, uint32_t OperationMode); +HAL_StatusTypeDef HAL_FDCAN_ConfigRamWatchdog(FDCAN_HandleTypeDef *hfdcan, uint32_t CounterStartValue); +HAL_StatusTypeDef HAL_FDCAN_ConfigTimestampCounter(FDCAN_HandleTypeDef *hfdcan, uint32_t TimestampPrescaler); +HAL_StatusTypeDef HAL_FDCAN_EnableTimestampCounter(FDCAN_HandleTypeDef *hfdcan, uint32_t TimestampOperation); +HAL_StatusTypeDef HAL_FDCAN_DisableTimestampCounter(FDCAN_HandleTypeDef *hfdcan); +uint16_t HAL_FDCAN_GetTimestampCounter(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_ResetTimestampCounter(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_ConfigTimeoutCounter(FDCAN_HandleTypeDef *hfdcan, uint32_t TimeoutOperation, + uint32_t TimeoutPeriod); +HAL_StatusTypeDef HAL_FDCAN_EnableTimeoutCounter(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_DisableTimeoutCounter(FDCAN_HandleTypeDef *hfdcan); +uint16_t HAL_FDCAN_GetTimeoutCounter(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_ResetTimeoutCounter(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_ConfigTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan, uint32_t TdcOffset, + uint32_t TdcFilter); +HAL_StatusTypeDef HAL_FDCAN_EnableTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_DisableTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_EnableISOMode(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_DisableISOMode(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_EnableEdgeFiltering(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_DisableEdgeFiltering(FDCAN_HandleTypeDef *hfdcan); +/** + * @} + */ + +/** @addtogroup FDCAN_Exported_Functions_Group3 + * @{ + */ +/* Control functions **********************************************************/ +HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_Stop(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, + uint8_t *pTxData); +uint32_t HAL_FDCAN_GetLatestTxFifoQRequestBuffer(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_AbortTxRequest(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndex); +HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation, + FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData); +HAL_StatusTypeDef HAL_FDCAN_GetTxEvent(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxEventFifoTypeDef *pTxEvent); +HAL_StatusTypeDef HAL_FDCAN_GetHighPriorityMessageStatus(FDCAN_HandleTypeDef *hfdcan, + FDCAN_HpMsgStatusTypeDef *HpMsgStatus); +HAL_StatusTypeDef HAL_FDCAN_GetProtocolStatus(FDCAN_HandleTypeDef *hfdcan, FDCAN_ProtocolStatusTypeDef *ProtocolStatus); +HAL_StatusTypeDef HAL_FDCAN_GetErrorCounters(FDCAN_HandleTypeDef *hfdcan, FDCAN_ErrorCountersTypeDef *ErrorCounters); +uint32_t HAL_FDCAN_IsTxBufferMessagePending(FDCAN_HandleTypeDef *hfdcan, uint32_t TxBufferIndex); +uint32_t HAL_FDCAN_GetRxFifoFillLevel(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo); +uint32_t HAL_FDCAN_GetTxFifoFreeLevel(FDCAN_HandleTypeDef *hfdcan); +uint32_t HAL_FDCAN_IsRestrictedOperationMode(FDCAN_HandleTypeDef *hfdcan); +HAL_StatusTypeDef HAL_FDCAN_ExitRestrictedOperationMode(FDCAN_HandleTypeDef *hfdcan); +/** + * @} + */ + +/** @addtogroup FDCAN_Exported_Functions_Group4 + * @{ + */ +/* Interrupts management ******************************************************/ +HAL_StatusTypeDef HAL_FDCAN_ConfigInterruptLines(FDCAN_HandleTypeDef *hfdcan, uint32_t ITList, uint32_t InterruptLine); +HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, + uint32_t BufferIndexes); +HAL_StatusTypeDef HAL_FDCAN_DeactivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t InactiveITs); +void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan); +/** + * @} + */ + +/** @addtogroup FDCAN_Exported_Functions_Group5 + * @{ + */ +/* Callback functions *********************************************************/ +void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs); +void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs); +void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs); +void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan); +void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes); +void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes); +void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan); +void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan); +void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan); +void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan); +void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs); +/** + * @} + */ + +/** @addtogroup FDCAN_Exported_Functions_Group6 + * @{ + */ +/* Peripheral State functions *************************************************/ +uint32_t HAL_FDCAN_GetError(FDCAN_HandleTypeDef *hfdcan); +HAL_FDCAN_StateTypeDef HAL_FDCAN_GetState(FDCAN_HandleTypeDef *hfdcan); +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** @defgroup FDCAN_Private_Variables FDCAN Private Variables + * @{ + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup FDCAN_Private_Constants FDCAN Private Constants + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup FDCAN_Private_Macros FDCAN Private Macros + * @{ + */ +#define IS_FDCAN_FRAME_FORMAT(FORMAT) (((FORMAT) == FDCAN_FRAME_CLASSIC ) || \ + ((FORMAT) == FDCAN_FRAME_FD_NO_BRS) || \ + ((FORMAT) == FDCAN_FRAME_FD_BRS )) +#define IS_FDCAN_MODE(MODE) (((MODE) == FDCAN_MODE_NORMAL ) || \ + ((MODE) == FDCAN_MODE_RESTRICTED_OPERATION) || \ + ((MODE) == FDCAN_MODE_BUS_MONITORING ) || \ + ((MODE) == FDCAN_MODE_INTERNAL_LOOPBACK ) || \ + ((MODE) == FDCAN_MODE_EXTERNAL_LOOPBACK )) +#define IS_FDCAN_CKDIV(CKDIV) (((CKDIV) == FDCAN_CLOCK_DIV1 ) || \ + ((CKDIV) == FDCAN_CLOCK_DIV2 ) || \ + ((CKDIV) == FDCAN_CLOCK_DIV4 ) || \ + ((CKDIV) == FDCAN_CLOCK_DIV6 ) || \ + ((CKDIV) == FDCAN_CLOCK_DIV8 ) || \ + ((CKDIV) == FDCAN_CLOCK_DIV10) || \ + ((CKDIV) == FDCAN_CLOCK_DIV12) || \ + ((CKDIV) == FDCAN_CLOCK_DIV14) || \ + ((CKDIV) == FDCAN_CLOCK_DIV16) || \ + ((CKDIV) == FDCAN_CLOCK_DIV18) || \ + ((CKDIV) == FDCAN_CLOCK_DIV20) || \ + ((CKDIV) == FDCAN_CLOCK_DIV22) || \ + ((CKDIV) == FDCAN_CLOCK_DIV24) || \ + ((CKDIV) == FDCAN_CLOCK_DIV26) || \ + ((CKDIV) == FDCAN_CLOCK_DIV28) || \ + ((CKDIV) == FDCAN_CLOCK_DIV30)) +#define IS_FDCAN_NOMINAL_PRESCALER(PRESCALER) (((PRESCALER) >= 1U) && ((PRESCALER) <= 512U)) +#define IS_FDCAN_NOMINAL_SJW(SJW) (((SJW) >= 1U) && ((SJW) <= 128U)) +#define IS_FDCAN_NOMINAL_TSEG1(TSEG1) (((TSEG1) >= 1U) && ((TSEG1) <= 256U)) +#define IS_FDCAN_NOMINAL_TSEG2(TSEG2) (((TSEG2) >= 1U) && ((TSEG2) <= 128U)) +#define IS_FDCAN_DATA_PRESCALER(PRESCALER) (((PRESCALER) >= 1U) && ((PRESCALER) <= 32U)) +#define IS_FDCAN_DATA_SJW(SJW) (((SJW) >= 1U) && ((SJW) <= 16U)) +#define IS_FDCAN_DATA_TSEG1(TSEG1) (((TSEG1) >= 1U) && ((TSEG1) <= 32U)) +#define IS_FDCAN_DATA_TSEG2(TSEG2) (((TSEG2) >= 1U) && ((TSEG2) <= 16U)) +#define IS_FDCAN_MAX_VALUE(VALUE, _MAX_) ((VALUE) <= (_MAX_)) +#define IS_FDCAN_MIN_VALUE(VALUE, _MIN_) ((VALUE) >= (_MIN_)) +#define IS_FDCAN_TX_FIFO_QUEUE_MODE(MODE) (((MODE) == FDCAN_TX_FIFO_OPERATION ) || \ + ((MODE) == FDCAN_TX_QUEUE_OPERATION)) +#define IS_FDCAN_ID_TYPE(ID_TYPE) (((ID_TYPE) == FDCAN_STANDARD_ID) || \ + ((ID_TYPE) == FDCAN_EXTENDED_ID)) +#define IS_FDCAN_FILTER_CFG(CONFIG) (((CONFIG) == FDCAN_FILTER_DISABLE ) || \ + ((CONFIG) == FDCAN_FILTER_TO_RXFIFO0 ) || \ + ((CONFIG) == FDCAN_FILTER_TO_RXFIFO1 ) || \ + ((CONFIG) == FDCAN_FILTER_REJECT ) || \ + ((CONFIG) == FDCAN_FILTER_HP ) || \ + ((CONFIG) == FDCAN_FILTER_TO_RXFIFO0_HP) || \ + ((CONFIG) == FDCAN_FILTER_TO_RXFIFO1_HP)) +#define IS_FDCAN_TX_LOCATION(LOCATION) (((LOCATION) == FDCAN_TX_BUFFER0 ) || ((LOCATION) == FDCAN_TX_BUFFER1 ) || \ + ((LOCATION) == FDCAN_TX_BUFFER2 )) +#define IS_FDCAN_TX_LOCATION_LIST(LOCATION) (((LOCATION) >= FDCAN_TX_BUFFER0) && \ + ((LOCATION) <= (FDCAN_TX_BUFFER0 | FDCAN_TX_BUFFER1 | FDCAN_TX_BUFFER2))) +#define IS_FDCAN_RX_FIFO(FIFO) (((FIFO) == FDCAN_RX_FIFO0) || \ + ((FIFO) == FDCAN_RX_FIFO1)) +#define IS_FDCAN_RX_FIFO_MODE(MODE) (((MODE) == FDCAN_RX_FIFO_BLOCKING ) || \ + ((MODE) == FDCAN_RX_FIFO_OVERWRITE)) +#define IS_FDCAN_STD_FILTER_TYPE(TYPE) (((TYPE) == FDCAN_FILTER_RANGE) || \ + ((TYPE) == FDCAN_FILTER_DUAL ) || \ + ((TYPE) == FDCAN_FILTER_MASK )) +#define IS_FDCAN_EXT_FILTER_TYPE(TYPE) (((TYPE) == FDCAN_FILTER_RANGE ) || \ + ((TYPE) == FDCAN_FILTER_DUAL ) || \ + ((TYPE) == FDCAN_FILTER_MASK ) || \ + ((TYPE) == FDCAN_FILTER_RANGE_NO_EIDM)) +#define IS_FDCAN_FRAME_TYPE(TYPE) (((TYPE) == FDCAN_DATA_FRAME ) || \ + ((TYPE) == FDCAN_REMOTE_FRAME)) +#define IS_FDCAN_DLC(DLC) (((DLC) == FDCAN_DLC_BYTES_0 ) || \ + ((DLC) == FDCAN_DLC_BYTES_1 ) || \ + ((DLC) == FDCAN_DLC_BYTES_2 ) || \ + ((DLC) == FDCAN_DLC_BYTES_3 ) || \ + ((DLC) == FDCAN_DLC_BYTES_4 ) || \ + ((DLC) == FDCAN_DLC_BYTES_5 ) || \ + ((DLC) == FDCAN_DLC_BYTES_6 ) || \ + ((DLC) == FDCAN_DLC_BYTES_7 ) || \ + ((DLC) == FDCAN_DLC_BYTES_8 ) || \ + ((DLC) == FDCAN_DLC_BYTES_12) || \ + ((DLC) == FDCAN_DLC_BYTES_16) || \ + ((DLC) == FDCAN_DLC_BYTES_20) || \ + ((DLC) == FDCAN_DLC_BYTES_24) || \ + ((DLC) == FDCAN_DLC_BYTES_32) || \ + ((DLC) == FDCAN_DLC_BYTES_48) || \ + ((DLC) == FDCAN_DLC_BYTES_64)) +#define IS_FDCAN_ESI(ESI) (((ESI) == FDCAN_ESI_ACTIVE ) || \ + ((ESI) == FDCAN_ESI_PASSIVE)) +#define IS_FDCAN_BRS(BRS) (((BRS) == FDCAN_BRS_OFF) || \ + ((BRS) == FDCAN_BRS_ON )) +#define IS_FDCAN_FDF(FDF) (((FDF) == FDCAN_CLASSIC_CAN) || \ + ((FDF) == FDCAN_FD_CAN )) +#define IS_FDCAN_EFC(EFC) (((EFC) == FDCAN_NO_TX_EVENTS ) || \ + ((EFC) == FDCAN_STORE_TX_EVENTS)) +#define IS_FDCAN_IT(IT) (((IT) & ~(FDCAN_IR_MASK)) == 0U) +#define IS_FDCAN_IT_GROUP(IT_GROUP) (((IT_GROUP) & ~(FDCAN_ILS_MASK)) == 0U) +#define IS_FDCAN_NON_MATCHING(DESTINATION) (((DESTINATION) == FDCAN_ACCEPT_IN_RX_FIFO0) || \ + ((DESTINATION) == FDCAN_ACCEPT_IN_RX_FIFO1) || \ + ((DESTINATION) == FDCAN_REJECT )) +#define IS_FDCAN_REJECT_REMOTE(DESTINATION) (((DESTINATION) == FDCAN_FILTER_REMOTE) || \ + ((DESTINATION) == FDCAN_REJECT_REMOTE)) +#define IS_FDCAN_IT_LINE(IT_LINE) (((IT_LINE) == FDCAN_INTERRUPT_LINE0) || \ + ((IT_LINE) == FDCAN_INTERRUPT_LINE1)) +#define IS_FDCAN_TIMESTAMP(OPERATION) (((OPERATION) == FDCAN_TIMESTAMP_INTERNAL) || \ + ((OPERATION) == FDCAN_TIMESTAMP_EXTERNAL)) +#define IS_FDCAN_TIMESTAMP_PRESCALER(PRESCALER) (((PRESCALER) == FDCAN_TIMESTAMP_PRESC_1 ) || \ + ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_2 ) || \ + ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_3 ) || \ + ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_4 ) || \ + ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_5 ) || \ + ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_6 ) || \ + ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_7 ) || \ + ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_8 ) || \ + ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_9 ) || \ + ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_10) || \ + ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_11) || \ + ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_12) || \ + ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_13) || \ + ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_14) || \ + ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_15) || \ + ((PRESCALER) == FDCAN_TIMESTAMP_PRESC_16)) +#define IS_FDCAN_TIMEOUT(OPERATION) (((OPERATION) == FDCAN_TIMEOUT_CONTINUOUS ) || \ + ((OPERATION) == FDCAN_TIMEOUT_TX_EVENT_FIFO) || \ + ((OPERATION) == FDCAN_TIMEOUT_RX_FIFO0 ) || \ + ((OPERATION) == FDCAN_TIMEOUT_RX_FIFO1 )) + +#define FDCAN_CHECK_IT_SOURCE(__IE__, __IT__) ((((__IE__) & (__IT__)) == (__IT__)) ? SET : RESET) + +#define FDCAN_CHECK_FLAG(__IR__, __FLAG__) ((((__IR__) & (__FLAG__)) == (__FLAG__)) ? SET : RESET) +/** + * @} + */ + +/* Private functions prototypes ----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ +#endif /* FDCAN1 */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_FDCAN_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_flash.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_flash.h new file mode 100644 index 0000000..753e6b9 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_flash.h @@ -0,0 +1,1033 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_flash.h + * @author MCD Application Team + * @brief Header file of FLASH HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_FLASH_H +#define STM32G0xx_HAL_FLASH_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup FLASH + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup FLASH_Exported_Types FLASH Exported Types + * @{ + */ + +/** + * @brief FLASH Erase structure definition + */ +typedef struct +{ + uint32_t TypeErase; /*!< Mass erase or page erase. + This parameter can be a value of @ref FLASH_Type_Erase */ + uint32_t Banks; /*!< Select bank to erase. + This parameter must be a value of @ref FLASH_Banks + (FLASH_BANK_BOTH should be used only for mass erase) */ + uint32_t Page; /*!< Initial Flash page to erase when page erase is enabled + This parameter must be a value between 0 and (FLASH_PAGE_NB - 1) */ + uint32_t NbPages; /*!< Number of pages to be erased. + This parameter must be a value between 1 and (FLASH_PAGE_NB - value of initial page)*/ +} FLASH_EraseInitTypeDef; + +/** + * @brief FLASH Option Bytes Program structure definition + */ +typedef struct +{ + uint32_t OptionType; /*!< Option byte to be configured. + This parameter can be a combination of the values of @ref FLASH_OB_Type */ + uint32_t WRPArea; /*!< Write protection area to be programmed (used for OPTIONBYTE_WRP). + Only one WRP area could be programmed at the same time. + This parameter can be value of @ref FLASH_OB_WRP_Area */ + uint32_t WRPStartOffset; /*!< Write protection start offset (used for OPTIONBYTE_WRP). + This parameter must be a value between 0 and [FLASH_PAGE_NB - 1]*/ + uint32_t WRPEndOffset; /*!< Write protection end offset (used for OPTIONBYTE_WRP). + This parameter must be a value between WRPStartOffset and [FLASH_PAGE_NB - 1] */ + uint32_t RDPLevel; /*!< Set the read protection level (used for OPTIONBYTE_RDP). + This parameter can be a value of @ref FLASH_OB_Read_Protection */ + uint32_t USERType; /*!< User option byte(s) to be configured (used for OPTIONBYTE_USER). + This parameter can be a combination of @ref FLASH_OB_USER_Type */ + uint32_t USERConfig; /*!< Value of the user option byte (used for OPTIONBYTE_USER). + This parameter can be a combination of + @ref FLASH_OB_USER_BOR_ENABLE(*), + @ref FLASH_OB_USER_BOR_LEVEL(*), + @ref FLASH_OB_USER_RESET_CONFIG(*), + @ref FLASH_OB_USER_nRST_STOP, + @ref FLASH_OB_USER_nRST_STANDBY, + @ref FLASH_OB_USER_nRST_SHUTDOWN(*), + @ref FLASH_OB_USER_IWDG_SW, + @ref FLASH_OB_USER_IWDG_STOP, + @ref FLASH_OB_USER_IWDG_STANDBY, + @ref FLASH_OB_USER_WWDG_SW, + @ref FLASH_OB_USER_SRAM_PARITY, + @ref FLASH_OB_USER_BANK_SWAP(*), + @ref FLASH_OB_USER_DUAL_BANK(*), + @ref FLASH_OB_USER_nBOOT_SEL, + @ref FLASH_OB_USER_nBOOT1, + @ref FLASH_OB_USER_nBOOT0, + @ref FLASH_OB_USER_INPUT_RESET_HOLDER(*) + @note (*) availability depends on devices */ +#if defined(FLASH_PCROP_SUPPORT) + uint32_t PCROPConfig; /*!< Configuration of the PCROP (used for OPTIONBYTE_PCROP). + This parameter must be a combination of @ref FLASH_OB_PCROP_ZONE + and @ref FLASH_OB_PCROP_RDP. Note that once set, Pcrop erase on RDP level 1 regression + (PCROP_RDP bit) can not be reset. It will be reset by mass erase */ + uint32_t PCROP1AStartAddr; /*!< PCROP Start address (used for OPTIONBYTE_PCROP). It represents first address of start block + to protect. Make sure this parameter is multiple of PCROP granularity: 512 Bytes.*/ + uint32_t PCROP1AEndAddr; /*!< PCROP End address (used for OPTIONBYTE_PCROP). It represents first address of end block + to protect. Make sure this parameter is multiple of PCROP granularity: 512 Bytes.*/ + uint32_t PCROP1BStartAddr; /*!< PCROP Start address (used for OPTIONBYTE_PCROP). It represents first address of start block + to protect. Make sure this parameter is multiple of PCROP granularity: 512 Bytes.*/ + uint32_t PCROP1BEndAddr; /*!< PCROP End address (used for OPTIONBYTE_PCROP). It represents first address of end block + to protect. Make sure this parameter is multiple of PCROP granularity: 512 Bytes.*/ +#if defined(FLASH_DBANK_SUPPORT) + uint32_t PCROP2AStartAddr; /*!< PCROP Start address (used for OPTIONBYTE_PCROP). It represents first address of start block + to protect. Make sure this parameter is multiple of PCROP granularity: 512 Bytes.*/ + uint32_t PCROP2AEndAddr; /*!< PCROP End address (used for OPTIONBYTE_PCROP). It represents first address of end block + to protect. Make sure this parameter is multiple of PCROP granularity: 512 Bytes.*/ + uint32_t PCROP2BStartAddr; /*!< PCROP Start address (used for OPTIONBYTE_PCROP). It represents first address of start block + to protect. Make sure this parameter is multiple of PCROP granularity: 512 Bytes.*/ + uint32_t PCROP2BEndAddr; /*!< PCROP End address (used for OPTIONBYTE_PCROP). It represents first address of end block + to protect. Make sure this parameter is multiple of PCROP granularity: 512 Bytes.*/ +#endif /* FLASH_DBANK_SUPPORT */ +#endif /* FLASH_PCROP_SUPPORT */ +#if defined(FLASH_SECURABLE_MEMORY_SUPPORT) + uint32_t BootEntryPoint; /*!< Allow to force a unique boot entry point to Flash or system Flash */ + uint32_t SecSize; /*!< This parameter defines securable memory area width in number of pages starting from Flash base address. + This parameter must be a value between [0] and [FLASH_PAGE_NB], + [0] meaning no secure area defined, [1] meaning first page only protected, etc... */ +#if defined(FLASH_DBANK_SUPPORT) + uint32_t SecSize2; /*!< This parameter defines securable memory area width in number of pages starting from 2nd Bank start address. + This parameter must be a value between [0] and [FLASH_PAGE_NB], + [0] meaning no secure area defined, [1] meaning first page only protected, etc... */ +#endif /* FLASH_SECURABLE_MEMORY_SUPPORT */ +#endif /* FLASH_DBANK_SUPPORT */ +} FLASH_OBProgramInitTypeDef; + +/** + * @brief FLASH handle Structure definition + */ +typedef struct +{ + HAL_LockTypeDef Lock; /* FLASH locking object */ + uint32_t ErrorCode; /* FLASH error code */ + uint32_t ProcedureOnGoing; /* Internal variable to indicate which procedure is ongoing or not in IT context */ + uint32_t Address; /* Internal variable to save address selected for program in IT context */ + uint32_t Banks; /* Internal variable to save current bank selected during erase in IT context */ + uint32_t Page; /* Internal variable to define the current page which is erasing in IT context */ + uint32_t NbPagesToErase; /* Internal variable to save the remaining pages to erase in IT context */ +} FLASH_ProcessTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup FLASH_Exported_Constants FLASH Exported Constants + * @{ + */ +/** @defgroup FLASH_Keys FLASH Keys + * @{ + */ +#define FLASH_KEY1 0x45670123U /*!< Flash key1 */ +#define FLASH_KEY2 0xCDEF89ABU /*!< Flash key2: used with FLASH_KEY1 + to unlock the FLASH registers access */ +#define FLASH_OPTKEY1 0x08192A3BU /*!< Flash option byte key1 */ +#define FLASH_OPTKEY2 0x4C5D6E7FU /*!< Flash option byte key2: used with FLASH_OPTKEY1 + to allow option bytes operations */ +/** + * @} + */ + +/** @defgroup FLASH_Latency FLASH Latency + * @{ + */ +#define FLASH_LATENCY_0 0x00000000UL /*!< FLASH Zero wait state */ +#define FLASH_LATENCY_1 FLASH_ACR_LATENCY_0 /*!< FLASH One wait state */ +#define FLASH_LATENCY_2 FLASH_ACR_LATENCY_1 /*!< FLASH Two wait states */ +/** + * @} + */ + +/** @defgroup FLASH_Flags FLASH Flags Definition + * @{ + */ +#define FLASH_FLAG_EOP ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_EOP_Pos) /*!< FLASH End of operation flag */ +#define FLASH_FLAG_OPERR ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_OPERR_Pos) /*!< FLASH Operation error flag */ +#define FLASH_FLAG_PROGERR ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_PROGERR_Pos) /*!< FLASH Programming error flag */ +#define FLASH_FLAG_WRPERR ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_WRPERR_Pos) /*!< FLASH Write protection error flag */ +#define FLASH_FLAG_PGAERR ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_PGAERR_Pos) /*!< FLASH Programming alignment error flag */ +#define FLASH_FLAG_SIZERR ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_SIZERR_Pos) /*!< FLASH Size error flag */ +#define FLASH_FLAG_PGSERR ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_PGSERR_Pos) /*!< FLASH Programming sequence error flag */ +#define FLASH_FLAG_MISERR ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_MISERR_Pos) /*!< FLASH Fast programming data miss error flag */ +#define FLASH_FLAG_FASTERR ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_FASTERR_Pos) /*!< FLASH Fast programming error flag */ +#if defined(FLASH_PCROP_SUPPORT) +#define FLASH_FLAG_RDERR ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_RDERR_Pos) /*!< FLASH PCROP read error flag */ +#endif /* FLASH_PCROP_SUPPORT */ +#define FLASH_FLAG_OPTVERR ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_OPTVERR_Pos) /*!< FLASH Option validity error flag */ +#define FLASH_FLAG_BSY1 ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_BSY1_Pos) /*!< FLASH Operation Busy flag for Bank 1 */ +#if defined(FLASH_DBANK_SUPPORT) +#define FLASH_FLAG_BSY2 ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_BSY2_Pos) /*!< FLASH Operation Busy flag for Bank 2 */ +#endif /* FLASH_DBANK_SUPPORT */ +#define FLASH_FLAG_BSY FLASH_FLAG_BSY1 /*!< FLASH Operation Busy flag - legacy name for single bank */ +#define FLASH_FLAG_CFGBSY ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_CFGBSY_Pos) /*!< FLASH Configuration Busy flag */ +#if defined(FLASH_DBANK_SUPPORT) +#define FLASH_FLAG_PESD ((FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS) | FLASH_SR_PESD_Pos) /*!< FLASH Programming/erase operation suspended */ +#endif /* FLASH_DBANK_SUPPORT */ +#define FLASH_FLAG_ECCC1 ((FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS) | FLASH_ECCR_ECCC_Pos) /*!< FLASH ECC correction on bank 1 */ +#define FLASH_FLAG_ECCD1 ((FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS) | FLASH_ECCR_ECCD_Pos) /*!< FLASH ECC detection on bank 1 */ +#if defined(FLASH_DBANK_SUPPORT) +#define FLASH_FLAG_ECCC2 ((FLASH_FLAG_ECCR2_ID << FLASH_FLAG_REG_POS) | FLASH_ECC2R_ECCC_Pos) /*!< FLASH ECC correction on bank 2 */ +#define FLASH_FLAG_ECCD2 ((FLASH_FLAG_ECCR2_ID << FLASH_FLAG_REG_POS) | FLASH_ECC2R_ECCD_Pos) /*!< FLASH ECC detection on bank 2 */ +#endif /* FLASH_DBANK_SUPPORT */ +#define FLASH_FLAG_ECCC FLASH_FLAG_ECCC1 /*!< FLASH ECC correction - legacy name for single bank */ +#define FLASH_FLAG_ECCD FLASH_FLAG_ECCD1 /*!< FLASH ECC detection - legacy name for single bank */ +/** + * @} + */ + +/** @defgroup FLASH_Interrupt_definition FLASH Interrupts Definition + * @brief FLASH Interrupt definition + * @{ + */ +#define FLASH_IT_EOP ((FLASH_FLAG_CR_ID << FLASH_FLAG_REG_POS) | FLASH_CR_EOPIE_Pos) /*!< End of FLASH Operation Interrupt source */ +#define FLASH_IT_OPERR ((FLASH_FLAG_CR_ID << FLASH_FLAG_REG_POS) | FLASH_CR_ERRIE_Pos) /*!< Error Interrupt source */ +#if defined(FLASH_PCROP_SUPPORT) +#define FLASH_IT_RDERR ((FLASH_FLAG_CR_ID << FLASH_FLAG_REG_POS) | FLASH_CR_RDERRIE_Pos) /*!< PCROP Read Error Interrupt source*/ +#endif /* FLASH_PCROP_SUPPORT */ +#define FLASH_IT_ECCC1 ((FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS) | FLASH_ECCR_ECCCIE_Pos) /*!< ECC Correction on Bank 1 Interrupt source */ +#if defined(FLASH_DBANK_SUPPORT) +#define FLASH_IT_ECCC2 ((FLASH_FLAG_ECCR2_ID << FLASH_FLAG_REG_POS) | FLASH_ECC2R_ECCCIE_Pos) /*!< ECC Correction on Bank 2 Interrupt source */ +#endif /* FLASH_DBANK_SUPPORT */ +#define FLASH_IT_ECCC FLASH_IT_ECCC1 /*!< ECC Correction - legacy name for single bank */ +/** + * @} + */ + +/** @defgroup FLASH_Error FLASH Error + * @{ + */ +#define HAL_FLASH_ERROR_NONE 0x00000000U +#define HAL_FLASH_ERROR_OP FLASH_SR_OPERR +#define HAL_FLASH_ERROR_PROG FLASH_SR_PROGERR +#define HAL_FLASH_ERROR_WRP FLASH_SR_WRPERR +#define HAL_FLASH_ERROR_PGA FLASH_SR_PGAERR +#define HAL_FLASH_ERROR_SIZ FLASH_SR_SIZERR +#define HAL_FLASH_ERROR_PGS FLASH_SR_PGSERR +#define HAL_FLASH_ERROR_MIS FLASH_SR_MISERR +#define HAL_FLASH_ERROR_FAST FLASH_SR_FASTERR +#if defined(FLASH_PCROP_SUPPORT) +#define HAL_FLASH_ERROR_RD FLASH_SR_RDERR +#endif /* FLASH_PCROP_SUPPORT */ +#define HAL_FLASH_ERROR_OPTV FLASH_SR_OPTVERR +#define HAL_FLASH_ERROR_ECCD FLASH_ECCR_ECCD +/** + * @} + */ + +/** @defgroup FLASH_Type_Erase FLASH Erase Type + * @{ + */ +#define FLASH_TYPEERASE_PAGES FLASH_CR_PER /*!< Pages erase only */ +#define FLASH_TYPEERASE_MASS FLASH_CR_MER1 /*!< Flash mass erase activation */ +/** + * @} + */ + +/** @defgroup FLASH_Banks FLASH Banks + * @{ + */ +#define FLASH_BANK_1 FLASH_CR_MER1 /*!< Bank 1 */ +#if defined(FLASH_DBANK_SUPPORT) +#define FLASH_BANK_2 FLASH_CR_MER2 /*!< Bank 2 */ +#endif /* FLASH_DBANK_SUPPORT */ +/** + * @} + */ + + +/** @defgroup FLASH_Type_Program FLASH Program Type + * @{ + */ +#define FLASH_TYPEPROGRAM_DOUBLEWORD FLASH_CR_PG /*!< Program a double-word (64-bit) at a specified address */ +#define FLASH_TYPEPROGRAM_FAST FLASH_CR_FSTPG /*!< Fast program a 32 row double-word (64-bit) at a specified address */ +/** + * @} + */ + +/** @defgroup FLASH_OB_Type FLASH Option Bytes Type + * @{ + */ +#define OPTIONBYTE_WRP 0x00000001U /*!< WRP option byte configuration */ +#define OPTIONBYTE_RDP 0x00000002U /*!< RDP option byte configuration */ +#define OPTIONBYTE_USER 0x00000004U /*!< USER option byte configuration */ +#if defined(FLASH_PCROP_SUPPORT) +#define OPTIONBYTE_PCROP 0x00000008U /*!< PCROP option byte configuration */ +#endif /* FLASH_PCROP_SUPPORT */ +#if defined(FLASH_SECURABLE_MEMORY_SUPPORT) +#define OPTIONBYTE_SEC 0x00000010U /*!< SEC option byte configuration */ +#endif /* FLASH_SECURABLE_MEMORY_SUPPORT */ + +#if defined(FLASH_PCROP_SUPPORT) && defined(FLASH_SECURABLE_MEMORY_SUPPORT) +#define OPTIONBYTE_ALL (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | \ + OPTIONBYTE_PCROP | OPTIONBYTE_SEC) /*!< All option byte configuration */ +#else +#define OPTIONBYTE_ALL (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER) /*!< All option byte configuration */ +#endif /* FLASH_PCROP_SUPPORT && FLASH_SECURABLE_MEMORY_SUPPORT */ +/** + * @} + */ + +/** @defgroup FLASH_OB_WRP_Area FLASH WRP Area + * @{ + */ +#define OB_WRPAREA_ZONE_A 0x00000001U /*!< Flash Zone A */ +#define OB_WRPAREA_ZONE_B 0x00000002U /*!< Flash Zone B */ +#if defined(FLASH_DBANK_SUPPORT) +#define OB_WRPAREA_ZONE2_A 0x00000004U /*!< Flash Bank 2 Zone A */ +#define OB_WRPAREA_ZONE2_B 0x00000008U /*!< Flash Bank 2 Zone B */ +#endif /* FLASH_DBANK_SUPPORT */ +/** + * @} + */ + +/** @defgroup FLASH_OB_Read_Protection FLASH Option Bytes Read Protection + * @{ + */ +#define OB_RDP_LEVEL_0 0x000000AAU +#define OB_RDP_LEVEL_1 0x000000BBU +#define OB_RDP_LEVEL_2 0x000000CCU /*!< Warning: When enabling read protection level 2 + it is no more possible to go back to level 1 or 0 */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_Type FLASH Option Bytes User Type + * @{ + */ +#if defined(PWR_BOR_SUPPORT) +#define OB_USER_BOR_EN FLASH_OPTR_BOR_EN /*!< BOR reset enable */ +#define OB_USER_BOR_LEV (FLASH_OPTR_BORF_LEV | FLASH_OPTR_BORR_LEV) /*!< BOR reset Level */ +#endif /* PWR_BOR_SUPPORT */ +#define OB_USER_nRST_STOP FLASH_OPTR_nRST_STOP /*!< Reset generated when entering the stop mode */ +#define OB_USER_nRST_STDBY FLASH_OPTR_nRST_STDBY /*!< Reset generated when entering the standby mode */ +#if defined(PWR_SHDW_SUPPORT) +#define OB_USER_nRST_SHDW FLASH_OPTR_nRST_SHDW /*!< Reset generated when entering the shutdown mode */ +#endif /* PWR_SHDW_SUPPORT */ +#define OB_USER_IWDG_SW FLASH_OPTR_IWDG_SW /*!< Independent watchdog selection */ +#define OB_USER_IWDG_STOP FLASH_OPTR_IWDG_STOP /*!< Independent watchdog counter freeze in stop mode */ +#define OB_USER_IWDG_STDBY FLASH_OPTR_IWDG_STDBY /*!< Independent watchdog counter freeze in standby mode */ +#define OB_USER_WWDG_SW FLASH_OPTR_WWDG_SW /*!< Window watchdog selection */ +#if defined(FLASH_DBANK_SUPPORT) +#define OB_USER_BANK_SWAP FLASH_OPTR_nSWAP_BANK /*!< Swap bank memory addresses */ +#define OB_USER_DUAL_BANK FLASH_OPTR_DUAL_BANK /*!< Select single or dual bank (depending of device memory size) */ +#endif /* FLASH_DBANK_SUPPORT */ +#define OB_USER_RAM_PARITY_CHECK FLASH_OPTR_RAM_PARITY_CHECK /*!< Sram parity check control */ +#define OB_USER_nBOOT_SEL FLASH_OPTR_nBOOT_SEL /*!< Boot Selection */ +#define OB_USER_nBOOT1 FLASH_OPTR_nBOOT1 /*!< nBoot1 configuration */ +#define OB_USER_nBOOT0 FLASH_OPTR_nBOOT0 /*!< nBoot0 configuration */ +#if defined(GPIO_NRST_CONFIG_SUPPORT) +#define OB_USER_NRST_MODE FLASH_OPTR_NRST_MODE /*!< Reset pin configuration */ +#endif /* GPIO_NRST_CONFIG_SUPPORT */ +#if defined(FLASH_OPTR_IRHEN) +#define OB_USER_INPUT_RESET_HOLDER FLASH_OPTR_IRHEN /*!< Internal reset holder enable */ +#endif /* FLASH_OPTR_IRHEN */ + +#if defined(FLASH_DBANK_SUPPORT) +#if defined(PWR_BOR_SUPPORT) && defined(PWR_SHDW_SUPPORT) && defined(GPIO_NRST_CONFIG_SUPPORT) +#define OB_USER_ALL (OB_USER_BOR_EN | OB_USER_BOR_LEV | OB_USER_nRST_STOP | \ + OB_USER_nRST_STDBY | OB_USER_nRST_SHDW | OB_USER_IWDG_SW | \ + OB_USER_IWDG_STOP | OB_USER_IWDG_STDBY | OB_USER_WWDG_SW | \ + OB_USER_BANK_SWAP | OB_USER_DUAL_BANK | \ + OB_USER_RAM_PARITY_CHECK | OB_USER_nBOOT_SEL | OB_USER_nBOOT1 | \ + OB_USER_nBOOT0 | OB_USER_NRST_MODE | OB_USER_INPUT_RESET_HOLDER) /*!< all option bits */ +#else +#define OB_USER_ALL ( OB_USER_nRST_STOP | \ + OB_USER_nRST_STDBY | OB_USER_IWDG_SW | \ + OB_USER_IWDG_STOP | OB_USER_IWDG_STDBY | OB_USER_WWDG_SW | \ + OB_USER_BANK_SWAP | OB_USER_DUAL_BANK | \ + OB_USER_RAM_PARITY_CHECK | OB_USER_nBOOT_SEL | OB_USER_nBOOT1 | \ + OB_USER_nBOOT0) /*!< all option bits */ +#endif /* PWR_BOR_SUPPORT && PWR_SHDW_SUPPORT && GPIO_NRST_CONFIG_SUPPORT */ +#else +#if defined(PWR_BOR_SUPPORT) && defined(PWR_SHDW_SUPPORT) && defined(GPIO_NRST_CONFIG_SUPPORT) +#define OB_USER_ALL (OB_USER_BOR_EN | OB_USER_BOR_LEV | OB_USER_nRST_STOP | \ + OB_USER_nRST_STDBY | OB_USER_nRST_SHDW | OB_USER_IWDG_SW | \ + OB_USER_IWDG_STOP | OB_USER_IWDG_STDBY | OB_USER_WWDG_SW | \ + OB_USER_RAM_PARITY_CHECK | OB_USER_nBOOT_SEL | OB_USER_nBOOT1 | \ + OB_USER_nBOOT0 | OB_USER_NRST_MODE | OB_USER_INPUT_RESET_HOLDER) /*!< all option bits */ +#else +#define OB_USER_ALL ( OB_USER_nRST_STOP | \ + OB_USER_nRST_STDBY | OB_USER_IWDG_SW | \ + OB_USER_IWDG_STOP | OB_USER_IWDG_STDBY | OB_USER_WWDG_SW | \ + OB_USER_RAM_PARITY_CHECK | OB_USER_nBOOT_SEL | OB_USER_nBOOT1 | \ + OB_USER_nBOOT0) /*!< all option bits */ +#endif /* PWR_BOR_SUPPORT && PWR_SHDW_SUPPORT && GPIO_NRST_CONFIG_SUPPORT */ +#endif /* FLASH_DBANK_SUPPORT */ +/** + * @} + */ + +#if defined(PWR_BOR_SUPPORT) +/** @defgroup FLASH_OB_USER_BOR_ENABLE FLASH Option Bytes User BOR enable + * @{ + */ +#define OB_BOR_DISABLE 0x00000000U /*!< BOR Reset set to default */ +#define OB_BOR_ENABLE FLASH_OPTR_BOR_EN /*!< Use option byte to define BOR thresholds */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_BOR_LEVEL FLASH Option Bytes User BOR Level + * @{ + */ +#define OB_BOR_LEVEL_FALLING_0 0x00000000U /*!< BOR falling level 1 with threshold around 2.0V */ +#define OB_BOR_LEVEL_FALLING_1 FLASH_OPTR_BORF_LEV_0 /*!< BOR falling level 2 with threshold around 2.2V */ +#define OB_BOR_LEVEL_FALLING_2 FLASH_OPTR_BORF_LEV_1 /*!< BOR falling level 3 with threshold around 2.5V */ +#define OB_BOR_LEVEL_FALLING_3 (FLASH_OPTR_BORF_LEV_0 | FLASH_OPTR_BORF_LEV_1) /*!< BOR falling level 4 with threshold around 2.8V */ +#define OB_BOR_LEVEL_RISING_0 0x00000000U /*!< BOR rising level 1 with threshold around 2.1V */ +#define OB_BOR_LEVEL_RISING_1 FLASH_OPTR_BORR_LEV_0 /*!< BOR rising level 2 with threshold around 2.3V */ +#define OB_BOR_LEVEL_RISING_2 FLASH_OPTR_BORR_LEV_1 /*!< BOR rising level 3 with threshold around 2.6V */ +#define OB_BOR_LEVEL_RISING_3 (FLASH_OPTR_BORR_LEV_0 | FLASH_OPTR_BORR_LEV_1) /*!< BOR rising level 4 with threshold around 2.9V */ +/** + * @} + */ +#endif /* PWR_BOR_SUPPORT */ + +/** @defgroup FLASH_OB_USER_nRST_STOP FLASH Option Bytes User Reset On Stop + * @{ + */ +#define OB_STOP_RST 0x00000000U /*!< Reset generated when entering the stop mode */ +#define OB_STOP_NORST FLASH_OPTR_nRST_STOP /*!< No reset generated when entering the stop mode */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_nRST_STANDBY FLASH Option Bytes User Reset On Standby + * @{ + */ +#define OB_STANDBY_RST 0x00000000U /*!< Reset generated when entering the standby mode */ +#define OB_STANDBY_NORST FLASH_OPTR_nRST_STDBY /*!< No reset generated when entering the standby mode */ +/** + * @} + */ + +#if defined(PWR_SHDW_SUPPORT) +/** @defgroup FLASH_OB_USER_nRST_SHUTDOWN FLASH Option Bytes User Reset On Shutdown + * @{ + */ +#define OB_SHUTDOWN_RST 0x00000000U /*!< Reset generated when entering the shutdown mode */ +#define OB_SHUTDOWN_NORST FLASH_OPTR_nRST_SHDW /*!< No reset generated when entering the shutdown mode */ +/** + * @} + */ +#endif /* PWR_SHDW_SUPPORT */ + +/** @defgroup FLASH_OB_USER_IWDG_SW FLASH Option Bytes User IWDG Type + * @{ + */ +#define OB_IWDG_HW 0x00000000U /*!< Hardware independent watchdog */ +#define OB_IWDG_SW FLASH_OPTR_IWDG_SW /*!< Software independent watchdog */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_IWDG_STOP FLASH Option Bytes User IWDG Mode On Stop + * @{ + */ +#define OB_IWDG_STOP_FREEZE 0x00000000U /*!< Independent watchdog counter is frozen in Stop mode */ +#define OB_IWDG_STOP_RUN FLASH_OPTR_IWDG_STOP /*!< Independent watchdog counter is running in Stop mode */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_IWDG_STANDBY FLASH Option Bytes User IWDG Mode On Standby + * @{ + */ +#define OB_IWDG_STDBY_FREEZE 0x00000000U /*!< Independent watchdog counter is frozen in Standby mode */ +#define OB_IWDG_STDBY_RUN FLASH_OPTR_IWDG_STDBY /*!< Independent watchdog counter is running in Standby mode */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_WWDG_SW FLASH Option Bytes User WWDG Type + * @{ + */ +#define OB_WWDG_HW 0x00000000U /*!< Hardware window watchdog */ +#define OB_WWDG_SW FLASH_OPTR_WWDG_SW /*!< Software window watchdog */ +/** + * @} + */ + +#if defined(FLASH_DBANK_SUPPORT) +/** @defgroup FLASH_OB_USER_BANK_SWAP FLASH Option Bytes User bank swap Type + * @{ + */ +#define OB_USER_DUALBANK_SWAP_ENABLE 0x00000000U /*!< Enable bank swap */ +#define OB_USER_DUALBANK_SWAP_DISABLE FLASH_OPTR_nSWAP_BANK /*!< Disable bank swap */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_DUAL_BANK FLASH Option Bytes User dual bank enable Type + * @{ + */ +#define OB_USER_DUALBANK_DISABLE 0x00000000U /*!< Disable dual bank */ +#define OB_USER_DUALBANK_ENABLE FLASH_OPTR_DUAL_BANK /*!< Enable dual bank */ +/** + * @} + */ +#endif /* FLASH_DBANK_SUPPORT */ + +/** @defgroup FLASH_OB_USER_SRAM_PARITY FLASH Option Bytes User SRAM parity + * @{ + */ +#define OB_SRAM_PARITY_ENABLE 0x00000000U /*!< Sram parity enable */ +#define OB_SRAM_PARITY_DISABLE FLASH_OPTR_RAM_PARITY_CHECK /*!< Sram parity disable */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_nBOOT_SEL FLASH Option Bytes User Boot0 Selection + * @{ + */ +#define OB_BOOT0_FROM_PIN 0x00000000U /*!< BOOT0 signal is defined by PA14/BOOT0 pin value */ +#define OB_BOOT0_FROM_OB FLASH_OPTR_nBOOT_SEL /*!< BOOT0 signal is defined by nBOOT0 option bit */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_nBOOT1 FLASH Option Bytes User BOOT1 Type + * @{ + */ +#define OB_BOOT1_SRAM 0x00000000U /*!< Embedded SRAM is selected as boot space (if nBOOT0=0 or BOOT0_pin=1) */ +#define OB_BOOT1_SYSTEM FLASH_OPTR_nBOOT1 /*!< System memory is selected as boot space (if nBOOT0=0 or BOOT0_pin=1) */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_nBOOT0 FLASH Option Bytes User nBOOT0 option bit + * @{ + */ +#define OB_nBOOT0_RESET 0x00000000U /*!< nBOOT0 = 0 */ +#define OB_nBOOT0_SET FLASH_OPTR_nBOOT0 /*!< nBOOT0 = 1 */ +/** + * @} + */ + +#if defined(GPIO_NRST_CONFIG_SUPPORT) +/** @defgroup FLASH_OB_USER_RESET_CONFIG FLASH Option Bytes User reset config bit + * @{ + */ +#define OB_RESET_MODE_INPUT_ONLY FLASH_OPTR_NRST_MODE_0 /*!< Reset pin is in Reset input mode only */ +#define OB_RESET_MODE_GPIO FLASH_OPTR_NRST_MODE_1 /*!< Reset pin is in GPIO mode mode only */ +#define OB_RESET_MODE_INPUT_OUTPUT FLASH_OPTR_NRST_MODE /*!< Reset pin is in reset input and output mode */ +/** + * @} + */ +#endif /* GPIO_NRST_CONFIG_SUPPORT */ + +#if defined(FLASH_OPTR_IRHEN) +/** @defgroup FLASH_OB_USER_INPUT_RESET_HOLDER FLASH Option Bytes User input reset holder bit + * @{ + */ +#define OB_IRH_ENABLE 0x00000000U /*!< Internal Reset handler enable */ +#define OB_IRH_DISABLE FLASH_OPTR_IRHEN /*!< Internal Reset handler disable */ +/** + * @} + */ +#endif /* FLASH_OPTR_IRHEN */ + +#if defined(FLASH_PCROP_SUPPORT) +/** @defgroup FLASH_OB_PCROP_ZONE FLASH Option Bytes PCROP ZONE + * @{ + */ +#define OB_PCROP_ZONE_A 0x00000001U /*!< PCROP Zone A */ +#define OB_PCROP_ZONE_B 0x00000002U /*!< PCROP Zone B */ +#if defined(FLASH_DBANK_SUPPORT) +#define OB_PCROP_ZONE2_A 0x00000004U /*!< PCROP Bank 2 Zone A */ +#define OB_PCROP_ZONE2_B 0x00000008U /*!< PCROP Bank 2 Zone B */ +#endif /* FLASH_DBANK_SUPPORT */ +/** + * @} + */ + +/** @defgroup FLASH_OB_PCROP_RDP FLASH Option Bytes PCROP On RDP Level Type + * @{ + */ +#define OB_PCROP_RDP_NOT_ERASE 0x00000000U /*!< PCROP area is not erased when the RDP level + is decreased from Level 1 to Level 0 */ +#define OB_PCROP_RDP_ERASE FLASH_PCROP1AER_PCROP_RDP /*!< PCROP area is erased when the RDP level is + decreased from Level 1 to Level 0 (full mass erase). + Once this bit is set only, it will be reset by mass erase */ +/** + * @} + */ +#endif /* FLASH_PCROP_SUPPORT */ + +#if defined(FLASH_SECURABLE_MEMORY_SUPPORT) +/** @defgroup FLASH_OB_SEC_BOOT_LOCK FLASH Option Bytes Secure boot lock + * @{ + */ +#define OB_BOOT_ENTRY_FORCED_NONE 0x00000000U /*!< Boot entry is free */ +#define OB_BOOT_ENTRY_FORCED_FLASH FLASH_SECR_BOOT_LOCK /*!< Boot entry is forced to Flash or System Flash */ +/** + * @} + */ +#endif /* FLASH_SECURABLE_MEMORY_SUPPORT */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup FLASH_Exported_Macros FLASH Exported Macros + * @brief macros to control FLASH features + * @{ + */ + +/** + * @brief Set the FLASH Latency. + * @param __LATENCY__ FLASH Latency + * This parameter can be one of the following values : + * @arg @ref FLASH_LATENCY_0 FLASH Zero wait state + * @arg @ref FLASH_LATENCY_1 FLASH One wait state + * @arg @ref FLASH_LATENCY_2 FLASH Two wait states + * @retval None + */ +#define __HAL_FLASH_SET_LATENCY(__LATENCY__) MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (__LATENCY__)) + +/** + * @brief Get the FLASH Latency. + * @retval FLASH Latency + * Returned value can be one of the following values : + * @arg @ref FLASH_LATENCY_0 FLASH Zero wait state + * @arg @ref FLASH_LATENCY_1 FLASH One wait state + * @arg @ref FLASH_LATENCY_2 FLASH Two wait states + */ +#define __HAL_FLASH_GET_LATENCY() READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) + +/** + * @brief Enable the FLASH prefetch buffer. + * @retval None + */ +#define __HAL_FLASH_PREFETCH_BUFFER_ENABLE() SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN) + +/** + * @brief Disable the FLASH prefetch buffer. + * @retval None + */ +#define __HAL_FLASH_PREFETCH_BUFFER_DISABLE() CLEAR_BIT(FLASH->ACR, FLASH_ACR_PRFTEN) + +/** + * @brief Enable the FLASH instruction cache. + * @retval none + */ +#define __HAL_FLASH_INSTRUCTION_CACHE_ENABLE() SET_BIT(FLASH->ACR, FLASH_ACR_ICEN) + +/** + * @brief Disable the FLASH instruction cache. + * @retval none + */ +#define __HAL_FLASH_INSTRUCTION_CACHE_DISABLE() CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICEN) + +/** + * @brief Reset the FLASH instruction Cache. + * @note This function must be used only when the Instruction Cache is disabled. + * @retval None + */ +#define __HAL_FLASH_INSTRUCTION_CACHE_RESET() do { SET_BIT(FLASH->ACR, FLASH_ACR_ICRST); \ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICRST); \ + } while (0U) +/** + * @} + */ + +/** @defgroup FLASH_Interrupt FLASH Interrupts Macros + * @brief macros to handle FLASH interrupts + * @{ + */ + +/** + * @brief Enable the specified FLASH interrupt. + * @param __INTERRUPT__ FLASH interrupt + * This parameter can be one of the following values : + * @arg @ref FLASH_IT_EOP End of FLASH Operation Interrupt + * @arg @ref FLASH_IT_OPERR Error Interrupt + * @arg @ref FLASH_IT_RDERR PCROP Read Error Interrupt(*) + * @arg @ref FLASH_IT_ECCC1 ECC Correction Interrupt on bank 1 + * @arg @ref FLASH_IT_ECCC2 ECC Correction Interrupt on bank 2(*) + * @arg @ref FLASH_IT_ECCC ECC Correction Interrupt - legacy name for single bank + * @note (*) availability depends on devices + * @retval none + */ +#if defined(FLASH_DBANK_SUPPORT) +#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__) do { if(((__INTERRUPT__) & (FLASH_FLAG_CR_ID << FLASH_FLAG_REG_POS)) != 0U) { SET_BIT(FLASH->CR, (1uL << ((__INTERRUPT__) & 0x1Fu))); } \ + else if(((__INTERRUPT__) & (FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS)) != 0U) { SET_BIT(FLASH->ECCR, (1uL << ((__INTERRUPT__) & 0x1Fu))); } \ + else if(((__INTERRUPT__) & (FLASH_FLAG_ECCR2_ID << FLASH_FLAG_REG_POS)) != 0U) { SET_BIT(FLASH->ECC2R, (1uL << ((__INTERRUPT__) & 0x1Fu))); } \ + } while(0U) +#else +#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__) do { if(((__INTERRUPT__) & (FLASH_FLAG_CR_ID << FLASH_FLAG_REG_POS)) != 0U) { SET_BIT(FLASH->CR, (1uL << ((__INTERRUPT__) & 0x1Fu))); } \ + else if(((__INTERRUPT__) & (FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS)) != 0U) { SET_BIT(FLASH->ECCR, (1uL << ((__INTERRUPT__) & 0x1Fu))); } \ + } while(0U) +#endif /* FLASH_DBANK_SUPPORT */ + +/** + * @brief Disable the specified FLASH interrupt. + * @param __INTERRUPT__ FLASH interrupt + * This parameter can be one of the following values : + * @arg @ref FLASH_IT_EOP End of FLASH Operation Interrupt + * @arg @ref FLASH_IT_OPERR Error Interrupt + * @arg @ref FLASH_IT_RDERR PCROP Read Error Interrupt(*) + * @arg @ref FLASH_IT_ECCC1 ECC Correction Interrupt on bank 1 + * @arg @ref FLASH_IT_ECCC2 ECC Correction Interrupt on bank 2(*) + * @arg @ref FLASH_IT_ECCC ECC Correction Interrupt - legacy name for single bank + * @note (*) availability depends on devices + * @retval none + */ +#if defined(FLASH_DBANK_SUPPORT) +#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__) do { if(((__INTERRUPT__) & (FLASH_FLAG_CR_ID << FLASH_FLAG_REG_POS)) != 0U) { CLEAR_BIT(FLASH->CR, (1uL << ((__INTERRUPT__) & 0x1Fu))); } \ + else if(((__INTERRUPT__) & (FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS)) != 0U) { CLEAR_BIT(FLASH->ECCR, (1uL << ((__INTERRUPT__) & 0x1Fu))); } \ + else if(((__INTERRUPT__) & (FLASH_FLAG_ECCR2_ID << FLASH_FLAG_REG_POS)) != 0U) { CLEAR_BIT(FLASH->ECC2R, (1uL << ((__INTERRUPT__) & 0x1Fu))); } \ + } while(0U) +#else +#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__) do { if(((__INTERRUPT__) & (FLASH_FLAG_CR_ID << FLASH_FLAG_REG_POS)) != 0U) { CLEAR_BIT(FLASH->CR, (1uL << ((__INTERRUPT__) & 0x1Fu))); } \ + else if(((__INTERRUPT__) & (FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS)) != 0U) { CLEAR_BIT(FLASH->ECCR, (1uL << ((__INTERRUPT__) & 0x1Fu))); } \ + } while(0U) +#endif /* FLASH_DBANK_SUPPORT */ + +/** + * @brief Check whether the specified FLASH flag is set or not. + * @param __FLAG__ specifies the FLASH flag to check. + * This parameter can be one of the following values : + * @arg @ref FLASH_FLAG_EOP FLASH End of Operation flag + * @arg @ref FLASH_FLAG_OPERR FLASH Operation error flag + * @arg @ref FLASH_FLAG_PROGERR FLASH Programming error flag + * @arg @ref FLASH_FLAG_WRPERR FLASH Write protection error flag + * @arg @ref FLASH_FLAG_PGAERR FLASH Programming alignment error flag + * @arg @ref FLASH_FLAG_SIZERR FLASH Size error flag + * @arg @ref FLASH_FLAG_PGSERR FLASH Programming sequence error flag + * @arg @ref FLASH_FLAG_MISERR FLASH Fast programming data miss error flag + * @arg @ref FLASH_FLAG_FASTERR FLASH Fast programming error flag + * @arg @ref FLASH_FLAG_RDERR FLASH PCROP read error flag(*) + * @arg @ref FLASH_FLAG_OPTVERR FLASH Option validity error flag + * @arg @ref FLASH_FLAG_BSY1 FLASH bank 1 write/erase operations in progress flag + * @arg @ref FLASH_FLAG_BSY2 FLASH bank 2 write/erase operations in progress flag(*) + * @arg @ref FLASH_FLAG_BSY FLASH write/erase operations in progress flag - legacy name for single bank + * @arg @ref FLASH_FLAG_CFGBSY FLASH configuration is busy : program or erase setting are used. + * @arg @ref FLASH_FLAG_ECCC1 FLASH one ECC error has been detected and corrected + * @arg @ref FLASH_FLAG_ECCD1 FLASH two ECC errors have been detected on bank 1 + * @arg @ref FLASH_FLAG_ECCC2 FLASH one ECC error has been detected and corrected on bank 2(*) + * @arg @ref FLASH_FLAG_ECCD2 FLASH two ECC errors have been detected on bank 2(*) + * @arg @ref FLASH_FLAG_ECCC FLASH one ECC error has been detected and corrected - legacy name for single bank + * @arg @ref FLASH_FLAG_ECCD FLASH two ECC errors have been detected - legacy name for single bank + * @note (*) availability depends on devices + * @retval The state of FLASH_FLAG (SET or RESET). + */ +#if defined(FLASH_DBANK_SUPPORT) +#define __HAL_FLASH_GET_FLAG(__FLAG__) ((((__FLAG__) & (FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS)) != 0U) ? \ + (READ_BIT(FLASH->SR, (1uL << ((__FLAG__) & 0x1Fu))) != 0x00u) : \ + ((((__FLAG__) & (FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS)) != 0U) ? \ + (READ_BIT(FLASH->ECCR, (1uL << ((__FLAG__) & 0x1Fu))) != 0x00u) : \ + (READ_BIT(FLASH->ECC2R, (1uL << ((__FLAG__) & 0x1Fu))) != 0x00u))) +#else +#define __HAL_FLASH_GET_FLAG(__FLAG__) ((((__FLAG__) & (FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS)) != 0U) ? \ + (READ_BIT(FLASH->SR, (1uL << ((__FLAG__) & 0x1Fu))) != 0x00u) : \ + (READ_BIT(FLASH->ECCR, (1uL << ((__FLAG__) & 0x1Fu))) != 0x00u)) +#endif /* FLASH_DBANK_SUPPORT */ + +/** + * @brief Clear the FLASH pending flags. + * @param __FLAG__ specifies the FLASH flags to clear. + * This parameter can be one of the following values : + * @arg @ref FLASH_FLAG_EOP FLASH End of Operation flag + * @arg @ref FLASH_FLAG_OPERR FLASH Operation error flag + * @arg @ref FLASH_FLAG_PROGERR FLASH Programming error flag + * @arg @ref FLASH_FLAG_WRPERR FLASH Write protection error flag + * @arg @ref FLASH_FLAG_PGAERR FLASH Programming alignment error flag + * @arg @ref FLASH_FLAG_SIZERR FLASH Size error flag + * @arg @ref FLASH_FLAG_PGSERR FLASH Programming sequence error flag + * @arg @ref FLASH_FLAG_MISERR FLASH Fast programming data miss error flag + * @arg @ref FLASH_FLAG_FASTERR FLASH Fast programming error flag + * @arg @ref FLASH_FLAG_RDERR FLASH PCROP read error flag + * @arg @ref FLASH_FLAG_OPTVERR FLASH Option validity error flag + * @arg @ref FLASH_FLAG_ECCC1 FLASH one ECC error has been detected and corrected + * @arg @ref FLASH_FLAG_ECCD1 FLASH two ECC errors have been detected on bank 1 + * @arg @ref FLASH_FLAG_ECCC2 FLASH one ECC error has been detected and corrected on bank 2(*) + * @arg @ref FLASH_FLAG_ECCD2 FLASH two ECC errors have been detected on bank 2(*) + * @arg @ref FLASH_FLAG_ECCC FLASH one ECC error has been detected and corrected - legacy name for single bank + * @arg @ref FLASH_FLAG_ECCD FLASH two ECC errors have been detected - legacy name for single bank + * @note (*) availability depends on devices + * @retval None + */ +#if defined(FLASH_DBANK_SUPPORT) +#define __HAL_FLASH_CLEAR_FLAG(__FLAG__) do { if(((__FLAG__) & (FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS)) != 0U) { FLASH->SR = (1uL << ((__FLAG__) & 0x1Fu)); } \ + else if(((__FLAG__) & (FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS)) != 0U) { FLASH->ECCR = (1uL << ((__FLAG__) & 0x1Fu)); } \ + else if(((__FLAG__) & (FLASH_FLAG_ECCR2_ID << FLASH_FLAG_REG_POS)) != 0U) { FLASH->ECC2R = (1uL << ((__FLAG__) & 0x1Fu)); } \ + } while(0U) +#else +#define __HAL_FLASH_CLEAR_FLAG(__FLAG__) do { if(((__FLAG__) & (FLASH_FLAG_SR_ID << FLASH_FLAG_REG_POS)) != 0U) { FLASH->SR = (1uL << ((__FLAG__) & 0x1Fu)); } \ + else if(((__FLAG__) & (FLASH_FLAG_ECCR1_ID << FLASH_FLAG_REG_POS)) != 0U) { FLASH->ECCR = (1uL << ((__FLAG__) & 0x1Fu)); } \ + } while(0U) +#endif /* FLASH_DBANK_SUPPORT */ +/** + * @} + */ + +/* Include FLASH HAL Extended module */ +#include "stm32g0xx_hal_flash_ex.h" +/* Exported variables --------------------------------------------------------*/ +/** @defgroup FLASH_Exported_Variables FLASH Exported Variables + * @{ + */ +extern FLASH_ProcessTypeDef pFlash; +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup FLASH_Exported_Functions + * @{ + */ + +/* Program operation functions ***********************************************/ +/** @addtogroup FLASH_Exported_Functions_Group1 + * @{ + */ +HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data); +HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data); +/* FLASH IRQ handler method */ +void HAL_FLASH_IRQHandler(void); +/* Callbacks in non blocking modes */ +void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue); +void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue); +/** + * @} + */ + +/* Peripheral Control functions **********************************************/ +/** @addtogroup FLASH_Exported_Functions_Group2 + * @{ + */ +HAL_StatusTypeDef HAL_FLASH_Unlock(void); +HAL_StatusTypeDef HAL_FLASH_Lock(void); +/* Option bytes control */ +HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void); +HAL_StatusTypeDef HAL_FLASH_OB_Lock(void); +HAL_StatusTypeDef HAL_FLASH_OB_Launch(void); +/** + * @} + */ + +/* Peripheral State functions ************************************************/ +/** @addtogroup FLASH_Exported_Functions_Group3 + * @{ + */ +uint32_t HAL_FLASH_GetError(void); +/** + * @} + */ + +/** + * @} + */ + +/* Private types --------------------------------------------------------*/ +/** @defgroup FLASH_Private_types FLASH Private Types + * @{ + */ +HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout); +/** + * @} + */ + +/* Private constants --------------------------------------------------------*/ +/** @defgroup FLASH_Private_Constants FLASH Private Constants + * @{ + */ +#define FLASH_SIZE_DATA_REGISTER FLASHSIZE_BASE + +#if defined(FLASH_DBANK_SUPPORT) +#define OB_DUAL_BANK_BASE (FLASH_R_BASE + 0x20U) /*!< Not use cmsis FLASH alias to avoid iar warning about volatile reading sequence */ +#define FLASH_SALES_TYPE_Pos (24U) +#define FLASH_SALES_TYPE (0x3UL << FLASH_SALES_TYPE_Pos) /*!< 0x000001E0 */ +#define FLASH_SALES_TYPE_0 (0x1UL << FLASH_SALES_TYPE_Pos) /*!< 0x01000000 */ +#define FLASH_SALES_TYPE_1 (0x2UL << FLASH_SALES_TYPE_Pos) /*!< 0x02000000 */ +#define FLASH_SALES_VALUE ((*((uint32_t *)PACKAGE_BASE)) & (FLASH_SALES_TYPE)) +#define OB_DUAL_BANK_VALUE ((*((uint32_t *)OB_DUAL_BANK_BASE)) & (FLASH_OPTR_DUAL_BANK)) +#define FLASH_BANK_NB (((FLASH_SALES_VALUE == 0U)\ + || ((FLASH_SALES_VALUE == FLASH_SALES_TYPE_0) && (OB_DUAL_BANK_VALUE == 0U)))?1U:2U) +#define FLASH_BANK_SIZE ((FLASH_BANK_NB==1U)?(FLASH_SIZE):(FLASH_SIZE >> 1U)) /*!< FLASH Bank Size. Divided by 2 if 2 Banks */ +#else /* FLASH_DBANK_SUPPORT */ +#define FLASH_BANK_SIZE (FLASH_SIZE) /*!< FLASH Bank Size */ +#endif /* FLASH_DBANK_SUPPORT */ + +#define FLASH_PAGE_SIZE 0x00000800U /*!< FLASH Page Size, 2 KBytes */ +#define FLASH_PAGE_NB (FLASH_BANK_SIZE/FLASH_PAGE_SIZE) /* Number of pages per bank */ +#define FLASH_TIMEOUT_VALUE 1000U /*!< FLASH Execution Timeout, 1 s */ +#define FLASH_TYPENONE 0x00000000U /*!< No programming Procedure On Going */ + +#if defined(FLASH_PCROP_SUPPORT) +#define FLASH_SR_ERRORS (FLASH_SR_OPERR | FLASH_SR_PROGERR | FLASH_SR_WRPERR | \ + FLASH_SR_PGAERR | FLASH_SR_SIZERR | FLASH_SR_PGSERR | \ + FLASH_SR_MISERR | FLASH_SR_FASTERR | FLASH_SR_RDERR | \ + FLASH_SR_OPTVERR) /*!< All SR error flags */ +#else +#define FLASH_SR_ERRORS (FLASH_SR_OPERR | FLASH_SR_PROGERR | FLASH_SR_WRPERR | \ + FLASH_SR_PGAERR | FLASH_SR_SIZERR | FLASH_SR_PGSERR | \ + FLASH_SR_MISERR | FLASH_SR_FASTERR | \ + FLASH_SR_OPTVERR) /*!< All SR error flags */ +#endif /* FLASH_PCROP_SUPPORT */ + +#if defined(FLASH_DBANK_SUPPORT) +#define FLASH_SR_CLEAR (FLASH_SR_ERRORS | FLASH_SR_EOP | FLASH_SR_PESD) +#else +#define FLASH_SR_CLEAR (FLASH_SR_ERRORS | FLASH_SR_EOP) +#endif /* FLASH_DBANK_SUPPORT */ + +/* Internal defines for HAL macro usage */ +#define FLASH_FLAG_REG_POS 16u +#define FLASH_FLAG_SR_ID 1u +#define FLASH_FLAG_CR_ID 2u +#define FLASH_FLAG_ECCR1_ID 4u +#define FLASH_FLAG_ECCR2_ID 8u + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup FLASH_Private_Macros FLASH Private Macros + * @{ + */ +#define IS_FLASH_MAIN_MEM_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= (FLASH_BASE))\ + && ((__ADDRESS__) <= (FLASH_BASE + FLASH_SIZE - 1UL))) + +#define IS_FLASH_MAIN_FIRSTHALF_MEM_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= (FLASH_BASE))\ + && ((__ADDRESS__) <= (FLASH_BASE + FLASH_BANK_SIZE - 1UL))) +#if defined(FLASH_DBANK_SUPPORT) +#define IS_FLASH_MAIN_SECONDHALF_MEM_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= (FLASH_BASE + FLASH_BANK_SIZE))\ + && ((__ADDRESS__) <= (FLASH_BASE + FLASH_SIZE - 1UL))) +#endif /* FLASH_DBANK_SUPPORT */ + +#define IS_FLASH_PROGRAM_MAIN_MEM_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= (FLASH_BASE))\ + && ((__ADDRESS__) <= (FLASH_BASE + FLASH_SIZE - 8UL))) + +#define IS_FLASH_PROGRAM_OTP_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= 0x1FFF7000U)\ + && ((__ADDRESS__) <= (0x1FFF7400U - 8UL))) + +#define IS_FLASH_PROGRAM_ADDRESS(__ADDRESS__) ((IS_FLASH_PROGRAM_MAIN_MEM_ADDRESS(__ADDRESS__))\ + || (IS_FLASH_PROGRAM_OTP_ADDRESS(__ADDRESS__))) + +#define IS_FLASH_FAST_PROGRAM_ADDRESS(__ADDRESS__) (((__ADDRESS__) >= (FLASH_BASE))\ + && ((__ADDRESS__) <= (FLASH_BASE + FLASH_SIZE - 256UL))) + +#define IS_FLASH_PAGE(__PAGE__) ((__PAGE__) < FLASH_PAGE_NB) + +#if defined(FLASH_DBANK_SUPPORT) +#define IS_FLASH_BANK(__BANK__) \ + ((FLASH_BANK_NB == 2U) ? \ + (((__BANK__) == FLASH_BANK_1) || \ + ((__BANK__) == FLASH_BANK_2) || \ + ((__BANK__) == (FLASH_BANK_2 | FLASH_BANK_1))): \ + ((__BANK__) == FLASH_BANK_1)) +#else +#define IS_FLASH_BANK(__BANK__) ((__BANK__) == FLASH_BANK_1) +#endif /* FLASH_DBANK_SUPPORT */ + +#define IS_FLASH_TYPEERASE(__VALUE__) (((__VALUE__) == FLASH_TYPEERASE_PAGES) || \ + ((__VALUE__) == FLASH_TYPEERASE_MASS)) + +#define IS_FLASH_TYPEPROGRAM(__VALUE__) (((__VALUE__) == FLASH_TYPEPROGRAM_DOUBLEWORD) || \ + ((__VALUE__) == FLASH_TYPEPROGRAM_FAST)) + +#define IS_OPTIONBYTE(__VALUE__) ((((__VALUE__) & OPTIONBYTE_ALL) != 0x00U) && \ + (((__VALUE__) & ~OPTIONBYTE_ALL) == 0x00U)) + +#if defined(FLASH_DBANK_SUPPORT) +#define IS_OB_WRPAREA(__VALUE__) \ + ((FLASH_BANK_NB == 2U) ? \ + (((__VALUE__) == OB_WRPAREA_ZONE_A) || ((__VALUE__) == OB_WRPAREA_ZONE_B) || \ + ((__VALUE__) == OB_WRPAREA_ZONE2_A) || ((__VALUE__) == OB_WRPAREA_ZONE2_B)) : \ + (((__VALUE__) == OB_WRPAREA_ZONE_A) || ((__VALUE__) == OB_WRPAREA_ZONE_B))) +#else +#define IS_OB_WRPAREA(__VALUE__) (((__VALUE__) == OB_WRPAREA_ZONE_A)\ + || ((__VALUE__) == OB_WRPAREA_ZONE_B)) +#endif /* FLASH_DBANK_SUPPORT */ + +#define IS_OB_RDP_LEVEL(__LEVEL__) (((__LEVEL__) == OB_RDP_LEVEL_0) ||\ + ((__LEVEL__) == OB_RDP_LEVEL_1) ||\ + ((__LEVEL__) == OB_RDP_LEVEL_2)) + +#define IS_OB_USER_TYPE(__TYPE__) ((((__TYPE__) & OB_USER_ALL) != 0x00U) && \ + (((__TYPE__) & ~OB_USER_ALL) == 0x00U)) + +#define IS_OB_USER_CONFIG(__TYPE__,__CONFIG__) ((~(__TYPE__) & (__CONFIG__)) == 0x00U) + +#if defined(FLASH_PCROP_SUPPORT) +#if defined(FLASH_DBANK_SUPPORT) +#define IS_OB_PCROP_CONFIG(__CONFIG__) \ + ((FLASH_BANK_NB == 2U) ? \ + (((__CONFIG__) & ~(OB_PCROP_ZONE_A | OB_PCROP_ZONE_B | \ + OB_PCROP_ZONE2_A | OB_PCROP_ZONE2_B | OB_PCROP_RDP_ERASE)) == 0x00U): \ + (((__CONFIG__) & ~(OB_PCROP_ZONE_A | OB_PCROP_ZONE_B | OB_PCROP_RDP_ERASE)) == 0x00U)) +#else +#define IS_OB_PCROP_CONFIG(__CONFIG__) (((__CONFIG__)\ + & ~(OB_PCROP_ZONE_A | OB_PCROP_ZONE_B | OB_PCROP_RDP_ERASE)) == 0x00U) +#endif /* FLASH_DBANK_SUPPORT */ +#endif /* FLASH_PCROP_SUPPORT */ + +#if defined(FLASH_SECURABLE_MEMORY_SUPPORT) +#define IS_OB_SEC_BOOT_LOCK(__VALUE__) (((__VALUE__) == OB_BOOT_ENTRY_FORCED_NONE)\ + || ((__VALUE__) == OB_BOOT_ENTRY_FORCED_FLASH)) + +#define IS_OB_SEC_SIZE(__VALUE__) ((__VALUE__) < (FLASH_PAGE_NB + 1U)) +#endif /* FLASH_SECURABLE_MEMORY_SUPPORT */ + +#define IS_FLASH_LATENCY(__LATENCY__) (((__LATENCY__) == FLASH_LATENCY_0) || \ + ((__LATENCY__) == FLASH_LATENCY_1) || \ + ((__LATENCY__) == FLASH_LATENCY_2)) +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_FLASH_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_flash_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_flash_ex.h new file mode 100644 index 0000000..6df8410 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_flash_ex.h @@ -0,0 +1,116 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_flash_ex.h + * @author MCD Application Team + * @brief Header file of FLASH HAL Extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_FLASH_EX_H +#define STM32G0xx_HAL_FLASH_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup FLASHEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup FLASHEx_Exported_Constants FLASH Exported Constants + * @{ + */ +/** @defgroup FLASHEx_Empty_Check FLASHEx Empty Check + * @{ + */ +#define FLASH_PROG_NOT_EMPTY 0x00000000u /*!< 1st location in Flash is programmed */ +#define FLASH_PROG_EMPTY FLASH_ACR_PROGEMPTY /*!< 1st location in Flash is empty */ +/** + * @} + */ +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup FLASHEx_Exported_Functions + * @{ + */ + +/* Extended Program operation functions *************************************/ +/** @addtogroup FLASHEx_Exported_Functions_Group1 + * @{ + */ +HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError); +HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit); +void HAL_FLASHEx_EnableDebugger(void); +void HAL_FLASHEx_DisableDebugger(void); +uint32_t HAL_FLASHEx_FlashEmptyCheck(void); +void HAL_FLASHEx_ForceFlashEmpty(uint32_t FlashEmpty); +#if defined(FLASH_SECURABLE_MEMORY_SUPPORT) +void HAL_FLASHEx_EnableSecMemProtection(uint32_t Banks); +#endif /* FLASH_SECURABLE_MEMORY_SUPPORT */ +HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit); +void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit); +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup FLASHEx_Private_Constants FLASHEx Private Constants + * @{ + */ +#define FLASH_PCROP_GRANULARITY_OFFSET 9u /*!< FLASH Code Readout Protection granularity offset */ +#define FLASH_PCROP_GRANULARITY (1UL << FLASH_PCROP_GRANULARITY_OFFSET) /*!< FLASH Code Readout Protection granularity, 512 Bytes */ +/** + * @} + */ + + +/** @defgroup FLASHEx_Private_Macros FLASHEx Private Macros + * @{ + */ +#define IS_FLASH_EMPTY_CHECK(__VALUE__) (((__VALUE__) == FLASH_PROG_EMPTY) || ((__VALUE__) == FLASH_PROG_NOT_EMPTY)) +void FLASH_PageErase(uint32_t Banks, uint32_t Page); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_FLASH_EX_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_gpio.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_gpio.h new file mode 100644 index 0000000..3768993 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_gpio.h @@ -0,0 +1,362 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_gpio.h + * @author MCD Application Team + * @brief Header file of GPIO HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_GPIO_H +#define STM32G0xx_HAL_GPIO_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @defgroup GPIO GPIO + * @brief GPIO HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup GPIO_Exported_Types GPIO Exported Types + * @{ + */ +/** + * @brief GPIO Init structure definition + */ +typedef struct +{ + uint32_t Pin; /*!< Specifies the GPIO pins to be configured. + This parameter can be any value of @ref GPIO_pins */ + + uint32_t Mode; /*!< Specifies the operating mode for the selected pins. + This parameter can be a value of @ref GPIO_mode */ + + uint32_t Pull; /*!< Specifies the Pull-up or Pull-Down activation for the selected pins. + This parameter can be a value of @ref GPIO_pull */ + + uint32_t Speed; /*!< Specifies the speed for the selected pins. + This parameter can be a value of @ref GPIO_speed */ + + uint32_t Alternate; /*!< Peripheral to be connected to the selected pins + This parameter can be a value of @ref GPIOEx_Alternate_function_selection */ +} GPIO_InitTypeDef; + +/** + * @brief GPIO Bit SET and Bit RESET enumeration + */ +typedef enum +{ + GPIO_PIN_RESET = 0U, + GPIO_PIN_SET +} GPIO_PinState; +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup GPIO_Exported_Constants GPIO Exported Constants + * @{ + */ +/** @defgroup GPIO_pins GPIO pins + * @{ + */ +#define GPIO_PIN_0 ((uint16_t)0x0001) /* Pin 0 selected */ +#define GPIO_PIN_1 ((uint16_t)0x0002) /* Pin 1 selected */ +#define GPIO_PIN_2 ((uint16_t)0x0004) /* Pin 2 selected */ +#define GPIO_PIN_3 ((uint16_t)0x0008) /* Pin 3 selected */ +#define GPIO_PIN_4 ((uint16_t)0x0010) /* Pin 4 selected */ +#define GPIO_PIN_5 ((uint16_t)0x0020) /* Pin 5 selected */ +#define GPIO_PIN_6 ((uint16_t)0x0040) /* Pin 6 selected */ +#define GPIO_PIN_7 ((uint16_t)0x0080) /* Pin 7 selected */ +#define GPIO_PIN_8 ((uint16_t)0x0100) /* Pin 8 selected */ +#define GPIO_PIN_9 ((uint16_t)0x0200) /* Pin 9 selected */ +#define GPIO_PIN_10 ((uint16_t)0x0400) /* Pin 10 selected */ +#define GPIO_PIN_11 ((uint16_t)0x0800) /* Pin 11 selected */ +#define GPIO_PIN_12 ((uint16_t)0x1000) /* Pin 12 selected */ +#define GPIO_PIN_13 ((uint16_t)0x2000) /* Pin 13 selected */ +#define GPIO_PIN_14 ((uint16_t)0x4000) /* Pin 14 selected */ +#define GPIO_PIN_15 ((uint16_t)0x8000) /* Pin 15 selected */ +#define GPIO_PIN_All ((uint16_t)0xFFFF) /* All pins selected */ + +#define GPIO_PIN_MASK (0x0000FFFFu) /* PIN mask for assert test */ +/** + * @} + */ + +/** @defgroup GPIO_mode GPIO mode + * @brief GPIO Configuration Mode + * Elements values convention: 0x00WX00YZ + * - W : EXTI trigger detection on 3 bits + * - X : EXTI mode (IT or Event) on 2 bits + * - Y : Output type (Push Pull or Open Drain) on 1 bit + * - Z : GPIO mode (Input, Output, Alternate or Analog) on 2 bits + * @{ + */ +#define GPIO_MODE_INPUT MODE_INPUT /*!< Input Floating Mode */ +#define GPIO_MODE_OUTPUT_PP (MODE_OUTPUT | OUTPUT_PP) /*!< Output Push Pull Mode */ +#define GPIO_MODE_OUTPUT_OD (MODE_OUTPUT | OUTPUT_OD) /*!< Output Open Drain Mode */ +#define GPIO_MODE_AF_PP (MODE_AF | OUTPUT_PP) /*!< Alternate Function Push Pull Mode */ +#define GPIO_MODE_AF_OD (MODE_AF | OUTPUT_OD) /*!< Alternate Function Open Drain Mode */ +#define GPIO_MODE_ANALOG MODE_ANALOG /*!< Analog Mode */ +#define GPIO_MODE_IT_RISING (MODE_INPUT | EXTI_IT | TRIGGER_RISING) /*!< External Interrupt Mode with Rising edge trigger detection */ +#define GPIO_MODE_IT_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_FALLING) /*!< External Interrupt Mode with Falling edge trigger detection */ +#define GPIO_MODE_IT_RISING_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_RISING | TRIGGER_FALLING) /*!< External Interrupt Mode with Rising/Falling edge trigger detection */ +#define GPIO_MODE_EVT_RISING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING) /*!< External Event Mode with Rising edge trigger detection */ +#define GPIO_MODE_EVT_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_FALLING) /*!< External Event Mode with Falling edge trigger detection */ +#define GPIO_MODE_EVT_RISING_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING | TRIGGER_FALLING) /*!< External Event Mode with Rising/Falling edge trigger detection */ +/** + * @} + */ + +/** @defgroup GPIO_speed GPIO speed + * @brief GPIO Output Maximum frequency + * @{ + */ +#define GPIO_SPEED_FREQ_LOW 0x00000000u /*!< Low speed */ +#define GPIO_SPEED_FREQ_MEDIUM 0x00000001u /*!< Medium speed */ +#define GPIO_SPEED_FREQ_HIGH 0x00000002u /*!< High speed */ +#define GPIO_SPEED_FREQ_VERY_HIGH 0x00000003u /*!< Very high speed */ +/** + * @} + */ + +/** @defgroup GPIO_pull GPIO pull + * @brief GPIO Pull-Up or Pull-Down Activation + * @{ + */ +#define GPIO_NOPULL 0x00000000u /*!< No Pull-up or Pull-down activation */ +#define GPIO_PULLUP 0x00000001u /*!< Pull-up activation */ +#define GPIO_PULLDOWN 0x00000002u /*!< Pull-down activation */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup GPIO_Exported_Macros GPIO Exported Macros + * @{ + */ + +/** + * @brief Check whether the specified EXTI line is rising edge asserted or not. + * @param __EXTI_LINE__ specifies the EXTI line to check. + * This parameter can be GPIO_PIN_x where x can be(0..15) + * @retval The new state of __EXTI_LINE__ (SET or RESET). + */ +#define __HAL_GPIO_EXTI_GET_RISING_IT(__EXTI_LINE__) (EXTI->RPR1 & (__EXTI_LINE__)) + +/** + * @brief Clear the EXTI line rising pending bits. + * @param __EXTI_LINE__ specifies the EXTI lines to clear. + * This parameter can be any combination of GPIO_PIN_x where x can be (0..15) + * @retval None + */ +#define __HAL_GPIO_EXTI_CLEAR_RISING_IT(__EXTI_LINE__) (EXTI->RPR1 = (__EXTI_LINE__)) + +/** + * @brief Check whether the specified EXTI line is falling edge asserted or not. + * @param __EXTI_LINE__ specifies the EXTI line to check. + * This parameter can be GPIO_PIN_x where x can be(0..15) + * @retval The new state of __EXTI_LINE__ (SET or RESET). + */ +#define __HAL_GPIO_EXTI_GET_FALLING_IT(__EXTI_LINE__) (EXTI->FPR1 & (__EXTI_LINE__)) + +/** + * @brief Clear the EXTI line falling pending bits. + * @param __EXTI_LINE__ specifies the EXTI lines to clear. + * This parameter can be any combination of GPIO_PIN_x where x can be (0..15) + * @retval None + */ +#define __HAL_GPIO_EXTI_CLEAR_FALLING_IT(__EXTI_LINE__) (EXTI->FPR1 = (__EXTI_LINE__)) + +/** + * @brief Check whether the specified EXTI line is asserted or not. + * @param __EXTI_LINE__ specifies the EXTI line to check. + * This parameter can be GPIO_PIN_x where x can be(0..15) + * @retval The new state of __EXTI_LINE__ (SET or RESET). + */ +#define __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (__HAL_GPIO_EXTI_GET_RISING_IT(__EXTI_LINE__) || \ + __HAL_GPIO_EXTI_GET_FALLING_IT(__EXTI_LINE__)) + +/** + * @brief Clear the EXTI's line pending bits. + * @param __EXTI_LINE__ specifies the EXTI lines to clear. + * This parameter can be any combination of GPIO_PIN_x where x can be (0..15) + * @retval None + */ +#define __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) \ + do { \ + __HAL_GPIO_EXTI_CLEAR_RISING_IT(__EXTI_LINE__); \ + __HAL_GPIO_EXTI_CLEAR_FALLING_IT(__EXTI_LINE__); \ + } while(0) + + +/** + * @brief Generate a Software interrupt on selected EXTI line. + * @param __EXTI_LINE__ specifies the EXTI line to check. + * This parameter can be GPIO_PIN_x where x can be(0..15) + * @retval None + */ +#define __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER1 |= (__EXTI_LINE__)) + +/** + * @brief Check whether the specified EXTI line flag is set or not. + * @param __EXTI_LINE__ specifies the EXTI line flag to check. + * This parameter can be GPIO_PIN_x where x can be(0..15) + * @retval The new state of __EXTI_LINE__ (SET or RESET). + */ +#define __HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) + +/** + * @brief Clear the EXTI line pending flags. + * @param __EXTI_LINE__ specifies the EXTI lines flags to clear. + * This parameter can be any combination of GPIO_PIN_x where x can be (0..15) + * @retval None + */ +#define __HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup GPIO_Private_Constants GPIO Private Constants + * @{ + */ +#define GPIO_MODE_Pos 0u +#define GPIO_MODE (0x3uL << GPIO_MODE_Pos) +#define MODE_INPUT (0x0uL << GPIO_MODE_Pos) +#define MODE_OUTPUT (0x1uL << GPIO_MODE_Pos) +#define MODE_AF (0x2uL << GPIO_MODE_Pos) +#define MODE_ANALOG (0x3uL << GPIO_MODE_Pos) +#define OUTPUT_TYPE_Pos 4u +#define OUTPUT_TYPE (0x1uL << OUTPUT_TYPE_Pos) +#define OUTPUT_PP (0x0uL << OUTPUT_TYPE_Pos) +#define OUTPUT_OD (0x1uL << OUTPUT_TYPE_Pos) +#define EXTI_MODE_Pos 16u +#define EXTI_MODE (0x3uL << EXTI_MODE_Pos) +#define EXTI_IT (0x1uL << EXTI_MODE_Pos) +#define EXTI_EVT (0x2uL << EXTI_MODE_Pos) +#define TRIGGER_MODE_Pos 20u +#define TRIGGER_MODE (0x7uL << TRIGGER_MODE_Pos) +#define TRIGGER_RISING (0x1uL << TRIGGER_MODE_Pos) +#define TRIGGER_FALLING (0x2uL << TRIGGER_MODE_Pos) +/** + * @} + */ + +/** @defgroup GPIO_Private_Macros GPIO Private Macros + * @{ + */ +#define IS_GPIO_PIN_ACTION(ACTION) (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET)) + +#define IS_GPIO_PIN(__PIN__) ((((uint32_t)(__PIN__) & GPIO_PIN_MASK) != 0x00u) &&\ + (((uint32_t)(__PIN__) & ~GPIO_PIN_MASK) == 0x00u)) + +#define IS_GPIO_MODE(__MODE__) (((__MODE__) == GPIO_MODE_INPUT) ||\ + ((__MODE__) == GPIO_MODE_OUTPUT_PP) ||\ + ((__MODE__) == GPIO_MODE_OUTPUT_OD) ||\ + ((__MODE__) == GPIO_MODE_AF_PP) ||\ + ((__MODE__) == GPIO_MODE_AF_OD) ||\ + ((__MODE__) == GPIO_MODE_IT_RISING) ||\ + ((__MODE__) == GPIO_MODE_IT_FALLING) ||\ + ((__MODE__) == GPIO_MODE_IT_RISING_FALLING) ||\ + ((__MODE__) == GPIO_MODE_EVT_RISING) ||\ + ((__MODE__) == GPIO_MODE_EVT_FALLING) ||\ + ((__MODE__) == GPIO_MODE_EVT_RISING_FALLING) ||\ + ((__MODE__) == GPIO_MODE_ANALOG)) + +#define IS_GPIO_SPEED(__SPEED__) (((__SPEED__) == GPIO_SPEED_FREQ_LOW) ||\ + ((__SPEED__) == GPIO_SPEED_FREQ_MEDIUM) ||\ + ((__SPEED__) == GPIO_SPEED_FREQ_HIGH) ||\ + ((__SPEED__) == GPIO_SPEED_FREQ_VERY_HIGH)) + +#define IS_GPIO_PULL(__PULL__) (((__PULL__) == GPIO_NOPULL) ||\ + ((__PULL__) == GPIO_PULLUP) || \ + ((__PULL__) == GPIO_PULLDOWN)) +/** + * @} + */ + +/* Include GPIO HAL Extended module */ +#include "stm32g0xx_hal_gpio_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup GPIO_Exported_Functions GPIO Exported Functions + * @brief GPIO Exported Functions + * @{ + */ + +/** @defgroup GPIO_Exported_Functions_Group1 Initialization/de-initialization functions + * @brief Initialization and Configuration functions + * @{ + */ + +/* Initialization and de-initialization functions *****************************/ +void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init); +void HAL_GPIO_DeInit(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin); + +/** + * @} + */ + +/** @defgroup GPIO_Exported_Functions_Group2 IO operation functions + * @brief IO operation functions + * @{ + */ + +/* IO operation functions *****************************************************/ +GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin); +void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState); +void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin); +HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin); +void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin); +void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin); +void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_GPIO_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h new file mode 100644 index 0000000..5ddf336 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h @@ -0,0 +1,836 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_gpio_ex.h + * @author MCD Application Team + * @brief Header file of GPIO HAL Extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_GPIO_EX_H +#define STM32G0xx_HAL_GPIO_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @defgroup GPIOEx GPIOEx + * @brief GPIO Extended HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup GPIOEx_Exported_Constants GPIOEx Exported Constants + * @{ + */ + +/** @defgroup GPIOEx_Alternate_function_selection GPIOEx Alternate function selection + * @{ + */ +#if defined (STM32G0C1xx) || defined (STM32G0B1xx) +/*------------------------- STM32G0C1xx / STM32G0B1xx ------------------------*/ +/** + * @brief AF 0 selection + */ +#define GPIO_AF0_CEC ((uint8_t)0x00) /*!< CEC Alternate Function mapping */ +#define GPIO_AF0_CRS ((uint8_t)0x00) /*!< CRS Alternate Function mapping */ +#define GPIO_AF0_EVENTOUT ((uint8_t)0x00) /*!< EVENTOUT Alternate Function mapping */ +#define GPIO_AF0_IR ((uint8_t)0x00) /*!< IR Alternate Function mapping */ +#define GPIO_AF0_LPTIM1 ((uint8_t)0x00) /*!< LPTIM1 Alternate Function mapping */ +#define GPIO_AF0_MCO ((uint8_t)0x00) /*!< MCO (MCO1) Alternate Function mapping */ +#define GPIO_AF0_OSC ((uint8_t)0x00) /*!< OSC (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF0_OSC32 ((uint8_t)0x00) /*!< OSC32 (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF0_SWJ ((uint8_t)0x00) /*!< SWJ (SWD) Alternate Function mapping */ +#define GPIO_AF0_SPI1 ((uint8_t)0x00) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF0_SPI2 ((uint8_t)0x00) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF0_TIM14 ((uint8_t)0x00) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF0_TIM15 ((uint8_t)0x00) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF0_TIM16 ((uint8_t)0x00) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF0_TIM17 ((uint8_t)0x00) /*!< TIM17 Alternate Function mapping */ +#define GPIO_AF0_USART1 ((uint8_t)0x00) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF0_USART2 ((uint8_t)0x00) /*!< USART2 Alternate Function mapping */ +#define GPIO_AF0_USART3 ((uint8_t)0x00) /*!< USART3 Alternate Function mapping */ +#define GPIO_AF0_USART4 ((uint8_t)0x00) /*!< USART4 Alternate Function mapping */ +#define GPIO_AF0_UCPD1 ((uint8_t)0x00) /*!< UCPD1 Alternate Function mapping */ +#define GPIO_AF0_UCPD2 ((uint8_t)0x00) /*!< UCPD2 Alternate Function mapping */ + +/** + * @brief AF 1 selection + */ +#define GPIO_AF1_CEC ((uint8_t)0x01) /*!< CEC Alternate Function mapping */ +#define GPIO_AF1_EVENTOUT ((uint8_t)0x01) /*!< EVENTOUT Alternate Function mapping */ +#define GPIO_AF1_IR ((uint8_t)0x01) /*!< IR Alternate Function mapping */ +#define GPIO_AF1_LPTIM2 ((uint8_t)0x01) /*!< LPTIM2 Alternate Function mapping */ +#define GPIO_AF1_LPUART1 ((uint8_t)0x01) /*!< LPUART1 Alternate Function mapping */ +#define GPIO_AF1_LPUART2 ((uint8_t)0x01) /*!< LPUART2 Alternate Function mapping */ +#define GPIO_AF1_OSC ((uint8_t)0x01) /*!< OSC (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF1_SPI1 ((uint8_t)0x01) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF1_SPI2 ((uint8_t)0x01) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM3 ((uint8_t)0x01) /*!< TIM3 Alternate Function mapping */ +#define GPIO_AF1_USART1 ((uint8_t)0x01) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF1_USART2 ((uint8_t)0x01) /*!< USART2 Alternate Function mapping */ +#define GPIO_AF1_USART4 ((uint8_t)0x01) /*!< USART4 Alternate Function mapping */ +#define GPIO_AF1_UCPD1 ((uint8_t)0x01) /*!< UCPD1 Alternate Function mapping */ +#define GPIO_AF1_UCPD2 ((uint8_t)0x01) /*!< UCPD2 Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ +#define GPIO_AF2_LPTIM1 ((uint8_t)0x02) /*!< LPTIM1 Alternate Function mapping */ +#define GPIO_AF2_LPTIM2 ((uint8_t)0x02) /*!< LPTIM2 Alternate Function mapping */ +#define GPIO_AF2_TIM1 ((uint8_t)0x02) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF2_TIM2 ((uint8_t)0x02) /*!< TIM2 Alternate Function mapping */ +#define GPIO_AF2_TIM4 ((uint8_t)0x02) /*!< TIM4 Alternate Function mapping */ +#define GPIO_AF2_TIM14 ((uint8_t)0x02) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF2_TIM15 ((uint8_t)0x02) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF2_TIM16 ((uint8_t)0x02) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF2_TIM17 ((uint8_t)0x02) /*!< TIM17 Alternate Function mapping */ +#define GPIO_AF2_USB ((uint8_t)0x02) /*!< USB Alternate Function mapping */ + + +/** + * @brief AF 3 selection + */ +#define GPIO_AF3_FDCAN1 ((uint8_t)0x03) /*!< FDCAN1 Alternate Function mapping */ +#define GPIO_AF3_FDCAN2 ((uint8_t)0x03) /*!< FDCAN2 Alternate Function mapping */ +#define GPIO_AF3_LPUART2 ((uint8_t)0x03) /*!< LPUART2 Alternate Function mapping */ +#define GPIO_AF3_USART5 ((uint8_t)0x03) /*!< USART5 Alternate Function mapping */ +#define GPIO_AF3_USART6 ((uint8_t)0x03) /*!< USART6 Alternate Function mapping */ +#define GPIO_AF3_MCO2 ((uint8_t)0x03) /*!< MCO2 Alternate Function mapping */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_CRS ((uint8_t)0x04) /*!< CRS Alternate Function mapping */ +#define GPIO_AF4_SPI2 ((uint8_t)0x04) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF4_SPI3 ((uint8_t)0x04) /*!< SPI3 Alternate Function mapping */ +#define GPIO_AF4_TIM14 ((uint8_t)0x04) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF4_TIM15 ((uint8_t)0x04) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF4_USART1 ((uint8_t)0x04) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF4_USART3 ((uint8_t)0x04) /*!< USART3 Alternate Function mapping */ +#define GPIO_AF4_USART4 ((uint8_t)0x04) /*!< USART4 Alternate Function mapping */ +#define GPIO_AF4_USART6 ((uint8_t)0x04) /*!< USART6 Alternate Function mapping */ +#define GPIO_AF4_UCPD1 ((uint8_t)0x04) /*!< UCPD1 Alternate Function mapping */ +#define GPIO_AF4_UCPD2 ((uint8_t)0x04) /*!< UCPD2 Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_LPTIM1 ((uint8_t)0x05) /*!< LPTIM1 Alternate Function mapping */ +#define GPIO_AF5_LPTIM2 ((uint8_t)0x05) /*!< LPTIM2 Alternate Function mapping */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF5_SPI2 ((uint8_t)0x05) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF5_TIM1 ((uint8_t)0x05) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF5_TIM15 ((uint8_t)0x05) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF5_TIM16 ((uint8_t)0x05) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF5_TIM17 ((uint8_t)0x05) /*!< TIM17 Alternate Function mapping */ +#define GPIO_AF5_USART3 ((uint8_t)0x05) /*!< USART3 Alternate Function mapping */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_I2C1 ((uint8_t)0x06) /*!< I2C1 Alternate Function mapping */ +#define GPIO_AF6_I2C2 ((uint8_t)0x06) /*!< I2C2 Alternate Function mapping */ +#define GPIO_AF6_I2C3 ((uint8_t)0x06) /*!< I2C3 Alternate Function mapping */ +#define GPIO_AF6_LPUART1 ((uint8_t)0x06) /*!< LPUART1 Alternate Function mapping */ +#define GPIO_AF6_UCPD1 ((uint8_t)0x06) /*!< UCPD1 Alternate Function mapping */ +#define GPIO_AF6_UCPD2 ((uint8_t)0x06) /*!< UCPD2 Alternate Function mapping */ +#define GPIO_AF6_USB ((uint8_t)0x06) /*!< USB Alternate Function mapping */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_COMP1 ((uint8_t)0x07) /*!< COMP1 Alternate Function mapping */ +#define GPIO_AF7_COMP2 ((uint8_t)0x07) /*!< COMP2 Alternate Function mapping */ +#define GPIO_AF7_COMP3 ((uint8_t)0x07) /*!< COMP3 Alternate Function mapping */ +#define GPIO_AF7_EVENTOUT ((uint8_t)0x07) /*!< EVENTOUT Alternate Function mapping */ + +/** + * @brief AF 8 selection + */ +#define GPIO_AF8_I2C2 ((uint8_t)0x08) /*!< I2C2 Alternate Function mapping */ +#define GPIO_AF8_USART5 ((uint8_t)0x08) /*!< USART5 Alternate Function mapping */ +#define GPIO_AF8_USART6 ((uint8_t)0x08) /*!< USART5 Alternate Function mapping */ + +/** + * @brief AF 9 selection + */ +#define GPIO_AF9_I2C3 ((uint8_t)0x09) /*!< I2C3 Alternate Function mapping */ +#define GPIO_AF9_SPI3 ((uint8_t)0x09) /*!< SPI3 Alternate Function mapping */ +#define GPIO_AF9_TIM4 ((uint8_t)0x09) /*!< TIM4 Alternate Function mapping */ + +/** + * @brief AF 10 selection + */ +#define GPIO_AF10_LPUART2 ((uint8_t)0x0A) /*!< LPUART2 Alternate Function mapping */ + +#define IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x0A) + +#endif /* STM32G0C1xx || STM32G0B1xx */ + +#if defined (STM32G0B0xx) +/*------------------------- STM32G0B0xx ------------------------*/ +/** + * @brief AF 0 selection + */ +#define GPIO_AF0_CRS ((uint8_t)0x00) /*!< CRS Alternate Function mapping */ +#define GPIO_AF0_EVENTOUT ((uint8_t)0x00) /*!< EVENTOUT Alternate Function mapping */ +#define GPIO_AF0_IR ((uint8_t)0x00) /*!< IR Alternate Function mapping */ +#define GPIO_AF0_MCO ((uint8_t)0x00) /*!< MCO (MCO1) Alternate Function mapping */ +#define GPIO_AF0_OSC ((uint8_t)0x00) /*!< OSC (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF0_OSC32 ((uint8_t)0x00) /*!< OSC32 (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF0_SWJ ((uint8_t)0x00) /*!< SWJ (SWD) Alternate Function mapping */ +#define GPIO_AF0_SPI1 ((uint8_t)0x00) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF0_SPI2 ((uint8_t)0x00) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF0_TIM14 ((uint8_t)0x00) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF0_TIM15 ((uint8_t)0x00) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF0_TIM16 ((uint8_t)0x00) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF0_TIM17 ((uint8_t)0x00) /*!< TIM17 Alternate Function mapping */ +#define GPIO_AF0_USART1 ((uint8_t)0x00) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF0_USART2 ((uint8_t)0x00) /*!< USART2 Alternate Function mapping */ +#define GPIO_AF0_USART3 ((uint8_t)0x00) /*!< USART3 Alternate Function mapping */ +#define GPIO_AF0_USART4 ((uint8_t)0x00) /*!< USART4 Alternate Function mapping */ + +/** + * @brief AF 1 selection + */ +#define GPIO_AF1_EVENTOUT ((uint8_t)0x01) /*!< EVENTOUT Alternate Function mapping */ +#define GPIO_AF1_IR ((uint8_t)0x01) /*!< IR Alternate Function mapping */ +#define GPIO_AF1_OSC ((uint8_t)0x01) /*!< OSC (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF1_SPI1 ((uint8_t)0x01) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF1_SPI2 ((uint8_t)0x01) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM3 ((uint8_t)0x01) /*!< TIM3 Alternate Function mapping */ +#define GPIO_AF1_USART1 ((uint8_t)0x01) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF1_USART2 ((uint8_t)0x01) /*!< USART2 Alternate Function mapping */ +#define GPIO_AF1_USART4 ((uint8_t)0x01) /*!< USART4 Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ +#define GPIO_AF2_TIM1 ((uint8_t)0x02) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF2_TIM4 ((uint8_t)0x02) /*!< TIM4 Alternate Function mapping */ +#define GPIO_AF2_TIM14 ((uint8_t)0x02) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF2_TIM15 ((uint8_t)0x02) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF2_TIM16 ((uint8_t)0x02) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF2_TIM17 ((uint8_t)0x02) /*!< TIM17 Alternate Function mapping */ +#define GPIO_AF2_USB ((uint8_t)0x02) /*!< USB Alternate Function mapping */ + + +/** + * @brief AF 3 selection + */ +#define GPIO_AF3_USART5 ((uint8_t)0x03) /*!< USART5 Alternate Function mapping */ +#define GPIO_AF3_USART6 ((uint8_t)0x03) /*!< USART6 Alternate Function mapping */ +#define GPIO_AF3_MCO2 ((uint8_t)0x03) /*!< MCO2 Alternate Function mapping */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_CRS ((uint8_t)0x04) /*!< CRS Alternate Function mapping */ +#define GPIO_AF4_SPI2 ((uint8_t)0x04) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF4_SPI3 ((uint8_t)0x04) /*!< SPI3 Alternate Function mapping */ +#define GPIO_AF4_TIM14 ((uint8_t)0x04) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF4_TIM15 ((uint8_t)0x04) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF4_USART1 ((uint8_t)0x04) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF4_USART3 ((uint8_t)0x04) /*!< USART3 Alternate Function mapping */ +#define GPIO_AF4_USART4 ((uint8_t)0x04) /*!< USART4 Alternate Function mapping */ +#define GPIO_AF4_USART6 ((uint8_t)0x04) /*!< USART6 Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF5_SPI2 ((uint8_t)0x05) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF5_TIM1 ((uint8_t)0x05) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF5_TIM15 ((uint8_t)0x05) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF5_TIM16 ((uint8_t)0x05) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF5_TIM17 ((uint8_t)0x05) /*!< TIM17 Alternate Function mapping */ +#define GPIO_AF5_USART3 ((uint8_t)0x05) /*!< USART3 Alternate Function mapping */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_I2C1 ((uint8_t)0x06) /*!< I2C1 Alternate Function mapping */ +#define GPIO_AF6_I2C2 ((uint8_t)0x06) /*!< I2C2 Alternate Function mapping */ +#define GPIO_AF6_I2C3 ((uint8_t)0x06) /*!< I2C3 Alternate Function mapping */ +#define GPIO_AF6_USB ((uint8_t)0x06) /*!< USB Alternate Function mapping */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_EVENTOUT ((uint8_t)0x07) /*!< EVENTOUT Alternate Function mapping */ + +/** + * @brief AF 8 selection + */ +#define GPIO_AF8_I2C2 ((uint8_t)0x08) /*!< I2C2 Alternate Function mapping */ +#define GPIO_AF8_USART5 ((uint8_t)0x08) /*!< USART5 Alternate Function mapping */ +#define GPIO_AF8_USART6 ((uint8_t)0x08) /*!< USART5 Alternate Function mapping */ + +/** + * @brief AF 9 selection + */ +#define GPIO_AF9_I2C3 ((uint8_t)0x09) /*!< I2C3 Alternate Function mapping */ +#define GPIO_AF9_SPI3 ((uint8_t)0x09) /*!< SPI3 Alternate Function mapping */ +#define GPIO_AF9_TIM4 ((uint8_t)0x09) /*!< TIM4 Alternate Function mapping */ + +#define IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x09) + +#endif /* STM32G0B0xx */ + + +#if defined (STM32G081xx) || defined (STM32G071xx) +/*------------------------- STM32G081xx / STM32G071xx ------------------------*/ +/** + * @brief AF 0 selection + */ +#define GPIO_AF0_CEC ((uint8_t)0x00) /*!< CEC Alternate Function mapping */ +#define GPIO_AF0_EVENTOUT ((uint8_t)0x00) /*!< EVENTOUT Alternate Function mapping */ +#define GPIO_AF0_IR ((uint8_t)0x00) /*!< IR Alternate Function mapping */ +#define GPIO_AF0_LPTIM1 ((uint8_t)0x00) /*!< LPTIM1 Alternate Function mapping */ +#define GPIO_AF0_MCO ((uint8_t)0x00) /*!< MCO (MCO1) Alternate Function mapping */ +#define GPIO_AF0_OSC ((uint8_t)0x00) /*!< OSC (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF0_OSC32 ((uint8_t)0x00) /*!< OSC32 (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF0_SWJ ((uint8_t)0x00) /*!< SWJ (SWD) Alternate Function mapping */ +#define GPIO_AF0_SPI1 ((uint8_t)0x00) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF0_SPI2 ((uint8_t)0x00) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF0_TIM14 ((uint8_t)0x00) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF0_USART1 ((uint8_t)0x00) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF0_USART2 ((uint8_t)0x00) /*!< USART2 Alternate Function mapping */ +#define GPIO_AF0_USART3 ((uint8_t)0x00) /*!< USART3 Alternate Function mapping */ +#define GPIO_AF0_UCPD1 ((uint8_t)0x00) /*!< UCPD1 Alternate Function mapping */ +#define GPIO_AF0_UCPD2 ((uint8_t)0x00) /*!< UCPD2 Alternate Function mapping */ + +/** + * @brief AF 1 selection + */ +#define GPIO_AF1_CEC ((uint8_t)0x01) /*!< CEC Alternate Function mapping */ +#define GPIO_AF1_IR ((uint8_t)0x01) /*!< IR Alternate Function mapping */ +#define GPIO_AF1_LPUART1 ((uint8_t)0x01) /*!< LPUART1 Alternate Function mapping */ +#define GPIO_AF1_OSC ((uint8_t)0x01) /*!< OSC (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF1_SPI1 ((uint8_t)0x01) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF1_SPI2 ((uint8_t)0x01) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM3 ((uint8_t)0x01) /*!< TIM3 Alternate Function mapping */ +#define GPIO_AF1_USART1 ((uint8_t)0x01) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF1_USART2 ((uint8_t)0x01) /*!< USART2 Alternate Function mapping */ +#define GPIO_AF1_USART4 ((uint8_t)0x01) /*!< USART4 Alternate Function mapping */ +#define GPIO_AF1_UCPD1 ((uint8_t)0x01) /*!< UCPD1 Alternate Function mapping */ +#define GPIO_AF1_UCPD2 ((uint8_t)0x01) /*!< UCPD2 Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ +#define GPIO_AF2_LPTIM1 ((uint8_t)0x02) /*!< LPTIM1 Alternate Function mapping */ +#define GPIO_AF2_LPTIM2 ((uint8_t)0x02) /*!< LPTIM2 Alternate Function mapping */ +#define GPIO_AF2_TIM1 ((uint8_t)0x02) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF2_TIM2 ((uint8_t)0x02) /*!< TIM2 Alternate Function mapping */ +#define GPIO_AF2_TIM14 ((uint8_t)0x02) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF2_TIM15 ((uint8_t)0x02) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF2_TIM16 ((uint8_t)0x02) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF2_TIM17 ((uint8_t)0x02) /*!< TIM17 Alternate Function mapping */ + +/** + * @brief AF 3 selection + */ +#define GPIO_AF3_UCPD1 ((uint8_t)0x03) /*!< UCPD1 Alternate Function mapping */ +#define GPIO_AF3_UCPD2 ((uint8_t)0x03) /*!< UCPD2 Alternate Function mapping */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_SPI2 ((uint8_t)0x04) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF4_TIM14 ((uint8_t)0x04) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF4_TIM15 ((uint8_t)0x04) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF4_USART1 ((uint8_t)0x04) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF4_USART3 ((uint8_t)0x04) /*!< USART3 Alternate Function mapping */ +#define GPIO_AF4_USART4 ((uint8_t)0x04) /*!< USART4 Alternate Function mapping */ +#define GPIO_AF4_UCPD1 ((uint8_t)0x04) /*!< UCPD1 Alternate Function mapping */ +#define GPIO_AF4_UCPD2 ((uint8_t)0x04) /*!< UCPD2 Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_LPTIM1 ((uint8_t)0x05) /*!< LPTIM1 Alternate Function mapping */ +#define GPIO_AF5_LPTIM2 ((uint8_t)0x05) /*!< LPTIM2 Alternate Function mapping */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF5_SPI2 ((uint8_t)0x05) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF5_TIM1 ((uint8_t)0x05) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF5_TIM15 ((uint8_t)0x05) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF5_TIM16 ((uint8_t)0x05) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF5_TIM17 ((uint8_t)0x05) /*!< TIM17 Alternate Function mapping */ +#define GPIO_AF5_USART3 ((uint8_t)0x05) /*!< USART3 Alternate Function mapping */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_I2C1 ((uint8_t)0x06) /*!< I2C1 Alternate Function mapping */ +#define GPIO_AF6_I2C2 ((uint8_t)0x06) /*!< I2C2 Alternate Function mapping */ +#define GPIO_AF6_LPUART1 ((uint8_t)0x06) /*!< LPUART1 Alternate Function mapping */ +#define GPIO_AF6_UCPD1 ((uint8_t)0x06) /*!< UCPD1 Alternate Function mapping */ +#define GPIO_AF6_UCPD2 ((uint8_t)0x06) /*!< UCPD2 Alternate Function mapping */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_COMP1 ((uint8_t)0x07) /*!< COMP1 Alternate Function mapping */ +#define GPIO_AF7_COMP2 ((uint8_t)0x07) /*!< COMP2 Alternate Function mapping */ +#define GPIO_AF7_EVENTOUT ((uint8_t)0x07) /*!< EVENTOUT Alternate Function mapping */ + +#define IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x07) + +#endif /* STM32G081xx || STM32G071xx */ + +#if defined (STM32G070xx) +/** + * @brief AF 0 selection + */ +#define GPIO_AF0_EVENTOUT ((uint8_t)0x00) /*!< EVENTOUT Alternate Function mapping */ +#define GPIO_AF0_IR ((uint8_t)0x00) /*!< IR Alternate Function mapping */ +#define GPIO_AF0_MCO ((uint8_t)0x00) /*!< MCO (MCO1) Alternate Function mapping */ +#define GPIO_AF0_OSC ((uint8_t)0x00) /*!< OSC (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF0_OSC32 ((uint8_t)0x00) /*!< OSC32 (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF0_SWJ ((uint8_t)0x00) /*!< SWJ (SWD) Alternate Function mapping */ +#define GPIO_AF0_SPI1 ((uint8_t)0x00) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF0_SPI2 ((uint8_t)0x00) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF0_TIM14 ((uint8_t)0x00) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF0_USART1 ((uint8_t)0x00) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF0_USART2 ((uint8_t)0x00) /*!< USART2 Alternate Function mapping */ +#define GPIO_AF0_USART3 ((uint8_t)0x00) /*!< USART3 Alternate Function mapping */ + +/** + * @brief AF 1 selection + */ +#define GPIO_AF1_IR ((uint8_t)0x01) /*!< IR Alternate Function mapping */ +#define GPIO_AF1_OSC ((uint8_t)0x01) /*!< OSC (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF1_SPI1 ((uint8_t)0x01) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF1_SPI2 ((uint8_t)0x01) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM3 ((uint8_t)0x01) /*!< TIM3 Alternate Function mapping */ +#define GPIO_AF1_USART1 ((uint8_t)0x01) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF1_USART2 ((uint8_t)0x01) /*!< USART2 Alternate Function mapping */ +#define GPIO_AF1_USART4 ((uint8_t)0x01) /*!< USART4 Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ +#define GPIO_AF2_TIM1 ((uint8_t)0x02) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF2_TIM14 ((uint8_t)0x02) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF2_TIM15 ((uint8_t)0x02) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF2_TIM16 ((uint8_t)0x02) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF2_TIM17 ((uint8_t)0x02) /*!< TIM17 Alternate Function mapping */ + +/** + * @brief AF 3 selection + */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_SPI2 ((uint8_t)0x04) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF4_TIM14 ((uint8_t)0x04) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF4_TIM15 ((uint8_t)0x04) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF4_USART1 ((uint8_t)0x04) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF4_USART3 ((uint8_t)0x04) /*!< USART3 Alternate Function mapping */ +#define GPIO_AF4_USART4 ((uint8_t)0x04) /*!< USART4 Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF5_SPI2 ((uint8_t)0x05) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF5_TIM1 ((uint8_t)0x05) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF5_TIM15 ((uint8_t)0x05) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF5_TIM16 ((uint8_t)0x05) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF5_TIM17 ((uint8_t)0x05) /*!< TIM17 Alternate Function mapping */ +#define GPIO_AF5_USART3 ((uint8_t)0x05) /*!< USART3 Alternate Function mapping */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_I2C1 ((uint8_t)0x06) /*!< I2C1 Alternate Function mapping */ +#define GPIO_AF6_I2C2 ((uint8_t)0x06) /*!< I2C2 Alternate Function mapping */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_EVENTOUT ((uint8_t)0x07) /*!< EVENTOUT Alternate Function mapping */ + +#define IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x07) + +#endif /* STM32G070xx */ + +#if defined (STM32G051xx) || defined (STM32G061xx) +/*------------------------- STM32G061xx / STM32G051xx ------------------------*/ +/** + * @brief AF 0 selection + */ +#define GPIO_AF0_EVENTOUT ((uint8_t)0x00) /*!< EVENTOUT Alternate Function mapping */ +#define GPIO_AF0_IR ((uint8_t)0x00) /*!< IR Alternate Function mapping */ +#define GPIO_AF0_MCO ((uint8_t)0x00) /*!< MCO (MCO1) Alternate Function mapping */ +#define GPIO_AF0_OSC ((uint8_t)0x00) /*!< OSC (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF0_OSC32 ((uint8_t)0x00) /*!< OSC32 (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF0_SWJ ((uint8_t)0x00) /*!< SWJ (SWD) Alternate Function mapping */ +#define GPIO_AF0_SPI1 ((uint8_t)0x00) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF0_SPI2 ((uint8_t)0x00) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF0_TIM14 ((uint8_t)0x00) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF0_USART1 ((uint8_t)0x00) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF0_USART2 ((uint8_t)0x00) /*!< USART2 Alternate Function mapping */ + +/** + * @brief AF 1 selection + */ +#define GPIO_AF1_IR ((uint8_t)0x01) /*!< IR Alternate Function mapping */ +#define GPIO_AF1_LPUART1 ((uint8_t)0x01) /*!< LPUART1 Alternate Function mapping */ +#define GPIO_AF1_OSC ((uint8_t)0x01) /*!< OSC (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF1_SPI2 ((uint8_t)0x01) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM3 ((uint8_t)0x01) /*!< TIM3 Alternate Function mapping */ +#define GPIO_AF1_USART1 ((uint8_t)0x01) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF1_USART2 ((uint8_t)0x01) /*!< USART2 Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ +#define GPIO_AF2_TIM1 ((uint8_t)0x02) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF2_TIM2 ((uint8_t)0x02) /*!< TIM2 Alternate Function mapping */ +#define GPIO_AF2_TIM14 ((uint8_t)0x02) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF2_TIM15 ((uint8_t)0x02) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF2_TIM16 ((uint8_t)0x02) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF2_TIM17 ((uint8_t)0x02) /*!< TIM17 Alternate Function mapping */ + +/** + * @brief AF 3 selection + */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_SPI2 ((uint8_t)0x04) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF4_TIM14 ((uint8_t)0x04) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF4_TIM15 ((uint8_t)0x04) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF4_USART1 ((uint8_t)0x04) /*!< USART1 Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_LPTIM1 ((uint8_t)0x05) /*!< LPTIM1 Alternate Function mapping */ +#define GPIO_AF5_LPTIM2 ((uint8_t)0x05) /*!< LPTIM2 Alternate Function mapping */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF5_SPI2 ((uint8_t)0x05) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF5_TIM1 ((uint8_t)0x05) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF5_TIM15 ((uint8_t)0x05) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF5_TIM16 ((uint8_t)0x05) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF5_TIM17 ((uint8_t)0x05) /*!< TIM17 Alternate Function mapping */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_I2C1 ((uint8_t)0x06) /*!< I2C1 Alternate Function mapping */ +#define GPIO_AF6_I2C2 ((uint8_t)0x06) /*!< I2C2 Alternate Function mapping */ +#define GPIO_AF6_LPUART1 ((uint8_t)0x06) /*!< LPUART1 Alternate Function mapping */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_COMP1 ((uint8_t)0x07) /*!< COMP1 Alternate Function mapping */ +#define GPIO_AF7_COMP2 ((uint8_t)0x07) /*!< COMP2 Alternate Function mapping */ +#define GPIO_AF7_EVENTOUT ((uint8_t)0x07) /*!< EVENTOUT Alternate Function mapping */ + +#define IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x07) + +#endif /* STM32G051xx || STM32G061xx */ + +#if defined (STM32G050xx) +/*------------------------- STM32G050xx --------------------------------------*/ +/** + * @brief AF 0 selection + */ +#define GPIO_AF0_EVENTOUT ((uint8_t)0x00) /*!< EVENTOUT Alternate Function mapping */ +#define GPIO_AF0_IR ((uint8_t)0x00) /*!< IR Alternate Function mapping */ +#define GPIO_AF0_MCO ((uint8_t)0x00) /*!< MCO (MCO1) Alternate Function mapping */ +#define GPIO_AF0_OSC ((uint8_t)0x00) /*!< OSC (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF0_OSC32 ((uint8_t)0x00) /*!< OSC32 (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF0_SWJ ((uint8_t)0x00) /*!< SWJ (SWD) Alternate Function mapping */ +#define GPIO_AF0_SPI1 ((uint8_t)0x00) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF0_SPI2 ((uint8_t)0x00) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF0_TIM14 ((uint8_t)0x00) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF0_USART1 ((uint8_t)0x00) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF0_USART2 ((uint8_t)0x00) /*!< USART2 Alternate Function mapping */ + +/** + * @brief AF 1 selection + */ +#define GPIO_AF1_IR ((uint8_t)0x01) /*!< IR Alternate Function mapping */ +#define GPIO_AF1_OSC ((uint8_t)0x01) /*!< OSC (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF1_SPI2 ((uint8_t)0x01) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM3 ((uint8_t)0x01) /*!< TIM3 Alternate Function mapping */ +#define GPIO_AF1_USART1 ((uint8_t)0x01) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF1_USART2 ((uint8_t)0x01) /*!< USART2 Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ +#define GPIO_AF2_TIM1 ((uint8_t)0x02) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF2_TIM14 ((uint8_t)0x02) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF2_TIM15 ((uint8_t)0x02) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF2_TIM16 ((uint8_t)0x02) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF2_TIM17 ((uint8_t)0x02) /*!< TIM17 Alternate Function mapping */ + +/** + * @brief AF 3 selection + */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_SPI2 ((uint8_t)0x04) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF4_TIM14 ((uint8_t)0x04) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF4_TIM15 ((uint8_t)0x04) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF4_USART1 ((uint8_t)0x04) /*!< USART1 Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF5_SPI2 ((uint8_t)0x05) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF5_TIM1 ((uint8_t)0x05) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF5_TIM15 ((uint8_t)0x05) /*!< TIM15 Alternate Function mapping */ +#define GPIO_AF5_TIM16 ((uint8_t)0x05) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF5_TIM17 ((uint8_t)0x05) /*!< TIM17 Alternate Function mapping */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_I2C1 ((uint8_t)0x06) /*!< I2C1 Alternate Function mapping */ +#define GPIO_AF6_I2C2 ((uint8_t)0x06) /*!< I2C2 Alternate Function mapping */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_EVENTOUT ((uint8_t)0x07) /*!< EVENTOUT Alternate Function mapping */ + +#define IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x07) + +#endif /* STM32G050xx */ + +#if defined (STM32G031xx) || defined (STM32G041xx) +/*------------------------- STM32G041xx / STM32G031xx ------------------------*/ +/** + * @brief AF 0 selection + */ +#define GPIO_AF0_EVENTOUT ((uint8_t)0x00) /*!< EVENTOUT Alternate Function mapping */ +#define GPIO_AF0_IR ((uint8_t)0x00) /*!< IR Alternate Function mapping */ +#define GPIO_AF0_MCO ((uint8_t)0x00) /*!< MCO (MCO1) Alternate Function mapping */ +#define GPIO_AF0_OSC ((uint8_t)0x00) /*!< OSC (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF0_OSC32 ((uint8_t)0x00) /*!< OSC32 (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF0_SWJ ((uint8_t)0x00) /*!< SWJ (SWD) Alternate Function mapping */ +#define GPIO_AF0_SPI1 ((uint8_t)0x00) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF0_SPI2 ((uint8_t)0x00) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF0_TIM14 ((uint8_t)0x00) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF0_USART1 ((uint8_t)0x00) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF0_USART2 ((uint8_t)0x00) /*!< USART2 Alternate Function mapping */ + +/** + * @brief AF 1 selection + */ +#define GPIO_AF1_IR ((uint8_t)0x01) /*!< IR Alternate Function mapping */ +#define GPIO_AF1_LPUART1 ((uint8_t)0x01) /*!< LPUART1 Alternate Function mapping */ +#define GPIO_AF1_OSC ((uint8_t)0x01) /*!< OSC (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF1_SPI2 ((uint8_t)0x01) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM3 ((uint8_t)0x01) /*!< TIM3 Alternate Function mapping */ +#define GPIO_AF1_USART1 ((uint8_t)0x01) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF1_USART2 ((uint8_t)0x01) /*!< USART2 Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ +#define GPIO_AF2_TIM1 ((uint8_t)0x02) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF2_TIM2 ((uint8_t)0x02) /*!< TIM2 Alternate Function mapping */ +#define GPIO_AF2_TIM14 ((uint8_t)0x02) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF2_TIM16 ((uint8_t)0x02) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF2_TIM17 ((uint8_t)0x02) /*!< TIM17 Alternate Function mapping */ + +/** + * @brief AF 3 selection + */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_SPI2 ((uint8_t)0x04) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF4_TIM14 ((uint8_t)0x04) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF4_USART1 ((uint8_t)0x04) /*!< USART1 Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_LPTIM1 ((uint8_t)0x05) /*!< LPTIM1 Alternate Function mapping */ +#define GPIO_AF5_LPTIM2 ((uint8_t)0x05) /*!< LPTIM2 Alternate Function mapping */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF5_SPI2 ((uint8_t)0x05) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF5_TIM1 ((uint8_t)0x05) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF5_TIM16 ((uint8_t)0x05) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF5_TIM17 ((uint8_t)0x05) /*!< TIM17 Alternate Function mapping */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_I2C1 ((uint8_t)0x06) /*!< I2C1 Alternate Function mapping */ +#define GPIO_AF6_I2C2 ((uint8_t)0x06) /*!< I2C2 Alternate Function mapping */ +#define GPIO_AF6_LPUART1 ((uint8_t)0x06) /*!< LPUART1 Alternate Function mapping */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_EVENTOUT ((uint8_t)0x07) /*!< EVENTOUT Alternate Function mapping */ + +#define IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x07) + +#endif /* STM32G031xx || STM32G041xx */ + +#if defined (STM32G030xx) +/*------------------------- STM32G030xx --------------------------------------*/ +/** + * @brief AF 0 selection + */ +#define GPIO_AF0_EVENTOUT ((uint8_t)0x00) /*!< EVENTOUT Alternate Function mapping */ +#define GPIO_AF0_IR ((uint8_t)0x00) /*!< IR Alternate Function mapping */ +#define GPIO_AF0_MCO ((uint8_t)0x00) /*!< MCO (MCO1) Alternate Function mapping */ +#define GPIO_AF0_OSC ((uint8_t)0x00) /*!< OSC (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF0_OSC32 ((uint8_t)0x00) /*!< OSC32 (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF0_SWJ ((uint8_t)0x00) /*!< SWJ (SWD) Alternate Function mapping */ +#define GPIO_AF0_SPI1 ((uint8_t)0x00) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF0_SPI2 ((uint8_t)0x00) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF0_TIM14 ((uint8_t)0x00) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF0_USART1 ((uint8_t)0x00) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF0_USART2 ((uint8_t)0x00) /*!< USART2 Alternate Function mapping */ + +/** + * @brief AF 1 selection + */ +#define GPIO_AF1_IR ((uint8_t)0x01) /*!< IR Alternate Function mapping */ +#define GPIO_AF1_OSC ((uint8_t)0x01) /*!< OSC (By pass and Enable) Alternate Function mapping */ +#define GPIO_AF1_SPI2 ((uint8_t)0x01) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM3 ((uint8_t)0x01) /*!< TIM3 Alternate Function mapping */ +#define GPIO_AF1_USART1 ((uint8_t)0x01) /*!< USART1 Alternate Function mapping */ +#define GPIO_AF1_USART2 ((uint8_t)0x01) /*!< USART2 Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ +#define GPIO_AF2_TIM1 ((uint8_t)0x02) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF2_TIM14 ((uint8_t)0x02) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF2_TIM16 ((uint8_t)0x02) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF2_TIM17 ((uint8_t)0x02) /*!< TIM17 Alternate Function mapping */ + +/** + * @brief AF 3 selection + */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_SPI2 ((uint8_t)0x04) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF4_TIM14 ((uint8_t)0x04) /*!< TIM14 Alternate Function mapping */ +#define GPIO_AF4_USART1 ((uint8_t)0x04) /*!< USART1 Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF5_SPI2 ((uint8_t)0x05) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF5_TIM1 ((uint8_t)0x05) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF5_TIM16 ((uint8_t)0x05) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF5_TIM17 ((uint8_t)0x05) /*!< TIM17 Alternate Function mapping */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_I2C1 ((uint8_t)0x06) /*!< I2C1 Alternate Function mapping */ +#define GPIO_AF6_I2C2 ((uint8_t)0x06) /*!< I2C2 Alternate Function mapping */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_EVENTOUT ((uint8_t)0x07) /*!< EVENTOUT Alternate Function mapping */ + +#define IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x07) + +#endif /* STM32G030xx */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup GPIOEx_Exported_Macros GPIOEx Exported Macros + * @{ + */ + +/** @defgroup GPIOEx_Get_Port_Index GPIOEx Get Port Index +* @{ + */ +#if defined(GPIOE) +#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0uL :\ + ((__GPIOx__) == (GPIOB))? 1uL :\ + ((__GPIOx__) == (GPIOC))? 2uL :\ + ((__GPIOx__) == (GPIOD))? 3uL :\ + ((__GPIOx__) == (GPIOE))? 4uL : 5uL) +#else +#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0uL :\ + ((__GPIOx__) == (GPIOB))? 1uL :\ + ((__GPIOx__) == (GPIOC))? 2uL :\ + ((__GPIOx__) == (GPIOD))? 3uL : 5uL) +#endif /* GPIOE */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_GPIO_EX_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_hcd.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_hcd.h new file mode 100644 index 0000000..16e489c --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_hcd.h @@ -0,0 +1,563 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_hcd.h + * @author MCD Application Team + * @brief Header file of HCD HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_HCD_H +#define STM32G0xx_HAL_HCD_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_ll_usb.h" + +#if defined (USB_DRD_FS) +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup HCD HCD + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup HCD_Exported_Types HCD Exported Types + * @{ + */ + +/** @defgroup HCD_Exported_Types_Group1 HCD State Structure definition + * @{ + */ +typedef enum +{ + HAL_HCD_STATE_RESET = 0x00, + HAL_HCD_STATE_READY = 0x01, + HAL_HCD_STATE_ERROR = 0x02, + HAL_HCD_STATE_BUSY = 0x03, + HAL_HCD_STATE_TIMEOUT = 0x04 +} HCD_StateTypeDef; + +typedef USB_DRD_TypeDef HCD_TypeDef; +typedef USB_DRD_CfgTypeDef HCD_InitTypeDef; +typedef USB_DRD_HCTypeDef HCD_HCTypeDef; +typedef USB_DRD_URBStateTypeDef HCD_URBStateTypeDef; +typedef USB_DRD_HCStateTypeDef HCD_HCStateTypeDef; + +typedef enum +{ + HCD_HCD_STATE_DISCONNECTED = 0x00U, + HCD_HCD_STATE_CONNECTED = 0x01U, + HCD_HCD_STATE_RESETED = 0x02U, + HCD_HCD_STATE_RUN = 0x03U, + HCD_HCD_STATE_SUSPEND = 0x04U, + HCD_HCD_STATE_RESUME = 0x05U, +} HCD_HostStateTypeDef; + +/* PMA lookup Table size depending on PMA Size + * 8Bytes each Block 32Bit in each word + */ +#define PMA_BLOCKS ((USB_DRD_PMA_SIZE) / (8U * 32U)) +/** + * @} + */ + +/** @defgroup HCD_Exported_Types_Group2 HCD Handle Structure definition + * @{ + */ +#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U) +typedef struct __HCD_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */ +{ + HCD_TypeDef *Instance; /*!< Register base address */ + HCD_InitTypeDef Init; /*!< HCD required parameters */ + HCD_HCTypeDef hc[16]; /*!< Host channels parameters */ + uint32_t ep0_PmaAllocState; /*!< EP0 PMA allocation State (allocated, virtual Ch, EP0 direction) */ + uint16_t phy_chin_state[8]; /*!< Physical Channel in State (Used/Free) */ + uint16_t phy_chout_state[8]; /*!< Physical Channel out State (Used/Free)*/ + uint32_t PMALookupTable[PMA_BLOCKS]; /*PMA LookUp Table */ + HCD_HostStateTypeDef HostState; /*!< USB current state DICONNECT/CONNECT/RUN/SUSPEND/RESUME */ + HAL_LockTypeDef Lock; /*!< HCD peripheral status */ + __IO HCD_StateTypeDef State; /*!< HCD communication state */ + __IO uint32_t ErrorCode; /*!< HCD Error code */ + void *pData; /*!< Pointer Stack Handler */ +#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U) + void (* SOFCallback)(struct __HCD_HandleTypeDef *hhcd); /*!< USB OTG HCD SOF callback */ + void (* ConnectCallback)(struct __HCD_HandleTypeDef *hhcd); /*!< USB OTG HCD Connect callback */ + void (* DisconnectCallback)(struct __HCD_HandleTypeDef *hhcd); /*!< USB OTG HCD Disconnect callback */ + void (* PortEnabledCallback)(struct __HCD_HandleTypeDef *hhcd); /*!< USB OTG HCD Port Enable callback */ + void (* PortDisabledCallback)(struct __HCD_HandleTypeDef *hhcd); /*!< USB OTG HCD Port Disable callback */ + void (* HC_NotifyURBChangeCallback)(struct __HCD_HandleTypeDef *hhcd, uint8_t chnum, + HCD_URBStateTypeDef urb_state); /*!< USB OTG HCD Host Channel Notify URB Change callback */ + + void (* MspInitCallback)(struct __HCD_HandleTypeDef *hhcd); /*!< USB OTG HCD Msp Init callback */ + void (* MspDeInitCallback)(struct __HCD_HandleTypeDef *hhcd); /*!< USB OTG HCD Msp DeInit callback */ +#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */ +} HCD_HandleTypeDef; +/** + * @} + */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup HCD_Exported_Constants HCD Exported Constants + * @{ + */ + +/** @defgroup HCD_Speed HCD Speed + * @{ + */ +#define HCD_SPEED_FULL USBH_FSLS_SPEED +#define HCD_SPEED_LOW USBH_FSLS_SPEED +/** + * @} + */ + +/** @defgroup HCD_Device_Speed HCD Device Speed + * @{ + */ +#define HCD_DEVICE_SPEED_HIGH 0U +#define HCD_DEVICE_SPEED_FULL 1U +#define HCD_DEVICE_SPEED_LOW 2U +/** + * @} + */ + +/** @defgroup HCD_PHY_Module HCD PHY Module + * @{ + */ +#define HCD_PHY_ULPI 1U +#define HCD_PHY_EMBEDDED 2U +/** + * @} + */ + +/** @defgroup HCD_Error_Code_definition HCD Error Code definition + * @brief HCD Error Code definition + * @{ + */ +#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U) +#define HAL_HCD_ERROR_INVALID_CALLBACK (0x00000010U) /*!< Invalid Callback error */ +#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup HCD_Exported_Macros HCD Exported Macros + * @brief macros to handle interrupts and specific clock configurations + * @{ + */ +#define __HAL_HCD_ENABLE(__HANDLE__) (void)USB_EnableGlobalInt ((__HANDLE__)->Instance) +#define __HAL_HCD_DISABLE(__HANDLE__) (void)USB_DisableGlobalInt ((__HANDLE__)->Instance) + +#define __HAL_HCD_GET_FLAG(__HANDLE__, __INTERRUPT__) ((USB_ReadInterrupts((__HANDLE__)->Instance)\ + & (__INTERRUPT__)) == (__INTERRUPT__)) +#define __HAL_HCD_CLEAR_FLAG(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->ISTR) &= ~(__INTERRUPT__)) +#define __HAL_HCD_IS_INVALID_INTERRUPT(__HANDLE__) (USB_ReadInterrupts((__HANDLE__)->Instance) == 0U) + +#define __HAL_HCD_GET_CHNUM(__HANDLE__) (((__HANDLE__)->Instance->ISTR) & USB_ISTR_IDN) +#define __HAL_HCD_GET_CHDIR(__HANDLE__) (((__HANDLE__)->Instance->ISTR) & USB_ISTR_DIR) +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup HCD_Exported_Functions HCD Exported Functions + * @{ + */ + +/** @defgroup HCD_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ +HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd); +HAL_StatusTypeDef HAL_HCD_DeInit(HCD_HandleTypeDef *hhcd); +HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, + uint8_t epnum, uint8_t dev_address, + uint8_t speed, uint8_t ep_type, uint16_t mps); + +HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num); +HAL_StatusTypeDef HAL_HCD_HC_Close(HCD_HandleTypeDef *hhcd, uint8_t ch_num); +void HAL_HCD_MspInit(HCD_HandleTypeDef *hhcd); +void HAL_HCD_MspDeInit(HCD_HandleTypeDef *hhcd); + +#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U) +/** @defgroup HAL_HCD_Callback_ID_enumeration_definition HAL USB OTG HCD Callback ID enumeration definition + * @brief HAL USB OTG HCD Callback ID enumeration definition + * @{ + */ +typedef enum +{ + HAL_HCD_SOF_CB_ID = 0x01, /*!< USB HCD SOF callback ID */ + HAL_HCD_CONNECT_CB_ID = 0x02, /*!< USB HCD Connect callback ID */ + HAL_HCD_DISCONNECT_CB_ID = 0x03, /*!< USB HCD Disconnect callback ID */ + HAL_HCD_PORT_ENABLED_CB_ID = 0x04, /*!< USB HCD Port Enable callback ID */ + HAL_HCD_PORT_DISABLED_CB_ID = 0x05, /*!< USB HCD Port Disable callback ID */ + + HAL_HCD_MSPINIT_CB_ID = 0x06, /*!< USB HCD MspInit callback ID */ + HAL_HCD_MSPDEINIT_CB_ID = 0x07 /*!< USB HCD MspDeInit callback ID */ + +} HAL_HCD_CallbackIDTypeDef; +/** + * @} + */ + +/** @defgroup HAL_HCD_Callback_pointer_definition HAL USB OTG HCD Callback pointer definition + * @brief HAL USB OTG HCD Callback pointer definition + * @{ + */ + +typedef void (*pHCD_CallbackTypeDef)(HCD_HandleTypeDef *hhcd); /*!< pointer to a common USB OTG HCD callback function */ +typedef void (*pHCD_HC_NotifyURBChangeCallbackTypeDef)(HCD_HandleTypeDef *hhcd, + uint8_t epnum, + HCD_URBStateTypeDef urb_state); /*!< pointer to USB OTG HCD host channel callback */ +/** + * @} + */ + +HAL_StatusTypeDef HAL_HCD_RegisterCallback(HCD_HandleTypeDef *hhcd, + HAL_HCD_CallbackIDTypeDef CallbackID, + pHCD_CallbackTypeDef pCallback); + +HAL_StatusTypeDef HAL_HCD_UnRegisterCallback(HCD_HandleTypeDef *hhcd, + HAL_HCD_CallbackIDTypeDef CallbackID); + +HAL_StatusTypeDef HAL_HCD_RegisterHC_NotifyURBChangeCallback(HCD_HandleTypeDef *hhcd, + pHCD_HC_NotifyURBChangeCallbackTypeDef pCallback); + +HAL_StatusTypeDef HAL_HCD_UnRegisterHC_NotifyURBChangeCallback(HCD_HandleTypeDef *hhcd); +#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */ +/** + * @} + */ + +/* I/O operation functions ***************************************************/ +/** @addtogroup HCD_Exported_Functions_Group2 Input and Output operation functions + * @{ + */ +HAL_StatusTypeDef HAL_HCD_HC_SubmitRequest(HCD_HandleTypeDef *hhcd, uint8_t ch_num, + uint8_t direction, uint8_t ep_type, + uint8_t token, uint8_t *pbuff, + uint16_t length, uint8_t do_ping); + +/* Non-Blocking mode: Interrupt */ +void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd); +void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd); +void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd); +void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd); +void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd); +void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd); +void HAL_HCD_SuspendCallback(HCD_HandleTypeDef *hhcd); +void HAL_HCD_ResumeCallback(HCD_HandleTypeDef *hhcd); +void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, + HCD_URBStateTypeDef urb_state); +/** + * @} + */ + +/* Peripheral Control functions **********************************************/ +/** @addtogroup HCD_Exported_Functions_Group3 Peripheral Control functions + * @{ + */ +HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd); +HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd); +HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd); +HAL_StatusTypeDef HAL_HCD_Suspend(HCD_HandleTypeDef *hhcd); +HAL_StatusTypeDef HAL_HCD_Resume(HCD_HandleTypeDef *hhcd); +HAL_StatusTypeDef HAL_HCD_ResumePort(HCD_HandleTypeDef *hhcd); +/** + * @} + */ + +/* Peripheral State functions ************************************************/ +/** @addtogroup HCD_Exported_Functions_Group4 Peripheral State functions + * @{ + */ +HCD_StateTypeDef HAL_HCD_GetState(HCD_HandleTypeDef *hhcd); +HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum); +HCD_HCStateTypeDef HAL_HCD_HC_GetState(HCD_HandleTypeDef *hhcd, uint8_t chnum); +uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum); +uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd); +uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd); + +/* PMA Allocation functions **********************************************/ +/** @addtogroup PMA Allocation + * @{ + */ +HAL_StatusTypeDef HAL_HCD_PMAlloc(HCD_HandleTypeDef *hhcd, uint8_t ch_num, + uint16_t ch_kind, uint16_t mps); + +HAL_StatusTypeDef HAL_HCD_PMADeAlloc(HCD_HandleTypeDef *hhcd, uint8_t ch_num); +HAL_StatusTypeDef HAL_HCD_PMAReset(HCD_HandleTypeDef *hhcd); + +/** + * @} + */ +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup HCD_Private_Macros HCD Private Macros + * @{ + */ +/** @defgroup HCD_LOGICAL_CHANNEL HCD Logical Channel + * @{ + */ +#define HCD_LOGICAL_CH_NOT_OPENED 0xFFU +#define HCD_FREE_CH_NOT_FOUND 0xFFU +/** + * @} + */ + +/** @defgroup HCD_ENDP_Kind HCD Endpoint Kind + * @{ + */ +#define HCD_SNG_BUF 0U +#define HCD_DBL_BUF 1U +/** + * @} + */ + +/* Set Channel */ +#define HCD_SET_CHANNEL USB_DRD_SET_CHEP + +/* Get Channel Register */ +#define HCD_GET_CHANNEL USB_DRD_GET_CHEP + + +/** + * @brief free buffer used from the application realizing it to the line + * toggles bit SW_BUF in the double buffered endpoint register + * @param USBx USB device. + * @param bChNum, bDir + * @retval None + */ +#define HCD_FREE_USER_BUFFER USB_DRD_FREE_USER_BUFFER + +/** + * @brief Set the Setup bit in the corresponding channel, when a Setup + transaction is needed. + * @param USBx USB device. + * @param bChNum + * @retval None + */ +#define HAC_SET_CH_TX_SETUP USB_DRD_CHEP_TX_SETUP + +/** + * @brief sets the status for tx transfer (bits STAT_TX[1:0]). + * @param USBx USB peripheral instance register address. + * @param bChNum Endpoint Number. + * @param wState new state + * @retval None + */ +#define HCD_SET_CH_TX_STATUS USB_DRD_SET_CHEP_TX_STATUS + +/** + * @brief sets the status for rx transfer (bits STAT_TX[1:0]) + * @param USBx USB peripheral instance register address. + * @param bChNum Endpoint Number. + * @param wState new state + * @retval None + */ +#define HCD_SET_CH_RX_STATUS USB_DRD_SET_CHEP_RX_STATUS +/** + * @brief gets the status for tx/rx transfer (bits STAT_TX[1:0] + * /STAT_RX[1:0]) + * @param USBx USB peripheral instance register address. + * @param bChNum Endpoint Number. + * @retval status + */ +#define HCD_GET_CH_TX_STATUS USB_DRD_GET_CHEP_TX_STATUS +#define HCD_GET_CH_RX_STATUS USB_DRD_GET_CHEP_RX_STATUS +/** + * @brief Sets/clears CH_KIND bit in the Channel register. + * @param USBx USB peripheral instance register address. + * @param bChNum Endpoint Number. + * @retval None + */ +#define HCD_SET_CH_KIND USB_DRD_SET_CH_KIND +#define HCD_CLEAR_CH_KIND USB_DRD_CLEAR_CH_KIND +#define HCD_SET_BULK_CH_DBUF HCD_SET_CH_KIND +#define HCD_CLEAR_BULK_CH_DBUF HCD_CLEAR_CH_KIND + +/** + * @brief Clears bit ERR_RX in the Channel register + * @param USBx USB peripheral instance register address. + * @param bChNum Endpoint Number. + * @retval None + */ +#define HCD_CLEAR_RX_CH_ERR USB_DRD_CLEAR_CHEP_RX_ERR + +/** + * @brief Clears bit ERR_TX in the Channel register + * @param USBx USB peripheral instance register address. + * @param bChNum Endpoint Number. + * @retval None + */ +#define HCD_CLEAR_TX_CH_ERR USB_DRD_CLEAR_CHEP_TX_ERR +/** + * @brief Clears bit CTR_RX / CTR_TX in the endpoint register. + * @param USBx USB peripheral instance register address. + * @param bChNum Endpoint Number. + * @retval None + */ +#define HCD_CLEAR_RX_CH_CTR USB_DRD_CLEAR_RX_CHEP_CTR +#define HCD_CLEAR_TX_CH_CTR USB_DRD_CLEAR_TX_CHEP_CTR + +/** + * @brief Toggles DTOG_RX / DTOG_TX bit in the endpoint register. + * @param USBx USB peripheral instance register address. + * @param bChNum Endpoint Number. + * @retval None + */ +#define HCD_RX_DTOG USB_DRD_RX_DTOG +#define HCD_TX_DTOG USB_DRD_TX_DTOG +/** + * @brief Clears DTOG_RX / DTOG_TX bit in the endpoint register. + * @param USBx USB peripheral instance register address. + * @param bChNum Endpoint Number. + * @retval None + */ +#define HCD_CLEAR_RX_DTOG USB_DRD_CLEAR_RX_DTOG +#define HCD_CLEAR_TX_DTOG USB_DRD_CLEAR_TX_DTOG + +/** + * @brief sets counter for the tx/rx buffer. + * @param USBx USB peripheral instance register address. + * @param bChNum Endpoint Number. + * @param wCount Counter value. + * @retval None + */ +#define HCD_SET_CH_TX_CNT USB_DRD_SET_CHEP_TX_CNT +#define HCD_SET_CH_RX_CNT USB_DRD_SET_CHEP_RX_CNT + +/** + * @brief gets counter of the tx buffer. + * @param USBx USB peripheral instance register address. + * @param bChNum channel Number. + * @retval Counter value + */ +#define HCD_GET_CH_TX_CNT USB_DRD_GET_CHEP_TX_CNT + +/** + * @brief gets counter of the rx buffer. + * @param Instance USB peripheral instance register address. + * @param bChNum channel Number. + * @retval Counter value + */ +__STATIC_INLINE uint16_t HCD_GET_CH_RX_CNT(const HCD_TypeDef *Instance, uint16_t bChNum) +{ + UNUSED(Instance); + __IO uint32_t count = 10U; + + /* WA: few cycles for RX PMA descriptor to update */ + while (count > 0U) + { + count--; + } + + return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bChNum)); +} + +/** + * @brief Gets buffer 0/1 address of a double buffer endpoint. + * @param USBx USB peripheral instance register address. + * @param bChNum Endpoint Number. + * @param bDir endpoint dir EP_DBUF_OUT = OUT + * EP_DBUF_IN = IN + * @param wCount: Counter value + * @retval None + */ +#define HCD_SET_CH_DBUF0_CNT USB_DRD_SET_CHEP_DBUF0_CNT +#define HCD_SET_CH_DBUF1_CNT USB_DRD_SET_CHEP_DBUF1_CNT +#define HCD_SET_CH_DBUF_CNT USB_DRD_SET_CHEP_DBUF_CNT + + +/** + * @brief gets counter of the rx buffer0. + * @param Instance USB peripheral instance register address. + * @param bChNum channel Number. + * @retval Counter value + */ +__STATIC_INLINE uint16_t HCD_GET_CH_DBUF0_CNT(const HCD_TypeDef *Instance, uint16_t bChNum) +{ + UNUSED(Instance); + __IO uint32_t count = 10U; + + /* WA: few cycles for RX PMA descriptor to update */ + while (count > 0U) + { + count--; + } + + return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bChNum)); +} + +/** + * @brief gets counter of the rx buffer1. + * @param Instance USB peripheral instance register address. + * @param bChNum channel Number. + * @retval Counter value + */ +__STATIC_INLINE uint16_t HCD_GET_CH_DBUF1_CNT(const HCD_TypeDef *Instance, uint16_t bChNum) +{ + UNUSED(Instance); + __IO uint32_t count = 10U; + + /* WA: few cycles for RX PMA descriptor to update */ + while (count > 0U) + { + count--; + } + + return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bChNum)); +} + +/** + * @} + */ +/* Private functions prototypes ----------------------------------------------*/ + +/** + * @} + */ +/** + * @} + */ +#endif /* defined (USB_DRD_FS) */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_HCD_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_i2c.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_i2c.h new file mode 100644 index 0000000..9a7b222 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_i2c.h @@ -0,0 +1,839 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_i2c.h + * @author MCD Application Team + * @brief Header file of I2C HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_I2C_H +#define STM32G0xx_HAL_I2C_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup I2C + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup I2C_Exported_Types I2C Exported Types + * @{ + */ + +/** @defgroup I2C_Configuration_Structure_definition I2C Configuration Structure definition + * @brief I2C Configuration Structure definition + * @{ + */ +typedef struct +{ + uint32_t Timing; /*!< Specifies the I2C_TIMINGR_register value. + This parameter calculated by referring to I2C initialization section + in Reference manual */ + + uint32_t OwnAddress1; /*!< Specifies the first device own address. + This parameter can be a 7-bit or 10-bit address. */ + + uint32_t AddressingMode; /*!< Specifies if 7-bit or 10-bit addressing mode is selected. + This parameter can be a value of @ref I2C_ADDRESSING_MODE */ + + uint32_t DualAddressMode; /*!< Specifies if dual addressing mode is selected. + This parameter can be a value of @ref I2C_DUAL_ADDRESSING_MODE */ + + uint32_t OwnAddress2; /*!< Specifies the second device own address if dual addressing mode is selected + This parameter can be a 7-bit address. */ + + uint32_t OwnAddress2Masks; /*!< Specifies the acknowledge mask address second device own address if dual addressing + mode is selected. + This parameter can be a value of @ref I2C_OWN_ADDRESS2_MASKS */ + + uint32_t GeneralCallMode; /*!< Specifies if general call mode is selected. + This parameter can be a value of @ref I2C_GENERAL_CALL_ADDRESSING_MODE */ + + uint32_t NoStretchMode; /*!< Specifies if nostretch mode is selected. + This parameter can be a value of @ref I2C_NOSTRETCH_MODE */ + +} I2C_InitTypeDef; + +/** + * @} + */ + +/** @defgroup HAL_state_structure_definition HAL state structure definition + * @brief HAL State structure definition + * @note HAL I2C State value coding follow below described bitmap :\n + * b7-b6 Error information\n + * 00 : No Error\n + * 01 : Abort (Abort user request on going)\n + * 10 : Timeout\n + * 11 : Error\n + * b5 Peripheral initialization status\n + * 0 : Reset (peripheral not initialized)\n + * 1 : Init done (peripheral initialized and ready to use. HAL I2C Init function called)\n + * b4 (not used)\n + * x : Should be set to 0\n + * b3\n + * 0 : Ready or Busy (No Listen mode ongoing)\n + * 1 : Listen (peripheral in Address Listen Mode)\n + * b2 Intrinsic process state\n + * 0 : Ready\n + * 1 : Busy (peripheral busy with some configuration or internal operations)\n + * b1 Rx state\n + * 0 : Ready (no Rx operation ongoing)\n + * 1 : Busy (Rx operation ongoing)\n + * b0 Tx state\n + * 0 : Ready (no Tx operation ongoing)\n + * 1 : Busy (Tx operation ongoing) + * @{ + */ +typedef enum +{ + HAL_I2C_STATE_RESET = 0x00U, /*!< Peripheral is not yet Initialized */ + HAL_I2C_STATE_READY = 0x20U, /*!< Peripheral Initialized and ready for use */ + HAL_I2C_STATE_BUSY = 0x24U, /*!< An internal process is ongoing */ + HAL_I2C_STATE_BUSY_TX = 0x21U, /*!< Data Transmission process is ongoing */ + HAL_I2C_STATE_BUSY_RX = 0x22U, /*!< Data Reception process is ongoing */ + HAL_I2C_STATE_LISTEN = 0x28U, /*!< Address Listen Mode is ongoing */ + HAL_I2C_STATE_BUSY_TX_LISTEN = 0x29U, /*!< Address Listen Mode and Data Transmission + process is ongoing */ + HAL_I2C_STATE_BUSY_RX_LISTEN = 0x2AU, /*!< Address Listen Mode and Data Reception + process is ongoing */ + HAL_I2C_STATE_ABORT = 0x60U, /*!< Abort user request ongoing */ + HAL_I2C_STATE_TIMEOUT = 0xA0U, /*!< Timeout state */ + HAL_I2C_STATE_ERROR = 0xE0U /*!< Error */ + +} HAL_I2C_StateTypeDef; + +/** + * @} + */ + +/** @defgroup HAL_mode_structure_definition HAL mode structure definition + * @brief HAL Mode structure definition + * @note HAL I2C Mode value coding follow below described bitmap :\n + * b7 (not used)\n + * x : Should be set to 0\n + * b6\n + * 0 : None\n + * 1 : Memory (HAL I2C communication is in Memory Mode)\n + * b5\n + * 0 : None\n + * 1 : Slave (HAL I2C communication is in Slave Mode)\n + * b4\n + * 0 : None\n + * 1 : Master (HAL I2C communication is in Master Mode)\n + * b3-b2-b1-b0 (not used)\n + * xxxx : Should be set to 0000 + * @{ + */ +typedef enum +{ + HAL_I2C_MODE_NONE = 0x00U, /*!< No I2C communication on going */ + HAL_I2C_MODE_MASTER = 0x10U, /*!< I2C communication is in Master Mode */ + HAL_I2C_MODE_SLAVE = 0x20U, /*!< I2C communication is in Slave Mode */ + HAL_I2C_MODE_MEM = 0x40U /*!< I2C communication is in Memory Mode */ + +} HAL_I2C_ModeTypeDef; + +/** + * @} + */ + +/** @defgroup I2C_Error_Code_definition I2C Error Code definition + * @brief I2C Error Code definition + * @{ + */ +#define HAL_I2C_ERROR_NONE (0x00000000U) /*!< No error */ +#define HAL_I2C_ERROR_BERR (0x00000001U) /*!< BERR error */ +#define HAL_I2C_ERROR_ARLO (0x00000002U) /*!< ARLO error */ +#define HAL_I2C_ERROR_AF (0x00000004U) /*!< ACKF error */ +#define HAL_I2C_ERROR_OVR (0x00000008U) /*!< OVR error */ +#define HAL_I2C_ERROR_DMA (0x00000010U) /*!< DMA transfer error */ +#define HAL_I2C_ERROR_TIMEOUT (0x00000020U) /*!< Timeout error */ +#define HAL_I2C_ERROR_SIZE (0x00000040U) /*!< Size Management error */ +#define HAL_I2C_ERROR_DMA_PARAM (0x00000080U) /*!< DMA Parameter Error */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +#define HAL_I2C_ERROR_INVALID_CALLBACK (0x00000100U) /*!< Invalid Callback error */ +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +#define HAL_I2C_ERROR_INVALID_PARAM (0x00000200U) /*!< Invalid Parameters error */ +/** + * @} + */ + +/** @defgroup I2C_handle_Structure_definition I2C handle Structure definition + * @brief I2C handle Structure definition + * @{ + */ +typedef struct __I2C_HandleTypeDef +{ + I2C_TypeDef *Instance; /*!< I2C registers base address */ + + I2C_InitTypeDef Init; /*!< I2C communication parameters */ + + uint8_t *pBuffPtr; /*!< Pointer to I2C transfer buffer */ + + uint16_t XferSize; /*!< I2C transfer size */ + + __IO uint16_t XferCount; /*!< I2C transfer counter */ + + __IO uint32_t XferOptions; /*!< I2C sequantial transfer options, this parameter can + be a value of @ref I2C_XFEROPTIONS */ + + __IO uint32_t PreviousState; /*!< I2C communication Previous state */ + + HAL_StatusTypeDef(*XferISR)(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources); + /*!< I2C transfer IRQ handler function pointer */ + + DMA_HandleTypeDef *hdmatx; /*!< I2C Tx DMA handle parameters */ + + DMA_HandleTypeDef *hdmarx; /*!< I2C Rx DMA handle parameters */ + + HAL_LockTypeDef Lock; /*!< I2C locking object */ + + __IO HAL_I2C_StateTypeDef State; /*!< I2C communication state */ + + __IO HAL_I2C_ModeTypeDef Mode; /*!< I2C communication mode */ + + __IO uint32_t ErrorCode; /*!< I2C Error code */ + + __IO uint32_t AddrEventCount; /*!< I2C Address Event counter */ + + __IO uint32_t Devaddress; /*!< I2C Target device address */ + + __IO uint32_t Memaddress; /*!< I2C Target memory address */ + +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + void (* MasterTxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Master Tx Transfer completed callback */ + void (* MasterRxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Master Rx Transfer completed callback */ + void (* SlaveTxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Slave Tx Transfer completed callback */ + void (* SlaveRxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Slave Rx Transfer completed callback */ + void (* ListenCpltCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Listen Complete callback */ + void (* MemTxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Memory Tx Transfer completed callback */ + void (* MemRxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Memory Rx Transfer completed callback */ + void (* ErrorCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Error callback */ + void (* AbortCpltCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Abort callback */ + + void (* AddrCallback)(struct __I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode); + /*!< I2C Slave Address Match callback */ + + void (* MspInitCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Msp Init callback */ + void (* MspDeInitCallback)(struct __I2C_HandleTypeDef *hi2c); + /*!< I2C Msp DeInit callback */ + +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +} I2C_HandleTypeDef; + +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +/** + * @brief HAL I2C Callback ID enumeration definition + */ +typedef enum +{ + HAL_I2C_MASTER_TX_COMPLETE_CB_ID = 0x00U, /*!< I2C Master Tx Transfer completed callback ID */ + HAL_I2C_MASTER_RX_COMPLETE_CB_ID = 0x01U, /*!< I2C Master Rx Transfer completed callback ID */ + HAL_I2C_SLAVE_TX_COMPLETE_CB_ID = 0x02U, /*!< I2C Slave Tx Transfer completed callback ID */ + HAL_I2C_SLAVE_RX_COMPLETE_CB_ID = 0x03U, /*!< I2C Slave Rx Transfer completed callback ID */ + HAL_I2C_LISTEN_COMPLETE_CB_ID = 0x04U, /*!< I2C Listen Complete callback ID */ + HAL_I2C_MEM_TX_COMPLETE_CB_ID = 0x05U, /*!< I2C Memory Tx Transfer callback ID */ + HAL_I2C_MEM_RX_COMPLETE_CB_ID = 0x06U, /*!< I2C Memory Rx Transfer completed callback ID */ + HAL_I2C_ERROR_CB_ID = 0x07U, /*!< I2C Error callback ID */ + HAL_I2C_ABORT_CB_ID = 0x08U, /*!< I2C Abort callback ID */ + + HAL_I2C_MSPINIT_CB_ID = 0x09U, /*!< I2C Msp Init callback ID */ + HAL_I2C_MSPDEINIT_CB_ID = 0x0AU /*!< I2C Msp DeInit callback ID */ + +} HAL_I2C_CallbackIDTypeDef; + +/** + * @brief HAL I2C Callback pointer definition + */ +typedef void (*pI2C_CallbackTypeDef)(I2C_HandleTypeDef *hi2c); +/*!< pointer to an I2C callback function */ +typedef void (*pI2C_AddrCallbackTypeDef)(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, + uint16_t AddrMatchCode); +/*!< pointer to an I2C Address Match callback function */ + +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** + * @} + */ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup I2C_Exported_Constants I2C Exported Constants + * @{ + */ + +/** @defgroup I2C_XFEROPTIONS I2C Sequential Transfer Options + * @{ + */ +#define I2C_FIRST_FRAME ((uint32_t)I2C_SOFTEND_MODE) +#define I2C_FIRST_AND_NEXT_FRAME ((uint32_t)(I2C_RELOAD_MODE | I2C_SOFTEND_MODE)) +#define I2C_NEXT_FRAME ((uint32_t)(I2C_RELOAD_MODE | I2C_SOFTEND_MODE)) +#define I2C_FIRST_AND_LAST_FRAME ((uint32_t)I2C_AUTOEND_MODE) +#define I2C_LAST_FRAME ((uint32_t)I2C_AUTOEND_MODE) +#define I2C_LAST_FRAME_NO_STOP ((uint32_t)I2C_SOFTEND_MODE) + +/* List of XferOptions in usage of : + * 1- Restart condition in all use cases (direction change or not) + */ +#define I2C_OTHER_FRAME (0x000000AAU) +#define I2C_OTHER_AND_LAST_FRAME (0x0000AA00U) +/** + * @} + */ + +/** @defgroup I2C_ADDRESSING_MODE I2C Addressing Mode + * @{ + */ +#define I2C_ADDRESSINGMODE_7BIT (0x00000001U) +#define I2C_ADDRESSINGMODE_10BIT (0x00000002U) +/** + * @} + */ + +/** @defgroup I2C_DUAL_ADDRESSING_MODE I2C Dual Addressing Mode + * @{ + */ +#define I2C_DUALADDRESS_DISABLE (0x00000000U) +#define I2C_DUALADDRESS_ENABLE I2C_OAR2_OA2EN +/** + * @} + */ + +/** @defgroup I2C_OWN_ADDRESS2_MASKS I2C Own Address2 Masks + * @{ + */ +#define I2C_OA2_NOMASK ((uint8_t)0x00U) +#define I2C_OA2_MASK01 ((uint8_t)0x01U) +#define I2C_OA2_MASK02 ((uint8_t)0x02U) +#define I2C_OA2_MASK03 ((uint8_t)0x03U) +#define I2C_OA2_MASK04 ((uint8_t)0x04U) +#define I2C_OA2_MASK05 ((uint8_t)0x05U) +#define I2C_OA2_MASK06 ((uint8_t)0x06U) +#define I2C_OA2_MASK07 ((uint8_t)0x07U) +/** + * @} + */ + +/** @defgroup I2C_GENERAL_CALL_ADDRESSING_MODE I2C General Call Addressing Mode + * @{ + */ +#define I2C_GENERALCALL_DISABLE (0x00000000U) +#define I2C_GENERALCALL_ENABLE I2C_CR1_GCEN +/** + * @} + */ + +/** @defgroup I2C_NOSTRETCH_MODE I2C No-Stretch Mode + * @{ + */ +#define I2C_NOSTRETCH_DISABLE (0x00000000U) +#define I2C_NOSTRETCH_ENABLE I2C_CR1_NOSTRETCH +/** + * @} + */ + +/** @defgroup I2C_MEMORY_ADDRESS_SIZE I2C Memory Address Size + * @{ + */ +#define I2C_MEMADD_SIZE_8BIT (0x00000001U) +#define I2C_MEMADD_SIZE_16BIT (0x00000002U) +/** + * @} + */ + +/** @defgroup I2C_XFERDIRECTION I2C Transfer Direction Master Point of View + * @{ + */ +#define I2C_DIRECTION_TRANSMIT (0x00000000U) +#define I2C_DIRECTION_RECEIVE (0x00000001U) +/** + * @} + */ + +/** @defgroup I2C_RELOAD_END_MODE I2C Reload End Mode + * @{ + */ +#define I2C_RELOAD_MODE I2C_CR2_RELOAD +#define I2C_AUTOEND_MODE I2C_CR2_AUTOEND +#define I2C_SOFTEND_MODE (0x00000000U) +/** + * @} + */ + +/** @defgroup I2C_START_STOP_MODE I2C Start or Stop Mode + * @{ + */ +#define I2C_NO_STARTSTOP (0x00000000U) +#define I2C_GENERATE_STOP (uint32_t)(0x80000000U | I2C_CR2_STOP) +#define I2C_GENERATE_START_READ (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN) +#define I2C_GENERATE_START_WRITE (uint32_t)(0x80000000U | I2C_CR2_START) +/** + * @} + */ + +/** @defgroup I2C_Interrupt_configuration_definition I2C Interrupt configuration definition + * @brief I2C Interrupt definition + * Elements values convention: 0xXXXXXXXX + * - XXXXXXXX : Interrupt control mask + * @{ + */ +#define I2C_IT_ERRI I2C_CR1_ERRIE +#define I2C_IT_TCI I2C_CR1_TCIE +#define I2C_IT_STOPI I2C_CR1_STOPIE +#define I2C_IT_NACKI I2C_CR1_NACKIE +#define I2C_IT_ADDRI I2C_CR1_ADDRIE +#define I2C_IT_RXI I2C_CR1_RXIE +#define I2C_IT_TXI I2C_CR1_TXIE +/** + * @} + */ + +/** @defgroup I2C_Flag_definition I2C Flag definition + * @{ + */ +#define I2C_FLAG_TXE I2C_ISR_TXE +#define I2C_FLAG_TXIS I2C_ISR_TXIS +#define I2C_FLAG_RXNE I2C_ISR_RXNE +#define I2C_FLAG_ADDR I2C_ISR_ADDR +#define I2C_FLAG_AF I2C_ISR_NACKF +#define I2C_FLAG_STOPF I2C_ISR_STOPF +#define I2C_FLAG_TC I2C_ISR_TC +#define I2C_FLAG_TCR I2C_ISR_TCR +#define I2C_FLAG_BERR I2C_ISR_BERR +#define I2C_FLAG_ARLO I2C_ISR_ARLO +#define I2C_FLAG_OVR I2C_ISR_OVR +#define I2C_FLAG_PECERR I2C_ISR_PECERR +#define I2C_FLAG_TIMEOUT I2C_ISR_TIMEOUT +#define I2C_FLAG_ALERT I2C_ISR_ALERT +#define I2C_FLAG_BUSY I2C_ISR_BUSY +#define I2C_FLAG_DIR I2C_ISR_DIR +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ + +/** @defgroup I2C_Exported_Macros I2C Exported Macros + * @{ + */ + +/** @brief Reset I2C handle state. + * @param __HANDLE__ specifies the I2C Handle. + * @retval None + */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +#define __HAL_I2C_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_I2C_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_I2C_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2C_STATE_RESET) +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + +/** @brief Enable the specified I2C interrupt. + * @param __HANDLE__ specifies the I2C Handle. + * @param __INTERRUPT__ specifies the interrupt source to enable. + * This parameter can be one of the following values: + * @arg @ref I2C_IT_ERRI Errors interrupt enable + * @arg @ref I2C_IT_TCI Transfer complete interrupt enable + * @arg @ref I2C_IT_STOPI STOP detection interrupt enable + * @arg @ref I2C_IT_NACKI NACK received interrupt enable + * @arg @ref I2C_IT_ADDRI Address match interrupt enable + * @arg @ref I2C_IT_RXI RX interrupt enable + * @arg @ref I2C_IT_TXI TX interrupt enable + * + * @retval None + */ +#define __HAL_I2C_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 |= (__INTERRUPT__)) + +/** @brief Disable the specified I2C interrupt. + * @param __HANDLE__ specifies the I2C Handle. + * @param __INTERRUPT__ specifies the interrupt source to disable. + * This parameter can be one of the following values: + * @arg @ref I2C_IT_ERRI Errors interrupt enable + * @arg @ref I2C_IT_TCI Transfer complete interrupt enable + * @arg @ref I2C_IT_STOPI STOP detection interrupt enable + * @arg @ref I2C_IT_NACKI NACK received interrupt enable + * @arg @ref I2C_IT_ADDRI Address match interrupt enable + * @arg @ref I2C_IT_RXI RX interrupt enable + * @arg @ref I2C_IT_TXI TX interrupt enable + * + * @retval None + */ +#define __HAL_I2C_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 &= (~(__INTERRUPT__))) + +/** @brief Check whether the specified I2C interrupt source is enabled or not. + * @param __HANDLE__ specifies the I2C Handle. + * @param __INTERRUPT__ specifies the I2C interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref I2C_IT_ERRI Errors interrupt enable + * @arg @ref I2C_IT_TCI Transfer complete interrupt enable + * @arg @ref I2C_IT_STOPI STOP detection interrupt enable + * @arg @ref I2C_IT_NACKI NACK received interrupt enable + * @arg @ref I2C_IT_ADDRI Address match interrupt enable + * @arg @ref I2C_IT_RXI RX interrupt enable + * @arg @ref I2C_IT_TXI TX interrupt enable + * + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_I2C_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR1 & \ + (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Check whether the specified I2C flag is set or not. + * @param __HANDLE__ specifies the I2C Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref I2C_FLAG_TXE Transmit data register empty + * @arg @ref I2C_FLAG_TXIS Transmit interrupt status + * @arg @ref I2C_FLAG_RXNE Receive data register not empty + * @arg @ref I2C_FLAG_ADDR Address matched (slave mode) + * @arg @ref I2C_FLAG_AF Acknowledge failure received flag + * @arg @ref I2C_FLAG_STOPF STOP detection flag + * @arg @ref I2C_FLAG_TC Transfer complete (master mode) + * @arg @ref I2C_FLAG_TCR Transfer complete reload + * @arg @ref I2C_FLAG_BERR Bus error + * @arg @ref I2C_FLAG_ARLO Arbitration lost + * @arg @ref I2C_FLAG_OVR Overrun/Underrun + * @arg @ref I2C_FLAG_PECERR PEC error in reception + * @arg @ref I2C_FLAG_TIMEOUT Timeout or Tlow detection flag + * @arg @ref I2C_FLAG_ALERT SMBus alert + * @arg @ref I2C_FLAG_BUSY Bus busy + * @arg @ref I2C_FLAG_DIR Transfer direction (slave mode) + * + * @retval The new state of __FLAG__ (SET or RESET). + */ +#define I2C_FLAG_MASK (0x0001FFFFU) +#define __HAL_I2C_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & \ + (__FLAG__)) == (__FLAG__)) ? SET : RESET) + +/** @brief Clear the I2C pending flags which are cleared by writing 1 in a specific bit. + * @param __HANDLE__ specifies the I2C Handle. + * @param __FLAG__ specifies the flag to clear. + * This parameter can be any combination of the following values: + * @arg @ref I2C_FLAG_TXE Transmit data register empty + * @arg @ref I2C_FLAG_ADDR Address matched (slave mode) + * @arg @ref I2C_FLAG_AF Acknowledge failure received flag + * @arg @ref I2C_FLAG_STOPF STOP detection flag + * @arg @ref I2C_FLAG_BERR Bus error + * @arg @ref I2C_FLAG_ARLO Arbitration lost + * @arg @ref I2C_FLAG_OVR Overrun/Underrun + * @arg @ref I2C_FLAG_PECERR PEC error in reception + * @arg @ref I2C_FLAG_TIMEOUT Timeout or Tlow detection flag + * @arg @ref I2C_FLAG_ALERT SMBus alert + * + * @retval None + */ +#define __HAL_I2C_CLEAR_FLAG(__HANDLE__, __FLAG__) (((__FLAG__) == I2C_FLAG_TXE) ? \ + ((__HANDLE__)->Instance->ISR |= (__FLAG__)) : \ + ((__HANDLE__)->Instance->ICR = (__FLAG__))) + +/** @brief Enable the specified I2C peripheral. + * @param __HANDLE__ specifies the I2C Handle. + * @retval None + */ +#define __HAL_I2C_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)) + +/** @brief Disable the specified I2C peripheral. + * @param __HANDLE__ specifies the I2C Handle. + * @retval None + */ +#define __HAL_I2C_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)) + +/** @brief Generate a Non-Acknowledge I2C peripheral in Slave mode. + * @param __HANDLE__ specifies the I2C Handle. + * @retval None + */ +#define __HAL_I2C_GENERATE_NACK(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR2, I2C_CR2_NACK)) +/** + * @} + */ + +/* Include I2C HAL Extended module */ +#include "stm32g0xx_hal_i2c_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup I2C_Exported_Functions + * @{ + */ + +/** @addtogroup I2C_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ +/* Initialization and de-initialization functions******************************/ +HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c); +HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_I2C_RegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef CallbackID, + pI2C_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_I2C_UnRegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef CallbackID); + +HAL_StatusTypeDef HAL_I2C_RegisterAddrCallback(I2C_HandleTypeDef *hi2c, pI2C_AddrCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_I2C_UnRegisterAddrCallback(I2C_HandleTypeDef *hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @addtogroup I2C_Exported_Functions_Group2 Input and Output operation functions + * @{ + */ +/* IO operation functions ****************************************************/ +/******* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, + uint32_t Timeout); + +/******* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size); + +HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c); +HAL_StatusTypeDef HAL_I2C_DisableListen_IT(I2C_HandleTypeDef *hi2c); +HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress); + +/******* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, + uint16_t MemAddSize, uint8_t *pData, uint16_t Size); + +HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, + uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, + uint32_t XferOptions); +/** + * @} + */ + +/** @addtogroup I2C_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks + * @{ + */ +/******* I2C IRQHandler and Callbacks used in non blocking modes (Interrupt and DMA) */ +void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c); +void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode); +void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c); +/** + * @} + */ + +/** @addtogroup I2C_Exported_Functions_Group3 Peripheral State, Mode and Error functions + * @{ + */ +/* Peripheral State, Mode and Error functions *********************************/ +HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c); +HAL_I2C_ModeTypeDef HAL_I2C_GetMode(I2C_HandleTypeDef *hi2c); +uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c); + +/** + * @} + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup I2C_Private_Constants I2C Private Constants + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup I2C_Private_Macro I2C Private Macros + * @{ + */ + +#define IS_I2C_ADDRESSING_MODE(MODE) (((MODE) == I2C_ADDRESSINGMODE_7BIT) || \ + ((MODE) == I2C_ADDRESSINGMODE_10BIT)) + +#define IS_I2C_DUAL_ADDRESS(ADDRESS) (((ADDRESS) == I2C_DUALADDRESS_DISABLE) || \ + ((ADDRESS) == I2C_DUALADDRESS_ENABLE)) + +#define IS_I2C_OWN_ADDRESS2_MASK(MASK) (((MASK) == I2C_OA2_NOMASK) || \ + ((MASK) == I2C_OA2_MASK01) || \ + ((MASK) == I2C_OA2_MASK02) || \ + ((MASK) == I2C_OA2_MASK03) || \ + ((MASK) == I2C_OA2_MASK04) || \ + ((MASK) == I2C_OA2_MASK05) || \ + ((MASK) == I2C_OA2_MASK06) || \ + ((MASK) == I2C_OA2_MASK07)) + +#define IS_I2C_GENERAL_CALL(CALL) (((CALL) == I2C_GENERALCALL_DISABLE) || \ + ((CALL) == I2C_GENERALCALL_ENABLE)) + +#define IS_I2C_NO_STRETCH(STRETCH) (((STRETCH) == I2C_NOSTRETCH_DISABLE) || \ + ((STRETCH) == I2C_NOSTRETCH_ENABLE)) + +#define IS_I2C_MEMADD_SIZE(SIZE) (((SIZE) == I2C_MEMADD_SIZE_8BIT) || \ + ((SIZE) == I2C_MEMADD_SIZE_16BIT)) + +#define IS_TRANSFER_MODE(MODE) (((MODE) == I2C_RELOAD_MODE) || \ + ((MODE) == I2C_AUTOEND_MODE) || \ + ((MODE) == I2C_SOFTEND_MODE)) + +#define IS_TRANSFER_REQUEST(REQUEST) (((REQUEST) == I2C_GENERATE_STOP) || \ + ((REQUEST) == I2C_GENERATE_START_READ) || \ + ((REQUEST) == I2C_GENERATE_START_WRITE) || \ + ((REQUEST) == I2C_NO_STARTSTOP)) + +#define IS_I2C_TRANSFER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_FIRST_FRAME) || \ + ((REQUEST) == I2C_FIRST_AND_NEXT_FRAME) || \ + ((REQUEST) == I2C_NEXT_FRAME) || \ + ((REQUEST) == I2C_FIRST_AND_LAST_FRAME) || \ + ((REQUEST) == I2C_LAST_FRAME) || \ + ((REQUEST) == I2C_LAST_FRAME_NO_STOP) || \ + IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST)) + +#define IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_OTHER_FRAME) || \ + ((REQUEST) == I2C_OTHER_AND_LAST_FRAME)) + +#define I2C_RESET_CR2(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= \ + (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_HEAD10R | \ + I2C_CR2_NBYTES | I2C_CR2_RELOAD | \ + I2C_CR2_RD_WRN))) + +#define I2C_GET_ADDR_MATCH(__HANDLE__) ((uint16_t)(((__HANDLE__)->Instance->ISR & I2C_ISR_ADDCODE) \ + >> 16U)) +#define I2C_GET_DIR(__HANDLE__) ((uint8_t)(((__HANDLE__)->Instance->ISR & I2C_ISR_DIR) \ + >> 16U)) +#define I2C_GET_STOP_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_AUTOEND) +#define I2C_GET_OWN_ADDRESS1(__HANDLE__) ((uint16_t)((__HANDLE__)->Instance->OAR1 & I2C_OAR1_OA1)) +#define I2C_GET_OWN_ADDRESS2(__HANDLE__) ((uint16_t)((__HANDLE__)->Instance->OAR2 & I2C_OAR2_OA2)) + +#define IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x000003FFU) +#define IS_I2C_OWN_ADDRESS2(ADDRESS2) ((ADDRESS2) <= (uint16_t)0x00FFU) + +#define I2C_MEM_ADD_MSB(__ADDRESS__) ((uint8_t)((uint16_t)(((uint16_t)((__ADDRESS__) & \ + (uint16_t)(0xFF00U))) >> 8U))) +#define I2C_MEM_ADD_LSB(__ADDRESS__) ((uint8_t)((uint16_t)((__ADDRESS__) & (uint16_t)(0x00FFU)))) + +#define I2C_GENERATE_START(__ADDMODE__,__ADDRESS__) (((__ADDMODE__) == I2C_ADDRESSINGMODE_7BIT) ? \ + (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | \ + (I2C_CR2_START) | (I2C_CR2_AUTOEND)) & \ + (~I2C_CR2_RD_WRN)) : \ + (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | \ + (I2C_CR2_ADD10) | (I2C_CR2_START)) & \ + (~I2C_CR2_RD_WRN))) + +#define I2C_CHECK_FLAG(__ISR__, __FLAG__) ((((__ISR__) & ((__FLAG__) & I2C_FLAG_MASK)) == \ + ((__FLAG__) & I2C_FLAG_MASK)) ? SET : RESET) +#define I2C_CHECK_IT_SOURCE(__CR1__, __IT__) ((((__CR1__) & (__IT__)) == (__IT__)) ? SET : RESET) +/** + * @} + */ + +/* Private Functions ---------------------------------------------------------*/ +/** @defgroup I2C_Private_Functions I2C Private Functions + * @{ + */ +/* Private functions are defined in stm32g0xx_hal_i2c.c file */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32G0xx_HAL_I2C_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h new file mode 100644 index 0000000..8db972b --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h @@ -0,0 +1,177 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_i2c_ex.h + * @author MCD Application Team + * @brief Header file of I2C HAL Extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_I2C_EX_H +#define STM32G0xx_HAL_I2C_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup I2CEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup I2CEx_Exported_Constants I2C Extended Exported Constants + * @{ + */ + +/** @defgroup I2CEx_Analog_Filter I2C Extended Analog Filter + * @{ + */ +#define I2C_ANALOGFILTER_ENABLE 0x00000000U +#define I2C_ANALOGFILTER_DISABLE I2C_CR1_ANFOFF +/** + * @} + */ + +/** @defgroup I2CEx_FastModePlus I2C Extended Fast Mode Plus + * @{ + */ +#define I2C_FMP_NOT_SUPPORTED 0xAAAA0000U /*!< Fast Mode Plus not supported */ +#define I2C_FASTMODEPLUS_PA9 SYSCFG_CFGR1_I2C_PA9_FMP /*!< Enable Fast Mode Plus on PA9 */ +#define I2C_FASTMODEPLUS_PA10 SYSCFG_CFGR1_I2C_PA10_FMP /*!< Enable Fast Mode Plus on PA10 */ +#define I2C_FASTMODEPLUS_PB6 SYSCFG_CFGR1_I2C_PB6_FMP /*!< Enable Fast Mode Plus on PB6 */ +#define I2C_FASTMODEPLUS_PB7 SYSCFG_CFGR1_I2C_PB7_FMP /*!< Enable Fast Mode Plus on PB7 */ +#define I2C_FASTMODEPLUS_PB8 SYSCFG_CFGR1_I2C_PB8_FMP /*!< Enable Fast Mode Plus on PB8 */ +#define I2C_FASTMODEPLUS_PB9 SYSCFG_CFGR1_I2C_PB9_FMP /*!< Enable Fast Mode Plus on PB9 */ +#define I2C_FASTMODEPLUS_I2C1 SYSCFG_CFGR1_I2C1_FMP /*!< Enable Fast Mode Plus on I2C1 pins */ +#define I2C_FASTMODEPLUS_I2C2 SYSCFG_CFGR1_I2C2_FMP /*!< Enable Fast Mode Plus on I2C2 pins */ +#if defined(SYSCFG_CFGR1_I2C3_FMP) +#define I2C_FASTMODEPLUS_I2C3 SYSCFG_CFGR1_I2C3_FMP /*!< Enable Fast Mode Plus on I2C3 pins */ +#else +#define I2C_FASTMODEPLUS_I2C3 (uint32_t)(0x00000400U | I2C_FMP_NOT_SUPPORTED) /*!< Fast Mode Plus I2C3 not supported */ +#endif /* SYSCFG_CFGR1_I2C3_FMP */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup I2CEx_Exported_Macros I2C Extended Exported Macros + * @{ + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup I2CEx_Exported_Functions I2C Extended Exported Functions + * @{ + */ + +/** @addtogroup I2CEx_Exported_Functions_Group1 Filter Mode Functions + * @{ + */ +/* Peripheral Control functions ************************************************/ +HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter); +HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter); +/** + * @} + */ + +/** @addtogroup I2CEx_Exported_Functions_Group2 WakeUp Mode Functions + * @{ + */ +HAL_StatusTypeDef HAL_I2CEx_EnableWakeUp(I2C_HandleTypeDef *hi2c); +HAL_StatusTypeDef HAL_I2CEx_DisableWakeUp(I2C_HandleTypeDef *hi2c); +/** + * @} + */ + +/** @addtogroup I2CEx_Exported_Functions_Group3 Fast Mode Plus Functions + * @{ + */ +void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus); +void HAL_I2CEx_DisableFastModePlus(uint32_t ConfigFastModePlus); +/** + * @} + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup I2CEx_Private_Constants I2C Extended Private Constants + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup I2CEx_Private_Macro I2C Extended Private Macros + * @{ + */ +#define IS_I2C_ANALOG_FILTER(FILTER) (((FILTER) == I2C_ANALOGFILTER_ENABLE) || \ + ((FILTER) == I2C_ANALOGFILTER_DISABLE)) + +#define IS_I2C_DIGITAL_FILTER(FILTER) ((FILTER) <= 0x0000000FU) + +#define IS_I2C_FASTMODEPLUS(__CONFIG__) ((((__CONFIG__) & I2C_FMP_NOT_SUPPORTED) != I2C_FMP_NOT_SUPPORTED) && \ + ((((__CONFIG__) & (I2C_FASTMODEPLUS_PA9)) == I2C_FASTMODEPLUS_PA9) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_PA10)) == I2C_FASTMODEPLUS_PA10) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_PB6)) == I2C_FASTMODEPLUS_PB6) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_PB7)) == I2C_FASTMODEPLUS_PB7) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_PB8)) == I2C_FASTMODEPLUS_PB8) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_PB9)) == I2C_FASTMODEPLUS_PB9) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_I2C1)) == I2C_FASTMODEPLUS_I2C1) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_I2C2)) == I2C_FASTMODEPLUS_I2C2) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_I2C3)) == I2C_FASTMODEPLUS_I2C3))) +/** + * @} + */ + +/* Private Functions ---------------------------------------------------------*/ +/** @defgroup I2CEx_Private_Functions I2C Extended Private Functions + * @{ + */ +/* Private functions are defined in stm32g0xx_hal_i2c_ex.c file */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_I2C_EX_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_i2s.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_i2s.h new file mode 100644 index 0000000..d98518f --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_i2s.h @@ -0,0 +1,554 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_i2s.h + * @author MCD Application Team + * @brief Header file of I2S HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_I2S_H +#define STM32G0xx_HAL_I2S_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +#if defined(SPI_I2S_SUPPORT) +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup I2S + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup I2S_Exported_Types I2S Exported Types + * @{ + */ + +/** + * @brief I2S Init structure definition + */ +typedef struct +{ + uint32_t Mode; /*!< Specifies the I2S operating mode. + This parameter can be a value of @ref I2S_Mode */ + + uint32_t Standard; /*!< Specifies the standard used for the I2S communication. + This parameter can be a value of @ref I2S_Standard */ + + uint32_t DataFormat; /*!< Specifies the data format for the I2S communication. + This parameter can be a value of @ref I2S_Data_Format */ + + uint32_t MCLKOutput; /*!< Specifies whether the I2S MCLK output is enabled or not. + This parameter can be a value of @ref I2S_MCLK_Output */ + + uint32_t AudioFreq; /*!< Specifies the frequency selected for the I2S communication. + This parameter can be a value of @ref I2S_Audio_Frequency */ + + uint32_t CPOL; /*!< Specifies the idle state of the I2S clock. + This parameter can be a value of @ref I2S_Clock_Polarity */ +} I2S_InitTypeDef; + +/** + * @brief HAL State structures definition + */ +typedef enum +{ + HAL_I2S_STATE_RESET = 0x00U, /*!< I2S not yet initialized or disabled */ + HAL_I2S_STATE_READY = 0x01U, /*!< I2S initialized and ready for use */ + HAL_I2S_STATE_BUSY = 0x02U, /*!< I2S internal process is ongoing */ + HAL_I2S_STATE_BUSY_TX = 0x03U, /*!< Data Transmission process is ongoing */ + HAL_I2S_STATE_BUSY_RX = 0x04U, /*!< Data Reception process is ongoing */ + HAL_I2S_STATE_TIMEOUT = 0x06U, /*!< I2S timeout state */ + HAL_I2S_STATE_ERROR = 0x07U /*!< I2S error state */ +} HAL_I2S_StateTypeDef; + +/** + * @brief I2S handle Structure definition + */ +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1) +typedef struct __I2S_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ +{ + SPI_TypeDef *Instance; /*!< I2S registers base address */ + + I2S_InitTypeDef Init; /*!< I2S communication parameters */ + + uint16_t *pTxBuffPtr; /*!< Pointer to I2S Tx transfer buffer */ + + __IO uint16_t TxXferSize; /*!< I2S Tx transfer size */ + + __IO uint16_t TxXferCount; /*!< I2S Tx transfer Counter */ + + uint16_t *pRxBuffPtr; /*!< Pointer to I2S Rx transfer buffer */ + + __IO uint16_t RxXferSize; /*!< I2S Rx transfer size */ + + __IO uint16_t RxXferCount; /*!< I2S Rx transfer counter + (This field is initialized at the + same value as transfer size at the + beginning of the transfer and + decremented when a sample is received + NbSamplesReceived = RxBufferSize-RxBufferCount) */ + DMA_HandleTypeDef *hdmatx; /*!< I2S Tx DMA handle parameters */ + + DMA_HandleTypeDef *hdmarx; /*!< I2S Rx DMA handle parameters */ + + __IO HAL_LockTypeDef Lock; /*!< I2S locking object */ + + __IO HAL_I2S_StateTypeDef State; /*!< I2S communication state */ + + __IO uint32_t ErrorCode; /*!< I2S Error code + This parameter can be a value of @ref I2S_Error */ + +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) + void (* TxCpltCallback)(struct __I2S_HandleTypeDef *hi2s); /*!< I2S Tx Completed callback */ + void (* RxCpltCallback)(struct __I2S_HandleTypeDef *hi2s); /*!< I2S Rx Completed callback */ + void (* TxHalfCpltCallback)(struct __I2S_HandleTypeDef *hi2s); /*!< I2S Tx Half Completed callback */ + void (* RxHalfCpltCallback)(struct __I2S_HandleTypeDef *hi2s); /*!< I2S Rx Half Completed callback */ + void (* ErrorCallback)(struct __I2S_HandleTypeDef *hi2s); /*!< I2S Error callback */ + void (* MspInitCallback)(struct __I2S_HandleTypeDef *hi2s); /*!< I2S Msp Init callback */ + void (* MspDeInitCallback)(struct __I2S_HandleTypeDef *hi2s); /*!< I2S Msp DeInit callback */ + +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ +} I2S_HandleTypeDef; + +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) +/** + * @brief HAL I2S Callback ID enumeration definition + */ +typedef enum +{ + HAL_I2S_TX_COMPLETE_CB_ID = 0x00U, /*!< I2S Tx Completed callback ID */ + HAL_I2S_RX_COMPLETE_CB_ID = 0x01U, /*!< I2S Rx Completed callback ID */ + HAL_I2S_TX_HALF_COMPLETE_CB_ID = 0x03U, /*!< I2S Tx Half Completed callback ID */ + HAL_I2S_RX_HALF_COMPLETE_CB_ID = 0x04U, /*!< I2S Rx Half Completed callback ID */ + HAL_I2S_ERROR_CB_ID = 0x06U, /*!< I2S Error callback ID */ + HAL_I2S_MSPINIT_CB_ID = 0x07U, /*!< I2S Msp Init callback ID */ + HAL_I2S_MSPDEINIT_CB_ID = 0x08U /*!< I2S Msp DeInit callback ID */ + +} HAL_I2S_CallbackIDTypeDef; + +/** + * @brief HAL I2S Callback pointer definition + */ +typedef void (*pI2S_CallbackTypeDef)(I2S_HandleTypeDef *hi2s); /*!< pointer to an I2S callback function */ + +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup I2S_Exported_Constants I2S Exported Constants + * @{ + */ +/** @defgroup I2S_Error I2S Error + * @{ + */ +#define HAL_I2S_ERROR_NONE (0x00000000U) /*!< No error */ +#define HAL_I2S_ERROR_TIMEOUT (0x00000001U) /*!< Timeout error */ +#define HAL_I2S_ERROR_OVR (0x00000002U) /*!< OVR error */ +#define HAL_I2S_ERROR_UDR (0x00000004U) /*!< UDR error */ +#define HAL_I2S_ERROR_DMA (0x00000008U) /*!< DMA transfer error */ +#define HAL_I2S_ERROR_PRESCALER (0x00000010U) /*!< Prescaler Calculation error */ +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) +#define HAL_I2S_ERROR_INVALID_CALLBACK (0x00000020U) /*!< Invalid Callback error */ +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ +#define HAL_I2S_ERROR_BUSY_LINE_RX (0x00000040U) /*!< Busy Rx Line error */ +/** + * @} + */ + +/** @defgroup I2S_Mode I2S Mode + * @{ + */ +#define I2S_MODE_SLAVE_TX (0x00000000U) +#define I2S_MODE_SLAVE_RX (SPI_I2SCFGR_I2SCFG_0) +#define I2S_MODE_MASTER_TX (SPI_I2SCFGR_I2SCFG_1) +#define I2S_MODE_MASTER_RX ((SPI_I2SCFGR_I2SCFG_0 | SPI_I2SCFGR_I2SCFG_1)) +/** + * @} + */ + +/** @defgroup I2S_Standard I2S Standard + * @{ + */ +#define I2S_STANDARD_PHILIPS (0x00000000U) +#define I2S_STANDARD_MSB (SPI_I2SCFGR_I2SSTD_0) +#define I2S_STANDARD_LSB (SPI_I2SCFGR_I2SSTD_1) +#define I2S_STANDARD_PCM_SHORT ((SPI_I2SCFGR_I2SSTD_0 | SPI_I2SCFGR_I2SSTD_1)) +#define I2S_STANDARD_PCM_LONG ((SPI_I2SCFGR_I2SSTD_0 | SPI_I2SCFGR_I2SSTD_1 | SPI_I2SCFGR_PCMSYNC)) +/** + * @} + */ + +/** @defgroup I2S_Data_Format I2S Data Format + * @{ + */ +#define I2S_DATAFORMAT_16B (0x00000000U) +#define I2S_DATAFORMAT_16B_EXTENDED (SPI_I2SCFGR_CHLEN) +#define I2S_DATAFORMAT_24B ((SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_0)) +#define I2S_DATAFORMAT_32B ((SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_1)) +/** + * @} + */ + +/** @defgroup I2S_MCLK_Output I2S MCLK Output + * @{ + */ +#define I2S_MCLKOUTPUT_ENABLE (SPI_I2SPR_MCKOE) +#define I2S_MCLKOUTPUT_DISABLE (0x00000000U) +/** + * @} + */ + +/** @defgroup I2S_Audio_Frequency I2S Audio Frequency + * @{ + */ +#define I2S_AUDIOFREQ_192K (192000U) +#define I2S_AUDIOFREQ_96K (96000U) +#define I2S_AUDIOFREQ_48K (48000U) +#define I2S_AUDIOFREQ_44K (44100U) +#define I2S_AUDIOFREQ_32K (32000U) +#define I2S_AUDIOFREQ_22K (22050U) +#define I2S_AUDIOFREQ_16K (16000U) +#define I2S_AUDIOFREQ_11K (11025U) +#define I2S_AUDIOFREQ_8K (8000U) +#define I2S_AUDIOFREQ_DEFAULT (2U) +/** + * @} + */ + +/** @defgroup I2S_Clock_Polarity I2S Clock Polarity + * @{ + */ +#define I2S_CPOL_LOW (0x00000000U) +#define I2S_CPOL_HIGH (SPI_I2SCFGR_CKPOL) +/** + * @} + */ + +/** @defgroup I2S_Interrupts_Definition I2S Interrupts Definition + * @{ + */ +#define I2S_IT_TXE SPI_CR2_TXEIE +#define I2S_IT_RXNE SPI_CR2_RXNEIE +#define I2S_IT_ERR SPI_CR2_ERRIE +/** + * @} + */ + +/** @defgroup I2S_Flags_Definition I2S Flags Definition + * @{ + */ +#define I2S_FLAG_TXE SPI_SR_TXE +#define I2S_FLAG_RXNE SPI_SR_RXNE + +#define I2S_FLAG_UDR SPI_SR_UDR +#define I2S_FLAG_OVR SPI_SR_OVR +#define I2S_FLAG_FRE SPI_SR_FRE + +#define I2S_FLAG_CHSIDE SPI_SR_CHSIDE +#define I2S_FLAG_BSY SPI_SR_BSY + +#define I2S_FLAG_MASK (SPI_SR_RXNE\ + | SPI_SR_TXE | SPI_SR_UDR | SPI_SR_OVR | SPI_SR_FRE | SPI_SR_CHSIDE | SPI_SR_BSY) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup I2S_Exported_macros I2S Exported Macros + * @{ + */ + +/** @brief Reset I2S handle state + * @param __HANDLE__ specifies the I2S Handle. + * @retval None + */ +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) +#define __HAL_I2S_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_I2S_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_I2S_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2S_STATE_RESET) +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ + +/** @brief Enable the specified SPI peripheral (in I2S mode). + * @param __HANDLE__ specifies the I2S Handle. + * @retval None + */ +#define __HAL_I2S_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->I2SCFGR, SPI_I2SCFGR_I2SE)) + +/** @brief Disable the specified SPI peripheral (in I2S mode). + * @param __HANDLE__ specifies the I2S Handle. + * @retval None + */ +#define __HAL_I2S_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->I2SCFGR, SPI_I2SCFGR_I2SE)) + +/** @brief Enable the specified I2S interrupts. + * @param __HANDLE__ specifies the I2S Handle. + * @param __INTERRUPT__ specifies the interrupt source to enable or disable. + * This parameter can be one of the following values: + * @arg I2S_IT_TXE: Tx buffer empty interrupt enable + * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable + * @arg I2S_IT_ERR: Error interrupt enable + * @retval None + */ +#define __HAL_I2S_ENABLE_IT(__HANDLE__, __INTERRUPT__) (SET_BIT((__HANDLE__)->Instance->CR2,(__INTERRUPT__))) + +/** @brief Disable the specified I2S interrupts. + * @param __HANDLE__ specifies the I2S Handle. + * @param __INTERRUPT__ specifies the interrupt source to enable or disable. + * This parameter can be one of the following values: + * @arg I2S_IT_TXE: Tx buffer empty interrupt enable + * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable + * @arg I2S_IT_ERR: Error interrupt enable + * @retval None + */ +#define __HAL_I2S_DISABLE_IT(__HANDLE__, __INTERRUPT__) (CLEAR_BIT((__HANDLE__)->Instance->CR2,(__INTERRUPT__))) + +/** @brief Checks if the specified I2S interrupt source is enabled or disabled. + * @param __HANDLE__ specifies the I2S Handle. + * This parameter can be I2S where x: 1, 2, or 3 to select the I2S peripheral. + * @param __INTERRUPT__ specifies the I2S interrupt source to check. + * This parameter can be one of the following values: + * @arg I2S_IT_TXE: Tx buffer empty interrupt enable + * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable + * @arg I2S_IT_ERR: Error interrupt enable + * @retval The new state of __IT__ (TRUE or FALSE). + */ +#define __HAL_I2S_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR2\ + & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Checks whether the specified I2S flag is set or not. + * @param __HANDLE__ specifies the I2S Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg I2S_FLAG_RXNE: Receive buffer not empty flag + * @arg I2S_FLAG_TXE: Transmit buffer empty flag + * @arg I2S_FLAG_UDR: Underrun flag + * @arg I2S_FLAG_OVR: Overrun flag + * @arg I2S_FLAG_FRE: Frame error flag + * @arg I2S_FLAG_CHSIDE: Channel Side flag + * @arg I2S_FLAG_BSY: Busy flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_I2S_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__)) + +/** @brief Clears the I2S OVR pending flag. + * @param __HANDLE__ specifies the I2S Handle. + * @retval None + */ +#define __HAL_I2S_CLEAR_OVRFLAG(__HANDLE__) do{ \ + __IO uint32_t tmpreg_ovr = 0x00U; \ + tmpreg_ovr = (__HANDLE__)->Instance->DR; \ + tmpreg_ovr = (__HANDLE__)->Instance->SR; \ + UNUSED(tmpreg_ovr); \ + }while(0U) +/** @brief Clears the I2S UDR pending flag. + * @param __HANDLE__ specifies the I2S Handle. + * @retval None + */ +#define __HAL_I2S_CLEAR_UDRFLAG(__HANDLE__) do{\ + __IO uint32_t tmpreg_udr = 0x00U;\ + tmpreg_udr = ((__HANDLE__)->Instance->SR);\ + UNUSED(tmpreg_udr); \ + }while(0U) +/** @brief Flush the I2S DR Register. + * @param __HANDLE__ specifies the I2S Handle. + * @retval None + */ +#define __HAL_I2S_FLUSH_RX_DR(__HANDLE__) do{\ + __IO uint32_t tmpreg_dr = 0x00U;\ + tmpreg_dr = ((__HANDLE__)->Instance->DR);\ + UNUSED(tmpreg_dr); \ + }while(0U) +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup I2S_Exported_Functions + * @{ + */ + +/** @addtogroup I2S_Exported_Functions_Group1 + * @{ + */ +/* Initialization/de-initialization functions ********************************/ +HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s); +HAL_StatusTypeDef HAL_I2S_DeInit(I2S_HandleTypeDef *hi2s); +void HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s); +void HAL_I2S_MspDeInit(I2S_HandleTypeDef *hi2s); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) +HAL_StatusTypeDef HAL_I2S_RegisterCallback(I2S_HandleTypeDef *hi2s, HAL_I2S_CallbackIDTypeDef CallbackID, + pI2S_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_I2S_UnRegisterCallback(I2S_HandleTypeDef *hi2s, HAL_I2S_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @addtogroup I2S_Exported_Functions_Group2 + * @{ + */ +/* I/O operation functions ***************************************************/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout); + +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2S_Receive_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size); +void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s); + +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size); + +HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s); +HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s); +HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s); + +/* Callbacks used in non blocking modes (Interrupt and DMA) *******************/ +void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s); +void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s); +void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s); +void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s); +void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s); +/** + * @} + */ + +/** @addtogroup I2S_Exported_Functions_Group3 + * @{ + */ +/* Peripheral Control and State functions ************************************/ +HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s); +uint32_t HAL_I2S_GetError(I2S_HandleTypeDef *hi2s); +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup I2S_Private_Macros I2S Private Macros + * @{ + */ + +/** @brief Check whether the specified SPI flag is set or not. + * @param __SR__ copy of I2S SR register. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg I2S_FLAG_RXNE: Receive buffer not empty flag + * @arg I2S_FLAG_TXE: Transmit buffer empty flag + * @arg I2S_FLAG_UDR: Underrun error flag + * @arg I2S_FLAG_OVR: Overrun flag + * @arg I2S_FLAG_CHSIDE: Channel side flag + * @arg I2S_FLAG_BSY: Busy flag + * @retval SET or RESET. + */ +#define I2S_CHECK_FLAG(__SR__, __FLAG__) ((((__SR__)\ + & ((__FLAG__) & I2S_FLAG_MASK)) == ((__FLAG__) & I2S_FLAG_MASK)) ? SET : RESET) + +/** @brief Check whether the specified SPI Interrupt is set or not. + * @param __CR2__ copy of I2S CR2 register. + * @param __INTERRUPT__ specifies the SPI interrupt source to check. + * This parameter can be one of the following values: + * @arg I2S_IT_TXE: Tx buffer empty interrupt enable + * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable + * @arg I2S_IT_ERR: Error interrupt enable + * @retval SET or RESET. + */ +#define I2S_CHECK_IT_SOURCE(__CR2__, __INTERRUPT__) ((((__CR2__)\ + & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Checks if I2S Mode parameter is in allowed range. + * @param __MODE__ specifies the I2S Mode. + * This parameter can be a value of @ref I2S_Mode + * @retval None + */ +#define IS_I2S_MODE(__MODE__) (((__MODE__) == I2S_MODE_SLAVE_TX) || \ + ((__MODE__) == I2S_MODE_SLAVE_RX) || \ + ((__MODE__) == I2S_MODE_MASTER_TX) || \ + ((__MODE__) == I2S_MODE_MASTER_RX)) + +#define IS_I2S_STANDARD(__STANDARD__) (((__STANDARD__) == I2S_STANDARD_PHILIPS) || \ + ((__STANDARD__) == I2S_STANDARD_MSB) || \ + ((__STANDARD__) == I2S_STANDARD_LSB) || \ + ((__STANDARD__) == I2S_STANDARD_PCM_SHORT) || \ + ((__STANDARD__) == I2S_STANDARD_PCM_LONG)) + +#define IS_I2S_DATA_FORMAT(__FORMAT__) (((__FORMAT__) == I2S_DATAFORMAT_16B) || \ + ((__FORMAT__) == I2S_DATAFORMAT_16B_EXTENDED) || \ + ((__FORMAT__) == I2S_DATAFORMAT_24B) || \ + ((__FORMAT__) == I2S_DATAFORMAT_32B)) + +#define IS_I2S_MCLK_OUTPUT(__OUTPUT__) (((__OUTPUT__) == I2S_MCLKOUTPUT_ENABLE) || \ + ((__OUTPUT__) == I2S_MCLKOUTPUT_DISABLE)) + +#define IS_I2S_AUDIO_FREQ(__FREQ__) ((((__FREQ__) >= I2S_AUDIOFREQ_8K) && \ + ((__FREQ__) <= I2S_AUDIOFREQ_192K)) || \ + ((__FREQ__) == I2S_AUDIOFREQ_DEFAULT)) + +/** @brief Checks if I2S Serial clock steady state parameter is in allowed range. + * @param __CPOL__ specifies the I2S serial clock steady state. + * This parameter can be a value of @ref I2S_Clock_Polarity + * @retval None + */ +#define IS_I2S_CPOL(__CPOL__) (((__CPOL__) == I2S_CPOL_LOW) || \ + ((__CPOL__) == I2S_CPOL_HIGH)) + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* SPI_I2S_SUPPORT */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_I2S_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_irda.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_irda.h new file mode 100644 index 0000000..1d4cbc1 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_irda.h @@ -0,0 +1,891 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_irda.h + * @author MCD Application Team + * @brief Header file of IRDA HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_IRDA_H +#define STM32G0xx_HAL_IRDA_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup IRDA + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup IRDA_Exported_Types IRDA Exported Types + * @{ + */ + +/** + * @brief IRDA Init Structure definition + */ +typedef struct +{ + uint32_t BaudRate; /*!< This member configures the IRDA communication baud rate. + The baud rate register is computed using the following formula: + Baud Rate Register = ((usart_ker_ckpres) / ((hirda->Init.BaudRate))) + where usart_ker_ckpres is the IRDA input clock divided by a prescaler */ + + uint32_t WordLength; /*!< Specifies the number of data bits transmitted or received in a frame. + This parameter can be a value of @ref IRDAEx_Word_Length */ + + uint32_t Parity; /*!< Specifies the parity mode. + This parameter can be a value of @ref IRDA_Parity + @note When parity is enabled, the computed parity is inserted + at the MSB position of the transmitted data (9th bit when + the word length is set to 9 data bits; 8th bit when the + word length is set to 8 data bits). */ + + uint32_t Mode; /*!< Specifies whether the Receive or Transmit mode is enabled or disabled. + This parameter can be a value of @ref IRDA_Transfer_Mode */ + + uint8_t Prescaler; /*!< Specifies the Prescaler value for dividing the UART/USART source clock + to achieve low-power frequency. + @note Prescaler value 0 is forbidden */ + + uint16_t PowerMode; /*!< Specifies the IRDA power mode. + This parameter can be a value of @ref IRDA_Low_Power */ + + uint32_t ClockPrescaler; /*!< Specifies the prescaler value used to divide the IRDA clock source. + This parameter can be a value of @ref IRDA_ClockPrescaler. */ + +} IRDA_InitTypeDef; + +/** + * @brief HAL IRDA State definition + * @note HAL IRDA State value is a combination of 2 different substates: + * gState and RxState (see @ref IRDA_State_Definition). + * - gState contains IRDA state information related to global Handle management + * and also information related to Tx operations. + * gState value coding follow below described bitmap : + * b7-b6 Error information + * 00 : No Error + * 01 : (Not Used) + * 10 : Timeout + * 11 : Error + * b5 Peripheral initialization status + * 0 : Reset (Peripheral not initialized) + * 1 : Init done (Peripheral initialized. HAL IRDA Init function already called) + * b4-b3 (not used) + * xx : Should be set to 00 + * b2 Intrinsic process state + * 0 : Ready + * 1 : Busy (Peripheral busy with some configuration or internal operations) + * b1 (not used) + * x : Should be set to 0 + * b0 Tx state + * 0 : Ready (no Tx operation ongoing) + * 1 : Busy (Tx operation ongoing) + * - RxState contains information related to Rx operations. + * RxState value coding follow below described bitmap : + * b7-b6 (not used) + * xx : Should be set to 00 + * b5 Peripheral initialization status + * 0 : Reset (Peripheral not initialized) + * 1 : Init done (Peripheral initialized) + * b4-b2 (not used) + * xxx : Should be set to 000 + * b1 Rx state + * 0 : Ready (no Rx operation ongoing) + * 1 : Busy (Rx operation ongoing) + * b0 (not used) + * x : Should be set to 0. + */ +typedef uint32_t HAL_IRDA_StateTypeDef; + +/** + * @brief IRDA clock sources definition + */ +typedef enum +{ + IRDA_CLOCKSOURCE_PCLK1 = 0x00U, /*!< PCLK1 clock source */ + IRDA_CLOCKSOURCE_HSI = 0x02U, /*!< HSI clock source */ + IRDA_CLOCKSOURCE_SYSCLK = 0x04U, /*!< SYSCLK clock source */ + IRDA_CLOCKSOURCE_LSE = 0x10U, /*!< LSE clock source */ + IRDA_CLOCKSOURCE_UNDEFINED = 0x20U /*!< Undefined clock source */ +} IRDA_ClockSourceTypeDef; + +/** + * @brief IRDA handle Structure definition + */ +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) +typedef struct __IRDA_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */ +{ + USART_TypeDef *Instance; /*!< USART registers base address */ + + IRDA_InitTypeDef Init; /*!< IRDA communication parameters */ + + const uint8_t *pTxBuffPtr; /*!< Pointer to IRDA Tx transfer Buffer */ + + uint16_t TxXferSize; /*!< IRDA Tx Transfer size */ + + __IO uint16_t TxXferCount; /*!< IRDA Tx Transfer Counter */ + + uint8_t *pRxBuffPtr; /*!< Pointer to IRDA Rx transfer Buffer */ + + uint16_t RxXferSize; /*!< IRDA Rx Transfer size */ + + __IO uint16_t RxXferCount; /*!< IRDA Rx Transfer Counter */ + + uint16_t Mask; /*!< USART RX RDR register mask */ + + DMA_HandleTypeDef *hdmatx; /*!< IRDA Tx DMA Handle parameters */ + + DMA_HandleTypeDef *hdmarx; /*!< IRDA Rx DMA Handle parameters */ + + HAL_LockTypeDef Lock; /*!< Locking object */ + + __IO HAL_IRDA_StateTypeDef gState; /*!< IRDA state information related to global Handle management + and also related to Tx operations. + This parameter can be a value of @ref HAL_IRDA_StateTypeDef */ + + __IO HAL_IRDA_StateTypeDef RxState; /*!< IRDA state information related to Rx operations. + This parameter can be a value of @ref HAL_IRDA_StateTypeDef */ + + __IO uint32_t ErrorCode; /*!< IRDA Error code */ + +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + void (* TxHalfCpltCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Tx Half Complete Callback */ + + void (* TxCpltCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Tx Complete Callback */ + + void (* RxHalfCpltCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Rx Half Complete Callback */ + + void (* RxCpltCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Rx Complete Callback */ + + void (* ErrorCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Error Callback */ + + void (* AbortCpltCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Abort Complete Callback */ + + void (* AbortTransmitCpltCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Abort Transmit Complete Callback */ + + void (* AbortReceiveCpltCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Abort Receive Complete Callback */ + + + void (* MspInitCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Msp Init callback */ + + void (* MspDeInitCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Msp DeInit callback */ +#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */ + +} IRDA_HandleTypeDef; + +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) +/** + * @brief HAL IRDA Callback ID enumeration definition + */ +typedef enum +{ + HAL_IRDA_TX_HALFCOMPLETE_CB_ID = 0x00U, /*!< IRDA Tx Half Complete Callback ID */ + HAL_IRDA_TX_COMPLETE_CB_ID = 0x01U, /*!< IRDA Tx Complete Callback ID */ + HAL_IRDA_RX_HALFCOMPLETE_CB_ID = 0x02U, /*!< IRDA Rx Half Complete Callback ID */ + HAL_IRDA_RX_COMPLETE_CB_ID = 0x03U, /*!< IRDA Rx Complete Callback ID */ + HAL_IRDA_ERROR_CB_ID = 0x04U, /*!< IRDA Error Callback ID */ + HAL_IRDA_ABORT_COMPLETE_CB_ID = 0x05U, /*!< IRDA Abort Complete Callback ID */ + HAL_IRDA_ABORT_TRANSMIT_COMPLETE_CB_ID = 0x06U, /*!< IRDA Abort Transmit Complete Callback ID */ + HAL_IRDA_ABORT_RECEIVE_COMPLETE_CB_ID = 0x07U, /*!< IRDA Abort Receive Complete Callback ID */ + + HAL_IRDA_MSPINIT_CB_ID = 0x08U, /*!< IRDA MspInit callback ID */ + HAL_IRDA_MSPDEINIT_CB_ID = 0x09U /*!< IRDA MspDeInit callback ID */ + +} HAL_IRDA_CallbackIDTypeDef; + +/** + * @brief HAL IRDA Callback pointer definition + */ +typedef void (*pIRDA_CallbackTypeDef)(IRDA_HandleTypeDef *hirda); /*!< pointer to an IRDA callback function */ + +#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup IRDA_Exported_Constants IRDA Exported Constants + * @{ + */ + +/** @defgroup IRDA_State_Definition IRDA State Code Definition + * @{ + */ +#define HAL_IRDA_STATE_RESET 0x00000000U /*!< Peripheral is not initialized + Value is allowed for gState and RxState */ +#define HAL_IRDA_STATE_READY 0x00000020U /*!< Peripheral Initialized and ready for use + Value is allowed for gState and RxState */ +#define HAL_IRDA_STATE_BUSY 0x00000024U /*!< An internal process is ongoing + Value is allowed for gState only */ +#define HAL_IRDA_STATE_BUSY_TX 0x00000021U /*!< Data Transmission process is ongoing + Value is allowed for gState only */ +#define HAL_IRDA_STATE_BUSY_RX 0x00000022U /*!< Data Reception process is ongoing + Value is allowed for RxState only */ +#define HAL_IRDA_STATE_BUSY_TX_RX 0x00000023U /*!< Data Transmission and Reception process is ongoing + Not to be used for neither gState nor RxState. + Value is result of combination (Or) between + gState and RxState values */ +#define HAL_IRDA_STATE_TIMEOUT 0x000000A0U /*!< Timeout state + Value is allowed for gState only */ +#define HAL_IRDA_STATE_ERROR 0x000000E0U /*!< Error + Value is allowed for gState only */ +/** + * @} + */ + +/** @defgroup IRDA_Error_Definition IRDA Error Code Definition + * @{ + */ +#define HAL_IRDA_ERROR_NONE (0x00000000U) /*!< No error */ +#define HAL_IRDA_ERROR_PE (0x00000001U) /*!< Parity error */ +#define HAL_IRDA_ERROR_NE (0x00000002U) /*!< Noise error */ +#define HAL_IRDA_ERROR_FE (0x00000004U) /*!< frame error */ +#define HAL_IRDA_ERROR_ORE (0x00000008U) /*!< Overrun error */ +#define HAL_IRDA_ERROR_DMA (0x00000010U) /*!< DMA transfer error */ +#define HAL_IRDA_ERROR_BUSY (0x00000020U) /*!< Busy Error */ +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) +#define HAL_IRDA_ERROR_INVALID_CALLBACK (0x00000040U) /*!< Invalid Callback error */ +#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup IRDA_Parity IRDA Parity + * @{ + */ +#define IRDA_PARITY_NONE 0x00000000U /*!< No parity */ +#define IRDA_PARITY_EVEN USART_CR1_PCE /*!< Even parity */ +#define IRDA_PARITY_ODD (USART_CR1_PCE | USART_CR1_PS) /*!< Odd parity */ +/** + * @} + */ + +/** @defgroup IRDA_Transfer_Mode IRDA Transfer Mode + * @{ + */ +#define IRDA_MODE_RX USART_CR1_RE /*!< RX mode */ +#define IRDA_MODE_TX USART_CR1_TE /*!< TX mode */ +#define IRDA_MODE_TX_RX (USART_CR1_TE |USART_CR1_RE) /*!< RX and TX mode */ +/** + * @} + */ + +/** @defgroup IRDA_Low_Power IRDA Low Power + * @{ + */ +#define IRDA_POWERMODE_NORMAL 0x00000000U /*!< IRDA normal power mode */ +#define IRDA_POWERMODE_LOWPOWER USART_CR3_IRLP /*!< IRDA low power mode */ +/** + * @} + */ + +/** @defgroup IRDA_ClockPrescaler IRDA Clock Prescaler + * @{ + */ +#define IRDA_PRESCALER_DIV1 0x00000000U /*!< fclk_pres = fclk */ +#define IRDA_PRESCALER_DIV2 0x00000001U /*!< fclk_pres = fclk/2 */ +#define IRDA_PRESCALER_DIV4 0x00000002U /*!< fclk_pres = fclk/4 */ +#define IRDA_PRESCALER_DIV6 0x00000003U /*!< fclk_pres = fclk/6 */ +#define IRDA_PRESCALER_DIV8 0x00000004U /*!< fclk_pres = fclk/8 */ +#define IRDA_PRESCALER_DIV10 0x00000005U /*!< fclk_pres = fclk/10 */ +#define IRDA_PRESCALER_DIV12 0x00000006U /*!< fclk_pres = fclk/12 */ +#define IRDA_PRESCALER_DIV16 0x00000007U /*!< fclk_pres = fclk/16 */ +#define IRDA_PRESCALER_DIV32 0x00000008U /*!< fclk_pres = fclk/32 */ +#define IRDA_PRESCALER_DIV64 0x00000009U /*!< fclk_pres = fclk/64 */ +#define IRDA_PRESCALER_DIV128 0x0000000AU /*!< fclk_pres = fclk/128 */ +#define IRDA_PRESCALER_DIV256 0x0000000BU /*!< fclk_pres = fclk/256 */ +/** + * @} + */ + +/** @defgroup IRDA_State IRDA State + * @{ + */ +#define IRDA_STATE_DISABLE 0x00000000U /*!< IRDA disabled */ +#define IRDA_STATE_ENABLE USART_CR1_UE /*!< IRDA enabled */ +/** + * @} + */ + +/** @defgroup IRDA_Mode IRDA Mode + * @{ + */ +#define IRDA_MODE_DISABLE 0x00000000U /*!< Associated UART disabled in IRDA mode */ +#define IRDA_MODE_ENABLE USART_CR3_IREN /*!< Associated UART enabled in IRDA mode */ +/** + * @} + */ + +/** @defgroup IRDA_One_Bit IRDA One Bit Sampling + * @{ + */ +#define IRDA_ONE_BIT_SAMPLE_DISABLE 0x00000000U /*!< One-bit sampling disabled */ +#define IRDA_ONE_BIT_SAMPLE_ENABLE USART_CR3_ONEBIT /*!< One-bit sampling enabled */ +/** + * @} + */ + +/** @defgroup IRDA_DMA_Tx IRDA DMA Tx + * @{ + */ +#define IRDA_DMA_TX_DISABLE 0x00000000U /*!< IRDA DMA TX disabled */ +#define IRDA_DMA_TX_ENABLE USART_CR3_DMAT /*!< IRDA DMA TX enabled */ +/** + * @} + */ + +/** @defgroup IRDA_DMA_Rx IRDA DMA Rx + * @{ + */ +#define IRDA_DMA_RX_DISABLE 0x00000000U /*!< IRDA DMA RX disabled */ +#define IRDA_DMA_RX_ENABLE USART_CR3_DMAR /*!< IRDA DMA RX enabled */ +/** + * @} + */ + +/** @defgroup IRDA_Request_Parameters IRDA Request Parameters + * @{ + */ +#define IRDA_AUTOBAUD_REQUEST USART_RQR_ABRRQ /*!< Auto-Baud Rate Request */ +#define IRDA_RXDATA_FLUSH_REQUEST USART_RQR_RXFRQ /*!< Receive Data flush Request */ +#define IRDA_TXDATA_FLUSH_REQUEST USART_RQR_TXFRQ /*!< Transmit data flush Request */ +/** + * @} + */ + +/** @defgroup IRDA_Flags IRDA Flags + * Elements values convention: 0xXXXX + * - 0xXXXX : Flag mask in the ISR register + * @{ + */ +#define IRDA_FLAG_REACK USART_ISR_REACK /*!< IRDA receive enable acknowledge flag */ +#define IRDA_FLAG_TEACK USART_ISR_TEACK /*!< IRDA transmit enable acknowledge flag */ +#define IRDA_FLAG_BUSY USART_ISR_BUSY /*!< IRDA busy flag */ +#define IRDA_FLAG_ABRF USART_ISR_ABRF /*!< IRDA auto Baud rate flag */ +#define IRDA_FLAG_ABRE USART_ISR_ABRE /*!< IRDA auto Baud rate error */ +#define IRDA_FLAG_TXE USART_ISR_TXE_TXFNF /*!< IRDA transmit data register empty */ +#define IRDA_FLAG_TC USART_ISR_TC /*!< IRDA transmission complete */ +#define IRDA_FLAG_RXNE USART_ISR_RXNE_RXFNE /*!< IRDA read data register not empty */ +#define IRDA_FLAG_ORE USART_ISR_ORE /*!< IRDA overrun error */ +#define IRDA_FLAG_NE USART_ISR_NE /*!< IRDA noise error */ +#define IRDA_FLAG_FE USART_ISR_FE /*!< IRDA frame error */ +#define IRDA_FLAG_PE USART_ISR_PE /*!< IRDA parity error */ +/** + * @} + */ + +/** @defgroup IRDA_Interrupt_definition IRDA Interrupts Definition + * Elements values convention: 0000ZZZZ0XXYYYYYb + * - YYYYY : Interrupt source position in the XX register (5bits) + * - XX : Interrupt source register (2bits) + * - 01: CR1 register + * - 10: CR2 register + * - 11: CR3 register + * - ZZZZ : Flag position in the ISR register(4bits) + * @{ + */ +#define IRDA_IT_PE 0x0028U /*!< IRDA Parity error interruption */ +#define IRDA_IT_TXE 0x0727U /*!< IRDA Transmit data register empty interruption */ +#define IRDA_IT_TC 0x0626U /*!< IRDA Transmission complete interruption */ +#define IRDA_IT_RXNE 0x0525U /*!< IRDA Read data register not empty interruption */ +#define IRDA_IT_IDLE 0x0424U /*!< IRDA Idle interruption */ + +/* Elements values convention: 000000000XXYYYYYb + - YYYYY : Interrupt source position in the XX register (5bits) + - XX : Interrupt source register (2bits) + - 01: CR1 register + - 10: CR2 register + - 11: CR3 register */ +#define IRDA_IT_ERR 0x0060U /*!< IRDA Error interruption */ + +/* Elements values convention: 0000ZZZZ00000000b + - ZZZZ : Flag position in the ISR register(4bits) */ +#define IRDA_IT_ORE 0x0300U /*!< IRDA Overrun error interruption */ +#define IRDA_IT_NE 0x0200U /*!< IRDA Noise error interruption */ +#define IRDA_IT_FE 0x0100U /*!< IRDA Frame error interruption */ +/** + * @} + */ + +/** @defgroup IRDA_IT_CLEAR_Flags IRDA Interruption Clear Flags + * @{ + */ +#define IRDA_CLEAR_PEF USART_ICR_PECF /*!< Parity Error Clear Flag */ +#define IRDA_CLEAR_FEF USART_ICR_FECF /*!< Framing Error Clear Flag */ +#define IRDA_CLEAR_NEF USART_ICR_NECF /*!< Noise Error detected Clear Flag */ +#define IRDA_CLEAR_OREF USART_ICR_ORECF /*!< OverRun Error Clear Flag */ +#define IRDA_CLEAR_IDLEF USART_ICR_IDLECF /*!< IDLE line detected Clear Flag */ +#define IRDA_CLEAR_TCF USART_ICR_TCCF /*!< Transmission Complete Clear Flag */ +/** + * @} + */ + +/** @defgroup IRDA_Interruption_Mask IRDA interruptions flags mask + * @{ + */ +#define IRDA_IT_MASK 0x001FU /*!< IRDA Interruptions flags mask */ +#define IRDA_CR_MASK 0x00E0U /*!< IRDA control register mask */ +#define IRDA_CR_POS 5U /*!< IRDA control register position */ +#define IRDA_ISR_MASK 0x1F00U /*!< IRDA ISR register mask */ +#define IRDA_ISR_POS 8U /*!< IRDA ISR register position */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup IRDA_Exported_Macros IRDA Exported Macros + * @{ + */ + +/** @brief Reset IRDA handle state. + * @param __HANDLE__ IRDA handle. + * @retval None + */ +#if USE_HAL_IRDA_REGISTER_CALLBACKS == 1 +#define __HAL_IRDA_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->gState = HAL_IRDA_STATE_RESET; \ + (__HANDLE__)->RxState = HAL_IRDA_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0U) +#else +#define __HAL_IRDA_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->gState = HAL_IRDA_STATE_RESET; \ + (__HANDLE__)->RxState = HAL_IRDA_STATE_RESET; \ + } while(0U) +#endif /*USE_HAL_IRDA_REGISTER_CALLBACKS */ + +/** @brief Flush the IRDA DR register. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_FLUSH_DRREGISTER(__HANDLE__) \ + do{ \ + SET_BIT((__HANDLE__)->Instance->RQR, IRDA_RXDATA_FLUSH_REQUEST); \ + SET_BIT((__HANDLE__)->Instance->RQR, IRDA_TXDATA_FLUSH_REQUEST); \ + } while(0U) + +/** @brief Clear the specified IRDA pending flag. + * @param __HANDLE__ specifies the IRDA Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be any combination of the following values: + * @arg @ref IRDA_CLEAR_PEF + * @arg @ref IRDA_CLEAR_FEF + * @arg @ref IRDA_CLEAR_NEF + * @arg @ref IRDA_CLEAR_OREF + * @arg @ref IRDA_CLEAR_TCF + * @arg @ref IRDA_CLEAR_IDLEF + * @retval None + */ +#define __HAL_IRDA_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) + +/** @brief Clear the IRDA PE pending flag. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_CLEAR_PEFLAG(__HANDLE__) __HAL_IRDA_CLEAR_FLAG((__HANDLE__), IRDA_CLEAR_PEF) + + +/** @brief Clear the IRDA FE pending flag. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_CLEAR_FEFLAG(__HANDLE__) __HAL_IRDA_CLEAR_FLAG((__HANDLE__), IRDA_CLEAR_FEF) + +/** @brief Clear the IRDA NE pending flag. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_CLEAR_NEFLAG(__HANDLE__) __HAL_IRDA_CLEAR_FLAG((__HANDLE__), IRDA_CLEAR_NEF) + +/** @brief Clear the IRDA ORE pending flag. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_CLEAR_OREFLAG(__HANDLE__) __HAL_IRDA_CLEAR_FLAG((__HANDLE__), IRDA_CLEAR_OREF) + +/** @brief Clear the IRDA IDLE pending flag. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_CLEAR_IDLEFLAG(__HANDLE__) __HAL_IRDA_CLEAR_FLAG((__HANDLE__), IRDA_CLEAR_IDLEF) + +/** @brief Check whether the specified IRDA flag is set or not. + * @param __HANDLE__ specifies the IRDA Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref IRDA_FLAG_REACK Receive enable acknowledge flag + * @arg @ref IRDA_FLAG_TEACK Transmit enable acknowledge flag + * @arg @ref IRDA_FLAG_BUSY Busy flag + * @arg @ref IRDA_FLAG_ABRF Auto Baud rate detection flag + * @arg @ref IRDA_FLAG_ABRE Auto Baud rate detection error flag + * @arg @ref IRDA_FLAG_TXE Transmit data register empty flag + * @arg @ref IRDA_FLAG_TC Transmission Complete flag + * @arg @ref IRDA_FLAG_RXNE Receive data register not empty flag + * @arg @ref IRDA_FLAG_ORE OverRun Error flag + * @arg @ref IRDA_FLAG_NE Noise Error flag + * @arg @ref IRDA_FLAG_FE Framing Error flag + * @arg @ref IRDA_FLAG_PE Parity Error flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_IRDA_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__)) + + +/** @brief Enable the specified IRDA interrupt. + * @param __HANDLE__ specifies the IRDA Handle. + * @param __INTERRUPT__ specifies the IRDA interrupt source to enable. + * This parameter can be one of the following values: + * @arg @ref IRDA_IT_TXE Transmit Data Register empty interrupt + * @arg @ref IRDA_IT_TC Transmission complete interrupt + * @arg @ref IRDA_IT_RXNE Receive Data register not empty interrupt + * @arg @ref IRDA_IT_IDLE Idle line detection interrupt + * @arg @ref IRDA_IT_PE Parity Error interrupt + * @arg @ref IRDA_IT_ERR Error interrupt(Frame error, noise error, overrun error) + * @retval None + */ +#define __HAL_IRDA_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((((__INTERRUPT__) & IRDA_CR_MASK) >> IRDA_CR_POS) == 1U)? \ + ((__HANDLE__)->Instance->CR1 |= (1U << \ + ((__INTERRUPT__) & IRDA_IT_MASK))):\ + ((((__INTERRUPT__) & IRDA_CR_MASK) >> IRDA_CR_POS) == 2U)? \ + ((__HANDLE__)->Instance->CR2 |= (1U << \ + ((__INTERRUPT__) & IRDA_IT_MASK))):\ + ((__HANDLE__)->Instance->CR3 |= (1U << \ + ((__INTERRUPT__) & IRDA_IT_MASK)))) + +/** @brief Disable the specified IRDA interrupt. + * @param __HANDLE__ specifies the IRDA Handle. + * @param __INTERRUPT__ specifies the IRDA interrupt source to disable. + * This parameter can be one of the following values: + * @arg @ref IRDA_IT_TXE Transmit Data Register empty interrupt + * @arg @ref IRDA_IT_TC Transmission complete interrupt + * @arg @ref IRDA_IT_RXNE Receive Data register not empty interrupt + * @arg @ref IRDA_IT_IDLE Idle line detection interrupt + * @arg @ref IRDA_IT_PE Parity Error interrupt + * @arg @ref IRDA_IT_ERR Error interrupt(Frame error, noise error, overrun error) + * @retval None + */ +#define __HAL_IRDA_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((((__INTERRUPT__) & IRDA_CR_MASK) >> IRDA_CR_POS) == 1U)? \ + ((__HANDLE__)->Instance->CR1 &= ~ (1U << \ + ((__INTERRUPT__) & IRDA_IT_MASK))): \ + ((((__INTERRUPT__) & IRDA_CR_MASK) >> IRDA_CR_POS) == 2U)? \ + ((__HANDLE__)->Instance->CR2 &= ~ (1U << \ + ((__INTERRUPT__) & IRDA_IT_MASK))): \ + ((__HANDLE__)->Instance->CR3 &= ~ (1U << \ + ((__INTERRUPT__) & IRDA_IT_MASK)))) + +/** @brief Check whether the specified IRDA interrupt has occurred or not. + * @param __HANDLE__ specifies the IRDA Handle. + * @param __INTERRUPT__ specifies the IRDA interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref IRDA_IT_TXE Transmit Data Register empty interrupt + * @arg @ref IRDA_IT_TC Transmission complete interrupt + * @arg @ref IRDA_IT_RXNE Receive Data register not empty interrupt + * @arg @ref IRDA_IT_IDLE Idle line detection interrupt + * @arg @ref IRDA_IT_ORE OverRun Error interrupt + * @arg @ref IRDA_IT_NE Noise Error interrupt + * @arg @ref IRDA_IT_FE Framing Error interrupt + * @arg @ref IRDA_IT_PE Parity Error interrupt + * @retval The new state of __IT__ (SET or RESET). + */ +#define __HAL_IRDA_GET_IT(__HANDLE__, __INTERRUPT__) \ + ((((__HANDLE__)->Instance->ISR& (0x01U << (((__INTERRUPT__) & IRDA_ISR_MASK)>>IRDA_ISR_POS))) != 0U) ? SET : RESET) + +/** @brief Check whether the specified IRDA interrupt source is enabled or not. + * @param __HANDLE__ specifies the IRDA Handle. + * @param __INTERRUPT__ specifies the IRDA interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref IRDA_IT_TXE Transmit Data Register empty interrupt + * @arg @ref IRDA_IT_TC Transmission complete interrupt + * @arg @ref IRDA_IT_RXNE Receive Data register not empty interrupt + * @arg @ref IRDA_IT_IDLE Idle line detection interrupt + * @arg @ref IRDA_IT_ERR Framing, overrun or noise error interrupt + * @arg @ref IRDA_IT_PE Parity Error interrupt + * @retval The new state of __IT__ (SET or RESET). + */ +#define __HAL_IRDA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) \ + ((((((((__INTERRUPT__) & IRDA_CR_MASK) >>IRDA_CR_POS) == 0x01U)? (__HANDLE__)->Instance->CR1 :(((((__INTERRUPT__) \ + & IRDA_CR_MASK) >> IRDA_CR_POS)== 0x02U)? (__HANDLE__)->Instance->CR2 :(__HANDLE__)->Instance->CR3)) \ + & (0x01U <<(((uint16_t)(__INTERRUPT__)) & IRDA_IT_MASK))) != 0U) ? SET : RESET) + +/** @brief Clear the specified IRDA ISR flag, in setting the proper ICR register flag. + * @param __HANDLE__ specifies the IRDA Handle. + * @param __IT_CLEAR__ specifies the interrupt clear register flag that needs to be set + * to clear the corresponding interrupt + * This parameter can be one of the following values: + * @arg @ref IRDA_CLEAR_PEF Parity Error Clear Flag + * @arg @ref IRDA_CLEAR_FEF Framing Error Clear Flag + * @arg @ref IRDA_CLEAR_NEF Noise detected Clear Flag + * @arg @ref IRDA_CLEAR_OREF OverRun Error Clear Flag + * @arg @ref IRDA_CLEAR_TCF Transmission Complete Clear Flag + * @retval None + */ +#define __HAL_IRDA_CLEAR_IT(__HANDLE__, __IT_CLEAR__) ((__HANDLE__)->Instance->ICR = (uint32_t)(__IT_CLEAR__)) + + +/** @brief Set a specific IRDA request flag. + * @param __HANDLE__ specifies the IRDA Handle. + * @param __REQ__ specifies the request flag to set + * This parameter can be one of the following values: + * @arg @ref IRDA_AUTOBAUD_REQUEST Auto-Baud Rate Request + * @arg @ref IRDA_RXDATA_FLUSH_REQUEST Receive Data flush Request + * @arg @ref IRDA_TXDATA_FLUSH_REQUEST Transmit data flush Request + * @retval None + */ +#define __HAL_IRDA_SEND_REQ(__HANDLE__, __REQ__) ((__HANDLE__)->Instance->RQR |= (uint16_t)(__REQ__)) + +/** @brief Enable the IRDA one bit sample method. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT) + +/** @brief Disable the IRDA one bit sample method. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3\ + &= (uint32_t)~((uint32_t)USART_CR3_ONEBIT)) + +/** @brief Enable UART/USART associated to IRDA Handle. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE) + +/** @brief Disable UART/USART associated to IRDA Handle. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE) + +/** + * @} + */ + +/* Private macros --------------------------------------------------------*/ +/** @addtogroup IRDA_Private_Macros + * @{ + */ + +/** @brief Ensure that IRDA Baud rate is less or equal to maximum value. + * @param __BAUDRATE__ specifies the IRDA Baudrate set by the user. + * @retval True or False + */ +#define IS_IRDA_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 115201U) + +/** @brief Ensure that IRDA prescaler value is strictly larger than 0. + * @param __PRESCALER__ specifies the IRDA prescaler value set by the user. + * @retval True or False + */ +#define IS_IRDA_PRESCALER(__PRESCALER__) ((__PRESCALER__) > 0U) + +/** @brief Ensure that IRDA frame parity is valid. + * @param __PARITY__ IRDA frame parity. + * @retval SET (__PARITY__ is valid) or RESET (__PARITY__ is invalid) + */ +#define IS_IRDA_PARITY(__PARITY__) (((__PARITY__) == IRDA_PARITY_NONE) || \ + ((__PARITY__) == IRDA_PARITY_EVEN) || \ + ((__PARITY__) == IRDA_PARITY_ODD)) + +/** @brief Ensure that IRDA communication mode is valid. + * @param __MODE__ IRDA communication mode. + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_IRDA_TX_RX_MODE(__MODE__) ((((__MODE__)\ + & (~((uint32_t)(IRDA_MODE_TX_RX)))) == 0x00U) && ((__MODE__) != 0x00U)) + +/** @brief Ensure that IRDA power mode is valid. + * @param __MODE__ IRDA power mode. + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_IRDA_POWERMODE(__MODE__) (((__MODE__) == IRDA_POWERMODE_LOWPOWER) || \ + ((__MODE__) == IRDA_POWERMODE_NORMAL)) + +/** @brief Ensure that IRDA clock Prescaler is valid. + * @param __CLOCKPRESCALER__ IRDA clock Prescaler value. + * @retval SET (__CLOCKPRESCALER__ is valid) or RESET (__CLOCKPRESCALER__ is invalid) + */ +#define IS_IRDA_CLOCKPRESCALER(__CLOCKPRESCALER__) (((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV1) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV2) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV4) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV6) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV8) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV10) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV12) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV16) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV32) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV64) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV128) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV256)) + +/** @brief Ensure that IRDA state is valid. + * @param __STATE__ IRDA state mode. + * @retval SET (__STATE__ is valid) or RESET (__STATE__ is invalid) + */ +#define IS_IRDA_STATE(__STATE__) (((__STATE__) == IRDA_STATE_DISABLE) || \ + ((__STATE__) == IRDA_STATE_ENABLE)) + +/** @brief Ensure that IRDA associated UART/USART mode is valid. + * @param __MODE__ IRDA associated UART/USART mode. + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_IRDA_MODE(__MODE__) (((__MODE__) == IRDA_MODE_DISABLE) || \ + ((__MODE__) == IRDA_MODE_ENABLE)) + +/** @brief Ensure that IRDA sampling rate is valid. + * @param __ONEBIT__ IRDA sampling rate. + * @retval SET (__ONEBIT__ is valid) or RESET (__ONEBIT__ is invalid) + */ +#define IS_IRDA_ONE_BIT_SAMPLE(__ONEBIT__) (((__ONEBIT__) == IRDA_ONE_BIT_SAMPLE_DISABLE) || \ + ((__ONEBIT__) == IRDA_ONE_BIT_SAMPLE_ENABLE)) + +/** @brief Ensure that IRDA DMA TX mode is valid. + * @param __DMATX__ IRDA DMA TX mode. + * @retval SET (__DMATX__ is valid) or RESET (__DMATX__ is invalid) + */ +#define IS_IRDA_DMA_TX(__DMATX__) (((__DMATX__) == IRDA_DMA_TX_DISABLE) || \ + ((__DMATX__) == IRDA_DMA_TX_ENABLE)) + +/** @brief Ensure that IRDA DMA RX mode is valid. + * @param __DMARX__ IRDA DMA RX mode. + * @retval SET (__DMARX__ is valid) or RESET (__DMARX__ is invalid) + */ +#define IS_IRDA_DMA_RX(__DMARX__) (((__DMARX__) == IRDA_DMA_RX_DISABLE) || \ + ((__DMARX__) == IRDA_DMA_RX_ENABLE)) + +/** @brief Ensure that IRDA request is valid. + * @param __PARAM__ IRDA request. + * @retval SET (__PARAM__ is valid) or RESET (__PARAM__ is invalid) + */ +#define IS_IRDA_REQUEST_PARAMETER(__PARAM__) (((__PARAM__) == IRDA_AUTOBAUD_REQUEST) || \ + ((__PARAM__) == IRDA_RXDATA_FLUSH_REQUEST) || \ + ((__PARAM__) == IRDA_TXDATA_FLUSH_REQUEST)) +/** + * @} + */ + +/* Include IRDA HAL Extended module */ +#include "stm32g0xx_hal_irda_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup IRDA_Exported_Functions IRDA Exported Functions + * @{ + */ + +/** @addtogroup IRDA_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_IRDA_Init(IRDA_HandleTypeDef *hirda); +HAL_StatusTypeDef HAL_IRDA_DeInit(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_MspInit(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_MspDeInit(IRDA_HandleTypeDef *hirda); + +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) +/* Callbacks Register/UnRegister functions ***********************************/ +HAL_StatusTypeDef HAL_IRDA_RegisterCallback(IRDA_HandleTypeDef *hirda, HAL_IRDA_CallbackIDTypeDef CallbackID, + pIRDA_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_IRDA_UnRegisterCallback(IRDA_HandleTypeDef *hirda, HAL_IRDA_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @addtogroup IRDA_Exported_Functions_Group2 IO operation functions + * @{ + */ + +/* IO operation functions *****************************************************/ +HAL_StatusTypeDef HAL_IRDA_Transmit(IRDA_HandleTypeDef *hirda, const uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_IRDA_Receive(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda, const uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_IRDA_Receive_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_IRDA_Transmit_DMA(IRDA_HandleTypeDef *hirda, const uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_IRDA_Receive_DMA(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_IRDA_DMAPause(IRDA_HandleTypeDef *hirda); +HAL_StatusTypeDef HAL_IRDA_DMAResume(IRDA_HandleTypeDef *hirda); +HAL_StatusTypeDef HAL_IRDA_DMAStop(IRDA_HandleTypeDef *hirda); +/* Transfer Abort functions */ +HAL_StatusTypeDef HAL_IRDA_Abort(IRDA_HandleTypeDef *hirda); +HAL_StatusTypeDef HAL_IRDA_AbortTransmit(IRDA_HandleTypeDef *hirda); +HAL_StatusTypeDef HAL_IRDA_AbortReceive(IRDA_HandleTypeDef *hirda); +HAL_StatusTypeDef HAL_IRDA_Abort_IT(IRDA_HandleTypeDef *hirda); +HAL_StatusTypeDef HAL_IRDA_AbortTransmit_IT(IRDA_HandleTypeDef *hirda); +HAL_StatusTypeDef HAL_IRDA_AbortReceive_IT(IRDA_HandleTypeDef *hirda); + +void HAL_IRDA_IRQHandler(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_TxCpltCallback(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_RxCpltCallback(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_TxHalfCpltCallback(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_RxHalfCpltCallback(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_ErrorCallback(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_AbortCpltCallback(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_AbortTransmitCpltCallback(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_AbortReceiveCpltCallback(IRDA_HandleTypeDef *hirda); + +/** + * @} + */ + +/* Peripheral Control functions ************************************************/ + +/** @addtogroup IRDA_Exported_Functions_Group4 Peripheral State and Error functions + * @{ + */ + +/* Peripheral State and Error functions ***************************************/ +HAL_IRDA_StateTypeDef HAL_IRDA_GetState(const IRDA_HandleTypeDef *hirda); +uint32_t HAL_IRDA_GetError(const IRDA_HandleTypeDef *hirda); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_IRDA_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_irda_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_irda_ex.h new file mode 100644 index 0000000..742cd4e --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_irda_ex.h @@ -0,0 +1,296 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_irda_ex.h + * @author MCD Application Team + * @brief Header file of IRDA HAL Extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_IRDA_EX_H +#define STM32G0xx_HAL_IRDA_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @defgroup IRDAEx IRDAEx + * @brief IRDA Extended HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup IRDAEx_Extended_Exported_Constants IRDAEx Extended Exported Constants + * @{ + */ + +/** @defgroup IRDAEx_Word_Length IRDAEx Word Length + * @{ + */ +#define IRDA_WORDLENGTH_7B USART_CR1_M1 /*!< 7-bit long frame */ +#define IRDA_WORDLENGTH_8B 0x00000000U /*!< 8-bit long frame */ +#define IRDA_WORDLENGTH_9B USART_CR1_M0 /*!< 9-bit long frame */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/** @defgroup IRDAEx_Private_Macros IRDAEx Private Macros + * @{ + */ + +/** @brief Report the IRDA clock source. + * @param __HANDLE__ specifies the IRDA Handle. + * @param __CLOCKSOURCE__ output variable. + * @retval IRDA clocking source, written in __CLOCKSOURCE__. + */ +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +#define IRDA_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART2) \ + { \ + switch(__HAL_RCC_GET_USART2_SOURCE()) \ + { \ + case RCC_USART2CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART2CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART2CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART2CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART3) \ + { \ + switch(__HAL_RCC_GET_USART3_SOURCE()) \ + { \ + case RCC_USART3CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART3CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART3CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART3CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) +#elif defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G070xx) +#define IRDA_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART2) \ + { \ + switch(__HAL_RCC_GET_USART2_SOURCE()) \ + { \ + case RCC_USART2CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART2CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART2CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART2CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) +#else +#define IRDA_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + +/** @brief Compute the mask to apply to retrieve the received data + * according to the word length and to the parity bits activation. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None, the mask to apply to the associated UART RDR register is stored in (__HANDLE__)->Mask field. + */ +#define IRDA_MASK_COMPUTATION(__HANDLE__) \ + do { \ + if ((__HANDLE__)->Init.WordLength == IRDA_WORDLENGTH_9B) \ + { \ + if ((__HANDLE__)->Init.Parity == IRDA_PARITY_NONE) \ + { \ + (__HANDLE__)->Mask = 0x01FFU ; \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x00FFU ; \ + } \ + } \ + else if ((__HANDLE__)->Init.WordLength == IRDA_WORDLENGTH_8B) \ + { \ + if ((__HANDLE__)->Init.Parity == IRDA_PARITY_NONE) \ + { \ + (__HANDLE__)->Mask = 0x00FFU ; \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x007FU ; \ + } \ + } \ + else if ((__HANDLE__)->Init.WordLength == IRDA_WORDLENGTH_7B) \ + { \ + if ((__HANDLE__)->Init.Parity == IRDA_PARITY_NONE) \ + { \ + (__HANDLE__)->Mask = 0x007FU ; \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x003FU ; \ + } \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x0000U; \ + } \ + } while(0U) + +/** @brief Ensure that IRDA frame length is valid. + * @param __LENGTH__ IRDA frame length. + * @retval SET (__LENGTH__ is valid) or RESET (__LENGTH__ is invalid) + */ +#define IS_IRDA_WORD_LENGTH(__LENGTH__) (((__LENGTH__) == IRDA_WORDLENGTH_7B) || \ + ((__LENGTH__) == IRDA_WORDLENGTH_8B) || \ + ((__LENGTH__) == IRDA_WORDLENGTH_9B)) +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_IRDA_EX_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_iwdg.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_iwdg.h new file mode 100644 index 0000000..243a106 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_iwdg.h @@ -0,0 +1,237 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_iwdg.h + * @author MCD Application Team + * @brief Header file of IWDG HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_IWDG_H +#define STM32G0xx_HAL_IWDG_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @defgroup IWDG IWDG + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup IWDG_Exported_Types IWDG Exported Types + * @{ + */ + +/** + * @brief IWDG Init structure definition + */ +typedef struct +{ + uint32_t Prescaler; /*!< Select the prescaler of the IWDG. + This parameter can be a value of @ref IWDG_Prescaler */ + + uint32_t Reload; /*!< Specifies the IWDG down-counter reload value. + This parameter must be a number between Min_Data = 0 and Max_Data = 0x0FFF */ + + uint32_t Window; /*!< Specifies the window value to be compared to the down-counter. + This parameter must be a number between Min_Data = 0 and Max_Data = 0x0FFF */ + +} IWDG_InitTypeDef; + +/** + * @brief IWDG Handle Structure definition + */ +typedef struct +{ + IWDG_TypeDef *Instance; /*!< Register base address */ + + IWDG_InitTypeDef Init; /*!< IWDG required parameters */ +} IWDG_HandleTypeDef; + + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup IWDG_Exported_Constants IWDG Exported Constants + * @{ + */ + +/** @defgroup IWDG_Prescaler IWDG Prescaler + * @{ + */ +#define IWDG_PRESCALER_4 0x00000000u /*!< IWDG prescaler set to 4 */ +#define IWDG_PRESCALER_8 IWDG_PR_PR_0 /*!< IWDG prescaler set to 8 */ +#define IWDG_PRESCALER_16 IWDG_PR_PR_1 /*!< IWDG prescaler set to 16 */ +#define IWDG_PRESCALER_32 (IWDG_PR_PR_1 | IWDG_PR_PR_0) /*!< IWDG prescaler set to 32 */ +#define IWDG_PRESCALER_64 IWDG_PR_PR_2 /*!< IWDG prescaler set to 64 */ +#define IWDG_PRESCALER_128 (IWDG_PR_PR_2 | IWDG_PR_PR_0) /*!< IWDG prescaler set to 128 */ +#define IWDG_PRESCALER_256 (IWDG_PR_PR_2 | IWDG_PR_PR_1) /*!< IWDG prescaler set to 256 */ +/** + * @} + */ + +/** @defgroup IWDG_Window_option IWDG Window option + * @{ + */ +#define IWDG_WINDOW_DISABLE IWDG_WINR_WIN +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup IWDG_Exported_Macros IWDG Exported Macros + * @{ + */ + +/** + * @brief Enable the IWDG peripheral. + * @param __HANDLE__ IWDG handle + * @retval None + */ +#define __HAL_IWDG_START(__HANDLE__) WRITE_REG((__HANDLE__)->Instance->KR, IWDG_KEY_ENABLE) + +/** + * @brief Reload IWDG counter with value defined in the reload register + * (write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers disabled). + * @param __HANDLE__ IWDG handle + * @retval None + */ +#define __HAL_IWDG_RELOAD_COUNTER(__HANDLE__) WRITE_REG((__HANDLE__)->Instance->KR, IWDG_KEY_RELOAD) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup IWDG_Exported_Functions IWDG Exported Functions + * @{ + */ + +/** @defgroup IWDG_Exported_Functions_Group1 Initialization and Start functions + * @{ + */ +/* Initialization/Start functions ********************************************/ +HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg); +/** + * @} + */ + +/** @defgroup IWDG_Exported_Functions_Group2 IO operation functions + * @{ + */ +/* I/O operation functions ****************************************************/ +HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg); +/** + * @} + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup IWDG_Private_Constants IWDG Private Constants + * @{ + */ + +/** + * @brief IWDG Key Register BitMask + */ +#define IWDG_KEY_RELOAD 0x0000AAAAu /*!< IWDG Reload Counter Enable */ +#define IWDG_KEY_ENABLE 0x0000CCCCu /*!< IWDG Peripheral Enable */ +#define IWDG_KEY_WRITE_ACCESS_ENABLE 0x00005555u /*!< IWDG KR Write Access Enable */ +#define IWDG_KEY_WRITE_ACCESS_DISABLE 0x00000000u /*!< IWDG KR Write Access Disable */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup IWDG_Private_Macros IWDG Private Macros + * @{ + */ + +/** + * @brief Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers. + * @param __HANDLE__ IWDG handle + * @retval None + */ +#define IWDG_ENABLE_WRITE_ACCESS(__HANDLE__) WRITE_REG((__HANDLE__)->Instance->KR, IWDG_KEY_WRITE_ACCESS_ENABLE) + +/** + * @brief Disable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers. + * @param __HANDLE__ IWDG handle + * @retval None + */ +#define IWDG_DISABLE_WRITE_ACCESS(__HANDLE__) WRITE_REG((__HANDLE__)->Instance->KR, IWDG_KEY_WRITE_ACCESS_DISABLE) + +/** + * @brief Check IWDG prescaler value. + * @param __PRESCALER__ IWDG prescaler value + * @retval None + */ +#define IS_IWDG_PRESCALER(__PRESCALER__) (((__PRESCALER__) == IWDG_PRESCALER_4) || \ + ((__PRESCALER__) == IWDG_PRESCALER_8) || \ + ((__PRESCALER__) == IWDG_PRESCALER_16) || \ + ((__PRESCALER__) == IWDG_PRESCALER_32) || \ + ((__PRESCALER__) == IWDG_PRESCALER_64) || \ + ((__PRESCALER__) == IWDG_PRESCALER_128)|| \ + ((__PRESCALER__) == IWDG_PRESCALER_256)) + +/** + * @brief Check IWDG reload value. + * @param __RELOAD__ IWDG reload value + * @retval None + */ +#define IS_IWDG_RELOAD(__RELOAD__) ((__RELOAD__) <= IWDG_RLR_RL) + +/** + * @brief Check IWDG window value. + * @param __WINDOW__ IWDG window value + * @retval None + */ +#define IS_IWDG_WINDOW(__WINDOW__) ((__WINDOW__) <= IWDG_WINR_WIN) + + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_IWDG_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_lptim.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_lptim.h new file mode 100644 index 0000000..4cd7723 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_lptim.h @@ -0,0 +1,856 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_lptim.h + * @author MCD Application Team + * @brief Header file of LPTIM HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_LPTIM_H +#define STM32G0xx_HAL_LPTIM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +#if defined (LPTIM1) || defined (LPTIM2) + +/** @addtogroup LPTIM + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup LPTIM_Exported_Types LPTIM Exported Types + * @{ + */ +#define LPTIM_EXTI_LINE_LPTIM1 EXTI_IMR1_IM29 /*!< External interrupt line 29 Connected to the LPTIM1 EXTI Line */ +#define LPTIM_EXTI_LINE_LPTIM2 EXTI_IMR1_IM30 /*!< External interrupt line 30 Connected to the LPTIM2 EXTI Line */ + +/** + * @brief LPTIM Clock configuration definition + */ +typedef struct +{ + uint32_t Source; /*!< Selects the clock source. + This parameter can be a value of @ref LPTIM_Clock_Source */ + + uint32_t Prescaler; /*!< Specifies the counter clock Prescaler. + This parameter can be a value of @ref LPTIM_Clock_Prescaler */ + +} LPTIM_ClockConfigTypeDef; + +/** + * @brief LPTIM Clock configuration definition + */ +typedef struct +{ + uint32_t Polarity; /*!< Selects the polarity of the active edge for the counter unit + if the ULPTIM input is selected. + Note: This parameter is used only when Ultra low power clock source is used. + Note: If the polarity is configured on 'both edges', an auxiliary clock + (one of the Low power oscillator) must be active. + This parameter can be a value of @ref LPTIM_Clock_Polarity */ + + uint32_t SampleTime; /*!< Selects the clock sampling time to configure the clock glitch filter. + Note: This parameter is used only when Ultra low power clock source is used. + This parameter can be a value of @ref LPTIM_Clock_Sample_Time */ + +} LPTIM_ULPClockConfigTypeDef; + +/** + * @brief LPTIM Trigger configuration definition + */ +typedef struct +{ + uint32_t Source; /*!< Selects the Trigger source. + This parameter can be a value of @ref LPTIM_Trigger_Source */ + + uint32_t ActiveEdge; /*!< Selects the Trigger active edge. + Note: This parameter is used only when an external trigger is used. + This parameter can be a value of @ref LPTIM_External_Trigger_Polarity */ + + uint32_t SampleTime; /*!< Selects the trigger sampling time to configure the clock glitch filter. + Note: This parameter is used only when an external trigger is used. + This parameter can be a value of @ref LPTIM_Trigger_Sample_Time */ +} LPTIM_TriggerConfigTypeDef; + +/** + * @brief LPTIM Initialization Structure definition + */ +typedef struct +{ + LPTIM_ClockConfigTypeDef Clock; /*!< Specifies the clock parameters */ + + LPTIM_ULPClockConfigTypeDef UltraLowPowerClock;/*!< Specifies the Ultra Low Power clock parameters */ + + LPTIM_TriggerConfigTypeDef Trigger; /*!< Specifies the Trigger parameters */ + + uint32_t OutputPolarity; /*!< Specifies the Output polarity. + This parameter can be a value of @ref LPTIM_Output_Polarity */ + + uint32_t UpdateMode; /*!< Specifies whether the update of the autoreload and the compare + values is done immediately or after the end of current period. + This parameter can be a value of @ref LPTIM_Updating_Mode */ + + uint32_t CounterSource; /*!< Specifies whether the counter is incremented each internal event + or each external event. + This parameter can be a value of @ref LPTIM_Counter_Source */ + + uint32_t Input1Source; /*!< Specifies source selected for input1 (GPIO or comparator output). + This parameter can be a value of @ref LPTIM_Input1_Source */ + + uint32_t Input2Source; /*!< Specifies source selected for input2 (GPIO or comparator output). + Note: This parameter is used only for encoder feature so is used only + for LPTIM1 instance. + This parameter can be a value of @ref LPTIM_Input2_Source */ +} LPTIM_InitTypeDef; + +/** + * @brief HAL LPTIM State structure definition + */ +typedef enum +{ + HAL_LPTIM_STATE_RESET = 0x00U, /*!< Peripheral not yet initialized or disabled */ + HAL_LPTIM_STATE_READY = 0x01U, /*!< Peripheral Initialized and ready for use */ + HAL_LPTIM_STATE_BUSY = 0x02U, /*!< An internal process is ongoing */ + HAL_LPTIM_STATE_TIMEOUT = 0x03U, /*!< Timeout state */ + HAL_LPTIM_STATE_ERROR = 0x04U /*!< Internal Process is ongoing */ +} HAL_LPTIM_StateTypeDef; + +/** + * @brief LPTIM handle Structure definition + */ +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) +typedef struct __LPTIM_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ +{ + LPTIM_TypeDef *Instance; /*!< Register base address */ + + LPTIM_InitTypeDef Init; /*!< LPTIM required parameters */ + + HAL_StatusTypeDef Status; /*!< LPTIM peripheral status */ + + HAL_LockTypeDef Lock; /*!< LPTIM locking object */ + + __IO HAL_LPTIM_StateTypeDef State; /*!< LPTIM peripheral state */ + +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) + void (* MspInitCallback)(struct __LPTIM_HandleTypeDef *hlptim); /*!< LPTIM Base Msp Init Callback */ + void (* MspDeInitCallback)(struct __LPTIM_HandleTypeDef *hlptim); /*!< LPTIM Base Msp DeInit Callback */ + void (* CompareMatchCallback)(struct __LPTIM_HandleTypeDef *hlptim); /*!< Compare match Callback */ + void (* AutoReloadMatchCallback)(struct __LPTIM_HandleTypeDef *hlptim); /*!< Auto-reload match Callback */ + void (* TriggerCallback)(struct __LPTIM_HandleTypeDef *hlptim); /*!< External trigger event detection Callback */ + void (* CompareWriteCallback)(struct __LPTIM_HandleTypeDef *hlptim); /*!< Compare register write complete Callback */ + void (* AutoReloadWriteCallback)(struct __LPTIM_HandleTypeDef *hlptim); /*!< Auto-reload register write complete Callback */ + void (* DirectionUpCallback)(struct __LPTIM_HandleTypeDef *hlptim); /*!< Up-counting direction change Callback */ + void (* DirectionDownCallback)(struct __LPTIM_HandleTypeDef *hlptim); /*!< Down-counting direction change Callback */ +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ +} LPTIM_HandleTypeDef; + +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) +/** + * @brief HAL LPTIM Callback ID enumeration definition + */ +typedef enum +{ + HAL_LPTIM_MSPINIT_CB_ID = 0x00U, /*!< LPTIM Base Msp Init Callback ID */ + HAL_LPTIM_MSPDEINIT_CB_ID = 0x01U, /*!< LPTIM Base Msp DeInit Callback ID */ + HAL_LPTIM_COMPARE_MATCH_CB_ID = 0x02U, /*!< Compare match Callback ID */ + HAL_LPTIM_AUTORELOAD_MATCH_CB_ID = 0x03U, /*!< Auto-reload match Callback ID */ + HAL_LPTIM_TRIGGER_CB_ID = 0x04U, /*!< External trigger event detection Callback ID */ + HAL_LPTIM_COMPARE_WRITE_CB_ID = 0x05U, /*!< Compare register write complete Callback ID */ + HAL_LPTIM_AUTORELOAD_WRITE_CB_ID = 0x06U, /*!< Auto-reload register write complete Callback ID */ + HAL_LPTIM_DIRECTION_UP_CB_ID = 0x07U, /*!< Up-counting direction change Callback ID */ + HAL_LPTIM_DIRECTION_DOWN_CB_ID = 0x08U, /*!< Down-counting direction change Callback ID */ +} HAL_LPTIM_CallbackIDTypeDef; + +/** + * @brief HAL TIM Callback pointer definition + */ +typedef void (*pLPTIM_CallbackTypeDef)(LPTIM_HandleTypeDef *hlptim); /*!< pointer to the LPTIM callback function */ + +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup LPTIM_Exported_Constants LPTIM Exported Constants + * @{ + */ + +/** @defgroup LPTIM_Clock_Source LPTIM Clock Source + * @{ + */ +#define LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC 0x00000000U +#define LPTIM_CLOCKSOURCE_ULPTIM LPTIM_CFGR_CKSEL +/** + * @} + */ + +/** @defgroup LPTIM_Clock_Prescaler LPTIM Clock Prescaler + * @{ + */ +#define LPTIM_PRESCALER_DIV1 0x00000000U +#define LPTIM_PRESCALER_DIV2 LPTIM_CFGR_PRESC_0 +#define LPTIM_PRESCALER_DIV4 LPTIM_CFGR_PRESC_1 +#define LPTIM_PRESCALER_DIV8 (LPTIM_CFGR_PRESC_0 | LPTIM_CFGR_PRESC_1) +#define LPTIM_PRESCALER_DIV16 LPTIM_CFGR_PRESC_2 +#define LPTIM_PRESCALER_DIV32 (LPTIM_CFGR_PRESC_0 | LPTIM_CFGR_PRESC_2) +#define LPTIM_PRESCALER_DIV64 (LPTIM_CFGR_PRESC_1 | LPTIM_CFGR_PRESC_2) +#define LPTIM_PRESCALER_DIV128 LPTIM_CFGR_PRESC +/** + * @} + */ + +/** @defgroup LPTIM_Output_Polarity LPTIM Output Polarity + * @{ + */ + +#define LPTIM_OUTPUTPOLARITY_HIGH 0x00000000U +#define LPTIM_OUTPUTPOLARITY_LOW LPTIM_CFGR_WAVPOL +/** + * @} + */ + +/** @defgroup LPTIM_Clock_Sample_Time LPTIM Clock Sample Time + * @{ + */ +#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION 0x00000000U +#define LPTIM_CLOCKSAMPLETIME_2TRANSITIONS LPTIM_CFGR_CKFLT_0 +#define LPTIM_CLOCKSAMPLETIME_4TRANSITIONS LPTIM_CFGR_CKFLT_1 +#define LPTIM_CLOCKSAMPLETIME_8TRANSITIONS LPTIM_CFGR_CKFLT +/** + * @} + */ + +/** @defgroup LPTIM_Clock_Polarity LPTIM Clock Polarity + * @{ + */ +#define LPTIM_CLOCKPOLARITY_RISING 0x00000000U +#define LPTIM_CLOCKPOLARITY_FALLING LPTIM_CFGR_CKPOL_0 +#define LPTIM_CLOCKPOLARITY_RISING_FALLING LPTIM_CFGR_CKPOL_1 +/** + * @} + */ + +/** @defgroup LPTIM_Trigger_Source LPTIM Trigger Source + * @{ + */ +#define LPTIM_TRIGSOURCE_SOFTWARE 0x0000FFFFU +#define LPTIM_TRIGSOURCE_0 0x00000000U +#define LPTIM_TRIGSOURCE_1 LPTIM_CFGR_TRIGSEL_0 +#define LPTIM_TRIGSOURCE_2 LPTIM_CFGR_TRIGSEL_1 +#define LPTIM_TRIGSOURCE_3 (LPTIM_CFGR_TRIGSEL_0 | LPTIM_CFGR_TRIGSEL_1) +#define LPTIM_TRIGSOURCE_4 LPTIM_CFGR_TRIGSEL_2 +#define LPTIM_TRIGSOURCE_5 (LPTIM_CFGR_TRIGSEL_0 | LPTIM_CFGR_TRIGSEL_2) +#define LPTIM_TRIGSOURCE_6 (LPTIM_CFGR_TRIGSEL_1 | LPTIM_CFGR_TRIGSEL_2) +#define LPTIM_TRIGSOURCE_7 LPTIM_CFGR_TRIGSEL +/** + * @} + */ + +/** @defgroup LPTIM_External_Trigger_Polarity LPTIM External Trigger Polarity + * @{ + */ +#define LPTIM_ACTIVEEDGE_RISING LPTIM_CFGR_TRIGEN_0 +#define LPTIM_ACTIVEEDGE_FALLING LPTIM_CFGR_TRIGEN_1 +#define LPTIM_ACTIVEEDGE_RISING_FALLING LPTIM_CFGR_TRIGEN +/** + * @} + */ + +/** @defgroup LPTIM_Trigger_Sample_Time LPTIM Trigger Sample Time + * @{ + */ +#define LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION 0x00000000U +#define LPTIM_TRIGSAMPLETIME_2TRANSITIONS LPTIM_CFGR_TRGFLT_0 +#define LPTIM_TRIGSAMPLETIME_4TRANSITIONS LPTIM_CFGR_TRGFLT_1 +#define LPTIM_TRIGSAMPLETIME_8TRANSITIONS LPTIM_CFGR_TRGFLT +/** + * @} + */ + +/** @defgroup LPTIM_Updating_Mode LPTIM Updating Mode + * @{ + */ + +#define LPTIM_UPDATE_IMMEDIATE 0x00000000U +#define LPTIM_UPDATE_ENDOFPERIOD LPTIM_CFGR_PRELOAD +/** + * @} + */ + +/** @defgroup LPTIM_Counter_Source LPTIM Counter Source + * @{ + */ + +#define LPTIM_COUNTERSOURCE_INTERNAL 0x00000000U +#define LPTIM_COUNTERSOURCE_EXTERNAL LPTIM_CFGR_COUNTMODE +/** + * @} + */ + +/** @defgroup LPTIM_Input1_Source LPTIM Input1 Source + * @{ + */ + +#define LPTIM_INPUT1SOURCE_GPIO 0x00000000U /*!< For LPTIM1 and LPTIM2 */ +#define LPTIM_INPUT1SOURCE_COMP1 LPTIM_CFGR2_IN1SEL_0 /*!< For LPTIM1 and LPTIM2 */ +#define LPTIM_INPUT1SOURCE_COMP2 LPTIM_CFGR2_IN1SEL_1 /*!< For LPTIM2 */ +#define LPTIM_INPUT1SOURCE_COMP1_COMP2 (LPTIM_CFGR2_IN1SEL_1 | LPTIM_CFGR2_IN1SEL_0) /*!< For LPTIM2 */ +/** + * @} + */ + +/** @defgroup LPTIM_Input2_Source LPTIM Input2 Source + * @{ + */ + +#define LPTIM_INPUT2SOURCE_GPIO 0x00000000U /*!< For LPTIM1 */ +#define LPTIM_INPUT2SOURCE_COMP2 LPTIM_CFGR2_IN2SEL_0 /*!< For LPTIM1 */ +/** + * @} + */ + +/** @defgroup LPTIM_Flag_Definition LPTIM Flags Definition + * @{ + */ + +#define LPTIM_FLAG_DOWN LPTIM_ISR_DOWN +#define LPTIM_FLAG_UP LPTIM_ISR_UP +#define LPTIM_FLAG_ARROK LPTIM_ISR_ARROK +#define LPTIM_FLAG_CMPOK LPTIM_ISR_CMPOK +#define LPTIM_FLAG_EXTTRIG LPTIM_ISR_EXTTRIG +#define LPTIM_FLAG_ARRM LPTIM_ISR_ARRM +#define LPTIM_FLAG_CMPM LPTIM_ISR_CMPM +/** + * @} + */ + +/** @defgroup LPTIM_Interrupts_Definition LPTIM Interrupts Definition + * @{ + */ +#define LPTIM_IT_DOWN LPTIM_IER_DOWNIE +#define LPTIM_IT_UP LPTIM_IER_UPIE +#define LPTIM_IT_ARROK LPTIM_IER_ARROKIE +#define LPTIM_IT_CMPOK LPTIM_IER_CMPOKIE +#define LPTIM_IT_EXTTRIG LPTIM_IER_EXTTRIGIE +#define LPTIM_IT_ARRM LPTIM_IER_ARRMIE +#define LPTIM_IT_CMPM LPTIM_IER_CMPMIE +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup LPTIM_Exported_Macros LPTIM Exported Macros + * @{ + */ + +/** @brief Reset LPTIM handle state. + * @param __HANDLE__ LPTIM handle + * @retval None + */ +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) +#define __HAL_LPTIM_RESET_HANDLE_STATE(__HANDLE__) do { \ + (__HANDLE__)->State = HAL_LPTIM_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_LPTIM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_LPTIM_STATE_RESET) +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ + +/** + * @brief Enable the LPTIM peripheral. + * @param __HANDLE__ LPTIM handle + * @retval None + */ +#define __HAL_LPTIM_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (LPTIM_CR_ENABLE)) + +/** + * @brief Disable the LPTIM peripheral. + * @param __HANDLE__ LPTIM handle + * @note The following sequence is required to solve LPTIM disable HW limitation. + * Please check Errata Sheet ES0335 for more details under "MCU may remain + * stuck in LPTIM interrupt when entering Stop mode" section. + * @note Please call @ref HAL_LPTIM_GetState() after a call to __HAL_LPTIM_DISABLE to + * check for TIMEOUT. + * @retval None + */ +#define __HAL_LPTIM_DISABLE(__HANDLE__) LPTIM_Disable(__HANDLE__) + +/** + * @brief Start the LPTIM peripheral in Continuous mode. + * @param __HANDLE__ LPTIM handle + * @retval None + */ +#define __HAL_LPTIM_START_CONTINUOUS(__HANDLE__) ((__HANDLE__)->Instance->CR |= LPTIM_CR_CNTSTRT) +/** + * @brief Start the LPTIM peripheral in single mode. + * @param __HANDLE__ LPTIM handle + * @retval None + */ +#define __HAL_LPTIM_START_SINGLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= LPTIM_CR_SNGSTRT) + +/** + * @brief Reset the LPTIM Counter register in synchronous mode. + * @param __HANDLE__ LPTIM handle + * @retval None + */ +#define __HAL_LPTIM_RESET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CR |= LPTIM_CR_COUNTRST) + +/** + * @brief Reset after read of the LPTIM Counter register in asynchronous mode. + * @param __HANDLE__ LPTIM handle + * @retval None + */ +#define __HAL_LPTIM_RESET_COUNTER_AFTERREAD(__HANDLE__) ((__HANDLE__)->Instance->CR |= LPTIM_CR_RSTARE) + +/** + * @brief Write the passed parameter in the Autoreload register. + * @param __HANDLE__ LPTIM handle + * @param __VALUE__ Autoreload value + * @retval None + * @note The ARR register can only be modified when the LPTIM instance is enabled. + */ +#define __HAL_LPTIM_AUTORELOAD_SET(__HANDLE__ , __VALUE__) ((__HANDLE__)->Instance->ARR = (__VALUE__)) + +/** + * @brief Write the passed parameter in the Compare register. + * @param __HANDLE__ LPTIM handle + * @param __VALUE__ Compare value + * @retval None + * @note The CMP register can only be modified when the LPTIM instance is enabled. + */ +#define __HAL_LPTIM_COMPARE_SET(__HANDLE__ , __VALUE__) ((__HANDLE__)->Instance->CMP = (__VALUE__)) + +/** + * @brief Check whether the specified LPTIM flag is set or not. + * @param __HANDLE__ LPTIM handle + * @param __FLAG__ LPTIM flag to check + * This parameter can be a value of: + * @arg LPTIM_FLAG_DOWN : Counter direction change up Flag. + * @arg LPTIM_FLAG_UP : Counter direction change down to up Flag. + * @arg LPTIM_FLAG_ARROK : Autoreload register update OK Flag. + * @arg LPTIM_FLAG_CMPOK : Compare register update OK Flag. + * @arg LPTIM_FLAG_EXTTRIG : External trigger edge event Flag. + * @arg LPTIM_FLAG_ARRM : Autoreload match Flag. + * @arg LPTIM_FLAG_CMPM : Compare match Flag. + * @retval The state of the specified flag (SET or RESET). + */ +#define __HAL_LPTIM_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->ISR &(__FLAG__)) == (__FLAG__)) + +/** + * @brief Clear the specified LPTIM flag. + * @param __HANDLE__ LPTIM handle. + * @param __FLAG__ LPTIM flag to clear. + * This parameter can be a value of: + * @arg LPTIM_FLAG_DOWN : Counter direction change up Flag. + * @arg LPTIM_FLAG_UP : Counter direction change down to up Flag. + * @arg LPTIM_FLAG_ARROK : Autoreload register update OK Flag. + * @arg LPTIM_FLAG_CMPOK : Compare register update OK Flag. + * @arg LPTIM_FLAG_EXTTRIG : External trigger edge event Flag. + * @arg LPTIM_FLAG_ARRM : Autoreload match Flag. + * @arg LPTIM_FLAG_CMPM : Compare match Flag. + * @retval None. + */ +#define __HAL_LPTIM_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) + +/** + * @brief Enable the specified LPTIM interrupt. + * @param __HANDLE__ LPTIM handle. + * @param __INTERRUPT__ LPTIM interrupt to set. + * This parameter can be a value of: + * @arg LPTIM_IT_DOWN : Counter direction change up Interrupt. + * @arg LPTIM_IT_UP : Counter direction change down to up Interrupt. + * @arg LPTIM_IT_ARROK : Autoreload register update OK Interrupt. + * @arg LPTIM_IT_CMPOK : Compare register update OK Interrupt. + * @arg LPTIM_IT_EXTTRIG : External trigger edge event Interrupt. + * @arg LPTIM_IT_ARRM : Autoreload match Interrupt. + * @arg LPTIM_IT_CMPM : Compare match Interrupt. + * @retval None. + * @note The LPTIM interrupts can only be enabled when the LPTIM instance is disabled. + */ +#define __HAL_LPTIM_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER |= (__INTERRUPT__)) + +/** + * @brief Disable the specified LPTIM interrupt. + * @param __HANDLE__ LPTIM handle. + * @param __INTERRUPT__ LPTIM interrupt to set. + * This parameter can be a value of: + * @arg LPTIM_IT_DOWN : Counter direction change up Interrupt. + * @arg LPTIM_IT_UP : Counter direction change down to up Interrupt. + * @arg LPTIM_IT_ARROK : Autoreload register update OK Interrupt. + * @arg LPTIM_IT_CMPOK : Compare register update OK Interrupt. + * @arg LPTIM_IT_EXTTRIG : External trigger edge event Interrupt. + * @arg LPTIM_IT_ARRM : Autoreload match Interrupt. + * @arg LPTIM_IT_CMPM : Compare match Interrupt. + * @retval None. + * @note The LPTIM interrupts can only be disabled when the LPTIM instance is disabled. + */ +#define __HAL_LPTIM_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER &= (~(__INTERRUPT__))) + +/** + * @brief Check whether the specified LPTIM interrupt source is enabled or not. + * @param __HANDLE__ LPTIM handle. + * @param __INTERRUPT__ LPTIM interrupt to check. + * This parameter can be a value of: + * @arg LPTIM_IT_DOWN : Counter direction change up Interrupt. + * @arg LPTIM_IT_UP : Counter direction change down to up Interrupt. + * @arg LPTIM_IT_ARROK : Autoreload register update OK Interrupt. + * @arg LPTIM_IT_CMPOK : Compare register update OK Interrupt. + * @arg LPTIM_IT_EXTTRIG : External trigger edge event Interrupt. + * @arg LPTIM_IT_ARRM : Autoreload match Interrupt. + * @arg LPTIM_IT_CMPM : Compare match Interrupt. + * @retval Interrupt status. + */ + +#define __HAL_LPTIM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->IER\ + & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) + +/** + * @brief Enable the LPTIM1 EXTI line in interrupt mode. + * @retval None + */ +#define __HAL_LPTIM_LPTIM1_EXTI_ENABLE_IT() (EXTI->IMR1 |= LPTIM_EXTI_LINE_LPTIM1) + +/** + * @brief Disable the LPTIM1 EXTI line in interrupt mode. + * @retval None + */ +#define __HAL_LPTIM_LPTIM1_EXTI_DISABLE_IT() (EXTI->IMR1\ + &= ~(LPTIM_EXTI_LINE_LPTIM1)) + +/** + * @brief Enable the LPTIM1 EXTI line in event mode. + * @retval None + */ +#define __HAL_LPTIM_LPTIM1_EXTI_ENABLE_EVENT() (EXTI->EMR1 |= LPTIM_EXTI_LINE_LPTIM1) + +/** + * @brief Disable the LPTIM1 EXTI line in event mode. + * @retval None + */ +#define __HAL_LPTIM_LPTIM1_EXTI_DISABLE_EVENT() (EXTI->EMR1\ + &= ~(LPTIM_EXTI_LINE_LPTIM1)) + +/** + * @brief Enable the LPTIM2 EXTI line in interrupt mode. + * @retval None + */ +#define __HAL_LPTIM_LPTIM2_EXTI_ENABLE_IT() (EXTI->IMR1 |= LPTIM_EXTI_LINE_LPTIM2) + +/** + * @brief Disable the LPTIM2 EXTI line in interrupt mode. + * @retval None + */ +#define __HAL_LPTIM_LPTIM2_EXTI_DISABLE_IT() (EXTI->IMR1\ + &= ~(LPTIM_EXTI_LINE_LPTIM2)) + +/** + * @brief Enable the LPTIM2 EXTI line in event mode. + * @retval None + */ +#define __HAL_LPTIM_LPTIM2_EXTI_ENABLE_EVENT() (EXTI->EMR1 |= LPTIM_EXTI_LINE_LPTIM2) + +/** + * @brief Disable the LPTIM2 EXTI line in event mode. + * @retval None + */ +#define __HAL_LPTIM_LPTIM2_EXTI_DISABLE_EVENT() (EXTI->EMR1\ + &= ~(LPTIM_EXTI_LINE_LPTIM2)) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup LPTIM_Exported_Functions LPTIM Exported Functions + * @{ + */ + +/** @addtogroup LPTIM_Exported_Functions_Group1 + * @brief Initialization and Configuration functions. + * @{ + */ +/* Initialization/de-initialization functions ********************************/ +HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim); +HAL_StatusTypeDef HAL_LPTIM_DeInit(LPTIM_HandleTypeDef *hlptim); + +/* MSP functions *************************************************************/ +void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef *hlptim); +void HAL_LPTIM_MspDeInit(LPTIM_HandleTypeDef *hlptim); +/** + * @} + */ + +/** @addtogroup LPTIM_Exported_Functions_Group2 + * @brief Start-Stop operation functions. + * @{ + */ +/* Start/Stop operation functions *********************************************/ +/* ################################# PWM Mode ################################*/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_LPTIM_PWM_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse); +HAL_StatusTypeDef HAL_LPTIM_PWM_Stop(LPTIM_HandleTypeDef *hlptim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_LPTIM_PWM_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse); +HAL_StatusTypeDef HAL_LPTIM_PWM_Stop_IT(LPTIM_HandleTypeDef *hlptim); + +/* ############################# One Pulse Mode ##############################*/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_LPTIM_OnePulse_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse); +HAL_StatusTypeDef HAL_LPTIM_OnePulse_Stop(LPTIM_HandleTypeDef *hlptim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_LPTIM_OnePulse_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse); +HAL_StatusTypeDef HAL_LPTIM_OnePulse_Stop_IT(LPTIM_HandleTypeDef *hlptim); + +/* ############################## Set once Mode ##############################*/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_LPTIM_SetOnce_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse); +HAL_StatusTypeDef HAL_LPTIM_SetOnce_Stop(LPTIM_HandleTypeDef *hlptim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_LPTIM_SetOnce_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse); +HAL_StatusTypeDef HAL_LPTIM_SetOnce_Stop_IT(LPTIM_HandleTypeDef *hlptim); + +/* ############################### Encoder Mode ##############################*/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period); +HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop(LPTIM_HandleTypeDef *hlptim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_LPTIM_Encoder_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period); +HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop_IT(LPTIM_HandleTypeDef *hlptim); + +/* ############################# Time out Mode ##############################*/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_LPTIM_TimeOut_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Timeout); +HAL_StatusTypeDef HAL_LPTIM_TimeOut_Stop(LPTIM_HandleTypeDef *hlptim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_LPTIM_TimeOut_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Timeout); +HAL_StatusTypeDef HAL_LPTIM_TimeOut_Stop_IT(LPTIM_HandleTypeDef *hlptim); + +/* ############################## Counter Mode ###############################*/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_LPTIM_Counter_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period); +HAL_StatusTypeDef HAL_LPTIM_Counter_Stop(LPTIM_HandleTypeDef *hlptim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period); +HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim); +/** + * @} + */ + +/** @addtogroup LPTIM_Exported_Functions_Group3 + * @brief Read operation functions. + * @{ + */ +/* Reading operation functions ************************************************/ +uint32_t HAL_LPTIM_ReadCounter(const LPTIM_HandleTypeDef *hlptim); +uint32_t HAL_LPTIM_ReadAutoReload(const LPTIM_HandleTypeDef *hlptim); +uint32_t HAL_LPTIM_ReadCompare(const LPTIM_HandleTypeDef *hlptim); +/** + * @} + */ + +/** @addtogroup LPTIM_Exported_Functions_Group4 + * @brief LPTIM IRQ handler and callback functions. + * @{ + */ +/* LPTIM IRQ functions *******************************************************/ +void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim); + +/* CallBack functions ********************************************************/ +void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim); +void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim); +void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim); +void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim); +void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim); +void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim); +void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_LPTIM_RegisterCallback(LPTIM_HandleTypeDef *lphtim, HAL_LPTIM_CallbackIDTypeDef CallbackID, + pLPTIM_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_LPTIM_UnRegisterCallback(LPTIM_HandleTypeDef *lphtim, HAL_LPTIM_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @addtogroup LPTIM_Group5 + * @brief Peripheral State functions. + * @{ + */ +/* Peripheral State functions ************************************************/ +HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim); +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/** @defgroup LPTIM_Private_Types LPTIM Private Types + * @{ + */ + +/** + * @} + */ + +/* Private variables ---------------------------------------------------------*/ +/** @defgroup LPTIM_Private_Variables LPTIM Private Variables + * @{ + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup LPTIM_Private_Constants LPTIM Private Constants + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup LPTIM_Private_Macros LPTIM Private Macros + * @{ + */ + +#define IS_LPTIM_CLOCK_SOURCE(__SOURCE__) (((__SOURCE__) == LPTIM_CLOCKSOURCE_ULPTIM) || \ + ((__SOURCE__) == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)) + + +#define IS_LPTIM_CLOCK_PRESCALER(__PRESCALER__) (((__PRESCALER__) == LPTIM_PRESCALER_DIV1 ) || \ + ((__PRESCALER__) == LPTIM_PRESCALER_DIV2 ) || \ + ((__PRESCALER__) == LPTIM_PRESCALER_DIV4 ) || \ + ((__PRESCALER__) == LPTIM_PRESCALER_DIV8 ) || \ + ((__PRESCALER__) == LPTIM_PRESCALER_DIV16 ) || \ + ((__PRESCALER__) == LPTIM_PRESCALER_DIV32 ) || \ + ((__PRESCALER__) == LPTIM_PRESCALER_DIV64 ) || \ + ((__PRESCALER__) == LPTIM_PRESCALER_DIV128)) + +#define IS_LPTIM_CLOCK_PRESCALERDIV1(__PRESCALER__) ((__PRESCALER__) == LPTIM_PRESCALER_DIV1) + +#define IS_LPTIM_OUTPUT_POLARITY(__POLARITY__) (((__POLARITY__) == LPTIM_OUTPUTPOLARITY_LOW ) || \ + ((__POLARITY__) == LPTIM_OUTPUTPOLARITY_HIGH)) + +#define IS_LPTIM_CLOCK_SAMPLE_TIME(__SAMPLETIME__) (((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION) || \ + ((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_2TRANSITIONS) || \ + ((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_4TRANSITIONS) || \ + ((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_8TRANSITIONS)) + +#define IS_LPTIM_CLOCK_POLARITY(__POLARITY__) (((__POLARITY__) == LPTIM_CLOCKPOLARITY_RISING) || \ + ((__POLARITY__) == LPTIM_CLOCKPOLARITY_FALLING) || \ + ((__POLARITY__) == LPTIM_CLOCKPOLARITY_RISING_FALLING)) + +#define IS_LPTIM_TRG_SOURCE(__TRIG__) (((__TRIG__) == LPTIM_TRIGSOURCE_SOFTWARE) || \ + ((__TRIG__) == LPTIM_TRIGSOURCE_0) || \ + ((__TRIG__) == LPTIM_TRIGSOURCE_1) || \ + ((__TRIG__) == LPTIM_TRIGSOURCE_2) || \ + ((__TRIG__) == LPTIM_TRIGSOURCE_3) || \ + ((__TRIG__) == LPTIM_TRIGSOURCE_4) || \ + ((__TRIG__) == LPTIM_TRIGSOURCE_5) || \ + ((__TRIG__) == LPTIM_TRIGSOURCE_6) || \ + ((__TRIG__) == LPTIM_TRIGSOURCE_7)) + +#define IS_LPTIM_EXT_TRG_POLARITY(__POLARITY__) (((__POLARITY__) == LPTIM_ACTIVEEDGE_RISING ) || \ + ((__POLARITY__) == LPTIM_ACTIVEEDGE_FALLING ) || \ + ((__POLARITY__) == LPTIM_ACTIVEEDGE_RISING_FALLING )) + +#define IS_LPTIM_TRIG_SAMPLE_TIME(__SAMPLETIME__) (((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION) || \ + ((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_2TRANSITIONS ) || \ + ((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_4TRANSITIONS ) || \ + ((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_8TRANSITIONS )) + +#define IS_LPTIM_UPDATE_MODE(__MODE__) (((__MODE__) == LPTIM_UPDATE_IMMEDIATE) || \ + ((__MODE__) == LPTIM_UPDATE_ENDOFPERIOD)) + +#define IS_LPTIM_COUNTER_SOURCE(__SOURCE__) (((__SOURCE__) == LPTIM_COUNTERSOURCE_INTERNAL) || \ + ((__SOURCE__) == LPTIM_COUNTERSOURCE_EXTERNAL)) + +#define IS_LPTIM_AUTORELOAD(__AUTORELOAD__) ((0x00000001UL <= (__AUTORELOAD__)) &&\ + ((__AUTORELOAD__) <= 0x0000FFFFUL)) + +#define IS_LPTIM_COMPARE(__COMPARE__) ((__COMPARE__) <= 0x0000FFFFUL) + +#define IS_LPTIM_PERIOD(__PERIOD__) ((0x00000001UL <= (__PERIOD__)) &&\ + ((__PERIOD__) <= 0x0000FFFFUL)) + +#define IS_LPTIM_PULSE(__PULSE__) ((__PULSE__) <= 0x0000FFFFUL) + +#define IS_LPTIM_INPUT1_SOURCE(__INSTANCE__, __SOURCE__) \ + ((((__INSTANCE__) == LPTIM1) && \ + (((__SOURCE__) == LPTIM_INPUT1SOURCE_GPIO) || \ + ((__SOURCE__) == LPTIM_INPUT1SOURCE_COMP1))) \ + || \ + (((__INSTANCE__) == LPTIM2) && \ + (((__SOURCE__) == LPTIM_INPUT1SOURCE_GPIO) || \ + ((__SOURCE__) == LPTIM_INPUT1SOURCE_COMP1) || \ + ((__SOURCE__) == LPTIM_INPUT1SOURCE_COMP2) || \ + ((__SOURCE__) == LPTIM_INPUT1SOURCE_COMP1_COMP2)))) + +#define IS_LPTIM_INPUT2_SOURCE(__INSTANCE__, __SOURCE__) \ + (((__INSTANCE__) == LPTIM1) && \ + (((__SOURCE__) == LPTIM_INPUT2SOURCE_GPIO) || \ + ((__SOURCE__) == LPTIM_INPUT2SOURCE_COMP2))) + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @defgroup LPTIM_Private_Functions LPTIM Private Functions + * @{ + */ +void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim); +/** + * @} + */ + +/** + * @} + */ + +#endif /* LPTIM1 || LPTIM2 */ +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_LPTIM_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_pcd.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_pcd.h new file mode 100644 index 0000000..d533fc4 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_pcd.h @@ -0,0 +1,624 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_pcd.h + * @author MCD Application Team + * @brief Header file of PCD HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_PCD_H +#define STM32G0xx_HAL_PCD_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_ll_usb.h" + +#if defined (USB_DRD_FS) + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup PCD + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup PCD_Exported_Types PCD Exported Types + * @{ + */ + +/** + * @brief PCD State structure definition + */ +typedef enum +{ + HAL_PCD_STATE_RESET = 0x00, + HAL_PCD_STATE_READY = 0x01, + HAL_PCD_STATE_ERROR = 0x02, + HAL_PCD_STATE_BUSY = 0x03, + HAL_PCD_STATE_TIMEOUT = 0x04 +} PCD_StateTypeDef; + +/* Device LPM suspend state */ +typedef enum +{ + LPM_L0 = 0x00, /* on */ + LPM_L1 = 0x01, /* LPM L1 sleep */ + LPM_L2 = 0x02, /* suspend */ + LPM_L3 = 0x03, /* off */ +} PCD_LPM_StateTypeDef; + +typedef enum +{ + PCD_LPM_L0_ACTIVE = 0x00, /* on */ + PCD_LPM_L1_ACTIVE = 0x01, /* LPM L1 sleep */ +} PCD_LPM_MsgTypeDef; + +typedef enum +{ + PCD_BCD_ERROR = 0xFF, + PCD_BCD_CONTACT_DETECTION = 0xFE, + PCD_BCD_STD_DOWNSTREAM_PORT = 0xFD, + PCD_BCD_CHARGING_DOWNSTREAM_PORT = 0xFC, + PCD_BCD_DEDICATED_CHARGING_PORT = 0xFB, + PCD_BCD_DISCOVERY_COMPLETED = 0x00, + +} PCD_BCD_MsgTypeDef; + +typedef USB_DRD_TypeDef PCD_TypeDef; +typedef USB_DRD_CfgTypeDef PCD_InitTypeDef; +typedef USB_DRD_EPTypeDef PCD_EPTypeDef; + +/** + * @brief PCD Handle Structure definition + */ +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) +typedef struct __PCD_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ +{ + PCD_TypeDef *Instance; /*!< Register base address */ + PCD_InitTypeDef Init; /*!< PCD required parameters */ + __IO uint8_t USB_Address; /*!< USB Address */ + PCD_EPTypeDef IN_ep[8]; /*!< IN endpoint parameters */ + PCD_EPTypeDef OUT_ep[8]; /*!< OUT endpoint parameters */ + HAL_LockTypeDef Lock; /*!< PCD peripheral status */ + __IO PCD_StateTypeDef State; /*!< PCD communication state */ + __IO uint32_t ErrorCode; /*!< PCD Error code */ + uint32_t Setup[12]; /*!< Setup packet buffer */ + PCD_LPM_StateTypeDef LPM_State; /*!< LPM State */ + uint32_t BESL; + + + uint32_t lpm_active; /*!< Enable or disable the Link Power Management . + This parameter can be set to ENABLE or DISABLE */ + + uint32_t battery_charging_active; /*!< Enable or disable Battery charging. + This parameter can be set to ENABLE or DISABLE */ + void *pData; /*!< Pointer to upper stack Handler */ + +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + void (* SOFCallback)(struct __PCD_HandleTypeDef *hpcd); /*!< USB OTG PCD SOF callback */ + void (* SetupStageCallback)(struct __PCD_HandleTypeDef *hpcd); /*!< USB OTG PCD Setup Stage callback */ + void (* ResetCallback)(struct __PCD_HandleTypeDef *hpcd); /*!< USB OTG PCD Reset callback */ + void (* SuspendCallback)(struct __PCD_HandleTypeDef *hpcd); /*!< USB OTG PCD Suspend callback */ + void (* ResumeCallback)(struct __PCD_HandleTypeDef *hpcd); /*!< USB OTG PCD Resume callback */ + void (* ConnectCallback)(struct __PCD_HandleTypeDef *hpcd); /*!< USB OTG PCD Connect callback */ + void (* DisconnectCallback)(struct __PCD_HandleTypeDef *hpcd); /*!< USB OTG PCD Disconnect callback */ + + void (* DataOutStageCallback)(struct __PCD_HandleTypeDef *hpcd, uint8_t epnum); /*!< USB OTG PCD Data OUT Stage callback */ + void (* DataInStageCallback)(struct __PCD_HandleTypeDef *hpcd, uint8_t epnum); /*!< USB OTG PCD Data IN Stage callback */ + void (* ISOOUTIncompleteCallback)(struct __PCD_HandleTypeDef *hpcd, uint8_t epnum); /*!< USB OTG PCD ISO OUT Incomplete callback */ + void (* ISOINIncompleteCallback)(struct __PCD_HandleTypeDef *hpcd, uint8_t epnum); /*!< USB OTG PCD ISO IN Incomplete callback */ + void (* BCDCallback)(struct __PCD_HandleTypeDef *hpcd, PCD_BCD_MsgTypeDef msg); /*!< USB OTG PCD BCD callback */ + void (* LPMCallback)(struct __PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg); /*!< USB OTG PCD LPM callback */ + + void (* MspInitCallback)(struct __PCD_HandleTypeDef *hpcd); /*!< USB OTG PCD Msp Init callback */ + void (* MspDeInitCallback)(struct __PCD_HandleTypeDef *hpcd); /*!< USB OTG PCD Msp DeInit callback */ +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ +} PCD_HandleTypeDef; + +/** + * @} + */ + +/* Include PCD HAL Extended module */ +#include "stm32g0xx_hal_pcd_ex.h" + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup PCD_Exported_Constants PCD Exported Constants + * @{ + */ + +/** @defgroup PCD_Speed PCD Speed + * @{ + */ +#define PCD_SPEED_FULL USBD_FS_SPEED +/** + * @} + */ + +/** @defgroup PCD_PHY_Module PCD PHY Module + * @{ + */ +#define PCD_PHY_ULPI 1U +#define PCD_PHY_EMBEDDED 2U +#define PCD_PHY_UTMI 3U +/** + * @} + */ + +/** @defgroup PCD_Error_Code_definition PCD Error Code definition + * @brief PCD Error Code definition + * @{ + */ +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) +#define HAL_PCD_ERROR_INVALID_CALLBACK (0x00000010U) /*!< Invalid Callback error */ +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup PCD_Exported_Macros PCD Exported Macros + * @brief macros to handle interrupts and specific clock configurations + * @{ + */ + + +#define __HAL_PCD_ENABLE(__HANDLE__) (void)USB_EnableGlobalInt ((__HANDLE__)->Instance) +#define __HAL_PCD_DISABLE(__HANDLE__) (void)USB_DisableGlobalInt ((__HANDLE__)->Instance) +#define __HAL_PCD_GET_FLAG(__HANDLE__, __INTERRUPT__) ((USB_ReadInterrupts((__HANDLE__)->Instance)\ + & (__INTERRUPT__)) == (__INTERRUPT__)) + +#define __HAL_PCD_CLEAR_FLAG(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->ISTR)\ + &= (uint16_t)(~(__INTERRUPT__))) + +#define __HAL_USB_WAKEUP_EXTI_ENABLE_IT() EXTI->IMR2 |= USB_WAKEUP_EXTI_LINE +#define __HAL_USB_WAKEUP_EXTI_DISABLE_IT() EXTI->IMR2 &= ~(USB_WAKEUP_EXTI_LINE) + + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup PCD_Exported_Functions PCD Exported Functions + * @{ + */ + +/* Initialization/de-initialization functions ********************************/ +/** @addtogroup PCD_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ +HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd); +HAL_StatusTypeDef HAL_PCD_DeInit(PCD_HandleTypeDef *hpcd); +void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd); +void HAL_PCD_MspDeInit(PCD_HandleTypeDef *hpcd); + +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) +/** @defgroup HAL_PCD_Callback_ID_enumeration_definition HAL USB OTG PCD Callback ID enumeration definition + * @brief HAL USB OTG PCD Callback ID enumeration definition + * @{ + */ +typedef enum +{ + HAL_PCD_SOF_CB_ID = 0x01, /*!< USB PCD SOF callback ID */ + HAL_PCD_SETUPSTAGE_CB_ID = 0x02, /*!< USB PCD Setup Stage callback ID */ + HAL_PCD_RESET_CB_ID = 0x03, /*!< USB PCD Reset callback ID */ + HAL_PCD_SUSPEND_CB_ID = 0x04, /*!< USB PCD Suspend callback ID */ + HAL_PCD_RESUME_CB_ID = 0x05, /*!< USB PCD Resume callback ID */ + HAL_PCD_CONNECT_CB_ID = 0x06, /*!< USB PCD Connect callback ID */ + HAL_PCD_DISCONNECT_CB_ID = 0x07, /*!< USB PCD Disconnect callback ID */ + + HAL_PCD_MSPINIT_CB_ID = 0x08, /*!< USB PCD MspInit callback ID */ + HAL_PCD_MSPDEINIT_CB_ID = 0x09 /*!< USB PCD MspDeInit callback ID */ + +} HAL_PCD_CallbackIDTypeDef; +/** + * @} + */ + +/** @defgroup HAL_PCD_Callback_pointer_definition HAL USB OTG PCD Callback pointer definition + * @brief HAL USB OTG PCD Callback pointer definition + * @{ + */ + +typedef void (*pPCD_CallbackTypeDef)(PCD_HandleTypeDef *hpcd); /*!< pointer to a common USB OTG PCD callback function */ +typedef void (*pPCD_DataOutStageCallbackTypeDef)(PCD_HandleTypeDef *hpcd, uint8_t epnum); /*!< pointer to USB OTG PCD Data OUT Stage callback */ +typedef void (*pPCD_DataInStageCallbackTypeDef)(PCD_HandleTypeDef *hpcd, uint8_t epnum); /*!< pointer to USB OTG PCD Data IN Stage callback */ +typedef void (*pPCD_IsoOutIncpltCallbackTypeDef)(PCD_HandleTypeDef *hpcd, uint8_t epnum); /*!< pointer to USB OTG PCD ISO OUT Incomplete callback */ +typedef void (*pPCD_IsoInIncpltCallbackTypeDef)(PCD_HandleTypeDef *hpcd, uint8_t epnum); /*!< pointer to USB OTG PCD ISO IN Incomplete callback */ +typedef void (*pPCD_LpmCallbackTypeDef)(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg); /*!< pointer to USB OTG PCD LPM callback */ +typedef void (*pPCD_BcdCallbackTypeDef)(PCD_HandleTypeDef *hpcd, PCD_BCD_MsgTypeDef msg); /*!< pointer to USB OTG PCD BCD callback */ + +/** + * @} + */ + +HAL_StatusTypeDef HAL_PCD_RegisterCallback(PCD_HandleTypeDef *hpcd, HAL_PCD_CallbackIDTypeDef CallbackID, + pPCD_CallbackTypeDef pCallback); + +HAL_StatusTypeDef HAL_PCD_UnRegisterCallback(PCD_HandleTypeDef *hpcd, HAL_PCD_CallbackIDTypeDef CallbackID); + +HAL_StatusTypeDef HAL_PCD_RegisterDataOutStageCallback(PCD_HandleTypeDef *hpcd, + pPCD_DataOutStageCallbackTypeDef pCallback); + +HAL_StatusTypeDef HAL_PCD_UnRegisterDataOutStageCallback(PCD_HandleTypeDef *hpcd); + +HAL_StatusTypeDef HAL_PCD_RegisterDataInStageCallback(PCD_HandleTypeDef *hpcd, + pPCD_DataInStageCallbackTypeDef pCallback); + +HAL_StatusTypeDef HAL_PCD_UnRegisterDataInStageCallback(PCD_HandleTypeDef *hpcd); + +HAL_StatusTypeDef HAL_PCD_RegisterIsoOutIncpltCallback(PCD_HandleTypeDef *hpcd, + pPCD_IsoOutIncpltCallbackTypeDef pCallback); + +HAL_StatusTypeDef HAL_PCD_UnRegisterIsoOutIncpltCallback(PCD_HandleTypeDef *hpcd); + +HAL_StatusTypeDef HAL_PCD_RegisterIsoInIncpltCallback(PCD_HandleTypeDef *hpcd, + pPCD_IsoInIncpltCallbackTypeDef pCallback); + +HAL_StatusTypeDef HAL_PCD_UnRegisterIsoInIncpltCallback(PCD_HandleTypeDef *hpcd); + +HAL_StatusTypeDef HAL_PCD_RegisterBcdCallback(PCD_HandleTypeDef *hpcd, pPCD_BcdCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_PCD_UnRegisterBcdCallback(PCD_HandleTypeDef *hpcd); + +HAL_StatusTypeDef HAL_PCD_RegisterLpmCallback(PCD_HandleTypeDef *hpcd, pPCD_LpmCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_PCD_UnRegisterLpmCallback(PCD_HandleTypeDef *hpcd); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ +/** + * @} + */ + +/* I/O operation functions ***************************************************/ +/* Non-Blocking mode: Interrupt */ +/** @addtogroup PCD_Exported_Functions_Group2 Input and Output operation functions + * @{ + */ +HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd); +HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd); +void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd); + +void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd); +void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd); +void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd); +void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd); +void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd); +void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd); +void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd); + +void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum); +void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum); +void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum); +void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum); +/** + * @} + */ + +/* Peripheral Control functions **********************************************/ +/** @addtogroup PCD_Exported_Functions_Group3 Peripheral Control functions + * @{ + */ +HAL_StatusTypeDef HAL_PCD_DevConnect(PCD_HandleTypeDef *hpcd); +HAL_StatusTypeDef HAL_PCD_DevDisconnect(PCD_HandleTypeDef *hpcd); +HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address); +HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type); +HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr); +HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len); +HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len); +HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr); +HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr); +HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr); +HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr); +HAL_StatusTypeDef HAL_PCD_ActivateRemoteWakeup(PCD_HandleTypeDef *hpcd); +HAL_StatusTypeDef HAL_PCD_DeActivateRemoteWakeup(PCD_HandleTypeDef *hpcd); +uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr); +/** + * @} + */ + +/* Peripheral State functions ************************************************/ +/** @addtogroup PCD_Exported_Functions_Group4 Peripheral State functions + * @{ + */ +PCD_StateTypeDef HAL_PCD_GetState(PCD_HandleTypeDef *hpcd); +/** + * @} + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup PCD_Private_Constants PCD Private Constants + * @{ + */ +/** @defgroup USB_EXTI_Line_Interrupt USB EXTI line interrupt + * @{ + */ + + +#define USB_WAKEUP_EXTI_LINE (0x1U << 4) /*!< USB FS EXTI Line WakeUp Interrupt */ + + +/** + * @} + */ + +/** @defgroup PCD_EP0_MPS PCD EP0 MPS + * @{ + */ +#define PCD_EP0MPS_64 EP_MPS_64 +#define PCD_EP0MPS_32 EP_MPS_32 +#define PCD_EP0MPS_16 EP_MPS_16 +#define PCD_EP0MPS_08 EP_MPS_8 +/** + * @} + */ + +/** @defgroup PCD_ENDP PCD ENDP + * @{ + */ +#define PCD_ENDP0 0U +#define PCD_ENDP1 1U +#define PCD_ENDP2 2U +#define PCD_ENDP3 3U +#define PCD_ENDP4 4U +#define PCD_ENDP5 5U +#define PCD_ENDP6 6U +#define PCD_ENDP7 7U +/** + * @} + */ + +/** @defgroup PCD_ENDP_Kind PCD Endpoint Kind + * @{ + */ +#define PCD_SNG_BUF 0U +#define PCD_DBL_BUF 1U +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup PCD_Private_Macros PCD Private Macros + * @{ + */ +/* SetENDPOINT */ +#define PCD_SET_ENDPOINT USB_DRD_SET_CHEP + +/* GetENDPOINT Register value*/ +#define PCD_GET_ENDPOINT USB_DRD_GET_CHEP + +/* ENDPOINT transfer */ +#define USB_EP0StartXfer USB_EPStartXfer + +/** + * @brief free buffer used from the application realizing it to the line + * toggles bit SW_BUF in the double buffered endpoint register + * @param USBx USB device. + * @param bEpNum, bDir + * @retval None + */ +#define PCD_FREE_USER_BUFFER USB_DRD_FREE_USER_BUFFER + +/** + * @brief sets the status for tx transfer (bits STAT_TX[1:0]). + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @param wState new state + * @retval None + */ +#define PCD_SET_EP_TX_STATUS USB_DRD_SET_CHEP_TX_STATUS + +/** + * @brief sets the status for rx transfer (bits STAT_TX[1:0]) + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @param wState new state + * @retval None + */ +#define PCD_SET_EP_RX_STATUS USB_DRD_SET_CHEP_RX_STATUS + +/** + * @brief Sets/clears directly EP_KIND bit in the endpoint register. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval None + */ +#define PCD_SET_EP_KIND USB_DRD_SET_CHEP_KIND +#define PCD_CLEAR_EP_KIND USB_DRD_CLEAR_CHEP_KIND +#define PCD_SET_BULK_EP_DBUF PCD_SET_EP_KIND +#define PCD_CLEAR_BULK_EP_DBUF PCD_CLEAR_EP_KIND + + +/** + * @brief Clears bit CTR_RX / CTR_TX in the endpoint register. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval None + */ +#define PCD_CLEAR_RX_EP_CTR USB_DRD_CLEAR_RX_CHEP_CTR +#define PCD_CLEAR_TX_EP_CTR USB_DRD_CLEAR_TX_CHEP_CTR +/** + * @brief Toggles DTOG_RX / DTOG_TX bit in the endpoint register. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval None + */ +#define PCD_RX_DTOG USB_DRD_RX_DTOG +#define PCD_TX_DTOG USB_DRD_TX_DTOG +/** + * @brief Clears DTOG_RX / DTOG_TX bit in the endpoint register. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval None + */ +#define PCD_CLEAR_RX_DTOG USB_DRD_CLEAR_RX_DTOG +#define PCD_CLEAR_TX_DTOG USB_DRD_CLEAR_TX_DTOG + +/** + * @brief Sets address in an endpoint register. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @param bAddr Address. + * @retval None + */ +#define PCD_SET_EP_ADDRESS USB_DRD_SET_CHEP_ADDRESS + +/** + * @brief sets address of the tx/rx buffer. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @param wAddr address to be set (must be word aligned). + * @retval None + */ +#define PCD_SET_EP_TX_ADDRESS USB_DRD_SET_CHEP_TX_ADDRESS +#define PCD_SET_EP_RX_ADDRESS USB_DRD_SET_CHEP_RX_ADDRESS + +/** + * @brief sets counter for the tx/rx buffer. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @param wCount Counter value. + * @retval None + */ +#define PCD_SET_EP_TX_CNT USB_DRD_SET_CHEP_TX_CNT +#define PCD_SET_EP_RX_CNT USB_DRD_SET_CHEP_RX_CNT + +/** + * @brief gets counter of the tx buffer. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval Counter value + */ +#define PCD_GET_EP_TX_CNT USB_DRD_GET_CHEP_TX_CNT + +/** + * @brief gets counter of the rx buffer. + * @param Instance USB peripheral instance register address. + * @param bEpNum channel Number. + * @retval Counter value + */ +__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum) +{ + UNUSED(Instance); + __IO uint32_t count = 10U; + + /* WA: few cycles for RX PMA descriptor to update */ + while (count > 0U) + { + count--; + } + + return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum)); +} + +/** + * @brief Sets addresses in a double buffer endpoint. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @param wBuf0Addr: buffer 0 address. + * @param wBuf1Addr = buffer 1 address. + * @retval None + */ +#define PCD_SET_EP_DBUF_ADDR USB_DRD_SET_CHEP_DBUF_ADDR + +/** + * @brief Gets buffer 0/1 address of a double buffer endpoint. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @param bDir endpoint dir EP_DBUF_OUT = OUT + * EP_DBUF_IN = IN + * @param wCount: Counter value + * @retval None + */ +#define PCD_SET_EP_DBUF0_CNT USB_DRD_SET_CHEP_DBUF0_CNT +#define PCD_SET_EP_DBUF1_CNT USB_DRD_SET_CHEP_DBUF1_CNT +#define PCD_SET_EP_DBUF_CNT USB_DRD_SET_CHEP_DBUF_CNT + +/** + * @brief gets counter of the rx buffer0. + * @param Instance USB peripheral instance register address. + * @param bEpNum channel Number. + * @retval Counter value + */ +__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum) +{ + UNUSED(Instance); + __IO uint32_t count = 10U; + + /* WA: few cycles for RX PMA descriptor to update */ + while (count > 0U) + { + count--; + } + + return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum)); +} + +/** + * @brief gets counter of the rx buffer1. + * @param Instance USB peripheral instance register address. + * @param bEpNum channel Number. + * @retval Counter value + */ +__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum) +{ + UNUSED(Instance); + __IO uint32_t count = 10U; + + /* WA: few cycles for RX PMA descriptor to update */ + while (count > 0U) + { + count--; + } + + return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum)); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* defined (USB_DRD_FS) */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_PCD_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_pcd_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_pcd_ex.h new file mode 100644 index 0000000..4e3ca49 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_pcd_ex.h @@ -0,0 +1,88 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_pcd_ex.h + * @author MCD Application Team + * @brief Header file of PCD HAL Extension module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_PCD_EX_H +#define STM32G0xx_HAL_PCD_EX_H + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +#if defined (USB_DRD_FS) +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup PCDEx + * @{ + */ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup PCDEx_Exported_Functions PCDEx Exported Functions + * @{ + */ +/** @addtogroup PCDEx_Exported_Functions_Group1 Peripheral Control functions + * @{ + */ + + + +HAL_StatusTypeDef HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr, + uint16_t ep_kind, uint32_t pmaadress); + + +HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd); +HAL_StatusTypeDef HAL_PCDEx_DeActivateLPM(PCD_HandleTypeDef *hpcd); + + +HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd); +HAL_StatusTypeDef HAL_PCDEx_DeActivateBCD(PCD_HandleTypeDef *hpcd); +void HAL_PCDEx_BCD_VBUSDetect(PCD_HandleTypeDef *hpcd); + +void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg); +void HAL_PCDEx_BCD_Callback(PCD_HandleTypeDef *hpcd, PCD_BCD_MsgTypeDef msg); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* defined (USB_DRD_FS) */ + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + + +#endif /* STM32G0xx_HAL_PCD_EX_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_pwr.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_pwr.h new file mode 100644 index 0000000..2defd85 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_pwr.h @@ -0,0 +1,325 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_pwr.h + * @author MCD Application Team + * @brief Header file of PWR HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_PWR_H +#define STM32G0xx_HAL_PWR_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @defgroup PWR PWR + * @brief PWR HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup PWR_Exported_Types PWR Exported Types + * @{ + */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup PWR_Exported_Constants PWR Exported Constants + * @{ + */ + +/** @defgroup PWR_WakeUp_Pins PWR WakeUp pins + * @{ + */ +#define PWR_WAKEUP_PIN1 PWR_CR3_EWUP1 /*!< Wakeup pin 1 (with high level detection) */ +#define PWR_WAKEUP_PIN2 PWR_CR3_EWUP2 /*!< Wakeup pin 2 (with high level detection) */ +#if defined(PWR_CR3_EWUP3) +#define PWR_WAKEUP_PIN3 PWR_CR3_EWUP3 /*!< Wakeup pin 3 (with high level detection) */ +#endif /* PWR_CR3_EWUP3 */ +#define PWR_WAKEUP_PIN4 PWR_CR3_EWUP4 /*!< Wakeup pin 4 (with high level detection) */ +#if defined(PWR_CR3_EWUP5) +#define PWR_WAKEUP_PIN5 PWR_CR3_EWUP5 /*!< Wakeup pin 5 (with high level detection) */ +#endif /* PWR_CR3_EWUP5 */ +#define PWR_WAKEUP_PIN6 PWR_CR3_EWUP6 /*!< Wakeup pin 6 (with high level detection) */ +#define PWR_WAKEUP_PIN1_HIGH PWR_CR3_EWUP1 /*!< Wakeup pin 1 (with high level detection) */ +#define PWR_WAKEUP_PIN2_HIGH PWR_CR3_EWUP2 /*!< Wakeup pin 2 (with high level detection) */ +#if defined(PWR_CR3_EWUP3) +#define PWR_WAKEUP_PIN3_HIGH PWR_CR3_EWUP3 /*!< Wakeup pin 3 (with high level detection) */ +#endif /* PWR_CR3_EWUP3 */ +#define PWR_WAKEUP_PIN4_HIGH PWR_CR3_EWUP4 /*!< Wakeup pin 4 (with high level detection) */ +#if defined(PWR_CR3_EWUP5) +#define PWR_WAKEUP_PIN5_HIGH PWR_CR3_EWUP5 /*!< Wakeup pin 5 (with high level detection) */ +#endif /* PWR_CR3_EWUP5*/ +#define PWR_WAKEUP_PIN6_HIGH PWR_CR3_EWUP6 /*!< Wakeup pin 6 (with high level detection) */ +#define PWR_WAKEUP_PIN1_LOW ((PWR_CR4_WP1 << PWR_WUP_POLARITY_SHIFT) | PWR_CR3_EWUP1) /*!< Wakeup pin 1 (with low level detection) */ +#define PWR_WAKEUP_PIN2_LOW ((PWR_CR4_WP2 << PWR_WUP_POLARITY_SHIFT) | PWR_CR3_EWUP2) /*!< Wakeup pin 2 (with low level detection) */ +#if defined(PWR_CR3_EWUP3) +#define PWR_WAKEUP_PIN3_LOW ((PWR_CR4_WP3 << PWR_WUP_POLARITY_SHIFT) | PWR_CR3_EWUP3) /*!< Wakeup pin 3 (with low level detection) */ +#endif /* PWR_CR3_EWUP3 */ +#define PWR_WAKEUP_PIN4_LOW ((PWR_CR4_WP4 << PWR_WUP_POLARITY_SHIFT) | PWR_CR3_EWUP4) /*!< Wakeup pin 4 (with low level detection) */ +#if defined(PWR_CR3_EWUP5) +#define PWR_WAKEUP_PIN5_LOW ((PWR_CR4_WP5 << PWR_WUP_POLARITY_SHIFT) | PWR_CR3_EWUP5) /*!< Wakeup pin 5 (with low level detection) */ +#endif /* PWR_CR3_EWUP5 */ +#define PWR_WAKEUP_PIN6_LOW ((PWR_CR4_WP6 << PWR_WUP_POLARITY_SHIFT) | PWR_CR3_EWUP6) /*!< Wakeup pin 6 (with low level detection) */ +/** + * @} + */ + +/** @defgroup PWR_Low_Power_Mode_Selection PWR Low Power Mode Selection + * @{ + */ +#define PWR_LOWPOWERMODE_STOP0 (0x00000000u) /*!< Stop 0: stop mode with main regulator */ +#define PWR_LOWPOWERMODE_STOP1 (PWR_CR1_LPMS_0) /*!< Stop 1: stop mode with low power regulator */ +#define PWR_LOWPOWERMODE_STANDBY (PWR_CR1_LPMS_0 | PWR_CR1_LPMS_1) /*!< Standby mode */ +#if defined(PWR_SHDW_SUPPORT) +#define PWR_LOWPOWERMODE_SHUTDOWN (PWR_CR1_LPMS_2) /*!< Shutdown mode */ +#endif /* PWR_SHDW_SUPPORT */ +/** + * @} + */ + +/** @defgroup PWR_Regulator_state_in_SLEEP_STOP_mode PWR regulator mode + * @{ + */ +#define PWR_MAINREGULATOR_ON (0x00000000u) /*!< Regulator in main mode */ +#define PWR_LOWPOWERREGULATOR_ON PWR_CR1_LPR /*!< Regulator in low-power mode */ +/** + * @} + */ + +/** @defgroup PWR_SLEEP_mode_entry PWR SLEEP mode entry + * @{ + */ +#define PWR_SLEEPENTRY_WFI ((uint8_t)0x01u) /*!< Wait For Interruption instruction to enter Sleep mode */ +#define PWR_SLEEPENTRY_WFE ((uint8_t)0x02u) /*!< Wait For Event instruction to enter Sleep mode */ +/** + * @} + */ + +/** @defgroup PWR_STOP_mode_entry PWR STOP mode entry + * @{ + */ +#define PWR_STOPENTRY_WFI ((uint8_t)0x01u) /*!< Wait For Interruption instruction to enter Stop mode */ +#define PWR_STOPENTRY_WFE ((uint8_t)0x02u) /*!< Wait For Event instruction to enter Stop mode */ +/** + * @} + */ + +/** @defgroup PWR_Flag PWR Status Flags + * @brief Elements values convention: 0000 00XX 000Y YYYYb + * - Y YYYY : Flag position in the XX register (5 bits) + * - XX : Status register (2 bits) + * - 01: SR1 register + * - 10: SR2 register + * The only exception is PWR_FLAG_WU, encompassing all + * wake-up flags and set to PWR_SR1_WUF. + * @{ + */ +#define PWR_FLAG_WUF1 (0x00010000u | PWR_SR1_WUF1) /*!< Wakeup event on wakeup pin 1 */ +#define PWR_FLAG_WUF2 (0x00010000u | PWR_SR1_WUF2) /*!< Wakeup event on wakeup pin 2 */ +#if defined(PWR_CR3_EWUP3) +#define PWR_FLAG_WUF3 (0x00010000u | PWR_SR1_WUF3) /*!< Wakeup event on wakeup pin 3 */ +#endif /* PWR_CR3_EWUP3 */ +#define PWR_FLAG_WUF4 (0x00010000u | PWR_SR1_WUF4) /*!< Wakeup event on wakeup pin 4 */ +#if defined(PWR_CR3_EWUP5) +#define PWR_FLAG_WUF5 (0x00010000u | PWR_SR1_WUF5) /*!< Wakeup event on wakeup pin 5 */ +#endif /* PWR_CR3_EWUP5 */ +#define PWR_FLAG_WUF6 (0x00010000u | PWR_SR1_WUF6) /*!< Wakeup event on wakeup pin 6 */ +#define PWR_FLAG_WUF (0x00010000u | PWR_SR1_WUF) /*!< Wakeup event on all wakeup pin */ +#define PWR_FLAG_SB (0x00010000u | PWR_SR1_SBF) /*!< Standby flag */ +#define PWR_FLAG_WUFI (0x00010000u | PWR_SR1_WUFI) /*!< Wakeup on internal wakeup line */ +#define PWR_FLAG_FLASH_READY (0x00020000u | PWR_SR2_FLASH_RDY) /*!< Flash ready */ +#define PWR_FLAG_REGLPS (0x00020000u | PWR_SR2_REGLPS) /*!< Regulator Low Power started */ +#define PWR_FLAG_REGLPF (0x00020000u | PWR_SR2_REGLPF) /*!< Regulator Low Power flag */ +#if defined(PWR_PVD_SUPPORT) +#define PWR_FLAG_PVDO (0x00020000u | PWR_SR2_PVDO) /*!< Power Voltage Detector output */ +#endif /* PWR_PVD_SUPPORT */ +#if defined(PWR_PVM_SUPPORT) +#define PWR_FLAG_PVMO_USB (0x00020000u | PWR_SR2_PVMO_USB) /*!< Power Voltage Monitoring output */ +#endif /* PWR_PVM_SUPPORT */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup PWR_Exported_Macros PWR Exported Macros + * @{ + */ +/** @brief Check whether or not a specific PWR flag is set. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one a combination of following values: + * @arg PWR_FLAG_WUF1: Wake Up Flag 1. Indicates that a wakeup event + * was received from the WKUP pin 1. + * @arg PWR_FLAG_WUF2: Wake Up Flag 2. Indicates that a wakeup event + * was received from the WKUP pin 2. + * @arg PWR_FLAG_WUF3: Wake Up Flag 3. Indicates that a wakeup event + * was received from the WKUP pin 3. (*) + * @arg PWR_FLAG_WUF4: Wake Up Flag 4. Indicates that a wakeup event + * was received from the WKUP pin 4. + * @arg PWR_FLAG_WUF5: Wake Up Flag 5. Indicates that a wakeup event + * was received from the WKUP pin 5. (*) + * @arg PWR_FLAG_WUF6: Wake Up Flag 6. Indicates that a wakeup event + * was received from the WKUP pin 6. + * @arg PWR_FLAG_SB: StandBy Flag. Indicates that the system + * entered StandBy mode. + * @arg PWR_FLAG_WUFI: Wake-Up Flag Internal. Set when a wakeup is + * detected on the internal wakeup line. + * OR a combination of following values: + * @arg PWR_FLAG_FLASH_READY: Flash is ready. Indicates whether flash + * can be used or not + * @arg PWR_FLAG_REGLPS: Low Power Regulator Started. Indicates whether + * or not the low-power regulator is ready. + * @arg PWR_FLAG_REGLPF: Low Power Regulator Flag. Indicates whether the + * regulator is ready in main mode or is in low-power mode. + * @if defined(STM32G081xx) + * @arg PWR_FLAG_PVDO: Power Voltage Detector Output. Indicates whether + * VDD voltage is below or above the selected PVD threshold. + * @endif + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_PWR_GET_FLAG(__FLAG__) (((__FLAG__) & 0x00010000u) ?\ + ((PWR->SR1 & ((__FLAG__) & ~0x00030000u)) == ((__FLAG__) & ~0x00030000u)) :\ + ((PWR->SR2 & ((__FLAG__) & ~0x00030000u)) == ((__FLAG__) & ~0x00030000u))) + +/** @brief Clear a specific PWR flag. + * @param __FLAG__ specifies the flag to clear. + * This parameter can be a combination of following values: + * @arg PWR_FLAG_WUF1: Wake Up Flag 1. Indicates that a wakeup event + * was received from the WKUP pin 1. + * @arg PWR_FLAG_WUF2: Wake Up Flag 2. Indicates that a wakeup event + * was received from the WKUP pin 2. + * @arg PWR_FLAG_WUF3: Wake Up Flag 3. Indicates that a wakeup event + * was received from the WKUP pin 3. (*) + * @arg PWR_FLAG_WUF4: Wake Up Flag 4. Indicates that a wakeup event + * was received from the WKUP pin 4. + * @arg PWR_FLAG_WUF5: Wake Up Flag 5. Indicates that a wakeup event + * was received from the WKUP pin 5. (*) + * @arg PWR_FLAG_WUF6: Wake Up Flag 6. Indicates that a wakeup event + * was received from the WKUP pin 6. + * @arg PWR_FLAG_WUF: Encompasses all Wake Up Flags. + * @arg PWR_FLAG_SB: Standby Flag. Indicates that the system + * entered Standby mode. + * @retval None + */ +#define __HAL_PWR_CLEAR_FLAG(__FLAG__) (PWR->SCR = (__FLAG__)) + +/** + * @} + */ + +/* Private constants-------------------------------------------------------*/ +/** @defgroup PWR_WUP_Polarity Shift to apply to retrieve polarity information from PWR_WAKEUP_PINy_xxx constants + * @{ + */ +#define PWR_WUP_POLARITY_SHIFT 0x08u /*!< Internal constant used to retrieve wakeup pin polariry */ +/** + * @} + */ + +/* Private macros --------------------------------------------------------*/ +/** @defgroup PWR_Private_Macros PWR Private Macros + * @{ + */ + +#define IS_PWR_WAKEUP_PIN(PIN) ((((PIN) & ((PWR_CR4_WP << 8U) | (PWR_CR3_EWUP))) != 0x00000000u) && \ + (((PIN) & ~((PWR_CR4_WP << 8U) | (PWR_CR3_EWUP))) == 0x00000000u)) + +#define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || \ + ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON)) + +#define IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || \ + ((ENTRY) == PWR_SLEEPENTRY_WFE)) + +#define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || \ + ((ENTRY) == PWR_STOPENTRY_WFE)) +/** + * @} + */ + +/* Include PWR HAL Extended module */ +#include "stm32g0xx_hal_pwr_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup PWR_Exported_Functions PWR Exported Functions + * @{ + */ + +/** @defgroup PWR_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ + +/* Initialization and de-initialization functions *******************************/ +void HAL_PWR_DeInit(void); +/** + * @} + */ + +/** @defgroup PWR_Exported_Functions_Group2 Peripheral Control functions + * @{ + */ +/* Peripheral Control functions ************************************************/ +void HAL_PWR_EnableBkUpAccess(void); +void HAL_PWR_DisableBkUpAccess(void); + +/* WakeUp pins configuration functions ****************************************/ +void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity); +void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx); + +/* Low Power modes configuration functions ************************************/ +void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry); +void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry); +void HAL_PWR_EnterSTANDBYMode(void); +void HAL_PWR_EnableSleepOnExit(void); +void HAL_PWR_DisableSleepOnExit(void); +void HAL_PWR_EnableSEVOnPend(void); +void HAL_PWR_DisableSEVOnPend(void); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32G0xx_HAL_PWR_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h new file mode 100644 index 0000000..432158d --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h @@ -0,0 +1,640 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_pwr_ex.h + * @author MCD Application Team + * @brief Header file of PWR HAL Extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_PWR_EX_H +#define STM32G0xx_HAL_PWR_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @defgroup PWREx PWREx + * @brief PWR Extended HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup PWREx_Exported_Types PWR Extended Exported Types + * @{ + */ + +#if defined(PWR_PVM_SUPPORT) +/** + * @brief PWR PVM configuration structure definition + */ +typedef struct +{ + uint32_t PVMType; /*!< PVMType: Specifies which voltage is monitored and against which threshold. + This parameter can be a value of @ref PWREx_PVM_Type. + @arg @ref PWR_PVM_USB Peripheral Voltage Monitoring USB enable */ + + uint32_t Mode; /*!< Mode: Specifies the operating mode for the selected pins. + This parameter can be a value of @ref PWREx_PVM_Mode. */ +} PWR_PVMTypeDef; +#endif /* PWR_PVM_SUPPORT */ + +#if defined(PWR_PVD_SUPPORT) +/** + * @brief PWR PVD configuration structure definition + */ +typedef struct +{ + uint32_t PVDLevel; /*!< PVDLevel: Specifies the PVD detection level. + This parameter can be a value or a combination of + @ref PWR_PVD_detection_level. */ + + uint32_t Mode; /*!< Mode: Specifies the operating mode for the selected pins. + This parameter can be a value of @ref PWR_PVD_Mode. */ +} PWR_PVDTypeDef; +#endif /* PWR_PVD_SUPPORT */ + +/** + * @} + */ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup PWREx_Exported_Constants PWR Extended Exported Constants + * @{ + */ +#if defined(PWR_PVD_SUPPORT) +/** @defgroup PWR_PVD_detection_level Programmable Voltage Detection levels + * @note see datasheet for selection voltage value + * @{ + */ +#define PWR_PVDLEVEL_RISING_0 (0x00000000u) /*!< PVD threshold level 0 for rising detection */ +#define PWR_PVDLEVEL_RISING_1 (PWR_CR2_PVDRT_0) /*!< PVD threshold level 1 for rising detection */ +#define PWR_PVDLEVEL_RISING_2 (PWR_CR2_PVDRT_1) /*!< PVD threshold level 2 for rising detection */ +#define PWR_PVDLEVEL_RISING_3 (PWR_CR2_PVDRT_0 | PWR_CR2_PVDRT_1) /*!< PVD threshold level 3 for rising detection */ +#define PWR_PVDLEVEL_RISING_4 (PWR_CR2_PVDRT_2) /*!< PVD threshold level 4 for rising detection */ +#define PWR_PVDLEVEL_RISING_5 (PWR_CR2_PVDRT_2 | PWR_CR2_PVDRT_0) /*!< PVD threshold level 5 for rising detection */ +#define PWR_PVDLEVEL_RISING_6 (PWR_CR2_PVDRT_2 | PWR_CR2_PVDRT_1) /*!< PVD threshold level 6 for rising detection */ +#define PWR_PVDLEVEL_FALLING_0 (0x00000000u) /*!< PVD threshold level 0 for falling detection */ +#define PWR_PVDLEVEL_FALLING_1 (PWR_CR2_PVDFT_0) /*!< PVD threshold level 1 for falling detection */ +#define PWR_PVDLEVEL_FALLING_2 (PWR_CR2_PVDFT_1) /*!< PVD threshold level 2 for falling detection */ +#define PWR_PVDLEVEL_FALLING_3 (PWR_CR2_PVDFT_0 | PWR_CR2_PVDFT_1) /*!< PVD threshold level 3 for falling detection */ +#define PWR_PVDLEVEL_FALLING_4 (PWR_CR2_PVDFT_2) /*!< PVD threshold level 4 for falling detection */ +#define PWR_PVDLEVEL_FALLING_5 (PWR_CR2_PVDFT_2 | PWR_CR2_PVDFT_0) /*!< PVD threshold level 5 for falling detection */ +#define PWR_PVDLEVEL_FALLING_6 (PWR_CR2_PVDFT_2 | PWR_CR2_PVDFT_1) /*!< PVD threshold level 6 for falling detection */ +#define PWR_PVDLEVEL_0 (PWR_PVDLEVEL_RISING_0 | PWR_PVDLEVEL_FALLING_0) /*!< same PVD threshold level 0 on rising & falling */ +#define PWR_PVDLEVEL_1 (PWR_PVDLEVEL_RISING_1 | PWR_PVDLEVEL_FALLING_1) /*!< same PVD threshold level 1 on rising & falling */ +#define PWR_PVDLEVEL_2 (PWR_PVDLEVEL_RISING_2 | PWR_PVDLEVEL_FALLING_2) /*!< same PVD threshold level 2 on rising & falling */ +#define PWR_PVDLEVEL_3 (PWR_PVDLEVEL_RISING_3 | PWR_PVDLEVEL_FALLING_3) /*!< same PVD threshold level 3 on rising & falling */ +#define PWR_PVDLEVEL_4 (PWR_PVDLEVEL_RISING_4 | PWR_PVDLEVEL_FALLING_4) /*!< same PVD threshold level 4 on rising & falling */ +#define PWR_PVDLEVEL_5 (PWR_PVDLEVEL_RISING_5 | PWR_PVDLEVEL_FALLING_5) /*!< same PVD threshold level 5 on rising & falling */ +#define PWR_PVDLEVEL_6 (PWR_PVDLEVEL_RISING_6 | PWR_PVDLEVEL_FALLING_6) /*!< same PVD threshold level 6 on rising & falling */ +#define PWR_PVDLEVEL_7 (PWR_CR2_PVDRT_2 | PWR_CR2_PVDRT_1 | PWR_CR2_PVDRT_0) /*!< External input analog voltage (compared internally to VREFINT) */ +/** + * @} + */ + +/** @defgroup PWR_PVD_Mode PWR PVD interrupt and event mode + * @{ + */ +#define PWR_PVD_MODE_NORMAL (0x00000000u) /*!< basic mode is used */ +#define PWR_PVD_MODE_IT_RISING (0x00010001u) /*!< External Interrupt Mode with Rising edge trigger detection */ +#define PWR_PVD_MODE_IT_FALLING (0x00010002u) /*!< External Interrupt Mode with Falling edge trigger detection */ +#define PWR_PVD_MODE_IT_RISING_FALLING (0x00010003u) /*!< External Interrupt Mode with Rising/Falling edge trigger detection */ +#define PWR_PVD_MODE_EVENT_RISING (0x00020001u) /*!< Event Mode with Rising edge trigger detection */ +#define PWR_PVD_MODE_EVENT_FALLING (0x00020002u) /*!< Event Mode with Falling edge trigger detection */ +#define PWR_PVD_MODE_EVENT_RISING_FALLING (0x00020003u) /*!< Event Mode with Rising/Falling edge trigger detection */ +/** + * @} + */ + +/** @defgroup PWR_PVD_EXTI_LINE PWR PVD external interrupt line + * @{ + */ +#define PWR_EXTI_LINE_PVD (EXTI_IMR1_IM16) /*!< External interrupt line 16 connected to PVD */ +/** + * @} + */ + +/** @defgroup PWR_PVD_EVENT_LINE PWR PVD event line + * @{ + */ +#define PWR_EVENT_LINE_PVD (EXTI_EMR1_EM16) /*!< Event line 16 connected to PVD */ +/** + * @} + */ +#endif /* PWR_PVD_SUPPORT */ + +#if defined(PWR_PVM_SUPPORT) +/** @defgroup PWREx_PVM_Type Peripheral Voltage Monitoring type + * @{ + */ +#define PWR_PVM_USB PWR_CR2_PVMEN_USB /*!< Peripheral Voltage Monitoring enable for USB peripheral: Enable to keep the USB peripheral voltage monitoring under control (power domain Vddio2) */ +/** + * @} + */ +/** @defgroup PWREx_PVM_Mode PWR PVM interrupt and event mode + * @{ + */ +#define PWR_PVM_MODE_NORMAL ((uint32_t)0x00000000) /*!< basic mode is used */ +#define PWR_PVM_MODE_IT_RISING ((uint32_t)0x00010001) /*!< External Interrupt Mode with Rising edge trigger detection */ +#define PWR_PVM_MODE_IT_FALLING ((uint32_t)0x00010002) /*!< External Interrupt Mode with Falling edge trigger detection */ +#define PWR_PVM_MODE_IT_RISING_FALLING ((uint32_t)0x00010003) /*!< External Interrupt Mode with Rising/Falling edge trigger detection */ +#define PWR_PVM_MODE_EVENT_RISING ((uint32_t)0x00020001) /*!< Event Mode with Rising edge trigger detection */ +#define PWR_PVM_MODE_EVENT_FALLING ((uint32_t)0x00020002) /*!< Event Mode with Falling edge trigger detection */ +#define PWR_PVM_MODE_EVENT_RISING_FALLING ((uint32_t)0x00020003) /*!< Event Mode with Rising/Falling edge trigger detection */ +/** + * @} + */ +/** @defgroup PWR_PVM_EXTI_LINE PWR PVM external interrupt line + * @{ + */ +#define PWR_EXTI_LINE_PVM (EXTI_IMR2_IM34) /*!< External interrupt line 34 connected to PVM */ +/** + * @} + */ + +/** @defgroup PWR_PVM_EVENT_LINE PWR PVM event line + * @{ + */ +#define PWR_EVENT_LINE_PVM (EXTI_EMR2_EM34) /*!< Event line 34 connected to PVM */ +/** + * @} + */ +#endif /* PWR_PVM_SUPPORT */ + +/** @defgroup PWREx_VBAT_Battery_Charging_Selection PWR battery charging resistor selection + * @{ + */ +#define PWR_BATTERY_CHARGING_RESISTOR_5 (0x00000000u) /*!< VBAT charging through a 5 kOhms resistor */ +#define PWR_BATTERY_CHARGING_RESISTOR_1_5 PWR_CR4_VBRS /*!< VBAT charging through a 1.5 kOhms resistor */ +/** + * @} + */ + +/** @defgroup PWREx_GPIO_Bit_Number GPIO bit position + * @brief for I/O pull up/down setting in standby/shutdown mode + * @{ + */ +#define PWR_GPIO_BIT_0 PWR_PUCRB_PU0 /*!< GPIO port I/O pin 0 */ +#define PWR_GPIO_BIT_1 PWR_PUCRB_PU1 /*!< GPIO port I/O pin 1 */ +#define PWR_GPIO_BIT_2 PWR_PUCRB_PU2 /*!< GPIO port I/O pin 2 */ +#define PWR_GPIO_BIT_3 PWR_PUCRB_PU3 /*!< GPIO port I/O pin 3 */ +#define PWR_GPIO_BIT_4 PWR_PUCRB_PU4 /*!< GPIO port I/O pin 4 */ +#define PWR_GPIO_BIT_5 PWR_PUCRB_PU5 /*!< GPIO port I/O pin 5 */ +#define PWR_GPIO_BIT_6 PWR_PUCRB_PU6 /*!< GPIO port I/O pin 6 */ +#define PWR_GPIO_BIT_7 PWR_PUCRB_PU7 /*!< GPIO port I/O pin 7 */ +#define PWR_GPIO_BIT_8 PWR_PUCRB_PU8 /*!< GPIO port I/O pin 8 */ +#define PWR_GPIO_BIT_9 PWR_PUCRB_PU9 /*!< GPIO port I/O pin 9 */ +#define PWR_GPIO_BIT_10 PWR_PUCRB_PU10 /*!< GPIO port I/O pin 10 */ +#define PWR_GPIO_BIT_11 PWR_PUCRB_PU11 /*!< GPIO port I/O pin 11 */ +#define PWR_GPIO_BIT_12 PWR_PUCRB_PU12 /*!< GPIO port I/O pin 12 */ +#define PWR_GPIO_BIT_13 PWR_PUCRB_PU13 /*!< GPIO port I/O pin 13 */ +#define PWR_GPIO_BIT_14 PWR_PUCRB_PU14 /*!< GPIO port I/O pin 14 */ +#define PWR_GPIO_BIT_15 PWR_PUCRB_PU15 /*!< GPIO port I/O pin 15 */ +/** + * @} + */ + +/** @defgroup PWREx_GPIO_Port GPIO Port + * @{ + */ +#define PWR_GPIO_A (0x00000000u) /*!< GPIO port A */ +#define PWR_GPIO_B (0x00000001u) /*!< GPIO port B */ +#define PWR_GPIO_C (0x00000002u) /*!< GPIO port C */ +#define PWR_GPIO_D (0x00000003u) /*!< GPIO port D */ +#if defined (GPIOE) +#define PWR_GPIO_E (0x00000004u) /*!< GPIO port E */ +#endif /* GPIOE */ +#define PWR_GPIO_F (0x00000005u) /*!< GPIO port F */ +/** + * @} + */ + +/** @defgroup PWREx_Flash_PowerDown Flash Power Down modes + * @{ + */ +#define PWR_FLASHPD_LPRUN PWR_CR1_FPD_LPRUN /*!< Enable Flash power down in low power run mode */ +#define PWR_FLASHPD_LPSLEEP PWR_CR1_FPD_LPSLP /*!< Enable Flash power down in low power sleep mode */ +#define PWR_FLASHPD_STOP PWR_CR1_FPD_STOP /*!< Enable Flash power down in stop mode */ +/** + * @} + */ + +/** @defgroup PWREx_Regulator_Voltage_Scale PWR Regulator voltage scale + * @{ + */ +#define PWR_REGULATOR_VOLTAGE_SCALE1 PWR_CR1_VOS_0 /*!< Voltage scaling range 1 */ +#define PWR_REGULATOR_VOLTAGE_SCALE2 PWR_CR1_VOS_1 /*!< Voltage scaling range 2 */ +/** + * @} + */ + +/** @addtogroup PWR_Flag PWR Status Flags + * @brief Elements values convention: 0000 00XX 000Y YYYYb + * - Y YYYY : Flag position in the XX register (5 bits) + * - XX : Status register (2 bits) + * - 01: SR1 register + * - 10: SR2 register + * The only exception is PWR_FLAG_WU, encompassing all + * wake-up flags and set to PWR_SR1_WUF. + * @{ + */ +#if defined(PWR_PVM_SUPPORT) +#define PWR_FLAG_PVMOUSB (0x00020000u | PWR_SR2_PVMO_USB) /*!< USB Peripheral Voltage Monitoring output */ +#endif /* PWR_PVM_SUPPORT */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @addtogroup PWREx_Exported_Macros PWR Extended Exported Macros + * @{ + */ +#if defined(PWR_PVD_SUPPORT) +/** + * @brief Enable the PVD Extended Interrupt Line. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR1, PWR_EXTI_LINE_PVD) + +/** + * @brief Disable the PVD Extended Interrupt Line. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR1, PWR_EXTI_LINE_PVD) + +/** + * @brief Enable the PVD Event Line. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR1, PWR_EVENT_LINE_PVD) + +/** + * @brief Disable the PVD Event Line. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR1, PWR_EVENT_LINE_PVD) + +/** + * @brief Enable the PVD Extended Interrupt Rising Trigger. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR1, PWR_EXTI_LINE_PVD) + +/** + * @brief Disable the PVD Extended Interrupt Rising Trigger. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR1, PWR_EXTI_LINE_PVD) + +/** + * @brief Enable the PVD Extended Interrupt Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR1, PWR_EXTI_LINE_PVD) + +/** + * @brief Disable the PVD Extended Interrupt Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR1, PWR_EXTI_LINE_PVD) + +/** + * @brief Enable the PVD Extended Interrupt Rising & Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE(); \ + } while(0U) + +/** + * @brief Disable the PVD Extended Interrupt Rising & Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); \ + } while(0U) + +/** + * @brief Generate a Software interrupt on selected EXTI line. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER1, PWR_EXTI_LINE_PVD) + +/** + * @brief Check whether or not the PVD EXTI interrupt Rising flag is set. + * @retval EXTI PVD Line Status. + */ +#define __HAL_PWR_PVD_EXTI_GET_RISING_FLAG() (EXTI->RPR1 & PWR_EXTI_LINE_PVD) + +/** + * @brief Check whether or not the PVD EXTI interrupt Falling flag is set. + * @retval EXTI PVD Line Status. + */ +#define __HAL_PWR_PVD_EXTI_GET_FALLING_FLAG() (EXTI->FPR1 & PWR_EXTI_LINE_PVD) + +/** + * @brief Clear the PVD EXTI interrupt Rising flag. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_CLEAR_RISING_FLAG() WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_PVD) + +/** + * @brief Clear the PVD EXTI interrupt Falling flag. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_CLEAR_FALLING_FLAG() WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_PVD) +#endif /* PWR_PVD_SUPPORT */ + +#if defined(PWR_PVM_SUPPORT) +/** + * @brief Enable the PVM Extended Interrupt Line. + * @retval None + */ +#define __HAL_PWR_PVM_EXTI_ENABLE_IT() SET_BIT(EXTI->IMR2, PWR_EXTI_LINE_PVM) + +/** + * @brief Disable the PVM Extended Interrupt Line. + * @retval None + */ +#define __HAL_PWR_PVM_EXTI_DISABLE_IT() CLEAR_BIT(EXTI->IMR2, PWR_EXTI_LINE_PVM) + +/** + * @brief Enable the PVM Event Line. + * @retval None + */ +#define __HAL_PWR_PVM_EXTI_ENABLE_EVENT() SET_BIT(EXTI->EMR2, PWR_EVENT_LINE_PVM) + +/** + * @brief Disable the PVM Event Line. + * @retval None + */ +#define __HAL_PWR_PVM_EXTI_DISABLE_EVENT() CLEAR_BIT(EXTI->EMR2, PWR_EVENT_LINE_PVM) + +/** + * @brief Enable the PVM Extended Interrupt Rising Trigger. + * @retval None + */ +#define __HAL_PWR_PVM_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR2, PWR_EXTI_LINE_PVM) + +/** + * @brief Disable the PVM Extended Interrupt Rising Trigger. + * @retval None + */ +#define __HAL_PWR_PVM_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR2, PWR_EXTI_LINE_PVM) + +/** + * @brief Enable the PVM Extended Interrupt Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVM_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR2, PWR_EXTI_LINE_PVM) + +/** + * @brief Disable the PVM Extended Interrupt Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVM_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR2, PWR_EXTI_LINE_PVM) + +/** + * @brief Enable the PVM Extended Interrupt Rising & Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVM_EXTI_ENABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_PWR_PVM_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_PWR_PVM_EXTI_ENABLE_FALLING_EDGE(); \ + } while(0U) + +/** + * @brief Disable the PVM Extended Interrupt Rising & Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVM_EXTI_DISABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_PWR_PVM_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_PWR_PVM_EXTI_DISABLE_FALLING_EDGE(); \ + } while(0U) + +/** + * @brief Generate a Software interrupt on selected EXTI line. + * @retval None + */ +#define __HAL_PWR_PVM_EXTI_GENERATE_SWIT() SET_BIT(EXTI->SWIER2, PWR_EXTI_LINE_PVM) + +/** + * @brief Check whether or not the PVM EXTI interrupt Rising flag is set. + * @retval EXTI PVM Line Status. + */ +#define __HAL_PWR_PVM_EXTI_GET_RISING_FLAG() (EXTI->RPR2 & PWR_EXTI_LINE_PVM) + +/** + * @brief Check whether or not the PVM EXTI interrupt Falling flag is set. + * @retval EXTI PVM Line Status. + */ +#define __HAL_PWR_PVM_EXTI_GET_FALLING_FLAG() (EXTI->FPR2 & PWR_EXTI_LINE_PVM) + +/** + * @brief Clear the PVM EXTI interrupt Rising flag. + * @retval None + */ +#define __HAL_PWR_PVM_EXTI_CLEAR_RISING_FLAG() WRITE_REG(EXTI->RPR2, PWR_EXTI_LINE_PVM) + +/** + * @brief Clear the PVM EXTI interrupt Falling flag. + * @retval None + */ +#define __HAL_PWR_PVM_EXTI_CLEAR_FALLING_FLAG() WRITE_REG(EXTI->FPR2, PWR_EXTI_LINE_PVM) +#endif /* PWR_PVM_SUPPORT */ +/** + * @} + */ + +/* Private define ------------------------------------------------------------*/ +/** @defgroup PWR_Extended_Private_Defines PWR Extended Private Defines + * @{ + */ + +/** @defgroup PWREx_PVM_Mode_Mask PWR PVM Mode Mask + * @{ + */ +#define PVM_MODE_IT ((uint32_t)0x00010000) /*!< Mask for interruption yielded by PVM threshold crossing */ +#define PVM_MODE_EVT ((uint32_t)0x00020000) /*!< Mask for event yielded by PVM threshold crossing */ +#define PVM_RISING_EDGE ((uint32_t)0x00000001) /*!< Mask for rising edge set as PVM trigger */ +#define PVM_FALLING_EDGE ((uint32_t)0x00000002) /*!< Mask for falling edge set as PVM trigger */ +/** + * @} + */ + +/** + * @} + */ +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup PWREx_Private_Macros PWR Extended Private Macros + * @{ + */ + +#define IS_PWR_BATTERY_RESISTOR_SELECT(__RESISTOR__) (((__RESISTOR__) == PWR_BATTERY_CHARGING_RESISTOR_5) || \ + ((__RESISTOR__) == PWR_BATTERY_CHARGING_RESISTOR_1_5)) + +#define IS_PWR_GPIO_BIT_NUMBER(__BIT_NUMBER__) ((((__BIT_NUMBER__) & 0x0000FFFFu) != 0x00u) && \ + (((__BIT_NUMBER__) & 0xFFFF0000u) == 0x00u)) +#if defined (GPIOE) +#define IS_PWR_GPIO(__GPIO__) (((__GPIO__) == PWR_GPIO_A) || \ + ((__GPIO__) == PWR_GPIO_B) || \ + ((__GPIO__) == PWR_GPIO_C) || \ + ((__GPIO__) == PWR_GPIO_D) || \ + ((__GPIO__) == PWR_GPIO_E) || \ + ((__GPIO__) == PWR_GPIO_F)) +#else +#define IS_PWR_GPIO(__GPIO__) (((__GPIO__) == PWR_GPIO_A) || \ + ((__GPIO__) == PWR_GPIO_B) || \ + ((__GPIO__) == PWR_GPIO_C) || \ + ((__GPIO__) == PWR_GPIO_D) || \ + ((__GPIO__) == PWR_GPIO_F)) +#endif /* GPIOE */ + +#define IS_PWR_FLASH_POWERDOWN(__MODE__) ((((__MODE__) & (PWR_FLASHPD_LPRUN | PWR_FLASHPD_LPSLEEP | PWR_FLASHPD_STOP)) != 0x00u) && \ + (((__MODE__) & ~(PWR_FLASHPD_LPRUN | PWR_FLASHPD_LPSLEEP | PWR_FLASHPD_STOP)) == 0x00u)) + +#define IS_PWR_VOLTAGE_SCALING_RANGE(RANGE) (((RANGE) == PWR_REGULATOR_VOLTAGE_SCALE1) || \ + ((RANGE) == PWR_REGULATOR_VOLTAGE_SCALE2)) + +#if defined(PWR_PVD_SUPPORT) +#define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) & ~(PWR_CR2_PVDRT | PWR_CR2_PVDFT)) == 0x00000000u) + +#define IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_NORMAL) || \ + ((MODE) == PWR_PVD_MODE_IT_RISING) || \ + ((MODE) == PWR_PVD_MODE_IT_FALLING) || \ + ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || \ + ((MODE) == PWR_PVD_MODE_EVENT_RISING) || \ + ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || \ + ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING)) +#endif /* PWR_PVD_SUPPORT */ + +#if defined(PWR_PVM_SUPPORT) +#define IS_PWR_PVM_TYPE(TYPE) ((TYPE) == PWR_PVM_USB) + +#define IS_PWR_PVM_MODE(MODE) (((MODE) == PWR_PVM_MODE_NORMAL) ||\ + ((MODE) == PWR_PVM_MODE_IT_RISING) ||\ + ((MODE) == PWR_PVM_MODE_IT_FALLING) ||\ + ((MODE) == PWR_PVM_MODE_IT_RISING_FALLING) ||\ + ((MODE) == PWR_PVM_MODE_EVENT_RISING) ||\ + ((MODE) == PWR_PVM_MODE_EVENT_FALLING) ||\ + ((MODE) == PWR_PVM_MODE_EVENT_RISING_FALLING)) +#endif /* PWR_PVM_SUPPORT */ +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup PWREx_Exported_Functions PWR Extended Exported Functions + * @{ + */ + +/** @defgroup PWREx_Exported_Functions_Group1 Extended Peripheral Control functions + * @{ + */ + +/* Peripheral Control functions **********************************************/ +void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection); +void HAL_PWREx_DisableBatteryCharging(void); +#if defined(PWR_CR3_ENB_ULP) +void HAL_PWREx_EnablePORMonitorSampling(void); +void HAL_PWREx_DisablePORMonitorSampling(void); +#endif /* PWR_CR3_ENB_ULP */ +void HAL_PWREx_EnableInternalWakeUpLine(void); +void HAL_PWREx_DisableInternalWakeUpLine(void); +HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber); +HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber); +HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber); +HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber); +void HAL_PWREx_EnablePullUpPullDownConfig(void); +void HAL_PWREx_DisablePullUpPullDownConfig(void); +#if defined(PWR_CR3_RRS) +void HAL_PWREx_EnableSRAMRetention(void); +void HAL_PWREx_DisableSRAMRetention(void); +#endif /* PWR_CR3_RRS */ +void HAL_PWREx_EnableFlashPowerDown(uint32_t PowerMode); +void HAL_PWREx_DisableFlashPowerDown(uint32_t PowerMode); +uint32_t HAL_PWREx_GetVoltageRange(void); +HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling); +#if defined(PWR_PVD_SUPPORT) +/* Power voltage detection configuration functions ****************************/ +HAL_StatusTypeDef HAL_PWREx_ConfigPVD(PWR_PVDTypeDef *sConfigPVD); +void HAL_PWREx_EnablePVD(void); +void HAL_PWREx_DisablePVD(void); +#endif /* PWR_PVD_SUPPORT */ +#if defined(PWR_PVM_SUPPORT) +/* Power voltage monitoring configuration functions ***************************/ +void HAL_PWREx_EnableVddIO2(void); +void HAL_PWREx_DisableVddIO2(void); +void HAL_PWREx_EnableVddUSB(void); +void HAL_PWREx_DisableVddUSB(void); +void HAL_PWREx_EnablePVMUSB(void); +void HAL_PWREx_DisablePVMUSB(void); +HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *sConfigPVM); +#endif /* PWR_PVM_SUPPORT */ + +/* Low Power modes configuration functions ************************************/ +void HAL_PWREx_EnableLowPowerRunMode(void); +HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void); +#if defined(PWR_SHDW_SUPPORT) +void HAL_PWREx_EnterSHUTDOWNMode(void); +#endif /* PWR_SHDW_SUPPORT */ + +#if defined(PWR_PVD_SUPPORT) && defined(PWR_PVM_SUPPORT) +void HAL_PWREx_PVD_PVM_IRQHandler(void); +void HAL_PWREx_PVD_PVM_Rising_Callback(void); +void HAL_PWREx_PVD_PVM_Falling_Callback(void); +#elif defined(PWR_PVD_SUPPORT) +void HAL_PWREx_PVD_IRQHandler(void); +void HAL_PWREx_PVD_Rising_Callback(void); +void HAL_PWREx_PVD_Falling_Callback(void); +#endif /* PWR_PVD_SUPPORT && PWR_PVM_SUPPORT */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32G0xx_HAL_PWR_EX_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rcc.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rcc.h new file mode 100644 index 0000000..9093c82 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rcc.h @@ -0,0 +1,3135 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_rcc.h + * @author MCD Application Team + * @brief Header file of RCC HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_RCC_H +#define STM32G0xx_HAL_RCC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" +#include "stm32g0xx_ll_rcc.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup RCC + * @{ + */ + +/* Private constants ---------------------------------------------------------*/ +/** @addtogroup RCC_Private_Constants + * @{ + */ +/* Defines used for Flags */ +#define CR_REG_INDEX 1U +#define BDCR_REG_INDEX 2U +#define CSR_REG_INDEX 3U +#if defined(RCC_HSI48_SUPPORT) +#define CRRCR_REG_INDEX 4U +#endif /* RCC_HSI48_SUPPORT */ + +#define RCC_FLAG_MASK 0x1FU + +/* Define used for IS_RCC_CLOCKTYPE() */ +#define RCC_CLOCKTYPE_ALL (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1) /*!< All clocktype to configure */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup RCC_Private_Macros + * @{ + */ + +#if defined(RCC_HSI48_SUPPORT) +#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) \ + (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)) +#else +#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) \ + (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)) +#endif /* RCC_HSI48_SUPPORT */ + +#define IS_RCC_HSE(__HSE__) (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || \ + ((__HSE__) == RCC_HSE_BYPASS)) + +#define IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || \ + ((__LSE__) == RCC_LSE_BYPASS)) + +#define IS_RCC_HSI(__HSI__) (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON)) + +#if defined(RCC_HSI48_SUPPORT) +#define IS_RCC_HSI48(__HSI48__) (((__HSI48__) == RCC_HSI48_OFF) || ((__HSI48__) == RCC_HSI48_ON)) +#endif /* RCC_HSI48_SUPPORT */ + +#define IS_RCC_HSI_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) <= (uint32_t)127U) + +#define IS_RCC_HSIDIV(__DIV__) (((__DIV__) == RCC_HSI_DIV1) || ((__DIV__) == RCC_HSI_DIV2) || \ + ((__DIV__) == RCC_HSI_DIV4) || ((__DIV__) == RCC_HSI_DIV8) || \ + ((__DIV__) == RCC_HSI_DIV16) || ((__DIV__) == RCC_HSI_DIV32)|| \ + ((__DIV__) == RCC_HSI_DIV64) || ((__DIV__) == RCC_HSI_DIV128)) + +#define IS_RCC_LSI(__LSI__) (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON)) + +#define IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) ||((__PLL__) == RCC_PLL_OFF) || \ + ((__PLL__) == RCC_PLL_ON)) + +#define IS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_NONE) || \ + ((__SOURCE__) == RCC_PLLSOURCE_HSI) || \ + ((__SOURCE__) == RCC_PLLSOURCE_HSE)) + +#define IS_RCC_PLLM_VALUE(__VALUE__) (((__VALUE__) == RCC_PLLM_DIV1) || ((__VALUE__) == RCC_PLLM_DIV2) || \ + ((__VALUE__) == RCC_PLLM_DIV3) || ((__VALUE__) == RCC_PLLM_DIV4) || \ + ((__VALUE__) == RCC_PLLM_DIV5) || ((__VALUE__) == RCC_PLLM_DIV6) || \ + ((__VALUE__) == RCC_PLLM_DIV7) || ((__VALUE__) == RCC_PLLM_DIV8)) + +#define IS_RCC_PLLN_VALUE(__VALUE__) ((8U <= (__VALUE__)) && ((__VALUE__) <= 86U)) + +#define IS_RCC_PLLP_VALUE(__VALUE__) ((RCC_PLLP_DIV2 <= (__VALUE__)) && ((__VALUE__) <= RCC_PLLP_DIV32)) + +#if defined(RCC_PLLQ_SUPPORT) +#define IS_RCC_PLLQ_VALUE(__VALUE__) ((RCC_PLLQ_DIV2 <= (__VALUE__)) && ((__VALUE__) <= RCC_PLLQ_DIV8)) +#endif /* RCC_PLLQ_SUPPORT */ + +#define IS_RCC_PLLR_VALUE(__VALUE__) ((RCC_PLLR_DIV2 <= (__VALUE__)) && ((__VALUE__) <= RCC_PLLR_DIV8)) + +#define IS_RCC_CLOCKTYPE(__CLK__) ((((__CLK__)\ + & RCC_CLOCKTYPE_ALL) != 0x00UL) && (((__CLK__) & ~RCC_CLOCKTYPE_ALL) == 0x00UL)) + +#define IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) || \ + ((__SOURCE__) == RCC_SYSCLKSOURCE_LSE) || \ + ((__SOURCE__) == RCC_SYSCLKSOURCE_LSI) || \ + ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK)) + +#define IS_RCC_HCLK(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) || \ + ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV8) || \ + ((__HCLK__) == RCC_SYSCLK_DIV16) || ((__HCLK__) == RCC_SYSCLK_DIV64) || \ + ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || \ + ((__HCLK__) == RCC_SYSCLK_DIV512)) + +#define IS_RCC_PCLK(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \ + ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || \ + ((__PCLK__) == RCC_HCLK_DIV16)) + +#define IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_NONE) || \ + ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || \ + ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || \ + ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV32)) + +#if defined(RCC_MCO2_SUPPORT) +#define IS_RCC_MCO(__MCOX__) ( ((__MCOX__) == RCC_MCO1) || ((__MCOX__) == RCC_MCO2) ) +#else +#define IS_RCC_MCO(__MCOX__) ((__MCOX__) == RCC_MCO1) +#endif /* RCC_MCO2_SUPPORT */ + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) +#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_HSI) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_HSI48) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_HSE) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_LSI) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_LSE) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_PLLPCLK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_PLLQCLK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_RTCCLK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_RTC_WKUP)) +#elif defined(STM32G0B0xx) +#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_HSI) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_HSE) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_LSI) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_LSE) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_PLLPCLK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_PLLQCLK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_RTCCLK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_RTC_WKUP)) +#else +#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_HSI) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_HSE) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_LSI) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_LSE)) +#endif /* STM32G0C1xx || STM32G0B1xx */ + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +#define IS_RCC_MCODIV(__DIV__) (((__DIV__) == RCC_MCODIV_1) || ((__DIV__) == RCC_MCODIV_2) || \ + ((__DIV__) == RCC_MCODIV_4) || ((__DIV__) == RCC_MCODIV_8) || \ + ((__DIV__) == RCC_MCODIV_16) || ((__DIV__) == RCC_MCODIV_32) || \ + ((__DIV__) == RCC_MCODIV_64) || ((__DIV__) == RCC_MCODIV_128) || \ + ((__DIV__) == RCC_MCODIV_256)|| ((__DIV__) == RCC_MCODIV_512) || \ + ((__DIV__) == RCC_MCODIV_1024)) +#else +#define IS_RCC_MCODIV(__DIV__) (((__DIV__) == RCC_MCODIV_1) || ((__DIV__) == RCC_MCODIV_2) || \ + ((__DIV__) == RCC_MCODIV_4) || ((__DIV__) == RCC_MCODIV_8) || \ + ((__DIV__) == RCC_MCODIV_16) || ((__DIV__) == RCC_MCODIV_32) || \ + ((__DIV__) == RCC_MCODIV_64) || ((__DIV__) == RCC_MCODIV_128)) +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + +#if defined(RCC_MCO2_SUPPORT) +#if defined(RCC_HSI48_SUPPORT) +#define IS_RCC_MCO2SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO2SOURCE_NOCLOCK) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_HSI48) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_HSI) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_HSE) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_PLLCLK) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_LSI) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_LSE) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_PLLPCLK) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_PLLQCLK) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_RTCCLK) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_RTC_WKUP)) +#else +#define IS_RCC_MCO2SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO2SOURCE_NOCLOCK) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_HSI) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_HSE) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_PLLCLK) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_LSI) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_LSE) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_PLLPCLK) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_PLLQCLK) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_RTCCLK) || \ + ((__SOURCE__) == RCC_MCO2SOURCE_RTC_WKUP)) +#endif /* RCC_HSI48_SUPPORT */ +#define IS_RCC_MCO2DIV(__DIV__) (((__DIV__) == RCC_MCO2DIV_1) || ((__DIV__) == RCC_MCO2DIV_2) || \ + ((__DIV__) == RCC_MCO2DIV_4) || ((__DIV__) == RCC_MCO2DIV_8) || \ + ((__DIV__) == RCC_MCO2DIV_16) || ((__DIV__) == RCC_MCO2DIV_32) || \ + ((__DIV__) == RCC_MCO2DIV_64) || ((__DIV__) == RCC_MCO2DIV_128)|| \ + ((__DIV__) == RCC_MCO2DIV_256)|| ((__DIV__) == RCC_MCO2DIV_512)|| \ + ((__DIV__) == RCC_MCO2DIV_1024)) + +#endif /* RCC_MCO2_SUPPORT */ + +#define IS_RCC_LSE_DRIVE(__DRIVE__) (((__DRIVE__) == RCC_LSEDRIVE_LOW) || \ + ((__DRIVE__) == RCC_LSEDRIVE_MEDIUMLOW) || \ + ((__DRIVE__) == RCC_LSEDRIVE_MEDIUMHIGH) || \ + ((__DRIVE__) == RCC_LSEDRIVE_HIGH)) + +/** + * @} + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup RCC_Exported_Types RCC Exported Types + * @{ + */ + +/** + * @brief RCC PLL configuration structure definition + */ +typedef struct +{ + uint32_t PLLState; /*!< The new state of the PLL. + This parameter can be a value of @ref RCC_PLL_Config */ + + uint32_t PLLSource; /*!< RCC_PLLSource: PLL entry clock source. + This parameter must be a value of @ref RCC_PLL_Clock_Source */ + + uint32_t PLLM; /*!< PLLM: Division factor for PLL VCO input clock. + This parameter must be a value of @ref RCC_PLLM_Clock_Divider */ + + uint32_t PLLN; /*!< PLLN: Multiplication factor for PLL VCO output clock. + This parameter must be a number between Min_Data = 8 and Max_Data = 86 */ + + uint32_t PLLP; /*!< PLLP: PLL Division factor. + User have to set the PLLQ parameter correctly to not exceed max frequency 64MHZ. + This parameter must be a value of @ref RCC_PLLP_Clock_Divider */ + +#if defined(RCC_PLLQ_SUPPORT) + uint32_t PLLQ; /*!< PLLQ: PLL Division factor. + User have to set the PLLQ parameter correctly to not exceed max frequency 64MHZ. + This parameter must be a value of @ref RCC_PLLQ_Clock_Divider */ +#endif /* RCC_PLLQ_SUPPORT */ + + uint32_t PLLR; /*!< PLLR: PLL Division for the main system clock. + User have to set the PLLR parameter correctly to not exceed max frequency 64MHZ. + This parameter must be a value of @ref RCC_PLLR_Clock_Divider */ + +} RCC_PLLInitTypeDef; + +/** + * @brief RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition + */ +typedef struct +{ + uint32_t OscillatorType; /*!< The oscillators to be configured. + This parameter can be a value of @ref RCC_Oscillator_Type */ + + uint32_t HSEState; /*!< The new state of the HSE. + This parameter can be a value of @ref RCC_HSE_Config */ + + uint32_t LSEState; /*!< The new state of the LSE. + This parameter can be a value of @ref RCC_LSE_Config */ + + uint32_t HSIState; /*!< The new state of the HSI. + This parameter can be a value of @ref RCC_HSI_Config */ + + uint32_t HSIDiv; /*!< The division factor of the HSI16. + This parameter can be a value of @ref RCC_HSI_Div */ + + uint32_t HSICalibrationValue; /*!< The calibration trimming value (default is RCC_HSICALIBRATION_DEFAULT). + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x7F */ + + uint32_t LSIState; /*!< The new state of the LSI. + This parameter can be a value of @ref RCC_LSI_Config */ + +#if defined(RCC_HSI48_SUPPORT) + uint32_t HSI48State; /*!< The new state of the HSI48 (only applicable to STM32G0C1xx/STM32G0B1xx/STM32G0B0xx devices). + This parameter can be a value of @ref RCC_HSI48_Config */ + +#endif /* RCC_HSI48_SUPPORT */ + + RCC_PLLInitTypeDef PLL; /*!< Main PLL structure parameters */ + +} RCC_OscInitTypeDef; + +/** + * @brief RCC System, AHB and APB buses clock configuration structure definition + */ +typedef struct +{ + uint32_t ClockType; /*!< The clock to be configured. + This parameter can be a combination of @ref RCC_System_Clock_Type */ + + uint32_t SYSCLKSource; /*!< The clock source used as system clock (SYSCLK). + This parameter can be a value of @ref RCC_System_Clock_Source */ + + uint32_t AHBCLKDivider; /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK). + This parameter can be a value of @ref RCC_AHB_Clock_Source */ + + uint32_t APB1CLKDivider; /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK). + This parameter can be a value of @ref RCC_APB1_Clock_Source */ + + +} RCC_ClkInitTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RCC_Exported_Constants RCC Exported Constants + * @{ + */ + +/** @defgroup RCC_Timeout_Value Timeout Values + * @{ + */ +#define RCC_DBP_TIMEOUT_VALUE 2U /* 2 ms (minimum Tick + 1) */ +#define RCC_LSE_TIMEOUT_VALUE LSE_STARTUP_TIMEOUT /* LSE timeout in ms */ +/** + * @} + */ + +/** @defgroup RCC_Oscillator_Type Oscillator Type + * @{ + */ +#define RCC_OSCILLATORTYPE_NONE 0x00000000U /*!< Oscillator configuration unchanged */ +#define RCC_OSCILLATORTYPE_HSE 0x00000001U /*!< HSE to configure */ +#define RCC_OSCILLATORTYPE_HSI 0x00000002U /*!< HSI to configure */ +#define RCC_OSCILLATORTYPE_LSE 0x00000004U /*!< LSE to configure */ +#define RCC_OSCILLATORTYPE_LSI 0x00000008U /*!< LSI to configure */ +#if defined(RCC_HSI48_SUPPORT) +#define RCC_OSCILLATORTYPE_HSI48 0x00000020U /*!< HSI48 to configure */ +#endif /* RCC_HSI48_SUPPORT */ + +/** + * @} + */ + +/** @defgroup RCC_HSE_Config HSE Config + * @{ + */ +#define RCC_HSE_OFF 0x00000000U /*!< HSE clock deactivation */ +#define RCC_HSE_ON RCC_CR_HSEON /*!< HSE clock activation */ +#define RCC_HSE_BYPASS (RCC_CR_HSEBYP | RCC_CR_HSEON) /*!< External clock source for HSE clock */ +/** + * @} + */ + +/** @defgroup RCC_LSE_Config LSE Config + * @{ + */ +#define RCC_LSE_OFF 0x00000000U /*!< LSE clock deactivation */ +#define RCC_LSE_ON RCC_BDCR_LSEON /*!< LSE clock activation */ +#define RCC_LSE_BYPASS (RCC_BDCR_LSEBYP | RCC_BDCR_LSEON) /*!< External clock source for LSE clock */ +/** + * @} + */ + +/** @defgroup RCC_HSI_Config HSI Config + * @{ + */ +#define RCC_HSI_OFF 0x00000000U /*!< HSI clock deactivation */ +#define RCC_HSI_ON RCC_CR_HSION /*!< HSI clock activation */ + +#define RCC_HSICALIBRATION_DEFAULT 64U /*!< Default HSI calibration trimming value */ +/** + * @} + */ + +/** @defgroup RCC_HSI_Div HSI Div + * @{ + */ +#define RCC_HSI_DIV1 0x00000000U /*!< HSI clock is not divided */ +#define RCC_HSI_DIV2 RCC_CR_HSIDIV_0 /*!< HSI clock is divided by 2 */ +#define RCC_HSI_DIV4 RCC_CR_HSIDIV_1 /*!< HSI clock is divided by 4 */ +#define RCC_HSI_DIV8 (RCC_CR_HSIDIV_1|RCC_CR_HSIDIV_0) /*!< HSI clock is divided by 8 */ +#define RCC_HSI_DIV16 RCC_CR_HSIDIV_2 /*!< HSI clock is divided by 16 */ +#define RCC_HSI_DIV32 (RCC_CR_HSIDIV_2|RCC_CR_HSIDIV_0) /*!< HSI clock is divided by 32 */ +#define RCC_HSI_DIV64 (RCC_CR_HSIDIV_2|RCC_CR_HSIDIV_1) /*!< HSI clock is divided by 64 */ +#define RCC_HSI_DIV128 (RCC_CR_HSIDIV_2|RCC_CR_HSIDIV_1|RCC_CR_HSIDIV_0) /*!< HSI clock is divided by 128 */ +/** + * @} + */ + +/** @defgroup RCC_LSI_Config LSI Config + * @{ + */ +#define RCC_LSI_OFF 0x00000000U /*!< LSI clock deactivation */ +#define RCC_LSI_ON RCC_CSR_LSION /*!< LSI clock activation */ +/** + * @} + */ + +#if defined(RCC_HSI48_SUPPORT) +/** @defgroup RCC_HSI48_Config HSI48 Config + * @{ + */ +#define RCC_HSI48_OFF 0x00000000U /*!< HSI48 clock deactivation */ +#define RCC_HSI48_ON RCC_CR_HSI48ON /*!< HSI48 clock activation */ +/** + * @} + */ +#endif /* RCC_HSI48_SUPPORT */ + +/** @defgroup RCC_PLL_Config PLL Config + * @{ + */ +#define RCC_PLL_NONE 0x00000000U /*!< PLL configuration unchanged */ +#define RCC_PLL_OFF 0x00000001U /*!< PLL deactivation */ +#define RCC_PLL_ON 0x00000002U /*!< PLL activation */ +/** + * @} + */ + +/** @defgroup RCC_PLLM_Clock_Divider PLLM Clock Divider + * @{ + */ +#define RCC_PLLM_DIV1 0x00000000U /*!< PLLM division factor = 8 */ +#define RCC_PLLM_DIV2 RCC_PLLCFGR_PLLM_0 /*!< PLLM division factor = 2 */ +#define RCC_PLLM_DIV3 RCC_PLLCFGR_PLLM_1 /*!< PLLM division factor = 3 */ +#define RCC_PLLM_DIV4 (RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLLM division factor = 4 */ +#define RCC_PLLM_DIV5 RCC_PLLCFGR_PLLM_2 /*!< PLLM division factor = 5 */ +#define RCC_PLLM_DIV6 (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) /*!< PLLM division factor = 6 */ +#define RCC_PLLM_DIV7 (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) /*!< PLLM division factor = 7 */ +#define RCC_PLLM_DIV8 (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1| RCC_PLLCFGR_PLLM_0) /*!< PLLM division factor = 8 */ +/** + * @} + */ + +/** @defgroup RCC_PLLP_Clock_Divider PLLP Clock Divider + * @{ + */ +#define RCC_PLLP_DIV2 RCC_PLLCFGR_PLLP_0 /*!< PLLP division factor = 2 */ +#define RCC_PLLP_DIV3 RCC_PLLCFGR_PLLP_1 /*!< PLLP division factor = 3 */ +#define RCC_PLLP_DIV4 (RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0) /*!< PLLP division factor = 4 */ +#define RCC_PLLP_DIV5 RCC_PLLCFGR_PLLP_2 /*!< PLLP division factor = 5 */ +#define RCC_PLLP_DIV6 (RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_0) /*!< PLLP division factor = 6 */ +#define RCC_PLLP_DIV7 (RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_1) /*!< PLLP division factor = 7 */ +#define RCC_PLLP_DIV8 (RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0) /*!< PLLP division factor = 8 */ +#define RCC_PLLP_DIV9 RCC_PLLCFGR_PLLP_3 /*!< PLLP division factor = 9 */ +#define RCC_PLLP_DIV10 (RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_0) /*!< PLLP division factor = 10 */ +#define RCC_PLLP_DIV11 (RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_1) /*!< PLLP division factor = 11 */ +#define RCC_PLLP_DIV12 (RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0) /*!< PLLP division factor = 12 */ +#define RCC_PLLP_DIV13 (RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_2) /*!< PLLP division factor = 13 */ +#define RCC_PLLP_DIV14 (RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_0) /*!< PLLP division factor = 14 */ +#define RCC_PLLP_DIV15 (RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_1) /*!< PLLP division factor = 15 */ +#define RCC_PLLP_DIV16 (RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0) /*!< PLLP division factor = 16 */ +#define RCC_PLLP_DIV17 RCC_PLLCFGR_PLLP_4 /*!< PLLP division factor = 17 */ +#define RCC_PLLP_DIV18 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_0) /*!< PLLP division factor = 18 */ +#define RCC_PLLP_DIV19 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_1) /*!< PLLP division factor = 19 */ +#define RCC_PLLP_DIV20 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0) /*!< PLLP division factor = 20 */ +#define RCC_PLLP_DIV21 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_2) /*!< PLLP division factor = 21 */ +#define RCC_PLLP_DIV22 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_0) /*!< PLLP division factor = 22 */ +#define RCC_PLLP_DIV23 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_1) /*!< PLLP division factor = 23 */ +#define RCC_PLLP_DIV24 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0) /*!< PLLP division factor = 24 */ +#define RCC_PLLP_DIV25 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_3) /*!< PLLP division factor = 25 */ +#define RCC_PLLP_DIV26 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_0) /*!< PLLP division factor = 26 */ +#define RCC_PLLP_DIV27 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_1) /*!< PLLP division factor = 27 */ +#define RCC_PLLP_DIV28 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0) /*!< PLLP division factor = 28 */ +#define RCC_PLLP_DIV29 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_2) /*!< PLLP division factor = 29 */ +#define RCC_PLLP_DIV30 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_0) /*!< PLLP division factor = 30 */ +#define RCC_PLLP_DIV31 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_1) /*!< PLLP division factor = 31 */ +#define RCC_PLLP_DIV32 (RCC_PLLCFGR_PLLP_4 | RCC_PLLCFGR_PLLP_3 | RCC_PLLCFGR_PLLP_2 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0) /*!< PLLP division factor = 32 */ +/** + * @} + */ + +#if defined(RCC_PLLQ_SUPPORT) +/** @defgroup RCC_PLLQ_Clock_Divider PLLQ Clock Divider + * @{ + */ +#define RCC_PLLQ_DIV2 RCC_PLLCFGR_PLLQ_0 /*!< PLLQ division factor = 2 */ +#define RCC_PLLQ_DIV3 RCC_PLLCFGR_PLLQ_1 /*!< PLLQ division factor = 3 */ +#define RCC_PLLQ_DIV4 (RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_0) /*!< PLLQ division factor = 4 */ +#define RCC_PLLQ_DIV5 RCC_PLLCFGR_PLLQ_2 /*!< PLLQ division factor = 5 */ +#define RCC_PLLQ_DIV6 (RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_0) /*!< PLLQ division factor = 6 */ +#define RCC_PLLQ_DIV7 (RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_1) /*!< PLLQ division factor = 7 */ +#define RCC_PLLQ_DIV8 (RCC_PLLCFGR_PLLQ_2 |RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_0) /*!< PLLQ division factor = 8 */ +/** * @} + */ +#endif /* RCC_PLLQ_SUPPORT */ + +/** @defgroup RCC_PLLR_Clock_Divider PLLR Clock Divider + * @{ + */ +#define RCC_PLLR_DIV2 RCC_PLLCFGR_PLLR_0 /*!< PLLR division factor = 2 */ +#define RCC_PLLR_DIV3 RCC_PLLCFGR_PLLR_1 /*!< PLLR division factor = 3 */ +#define RCC_PLLR_DIV4 (RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_0) /*!< PLLR division factor = 4 */ +#define RCC_PLLR_DIV5 RCC_PLLCFGR_PLLR_2 /*!< PLLR division factor = 5 */ +#define RCC_PLLR_DIV6 (RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLR_0) /*!< PLLR division factor = 6 */ +#define RCC_PLLR_DIV7 (RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLR_1) /*!< PLLR division factor = 7 */ +#define RCC_PLLR_DIV8 (RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_0) /*!< PLLR division factor = 8 */ +/** * @} + */ + +/** @defgroup RCC_PLL_Clock_Source PLL Clock Source + * @{ + */ +#define RCC_PLLSOURCE_NONE 0x00000000U /*!< No clock selected as PLL entry clock source */ +#define RCC_PLLSOURCE_HSI RCC_PLLCFGR_PLLSRC_HSI /*!< HSI clock selected as PLL entry clock source */ +#define RCC_PLLSOURCE_HSE RCC_PLLCFGR_PLLSRC_HSE /*!< HSE clock selected as PLL entry clock source */ +/** + * @} + */ + +/** @defgroup RCC_PLL_Clock_Output PLL Clock Output + * @{ + */ +#define RCC_PLLPCLK RCC_PLLCFGR_PLLPEN /*!< PLLPCLK selection from main PLL */ +#if defined(RCC_PLLQ_SUPPORT) +#define RCC_PLLQCLK RCC_PLLCFGR_PLLQEN /*!< PLLQCLK selection from main PLL */ +#endif /* RCC_PLLQ_SUPPORT */ +#define RCC_PLLRCLK RCC_PLLCFGR_PLLREN /*!< PLLRCLK selection from main PLL */ + +/** + * @} + */ + +/** @defgroup RCC_System_Clock_Type System Clock Type + * @{ + */ +#define RCC_CLOCKTYPE_SYSCLK 0x00000001U /*!< SYSCLK to configure */ +#define RCC_CLOCKTYPE_HCLK 0x00000002U /*!< HCLK to configure */ +#define RCC_CLOCKTYPE_PCLK1 0x00000004U /*!< PCLK1 to configure */ +/** + * @} + */ + +/** @defgroup RCC_System_Clock_Source System Clock Source + * @{ + */ +#define RCC_SYSCLKSOURCE_HSI 0x00000000U /*!< HSI selection as system clock */ +#define RCC_SYSCLKSOURCE_HSE RCC_CFGR_SW_0 /*!< HSE selection as system clock */ +#define RCC_SYSCLKSOURCE_PLLCLK RCC_CFGR_SW_1 /*!< PLL selection as system clock */ +#define RCC_SYSCLKSOURCE_LSI (RCC_CFGR_SW_1 | RCC_CFGR_SW_0) /*!< LSI selection as system clock */ +#define RCC_SYSCLKSOURCE_LSE RCC_CFGR_SW_2 /*!< LSE selection as system clock */ +/** + * @} + */ + +/** @defgroup RCC_System_Clock_Source_Status System Clock Source Status + * @{ + */ +#define RCC_SYSCLKSOURCE_STATUS_HSI 0x00000000U /*!< HSI used as system clock */ +#define RCC_SYSCLKSOURCE_STATUS_HSE RCC_CFGR_SWS_0 /*!< HSE used as system clock */ +#define RCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_1 /*!< PLL used as system clock */ +#define RCC_SYSCLKSOURCE_STATUS_LSI (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0) /*!< LSI used as system clock */ +#define RCC_SYSCLKSOURCE_STATUS_LSE RCC_CFGR_SWS_2 /*!< LSE used as system clock */ +/** + * @} + */ + +/** @defgroup RCC_AHB_Clock_Source AHB Clock Source + * @{ + */ +#define RCC_SYSCLK_DIV1 0x00000000U /*!< SYSCLK not divided */ +#define RCC_SYSCLK_DIV2 RCC_CFGR_HPRE_3 /*!< SYSCLK divided by 2 */ +#define RCC_SYSCLK_DIV4 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_0) /*!< SYSCLK divided by 4 */ +#define RCC_SYSCLK_DIV8 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1) /*!< SYSCLK divided by 8 */ +#define RCC_SYSCLK_DIV16 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0) /*!< SYSCLK divided by 16 */ +#define RCC_SYSCLK_DIV64 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2) /*!< SYSCLK divided by 64 */ +#define RCC_SYSCLK_DIV128 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0) /*!< SYSCLK divided by 128 */ +#define RCC_SYSCLK_DIV256 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1) /*!< SYSCLK divided by 256 */ +#define RCC_SYSCLK_DIV512 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0) /*!< SYSCLK divided by 512 */ +/** + * @} + */ + +/** @defgroup RCC_APB1_Clock_Source APB Clock Source + * @{ + */ +#define RCC_HCLK_DIV1 0x00000000U /*!< HCLK not divided */ +#define RCC_HCLK_DIV2 RCC_CFGR_PPRE_2 /*!< HCLK divided by 2 */ +#define RCC_HCLK_DIV4 (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_0) /*!< HCLK divided by 4 */ +#define RCC_HCLK_DIV8 (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_1) /*!< HCLK divided by 8 */ +#define RCC_HCLK_DIV16 (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_1 | RCC_CFGR_PPRE_0) /*!< HCLK divided by 16 */ +/** + * @} + */ + +/** @defgroup RCC_RTC_Clock_Source RTC Clock Source + * @{ + */ +#define RCC_RTCCLKSOURCE_NONE 0x00000000U /*!< No clock configured for RTC */ +#define RCC_RTCCLKSOURCE_LSE RCC_BDCR_RTCSEL_0 /*!< LSE oscillator clock used as RTC clock */ +#define RCC_RTCCLKSOURCE_LSI RCC_BDCR_RTCSEL_1 /*!< LSI oscillator clock used as RTC clock */ +#define RCC_RTCCLKSOURCE_HSE_DIV32 RCC_BDCR_RTCSEL /*!< HSE oscillator clock divided by 32 used as RTC clock */ +/** + * @} + */ + +/** @defgroup RCC_MCO_Index MCO Index + * @{ + */ +#define RCC_MCO1 0x00000000U +#if defined(RCC_MCO2_SUPPORT) +#define RCC_MCO2 0x00000001U /*!< MCO2 index */ +#endif /* RCC_MCO2_SUPPORT */ + +#define RCC_MCO RCC_MCO1 /*!< MCO1 to be compliant with other families with 2 MCOs*/ +/** + * @} + */ + +/** @defgroup RCC_MCO1_Clock_Source MCO1 Clock Source + * @{ + */ +#define RCC_MCO1SOURCE_NOCLOCK 0x00000000U /*!< MCO1 output disabled, no clock on MCO1 */ +#define RCC_MCO1SOURCE_SYSCLK RCC_CFGR_MCOSEL_0 /*!< SYSCLK selection as MCO1 source */ +#if defined(RCC_HSI48_SUPPORT) +#define RCC_MCO1SOURCE_HSI48 RCC_CFGR_MCOSEL_1 /*!< HSI48 selection as MCO1 source */ +#endif /* RCC_HSI48_SUPPORT */ +#define RCC_MCO1SOURCE_HSI (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) /*!< HSI selection as MCO1 source */ +#define RCC_MCO1SOURCE_HSE RCC_CFGR_MCOSEL_2 /*!< HSE selection as MCO1 source */ +#define RCC_MCO1SOURCE_PLLCLK (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2) /*!< PLLCLK selection as MCO1 source */ +#define RCC_MCO1SOURCE_LSI (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) /*!< LSI selection as MCO1 source */ +#define RCC_MCO1SOURCE_LSE (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) /*!< LSE selection as MCO1 source */ +#if defined(RCC_CFGR_MCOSEL_3) +#define RCC_MCO1SOURCE_PLLPCLK RCC_CFGR_MCOSEL_3 /*!< PLLPCLK selection as MCO1 source */ +#define RCC_MCO1SOURCE_PLLQCLK (RCC_CFGR_MCOSEL_3|RCC_CFGR_MCOSEL_0) /*!< PLLQCLK selection as MCO1 source */ +#define RCC_MCO1SOURCE_RTCCLK (RCC_CFGR_MCOSEL_3|RCC_CFGR_MCOSEL_1) /*!< RTCCLK selection as MCO1 source */ +#define RCC_MCO1SOURCE_RTC_WKUP (RCC_CFGR_MCOSEL_3|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_0) /*!< RTC_Wakeup selection as MCO1 source */ +#endif /* RCC_CFGR_MCOSEL_3 */ +/** + * @} + */ + +/** @defgroup RCC_MCO1_Clock_Prescaler MCO1 Clock Prescaler + * @{ + */ +#define RCC_MCODIV_1 0x00000000U /*!< MCO not divided */ +#define RCC_MCODIV_2 RCC_CFGR_MCOPRE_0 /*!< MCO divided by 2 */ +#define RCC_MCODIV_4 RCC_CFGR_MCOPRE_1 /*!< MCO divided by 4 */ +#define RCC_MCODIV_8 (RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0) /*!< MCO divided by 8 */ +#define RCC_MCODIV_16 RCC_CFGR_MCOPRE_2 /*!< MCO divided by 16 */ +#define RCC_MCODIV_32 (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_0) /*!< MCO divided by 32 */ +#define RCC_MCODIV_64 (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_1) /*!< MCO divided by 64 */ +#define RCC_MCODIV_128 (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0) /*!< MCO divided by 128 */ +#if defined(RCC_CFGR_MCOPRE_3) +#define RCC_MCODIV_256 RCC_CFGR_MCOPRE_3 /*!< MCO divided by 256 */ +#define RCC_MCODIV_512 (RCC_CFGR_MCOPRE_3 | RCC_CFGR_MCOPRE_0) /*!< MCO divided by 512 */ +#define RCC_MCODIV_1024 (RCC_CFGR_MCOPRE_3 | RCC_CFGR_MCOPRE_1) /*!< MCO divided by 1024 */ +#endif /* RCC_CFGR_MCOSEL_3 */ +/** + * @} + */ + +#if defined(RCC_MCO2_SUPPORT) +/** @defgroup RCC_MCO2_Clock_Source MCO2 Clock Source + * @{ + */ +#define RCC_MCO2SOURCE_NOCLOCK 0x00000000U /*!< MCO2 output disabled, no clock on MCO2 */ +#define RCC_MCO2SOURCE_SYSCLK RCC_CFGR_MCO2SEL_0 /*!< SYSCLK selection as MCO2 source */ +#if defined(RCC_HSI48_SUPPORT) +#define RCC_MCO2SOURCE_HSI48 RCC_CFGR_MCO2SEL_1 /*!< HSI48 selection as MCO2 source */ +#endif /* RCC_HSI48_SUPPORT */ +#define RCC_MCO2SOURCE_HSI (RCC_CFGR_MCO2SEL_1| RCC_CFGR_MCO2SEL_0) /*!< HSI selection as MCO2 source */ +#define RCC_MCO2SOURCE_HSE RCC_CFGR_MCO2SEL_2 /*!< HSE selection as MCO2 source */ +#define RCC_MCO2SOURCE_PLLCLK (RCC_CFGR_MCO2SEL_2|RCC_CFGR_MCO2SEL_0) /*!< PLLCLK selection as MCO2 source */ +#define RCC_MCO2SOURCE_LSI (RCC_CFGR_MCO2SEL_2|RCC_CFGR_MCO2SEL_1) /*!< LSI selection as MCO2 source */ +#define RCC_MCO2SOURCE_LSE (RCC_CFGR_MCO2SEL_2|RCC_CFGR_MCO2SEL_1|RCC_CFGR_MCO2SEL_0) /*!< LSE selection as MCO2 source */ +#define RCC_MCO2SOURCE_PLLPCLK RCC_CFGR_MCO2SEL_3 /*!< PLLPCLK selection as MCO2 source */ +#define RCC_MCO2SOURCE_PLLQCLK (RCC_CFGR_MCO2SEL_3|RCC_CFGR_MCO2SEL_0) /*!< PLLQCLK selection as MCO2 source */ +#define RCC_MCO2SOURCE_RTCCLK (RCC_CFGR_MCO2SEL_3|RCC_CFGR_MCO2SEL_1) /*!< RTCCLK selection as MCO2 source */ +#define RCC_MCO2SOURCE_RTC_WKUP (RCC_CFGR_MCO2SEL_3|RCC_CFGR_MCO2SEL_1|RCC_CFGR_MCO2SEL_0) /*!< RTC_Wakeup selection as MCO2 source */ +/** + * @} + */ + +/** @defgroup RCC_MCO2_Clock_Prescaler MCO2 Clock Prescaler + * @{ + */ +#define RCC_MCO2DIV_1 0x00000000U /*!< MCO2 not divided */ +#define RCC_MCO2DIV_2 RCC_CFGR_MCO2PRE_0 /*!< MCO2 divided by 2 */ +#define RCC_MCO2DIV_4 RCC_CFGR_MCO2PRE_1 /*!< MCO2 divided by 4 */ +#define RCC_MCO2DIV_8 (RCC_CFGR_MCO2PRE_1 | RCC_CFGR_MCO2PRE_0) /*!< MCO2 divided by 8 */ +#define RCC_MCO2DIV_16 RCC_CFGR_MCO2PRE_2 /*!< MCO2 divided by 16 */ +#define RCC_MCO2DIV_32 (RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_0) /*!< MCO2 divided by 32 */ +#define RCC_MCO2DIV_64 (RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_1) /*!< MCO2 divided by 64 */ +#define RCC_MCO2DIV_128 (RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_1 | RCC_CFGR_MCO2PRE_0) /*!< MCO2 divided by 128 */ +#define RCC_MCO2DIV_256 RCC_CFGR_MCO2PRE_3 /*!< MCO2 divided by 256 */ +#define RCC_MCO2DIV_512 (RCC_CFGR_MCO2PRE_3 | RCC_CFGR_MCO2PRE_0) /*!< MCO2 divided by 512 */ +#define RCC_MCO2DIV_1024 (RCC_CFGR_MCO2PRE_3 | RCC_CFGR_MCO2PRE_1) /*!< MCO2 divided by 1024 */ +/** + * @} + */ +#endif /* RCC_MCO2_SUPPORT */ + +/** @defgroup RCC_Interrupt Interrupts + * @{ + */ +#define RCC_IT_LSIRDY RCC_CIFR_LSIRDYF /*!< LSI Ready Interrupt flag */ +#define RCC_IT_LSERDY RCC_CIFR_LSERDYF /*!< LSE Ready Interrupt flag */ +#define RCC_IT_HSIRDY RCC_CIFR_HSIRDYF /*!< HSI Ready Interrupt flag */ +#define RCC_IT_HSERDY RCC_CIFR_HSERDYF /*!< HSE Ready Interrupt flag */ +#define RCC_IT_PLLRDY RCC_CIFR_PLLRDYF /*!< PLL Ready Interrupt flag */ +#define RCC_IT_CSS RCC_CIFR_CSSF /*!< HSE Clock Security System Interrupt flag */ +#define RCC_IT_LSECSS RCC_CIFR_LSECSSF /*!< LSE Clock Security System Interrupt flag */ +#if defined(RCC_HSI48_SUPPORT) +#define RCC_IT_HSI48RDY RCC_CIFR_HSI48RDYF /*!< HSI48 Ready Interrupt flag */ +#endif /* RCC_HSI48_SUPPORT */ +/** + * @} + */ + +/** @defgroup RCC_Flag Flags + * Elements values convention: XXXYYYYYb + * - YYYYY : Flag position in the register + * - XXX : Register index + * - 001: CR register + * - 010: BDCR register + * - 011: CSR register + * @{ + */ +/* Flags in the CR register */ +#define RCC_FLAG_HSIRDY ((CR_REG_INDEX << 5U) | RCC_CR_HSIRDY_Pos) /*!< HSI Ready flag */ +#define RCC_FLAG_HSERDY ((CR_REG_INDEX << 5U) | RCC_CR_HSERDY_Pos) /*!< HSE Ready flag */ +#define RCC_FLAG_PLLRDY ((CR_REG_INDEX << 5U) | RCC_CR_PLLRDY_Pos) /*!< PLL Ready flag */ + +#if defined(RCC_HSI48_SUPPORT) +/* Flags in the CR register */ +#define RCC_FLAG_HSI48RDY ((CR_REG_INDEX << 5U) | RCC_CR_HSI48RDY_Pos) /*!< HSI48 Ready flag */ +#endif /* RCC_HSI48_SUPPORT */ + +/* Flags in the BDCR register */ +#define RCC_FLAG_LSERDY ((BDCR_REG_INDEX << 5U) | RCC_BDCR_LSERDY_Pos) /*!< LSE Ready flag */ +#define RCC_FLAG_LSECSSD ((BDCR_REG_INDEX << 5U) | RCC_BDCR_LSECSSD_Pos) /*!< LSE Clock Security System Interrupt flag */ + +/* Flags in the CSR register */ +#define RCC_FLAG_LSIRDY ((CSR_REG_INDEX << 5U) | RCC_CSR_LSIRDY_Pos) /*!< LSI Ready flag */ +#define RCC_FLAG_OBLRST ((CSR_REG_INDEX << 5U) | RCC_CSR_OBLRSTF_Pos) /*!< Option Byte Loader reset flag */ +#define RCC_FLAG_PINRST ((CSR_REG_INDEX << 5U) | RCC_CSR_PINRSTF_Pos) /*!< PIN reset flag */ +#define RCC_FLAG_PWRRST ((CSR_REG_INDEX << 5U) | RCC_CSR_PWRRSTF_Pos) /*!< BOR or POR/PDR reset flag */ +#define RCC_FLAG_SFTRST ((CSR_REG_INDEX << 5U) | RCC_CSR_SFTRSTF_Pos) /*!< Software Reset flag */ +#define RCC_FLAG_IWDGRST ((CSR_REG_INDEX << 5U) | RCC_CSR_IWDGRSTF_Pos) /*!< Independent Watchdog reset flag */ +#define RCC_FLAG_WWDGRST ((CSR_REG_INDEX << 5U) | RCC_CSR_WWDGRSTF_Pos) /*!< Window watchdog reset flag */ +#define RCC_FLAG_LPWRRST ((CSR_REG_INDEX << 5U) | RCC_CSR_LPWRRSTF_Pos) /*!< Low-Power reset flag */ + +/** + * @} + */ + +/** @defgroup RCC_LSEDrive_Config LSE Drive Configuration + * @{ + */ +#define RCC_LSEDRIVE_LOW 0x00000000U /*!< LSE low drive capability */ +#define RCC_LSEDRIVE_MEDIUMLOW RCC_BDCR_LSEDRV_0 /*!< LSE medium low drive capability */ +#define RCC_LSEDRIVE_MEDIUMHIGH RCC_BDCR_LSEDRV_1 /*!< LSE medium high drive capability */ +#define RCC_LSEDRIVE_HIGH RCC_BDCR_LSEDRV /*!< LSE high drive capability */ +/** + * @} + */ + +/** @defgroup RCC_Reset_Flag Reset Flag + * @{ + */ +#define RCC_RESET_FLAG_OBL RCC_CSR_OBLRSTF /*!< Option Byte Loader reset flag */ +#define RCC_RESET_FLAG_PIN RCC_CSR_PINRSTF /*!< PIN reset flag */ +#define RCC_RESET_FLAG_PWR RCC_CSR_PWRRSTF /*!< BOR or POR/PDR reset flag */ +#define RCC_RESET_FLAG_SW RCC_CSR_SFTRSTF /*!< Software Reset flag */ +#define RCC_RESET_FLAG_IWDG RCC_CSR_IWDGRSTF /*!< Independent Watchdog reset flag */ +#define RCC_RESET_FLAG_WWDG RCC_CSR_WWDGRSTF /*!< Window watchdog reset flag */ +#define RCC_RESET_FLAG_LPWR RCC_CSR_LPWRRSTF /*!< Low power reset flag */ +#define RCC_RESET_FLAG_ALL (RCC_RESET_FLAG_OBL | RCC_RESET_FLAG_PIN | RCC_RESET_FLAG_PWR | \ + RCC_RESET_FLAG_SW | RCC_RESET_FLAG_IWDG | RCC_RESET_FLAG_WWDG | \ + RCC_RESET_FLAG_LPWR) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ + +/** @defgroup RCC_Exported_Macros RCC Exported Macros + * @{ + */ + +/** @defgroup RCC_AHB_Peripheral_Clock_Enable_Disable AHB Peripheral Clock Enable Disable + * @brief Enable or disable the AHB peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_DMA1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN); \ + UNUSED(tmpreg); \ + } while(0U) + +#if defined(DMA2) +#define __HAL_RCC_DMA2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA2EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA2EN); \ + UNUSED(tmpreg); \ + } while(0U) + +#endif /* DMA2 */ + + +#define __HAL_RCC_FLASH_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHBENR, RCC_AHBENR_FLASHEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_FLASHEN); \ + UNUSED(tmpreg); \ + } while(0U) + +#define __HAL_RCC_CRC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN); \ + UNUSED(tmpreg); \ + } while(0U) + +#if defined(RNG) +#define __HAL_RCC_RNG_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHBENR, RCC_AHBENR_RNGEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_RNGEN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* RNG */ + +#if defined(AES) +#define __HAL_RCC_AES_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->AHBENR, RCC_AHBENR_AESEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_AESEN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* AES */ + +#define __HAL_RCC_DMA1_CLK_DISABLE() CLEAR_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN) +#if defined(DMA2) +#define __HAL_RCC_DMA2_CLK_DISABLE() CLEAR_BIT(RCC->AHBENR, RCC_AHBENR_DMA2EN) +#endif /* DMA2 */ +#define __HAL_RCC_FLASH_CLK_DISABLE() CLEAR_BIT(RCC->AHBENR, RCC_AHBENR_FLASHEN) +#define __HAL_RCC_CRC_CLK_DISABLE() CLEAR_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN) +#if defined(RNG) +#define __HAL_RCC_RNG_CLK_DISABLE() CLEAR_BIT(RCC->AHBENR, RCC_AHBENR_RNGEN) +#endif /* RNG */ +#if defined(AES) +#define __HAL_RCC_AES_CLK_DISABLE() CLEAR_BIT(RCC->AHBENR, RCC_AHBENR_AESEN) +#endif /* AES */ +/** + * @} + */ + +/** @defgroup RCC_IOPORT_Clock_Enable_Disable IOPORT Clock Enable Disable + * @brief Enable or disable the IO Ports clock. + * @note After reset, the IO ports clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_GPIOA_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN); \ + UNUSED(tmpreg); \ + } while(0U) + +#define __HAL_RCC_GPIOB_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN); \ + UNUSED(tmpreg); \ + } while(0U) + +#define __HAL_RCC_GPIOC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN); \ + UNUSED(tmpreg); \ + } while(0U) + +#define __HAL_RCC_GPIOD_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN); \ + UNUSED(tmpreg); \ + } while(0U) + +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOEEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOEEN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* GPIOE */ + +#define __HAL_RCC_GPIOF_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOFEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOFEN); \ + UNUSED(tmpreg); \ + } while(0U) + +#define __HAL_RCC_GPIOA_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN) +#define __HAL_RCC_GPIOB_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN) +#define __HAL_RCC_GPIOC_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN) +#define __HAL_RCC_GPIOD_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN) +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIOEEN) +#endif /* GPIOE */ +#define __HAL_RCC_GPIOF_CLK_DISABLE() CLEAR_BIT(RCC->IOPENR, RCC_IOPENR_GPIOFEN) + +/** + * @} + */ + +/** @defgroup RCC_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable + * @brief Enable or disable the APB1 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ +#if defined(TIM2) +#define __HAL_RCC_TIM2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_TIM2EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM2EN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* TIM2 */ + +#define __HAL_RCC_TIM3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_TIM3EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM3EN); \ + UNUSED(tmpreg); \ + } while(0U) + +#if defined(TIM4) +#define __HAL_RCC_TIM4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_TIM4EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM4EN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* TIM4 */ + +#define __HAL_RCC_TIM6_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_TIM6EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM6EN); \ + UNUSED(tmpreg); \ + } while(0U) + +#define __HAL_RCC_TIM7_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_TIM7EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM7EN); \ + UNUSED(tmpreg); \ + } while(0U) + +#if defined(CRS) +#define __HAL_RCC_CRS_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_CRSEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_CRSEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* CRS */ + +#define __HAL_RCC_RTCAPB_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_RTCAPBEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_RTCAPBEN); \ + UNUSED(tmpreg); \ + } while(0U) + +#define __HAL_RCC_WWDG_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_WWDGEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_WWDGEN); \ + UNUSED(tmpreg); \ + } while(0U) + +#define __HAL_RCC_SPI2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_SPI2EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_SPI2EN); \ + UNUSED(tmpreg); \ + } while(0U) +#if defined(SPI3) +#define __HAL_RCC_SPI3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_SPI3EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_SPI3EN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* SPI3 */ + +#define __HAL_RCC_USART2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_USART2EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_USART2EN); \ + UNUSED(tmpreg); \ + } while(0U) + +#define __HAL_RCC_USART3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_USART3EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_USART3EN); \ + UNUSED(tmpreg); \ + } while(0U) + +#define __HAL_RCC_USART4_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_USART4EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_USART4EN); \ + UNUSED(tmpreg); \ + } while(0U) + +#if defined(USART5) +#define __HAL_RCC_USART5_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_USART5EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_USART5EN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* USART5 */ + +#if defined(USART6) +#define __HAL_RCC_USART6_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_USART6EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_USART6EN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* USART6 */ + +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_LPUART1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_LPUART1EN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* LPUART1 */ + +#if defined(LPUART2) +#define __HAL_RCC_LPUART2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_LPUART2EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_LPUART2EN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* LPUART2 */ + +#define __HAL_RCC_I2C1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_I2C1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_I2C1EN); \ + UNUSED(tmpreg); \ + } while(0U) + +#define __HAL_RCC_I2C2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_I2C2EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_I2C2EN); \ + UNUSED(tmpreg); \ + } while(0U) + +#if defined(I2C3) +#define __HAL_RCC_I2C3_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_I2C3EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_I2C3EN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* I2C3 */ + +#if defined(CEC) +#define __HAL_RCC_CEC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_CECEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_CECEN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* CEC */ + +#if defined(UCPD1) +#define __HAL_RCC_UCPD1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_UCPD1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_UCPD1EN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* UCPD1 */ + +#if defined(UCPD2) +#define __HAL_RCC_UCPD2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_UCPD2EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_UCPD2EN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* UCPD2 */ + +#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx) +#define __HAL_RCC_USB_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_USBEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_USBEN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */ + +#if defined(FDCAN1) || defined(FDCAN2) +#define __HAL_RCC_FDCAN_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_FDCANEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_FDCANEN); \ + UNUSED(tmpreg); \ + } while(0) +#endif /* FDCAN1 || FDCAN2 */ + +#define __HAL_RCC_DBGMCU_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_DBGEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_DBGEN); \ + UNUSED(tmpreg); \ + } while(0U) + +#define __HAL_RCC_PWR_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_PWREN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_PWREN); \ + UNUSED(tmpreg); \ + } while(0U) + +#if defined(DAC1) +#define __HAL_RCC_DAC1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_DAC1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_DAC1EN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* DAC1 */ + +#if defined(LPTIM2) +#define __HAL_RCC_LPTIM2_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM2EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM2EN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* LPTIM2 */ + +#if defined(LPTIM1) +#define __HAL_RCC_LPTIM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM1EN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* LPTIM1 */ + +/** + * @} + */ + +/** @defgroup RCC_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable + * @brief Enable or disable the APB2 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_SYSCFG_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN); \ + UNUSED(tmpreg); \ + } while(0U) + +#define __HAL_RCC_TIM1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR2, RCC_APBENR2_TIM1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM1EN); \ + UNUSED(tmpreg); \ + } while(0U) + +#define __HAL_RCC_SPI1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR2, RCC_APBENR2_SPI1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_SPI1EN); \ + UNUSED(tmpreg); \ + } while(0U) + +#define __HAL_RCC_USART1_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR2, RCC_APBENR2_USART1EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_USART1EN); \ + UNUSED(tmpreg); \ + } while(0U) + +#define __HAL_RCC_TIM14_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN); \ + UNUSED(tmpreg); \ + } while(0U) + +#if defined(TIM15) +#define __HAL_RCC_TIM15_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR2, RCC_APBENR2_TIM15EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM15EN); \ + UNUSED(tmpreg); \ + } while(0U) +#endif /* TIM15 */ + +#define __HAL_RCC_TIM16_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR2, RCC_APBENR2_TIM16EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM16EN); \ + UNUSED(tmpreg); \ + } while(0U) + +#define __HAL_RCC_TIM17_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR2, RCC_APBENR2_TIM17EN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM17EN); \ + UNUSED(tmpreg); \ + } while(0U) + +#define __HAL_RCC_ADC_CLK_ENABLE() do { \ + __IO uint32_t tmpreg; \ + SET_BIT(RCC->APBENR2, RCC_APBENR2_ADCEN); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(RCC->APBENR2, RCC_APBENR2_ADCEN); \ + UNUSED(tmpreg); \ + } while(0U) + +#if defined(TIM2) +#define __HAL_RCC_TIM2_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_TIM2EN) +#endif /* TIM2 */ +#define __HAL_RCC_TIM3_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_TIM3EN) +#if defined(TIM4) +#define __HAL_RCC_TIM4_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_TIM4EN) +#endif /* TIM4 */ +#if defined(TIM6) +#define __HAL_RCC_TIM6_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_TIM6EN) +#endif /* TIM6 */ +#if defined(TIM7) +#define __HAL_RCC_TIM7_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_TIM7EN) +#endif /* TIM7 */ +#if defined(CRS) +#define __HAL_RCC_CRS_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_CRSEN); +#endif /* CRS */ +#define __HAL_RCC_RTCAPB_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_RTCAPBEN) +#define __HAL_RCC_SPI2_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_SPI2EN) +#if defined(SPI3) +#define __HAL_RCC_SPI3_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_SPI3EN) +#endif /* SPI3 */ +#define __HAL_RCC_USART2_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_USART2EN) +#if defined(USART3) +#define __HAL_RCC_USART3_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_USART3EN) +#endif /* USART3 */ +#if defined(USART4) +#define __HAL_RCC_USART4_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_USART4EN) +#endif /* USART4 */ +#if defined(USART5) +#define __HAL_RCC_USART5_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_USART5EN) +#endif /* USART5 */ +#if defined(USART6) +#define __HAL_RCC_USART6_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_USART6EN) +#endif /* USART6 */ +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_LPUART1EN) +#endif /* LPUART1 */ +#if defined(LPUART2) +#define __HAL_RCC_LPUART2_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_LPUART2EN) +#endif /* LPUART2 */ +#define __HAL_RCC_I2C1_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_I2C1EN) +#define __HAL_RCC_I2C2_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_I2C2EN) +#if defined(I2C3) +#define __HAL_RCC_I2C3_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_I2C3EN) +#endif /* I2C3 */ +#if defined(CEC) +#define __HAL_RCC_CEC_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_CECEN) +#endif /* CEC */ +#if defined(UCPD1) +#define __HAL_RCC_UCPD1_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_UCPD1EN) +#endif /* UCPD1 */ +#if defined(UCPD2) +#define __HAL_RCC_UCPD2_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_UCPD2EN) +#endif /* UCPD2 */ +#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx) +#define __HAL_RCC_USB_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_USBEN) +#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */ +#if defined(FDCAN1) || defined(FDCAN2) +#define __HAL_RCC_FDCAN_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_FDCANEN) +#endif /* FDCAN1 || FDCAN2 */ +#define __HAL_RCC_DBGMCU_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_DBGEN) +#define __HAL_RCC_PWR_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_PWREN) +#if defined(DAC1) +#define __HAL_RCC_DAC1_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_DAC1EN) +#endif /* DAC1 */ +#if defined(LPTIM1) +#define __HAL_RCC_LPTIM1_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM1EN) +#endif /* LPTIM1 */ +#if defined(LPTIM2) +#define __HAL_RCC_LPTIM2_CLK_DISABLE() CLEAR_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM2EN) +#endif /* LPTIM2 */ +#define __HAL_RCC_SYSCFG_CLK_DISABLE() CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN) +#define __HAL_RCC_TIM1_CLK_DISABLE() CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_TIM1EN) +#define __HAL_RCC_SPI1_CLK_DISABLE() CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_SPI1EN) +#define __HAL_RCC_USART1_CLK_DISABLE() CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_USART1EN) +#define __HAL_RCC_TIM14_CLK_DISABLE() CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN) +#if defined(TIM15) +#define __HAL_RCC_TIM15_CLK_DISABLE() CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_TIM15EN) +#endif /* TIM15 */ +#define __HAL_RCC_TIM16_CLK_DISABLE() CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_TIM16EN) +#define __HAL_RCC_TIM17_CLK_DISABLE() CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_TIM17EN) +#define __HAL_RCC_ADC_CLK_DISABLE() CLEAR_BIT(RCC->APBENR2, RCC_APBENR2_ADCEN) + +/** + * @} + */ + +/** @defgroup RCC_AHB_Peripheral_Clock_Enabled_Disabled_Status AHB Peripheral Clock Enabled or Disabled Status + * @brief Check whether the AHB peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_DMA1_IS_CLK_ENABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN) != RESET) +#if defined(DMA2) +#define __HAL_RCC_DMA2_IS_CLK_ENABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA2EN) != RESET) +#endif /* DMA2 */ +#define __HAL_RCC_FLASH_IS_CLK_ENABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_FLASHEN) != RESET) +#define __HAL_RCC_CRC_IS_CLK_ENABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN) != RESET) +#if defined(RNG) +#define __HAL_RCC_RNG_IS_CLK_ENABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_RNGEN) != RESET) +#endif /* RNG */ +#if defined(AES) +#define __HAL_RCC_AES_IS_CLK_ENABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_AESEN) != RESET) +#endif /* AES */ + +#define __HAL_RCC_DMA1_IS_CLK_DISABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN) == RESET) +#if defined(DMA2) +#define __HAL_RCC_DMA2_IS_CLK_DISABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_DMA2EN) == RESET) +#endif /* DMA2 */ +#define __HAL_RCC_FLASH_IS_CLK_DISABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_FLASHEN) == RESET) +#define __HAL_RCC_CRC_IS_CLK_DISABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_CRCEN) == RESET) +#if defined(RNG) +#define __HAL_RCC_RNG_IS_CLK_DISABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_RNGEN) == RESET) +#endif /* RNG */ +#if defined(AES) +#define __HAL_RCC_AES_IS_CLK_DISABLED() (READ_BIT(RCC->AHBENR, RCC_AHBENR_AESEN) == RESET) +#endif /* AES */ +/** + * @} + */ + +/** @defgroup RCC_IOPORT_Clock_Enabled_Disabled_Status IOPORT Clock Enabled or Disabled Status + * @brief Check whether the IO Port clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ +#define __HAL_RCC_GPIOA_IS_CLK_ENABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN) != RESET) +#define __HAL_RCC_GPIOB_IS_CLK_ENABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN) != RESET) +#define __HAL_RCC_GPIOC_IS_CLK_ENABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN) != RESET) +#define __HAL_RCC_GPIOD_IS_CLK_ENABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN) != RESET) +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_IS_CLK_ENABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOEEN) != RESET) +#endif /* GPIOE */ +#define __HAL_RCC_GPIOF_IS_CLK_ENABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOFEN) != RESET) + + +#define __HAL_RCC_GPIOA_IS_CLK_DISABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN) == RESET) +#define __HAL_RCC_GPIOB_IS_CLK_DISABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN) == RESET) +#define __HAL_RCC_GPIOC_IS_CLK_DISABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN) == RESET) +#define __HAL_RCC_GPIOD_IS_CLK_DISABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIODEN) == RESET) +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_IS_CLK_DISABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOEEN) == RESET) +#endif /* GPIOE */ +#define __HAL_RCC_GPIOF_IS_CLK_DISABLED() (READ_BIT(RCC->IOPENR, RCC_IOPENR_GPIOFEN) == RESET) + +/** + * @} + */ + +/** @defgroup RCC_APB1_Clock_Enabled_Disabled_Status APB1 Peripheral Clock Enabled or Disabled Status + * @brief Check whether the APB1 peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#if defined(TIM2) +#define __HAL_RCC_TIM2_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM2EN) != 0U) +#endif /* TIM2 */ +#define __HAL_RCC_TIM3_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM3EN) != 0U) +#if defined(TIM4) +#define __HAL_RCC_TIM4_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM4EN) != 0U) +#endif /* TIM4 */ +#define __HAL_RCC_TIM6_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM6EN) != 0U) +#define __HAL_RCC_TIM7_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM7EN) != 0U) +#if defined(CRS) +#define __HAL_RCC_CRS_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_CRSEN) != 0U) +#endif /* CRS */ +#define __HAL_RCC_RTCAPB_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_RTCAPBEN) != 0U) +#define __HAL_RCC_WWDG_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_WWDGEN) != 0U) +#if defined(FDCAN1) || defined(FDCAN2) +#define __HAL_RCC_FDCAN_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_FDCANEN) != 0U) +#endif /* FDCAN1 || FDCAN2 */ +#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx) +#define __HAL_RCC_USB_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_USBEN) != 0U) +#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */ +#define __HAL_RCC_SPI2_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_SPI2EN) != 0U) +#if defined(SPI3) +#define __HAL_RCC_SPI3_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_SPI3EN) != 0U) +#endif /* SPI3 */ +#define __HAL_RCC_USART2_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART2EN) != 0U) +#define __HAL_RCC_USART3_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART3EN) != 0U) +#define __HAL_RCC_USART4_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART4EN) != 0U) +#if defined(USART5) +#define __HAL_RCC_USART5_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART5EN) != 0U) +#endif /* USART5 */ +#if defined(USART6) +#define __HAL_RCC_USART6_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART6EN) != 0U) +#endif /* USART6 */ +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_LPUART1EN)!= 0U) +#endif /* LPUART1 */ +#if defined(LPUART2) +#define __HAL_RCC_LPUART2_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_LPUART2EN)!= 0U) +#endif /* LPUART2 */ +#define __HAL_RCC_I2C1_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_I2C1EN) != 0U) +#define __HAL_RCC_I2C2_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_I2C2EN) != 0U) +#if defined(I2C3) +#define __HAL_RCC_I2C3_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_I2C3EN) != 0U) +#endif /* I2C3 */ +#if defined(CEC) +#define __HAL_RCC_CEC_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_CECEN) != 0U) +#endif /* CEC */ +#if defined(UCPD1) +#define __HAL_RCC_UCPD1_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_UCPD1EN) != 0U) +#endif /* UCPD1 */ +#if defined(UCPD2) +#define __HAL_RCC_UCPD2_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_UCPD2EN) != 0U) +#endif /* UCPD2 */ +#define __HAL_RCC_DBGMCU_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_DBGEN) != 0U) +#define __HAL_RCC_PWR_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_PWREN) != 0U) +#if defined(DAC1) +#define __HAL_RCC_DAC1_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_DAC1EN) != 0U) +#endif /* DAC1 */ +#if defined(LPTIM2) +#define __HAL_RCC_LPTIM2_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM2EN) != 0U) +#endif /* LPTIM2 */ +#if defined(LPTIM1) +#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM1EN) != 0U) +#endif /* LPTIM1 */ +#if defined(TIM2) +#define __HAL_RCC_TIM2_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM2EN) == 0U) +#endif /* TIM2 */ +#define __HAL_RCC_TIM3_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM3EN) == 0U) +#if defined(TIM4) +#define __HAL_RCC_TIM4_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM4EN) == 0U) +#endif /* TIM4 */ +#define __HAL_RCC_TIM6_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM6EN) == 0U) +#define __HAL_RCC_TIM7_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_TIM7EN) == 0U) +#if defined(CRS) +#define __HAL_RCC_CRS_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_CRSEN) == 0U) +#endif /* CRS */ +#define __HAL_RCC_RTCAPB_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_RTCAPBEN) == 0U) +#define __HAL_RCC_WWDG_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_WWDGEN) == 0U) +#if defined(FDCAN1) || defined(FDCAN2) +#define __HAL_RCC_FDCAN_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_FDCANEN) == 0U) +#endif /* FDCAN1 || FDCAN2 */ +#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx) +#define __HAL_RCC_USB_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_USBEN) == 0U) +#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */ +#define __HAL_RCC_SPI2_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_SPI2EN) == 0U) +#if defined(SPI3) +#define __HAL_RCC_SPI3_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_SPI3EN) == 0U) +#endif /* SPI3 */ +#define __HAL_RCC_USART2_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART2EN) == 0U) +#define __HAL_RCC_USART3_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART3EN) == 0U) +#define __HAL_RCC_USART4_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART4EN) == 0U) +#if defined(USART5) +#define __HAL_RCC_USART5_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART5EN) == 0U) +#endif /* USART5 */ +#if defined(USART6) +#define __HAL_RCC_USART6_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_USART6EN) == 0U) +#endif /* USART6 */ +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_LPUART1EN)== 0U) +#endif /* LPUART1 */ +#if defined(LPUART2) +#define __HAL_RCC_LPUART2_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_LPUART2EN)== 0U) +#endif /* LPUART2 */ +#define __HAL_RCC_I2C1_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_I2C1EN) == 0U) +#define __HAL_RCC_I2C2_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_I2C2EN) == 0U) +#if defined(I2C3) +#define __HAL_RCC_I2C3_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_I2C3EN) == 0U) +#endif /* I2C3 */ +#if defined(CEC) +#define __HAL_RCC_CEC_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_CECEN) == 0U) +#endif /* CEC */ +#if defined(UCPD1) +#define __HAL_RCC_UCPD1_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_UCPD1EN) == 0U) +#endif /* UCPD1 */ +#if defined(UCPD2) +#define __HAL_RCC_UCPD2_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_UCPD2EN) == 0U) +#endif /* UCPD2 */ +#define __HAL_RCC_DBGMCU_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_DBGEN) == 0U) +#define __HAL_RCC_PWR_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_PWREN) == 0U) +#if defined(DAC1) +#define __HAL_RCC_DAC1_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_DAC1EN) == 0U) +#endif /* DAC1 */ +#if defined(LPTIM2) +#define __HAL_RCC_LPTIM2_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM2EN) == 0U) +#endif /* LPTIM2 */ +#if defined(LPTIM1) +#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR1, RCC_APBENR1_LPTIM1EN) == 0U) +#endif /* LPTIM1 */ + +/** + * @} + */ + +/** @defgroup RCC_APB2_Clock_Enabled_Disabled_Status APB2 Peripheral Clock Enabled or Disabled Status + * @brief Check whether the APB2 peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN) != 0U) +#define __HAL_RCC_TIM1_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM1EN) != 0U) +#define __HAL_RCC_SPI1_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_SPI1EN) != 0U) +#define __HAL_RCC_USART1_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_USART1EN) != 0U) +#define __HAL_RCC_TIM14_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN) != 0U) +#if defined(TIM15) +#define __HAL_RCC_TIM15_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM15EN) != 0U) +#endif /* TIM15 */ +#define __HAL_RCC_TIM16_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM16EN) != 0U) +#define __HAL_RCC_TIM17_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM17EN) != 0U) +#define __HAL_RCC_ADC_IS_CLK_ENABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_ADCEN) != 0U) + +#define __HAL_RCC_SYSCFG_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_SYSCFGEN) == 0U) +#define __HAL_RCC_TIM1_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM1EN) == 0U) +#define __HAL_RCC_SPI1_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_SPI1EN) == 0U) +#define __HAL_RCC_USART1_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_USART1EN) == 0U) +#define __HAL_RCC_TIM14_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM14EN) == 0U) +#if defined(TIM15) +#define __HAL_RCC_TIM15_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM15EN) == 0U) +#endif /* TIM15 */ +#define __HAL_RCC_TIM16_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM16EN) == 0U) +#define __HAL_RCC_TIM17_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_TIM17EN) == 0U) +#define __HAL_RCC_ADC_IS_CLK_DISABLED() (READ_BIT(RCC->APBENR2, RCC_APBENR2_ADCEN) == 0U) + +/** + * @} + */ + +/** @defgroup RCC_AHB_Force_Release_Reset AHB Peripheral Force Release Reset + * @brief Force or release AHB1 peripheral reset. + * @{ + */ +#define __HAL_RCC_AHB_FORCE_RESET() WRITE_REG(RCC->AHBRSTR, 0xFFFFFFFFU) +#define __HAL_RCC_DMA1_FORCE_RESET() SET_BIT(RCC->AHBRSTR, RCC_AHBRSTR_DMA1RST) +#if defined(DMA2) +#define __HAL_RCC_DMA2_FORCE_RESET() SET_BIT(RCC->AHBRSTR, RCC_AHBRSTR_DMA2RST) +#endif /* DMA2 */ +#define __HAL_RCC_FLASH_FORCE_RESET() SET_BIT(RCC->AHBRSTR, RCC_AHBRSTR_FLASHRST) +#define __HAL_RCC_CRC_FORCE_RESET() SET_BIT(RCC->AHBRSTR, RCC_AHBRSTR_CRCRST) +#if defined(RNG) +#define __HAL_RCC_RNG_FORCE_RESET() SET_BIT(RCC->AHBRSTR, RCC_AHBRSTR_RNGRST) +#endif /* RNG */ +#if defined(AES) +#define __HAL_RCC_AES_FORCE_RESET() SET_BIT(RCC->AHBRSTR, RCC_AHBRSTR_AESRST) +#endif /* AES */ + +#define __HAL_RCC_AHB_RELEASE_RESET() WRITE_REG(RCC->AHBRSTR, 0x00000000U) +#define __HAL_RCC_DMA1_RELEASE_RESET() CLEAR_BIT(RCC->AHBRSTR, RCC_AHBRSTR_DMA1RST) +#if defined(DMA2) +#define __HAL_RCC_DMA2_RELEASE_RESET() CLEAR_BIT(RCC->AHBRSTR, RCC_AHBRSTR_DMA2RST) +#endif /* DMA2 */ +#define __HAL_RCC_FLASH_RELEASE_RESET() CLEAR_BIT(RCC->AHBRSTR, RCC_AHBRSTR_FLASHRST) +#define __HAL_RCC_CRC_RELEASE_RESET() CLEAR_BIT(RCC->AHBRSTR, RCC_AHBRSTR_CRCRST) +#if defined(RNG) +#define __HAL_RCC_RNG_RELEASE_RESET() CLEAR_BIT(RCC->AHBRSTR, RCC_AHBRSTR_RNGRST) +#endif /* RNG */ +#if defined(AES) +#define __HAL_RCC_AES_RELEASE_RESET() CLEAR_BIT(RCC->AHBRSTR, RCC_AHBRSTR_AESRST) +#endif /* AES */ +/** + * @} + */ + +/** @defgroup RCC_IOPORT_Force_Release_Reset IOPORT Force Release Reset + * @brief Force or release IO Port reset. + * @{ + */ +#define __HAL_RCC_IOP_FORCE_RESET() WRITE_REG(RCC->IOPRSTR, 0xFFFFFFFFU) +#define __HAL_RCC_GPIOA_FORCE_RESET() SET_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOARST) +#define __HAL_RCC_GPIOB_FORCE_RESET() SET_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOBRST) +#define __HAL_RCC_GPIOC_FORCE_RESET() SET_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOCRST) +#define __HAL_RCC_GPIOD_FORCE_RESET() SET_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIODRST) +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_FORCE_RESET() SET_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOERST) +#endif /* GPIOE */ +#define __HAL_RCC_GPIOF_FORCE_RESET() SET_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOFRST) + +#define __HAL_RCC_IOP_RELEASE_RESET() WRITE_REG(RCC->IOPRSTR, 0x00000000U) +#define __HAL_RCC_GPIOA_RELEASE_RESET() CLEAR_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOARST) +#define __HAL_RCC_GPIOB_RELEASE_RESET() CLEAR_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOBRST) +#define __HAL_RCC_GPIOC_RELEASE_RESET() CLEAR_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOCRST) +#define __HAL_RCC_GPIOD_RELEASE_RESET() CLEAR_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIODRST) +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_RELEASE_RESET() CLEAR_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOERST) +#endif /* GPIOE */ +#define __HAL_RCC_GPIOF_RELEASE_RESET() CLEAR_BIT(RCC->IOPRSTR, RCC_IOPRSTR_GPIOFRST) + +/** + * @} + */ + +/** @defgroup RCC_APB1_Force_Release_Reset APB1 Peripheral Force Release Reset + * @brief Force or release APB1 peripheral reset. + * @{ + */ +#define __HAL_RCC_APB1_FORCE_RESET() WRITE_REG(RCC->APBRSTR1, 0xFFFFFFFFU) + +#if defined(TIM2) +#define __HAL_RCC_TIM2_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM2RST) +#endif /* TIM2 */ +#define __HAL_RCC_TIM3_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM3RST) +#if defined(TIM4) +#define __HAL_RCC_TIM4_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM4RST) +#endif /* TIM4 */ +#define __HAL_RCC_TIM6_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM6RST) +#define __HAL_RCC_TIM7_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM7RST) +#if defined(CRS) +#define __HAL_RCC_CRS_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_CRSRST) +#endif /* CRS */ +#define __HAL_RCC_SPI2_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_SPI2RST) +#if defined(SPI3) +#define __HAL_RCC_SPI3_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_SPI3RST) +#endif /* SPI3 */ +#define __HAL_RCC_USART2_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART2RST) +#define __HAL_RCC_USART3_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART3RST) +#define __HAL_RCC_USART4_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART4RST) +#if defined(USART5) +#define __HAL_RCC_USART5_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART5RST) +#endif /* USART5 */ +#if defined(USART6) +#define __HAL_RCC_USART6_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART6RST) +#endif /* USART6 */ +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_LPUART1RST) +#endif /* LPUART1 */ +#if defined(LPUART2) +#define __HAL_RCC_LPUART2_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_LPUART2RST) +#endif /* LPUART2 */ +#define __HAL_RCC_I2C1_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_I2C1RST) +#define __HAL_RCC_I2C2_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_I2C2RST) +#if defined(I2C3) +#define __HAL_RCC_I2C3_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_I2C3RST) +#endif /* I2C3 */ +#if defined(CEC) +#define __HAL_RCC_CEC_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_CECRST) +#endif /* CEC */ +#if defined(UCPD1) +#define __HAL_RCC_UCPD1_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_UCPD1RST) +#endif /* UCPD1 */ +#if defined(UCPD2) +#define __HAL_RCC_UCPD2_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_UCPD2RST) +#endif /* UCPD2 */ +#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx) +#define __HAL_RCC_USB_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USBRST) +#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */ +#if defined(FDCAN1) || defined(FDCAN2) +#define __HAL_RCC_FDCAN_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_FDCANRST) +#endif /* FDCAN1 || FDCAN2 */ +#define __HAL_RCC_DBGMCU_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_DBGRST) +#define __HAL_RCC_PWR_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_PWRRST) +#if defined(DAC1) +#define __HAL_RCC_DAC1_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_DAC1RST) +#endif /* DAC1 */ +#if defined(LPTIM2) +#define __HAL_RCC_LPTIM2_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_LPTIM2RST) +#endif /* LPTIM2 */ +#if defined(LPTIM1) +#define __HAL_RCC_LPTIM1_FORCE_RESET() SET_BIT(RCC->APBRSTR1, RCC_APBRSTR1_LPTIM1RST) +#endif /* LPTIM1 */ +#define __HAL_RCC_APB1_RELEASE_RESET() WRITE_REG(RCC->APBRSTR1, 0x00000000U) +#if defined(TIM2) +#define __HAL_RCC_TIM2_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM2RST) +#endif /* TIM2 */ +#define __HAL_RCC_TIM3_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM3RST) +#if defined(TIM4) +#define __HAL_RCC_TIM4_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM4RST) +#endif /* TIM4 */ +#define __HAL_RCC_TIM6_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM6RST) +#define __HAL_RCC_TIM7_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_TIM7RST) +#if defined(CRS) +#define __HAL_RCC_CRS_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_CRSRST) +#endif /* CRS */ +#define __HAL_RCC_SPI2_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_SPI2RST) +#if defined(SPI3) +#define __HAL_RCC_SPI3_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_SPI3RST) +#endif /* SPI3 */ +#define __HAL_RCC_USART2_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART2RST) +#define __HAL_RCC_USART3_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART3RST) +#define __HAL_RCC_USART4_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART4RST) +#if defined(USART5) +#define __HAL_RCC_USART5_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART5RST) +#endif /* USART5 */ +#if defined(USART6) +#define __HAL_RCC_USART6_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USART6RST) +#endif /* USART6 */ +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_LPUART1RST) +#endif /* LPUART1 */ +#if defined(LPUART2) +#define __HAL_RCC_LPUART2_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_LPUART2RST) +#endif /* LPUART2 */ +#define __HAL_RCC_I2C1_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_I2C1RST) +#define __HAL_RCC_I2C2_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_I2C2RST) +#if defined(I2C3) +#define __HAL_RCC_I2C3_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_I2C3RST) +#endif /* I2C3 */ +#if defined(CEC) +#define __HAL_RCC_CEC_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_CECRST) +#endif /* CEC */ +#if defined(UCPD1) +#define __HAL_RCC_UCPD1_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_UCPD1RST) +#endif /* UCPD1 */ +#if defined(UCPD2) +#define __HAL_RCC_UCPD2_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_UCPD2RST) +#endif /* UCPD2 */ +#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx) +#define __HAL_RCC_USB_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_USBRST) +#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */ +#if defined(FDCAN1) || defined(FDCAN2) +#define __HAL_RCC_FDCAN_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_FDCANRST) +#endif /* FDCAN1 || FDCAN2 */ +#define __HAL_RCC_DBGMCU_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_DBGRST) +#define __HAL_RCC_PWR_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_PWRRST) +#if defined(DAC1) +#define __HAL_RCC_DAC1_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_DAC1RST) +#endif /* DAC1 */ +#if defined(LPTIM2) +#define __HAL_RCC_LPTIM2_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_LPTIM2RST) +#endif /* LPTIM2 */ +#if defined(LPTIM1) +#define __HAL_RCC_LPTIM1_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR1, RCC_APBRSTR1_LPTIM1RST) +#endif /* LPTIM1 */ +/** + * @} + */ + +/** @defgroup RCC_APB2_Force_Release_Reset APB2 Peripheral Force Release Reset + * @brief Force or release APB2 peripheral reset. + * @{ + */ +#define __HAL_RCC_APB2_FORCE_RESET() WRITE_REG(RCC->APBRSTR2, 0xFFFFFFFFU) +#define __HAL_RCC_SYSCFG_FORCE_RESET() SET_BIT(RCC->APBRSTR2, RCC_APBRSTR2_SYSCFGRST) +#define __HAL_RCC_TIM1_FORCE_RESET() SET_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM1RST) +#define __HAL_RCC_SPI1_FORCE_RESET() SET_BIT(RCC->APBRSTR2, RCC_APBRSTR2_SPI1RST) +#define __HAL_RCC_USART1_FORCE_RESET() SET_BIT(RCC->APBRSTR2, RCC_APBRSTR2_USART1RST) +#define __HAL_RCC_TIM14_FORCE_RESET() SET_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM14RST) +#if defined(TIM15) +#define __HAL_RCC_TIM15_FORCE_RESET() SET_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM15RST) +#endif /* TIM15 */ +#define __HAL_RCC_TIM16_FORCE_RESET() SET_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM16RST) +#define __HAL_RCC_TIM17_FORCE_RESET() SET_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM17RST) +#define __HAL_RCC_ADC_FORCE_RESET() SET_BIT(RCC->APBRSTR2, RCC_APBRSTR2_ADCRST) + +#define __HAL_RCC_APB2_RELEASE_RESET() WRITE_REG(RCC->APBRSTR2, 0x00U) +#define __HAL_RCC_SYSCFG_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR2, RCC_APBRSTR2_SYSCFGRST) +#define __HAL_RCC_TIM1_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM1RST) +#define __HAL_RCC_SPI1_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR2, RCC_APBRSTR2_SPI1RST) +#define __HAL_RCC_USART1_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR2, RCC_APBRSTR2_USART1RST) +#define __HAL_RCC_TIM14_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM14RST) +#if defined(TIM15) +#define __HAL_RCC_TIM15_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM15RST) +#endif /* TIM15 */ +#define __HAL_RCC_TIM16_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM16RST) +#define __HAL_RCC_TIM17_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR2, RCC_APBRSTR2_TIM17RST) +#define __HAL_RCC_ADC_RELEASE_RESET() CLEAR_BIT(RCC->APBRSTR2, RCC_APBRSTR2_ADCRST) + +/** + * @} + */ + +/** @defgroup RCC_AHB_Clock_Sleep_Enable_Disable AHB Peripherals Clock Sleep Enable Disable + * @brief Enable or disable the AHB peripherals clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ + +#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA1SMEN) +#if defined(DMA2) +#define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA2SMEN) +#endif /* DMA2 */ +#define __HAL_RCC_FLASH_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHBSMENR, RCC_AHBSMENR_FLASHSMEN) +#define __HAL_RCC_SRAM_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHBSMENR, RCC_AHBSMENR_SRAMSMEN) +#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHBSMENR, RCC_AHBSMENR_CRCSMEN) +#if defined(RNG) +#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHBSMENR, RCC_AHBSMENR_RNGSMEN) +#endif /* RNG */ +#if defined(AES) +#define __HAL_RCC_AES_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHBSMENR, RCC_AHBSMENR_AESSMEN) +#endif /* AES */ +#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA1SMEN) +#if defined(DMA2) +#define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA2SMEN) +#endif /* DMA2 */ +#define __HAL_RCC_FLASH_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHBSMENR, RCC_AHBSMENR_FLASHSMEN) +#define __HAL_RCC_SRAM_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHBSMENR, RCC_AHBSMENR_SRAMSMEN) +#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHBSMENR, RCC_AHBSMENR_CRCSMEN) +#if defined(RNG) +#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHBSMENR, RCC_AHBSMENR_RNGSMEN) +#endif /* RNG */ +#if defined(AES) +#define __HAL_RCC_AES_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHBSMENR, RCC_AHBSMENR_AESSMEN) +#endif /* AES */ + +/** + * @} + */ + +/** @defgroup RCC_IOPORT_Clock_Sleep_Enable_Disable IOPORT Clock Sleep Enable Disable + * @brief Enable or disable the IOPORT clock during Low Power (Sleep) mode. + * @note IOPORT clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ + +#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() SET_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOASMEN) +#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() SET_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOBSMEN) +#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() SET_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOCSMEN) +#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() SET_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIODSMEN) +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() SET_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOESMEN) +#endif /* GPIOE */ +#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE() SET_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOFSMEN) + +#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOASMEN) +#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOBSMEN) +#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOCSMEN) +#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIODSMEN) +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOESMEN) +#endif /* GPIOE */ +#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOFSMEN) +/** + * @} + */ + +/** @defgroup RCC_APB1_Clock_Sleep_Enable_Disable APB1 Peripheral Clock Sleep Enable Disable + * @brief Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ +#if defined(TIM2) +#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM2SMEN) +#endif /* TIM2 */ +#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM3SMEN) +#if defined(TIM4) +#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM4SMEN) +#endif /* TIM4 */ +#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM6SMEN) +#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM7SMEN) +#if defined(CRS) +#define __HAL_RCC_CRS_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_CRSSMEN) +#endif /* CRS */ +#define __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_RTCAPBSMEN) +#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_WWDGSMEN) +#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_SPI2SMEN) +#if defined(SPI3) +#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_SPI3SMEN) +#endif /* SPI3 */ +#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART2SMEN) +#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART3SMEN) +#define __HAL_RCC_USART4_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART4SMEN) +#if defined(USART5) +#define __HAL_RCC_USART5_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART5SMEN) +#endif /* USART5 */ +#if defined(USART6) +#define __HAL_RCC_USART6_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART6SMEN) +#endif /* USART6 */ +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPUART1SMEN) +#endif /* LPUART1 */ +#if defined(LPUART2) +#define __HAL_RCC_LPUART2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPUART2SMEN) +#endif /* LPUART2 */ +#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C1SMEN) +#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C2SMEN) +#if defined(I2C3) +#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C3SMEN) +#endif /* I2C3 */ +#if defined(CEC) +#define __HAL_RCC_CEC_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_CECSMEN) +#endif /* CEC */ +#if defined(UCPD1) +#define __HAL_RCC_UCPD1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_UCPD1SMEN) +#endif /* UCPD1 */ +#if defined(UCPD2) +#define __HAL_RCC_UCPD2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_UCPD2SMEN) +#endif /* UCPD2 */ +#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx) +#define __HAL_RCC_USB_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USBSMEN) +#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */ +#if defined(FDCAN1) || defined(FDCAN2) +#define __HAL_RCC_FDCAN_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_FDCANSMEN) +#endif /* FDCAN1 || FDCAN2 */ +#define __HAL_RCC_DBGMCU_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_DBGSMEN) +#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_PWRSMEN) +#if defined(DAC1) +#define __HAL_RCC_DAC1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_DAC1SMEN) +#endif /* DAC1 */ +#if defined(LPTIM2) +#define __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPTIM2SMEN) +#endif /* LPTIM2 */ +#if defined(LPTIM1) +#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPTIM1SMEN) +#endif /* LPTIM1 */ +#if defined(TIM2) +#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM2SMEN) +#endif /* TIM2 */ +#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM3SMEN) +#if defined(TIM4) +#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM4SMEN) +#endif /* TIM4 */ +#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM6SMEN) +#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM7SMEN) +#if defined(CRS) +#define __HAL_RCC_CRS_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_CRSSMEN) +#endif /* CRS */ +#define __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_RTCAPBSMEN) +#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_WWDGSMEN) +#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_SPI2SMEN) +#if defined(SPI3) +#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_SPI3SMEN) +#endif /* TIM2 */ +#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART2SMEN) +#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART3SMEN) +#define __HAL_RCC_USART4_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART4SMEN) +#if defined(USART5) +#define __HAL_RCC_USART5_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART5SMEN) +#endif /* USART5 */ +#if defined(USART6) +#define __HAL_RCC_USART6_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART6SMEN) +#endif /* USART6 */ +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPUART1SMEN) +#endif /* LPUART1 */ +#if defined(LPUART2) +#define __HAL_RCC_LPUART2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPUART2SMEN) +#endif /* LPUART2 */ +#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C1SMEN) +#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C2SMEN) +#if defined(I2C3) +#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C3SMEN) +#endif /* I2C3 */ +#if defined(CEC) +#define __HAL_RCC_CEC_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_CECSMEN) +#endif /* CEC */ +#if defined(UCPD1) +#define __HAL_RCC_UCPD1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_UCPD1SMEN) +#endif /* UCPD1 */ +#if defined(UCPD2) +#define __HAL_RCC_UCPD2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_UCPD2SMEN) +#endif /* UCPD2 */ +#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx) +#define __HAL_RCC_USB_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USBSMEN) +#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */ +#if defined(FDCAN1) || defined(FDCAN2) +#define __HAL_RCC_FDCAN_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_FDCANSMEN) +#endif /* FDCAN1) || FDCAN2 */ +#define __HAL_RCC_DBGMCU_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_DBGSMEN) +#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_PWRSMEN) +#if defined(DAC1) +#define __HAL_RCC_DAC1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_DAC1SMEN) +#endif /* DAC1 */ +#if defined(LPTIM2) +#define __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPTIM2SMEN) +#endif /* LPTIM2 */ +#if defined(LPTIM1) +#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPTIM1SMEN) +#endif /* LPTIM1 */ +/** + * @} + */ + +/** @defgroup RCC_APB2_Clock_Sleep_Enable_Disable APB2 Peripheral Clock Sleep Enable Disable + * @brief Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ + +#define __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_SYSCFGSMEN) +#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM1SMEN) +#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_SPI1SMEN) +#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_USART1SMEN) +#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM14SMEN) +#if defined(TIM15) +#define __HAL_RCC_TIM15_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM15SMEN) +#endif /* TIM15 */ +#define __HAL_RCC_TIM16_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM16SMEN) +#define __HAL_RCC_TIM17_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM17SMEN) +#define __HAL_RCC_ADC_CLK_SLEEP_ENABLE() SET_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_ADCSMEN) + +#define __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_SYSCFGSMEN) +#define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM1SMEN) +#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_SPI1SMEN) +#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_USART1SMEN) +#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM14SMEN) +#if defined(TIM15) +#define __HAL_RCC_TIM15_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM15SMEN) +#endif /* TIM15 */ +#define __HAL_RCC_TIM16_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM16SMEN) +#define __HAL_RCC_TIM17_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM17SMEN) +#define __HAL_RCC_ADC_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_ADCSMEN) + +/** + * @} + */ + +/** @defgroup RCC_AHB_Clock_Sleep_Enabled_Disabled_Status AHB Peripheral Clock Sleep Enabled or Disabled Status + * @brief Check whether the AHB peripheral clock during Low Power (Sleep) mode is enabled or not. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ + +#define __HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA1SMEN) != RESET) +#if defined(DMA2) +#define __HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA2SMEN) != RESET) +#endif /* DMA2 */ +#define __HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_FLASHSMEN)!= RESET) +#define __HAL_RCC_SRAM_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_SRAMSMEN) != RESET) +#define __HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_CRCSMEN) != RESET) +#if defined(RNG) +#define __HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_RNGSMEN) != RESET) +#endif /* RNG */ +#if defined(AES) +#define __HAL_RCC_AES_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_AESSMEN) != RESET) +#endif /* AES */ +#define __HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA1SMEN) == RESET) +#if defined(DMA2) +#define __HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_DMA2SMEN) == RESET) +#endif /* DMA2 */ +#define __HAL_RCC_FLASH_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_FLASHSMEN) == RESET) +#define __HAL_RCC_SRAM_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_SRAMSMEN) == RESET) +#define __HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_CRCSMEN) == RESET) +#if defined(RNG) +#define __HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_RNGSMEN) == RESET) +#endif /* RNG */ +#if defined(AES) +#define __HAL_RCC_AES_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHBSMENR, RCC_AHBSMENR_AESSMEN) == RESET) +#endif /* AES */ + +/** + * @} + */ + +/** @defgroup RCC_IOPORT_Clock_Sleep_Enabled_Disabled_Status IOPORT Clock Sleep Enabled or Disabled Status + * @brief Check whether the IOPORT clock during Low Power (Sleep) mode is enabled or not. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ + + +#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOASMEN)!= RESET) +#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOBSMEN)!= RESET) +#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOCSMEN)!= RESET) +#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIODSMEN)!= RESET) +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOESMEN)!= RESET) +#endif /* GPIOE */ +#define __HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOFSMEN)!= RESET) + + + +#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOASMEN) == RESET) +#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOBSMEN) == RESET) +#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOCSMEN) == RESET) +#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIODSMEN) == RESET) +#if defined(GPIOE) +#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOESMEN) == RESET) +#endif /* GPIOE */ +#define __HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->IOPSMENR, RCC_IOPSMENR_GPIOFSMEN) == RESET) + +/** + * @} + */ + +/** @defgroup RCC_APB1_Clock_Sleep_Enabled_Disabled_Status APB1 Peripheral Clock Sleep Enabled or Disabled Status + * @brief Check whether the APB1 peripheral clock during Low Power (Sleep) mode is enabled or not. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ +#if defined(TIM2) +#define __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM2SMEN) != RESET) +#endif /* TIM2 */ +#define __HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM3SMEN) != RESET) +#if defined(TIM4) +#define __HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM4SMEN) != RESET) +#endif /* TIM4 */ +#if defined(TIM6) +#define __HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM6SMEN) != RESET) +#endif /* TIM6 */ +#if defined(TIM7) +#define __HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM7SMEN) != RESET) +#endif /* TIM7 */ +#if defined(CRS) +#define __HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_CRSSMEN) != RESET) +#endif /* CRS */ +#define __HAL_RCC_RTCAPB_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_RTCAPBSMEN) != RESET) +#define __HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_WWDGSMEN) != RESET) +#define __HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_SPI2SMEN) != RESET) +#if defined(SPI3) +#define __HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_SPI3SMEN) != RESET) +#endif /* SPI3 */ +#define __HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART2SMEN) != RESET) +#if defined(USART3) +#define __HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART3SMEN) != RESET) +#endif /* USART3 */ +#if defined(USART4) +#define __HAL_RCC_USART4_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART4SMEN) != RESET) +#endif /* USART4 */ +#if defined(USART5) +#define __HAL_RCC_USART5_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART5SMEN) != RESET) +#endif /* USART5 */ +#if defined(USART6) +#define __HAL_RCC_USART6_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART6SMEN) != RESET) +#endif /* USART6 */ +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPUART1SMEN)!= RESET) +#endif /* LPUART1 */ +#if defined(LPUART2) +#define __HAL_RCC_LPUART2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPUART2SMEN)!= RESET) +#endif /* LPUART2 */ +#define __HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C1SMEN) != RESET) +#define __HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C2SMEN) != RESET) +#if defined(I2C3) +#define __HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C3SMEN) != RESET) +#endif /* I2C3 */ +#if defined(CEC) +#define __HAL_RCC_CEC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_CECSMEN) != RESET) +#endif /* CEC */ +#if defined(UCPD1) +#define __HAL_RCC_UCPD1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_UCPD1SMEN) != RESET) +#endif /* UCPD1 */ +#if defined(UCPD2) +#define __HAL_RCC_UCPD2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_UCPD2SMEN) != RESET) +#endif /* UCPD2 */ +#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx) +#define __HAL_RCC_USB_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USBSMEN) != RESET) +#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */ +#if defined(FDCAN1) || defined(FDCAN2) +#define __HAL_RCC_FDCAN_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_FDCANSMEN) != RESET) +#endif /* FDCAN1 || FDCAN2 */ +#define __HAL_RCC_DBGMCU_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_DBGSMEN) != RESET) +#define __HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_PWRSMEN) != RESET) +#if defined(DAC1) +#define __HAL_RCC_DAC1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_DAC1SMEN) != RESET) +#endif /* DAC1 */ +#if defined(LPTIM2) +#define __HAL_RCC_LPTIM2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPTIM2SMEN) != RESET) +#endif /* LPTIM2 */ +#if defined(LPTIM1) +#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPTIM1SMEN) != RESET) +#endif /* LPTIM1 */ +#if defined(TIM2) +#define __HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM2SMEN) == RESET) +#endif /* TIM2 */ +#define __HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM3SMEN) == RESET) +#if defined(TIM4) +#define __HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM4SMEN) == RESET) +#endif /* TIM4 */ +#if defined(TIM6) +#define __HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM6SMEN) == RESET) +#endif /* TIM6 */ +#if defined(TIM7) +#define __HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_TIM7SMEN) == RESET) +#endif /* TIM7 */ +#if defined(CRS) +#define __HAL_RCC_CRS_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_CRSSMEN) == RESET) +#endif /* CRS */ +#define __HAL_RCC_RTCAPB_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_RTCAPBSMEN) == RESET) +#define __HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_WWDGSMEN) == RESET) +#define __HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_SPI2SMEN) == RESET) +#if defined(SPI3) +#define __HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_SPI3SMEN) == RESET) +#endif /* SPI3 */ +#define __HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART2SMEN) == RESET) +#if defined(USART3) +#define __HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART3SMEN) == RESET) +#endif /* USART3 */ +#if defined(USART4) +#define __HAL_RCC_USART4_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART4SMEN) == RESET) +#endif /* USART4 */ +#if defined(USART5) +#define __HAL_RCC_USART5_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART5SMEN) == RESET) +#endif /* USART5 */ +#if defined(USART6) +#define __HAL_RCC_USART6_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USART6SMEN) == RESET) +#endif /* USART6 */ +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPUART1SMEN)== RESET) +#endif /* LPUART1 */ +#if defined(LPUART2) +#define __HAL_RCC_LPUART2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPUART2SMEN)== RESET) +#endif /* LPUART2 */ +#define __HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C1SMEN) == RESET) +#define __HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C2SMEN) == RESET) +#if defined(I2C3) +#define __HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_I2C3SMEN) == RESET) +#endif /* I2C3 */ +#if defined(CEC) +#define __HAL_RCC_CEC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_CECSMEN) == RESET) +#endif /* CEC */ +#if defined(UCPD1) +#define __HAL_RCC_UCPD1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_UCPD1SMEN) == RESET) +#endif /* UCPD1 */ +#if defined(UCPD2) +#define __HAL_RCC_UCPD2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_UCPD2SMEN) == RESET) +#endif /* UCPD2 */ +#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx) +#define __HAL_RCC_USB_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_USBSMEN) == RESET) +#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */ +#if defined(FDCAN1) || defined(FDCAN2) +#define __HAL_RCC_FDCAN_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_FDCANSMEN) == RESET) +#endif /* FDCAN1 || FDCAN2 */ +#define __HAL_RCC_DBGMCU_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_DBGSMEN) == RESET) +#define __HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_PWRSMEN) == RESET) +#if defined(DAC1) +#define __HAL_RCC_DAC1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_DAC1SMEN) == RESET) +#endif /* DAC1 */ +#if defined(LPTIM2) +#define __HAL_RCC_LPTIM2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPTIM2SMEN) == RESET) +#endif /* LPTIM2 */ +#if defined(LPTIM1) +#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR1, RCC_APBSMENR1_LPTIM1SMEN) == RESET) +#endif /* LPTIM1 */ + +/** + * @} + */ + +/** @defgroup RCC_APB2_Clock_Sleep_Enabled_Disabled_Status APB2 Peripheral Clock Sleep Enabled or Disabled Status + * @brief Check whether the APB2 peripheral clock during Low Power (Sleep) mode is enabled or not. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ + +#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_SYSCFGSMEN) != RESET) +#define __HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM1SMEN) != RESET) +#define __HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_SPI1SMEN) != RESET) +#define __HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_USART1SMEN) != RESET) +#define __HAL_RCC_TIM14_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM14SMEN) != RESET) +#if defined(TIM15) +#define __HAL_RCC_TIM15_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM15SMEN) != RESET) +#endif /* TIM15 */ +#define __HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM16SMEN) != RESET) +#define __HAL_RCC_TIM17_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM17SMEN) != RESET) +#define __HAL_RCC_ADC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_ADCSMEN) != RESET) + + +#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_SYSCFGSMEN) == RESET) +#define __HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM1SMEN) == RESET) +#define __HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_SPI1SMEN) == RESET) +#define __HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_USART1SMEN) == RESET) +#define __HAL_RCC_TIM14_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM14SMEN) == RESET) +#if defined(TIM15) +#define __HAL_RCC_TIM15_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM15SMEN) == RESET) +#endif /* TIM15 */ +#define __HAL_RCC_TIM16_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM16SMEN) == RESET) +#define __HAL_RCC_TIM17_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_TIM17SMEN) == RESET) +#define __HAL_RCC_ADC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APBSMENR2 , RCC_APBSMENR2_ADCSMEN) == RESET) + + +/** + * @} + */ + +/** @defgroup RCC_Backup_Domain_Reset RCC Backup Domain Reset + * @{ + */ + +/** @brief Macros to force or release the Backup domain reset. + * @note This function resets the RTC peripheral (including the backup registers) + * and the RTC clock source selection in RCC_CSR register. + * @note The BKPSRAM is not affected by this reset. + * @retval None + */ +#define __HAL_RCC_BACKUPRESET_FORCE() SET_BIT(RCC->BDCR, RCC_BDCR_BDRST) + +#define __HAL_RCC_BACKUPRESET_RELEASE() CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST) + +/** + * @} + */ + +/** @defgroup RCC_RTC_Clock_Configuration RCC RTC Clock Configuration + * @{ + */ + +/** @brief Macros to enable or disable the RTC clock. + * @note As the RTC is in the Backup domain and write access is denied to + * this domain after reset, you have to enable write access using + * HAL_PWR_EnableBkUpAccess() function before to configure the RTC + * (to be done once after reset). + * @note These macros must be used after the RTC clock source was selected. + * @retval None + */ +#define __HAL_RCC_RTC_ENABLE() SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN) + +#define __HAL_RCC_RTC_DISABLE() CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN) + +/** + * @} + */ + +/** @defgroup RCC_Clock_Configuration RCC Clock Configuration + * @{ + */ + +/** @brief Macros to enable the Internal High Speed oscillator (HSI). + * @note The HSI is stopped by hardware when entering STOP and STANDBY modes. + * It is used (enabled by hardware) as system clock source after startup + * from Reset, wakeup from STOP and STANDBY mode, or in case of failure + * of the HSE used directly or indirectly as system clock (if the Clock + * Security System CSS is enabled). + * @note After enabling the HSI, the application software should wait on HSIRDY + * flag to be set indicating that HSI clock is stable and can be used as + * system clock source. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +#define __HAL_RCC_HSI_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSION) + +/** @brief Macros to disable the Internal High Speed oscillator (HSI). + * @note HSI can not be stopped if it is used as system clock source. In this case, + * you have to select another source of the system clock then stop the HSI. + * @note When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator + * clock cycles. + * @retval None + */ +#define __HAL_RCC_HSI_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSION) + +/** @brief Macro to adjust the Internal High Speed oscillator (HSI) calibration value. + * @note The calibration is used to compensate for the variations in voltage + * and temperature that influence the frequency of the internal HSI RC. + * @param __HSICALIBRATIONVALUE__ specifies the calibration trimming value + * (default is RCC_HSICALIBRATION_DEFAULT). + * This parameter must be a number between 0 and 127. + * @retval None + */ +#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICALIBRATIONVALUE__) \ + MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, (uint32_t)(__HSICALIBRATIONVALUE__) << RCC_ICSCR_HSITRIM_Pos) + +/** + * @brief Macros to enable or disable the force of the Internal High Speed oscillator (HSI) + * in STOP mode to be quickly available as kernel clock for USARTs and I2Cs. + * @note Keeping the HSI ON in STOP mode allows to avoid slowing down the communication + * speed because of the HSI startup time. + * @note The enable of this function has not effect on the HSION bit. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +#define __HAL_RCC_HSISTOP_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSIKERON) + +#define __HAL_RCC_HSISTOP_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON) + +/** @brief Macro to configure the HSISYS clock. + * @param __HSIDIV__ specifies the HSI16 division factor. + * This parameter can be one of the following values: + * @arg @ref RCC_HSI_DIV1 HSI clock source is divided by 1 + * @arg @ref RCC_HSI_DIV2 HSI clock source is divided by 2 + * @arg @ref RCC_HSI_DIV4 HSI clock source is divided by 4 + * @arg @ref RCC_HSI_DIV8 HSI clock source is divided by 8 + * @arg @ref RCC_HSI_DIV16 HSI clock source is divided by 16 + * @arg @ref RCC_HSI_DIV32 HSI clock source is divided by 32 + * @arg @ref RCC_HSI_DIV64 HSI clock source is divided by 64 + * @arg @ref RCC_HSI_DIV128 HSI clock source is divided by 128 + */ +#define __HAL_RCC_HSI_CONFIG(__HSIDIV__) \ + MODIFY_REG(RCC->CR, RCC_CR_HSIDIV, (__HSIDIV__)) + +/** @brief Macros to enable or disable the Internal Low Speed oscillator (LSI). + * @note After enabling the LSI, the application software should wait on + * LSIRDY flag to be set indicating that LSI clock is stable and can + * be used to clock the IWDG and/or the RTC. + * @note LSI can not be disabled if the IWDG is running. + * @note When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator + * clock cycles. + * @retval None + */ +#define __HAL_RCC_LSI_ENABLE() SET_BIT(RCC->CSR, RCC_CSR_LSION) + +#define __HAL_RCC_LSI_DISABLE() CLEAR_BIT(RCC->CSR, RCC_CSR_LSION) + +/** + * @brief Macro to configure the External High Speed oscillator (HSE). + * @note Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not + * supported by this macro. User should request a transition to HSE Off + * first and then HSE On or HSE Bypass. + * @note After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application + * software should wait on HSERDY flag to be set indicating that HSE clock + * is stable and can be used to clock the PLL and/or system clock. + * @note HSE state can not be changed if it is used directly or through the + * PLL as system clock. In this case, you have to select another source + * of the system clock then change the HSE state (ex. disable it). + * @note The HSE is stopped by hardware when entering STOP and STANDBY modes. + * @note This function reset the CSSON bit, so if the clock security system(CSS) + * was previously enabled you have to enable it again after calling this + * function. + * @param __STATE__ specifies the new state of the HSE. + * This parameter can be one of the following values: + * @arg @ref RCC_HSE_OFF Turn OFF the HSE oscillator, HSERDY flag goes low after + * 6 HSE oscillator clock cycles. + * @arg @ref RCC_HSE_ON Turn ON the HSE oscillator. + * @arg @ref RCC_HSE_BYPASS HSE oscillator bypassed with external clock. + * @retval None + */ +#define __HAL_RCC_HSE_CONFIG(__STATE__) do { \ + if((__STATE__) == RCC_HSE_ON) \ + { \ + SET_BIT(RCC->CR, RCC_CR_HSEON); \ + } \ + else if((__STATE__) == RCC_HSE_BYPASS) \ + { \ + SET_BIT(RCC->CR, RCC_CR_HSEBYP); \ + SET_BIT(RCC->CR, RCC_CR_HSEON); \ + } \ + else \ + { \ + CLEAR_BIT(RCC->CR, RCC_CR_HSEON); \ + CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); \ + } \ + } while(0U) + +/** + * @brief Macro to configure the External Low Speed oscillator (LSE). + * @note Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not + * supported by this macro. User should request a transition to LSE Off + * first and then LSE On or LSE Bypass. + * @note As the LSE is in the Backup domain and write access is denied to + * this domain after reset, you have to enable write access using + * HAL_PWR_EnableBkUpAccess() function before to configure the LSE + * (to be done once after reset). + * @note After enabling the LSE (RCC_LSE_ON or RCC_LSE_BYPASS), the application + * software should wait on LSERDY flag to be set indicating that LSE clock + * is stable and can be used to clock the RTC. + * @param __STATE__ specifies the new state of the LSE. + * This parameter can be one of the following values: + * @arg @ref RCC_LSE_OFF Turn OFF the LSE oscillator, LSERDY flag goes low after + * 6 LSE oscillator clock cycles. + * @arg @ref RCC_LSE_ON Turn ON the LSE oscillator. + * @arg @ref RCC_LSE_BYPASS LSE oscillator bypassed with external clock. + * @retval None + */ +#define __HAL_RCC_LSE_CONFIG(__STATE__) do { \ + if((__STATE__) == RCC_LSE_ON) \ + { \ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); \ + } \ + else if((__STATE__) == RCC_LSE_BYPASS) \ + { \ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); \ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); \ + } \ + else \ + { \ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); \ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); \ + } \ + } while(0U) + +#if defined(RCC_HSI48_SUPPORT) +/** @brief Macros to enable or disable the Internal High Speed 48MHz oscillator (HSI48). + * @note The HSI48 is stopped by hardware when entering STOP and STANDBY modes. + * @note After enabling the HSI48, the application software should wait on HSI48RDY + * flag to be set indicating that HSI48 clock is stable. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +#define __HAL_RCC_HSI48_ENABLE() SET_BIT(RCC->CR, RCC_CR_HSI48ON) + +#define __HAL_RCC_HSI48_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_HSI48ON) + +#endif /* RCC_HSI48_SUPPORT */ + +/** + * @} + */ + +/** @addtogroup RCC_RTC_Clock_Configuration + * @{ + */ + +/** @brief Macros to configure the RTC clock (RTCCLK). + * @note As the RTC clock configuration bits are in the Backup domain and write + * access is denied to this domain after reset, you have to enable write + * access using the Power Backup Access macro before to configure + * the RTC clock source (to be done once after reset). + * @note Once the RTC clock is configured it cannot be changed unless the + * Backup domain is reset using __HAL_RCC_BACKUPRESET_FORCE() macro, or by + * a Power On Reset (POR). + * + * @param __RTC_CLKSOURCE__ specifies the RTC clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_RTCCLKSOURCE_NONE No clock selected as RTC clock. + * @arg @ref RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock. + * @arg @ref RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock. + * @arg @ref RCC_RTCCLKSOURCE_HSE_DIV32 HSE clock divided by 32 selected + * + * @note If the LSE or LSI is used as RTC clock source, the RTC continues to + * work in STOP and STANDBY modes, and can be used as wakeup source. + * However, when the HSE clock is used as RTC clock source, the RTC + * cannot be used in STOP and STANDBY modes. + * @note The maximum input clock frequency for RTC is 1MHz (when using HSE as + * RTC clock source). + * @retval None + */ +#define __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__) \ + MODIFY_REG( RCC->BDCR, RCC_BDCR_RTCSEL, (__RTC_CLKSOURCE__)) + + +/** @brief Macro to get the RTC clock source. + * @retval The returned value can be one of the following: + * @arg @ref RCC_RTCCLKSOURCE_NONE No clock selected as RTC clock. + * @arg @ref RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock. + * @arg @ref RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock. + * @arg @ref RCC_RTCCLKSOURCE_HSE_DIV32 HSE clock divided by 32 selected + */ +#define __HAL_RCC_GET_RTC_SOURCE() ((uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))) + +/** @brief Macros to enable or disable the main PLL. + * @note After enabling the main PLL, the application software should wait on + * PLLRDY flag to be set indicating that PLL clock is stable and can + * be used as system clock source. + * @note The main PLL can not be disabled if it is used as system clock source + * @note The main PLL is disabled by hardware when entering STOP and STANDBY modes. + * @retval None + */ + +/** + * @} + */ + +/** @addtogroup RCC_Clock_Configuration + * @{ + */ + +#define __HAL_RCC_PLL_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLLON) + +#define __HAL_RCC_PLL_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLLON) + +/** @brief Macro to configure the PLL clock source. + * @note This function must be used only when the main PLL is disabled. + * @param __PLLSOURCE__ specifies the PLL entry clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_PLLSOURCE_NONE No clock selected as PLL clock entry + * @arg @ref RCC_PLLSOURCE_HSI HSI oscillator clock selected as PLL clock entry + * @arg @ref RCC_PLLSOURCE_HSE HSE oscillator clock selected as PLL clock entry + * @retval None + * + */ +#define __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) \ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__)) + +/** @brief Macro to configure the PLL multiplication factor. + * @note This function must be used only when the main PLL is disabled. + * @param __PLLM__ specifies the division factor for PLL VCO input clock + * This parameter must be a value of RCC_PLLM_Clock_Divider. + * @note You have to set the PLLM parameter correctly to ensure that the VCO input + * frequency ranges from 4 to 16 MHz. It is recommended to select a frequency + * of 16 MHz to limit PLL jitter. + * @retval None + * + */ +#define __HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) \ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__)) + +/** + * @brief Macro to configure the main PLL clock source, multiplication and division factors. + * @note This function must be used only when the main PLL is disabled. + * + * @param __PLLSOURCE__ specifies the PLL entry clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_PLLSOURCE_NONE No clock selected as PLL clock entry + * @arg @ref RCC_PLLSOURCE_HSI HSI oscillator clock selected as PLL clock entry + * @arg @ref RCC_PLLSOURCE_HSE HSE oscillator clock selected as PLL clock entry + * + * @param __PLLM__ specifies the division factor for PLL VCO input clock. + * This parameter must be a value of RCC_PLLM_Clock_Divider. + * @note You have to set the PLLM parameter correctly to ensure that the VCO input + * frequency ranges from 4 to 16 MHz. It is recommended to select a frequency + * of 16 MHz to limit PLL jitter. + * + * @param __PLLN__ specifies the multiplication factor for PLL VCO output clock. + * This parameter must be a number between 8 and 86. + * @note You have to set the PLLN parameter correctly to ensure that the VCO + * output frequency is between 64 and 344 MHz. + * + * @param __PLLP__ specifies the division factor for ADC clock. + * This parameter must be a value of @ref RCC_PLLP_Clock_Divider. + * + * @param __PLLQ__ specifies the division factor for RBG & HS Timers clocks.(1) + * This parameter must be a value of @ref RCC_PLLQ_Clock_Divider + * @note (1)__PLLQ__ parameter availability depends on devices + * @note If the USB FS is used in your application, you have to set the + * PLLQ parameter correctly to have 48 MHz clock for the USB. However, + * the RNG needs a frequency lower than or equal to 48 MHz to work + * correctly. + * + * @param __PLLR__ specifies the division factor for the main system clock. + * This parameter must be a value of RCC_PLLR_Clock_Divider + * @note You have to set the PLL parameters correctly to not exceed 64MHZ. + * @retval None + */ +#if defined(RCC_PLLQ_SUPPORT) +#define __HAL_RCC_PLL_CONFIG(__PLLSOURCE__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__,__PLLR__ ) \ + MODIFY_REG(RCC->PLLCFGR, \ + (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | \ + RCC_PLLCFGR_PLLP | RCC_PLLCFGR_PLLQ | RCC_PLLCFGR_PLLR), \ + ((uint32_t) (__PLLSOURCE__) | \ + (uint32_t) (__PLLM__) | \ + (uint32_t) ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos) | \ + (uint32_t) (__PLLP__) | \ + (uint32_t) (__PLLQ__) | \ + (uint32_t) (__PLLR__))) +#else +#define __HAL_RCC_PLL_CONFIG(__PLLSOURCE__, __PLLM__, __PLLN__, __PLLP__, __PLLR__ ) \ + MODIFY_REG(RCC->PLLCFGR, \ + (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | \ + RCC_PLLCFGR_PLLP | RCC_PLLCFGR_PLLR), \ + ((uint32_t) (__PLLSOURCE__) | \ + (uint32_t) (__PLLM__) | \ + (uint32_t) ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos) | \ + (uint32_t) (__PLLP__) | \ + (uint32_t) (__PLLR__))) +#endif /* RCC_PLLQ_SUPPORT */ +/** @brief Macro to get the oscillator used as PLL clock source. + * @retval The oscillator used as PLL clock source. The returned value can be one + * of the following: + * @arg @ref RCC_PLLSOURCE_NONE No oscillator is used as PLL clock source. + * @arg @ref RCC_PLLSOURCE_HSI HSI oscillator is used as PLL clock source. + * @arg @ref RCC_PLLSOURCE_HSE HSE oscillator is used as PLL clock source. + */ +#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)) + +/** + * @brief Enable each clock output (RCC_PLLRCLK, RCC_PLLQCLK(*), RCC_PLLPCLK) + * @note Enabling clock outputs RCC_PLLPCLK and RCC_PLLQCLK(*) can be done at anytime + * without the need to stop the PLL in order to save power. But RCC_PLLRCLK cannot + * be stopped if used as System Clock. + * @note (*) RCC_PLLQCLK availability depends on devices + * @param __PLLCLOCKOUT__ specifies the PLL clock to be output. + * This parameter can be one or a combination of the following values: + * @arg @ref RCC_PLLPCLK This clock is used to generate the clock for the ADC. + * @if defined(STM32G081xx) + * @arg @ref RCC_PLLQCLK This Clock is used to generate the clock for the High Speed Timers, + * and the random analog generator (<=48 MHz). + * @endif + * @arg @ref RCC_PLLRCLK This Clock is used to generate the high speed system clock (up to 64MHz) + * @retval None + */ +#define __HAL_RCC_PLLCLKOUT_ENABLE(__PLLCLOCKOUT__) SET_BIT(RCC->PLLCFGR, (__PLLCLOCKOUT__)) + +/** + * @brief Disable each clock output (RCC_PLLRCLK, RCC_PLLQCLK(*), RCC_PLLPCLK) + * @note Disabling clock outputs RCC_PLLPCLK and RCC_PLLQCLK(*) can be done at anytime + * without the need to stop the PLL in order to save power. But RCC_PLLRCLK cannot + * be stopped if used as System Clock. + * @note (*) RCC_PLLQCLK availability depends on devices + * @param __PLLCLOCKOUT__ specifies the PLL clock to be output. + * This parameter can be one or a combination of the following values: + * @arg @ref RCC_PLLPCLK This clock may be used to generate the clock for the ADC, I2S1. + * @if defined(STM32G081xx) + * @arg @ref RCC_PLLQCLK This Clock may be used to generate the clock for the High Speed Timers, + * and RNG (<=48 MHz). + * @endif + * @arg @ref RCC_PLLRCLK This Clock is used to generate the high speed system clock (up to 64MHz) + * @retval None + */ +#define __HAL_RCC_PLLCLKOUT_DISABLE(__PLLCLOCKOUT__) CLEAR_BIT(RCC->PLLCFGR, (__PLLCLOCKOUT__)) + +/** + * @brief Get clock output enable status (RCC_PLLRCLK, RCC_PLLQCLK(*), RCC_PLLPCLK) + * @param __PLLCLOCKOUT__ specifies the output PLL clock to be checked. + * This parameter can be one of the following values: + * @arg RCC_PLLPCLK This clock may be used to generate the clock for ADC, I2S1. + * @if defined(STM32G081xx) + * @arg RCC_PLLQCLK This Clock may be used to generate the clock for the HS Timers, + * the RNG (<=48 MHz). + * @endif + * @arg @ref RCC_PLLRCLK This Clock is used to generate the high speed system clock (up to 64MHz) + * @retval SET / RESET + * @note (*) RCC_PLLQCLK availability depends on devices + */ +#define __HAL_RCC_GET_PLLCLKOUT_CONFIG(__PLLCLOCKOUT__) READ_BIT(RCC->PLLCFGR, (__PLLCLOCKOUT__)) + +/** + * @brief Macro to configure the system clock source. + * @param __SYSCLKSOURCE__ specifies the system clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_SYSCLKSOURCE_HSI HSI oscillator is used as system clock source. + * @arg @ref RCC_SYSCLKSOURCE_HSE HSE oscillator is used as system clock source. + * @arg @ref RCC_SYSCLKSOURCE_PLLCLK PLL output is used as system clock source. + * @arg @ref RCC_SYSCLKSOURCE_LSI LSI oscillator is used as system clock source. + * @arg @ref RCC_SYSCLKSOURCE_LSE LSE oscillator is used as system clock source. + * @retval None + */ +#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__) \ + MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__SYSCLKSOURCE__)) + +/** @brief Macro to get the clock source used as system clock. + * @retval The clock source used as system clock. The returned value can be one + * of the following: + * @arg @ref RCC_SYSCLKSOURCE_STATUS_HSI HSI used as system clock. + * @arg @ref RCC_SYSCLKSOURCE_STATUS_HSE HSE used as system clock. + * @arg @ref RCC_SYSCLKSOURCE_STATUS_PLLCLK PLL used as system clock. + * @arg @ref RCC_SYSCLKSOURCE_STATUS_LSI LSI used as system clock source. + * @arg @ref RCC_SYSCLKSOURCE_STATUS_LSE LSE used as system clock source. + */ +#define __HAL_RCC_GET_SYSCLK_SOURCE() (RCC->CFGR & RCC_CFGR_SWS) + +/** + * @brief Macro to configure the External Low Speed oscillator (LSE) drive capability. + * @note As the LSE is in the Backup domain and write access is denied to + * this domain after reset, you have to enable write access using + * HAL_PWR_EnableBkUpAccess() function before to configure the LSE + * (to be done once after reset). + * @param __LSEDRIVE__ specifies the new state of the LSE drive capability. + * This parameter can be one of the following values: + * @arg @ref RCC_LSEDRIVE_LOW LSE oscillator low drive capability. + * @arg @ref RCC_LSEDRIVE_MEDIUMLOW LSE oscillator medium low drive capability. + * @arg @ref RCC_LSEDRIVE_MEDIUMHIGH LSE oscillator medium high drive capability. + * @arg @ref RCC_LSEDRIVE_HIGH LSE oscillator high drive capability. + * @retval None + */ +#define __HAL_RCC_LSEDRIVE_CONFIG(__LSEDRIVE__) \ + MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, (uint32_t)(__LSEDRIVE__)) + +/** @brief Macro to configure the Microcontroller output clock. + * @param __MCOCLKSOURCE__ specifies the MCO clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_MCO1SOURCE_NOCLOCK MCO output disabled + * @arg @ref RCC_MCO1SOURCE_SYSCLK System clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_HSI HSI clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_HSE HSE clock selected as MCO sourcee + * @arg @ref RCC_MCO1SOURCE_PLLCLK Main PLL clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_LSI LSI clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_LSE LSE clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_PLLPCLK PLLP output clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_PLLQCLK PLLQ output clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_RTCCLK RTC clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_RTC_WKUP RTC_WKUP clock selected as MCO source + @if STM32G0C1xx + * @arg @ref RCC_MCO1SOURCE_HSI48 HSI48 clock selected as MCO source for devices with HSI48 + @endif + * @param __MCODIV__ specifies the MCO clock prescaler. + * This parameter can be one of the following values: + * @arg @ref RCC_MCODIV_1 MCO clock source is divided by 1 + * @arg @ref RCC_MCODIV_2 MCO clock source is divided by 2 + * @arg @ref RCC_MCODIV_4 MCO clock source is divided by 4 + * @arg @ref RCC_MCODIV_8 MCO clock source is divided by 8 + * @arg @ref RCC_MCODIV_16 MCO clock source is divided by 16 + * @arg @ref RCC_MCODIV_32 MCO clock source is divided by 32 + * @arg @ref RCC_MCODIV_64 MCO clock source is divided by 64 + * @arg @ref RCC_MCODIV_128 MCO clock source is divided by 128 + @if STM32G0C1xx + * @arg @ref RCC_MCODIV_256 MCO clock source is divided by 256 + * @arg @ref RCC_MCODIV_512 MCO clock source is divided by 512 + * @arg @ref RCC_MCODIV_1024 MCO clock source is divided by 1024 + @endif + */ +#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \ + MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), ((__MCOCLKSOURCE__) | (__MCODIV__))) + +#if defined(RCC_MCO2_SUPPORT) +/** @brief Macro to configure the Microcontroller output clock 2. + * @param __MCOCLKSOURCE__ specifies the MCO2 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_MCO2SOURCE_NOCLOCK MCO2 output disabled + * @arg @ref RCC_MCO2SOURCE_SYSCLK System clock selected as MCO source + * @arg @ref RCC_MCO2SOURCE_HSI HSI clock selected as MCO2 source + * @arg @ref RCC_MCO2SOURCE_HSE HSE clock selected as MCO2 sourcee + * @arg @ref RCC_MCO2SOURCE_PLLCLK Main PLL clock selected as MCO2 source + * @arg @ref RCC_MCO2SOURCE_LSI LSI clock selected as MCO2 source + * @arg @ref RCC_MCO2SOURCE_LSE LSE clock selected as MCO2 source + * @arg @ref RCC_MCO2SOURCE_PLLPCLK PLLP output clock selected as MCO2 source + * @arg @ref RCC_MCO2SOURCE_PLLQCLK PLLQ output clock selected as MCO2 source + * @arg @ref RCC_MCO2SOURCE_RTCCLK RTC clock selected as MCO2 source + * @arg @ref RCC_MCO2SOURCE_RTC_WKUP RTC_WKUP clock selected as MCO2 source + @if STM32G0C1xx + * @arg @ref RCC_MCO2SOURCE_HSI48 HSI48 clock selected as MCO2 source for devices with HSI48 + @endif + * @param __MCODIV__ specifies the MCO clock prescaler. + * This parameter can be one of the following values: + * @arg @ref RCC_MCO2DIV_1 MCO2 clock source is divided by 1 + * @arg @ref RCC_MCO2DIV_2 MCO2 clock source is divided by 2 + * @arg @ref RCC_MCO2DIV_4 MCO2 clock source is divided by 4 + * @arg @ref RCC_MCO2DIV_8 MCO2 clock source is divided by 8 + * @arg @ref RCC_MCO2DIV_16 MCO2 clock source is divided by 16 + * @arg @ref RCC_MCO2DIV_32 MCO2 clock source is divided by 32 + * @arg @ref RCC_MCO2DIV_64 MCO2 clock source is divided by 64 + * @arg @ref RCC_MCO2DIV_128 MCO2 clock source is divided by 128 + * @arg @ref RCC_MCO2DIV_256 MCO2 clock source is divided by 256 + * @arg @ref RCC_MCO2DIV_512 MCO2 clock source is divided by 512 + * @arg @ref RCC_MCO2DIV_1024 MCO2 clock source is divided by 1024 + */ +#define __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \ + MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2SEL | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | (__MCODIV__))) +#endif /* RCC_MCO2_SUPPORT */ + +/** + * @} + */ + +/** @defgroup RCC_Flags_Interrupts_Management Flags Interrupts Management + * @brief macros to manage the specified RCC Flags and interrupts. + * @{ + */ + +/** @brief Enable RCC interrupt. + * @param __INTERRUPT__ specifies the RCC interrupt sources to be enabled. + * This parameter can be any combination of the following values: + * @arg @ref RCC_IT_LSIRDY LSI ready interrupt + * @arg @ref RCC_IT_LSERDY LSE ready interrupt + * @arg @ref RCC_IT_HSIRDY HSI ready interrupt + * @arg @ref RCC_IT_HSERDY HSE ready interrupt + * @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt + @if STM32G0C1xx + * @arg @ref RCC_IT_HSI48RDY HSI48 ready interrupt for devices with HSI48 + @endif + * @retval None + */ +#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) SET_BIT(RCC->CIER, (__INTERRUPT__)) + +/** @brief Disable RCC interrupt. + * @param __INTERRUPT__ specifies the RCC interrupt sources to be disabled. + * This parameter can be any combination of the following values: + * @arg @ref RCC_IT_LSIRDY LSI ready interrupt + * @arg @ref RCC_IT_LSERDY LSE ready interrupt + * @arg @ref RCC_IT_HSIRDY HSI ready interrupt + * @arg @ref RCC_IT_HSERDY HSE ready interrupt + * @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt + @if STM32G0C1xx + * @arg @ref RCC_IT_HSI48RDY HSI48 ready interrupt for devices with HSI48 + @endif + * @retval None + */ +#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(RCC->CIER, (__INTERRUPT__)) + +/** @brief Clear RCC interrupt pending bits. + * @param __INTERRUPT__ specifies the interrupt pending bit to clear. + * This parameter can be any combination of the following values: + * @arg @ref RCC_IT_LSIRDY LSI ready interrupt + * @arg @ref RCC_IT_LSERDY LSE ready interrupt + * @arg @ref RCC_IT_HSIRDY HSI ready interrupt + * @arg @ref RCC_IT_HSERDY HSE ready interrupt + * @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt + * @arg @ref RCC_IT_CSS HSE Clock security system interrupt + * @arg @ref RCC_IT_LSECSS LSE Clock security system interrupt + @if STM32G0C1xx + * @arg @ref RCC_IT_HSI48RDY HSI48 ready interrupt for devices with HSI48 + @endif + * @retval None + */ +#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (RCC->CICR = (__INTERRUPT__)) + +/** @brief Check whether the RCC interrupt has occurred or not. + * @param __INTERRUPT__ specifies the RCC interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref RCC_IT_LSIRDY LSI ready interrupt + * @arg @ref RCC_IT_LSERDY LSE ready interrupt + * @arg @ref RCC_IT_HSIRDY HSI ready interrupt + * @arg @ref RCC_IT_HSERDY HSE ready interrupt + * @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt + * @arg @ref RCC_IT_CSS HSE Clock security system interrupt + * @arg @ref RCC_IT_LSECSS LSE Clock security system interrupt + @if STM32G0C1xx + * @arg @ref RCC_IT_HSI48RDY HSI48 ready interrupt for devices with HSI48 + @endif + * @retval The new state of __INTERRUPT__ (TRUE or FALSE). + */ +#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIFR & (__INTERRUPT__)) == (__INTERRUPT__)) + +/** @brief Set RMVF bit to clear the reset flags. + * The reset flags are: RCC_FLAG_OBLRST, RCC_FLAG_PINRST, RCC_FLAG_PWRRST, + * RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST. + * @retval None + */ +#define __HAL_RCC_CLEAR_RESET_FLAGS() (RCC->CSR |= RCC_CSR_RMVF) + +/** @brief Check whether the selected RCC flag is set or not. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref RCC_FLAG_HSIRDY HSI oscillator clock ready + * @arg @ref RCC_FLAG_HSERDY HSE oscillator clock ready + * @arg @ref RCC_FLAG_PLLRDY Main PLL clock ready + * @arg @ref RCC_FLAG_LSERDY LSE oscillator clock ready + * @arg @ref RCC_FLAG_LSECSSD Clock security system failure on LSE oscillator detection + * @arg @ref RCC_FLAG_LSIRDY LSI oscillator clock ready + @if STM32G0C1xx + * @arg @ref RCC_IT_HSI48RDY HSI48 ready interrupt for devices with HSI48 + @endif + * @arg @ref RCC_FLAG_PWRRST BOR or POR/PDR reset + * @arg @ref RCC_FLAG_OBLRST OBLRST reset + * @arg @ref RCC_FLAG_PINRST Pin reset + * @arg @ref RCC_FLAG_SFTRST Software reset + * @arg @ref RCC_FLAG_IWDGRST Independent Watchdog reset + * @arg @ref RCC_FLAG_WWDGRST Window Watchdog reset + * @arg @ref RCC_FLAG_LPWRRST Low Power reset + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#if defined(RCC_HSI48_SUPPORT) +#define __HAL_RCC_GET_FLAG(__FLAG__) \ + (((((((__FLAG__) >> 5U) == CR_REG_INDEX) ? RCC->CR : \ + ((((__FLAG__) >> 5U) == CRRCR_REG_INDEX) ? RCC->CRRCR : \ + ((((__FLAG__) >> 5U) == BDCR_REG_INDEX) ? RCC->BDCR : \ + ((((__FLAG__) >> 5U) == CSR_REG_INDEX) ? RCC->CSR : RCC->CIFR)))) & \ + (1U << ((__FLAG__) & RCC_FLAG_MASK))) != RESET) ? 1U : 0U) +#else +#define __HAL_RCC_GET_FLAG(__FLAG__) \ + (((((((__FLAG__) >> 5U) == CR_REG_INDEX) ? RCC->CR : \ + ((((__FLAG__) >> 5U) == BDCR_REG_INDEX) ? RCC->BDCR : \ + ((((__FLAG__) >> 5U) == CSR_REG_INDEX) ? RCC->CSR : RCC->CIFR))) & \ + (1U << ((__FLAG__) & RCC_FLAG_MASK))) != RESET) ? 1U : 0U) +#endif /* RCC_HSI48_SUPPORT */ + +/** + * @} + */ + +/** + * @} + */ + +/* Include RCC HAL Extended module */ +#include "stm32g0xx_hal_rcc_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup RCC_Exported_Functions + * @{ + */ + + +/** @addtogroup RCC_Exported_Functions_Group1 + * @{ + */ + +/* Initialization and de-initialization functions ******************************/ +HAL_StatusTypeDef HAL_RCC_DeInit(void); +HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct); +HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency); + +/** + * @} + */ + +/** @addtogroup RCC_Exported_Functions_Group2 + * @{ + */ + +/* Peripheral Control functions ************************************************/ +void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv); +void HAL_RCC_EnableCSS(void); +void HAL_RCC_EnableLSECSS(void); +void HAL_RCC_DisableLSECSS(void); +uint32_t HAL_RCC_GetSysClockFreq(void); +uint32_t HAL_RCC_GetHCLKFreq(void); +uint32_t HAL_RCC_GetPCLK1Freq(void); +void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct); +void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency); +uint32_t HAL_RCC_GetResetSource(void); +/* LSE & HSE CSS NMI IRQ handler */ +void HAL_RCC_NMI_IRQHandler(void); +/* User Callbacks in non blocking mode (IT mode) */ +void HAL_RCC_CSSCallback(void); +void HAL_RCC_LSECSSCallback(void); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_RCC_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h new file mode 100644 index 0000000..9c2cdda --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h @@ -0,0 +1,1590 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_rcc_ex.h + * @author MCD Application Team + * @brief Header file of RCC HAL Extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_RCC_EX_H +#define STM32G0xx_HAL_RCC_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup RCCEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup RCCEx_Exported_Types RCCEx Exported Types + * @{ + */ + +/** + * @brief RCC extended clocks structure definition + */ +typedef struct +{ + uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured. + This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */ + + uint32_t Usart1ClockSelection; /*!< Specifies USART1 clock source. + This parameter can be a value of @ref RCCEx_USART1_Clock_Source */ +#if defined(RCC_CCIPR_USART2SEL) + uint32_t Usart2ClockSelection; /*!< Specifies USART2 clock source. + This parameter can be a value of @ref RCCEx_USART2_Clock_Source */ +#endif /* RCC_CCIPR_USART2SEL */ + +#if defined(RCC_CCIPR_USART3SEL) + uint32_t Usart3ClockSelection; /*!< Specifies USART3 clock source. + This parameter can be a value of @ref RCCEx_USART3_Clock_Source */ +#endif /* RCC_CCIPR_USART3SEL */ + +#if defined(LPUART1) + uint32_t Lpuart1ClockSelection; /*!< Specifies LPUART1 clock source + This parameter can be a value of @ref RCCEx_LPUART1_Clock_Source */ +#endif /* LPUART1 */ + +#if defined(LPUART2) + uint32_t Lpuart2ClockSelection; /*!< Specifies LPUART2 clock source + This parameter can be a value of @ref RCCEx_LPUART2_Clock_Source */ +#endif /* LPUART2 */ + + uint32_t I2c1ClockSelection; /*!< Specifies I2C1 clock source + This parameter can be a value of @ref RCCEx_I2C1_Clock_Source */ + +#if defined(RCC_CCIPR_I2C2SEL) + uint32_t I2c2ClockSelection; /*!< Specifies I2C2 clock source + This parameter can be a value of @ref RCCEx_I2C2_Clock_Source */ +#endif /* RCC_CCIPR_I2C2SEL */ + + uint32_t I2s1ClockSelection; /*!< Specifies I2S1 clock source + This parameter can be a value of @ref RCCEx_I2S1_Clock_Source */ +#if defined(RCC_CCIPR2_I2S2SEL) + uint32_t I2s2ClockSelection; /*!< Specifies I2S2 clock source + This parameter can be a value of @ref RCCEx_I2S2_Clock_Source */ +#endif /* RCC_CCIPR2_I2S2SEL */ +#if defined(RCC_CCIPR_LPTIM1SEL) + uint32_t Lptim1ClockSelection; /*!< Specifies LPTIM1 clock source + This parameter can be a value of @ref RCCEx_LPTIM1_Clock_Source */ +#endif /* RCC_CCIPR_LPTIM1SEL */ +#if defined(RCC_CCIPR_LPTIM2SEL) + uint32_t Lptim2ClockSelection; /*!< Specifies LPTIM2 clock source + This parameter can be a value of @ref RCCEx_LPTIM2_Clock_Source */ +#endif /* RCC_CCIPR_LPTIM2SEL */ +#if defined(RNG) + uint32_t RngClockSelection; /*!< Specifies RNG clock source + This parameter can be a value of @ref RCCEx_RNG_Clock_Source */ +#endif /* RNG */ + uint32_t AdcClockSelection; /*!< Specifies ADC interface clock source + This parameter can be a value of @ref RCCEx_ADC_Clock_Source */ +#if defined(CEC) + uint32_t CecClockSelection; /*!< Specifies CEC Clock clock source + This parameter can be a value of @ref RCCEx_CEC_Clock_Source */ +#endif /* CEC */ +#if defined(RCC_CCIPR_TIM1SEL) + uint32_t Tim1ClockSelection; /*!< Specifies TIM1 Clock clock source + This parameter can be a value of @ref RCCEx_TIM1_Clock_Source */ +#endif /* RCC_CCIPR_TIM1SEL */ +#if defined(RCC_CCIPR_TIM15SEL) + uint32_t Tim15ClockSelection; /*!< Specifies TIM15 Clock clock source + This parameter can be a value of @ref RCCEx_TIM15_Clock_Source */ +#endif /* RCC_CCIPR_TIM15SEL */ + uint32_t RTCClockSelection; /*!< Specifies RTC clock source. + This parameter can be a value of @ref RCC_RTC_Clock_Source */ +#if defined(RCC_CCIPR2_USBSEL) + uint32_t UsbClockSelection; /*!< Specifies USB Clock clock source + This parameter can be a value of @ref RCCEx_USB_Clock_Source */ +#endif /* RCC_CCIPR2_USBSEL */ +#if defined(FDCAN1) || defined(FDCAN2) + uint32_t FdcanClockSelection; /*!< Specifies FDCAN Clock clock source + This parameter can be a value of @ref RCCEx_FDCAN_Clock_Source */ +#endif /* FDCAN1 || FDCAN2 */ +} RCC_PeriphCLKInitTypeDef; + +#if defined(CRS) + +/** + * @brief RCC_CRS Init structure definition + */ +typedef struct +{ + uint32_t Prescaler; /*!< Specifies the division factor of the SYNC signal. + This parameter can be a value of @ref RCCEx_CRS_SynchroDivider */ + + uint32_t Source; /*!< Specifies the SYNC signal source. + This parameter can be a value of @ref RCCEx_CRS_SynchroSource */ + + uint32_t Polarity; /*!< Specifies the input polarity for the SYNC signal source. + This parameter can be a value of @ref RCCEx_CRS_SynchroPolarity */ + + uint32_t ReloadValue; /*!< Specifies the value to be loaded in the frequency error counter with each SYNC event. + It can be calculated in using macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE(__FTARGET__, __FSYNC__) + This parameter must be a number between 0 and 0xFFFF or a value of @ref RCCEx_CRS_ReloadValueDefault .*/ + + uint32_t ErrorLimitValue; /*!< Specifies the value to be used to evaluate the captured frequency error value. + This parameter must be a number between 0 and 0xFF or a value of @ref RCCEx_CRS_ErrorLimitDefault */ + + uint32_t HSI48CalibrationValue; /*!< Specifies a user-programmable trimming value to the HSI48 oscillator. + This parameter must be a number between 0 and 0x7F or a value of @ref RCCEx_CRS_HSI48CalibrationDefault */ + +} RCC_CRSInitTypeDef; + +/** + * @brief RCC_CRS Synchronization structure definition + */ +typedef struct +{ + uint32_t ReloadValue; /*!< Specifies the value loaded in the Counter reload value. + This parameter must be a number between 0 and 0xFFFF */ + + uint32_t HSI48CalibrationValue; /*!< Specifies value loaded in HSI48 oscillator smooth trimming. + This parameter must be a number between 0 and 0x7F */ + + uint32_t FreqErrorCapture; /*!< Specifies the value loaded in the .FECAP, the frequency error counter + value latched in the time of the last SYNC event. + This parameter must be a number between 0 and 0xFFFF */ + + uint32_t FreqErrorDirection; /*!< Specifies the value loaded in the .FEDIR, the counting direction of the + frequency error counter latched in the time of the last SYNC event. + It shows whether the actual frequency is below or above the target. + This parameter must be a value of @ref RCCEx_CRS_FreqErrorDirection*/ + +} RCC_CRSSynchroInfoTypeDef; + +#endif /* CRS */ +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RCCEx_Exported_Constants RCCEx Exported Constants + * @{ + */ + +/** @defgroup RCCEx_LSCO_Clock_Source Low Speed Clock Source + * @{ + */ +#define RCC_LSCOSOURCE_LSI 0x00000000U /*!< LSI selection for low speed clock output */ +#define RCC_LSCOSOURCE_LSE RCC_BDCR_LSCOSEL /*!< LSE selection for low speed clock output */ +/** + * @} + */ + +/** @defgroup RCCEx_Periph_Clock_Selection Periph Clock Selection + * @{ + */ +#define RCC_PERIPHCLK_USART1 0x00000001U +#if defined(RCC_CCIPR_USART2SEL) +#define RCC_PERIPHCLK_USART2 0x00000002U +#endif /* RCC_CCIPR_USART2SEL */ +#if defined(RCC_CCIPR_USART3SEL) +#define RCC_PERIPHCLK_USART3 0x00000004U +#endif /* RCC_CCIPR_USART3SEL */ +#if defined(LPUART1) +#define RCC_PERIPHCLK_LPUART1 0x00000010U +#endif /* LPUART1 */ +#define RCC_PERIPHCLK_I2C1 0x00000020U +#if defined(RCC_CCIPR_I2C2SEL) +#define RCC_PERIPHCLK_I2C2 0x00000040U +#endif /* RCC_CCIPR_I2C2SEL */ +#if defined(RCC_CCIPR_LPTIM1SEL) +#define RCC_PERIPHCLK_LPTIM1 0x00000200U +#endif /* RCC_CCIPR_LPTIM1SEL */ +#if defined(RCC_CCIPR_LPTIM2SEL) +#define RCC_PERIPHCLK_LPTIM2 0x00000400U +#endif /* RCC_CCIPR_LPTIM2SEL */ +#define RCC_PERIPHCLK_I2S1 0x00000800U +#if defined(LPUART2) +#define RCC_PERIPHCLK_LPUART2 0x00001000U +#endif /* LPUART2 */ +#if defined(RCC_CCIPR2_I2S2SEL) +#define RCC_PERIPHCLK_I2S2 0x00002000U +#endif /* RCC_CCIPR2_I2S2SEL */ +#define RCC_PERIPHCLK_ADC 0x00004000U +#define RCC_PERIPHCLK_RTC 0x00020000U +#if defined(RCC_CCIPR_RNGSEL) +#define RCC_PERIPHCLK_RNG 0x00040000U +#endif /* RCC_CCIPR_RNGSEL */ +#if defined(RCC_CCIPR_CECSEL) +#define RCC_PERIPHCLK_CEC 0x00080000U +#endif /* RCC_CCIPR_CECSEL */ +#if defined(RCC_CCIPR_TIM1SEL) +#define RCC_PERIPHCLK_TIM1 0x00200000U +#endif /* RCC_CCIPR_TIM1SEL */ +#if defined(RCC_CCIPR_TIM15SEL) +#define RCC_PERIPHCLK_TIM15 0x00400000U +#endif /* RCC_CCIPR_TIM15SEL */ +#if defined(RCC_CCIPR2_USBSEL) +#define RCC_PERIPHCLK_USB 0x01000000U +#endif /* RCC_CCIPR2_USBSEL */ +#if defined(FDCAN1) || defined(FDCAN2) +#define RCC_PERIPHCLK_FDCAN 0x02000000U +#endif /* FDCAN1 || FDCAN2 */ +/** + * @} + */ + + +/** @defgroup RCCEx_USART1_Clock_Source RCC USART1 Clock Source + * @{ + */ +#define RCC_USART1CLKSOURCE_PCLK1 0x00000000U /*!< APB clock selected as USART1 clock */ +#define RCC_USART1CLKSOURCE_SYSCLK RCC_CCIPR_USART1SEL_0 /*!< SYSCLK clock selected as USART1 clock */ +#define RCC_USART1CLKSOURCE_HSI RCC_CCIPR_USART1SEL_1 /*!< HSI clock selected as USART1 clock */ +#define RCC_USART1CLKSOURCE_LSE (RCC_CCIPR_USART1SEL_0 | RCC_CCIPR_USART1SEL_1) /*!< LSE clock selected as USART1 clock */ +/** + * @} + */ + +#if defined(RCC_CCIPR_USART2SEL) +/** @defgroup RCCEx_USART2_Clock_Source RCC USART2 Clock Source + * @{ + */ +#define RCC_USART2CLKSOURCE_PCLK1 0x00000000U /*!< APB clock selected as USART2 clock */ +#define RCC_USART2CLKSOURCE_SYSCLK RCC_CCIPR_USART2SEL_0 /*!< SYSCLK clock selected as USART2 clock */ +#define RCC_USART2CLKSOURCE_HSI RCC_CCIPR_USART2SEL_1 /*!< HSI clock selected as USART2 clock */ +#define RCC_USART2CLKSOURCE_LSE (RCC_CCIPR_USART2SEL_0 | RCC_CCIPR_USART2SEL_1) /*!< LSE clock selected as USART2 clock */ +/** + * @} + */ +#endif /* RCC_CCIPR_USART2SEL */ +#if defined(RCC_CCIPR_USART3SEL) +/** @defgroup RCCEx_USART3_Clock_Source RCC USART3 Clock Source + * @{ + */ +#define RCC_USART3CLKSOURCE_PCLK1 0x00000000U /*!< APB clock selected as USART3 clock */ +#define RCC_USART3CLKSOURCE_SYSCLK RCC_CCIPR_USART3SEL_0 /*!< SYSCLK clock selected as USART3 clock */ +#define RCC_USART3CLKSOURCE_HSI RCC_CCIPR_USART3SEL_1 /*!< HSI clock selected as USART3 clock */ +#define RCC_USART3CLKSOURCE_LSE (RCC_CCIPR_USART3SEL_0 | RCC_CCIPR_USART3SEL_1) /*!< LSE clock selected as USART3 clock */ +/** + * @} + */ +#endif /* RCC_CCIPR_USART3SEL */ + +#if defined(LPUART1) +/** @defgroup RCCEx_LPUART1_Clock_Source RCC LPUART1 Clock Source + * @{ + */ +#define RCC_LPUART1CLKSOURCE_PCLK1 0x00000000U /*!< APB clock selected as LPUART1 clock */ +#define RCC_LPUART1CLKSOURCE_SYSCLK RCC_CCIPR_LPUART1SEL_0 /*!< SYSCLK clock selected as LPUART1 clock */ +#define RCC_LPUART1CLKSOURCE_HSI RCC_CCIPR_LPUART1SEL_1 /*!< HSI clock selected as LPUART1 clock */ +#define RCC_LPUART1CLKSOURCE_LSE (RCC_CCIPR_LPUART1SEL_0 | RCC_CCIPR_LPUART1SEL_1) /*!< LSE clock selected as LPUART1 clock */ +/** + * @} + */ +#endif /* LPUART1 */ + +#if defined(LPUART2) +/** @defgroup RCCEx_LPUART2_Clock_Source RCC LPUART2 Clock Source + * @{ + */ +#define RCC_LPUART2CLKSOURCE_PCLK1 0x00000000U /*!< APB clock selected as LPUART2 clock */ +#define RCC_LPUART2CLKSOURCE_SYSCLK RCC_CCIPR_LPUART2SEL_0 /*!< SYSCLK clock selected as LPUART2 clock */ +#define RCC_LPUART2CLKSOURCE_HSI RCC_CCIPR_LPUART2SEL_1 /*!< HSI clock selected as LPUART2 clock */ +#define RCC_LPUART2CLKSOURCE_LSE (RCC_CCIPR_LPUART2SEL_0 | RCC_CCIPR_LPUART2SEL_1) /*!< LSE clock selected as LPUART2 clock */ +/** + * @} + */ +#endif /* LPUART2 */ + +/** @defgroup RCCEx_I2C1_Clock_Source RCC I2C1 Clock Source + * @{ + */ +#define RCC_I2C1CLKSOURCE_PCLK1 0x00000000U /*!< APB clock selected as I2C1 clock */ +#define RCC_I2C1CLKSOURCE_SYSCLK RCC_CCIPR_I2C1SEL_0 /*!< SYSCLK clock selected as I2C1 clock */ +#define RCC_I2C1CLKSOURCE_HSI RCC_CCIPR_I2C1SEL_1 /*!< HSI clock selected as I2C1 clock */ +/** + * @} + */ + +#if defined(RCC_CCIPR_I2C2SEL) +/** @defgroup RCCEx_I2C2_Clock_Source RCC I2C2 Clock Source + * @{ + */ +#define RCC_I2C2CLKSOURCE_PCLK1 0x00000000U /*!< APB clock selected as I2C2 clock */ +#define RCC_I2C2CLKSOURCE_SYSCLK RCC_CCIPR_I2C2SEL_0 /*!< SYSCLK clock selected as I2C2 clock */ +#define RCC_I2C2CLKSOURCE_HSI RCC_CCIPR_I2C2SEL_1 /*!< HSI clock selected as I2C2 clock */ +/** + * @} + */ +#endif /* RCC_CCIPR_I2C2SEL */ + +/** @defgroup RCCEx_I2S1_Clock_Source RCC I2S1 Clock Source + * @{ + */ +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +#define RCC_I2S1CLKSOURCE_SYSCLK 0x00000000U /*!< SYSCLK clock selected as I2S1 clock */ +#define RCC_I2S1CLKSOURCE_PLL RCC_CCIPR2_I2S1SEL_0 /*!< PLL "P" selected as I2S1 clock */ +#define RCC_I2S1CLKSOURCE_HSI RCC_CCIPR2_I2S1SEL_1 /*!< HSI clock selected as I2S1 clock */ +#define RCC_I2S1CLKSOURCE_EXT RCC_CCIPR2_I2S1SEL /*!< External I2S clock source selected as I2S1 clock */ +#else +#define RCC_I2S1CLKSOURCE_SYSCLK 0x00000000U /*!< SYSCLK clock selected as I2S1 clock */ +#define RCC_I2S1CLKSOURCE_PLL RCC_CCIPR_I2S1SEL_0 /*!< PLL "P" selected as I2S1 clock */ +#define RCC_I2S1CLKSOURCE_HSI RCC_CCIPR_I2S1SEL_1 /*!< HSI clock selected as I2S1 clock */ +#define RCC_I2S1CLKSOURCE_EXT RCC_CCIPR_I2S1SEL /*!< External I2S clock source selected as I2S1 clock */ +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ +/** + * @} + */ + +#if defined(RCC_CCIPR2_I2S2SEL) +/** @defgroup RCCEx_I2S2_Clock_Source RCC I2S2 Clock Source + * @{ + */ +#define RCC_I2S2CLKSOURCE_SYSCLK 0x00000000U /*!< SYSCLK clock selected as I2S2 clock */ +#define RCC_I2S2CLKSOURCE_PLL RCC_CCIPR2_I2S2SEL_0 /*!< PLL "P" selected as I2S2 clock */ +#define RCC_I2S2CLKSOURCE_HSI RCC_CCIPR2_I2S2SEL_1 /*!< HSI clock selected as I2S2 clock */ +#define RCC_I2S2CLKSOURCE_EXT RCC_CCIPR2_I2S2SEL /*!< External I2S clock source selected as I2S2 clock */ +/** + * @} + */ +#endif /* RCC_CCIPR2_I2S2SEL */ + +#if defined(RCC_CCIPR_LPTIM1SEL) +/** @defgroup RCCEx_LPTIM1_Clock_Source RCC LPTIM1 Clock Source + * @{ + */ +#define RCC_LPTIM1CLKSOURCE_PCLK1 0x00000000U /*!< APB clock selected as LPTimer 1 clock */ +#define RCC_LPTIM1CLKSOURCE_LSI RCC_CCIPR_LPTIM1SEL_0 /*!< LSI clock selected as LPTimer 1 clock */ +#define RCC_LPTIM1CLKSOURCE_HSI RCC_CCIPR_LPTIM1SEL_1 /*!< HSI clock selected as LPTimer 1 clock */ +#define RCC_LPTIM1CLKSOURCE_LSE RCC_CCIPR_LPTIM1SEL /*!< LSE clock selected as LPTimer 1 clock */ +/** + * @} + */ +#endif /* RCC_CCIPR_LPTIM1SEL */ + +#if defined(RCC_CCIPR_LPTIM2SEL) +/** @defgroup RCCEx_LPTIM2_Clock_Source RCC LPTIM2 Clock Source + * @{ + */ +#define RCC_LPTIM2CLKSOURCE_PCLK1 0x00000000U /*!< APB clock selected as LPTimer 2 clock */ +#define RCC_LPTIM2CLKSOURCE_LSI RCC_CCIPR_LPTIM2SEL_0 /*!< LSI clock selected as LPTimer 2 clock */ +#define RCC_LPTIM2CLKSOURCE_HSI RCC_CCIPR_LPTIM2SEL_1 /*!< HSI clock selected as LPTimer 2 clock */ +#define RCC_LPTIM2CLKSOURCE_LSE RCC_CCIPR_LPTIM2SEL /*!< LSE clock selected as LPTimer 2 clock */ +/** + * @} + */ +#endif /* RCC_CCIPR_LPTIM2SEL */ + +#if defined(RNG) +/** @defgroup RCCEx_RNG_Clock_Source RCC RNG Clock Source + * @{ + */ +#define RCC_RNGCLKSOURCE_NONE 0x00000000U /*!< No clock selected */ +#define RCC_RNGCLKSOURCE_HSI_DIV8 RCC_CCIPR_RNGSEL_0 /*!< HSI oscillator divided by 8 clock selected as RNG clock */ +#define RCC_RNGCLKSOURCE_SYSCLK RCC_CCIPR_RNGSEL_1 /*!< SYSCLK selected as RNG clock */ +#define RCC_RNGCLKSOURCE_PLL (RCC_CCIPR_RNGSEL_0|RCC_CCIPR_RNGSEL_1) /*!< PLL "Q" selected as RNG clock */ + +/** + * @} + */ + +/** @defgroup RCCEx_RNG_Division_factor RCC RNG Division factor + * @{ + */ +#define RCC_RNGCLK_DIV1 0x00000000U /*!< RNG clock not divided */ +#define RCC_RNGCLK_DIV2 RCC_CCIPR_RNGDIV_0 /*!< RNG clock divided by 2 */ +#define RCC_RNGCLK_DIV4 RCC_CCIPR_RNGDIV_1 /*!< RNG clock divided by 4 */ +#define RCC_RNGCLK_DIV8 (RCC_CCIPR_RNGDIV_0|RCC_CCIPR_RNGDIV_1) /*!< RNG clock divided by 8 */ + +/** + * @} + */ +#endif /* RNG */ + +#if defined(FDCAN1) || defined(FDCAN2) +/** @defgroup RCCEx_FDCAN_Clock_Source RCC FDCAN Clock Source + * @{ + */ +#define RCC_FDCANCLKSOURCE_PCLK1 0x00000000U /*!< PCLK1 selected as FDCAN clock */ +#define RCC_FDCANCLKSOURCE_PLL RCC_CCIPR2_FDCANSEL_0 /*!< PLL "Q" selected as FDCAN clock */ +#define RCC_FDCANCLKSOURCE_HSE RCC_CCIPR2_FDCANSEL_1 /*!< HSE oscillator clock selected as FDCAN clock */ + +/** + * @} + */ +#endif /* FDCAN1 || FDCAN2 */ + +#if defined(RCC_CCIPR2_USBSEL) +/** @defgroup RCCEx_USB_Clock_Source USB Clock Source + * @{ + */ +#if defined(RCC_HSI48_SUPPORT) +#define RCC_USBCLKSOURCE_HSI48 0x00000000U /*!< HSI48 oscillator clock selected as USB clock */ +#endif /* RCC_HSI48_SUPPORT */ +#define RCC_USBCLKSOURCE_HSE RCC_CCIPR2_USBSEL_0 /*!< HSE oscillator clock selected as USB clock */ +#define RCC_USBCLKSOURCE_PLL RCC_CCIPR2_USBSEL_1 /*!< PLL "Q" selected as USB clock */ +/** + * @} + */ +#endif /* RCC_CCIPR2_USBSEL */ + +/** @defgroup RCCEx_ADC_Clock_Source RCC ADC Clock Source + * @{ + */ + +#define RCC_ADCCLKSOURCE_SYSCLK 0x00000000U /*!< SYSCLK used as ADC clock */ +#define RCC_ADCCLKSOURCE_PLLADC RCC_CCIPR_ADCSEL_0 /*!< PLL "P" (PLLADC) used as ADC clock */ +#define RCC_ADCCLKSOURCE_HSI RCC_CCIPR_ADCSEL_1 /*!< HSI used as ADC clock */ +/** + * @} + */ + +#if defined(CEC) +/** @defgroup RCCEx_CEC_Clock_Source RCC CEC Clock Source + * @{ + */ +#define RCC_CECCLKSOURCE_HSI_DIV488 0x00000000U /*!< HSI oscillator clock divided by 488 used as default CEC clock */ +#define RCC_CECCLKSOURCE_LSE RCC_CCIPR_CECSEL /*!< LSE oscillator clock used as CEC clock */ +/** + * @} + */ +#endif /* CEC */ + +#if defined(RCC_CCIPR_TIM1SEL) +/** @defgroup RCCEx_TIM1_Clock_Source RCC TIM1 Clock Source + * @{ + */ +#define RCC_TIM1CLKSOURCE_PCLK1 0x00000000U /*!< APB clock selected as Timer 1 clock */ +#define RCC_TIM1CLKSOURCE_PLL RCC_CCIPR_TIM1SEL /*!< PLL "Q" clock selected as Timer 1 clock */ +/** + * @} + */ +#endif /* RCC_CCIPR_TIM1SEL */ + +#if defined(RCC_CCIPR_TIM15SEL) +/** @defgroup RCCEx_TIM15_Clock_Source RCC TIM15 Clock Source + * @{ + */ +#define RCC_TIM15CLKSOURCE_PCLK1 0x00000000U /*!< APB clock selected as Timer 15 clock */ +#define RCC_TIM15CLKSOURCE_PLL RCC_CCIPR_TIM15SEL /*!< PLL "Q" clock selected as Timer 15 clock */ + +/** + * @} + */ +#endif /* RCC_CCIPR_TIM15SEL */ + +#if defined(CRS) + +/** @defgroup RCCEx_CRS_Status RCCEx CRS Status + * @{ + */ +#define RCC_CRS_NONE 0x00000000U +#define RCC_CRS_TIMEOUT 0x00000001U +#define RCC_CRS_SYNCOK 0x00000002U +#define RCC_CRS_SYNCWARN 0x00000004U +#define RCC_CRS_SYNCERR 0x00000008U +#define RCC_CRS_SYNCMISS 0x00000010U +#define RCC_CRS_TRIMOVF 0x00000020U +/** + * @} + */ + +/** @defgroup RCCEx_CRS_SynchroSource RCCEx CRS SynchroSource + * @{ + */ +#define RCC_CRS_SYNC_SOURCE_GPIO 0x00000000U /*!< Synchro Signal source GPIO */ +#define RCC_CRS_SYNC_SOURCE_LSE CRS_CFGR_SYNCSRC_0 /*!< Synchro Signal source LSE */ +#define RCC_CRS_SYNC_SOURCE_USB CRS_CFGR_SYNCSRC_1 /*!< Synchro Signal source USB SOF (default)*/ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_SynchroDivider RCCEx CRS SynchroDivider + * @{ + */ +#define RCC_CRS_SYNC_DIV1 0x00000000U /*!< Synchro Signal not divided (default) */ +#define RCC_CRS_SYNC_DIV2 CRS_CFGR_SYNCDIV_0 /*!< Synchro Signal divided by 2 */ +#define RCC_CRS_SYNC_DIV4 CRS_CFGR_SYNCDIV_1 /*!< Synchro Signal divided by 4 */ +#define RCC_CRS_SYNC_DIV8 (CRS_CFGR_SYNCDIV_1 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 8 */ +#define RCC_CRS_SYNC_DIV16 CRS_CFGR_SYNCDIV_2 /*!< Synchro Signal divided by 16 */ +#define RCC_CRS_SYNC_DIV32 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 32 */ +#define RCC_CRS_SYNC_DIV64 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_1) /*!< Synchro Signal divided by 64 */ +#define RCC_CRS_SYNC_DIV128 CRS_CFGR_SYNCDIV /*!< Synchro Signal divided by 128 */ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_SynchroPolarity RCCEx CRS SynchroPolarity + * @{ + */ +#define RCC_CRS_SYNC_POLARITY_RISING 0x00000000U /*!< Synchro Active on rising edge (default) */ +#define RCC_CRS_SYNC_POLARITY_FALLING CRS_CFGR_SYNCPOL /*!< Synchro Active on falling edge */ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_ReloadValueDefault RCCEx CRS ReloadValueDefault + * @{ + */ +#define RCC_CRS_RELOADVALUE_DEFAULT 0x0000BB7FU /*!< The reset value of the RELOAD field corresponds + to a target frequency of 48 MHz and a synchronization signal frequency of 1 kHz (SOF signal from USB). */ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_ErrorLimitDefault RCCEx CRS ErrorLimitDefault + * @{ + */ +#define RCC_CRS_ERRORLIMIT_DEFAULT 0x00000022U /*!< Default Frequency error limit */ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_HSI48CalibrationDefault RCCEx CRS HSI48CalibrationDefault + * @{ + */ +#define RCC_CRS_HSI48CALIBRATION_DEFAULT 0x00000040U /*!< The default value is 64, which corresponds to the middle of the trimming interval. + The trimming step is specified in the product datasheet. A higher TRIM value + corresponds to a higher output frequency */ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_FreqErrorDirection RCCEx CRS FreqErrorDirection + * @{ + */ +#define RCC_CRS_FREQERRORDIR_UP 0x00000000U /*!< Upcounting direction, the actual frequency is above the target */ +#define RCC_CRS_FREQERRORDIR_DOWN CRS_ISR_FEDIR /*!< Downcounting direction, the actual frequency is below the target */ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_Interrupt_Sources RCCEx CRS Interrupt Sources + * @{ + */ +#define RCC_CRS_IT_SYNCOK CRS_CR_SYNCOKIE /*!< SYNC event OK */ +#define RCC_CRS_IT_SYNCWARN CRS_CR_SYNCWARNIE /*!< SYNC warning */ +#define RCC_CRS_IT_ERR CRS_CR_ERRIE /*!< Error */ +#define RCC_CRS_IT_ESYNC CRS_CR_ESYNCIE /*!< Expected SYNC */ +#define RCC_CRS_IT_SYNCERR CRS_CR_ERRIE /*!< SYNC error */ +#define RCC_CRS_IT_SYNCMISS CRS_CR_ERRIE /*!< SYNC missed */ +#define RCC_CRS_IT_TRIMOVF CRS_CR_ERRIE /*!< Trimming overflow or underflow */ + +/** + * @} + */ + +/** @defgroup RCCEx_CRS_Flags RCCEx CRS Flags + * @{ + */ +#define RCC_CRS_FLAG_SYNCOK CRS_ISR_SYNCOKF /*!< SYNC event OK flag */ +#define RCC_CRS_FLAG_SYNCWARN CRS_ISR_SYNCWARNF /*!< SYNC warning flag */ +#define RCC_CRS_FLAG_ERR CRS_ISR_ERRF /*!< Error flag */ +#define RCC_CRS_FLAG_ESYNC CRS_ISR_ESYNCF /*!< Expected SYNC flag */ +#define RCC_CRS_FLAG_SYNCERR CRS_ISR_SYNCERR /*!< SYNC error */ +#define RCC_CRS_FLAG_SYNCMISS CRS_ISR_SYNCMISS /*!< SYNC missed*/ +#define RCC_CRS_FLAG_TRIMOVF CRS_ISR_TRIMOVF /*!< Trimming overflow or underflow */ + +/** + * @} + */ + +#endif /* CRS */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup RCCEx_Exported_Macros RCCEx Exported Macros + * @{ + */ + + +/** @brief Macro to configure the I2C1 clock (I2C1CLK). + * + * @param __I2C1_CLKSOURCE__ specifies the I2C1 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_I2C1CLKSOURCE_HSI HSI selected as I2C1 clock + * @arg @ref RCC_I2C1CLKSOURCE_SYSCLK System Clock selected as I2C1 clock + */ +#define __HAL_RCC_I2C1_CONFIG(__I2C1_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2C1SEL, (uint32_t)(__I2C1_CLKSOURCE__)) + +/** @brief Macro to get the I2C1 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_I2C1CLKSOURCE_HSI HSI selected as I2C1 clock + * @arg @ref RCC_I2C1CLKSOURCE_SYSCLK System Clock selected as I2C1 clock + */ +#define __HAL_RCC_GET_I2C1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_I2C1SEL))) + +#if defined(RCC_CCIPR_I2C2SEL) +/** @brief Macro to configure the I2C2 clock (I2C2CLK). + * + * @param __I2C2_CLKSOURCE__ specifies the I2C2 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_I2C2CLKSOURCE_HSI HSI selected as I2C2 clock + * @arg @ref RCC_I2C2CLKSOURCE_SYSCLK System Clock selected as I2C2 clock + */ +#define __HAL_RCC_I2C2_CONFIG(__I2C2_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2C2SEL, (uint32_t)(__I2C2_CLKSOURCE__)) + +/** @brief Macro to get the I2C2 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_I2C2CLKSOURCE_HSI HSI selected as I2C2 clock + * @arg @ref RCC_I2C2CLKSOURCE_SYSCLK System Clock selected as I2C2 clock + */ +#define __HAL_RCC_GET_I2C2_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_I2C2SEL))) +#endif /* RCC_CCIPR_I2C2SEL */ + +/** @brief Macro to configure the I2S1 clock (I2S1CLK). + * + * @param __I2S1_CLKSOURCE__ specifies the I2S1 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_I2S1CLKSOURCE_SYSCLK System Clock selected as I2S1 clock + * @arg @ref RCC_I2S1CLKSOURCE_PLL PLLP Clock selected as I2S1 clock + * @arg @ref RCC_I2S1CLKSOURCE_HSI HSI Clock selected as I2S1 clock + * @arg @ref RCC_I2S1CLKSOURCE_EXT External clock selected as I2S1 clock + */ +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +#define __HAL_RCC_I2S1_CONFIG(__I2S1_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_I2S1SEL, (uint32_t)(__I2S1_CLKSOURCE__)) +#else +#define __HAL_RCC_I2S1_CONFIG(__I2S1_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S1SEL, (uint32_t)(__I2S1_CLKSOURCE__)) +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ +/** @brief Macro to get the I2S1 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_I2S1CLKSOURCE_SYSCLK System Clock selected as I2S1 clock + * @arg @ref RCC_I2S1CLKSOURCE_PLL PLLP Clock selected as I2S1 clock + * @arg @ref RCC_I2S1CLKSOURCE_HSI HSI Clock selected as I2S1 clock + * @arg @ref RCC_I2S1CLKSOURCE_EXT External clock selected as I2S1 clock + */ +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +#define __HAL_RCC_GET_I2S1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_I2S1SEL))) +#else +#define __HAL_RCC_GET_I2S1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_I2S1SEL))) +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + +#if defined(RCC_CCIPR2_I2S2SEL) +/** @brief Macro to configure the I2S2 clock (I2S2CLK). + * + * @param __I2S2_CLKSOURCE__ specifies the I2S2 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_I2S2CLKSOURCE_SYSCLK System Clock selected as I2S2 clock + * @arg @ref RCC_I2S2CLKSOURCE_PLL PLLP Clock selected as I2S2 clock + * @arg @ref RCC_I2S2CLKSOURCE_HSI HSI Clock selected as I2S2 clock + * @arg @ref RCC_I2S2CLKSOURCE_EXT External clock selected as I2S2 clock + */ +#define __HAL_RCC_I2S2_CONFIG(__I2S2_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_I2S2SEL, (uint32_t)(__I2S2_CLKSOURCE__)) + +/** @brief Macro to get the I2S2 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_I2S2CLKSOURCE_SYSCLK System Clock selected as I2S2 clock + * @arg @ref RCC_I2S2CLKSOURCE_PLL PLLP Clock selected as I2S2 clock + * @arg @ref RCC_I2S2CLKSOURCE_HSI HSI Clock selected as I2S2 clock + * @arg @ref RCC_I2S2CLKSOURCE_EXT External clock selected as I2S2 clock + */ +#define __HAL_RCC_GET_I2S2_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_I2S2SEL))) +#endif /* RCC_CCIPR2_I2S2SEL */ + +/** @brief Macro to configure the USART1 clock (USART1CLK). + * + * @param __USART1_CLKSOURCE__ specifies the USART1 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_USART1CLKSOURCE_PCLK1 PCLK1 selected as USART1 clock + * @arg @ref RCC_USART1CLKSOURCE_HSI HSI selected as USART1 clock + * @arg @ref RCC_USART1CLKSOURCE_SYSCLK System Clock selected as USART1 clock + * @arg @ref RCC_USART1CLKSOURCE_LSE LSE selected as USART1 clock + */ +#define __HAL_RCC_USART1_CONFIG(__USART1_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, (uint32_t)(__USART1_CLKSOURCE__)) + +/** @brief Macro to get the USART1 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_USART1CLKSOURCE_PCLK1 PCLK1 selected as USART1 clock + * @arg @ref RCC_USART1CLKSOURCE_HSI HSI selected as USART1 clock + * @arg @ref RCC_USART1CLKSOURCE_SYSCLK System Clock selected as USART1 clock + * @arg @ref RCC_USART1CLKSOURCE_LSE LSE selected as USART1 clock + */ +#define __HAL_RCC_GET_USART1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_USART1SEL))) + +#if defined(RCC_CCIPR_USART2SEL) +/** @brief Macro to configure the USART2 clock (USART2CLK). + * + * @param __USART2_CLKSOURCE__ specifies the USART2 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_USART2CLKSOURCE_PCLK1 PCLK1 selected as USART2 clock + * @arg @ref RCC_USART2CLKSOURCE_HSI HSI selected as USART2 clock + * @arg @ref RCC_USART2CLKSOURCE_SYSCLK System Clock selected as USART2 clock + * @arg @ref RCC_USART2CLKSOURCE_LSE LSE selected as USART2 clock + */ +#define __HAL_RCC_USART2_CONFIG(__USART2_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART2SEL, (uint32_t)(__USART2_CLKSOURCE__)) + +/** @brief Macro to get the USART2 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_USART2CLKSOURCE_PCLK1 PCLK1 selected as USART2 clock + * @arg @ref RCC_USART2CLKSOURCE_HSI HSI selected as USART2 clock + * @arg @ref RCC_USART2CLKSOURCE_SYSCLK System Clock selected as USART2 clock + * @arg @ref RCC_USART2CLKSOURCE_LSE LSE selected as USART2 clock + */ +#define __HAL_RCC_GET_USART2_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_USART2SEL))) +#endif /* RCC_CCIPR_USART2SEL */ + +#if defined(RCC_CCIPR_USART3SEL) +/** @brief Macro to configure the USART3 clock (USART3CLK). + * + * @param __USART3_CLKSOURCE__ specifies the USART3 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_USART3CLKSOURCE_PCLK1 PCLK1 selected as USART3 clock + * @arg @ref RCC_USART3CLKSOURCE_HSI HSI selected as USART3 clock + * @arg @ref RCC_USART3CLKSOURCE_SYSCLK System Clock selected as USART3 clock + * @arg @ref RCC_USART3CLKSOURCE_LSE LSE selected as USART3 clock + */ +#define __HAL_RCC_USART3_CONFIG(__USART3_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART3SEL, (uint32_t)(__USART3_CLKSOURCE__)) + +/** @brief Macro to get the USART3 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_USART3CLKSOURCE_PCLK1 PCLK1 selected as USART3 clock + * @arg @ref RCC_USART3CLKSOURCE_HSI HSI selected as USART3 clock + * @arg @ref RCC_USART3CLKSOURCE_SYSCLK System Clock selected as USART3 clock + * @arg @ref RCC_USART3CLKSOURCE_LSE LSE selected as USART3 clock + */ +#define __HAL_RCC_GET_USART3_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_USART3SEL))) +#endif /* RCC_CCIPR_USART3SEL */ + +#if defined(RCC_CCIPR_LPUART1SEL) +/** @brief Macro to configure the LPUART1 clock (LPUART1CLK). + * + * @param __LPUART1_CLKSOURCE__ specifies the LPUART1 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_LPUART1CLKSOURCE_PCLK1 PCLK1 selected as LPUART1 clock + * @arg @ref RCC_LPUART1CLKSOURCE_HSI HSI selected as LPUART1 clock + * @arg @ref RCC_LPUART1CLKSOURCE_SYSCLK System Clock selected as LPUART1 clock + * @arg @ref RCC_LPUART1CLKSOURCE_LSE LSE selected as LPUART1 clock + */ +#define __HAL_RCC_LPUART1_CONFIG(__LPUART1_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, (uint32_t)(__LPUART1_CLKSOURCE__)) + +/** @brief Macro to get the LPUART1 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_LPUART1CLKSOURCE_PCLK1 PCLK1 selected as LPUART1 clock + * @arg @ref RCC_LPUART1CLKSOURCE_HSI HSI selected as LPUART1 clock + * @arg @ref RCC_LPUART1CLKSOURCE_SYSCLK System Clock selected as LPUART1 clock + * @arg @ref RCC_LPUART1CLKSOURCE_LSE LSE selected as LPUART1 clock + */ +#define __HAL_RCC_GET_LPUART1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_LPUART1SEL))) +#endif /* RCC_CCIPR_LPUART1SEL */ + +#if defined(RCC_CCIPR_LPUART2SEL) +/** @brief Macro to configure the LPUART2 clock (LPUART2CLK). + * + * @param __LPUART2_CLKSOURCE__ specifies the LPUART2 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_LPUART2CLKSOURCE_PCLK1 PCLK1 selected as LPUART2 clock + * @arg @ref RCC_LPUART2CLKSOURCE_HSI HSI selected as LPUART2 clock + * @arg @ref RCC_LPUART2CLKSOURCE_SYSCLK System Clock selected as LPUART2 clock + * @arg @ref RCC_LPUART2CLKSOURCE_LSE LSE selected as LPUART2 clock + */ +#define __HAL_RCC_LPUART2_CONFIG(__LPUART2_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART2SEL, (uint32_t)(__LPUART2_CLKSOURCE__)) + +/** @brief Macro to get the LPUART2 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_LPUART2CLKSOURCE_PCLK1 PCLK1 selected as LPUART2 clock + * @arg @ref RCC_LPUART2CLKSOURCE_HSI HSI selected as LPUART2 clock + * @arg @ref RCC_LPUART2CLKSOURCE_SYSCLK System Clock selected as LPUART2 clock + * @arg @ref RCC_LPUART2CLKSOURCE_LSE LSE selected as LPUART2 clock + */ +#define __HAL_RCC_GET_LPUART2_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_LPUART2SEL))) +#endif /* RCC_CCIPR_LPUART2SEL */ + +#if defined(RCC_CCIPR_LPTIM1SEL) +/** @brief Macro to configure the LPTIM1 clock (LPTIM1CLK). + * + * @param __LPTIM1_CLKSOURCE__ specifies the LPTIM1 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_LPTIM1CLKSOURCE_PCLK1 PCLK1 selected as LPTIM1 clock + * @arg @ref RCC_LPTIM1CLKSOURCE_LSI HSI selected as LPTIM1 clock + * @arg @ref RCC_LPTIM1CLKSOURCE_HSI LSI selected as LPTIM1 clock + * @arg @ref RCC_LPTIM1CLKSOURCE_LSE LSE selected as LPTIM1 clock + */ +#define __HAL_RCC_LPTIM1_CONFIG(__LPTIM1_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL, (uint32_t)(__LPTIM1_CLKSOURCE__)) + +/** @brief Macro to get the LPTIM1 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_LPTIM1CLKSOURCE_PCLK1 PCLK1 selected as LPUART1 clock + * @arg @ref RCC_LPTIM1CLKSOURCE_LSI HSI selected as LPUART1 clock + * @arg @ref RCC_LPTIM1CLKSOURCE_HSI System Clock selected as LPUART1 clock + * @arg @ref RCC_LPTIM1CLKSOURCE_LSE LSE selected as LPUART1 clock + */ +#define __HAL_RCC_GET_LPTIM1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL))) +#endif /* RCC_CCIPR_LPTIM1SEL */ + +#if defined(RCC_CCIPR_LPTIM2SEL) +/** @brief Macro to configure the LPTIM2 clock (LPTIM2CLK). + * + * @param __LPTIM2_CLKSOURCE__ specifies the LPTIM2 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_LPTIM2CLKSOURCE_PCLK1 PCLK1 selected as LPTIM2 clock + * @arg @ref RCC_LPTIM2CLKSOURCE_LSI HSI selected as LPTIM2 clock + * @arg @ref RCC_LPTIM2CLKSOURCE_HSI LSI selected as LPTIM2 clock + * @arg @ref RCC_LPTIM2CLKSOURCE_LSE LSE selected as LPTIM2 clock + */ +#define __HAL_RCC_LPTIM2_CONFIG(__LPTIM2_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM2SEL, (uint32_t)(__LPTIM2_CLKSOURCE__)) + +/** @brief Macro to get the LPTIM2 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_LPTIM2CLKSOURCE_PCLK1 PCLK1 selected as LPTIM2 clock + * @arg @ref RCC_LPTIM2CLKSOURCE_LSI HSI selected as LPTIM2 clock + * @arg @ref RCC_LPTIM2CLKSOURCE_HSI System Clock selected as LPTIM2 clock + * @arg @ref RCC_LPTIM2CLKSOURCE_LSE LSE selected as LPTIM2 clock + */ +#define __HAL_RCC_GET_LPTIM2_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_LPTIM2SEL))) +#endif /* RCC_CCIPR_LPTIM2SEL */ + +#if defined(CEC) +/** @brief Macro to configure the CEC clock (CECCLK). + * + * @param __CEC_CLKSOURCE__ specifies the CEC clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_CECCLKSOURCE_HSI_DIV488 HSI_DIV_488 selected as CEC clock + * @arg @ref RCC_CECCLKSOURCE_LSE LSE selected as CEC clock + */ +#define __HAL_RCC_CEC_CONFIG(__CEC_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CECSEL, (uint32_t)(__CEC_CLKSOURCE__)) + +/** @brief Macro to get the CEC clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_CECCLKSOURCE_HSI_DIV488 HSI_DIV_488 Clock selected as CEC clock + * @arg @ref RCC_CECCLKSOURCE_LSE LSE selected as CEC clock + */ +#define __HAL_RCC_GET_CEC_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_CECSEL))) +#endif /* CEC */ + +#if defined(RNG) +/** @brief Macro to configure the RNG clock. + * + * + * @param __RNG_CLKSOURCE__ specifies the RNG clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_RNGCLKSOURCE_NONE No clock selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_HSI_DIV8 HSI Clock divided by 8 selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_SYSCLK System Clock selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_PLL PLLQ Output Clock selected as RNG clock + */ +#define __HAL_RCC_RNG_CONFIG(__RNG_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, (uint32_t)(__RNG_CLKSOURCE__)) + +/** @brief Macro to get the RNG clock. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_RNGCLKSOURCE_NONE No clock selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_HSI_DIV8 HSI Clock divide by 8 selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_SYSCLK System clock selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_PLL PLLQ Output Clock selected as RNG clock + */ +#define __HAL_RCC_GET_RNG_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGSEL))) + +/** @brief Macro to configure the RNG clock. + * + * + * @param __RNG_CLKDIV__ specifies the RNG clock division factor. + * This parameter can be one of the following values: + * @arg @ref RCC_RNGCLK_DIV1 RNG Clock not divided + * @arg @ref RCC_RNGCLK_DIV2 RNG Clock divided by 2 + * @arg @ref RCC_RNGCLK_DIV4 RNG Clock divided by 4 + * @arg @ref RCC_RNGCLK_DIV8 RNG Clock divided by 8 + */ +#define __HAL_RCC_RNGDIV_CONFIG(__RNG_CLKDIV__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGDIV, (uint32_t)(__RNG_CLKDIV__)) + +/** @brief Macro to get the RNG clock division factor. + * @retval The division factor can be one of the following values: + * @arg @ref RCC_RNGCLK_DIV1 RNG Clock not divided + * @arg @ref RCC_RNGCLK_DIV2 RNG Clock divided by 2 + * @arg @ref RCC_RNGCLK_DIV4 RNG Clock divided by 4 + * @arg @ref RCC_RNGCLK_DIV8 RNG Clock divided by 8 + */ +#define __HAL_RCC_GET_RNG_DIV() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGDIV))) +#endif /* RNG */ + +/** @brief Macro to configure the ADC interface clock + * @param __ADC_CLKSOURCE__ specifies the ADC digital interface clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_ADCCLKSOURCE_PLLADC PLL "P" (PLLADC) Clock selected as ADC clock + * @arg @ref RCC_ADCCLKSOURCE_SYSCLK System Clock selected as ADC clock + * @arg @ref RCC_ADCCLKSOURCE_HSI HSI Clock selected as ADC clock + */ +#define __HAL_RCC_ADC_CONFIG(__ADC_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, (uint32_t)(__ADC_CLKSOURCE__)) + +/** @brief Macro to get the ADC clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_ADCCLKSOURCE_PLLADC PLL "P" (PLLADC) Clock selected as ADC clock + * @arg @ref RCC_ADCCLKSOURCE_SYSCLK System Clock selected as ADC clock + * @arg @ref RCC_ADCCLKSOURCE_HSI HSI Clock selected as ADC clock + */ +#define __HAL_RCC_GET_ADC_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_ADCSEL))) + +#if defined(RCC_CCIPR_TIM1SEL) +/** @brief Macro to configure the TIM1 interface clock + * @param __TIM1_CLKSOURCE__ specifies the TIM1 digital interface clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_TIM1CLKSOURCE_PLL PLLQ Output Clock selected as TIM1 clock + * @arg @ref RCC_TIM1CLKSOURCE_PCLK1 System Clock selected as TIM1 clock + */ +#define __HAL_RCC_TIM1_CONFIG(__TIM1_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_TIM1SEL, (uint32_t)(__TIM1_CLKSOURCE__)) + +/** @brief Macro to get the TIM1 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_TIM1CLKSOURCE_PLL PLLQ Output Clock selected as TIM1 clock + * @arg @ref RCC_TIM1CLKSOURCE_PCLK1 System Clock selected as TIM1 clock + */ +#define __HAL_RCC_GET_TIM1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL))) +#endif /* RCC_CCIPR_TIM1SEL */ + +#if defined(RCC_CCIPR_TIM15SEL) +/** @brief Macro to configure the TIM15 interface clock + * @param __TIM15_CLKSOURCE__ specifies the TIM15 digital interface clock source. + * This parameter can be one of the following values: + * @arg RCC_TIM15CLKSOURCE_PLL PLLQ Output Clock selected as TIM15 clock + * @arg RCC_TIM15CLKSOURCE_PCLK1 System Clock selected as TIM15 clock + */ +#define __HAL_RCC_TIM15_CONFIG(__TIM15_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_TIM15SEL, (uint32_t)(__TIM15_CLKSOURCE__)) + +/** @brief Macro to get the TIM15 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_TIM15CLKSOURCE_PLL PLLQ Output Clock selected as TIM15 clock + * @arg @ref RCC_TIM15CLKSOURCE_PCLK1 System Clock selected as TIM15 clock + */ +#define __HAL_RCC_GET_TIM15_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM15SEL))) +#endif /* RCC_CCIPR_TIM15SEL */ + +#if defined(RCC_CCIPR2_USBSEL) +/** @brief Macro to configure the USB interface clock + * @param __USB_CLKSOURCE__ specifies the USB digital interface clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_USBCLKSOURCE_PLL PLLQ Output Clock selected as USB clock (*) + * @arg @ref RCC_USBCLKSOURCE_HSE HSE Output Clock selected as USB clock + * @arg @ref RCC_USBCLKSOURCE_HSI48 HSI48 Clock selected as USB clock (*) + * (*) Feature not available on all devices + */ +#define __HAL_RCC_USB_CONFIG(__USB_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_USBSEL, (uint32_t)(__USB_CLKSOURCE__)) + +/** @brief Macro to get the USB clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_USBCLKSOURCE_HSI48 HSI48 Clock selected as USB clock + * @arg @ref RCC_USBCLKSOURCE_HSE HSE Output Clock selected as USB clock + * @arg @ref RCC_USBCLKSOURCE_PLL PLLQ Output Clock selected as USB clock + */ +#define __HAL_RCC_GET_USB_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_USBSEL))) +#endif /* RCC_CCIPR2_USBSEL */ + +#if defined(FDCAN1) || defined(FDCAN2) +/** @brief Macro to configure the FDCAN interface clock + * @param __FDCAN_CLKSOURCE__ specifies the FDCAN digital interface clock source. + * This parameter can be one of the following values: + * @arg RCC_FDCANCLKSOURCE_PLL PLLQ Output Clock selected as FDCAN clock + * @arg RCC_FDCANCLKSOURCE_PCLK1 System Clock selected as FDCAN clock + * @arg RCC_FDCANCLKSOURCE_HSE HSE Clock selected as FDCAN clock + */ +#define __HAL_RCC_FDCAN_CONFIG(__FDCAN_CLKSOURCE__) \ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_FDCANSEL, (uint32_t)(__FDCAN_CLKSOURCE__)) + +/** @brief Macro to get the FDCAN clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_FDCANCLKSOURCE_PLL PLLQ Output Clock selected as FDCAN clock + * @arg @ref RCC_FDCANCLKSOURCE_PCLK1 System Clock selected as FDCAN clock + * @arg @ref RCC_FDCANCLKSOURCE_HSE HSE Clock selected as FDCAN clock + */ +#define __HAL_RCC_GET_FDCAN_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_FDCANSEL))) +#endif /* FDCAN1 || FDCAN2 */ + +#if defined(CRS) + +/** + * @brief Enable the specified CRS interrupts. + * @param __INTERRUPT__ specifies the CRS interrupt sources to be enabled. + * This parameter can be any combination of the following values: + * @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt + * @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt + * @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt + * @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt + * @retval None + */ +#define __HAL_RCC_CRS_ENABLE_IT(__INTERRUPT__) SET_BIT(CRS->CR, (__INTERRUPT__)) + +/** + * @brief Disable the specified CRS interrupts. + * @param __INTERRUPT__ specifies the CRS interrupt sources to be disabled. + * This parameter can be any combination of the following values: + * @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt + * @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt + * @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt + * @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt + * @retval None + */ +#define __HAL_RCC_CRS_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(CRS->CR, (__INTERRUPT__)) + +/** @brief Check whether the CRS interrupt has occurred or not. + * @param __INTERRUPT__ specifies the CRS interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt + * @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt + * @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt + * @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_RCC_CRS_GET_IT_SOURCE(__INTERRUPT__) ((READ_BIT(CRS->CR, (__INTERRUPT__)) != 0U) ? SET : RESET) + +/** @brief Clear the CRS interrupt pending bits + * @param __INTERRUPT__ specifies the interrupt pending bit to clear. + * This parameter can be any combination of the following values: + * @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt + * @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt + * @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt + * @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt + * @arg @ref RCC_CRS_IT_TRIMOVF Trimming overflow or underflow interrupt + * @arg @ref RCC_CRS_IT_SYNCERR SYNC error interrupt + * @arg @ref RCC_CRS_IT_SYNCMISS SYNC missed interrupt + */ +/* CRS IT Error Mask */ +#define RCC_CRS_IT_ERROR_MASK (RCC_CRS_IT_TRIMOVF | RCC_CRS_IT_SYNCERR | RCC_CRS_IT_SYNCMISS) + +#define __HAL_RCC_CRS_CLEAR_IT(__INTERRUPT__) do { \ + if(((__INTERRUPT__) & RCC_CRS_IT_ERROR_MASK) != 0U) \ + { \ + WRITE_REG(CRS->ICR, CRS_ICR_ERRC | ((__INTERRUPT__) & ~RCC_CRS_IT_ERROR_MASK)); \ + } \ + else \ + { \ + WRITE_REG(CRS->ICR, (__INTERRUPT__)); \ + } \ + } while(0) + +/** + * @brief Check whether the specified CRS flag is set or not. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref RCC_CRS_FLAG_SYNCOK SYNC event OK + * @arg @ref RCC_CRS_FLAG_SYNCWARN SYNC warning + * @arg @ref RCC_CRS_FLAG_ERR Error + * @arg @ref RCC_CRS_FLAG_ESYNC Expected SYNC + * @arg @ref RCC_CRS_FLAG_TRIMOVF Trimming overflow or underflow + * @arg @ref RCC_CRS_FLAG_SYNCERR SYNC error + * @arg @ref RCC_CRS_FLAG_SYNCMISS SYNC missed + * @retval The new state of _FLAG_ (TRUE or FALSE). + */ +#define __HAL_RCC_CRS_GET_FLAG(__FLAG__) (READ_BIT(CRS->ISR, (__FLAG__)) == (__FLAG__)) + +/** + * @brief Clear the CRS specified FLAG. + * @param __FLAG__ specifies the flag to clear. + * This parameter can be one of the following values: + * @arg @ref RCC_CRS_FLAG_SYNCOK SYNC event OK + * @arg @ref RCC_CRS_FLAG_SYNCWARN SYNC warning + * @arg @ref RCC_CRS_FLAG_ERR Error + * @arg @ref RCC_CRS_FLAG_ESYNC Expected SYNC + * @arg @ref RCC_CRS_FLAG_TRIMOVF Trimming overflow or underflow + * @arg @ref RCC_CRS_FLAG_SYNCERR SYNC error + * @arg @ref RCC_CRS_FLAG_SYNCMISS SYNC missed + * @note RCC_CRS_FLAG_ERR clears RCC_CRS_FLAG_TRIMOVF, RCC_CRS_FLAG_SYNCERR, RCC_CRS_FLAG_SYNCMISS and consequently RCC_CRS_FLAG_ERR + * @retval None + */ + +/* CRS Flag Error Mask */ +#define RCC_CRS_FLAG_ERROR_MASK (RCC_CRS_FLAG_TRIMOVF | RCC_CRS_FLAG_SYNCERR | RCC_CRS_FLAG_SYNCMISS) + +#define __HAL_RCC_CRS_CLEAR_FLAG(__FLAG__) do { \ + if(((__FLAG__) & RCC_CRS_FLAG_ERROR_MASK) != 0U) \ + { \ + WRITE_REG(CRS->ICR, CRS_ICR_ERRC | ((__FLAG__) & ~RCC_CRS_FLAG_ERROR_MASK)); \ + } \ + else \ + { \ + WRITE_REG(CRS->ICR, (__FLAG__)); \ + } \ + } while(0) + +#endif /* CRS */ + +/** + * @} + */ + +#if defined(CRS) + +/** @defgroup RCCEx_CRS_Extended_Features RCCEx CRS Extended Features + * @{ + */ +/** + * @brief Enable the oscillator clock for frequency error counter. + * @note when the CEN bit is set the CRS_CFGR register becomes write-protected. + * @retval None + */ +#define __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE() SET_BIT(CRS->CR, CRS_CR_CEN) + +/** + * @brief Disable the oscillator clock for frequency error counter. + * @retval None + */ +#define __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE() CLEAR_BIT(CRS->CR, CRS_CR_CEN) + +/** + * @brief Enable the automatic hardware adjustment of TRIM bits. + * @note When the AUTOTRIMEN bit is set the CRS_CFGR register becomes write-protected. + * @retval None + */ +#define __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE() SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) + +/** + * @brief Enable or disable the automatic hardware adjustment of TRIM bits. + * @retval None + */ +#define __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE() CLEAR_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) + +/** + * @brief Macro to calculate reload value to be set in CRS register according to target and sync frequencies + * @note The RELOAD value should be selected according to the ratio between the target frequency and the frequency + * of the synchronization source after prescaling. It is then decreased by one in order to + * reach the expected synchronization on the zero value. The formula is the following: + * RELOAD = (fTARGET / fSYNC) -1 + * @param __FTARGET__ Target frequency (value in Hz) + * @param __FSYNC__ Synchronization signal frequency (value in Hz) + * @retval None + */ +#define __HAL_RCC_CRS_RELOADVALUE_CALCULATE(__FTARGET__, __FSYNC__) (((__FTARGET__) / (__FSYNC__)) - 1U) + +/** + * @} + */ + +#endif /* CRS */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup RCCEx_Exported_Functions + * @{ + */ + +/** @addtogroup RCCEx_Exported_Functions_Group1 + * @{ + */ + +HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit); +void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit); +uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk); + +/** + * @} + */ + +/** @addtogroup RCCEx_Exported_Functions_Group2 + * @{ + */ + +void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource); +void HAL_RCCEx_DisableLSCO(void); + +/** + * @} + */ + +#if defined(CRS) + +/** @addtogroup RCCEx_Exported_Functions_Group3 + * @{ + */ + +void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit); +void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void); +void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo); +uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout); +void HAL_RCCEx_CRS_IRQHandler(void); +void HAL_RCCEx_CRS_SyncOkCallback(void); +void HAL_RCCEx_CRS_SyncWarnCallback(void); +void HAL_RCCEx_CRS_ExpectedSyncCallback(void); +void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error); + +/** + * @} + */ + +#endif /* CRS */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup RCCEx_Private_Macros RCCEx Private Macros + * @{ + */ + +#define IS_RCC_LSCOSOURCE(__SOURCE__) (((__SOURCE__) == RCC_LSCOSOURCE_LSI) || \ + ((__SOURCE__) == RCC_LSCOSOURCE_LSE)) + +#if defined(STM32G0C1xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) || \ + (((__SELECTION__) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB) || \ + (((__SELECTION__) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)) + +#elif defined(STM32G0B1xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB) || \ + (((__SELECTION__) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)) + +#elif defined(STM32G0B0xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)) + +#elif defined(STM32G081xx) +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) || \ + (((__SELECTION__) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)) +#elif defined(STM32G071xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)) + +#elif defined(STM32G070xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)) + +#elif defined(STM32G061xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) || \ + (((__SELECTION__) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)) + +#elif defined(STM32G051xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)) + +#elif defined(STM32G041xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) || \ + (((__SELECTION__) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)) + +#elif defined(STM32G031xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)) + +#elif defined(STM32G030xx) || defined(STM32G050xx) + +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)) +#endif /* STM32G0C1xx */ + +#define IS_RCC_USART1CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_USART1CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_USART1CLKSOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_USART1CLKSOURCE_LSE) || \ + ((__SOURCE__) == RCC_USART1CLKSOURCE_HSI)) + +#if defined(RCC_CCIPR_USART2SEL) +#define IS_RCC_USART2CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_USART2CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_USART2CLKSOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_USART2CLKSOURCE_LSE) || \ + ((__SOURCE__) == RCC_USART2CLKSOURCE_HSI)) +#endif /* RCC_CCIPR_USART2SEL */ + +#if defined(RCC_CCIPR_USART3SEL) +#define IS_RCC_USART3CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_USART3CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_USART3CLKSOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_USART3CLKSOURCE_LSE) || \ + ((__SOURCE__) == RCC_USART3CLKSOURCE_HSI)) +#endif /* RCC_CCIPR_USART3SEL */ + +#if defined(LPUART1) +#define IS_RCC_LPUART1CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_LPUART1CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_LPUART1CLKSOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_LPUART1CLKSOURCE_LSE) || \ + ((__SOURCE__) == RCC_LPUART1CLKSOURCE_HSI)) +#endif /* LPUART1 */ + +#if defined(LPUART2) +#define IS_RCC_LPUART2CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_LPUART2CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_LPUART2CLKSOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_LPUART2CLKSOURCE_LSE) || \ + ((__SOURCE__) == RCC_LPUART2CLKSOURCE_HSI)) +#endif /* LPUART2 */ + +#define IS_RCC_I2C1CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_I2C1CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_I2C1CLKSOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_I2C1CLKSOURCE_HSI)) + +#if defined(RCC_CCIPR_I2C2SEL) +#define IS_RCC_I2C2CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_I2C2CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_I2C2CLKSOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_I2C2CLKSOURCE_HSI)) + +#endif /* RCC_CCIPR_I2C2SEL */ + +#define IS_RCC_I2S1CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_I2S1CLKSOURCE_SYSCLK)|| \ + ((__SOURCE__) == RCC_I2S1CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_I2S1CLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_I2S1CLKSOURCE_EXT)) + +#if defined(RCC_CCIPR2_I2S2SEL) +#define IS_RCC_I2S2CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_I2S2CLKSOURCE_SYSCLK)|| \ + ((__SOURCE__) == RCC_I2S2CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_I2S2CLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_I2S2CLKSOURCE_EXT)) +#endif /* RCC_CCIPR2_I2S2SEL */ + +#if defined(RCC_CCIPR_LPTIM1SEL) +#define IS_RCC_LPTIM1CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_LPTIM1CLKSOURCE_PCLK1)|| \ + ((__SOURCE__) == RCC_LPTIM1CLKSOURCE_LSI) || \ + ((__SOURCE__) == RCC_LPTIM1CLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_LPTIM1CLKSOURCE_LSE)) +#endif /* RCC_CCIPR_LPTIM1SEL */ + +#if defined(RCC_CCIPR_LPTIM2SEL) +#define IS_RCC_LPTIM2CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_LPTIM2CLKSOURCE_PCLK1)|| \ + ((__SOURCE__) == RCC_LPTIM2CLKSOURCE_LSI) || \ + ((__SOURCE__) == RCC_LPTIM2CLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_LPTIM2CLKSOURCE_LSE)) +#endif /* RCC_CCIPR_LPTIM2SEL */ + +#define IS_RCC_ADCCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_ADCCLKSOURCE_PLLADC) || \ + ((__SOURCE__) == RCC_ADCCLKSOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_ADCCLKSOURCE_HSI)) + +#if defined(RNG) +#define IS_RCC_RNGCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_RNGCLKSOURCE_NONE) || \ + ((__SOURCE__) == RCC_RNGCLKSOURCE_HSI_DIV8) || \ + ((__SOURCE__) == RCC_RNGCLKSOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_RNGCLKSOURCE_PLL)) +#define IS_RCC_RNGDIV(__DIV__) \ + (((__DIV__) == RCC_RNGCLK_DIV1) || \ + ((__DIV__) == RCC_RNGCLK_DIV2) || \ + ((__DIV__) == RCC_RNGCLK_DIV4) || \ + ((__DIV__) == RCC_RNGCLK_DIV8)) +#endif /* RNG */ + +#if defined(CEC) +#define IS_RCC_CECCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_CECCLKSOURCE_HSI_DIV488)|| \ + ((__SOURCE__) == RCC_CECCLKSOURCE_LSE)) +#endif /* CEC */ + +#if defined(FDCAN1) || defined(FDCAN2) +#define IS_RCC_FDCANCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_FDCANCLKSOURCE_HSE)|| \ + ((__SOURCE__) == RCC_FDCANCLKSOURCE_PLL)|| \ + ((__SOURCE__) == RCC_FDCANCLKSOURCE_PCLK1)) + +#endif /* FDCAN1 */ + +#if defined(RCC_HSI48_SUPPORT) +#define IS_RCC_USBCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_USBCLKSOURCE_HSI48)|| \ + ((__SOURCE__) == RCC_USBCLKSOURCE_HSE) || \ + ((__SOURCE__) == RCC_USBCLKSOURCE_PLL)) +#else +#define IS_RCC_USBCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_USBCLKSOURCE_HSE)|| \ + ((__SOURCE__) == RCC_USBCLKSOURCE_PLL)) +#endif /* RCC_HSI48_SUPPORT */ + +#if defined(RCC_CCIPR_TIM1SEL) +#define IS_RCC_TIM1CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_TIM1CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_TIM1CLKSOURCE_PCLK1)) +#endif /* RCC_CCIPR_TIM1SEL */ + +#if defined(RCC_CCIPR_TIM15SEL) +#define IS_RCC_TIM15CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_TIM15CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_TIM15CLKSOURCE_PCLK1)) +#endif /* RCC_CCIPR_TIM15SEL */ + +#if defined(CRS) + +#define IS_RCC_CRS_SYNC_SOURCE(__SOURCE__) (((__SOURCE__) == RCC_CRS_SYNC_SOURCE_GPIO) || \ + ((__SOURCE__) == RCC_CRS_SYNC_SOURCE_LSE) || \ + ((__SOURCE__) == RCC_CRS_SYNC_SOURCE_USB)) + +#define IS_RCC_CRS_SYNC_DIV(__DIV__) (((__DIV__) == RCC_CRS_SYNC_DIV1) || ((__DIV__) == RCC_CRS_SYNC_DIV2) || \ + ((__DIV__) == RCC_CRS_SYNC_DIV4) || ((__DIV__) == RCC_CRS_SYNC_DIV8) || \ + ((__DIV__) == RCC_CRS_SYNC_DIV16) || ((__DIV__) == RCC_CRS_SYNC_DIV32) || \ + ((__DIV__) == RCC_CRS_SYNC_DIV64) || ((__DIV__) == RCC_CRS_SYNC_DIV128)) + +#define IS_RCC_CRS_SYNC_POLARITY(__POLARITY__) (((__POLARITY__) == RCC_CRS_SYNC_POLARITY_RISING) || \ + ((__POLARITY__) == RCC_CRS_SYNC_POLARITY_FALLING)) + +#define IS_RCC_CRS_RELOADVALUE(__VALUE__) (((__VALUE__) <= 0xFFFFU)) + +#define IS_RCC_CRS_ERRORLIMIT(__VALUE__) (((__VALUE__) <= 0xFFU)) + +#define IS_RCC_CRS_HSI48CALIBRATION(__VALUE__) (((__VALUE__) <= 0x7FU)) + +#define IS_RCC_CRS_FREQERRORDIR(__DIR__) (((__DIR__) == RCC_CRS_FREQERRORDIR_UP) || \ + ((__DIR__) == RCC_CRS_FREQERRORDIR_DOWN)) + +#endif /* CRS */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_RCC_EX_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rng.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rng.h new file mode 100644 index 0000000..9e0abaf --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rng.h @@ -0,0 +1,379 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_rng.h + * @author MCD Application Team + * @brief Header file of RNG HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_RNG_H +#define STM32G0xx_HAL_RNG_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +#if defined (RNG) + +/** @defgroup RNG RNG + * @brief RNG HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup RNG_Exported_Types RNG Exported Types + * @{ + */ + +/** @defgroup RNG_Exported_Types_Group1 RNG Init Structure definition + * @{ + */ +typedef struct +{ + uint32_t ClockErrorDetection; /*!< CED Clock error detection */ +} RNG_InitTypeDef; + +/** + * @} + */ + +/** @defgroup RNG_Exported_Types_Group2 RNG State Structure definition + * @{ + */ +typedef enum +{ + HAL_RNG_STATE_RESET = 0x00U, /*!< RNG not yet initialized or disabled */ + HAL_RNG_STATE_READY = 0x01U, /*!< RNG initialized and ready for use */ + HAL_RNG_STATE_BUSY = 0x02U, /*!< RNG internal process is ongoing */ + HAL_RNG_STATE_TIMEOUT = 0x03U, /*!< RNG timeout state */ + HAL_RNG_STATE_ERROR = 0x04U /*!< RNG error state */ + +} HAL_RNG_StateTypeDef; + +/** + * @} + */ + +/** @defgroup RNG_Exported_Types_Group3 RNG Handle Structure definition + * @{ + */ +#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1) +typedef struct __RNG_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */ +{ + RNG_TypeDef *Instance; /*!< Register base address */ + + RNG_InitTypeDef Init; /*!< RNG configuration parameters */ + + HAL_LockTypeDef Lock; /*!< RNG locking object */ + + __IO HAL_RNG_StateTypeDef State; /*!< RNG communication state */ + + __IO uint32_t ErrorCode; /*!< RNG Error code */ + + uint32_t RandomNumber; /*!< Last Generated RNG Data */ + +#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1) + void (* ReadyDataCallback)(struct __RNG_HandleTypeDef *hrng, uint32_t random32bit); /*!< RNG Data Ready Callback */ + void (* ErrorCallback)(struct __RNG_HandleTypeDef *hrng); /*!< RNG Error Callback */ + + void (* MspInitCallback)(struct __RNG_HandleTypeDef *hrng); /*!< RNG Msp Init callback */ + void (* MspDeInitCallback)(struct __RNG_HandleTypeDef *hrng); /*!< RNG Msp DeInit callback */ +#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */ + +} RNG_HandleTypeDef; + +#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1) +/** + * @brief HAL RNG Callback ID enumeration definition + */ +typedef enum +{ + HAL_RNG_ERROR_CB_ID = 0x00U, /*!< RNG Error Callback ID */ + + HAL_RNG_MSPINIT_CB_ID = 0x01U, /*!< RNG MspInit callback ID */ + HAL_RNG_MSPDEINIT_CB_ID = 0x02U /*!< RNG MspDeInit callback ID */ + +} HAL_RNG_CallbackIDTypeDef; + +/** + * @brief HAL RNG Callback pointer definition + */ +typedef void (*pRNG_CallbackTypeDef)(RNG_HandleTypeDef *hrng); /*!< pointer to a common RNG callback function */ +typedef void (*pRNG_ReadyDataCallbackTypeDef)(RNG_HandleTypeDef *hrng, uint32_t random32bit); /*!< pointer to an RNG Data Ready specific callback function */ + +#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RNG_Exported_Constants RNG Exported Constants + * @{ + */ + +/** @defgroup RNG_Exported_Constants_Group1 RNG Interrupt definition + * @{ + */ +#define RNG_IT_DRDY RNG_SR_DRDY /*!< Data Ready interrupt */ +#define RNG_IT_CEI RNG_SR_CEIS /*!< Clock error interrupt */ +#define RNG_IT_SEI RNG_SR_SEIS /*!< Seed error interrupt */ +/** + * @} + */ + +/** @defgroup RNG_Exported_Constants_Group2 RNG Flag definition + * @{ + */ +#define RNG_FLAG_DRDY RNG_SR_DRDY /*!< Data ready */ +#define RNG_FLAG_CECS RNG_SR_CECS /*!< Clock error current status */ +#define RNG_FLAG_SECS RNG_SR_SECS /*!< Seed error current status */ +/** + * @} + */ + +/** @defgroup RNG_Exported_Constants_Group3 RNG Clock Error Detection + * @{ + */ +#define RNG_CED_ENABLE 0x00000000U /*!< Clock error detection Enabled */ +#define RNG_CED_DISABLE RNG_CR_CED /*!< Clock error detection Disabled */ +/** + * @} + */ + +/** @defgroup RNG_Error_Definition RNG Error Definition + * @{ + */ +#define HAL_RNG_ERROR_NONE 0x00000000U /*!< No error */ +#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1) +#define HAL_RNG_ERROR_INVALID_CALLBACK 0x00000001U /*!< Invalid Callback error */ +#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */ +#define HAL_RNG_ERROR_TIMEOUT 0x00000002U /*!< Timeout error */ +#define HAL_RNG_ERROR_BUSY 0x00000004U /*!< Busy error */ +#define HAL_RNG_ERROR_SEED 0x00000008U /*!< Seed error */ +#define HAL_RNG_ERROR_CLOCK 0x00000010U /*!< Clock error */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup RNG_Exported_Macros RNG Exported Macros + * @{ + */ + +/** @brief Reset RNG handle state + * @param __HANDLE__ RNG Handle + * @retval None + */ +#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1) +#define __HAL_RNG_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_RNG_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0U) +#else +#define __HAL_RNG_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_RNG_STATE_RESET) +#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */ + +/** + * @brief Enables the RNG peripheral. + * @param __HANDLE__ RNG Handle + * @retval None + */ +#define __HAL_RNG_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= RNG_CR_RNGEN) + +/** + * @brief Disables the RNG peripheral. + * @param __HANDLE__ RNG Handle + * @retval None + */ +#define __HAL_RNG_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~RNG_CR_RNGEN) + +/** + * @brief Check the selected RNG flag status. + * @param __HANDLE__ RNG Handle + * @param __FLAG__ RNG flag + * This parameter can be one of the following values: + * @arg RNG_FLAG_DRDY: Data ready + * @arg RNG_FLAG_CECS: Clock error current status + * @arg RNG_FLAG_SECS: Seed error current status + * @retval The new state of __FLAG__ (SET or RESET). + */ +#define __HAL_RNG_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__)) + +/** + * @brief Clears the selected RNG flag status. + * @param __HANDLE__ RNG handle + * @param __FLAG__ RNG flag to clear + * @note WARNING: This is a dummy macro for HAL code alignment, + * flags RNG_FLAG_DRDY, RNG_FLAG_CECS and RNG_FLAG_SECS are read-only. + * @retval None + */ +#define __HAL_RNG_CLEAR_FLAG(__HANDLE__, __FLAG__) /* dummy macro */ + +/** + * @brief Enables the RNG interrupts. + * @param __HANDLE__ RNG Handle + * @retval None + */ +#define __HAL_RNG_ENABLE_IT(__HANDLE__) ((__HANDLE__)->Instance->CR |= RNG_CR_IE) + +/** + * @brief Disables the RNG interrupts. + * @param __HANDLE__ RNG Handle + * @retval None + */ +#define __HAL_RNG_DISABLE_IT(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~RNG_CR_IE) + +/** + * @brief Checks whether the specified RNG interrupt has occurred or not. + * @param __HANDLE__ RNG Handle + * @param __INTERRUPT__ specifies the RNG interrupt status flag to check. + * This parameter can be one of the following values: + * @arg RNG_IT_DRDY: Data ready interrupt + * @arg RNG_IT_CEI: Clock error interrupt + * @arg RNG_IT_SEI: Seed error interrupt + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_RNG_GET_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->SR & (__INTERRUPT__)) == (__INTERRUPT__)) + +/** + * @brief Clear the RNG interrupt status flags. + * @param __HANDLE__ RNG Handle + * @param __INTERRUPT__ specifies the RNG interrupt status flag to clear. + * This parameter can be one of the following values: + * @arg RNG_IT_CEI: Clock error interrupt + * @arg RNG_IT_SEI: Seed error interrupt + * @note RNG_IT_DRDY flag is read-only, reading RNG_DR register automatically clears RNG_IT_DRDY. + * @retval None + */ +#define __HAL_RNG_CLEAR_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->SR) = ~(__INTERRUPT__)) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup RNG_Exported_Functions RNG Exported Functions + * @{ + */ + +/** @defgroup RNG_Exported_Functions_Group1 Initialization and configuration functions + * @{ + */ +HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng); +HAL_StatusTypeDef HAL_RNG_DeInit(RNG_HandleTypeDef *hrng); +void HAL_RNG_MspInit(RNG_HandleTypeDef *hrng); +void HAL_RNG_MspDeInit(RNG_HandleTypeDef *hrng); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_RNG_RegisterCallback(RNG_HandleTypeDef *hrng, HAL_RNG_CallbackIDTypeDef CallbackID, + pRNG_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_RNG_UnRegisterCallback(RNG_HandleTypeDef *hrng, HAL_RNG_CallbackIDTypeDef CallbackID); + +HAL_StatusTypeDef HAL_RNG_RegisterReadyDataCallback(RNG_HandleTypeDef *hrng, pRNG_ReadyDataCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_RNG_UnRegisterReadyDataCallback(RNG_HandleTypeDef *hrng); +#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup RNG_Exported_Functions_Group2 Peripheral Control functions + * @{ + */ +HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit); +HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber_IT(RNG_HandleTypeDef *hrng); +uint32_t HAL_RNG_ReadLastRandomNumber(RNG_HandleTypeDef *hrng); + +void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng); +void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng); +void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit); + +/** + * @} + */ + +/** @defgroup RNG_Exported_Functions_Group3 Peripheral State functions + * @{ + */ +HAL_RNG_StateTypeDef HAL_RNG_GetState(RNG_HandleTypeDef *hrng); +uint32_t HAL_RNG_GetError(RNG_HandleTypeDef *hrng); +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup RNG_Private_Macros RNG Private Macros + * @{ + */ +#define IS_RNG_IT(IT) (((IT) == RNG_IT_CEI) || \ + ((IT) == RNG_IT_SEI)) + +#define IS_RNG_FLAG(FLAG) (((FLAG) == RNG_FLAG_DRDY) || \ + ((FLAG) == RNG_FLAG_CECS) || \ + ((FLAG) == RNG_FLAG_SECS)) + +/** + * @brief Verify the RNG Clock Error Detection mode. + * @param __MODE__ RNG Clock Error Detection mode + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_RNG_CED(__MODE__) (((__MODE__) == RNG_CED_ENABLE) || \ + ((__MODE__) == RNG_CED_DISABLE)) +/** + * @} + */ + +/** + * @} + */ + +#endif /* RNG */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32G0xx_HAL_RNG_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rtc.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rtc.h new file mode 100644 index 0000000..6855d3a --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rtc.h @@ -0,0 +1,981 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_rtc.h + * @author MCD Application Team + * @brief Header file of RTC HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_RTC_H +#define STM32G0xx_HAL_RTC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @defgroup RTC RTC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup RTC_Exported_Types RTC Exported Types + * @{ + */ + +/** + * @brief HAL State structures definition + */ +typedef enum +{ + HAL_RTC_STATE_RESET = 0x00U, /*!< RTC not yet initialized or disabled */ + HAL_RTC_STATE_READY = 0x01U, /*!< RTC initialized and ready for use */ + HAL_RTC_STATE_BUSY = 0x02U, /*!< RTC process is ongoing */ + HAL_RTC_STATE_TIMEOUT = 0x03U, /*!< RTC timeout state */ + HAL_RTC_STATE_ERROR = 0x04U /*!< RTC error state */ + +}HAL_RTCStateTypeDef; + +/** + * @brief RTC Configuration Structure definition + */ +typedef struct +{ + uint32_t HourFormat; /*!< Specifies the RTC Hour Format. + This parameter can be a value of @ref RTC_Hour_Formats */ + + uint32_t AsynchPrediv; /*!< Specifies the RTC Asynchronous Predivider value. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x7F */ + + uint32_t SynchPrediv; /*!< Specifies the RTC Synchronous Predivider value. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x7FFF */ + + uint32_t OutPut; /*!< Specifies which signal will be routed to the RTC output. + This parameter can be a value of @ref RTCEx_Output_selection_Definitions */ + + uint32_t OutPutRemap; /*!< Specifies the remap for RTC output. + This parameter can be a value of @ref RTC_Output_ALARM_OUT_Remap */ + + uint32_t OutPutPolarity; /*!< Specifies the polarity of the output signal. + This parameter can be a value of @ref RTC_Output_Polarity_Definitions */ + + uint32_t OutPutType; /*!< Specifies the RTC Output Pin mode. + This parameter can be a value of @ref RTC_Output_Type_ALARM_OUT */ + + uint32_t OutPutPullUp; /*!< Specifies the RTC Output Pull-Up mode. + This parameter can be a value of @ref RTC_Output_PullUp_ALARM_OUT */ +}RTC_InitTypeDef; + +/** + * @brief RTC Time structure definition + */ +typedef struct +{ + uint8_t Hours; /*!< Specifies the RTC Time Hour. + This parameter must be a number between Min_Data = 0 and Max_Data = 12 if the RTC_HourFormat_12 is selected. + This parameter must be a number between Min_Data = 0 and Max_Data = 23 if the RTC_HourFormat_24 is selected */ + + uint8_t Minutes; /*!< Specifies the RTC Time Minutes. + This parameter must be a number between Min_Data = 0 and Max_Data = 59 */ + + uint8_t Seconds; /*!< Specifies the RTC Time Seconds. + This parameter must be a number between Min_Data = 0 and Max_Data = 59 */ + + uint8_t TimeFormat; /*!< Specifies the RTC AM/PM Time. + This parameter can be a value of @ref RTC_AM_PM_Definitions */ + + uint32_t SubSeconds; /*!< Specifies the RTC_SSR RTC Sub Second register content. + This parameter corresponds to a time unit range between [0-1] Second + with [1 Sec / SecondFraction +1] granularity */ + + uint32_t SecondFraction; /*!< Specifies the range or granularity of Sub Second register content + corresponding to Synchronous pre-scaler factor value (PREDIV_S) + This parameter corresponds to a time unit range between [0-1] Second + with [1 Sec / SecondFraction +1] granularity. + This field will be used only by HAL_RTC_GetTime function */ + + uint32_t DayLightSaving; /*!< This interface is deprecated. To manage Daylight Saving Time, + please use HAL_RTC_DST_xxx functions */ + + uint32_t StoreOperation; /*!< This interface is deprecated. To manage Daylight Saving Time, + please use HAL_RTC_DST_xxx functions */ +}RTC_TimeTypeDef; + +/** + * @brief RTC Date structure definition + */ +typedef struct +{ + uint8_t WeekDay; /*!< Specifies the RTC Date WeekDay. + This parameter can be a value of @ref RTC_WeekDay_Definitions */ + + uint8_t Month; /*!< Specifies the RTC Date Month (in BCD format). + This parameter can be a value of @ref RTC_Month_Date_Definitions */ + + uint8_t Date; /*!< Specifies the RTC Date. + This parameter must be a number between Min_Data = 1 and Max_Data = 31 */ + + uint8_t Year; /*!< Specifies the RTC Date Year. + This parameter must be a number between Min_Data = 0 and Max_Data = 99 */ + +}RTC_DateTypeDef; + +/** + * @brief RTC Alarm structure definition + */ +typedef struct +{ + RTC_TimeTypeDef AlarmTime; /*!< Specifies the RTC Alarm Time members */ + + uint32_t AlarmMask; /*!< Specifies the RTC Alarm Masks. + This parameter can be a value of @ref RTC_AlarmMask_Definitions */ + + uint32_t AlarmSubSecondMask; /*!< Specifies the RTC Alarm SubSeconds Masks. + This parameter can be a value of @ref RTC_Alarm_Sub_Seconds_Masks_Definitions */ + + uint32_t AlarmDateWeekDaySel; /*!< Specifies the RTC Alarm is on Date or WeekDay. + This parameter can be a value of @ref RTC_AlarmDateWeekDay_Definitions */ + + uint8_t AlarmDateWeekDay; /*!< Specifies the RTC Alarm Date/WeekDay. + If the Alarm Date is selected, this parameter must be set to a value in the 1-31 range. + If the Alarm WeekDay is selected, this parameter can be a value of @ref RTC_WeekDay_Definitions */ + + uint32_t Alarm; /*!< Specifies the alarm . + This parameter can be a value of @ref RTC_Alarms_Definitions */ +}RTC_AlarmTypeDef; + +/** + * @brief RTC Handle Structure definition + */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) +typedef struct __RTC_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ +{ + RTC_TypeDef *Instance; /*!< Register base address */ + + uint32_t TampOffset; /*!< Offset to TAMP instance */ + + RTC_InitTypeDef Init; /*!< RTC required parameters */ + + HAL_LockTypeDef Lock; /*!< RTC locking object */ + + __IO HAL_RTCStateTypeDef State; /*!< Time communication state */ + +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + void (* AlarmAEventCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC Alarm A Event callback */ + + void (* AlarmBEventCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC Alarm B Event callback */ + + void (* TimeStampEventCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC TimeStamp Event callback */ + + void (* WakeUpTimerEventCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC WakeUpTimer Event callback */ + + void (* Tamper1EventCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC Tamper 1 Event callback */ + + void (* Tamper2EventCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC Tamper 2 Event callback */ + +#if defined(TAMP_CR1_TAMP3E) + void (* Tamper3EventCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC Tamper 3 Event callback */ +#endif /* TAMP_CR1_TAMP3E */ + + void (* InternalTamper3EventCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC Internal Tamper 3 Event callback */ + + void (* InternalTamper4EventCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC Internal Tamper 4 Event callback */ + + void (* InternalTamper5EventCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC Internal Tamper 5 Event callback */ + + void (* InternalTamper6EventCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC Internal Tamper 6 Event callback */ + + + void (* MspInitCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC Msp Init callback */ + + void (* MspDeInitCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC Msp DeInit callback */ + +#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */ + +}RTC_HandleTypeDef; + +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) +/** + * @brief HAL RTC Callback ID enumeration definition + */ +typedef enum +{ + HAL_RTC_ALARM_A_EVENT_CB_ID = 0x00U, /*!< RTC Alarm A Event Callback ID */ + HAL_RTC_ALARM_B_EVENT_CB_ID = 0x01U, /*!< RTC Alarm B Event Callback ID */ + HAL_RTC_TIMESTAMP_EVENT_CB_ID = 0x02U, /*!< RTC TimeStamp Event Callback ID */ + HAL_RTC_WAKEUPTIMER_EVENT_CB_ID = 0x03U, /*!< RTC WakeUp Timer Event Callback ID */ + HAL_RTC_TAMPER1_EVENT_CB_ID = 0x04U, /*!< RTC Tamper 1 Callback ID */ + HAL_RTC_TAMPER2_EVENT_CB_ID = 0x05U, /*!< RTC Tamper 2 Callback ID */ +#if defined(TAMP_CR1_TAMP3E) + HAL_RTC_TAMPER3_EVENT_CB_ID = 0x06U, /*!< RTC Tamper 3 Callback ID */ +#endif /* TAMP_CR1_TAMP3E */ + HAL_RTC_INTERNAL_TAMPER3_EVENT_CB_ID = 0x09U, /*!< RTC Internal Tamper 3 Callback ID */ + HAL_RTC_INTERNAL_TAMPER4_EVENT_CB_ID = 0x0AU, /*!< RTC Internal Tamper 4 Callback ID */ + HAL_RTC_INTERNAL_TAMPER5_EVENT_CB_ID = 0x0BU, /*!< RTC Internal Tamper 5 Callback ID */ + HAL_RTC_INTERNAL_TAMPER6_EVENT_CB_ID = 0x0CU, /*!< RTC Internal Tamper 6 Callback ID */ + HAL_RTC_MSPINIT_CB_ID = 0x0EU, /*!< RTC Msp Init callback ID */ + HAL_RTC_MSPDEINIT_CB_ID = 0x0FU /*!< RTC Msp DeInit callback ID */ +}HAL_RTC_CallbackIDTypeDef; + +/** + * @brief HAL RTC Callback pointer definition + */ +typedef void (*pRTC_CallbackTypeDef)(RTC_HandleTypeDef * hrtc); /*!< pointer to an RTC callback function */ +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RTC_Exported_Constants RTC Exported Constants + * @{ + */ + +/** @defgroup RTC_Hour_Formats RTC Hour Formats + * @{ + */ +#define RTC_HOURFORMAT_24 0x00000000u +#define RTC_HOURFORMAT_12 RTC_CR_FMT +/** + * @} + */ + +/** @defgroup RTCEx_Output_selection_Definitions RTCEx Output Selection Definition + * @{ + */ +#define RTC_OUTPUT_DISABLE 0x00000000u +#define RTC_OUTPUT_ALARMA RTC_CR_OSEL_0 +#define RTC_OUTPUT_ALARMB RTC_CR_OSEL_1 +#define RTC_OUTPUT_WAKEUP RTC_CR_OSEL +#define RTC_OUTPUT_TAMPER RTC_CR_TAMPOE +/** + * @} + */ + +/** @defgroup RTC_Output_Polarity_Definitions RTC Output Polarity Definitions + * @{ + */ +#define RTC_OUTPUT_POLARITY_HIGH 0x00000000u +#define RTC_OUTPUT_POLARITY_LOW RTC_CR_POL +/** + * @} + */ + +/** @defgroup RTC_Output_Type_ALARM_OUT RTC Output Type ALARM OUT + * @{ + */ +#define RTC_OUTPUT_TYPE_PUSHPULL 0x00000000u +#define RTC_OUTPUT_TYPE_OPENDRAIN RTC_CR_TAMPALRM_TYPE +/** + * @} + */ + +/** @defgroup RTC_Output_PullUp_ALARM_OUT RTC Output Pull-Up ALARM OUT + * @{ + */ +#define RTC_OUTPUT_PULLUP_NONE 0x00000000u +#define RTC_OUTPUT_PULLUP_ON RTC_CR_TAMPALRM_PU +/** + * @} + */ + +/** @defgroup RTC_Output_ALARM_OUT_Remap RTC Output ALARM OUT Remap + * @{ + */ +#define RTC_OUTPUT_REMAP_NONE 0x00000000u +#define RTC_OUTPUT_REMAP_POS1 RTC_CR_OUT2EN +/** + * @} + */ + +/** @defgroup RTC_AM_PM_Definitions RTC AM PM Definitions + * @{ + */ +#define RTC_HOURFORMAT12_AM 0x0u +#define RTC_HOURFORMAT12_PM 0x1u +/** + * @} + */ + +/** @defgroup RTC_DayLightSaving_Definitions RTC DayLightSaving Definitions + * @{ + */ +#define RTC_DAYLIGHTSAVING_SUB1H RTC_CR_SUB1H +#define RTC_DAYLIGHTSAVING_ADD1H RTC_CR_ADD1H +#define RTC_DAYLIGHTSAVING_NONE 0x00000000u +/** + * @} + */ + +/** @defgroup RTC_StoreOperation_Definitions RTC StoreOperation Definitions + * @{ + */ +#define RTC_STOREOPERATION_RESET 0x00000000u +#define RTC_STOREOPERATION_SET RTC_CR_BKP +/** + * @} + */ + +/** @defgroup RTC_Input_parameter_format_definitions RTC Input Parameter Format Definitions + * @{ + */ +#define RTC_FORMAT_BIN 0x00000000u +#define RTC_FORMAT_BCD 0x00000001u +/** + * @} + */ + +/** @defgroup RTC_Month_Date_Definitions RTC Month Date Definitions + * @{ + */ + +/* Coded in BCD format */ +#define RTC_MONTH_JANUARY ((uint8_t)0x01U) +#define RTC_MONTH_FEBRUARY ((uint8_t)0x02U) +#define RTC_MONTH_MARCH ((uint8_t)0x03U) +#define RTC_MONTH_APRIL ((uint8_t)0x04U) +#define RTC_MONTH_MAY ((uint8_t)0x05U) +#define RTC_MONTH_JUNE ((uint8_t)0x06U) +#define RTC_MONTH_JULY ((uint8_t)0x07U) +#define RTC_MONTH_AUGUST ((uint8_t)0x08U) +#define RTC_MONTH_SEPTEMBER ((uint8_t)0x09U) +#define RTC_MONTH_OCTOBER ((uint8_t)0x10U) +#define RTC_MONTH_NOVEMBER ((uint8_t)0x11U) +#define RTC_MONTH_DECEMBER ((uint8_t)0x12U) + +/** + * @} + */ + +/** @defgroup RTC_WeekDay_Definitions RTC WeekDay Definitions + * @{ + */ +#define RTC_WEEKDAY_MONDAY ((uint8_t)0x01U) +#define RTC_WEEKDAY_TUESDAY ((uint8_t)0x02U) +#define RTC_WEEKDAY_WEDNESDAY ((uint8_t)0x03U) +#define RTC_WEEKDAY_THURSDAY ((uint8_t)0x04U) +#define RTC_WEEKDAY_FRIDAY ((uint8_t)0x05U) +#define RTC_WEEKDAY_SATURDAY ((uint8_t)0x06U) +#define RTC_WEEKDAY_SUNDAY ((uint8_t)0x07U) + +/** + * @} + */ + +/** @defgroup RTC_AlarmDateWeekDay_Definitions RTC AlarmDateWeekDay Definitions + * @{ + */ +#define RTC_ALARMDATEWEEKDAYSEL_DATE 0x00000000u +#define RTC_ALARMDATEWEEKDAYSEL_WEEKDAY RTC_ALRMAR_WDSEL + +/** + * @} + */ + +/** @defgroup RTC_AlarmMask_Definitions RTC AlarmMask Definitions + * @{ + */ +#define RTC_ALARMMASK_NONE 0x00000000u +#define RTC_ALARMMASK_DATEWEEKDAY RTC_ALRMAR_MSK4 +#define RTC_ALARMMASK_HOURS RTC_ALRMAR_MSK3 +#define RTC_ALARMMASK_MINUTES RTC_ALRMAR_MSK2 +#define RTC_ALARMMASK_SECONDS RTC_ALRMAR_MSK1 +#define RTC_ALARMMASK_ALL (RTC_ALARMMASK_NONE | RTC_ALARMMASK_DATEWEEKDAY | \ + RTC_ALARMMASK_HOURS | RTC_ALARMMASK_MINUTES | \ + RTC_ALARMMASK_SECONDS) + +/** + * @} + */ + +/** @defgroup RTC_Alarms_Definitions RTC Alarms Definitions + * @{ + */ +#define RTC_ALARM_A RTC_CR_ALRAE +#define RTC_ALARM_B RTC_CR_ALRBE + +/** + * @} + */ + + + /** @defgroup RTC_Alarm_Sub_Seconds_Masks_Definitions RTC Alarm Sub Seconds Masks Definitions + * @{ + */ +#define RTC_ALARMSUBSECONDMASK_ALL 0x00000000u /*!< All Alarm SS fields are masked. + There is no comparison on sub seconds + for Alarm */ +#define RTC_ALARMSUBSECONDMASK_SS14_1 RTC_ALRMASSR_MASKSS_0 /*!< SS[14:1] not used in Alarm + comparison. Only SS[0] is compared. */ +#define RTC_ALARMSUBSECONDMASK_SS14_2 RTC_ALRMASSR_MASKSS_1 /*!< SS[14:2] not used in Alarm + comparison. Only SS[1:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_3 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_1) /*!< SS[14:3] not used in Alarm + comparison. Only SS[2:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_4 RTC_ALRMASSR_MASKSS_2 /*!< SS[14:4] not used in Alarm + comparison. Only SS[3:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_5 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_2) /*!< SS[14:5] not used in Alarm + comparison. Only SS[4:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_6 (RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_2) /*!< SS[14:6] not used in Alarm + comparison. Only SS[5:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_7 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_2) /*!< SS[14:7] not used in Alarm + comparison. Only SS[6:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_8 RTC_ALRMASSR_MASKSS_3 /*!< SS[14:8] not used in Alarm + comparison. Only SS[7:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_9 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_3) /*!< SS[14:9] not used in Alarm + comparison. Only SS[8:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_10 (RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_3) /*!< SS[14:10] not used in Alarm + comparison. Only SS[9:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_11 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_3) /*!< SS[14:11] not used in Alarm + comparison. Only SS[10:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_12 (RTC_ALRMASSR_MASKSS_2 | RTC_ALRMASSR_MASKSS_3) /*!< SS[14:12] not used in Alarm + comparison.Only SS[11:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_13 (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_2 | RTC_ALRMASSR_MASKSS_3) /*!< SS[14:13] not used in Alarm + comparison. Only SS[12:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14 (RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_2 | RTC_ALRMASSR_MASKSS_3) /*!< SS[14] not used in Alarm + comparison.Only SS[13:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_NONE RTC_ALRMASSR_MASKSS /*!< SS[14:0] are compared and must match + to activate alarm. */ +/** + * @} + */ + +/** @defgroup RTC_Interrupts_Definitions RTC Interrupts Definitions + * @{ + */ +#define RTC_IT_TS RTC_CR_TSIE /*!< Enable Timestamp Interrupt */ +#define RTC_IT_WUT RTC_CR_WUTIE /*!< Enable Wakeup timer Interrupt */ +#define RTC_IT_ALRA RTC_CR_ALRAIE /*!< Enable Alarm A Interrupt */ +#define RTC_IT_ALRB RTC_CR_ALRBIE /*!< Enable Alarm B Interrupt */ +/** + * @} + */ + +/** @defgroup RTC_Flag_Mask RTC Flag Mask (5bits) describe in RTC_Flags_Definitions + * @{ + */ +#define RTC_FLAG_MASK 0x001Fu /*!< RTC flags mask (5bits) */ +/** + * @} + */ + +/** @defgroup RTC_Flags_Definitions RTC Flags Definitions + * Elements values convention: 000000XX000YYYYYb + * - YYYYY : Interrupt flag position in the XX register (5bits) + * - XX : Interrupt status register (2bits) + * - 01: ICSR register + * - 10: SR or SCR or MISR or SMISR registers + * @{ + */ +#define RTC_FLAG_RECALPF (0x00000100U | RTC_ICSR_RECALPF_Pos) /*!< Recalibration pending Flag */ +#define RTC_FLAG_INITF (0x00000100U | RTC_ICSR_INITF_Pos) /*!< Initialization flag */ +#define RTC_FLAG_RSF (0x00000100U | RTC_ICSR_RSF_Pos) /*!< Registers synchronization flag */ +#define RTC_FLAG_INITS (0x00000100U | RTC_ICSR_INITS_Pos) /*!< Initialization status flag */ +#define RTC_FLAG_SHPF (0x00000100U | RTC_ICSR_SHPF_Pos) /*!< Shift operation pending flag */ +#define RTC_FLAG_WUTWF (0x00000100U | RTC_ICSR_WUTWF_Pos) /*!< Wakeup timer write flag */ +#define RTC_FLAG_ALRBWF (0x00000100U | RTC_ICSR_ALRBWF_Pos) /*!< Alarm B write flag */ +#define RTC_FLAG_ALRAWF (0x00000100U | RTC_ICSR_ALRAWF_Pos) /*!< Alarm A write flag */ +#define RTC_FLAG_ITSF (0x00000200U | RTC_SR_ITSF_Pos) /*!< Internal Time-stamp flag */ +#define RTC_FLAG_TSOVF (0x00000200U | RTC_SR_TSOVF_Pos) /*!< Time-stamp overflow flag */ +#define RTC_FLAG_TSF (0x00000200U | RTC_SR_TSF_Pos) /*!< Time-stamp flag */ +#define RTC_FLAG_WUTF (0x00000200U | RTC_SR_WUTF_Pos) /*!< Wakeup timer flag */ +#define RTC_FLAG_ALRBF (0x00000200U | RTC_SR_ALRBF_Pos) /*!< Alarm B flag */ +#define RTC_FLAG_ALRAF (0x00000200U | RTC_SR_ALRAF_Pos) /*!< Alarm A flag */ +/** + * @} + */ + +/** @defgroup RTC_Clear_Flags_Definitions RTC Clear Flags Definitions + * @{ + */ +#define RTC_CLEAR_ITSF RTC_SCR_CITSF /*!< Clear Internal Time-stamp flag */ +#define RTC_CLEAR_TSOVF RTC_SCR_CTSOVF /*!< Clear Time-stamp overflow flag */ +#define RTC_CLEAR_TSF RTC_SCR_CTSF /*!< Clear Time-stamp flag */ +#define RTC_CLEAR_WUTF RTC_SCR_CWUTF /*!< Clear Wakeup timer flag */ +#define RTC_CLEAR_ALRBF RTC_SCR_CALRBF /*!< Clear Alarm B flag */ +#define RTC_CLEAR_ALRAF RTC_SCR_CALRAF /*!< Clear Alarm A flag */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup RTC_Exported_Macros RTC Exported Macros + * @{ + */ + +/** @brief Reset RTC handle state + * @param __HANDLE__ RTC handle. + * @retval None + */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) +#define __HAL_RTC_RESET_HANDLE_STATE(__HANDLE__) do{\ + (__HANDLE__)->State = HAL_RTC_STATE_RESET;\ + (__HANDLE__)->MspInitCallback = NULL;\ + (__HANDLE__)->MspDeInitCallback = NULL;\ + }while(0) +#else +#define __HAL_RTC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_RTC_STATE_RESET) +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ + +/** + * @brief Disable the write protection for RTC registers. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_WRITEPROTECTION_DISABLE(__HANDLE__) \ + do{ \ + (__HANDLE__)->Instance->WPR = 0xCAU; \ + (__HANDLE__)->Instance->WPR = 0x53U; \ + } while(0U) + +/** + * @brief Enable the write protection for RTC registers. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_WRITEPROTECTION_ENABLE(__HANDLE__) \ + do{ \ + (__HANDLE__)->Instance->WPR = 0xFFU; \ + } while(0U) + +/** + * @brief Check whether the RTC Calendar is initialized. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_IS_CALENDAR_INITIALIZED(__HANDLE__) (((((__HANDLE__)->Instance->ICSR) & (RTC_ICSR_INITS)) == RTC_ICSR_INITS) ? 1U : 0U) + +/** + * @brief Add 1 hour (summer time change). + * @note This interface is deprecated. + * To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions + * @param __HANDLE__ specifies the RTC handle. + * @param __BKP__ Backup + * This parameter can be: + * @arg @ref RTC_STOREOPERATION_RESET + * @arg @ref RTC_STOREOPERATION_SET + * @retval None + */ +#define __HAL_RTC_DAYLIGHT_SAVING_TIME_ADD1H(__HANDLE__, __BKP__) \ + do { \ + __HAL_RTC_WRITEPROTECTION_DISABLE(__HANDLE__); \ + SET_BIT((__HANDLE__)->Instance->CR, RTC_CR_ADD1H); \ + MODIFY_REG((__HANDLE__)->Instance->CR, RTC_CR_BKP , (__BKP__)); \ + __HAL_RTC_WRITEPROTECTION_ENABLE(__HANDLE__); \ + } while(0); + +/** + * @brief Subtract 1 hour (winter time change). + * @note This interface is deprecated. + * To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions + * @param __HANDLE__ specifies the RTC handle. + * @param __BKP__ Backup + * This parameter can be: + * @arg @ref RTC_STOREOPERATION_RESET + * @arg @ref RTC_STOREOPERATION_SET + * @retval None + */ +#define __HAL_RTC_DAYLIGHT_SAVING_TIME_SUB1H(__HANDLE__, __BKP__) \ + do { \ + __HAL_RTC_WRITEPROTECTION_DISABLE(__HANDLE__); \ + SET_BIT((__HANDLE__)->Instance->CR, RTC_CR_SUB1H); \ + MODIFY_REG((__HANDLE__)->Instance->CR, RTC_CR_BKP , (__BKP__)); \ + __HAL_RTC_WRITEPROTECTION_ENABLE(__HANDLE__); \ + } while(0); + + /** + * @brief Enable the RTC ALARMA peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_ALARMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_ALRAE)) + +/** + * @brief Disable the RTC ALARMA peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_ALARMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ALRAE)) + +/** + * @brief Enable the RTC ALARMB peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_ALARMB_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_ALRBE)) + +/** + * @brief Disable the RTC ALARMB peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_ALARMB_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ALRBE)) + +/** + * @brief Enable the RTC Alarm interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Alarm interrupt sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg @ref RTC_IT_ALRA Alarm A interrupt, @ref RTC_Interrupts_Definitions + * @arg @ref RTC_IT_ALRB Alarm B interrupt + * @retval None + */ +#define __HAL_RTC_ALARM_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) + +/** + * @brief Disable the RTC Alarm interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Alarm interrupt sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg @ref RTC_IT_ALRA Alarm A interrupt + * @arg @ref RTC_IT_ALRB Alarm B interrupt + * @retval None + */ +#define __HAL_RTC_ALARM_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) + +/** + * @brief Check whether the specified RTC Alarm interrupt has occurred or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Alarm interrupt sources to check. + * This parameter can be: + * @arg @ref RTC_IT_ALRA Alarm A interrupt + * @arg @ref RTC_IT_ALRB Alarm B interrupt + * @retval None + */ +#define __HAL_RTC_ALARM_GET_IT(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->SR)& ((__INTERRUPT__)>> 12U)) != 0U)? 1U : 0U) + +/** + * @brief Check whether the specified RTC Alarm interrupt has been enabled or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Alarm interrupt sources to check. + * This parameter can be: + * @arg @ref RTC_IT_ALRA Alarm A interrupt + * @arg @ref RTC_IT_ALRB Alarm B interrupt + * @retval None + */ +#define __HAL_RTC_ALARM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) + +/** + * @brief Get the selected RTC Alarms flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC Alarm Flag sources to check. + * This parameter can be: + * @arg @ref RTC_FLAG_ALRAF + * @arg @ref RTC_FLAG_ALRBF + * @arg @ref RTC_FLAG_ALRAWF + * @arg @ref RTC_FLAG_ALRBWF + * @retval None + */ +#define __HAL_RTC_ALARM_GET_FLAG(__HANDLE__, __FLAG__) (__HAL_RTC_GET_FLAG((__HANDLE__), (__FLAG__))) + +/** + * @brief Clear the RTC Alarms pending flags. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC Alarm Flag sources to clear. + * This parameter can be: + * @arg @ref RTC_FLAG_ALRAF + * @arg @ref RTC_FLAG_ALRBF + * @retval None + */ +#define __HAL_RTC_ALARM_CLEAR_FLAG(__HANDLE__, __FLAG__) (((__FLAG__) == RTC_FLAG_ALRAF) ? (__HAL_RTC_CLEAR_FLAG((__HANDLE__), RTC_CLEAR_ALRAF)) : \ + (__HAL_RTC_CLEAR_FLAG((__HANDLE__), RTC_CLEAR_ALRBF))) + +/** + * @brief Enable interrupt on the RTC Alarm associated Exti line. + * @retval None + */ +#define __HAL_RTC_ALARM_EXTI_ENABLE_IT() (EXTI->IMR1 |= RTC_EXTI_LINE_ALARM_EVENT) + +/** + * @brief Disable interrupt on the RTC Alarm associated Exti line. + * @retval None + */ +#define __HAL_RTC_ALARM_EXTI_DISABLE_IT() (EXTI->IMR1 &= ~(RTC_EXTI_LINE_ALARM_EVENT)) + +/** + * @brief Enable event on the RTC Alarm associated Exti line. + * @retval None. + */ +#define __HAL_RTC_ALARM_EXTI_ENABLE_EVENT() (EXTI->EMR1 |= RTC_EXTI_LINE_ALARM_EVENT) + +/** + * @brief Disable event on the RTC Alarm associated Exti line. + * @retval None. + */ +#define __HAL_RTC_ALARM_EXTI_DISABLE_EVENT() (EXTI->EMR1 &= ~(RTC_EXTI_LINE_ALARM_EVENT)) + +/** + * @} + */ + +/* Include RTC HAL Extended module */ +#include "stm32g0xx_hal_rtc_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup RTC_Exported_Functions RTC Exported Functions + * @{ + */ + +/** @defgroup RTC_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTC_DeInit(RTC_HandleTypeDef *hrtc); + +void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc); +void HAL_RTC_MspDeInit(RTC_HandleTypeDef *hrtc); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_RTC_RegisterCallback(RTC_HandleTypeDef *hrtc, HAL_RTC_CallbackIDTypeDef CallbackID, pRTC_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_RTC_UnRegisterCallback(RTC_HandleTypeDef *hrtc, HAL_RTC_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup RTC_Exported_Functions_Group2 RTC Time and Date functions + * @{ + */ +/* RTC Time and Date functions ************************************************/ +HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format); +HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format); +HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format); +HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format); +void HAL_RTC_DST_Add1Hour(RTC_HandleTypeDef *hrtc); +void HAL_RTC_DST_Sub1Hour(RTC_HandleTypeDef *hrtc); +void HAL_RTC_DST_SetStoreOperation(RTC_HandleTypeDef *hrtc); +void HAL_RTC_DST_ClearStoreOperation(RTC_HandleTypeDef *hrtc); +uint32_t HAL_RTC_DST_ReadStoreOperation(RTC_HandleTypeDef *hrtc); +/** + * @} + */ + +/** @defgroup RTC_Exported_Functions_Group3 RTC Alarm functions + * @{ + */ +/* RTC Alarm functions ********************************************************/ +HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format); +HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format); +HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm); +HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format); +void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTC_PollForAlarmAEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout); +void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc); +/** + * @} + */ + +/** @defgroup RTC_Exported_Functions_Group4 Peripheral Control functions + * @{ + */ +/* Peripheral Control functions ***********************************************/ +HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc); +/** + * @} + */ + +/** @defgroup RTC_Exported_Functions_Group5 Peripheral State functions + * @{ + */ +/* Peripheral State functions *************************************************/ +HAL_RTCStateTypeDef HAL_RTC_GetState(RTC_HandleTypeDef *hrtc); +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup RTC_Private_Constants RTC Private Constants + * @{ + */ +/* Masks Definition */ +#define RTC_TR_RESERVED_MASK (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | \ + RTC_TR_MNT | RTC_TR_MNU| RTC_TR_ST | \ + RTC_TR_SU) +#define RTC_DR_RESERVED_MASK (RTC_DR_YT | RTC_DR_YU | RTC_DR_WDU | \ + RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | \ + RTC_DR_DU) +#define RTC_INIT_MASK 0xFFFFFFFFu +#define RTC_RSF_MASK (~(RTC_ICSR_INIT | RTC_ICSR_RSF)) + +#define RTC_TIMEOUT_VALUE 1000u + +#define RTC_EXTI_LINE_ALARM_EVENT EXTI_IMR1_IM19 /*!< External interrupt line 19 Connected to the RTC Alarm event */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup RTC_Private_Macros RTC Private Macros + * @{ + */ + +/** @defgroup RTC_IS_RTC_Definitions RTC Private macros to check input parameters + * @{ + */ +#define IS_RTC_OUTPUT(OUTPUT) (((OUTPUT) == RTC_OUTPUT_DISABLE) || \ + ((OUTPUT) == RTC_OUTPUT_ALARMA) || \ + ((OUTPUT) == RTC_OUTPUT_ALARMB) || \ + ((OUTPUT) == RTC_OUTPUT_WAKEUP) || \ + ((OUTPUT) == RTC_OUTPUT_TAMPER)) + +#define IS_RTC_HOUR_FORMAT(FORMAT) (((FORMAT) == RTC_HOURFORMAT_12) || \ + ((FORMAT) == RTC_HOURFORMAT_24)) + +#define IS_RTC_OUTPUT_POL(POL) (((POL) == RTC_OUTPUT_POLARITY_HIGH) || \ + ((POL) == RTC_OUTPUT_POLARITY_LOW)) + +#define IS_RTC_OUTPUT_TYPE(TYPE) (((TYPE) == RTC_OUTPUT_TYPE_OPENDRAIN) || \ + ((TYPE) == RTC_OUTPUT_TYPE_PUSHPULL)) + +#define IS_RTC_OUTPUT_PULLUP(TYPE) (((TYPE) == RTC_OUTPUT_PULLUP_NONE) || \ + ((TYPE) == RTC_OUTPUT_PULLUP_ON)) + +#define IS_RTC_OUTPUT_REMAP(REMAP) (((REMAP) == RTC_OUTPUT_REMAP_NONE) || \ + ((REMAP) == RTC_OUTPUT_REMAP_POS1)) + +#define IS_RTC_HOURFORMAT12(PM) (((PM) == RTC_HOURFORMAT12_AM) || \ + ((PM) == RTC_HOURFORMAT12_PM)) + +#define IS_RTC_DAYLIGHT_SAVING(SAVE) (((SAVE) == RTC_DAYLIGHTSAVING_SUB1H) || \ + ((SAVE) == RTC_DAYLIGHTSAVING_ADD1H) || \ + ((SAVE) == RTC_DAYLIGHTSAVING_NONE)) + +#define IS_RTC_STORE_OPERATION(OPERATION) (((OPERATION) == RTC_STOREOPERATION_RESET) || \ + ((OPERATION) == RTC_STOREOPERATION_SET)) + +#define IS_RTC_FORMAT(FORMAT) (((FORMAT) == RTC_FORMAT_BIN) || \ + ((FORMAT) == RTC_FORMAT_BCD)) + +#define IS_RTC_YEAR(YEAR) ((YEAR) <= 99u) + +#define IS_RTC_MONTH(MONTH) (((MONTH) >= 1u) && ((MONTH) <= 12u)) + +#define IS_RTC_DATE(DATE) (((DATE) >= 1u) && ((DATE) <= 31u)) + +#define IS_RTC_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_WEEKDAY_MONDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_TUESDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_WEDNESDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_THURSDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_FRIDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_SATURDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_SUNDAY)) + +#define IS_RTC_ALARM_DATE_WEEKDAY_DATE(DATE) (((DATE) >0u) && ((DATE) <= 31u)) + +#define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_WEEKDAY_MONDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_TUESDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_WEDNESDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_THURSDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_FRIDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_SATURDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_SUNDAY)) + +#define IS_RTC_ALARM_DATE_WEEKDAY_SEL(SEL) (((SEL) == RTC_ALARMDATEWEEKDAYSEL_DATE) || \ + ((SEL) == RTC_ALARMDATEWEEKDAYSEL_WEEKDAY)) + +#define IS_RTC_ALARM_MASK(MASK) (((MASK) & ~(RTC_ALARMMASK_ALL)) == 0U) + +#define IS_RTC_ALARM(ALARM) (((ALARM) == RTC_ALARM_A) || \ + ((ALARM) == RTC_ALARM_B)) + +#define IS_RTC_ALARM_SUB_SECOND_VALUE(VALUE) ((VALUE) <= RTC_ALRMASSR_SS) + +#define IS_RTC_ALARM_SUB_SECOND_MASK(MASK) (((MASK) == RTC_ALARMSUBSECONDMASK_ALL) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_1) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_2) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_3) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_4) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_5) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_6) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_7) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_8) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_9) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_10) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_11) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_12) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_13) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_NONE)) + +#define IS_RTC_ASYNCH_PREDIV(PREDIV) ((PREDIV) <= 0x7Fu) + +#define IS_RTC_SYNCH_PREDIV(PREDIV) ((PREDIV) <= 0x7FFFu) + +#define IS_RTC_HOUR12(HOUR) (((HOUR) > 0u) && ((HOUR) <= 12u)) + +#define IS_RTC_HOUR24(HOUR) ((HOUR) <= 23u) + +#define IS_RTC_MINUTES(MINUTES) ((MINUTES) <= 59u) + +#define IS_RTC_SECONDS(SECONDS) ((SECONDS) <= 59u) + +/** + * @} + */ + +/** + * @} + */ + +/* Private functions -------------------------------------------------------------*/ +/** @defgroup RTC_Private_Functions RTC Private Functions + * @{ + */ +HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc); +HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc); +uint8_t RTC_ByteToBcd2(uint8_t Value); +uint8_t RTC_Bcd2ToByte(uint8_t Value); +/** + * @} + */ + + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_RTC_H */ + + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rtc_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rtc_ex.h new file mode 100644 index 0000000..2ef6e2a --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_rtc_ex.h @@ -0,0 +1,1156 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_rtc_ex.h + * @author MCD Application Team + * @brief Header file of RTC HAL Extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_RTC_EX_H +#define STM32G0xx_HAL_RTC_EX_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @defgroup RTCEx RTCEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup RTCEx_Exported_Types RTCEx Exported Types + * @{ + */ + +/** @defgroup RTCEx_Tamper_structure_definition RTCEx Tamper structure definition + * @{ + */ +typedef struct +{ + uint32_t Tamper; /*!< Specifies the Tamper Pin. + This parameter can be a value of @ref RTCEx_Tamper_Pins */ + + uint32_t Trigger; /*!< Specifies the Tamper Trigger. + This parameter can be a value of @ref RTCEx_Tamper_Trigger */ + + uint32_t NoErase; /*!< Specifies the Tamper no erase mode. + This parameter can be a value of @ref RTCEx_Tamper_EraseBackUp */ + + uint32_t MaskFlag; /*!< Specifies the Tamper Flag masking. + This parameter can be a value of @ref RTCEx_Tamper_MaskFlag */ + + uint32_t Filter; /*!< Specifies the TAMP Filter Tamper. + This parameter can be a value of @ref RTCEx_Tamper_Filter */ + + uint32_t SamplingFrequency; /*!< Specifies the sampling frequency. + This parameter can be a value of @ref RTCEx_Tamper_Sampling_Frequencies */ + + uint32_t PrechargeDuration; /*!< Specifies the Precharge Duration . + This parameter can be a value of @ref RTCEx_Tamper_Pin_Precharge_Duration */ + + uint32_t TamperPullUp; /*!< Specifies the Tamper PullUp . + This parameter can be a value of @ref RTCEx_Tamper_Pull_UP */ + + uint32_t TimeStampOnTamperDetection; /*!< Specifies the TimeStampOnTamperDetection. + This parameter can be a value of @ref RTCEx_Tamper_TimeStampOnTamperDetection_Definitions */ +}RTC_TamperTypeDef; +/** + * @} + */ + + +/** @defgroup RTCEx_Internal_Tamper_structure_definition RTCEx Internal Tamper structure definition + * @{ + */ +typedef struct +{ + uint32_t IntTamper; /*!< Specifies the Internal Tamper Pin. + This parameter can be a value of @ref RTCEx_Internal_Tamper_Pins */ + + uint32_t TimeStampOnTamperDetection; /*!< Specifies the TimeStampOnTamperDetection. + This parameter can be a value of @ref RTCEx_Tamper_TimeStampOnTamperDetection_Definitions */ +} RTC_InternalTamperTypeDef; +/** + * @} + */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RTCEx_Exported_Constants RTCEx Exported Constants + * @{ + */ + +/** @defgroup RTCEx_Time_Stamp_Edges_definitions RTCEx Time Stamp Edges definition + * @{ + */ +#define RTC_TIMESTAMPEDGE_RISING 0x00000000u +#define RTC_TIMESTAMPEDGE_FALLING RTC_CR_TSEDGE +/** + * @} + */ + +/** @defgroup RTCEx_TimeStamp_Pin_Selections RTCEx TimeStamp Pin Selection + * @{ + */ +#define RTC_TIMESTAMPPIN_DEFAULT 0x00000000u +/** + * @} + */ + +/** @defgroup RTCEx_Wakeup_Timer_Definitions RTCEx Wakeup Timer Definitions + * @{ + */ +#define RTC_WAKEUPCLOCK_RTCCLK_DIV16 0x00000000u +#define RTC_WAKEUPCLOCK_RTCCLK_DIV8 RTC_CR_WUCKSEL_0 +#define RTC_WAKEUPCLOCK_RTCCLK_DIV4 RTC_CR_WUCKSEL_1 +#define RTC_WAKEUPCLOCK_RTCCLK_DIV2 (RTC_CR_WUCKSEL_0 | RTC_CR_WUCKSEL_1) +#define RTC_WAKEUPCLOCK_CK_SPRE_16BITS RTC_CR_WUCKSEL_2 +#define RTC_WAKEUPCLOCK_CK_SPRE_17BITS (RTC_CR_WUCKSEL_1 | RTC_CR_WUCKSEL_2) +/** + * @} + */ + +/** @defgroup RTCEx_Smooth_calib_period_Definitions RTCEx Smooth calib period Definitions + * @{ + */ +#define RTC_SMOOTHCALIB_PERIOD_32SEC 0x00000000u /*!< If RTCCLK = 32768 Hz, Smooth calibation + period is 32s, else 2exp20 RTCCLK pulses */ +#define RTC_SMOOTHCALIB_PERIOD_16SEC RTC_CALR_CALW16 /*!< If RTCCLK = 32768 Hz, Smooth calibation + period is 16s, else 2exp19 RTCCLK pulses */ +#define RTC_SMOOTHCALIB_PERIOD_8SEC RTC_CALR_CALW8 /*!< If RTCCLK = 32768 Hz, Smooth calibation + period is 8s, else 2exp18 RTCCLK pulses */ +/** + * @} + */ + +/** @defgroup RTCEx_Smooth_calib_Plus_pulses_Definitions RTCEx Smooth calib Plus pulses Definitions + * @{ + */ +#define RTC_SMOOTHCALIB_PLUSPULSES_SET RTC_CALR_CALP /*!< The number of RTCCLK pulses added + during a X -second window = Y - CALM[8:0] + with Y = 512, 256, 128 when X = 32, 16, 8 */ +#define RTC_SMOOTHCALIB_PLUSPULSES_RESET 0x00000000u /*!< The number of RTCCLK pulses subbstited + during a 32-second window = CALM[8:0] */ + +/** + * @} + */ + /** @defgroup RTCEx_Calib_Output_selection_Definitions RTCEx Calib Output selection Definitions + * @{ + */ +#define RTC_CALIBOUTPUT_512HZ 0x00000000u +#define RTC_CALIBOUTPUT_1HZ RTC_CR_COSEL + +/** + * @} + */ + + +/** @defgroup RTCEx_Add_1_Second_Parameter_Definition RTCEx Add 1 Second Parameter Definitions + * @{ + */ +#define RTC_SHIFTADD1S_RESET 0x00000000u +#define RTC_SHIFTADD1S_SET RTC_SHIFTR_ADD1S +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_Pins RTCEx Tamper Pins Definition + * @{ + */ +#define RTC_TAMPER_1 TAMP_CR1_TAMP1E +#define RTC_TAMPER_2 TAMP_CR1_TAMP2E +#if defined(TAMP_CR1_TAMP3E) +#define RTC_TAMPER_3 TAMP_CR1_TAMP3E +#define RTC_TAMPER_ALL (TAMP_CR1_TAMP1E | TAMP_CR1_TAMP2E | TAMP_CR1_TAMP3E) +#else +#define RTC_TAMPER_ALL (TAMP_CR1_TAMP1E | TAMP_CR1_TAMP2E) +#endif /* TAMP_CR1_TAMP3E */ +/** + * @} + */ + +/** @defgroup RTCEx_Internal_Tamper_Pins RTCEx Internal Tamper Pins Definition + * @{ + */ +#define RTC_INT_TAMPER_3 TAMP_CR1_ITAMP3E +#define RTC_INT_TAMPER_4 TAMP_CR1_ITAMP4E +#define RTC_INT_TAMPER_5 TAMP_CR1_ITAMP5E +#define RTC_INT_TAMPER_6 TAMP_CR1_ITAMP6E +#define RTC_INT_TAMPER_ALL (TAMP_CR1_ITAMP3E | TAMP_CR1_ITAMP4E | \ + TAMP_CR1_ITAMP5E | TAMP_CR1_ITAMP6E) +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_Trigger RTCEx Tamper Trigger + * @{ + */ +#define RTC_TAMPERTRIGGER_RISINGEDGE 0x00u +#define RTC_TAMPERTRIGGER_FALLINGEDGE 0x01u +#define RTC_TAMPERTRIGGER_LOWLEVEL RTC_TAMPERTRIGGER_RISINGEDGE +#define RTC_TAMPERTRIGGER_HIGHLEVEL RTC_TAMPERTRIGGER_FALLINGEDGE +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_MaskFlag RTCEx Tamper MaskFlag + * @{ + */ +#define RTC_TAMPERMASK_FLAG_DISABLE 0x00u +#define RTC_TAMPERMASK_FLAG_ENABLE 0x01u +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_EraseBackUp RTCEx Tamper EraseBackUp +* @{ +*/ +#define RTC_TAMPER_ERASE_BACKUP_ENABLE 0x00u +#define RTC_TAMPER_ERASE_BACKUP_DISABLE 0x01u +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_Filter RTCEx Tamper Filter + * @{ + */ +#define RTC_TAMPERFILTER_DISABLE 0x00000000U /*!< Tamper filter is disabled */ +#define RTC_TAMPERFILTER_2SAMPLE TAMP_FLTCR_TAMPFLT_0 /*!< Tamper is activated after 2 + consecutive samples at the active level */ +#define RTC_TAMPERFILTER_4SAMPLE TAMP_FLTCR_TAMPFLT_1 /*!< Tamper is activated after 4 + consecutive samples at the active level */ +#define RTC_TAMPERFILTER_8SAMPLE TAMP_FLTCR_TAMPFLT /*!< Tamper is activated after 8 + consecutive samples at the active level */ +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_Sampling_Frequencies RTCEx Tamper Sampling Frequencies + * @{ + */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768 0x00000000U /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 32768 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384 TAMP_FLTCR_TAMPFREQ_0 /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 16384 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192 TAMP_FLTCR_TAMPFREQ_1 /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 8192 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096 (TAMP_FLTCR_TAMPFREQ_0 | TAMP_FLTCR_TAMPFREQ_1) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 4096 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048 TAMP_FLTCR_TAMPFREQ_2 /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 2048 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024 (TAMP_FLTCR_TAMPFREQ_0 | TAMP_FLTCR_TAMPFREQ_2) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 1024 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512 (TAMP_FLTCR_TAMPFREQ_1 | TAMP_FLTCR_TAMPFREQ_2) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 512 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256 (TAMP_FLTCR_TAMPFREQ_0 | TAMP_FLTCR_TAMPFREQ_1 | \ + TAMP_FLTCR_TAMPFREQ_2) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 256 */ +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_Pin_Precharge_Duration RTCEx Tamper Pin Precharge Duration + * @{ + */ +#define RTC_TAMPERPRECHARGEDURATION_1RTCCLK 0x00000000U /*!< Tamper pins are pre-charged before + sampling during 1 RTCCLK cycle */ +#define RTC_TAMPERPRECHARGEDURATION_2RTCCLK TAMP_FLTCR_TAMPPRCH_0 /*!< Tamper pins are pre-charged before + sampling during 2 RTCCLK cycles */ +#define RTC_TAMPERPRECHARGEDURATION_4RTCCLK TAMP_FLTCR_TAMPPRCH_1 /*!< Tamper pins are pre-charged before + sampling during 4 RTCCLK cycles */ +#define RTC_TAMPERPRECHARGEDURATION_8RTCCLK (TAMP_FLTCR_TAMPPRCH_0 | TAMP_FLTCR_TAMPPRCH_1) /*!< Tamper pins are pre-charged before + sampling during 8 RTCCLK cycles */ +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_Pull_UP RTCEx Tamper Pull UP + * @{ + */ +#define RTC_TAMPER_PULLUP_ENABLE 0x00000000u /*!< Tamper pins are pre-charged before sampling */ +#define RTC_TAMPER_PULLUP_DISABLE TAMP_FLTCR_TAMPPUDIS /*!< Tamper pins pre-charge is disabled */ +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_TimeStampOnTamperDetection_Definitions RTCEx Tamper TimeStamp On Tamper Detection Definitions + * @{ + */ +#define RTC_TIMESTAMPONTAMPERDETECTION_DISABLE 0x00000000u /*!< TimeStamp on Tamper Detection event is not saved */ +#define RTC_TIMESTAMPONTAMPERDETECTION_ENABLE RTC_CR_TAMPTS /*!< TimeStamp on Tamper Detection event saved */ +/** + * @} + */ + + +/** @defgroup RTCEx_Internal_Tamper_Interrupt RTCEx Internal Tamper Interrupt + * @{ + */ +#define RTC_IT_TAMP1 TAMP_IER_TAMP1IE /*!< Tamper 1 Interrupt */ +#define RTC_IT_TAMP2 TAMP_IER_TAMP2IE /*!< Tamper 2 Interrupt */ +#if defined(TAMP_CR1_TAMP3E) +#define RTC_IT_TAMP3 TAMP_IER_TAMP3IE /*!< Tamper 3 Interrupt */ +#define RTC_IT_TAMPALL (TAMP_IER_TAMP1IE | TAMP_IER_TAMP2IE | TAMP_IER_TAMP3IE) +#else +#define RTC_IT_TAMPALL (TAMP_IER_TAMP1IE | TAMP_IER_TAMP2IE) +#endif /* TAMP_CR1_TAMP3E */ + +#define RTC_IT_INT_TAMP3 TAMP_IER_ITAMP3IE +#define RTC_IT_INT_TAMP4 TAMP_IER_ITAMP4IE +#define RTC_IT_INT_TAMP5 TAMP_IER_ITAMP5IE +#define RTC_IT_INT_TAMP6 TAMP_IER_ITAMP6IE +#define RTC_IT_INT_TAMPALL (RTC_IT_INT_TAMP3 | RTC_IT_INT_TAMP4 | \ + RTC_IT_INT_TAMP5 | RTC_IT_INT_TAMP6) +/** + * @} + */ + +/** @defgroup RTCEx_Flags RTCEx Flags + * @{ + */ +#define RTC_FLAG_TAMP1 TAMP_SR_TAMP1F +#define RTC_FLAG_TAMP2 TAMP_SR_TAMP2F +#if defined(TAMP_CR1_TAMP3E) +#define RTC_FLAG_TAMP3 TAMP_SR_TAMP3F +#define RTC_FLAG_TAMPALL (RTC_FLAG_TAMP1 | RTC_FLAG_TAMP2 | RTC_FLAG_TAMP3) +#else +#define RTC_FLAG_TAMPALL (RTC_FLAG_TAMP1 | RTC_FLAG_TAMP2) +#endif /* TAMP_CR1_TAMP3E */ +#define RTC_FLAG_INT_TAMP3 TAMP_SR_ITAMP3F +#define RTC_FLAG_INT_TAMP4 TAMP_SR_ITAMP4F +#define RTC_FLAG_INT_TAMP5 TAMP_SR_ITAMP5F +#define RTC_FLAG_INT_TAMP6 TAMP_SR_ITAMP6F +#define RTC_FLAG_INT_TAMPALL (RTC_FLAG_INT_TAMP3 | RTC_FLAG_INT_TAMP4 | \ + RTC_FLAG_INT_TAMP5 | RTC_FLAG_INT_TAMP6) +/** + * @} + */ + + +/** @defgroup RTCEx_Backup_Registers RTCEx Backup Registers Definition + * @{ + */ +#define RTC_BKP_NUMBER 0x00000005u +#define RTC_BKP_DR0 0x00000000u +#define RTC_BKP_DR1 0x00000001u +#define RTC_BKP_DR2 0x00000002u +#define RTC_BKP_DR3 0x00000003u +#define RTC_BKP_DR4 0x00000004u +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup RTCEx_Exported_Macros RTCEx Exported Macros + * @{ + */ + +/** @brief Clear the specified RTC pending flag. + * @param __HANDLE__ specifies the RTC Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be any combination of the following values: + * @arg @ref RTC_CLEAR_ITSF Clear Internal Time-stamp flag + * @arg @ref RTC_CLEAR_TSOVF Clear Time-stamp overflow flag + * @arg @ref RTC_CLEAR_TSF Clear Time-stamp flag + * @arg @ref RTC_CLEAR_WUTF Clear Wakeup timer flag + * @arg @ref RTC_CLEAR_ALRBF Clear Alarm B flag + * @arg @ref RTC_CLEAR_ALRAF Clear Alarm A flag + * @retval None + */ +#define __HAL_RTC_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->SCR |= (__FLAG__)) + +/** @brief Check whether the specified RTC flag is set or not. + * @param __HANDLE__ specifies the RTC Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be: + * @arg @ref RTC_FLAG_RECALPF Recalibration pending Flag + * @arg @ref RTC_FLAG_INITF Initialization flag + * @arg @ref RTC_FLAG_RSF Registers synchronization flag + * @arg @ref RTC_FLAG_INITS Initialization status flag + * @arg @ref RTC_FLAG_SHPF Shift operation pending flag + * @arg @ref RTC_FLAG_WUTWF Wakeup timer write flag + * @arg @ref RTC_FLAG_ALRBWF Alarm B write flag + * @arg @ref RTC_FLAG_ALRAWF Alarm A write flag + * @arg @ref RTC_FLAG_ITSF Internal Time-stamp flag + * @arg @ref RTC_FLAG_TSOVF Time-stamp overflow flag + * @arg @ref RTC_FLAG_TSF Time-stamp flag + * @arg @ref RTC_FLAG_WUTF Wakeup timer flag + * @arg @ref RTC_FLAG_ALRBF Alarm B flag + * @arg @ref RTC_FLAG_ALRAF Alarm A flag + * @retval None + */ +#define __HAL_RTC_GET_FLAG(__HANDLE__, __FLAG__) (((((__FLAG__)) >> 8U) == 1U) ? ((((__HANDLE__)->Instance->ICSR & (1U << (((uint16_t)(__FLAG__)) & RTC_FLAG_MASK))) != 0U) ? 1U : 0U) :\ + ((((__HANDLE__)->Instance->SR & (1U << (((uint16_t)(__FLAG__)) & RTC_FLAG_MASK))) != 0U) ? 1U : 0U)) + +/* ---------------------------------WAKEUPTIMER---------------------------------*/ +/** @defgroup RTCEx_WakeUp_Timer RTC WakeUp Timer + * @{ + */ +/** + * @brief Enable the RTC WakeUp Timer peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_WUTE)) + +/** + * @brief Disable the RTC WakeUp Timer peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_WUTE)) + +/** + * @brief Enable the RTC WakeUpTimer interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC WakeUpTimer interrupt sources to be enabled. + * This parameter can be: + * @arg @ref RTC_IT_WUT WakeUpTimer interrupt + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) + +/** + * @brief Disable the RTC WakeUpTimer interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC WakeUpTimer interrupt sources to be disabled. + * This parameter can be: + * @arg @ref RTC_IT_WUT WakeUpTimer interrupt + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) + +/** + * @brief Check whether the specified RTC WakeUpTimer interrupt has occurred or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC WakeUpTimer interrupt to check. + * This parameter can be: + * @arg @ref RTC_IT_WUT WakeUpTimer interrupt + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_GET_IT(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->SR) & ((__INTERRUPT__)>> 12U)) != 0U) ? 1U : 0U) + +/** + * @brief Check whether the specified RTC Wake Up timer interrupt has been enabled or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Wake Up timer interrupt sources to check. + * This parameter can be: + * @arg @ref RTC_IT_WUT WakeUpTimer interrupt + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) + +/** + * @brief Get the selected RTC WakeUpTimers flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC WakeUpTimer Flag is pending or not. + * This parameter can be: + * @arg @ref RTC_FLAG_WUTF + * @arg @ref RTC_FLAG_WUTWF + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_GET_FLAG(__HANDLE__, __FLAG__) (__HAL_RTC_GET_FLAG((__HANDLE__), (__FLAG__))) + +/** + * @brief Clear the RTC Wake Up timers pending flags. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC WakeUpTimer Flag to clear. + * This parameter can be: + * @arg @ref RTC_FLAG_WUTF + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(__HANDLE__, __FLAG__) (__HAL_RTC_CLEAR_FLAG((__HANDLE__), RTC_CLEAR_WUTF)) + +/* WAKE-UP TIMER EXTI */ +/* ------------------ */ +/** + * @brief Enable interrupt on the RTC WakeUp Timer associated Exti line. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() (EXTI->IMR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + +/** + * @brief Disable interrupt on the RTC WakeUp Timer associated Exti line. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() (EXTI->IMR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT)) + +/** + * @brief Enable event on the RTC WakeUp Timer associated Exti line. + * @retval None. + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT() (EXTI->EMR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + +/** + * @brief Disable event on the RTC WakeUp Timer associated Exti line. + * @retval None. + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_EVENT() (EXTI->EMR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT)) + +/** + * @} + */ + +/* ---------------------------------TIMESTAMP---------------------------------*/ +/** @defgroup RTCEx_Timestamp RTC Timestamp + * @{ + */ +/** + * @brief Enable the RTC TimeStamp peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_TSE)) + +/** + * @brief Disable the RTC TimeStamp peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_TSE)) + +/** + * @brief Enable the RTC TimeStamp interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC TimeStamp interrupt source to be enabled. + * This parameter can be: + * @arg @ref RTC_IT_TS TimeStamp interrupt + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) + +/** + * @brief Disable the RTC TimeStamp interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC TimeStamp interrupt source to be disabled. + * This parameter can be: + * @arg @ref RTC_IT_TS TimeStamp interrupt + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) + +/** + * @brief Check whether the specified RTC TimeStamp interrupt has occurred or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC TimeStamp interrupt to check. + * This parameter can be: + * @arg @ref RTC_IT_TS TimeStamp interrupt + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_GET_IT(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->SR) & ((__INTERRUPT__)>> 12U)) != 0U) ? 1U : 0U) + +/** + * @brief Check whether the specified RTC Time Stamp interrupt has been enabled or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Time Stamp interrupt source to check. + * This parameter can be: + * @arg @ref RTC_IT_TS TimeStamp interrupt + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) + +/** + * @brief Get the selected RTC TimeStamps flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC TimeStamp Flag is pending or not. + * This parameter can be: + * @arg @ref RTC_FLAG_TSF + * @arg @ref RTC_FLAG_TSOVF + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_GET_FLAG(__HANDLE__, __FLAG__) (__HAL_RTC_GET_FLAG((__HANDLE__),(__FLAG__))) + +/** + * @brief Clear the RTC Time Stamps pending flags. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC TimeStamp Flag to clear. + * This parameter can be: + * @arg @ref RTC_FLAG_TSF + * @arg @ref RTC_FLAG_TSOVF + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_CLEAR_FLAG(__HANDLE__, __FLAG__) (__HAL_RTC_CLEAR_FLAG((__HANDLE__), (__FLAG__))) + +/** + * @brief Enable interrupt on the RTC Timestamp associated Exti line. + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_EXTI_ENABLE_IT() (EXTI->IMR1 |= RTC_EXTI_LINE_TIMESTAMP_EVENT) + +/** + * @brief Disable interrupt on the RTC Timestamp associated Exti line. + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_EXTI_DISABLE_IT() (EXTI->IMR1 &= ~(RTC_EXTI_LINE_TIMESTAMP_EVENT)) + +/** + * @brief Enable event on the RTC Timestamp associated Exti line. + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_EXTI_ENABLE_EVENT() (EXTI->EMR1 |= RTC_EXTI_LINE_TIMESTAMP_EVENT) + +/** + * @brief Disable event on the RTC Timestamp associated Exti line. + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_EXTI_DISABLE_EVENT() (EXTI->EMR1 &= ~(RTC_EXTI_LINE_TIMESTAMP_EVENT)) + +/** + * @brief Enable the RTC internal TimeStamp peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_INTERNAL_TIMESTAMP_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_ITSE)) + +/** + * @brief Disable the RTC internal TimeStamp peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_INTERNAL_TIMESTAMP_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ITSE)) + +/** + * @brief Get the selected RTC Internal Time Stamps flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC Internal Time Stamp Flag is pending or not. + * This parameter can be: + * @arg @ref RTC_FLAG_ITSF + * @retval None + */ +#define __HAL_RTC_INTERNAL_TIMESTAMP_GET_FLAG(__HANDLE__, __FLAG__) (__HAL_RTC_GET_FLAG((__HANDLE__),(__FLAG__))) + +/** + * @brief Clear the RTC Internal Time Stamps pending flags. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC Internal Time Stamp Flag source to clear. + * This parameter can be: + * @arg @ref RTC_FLAG_ITSF + * @retval None + */ +#define __HAL_RTC_INTERNAL_TIMESTAMP_CLEAR_FLAG(__HANDLE__, __FLAG__) (__HAL_RTC_CLEAR_FLAG((__HANDLE__), RTC_CLEAR_ITSF)) + +/** + * @brief Enable the RTC TimeStamp on Tamper detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TAMPTS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_TAMPTS)) + +/** + * @brief Disable the RTC TimeStamp on Tamper detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TAMPTS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_TAMPTS)) + +/** + * @brief Enable the RTC Tamper detection output. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TAMPOE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_TAMPOE)) + +/** + * @brief Disable the RTC Tamper detection output. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TAMPOE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_TAMPOE)) + + +/** + * @} + */ + + +/* ------------------------------Calibration----------------------------------*/ +/** @defgroup RTCEx_Calibration RTC Calibration + * @{ + */ + +/** + * @brief Enable the RTC calibration output. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_COE)) + +/** + * @brief Disable the calibration output. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_CALIBRATION_OUTPUT_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_COE)) + + +/** + * @brief Enable the clock reference detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_CLOCKREF_DETECTION_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_REFCKON)) + +/** + * @brief Disable the clock reference detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_CLOCKREF_DETECTION_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_REFCKON)) + + +/** + * @brief Get the selected RTC shift operations flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC shift operation Flag is pending or not. + * This parameter can be: + * @arg @ref RTC_FLAG_SHPF + * @retval None + */ +#define __HAL_RTC_SHIFT_GET_FLAG(__HANDLE__, __FLAG__) (__HAL_RTC_GET_FLAG((__HANDLE__), (__FLAG__))) +/** + * @} + */ + + +/* ------------------------------Tamper----------------------------------*/ +/** @defgroup RTCEx_Tamper RTCEx tamper + * @{ + */ +/** + * @brief Enable the TAMP Tamper input detection. + * @param __HANDLE__ specifies the RTC handle. + * @param __TAMPER__ specifies the RTC Tamper source to be enabled. + * This parameter can be any combination of the following values: + * @arg RTC_ALL_TAMPER: All tampers + * @arg RTC_TAMPER_1: Tamper1 + * @arg RTC_TAMPER_2: Tamper2 + * @arg RTC_TAMPER_3: Tamper3 (*) + * @retval None + */ +#define __HAL_RTC_TAMPER_ENABLE(__HANDLE__, __TAMPER__) (((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->CR1 |= (__TAMPER__)) + +/** + * @brief Disable the TAMP Tamper input detection. + * @param __HANDLE__ specifies the TAMP handle. + * @param __TAMPER__ specifies the TAMP Tamper sources to be enabled. + * This parameter can be any combination of the following values: + * @arg RTC_ALL_TAMPER: All tampers + * @arg RTC_TAMPER_1: Tamper1 + * @arg RTC_TAMPER_2: Tamper2 + * @arg RTC_TAMPER_3: Tamper3 (*) + */ +#define __HAL_RTC_TAMPER_DISABLE(__HANDLE__, __TAMPER__) (((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->CR1 &= ~(__TAMPER__)) + + +/**************************************************************************************************/ +/** + * @brief Enable the TAMP Tamper interrupt. + * @param __HANDLE__ specifies the TAMP handle. + * @param __INTERRUPT__ specifies the TAMP Tamper interrupt sources to be enabled. + * This parameter can be any combination of the following values: + * @arg RTC_IT_TAMPALL: All tampers interrupts + * @arg RTC_IT_TAMP1: Tamper1 interrupt + * @arg RTC_IT_TAMP2: Tamper2 interrupt + * @arg RTC_IT_TAMP3: Tamper3 interrupt (*) + * @retval None + */ +#define __HAL_RTC_TAMPER_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->IER |= (__INTERRUPT__)) + +/** + * @brief Disable the TAMP Tamper interrupt. + * @param __HANDLE__ specifies the TAMP handle. + * @param __INTERRUPT__ specifies the TAMP Tamper interrupt sources to be disabled. + * This parameter can be any combination of the following values: + * @arg RTC_IT_TAMPALL: All tampers interrupts + * @arg RTC_IT_TAMP1: Tamper1 interrupt + * @arg RTC_IT_TAMP2: Tamper2 interrupt + * @arg RTC_IT_TAMP3: Tamper3 interrupt (*) + * @retval None + */ +#define __HAL_RTC_TAMPER_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->IER &= ~(__INTERRUPT__)) + + +/**************************************************************************************************/ +/** + * @brief Check whether the specified TAMP Tamper interrupt has occurred or not. + * @param __HANDLE__ specifies the TAMP handle. + * @param __INTERRUPT__ specifies the TAMP Tamper interrupt to check. + * This parameter can be: + * @arg RTC_IT_TAMPALL: All tampers interrupts + * @arg RTC_IT_TAMP1: Tamper1 interrupt + * @arg RTC_IT_TAMP2: Tamper2 interrupt + * @arg RTC_IT_TAMP3: Tamper3 interrupt (*) + * @arg RTC_IT_INT_TAMP3: Internal Tamper3 interrupt + * @arg RTC_IT_INT_TAMP4: Internal Tamper4 interrupt + * @arg RTC_IT_INT_TAMP5: Internal Tamper5 interrupt + * @arg RTC_IT_INT_TAMP6: Internal Tamper6 interrupt + * @retval None + */ +#define __HAL_RTC_TAMPER_GET_IT(__HANDLE__, __INTERRUPT__) ((((((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->SR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) + + +/** + * @brief Check whether the specified TAMP Tamper interrupt has been enabled or not. + * @param __HANDLE__ specifies the TAMP handle. + * @param __INTERRUPT__ specifies the TAMP Tamper interrupt source to check. + * This parameter can be: + * @arg RTC_IT_TAMPALL: All tampers interrupts + * @arg RTC_IT_TAMP1: Tamper1 interrupt + * @arg RTC_IT_TAMP2: Tamper2 interrupt + * @arg RTC_IT_TAMP3: Tamper3 interrupt (*) + * @arg RTC_IT_INT_TAMPALL: All internal tampers interrupts + * @arg RTC_IT_INT_TAMP3: Internal Tamper3 interrupt + * @arg RTC_IT_INT_TAMP4: Internal Tamper4 interrupt + * @arg RTC_IT_INT_TAMP5: Internal Tamper5 interrupt + * @arg RTC_IT_INT_TAMP6: Internal Tamper6 interrupt + * @retval None + */ +#define __HAL_RTC_TAMPER_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->IER) & (__INTERRUPT__)) != 0U) ? 1U : 0U) + + +/** + * @brief Get the selected TAMP Tampers flag status. + * @param __HANDLE__ specifies the TAMP handle. + * @param __FLAG__ specifies the TAMP Tamper Flag is pending or not. + * This parameter can be: + * @arg RTC_FLAG_TAMP1: Tamper1 flag + * @arg RTC_FLAG_TAMP2: Tamper2 flag + * @arg RTC_FLAG_TAMP3: Tamper3 flag (*) + * @arg RTC_FLAG_INT_TAMP3: Internal Tamper3 flag + * @arg RTC_FLAG_INT_TAMP4: Internal Tamper4 flag + * @arg RTC_FLAG_INT_TAMP5: Internal Tamper5 flag + * @arg RTC_FLAG_INT_TAMP6: Internal Tamper6 flag + * @retval None + */ +#define __HAL_RTC_TAMPER_GET_FLAG(__HANDLE__, __FLAG__) (((((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->SR) & (__FLAG__)) != 0U) + +/** + * @brief Clear the TAMP Tampers pending flags. + * @param __HANDLE__ specifies the TAMP handle. + * @param __FLAG__ specifies the TAMP Tamper Flag to clear. + * This parameter can be: + * @arg RTC_FLAG_TAMPALL: All Tamper flags + * @arg RTC_FLAG_TAMP1: Tamper1 flag + * @arg RTC_FLAG_TAMP2: Tamper2 flag + * @arg RTC_FLAG_TAMP3: Tamper3 flag (*) + * @arg RTC_FLAG_INT_TAMP3: Internal Tamper3 flag + * @arg RTC_FLAG_INT_TAMP4: Internal Tamper4 flag + * @arg RTC_FLAG_INT_TAMP5: Internal Tamper5 flag + * @arg RTC_FLAG_INT_TAMP6: Internal Tamper6 flag + * @retval None + */ +#define __HAL_RTC_TAMPER_CLEAR_FLAG(__HANDLE__, __FLAG__) ((((TAMP_TypeDef *)((uint32_t)((__HANDLE__)->Instance) + (__HANDLE__)->TampOffset))->SCR) |= (__FLAG__)) + +/** + * @brief Enable interrupt on the TAMP associated Exti line. + * @retval None + */ +#define __HAL_RTC_TAMPER_EXTI_ENABLE_IT() (EXTI->IMR1 |= RTC_EXTI_LINE_TAMPER_EVENT) + +/** + * @brief Disable interrupt on the TAMP associated Exti line. + * @retval None + */ +#define __HAL_RTC_TAMPER_EXTI_DISABLE_IT() (EXTI->IMR1 &= ~(RTC_EXTI_LINE_TAMPER_EVENT)) + +/** + * @brief Enable event on the TAMP associated Exti line. + * @retval None + */ +#define __HAL_RTC_TAMPER_EXTI_ENABLE_EVENT() (EXTI->EMR1 |= RTC_EXTI_LINE_TAMPER_EVENT) + +/** + * @brief Disable event on the TAMP associated Exti line. + * @retval None + */ +#define __HAL_RTC_TAMPER_EXTI_DISABLE_EVENT() (EXTI->EMR1 &= ~(RTC_EXTI_LINE_TAMPER_EVENT)) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup RTCEx_Exported_Functions RTCEx Exported Functions + * @{ + */ + +/* RTC TimeStamp functions *****************************************/ +/** @defgroup RTCEx_Exported_Functions_Group1 Extended RTC TimeStamp functions + * @{ + */ + +HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin); +HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp_IT(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin); +HAL_StatusTypeDef HAL_RTCEx_DeactivateTimeStamp(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_SetInternalTimeStamp(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_DeactivateInternalTimeStamp(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_GetTimeStamp(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTimeStamp, RTC_DateTypeDef *sTimeStampDate, uint32_t Format); + +void HAL_RTCEx_TimeStampIRQHandler(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_PollForTimeStampEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout); +void HAL_RTCEx_TimeStampEventCallback(RTC_HandleTypeDef *hrtc); +/** + * @} + */ + + +/* RTC Wake-up functions ******************************************************/ +/** @defgroup RTCEx_Exported_Functions_Group2 Extended RTC Wake-up functions + * @{ + */ + +HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock); +HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock); +HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc); +uint32_t HAL_RTCEx_GetWakeUpTimer(RTC_HandleTypeDef *hrtc); +void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc); +void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_PollForWakeUpTimerEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout); +/** + * @} + */ + +/* Extended Control functions ************************************************/ +/** @defgroup RTCEx_Exported_Functions_Group3 Extended Peripheral Control functions + * @{ + */ + +HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef *hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue); +HAL_StatusTypeDef HAL_RTCEx_SetSynchroShift(RTC_HandleTypeDef *hrtc, uint32_t ShiftAdd1S, uint32_t ShiftSubFS); +HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef *hrtc, uint32_t CalibOutput); +HAL_StatusTypeDef HAL_RTCEx_DeactivateCalibrationOutPut(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_SetRefClock(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_DeactivateRefClock(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef *hrtc); +/** + * @} + */ + +/* Extended RTC features functions *******************************************/ +/** @defgroup RTCEx_Exported_Functions_Group4 Extended features functions + * @{ + */ + +void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_PollForAlarmBEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout); +/** + * @} + */ + +/** @defgroup RTCEx_Exported_Functions_Group5 Extended RTC Tamper functions + * @{ + */ +HAL_StatusTypeDef HAL_RTCEx_SetTamper(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper); +HAL_StatusTypeDef HAL_RTCEx_SetTamper_IT(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper); +HAL_StatusTypeDef HAL_RTCEx_DeactivateTamper(RTC_HandleTypeDef *hrtc, uint32_t Tamper); +HAL_StatusTypeDef HAL_RTCEx_PollForTamperEvent(RTC_HandleTypeDef *hrtc, uint32_t Tamper, uint32_t Timeout); +HAL_StatusTypeDef HAL_RTCEx_SetInternalTamper(RTC_HandleTypeDef *hrtc, RTC_InternalTamperTypeDef* sIntTamper); +HAL_StatusTypeDef HAL_RTCEx_SetInternalTamper_IT(RTC_HandleTypeDef *hrtc, RTC_InternalTamperTypeDef* sIntTamper); +HAL_StatusTypeDef HAL_RTCEx_DeactivateInternalTamper(RTC_HandleTypeDef *hrtc, uint32_t IntTamper); +HAL_StatusTypeDef HAL_RTCEx_PollForInternalTamperEvent(RTC_HandleTypeDef *hrtc, uint32_t IntTamper, uint32_t Timeout); +void HAL_RTCEx_TamperIRQHandler(RTC_HandleTypeDef *hrtc); +void HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef *hrtc); +void HAL_RTCEx_Tamper2EventCallback(RTC_HandleTypeDef *hrtc); +#if defined(TAMP_CR1_TAMP3E) +void HAL_RTCEx_Tamper3EventCallback(RTC_HandleTypeDef *hrtc); +#endif /* TAMP_CR1_TAMP3E */ +void HAL_RTCEx_InternalTamper3EventCallback(RTC_HandleTypeDef *hrtc); +void HAL_RTCEx_InternalTamper4EventCallback(RTC_HandleTypeDef *hrtc); +void HAL_RTCEx_InternalTamper5EventCallback(RTC_HandleTypeDef *hrtc); +void HAL_RTCEx_InternalTamper6EventCallback(RTC_HandleTypeDef *hrtc); +/** + * @} + */ + +/** @defgroup RTCEx_Exported_Functions_Group6 Extended RTC Backup register functions + * @{ + */ +void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data); +uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister); +/** + * @} + */ + + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup RTCEx_Private_Constants RTCEx Private Constants + * @{ + */ +#define RTC_EXTI_LINE_TIMESTAMP_EVENT EXTI_IMR1_IM19 /*!< External interrupt line 19 Connected to the RTC Time Stamp events */ +#define RTC_EXTI_LINE_WAKEUPTIMER_EVENT EXTI_IMR1_IM19 /*!< External interrupt line 19 Connected to the RTC Wakeup event */ +#define RTC_EXTI_LINE_TAMPER_EVENT EXTI_IMR1_IM21 /*!< External interrupt line 19 Connected to the RTC tamper events*/ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup RTCEx_Private_Macros RTCEx Private Macros + * @{ + */ + +/** @defgroup RTCEx_IS_RTC_Definitions Private macros to check input parameters + * @{ + */ +#define IS_TIMESTAMP_EDGE(EDGE) (((EDGE) == RTC_TIMESTAMPEDGE_RISING) || \ + ((EDGE) == RTC_TIMESTAMPEDGE_FALLING)) + + +#define IS_RTC_TIMESTAMP_PIN(PIN) (((PIN) == RTC_TIMESTAMPPIN_DEFAULT)) + + + +#define IS_RTC_TIMESTAMPONTAMPER_DETECTION(DETECTION) (((DETECTION) == RTC_TIMESTAMPONTAMPERDETECTION_ENABLE) || \ + ((DETECTION) == RTC_TIMESTAMPONTAMPERDETECTION_DISABLE)) + +#define IS_RTC_TAMPER_TAMPERDETECTIONOUTPUT(MODE) (((MODE) == RTC_TAMPERDETECTIONOUTPUT_ENABLE) || \ + ((MODE) == RTC_TAMPERDETECTIONOUTPUT_DISABLE)) + + +#define IS_RTC_WAKEUP_CLOCK(CLOCK) (((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV16) || \ + ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV8) || \ + ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV4) || \ + ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV2) || \ + ((CLOCK) == RTC_WAKEUPCLOCK_CK_SPRE_16BITS) || \ + ((CLOCK) == RTC_WAKEUPCLOCK_CK_SPRE_17BITS)) + +#define IS_RTC_WAKEUP_COUNTER(COUNTER) ((COUNTER) <= RTC_WUTR_WUT) + +#define IS_RTC_SMOOTH_CALIB_PERIOD(PERIOD) (((PERIOD) == RTC_SMOOTHCALIB_PERIOD_32SEC) || \ + ((PERIOD) == RTC_SMOOTHCALIB_PERIOD_16SEC) || \ + ((PERIOD) == RTC_SMOOTHCALIB_PERIOD_8SEC)) + +#define IS_RTC_SMOOTH_CALIB_PLUS(PLUS) (((PLUS) == RTC_SMOOTHCALIB_PLUSPULSES_SET) || \ + ((PLUS) == RTC_SMOOTHCALIB_PLUSPULSES_RESET)) + +#define IS_RTC_TAMPER(__TAMPER__) ((((__TAMPER__) & RTC_TAMPER_ALL) != 0x00U) && \ + (((__TAMPER__) & ~RTC_TAMPER_ALL) == 0x00U)) + +#define IS_RTC_INTERNAL_TAMPER(__INT_TAMPER__) ((((__INT_TAMPER__) & RTC_INT_TAMPER_ALL) != 0x00U) && \ + (((__INT_TAMPER__) & ~RTC_INT_TAMPER_ALL) == 0x00U)) + +#define IS_RTC_TAMPER_TRIGGER(__TRIGGER__) (((__TRIGGER__) == RTC_TAMPERTRIGGER_RISINGEDGE) || \ + ((__TRIGGER__) == RTC_TAMPERTRIGGER_FALLINGEDGE) || \ + ((__TRIGGER__) == RTC_TAMPERTRIGGER_LOWLEVEL) || \ + ((__TRIGGER__) == RTC_TAMPERTRIGGER_HIGHLEVEL)) + +#define IS_RTC_TAMPER_ERASE_MODE(__MODE__) (((__MODE__) == RTC_TAMPER_ERASE_BACKUP_ENABLE) || \ + ((__MODE__) == RTC_TAMPER_ERASE_BACKUP_DISABLE)) + +#define IS_RTC_TAMPER_MASKFLAG_STATE(__STATE__) (((__STATE__) == RTC_TAMPERMASK_FLAG_ENABLE) || \ + ((__STATE__) == RTC_TAMPERMASK_FLAG_DISABLE)) + +#define IS_RTC_TAMPER_FILTER(__FILTER__) (((__FILTER__) == RTC_TAMPERFILTER_DISABLE) || \ + ((__FILTER__) == RTC_TAMPERFILTER_2SAMPLE) || \ + ((__FILTER__) == RTC_TAMPERFILTER_4SAMPLE) || \ + ((__FILTER__) == RTC_TAMPERFILTER_8SAMPLE)) + +#define IS_RTC_TAMPER_SAMPLING_FREQ(__FREQ__) (((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768)|| \ + ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384)|| \ + ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192) || \ + ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096) || \ + ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048) || \ + ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024) || \ + ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512) || \ + ((__FREQ__) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256)) + +#define IS_RTC_TAMPER_PRECHARGE_DURATION(__DURATION__) (((__DURATION__) == RTC_TAMPERPRECHARGEDURATION_1RTCCLK) || \ + ((__DURATION__) == RTC_TAMPERPRECHARGEDURATION_2RTCCLK) || \ + ((__DURATION__) == RTC_TAMPERPRECHARGEDURATION_4RTCCLK) || \ + ((__DURATION__) == RTC_TAMPERPRECHARGEDURATION_8RTCCLK)) + +#define IS_RTC_TAMPER_PULLUP_STATE(__STATE__) (((__STATE__) == RTC_TAMPER_PULLUP_ENABLE) || \ + ((__STATE__) == RTC_TAMPER_PULLUP_DISABLE)) + +#define IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(DETECTION) (((DETECTION) == RTC_TIMESTAMPONTAMPERDETECTION_ENABLE) || \ + ((DETECTION) == RTC_TIMESTAMPONTAMPERDETECTION_DISABLE)) + +#define IS_RTC_BKP(__BKP__) ((__BKP__) < RTC_BKP_NUMBER) + + +/** @defgroup RTCEx_Smooth_calib_Minus_pulses_Definitions RTCEx Smooth calib Minus pulses Definitions + * @{ + */ +#define IS_RTC_SMOOTH_CALIB_MINUS(VALUE) ((VALUE) <= RTC_CALR_CALM) +/** + * @} + */ + + +#define IS_RTC_SHIFT_ADD1S(SEL) (((SEL) == RTC_SHIFTADD1S_RESET) || \ + ((SEL) == RTC_SHIFTADD1S_SET)) + + + +/** @defgroup RTCEx_Subtract_Fraction_Of_Second_Value RTCEx Subtract Fraction Of Second Value + * @{ + */ +#define IS_RTC_SHIFT_SUBFS(FS) ((FS) <= RTC_SHIFTR_SUBFS) +/** + * @} + */ +#define IS_RTC_CALIB_OUTPUT(OUTPUT) (((OUTPUT) == RTC_CALIBOUTPUT_512HZ) || \ + ((OUTPUT) == RTC_CALIBOUTPUT_1HZ)) + +/** + * @} + */ + +/** + * @} + */ + + + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_RTC_EX_H */ + + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_smartcard.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_smartcard.h new file mode 100644 index 0000000..7e7ff58 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_smartcard.h @@ -0,0 +1,1136 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_smartcard.h + * @author MCD Application Team + * @brief Header file of SMARTCARD HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_SMARTCARD_H +#define STM32G0xx_HAL_SMARTCARD_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup SMARTCARD + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup SMARTCARD_Exported_Types SMARTCARD Exported Types + * @{ + */ + +/** + * @brief SMARTCARD Init Structure definition + */ +typedef struct +{ + uint32_t BaudRate; /*!< Configures the SmartCard communication baud rate. + The baud rate register is computed using the following formula: + Baud Rate Register = ((usart_ker_ckpres) / ((hsmartcard->Init.BaudRate))) + where usart_ker_ckpres is the USART input clock divided by a prescaler */ + + uint32_t WordLength; /*!< Specifies the number of data bits transmitted or received in a frame. + This parameter @ref SMARTCARD_Word_Length can only be + set to 9 (8 data + 1 parity bits). */ + + uint32_t StopBits; /*!< Specifies the number of stop bits. + This parameter can be a value of @ref SMARTCARD_Stop_Bits. */ + + uint16_t Parity; /*!< Specifies the parity mode. + This parameter can be a value of @ref SMARTCARD_Parity + @note The parity is enabled by default (PCE is forced to 1). + Since the WordLength is forced to 8 bits + parity, M is + forced to 1 and the parity bit is the 9th bit. */ + + uint16_t Mode; /*!< Specifies whether the Receive or Transmit mode is enabled or disabled. + This parameter can be a value of @ref SMARTCARD_Mode */ + + uint16_t CLKPolarity; /*!< Specifies the steady state of the serial clock. + This parameter can be a value of @ref SMARTCARD_Clock_Polarity */ + + uint16_t CLKPhase; /*!< Specifies the clock transition on which the bit capture is made. + This parameter can be a value of @ref SMARTCARD_Clock_Phase */ + + uint16_t CLKLastBit; /*!< Specifies whether the clock pulse corresponding to the last transmitted + data bit (MSB) has to be output on the SCLK pin in synchronous mode. + This parameter can be a value of @ref SMARTCARD_Last_Bit */ + + uint16_t OneBitSampling; /*!< Specifies whether a single sample or three samples' majority vote + is selected. Selecting the single sample method increases + the receiver tolerance to clock deviations. This parameter can be a value + of @ref SMARTCARD_OneBit_Sampling. */ + + uint8_t Prescaler; /*!< Specifies the SmartCard Prescaler. + This parameter can be any value from 0x01 to 0x1F. Prescaler value is + multiplied by 2 to give the division factor of the source clock frequency */ + + uint8_t GuardTime; /*!< Specifies the SmartCard Guard Time applied after stop bits. */ + + uint16_t NACKEnable; /*!< Specifies whether the SmartCard NACK transmission is enabled + in case of parity error. + This parameter can be a value of @ref SMARTCARD_NACK_Enable */ + + uint32_t TimeOutEnable; /*!< Specifies whether the receiver timeout is enabled. + This parameter can be a value of @ref SMARTCARD_Timeout_Enable*/ + + uint32_t TimeOutValue; /*!< Specifies the receiver time out value in number of baud blocks: + it is used to implement the Character Wait Time (CWT) and + Block Wait Time (BWT). It is coded over 24 bits. */ + + uint8_t BlockLength; /*!< Specifies the SmartCard Block Length in T=1 Reception mode. + This parameter can be any value from 0x0 to 0xFF */ + + uint8_t AutoRetryCount; /*!< Specifies the SmartCard auto-retry count (number of retries in + receive and transmit mode). When set to 0, retransmission is + disabled. Otherwise, its maximum value is 7 (before signalling + an error) */ + + uint32_t ClockPrescaler; /*!< Specifies the prescaler value used to divide the USART clock source. + This parameter can be a value of @ref SMARTCARD_ClockPrescaler. */ + +} SMARTCARD_InitTypeDef; + +/** + * @brief SMARTCARD advanced features initialization structure definition + */ +typedef struct +{ + uint32_t AdvFeatureInit; /*!< Specifies which advanced SMARTCARD features is initialized. Several + advanced features may be initialized at the same time. This parameter + can be a value of @ref SMARTCARDEx_Advanced_Features_Initialization_Type */ + + uint32_t TxPinLevelInvert; /*!< Specifies whether the TX pin active level is inverted. + This parameter can be a value of @ref SMARTCARD_Tx_Inv */ + + uint32_t RxPinLevelInvert; /*!< Specifies whether the RX pin active level is inverted. + This parameter can be a value of @ref SMARTCARD_Rx_Inv */ + + uint32_t DataInvert; /*!< Specifies whether data are inverted (positive/direct logic + vs negative/inverted logic). + This parameter can be a value of @ref SMARTCARD_Data_Inv */ + + uint32_t Swap; /*!< Specifies whether TX and RX pins are swapped. + This parameter can be a value of @ref SMARTCARD_Rx_Tx_Swap */ + + uint32_t OverrunDisable; /*!< Specifies whether the reception overrun detection is disabled. + This parameter can be a value of @ref SMARTCARD_Overrun_Disable */ + + uint32_t DMADisableonRxError; /*!< Specifies whether the DMA is disabled in case of reception error. + This parameter can be a value of @ref SMARTCARD_DMA_Disable_on_Rx_Error */ + + uint32_t MSBFirst; /*!< Specifies whether MSB is sent first on UART line. + This parameter can be a value of @ref SMARTCARD_MSB_First */ + + uint16_t TxCompletionIndication; /*!< Specifies which transmission completion indication is used: before (when + relevant flag is available) or once guard time period has elapsed. + This parameter can be a value + of @ref SMARTCARDEx_Transmission_Completion_Indication. */ +} SMARTCARD_AdvFeatureInitTypeDef; + +/** + * @brief HAL SMARTCARD State definition + * @note HAL SMARTCARD State value is a combination of 2 different substates: + * gState and RxState (see @ref SMARTCARD_State_Definition). + * - gState contains SMARTCARD state information related to global Handle management + * and also information related to Tx operations. + * gState value coding follow below described bitmap : + * b7-b6 Error information + * 00 : No Error + * 01 : (Not Used) + * 10 : Timeout + * 11 : Error + * b5 Peripheral initialization status + * 0 : Reset (Peripheral not initialized) + * 1 : Init done (Peripheral initialized. HAL SMARTCARD Init function already called) + * b4-b3 (not used) + * xx : Should be set to 00 + * b2 Intrinsic process state + * 0 : Ready + * 1 : Busy (Peripheral busy with some configuration or internal operations) + * b1 (not used) + * x : Should be set to 0 + * b0 Tx state + * 0 : Ready (no Tx operation ongoing) + * 1 : Busy (Tx operation ongoing) + * - RxState contains information related to Rx operations. + * RxState value coding follow below described bitmap : + * b7-b6 (not used) + * xx : Should be set to 00 + * b5 Peripheral initialization status + * 0 : Reset (Peripheral not initialized) + * 1 : Init done (Peripheral initialized) + * b4-b2 (not used) + * xxx : Should be set to 000 + * b1 Rx state + * 0 : Ready (no Rx operation ongoing) + * 1 : Busy (Rx operation ongoing) + * b0 (not used) + * x : Should be set to 0. + */ +typedef uint32_t HAL_SMARTCARD_StateTypeDef; + +/** + * @brief SMARTCARD handle Structure definition + */ +typedef struct __SMARTCARD_HandleTypeDef +{ + USART_TypeDef *Instance; /*!< USART registers base address */ + + SMARTCARD_InitTypeDef Init; /*!< SmartCard communication parameters */ + + SMARTCARD_AdvFeatureInitTypeDef AdvancedInit; /*!< SmartCard advanced features initialization parameters */ + + const uint8_t *pTxBuffPtr; /*!< Pointer to SmartCard Tx transfer Buffer */ + + uint16_t TxXferSize; /*!< SmartCard Tx Transfer size */ + + __IO uint16_t TxXferCount; /*!< SmartCard Tx Transfer Counter */ + + uint8_t *pRxBuffPtr; /*!< Pointer to SmartCard Rx transfer Buffer */ + + uint16_t RxXferSize; /*!< SmartCard Rx Transfer size */ + + __IO uint16_t RxXferCount; /*!< SmartCard Rx Transfer Counter */ + + uint16_t NbRxDataToProcess; /*!< Number of data to process during RX ISR execution */ + + uint16_t NbTxDataToProcess; /*!< Number of data to process during TX ISR execution */ + + uint32_t FifoMode; /*!< Specifies if the FIFO mode will be used. + This parameter can be a value of + @ref SMARTCARDEx_FIFO_mode. */ + + void (*RxISR)(struct __SMARTCARD_HandleTypeDef *huart); /*!< Function pointer on Rx IRQ handler */ + + void (*TxISR)(struct __SMARTCARD_HandleTypeDef *huart); /*!< Function pointer on Tx IRQ handler */ + + DMA_HandleTypeDef *hdmatx; /*!< SmartCard Tx DMA Handle parameters */ + + DMA_HandleTypeDef *hdmarx; /*!< SmartCard Rx DMA Handle parameters */ + + HAL_LockTypeDef Lock; /*!< Locking object */ + + __IO HAL_SMARTCARD_StateTypeDef gState; /*!< SmartCard state information related to global + Handle management and also related to Tx operations. + This parameter can be a value + of @ref HAL_SMARTCARD_StateTypeDef */ + + __IO HAL_SMARTCARD_StateTypeDef RxState; /*!< SmartCard state information related to Rx operations. + This parameter can be a value + of @ref HAL_SMARTCARD_StateTypeDef */ + + __IO uint32_t ErrorCode; /*!< SmartCard Error code */ + +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + void (* TxCpltCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Tx Complete Callback */ + + void (* RxCpltCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Rx Complete Callback */ + + void (* ErrorCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Error Callback */ + + void (* AbortCpltCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Abort Complete Callback */ + + void (* AbortTransmitCpltCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Abort Transmit Complete Callback */ + + void (* AbortReceiveCpltCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Abort Receive Complete Callback */ + + void (* RxFifoFullCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Rx Fifo Full Callback */ + + void (* TxFifoEmptyCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Tx Fifo Empty Callback */ + + void (* MspInitCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Msp Init callback */ + + void (* MspDeInitCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Msp DeInit callback */ +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */ + +} SMARTCARD_HandleTypeDef; + +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) +/** + * @brief HAL SMARTCARD Callback ID enumeration definition + */ +typedef enum +{ + HAL_SMARTCARD_TX_COMPLETE_CB_ID = 0x00U, /*!< SMARTCARD Tx Complete Callback ID */ + HAL_SMARTCARD_RX_COMPLETE_CB_ID = 0x01U, /*!< SMARTCARD Rx Complete Callback ID */ + HAL_SMARTCARD_ERROR_CB_ID = 0x02U, /*!< SMARTCARD Error Callback ID */ + HAL_SMARTCARD_ABORT_COMPLETE_CB_ID = 0x03U, /*!< SMARTCARD Abort Complete Callback ID */ + HAL_SMARTCARD_ABORT_TRANSMIT_COMPLETE_CB_ID = 0x04U, /*!< SMARTCARD Abort Transmit Complete Callback ID */ + HAL_SMARTCARD_ABORT_RECEIVE_COMPLETE_CB_ID = 0x05U, /*!< SMARTCARD Abort Receive Complete Callback ID */ + HAL_SMARTCARD_RX_FIFO_FULL_CB_ID = 0x06U, /*!< SMARTCARD Rx Fifo Full Callback ID */ + HAL_SMARTCARD_TX_FIFO_EMPTY_CB_ID = 0x07U, /*!< SMARTCARD Tx Fifo Empty Callback ID */ + + HAL_SMARTCARD_MSPINIT_CB_ID = 0x08U, /*!< SMARTCARD MspInit callback ID */ + HAL_SMARTCARD_MSPDEINIT_CB_ID = 0x09U /*!< SMARTCARD MspDeInit callback ID */ + +} HAL_SMARTCARD_CallbackIDTypeDef; + +/** + * @brief HAL SMARTCARD Callback pointer definition + */ +typedef void (*pSMARTCARD_CallbackTypeDef)(SMARTCARD_HandleTypeDef *hsmartcard); /*!< pointer to an SMARTCARD callback function */ + +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */ + +/** + * @brief SMARTCARD clock sources + */ +typedef enum +{ + SMARTCARD_CLOCKSOURCE_PCLK1 = 0x00U, /*!< PCLK1 clock source */ + SMARTCARD_CLOCKSOURCE_HSI = 0x02U, /*!< HSI clock source */ + SMARTCARD_CLOCKSOURCE_SYSCLK = 0x04U, /*!< SYSCLK clock source */ + SMARTCARD_CLOCKSOURCE_LSE = 0x08U, /*!< LSE clock source */ + SMARTCARD_CLOCKSOURCE_UNDEFINED = 0x10U /*!< undefined clock source */ +} SMARTCARD_ClockSourceTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup SMARTCARD_Exported_Constants SMARTCARD Exported Constants + * @{ + */ + +/** @defgroup SMARTCARD_State_Definition SMARTCARD State Code Definition + * @{ + */ +#define HAL_SMARTCARD_STATE_RESET 0x00000000U /*!< Peripheral is not initialized. Value + is allowed for gState and RxState */ +#define HAL_SMARTCARD_STATE_READY 0x00000020U /*!< Peripheral Initialized and ready for + use. Value is allowed for gState + and RxState */ +#define HAL_SMARTCARD_STATE_BUSY 0x00000024U /*!< an internal process is ongoing + Value is allowed for gState only */ +#define HAL_SMARTCARD_STATE_BUSY_TX 0x00000021U /*!< Data Transmission process is ongoing + Value is allowed for gState only */ +#define HAL_SMARTCARD_STATE_BUSY_RX 0x00000022U /*!< Data Reception process is ongoing + Value is allowed for RxState only */ +#define HAL_SMARTCARD_STATE_BUSY_TX_RX 0x00000023U /*!< Data Transmission and Reception + process is ongoing Not to be used for + neither gState nor RxState. + Value is result of combination (Or) + between gState and RxState values */ +#define HAL_SMARTCARD_STATE_TIMEOUT 0x000000A0U /*!< Timeout state + Value is allowed for gState only */ +#define HAL_SMARTCARD_STATE_ERROR 0x000000E0U /*!< Error + Value is allowed for gState only */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Error_Definition SMARTCARD Error Code Definition + * @{ + */ +#define HAL_SMARTCARD_ERROR_NONE (0x00000000U) /*!< No error */ +#define HAL_SMARTCARD_ERROR_PE (0x00000001U) /*!< Parity error */ +#define HAL_SMARTCARD_ERROR_NE (0x00000002U) /*!< Noise error */ +#define HAL_SMARTCARD_ERROR_FE (0x00000004U) /*!< frame error */ +#define HAL_SMARTCARD_ERROR_ORE (0x00000008U) /*!< Overrun error */ +#define HAL_SMARTCARD_ERROR_DMA (0x00000010U) /*!< DMA transfer error */ +#define HAL_SMARTCARD_ERROR_RTO (0x00000020U) /*!< Receiver TimeOut error */ +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) +#define HAL_SMARTCARD_ERROR_INVALID_CALLBACK (0x00000040U) /*!< Invalid Callback error */ +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Word_Length SMARTCARD Word Length + * @{ + */ +#define SMARTCARD_WORDLENGTH_9B USART_CR1_M0 /*!< SMARTCARD frame length */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Stop_Bits SMARTCARD Number of Stop Bits + * @{ + */ +#define SMARTCARD_STOPBITS_0_5 USART_CR2_STOP_0 /*!< SMARTCARD frame with 0.5 stop bit */ +#define SMARTCARD_STOPBITS_1_5 USART_CR2_STOP /*!< SMARTCARD frame with 1.5 stop bits */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Parity SMARTCARD Parity + * @{ + */ +#define SMARTCARD_PARITY_EVEN USART_CR1_PCE /*!< SMARTCARD frame even parity */ +#define SMARTCARD_PARITY_ODD (USART_CR1_PCE | USART_CR1_PS) /*!< SMARTCARD frame odd parity */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Mode SMARTCARD Transfer Mode + * @{ + */ +#define SMARTCARD_MODE_RX USART_CR1_RE /*!< SMARTCARD RX mode */ +#define SMARTCARD_MODE_TX USART_CR1_TE /*!< SMARTCARD TX mode */ +#define SMARTCARD_MODE_TX_RX (USART_CR1_TE |USART_CR1_RE) /*!< SMARTCARD RX and TX mode */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Clock_Polarity SMARTCARD Clock Polarity + * @{ + */ +#define SMARTCARD_POLARITY_LOW 0x00000000U /*!< SMARTCARD frame low polarity */ +#define SMARTCARD_POLARITY_HIGH USART_CR2_CPOL /*!< SMARTCARD frame high polarity */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Clock_Phase SMARTCARD Clock Phase + * @{ + */ +#define SMARTCARD_PHASE_1EDGE 0x00000000U /*!< SMARTCARD frame phase on first clock transition */ +#define SMARTCARD_PHASE_2EDGE USART_CR2_CPHA /*!< SMARTCARD frame phase on second clock transition */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Last_Bit SMARTCARD Last Bit + * @{ + */ +#define SMARTCARD_LASTBIT_DISABLE 0x00000000U /*!< SMARTCARD frame last data bit clock pulse not output to SCLK pin */ +#define SMARTCARD_LASTBIT_ENABLE USART_CR2_LBCL /*!< SMARTCARD frame last data bit clock pulse output to SCLK pin */ +/** + * @} + */ + +/** @defgroup SMARTCARD_OneBit_Sampling SMARTCARD One Bit Sampling Method + * @{ + */ +#define SMARTCARD_ONE_BIT_SAMPLE_DISABLE 0x00000000U /*!< SMARTCARD frame one-bit sample disabled */ +#define SMARTCARD_ONE_BIT_SAMPLE_ENABLE USART_CR3_ONEBIT /*!< SMARTCARD frame one-bit sample enabled */ +/** + * @} + */ + +/** @defgroup SMARTCARD_NACK_Enable SMARTCARD NACK Enable + * @{ + */ +#define SMARTCARD_NACK_DISABLE 0x00000000U /*!< SMARTCARD NACK transmission disabled */ +#define SMARTCARD_NACK_ENABLE USART_CR3_NACK /*!< SMARTCARD NACK transmission enabled */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Timeout_Enable SMARTCARD Timeout Enable + * @{ + */ +#define SMARTCARD_TIMEOUT_DISABLE 0x00000000U /*!< SMARTCARD receiver timeout disabled */ +#define SMARTCARD_TIMEOUT_ENABLE USART_CR2_RTOEN /*!< SMARTCARD receiver timeout enabled */ +/** + * @} + */ + +/** @defgroup SMARTCARD_ClockPrescaler SMARTCARD Clock Prescaler + * @{ + */ +#define SMARTCARD_PRESCALER_DIV1 0x00000000U /*!< fclk_pres = fclk */ +#define SMARTCARD_PRESCALER_DIV2 0x00000001U /*!< fclk_pres = fclk/2 */ +#define SMARTCARD_PRESCALER_DIV4 0x00000002U /*!< fclk_pres = fclk/4 */ +#define SMARTCARD_PRESCALER_DIV6 0x00000003U /*!< fclk_pres = fclk/6 */ +#define SMARTCARD_PRESCALER_DIV8 0x00000004U /*!< fclk_pres = fclk/8 */ +#define SMARTCARD_PRESCALER_DIV10 0x00000005U /*!< fclk_pres = fclk/10 */ +#define SMARTCARD_PRESCALER_DIV12 0x00000006U /*!< fclk_pres = fclk/12 */ +#define SMARTCARD_PRESCALER_DIV16 0x00000007U /*!< fclk_pres = fclk/16 */ +#define SMARTCARD_PRESCALER_DIV32 0x00000008U /*!< fclk_pres = fclk/32 */ +#define SMARTCARD_PRESCALER_DIV64 0x00000009U /*!< fclk_pres = fclk/64 */ +#define SMARTCARD_PRESCALER_DIV128 0x0000000AU /*!< fclk_pres = fclk/128 */ +#define SMARTCARD_PRESCALER_DIV256 0x0000000BU /*!< fclk_pres = fclk/256 */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Tx_Inv SMARTCARD advanced feature TX pin active level inversion + * @{ + */ +#define SMARTCARD_ADVFEATURE_TXINV_DISABLE 0x00000000U /*!< TX pin active level inversion disable */ +#define SMARTCARD_ADVFEATURE_TXINV_ENABLE USART_CR2_TXINV /*!< TX pin active level inversion enable */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Rx_Inv SMARTCARD advanced feature RX pin active level inversion + * @{ + */ +#define SMARTCARD_ADVFEATURE_RXINV_DISABLE 0x00000000U /*!< RX pin active level inversion disable */ +#define SMARTCARD_ADVFEATURE_RXINV_ENABLE USART_CR2_RXINV /*!< RX pin active level inversion enable */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Data_Inv SMARTCARD advanced feature Binary Data inversion + * @{ + */ +#define SMARTCARD_ADVFEATURE_DATAINV_DISABLE 0x00000000U /*!< Binary data inversion disable */ +#define SMARTCARD_ADVFEATURE_DATAINV_ENABLE USART_CR2_DATAINV /*!< Binary data inversion enable */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Rx_Tx_Swap SMARTCARD advanced feature RX TX pins swap + * @{ + */ +#define SMARTCARD_ADVFEATURE_SWAP_DISABLE 0x00000000U /*!< TX/RX pins swap disable */ +#define SMARTCARD_ADVFEATURE_SWAP_ENABLE USART_CR2_SWAP /*!< TX/RX pins swap enable */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Overrun_Disable SMARTCARD advanced feature Overrun Disable + * @{ + */ +#define SMARTCARD_ADVFEATURE_OVERRUN_ENABLE 0x00000000U /*!< RX overrun enable */ +#define SMARTCARD_ADVFEATURE_OVERRUN_DISABLE USART_CR3_OVRDIS /*!< RX overrun disable */ +/** + * @} + */ + +/** @defgroup SMARTCARD_DMA_Disable_on_Rx_Error SMARTCARD advanced feature DMA Disable on Rx Error + * @{ + */ +#define SMARTCARD_ADVFEATURE_DMA_ENABLEONRXERROR 0x00000000U /*!< DMA enable on Reception Error */ +#define SMARTCARD_ADVFEATURE_DMA_DISABLEONRXERROR USART_CR3_DDRE /*!< DMA disable on Reception Error */ +/** + * @} + */ + +/** @defgroup SMARTCARD_MSB_First SMARTCARD advanced feature MSB first + * @{ + */ +#define SMARTCARD_ADVFEATURE_MSBFIRST_DISABLE 0x00000000U /*!< Most significant bit sent/received first disable */ +#define SMARTCARD_ADVFEATURE_MSBFIRST_ENABLE USART_CR2_MSBFIRST /*!< Most significant bit sent/received first enable */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Request_Parameters SMARTCARD Request Parameters + * @{ + */ +#define SMARTCARD_RXDATA_FLUSH_REQUEST USART_RQR_RXFRQ /*!< Receive data flush request */ +#define SMARTCARD_TXDATA_FLUSH_REQUEST USART_RQR_TXFRQ /*!< Transmit data flush request */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Interruption_Mask SMARTCARD interruptions flags mask + * @{ + */ +#define SMARTCARD_IT_MASK 0x001FU /*!< SMARTCARD interruptions flags mask */ +#define SMARTCARD_CR_MASK 0x00E0U /*!< SMARTCARD control register mask */ +#define SMARTCARD_CR_POS 5U /*!< SMARTCARD control register position */ +#define SMARTCARD_ISR_MASK 0x1F00U /*!< SMARTCARD ISR register mask */ +#define SMARTCARD_ISR_POS 8U /*!< SMARTCARD ISR register position */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup SMARTCARD_Exported_Macros SMARTCARD Exported Macros + * @{ + */ + +/** @brief Reset SMARTCARD handle states. + * @param __HANDLE__ SMARTCARD handle. + * @retval None + */ +#if USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1 +#define __HAL_SMARTCARD_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->gState = HAL_SMARTCARD_STATE_RESET; \ + (__HANDLE__)->RxState = HAL_SMARTCARD_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0U) +#else +#define __HAL_SMARTCARD_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->gState = HAL_SMARTCARD_STATE_RESET; \ + (__HANDLE__)->RxState = HAL_SMARTCARD_STATE_RESET; \ + } while(0U) +#endif /*USE_HAL_SMARTCARD_REGISTER_CALLBACKS */ + +/** @brief Flush the Smartcard Data registers. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_FLUSH_DRREGISTER(__HANDLE__) \ + do{ \ + SET_BIT((__HANDLE__)->Instance->RQR, SMARTCARD_RXDATA_FLUSH_REQUEST); \ + SET_BIT((__HANDLE__)->Instance->RQR, SMARTCARD_TXDATA_FLUSH_REQUEST); \ + } while(0U) + +/** @brief Clear the specified SMARTCARD pending flag. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be any combination of the following values: + * @arg @ref SMARTCARD_CLEAR_PEF Parity error clear flag + * @arg @ref SMARTCARD_CLEAR_FEF Framing error clear flag + * @arg @ref SMARTCARD_CLEAR_NEF Noise detected clear flag + * @arg @ref SMARTCARD_CLEAR_OREF OverRun error clear flag + * @arg @ref SMARTCARD_CLEAR_IDLEF Idle line detected clear flag + * @arg @ref SMARTCARD_CLEAR_TCF Transmission complete clear flag + * @arg @ref SMARTCARD_CLEAR_TCBGTF Transmission complete before guard time clear flag + * @arg @ref SMARTCARD_CLEAR_RTOF Receiver timeout clear flag + * @arg @ref SMARTCARD_CLEAR_EOBF End of block clear flag + * @arg @ref SMARTCARD_CLEAR_TXFECF TXFIFO empty Clear flag + * @retval None + */ +#define __HAL_SMARTCARD_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) + +/** @brief Clear the SMARTCARD PE pending flag. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_CLEAR_PEFLAG(__HANDLE__) __HAL_SMARTCARD_CLEAR_FLAG((__HANDLE__), SMARTCARD_CLEAR_PEF) + +/** @brief Clear the SMARTCARD FE pending flag. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_CLEAR_FEFLAG(__HANDLE__) __HAL_SMARTCARD_CLEAR_FLAG((__HANDLE__), SMARTCARD_CLEAR_FEF) + +/** @brief Clear the SMARTCARD NE pending flag. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_CLEAR_NEFLAG(__HANDLE__) __HAL_SMARTCARD_CLEAR_FLAG((__HANDLE__), SMARTCARD_CLEAR_NEF) + +/** @brief Clear the SMARTCARD ORE pending flag. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_CLEAR_OREFLAG(__HANDLE__) __HAL_SMARTCARD_CLEAR_FLAG((__HANDLE__), SMARTCARD_CLEAR_OREF) + +/** @brief Clear the SMARTCARD IDLE pending flag. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_CLEAR_IDLEFLAG(__HANDLE__) __HAL_SMARTCARD_CLEAR_FLAG((__HANDLE__), SMARTCARD_CLEAR_IDLEF) + +/** @brief Check whether the specified Smartcard flag is set or not. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref SMARTCARD_FLAG_TCBGT Transmission complete before guard time flag (when flag available) + * @arg @ref SMARTCARD_FLAG_REACK Receive enable acknowledge flag + * @arg @ref SMARTCARD_FLAG_TEACK Transmit enable acknowledge flag + * @arg @ref SMARTCARD_FLAG_BUSY Busy flag + * @arg @ref SMARTCARD_FLAG_EOBF End of block flag + * @arg @ref SMARTCARD_FLAG_RTOF Receiver timeout flag + * @arg @ref SMARTCARD_FLAG_TXE Transmit data register empty flag + * @arg @ref SMARTCARD_FLAG_TC Transmission complete flag + * @arg @ref SMARTCARD_FLAG_RXNE Receive data register not empty flag + * @arg @ref SMARTCARD_FLAG_IDLE Idle line detection flag + * @arg @ref SMARTCARD_FLAG_ORE Overrun error flag + * @arg @ref SMARTCARD_FLAG_NE Noise error flag + * @arg @ref SMARTCARD_FLAG_FE Framing error flag + * @arg @ref SMARTCARD_FLAG_PE Parity error flag + * @arg @ref SMARTCARD_FLAG_TXFNF TXFIFO not full flag + * @arg @ref SMARTCARD_FLAG_RXFNE RXFIFO not empty flag + * @arg @ref SMARTCARD_FLAG_TXFE TXFIFO Empty flag + * @arg @ref SMARTCARD_FLAG_RXFF RXFIFO Full flag + * @arg @ref SMARTCARD_FLAG_RXFT SMARTCARD RXFIFO threshold flag + * @arg @ref SMARTCARD_FLAG_TXFT SMARTCARD TXFIFO threshold flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_SMARTCARD_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__)) + +/** @brief Enable the specified SmartCard interrupt. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @param __INTERRUPT__ specifies the SMARTCARD interrupt to enable. + * This parameter can be one of the following values: + * @arg @ref SMARTCARD_IT_EOB End of block interrupt + * @arg @ref SMARTCARD_IT_RTO Receive timeout interrupt + * @arg @ref SMARTCARD_IT_TXE Transmit data register empty interrupt + * @arg @ref SMARTCARD_IT_TC Transmission complete interrupt + * @arg @ref SMARTCARD_IT_TCBGT Transmission complete before + * guard time interrupt (when interruption available) + * @arg @ref SMARTCARD_IT_RXNE Receive data register not empty interrupt + * @arg @ref SMARTCARD_IT_IDLE Idle line detection interrupt + * @arg @ref SMARTCARD_IT_PE Parity error interrupt + * @arg @ref SMARTCARD_IT_ERR Error interrupt(frame error, noise error, overrun error) + * @arg @ref SMARTCARD_IT_TXFNF TX FIFO not full interruption + * @arg @ref SMARTCARD_IT_RXFNE RXFIFO not empty interruption + * @arg @ref SMARTCARD_IT_RXFF RXFIFO full interruption + * @arg @ref SMARTCARD_IT_TXFE TXFIFO empty interruption + * @arg @ref SMARTCARD_IT_RXFT RXFIFO threshold reached interruption + * @arg @ref SMARTCARD_IT_TXFT TXFIFO threshold reached interruption + * @retval None + */ +#define __HAL_SMARTCARD_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((((__INTERRUPT__) & SMARTCARD_CR_MASK) >>\ + SMARTCARD_CR_POS) == 1U)?\ + ((__HANDLE__)->Instance->CR1 |= (1UL <<\ + ((__INTERRUPT__) & SMARTCARD_IT_MASK))):\ + ((((__INTERRUPT__) & SMARTCARD_CR_MASK) >>\ + SMARTCARD_CR_POS) == 2U)?\ + ((__HANDLE__)->Instance->CR2 |= (1UL <<\ + ((__INTERRUPT__) & SMARTCARD_IT_MASK))): \ + ((__HANDLE__)->Instance->CR3 |= (1UL <<\ + ((__INTERRUPT__) & SMARTCARD_IT_MASK)))) + +/** @brief Disable the specified SmartCard interrupt. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @param __INTERRUPT__ specifies the SMARTCARD interrupt to disable. + * This parameter can be one of the following values: + * @arg @ref SMARTCARD_IT_EOB End of block interrupt + * @arg @ref SMARTCARD_IT_RTO Receive timeout interrupt + * @arg @ref SMARTCARD_IT_TXE Transmit data register empty interrupt + * @arg @ref SMARTCARD_IT_TC Transmission complete interrupt + * @arg @ref SMARTCARD_IT_TCBGT Transmission complete before guard + * time interrupt (when interruption available) + * @arg @ref SMARTCARD_IT_RXNE Receive data register not empty interrupt + * @arg @ref SMARTCARD_IT_IDLE Idle line detection interrupt + * @arg @ref SMARTCARD_IT_PE Parity error interrupt + * @arg @ref SMARTCARD_IT_ERR Error interrupt(frame error, noise error, overrun error) + * @arg @ref SMARTCARD_IT_TXFNF TX FIFO not full interruption + * @arg @ref SMARTCARD_IT_RXFNE RXFIFO not empty interruption + * @arg @ref SMARTCARD_IT_RXFF RXFIFO full interruption + * @arg @ref SMARTCARD_IT_TXFE TXFIFO empty interruption + * @arg @ref SMARTCARD_IT_RXFT RXFIFO threshold reached interruption + * @arg @ref SMARTCARD_IT_TXFT TXFIFO threshold reached interruption + * @retval None + */ +#define __HAL_SMARTCARD_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((((__INTERRUPT__) & SMARTCARD_CR_MASK) >>\ + SMARTCARD_CR_POS) == 1U)?\ + ((__HANDLE__)->Instance->CR1 &= ~ (1U <<\ + ((__INTERRUPT__) & SMARTCARD_IT_MASK))): \ + ((((__INTERRUPT__) & SMARTCARD_CR_MASK) >>\ + SMARTCARD_CR_POS) == 2U)?\ + ((__HANDLE__)->Instance->CR2 &= ~ (1U <<\ + ((__INTERRUPT__) & SMARTCARD_IT_MASK))): \ + ((__HANDLE__)->Instance->CR3 &= ~ (1U <<\ + ((__INTERRUPT__) & SMARTCARD_IT_MASK)))) + +/** @brief Check whether the specified SmartCard interrupt has occurred or not. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @param __INTERRUPT__ specifies the SMARTCARD interrupt to check. + * This parameter can be one of the following values: + * @arg @ref SMARTCARD_IT_EOB End of block interrupt + * @arg @ref SMARTCARD_IT_RTO Receive timeout interrupt + * @arg @ref SMARTCARD_IT_TXE Transmit data register empty interrupt + * @arg @ref SMARTCARD_IT_TC Transmission complete interrupt + * @arg @ref SMARTCARD_IT_TCBGT Transmission complete before guard time + * interrupt (when interruption available) + * @arg @ref SMARTCARD_IT_RXNE Receive data register not empty interrupt + * @arg @ref SMARTCARD_IT_IDLE Idle line detection interrupt + * @arg @ref SMARTCARD_IT_PE Parity error interrupt + * @arg @ref SMARTCARD_IT_ERR Error interrupt(frame error, noise error, overrun error) + * @arg @ref SMARTCARD_IT_TXFNF TX FIFO not full interruption + * @arg @ref SMARTCARD_IT_RXFNE RXFIFO not empty interruption + * @arg @ref SMARTCARD_IT_RXFF RXFIFO full interruption + * @arg @ref SMARTCARD_IT_TXFE TXFIFO empty interruption + * @arg @ref SMARTCARD_IT_RXFT RXFIFO threshold reached interruption + * @arg @ref SMARTCARD_IT_TXFT TXFIFO threshold reached interruption + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_SMARTCARD_GET_IT(__HANDLE__, __INTERRUPT__) (\ + (((__HANDLE__)->Instance->ISR & (0x01UL << (((__INTERRUPT__)\ + & SMARTCARD_ISR_MASK)>> SMARTCARD_ISR_POS)))!= 0U)\ + ? SET : RESET) + +/** @brief Check whether the specified SmartCard interrupt source is enabled or not. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @param __INTERRUPT__ specifies the SMARTCARD interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref SMARTCARD_IT_EOB End of block interrupt + * @arg @ref SMARTCARD_IT_RTO Receive timeout interrupt + * @arg @ref SMARTCARD_IT_TXE Transmit data register empty interrupt + * @arg @ref SMARTCARD_IT_TC Transmission complete interrupt + * @arg @ref SMARTCARD_IT_TCBGT Transmission complete before guard time + * interrupt (when interruption available) + * @arg @ref SMARTCARD_IT_RXNE Receive data register not empty interrupt + * @arg @ref SMARTCARD_IT_IDLE Idle line detection interrupt + * @arg @ref SMARTCARD_IT_PE Parity error interrupt + * @arg @ref SMARTCARD_IT_ERR Error interrupt(frame error, noise error, overrun error) + * @arg @ref SMARTCARD_IT_TXFNF TX FIFO not full interruption + * @arg @ref SMARTCARD_IT_RXFNE RXFIFO not empty interruption + * @arg @ref SMARTCARD_IT_RXFF RXFIFO full interruption + * @arg @ref SMARTCARD_IT_TXFE TXFIFO empty interruption + * @arg @ref SMARTCARD_IT_RXFT RXFIFO threshold reached interruption + * @arg @ref SMARTCARD_IT_TXFT TXFIFO threshold reached interruption + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_SMARTCARD_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((((((__INTERRUPT__) & SMARTCARD_CR_MASK) >>\ + SMARTCARD_CR_POS) == 0x01U)?\ + (__HANDLE__)->Instance->CR1 : \ + (((((__INTERRUPT__) & SMARTCARD_CR_MASK) >>\ + SMARTCARD_CR_POS) == 0x02U)?\ + (__HANDLE__)->Instance->CR2 : \ + (__HANDLE__)->Instance->CR3)) &\ + (0x01UL << (((uint16_t)(__INTERRUPT__))\ + & SMARTCARD_IT_MASK))) != 0U)\ + ? SET : RESET) + +/** @brief Clear the specified SMARTCARD ISR flag, in setting the proper ICR register flag. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @param __IT_CLEAR__ specifies the interrupt clear register flag that needs to be set + * to clear the corresponding interrupt. + * This parameter can be one of the following values: + * @arg @ref SMARTCARD_CLEAR_PEF Parity error clear flag + * @arg @ref SMARTCARD_CLEAR_FEF Framing error clear flag + * @arg @ref SMARTCARD_CLEAR_NEF Noise detected clear flag + * @arg @ref SMARTCARD_CLEAR_OREF OverRun error clear flag + * @arg @ref SMARTCARD_CLEAR_IDLEF Idle line detection clear flag + * @arg @ref SMARTCARD_CLEAR_TXFECF TXFIFO empty Clear Flag + * @arg @ref SMARTCARD_CLEAR_TCF Transmission complete clear flag + * @arg @ref SMARTCARD_CLEAR_TCBGTF Transmission complete before guard time clear flag (when flag available) + * @arg @ref SMARTCARD_CLEAR_RTOF Receiver timeout clear flag + * @arg @ref SMARTCARD_CLEAR_EOBF End of block clear flag + * @retval None + */ +#define __HAL_SMARTCARD_CLEAR_IT(__HANDLE__, __IT_CLEAR__) ((__HANDLE__)->Instance->ICR |= (uint32_t)(__IT_CLEAR__)) + +/** @brief Set a specific SMARTCARD request flag. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @param __REQ__ specifies the request flag to set + * This parameter can be one of the following values: + * @arg @ref SMARTCARD_RXDATA_FLUSH_REQUEST Receive data flush Request + * @arg @ref SMARTCARD_TXDATA_FLUSH_REQUEST Transmit data flush Request + * @retval None + */ +#define __HAL_SMARTCARD_SEND_REQ(__HANDLE__, __REQ__) ((__HANDLE__)->Instance->RQR |= (uint16_t)(__REQ__)) + +/** @brief Enable the SMARTCARD one bit sample method. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT) + +/** @brief Disable the SMARTCARD one bit sample method. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3\ + &= (uint32_t)~((uint32_t)USART_CR3_ONEBIT)) + +/** @brief Enable the USART associated to the SMARTCARD Handle. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE) + +/** @brief Disable the USART associated to the SMARTCARD Handle + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE) + +/** + * @} + */ + +/* Private macros -------------------------------------------------------------*/ +/** @defgroup SMARTCARD_Private_Macros SMARTCARD Private Macros + * @{ + */ + + +/** @brief Check the Baud rate range. + * @note The maximum Baud Rate is derived from the maximum clock on G0 (64 MHz) + * divided by the oversampling used on the SMARTCARD (i.e. 16). + * @param __BAUDRATE__ Baud rate set by the configuration function. + * @retval Test result (TRUE or FALSE) + */ +#define IS_SMARTCARD_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 4000001U) + +/** @brief Check the block length range. + * @note The maximum SMARTCARD block length is 0xFF. + * @param __LENGTH__ block length. + * @retval Test result (TRUE or FALSE) + */ +#define IS_SMARTCARD_BLOCKLENGTH(__LENGTH__) ((__LENGTH__) <= 0xFFU) + +/** @brief Check the receiver timeout value. + * @note The maximum SMARTCARD receiver timeout value is 0xFFFFFF. + * @param __TIMEOUTVALUE__ receiver timeout value. + * @retval Test result (TRUE or FALSE) + */ +#define IS_SMARTCARD_TIMEOUT_VALUE(__TIMEOUTVALUE__) ((__TIMEOUTVALUE__) <= 0xFFFFFFU) + +/** @brief Check the SMARTCARD autoretry counter value. + * @note The maximum number of retransmissions is 0x7. + * @param __COUNT__ number of retransmissions. + * @retval Test result (TRUE or FALSE) + */ +#define IS_SMARTCARD_AUTORETRY_COUNT(__COUNT__) ((__COUNT__) <= 0x7U) + +/** @brief Ensure that SMARTCARD frame length is valid. + * @param __LENGTH__ SMARTCARD frame length. + * @retval SET (__LENGTH__ is valid) or RESET (__LENGTH__ is invalid) + */ +#define IS_SMARTCARD_WORD_LENGTH(__LENGTH__) ((__LENGTH__) == SMARTCARD_WORDLENGTH_9B) + +/** @brief Ensure that SMARTCARD frame number of stop bits is valid. + * @param __STOPBITS__ SMARTCARD frame number of stop bits. + * @retval SET (__STOPBITS__ is valid) or RESET (__STOPBITS__ is invalid) + */ +#define IS_SMARTCARD_STOPBITS(__STOPBITS__) (((__STOPBITS__) == SMARTCARD_STOPBITS_0_5) ||\ + ((__STOPBITS__) == SMARTCARD_STOPBITS_1_5)) + +/** @brief Ensure that SMARTCARD frame parity is valid. + * @param __PARITY__ SMARTCARD frame parity. + * @retval SET (__PARITY__ is valid) or RESET (__PARITY__ is invalid) + */ +#define IS_SMARTCARD_PARITY(__PARITY__) (((__PARITY__) == SMARTCARD_PARITY_EVEN) || \ + ((__PARITY__) == SMARTCARD_PARITY_ODD)) + +/** @brief Ensure that SMARTCARD communication mode is valid. + * @param __MODE__ SMARTCARD communication mode. + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_SMARTCARD_MODE(__MODE__) ((((__MODE__) & 0xFFF3U) == 0x00U) && ((__MODE__) != 0x00U)) + +/** @brief Ensure that SMARTCARD frame polarity is valid. + * @param __CPOL__ SMARTCARD frame polarity. + * @retval SET (__CPOL__ is valid) or RESET (__CPOL__ is invalid) + */ +#define IS_SMARTCARD_POLARITY(__CPOL__) (((__CPOL__) == SMARTCARD_POLARITY_LOW)\ + || ((__CPOL__) == SMARTCARD_POLARITY_HIGH)) + +/** @brief Ensure that SMARTCARD frame phase is valid. + * @param __CPHA__ SMARTCARD frame phase. + * @retval SET (__CPHA__ is valid) or RESET (__CPHA__ is invalid) + */ +#define IS_SMARTCARD_PHASE(__CPHA__) (((__CPHA__) == SMARTCARD_PHASE_1EDGE) || ((__CPHA__) == SMARTCARD_PHASE_2EDGE)) + +/** @brief Ensure that SMARTCARD frame last bit clock pulse setting is valid. + * @param __LASTBIT__ SMARTCARD frame last bit clock pulse setting. + * @retval SET (__LASTBIT__ is valid) or RESET (__LASTBIT__ is invalid) + */ +#define IS_SMARTCARD_LASTBIT(__LASTBIT__) (((__LASTBIT__) == SMARTCARD_LASTBIT_DISABLE) || \ + ((__LASTBIT__) == SMARTCARD_LASTBIT_ENABLE)) + +/** @brief Ensure that SMARTCARD frame sampling is valid. + * @param __ONEBIT__ SMARTCARD frame sampling. + * @retval SET (__ONEBIT__ is valid) or RESET (__ONEBIT__ is invalid) + */ +#define IS_SMARTCARD_ONE_BIT_SAMPLE(__ONEBIT__) (((__ONEBIT__) == SMARTCARD_ONE_BIT_SAMPLE_DISABLE) || \ + ((__ONEBIT__) == SMARTCARD_ONE_BIT_SAMPLE_ENABLE)) + +/** @brief Ensure that SMARTCARD NACK transmission setting is valid. + * @param __NACK__ SMARTCARD NACK transmission setting. + * @retval SET (__NACK__ is valid) or RESET (__NACK__ is invalid) + */ +#define IS_SMARTCARD_NACK(__NACK__) (((__NACK__) == SMARTCARD_NACK_ENABLE) || \ + ((__NACK__) == SMARTCARD_NACK_DISABLE)) + +/** @brief Ensure that SMARTCARD receiver timeout setting is valid. + * @param __TIMEOUT__ SMARTCARD receiver timeout setting. + * @retval SET (__TIMEOUT__ is valid) or RESET (__TIMEOUT__ is invalid) + */ +#define IS_SMARTCARD_TIMEOUT(__TIMEOUT__) (((__TIMEOUT__) == SMARTCARD_TIMEOUT_DISABLE) || \ + ((__TIMEOUT__) == SMARTCARD_TIMEOUT_ENABLE)) + +/** @brief Ensure that SMARTCARD clock Prescaler is valid. + * @param __CLOCKPRESCALER__ SMARTCARD clock Prescaler value. + * @retval SET (__CLOCKPRESCALER__ is valid) or RESET (__CLOCKPRESCALER__ is invalid) + */ +#define IS_SMARTCARD_CLOCKPRESCALER(__CLOCKPRESCALER__) (((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV1) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV2) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV4) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV6) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV8) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV10) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV12) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV16) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV32) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV64) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV128) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV256)) + +/** @brief Ensure that SMARTCARD advanced features initialization is valid. + * @param __INIT__ SMARTCARD advanced features initialization. + * @retval SET (__INIT__ is valid) or RESET (__INIT__ is invalid) + */ +#define IS_SMARTCARD_ADVFEATURE_INIT(__INIT__) ((__INIT__) <= (SMARTCARD_ADVFEATURE_NO_INIT | \ + SMARTCARD_ADVFEATURE_TXINVERT_INIT | \ + SMARTCARD_ADVFEATURE_RXINVERT_INIT | \ + SMARTCARD_ADVFEATURE_DATAINVERT_INIT | \ + SMARTCARD_ADVFEATURE_SWAP_INIT | \ + SMARTCARD_ADVFEATURE_RXOVERRUNDISABLE_INIT | \ + SMARTCARD_ADVFEATURE_DMADISABLEONERROR_INIT | \ + SMARTCARD_ADVFEATURE_MSBFIRST_INIT)) + +/** @brief Ensure that SMARTCARD frame TX inversion setting is valid. + * @param __TXINV__ SMARTCARD frame TX inversion setting. + * @retval SET (__TXINV__ is valid) or RESET (__TXINV__ is invalid) + */ +#define IS_SMARTCARD_ADVFEATURE_TXINV(__TXINV__) (((__TXINV__) == SMARTCARD_ADVFEATURE_TXINV_DISABLE) || \ + ((__TXINV__) == SMARTCARD_ADVFEATURE_TXINV_ENABLE)) + +/** @brief Ensure that SMARTCARD frame RX inversion setting is valid. + * @param __RXINV__ SMARTCARD frame RX inversion setting. + * @retval SET (__RXINV__ is valid) or RESET (__RXINV__ is invalid) + */ +#define IS_SMARTCARD_ADVFEATURE_RXINV(__RXINV__) (((__RXINV__) == SMARTCARD_ADVFEATURE_RXINV_DISABLE) || \ + ((__RXINV__) == SMARTCARD_ADVFEATURE_RXINV_ENABLE)) + +/** @brief Ensure that SMARTCARD frame data inversion setting is valid. + * @param __DATAINV__ SMARTCARD frame data inversion setting. + * @retval SET (__DATAINV__ is valid) or RESET (__DATAINV__ is invalid) + */ +#define IS_SMARTCARD_ADVFEATURE_DATAINV(__DATAINV__) (((__DATAINV__) == SMARTCARD_ADVFEATURE_DATAINV_DISABLE) || \ + ((__DATAINV__) == SMARTCARD_ADVFEATURE_DATAINV_ENABLE)) + +/** @brief Ensure that SMARTCARD frame RX/TX pins swap setting is valid. + * @param __SWAP__ SMARTCARD frame RX/TX pins swap setting. + * @retval SET (__SWAP__ is valid) or RESET (__SWAP__ is invalid) + */ +#define IS_SMARTCARD_ADVFEATURE_SWAP(__SWAP__) (((__SWAP__) == SMARTCARD_ADVFEATURE_SWAP_DISABLE) || \ + ((__SWAP__) == SMARTCARD_ADVFEATURE_SWAP_ENABLE)) + +/** @brief Ensure that SMARTCARD frame overrun setting is valid. + * @param __OVERRUN__ SMARTCARD frame overrun setting. + * @retval SET (__OVERRUN__ is valid) or RESET (__OVERRUN__ is invalid) + */ +#define IS_SMARTCARD_OVERRUN(__OVERRUN__) (((__OVERRUN__) == SMARTCARD_ADVFEATURE_OVERRUN_ENABLE) || \ + ((__OVERRUN__) == SMARTCARD_ADVFEATURE_OVERRUN_DISABLE)) + +/** @brief Ensure that SMARTCARD DMA enabling or disabling on error setting is valid. + * @param __DMA__ SMARTCARD DMA enabling or disabling on error setting. + * @retval SET (__DMA__ is valid) or RESET (__DMA__ is invalid) + */ +#define IS_SMARTCARD_ADVFEATURE_DMAONRXERROR(__DMA__) (((__DMA__) == SMARTCARD_ADVFEATURE_DMA_ENABLEONRXERROR) || \ + ((__DMA__) == SMARTCARD_ADVFEATURE_DMA_DISABLEONRXERROR)) + +/** @brief Ensure that SMARTCARD frame MSB first setting is valid. + * @param __MSBFIRST__ SMARTCARD frame MSB first setting. + * @retval SET (__MSBFIRST__ is valid) or RESET (__MSBFIRST__ is invalid) + */ +#define IS_SMARTCARD_ADVFEATURE_MSBFIRST(__MSBFIRST__) (((__MSBFIRST__) == SMARTCARD_ADVFEATURE_MSBFIRST_DISABLE) || \ + ((__MSBFIRST__) == SMARTCARD_ADVFEATURE_MSBFIRST_ENABLE)) + +/** @brief Ensure that SMARTCARD request parameter is valid. + * @param __PARAM__ SMARTCARD request parameter. + * @retval SET (__PARAM__ is valid) or RESET (__PARAM__ is invalid) + */ +#define IS_SMARTCARD_REQUEST_PARAMETER(__PARAM__) (((__PARAM__) == SMARTCARD_RXDATA_FLUSH_REQUEST) || \ + ((__PARAM__) == SMARTCARD_TXDATA_FLUSH_REQUEST)) + +/** + * @} + */ + +/* Include SMARTCARD HAL Extended module */ +#include "stm32g0xx_hal_smartcard_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup SMARTCARD_Exported_Functions + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +/** @addtogroup SMARTCARD_Exported_Functions_Group1 + * @{ + */ + +HAL_StatusTypeDef HAL_SMARTCARD_Init(SMARTCARD_HandleTypeDef *hsmartcard); +HAL_StatusTypeDef HAL_SMARTCARD_DeInit(SMARTCARD_HandleTypeDef *hsmartcard); +void HAL_SMARTCARD_MspInit(SMARTCARD_HandleTypeDef *hsmartcard); +void HAL_SMARTCARD_MspDeInit(SMARTCARD_HandleTypeDef *hsmartcard); + +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) +/* Callbacks Register/UnRegister functions ***********************************/ +HAL_StatusTypeDef HAL_SMARTCARD_RegisterCallback(SMARTCARD_HandleTypeDef *hsmartcard, + HAL_SMARTCARD_CallbackIDTypeDef CallbackID, + pSMARTCARD_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_SMARTCARD_UnRegisterCallback(SMARTCARD_HandleTypeDef *hsmartcard, + HAL_SMARTCARD_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/* IO operation functions *****************************************************/ +/** @addtogroup SMARTCARD_Exported_Functions_Group2 + * @{ + */ + +HAL_StatusTypeDef HAL_SMARTCARD_Transmit(SMARTCARD_HandleTypeDef *hsmartcard, const uint8_t *pData, uint16_t Size, + uint32_t Timeout); +HAL_StatusTypeDef HAL_SMARTCARD_Receive(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size, + uint32_t Timeout); +HAL_StatusTypeDef HAL_SMARTCARD_Transmit_IT(SMARTCARD_HandleTypeDef *hsmartcard, const uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_SMARTCARD_Receive_IT(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_SMARTCARD_Transmit_DMA(SMARTCARD_HandleTypeDef *hsmartcard, const uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_SMARTCARD_Receive_DMA(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size); +/* Transfer Abort functions */ +HAL_StatusTypeDef HAL_SMARTCARD_Abort(SMARTCARD_HandleTypeDef *hsmartcard); +HAL_StatusTypeDef HAL_SMARTCARD_AbortTransmit(SMARTCARD_HandleTypeDef *hsmartcard); +HAL_StatusTypeDef HAL_SMARTCARD_AbortReceive(SMARTCARD_HandleTypeDef *hsmartcard); +HAL_StatusTypeDef HAL_SMARTCARD_Abort_IT(SMARTCARD_HandleTypeDef *hsmartcard); +HAL_StatusTypeDef HAL_SMARTCARD_AbortTransmit_IT(SMARTCARD_HandleTypeDef *hsmartcard); +HAL_StatusTypeDef HAL_SMARTCARD_AbortReceive_IT(SMARTCARD_HandleTypeDef *hsmartcard); + +void HAL_SMARTCARD_IRQHandler(SMARTCARD_HandleTypeDef *hsmartcard); +void HAL_SMARTCARD_TxCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard); +void HAL_SMARTCARD_RxCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard); +void HAL_SMARTCARD_ErrorCallback(SMARTCARD_HandleTypeDef *hsmartcard); +void HAL_SMARTCARD_AbortCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard); +void HAL_SMARTCARD_AbortTransmitCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard); +void HAL_SMARTCARD_AbortReceiveCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard); + +/** + * @} + */ + +/* Peripheral State and Error functions ***************************************/ +/** @addtogroup SMARTCARD_Exported_Functions_Group4 + * @{ + */ + +HAL_SMARTCARD_StateTypeDef HAL_SMARTCARD_GetState(const SMARTCARD_HandleTypeDef *hsmartcard); +uint32_t HAL_SMARTCARD_GetError(const SMARTCARD_HandleTypeDef *hsmartcard); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_SMARTCARD_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_smartcard_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_smartcard_ex.h new file mode 100644 index 0000000..aef7ec0 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_smartcard_ex.h @@ -0,0 +1,492 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_smartcard_ex.h + * @author MCD Application Team + * @brief Header file of SMARTCARD HAL Extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_SMARTCARD_EX_H +#define STM32G0xx_HAL_SMARTCARD_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup SMARTCARDEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @addtogroup SMARTCARDEx_Exported_Constants SMARTCARD Extended Exported Constants + * @{ + */ + +/** @defgroup SMARTCARDEx_Transmission_Completion_Indication SMARTCARD Transmission Completion Indication + * @{ + */ +#define SMARTCARD_TCBGT SMARTCARD_IT_TCBGT /*!< SMARTCARD transmission complete before guard time */ +#define SMARTCARD_TC SMARTCARD_IT_TC /*!< SMARTCARD transmission complete (flag raised when guard time has elapsed) */ +/** + * @} + */ + +/** @defgroup SMARTCARDEx_Advanced_Features_Initialization_Type SMARTCARD advanced feature initialization type + * @{ + */ +#define SMARTCARD_ADVFEATURE_NO_INIT 0x00000000U /*!< No advanced feature initialization */ +#define SMARTCARD_ADVFEATURE_TXINVERT_INIT 0x00000001U /*!< TX pin active level inversion */ +#define SMARTCARD_ADVFEATURE_RXINVERT_INIT 0x00000002U /*!< RX pin active level inversion */ +#define SMARTCARD_ADVFEATURE_DATAINVERT_INIT 0x00000004U /*!< Binary data inversion */ +#define SMARTCARD_ADVFEATURE_SWAP_INIT 0x00000008U /*!< TX/RX pins swap */ +#define SMARTCARD_ADVFEATURE_RXOVERRUNDISABLE_INIT 0x00000010U /*!< RX overrun disable */ +#define SMARTCARD_ADVFEATURE_DMADISABLEONERROR_INIT 0x00000020U /*!< DMA disable on Reception Error */ +#define SMARTCARD_ADVFEATURE_MSBFIRST_INIT 0x00000080U /*!< Most significant bit sent/received first */ +#define SMARTCARD_ADVFEATURE_TXCOMPLETION 0x00000100U /*!< TX completion indication before of after guard time */ +/** + * @} + */ + +/** @defgroup SMARTCARDEx_FIFO_mode SMARTCARD FIFO mode + * @brief SMARTCARD FIFO mode + * @{ + */ +#define SMARTCARD_FIFOMODE_DISABLE 0x00000000U /*!< FIFO mode disable */ +#define SMARTCARD_FIFOMODE_ENABLE USART_CR1_FIFOEN /*!< FIFO mode enable */ +/** + * @} + */ + +/** @defgroup SMARTCARDEx_TXFIFO_threshold_level SMARTCARD TXFIFO threshold level + * @brief SMARTCARD TXFIFO level + * @{ + */ +#define SMARTCARD_TXFIFO_THRESHOLD_1_8 0x00000000U /*!< TXFIFO reaches 1/8 of its depth */ +#define SMARTCARD_TXFIFO_THRESHOLD_1_4 USART_CR3_TXFTCFG_0 /*!< TXFIFO reaches 1/4 of its depth */ +#define SMARTCARD_TXFIFO_THRESHOLD_1_2 USART_CR3_TXFTCFG_1 /*!< TXFIFO reaches 1/2 of its depth */ +#define SMARTCARD_TXFIFO_THRESHOLD_3_4 (USART_CR3_TXFTCFG_0|USART_CR3_TXFTCFG_1) /*!< TXFIFO reaches 3/4 of its depth */ +#define SMARTCARD_TXFIFO_THRESHOLD_7_8 USART_CR3_TXFTCFG_2 /*!< TXFIFO reaches 7/8 of its depth */ +#define SMARTCARD_TXFIFO_THRESHOLD_8_8 (USART_CR3_TXFTCFG_2|USART_CR3_TXFTCFG_0) /*!< TXFIFO becomes empty */ +/** + * @} + */ + +/** @defgroup SMARTCARDEx_RXFIFO_threshold_level SMARTCARD RXFIFO threshold level + * @brief SMARTCARD RXFIFO level + * @{ + */ +#define SMARTCARD_RXFIFO_THRESHOLD_1_8 0x00000000U /*!< RXFIFO FIFO reaches 1/8 of its depth */ +#define SMARTCARD_RXFIFO_THRESHOLD_1_4 USART_CR3_RXFTCFG_0 /*!< RXFIFO FIFO reaches 1/4 of its depth */ +#define SMARTCARD_RXFIFO_THRESHOLD_1_2 USART_CR3_RXFTCFG_1 /*!< RXFIFO FIFO reaches 1/2 of its depth */ +#define SMARTCARD_RXFIFO_THRESHOLD_3_4 (USART_CR3_RXFTCFG_0|USART_CR3_RXFTCFG_1) /*!< RXFIFO FIFO reaches 3/4 of its depth */ +#define SMARTCARD_RXFIFO_THRESHOLD_7_8 USART_CR3_RXFTCFG_2 /*!< RXFIFO FIFO reaches 7/8 of its depth */ +#define SMARTCARD_RXFIFO_THRESHOLD_8_8 (USART_CR3_RXFTCFG_2|USART_CR3_RXFTCFG_0) /*!< RXFIFO FIFO becomes full */ +/** + * @} + */ + +/** @defgroup SMARTCARDEx_Flags SMARTCARD Flags + * Elements values convention: 0xXXXX + * - 0xXXXX : Flag mask in the ISR register + * @{ + */ +#define SMARTCARD_FLAG_TCBGT USART_ISR_TCBGT /*!< SMARTCARD transmission complete before guard time completion */ +#define SMARTCARD_FLAG_REACK USART_ISR_REACK /*!< SMARTCARD receive enable acknowledge flag */ +#define SMARTCARD_FLAG_TEACK USART_ISR_TEACK /*!< SMARTCARD transmit enable acknowledge flag */ +#define SMARTCARD_FLAG_BUSY USART_ISR_BUSY /*!< SMARTCARD busy flag */ +#define SMARTCARD_FLAG_EOBF USART_ISR_EOBF /*!< SMARTCARD end of block flag */ +#define SMARTCARD_FLAG_RTOF USART_ISR_RTOF /*!< SMARTCARD receiver timeout flag */ +#define SMARTCARD_FLAG_TXE USART_ISR_TXE_TXFNF /*!< SMARTCARD transmit data register empty */ +#define SMARTCARD_FLAG_TXFNF USART_ISR_TXE_TXFNF /*!< SMARTCARD TXFIFO not full */ +#define SMARTCARD_FLAG_TC USART_ISR_TC /*!< SMARTCARD transmission complete */ +#define SMARTCARD_FLAG_RXNE USART_ISR_RXNE_RXFNE /*!< SMARTCARD read data register not empty */ +#define SMARTCARD_FLAG_RXFNE USART_ISR_RXNE_RXFNE /*!< SMARTCARD RXFIFO not empty */ +#define SMARTCARD_FLAG_IDLE USART_ISR_IDLE /*!< SMARTCARD idle line detection */ +#define SMARTCARD_FLAG_ORE USART_ISR_ORE /*!< SMARTCARD overrun error */ +#define SMARTCARD_FLAG_NE USART_ISR_NE /*!< SMARTCARD noise error */ +#define SMARTCARD_FLAG_FE USART_ISR_FE /*!< SMARTCARD frame error */ +#define SMARTCARD_FLAG_PE USART_ISR_PE /*!< SMARTCARD parity error */ +#define SMARTCARD_FLAG_TXFE USART_ISR_TXFE /*!< SMARTCARD TXFIFO Empty flag */ +#define SMARTCARD_FLAG_RXFF USART_ISR_RXFF /*!< SMARTCARD RXFIFO Full flag */ +#define SMARTCARD_FLAG_RXFT USART_ISR_RXFT /*!< SMARTCARD RXFIFO threshold flag */ +#define SMARTCARD_FLAG_TXFT USART_ISR_TXFT /*!< SMARTCARD TXFIFO threshold flag */ +/** + * @} + */ + +/** @defgroup SMARTCARDEx_Interrupt_definition SMARTCARD Interrupts Definition + * Elements values convention: 000ZZZZZ0XXYYYYYb + * - YYYYY : Interrupt source position in the XX register (5 bits) + * - XX : Interrupt source register (2 bits) + * - 01: CR1 register + * - 10: CR2 register + * - 11: CR3 register + * - ZZZZZ : Flag position in the ISR register(5 bits) + * @{ + */ +#define SMARTCARD_IT_PE 0x0028U /*!< SMARTCARD parity error interruption */ +#define SMARTCARD_IT_TXE 0x0727U /*!< SMARTCARD transmit data register empty interruption */ +#define SMARTCARD_IT_TXFNF 0x0727U /*!< SMARTCARD TX FIFO not full interruption */ +#define SMARTCARD_IT_TC 0x0626U /*!< SMARTCARD transmission complete interruption */ +#define SMARTCARD_IT_RXNE 0x0525U /*!< SMARTCARD read data register not empty interruption */ +#define SMARTCARD_IT_RXFNE 0x0525U /*!< SMARTCARD RXFIFO not empty interruption */ +#define SMARTCARD_IT_IDLE 0x0424U /*!< SMARTCARD idle line detection interruption */ + +#define SMARTCARD_IT_ERR 0x0060U /*!< SMARTCARD error interruption */ +#define SMARTCARD_IT_ORE 0x0300U /*!< SMARTCARD overrun error interruption */ +#define SMARTCARD_IT_NE 0x0200U /*!< SMARTCARD noise error interruption */ +#define SMARTCARD_IT_FE 0x0100U /*!< SMARTCARD frame error interruption */ + +#define SMARTCARD_IT_EOB 0x0C3BU /*!< SMARTCARD end of block interruption */ +#define SMARTCARD_IT_RTO 0x0B3AU /*!< SMARTCARD receiver timeout interruption */ +#define SMARTCARD_IT_TCBGT 0x1978U /*!< SMARTCARD transmission complete before guard time completion interruption */ + +#define SMARTCARD_IT_RXFF 0x183FU /*!< SMARTCARD RXFIFO full interruption */ +#define SMARTCARD_IT_TXFE 0x173EU /*!< SMARTCARD TXFIFO empty interruption */ +#define SMARTCARD_IT_RXFT 0x1A7CU /*!< SMARTCARD RXFIFO threshold reached interruption */ +#define SMARTCARD_IT_TXFT 0x1B77U /*!< SMARTCARD TXFIFO threshold reached interruption */ +/** + * @} + */ + +/** @defgroup SMARTCARDEx_IT_CLEAR_Flags SMARTCARD Interruption Clear Flags + * @{ + */ +#define SMARTCARD_CLEAR_PEF USART_ICR_PECF /*!< SMARTCARD parity error clear flag */ +#define SMARTCARD_CLEAR_FEF USART_ICR_FECF /*!< SMARTCARD framing error clear flag */ +#define SMARTCARD_CLEAR_NEF USART_ICR_NECF /*!< SMARTCARD noise error detected clear flag */ +#define SMARTCARD_CLEAR_OREF USART_ICR_ORECF /*!< SMARTCARD overrun error clear flag */ +#define SMARTCARD_CLEAR_IDLEF USART_ICR_IDLECF /*!< SMARTCARD idle line detected clear flag */ +#define SMARTCARD_CLEAR_TXFECF USART_ICR_TXFECF /*!< TXFIFO empty Clear Flag */ +#define SMARTCARD_CLEAR_TCF USART_ICR_TCCF /*!< SMARTCARD transmission complete clear flag */ +#define SMARTCARD_CLEAR_TCBGTF USART_ICR_TCBGTCF /*!< SMARTCARD transmission complete before guard time completion clear flag */ +#define SMARTCARD_CLEAR_RTOF USART_ICR_RTOCF /*!< SMARTCARD receiver time out clear flag */ +#define SMARTCARD_CLEAR_EOBF USART_ICR_EOBCF /*!< SMARTCARD end of block clear flag */ +/** + * @} + */ + +/** + * @} + */ +/* Exported macros -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup SMARTCARDEx_Private_Macros SMARTCARD Extended Private Macros + * @{ + */ + +/** @brief Report the SMARTCARD clock source. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @param __CLOCKSOURCE__ output variable. + * @retval the SMARTCARD clocking source, written in __CLOCKSOURCE__. + */ +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +#define SMARTCARD_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART2) \ + { \ + switch(__HAL_RCC_GET_USART2_SOURCE()) \ + { \ + case RCC_USART2CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART2CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART2CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART2CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART3) \ + { \ + switch(__HAL_RCC_GET_USART2_SOURCE()) \ + { \ + case RCC_USART3CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART3CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART3CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART3CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) +#elif defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G070xx) +#define SMARTCARD_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART2) \ + { \ + switch(__HAL_RCC_GET_USART2_SOURCE()) \ + { \ + case RCC_USART2CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART2CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART2CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART2CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) +#else +#define SMARTCARD_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ +/** @brief Set the Transmission Completion flag + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @note If TCBGT (Transmission Complete Before Guard Time) flag is not available or if + * AdvancedInit.TxCompletionIndication is not already filled, the latter is forced + * to SMARTCARD_TC (transmission completion indication when guard time has elapsed). + * @retval None + */ +#define SMARTCARD_TRANSMISSION_COMPLETION_SETTING(__HANDLE__) \ + do { \ + if (HAL_IS_BIT_CLR((__HANDLE__)->AdvancedInit.AdvFeatureInit, SMARTCARD_ADVFEATURE_TXCOMPLETION)) \ + { \ + (__HANDLE__)->AdvancedInit.TxCompletionIndication = SMARTCARD_TC; \ + } \ + else \ + { \ + assert_param(IS_SMARTCARD_TRANSMISSION_COMPLETION((__HANDLE__)->AdvancedInit.TxCompletionIndication)); \ + } \ + } while(0U) + +/** @brief Return the transmission completion flag. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @note Based on AdvancedInit.TxCompletionIndication setting, return TC or TCBGT flag. + * When TCBGT flag (Transmission Complete Before Guard Time) is not available, TC flag is + * reported. + * @retval Transmission completion flag + */ +#define SMARTCARD_TRANSMISSION_COMPLETION_FLAG(__HANDLE__) \ + (((__HANDLE__)->AdvancedInit.TxCompletionIndication == SMARTCARD_TC) ? (SMARTCARD_FLAG_TC) : (SMARTCARD_FLAG_TCBGT)) + + +/** @brief Ensure that SMARTCARD frame transmission completion used flag is valid. + * @param __TXCOMPLETE__ SMARTCARD frame transmission completion used flag. + * @retval SET (__TXCOMPLETE__ is valid) or RESET (__TXCOMPLETE__ is invalid) + */ +#define IS_SMARTCARD_TRANSMISSION_COMPLETION(__TXCOMPLETE__) (((__TXCOMPLETE__) == SMARTCARD_TCBGT) || \ + ((__TXCOMPLETE__) == SMARTCARD_TC)) + +/** @brief Ensure that SMARTCARD FIFO mode is valid. + * @param __STATE__ SMARTCARD FIFO mode. + * @retval SET (__STATE__ is valid) or RESET (__STATE__ is invalid) + */ +#define IS_SMARTCARD_FIFOMODE_STATE(__STATE__) (((__STATE__) == SMARTCARD_FIFOMODE_DISABLE ) || \ + ((__STATE__) == SMARTCARD_FIFOMODE_ENABLE)) + +/** @brief Ensure that SMARTCARD TXFIFO threshold level is valid. + * @param __THRESHOLD__ SMARTCARD TXFIFO threshold level. + * @retval SET (__THRESHOLD__ is valid) or RESET (__THRESHOLD__ is invalid) + */ +#define IS_SMARTCARD_TXFIFO_THRESHOLD(__THRESHOLD__) (((__THRESHOLD__) == SMARTCARD_TXFIFO_THRESHOLD_1_8) || \ + ((__THRESHOLD__) == SMARTCARD_TXFIFO_THRESHOLD_1_4) || \ + ((__THRESHOLD__) == SMARTCARD_TXFIFO_THRESHOLD_1_2) || \ + ((__THRESHOLD__) == SMARTCARD_TXFIFO_THRESHOLD_3_4) || \ + ((__THRESHOLD__) == SMARTCARD_TXFIFO_THRESHOLD_7_8) || \ + ((__THRESHOLD__) == SMARTCARD_TXFIFO_THRESHOLD_8_8)) + +/** @brief Ensure that SMARTCARD RXFIFO threshold level is valid. + * @param __THRESHOLD__ SMARTCARD RXFIFO threshold level. + * @retval SET (__THRESHOLD__ is valid) or RESET (__THRESHOLD__ is invalid) + */ +#define IS_SMARTCARD_RXFIFO_THRESHOLD(__THRESHOLD__) (((__THRESHOLD__) == SMARTCARD_RXFIFO_THRESHOLD_1_8) || \ + ((__THRESHOLD__) == SMARTCARD_RXFIFO_THRESHOLD_1_4) || \ + ((__THRESHOLD__) == SMARTCARD_RXFIFO_THRESHOLD_1_2) || \ + ((__THRESHOLD__) == SMARTCARD_RXFIFO_THRESHOLD_3_4) || \ + ((__THRESHOLD__) == SMARTCARD_RXFIFO_THRESHOLD_7_8) || \ + ((__THRESHOLD__) == SMARTCARD_RXFIFO_THRESHOLD_8_8)) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup SMARTCARDEx_Exported_Functions + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +/* IO operation methods *******************************************************/ + +/** @addtogroup SMARTCARDEx_Exported_Functions_Group1 + * @{ + */ + +/* Peripheral Control functions ***********************************************/ +void HAL_SMARTCARDEx_BlockLength_Config(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t BlockLength); +void HAL_SMARTCARDEx_TimeOut_Config(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t TimeOutValue); +HAL_StatusTypeDef HAL_SMARTCARDEx_EnableReceiverTimeOut(SMARTCARD_HandleTypeDef *hsmartcard); +HAL_StatusTypeDef HAL_SMARTCARDEx_DisableReceiverTimeOut(SMARTCARD_HandleTypeDef *hsmartcard); + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup SMARTCARDEx_Exported_Functions_Group2 + * @{ + */ + +/* IO operation functions *****************************************************/ +void HAL_SMARTCARDEx_RxFifoFullCallback(SMARTCARD_HandleTypeDef *hsmartcard); +void HAL_SMARTCARDEx_TxFifoEmptyCallback(SMARTCARD_HandleTypeDef *hsmartcard); + +/** + * @} + */ + +/** @addtogroup SMARTCARDEx_Exported_Functions_Group3 + * @{ + */ + +/* Peripheral Control functions ***********************************************/ +HAL_StatusTypeDef HAL_SMARTCARDEx_EnableFifoMode(SMARTCARD_HandleTypeDef *hsmartcard); +HAL_StatusTypeDef HAL_SMARTCARDEx_DisableFifoMode(SMARTCARD_HandleTypeDef *hsmartcard); +HAL_StatusTypeDef HAL_SMARTCARDEx_SetTxFifoThreshold(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t Threshold); +HAL_StatusTypeDef HAL_SMARTCARDEx_SetRxFifoThreshold(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t Threshold); + +/** + * @} + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_SMARTCARD_EX_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_smbus.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_smbus.h new file mode 100644 index 0000000..42b10d1 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_smbus.h @@ -0,0 +1,791 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_smbus.h + * @author MCD Application Team + * @brief Header file of SMBUS HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_SMBUS_H +#define STM32G0xx_HAL_SMBUS_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup SMBUS + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup SMBUS_Exported_Types SMBUS Exported Types + * @{ + */ + +/** @defgroup SMBUS_Configuration_Structure_definition SMBUS Configuration Structure definition + * @brief SMBUS Configuration Structure definition + * @{ + */ +typedef struct +{ + uint32_t Timing; /*!< Specifies the SMBUS_TIMINGR_register value. + This parameter calculated by referring to SMBUS initialization section + in Reference manual */ + uint32_t AnalogFilter; /*!< Specifies if Analog Filter is enable or not. + This parameter can be a value of @ref SMBUS_Analog_Filter */ + + uint32_t OwnAddress1; /*!< Specifies the first device own address. + This parameter can be a 7-bit or 10-bit address. */ + + uint32_t AddressingMode; /*!< Specifies if 7-bit or 10-bit addressing mode for master is selected. + This parameter can be a value of @ref SMBUS_addressing_mode */ + + uint32_t DualAddressMode; /*!< Specifies if dual addressing mode is selected. + This parameter can be a value of @ref SMBUS_dual_addressing_mode */ + + uint32_t OwnAddress2; /*!< Specifies the second device own address if dual addressing mode is selected + This parameter can be a 7-bit address. */ + + uint32_t OwnAddress2Masks; /*!< Specifies the acknowledge mask address second device own address + if dual addressing mode is selected + This parameter can be a value of @ref SMBUS_own_address2_masks. */ + + uint32_t GeneralCallMode; /*!< Specifies if general call mode is selected. + This parameter can be a value of @ref SMBUS_general_call_addressing_mode. */ + + uint32_t NoStretchMode; /*!< Specifies if nostretch mode is selected. + This parameter can be a value of @ref SMBUS_nostretch_mode */ + + uint32_t PacketErrorCheckMode; /*!< Specifies if Packet Error Check mode is selected. + This parameter can be a value of @ref SMBUS_packet_error_check_mode */ + + uint32_t PeripheralMode; /*!< Specifies which mode of Periphal is selected. + This parameter can be a value of @ref SMBUS_peripheral_mode */ + + uint32_t SMBusTimeout; /*!< Specifies the content of the 32 Bits SMBUS_TIMEOUT_register value. + (Enable bits and different timeout values) + This parameter calculated by referring to SMBUS initialization section + in Reference manual */ +} SMBUS_InitTypeDef; +/** + * @} + */ + +/** @defgroup HAL_state_definition HAL state definition + * @brief HAL State definition + * @{ + */ +#define HAL_SMBUS_STATE_RESET (0x00000000U) /*!< SMBUS not yet initialized or disabled */ +#define HAL_SMBUS_STATE_READY (0x00000001U) /*!< SMBUS initialized and ready for use */ +#define HAL_SMBUS_STATE_BUSY (0x00000002U) /*!< SMBUS internal process is ongoing */ +#define HAL_SMBUS_STATE_MASTER_BUSY_TX (0x00000012U) /*!< Master Data Transmission process is ongoing */ +#define HAL_SMBUS_STATE_MASTER_BUSY_RX (0x00000022U) /*!< Master Data Reception process is ongoing */ +#define HAL_SMBUS_STATE_SLAVE_BUSY_TX (0x00000032U) /*!< Slave Data Transmission process is ongoing */ +#define HAL_SMBUS_STATE_SLAVE_BUSY_RX (0x00000042U) /*!< Slave Data Reception process is ongoing */ +#define HAL_SMBUS_STATE_TIMEOUT (0x00000003U) /*!< Timeout state */ +#define HAL_SMBUS_STATE_ERROR (0x00000004U) /*!< Reception process is ongoing */ +#define HAL_SMBUS_STATE_LISTEN (0x00000008U) /*!< Address Listen Mode is ongoing */ +/** + * @} + */ + +/** @defgroup SMBUS_Error_Code_definition SMBUS Error Code definition + * @brief SMBUS Error Code definition + * @{ + */ +#define HAL_SMBUS_ERROR_NONE (0x00000000U) /*!< No error */ +#define HAL_SMBUS_ERROR_BERR (0x00000001U) /*!< BERR error */ +#define HAL_SMBUS_ERROR_ARLO (0x00000002U) /*!< ARLO error */ +#define HAL_SMBUS_ERROR_ACKF (0x00000004U) /*!< ACKF error */ +#define HAL_SMBUS_ERROR_OVR (0x00000008U) /*!< OVR error */ +#define HAL_SMBUS_ERROR_HALTIMEOUT (0x00000010U) /*!< Timeout error */ +#define HAL_SMBUS_ERROR_BUSTIMEOUT (0x00000020U) /*!< Bus Timeout error */ +#define HAL_SMBUS_ERROR_ALERT (0x00000040U) /*!< Alert error */ +#define HAL_SMBUS_ERROR_PECERR (0x00000080U) /*!< PEC error */ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) +#define HAL_SMBUS_ERROR_INVALID_CALLBACK (0x00000100U) /*!< Invalid Callback error */ +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ +#define HAL_SMBUS_ERROR_INVALID_PARAM (0x00000200U) /*!< Invalid Parameters error */ +/** + * @} + */ + +/** @defgroup SMBUS_handle_Structure_definition SMBUS handle Structure definition + * @brief SMBUS handle Structure definition + * @{ + */ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) +typedef struct __SMBUS_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ +{ + I2C_TypeDef *Instance; /*!< SMBUS registers base address */ + + SMBUS_InitTypeDef Init; /*!< SMBUS communication parameters */ + + uint8_t *pBuffPtr; /*!< Pointer to SMBUS transfer buffer */ + + uint16_t XferSize; /*!< SMBUS transfer size */ + + __IO uint16_t XferCount; /*!< SMBUS transfer counter */ + + __IO uint32_t XferOptions; /*!< SMBUS transfer options */ + + __IO uint32_t PreviousState; /*!< SMBUS communication Previous state */ + + HAL_LockTypeDef Lock; /*!< SMBUS locking object */ + + __IO uint32_t State; /*!< SMBUS communication state */ + + __IO uint32_t ErrorCode; /*!< SMBUS Error code */ + +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) + void (* MasterTxCpltCallback)(struct __SMBUS_HandleTypeDef *hsmbus); + /*!< SMBUS Master Tx Transfer completed callback */ + void (* MasterRxCpltCallback)(struct __SMBUS_HandleTypeDef *hsmbus); + /*!< SMBUS Master Rx Transfer completed callback */ + void (* SlaveTxCpltCallback)(struct __SMBUS_HandleTypeDef *hsmbus); + /*!< SMBUS Slave Tx Transfer completed callback */ + void (* SlaveRxCpltCallback)(struct __SMBUS_HandleTypeDef *hsmbus); + /*!< SMBUS Slave Rx Transfer completed callback */ + void (* ListenCpltCallback)(struct __SMBUS_HandleTypeDef *hsmbus); + /*!< SMBUS Listen Complete callback */ + void (* ErrorCallback)(struct __SMBUS_HandleTypeDef *hsmbus); + /*!< SMBUS Error callback */ + + void (* AddrCallback)(struct __SMBUS_HandleTypeDef *hsmbus, uint8_t TransferDirection, uint16_t AddrMatchCode); + /*!< SMBUS Slave Address Match callback */ + + void (* MspInitCallback)(struct __SMBUS_HandleTypeDef *hsmbus); + /*!< SMBUS Msp Init callback */ + void (* MspDeInitCallback)(struct __SMBUS_HandleTypeDef *hsmbus); + /*!< SMBUS Msp DeInit callback */ + +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ +} SMBUS_HandleTypeDef; + +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) +/** + * @brief HAL SMBUS Callback ID enumeration definition + */ +typedef enum +{ + HAL_SMBUS_MASTER_TX_COMPLETE_CB_ID = 0x00U, /*!< SMBUS Master Tx Transfer completed callback ID */ + HAL_SMBUS_MASTER_RX_COMPLETE_CB_ID = 0x01U, /*!< SMBUS Master Rx Transfer completed callback ID */ + HAL_SMBUS_SLAVE_TX_COMPLETE_CB_ID = 0x02U, /*!< SMBUS Slave Tx Transfer completed callback ID */ + HAL_SMBUS_SLAVE_RX_COMPLETE_CB_ID = 0x03U, /*!< SMBUS Slave Rx Transfer completed callback ID */ + HAL_SMBUS_LISTEN_COMPLETE_CB_ID = 0x04U, /*!< SMBUS Listen Complete callback ID */ + HAL_SMBUS_ERROR_CB_ID = 0x05U, /*!< SMBUS Error callback ID */ + + HAL_SMBUS_MSPINIT_CB_ID = 0x06U, /*!< SMBUS Msp Init callback ID */ + HAL_SMBUS_MSPDEINIT_CB_ID = 0x07U /*!< SMBUS Msp DeInit callback ID */ + +} HAL_SMBUS_CallbackIDTypeDef; + +/** + * @brief HAL SMBUS Callback pointer definition + */ +typedef void (*pSMBUS_CallbackTypeDef)(SMBUS_HandleTypeDef *hsmbus); +/*!< pointer to an SMBUS callback function */ +typedef void (*pSMBUS_AddrCallbackTypeDef)(SMBUS_HandleTypeDef *hsmbus, uint8_t TransferDirection, + uint16_t AddrMatchCode); +/*!< pointer to an SMBUS Address Match callback function */ + +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** + * @} + */ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup SMBUS_Exported_Constants SMBUS Exported Constants + * @{ + */ + +/** @defgroup SMBUS_Analog_Filter SMBUS Analog Filter + * @{ + */ +#define SMBUS_ANALOGFILTER_ENABLE (0x00000000U) +#define SMBUS_ANALOGFILTER_DISABLE I2C_CR1_ANFOFF +/** + * @} + */ + +/** @defgroup SMBUS_addressing_mode SMBUS addressing mode + * @{ + */ +#define SMBUS_ADDRESSINGMODE_7BIT (0x00000001U) +#define SMBUS_ADDRESSINGMODE_10BIT (0x00000002U) +/** + * @} + */ + +/** @defgroup SMBUS_dual_addressing_mode SMBUS dual addressing mode + * @{ + */ + +#define SMBUS_DUALADDRESS_DISABLE (0x00000000U) +#define SMBUS_DUALADDRESS_ENABLE I2C_OAR2_OA2EN +/** + * @} + */ + +/** @defgroup SMBUS_own_address2_masks SMBUS ownaddress2 masks + * @{ + */ + +#define SMBUS_OA2_NOMASK ((uint8_t)0x00U) +#define SMBUS_OA2_MASK01 ((uint8_t)0x01U) +#define SMBUS_OA2_MASK02 ((uint8_t)0x02U) +#define SMBUS_OA2_MASK03 ((uint8_t)0x03U) +#define SMBUS_OA2_MASK04 ((uint8_t)0x04U) +#define SMBUS_OA2_MASK05 ((uint8_t)0x05U) +#define SMBUS_OA2_MASK06 ((uint8_t)0x06U) +#define SMBUS_OA2_MASK07 ((uint8_t)0x07U) +/** + * @} + */ + + +/** @defgroup SMBUS_general_call_addressing_mode SMBUS general call addressing mode + * @{ + */ +#define SMBUS_GENERALCALL_DISABLE (0x00000000U) +#define SMBUS_GENERALCALL_ENABLE I2C_CR1_GCEN +/** + * @} + */ + +/** @defgroup SMBUS_nostretch_mode SMBUS nostretch mode + * @{ + */ +#define SMBUS_NOSTRETCH_DISABLE (0x00000000U) +#define SMBUS_NOSTRETCH_ENABLE I2C_CR1_NOSTRETCH +/** + * @} + */ + +/** @defgroup SMBUS_packet_error_check_mode SMBUS packet error check mode + * @{ + */ +#define SMBUS_PEC_DISABLE (0x00000000U) +#define SMBUS_PEC_ENABLE I2C_CR1_PECEN +/** + * @} + */ + +/** @defgroup SMBUS_peripheral_mode SMBUS peripheral mode + * @{ + */ +#define SMBUS_PERIPHERAL_MODE_SMBUS_HOST I2C_CR1_SMBHEN +#define SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE (0x00000000U) +#define SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP I2C_CR1_SMBDEN +/** + * @} + */ + +/** @defgroup SMBUS_ReloadEndMode_definition SMBUS ReloadEndMode definition + * @{ + */ + +#define SMBUS_SOFTEND_MODE (0x00000000U) +#define SMBUS_RELOAD_MODE I2C_CR2_RELOAD +#define SMBUS_AUTOEND_MODE I2C_CR2_AUTOEND +#define SMBUS_SENDPEC_MODE I2C_CR2_PECBYTE +/** + * @} + */ + +/** @defgroup SMBUS_StartStopMode_definition SMBUS StartStopMode definition + * @{ + */ + +#define SMBUS_NO_STARTSTOP (0x00000000U) +#define SMBUS_GENERATE_STOP (uint32_t)(0x80000000U | I2C_CR2_STOP) +#define SMBUS_GENERATE_START_READ (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN) +#define SMBUS_GENERATE_START_WRITE (uint32_t)(0x80000000U | I2C_CR2_START) +/** + * @} + */ + +/** @defgroup SMBUS_XferOptions_definition SMBUS XferOptions definition + * @{ + */ + +/* List of XferOptions in usage of : + * 1- Restart condition when direction change + * 2- No Restart condition in other use cases + */ +#define SMBUS_FIRST_FRAME SMBUS_SOFTEND_MODE +#define SMBUS_NEXT_FRAME ((uint32_t)(SMBUS_RELOAD_MODE | SMBUS_SOFTEND_MODE)) +#define SMBUS_FIRST_AND_LAST_FRAME_NO_PEC SMBUS_AUTOEND_MODE +#define SMBUS_LAST_FRAME_NO_PEC SMBUS_AUTOEND_MODE +#define SMBUS_FIRST_FRAME_WITH_PEC ((uint32_t)(SMBUS_SOFTEND_MODE | SMBUS_SENDPEC_MODE)) +#define SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC ((uint32_t)(SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE)) +#define SMBUS_LAST_FRAME_WITH_PEC ((uint32_t)(SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE)) + +/* List of XferOptions in usage of : + * 1- Restart condition in all use cases (direction change or not) + */ +#define SMBUS_OTHER_FRAME_NO_PEC (0x000000AAU) +#define SMBUS_OTHER_FRAME_WITH_PEC (0x0000AA00U) +#define SMBUS_OTHER_AND_LAST_FRAME_NO_PEC (0x00AA0000U) +#define SMBUS_OTHER_AND_LAST_FRAME_WITH_PEC (0xAA000000U) +/** + * @} + */ + +/** @defgroup SMBUS_Interrupt_configuration_definition SMBUS Interrupt configuration definition + * @brief SMBUS Interrupt definition + * Elements values convention: 0xXXXXXXXX + * - XXXXXXXX : Interrupt control mask + * @{ + */ +#define SMBUS_IT_ERRI I2C_CR1_ERRIE +#define SMBUS_IT_TCI I2C_CR1_TCIE +#define SMBUS_IT_STOPI I2C_CR1_STOPIE +#define SMBUS_IT_NACKI I2C_CR1_NACKIE +#define SMBUS_IT_ADDRI I2C_CR1_ADDRIE +#define SMBUS_IT_RXI I2C_CR1_RXIE +#define SMBUS_IT_TXI I2C_CR1_TXIE +#define SMBUS_IT_TX (SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | \ + SMBUS_IT_NACKI | SMBUS_IT_TXI) +#define SMBUS_IT_RX (SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_NACKI | \ + SMBUS_IT_RXI) +#define SMBUS_IT_ALERT (SMBUS_IT_ERRI) +#define SMBUS_IT_ADDR (SMBUS_IT_ADDRI | SMBUS_IT_STOPI | SMBUS_IT_NACKI) +/** + * @} + */ + +/** @defgroup SMBUS_Flag_definition SMBUS Flag definition + * @brief Flag definition + * Elements values convention: 0xXXXXYYYY + * - XXXXXXXX : Flag mask + * @{ + */ + +#define SMBUS_FLAG_TXE I2C_ISR_TXE +#define SMBUS_FLAG_TXIS I2C_ISR_TXIS +#define SMBUS_FLAG_RXNE I2C_ISR_RXNE +#define SMBUS_FLAG_ADDR I2C_ISR_ADDR +#define SMBUS_FLAG_AF I2C_ISR_NACKF +#define SMBUS_FLAG_STOPF I2C_ISR_STOPF +#define SMBUS_FLAG_TC I2C_ISR_TC +#define SMBUS_FLAG_TCR I2C_ISR_TCR +#define SMBUS_FLAG_BERR I2C_ISR_BERR +#define SMBUS_FLAG_ARLO I2C_ISR_ARLO +#define SMBUS_FLAG_OVR I2C_ISR_OVR +#define SMBUS_FLAG_PECERR I2C_ISR_PECERR +#define SMBUS_FLAG_TIMEOUT I2C_ISR_TIMEOUT +#define SMBUS_FLAG_ALERT I2C_ISR_ALERT +#define SMBUS_FLAG_BUSY I2C_ISR_BUSY +#define SMBUS_FLAG_DIR I2C_ISR_DIR +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros ------------------------------------------------------------*/ +/** @defgroup SMBUS_Exported_Macros SMBUS Exported Macros + * @{ + */ + +/** @brief Reset SMBUS handle state. + * @param __HANDLE__ specifies the SMBUS Handle. + * @retval None + */ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) +#define __HAL_SMBUS_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_SMBUS_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_SMBUS_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SMBUS_STATE_RESET) +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ + +/** @brief Enable the specified SMBUS interrupts. + * @param __HANDLE__ specifies the SMBUS Handle. + * @param __INTERRUPT__ specifies the interrupt source to enable. + * This parameter can be one of the following values: + * @arg @ref SMBUS_IT_ERRI Errors interrupt enable + * @arg @ref SMBUS_IT_TCI Transfer complete interrupt enable + * @arg @ref SMBUS_IT_STOPI STOP detection interrupt enable + * @arg @ref SMBUS_IT_NACKI NACK received interrupt enable + * @arg @ref SMBUS_IT_ADDRI Address match interrupt enable + * @arg @ref SMBUS_IT_RXI RX interrupt enable + * @arg @ref SMBUS_IT_TXI TX interrupt enable + * + * @retval None + */ +#define __HAL_SMBUS_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 |= (__INTERRUPT__)) + +/** @brief Disable the specified SMBUS interrupts. + * @param __HANDLE__ specifies the SMBUS Handle. + * @param __INTERRUPT__ specifies the interrupt source to disable. + * This parameter can be one of the following values: + * @arg @ref SMBUS_IT_ERRI Errors interrupt enable + * @arg @ref SMBUS_IT_TCI Transfer complete interrupt enable + * @arg @ref SMBUS_IT_STOPI STOP detection interrupt enable + * @arg @ref SMBUS_IT_NACKI NACK received interrupt enable + * @arg @ref SMBUS_IT_ADDRI Address match interrupt enable + * @arg @ref SMBUS_IT_RXI RX interrupt enable + * @arg @ref SMBUS_IT_TXI TX interrupt enable + * + * @retval None + */ +#define __HAL_SMBUS_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 &= (~(__INTERRUPT__))) + +/** @brief Check whether the specified SMBUS interrupt source is enabled or not. + * @param __HANDLE__ specifies the SMBUS Handle. + * @param __INTERRUPT__ specifies the SMBUS interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref SMBUS_IT_ERRI Errors interrupt enable + * @arg @ref SMBUS_IT_TCI Transfer complete interrupt enable + * @arg @ref SMBUS_IT_STOPI STOP detection interrupt enable + * @arg @ref SMBUS_IT_NACKI NACK received interrupt enable + * @arg @ref SMBUS_IT_ADDRI Address match interrupt enable + * @arg @ref SMBUS_IT_RXI RX interrupt enable + * @arg @ref SMBUS_IT_TXI TX interrupt enable + * + * @retval The new state of __IT__ (SET or RESET). + */ +#define __HAL_SMBUS_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) \ + ((((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Check whether the specified SMBUS flag is set or not. + * @param __HANDLE__ specifies the SMBUS Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref SMBUS_FLAG_TXE Transmit data register empty + * @arg @ref SMBUS_FLAG_TXIS Transmit interrupt status + * @arg @ref SMBUS_FLAG_RXNE Receive data register not empty + * @arg @ref SMBUS_FLAG_ADDR Address matched (slave mode) + * @arg @ref SMBUS_FLAG_AF NACK received flag + * @arg @ref SMBUS_FLAG_STOPF STOP detection flag + * @arg @ref SMBUS_FLAG_TC Transfer complete (master mode) + * @arg @ref SMBUS_FLAG_TCR Transfer complete reload + * @arg @ref SMBUS_FLAG_BERR Bus error + * @arg @ref SMBUS_FLAG_ARLO Arbitration lost + * @arg @ref SMBUS_FLAG_OVR Overrun/Underrun + * @arg @ref SMBUS_FLAG_PECERR PEC error in reception + * @arg @ref SMBUS_FLAG_TIMEOUT Timeout or Tlow detection flag + * @arg @ref SMBUS_FLAG_ALERT SMBus alert + * @arg @ref SMBUS_FLAG_BUSY Bus busy + * @arg @ref SMBUS_FLAG_DIR Transfer direction (slave mode) + * + * @retval The new state of __FLAG__ (SET or RESET). + */ +#define SMBUS_FLAG_MASK (0x0001FFFFU) +#define __HAL_SMBUS_GET_FLAG(__HANDLE__, __FLAG__) \ + (((((__HANDLE__)->Instance->ISR) & ((__FLAG__) & SMBUS_FLAG_MASK)) == \ + ((__FLAG__) & SMBUS_FLAG_MASK)) ? SET : RESET) + +/** @brief Clear the SMBUS pending flags which are cleared by writing 1 in a specific bit. + * @param __HANDLE__ specifies the SMBUS Handle. + * @param __FLAG__ specifies the flag to clear. + * This parameter can be any combination of the following values: + * @arg @ref SMBUS_FLAG_TXE Transmit data register empty + * @arg @ref SMBUS_FLAG_ADDR Address matched (slave mode) + * @arg @ref SMBUS_FLAG_AF NACK received flag + * @arg @ref SMBUS_FLAG_STOPF STOP detection flag + * @arg @ref SMBUS_FLAG_BERR Bus error + * @arg @ref SMBUS_FLAG_ARLO Arbitration lost + * @arg @ref SMBUS_FLAG_OVR Overrun/Underrun + * @arg @ref SMBUS_FLAG_PECERR PEC error in reception + * @arg @ref SMBUS_FLAG_TIMEOUT Timeout or Tlow detection flag + * @arg @ref SMBUS_FLAG_ALERT SMBus alert + * + * @retval None + */ +#define __HAL_SMBUS_CLEAR_FLAG(__HANDLE__, __FLAG__) (((__FLAG__) == SMBUS_FLAG_TXE) ? \ + ((__HANDLE__)->Instance->ISR |= (__FLAG__)) : \ + ((__HANDLE__)->Instance->ICR = (__FLAG__))) + +/** @brief Enable the specified SMBUS peripheral. + * @param __HANDLE__ specifies the SMBUS Handle. + * @retval None + */ +#define __HAL_SMBUS_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)) + +/** @brief Disable the specified SMBUS peripheral. + * @param __HANDLE__ specifies the SMBUS Handle. + * @retval None + */ +#define __HAL_SMBUS_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)) + +/** @brief Generate a Non-Acknowledge SMBUS peripheral in Slave mode. + * @param __HANDLE__ specifies the SMBUS Handle. + * @retval None + */ +#define __HAL_SMBUS_GENERATE_NACK(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR2, I2C_CR2_NACK)) + +/** + * @} + */ + + +/* Private constants ---------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup SMBUS_Private_Macro SMBUS Private Macros + * @{ + */ + +#define IS_SMBUS_ANALOG_FILTER(FILTER) (((FILTER) == SMBUS_ANALOGFILTER_ENABLE) || \ + ((FILTER) == SMBUS_ANALOGFILTER_DISABLE)) + +#define IS_SMBUS_DIGITAL_FILTER(FILTER) ((FILTER) <= 0x0000000FU) + +#define IS_SMBUS_ADDRESSING_MODE(MODE) (((MODE) == SMBUS_ADDRESSINGMODE_7BIT) || \ + ((MODE) == SMBUS_ADDRESSINGMODE_10BIT)) + +#define IS_SMBUS_DUAL_ADDRESS(ADDRESS) (((ADDRESS) == SMBUS_DUALADDRESS_DISABLE) || \ + ((ADDRESS) == SMBUS_DUALADDRESS_ENABLE)) + +#define IS_SMBUS_OWN_ADDRESS2_MASK(MASK) (((MASK) == SMBUS_OA2_NOMASK) || \ + ((MASK) == SMBUS_OA2_MASK01) || \ + ((MASK) == SMBUS_OA2_MASK02) || \ + ((MASK) == SMBUS_OA2_MASK03) || \ + ((MASK) == SMBUS_OA2_MASK04) || \ + ((MASK) == SMBUS_OA2_MASK05) || \ + ((MASK) == SMBUS_OA2_MASK06) || \ + ((MASK) == SMBUS_OA2_MASK07)) + +#define IS_SMBUS_GENERAL_CALL(CALL) (((CALL) == SMBUS_GENERALCALL_DISABLE) || \ + ((CALL) == SMBUS_GENERALCALL_ENABLE)) + +#define IS_SMBUS_NO_STRETCH(STRETCH) (((STRETCH) == SMBUS_NOSTRETCH_DISABLE) || \ + ((STRETCH) == SMBUS_NOSTRETCH_ENABLE)) + +#define IS_SMBUS_PEC(PEC) (((PEC) == SMBUS_PEC_DISABLE) || \ + ((PEC) == SMBUS_PEC_ENABLE)) + +#define IS_SMBUS_PERIPHERAL_MODE(MODE) (((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_HOST) || \ + ((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \ + ((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP)) + +#define IS_SMBUS_TRANSFER_MODE(MODE) (((MODE) == SMBUS_RELOAD_MODE) || \ + ((MODE) == SMBUS_AUTOEND_MODE) || \ + ((MODE) == SMBUS_SOFTEND_MODE) || \ + ((MODE) == SMBUS_SENDPEC_MODE) || \ + ((MODE) == (SMBUS_RELOAD_MODE | SMBUS_SENDPEC_MODE)) || \ + ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE)) || \ + ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_RELOAD_MODE)) || \ + ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE | \ + SMBUS_RELOAD_MODE ))) + + +#define IS_SMBUS_TRANSFER_REQUEST(REQUEST) (((REQUEST) == SMBUS_GENERATE_STOP) || \ + ((REQUEST) == SMBUS_GENERATE_START_READ) || \ + ((REQUEST) == SMBUS_GENERATE_START_WRITE) || \ + ((REQUEST) == SMBUS_NO_STARTSTOP)) + + +#define IS_SMBUS_TRANSFER_OPTIONS_REQUEST(REQUEST) (IS_SMBUS_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST) || \ + ((REQUEST) == SMBUS_FIRST_FRAME) || \ + ((REQUEST) == SMBUS_NEXT_FRAME) || \ + ((REQUEST) == SMBUS_FIRST_AND_LAST_FRAME_NO_PEC) || \ + ((REQUEST) == SMBUS_LAST_FRAME_NO_PEC) || \ + ((REQUEST) == SMBUS_FIRST_FRAME_WITH_PEC) || \ + ((REQUEST) == SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC) || \ + ((REQUEST) == SMBUS_LAST_FRAME_WITH_PEC)) + +#define IS_SMBUS_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == SMBUS_OTHER_FRAME_NO_PEC) || \ + ((REQUEST) == SMBUS_OTHER_AND_LAST_FRAME_NO_PEC) || \ + ((REQUEST) == SMBUS_OTHER_FRAME_WITH_PEC) || \ + ((REQUEST) == SMBUS_OTHER_AND_LAST_FRAME_WITH_PEC)) + +#define SMBUS_RESET_CR1(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= \ + (uint32_t)~((uint32_t)(I2C_CR1_SMBHEN | I2C_CR1_SMBDEN | \ + I2C_CR1_PECEN))) +#define SMBUS_RESET_CR2(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= \ + (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_HEAD10R | \ + I2C_CR2_NBYTES | I2C_CR2_RELOAD | \ + I2C_CR2_RD_WRN))) + +#define SMBUS_GENERATE_START(__ADDMODE__,__ADDRESS__) (((__ADDMODE__) == SMBUS_ADDRESSINGMODE_7BIT) ? \ + (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | \ + (I2C_CR2_START) | (I2C_CR2_AUTOEND)) & \ + (~I2C_CR2_RD_WRN)) : \ + (uint32_t)((((uint32_t)(__ADDRESS__) & \ + (I2C_CR2_SADD)) | (I2C_CR2_ADD10) | \ + (I2C_CR2_START)) & (~I2C_CR2_RD_WRN))) + +#define SMBUS_GET_ADDR_MATCH(__HANDLE__) (((__HANDLE__)->Instance->ISR & I2C_ISR_ADDCODE) >> 17U) +#define SMBUS_GET_DIR(__HANDLE__) (((__HANDLE__)->Instance->ISR & I2C_ISR_DIR) >> 16U) +#define SMBUS_GET_STOP_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_AUTOEND) +#define SMBUS_GET_PEC_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_PECBYTE) +#define SMBUS_GET_ALERT_ENABLED(__HANDLE__) ((__HANDLE__)->Instance->CR1 & I2C_CR1_ALERTEN) + +#define SMBUS_CHECK_FLAG(__ISR__, __FLAG__) ((((__ISR__) & ((__FLAG__) & SMBUS_FLAG_MASK)) == \ + ((__FLAG__) & SMBUS_FLAG_MASK)) ? SET : RESET) +#define SMBUS_CHECK_IT_SOURCE(__CR1__, __IT__) ((((__CR1__) & (__IT__)) == (__IT__)) ? SET : RESET) + +#define IS_SMBUS_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x000003FFU) +#define IS_SMBUS_OWN_ADDRESS2(ADDRESS2) ((ADDRESS2) <= (uint16_t)0x00FFU) + +/** + * @} + */ + +/* Include SMBUS HAL Extended module */ +#include "stm32g0xx_hal_smbus_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup SMBUS_Exported_Functions SMBUS Exported Functions + * @{ + */ + +/** @addtogroup SMBUS_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus); +HAL_StatusTypeDef HAL_SMBUS_DeInit(SMBUS_HandleTypeDef *hsmbus); +void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef *hsmbus); +void HAL_SMBUS_MspDeInit(SMBUS_HandleTypeDef *hsmbus); +HAL_StatusTypeDef HAL_SMBUS_ConfigAnalogFilter(SMBUS_HandleTypeDef *hsmbus, uint32_t AnalogFilter); +HAL_StatusTypeDef HAL_SMBUS_ConfigDigitalFilter(SMBUS_HandleTypeDef *hsmbus, uint32_t DigitalFilter); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_SMBUS_RegisterCallback(SMBUS_HandleTypeDef *hsmbus, + HAL_SMBUS_CallbackIDTypeDef CallbackID, + pSMBUS_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_SMBUS_UnRegisterCallback(SMBUS_HandleTypeDef *hsmbus, + HAL_SMBUS_CallbackIDTypeDef CallbackID); + +HAL_StatusTypeDef HAL_SMBUS_RegisterAddrCallback(SMBUS_HandleTypeDef *hsmbus, + pSMBUS_AddrCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_SMBUS_UnRegisterAddrCallback(SMBUS_HandleTypeDef *hsmbus); +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @addtogroup SMBUS_Exported_Functions_Group2 Input and Output operation functions + * @{ + */ + +/* IO operation functions *****************************************************/ +/** @addtogroup Blocking_mode_Polling Blocking mode Polling + * @{ + */ +/******* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_SMBUS_IsDeviceReady(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint32_t Trials, + uint32_t Timeout); +/** + * @} + */ + +/** @addtogroup Non-Blocking_mode_Interrupt Non-Blocking mode Interrupt + * @{ + */ +/******* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_SMBUS_Master_Transmit_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, + uint8_t *pData, uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_SMBUS_Master_Receive_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, + uint8_t *pData, uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_SMBUS_Master_Abort_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress); +HAL_StatusTypeDef HAL_SMBUS_Slave_Transmit_IT(SMBUS_HandleTypeDef *hsmbus, uint8_t *pData, uint16_t Size, + uint32_t XferOptions); +HAL_StatusTypeDef HAL_SMBUS_Slave_Receive_IT(SMBUS_HandleTypeDef *hsmbus, uint8_t *pData, uint16_t Size, + uint32_t XferOptions); + +HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus); +HAL_StatusTypeDef HAL_SMBUS_DisableAlert_IT(SMBUS_HandleTypeDef *hsmbus); +HAL_StatusTypeDef HAL_SMBUS_EnableListen_IT(SMBUS_HandleTypeDef *hsmbus); +HAL_StatusTypeDef HAL_SMBUS_DisableListen_IT(SMBUS_HandleTypeDef *hsmbus); +/** + * @} + */ + +/** @addtogroup SMBUS_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks + * @{ + */ +/******* SMBUS IRQHandler and Callbacks used in non blocking modes (Interrupt) */ +void HAL_SMBUS_EV_IRQHandler(SMBUS_HandleTypeDef *hsmbus); +void HAL_SMBUS_ER_IRQHandler(SMBUS_HandleTypeDef *hsmbus); +void HAL_SMBUS_MasterTxCpltCallback(SMBUS_HandleTypeDef *hsmbus); +void HAL_SMBUS_MasterRxCpltCallback(SMBUS_HandleTypeDef *hsmbus); +void HAL_SMBUS_SlaveTxCpltCallback(SMBUS_HandleTypeDef *hsmbus); +void HAL_SMBUS_SlaveRxCpltCallback(SMBUS_HandleTypeDef *hsmbus); +void HAL_SMBUS_AddrCallback(SMBUS_HandleTypeDef *hsmbus, uint8_t TransferDirection, uint16_t AddrMatchCode); +void HAL_SMBUS_ListenCpltCallback(SMBUS_HandleTypeDef *hsmbus); +void HAL_SMBUS_ErrorCallback(SMBUS_HandleTypeDef *hsmbus); + +/** + * @} + */ + +/** @addtogroup SMBUS_Exported_Functions_Group3 Peripheral State and Errors functions + * @{ + */ + +/* Peripheral State and Errors functions **************************************************/ +uint32_t HAL_SMBUS_GetState(SMBUS_HandleTypeDef *hsmbus); +uint32_t HAL_SMBUS_GetError(SMBUS_HandleTypeDef *hsmbus); + +/** + * @} + */ + +/** + * @} + */ + +/* Private Functions ---------------------------------------------------------*/ +/** @defgroup SMBUS_Private_Functions SMBUS Private Functions + * @{ + */ +/* Private functions are defined in stm32g0xx_hal_smbus.c file */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32G0xx_HAL_SMBUS_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_smbus_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_smbus_ex.h new file mode 100644 index 0000000..03a3319 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_smbus_ex.h @@ -0,0 +1,154 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_smbus_ex.h + * @author MCD Application Team + * @brief Header file of SMBUS HAL Extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_SMBUS_EX_H +#define STM32G0xx_HAL_SMBUS_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup SMBUSEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup SMBUSEx_Exported_Constants SMBUS Extended Exported Constants + * @{ + */ + +/** @defgroup SMBUSEx_FastModePlus SMBUS Extended Fast Mode Plus + * @{ + */ +#define SMBUS_FMP_NOT_SUPPORTED 0xAAAA0000U /*!< Fast Mode Plus not supported */ +#define SMBUS_FASTMODEPLUS_PA9 SYSCFG_CFGR1_I2C_PA9_FMP /*!< Enable Fast Mode Plus on PA9 */ +#define SMBUS_FASTMODEPLUS_PA10 SYSCFG_CFGR1_I2C_PA10_FMP /*!< Enable Fast Mode Plus on PA10 */ +#define SMBUS_FASTMODEPLUS_PB6 SYSCFG_CFGR1_I2C_PB6_FMP /*!< Enable Fast Mode Plus on PB6 */ +#define SMBUS_FASTMODEPLUS_PB7 SYSCFG_CFGR1_I2C_PB7_FMP /*!< Enable Fast Mode Plus on PB7 */ +#define SMBUS_FASTMODEPLUS_PB8 SYSCFG_CFGR1_I2C_PB8_FMP /*!< Enable Fast Mode Plus on PB8 */ +#define SMBUS_FASTMODEPLUS_PB9 SYSCFG_CFGR1_I2C_PB9_FMP /*!< Enable Fast Mode Plus on PB9 */ +#define SMBUS_FASTMODEPLUS_I2C1 SYSCFG_CFGR1_I2C1_FMP /*!< Enable Fast Mode Plus on I2C1 pins */ +#define SMBUS_FASTMODEPLUS_I2C2 SYSCFG_CFGR1_I2C2_FMP /*!< Enable Fast Mode Plus on I2C2 pins */ +#if defined(SYSCFG_CFGR1_I2C3_FMP) +#define SMBUS_FASTMODEPLUS_I2C3 SYSCFG_CFGR1_I2C3_FMP /*!< Enable Fast Mode Plus on I2C3 pins */ +#else +#define SMBUS_FASTMODEPLUS_I2C3 (uint32_t)(0x00000400U | SMBUS_FMP_NOT_SUPPORTED) /*!< Fast Mode Plus I2C3 not supported */ +#endif /* SYSCFG_CFGR1_I2C3_FMP */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup SMBUSEx_Exported_Macros SMBUS Extended Exported Macros + * @{ + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup SMBUSEx_Exported_Functions SMBUS Extended Exported Functions + * @{ + */ + +/** @addtogroup SMBUSEx_Exported_Functions_Group2 WakeUp Mode Functions + * @{ + */ +/* Peripheral Control functions ************************************************/ +HAL_StatusTypeDef HAL_SMBUSEx_EnableWakeUp(SMBUS_HandleTypeDef *hsmbus); +HAL_StatusTypeDef HAL_SMBUSEx_DisableWakeUp(SMBUS_HandleTypeDef *hsmbus); +/** + * @} + */ + +/** @addtogroup SMBUSEx_Exported_Functions_Group3 Fast Mode Plus Functions + * @{ + */ +void HAL_SMBUSEx_EnableFastModePlus(uint32_t ConfigFastModePlus); +void HAL_SMBUSEx_DisableFastModePlus(uint32_t ConfigFastModePlus); +/** + * @} + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup SMBUSEx_Private_Constants SMBUS Extended Private Constants + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup SMBUSEx_Private_Macro SMBUS Extended Private Macros + * @{ + */ +#define IS_SMBUS_FASTMODEPLUS(__CONFIG__) ((((__CONFIG__) & SMBUS_FMP_NOT_SUPPORTED) != SMBUS_FMP_NOT_SUPPORTED) && \ + ((((__CONFIG__) & (SMBUS_FASTMODEPLUS_PA9)) == SMBUS_FASTMODEPLUS_PA9) || \ + (((__CONFIG__) & (SMBUS_FASTMODEPLUS_PA10)) == SMBUS_FASTMODEPLUS_PA10) || \ + (((__CONFIG__) & (SMBUS_FASTMODEPLUS_PB6)) == SMBUS_FASTMODEPLUS_PB6) || \ + (((__CONFIG__) & (SMBUS_FASTMODEPLUS_PB7)) == SMBUS_FASTMODEPLUS_PB7) || \ + (((__CONFIG__) & (SMBUS_FASTMODEPLUS_PB8)) == SMBUS_FASTMODEPLUS_PB8) || \ + (((__CONFIG__) & (SMBUS_FASTMODEPLUS_PB9)) == SMBUS_FASTMODEPLUS_PB9) || \ + (((__CONFIG__) & (SMBUS_FASTMODEPLUS_I2C1)) == SMBUS_FASTMODEPLUS_I2C1) || \ + (((__CONFIG__) & (SMBUS_FASTMODEPLUS_I2C2)) == SMBUS_FASTMODEPLUS_I2C2) || \ + (((__CONFIG__) & (SMBUS_FASTMODEPLUS_I2C3)) == SMBUS_FASTMODEPLUS_I2C3))) +/** + * @} + */ + +/* Private Functions ---------------------------------------------------------*/ +/** @defgroup SMBUSEx_Private_Functions SMBUS Extended Private Functions + * @{ + */ +/* Private functions are defined in stm32g0xx_hal_smbus_ex.c file */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_SMBUS_EX_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_spi.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_spi.h new file mode 100644 index 0000000..4416e93 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_spi.h @@ -0,0 +1,851 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_spi.h + * @author MCD Application Team + * @brief Header file of SPI HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_SPI_H +#define STM32G0xx_HAL_SPI_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup SPI + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup SPI_Exported_Types SPI Exported Types + * @{ + */ + +/** + * @brief SPI Configuration Structure definition + */ +typedef struct +{ + uint32_t Mode; /*!< Specifies the SPI operating mode. + This parameter can be a value of @ref SPI_Mode */ + + uint32_t Direction; /*!< Specifies the SPI bidirectional mode state. + This parameter can be a value of @ref SPI_Direction */ + + uint32_t DataSize; /*!< Specifies the SPI data size. + This parameter can be a value of @ref SPI_Data_Size */ + + uint32_t CLKPolarity; /*!< Specifies the serial clock steady state. + This parameter can be a value of @ref SPI_Clock_Polarity */ + + uint32_t CLKPhase; /*!< Specifies the clock active edge for the bit capture. + This parameter can be a value of @ref SPI_Clock_Phase */ + + uint32_t NSS; /*!< Specifies whether the NSS signal is managed by + hardware (NSS pin) or by software using the SSI bit. + This parameter can be a value of @ref SPI_Slave_Select_management */ + + uint32_t BaudRatePrescaler; /*!< Specifies the Baud Rate prescaler value which will be + used to configure the transmit and receive SCK clock. + This parameter can be a value of @ref SPI_BaudRate_Prescaler + @note The communication clock is derived from the master + clock. The slave clock does not need to be set. */ + + uint32_t FirstBit; /*!< Specifies whether data transfers start from MSB or LSB bit. + This parameter can be a value of @ref SPI_MSB_LSB_transmission */ + + uint32_t TIMode; /*!< Specifies if the TI mode is enabled or not. + This parameter can be a value of @ref SPI_TI_mode */ + + uint32_t CRCCalculation; /*!< Specifies if the CRC calculation is enabled or not. + This parameter can be a value of @ref SPI_CRC_Calculation */ + + uint32_t CRCPolynomial; /*!< Specifies the polynomial used for the CRC calculation. + This parameter must be an odd number between Min_Data = 1 and Max_Data = 65535 */ + + uint32_t CRCLength; /*!< Specifies the CRC Length used for the CRC calculation. + CRC Length is only used with Data8 and Data16, not other data size + This parameter can be a value of @ref SPI_CRC_length */ + + uint32_t NSSPMode; /*!< Specifies whether the NSSP signal is enabled or not . + This parameter can be a value of @ref SPI_NSSP_Mode + This mode is activated by the NSSP bit in the SPIx_CR2 register and + it takes effect only if the SPI interface is configured as Motorola SPI + master (FRF=0) with capture on the first edge (SPIx_CR1 CPHA = 0, + CPOL setting is ignored).. */ +} SPI_InitTypeDef; + +/** + * @brief HAL SPI State structure definition + */ +typedef enum +{ + HAL_SPI_STATE_RESET = 0x00U, /*!< Peripheral not Initialized */ + HAL_SPI_STATE_READY = 0x01U, /*!< Peripheral Initialized and ready for use */ + HAL_SPI_STATE_BUSY = 0x02U, /*!< an internal process is ongoing */ + HAL_SPI_STATE_BUSY_TX = 0x03U, /*!< Data Transmission process is ongoing */ + HAL_SPI_STATE_BUSY_RX = 0x04U, /*!< Data Reception process is ongoing */ + HAL_SPI_STATE_BUSY_TX_RX = 0x05U, /*!< Data Transmission and Reception process is ongoing */ + HAL_SPI_STATE_ERROR = 0x06U, /*!< SPI error state */ + HAL_SPI_STATE_ABORT = 0x07U /*!< SPI abort is ongoing */ +} HAL_SPI_StateTypeDef; + +/** + * @brief SPI handle Structure definition + */ +typedef struct __SPI_HandleTypeDef +{ + SPI_TypeDef *Instance; /*!< SPI registers base address */ + + SPI_InitTypeDef Init; /*!< SPI communication parameters */ + + uint8_t *pTxBuffPtr; /*!< Pointer to SPI Tx transfer Buffer */ + + uint16_t TxXferSize; /*!< SPI Tx Transfer size */ + + __IO uint16_t TxXferCount; /*!< SPI Tx Transfer Counter */ + + uint8_t *pRxBuffPtr; /*!< Pointer to SPI Rx transfer Buffer */ + + uint16_t RxXferSize; /*!< SPI Rx Transfer size */ + + __IO uint16_t RxXferCount; /*!< SPI Rx Transfer Counter */ + + uint32_t CRCSize; /*!< SPI CRC size used for the transfer */ + + void (*RxISR)(struct __SPI_HandleTypeDef *hspi); /*!< function pointer on Rx ISR */ + + void (*TxISR)(struct __SPI_HandleTypeDef *hspi); /*!< function pointer on Tx ISR */ + + DMA_HandleTypeDef *hdmatx; /*!< SPI Tx DMA Handle parameters */ + + DMA_HandleTypeDef *hdmarx; /*!< SPI Rx DMA Handle parameters */ + + HAL_LockTypeDef Lock; /*!< Locking object */ + + __IO HAL_SPI_StateTypeDef State; /*!< SPI communication state */ + + __IO uint32_t ErrorCode; /*!< SPI Error code */ + +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + void (* TxCpltCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI Tx Completed callback */ + void (* RxCpltCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI Rx Completed callback */ + void (* TxRxCpltCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI TxRx Completed callback */ + void (* TxHalfCpltCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI Tx Half Completed callback */ + void (* RxHalfCpltCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI Rx Half Completed callback */ + void (* TxRxHalfCpltCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI TxRx Half Completed callback */ + void (* ErrorCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI Error callback */ + void (* AbortCpltCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI Abort callback */ + void (* MspInitCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI Msp Init callback */ + void (* MspDeInitCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI Msp DeInit callback */ + +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +} SPI_HandleTypeDef; + +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) +/** + * @brief HAL SPI Callback ID enumeration definition + */ +typedef enum +{ + HAL_SPI_TX_COMPLETE_CB_ID = 0x00U, /*!< SPI Tx Completed callback ID */ + HAL_SPI_RX_COMPLETE_CB_ID = 0x01U, /*!< SPI Rx Completed callback ID */ + HAL_SPI_TX_RX_COMPLETE_CB_ID = 0x02U, /*!< SPI TxRx Completed callback ID */ + HAL_SPI_TX_HALF_COMPLETE_CB_ID = 0x03U, /*!< SPI Tx Half Completed callback ID */ + HAL_SPI_RX_HALF_COMPLETE_CB_ID = 0x04U, /*!< SPI Rx Half Completed callback ID */ + HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID = 0x05U, /*!< SPI TxRx Half Completed callback ID */ + HAL_SPI_ERROR_CB_ID = 0x06U, /*!< SPI Error callback ID */ + HAL_SPI_ABORT_CB_ID = 0x07U, /*!< SPI Abort callback ID */ + HAL_SPI_MSPINIT_CB_ID = 0x08U, /*!< SPI Msp Init callback ID */ + HAL_SPI_MSPDEINIT_CB_ID = 0x09U /*!< SPI Msp DeInit callback ID */ + +} HAL_SPI_CallbackIDTypeDef; + +/** + * @brief HAL SPI Callback pointer definition + */ +typedef void (*pSPI_CallbackTypeDef)(SPI_HandleTypeDef *hspi); /*!< pointer to an SPI callback function */ + +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup SPI_Exported_Constants SPI Exported Constants + * @{ + */ + +/** @defgroup SPI_Error_Code SPI Error Code + * @{ + */ +#define HAL_SPI_ERROR_NONE (0x00000000U) /*!< No error */ +#define HAL_SPI_ERROR_MODF (0x00000001U) /*!< MODF error */ +#define HAL_SPI_ERROR_CRC (0x00000002U) /*!< CRC error */ +#define HAL_SPI_ERROR_OVR (0x00000004U) /*!< OVR error */ +#define HAL_SPI_ERROR_FRE (0x00000008U) /*!< FRE error */ +#define HAL_SPI_ERROR_DMA (0x00000010U) /*!< DMA transfer error */ +#define HAL_SPI_ERROR_FLAG (0x00000020U) /*!< Error on RXNE/TXE/BSY/FTLVL/FRLVL Flag */ +#define HAL_SPI_ERROR_ABORT (0x00000040U) /*!< Error during SPI Abort procedure */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) +#define HAL_SPI_ERROR_INVALID_CALLBACK (0x00000080U) /*!< Invalid Callback error */ +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup SPI_Mode SPI Mode + * @{ + */ +#define SPI_MODE_SLAVE (0x00000000U) +#define SPI_MODE_MASTER (SPI_CR1_MSTR | SPI_CR1_SSI) +/** + * @} + */ + +/** @defgroup SPI_Direction SPI Direction Mode + * @{ + */ +#define SPI_DIRECTION_2LINES (0x00000000U) +#define SPI_DIRECTION_2LINES_RXONLY SPI_CR1_RXONLY +#define SPI_DIRECTION_1LINE SPI_CR1_BIDIMODE +/** + * @} + */ + +/** @defgroup SPI_Data_Size SPI Data Size + * @{ + */ +#define SPI_DATASIZE_4BIT (0x00000300U) +#define SPI_DATASIZE_5BIT (0x00000400U) +#define SPI_DATASIZE_6BIT (0x00000500U) +#define SPI_DATASIZE_7BIT (0x00000600U) +#define SPI_DATASIZE_8BIT (0x00000700U) +#define SPI_DATASIZE_9BIT (0x00000800U) +#define SPI_DATASIZE_10BIT (0x00000900U) +#define SPI_DATASIZE_11BIT (0x00000A00U) +#define SPI_DATASIZE_12BIT (0x00000B00U) +#define SPI_DATASIZE_13BIT (0x00000C00U) +#define SPI_DATASIZE_14BIT (0x00000D00U) +#define SPI_DATASIZE_15BIT (0x00000E00U) +#define SPI_DATASIZE_16BIT (0x00000F00U) +/** + * @} + */ + +/** @defgroup SPI_Clock_Polarity SPI Clock Polarity + * @{ + */ +#define SPI_POLARITY_LOW (0x00000000U) +#define SPI_POLARITY_HIGH SPI_CR1_CPOL +/** + * @} + */ + +/** @defgroup SPI_Clock_Phase SPI Clock Phase + * @{ + */ +#define SPI_PHASE_1EDGE (0x00000000U) +#define SPI_PHASE_2EDGE SPI_CR1_CPHA +/** + * @} + */ + +/** @defgroup SPI_Slave_Select_management SPI Slave Select Management + * @{ + */ +#define SPI_NSS_SOFT SPI_CR1_SSM +#define SPI_NSS_HARD_INPUT (0x00000000U) +#define SPI_NSS_HARD_OUTPUT (SPI_CR2_SSOE << 16U) +/** + * @} + */ + +/** @defgroup SPI_NSSP_Mode SPI NSS Pulse Mode + * @{ + */ +#define SPI_NSS_PULSE_ENABLE SPI_CR2_NSSP +#define SPI_NSS_PULSE_DISABLE (0x00000000U) +/** + * @} + */ + +/** @defgroup SPI_BaudRate_Prescaler SPI BaudRate Prescaler + * @{ + */ +#define SPI_BAUDRATEPRESCALER_2 (0x00000000U) +#define SPI_BAUDRATEPRESCALER_4 (SPI_CR1_BR_0) +#define SPI_BAUDRATEPRESCALER_8 (SPI_CR1_BR_1) +#define SPI_BAUDRATEPRESCALER_16 (SPI_CR1_BR_1 | SPI_CR1_BR_0) +#define SPI_BAUDRATEPRESCALER_32 (SPI_CR1_BR_2) +#define SPI_BAUDRATEPRESCALER_64 (SPI_CR1_BR_2 | SPI_CR1_BR_0) +#define SPI_BAUDRATEPRESCALER_128 (SPI_CR1_BR_2 | SPI_CR1_BR_1) +#define SPI_BAUDRATEPRESCALER_256 (SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0) +/** + * @} + */ + +/** @defgroup SPI_MSB_LSB_transmission SPI MSB LSB Transmission + * @{ + */ +#define SPI_FIRSTBIT_MSB (0x00000000U) +#define SPI_FIRSTBIT_LSB SPI_CR1_LSBFIRST +/** + * @} + */ + +/** @defgroup SPI_TI_mode SPI TI Mode + * @{ + */ +#define SPI_TIMODE_DISABLE (0x00000000U) +#define SPI_TIMODE_ENABLE SPI_CR2_FRF +/** + * @} + */ + +/** @defgroup SPI_CRC_Calculation SPI CRC Calculation + * @{ + */ +#define SPI_CRCCALCULATION_DISABLE (0x00000000U) +#define SPI_CRCCALCULATION_ENABLE SPI_CR1_CRCEN +/** + * @} + */ + +/** @defgroup SPI_CRC_length SPI CRC Length + * @{ + * This parameter can be one of the following values: + * SPI_CRC_LENGTH_DATASIZE: aligned with the data size + * SPI_CRC_LENGTH_8BIT : CRC 8bit + * SPI_CRC_LENGTH_16BIT : CRC 16bit + */ +#define SPI_CRC_LENGTH_DATASIZE (0x00000000U) +#define SPI_CRC_LENGTH_8BIT (0x00000001U) +#define SPI_CRC_LENGTH_16BIT (0x00000002U) +/** + * @} + */ + +/** @defgroup SPI_FIFO_reception_threshold SPI FIFO Reception Threshold + * @{ + * This parameter can be one of the following values: + * SPI_RXFIFO_THRESHOLD or SPI_RXFIFO_THRESHOLD_QF : + * RXNE event is generated if the FIFO + * level is greater or equal to 1/4(8-bits). + * SPI_RXFIFO_THRESHOLD_HF: RXNE event is generated if the FIFO + * level is greater or equal to 1/2(16 bits). */ +#define SPI_RXFIFO_THRESHOLD SPI_CR2_FRXTH +#define SPI_RXFIFO_THRESHOLD_QF SPI_CR2_FRXTH +#define SPI_RXFIFO_THRESHOLD_HF (0x00000000U) +/** + * @} + */ + +/** @defgroup SPI_Interrupt_definition SPI Interrupt Definition + * @{ + */ +#define SPI_IT_TXE SPI_CR2_TXEIE +#define SPI_IT_RXNE SPI_CR2_RXNEIE +#define SPI_IT_ERR SPI_CR2_ERRIE +/** + * @} + */ + +/** @defgroup SPI_Flags_definition SPI Flags Definition + * @{ + */ +#define SPI_FLAG_RXNE SPI_SR_RXNE /* SPI status flag: Rx buffer not empty flag */ +#define SPI_FLAG_TXE SPI_SR_TXE /* SPI status flag: Tx buffer empty flag */ +#define SPI_FLAG_BSY SPI_SR_BSY /* SPI status flag: Busy flag */ +#define SPI_FLAG_CRCERR SPI_SR_CRCERR /* SPI Error flag: CRC error flag */ +#define SPI_FLAG_MODF SPI_SR_MODF /* SPI Error flag: Mode fault flag */ +#define SPI_FLAG_OVR SPI_SR_OVR /* SPI Error flag: Overrun flag */ +#define SPI_FLAG_FRE SPI_SR_FRE /* SPI Error flag: TI mode frame format error flag */ +#define SPI_FLAG_FTLVL SPI_SR_FTLVL /* SPI fifo transmission level */ +#define SPI_FLAG_FRLVL SPI_SR_FRLVL /* SPI fifo reception level */ +#define SPI_FLAG_MASK (SPI_SR_RXNE | SPI_SR_TXE | SPI_SR_BSY | SPI_SR_CRCERR\ + | SPI_SR_MODF | SPI_SR_OVR | SPI_SR_FRE | SPI_SR_FTLVL | SPI_SR_FRLVL) +/** + * @} + */ + +/** @defgroup SPI_transmission_fifo_status_level SPI Transmission FIFO Status Level + * @{ + */ +#define SPI_FTLVL_EMPTY (0x00000000U) +#define SPI_FTLVL_QUARTER_FULL (0x00000800U) +#define SPI_FTLVL_HALF_FULL (0x00001000U) +#define SPI_FTLVL_FULL (0x00001800U) + +/** + * @} + */ + +/** @defgroup SPI_reception_fifo_status_level SPI Reception FIFO Status Level + * @{ + */ +#define SPI_FRLVL_EMPTY (0x00000000U) +#define SPI_FRLVL_QUARTER_FULL (0x00000200U) +#define SPI_FRLVL_HALF_FULL (0x00000400U) +#define SPI_FRLVL_FULL (0x00000600U) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup SPI_Exported_Macros SPI Exported Macros + * @{ + */ + +/** @brief Reset SPI handle state. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) +#define __HAL_SPI_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_SPI_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_SPI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SPI_STATE_RESET) +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ + +/** @brief Enable the specified SPI interrupts. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @param __INTERRUPT__ specifies the interrupt source to enable. + * This parameter can be one of the following values: + * @arg SPI_IT_TXE: Tx buffer empty interrupt enable + * @arg SPI_IT_RXNE: RX buffer not empty interrupt enable + * @arg SPI_IT_ERR: Error interrupt enable + * @retval None + */ +#define __HAL_SPI_ENABLE_IT(__HANDLE__, __INTERRUPT__) SET_BIT((__HANDLE__)->Instance->CR2, (__INTERRUPT__)) + +/** @brief Disable the specified SPI interrupts. + * @param __HANDLE__ specifies the SPI handle. + * This parameter can be SPIx where x: 1, 2, or 3 to select the SPI peripheral. + * @param __INTERRUPT__ specifies the interrupt source to disable. + * This parameter can be one of the following values: + * @arg SPI_IT_TXE: Tx buffer empty interrupt enable + * @arg SPI_IT_RXNE: RX buffer not empty interrupt enable + * @arg SPI_IT_ERR: Error interrupt enable + * @retval None + */ +#define __HAL_SPI_DISABLE_IT(__HANDLE__, __INTERRUPT__) CLEAR_BIT((__HANDLE__)->Instance->CR2, (__INTERRUPT__)) + +/** @brief Check whether the specified SPI interrupt source is enabled or not. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @param __INTERRUPT__ specifies the SPI interrupt source to check. + * This parameter can be one of the following values: + * @arg SPI_IT_TXE: Tx buffer empty interrupt enable + * @arg SPI_IT_RXNE: RX buffer not empty interrupt enable + * @arg SPI_IT_ERR: Error interrupt enable + * @retval The new state of __IT__ (TRUE or FALSE). + */ +#define __HAL_SPI_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR2\ + & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Check whether the specified SPI flag is set or not. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg SPI_FLAG_RXNE: Receive buffer not empty flag + * @arg SPI_FLAG_TXE: Transmit buffer empty flag + * @arg SPI_FLAG_CRCERR: CRC error flag + * @arg SPI_FLAG_MODF: Mode fault flag + * @arg SPI_FLAG_OVR: Overrun flag + * @arg SPI_FLAG_BSY: Busy flag + * @arg SPI_FLAG_FRE: Frame format error flag + * @arg SPI_FLAG_FTLVL: SPI fifo transmission level + * @arg SPI_FLAG_FRLVL: SPI fifo reception level + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_SPI_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__)) + +/** @brief Clear the SPI CRCERR pending flag. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#define __HAL_SPI_CLEAR_CRCERRFLAG(__HANDLE__) ((__HANDLE__)->Instance->SR = (uint16_t)(~SPI_FLAG_CRCERR)) + +/** @brief Clear the SPI MODF pending flag. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#define __HAL_SPI_CLEAR_MODFFLAG(__HANDLE__) \ + do{ \ + __IO uint32_t tmpreg_modf = 0x00U; \ + tmpreg_modf = (__HANDLE__)->Instance->SR; \ + CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE); \ + UNUSED(tmpreg_modf); \ + } while(0U) + +/** @brief Clear the SPI OVR pending flag. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#define __HAL_SPI_CLEAR_OVRFLAG(__HANDLE__) \ + do{ \ + __IO uint32_t tmpreg_ovr = 0x00U; \ + tmpreg_ovr = (__HANDLE__)->Instance->DR; \ + tmpreg_ovr = (__HANDLE__)->Instance->SR; \ + UNUSED(tmpreg_ovr); \ + } while(0U) + +/** @brief Clear the SPI FRE pending flag. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#define __HAL_SPI_CLEAR_FREFLAG(__HANDLE__) \ + do{ \ + __IO uint32_t tmpreg_fre = 0x00U; \ + tmpreg_fre = (__HANDLE__)->Instance->SR; \ + UNUSED(tmpreg_fre); \ + }while(0U) + +/** @brief Enable the SPI peripheral. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#define __HAL_SPI_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE) + +/** @brief Disable the SPI peripheral. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#define __HAL_SPI_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE) + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup SPI_Private_Macros SPI Private Macros + * @{ + */ + +/** @brief Set the SPI transmit-only mode. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#define SPI_1LINE_TX(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_BIDIOE) + +/** @brief Set the SPI receive-only mode. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#define SPI_1LINE_RX(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_BIDIOE) + +/** @brief Reset the CRC calculation of the SPI. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#define SPI_RESET_CRC(__HANDLE__) do{CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_CRCEN);\ + SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_CRCEN);}while(0U) + +/** @brief Check whether the specified SPI flag is set or not. + * @param __SR__ copy of SPI SR register. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg SPI_FLAG_RXNE: Receive buffer not empty flag + * @arg SPI_FLAG_TXE: Transmit buffer empty flag + * @arg SPI_FLAG_CRCERR: CRC error flag + * @arg SPI_FLAG_MODF: Mode fault flag + * @arg SPI_FLAG_OVR: Overrun flag + * @arg SPI_FLAG_BSY: Busy flag + * @arg SPI_FLAG_FRE: Frame format error flag + * @arg SPI_FLAG_FTLVL: SPI fifo transmission level + * @arg SPI_FLAG_FRLVL: SPI fifo reception level + * @retval SET or RESET. + */ +#define SPI_CHECK_FLAG(__SR__, __FLAG__) ((((__SR__) & ((__FLAG__) & SPI_FLAG_MASK)) == \ + ((__FLAG__) & SPI_FLAG_MASK)) ? SET : RESET) + +/** @brief Check whether the specified SPI Interrupt is set or not. + * @param __CR2__ copy of SPI CR2 register. + * @param __INTERRUPT__ specifies the SPI interrupt source to check. + * This parameter can be one of the following values: + * @arg SPI_IT_TXE: Tx buffer empty interrupt enable + * @arg SPI_IT_RXNE: RX buffer not empty interrupt enable + * @arg SPI_IT_ERR: Error interrupt enable + * @retval SET or RESET. + */ +#define SPI_CHECK_IT_SOURCE(__CR2__, __INTERRUPT__) ((((__CR2__) & (__INTERRUPT__)) == \ + (__INTERRUPT__)) ? SET : RESET) + +/** @brief Checks if SPI Mode parameter is in allowed range. + * @param __MODE__ specifies the SPI Mode. + * This parameter can be a value of @ref SPI_Mode + * @retval None + */ +#define IS_SPI_MODE(__MODE__) (((__MODE__) == SPI_MODE_SLAVE) || \ + ((__MODE__) == SPI_MODE_MASTER)) + +/** @brief Checks if SPI Direction Mode parameter is in allowed range. + * @param __MODE__ specifies the SPI Direction Mode. + * This parameter can be a value of @ref SPI_Direction + * @retval None + */ +#define IS_SPI_DIRECTION(__MODE__) (((__MODE__) == SPI_DIRECTION_2LINES) || \ + ((__MODE__) == SPI_DIRECTION_2LINES_RXONLY) || \ + ((__MODE__) == SPI_DIRECTION_1LINE)) + +/** @brief Checks if SPI Direction Mode parameter is 2 lines. + * @param __MODE__ specifies the SPI Direction Mode. + * @retval None + */ +#define IS_SPI_DIRECTION_2LINES(__MODE__) ((__MODE__) == SPI_DIRECTION_2LINES) + +/** @brief Checks if SPI Direction Mode parameter is 1 or 2 lines. + * @param __MODE__ specifies the SPI Direction Mode. + * @retval None + */ +#define IS_SPI_DIRECTION_2LINES_OR_1LINE(__MODE__) (((__MODE__) == SPI_DIRECTION_2LINES) || \ + ((__MODE__) == SPI_DIRECTION_1LINE)) + +/** @brief Checks if SPI Data Size parameter is in allowed range. + * @param __DATASIZE__ specifies the SPI Data Size. + * This parameter can be a value of @ref SPI_Data_Size + * @retval None + */ +#define IS_SPI_DATASIZE(__DATASIZE__) (((__DATASIZE__) == SPI_DATASIZE_16BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_15BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_14BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_13BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_12BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_11BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_10BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_9BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_8BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_7BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_6BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_5BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_4BIT)) + +/** @brief Checks if SPI Serial clock steady state parameter is in allowed range. + * @param __CPOL__ specifies the SPI serial clock steady state. + * This parameter can be a value of @ref SPI_Clock_Polarity + * @retval None + */ +#define IS_SPI_CPOL(__CPOL__) (((__CPOL__) == SPI_POLARITY_LOW) || \ + ((__CPOL__) == SPI_POLARITY_HIGH)) + +/** @brief Checks if SPI Clock Phase parameter is in allowed range. + * @param __CPHA__ specifies the SPI Clock Phase. + * This parameter can be a value of @ref SPI_Clock_Phase + * @retval None + */ +#define IS_SPI_CPHA(__CPHA__) (((__CPHA__) == SPI_PHASE_1EDGE) || \ + ((__CPHA__) == SPI_PHASE_2EDGE)) + +/** @brief Checks if SPI Slave Select parameter is in allowed range. + * @param __NSS__ specifies the SPI Slave Select management parameter. + * This parameter can be a value of @ref SPI_Slave_Select_management + * @retval None + */ +#define IS_SPI_NSS(__NSS__) (((__NSS__) == SPI_NSS_SOFT) || \ + ((__NSS__) == SPI_NSS_HARD_INPUT) || \ + ((__NSS__) == SPI_NSS_HARD_OUTPUT)) + +/** @brief Checks if SPI NSS Pulse parameter is in allowed range. + * @param __NSSP__ specifies the SPI NSS Pulse Mode parameter. + * This parameter can be a value of @ref SPI_NSSP_Mode + * @retval None + */ +#define IS_SPI_NSSP(__NSSP__) (((__NSSP__) == SPI_NSS_PULSE_ENABLE) || \ + ((__NSSP__) == SPI_NSS_PULSE_DISABLE)) + +/** @brief Checks if SPI Baudrate prescaler parameter is in allowed range. + * @param __PRESCALER__ specifies the SPI Baudrate prescaler. + * This parameter can be a value of @ref SPI_BaudRate_Prescaler + * @retval None + */ +#define IS_SPI_BAUDRATE_PRESCALER(__PRESCALER__) (((__PRESCALER__) == SPI_BAUDRATEPRESCALER_2) || \ + ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_4) || \ + ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_8) || \ + ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_16) || \ + ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_32) || \ + ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_64) || \ + ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_128) || \ + ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_256)) + +/** @brief Checks if SPI MSB LSB transmission parameter is in allowed range. + * @param __BIT__ specifies the SPI MSB LSB transmission (whether data transfer starts from MSB or LSB bit). + * This parameter can be a value of @ref SPI_MSB_LSB_transmission + * @retval None + */ +#define IS_SPI_FIRST_BIT(__BIT__) (((__BIT__) == SPI_FIRSTBIT_MSB) || \ + ((__BIT__) == SPI_FIRSTBIT_LSB)) + +/** @brief Checks if SPI TI mode parameter is in allowed range. + * @param __MODE__ specifies the SPI TI mode. + * This parameter can be a value of @ref SPI_TI_mode + * @retval None + */ +#define IS_SPI_TIMODE(__MODE__) (((__MODE__) == SPI_TIMODE_DISABLE) || \ + ((__MODE__) == SPI_TIMODE_ENABLE)) + +/** @brief Checks if SPI CRC calculation enabled state is in allowed range. + * @param __CALCULATION__ specifies the SPI CRC calculation enable state. + * This parameter can be a value of @ref SPI_CRC_Calculation + * @retval None + */ +#define IS_SPI_CRC_CALCULATION(__CALCULATION__) (((__CALCULATION__) == SPI_CRCCALCULATION_DISABLE) || \ + ((__CALCULATION__) == SPI_CRCCALCULATION_ENABLE)) + +/** @brief Checks if SPI CRC length is in allowed range. + * @param __LENGTH__ specifies the SPI CRC length. + * This parameter can be a value of @ref SPI_CRC_length + * @retval None + */ +#define IS_SPI_CRC_LENGTH(__LENGTH__) (((__LENGTH__) == SPI_CRC_LENGTH_DATASIZE) || \ + ((__LENGTH__) == SPI_CRC_LENGTH_8BIT) || \ + ((__LENGTH__) == SPI_CRC_LENGTH_16BIT)) + +/** @brief Checks if SPI polynomial value to be used for the CRC calculation, is in allowed range. + * @param __POLYNOMIAL__ specifies the SPI polynomial value to be used for the CRC calculation. + * This parameter must be a number between Min_Data = 0 and Max_Data = 65535 + * @retval None + */ +#define IS_SPI_CRC_POLYNOMIAL(__POLYNOMIAL__) (((__POLYNOMIAL__) >= 0x1U) && \ + ((__POLYNOMIAL__) <= 0xFFFFU) && \ + (((__POLYNOMIAL__)&0x1U) != 0U)) + +/** @brief Checks if DMA handle is valid. + * @param __HANDLE__ specifies a DMA Handle. + * @retval None + */ +#define IS_SPI_DMA_HANDLE(__HANDLE__) ((__HANDLE__) != NULL) + +/** + * @} + */ + +/* Include SPI HAL Extended module */ +#include "stm32g0xx_hal_spi_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup SPI_Exported_Functions + * @{ + */ + +/** @addtogroup SPI_Exported_Functions_Group1 + * @{ + */ +/* Initialization/de-initialization functions ********************************/ +HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi); +HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi); +void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi); +void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) +HAL_StatusTypeDef HAL_SPI_RegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef CallbackID, + pSPI_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_SPI_UnRegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @addtogroup SPI_Exported_Functions_Group2 + * @{ + */ +/* I/O operation functions ***************************************************/ +HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, + uint32_t Timeout); +HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, + uint16_t Size); +HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, + uint16_t Size); +HAL_StatusTypeDef HAL_SPI_DMAPause(SPI_HandleTypeDef *hspi); +HAL_StatusTypeDef HAL_SPI_DMAResume(SPI_HandleTypeDef *hspi); +HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi); +/* Transfer Abort functions */ +HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi); +HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi); + +void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi); +void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi); +void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi); +void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi); +void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi); +void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi); +void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi); +void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi); +void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi); +/** + * @} + */ + +/** @addtogroup SPI_Exported_Functions_Group3 + * @{ + */ +/* Peripheral State and Error functions ***************************************/ +HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi); +uint32_t HAL_SPI_GetError(SPI_HandleTypeDef *hspi); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_SPI_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_spi_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_spi_ex.h new file mode 100644 index 0000000..6a83fdd --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_spi_ex.h @@ -0,0 +1,73 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_spi_ex.h + * @author MCD Application Team + * @brief Header file of SPI HAL Extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_SPI_EX_H +#define STM32G0xx_HAL_SPI_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup SPIEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup SPIEx_Exported_Functions + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +/* IO operation functions *****************************************************/ +/** @addtogroup SPIEx_Exported_Functions_Group1 + * @{ + */ +HAL_StatusTypeDef HAL_SPIEx_FlushRxFifo(SPI_HandleTypeDef *hspi); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_SPI_EX_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_tim.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_tim.h new file mode 100644 index 0000000..8bd572f --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_tim.h @@ -0,0 +1,2465 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_tim.h + * @author MCD Application Team + * @brief Header file of TIM HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_TIM_H +#define STM32G0xx_HAL_TIM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup TIM + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup TIM_Exported_Types TIM Exported Types + * @{ + */ + +/** + * @brief TIM Time base Configuration Structure definition + */ +typedef struct +{ + uint32_t Prescaler; /*!< Specifies the prescaler value used to divide the TIM clock. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */ + + uint32_t CounterMode; /*!< Specifies the counter mode. + This parameter can be a value of @ref TIM_Counter_Mode */ + + uint32_t Period; /*!< Specifies the period value to be loaded into the active + Auto-Reload Register at the next update event. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF. */ + + uint32_t ClockDivision; /*!< Specifies the clock division. + This parameter can be a value of @ref TIM_ClockDivision */ + + uint32_t RepetitionCounter; /*!< Specifies the repetition counter value. Each time the RCR downcounter + reaches zero, an update event is generated and counting restarts + from the RCR value (N). + This means in PWM mode that (N+1) corresponds to: + - the number of PWM periods in edge-aligned mode + - the number of half PWM period in center-aligned mode + GP timers: this parameter must be a number between Min_Data = 0x00 and + Max_Data = 0xFF. + Advanced timers: this parameter must be a number between Min_Data = 0x0000 and + Max_Data = 0xFFFF. */ + + uint32_t AutoReloadPreload; /*!< Specifies the auto-reload preload. + This parameter can be a value of @ref TIM_AutoReloadPreload */ +} TIM_Base_InitTypeDef; + +/** + * @brief TIM Output Compare Configuration Structure definition + */ +typedef struct +{ + uint32_t OCMode; /*!< Specifies the TIM mode. + This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */ + + uint32_t Pulse; /*!< Specifies the pulse value to be loaded into the Capture Compare Register. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */ + + uint32_t OCPolarity; /*!< Specifies the output polarity. + This parameter can be a value of @ref TIM_Output_Compare_Polarity */ + + uint32_t OCNPolarity; /*!< Specifies the complementary output polarity. + This parameter can be a value of @ref TIM_Output_Compare_N_Polarity + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t OCFastMode; /*!< Specifies the Fast mode state. + This parameter can be a value of @ref TIM_Output_Fast_State + @note This parameter is valid only in PWM1 and PWM2 mode. */ + + + uint32_t OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_Idle_State + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t OCNIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State + @note This parameter is valid only for timer instances supporting break feature. */ +} TIM_OC_InitTypeDef; + +/** + * @brief TIM One Pulse Mode Configuration Structure definition + */ +typedef struct +{ + uint32_t OCMode; /*!< Specifies the TIM mode. + This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */ + + uint32_t Pulse; /*!< Specifies the pulse value to be loaded into the Capture Compare Register. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */ + + uint32_t OCPolarity; /*!< Specifies the output polarity. + This parameter can be a value of @ref TIM_Output_Compare_Polarity */ + + uint32_t OCNPolarity; /*!< Specifies the complementary output polarity. + This parameter can be a value of @ref TIM_Output_Compare_N_Polarity + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_Idle_State + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t OCNIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t ICPolarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Input_Capture_Polarity */ + + uint32_t ICSelection; /*!< Specifies the input. + This parameter can be a value of @ref TIM_Input_Capture_Selection */ + + uint32_t ICFilter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_OnePulse_InitTypeDef; + +/** + * @brief TIM Input Capture Configuration Structure definition + */ +typedef struct +{ + uint32_t ICPolarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Input_Capture_Polarity */ + + uint32_t ICSelection; /*!< Specifies the input. + This parameter can be a value of @ref TIM_Input_Capture_Selection */ + + uint32_t ICPrescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ + + uint32_t ICFilter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_IC_InitTypeDef; + +/** + * @brief TIM Encoder Configuration Structure definition + */ +typedef struct +{ + uint32_t EncoderMode; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Encoder_Mode */ + + uint32_t IC1Polarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Encoder_Input_Polarity */ + + uint32_t IC1Selection; /*!< Specifies the input. + This parameter can be a value of @ref TIM_Input_Capture_Selection */ + + uint32_t IC1Prescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ + + uint32_t IC1Filter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + + uint32_t IC2Polarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Encoder_Input_Polarity */ + + uint32_t IC2Selection; /*!< Specifies the input. + This parameter can be a value of @ref TIM_Input_Capture_Selection */ + + uint32_t IC2Prescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ + + uint32_t IC2Filter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_Encoder_InitTypeDef; + +/** + * @brief Clock Configuration Handle Structure definition + */ +typedef struct +{ + uint32_t ClockSource; /*!< TIM clock sources + This parameter can be a value of @ref TIM_Clock_Source */ + uint32_t ClockPolarity; /*!< TIM clock polarity + This parameter can be a value of @ref TIM_Clock_Polarity */ + uint32_t ClockPrescaler; /*!< TIM clock prescaler + This parameter can be a value of @ref TIM_Clock_Prescaler */ + uint32_t ClockFilter; /*!< TIM clock filter + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_ClockConfigTypeDef; + +/** + * @brief TIM Clear Input Configuration Handle Structure definition + */ +typedef struct +{ + uint32_t ClearInputState; /*!< TIM clear Input state + This parameter can be ENABLE or DISABLE */ + uint32_t ClearInputSource; /*!< TIM clear Input sources + This parameter can be a value of @ref TIM_ClearInput_Source */ + uint32_t ClearInputPolarity; /*!< TIM Clear Input polarity + This parameter can be a value of @ref TIM_ClearInput_Polarity */ + uint32_t ClearInputPrescaler; /*!< TIM Clear Input prescaler + This parameter must be 0: When OCRef clear feature is used with ETR source, + ETR prescaler must be off */ + uint32_t ClearInputFilter; /*!< TIM Clear Input filter + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_ClearInputConfigTypeDef; + +/** + * @brief TIM Master configuration Structure definition + * @note Advanced timers provide TRGO2 internal line which is redirected + * to the ADC + */ +typedef struct +{ + uint32_t MasterOutputTrigger; /*!< Trigger output (TRGO) selection + This parameter can be a value of @ref TIM_Master_Mode_Selection */ + uint32_t MasterOutputTrigger2; /*!< Trigger output2 (TRGO2) selection + This parameter can be a value of @ref TIM_Master_Mode_Selection_2 */ + uint32_t MasterSlaveMode; /*!< Master/slave mode selection + This parameter can be a value of @ref TIM_Master_Slave_Mode + @note When the Master/slave mode is enabled, the effect of + an event on the trigger input (TRGI) is delayed to allow a + perfect synchronization between the current timer and its + slaves (through TRGO). It is not mandatory in case of timer + synchronization mode. */ +} TIM_MasterConfigTypeDef; + +/** + * @brief TIM Slave configuration Structure definition + */ +typedef struct +{ + uint32_t SlaveMode; /*!< Slave mode selection + This parameter can be a value of @ref TIM_Slave_Mode */ + uint32_t InputTrigger; /*!< Input Trigger source + This parameter can be a value of @ref TIM_Trigger_Selection */ + uint32_t TriggerPolarity; /*!< Input Trigger polarity + This parameter can be a value of @ref TIM_Trigger_Polarity */ + uint32_t TriggerPrescaler; /*!< Input trigger prescaler + This parameter can be a value of @ref TIM_Trigger_Prescaler */ + uint32_t TriggerFilter; /*!< Input trigger filter + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + +} TIM_SlaveConfigTypeDef; + +/** + * @brief TIM Break input(s) and Dead time configuration Structure definition + * @note 2 break inputs can be configured (BKIN and BKIN2) with configurable + * filter and polarity. + */ +typedef struct +{ + uint32_t OffStateRunMode; /*!< TIM off state in run mode, This parameter can be a value of @ref TIM_OSSR_Off_State_Selection_for_Run_mode_state */ + + uint32_t OffStateIDLEMode; /*!< TIM off state in IDLE mode, This parameter can be a value of @ref TIM_OSSI_Off_State_Selection_for_Idle_mode_state */ + + uint32_t LockLevel; /*!< TIM Lock level, This parameter can be a value of @ref TIM_Lock_level */ + + uint32_t DeadTime; /*!< TIM dead Time, This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF */ + + uint32_t BreakState; /*!< TIM Break State, This parameter can be a value of @ref TIM_Break_Input_enable_disable */ + + uint32_t BreakPolarity; /*!< TIM Break input polarity, This parameter can be a value of @ref TIM_Break_Polarity */ + + uint32_t BreakFilter; /*!< Specifies the break input filter.This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + + uint32_t BreakAFMode; /*!< Specifies the alternate function mode of the break input.This parameter can be a value of @ref TIM_Break_Input_AF_Mode */ + + uint32_t Break2State; /*!< TIM Break2 State, This parameter can be a value of @ref TIM_Break2_Input_enable_disable */ + + uint32_t Break2Polarity; /*!< TIM Break2 input polarity, This parameter can be a value of @ref TIM_Break2_Polarity */ + + uint32_t Break2Filter; /*!< TIM break2 input filter.This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + + uint32_t Break2AFMode; /*!< Specifies the alternate function mode of the break2 input.This parameter can be a value of @ref TIM_Break2_Input_AF_Mode */ + + uint32_t AutomaticOutput; /*!< TIM Automatic Output Enable state, This parameter can be a value of @ref TIM_AOE_Bit_Set_Reset */ + +} TIM_BreakDeadTimeConfigTypeDef; + +/** + * @brief HAL State structures definition + */ +typedef enum +{ + HAL_TIM_STATE_RESET = 0x00U, /*!< Peripheral not yet initialized or disabled */ + HAL_TIM_STATE_READY = 0x01U, /*!< Peripheral Initialized and ready for use */ + HAL_TIM_STATE_BUSY = 0x02U, /*!< An internal process is ongoing */ + HAL_TIM_STATE_TIMEOUT = 0x03U, /*!< Timeout state */ + HAL_TIM_STATE_ERROR = 0x04U /*!< Reception process is ongoing */ +} HAL_TIM_StateTypeDef; + +/** + * @brief TIM Channel States definition + */ +typedef enum +{ + HAL_TIM_CHANNEL_STATE_RESET = 0x00U, /*!< TIM Channel initial state */ + HAL_TIM_CHANNEL_STATE_READY = 0x01U, /*!< TIM Channel ready for use */ + HAL_TIM_CHANNEL_STATE_BUSY = 0x02U, /*!< An internal process is ongoing on the TIM channel */ +} HAL_TIM_ChannelStateTypeDef; + +/** + * @brief DMA Burst States definition + */ +typedef enum +{ + HAL_DMA_BURST_STATE_RESET = 0x00U, /*!< DMA Burst initial state */ + HAL_DMA_BURST_STATE_READY = 0x01U, /*!< DMA Burst ready for use */ + HAL_DMA_BURST_STATE_BUSY = 0x02U, /*!< Ongoing DMA Burst */ +} HAL_TIM_DMABurstStateTypeDef; + +/** + * @brief HAL Active channel structures definition + */ +typedef enum +{ + HAL_TIM_ACTIVE_CHANNEL_1 = 0x01U, /*!< The active channel is 1 */ + HAL_TIM_ACTIVE_CHANNEL_2 = 0x02U, /*!< The active channel is 2 */ + HAL_TIM_ACTIVE_CHANNEL_3 = 0x04U, /*!< The active channel is 3 */ + HAL_TIM_ACTIVE_CHANNEL_4 = 0x08U, /*!< The active channel is 4 */ + HAL_TIM_ACTIVE_CHANNEL_5 = 0x10U, /*!< The active channel is 5 */ + HAL_TIM_ACTIVE_CHANNEL_6 = 0x20U, /*!< The active channel is 6 */ + HAL_TIM_ACTIVE_CHANNEL_CLEARED = 0x00U /*!< All active channels cleared */ +} HAL_TIM_ActiveChannel; + +/** + * @brief TIM Time Base Handle Structure definition + */ +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +typedef struct __TIM_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +{ + TIM_TypeDef *Instance; /*!< Register base address */ + TIM_Base_InitTypeDef Init; /*!< TIM Time Base required parameters */ + HAL_TIM_ActiveChannel Channel; /*!< Active channel */ + DMA_HandleTypeDef *hdma[7]; /*!< DMA Handlers array + This array is accessed by a @ref DMA_Handle_index */ + HAL_LockTypeDef Lock; /*!< Locking object */ + __IO HAL_TIM_StateTypeDef State; /*!< TIM operation state */ + __IO HAL_TIM_ChannelStateTypeDef ChannelState[6]; /*!< TIM channel operation state */ + __IO HAL_TIM_ChannelStateTypeDef ChannelNState[4]; /*!< TIM complementary channel operation state */ + __IO HAL_TIM_DMABurstStateTypeDef DMABurstState; /*!< DMA burst operation state */ + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + void (* Base_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Base Msp Init Callback */ + void (* Base_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Base Msp DeInit Callback */ + void (* IC_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM IC Msp Init Callback */ + void (* IC_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM IC Msp DeInit Callback */ + void (* OC_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM OC Msp Init Callback */ + void (* OC_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM OC Msp DeInit Callback */ + void (* PWM_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM PWM Msp Init Callback */ + void (* PWM_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM PWM Msp DeInit Callback */ + void (* OnePulse_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM One Pulse Msp Init Callback */ + void (* OnePulse_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM One Pulse Msp DeInit Callback */ + void (* Encoder_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Encoder Msp Init Callback */ + void (* Encoder_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Encoder Msp DeInit Callback */ + void (* HallSensor_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Hall Sensor Msp Init Callback */ + void (* HallSensor_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Hall Sensor Msp DeInit Callback */ + void (* PeriodElapsedCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Period Elapsed Callback */ + void (* PeriodElapsedHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Period Elapsed half complete Callback */ + void (* TriggerCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Trigger Callback */ + void (* TriggerHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Trigger half complete Callback */ + void (* IC_CaptureCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Input Capture Callback */ + void (* IC_CaptureHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Input Capture half complete Callback */ + void (* OC_DelayElapsedCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Output Compare Delay Elapsed Callback */ + void (* PWM_PulseFinishedCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM PWM Pulse Finished Callback */ + void (* PWM_PulseFinishedHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM PWM Pulse Finished half complete Callback */ + void (* ErrorCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Error Callback */ + void (* CommutationCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Commutation Callback */ + void (* CommutationHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Commutation half complete Callback */ + void (* BreakCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Break Callback */ + void (* Break2Callback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Break2 Callback */ +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} TIM_HandleTypeDef; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +/** + * @brief HAL TIM Callback ID enumeration definition + */ +typedef enum +{ + HAL_TIM_BASE_MSPINIT_CB_ID = 0x00U /*!< TIM Base MspInit Callback ID */ + , HAL_TIM_BASE_MSPDEINIT_CB_ID = 0x01U /*!< TIM Base MspDeInit Callback ID */ + , HAL_TIM_IC_MSPINIT_CB_ID = 0x02U /*!< TIM IC MspInit Callback ID */ + , HAL_TIM_IC_MSPDEINIT_CB_ID = 0x03U /*!< TIM IC MspDeInit Callback ID */ + , HAL_TIM_OC_MSPINIT_CB_ID = 0x04U /*!< TIM OC MspInit Callback ID */ + , HAL_TIM_OC_MSPDEINIT_CB_ID = 0x05U /*!< TIM OC MspDeInit Callback ID */ + , HAL_TIM_PWM_MSPINIT_CB_ID = 0x06U /*!< TIM PWM MspInit Callback ID */ + , HAL_TIM_PWM_MSPDEINIT_CB_ID = 0x07U /*!< TIM PWM MspDeInit Callback ID */ + , HAL_TIM_ONE_PULSE_MSPINIT_CB_ID = 0x08U /*!< TIM One Pulse MspInit Callback ID */ + , HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID = 0x09U /*!< TIM One Pulse MspDeInit Callback ID */ + , HAL_TIM_ENCODER_MSPINIT_CB_ID = 0x0AU /*!< TIM Encoder MspInit Callback ID */ + , HAL_TIM_ENCODER_MSPDEINIT_CB_ID = 0x0BU /*!< TIM Encoder MspDeInit Callback ID */ + , HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID = 0x0CU /*!< TIM Hall Sensor MspDeInit Callback ID */ + , HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID = 0x0DU /*!< TIM Hall Sensor MspDeInit Callback ID */ + , HAL_TIM_PERIOD_ELAPSED_CB_ID = 0x0EU /*!< TIM Period Elapsed Callback ID */ + , HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID = 0x0FU /*!< TIM Period Elapsed half complete Callback ID */ + , HAL_TIM_TRIGGER_CB_ID = 0x10U /*!< TIM Trigger Callback ID */ + , HAL_TIM_TRIGGER_HALF_CB_ID = 0x11U /*!< TIM Trigger half complete Callback ID */ + + , HAL_TIM_IC_CAPTURE_CB_ID = 0x12U /*!< TIM Input Capture Callback ID */ + , HAL_TIM_IC_CAPTURE_HALF_CB_ID = 0x13U /*!< TIM Input Capture half complete Callback ID */ + , HAL_TIM_OC_DELAY_ELAPSED_CB_ID = 0x14U /*!< TIM Output Compare Delay Elapsed Callback ID */ + , HAL_TIM_PWM_PULSE_FINISHED_CB_ID = 0x15U /*!< TIM PWM Pulse Finished Callback ID */ + , HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID = 0x16U /*!< TIM PWM Pulse Finished half complete Callback ID */ + , HAL_TIM_ERROR_CB_ID = 0x17U /*!< TIM Error Callback ID */ + , HAL_TIM_COMMUTATION_CB_ID = 0x18U /*!< TIM Commutation Callback ID */ + , HAL_TIM_COMMUTATION_HALF_CB_ID = 0x19U /*!< TIM Commutation half complete Callback ID */ + , HAL_TIM_BREAK_CB_ID = 0x1AU /*!< TIM Break Callback ID */ + , HAL_TIM_BREAK2_CB_ID = 0x1BU /*!< TIM Break2 Callback ID */ +} HAL_TIM_CallbackIDTypeDef; + +/** + * @brief HAL TIM Callback pointer definition + */ +typedef void (*pTIM_CallbackTypeDef)(TIM_HandleTypeDef *htim); /*!< pointer to the TIM callback function */ + +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @} + */ +/* End of exported types -----------------------------------------------------*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup TIM_Exported_Constants TIM Exported Constants + * @{ + */ + +/** @defgroup TIM_ClearInput_Source TIM Clear Input Source + * @{ + */ +#define TIM_CLEARINPUTSOURCE_NONE 0x10000000U /*!< OCREF_CLR is disabled */ +#define TIM_CLEARINPUTSOURCE_ETR 0x20000000U /*!< OCREF_CLR is connected to ETRF input */ +#if defined(COMP1) && defined(COMP2) && defined(COMP3) +#define TIM_CLEARINPUTSOURCE_COMP1 0x00000000U /*!< OCREF_CLR_INT is connected to COMP1 output */ +#define TIM_CLEARINPUTSOURCE_COMP2 TIM1_OR1_OCREF_CLR_0 /*!< OCREF_CLR_INT is connected to COMP2 output */ +#define TIM_CLEARINPUTSOURCE_COMP3 TIM1_OR1_OCREF_CLR_1 /*!< OCREF_CLR_INT is connected to COMP3 output */ +#elif defined(COMP1) && defined(COMP2) +#define TIM_CLEARINPUTSOURCE_COMP1 0x00000000U /*!< OCREF_CLR_INT is connected to COMP1 output */ +#define TIM_CLEARINPUTSOURCE_COMP2 TIM1_OR1_OCREF_CLR /*!< OCREF_CLR_INT is connected to COMP2 output */ +#endif /* COMP1 && COMP2 && COMP3 */ +/** + * @} + */ + +/** @defgroup TIM_DMA_Base_address TIM DMA Base Address + * @{ + */ +#define TIM_DMABASE_CR1 0x00000000U +#define TIM_DMABASE_CR2 0x00000001U +#define TIM_DMABASE_SMCR 0x00000002U +#define TIM_DMABASE_DIER 0x00000003U +#define TIM_DMABASE_SR 0x00000004U +#define TIM_DMABASE_EGR 0x00000005U +#define TIM_DMABASE_CCMR1 0x00000006U +#define TIM_DMABASE_CCMR2 0x00000007U +#define TIM_DMABASE_CCER 0x00000008U +#define TIM_DMABASE_CNT 0x00000009U +#define TIM_DMABASE_PSC 0x0000000AU +#define TIM_DMABASE_ARR 0x0000000BU +#define TIM_DMABASE_RCR 0x0000000CU +#define TIM_DMABASE_CCR1 0x0000000DU +#define TIM_DMABASE_CCR2 0x0000000EU +#define TIM_DMABASE_CCR3 0x0000000FU +#define TIM_DMABASE_CCR4 0x00000010U +#define TIM_DMABASE_BDTR 0x00000011U +#define TIM_DMABASE_DCR 0x00000012U +#define TIM_DMABASE_DMAR 0x00000013U +#define TIM_DMABASE_OR1 0x00000014U +#define TIM_DMABASE_CCMR3 0x00000015U +#define TIM_DMABASE_CCR5 0x00000016U +#define TIM_DMABASE_CCR6 0x00000017U +#define TIM_DMABASE_AF1 0x00000018U +#define TIM_DMABASE_AF2 0x00000019U +#define TIM_DMABASE_TISEL 0x0000001AU +/** + * @} + */ + +/** @defgroup TIM_Event_Source TIM Event Source + * @{ + */ +#define TIM_EVENTSOURCE_UPDATE TIM_EGR_UG /*!< Reinitialize the counter and generates an update of the registers */ +#define TIM_EVENTSOURCE_CC1 TIM_EGR_CC1G /*!< A capture/compare event is generated on channel 1 */ +#define TIM_EVENTSOURCE_CC2 TIM_EGR_CC2G /*!< A capture/compare event is generated on channel 2 */ +#define TIM_EVENTSOURCE_CC3 TIM_EGR_CC3G /*!< A capture/compare event is generated on channel 3 */ +#define TIM_EVENTSOURCE_CC4 TIM_EGR_CC4G /*!< A capture/compare event is generated on channel 4 */ +#define TIM_EVENTSOURCE_COM TIM_EGR_COMG /*!< A commutation event is generated */ +#define TIM_EVENTSOURCE_TRIGGER TIM_EGR_TG /*!< A trigger event is generated */ +#define TIM_EVENTSOURCE_BREAK TIM_EGR_BG /*!< A break event is generated */ +#define TIM_EVENTSOURCE_BREAK2 TIM_EGR_B2G /*!< A break 2 event is generated */ +/** + * @} + */ + +/** @defgroup TIM_Input_Channel_Polarity TIM Input Channel polarity + * @{ + */ +#define TIM_INPUTCHANNELPOLARITY_RISING 0x00000000U /*!< Polarity for TIx source */ +#define TIM_INPUTCHANNELPOLARITY_FALLING TIM_CCER_CC1P /*!< Polarity for TIx source */ +#define TIM_INPUTCHANNELPOLARITY_BOTHEDGE (TIM_CCER_CC1P | TIM_CCER_CC1NP) /*!< Polarity for TIx source */ +/** + * @} + */ + +/** @defgroup TIM_ETR_Polarity TIM ETR Polarity + * @{ + */ +#define TIM_ETRPOLARITY_INVERTED TIM_SMCR_ETP /*!< Polarity for ETR source */ +#define TIM_ETRPOLARITY_NONINVERTED 0x00000000U /*!< Polarity for ETR source */ +/** + * @} + */ + +/** @defgroup TIM_ETR_Prescaler TIM ETR Prescaler + * @{ + */ +#define TIM_ETRPRESCALER_DIV1 0x00000000U /*!< No prescaler is used */ +#define TIM_ETRPRESCALER_DIV2 TIM_SMCR_ETPS_0 /*!< ETR input source is divided by 2 */ +#define TIM_ETRPRESCALER_DIV4 TIM_SMCR_ETPS_1 /*!< ETR input source is divided by 4 */ +#define TIM_ETRPRESCALER_DIV8 TIM_SMCR_ETPS /*!< ETR input source is divided by 8 */ +/** + * @} + */ + +/** @defgroup TIM_Counter_Mode TIM Counter Mode + * @{ + */ +#define TIM_COUNTERMODE_UP 0x00000000U /*!< Counter used as up-counter */ +#define TIM_COUNTERMODE_DOWN TIM_CR1_DIR /*!< Counter used as down-counter */ +#define TIM_COUNTERMODE_CENTERALIGNED1 TIM_CR1_CMS_0 /*!< Center-aligned mode 1 */ +#define TIM_COUNTERMODE_CENTERALIGNED2 TIM_CR1_CMS_1 /*!< Center-aligned mode 2 */ +#define TIM_COUNTERMODE_CENTERALIGNED3 TIM_CR1_CMS /*!< Center-aligned mode 3 */ +/** + * @} + */ + +/** @defgroup TIM_Update_Interrupt_Flag_Remap TIM Update Interrupt Flag Remap + * @{ + */ +#define TIM_UIFREMAP_DISABLE 0x00000000U /*!< Update interrupt flag remap disabled */ +#define TIM_UIFREMAP_ENABLE TIM_CR1_UIFREMAP /*!< Update interrupt flag remap enabled */ +/** + * @} + */ + +/** @defgroup TIM_ClockDivision TIM Clock Division + * @{ + */ +#define TIM_CLOCKDIVISION_DIV1 0x00000000U /*!< Clock division: tDTS=tCK_INT */ +#define TIM_CLOCKDIVISION_DIV2 TIM_CR1_CKD_0 /*!< Clock division: tDTS=2*tCK_INT */ +#define TIM_CLOCKDIVISION_DIV4 TIM_CR1_CKD_1 /*!< Clock division: tDTS=4*tCK_INT */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_State TIM Output Compare State + * @{ + */ +#define TIM_OUTPUTSTATE_DISABLE 0x00000000U /*!< Capture/Compare 1 output disabled */ +#define TIM_OUTPUTSTATE_ENABLE TIM_CCER_CC1E /*!< Capture/Compare 1 output enabled */ +/** + * @} + */ + +/** @defgroup TIM_AutoReloadPreload TIM Auto-Reload Preload + * @{ + */ +#define TIM_AUTORELOAD_PRELOAD_DISABLE 0x00000000U /*!< TIMx_ARR register is not buffered */ +#define TIM_AUTORELOAD_PRELOAD_ENABLE TIM_CR1_ARPE /*!< TIMx_ARR register is buffered */ + +/** + * @} + */ + +/** @defgroup TIM_Output_Fast_State TIM Output Fast State + * @{ + */ +#define TIM_OCFAST_DISABLE 0x00000000U /*!< Output Compare fast disable */ +#define TIM_OCFAST_ENABLE TIM_CCMR1_OC1FE /*!< Output Compare fast enable */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_N_State TIM Complementary Output Compare State + * @{ + */ +#define TIM_OUTPUTNSTATE_DISABLE 0x00000000U /*!< OCxN is disabled */ +#define TIM_OUTPUTNSTATE_ENABLE TIM_CCER_CC1NE /*!< OCxN is enabled */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_Polarity TIM Output Compare Polarity + * @{ + */ +#define TIM_OCPOLARITY_HIGH 0x00000000U /*!< Capture/Compare output polarity */ +#define TIM_OCPOLARITY_LOW TIM_CCER_CC1P /*!< Capture/Compare output polarity */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_N_Polarity TIM Complementary Output Compare Polarity + * @{ + */ +#define TIM_OCNPOLARITY_HIGH 0x00000000U /*!< Capture/Compare complementary output polarity */ +#define TIM_OCNPOLARITY_LOW TIM_CCER_CC1NP /*!< Capture/Compare complementary output polarity */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_Idle_State TIM Output Compare Idle State + * @{ + */ +#define TIM_OCIDLESTATE_SET TIM_CR2_OIS1 /*!< Output Idle state: OCx=1 when MOE=0 */ +#define TIM_OCIDLESTATE_RESET 0x00000000U /*!< Output Idle state: OCx=0 when MOE=0 */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_N_Idle_State TIM Complementary Output Compare Idle State + * @{ + */ +#define TIM_OCNIDLESTATE_SET TIM_CR2_OIS1N /*!< Complementary output Idle state: OCxN=1 when MOE=0 */ +#define TIM_OCNIDLESTATE_RESET 0x00000000U /*!< Complementary output Idle state: OCxN=0 when MOE=0 */ +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Polarity TIM Input Capture Polarity + * @{ + */ +#define TIM_ICPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING /*!< Capture triggered by rising edge on timer input */ +#define TIM_ICPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING /*!< Capture triggered by falling edge on timer input */ +#define TIM_ICPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE /*!< Capture triggered by both rising and falling edges on timer input*/ +/** + * @} + */ + +/** @defgroup TIM_Encoder_Input_Polarity TIM Encoder Input Polarity + * @{ + */ +#define TIM_ENCODERINPUTPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING /*!< Encoder input with rising edge polarity */ +#define TIM_ENCODERINPUTPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING /*!< Encoder input with falling edge polarity */ +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Selection TIM Input Capture Selection + * @{ + */ +#define TIM_ICSELECTION_DIRECTTI TIM_CCMR1_CC1S_0 /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to IC1, IC2, IC3 or IC4, respectively */ +#define TIM_ICSELECTION_INDIRECTTI TIM_CCMR1_CC1S_1 /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to IC2, IC1, IC4 or IC3, respectively */ +#define TIM_ICSELECTION_TRC TIM_CCMR1_CC1S /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to TRC */ +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Prescaler TIM Input Capture Prescaler + * @{ + */ +#define TIM_ICPSC_DIV1 0x00000000U /*!< Capture performed each time an edge is detected on the capture input */ +#define TIM_ICPSC_DIV2 TIM_CCMR1_IC1PSC_0 /*!< Capture performed once every 2 events */ +#define TIM_ICPSC_DIV4 TIM_CCMR1_IC1PSC_1 /*!< Capture performed once every 4 events */ +#define TIM_ICPSC_DIV8 TIM_CCMR1_IC1PSC /*!< Capture performed once every 8 events */ +/** + * @} + */ + +/** @defgroup TIM_One_Pulse_Mode TIM One Pulse Mode + * @{ + */ +#define TIM_OPMODE_SINGLE TIM_CR1_OPM /*!< Counter stops counting at the next update event */ +#define TIM_OPMODE_REPETITIVE 0x00000000U /*!< Counter is not stopped at update event */ +/** + * @} + */ + +/** @defgroup TIM_Encoder_Mode TIM Encoder Mode + * @{ + */ +#define TIM_ENCODERMODE_TI1 TIM_SMCR_SMS_0 /*!< Quadrature encoder mode 1, x2 mode, counts up/down on TI1FP1 edge depending on TI2FP2 level */ +#define TIM_ENCODERMODE_TI2 TIM_SMCR_SMS_1 /*!< Quadrature encoder mode 2, x2 mode, counts up/down on TI2FP2 edge depending on TI1FP1 level. */ +#define TIM_ENCODERMODE_TI12 (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) /*!< Quadrature encoder mode 3, x4 mode, counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input. */ +/** + * @} + */ + +/** @defgroup TIM_Interrupt_definition TIM interrupt Definition + * @{ + */ +#define TIM_IT_UPDATE TIM_DIER_UIE /*!< Update interrupt */ +#define TIM_IT_CC1 TIM_DIER_CC1IE /*!< Capture/Compare 1 interrupt */ +#define TIM_IT_CC2 TIM_DIER_CC2IE /*!< Capture/Compare 2 interrupt */ +#define TIM_IT_CC3 TIM_DIER_CC3IE /*!< Capture/Compare 3 interrupt */ +#define TIM_IT_CC4 TIM_DIER_CC4IE /*!< Capture/Compare 4 interrupt */ +#define TIM_IT_COM TIM_DIER_COMIE /*!< Commutation interrupt */ +#define TIM_IT_TRIGGER TIM_DIER_TIE /*!< Trigger interrupt */ +#define TIM_IT_BREAK TIM_DIER_BIE /*!< Break interrupt */ +/** + * @} + */ + +/** @defgroup TIM_Commutation_Source TIM Commutation Source + * @{ + */ +#define TIM_COMMUTATION_TRGI TIM_CR2_CCUS /*!< When Capture/compare control bits are preloaded, they are updated by setting the COMG bit or when an rising edge occurs on trigger input */ +#define TIM_COMMUTATION_SOFTWARE 0x00000000U /*!< When Capture/compare control bits are preloaded, they are updated by setting the COMG bit */ +/** + * @} + */ + +/** @defgroup TIM_DMA_sources TIM DMA Sources + * @{ + */ +#define TIM_DMA_UPDATE TIM_DIER_UDE /*!< DMA request is triggered by the update event */ +#define TIM_DMA_CC1 TIM_DIER_CC1DE /*!< DMA request is triggered by the capture/compare macth 1 event */ +#define TIM_DMA_CC2 TIM_DIER_CC2DE /*!< DMA request is triggered by the capture/compare macth 2 event event */ +#define TIM_DMA_CC3 TIM_DIER_CC3DE /*!< DMA request is triggered by the capture/compare macth 3 event event */ +#define TIM_DMA_CC4 TIM_DIER_CC4DE /*!< DMA request is triggered by the capture/compare macth 4 event event */ +#define TIM_DMA_COM TIM_DIER_COMDE /*!< DMA request is triggered by the commutation event */ +#define TIM_DMA_TRIGGER TIM_DIER_TDE /*!< DMA request is triggered by the trigger event */ +/** + * @} + */ + +/** @defgroup TIM_CC_DMA_Request CCx DMA request selection + * @{ + */ +#define TIM_CCDMAREQUEST_CC 0x00000000U /*!< CCx DMA request sent when capture or compare match event occurs */ +#define TIM_CCDMAREQUEST_UPDATE TIM_CR2_CCDS /*!< CCx DMA requests sent when update event occurs */ +/** + * @} + */ + +/** @defgroup TIM_Flag_definition TIM Flag Definition + * @{ + */ +#define TIM_FLAG_UPDATE TIM_SR_UIF /*!< Update interrupt flag */ +#define TIM_FLAG_CC1 TIM_SR_CC1IF /*!< Capture/Compare 1 interrupt flag */ +#define TIM_FLAG_CC2 TIM_SR_CC2IF /*!< Capture/Compare 2 interrupt flag */ +#define TIM_FLAG_CC3 TIM_SR_CC3IF /*!< Capture/Compare 3 interrupt flag */ +#define TIM_FLAG_CC4 TIM_SR_CC4IF /*!< Capture/Compare 4 interrupt flag */ +#define TIM_FLAG_CC5 TIM_SR_CC5IF /*!< Capture/Compare 5 interrupt flag */ +#define TIM_FLAG_CC6 TIM_SR_CC6IF /*!< Capture/Compare 6 interrupt flag */ +#define TIM_FLAG_COM TIM_SR_COMIF /*!< Commutation interrupt flag */ +#define TIM_FLAG_TRIGGER TIM_SR_TIF /*!< Trigger interrupt flag */ +#define TIM_FLAG_BREAK TIM_SR_BIF /*!< Break interrupt flag */ +#define TIM_FLAG_BREAK2 TIM_SR_B2IF /*!< Break 2 interrupt flag */ +#define TIM_FLAG_SYSTEM_BREAK TIM_SR_SBIF /*!< System Break interrupt flag */ +#define TIM_FLAG_CC1OF TIM_SR_CC1OF /*!< Capture 1 overcapture flag */ +#define TIM_FLAG_CC2OF TIM_SR_CC2OF /*!< Capture 2 overcapture flag */ +#define TIM_FLAG_CC3OF TIM_SR_CC3OF /*!< Capture 3 overcapture flag */ +#define TIM_FLAG_CC4OF TIM_SR_CC4OF /*!< Capture 4 overcapture flag */ +/** + * @} + */ + +/** @defgroup TIM_Channel TIM Channel + * @{ + */ +#define TIM_CHANNEL_1 0x00000000U /*!< Capture/compare channel 1 identifier */ +#define TIM_CHANNEL_2 0x00000004U /*!< Capture/compare channel 2 identifier */ +#define TIM_CHANNEL_3 0x00000008U /*!< Capture/compare channel 3 identifier */ +#define TIM_CHANNEL_4 0x0000000CU /*!< Capture/compare channel 4 identifier */ +#define TIM_CHANNEL_5 0x00000010U /*!< Compare channel 5 identifier */ +#define TIM_CHANNEL_6 0x00000014U /*!< Compare channel 6 identifier */ +#define TIM_CHANNEL_ALL 0x0000003CU /*!< Global Capture/compare channel identifier */ +/** + * @} + */ + +/** @defgroup TIM_Clock_Source TIM Clock Source + * @{ + */ +#define TIM_CLOCKSOURCE_INTERNAL TIM_SMCR_ETPS_0 /*!< Internal clock source */ +#define TIM_CLOCKSOURCE_ETRMODE1 TIM_TS_ETRF /*!< External clock source mode 1 (ETRF) */ +#define TIM_CLOCKSOURCE_ETRMODE2 TIM_SMCR_ETPS_1 /*!< External clock source mode 2 */ +#define TIM_CLOCKSOURCE_TI1ED TIM_TS_TI1F_ED /*!< External clock source mode 1 (TTI1FP1 + edge detect.) */ +#define TIM_CLOCKSOURCE_TI1 TIM_TS_TI1FP1 /*!< External clock source mode 1 (TTI1FP1) */ +#define TIM_CLOCKSOURCE_TI2 TIM_TS_TI2FP2 /*!< External clock source mode 1 (TTI2FP2) */ +#define TIM_CLOCKSOURCE_ITR0 TIM_TS_ITR0 /*!< External clock source mode 1 (ITR0) */ +#define TIM_CLOCKSOURCE_ITR1 TIM_TS_ITR1 /*!< External clock source mode 1 (ITR1) */ +#define TIM_CLOCKSOURCE_ITR2 TIM_TS_ITR2 /*!< External clock source mode 1 (ITR2) */ +#define TIM_CLOCKSOURCE_ITR3 TIM_TS_ITR3 /*!< External clock source mode 1 (ITR3) */ +#if defined(USB_BASE) +#define TIM_CLOCKSOURCE_ITR7 TIM_TS_ITR7 /*!< External clock source mode 1 (ITR7) */ +#endif /* USB_BASE */ +/** + * @} + */ + +/** @defgroup TIM_Clock_Polarity TIM Clock Polarity + * @{ + */ +#define TIM_CLOCKPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED /*!< Polarity for ETRx clock sources */ +#define TIM_CLOCKPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED /*!< Polarity for ETRx clock sources */ +#define TIM_CLOCKPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING /*!< Polarity for TIx clock sources */ +#define TIM_CLOCKPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING /*!< Polarity for TIx clock sources */ +#define TIM_CLOCKPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE /*!< Polarity for TIx clock sources */ +/** + * @} + */ + +/** @defgroup TIM_Clock_Prescaler TIM Clock Prescaler + * @{ + */ +#define TIM_CLOCKPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 /*!< No prescaler is used */ +#define TIM_CLOCKPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 /*!< Prescaler for External ETR Clock: Capture performed once every 2 events. */ +#define TIM_CLOCKPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 /*!< Prescaler for External ETR Clock: Capture performed once every 4 events. */ +#define TIM_CLOCKPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 /*!< Prescaler for External ETR Clock: Capture performed once every 8 events. */ +/** + * @} + */ + +/** @defgroup TIM_ClearInput_Polarity TIM Clear Input Polarity + * @{ + */ +#define TIM_CLEARINPUTPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED /*!< Polarity for ETRx pin */ +#define TIM_CLEARINPUTPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED /*!< Polarity for ETRx pin */ +/** + * @} + */ + +/** @defgroup TIM_ClearInput_Prescaler TIM Clear Input Prescaler + * @{ + */ +#define TIM_CLEARINPUTPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 /*!< No prescaler is used */ +#define TIM_CLEARINPUTPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 /*!< Prescaler for External ETR pin: Capture performed once every 2 events. */ +#define TIM_CLEARINPUTPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 /*!< Prescaler for External ETR pin: Capture performed once every 4 events. */ +#define TIM_CLEARINPUTPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 /*!< Prescaler for External ETR pin: Capture performed once every 8 events. */ +/** + * @} + */ + +/** @defgroup TIM_OSSR_Off_State_Selection_for_Run_mode_state TIM OSSR OffState Selection for Run mode state + * @{ + */ +#define TIM_OSSR_ENABLE TIM_BDTR_OSSR /*!< When inactive, OC/OCN outputs are enabled (still controlled by the timer) */ +#define TIM_OSSR_DISABLE 0x00000000U /*!< When inactive, OC/OCN outputs are disabled (not controlled any longer by the timer) */ +/** + * @} + */ + +/** @defgroup TIM_OSSI_Off_State_Selection_for_Idle_mode_state TIM OSSI OffState Selection for Idle mode state + * @{ + */ +#define TIM_OSSI_ENABLE TIM_BDTR_OSSI /*!< When inactive, OC/OCN outputs are enabled (still controlled by the timer) */ +#define TIM_OSSI_DISABLE 0x00000000U /*!< When inactive, OC/OCN outputs are disabled (not controlled any longer by the timer) */ +/** + * @} + */ +/** @defgroup TIM_Lock_level TIM Lock level + * @{ + */ +#define TIM_LOCKLEVEL_OFF 0x00000000U /*!< LOCK OFF */ +#define TIM_LOCKLEVEL_1 TIM_BDTR_LOCK_0 /*!< LOCK Level 1 */ +#define TIM_LOCKLEVEL_2 TIM_BDTR_LOCK_1 /*!< LOCK Level 2 */ +#define TIM_LOCKLEVEL_3 TIM_BDTR_LOCK /*!< LOCK Level 3 */ +/** + * @} + */ + +/** @defgroup TIM_Break_Input_enable_disable TIM Break Input Enable + * @{ + */ +#define TIM_BREAK_ENABLE TIM_BDTR_BKE /*!< Break input BRK is enabled */ +#define TIM_BREAK_DISABLE 0x00000000U /*!< Break input BRK is disabled */ +/** + * @} + */ + +/** @defgroup TIM_Break_Polarity TIM Break Input Polarity + * @{ + */ +#define TIM_BREAKPOLARITY_LOW 0x00000000U /*!< Break input BRK is active low */ +#define TIM_BREAKPOLARITY_HIGH TIM_BDTR_BKP /*!< Break input BRK is active high */ +/** + * @} + */ + +/** @defgroup TIM_Break_Input_AF_Mode TIM Break Input Alternate Function Mode + * @{ + */ +#define TIM_BREAK_AFMODE_INPUT 0x00000000U /*!< Break input BRK in input mode */ +#define TIM_BREAK_AFMODE_BIDIRECTIONAL TIM_BDTR_BKBID /*!< Break input BRK in bidirectional mode */ +/** + * @} + */ + +/** @defgroup TIM_Break2_Input_enable_disable TIM Break input 2 Enable + * @{ + */ +#define TIM_BREAK2_DISABLE 0x00000000U /*!< Break input BRK2 is disabled */ +#define TIM_BREAK2_ENABLE TIM_BDTR_BK2E /*!< Break input BRK2 is enabled */ +/** + * @} + */ + +/** @defgroup TIM_Break2_Polarity TIM Break Input 2 Polarity + * @{ + */ +#define TIM_BREAK2POLARITY_LOW 0x00000000U /*!< Break input BRK2 is active low */ +#define TIM_BREAK2POLARITY_HIGH TIM_BDTR_BK2P /*!< Break input BRK2 is active high */ +/** + * @} + */ + +/** @defgroup TIM_Break2_Input_AF_Mode TIM Break2 Input Alternate Function Mode + * @{ + */ +#define TIM_BREAK2_AFMODE_INPUT 0x00000000U /*!< Break2 input BRK2 in input mode */ +#define TIM_BREAK2_AFMODE_BIDIRECTIONAL TIM_BDTR_BK2BID /*!< Break2 input BRK2 in bidirectional mode */ +/** + * @} + */ + +/** @defgroup TIM_AOE_Bit_Set_Reset TIM Automatic Output Enable + * @{ + */ +#define TIM_AUTOMATICOUTPUT_DISABLE 0x00000000U /*!< MOE can be set only by software */ +#define TIM_AUTOMATICOUTPUT_ENABLE TIM_BDTR_AOE /*!< MOE can be set by software or automatically at the next update event (if none of the break inputs BRK and BRK2 is active) */ +/** + * @} + */ + +/** @defgroup TIM_Group_Channel5 TIM Group Channel 5 and Channel 1, 2 or 3 + * @{ + */ +#define TIM_GROUPCH5_NONE 0x00000000U /*!< No effect of OC5REF on OC1REFC, OC2REFC and OC3REFC */ +#define TIM_GROUPCH5_OC1REFC TIM_CCR5_GC5C1 /*!< OC1REFC is the logical AND of OC1REFC and OC5REF */ +#define TIM_GROUPCH5_OC2REFC TIM_CCR5_GC5C2 /*!< OC2REFC is the logical AND of OC2REFC and OC5REF */ +#define TIM_GROUPCH5_OC3REFC TIM_CCR5_GC5C3 /*!< OC3REFC is the logical AND of OC3REFC and OC5REF */ +/** + * @} + */ + +/** @defgroup TIM_Master_Mode_Selection TIM Master Mode Selection + * @{ + */ +#define TIM_TRGO_RESET 0x00000000U /*!< TIMx_EGR.UG bit is used as trigger output (TRGO) */ +#define TIM_TRGO_ENABLE TIM_CR2_MMS_0 /*!< TIMx_CR1.CEN bit is used as trigger output (TRGO) */ +#define TIM_TRGO_UPDATE TIM_CR2_MMS_1 /*!< Update event is used as trigger output (TRGO) */ +#define TIM_TRGO_OC1 (TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!< Capture or a compare match 1 is used as trigger output (TRGO) */ +#define TIM_TRGO_OC1REF TIM_CR2_MMS_2 /*!< OC1REF signal is used as trigger output (TRGO) */ +#define TIM_TRGO_OC2REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_0) /*!< OC2REF signal is used as trigger output(TRGO) */ +#define TIM_TRGO_OC3REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1) /*!< OC3REF signal is used as trigger output(TRGO) */ +#define TIM_TRGO_OC4REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!< OC4REF signal is used as trigger output(TRGO) */ +/** + * @} + */ + +/** @defgroup TIM_Master_Mode_Selection_2 TIM Master Mode Selection 2 (TRGO2) + * @{ + */ +#define TIM_TRGO2_RESET 0x00000000U /*!< TIMx_EGR.UG bit is used as trigger output (TRGO2) */ +#define TIM_TRGO2_ENABLE TIM_CR2_MMS2_0 /*!< TIMx_CR1.CEN bit is used as trigger output (TRGO2) */ +#define TIM_TRGO2_UPDATE TIM_CR2_MMS2_1 /*!< Update event is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC1 (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) /*!< Capture or a compare match 1 is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC1REF TIM_CR2_MMS2_2 /*!< OC1REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC2REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0) /*!< OC2REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC3REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1) /*!< OC3REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC4REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) /*!< OC4REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC5REF TIM_CR2_MMS2_3 /*!< OC5REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC6REF (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0) /*!< OC6REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC4REF_RISINGFALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1) /*!< OC4REF rising or falling edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC6REF_RISINGFALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) /*!< OC6REF rising or falling edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC4REF_RISING_OC6REF_RISING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2) /*!< OC4REF or OC6REF rising edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0) /*!< OC4REF rising or OC6REF falling edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC5REF_RISING_OC6REF_RISING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1) /*!< OC5REF or OC6REF rising edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) /*!< OC5REF or OC6REF rising edges generate pulses on TRGO2 */ +/** + * @} + */ + +/** @defgroup TIM_Master_Slave_Mode TIM Master/Slave Mode + * @{ + */ +#define TIM_MASTERSLAVEMODE_ENABLE TIM_SMCR_MSM /*!< No action */ +#define TIM_MASTERSLAVEMODE_DISABLE 0x00000000U /*!< Master/slave mode is selected */ +/** + * @} + */ + +/** @defgroup TIM_Slave_Mode TIM Slave mode + * @{ + */ +#define TIM_SLAVEMODE_DISABLE 0x00000000U /*!< Slave mode disabled */ +#define TIM_SLAVEMODE_RESET TIM_SMCR_SMS_2 /*!< Reset Mode */ +#define TIM_SLAVEMODE_GATED (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0) /*!< Gated Mode */ +#define TIM_SLAVEMODE_TRIGGER (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1) /*!< Trigger Mode */ +#define TIM_SLAVEMODE_EXTERNAL1 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) /*!< External Clock Mode 1 */ +#define TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3 /*!< Combined reset + trigger mode */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_and_PWM_modes TIM Output Compare and PWM Modes + * @{ + */ +#define TIM_OCMODE_TIMING 0x00000000U /*!< Frozen */ +#define TIM_OCMODE_ACTIVE TIM_CCMR1_OC1M_0 /*!< Set channel to active level on match */ +#define TIM_OCMODE_INACTIVE TIM_CCMR1_OC1M_1 /*!< Set channel to inactive level on match */ +#define TIM_OCMODE_TOGGLE (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) /*!< Toggle */ +#define TIM_OCMODE_PWM1 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1) /*!< PWM mode 1 */ +#define TIM_OCMODE_PWM2 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) /*!< PWM mode 2 */ +#define TIM_OCMODE_FORCED_ACTIVE (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0) /*!< Force active level */ +#define TIM_OCMODE_FORCED_INACTIVE TIM_CCMR1_OC1M_2 /*!< Force inactive level */ +#define TIM_OCMODE_RETRIGERRABLE_OPM1 TIM_CCMR1_OC1M_3 /*!< Retrigerrable OPM mode 1 */ +#define TIM_OCMODE_RETRIGERRABLE_OPM2 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0) /*!< Retrigerrable OPM mode 2 */ +#define TIM_OCMODE_COMBINED_PWM1 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2) /*!< Combined PWM mode 1 */ +#define TIM_OCMODE_COMBINED_PWM2 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2) /*!< Combined PWM mode 2 */ +#define TIM_OCMODE_ASSYMETRIC_PWM1 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2) /*!< Asymmetric PWM mode 1 */ +#define TIM_OCMODE_ASSYMETRIC_PWM2 TIM_CCMR1_OC1M /*!< Asymmetric PWM mode 2 */ +/** + * @} + */ + +/** @defgroup TIM_Trigger_Selection TIM Trigger Selection + * @{ + */ +#define TIM_TS_ITR0 0x00000000U /*!< Internal Trigger 0 (ITR0) */ +#define TIM_TS_ITR1 TIM_SMCR_TS_0 /*!< Internal Trigger 1 (ITR1) */ +#define TIM_TS_ITR2 TIM_SMCR_TS_1 /*!< Internal Trigger 2 (ITR2) */ +#define TIM_TS_ITR3 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1) /*!< Internal Trigger 3 (ITR3) */ +#if defined(USB_BASE) +#define TIM_TS_ITR7 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_3) /*!< Internal Trigger 7 (ITR7) */ +#endif /* USB_BASE */ +#define TIM_TS_TI1F_ED TIM_SMCR_TS_2 /*!< TI1 Edge Detector (TI1F_ED) */ +#define TIM_TS_TI1FP1 (TIM_SMCR_TS_0 | TIM_SMCR_TS_2) /*!< Filtered Timer Input 1 (TI1FP1) */ +#define TIM_TS_TI2FP2 (TIM_SMCR_TS_1 | TIM_SMCR_TS_2) /*!< Filtered Timer Input 2 (TI2FP2) */ +#define TIM_TS_ETRF (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_2) /*!< Filtered External Trigger input (ETRF) */ +#define TIM_TS_NONE 0x0000FFFFU /*!< No trigger selected */ +/** + * @} + */ + +/** @defgroup TIM_Trigger_Polarity TIM Trigger Polarity + * @{ + */ +#define TIM_TRIGGERPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED /*!< Polarity for ETRx trigger sources */ +#define TIM_TRIGGERPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED /*!< Polarity for ETRx trigger sources */ +#define TIM_TRIGGERPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING /*!< Polarity for TIxFPx or TI1_ED trigger sources */ +#define TIM_TRIGGERPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING /*!< Polarity for TIxFPx or TI1_ED trigger sources */ +#define TIM_TRIGGERPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE /*!< Polarity for TIxFPx or TI1_ED trigger sources */ +/** + * @} + */ + +/** @defgroup TIM_Trigger_Prescaler TIM Trigger Prescaler + * @{ + */ +#define TIM_TRIGGERPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 /*!< No prescaler is used */ +#define TIM_TRIGGERPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 /*!< Prescaler for External ETR Trigger: Capture performed once every 2 events. */ +#define TIM_TRIGGERPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 /*!< Prescaler for External ETR Trigger: Capture performed once every 4 events. */ +#define TIM_TRIGGERPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 /*!< Prescaler for External ETR Trigger: Capture performed once every 8 events. */ +/** + * @} + */ + +/** @defgroup TIM_TI1_Selection TIM TI1 Input Selection + * @{ + */ +#define TIM_TI1SELECTION_CH1 0x00000000U /*!< The TIMx_CH1 pin is connected to TI1 input */ +#define TIM_TI1SELECTION_XORCOMBINATION TIM_CR2_TI1S /*!< The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination) */ +/** + * @} + */ + +/** @defgroup TIM_DMA_Burst_Length TIM DMA Burst Length + * @{ + */ +#define TIM_DMABURSTLENGTH_1TRANSFER 0x00000000U /*!< The transfer is done to 1 register starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_2TRANSFERS 0x00000100U /*!< The transfer is done to 2 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_3TRANSFERS 0x00000200U /*!< The transfer is done to 3 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_4TRANSFERS 0x00000300U /*!< The transfer is done to 4 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_5TRANSFERS 0x00000400U /*!< The transfer is done to 5 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_6TRANSFERS 0x00000500U /*!< The transfer is done to 6 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_7TRANSFERS 0x00000600U /*!< The transfer is done to 7 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_8TRANSFERS 0x00000700U /*!< The transfer is done to 8 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_9TRANSFERS 0x00000800U /*!< The transfer is done to 9 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_10TRANSFERS 0x00000900U /*!< The transfer is done to 10 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_11TRANSFERS 0x00000A00U /*!< The transfer is done to 11 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_12TRANSFERS 0x00000B00U /*!< The transfer is done to 12 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_13TRANSFERS 0x00000C00U /*!< The transfer is done to 13 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_14TRANSFERS 0x00000D00U /*!< The transfer is done to 14 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_15TRANSFERS 0x00000E00U /*!< The transfer is done to 15 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_16TRANSFERS 0x00000F00U /*!< The transfer is done to 16 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_17TRANSFERS 0x00001000U /*!< The transfer is done to 17 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_18TRANSFERS 0x00001100U /*!< The transfer is done to 18 registers starting from TIMx_CR1 + TIMx_DCR.DBA */ +/** + * @} + */ + +/** @defgroup DMA_Handle_index TIM DMA Handle Index + * @{ + */ +#define TIM_DMA_ID_UPDATE ((uint16_t) 0x0000) /*!< Index of the DMA handle used for Update DMA requests */ +#define TIM_DMA_ID_CC1 ((uint16_t) 0x0001) /*!< Index of the DMA handle used for Capture/Compare 1 DMA requests */ +#define TIM_DMA_ID_CC2 ((uint16_t) 0x0002) /*!< Index of the DMA handle used for Capture/Compare 2 DMA requests */ +#define TIM_DMA_ID_CC3 ((uint16_t) 0x0003) /*!< Index of the DMA handle used for Capture/Compare 3 DMA requests */ +#define TIM_DMA_ID_CC4 ((uint16_t) 0x0004) /*!< Index of the DMA handle used for Capture/Compare 4 DMA requests */ +#define TIM_DMA_ID_COMMUTATION ((uint16_t) 0x0005) /*!< Index of the DMA handle used for Commutation DMA requests */ +#define TIM_DMA_ID_TRIGGER ((uint16_t) 0x0006) /*!< Index of the DMA handle used for Trigger DMA requests */ +/** + * @} + */ + +/** @defgroup Channel_CC_State TIM Capture/Compare Channel State + * @{ + */ +#define TIM_CCx_ENABLE 0x00000001U /*!< Input or output channel is enabled */ +#define TIM_CCx_DISABLE 0x00000000U /*!< Input or output channel is disabled */ +#define TIM_CCxN_ENABLE 0x00000004U /*!< Complementary output channel is enabled */ +#define TIM_CCxN_DISABLE 0x00000000U /*!< Complementary output channel is enabled */ +/** + * @} + */ + +/** @defgroup TIM_Break_System TIM Break System + * @{ + */ +#define TIM_BREAK_SYSTEM_ECC SYSCFG_CFGR2_ECCL /*!< Enables and locks the ECC error signal with Break Input of TIM1/15/16/17 */ +#define TIM_BREAK_SYSTEM_PVD SYSCFG_CFGR2_PVDL /*!< Enables and locks the PVD connection with TIM1/15/16/17 Break Input and also the PVDE and PLS bits of the Power Control Interface */ +#define TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR SYSCFG_CFGR2_SPL /*!< Enables and locks the SRAM_PARITY error signal with Break Input of TIM1/15/16/17 */ +#define TIM_BREAK_SYSTEM_LOCKUP SYSCFG_CFGR2_CLL /*!< Enables and locks the LOCKUP output of CortexM4 with Break Input of TIM1/15/16/17 */ +/** + * @} + */ + +/** + * @} + */ +/* End of exported constants -------------------------------------------------*/ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup TIM_Exported_Macros TIM Exported Macros + * @{ + */ + +/** @brief Reset TIM handle state. + * @param __HANDLE__ TIM handle. + * @retval None + */ +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +#define __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do { \ + (__HANDLE__)->State = HAL_TIM_STATE_RESET; \ + (__HANDLE__)->ChannelState[0] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[1] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[2] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[3] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[4] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[5] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[0] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[1] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[2] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[3] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->DMABurstState = HAL_DMA_BURST_STATE_RESET; \ + (__HANDLE__)->Base_MspInitCallback = NULL; \ + (__HANDLE__)->Base_MspDeInitCallback = NULL; \ + (__HANDLE__)->IC_MspInitCallback = NULL; \ + (__HANDLE__)->IC_MspDeInitCallback = NULL; \ + (__HANDLE__)->OC_MspInitCallback = NULL; \ + (__HANDLE__)->OC_MspDeInitCallback = NULL; \ + (__HANDLE__)->PWM_MspInitCallback = NULL; \ + (__HANDLE__)->PWM_MspDeInitCallback = NULL; \ + (__HANDLE__)->OnePulse_MspInitCallback = NULL; \ + (__HANDLE__)->OnePulse_MspDeInitCallback = NULL; \ + (__HANDLE__)->Encoder_MspInitCallback = NULL; \ + (__HANDLE__)->Encoder_MspDeInitCallback = NULL; \ + (__HANDLE__)->HallSensor_MspInitCallback = NULL; \ + (__HANDLE__)->HallSensor_MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do { \ + (__HANDLE__)->State = HAL_TIM_STATE_RESET; \ + (__HANDLE__)->ChannelState[0] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[1] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[2] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[3] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[4] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelState[5] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[0] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[1] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[2] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->ChannelNState[3] = HAL_TIM_CHANNEL_STATE_RESET; \ + (__HANDLE__)->DMABurstState = HAL_DMA_BURST_STATE_RESET; \ + } while(0) +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @brief Enable the TIM peripheral. + * @param __HANDLE__ TIM handle + * @retval None + */ +#define __HAL_TIM_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN)) + +/** + * @brief Enable the TIM main Output. + * @param __HANDLE__ TIM handle + * @retval None + */ +#define __HAL_TIM_MOE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE)) + +/** + * @brief Disable the TIM peripheral. + * @param __HANDLE__ TIM handle + * @retval None + */ +#define __HAL_TIM_DISABLE(__HANDLE__) \ + do { \ + if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) \ + { \ + if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) \ + { \ + (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); \ + } \ + } \ + } while(0) + +/** + * @brief Disable the TIM main Output. + * @param __HANDLE__ TIM handle + * @retval None + * @note The Main Output Enable of a timer instance is disabled only if all the CCx and CCxN channels have been + * disabled + */ +#define __HAL_TIM_MOE_DISABLE(__HANDLE__) \ + do { \ + if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) \ + { \ + if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) \ + { \ + (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); \ + } \ + } \ + } while(0) + +/** + * @brief Disable the TIM main Output. + * @param __HANDLE__ TIM handle + * @retval None + * @note The Main Output Enable of a timer instance is disabled unconditionally + */ +#define __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(__HANDLE__) (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE) + +/** @brief Enable the specified TIM interrupt. + * @param __HANDLE__ specifies the TIM Handle. + * @param __INTERRUPT__ specifies the TIM interrupt source to enable. + * This parameter can be one of the following values: + * @arg TIM_IT_UPDATE: Update interrupt + * @arg TIM_IT_CC1: Capture/Compare 1 interrupt + * @arg TIM_IT_CC2: Capture/Compare 2 interrupt + * @arg TIM_IT_CC3: Capture/Compare 3 interrupt + * @arg TIM_IT_CC4: Capture/Compare 4 interrupt + * @arg TIM_IT_COM: Commutation interrupt + * @arg TIM_IT_TRIGGER: Trigger interrupt + * @arg TIM_IT_BREAK: Break interrupt + * @retval None + */ +#define __HAL_TIM_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__)) + +/** @brief Disable the specified TIM interrupt. + * @param __HANDLE__ specifies the TIM Handle. + * @param __INTERRUPT__ specifies the TIM interrupt source to disable. + * This parameter can be one of the following values: + * @arg TIM_IT_UPDATE: Update interrupt + * @arg TIM_IT_CC1: Capture/Compare 1 interrupt + * @arg TIM_IT_CC2: Capture/Compare 2 interrupt + * @arg TIM_IT_CC3: Capture/Compare 3 interrupt + * @arg TIM_IT_CC4: Capture/Compare 4 interrupt + * @arg TIM_IT_COM: Commutation interrupt + * @arg TIM_IT_TRIGGER: Trigger interrupt + * @arg TIM_IT_BREAK: Break interrupt + * @retval None + */ +#define __HAL_TIM_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__)) + +/** @brief Enable the specified DMA request. + * @param __HANDLE__ specifies the TIM Handle. + * @param __DMA__ specifies the TIM DMA request to enable. + * This parameter can be one of the following values: + * @arg TIM_DMA_UPDATE: Update DMA request + * @arg TIM_DMA_CC1: Capture/Compare 1 DMA request + * @arg TIM_DMA_CC2: Capture/Compare 2 DMA request + * @arg TIM_DMA_CC3: Capture/Compare 3 DMA request + * @arg TIM_DMA_CC4: Capture/Compare 4 DMA request + * @arg TIM_DMA_COM: Commutation DMA request + * @arg TIM_DMA_TRIGGER: Trigger DMA request + * @retval None + */ +#define __HAL_TIM_ENABLE_DMA(__HANDLE__, __DMA__) ((__HANDLE__)->Instance->DIER |= (__DMA__)) + +/** @brief Disable the specified DMA request. + * @param __HANDLE__ specifies the TIM Handle. + * @param __DMA__ specifies the TIM DMA request to disable. + * This parameter can be one of the following values: + * @arg TIM_DMA_UPDATE: Update DMA request + * @arg TIM_DMA_CC1: Capture/Compare 1 DMA request + * @arg TIM_DMA_CC2: Capture/Compare 2 DMA request + * @arg TIM_DMA_CC3: Capture/Compare 3 DMA request + * @arg TIM_DMA_CC4: Capture/Compare 4 DMA request + * @arg TIM_DMA_COM: Commutation DMA request + * @arg TIM_DMA_TRIGGER: Trigger DMA request + * @retval None + */ +#define __HAL_TIM_DISABLE_DMA(__HANDLE__, __DMA__) ((__HANDLE__)->Instance->DIER &= ~(__DMA__)) + +/** @brief Check whether the specified TIM interrupt flag is set or not. + * @param __HANDLE__ specifies the TIM Handle. + * @param __FLAG__ specifies the TIM interrupt flag to check. + * This parameter can be one of the following values: + * @arg TIM_FLAG_UPDATE: Update interrupt flag + * @arg TIM_FLAG_CC1: Capture/Compare 1 interrupt flag + * @arg TIM_FLAG_CC2: Capture/Compare 2 interrupt flag + * @arg TIM_FLAG_CC3: Capture/Compare 3 interrupt flag + * @arg TIM_FLAG_CC4: Capture/Compare 4 interrupt flag + * @arg TIM_FLAG_CC5: Compare 5 interrupt flag + * @arg TIM_FLAG_CC6: Compare 6 interrupt flag + * @arg TIM_FLAG_COM: Commutation interrupt flag + * @arg TIM_FLAG_TRIGGER: Trigger interrupt flag + * @arg TIM_FLAG_BREAK: Break interrupt flag + * @arg TIM_FLAG_BREAK2: Break 2 interrupt flag + * @arg TIM_FLAG_SYSTEM_BREAK: System Break interrupt flag + * @arg TIM_FLAG_CC1OF: Capture/Compare 1 overcapture flag + * @arg TIM_FLAG_CC2OF: Capture/Compare 2 overcapture flag + * @arg TIM_FLAG_CC3OF: Capture/Compare 3 overcapture flag + * @arg TIM_FLAG_CC4OF: Capture/Compare 4 overcapture flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_TIM_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__)) + +/** @brief Clear the specified TIM interrupt flag. + * @param __HANDLE__ specifies the TIM Handle. + * @param __FLAG__ specifies the TIM interrupt flag to clear. + * This parameter can be one of the following values: + * @arg TIM_FLAG_UPDATE: Update interrupt flag + * @arg TIM_FLAG_CC1: Capture/Compare 1 interrupt flag + * @arg TIM_FLAG_CC2: Capture/Compare 2 interrupt flag + * @arg TIM_FLAG_CC3: Capture/Compare 3 interrupt flag + * @arg TIM_FLAG_CC4: Capture/Compare 4 interrupt flag + * @arg TIM_FLAG_CC5: Compare 5 interrupt flag + * @arg TIM_FLAG_CC6: Compare 6 interrupt flag + * @arg TIM_FLAG_COM: Commutation interrupt flag + * @arg TIM_FLAG_TRIGGER: Trigger interrupt flag + * @arg TIM_FLAG_BREAK: Break interrupt flag + * @arg TIM_FLAG_BREAK2: Break 2 interrupt flag + * @arg TIM_FLAG_SYSTEM_BREAK: System Break interrupt flag + * @arg TIM_FLAG_CC1OF: Capture/Compare 1 overcapture flag + * @arg TIM_FLAG_CC2OF: Capture/Compare 2 overcapture flag + * @arg TIM_FLAG_CC3OF: Capture/Compare 3 overcapture flag + * @arg TIM_FLAG_CC4OF: Capture/Compare 4 overcapture flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_TIM_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__)) + +/** + * @brief Check whether the specified TIM interrupt source is enabled or not. + * @param __HANDLE__ TIM handle + * @param __INTERRUPT__ specifies the TIM interrupt source to check. + * This parameter can be one of the following values: + * @arg TIM_IT_UPDATE: Update interrupt + * @arg TIM_IT_CC1: Capture/Compare 1 interrupt + * @arg TIM_IT_CC2: Capture/Compare 2 interrupt + * @arg TIM_IT_CC3: Capture/Compare 3 interrupt + * @arg TIM_IT_CC4: Capture/Compare 4 interrupt + * @arg TIM_IT_COM: Commutation interrupt + * @arg TIM_IT_TRIGGER: Trigger interrupt + * @arg TIM_IT_BREAK: Break interrupt + * @retval The state of TIM_IT (SET or RESET). + */ +#define __HAL_TIM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) \ + == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Clear the TIM interrupt pending bits. + * @param __HANDLE__ TIM handle + * @param __INTERRUPT__ specifies the interrupt pending bit to clear. + * This parameter can be one of the following values: + * @arg TIM_IT_UPDATE: Update interrupt + * @arg TIM_IT_CC1: Capture/Compare 1 interrupt + * @arg TIM_IT_CC2: Capture/Compare 2 interrupt + * @arg TIM_IT_CC3: Capture/Compare 3 interrupt + * @arg TIM_IT_CC4: Capture/Compare 4 interrupt + * @arg TIM_IT_COM: Commutation interrupt + * @arg TIM_IT_TRIGGER: Trigger interrupt + * @arg TIM_IT_BREAK: Break interrupt + * @retval None + */ +#define __HAL_TIM_CLEAR_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__)) + +/** + * @brief Force a continuous copy of the update interrupt flag (UIF) into the timer counter register (bit 31). + * @note This allows both the counter value and a potential roll-over condition signalled by the UIFCPY flag to be read + * in an atomic way. + * @param __HANDLE__ TIM handle. + * @retval None +mode. + */ +#define __HAL_TIM_UIFREMAP_ENABLE(__HANDLE__) (((__HANDLE__)->Instance->CR1 |= TIM_CR1_UIFREMAP)) + +/** + * @brief Disable update interrupt flag (UIF) remapping. + * @param __HANDLE__ TIM handle. + * @retval None +mode. + */ +#define __HAL_TIM_UIFREMAP_DISABLE(__HANDLE__) (((__HANDLE__)->Instance->CR1 &= ~TIM_CR1_UIFREMAP)) + +/** + * @brief Get update interrupt flag (UIF) copy status. + * @param __COUNTER__ Counter value. + * @retval The state of UIFCPY (TRUE or FALSE). +mode. + */ +#define __HAL_TIM_GET_UIFCPY(__COUNTER__) (((__COUNTER__) & (TIM_CNT_UIFCPY)) == (TIM_CNT_UIFCPY)) + +/** + * @brief Indicates whether or not the TIM Counter is used as downcounter. + * @param __HANDLE__ TIM handle. + * @retval False (Counter used as upcounter) or True (Counter used as downcounter) + * @note This macro is particularly useful to get the counting mode when the timer operates in Center-aligned mode + * or Encoder mode. + */ +#define __HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__) (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR)) + +/** + * @brief Set the TIM Prescaler on runtime. + * @param __HANDLE__ TIM handle. + * @param __PRESC__ specifies the Prescaler new value. + * @retval None + */ +#define __HAL_TIM_SET_PRESCALER(__HANDLE__, __PRESC__) ((__HANDLE__)->Instance->PSC = (__PRESC__)) + +/** + * @brief Set the TIM Counter Register value on runtime. + * Note Please check if the bit 31 of CNT register is used as UIF copy or not, this may affect the counter range in + * case of 32 bits counter TIM instance. + * Bit 31 of CNT can be enabled/disabled using __HAL_TIM_UIFREMAP_ENABLE()/__HAL_TIM_UIFREMAP_DISABLE() macros. + * @param __HANDLE__ TIM handle. + * @param __COUNTER__ specifies the Counter register new value. + * @retval None + */ +#define __HAL_TIM_SET_COUNTER(__HANDLE__, __COUNTER__) ((__HANDLE__)->Instance->CNT = (__COUNTER__)) + +/** + * @brief Get the TIM Counter Register value on runtime. + * @param __HANDLE__ TIM handle. + * @retval 16-bit or 32-bit value of the timer counter register (TIMx_CNT) + */ +#define __HAL_TIM_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNT) + +/** + * @brief Set the TIM Autoreload Register value on runtime without calling another time any Init function. + * @param __HANDLE__ TIM handle. + * @param __AUTORELOAD__ specifies the Counter register new value. + * @retval None + */ +#define __HAL_TIM_SET_AUTORELOAD(__HANDLE__, __AUTORELOAD__) \ + do{ \ + (__HANDLE__)->Instance->ARR = (__AUTORELOAD__); \ + (__HANDLE__)->Init.Period = (__AUTORELOAD__); \ + } while(0) + +/** + * @brief Get the TIM Autoreload Register value on runtime. + * @param __HANDLE__ TIM handle. + * @retval 16-bit or 32-bit value of the timer auto-reload register(TIMx_ARR) + */ +#define __HAL_TIM_GET_AUTORELOAD(__HANDLE__) ((__HANDLE__)->Instance->ARR) + +/** + * @brief Set the TIM Clock Division value on runtime without calling another time any Init function. + * @param __HANDLE__ TIM handle. + * @param __CKD__ specifies the clock division value. + * This parameter can be one of the following value: + * @arg TIM_CLOCKDIVISION_DIV1: tDTS=tCK_INT + * @arg TIM_CLOCKDIVISION_DIV2: tDTS=2*tCK_INT + * @arg TIM_CLOCKDIVISION_DIV4: tDTS=4*tCK_INT + * @retval None + */ +#define __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__, __CKD__) \ + do{ \ + (__HANDLE__)->Instance->CR1 &= (~TIM_CR1_CKD); \ + (__HANDLE__)->Instance->CR1 |= (__CKD__); \ + (__HANDLE__)->Init.ClockDivision = (__CKD__); \ + } while(0) + +/** + * @brief Get the TIM Clock Division value on runtime. + * @param __HANDLE__ TIM handle. + * @retval The clock division can be one of the following values: + * @arg TIM_CLOCKDIVISION_DIV1: tDTS=tCK_INT + * @arg TIM_CLOCKDIVISION_DIV2: tDTS=2*tCK_INT + * @arg TIM_CLOCKDIVISION_DIV4: tDTS=4*tCK_INT + */ +#define __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__) ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD) + +/** + * @brief Set the TIM Input Capture prescaler on runtime without calling another time HAL_TIM_IC_ConfigChannel() + * function. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @param __ICPSC__ specifies the Input Capture4 prescaler new value. + * This parameter can be one of the following values: + * @arg TIM_ICPSC_DIV1: no prescaler + * @arg TIM_ICPSC_DIV2: capture is done once every 2 events + * @arg TIM_ICPSC_DIV4: capture is done once every 4 events + * @arg TIM_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +#define __HAL_TIM_SET_ICPRESCALER(__HANDLE__, __CHANNEL__, __ICPSC__) \ + do{ \ + TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__)); \ + TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); \ + } while(0) + +/** + * @brief Get the TIM Input Capture prescaler on runtime. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: get input capture 1 prescaler value + * @arg TIM_CHANNEL_2: get input capture 2 prescaler value + * @arg TIM_CHANNEL_3: get input capture 3 prescaler value + * @arg TIM_CHANNEL_4: get input capture 4 prescaler value + * @retval The input capture prescaler can be one of the following values: + * @arg TIM_ICPSC_DIV1: no prescaler + * @arg TIM_ICPSC_DIV2: capture is done once every 2 events + * @arg TIM_ICPSC_DIV4: capture is done once every 4 events + * @arg TIM_ICPSC_DIV8: capture is done once every 8 events + */ +#define __HAL_TIM_GET_ICPRESCALER(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) :\ + (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U) + +/** + * @brief Set the TIM Capture Compare Register value on runtime without calling another time ConfigChannel function. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @param __COMPARE__ specifies the Capture Compare register new value. + * @retval None + */ +#define __HAL_TIM_SET_COMPARE(__HANDLE__, __CHANNEL__, __COMPARE__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1 = (__COMPARE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2 = (__COMPARE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3 = (__COMPARE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCR4 = (__COMPARE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5 = (__COMPARE__)) :\ + ((__HANDLE__)->Instance->CCR6 = (__COMPARE__))) + +/** + * @brief Get the TIM Capture Compare Register value on runtime. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channel associated with the capture compare register + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: get capture/compare 1 register value + * @arg TIM_CHANNEL_2: get capture/compare 2 register value + * @arg TIM_CHANNEL_3: get capture/compare 3 register value + * @arg TIM_CHANNEL_4: get capture/compare 4 register value + * @arg TIM_CHANNEL_5: get capture/compare 5 register value + * @arg TIM_CHANNEL_6: get capture/compare 6 register value + * @retval 16-bit or 32-bit value of the capture/compare register (TIMx_CCRy) + */ +#define __HAL_TIM_GET_COMPARE(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCR4) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5) :\ + ((__HANDLE__)->Instance->CCR6)) + +/** + * @brief Set the TIM Output compare preload. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval None + */ +#define __HAL_TIM_ENABLE_OCxPRELOAD(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC5PE) :\ + ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC6PE)) + +/** + * @brief Reset the TIM Output compare preload. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval None + */ +#define __HAL_TIM_DISABLE_OCxPRELOAD(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC5PE) :\ + ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC6PE)) + +/** + * @brief Enable fast mode for a given channel. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @note When fast mode is enabled an active edge on the trigger input acts + * like a compare match on CCx output. Delay to sample the trigger + * input and to activate CCx output is reduced to 3 clock cycles. + * @note Fast mode acts only if the channel is configured in PWM1 or PWM2 mode. + * @retval None + */ +#define __HAL_TIM_ENABLE_OCxFAST(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC5FE) :\ + ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC6FE)) + +/** + * @brief Disable fast mode for a given channel. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @note When fast mode is disabled CCx output behaves normally depending + * on counter and CCRx values even when the trigger is ON. The minimum + * delay to activate CCx output when an active edge occurs on the + * trigger input is 5 clock cycles. + * @retval None + */ +#define __HAL_TIM_DISABLE_OCxFAST(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE) :\ + ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE)) + +/** + * @brief Set the Update Request Source (URS) bit of the TIMx_CR1 register. + * @param __HANDLE__ TIM handle. + * @note When the URS bit of the TIMx_CR1 register is set, only counter + * overflow/underflow generates an update interrupt or DMA request (if + * enabled) + * @retval None + */ +#define __HAL_TIM_URS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|= TIM_CR1_URS) + +/** + * @brief Reset the Update Request Source (URS) bit of the TIMx_CR1 register. + * @param __HANDLE__ TIM handle. + * @note When the URS bit of the TIMx_CR1 register is reset, any of the + * following events generate an update interrupt or DMA request (if + * enabled): + * _ Counter overflow underflow + * _ Setting the UG bit + * _ Update generation through the slave mode controller + * @retval None + */ +#define __HAL_TIM_URS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1&=~TIM_CR1_URS) + +/** + * @brief Set the TIM Capture x input polarity on runtime. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @param __POLARITY__ Polarity for TIx source + * @arg TIM_INPUTCHANNELPOLARITY_RISING: Rising Edge + * @arg TIM_INPUTCHANNELPOLARITY_FALLING: Falling Edge + * @arg TIM_INPUTCHANNELPOLARITY_BOTHEDGE: Rising and Falling Edge + * @retval None + */ +#define __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__) \ + do{ \ + TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__)); \ + TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); \ + }while(0) + +/** @brief Select the Capture/compare DMA request source. + * @param __HANDLE__ specifies the TIM Handle. + * @param __CCDMA__ specifies Capture/compare DMA request source + * This parameter can be one of the following values: + * @arg TIM_CCDMAREQUEST_CC: CCx DMA request generated on Capture/Compare event + * @arg TIM_CCDMAREQUEST_UPDATE: CCx DMA request generated on Update event + * @retval None + */ +#define __HAL_TIM_SELECT_CCDMAREQUEST(__HANDLE__, __CCDMA__) \ + MODIFY_REG((__HANDLE__)->Instance->CR2, TIM_CR2_CCDS, (__CCDMA__)) + +/** + * @} + */ +/* End of exported macros ----------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup TIM_Private_Constants TIM Private Constants + * @{ + */ +/* The counter of a timer instance is disabled only if all the CCx and CCxN + channels have been disabled */ +#define TIM_CCER_CCxE_MASK ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E)) +#define TIM_CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) +/** + * @} + */ +/* End of private constants --------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup TIM_Private_Macros TIM Private Macros + * @{ + */ +#if defined(COMP1) && defined(COMP2) && defined(COMP3) +#define IS_TIM_CLEARINPUT_SOURCE(__MODE__) (((__MODE__) == TIM_CLEARINPUTSOURCE_ETR) || \ + ((__MODE__) == TIM_CLEARINPUTSOURCE_COMP1) || \ + ((__MODE__) == TIM_CLEARINPUTSOURCE_COMP2) || \ + ((__MODE__) == TIM_CLEARINPUTSOURCE_COMP3) || \ + ((__MODE__) == TIM_CLEARINPUTSOURCE_NONE)) +#elif defined(COMP1) && defined(COMP2) +#define IS_TIM_CLEARINPUT_SOURCE(__MODE__) (((__MODE__) == TIM_CLEARINPUTSOURCE_ETR) || \ + ((__MODE__) == TIM_CLEARINPUTSOURCE_COMP1) || \ + ((__MODE__) == TIM_CLEARINPUTSOURCE_COMP2) || \ + ((__MODE__) == TIM_CLEARINPUTSOURCE_NONE)) +#else +#define IS_TIM_CLEARINPUT_SOURCE(__MODE__) (((__MODE__) == TIM_CLEARINPUTSOURCE_ETR) || \ + ((__MODE__) == TIM_CLEARINPUTSOURCE_NONE)) +#endif /* COMP1 && COMP2 && COMP3 */ + +#define IS_TIM_DMA_BASE(__BASE__) (((__BASE__) == TIM_DMABASE_CR1) || \ + ((__BASE__) == TIM_DMABASE_CR2) || \ + ((__BASE__) == TIM_DMABASE_SMCR) || \ + ((__BASE__) == TIM_DMABASE_DIER) || \ + ((__BASE__) == TIM_DMABASE_SR) || \ + ((__BASE__) == TIM_DMABASE_EGR) || \ + ((__BASE__) == TIM_DMABASE_CCMR1) || \ + ((__BASE__) == TIM_DMABASE_CCMR2) || \ + ((__BASE__) == TIM_DMABASE_CCER) || \ + ((__BASE__) == TIM_DMABASE_CNT) || \ + ((__BASE__) == TIM_DMABASE_PSC) || \ + ((__BASE__) == TIM_DMABASE_ARR) || \ + ((__BASE__) == TIM_DMABASE_RCR) || \ + ((__BASE__) == TIM_DMABASE_CCR1) || \ + ((__BASE__) == TIM_DMABASE_CCR2) || \ + ((__BASE__) == TIM_DMABASE_CCR3) || \ + ((__BASE__) == TIM_DMABASE_CCR4) || \ + ((__BASE__) == TIM_DMABASE_BDTR) || \ + ((__BASE__) == TIM_DMABASE_OR1) || \ + ((__BASE__) == TIM_DMABASE_CCMR3) || \ + ((__BASE__) == TIM_DMABASE_CCR5) || \ + ((__BASE__) == TIM_DMABASE_CCR6) || \ + ((__BASE__) == TIM_DMABASE_AF1) || \ + ((__BASE__) == TIM_DMABASE_AF2) || \ + ((__BASE__) == TIM_DMABASE_TISEL)) + +#define IS_TIM_EVENT_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFFFE00U) == 0x00000000U) && ((__SOURCE__) != 0x00000000U)) + +#define IS_TIM_COUNTER_MODE(__MODE__) (((__MODE__) == TIM_COUNTERMODE_UP) || \ + ((__MODE__) == TIM_COUNTERMODE_DOWN) || \ + ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED1) || \ + ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED2) || \ + ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED3)) + +#define IS_TIM_UIFREMAP_MODE(__MODE__) (((__MODE__) == TIM_UIFREMAP_DISABLE) || \ + ((__MODE__) == TIM_UIFREMAP_ENABLE)) + +#define IS_TIM_CLOCKDIVISION_DIV(__DIV__) (((__DIV__) == TIM_CLOCKDIVISION_DIV1) || \ + ((__DIV__) == TIM_CLOCKDIVISION_DIV2) || \ + ((__DIV__) == TIM_CLOCKDIVISION_DIV4)) + +#define IS_TIM_AUTORELOAD_PRELOAD(PRELOAD) (((PRELOAD) == TIM_AUTORELOAD_PRELOAD_DISABLE) || \ + ((PRELOAD) == TIM_AUTORELOAD_PRELOAD_ENABLE)) + +#define IS_TIM_FAST_STATE(__STATE__) (((__STATE__) == TIM_OCFAST_DISABLE) || \ + ((__STATE__) == TIM_OCFAST_ENABLE)) + +#define IS_TIM_OC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCPOLARITY_HIGH) || \ + ((__POLARITY__) == TIM_OCPOLARITY_LOW)) + +#define IS_TIM_OCN_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCNPOLARITY_HIGH) || \ + ((__POLARITY__) == TIM_OCNPOLARITY_LOW)) + +#define IS_TIM_OCIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCIDLESTATE_SET) || \ + ((__STATE__) == TIM_OCIDLESTATE_RESET)) + +#define IS_TIM_OCNIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCNIDLESTATE_SET) || \ + ((__STATE__) == TIM_OCNIDLESTATE_RESET)) + +#define IS_TIM_ENCODERINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_RISING) || \ + ((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_FALLING)) + +#define IS_TIM_IC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ICPOLARITY_RISING) || \ + ((__POLARITY__) == TIM_ICPOLARITY_FALLING) || \ + ((__POLARITY__) == TIM_ICPOLARITY_BOTHEDGE)) + +#define IS_TIM_IC_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_ICSELECTION_DIRECTTI) || \ + ((__SELECTION__) == TIM_ICSELECTION_INDIRECTTI) || \ + ((__SELECTION__) == TIM_ICSELECTION_TRC)) + +#define IS_TIM_IC_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_ICPSC_DIV1) || \ + ((__PRESCALER__) == TIM_ICPSC_DIV2) || \ + ((__PRESCALER__) == TIM_ICPSC_DIV4) || \ + ((__PRESCALER__) == TIM_ICPSC_DIV8)) + +#define IS_TIM_OPM_MODE(__MODE__) (((__MODE__) == TIM_OPMODE_SINGLE) || \ + ((__MODE__) == TIM_OPMODE_REPETITIVE)) + +#define IS_TIM_ENCODER_MODE(__MODE__) (((__MODE__) == TIM_ENCODERMODE_TI1) || \ + ((__MODE__) == TIM_ENCODERMODE_TI2) || \ + ((__MODE__) == TIM_ENCODERMODE_TI12)) + +#define IS_TIM_DMA_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFF80FFU) == 0x00000000U) && ((__SOURCE__) != 0x00000000U)) + +#define IS_TIM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || \ + ((__CHANNEL__) == TIM_CHANNEL_2) || \ + ((__CHANNEL__) == TIM_CHANNEL_3) || \ + ((__CHANNEL__) == TIM_CHANNEL_4) || \ + ((__CHANNEL__) == TIM_CHANNEL_5) || \ + ((__CHANNEL__) == TIM_CHANNEL_6) || \ + ((__CHANNEL__) == TIM_CHANNEL_ALL)) + +#define IS_TIM_OPM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || \ + ((__CHANNEL__) == TIM_CHANNEL_2)) + +#define IS_TIM_PERIOD(__HANDLE__, __PERIOD__) \ + ((IS_TIM_32B_COUNTER_INSTANCE(((__HANDLE__)->Instance)) == 0U) ? (((__PERIOD__) > 0U) && ((__PERIOD__) <= 0x0000FFFFU)) : ((__PERIOD__) > 0U)) + +#define IS_TIM_COMPLEMENTARY_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || \ + ((__CHANNEL__) == TIM_CHANNEL_2) || \ + ((__CHANNEL__) == TIM_CHANNEL_3)) + +#define IS_TIM_CLOCKSOURCE(__CLOCK__) (((__CLOCK__) == TIM_CLOCKSOURCE_INTERNAL) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE1) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE2) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_TI1ED) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_TI1) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_TI2) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ITR0) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ITR1) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ITR2) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ITR3)) + +#define IS_TIM_CLOCKPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLOCKPOLARITY_INVERTED) || \ + ((__POLARITY__) == TIM_CLOCKPOLARITY_NONINVERTED) || \ + ((__POLARITY__) == TIM_CLOCKPOLARITY_RISING) || \ + ((__POLARITY__) == TIM_CLOCKPOLARITY_FALLING) || \ + ((__POLARITY__) == TIM_CLOCKPOLARITY_BOTHEDGE)) + +#define IS_TIM_CLOCKPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV1) || \ + ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV2) || \ + ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV4) || \ + ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV8)) + +#define IS_TIM_CLOCKFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) + +#define IS_TIM_CLEARINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLEARINPUTPOLARITY_INVERTED) || \ + ((__POLARITY__) == TIM_CLEARINPUTPOLARITY_NONINVERTED)) + +#define IS_TIM_CLEARINPUT_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV1) || \ + ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV2) || \ + ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV4) || \ + ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV8)) + +#define IS_TIM_CLEARINPUT_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) + +#define IS_TIM_OSSR_STATE(__STATE__) (((__STATE__) == TIM_OSSR_ENABLE) || \ + ((__STATE__) == TIM_OSSR_DISABLE)) + +#define IS_TIM_OSSI_STATE(__STATE__) (((__STATE__) == TIM_OSSI_ENABLE) || \ + ((__STATE__) == TIM_OSSI_DISABLE)) + +#define IS_TIM_LOCK_LEVEL(__LEVEL__) (((__LEVEL__) == TIM_LOCKLEVEL_OFF) || \ + ((__LEVEL__) == TIM_LOCKLEVEL_1) || \ + ((__LEVEL__) == TIM_LOCKLEVEL_2) || \ + ((__LEVEL__) == TIM_LOCKLEVEL_3)) + +#define IS_TIM_BREAK_FILTER(__BRKFILTER__) ((__BRKFILTER__) <= 0xFUL) + + +#define IS_TIM_BREAK_STATE(__STATE__) (((__STATE__) == TIM_BREAK_ENABLE) || \ + ((__STATE__) == TIM_BREAK_DISABLE)) + +#define IS_TIM_BREAK_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKPOLARITY_LOW) || \ + ((__POLARITY__) == TIM_BREAKPOLARITY_HIGH)) + +#define IS_TIM_BREAK_AFMODE(__AFMODE__) (((__AFMODE__) == TIM_BREAK_AFMODE_INPUT) || \ + ((__AFMODE__) == TIM_BREAK_AFMODE_BIDIRECTIONAL)) + + +#define IS_TIM_BREAK2_STATE(__STATE__) (((__STATE__) == TIM_BREAK2_ENABLE) || \ + ((__STATE__) == TIM_BREAK2_DISABLE)) + +#define IS_TIM_BREAK2_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAK2POLARITY_LOW) || \ + ((__POLARITY__) == TIM_BREAK2POLARITY_HIGH)) + +#define IS_TIM_BREAK2_AFMODE(__AFMODE__) (((__AFMODE__) == TIM_BREAK2_AFMODE_INPUT) || \ + ((__AFMODE__) == TIM_BREAK2_AFMODE_BIDIRECTIONAL)) + + +#define IS_TIM_AUTOMATIC_OUTPUT_STATE(__STATE__) (((__STATE__) == TIM_AUTOMATICOUTPUT_ENABLE) || \ + ((__STATE__) == TIM_AUTOMATICOUTPUT_DISABLE)) + +#define IS_TIM_GROUPCH5(__OCREF__) ((((__OCREF__) & 0x1FFFFFFFU) == 0x00000000U)) + +#define IS_TIM_TRGO_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO_RESET) || \ + ((__SOURCE__) == TIM_TRGO_ENABLE) || \ + ((__SOURCE__) == TIM_TRGO_UPDATE) || \ + ((__SOURCE__) == TIM_TRGO_OC1) || \ + ((__SOURCE__) == TIM_TRGO_OC1REF) || \ + ((__SOURCE__) == TIM_TRGO_OC2REF) || \ + ((__SOURCE__) == TIM_TRGO_OC3REF) || \ + ((__SOURCE__) == TIM_TRGO_OC4REF)) + +#define IS_TIM_TRGO2_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO2_RESET) || \ + ((__SOURCE__) == TIM_TRGO2_ENABLE) || \ + ((__SOURCE__) == TIM_TRGO2_UPDATE) || \ + ((__SOURCE__) == TIM_TRGO2_OC1) || \ + ((__SOURCE__) == TIM_TRGO2_OC1REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC2REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC3REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC3REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC4REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC5REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC6REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC4REF_RISINGFALLING) || \ + ((__SOURCE__) == TIM_TRGO2_OC6REF_RISINGFALLING) || \ + ((__SOURCE__) == TIM_TRGO2_OC4REF_RISING_OC6REF_RISING) || \ + ((__SOURCE__) == TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING) || \ + ((__SOURCE__) == TIM_TRGO2_OC5REF_RISING_OC6REF_RISING) || \ + ((__SOURCE__) == TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING)) + +#define IS_TIM_MSM_STATE(__STATE__) (((__STATE__) == TIM_MASTERSLAVEMODE_ENABLE) || \ + ((__STATE__) == TIM_MASTERSLAVEMODE_DISABLE)) + +#define IS_TIM_SLAVE_MODE(__MODE__) (((__MODE__) == TIM_SLAVEMODE_DISABLE) || \ + ((__MODE__) == TIM_SLAVEMODE_RESET) || \ + ((__MODE__) == TIM_SLAVEMODE_GATED) || \ + ((__MODE__) == TIM_SLAVEMODE_TRIGGER) || \ + ((__MODE__) == TIM_SLAVEMODE_EXTERNAL1) || \ + ((__MODE__) == TIM_SLAVEMODE_COMBINED_RESETTRIGGER)) + +#define IS_TIM_PWM_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_PWM1) || \ + ((__MODE__) == TIM_OCMODE_PWM2) || \ + ((__MODE__) == TIM_OCMODE_COMBINED_PWM1) || \ + ((__MODE__) == TIM_OCMODE_COMBINED_PWM2) || \ + ((__MODE__) == TIM_OCMODE_ASSYMETRIC_PWM1) || \ + ((__MODE__) == TIM_OCMODE_ASSYMETRIC_PWM2)) + +#define IS_TIM_OC_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_TIMING) || \ + ((__MODE__) == TIM_OCMODE_ACTIVE) || \ + ((__MODE__) == TIM_OCMODE_INACTIVE) || \ + ((__MODE__) == TIM_OCMODE_TOGGLE) || \ + ((__MODE__) == TIM_OCMODE_FORCED_ACTIVE) || \ + ((__MODE__) == TIM_OCMODE_FORCED_INACTIVE) || \ + ((__MODE__) == TIM_OCMODE_RETRIGERRABLE_OPM1) || \ + ((__MODE__) == TIM_OCMODE_RETRIGERRABLE_OPM2)) + +#if defined(USB_BASE) +#define IS_TIM_TRIGGER_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || \ + ((__SELECTION__) == TIM_TS_ITR1) || \ + ((__SELECTION__) == TIM_TS_ITR2) || \ + ((__SELECTION__) == TIM_TS_ITR3) || \ + ((__SELECTION__) == TIM_TS_ITR7) || \ + ((__SELECTION__) == TIM_TS_TI1F_ED) || \ + ((__SELECTION__) == TIM_TS_TI1FP1) || \ + ((__SELECTION__) == TIM_TS_TI2FP2) || \ + ((__SELECTION__) == TIM_TS_ETRF)) +#else +#define IS_TIM_TRIGGER_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || \ + ((__SELECTION__) == TIM_TS_ITR1) || \ + ((__SELECTION__) == TIM_TS_ITR2) || \ + ((__SELECTION__) == TIM_TS_ITR3) || \ + ((__SELECTION__) == TIM_TS_TI1F_ED) || \ + ((__SELECTION__) == TIM_TS_TI1FP1) || \ + ((__SELECTION__) == TIM_TS_TI2FP2) || \ + ((__SELECTION__) == TIM_TS_ETRF)) +#endif /* USB_BASE */ + +#define IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || \ + ((__SELECTION__) == TIM_TS_ITR1) || \ + ((__SELECTION__) == TIM_TS_ITR2) || \ + ((__SELECTION__) == TIM_TS_ITR3) || \ + ((__SELECTION__) == TIM_TS_NONE)) + +#define IS_TIM_TRIGGERPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_TRIGGERPOLARITY_INVERTED ) || \ + ((__POLARITY__) == TIM_TRIGGERPOLARITY_NONINVERTED) || \ + ((__POLARITY__) == TIM_TRIGGERPOLARITY_RISING ) || \ + ((__POLARITY__) == TIM_TRIGGERPOLARITY_FALLING ) || \ + ((__POLARITY__) == TIM_TRIGGERPOLARITY_BOTHEDGE )) + +#define IS_TIM_TRIGGERPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV1) || \ + ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV2) || \ + ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV4) || \ + ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV8)) + +#define IS_TIM_TRIGGERFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) + +#define IS_TIM_TI1SELECTION(__TI1SELECTION__) (((__TI1SELECTION__) == TIM_TI1SELECTION_CH1) || \ + ((__TI1SELECTION__) == TIM_TI1SELECTION_XORCOMBINATION)) + +#define IS_TIM_DMA_LENGTH(__LENGTH__) (((__LENGTH__) == TIM_DMABURSTLENGTH_1TRANSFER) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_2TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_3TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_4TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_5TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_6TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_7TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_8TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_9TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_10TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_11TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_12TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_13TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_14TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_15TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_16TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_17TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_18TRANSFERS)) + +#define IS_TIM_DMA_DATA_LENGTH(LENGTH) (((LENGTH) >= 0x1U) && ((LENGTH) < 0x10000U)) + +#define IS_TIM_IC_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) + +#define IS_TIM_DEADTIME(__DEADTIME__) ((__DEADTIME__) <= 0xFFU) + +#if defined(PWR_PVD_SUPPORT) +#define IS_TIM_BREAK_SYSTEM(__CONFIG__) (((__CONFIG__) == TIM_BREAK_SYSTEM_ECC) || \ + ((__CONFIG__) == TIM_BREAK_SYSTEM_PVD) || \ + ((__CONFIG__) == TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR) || \ + ((__CONFIG__) == TIM_BREAK_SYSTEM_LOCKUP)) +#else +#define IS_TIM_BREAK_SYSTEM(__CONFIG__) (((__CONFIG__) == TIM_BREAK_SYSTEM_ECC) || \ + ((__CONFIG__) == TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR) || \ + ((__CONFIG__) == TIM_BREAK_SYSTEM_LOCKUP)) +#endif /* PWR_PVD_SUPPORT */ + +#define IS_TIM_SLAVEMODE_TRIGGER_ENABLED(__TRIGGER__) (((__TRIGGER__) == TIM_SLAVEMODE_TRIGGER) || \ + ((__TRIGGER__) == TIM_SLAVEMODE_COMBINED_RESETTRIGGER)) + +#define TIM_SET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__, __ICPSC__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) :\ + ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U))) + +#define TIM_RESET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC) :\ + ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC)) + +#define TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) :\ + ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U)))) + +#define TIM_RESET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) :\ + ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP))) + +#define TIM_CHANNEL_STATE_GET(__HANDLE__, __CHANNEL__)\ + (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelState[0] :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelState[1] :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelState[2] :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? (__HANDLE__)->ChannelState[3] :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? (__HANDLE__)->ChannelState[4] :\ + (__HANDLE__)->ChannelState[5]) + +#define TIM_CHANNEL_STATE_SET(__HANDLE__, __CHANNEL__, __CHANNEL_STATE__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->ChannelState[4] = (__CHANNEL_STATE__)) :\ + ((__HANDLE__)->ChannelState[5] = (__CHANNEL_STATE__))) + +#define TIM_CHANNEL_STATE_SET_ALL(__HANDLE__, __CHANNEL_STATE__) do { \ + (__HANDLE__)->ChannelState[0] = \ + (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelState[1] = \ + (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelState[2] = \ + (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelState[3] = \ + (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelState[4] = \ + (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelState[5] = \ + (__CHANNEL_STATE__); \ + } while(0) + +#define TIM_CHANNEL_N_STATE_GET(__HANDLE__, __CHANNEL__)\ + (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelNState[0] :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelNState[1] :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelNState[2] :\ + (__HANDLE__)->ChannelNState[3]) + +#define TIM_CHANNEL_N_STATE_SET(__HANDLE__, __CHANNEL__, __CHANNEL_STATE__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelNState[0] = (__CHANNEL_STATE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelNState[1] = (__CHANNEL_STATE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelNState[2] = (__CHANNEL_STATE__)) :\ + ((__HANDLE__)->ChannelNState[3] = (__CHANNEL_STATE__))) + +#define TIM_CHANNEL_N_STATE_SET_ALL(__HANDLE__, __CHANNEL_STATE__) do { \ + (__HANDLE__)->ChannelNState[0] = \ + (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelNState[1] = \ + (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelNState[2] = \ + (__CHANNEL_STATE__); \ + (__HANDLE__)->ChannelNState[3] = \ + (__CHANNEL_STATE__); \ + } while(0) + +/** + * @} + */ +/* End of private macros -----------------------------------------------------*/ + +/* Include TIM HAL Extended module */ +#include "stm32g0xx_hal_tim_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup TIM_Exported_Functions TIM Exported Functions + * @{ + */ + +/** @addtogroup TIM_Exported_Functions_Group1 TIM Time Base functions + * @brief Time Base functions + * @{ + */ +/* Time Base functions ********************************************************/ +HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, const uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group2 TIM Output Compare functions + * @brief TIM Output Compare functions + * @{ + */ +/* Timer Output Compare functions *********************************************/ +HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData, + uint16_t Length); +HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group3 TIM PWM functions + * @brief TIM PWM functions + * @{ + */ +/* Timer PWM functions ********************************************************/ +HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData, + uint16_t Length); +HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group4 TIM Input Capture functions + * @brief TIM Input Capture functions + * @{ + */ +/* Timer Input Capture functions **********************************************/ +HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group5 TIM One Pulse functions + * @brief TIM One Pulse functions + * @{ + */ +/* Timer One Pulse functions **************************************************/ +HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode); +HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group6 TIM Encoder functions + * @brief TIM Encoder functions + * @{ + */ +/* Timer Encoder functions ****************************************************/ +HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, TIM_Encoder_InitTypeDef *sConfig); +HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1, + uint32_t *pData2, uint16_t Length); +HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group7 TIM IRQ handler management + * @brief IRQ handler management + * @{ + */ +/* Interrupt Handler functions ***********************************************/ +void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group8 TIM Peripheral Control functions + * @brief Peripheral Control functions + * @{ + */ +/* Control functions *********************************************************/ +HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_OC_InitTypeDef *sConfig, + uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_OC_InitTypeDef *sConfig, + uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, + uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OnePulse_InitTypeDef *sConfig, + uint32_t OutputChannel, uint32_t InputChannel); +HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim, + const TIM_ClearInputConfigTypeDef *sClearInputConfig, + uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig); +HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection); +HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig); +HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig); +HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, const uint32_t *BurstBuffer, uint32_t BurstLength); +HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, const uint32_t *BurstBuffer, + uint32_t BurstLength, uint32_t DataLength); +HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc); +HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength); +HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, + uint32_t BurstLength, uint32_t DataLength); +HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc); +HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource); +uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group9 TIM Callbacks functions + * @brief TIM Callbacks functions + * @{ + */ +/* Callback in non blocking modes (Interrupt and DMA) *************************/ +void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID, + pTIM_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_TIM_UnRegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group10 TIM Peripheral State functions + * @brief Peripheral State functions + * @{ + */ +/* Peripheral State functions ************************************************/ +HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(const TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(const TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(const TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(const TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(const TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(const TIM_HandleTypeDef *htim); + +/* Peripheral Channel state functions ************************************************/ +HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(const TIM_HandleTypeDef *htim); +HAL_TIM_ChannelStateTypeDef HAL_TIM_GetChannelState(const TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_TIM_DMABurstStateTypeDef HAL_TIM_DMABurstState(const TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** + * @} + */ +/* End of exported functions -------------------------------------------------*/ + +/* Private functions----------------------------------------------------------*/ +/** @defgroup TIM_Private_Functions TIM Private Functions + * @{ + */ +void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure); +void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, uint32_t TIM_ICFilter); +void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config); +void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler, + uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter); + +void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma); +void TIM_DMAError(DMA_HandleTypeDef *hdma); +void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma); +void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma); +void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +void TIM_ResetCallback(TIM_HandleTypeDef *htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @} + */ +/* End of private functions --------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_TIM_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h new file mode 100644 index 0000000..7fb738c --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h @@ -0,0 +1,494 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_tim_ex.h + * @author MCD Application Team + * @brief Header file of TIM HAL Extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_TIM_EX_H +#define STM32G0xx_HAL_TIM_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup TIMEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup TIMEx_Exported_Types TIM Extended Exported Types + * @{ + */ + +/** + * @brief TIM Hall sensor Configuration Structure definition + */ + +typedef struct +{ + uint32_t IC1Polarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Input_Capture_Polarity */ + + uint32_t IC1Prescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ + + uint32_t IC1Filter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + + uint32_t Commutation_Delay; /*!< Specifies the pulse value to be loaded into the Capture Compare Register. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */ +} TIM_HallSensor_InitTypeDef; + +/** + * @brief TIM Break/Break2 input configuration + */ +typedef struct +{ + uint32_t Source; /*!< Specifies the source of the timer break input. + This parameter can be a value of @ref TIMEx_Break_Input_Source */ + uint32_t Enable; /*!< Specifies whether or not the break input source is enabled. + This parameter can be a value of @ref TIMEx_Break_Input_Source_Enable */ + uint32_t Polarity; /*!< Specifies the break input source polarity. + This parameter can be a value of @ref TIMEx_Break_Input_Source_Polarity */ +} TIMEx_BreakInputConfigTypeDef; + +/** + * @} + */ +/* End of exported types -----------------------------------------------------*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup TIMEx_Exported_Constants TIM Extended Exported Constants + * @{ + */ + +/** @defgroup TIMEx_Remap TIM Extended Remapping + * @{ + */ +#define TIM_TIM1_ETR_GPIO 0x00000000U /* !< TIM1_ETR is connected to GPIO */ +#if defined(COMP1) && defined(COMP2) +#define TIM_TIM1_ETR_COMP1 TIM1_AF1_ETRSEL_0 /* !< TIM1_ETR is connected to COMP1 output */ +#define TIM_TIM1_ETR_COMP2 TIM1_AF1_ETRSEL_1 /* !< TIM1_ETR is connected to COMP2 output */ +#endif /* COMP1 && COMP2 */ +#define TIM_TIM1_ETR_ADC1_AWD1 (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) /* !< TIM1_ETR is connected to ADC1 AWD1 */ +#define TIM_TIM1_ETR_ADC1_AWD2 TIM1_AF1_ETRSEL_2 /* !< TIM1_ETR is connected to ADC1 AWD2 */ +#define TIM_TIM1_ETR_ADC1_AWD3 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) /* !< TIM1_ETR is connected to ADC1 AWD3 */ +#if defined(COMP3) +#define TIM_TIM1_ETR_COMP3 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1) /* !< TIM1_ETR is connected to COMP3 output */ +#endif /* COMP3 */ +#if defined(TIM2) +#define TIM_TIM2_ETR_GPIO 0x00000000U /* !< TIM2_ETR is connected to GPIO */ +#define TIM_TIM2_ETR_COMP1 TIM2_AF1_ETRSEL_0 /* !< TIM2_ETR is connected to COMP1 output */ +#define TIM_TIM2_ETR_COMP2 TIM2_AF1_ETRSEL_1 /* !< TIM2_ETR is connected to COMP2 output */ +#define TIM_TIM2_ETR_LSE (TIM2_AF1_ETRSEL_1 | TIM2_AF1_ETRSEL_0) /* !< TIM2_ETR is connected to LSE */ +#if defined(COMP3) +#define TIM_TIM2_ETR_MCO TIM2_AF1_ETRSEL_2 /* !< TIM2_ETR is connected to MCO */ +#define TIM_TIM2_ETR_MCO2 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) /* !< TIM2_ETR is connected to MCO2 */ +#define TIM_TIM2_ETR_COMP3 (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1) /* !< TIM2_ETR is connected to COMP3 output */ +#endif /* COMP3 */ +#endif /* TIM2 */ +#if defined(TIM3) +#define TIM_TIM3_ETR_GPIO 0x00000000U /* !< TIM3_ETR is connected to GPIO */ +#if defined(COMP1) && defined(COMP2) +#define TIM_TIM3_ETR_COMP1 TIM3_AF1_ETRSEL_0 /* !< TIM3_ETR is connected to COMP1 output */ +#define TIM_TIM3_ETR_COMP2 TIM3_AF1_ETRSEL_1 /* !< TIM3_ETR is connected to COMP2 output */ +#endif /* COMP1 && COMP2 */ +#if defined(COMP3) +#define TIM_TIM3_ETR_COMP3 (TIM3_AF1_ETRSEL_1 | TIM3_AF1_ETRSEL_0) /* !< TIM3_ETR is connected to COMP3 output */ +#endif /* COMP3 */ +#endif /* TIM3 */ +#if defined(TIM4) +#define TIM_TIM4_ETR_GPIO 0x00000000U /* !< TIM4_ETR is connected to GPIO */ +#if defined(COMP1) && defined(COMP2) +#define TIM_TIM4_ETR_COMP1 TIM4_AF1_ETRSEL_0 /* !< TIM4_ETR is connected to COMP1 output */ +#define TIM_TIM4_ETR_COMP2 TIM4_AF1_ETRSEL_1 /* !< TIM4_ETR is connected to COMP2 output */ +#endif /* COMP1 && COMP2 */ +#if defined(COMP3) +#define TIM_TIM4_ETR_COMP3 (TIM4_AF1_ETRSEL_1 | TIM4_AF1_ETRSEL_0) /* !< TIM4_ETR is connected to COMP3 output */ +#endif /* COMP3 */ +#endif /* TIM4 */ +/** + * @} + */ + +/** @defgroup TIMEx_Break_Input TIM Extended Break input + * @{ + */ +#define TIM_BREAKINPUT_BRK 0x00000001U /*!< Timer break input */ +#define TIM_BREAKINPUT_BRK2 0x00000002U /*!< Timer break2 input */ +/** + * @} + */ + +/** @defgroup TIMEx_Break_Input_Source TIM Extended Break input source + * @{ + */ +#define TIM_BREAKINPUTSOURCE_BKIN 0x00000001U /* !< An external source (GPIO) is connected to the BKIN pin */ +#if defined(COMP1) && defined(COMP2) +#define TIM_BREAKINPUTSOURCE_COMP1 0x00000002U /* !< The COMP1 output is connected to the break input */ +#define TIM_BREAKINPUTSOURCE_COMP2 0x00000004U /* !< The COMP2 output is connected to the break input */ +#endif /* COMP1 && COMP2 */ +#if defined(COMP3) +#define TIM_BREAKINPUTSOURCE_COMP3 0x00000008U /* !< The COMP3 output is connected to the break input */ +#endif /* COMP3 */ +/** + * @} + */ + +/** @defgroup TIMEx_Break_Input_Source_Enable TIM Extended Break input source enabling + * @{ + */ +#define TIM_BREAKINPUTSOURCE_DISABLE 0x00000000U /*!< Break input source is disabled */ +#define TIM_BREAKINPUTSOURCE_ENABLE 0x00000001U /*!< Break input source is enabled */ +/** + * @} + */ + +/** @defgroup TIMEx_Break_Input_Source_Polarity TIM Extended Break input polarity + * @{ + */ +#define TIM_BREAKINPUTSOURCE_POLARITY_LOW 0x00000001U /*!< Break input source is active low */ +#define TIM_BREAKINPUTSOURCE_POLARITY_HIGH 0x00000000U /*!< Break input source is active_high */ +/** + * @} + */ + +/** @defgroup TIMEx_Timer_Input_Selection TIM Extended Timer input selection + * @{ + */ +#define TIM_TIM1_TI1_GPIO 0x00000000U /* !< TIM1_TI1 is connected to GPIO */ +#if defined(COMP1) +#define TIM_TIM1_TI1_COMP1 0x00000001U /* !< TIM1_TI1 is connected to COMP1 OUT */ +#endif /* COMP1 */ + +#define TIM_TIM1_TI2_GPIO 0x00000000U /* !< TIM1_TI2 is connected to GPIO */ +#if defined(COMP2) +#define TIM_TIM1_TI2_COMP2 0x00000100U /* !< TIM1_TI2 is connected to COMP2 OUT */ +#endif /* COMP2 */ + +#define TIM_TIM1_TI3_GPIO 0x00000000U /* !< TIM1_TI3 is connected to GPIO */ +#if defined(COMP3) +#define TIM_TIM1_TI3_COMP3 0x00010000U /* !< TIM1_TI3 is connected to COMP3 OUT */ +#endif /* COMP3 */ + +#if defined(TIM2) +#define TIM_TIM2_TI1_GPIO 0x00000000U /* !< TIM2_TI1 is connected to GPIO */ +#define TIM_TIM2_TI1_COMP1 0x00000001U /* !< TIM2_TI1 is connected to COMP1 OUT */ + +#define TIM_TIM2_TI2_GPIO 0x00000000U /* !< TIM2_TI2 is connected to GPIO */ +#define TIM_TIM2_TI2_COMP2 0x00000100U /* !< TIM2_TI2 is connected to COMP2 OUT */ + +#define TIM_TIM2_TI3_GPIO 0x00000000U /* !< TIM2_TI3 is connected to GPIO */ +#if defined(COMP3) +#define TIM_TIM2_TI3_COMP3 0x00010000U /* !< TIM2_TI3 is connected to COMP3 OUT */ +#endif /* COMP3 */ +#endif /* TIM2 */ + +#define TIM_TIM3_TI1_GPIO 0x00000000U /* !< TIM3_TI1 is connected to GPIO */ +#if defined(COMP1) +#define TIM_TIM3_TI1_COMP1 0x00000001U /* !< TIM3_TI1 is connected to COMP1 OUT */ +#endif /* COMP1 */ + +#define TIM_TIM3_TI2_GPIO 0x00000000U /* !< TIM3_TI2 is connected to GPIO */ +#if defined(COMP2) +#define TIM_TIM3_TI2_COMP2 0x00000100U /* !< TIM3_TI2 is connected to COMP2 OUT */ +#endif /* COMP2 */ + +#define TIM_TIM3_TI3_GPIO 0x00000000U /* !< TIM3_TI3 is connected to GPIO */ +#if defined(COMP3) +#define TIM_TIM3_TI3_COMP3 0x00010000U /* !< TIM3_TI3 is connected to COMP3 OUT */ +#endif /* COMP3 */ + +#if defined(TIM4) +#define TIM_TIM4_TI1_GPIO 0x00000000U /* !< TIM4_TI1 is connected to GPIO */ +#if defined(COMP1) +#define TIM_TIM4_TI1_COMP1 0x00000001U /* !< TIM4_TI1 is connected to COMP1 OUT */ +#endif /* COMP1 */ + +#define TIM_TIM4_TI2_GPIO 0x00000000U /* !< TIM4_TI2 is connected to GPIO */ +#if defined(COMP2) +#define TIM_TIM4_TI2_COMP2 0x00000100U /* !< TIM4_TI2 is connected to COMP2 OUT */ +#endif /* COMP2 */ + +#define TIM_TIM4_TI3_GPIO 0x00000000U /* !< TIM4_TI3 is connected to GPIO */ +#if defined(COMP3) +#define TIM_TIM4_TI3_COMP3 0x00010000U /* !< TIM4_TI3 is connected to COMP3 OUT */ +#endif /* COMP3 */ +#endif /* TIM4 */ + +#define TIM_TIM14_TI1_GPIO 0x00000000U /* !< TIM14_TI1 is connected to GPIO */ +#define TIM_TIM14_TI1_RTC 0x00000001U /* !< TIM14_TI1 is connected to RTC clock */ +#define TIM_TIM14_TI1_HSE_32 0x00000002U /* !< TIM14_TI1 is connected to HSE div 32 */ +#define TIM_TIM14_TI1_MCO 0x00000003U /* !< TIM14_TI1 is connected to MCO */ +#if defined(RCC_MCO2_SUPPORT) +#define TIM_TIM14_TI1_MCO2 0x00000004U /* !< TIM14_TI1 is connected to MCO2 */ +#endif + +#if defined(TIM15) +#define TIM_TIM15_TI1_GPIO 0x00000000U /* !< TIM15_TI1 is connected to GPIO */ +#define TIM_TIM15_TI1_TIM2_CH1 0x00000001U /* !< TIM15_TI1 is connected to TIM2 CH1 */ +#define TIM_TIM15_TI1_TIM3_CH1 0x00000002U /* !< TIM15_TI1 is connected to TIM3 CH1 */ + +#define TIM_TIM15_TI2_GPIO 0x00000000U /* !< TIM15_TI2 is connected to GPIO */ +#define TIM_TIM15_TI2_TIM2_CH2 0x00000100U /* !< TIM15_TI2 is connected to TIM2 CH2 */ +#define TIM_TIM15_TI2_TIM3_CH2 0x00000200U /* !< TIM15_TI2 is connected to TIM3 CH2 */ +#endif /* TIM15 */ + +#define TIM_TIM16_TI1_GPIO 0x00000000U /* !< TIM16_TI1 is connected to GPIO */ +#define TIM_TIM16_TI1_LSI 0x00000001U /* !< TIM16_TI1 is connected to LSI */ +#define TIM_TIM16_TI1_LSE 0x00000002U /* !< TIM16_TI1 is connected to LSE */ +#define TIM_TIM16_TI1_RTC_WAKEUP 0x00000003U /* !< TIM16_TI1 is connected to TRC wakeup interrupt */ +#if defined(RCC_MCO2_SUPPORT) +#define TIM_TIM16_TI1_MCO2 0x00000004U /* !< TIM16_TI1 is connected to MCO2 */ +#endif /* RCC_MCO2_SUPPORT */ + +#define TIM_TIM17_TI1_GPIO 0x00000000U /* !< TIM17_TI1 is connected to GPIO */ +#if defined(RCC_HSI48_SUPPORT) +#define TIM_TIM17_TI1_HSI48 0x00000001U /* !< TIM17_TI1 is connected to HSI48/256 */ +#endif /* RCC_HSI48_SUPPORT */ +#define TIM_TIM17_TI1_HSE_32 0x00000002U /* !< TIM17_TI1 is connected to HSE div 32 */ +#define TIM_TIM17_TI1_MCO 0x00000003U /* !< TIM17_TI1 is connected to MCO */ +#if defined(RCC_MCO2_SUPPORT) +#define TIM_TIM17_TI1_MCO2 0x00000004U /* !< TIM17_TI1 is connected to MCO2 */ +#endif /* RCC_MCO2_SUPPORT */ +/** + * @} + */ + +/** + * @} + */ +/* End of exported constants -------------------------------------------------*/ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup TIMEx_Exported_Macros TIM Extended Exported Macros + * @{ + */ + +/** + * @} + */ +/* End of exported macro -----------------------------------------------------*/ + +/* Private macro -------------------------------------------------------------*/ +/** @defgroup TIMEx_Private_Macros TIM Extended Private Macros + * @{ + */ +#define IS_TIM_REMAP(__REMAP__) ((((__REMAP__) & 0xFFFC3FFFU) == 0x00000000U)) + +#define IS_TIM_BREAKINPUT(__BREAKINPUT__) (((__BREAKINPUT__) == TIM_BREAKINPUT_BRK) || \ + ((__BREAKINPUT__) == TIM_BREAKINPUT_BRK2)) + +#if defined(COMP1) && defined(COMP2) && defined(COMP3) +#define IS_TIM_BREAKINPUTSOURCE(__SOURCE__) (((__SOURCE__) == TIM_BREAKINPUTSOURCE_BKIN) || \ + ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP1) || \ + ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP2) || \ + ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP3)) +#elif defined(COMP1) && defined(COMP2) +#define IS_TIM_BREAKINPUTSOURCE(__SOURCE__) (((__SOURCE__) == TIM_BREAKINPUTSOURCE_BKIN) || \ + ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP1) || \ + ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP2)) +#else +#define IS_TIM_BREAKINPUTSOURCE(__SOURCE__) ((__SOURCE__) == TIM_BREAKINPUTSOURCE_BKIN) +#endif /* COMP1 && COMP2 && COMP3 */ + +#define IS_TIM_BREAKINPUTSOURCE_STATE(__STATE__) (((__STATE__) == TIM_BREAKINPUTSOURCE_DISABLE) || \ + ((__STATE__) == TIM_BREAKINPUTSOURCE_ENABLE)) + +#define IS_TIM_BREAKINPUTSOURCE_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKINPUTSOURCE_POLARITY_LOW) || \ + ((__POLARITY__) == TIM_BREAKINPUTSOURCE_POLARITY_HIGH)) + +#define IS_TIM_TISEL(__TISEL__) ((((__TISEL__) & 0xF0F0F0F0U) == 0x00000000U)) + +/** + * @} + */ +/* End of private macro ------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup TIMEx_Exported_Functions TIM Extended Exported Functions + * @{ + */ + +/** @addtogroup TIMEx_Exported_Functions_Group1 Extended Timer Hall Sensor functions + * @brief Timer Hall Sensor functions + * @{ + */ +/* Timer Hall Sensor functions **********************************************/ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig); +HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim); + +void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim); + +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group2 Extended Timer Complementary Output Compare functions + * @brief Timer Complementary Output Compare functions + * @{ + */ +/* Timer Complementary Output Compare functions *****************************/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); + +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); + +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData, + uint16_t Length); +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group3 Extended Timer Complementary PWM functions + * @brief Timer Complementary PWM functions + * @{ + */ +/* Timer Complementary PWM functions ****************************************/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); + +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData, + uint16_t Length); +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group4 Extended Timer Complementary One Pulse functions + * @brief Timer Complementary One Pulse functions + * @{ + */ +/* Timer Complementary One Pulse functions **********************************/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel); + +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group5 Extended Peripheral Control functions + * @brief Peripheral Control functions + * @{ + */ +/* Extended Control functions ************************************************/ +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource); +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource); +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_DMA(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource); +HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, + const TIM_MasterConfigTypeDef *sMasterConfig); +HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim, + const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig); +HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput, + const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig); +HAL_StatusTypeDef HAL_TIMEx_GroupChannel5(TIM_HandleTypeDef *htim, uint32_t Channels); +HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap); +HAL_StatusTypeDef HAL_TIMEx_TISelection(TIM_HandleTypeDef *htim, uint32_t TISelection, uint32_t Channel); + +HAL_StatusTypeDef HAL_TIMEx_DisarmBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput); +HAL_StatusTypeDef HAL_TIMEx_ReArmBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group6 Extended Callbacks functions + * @brief Extended Callbacks functions + * @{ + */ +/* Extended Callback **********************************************************/ +void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim); +void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim); +void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group7 Extended Peripheral State functions + * @brief Extended Peripheral State functions + * @{ + */ +/* Extended Peripheral State functions ***************************************/ +HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(const TIM_HandleTypeDef *htim); +HAL_TIM_ChannelStateTypeDef HAL_TIMEx_GetChannelNState(const TIM_HandleTypeDef *htim, uint32_t ChannelN); +/** + * @} + */ + +/** + * @} + */ +/* End of exported functions -------------------------------------------------*/ + +/* Private functions----------------------------------------------------------*/ +/** @addtogroup TIMEx_Private_Functions TIM Extended Private Functions + * @{ + */ +void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma); +void TIMEx_DMACommutationHalfCplt(DMA_HandleTypeDef *hdma); +/** + * @} + */ +/* End of private functions --------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32G0xx_HAL_TIM_EX_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_uart.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_uart.h new file mode 100644 index 0000000..e8f3c25 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_uart.h @@ -0,0 +1,1745 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_uart.h + * @author MCD Application Team + * @brief Header file of UART HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_UART_H +#define STM32G0xx_HAL_UART_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup UART + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup UART_Exported_Types UART Exported Types + * @{ + */ + +/** + * @brief UART Init Structure definition + */ +typedef struct +{ + uint32_t BaudRate; /*!< This member configures the UART communication baud rate. + The baud rate register is computed using the following formula: + LPUART: + ======= + Baud Rate Register = ((256 * lpuart_ker_ckpres) / ((huart->Init.BaudRate))) + where lpuart_ker_ck_pres is the UART input clock divided by a prescaler + UART: + ===== + - If oversampling is 16 or in LIN mode, + Baud Rate Register = ((uart_ker_ckpres) / ((huart->Init.BaudRate))) + - If oversampling is 8, + Baud Rate Register[15:4] = ((2 * uart_ker_ckpres) / + ((huart->Init.BaudRate)))[15:4] + Baud Rate Register[3] = 0 + Baud Rate Register[2:0] = (((2 * uart_ker_ckpres) / + ((huart->Init.BaudRate)))[3:0]) >> 1 + where uart_ker_ck_pres is the UART input clock divided by a prescaler */ + + uint32_t WordLength; /*!< Specifies the number of data bits transmitted or received in a frame. + This parameter can be a value of @ref UARTEx_Word_Length. */ + + uint32_t StopBits; /*!< Specifies the number of stop bits transmitted. + This parameter can be a value of @ref UART_Stop_Bits. */ + + uint32_t Parity; /*!< Specifies the parity mode. + This parameter can be a value of @ref UART_Parity + @note When parity is enabled, the computed parity is inserted + at the MSB position of the transmitted data (9th bit when + the word length is set to 9 data bits; 8th bit when the + word length is set to 8 data bits). */ + + uint32_t Mode; /*!< Specifies whether the Receive or Transmit mode is enabled or disabled. + This parameter can be a value of @ref UART_Mode. */ + + uint32_t HwFlowCtl; /*!< Specifies whether the hardware flow control mode is enabled + or disabled. + This parameter can be a value of @ref UART_Hardware_Flow_Control. */ + + uint32_t OverSampling; /*!< Specifies whether the Over sampling 8 is enabled or disabled, + to achieve higher speed (up to f_PCLK/8). + This parameter can be a value of @ref UART_Over_Sampling. */ + + uint32_t OneBitSampling; /*!< Specifies whether a single sample or three samples' majority vote is selected. + Selecting the single sample method increases the receiver tolerance to clock + deviations. This parameter can be a value of @ref UART_OneBit_Sampling. */ + + uint32_t ClockPrescaler; /*!< Specifies the prescaler value used to divide the UART clock source. + This parameter can be a value of @ref UART_ClockPrescaler. */ + +} UART_InitTypeDef; + +/** + * @brief UART Advanced Features initialization structure definition + */ +typedef struct +{ + uint32_t AdvFeatureInit; /*!< Specifies which advanced UART features is initialized. Several + Advanced Features may be initialized at the same time . + This parameter can be a value of + @ref UART_Advanced_Features_Initialization_Type. */ + + uint32_t TxPinLevelInvert; /*!< Specifies whether the TX pin active level is inverted. + This parameter can be a value of @ref UART_Tx_Inv. */ + + uint32_t RxPinLevelInvert; /*!< Specifies whether the RX pin active level is inverted. + This parameter can be a value of @ref UART_Rx_Inv. */ + + uint32_t DataInvert; /*!< Specifies whether data are inverted (positive/direct logic + vs negative/inverted logic). + This parameter can be a value of @ref UART_Data_Inv. */ + + uint32_t Swap; /*!< Specifies whether TX and RX pins are swapped. + This parameter can be a value of @ref UART_Rx_Tx_Swap. */ + + uint32_t OverrunDisable; /*!< Specifies whether the reception overrun detection is disabled. + This parameter can be a value of @ref UART_Overrun_Disable. */ + + uint32_t DMADisableonRxError; /*!< Specifies whether the DMA is disabled in case of reception error. + This parameter can be a value of @ref UART_DMA_Disable_on_Rx_Error. */ + + uint32_t AutoBaudRateEnable; /*!< Specifies whether auto Baud rate detection is enabled. + This parameter can be a value of @ref UART_AutoBaudRate_Enable. */ + + uint32_t AutoBaudRateMode; /*!< If auto Baud rate detection is enabled, specifies how the rate + detection is carried out. + This parameter can be a value of @ref UART_AutoBaud_Rate_Mode. */ + + uint32_t MSBFirst; /*!< Specifies whether MSB is sent first on UART line. + This parameter can be a value of @ref UART_MSB_First. */ +} UART_AdvFeatureInitTypeDef; + +/** + * @brief HAL UART State definition + * @note HAL UART State value is a combination of 2 different substates: + * gState and RxState (see @ref UART_State_Definition). + * - gState contains UART state information related to global Handle management + * and also information related to Tx operations. + * gState value coding follow below described bitmap : + * b7-b6 Error information + * 00 : No Error + * 01 : (Not Used) + * 10 : Timeout + * 11 : Error + * b5 Peripheral initialization status + * 0 : Reset (Peripheral not initialized) + * 1 : Init done (Peripheral initialized. HAL UART Init function already called) + * b4-b3 (not used) + * xx : Should be set to 00 + * b2 Intrinsic process state + * 0 : Ready + * 1 : Busy (Peripheral busy with some configuration or internal operations) + * b1 (not used) + * x : Should be set to 0 + * b0 Tx state + * 0 : Ready (no Tx operation ongoing) + * 1 : Busy (Tx operation ongoing) + * - RxState contains information related to Rx operations. + * RxState value coding follow below described bitmap : + * b7-b6 (not used) + * xx : Should be set to 00 + * b5 Peripheral initialization status + * 0 : Reset (Peripheral not initialized) + * 1 : Init done (Peripheral initialized) + * b4-b2 (not used) + * xxx : Should be set to 000 + * b1 Rx state + * 0 : Ready (no Rx operation ongoing) + * 1 : Busy (Rx operation ongoing) + * b0 (not used) + * x : Should be set to 0. + */ +typedef uint32_t HAL_UART_StateTypeDef; + +/** + * @brief UART clock sources definition + */ +typedef enum +{ + UART_CLOCKSOURCE_PCLK1 = 0x00U, /*!< PCLK1 clock source */ + UART_CLOCKSOURCE_HSI = 0x02U, /*!< HSI clock source */ + UART_CLOCKSOURCE_SYSCLK = 0x04U, /*!< SYSCLK clock source */ + UART_CLOCKSOURCE_LSE = 0x08U, /*!< LSE clock source */ + UART_CLOCKSOURCE_UNDEFINED = 0x10U /*!< Undefined clock source */ +} UART_ClockSourceTypeDef; + +/** + * @brief HAL UART Reception type definition + * @note HAL UART Reception type value aims to identify which type of Reception is ongoing. + * This parameter can be a value of @ref UART_Reception_Type_Values : + * HAL_UART_RECEPTION_STANDARD = 0x00U, + * HAL_UART_RECEPTION_TOIDLE = 0x01U, + * HAL_UART_RECEPTION_TORTO = 0x02U, + * HAL_UART_RECEPTION_TOCHARMATCH = 0x03U, + */ +typedef uint32_t HAL_UART_RxTypeTypeDef; + +/** + * @brief HAL UART Rx Event type definition + * @note HAL UART Rx Event type value aims to identify which type of Event has occurred + * leading to call of the RxEvent callback. + * This parameter can be a value of @ref UART_RxEvent_Type_Values : + * HAL_UART_RXEVENT_TC = 0x00U, + * HAL_UART_RXEVENT_HT = 0x01U, + * HAL_UART_RXEVENT_IDLE = 0x02U, + */ +typedef uint32_t HAL_UART_RxEventTypeTypeDef; + +/** + * @brief UART handle Structure definition + */ +typedef struct __UART_HandleTypeDef +{ + USART_TypeDef *Instance; /*!< UART registers base address */ + + UART_InitTypeDef Init; /*!< UART communication parameters */ + + UART_AdvFeatureInitTypeDef AdvancedInit; /*!< UART Advanced Features initialization parameters */ + + const uint8_t *pTxBuffPtr; /*!< Pointer to UART Tx transfer Buffer */ + + uint16_t TxXferSize; /*!< UART Tx Transfer size */ + + __IO uint16_t TxXferCount; /*!< UART Tx Transfer Counter */ + + uint8_t *pRxBuffPtr; /*!< Pointer to UART Rx transfer Buffer */ + + uint16_t RxXferSize; /*!< UART Rx Transfer size */ + + __IO uint16_t RxXferCount; /*!< UART Rx Transfer Counter */ + + uint16_t Mask; /*!< UART Rx RDR register mask */ + + uint32_t FifoMode; /*!< Specifies if the FIFO mode is being used. + This parameter can be a value of @ref UARTEx_FIFO_mode. */ + + uint16_t NbRxDataToProcess; /*!< Number of data to process during RX ISR execution */ + + uint16_t NbTxDataToProcess; /*!< Number of data to process during TX ISR execution */ + + __IO HAL_UART_RxTypeTypeDef ReceptionType; /*!< Type of ongoing reception */ + + __IO HAL_UART_RxEventTypeTypeDef RxEventType; /*!< Type of Rx Event */ + + void (*RxISR)(struct __UART_HandleTypeDef *huart); /*!< Function pointer on Rx IRQ handler */ + + void (*TxISR)(struct __UART_HandleTypeDef *huart); /*!< Function pointer on Tx IRQ handler */ + + DMA_HandleTypeDef *hdmatx; /*!< UART Tx DMA Handle parameters */ + + DMA_HandleTypeDef *hdmarx; /*!< UART Rx DMA Handle parameters */ + + HAL_LockTypeDef Lock; /*!< Locking object */ + + __IO HAL_UART_StateTypeDef gState; /*!< UART state information related to global Handle management + and also related to Tx operations. This parameter + can be a value of @ref HAL_UART_StateTypeDef */ + + __IO HAL_UART_StateTypeDef RxState; /*!< UART state information related to Rx operations. This + parameter can be a value of @ref HAL_UART_StateTypeDef */ + + __IO uint32_t ErrorCode; /*!< UART Error code */ + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + void (* TxHalfCpltCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Tx Half Complete Callback */ + void (* TxCpltCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Tx Complete Callback */ + void (* RxHalfCpltCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Rx Half Complete Callback */ + void (* RxCpltCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Rx Complete Callback */ + void (* ErrorCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Error Callback */ + void (* AbortCpltCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Abort Complete Callback */ + void (* AbortTransmitCpltCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Abort Transmit Complete Callback */ + void (* AbortReceiveCpltCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Abort Receive Complete Callback */ + void (* WakeupCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Wakeup Callback */ + void (* RxFifoFullCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Rx Fifo Full Callback */ + void (* TxFifoEmptyCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Tx Fifo Empty Callback */ + void (* RxEventCallback)(struct __UART_HandleTypeDef *huart, uint16_t Pos); /*!< UART Reception Event Callback */ + + void (* MspInitCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Msp Init callback */ + void (* MspDeInitCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Msp DeInit callback */ +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + +} UART_HandleTypeDef; + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) +/** + * @brief HAL UART Callback ID enumeration definition + */ +typedef enum +{ + HAL_UART_TX_HALFCOMPLETE_CB_ID = 0x00U, /*!< UART Tx Half Complete Callback ID */ + HAL_UART_TX_COMPLETE_CB_ID = 0x01U, /*!< UART Tx Complete Callback ID */ + HAL_UART_RX_HALFCOMPLETE_CB_ID = 0x02U, /*!< UART Rx Half Complete Callback ID */ + HAL_UART_RX_COMPLETE_CB_ID = 0x03U, /*!< UART Rx Complete Callback ID */ + HAL_UART_ERROR_CB_ID = 0x04U, /*!< UART Error Callback ID */ + HAL_UART_ABORT_COMPLETE_CB_ID = 0x05U, /*!< UART Abort Complete Callback ID */ + HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID = 0x06U, /*!< UART Abort Transmit Complete Callback ID */ + HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID = 0x07U, /*!< UART Abort Receive Complete Callback ID */ + HAL_UART_WAKEUP_CB_ID = 0x08U, /*!< UART Wakeup Callback ID */ + HAL_UART_RX_FIFO_FULL_CB_ID = 0x09U, /*!< UART Rx Fifo Full Callback ID */ + HAL_UART_TX_FIFO_EMPTY_CB_ID = 0x0AU, /*!< UART Tx Fifo Empty Callback ID */ + + HAL_UART_MSPINIT_CB_ID = 0x0BU, /*!< UART MspInit callback ID */ + HAL_UART_MSPDEINIT_CB_ID = 0x0CU /*!< UART MspDeInit callback ID */ + +} HAL_UART_CallbackIDTypeDef; + +/** + * @brief HAL UART Callback pointer definition + */ +typedef void (*pUART_CallbackTypeDef)(UART_HandleTypeDef *huart); /*!< pointer to an UART callback function */ +typedef void (*pUART_RxEventCallbackTypeDef) +(struct __UART_HandleTypeDef *huart, uint16_t Pos); /*!< pointer to a UART Rx Event specific callback function */ + +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup UART_Exported_Constants UART Exported Constants + * @{ + */ + +/** @defgroup UART_State_Definition UART State Code Definition + * @{ + */ +#define HAL_UART_STATE_RESET 0x00000000U /*!< Peripheral is not initialized + Value is allowed for gState and RxState */ +#define HAL_UART_STATE_READY 0x00000020U /*!< Peripheral Initialized and ready for use + Value is allowed for gState and RxState */ +#define HAL_UART_STATE_BUSY 0x00000024U /*!< an internal process is ongoing + Value is allowed for gState only */ +#define HAL_UART_STATE_BUSY_TX 0x00000021U /*!< Data Transmission process is ongoing + Value is allowed for gState only */ +#define HAL_UART_STATE_BUSY_RX 0x00000022U /*!< Data Reception process is ongoing + Value is allowed for RxState only */ +#define HAL_UART_STATE_BUSY_TX_RX 0x00000023U /*!< Data Transmission and Reception process is ongoing + Not to be used for neither gState nor RxState.Value is result + of combination (Or) between gState and RxState values */ +#define HAL_UART_STATE_TIMEOUT 0x000000A0U /*!< Timeout state + Value is allowed for gState only */ +#define HAL_UART_STATE_ERROR 0x000000E0U /*!< Error + Value is allowed for gState only */ +/** + * @} + */ + +/** @defgroup UART_Error_Definition UART Error Definition + * @{ + */ +#define HAL_UART_ERROR_NONE (0x00000000U) /*!< No error */ +#define HAL_UART_ERROR_PE (0x00000001U) /*!< Parity error */ +#define HAL_UART_ERROR_NE (0x00000002U) /*!< Noise error */ +#define HAL_UART_ERROR_FE (0x00000004U) /*!< Frame error */ +#define HAL_UART_ERROR_ORE (0x00000008U) /*!< Overrun error */ +#define HAL_UART_ERROR_DMA (0x00000010U) /*!< DMA transfer error */ +#define HAL_UART_ERROR_RTO (0x00000020U) /*!< Receiver Timeout error */ + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) +#define HAL_UART_ERROR_INVALID_CALLBACK (0x00000040U) /*!< Invalid Callback error */ +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup UART_Stop_Bits UART Number of Stop Bits + * @{ + */ +#define UART_STOPBITS_0_5 USART_CR2_STOP_0 /*!< UART frame with 0.5 stop bit */ +#define UART_STOPBITS_1 0x00000000U /*!< UART frame with 1 stop bit */ +#define UART_STOPBITS_1_5 (USART_CR2_STOP_0 | USART_CR2_STOP_1) /*!< UART frame with 1.5 stop bits */ +#define UART_STOPBITS_2 USART_CR2_STOP_1 /*!< UART frame with 2 stop bits */ +/** + * @} + */ + +/** @defgroup UART_Parity UART Parity + * @{ + */ +#define UART_PARITY_NONE 0x00000000U /*!< No parity */ +#define UART_PARITY_EVEN USART_CR1_PCE /*!< Even parity */ +#define UART_PARITY_ODD (USART_CR1_PCE | USART_CR1_PS) /*!< Odd parity */ +/** + * @} + */ + +/** @defgroup UART_Hardware_Flow_Control UART Hardware Flow Control + * @{ + */ +#define UART_HWCONTROL_NONE 0x00000000U /*!< No hardware control */ +#define UART_HWCONTROL_RTS USART_CR3_RTSE /*!< Request To Send */ +#define UART_HWCONTROL_CTS USART_CR3_CTSE /*!< Clear To Send */ +#define UART_HWCONTROL_RTS_CTS (USART_CR3_RTSE | USART_CR3_CTSE) /*!< Request and Clear To Send */ +/** + * @} + */ + +/** @defgroup UART_Mode UART Transfer Mode + * @{ + */ +#define UART_MODE_RX USART_CR1_RE /*!< RX mode */ +#define UART_MODE_TX USART_CR1_TE /*!< TX mode */ +#define UART_MODE_TX_RX (USART_CR1_TE |USART_CR1_RE) /*!< RX and TX mode */ +/** + * @} + */ + +/** @defgroup UART_State UART State + * @{ + */ +#define UART_STATE_DISABLE 0x00000000U /*!< UART disabled */ +#define UART_STATE_ENABLE USART_CR1_UE /*!< UART enabled */ +/** + * @} + */ + +/** @defgroup UART_Over_Sampling UART Over Sampling + * @{ + */ +#define UART_OVERSAMPLING_16 0x00000000U /*!< Oversampling by 16 */ +#define UART_OVERSAMPLING_8 USART_CR1_OVER8 /*!< Oversampling by 8 */ +/** + * @} + */ + +/** @defgroup UART_OneBit_Sampling UART One Bit Sampling Method + * @{ + */ +#define UART_ONE_BIT_SAMPLE_DISABLE 0x00000000U /*!< One-bit sampling disable */ +#define UART_ONE_BIT_SAMPLE_ENABLE USART_CR3_ONEBIT /*!< One-bit sampling enable */ +/** + * @} + */ + +/** @defgroup UART_ClockPrescaler UART Clock Prescaler + * @{ + */ +#define UART_PRESCALER_DIV1 0x00000000U /*!< fclk_pres = fclk */ +#define UART_PRESCALER_DIV2 0x00000001U /*!< fclk_pres = fclk/2 */ +#define UART_PRESCALER_DIV4 0x00000002U /*!< fclk_pres = fclk/4 */ +#define UART_PRESCALER_DIV6 0x00000003U /*!< fclk_pres = fclk/6 */ +#define UART_PRESCALER_DIV8 0x00000004U /*!< fclk_pres = fclk/8 */ +#define UART_PRESCALER_DIV10 0x00000005U /*!< fclk_pres = fclk/10 */ +#define UART_PRESCALER_DIV12 0x00000006U /*!< fclk_pres = fclk/12 */ +#define UART_PRESCALER_DIV16 0x00000007U /*!< fclk_pres = fclk/16 */ +#define UART_PRESCALER_DIV32 0x00000008U /*!< fclk_pres = fclk/32 */ +#define UART_PRESCALER_DIV64 0x00000009U /*!< fclk_pres = fclk/64 */ +#define UART_PRESCALER_DIV128 0x0000000AU /*!< fclk_pres = fclk/128 */ +#define UART_PRESCALER_DIV256 0x0000000BU /*!< fclk_pres = fclk/256 */ +/** + * @} + */ + +/** @defgroup UART_AutoBaud_Rate_Mode UART Advanced Feature AutoBaud Rate Mode + * @{ + */ +#define UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT 0x00000000U /*!< Auto Baud rate detection + on start bit */ +#define UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE USART_CR2_ABRMODE_0 /*!< Auto Baud rate detection + on falling edge */ +#define UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME USART_CR2_ABRMODE_1 /*!< Auto Baud rate detection + on 0x7F frame detection */ +#define UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME USART_CR2_ABRMODE /*!< Auto Baud rate detection + on 0x55 frame detection */ +/** + * @} + */ + +/** @defgroup UART_Receiver_Timeout UART Receiver Timeout + * @{ + */ +#define UART_RECEIVER_TIMEOUT_DISABLE 0x00000000U /*!< UART Receiver Timeout disable */ +#define UART_RECEIVER_TIMEOUT_ENABLE USART_CR2_RTOEN /*!< UART Receiver Timeout enable */ +/** + * @} + */ + +/** @defgroup UART_LIN UART Local Interconnection Network mode + * @{ + */ +#define UART_LIN_DISABLE 0x00000000U /*!< Local Interconnect Network disable */ +#define UART_LIN_ENABLE USART_CR2_LINEN /*!< Local Interconnect Network enable */ +/** + * @} + */ + +/** @defgroup UART_LIN_Break_Detection UART LIN Break Detection + * @{ + */ +#define UART_LINBREAKDETECTLENGTH_10B 0x00000000U /*!< LIN 10-bit break detection length */ +#define UART_LINBREAKDETECTLENGTH_11B USART_CR2_LBDL /*!< LIN 11-bit break detection length */ +/** + * @} + */ + +/** @defgroup UART_DMA_Tx UART DMA Tx + * @{ + */ +#define UART_DMA_TX_DISABLE 0x00000000U /*!< UART DMA TX disabled */ +#define UART_DMA_TX_ENABLE USART_CR3_DMAT /*!< UART DMA TX enabled */ +/** + * @} + */ + +/** @defgroup UART_DMA_Rx UART DMA Rx + * @{ + */ +#define UART_DMA_RX_DISABLE 0x00000000U /*!< UART DMA RX disabled */ +#define UART_DMA_RX_ENABLE USART_CR3_DMAR /*!< UART DMA RX enabled */ +/** + * @} + */ + +/** @defgroup UART_Half_Duplex_Selection UART Half Duplex Selection + * @{ + */ +#define UART_HALF_DUPLEX_DISABLE 0x00000000U /*!< UART half-duplex disabled */ +#define UART_HALF_DUPLEX_ENABLE USART_CR3_HDSEL /*!< UART half-duplex enabled */ +/** + * @} + */ + +/** @defgroup UART_WakeUp_Methods UART WakeUp Methods + * @{ + */ +#define UART_WAKEUPMETHOD_IDLELINE 0x00000000U /*!< UART wake-up on idle line */ +#define UART_WAKEUPMETHOD_ADDRESSMARK USART_CR1_WAKE /*!< UART wake-up on address mark */ +/** + * @} + */ + +/** @defgroup UART_Request_Parameters UART Request Parameters + * @{ + */ +#define UART_AUTOBAUD_REQUEST USART_RQR_ABRRQ /*!< Auto-Baud Rate Request */ +#define UART_SENDBREAK_REQUEST USART_RQR_SBKRQ /*!< Send Break Request */ +#define UART_MUTE_MODE_REQUEST USART_RQR_MMRQ /*!< Mute Mode Request */ +#define UART_RXDATA_FLUSH_REQUEST USART_RQR_RXFRQ /*!< Receive Data flush Request */ +#define UART_TXDATA_FLUSH_REQUEST USART_RQR_TXFRQ /*!< Transmit data flush Request */ +/** + * @} + */ + +/** @defgroup UART_Advanced_Features_Initialization_Type UART Advanced Feature Initialization Type + * @{ + */ +#define UART_ADVFEATURE_NO_INIT 0x00000000U /*!< No advanced feature initialization */ +#define UART_ADVFEATURE_TXINVERT_INIT 0x00000001U /*!< TX pin active level inversion */ +#define UART_ADVFEATURE_RXINVERT_INIT 0x00000002U /*!< RX pin active level inversion */ +#define UART_ADVFEATURE_DATAINVERT_INIT 0x00000004U /*!< Binary data inversion */ +#define UART_ADVFEATURE_SWAP_INIT 0x00000008U /*!< TX/RX pins swap */ +#define UART_ADVFEATURE_RXOVERRUNDISABLE_INIT 0x00000010U /*!< RX overrun disable */ +#define UART_ADVFEATURE_DMADISABLEONERROR_INIT 0x00000020U /*!< DMA disable on Reception Error */ +#define UART_ADVFEATURE_AUTOBAUDRATE_INIT 0x00000040U /*!< Auto Baud rate detection initialization */ +#define UART_ADVFEATURE_MSBFIRST_INIT 0x00000080U /*!< Most significant bit sent/received first */ +/** + * @} + */ + +/** @defgroup UART_Tx_Inv UART Advanced Feature TX Pin Active Level Inversion + * @{ + */ +#define UART_ADVFEATURE_TXINV_DISABLE 0x00000000U /*!< TX pin active level inversion disable */ +#define UART_ADVFEATURE_TXINV_ENABLE USART_CR2_TXINV /*!< TX pin active level inversion enable */ +/** + * @} + */ + +/** @defgroup UART_Rx_Inv UART Advanced Feature RX Pin Active Level Inversion + * @{ + */ +#define UART_ADVFEATURE_RXINV_DISABLE 0x00000000U /*!< RX pin active level inversion disable */ +#define UART_ADVFEATURE_RXINV_ENABLE USART_CR2_RXINV /*!< RX pin active level inversion enable */ +/** + * @} + */ + +/** @defgroup UART_Data_Inv UART Advanced Feature Binary Data Inversion + * @{ + */ +#define UART_ADVFEATURE_DATAINV_DISABLE 0x00000000U /*!< Binary data inversion disable */ +#define UART_ADVFEATURE_DATAINV_ENABLE USART_CR2_DATAINV /*!< Binary data inversion enable */ +/** + * @} + */ + +/** @defgroup UART_Rx_Tx_Swap UART Advanced Feature RX TX Pins Swap + * @{ + */ +#define UART_ADVFEATURE_SWAP_DISABLE 0x00000000U /*!< TX/RX pins swap disable */ +#define UART_ADVFEATURE_SWAP_ENABLE USART_CR2_SWAP /*!< TX/RX pins swap enable */ +/** + * @} + */ + +/** @defgroup UART_Overrun_Disable UART Advanced Feature Overrun Disable + * @{ + */ +#define UART_ADVFEATURE_OVERRUN_ENABLE 0x00000000U /*!< RX overrun enable */ +#define UART_ADVFEATURE_OVERRUN_DISABLE USART_CR3_OVRDIS /*!< RX overrun disable */ +/** + * @} + */ + +/** @defgroup UART_AutoBaudRate_Enable UART Advanced Feature Auto BaudRate Enable + * @{ + */ +#define UART_ADVFEATURE_AUTOBAUDRATE_DISABLE 0x00000000U /*!< RX Auto Baud rate detection enable */ +#define UART_ADVFEATURE_AUTOBAUDRATE_ENABLE USART_CR2_ABREN /*!< RX Auto Baud rate detection disable */ +/** + * @} + */ + +/** @defgroup UART_DMA_Disable_on_Rx_Error UART Advanced Feature DMA Disable On Rx Error + * @{ + */ +#define UART_ADVFEATURE_DMA_ENABLEONRXERROR 0x00000000U /*!< DMA enable on Reception Error */ +#define UART_ADVFEATURE_DMA_DISABLEONRXERROR USART_CR3_DDRE /*!< DMA disable on Reception Error */ +/** + * @} + */ + +/** @defgroup UART_MSB_First UART Advanced Feature MSB First + * @{ + */ +#define UART_ADVFEATURE_MSBFIRST_DISABLE 0x00000000U /*!< Most significant bit sent/received + first disable */ +#define UART_ADVFEATURE_MSBFIRST_ENABLE USART_CR2_MSBFIRST /*!< Most significant bit sent/received + first enable */ +/** + * @} + */ + +/** @defgroup UART_Stop_Mode_Enable UART Advanced Feature Stop Mode Enable + * @{ + */ +#define UART_ADVFEATURE_STOPMODE_DISABLE 0x00000000U /*!< UART stop mode disable */ +#define UART_ADVFEATURE_STOPMODE_ENABLE USART_CR1_UESM /*!< UART stop mode enable */ +/** + * @} + */ + +/** @defgroup UART_Mute_Mode UART Advanced Feature Mute Mode Enable + * @{ + */ +#define UART_ADVFEATURE_MUTEMODE_DISABLE 0x00000000U /*!< UART mute mode disable */ +#define UART_ADVFEATURE_MUTEMODE_ENABLE USART_CR1_MME /*!< UART mute mode enable */ +/** + * @} + */ + +/** @defgroup UART_CR2_ADDRESS_LSB_POS UART Address-matching LSB Position In CR2 Register + * @{ + */ +#define UART_CR2_ADDRESS_LSB_POS 24U /*!< UART address-matching LSB position in CR2 register */ +/** + * @} + */ + +/** @defgroup UART_WakeUp_from_Stop_Selection UART WakeUp From Stop Selection + * @{ + */ +#define UART_WAKEUP_ON_ADDRESS 0x00000000U /*!< UART wake-up on address */ +#define UART_WAKEUP_ON_STARTBIT USART_CR3_WUS_1 /*!< UART wake-up on start bit */ +#define UART_WAKEUP_ON_READDATA_NONEMPTY USART_CR3_WUS /*!< UART wake-up on receive data register + not empty or RXFIFO is not empty */ +/** + * @} + */ + +/** @defgroup UART_DriverEnable_Polarity UART DriverEnable Polarity + * @{ + */ +#define UART_DE_POLARITY_HIGH 0x00000000U /*!< Driver enable signal is active high */ +#define UART_DE_POLARITY_LOW USART_CR3_DEP /*!< Driver enable signal is active low */ +/** + * @} + */ + +/** @defgroup UART_CR1_DEAT_ADDRESS_LSB_POS UART Driver Enable Assertion Time LSB Position In CR1 Register + * @{ + */ +#define UART_CR1_DEAT_ADDRESS_LSB_POS 21U /*!< UART Driver Enable assertion time LSB + position in CR1 register */ +/** + * @} + */ + +/** @defgroup UART_CR1_DEDT_ADDRESS_LSB_POS UART Driver Enable DeAssertion Time LSB Position In CR1 Register + * @{ + */ +#define UART_CR1_DEDT_ADDRESS_LSB_POS 16U /*!< UART Driver Enable de-assertion time LSB + position in CR1 register */ +/** + * @} + */ + +/** @defgroup UART_Interruption_Mask UART Interruptions Flag Mask + * @{ + */ +#define UART_IT_MASK 0x001FU /*!< UART interruptions flags mask */ +/** + * @} + */ + +/** @defgroup UART_TimeOut_Value UART polling-based communications time-out value + * @{ + */ +#define HAL_UART_TIMEOUT_VALUE 0x1FFFFFFU /*!< UART polling-based communications time-out value */ +/** + * @} + */ + +/** @defgroup UART_Flags UART Status Flags + * Elements values convention: 0xXXXX + * - 0xXXXX : Flag mask in the ISR register + * @{ + */ +#define UART_FLAG_TXFT USART_ISR_TXFT /*!< UART TXFIFO threshold flag */ +#define UART_FLAG_RXFT USART_ISR_RXFT /*!< UART RXFIFO threshold flag */ +#define UART_FLAG_RXFF USART_ISR_RXFF /*!< UART RXFIFO Full flag */ +#define UART_FLAG_TXFE USART_ISR_TXFE /*!< UART TXFIFO Empty flag */ +#define UART_FLAG_REACK USART_ISR_REACK /*!< UART receive enable acknowledge flag */ +#define UART_FLAG_TEACK USART_ISR_TEACK /*!< UART transmit enable acknowledge flag */ +#define UART_FLAG_WUF USART_ISR_WUF /*!< UART wake-up from stop mode flag */ +#define UART_FLAG_RWU USART_ISR_RWU /*!< UART receiver wake-up from mute mode flag */ +#define UART_FLAG_SBKF USART_ISR_SBKF /*!< UART send break flag */ +#define UART_FLAG_CMF USART_ISR_CMF /*!< UART character match flag */ +#define UART_FLAG_BUSY USART_ISR_BUSY /*!< UART busy flag */ +#define UART_FLAG_ABRF USART_ISR_ABRF /*!< UART auto Baud rate flag */ +#define UART_FLAG_ABRE USART_ISR_ABRE /*!< UART auto Baud rate error */ +#define UART_FLAG_RTOF USART_ISR_RTOF /*!< UART receiver timeout flag */ +#define UART_FLAG_CTS USART_ISR_CTS /*!< UART clear to send flag */ +#define UART_FLAG_CTSIF USART_ISR_CTSIF /*!< UART clear to send interrupt flag */ +#define UART_FLAG_LBDF USART_ISR_LBDF /*!< UART LIN break detection flag */ +#define UART_FLAG_TXE USART_ISR_TXE_TXFNF /*!< UART transmit data register empty */ +#define UART_FLAG_TXFNF USART_ISR_TXE_TXFNF /*!< UART TXFIFO not full */ +#define UART_FLAG_TC USART_ISR_TC /*!< UART transmission complete */ +#define UART_FLAG_RXNE USART_ISR_RXNE_RXFNE /*!< UART read data register not empty */ +#define UART_FLAG_RXFNE USART_ISR_RXNE_RXFNE /*!< UART RXFIFO not empty */ +#define UART_FLAG_IDLE USART_ISR_IDLE /*!< UART idle flag */ +#define UART_FLAG_ORE USART_ISR_ORE /*!< UART overrun error */ +#define UART_FLAG_NE USART_ISR_NE /*!< UART noise error */ +#define UART_FLAG_FE USART_ISR_FE /*!< UART frame error */ +#define UART_FLAG_PE USART_ISR_PE /*!< UART parity error */ +/** + * @} + */ + +/** @defgroup UART_Interrupt_definition UART Interrupts Definition + * Elements values convention: 000ZZZZZ0XXYYYYYb + * - YYYYY : Interrupt source position in the XX register (5bits) + * - XX : Interrupt source register (2bits) + * - 01: CR1 register + * - 10: CR2 register + * - 11: CR3 register + * - ZZZZZ : Flag position in the ISR register(5bits) + * Elements values convention: 000000000XXYYYYYb + * - YYYYY : Interrupt source position in the XX register (5bits) + * - XX : Interrupt source register (2bits) + * - 01: CR1 register + * - 10: CR2 register + * - 11: CR3 register + * Elements values convention: 0000ZZZZ00000000b + * - ZZZZ : Flag position in the ISR register(4bits) + * @{ + */ +#define UART_IT_PE 0x0028U /*!< UART parity error interruption */ +#define UART_IT_TXE 0x0727U /*!< UART transmit data register empty interruption */ +#define UART_IT_TXFNF 0x0727U /*!< UART TX FIFO not full interruption */ +#define UART_IT_TC 0x0626U /*!< UART transmission complete interruption */ +#define UART_IT_RXNE 0x0525U /*!< UART read data register not empty interruption */ +#define UART_IT_RXFNE 0x0525U /*!< UART RXFIFO not empty interruption */ +#define UART_IT_IDLE 0x0424U /*!< UART idle interruption */ +#define UART_IT_LBD 0x0846U /*!< UART LIN break detection interruption */ +#define UART_IT_CTS 0x096AU /*!< UART CTS interruption */ +#define UART_IT_CM 0x112EU /*!< UART character match interruption */ +#define UART_IT_WUF 0x1476U /*!< UART wake-up from stop mode interruption */ +#define UART_IT_RXFF 0x183FU /*!< UART RXFIFO full interruption */ +#define UART_IT_TXFE 0x173EU /*!< UART TXFIFO empty interruption */ +#define UART_IT_RXFT 0x1A7CU /*!< UART RXFIFO threshold reached interruption */ +#define UART_IT_TXFT 0x1B77U /*!< UART TXFIFO threshold reached interruption */ +#define UART_IT_RTO 0x0B3AU /*!< UART receiver timeout interruption */ + +#define UART_IT_ERR 0x0060U /*!< UART error interruption */ + +#define UART_IT_ORE 0x0300U /*!< UART overrun error interruption */ +#define UART_IT_NE 0x0200U /*!< UART noise error interruption */ +#define UART_IT_FE 0x0100U /*!< UART frame error interruption */ +/** + * @} + */ + +/** @defgroup UART_IT_CLEAR_Flags UART Interruption Clear Flags + * @{ + */ +#define UART_CLEAR_PEF USART_ICR_PECF /*!< Parity Error Clear Flag */ +#define UART_CLEAR_FEF USART_ICR_FECF /*!< Framing Error Clear Flag */ +#define UART_CLEAR_NEF USART_ICR_NECF /*!< Noise Error detected Clear Flag */ +#define UART_CLEAR_OREF USART_ICR_ORECF /*!< Overrun Error Clear Flag */ +#define UART_CLEAR_IDLEF USART_ICR_IDLECF /*!< IDLE line detected Clear Flag */ +#define UART_CLEAR_TXFECF USART_ICR_TXFECF /*!< TXFIFO empty clear flag */ +#define UART_CLEAR_TCF USART_ICR_TCCF /*!< Transmission Complete Clear Flag */ +#define UART_CLEAR_LBDF USART_ICR_LBDCF /*!< LIN Break Detection Clear Flag */ +#define UART_CLEAR_CTSF USART_ICR_CTSCF /*!< CTS Interrupt Clear Flag */ +#define UART_CLEAR_CMF USART_ICR_CMCF /*!< Character Match Clear Flag */ +#define UART_CLEAR_WUF USART_ICR_WUCF /*!< Wake Up from stop mode Clear Flag */ +#define UART_CLEAR_RTOF USART_ICR_RTOCF /*!< UART receiver timeout clear flag */ +/** + * @} + */ + +/** @defgroup UART_Reception_Type_Values UART Reception type values + * @{ + */ +#define HAL_UART_RECEPTION_STANDARD (0x00000000U) /*!< Standard reception */ +#define HAL_UART_RECEPTION_TOIDLE (0x00000001U) /*!< Reception till completion or IDLE event */ +#define HAL_UART_RECEPTION_TORTO (0x00000002U) /*!< Reception till completion or RTO event */ +#define HAL_UART_RECEPTION_TOCHARMATCH (0x00000003U) /*!< Reception till completion or CM event */ +/** + * @} + */ + +/** @defgroup UART_RxEvent_Type_Values UART RxEvent type values + * @{ + */ +#define HAL_UART_RXEVENT_TC (0x00000000U) /*!< RxEvent linked to Transfer Complete event */ +#define HAL_UART_RXEVENT_HT (0x00000001U) /*!< RxEvent linked to Half Transfer event */ +#define HAL_UART_RXEVENT_IDLE (0x00000002U) /*!< RxEvent linked to IDLE event */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup UART_Exported_Macros UART Exported Macros + * @{ + */ + +/** @brief Reset UART handle states. + * @param __HANDLE__ UART handle. + * @retval None + */ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) +#define __HAL_UART_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->gState = HAL_UART_STATE_RESET; \ + (__HANDLE__)->RxState = HAL_UART_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0U) +#else +#define __HAL_UART_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->gState = HAL_UART_STATE_RESET; \ + (__HANDLE__)->RxState = HAL_UART_STATE_RESET; \ + } while(0U) +#endif /*USE_HAL_UART_REGISTER_CALLBACKS */ + +/** @brief Flush the UART Data registers. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_FLUSH_DRREGISTER(__HANDLE__) \ + do{ \ + SET_BIT((__HANDLE__)->Instance->RQR, UART_RXDATA_FLUSH_REQUEST); \ + SET_BIT((__HANDLE__)->Instance->RQR, UART_TXDATA_FLUSH_REQUEST); \ + } while(0U) + +/** @brief Clear the specified UART pending flag. + * @param __HANDLE__ specifies the UART Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be any combination of the following values: + * @arg @ref UART_CLEAR_PEF Parity Error Clear Flag + * @arg @ref UART_CLEAR_FEF Framing Error Clear Flag + * @arg @ref UART_CLEAR_NEF Noise detected Clear Flag + * @arg @ref UART_CLEAR_OREF Overrun Error Clear Flag + * @arg @ref UART_CLEAR_IDLEF IDLE line detected Clear Flag + * @arg @ref UART_CLEAR_TXFECF TXFIFO empty clear Flag + * @arg @ref UART_CLEAR_TCF Transmission Complete Clear Flag + * @arg @ref UART_CLEAR_RTOF Receiver Timeout clear flag + * @arg @ref UART_CLEAR_LBDF LIN Break Detection Clear Flag + * @arg @ref UART_CLEAR_CTSF CTS Interrupt Clear Flag + * @arg @ref UART_CLEAR_CMF Character Match Clear Flag + * @arg @ref UART_CLEAR_WUF Wake Up from stop mode Clear Flag + * @retval None + */ +#define __HAL_UART_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) + +/** @brief Clear the UART PE pending flag. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_CLEAR_PEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_PEF) + +/** @brief Clear the UART FE pending flag. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_CLEAR_FEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_FEF) + +/** @brief Clear the UART NE pending flag. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_CLEAR_NEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_NEF) + +/** @brief Clear the UART ORE pending flag. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_CLEAR_OREFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_OREF) + +/** @brief Clear the UART IDLE pending flag. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_IDLEF) + +/** @brief Clear the UART TX FIFO empty clear flag. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_CLEAR_TXFECF(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_TXFECF) + +/** @brief Check whether the specified UART flag is set or not. + * @param __HANDLE__ specifies the UART Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref UART_FLAG_TXFT TXFIFO threshold flag + * @arg @ref UART_FLAG_RXFT RXFIFO threshold flag + * @arg @ref UART_FLAG_RXFF RXFIFO Full flag + * @arg @ref UART_FLAG_TXFE TXFIFO Empty flag + * @arg @ref UART_FLAG_REACK Receive enable acknowledge flag + * @arg @ref UART_FLAG_TEACK Transmit enable acknowledge flag + * @arg @ref UART_FLAG_WUF Wake up from stop mode flag + * @arg @ref UART_FLAG_RWU Receiver wake up flag (if the UART in mute mode) + * @arg @ref UART_FLAG_SBKF Send Break flag + * @arg @ref UART_FLAG_CMF Character match flag + * @arg @ref UART_FLAG_BUSY Busy flag + * @arg @ref UART_FLAG_ABRF Auto Baud rate detection flag + * @arg @ref UART_FLAG_ABRE Auto Baud rate detection error flag + * @arg @ref UART_FLAG_CTS CTS Change flag + * @arg @ref UART_FLAG_LBDF LIN Break detection flag + * @arg @ref UART_FLAG_TXE Transmit data register empty flag + * @arg @ref UART_FLAG_TXFNF UART TXFIFO not full flag + * @arg @ref UART_FLAG_TC Transmission Complete flag + * @arg @ref UART_FLAG_RXNE Receive data register not empty flag + * @arg @ref UART_FLAG_RXFNE UART RXFIFO not empty flag + * @arg @ref UART_FLAG_RTOF Receiver Timeout flag + * @arg @ref UART_FLAG_IDLE Idle Line detection flag + * @arg @ref UART_FLAG_ORE Overrun Error flag + * @arg @ref UART_FLAG_NE Noise Error flag + * @arg @ref UART_FLAG_FE Framing Error flag + * @arg @ref UART_FLAG_PE Parity Error flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_UART_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__)) + +/** @brief Enable the specified UART interrupt. + * @param __HANDLE__ specifies the UART Handle. + * @param __INTERRUPT__ specifies the UART interrupt source to enable. + * This parameter can be one of the following values: + * @arg @ref UART_IT_RXFF RXFIFO Full interrupt + * @arg @ref UART_IT_TXFE TXFIFO Empty interrupt + * @arg @ref UART_IT_RXFT RXFIFO threshold interrupt + * @arg @ref UART_IT_TXFT TXFIFO threshold interrupt + * @arg @ref UART_IT_WUF Wakeup from stop mode interrupt + * @arg @ref UART_IT_CM Character match interrupt + * @arg @ref UART_IT_CTS CTS change interrupt + * @arg @ref UART_IT_LBD LIN Break detection interrupt + * @arg @ref UART_IT_TXE Transmit Data Register empty interrupt + * @arg @ref UART_IT_TXFNF TX FIFO not full interrupt + * @arg @ref UART_IT_TC Transmission complete interrupt + * @arg @ref UART_IT_RXNE Receive Data register not empty interrupt + * @arg @ref UART_IT_RXFNE RXFIFO not empty interrupt + * @arg @ref UART_IT_RTO Receive Timeout interrupt + * @arg @ref UART_IT_IDLE Idle line detection interrupt + * @arg @ref UART_IT_PE Parity Error interrupt + * @arg @ref UART_IT_ERR Error interrupt (frame error, noise error, overrun error) + * @retval None + */ +#define __HAL_UART_ENABLE_IT(__HANDLE__, __INTERRUPT__) (\ + ((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U)?\ + ((__HANDLE__)->Instance->CR1 |= (1U <<\ + ((__INTERRUPT__) & UART_IT_MASK))): \ + ((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U)?\ + ((__HANDLE__)->Instance->CR2 |= (1U <<\ + ((__INTERRUPT__) & UART_IT_MASK))): \ + ((__HANDLE__)->Instance->CR3 |= (1U <<\ + ((__INTERRUPT__) & UART_IT_MASK)))) + +/** @brief Disable the specified UART interrupt. + * @param __HANDLE__ specifies the UART Handle. + * @param __INTERRUPT__ specifies the UART interrupt source to disable. + * This parameter can be one of the following values: + * @arg @ref UART_IT_RXFF RXFIFO Full interrupt + * @arg @ref UART_IT_TXFE TXFIFO Empty interrupt + * @arg @ref UART_IT_RXFT RXFIFO threshold interrupt + * @arg @ref UART_IT_TXFT TXFIFO threshold interrupt + * @arg @ref UART_IT_WUF Wakeup from stop mode interrupt + * @arg @ref UART_IT_CM Character match interrupt + * @arg @ref UART_IT_CTS CTS change interrupt + * @arg @ref UART_IT_LBD LIN Break detection interrupt + * @arg @ref UART_IT_TXE Transmit Data Register empty interrupt + * @arg @ref UART_IT_TXFNF TX FIFO not full interrupt + * @arg @ref UART_IT_TC Transmission complete interrupt + * @arg @ref UART_IT_RXNE Receive Data register not empty interrupt + * @arg @ref UART_IT_RXFNE RXFIFO not empty interrupt + * @arg @ref UART_IT_RTO Receive Timeout interrupt + * @arg @ref UART_IT_IDLE Idle line detection interrupt + * @arg @ref UART_IT_PE Parity Error interrupt + * @arg @ref UART_IT_ERR Error interrupt (Frame error, noise error, overrun error) + * @retval None + */ +#define __HAL_UART_DISABLE_IT(__HANDLE__, __INTERRUPT__) (\ + ((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U)?\ + ((__HANDLE__)->Instance->CR1 &= ~ (1U <<\ + ((__INTERRUPT__) & UART_IT_MASK))): \ + ((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U)?\ + ((__HANDLE__)->Instance->CR2 &= ~ (1U <<\ + ((__INTERRUPT__) & UART_IT_MASK))): \ + ((__HANDLE__)->Instance->CR3 &= ~ (1U <<\ + ((__INTERRUPT__) & UART_IT_MASK)))) + +/** @brief Check whether the specified UART interrupt has occurred or not. + * @param __HANDLE__ specifies the UART Handle. + * @param __INTERRUPT__ specifies the UART interrupt to check. + * This parameter can be one of the following values: + * @arg @ref UART_IT_RXFF RXFIFO Full interrupt + * @arg @ref UART_IT_TXFE TXFIFO Empty interrupt + * @arg @ref UART_IT_RXFT RXFIFO threshold interrupt + * @arg @ref UART_IT_TXFT TXFIFO threshold interrupt + * @arg @ref UART_IT_WUF Wakeup from stop mode interrupt + * @arg @ref UART_IT_CM Character match interrupt + * @arg @ref UART_IT_CTS CTS change interrupt + * @arg @ref UART_IT_LBD LIN Break detection interrupt + * @arg @ref UART_IT_TXE Transmit Data Register empty interrupt + * @arg @ref UART_IT_TXFNF TX FIFO not full interrupt + * @arg @ref UART_IT_TC Transmission complete interrupt + * @arg @ref UART_IT_RXNE Receive Data register not empty interrupt + * @arg @ref UART_IT_RXFNE RXFIFO not empty interrupt + * @arg @ref UART_IT_RTO Receive Timeout interrupt + * @arg @ref UART_IT_IDLE Idle line detection interrupt + * @arg @ref UART_IT_PE Parity Error interrupt + * @arg @ref UART_IT_ERR Error interrupt (Frame error, noise error, overrun error) + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_UART_GET_IT(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->ISR\ + & (1U << ((__INTERRUPT__)>> 8U))) != RESET) ? SET : RESET) + +/** @brief Check whether the specified UART interrupt source is enabled or not. + * @param __HANDLE__ specifies the UART Handle. + * @param __INTERRUPT__ specifies the UART interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref UART_IT_RXFF RXFIFO Full interrupt + * @arg @ref UART_IT_TXFE TXFIFO Empty interrupt + * @arg @ref UART_IT_RXFT RXFIFO threshold interrupt + * @arg @ref UART_IT_TXFT TXFIFO threshold interrupt + * @arg @ref UART_IT_WUF Wakeup from stop mode interrupt + * @arg @ref UART_IT_CM Character match interrupt + * @arg @ref UART_IT_CTS CTS change interrupt + * @arg @ref UART_IT_LBD LIN Break detection interrupt + * @arg @ref UART_IT_TXE Transmit Data Register empty interrupt + * @arg @ref UART_IT_TXFNF TX FIFO not full interrupt + * @arg @ref UART_IT_TC Transmission complete interrupt + * @arg @ref UART_IT_RXNE Receive Data register not empty interrupt + * @arg @ref UART_IT_RXFNE RXFIFO not empty interrupt + * @arg @ref UART_IT_RTO Receive Timeout interrupt + * @arg @ref UART_IT_IDLE Idle line detection interrupt + * @arg @ref UART_IT_PE Parity Error interrupt + * @arg @ref UART_IT_ERR Error interrupt (Frame error, noise error, overrun error) + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_UART_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U) ?\ + (__HANDLE__)->Instance->CR1 : \ + (((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U) ?\ + (__HANDLE__)->Instance->CR2 : \ + (__HANDLE__)->Instance->CR3)) & (1U <<\ + (((uint16_t)(__INTERRUPT__)) &\ + UART_IT_MASK))) != RESET) ? SET : RESET) + +/** @brief Clear the specified UART ISR flag, in setting the proper ICR register flag. + * @param __HANDLE__ specifies the UART Handle. + * @param __IT_CLEAR__ specifies the interrupt clear register flag that needs to be set + * to clear the corresponding interrupt + * This parameter can be one of the following values: + * @arg @ref UART_CLEAR_PEF Parity Error Clear Flag + * @arg @ref UART_CLEAR_FEF Framing Error Clear Flag + * @arg @ref UART_CLEAR_NEF Noise detected Clear Flag + * @arg @ref UART_CLEAR_OREF Overrun Error Clear Flag + * @arg @ref UART_CLEAR_IDLEF IDLE line detected Clear Flag + * @arg @ref UART_CLEAR_RTOF Receiver timeout clear flag + * @arg @ref UART_CLEAR_TXFECF TXFIFO empty Clear Flag + * @arg @ref UART_CLEAR_TCF Transmission Complete Clear Flag + * @arg @ref UART_CLEAR_LBDF LIN Break Detection Clear Flag + * @arg @ref UART_CLEAR_CTSF CTS Interrupt Clear Flag + * @arg @ref UART_CLEAR_CMF Character Match Clear Flag + * @arg @ref UART_CLEAR_WUF Wake Up from stop mode Clear Flag + * @retval None + */ +#define __HAL_UART_CLEAR_IT(__HANDLE__, __IT_CLEAR__) ((__HANDLE__)->Instance->ICR = (uint32_t)(__IT_CLEAR__)) + +/** @brief Set a specific UART request flag. + * @param __HANDLE__ specifies the UART Handle. + * @param __REQ__ specifies the request flag to set + * This parameter can be one of the following values: + * @arg @ref UART_AUTOBAUD_REQUEST Auto-Baud Rate Request + * @arg @ref UART_SENDBREAK_REQUEST Send Break Request + * @arg @ref UART_MUTE_MODE_REQUEST Mute Mode Request + * @arg @ref UART_RXDATA_FLUSH_REQUEST Receive Data flush Request + * @arg @ref UART_TXDATA_FLUSH_REQUEST Transmit data flush Request + * @retval None + */ +#define __HAL_UART_SEND_REQ(__HANDLE__, __REQ__) ((__HANDLE__)->Instance->RQR |= (uint16_t)(__REQ__)) + +/** @brief Enable the UART one bit sample method. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT) + +/** @brief Disable the UART one bit sample method. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= ~USART_CR3_ONEBIT) + +/** @brief Enable UART. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE) + +/** @brief Disable UART. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE) + +/** @brief Enable CTS flow control. + * @note This macro allows to enable CTS hardware flow control for a given UART instance, + * without need to call HAL_UART_Init() function. + * As involving direct access to UART registers, usage of this macro should be fully endorsed by user. + * @note As macro is expected to be used for modifying CTS Hw flow control feature activation, without need + * for USART instance Deinit/Init, following conditions for macro call should be fulfilled : + * - UART instance should have already been initialised (through call of HAL_UART_Init() ) + * - macro could only be called when corresponding UART instance is disabled + * (i.e. __HAL_UART_DISABLE(__HANDLE__)) and should be followed by an Enable + * macro (i.e. __HAL_UART_ENABLE(__HANDLE__)). + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__) \ + do{ \ + ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); \ + (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE; \ + } while(0U) + +/** @brief Disable CTS flow control. + * @note This macro allows to disable CTS hardware flow control for a given UART instance, + * without need to call HAL_UART_Init() function. + * As involving direct access to UART registers, usage of this macro should be fully endorsed by user. + * @note As macro is expected to be used for modifying CTS Hw flow control feature activation, without need + * for USART instance Deinit/Init, following conditions for macro call should be fulfilled : + * - UART instance should have already been initialised (through call of HAL_UART_Init() ) + * - macro could only be called when corresponding UART instance is disabled + * (i.e. __HAL_UART_DISABLE(__HANDLE__)) and should be followed by an Enable + * macro (i.e. __HAL_UART_ENABLE(__HANDLE__)). + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__) \ + do{ \ + ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); \ + (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE); \ + } while(0U) + +/** @brief Enable RTS flow control. + * @note This macro allows to enable RTS hardware flow control for a given UART instance, + * without need to call HAL_UART_Init() function. + * As involving direct access to UART registers, usage of this macro should be fully endorsed by user. + * @note As macro is expected to be used for modifying RTS Hw flow control feature activation, without need + * for USART instance Deinit/Init, following conditions for macro call should be fulfilled : + * - UART instance should have already been initialised (through call of HAL_UART_Init() ) + * - macro could only be called when corresponding UART instance is disabled + * (i.e. __HAL_UART_DISABLE(__HANDLE__)) and should be followed by an Enable + * macro (i.e. __HAL_UART_ENABLE(__HANDLE__)). + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__) \ + do{ \ + ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); \ + (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE; \ + } while(0U) + +/** @brief Disable RTS flow control. + * @note This macro allows to disable RTS hardware flow control for a given UART instance, + * without need to call HAL_UART_Init() function. + * As involving direct access to UART registers, usage of this macro should be fully endorsed by user. + * @note As macro is expected to be used for modifying RTS Hw flow control feature activation, without need + * for USART instance Deinit/Init, following conditions for macro call should be fulfilled : + * - UART instance should have already been initialised (through call of HAL_UART_Init() ) + * - macro could only be called when corresponding UART instance is disabled + * (i.e. __HAL_UART_DISABLE(__HANDLE__)) and should be followed by an Enable + * macro (i.e. __HAL_UART_ENABLE(__HANDLE__)). + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__) \ + do{ \ + ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE);\ + (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE); \ + } while(0U) +/** + * @} + */ + +/* Private macros --------------------------------------------------------*/ +/** @defgroup UART_Private_Macros UART Private Macros + * @{ + */ +/** @brief Get UART clok division factor from clock prescaler value. + * @param __CLOCKPRESCALER__ UART prescaler value. + * @retval UART clock division factor + */ +#define UART_GET_DIV_FACTOR(__CLOCKPRESCALER__) \ + (((__CLOCKPRESCALER__) == UART_PRESCALER_DIV1) ? 1U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV2) ? 2U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV4) ? 4U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV6) ? 6U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV8) ? 8U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV10) ? 10U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV12) ? 12U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV16) ? 16U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV32) ? 32U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV64) ? 64U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV128) ? 128U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV256) ? 256U : 1U) + +/** @brief BRR division operation to set BRR register with LPUART. + * @param __PCLK__ LPUART clock. + * @param __BAUD__ Baud rate set by the user. + * @param __CLOCKPRESCALER__ UART prescaler value. + * @retval Division result + */ +#define UART_DIV_LPUART(__PCLK__, __BAUD__, __CLOCKPRESCALER__) \ + ((uint32_t)((((((uint64_t)(__PCLK__))/(UARTPrescTable[(__CLOCKPRESCALER__)]))*256U)+ \ + (uint32_t)((__BAUD__)/2U)) / (__BAUD__)) \ + ) + +/** @brief BRR division operation to set BRR register in 8-bit oversampling mode. + * @param __PCLK__ UART clock. + * @param __BAUD__ Baud rate set by the user. + * @param __CLOCKPRESCALER__ UART prescaler value. + * @retval Division result + */ +#define UART_DIV_SAMPLING8(__PCLK__, __BAUD__, __CLOCKPRESCALER__) \ + (((((__PCLK__)/UARTPrescTable[(__CLOCKPRESCALER__)])*2U) + ((__BAUD__)/2U)) / (__BAUD__)) + +/** @brief BRR division operation to set BRR register in 16-bit oversampling mode. + * @param __PCLK__ UART clock. + * @param __BAUD__ Baud rate set by the user. + * @param __CLOCKPRESCALER__ UART prescaler value. + * @retval Division result + */ +#define UART_DIV_SAMPLING16(__PCLK__, __BAUD__, __CLOCKPRESCALER__) \ + ((((__PCLK__)/UARTPrescTable[(__CLOCKPRESCALER__)]) + ((__BAUD__)/2U)) / (__BAUD__)) + +/** @brief Check whether or not UART instance is Low Power UART. + * @param __HANDLE__ specifies the UART Handle. + * @retval SET (instance is LPUART) or RESET (instance isn't LPUART) + */ +#define UART_INSTANCE_LOWPOWER(__HANDLE__) (IS_LPUART_INSTANCE((__HANDLE__)->Instance)) + +/** @brief Check UART Baud rate. + * @param __BAUDRATE__ Baudrate specified by the user. + * The maximum Baud Rate is derived from the maximum clock on G0 (i.e. 64 MHz) + * divided by the smallest oversampling used on the USART (i.e. 8) + * @retval SET (__BAUDRATE__ is valid) or RESET (__BAUDRATE__ is invalid) + */ +#define IS_UART_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 8000001U) + +/** @brief Check UART assertion time. + * @param __TIME__ 5-bit value assertion time. + * @retval Test result (TRUE or FALSE). + */ +#define IS_UART_ASSERTIONTIME(__TIME__) ((__TIME__) <= 0x1FU) + +/** @brief Check UART deassertion time. + * @param __TIME__ 5-bit value deassertion time. + * @retval Test result (TRUE or FALSE). + */ +#define IS_UART_DEASSERTIONTIME(__TIME__) ((__TIME__) <= 0x1FU) + +/** + * @brief Ensure that UART frame number of stop bits is valid. + * @param __STOPBITS__ UART frame number of stop bits. + * @retval SET (__STOPBITS__ is valid) or RESET (__STOPBITS__ is invalid) + */ +#define IS_UART_STOPBITS(__STOPBITS__) (((__STOPBITS__) == UART_STOPBITS_0_5) || \ + ((__STOPBITS__) == UART_STOPBITS_1) || \ + ((__STOPBITS__) == UART_STOPBITS_1_5) || \ + ((__STOPBITS__) == UART_STOPBITS_2)) + +/** + * @brief Ensure that LPUART frame number of stop bits is valid. + * @param __STOPBITS__ LPUART frame number of stop bits. + * @retval SET (__STOPBITS__ is valid) or RESET (__STOPBITS__ is invalid) + */ +#define IS_LPUART_STOPBITS(__STOPBITS__) (((__STOPBITS__) == UART_STOPBITS_1) || \ + ((__STOPBITS__) == UART_STOPBITS_2)) + +/** + * @brief Ensure that UART frame parity is valid. + * @param __PARITY__ UART frame parity. + * @retval SET (__PARITY__ is valid) or RESET (__PARITY__ is invalid) + */ +#define IS_UART_PARITY(__PARITY__) (((__PARITY__) == UART_PARITY_NONE) || \ + ((__PARITY__) == UART_PARITY_EVEN) || \ + ((__PARITY__) == UART_PARITY_ODD)) + +/** + * @brief Ensure that UART hardware flow control is valid. + * @param __CONTROL__ UART hardware flow control. + * @retval SET (__CONTROL__ is valid) or RESET (__CONTROL__ is invalid) + */ +#define IS_UART_HARDWARE_FLOW_CONTROL(__CONTROL__)\ + (((__CONTROL__) == UART_HWCONTROL_NONE) || \ + ((__CONTROL__) == UART_HWCONTROL_RTS) || \ + ((__CONTROL__) == UART_HWCONTROL_CTS) || \ + ((__CONTROL__) == UART_HWCONTROL_RTS_CTS)) + +/** + * @brief Ensure that UART communication mode is valid. + * @param __MODE__ UART communication mode. + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_UART_MODE(__MODE__) ((((__MODE__) & (~((uint32_t)(UART_MODE_TX_RX)))) == 0x00U) && ((__MODE__) != 0x00U)) + +/** + * @brief Ensure that UART state is valid. + * @param __STATE__ UART state. + * @retval SET (__STATE__ is valid) or RESET (__STATE__ is invalid) + */ +#define IS_UART_STATE(__STATE__) (((__STATE__) == UART_STATE_DISABLE) || \ + ((__STATE__) == UART_STATE_ENABLE)) + +/** + * @brief Ensure that UART oversampling is valid. + * @param __SAMPLING__ UART oversampling. + * @retval SET (__SAMPLING__ is valid) or RESET (__SAMPLING__ is invalid) + */ +#define IS_UART_OVERSAMPLING(__SAMPLING__) (((__SAMPLING__) == UART_OVERSAMPLING_16) || \ + ((__SAMPLING__) == UART_OVERSAMPLING_8)) + +/** + * @brief Ensure that UART frame sampling is valid. + * @param __ONEBIT__ UART frame sampling. + * @retval SET (__ONEBIT__ is valid) or RESET (__ONEBIT__ is invalid) + */ +#define IS_UART_ONE_BIT_SAMPLE(__ONEBIT__) (((__ONEBIT__) == UART_ONE_BIT_SAMPLE_DISABLE) || \ + ((__ONEBIT__) == UART_ONE_BIT_SAMPLE_ENABLE)) + +/** + * @brief Ensure that UART auto Baud rate detection mode is valid. + * @param __MODE__ UART auto Baud rate detection mode. + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(__MODE__) (((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT) || \ + ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE) || \ + ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME) || \ + ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME)) + +/** + * @brief Ensure that UART receiver timeout setting is valid. + * @param __TIMEOUT__ UART receiver timeout setting. + * @retval SET (__TIMEOUT__ is valid) or RESET (__TIMEOUT__ is invalid) + */ +#define IS_UART_RECEIVER_TIMEOUT(__TIMEOUT__) (((__TIMEOUT__) == UART_RECEIVER_TIMEOUT_DISABLE) || \ + ((__TIMEOUT__) == UART_RECEIVER_TIMEOUT_ENABLE)) + +/** @brief Check the receiver timeout value. + * @note The maximum UART receiver timeout value is 0xFFFFFF. + * @param __TIMEOUTVALUE__ receiver timeout value. + * @retval Test result (TRUE or FALSE) + */ +#define IS_UART_RECEIVER_TIMEOUT_VALUE(__TIMEOUTVALUE__) ((__TIMEOUTVALUE__) <= 0xFFFFFFU) + +/** + * @brief Ensure that UART LIN state is valid. + * @param __LIN__ UART LIN state. + * @retval SET (__LIN__ is valid) or RESET (__LIN__ is invalid) + */ +#define IS_UART_LIN(__LIN__) (((__LIN__) == UART_LIN_DISABLE) || \ + ((__LIN__) == UART_LIN_ENABLE)) + +/** + * @brief Ensure that UART LIN break detection length is valid. + * @param __LENGTH__ UART LIN break detection length. + * @retval SET (__LENGTH__ is valid) or RESET (__LENGTH__ is invalid) + */ +#define IS_UART_LIN_BREAK_DETECT_LENGTH(__LENGTH__) (((__LENGTH__) == UART_LINBREAKDETECTLENGTH_10B) || \ + ((__LENGTH__) == UART_LINBREAKDETECTLENGTH_11B)) + +/** + * @brief Ensure that UART DMA TX state is valid. + * @param __DMATX__ UART DMA TX state. + * @retval SET (__DMATX__ is valid) or RESET (__DMATX__ is invalid) + */ +#define IS_UART_DMA_TX(__DMATX__) (((__DMATX__) == UART_DMA_TX_DISABLE) || \ + ((__DMATX__) == UART_DMA_TX_ENABLE)) + +/** + * @brief Ensure that UART DMA RX state is valid. + * @param __DMARX__ UART DMA RX state. + * @retval SET (__DMARX__ is valid) or RESET (__DMARX__ is invalid) + */ +#define IS_UART_DMA_RX(__DMARX__) (((__DMARX__) == UART_DMA_RX_DISABLE) || \ + ((__DMARX__) == UART_DMA_RX_ENABLE)) + +/** + * @brief Ensure that UART half-duplex state is valid. + * @param __HDSEL__ UART half-duplex state. + * @retval SET (__HDSEL__ is valid) or RESET (__HDSEL__ is invalid) + */ +#define IS_UART_HALF_DUPLEX(__HDSEL__) (((__HDSEL__) == UART_HALF_DUPLEX_DISABLE) || \ + ((__HDSEL__) == UART_HALF_DUPLEX_ENABLE)) + +/** + * @brief Ensure that UART wake-up method is valid. + * @param __WAKEUP__ UART wake-up method . + * @retval SET (__WAKEUP__ is valid) or RESET (__WAKEUP__ is invalid) + */ +#define IS_UART_WAKEUPMETHOD(__WAKEUP__) (((__WAKEUP__) == UART_WAKEUPMETHOD_IDLELINE) || \ + ((__WAKEUP__) == UART_WAKEUPMETHOD_ADDRESSMARK)) + +/** + * @brief Ensure that UART request parameter is valid. + * @param __PARAM__ UART request parameter. + * @retval SET (__PARAM__ is valid) or RESET (__PARAM__ is invalid) + */ +#define IS_UART_REQUEST_PARAMETER(__PARAM__) (((__PARAM__) == UART_AUTOBAUD_REQUEST) || \ + ((__PARAM__) == UART_SENDBREAK_REQUEST) || \ + ((__PARAM__) == UART_MUTE_MODE_REQUEST) || \ + ((__PARAM__) == UART_RXDATA_FLUSH_REQUEST) || \ + ((__PARAM__) == UART_TXDATA_FLUSH_REQUEST)) + +/** + * @brief Ensure that UART advanced features initialization is valid. + * @param __INIT__ UART advanced features initialization. + * @retval SET (__INIT__ is valid) or RESET (__INIT__ is invalid) + */ +#define IS_UART_ADVFEATURE_INIT(__INIT__) ((__INIT__) <= (UART_ADVFEATURE_NO_INIT | \ + UART_ADVFEATURE_TXINVERT_INIT | \ + UART_ADVFEATURE_RXINVERT_INIT | \ + UART_ADVFEATURE_DATAINVERT_INIT | \ + UART_ADVFEATURE_SWAP_INIT | \ + UART_ADVFEATURE_RXOVERRUNDISABLE_INIT | \ + UART_ADVFEATURE_DMADISABLEONERROR_INIT | \ + UART_ADVFEATURE_AUTOBAUDRATE_INIT | \ + UART_ADVFEATURE_MSBFIRST_INIT)) + +/** + * @brief Ensure that UART frame TX inversion setting is valid. + * @param __TXINV__ UART frame TX inversion setting. + * @retval SET (__TXINV__ is valid) or RESET (__TXINV__ is invalid) + */ +#define IS_UART_ADVFEATURE_TXINV(__TXINV__) (((__TXINV__) == UART_ADVFEATURE_TXINV_DISABLE) || \ + ((__TXINV__) == UART_ADVFEATURE_TXINV_ENABLE)) + +/** + * @brief Ensure that UART frame RX inversion setting is valid. + * @param __RXINV__ UART frame RX inversion setting. + * @retval SET (__RXINV__ is valid) or RESET (__RXINV__ is invalid) + */ +#define IS_UART_ADVFEATURE_RXINV(__RXINV__) (((__RXINV__) == UART_ADVFEATURE_RXINV_DISABLE) || \ + ((__RXINV__) == UART_ADVFEATURE_RXINV_ENABLE)) + +/** + * @brief Ensure that UART frame data inversion setting is valid. + * @param __DATAINV__ UART frame data inversion setting. + * @retval SET (__DATAINV__ is valid) or RESET (__DATAINV__ is invalid) + */ +#define IS_UART_ADVFEATURE_DATAINV(__DATAINV__) (((__DATAINV__) == UART_ADVFEATURE_DATAINV_DISABLE) || \ + ((__DATAINV__) == UART_ADVFEATURE_DATAINV_ENABLE)) + +/** + * @brief Ensure that UART frame RX/TX pins swap setting is valid. + * @param __SWAP__ UART frame RX/TX pins swap setting. + * @retval SET (__SWAP__ is valid) or RESET (__SWAP__ is invalid) + */ +#define IS_UART_ADVFEATURE_SWAP(__SWAP__) (((__SWAP__) == UART_ADVFEATURE_SWAP_DISABLE) || \ + ((__SWAP__) == UART_ADVFEATURE_SWAP_ENABLE)) + +/** + * @brief Ensure that UART frame overrun setting is valid. + * @param __OVERRUN__ UART frame overrun setting. + * @retval SET (__OVERRUN__ is valid) or RESET (__OVERRUN__ is invalid) + */ +#define IS_UART_OVERRUN(__OVERRUN__) (((__OVERRUN__) == UART_ADVFEATURE_OVERRUN_ENABLE) || \ + ((__OVERRUN__) == UART_ADVFEATURE_OVERRUN_DISABLE)) + +/** + * @brief Ensure that UART auto Baud rate state is valid. + * @param __AUTOBAUDRATE__ UART auto Baud rate state. + * @retval SET (__AUTOBAUDRATE__ is valid) or RESET (__AUTOBAUDRATE__ is invalid) + */ +#define IS_UART_ADVFEATURE_AUTOBAUDRATE(__AUTOBAUDRATE__) (((__AUTOBAUDRATE__) == \ + UART_ADVFEATURE_AUTOBAUDRATE_DISABLE) || \ + ((__AUTOBAUDRATE__) == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)) + +/** + * @brief Ensure that UART DMA enabling or disabling on error setting is valid. + * @param __DMA__ UART DMA enabling or disabling on error setting. + * @retval SET (__DMA__ is valid) or RESET (__DMA__ is invalid) + */ +#define IS_UART_ADVFEATURE_DMAONRXERROR(__DMA__) (((__DMA__) == UART_ADVFEATURE_DMA_ENABLEONRXERROR) || \ + ((__DMA__) == UART_ADVFEATURE_DMA_DISABLEONRXERROR)) + +/** + * @brief Ensure that UART frame MSB first setting is valid. + * @param __MSBFIRST__ UART frame MSB first setting. + * @retval SET (__MSBFIRST__ is valid) or RESET (__MSBFIRST__ is invalid) + */ +#define IS_UART_ADVFEATURE_MSBFIRST(__MSBFIRST__) (((__MSBFIRST__) == UART_ADVFEATURE_MSBFIRST_DISABLE) || \ + ((__MSBFIRST__) == UART_ADVFEATURE_MSBFIRST_ENABLE)) + +/** + * @brief Ensure that UART stop mode state is valid. + * @param __STOPMODE__ UART stop mode state. + * @retval SET (__STOPMODE__ is valid) or RESET (__STOPMODE__ is invalid) + */ +#define IS_UART_ADVFEATURE_STOPMODE(__STOPMODE__) (((__STOPMODE__) == UART_ADVFEATURE_STOPMODE_DISABLE) || \ + ((__STOPMODE__) == UART_ADVFEATURE_STOPMODE_ENABLE)) + +/** + * @brief Ensure that UART mute mode state is valid. + * @param __MUTE__ UART mute mode state. + * @retval SET (__MUTE__ is valid) or RESET (__MUTE__ is invalid) + */ +#define IS_UART_MUTE_MODE(__MUTE__) (((__MUTE__) == UART_ADVFEATURE_MUTEMODE_DISABLE) || \ + ((__MUTE__) == UART_ADVFEATURE_MUTEMODE_ENABLE)) + +/** + * @brief Ensure that UART wake-up selection is valid. + * @param __WAKE__ UART wake-up selection. + * @retval SET (__WAKE__ is valid) or RESET (__WAKE__ is invalid) + */ +#define IS_UART_WAKEUP_SELECTION(__WAKE__) (((__WAKE__) == UART_WAKEUP_ON_ADDRESS) || \ + ((__WAKE__) == UART_WAKEUP_ON_STARTBIT) || \ + ((__WAKE__) == UART_WAKEUP_ON_READDATA_NONEMPTY)) + +/** + * @brief Ensure that UART driver enable polarity is valid. + * @param __POLARITY__ UART driver enable polarity. + * @retval SET (__POLARITY__ is valid) or RESET (__POLARITY__ is invalid) + */ +#define IS_UART_DE_POLARITY(__POLARITY__) (((__POLARITY__) == UART_DE_POLARITY_HIGH) || \ + ((__POLARITY__) == UART_DE_POLARITY_LOW)) + +/** + * @brief Ensure that UART Prescaler is valid. + * @param __CLOCKPRESCALER__ UART Prescaler value. + * @retval SET (__CLOCKPRESCALER__ is valid) or RESET (__CLOCKPRESCALER__ is invalid) + */ +#define IS_UART_PRESCALER(__CLOCKPRESCALER__) (((__CLOCKPRESCALER__) == UART_PRESCALER_DIV1) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV2) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV4) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV6) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV8) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV10) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV12) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV16) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV32) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV64) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV128) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV256)) + +/** + * @} + */ + +/* Include UART HAL Extended module */ +#include "stm32g0xx_hal_uart_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup UART_Exported_Functions UART Exported Functions + * @{ + */ + +/** @addtogroup UART_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength); +HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod); +HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart); +void HAL_UART_MspInit(UART_HandleTypeDef *huart); +void HAL_UART_MspDeInit(UART_HandleTypeDef *huart); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID, + pUART_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_UART_UnRegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID); + +HAL_StatusTypeDef HAL_UART_RegisterRxEventCallback(UART_HandleTypeDef *huart, pUART_RxEventCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_UART_UnRegisterRxEventCallback(UART_HandleTypeDef *huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @addtogroup UART_Exported_Functions_Group2 IO operation functions + * @{ + */ + +/* IO operation functions *****************************************************/ +HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart); +/* Transfer Abort functions */ +HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart); + +void HAL_UART_IRQHandler(UART_HandleTypeDef *huart); +void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart); +void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart); +void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart); +void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart); +void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart); +void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart); +void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart); +void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart); + +void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size); + +/** + * @} + */ + +/** @addtogroup UART_Exported_Functions_Group3 Peripheral Control functions + * @{ + */ + +/* Peripheral Control functions ************************************************/ +void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue); +HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UART_DisableReceiverTimeout(UART_HandleTypeDef *huart); + +HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_MultiProcessor_EnableMuteMode(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_MultiProcessor_DisableMuteMode(UART_HandleTypeDef *huart); +void HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart); + +/** + * @} + */ + +/** @addtogroup UART_Exported_Functions_Group4 Peripheral State and Error functions + * @{ + */ + +/* Peripheral State and Errors functions **************************************************/ +HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart); +uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart); + +/** + * @} + */ + +/** + * @} + */ + +/* Private functions -----------------------------------------------------------*/ +/** @addtogroup UART_Private_Functions UART Private Functions + * @{ + */ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) +void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ +HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart); +HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart); +HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, + uint32_t Tickstart, uint32_t Timeout); +void UART_AdvFeatureConfig(UART_HandleTypeDef *huart); +HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size); + +/** + * @} + */ + +/* Private variables -----------------------------------------------------------*/ +/** @defgroup UART_Private_variables UART Private variables + * @{ + */ +/* Prescaler Table used in BRR computation macros. + Declared as extern here to allow use of private UART macros, outside of HAL UART functions */ +extern const uint16_t UARTPrescTable[12]; +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_UART_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h new file mode 100644 index 0000000..89e63a3 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h @@ -0,0 +1,771 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_uart_ex.h + * @author MCD Application Team + * @brief Header file of UART HAL Extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_UART_EX_H +#define STM32G0xx_HAL_UART_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup UARTEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup UARTEx_Exported_Types UARTEx Exported Types + * @{ + */ + +/** + * @brief UART wake up from stop mode parameters + */ +typedef struct +{ + uint32_t WakeUpEvent; /*!< Specifies which event will activate the Wakeup from Stop mode flag (WUF). + This parameter can be a value of @ref UART_WakeUp_from_Stop_Selection. + If set to UART_WAKEUP_ON_ADDRESS, the two other fields below must + be filled up. */ + + uint16_t AddressLength; /*!< Specifies whether the address is 4 or 7-bit long. + This parameter can be a value of @ref UARTEx_WakeUp_Address_Length. */ + + uint8_t Address; /*!< UART/USART node address (7-bit long max). */ +} UART_WakeUpTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup UARTEx_Exported_Constants UARTEx Exported Constants + * @{ + */ + +/** @defgroup UARTEx_Word_Length UARTEx Word Length + * @{ + */ +#define UART_WORDLENGTH_7B USART_CR1_M1 /*!< 7-bit long UART frame */ +#define UART_WORDLENGTH_8B 0x00000000U /*!< 8-bit long UART frame */ +#define UART_WORDLENGTH_9B USART_CR1_M0 /*!< 9-bit long UART frame */ +/** + * @} + */ + +/** @defgroup UARTEx_WakeUp_Address_Length UARTEx WakeUp Address Length + * @{ + */ +#define UART_ADDRESS_DETECT_4B 0x00000000U /*!< 4-bit long wake-up address */ +#define UART_ADDRESS_DETECT_7B USART_CR2_ADDM7 /*!< 7-bit long wake-up address */ +/** + * @} + */ + +/** @defgroup UARTEx_FIFO_mode UARTEx FIFO mode + * @brief UART FIFO mode + * @{ + */ +#define UART_FIFOMODE_DISABLE 0x00000000U /*!< FIFO mode disable */ +#define UART_FIFOMODE_ENABLE USART_CR1_FIFOEN /*!< FIFO mode enable */ +/** + * @} + */ + +/** @defgroup UARTEx_TXFIFO_threshold_level UARTEx TXFIFO threshold level + * @brief UART TXFIFO threshold level + * @{ + */ +#define UART_TXFIFO_THRESHOLD_1_8 0x00000000U /*!< TX FIFO reaches 1/8 of its depth */ +#define UART_TXFIFO_THRESHOLD_1_4 USART_CR3_TXFTCFG_0 /*!< TX FIFO reaches 1/4 of its depth */ +#define UART_TXFIFO_THRESHOLD_1_2 USART_CR3_TXFTCFG_1 /*!< TX FIFO reaches 1/2 of its depth */ +#define UART_TXFIFO_THRESHOLD_3_4 (USART_CR3_TXFTCFG_0|USART_CR3_TXFTCFG_1) /*!< TX FIFO reaches 3/4 of its depth */ +#define UART_TXFIFO_THRESHOLD_7_8 USART_CR3_TXFTCFG_2 /*!< TX FIFO reaches 7/8 of its depth */ +#define UART_TXFIFO_THRESHOLD_8_8 (USART_CR3_TXFTCFG_2|USART_CR3_TXFTCFG_0) /*!< TX FIFO becomes empty */ +/** + * @} + */ + +/** @defgroup UARTEx_RXFIFO_threshold_level UARTEx RXFIFO threshold level + * @brief UART RXFIFO threshold level + * @{ + */ +#define UART_RXFIFO_THRESHOLD_1_8 0x00000000U /*!< RX FIFO reaches 1/8 of its depth */ +#define UART_RXFIFO_THRESHOLD_1_4 USART_CR3_RXFTCFG_0 /*!< RX FIFO reaches 1/4 of its depth */ +#define UART_RXFIFO_THRESHOLD_1_2 USART_CR3_RXFTCFG_1 /*!< RX FIFO reaches 1/2 of its depth */ +#define UART_RXFIFO_THRESHOLD_3_4 (USART_CR3_RXFTCFG_0|USART_CR3_RXFTCFG_1) /*!< RX FIFO reaches 3/4 of its depth */ +#define UART_RXFIFO_THRESHOLD_7_8 USART_CR3_RXFTCFG_2 /*!< RX FIFO reaches 7/8 of its depth */ +#define UART_RXFIFO_THRESHOLD_8_8 (USART_CR3_RXFTCFG_2|USART_CR3_RXFTCFG_0) /*!< RX FIFO becomes full */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup UARTEx_Exported_Functions + * @{ + */ + +/** @addtogroup UARTEx_Exported_Functions_Group1 + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime, + uint32_t DeassertionTime); + +/** + * @} + */ + +/** @addtogroup UARTEx_Exported_Functions_Group2 + * @{ + */ + +void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart); + +void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart); +void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart); + +/** + * @} + */ + +/** @addtogroup UARTEx_Exported_Functions_Group3 + * @{ + */ + +/* Peripheral Control functions **********************************************/ +HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection); +HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UARTEx_DisableStopMode(UART_HandleTypeDef *huart); + +HAL_StatusTypeDef HAL_MultiProcessorEx_AddressLength_Set(UART_HandleTypeDef *huart, uint32_t AddressLength); + +HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold); +HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold); + +HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen, + uint32_t Timeout); +HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size); + +HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(UART_HandleTypeDef *huart); + + +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup UARTEx_Private_Macros UARTEx Private Macros + * @{ + */ + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) +/** @brief Report the UART clock source. + * @param __HANDLE__ specifies the UART Handle. + * @param __CLOCKSOURCE__ output variable. + * @retval UART clocking source, written in __CLOCKSOURCE__. + */ +#define UART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART2) \ + { \ + switch(__HAL_RCC_GET_USART2_SOURCE()) \ + { \ + case RCC_USART2CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART2CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART2CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART2CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART3) \ + { \ + switch(__HAL_RCC_GET_USART3_SOURCE()) \ + { \ + case RCC_USART3CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART3CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART3CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART3CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART4) \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + } \ + else if((__HANDLE__)->Instance == USART5) \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + } \ + else if((__HANDLE__)->Instance == USART6) \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + } \ + else if((__HANDLE__)->Instance == LPUART1) \ + { \ + switch(__HAL_RCC_GET_LPUART1_SOURCE()) \ + { \ + case RCC_LPUART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_LPUART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_LPUART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_LPUART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == LPUART2) \ + { \ + switch(__HAL_RCC_GET_LPUART2_SOURCE()) \ + { \ + case RCC_LPUART2CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_LPUART2CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_LPUART2CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_LPUART2CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) +#elif defined(STM32G0B0xx) +/** @brief Report the UART clock source. + * @param __HANDLE__ specifies the UART Handle. + * @param __CLOCKSOURCE__ output variable. + * @retval UART clocking source, written in __CLOCKSOURCE__. + */ +#define UART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART2) \ + { \ + switch(__HAL_RCC_GET_USART2_SOURCE()) \ + { \ + case RCC_USART2CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART2CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART2CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART2CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART3) \ + { \ + switch(__HAL_RCC_GET_USART3_SOURCE()) \ + { \ + case RCC_USART3CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART3CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART3CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART3CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART4) \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + } \ + else if((__HANDLE__)->Instance == USART5) \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + } \ + else if((__HANDLE__)->Instance == USART6) \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) +#elif defined(STM32G081xx) || defined(STM32G071xx) +/** @brief Report the UART clock source. + * @param __HANDLE__ specifies the UART Handle. + * @param __CLOCKSOURCE__ output variable. + * @retval UART clocking source, written in __CLOCKSOURCE__. + */ +#define UART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART2) \ + { \ + switch(__HAL_RCC_GET_USART2_SOURCE()) \ + { \ + case RCC_USART2CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART2CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART2CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART2CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART3) \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + } \ + else if((__HANDLE__)->Instance == USART4) \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + } \ + else if((__HANDLE__)->Instance == LPUART1) \ + { \ + switch(__HAL_RCC_GET_LPUART1_SOURCE()) \ + { \ + case RCC_LPUART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_LPUART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_LPUART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_LPUART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) +#elif defined(STM32G070xx) +/** @brief Report the UART clock source. + * @param __HANDLE__ specifies the UART Handle. + * @param __CLOCKSOURCE__ output variable. + * @retval UART clocking source, written in __CLOCKSOURCE__. + */ +#define UART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART2) \ + { \ + switch(__HAL_RCC_GET_USART2_SOURCE()) \ + { \ + case RCC_USART2CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART2CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART2CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART2CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART3) \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + } \ + else if((__HANDLE__)->Instance == USART4) \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) +#elif defined(STM32G041xx) || defined(STM32G031xx) || defined(STM32G051xx) || defined(STM32G061xx) +/** @brief Report the UART clock source. + * @param __HANDLE__ specifies the UART Handle. + * @param __CLOCKSOURCE__ output variable. + * @retval UART clocking source, written in __CLOCKSOURCE__. + */ +#define UART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART2) \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + } \ + else if((__HANDLE__)->Instance == LPUART1) \ + { \ + switch(__HAL_RCC_GET_LPUART1_SOURCE()) \ + { \ + case RCC_LPUART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_LPUART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_LPUART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_LPUART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) +#elif defined(STM32G030xx) || defined(STM32G050xx) +/** @brief Report the UART clock source. + * @param __HANDLE__ specifies the UART Handle. + * @param __CLOCKSOURCE__ output variable. + * @retval UART clocking source, written in __CLOCKSOURCE__. + */ +#define UART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART2) \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) +#endif /* STM32G0C1xx || STM32G0B1xx */ + +/** @brief Report the UART mask to apply to retrieve the received data + * according to the word length and to the parity bits activation. + * @note If PCE = 1, the parity bit is not included in the data extracted + * by the reception API(). + * This masking operation is not carried out in the case of + * DMA transfers. + * @param __HANDLE__ specifies the UART Handle. + * @retval None, the mask to apply to UART RDR register is stored in (__HANDLE__)->Mask field. + */ +#define UART_MASK_COMPUTATION(__HANDLE__) \ + do { \ + if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_9B) \ + { \ + if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE) \ + { \ + (__HANDLE__)->Mask = 0x01FFU ; \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x00FFU ; \ + } \ + } \ + else if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_8B) \ + { \ + if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE) \ + { \ + (__HANDLE__)->Mask = 0x00FFU ; \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x007FU ; \ + } \ + } \ + else if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_7B) \ + { \ + if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE) \ + { \ + (__HANDLE__)->Mask = 0x007FU ; \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x003FU ; \ + } \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x0000U; \ + } \ + } while(0U) + +/** + * @brief Ensure that UART frame length is valid. + * @param __LENGTH__ UART frame length. + * @retval SET (__LENGTH__ is valid) or RESET (__LENGTH__ is invalid) + */ +#define IS_UART_WORD_LENGTH(__LENGTH__) (((__LENGTH__) == UART_WORDLENGTH_7B) || \ + ((__LENGTH__) == UART_WORDLENGTH_8B) || \ + ((__LENGTH__) == UART_WORDLENGTH_9B)) + +/** + * @brief Ensure that UART wake-up address length is valid. + * @param __ADDRESS__ UART wake-up address length. + * @retval SET (__ADDRESS__ is valid) or RESET (__ADDRESS__ is invalid) + */ +#define IS_UART_ADDRESSLENGTH_DETECT(__ADDRESS__) (((__ADDRESS__) == UART_ADDRESS_DETECT_4B) || \ + ((__ADDRESS__) == UART_ADDRESS_DETECT_7B)) + +/** + * @brief Ensure that UART TXFIFO threshold level is valid. + * @param __THRESHOLD__ UART TXFIFO threshold level. + * @retval SET (__THRESHOLD__ is valid) or RESET (__THRESHOLD__ is invalid) + */ +#define IS_UART_TXFIFO_THRESHOLD(__THRESHOLD__) (((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_1_8) || \ + ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_1_4) || \ + ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_1_2) || \ + ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_3_4) || \ + ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_7_8) || \ + ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_8_8)) + +/** + * @brief Ensure that UART RXFIFO threshold level is valid. + * @param __THRESHOLD__ UART RXFIFO threshold level. + * @retval SET (__THRESHOLD__ is valid) or RESET (__THRESHOLD__ is invalid) + */ +#define IS_UART_RXFIFO_THRESHOLD(__THRESHOLD__) (((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_1_8) || \ + ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_1_4) || \ + ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_1_2) || \ + ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_3_4) || \ + ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_7_8) || \ + ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_8_8)) + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_UART_EX_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_usart.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_usart.h new file mode 100644 index 0000000..300c1dc --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_usart.h @@ -0,0 +1,908 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_usart.h + * @author MCD Application Team + * @brief Header file of USART HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_USART_H +#define STM32G0xx_HAL_USART_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup USART + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup USART_Exported_Types USART Exported Types + * @{ + */ + +/** + * @brief USART Init Structure definition + */ +typedef struct +{ + uint32_t BaudRate; /*!< This member configures the Usart communication baud rate. + The baud rate is computed using the following formula: + Baud Rate Register[15:4] = ((2 * fclk_pres) / + ((huart->Init.BaudRate)))[15:4] + Baud Rate Register[3] = 0 + Baud Rate Register[2:0] = (((2 * fclk_pres) / + ((huart->Init.BaudRate)))[3:0]) >> 1 + where fclk_pres is the USART input clock frequency (fclk) + divided by a prescaler. + @note Oversampling by 8 is systematically applied to + achieve high baud rates. */ + + uint32_t WordLength; /*!< Specifies the number of data bits transmitted or received in a frame. + This parameter can be a value of @ref USARTEx_Word_Length. */ + + uint32_t StopBits; /*!< Specifies the number of stop bits transmitted. + This parameter can be a value of @ref USART_Stop_Bits. */ + + uint32_t Parity; /*!< Specifies the parity mode. + This parameter can be a value of @ref USART_Parity + @note When parity is enabled, the computed parity is inserted + at the MSB position of the transmitted data (9th bit when + the word length is set to 9 data bits; 8th bit when the + word length is set to 8 data bits). */ + + uint32_t Mode; /*!< Specifies whether the Receive or Transmit mode is enabled or disabled. + This parameter can be a value of @ref USART_Mode. */ + + uint32_t CLKPolarity; /*!< Specifies the steady state of the serial clock. + This parameter can be a value of @ref USART_Clock_Polarity. */ + + uint32_t CLKPhase; /*!< Specifies the clock transition on which the bit capture is made. + This parameter can be a value of @ref USART_Clock_Phase. */ + + uint32_t CLKLastBit; /*!< Specifies whether the clock pulse corresponding to the last transmitted + data bit (MSB) has to be output on the SCLK pin in synchronous mode. + This parameter can be a value of @ref USART_Last_Bit. */ + + uint32_t ClockPrescaler; /*!< Specifies the prescaler value used to divide the USART clock source. + This parameter can be a value of @ref USART_ClockPrescaler. */ +} USART_InitTypeDef; + +/** + * @brief HAL USART State structures definition + */ +typedef enum +{ + HAL_USART_STATE_RESET = 0x00U, /*!< Peripheral is not initialized */ + HAL_USART_STATE_READY = 0x01U, /*!< Peripheral Initialized and ready for use */ + HAL_USART_STATE_BUSY = 0x02U, /*!< an internal process is ongoing */ + HAL_USART_STATE_BUSY_TX = 0x12U, /*!< Data Transmission process is ongoing */ + HAL_USART_STATE_BUSY_RX = 0x22U, /*!< Data Reception process is ongoing */ + HAL_USART_STATE_BUSY_TX_RX = 0x32U, /*!< Data Transmission Reception process is ongoing */ + HAL_USART_STATE_TIMEOUT = 0x03U, /*!< Timeout state */ + HAL_USART_STATE_ERROR = 0x04U /*!< Error */ +} HAL_USART_StateTypeDef; + +/** + * @brief USART clock sources definitions + */ +typedef enum +{ + USART_CLOCKSOURCE_PCLK1 = 0x00U, /*!< PCLK1 clock source */ + USART_CLOCKSOURCE_HSI = 0x02U, /*!< HSI clock source */ + USART_CLOCKSOURCE_SYSCLK = 0x04U, /*!< SYSCLK clock source */ + USART_CLOCKSOURCE_LSE = 0x08U, /*!< LSE clock source */ + USART_CLOCKSOURCE_UNDEFINED = 0x10U /*!< Undefined clock source */ +} USART_ClockSourceTypeDef; + +/** + * @brief USART handle Structure definition + */ +typedef struct __USART_HandleTypeDef +{ + USART_TypeDef *Instance; /*!< USART registers base address */ + + USART_InitTypeDef Init; /*!< USART communication parameters */ + + const uint8_t *pTxBuffPtr; /*!< Pointer to USART Tx transfer Buffer */ + + uint16_t TxXferSize; /*!< USART Tx Transfer size */ + + __IO uint16_t TxXferCount; /*!< USART Tx Transfer Counter */ + + uint8_t *pRxBuffPtr; /*!< Pointer to USART Rx transfer Buffer */ + + uint16_t RxXferSize; /*!< USART Rx Transfer size */ + + __IO uint16_t RxXferCount; /*!< USART Rx Transfer Counter */ + + uint16_t Mask; /*!< USART Rx RDR register mask */ + + uint16_t NbRxDataToProcess; /*!< Number of data to process during RX ISR execution */ + + uint16_t NbTxDataToProcess; /*!< Number of data to process during TX ISR execution */ + + uint32_t SlaveMode; /*!< Enable/Disable UART SPI Slave Mode. This parameter can be a value + of @ref USARTEx_Slave_Mode */ + + uint32_t FifoMode; /*!< Specifies if the FIFO mode will be used. This parameter can be a value + of @ref USARTEx_FIFO_mode. */ + + void (*RxISR)(struct __USART_HandleTypeDef *husart); /*!< Function pointer on Rx IRQ handler */ + + void (*TxISR)(struct __USART_HandleTypeDef *husart); /*!< Function pointer on Tx IRQ handler */ + + DMA_HandleTypeDef *hdmatx; /*!< USART Tx DMA Handle parameters */ + + DMA_HandleTypeDef *hdmarx; /*!< USART Rx DMA Handle parameters */ + + HAL_LockTypeDef Lock; /*!< Locking object */ + + __IO HAL_USART_StateTypeDef State; /*!< USART communication state */ + + __IO uint32_t ErrorCode; /*!< USART Error code */ + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + void (* TxHalfCpltCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Tx Half Complete Callback */ + void (* TxCpltCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Tx Complete Callback */ + void (* RxHalfCpltCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Rx Half Complete Callback */ + void (* RxCpltCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Rx Complete Callback */ + void (* TxRxCpltCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Tx Rx Complete Callback */ + void (* ErrorCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Error Callback */ + void (* AbortCpltCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Abort Complete Callback */ + void (* RxFifoFullCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Rx Fifo Full Callback */ + void (* TxFifoEmptyCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Tx Fifo Empty Callback */ + + void (* MspInitCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Msp Init callback */ + void (* MspDeInitCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Msp DeInit callback */ +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + +} USART_HandleTypeDef; + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) +/** + * @brief HAL USART Callback ID enumeration definition + */ +typedef enum +{ + HAL_USART_TX_HALFCOMPLETE_CB_ID = 0x00U, /*!< USART Tx Half Complete Callback ID */ + HAL_USART_TX_COMPLETE_CB_ID = 0x01U, /*!< USART Tx Complete Callback ID */ + HAL_USART_RX_HALFCOMPLETE_CB_ID = 0x02U, /*!< USART Rx Half Complete Callback ID */ + HAL_USART_RX_COMPLETE_CB_ID = 0x03U, /*!< USART Rx Complete Callback ID */ + HAL_USART_TX_RX_COMPLETE_CB_ID = 0x04U, /*!< USART Tx Rx Complete Callback ID */ + HAL_USART_ERROR_CB_ID = 0x05U, /*!< USART Error Callback ID */ + HAL_USART_ABORT_COMPLETE_CB_ID = 0x06U, /*!< USART Abort Complete Callback ID */ + HAL_USART_RX_FIFO_FULL_CB_ID = 0x07U, /*!< USART Rx Fifo Full Callback ID */ + HAL_USART_TX_FIFO_EMPTY_CB_ID = 0x08U, /*!< USART Tx Fifo Empty Callback ID */ + + HAL_USART_MSPINIT_CB_ID = 0x09U, /*!< USART MspInit callback ID */ + HAL_USART_MSPDEINIT_CB_ID = 0x0AU /*!< USART MspDeInit callback ID */ + +} HAL_USART_CallbackIDTypeDef; + +/** + * @brief HAL USART Callback pointer definition + */ +typedef void (*pUSART_CallbackTypeDef)(USART_HandleTypeDef *husart); /*!< pointer to an USART callback function */ + +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup USART_Exported_Constants USART Exported Constants + * @{ + */ + +/** @defgroup USART_Error_Definition USART Error Definition + * @{ + */ +#define HAL_USART_ERROR_NONE (0x00000000U) /*!< No error */ +#define HAL_USART_ERROR_PE (0x00000001U) /*!< Parity error */ +#define HAL_USART_ERROR_NE (0x00000002U) /*!< Noise error */ +#define HAL_USART_ERROR_FE (0x00000004U) /*!< Frame error */ +#define HAL_USART_ERROR_ORE (0x00000008U) /*!< Overrun error */ +#define HAL_USART_ERROR_DMA (0x00000010U) /*!< DMA transfer error */ +#define HAL_USART_ERROR_UDR (0x00000020U) /*!< SPI slave underrun error */ +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) +#define HAL_USART_ERROR_INVALID_CALLBACK (0x00000040U) /*!< Invalid Callback error */ +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ +#define HAL_USART_ERROR_RTO (0x00000080U) /*!< Receiver Timeout error */ +/** + * @} + */ + +/** @defgroup USART_Stop_Bits USART Number of Stop Bits + * @{ + */ +#define USART_STOPBITS_0_5 USART_CR2_STOP_0 /*!< USART frame with 0.5 stop bit */ +#define USART_STOPBITS_1 0x00000000U /*!< USART frame with 1 stop bit */ +#define USART_STOPBITS_1_5 (USART_CR2_STOP_0 | USART_CR2_STOP_1) /*!< USART frame with 1.5 stop bits */ +#define USART_STOPBITS_2 USART_CR2_STOP_1 /*!< USART frame with 2 stop bits */ +/** + * @} + */ + +/** @defgroup USART_Parity USART Parity + * @{ + */ +#define USART_PARITY_NONE 0x00000000U /*!< No parity */ +#define USART_PARITY_EVEN USART_CR1_PCE /*!< Even parity */ +#define USART_PARITY_ODD (USART_CR1_PCE | USART_CR1_PS) /*!< Odd parity */ +/** + * @} + */ + +/** @defgroup USART_Mode USART Mode + * @{ + */ +#define USART_MODE_RX USART_CR1_RE /*!< RX mode */ +#define USART_MODE_TX USART_CR1_TE /*!< TX mode */ +#define USART_MODE_TX_RX (USART_CR1_TE |USART_CR1_RE) /*!< RX and TX mode */ +/** + * @} + */ + +/** @defgroup USART_Clock USART Clock + * @{ + */ +#define USART_CLOCK_DISABLE 0x00000000U /*!< USART clock disable */ +#define USART_CLOCK_ENABLE USART_CR2_CLKEN /*!< USART clock enable */ +/** + * @} + */ + +/** @defgroup USART_Clock_Polarity USART Clock Polarity + * @{ + */ +#define USART_POLARITY_LOW 0x00000000U /*!< Driver enable signal is active high */ +#define USART_POLARITY_HIGH USART_CR2_CPOL /*!< Driver enable signal is active low */ +/** + * @} + */ + +/** @defgroup USART_Clock_Phase USART Clock Phase + * @{ + */ +#define USART_PHASE_1EDGE 0x00000000U /*!< USART frame phase on first clock transition */ +#define USART_PHASE_2EDGE USART_CR2_CPHA /*!< USART frame phase on second clock transition */ +/** + * @} + */ + +/** @defgroup USART_Last_Bit USART Last Bit + * @{ + */ +#define USART_LASTBIT_DISABLE 0x00000000U /*!< USART frame last data bit clock pulse not output to SCLK pin */ +#define USART_LASTBIT_ENABLE USART_CR2_LBCL /*!< USART frame last data bit clock pulse output to SCLK pin */ +/** + * @} + */ + +/** @defgroup USART_ClockPrescaler USART Clock Prescaler + * @{ + */ +#define USART_PRESCALER_DIV1 0x00000000U /*!< fclk_pres = fclk */ +#define USART_PRESCALER_DIV2 0x00000001U /*!< fclk_pres = fclk/2 */ +#define USART_PRESCALER_DIV4 0x00000002U /*!< fclk_pres = fclk/4 */ +#define USART_PRESCALER_DIV6 0x00000003U /*!< fclk_pres = fclk/6 */ +#define USART_PRESCALER_DIV8 0x00000004U /*!< fclk_pres = fclk/8 */ +#define USART_PRESCALER_DIV10 0x00000005U /*!< fclk_pres = fclk/10 */ +#define USART_PRESCALER_DIV12 0x00000006U /*!< fclk_pres = fclk/12 */ +#define USART_PRESCALER_DIV16 0x00000007U /*!< fclk_pres = fclk/16 */ +#define USART_PRESCALER_DIV32 0x00000008U /*!< fclk_pres = fclk/32 */ +#define USART_PRESCALER_DIV64 0x00000009U /*!< fclk_pres = fclk/64 */ +#define USART_PRESCALER_DIV128 0x0000000AU /*!< fclk_pres = fclk/128 */ +#define USART_PRESCALER_DIV256 0x0000000BU /*!< fclk_pres = fclk/256 */ + +/** + * @} + */ + +/** @defgroup USART_Request_Parameters USART Request Parameters + * @{ + */ +#define USART_RXDATA_FLUSH_REQUEST USART_RQR_RXFRQ /*!< Receive Data flush Request */ +#define USART_TXDATA_FLUSH_REQUEST USART_RQR_TXFRQ /*!< Transmit data flush Request */ +/** + * @} + */ + +/** @defgroup USART_Flags USART Flags + * Elements values convention: 0xXXXX + * - 0xXXXX : Flag mask in the ISR register + * @{ + */ +#define USART_FLAG_TXFT USART_ISR_TXFT /*!< USART TXFIFO threshold flag */ +#define USART_FLAG_RXFT USART_ISR_RXFT /*!< USART RXFIFO threshold flag */ +#define USART_FLAG_RXFF USART_ISR_RXFF /*!< USART RXFIFO Full flag */ +#define USART_FLAG_TXFE USART_ISR_TXFE /*!< USART TXFIFO Empty flag */ +#define USART_FLAG_REACK USART_ISR_REACK /*!< USART receive enable acknowledge flag */ +#define USART_FLAG_TEACK USART_ISR_TEACK /*!< USART transmit enable acknowledge flag */ +#define USART_FLAG_BUSY USART_ISR_BUSY /*!< USART busy flag */ +#define USART_FLAG_UDR USART_ISR_UDR /*!< SPI slave underrun error flag */ +#define USART_FLAG_TXE USART_ISR_TXE_TXFNF /*!< USART transmit data register empty */ +#define USART_FLAG_TXFNF USART_ISR_TXE_TXFNF /*!< USART TXFIFO not full */ +#define USART_FLAG_RTOF USART_ISR_RTOF /*!< USART receiver timeout flag */ +#define USART_FLAG_TC USART_ISR_TC /*!< USART transmission complete */ +#define USART_FLAG_RXNE USART_ISR_RXNE_RXFNE /*!< USART read data register not empty */ +#define USART_FLAG_RXFNE USART_ISR_RXNE_RXFNE /*!< USART RXFIFO not empty */ +#define USART_FLAG_IDLE USART_ISR_IDLE /*!< USART idle flag */ +#define USART_FLAG_ORE USART_ISR_ORE /*!< USART overrun error */ +#define USART_FLAG_NE USART_ISR_NE /*!< USART noise error */ +#define USART_FLAG_FE USART_ISR_FE /*!< USART frame error */ +#define USART_FLAG_PE USART_ISR_PE /*!< USART parity error */ +/** + * @} + */ + +/** @defgroup USART_Interrupt_definition USART Interrupts Definition + * Elements values convention: 0000ZZZZ0XXYYYYYb + * - YYYYY : Interrupt source position in the XX register (5bits) + * - XX : Interrupt source register (2bits) + * - 01: CR1 register + * - 10: CR2 register + * - 11: CR3 register + * - ZZZZ : Flag position in the ISR register(4bits) + * @{ + */ + +#define USART_IT_PE 0x0028U /*!< USART parity error interruption */ +#define USART_IT_TXE 0x0727U /*!< USART transmit data register empty interruption */ +#define USART_IT_TXFNF 0x0727U /*!< USART TX FIFO not full interruption */ +#define USART_IT_TC 0x0626U /*!< USART transmission complete interruption */ +#define USART_IT_RXNE 0x0525U /*!< USART read data register not empty interruption */ +#define USART_IT_RXFNE 0x0525U /*!< USART RXFIFO not empty interruption */ +#define USART_IT_IDLE 0x0424U /*!< USART idle interruption */ +#define USART_IT_ERR 0x0060U /*!< USART error interruption */ +#define USART_IT_ORE 0x0300U /*!< USART overrun error interruption */ +#define USART_IT_NE 0x0200U /*!< USART noise error interruption */ +#define USART_IT_FE 0x0100U /*!< USART frame error interruption */ +#define USART_IT_RXFF 0x183FU /*!< USART RXFIFO full interruption */ +#define USART_IT_TXFE 0x173EU /*!< USART TXFIFO empty interruption */ +#define USART_IT_RXFT 0x1A7CU /*!< USART RXFIFO threshold reached interruption */ +#define USART_IT_TXFT 0x1B77U /*!< USART TXFIFO threshold reached interruption */ + +/** + * @} + */ + +/** @defgroup USART_IT_CLEAR_Flags USART Interruption Clear Flags + * @{ + */ +#define USART_CLEAR_PEF USART_ICR_PECF /*!< Parity Error Clear Flag */ +#define USART_CLEAR_FEF USART_ICR_FECF /*!< Framing Error Clear Flag */ +#define USART_CLEAR_NEF USART_ICR_NECF /*!< Noise Error detected Clear Flag */ +#define USART_CLEAR_OREF USART_ICR_ORECF /*!< OverRun Error Clear Flag */ +#define USART_CLEAR_IDLEF USART_ICR_IDLECF /*!< IDLE line detected Clear Flag */ +#define USART_CLEAR_TCF USART_ICR_TCCF /*!< Transmission Complete Clear Flag */ +#define USART_CLEAR_UDRF USART_ICR_UDRCF /*!< SPI slave underrun error Clear Flag */ +#define USART_CLEAR_TXFECF USART_ICR_TXFECF /*!< TXFIFO Empty Clear Flag */ +#define USART_CLEAR_RTOF USART_ICR_RTOCF /*!< USART receiver timeout clear flag */ +/** + * @} + */ + +/** @defgroup USART_Interruption_Mask USART Interruption Flags Mask + * @{ + */ +#define USART_IT_MASK 0x001FU /*!< USART interruptions flags mask */ +#define USART_CR_MASK 0x00E0U /*!< USART control register mask */ +#define USART_CR_POS 5U /*!< USART control register position */ +#define USART_ISR_MASK 0x1F00U /*!< USART ISR register mask */ +#define USART_ISR_POS 8U /*!< USART ISR register position */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup USART_Exported_Macros USART Exported Macros + * @{ + */ + +/** @brief Reset USART handle state. + * @param __HANDLE__ USART handle. + * @retval None + */ +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) +#define __HAL_USART_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_USART_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0U) +#else +#define __HAL_USART_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_USART_STATE_RESET) +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + +/** @brief Check whether the specified USART flag is set or not. + * @param __HANDLE__ specifies the USART Handle + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref USART_FLAG_TXFT TXFIFO threshold flag + * @arg @ref USART_FLAG_RXFT RXFIFO threshold flag + * @arg @ref USART_FLAG_RXFF RXFIFO Full flag + * @arg @ref USART_FLAG_TXFE TXFIFO Empty flag + * @arg @ref USART_FLAG_REACK Receive enable acknowledge flag + * @arg @ref USART_FLAG_TEACK Transmit enable acknowledge flag + * @arg @ref USART_FLAG_BUSY Busy flag + * @arg @ref USART_FLAG_UDR SPI slave underrun error flag + * @arg @ref USART_FLAG_TXE Transmit data register empty flag + * @arg @ref USART_FLAG_TXFNF TXFIFO not full flag + * @arg @ref USART_FLAG_TC Transmission Complete flag + * @arg @ref USART_FLAG_RXNE Receive data register not empty flag + * @arg @ref USART_FLAG_RXFNE RXFIFO not empty flag + * @arg @ref USART_FLAG_RTOF Receiver Timeout flag + * @arg @ref USART_FLAG_IDLE Idle Line detection flag + * @arg @ref USART_FLAG_ORE OverRun Error flag + * @arg @ref USART_FLAG_NE Noise Error flag + * @arg @ref USART_FLAG_FE Framing Error flag + * @arg @ref USART_FLAG_PE Parity Error flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_USART_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__)) + +/** @brief Clear the specified USART pending flag. + * @param __HANDLE__ specifies the USART Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be any combination of the following values: + * @arg @ref USART_CLEAR_PEF Parity Error Clear Flag + * @arg @ref USART_CLEAR_FEF Framing Error Clear Flag + * @arg @ref USART_CLEAR_NEF Noise detected Clear Flag + * @arg @ref USART_CLEAR_OREF Overrun Error Clear Flag + * @arg @ref USART_CLEAR_IDLEF IDLE line detected Clear Flag + * @arg @ref USART_CLEAR_TXFECF TXFIFO empty clear Flag + * @arg @ref USART_CLEAR_TCF Transmission Complete Clear Flag + * @arg @ref USART_CLEAR_RTOF Receiver Timeout clear flag + * @arg @ref USART_CLEAR_UDRF SPI slave underrun error Clear Flag + * @retval None + */ +#define __HAL_USART_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) + +/** @brief Clear the USART PE pending flag. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_CLEAR_PEFLAG(__HANDLE__) __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_PEF) + +/** @brief Clear the USART FE pending flag. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_CLEAR_FEFLAG(__HANDLE__) __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_FEF) + +/** @brief Clear the USART NE pending flag. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_CLEAR_NEFLAG(__HANDLE__) __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_NEF) + +/** @brief Clear the USART ORE pending flag. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_CLEAR_OREFLAG(__HANDLE__) __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_OREF) + +/** @brief Clear the USART IDLE pending flag. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_IDLEF) + +/** @brief Clear the USART TX FIFO empty clear flag. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_CLEAR_TXFECF(__HANDLE__) __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_TXFECF) + +/** @brief Clear SPI slave underrun error flag. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_CLEAR_UDRFLAG(__HANDLE__) __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_UDRF) + +/** @brief Enable the specified USART interrupt. + * @param __HANDLE__ specifies the USART Handle. + * @param __INTERRUPT__ specifies the USART interrupt source to enable. + * This parameter can be one of the following values: + * @arg @ref USART_IT_RXFF RXFIFO Full interrupt + * @arg @ref USART_IT_TXFE TXFIFO Empty interrupt + * @arg @ref USART_IT_RXFT RXFIFO threshold interrupt + * @arg @ref USART_IT_TXFT TXFIFO threshold interrupt + * @arg @ref USART_IT_TXE Transmit Data Register empty interrupt + * @arg @ref USART_IT_TXFNF TX FIFO not full interrupt + * @arg @ref USART_IT_TC Transmission complete interrupt + * @arg @ref USART_IT_RXNE Receive Data register not empty interrupt + * @arg @ref USART_IT_RXFNE RXFIFO not empty interrupt + * @arg @ref USART_IT_IDLE Idle line detection interrupt + * @arg @ref USART_IT_PE Parity Error interrupt + * @arg @ref USART_IT_ERR Error interrupt(Frame error, noise error, overrun error) + * @retval None + */ +#define __HAL_USART_ENABLE_IT(__HANDLE__, __INTERRUPT__)\ + (((((__INTERRUPT__) & USART_CR_MASK) >> USART_CR_POS) == 1U)?\ + ((__HANDLE__)->Instance->CR1 |= (1U << ((__INTERRUPT__) & USART_IT_MASK))): \ + ((((__INTERRUPT__) & USART_CR_MASK) >> USART_CR_POS) == 2U)?\ + ((__HANDLE__)->Instance->CR2 |= (1U << ((__INTERRUPT__) & USART_IT_MASK))): \ + ((__HANDLE__)->Instance->CR3 |= (1U << ((__INTERRUPT__) & USART_IT_MASK)))) + +/** @brief Disable the specified USART interrupt. + * @param __HANDLE__ specifies the USART Handle. + * @param __INTERRUPT__ specifies the USART interrupt source to disable. + * This parameter can be one of the following values: + * @arg @ref USART_IT_RXFF RXFIFO Full interrupt + * @arg @ref USART_IT_TXFE TXFIFO Empty interrupt + * @arg @ref USART_IT_RXFT RXFIFO threshold interrupt + * @arg @ref USART_IT_TXFT TXFIFO threshold interrupt + * @arg @ref USART_IT_TXE Transmit Data Register empty interrupt + * @arg @ref USART_IT_TXFNF TX FIFO not full interrupt + * @arg @ref USART_IT_TC Transmission complete interrupt + * @arg @ref USART_IT_RXNE Receive Data register not empty interrupt + * @arg @ref USART_IT_RXFNE RXFIFO not empty interrupt + * @arg @ref USART_IT_IDLE Idle line detection interrupt + * @arg @ref USART_IT_PE Parity Error interrupt + * @arg @ref USART_IT_ERR Error interrupt(Frame error, noise error, overrun error) + * @retval None + */ +#define __HAL_USART_DISABLE_IT(__HANDLE__, __INTERRUPT__)\ + (((((__INTERRUPT__) & USART_CR_MASK) >> USART_CR_POS) == 1U)?\ + ((__HANDLE__)->Instance->CR1 &= ~ (1U << ((__INTERRUPT__) & USART_IT_MASK))): \ + ((((__INTERRUPT__) & USART_CR_MASK) >> USART_CR_POS) == 2U)?\ + ((__HANDLE__)->Instance->CR2 &= ~ (1U << ((__INTERRUPT__) & USART_IT_MASK))): \ + ((__HANDLE__)->Instance->CR3 &= ~ (1U << ((__INTERRUPT__) & USART_IT_MASK)))) + +/** @brief Check whether the specified USART interrupt has occurred or not. + * @param __HANDLE__ specifies the USART Handle. + * @param __INTERRUPT__ specifies the USART interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref USART_IT_RXFF RXFIFO Full interrupt + * @arg @ref USART_IT_TXFE TXFIFO Empty interrupt + * @arg @ref USART_IT_RXFT RXFIFO threshold interrupt + * @arg @ref USART_IT_TXFT TXFIFO threshold interrupt + * @arg @ref USART_IT_TXE Transmit Data Register empty interrupt + * @arg @ref USART_IT_TXFNF TX FIFO not full interrupt + * @arg @ref USART_IT_TC Transmission complete interrupt + * @arg @ref USART_IT_RXNE Receive Data register not empty interrupt + * @arg @ref USART_IT_RXFNE RXFIFO not empty interrupt + * @arg @ref USART_IT_IDLE Idle line detection interrupt + * @arg @ref USART_IT_ORE OverRun Error interrupt + * @arg @ref USART_IT_NE Noise Error interrupt + * @arg @ref USART_IT_FE Framing Error interrupt + * @arg @ref USART_IT_PE Parity Error interrupt + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_USART_GET_IT(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->ISR\ + & (0x01U << (((__INTERRUPT__) & USART_ISR_MASK)>>\ + USART_ISR_POS))) != 0U) ? SET : RESET) + +/** @brief Check whether the specified USART interrupt source is enabled or not. + * @param __HANDLE__ specifies the USART Handle. + * @param __INTERRUPT__ specifies the USART interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref USART_IT_RXFF RXFIFO Full interrupt + * @arg @ref USART_IT_TXFE TXFIFO Empty interrupt + * @arg @ref USART_IT_RXFT RXFIFO threshold interrupt + * @arg @ref USART_IT_TXFT TXFIFO threshold interrupt + * @arg @ref USART_IT_TXE Transmit Data Register empty interrupt + * @arg @ref USART_IT_TXFNF TX FIFO not full interrupt + * @arg @ref USART_IT_TC Transmission complete interrupt + * @arg @ref USART_IT_RXNE Receive Data register not empty interrupt + * @arg @ref USART_IT_RXFNE RXFIFO not empty interrupt + * @arg @ref USART_IT_IDLE Idle line detection interrupt + * @arg @ref USART_IT_ORE OverRun Error interrupt + * @arg @ref USART_IT_NE Noise Error interrupt + * @arg @ref USART_IT_FE Framing Error interrupt + * @arg @ref USART_IT_PE Parity Error interrupt + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_USART_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((((((uint8_t)(__INTERRUPT__)) >> 0x05U) == 0x01U) ?\ + (__HANDLE__)->Instance->CR1 : \ + (((((uint8_t)(__INTERRUPT__)) >> 0x05U) == 0x02U) ?\ + (__HANDLE__)->Instance->CR2 : \ + (__HANDLE__)->Instance->CR3)) & (0x01U <<\ + (((uint16_t)(__INTERRUPT__)) &\ + USART_IT_MASK))) != 0U) ? SET : RESET) + +/** @brief Clear the specified USART ISR flag, in setting the proper ICR register flag. + * @param __HANDLE__ specifies the USART Handle. + * @param __IT_CLEAR__ specifies the interrupt clear register flag that needs to be set + * to clear the corresponding interrupt. + * This parameter can be one of the following values: + * @arg @ref USART_CLEAR_PEF Parity Error Clear Flag + * @arg @ref USART_CLEAR_FEF Framing Error Clear Flag + * @arg @ref USART_CLEAR_NEF Noise detected Clear Flag + * @arg @ref USART_CLEAR_OREF Overrun Error Clear Flag + * @arg @ref USART_CLEAR_IDLEF IDLE line detected Clear Flag + * @arg @ref USART_CLEAR_RTOF Receiver timeout clear flag + * @arg @ref USART_CLEAR_TXFECF TXFIFO empty clear Flag + * @arg @ref USART_CLEAR_TCF Transmission Complete Clear Flag + * @retval None + */ +#define __HAL_USART_CLEAR_IT(__HANDLE__, __IT_CLEAR__) ((__HANDLE__)->Instance->ICR = (uint32_t)(__IT_CLEAR__)) + +/** @brief Set a specific USART request flag. + * @param __HANDLE__ specifies the USART Handle. + * @param __REQ__ specifies the request flag to set. + * This parameter can be one of the following values: + * @arg @ref USART_RXDATA_FLUSH_REQUEST Receive Data flush Request + * @arg @ref USART_TXDATA_FLUSH_REQUEST Transmit data flush Request + * + * @retval None + */ +#define __HAL_USART_SEND_REQ(__HANDLE__, __REQ__) ((__HANDLE__)->Instance->RQR |= (uint16_t)(__REQ__)) + +/** @brief Enable the USART one bit sample method. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT) + +/** @brief Disable the USART one bit sample method. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= ~USART_CR3_ONEBIT) + +/** @brief Enable USART. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE) + +/** @brief Disable USART. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE) + +/** + * @} + */ + +/* Private macros --------------------------------------------------------*/ +/** @defgroup USART_Private_Macros USART Private Macros + * @{ + */ + +/** @brief Get USART clock division factor from clock prescaler value. + * @param __CLOCKPRESCALER__ USART prescaler value. + * @retval USART clock division factor + */ +#define USART_GET_DIV_FACTOR(__CLOCKPRESCALER__) \ + (((__CLOCKPRESCALER__) == USART_PRESCALER_DIV1) ? 1U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV2) ? 2U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV4) ? 4U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV6) ? 6U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV8) ? 8U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV10) ? 10U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV12) ? 12U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV16) ? 16U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV32) ? 32U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV64) ? 64U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV128) ? 128U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV256) ? 256U : 1U) + +/** @brief BRR division operation to set BRR register in 8-bit oversampling mode. + * @param __PCLK__ USART clock. + * @param __BAUD__ Baud rate set by the user. + * @param __CLOCKPRESCALER__ USART prescaler value. + * @retval Division result + */ +#define USART_DIV_SAMPLING8(__PCLK__, __BAUD__, __CLOCKPRESCALER__)\ + (((((__PCLK__)/USART_GET_DIV_FACTOR(__CLOCKPRESCALER__))*2U)\ + + ((__BAUD__)/2U)) / (__BAUD__)) + +/** @brief Check USART Baud rate. + * @param __BAUDRATE__ Baudrate specified by the user. + * The maximum Baud Rate is derived from the maximum clock on G0 (i.e. 64 MHz) + * divided by the smallest oversampling used on the USART (i.e. 8) + * @retval SET (__BAUDRATE__ is valid) or RESET (__BAUDRATE__ is invalid) */ +#define IS_USART_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) <= 8000000U) + +/** + * @brief Ensure that USART frame number of stop bits is valid. + * @param __STOPBITS__ USART frame number of stop bits. + * @retval SET (__STOPBITS__ is valid) or RESET (__STOPBITS__ is invalid) + */ +#define IS_USART_STOPBITS(__STOPBITS__) (((__STOPBITS__) == USART_STOPBITS_0_5) || \ + ((__STOPBITS__) == USART_STOPBITS_1) || \ + ((__STOPBITS__) == USART_STOPBITS_1_5) || \ + ((__STOPBITS__) == USART_STOPBITS_2)) + +/** + * @brief Ensure that USART frame parity is valid. + * @param __PARITY__ USART frame parity. + * @retval SET (__PARITY__ is valid) or RESET (__PARITY__ is invalid) + */ +#define IS_USART_PARITY(__PARITY__) (((__PARITY__) == USART_PARITY_NONE) || \ + ((__PARITY__) == USART_PARITY_EVEN) || \ + ((__PARITY__) == USART_PARITY_ODD)) + +/** + * @brief Ensure that USART communication mode is valid. + * @param __MODE__ USART communication mode. + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_USART_MODE(__MODE__) ((((__MODE__) & 0xFFFFFFF3U) == 0x00U) && ((__MODE__) != 0x00U)) + +/** + * @brief Ensure that USART clock state is valid. + * @param __CLOCK__ USART clock state. + * @retval SET (__CLOCK__ is valid) or RESET (__CLOCK__ is invalid) + */ +#define IS_USART_CLOCK(__CLOCK__) (((__CLOCK__) == USART_CLOCK_DISABLE) || \ + ((__CLOCK__) == USART_CLOCK_ENABLE)) + +/** + * @brief Ensure that USART frame polarity is valid. + * @param __CPOL__ USART frame polarity. + * @retval SET (__CPOL__ is valid) or RESET (__CPOL__ is invalid) + */ +#define IS_USART_POLARITY(__CPOL__) (((__CPOL__) == USART_POLARITY_LOW) || ((__CPOL__) == USART_POLARITY_HIGH)) + +/** + * @brief Ensure that USART frame phase is valid. + * @param __CPHA__ USART frame phase. + * @retval SET (__CPHA__ is valid) or RESET (__CPHA__ is invalid) + */ +#define IS_USART_PHASE(__CPHA__) (((__CPHA__) == USART_PHASE_1EDGE) || ((__CPHA__) == USART_PHASE_2EDGE)) + +/** + * @brief Ensure that USART frame last bit clock pulse setting is valid. + * @param __LASTBIT__ USART frame last bit clock pulse setting. + * @retval SET (__LASTBIT__ is valid) or RESET (__LASTBIT__ is invalid) + */ +#define IS_USART_LASTBIT(__LASTBIT__) (((__LASTBIT__) == USART_LASTBIT_DISABLE) || \ + ((__LASTBIT__) == USART_LASTBIT_ENABLE)) + +/** + * @brief Ensure that USART request parameter is valid. + * @param __PARAM__ USART request parameter. + * @retval SET (__PARAM__ is valid) or RESET (__PARAM__ is invalid) + */ +#define IS_USART_REQUEST_PARAMETER(__PARAM__) (((__PARAM__) == USART_RXDATA_FLUSH_REQUEST) || \ + ((__PARAM__) == USART_TXDATA_FLUSH_REQUEST)) + +/** + * @brief Ensure that USART Prescaler is valid. + * @param __CLOCKPRESCALER__ USART Prescaler value. + * @retval SET (__CLOCKPRESCALER__ is valid) or RESET (__CLOCKPRESCALER__ is invalid) + */ +#define IS_USART_PRESCALER(__CLOCKPRESCALER__) (((__CLOCKPRESCALER__) == USART_PRESCALER_DIV1) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV2) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV4) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV6) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV8) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV10) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV12) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV16) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV32) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV64) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV128) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV256)) + +/** + * @} + */ + +/* Include USART HAL Extended module */ +#include "stm32g0xx_hal_usart_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup USART_Exported_Functions USART Exported Functions + * @{ + */ + +/** @addtogroup USART_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart); +HAL_StatusTypeDef HAL_USART_DeInit(USART_HandleTypeDef *husart); +void HAL_USART_MspInit(USART_HandleTypeDef *husart); +void HAL_USART_MspDeInit(USART_HandleTypeDef *husart); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_USART_RegisterCallback(USART_HandleTypeDef *husart, HAL_USART_CallbackIDTypeDef CallbackID, + pUSART_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_USART_UnRegisterCallback(USART_HandleTypeDef *husart, HAL_USART_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @addtogroup USART_Exported_Functions_Group2 IO operation functions + * @{ + */ + +/* IO operation functions *****************************************************/ +HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size, + uint32_t Timeout); +HAL_StatusTypeDef HAL_USART_Receive(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_USART_TransmitReceive(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint8_t *pRxData, + uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_USART_Transmit_IT(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size); +HAL_StatusTypeDef HAL_USART_Receive_IT(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size); +HAL_StatusTypeDef HAL_USART_TransmitReceive_IT(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint8_t *pRxData, + uint16_t Size); +HAL_StatusTypeDef HAL_USART_Transmit_DMA(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size); +HAL_StatusTypeDef HAL_USART_Receive_DMA(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size); +HAL_StatusTypeDef HAL_USART_TransmitReceive_DMA(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint8_t *pRxData, + uint16_t Size); +HAL_StatusTypeDef HAL_USART_DMAPause(USART_HandleTypeDef *husart); +HAL_StatusTypeDef HAL_USART_DMAResume(USART_HandleTypeDef *husart); +HAL_StatusTypeDef HAL_USART_DMAStop(USART_HandleTypeDef *husart); +/* Transfer Abort functions */ +HAL_StatusTypeDef HAL_USART_Abort(USART_HandleTypeDef *husart); +HAL_StatusTypeDef HAL_USART_Abort_IT(USART_HandleTypeDef *husart); + +void HAL_USART_IRQHandler(USART_HandleTypeDef *husart); +void HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart); +void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart); +void HAL_USART_RxCpltCallback(USART_HandleTypeDef *husart); +void HAL_USART_RxHalfCpltCallback(USART_HandleTypeDef *husart); +void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart); +void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart); +void HAL_USART_AbortCpltCallback(USART_HandleTypeDef *husart); + +/** + * @} + */ + +/** @addtogroup USART_Exported_Functions_Group4 Peripheral State and Error functions + * @{ + */ + +/* Peripheral State and Error functions ***************************************/ +HAL_USART_StateTypeDef HAL_USART_GetState(const USART_HandleTypeDef *husart); +uint32_t HAL_USART_GetError(const USART_HandleTypeDef *husart); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_USART_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_usart_ex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_usart_ex.h new file mode 100644 index 0000000..e6852fd --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_usart_ex.h @@ -0,0 +1,462 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_usart_ex.h + * @author MCD Application Team + * @brief Header file of USART HAL Extended module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_USART_EX_H +#define STM32G0xx_HAL_USART_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup USARTEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup USARTEx_Exported_Constants USARTEx Exported Constants + * @{ + */ + +/** @defgroup USARTEx_Word_Length USARTEx Word Length + * @{ + */ +#define USART_WORDLENGTH_7B (USART_CR1_M1) /*!< 7-bit long USART frame */ +#define USART_WORDLENGTH_8B (0x00000000U) /*!< 8-bit long USART frame */ +#define USART_WORDLENGTH_9B (USART_CR1_M0) /*!< 9-bit long USART frame */ +/** + * @} + */ + +/** @defgroup USARTEx_Slave_Select_management USARTEx Slave Select Management + * @{ + */ +#define USART_NSS_HARD 0x00000000U /*!< SPI slave selection depends on NSS input pin */ +#define USART_NSS_SOFT USART_CR2_DIS_NSS /*!< SPI slave is always selected and NSS input pin is ignored */ +/** + * @} + */ + + +/** @defgroup USARTEx_Slave_Mode USARTEx Synchronous Slave mode enable + * @brief USART SLAVE mode + * @{ + */ +#define USART_SLAVEMODE_DISABLE 0x00000000U /*!< USART SPI Slave Mode Enable */ +#define USART_SLAVEMODE_ENABLE USART_CR2_SLVEN /*!< USART SPI Slave Mode Disable */ +/** + * @} + */ + +/** @defgroup USARTEx_FIFO_mode USARTEx FIFO mode + * @brief USART FIFO mode + * @{ + */ +#define USART_FIFOMODE_DISABLE 0x00000000U /*!< FIFO mode disable */ +#define USART_FIFOMODE_ENABLE USART_CR1_FIFOEN /*!< FIFO mode enable */ +/** + * @} + */ + +/** @defgroup USARTEx_TXFIFO_threshold_level USARTEx TXFIFO threshold level + * @brief USART TXFIFO level + * @{ + */ +#define USART_TXFIFO_THRESHOLD_1_8 0x00000000U /*!< TXFIFO reaches 1/8 of its depth */ +#define USART_TXFIFO_THRESHOLD_1_4 USART_CR3_TXFTCFG_0 /*!< TXFIFO reaches 1/4 of its depth */ +#define USART_TXFIFO_THRESHOLD_1_2 USART_CR3_TXFTCFG_1 /*!< TXFIFO reaches 1/2 of its depth */ +#define USART_TXFIFO_THRESHOLD_3_4 (USART_CR3_TXFTCFG_0|USART_CR3_TXFTCFG_1) /*!< TXFIFO reaches 3/4 of its depth */ +#define USART_TXFIFO_THRESHOLD_7_8 USART_CR3_TXFTCFG_2 /*!< TXFIFO reaches 7/8 of its depth */ +#define USART_TXFIFO_THRESHOLD_8_8 (USART_CR3_TXFTCFG_2|USART_CR3_TXFTCFG_0) /*!< TXFIFO becomes empty */ +/** + * @} + */ + +/** @defgroup USARTEx_RXFIFO_threshold_level USARTEx RXFIFO threshold level + * @brief USART RXFIFO level + * @{ + */ +#define USART_RXFIFO_THRESHOLD_1_8 0x00000000U /*!< RXFIFO FIFO reaches 1/8 of its depth */ +#define USART_RXFIFO_THRESHOLD_1_4 USART_CR3_RXFTCFG_0 /*!< RXFIFO FIFO reaches 1/4 of its depth */ +#define USART_RXFIFO_THRESHOLD_1_2 USART_CR3_RXFTCFG_1 /*!< RXFIFO FIFO reaches 1/2 of its depth */ +#define USART_RXFIFO_THRESHOLD_3_4 (USART_CR3_RXFTCFG_0|USART_CR3_RXFTCFG_1) /*!< RXFIFO FIFO reaches 3/4 of its depth */ +#define USART_RXFIFO_THRESHOLD_7_8 USART_CR3_RXFTCFG_2 /*!< RXFIFO FIFO reaches 7/8 of its depth */ +#define USART_RXFIFO_THRESHOLD_8_8 (USART_CR3_RXFTCFG_2|USART_CR3_RXFTCFG_0) /*!< RXFIFO FIFO becomes full */ +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup USARTEx_Private_Macros USARTEx Private Macros + * @{ + */ + +/** @brief Report the USART clock source. + * @param __HANDLE__ specifies the USART Handle. + * @param __CLOCKSOURCE__ output variable. + * @retval the USART clocking source, written in __CLOCKSOURCE__. + */ +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +#define USART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART2) \ + { \ + switch(__HAL_RCC_GET_USART2_SOURCE()) \ + { \ + case RCC_USART2CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART2CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART2CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART2CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART3) \ + { \ + switch(__HAL_RCC_GET_USART3_SOURCE()) \ + { \ + case RCC_USART3CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART3CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART3CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART3CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART4) \ + { \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1; \ + } \ + else if((__HANDLE__)->Instance == USART5) \ + { \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1; \ + } \ + else if((__HANDLE__)->Instance == USART6) \ + { \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1; \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) +#elif defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G070xx) +#define USART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART2) \ + { \ + switch(__HAL_RCC_GET_USART2_SOURCE()) \ + { \ + case RCC_USART2CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART2CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART2CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART2CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART3) \ + { \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1; \ + } \ + else if((__HANDLE__)->Instance == USART4) \ + { \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1; \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) +#else +#define USART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == USART2) \ + { \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK1; \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ +/** @brief Compute the USART mask to apply to retrieve the received data + * according to the word length and to the parity bits activation. + * @note If PCE = 1, the parity bit is not included in the data extracted + * by the reception API(). + * This masking operation is not carried out in the case of + * DMA transfers. + * @param __HANDLE__ specifies the USART Handle. + * @retval None, the mask to apply to USART RDR register is stored in (__HANDLE__)->Mask field. + */ +#define USART_MASK_COMPUTATION(__HANDLE__) \ + do { \ + if ((__HANDLE__)->Init.WordLength == USART_WORDLENGTH_9B) \ + { \ + if ((__HANDLE__)->Init.Parity == USART_PARITY_NONE) \ + { \ + (__HANDLE__)->Mask = 0x01FFU; \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x00FFU; \ + } \ + } \ + else if ((__HANDLE__)->Init.WordLength == USART_WORDLENGTH_8B) \ + { \ + if ((__HANDLE__)->Init.Parity == USART_PARITY_NONE) \ + { \ + (__HANDLE__)->Mask = 0x00FFU; \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x007FU; \ + } \ + } \ + else if ((__HANDLE__)->Init.WordLength == USART_WORDLENGTH_7B) \ + { \ + if ((__HANDLE__)->Init.Parity == USART_PARITY_NONE) \ + { \ + (__HANDLE__)->Mask = 0x007FU; \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x003FU; \ + } \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x0000U; \ + } \ + } while(0U) + +/** + * @brief Ensure that USART frame length is valid. + * @param __LENGTH__ USART frame length. + * @retval SET (__LENGTH__ is valid) or RESET (__LENGTH__ is invalid) + */ +#define IS_USART_WORD_LENGTH(__LENGTH__) (((__LENGTH__) == USART_WORDLENGTH_7B) || \ + ((__LENGTH__) == USART_WORDLENGTH_8B) || \ + ((__LENGTH__) == USART_WORDLENGTH_9B)) + +/** + * @brief Ensure that USART Negative Slave Select (NSS) pin management is valid. + * @param __NSS__ USART Negative Slave Select pin management. + * @retval SET (__NSS__ is valid) or RESET (__NSS__ is invalid) + */ +#define IS_USART_NSS(__NSS__) (((__NSS__) == USART_NSS_HARD) || \ + ((__NSS__) == USART_NSS_SOFT)) + +/** + * @brief Ensure that USART Slave Mode is valid. + * @param __STATE__ USART Slave Mode. + * @retval SET (__STATE__ is valid) or RESET (__STATE__ is invalid) + */ +#define IS_USART_SLAVEMODE(__STATE__) (((__STATE__) == USART_SLAVEMODE_DISABLE ) || \ + ((__STATE__) == USART_SLAVEMODE_ENABLE)) + +/** + * @brief Ensure that USART FIFO mode is valid. + * @param __STATE__ USART FIFO mode. + * @retval SET (__STATE__ is valid) or RESET (__STATE__ is invalid) + */ +#define IS_USART_FIFO_MODE_STATE(__STATE__) (((__STATE__) == USART_FIFOMODE_DISABLE ) || \ + ((__STATE__) == USART_FIFOMODE_ENABLE)) + +/** + * @brief Ensure that USART TXFIFO threshold level is valid. + * @param __THRESHOLD__ USART TXFIFO threshold level. + * @retval SET (__THRESHOLD__ is valid) or RESET (__THRESHOLD__ is invalid) + */ +#define IS_USART_TXFIFO_THRESHOLD(__THRESHOLD__) (((__THRESHOLD__) == USART_TXFIFO_THRESHOLD_1_8) || \ + ((__THRESHOLD__) == USART_TXFIFO_THRESHOLD_1_4) || \ + ((__THRESHOLD__) == USART_TXFIFO_THRESHOLD_1_2) || \ + ((__THRESHOLD__) == USART_TXFIFO_THRESHOLD_3_4) || \ + ((__THRESHOLD__) == USART_TXFIFO_THRESHOLD_7_8) || \ + ((__THRESHOLD__) == USART_TXFIFO_THRESHOLD_8_8)) + +/** + * @brief Ensure that USART RXFIFO threshold level is valid. + * @param __THRESHOLD__ USART RXFIFO threshold level. + * @retval SET (__THRESHOLD__ is valid) or RESET (__THRESHOLD__ is invalid) + */ +#define IS_USART_RXFIFO_THRESHOLD(__THRESHOLD__) (((__THRESHOLD__) == USART_RXFIFO_THRESHOLD_1_8) || \ + ((__THRESHOLD__) == USART_RXFIFO_THRESHOLD_1_4) || \ + ((__THRESHOLD__) == USART_RXFIFO_THRESHOLD_1_2) || \ + ((__THRESHOLD__) == USART_RXFIFO_THRESHOLD_3_4) || \ + ((__THRESHOLD__) == USART_RXFIFO_THRESHOLD_7_8) || \ + ((__THRESHOLD__) == USART_RXFIFO_THRESHOLD_8_8)) +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup USARTEx_Exported_Functions + * @{ + */ + +/** @addtogroup USARTEx_Exported_Functions_Group1 + * @{ + */ + +/* IO operation functions *****************************************************/ +void HAL_USARTEx_RxFifoFullCallback(USART_HandleTypeDef *husart); +void HAL_USARTEx_TxFifoEmptyCallback(USART_HandleTypeDef *husart); + +/** + * @} + */ + +/** @addtogroup USARTEx_Exported_Functions_Group2 + * @{ + */ + +/* Peripheral Control functions ***********************************************/ +HAL_StatusTypeDef HAL_USARTEx_EnableSlaveMode(USART_HandleTypeDef *husart); +HAL_StatusTypeDef HAL_USARTEx_DisableSlaveMode(USART_HandleTypeDef *husart); +HAL_StatusTypeDef HAL_USARTEx_ConfigNSS(USART_HandleTypeDef *husart, uint32_t NSSConfig); +HAL_StatusTypeDef HAL_USARTEx_EnableFifoMode(USART_HandleTypeDef *husart); +HAL_StatusTypeDef HAL_USARTEx_DisableFifoMode(USART_HandleTypeDef *husart); +HAL_StatusTypeDef HAL_USARTEx_SetTxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold); +HAL_StatusTypeDef HAL_USARTEx_SetRxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_USART_EX_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_wwdg.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_wwdg.h new file mode 100644 index 0000000..ed9c5d1 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_hal_wwdg.h @@ -0,0 +1,306 @@ +/** + ****************************************************************************** + * @file stm32g0xx_hal_wwdg.h + * @author MCD Application Team + * @brief Header file of WWDG HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_HAL_WWDG_H +#define STM32G0xx_HAL_WWDG_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup WWDG + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup WWDG_Exported_Types WWDG Exported Types + * @{ + */ + +/** + * @brief WWDG Init structure definition + */ +typedef struct +{ + uint32_t Prescaler; /*!< Specifies the prescaler value of the WWDG. + This parameter can be a value of @ref WWDG_Prescaler */ + + uint32_t Window; /*!< Specifies the WWDG window value to be compared to the downcounter. + This parameter must be a number Min_Data = 0x40 and Max_Data = 0x7F */ + + uint32_t Counter; /*!< Specifies the WWDG free-running downcounter value. + This parameter must be a number between Min_Data = 0x40 and Max_Data = 0x7F */ + + uint32_t EWIMode ; /*!< Specifies if WWDG Early Wakeup Interrupt is enable or not. + This parameter can be a value of @ref WWDG_EWI_Mode */ + +} WWDG_InitTypeDef; + +/** + * @brief WWDG handle Structure definition + */ +#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1) +typedef struct __WWDG_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */ +{ + WWDG_TypeDef *Instance; /*!< Register base address */ + + WWDG_InitTypeDef Init; /*!< WWDG required parameters */ + +#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1) + void (* EwiCallback)(struct __WWDG_HandleTypeDef *hwwdg); /*!< WWDG Early WakeUp Interrupt callback */ + + void (* MspInitCallback)(struct __WWDG_HandleTypeDef *hwwdg); /*!< WWDG Msp Init callback */ +#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */ +} WWDG_HandleTypeDef; + +#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1) +/** + * @brief HAL WWDG common Callback ID enumeration definition + */ +typedef enum +{ + HAL_WWDG_EWI_CB_ID = 0x00U, /*!< WWDG EWI callback ID */ + HAL_WWDG_MSPINIT_CB_ID = 0x01U, /*!< WWDG MspInit callback ID */ +} HAL_WWDG_CallbackIDTypeDef; + +/** + * @brief HAL WWDG Callback pointer definition + */ +typedef void (*pWWDG_CallbackTypeDef)(WWDG_HandleTypeDef *hppp); /*!< pointer to a WWDG common callback functions */ + +#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */ +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup WWDG_Exported_Constants WWDG Exported Constants + * @{ + */ + +/** @defgroup WWDG_Interrupt_definition WWDG Interrupt definition + * @{ + */ +#define WWDG_IT_EWI WWDG_CFR_EWI /*!< Early wakeup interrupt */ +/** + * @} + */ + +/** @defgroup WWDG_Flag_definition WWDG Flag definition + * @brief WWDG Flag definition + * @{ + */ +#define WWDG_FLAG_EWIF WWDG_SR_EWIF /*!< Early wakeup interrupt flag */ +/** + * @} + */ + +/** @defgroup WWDG_Prescaler WWDG Prescaler + * @{ + */ +#define WWDG_PRESCALER_1 0x00000000u /*!< WWDG counter clock = (PCLK1/4096)/1 */ +#define WWDG_PRESCALER_2 WWDG_CFR_WDGTB_0 /*!< WWDG counter clock = (PCLK1/4096)/2 */ +#define WWDG_PRESCALER_4 WWDG_CFR_WDGTB_1 /*!< WWDG counter clock = (PCLK1/4096)/4 */ +#define WWDG_PRESCALER_8 (WWDG_CFR_WDGTB_1 | WWDG_CFR_WDGTB_0) /*!< WWDG counter clock = (PCLK1/4096)/8 */ +#define WWDG_PRESCALER_16 WWDG_CFR_WDGTB_2 /*!< WWDG counter clock = (PCLK1/4096)/16 */ +#define WWDG_PRESCALER_32 (WWDG_CFR_WDGTB_2 | WWDG_CFR_WDGTB_0) /*!< WWDG counter clock = (PCLK1/4096)/32 */ +#define WWDG_PRESCALER_64 (WWDG_CFR_WDGTB_2 | WWDG_CFR_WDGTB_1) /*!< WWDG counter clock = (PCLK1/4096)/64 */ +#define WWDG_PRESCALER_128 WWDG_CFR_WDGTB /*!< WWDG counter clock = (PCLK1/4096)/128 */ +/** + * @} + */ + +/** @defgroup WWDG_EWI_Mode WWDG Early Wakeup Interrupt Mode + * @{ + */ +#define WWDG_EWI_DISABLE 0x00000000u /*!< EWI Disable */ +#define WWDG_EWI_ENABLE WWDG_CFR_EWI /*!< EWI Enable */ +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ + +/** @defgroup WWDG_Private_Macros WWDG Private Macros + * @{ + */ +#define IS_WWDG_PRESCALER(__PRESCALER__) (((__PRESCALER__) == WWDG_PRESCALER_1) || \ + ((__PRESCALER__) == WWDG_PRESCALER_2) || \ + ((__PRESCALER__) == WWDG_PRESCALER_4) || \ + ((__PRESCALER__) == WWDG_PRESCALER_8) || \ + ((__PRESCALER__) == WWDG_PRESCALER_16) || \ + ((__PRESCALER__) == WWDG_PRESCALER_32) || \ + ((__PRESCALER__) == WWDG_PRESCALER_64) || \ + ((__PRESCALER__) == WWDG_PRESCALER_128)) + +#define IS_WWDG_WINDOW(__WINDOW__) (((__WINDOW__) >= WWDG_CFR_W_6) && ((__WINDOW__) <= WWDG_CFR_W)) + +#define IS_WWDG_COUNTER(__COUNTER__) (((__COUNTER__) >= WWDG_CR_T_6) && ((__COUNTER__) <= WWDG_CR_T)) + +#define IS_WWDG_EWI_MODE(__MODE__) (((__MODE__) == WWDG_EWI_ENABLE) || \ + ((__MODE__) == WWDG_EWI_DISABLE)) +/** + * @} + */ + + +/* Exported macros ------------------------------------------------------------*/ + +/** @defgroup WWDG_Exported_Macros WWDG Exported Macros + * @{ + */ + +/** + * @brief Enable the WWDG peripheral. + * @param __HANDLE__ WWDG handle + * @retval None + */ +#define __HAL_WWDG_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR, WWDG_CR_WDGA) + +/** + * @brief Enable the WWDG early wakeup interrupt. + * @param __HANDLE__ WWDG handle + * @param __INTERRUPT__ specifies the interrupt to enable. + * This parameter can be one of the following values: + * @arg WWDG_IT_EWI: Early wakeup interrupt + * @note Once enabled this interrupt cannot be disabled except by a system reset. + * @retval None + */ +#define __HAL_WWDG_ENABLE_IT(__HANDLE__, __INTERRUPT__) SET_BIT((__HANDLE__)->Instance->CFR, (__INTERRUPT__)) + +/** + * @brief Check whether the selected WWDG interrupt has occurred or not. + * @param __HANDLE__ WWDG handle + * @param __INTERRUPT__ specifies the it to check. + * This parameter can be one of the following values: + * @arg WWDG_FLAG_EWIF: Early wakeup interrupt IT + * @retval The new state of WWDG_FLAG (SET or RESET). + */ +#define __HAL_WWDG_GET_IT(__HANDLE__, __INTERRUPT__) __HAL_WWDG_GET_FLAG((__HANDLE__),(__INTERRUPT__)) + +/** @brief Clear the WWDG interrupt pending bits. + * bits to clear the selected interrupt pending bits. + * @param __HANDLE__ WWDG handle + * @param __INTERRUPT__ specifies the interrupt pending bit to clear. + * This parameter can be one of the following values: + * @arg WWDG_FLAG_EWIF: Early wakeup interrupt flag + */ +#define __HAL_WWDG_CLEAR_IT(__HANDLE__, __INTERRUPT__) __HAL_WWDG_CLEAR_FLAG((__HANDLE__), (__INTERRUPT__)) + +/** + * @brief Check whether the specified WWDG flag is set or not. + * @param __HANDLE__ WWDG handle + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg WWDG_FLAG_EWIF: Early wakeup interrupt flag + * @retval The new state of WWDG_FLAG (SET or RESET). + */ +#define __HAL_WWDG_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__)) + +/** + * @brief Clear the WWDG's pending flags. + * @param __HANDLE__ WWDG handle + * @param __FLAG__ specifies the flag to clear. + * This parameter can be one of the following values: + * @arg WWDG_FLAG_EWIF: Early wakeup interrupt flag + * @retval None + */ +#define __HAL_WWDG_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__)) + +/** @brief Check whether the specified WWDG interrupt source is enabled or not. + * @param __HANDLE__ WWDG Handle. + * @param __INTERRUPT__ specifies the WWDG interrupt source to check. + * This parameter can be one of the following values: + * @arg WWDG_IT_EWI: Early Wakeup Interrupt + * @retval state of __INTERRUPT__ (TRUE or FALSE). + */ +#define __HAL_WWDG_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CFR\ + & (__INTERRUPT__)) == (__INTERRUPT__)) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup WWDG_Exported_Functions + * @{ + */ + +/** @addtogroup WWDG_Exported_Functions_Group1 + * @{ + */ +/* Initialization/de-initialization functions **********************************/ +HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg); +void HAL_WWDG_MspInit(WWDG_HandleTypeDef *hwwdg); +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_WWDG_RegisterCallback(WWDG_HandleTypeDef *hwwdg, HAL_WWDG_CallbackIDTypeDef CallbackID, + pWWDG_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_WWDG_UnRegisterCallback(WWDG_HandleTypeDef *hwwdg, HAL_WWDG_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @addtogroup WWDG_Exported_Functions_Group2 + * @{ + */ +/* I/O operation functions ******************************************************/ +HAL_StatusTypeDef HAL_WWDG_Refresh(WWDG_HandleTypeDef *hwwdg); +void HAL_WWDG_IRQHandler(WWDG_HandleTypeDef *hwwdg); +void HAL_WWDG_EarlyWakeupCallback(WWDG_HandleTypeDef *hwwdg); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_HAL_WWDG_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_adc.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_adc.h new file mode 100644 index 0000000..4c2fdcf --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_adc.h @@ -0,0 +1,5419 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_adc.h + * @author MCD Application Team + * @brief Header file of ADC LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_ADC_H +#define STM32G0xx_LL_ADC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined (ADC1) + +/** @defgroup ADC_LL ADC + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup ADC_LL_Private_Constants ADC Private Constants + * @{ + */ + +/* Internal mask for ADC group regular sequencer: */ +/* To select into literal LL_ADC_REG_RANK_x the relevant bits for: */ +/* - sequencer rank bits position into the selected register */ + +#define ADC_REG_RANK_ID_SQRX_MASK (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0) + +/* Definition of ADC group regular sequencer bits information to be inserted */ +/* into ADC group regular sequencer ranks literals definition. */ +#define ADC_REG_RANK_1_SQRX_BITOFFSET_POS ( 0UL) /* Equivalent to bitfield "ADC_CHSELR_SQ1" position in register */ +#define ADC_REG_RANK_2_SQRX_BITOFFSET_POS ( 4UL) /* Equivalent to bitfield "ADC_CHSELR_SQ2" position in register */ +#define ADC_REG_RANK_3_SQRX_BITOFFSET_POS ( 8UL) /* Equivalent to bitfield "ADC_CHSELR_SQ3" position in register */ +#define ADC_REG_RANK_4_SQRX_BITOFFSET_POS (12UL) /* Equivalent to bitfield "ADC_CHSELR_SQ4" position in register */ +#define ADC_REG_RANK_5_SQRX_BITOFFSET_POS (16UL) /* Equivalent to bitfield "ADC_CHSELR_SQ5" position in register */ +#define ADC_REG_RANK_6_SQRX_BITOFFSET_POS (20UL) /* Equivalent to bitfield "ADC_CHSELR_SQ6" position in register */ +#define ADC_REG_RANK_7_SQRX_BITOFFSET_POS (24UL) /* Equivalent to bitfield "ADC_CHSELR_SQ7" position in register */ +#define ADC_REG_RANK_8_SQRX_BITOFFSET_POS (28UL) /* Equivalent to bitfield "ADC_CHSELR_SQ8" position in register */ + + + +/* Internal mask for ADC group regular trigger: */ +/* To select into literal LL_ADC_REG_TRIG_x the relevant bits for: */ +/* - regular trigger source */ +/* - regular trigger edge */ +#define ADC_REG_TRIG_EXT_EDGE_DEFAULT (ADC_CFGR1_EXTEN_0) /* Trigger edge set to rising edge (default setting for + compatibility with some ADC on other STM32 families + having this setting set by HW default value) */ + +/* Mask containing trigger source masks for each of possible */ +/* trigger edge selection duplicated with shifts [0; 4; 8; 12] */ +/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}. */ +#define ADC_REG_TRIG_SOURCE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTSEL) << (4U * 0UL)) | \ + ((ADC_CFGR1_EXTSEL) << (4U * 1UL)) | \ + ((ADC_CFGR1_EXTSEL) << (4U * 2UL)) | \ + ((ADC_CFGR1_EXTSEL) << (4U * 3UL)) ) + +/* Mask containing trigger edge masks for each of possible */ +/* trigger edge selection duplicated with shifts [0; 4; 8; 12] */ +/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}. */ +#define ADC_REG_TRIG_EDGE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN) << (4U * 0UL)) | \ + ((ADC_REG_TRIG_EXT_EDGE_DEFAULT) << (4U * 1UL)) | \ + ((ADC_REG_TRIG_EXT_EDGE_DEFAULT) << (4U * 2UL)) | \ + ((ADC_REG_TRIG_EXT_EDGE_DEFAULT) << (4U * 3UL)) ) + +/* Definition of ADC group regular trigger bits information. */ +#define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS ( 6UL) /* Equivalent to bitfield "ADC_CFGR1_EXTSEL" position in register */ +#define ADC_REG_TRIG_EXTEN_BITOFFSET_POS (10UL) /* Equivalent to bitfield "ADC_CFGR1_EXTEN" position in register */ + + + +/* Internal mask for ADC channel: */ +/* To select into literal LL_ADC_CHANNEL_x the relevant bits for: */ +/* - channel identifier defined by number */ +/* - channel identifier defined by bitfield */ +/* - channel differentiation between external channels (connected to */ +/* GPIO pins) and internal channels (connected to internal paths) */ +#define ADC_CHANNEL_ID_NUMBER_MASK (ADC_CFGR1_AWD1CH) +#define ADC_CHANNEL_ID_BITFIELD_MASK (ADC_CHSELR_CHSEL) +#define ADC_CHANNEL_ID_NUMBER_MASK_SEQ (ADC_CHSELR_SQ1 << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) /* Equivalent to + ADC_CHANNEL_ID_NUMBER_MASK with reduced range: on this STM32 series, ADC group regular sequencer, + if set to mode "fully configurable", can contain channels with a restricted channel number. + Refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). */ +#define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS (26UL) /* Equivalent to bitfield "ADC_CHANNEL_ID_NUMBER_MASK" + position in register */ +#define ADC_CHANNEL_ID_MASK (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_BITFIELD_MASK | \ + ADC_CHANNEL_ID_INTERNAL_CH_MASK) +/* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */ +#define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 (0x0000001FUL) /* Equivalent to shift: (ADC_CHANNEL_NUMBER_MASK + >> [Position of bitfield "ADC_CHANNEL_NUMBER_MASK" in register]) */ + +/* Channel differentiation between external and internal channels */ +#define ADC_CHANNEL_ID_INTERNAL_CH (0x80000000UL) /* Marker of internal channel */ +#define ADC_CHANNEL_ID_INTERNAL_CH_MASK (ADC_CHANNEL_ID_INTERNAL_CH) + +/* Definition of channels ID number information to be inserted into */ +/* channels literals definition. */ +#define ADC_CHANNEL_0_NUMBER (0x00000000UL) +#define ADC_CHANNEL_1_NUMBER (ADC_CFGR1_AWD1CH_0) +#define ADC_CHANNEL_2_NUMBER (ADC_CFGR1_AWD1CH_1) +#define ADC_CHANNEL_3_NUMBER (ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0) +#define ADC_CHANNEL_4_NUMBER (ADC_CFGR1_AWD1CH_2) +#define ADC_CHANNEL_5_NUMBER (ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_0) +#define ADC_CHANNEL_6_NUMBER (ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1) +#define ADC_CHANNEL_7_NUMBER (ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0) +#define ADC_CHANNEL_8_NUMBER (ADC_CFGR1_AWD1CH_3) +#define ADC_CHANNEL_9_NUMBER (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_0) +#define ADC_CHANNEL_10_NUMBER (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_1) +#define ADC_CHANNEL_11_NUMBER (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0) +#define ADC_CHANNEL_12_NUMBER (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_2) +#define ADC_CHANNEL_13_NUMBER (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_0) +#define ADC_CHANNEL_14_NUMBER (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1) +#define ADC_CHANNEL_15_NUMBER (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_2 | \ + ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0) +#define ADC_CHANNEL_16_NUMBER (ADC_CFGR1_AWD1CH_4) +#define ADC_CHANNEL_17_NUMBER (ADC_CFGR1_AWD1CH_4 | ADC_CFGR1_AWD1CH_0) +#define ADC_CHANNEL_18_NUMBER (ADC_CFGR1_AWD1CH_4 | ADC_CFGR1_AWD1CH_1) + +/* Definition of channels ID bitfield information to be inserted into */ +/* channels literals definition. */ +#define ADC_CHANNEL_0_BITFIELD (ADC_CHSELR_CHSEL0) +#define ADC_CHANNEL_1_BITFIELD (ADC_CHSELR_CHSEL1) +#define ADC_CHANNEL_2_BITFIELD (ADC_CHSELR_CHSEL2) +#define ADC_CHANNEL_3_BITFIELD (ADC_CHSELR_CHSEL3) +#define ADC_CHANNEL_4_BITFIELD (ADC_CHSELR_CHSEL4) +#define ADC_CHANNEL_5_BITFIELD (ADC_CHSELR_CHSEL5) +#define ADC_CHANNEL_6_BITFIELD (ADC_CHSELR_CHSEL6) +#define ADC_CHANNEL_7_BITFIELD (ADC_CHSELR_CHSEL7) +#define ADC_CHANNEL_8_BITFIELD (ADC_CHSELR_CHSEL8) +#define ADC_CHANNEL_9_BITFIELD (ADC_CHSELR_CHSEL9) +#define ADC_CHANNEL_10_BITFIELD (ADC_CHSELR_CHSEL10) +#define ADC_CHANNEL_11_BITFIELD (ADC_CHSELR_CHSEL11) +#define ADC_CHANNEL_12_BITFIELD (ADC_CHSELR_CHSEL12) +#define ADC_CHANNEL_13_BITFIELD (ADC_CHSELR_CHSEL13) +#define ADC_CHANNEL_14_BITFIELD (ADC_CHSELR_CHSEL14) +#define ADC_CHANNEL_15_BITFIELD (ADC_CHSELR_CHSEL15) +#define ADC_CHANNEL_16_BITFIELD (ADC_CHSELR_CHSEL16) +#define ADC_CHANNEL_17_BITFIELD (ADC_CHSELR_CHSEL17) +#define ADC_CHANNEL_18_BITFIELD (ADC_CHSELR_CHSEL18) + +/* Internal mask for ADC channel sampling time: */ +/* To select into literals LL_ADC_SAMPLINGTIME_x */ +/* the relevant bits for: */ +/* (concatenation of multiple bits used in register SMPR) */ +/* - ADC channels sampling time: setting channel wise, to map each channel */ +/* on one of the common sampling time available. */ +/* - ADC channels common sampling time: set a sampling time into one of the */ +/* common sampling time available. */ +#define ADC_SAMPLING_TIME_CH_MASK (ADC_CHANNEL_ID_BITFIELD_MASK << ADC_SMPR_SMPSEL0_BITOFFSET_POS) +#define ADC_SAMPLING_TIME_SMP_MASK (ADC_SMPR_SMP2 | ADC_SMPR_SMP1) +#define ADC_SAMPLING_TIME_SMP_SHIFT_MASK (ADC_SMPR_SMP2_BITOFFSET_POS | ADC_SMPR_SMP1_BITOFFSET_POS) + +/* Internal mask for ADC analog watchdog: */ +/* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for: */ +/* (concatenation of multiple bits used in different analog watchdogs, */ +/* (feature of several watchdogs not available on all STM32 families)). */ +/* - analog watchdog 1: monitored channel defined by number, */ +/* selection of ADC group (ADC group regular). */ +/* - analog watchdog 2 and 3: monitored channel defined by bitfield, no */ +/* selection on groups. */ + +/* Internal register offset for ADC analog watchdog channel configuration */ +#define ADC_AWD_CR1_REGOFFSET (0x00000000UL) +#define ADC_AWD_CR2_REGOFFSET (0x00100000UL) +#define ADC_AWD_CR3_REGOFFSET (0x00200000UL) + +/* Register offset gap between AWD1 and AWD2-AWD3 configuration registers */ +/* (Set separately as ADC_AWD_CRX_REGOFFSET to spare 32 bits space */ +#define ADC_AWD_CR12_REGOFFSETGAP_MASK (ADC_AWD2CR_AWD2CH_0) +#define ADC_AWD_CR12_REGOFFSETGAP_VAL (0x00000024UL) + +#define ADC_AWD_CRX_REGOFFSET_MASK (ADC_AWD_CR1_REGOFFSET | ADC_AWD_CR2_REGOFFSET | ADC_AWD_CR3_REGOFFSET) +#define ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS (20UL) + +#define ADC_AWD_CR1_CHANNEL_MASK (ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) +#define ADC_AWD_CR23_CHANNEL_MASK (ADC_AWD2CR_AWD2CH) +#define ADC_AWD_CR_ALL_CHANNEL_MASK (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR23_CHANNEL_MASK) + +#define ADC_AWD_CRX_REGOFFSET_POS (20UL) /* Position of bits ADC_AWD_CRx_REGOFFSET + in ADC_AWD_CRX_REGOFFSET_MASK */ + +/* Internal register offset for ADC analog watchdog threshold configuration */ +#define ADC_AWD_TR1_REGOFFSET (ADC_AWD_CR1_REGOFFSET) +#define ADC_AWD_TR2_REGOFFSET (ADC_AWD_CR2_REGOFFSET) +#define ADC_AWD_TR3_REGOFFSET (ADC_AWD_CR3_REGOFFSET + (1UL << ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS)) +#define ADC_AWD_TRX_REGOFFSET_MASK (ADC_AWD_TR1_REGOFFSET | ADC_AWD_TR2_REGOFFSET | ADC_AWD_TR3_REGOFFSET) +#define ADC_AWD_TRX_REGOFFSET_POS (ADC_AWD_CRX_REGOFFSET_POS) /* Position of bits ADC_SQRx_REGOFFSET + in ADC_AWD_TRX_REGOFFSET_MASK */ +#define ADC_AWD_TRX_BIT_HIGH_MASK (0x00010000UL) /* Selection of 1 bit to discriminate + threshold high: mask of bit */ +#define ADC_AWD_TRX_BIT_HIGH_POS (16UL) /* Selection of 1 bit to discriminate + threshold high: position of bit */ +#define ADC_AWD_TRX_BIT_HIGH_SHIFT4 (ADC_AWD_TRX_BIT_HIGH_POS - 4UL) /* Shift of bit ADC_AWD_TRX_BIT_HIGH to + position to perform a shift of 4 ranks */ +#define ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS (20UL) + + + +/* ADC registers bits positions */ +#define ADC_CFGR1_RES_BITOFFSET_POS ( 3UL) /* Equivalent to bitfield "ADC_CFGR1_RES" position in register */ +#define ADC_CFGR1_AWDSGL_BITOFFSET_POS (22UL) /* Equivalent to bitfield "ADC_CFGR1_AWDSGL" position in register */ +#define ADC_TR1_HT1_BITOFFSET_POS (16UL) /* Equivalent to bitfield "ADC_TR1_HT1" position in register */ +#define ADC_CHSELR_CHSEL0_BITOFFSET_POS ( 0UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL0" position in register */ +#define ADC_CHSELR_CHSEL1_BITOFFSET_POS ( 1UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL1" position in register */ +#define ADC_CHSELR_CHSEL2_BITOFFSET_POS ( 2UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL2" position in register */ +#define ADC_CHSELR_CHSEL3_BITOFFSET_POS ( 3UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL3" position in register */ +#define ADC_CHSELR_CHSEL4_BITOFFSET_POS ( 4UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL4" position in register */ +#define ADC_CHSELR_CHSEL5_BITOFFSET_POS ( 5UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL5" position in register */ +#define ADC_CHSELR_CHSEL6_BITOFFSET_POS ( 6UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL6" position in register */ +#define ADC_CHSELR_CHSEL7_BITOFFSET_POS ( 7UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL7" position in register */ +#define ADC_CHSELR_CHSEL8_BITOFFSET_POS ( 8UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL8" position in register */ +#define ADC_CHSELR_CHSEL9_BITOFFSET_POS ( 9UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL9" position in register */ +#define ADC_CHSELR_CHSEL10_BITOFFSET_POS (10UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL10" position in register */ +#define ADC_CHSELR_CHSEL11_BITOFFSET_POS (11UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL11" position in register */ +#define ADC_CHSELR_CHSEL12_BITOFFSET_POS (12UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL12" position in register */ +#define ADC_CHSELR_CHSEL13_BITOFFSET_POS (13UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL13" position in register */ +#define ADC_CHSELR_CHSEL14_BITOFFSET_POS (14UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL14" position in register */ +#define ADC_CHSELR_CHSEL15_BITOFFSET_POS (15UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL15" position in register */ +#define ADC_CHSELR_CHSEL16_BITOFFSET_POS (16UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL16" position in register */ +#define ADC_CHSELR_CHSEL17_BITOFFSET_POS (17UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL17" position in register */ +#define ADC_CHSELR_CHSEL18_BITOFFSET_POS (18UL) /* Equivalent to bitfield "ADC_CHSELR_CHSEL18" position in register */ +#define ADC_SMPR_SMP1_BITOFFSET_POS ( 0UL) /* Equivalent to bitfield "ADC_SMPR_SMP1" position in register */ +#define ADC_SMPR_SMP2_BITOFFSET_POS ( 4UL) /* Equivalent to bitfield "ADC_SMPR_SMP2" position in register */ +#define ADC_SMPR_SMPSEL0_BITOFFSET_POS ( 8UL) /* Equivalent to bitfield "ADC_SMPR_SMPSEL0" position in register */ + + +/* ADC registers bits groups */ +#define ADC_CR_BITS_PROPERTY_RS (ADC_CR_ADCAL | ADC_CR_ADEN | ADC_CR_ADDIS \ + | ADC_CR_ADSTART | ADC_CR_ADSTP) /* ADC register CR bits with + HW property "rs": Software can read as well as set this bit. Writing '0' has no effect on the bit value. */ + + +/* ADC internal channels related definitions */ +/* Internal voltage reference VrefInt */ +#define VREFINT_CAL_ADDR ((uint16_t*) (0x1FFF75AAUL)) /* Internal voltage reference, + address of parameter VREFINT_CAL: VrefInt ADC raw data acquired at temperature 30 DegC (tolerance: +-5 DegC), + Vref+ = 3.0 V (tolerance: +-10 mV). */ +#define VREFINT_CAL_VREF ( 3000UL) /* Analog voltage reference (Vref+) value + with which VrefInt has been calibrated in production (tolerance: +-10 mV) (unit: mV). */ +/* Temperature sensor */ +#define TEMPSENSOR_CAL1_ADDR ((uint16_t*) (0x1FFF75A8UL)) /* Address of parameter TS_CAL1: On STM32G0, + temperature sensor ADC raw data acquired at temperature 30 DegC (tolerance: +-5 DegC), + Vref+ = 3.0 V (tolerance: +-10 mV). */ +#define TEMPSENSOR_CAL2_ADDR ((uint16_t*) (0x1FFF75CAUL)) /* Address of parameter TS_CAL2: On STM32G0, + temperature sensor ADC raw data acquired at temperature 130 DegC (tolerance: +-5 DegC), + Vref+ = 3.0 V (tolerance: +-10 mV). */ +#define TEMPSENSOR_CAL1_TEMP (( int32_t) 30) /* Temperature at which temperature sensor + has been calibrated in production for data into TEMPSENSOR_CAL1_ADDR (tolerance: +-5 DegC) (unit: DegC). */ +#define TEMPSENSOR_CAL2_TEMP (( int32_t) 130) /* Temperature at which temperature sensor + has been calibrated in production for data into TEMPSENSOR_CAL2_ADDR (tolerance: +-5 DegC) (unit: DegC). */ +#define TEMPSENSOR_CAL_VREFANALOG ( 3000UL) /* Analog voltage reference (Vref+) value + with which temperature sensor has been calibrated in production (tolerance: +-10 mV) (unit: mV). */ + +/** + * @} + */ + + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup ADC_LL_Private_Macros ADC Private Macros + * @{ + */ + +/** + * @brief Driver macro reserved for internal use: set a pointer to + * a register from a register basis from which an offset + * is applied. + * @param __REG__ Register basis from which the offset is applied. + * @param __REG_OFFFSET__ Offset to be applied (unit: number of registers). + * @retval Pointer to register address + */ +#define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__) \ + ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2UL)))) + +/** + * @} + */ + + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup ADC_LL_ES_INIT ADC Exported Init structure + * @{ + */ + +/** + * @brief Structure definition of some features of ADC common parameters + * and multimode + * (all ADC instances belonging to the same ADC common instance). + * @note The setting of these parameters by function @ref LL_ADC_CommonInit() + * is conditioned to ADC instances state (all ADC instances + * sharing the same ADC common instance): + * All ADC instances sharing the same ADC common instance must be + * disabled. + */ +typedef struct +{ + uint32_t CommonClock; /*!< Set parameter common to several ADC: Clock source and prescaler. + This parameter can be a value of @ref ADC_LL_EC_COMMON_CLOCK_SOURCE + This feature can be modified afterwards using unitary function + @ref LL_ADC_SetCommonClock(). */ + +} LL_ADC_CommonInitTypeDef; + +/** + * @brief Structure definition of some features of ADC instance. + * @note These parameters have an impact on ADC scope: ADC instance. + * Refer to corresponding unitary functions into + * @ref ADC_LL_EF_Configuration_ADC_Instance . + * @note The setting of these parameters by function @ref LL_ADC_Init() + * is conditioned to ADC state: + * ADC instance must be disabled. + * This condition is applied to all ADC features, for efficiency + * and compatibility over all STM32 families. However, the different + * features can be set under different ADC state conditions + * (setting possible with ADC enabled without conversion on going, + * ADC enabled with conversion on going, ...) + * Each feature can be updated afterwards with a unitary function + * and potentially with ADC in a different state than disabled, + * refer to description of each function for setting + * conditioned to ADC state. + */ +typedef struct +{ + uint32_t Clock; /*!< Set ADC instance clock source and prescaler. + This parameter can be a value of @ref ADC_LL_EC_CLOCK_SOURCE + @note On this STM32 series, this parameter has some clock ratio constraints: + ADC clock synchronous (from PCLK) with prescaler 1 must be enabled + only if PCLK has a 50% duty clock cycle (APB prescaler configured + inside the RCC must be bypassed and the system clock must by 50% duty + cycle). + This feature can be modified afterwards using unitary function + @ref LL_ADC_SetClock(). + For more details, refer to description of this function. */ + + uint32_t Resolution; /*!< Set ADC resolution. + This parameter can be a value of @ref ADC_LL_EC_RESOLUTION + This feature can be modified afterwards using unitary function + @ref LL_ADC_SetResolution(). */ + + uint32_t DataAlignment; /*!< Set ADC conversion data alignment. + This parameter can be a value of @ref ADC_LL_EC_DATA_ALIGN + This feature can be modified afterwards using unitary function + @ref LL_ADC_SetDataAlignment(). */ + + uint32_t LowPowerMode; /*!< Set ADC low power mode. + This parameter can be a value of @ref ADC_LL_EC_LP_MODE + This feature can be modified afterwards using unitary function + @ref LL_ADC_SetLowPowerMode(). */ + +} LL_ADC_InitTypeDef; + +/** + * @brief Structure definition of some features of ADC group regular. + * @note These parameters have an impact on ADC scope: ADC group regular. + * Refer to corresponding unitary functions into + * @ref ADC_LL_EF_Configuration_ADC_Group_Regular + * (functions with prefix "REG"). + * @note The setting of these parameters by function @ref LL_ADC_REG_Init() + * is conditioned to ADC state: + * ADC instance must be disabled. + * This condition is applied to all ADC features, for efficiency + * and compatibility over all STM32 families. However, the different + * features can be set under different ADC state conditions + * (setting possible with ADC enabled without conversion on going, + * ADC enabled with conversion on going, ...) + * Each feature can be updated afterwards with a unitary function + * and potentially with ADC in a different state than disabled, + * refer to description of each function for setting + * conditioned to ADC state. + */ +typedef struct +{ + uint32_t TriggerSource; /*!< Set ADC group regular conversion trigger source: internal (SW start) or + from external peripheral (timer event, external interrupt line). + This parameter can be a value of @ref ADC_LL_EC_REG_TRIGGER_SOURCE + @note On this STM32 series, setting trigger source to external trigger also + set trigger polarity to rising edge(default setting for compatibility + with some ADC on other STM32 families having this setting set by HW + default value). + In case of need to modify trigger edge, use function + @ref LL_ADC_REG_SetTriggerEdge(). + This feature can be modified afterwards using unitary function + @ref LL_ADC_REG_SetTriggerSource(). */ + + uint32_t SequencerLength; /*!< Set ADC group regular sequencer length. + @note This parameter has an effect only if group regular sequencer is set + to mode "fully configurable". Refer to function + @ref LL_ADC_REG_SetSequencerConfigurable(). + This parameter can be a value of @ref ADC_LL_EC_REG_SEQ_SCAN_LENGTH + This feature can be modified afterwards using unitary function + @ref LL_ADC_REG_SetSequencerLength(). */ + + uint32_t SequencerDiscont; /*!< Set ADC group regular sequencer discontinuous mode: sequence subdivided + and scan conversions interrupted every selected number of ranks. + This parameter can be a value of @ref ADC_LL_EC_REG_SEQ_DISCONT_MODE + @note This parameter has an effect only if group regular sequencer is + enabled (depending on the sequencer mode: scan length of 2 ranks or + more, or several ADC channels enabled in group regular sequencer. + Refer to function @ref LL_ADC_REG_SetSequencerConfigurable() ). + This feature can be modified afterwards using unitary function + @ref LL_ADC_REG_SetSequencerDiscont(). */ + + uint32_t ContinuousMode; /*!< Set ADC continuous conversion mode on ADC group regular, whether ADC + conversions are performed in single mode (one conversion per trigger) or in + continuous mode (after the first trigger, following conversions launched + successively automatically). + This parameter can be a value of @ref ADC_LL_EC_REG_CONTINUOUS_MODE + Note: It is not possible to enable both ADC group regular continuous mode + and discontinuous mode. + This feature can be modified afterwards using unitary function + @ref LL_ADC_REG_SetContinuousMode(). */ + + uint32_t DMATransfer; /*!< Set ADC group regular conversion data transfer: no transfer or transfer + by DMA, and DMA requests mode. + This parameter can be a value of @ref ADC_LL_EC_REG_DMA_TRANSFER + This feature can be modified afterwards using unitary function + @ref LL_ADC_REG_SetDMATransfer(). */ + + uint32_t Overrun; /*!< Set ADC group regular behavior in case of overrun: + data preserved or overwritten. + This parameter can be a value of @ref ADC_LL_EC_REG_OVR_DATA_BEHAVIOR + This feature can be modified afterwards using unitary function + @ref LL_ADC_REG_SetOverrun(). */ + +} LL_ADC_REG_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup ADC_LL_Exported_Constants ADC Exported Constants + * @{ + */ + +/** @defgroup ADC_LL_EC_FLAG ADC flags + * @brief Flags defines which can be used with LL_ADC_ReadReg function + * @{ + */ +#define LL_ADC_FLAG_ADRDY ADC_ISR_ADRDY /*!< ADC flag ADC instance ready */ +#define LL_ADC_FLAG_CCRDY ADC_ISR_CCRDY /*!< ADC flag ADC channel configuration ready */ +#define LL_ADC_FLAG_EOC ADC_ISR_EOC /*!< ADC flag ADC group regular end of unitary + conversion */ +#define LL_ADC_FLAG_EOS ADC_ISR_EOS /*!< ADC flag ADC group regular end of sequence + conversions */ +#define LL_ADC_FLAG_OVR ADC_ISR_OVR /*!< ADC flag ADC group regular overrun */ +#define LL_ADC_FLAG_EOSMP ADC_ISR_EOSMP /*!< ADC flag ADC group regular end of sampling phase */ +#define LL_ADC_FLAG_AWD1 ADC_ISR_AWD1 /*!< ADC flag ADC analog watchdog 1 */ +#define LL_ADC_FLAG_AWD2 ADC_ISR_AWD2 /*!< ADC flag ADC analog watchdog 2 */ +#define LL_ADC_FLAG_AWD3 ADC_ISR_AWD3 /*!< ADC flag ADC analog watchdog 3 */ +#define LL_ADC_FLAG_EOCAL ADC_ISR_EOCAL /*!< ADC flag end of calibration */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_IT ADC interruptions for configuration (interruption enable or disable) + * @brief IT defines which can be used with LL_ADC_ReadReg and LL_ADC_WriteReg functions + * @{ + */ +#define LL_ADC_IT_ADRDY ADC_IER_ADRDYIE /*!< ADC interruption ADC instance ready */ +#define LL_ADC_IT_CCRDY ADC_IER_CCRDYIE /*!< ADC interruption channel configuration ready */ +#define LL_ADC_IT_EOC ADC_IER_EOCIE /*!< ADC interruption ADC group regular end of unitary + conversion */ +#define LL_ADC_IT_EOS ADC_IER_EOSIE /*!< ADC interruption ADC group regular end of sequence + conversions */ +#define LL_ADC_IT_OVR ADC_IER_OVRIE /*!< ADC interruption ADC group regular overrun */ +#define LL_ADC_IT_EOSMP ADC_IER_EOSMPIE /*!< ADC interruption ADC group regular end of sampling + phase */ +#define LL_ADC_IT_AWD1 ADC_IER_AWD1IE /*!< ADC interruption ADC analog watchdog 1 */ +#define LL_ADC_IT_AWD2 ADC_IER_AWD2IE /*!< ADC interruption ADC analog watchdog 2 */ +#define LL_ADC_IT_AWD3 ADC_IER_AWD3IE /*!< ADC interruption ADC analog watchdog 3 */ +#define LL_ADC_IT_EOCAL ADC_IER_EOCALIE /*!< ADC interruption ADC end of calibration */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REGISTERS ADC registers compliant with specific purpose + * @{ + */ +/* List of ADC registers intended to be used (most commonly) with */ +/* DMA transfer. */ +/* Refer to function @ref LL_ADC_DMA_GetRegAddr(). */ +#define LL_ADC_DMA_REG_REGULAR_DATA (0x00000000UL) /* ADC group regular conversion data register + (corresponding to register DR) to be used with ADC + configured in independent mode. Without DMA transfer, + register accessed by LL function + @ref LL_ADC_REG_ReadConversionData32() and other + functions @ref LL_ADC_REG_ReadConversionDatax() */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_COMMON_CLOCK_SOURCE ADC common - Clock source + * @{ + */ +#define LL_ADC_CLOCK_ASYNC_DIV1 (0x00000000UL) /*!< ADC asynchronous clock without +prescaler */ +#define LL_ADC_CLOCK_ASYNC_DIV2 (ADC_CCR_PRESC_0) /*!< ADC asynchronous clock with +prescaler division by 2. Setting common to ADC instances of ADC common group, applied ADC instance wise to each +instance clock set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */ +#define LL_ADC_CLOCK_ASYNC_DIV4 (ADC_CCR_PRESC_1) /*!< ADC asynchronous clock with +prescaler division by 4. Setting common to ADC instances of ADC common group, applied ADC instance wise to each +instance clock set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */ +#define LL_ADC_CLOCK_ASYNC_DIV6 (ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) /*!< ADC asynchronous clock with +prescaler division by 6. Setting common to ADC instances of ADC common group, applied ADC instance wise to each +instance clock set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */ +#define LL_ADC_CLOCK_ASYNC_DIV8 (ADC_CCR_PRESC_2) /*!< ADC asynchronous clock with +prescaler division by 8. Setting common to ADC instances of ADC common group, applied ADC instance wise to each +instance clock set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */ +#define LL_ADC_CLOCK_ASYNC_DIV10 (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_0) /*!< ADC asynchronous clock with +prescaler division by 10. Setting common to ADC instances of ADC common group, applied ADC instance wise to each +instance clock set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */ +#define LL_ADC_CLOCK_ASYNC_DIV12 (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1) /*!< ADC asynchronous clock with +prescaler division by 12. Setting common to ADC instances of ADC common group, applied ADC instance wise to each +instance clock set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */ +#define LL_ADC_CLOCK_ASYNC_DIV16 (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 \ + | ADC_CCR_PRESC_0) /*!< ADC asynchronous clock with +prescaler division by 16. Setting common to ADC instances of ADC common group, applied ADC instance wise to each +instance clock set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */ +#define LL_ADC_CLOCK_ASYNC_DIV32 (ADC_CCR_PRESC_3) /*!< ADC asynchronous clock with +prescaler division by 32. Setting common to ADC instances of ADC common group, applied ADC instance wise to each +instance clock set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */ +#define LL_ADC_CLOCK_ASYNC_DIV64 (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_0) /*!< ADC asynchronous clock with +prescaler division by 64. Setting common to ADC instances of ADC common group, applied ADC instance wise to each +instance clock set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */ +#define LL_ADC_CLOCK_ASYNC_DIV128 (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1) /*!< ADC asynchronous clock with +prescaler division by 128. Setting common to ADC instances of ADC common group, applied ADC instance wise to each +instance clock set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */ +#define LL_ADC_CLOCK_ASYNC_DIV256 (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1 \ + | ADC_CCR_PRESC_0) /*!< ADC asynchronous clock with +prescaler division by 256. Setting common to ADC instances of ADC common group, applied ADC instance wise to each +instance clock set to clock source asynchronous (refer to function @ref LL_ADC_SetClock() ). */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_COMMON_CLOCK_FREQ_MODE ADC common - Clock frequency mode + * @{ + */ +#define LL_ADC_CLOCK_FREQ_MODE_HIGH (0x00000000UL) /*!< ADC clock mode to high frequency. + On STM32G0, ADC clock frequency above 3.5MHz. */ +#define LL_ADC_CLOCK_FREQ_MODE_LOW (ADC_CCR_LFMEN) /*!< ADC clock mode to low frequency. + On STM32G0,ADC clock frequency below 3.5MHz. */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_COMMON_PATH_INTERNAL ADC common - Measurement path to internal channels + * @{ + */ +/* Note: Other measurement paths to internal channels may be available */ +/* (connections to other peripherals). */ +/* If they are not listed below, they do not require any specific */ +/* path enable. In this case, Access to measurement path is done */ +/* only by selecting the corresponding ADC internal channel. */ +#define LL_ADC_PATH_INTERNAL_NONE (0x00000000UL) /*!< ADC measurement paths all disabled */ +#define LL_ADC_PATH_INTERNAL_VREFINT (ADC_CCR_VREFEN) /*!< ADC measurement path to internal channel VrefInt */ +#define LL_ADC_PATH_INTERNAL_TEMPSENSOR (ADC_CCR_TSEN) /*!< ADC measurement path to internal channel + temperature sensor */ +#define LL_ADC_PATH_INTERNAL_VBAT (ADC_CCR_VBATEN) /*!< ADC measurement path to internal channel Vbat */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_CLOCK_SOURCE ADC instance - Clock source + * @{ + */ +#define LL_ADC_CLOCK_SYNC_PCLK_DIV4 (ADC_CFGR2_CKMODE_1) /*!< ADC synchronous clock derived from AHB clock + divided by 4 */ +#define LL_ADC_CLOCK_SYNC_PCLK_DIV2 (ADC_CFGR2_CKMODE_0) /*!< ADC synchronous clock derived from AHB clock + divided by 2 */ +#define LL_ADC_CLOCK_SYNC_PCLK_DIV1 (ADC_CFGR2_CKMODE_1 | ADC_CFGR2_CKMODE_0) /*!< ADC synchronous clock derived + from AHB clock not divided */ +#define LL_ADC_CLOCK_ASYNC (0x00000000UL) /*!< ADC asynchronous clock. Asynchronous clock + prescaler can be configured using function + @ref LL_ADC_SetCommonClock(). */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_RESOLUTION ADC instance - Resolution + * @{ + */ +#define LL_ADC_RESOLUTION_12B (0x00000000UL) /*!< ADC resolution 12 bits */ +#define LL_ADC_RESOLUTION_10B ( ADC_CFGR1_RES_0) /*!< ADC resolution 10 bits */ +#define LL_ADC_RESOLUTION_8B (ADC_CFGR1_RES_1 ) /*!< ADC resolution 8 bits */ +#define LL_ADC_RESOLUTION_6B (ADC_CFGR1_RES_1 | ADC_CFGR1_RES_0) /*!< ADC resolution 6 bits */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_DATA_ALIGN ADC instance - Data alignment + * @{ + */ +#define LL_ADC_DATA_ALIGN_RIGHT (0x00000000UL) /*!< ADC conversion data alignment: right aligned + (alignment on data register LSB bit 0)*/ +#define LL_ADC_DATA_ALIGN_LEFT (ADC_CFGR1_ALIGN) /*!< ADC conversion data alignment: left aligned + (alignment on data register MSB bit 15)*/ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_LP_MODE ADC instance - Low power mode + * @{ + */ +#define LL_ADC_LP_MODE_NONE (0x00000000UL) /*!< No ADC low power mode activated */ +#define LL_ADC_LP_AUTOWAIT (ADC_CFGR1_WAIT) /*!< ADC low power mode auto delay: Dynamic low power +mode, ADC conversions are performed only when necessary (when previous ADC conversion data is read). +See description with function @ref LL_ADC_SetLowPowerMode(). */ +#define LL_ADC_LP_AUTOPOWEROFF (ADC_CFGR1_AUTOFF) /*!< ADC low power mode auto power-off: the ADC +automatically powers-off after a ADC conversion and automatically wakes up when a new ADC conversion is triggered +(with startup time between trigger and start of sampling). See description with function +@ref LL_ADC_SetLowPowerMode(). */ +#define LL_ADC_LP_AUTOWAIT_AUTOPOWEROFF (ADC_CFGR1_WAIT | ADC_CFGR1_AUTOFF) /*!< ADC low power modes auto wait +and auto power-off combined. See description with function @ref LL_ADC_SetLowPowerMode(). */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REG_TRIGGER_FREQ ADC group regular - Trigger frequency mode + * @{ + */ +#define LL_ADC_TRIGGER_FREQ_HIGH (0x00000000UL) /*!< ADC trigger frequency mode set to high frequency. +Note: ADC trigger frequency mode must be set to low frequency when a duration is exceeded before ADC conversion +start trigger event (between ADC enable and ADC conversion start trigger event or between two ADC conversion start +trigger event). Duration value: Refer to device datasheet, parameter "tIdle". */ +#define LL_ADC_TRIGGER_FREQ_LOW (ADC_CFGR2_LFTRIG) /*!< ADC trigger frequency mode set to low frequency. +Note: ADC trigger frequency mode must be set to low frequency when a duration is exceeded before ADC conversion +start trigger event (between ADC enable and ADC conversion start trigger event or between two ADC conversion start +trigger event). Duration value: Refer to device datasheet, parameter "tIdle". */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_SAMPLINGTIME_COMMON ADC instance - Sampling time common to a group of channels + * @{ + */ +#define LL_ADC_SAMPLINGTIME_COMMON_1 (ADC_SMPR_SMP1_BITOFFSET_POS) /*!< Set sampling time common to a group + of channels: sampling time nb 1 */ +#define LL_ADC_SAMPLINGTIME_COMMON_2 (ADC_SMPR_SMP2_BITOFFSET_POS \ + | ADC_SAMPLING_TIME_CH_MASK) /*!< Set sampling time common to a group + of channels: sampling time nb 2 */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_GROUPS ADC instance - Groups + * @{ + */ +#define LL_ADC_GROUP_REGULAR (0x00000001UL) /*!< ADC group regular (available on all STM32 devices) */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_CHANNEL ADC instance - Channel number + * @{ + */ +#define LL_ADC_CHANNEL_0 (ADC_CHANNEL_0_NUMBER | ADC_CHANNEL_0_BITFIELD ) /*!< ADC channel ADCx_IN0 */ +#define LL_ADC_CHANNEL_1 (ADC_CHANNEL_1_NUMBER | ADC_CHANNEL_1_BITFIELD ) /*!< ADC channel ADCx_IN1 */ +#define LL_ADC_CHANNEL_2 (ADC_CHANNEL_2_NUMBER | ADC_CHANNEL_2_BITFIELD ) /*!< ADC channel ADCx_IN2 */ +#define LL_ADC_CHANNEL_3 (ADC_CHANNEL_3_NUMBER | ADC_CHANNEL_3_BITFIELD ) /*!< ADC channel ADCx_IN3 */ +#define LL_ADC_CHANNEL_4 (ADC_CHANNEL_4_NUMBER | ADC_CHANNEL_4_BITFIELD ) /*!< ADC channel ADCx_IN4 */ +#define LL_ADC_CHANNEL_5 (ADC_CHANNEL_5_NUMBER | ADC_CHANNEL_5_BITFIELD ) /*!< ADC channel ADCx_IN5 */ +#define LL_ADC_CHANNEL_6 (ADC_CHANNEL_6_NUMBER | ADC_CHANNEL_6_BITFIELD ) /*!< ADC channel ADCx_IN6 */ +#define LL_ADC_CHANNEL_7 (ADC_CHANNEL_7_NUMBER | ADC_CHANNEL_7_BITFIELD ) /*!< ADC channel ADCx_IN7 */ +#define LL_ADC_CHANNEL_8 (ADC_CHANNEL_8_NUMBER | ADC_CHANNEL_8_BITFIELD ) /*!< ADC channel ADCx_IN8 */ +#define LL_ADC_CHANNEL_9 (ADC_CHANNEL_9_NUMBER | ADC_CHANNEL_9_BITFIELD ) /*!< ADC channel ADCx_IN9 */ +#define LL_ADC_CHANNEL_10 (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_BITFIELD) /*!< ADC channel ADCx_IN10 */ +#define LL_ADC_CHANNEL_11 (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_BITFIELD) /*!< ADC channel ADCx_IN11 */ +#define LL_ADC_CHANNEL_12 (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_BITFIELD) /*!< ADC channel ADCx_IN12 */ +#define LL_ADC_CHANNEL_13 (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_BITFIELD) /*!< ADC channel ADCx_IN13 */ +#define LL_ADC_CHANNEL_14 (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_BITFIELD) /*!< ADC channel ADCx_IN14 */ +#define LL_ADC_CHANNEL_15 (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_BITFIELD) /*!< ADC channel ADCx_IN15 */ +#define LL_ADC_CHANNEL_16 (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_BITFIELD) /*!< ADC channel ADCx_IN16 */ +#define LL_ADC_CHANNEL_17 (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_BITFIELD) /*!< ADC channel ADCx_IN17 */ +#define LL_ADC_CHANNEL_18 (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_BITFIELD) /*!< ADC channel ADCx_IN18 */ +#define LL_ADC_CHANNEL_VREFINT (LL_ADC_CHANNEL_13 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< ADC internal channel +connected to VrefInt: Internal voltage reference. */ +#define LL_ADC_CHANNEL_TEMPSENSOR (LL_ADC_CHANNEL_12 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< ADC internal channel +connected to Temperature sensor. */ +#define LL_ADC_CHANNEL_VBAT (LL_ADC_CHANNEL_14 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< ADC internal channel +connected to Vbat/3: Vbat voltage through a divider ladder of factor 1/3 to have Vbat always below Vdda. */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REG_TRIGGER_SOURCE ADC group regular - Trigger source + * @{ + */ +#define LL_ADC_REG_TRIG_SOFTWARE (0x00000000UL) /*!< ADC group regular +conversion trigger internal: SW start. */ +#define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2 (ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular +conversion trigger from external peripheral: TIM1 TRGO. Trigger edge set to rising edge (default setting). */ +#define LL_ADC_REG_TRIG_EXT_TIM1_CH4 (ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular +conversion trigger from external peripheral: TIM1 channel 4 event (capture compare: input capture or output capture). +Trigger edge set to rising edge (default setting). */ +#if defined(TIM2) +#define LL_ADC_REG_TRIG_EXT_TIM2_TRGO (ADC_CFGR1_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular +conversion trigger from external peripheral: TIM2 TRGO. Trigger edge set to rising edge (default setting). */ +#endif /* TIM2 */ +#define LL_ADC_REG_TRIG_EXT_TIM3_TRGO (ADC_CFGR1_EXTSEL_1 | ADC_CFGR1_EXTSEL_0 | \ + ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular + +conversion trigger from external peripheral: TIM3 TRGO. Trigger edge set to rising edge (default setting). */ +#if defined(TIM4) +#define LL_ADC_REG_TRIG_EXT_TIM4_TRGO (ADC_CFGR1_EXTSEL_2 | ADC_CFGR1_EXTSEL_1 | \ + ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular +conversion trigger from external peripheral: TIM4 TRGO. Trigger edge set to rising edge (default setting). */ +#endif /* TIM4 */ +#if defined(TIM6) +#define LL_ADC_REG_TRIG_EXT_TIM6_TRGO (ADC_CFGR1_EXTSEL_2 | ADC_CFGR1_EXTSEL_0 | \ + ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular +conversion trigger from external peripheral: TIM6 TRGO. Trigger edge set to rising edge (default setting). */ +#endif /* TIM6 */ +#if defined(TIM15) +#define LL_ADC_REG_TRIG_EXT_TIM15_TRGO (ADC_CFGR1_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular +conversion trigger from external peripheral: TIM15 TRGO. Trigger edge set to rising edge (default setting). */ +#endif /* TIM15 */ +#define LL_ADC_REG_TRIG_EXT_EXTI_LINE11 (ADC_CFGR1_EXTSEL_2 | ADC_CFGR1_EXTSEL_1 | \ + ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular +conversion trigger from external peripheral: external interrupt line 11. Trigger edge set to rising edge +(default setting). */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REG_TRIGGER_EDGE ADC group regular - Trigger edge + * @{ + */ +#define LL_ADC_REG_TRIG_EXT_RISING (ADC_CFGR1_EXTEN_0) /*!< ADC group regular conversion +trigger polarity set to rising edge */ +#define LL_ADC_REG_TRIG_EXT_FALLING (ADC_CFGR1_EXTEN_1) /*!< ADC group regular conversion +trigger polarity set to falling edge */ +#define LL_ADC_REG_TRIG_EXT_RISINGFALLING (ADC_CFGR1_EXTEN_1 | ADC_CFGR1_EXTEN_0) /*!< ADC group regular conversion +trigger polarity set to both rising and falling edges */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REG_CONTINUOUS_MODE ADC group regular - Continuous mode + * @{ + */ +#define LL_ADC_REG_CONV_SINGLE (0x00000000UL) /*!< ADC conversions performed in single mode: +one conversion per trigger */ +#define LL_ADC_REG_CONV_CONTINUOUS (ADC_CFGR1_CONT) /*!< ADC conversions performed in continuous mode: +after the first trigger, following conversions launched successively automatically */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REG_DMA_TRANSFER ADC group regular - DMA transfer of ADC conversion data + * @{ + */ +#define LL_ADC_REG_DMA_TRANSFER_NONE (0x00000000UL) /*!< ADC conversions are not transferred by DMA */ +#define LL_ADC_REG_DMA_TRANSFER_LIMITED (ADC_CFGR1_DMAEN) /*!< ADC conversion data are transferred by DMA, +in limited mode (one shot mode): DMA transfer requests are stopped when number of DMA data transfers (number of +ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular. */ +#define LL_ADC_REG_DMA_TRANSFER_UNLIMITED (ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN) /*!< ADC conversion data are +transferred by DMA, in unlimited mode: DMA transfer requests are unlimited, whatever number of DMA data transferred +(number of ADC conversions). This ADC mode is intended to be used with DMA mode circular. */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REG_OVR_DATA_BEHAVIOR ADC group regular - Overrun behavior on conversion data + * @{ + */ +#define LL_ADC_REG_OVR_DATA_PRESERVED (0x00000000UL) /*!< ADC group regular behavior in case of overrun: + data preserved */ +#define LL_ADC_REG_OVR_DATA_OVERWRITTEN (ADC_CFGR1_OVRMOD) /*!< ADC group regular behavior in case of overrun: + data overwritten */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REG_SEQ_MODE ADC group regular - Sequencer configuration flexibility + * @{ + */ +#define LL_ADC_REG_SEQ_FIXED (0x00000000UL) /*!< Sequencer configured to not fully configurable: +sequencer length and each rank affectation to a channel are fixed by channel HW number. Refer to description of +function @ref LL_ADC_REG_SetSequencerChannels(). */ +#define LL_ADC_REG_SEQ_CONFIGURABLE (ADC_CFGR1_CHSELRMOD) /*!< Sequencer configured to fully configurable: +sequencer length and each rank affectation to a channel are configurable. Refer to description of +function @ref LL_ADC_REG_SetSequencerLength(). */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REG_SEQ_SCAN_LENGTH ADC group regular - Sequencer scan length + * @{ + */ +#define LL_ADC_REG_SEQ_SCAN_DISABLE (ADC_CHSELR_SQ2) /*!< ADC group regular sequencer disable + (equivalent to sequencer of 1 rank: + ADC conversion on only 1 channel) */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS (ADC_CHSELR_SQ3) /*!< ADC group regular sequencer enable + with 2 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS (ADC_CHSELR_SQ4) /*!< ADC group regular sequencer enable + with 3 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS (ADC_CHSELR_SQ5) /*!< ADC group regular sequencer enable + with 4 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS (ADC_CHSELR_SQ6) /*!< ADC group regular sequencer enable + with 5 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS (ADC_CHSELR_SQ7) /*!< ADC group regular sequencer enable + with 6 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS (ADC_CHSELR_SQ8) /*!< ADC group regular sequencer enable + with 7 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS (0x00000000UL) /*!< ADC group regular sequencer enable + with 8 ranks in the sequence */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REG_SEQ_SCAN_DIRECTION ADC group regular - Sequencer scan direction + * @{ + */ +#define LL_ADC_REG_SEQ_SCAN_DIR_FORWARD (0x00000000UL) /*!< On this STM32 series, parameter relevant only if +sequencer set to mode not fully configurable, refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). +ADC group regular sequencer scan direction forward: from lowest channel number to highest channel number (scan of +all ranks, ADC conversion of ranks with channels enabled in sequencer). On some other STM32 series, this setting +is not available and the default scan direction is forward. */ +#define LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD (ADC_CFGR1_SCANDIR) /*!< On this STM32 series, parameter relevant only if +sequencer set to mode not fully configurable, refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). +ADC group regular sequencer scan direction backward: from highest channel number to lowest channel number (scan of +all ranks, ADC conversion of ranks with channels enabled in sequencer) */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REG_SEQ_DISCONT_MODE ADC group regular - Sequencer discontinuous mode + * @{ + */ +#define LL_ADC_REG_SEQ_DISCONT_DISABLE (0x00000000UL) /*!< ADC group regular sequencer +discontinuous mode disable */ +#define LL_ADC_REG_SEQ_DISCONT_1RANK (ADC_CFGR1_DISCEN) /*!< ADC group regular sequencer +discontinuous mode enable with sequence interruption every rank */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REG_SEQ_RANKS ADC group regular - Sequencer ranks + * @{ + */ +#define LL_ADC_REG_RANK_1 (ADC_REG_RANK_1_SQRX_BITOFFSET_POS) /*!< ADC group regular seq. rank 1 */ +#define LL_ADC_REG_RANK_2 (ADC_REG_RANK_2_SQRX_BITOFFSET_POS) /*!< ADC group regular seq. rank 2 */ +#define LL_ADC_REG_RANK_3 (ADC_REG_RANK_3_SQRX_BITOFFSET_POS) /*!< ADC group regular seq. rank 3 */ +#define LL_ADC_REG_RANK_4 (ADC_REG_RANK_4_SQRX_BITOFFSET_POS) /*!< ADC group regular seq. rank 4 */ +#define LL_ADC_REG_RANK_5 (ADC_REG_RANK_5_SQRX_BITOFFSET_POS) /*!< ADC group regular seq. rank 5 */ +#define LL_ADC_REG_RANK_6 (ADC_REG_RANK_6_SQRX_BITOFFSET_POS) /*!< ADC group regular seq. rank 6 */ +#define LL_ADC_REG_RANK_7 (ADC_REG_RANK_7_SQRX_BITOFFSET_POS) /*!< ADC group regular seq. rank 7 */ +#define LL_ADC_REG_RANK_8 (ADC_REG_RANK_8_SQRX_BITOFFSET_POS) /*!< ADC group regular seq. rank 8 */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_CHANNEL_SAMPLINGTIME Channel - Sampling time + * @{ + */ +#define LL_ADC_SAMPLINGTIME_1CYCLE_5 (0x00000000UL) /*!< Sampling time 1.5 ADC clock cycle */ +#define LL_ADC_SAMPLINGTIME_3CYCLES_5 (ADC_SMPR_SMP1_0) /*!< Sampling time 3.5 ADC clock cycles */ +#define LL_ADC_SAMPLINGTIME_7CYCLES_5 (ADC_SMPR_SMP1_1) /*!< Sampling time 7.5 ADC clock cycles */ +#define LL_ADC_SAMPLINGTIME_12CYCLES_5 (ADC_SMPR_SMP1_1 \ + | ADC_SMPR_SMP1_0) /*!< Sampling time 12.5 ADC clock cycles */ +#define LL_ADC_SAMPLINGTIME_19CYCLES_5 (ADC_SMPR_SMP1_2) /*!< Sampling time 19.5 ADC clock cycles */ +#define LL_ADC_SAMPLINGTIME_39CYCLES_5 (ADC_SMPR_SMP1_2 \ + | ADC_SMPR_SMP1_0) /*!< Sampling time 39.5 ADC clock cycles */ +#define LL_ADC_SAMPLINGTIME_79CYCLES_5 (ADC_SMPR_SMP1_2 \ + | ADC_SMPR_SMP1_1) /*!< Sampling time 79.5 ADC clock cycles */ +#define LL_ADC_SAMPLINGTIME_160CYCLES_5 (ADC_SMPR_SMP1_2 \ + | ADC_SMPR_SMP1_1 \ + | ADC_SMPR_SMP1_0) /*!< Sampling time 160.5 ADC clock cycles */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_AWD_NUMBER Analog watchdog - Analog watchdog number + * @{ + */ +#define LL_ADC_AWD1 (ADC_AWD_CR1_CHANNEL_MASK \ + | ADC_AWD_CR1_REGOFFSET) /*!< ADC analog watchdog number 1 */ +#define LL_ADC_AWD2 (ADC_AWD_CR23_CHANNEL_MASK \ + | ADC_AWD_CR2_REGOFFSET) /*!< ADC analog watchdog number 2 */ +#define LL_ADC_AWD3 (ADC_AWD_CR23_CHANNEL_MASK \ + | ADC_AWD_CR3_REGOFFSET) /*!< ADC analog watchdog number 3 */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_AWD_CHANNELS Analog watchdog - Monitored channels + * @{ + */ +#define LL_ADC_AWD_DISABLE (0x00000000UL) /*!< ADC analog watchdog monitoring +disabled */ +#define LL_ADC_AWD_ALL_CHANNELS_REG (ADC_AWD_CR23_CHANNEL_MASK \ + | ADC_CFGR1_AWD1EN) /*!< ADC analog watchdog monitoring +of all channels, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_0_REG ((LL_ADC_CHANNEL_0 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN0, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_1_REG ((LL_ADC_CHANNEL_1 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN1, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_2_REG ((LL_ADC_CHANNEL_2 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN2, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_3_REG ((LL_ADC_CHANNEL_3 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN3, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_4_REG ((LL_ADC_CHANNEL_4 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN4, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_5_REG ((LL_ADC_CHANNEL_5 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN5, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_6_REG ((LL_ADC_CHANNEL_6 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN6, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_7_REG ((LL_ADC_CHANNEL_7 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN7, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_8_REG ((LL_ADC_CHANNEL_8 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN8, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_9_REG ((LL_ADC_CHANNEL_9 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN9, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_10_REG ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN10, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_11_REG ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN11, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_12_REG ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN12, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_13_REG ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN13, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_14_REG ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN14, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_15_REG ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN15, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_16_REG ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN16, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_17_REG ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN17, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_18_REG ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC channel ADCx_IN18, converted by group regular only */ +#define LL_ADC_AWD_CH_VREFINT_REG ((LL_ADC_CHANNEL_VREFINT & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC internal channel connected to VrefInt: Internal voltage reference, converted by group regular only */ +#define LL_ADC_AWD_CH_TEMPSENSOR_REG ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC internal channel connected to Temperature sensor, converted by group regular only */ +#define LL_ADC_AWD_CH_VBAT_REG ((LL_ADC_CHANNEL_VBAT & ADC_CHANNEL_ID_MASK) \ + | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) /*!< ADC analog watchdog monitoring +of ADC internal channel connected to Vbat/3: Vbat voltage through a divider ladder of factor 1/3 to have Vbat +always below Vdda, converted by group regular only */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_AWD_THRESHOLDS Analog watchdog - Thresholds + * @{ + */ +#define LL_ADC_AWD_THRESHOLD_HIGH (ADC_AWD1TR_HT1) /*!< ADC analog watchdog threshold high */ +#define LL_ADC_AWD_THRESHOLD_LOW (ADC_AWD1TR_LT1) /*!< ADC analog watchdog threshold low */ +#define LL_ADC_AWD_THRESHOLDS_HIGH_LOW (ADC_AWD1TR_HT1 \ + | ADC_AWD1TR_LT1) /*!< ADC analog watchdog both thresholds high and low + concatenated into the same data */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_OVS_SCOPE Oversampling - Oversampling scope + * @{ + */ +#define LL_ADC_OVS_DISABLE (0x00000000UL) /*!< ADC oversampling disabled. */ +#define LL_ADC_OVS_GRP_REGULAR_CONTINUED (ADC_CFGR2_OVSE) /*!< ADC oversampling on conversions of +ADC group regular. Literal suffix "continued" is kept for compatibility with other STM32 devices featuring ADC group +injected, in this case other oversampling scope parameters are available. */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_OVS_DISCONT_MODE Oversampling - Discontinuous mode + * @{ + */ +#define LL_ADC_OVS_REG_CONT (0x00000000UL) /*!< ADC oversampling discontinuous mode: continuous mode +(all conversions of oversampling ratio are done from 1 trigger) */ +#define LL_ADC_OVS_REG_DISCONT (ADC_CFGR2_TOVS) /*!< ADC oversampling discontinuous mode: discontinuous +mode (each conversion of oversampling ratio needs a trigger) */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_OVS_RATIO Oversampling - Ratio + * @{ + */ +#define LL_ADC_OVS_RATIO_2 (0x00000000UL) /*!< ADC oversampling ratio of 2 +(sum of conversions data computed to result as oversampling conversion data (before potential shift) */ +#define LL_ADC_OVS_RATIO_4 (ADC_CFGR2_OVSR_0) /*!< ADC oversampling ratio of 4 +(sum of conversions data computed to result as oversampling conversion data (before potential shift) */ +#define LL_ADC_OVS_RATIO_8 (ADC_CFGR2_OVSR_1) /*!< ADC oversampling ratio of 8 +(sum of conversions data computed to result as oversampling conversion data (before potential shift) */ +#define LL_ADC_OVS_RATIO_16 (ADC_CFGR2_OVSR_1 | ADC_CFGR2_OVSR_0) /*!< ADC oversampling ratio of 16 +(sum of conversions data computed to result as oversampling conversion data (before potential shift) */ +#define LL_ADC_OVS_RATIO_32 (ADC_CFGR2_OVSR_2) /*!< ADC oversampling ratio of 32 +(sum of conversions data computed to result as oversampling conversion data (before potential shift) */ +#define LL_ADC_OVS_RATIO_64 (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_0) /*!< ADC oversampling ratio of 64 +(sum of conversions data computed to result as oversampling conversion data (before potential shift) */ +#define LL_ADC_OVS_RATIO_128 (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1) /*!< ADC oversampling ratio of 128 +(sum of conversions data computed to result as oversampling conversion data (before potential shift) */ +#define LL_ADC_OVS_RATIO_256 (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1 \ + | ADC_CFGR2_OVSR_0) /*!< ADC oversampling ratio of 256 +(sum of conversions data computed to result as oversampling conversion data (before potential shift) */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_OVS_SHIFT Oversampling - Data right shift + * @{ + */ +#define LL_ADC_OVS_SHIFT_NONE (0x00000000UL) /*!< ADC oversampling no shift +(sum of the ADC conversions data is not divided to result as oversampling conversion data) */ +#define LL_ADC_OVS_SHIFT_RIGHT_1 (ADC_CFGR2_OVSS_0) /*!< ADC oversampling right shift of 1 +(sum of the ADC conversions data (after OVS ratio) is divided by 2 to result as oversampling conversion data) */ +#define LL_ADC_OVS_SHIFT_RIGHT_2 (ADC_CFGR2_OVSS_1) /*!< ADC oversampling right shift of 2 +(sum of the ADC conversions data (after OVS ratio) is divided by 4 to result as oversampling conversion data) */ +#define LL_ADC_OVS_SHIFT_RIGHT_3 (ADC_CFGR2_OVSS_1 | ADC_CFGR2_OVSS_0) /*!< ADC oversampling right shift of 3 +(sum of the ADC conversions data (after OVS ratio) is divided by 8 to result as oversampling conversion data) */ +#define LL_ADC_OVS_SHIFT_RIGHT_4 (ADC_CFGR2_OVSS_2) /*!< ADC oversampling right shift of 4 +(sum of the ADC conversions data (after OVS ratio) is divided by 16 to result as oversampling conversion data) */ +#define LL_ADC_OVS_SHIFT_RIGHT_5 (ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_0) /*!< ADC oversampling right shift of 5 +(sum of the ADC conversions data (after OVS ratio) is divided by 32 to result as oversampling conversion data) */ +#define LL_ADC_OVS_SHIFT_RIGHT_6 (ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1) /*!< ADC oversampling right shift of 6 +(sum of the ADC conversions data (after OVS ratio) is divided by 64 to result as oversampling conversion data) */ +#define LL_ADC_OVS_SHIFT_RIGHT_7 (ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 \ + | ADC_CFGR2_OVSS_0) /*!< ADC oversampling right shift of 7 +(sum of the ADC conversions data (after OVS ratio) is divided by 128 to result as oversampling conversion data) */ +#define LL_ADC_OVS_SHIFT_RIGHT_8 (ADC_CFGR2_OVSS_3) /*!< ADC oversampling right shift of 8 +(sum of the ADC conversions data (after OVS ratio) is divided by 256 to result as oversampling conversion data) */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_HELPER_MACRO Definitions of constants used by helper macro + * @{ + */ +#define LL_ADC_TEMPERATURE_CALC_ERROR ((int16_t)0x7FFF) /* Temperature calculation error using helper macro + @ref __LL_ADC_CALC_TEMPERATURE(), due to issue on + calibration parameters. This value is coded on 16 bits + (to fit on signed word or double word) and corresponds + to an inconsistent temperature value. */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_HW_DELAYS Definitions of ADC hardware constraints delays + * @note Only ADC peripheral HW delays are defined in ADC LL driver driver, + * not timeout values. + * For details on delays values, refer to descriptions in source code + * above each literal definition. + * @{ + */ + +/* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver, */ +/* not timeout values. */ +/* Timeout values for ADC operations are dependent to device clock */ +/* configuration (system clock versus ADC clock), */ +/* and therefore must be defined in user application. */ +/* Indications for estimation of ADC timeout delays, for this */ +/* STM32 series: */ +/* - ADC calibration time: maximum delay is 82/fADC. */ +/* (refer to device datasheet, parameter "tCAL") */ +/* - ADC enable time: maximum delay is 1 conversion cycle. */ +/* (refer to device datasheet, parameter "tSTAB") */ +/* - ADC disable time: maximum delay should be a few ADC clock cycles */ +/* - ADC stop conversion time: maximum delay should be a few ADC clock */ +/* cycles */ +/* - ADC conversion time: duration depending on ADC clock and ADC */ +/* configuration. */ +/* (refer to device reference manual, section "Timing") */ + +/* Delay for ADC stabilization time (ADC voltage regulator start-up time) */ +/* Delay set to maximum value (refer to device datasheet, */ +/* parameter "tADCVREG_STUP"). */ +/* Unit: us */ +#define LL_ADC_DELAY_INTERNAL_REGUL_STAB_US ( 20UL) /*!< Delay for ADC stabilization time (ADC voltage + regulator start-up time) */ + +/* Delay for internal voltage reference stabilization time. */ +/* Delay set to maximum value (refer to device datasheet, */ +/* parameter "tstart_vrefint"). */ +/* Unit: us */ +#define LL_ADC_DELAY_VREFINT_STAB_US ( 12UL) /*!< Delay for internal voltage reference stabilization + time */ + +/* Delay for temperature sensor stabilization time. */ +/* Literal set to maximum value (refer to device datasheet, */ +/* parameter "tSTART"). */ +/* Unit: us */ +#define LL_ADC_DELAY_TEMPSENSOR_STAB_US (120UL) /*!< Delay for temperature sensor stabilization time + (starting from temperature sensor enable, refer to + @ref LL_ADC_SetCommonPathInternalCh()) */ +#define LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US ( 15UL) /*!< Delay for temperature sensor buffer stabilization + time (starting from ADC enable, refer to + @ref LL_ADC_Enable()) */ + +/* Delay required between ADC end of calibration and ADC enable. */ +/* Note: On this STM32 series, a minimum number of ADC clock cycles */ +/* are required between ADC end of calibration and ADC enable. */ +/* Wait time can be computed in user application by waiting for the */ +/* equivalent number of CPU cycles, by taking into account */ +/* ratio of CPU clock versus ADC clock prescalers. */ +/* Unit: ADC clock cycles. */ +#define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES ( 2UL) /*!< Delay required between ADC end of calibration + and ADC enable */ + +/** + * @} + */ + +/** + * @} + */ + + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup ADC_LL_Exported_Macros ADC Exported Macros + * @{ + */ + +/** @defgroup ADC_LL_EM_WRITE_READ Common write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in ADC register + * @param __INSTANCE__ ADC Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in ADC register + * @param __INSTANCE__ ADC Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup ADC_LL_EM_HELPER_MACRO ADC helper macro + * @{ + */ + +/** + * @brief Helper macro to get ADC channel number in decimal format + * from literals LL_ADC_CHANNEL_x. + * @note Example: + * __LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_CHANNEL_4) + * will return decimal number "4". + * @note The input can be a value from functions where a channel + * number is returned, either defined with number + * or with bitfield (only one bit must be set). + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 + * @arg @ref LL_ADC_CHANNEL_2 + * @arg @ref LL_ADC_CHANNEL_3 + * @arg @ref LL_ADC_CHANNEL_4 + * @arg @ref LL_ADC_CHANNEL_5 + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 (1) + * @arg @ref LL_ADC_CHANNEL_16 (1) + * @arg @ref LL_ADC_CHANNEL_17 (1) + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (1) On STM32G0, parameter can be set in ADC group sequencer + * only if sequencer is set in mode "not fully configurable", + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). + * @retval Value between Min_Data=0 and Max_Data=18 + */ +#define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__) \ + ((((__CHANNEL__) & ADC_CHANNEL_ID_BITFIELD_MASK) == 0UL) ? \ + ( \ + ((__CHANNEL__) & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS \ + ) \ + : \ + ((((__CHANNEL__) & ADC_CHANNEL_0_BITFIELD) == ADC_CHANNEL_0_BITFIELD) ? (0UL) : \ + ((((__CHANNEL__) & ADC_CHANNEL_1_BITFIELD) == ADC_CHANNEL_1_BITFIELD) ? (1UL) : \ + ((((__CHANNEL__) & ADC_CHANNEL_2_BITFIELD) == ADC_CHANNEL_2_BITFIELD) ? (2UL) : \ + ((((__CHANNEL__) & ADC_CHANNEL_3_BITFIELD) == ADC_CHANNEL_3_BITFIELD) ? (3UL) : \ + ((((__CHANNEL__) & ADC_CHANNEL_4_BITFIELD) == ADC_CHANNEL_4_BITFIELD) ? (4UL) : \ + ((((__CHANNEL__) & ADC_CHANNEL_5_BITFIELD) == ADC_CHANNEL_5_BITFIELD) ? (5UL) : \ + ((((__CHANNEL__) & ADC_CHANNEL_6_BITFIELD) == ADC_CHANNEL_6_BITFIELD) ? (6UL) : \ + ((((__CHANNEL__) & ADC_CHANNEL_7_BITFIELD) == ADC_CHANNEL_7_BITFIELD) ? (7UL) : \ + ((((__CHANNEL__) & ADC_CHANNEL_8_BITFIELD) == ADC_CHANNEL_8_BITFIELD) ? (8UL) : \ + ((((__CHANNEL__) & ADC_CHANNEL_9_BITFIELD) == ADC_CHANNEL_9_BITFIELD) ? (9UL) : \ + ((((__CHANNEL__) & ADC_CHANNEL_10_BITFIELD) == ADC_CHANNEL_10_BITFIELD) ? (10UL) : \ + ((((__CHANNEL__) & ADC_CHANNEL_11_BITFIELD) == ADC_CHANNEL_11_BITFIELD) ? (11UL) : \ + ((((__CHANNEL__) & ADC_CHANNEL_12_BITFIELD) == ADC_CHANNEL_12_BITFIELD) ? (12UL) : \ + ((((__CHANNEL__) & ADC_CHANNEL_13_BITFIELD) == ADC_CHANNEL_13_BITFIELD) ? (13UL) : \ + ((((__CHANNEL__) & ADC_CHANNEL_14_BITFIELD) == ADC_CHANNEL_14_BITFIELD) ? (14UL) : \ + ((((__CHANNEL__) & ADC_CHANNEL_15_BITFIELD) == ADC_CHANNEL_15_BITFIELD) ? (15UL) : \ + ((((__CHANNEL__) & ADC_CHANNEL_16_BITFIELD) == ADC_CHANNEL_16_BITFIELD) ? (16UL) : \ + ((((__CHANNEL__) & ADC_CHANNEL_17_BITFIELD) == ADC_CHANNEL_17_BITFIELD) ? (17UL) : \ + ((((__CHANNEL__) & ADC_CHANNEL_18_BITFIELD) == ADC_CHANNEL_18_BITFIELD) ? (18UL) : \ + (0UL))))))))))))))))))))) + +/** + * @brief Helper macro to get ADC channel in literal format LL_ADC_CHANNEL_x + * from number in decimal format. + * @note Example: + * __LL_ADC_DECIMAL_NB_TO_CHANNEL(4) + * will return a data equivalent to "LL_ADC_CHANNEL_4". + * @param __DECIMAL_NB__ Value between Min_Data=0 and Max_Data=18 + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 + * @arg @ref LL_ADC_CHANNEL_2 + * @arg @ref LL_ADC_CHANNEL_3 + * @arg @ref LL_ADC_CHANNEL_4 + * @arg @ref LL_ADC_CHANNEL_5 + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 (1) + * @arg @ref LL_ADC_CHANNEL_16 (1) + * @arg @ref LL_ADC_CHANNEL_17 (1) + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT (2) + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (2) + * @arg @ref LL_ADC_CHANNEL_VBAT (2) + * + * (1) On STM32G0, parameter can be set in ADC group sequencer + * only if sequencer is set in mode "not fully configurable", + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable().\n + * (2) For ADC channel read back from ADC register, + * comparison with internal channel parameter to be done + * using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(). + */ +#define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__) \ + (((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) | \ + (ADC_CHSELR_CHSEL0 << (__DECIMAL_NB__))) + +/** + * @brief Helper macro to determine whether the selected channel + * corresponds to literal definitions of driver. + * @note The different literal definitions of ADC channels are: + * - ADC internal channel: + * LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ... + * - ADC external channel (channel connected to a GPIO pin): + * LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ... + * @note The channel parameter must be a value defined from literal + * definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT, + * LL_ADC_CHANNEL_TEMPSENSOR, ...), + * ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...), + * must not be a value from functions where a channel number is + * returned from ADC registers, + * because internal and external channels share the same channel + * number in ADC registers. The differentiation is made only with + * parameters definitions of driver. + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 + * @arg @ref LL_ADC_CHANNEL_2 + * @arg @ref LL_ADC_CHANNEL_3 + * @arg @ref LL_ADC_CHANNEL_4 + * @arg @ref LL_ADC_CHANNEL_5 + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 (1) + * @arg @ref LL_ADC_CHANNEL_16 (1) + * @arg @ref LL_ADC_CHANNEL_17 (1) + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (1) On STM32G0, parameter can be set in ADC group sequencer + * only if sequencer is set in mode "not fully configurable", + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). + * @retval Value "0" if the channel corresponds to a parameter definition of a ADC external channel (channel + connected to a GPIO pin). + * Value "1" if the channel corresponds to a parameter definition of a ADC internal channel. + */ +#define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__) \ + (((__CHANNEL__) & ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0UL) + +/** + * @brief Helper macro to convert a channel defined from parameter + * definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT, + * LL_ADC_CHANNEL_TEMPSENSOR, ...), + * to its equivalent parameter definition of a ADC external channel + * (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...). + * @note The channel parameter can be, additionally to a value + * defined from parameter definition of a ADC internal channel + * (LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...), + * a value defined from parameter definition of + * ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...) + * or a value from functions where a channel number is returned + * from ADC registers. + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 + * @arg @ref LL_ADC_CHANNEL_2 + * @arg @ref LL_ADC_CHANNEL_3 + * @arg @ref LL_ADC_CHANNEL_4 + * @arg @ref LL_ADC_CHANNEL_5 + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 (1) + * @arg @ref LL_ADC_CHANNEL_16 (1) + * @arg @ref LL_ADC_CHANNEL_17 (1) + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (1) On STM32G0, parameter can be set in ADC group sequencer + * only if sequencer is set in mode "not fully configurable", + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 + * @arg @ref LL_ADC_CHANNEL_2 + * @arg @ref LL_ADC_CHANNEL_3 + * @arg @ref LL_ADC_CHANNEL_4 + * @arg @ref LL_ADC_CHANNEL_5 + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + */ +#define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__) \ + ((__CHANNEL__) & ~ADC_CHANNEL_ID_INTERNAL_CH_MASK) + +/** + * @brief Helper macro to determine whether the internal channel + * selected is available on the ADC instance selected. + * @note The channel parameter must be a value defined from parameter + * definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT, + * LL_ADC_CHANNEL_TEMPSENSOR, ...), + * must not be a value defined from parameter definition of + * ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...) + * or a value from functions where a channel number is + * returned from ADC registers, + * because internal and external channels share the same channel + * number in ADC registers. The differentiation is made only with + * parameters definitions of driver. + * @param __ADC_INSTANCE__ ADC instance + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * @retval Value "0" if the internal channel selected is not available on the ADC instance selected. + * Value "1" if the internal channel selected is available on the ADC instance selected. + */ +#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__) \ + (((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT) || \ + ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) || \ + ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)) + +/** + * @brief Helper macro to define ADC analog watchdog parameter: + * define a single channel to monitor with analog watchdog + * from sequencer channel and groups definition. + * @note To be used with function @ref LL_ADC_SetAnalogWDMonitChannels(). + * Example: + * LL_ADC_SetAnalogWDMonitChannels( + * ADC1, LL_ADC_AWD1, + * __LL_ADC_ANALOGWD_CHANNEL_GROUP(LL_ADC_CHANNEL4, LL_ADC_GROUP_REGULAR)) + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 + * @arg @ref LL_ADC_CHANNEL_2 + * @arg @ref LL_ADC_CHANNEL_3 + * @arg @ref LL_ADC_CHANNEL_4 + * @arg @ref LL_ADC_CHANNEL_5 + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 (1) + * @arg @ref LL_ADC_CHANNEL_16 (1) + * @arg @ref LL_ADC_CHANNEL_17 (1) + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT (2) + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (2) + * @arg @ref LL_ADC_CHANNEL_VBAT (2) + * + * (1) On STM32G0, parameter can be set in ADC group sequencer + * only if sequencer is set in mode "not fully configurable", + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable().\n + * (2) For ADC channel read back from ADC register, + * comparison with internal channel parameter to be done + * using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(). + * @param __GROUP__ This parameter can be one of the following values: + * @arg @ref LL_ADC_GROUP_REGULAR + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_AWD_DISABLE + * @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG + * @arg @ref LL_ADC_AWD_CHANNEL_0_REG + * @arg @ref LL_ADC_AWD_CHANNEL_1_REG + * @arg @ref LL_ADC_AWD_CHANNEL_2_REG + * @arg @ref LL_ADC_AWD_CHANNEL_3_REG + * @arg @ref LL_ADC_AWD_CHANNEL_4_REG + * @arg @ref LL_ADC_AWD_CHANNEL_5_REG + * @arg @ref LL_ADC_AWD_CHANNEL_6_REG + * @arg @ref LL_ADC_AWD_CHANNEL_7_REG + * @arg @ref LL_ADC_AWD_CHANNEL_8_REG + * @arg @ref LL_ADC_AWD_CHANNEL_9_REG + * @arg @ref LL_ADC_AWD_CHANNEL_10_REG + * @arg @ref LL_ADC_AWD_CHANNEL_11_REG + * @arg @ref LL_ADC_AWD_CHANNEL_12_REG + * @arg @ref LL_ADC_AWD_CHANNEL_13_REG + * @arg @ref LL_ADC_AWD_CHANNEL_14_REG + * @arg @ref LL_ADC_AWD_CHANNEL_15_REG + * @arg @ref LL_ADC_AWD_CHANNEL_16_REG + * @arg @ref LL_ADC_AWD_CHANNEL_17_REG + * @arg @ref LL_ADC_AWD_CHANNEL_18_REG + * @arg @ref LL_ADC_AWD_CH_VREFINT_REG + * @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG + * @arg @ref LL_ADC_AWD_CH_VBAT_REG + */ +#define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__) \ + (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) + +/** + * @brief Helper macro to set the value of ADC analog watchdog threshold high + * or low in function of ADC resolution, when ADC resolution is + * different of 12 bits. + * @note To be used with function @ref LL_ADC_ConfigAnalogWDThresholds() + * or @ref LL_ADC_SetAnalogWDThresholds(). + * Example, with a ADC resolution of 8 bits, to set the value of + * analog watchdog threshold high (on 8 bits): + * LL_ADC_SetAnalogWDThresholds + * (< ADCx param >, + * __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(LL_ADC_RESOLUTION_8B, ) + * ); + * @param __ADC_RESOLUTION__ This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @param __AWD_THRESHOLD__ Value between Min_Data=0x000 and Max_Data=0xFFF + * @retval Value between Min_Data=0x000 and Max_Data=0xFFF + */ +#define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \ + ((__AWD_THRESHOLD__) << ((__ADC_RESOLUTION__) >> (ADC_CFGR1_RES_BITOFFSET_POS - 1U ))) + +/** + * @brief Helper macro to get the value of ADC analog watchdog threshold high + * or low in function of ADC resolution, when ADC resolution is + * different of 12 bits. + * @note To be used with function @ref LL_ADC_GetAnalogWDThresholds(). + * Example, with a ADC resolution of 8 bits, to get the value of + * analog watchdog threshold high (on 8 bits): + * < threshold_value_6_bits > = __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION + * (LL_ADC_RESOLUTION_8B, + * LL_ADC_GetAnalogWDThresholds(, LL_ADC_AWD_THRESHOLD_HIGH) + * ); + * @param __ADC_RESOLUTION__ This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @param __AWD_THRESHOLD_12_BITS__ Value between Min_Data=0x000 and Max_Data=0xFFF + * @retval Value between Min_Data=0x000 and Max_Data=0xFFF + */ +#define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \ + ((__AWD_THRESHOLD_12_BITS__) >> ((__ADC_RESOLUTION__) >> (ADC_CFGR1_RES_BITOFFSET_POS - 1U ))) + +/** + * @brief Helper macro to get the ADC analog watchdog threshold high + * or low from raw value containing both thresholds concatenated. + * @note To be used with function @ref LL_ADC_GetAnalogWDThresholds(). + * Example, to get analog watchdog threshold high from the register raw value: + * __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(LL_ADC_AWD_THRESHOLD_HIGH, ); + * @param __AWD_THRESHOLD_TYPE__ This parameter can be one of the following values: + * @arg @ref LL_ADC_AWD_THRESHOLD_HIGH + * @arg @ref LL_ADC_AWD_THRESHOLD_LOW + * @param __AWD_THRESHOLDS__ Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF + * @retval Value between Min_Data=0x000 and Max_Data=0xFFF + */ +#define __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(__AWD_THRESHOLD_TYPE__, __AWD_THRESHOLDS__) \ + (((__AWD_THRESHOLDS__) >> (((__AWD_THRESHOLD_TYPE__) & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_BIT_HIGH_SHIFT4)) \ + & LL_ADC_AWD_THRESHOLD_LOW) + +/** + * @brief Helper macro to select the ADC common instance + * to which is belonging the selected ADC instance. + * @note ADC common register instance can be used for: + * - Set parameters common to several ADC instances + * - Multimode (for devices with several ADC instances) + * Refer to functions having argument "ADCxy_COMMON" as parameter. + * @param __ADCx__ ADC instance + * @retval ADC common register instance + */ +#define __LL_ADC_COMMON_INSTANCE(__ADCx__) \ + (ADC1_COMMON) + +/** + * @brief Helper macro to check if all ADC instances sharing the same + * ADC common instance are disabled. + * @note This check is required by functions with setting conditioned to + * ADC state: + * All ADC instances of the ADC common group must be disabled. + * Refer to functions having argument "ADCxy_COMMON" as parameter. + * @note On devices with only 1 ADC common instance, parameter of this macro + * is useless and can be ignored (parameter kept for compatibility + * with devices featuring several ADC common instances). + * @param __ADCXY_COMMON__ ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @retval Value "0" if all ADC instances sharing the same ADC common instance + * are disabled. + * Value "1" if at least one ADC instance sharing the same ADC common instance + * is enabled. + */ +#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__) \ + LL_ADC_IsEnabled(ADC1) + +/** + * @brief Helper macro to define the ADC conversion data full-scale digital + * value corresponding to the selected ADC resolution. + * @note ADC conversion data full-scale corresponds to voltage range + * determined by analog voltage references Vref+ and Vref- + * (refer to reference manual). + * @param __ADC_RESOLUTION__ This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @retval ADC conversion data full-scale digital value (unit: digital value of ADC conversion data) + */ +#define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__) \ + (0xFFFUL >> ((__ADC_RESOLUTION__) >> (ADC_CFGR1_RES_BITOFFSET_POS - 1UL))) + +/** + * @brief Helper macro to convert the ADC conversion data from + * a resolution to another resolution. + * @param __DATA__ ADC conversion data to be converted + * @param __ADC_RESOLUTION_CURRENT__ Resolution of the data to be converted + * This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @param __ADC_RESOLUTION_TARGET__ Resolution of the data after conversion + * This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @retval ADC conversion data to the requested resolution + */ +#define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,\ + __ADC_RESOLUTION_CURRENT__,\ + __ADC_RESOLUTION_TARGET__) \ +(((__DATA__) \ + << ((__ADC_RESOLUTION_CURRENT__) >> (ADC_CFGR1_RES_BITOFFSET_POS - 1UL))) \ + >> ((__ADC_RESOLUTION_TARGET__) >> (ADC_CFGR1_RES_BITOFFSET_POS - 1UL)) \ +) + +/** + * @brief Helper macro to calculate the voltage (unit: mVolt) + * corresponding to a ADC conversion data (unit: digital value). + * @note Analog reference voltage (Vref+) must be either known from + * user board environment or can be calculated using ADC measurement + * and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE(). + * @param __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV) + * @param __ADC_DATA__ ADC conversion data (resolution 12 bits) + * (unit: digital value). + * @param __ADC_RESOLUTION__ This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @retval ADC conversion data equivalent voltage value (unit: mVolt) + */ +#define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\ + __ADC_DATA__,\ + __ADC_RESOLUTION__) \ +((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__) \ + / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__) \ +) + +/** + * @brief Helper macro to calculate analog reference voltage (Vref+) + * (unit: mVolt) from ADC conversion data of internal voltage + * reference VrefInt. + * @note Computation is using VrefInt calibration value + * stored in system memory for each device during production. + * @note This voltage depends on user board environment: voltage level + * connected to pin Vref+. + * On devices with small package, the pin Vref+ is not present + * and internally bonded to pin Vdda. + * @note On this STM32 series, calibration data of internal voltage reference + * VrefInt corresponds to a resolution of 12 bits, + * this is the recommended ADC resolution to convert voltage of + * internal voltage reference VrefInt. + * Otherwise, this macro performs the processing to scale + * ADC conversion data to 12 bits. + * @param __VREFINT_ADC_DATA__ ADC conversion data (resolution 12 bits) + * of internal voltage reference VrefInt (unit: digital value). + * @param __ADC_RESOLUTION__ This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @retval Analog reference voltage (unit: mV) + */ +#define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\ + __ADC_RESOLUTION__) \ +(((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF) \ + / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__), \ + (__ADC_RESOLUTION__), \ + LL_ADC_RESOLUTION_12B) \ +) + +/** + * @brief Helper macro to calculate the temperature (unit: degree Celsius) + * from ADC conversion data of internal temperature sensor. + * @note Computation is using temperature sensor calibration values + * stored in system memory for each device during production. + * @note Calculation formula: + * Temperature = ((TS_ADC_DATA - TS_CAL1) + * * (TS_CAL2_TEMP - TS_CAL1_TEMP)) + * / (TS_CAL2 - TS_CAL1) + TS_CAL1_TEMP + * with TS_ADC_DATA = temperature sensor raw data measured by ADC + * Avg_Slope = (TS_CAL2 - TS_CAL1) + * / (TS_CAL2_TEMP - TS_CAL1_TEMP) + * TS_CAL1 = equivalent TS_ADC_DATA at temperature + * TEMP_DEGC_CAL1 (calibrated in factory) + * TS_CAL2 = equivalent TS_ADC_DATA at temperature + * TEMP_DEGC_CAL2 (calibrated in factory) + * Caution: Calculation relevancy under reserve that calibration + * parameters are correct (address and data). + * To calculate temperature using temperature sensor + * datasheet typical values (generic values less, therefore + * less accurate than calibrated values), + * use helper macro @ref __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(). + * @note As calculation input, the analog reference voltage (Vref+) must be + * defined as it impacts the ADC LSB equivalent voltage. + * @note Analog reference voltage (Vref+) must be either known from + * user board environment or can be calculated using ADC measurement + * and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE(). + * @note On this STM32 series, calibration data of temperature sensor + * corresponds to a resolution of 12 bits, + * this is the recommended ADC resolution to convert voltage of + * temperature sensor. + * Otherwise, this macro performs the processing to scale + * ADC conversion data to 12 bits. + * @param __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV) + * @param __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal + * temperature sensor (unit: digital value). + * @param __ADC_RESOLUTION__ ADC resolution at which internal temperature + * sensor voltage has been measured. + * This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @retval Temperature (unit: degree Celsius) + * In case or error, value LL_ADC_TEMPERATURE_CALC_ERROR is returned (inconsistent temperature value) + */ +#define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\ + __TEMPSENSOR_ADC_DATA__,\ + __ADC_RESOLUTION__)\ +((((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0) ? \ + (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__), \ + (__ADC_RESOLUTION__), \ + LL_ADC_RESOLUTION_12B) \ + * (__VREFANALOG_VOLTAGE__)) \ + / TEMPSENSOR_CAL_VREFANALOG) \ + - (int32_t) *TEMPSENSOR_CAL1_ADDR) \ + ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP) \ + ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \ + ) + TEMPSENSOR_CAL1_TEMP \ + ) \ + : \ + ((int32_t)LL_ADC_TEMPERATURE_CALC_ERROR) \ +) + +/** + * @brief Helper macro to calculate the temperature (unit: degree Celsius) + * from ADC conversion data of internal temperature sensor. + * @note Computation is using temperature sensor typical values + * (refer to device datasheet). + * @note Calculation formula: + * Temperature = (TS_TYP_CALx_VOLT(uV) - TS_ADC_DATA * Conversion_uV) + * / Avg_Slope + CALx_TEMP + * with TS_ADC_DATA = temperature sensor raw data measured by ADC + * (unit: digital value) + * Avg_Slope = temperature sensor slope + * (unit: uV/Degree Celsius) + * TS_TYP_CALx_VOLT = temperature sensor digital value at + * temperature CALx_TEMP (unit: mV) + * Caution: Calculation relevancy under reserve the temperature sensor + * of the current device has characteristics in line with + * datasheet typical values. + * If temperature sensor calibration values are available on + * on this device (presence of macro __LL_ADC_CALC_TEMPERATURE()), + * temperature calculation will be more accurate using + * helper macro @ref __LL_ADC_CALC_TEMPERATURE(). + * @note As calculation input, the analog reference voltage (Vref+) must be + * defined as it impacts the ADC LSB equivalent voltage. + * @note Analog reference voltage (Vref+) must be either known from + * user board environment or can be calculated using ADC measurement + * and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE(). + * @note ADC measurement data must correspond to a resolution of 12 bits + * (full scale digital value 4095). If not the case, the data must be + * preliminarily rescaled to an equivalent resolution of 12 bits. + * @param __TEMPSENSOR_TYP_AVGSLOPE__ Device datasheet data: Temperature sensor slope typical value + (unit: uV/DegCelsius). + * On STM32G0, refer to device datasheet parameter "Avg_Slope". + * @param __TEMPSENSOR_TYP_CALX_V__ Device datasheet data: Temperature sensor voltage typical value + (at temperature and Vref+ defined in parameters below) (unit: mV). + * On STM32G0, refer to datasheet parameter "V30" (corresponding to TS_CAL1). + * @param __TEMPSENSOR_CALX_TEMP__ Device datasheet data: Temperature at which temperature sensor voltage + (see parameter above) is corresponding (unit: mV) + * @param __VREFANALOG_VOLTAGE__ Analog voltage reference (Vref+) value (unit: mV) + * @param __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal temperature sensor (unit: digital value). + * @param __ADC_RESOLUTION__ ADC resolution at which internal temperature sensor voltage has been measured. + * This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @retval Temperature (unit: degree Celsius) + */ +#define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\ + __TEMPSENSOR_TYP_CALX_V__,\ + __TEMPSENSOR_CALX_TEMP__,\ + __VREFANALOG_VOLTAGE__,\ + __TEMPSENSOR_ADC_DATA__,\ + __ADC_RESOLUTION__) \ +(((((int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__)) \ + / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)) \ + * 1000UL) \ + - \ + (int32_t)(((__TEMPSENSOR_TYP_CALX_V__)) \ + * 1000UL) \ + ) \ + ) / (int32_t)(__TEMPSENSOR_TYP_AVGSLOPE__) \ + ) + (int32_t)(__TEMPSENSOR_CALX_TEMP__) \ +) + +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup ADC_LL_Exported_Functions ADC Exported Functions + * @{ + */ + +/** @defgroup ADC_LL_EF_DMA_Management ADC DMA management + * @{ + */ +/* Note: LL ADC functions to set DMA transfer are located into sections of */ +/* configuration of ADC instance, groups and multimode (if available): */ +/* @ref LL_ADC_REG_SetDMATransfer(), ... */ + +/** + * @brief Function to help to configure DMA transfer from ADC: retrieve the + * ADC register address from ADC instance and a list of ADC registers + * intended to be used (most commonly) with DMA transfer. + * @note These ADC registers are data registers: + * when ADC conversion data is available in ADC data registers, + * ADC generates a DMA transfer request. + * @note This macro is intended to be used with LL DMA driver, refer to + * function "LL_DMA_ConfigAddresses()". + * Example: + * LL_DMA_ConfigAddresses(DMA1, + * LL_DMA_CHANNEL_1, + * LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA), + * (uint32_t)&< array or variable >, + * LL_DMA_DIRECTION_PERIPH_TO_MEMORY); + * @note For devices with several ADC: in multimode, some devices + * use a different data register outside of ADC instance scope + * (common data register). This macro manages this register difference, + * only ADC instance has to be set as parameter. + * @rmtoll DR DATA LL_ADC_DMA_GetRegAddr + * @param ADCx ADC instance + * @param Register This parameter can be one of the following values: + * @arg @ref LL_ADC_DMA_REG_REGULAR_DATA + * @retval ADC register address + */ +__STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register) +{ + /* Prevent unused argument(s) compilation warning */ + (void)(Register); + + /* Retrieve address of register DR */ + return (uint32_t) &(ADCx->DR); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_Configuration_ADC_Common Configuration of ADC hierarchical scope: common to several + * ADC instances + * @{ + */ + +/** + * @brief Set parameter common to several ADC: Clock source and prescaler. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * All ADC instances of the ADC common group must be disabled. + * This check can be done with function @ref LL_ADC_IsEnabled() for each + * ADC instance or by using helper macro helper macro + * @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(). + * @rmtoll CCR PRESC LL_ADC_SetCommonClock + * @param ADCxy_COMMON ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @param CommonClock This parameter can be one of the following values: + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV1 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV2 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV4 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV6 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV8 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV10 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV12 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV16 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV32 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV64 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV128 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV256 (1) + * + * (1) ADC common clock asynchronous prescaler is applied to + * each ADC instance if the corresponding ADC instance clock + * is set to clock source asynchronous. + * (refer to function @ref LL_ADC_SetClock() ). + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock) +{ + MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock); +} + +/** + * @brief Get parameter common to several ADC: Clock source and prescaler. + * @rmtoll CCR PRESC LL_ADC_GetCommonClock + * @param ADCxy_COMMON ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV1 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV2 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV4 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV6 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV8 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV10 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV12 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV16 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV32 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV64 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV128 (1) + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV256 (1) + * + * (1) ADC common clock asynchronous prescaler is applied to + * each ADC instance if the corresponding ADC instance clock + * is set to clock source asynchronous. + * (refer to function @ref LL_ADC_SetClock() ). + */ +__STATIC_INLINE uint32_t LL_ADC_GetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON) +{ + return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC)); +} + +/** + * @brief Legacy feature, useless on STM32G0 (ADC common clock low frequency + mode is automatically managed by ADC peripheral on STM32G0). + Function kept for legacy purpose. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @rmtoll CCR LFMEN LL_ADC_SetCommonFrequencyMode + * @param ADCxy_COMMON ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @param CommonFrequencyMode This parameter can be one of the following values: + * @arg @ref LL_ADC_CLOCK_FREQ_MODE_HIGH + * @arg @ref LL_ADC_CLOCK_FREQ_MODE_LOW + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetCommonFrequencyMode(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonFrequencyMode) +{ + MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_LFMEN, CommonFrequencyMode); +} + +/** + * @brief Legacy feature, useless on STM32G0 (ADC common clock low frequency + mode is automatically managed by ADC peripheral on STM32G0). + Function kept for legacy purpose. + * @rmtoll CCR LFMEN LL_ADC_GetCommonFrequencyMode + * @param ADCxy_COMMON ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_CLOCK_FREQ_MODE_HIGH + * @arg @ref LL_ADC_CLOCK_FREQ_MODE_LOW + */ +__STATIC_INLINE uint32_t LL_ADC_GetCommonFrequencyMode(ADC_Common_TypeDef *ADCxy_COMMON) +{ + return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_LFMEN)); +} + +/** + * @brief Set parameter common to several ADC: measurement path to + * internal channels (VrefInt, temperature sensor, ...). + * Configure all paths (overwrite current configuration). + * @note One or several values can be selected. + * Example: (LL_ADC_PATH_INTERNAL_VREFINT | + * LL_ADC_PATH_INTERNAL_TEMPSENSOR) + * The values not selected are removed from configuration. + * @note Stabilization time of measurement path to internal channel: + * After enabling internal paths, before starting ADC conversion, + * a delay is required for internal voltage reference and + * temperature sensor stabilization time. + * Refer to device datasheet. + * Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US. + * Refer to literals @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US, + * @ref LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US. + * @note ADC internal channel sampling time constraint: + * For ADC conversion of internal channels, + * a sampling time minimum value is required. + * Refer to device datasheet. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * All ADC instances of the ADC common group must be disabled. + * This check can be done with function @ref LL_ADC_IsEnabled() for each + * ADC instance or by using helper macro helper macro + * @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(). + * @rmtoll CCR VREFEN LL_ADC_SetCommonPathInternalCh\n + * CCR TSEN LL_ADC_SetCommonPathInternalCh\n + * CCR VBATEN LL_ADC_SetCommonPathInternalCh + * @param ADCxy_COMMON ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @param PathInternal This parameter can be a combination of the following values: + * @arg @ref LL_ADC_PATH_INTERNAL_NONE + * @arg @ref LL_ADC_PATH_INTERNAL_VREFINT + * @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR + * @arg @ref LL_ADC_PATH_INTERNAL_VBAT + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal) +{ + MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal); +} + +/** + * @brief Set parameter common to several ADC: measurement path to + * internal channels (VrefInt, temperature sensor, ...). + * Add paths to the current configuration. + * @note One or several values can be selected. + * Example: (LL_ADC_PATH_INTERNAL_VREFINT | + * LL_ADC_PATH_INTERNAL_TEMPSENSOR) + * @note Stabilization time of measurement path to internal channel: + * After enabling internal paths, before starting ADC conversion, + * a delay is required for internal voltage reference and + * temperature sensor stabilization time. + * Refer to device datasheet. + * Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US. + * Refer to literals @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US, + * @ref LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US. + * @note ADC internal channel sampling time constraint: + * For ADC conversion of internal channels, + * a sampling time minimum value is required. + * Refer to device datasheet. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * All ADC instances of the ADC common group must be disabled. + * This check can be done with function @ref LL_ADC_IsEnabled() for each + * ADC instance or by using helper macro helper macro + * @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(). + * @rmtoll CCR VREFEN LL_ADC_SetCommonPathInternalChAdd\n + * CCR TSEN LL_ADC_SetCommonPathInternalChAdd\n + * CCR VBATEN LL_ADC_SetCommonPathInternalChAdd + * @param ADCxy_COMMON ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @param PathInternal This parameter can be a combination of the following values: + * @arg @ref LL_ADC_PATH_INTERNAL_NONE + * @arg @ref LL_ADC_PATH_INTERNAL_VREFINT + * @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR + * @arg @ref LL_ADC_PATH_INTERNAL_VBAT + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetCommonPathInternalChAdd(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal) +{ + SET_BIT(ADCxy_COMMON->CCR, PathInternal); +} + +/** + * @brief Set parameter common to several ADC: measurement path to + * internal channels (VrefInt, temperature sensor, ...). + * Remove paths to the current configuration. + * @note One or several values can be selected. + * Example: (LL_ADC_PATH_INTERNAL_VREFINT | + * LL_ADC_PATH_INTERNAL_TEMPSENSOR) + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * All ADC instances of the ADC common group must be disabled. + * This check can be done with function @ref LL_ADC_IsEnabled() for each + * ADC instance or by using helper macro helper macro + * @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(). + * @rmtoll CCR VREFEN LL_ADC_SetCommonPathInternalChRem\n + * CCR TSEN LL_ADC_SetCommonPathInternalChRem\n + * CCR VBATEN LL_ADC_SetCommonPathInternalChRem + * @param ADCxy_COMMON ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @param PathInternal This parameter can be a combination of the following values: + * @arg @ref LL_ADC_PATH_INTERNAL_NONE + * @arg @ref LL_ADC_PATH_INTERNAL_VREFINT + * @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR + * @arg @ref LL_ADC_PATH_INTERNAL_VBAT + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetCommonPathInternalChRem(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal) +{ + CLEAR_BIT(ADCxy_COMMON->CCR, PathInternal); +} + +/** + * @brief Get parameter common to several ADC: measurement path to internal + * channels (VrefInt, temperature sensor, ...). + * @note One or several values can be selected. + * Example: (LL_ADC_PATH_INTERNAL_VREFINT | + * LL_ADC_PATH_INTERNAL_TEMPSENSOR) + * @rmtoll CCR VREFEN LL_ADC_GetCommonPathInternalCh\n + * CCR TSEN LL_ADC_GetCommonPathInternalCh\n + * CCR VBATEN LL_ADC_GetCommonPathInternalCh + * @param ADCxy_COMMON ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @retval Returned value can be a combination of the following values: + * @arg @ref LL_ADC_PATH_INTERNAL_NONE + * @arg @ref LL_ADC_PATH_INTERNAL_VREFINT + * @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR + * @arg @ref LL_ADC_PATH_INTERNAL_VBAT + */ +__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON) +{ + return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN)); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_Configuration_ADC_Instance Configuration of ADC hierarchical scope: ADC instance + * @{ + */ + +/** + * @brief Set ADC instance clock source and prescaler. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled. + * @rmtoll CFGR2 CKMODE LL_ADC_SetClock + * @param ADCx ADC instance + * @param ClockSource This parameter can be one of the following values: + * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4 + * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2 + * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1 (2) + * @arg @ref LL_ADC_CLOCK_ASYNC (1) + * + * (1) Asynchronous clock prescaler can be configured using + * function @ref LL_ADC_SetCommonClock().\n + * (2) Caution: This parameter has some clock ratio constraints: + * This configuration must be enabled only if PCLK has a 50% + * duty clock cycle (APB prescaler configured inside the RCC + * must be bypassed and the system clock must by 50% duty + * cycle). + * Refer to reference manual. + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetClock(ADC_TypeDef *ADCx, uint32_t ClockSource) +{ + MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_CKMODE, ClockSource); +} + +/** + * @brief Get ADC instance clock source and prescaler. + * @rmtoll CFGR2 CKMODE LL_ADC_GetClock + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4 + * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2 + * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1 (2) + * @arg @ref LL_ADC_CLOCK_ASYNC (1) + * + * (1) Asynchronous clock prescaler can be retrieved using + * function @ref LL_ADC_GetCommonClock().\n + * (2) Caution: This parameter has some clock ratio constraints: + * This configuration must be enabled only if PCLK has a 50% + * duty clock cycle (APB prescaler configured inside the RCC + * must be bypassed and the system clock must by 50% duty + * cycle). + * Refer to reference manual. + */ +__STATIC_INLINE uint32_t LL_ADC_GetClock(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE)); +} + +/** + * @brief Set ADC calibration factor in the mode single-ended + * or differential (for devices with differential mode available). + * @note This function is intended to set calibration parameters + * without having to perform a new calibration using + * @ref LL_ADC_StartCalibration(). + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be enabled, without calibration on going, without conversion + * on going on group regular. + * @rmtoll CALFACT CALFACT LL_ADC_SetCalibrationFactor + * @param ADCx ADC instance + * @param CalibrationFactor Value between Min_Data=0x00 and Max_Data=0x7F + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetCalibrationFactor(ADC_TypeDef *ADCx, uint32_t CalibrationFactor) +{ + MODIFY_REG(ADCx->CALFACT, + ADC_CALFACT_CALFACT, + CalibrationFactor); +} + +/** + * @brief Get ADC calibration factor in the mode single-ended + * or differential (for devices with differential mode available). + * @note Calibration factors are set by hardware after performing + * a calibration run using function @ref LL_ADC_StartCalibration(). + * @rmtoll CALFACT CALFACT LL_ADC_GetCalibrationFactor + * @param ADCx ADC instance + * @retval Value between Min_Data=0x00 and Max_Data=0x7F + */ +__STATIC_INLINE uint32_t LL_ADC_GetCalibrationFactor(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT)); +} + +/** + * @brief Set ADC resolution. + * Refer to reference manual for alignments formats + * dependencies to ADC resolutions. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled. + * @rmtoll CFGR1 RES LL_ADC_SetResolution + * @param ADCx ADC instance + * @param Resolution This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution) +{ + MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RES, Resolution); +} + +/** + * @brief Get ADC resolution. + * Refer to reference manual for alignments formats + * dependencies to ADC resolutions. + * @rmtoll CFGR1 RES LL_ADC_GetResolution + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + */ +__STATIC_INLINE uint32_t LL_ADC_GetResolution(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_RES)); +} + +/** + * @brief Set ADC conversion data alignment. + * @note Refer to reference manual for alignments formats + * dependencies to ADC resolutions. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled. + * @rmtoll CFGR1 ALIGN LL_ADC_SetDataAlignment + * @param ADCx ADC instance + * @param DataAlignment This parameter can be one of the following values: + * @arg @ref LL_ADC_DATA_ALIGN_RIGHT + * @arg @ref LL_ADC_DATA_ALIGN_LEFT + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment) +{ + MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_ALIGN, DataAlignment); +} + +/** + * @brief Get ADC conversion data alignment. + * @note Refer to reference manual for alignments formats + * dependencies to ADC resolutions. + * @rmtoll CFGR1 ALIGN LL_ADC_GetDataAlignment + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_DATA_ALIGN_RIGHT + * @arg @ref LL_ADC_DATA_ALIGN_LEFT + */ +__STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_ALIGN)); +} + +/** + * @brief Set ADC low power mode. + * @note Description of ADC low power modes: + * - ADC low power mode "auto wait": Dynamic low power mode, + * ADC conversions occurrences are limited to the minimum necessary + * in order to reduce power consumption. + * New ADC conversion starts only when the previous + * unitary conversion data (for ADC group regular) + * has been retrieved by user software. + * In the meantime, ADC remains idle: does not performs any + * other conversion. + * This mode allows to automatically adapt the ADC conversions + * triggers to the speed of the software that reads the data. + * Moreover, this avoids risk of overrun for low frequency + * applications. + * How to use this low power mode: + * - It is not recommended to use with interruption or DMA + * since these modes have to clear immediately the EOC flag + * (by CPU to free the IRQ pending event or by DMA). + * Auto wait will work but fort a very short time, discarding + * its intended benefit (except specific case of high load of CPU + * or DMA transfers which can justify usage of auto wait). + * - Do use with polling: 1. Start conversion, + * 2. Later on, when conversion data is needed: poll for end of + * conversion to ensure that conversion is completed and + * retrieve ADC conversion data. This will trig another + * ADC conversion start. + * - ADC low power mode "auto power-off" (feature available on + * this device if parameter LL_ADC_LP_AUTOPOWEROFF is available): + * the ADC automatically powers-off after a conversion and + * automatically wakes up when a new conversion is triggered + * (with startup time between trigger and start of sampling). + * This feature can be combined with low power mode "auto wait". + * @note With ADC low power mode "auto wait", the ADC conversion data read + * is corresponding to previous ADC conversion start, independently + * of delay during which ADC was idle. + * Therefore, the ADC conversion data may be outdated: does not + * correspond to the current voltage level on the selected + * ADC channel. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled. + * @rmtoll CFGR1 WAIT LL_ADC_SetLowPowerMode\n + * CFGR1 AUTOFF LL_ADC_SetLowPowerMode + * @param ADCx ADC instance + * @param LowPowerMode This parameter can be one of the following values: + * @arg @ref LL_ADC_LP_MODE_NONE + * @arg @ref LL_ADC_LP_AUTOWAIT + * @arg @ref LL_ADC_LP_AUTOPOWEROFF + * @arg @ref LL_ADC_LP_AUTOWAIT_AUTOPOWEROFF + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetLowPowerMode(ADC_TypeDef *ADCx, uint32_t LowPowerMode) +{ + MODIFY_REG(ADCx->CFGR1, (ADC_CFGR1_WAIT | ADC_CFGR1_AUTOFF), LowPowerMode); +} + +/** + * @brief Get ADC low power mode: + * @note Description of ADC low power modes: + * - ADC low power mode "auto wait": Dynamic low power mode, + * ADC conversions occurrences are limited to the minimum necessary + * in order to reduce power consumption. + * New ADC conversion starts only when the previous + * unitary conversion data (for ADC group regular) + * has been retrieved by user software. + * In the meantime, ADC remains idle: does not performs any + * other conversion. + * This mode allows to automatically adapt the ADC conversions + * triggers to the speed of the software that reads the data. + * Moreover, this avoids risk of overrun for low frequency + * applications. + * How to use this low power mode: + * - It is not recommended to use with interruption or DMA + * since these modes have to clear immediately the EOC flag + * (by CPU to free the IRQ pending event or by DMA). + * Auto wait will work but fort a very short time, discarding + * its intended benefit (except specific case of high load of CPU + * or DMA transfers which can justify usage of auto wait). + * - Do use with polling: 1. Start conversion, + * 2. Later on, when conversion data is needed: poll for end of + * conversion to ensure that conversion is completed and + * retrieve ADC conversion data. This will trig another + * ADC conversion start. + * - ADC low power mode "auto power-off" (feature available on + * this device if parameter LL_ADC_LP_AUTOPOWEROFF is available): + * the ADC automatically powers-off after a conversion and + * automatically wakes up when a new conversion is triggered + * (with startup time between trigger and start of sampling). + * This feature can be combined with low power mode "auto wait". + * @note With ADC low power mode "auto wait", the ADC conversion data read + * is corresponding to previous ADC conversion start, independently + * of delay during which ADC was idle. + * Therefore, the ADC conversion data may be outdated: does not + * correspond to the current voltage level on the selected + * ADC channel. + * @rmtoll CFGR1 WAIT LL_ADC_GetLowPowerMode\n + * CFGR1 AUTOFF LL_ADC_GetLowPowerMode + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_LP_MODE_NONE + * @arg @ref LL_ADC_LP_AUTOWAIT + * @arg @ref LL_ADC_LP_AUTOPOWEROFF + * @arg @ref LL_ADC_LP_AUTOWAIT_AUTOPOWEROFF + */ +__STATIC_INLINE uint32_t LL_ADC_GetLowPowerMode(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR1, (ADC_CFGR1_WAIT | ADC_CFGR1_AUTOFF))); +} + +/** + * @brief Set ADC trigger frequency mode. + * @note ADC trigger frequency mode must be set to low frequency when + * a duration is exceeded before ADC conversion start trigger event + * (between ADC enable and ADC conversion start trigger event + * or between two ADC conversion start trigger event). + * Duration value: Refer to device datasheet, parameter "tIdle". + * @note When ADC trigger frequency mode is set to low frequency, + * some rearm cycles are inserted before performing ADC conversion + * start, inducing a delay of 2 ADC clock cycles. + * @note Usage of ADC trigger frequency mode with ADC low power mode: + * - Low power mode auto wait: Only the first ADC conversion + * start trigger inserts the rearm delay. + * - Low power mode auto power-off: ADC trigger frequency mode + * is discarded. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled. + * @rmtoll CFGR2 LFTRIG LL_ADC_SetTriggerFrequencyMode + * @param ADCx ADC instance + * @param TriggerFrequencyMode This parameter can be one of the following values: + * @arg @ref LL_ADC_TRIGGER_FREQ_HIGH + * @arg @ref LL_ADC_TRIGGER_FREQ_LOW + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetTriggerFrequencyMode(ADC_TypeDef *ADCx, uint32_t TriggerFrequencyMode) +{ + MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_LFTRIG, TriggerFrequencyMode); +} + +/** + * @brief Get ADC trigger frequency mode. + * @rmtoll CFGR2 LFTRIG LL_ADC_GetTriggerFrequencyMode + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_TRIGGER_FREQ_HIGH + * @arg @ref LL_ADC_TRIGGER_FREQ_LOW + */ +__STATIC_INLINE uint32_t LL_ADC_GetTriggerFrequencyMode(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_LFTRIG)); +} + +/** + * @brief Set sampling time common to a group of channels. + * @note Unit: ADC clock cycles. + * @note On this STM32 series, sampling time scope is on ADC instance: + * Sampling time common to all channels. + * (on some other STM32 families, sampling time is channel wise) + * @note In case of internal channel (VrefInt, TempSensor, ...) to be + * converted: + * sampling time constraints must be respected (sampling time can be + * adjusted in function of ADC clock frequency and sampling time + * setting). + * Refer to device datasheet for timings values (parameters TS_vrefint, + * TS_temp, ...). + * @note Conversion time is the addition of sampling time and processing time. + * On this STM32 series, ADC processing time is: + * - 12.5 ADC clock cycles at ADC resolution 12 bits + * - 10.5 ADC clock cycles at ADC resolution 10 bits + * - 8.5 ADC clock cycles at ADC resolution 8 bits + * - 6.5 ADC clock cycles at ADC resolution 6 bits + * @note In case of ADC conversion of internal channel (VrefInt, + * temperature sensor, ...), a sampling time minimum value + * is required. + * Refer to device datasheet. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @rmtoll SMPR SMP1 LL_ADC_SetSamplingTimeCommonChannels\n + * @rmtoll SMPR SMP2 LL_ADC_SetSamplingTimeCommonChannels + * @param ADCx ADC instance + * @param SamplingTimeY This parameter can be one of the following values: + * @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1 + * @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2 + * @param SamplingTime This parameter can be one of the following values: + * @arg @ref LL_ADC_SAMPLINGTIME_1CYCLE_5 + * @arg @ref LL_ADC_SAMPLINGTIME_3CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_7CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_19CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5 + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY, + uint32_t SamplingTime) +{ + MODIFY_REG(ADCx->SMPR, + ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK), + SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)); +} + +/** + * @brief Get sampling time common to a group of channels. + * @note Unit: ADC clock cycles. + * @note On this STM32 series, sampling time scope is on ADC instance: + * Sampling time common to all channels. + * (on some other STM32 families, sampling time is channel wise) + * @note Conversion time is the addition of sampling time and processing time. + * Refer to reference manual for ADC processing time of + * this STM32 series. + * @rmtoll SMPR SMP1 LL_ADC_GetSamplingTimeCommonChannels\n + * @rmtoll SMPR SMP2 LL_ADC_GetSamplingTimeCommonChannels + * @param ADCx ADC instance + * @param SamplingTimeY This parameter can be one of the following values: + * @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1 + * @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2 + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_SAMPLINGTIME_1CYCLE_5 + * @arg @ref LL_ADC_SAMPLINGTIME_3CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_7CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_19CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5 + */ +__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY) +{ + return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK))) + >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_Configuration_ADC_Group_Regular Configuration of ADC hierarchical scope: group regular + * @{ + */ + +/** + * @brief Set ADC group regular conversion trigger source: + * internal (SW start) or from external peripheral (timer event, + * external interrupt line). + * @note On this STM32 series, setting trigger source to external trigger + * also set trigger polarity to rising edge + * (default setting for compatibility with some ADC on other + * STM32 families having this setting set by HW default value). + * In case of need to modify trigger edge, use + * function @ref LL_ADC_REG_SetTriggerEdge(). + * @note On this STM32 series, ADC trigger frequency mode must be set + * in function of frequency of ADC group regular conversion trigger. + * Refer to description of function + * @ref LL_ADC_SetTriggerFrequencyMode(). + * @note Availability of parameters of trigger sources from timer + * depends on timers availability on the selected device. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled. + * @rmtoll CFGR1 EXTSEL LL_ADC_REG_SetTriggerSource\n + * CFGR1 EXTEN LL_ADC_REG_SetTriggerSource + * @param ADCx ADC instance + * @param TriggerSource This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_TRIG_SOFTWARE + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2 + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH4 + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO (1) + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO (1) + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO (1) + * @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11 + * + * (1) On STM32G0, parameter not available on all devices + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource) +{ + MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource); +} + +/** + * @brief Get ADC group regular conversion trigger source: + * internal (SW start) or from external peripheral (timer event, + * external interrupt line). + * @note To determine whether group regular trigger source is + * internal (SW start) or external, without detail + * of which peripheral is selected as external trigger, + * (equivalent to + * "if(LL_ADC_REG_GetTriggerSource(ADC1) == LL_ADC_REG_TRIG_SOFTWARE)") + * use function @ref LL_ADC_REG_IsTriggerSourceSWStart. + * @note Availability of parameters of trigger sources from timer + * depends on timers availability on the selected device. + * @rmtoll CFGR1 EXTSEL LL_ADC_REG_GetTriggerSource\n + * CFGR1 EXTEN LL_ADC_REG_GetTriggerSource + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_REG_TRIG_SOFTWARE + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2 + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH4 + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO (1) + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO (1) + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO (1) + * @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11 + * + * (1) On STM32G0, parameter not available on all devices + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(ADC_TypeDef *ADCx) +{ + __IO uint32_t trigger_source = READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTSEL | ADC_CFGR1_EXTEN); + + /* Value for shift of {0; 4; 8; 12} depending on value of bitfield */ + /* corresponding to ADC_CFGR1_EXTEN {0; 1; 2; 3}. */ + uint32_t shift_exten = ((trigger_source & ADC_CFGR1_EXTEN) >> (ADC_REG_TRIG_EXTEN_BITOFFSET_POS - 2UL)); + + /* Set bitfield corresponding to ADC_CFGR1_EXTEN and ADC_CFGR1_EXTSEL */ + /* to match with triggers literals definition. */ + return ((trigger_source + & (ADC_REG_TRIG_SOURCE_MASK >> shift_exten) & ADC_CFGR1_EXTSEL) + | ((ADC_REG_TRIG_EDGE_MASK >> shift_exten) & ADC_CFGR1_EXTEN) + ); +} + +/** + * @brief Get ADC group regular conversion trigger source internal (SW start) + * or external. + * @note In case of group regular trigger source set to external trigger, + * to determine which peripheral is selected as external trigger, + * use function @ref LL_ADC_REG_GetTriggerSource(). + * @rmtoll CFGR1 EXTEN LL_ADC_REG_IsTriggerSourceSWStart + * @param ADCx ADC instance + * @retval Value "0" if trigger source external trigger + * Value "1" if trigger source SW start. + */ +__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL); +} + +/** + * @brief Set ADC group regular conversion trigger polarity. + * @note Applicable only for trigger source set to external trigger. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled. + * @rmtoll CFGR1 EXTEN LL_ADC_REG_SetTriggerEdge + * @param ADCx ADC instance + * @param ExternalTriggerEdge This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_TRIG_EXT_RISING + * @arg @ref LL_ADC_REG_TRIG_EXT_FALLING + * @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge) +{ + MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN, ExternalTriggerEdge); +} + +/** + * @brief Get ADC group regular conversion trigger polarity. + * @note Applicable only for trigger source set to external trigger. + * @rmtoll CFGR1 EXTEN LL_ADC_REG_GetTriggerEdge + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_REG_TRIG_EXT_RISING + * @arg @ref LL_ADC_REG_TRIG_EXT_FALLING + * @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN)); +} + +/** + * @brief Set ADC group regular sequencer configuration flexibility. + * @note On this STM32 series, ADC group regular sequencer both modes + * "fully configurable" or "not fully configurable" are + * available: + * - sequencer configured to fully configurable: + * sequencer length and each rank + * affectation to a channel are configurable. + * Refer to description of function + * @ref LL_ADC_REG_SetSequencerLength(). + * - sequencer configured to not fully configurable: + * sequencer length and each rank affectation to a channel + * are fixed by channel HW number. + * Refer to description of function + * @ref LL_ADC_REG_SetSequencerChannels(). + * @note On this STM32 series, after modifying sequencer (functions + * @ref LL_ADC_REG_SetSequencerLength() + * @ref LL_ADC_REG_SetSequencerRanks(), ...) + * it is mandatory to wait for the assertion of CCRDY flag + * Otherwise, some actions may be ignored. + * Refer to description of @ref LL_ADC_IsActiveFlag_CCRDY + * for more details. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled. + * @rmtoll CFGR CHSELRMOD LL_ADC_REG_SetSequencerConfigurable + * @param ADCx ADC instance + * @param Configurability This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_SEQ_FIXED + * @arg @ref LL_ADC_REG_SEQ_CONFIGURABLE + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetSequencerConfigurable(ADC_TypeDef *ADCx, uint32_t Configurability) +{ + MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_CHSELRMOD, Configurability); +} + +/** + * @brief Get ADC group regular sequencer configuration flexibility. + * @note On this STM32 series, ADC group regular sequencer both modes + * "fully configurable" or "not fully configurable" are + * available: + * - sequencer configured to fully configurable: + * sequencer length and each rank + * affectation to a channel are configurable. + * Refer to description of function + * @ref LL_ADC_REG_SetSequencerLength(). + * - sequencer configured to not fully configurable: + * sequencer length and each rank affectation to a channel + * are fixed by channel HW number. + * Refer to description of function + * @ref LL_ADC_REG_SetSequencerChannels(). + * @rmtoll CFGR CHSELRMOD LL_ADC_REG_SetSequencerConfigurable + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_REG_SEQ_FIXED + * @arg @ref LL_ADC_REG_SEQ_CONFIGURABLE + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerConfigurable(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_CHSELRMOD)); +} + +/** + * @brief Set ADC group regular sequencer length and scan direction. + * @note Description of ADC group regular sequencer features: + * - For devices with sequencer fully configurable + * (function "LL_ADC_REG_SetSequencerRanks()" available): + * sequencer length and each rank affectation to a channel + * are configurable. + * This function performs configuration of: + * - Sequence length: Number of ranks in the scan sequence. + * - Sequence direction: Unless specified in parameters, sequencer + * scan direction is forward (from rank 1 to rank n). + * Sequencer ranks are selected using + * function "LL_ADC_REG_SetSequencerRanks()". + * - For devices with sequencer not fully configurable + * (function "LL_ADC_REG_SetSequencerChannels()" available): + * sequencer length and each rank affectation to a channel + * are defined by channel number. + * This function performs configuration of: + * - Sequence length: Number of ranks in the scan sequence is + * defined by number of channels set in the sequence, + * rank of each channel is fixed by channel HW number. + * (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...). + * - Sequence direction: Unless specified in parameters, sequencer + * scan direction is forward (from lowest channel number to + * highest channel number). + * Sequencer ranks are selected using + * function "LL_ADC_REG_SetSequencerChannels()". + * To set scan direction differently, refer to function + * @ref LL_ADC_REG_SetSequencerScanDirection(). + * @note On this STM32 series, ADC group regular sequencer both modes + * "fully configurable" or "not fully configurable" + * are available, they can be chosen using + * function @ref LL_ADC_REG_SetSequencerConfigurable(). + * @note On this STM32 series, after modifying sequencer (functions + * @ref LL_ADC_REG_SetSequencerLength() + * @ref LL_ADC_REG_SetSequencerRanks(), ...) + * it is mandatory to wait for the assertion of CCRDY flag + * using @ref LL_ADC_IsActiveFlag_CCRDY(). + * Otherwise, some actions may be ignored. + * Refer to description of @ref LL_ADC_IsActiveFlag_CCRDY + * for more details. + * @note Sequencer disabled is equivalent to sequencer of 1 rank: + * ADC conversion on only 1 channel. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @rmtoll CHSELR SQ1 LL_ADC_REG_SetSequencerLength\n + * CHSELR SQ2 LL_ADC_REG_SetSequencerLength\n + * CHSELR SQ3 LL_ADC_REG_SetSequencerLength\n + * CHSELR SQ4 LL_ADC_REG_SetSequencerLength\n + * CHSELR SQ5 LL_ADC_REG_SetSequencerLength\n + * CHSELR SQ6 LL_ADC_REG_SetSequencerLength\n + * CHSELR SQ7 LL_ADC_REG_SetSequencerLength\n + * CHSELR SQ8 LL_ADC_REG_SetSequencerLength + * @param ADCx ADC instance + * @param SequencerNbRanks This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks) +{ + SET_BIT(ADCx->CHSELR, SequencerNbRanks); +} + +/** + * @brief Get ADC group regular sequencer length and scan direction. + * @note Description of ADC group regular sequencer features: + * - For devices with sequencer fully configurable + * (function "LL_ADC_REG_SetSequencerRanks()" available): + * sequencer length and each rank affectation to a channel + * are configurable. + * This function retrieves: + * - Sequence length: Number of ranks in the scan sequence. + * - Sequence direction: Unless specified in parameters, sequencer + * scan direction is forward (from rank 1 to rank n). + * Sequencer ranks are selected using + * function "LL_ADC_REG_SetSequencerRanks()". + * - For devices with sequencer not fully configurable + * (function "LL_ADC_REG_SetSequencerChannels()" available): + * sequencer length and each rank affectation to a channel + * are defined by channel number. + * This function retrieves: + * - Sequence length: Number of ranks in the scan sequence is + * defined by number of channels set in the sequence, + * rank of each channel is fixed by channel HW number. + * (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...). + * - Sequence direction: Unless specified in parameters, sequencer + * scan direction is forward (from lowest channel number to + * highest channel number). + * Sequencer ranks are selected using + * function "LL_ADC_REG_SetSequencerChannels()". + * To set scan direction differently, refer to function + * @ref LL_ADC_REG_SetSequencerScanDirection(). + * @note On this STM32 series, ADC group regular sequencer both modes + * "fully configurable" or "not fully configurable" + * are available, they can be chosen using + * function @ref LL_ADC_REG_SetSequencerConfigurable(). + * @note Sequencer disabled is equivalent to sequencer of 1 rank: + * ADC conversion on only 1 channel. + * @rmtoll CHSELR SQ1 LL_ADC_REG_GetSequencerLength\n + * CHSELR SQ2 LL_ADC_REG_GetSequencerLength\n + * CHSELR SQ3 LL_ADC_REG_GetSequencerLength\n + * CHSELR SQ4 LL_ADC_REG_GetSequencerLength\n + * CHSELR SQ5 LL_ADC_REG_GetSequencerLength\n + * CHSELR SQ6 LL_ADC_REG_GetSequencerLength\n + * CHSELR SQ7 LL_ADC_REG_GetSequencerLength\n + * CHSELR SQ8 LL_ADC_REG_GetSequencerLength + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerLength(ADC_TypeDef *ADCx) +{ + __IO uint32_t channels_ranks = READ_BIT(ADCx->CHSELR, ADC_CHSELR_SQ_ALL); + uint32_t sequencer_length = LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS; + uint32_t rank_index; + uint32_t rank_shifted; + + /* Parse register for end of sequence identifier */ + /* Note: Value "0xF0UL" corresponds to bitfield of sequencer 2nd rank + (ADC_CHSELR_SQ2), value "4" to length of end of sequence + identifier (0xF) */ + for (rank_index = 0U; rank_index <= (28U - 4U); rank_index += 4U) + { + rank_shifted = (uint32_t)(0xF0UL << rank_index); + if ((channels_ranks & rank_shifted) == rank_shifted) + { + sequencer_length = rank_shifted; + break; + } + } + + return sequencer_length; +} + +/** + * @brief Set ADC group regular sequencer scan direction. + * @note On this STM32 series, parameter relevant only is sequencer is set + * to mode not fully configurable, + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). + * @note On some other STM32 series, this setting is not available and + * the default scan direction is forward. + * @note On this STM32 series, after modifying sequencer (functions + * @ref LL_ADC_REG_SetSequencerLength() + * @ref LL_ADC_REG_SetSequencerRanks(), ...) + * it is mandatory to wait for the assertion of CCRDY flag + * using @ref LL_ADC_IsActiveFlag_CCRDY(). + * Otherwise, some actions may be ignored. + * Refer to description of @ref LL_ADC_IsActiveFlag_CCRDY + * for more details. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled. + * @rmtoll CFGR1 SCANDIR LL_ADC_REG_SetSequencerScanDirection + * @param ADCx ADC instance + * @param ScanDirection This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_FORWARD + * @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetSequencerScanDirection(ADC_TypeDef *ADCx, uint32_t ScanDirection) +{ + MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_SCANDIR, ScanDirection); +} + +/** + * @brief Get ADC group regular sequencer scan direction. + * @note On this STM32 series, parameter relevant only is sequencer is set + * to mode not fully configurable, + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). + * @note On some other STM32 families, this setting is not available and + * the default scan direction is forward. + * @rmtoll CFGR1 SCANDIR LL_ADC_REG_GetSequencerScanDirection + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_FORWARD + * @arg @ref LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerScanDirection(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_SCANDIR)); +} + +/** + * @brief Set ADC group regular sequencer discontinuous mode: + * sequence subdivided and scan conversions interrupted every selected + * number of ranks. + * @note It is not possible to enable both ADC group regular + * continuous mode and sequencer discontinuous mode. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled. + * @rmtoll CFGR1 DISCEN LL_ADC_REG_SetSequencerDiscont\n + * @param ADCx ADC instance + * @param SeqDiscont This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE + * @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont) +{ + MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DISCEN, SeqDiscont); +} + +/** + * @brief Get ADC group regular sequencer discontinuous mode: + * sequence subdivided and scan conversions interrupted every selected + * number of ranks. + * @rmtoll CFGR1 DISCEN LL_ADC_REG_GetSequencerDiscont\n + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE + * @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DISCEN)); +} + +/** + * @brief Set ADC group regular sequence: channel on the selected + * scan sequence rank. + * @note This function performs configuration of: + * - Channels ordering into each rank of scan sequence: + * whatever channel can be placed into whatever rank. + * @note On this STM32 series, ADC group regular sequencer is + * fully configurable: sequencer length and each rank + * affectation to a channel are configurable. + * Refer to description of function @ref LL_ADC_REG_SetSequencerLength(). + * @note Depending on devices and packages, some channels may not be available. + * Refer to device datasheet for channels availability. + * @note On this STM32 series, to measure internal channels (VrefInt, + * TempSensor, ...), measurement paths to internal channels must be + * enabled separately. + * This can be done using function @ref LL_ADC_SetCommonPathInternalCh(). + * @note On this STM32 series, after modifying sequencer (functions + * @ref LL_ADC_REG_SetSequencerLength() + * @ref LL_ADC_REG_SetSequencerRanks(), ...) + * it is mandatory to wait for the assertion of CCRDY flag + * using @ref LL_ADC_IsActiveFlag_CCRDY(). + * Otherwise, some actions may be ignored. + * Refer to description of @ref LL_ADC_IsActiveFlag_CCRDY + * for more details. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @rmtoll CHSELR SQ1 LL_ADC_REG_SetSequencerRanks\n + * CHSELR SQ2 LL_ADC_REG_SetSequencerRanks\n + * CHSELR SQ3 LL_ADC_REG_SetSequencerRanks\n + * CHSELR SQ4 LL_ADC_REG_SetSequencerRanks\n + * CHSELR SQ5 LL_ADC_REG_SetSequencerRanks\n + * CHSELR SQ6 LL_ADC_REG_SetSequencerRanks\n + * CHSELR SQ7 LL_ADC_REG_SetSequencerRanks\n + * CHSELR SQ8 LL_ADC_REG_SetSequencerRanks + * @param ADCx ADC instance + * @param Rank This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_RANK_1 + * @arg @ref LL_ADC_REG_RANK_2 + * @arg @ref LL_ADC_REG_RANK_3 + * @arg @ref LL_ADC_REG_RANK_4 + * @arg @ref LL_ADC_REG_RANK_5 + * @arg @ref LL_ADC_REG_RANK_6 + * @arg @ref LL_ADC_REG_RANK_7 + * @arg @ref LL_ADC_REG_RANK_8 + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 + * @arg @ref LL_ADC_CHANNEL_2 + * @arg @ref LL_ADC_CHANNEL_3 + * @arg @ref LL_ADC_CHANNEL_4 + * @arg @ref LL_ADC_CHANNEL_5 + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 (1) + * @arg @ref LL_ADC_CHANNEL_16 (1) + * @arg @ref LL_ADC_CHANNEL_17 (1) + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (1) On STM32G0, parameter can be set in ADC group sequencer + * only if sequencer is set in mode "not fully configurable", + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel) +{ + /* Set bits with content of parameter "Channel" with bits position */ + /* in register depending on parameter "Rank". */ + /* Parameters "Rank" and "Channel" are used with masks because containing */ + /* other bits reserved for other purpose. */ + MODIFY_REG(ADCx->CHSELR, + ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK), + ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) + << (Rank & ADC_REG_RANK_ID_SQRX_MASK)); +} + +/** + * @brief Get ADC group regular sequence: channel on the selected + * scan sequence rank. + * @note On this STM32 series, ADC group regular sequencer is + * fully configurable: sequencer length and each rank + * affectation to a channel are configurable. + * Refer to description of function @ref LL_ADC_REG_SetSequencerLength(). + * @note Depending on devices and packages, some channels may not be available. + * Refer to device datasheet for channels availability. + * @note Usage of the returned channel number: + * - To reinject this channel into another function LL_ADC_xxx: + * the returned channel number is only partly formatted on definition + * of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared + * with parts of literals LL_ADC_CHANNEL_x or using + * helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB(). + * Then the selected literal LL_ADC_CHANNEL_x can be used + * as parameter for another function. + * - To get the channel number in decimal format: + * process the returned value with the helper macro + * @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB(). + * @rmtoll CHSELR SQ1 LL_ADC_REG_GetSequencerRanks\n + * CHSELR SQ2 LL_ADC_REG_GetSequencerRanks\n + * CHSELR SQ3 LL_ADC_REG_GetSequencerRanks\n + * CHSELR SQ4 LL_ADC_REG_GetSequencerRanks\n + * CHSELR SQ5 LL_ADC_REG_GetSequencerRanks\n + * CHSELR SQ6 LL_ADC_REG_GetSequencerRanks\n + * CHSELR SQ7 LL_ADC_REG_GetSequencerRanks\n + * CHSELR SQ8 LL_ADC_REG_GetSequencerRanks + * @param ADCx ADC instance + * @param Rank This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_RANK_1 + * @arg @ref LL_ADC_REG_RANK_2 + * @arg @ref LL_ADC_REG_RANK_3 + * @arg @ref LL_ADC_REG_RANK_4 + * @arg @ref LL_ADC_REG_RANK_5 + * @arg @ref LL_ADC_REG_RANK_6 + * @arg @ref LL_ADC_REG_RANK_7 + * @arg @ref LL_ADC_REG_RANK_8 + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 + * @arg @ref LL_ADC_CHANNEL_2 + * @arg @ref LL_ADC_CHANNEL_3 + * @arg @ref LL_ADC_CHANNEL_4 + * @arg @ref LL_ADC_CHANNEL_5 + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 (1) + * @arg @ref LL_ADC_CHANNEL_16 (1) + * @arg @ref LL_ADC_CHANNEL_17 (1) + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT (2) + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (2) + * @arg @ref LL_ADC_CHANNEL_VBAT (2) + * + * (1) On STM32G0, parameter can be set in ADC group sequencer + * only if sequencer is set in mode "not fully configurable", + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable().\n + * (2) For ADC channel read back from ADC register, + * comparison with internal channel parameter to be done + * using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(). + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank) +{ + return (uint32_t)((READ_BIT(ADCx->CHSELR, + ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK)) + >> (Rank & ADC_REG_RANK_ID_SQRX_MASK) + ) << (ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) + ); +} + +/** + * @brief Set ADC group regular sequence: channel on rank corresponding to + * channel number. + * @note This function performs: + * - Channels ordering into each rank of scan sequence: + * rank of each channel is fixed by channel HW number + * (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...). + * - Set channels selected by overwriting the current sequencer + * configuration. + * @note On this STM32 series, ADC group regular sequencer both modes + * "fully configurable" or "not fully configurable" + * are available, they can be chosen using + * function @ref LL_ADC_REG_SetSequencerConfigurable(). + * This function can be used with setting "not fully configurable". + * Refer to description of functions @ref LL_ADC_REG_SetSequencerConfigurable() + * and @ref LL_ADC_REG_SetSequencerLength(). + * @note On this STM32 series, after modifying sequencer (functions + * @ref LL_ADC_REG_SetSequencerLength() + * @ref LL_ADC_REG_SetSequencerRanks(), ...) + * it is mandatory to wait for the assertion of CCRDY flag + * using @ref LL_ADC_IsActiveFlag_CCRDY(). + * Otherwise, some actions may be ignored. + * Refer to description of @ref LL_ADC_IsActiveFlag_CCRDY + * for more details. + * @note Depending on devices and packages, some channels may not be available. + * Refer to device datasheet for channels availability. + * @note On this STM32 series, to measure internal channels (VrefInt, + * TempSensor, ...), measurement paths to internal channels must be + * enabled separately. + * This can be done using function @ref LL_ADC_SetCommonPathInternalCh(). + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @note One or several values can be selected. + * Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...) + * @rmtoll CHSELR CHSEL0 LL_ADC_REG_SetSequencerChannels\n + * CHSELR CHSEL1 LL_ADC_REG_SetSequencerChannels\n + * CHSELR CHSEL2 LL_ADC_REG_SetSequencerChannels\n + * CHSELR CHSEL3 LL_ADC_REG_SetSequencerChannels\n + * CHSELR CHSEL4 LL_ADC_REG_SetSequencerChannels\n + * CHSELR CHSEL5 LL_ADC_REG_SetSequencerChannels\n + * CHSELR CHSEL6 LL_ADC_REG_SetSequencerChannels\n + * CHSELR CHSEL7 LL_ADC_REG_SetSequencerChannels\n + * CHSELR CHSEL8 LL_ADC_REG_SetSequencerChannels\n + * CHSELR CHSEL9 LL_ADC_REG_SetSequencerChannels\n + * CHSELR CHSEL10 LL_ADC_REG_SetSequencerChannels\n + * CHSELR CHSEL11 LL_ADC_REG_SetSequencerChannels\n + * CHSELR CHSEL12 LL_ADC_REG_SetSequencerChannels\n + * CHSELR CHSEL13 LL_ADC_REG_SetSequencerChannels\n + * CHSELR CHSEL14 LL_ADC_REG_SetSequencerChannels\n + * CHSELR CHSEL15 LL_ADC_REG_SetSequencerChannels\n + * CHSELR CHSEL16 LL_ADC_REG_SetSequencerChannels\n + * CHSELR CHSEL17 LL_ADC_REG_SetSequencerChannels\n + * CHSELR CHSEL18 LL_ADC_REG_SetSequencerChannels + * @param ADCx ADC instance + * @param Channel This parameter can be a combination of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 + * @arg @ref LL_ADC_CHANNEL_2 + * @arg @ref LL_ADC_CHANNEL_3 + * @arg @ref LL_ADC_CHANNEL_4 + * @arg @ref LL_ADC_CHANNEL_5 + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 (1) + * @arg @ref LL_ADC_CHANNEL_16 (1) + * @arg @ref LL_ADC_CHANNEL_17 (1) + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (1) On STM32G0, parameter can be set in ADC group sequencer + * only if sequencer is set in mode "not fully configurable", + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetSequencerChannels(ADC_TypeDef *ADCx, uint32_t Channel) +{ + /* Parameter "Channel" is used with masks because containing */ + /* other bits reserved for other purpose. */ + WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK)); +} + +/** + * @brief Add channel to ADC group regular sequence: channel on rank corresponding to + * channel number. + * @note This function performs: + * - Channels ordering into each rank of scan sequence: + * rank of each channel is fixed by channel HW number + * (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...). + * - Set channels selected by adding them to the current sequencer + * configuration. + * @note On this STM32 series, ADC group regular sequencer both modes + * "fully configurable" or "not fully configurable" + * are available, they can be chosen using + * function @ref LL_ADC_REG_SetSequencerConfigurable(). + * This function can be used with setting "not fully configurable". + * Refer to description of functions @ref LL_ADC_REG_SetSequencerConfigurable() + * and @ref LL_ADC_REG_SetSequencerLength(). + * @note On this STM32 series, after modifying sequencer (functions + * @ref LL_ADC_REG_SetSequencerLength() + * @ref LL_ADC_REG_SetSequencerRanks(), ...) + * it is mandatory to wait for the assertion of CCRDY flag + * using @ref LL_ADC_IsActiveFlag_CCRDY(). + * Otherwise, some actions may be ignored. + * Refer to description of @ref LL_ADC_IsActiveFlag_CCRDY + * for more details. + * @note Depending on devices and packages, some channels may not be available. + * Refer to device datasheet for channels availability. + * @note On this STM32 series, to measure internal channels (VrefInt, + * TempSensor, ...), measurement paths to internal channels must be + * enabled separately. + * This can be done using function @ref LL_ADC_SetCommonPathInternalCh(). + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @note One or several values can be selected. + * Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...) + * @rmtoll CHSELR CHSEL0 LL_ADC_REG_SetSequencerChAdd\n + * CHSELR CHSEL1 LL_ADC_REG_SetSequencerChAdd\n + * CHSELR CHSEL2 LL_ADC_REG_SetSequencerChAdd\n + * CHSELR CHSEL3 LL_ADC_REG_SetSequencerChAdd\n + * CHSELR CHSEL4 LL_ADC_REG_SetSequencerChAdd\n + * CHSELR CHSEL5 LL_ADC_REG_SetSequencerChAdd\n + * CHSELR CHSEL6 LL_ADC_REG_SetSequencerChAdd\n + * CHSELR CHSEL7 LL_ADC_REG_SetSequencerChAdd\n + * CHSELR CHSEL8 LL_ADC_REG_SetSequencerChAdd\n + * CHSELR CHSEL9 LL_ADC_REG_SetSequencerChAdd\n + * CHSELR CHSEL10 LL_ADC_REG_SetSequencerChAdd\n + * CHSELR CHSEL11 LL_ADC_REG_SetSequencerChAdd\n + * CHSELR CHSEL12 LL_ADC_REG_SetSequencerChAdd\n + * CHSELR CHSEL13 LL_ADC_REG_SetSequencerChAdd\n + * CHSELR CHSEL14 LL_ADC_REG_SetSequencerChAdd\n + * CHSELR CHSEL15 LL_ADC_REG_SetSequencerChAdd\n + * CHSELR CHSEL16 LL_ADC_REG_SetSequencerChAdd\n + * CHSELR CHSEL17 LL_ADC_REG_SetSequencerChAdd\n + * CHSELR CHSEL18 LL_ADC_REG_SetSequencerChAdd + * @param ADCx ADC instance + * @param Channel This parameter can be a combination of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 + * @arg @ref LL_ADC_CHANNEL_2 + * @arg @ref LL_ADC_CHANNEL_3 + * @arg @ref LL_ADC_CHANNEL_4 + * @arg @ref LL_ADC_CHANNEL_5 + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 (1) + * @arg @ref LL_ADC_CHANNEL_16 (1) + * @arg @ref LL_ADC_CHANNEL_17 (1) + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (1) On STM32G0, parameter can be set in ADC group sequencer + * only if sequencer is set in mode "not fully configurable", + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel) +{ + /* Parameter "Channel" is used with masks because containing */ + /* other bits reserved for other purpose. */ + SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK)); +} + +/** + * @brief Remove channel to ADC group regular sequence: channel on rank corresponding to + * channel number. + * @note This function performs: + * - Channels ordering into each rank of scan sequence: + * rank of each channel is fixed by channel HW number + * (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...). + * - Set channels selected by removing them to the current sequencer + * configuration. + * @note On this STM32 series, ADC group regular sequencer both modes + * "fully configurable" or "not fully configurable" + * are available, they can be chosen using + * function @ref LL_ADC_REG_SetSequencerConfigurable(). + * This function can be used with setting "not fully configurable". + * Refer to description of functions @ref LL_ADC_REG_SetSequencerConfigurable() + * and @ref LL_ADC_REG_SetSequencerLength(). + * @note On this STM32 series, after modifying sequencer (functions + * @ref LL_ADC_REG_SetSequencerLength() + * @ref LL_ADC_REG_SetSequencerRanks(), ...) + * it is mandatory to wait for the assertion of CCRDY flag + * using @ref LL_ADC_IsActiveFlag_CCRDY(). + * Otherwise, some actions may be ignored. + * Refer to description of @ref LL_ADC_IsActiveFlag_CCRDY + * for more details. + * @note Depending on devices and packages, some channels may not be available. + * Refer to device datasheet for channels availability. + * @note On this STM32 series, to measure internal channels (VrefInt, + * TempSensor, ...), measurement paths to internal channels must be + * enabled separately. + * This can be done using function @ref LL_ADC_SetCommonPathInternalCh(). + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @note One or several values can be selected. + * Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...) + * @rmtoll CHSELR CHSEL0 LL_ADC_REG_SetSequencerChRem\n + * CHSELR CHSEL1 LL_ADC_REG_SetSequencerChRem\n + * CHSELR CHSEL2 LL_ADC_REG_SetSequencerChRem\n + * CHSELR CHSEL3 LL_ADC_REG_SetSequencerChRem\n + * CHSELR CHSEL4 LL_ADC_REG_SetSequencerChRem\n + * CHSELR CHSEL5 LL_ADC_REG_SetSequencerChRem\n + * CHSELR CHSEL6 LL_ADC_REG_SetSequencerChRem\n + * CHSELR CHSEL7 LL_ADC_REG_SetSequencerChRem\n + * CHSELR CHSEL8 LL_ADC_REG_SetSequencerChRem\n + * CHSELR CHSEL9 LL_ADC_REG_SetSequencerChRem\n + * CHSELR CHSEL10 LL_ADC_REG_SetSequencerChRem\n + * CHSELR CHSEL11 LL_ADC_REG_SetSequencerChRem\n + * CHSELR CHSEL12 LL_ADC_REG_SetSequencerChRem\n + * CHSELR CHSEL13 LL_ADC_REG_SetSequencerChRem\n + * CHSELR CHSEL14 LL_ADC_REG_SetSequencerChRem\n + * CHSELR CHSEL15 LL_ADC_REG_SetSequencerChRem\n + * CHSELR CHSEL16 LL_ADC_REG_SetSequencerChRem\n + * CHSELR CHSEL17 LL_ADC_REG_SetSequencerChRem\n + * CHSELR CHSEL18 LL_ADC_REG_SetSequencerChRem + * @param ADCx ADC instance + * @param Channel This parameter can be a combination of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 + * @arg @ref LL_ADC_CHANNEL_2 + * @arg @ref LL_ADC_CHANNEL_3 + * @arg @ref LL_ADC_CHANNEL_4 + * @arg @ref LL_ADC_CHANNEL_5 + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 (1) + * @arg @ref LL_ADC_CHANNEL_16 (1) + * @arg @ref LL_ADC_CHANNEL_17 (1) + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (1) On STM32G0, parameter can be set in ADC group sequencer + * only if sequencer is set in mode "not fully configurable", + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel) +{ + /* Parameter "Channel" is used with masks because containing */ + /* other bits reserved for other purpose. */ + CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK)); +} + +/** + * @brief Get ADC group regular sequence: channel on rank corresponding to + * channel number. + * @note This function performs: + * - Channels order reading into each rank of scan sequence: + * rank of each channel is fixed by channel HW number + * (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...). + * @note On this STM32 series, ADC group regular sequencer both modes + * "fully configurable" or "not fully configurable" + * are available, they can be chosen using + * function @ref LL_ADC_REG_SetSequencerConfigurable(). + * This function can be used with setting "not fully configurable". + * Refer to description of functions @ref LL_ADC_REG_SetSequencerConfigurable() + * and @ref LL_ADC_REG_SetSequencerLength(). + * @note Depending on devices and packages, some channels may not be available. + * Refer to device datasheet for channels availability. + * @note On this STM32 series, to measure internal channels (VrefInt, + * TempSensor, ...), measurement paths to internal channels must be + * enabled separately. + * This can be done using function @ref LL_ADC_SetCommonPathInternalCh(). + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @note One or several values can be retrieved. + * Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...) + * @rmtoll CHSELR CHSEL0 LL_ADC_REG_GetSequencerChannels\n + * CHSELR CHSEL1 LL_ADC_REG_GetSequencerChannels\n + * CHSELR CHSEL2 LL_ADC_REG_GetSequencerChannels\n + * CHSELR CHSEL3 LL_ADC_REG_GetSequencerChannels\n + * CHSELR CHSEL4 LL_ADC_REG_GetSequencerChannels\n + * CHSELR CHSEL5 LL_ADC_REG_GetSequencerChannels\n + * CHSELR CHSEL6 LL_ADC_REG_GetSequencerChannels\n + * CHSELR CHSEL7 LL_ADC_REG_GetSequencerChannels\n + * CHSELR CHSEL8 LL_ADC_REG_GetSequencerChannels\n + * CHSELR CHSEL9 LL_ADC_REG_GetSequencerChannels\n + * CHSELR CHSEL10 LL_ADC_REG_GetSequencerChannels\n + * CHSELR CHSEL11 LL_ADC_REG_GetSequencerChannels\n + * CHSELR CHSEL12 LL_ADC_REG_GetSequencerChannels\n + * CHSELR CHSEL13 LL_ADC_REG_GetSequencerChannels\n + * CHSELR CHSEL14 LL_ADC_REG_GetSequencerChannels\n + * CHSELR CHSEL15 LL_ADC_REG_GetSequencerChannels\n + * CHSELR CHSEL16 LL_ADC_REG_GetSequencerChannels\n + * CHSELR CHSEL17 LL_ADC_REG_GetSequencerChannels\n + * CHSELR CHSEL18 LL_ADC_REG_GetSequencerChannels + * @param ADCx ADC instance + * @retval Returned value can be a combination of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 + * @arg @ref LL_ADC_CHANNEL_2 + * @arg @ref LL_ADC_CHANNEL_3 + * @arg @ref LL_ADC_CHANNEL_4 + * @arg @ref LL_ADC_CHANNEL_5 + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 (1) + * @arg @ref LL_ADC_CHANNEL_16 (1) + * @arg @ref LL_ADC_CHANNEL_17 (1) + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (1) On STM32G0, parameter can be set in ADC group sequencer + * only if sequencer is set in mode "not fully configurable", + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerChannels(ADC_TypeDef *ADCx) +{ + uint32_t channels_bitfield = (uint32_t)READ_BIT(ADCx->CHSELR, ADC_CHSELR_CHSEL); + + return ((((channels_bitfield & ADC_CHSELR_CHSEL0) >> ADC_CHSELR_CHSEL0_BITOFFSET_POS) * LL_ADC_CHANNEL_0) + | (((channels_bitfield & ADC_CHSELR_CHSEL1) >> ADC_CHSELR_CHSEL1_BITOFFSET_POS) * LL_ADC_CHANNEL_1) + | (((channels_bitfield & ADC_CHSELR_CHSEL2) >> ADC_CHSELR_CHSEL2_BITOFFSET_POS) * LL_ADC_CHANNEL_2) + | (((channels_bitfield & ADC_CHSELR_CHSEL3) >> ADC_CHSELR_CHSEL3_BITOFFSET_POS) * LL_ADC_CHANNEL_3) + | (((channels_bitfield & ADC_CHSELR_CHSEL4) >> ADC_CHSELR_CHSEL4_BITOFFSET_POS) * LL_ADC_CHANNEL_4) + | (((channels_bitfield & ADC_CHSELR_CHSEL5) >> ADC_CHSELR_CHSEL5_BITOFFSET_POS) * LL_ADC_CHANNEL_5) + | (((channels_bitfield & ADC_CHSELR_CHSEL6) >> ADC_CHSELR_CHSEL6_BITOFFSET_POS) * LL_ADC_CHANNEL_6) + | (((channels_bitfield & ADC_CHSELR_CHSEL7) >> ADC_CHSELR_CHSEL7_BITOFFSET_POS) * LL_ADC_CHANNEL_7) + | (((channels_bitfield & ADC_CHSELR_CHSEL8) >> ADC_CHSELR_CHSEL8_BITOFFSET_POS) * LL_ADC_CHANNEL_8) + | (((channels_bitfield & ADC_CHSELR_CHSEL9) >> ADC_CHSELR_CHSEL9_BITOFFSET_POS) * LL_ADC_CHANNEL_9) + | (((channels_bitfield & ADC_CHSELR_CHSEL10) >> ADC_CHSELR_CHSEL10_BITOFFSET_POS) * LL_ADC_CHANNEL_10) + | (((channels_bitfield & ADC_CHSELR_CHSEL11) >> ADC_CHSELR_CHSEL11_BITOFFSET_POS) * LL_ADC_CHANNEL_11) + | (((channels_bitfield & ADC_CHSELR_CHSEL12) >> ADC_CHSELR_CHSEL12_BITOFFSET_POS) * LL_ADC_CHANNEL_12) + | (((channels_bitfield & ADC_CHSELR_CHSEL13) >> ADC_CHSELR_CHSEL13_BITOFFSET_POS) * LL_ADC_CHANNEL_13) + | (((channels_bitfield & ADC_CHSELR_CHSEL14) >> ADC_CHSELR_CHSEL14_BITOFFSET_POS) * LL_ADC_CHANNEL_14) + | (((channels_bitfield & ADC_CHSELR_CHSEL15) >> ADC_CHSELR_CHSEL15_BITOFFSET_POS) * LL_ADC_CHANNEL_15) + | (((channels_bitfield & ADC_CHSELR_CHSEL16) >> ADC_CHSELR_CHSEL16_BITOFFSET_POS) * LL_ADC_CHANNEL_16) + | (((channels_bitfield & ADC_CHSELR_CHSEL17) >> ADC_CHSELR_CHSEL17_BITOFFSET_POS) * LL_ADC_CHANNEL_17) +#if defined(ADC_CCR_VBATEN) + | (((channels_bitfield & ADC_CHSELR_CHSEL18) >> ADC_CHSELR_CHSEL18_BITOFFSET_POS) * LL_ADC_CHANNEL_18) +#endif /* ADC_CCR_VBATEN */ + ); +} + +/** + * @brief Set ADC continuous conversion mode on ADC group regular. + * @note Description of ADC continuous conversion mode: + * - single mode: one conversion per trigger + * - continuous mode: after the first trigger, following + * conversions launched successively automatically. + * @note It is not possible to enable both ADC group regular + * continuous mode and sequencer discontinuous mode. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled. + * @rmtoll CFGR1 CONT LL_ADC_REG_SetContinuousMode + * @param ADCx ADC instance + * @param Continuous This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_CONV_SINGLE + * @arg @ref LL_ADC_REG_CONV_CONTINUOUS + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous) +{ + MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_CONT, Continuous); +} + +/** + * @brief Get ADC continuous conversion mode on ADC group regular. + * @note Description of ADC continuous conversion mode: + * - single mode: one conversion per trigger + * - continuous mode: after the first trigger, following + * conversions launched successively automatically. + * @rmtoll CFGR1 CONT LL_ADC_REG_GetContinuousMode + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_REG_CONV_SINGLE + * @arg @ref LL_ADC_REG_CONV_CONTINUOUS + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_CONT)); +} + +/** + * @brief Set ADC group regular conversion data transfer: no transfer or + * transfer by DMA, and DMA requests mode. + * @note If transfer by DMA selected, specifies the DMA requests + * mode: + * - Limited mode (One shot mode): DMA transfer requests are stopped + * when number of DMA data transfers (number of + * ADC conversions) is reached. + * This ADC mode is intended to be used with DMA mode non-circular. + * - Unlimited mode: DMA transfer requests are unlimited, + * whatever number of DMA data transfers (number of + * ADC conversions). + * This ADC mode is intended to be used with DMA mode circular. + * @note If ADC DMA requests mode is set to unlimited and DMA is set to + * mode non-circular: + * when DMA transfers size will be reached, DMA will stop transfers of + * ADC conversions data ADC will raise an overrun error + * (overrun flag and interruption if enabled). + * @note To configure DMA source address (peripheral address), + * use function @ref LL_ADC_DMA_GetRegAddr(). + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled. + * @rmtoll CFGR1 DMAEN LL_ADC_REG_SetDMATransfer\n + * CFGR1 DMACFG LL_ADC_REG_SetDMATransfer + * @param ADCx ADC instance + * @param DMATransfer This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE + * @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED + * @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer) +{ + MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer); +} + +/** + * @brief Get ADC group regular conversion data transfer: no transfer or + * transfer by DMA, and DMA requests mode. + * @note If transfer by DMA selected, specifies the DMA requests + * mode: + * - Limited mode (One shot mode): DMA transfer requests are stopped + * when number of DMA data transfers (number of + * ADC conversions) is reached. + * This ADC mode is intended to be used with DMA mode non-circular. + * - Unlimited mode: DMA transfer requests are unlimited, + * whatever number of DMA data transfers (number of + * ADC conversions). + * This ADC mode is intended to be used with DMA mode circular. + * @note If ADC DMA requests mode is set to unlimited and DMA is set to + * mode non-circular: + * when DMA transfers size will be reached, DMA will stop transfers of + * ADC conversions data ADC will raise an overrun error + * (overrun flag and interruption if enabled). + * @note To configure DMA source address (peripheral address), + * use function @ref LL_ADC_DMA_GetRegAddr(). + * @rmtoll CFGR1 DMAEN LL_ADC_REG_GetDMATransfer\n + * CFGR1 DMACFG LL_ADC_REG_GetDMATransfer + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE + * @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED + * @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG)); +} + +/** + * @brief Set ADC group regular behavior in case of overrun: + * data preserved or overwritten. + * @note Compatibility with devices without feature overrun: + * other devices without this feature have a behavior + * equivalent to data overwritten. + * The default setting of overrun is data preserved. + * Therefore, for compatibility with all devices, parameter + * overrun should be set to data overwritten. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled. + * @rmtoll CFGR1 OVRMOD LL_ADC_REG_SetOverrun + * @param ADCx ADC instance + * @param Overrun This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED + * @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetOverrun(ADC_TypeDef *ADCx, uint32_t Overrun) +{ + MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_OVRMOD, Overrun); +} + +/** + * @brief Get ADC group regular behavior in case of overrun: + * data preserved or overwritten. + * @rmtoll CFGR1 OVRMOD LL_ADC_REG_GetOverrun + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED + * @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetOverrun(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_OVRMOD)); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_Configuration_Channels Configuration of ADC hierarchical scope: channels + * @{ + */ + +/** + * @brief Set sampling time of the selected ADC channel + * Unit: ADC clock cycles. + * @note On this device, sampling time is on channel scope: independently + * of channel mapped on ADC group regular or injected. + * @note In case of internal channel (VrefInt, TempSensor, ...) to be + * converted: + * sampling time constraints must be respected (sampling time can be + * adjusted in function of ADC clock frequency and sampling time + * setting). + * Refer to device datasheet for timings values (parameters TS_vrefint, + * TS_temp, ...). + * @note Conversion time is the addition of sampling time and processing time. + * Refer to reference manual for ADC processing time of + * this STM32 series. + * @note In case of ADC conversion of internal channel (VrefInt, + * temperature sensor, ...), a sampling time minimum value + * is required. + * Refer to device datasheet. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @rmtoll SMPR SMPSEL0 LL_ADC_SetChannelSamplingTime\n + * SMPR SMPSEL1 LL_ADC_SetChannelSamplingTime\n + * SMPR SMPSEL2 LL_ADC_SetChannelSamplingTime\n + * SMPR SMPSEL3 LL_ADC_SetChannelSamplingTime\n + * SMPR SMPSEL4 LL_ADC_SetChannelSamplingTime\n + * SMPR SMPSEL5 LL_ADC_SetChannelSamplingTime\n + * SMPR SMPSEL6 LL_ADC_SetChannelSamplingTime\n + * SMPR SMPSEL7 LL_ADC_SetChannelSamplingTime\n + * SMPR SMPSEL8 LL_ADC_SetChannelSamplingTime\n + * SMPR SMPSEL9 LL_ADC_SetChannelSamplingTime\n + * SMPR SMPSEL10 LL_ADC_SetChannelSamplingTime\n + * SMPR SMPSEL11 LL_ADC_SetChannelSamplingTime\n + * SMPR SMPSEL12 LL_ADC_SetChannelSamplingTime\n + * SMPR SMPSEL13 LL_ADC_SetChannelSamplingTime\n + * SMPR SMPSEL14 LL_ADC_SetChannelSamplingTime\n + * SMPR SMPSEL15 LL_ADC_SetChannelSamplingTime\n + * SMPR SMPSEL16 LL_ADC_SetChannelSamplingTime\n + * SMPR SMPSEL17 LL_ADC_SetChannelSamplingTime\n + * SMPR SMPSEL18 LL_ADC_SetChannelSamplingTime + * @param ADCx ADC instance + * @param Channel This parameter can be a combination of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 + * @arg @ref LL_ADC_CHANNEL_2 + * @arg @ref LL_ADC_CHANNEL_3 + * @arg @ref LL_ADC_CHANNEL_4 + * @arg @ref LL_ADC_CHANNEL_5 + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 (1) + * @arg @ref LL_ADC_CHANNEL_16 (1) + * @arg @ref LL_ADC_CHANNEL_17 (1) + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (1) On STM32G0, parameter can be set in ADC group sequencer + * only if sequencer is set in mode "not fully configurable", + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). + * @param SamplingTimeY This parameter can be one of the following values: + * @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1 + * @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2 + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY) +{ + /* Parameter "Channel" is used with masks because containing */ + /* other bits reserved for other purpose. */ + MODIFY_REG(ADCx->SMPR, + (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS), + (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK) + ); +} + +/** + * @brief Get sampling time of the selected ADC channel + * Unit: ADC clock cycles. + * @note On this device, sampling time is on channel scope: independently + * of channel mapped on ADC group regular or injected. + * @note Conversion time is the addition of sampling time and processing time. + * Refer to reference manual for ADC processing time of + * this STM32 series. + * @rmtoll SMPR SMPSEL0 LL_ADC_GetChannelSamplingTime\n + * SMPR SMPSEL1 LL_ADC_GetChannelSamplingTime\n + * SMPR SMPSEL2 LL_ADC_GetChannelSamplingTime\n + * SMPR SMPSEL3 LL_ADC_GetChannelSamplingTime\n + * SMPR SMPSEL4 LL_ADC_GetChannelSamplingTime\n + * SMPR SMPSEL5 LL_ADC_GetChannelSamplingTime\n + * SMPR SMPSEL6 LL_ADC_GetChannelSamplingTime\n + * SMPR SMPSEL7 LL_ADC_GetChannelSamplingTime\n + * SMPR SMPSEL8 LL_ADC_GetChannelSamplingTime\n + * SMPR SMPSEL9 LL_ADC_GetChannelSamplingTime\n + * SMPR SMPSEL10 LL_ADC_GetChannelSamplingTime\n + * SMPR SMPSEL11 LL_ADC_GetChannelSamplingTime\n + * SMPR SMPSEL12 LL_ADC_GetChannelSamplingTime\n + * SMPR SMPSEL13 LL_ADC_GetChannelSamplingTime\n + * SMPR SMPSEL14 LL_ADC_GetChannelSamplingTime\n + * SMPR SMPSEL15 LL_ADC_GetChannelSamplingTime\n + * SMPR SMPSEL16 LL_ADC_GetChannelSamplingTime\n + * SMPR SMPSEL17 LL_ADC_GetChannelSamplingTime\n + * SMPR SMPSEL18 LL_ADC_GetChannelSamplingTime + * @param ADCx ADC instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 + * @arg @ref LL_ADC_CHANNEL_2 + * @arg @ref LL_ADC_CHANNEL_3 + * @arg @ref LL_ADC_CHANNEL_4 + * @arg @ref LL_ADC_CHANNEL_5 + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 (1) + * @arg @ref LL_ADC_CHANNEL_16 (1) + * @arg @ref LL_ADC_CHANNEL_17 (1) + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (1) On STM32G0, parameter can be set in ADC group sequencer + * only if sequencer is set in mode "not fully configurable", + * refer to function @ref LL_ADC_REG_SetSequencerConfigurable(). + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1 + * @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2 + */ +__STATIC_INLINE uint32_t LL_ADC_GetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel) +{ + __IO uint32_t smpr = READ_REG(ADCx->SMPR); + + /* Retrieve sampling time bit corresponding to the selected channel */ + /* and shift it to position 0. */ + uint32_t smp_channel_posbit0 = ((smpr & ADC_SAMPLING_TIME_CH_MASK) + >> ((((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) + + ADC_SMPR_SMPSEL0_BITOFFSET_POS) + & 0x1FUL)); + + /* Select sampling time bitfield depending on sampling time bit value 0 or 1. */ + return ((~(smp_channel_posbit0) * LL_ADC_SAMPLINGTIME_COMMON_1) + | (smp_channel_posbit0 * LL_ADC_SAMPLINGTIME_COMMON_2)); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_Configuration_ADC_AnalogWatchdog Configuration of ADC transversal scope: analog watchdog + * @{ + */ + +/** + * @brief Set ADC analog watchdog monitored channels: + * a single channel, multiple channels or all channels, + * on ADC group regular. + * @note Once monitored channels are selected, analog watchdog + * is enabled. + * @note In case of need to define a single channel to monitor + * with analog watchdog from sequencer channel definition, + * use helper macro @ref __LL_ADC_ANALOGWD_CHANNEL_GROUP(). + * @note On this STM32 series, there are 2 kinds of analog watchdog + * instance: + * - AWD standard (instance AWD1): + * - channels monitored: can monitor 1 channel or all channels. + * - groups monitored: ADC group regular. + * - resolution: resolution is not limited (corresponds to + * ADC resolution configured). + * - AWD flexible (instances AWD2, AWD3): + * - channels monitored: flexible on channels monitored, selection is + * channel wise, from from 1 to all channels. + * Specificity of this analog watchdog: Multiple channels can + * be selected. For example: + * (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...) + * - groups monitored: not selection possible (monitoring on both + * groups regular and injected). + * Channels selected are monitored on groups regular and injected: + * LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters + * LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ) + * - resolution: resolution is not limited (corresponds to + * ADC resolution configured). + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled. + * @rmtoll CFGR1 AWD1CH LL_ADC_SetAnalogWDMonitChannels\n + * CFGR1 AWD1SGL LL_ADC_SetAnalogWDMonitChannels\n + * CFGR1 AWD1EN LL_ADC_SetAnalogWDMonitChannels\n + * AWD2CR AWD2CH LL_ADC_SetAnalogWDMonitChannels\n + * AWD3CR AWD3CH LL_ADC_SetAnalogWDMonitChannels + * @param ADCx ADC instance + * @param AWDy This parameter can be one of the following values: + * @arg @ref LL_ADC_AWD1 + * @arg @ref LL_ADC_AWD2 + * @arg @ref LL_ADC_AWD3 + * @param AWDChannelGroup This parameter can be one of the following values: + * @arg @ref LL_ADC_AWD_DISABLE + * @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG + * @arg @ref LL_ADC_AWD_CHANNEL_0_REG + * @arg @ref LL_ADC_AWD_CHANNEL_1_REG + * @arg @ref LL_ADC_AWD_CHANNEL_2_REG + * @arg @ref LL_ADC_AWD_CHANNEL_3_REG + * @arg @ref LL_ADC_AWD_CHANNEL_4_REG + * @arg @ref LL_ADC_AWD_CHANNEL_5_REG + * @arg @ref LL_ADC_AWD_CHANNEL_6_REG + * @arg @ref LL_ADC_AWD_CHANNEL_7_REG + * @arg @ref LL_ADC_AWD_CHANNEL_8_REG + * @arg @ref LL_ADC_AWD_CHANNEL_9_REG + * @arg @ref LL_ADC_AWD_CHANNEL_10_REG + * @arg @ref LL_ADC_AWD_CHANNEL_11_REG + * @arg @ref LL_ADC_AWD_CHANNEL_12_REG + * @arg @ref LL_ADC_AWD_CHANNEL_13_REG + * @arg @ref LL_ADC_AWD_CHANNEL_14_REG + * @arg @ref LL_ADC_AWD_CHANNEL_15_REG + * @arg @ref LL_ADC_AWD_CHANNEL_16_REG + * @arg @ref LL_ADC_AWD_CHANNEL_17_REG + * @arg @ref LL_ADC_AWD_CHANNEL_18_REG + * @arg @ref LL_ADC_AWD_CH_VREFINT_REG + * @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG + * @arg @ref LL_ADC_AWD_CH_VBAT_REG + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup) +{ + /* Set bits with content of parameter "AWDChannelGroup" with bits position */ + /* in register and register position depending on parameter "AWDy". */ + /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because */ + /* containing other bits reserved for other purpose. */ + __IO uint32_t *preg; + + if (AWDy == LL_ADC_AWD1) + { + preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR1, 0UL); + } + else + { + preg = __ADC_PTR_REG_OFFSET(ADCx->AWD2CR, + ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK)) >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL)); + } + + MODIFY_REG(*preg, + (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK), + AWDChannelGroup & AWDy); +} + +/** + * @brief Get ADC analog watchdog monitored channel. + * @note Usage of the returned channel number: + * - To reinject this channel into another function LL_ADC_xxx: + * the returned channel number is only partly formatted on definition + * of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared + * with parts of literals LL_ADC_CHANNEL_x or using + * helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB(). + * Then the selected literal LL_ADC_CHANNEL_x can be used + * as parameter for another function. + * - To get the channel number in decimal format: + * process the returned value with the helper macro + * @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB(). + * Applicable only when the analog watchdog is set to monitor + * one channel. + * @note On this STM32 series, there are 2 kinds of analog watchdog + * instance: + * - AWD standard (instance AWD1): + * - channels monitored: can monitor 1 channel or all channels. + * - groups monitored: ADC group regular. + * - resolution: resolution is not limited (corresponds to + * ADC resolution configured). + * - AWD flexible (instances AWD2, AWD3): + * - channels monitored: flexible on channels monitored, selection is + * channel wise, from from 1 to all channels. + * Specificity of this analog watchdog: Multiple channels can + * be selected. For example: + * (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...) + * - groups monitored: not selection possible (monitoring on both + * groups regular and injected). + * Channels selected are monitored on groups regular and injected: + * LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters + * LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ) + * - resolution: resolution is not limited (corresponds to + * ADC resolution configured). + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @rmtoll CFGR1 AWD1CH LL_ADC_GetAnalogWDMonitChannels\n + * CFGR1 AWD1SGL LL_ADC_GetAnalogWDMonitChannels\n + * CFGR1 AWD1EN LL_ADC_GetAnalogWDMonitChannels\n + * AWD2CR AWD2CH LL_ADC_GetAnalogWDMonitChannels\n + * AWD3CR AWD3CH LL_ADC_GetAnalogWDMonitChannels + * @param ADCx ADC instance + * @param AWDy This parameter can be one of the following values: + * @arg @ref LL_ADC_AWD1 + * @arg @ref LL_ADC_AWD2 (1) + * @arg @ref LL_ADC_AWD3 (1) + * + * (1) On this AWD number, monitored channel can be retrieved + * if only 1 channel is programmed (or none or all channels). + * This function cannot retrieve monitored channel if + * multiple channels are programmed simultaneously + * by bitfield. + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_AWD_DISABLE + * @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG + * @arg @ref LL_ADC_AWD_CHANNEL_0_REG + * @arg @ref LL_ADC_AWD_CHANNEL_1_REG + * @arg @ref LL_ADC_AWD_CHANNEL_2_REG + * @arg @ref LL_ADC_AWD_CHANNEL_3_REG + * @arg @ref LL_ADC_AWD_CHANNEL_4_REG + * @arg @ref LL_ADC_AWD_CHANNEL_5_REG + * @arg @ref LL_ADC_AWD_CHANNEL_6_REG + * @arg @ref LL_ADC_AWD_CHANNEL_7_REG + * @arg @ref LL_ADC_AWD_CHANNEL_8_REG + * @arg @ref LL_ADC_AWD_CHANNEL_9_REG + * @arg @ref LL_ADC_AWD_CHANNEL_10_REG + * @arg @ref LL_ADC_AWD_CHANNEL_11_REG + * @arg @ref LL_ADC_AWD_CHANNEL_12_REG + * @arg @ref LL_ADC_AWD_CHANNEL_13_REG + * @arg @ref LL_ADC_AWD_CHANNEL_14_REG + * @arg @ref LL_ADC_AWD_CHANNEL_15_REG + * @arg @ref LL_ADC_AWD_CHANNEL_16_REG + * @arg @ref LL_ADC_AWD_CHANNEL_17_REG + * @arg @ref LL_ADC_AWD_CHANNEL_18_REG + */ +__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy) +{ + __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR1, + ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS) + + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK) + * ADC_AWD_CR12_REGOFFSETGAP_VAL)); + + uint32_t analog_wd_monit_channels = (READ_BIT(*preg, AWDy) & AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK); + + /* If "analog_wd_monit_channels" == 0, then the selected AWD is disabled */ + /* (parameter value LL_ADC_AWD_DISABLE). */ + /* Else, the selected AWD is enabled and is monitoring a group of channels */ + /* or a single channel. */ + if (analog_wd_monit_channels != 0UL) + { + if (AWDy == LL_ADC_AWD1) + { + if ((analog_wd_monit_channels & ADC_CFGR1_AWD1SGL) == 0UL) + { + /* AWD monitoring a group of channels */ + analog_wd_monit_channels = ((analog_wd_monit_channels + | (ADC_AWD_CR23_CHANNEL_MASK) + ) + & (~(ADC_CFGR1_AWD1CH)) + ); + } + else + { + /* AWD monitoring a single channel */ + analog_wd_monit_channels = (analog_wd_monit_channels + | (ADC_AWD2CR_AWD2CH_0 << (analog_wd_monit_channels >> ADC_CFGR1_AWD1CH_Pos)) + ); + } + } + else + { + if ((analog_wd_monit_channels & ADC_AWD_CR23_CHANNEL_MASK) == ADC_AWD_CR23_CHANNEL_MASK) + { + /* AWD monitoring a group of channels */ + analog_wd_monit_channels = (ADC_AWD_CR23_CHANNEL_MASK + | (ADC_CFGR1_AWD1EN) + ); + } + else + { + /* AWD monitoring a single channel */ + /* AWD monitoring a group of channels */ + analog_wd_monit_channels = (analog_wd_monit_channels + | (ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL) + | (__LL_ADC_CHANNEL_TO_DECIMAL_NB(analog_wd_monit_channels) << ADC_CFGR1_AWD1CH_Pos) + ); + } + } + } + + return analog_wd_monit_channels; +} + +/** + * @brief Set ADC analog watchdog thresholds value of both thresholds + * high and low. + * @note If value of only one threshold high or low must be set, + * use function @ref LL_ADC_SetAnalogWDThresholds(). + * @note In case of ADC resolution different of 12 bits, + * analog watchdog thresholds data require a specific shift. + * Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(). + * @note On this STM32 series, there are 2 kinds of analog watchdog + * instance: + * - AWD standard (instance AWD1): + * - channels monitored: can monitor 1 channel or all channels. + * - groups monitored: ADC group regular. + * - resolution: resolution is not limited (corresponds to + * ADC resolution configured). + * - AWD flexible (instances AWD2, AWD3): + * - channels monitored: flexible on channels monitored, selection is + * channel wise, from from 1 to all channels. + * Specificity of this analog watchdog: Multiple channels can + * be selected. For example: + * (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...) + * - groups monitored: not selection possible (monitoring on both + * groups regular and injected). + * Channels selected are monitored on groups regular and injected: + * LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters + * LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ) + * - resolution: resolution is not limited (corresponds to + * ADC resolution configured). + * @note If ADC oversampling is enabled, ADC analog watchdog thresholds are + * impacted: the comparison of analog watchdog thresholds is done on + * oversampling final computation (after ratio and shift application): + * ADC data register bitfield [15:4] (12 most significant bits). + * Examples: + * - Oversampling ratio and shift selected to have ADC conversion data + * on 12 bits (ratio 16 and shift 4, or ratio 32 and shift 5, ...): + * ADC analog watchdog thresholds must be divided by 16. + * - Oversampling ratio and shift selected to have ADC conversion data + * on 14 bits (ratio 16 and shift 2, or ratio 32 and shift 3, ...): + * ADC analog watchdog thresholds must be divided by 4. + * - Oversampling ratio and shift selected to have ADC conversion data + * on 16 bits (ratio 16 and shift none, or ratio 32 and shift 1, ...): + * ADC analog watchdog thresholds match directly to ADC data register. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @rmtoll AWD1TR HT1 LL_ADC_ConfigAnalogWDThresholds\n + * AWD2TR HT2 LL_ADC_ConfigAnalogWDThresholds\n + * AWD3TR HT3 LL_ADC_ConfigAnalogWDThresholds\n + * AWD1TR LT1 LL_ADC_ConfigAnalogWDThresholds\n + * AWD2TR LT2 LL_ADC_ConfigAnalogWDThresholds\n + * AWD3TR LT3 LL_ADC_ConfigAnalogWDThresholds + * @param ADCx ADC instance + * @param AWDy This parameter can be one of the following values: + * @arg @ref LL_ADC_AWD1 + * @arg @ref LL_ADC_AWD2 + * @arg @ref LL_ADC_AWD3 + * @param AWDThresholdHighValue Value between Min_Data=0x000 and Max_Data=0xFFF + * @param AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF + * @retval None + */ +__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue, + uint32_t AWDThresholdLowValue) +{ + /* Set bits with content of parameter "AWDThresholdxxxValue" with bits */ + /* position in register and register position depending on parameter */ + /* "AWDy". */ + /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */ + /* containing other bits reserved for other purpose. */ + __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR, + (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK)) + >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS)) + + ((ADC_AWD_CR3_REGOFFSET & AWDy) + >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL)) + ); + + MODIFY_REG(*preg, + ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1, + (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue); +} + +/** + * @brief Set ADC analog watchdog threshold value of threshold + * high or low. + * @note If values of both thresholds high or low must be set, + * use function @ref LL_ADC_ConfigAnalogWDThresholds(). + * @note In case of ADC resolution different of 12 bits, + * analog watchdog thresholds data require a specific shift. + * Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(). + * @note On this STM32 series, there are 2 kinds of analog watchdog + * instance: + * - AWD standard (instance AWD1): + * - channels monitored: can monitor 1 channel or all channels. + * - groups monitored: ADC group regular. + * - resolution: resolution is not limited (corresponds to + * ADC resolution configured). + * - AWD flexible (instances AWD2, AWD3): + * - channels monitored: flexible on channels monitored, selection is + * channel wise, from from 1 to all channels. + * Specificity of this analog watchdog: Multiple channels can + * be selected. For example: + * (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...) + * - groups monitored: not selection possible (monitoring on both + * groups regular and injected). + * Channels selected are monitored on groups regular and injected: + * LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters + * LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ) + * - resolution: resolution is not limited (corresponds to + * ADC resolution configured). + * @note If ADC oversampling is enabled, ADC analog watchdog thresholds are + * impacted: the comparison of analog watchdog thresholds is done on + * oversampling final computation (after ratio and shift application): + * ADC data register bitfield [15:4] (12 most significant bits). + * Examples: + * - Oversampling ratio and shift selected to have ADC conversion data + * on 12 bits (ratio 16 and shift 4, or ratio 32 and shift 5, ...): + * ADC analog watchdog thresholds must be divided by 16. + * - Oversampling ratio and shift selected to have ADC conversion data + * on 14 bits (ratio 16 and shift 2, or ratio 32 and shift 3, ...): + * ADC analog watchdog thresholds must be divided by 4. + * - Oversampling ratio and shift selected to have ADC conversion data + * on 16 bits (ratio 16 and shift none, or ratio 32 and shift 1, ...): + * ADC analog watchdog thresholds match directly to ADC data register. + * @note On this STM32 series, setting of this feature is not conditioned to + * ADC state: + * ADC can be disabled, enabled with or without conversion on going + * on ADC group regular. + * @rmtoll AWD1TR HT1 LL_ADC_SetAnalogWDThresholds\n + * AWD2TR HT2 LL_ADC_SetAnalogWDThresholds\n + * AWD3TR HT3 LL_ADC_SetAnalogWDThresholds\n + * AWD1TR LT1 LL_ADC_SetAnalogWDThresholds\n + * AWD2TR LT2 LL_ADC_SetAnalogWDThresholds\n + * AWD3TR LT3 LL_ADC_SetAnalogWDThresholds + * @param ADCx ADC instance + * @param AWDy This parameter can be one of the following values: + * @arg @ref LL_ADC_AWD1 + * @arg @ref LL_ADC_AWD2 + * @arg @ref LL_ADC_AWD3 + * @param AWDThresholdsHighLow This parameter can be one of the following values: + * @arg @ref LL_ADC_AWD_THRESHOLD_HIGH + * @arg @ref LL_ADC_AWD_THRESHOLD_LOW + * @param AWDThresholdValue Value between Min_Data=0x000 and Max_Data=0xFFF + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdsHighLow, + uint32_t AWDThresholdValue) +{ + /* Set bits with content of parameter "AWDThresholdValue" with bits */ + /* position in register and register position depending on parameters */ + /* "AWDThresholdsHighLow" and "AWDy". */ + /* Parameters "AWDy" and "AWDThresholdValue" are used with masks because */ + /* containing other bits reserved for other purpose. */ + __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR, + (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK)) + >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS)) + + ((ADC_AWD_CR3_REGOFFSET & AWDy) + >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL))); + + MODIFY_REG(*preg, + AWDThresholdsHighLow, + AWDThresholdValue << ((AWDThresholdsHighLow & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_BIT_HIGH_SHIFT4)); +} + +/** + * @brief Get ADC analog watchdog threshold value of threshold high, + * threshold low or raw data with ADC thresholds high and low + * concatenated. + * @note If raw data with ADC thresholds high and low is retrieved, + * the data of each threshold high or low can be isolated + * using helper macro: + * @ref __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(). + * @note In case of ADC resolution different of 12 bits, + * analog watchdog thresholds data require a specific shift. + * Use helper macro @ref __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(). + * @rmtoll AWD1TR HT1 LL_ADC_GetAnalogWDThresholds\n + * AWD2TR HT2 LL_ADC_GetAnalogWDThresholds\n + * AWD3TR HT3 LL_ADC_GetAnalogWDThresholds\n + * AWD1TR LT1 LL_ADC_GetAnalogWDThresholds\n + * AWD2TR LT2 LL_ADC_GetAnalogWDThresholds\n + * AWD3TR LT3 LL_ADC_GetAnalogWDThresholds + * @param ADCx ADC instance + * @param AWDy This parameter can be one of the following values: + * @arg @ref LL_ADC_AWD1 + * @arg @ref LL_ADC_AWD2 + * @arg @ref LL_ADC_AWD3 + * @param AWDThresholdsHighLow This parameter can be one of the following values: + * @arg @ref LL_ADC_AWD_THRESHOLD_HIGH + * @arg @ref LL_ADC_AWD_THRESHOLD_LOW + * @arg @ref LL_ADC_AWD_THRESHOLDS_HIGH_LOW + * @retval Value between Min_Data=0x000 and Max_Data=0xFFF + */ +__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdsHighLow) +{ + /* Set bits with content of parameter "AWDThresholdValue" with bits */ + /* position in register and register position depending on parameters */ + /* "AWDThresholdsHighLow" and "AWDy". */ + /* Parameters "AWDy" and "AWDThresholdValue" are used with masks because */ + /* containing other bits reserved for other purpose. */ + const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR, + (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK)) + >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS)) + + ((ADC_AWD_CR3_REGOFFSET & AWDy) + >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL))); + + return (uint32_t)(READ_BIT(*preg, + (AWDThresholdsHighLow | ADC_AWD1TR_LT1)) + >> (((AWDThresholdsHighLow & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_BIT_HIGH_SHIFT4) + & ~(AWDThresholdsHighLow & ADC_AWD1TR_LT1))); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_Configuration_ADC_oversampling Configuration of ADC transversal scope: oversampling + * @{ + */ + +/** + * @brief Set ADC oversampling scope. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled. + * @rmtoll CFGR2 OVSE LL_ADC_SetOverSamplingScope + * @param ADCx ADC instance + * @param OvsScope This parameter can be one of the following values: + * @arg @ref LL_ADC_OVS_DISABLE + * @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope) +{ + MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_OVSE, OvsScope); +} + +/** + * @brief Get ADC oversampling scope. + * @rmtoll CFGR2 OVSE LL_ADC_GetOverSamplingScope + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_OVS_DISABLE + * @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED + */ +__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingScope(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSE)); +} + +/** + * @brief Set ADC oversampling discontinuous mode (triggered mode) + * on the selected ADC group. + * @note Number of oversampled conversions are done either in: + * - continuous mode (all conversions of oversampling ratio + * are done from 1 trigger) + * - discontinuous mode (each conversion of oversampling ratio + * needs a trigger) + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled. + * @rmtoll CFGR2 TOVS LL_ADC_SetOverSamplingDiscont + * @param ADCx ADC instance + * @param OverSamplingDiscont This parameter can be one of the following values: + * @arg @ref LL_ADC_OVS_REG_CONT + * @arg @ref LL_ADC_OVS_REG_DISCONT + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetOverSamplingDiscont(ADC_TypeDef *ADCx, uint32_t OverSamplingDiscont) +{ + MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_TOVS, OverSamplingDiscont); +} + +/** + * @brief Get ADC oversampling discontinuous mode (triggered mode) + * on the selected ADC group. + * @note Number of oversampled conversions are done either in: + * - continuous mode (all conversions of oversampling ratio + * are done from 1 trigger) + * - discontinuous mode (each conversion of oversampling ratio + * needs a trigger) + * @rmtoll CFGR2 TOVS LL_ADC_GetOverSamplingDiscont + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_OVS_REG_CONT + * @arg @ref LL_ADC_OVS_REG_DISCONT + */ +__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingDiscont(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_TOVS)); +} + +/** + * @brief Set ADC oversampling + * @note This function set the 2 items of oversampling configuration: + * - ratio + * - shift + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled. + * @rmtoll CFGR2 OVSS LL_ADC_ConfigOverSamplingRatioShift\n + * CFGR2 OVSR LL_ADC_ConfigOverSamplingRatioShift + * @param ADCx ADC instance + * @param Ratio This parameter can be one of the following values: + * @arg @ref LL_ADC_OVS_RATIO_2 + * @arg @ref LL_ADC_OVS_RATIO_4 + * @arg @ref LL_ADC_OVS_RATIO_8 + * @arg @ref LL_ADC_OVS_RATIO_16 + * @arg @ref LL_ADC_OVS_RATIO_32 + * @arg @ref LL_ADC_OVS_RATIO_64 + * @arg @ref LL_ADC_OVS_RATIO_128 + * @arg @ref LL_ADC_OVS_RATIO_256 + * @param Shift This parameter can be one of the following values: + * @arg @ref LL_ADC_OVS_SHIFT_NONE + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8 + * @retval None + */ +__STATIC_INLINE void LL_ADC_ConfigOverSamplingRatioShift(ADC_TypeDef *ADCx, uint32_t Ratio, uint32_t Shift) +{ + MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | Ratio)); +} + +/** + * @brief Get ADC oversampling ratio + * @rmtoll CFGR2 OVSR LL_ADC_GetOverSamplingRatio + * @param ADCx ADC instance + * @retval Ratio This parameter can be one of the following values: + * @arg @ref LL_ADC_OVS_RATIO_2 + * @arg @ref LL_ADC_OVS_RATIO_4 + * @arg @ref LL_ADC_OVS_RATIO_8 + * @arg @ref LL_ADC_OVS_RATIO_16 + * @arg @ref LL_ADC_OVS_RATIO_32 + * @arg @ref LL_ADC_OVS_RATIO_64 + * @arg @ref LL_ADC_OVS_RATIO_128 + * @arg @ref LL_ADC_OVS_RATIO_256 + */ +__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingRatio(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSR)); +} + +/** + * @brief Get ADC oversampling shift + * @rmtoll CFGR2 OVSS LL_ADC_GetOverSamplingShift + * @param ADCx ADC instance + * @retval Shift This parameter can be one of the following values: + * @arg @ref LL_ADC_OVS_SHIFT_NONE + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8 + */ +__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingShift(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSS)); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_Operation_ADC_Instance Operation on ADC hierarchical scope: ADC instance + * @{ + */ + +/** + * @brief Enable ADC instance internal voltage regulator. + * @note On this STM32 series, there are three possibilities to enable + * the voltage regulator: + * - by enabling it manually + * using function @ref LL_ADC_EnableInternalRegulator(). + * - by launching a calibration + * using function @ref LL_ADC_StartCalibration(). + * - by enabling the ADC + * using function @ref LL_ADC_Enable(). + * @note On this STM32 series, after ADC internal voltage regulator enable, + * a delay for ADC internal voltage regulator stabilization + * is required before performing a ADC calibration or ADC enable. + * Refer to device datasheet, parameter "tADCVREG_STUP". + * Refer to literal @ref LL_ADC_DELAY_INTERNAL_REGUL_STAB_US. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be ADC disabled. + * @rmtoll CR ADVREGEN LL_ADC_EnableInternalRegulator + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx) +{ + /* Note: Write register with some additional bits forced to state reset */ + /* instead of modifying only the selected bit for this function, */ + /* to not interfere with bits with HW property "rs". */ + MODIFY_REG(ADCx->CR, + ADC_CR_BITS_PROPERTY_RS, + ADC_CR_ADVREGEN); +} + +/** + * @brief Disable ADC internal voltage regulator. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be ADC disabled. + * @rmtoll CR ADVREGEN LL_ADC_DisableInternalRegulator + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS)); +} + +/** + * @brief Get the selected ADC instance internal voltage regulator state. + * @rmtoll CR ADVREGEN LL_ADC_IsInternalRegulatorEnabled + * @param ADCx ADC instance + * @retval 0: internal regulator is disabled, 1: internal regulator is enabled. + */ +__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable the selected ADC instance. + * @note On this STM32 series, after ADC enable, a delay for + * ADC internal analog stabilization is required before performing a + * ADC conversion start. + * Refer to device datasheet, parameter tSTAB. + * @note On this STM32 series, flag LL_ADC_FLAG_ADRDY is raised when the ADC + * is enabled and when conversion clock is active. + * (not only core clock: this ADC has a dual clock domain) + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be ADC disabled and ADC internal voltage regulator enabled. + * @rmtoll CR ADEN LL_ADC_Enable + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx) +{ + /* Note: Write register with some additional bits forced to state reset */ + /* instead of modifying only the selected bit for this function, */ + /* to not interfere with bits with HW property "rs". */ + MODIFY_REG(ADCx->CR, + ADC_CR_BITS_PROPERTY_RS, + ADC_CR_ADEN); +} + +/** + * @brief Disable the selected ADC instance. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be not disabled. Must be enabled without conversion on going + * on group regular. + * @rmtoll CR ADDIS LL_ADC_Disable + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx) +{ + /* Note: Write register with some additional bits forced to state reset */ + /* instead of modifying only the selected bit for this function, */ + /* to not interfere with bits with HW property "rs". */ + MODIFY_REG(ADCx->CR, + ADC_CR_BITS_PROPERTY_RS, + ADC_CR_ADDIS); +} + +/** + * @brief Get the selected ADC instance enable state. + * @note On this STM32 series, flag LL_ADC_FLAG_ADRDY is raised when the ADC + * is enabled and when conversion clock is active. + * (not only core clock: this ADC has a dual clock domain) + * @rmtoll CR ADEN LL_ADC_IsEnabled + * @param ADCx ADC instance + * @retval 0: ADC is disabled, 1: ADC is enabled. + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL); +} + +/** + * @brief Get the selected ADC instance disable state. + * @rmtoll CR ADDIS LL_ADC_IsDisableOngoing + * @param ADCx ADC instance + * @retval 0: no ADC disable command on going. + */ +__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL); +} + +/** + * @brief Start ADC calibration in the mode single-ended + * or differential (for devices with differential mode available). + * @note On this STM32 series, a minimum number of ADC clock cycles + * are required between ADC end of calibration and ADC enable. + * Refer to literal @ref LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES. + * @note In case of usage of ADC with DMA transfer: + * On this STM32 series, ADC DMA transfer request should be disabled + * during calibration: + * Calibration factor is available in data register + * and also transferred by DMA. + * To not insert ADC calibration factor among ADC conversion data + * in array variable, DMA transfer must be disabled during + * calibration. + * (DMA transfer setting backup and disable before calibration, + * DMA transfer setting restore after calibration. + * Refer to functions @ref LL_ADC_REG_GetDMATransfer(), + * @ref LL_ADC_REG_SetDMATransfer() ). + * @note In case of usage of feature auto power-off: + * This mode must be disabled during calibration + * Refer to function @ref LL_ADC_SetLowPowerMode(). + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be ADC disabled. + * @rmtoll CR ADCAL LL_ADC_StartCalibration + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx) +{ + /* Note: Write register with some additional bits forced to state reset */ + /* instead of modifying only the selected bit for this function, */ + /* to not interfere with bits with HW property "rs". */ + MODIFY_REG(ADCx->CR, + ADC_CR_BITS_PROPERTY_RS, + ADC_CR_ADCAL); +} + +/** + * @brief Get ADC calibration state. + * @rmtoll CR ADCAL LL_ADC_IsCalibrationOnGoing + * @param ADCx ADC instance + * @retval 0: calibration complete, 1: calibration in progress. + */ +__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_Operation_ADC_Group_Regular Operation on ADC hierarchical scope: group regular + * @{ + */ + +/** + * @brief Start ADC group regular conversion. + * @note On this STM32 series, this function is relevant for both + * internal trigger (SW start) and external trigger: + * - If ADC trigger has been set to software start, ADC conversion + * starts immediately. + * - If ADC trigger has been set to external trigger, ADC conversion + * will start at next trigger event (on the selected trigger edge) + * following the ADC start conversion command. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be enabled without conversion on going on group regular, + * without conversion stop command on going on group regular, + * without ADC disable command on going. + * @rmtoll CR ADSTART LL_ADC_REG_StartConversion + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx) +{ + /* Note: Write register with some additional bits forced to state reset */ + /* instead of modifying only the selected bit for this function, */ + /* to not interfere with bits with HW property "rs". */ + MODIFY_REG(ADCx->CR, + ADC_CR_BITS_PROPERTY_RS, + ADC_CR_ADSTART); +} + +/** + * @brief Stop ADC group regular conversion. + * @note On this STM32 series, setting of this feature is conditioned to + * ADC state: + * ADC must be enabled with conversion on going on group regular, + * without ADC disable command on going. + * @rmtoll CR ADSTP LL_ADC_REG_StopConversion + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx) +{ + /* Note: Write register with some additional bits forced to state reset */ + /* instead of modifying only the selected bit for this function, */ + /* to not interfere with bits with HW property "rs". */ + MODIFY_REG(ADCx->CR, + ADC_CR_BITS_PROPERTY_RS, + ADC_CR_ADSTP); +} + +/** + * @brief Get ADC group regular conversion state. + * @rmtoll CR ADSTART LL_ADC_REG_IsConversionOngoing + * @param ADCx ADC instance + * @retval 0: no conversion is on going on ADC group regular. + */ +__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL); +} + +/** + * @brief Get ADC group regular command of conversion stop state + * @rmtoll CR ADSTP LL_ADC_REG_IsStopConversionOngoing + * @param ADCx ADC instance + * @retval 0: no command of conversion stop is on going on ADC group regular. + */ +__STATIC_INLINE uint32_t LL_ADC_REG_IsStopConversionOngoing(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP)) ? 1UL : 0UL); +} + +/** + * @brief Get ADC group regular conversion data, range fit for + * all ADC configurations: all ADC resolutions and + * all oversampling increased data width (for devices + * with feature oversampling). + * @rmtoll DR DATA LL_ADC_REG_ReadConversionData32 + * @param ADCx ADC instance + * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->DR, ADC_DR_DATA)); +} + +/** + * @brief Get ADC group regular conversion data, range fit for + * ADC resolution 12 bits. + * @note For devices with feature oversampling: Oversampling + * can increase data width, function for extended range + * may be needed: @ref LL_ADC_REG_ReadConversionData32. + * @rmtoll DR DATA LL_ADC_REG_ReadConversionData12 + * @param ADCx ADC instance + * @retval Value between Min_Data=0x000 and Max_Data=0xFFF + */ +__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx) +{ + return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA)); +} + +/** + * @brief Get ADC group regular conversion data, range fit for + * ADC resolution 10 bits. + * @note For devices with feature oversampling: Oversampling + * can increase data width, function for extended range + * may be needed: @ref LL_ADC_REG_ReadConversionData32. + * @rmtoll DR DATA LL_ADC_REG_ReadConversionData10 + * @param ADCx ADC instance + * @retval Value between Min_Data=0x000 and Max_Data=0x3FF + */ +__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(ADC_TypeDef *ADCx) +{ + return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA)); +} + +/** + * @brief Get ADC group regular conversion data, range fit for + * ADC resolution 8 bits. + * @note For devices with feature oversampling: Oversampling + * can increase data width, function for extended range + * may be needed: @ref LL_ADC_REG_ReadConversionData32. + * @rmtoll DR DATA LL_ADC_REG_ReadConversionData8 + * @param ADCx ADC instance + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(ADC_TypeDef *ADCx) +{ + return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_DATA)); +} + +/** + * @brief Get ADC group regular conversion data, range fit for + * ADC resolution 6 bits. + * @note For devices with feature oversampling: Oversampling + * can increase data width, function for extended range + * may be needed: @ref LL_ADC_REG_ReadConversionData32. + * @rmtoll DR DATA LL_ADC_REG_ReadConversionData6 + * @param ADCx ADC instance + * @retval Value between Min_Data=0x00 and Max_Data=0x3F + */ +__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(ADC_TypeDef *ADCx) +{ + return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_DATA)); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_FLAG_Management ADC flag management + * @{ + */ + +/** + * @brief Get flag ADC ready. + * @note On this STM32 series, flag LL_ADC_FLAG_ADRDY is raised when the ADC + * is enabled and when conversion clock is active. + * (not only core clock: this ADC has a dual clock domain) + * @rmtoll ISR ADRDY LL_ADC_IsActiveFlag_ADRDY + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC channel configuration ready. + * @note On this STM32 series, after modifying sequencer + * it is mandatory to wait for the assertion of CCRDY flag + * using @ref LL_ADC_IsActiveFlag_CCRDY(). + * Otherwise, performing some actions (configuration update, + * ADC conversion start, ... ) will be ignored. + * Functions requiring wait for CCRDY flag are: + * @ref LL_ADC_REG_SetSequencerLength() + * @ref LL_ADC_REG_SetSequencerRanks() + * @ref LL_ADC_REG_SetSequencerChannels() + * @ref LL_ADC_REG_SetSequencerChAdd() + * @ref LL_ADC_REG_SetSequencerChRem() + * @ref LL_ADC_REG_SetSequencerScanDirection() + * @ref LL_ADC_REG_SetSequencerConfigurable() + * @note Duration of ADC channel configuration ready: CCRDY handshake + * requires 1APB + 2 ADC + 3 APB cycles after the channel configuration + * has been changed. + * @rmtoll ISR CCRDY LL_ADC_IsActiveFlag_CCRDY + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_CCRDY(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_CCRDY) == (LL_ADC_FLAG_CCRDY)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC group regular end of unitary conversion. + * @rmtoll ISR EOC LL_ADC_IsActiveFlag_EOC + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC group regular end of sequence conversions. + * @rmtoll ISR EOS LL_ADC_IsActiveFlag_EOS + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOS(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC group regular overrun. + * @rmtoll ISR OVR LL_ADC_IsActiveFlag_OVR + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_OVR(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC group regular end of sampling phase. + * @rmtoll ISR EOSMP LL_ADC_IsActiveFlag_EOSMP + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOSMP(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOSMP) == (LL_ADC_FLAG_EOSMP)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC analog watchdog 1 flag + * @rmtoll ISR AWD1 LL_ADC_IsActiveFlag_AWD1 + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD1(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC analog watchdog 2. + * @rmtoll ISR AWD2 LL_ADC_IsActiveFlag_AWD2 + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD2(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD2) == (LL_ADC_FLAG_AWD2)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC analog watchdog 3. + * @rmtoll ISR AWD3 LL_ADC_IsActiveFlag_AWD3 + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD3(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD3) == (LL_ADC_FLAG_AWD3)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC end of calibration. + * @rmtoll ISR EOCAL LL_ADC_IsActiveFlag_EOCAL + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOCAL(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOCAL) == (LL_ADC_FLAG_EOCAL)) ? 1UL : 0UL); +} + +/** + * @brief Clear flag ADC ready. + * @note On this STM32 series, flag LL_ADC_FLAG_ADRDY is raised when the ADC + * is enabled and when conversion clock is active. + * (not only core clock: this ADC has a dual clock domain) + * @rmtoll ISR ADRDY LL_ADC_ClearFlag_ADRDY + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_ADRDY(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_ADRDY); +} + +/** + * @brief Clear flag ADC channel configuration ready. + * @rmtoll ISR CCRDY LL_ADC_ClearFlag_CCRDY + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE void LL_ADC_ClearFlag_CCRDY(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_CCRDY); +} + +/** + * @brief Clear flag ADC group regular end of unitary conversion. + * @rmtoll ISR EOC LL_ADC_ClearFlag_EOC + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC); +} + +/** + * @brief Clear flag ADC group regular end of sequence conversions. + * @rmtoll ISR EOS LL_ADC_ClearFlag_EOS + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS); +} + +/** + * @brief Clear flag ADC group regular overrun. + * @rmtoll ISR OVR LL_ADC_ClearFlag_OVR + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_OVR(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_OVR); +} + +/** + * @brief Clear flag ADC group regular end of sampling phase. + * @rmtoll ISR EOSMP LL_ADC_ClearFlag_EOSMP + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_EOSMP(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOSMP); +} + +/** + * @brief Clear flag ADC analog watchdog 1. + * @rmtoll ISR AWD1 LL_ADC_ClearFlag_AWD1 + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1); +} + +/** + * @brief Clear flag ADC analog watchdog 2. + * @rmtoll ISR AWD2 LL_ADC_ClearFlag_AWD2 + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2); +} + +/** + * @brief Clear flag ADC analog watchdog 3. + * @rmtoll ISR AWD3 LL_ADC_ClearFlag_AWD3 + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3); +} + +/** + * @brief Clear flag ADC end of calibration. + * @rmtoll ISR EOCAL LL_ADC_ClearFlag_EOCAL + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_EOCAL(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOCAL); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_IT_Management ADC IT management + * @{ + */ + +/** + * @brief Enable ADC ready. + * @rmtoll IER ADRDYIE LL_ADC_EnableIT_ADRDY + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_ADRDY(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_ADRDY); +} + +/** + * @brief Enable interruption ADC channel configuration ready. + * @rmtoll IER CCRDYIE LL_ADC_EnableIT_CCRDY + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE void LL_ADC_EnableIT_CCRDY(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_FLAG_CCRDY); +} + +/** + * @brief Enable interruption ADC group regular end of unitary conversion. + * @rmtoll IER EOCIE LL_ADC_EnableIT_EOC + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_EOC(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_EOC); +} + +/** + * @brief Enable interruption ADC group regular end of sequence conversions. + * @rmtoll IER EOSIE LL_ADC_EnableIT_EOS + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_EOS(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_EOS); +} + +/** + * @brief Enable ADC group regular interruption overrun. + * @rmtoll IER OVRIE LL_ADC_EnableIT_OVR + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_OVR(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_OVR); +} + +/** + * @brief Enable interruption ADC group regular end of sampling. + * @rmtoll IER EOSMPIE LL_ADC_EnableIT_EOSMP + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_EOSMP(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_EOSMP); +} + +/** + * @brief Enable interruption ADC analog watchdog 1. + * @rmtoll IER AWD1IE LL_ADC_EnableIT_AWD1 + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_AWD1); +} + +/** + * @brief Enable interruption ADC analog watchdog 2. + * @rmtoll IER AWD2IE LL_ADC_EnableIT_AWD2 + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_AWD2); +} + +/** + * @brief Enable interruption ADC analog watchdog 3. + * @rmtoll IER AWD3IE LL_ADC_EnableIT_AWD3 + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_AWD3); +} + +/** + * @brief Enable interruption ADC end of calibration. + * @rmtoll IER EOCALIE LL_ADC_EnableIT_EOCAL + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_EOCAL(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_EOCAL); +} + +/** + * @brief Disable interruption ADC ready. + * @rmtoll IER ADRDYIE LL_ADC_DisableIT_ADRDY + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_ADRDY(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_ADRDY); +} + +/** + * @brief Disable interruption ADC channel configuration ready. + * @rmtoll IER CCRDYIE LL_ADC_DisableIT_CCRDY + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE void LL_ADC_DisableIT_CCRDY(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_FLAG_CCRDY); +} + +/** + * @brief Disable interruption ADC group regular end of unitary conversion. + * @rmtoll IER EOCIE LL_ADC_DisableIT_EOC + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC); +} + +/** + * @brief Disable interruption ADC group regular end of sequence conversions. + * @rmtoll IER EOSIE LL_ADC_DisableIT_EOS + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS); +} + +/** + * @brief Disable interruption ADC group regular overrun. + * @rmtoll IER OVRIE LL_ADC_DisableIT_OVR + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_OVR(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_OVR); +} + +/** + * @brief Disable interruption ADC group regular end of sampling. + * @rmtoll IER EOSMPIE LL_ADC_DisableIT_EOSMP + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_EOSMP(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOSMP); +} + +/** + * @brief Disable interruption ADC analog watchdog 1. + * @rmtoll IER AWD1IE LL_ADC_DisableIT_AWD1 + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1); +} + +/** + * @brief Disable interruption ADC analog watchdog 2. + * @rmtoll IER AWD2IE LL_ADC_DisableIT_AWD2 + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2); +} + +/** + * @brief Disable interruption ADC analog watchdog 3. + * @rmtoll IER AWD3IE LL_ADC_DisableIT_AWD3 + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3); +} + +/** + * @brief Disable interruption ADC end of calibration. + * @rmtoll IER EOCALIE LL_ADC_DisableIT_EOCAL + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_EOCAL(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOCAL); +} + +/** + * @brief Get state of interruption ADC ready + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER ADRDYIE LL_ADC_IsEnabledIT_ADRDY + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_ADRDY(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_ADRDY) == (LL_ADC_IT_ADRDY)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption ADC channel configuration ready. + * @rmtoll IER CCRDYIE LL_ADC_IsEnabledIT_CCRDY + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_CCRDY(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_FLAG_CCRDY) == (LL_ADC_FLAG_CCRDY)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption ADC group regular end of unitary conversion + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER EOCIE LL_ADC_IsEnabledIT_EOC + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOC(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_EOC) == (LL_ADC_IT_EOC)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption ADC group regular end of sequence conversions + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER EOSIE LL_ADC_IsEnabledIT_EOS + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOS(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_EOS) == (LL_ADC_IT_EOS)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption ADC group regular overrun + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER OVRIE LL_ADC_IsEnabledIT_OVR + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_OVR(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_OVR) == (LL_ADC_IT_OVR)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption ADC group regular end of sampling + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER EOSMPIE LL_ADC_IsEnabledIT_EOSMP + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOSMP(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_EOSMP) == (LL_ADC_IT_EOSMP)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption ADC analog watchdog 1 + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER AWD1IE LL_ADC_IsEnabledIT_AWD1 + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD1(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_AWD1) == (LL_ADC_IT_AWD1)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption Get ADC analog watchdog 2 + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER AWD2IE LL_ADC_IsEnabledIT_AWD2 + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD2(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_AWD2) == (LL_ADC_IT_AWD2)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption Get ADC analog watchdog 3 + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER AWD3IE LL_ADC_IsEnabledIT_AWD3 + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD3(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_AWD3) == (LL_ADC_IT_AWD3)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption ADC end of calibration + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER EOCALIE LL_ADC_IsEnabledIT_EOCAL + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOCAL(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_EOCAL) == (LL_ADC_IT_EOCAL)) ? 1UL : 0UL); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup ADC_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +/* Initialization of some features of ADC common parameters and multimode */ +ErrorStatus LL_ADC_CommonDeInit(ADC_Common_TypeDef *ADCxy_COMMON); +ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *pADC_CommonInitStruct); +void LL_ADC_CommonStructInit(LL_ADC_CommonInitTypeDef *pADC_CommonInitStruct); + +/* De-initialization of ADC instance */ +ErrorStatus LL_ADC_DeInit(ADC_TypeDef *ADCx); + +/* Initialization of some features of ADC instance */ +ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *pADC_InitStruct); +void LL_ADC_StructInit(LL_ADC_InitTypeDef *pADC_InitStruct); + +/* Initialization of some features of ADC instance and ADC group regular */ +ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *pADC_RegInitStruct); +void LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *pADC_RegInitStruct); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* ADC1 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_ADC_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_bus.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_bus.h new file mode 100644 index 0000000..4309003 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_bus.h @@ -0,0 +1,1306 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_bus.h + * @author MCD Application Team + * @brief Header file of BUS LL module. + + @verbatim + ##### RCC Limitations ##### + ============================================================================== + [..] + A delay between an RCC peripheral clock enable and the effective peripheral + enabling should be taken into account in order to manage the peripheral read/write + from/to registers. + (+) This delay depends on the peripheral mapping. + (++) AHB & APB peripherals, 1 dummy read is necessary + + [..] + Workarounds: + (#) For AHB & APB peripherals, a dummy read to the peripheral register has been + inserted in each LL_{BUS}_GRP{x}_EnableClock() function. + + @endverbatim + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_BUS_H +#define STM32G0xx_LL_BUS_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined(RCC) + +/** @defgroup BUS_LL BUS + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup BUS_LL_Exported_Constants BUS Exported Constants + * @{ + */ + +/** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH AHB1 GRP1 PERIPH + * @{ + */ +#define LL_AHB1_GRP1_PERIPH_ALL 0xFFFFFFFFU +#define LL_AHB1_GRP1_PERIPH_DMA1 RCC_AHBENR_DMA1EN +#if defined(DMA2) +#define LL_AHB1_GRP1_PERIPH_DMA2 RCC_AHBENR_DMA2EN +#endif /* DMA2 */ +#define LL_AHB1_GRP1_PERIPH_FLASH RCC_AHBENR_FLASHEN +#define LL_AHB1_GRP1_PERIPH_SRAM RCC_AHBSMENR_SRAMSMEN +#if defined(CRC) +#define LL_AHB1_GRP1_PERIPH_CRC RCC_AHBENR_CRCEN +#endif /* CRC */ +#if defined(AES) +#define LL_AHB1_GRP1_PERIPH_CRYP RCC_AHBENR_AESEN +#endif /* AES */ +#if defined(RNG) +#define LL_AHB1_GRP1_PERIPH_RNG RCC_AHBENR_RNGEN +#endif /* RNG */ +/** + * @} + */ + + +/** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH APB1 GRP1 PERIPH + * @{ + */ +#define LL_APB1_GRP1_PERIPH_ALL 0xFFFFFFFFU +#if defined(TIM2) +#define LL_APB1_GRP1_PERIPH_TIM2 RCC_APBENR1_TIM2EN +#endif /* TIM2 */ +#if defined(TIM3) +#define LL_APB1_GRP1_PERIPH_TIM3 RCC_APBENR1_TIM3EN +#endif /* TIM3 */ +#if defined(TIM4) +#define LL_APB1_GRP1_PERIPH_TIM4 RCC_APBENR1_TIM4EN +#endif /* TIM4 */ +#if defined(TIM6) +#define LL_APB1_GRP1_PERIPH_TIM6 RCC_APBENR1_TIM6EN +#endif /* TIM6 */ +#if defined(TIM7) +#define LL_APB1_GRP1_PERIPH_TIM7 RCC_APBENR1_TIM7EN +#endif /* TIM7 */ +#if defined(LPUART2) +#define LL_APB1_GRP1_PERIPH_LPUART2 RCC_APBENR1_LPUART2EN +#endif /* LPUART2 */ +#if defined(USART5) +#define LL_APB1_GRP1_PERIPH_USART5 RCC_APBENR1_USART5EN +#endif /* USART5 */ +#if defined(USART6) +#define LL_APB1_GRP1_PERIPH_USART6 RCC_APBENR1_USART6EN +#endif /* USART6 */ +#define LL_APB1_GRP1_PERIPH_RTC RCC_APBENR1_RTCAPBEN +#define LL_APB1_GRP1_PERIPH_WWDG RCC_APBENR1_WWDGEN +#if defined(FDCAN1) || defined(FDCAN2) +#define LL_APB1_GRP1_PERIPH_FDCAN RCC_APBENR1_FDCANEN +#endif /* FDCAN1 */ +#if defined(USB_DRD_FS) +#define LL_APB1_GRP1_PERIPH_USB RCC_APBENR1_USBEN +#endif /* USB_DRD_FS */ +#define LL_APB1_GRP1_PERIPH_SPI2 RCC_APBENR1_SPI2EN +#if defined(SPI3) +#define LL_APB1_GRP1_PERIPH_SPI3 RCC_APBENR1_SPI3EN +#endif /* SPI3 */ +#if defined(CRS) +#define LL_APB1_GRP1_PERIPH_CRS RCC_APBENR1_CRSEN +#endif /* CRS */ +#define LL_APB1_GRP1_PERIPH_USART2 RCC_APBENR1_USART2EN +#if defined(USART3) +#define LL_APB1_GRP1_PERIPH_USART3 RCC_APBENR1_USART3EN +#endif /* USART3 */ +#if defined(USART4) +#define LL_APB1_GRP1_PERIPH_USART4 RCC_APBENR1_USART4EN +#endif /* USART4 */ +#if defined(LPUART1) +#define LL_APB1_GRP1_PERIPH_LPUART1 RCC_APBENR1_LPUART1EN +#endif /* LPUART1 */ +#define LL_APB1_GRP1_PERIPH_I2C1 RCC_APBENR1_I2C1EN +#define LL_APB1_GRP1_PERIPH_I2C2 RCC_APBENR1_I2C2EN +#if defined(I2C3) +#define LL_APB1_GRP1_PERIPH_I2C3 RCC_APBENR1_I2C3EN +#endif /* I2C3 */ +#if defined(CEC) +#define LL_APB1_GRP1_PERIPH_CEC RCC_APBENR1_CECEN +#endif /* CEC */ +#if defined(UCPD1) +#define LL_APB1_GRP1_PERIPH_UCPD1 RCC_APBENR1_UCPD1EN +#endif /* UCPD1 */ +#if defined(UCPD2) +#define LL_APB1_GRP1_PERIPH_UCPD2 RCC_APBENR1_UCPD2EN +#endif /* UCPD2 */ +#define LL_APB1_GRP1_PERIPH_DBGMCU RCC_APBENR1_DBGEN +#define LL_APB1_GRP1_PERIPH_PWR RCC_APBENR1_PWREN +#if defined(DAC1) +#define LL_APB1_GRP1_PERIPH_DAC1 RCC_APBENR1_DAC1EN +#endif /* DAC1 */ +#if defined(LPTIM2) +#define LL_APB1_GRP1_PERIPH_LPTIM2 RCC_APBENR1_LPTIM2EN +#endif /* LPTIM2 */ +#if defined(LPTIM1) +#define LL_APB1_GRP1_PERIPH_LPTIM1 RCC_APBENR1_LPTIM1EN +#endif /* LPTIM1 */ +/** + * @} + */ + +/** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH APB2 GRP1 PERIPH + * @{ + */ +#define LL_APB2_GRP1_PERIPH_ALL 0xFFFFFFFFU +#define LL_APB2_GRP1_PERIPH_SYSCFG RCC_APBENR2_SYSCFGEN +#define LL_APB2_GRP1_PERIPH_TIM1 RCC_APBENR2_TIM1EN +#define LL_APB2_GRP1_PERIPH_SPI1 RCC_APBENR2_SPI1EN +#define LL_APB2_GRP1_PERIPH_USART1 RCC_APBENR2_USART1EN +#if defined(TIM14) +#define LL_APB2_GRP1_PERIPH_TIM14 RCC_APBENR2_TIM14EN +#endif /* TIM14 */ +#if defined(TIM15) +#define LL_APB2_GRP1_PERIPH_TIM15 RCC_APBENR2_TIM15EN +#endif /* TIM15 */ +#if defined(TIM16) +#define LL_APB2_GRP1_PERIPH_TIM16 RCC_APBENR2_TIM16EN +#endif /* TIM16 */ +#if defined(TIM17) +#define LL_APB2_GRP1_PERIPH_TIM17 RCC_APBENR2_TIM17EN +#endif /* TIM17 */ +#if defined(ADC) +#define LL_APB2_GRP1_PERIPH_ADC RCC_APBENR2_ADCEN +#endif /* ADC */ +/** + * @} + */ + +/** @defgroup BUS_LL_EC_IOP_GRP1_PERIPH IOP GRP1 PERIPH + * @{ + */ +#define LL_IOP_GRP1_PERIPH_ALL 0xFFFFFFFFU +#define LL_IOP_GRP1_PERIPH_GPIOA RCC_IOPENR_GPIOAEN +#define LL_IOP_GRP1_PERIPH_GPIOB RCC_IOPENR_GPIOBEN +#define LL_IOP_GRP1_PERIPH_GPIOC RCC_IOPENR_GPIOCEN +#define LL_IOP_GRP1_PERIPH_GPIOD RCC_IOPENR_GPIODEN +#if defined(GPIOE) +#define LL_IOP_GRP1_PERIPH_GPIOE RCC_IOPENR_GPIOEEN +#endif /* GPIOE */ +#if defined(GPIOF) +#define LL_IOP_GRP1_PERIPH_GPIOF RCC_IOPENR_GPIOFEN +#endif /* GPIOF */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @defgroup BUS_LL_Exported_Functions BUS Exported Functions + * @{ + */ + +/** @defgroup BUS_LL_EF_AHB1 AHB1 + * @{ + */ + +/** + * @brief Enable AHB1 peripherals clock. + * @rmtoll AHBENR DMA1EN LL_AHB1_GRP1_EnableClock\n + * AHBENR FLASHEN LL_AHB1_GRP1_EnableClock\n + * AHBENR CRCEN LL_AHB1_GRP1_EnableClock\n + * AHBENR AESEN LL_AHB1_GRP1_EnableClock\n + * AHBENR RNGEN LL_AHB1_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*) + * @note (*) RNG & CRYP Peripherals available only on STM32G081xx + * @retval None + */ +__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHBENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHBENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if AHB1 peripheral clock is enabled or not + * @rmtoll AHBENR DMA1EN LL_AHB1_GRP1_IsEnabledClock\n + * AHBENR FLASHEN LL_AHB1_GRP1_IsEnabledClock\n + * AHBENR CRCEN LL_AHB1_GRP1_IsEnabledClock\n + * AHBENR AESEN LL_AHB1_GRP1_IsEnabledClock\n + * AHBENR RNGEN LL_AHB1_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*) + * @note (*) RNG & CRYP Peripherals available only on STM32G081xx + * @retval State of Periphs (1 or 0). + */ +__STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->AHBENR, Periphs) == Periphs) ? 1UL : 0UL); +} + +/** + * @brief Disable AHB1 peripherals clock. + * @rmtoll AHBENR DMA1EN LL_AHB1_GRP1_DisableClock\n + * AHBENR FLASHEN LL_AHB1_GRP1_DisableClock\n + * AHBENR CRCEN LL_AHB1_GRP1_DisableClock\n + * AHBENR AESEN LL_AHB1_GRP1_DisableClock\n + * AHBENR RNGEN LL_AHB1_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*) + * @note (*) RNG & CRYP Peripherals available only on STM32G081xx + * @retval None + */ +__STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHBENR, Periphs); +} + +/** + * @brief Force AHB1 peripherals reset. + * @rmtoll AHBRSTR DMA1RST LL_AHB1_GRP1_ForceReset\n + * AHBRSTR FLASHRST LL_AHB1_GRP1_ForceReset\n + * AHBRSTR CRCRST LL_AHB1_GRP1_ForceReset\n + * AHBRSTR AESRST LL_AHB1_GRP1_ForceReset\n + * AHBRSTR RNGRST LL_AHB1_GRP1_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_ALL + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*) + * @note (*) RNG & CRYP Peripherals available only on STM32G081xx + * @retval None + */ +__STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->AHBRSTR, Periphs); +} + +/** + * @brief Release AHB1 peripherals reset. + * @rmtoll AHBRSTR DMA1RST LL_AHB1_GRP1_ReleaseReset\n + * AHBRSTR FLASHRST LL_AHB1_GRP1_ReleaseReset\n + * AHBRSTR CRCRST LL_AHB1_GRP1_ReleaseReset\n + * AHBRSTR AESRST LL_AHB1_GRP1_ReleaseReset\n + * AHBRSTR RNGRST LL_AHB1_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_ALL + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*) + * @note (*) RNG & CRYP Peripherals available only on STM32G081xx + * @retval None + */ +__STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHBRSTR, Periphs); +} + +/** + * @brief Enable AHB1 peripheral clocks in Sleep and Stop modes + * @rmtoll AHBSMENR DMA1SMEN LL_AHB1_GRP1_EnableClockStopSleep\n + * AHBSMENR FLASHSMEN LL_AHB1_GRP1_EnableClockStopSleep\n + * AHBSMENR SRAMSMEN LL_AHB1_GRP1_EnableClockStopSleep\n + * AHBSMENR CRCSMEN LL_AHB1_GRP1_EnableClockStopSleep\n + * AHBSMENR AESSMEN LL_AHB1_GRP1_EnableClockStopSleep\n + * AHBSMENR RNGSMEN LL_AHB1_GRP1_EnableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB1_GRP1_PERIPH_SRAM + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*) + * @note (*) RNG & CRYP Peripherals available only on STM32G081xx + * @retval None + */ +__STATIC_INLINE void LL_AHB1_GRP1_EnableClockStopSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHBSMENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHBSMENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable AHB1 peripheral clocks in Sleep and Stop modes + * @rmtoll AHBSMENR DMA1SMEN LL_AHB1_GRP1_DisableClockStopSleep\n + * AHBSMENR FLASHSMEN LL_AHB1_GRP1_DisableClockStopSleep\n + * AHBSMENR SRAMSMEN LL_AHB1_GRP1_DisableClockStopSleep\n + * AHBSMENR CRCSMEN LL_AHB1_GRP1_DisableClockStopSleep\n + * AHBSMENR AESSMEN LL_AHB1_GRP1_DisableClockStopSleep\n + * AHBSMENR RNGSMEN LL_AHB1_GRP1_DisableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_FLASH + * @arg @ref LL_AHB1_GRP1_PERIPH_SRAM + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*) + * @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*) + * @note (*) RNG & CRYP Peripherals available only on STM32G081xx + * @retval None + */ +__STATIC_INLINE void LL_AHB1_GRP1_DisableClockStopSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHBSMENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_APB1 APB1 + * @{ + */ + +/** + * @brief Enable APB1 peripherals clock. + * @rmtoll APBENR1 TIM2EN LL_APB1_GRP1_EnableClock\n + * APBENR1 TIM3EN LL_APB1_GRP1_EnableClock\n + * APBENR1 TIM4EN LL_APB1_GRP1_EnableClock\n + * APBENR1 TIM6EN LL_APB1_GRP1_EnableClock\n + * APBENR1 TIM7EN LL_APB1_GRP1_EnableClock\n + * APBENR1 RTCAPBEN LL_APB1_GRP1_EnableClock\n + * APBENR1 WWDGEN LL_APB1_GRP1_EnableClock\n + * APBENR1 SPI2EN LL_APB1_GRP1_EnableClock\n + * APBENR1 SPI3EN LL_APB1_GRP1_EnableClock\n + * APBENR1 USART2EN LL_APB1_GRP1_EnableClock\n + * APBENR1 USART3EN LL_APB1_GRP1_EnableClock\n + * APBENR1 USART4EN LL_APB1_GRP1_EnableClock\n + * APBENR1 USART5EN LL_APB1_GRP1_EnableClock\n + * APBENR1 USART6EN LL_APB1_GRP1_EnableClock\n + * APBENR1 LPUART1EN LL_APB1_GRP1_EnableClock\n + * APBENR1 LPUART2EN LL_APB1_GRP1_EnableClock\n + * APBENR1 I2C1EN LL_APB1_GRP1_EnableClock\n + * APBENR1 I2C2EN LL_APB1_GRP1_EnableClock\n + * APBENR1 I2C3EN LL_APB1_GRP1_EnableClock\n + * APBENR1 CECEN LL_APB1_GRP1_EnableClock\n + * APBENR1 UCPD1EN LL_APB1_GRP1_EnableClock\n + * APBENR1 UCPD2EN LL_APB1_GRP1_EnableClock\n + * APBENR1 USBEN LL_APB1_GRP1_EnableClock\n + * APBENR1 FDCANEN LL_APB1_GRP1_EnableClock\n + * APBENR1 DBGEN LL_APB1_GRP1_EnableClock\n + * APBENR1 PWREN LL_APB1_GRP1_EnableClock\n + * APBENR1 DAC1EN LL_APB1_GRP1_EnableClock\n + * APBENR1 LPTIM2EN LL_APB1_GRP1_EnableClock\n + * APBENR1 LPTIM1EN LL_APB1_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_RTC + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART6 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPUART2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_CEC (1) + * @arg @ref LL_APB1_GRP1_PERIPH_UCPD1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_UCPD2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USB (1) + * @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (1) + * @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU + * @arg @ref LL_APB1_GRP1_PERIPH_PWR + * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (1) + * @note Peripheral marked with (1) are not available all devices + * @retval None + */ +__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APBENR1, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APBENR1, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if APB1 peripheral clock is enabled or not + * @rmtoll APBENR1 TIM2EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 TIM3EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 TIM4EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 TIM6EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 TIM7EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 RTCAPBEN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 WWDGEN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 SPI2EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 SPI3EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 USART2EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 USART3EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 USART4EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 USART5EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 USART6EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 LPUART1EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 LPUART2EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 I2C1EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 I2C2EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 I2C3EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 CECEN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 UCPD1EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 UCPD2EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 USBEN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 FDCANEN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 DBGEN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 PWREN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 DAC1EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 LPTIM2EN LL_APB1_GRP1_IsEnabledClock\n + * APBENR1 LPTIM1EN LL_APB1_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_RTC + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART6 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPUART2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_CEC (1) + * @arg @ref LL_APB1_GRP1_PERIPH_UCPD1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_UCPD2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USB (1) + * @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (1) + * @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU + * @arg @ref LL_APB1_GRP1_PERIPH_PWR + * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (1) + * @note Peripheral marked with (1) are not available all devices + * @retval State of Periphs (1 or 0). + */ +__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->APBENR1, Periphs) == (Periphs)) ? 1UL : 0UL); +} + +/** + * @brief Disable APB1 peripherals clock. + * @rmtoll APBENR1 TIM2EN LL_APB1_GRP1_DisableClock\n + * APBENR1 TIM3EN LL_APB1_GRP1_DisableClock\n + * APBENR1 TIM4EN LL_APB1_GRP1_DisableClock\n + * APBENR1 TIM6EN LL_APB1_GRP1_DisableClock\n + * APBENR1 TIM7EN LL_APB1_GRP1_DisableClock\n + * APBENR1 RTCAPBEN LL_APB1_GRP1_DisableClock\n + * APBENR1 WWDGEN LL_APB1_GRP1_DisableClock\n + * APBENR1 SPI2EN LL_APB1_GRP1_DisableClock\n + * APBENR1 SPI3EN LL_APB1_GRP1_DisableClock\n + * APBENR1 USART2EN LL_APB1_GRP1_DisableClock\n + * APBENR1 USART3EN LL_APB1_GRP1_DisableClock\n + * APBENR1 USART4EN LL_APB1_GRP1_DisableClock\n + * APBENR1 USART5EN LL_APB1_GRP1_DisableClock\n + * APBENR1 USART6EN LL_APB1_GRP1_DisableClock\n + * APBENR1 LPUART1EN LL_APB1_GRP1_DisableClock\n + * APBENR1 LPUART2EN LL_APB1_GRP1_DisableClock\n + * APBENR1 I2C1EN LL_APB1_GRP1_DisableClock\n + * APBENR1 I2C2EN LL_APB1_GRP1_DisableClock\n + * APBENR1 I2C3EN LL_APB1_GRP1_DisableClock\n + * APBENR1 CECEN LL_APB1_GRP1_DisableClock\n + * APBENR1 UCPD1EN LL_APB1_GRP1_DisableClock\n + * APBENR1 UCPD2EN LL_APB1_GRP1_DisableClock\n + * APBENR1 USBEN LL_APB1_GRP1_DisableClock\n + * APBENR1 FDCANEN LL_APB1_GRP1_DisableClock\n + * APBENR1 DBGEN LL_APB1_GRP1_DisableClock\n + * APBENR1 PWREN LL_APB1_GRP1_DisableClock\n + * APBENR1 DAC1EN LL_APB1_GRP1_DisableClock\n + * APBENR1 LPTIM2EN LL_APB1_GRP1_DisableClock\n + * APBENR1 LPTIM1EN LL_APB1_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_RTC + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART6 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPUART2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_CEC (1) + * @arg @ref LL_APB1_GRP1_PERIPH_UCPD1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_UCPD2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USB (1) + * @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (1) + * @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU + * @arg @ref LL_APB1_GRP1_PERIPH_PWR + * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (1) + * @note Peripheral marked with (1) are not available all devices + * @retval None + */ +__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APBENR1, Periphs); +} + +/** + * @brief Force APB1 peripherals reset. + * @rmtoll APBRSTR1 TIM2RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 TIM3RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 TIM4RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 TIM6RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 TIM7RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 RTCRST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 SPI2RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 SPI3RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 USART2RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 USART3RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 USART4RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 USART5RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 USART6RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 LPUART1RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 LPUART2RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 I2C1RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 I2C2RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 I2C3RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 CECRST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 UCPD1RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 UCPD2RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 USBRST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 FDCANRST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 DBGRST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 PWRRST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 DAC1RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 LPTIM2RST LL_APB1_GRP1_ForceReset\n + * APBRSTR1 LPTIM1RST LL_APB1_GRP1_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_RTC + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART6 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPUART2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_CEC (1) + * @arg @ref LL_APB1_GRP1_PERIPH_UCPD1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_UCPD2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USB (1) + * @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (1) + * @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU + * @arg @ref LL_APB1_GRP1_PERIPH_PWR + * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (1) + * @note Peripheral marked with (1) are not available all devices + * @retval None + */ +__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->APBRSTR1, Periphs); +} + +/** + * @brief Release APB1 peripherals reset. + * @rmtoll APBRSTR1 TIM2RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 TIM4RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 TIM6RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 TIM7RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 RTCRST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 SPI2RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 SPI3RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 USART2RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 USART3RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 USART4RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 USART5RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 USART6RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 LPUART1RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 LPUART2RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 I2C1RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 I2C2RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 I2C3RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 CECRST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 UCPD1RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 UCPD2RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 USBRST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 FDCANRST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 DBGRST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 PWRRST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 DAC1RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 LPTIM2RST LL_APB1_GRP1_ReleaseReset\n + * APBRSTR1 LPTIM1RST LL_APB1_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_RTC + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART6 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPUART2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_CEC (1) + * @arg @ref LL_APB1_GRP1_PERIPH_UCPD1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_UCPD2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USB (1) + * @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (1) + * @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU + * @arg @ref LL_APB1_GRP1_PERIPH_PWR + * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (1) + * @note Peripheral marked with (1) are not available all devices + * @retval None + */ +__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APBRSTR1, Periphs); +} + +/** + * @brief Enable APB1 peripheral clocks in Sleep and Stop modes + * @rmtoll APBSMENR1 TIM2SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 TIM3SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 TIM4SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 TIM6SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 TIM7SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 RTCAPBSMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 WWDGSMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 SPI2SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 SPI3SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 USART2SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 USART3SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 USART4SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 USART5SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 USART6SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 LPUART1SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 LPUART2SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 I2C1SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 I2C2SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 I2C3SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 CECSMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 UCPD1SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 UCPD2SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 USBSMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 FDCANSMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 DBGSMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 PWRSMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 DAC1SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 LPTIM2SMEN LL_APB1_GRP1_EnableClockStopSleep\n + * APBSMENR1 LPTIM1SMEN LL_APB1_GRP1_EnableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_RTC + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART6 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPUART2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_CEC (1) + * @arg @ref LL_APB1_GRP1_PERIPH_UCPD1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_UCPD2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USB (1) + * @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (1) + * @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU + * @arg @ref LL_APB1_GRP1_PERIPH_PWR + * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (1) + * @note Peripheral marked with (1) are not available all devices + * @retval None + */ +__STATIC_INLINE void LL_APB1_GRP1_EnableClockStopSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APBSMENR1, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APBSMENR1, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable APB1 peripheral clocks in Sleep and Stop modes + * @rmtoll APBSMENR1 TIM2SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 TIM3SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 TIM'SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 TIM6SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 TIM7SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 RTCAPBSMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 WWDGSMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 SPI2SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 SPI3SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 USART2SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 USART3SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 USART4SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 USART5SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 USART6SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 LPUART1SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 LPUART2SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 I2C1SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 I2C2SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 I2C3SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 CECSMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 UCPD1SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 UCPD2SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 USBSMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 FSCANSMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 DBGSMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 PWRSMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 DAC1SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 LPTIM2SMEN LL_APB1_GRP1_DisableClockStopSleep\n + * APBSMENR1 LPTIM1SMEN LL_APB1_GRP1_DisableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM3 + * @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_RTC + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART2 + * @arg @ref LL_APB1_GRP1_PERIPH_USART3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART4 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART5 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USART6 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPUART2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_CEC (1) + * @arg @ref LL_APB1_GRP1_PERIPH_UCPD1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_UCPD2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_USB (1) + * @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (1) + * @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU + * @arg @ref LL_APB1_GRP1_PERIPH_PWR + * @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2 (1) + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (1) + * @note Peripheral marked with (1) are not available all devices + * @retval None + */ +__STATIC_INLINE void LL_APB1_GRP1_DisableClockStopSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APBSMENR1, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_APB2 APB2 + * @{ + */ + +/** + * @brief Enable APB2 peripherals clock. + * @rmtoll APBENR2 SYSCFGEN LL_APB2_GRP1_EnableClock\n + * APBENR2 TIM1EN LL_APB2_GRP1_EnableClock\n + * APBENR2 SPI1EN LL_APB2_GRP1_EnableClock\n + * APBENR2 USART1EN LL_APB2_GRP1_EnableClock\n + * APBENR2 TIM14EN LL_APB2_GRP1_EnableClock\n + * APBENR2 TIM15EN LL_APB2_GRP1_EnableClock\n + * APBENR2 TIM16EN LL_APB2_GRP1_EnableClock\n + * APBENR2 TIM17EN LL_APB2_GRP1_EnableClock\n + * APBENR2 ADCEN LL_APB2_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_ADC + * @note (*) peripheral not available on all devices + * @retval None + */ +__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APBENR2, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APBENR2, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if APB2 peripheral clock is enabled or not + * @rmtoll APBENR2 SYSCFGEN LL_APB2_GRP1_IsEnabledClock\n + * APBENR2 TIM1EN LL_APB2_GRP1_IsEnabledClock\n + * APBENR2 SPI1EN LL_APB2_GRP1_IsEnabledClock\n + * APBENR2 USART1EN LL_APB2_GRP1_IsEnabledClock\n + * APBENR2 TIM14EN LL_APB2_GRP1_IsEnabledClock\n + * APBENR2 TIM15EN LL_APB2_GRP1_IsEnabledClock\n + * APBENR2 TIM16EN LL_APB2_GRP1_IsEnabledClock\n + * APBENR2 TIM17EN LL_APB2_GRP1_IsEnabledClock\n + * APBENR2 ADCEN LL_APB2_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_ADC + * @note (*) peripheral not available on all devices + * @retval State of Periphs (1 or 0). + */ +__STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->APBENR2, Periphs) == (Periphs)) ? 1UL : 0UL); +} + +/** + * @brief Disable APB2 peripherals clock. + * @rmtoll APBENR2 SYSCFGEN LL_APB2_GRP1_DisableClock\n + * APBENR2 TIM1EN LL_APB2_GRP1_DisableClock\n + * APBENR2 SPI1EN LL_APB2_GRP1_DisableClock\n + * APBENR2 USART1EN LL_APB2_GRP1_DisableClock\n + * APBENR2 TIM14EN LL_APB2_GRP1_DisableClock\n + * APBENR2 TIM15EN LL_APB2_GRP1_DisableClock\n + * APBENR2 TIM16EN LL_APB2_GRP1_DisableClock\n + * APBENR2 TIM17EN LL_APB2_GRP1_DisableClock\n + * APBENR2 ADCEN LL_APB2_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_ADC + * @note (*) peripheral not available on all devices + * @retval None + */ +__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APBENR2, Periphs); +} + +/** + * @brief Force APB2 peripherals reset. + * @rmtoll APBRSTR2 SYSCFGRST LL_APB2_GRP1_ForceReset\n + * APBRSTR2 TIM1RST LL_APB2_GRP1_ForceReset\n + * APBRSTR2 SPI1RST LL_APB2_GRP1_ForceReset\n + * APBRSTR2 USART1RST LL_APB2_GRP1_ForceReset\n + * APBRSTR2 TIM14RST LL_APB2_GRP1_ForceReset\n + * APBRSTR2 TIM15RST LL_APB2_GRP1_ForceReset\n + * APBRSTR2 TIM16RST LL_APB2_GRP1_ForceReset\n + * APBRSTR2 TIM17RST LL_APB2_GRP1_ForceReset\n + * APBRSTR2 ADCRST LL_APB2_GRP1_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_ALL + * @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_ADC + * @note (*) peripheral not available on all devices + * @retval None + */ +__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->APBRSTR2, Periphs); +} + +/** + * @brief Release APB2 peripherals reset. + * @rmtoll APBRSTR2 SYSCFGRST LL_APB2_GRP1_ReleaseReset\n + * APBRSTR2 TIM1RST LL_APB2_GRP1_ReleaseReset\n + * APBRSTR2 SPI1RST LL_APB2_GRP1_ReleaseReset\n + * APBRSTR2 USART1RST LL_APB2_GRP1_ReleaseReset\n + * APBRSTR2 TIM14RST LL_APB2_GRP1_ReleaseReset\n + * APBRSTR2 TIM15RST LL_APB2_GRP1_ReleaseReset\n + * APBRSTR2 TIM16RST LL_APB2_GRP1_ReleaseReset\n + * APBRSTR2 TIM17RST LL_APB2_GRP1_ReleaseReset\n + * APBRSTR2 ADCRST LL_APB2_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_ALL + * @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_ADC + * @note (*) peripheral not available on all devices + * @retval None + */ +__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APBRSTR2, Periphs); +} + +/** + * @brief Enable APB2 peripheral clocks in Sleep and Stop modes + * @rmtoll APBSMENR2 SYSCFGSMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APBSMENR2 TIM1SMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APBSMENR2 SPI1SMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APBSMENR2 USART1SMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APBSMENR2 TIM14SMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APBSMENR2 TIM15SMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APBSMENR2 TIM16SMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APBSMENR2 TIM17SMEN LL_APB2_GRP1_EnableClockStopSleep\n + * APBSMENR2 ADCSMEN LL_APB2_GRP1_EnableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_ADC + * @note (*) peripheral not available on all devices + * @retval None + */ +__STATIC_INLINE void LL_APB2_GRP1_EnableClockStopSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APBSMENR2, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APBSMENR2, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable APB2 peripheral clocks in Sleep and Stop modes + * @rmtoll APBSMENR2 SYSCFGSMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APBSMENR2 TIM1SMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APBSMENR2 SPI1SMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APBSMENR2 USART1SMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APBSMENR2 TIM14SMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APBSMENR2 TIM15SMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APBSMENR2 TIM16SMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APBSMENR2 TIM17SMEN LL_APB2_GRP1_DisableClockStopSleep\n + * APBSMENR2 ADCSMEN LL_APB2_GRP1_DisableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM14 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM15 (*) + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_ADC + * @note (*) peripheral not available on all devices + * @retval None + */ +__STATIC_INLINE void LL_APB2_GRP1_DisableClockStopSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APBSMENR2, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_IOP IOP + * @{ + */ + +/** + * @brief Enable IOP peripherals clock. + * @rmtoll IOPENR GPIOAEN LL_IOP_GRP1_EnableClock\n + * IOPENR GPIOBEN LL_IOP_GRP1_EnableClock\n + * IOPENR GPIOCEN LL_IOP_GRP1_EnableClock\n + * IOPENR GPIODEN LL_IOP_GRP1_EnableClock\n + * IOPENR GPIOEEN LL_IOP_GRP1_EnableClock\n + * IOPENR GPIOFEN LL_IOP_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOA + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOB + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOC + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOD + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOE + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOF + * @retval None + */ +__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->IOPENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->IOPENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if IOP peripheral clock is enabled or not + * @rmtoll IOPENR GPIOAEN LL_IOP_GRP1_IsEnabledClock\n + * IOPENR GPIOBEN LL_IOP_GRP1_IsEnabledClock\n + * IOPENR GPIOCEN LL_IOP_GRP1_IsEnabledClock\n + * IOPENR GPIODEN LL_IOP_GRP1_IsEnabledClock\n + * IOPENR GPIOEEN LL_IOP_GRP1_IsEnabledClock\n + * IOPENR GPIOFEN LL_IOP_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOA + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOB + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOC + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOD + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOE + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOF + * @retval State of Periphs (1 or 0). + */ +__STATIC_INLINE uint32_t LL_IOP_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->IOPENR, Periphs) == Periphs) ? 1UL : 0UL); +} + +/** + * @brief Disable IOP peripherals clock. + * @rmtoll IOPENR GPIOAEN LL_IOP_GRP1_DisableClock\n + * IOPENR GPIOBEN LL_IOP_GRP1_DisableClock\n + * IOPENR GPIOCEN LL_IOP_GRP1_DisableClock\n + * IOPENR GPIODEN LL_IOP_GRP1_DisableClock\n + * IOPENR GPIOEEN LL_IOP_GRP1_DisableClock\n + * IOPENR GPIOFEN LL_IOP_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOA + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOB + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOC + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOD + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOE + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOF + * @retval None + */ +__STATIC_INLINE void LL_IOP_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->IOPENR, Periphs); +} + +/** + * @brief Disable IOP peripherals clock. + * @rmtoll IOPRSTR GPIOARST LL_IOP_GRP1_ForceReset\n + * IOPRSTR GPIOBRST LL_IOP_GRP1_ForceReset\n + * IOPRSTR GPIOCRST LL_IOP_GRP1_ForceReset\n + * IOPRSTR GPIODRST LL_IOP_GRP1_ForceReset\n + * IOPRSTR GPIOERST LL_IOP_GRP1_ForceReset\n + * IOPRSTR GPIOFRST LL_IOP_GRP1_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_IOP_GRP1_PERIPH_ALL + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOA + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOB + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOC + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOD + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOE + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOF + * @retval None + */ +__STATIC_INLINE void LL_IOP_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->IOPRSTR, Periphs); +} + +/** + * @brief Release IOP peripherals reset. + * @rmtoll IOPRSTR GPIOARST LL_IOP_GRP1_ReleaseReset\n + * IOPRSTR GPIOBRST LL_IOP_GRP1_ReleaseReset\n + * IOPRSTR GPIOCRST LL_IOP_GRP1_ReleaseReset\n + * IOPRSTR GPIODRST LL_IOP_GRP1_ReleaseReset\n + * IOPRSTR GPIOERST LL_IOP_GRP1_ReleaseReset\n + * IOPRSTR GPIOFRST LL_IOP_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_IOP_GRP1_PERIPH_ALL + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOA + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOB + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOC + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOD + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOE + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOF + * @retval None + */ +__STATIC_INLINE void LL_IOP_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->IOPRSTR, Periphs); +} + +/** + * @brief Enable IOP peripheral clocks in Sleep and Stop modes + * @rmtoll IOPSMENR GPIOASMEN LL_IOP_GRP1_EnableClockStopSleep\n + * IOPSMENR GPIOBSMEN LL_IOP_GRP1_EnableClockStopSleep\n + * IOPSMENR GPIOCSMEN LL_IOP_GRP1_EnableClockStopSleep\n + * IOPSMENR GPIODSMEN LL_IOP_GRP1_EnableClockStopSleep\n + * IOPSMENR GPIOESMEN LL_IOP_GRP1_EnableClockStopSleep\n + * IOPSMENR GPIOFSMEN LL_IOP_GRP1_EnableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOA + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOB + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOC + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOD + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOE + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOF + * @retval None + */ +__STATIC_INLINE void LL_IOP_GRP1_EnableClockStopSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->IOPSMENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->IOPSMENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable IOP peripheral clocks in Sleep and Stop modes + * @rmtoll IOPSMENR GPIOASMEN LL_IOP_GRP1_DisableClockStopSleep\n + * IOPSMENR GPIOBSMEN LL_IOP_GRP1_DisableClockStopSleep\n + * IOPSMENR GPIOCSMEN LL_IOP_GRP1_DisableClockStopSleep\n + * IOPSMENR GPIODSMEN LL_IOP_GRP1_DisableClockStopSleep\n + * IOPSMENR GPIOESMEN LL_IOP_GRP1_DisableClockStopSleep\n + * IOPSMENR GPIOFSMEN LL_IOP_GRP1_DisableClockStopSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOA + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOB + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOC + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOD + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOE + * @arg @ref LL_IOP_GRP1_PERIPH_GPIOF + * @retval None + */ +__STATIC_INLINE void LL_IOP_GRP1_DisableClockStopSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->IOPSMENR, Periphs); +} + +/** + * @} + */ + + +/** + * @} + */ + +/** + * @} + */ + +#endif /* RCC */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_BUS_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_comp.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_comp.h new file mode 100644 index 0000000..2de333e --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_comp.h @@ -0,0 +1,968 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_comp.h + * @author MCD Application Team + * @brief Header file of COMP LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_COMP_H +#define STM32G0xx_LL_COMP_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined (COMP1) || defined (COMP2) + +/** @defgroup COMP_LL COMP + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup COMP_LL_Private_Constants COMP Private Constants + * @{ + */ + +/* Internal mask for pair of comparators instances window mode: */ +/* To select into literals LL_COMP_WINDOWMODE_COMPx_INPUT_PLUS_COMMON */ +/* the relevant bits for: */ +/* (concatenation of multiple bits used in different registers) */ +/* - Comparator instance selected as master for window mode : register offset */ +/* - Window mode enable or disable: bit value */ +#define LL_COMP_WINDOWMODE_COMP_ODD_REGOFFSET_MASK (0x00000000UL) /* Register of COMP instance odd (COMP1_CSR, ...) defined as reference register */ +#define LL_COMP_WINDOWMODE_COMP_EVEN_REGOFFSET_MASK (0x00000001UL) /* Register of COMP instance even (COMP2_CSR, ...) offset vs register of COMP instance odd */ +#define LL_COMP_WINDOWMODE_COMPX_REGOFFSET_MASK (LL_COMP_WINDOWMODE_COMP_ODD_REGOFFSET_MASK | LL_COMP_WINDOWMODE_COMP_EVEN_REGOFFSET_MASK) +#define LL_COMP_WINDOWMODE_COMPX_SETTING_MASK (COMP_CSR_WINMODE) +#define LL_COMP_WINDOWOUTPUT_COMPX_SETTING_MASK (COMP_CSR_WINOUT) +#define LL_COMP_WINDOWOUTPUT_BOTH_SETTING_MASK (COMP_CSR_WINOUT << 1UL) +#define LL_COMP_WINDOWOUTPUT_BOTH_POS_VS_WINDOW (1UL) + +/* COMP registers bits positions */ +#define LL_COMP_WINDOWMODE_BITOFFSET_POS (11UL) /* Value equivalent to POSITION_VAL(COMP_CSR_WINMODE) */ +#define LL_COMP_OUTPUT_LEVEL_BITOFFSET_POS (30UL) /* Value equivalent to POSITION_VAL(COMP_CSR_VALUE) */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup COMP_LL_Private_Macros COMP Private Macros + * @{ + */ + +/** + * @brief Driver macro reserved for internal use: set a pointer to + * a register from a register basis from which an offset + * is applied. + * @param __REG__ Register basis from which the offset is applied. + * @param __REG_OFFFSET__ Offset to be applied (unit: number of registers). + * @retval Pointer to register address + */ +#define __COMP_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__) \ + ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2UL)))) + +/** + * @} + */ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup COMP_LL_ES_INIT COMP Exported Init structure + * @{ + */ + +/** + * @brief Structure definition of some features of COMP instance. + */ +typedef struct +{ + uint32_t PowerMode; /*!< Set comparator operating mode to adjust power and speed. + This parameter can be a value of @ref COMP_LL_EC_POWERMODE + + This feature can be modified afterwards using unitary function @ref LL_COMP_SetPowerMode(). */ + + uint32_t InputPlus; /*!< Set comparator input plus (non-inverting input). + This parameter can be a value of @ref COMP_LL_EC_INPUT_PLUS + + This feature can be modified afterwards using unitary function @ref LL_COMP_SetInputPlus(). */ + + uint32_t InputMinus; /*!< Set comparator input minus (inverting input). + This parameter can be a value of @ref COMP_LL_EC_INPUT_MINUS + + This feature can be modified afterwards using unitary function @ref LL_COMP_SetInputMinus(). */ + + uint32_t InputHysteresis; /*!< Set comparator hysteresis mode of the input minus. + This parameter can be a value of @ref COMP_LL_EC_INPUT_HYSTERESIS + + This feature can be modified afterwards using unitary function @ref LL_COMP_SetInputHysteresis(). */ + + uint32_t OutputPolarity; /*!< Set comparator output polarity. + This parameter can be a value of @ref COMP_LL_EC_OUTPUT_POLARITY + + This feature can be modified afterwards using unitary function @ref LL_COMP_SetOutputPolarity(). */ + + uint32_t OutputBlankingSource; /*!< Set comparator blanking source. + This parameter can be a value of @ref COMP_LL_EC_OUTPUT_BLANKING_SOURCE + + This feature can be modified afterwards using unitary function @ref LL_COMP_SetOutputBlankingSource(). */ + +} LL_COMP_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup COMP_LL_Exported_Constants COMP Exported Constants + * @{ + */ + +/** @defgroup COMP_LL_EC_COMMON_WINDOWMODE Comparator common modes - Window mode + * @{ + */ +#define LL_COMP_WINDOWMODE_DISABLE (0x00000000UL) /*!< Window mode disable: Comparators 1 and 2 are independent */ +#define LL_COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON (COMP_CSR_WINMODE | LL_COMP_WINDOWMODE_COMP_EVEN_REGOFFSET_MASK) /*!< Window mode enable: Comparators instances pair COMP1 and COMP2 have their input plus connected together. The common input is COMP1 input plus (COMP2 input plus is no more accessible). */ +#define LL_COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON (COMP_CSR_WINMODE | LL_COMP_WINDOWMODE_COMP_ODD_REGOFFSET_MASK) /*!< Window mode enable: if used from COMP1 or COMP2 instance, comparators instances pair COMP1 and COMP2 have their input plus connected together, the common input is COMP2 input plus (COMP1 input plus is no more accessible). If used from COMP3 instance (when available), comparators instances pair COMP2 and COMP3 have their input plus connected together, the common input is COMP2 input plus (COMP3 input plus is no more accessible). */ +/** + * @} + */ + +/** @defgroup COMP_LL_EC_COMMON_WINDOWOUTPUT Comparator common modes - Window output + * @{ + */ +#define LL_COMP_WINDOWOUTPUT_EACH_COMP (0x00000000UL) /*!< Window output default mode: Comparators output are indicating each their own state. To know window mode state: each comparator output must be read, if "((COMPx exclusive or COMPy) == 1)" then monitored signal is within comparators window. The same way, if both comparators output are high, then monitored signal is below window. */ +#define LL_COMP_WINDOWOUTPUT_COMP1 (COMP_CSR_WINOUT | LL_COMP_WINDOWMODE_COMP_ODD_REGOFFSET_MASK) /*!< Window output synthetized on COMP1 output: COMP1 output is no more indicating its own state, but global window mode state (logical high means monitored signal is within comparators window). Note: impacts only comparator output signal level (COMPx_OUT propagated to GPIO, EXTI lines, timers, ...), does not impact output digital state of comparator (COMPx_VALUE) always reflecting each comparator output state.*/ +#define LL_COMP_WINDOWOUTPUT_COMP2 (COMP_CSR_WINOUT | LL_COMP_WINDOWMODE_COMP_EVEN_REGOFFSET_MASK) /*!< Window output synthetized on COMP2 output: COMP2 output is no more indicating its own state, but global window mode state (logical high means monitored signal is within comparators window). Note: impacts only comparator output signal level (COMPx_OUT propagated to GPIO, EXTI lines, timers, ...), does not impact output digital state of comparator (COMPx_VALUE) always reflecting each comparator output state.*/ +#if defined(COMP3) +#define LL_COMP_WINDOWOUTPUT_COMP3 (COMP_CSR_WINOUT | LL_COMP_WINDOWMODE_COMP_ODD_REGOFFSET_MASK) /*!< Window output synthetized on COMP3 output: COMP3 output is no more indicating its own state, but global window mode state (logical high means monitored signal is within comparators window). Available only on devices featuring COMP3 instance. */ +#endif /* COMP3 */ +#define LL_COMP_WINDOWOUTPUT_BOTH (COMP_CSR_WINOUT | LL_COMP_WINDOWMODE_COMP_EVEN_REGOFFSET_MASK | LL_COMP_WINDOWOUTPUT_BOTH_SETTING_MASK) /*!< Window output synthetized on both comparators output of pair of comparator selected (COMP1 and COMP2, or COMP2 and COMP3 for devices featuring COMP3 instance): both comparators outputs are no more indicating their own state, but global window mode state (logical high means monitored signal is within comparators window). This is a specific configuration (technically possible but not relevant from application point of view: 2 comparators output used for the same signal level), standard configuration for window mode is one of the settings above. */ +/** + * @} + */ + +/** @defgroup COMP_LL_EC_POWERMODE Comparator modes - Power mode + * @{ + */ +#define LL_COMP_POWERMODE_HIGHSPEED (0x00000000UL) /*!< COMP power mode to high speed */ +#define LL_COMP_POWERMODE_MEDIUMSPEED (COMP_CSR_PWRMODE_0) /*!< COMP power mode to medium speed */ +/** + * @} + */ + +/** @defgroup COMP_LL_EC_INPUT_PLUS Comparator inputs - Input plus (input non-inverting) selection + * @{ + */ +#define LL_COMP_INPUT_PLUS_IO1 (0x00000000UL) /*!< Comparator input plus connected to IO1 (pin PC5 for COMP1, pin PB4 for COMP2, pin PB0 for COMP3 (for devices featuring COMP3 instance)) */ +#define LL_COMP_INPUT_PLUS_IO2 (COMP_CSR_INPSEL_0) /*!< Comparator input plus connected to IO2 (pin PB2 for COMP1, pin PB6 for COMP2, pin PC1 for COMP3 (for devices featuring COMP3 instance)) */ +#define LL_COMP_INPUT_PLUS_IO3 (COMP_CSR_INPSEL_1) /*!< Comparator input plus connected to IO3 (pin PA1 for COMP1, pin PA3 for COMP2, pin PE7 for COMP3 (for devices featuring COMP3 instance)) */ +/** + * @} + */ + +/** @defgroup COMP_LL_EC_INPUT_MINUS Comparator inputs - Input minus (input inverting) selection + * @{ + */ +#define LL_COMP_INPUT_MINUS_1_4VREFINT (0x00000000UL) /*!< Comparator input minus connected to 1/4 VrefInt */ +#define LL_COMP_INPUT_MINUS_1_2VREFINT ( COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to 1/2 VrefInt */ +#define LL_COMP_INPUT_MINUS_3_4VREFINT ( COMP_CSR_INMSEL_1 ) /*!< Comparator input minus connected to 3/4 VrefInt */ +#define LL_COMP_INPUT_MINUS_VREFINT ( COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to VrefInt */ +#define LL_COMP_INPUT_MINUS_DAC1_CH1 ( COMP_CSR_INMSEL_2 ) /*!< Comparator input minus connected to DAC1 channel 1 (DAC_OUT1) */ +#define LL_COMP_INPUT_MINUS_DAC1_CH2 ( COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to DAC1 channel 2 (DAC_OUT2) */ +#define LL_COMP_INPUT_MINUS_IO1 ( COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_1 ) /*!< Comparator input minus connected to IO1 (pin PB1 for COMP1, pin PB3 for COMP2, pin PB2 for COMP3 (for devices featuring COMP3 instance)) */ +#define LL_COMP_INPUT_MINUS_IO2 ( COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to IO2 (pin PC4 for COMP1, pin PB7 for COMP2, pin PC0 for COMP3 (for devices featuring COMP3 instance)) */ +#define LL_COMP_INPUT_MINUS_IO3 (COMP_CSR_INMSEL_3 ) /*!< Comparator input minus connected to IO3 (pin PA0 for COMP1, pin PA2 for COMP2, pin PE8 for COMP3 (for devices featuring COMP3 instance)) */ +/** + * @} + */ + +/** @defgroup COMP_LL_EC_INPUT_HYSTERESIS Comparator input - Hysteresis + * @{ + */ +#define LL_COMP_HYSTERESIS_NONE (0x00000000UL) /*!< No hysteresis */ +#define LL_COMP_HYSTERESIS_LOW ( COMP_CSR_HYST_0) /*!< Hysteresis level low */ +#define LL_COMP_HYSTERESIS_MEDIUM (COMP_CSR_HYST_1 ) /*!< Hysteresis level medium */ +#define LL_COMP_HYSTERESIS_HIGH (COMP_CSR_HYST_1 | COMP_CSR_HYST_0) /*!< Hysteresis level high */ +/** + * @} + */ + +/** @defgroup COMP_LL_EC_OUTPUT_POLARITY Comparator output - Output polarity + * @{ + */ +#define LL_COMP_OUTPUTPOL_NONINVERTED (0x00000000UL) /*!< COMP output polarity is not inverted: comparator output is high when the plus (non-inverting) input is at a higher voltage than the minus (inverting) input */ +#define LL_COMP_OUTPUTPOL_INVERTED (COMP_CSR_POLARITY) /*!< COMP output polarity is inverted: comparator output is low when the plus (non-inverting) input is at a lower voltage than the minus (inverting) input */ +/** + * @} + */ + +/** @defgroup COMP_LL_EC_OUTPUT_BLANKING_SOURCE Comparator output - Blanking source + * @{ + */ +#define LL_COMP_BLANKINGSRC_NONE (0x00000000UL) /*!__REG__, (__VALUE__)) + +/** + * @brief Read a value in COMP register + * @param __INSTANCE__ comparator instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_COMP_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__) +/** + * @} + */ + +/** @defgroup COMP_LL_EM_HELPER_MACRO COMP helper macro + * @{ + */ + +/** + * @brief Helper macro to select the COMP common instance + * to which is belonging the selected COMP instance. + * @note COMP common register instance can be used to + * set parameters common to several COMP instances. + * Refer to functions having argument "COMPxy_COMMON" as parameter. + * @param __COMPx__ COMP instance + * @retval COMP common instance or value "0" if there is no COMP common instance. + */ +#if defined(COMP3) +#define __LL_COMP_COMMON_INSTANCE(__COMPx__) \ + ((((__COMPx__) == COMP3)) \ + ? ( \ + (COMP23_COMMON) \ + ) \ + : \ + ( \ + (COMP12_COMMON) \ + ) \ + ) +#else +#define __LL_COMP_COMMON_INSTANCE(__COMPx__) \ + (COMP12_COMMON) +#endif /* COMP3 */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup COMP_LL_Exported_Functions COMP Exported Functions + * @{ + */ + +/** @defgroup COMP_LL_EF_Configuration_comparator_common Configuration of COMP hierarchical scope: common to several COMP instances + * @{ + */ + +/** + * @brief Set window mode of a pair of comparators instances + * (2 consecutive COMP instances COMP and COMP). + * @rmtoll CSR WINMODE LL_COMP_SetCommonWindowMode + * @param COMPxy_COMMON Comparator common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_COMP_COMMON_INSTANCE() ) + * @param WindowMode This parameter can be one of the following values: + * @arg @ref LL_COMP_WINDOWMODE_DISABLE + * @arg @ref LL_COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON (1) + * @arg @ref LL_COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON (1)(2) + * + * (1) Parameter available on all STM32G0 devices, must be used with comparator common instance COMP12_COMMON + * (2) Parameter specificity on devices STM32G0B1xx and STM32G0C1xx: only parameter that can be used only with comparator common instance COMP23_COMMON + * @retval None + */ +__STATIC_INLINE void LL_COMP_SetCommonWindowMode(COMP_Common_TypeDef *COMPxy_COMMON, uint32_t WindowMode) +{ + uint32_t window_mode_tmp = WindowMode; + + /* Note: On this STM32 series, window mode can be set from any instance */ + /* of the pair of comparator instances. */ +#if defined(COMP3) + /* Note: Exception for STM32G0 devices featuring ADC3 instance: in common */ + /* group of COMP2 and COMP3, instances odd and even are inverted. */ + /* Perform switch of parameter selected. */ + if(COMPxy_COMMON == COMP23_COMMON) + { + if(WindowMode == LL_COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON) + { + window_mode_tmp = LL_COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON; + } + } +#endif /* COMP3 */ + + __IO uint32_t *preg = __COMP_PTR_REG_OFFSET(COMPxy_COMMON->CSR_ODD, (window_mode_tmp & LL_COMP_WINDOWMODE_COMPX_REGOFFSET_MASK)); + + /* Clear the potential previous setting of window mode */ + __IO uint32_t *preg_clear = __COMP_PTR_REG_OFFSET(COMPxy_COMMON->CSR_ODD, (~(window_mode_tmp & LL_COMP_WINDOWMODE_COMPX_REGOFFSET_MASK) & 0x1UL)); + CLEAR_BIT(*preg_clear, + COMP_CSR_WINMODE + ); + + /* Set window mode */ + MODIFY_REG(*preg, + COMP_CSR_WINMODE, + (window_mode_tmp & LL_COMP_WINDOWMODE_COMPX_SETTING_MASK) + ); +} + +/** + * @brief Get window mode of a pair of comparators instances + * (2 consecutive COMP instances COMP and COMP). + * @rmtoll CSR WINMODE LL_COMP_GetCommonWindowMode + * @param COMPxy_COMMON Comparator common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_COMP_COMMON_INSTANCE() ) + * @retval Returned value can be one of the following values: + * @arg @ref LL_COMP_WINDOWMODE_DISABLE + * @arg @ref LL_COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON (1) + * @arg @ref LL_COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON (1)(2) + * + * (1) Parameter available on all STM32G0 devices, must be used with comparator common instance COMP12_COMMON + * (2) Parameter specificity on devices STM32G0B1xx and STM32G0C1xx: only parameter that can be used only with comparator common instance COMP23_COMMON + */ +__STATIC_INLINE uint32_t LL_COMP_GetCommonWindowMode(COMP_Common_TypeDef *COMPxy_COMMON) +{ + /* Note: On this STM32 series, window mode can be set from any instance */ + /* of the pair of comparator instances. */ +#if defined(COMP3) + uint32_t window_mode_comp_odd; + uint32_t window_mode_comp_even; + + /* Note: Exception for STM32G0 devices featuring ADC3 instance: in common */ + /* group of COMP2 and COMP3, instances odd and even are inverted. */ + /* Perform switch of parameter selected. */ + if(COMPxy_COMMON == COMP23_COMMON) + { + window_mode_comp_odd = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_EVEN, COMP_CSR_WINMODE); + window_mode_comp_even = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_ODD, COMP_CSR_WINMODE); + } + else + { + window_mode_comp_odd = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_ODD, COMP_CSR_WINMODE); + window_mode_comp_even = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_EVEN, COMP_CSR_WINMODE); + } +#else + const uint32_t window_mode_comp_odd = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_ODD, COMP_CSR_WINMODE); + const uint32_t window_mode_comp_even = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_EVEN, COMP_CSR_WINMODE); +#endif /* COMP3 */ + + return (uint32_t)(window_mode_comp_odd + | window_mode_comp_even + | ((window_mode_comp_even >> LL_COMP_WINDOWMODE_BITOFFSET_POS) * LL_COMP_WINDOWMODE_COMP_EVEN_REGOFFSET_MASK)); +} + +/** + * @brief Set window output of a pair of comparators instances + * (2 consecutive COMP instances COMP and COMP). + * @rmtoll CSR WINOUT LL_COMP_SetCommonWindowOutput + * @param COMPxy_COMMON Comparator common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_COMP_COMMON_INSTANCE() ) + * @param WindowOutput This parameter can be one of the following values: + * @arg @ref LL_COMP_WINDOWOUTPUT_EACH_COMP + * @arg @ref LL_COMP_WINDOWOUTPUT_COMP1 (1) + * @arg @ref LL_COMP_WINDOWOUTPUT_COMP2 (1) + * @arg @ref LL_COMP_WINDOWOUTPUT_COMP3 (2) + * @arg @ref LL_COMP_WINDOWOUTPUT_BOTH + * + * (1) Parameter available on all STM32G0 devices, must be used with comparator common instance COMP12_COMMON + * (2) Parameter available only on devices STM32G0B1xx and STM32G0C1xx, must be used with comparator common instance COMP23_COMMON + * @retval None + */ +__STATIC_INLINE void LL_COMP_SetCommonWindowOutput(COMP_Common_TypeDef *COMPxy_COMMON, uint32_t WindowOutput) +{ + uint32_t window_output_tmp = WindowOutput; + +#if defined(COMP3) + /* Note: Exception for STM32G0 devices featuring ADC3 instance: in common */ + /* group of COMP2 and COMP3, instances odd and even are inverted. */ + /* Perform switch of parameter selected. */ + if(COMPxy_COMMON == COMP23_COMMON) + { + if(WindowOutput == LL_COMP_WINDOWOUTPUT_COMP2) + { + window_output_tmp = LL_COMP_WINDOWOUTPUT_COMP3; + } + else if(WindowOutput == LL_COMP_WINDOWOUTPUT_COMP3) + { + window_output_tmp = LL_COMP_WINDOWOUTPUT_COMP2; + } + else + { + /* No modification of other parameters */ + } + } +#endif /* COMP3 */ + + __IO uint32_t *preg = __COMP_PTR_REG_OFFSET(COMPxy_COMMON->CSR_ODD, (window_output_tmp & LL_COMP_WINDOWMODE_COMPX_REGOFFSET_MASK)); + + /* Clear the potential previous setting of window output on the relevant comparator instance */ + /* (clear bit of window output unless specific case of setting of comparator both output selected) */ + __IO uint32_t *preg_clear = __COMP_PTR_REG_OFFSET(COMPxy_COMMON->CSR_ODD, (~(window_output_tmp & LL_COMP_WINDOWMODE_COMPX_REGOFFSET_MASK) & 0x1UL)); + MODIFY_REG(*preg_clear, + COMP_CSR_WINOUT, + ((window_output_tmp & LL_COMP_WINDOWOUTPUT_BOTH_SETTING_MASK) >> LL_COMP_WINDOWOUTPUT_BOTH_POS_VS_WINDOW) + ); + + /* Set window output */ + MODIFY_REG(*preg, + COMP_CSR_WINOUT, + (window_output_tmp & LL_COMP_WINDOWOUTPUT_COMPX_SETTING_MASK) + ); +} + +/** + * @brief Get window output of a pair of comparators instances + * (2 consecutive COMP instances COMP and COMP). + * @rmtoll CSR WINMODE LL_COMP_GetCommonWindowOutput + * @param COMPxy_COMMON Comparator common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_COMP_COMMON_INSTANCE() ) + * @retval Returned value can be one of the following values: + * @arg @ref LL_COMP_WINDOWOUTPUT_EACH_COMP + * @arg @ref LL_COMP_WINDOWOUTPUT_COMP1 (1) + * @arg @ref LL_COMP_WINDOWOUTPUT_COMP2 (1) + * @arg @ref LL_COMP_WINDOWOUTPUT_COMP3 (2) + * @arg @ref LL_COMP_WINDOWOUTPUT_BOTH + * + * (1) Parameter available on all STM32G0 devices, must be used with comparator common instance COMP12_COMMON + * (2) Parameter available only on devices STM32G0B1xx and STM32G0C1xx, must be used with comparator common instance COMP23_COMMON + */ +__STATIC_INLINE uint32_t LL_COMP_GetCommonWindowOutput(COMP_Common_TypeDef *COMPxy_COMMON) +{ +#if defined(COMP3) + uint32_t window_output_comp_odd; + uint32_t window_output_comp_even; + + /* Note: Exception for STM32G0 devices featuring ADC3 instance: in common */ + /* group of COMP2 and COMP3, instances odd and even are inverted. */ + /* Perform switch of parameter selected. */ + if(COMPxy_COMMON == COMP23_COMMON) + { + window_output_comp_odd = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_EVEN, COMP_CSR_WINOUT); + window_output_comp_even = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_ODD, COMP_CSR_WINOUT); + } + else + { + window_output_comp_odd = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_ODD, COMP_CSR_WINOUT); + window_output_comp_even = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_EVEN, COMP_CSR_WINOUT); + } +#else + const uint32_t window_output_comp_odd = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_ODD, COMP_CSR_WINOUT); + const uint32_t window_output_comp_even = (uint32_t)READ_BIT(COMPxy_COMMON->CSR_EVEN, COMP_CSR_WINOUT); +#endif /* COMP3 */ + + /* Construct value corresponding to LL_COMP_WINDOWOUTPUT_xxx */ + return (uint32_t)(window_output_comp_odd + | window_output_comp_even + | ((window_output_comp_even >> COMP_CSR_WINOUT_Pos) * LL_COMP_WINDOWMODE_COMP_EVEN_REGOFFSET_MASK) + | (window_output_comp_odd + window_output_comp_even)); +} + +/** + * @} + */ + +/** @defgroup COMP_LL_EF_Configuration_comparator_modes Configuration of comparator modes + * @{ + */ + +/** + * @brief Set comparator instance operating mode to adjust power and speed. + * @rmtoll CSR PWRMODE LL_COMP_SetPowerMode + * @param COMPx Comparator instance + * @param PowerMode This parameter can be one of the following values: + * @arg @ref LL_COMP_POWERMODE_HIGHSPEED + * @arg @ref LL_COMP_POWERMODE_MEDIUMSPEED + * @retval None + */ +__STATIC_INLINE void LL_COMP_SetPowerMode(COMP_TypeDef *COMPx, uint32_t PowerMode) +{ + MODIFY_REG(COMPx->CSR, COMP_CSR_PWRMODE, PowerMode); +} + +/** + * @brief Get comparator instance operating mode to adjust power and speed. + * @rmtoll CSR PWRMODE LL_COMP_GetPowerMode + * @param COMPx Comparator instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_COMP_POWERMODE_HIGHSPEED + * @arg @ref LL_COMP_POWERMODE_MEDIUMSPEED + */ +__STATIC_INLINE uint32_t LL_COMP_GetPowerMode(COMP_TypeDef *COMPx) +{ + return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_PWRMODE)); +} + +/** + * @} + */ + +/** @defgroup COMP_LL_EF_Configuration_comparator_inputs Configuration of comparator inputs + * @{ + */ + +/** + * @brief Set comparator inputs minus (inverting) and plus (non-inverting). + * @note In case of comparator input selected to be connected to IO: + * GPIO pins are specific to each comparator instance. + * Refer to description of parameters or to reference manual. + * @note On this STM32 series, a voltage scaler is used + * when COMP input is based on VrefInt (VrefInt or subdivision + * of VrefInt): + * Voltage scaler requires a delay for voltage stabilization. + * Refer to device datasheet, parameter "tSTART_SCALER". + * @rmtoll CSR INMSEL LL_COMP_ConfigInputs\n + * CSR INPSEL LL_COMP_ConfigInputs\n + * @param COMPx Comparator instance + * @param InputMinus This parameter can be one of the following values: + * @arg @ref LL_COMP_INPUT_MINUS_1_4VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_1_2VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_3_4VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_DAC1_CH1 + * @arg @ref LL_COMP_INPUT_MINUS_DAC1_CH2 + * @arg @ref LL_COMP_INPUT_MINUS_IO1 + * @arg @ref LL_COMP_INPUT_MINUS_IO2 + * @arg @ref LL_COMP_INPUT_MINUS_IO3 + * @param InputPlus This parameter can be one of the following values: + * @arg @ref LL_COMP_INPUT_PLUS_IO1 + * @arg @ref LL_COMP_INPUT_PLUS_IO2 + * @arg @ref LL_COMP_INPUT_PLUS_IO3 + * @retval None + */ +__STATIC_INLINE void LL_COMP_ConfigInputs(COMP_TypeDef *COMPx, uint32_t InputMinus, uint32_t InputPlus) +{ + MODIFY_REG(COMPx->CSR, + COMP_CSR_INMSEL | COMP_CSR_INPSEL, + InputMinus | InputPlus); +} + +/** + * @brief Set comparator input plus (non-inverting). + * @note In case of comparator input selected to be connected to IO: + * GPIO pins are specific to each comparator instance. + * Refer to description of parameters or to reference manual. + * @rmtoll CSR INPSEL LL_COMP_SetInputPlus + * @param COMPx Comparator instance + * @param InputPlus This parameter can be one of the following values: + * @arg @ref LL_COMP_INPUT_PLUS_IO1 + * @arg @ref LL_COMP_INPUT_PLUS_IO2 + * @arg @ref LL_COMP_INPUT_PLUS_IO3 + * @retval None + */ +__STATIC_INLINE void LL_COMP_SetInputPlus(COMP_TypeDef *COMPx, uint32_t InputPlus) +{ + MODIFY_REG(COMPx->CSR, COMP_CSR_INPSEL, InputPlus); +} + +/** + * @brief Get comparator input plus (non-inverting). + * @note In case of comparator input selected to be connected to IO: + * GPIO pins are specific to each comparator instance. + * Refer to description of parameters or to reference manual. + * @rmtoll CSR INPSEL LL_COMP_GetInputPlus + * @param COMPx Comparator instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_COMP_INPUT_PLUS_IO1 + * @arg @ref LL_COMP_INPUT_PLUS_IO2 + * @arg @ref LL_COMP_INPUT_PLUS_IO3 + */ +__STATIC_INLINE uint32_t LL_COMP_GetInputPlus(COMP_TypeDef *COMPx) +{ + return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_INPSEL)); +} + +/** + * @brief Set comparator input minus (inverting). + * @note In case of comparator input selected to be connected to IO: + * GPIO pins are specific to each comparator instance. + * Refer to description of parameters or to reference manual. + * @note On this STM32 series, a voltage scaler is used + * when COMP input is based on VrefInt (VrefInt or subdivision + * of VrefInt): + * Voltage scaler requires a delay for voltage stabilization. + * Refer to device datasheet, parameter "tSTART_SCALER". + * @rmtoll CSR INMSEL LL_COMP_SetInputMinus + * @param COMPx Comparator instance + * @param InputMinus This parameter can be one of the following values: + * @arg @ref LL_COMP_INPUT_MINUS_1_4VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_1_2VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_3_4VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_DAC1_CH1 + * @arg @ref LL_COMP_INPUT_MINUS_DAC1_CH2 + * @arg @ref LL_COMP_INPUT_MINUS_IO1 + * @arg @ref LL_COMP_INPUT_MINUS_IO2 + * @arg @ref LL_COMP_INPUT_MINUS_IO3 + * @retval None + */ +__STATIC_INLINE void LL_COMP_SetInputMinus(COMP_TypeDef *COMPx, uint32_t InputMinus) +{ + MODIFY_REG(COMPx->CSR, COMP_CSR_INMSEL, InputMinus); +} + +/** + * @brief Get comparator input minus (inverting). + * @note In case of comparator input selected to be connected to IO: + * GPIO pins are specific to each comparator instance. + * Refer to description of parameters or to reference manual. + * @rmtoll CSR INMSEL LL_COMP_GetInputMinus + * @param COMPx Comparator instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_COMP_INPUT_MINUS_1_4VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_1_2VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_3_4VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_DAC1_CH1 + * @arg @ref LL_COMP_INPUT_MINUS_DAC1_CH2 + * @arg @ref LL_COMP_INPUT_MINUS_IO1 + * @arg @ref LL_COMP_INPUT_MINUS_IO2 + * @arg @ref LL_COMP_INPUT_MINUS_IO3 + */ +__STATIC_INLINE uint32_t LL_COMP_GetInputMinus(COMP_TypeDef *COMPx) +{ + return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_INMSEL)); +} + +/** + * @brief Set comparator instance hysteresis mode of the input minus (inverting input). + * @rmtoll CSR HYST LL_COMP_SetInputHysteresis + * @param COMPx Comparator instance + * @param InputHysteresis This parameter can be one of the following values: + * @arg @ref LL_COMP_HYSTERESIS_NONE + * @arg @ref LL_COMP_HYSTERESIS_LOW + * @arg @ref LL_COMP_HYSTERESIS_MEDIUM + * @arg @ref LL_COMP_HYSTERESIS_HIGH + * @retval None + */ +__STATIC_INLINE void LL_COMP_SetInputHysteresis(COMP_TypeDef *COMPx, uint32_t InputHysteresis) +{ + MODIFY_REG(COMPx->CSR, COMP_CSR_HYST, InputHysteresis); +} + +/** + * @brief Get comparator instance hysteresis mode of the minus (inverting) input. + * @rmtoll CSR HYST LL_COMP_GetInputHysteresis + * @param COMPx Comparator instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_COMP_HYSTERESIS_NONE + * @arg @ref LL_COMP_HYSTERESIS_LOW + * @arg @ref LL_COMP_HYSTERESIS_MEDIUM + * @arg @ref LL_COMP_HYSTERESIS_HIGH + */ +__STATIC_INLINE uint32_t LL_COMP_GetInputHysteresis(COMP_TypeDef *COMPx) +{ + return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_HYST)); +} + +/** + * @} + */ + +/** @defgroup COMP_LL_EF_Configuration_comparator_output Configuration of comparator output + * @{ + */ + +/** + * @brief Set comparator instance output polarity. + * @rmtoll CSR POLARITY LL_COMP_SetOutputPolarity + * @param COMPx Comparator instance + * @param OutputPolarity This parameter can be one of the following values: + * @arg @ref LL_COMP_OUTPUTPOL_NONINVERTED + * @arg @ref LL_COMP_OUTPUTPOL_INVERTED + * @retval None + */ +__STATIC_INLINE void LL_COMP_SetOutputPolarity(COMP_TypeDef *COMPx, uint32_t OutputPolarity) +{ + MODIFY_REG(COMPx->CSR, COMP_CSR_POLARITY, OutputPolarity); +} + +/** + * @brief Get comparator instance output polarity. + * @rmtoll CSR POLARITY LL_COMP_GetOutputPolarity + * @param COMPx Comparator instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_COMP_OUTPUTPOL_NONINVERTED + * @arg @ref LL_COMP_OUTPUTPOL_INVERTED + */ +__STATIC_INLINE uint32_t LL_COMP_GetOutputPolarity(COMP_TypeDef *COMPx) +{ + return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_POLARITY)); +} + +/** + * @brief Set comparator instance blanking source. + * @note Blanking source may be specific to each comparator instance. + * Refer to description of parameters or to reference manual. + * @note Availability of parameters of blanking source from timer + * depends on timers availability on the selected device. + * @rmtoll CSR BLANKING LL_COMP_SetOutputBlankingSource + * @param COMPx Comparator instance + * @param BlankingSource This parameter can be one of the following values: + * @arg @ref LL_COMP_BLANKINGSRC_NONE + * @arg @ref LL_COMP_BLANKINGSRC_TIM1_OC4 (1) + * @arg @ref LL_COMP_BLANKINGSRC_TIM1_OC5 (1) + * @arg @ref LL_COMP_BLANKINGSRC_TIM2_OC3 (1) + * @arg @ref LL_COMP_BLANKINGSRC_TIM3_OC3 (1) + * @arg @ref LL_COMP_BLANKINGSRC_TIM15_OC2 (1) + * + * (1) Parameter availability depending on timer availability + * on the selected device. + * @retval None + */ +__STATIC_INLINE void LL_COMP_SetOutputBlankingSource(COMP_TypeDef *COMPx, uint32_t BlankingSource) +{ + MODIFY_REG(COMPx->CSR, COMP_CSR_BLANKING, BlankingSource); +} + +/** + * @brief Get comparator instance blanking source. + * @note Availability of parameters of blanking source from timer + * depends on timers availability on the selected device. + * @note Blanking source may be specific to each comparator instance. + * Refer to description of parameters or to reference manual. + * @rmtoll CSR BLANKING LL_COMP_GetOutputBlankingSource + * @param COMPx Comparator instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_COMP_BLANKINGSRC_NONE + * @arg @ref LL_COMP_BLANKINGSRC_TIM1_OC4 (1) + * @arg @ref LL_COMP_BLANKINGSRC_TIM1_OC5 (1) + * @arg @ref LL_COMP_BLANKINGSRC_TIM2_OC3 (1) + * @arg @ref LL_COMP_BLANKINGSRC_TIM3_OC3 (1) + * @arg @ref LL_COMP_BLANKINGSRC_TIM15_OC2 (1) + * + * (1) Parameter availability depending on timer availability + * on the selected device. + */ +__STATIC_INLINE uint32_t LL_COMP_GetOutputBlankingSource(COMP_TypeDef *COMPx) +{ + return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_BLANKING)); +} + +/** + * @} + */ + +/** @defgroup COMP_LL_EF_Operation Operation on comparator instance + * @{ + */ + +/** + * @brief Enable comparator instance. + * @note After enable from off state, comparator requires a delay + * to reach reach propagation delay specification. + * Refer to device datasheet, parameter "tSTART". + * @rmtoll CSR EN LL_COMP_Enable + * @param COMPx Comparator instance + * @retval None + */ +__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx) +{ + SET_BIT(COMPx->CSR, COMP_CSR_EN); +} + +/** + * @brief Disable comparator instance. + * @rmtoll CSR EN LL_COMP_Disable + * @param COMPx Comparator instance + * @retval None + */ +__STATIC_INLINE void LL_COMP_Disable(COMP_TypeDef *COMPx) +{ + CLEAR_BIT(COMPx->CSR, COMP_CSR_EN); +} + +/** + * @brief Get comparator enable state + * (0: COMP is disabled, 1: COMP is enabled) + * @rmtoll CSR EN LL_COMP_IsEnabled + * @param COMPx Comparator instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_COMP_IsEnabled(COMP_TypeDef *COMPx) +{ + return ((READ_BIT(COMPx->CSR, COMP_CSR_EN) == (COMP_CSR_EN)) ? 1UL : 0UL); +} + +/** + * @brief Lock comparator instance. + * @note Once locked, comparator configuration can be accessed in read-only. + * @note The only way to unlock the comparator is a device hardware reset. + * @rmtoll CSR LOCK LL_COMP_Lock + * @param COMPx Comparator instance + * @retval None + */ +__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx) +{ + SET_BIT(COMPx->CSR, COMP_CSR_LOCK); +} + +/** + * @brief Get comparator lock state + * (0: COMP is unlocked, 1: COMP is locked). + * @note Once locked, comparator configuration can be accessed in read-only. + * @note The only way to unlock the comparator is a device hardware reset. + * @rmtoll CSR LOCK LL_COMP_IsLocked + * @param COMPx Comparator instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_COMP_IsLocked(COMP_TypeDef *COMPx) +{ + return ((READ_BIT(COMPx->CSR, COMP_CSR_LOCK) == (COMP_CSR_LOCK)) ? 1UL : 0UL); +} + +/** + * @brief Read comparator instance output level. + * @note The comparator output level depends on the selected polarity + * (Refer to function @ref LL_COMP_SetOutputPolarity()). + * If the comparator polarity is not inverted: + * - Comparator output is low when the input plus + * is at a lower voltage than the input minus + * - Comparator output is high when the input plus + * is at a higher voltage than the input minus + * If the comparator polarity is inverted: + * - Comparator output is high when the input plus + * is at a lower voltage than the input minus + * - Comparator output is low when the input plus + * is at a higher voltage than the input minus + * @rmtoll CSR VALUE LL_COMP_ReadOutputLevel + * @param COMPx Comparator instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_COMP_OUTPUT_LEVEL_LOW + * @arg @ref LL_COMP_OUTPUT_LEVEL_HIGH + */ +__STATIC_INLINE uint32_t LL_COMP_ReadOutputLevel(COMP_TypeDef *COMPx) +{ + return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_VALUE) + >> LL_COMP_OUTPUT_LEVEL_BITOFFSET_POS); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup COMP_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_COMP_DeInit(COMP_TypeDef *COMPx); +ErrorStatus LL_COMP_Init(COMP_TypeDef *COMPx, LL_COMP_InitTypeDef *COMP_InitStruct); +void LL_COMP_StructInit(LL_COMP_InitTypeDef *COMP_InitStruct); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* COMP1 || COMP2 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_COMP_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_cortex.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_cortex.h new file mode 100644 index 0000000..518e081 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_cortex.h @@ -0,0 +1,585 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_cortex.h + * @author MCD Application Team + * @brief Header file of CORTEX LL module. + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The LL CORTEX driver contains a set of generic APIs that can be + used by user: + (+) SYSTICK configuration used by LL_mDelay and LL_Init1msTick + functions + (+) Low power mode configuration (SCB register of Cortex-MCU) + (+) MPU API to configure and enable regions + (+) API to access to MCU info (CPUID register) + + @endverbatim + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_CORTEX_H +#define STM32G0xx_LL_CORTEX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +/** @defgroup CORTEX_LL CORTEX + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CORTEX_LL_Exported_Constants CORTEX Exported Constants + * @{ + */ + +/** @defgroup CORTEX_LL_EC_CLKSOURCE_HCLK SYSTICK Clock Source + * @{ + */ +#define LL_SYSTICK_CLKSOURCE_HCLK_DIV8 0x00000000U /*!< AHB clock divided by 8 selected as SysTick clock source.*/ +#define LL_SYSTICK_CLKSOURCE_HCLK SysTick_CTRL_CLKSOURCE_Msk /*!< AHB clock selected as SysTick clock source. */ +/** + * @} + */ + +#if __MPU_PRESENT + +/** @defgroup CORTEX_LL_EC_CTRL_HFNMI_PRIVDEF MPU Control + * @{ + */ +#define LL_MPU_CTRL_HFNMI_PRIVDEF_NONE 0x00000000U /*!< Disable NMI and privileged SW access */ +#define LL_MPU_CTRL_HARDFAULT_NMI MPU_CTRL_HFNMIENA_Msk /*!< Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers */ +#define LL_MPU_CTRL_PRIVILEGED_DEFAULT MPU_CTRL_PRIVDEFENA_Msk /*!< Enable privileged software access to default memory map */ +#define LL_MPU_CTRL_HFNMI_PRIVDEF (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) /*!< Enable NMI and privileged SW access */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_REGION MPU Region Number + * @{ + */ +#define LL_MPU_REGION_NUMBER0 0x00U /*!< REGION Number 0 */ +#define LL_MPU_REGION_NUMBER1 0x01U /*!< REGION Number 1 */ +#define LL_MPU_REGION_NUMBER2 0x02U /*!< REGION Number 2 */ +#define LL_MPU_REGION_NUMBER3 0x03U /*!< REGION Number 3 */ +#define LL_MPU_REGION_NUMBER4 0x04U /*!< REGION Number 4 */ +#define LL_MPU_REGION_NUMBER5 0x05U /*!< REGION Number 5 */ +#define LL_MPU_REGION_NUMBER6 0x06U /*!< REGION Number 6 */ +#define LL_MPU_REGION_NUMBER7 0x07U /*!< REGION Number 7 */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_REGION_SIZE MPU Region Size + * @{ + */ +#define LL_MPU_REGION_SIZE_256B (0x07U << MPU_RASR_SIZE_Pos) /*!< 256B Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_512B (0x08U << MPU_RASR_SIZE_Pos) /*!< 512B Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_1KB (0x09U << MPU_RASR_SIZE_Pos) /*!< 1KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_2KB (0x0AU << MPU_RASR_SIZE_Pos) /*!< 2KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_4KB (0x0BU << MPU_RASR_SIZE_Pos) /*!< 4KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_8KB (0x0CU << MPU_RASR_SIZE_Pos) /*!< 8KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_16KB (0x0DU << MPU_RASR_SIZE_Pos) /*!< 16KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_32KB (0x0EU << MPU_RASR_SIZE_Pos) /*!< 32KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_64KB (0x0FU << MPU_RASR_SIZE_Pos) /*!< 64KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_128KB (0x10U << MPU_RASR_SIZE_Pos) /*!< 128KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_256KB (0x11U << MPU_RASR_SIZE_Pos) /*!< 256KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_512KB (0x12U << MPU_RASR_SIZE_Pos) /*!< 512KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_1MB (0x13U << MPU_RASR_SIZE_Pos) /*!< 1MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_2MB (0x14U << MPU_RASR_SIZE_Pos) /*!< 2MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_4MB (0x15U << MPU_RASR_SIZE_Pos) /*!< 4MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_8MB (0x16U << MPU_RASR_SIZE_Pos) /*!< 8MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_16MB (0x17U << MPU_RASR_SIZE_Pos) /*!< 16MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_32MB (0x18U << MPU_RASR_SIZE_Pos) /*!< 32MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_64MB (0x19U << MPU_RASR_SIZE_Pos) /*!< 64MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_128MB (0x1AU << MPU_RASR_SIZE_Pos) /*!< 128MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_256MB (0x1BU << MPU_RASR_SIZE_Pos) /*!< 256MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_512MB (0x1CU << MPU_RASR_SIZE_Pos) /*!< 512MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_1GB (0x1DU << MPU_RASR_SIZE_Pos) /*!< 1GB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_2GB (0x1EU << MPU_RASR_SIZE_Pos) /*!< 2GB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_4GB (0x1FU << MPU_RASR_SIZE_Pos) /*!< 4GB Size of the MPU protection region */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_REGION_PRIVILEDGES MPU Region Privileges + * @{ + */ +#define LL_MPU_REGION_NO_ACCESS (0x00U << MPU_RASR_AP_Pos) /*!< No access*/ +#define LL_MPU_REGION_PRIV_RW (0x01U << MPU_RASR_AP_Pos) /*!< RW privileged (privileged access only)*/ +#define LL_MPU_REGION_PRIV_RW_URO (0x02U << MPU_RASR_AP_Pos) /*!< RW privileged - RO user (Write in a user program generates a fault) */ +#define LL_MPU_REGION_FULL_ACCESS (0x03U << MPU_RASR_AP_Pos) /*!< RW privileged & user (Full access) */ +#define LL_MPU_REGION_PRIV_RO (0x05U << MPU_RASR_AP_Pos) /*!< RO privileged (privileged read only)*/ +#define LL_MPU_REGION_PRIV_RO_URO (0x06U << MPU_RASR_AP_Pos) /*!< RO privileged & user (read only) */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_TEX MPU TEX Level + * @{ + */ +#define LL_MPU_TEX_LEVEL0 (0x00U << MPU_RASR_TEX_Pos) /*!< b000 for TEX bits */ +#define LL_MPU_TEX_LEVEL1 (0x01U << MPU_RASR_TEX_Pos) /*!< b001 for TEX bits */ +#define LL_MPU_TEX_LEVEL2 (0x02U << MPU_RASR_TEX_Pos) /*!< b010 for TEX bits */ +#define LL_MPU_TEX_LEVEL4 (0x04U << MPU_RASR_TEX_Pos) /*!< b100 for TEX bits */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_INSTRUCTION_ACCESS MPU Instruction Access + * @{ + */ +#define LL_MPU_INSTRUCTION_ACCESS_ENABLE 0x00U /*!< Instruction fetches enabled */ +#define LL_MPU_INSTRUCTION_ACCESS_DISABLE MPU_RASR_XN_Msk /*!< Instruction fetches disabled*/ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_SHAREABLE_ACCESS MPU Shareable Access + * @{ + */ +#define LL_MPU_ACCESS_SHAREABLE MPU_RASR_S_Msk /*!< Shareable memory attribute */ +#define LL_MPU_ACCESS_NOT_SHAREABLE 0x00U /*!< Not Shareable memory attribute */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_CACHEABLE_ACCESS MPU Cacheable Access + * @{ + */ +#define LL_MPU_ACCESS_CACHEABLE MPU_RASR_C_Msk /*!< Cacheable memory attribute */ +#define LL_MPU_ACCESS_NOT_CACHEABLE 0x00U /*!< Not Cacheable memory attribute */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_BUFFERABLE_ACCESS MPU Bufferable Access + * @{ + */ +#define LL_MPU_ACCESS_BUFFERABLE MPU_RASR_B_Msk /*!< Bufferable memory attribute */ +#define LL_MPU_ACCESS_NOT_BUFFERABLE 0x00U /*!< Not Bufferable memory attribute */ +/** + * @} + */ +#endif /* __MPU_PRESENT */ +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CORTEX_LL_Exported_Functions CORTEX Exported Functions + * @{ + */ + +/** @defgroup CORTEX_LL_EF_SYSTICK SYSTICK + * @{ + */ + +/** + * @brief This function checks if the Systick counter flag is active or not. + * @note It can be used in timeout function on application side. + * @rmtoll STK_CTRL COUNTFLAG LL_SYSTICK_IsActiveCounterFlag + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void) +{ + return (((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk)) ? 1UL : 0UL); +} + +/** + * @brief Configures the SysTick clock source + * @rmtoll STK_CTRL CLKSOURCE LL_SYSTICK_SetClkSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8 + * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK + * @retval None + */ +__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source) +{ + if (Source == LL_SYSTICK_CLKSOURCE_HCLK) + { + SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK); + } + else + { + CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK); + } +} + +/** + * @brief Get the SysTick clock source + * @rmtoll STK_CTRL CLKSOURCE LL_SYSTICK_GetClkSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8 + * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK + */ +__STATIC_INLINE uint32_t LL_SYSTICK_GetClkSource(void) +{ + return READ_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK); +} + +/** + * @brief Enable SysTick exception request + * @rmtoll STK_CTRL TICKINT LL_SYSTICK_EnableIT + * @retval None + */ +__STATIC_INLINE void LL_SYSTICK_EnableIT(void) +{ + SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk); +} + +/** + * @brief Disable SysTick exception request + * @rmtoll STK_CTRL TICKINT LL_SYSTICK_DisableIT + * @retval None + */ +__STATIC_INLINE void LL_SYSTICK_DisableIT(void) +{ + CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk); +} + +/** + * @brief Checks if the SYSTICK interrupt is enabled or disabled. + * @rmtoll STK_CTRL TICKINT LL_SYSTICK_IsEnabledIT + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSTICK_IsEnabledIT(void) +{ + return ((READ_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk) == (SysTick_CTRL_TICKINT_Msk)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup CORTEX_LL_EF_LOW_POWER_MODE LOW POWER MODE + * @{ + */ + +/** + * @brief Processor uses sleep as its low power mode + * @rmtoll SCB_SCR SLEEPDEEP LL_LPM_EnableSleep + * @retval None + */ +__STATIC_INLINE void LL_LPM_EnableSleep(void) +{ + /* Clear SLEEPDEEP bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); +} + +/** + * @brief Processor uses deep sleep as its low power mode + * @rmtoll SCB_SCR SLEEPDEEP LL_LPM_EnableDeepSleep + * @retval None + */ +__STATIC_INLINE void LL_LPM_EnableDeepSleep(void) +{ + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); +} + +/** + * @brief Configures sleep-on-exit when returning from Handler mode to Thread mode. + * @note Setting this bit to 1 enables an interrupt-driven application to avoid returning to an + * empty main application. + * @rmtoll SCB_SCR SLEEPONEXIT LL_LPM_EnableSleepOnExit + * @retval None + */ +__STATIC_INLINE void LL_LPM_EnableSleepOnExit(void) +{ + /* Set SLEEPONEXIT bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk)); +} + +/** + * @brief Do not sleep when returning to Thread mode. + * @rmtoll SCB_SCR SLEEPONEXIT LL_LPM_DisableSleepOnExit + * @retval None + */ +__STATIC_INLINE void LL_LPM_DisableSleepOnExit(void) +{ + /* Clear SLEEPONEXIT bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk)); +} + +/** + * @brief Enabled events and all interrupts, including disabled interrupts, can wakeup the + * processor. + * @rmtoll SCB_SCR SEVEONPEND LL_LPM_EnableEventOnPend + * @retval None + */ +__STATIC_INLINE void LL_LPM_EnableEventOnPend(void) +{ + /* Set SEVEONPEND bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk)); +} + +/** + * @brief Only enabled interrupts or events can wakeup the processor, disabled interrupts are + * excluded + * @rmtoll SCB_SCR SEVEONPEND LL_LPM_DisableEventOnPend + * @retval None + */ +__STATIC_INLINE void LL_LPM_DisableEventOnPend(void) +{ + /* Clear SEVEONPEND bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk)); +} + +/** + * @} + */ + +/** @defgroup CORTEX_LL_EF_MCU_INFO MCU INFO + * @{ + */ + +/** + * @brief Get Implementer code + * @rmtoll SCB_CPUID IMPLEMENTER LL_CPUID_GetImplementer + * @retval Value should be equal to 0x41 for ARM + */ +__STATIC_INLINE uint32_t LL_CPUID_GetImplementer(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_IMPLEMENTER_Msk) >> SCB_CPUID_IMPLEMENTER_Pos); +} + +/** + * @brief Get Variant number (The r value in the rnpn product revision identifier) + * @rmtoll SCB_CPUID VARIANT LL_CPUID_GetVariant + * @retval Value between 0 and 255 (0x0: revision 0) + */ +__STATIC_INLINE uint32_t LL_CPUID_GetVariant(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_VARIANT_Msk) >> SCB_CPUID_VARIANT_Pos); +} + +/** + * @brief Get Architecture number + * @rmtoll SCB_CPUID ARCHITECTURE LL_CPUID_GetArchitecture + * @retval Value should be equal to 0xC for Cortex-M0+ devices + */ +__STATIC_INLINE uint32_t LL_CPUID_GetArchitecture(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_ARCHITECTURE_Msk) >> SCB_CPUID_ARCHITECTURE_Pos); +} + +/** + * @brief Get Part number + * @rmtoll SCB_CPUID PARTNO LL_CPUID_GetParNo + * @retval Value should be equal to 0xC60 for Cortex-M0+ + */ +__STATIC_INLINE uint32_t LL_CPUID_GetParNo(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_PARTNO_Msk) >> SCB_CPUID_PARTNO_Pos); +} + +/** + * @brief Get Revision number (The p value in the rnpn product revision identifier, indicates patch release) + * @rmtoll SCB_CPUID REVISION LL_CPUID_GetRevision + * @retval Value between 0 and 255 (0x1: patch 1) + */ +__STATIC_INLINE uint32_t LL_CPUID_GetRevision(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_REVISION_Msk) >> SCB_CPUID_REVISION_Pos); +} + +/** + * @} + */ + +#if __MPU_PRESENT +/** @defgroup CORTEX_LL_EF_MPU MPU + * @{ + */ + +/** + * @brief Enable MPU with input options + * @rmtoll MPU_CTRL ENABLE LL_MPU_Enable + * @param Options This parameter can be one of the following values: + * @arg @ref LL_MPU_CTRL_HFNMI_PRIVDEF_NONE + * @arg @ref LL_MPU_CTRL_HARDFAULT_NMI + * @arg @ref LL_MPU_CTRL_PRIVILEGED_DEFAULT + * @arg @ref LL_MPU_CTRL_HFNMI_PRIVDEF + * @retval None + */ +__STATIC_INLINE void LL_MPU_Enable(uint32_t Options) +{ + /* Enable the MPU*/ + WRITE_REG(MPU->CTRL, (MPU_CTRL_ENABLE_Msk | Options)); + /* Ensure MPU settings take effects */ + __DSB(); + /* Sequence instruction fetches using update settings */ + __ISB(); +} + +/** + * @brief Disable MPU + * @rmtoll MPU_CTRL ENABLE LL_MPU_Disable + * @retval None + */ +__STATIC_INLINE void LL_MPU_Disable(void) +{ + /* Make sure outstanding transfers are done */ + __DMB(); + /* Disable MPU*/ + WRITE_REG(MPU->CTRL, 0U); +} + +/** + * @brief Check if MPU is enabled or not + * @rmtoll MPU_CTRL ENABLE LL_MPU_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_MPU_IsEnabled(void) +{ + return ((READ_BIT(MPU->CTRL, MPU_CTRL_ENABLE_Msk) == (MPU_CTRL_ENABLE_Msk)) ? 1UL : 0UL); +} + +/** + * @brief Enable a MPU region + * @rmtoll MPU_RASR ENABLE LL_MPU_EnableRegion + * @param Region This parameter can be one of the following values: + * @arg @ref LL_MPU_REGION_NUMBER0 + * @arg @ref LL_MPU_REGION_NUMBER1 + * @arg @ref LL_MPU_REGION_NUMBER2 + * @arg @ref LL_MPU_REGION_NUMBER3 + * @arg @ref LL_MPU_REGION_NUMBER4 + * @arg @ref LL_MPU_REGION_NUMBER5 + * @arg @ref LL_MPU_REGION_NUMBER6 + * @arg @ref LL_MPU_REGION_NUMBER7 + * @retval None + */ +__STATIC_INLINE void LL_MPU_EnableRegion(uint32_t Region) +{ + /* Set Region number */ + WRITE_REG(MPU->RNR, Region); + /* Enable the MPU region */ + SET_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk); +} + +/** + * @brief Configure and enable a region + * @rmtoll MPU_RNR REGION LL_MPU_ConfigRegion\n + * MPU_RBAR REGION LL_MPU_ConfigRegion\n + * MPU_RBAR ADDR LL_MPU_ConfigRegion\n + * MPU_RASR XN LL_MPU_ConfigRegion\n + * MPU_RASR AP LL_MPU_ConfigRegion\n + * MPU_RASR S LL_MPU_ConfigRegion\n + * MPU_RASR C LL_MPU_ConfigRegion\n + * MPU_RASR B LL_MPU_ConfigRegion\n + * MPU_RASR SIZE LL_MPU_ConfigRegion + * @param Region This parameter can be one of the following values: + * @arg @ref LL_MPU_REGION_NUMBER0 + * @arg @ref LL_MPU_REGION_NUMBER1 + * @arg @ref LL_MPU_REGION_NUMBER2 + * @arg @ref LL_MPU_REGION_NUMBER3 + * @arg @ref LL_MPU_REGION_NUMBER4 + * @arg @ref LL_MPU_REGION_NUMBER5 + * @arg @ref LL_MPU_REGION_NUMBER6 + * @arg @ref LL_MPU_REGION_NUMBER7 + * @param Address Value of region base address + * @param SubRegionDisable Sub-region disable value between Min_Data = 0x00 and Max_Data = 0xFF + * @param Attributes This parameter can be a combination of the following values: + * @arg @ref LL_MPU_REGION_SIZE_256B or @ref LL_MPU_REGION_SIZE_512B + * or @ref LL_MPU_REGION_SIZE_1KB or @ref LL_MPU_REGION_SIZE_2KB or @ref LL_MPU_REGION_SIZE_4KB or @ref LL_MPU_REGION_SIZE_8KB or @ref LL_MPU_REGION_SIZE_16KB + * or @ref LL_MPU_REGION_SIZE_32KB or @ref LL_MPU_REGION_SIZE_64KB or @ref LL_MPU_REGION_SIZE_128KB or @ref LL_MPU_REGION_SIZE_256KB or @ref LL_MPU_REGION_SIZE_512KB + * or @ref LL_MPU_REGION_SIZE_1MB or @ref LL_MPU_REGION_SIZE_2MB or @ref LL_MPU_REGION_SIZE_4MB or @ref LL_MPU_REGION_SIZE_8MB or @ref LL_MPU_REGION_SIZE_16MB + * or @ref LL_MPU_REGION_SIZE_32MB or @ref LL_MPU_REGION_SIZE_64MB or @ref LL_MPU_REGION_SIZE_128MB or @ref LL_MPU_REGION_SIZE_256MB or @ref LL_MPU_REGION_SIZE_512MB + * or @ref LL_MPU_REGION_SIZE_1GB or @ref LL_MPU_REGION_SIZE_2GB or @ref LL_MPU_REGION_SIZE_4GB + * @arg @ref LL_MPU_REGION_NO_ACCESS or @ref LL_MPU_REGION_PRIV_RW or @ref LL_MPU_REGION_PRIV_RW_URO or @ref LL_MPU_REGION_FULL_ACCESS + * or @ref LL_MPU_REGION_PRIV_RO or @ref LL_MPU_REGION_PRIV_RO_URO + * @arg @ref LL_MPU_TEX_LEVEL0 or @ref LL_MPU_TEX_LEVEL1 or @ref LL_MPU_TEX_LEVEL2 or @ref LL_MPU_TEX_LEVEL4 + * @arg @ref LL_MPU_INSTRUCTION_ACCESS_ENABLE or @ref LL_MPU_INSTRUCTION_ACCESS_DISABLE + * @arg @ref LL_MPU_ACCESS_SHAREABLE or @ref LL_MPU_ACCESS_NOT_SHAREABLE + * @arg @ref LL_MPU_ACCESS_CACHEABLE or @ref LL_MPU_ACCESS_NOT_CACHEABLE + * @arg @ref LL_MPU_ACCESS_BUFFERABLE or @ref LL_MPU_ACCESS_NOT_BUFFERABLE + * @retval None + */ +__STATIC_INLINE void LL_MPU_ConfigRegion(uint32_t Region, uint32_t SubRegionDisable, uint32_t Address, uint32_t Attributes) +{ + /* Set Region number */ + WRITE_REG(MPU->RNR, Region); + /* Set base address */ + WRITE_REG(MPU->RBAR, (Address & 0xFFFFFFE0U)); + /* Configure MPU */ + WRITE_REG(MPU->RASR, (MPU_RASR_ENABLE_Msk | Attributes | (SubRegionDisable << MPU_RASR_SRD_Pos))); +} + +/** + * @brief Disable a region + * @rmtoll MPU_RNR REGION LL_MPU_DisableRegion\n + * MPU_RASR ENABLE LL_MPU_DisableRegion + * @param Region This parameter can be one of the following values: + * @arg @ref LL_MPU_REGION_NUMBER0 + * @arg @ref LL_MPU_REGION_NUMBER1 + * @arg @ref LL_MPU_REGION_NUMBER2 + * @arg @ref LL_MPU_REGION_NUMBER3 + * @arg @ref LL_MPU_REGION_NUMBER4 + * @arg @ref LL_MPU_REGION_NUMBER5 + * @arg @ref LL_MPU_REGION_NUMBER6 + * @arg @ref LL_MPU_REGION_NUMBER7 + * @retval None + */ +__STATIC_INLINE void LL_MPU_DisableRegion(uint32_t Region) +{ + /* Set Region number */ + WRITE_REG(MPU->RNR, Region); + /* Disable the MPU region */ + CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk); +} + +/** + * @} + */ + +#endif /* __MPU_PRESENT */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_CORTEX_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_crc.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_crc.h new file mode 100644 index 0000000..14782f3 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_crc.h @@ -0,0 +1,461 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_crc.h + * @author MCD Application Team + * @brief Header file of CRC LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_CRC_H +#define STM32G0xx_LL_CRC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined(CRC) + +/** @defgroup CRC_LL CRC + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CRC_LL_Exported_Constants CRC Exported Constants + * @{ + */ + +/** @defgroup CRC_LL_EC_POLYLENGTH Polynomial length + * @{ + */ +#define LL_CRC_POLYLENGTH_32B 0x00000000U /*!< 32 bits Polynomial size */ +#define LL_CRC_POLYLENGTH_16B CRC_CR_POLYSIZE_0 /*!< 16 bits Polynomial size */ +#define LL_CRC_POLYLENGTH_8B CRC_CR_POLYSIZE_1 /*!< 8 bits Polynomial size */ +#define LL_CRC_POLYLENGTH_7B (CRC_CR_POLYSIZE_1 | CRC_CR_POLYSIZE_0) /*!< 7 bits Polynomial size */ +/** + * @} + */ + +/** @defgroup CRC_LL_EC_INDATA_REVERSE Input Data Reverse + * @{ + */ +#define LL_CRC_INDATA_REVERSE_NONE 0x00000000U /*!< Input Data bit order not affected */ +#define LL_CRC_INDATA_REVERSE_BYTE CRC_CR_REV_IN_0 /*!< Input Data bit reversal done by byte */ +#define LL_CRC_INDATA_REVERSE_HALFWORD CRC_CR_REV_IN_1 /*!< Input Data bit reversal done by half-word */ +#define LL_CRC_INDATA_REVERSE_WORD (CRC_CR_REV_IN_1 | CRC_CR_REV_IN_0) /*!< Input Data bit reversal done by word */ +/** + * @} + */ + +/** @defgroup CRC_LL_EC_OUTDATA_REVERSE Output Data Reverse + * @{ + */ +#define LL_CRC_OUTDATA_REVERSE_NONE 0x00000000U /*!< Output Data bit order not affected */ +#define LL_CRC_OUTDATA_REVERSE_BIT CRC_CR_REV_OUT /*!< Output Data bit reversal done by bit */ +/** + * @} + */ + +/** @defgroup CRC_LL_EC_Default_Polynomial_Value Default CRC generating polynomial value + * @brief Normal representation of this polynomial value is + * X^32 + X^26 + X^23 + X^22 + X^16 + X^12 + X^11 + X^10 +X^8 + X^7 + X^5 + X^4 + X^2 + X + 1 . + * @{ + */ +#define LL_CRC_DEFAULT_CRC32_POLY 0x04C11DB7U /*!< Default CRC generating polynomial value */ +/** + * @} + */ + +/** @defgroup CRC_LL_EC_Default_InitValue Default CRC computation initialization value + * @{ + */ +#define LL_CRC_DEFAULT_CRC_INITVALUE 0xFFFFFFFFU /*!< Default CRC computation initialization value */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup CRC_LL_Exported_Macros CRC Exported Macros + * @{ + */ + +/** @defgroup CRC_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in CRC register + * @param __INSTANCE__ CRC Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_CRC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, __VALUE__) + +/** + * @brief Read a value in CRC register + * @param __INSTANCE__ CRC Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_CRC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CRC_LL_Exported_Functions CRC Exported Functions + * @{ + */ + +/** @defgroup CRC_LL_EF_Configuration CRC Configuration functions + * @{ + */ + +/** + * @brief Reset the CRC calculation unit. + * @note If Programmable Initial CRC value feature + * is available, also set the Data Register to the value stored in the + * CRC_INIT register, otherwise, reset Data Register to its default value. + * @rmtoll CR RESET LL_CRC_ResetCRCCalculationUnit + * @param CRCx CRC Instance + * @retval None + */ +__STATIC_INLINE void LL_CRC_ResetCRCCalculationUnit(CRC_TypeDef *CRCx) +{ + SET_BIT(CRCx->CR, CRC_CR_RESET); +} + +/** + * @brief Configure size of the polynomial. + * @rmtoll CR POLYSIZE LL_CRC_SetPolynomialSize + * @param CRCx CRC Instance + * @param PolySize This parameter can be one of the following values: + * @arg @ref LL_CRC_POLYLENGTH_32B + * @arg @ref LL_CRC_POLYLENGTH_16B + * @arg @ref LL_CRC_POLYLENGTH_8B + * @arg @ref LL_CRC_POLYLENGTH_7B + * @retval None + */ +__STATIC_INLINE void LL_CRC_SetPolynomialSize(CRC_TypeDef *CRCx, uint32_t PolySize) +{ + MODIFY_REG(CRCx->CR, CRC_CR_POLYSIZE, PolySize); +} + +/** + * @brief Return size of the polynomial. + * @rmtoll CR POLYSIZE LL_CRC_GetPolynomialSize + * @param CRCx CRC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRC_POLYLENGTH_32B + * @arg @ref LL_CRC_POLYLENGTH_16B + * @arg @ref LL_CRC_POLYLENGTH_8B + * @arg @ref LL_CRC_POLYLENGTH_7B + */ +__STATIC_INLINE uint32_t LL_CRC_GetPolynomialSize(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_BIT(CRCx->CR, CRC_CR_POLYSIZE)); +} + +/** + * @brief Configure the reversal of the bit order of the input data + * @rmtoll CR REV_IN LL_CRC_SetInputDataReverseMode + * @param CRCx CRC Instance + * @param ReverseMode This parameter can be one of the following values: + * @arg @ref LL_CRC_INDATA_REVERSE_NONE + * @arg @ref LL_CRC_INDATA_REVERSE_BYTE + * @arg @ref LL_CRC_INDATA_REVERSE_HALFWORD + * @arg @ref LL_CRC_INDATA_REVERSE_WORD + * @retval None + */ +__STATIC_INLINE void LL_CRC_SetInputDataReverseMode(CRC_TypeDef *CRCx, uint32_t ReverseMode) +{ + MODIFY_REG(CRCx->CR, CRC_CR_REV_IN, ReverseMode); +} + +/** + * @brief Return type of reversal for input data bit order + * @rmtoll CR REV_IN LL_CRC_GetInputDataReverseMode + * @param CRCx CRC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRC_INDATA_REVERSE_NONE + * @arg @ref LL_CRC_INDATA_REVERSE_BYTE + * @arg @ref LL_CRC_INDATA_REVERSE_HALFWORD + * @arg @ref LL_CRC_INDATA_REVERSE_WORD + */ +__STATIC_INLINE uint32_t LL_CRC_GetInputDataReverseMode(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_BIT(CRCx->CR, CRC_CR_REV_IN)); +} + +/** + * @brief Configure the reversal of the bit order of the Output data + * @rmtoll CR REV_OUT LL_CRC_SetOutputDataReverseMode + * @param CRCx CRC Instance + * @param ReverseMode This parameter can be one of the following values: + * @arg @ref LL_CRC_OUTDATA_REVERSE_NONE + * @arg @ref LL_CRC_OUTDATA_REVERSE_BIT + * @retval None + */ +__STATIC_INLINE void LL_CRC_SetOutputDataReverseMode(CRC_TypeDef *CRCx, uint32_t ReverseMode) +{ + MODIFY_REG(CRCx->CR, CRC_CR_REV_OUT, ReverseMode); +} + +/** + * @brief Return type of reversal of the bit order of the Output data + * @rmtoll CR REV_OUT LL_CRC_GetOutputDataReverseMode + * @param CRCx CRC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRC_OUTDATA_REVERSE_NONE + * @arg @ref LL_CRC_OUTDATA_REVERSE_BIT + */ +__STATIC_INLINE uint32_t LL_CRC_GetOutputDataReverseMode(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_BIT(CRCx->CR, CRC_CR_REV_OUT)); +} + +/** + * @brief Initialize the Programmable initial CRC value. + * @note If the CRC size is less than 32 bits, the least significant bits + * are used to write the correct value + * @note LL_CRC_DEFAULT_CRC_INITVALUE could be used as value for InitCrc parameter. + * @rmtoll INIT INIT LL_CRC_SetInitialData + * @param CRCx CRC Instance + * @param InitCrc Value to be programmed in Programmable initial CRC value register + * @retval None + */ +__STATIC_INLINE void LL_CRC_SetInitialData(CRC_TypeDef *CRCx, uint32_t InitCrc) +{ + WRITE_REG(CRCx->INIT, InitCrc); +} + +/** + * @brief Return current Initial CRC value. + * @note If the CRC size is less than 32 bits, the least significant bits + * are used to read the correct value + * @rmtoll INIT INIT LL_CRC_GetInitialData + * @param CRCx CRC Instance + * @retval Value programmed in Programmable initial CRC value register + */ +__STATIC_INLINE uint32_t LL_CRC_GetInitialData(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_REG(CRCx->INIT)); +} + +/** + * @brief Initialize the Programmable polynomial value + * (coefficients of the polynomial to be used for CRC calculation). + * @note LL_CRC_DEFAULT_CRC32_POLY could be used as value for PolynomCoef parameter. + * @note Please check Reference Manual and existing Errata Sheets, + * regarding possible limitations for Polynomial values usage. + * For example, for a polynomial of degree 7, X^7 + X^6 + X^5 + X^2 + 1 is written 0x65 + * @rmtoll POL POL LL_CRC_SetPolynomialCoef + * @param CRCx CRC Instance + * @param PolynomCoef Value to be programmed in Programmable Polynomial value register + * @retval None + */ +__STATIC_INLINE void LL_CRC_SetPolynomialCoef(CRC_TypeDef *CRCx, uint32_t PolynomCoef) +{ + WRITE_REG(CRCx->POL, PolynomCoef); +} + +/** + * @brief Return current Programmable polynomial value + * @note Please check Reference Manual and existing Errata Sheets, + * regarding possible limitations for Polynomial values usage. + * For example, for a polynomial of degree 7, X^7 + X^6 + X^5 + X^2 + 1 is written 0x65 + * @rmtoll POL POL LL_CRC_GetPolynomialCoef + * @param CRCx CRC Instance + * @retval Value programmed in Programmable Polynomial value register + */ +__STATIC_INLINE uint32_t LL_CRC_GetPolynomialCoef(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_REG(CRCx->POL)); +} + +/** + * @} + */ + +/** @defgroup CRC_LL_EF_Data_Management Data_Management + * @{ + */ + +/** + * @brief Write given 32-bit data to the CRC calculator + * @rmtoll DR DR LL_CRC_FeedData32 + * @param CRCx CRC Instance + * @param InData value to be provided to CRC calculator between between Min_Data=0 and Max_Data=0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_CRC_FeedData32(CRC_TypeDef *CRCx, uint32_t InData) +{ + WRITE_REG(CRCx->DR, InData); +} + +/** + * @brief Write given 16-bit data to the CRC calculator + * @rmtoll DR DR LL_CRC_FeedData16 + * @param CRCx CRC Instance + * @param InData 16 bit value to be provided to CRC calculator between between Min_Data=0 and Max_Data=0xFFFF + * @retval None + */ +__STATIC_INLINE void LL_CRC_FeedData16(CRC_TypeDef *CRCx, uint16_t InData) +{ + __IO uint16_t *pReg; + + pReg = (__IO uint16_t *)(__IO void *)(&CRCx->DR); /* Derogation MisraC2012 R.11.5 */ + *pReg = InData; +} + +/** + * @brief Write given 8-bit data to the CRC calculator + * @rmtoll DR DR LL_CRC_FeedData8 + * @param CRCx CRC Instance + * @param InData 8 bit value to be provided to CRC calculator between between Min_Data=0 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_CRC_FeedData8(CRC_TypeDef *CRCx, uint8_t InData) +{ + *(uint8_t __IO *)(&CRCx->DR) = (uint8_t) InData; +} + +/** + * @brief Return current CRC calculation result. 32 bits value is returned. + * @rmtoll DR DR LL_CRC_ReadData32 + * @param CRCx CRC Instance + * @retval Current CRC calculation result as stored in CRC_DR register (32 bits). + */ +__STATIC_INLINE uint32_t LL_CRC_ReadData32(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_REG(CRCx->DR)); +} + +/** + * @brief Return current CRC calculation result. 16 bits value is returned. + * @note This function is expected to be used in a 16 bits CRC polynomial size context. + * @rmtoll DR DR LL_CRC_ReadData16 + * @param CRCx CRC Instance + * @retval Current CRC calculation result as stored in CRC_DR register (16 bits). + */ +__STATIC_INLINE uint16_t LL_CRC_ReadData16(CRC_TypeDef *CRCx) +{ + return (uint16_t)READ_REG(CRCx->DR); +} + +/** + * @brief Return current CRC calculation result. 8 bits value is returned. + * @note This function is expected to be used in a 8 bits CRC polynomial size context. + * @rmtoll DR DR LL_CRC_ReadData8 + * @param CRCx CRC Instance + * @retval Current CRC calculation result as stored in CRC_DR register (8 bits). + */ +__STATIC_INLINE uint8_t LL_CRC_ReadData8(CRC_TypeDef *CRCx) +{ + return (uint8_t)READ_REG(CRCx->DR); +} + +/** + * @brief Return current CRC calculation result. 7 bits value is returned. + * @note This function is expected to be used in a 7 bits CRC polynomial size context. + * @rmtoll DR DR LL_CRC_ReadData7 + * @param CRCx CRC Instance + * @retval Current CRC calculation result as stored in CRC_DR register (7 bits). + */ +__STATIC_INLINE uint8_t LL_CRC_ReadData7(CRC_TypeDef *CRCx) +{ + return (uint8_t)(READ_REG(CRCx->DR) & 0x7FU); +} + +/** + * @brief Return data stored in the Independent Data(IDR) register. + * @note This register can be used as a temporary storage location for one 32-bit long data. + * @rmtoll IDR IDR LL_CRC_Read_IDR + * @param CRCx CRC Instance + * @retval Value stored in CRC_IDR register (General-purpose 32-bit data register). + */ +__STATIC_INLINE uint32_t LL_CRC_Read_IDR(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_REG(CRCx->IDR)); +} + +/** + * @brief Store data in the Independent Data(IDR) register. + * @note This register can be used as a temporary storage location for one 32-bit long data. + * @rmtoll IDR IDR LL_CRC_Write_IDR + * @param CRCx CRC Instance + * @param InData value to be stored in CRC_IDR register (32-bit) between Min_Data=0 and Max_Data=0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_CRC_Write_IDR(CRC_TypeDef *CRCx, uint32_t InData) +{ + *((uint32_t __IO *)(&CRCx->IDR)) = (uint32_t) InData; +} +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup CRC_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_CRC_DeInit(CRC_TypeDef *CRCx); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(CRC) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_CRC_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_crs.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_crs.h new file mode 100644 index 0000000..9c96713 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_crs.h @@ -0,0 +1,780 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_crs.h + * @author MCD Application Team + * @brief Header file of CRS LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2019 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_CRS_H +#define STM32G0xx_LL_CRS_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined(CRS) + +/** @defgroup CRS_LL CRS + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CRS_LL_Exported_Constants CRS Exported Constants + * @{ + */ + +/** @defgroup CRS_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_CRS_ReadReg function + * @{ + */ +#define LL_CRS_ISR_SYNCOKF CRS_ISR_SYNCOKF +#define LL_CRS_ISR_SYNCWARNF CRS_ISR_SYNCWARNF +#define LL_CRS_ISR_ERRF CRS_ISR_ERRF +#define LL_CRS_ISR_ESYNCF CRS_ISR_ESYNCF +#define LL_CRS_ISR_SYNCERR CRS_ISR_SYNCERR +#define LL_CRS_ISR_SYNCMISS CRS_ISR_SYNCMISS +#define LL_CRS_ISR_TRIMOVF CRS_ISR_TRIMOVF +/** + * @} + */ + +/** @defgroup CRS_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_CRS_ReadReg and LL_CRS_WriteReg functions + * @{ + */ +#define LL_CRS_CR_SYNCOKIE CRS_CR_SYNCOKIE +#define LL_CRS_CR_SYNCWARNIE CRS_CR_SYNCWARNIE +#define LL_CRS_CR_ERRIE CRS_CR_ERRIE +#define LL_CRS_CR_ESYNCIE CRS_CR_ESYNCIE +/** + * @} + */ + +/** @defgroup CRS_LL_EC_SYNC_DIV Synchronization Signal Divider + * @{ + */ +#define LL_CRS_SYNC_DIV_1 0x00000000U /*!< Synchro Signal not divided (default) */ +#define LL_CRS_SYNC_DIV_2 CRS_CFGR_SYNCDIV_0 /*!< Synchro Signal divided by 2 */ +#define LL_CRS_SYNC_DIV_4 CRS_CFGR_SYNCDIV_1 /*!< Synchro Signal divided by 4 */ +#define LL_CRS_SYNC_DIV_8 (CRS_CFGR_SYNCDIV_1 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 8 */ +#define LL_CRS_SYNC_DIV_16 CRS_CFGR_SYNCDIV_2 /*!< Synchro Signal divided by 16 */ +#define LL_CRS_SYNC_DIV_32 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 32 */ +#define LL_CRS_SYNC_DIV_64 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_1) /*!< Synchro Signal divided by 64 */ +#define LL_CRS_SYNC_DIV_128 CRS_CFGR_SYNCDIV /*!< Synchro Signal divided by 128 */ +/** + * @} + */ + +/** @defgroup CRS_LL_EC_SYNC_SOURCE Synchronization Signal Source + * @{ + */ +#define LL_CRS_SYNC_SOURCE_GPIO 0x00000000U /*!< Synchro Signal source GPIO */ +#define LL_CRS_SYNC_SOURCE_LSE CRS_CFGR_SYNCSRC_0 /*!< Synchro Signal source LSE */ +#define LL_CRS_SYNC_SOURCE_USB CRS_CFGR_SYNCSRC_1 /*!< Synchro Signal source USB SOF (default)*/ +/** + * @} + */ + +/** @defgroup CRS_LL_EC_SYNC_POLARITY Synchronization Signal Polarity + * @{ + */ +#define LL_CRS_SYNC_POLARITY_RISING 0x00000000U /*!< Synchro Active on rising edge (default) */ +#define LL_CRS_SYNC_POLARITY_FALLING CRS_CFGR_SYNCPOL /*!< Synchro Active on falling edge */ +/** + * @} + */ + +/** @defgroup CRS_LL_EC_FREQERRORDIR Frequency Error Direction + * @{ + */ +#define LL_CRS_FREQ_ERROR_DIR_UP 0x00000000U /*!< Upcounting direction, the actual frequency is above the target */ +#define LL_CRS_FREQ_ERROR_DIR_DOWN CRS_ISR_FEDIR /*!< Downcounting direction, the actual frequency is below the target */ +/** + * @} + */ + +/** @defgroup CRS_LL_EC_DEFAULTVALUES Default Values + * @{ + */ +/** + * @brief Reset value of the RELOAD field + * @note The reset value of the RELOAD field corresponds to a target frequency of 48 MHz + * and a synchronization signal frequency of 1 kHz (SOF signal from USB) + */ +#define LL_CRS_RELOADVALUE_DEFAULT 0x0000BB7FU + +/** + * @brief Reset value of Frequency error limit. + */ +#define LL_CRS_ERRORLIMIT_DEFAULT 0x00000022U + +/** + * @brief Reset value of the HSI48 Calibration field + * @note The default value is 64, which corresponds to the middle of the trimming interval. + * The trimming step is specified in the product datasheet. + * A higher TRIM value corresponds to a higher output frequency. + */ +#define LL_CRS_HSI48CALIBRATION_DEFAULT 0x00000040U +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup CRS_LL_Exported_Macros CRS Exported Macros + * @{ + */ + +/** @defgroup CRS_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in CRS register + * @param __INSTANCE__ CRS Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_CRS_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in CRS register + * @param __INSTANCE__ CRS Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_CRS_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup CRS_LL_EM_Exported_Macros_Calculate_Reload Exported_Macros_Calculate_Reload + * @{ + */ + +/** + * @brief Macro to calculate reload value to be set in CRS register according to target and sync frequencies + * @note The RELOAD value should be selected according to the ratio between + * the target frequency and the frequency of the synchronization source after + * prescaling. It is then decreased by one in order to reach the expected + * synchronization on the zero value. The formula is the following: + * RELOAD = (fTARGET / fSYNC) -1 + * @param __FTARGET__ Target frequency (value in Hz) + * @param __FSYNC__ Synchronization signal frequency (value in Hz) + * @retval Reload value (in Hz) + */ +#define __LL_CRS_CALC_CALCULATE_RELOADVALUE(__FTARGET__, __FSYNC__) (((__FTARGET__) / (__FSYNC__)) - 1U) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CRS_LL_Exported_Functions CRS Exported Functions + * @{ + */ + +/** @defgroup CRS_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Enable Frequency error counter + * @note When this bit is set, the CRS_CFGR register is write-protected and cannot be modified + * @rmtoll CR CEN LL_CRS_EnableFreqErrorCounter + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableFreqErrorCounter(void) +{ + SET_BIT(CRS->CR, CRS_CR_CEN); +} + +/** + * @brief Disable Frequency error counter + * @rmtoll CR CEN LL_CRS_DisableFreqErrorCounter + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableFreqErrorCounter(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_CEN); +} + +/** + * @brief Check if Frequency error counter is enabled or not + * @rmtoll CR CEN LL_CRS_IsEnabledFreqErrorCounter + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledFreqErrorCounter(void) +{ + return ((READ_BIT(CRS->CR, CRS_CR_CEN) == (CRS_CR_CEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable Automatic trimming counter + * @rmtoll CR AUTOTRIMEN LL_CRS_EnableAutoTrimming + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableAutoTrimming(void) +{ + SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN); +} + +/** + * @brief Disable Automatic trimming counter + * @rmtoll CR AUTOTRIMEN LL_CRS_DisableAutoTrimming + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableAutoTrimming(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_AUTOTRIMEN); +} + +/** + * @brief Check if Automatic trimming is enabled or not + * @rmtoll CR AUTOTRIMEN LL_CRS_IsEnabledAutoTrimming + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledAutoTrimming(void) +{ + return ((READ_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) == (CRS_CR_AUTOTRIMEN)) ? 1UL : 0UL); +} + +/** + * @brief Set HSI48 oscillator smooth trimming + * @note When the AUTOTRIMEN bit is set, this field is controlled by hardware and is read-only + * @rmtoll CR TRIM LL_CRS_SetHSI48SmoothTrimming + * @param Value a number between Min_Data = 0 and Max_Data = 127 + * @note Default value can be set thanks to @ref LL_CRS_HSI48CALIBRATION_DEFAULT + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetHSI48SmoothTrimming(uint32_t Value) +{ + MODIFY_REG(CRS->CR, CRS_CR_TRIM, Value << CRS_CR_TRIM_Pos); +} + +/** + * @brief Get HSI48 oscillator smooth trimming + * @rmtoll CR TRIM LL_CRS_GetHSI48SmoothTrimming + * @retval a number between Min_Data = 0 and Max_Data = 127 + */ +__STATIC_INLINE uint32_t LL_CRS_GetHSI48SmoothTrimming(void) +{ + return (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos); +} + +/** + * @brief Set counter reload value + * @rmtoll CFGR RELOAD LL_CRS_SetReloadCounter + * @param Value a number between Min_Data = 0 and Max_Data = 0xFFFF + * @note Default value can be set thanks to @ref LL_CRS_RELOADVALUE_DEFAULT + * Otherwise it can be calculated in using macro @ref __LL_CRS_CALC_CALCULATE_RELOADVALUE (_FTARGET_, _FSYNC_) + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetReloadCounter(uint32_t Value) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_RELOAD, Value); +} + +/** + * @brief Get counter reload value + * @rmtoll CFGR RELOAD LL_CRS_GetReloadCounter + * @retval a number between Min_Data = 0 and Max_Data = 0xFFFF + */ +__STATIC_INLINE uint32_t LL_CRS_GetReloadCounter(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD)); +} + +/** + * @brief Set frequency error limit + * @rmtoll CFGR FELIM LL_CRS_SetFreqErrorLimit + * @param Value a number between Min_Data = 0 and Max_Data = 255 + * @note Default value can be set thanks to @ref LL_CRS_ERRORLIMIT_DEFAULT + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetFreqErrorLimit(uint32_t Value) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_CFGR_FELIM_Pos); +} + +/** + * @brief Get frequency error limit + * @rmtoll CFGR FELIM LL_CRS_GetFreqErrorLimit + * @retval A number between Min_Data = 0 and Max_Data = 255 + */ +__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorLimit(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_CFGR_FELIM_Pos); +} + +/** + * @brief Set division factor for SYNC signal + * @rmtoll CFGR SYNCDIV LL_CRS_SetSyncDivider + * @param Divider This parameter can be one of the following values: + * @arg @ref LL_CRS_SYNC_DIV_1 + * @arg @ref LL_CRS_SYNC_DIV_2 + * @arg @ref LL_CRS_SYNC_DIV_4 + * @arg @ref LL_CRS_SYNC_DIV_8 + * @arg @ref LL_CRS_SYNC_DIV_16 + * @arg @ref LL_CRS_SYNC_DIV_32 + * @arg @ref LL_CRS_SYNC_DIV_64 + * @arg @ref LL_CRS_SYNC_DIV_128 + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetSyncDivider(uint32_t Divider) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCDIV, Divider); +} + +/** + * @brief Get division factor for SYNC signal + * @rmtoll CFGR SYNCDIV LL_CRS_GetSyncDivider + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRS_SYNC_DIV_1 + * @arg @ref LL_CRS_SYNC_DIV_2 + * @arg @ref LL_CRS_SYNC_DIV_4 + * @arg @ref LL_CRS_SYNC_DIV_8 + * @arg @ref LL_CRS_SYNC_DIV_16 + * @arg @ref LL_CRS_SYNC_DIV_32 + * @arg @ref LL_CRS_SYNC_DIV_64 + * @arg @ref LL_CRS_SYNC_DIV_128 + */ +__STATIC_INLINE uint32_t LL_CRS_GetSyncDivider(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCDIV)); +} + +/** + * @brief Set SYNC signal source + * @rmtoll CFGR SYNCSRC LL_CRS_SetSyncSignalSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_CRS_SYNC_SOURCE_GPIO + * @arg @ref LL_CRS_SYNC_SOURCE_LSE + * @arg @ref LL_CRS_SYNC_SOURCE_USB + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetSyncSignalSource(uint32_t Source) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCSRC, Source); +} + +/** + * @brief Get SYNC signal source + * @rmtoll CFGR SYNCSRC LL_CRS_GetSyncSignalSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRS_SYNC_SOURCE_GPIO + * @arg @ref LL_CRS_SYNC_SOURCE_LSE + * @arg @ref LL_CRS_SYNC_SOURCE_USB + */ +__STATIC_INLINE uint32_t LL_CRS_GetSyncSignalSource(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCSRC)); +} + +/** + * @brief Set input polarity for the SYNC signal source + * @rmtoll CFGR SYNCPOL LL_CRS_SetSyncPolarity + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_CRS_SYNC_POLARITY_RISING + * @arg @ref LL_CRS_SYNC_POLARITY_FALLING + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetSyncPolarity(uint32_t Polarity) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCPOL, Polarity); +} + +/** + * @brief Get input polarity for the SYNC signal source + * @rmtoll CFGR SYNCPOL LL_CRS_GetSyncPolarity + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRS_SYNC_POLARITY_RISING + * @arg @ref LL_CRS_SYNC_POLARITY_FALLING + */ +__STATIC_INLINE uint32_t LL_CRS_GetSyncPolarity(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCPOL)); +} + +/** + * @brief Configure CRS for the synchronization + * @rmtoll CR TRIM LL_CRS_ConfigSynchronization\n + * CFGR RELOAD LL_CRS_ConfigSynchronization\n + * CFGR FELIM LL_CRS_ConfigSynchronization\n + * CFGR SYNCDIV LL_CRS_ConfigSynchronization\n + * CFGR SYNCSRC LL_CRS_ConfigSynchronization\n + * CFGR SYNCPOL LL_CRS_ConfigSynchronization + * @param HSI48CalibrationValue a number between Min_Data = 0 and Max_Data = 127 + * @param ErrorLimitValue a number between Min_Data = 0 and Max_Data = 0xFFFF + * @param ReloadValue a number between Min_Data = 0 and Max_Data = 255 + * @param Settings This parameter can be a combination of the following values: + * @arg @ref LL_CRS_SYNC_DIV_1 or @ref LL_CRS_SYNC_DIV_2 or @ref LL_CRS_SYNC_DIV_4 or @ref LL_CRS_SYNC_DIV_8 + * or @ref LL_CRS_SYNC_DIV_16 or @ref LL_CRS_SYNC_DIV_32 or @ref LL_CRS_SYNC_DIV_64 or @ref LL_CRS_SYNC_DIV_128 + * @arg @ref LL_CRS_SYNC_SOURCE_GPIO or @ref LL_CRS_SYNC_SOURCE_LSE or @ref LL_CRS_SYNC_SOURCE_USB + * @arg @ref LL_CRS_SYNC_POLARITY_RISING or @ref LL_CRS_SYNC_POLARITY_FALLING + * @retval None + */ +__STATIC_INLINE void LL_CRS_ConfigSynchronization(uint32_t HSI48CalibrationValue, uint32_t ErrorLimitValue, uint32_t ReloadValue, uint32_t Settings) +{ + MODIFY_REG(CRS->CR, CRS_CR_TRIM, HSI48CalibrationValue); + MODIFY_REG(CRS->CFGR, + CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, + ReloadValue | (ErrorLimitValue << CRS_CFGR_FELIM_Pos) | Settings); +} + +/** + * @} + */ + +/** @defgroup CRS_LL_EF_CRS_Management CRS_Management + * @{ + */ + +/** + * @brief Generate software SYNC event + * @rmtoll CR SWSYNC LL_CRS_GenerateEvent_SWSYNC + * @retval None + */ +__STATIC_INLINE void LL_CRS_GenerateEvent_SWSYNC(void) +{ + SET_BIT(CRS->CR, CRS_CR_SWSYNC); +} + +/** + * @brief Get the frequency error direction latched in the time of the last + * SYNC event + * @rmtoll ISR FEDIR LL_CRS_GetFreqErrorDirection + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRS_FREQ_ERROR_DIR_UP + * @arg @ref LL_CRS_FREQ_ERROR_DIR_DOWN + */ +__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorDirection(void) +{ + return (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR)); +} + +/** + * @brief Get the frequency error counter value latched in the time of the last SYNC event + * @rmtoll ISR FECAP LL_CRS_GetFreqErrorCapture + * @retval A number between Min_Data = 0x0000 and Max_Data = 0xFFFF + */ +__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorCapture(void) +{ + return (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos); +} + +/** + * @} + */ + +/** @defgroup CRS_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Check if SYNC event OK signal occurred or not + * @rmtoll ISR SYNCOKF LL_CRS_IsActiveFlag_SYNCOK + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCOK(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCOKF) == (CRS_ISR_SYNCOKF)) ? 1UL : 0UL); +} + +/** + * @brief Check if SYNC warning signal occurred or not + * @rmtoll ISR SYNCWARNF LL_CRS_IsActiveFlag_SYNCWARN + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCWARN(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCWARNF) == (CRS_ISR_SYNCWARNF)) ? 1UL : 0UL); +} + +/** + * @brief Check if Synchronization or trimming error signal occurred or not + * @rmtoll ISR ERRF LL_CRS_IsActiveFlag_ERR + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ERR(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_ERRF) == (CRS_ISR_ERRF)) ? 1UL : 0UL); +} + +/** + * @brief Check if Expected SYNC signal occurred or not + * @rmtoll ISR ESYNCF LL_CRS_IsActiveFlag_ESYNC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ESYNC(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_ESYNCF) == (CRS_ISR_ESYNCF)) ? 1UL : 0UL); +} + +/** + * @brief Check if SYNC error signal occurred or not + * @rmtoll ISR SYNCERR LL_CRS_IsActiveFlag_SYNCERR + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCERR(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCERR) == (CRS_ISR_SYNCERR)) ? 1UL : 0UL); +} + +/** + * @brief Check if SYNC missed error signal occurred or not + * @rmtoll ISR SYNCMISS LL_CRS_IsActiveFlag_SYNCMISS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCMISS(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCMISS) == (CRS_ISR_SYNCMISS)) ? 1UL : 0UL); +} + +/** + * @brief Check if Trimming overflow or underflow occurred or not + * @rmtoll ISR TRIMOVF LL_CRS_IsActiveFlag_TRIMOVF + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_TRIMOVF(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_TRIMOVF) == (CRS_ISR_TRIMOVF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the SYNC event OK flag + * @rmtoll ICR SYNCOKC LL_CRS_ClearFlag_SYNCOK + * @retval None + */ +__STATIC_INLINE void LL_CRS_ClearFlag_SYNCOK(void) +{ + WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC); +} + +/** + * @brief Clear the SYNC warning flag + * @rmtoll ICR SYNCWARNC LL_CRS_ClearFlag_SYNCWARN + * @retval None + */ +__STATIC_INLINE void LL_CRS_ClearFlag_SYNCWARN(void) +{ + WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC); +} + +/** + * @brief Clear TRIMOVF, SYNCMISS and SYNCERR bits and consequently also + * the ERR flag + * @rmtoll ICR ERRC LL_CRS_ClearFlag_ERR + * @retval None + */ +__STATIC_INLINE void LL_CRS_ClearFlag_ERR(void) +{ + WRITE_REG(CRS->ICR, CRS_ICR_ERRC); +} + +/** + * @brief Clear Expected SYNC flag + * @rmtoll ICR ESYNCC LL_CRS_ClearFlag_ESYNC + * @retval None + */ +__STATIC_INLINE void LL_CRS_ClearFlag_ESYNC(void) +{ + WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC); +} + +/** + * @} + */ + +/** @defgroup CRS_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable SYNC event OK interrupt + * @rmtoll CR SYNCOKIE LL_CRS_EnableIT_SYNCOK + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableIT_SYNCOK(void) +{ + SET_BIT(CRS->CR, CRS_CR_SYNCOKIE); +} + +/** + * @brief Disable SYNC event OK interrupt + * @rmtoll CR SYNCOKIE LL_CRS_DisableIT_SYNCOK + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableIT_SYNCOK(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_SYNCOKIE); +} + +/** + * @brief Check if SYNC event OK interrupt is enabled or not + * @rmtoll CR SYNCOKIE LL_CRS_IsEnabledIT_SYNCOK + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_SYNCOK(void) +{ + return ((READ_BIT(CRS->CR, CRS_CR_SYNCOKIE) == (CRS_CR_SYNCOKIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable SYNC warning interrupt + * @rmtoll CR SYNCWARNIE LL_CRS_EnableIT_SYNCWARN + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableIT_SYNCWARN(void) +{ + SET_BIT(CRS->CR, CRS_CR_SYNCWARNIE); +} + +/** + * @brief Disable SYNC warning interrupt + * @rmtoll CR SYNCWARNIE LL_CRS_DisableIT_SYNCWARN + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableIT_SYNCWARN(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_SYNCWARNIE); +} + +/** + * @brief Check if SYNC warning interrupt is enabled or not + * @rmtoll CR SYNCWARNIE LL_CRS_IsEnabledIT_SYNCWARN + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_SYNCWARN(void) +{ + return ((READ_BIT(CRS->CR, CRS_CR_SYNCWARNIE) == (CRS_CR_SYNCWARNIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Synchronization or trimming error interrupt + * @rmtoll CR ERRIE LL_CRS_EnableIT_ERR + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableIT_ERR(void) +{ + SET_BIT(CRS->CR, CRS_CR_ERRIE); +} + +/** + * @brief Disable Synchronization or trimming error interrupt + * @rmtoll CR ERRIE LL_CRS_DisableIT_ERR + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableIT_ERR(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_ERRIE); +} + +/** + * @brief Check if Synchronization or trimming error interrupt is enabled or not + * @rmtoll CR ERRIE LL_CRS_IsEnabledIT_ERR + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_ERR(void) +{ + return ((READ_BIT(CRS->CR, CRS_CR_ERRIE) == (CRS_CR_ERRIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Expected SYNC interrupt + * @rmtoll CR ESYNCIE LL_CRS_EnableIT_ESYNC + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableIT_ESYNC(void) +{ + SET_BIT(CRS->CR, CRS_CR_ESYNCIE); +} + +/** + * @brief Disable Expected SYNC interrupt + * @rmtoll CR ESYNCIE LL_CRS_DisableIT_ESYNC + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableIT_ESYNC(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_ESYNCIE); +} + +/** + * @brief Check if Expected SYNC interrupt is enabled or not + * @rmtoll CR ESYNCIE LL_CRS_IsEnabledIT_ESYNC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_ESYNC(void) +{ + return ((READ_BIT(CRS->CR, CRS_CR_ESYNCIE) == (CRS_CR_ESYNCIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup CRS_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_CRS_DeInit(void); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(CRS) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_CRS_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_dac.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_dac.h new file mode 100644 index 0000000..d7938e0 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_dac.h @@ -0,0 +1,1801 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_dac.h + * @author MCD Application Team + * @brief Header file of DAC LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_DAC_H +#define STM32G0xx_LL_DAC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined(DAC1) + +/** @defgroup DAC_LL DAC + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup DAC_LL_Private_Constants DAC Private Constants + * @{ + */ + +/* Internal masks for DAC channels definition */ +/* To select into literal LL_DAC_CHANNEL_x the relevant bits for: */ +/* - channel bits position into registers CR, MCR, CCR, SHHR, SHRR */ +/* - channel bits position into register SWTRIG */ +/* - channel register offset of data holding register DHRx */ +/* - channel register offset of data output register DORx */ +/* - channel register offset of sample-and-hold sample time register SHSRx */ +#define DAC_CR_CH1_BITOFFSET 0UL /* Position of channel bits into registers + CR, MCR, CCR, SHHR, SHRR of channel 1 */ +#define DAC_CR_CH2_BITOFFSET 16UL /* Position of channel bits into registers + CR, MCR, CCR, SHHR, SHRR of channel 2 */ +#define DAC_CR_CHX_BITOFFSET_MASK (DAC_CR_CH1_BITOFFSET | DAC_CR_CH2_BITOFFSET) + +#define DAC_SWTR_CH1 (DAC_SWTRIGR_SWTRIG1) /* Channel bit into register SWTRIGR of channel 1. */ +#define DAC_SWTR_CH2 (DAC_SWTRIGR_SWTRIG2) /* Channel bit into register SWTRIGR of channel 2. */ +#define DAC_SWTR_CHX_MASK (DAC_SWTR_CH1 | DAC_SWTR_CH2) + +#define DAC_REG_DHR12R1_REGOFFSET 0x00000000UL /* Register DHR12Rx channel 1 taken as reference */ +#define DAC_REG_DHR12L1_REGOFFSET 0x00100000UL /* Register offset of DHR12Lx channel 1 versus + DHR12Rx channel 1 (shifted left of 20 bits) */ +#define DAC_REG_DHR8R1_REGOFFSET 0x02000000UL /* Register offset of DHR8Rx channel 1 versus + DHR12Rx channel 1 (shifted left of 24 bits) */ + +#define DAC_REG_DHR12R2_REGOFFSET 0x30000000UL /* Register offset of DHR12Rx channel 2 versus + DHR12Rx channel 1 (shifted left of 28 bits) */ +#define DAC_REG_DHR12L2_REGOFFSET 0x00400000UL /* Register offset of DHR12Lx channel 2 versus + DHR12Rx channel 1 (shifted left of 20 bits) */ +#define DAC_REG_DHR8R2_REGOFFSET 0x05000000UL /* Register offset of DHR8Rx channel 2 versus + DHR12Rx channel 1 (shifted left of 24 bits) */ + +#define DAC_REG_DHR12RX_REGOFFSET_MASK 0xF0000000UL +#define DAC_REG_DHR12LX_REGOFFSET_MASK 0x00F00000UL +#define DAC_REG_DHR8RX_REGOFFSET_MASK 0x0F000000UL +#define DAC_REG_DHRX_REGOFFSET_MASK (DAC_REG_DHR12RX_REGOFFSET_MASK\ + | DAC_REG_DHR12LX_REGOFFSET_MASK | DAC_REG_DHR8RX_REGOFFSET_MASK) + +#define DAC_REG_DOR1_REGOFFSET 0x00000000UL /* Register DORx channel 1 taken as reference */ + +#define DAC_REG_DOR2_REGOFFSET 0x00000020UL /* Register offset of DORx channel 1 versus + DORx channel 2 (shifted left of 5 bits) */ +#define DAC_REG_DORX_REGOFFSET_MASK (DAC_REG_DOR1_REGOFFSET | DAC_REG_DOR2_REGOFFSET) + +#define DAC_REG_SHSR1_REGOFFSET 0x00000000UL /* Register SHSRx channel 1 taken as reference */ +#define DAC_REG_SHSR2_REGOFFSET 0x00000040UL /* Register offset of SHSRx channel 1 versus + SHSRx channel 2 (shifted left of 6 bits) */ +#define DAC_REG_SHSRX_REGOFFSET_MASK (DAC_REG_SHSR1_REGOFFSET | DAC_REG_SHSR2_REGOFFSET) + + +#define DAC_REG_DHR_REGOFFSET_MASK_POSBIT0 0x0000000FUL /* Mask of data hold registers offset (DHR12Rx, + DHR12Lx, DHR8Rx, ...) when shifted to position 0 */ +#define DAC_REG_DORX_REGOFFSET_MASK_POSBIT0 0x00000001UL /* Mask of DORx registers offset when shifted + to position 0 */ +#define DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0 0x00000001UL /* Mask of SHSRx registers offset when shifted + to position 0 */ + +#define DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS 28UL /* Position of bits register offset of DHR12Rx + channel 1 or 2 versus DHR12Rx channel 1 + (shifted left of 28 bits) */ +#define DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS 20UL /* Position of bits register offset of DHR12Lx + channel 1 or 2 versus DHR12Rx channel 1 + (shifted left of 20 bits) */ +#define DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS 24UL /* Position of bits register offset of DHR8Rx + channel 1 or 2 versus DHR12Rx channel 1 + (shifted left of 24 bits) */ +#define DAC_REG_DORX_REGOFFSET_BITOFFSET_POS 5UL /* Position of bits register offset of DORx + channel 1 or 2 versus DORx channel 1 + (shifted left of 5 bits) */ +#define DAC_REG_SHSRX_REGOFFSET_BITOFFSET_POS 6UL /* Position of bits register offset of SHSRx + channel 1 or 2 versus SHSRx channel 1 + (shifted left of 6 bits) */ + +/* DAC registers bits positions */ +#define DAC_DHR12RD_DACC2DHR_BITOFFSET_POS DAC_DHR12RD_DACC2DHR_Pos +#define DAC_DHR12LD_DACC2DHR_BITOFFSET_POS DAC_DHR12LD_DACC2DHR_Pos +#define DAC_DHR8RD_DACC2DHR_BITOFFSET_POS DAC_DHR8RD_DACC2DHR_Pos + +/* Miscellaneous data */ +#define DAC_DIGITAL_SCALE_12BITS 4095UL /* Full-scale digital value with a resolution of 12 + bits (voltage range determined by analog voltage + references Vref+ and Vref-, refer to reference manual) */ + +/** + * @} + */ + + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup DAC_LL_Private_Macros DAC Private Macros + * @{ + */ + +/** + * @brief Driver macro reserved for internal use: set a pointer to + * a register from a register basis from which an offset + * is applied. + * @param __REG__ Register basis from which the offset is applied. + * @param __REG_OFFFSET__ Offset to be applied (unit: number of registers). + * @retval Pointer to register address + */ +#define __DAC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__) \ + ((uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2UL)))) + +/** + * @} + */ + + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup DAC_LL_ES_INIT DAC Exported Init structure + * @{ + */ + +/** + * @brief Structure definition of some features of DAC instance. + */ +typedef struct +{ + uint32_t TriggerSource; /*!< Set the conversion trigger source for the selected DAC channel: + internal (SW start) or from external peripheral + (timer event, external interrupt line). + This parameter can be a value of @ref DAC_LL_EC_TRIGGER_SOURCE + + This feature can be modified afterwards using unitary + function @ref LL_DAC_SetTriggerSource(). */ + + uint32_t WaveAutoGeneration; /*!< Set the waveform automatic generation mode for the selected DAC channel. + This parameter can be a value of @ref DAC_LL_EC_WAVE_AUTO_GENERATION_MODE + + This feature can be modified afterwards using unitary + function @ref LL_DAC_SetWaveAutoGeneration(). */ + + uint32_t WaveAutoGenerationConfig; /*!< Set the waveform automatic generation mode for the selected DAC channel. + If waveform automatic generation mode is set to noise, this parameter + can be a value of @ref DAC_LL_EC_WAVE_NOISE_LFSR_UNMASK_BITS + If waveform automatic generation mode is set to triangle, + this parameter can be a value of @ref DAC_LL_EC_WAVE_TRIANGLE_AMPLITUDE + @note If waveform automatic generation mode is disabled, + this parameter is discarded. + + This feature can be modified afterwards using unitary + function @ref LL_DAC_SetWaveNoiseLFSR(), + @ref LL_DAC_SetWaveTriangleAmplitude() + depending on the wave automatic generation selected. */ + + uint32_t OutputBuffer; /*!< Set the output buffer for the selected DAC channel. + This parameter can be a value of @ref DAC_LL_EC_OUTPUT_BUFFER + + This feature can be modified afterwards using unitary + function @ref LL_DAC_SetOutputBuffer(). */ + + uint32_t OutputConnection; /*!< Set the output connection for the selected DAC channel. + This parameter can be a value of @ref DAC_LL_EC_OUTPUT_CONNECTION + + This feature can be modified afterwards using unitary + function @ref LL_DAC_SetOutputConnection(). */ + + uint32_t OutputMode; /*!< Set the output mode normal or sample-and-hold for the selected DAC + channel. This parameter can be a value of @ref DAC_LL_EC_OUTPUT_MODE + + This feature can be modified afterwards using unitary + function @ref LL_DAC_SetOutputMode(). */ +} LL_DAC_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup DAC_LL_Exported_Constants DAC Exported Constants + * @{ + */ + +/** @defgroup DAC_LL_EC_GET_FLAG DAC flags + * @brief Flags defines which can be used with LL_DAC_ReadReg function + * @{ + */ +/* DAC channel 1 flags */ +#define LL_DAC_FLAG_DMAUDR1 (DAC_SR_DMAUDR1) /*!< DAC channel 1 flag DMA underrun */ +#define LL_DAC_FLAG_CAL1 (DAC_SR_CAL_FLAG1) /*!< DAC channel 1 flag offset calibration status */ +#define LL_DAC_FLAG_BWST1 (DAC_SR_BWST1) /*!< DAC channel 1 flag busy writing sample time */ + +/* DAC channel 2 flags */ +#define LL_DAC_FLAG_DMAUDR2 (DAC_SR_DMAUDR2) /*!< DAC channel 2 flag DMA underrun */ +#define LL_DAC_FLAG_CAL2 (DAC_SR_CAL_FLAG2) /*!< DAC channel 2 flag offset calibration status */ +#define LL_DAC_FLAG_BWST2 (DAC_SR_BWST2) /*!< DAC channel 2 flag busy writing sample time */ + +/** + * @} + */ + +/** @defgroup DAC_LL_EC_IT DAC interruptions + * @brief IT defines which can be used with LL_DAC_ReadReg and LL_DAC_WriteReg functions + * @{ + */ +#define LL_DAC_IT_DMAUDRIE1 (DAC_CR_DMAUDRIE1) /*!< DAC channel 1 interruption DMA underrun */ + +#define LL_DAC_IT_DMAUDRIE2 (DAC_CR_DMAUDRIE2) /*!< DAC channel 2 interruption DMA underrun */ + +/** + * @} + */ + +/** @defgroup DAC_LL_EC_CHANNEL DAC channels + * @{ + */ +#define LL_DAC_CHANNEL_1 (DAC_REG_SHSR1_REGOFFSET | DAC_REG_DOR1_REGOFFSET | DAC_REG_DHR12R1_REGOFFSET | DAC_REG_DHR12L1_REGOFFSET | DAC_REG_DHR8R1_REGOFFSET | DAC_CR_CH1_BITOFFSET | DAC_SWTR_CH1) /*!< DAC channel 1 */ +#define LL_DAC_CHANNEL_2 (DAC_REG_SHSR2_REGOFFSET | DAC_REG_DOR2_REGOFFSET | DAC_REG_DHR12R2_REGOFFSET | DAC_REG_DHR12L2_REGOFFSET | DAC_REG_DHR8R2_REGOFFSET | DAC_CR_CH2_BITOFFSET | DAC_SWTR_CH2) /*!< DAC channel 2 */ +/** + * @} + */ + +/** @defgroup DAC_LL_EC_OPERATING_MODE DAC operating mode + * @{ + */ +#define LL_DAC_MODE_NORMAL_OPERATION 0x00000000UL /*!< DAC channel in mode normal operation */ +#define LL_DAC_MODE_CALIBRATION (DAC_CR_CEN1) /*!< DAC channel in mode calibration */ +/** + * @} + */ + +/** @defgroup DAC_LL_EC_TRIGGER_SOURCE DAC trigger source + * @{ + */ +#define LL_DAC_TRIG_SOFTWARE 0x00000000UL /*!< DAC channel conversion trigger internal (SW start) */ +#define LL_DAC_TRIG_EXT_TIM1_TRGO ( DAC_CR_TSEL1_0) /*!< DAC channel conversion trigger from external peripheral: TIM1 TRGO. */ +#define LL_DAC_TRIG_EXT_TIM2_TRGO ( DAC_CR_TSEL1_1 ) /*!< DAC channel conversion trigger from external peripheral: TIM2 TRGO. */ +#define LL_DAC_TRIG_EXT_TIM3_TRGO ( DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) /*!< DAC channel conversion trigger from external peripheral: TIM3 TRGO. */ +#define LL_DAC_TRIG_EXT_TIM6_TRGO ( DAC_CR_TSEL1_2 | DAC_CR_TSEL1_0) /*!< DAC channel conversion trigger from external peripheral: TIM6 TRGO. */ +#define LL_DAC_TRIG_EXT_TIM7_TRGO ( DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1 ) /*!< DAC channel conversion trigger from external peripheral: TIM7 TRGO. */ +#define LL_DAC_TRIG_EXT_TIM15_TRGO (DAC_CR_TSEL1_3 ) /*!< DAC channel conversion trigger from external peripheral: TIM15 TRGO. */ +#define LL_DAC_TRIG_EXT_LPTIM1_OUT (DAC_CR_TSEL1_3 | DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) /*!< DAC channel conversion trigger from external peripheral: LPTIM1 TRGO. */ +#define LL_DAC_TRIG_EXT_LPTIM2_OUT (DAC_CR_TSEL1_3 | DAC_CR_TSEL1_2 ) /*!< DAC channel conversion trigger from external peripheral: LPTIM2 TRGO. */ +#define LL_DAC_TRIG_EXT_EXTI_LINE9 (DAC_CR_TSEL1_3 | DAC_CR_TSEL1_2 | DAC_CR_TSEL1_0) /*!< DAC channel conversion trigger from external peripheral: external interrupt line 9. */ +/** + * @} + */ + +/** @defgroup DAC_LL_EC_WAVE_AUTO_GENERATION_MODE DAC waveform automatic generation mode + * @{ + */ +#define LL_DAC_WAVE_AUTO_GENERATION_NONE 0x00000000UL /*!< DAC channel wave auto generation mode disabled. */ +#define LL_DAC_WAVE_AUTO_GENERATION_NOISE ( DAC_CR_WAVE1_0) /*!< DAC channel wave auto generation mode enabled, set generated noise waveform. */ +#define LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE (DAC_CR_WAVE1_1 ) /*!< DAC channel wave auto generation mode enabled, set generated triangle waveform. */ +/** + * @} + */ + +/** @defgroup DAC_LL_EC_WAVE_NOISE_LFSR_UNMASK_BITS DAC wave generation - Noise LFSR unmask bits + * @{ + */ +#define LL_DAC_NOISE_LFSR_UNMASK_BIT0 0x00000000UL /*!< Noise wave generation, unmask LFSR bit0, for the selected DAC channel */ +#define LL_DAC_NOISE_LFSR_UNMASK_BITS1_0 ( DAC_CR_MAMP1_0) /*!< Noise wave generation, unmask LFSR bits[1:0], for the selected DAC channel */ +#define LL_DAC_NOISE_LFSR_UNMASK_BITS2_0 ( DAC_CR_MAMP1_1 ) /*!< Noise wave generation, unmask LFSR bits[2:0], for the selected DAC channel */ +#define LL_DAC_NOISE_LFSR_UNMASK_BITS3_0 ( DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Noise wave generation, unmask LFSR bits[3:0], for the selected DAC channel */ +#define LL_DAC_NOISE_LFSR_UNMASK_BITS4_0 ( DAC_CR_MAMP1_2 ) /*!< Noise wave generation, unmask LFSR bits[4:0], for the selected DAC channel */ +#define LL_DAC_NOISE_LFSR_UNMASK_BITS5_0 ( DAC_CR_MAMP1_2 | DAC_CR_MAMP1_0) /*!< Noise wave generation, unmask LFSR bits[5:0], for the selected DAC channel */ +#define LL_DAC_NOISE_LFSR_UNMASK_BITS6_0 ( DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 ) /*!< Noise wave generation, unmask LFSR bits[6:0], for the selected DAC channel */ +#define LL_DAC_NOISE_LFSR_UNMASK_BITS7_0 ( DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Noise wave generation, unmask LFSR bits[7:0], for the selected DAC channel */ +#define LL_DAC_NOISE_LFSR_UNMASK_BITS8_0 (DAC_CR_MAMP1_3 ) /*!< Noise wave generation, unmask LFSR bits[8:0], for the selected DAC channel */ +#define LL_DAC_NOISE_LFSR_UNMASK_BITS9_0 (DAC_CR_MAMP1_3 | DAC_CR_MAMP1_0) /*!< Noise wave generation, unmask LFSR bits[9:0], for the selected DAC channel */ +#define LL_DAC_NOISE_LFSR_UNMASK_BITS10_0 (DAC_CR_MAMP1_3 | DAC_CR_MAMP1_1 ) /*!< Noise wave generation, unmask LFSR bits[10:0], for the selected DAC channel */ +#define LL_DAC_NOISE_LFSR_UNMASK_BITS11_0 (DAC_CR_MAMP1_3 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Noise wave generation, unmask LFSR bits[11:0], for the selected DAC channel */ +/** + * @} + */ + +/** @defgroup DAC_LL_EC_WAVE_TRIANGLE_AMPLITUDE DAC wave generation - Triangle amplitude + * @{ + */ +#define LL_DAC_TRIANGLE_AMPLITUDE_1 0x00000000UL /*!< Triangle wave generation, amplitude of 1 LSB of DAC output range, for the selected DAC channel */ +#define LL_DAC_TRIANGLE_AMPLITUDE_3 ( DAC_CR_MAMP1_0) /*!< Triangle wave generation, amplitude of 3 LSB of DAC output range, for the selected DAC channel */ +#define LL_DAC_TRIANGLE_AMPLITUDE_7 ( DAC_CR_MAMP1_1 ) /*!< Triangle wave generation, amplitude of 7 LSB of DAC output range, for the selected DAC channel */ +#define LL_DAC_TRIANGLE_AMPLITUDE_15 ( DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Triangle wave generation, amplitude of 15 LSB of DAC output range, for the selected DAC channel */ +#define LL_DAC_TRIANGLE_AMPLITUDE_31 ( DAC_CR_MAMP1_2 ) /*!< Triangle wave generation, amplitude of 31 LSB of DAC output range, for the selected DAC channel */ +#define LL_DAC_TRIANGLE_AMPLITUDE_63 ( DAC_CR_MAMP1_2 | DAC_CR_MAMP1_0) /*!< Triangle wave generation, amplitude of 63 LSB of DAC output range, for the selected DAC channel */ +#define LL_DAC_TRIANGLE_AMPLITUDE_127 ( DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 ) /*!< Triangle wave generation, amplitude of 127 LSB of DAC output range, for the selected DAC channel */ +#define LL_DAC_TRIANGLE_AMPLITUDE_255 ( DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Triangle wave generation, amplitude of 255 LSB of DAC output range, for the selected DAC channel */ +#define LL_DAC_TRIANGLE_AMPLITUDE_511 (DAC_CR_MAMP1_3 ) /*!< Triangle wave generation, amplitude of 512 LSB of DAC output range, for the selected DAC channel */ +#define LL_DAC_TRIANGLE_AMPLITUDE_1023 (DAC_CR_MAMP1_3 | DAC_CR_MAMP1_0) /*!< Triangle wave generation, amplitude of 1023 LSB of DAC output range, for the selected DAC channel */ +#define LL_DAC_TRIANGLE_AMPLITUDE_2047 (DAC_CR_MAMP1_3 | DAC_CR_MAMP1_1 ) /*!< Triangle wave generation, amplitude of 2047 LSB of DAC output range, for the selected DAC channel */ +#define LL_DAC_TRIANGLE_AMPLITUDE_4095 (DAC_CR_MAMP1_3 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Triangle wave generation, amplitude of 4095 LSB of DAC output range, for the selected DAC channel */ +/** + * @} + */ + +/** @defgroup DAC_LL_EC_OUTPUT_MODE DAC channel output mode + * @{ + */ +#define LL_DAC_OUTPUT_MODE_NORMAL 0x00000000UL /*!< The selected DAC channel output is on mode normal. */ +#define LL_DAC_OUTPUT_MODE_SAMPLE_AND_HOLD (DAC_MCR_MODE1_2) /*!< The selected DAC channel output is on mode sample-and-hold. Mode sample-and-hold requires an external capacitor, refer to description of function @ref LL_DAC_ConfigOutput() or @ref LL_DAC_SetOutputMode(). */ +/** + * @} + */ + +/** @defgroup DAC_LL_EC_OUTPUT_BUFFER DAC channel output buffer + * @{ + */ +#define LL_DAC_OUTPUT_BUFFER_ENABLE 0x00000000UL /*!< The selected DAC channel output is buffered: higher drive current capability, but also higher current consumption */ +#define LL_DAC_OUTPUT_BUFFER_DISABLE (DAC_MCR_MODE1_1) /*!< The selected DAC channel output is not buffered: lower drive current capability, but also lower current consumption */ +/** + * @} + */ + +/** @defgroup DAC_LL_EC_OUTPUT_CONNECTION DAC channel output connection + * @{ + */ +#define LL_DAC_OUTPUT_CONNECT_GPIO 0x00000000UL /*!< The selected DAC channel output is connected to external pin */ +#define LL_DAC_OUTPUT_CONNECT_INTERNAL (DAC_MCR_MODE1_0) /*!< The selected DAC channel output is connected to on-chip peripherals via internal paths. On this STM32 series, output connection depends on output mode (normal or sample and hold) and output buffer state. Refer to comments of function @ref LL_DAC_SetOutputConnection(). */ +/** + * @} + */ + +/** @defgroup DAC_LL_EC_RESOLUTION DAC channel output resolution + * @{ + */ +#define LL_DAC_RESOLUTION_12B 0x00000000UL /*!< DAC channel resolution 12 bits */ +#define LL_DAC_RESOLUTION_8B 0x00000002UL /*!< DAC channel resolution 8 bits */ +/** + * @} + */ + +/** @defgroup DAC_LL_EC_REGISTERS DAC registers compliant with specific purpose + * @{ + */ +/* List of DAC registers intended to be used (most commonly) with */ +/* DMA transfer. */ +/* Refer to function @ref LL_DAC_DMA_GetRegAddr(). */ +#define LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS /*!< DAC channel data holding register 12 bits right aligned */ +#define LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS /*!< DAC channel data holding register 12 bits left aligned */ +#define LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS /*!< DAC channel data holding register 8 bits right aligned */ +/** + * @} + */ + +/** @defgroup DAC_LL_EC_HW_DELAYS Definitions of DAC hardware constraints delays + * @note Only DAC peripheral HW delays are defined in DAC LL driver driver, + * not timeout values. + * For details on delays values, refer to descriptions in source code + * above each literal definition. + * @{ + */ + +/* Delay for DAC channel voltage settling time from DAC channel startup */ +/* (transition from disable to enable). */ +/* Note: DAC channel startup time depends on board application environment: */ +/* impedance connected to DAC channel output. */ +/* The delay below is specified under conditions: */ +/* - voltage maximum transition (lowest to highest value) */ +/* - until voltage reaches final value +-1LSB */ +/* - DAC channel output buffer enabled */ +/* - load impedance of 5kOhm (min), 50pF (max) */ +/* Literal set to maximum value (refer to device datasheet, */ +/* parameter "tWAKEUP"). */ +/* Unit: us */ +#define LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US 8UL /*!< Delay for DAC channel voltage settling time from DAC channel startup (transition from disable to enable) */ + +/* Delay for DAC channel voltage settling time. */ +/* Note: DAC channel startup time depends on board application environment: */ +/* impedance connected to DAC channel output. */ +/* The delay below is specified under conditions: */ +/* - voltage maximum transition (lowest to highest value) */ +/* - until voltage reaches final value +-1LSB */ +/* - DAC channel output buffer enabled */ +/* - load impedance of 5kOhm min, 50pF max */ +/* Literal set to maximum value (refer to device datasheet, */ +/* parameter "tSETTLING"). */ +/* Unit: us */ +#define LL_DAC_DELAY_VOLTAGE_SETTLING_US 3UL /*!< Delay for DAC channel voltage settling time */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup DAC_LL_Exported_Macros DAC Exported Macros + * @{ + */ + +/** @defgroup DAC_LL_EM_WRITE_READ Common write and read registers macros + * @{ + */ + +/** + * @brief Write a value in DAC register + * @param __INSTANCE__ DAC Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_DAC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in DAC register + * @param __INSTANCE__ DAC Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_DAC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) + +/** + * @} + */ + +/** @defgroup DAC_LL_EM_HELPER_MACRO DAC helper macro + * @{ + */ + +/** + * @brief Helper macro to get DAC channel number in decimal format + * from literals LL_DAC_CHANNEL_x. + * Example: + * __LL_DAC_CHANNEL_TO_DECIMAL_NB(LL_DAC_CHANNEL_1) + * will return decimal number "1". + * @note The input can be a value from functions where a channel + * number is returned. + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval 1...2 + */ +#define __LL_DAC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__) \ + ((__CHANNEL__) & DAC_SWTR_CHX_MASK) + +/** + * @brief Helper macro to get DAC channel in literal format LL_DAC_CHANNEL_x + * from number in decimal format. + * Example: + * __LL_DAC_DECIMAL_NB_TO_CHANNEL(1) + * will return a data equivalent to "LL_DAC_CHANNEL_1". + * @note If the input parameter does not correspond to a DAC channel, + * this macro returns value '0'. + * @param __DECIMAL_NB__ 1...2 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + */ +#define __LL_DAC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)\ + (((__DECIMAL_NB__) == 1UL)? (LL_DAC_CHANNEL_1 ):(((__DECIMAL_NB__) == 2UL) ? ( LL_DAC_CHANNEL_2):(0UL))) + +/** + * @brief Helper macro to define the DAC conversion data full-scale digital + * value corresponding to the selected DAC resolution. + * @note DAC conversion data full-scale corresponds to voltage range + * determined by analog voltage references Vref+ and Vref- + * (refer to reference manual). + * @param __DAC_RESOLUTION__ This parameter can be one of the following values: + * @arg @ref LL_DAC_RESOLUTION_12B + * @arg @ref LL_DAC_RESOLUTION_8B + * @retval ADC conversion data equivalent voltage value (unit: mVolt) + */ +#define __LL_DAC_DIGITAL_SCALE(__DAC_RESOLUTION__) \ + ((0x00000FFFUL) >> ((__DAC_RESOLUTION__) << 1UL)) + +/** + * @brief Helper macro to calculate the DAC conversion data (unit: digital + * value) corresponding to a voltage (unit: mVolt). + * @note This helper macro is intended to provide input data in voltage + * rather than digital value, + * to be used with LL DAC functions such as + * @ref LL_DAC_ConvertData12RightAligned(). + * @note Analog reference voltage (Vref+) must be either known from + * user board environment or can be calculated using ADC measurement + * and ADC helper macro __LL_ADC_CALC_VREFANALOG_VOLTAGE(). + * @param __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV) + * @param __DAC_VOLTAGE__ Voltage to be generated by DAC channel + * (unit: mVolt). + * @param __DAC_RESOLUTION__ This parameter can be one of the following values: + * @arg @ref LL_DAC_RESOLUTION_12B + * @arg @ref LL_DAC_RESOLUTION_8B + * @retval DAC conversion data (unit: digital value) + */ +#define __LL_DAC_CALC_VOLTAGE_TO_DATA(__VREFANALOG_VOLTAGE__,\ + __DAC_VOLTAGE__,\ + __DAC_RESOLUTION__) \ +((__DAC_VOLTAGE__) * __LL_DAC_DIGITAL_SCALE(__DAC_RESOLUTION__) \ + / (__VREFANALOG_VOLTAGE__) \ +) + +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup DAC_LL_Exported_Functions DAC Exported Functions + * @{ + */ +/** @defgroup DAC_LL_EF_Configuration Configuration of DAC channels + * @{ + */ + +/** + * @brief Set the operating mode for the selected DAC channel: + * calibration or normal operating mode. + * @rmtoll CR CEN1 LL_DAC_SetMode\n + * CR CEN2 LL_DAC_SetMode + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @param ChannelMode This parameter can be one of the following values: + * @arg @ref LL_DAC_MODE_NORMAL_OPERATION + * @arg @ref LL_DAC_MODE_CALIBRATION + * @retval None + */ +__STATIC_INLINE void LL_DAC_SetMode(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t ChannelMode) +{ + MODIFY_REG(DACx->CR, + DAC_CR_CEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK), + ChannelMode << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); +} + +/** + * @brief Get the operating mode for the selected DAC channel: + * calibration or normal operating mode. + * @rmtoll CR CEN1 LL_DAC_GetMode\n + * CR CEN2 LL_DAC_GetMode + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DAC_MODE_NORMAL_OPERATION + * @arg @ref LL_DAC_MODE_CALIBRATION + */ +__STATIC_INLINE uint32_t LL_DAC_GetMode(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_CEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) + >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK) + ); +} + +/** + * @brief Set the offset trimming value for the selected DAC channel. + * Trimming has an impact when output buffer is enabled + * and is intended to replace factory calibration default values. + * @rmtoll CCR OTRIM1 LL_DAC_SetTrimmingValue\n + * CCR OTRIM2 LL_DAC_SetTrimmingValue + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @param TrimmingValue Value between Min_Data=0x00 and Max_Data=0x1F + * @retval None + */ +__STATIC_INLINE void LL_DAC_SetTrimmingValue(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t TrimmingValue) +{ + MODIFY_REG(DACx->CCR, + DAC_CCR_OTRIM1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK), + TrimmingValue << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); +} + +/** + * @brief Get the offset trimming value for the selected DAC channel. + * Trimming has an impact when output buffer is enabled + * and is intended to replace factory calibration default values. + * @rmtoll CCR OTRIM1 LL_DAC_GetTrimmingValue\n + * CCR OTRIM2 LL_DAC_GetTrimmingValue + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval TrimmingValue Value between Min_Data=0x00 and Max_Data=0x1F + */ +__STATIC_INLINE uint32_t LL_DAC_GetTrimmingValue(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + return (uint32_t)(READ_BIT(DACx->CCR, DAC_CCR_OTRIM1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) + >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK) + ); +} + +/** + * @brief Set the conversion trigger source for the selected DAC channel. + * @note For conversion trigger source to be effective, DAC trigger + * must be enabled using function @ref LL_DAC_EnableTrigger(). + * @note To set conversion trigger source, DAC channel must be disabled. + * Otherwise, the setting is discarded. + * @note Availability of parameters of trigger sources from timer + * depends on timers availability on the selected device. + * @rmtoll CR TSEL1 LL_DAC_SetTriggerSource\n + * CR TSEL2 LL_DAC_SetTriggerSource + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @param TriggerSource This parameter can be one of the following values: + * @arg @ref LL_DAC_TRIG_SOFTWARE + * @arg @ref LL_DAC_TRIG_EXT_TIM1_TRGO + * @arg @ref LL_DAC_TRIG_EXT_TIM2_TRGO + * @arg @ref LL_DAC_TRIG_EXT_TIM3_TRGO + * @arg @ref LL_DAC_TRIG_EXT_TIM6_TRGO + * @arg @ref LL_DAC_TRIG_EXT_TIM7_TRGO + * @arg @ref LL_DAC_TRIG_EXT_TIM15_TRGO + * @arg @ref LL_DAC_TRIG_EXT_LPTIM1_OUT + * @arg @ref LL_DAC_TRIG_EXT_LPTIM2_OUT + * @arg @ref LL_DAC_TRIG_EXT_EXTI_LINE9 + * @retval None + */ +__STATIC_INLINE void LL_DAC_SetTriggerSource(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t TriggerSource) +{ + MODIFY_REG(DACx->CR, + DAC_CR_TSEL1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK), + TriggerSource << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); +} + +/** + * @brief Get the conversion trigger source for the selected DAC channel. + * @note For conversion trigger source to be effective, DAC trigger + * must be enabled using function @ref LL_DAC_EnableTrigger(). + * @note Availability of parameters of trigger sources from timer + * depends on timers availability on the selected device. + * @rmtoll CR TSEL1 LL_DAC_GetTriggerSource\n + * CR TSEL2 LL_DAC_GetTriggerSource + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DAC_TRIG_SOFTWARE + * @arg @ref LL_DAC_TRIG_EXT_TIM1_TRGO + * @arg @ref LL_DAC_TRIG_EXT_TIM2_TRGO + * @arg @ref LL_DAC_TRIG_EXT_TIM3_TRGO + * @arg @ref LL_DAC_TRIG_EXT_TIM6_TRGO + * @arg @ref LL_DAC_TRIG_EXT_TIM7_TRGO + * @arg @ref LL_DAC_TRIG_EXT_TIM15_TRGO + * @arg @ref LL_DAC_TRIG_EXT_LPTIM1_OUT + * @arg @ref LL_DAC_TRIG_EXT_LPTIM2_OUT + * @arg @ref LL_DAC_TRIG_EXT_EXTI_LINE9 + */ +__STATIC_INLINE uint32_t LL_DAC_GetTriggerSource(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_TSEL1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) + >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK) + ); +} + +/** + * @brief Set the waveform automatic generation mode + * for the selected DAC channel. + * @rmtoll CR WAVE1 LL_DAC_SetWaveAutoGeneration\n + * CR WAVE2 LL_DAC_SetWaveAutoGeneration + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @param WaveAutoGeneration This parameter can be one of the following values: + * @arg @ref LL_DAC_WAVE_AUTO_GENERATION_NONE + * @arg @ref LL_DAC_WAVE_AUTO_GENERATION_NOISE + * @arg @ref LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE + * @retval None + */ +__STATIC_INLINE void LL_DAC_SetWaveAutoGeneration(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t WaveAutoGeneration) +{ + MODIFY_REG(DACx->CR, + DAC_CR_WAVE1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK), + WaveAutoGeneration << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); +} + +/** + * @brief Get the waveform automatic generation mode + * for the selected DAC channel. + * @rmtoll CR WAVE1 LL_DAC_GetWaveAutoGeneration\n + * CR WAVE2 LL_DAC_GetWaveAutoGeneration + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DAC_WAVE_AUTO_GENERATION_NONE + * @arg @ref LL_DAC_WAVE_AUTO_GENERATION_NOISE + * @arg @ref LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE + */ +__STATIC_INLINE uint32_t LL_DAC_GetWaveAutoGeneration(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_WAVE1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) + >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK) + ); +} + +/** + * @brief Set the noise waveform generation for the selected DAC channel: + * Noise mode and parameters LFSR (linear feedback shift register). + * @note For wave generation to be effective, DAC channel + * wave generation mode must be enabled using + * function @ref LL_DAC_SetWaveAutoGeneration(). + * @note This setting can be set when the selected DAC channel is disabled + * (otherwise, the setting operation is ignored). + * @rmtoll CR MAMP1 LL_DAC_SetWaveNoiseLFSR\n + * CR MAMP2 LL_DAC_SetWaveNoiseLFSR + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @param NoiseLFSRMask This parameter can be one of the following values: + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BIT0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS1_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS2_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS3_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS4_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS5_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS6_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS7_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS8_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS9_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS10_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS11_0 + * @retval None + */ +__STATIC_INLINE void LL_DAC_SetWaveNoiseLFSR(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t NoiseLFSRMask) +{ + MODIFY_REG(DACx->CR, + DAC_CR_MAMP1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK), + NoiseLFSRMask << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); +} + +/** + * @brief Get the noise waveform generation for the selected DAC channel: + * Noise mode and parameters LFSR (linear feedback shift register). + * @rmtoll CR MAMP1 LL_DAC_GetWaveNoiseLFSR\n + * CR MAMP2 LL_DAC_GetWaveNoiseLFSR + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BIT0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS1_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS2_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS3_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS4_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS5_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS6_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS7_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS8_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS9_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS10_0 + * @arg @ref LL_DAC_NOISE_LFSR_UNMASK_BITS11_0 + */ +__STATIC_INLINE uint32_t LL_DAC_GetWaveNoiseLFSR(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_MAMP1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) + >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK) + ); +} + +/** + * @brief Set the triangle waveform generation for the selected DAC channel: + * triangle mode and amplitude. + * @note For wave generation to be effective, DAC channel + * wave generation mode must be enabled using + * function @ref LL_DAC_SetWaveAutoGeneration(). + * @note This setting can be set when the selected DAC channel is disabled + * (otherwise, the setting operation is ignored). + * @rmtoll CR MAMP1 LL_DAC_SetWaveTriangleAmplitude\n + * CR MAMP2 LL_DAC_SetWaveTriangleAmplitude + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @param TriangleAmplitude This parameter can be one of the following values: + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_1 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_3 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_7 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_15 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_31 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_63 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_127 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_255 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_511 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_1023 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_2047 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_4095 + * @retval None + */ +__STATIC_INLINE void LL_DAC_SetWaveTriangleAmplitude(DAC_TypeDef *DACx, uint32_t DAC_Channel, + uint32_t TriangleAmplitude) +{ + MODIFY_REG(DACx->CR, + DAC_CR_MAMP1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK), + TriangleAmplitude << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); +} + +/** + * @brief Get the triangle waveform generation for the selected DAC channel: + * triangle mode and amplitude. + * @rmtoll CR MAMP1 LL_DAC_GetWaveTriangleAmplitude\n + * CR MAMP2 LL_DAC_GetWaveTriangleAmplitude + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_1 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_3 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_7 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_15 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_31 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_63 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_127 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_255 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_511 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_1023 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_2047 + * @arg @ref LL_DAC_TRIANGLE_AMPLITUDE_4095 + */ +__STATIC_INLINE uint32_t LL_DAC_GetWaveTriangleAmplitude(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + return (uint32_t)(READ_BIT(DACx->CR, DAC_CR_MAMP1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) + >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK) + ); +} + +/** + * @brief Set the output for the selected DAC channel. + * @note This function set several features: + * - mode normal or sample-and-hold + * - buffer + * - connection to GPIO or internal path. + * These features can also be set individually using + * dedicated functions: + * - @ref LL_DAC_SetOutputBuffer() + * - @ref LL_DAC_SetOutputMode() + * - @ref LL_DAC_SetOutputConnection() + * @note On this STM32 series, output connection depends on output mode + * (normal or sample and hold) and output buffer state. + * - if output connection is set to internal path and output buffer + * is enabled (whatever output mode): + * output connection is also connected to GPIO pin + * (both connections to GPIO pin and internal path). + * - if output connection is set to GPIO pin, output buffer + * is disabled, output mode set to sample and hold: + * output connection is also connected to internal path + * (both connections to GPIO pin and internal path). + * @note Mode sample-and-hold requires an external capacitor + * to be connected between DAC channel output and ground. + * Capacitor value depends on load on DAC channel output and + * sample-and-hold timings configured. + * As indication, capacitor typical value is 100nF + * (refer to device datasheet, parameter "CSH"). + * @rmtoll CR MODE1 LL_DAC_ConfigOutput\n + * CR MODE2 LL_DAC_ConfigOutput + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @param OutputMode This parameter can be one of the following values: + * @arg @ref LL_DAC_OUTPUT_MODE_NORMAL + * @arg @ref LL_DAC_OUTPUT_MODE_SAMPLE_AND_HOLD + * @param OutputBuffer This parameter can be one of the following values: + * @arg @ref LL_DAC_OUTPUT_BUFFER_ENABLE + * @arg @ref LL_DAC_OUTPUT_BUFFER_DISABLE + * @param OutputConnection This parameter can be one of the following values: + * @arg @ref LL_DAC_OUTPUT_CONNECT_GPIO + * @arg @ref LL_DAC_OUTPUT_CONNECT_INTERNAL + * @retval None + */ +__STATIC_INLINE void LL_DAC_ConfigOutput(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t OutputMode, + uint32_t OutputBuffer, uint32_t OutputConnection) +{ + MODIFY_REG(DACx->MCR, + (DAC_MCR_MODE1_2 | DAC_MCR_MODE1_1 | DAC_MCR_MODE1_0) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK), + (OutputMode | OutputBuffer | OutputConnection) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); +} + +/** + * @brief Set the output mode normal or sample-and-hold + * for the selected DAC channel. + * @note Mode sample-and-hold requires an external capacitor + * to be connected between DAC channel output and ground. + * Capacitor value depends on load on DAC channel output and + * sample-and-hold timings configured. + * As indication, capacitor typical value is 100nF + * (refer to device datasheet, parameter "CSH"). + * @rmtoll CR MODE1 LL_DAC_SetOutputMode\n + * CR MODE2 LL_DAC_SetOutputMode + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @param OutputMode This parameter can be one of the following values: + * @arg @ref LL_DAC_OUTPUT_MODE_NORMAL + * @arg @ref LL_DAC_OUTPUT_MODE_SAMPLE_AND_HOLD + * @retval None + */ +__STATIC_INLINE void LL_DAC_SetOutputMode(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t OutputMode) +{ + MODIFY_REG(DACx->MCR, + (uint32_t)DAC_MCR_MODE1_2 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK), + OutputMode << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); +} + +/** + * @brief Get the output mode normal or sample-and-hold for the selected DAC channel. + * @rmtoll CR MODE1 LL_DAC_GetOutputMode\n + * CR MODE2 LL_DAC_GetOutputMode + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DAC_OUTPUT_MODE_NORMAL + * @arg @ref LL_DAC_OUTPUT_MODE_SAMPLE_AND_HOLD + */ +__STATIC_INLINE uint32_t LL_DAC_GetOutputMode(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + return (uint32_t)(READ_BIT(DACx->MCR, (uint32_t)DAC_MCR_MODE1_2 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) + >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK) + ); +} + +/** + * @brief Set the output buffer for the selected DAC channel. + * @note On this STM32 series, when buffer is enabled, its offset can be + * trimmed: factory calibration default values can be + * replaced by user trimming values, using function + * @ref LL_DAC_SetTrimmingValue(). + * @rmtoll CR MODE1 LL_DAC_SetOutputBuffer\n + * CR MODE2 LL_DAC_SetOutputBuffer + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @param OutputBuffer This parameter can be one of the following values: + * @arg @ref LL_DAC_OUTPUT_BUFFER_ENABLE + * @arg @ref LL_DAC_OUTPUT_BUFFER_DISABLE + * @retval None + */ +__STATIC_INLINE void LL_DAC_SetOutputBuffer(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t OutputBuffer) +{ + MODIFY_REG(DACx->MCR, + (uint32_t)DAC_MCR_MODE1_1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK), + OutputBuffer << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); +} + +/** + * @brief Get the output buffer state for the selected DAC channel. + * @rmtoll CR MODE1 LL_DAC_GetOutputBuffer\n + * CR MODE2 LL_DAC_GetOutputBuffer + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DAC_OUTPUT_BUFFER_ENABLE + * @arg @ref LL_DAC_OUTPUT_BUFFER_DISABLE + */ +__STATIC_INLINE uint32_t LL_DAC_GetOutputBuffer(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + return (uint32_t)(READ_BIT(DACx->MCR, (uint32_t)DAC_MCR_MODE1_1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) + >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK) + ); +} + +/** + * @brief Set the output connection for the selected DAC channel. + * @note On this STM32 series, output connection depends on output mode (normal or + * sample and hold) and output buffer state. + * - if output connection is set to internal path and output buffer + * is enabled (whatever output mode): + * output connection is also connected to GPIO pin + * (both connections to GPIO pin and internal path). + * - if output connection is set to GPIO pin, output buffer + * is disabled, output mode set to sample and hold: + * output connection is also connected to internal path + * (both connections to GPIO pin and internal path). + * @rmtoll CR MODE1 LL_DAC_SetOutputConnection\n + * CR MODE2 LL_DAC_SetOutputConnection + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @param OutputConnection This parameter can be one of the following values: + * @arg @ref LL_DAC_OUTPUT_CONNECT_GPIO + * @arg @ref LL_DAC_OUTPUT_CONNECT_INTERNAL + * @retval None + */ +__STATIC_INLINE void LL_DAC_SetOutputConnection(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t OutputConnection) +{ + MODIFY_REG(DACx->MCR, + (uint32_t)DAC_MCR_MODE1_0 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK), + OutputConnection << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); +} + +/** + * @brief Get the output connection for the selected DAC channel. + * @note On this STM32 series, output connection depends on output mode (normal or + * sample and hold) and output buffer state. + * - if output connection is set to internal path and output buffer + * is enabled (whatever output mode): + * output connection is also connected to GPIO pin + * (both connections to GPIO pin and internal path). + * - if output connection is set to GPIO pin, output buffer + * is disabled, output mode set to sample and hold: + * output connection is also connected to internal path + * (both connections to GPIO pin and internal path). + * @rmtoll CR MODE1 LL_DAC_GetOutputConnection\n + * CR MODE2 LL_DAC_GetOutputConnection + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DAC_OUTPUT_CONNECT_GPIO + * @arg @ref LL_DAC_OUTPUT_CONNECT_INTERNAL + */ +__STATIC_INLINE uint32_t LL_DAC_GetOutputConnection(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + return (uint32_t)(READ_BIT(DACx->MCR, (uint32_t)DAC_MCR_MODE1_0 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) + >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK) + ); +} + +/** + * @brief Set the sample-and-hold timing for the selected DAC channel: + * sample time + * @note Sample time must be set when DAC channel is disabled + * or during DAC operation when DAC channel flag BWSTx is reset, + * otherwise the setting is ignored. + * Check BWSTx flag state using function "LL_DAC_IsActiveFlag_BWSTx()". + * @rmtoll SHSR1 TSAMPLE1 LL_DAC_SetSampleAndHoldSampleTime\n + * SHSR2 TSAMPLE2 LL_DAC_SetSampleAndHoldSampleTime + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @param SampleTime Value between Min_Data=0x000 and Max_Data=0x3FF + * @retval None + */ +__STATIC_INLINE void LL_DAC_SetSampleAndHoldSampleTime(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t SampleTime) +{ + __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->SHSR1, (DAC_Channel >> DAC_REG_SHSRX_REGOFFSET_BITOFFSET_POS) + & DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0); + + MODIFY_REG(*preg, DAC_SHSR1_TSAMPLE1, SampleTime); +} + +/** + * @brief Get the sample-and-hold timing for the selected DAC channel: + * sample time + * @rmtoll SHSR1 TSAMPLE1 LL_DAC_GetSampleAndHoldSampleTime\n + * SHSR2 TSAMPLE2 LL_DAC_GetSampleAndHoldSampleTime + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval Value between Min_Data=0x000 and Max_Data=0x3FF + */ +__STATIC_INLINE uint32_t LL_DAC_GetSampleAndHoldSampleTime(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + __IO uint32_t const *preg = __DAC_PTR_REG_OFFSET(DACx->SHSR1, (DAC_Channel >> DAC_REG_SHSRX_REGOFFSET_BITOFFSET_POS) + & DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0); + + return (uint32_t) READ_BIT(*preg, DAC_SHSR1_TSAMPLE1); +} + +/** + * @brief Set the sample-and-hold timing for the selected DAC channel: + * hold time + * @rmtoll SHHR THOLD1 LL_DAC_SetSampleAndHoldHoldTime\n + * SHHR THOLD2 LL_DAC_SetSampleAndHoldHoldTime + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @param HoldTime Value between Min_Data=0x000 and Max_Data=0x3FF + * @retval None + */ +__STATIC_INLINE void LL_DAC_SetSampleAndHoldHoldTime(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t HoldTime) +{ + MODIFY_REG(DACx->SHHR, + DAC_SHHR_THOLD1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK), + HoldTime << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); +} + +/** + * @brief Get the sample-and-hold timing for the selected DAC channel: + * hold time + * @rmtoll SHHR THOLD1 LL_DAC_GetSampleAndHoldHoldTime\n + * SHHR THOLD2 LL_DAC_GetSampleAndHoldHoldTime + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval Value between Min_Data=0x000 and Max_Data=0x3FF + */ +__STATIC_INLINE uint32_t LL_DAC_GetSampleAndHoldHoldTime(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + return (uint32_t)(READ_BIT(DACx->SHHR, DAC_SHHR_THOLD1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) + >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK) + ); +} + +/** + * @brief Set the sample-and-hold timing for the selected DAC channel: + * refresh time + * @rmtoll SHRR TREFRESH1 LL_DAC_SetSampleAndHoldRefreshTime\n + * SHRR TREFRESH2 LL_DAC_SetSampleAndHoldRefreshTime + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @param RefreshTime Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_DAC_SetSampleAndHoldRefreshTime(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t RefreshTime) +{ + MODIFY_REG(DACx->SHRR, + DAC_SHRR_TREFRESH1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK), + RefreshTime << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); +} + +/** + * @brief Get the sample-and-hold timing for the selected DAC channel: + * refresh time + * @rmtoll SHRR TREFRESH1 LL_DAC_GetSampleAndHoldRefreshTime\n + * SHRR TREFRESH2 LL_DAC_GetSampleAndHoldRefreshTime + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_DAC_GetSampleAndHoldRefreshTime(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + return (uint32_t)(READ_BIT(DACx->SHRR, DAC_SHRR_TREFRESH1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) + >> (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK) + ); +} + +/** + * @} + */ + +/** @defgroup DAC_LL_EF_DMA_Management DMA Management + * @{ + */ + +/** + * @brief Enable DAC DMA transfer request of the selected channel. + * @note To configure DMA source address (peripheral address), + * use function @ref LL_DAC_DMA_GetRegAddr(). + * @rmtoll CR DMAEN1 LL_DAC_EnableDMAReq\n + * CR DMAEN2 LL_DAC_EnableDMAReq + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval None + */ +__STATIC_INLINE void LL_DAC_EnableDMAReq(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + SET_BIT(DACx->CR, + DAC_CR_DMAEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); +} + +/** + * @brief Disable DAC DMA transfer request of the selected channel. + * @note To configure DMA source address (peripheral address), + * use function @ref LL_DAC_DMA_GetRegAddr(). + * @rmtoll CR DMAEN1 LL_DAC_DisableDMAReq\n + * CR DMAEN2 LL_DAC_DisableDMAReq + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval None + */ +__STATIC_INLINE void LL_DAC_DisableDMAReq(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + CLEAR_BIT(DACx->CR, + DAC_CR_DMAEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); +} + +/** + * @brief Get DAC DMA transfer request state of the selected channel. + * (0: DAC DMA transfer request is disabled, 1: DAC DMA transfer request is enabled) + * @rmtoll CR DMAEN1 LL_DAC_IsDMAReqEnabled\n + * CR DMAEN2 LL_DAC_IsDMAReqEnabled + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DAC_IsDMAReqEnabled(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + return ((READ_BIT(DACx->CR, + DAC_CR_DMAEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) + == (DAC_CR_DMAEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL); +} + +/** + * @brief Function to help to configure DMA transfer to DAC: retrieve the + * DAC register address from DAC instance and a list of DAC registers + * intended to be used (most commonly) with DMA transfer. + * @note These DAC registers are data holding registers: + * when DAC conversion is requested, DAC generates a DMA transfer + * request to have data available in DAC data holding registers. + * @note This macro is intended to be used with LL DMA driver, refer to + * function "LL_DMA_ConfigAddresses()". + * Example: + * LL_DMA_ConfigAddresses(DMA1, + * LL_DMA_CHANNEL_1, + * (uint32_t)&< array or variable >, + * LL_DAC_DMA_GetRegAddr(DAC1, LL_DAC_CHANNEL_1, + * LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED), + * LL_DMA_DIRECTION_MEMORY_TO_PERIPH); + * @rmtoll DHR12R1 DACC1DHR LL_DAC_DMA_GetRegAddr\n + * DHR12L1 DACC1DHR LL_DAC_DMA_GetRegAddr\n + * DHR8R1 DACC1DHR LL_DAC_DMA_GetRegAddr\n + * DHR12R2 DACC2DHR LL_DAC_DMA_GetRegAddr\n + * DHR12L2 DACC2DHR LL_DAC_DMA_GetRegAddr\n + * DHR8R2 DACC2DHR LL_DAC_DMA_GetRegAddr + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @param Register This parameter can be one of the following values: + * @arg @ref LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED + * @arg @ref LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED + * @arg @ref LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED + * @retval DAC register address + */ +__STATIC_INLINE uint32_t LL_DAC_DMA_GetRegAddr(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Register) +{ + /* Retrieve address of register DHR12Rx, DHR12Lx or DHR8Rx depending on */ + /* DAC channel selected. */ + return ((uint32_t)(__DAC_PTR_REG_OFFSET((DACx)->DHR12R1, ((DAC_Channel >> (Register & 0x1FUL)) + & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0)))); +} +/** + * @} + */ + +/** @defgroup DAC_LL_EF_Operation Operation on DAC channels + * @{ + */ + +/** + * @brief Enable DAC selected channel. + * @rmtoll CR EN1 LL_DAC_Enable\n + * CR EN2 LL_DAC_Enable + * @note After enable from off state, DAC channel requires a delay + * for output voltage to reach accuracy +/- 1 LSB. + * Refer to device datasheet, parameter "tWAKEUP". + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval None + */ +__STATIC_INLINE void LL_DAC_Enable(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + SET_BIT(DACx->CR, + DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); +} + +/** + * @brief Disable DAC selected channel. + * @rmtoll CR EN1 LL_DAC_Disable\n + * CR EN2 LL_DAC_Disable + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval None + */ +__STATIC_INLINE void LL_DAC_Disable(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + CLEAR_BIT(DACx->CR, + DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); +} + +/** + * @brief Get DAC enable state of the selected channel. + * (0: DAC channel is disabled, 1: DAC channel is enabled) + * @rmtoll CR EN1 LL_DAC_IsEnabled\n + * CR EN2 LL_DAC_IsEnabled + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DAC_IsEnabled(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + return ((READ_BIT(DACx->CR, + DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) + == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL); +} + +/** + * @brief Enable DAC trigger of the selected channel. + * @note - If DAC trigger is disabled, DAC conversion is performed + * automatically once the data holding register is updated, + * using functions "LL_DAC_ConvertData{8; 12}{Right; Left} Aligned()": + * @ref LL_DAC_ConvertData12RightAligned(), ... + * - If DAC trigger is enabled, DAC conversion is performed + * only when a hardware of software trigger event is occurring. + * Select trigger source using + * function @ref LL_DAC_SetTriggerSource(). + * @rmtoll CR TEN1 LL_DAC_EnableTrigger\n + * CR TEN2 LL_DAC_EnableTrigger + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval None + */ +__STATIC_INLINE void LL_DAC_EnableTrigger(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + SET_BIT(DACx->CR, + DAC_CR_TEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); +} + +/** + * @brief Disable DAC trigger of the selected channel. + * @rmtoll CR TEN1 LL_DAC_DisableTrigger\n + * CR TEN2 LL_DAC_DisableTrigger + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval None + */ +__STATIC_INLINE void LL_DAC_DisableTrigger(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + CLEAR_BIT(DACx->CR, + DAC_CR_TEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); +} + +/** + * @brief Get DAC trigger state of the selected channel. + * (0: DAC trigger is disabled, 1: DAC trigger is enabled) + * @rmtoll CR TEN1 LL_DAC_IsTriggerEnabled\n + * CR TEN2 LL_DAC_IsTriggerEnabled + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DAC_IsTriggerEnabled(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + return ((READ_BIT(DACx->CR, + DAC_CR_TEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) + == (DAC_CR_TEN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL); +} + +/** + * @brief Trig DAC conversion by software for the selected DAC channel. + * @note Preliminarily, DAC trigger must be set to software trigger + * using function + * @ref LL_DAC_Init() + * @ref LL_DAC_SetTriggerSource() + * with parameter "LL_DAC_TRIGGER_SOFTWARE". + * and DAC trigger must be enabled using + * function @ref LL_DAC_EnableTrigger(). + * @note For devices featuring DAC with 2 channels: this function + * can perform a SW start of both DAC channels simultaneously. + * Two channels can be selected as parameter. + * Example: (LL_DAC_CHANNEL_1 | LL_DAC_CHANNEL_2) + * @rmtoll SWTRIGR SWTRIG1 LL_DAC_TrigSWConversion\n + * SWTRIGR SWTRIG2 LL_DAC_TrigSWConversion + * @param DACx DAC instance + * @param DAC_Channel This parameter can a combination of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval None + */ +__STATIC_INLINE void LL_DAC_TrigSWConversion(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + SET_BIT(DACx->SWTRIGR, + (DAC_Channel & DAC_SWTR_CHX_MASK)); +} + +/** + * @brief Set the data to be loaded in the data holding register + * in format 12 bits left alignment (LSB aligned on bit 0), + * for the selected DAC channel. + * @rmtoll DHR12R1 DACC1DHR LL_DAC_ConvertData12RightAligned\n + * DHR12R2 DACC2DHR LL_DAC_ConvertData12RightAligned + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @param Data Value between Min_Data=0x000 and Max_Data=0xFFF + * @retval None + */ +__STATIC_INLINE void LL_DAC_ConvertData12RightAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data) +{ + __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS) + & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0); + + MODIFY_REG(*preg, DAC_DHR12R1_DACC1DHR, Data); +} + +/** + * @brief Set the data to be loaded in the data holding register + * in format 12 bits left alignment (MSB aligned on bit 15), + * for the selected DAC channel. + * @rmtoll DHR12L1 DACC1DHR LL_DAC_ConvertData12LeftAligned\n + * DHR12L2 DACC2DHR LL_DAC_ConvertData12LeftAligned + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @param Data Value between Min_Data=0x000 and Max_Data=0xFFF + * @retval None + */ +__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data) +{ + __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS) + & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0); + + MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data); +} + +/** + * @brief Set the data to be loaded in the data holding register + * in format 8 bits left alignment (LSB aligned on bit 0), + * for the selected DAC channel. + * @rmtoll DHR8R1 DACC1DHR LL_DAC_ConvertData8RightAligned\n + * DHR8R2 DACC2DHR LL_DAC_ConvertData8RightAligned + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @param Data Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_DAC_ConvertData8RightAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data) +{ + __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS) + & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0); + + MODIFY_REG(*preg, DAC_DHR8R1_DACC1DHR, Data); +} + + +/** + * @brief Set the data to be loaded in the data holding register + * in format 12 bits left alignment (LSB aligned on bit 0), + * for both DAC channels. + * @rmtoll DHR12RD DACC1DHR LL_DAC_ConvertDualData12RightAligned\n + * DHR12RD DACC2DHR LL_DAC_ConvertDualData12RightAligned + * @param DACx DAC instance + * @param DataChannel1 Value between Min_Data=0x000 and Max_Data=0xFFF + * @param DataChannel2 Value between Min_Data=0x000 and Max_Data=0xFFF + * @retval None + */ +__STATIC_INLINE void LL_DAC_ConvertDualData12RightAligned(DAC_TypeDef *DACx, uint32_t DataChannel1, + uint32_t DataChannel2) +{ + MODIFY_REG(DACx->DHR12RD, + (DAC_DHR12RD_DACC2DHR | DAC_DHR12RD_DACC1DHR), + ((DataChannel2 << DAC_DHR12RD_DACC2DHR_BITOFFSET_POS) | DataChannel1)); +} + +/** + * @brief Set the data to be loaded in the data holding register + * in format 12 bits left alignment (MSB aligned on bit 15), + * for both DAC channels. + * @rmtoll DHR12LD DACC1DHR LL_DAC_ConvertDualData12LeftAligned\n + * DHR12LD DACC2DHR LL_DAC_ConvertDualData12LeftAligned + * @param DACx DAC instance + * @param DataChannel1 Value between Min_Data=0x000 and Max_Data=0xFFF + * @param DataChannel2 Value between Min_Data=0x000 and Max_Data=0xFFF + * @retval None + */ +__STATIC_INLINE void LL_DAC_ConvertDualData12LeftAligned(DAC_TypeDef *DACx, uint32_t DataChannel1, + uint32_t DataChannel2) +{ + /* Note: Data of DAC channel 2 shift value subtracted of 4 because */ + /* data on 16 bits and DAC channel 2 bits field is on the 12 MSB, */ + /* the 4 LSB must be taken into account for the shift value. */ + MODIFY_REG(DACx->DHR12LD, + (DAC_DHR12LD_DACC2DHR | DAC_DHR12LD_DACC1DHR), + ((DataChannel2 << (DAC_DHR12LD_DACC2DHR_BITOFFSET_POS - 4U)) | DataChannel1)); +} + +/** + * @brief Set the data to be loaded in the data holding register + * in format 8 bits left alignment (LSB aligned on bit 0), + * for both DAC channels. + * @rmtoll DHR8RD DACC1DHR LL_DAC_ConvertDualData8RightAligned\n + * DHR8RD DACC2DHR LL_DAC_ConvertDualData8RightAligned + * @param DACx DAC instance + * @param DataChannel1 Value between Min_Data=0x00 and Max_Data=0xFF + * @param DataChannel2 Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_DAC_ConvertDualData8RightAligned(DAC_TypeDef *DACx, uint32_t DataChannel1, + uint32_t DataChannel2) +{ + MODIFY_REG(DACx->DHR8RD, + (DAC_DHR8RD_DACC2DHR | DAC_DHR8RD_DACC1DHR), + ((DataChannel2 << DAC_DHR8RD_DACC2DHR_BITOFFSET_POS) | DataChannel1)); +} + + +/** + * @brief Retrieve output data currently generated for the selected DAC channel. + * @note Whatever alignment and resolution settings + * (using functions "LL_DAC_ConvertData{8; 12}{Right; Left} Aligned()": + * @ref LL_DAC_ConvertData12RightAligned(), ...), + * output data format is 12 bits right aligned (LSB aligned on bit 0). + * @rmtoll DOR1 DACC1DOR LL_DAC_RetrieveOutputData\n + * DOR2 DACC2DOR LL_DAC_RetrieveOutputData + * @param DACx DAC instance + * @param DAC_Channel This parameter can be one of the following values: + * @arg @ref LL_DAC_CHANNEL_1 + * @arg @ref LL_DAC_CHANNEL_2 + * @retval Value between Min_Data=0x000 and Max_Data=0xFFF + */ +__STATIC_INLINE uint32_t LL_DAC_RetrieveOutputData(DAC_TypeDef *DACx, uint32_t DAC_Channel) +{ + __IO uint32_t const *preg = __DAC_PTR_REG_OFFSET(DACx->DOR1, (DAC_Channel >> DAC_REG_DORX_REGOFFSET_BITOFFSET_POS) + & DAC_REG_DORX_REGOFFSET_MASK_POSBIT0); + + return (uint16_t) READ_BIT(*preg, DAC_DOR1_DACC1DOR); +} + +/** + * @} + */ + +/** @defgroup DAC_LL_EF_FLAG_Management FLAG Management + * @{ + */ + +/** + * @brief Get DAC calibration offset flag for DAC channel 1 + * @rmtoll SR CAL_FLAG1 LL_DAC_IsActiveFlag_CAL1 + * @param DACx DAC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_CAL1(DAC_TypeDef *DACx) +{ + return ((READ_BIT(DACx->SR, LL_DAC_FLAG_CAL1) == (LL_DAC_FLAG_CAL1)) ? 1UL : 0UL); +} + + +/** + * @brief Get DAC calibration offset flag for DAC channel 2 + * @rmtoll SR CAL_FLAG2 LL_DAC_IsActiveFlag_CAL2 + * @param DACx DAC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_CAL2(DAC_TypeDef *DACx) +{ + return ((READ_BIT(DACx->SR, LL_DAC_FLAG_CAL2) == (LL_DAC_FLAG_CAL2)) ? 1UL : 0UL); +} + + +/** + * @brief Get DAC busy writing sample time flag for DAC channel 1 + * @rmtoll SR BWST1 LL_DAC_IsActiveFlag_BWST1 + * @param DACx DAC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_BWST1(DAC_TypeDef *DACx) +{ + return ((READ_BIT(DACx->SR, LL_DAC_FLAG_BWST1) == (LL_DAC_FLAG_BWST1)) ? 1UL : 0UL); +} + +/** + * @brief Get DAC busy writing sample time flag for DAC channel 2 + * @rmtoll SR BWST2 LL_DAC_IsActiveFlag_BWST2 + * @param DACx DAC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_BWST2(DAC_TypeDef *DACx) +{ + return ((READ_BIT(DACx->SR, LL_DAC_FLAG_BWST2) == (LL_DAC_FLAG_BWST2)) ? 1UL : 0UL); +} + + +/** + * @brief Get DAC underrun flag for DAC channel 1 + * @rmtoll SR DMAUDR1 LL_DAC_IsActiveFlag_DMAUDR1 + * @param DACx DAC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_DMAUDR1(DAC_TypeDef *DACx) +{ + return ((READ_BIT(DACx->SR, LL_DAC_FLAG_DMAUDR1) == (LL_DAC_FLAG_DMAUDR1)) ? 1UL : 0UL); +} + + +/** + * @brief Get DAC underrun flag for DAC channel 2 + * @rmtoll SR DMAUDR2 LL_DAC_IsActiveFlag_DMAUDR2 + * @param DACx DAC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_DMAUDR2(DAC_TypeDef *DACx) +{ + return ((READ_BIT(DACx->SR, LL_DAC_FLAG_DMAUDR2) == (LL_DAC_FLAG_DMAUDR2)) ? 1UL : 0UL); +} + + +/** + * @brief Clear DAC underrun flag for DAC channel 1 + * @rmtoll SR DMAUDR1 LL_DAC_ClearFlag_DMAUDR1 + * @param DACx DAC instance + * @retval None + */ +__STATIC_INLINE void LL_DAC_ClearFlag_DMAUDR1(DAC_TypeDef *DACx) +{ + WRITE_REG(DACx->SR, LL_DAC_FLAG_DMAUDR1); +} + + +/** + * @brief Clear DAC underrun flag for DAC channel 2 + * @rmtoll SR DMAUDR2 LL_DAC_ClearFlag_DMAUDR2 + * @param DACx DAC instance + * @retval None + */ +__STATIC_INLINE void LL_DAC_ClearFlag_DMAUDR2(DAC_TypeDef *DACx) +{ + WRITE_REG(DACx->SR, LL_DAC_FLAG_DMAUDR2); +} + + +/** + * @} + */ + +/** @defgroup DAC_LL_EF_IT_Management IT management + * @{ + */ + +/** + * @brief Enable DMA underrun interrupt for DAC channel 1 + * @rmtoll CR DMAUDRIE1 LL_DAC_EnableIT_DMAUDR1 + * @param DACx DAC instance + * @retval None + */ +__STATIC_INLINE void LL_DAC_EnableIT_DMAUDR1(DAC_TypeDef *DACx) +{ + SET_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE1); +} + + +/** + * @brief Enable DMA underrun interrupt for DAC channel 2 + * @rmtoll CR DMAUDRIE2 LL_DAC_EnableIT_DMAUDR2 + * @param DACx DAC instance + * @retval None + */ +__STATIC_INLINE void LL_DAC_EnableIT_DMAUDR2(DAC_TypeDef *DACx) +{ + SET_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE2); +} + + +/** + * @brief Disable DMA underrun interrupt for DAC channel 1 + * @rmtoll CR DMAUDRIE1 LL_DAC_DisableIT_DMAUDR1 + * @param DACx DAC instance + * @retval None + */ +__STATIC_INLINE void LL_DAC_DisableIT_DMAUDR1(DAC_TypeDef *DACx) +{ + CLEAR_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE1); +} + + +/** + * @brief Disable DMA underrun interrupt for DAC channel 2 + * @rmtoll CR DMAUDRIE2 LL_DAC_DisableIT_DMAUDR2 + * @param DACx DAC instance + * @retval None + */ +__STATIC_INLINE void LL_DAC_DisableIT_DMAUDR2(DAC_TypeDef *DACx) +{ + CLEAR_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE2); +} + + +/** + * @brief Get DMA underrun interrupt for DAC channel 1 + * @rmtoll CR DMAUDRIE1 LL_DAC_IsEnabledIT_DMAUDR1 + * @param DACx DAC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DAC_IsEnabledIT_DMAUDR1(DAC_TypeDef *DACx) +{ + return ((READ_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE1) == (LL_DAC_IT_DMAUDRIE1)) ? 1UL : 0UL); +} + + +/** + * @brief Get DMA underrun interrupt for DAC channel 2 + * @rmtoll CR DMAUDRIE2 LL_DAC_IsEnabledIT_DMAUDR2 + * @param DACx DAC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DAC_IsEnabledIT_DMAUDR2(DAC_TypeDef *DACx) +{ + return ((READ_BIT(DACx->CR, LL_DAC_IT_DMAUDRIE2) == (LL_DAC_IT_DMAUDRIE2)) ? 1UL : 0UL); +} + + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup DAC_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_DAC_DeInit(DAC_TypeDef *DACx); +ErrorStatus LL_DAC_Init(DAC_TypeDef *DACx, uint32_t DAC_Channel, LL_DAC_InitTypeDef *DAC_InitStruct); +void LL_DAC_StructInit(LL_DAC_InitTypeDef *DAC_InitStruct); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* DAC1 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_DAC_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_dma.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_dma.h new file mode 100644 index 0000000..51ac3b3 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_dma.h @@ -0,0 +1,2270 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_dma.h + * @author MCD Application Team + * @brief Header file of DMA LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_DMA_H +#define STM32G0xx_LL_DMA_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" +#include "stm32g0xx_ll_dmamux.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined (DMA1) || defined (DMA2) + +/** @defgroup DMA_LL DMA + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** @defgroup DMA_LL_Private_Variables DMA Private Variables + * @{ + */ +/* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */ +static const uint8_t CHANNEL_OFFSET_TAB[] = +{ + (uint8_t)(DMA1_Channel1_BASE - DMA1_BASE), + (uint8_t)(DMA1_Channel2_BASE - DMA1_BASE), + (uint8_t)(DMA1_Channel3_BASE - DMA1_BASE), + (uint8_t)(DMA1_Channel4_BASE - DMA1_BASE), + (uint8_t)(DMA1_Channel5_BASE - DMA1_BASE), +#if defined(DMA1_Channel6_BASE) + (uint8_t)(DMA1_Channel6_BASE - DMA1_BASE), +#endif /* DMA1_Channel6_BASE */ +#if defined(DMA1_Channel7_BASE) + (uint8_t)(DMA1_Channel7_BASE - DMA1_BASE), +#endif /* DMA1_Channel7_BASE */ +}; +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/** @defgroup DMA_LL_Private_Macros DMA Private Macros + * @{ + */ +/** + * @brief Helper macro to convert DMA Instance DMAx into DMAMUX channel + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @param __DMA_INSTANCE__ DMAx + * @retval Channel_Offset (LL_DMA_CHANNEL_7 or 0). + */ +#define __LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(__DMA_INSTANCE__) \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) ? 0 : LL_DMA_CHANNEL_7) +/** + * @} + */ +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup DMA_LL_ES_INIT DMA Exported Init structure + * @{ + */ +typedef struct +{ + uint32_t PeriphOrM2MSrcAddress; /*!< Specifies the peripheral base address for DMA transfer + or as Source base address in case of memory to memory transfer direction. + + This parameter must be a value between Min_Data = 0 and Max_Data = 0xFFFFFFFF. */ + + uint32_t MemoryOrM2MDstAddress; /*!< Specifies the memory base address for DMA transfer + or as Destination base address in case of memory to memory transfer direction. + + This parameter must be a value between Min_Data = 0 and Max_Data = 0xFFFFFFFF. */ + + uint32_t Direction; /*!< Specifies if the data will be transferred from memory to peripheral, + from memory to memory or from peripheral to memory. + This parameter can be a value of @ref DMA_LL_EC_DIRECTION + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetDataTransferDirection(). */ + + uint32_t Mode; /*!< Specifies the normal or circular operation mode. + This parameter can be a value of @ref DMA_LL_EC_MODE + @note: The circular buffer mode cannot be used if the memory to memory + data transfer direction is configured on the selected Channel + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetMode(). */ + + uint32_t PeriphOrM2MSrcIncMode; /*!< Specifies whether the Peripheral address or Source address in case of memory to memory transfer direction + is incremented or not. + This parameter can be a value of @ref DMA_LL_EC_PERIPH + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphIncMode(). */ + + uint32_t MemoryOrM2MDstIncMode; /*!< Specifies whether the Memory address or Destination address in case of memory to memory transfer direction + is incremented or not. + This parameter can be a value of @ref DMA_LL_EC_MEMORY + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetMemoryIncMode(). */ + + uint32_t PeriphOrM2MSrcDataSize; /*!< Specifies the Peripheral data size alignment or Source data size alignment (byte, half word, word) + in case of memory to memory transfer direction. + This parameter can be a value of @ref DMA_LL_EC_PDATAALIGN + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphSize(). */ + + uint32_t MemoryOrM2MDstDataSize; /*!< Specifies the Memory data size alignment or Destination data size alignment (byte, half word, word) + in case of memory to memory transfer direction. + This parameter can be a value of @ref DMA_LL_EC_MDATAALIGN + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetMemorySize(). */ + + uint32_t NbData; /*!< Specifies the number of data to transfer, in data unit. + The data unit is equal to the source buffer configuration set in PeripheralSize + or MemorySize parameters depending in the transfer direction. + This parameter must be a value between Min_Data = 0 and Max_Data = 0x0000FFFF + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetDataLength(). */ + + uint32_t PeriphRequest; /*!< Specifies the peripheral request. + This parameter can be a value of @ref DMAMUX_LL_EC_REQUEST + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphRequest(). */ + + uint32_t Priority; /*!< Specifies the channel priority level. + This parameter can be a value of @ref DMA_LL_EC_PRIORITY + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetChannelPriorityLevel(). */ + +} LL_DMA_InitTypeDef; +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup DMA_LL_Exported_Constants DMA Exported Constants + * @{ + */ +/** @defgroup DMA_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_DMA_WriteReg function + * @{ + */ +#define LL_DMA_IFCR_CGIF1 DMA_IFCR_CGIF1 /*!< Channel 1 global flag */ +#define LL_DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1 /*!< Channel 1 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1 /*!< Channel 1 half transfer flag */ +#define LL_DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1 /*!< Channel 1 transfer error flag */ +#define LL_DMA_IFCR_CGIF2 DMA_IFCR_CGIF2 /*!< Channel 2 global flag */ +#define LL_DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2 /*!< Channel 2 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2 /*!< Channel 2 half transfer flag */ +#define LL_DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2 /*!< Channel 2 transfer error flag */ +#define LL_DMA_IFCR_CGIF3 DMA_IFCR_CGIF3 /*!< Channel 3 global flag */ +#define LL_DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3 /*!< Channel 3 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3 /*!< Channel 3 half transfer flag */ +#define LL_DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3 /*!< Channel 3 transfer error flag */ +#define LL_DMA_IFCR_CGIF4 DMA_IFCR_CGIF4 /*!< Channel 4 global flag */ +#define LL_DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4 /*!< Channel 4 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4 /*!< Channel 4 half transfer flag */ +#define LL_DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4 /*!< Channel 4 transfer error flag */ +#define LL_DMA_IFCR_CGIF5 DMA_IFCR_CGIF5 /*!< Channel 5 global flag */ +#define LL_DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5 /*!< Channel 5 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5 /*!< Channel 5 half transfer flag */ +#define LL_DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5 /*!< Channel 5 transfer error flag */ +#if defined(DMA1_Channel6) +#define LL_DMA_IFCR_CGIF6 DMA_IFCR_CGIF6 /*!< Channel 6 global flag */ +#define LL_DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6 /*!< Channel 6 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6 /*!< Channel 6 half transfer flag */ +#define LL_DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6 /*!< Channel 6 transfer error flag */ +#endif /* DMA1_Channel6 */ +#if defined(DMA1_Channel7) +#define LL_DMA_IFCR_CGIF7 DMA_IFCR_CGIF7 /*!< Channel 7 global flag */ +#define LL_DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7 /*!< Channel 7 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7 /*!< Channel 7 half transfer flag */ +#define LL_DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7 /*!< Channel 7 transfer error flag */ +#endif /* DMA1_Channel7 */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_DMA_ReadReg function + * @{ + */ +#define LL_DMA_ISR_GIF1 DMA_ISR_GIF1 /*!< Channel 1 global flag */ +#define LL_DMA_ISR_TCIF1 DMA_ISR_TCIF1 /*!< Channel 1 transfer complete flag */ +#define LL_DMA_ISR_HTIF1 DMA_ISR_HTIF1 /*!< Channel 1 half transfer flag */ +#define LL_DMA_ISR_TEIF1 DMA_ISR_TEIF1 /*!< Channel 1 transfer error flag */ +#define LL_DMA_ISR_GIF2 DMA_ISR_GIF2 /*!< Channel 2 global flag */ +#define LL_DMA_ISR_TCIF2 DMA_ISR_TCIF2 /*!< Channel 2 transfer complete flag */ +#define LL_DMA_ISR_HTIF2 DMA_ISR_HTIF2 /*!< Channel 2 half transfer flag */ +#define LL_DMA_ISR_TEIF2 DMA_ISR_TEIF2 /*!< Channel 2 transfer error flag */ +#define LL_DMA_ISR_GIF3 DMA_ISR_GIF3 /*!< Channel 3 global flag */ +#define LL_DMA_ISR_TCIF3 DMA_ISR_TCIF3 /*!< Channel 3 transfer complete flag */ +#define LL_DMA_ISR_HTIF3 DMA_ISR_HTIF3 /*!< Channel 3 half transfer flag */ +#define LL_DMA_ISR_TEIF3 DMA_ISR_TEIF3 /*!< Channel 3 transfer error flag */ +#define LL_DMA_ISR_GIF4 DMA_ISR_GIF4 /*!< Channel 4 global flag */ +#define LL_DMA_ISR_TCIF4 DMA_ISR_TCIF4 /*!< Channel 4 transfer complete flag */ +#define LL_DMA_ISR_HTIF4 DMA_ISR_HTIF4 /*!< Channel 4 half transfer flag */ +#define LL_DMA_ISR_TEIF4 DMA_ISR_TEIF4 /*!< Channel 4 transfer error flag */ +#define LL_DMA_ISR_GIF5 DMA_ISR_GIF5 /*!< Channel 5 global flag */ +#define LL_DMA_ISR_TCIF5 DMA_ISR_TCIF5 /*!< Channel 5 transfer complete flag */ +#define LL_DMA_ISR_HTIF5 DMA_ISR_HTIF5 /*!< Channel 5 half transfer flag */ +#define LL_DMA_ISR_TEIF5 DMA_ISR_TEIF5 /*!< Channel 5 transfer error flag */ +#if defined(DMA1_Channel6) +#define LL_DMA_ISR_GIF6 DMA_ISR_GIF6 /*!< Channel 6 global flag */ +#define LL_DMA_ISR_TCIF6 DMA_ISR_TCIF6 /*!< Channel 6 transfer complete flag */ +#define LL_DMA_ISR_HTIF6 DMA_ISR_HTIF6 /*!< Channel 6 half transfer flag */ +#define LL_DMA_ISR_TEIF6 DMA_ISR_TEIF6 /*!< Channel 6 transfer error flag */ +#endif /* DMA1_Channel6 */ +#if defined(DMA1_Channel7) +#define LL_DMA_ISR_GIF7 DMA_ISR_GIF7 /*!< Channel 7 global flag */ +#define LL_DMA_ISR_TCIF7 DMA_ISR_TCIF7 /*!< Channel 7 transfer complete flag */ +#define LL_DMA_ISR_HTIF7 DMA_ISR_HTIF7 /*!< Channel 7 half transfer flag */ +#define LL_DMA_ISR_TEIF7 DMA_ISR_TEIF7 /*!< Channel 7 transfer error flag */ +#endif /* DMA1_Channel7 */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_DMA_ReadReg and LL_DMA_WriteReg functions + * @{ + */ +#define LL_DMA_CCR_TCIE DMA_CCR_TCIE /*!< Transfer complete interrupt */ +#define LL_DMA_CCR_HTIE DMA_CCR_HTIE /*!< Half Transfer interrupt */ +#define LL_DMA_CCR_TEIE DMA_CCR_TEIE /*!< Transfer error interrupt */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_CHANNEL CHANNEL + * @{ + */ +#define LL_DMA_CHANNEL_1 0x00000000U /*!< DMA Channel 1 */ +#define LL_DMA_CHANNEL_2 0x00000001U /*!< DMA Channel 2 */ +#define LL_DMA_CHANNEL_3 0x00000002U /*!< DMA Channel 3 */ +#define LL_DMA_CHANNEL_4 0x00000003U /*!< DMA Channel 4 */ +#define LL_DMA_CHANNEL_5 0x00000004U /*!< DMA Channel 5 */ +#if defined(DMA1_Channel6) +#define LL_DMA_CHANNEL_6 0x00000005U /*!< DMA Channel 6 */ +#endif /* DMA1_Channel6 */ +#if defined(DMA1_Channel7) +#define LL_DMA_CHANNEL_7 0x00000006U /*!< DMA Channel 7 */ +#endif /* DMA1_Channel7 */ +#if defined(USE_FULL_LL_DRIVER) +#define LL_DMA_CHANNEL_ALL 0xFFFF0000U /*!< DMA Channel all (used only for function @ref LL_DMA_DeInit(). */ +#endif /*USE_FULL_LL_DRIVER*/ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_DIRECTION Transfer Direction + * @{ + */ +#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U /*!< Peripheral to memory direction */ +#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR /*!< Memory to peripheral direction */ +#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM /*!< Memory to memory direction */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_MODE Transfer mode + * @{ + */ +#define LL_DMA_MODE_NORMAL 0x00000000U /*!< Normal Mode */ +#define LL_DMA_MODE_CIRCULAR DMA_CCR_CIRC /*!< Circular Mode */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_PERIPH Peripheral increment mode + * @{ + */ +#define LL_DMA_PERIPH_INCREMENT DMA_CCR_PINC /*!< Peripheral increment mode Enable */ +#define LL_DMA_PERIPH_NOINCREMENT 0x00000000U /*!< Peripheral increment mode Disable */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_MEMORY Memory increment mode + * @{ + */ +#define LL_DMA_MEMORY_INCREMENT DMA_CCR_MINC /*!< Memory increment mode Enable */ +#define LL_DMA_MEMORY_NOINCREMENT 0x00000000U /*!< Memory increment mode Disable */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_PDATAALIGN Peripheral data alignment + * @{ + */ +#define LL_DMA_PDATAALIGN_BYTE 0x00000000U /*!< Peripheral data alignment : Byte */ +#define LL_DMA_PDATAALIGN_HALFWORD DMA_CCR_PSIZE_0 /*!< Peripheral data alignment : HalfWord */ +#define LL_DMA_PDATAALIGN_WORD DMA_CCR_PSIZE_1 /*!< Peripheral data alignment : Word */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_MDATAALIGN Memory data alignment + * @{ + */ +#define LL_DMA_MDATAALIGN_BYTE 0x00000000U /*!< Memory data alignment : Byte */ +#define LL_DMA_MDATAALIGN_HALFWORD DMA_CCR_MSIZE_0 /*!< Memory data alignment : HalfWord */ +#define LL_DMA_MDATAALIGN_WORD DMA_CCR_MSIZE_1 /*!< Memory data alignment : Word */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_PRIORITY Transfer Priority level + * @{ + */ +#define LL_DMA_PRIORITY_LOW 0x00000000U /*!< Priority level : Low */ +#define LL_DMA_PRIORITY_MEDIUM DMA_CCR_PL_0 /*!< Priority level : Medium */ +#define LL_DMA_PRIORITY_HIGH DMA_CCR_PL_1 /*!< Priority level : High */ +#define LL_DMA_PRIORITY_VERYHIGH DMA_CCR_PL /*!< Priority level : Very_High */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup DMA_LL_Exported_Macros DMA Exported Macros + * @{ + */ + +/** @defgroup DMA_LL_EM_WRITE_READ Common Write and read registers macros + * @{ + */ +/** + * @brief Write a value in DMA register + * @param __INSTANCE__ DMA Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in DMA register + * @param __INSTANCE__ DMA Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup DMA_LL_EM_CONVERT_DMAxCHANNELy Convert DMAxChannely + * @{ + */ +/** + * @brief Convert DMAx_Channely into DMAx + * @param __CHANNEL_INSTANCE__ DMAx_Channely + * @retval DMAx + */ +#if defined(DMA2) +#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__) \ + (((uint32_t)(__CHANNEL_INSTANCE__) > ((uint32_t)DMA1_Channel7)) ? DMA2 : DMA1) +#else /* DMA1 */ +#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__) (DMA1) +#endif /* DMA2 */ + +/** + * @brief Convert DMAx_Channely into LL_DMA_CHANNEL_y + * @param __CHANNEL_INSTANCE__ DMAx_Channely + * @retval LL_DMA_CHANNEL_y + */ +#if defined(DMA2) +#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__) \ + (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \ + LL_DMA_CHANNEL_7) +#else /* DMA1 */ +#if defined(DMA1_Channel7) +#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__) \ + (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \ + LL_DMA_CHANNEL_7) +#else +#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__) \ + (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \ + LL_DMA_CHANNEL_5) +#endif /* DMA1_Channel8 */ +#endif /* DMA2 */ + +/** + * @brief Convert DMA Instance DMAx and LL_DMA_CHANNEL_y into DMAx_Channely + * @param __DMA_INSTANCE__ DMAx + * @param __CHANNEL__ LL_DMA_CHANNEL_y + * @retval DMAx_Channely + */ +#if defined(DMA2) +#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__) \ + ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA2_Channel1 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA2_Channel2 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA2_Channel3 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA2_Channel4 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA2_Channel5 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \ + DMA1_Channel7) +#else /* DMA1 */ +#if defined(DMA1_Channel7) +#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__) \ + ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \ + DMA1_Channel7) +#else +#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__) \ + ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \ + DMA1_Channel5) +#endif /* DMA1_Channel8 */ +#endif /* DMA2 */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup DMA_LL_Exported_Functions DMA Exported Functions + * @{ + */ + +/** @defgroup DMA_LL_EF_Configuration Configuration + * @{ + */ +/** + * @brief Enable DMA channel. + * @rmtoll CCR EN LL_DMA_EnableChannel + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN); +} + +/** + * @brief Disable DMA channel. + * @rmtoll CCR EN LL_DMA_DisableChannel + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN); +} + +/** + * @brief Check if DMA channel is enabled or disabled. + * @rmtoll CCR EN LL_DMA_IsEnabledChannel + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL); +} + +/** + * @brief Configure all parameters link to DMA transfer. + * @rmtoll CCR DIR LL_DMA_ConfigTransfer\n + * CCR MEM2MEM LL_DMA_ConfigTransfer\n + * CCR CIRC LL_DMA_ConfigTransfer\n + * CCR PINC LL_DMA_ConfigTransfer\n + * CCR MINC LL_DMA_ConfigTransfer\n + * CCR PSIZE LL_DMA_ConfigTransfer\n + * CCR MSIZE LL_DMA_ConfigTransfer\n + * CCR PL LL_DMA_ConfigTransfer + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param Configuration This parameter must be a combination of all the following values: + * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY or @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH or @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY + * @arg @ref LL_DMA_MODE_NORMAL or @ref LL_DMA_MODE_CIRCULAR + * @arg @ref LL_DMA_PERIPH_INCREMENT or @ref LL_DMA_PERIPH_NOINCREMENT + * @arg @ref LL_DMA_MEMORY_INCREMENT or @ref LL_DMA_MEMORY_NOINCREMENT + * @arg @ref LL_DMA_PDATAALIGN_BYTE or @ref LL_DMA_PDATAALIGN_HALFWORD or @ref LL_DMA_PDATAALIGN_WORD + * @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDATAALIGN_WORD + * @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HIGH or @ref LL_DMA_PRIORITY_VERYHIGH + * @retval None + */ +__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_PSIZE | DMA_CCR_MSIZE | DMA_CCR_PL, + Configuration); +} + +/** + * @brief Set Data transfer direction (read from peripheral or from memory). + * @rmtoll CCR DIR LL_DMA_SetDataTransferDirection\n + * CCR MEM2MEM LL_DMA_SetDataTransferDirection + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param Direction This parameter can be one of the following values: + * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction); +} + +/** + * @brief Get Data transfer direction (read from peripheral or from memory). + * @rmtoll CCR DIR LL_DMA_GetDataTransferDirection\n + * CCR MEM2MEM LL_DMA_GetDataTransferDirection + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY + */ +__STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_DIR | DMA_CCR_MEM2MEM)); +} + +/** + * @brief Set DMA mode circular or normal. + * @note The circular buffer mode cannot be used if the memory-to-memory + * data transfer is configured on the selected Channel. + * @rmtoll CCR CIRC LL_DMA_SetMode + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param Mode This parameter can be one of the following values: + * @arg @ref LL_DMA_MODE_NORMAL + * @arg @ref LL_DMA_MODE_CIRCULAR + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC, + Mode); +} + +/** + * @brief Get DMA mode circular or normal. + * @rmtoll CCR CIRC LL_DMA_GetMode + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_MODE_NORMAL + * @arg @ref LL_DMA_MODE_CIRCULAR + */ +__STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_CIRC)); +} + +/** + * @brief Set Peripheral increment mode. + * @rmtoll CCR PINC LL_DMA_SetPeriphIncMode + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param PeriphOrM2MSrcIncMode This parameter can be one of the following values: + * @arg @ref LL_DMA_PERIPH_INCREMENT + * @arg @ref LL_DMA_PERIPH_NOINCREMENT + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC, + PeriphOrM2MSrcIncMode); +} + +/** + * @brief Get Peripheral increment mode. + * @rmtoll CCR PINC LL_DMA_GetPeriphIncMode + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_PERIPH_INCREMENT + * @arg @ref LL_DMA_PERIPH_NOINCREMENT + */ +__STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_PINC)); +} + +/** + * @brief Set Memory increment mode. + * @rmtoll CCR MINC LL_DMA_SetMemoryIncMode + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param MemoryOrM2MDstIncMode This parameter can be one of the following values: + * @arg @ref LL_DMA_MEMORY_INCREMENT + * @arg @ref LL_DMA_MEMORY_NOINCREMENT + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC, + MemoryOrM2MDstIncMode); +} + +/** + * @brief Get Memory increment mode. + * @rmtoll CCR MINC LL_DMA_GetMemoryIncMode + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_MEMORY_INCREMENT + * @arg @ref LL_DMA_MEMORY_NOINCREMENT + */ +__STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_MINC)); +} + +/** + * @brief Set Peripheral size. + * @rmtoll CCR PSIZE LL_DMA_SetPeriphSize + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param PeriphOrM2MSrcDataSize This parameter can be one of the following values: + * @arg @ref LL_DMA_PDATAALIGN_BYTE + * @arg @ref LL_DMA_PDATAALIGN_HALFWORD + * @arg @ref LL_DMA_PDATAALIGN_WORD + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE, + PeriphOrM2MSrcDataSize); +} + +/** + * @brief Get Peripheral size. + * @rmtoll CCR PSIZE LL_DMA_GetPeriphSize + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_PDATAALIGN_BYTE + * @arg @ref LL_DMA_PDATAALIGN_HALFWORD + * @arg @ref LL_DMA_PDATAALIGN_WORD + */ +__STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_PSIZE)); +} + +/** + * @brief Set Memory size. + * @rmtoll CCR MSIZE LL_DMA_SetMemorySize + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param MemoryOrM2MDstDataSize This parameter can be one of the following values: + * @arg @ref LL_DMA_MDATAALIGN_BYTE + * @arg @ref LL_DMA_MDATAALIGN_HALFWORD + * @arg @ref LL_DMA_MDATAALIGN_WORD + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE, + MemoryOrM2MDstDataSize); +} + +/** + * @brief Get Memory size. + * @rmtoll CCR MSIZE LL_DMA_GetMemorySize + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_MDATAALIGN_BYTE + * @arg @ref LL_DMA_MDATAALIGN_HALFWORD + * @arg @ref LL_DMA_MDATAALIGN_WORD + */ +__STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_MSIZE)); +} + +/** + * @brief Set Channel priority level. + * @rmtoll CCR PL LL_DMA_SetChannelPriorityLevel + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param Priority This parameter can be one of the following values: + * @arg @ref LL_DMA_PRIORITY_LOW + * @arg @ref LL_DMA_PRIORITY_MEDIUM + * @arg @ref LL_DMA_PRIORITY_HIGH + * @arg @ref LL_DMA_PRIORITY_VERYHIGH + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL, + Priority); +} + +/** + * @brief Get Channel priority level. + * @rmtoll CCR PL LL_DMA_GetChannelPriorityLevel + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_PRIORITY_LOW + * @arg @ref LL_DMA_PRIORITY_MEDIUM + * @arg @ref LL_DMA_PRIORITY_HIGH + * @arg @ref LL_DMA_PRIORITY_VERYHIGH + */ +__STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_PL)); +} + +/** + * @brief Set Number of data to transfer. + * @note This action has no effect if + * channel is enabled. + * @rmtoll CNDTR NDT LL_DMA_SetDataLength + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR, + DMA_CNDTR_NDT, NbData); +} + +/** + * @brief Get Number of data to transfer. + * @note Once the channel is enabled, the return value indicate the + * remaining bytes to be transmitted. + * @rmtoll CNDTR NDT LL_DMA_GetDataLength + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR, + DMA_CNDTR_NDT)); +} + +/** + * @brief Configure the Source and Destination addresses. + * @note This API must not be called when the DMA channel is enabled. + * @note Each peripheral using DMA provides an API to get directly the register address (LL_PPP_DMA_GetRegAddr). + * @rmtoll CPAR PA LL_DMA_ConfigAddresses\n + * CMAR MA LL_DMA_ConfigAddresses + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param SrcAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @param DstAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @param Direction This parameter can be one of the following values: + * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY + * @retval None + */ +__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress, + uint32_t DstAddress, uint32_t Direction) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + /* Direction Memory to Periph */ + if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH) + { + WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, SrcAddress); + WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, DstAddress); + } + /* Direction Periph to Memory and Memory to Memory */ + else + { + WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, SrcAddress); + WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, DstAddress); + } +} + +/** + * @brief Set the Memory address. + * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. + * @note This API must not be called when the DMA channel is enabled. + * @rmtoll CMAR MA LL_DMA_SetMemoryAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress); +} + +/** + * @brief Set the Peripheral address. + * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. + * @note This API must not be called when the DMA channel is enabled. + * @rmtoll CPAR PA LL_DMA_SetPeriphAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress); +} + +/** + * @brief Get Memory address. + * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. + * @rmtoll CMAR MA LL_DMA_GetMemoryAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR)); +} + +/** + * @brief Get Peripheral address. + * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. + * @rmtoll CPAR PA LL_DMA_GetPeriphAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR)); +} + +/** + * @brief Set the Memory to Memory Source address. + * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. + * @note This API must not be called when the DMA channel is enabled. + * @rmtoll CPAR PA LL_DMA_SetM2MSrcAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, MemoryAddress); +} + +/** + * @brief Set the Memory to Memory Destination address. + * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. + * @note This API must not be called when the DMA channel is enabled. + * @rmtoll CMAR MA LL_DMA_SetM2MDstAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress); +} + +/** + * @brief Get the Memory to Memory Source address. + * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. + * @rmtoll CPAR PA LL_DMA_GetM2MSrcAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR)); +} + +/** + * @brief Get the Memory to Memory Destination address. + * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. + * @rmtoll CMAR MA LL_DMA_GetM2MDstAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR)); +} + +/** + * @brief Set DMA request for DMA Channels on DMAMUX Channel x. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR DMAREQ_ID LL_DMA_SetPeriphRequest + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param Request This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_MEM2MEM + * @arg @ref LL_DMAMUX_REQ_GENERATOR0 + * @arg @ref LL_DMAMUX_REQ_GENERATOR1 + * @arg @ref LL_DMAMUX_REQ_GENERATOR2 + * @arg @ref LL_DMAMUX_REQ_GENERATOR3 + * @arg @ref LL_DMAMUX_REQ_ADC1 + * @arg @ref LL_DMAMUX_REQ_AES_IN + * @arg @ref LL_DMAMUX_REQ_AES_OUT + * @arg @ref LL_DMAMUX_REQ_DAC1_CH1 + * @arg @ref LL_DMAMUX_REQ_DAC1_CH2 + * @arg @ref LL_DMAMUX_REQ_I2C1_RX + * @arg @ref LL_DMAMUX_REQ_I2C1_TX + * @arg @ref LL_DMAMUX_REQ_I2C2_RX + * @arg @ref LL_DMAMUX_REQ_I2C2_TX + * @arg @ref LL_DMAMUX_REQ_LPUART1_RX + * @arg @ref LL_DMAMUX_REQ_LPUART1_TX + * @arg @ref LL_DMAMUX_REQ_SPI1_RX + * @arg @ref LL_DMAMUX_REQ_SPI1_TX + * @arg @ref LL_DMAMUX_REQ_SPI2_RX + * @arg @ref LL_DMAMUX_REQ_SPI2_TX + * @arg @ref LL_DMAMUX_REQ_TIM1_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM1_TRIG_COM + * @arg @ref LL_DMAMUX_REQ_TIM1_UP + * @arg @ref LL_DMAMUX_REQ_TIM2_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM2_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM2_UP + * @arg @ref LL_DMAMUX_REQ_TIM3_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM3_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM3_UP + * @arg @ref LL_DMAMUX_REQ_TIM6_UP + * @arg @ref LL_DMAMUX_REQ_TIM7_UP + * @arg @ref LL_DMAMUX_REQ_TIM15_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM15_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM15_TRIG_COM + * @arg @ref LL_DMAMUX_REQ_TIM15_UP + * @arg @ref LL_DMAMUX_REQ_TIM16_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM16_COM + * @arg @ref LL_DMAMUX_REQ_TIM16_UP + * @arg @ref LL_DMAMUX_REQ_TIM17_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM17_COM + * @arg @ref LL_DMAMUX_REQ_TIM17_UP + * @arg @ref LL_DMAMUX_REQ_USART1_RX + * @arg @ref LL_DMAMUX_REQ_USART1_TX + * @arg @ref LL_DMAMUX_REQ_USART2_RX + * @arg @ref LL_DMAMUX_REQ_USART2_TX + * @arg @ref LL_DMAMUX_REQ_USART3_RX + * @arg @ref LL_DMAMUX_REQ_USART3_TX + * @arg @ref LL_DMAMUX_REQ_USART4_RX + * @arg @ref LL_DMAMUX_REQ_USART4_TX + * @arg @ref LL_DMAMUX_REQ_UCPD1_RX + * @arg @ref LL_DMAMUX_REQ_UCPD1_TX + * @arg @ref LL_DMAMUX_REQ_UCPD2_RX + * @arg @ref LL_DMAMUX_REQ_UCPD2_TX + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request) +{ + uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U); + MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request); +} + +/** + * @brief Get DMA request for DMA Channels on DMAMUX Channel x. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR DMAREQ_ID LL_DMA_GetPeriphRequest + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_MEM2MEM + * @arg @ref LL_DMAMUX_REQ_GENERATOR0 + * @arg @ref LL_DMAMUX_REQ_GENERATOR1 + * @arg @ref LL_DMAMUX_REQ_GENERATOR2 + * @arg @ref LL_DMAMUX_REQ_GENERATOR3 + * @arg @ref LL_DMAMUX_REQ_ADC1 + * @arg @ref LL_DMAMUX_REQ_AES_IN + * @arg @ref LL_DMAMUX_REQ_AES_OUT + * @arg @ref LL_DMAMUX_REQ_DAC1_CH1 + * @arg @ref LL_DMAMUX_REQ_DAC1_CH2 + * @arg @ref LL_DMAMUX_REQ_I2C1_RX + * @arg @ref LL_DMAMUX_REQ_I2C1_TX + * @arg @ref LL_DMAMUX_REQ_I2C2_RX + * @arg @ref LL_DMAMUX_REQ_I2C2_TX + * @arg @ref LL_DMAMUX_REQ_LPUART1_RX + * @arg @ref LL_DMAMUX_REQ_LPUART1_TX + * @arg @ref LL_DMAMUX_REQ_SPI1_RX + * @arg @ref LL_DMAMUX_REQ_SPI1_TX + * @arg @ref LL_DMAMUX_REQ_SPI2_RX + * @arg @ref LL_DMAMUX_REQ_SPI2_TX + * @arg @ref LL_DMAMUX_REQ_TIM1_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM1_TRIG_COM + * @arg @ref LL_DMAMUX_REQ_TIM1_UP + * @arg @ref LL_DMAMUX_REQ_TIM2_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM2_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM2_UP + * @arg @ref LL_DMAMUX_REQ_TIM3_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM3_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM3_UP + * @arg @ref LL_DMAMUX_REQ_TIM6_UP + * @arg @ref LL_DMAMUX_REQ_TIM7_UP + * @arg @ref LL_DMAMUX_REQ_TIM15_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM15_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM15_TRIG_COM + * @arg @ref LL_DMAMUX_REQ_TIM15_UP + * @arg @ref LL_DMAMUX_REQ_TIM16_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM16_COM + * @arg @ref LL_DMAMUX_REQ_TIM16_UP + * @arg @ref LL_DMAMUX_REQ_TIM17_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM17_COM + * @arg @ref LL_DMAMUX_REQ_TIM17_UP + * @arg @ref LL_DMAMUX_REQ_USART1_RX + * @arg @ref LL_DMAMUX_REQ_USART1_TX + * @arg @ref LL_DMAMUX_REQ_USART2_RX + * @arg @ref LL_DMAMUX_REQ_USART2_TX + * @arg @ref LL_DMAMUX_REQ_USART3_RX + * @arg @ref LL_DMAMUX_REQ_USART3_TX + * @arg @ref LL_DMAMUX_REQ_USART4_RX + * @arg @ref LL_DMAMUX_REQ_USART4_TX + * @arg @ref LL_DMAMUX_REQ_UCPD1_RX + * @arg @ref LL_DMAMUX_REQ_UCPD1_TX + * @arg @ref LL_DMAMUX_REQ_UCPD2_RX + * @arg @ref LL_DMAMUX_REQ_UCPD2_TX + */ +__STATIC_INLINE uint32_t LL_DMA_GetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U); + return (READ_BIT((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID)); +} + +/** + * @} + */ + +/** @defgroup DMA_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Get Channel 1 global interrupt flag. + * @rmtoll ISR GIF1 LL_DMA_IsActiveFlag_GI1 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI1(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF1) == (DMA_ISR_GIF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 2 global interrupt flag. + * @rmtoll ISR GIF2 LL_DMA_IsActiveFlag_GI2 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI2(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF2) == (DMA_ISR_GIF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 3 global interrupt flag. + * @rmtoll ISR GIF3 LL_DMA_IsActiveFlag_GI3 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI3(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF3) == (DMA_ISR_GIF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 4 global interrupt flag. + * @rmtoll ISR GIF4 LL_DMA_IsActiveFlag_GI4 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI4(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF4) == (DMA_ISR_GIF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 5 global interrupt flag. + * @rmtoll ISR GIF5 LL_DMA_IsActiveFlag_GI5 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI5(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF5) == (DMA_ISR_GIF5)) ? 1UL : 0UL); +} + +#if defined(DMA1_Channel6) +/** + * @brief Get Channel 6 global interrupt flag. + * @rmtoll ISR GIF6 LL_DMA_IsActiveFlag_GI6 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI6(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF6) == (DMA_ISR_GIF6)) ? 1UL : 0UL); +} + +#endif /* DMA1_Channel6 */ +#if defined(DMA1_Channel7) +/** + * @brief Get Channel 7 global interrupt flag. + * @rmtoll ISR GIF7 LL_DMA_IsActiveFlag_GI7 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI7(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF7) == (DMA_ISR_GIF7)) ? 1UL : 0UL); +} + +#endif /* DMA1_Channel7 */ +/** + * @brief Get Channel 1 transfer complete flag. + * @rmtoll ISR TCIF1 LL_DMA_IsActiveFlag_TC1 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 2 transfer complete flag. + * @rmtoll ISR TCIF2 LL_DMA_IsActiveFlag_TC2 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 3 transfer complete flag. + * @rmtoll ISR TCIF3 LL_DMA_IsActiveFlag_TC3 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 4 transfer complete flag. + * @rmtoll ISR TCIF4 LL_DMA_IsActiveFlag_TC4 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 5 transfer complete flag. + * @rmtoll ISR TCIF5 LL_DMA_IsActiveFlag_TC5 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5)) ? 1UL : 0UL); +} + +#if defined(DMA1_Channel6) +/** + * @brief Get Channel 6 transfer complete flag. + * @rmtoll ISR TCIF6 LL_DMA_IsActiveFlag_TC6 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6)) ? 1UL : 0UL); +} + +#endif /* DMA1_Channel6 */ +#if defined(DMA1_Channel7) +/** + * @brief Get Channel 7 transfer complete flag. + * @rmtoll ISR TCIF7 LL_DMA_IsActiveFlag_TC7 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7)) ? 1UL : 0UL); +} + +#endif /* DMA1_Channel7 */ +/** + * @brief Get Channel 1 half transfer flag. + * @rmtoll ISR HTIF1 LL_DMA_IsActiveFlag_HT1 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF1) == (DMA_ISR_HTIF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 2 half transfer flag. + * @rmtoll ISR HTIF2 LL_DMA_IsActiveFlag_HT2 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF2) == (DMA_ISR_HTIF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 3 half transfer flag. + * @rmtoll ISR HTIF3 LL_DMA_IsActiveFlag_HT3 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF3) == (DMA_ISR_HTIF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 4 half transfer flag. + * @rmtoll ISR HTIF4 LL_DMA_IsActiveFlag_HT4 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF4) == (DMA_ISR_HTIF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 5 half transfer flag. + * @rmtoll ISR HTIF5 LL_DMA_IsActiveFlag_HT5 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF5) == (DMA_ISR_HTIF5)) ? 1UL : 0UL); +} + +#if defined(DMA1_Channel6) +/** + * @brief Get Channel 6 half transfer flag. + * @rmtoll ISR HTIF6 LL_DMA_IsActiveFlag_HT6 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6)) ? 1UL : 0UL); +} + +#endif /* DMA1_Channel6 */ +#if defined(DMA1_Channel7) +/** + * @brief Get Channel 7 half transfer flag. + * @rmtoll ISR HTIF7 LL_DMA_IsActiveFlag_HT7 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF7) == (DMA_ISR_HTIF7)) ? 1UL : 0UL); +} + +#endif /* DMA1_Channel7 */ +/** + * @brief Get Channel 1 transfer error flag. + * @rmtoll ISR TEIF1 LL_DMA_IsActiveFlag_TE1 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF1) == (DMA_ISR_TEIF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 2 transfer error flag. + * @rmtoll ISR TEIF2 LL_DMA_IsActiveFlag_TE2 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF2) == (DMA_ISR_TEIF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 3 transfer error flag. + * @rmtoll ISR TEIF3 LL_DMA_IsActiveFlag_TE3 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF3) == (DMA_ISR_TEIF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 4 transfer error flag. + * @rmtoll ISR TEIF4 LL_DMA_IsActiveFlag_TE4 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF4) == (DMA_ISR_TEIF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 5 transfer error flag. + * @rmtoll ISR TEIF5 LL_DMA_IsActiveFlag_TE5 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF5) == (DMA_ISR_TEIF5)) ? 1UL : 0UL); +} + +#if defined(DMA1_Channel6) +/** + * @brief Get Channel 6 transfer error flag. + * @rmtoll ISR TEIF6 LL_DMA_IsActiveFlag_TE6 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF6) == (DMA_ISR_TEIF6)) ? 1UL : 0UL); +} + +#endif /* DMA1_Channel6 */ +#if defined(DMA1_Channel7) +/** + * @brief Get Channel 7 transfer error flag. + * @rmtoll ISR TEIF7 LL_DMA_IsActiveFlag_TE7 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF7) == (DMA_ISR_TEIF7)) ? 1UL : 0UL); +} + +#endif /* DMA1_Channel7 */ +/** + * @brief Clear Channel 1 global interrupt flag. + * @note Do not Clear Channel 1 global interrupt flag when the channel in ON. + Instead clear specific flags transfer complete, half transfer & transfer + error flag with LL_DMA_ClearFlag_TC1, LL_DMA_ClearFlag_HT1, + LL_DMA_ClearFlag_TE1. bug id 2.4.1 in Product Errata Sheet. + * @rmtoll IFCR CGIF1 LL_DMA_ClearFlag_GI1 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI1(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1); +} + +/** + * @brief Clear Channel 2 global interrupt flag. + * @note Do not Clear Channel 2 global interrupt flag when the channel in ON. + Instead clear specific flags transfer complete, half transfer & transfer + error flag with LL_DMA_ClearFlag_TC2, LL_DMA_ClearFlag_HT2, + LL_DMA_ClearFlag_TE2. bug id 2.4.1 in Product Errata Sheet. + * @rmtoll IFCR CGIF2 LL_DMA_ClearFlag_GI2 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI2(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF2); +} + +/** + * @brief Clear Channel 3 global interrupt flag. + * @note Do not Clear Channel 3 global interrupt flag when the channel in ON. + Instead clear specific flags transfer complete, half transfer & transfer + error flag with LL_DMA_ClearFlag_TC3, LL_DMA_ClearFlag_HT3, + LL_DMA_ClearFlag_TE3. bug id 2.4.1 in Product Errata Sheet. + * @rmtoll IFCR CGIF3 LL_DMA_ClearFlag_GI3 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI3(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3); +} + +/** + * @brief Clear Channel 4 global interrupt flag. + * @note Do not Clear Channel 4 global interrupt flag when the channel in ON. + Instead clear specific flags transfer complete, half transfer & transfer + error flag with LL_DMA_ClearFlag_TC4, LL_DMA_ClearFlag_HT4, + LL_DMA_ClearFlag_TE4. bug id 2.4.1 in Product Errata Sheet. + * @rmtoll IFCR CGIF4 LL_DMA_ClearFlag_GI4 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI4(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4); +} + +/** + * @brief Clear Channel 5 global interrupt flag. + * @note Do not Clear Channel 5 global interrupt flag when the channel in ON. + Instead clear specific flags transfer complete, half transfer & transfer + error flag with LL_DMA_ClearFlag_TC5, LL_DMA_ClearFlag_HT5, + LL_DMA_ClearFlag_TE5. bug id 2.4.1 in Product Errata Sheet. + * @rmtoll IFCR CGIF5 LL_DMA_ClearFlag_GI5 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI5(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF5); +} + +#if defined(DMA1_Channel6) +/** + * @brief Clear Channel 6 global interrupt flag. + * @note Do not Clear Channel 6 global interrupt flag when the channel in ON. + Instead clear specific flags transfer complete, half transfer & transfer + error flag with LL_DMA_ClearFlag_TC6, LL_DMA_ClearFlag_HT6, + LL_DMA_ClearFlag_TE6. bug id 2.4.1 in Product Errata Sheet. + * @rmtoll IFCR CGIF6 LL_DMA_ClearFlag_GI6 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI6(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF6); +} + +#endif /* DMA1_Channel6 */ +#if defined(DMA1_Channel7) +/** + * @brief Clear Channel 7 global interrupt flag. + * @note Do not Clear Channel 7 global interrupt flag when the channel in ON. + Instead clear specific flags transfer complete, half transfer & transfer + error flag with LL_DMA_ClearFlag_TC7, LL_DMA_ClearFlag_HT7, + LL_DMA_ClearFlag_TE7. bug id 2.4.1 in Product Errata Sheet. + * @rmtoll IFCR CGIF7 LL_DMA_ClearFlag_GI7 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI7(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF7); +} + +#endif /* DMA1_Channel7 */ +/** + * @brief Clear Channel 1 transfer complete flag. + * @rmtoll IFCR CTCIF1 LL_DMA_ClearFlag_TC1 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1); +} + +/** + * @brief Clear Channel 2 transfer complete flag. + * @rmtoll IFCR CTCIF2 LL_DMA_ClearFlag_TC2 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF2); +} + +/** + * @brief Clear Channel 3 transfer complete flag. + * @rmtoll IFCR CTCIF3 LL_DMA_ClearFlag_TC3 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF3); +} + +/** + * @brief Clear Channel 4 transfer complete flag. + * @rmtoll IFCR CTCIF4 LL_DMA_ClearFlag_TC4 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF4); +} + +/** + * @brief Clear Channel 5 transfer complete flag. + * @rmtoll IFCR CTCIF5 LL_DMA_ClearFlag_TC5 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF5); +} + +#if defined(DMA1_Channel6) +/** + * @brief Clear Channel 6 transfer complete flag. + * @rmtoll IFCR CTCIF6 LL_DMA_ClearFlag_TC6 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6); +} + +#endif /* DMA1_Channel6 */ +#if defined(DMA1_Channel7) +/** + * @brief Clear Channel 7 transfer complete flag. + * @rmtoll IFCR CTCIF7 LL_DMA_ClearFlag_TC7 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7); +} + +#endif /* DMA1_Channel7 */ +/** + * @brief Clear Channel 1 half transfer flag. + * @rmtoll IFCR CHTIF1 LL_DMA_ClearFlag_HT1 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT1(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF1); +} + +/** + * @brief Clear Channel 2 half transfer flag. + * @rmtoll IFCR CHTIF2 LL_DMA_ClearFlag_HT2 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT2(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF2); +} + +/** + * @brief Clear Channel 3 half transfer flag. + * @rmtoll IFCR CHTIF3 LL_DMA_ClearFlag_HT3 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT3(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF3); +} + +/** + * @brief Clear Channel 4 half transfer flag. + * @rmtoll IFCR CHTIF4 LL_DMA_ClearFlag_HT4 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT4(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF4); +} + +/** + * @brief Clear Channel 5 half transfer flag. + * @rmtoll IFCR CHTIF5 LL_DMA_ClearFlag_HT5 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF5); +} + +#if defined(DMA1_Channel6) +/** + * @brief Clear Channel 6 half transfer flag. + * @rmtoll IFCR CHTIF6 LL_DMA_ClearFlag_HT6 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6); +} + +#endif /* DMA1_Channel6 */ +#if defined(DMA1_Channel7) +/** + * @brief Clear Channel 7 half transfer flag. + * @rmtoll IFCR CHTIF7 LL_DMA_ClearFlag_HT7 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT7(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF7); +} + +#endif /* DMA1_Channel7 */ +/** + * @brief Clear Channel 1 transfer error flag. + * @rmtoll IFCR CTEIF1 LL_DMA_ClearFlag_TE1 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF1); +} + +/** + * @brief Clear Channel 2 transfer error flag. + * @rmtoll IFCR CTEIF2 LL_DMA_ClearFlag_TE2 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF2); +} + +/** + * @brief Clear Channel 3 transfer error flag. + * @rmtoll IFCR CTEIF3 LL_DMA_ClearFlag_TE3 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE3(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF3); +} + +/** + * @brief Clear Channel 4 transfer error flag. + * @rmtoll IFCR CTEIF4 LL_DMA_ClearFlag_TE4 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF4); +} + +/** + * @brief Clear Channel 5 transfer error flag. + * @rmtoll IFCR CTEIF5 LL_DMA_ClearFlag_TE5 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5); +} + +#if defined(DMA1_Channel6) +/** + * @brief Clear Channel 6 transfer error flag. + * @rmtoll IFCR CTEIF6 LL_DMA_ClearFlag_TE6 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF6); +} + +#endif /* DMA1_Channel6 */ +#if defined(DMA1_Channel7) +/** + * @brief Clear Channel 7 transfer error flag. + * @rmtoll IFCR CTEIF7 LL_DMA_ClearFlag_TE7 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE7(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF7); +} + +#endif /* DMA1_Channel7 */ +/** + * @} + */ + +/** @defgroup DMA_LL_EF_IT_Management IT_Management + * @{ + */ +/** + * @brief Enable Transfer complete interrupt. + * @rmtoll CCR TCIE LL_DMA_EnableIT_TC + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE); +} + +/** + * @brief Enable Half transfer interrupt. + * @rmtoll CCR HTIE LL_DMA_EnableIT_HT + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_HTIE); +} + +/** + * @brief Enable Transfer error interrupt. + * @rmtoll CCR TEIE LL_DMA_EnableIT_TE + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TEIE); +} + +/** + * @brief Disable Transfer complete interrupt. + * @rmtoll CCR TCIE LL_DMA_DisableIT_TC + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE); +} + +/** + * @brief Disable Half transfer interrupt. + * @rmtoll CCR HTIE LL_DMA_DisableIT_HT + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_HTIE); +} + +/** + * @brief Disable Transfer error interrupt. + * @rmtoll CCR TEIE LL_DMA_DisableIT_TE + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TEIE); +} + +/** + * @brief Check if Transfer complete Interrupt is enabled. + * @rmtoll CCR TCIE LL_DMA_IsEnabledIT_TC + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_TCIE) == (DMA_CCR_TCIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if Half transfer Interrupt is enabled. + * @rmtoll CCR HTIE LL_DMA_IsEnabledIT_HT + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_HTIE) == (DMA_CCR_HTIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if Transfer error Interrupt is enabled. + * @rmtoll CCR TEIE LL_DMA_IsEnabledIT_TE + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(DMA_TypeDef *DMAx, uint32_t Channel) +{ + uint32_t dma_base_addr = (uint32_t)DMAx; + return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, + DMA_CCR_TEIE) == (DMA_CCR_TEIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup DMA_LL_EF_Init Initialization and de-initialization functions + * @{ + */ +ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct); +ErrorStatus LL_DMA_DeInit(DMA_TypeDef *DMAx, uint32_t Channel); +void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* DMA1 || DMA2 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_DMA_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h new file mode 100644 index 0000000..1868fe8 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h @@ -0,0 +1,1838 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_dmamux.h + * @author MCD Application Team + * @brief Header file of DMAMUX LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_DMAMUX_H +#define STM32G0xx_LL_DMAMUX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined (DMAMUX1) + +/** @defgroup DMAMUX_LL DMAMUX + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup DMAMUX_LL_Private_Constants DMAMUX Private Constants + * @{ + */ +/* Define used to get DMAMUX CCR register size */ +#define DMAMUX_CCR_SIZE 0x00000004UL + +/* Define used to get DMAMUX RGCR register size */ +#define DMAMUX_RGCR_SIZE 0x00000004UL +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup DMAMUX_LL_Exported_Constants DMAMUX Exported Constants + * @{ + */ +/** @defgroup DMAMUX_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_DMAMUX_WriteReg function + * @{ + */ +#define LL_DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0 /*!< Synchronization Event Overrun Flag Channel 0 */ +#define LL_DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1 /*!< Synchronization Event Overrun Flag Channel 1 */ +#define LL_DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2 /*!< Synchronization Event Overrun Flag Channel 2 */ +#define LL_DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3 /*!< Synchronization Event Overrun Flag Channel 3 */ +#define LL_DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4 /*!< Synchronization Event Overrun Flag Channel 4 */ +#if defined(DMAMUX1_Channel5) +#define LL_DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5 /*!< Synchronization Event Overrun Flag Channel 5 */ +#endif /* DMAMUX1_Channel5 */ +#if defined(DMAMUX1_Channel6) +#define LL_DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6 /*!< Synchronization Event Overrun Flag Channel 6 */ +#endif /* DMAMUX1_Channel6 */ +#if defined(DMA2) +#define LL_DMAMUX_CFR_CSOF7 DMAMUX_CFR_CSOF7 /*!< Synchronization Event Overrun Flag Channel 7 */ +#define LL_DMAMUX_CFR_CSOF8 DMAMUX_CFR_CSOF8 /*!< Synchronization Event Overrun Flag Channel 8 */ +#define LL_DMAMUX_CFR_CSOF9 DMAMUX_CFR_CSOF9 /*!< Synchronization Event Overrun Flag Channel 9 */ +#define LL_DMAMUX_CFR_CSOF10 DMAMUX_CFR_CSOF10 /*!< Synchronization Event Overrun Flag Channel 10 */ +#define LL_DMAMUX_CFR_CSOF11 DMAMUX_CFR_CSOF11 /*!< Synchronization Event Overrun Flag Channel 11 */ +#endif /* DMA2 */ +#define LL_DMAMUX_RGCFR_RGCOF0 DMAMUX_RGCFR_COF0 /*!< Request Generator 0 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGCFR_RGCOF1 DMAMUX_RGCFR_COF1 /*!< Request Generator 1 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGCFR_RGCOF2 DMAMUX_RGCFR_COF2 /*!< Request Generator 2 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGCFR_RGCOF3 DMAMUX_RGCFR_COF3 /*!< Request Generator 3 Trigger Event Overrun Flag */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_DMAMUX_ReadReg function + * @{ + */ +#define LL_DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0 /*!< Synchronization Event Overrun Flag Channel 0 */ +#define LL_DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1 /*!< Synchronization Event Overrun Flag Channel 1 */ +#define LL_DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2 /*!< Synchronization Event Overrun Flag Channel 2 */ +#define LL_DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3 /*!< Synchronization Event Overrun Flag Channel 3 */ +#define LL_DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4 /*!< Synchronization Event Overrun Flag Channel 4 */ +#if defined(DMAMUX1_Channel5) +#define LL_DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5 /*!< Synchronization Event Overrun Flag Channel 5 */ +#endif /* DMAMUX1_Channel5 */ +#if defined(DMAMUX1_Channel6) +#define LL_DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6 /*!< Synchronization Event Overrun Flag Channel 6 */ +#endif /* DMAMUX1_Channel6 */ +#if defined(DMA2) +#define LL_DMAMUX_CSR_SOF7 DMAMUX_CSR_SOF7 /*!< Synchronization Event Overrun Flag Channel 7 */ +#define LL_DMAMUX_CSR_SOF8 DMAMUX_CSR_SOF8 /*!< Synchronization Event Overrun Flag Channel 8 */ +#define LL_DMAMUX_CSR_SOF9 DMAMUX_CSR_SOF9 /*!< Synchronization Event Overrun Flag Channel 9 */ +#define LL_DMAMUX_CSR_SOF10 DMAMUX_CSR_SOF10 /*!< Synchronization Event Overrun Flag Channel 10 */ +#define LL_DMAMUX_CSR_SOF11 DMAMUX_CSR_SOF11 /*!< Synchronization Event Overrun Flag Channel 11 */ +#endif /* DMA2 */ +#define LL_DMAMUX_RGSR_RGOF0 DMAMUX_RGSR_OF0 /*!< Request Generator 0 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGSR_RGOF1 DMAMUX_RGSR_OF1 /*!< Request Generator 1 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGSR_RGOF2 DMAMUX_RGSR_OF2 /*!< Request Generator 2 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGSR_RGOF3 DMAMUX_RGSR_OF3 /*!< Request Generator 3 Trigger Event Overrun Flag */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_DMA_ReadReg and LL_DMAMUX_WriteReg functions + * @{ + */ +#define LL_DMAMUX_CCR_SOIE DMAMUX_CxCR_SOIE /*!< Synchronization Event Overrun Interrupt */ +#define LL_DMAMUX_RGCR_RGOIE DMAMUX_RGxCR_OIE /*!< Request Generation Trigger Event Overrun Interrupt */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_REQUEST Transfer request + * @{ + */ +#define LL_DMAMUX_REQ_MEM2MEM 0x00000000U /*!< memory to memory transfer */ +#define LL_DMAMUX_REQ_GENERATOR0 0x00000001U /*!< DMAMUX request generator 0 */ +#define LL_DMAMUX_REQ_GENERATOR1 0x00000002U /*!< DMAMUX request generator 1 */ +#define LL_DMAMUX_REQ_GENERATOR2 0x00000003U /*!< DMAMUX request generator 2 */ +#define LL_DMAMUX_REQ_GENERATOR3 0x00000004U /*!< DMAMUX request generator 3 */ +#define LL_DMAMUX_REQ_ADC1 0x00000005U /*!< DMAMUX ADC1 request */ +#if defined(AES) +#define LL_DMAMUX_REQ_AES_IN 0x00000006U /*!< DMAMUX AES_IN request */ +#define LL_DMAMUX_REQ_AES_OUT 0x00000007U /*!< DMAMUX AES_OUT request */ +#endif /* AES */ +#if defined(DAC1) +#define LL_DMAMUX_REQ_DAC1_CH1 0x00000008U /*!< DMAMUX DAC_CH1 request */ +#define LL_DMAMUX_REQ_DAC1_CH2 0x00000009U /*!< DMAMUX DAC_CH2 request */ +#endif /* DAC1 */ +#define LL_DMAMUX_REQ_I2C1_RX 0x0000000AU /*!< DMAMUX I2C1 RX request */ +#define LL_DMAMUX_REQ_I2C1_TX 0x0000000BU /*!< DMAMUX I2C1 TX request */ +#define LL_DMAMUX_REQ_I2C2_RX 0x0000000CU /*!< DMAMUX I2C2 RX request */ +#define LL_DMAMUX_REQ_I2C2_TX 0x0000000DU /*!< DMAMUX I2C2 TX request */ +#if defined(LPUART1) +#define LL_DMAMUX_REQ_LPUART1_RX 0x0000000EU /*!< DMAMUX LPUART1 RX request */ +#define LL_DMAMUX_REQ_LPUART1_TX 0x0000000FU /*!< DMAMUX LPUART1 TX request */ +#endif /* LPUART1 */ +#define LL_DMAMUX_REQ_SPI1_RX 0x00000010U /*!< DMAMUX SPI1 RX request */ +#define LL_DMAMUX_REQ_SPI1_TX 0x00000011U /*!< DMAMUX SPI1 TX request */ +#define LL_DMAMUX_REQ_SPI2_RX 0x00000012U /*!< DMAMUX SPI2 RX request */ +#define LL_DMAMUX_REQ_SPI2_TX 0x00000013U /*!< DMAMUX SPI2 TX request */ +#define LL_DMAMUX_REQ_TIM1_CH1 0x00000014U /*!< DMAMUX TIM1 CH1 request */ +#define LL_DMAMUX_REQ_TIM1_CH2 0x00000015U /*!< DMAMUX TIM1 CH2 request */ +#define LL_DMAMUX_REQ_TIM1_CH3 0x00000016U /*!< DMAMUX TIM1 CH3 request */ +#define LL_DMAMUX_REQ_TIM1_CH4 0x00000017U /*!< DMAMUX TIM1 CH4 request */ +#define LL_DMAMUX_REQ_TIM1_TRIG_COM 0x00000018U /*!< DMAMUX TIM1 TRIG COM request */ +#define LL_DMAMUX_REQ_TIM1_UP 0x00000019U /*!< DMAMUX TIM1 UP request */ +#if defined(TIM2) +#define LL_DMAMUX_REQ_TIM2_CH1 0x0000001AU /*!< DMAMUX TIM2 CH1 request */ +#define LL_DMAMUX_REQ_TIM2_CH2 0x0000001BU /*!< DMAMUX TIM2 CH2 request */ +#define LL_DMAMUX_REQ_TIM2_CH3 0x0000001CU /*!< DMAMUX TIM2 CH3 request */ +#define LL_DMAMUX_REQ_TIM2_CH4 0x0000001DU /*!< DMAMUX TIM2 CH4 request */ +#define LL_DMAMUX_REQ_TIM2_TRIG 0x0000001EU /*!< DMAMUX TIM2 TRIG request */ +#define LL_DMAMUX_REQ_TIM2_UP 0x0000001FU /*!< DMAMUX TIM2 UP request */ +#endif /* TIM2 */ +#define LL_DMAMUX_REQ_TIM3_CH1 0x00000020U /*!< DMAMUX TIM3 CH1 request */ +#define LL_DMAMUX_REQ_TIM3_CH2 0x00000021U /*!< DMAMUX TIM3 CH2 request */ +#define LL_DMAMUX_REQ_TIM3_CH3 0x00000022U /*!< DMAMUX TIM3 CH3 request */ +#define LL_DMAMUX_REQ_TIM3_CH4 0x00000023U /*!< DMAMUX TIM3 CH4 request */ +#define LL_DMAMUX_REQ_TIM3_TRIG 0x00000024U /*!< DMAMUX TIM3 TRIG request */ +#define LL_DMAMUX_REQ_TIM3_UP 0x00000025U /*!< DMAMUX TIM3 UP request */ +#if defined(TIM6) +#define LL_DMAMUX_REQ_TIM6_UP 0x00000026U /*!< DMAMUX TIM6 UP request */ +#endif /* TIM6 */ +#if defined(TIM7) +#define LL_DMAMUX_REQ_TIM7_UP 0x00000027U /*!< DMAMUX TIM7 UP request */ +#endif /* TIM7 */ +#if defined(TIM15) +#define LL_DMAMUX_REQ_TIM15_CH1 0x00000028U /*!< DMAMUX TIM15 CH1 request */ +#define LL_DMAMUX_REQ_TIM15_CH2 0x00000029U /*!< DMAMUX TIM15 CH2 request */ +#define LL_DMAMUX_REQ_TIM15_TRIG_COM 0x0000002AU /*!< DMAMUX TIM15 TRIG COM request */ +#define LL_DMAMUX_REQ_TIM15_UP 0x0000002BU /*!< DMAMUX TIM15 UP request */ +#endif /* TIM15 */ +#define LL_DMAMUX_REQ_TIM16_CH1 0x0000002CU /*!< DMAMUX TIM16 CH1 request */ +#define LL_DMAMUX_REQ_TIM16_COM 0x0000002DU /*!< DMAMUX TIM16 COM request */ +#define LL_DMAMUX_REQ_TIM16_UP 0x0000002EU /*!< DMAMUX TIM16 UP request */ +#define LL_DMAMUX_REQ_TIM17_CH1 0x0000002FU /*!< DMAMUX TIM17 CH1 request */ +#define LL_DMAMUX_REQ_TIM17_COM 0x00000030U /*!< DMAMUX TIM17 COM request */ +#define LL_DMAMUX_REQ_TIM17_UP 0x00000031U /*!< DMAMUX TIM17 UP request */ +#define LL_DMAMUX_REQ_USART1_RX 0x00000032U /*!< DMAMUX USART1 RX request */ +#define LL_DMAMUX_REQ_USART1_TX 0x00000033U /*!< DMAMUX USART1 TX request */ +#define LL_DMAMUX_REQ_USART2_RX 0x00000034U /*!< DMAMUX USART2 RX request */ +#define LL_DMAMUX_REQ_USART2_TX 0x00000035U /*!< DMAMUX USART2 TX request */ +#if defined(USART3) +#define LL_DMAMUX_REQ_USART3_RX 0x00000036U /*!< DMAMUX USART3 RX request */ +#define LL_DMAMUX_REQ_USART3_TX 0x00000037U /*!< DMAMUX USART3 TX request */ +#endif /* USART3 */ +#if defined(USART4) +#define LL_DMAMUX_REQ_USART4_RX 0x00000038U /*!< DMAMUX USART4 RX request */ +#define LL_DMAMUX_REQ_USART4_TX 0x00000039U /*!< DMAMUX USART4 TX request */ +#endif /* USART4 */ +#if defined(UCPD1) +#define LL_DMAMUX_REQ_UCPD1_RX 0x0000003AU /*!< DMAMUX UCPD1 RX request */ +#define LL_DMAMUX_REQ_UCPD1_TX 0x0000003BU /*!< DMAMUX UCPD1 TX request */ +#endif /* UCPD1 */ +#if defined(UCPD2) +#define LL_DMAMUX_REQ_UCPD2_RX 0x0000003CU /*!< DMAMUX UCPD2 RX request */ +#define LL_DMAMUX_REQ_UCPD2_TX 0x0000003DU /*!< DMAMUX UCPD2 TX request */ +#endif /* UCPD2 */ + +#if defined(I2C3) +#define LL_DMAMUX_REQ_I2C3_RX 0x0000003EU /*!< DMAMUX I2C3 RX request */ +#define LL_DMAMUX_REQ_I2C3_TX 0x0000003FU /*!< DMAMUX I2C3 TX request */ +#endif /* I2C3 */ + +#if defined(LPUART2) +#define LL_DMAMUX_REQ_LPUART2_RX 0x00000040U /*!< DMAMUX LPUART2 RX request */ +#define LL_DMAMUX_REQ_LPUART2_TX 0x00000041U /*!< DMAMUX LPUART2 TX request */ +#endif /* LPUART2 */ + +#if defined(SPI3) +#define LL_DMAMUX_REQ_SPI3_RX 0x00000042U /*!< DMAMUX SPI3 RX request */ +#define LL_DMAMUX_REQ_SPI3_TX 0x00000043U /*!< DMAMUX SPI3 TX request */ +#endif /* SPI3 */ + +#if defined(TIM4) +#define LL_DMAMUX_REQ_TIM4_CH1 0x00000044U /*!< DMAMUX TIM4 CH1 request */ +#define LL_DMAMUX_REQ_TIM4_CH2 0x00000045U /*!< DMAMUX TIM4 CH2 request */ +#define LL_DMAMUX_REQ_TIM4_CH3 0x00000046U /*!< DMAMUX TIM4 CH3 request */ +#define LL_DMAMUX_REQ_TIM4_CH4 0x00000047U /*!< DMAMUX TIM4 CH4 request */ +#define LL_DMAMUX_REQ_TIM4_TRIG 0x00000048U /*!< DMAMUX TIM4 TRIG request */ +#define LL_DMAMUX_REQ_TIM4_UP 0x00000049U /*!< DMAMUX TIM4 UP request */ +#endif /* TIM4 */ + +#if defined(USART5) +#define LL_DMAMUX_REQ_USART5_RX 0x0000004AU /*!< DMAMUX USART5 RX request */ +#define LL_DMAMUX_REQ_USART5_TX 0x0000004BU /*!< DMAMUX USART5 TX request */ +#endif /* USART5 */ + +#if defined(USART6) +#define LL_DMAMUX_REQ_USART6_RX 0x0000004CU /*!< DMAMUX USART6 RX request */ +#define LL_DMAMUX_REQ_USART6_TX 0x0000004DU /*!< DMAMUX USART6 TX request */ +#endif /* USART6 */ + +#if defined(STM32G0C1xx)||defined(STM32G0B1xx) +#define LL_DMAMUX_MAX_REQ LL_DMAMUX_REQ_USART6_TX +#elif defined(STM32G0B0xx) +#define LL_DMAMUX_MAX_REQ LL_DMAMUX_REQ_USART4_TX +#elif defined(STM32G081xx)||defined(STM32G071xx) +#define LL_DMAMUX_MAX_REQ LL_DMAMUX_REQ_UCPD2_TX +#elif defined(STM32G070xx) +#define LL_DMAMUX_MAX_REQ LL_DMAMUX_REQ_USART4_TX +#else +#define LL_DMAMUX_MAX_REQ LL_DMAMUX_REQ_USART2_TX +#endif /* STM32G0C1xx || STM32G0B1xx */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_CHANNEL DMAMUX Channel + * @{ + */ +#define LL_DMAMUX_CHANNEL_0 0x00000000U /*!< DMAMUX Channel 0 connected to DMA1 Channel 1 */ +#define LL_DMAMUX_CHANNEL_1 0x00000001U /*!< DMAMUX Channel 1 connected to DMA1 Channel 2 */ +#define LL_DMAMUX_CHANNEL_2 0x00000002U /*!< DMAMUX Channel 2 connected to DMA1 Channel 3 */ +#define LL_DMAMUX_CHANNEL_3 0x00000003U /*!< DMAMUX Channel 3 connected to DMA1 Channel 4 */ +#define LL_DMAMUX_CHANNEL_4 0x00000004U /*!< DMAMUX Channel 4 connected to DMA1 Channel 5 */ +#if defined(DMAMUX1_Channel5) +#define LL_DMAMUX_CHANNEL_5 0x00000005U /*!< DMAMUX Channel 5 connected to DMA1 Channel 6 */ +#endif /* DMAMUX1_Channel5 */ +#if defined(DMAMUX1_Channel6) +#define LL_DMAMUX_CHANNEL_6 0x00000006U /*!< DMAMUX Channel 6 connected to DMA1 Channel 7 */ +#endif /* DMAMUX1_Channel6 */ +#if defined(DMA2) +#define LL_DMAMUX_CHANNEL_7 0x00000007U /*!< DMAMUX Channel 7 connected to DMA2 Channel 1 */ +#define LL_DMAMUX_CHANNEL_8 0x00000008U /*!< DMAMUX Channel 8 connected to DMA2 Channel 2 */ +#define LL_DMAMUX_CHANNEL_9 0x00000009U /*!< DMAMUX Channel 9 connected to DMA2 Channel 3 */ +#define LL_DMAMUX_CHANNEL_10 0x0000000AU /*!< DMAMUX Channel 10 connected to DMA2 Channel 4 */ +#define LL_DMAMUX_CHANNEL_11 0x0000000BU /*!< DMAMUX Channel 11 connected to DMA2 Channel 5 */ +#endif /* DMA2 */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_SYNC_NO Synchronization Signal Polarity + * @{ + */ +#define LL_DMAMUX_SYNC_NO_EVENT 0x00000000U /*!< All requests are blocked */ +#define LL_DMAMUX_SYNC_POL_RISING DMAMUX_CxCR_SPOL_0 /*!< Synchronization on event on rising edge */ +#define LL_DMAMUX_SYNC_POL_FALLING DMAMUX_CxCR_SPOL_1 /*!< Synchronization on event on falling edge */ +#define LL_DMAMUX_SYNC_POL_RISING_FALLING (DMAMUX_CxCR_SPOL_0 | DMAMUX_CxCR_SPOL_1) /*!< Synchronization on event on rising and falling edge */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_SYNC_EVT Synchronization Signal Event + * @{ + */ +#define LL_DMAMUX_SYNC_EXTI_LINE0 0x00000000U /*!< Synchronization signal from EXTI Line0 */ +#define LL_DMAMUX_SYNC_EXTI_LINE1 DMAMUX_CxCR_SYNC_ID_0 /*!< Synchronization signal from EXTI Line1 */ +#define LL_DMAMUX_SYNC_EXTI_LINE2 DMAMUX_CxCR_SYNC_ID_1 /*!< Synchronization signal from EXTI Line2 */ +#define LL_DMAMUX_SYNC_EXTI_LINE3 (DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line3 */ +#define LL_DMAMUX_SYNC_EXTI_LINE4 DMAMUX_CxCR_SYNC_ID_2 /*!< Synchronization signal from EXTI Line4 */ +#define LL_DMAMUX_SYNC_EXTI_LINE5 (DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line5 */ +#define LL_DMAMUX_SYNC_EXTI_LINE6 (DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1) /*!< Synchronization signal from EXTI Line6 */ +#define LL_DMAMUX_SYNC_EXTI_LINE7 (DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line7 */ +#define LL_DMAMUX_SYNC_EXTI_LINE8 DMAMUX_CxCR_SYNC_ID_3 /*!< Synchronization signal from EXTI Line8 */ +#define LL_DMAMUX_SYNC_EXTI_LINE9 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line9 */ +#define LL_DMAMUX_SYNC_EXTI_LINE10 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_1) /*!< Synchronization signal from EXTI Line10 */ +#define LL_DMAMUX_SYNC_EXTI_LINE11 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line11 */ +#define LL_DMAMUX_SYNC_EXTI_LINE12 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_2) /*!< Synchronization signal from EXTI Line12 */ +#define LL_DMAMUX_SYNC_EXTI_LINE13 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line1 3 */ +#define LL_DMAMUX_SYNC_EXTI_LINE14 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1) /*!< Synchronization signal from EXTI Line1 4 */ +#define LL_DMAMUX_SYNC_EXTI_LINE15 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line1 5 */ +#define LL_DMAMUX_SYNC_DMAMUX_CH0 DMAMUX_CxCR_SYNC_ID_4 /*!< Synchronization signal from DMAMUX channel0 Event */ +#define LL_DMAMUX_SYNC_DMAMUX_CH1 (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from DMAMUX channel1 Event */ +#define LL_DMAMUX_SYNC_DMAMUX_CH2 (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_1) /*!< Synchronization signal from DMAMUX channel2 Event */ +#define LL_DMAMUX_SYNC_DMAMUX_CH3 (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from DMAMUX channel3 Event */ +#if defined(LPTIM1) +#define LL_DMAMUX_SYNC_LPTIM1_OUT (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_2) /*!< Synchronization signal from LPTIM1 Output */ +#endif /* LPTIM1 */ +#if defined(LPTIM2) +#define LL_DMAMUX_SYNC_LPTIM2_OUT (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from LPTIM2 Output */ +#endif /* LPTIM2 */ +#define LL_DMAMUX_SYNC_TIM14_OC (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1) /*!< Synchronization signal from TIM14 OC */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_REQUEST_GENERATOR Request Generator Channel + * @{ + */ +#define LL_DMAMUX_REQ_GEN_0 0x00000000U +#define LL_DMAMUX_REQ_GEN_1 0x00000001U +#define LL_DMAMUX_REQ_GEN_2 0x00000002U +#define LL_DMAMUX_REQ_GEN_3 0x00000003U +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_REQUEST_GEN_POLARITY External Request Signal Generation Polarity + * @{ + */ +#define LL_DMAMUX_REQ_GEN_NO_EVENT 0x00000000U /*!< No external DMA request generation */ +#define LL_DMAMUX_REQ_GEN_POL_RISING DMAMUX_RGxCR_GPOL_0 /*!< External DMA request generation on event on rising edge */ +#define LL_DMAMUX_REQ_GEN_POL_FALLING DMAMUX_RGxCR_GPOL_1 /*!< External DMA request generation on event on falling edge */ +#define LL_DMAMUX_REQ_GEN_POL_RISING_FALLING (DMAMUX_RGxCR_GPOL_0 | DMAMUX_RGxCR_GPOL_1) /*!< External DMA request generation on rising and falling edge */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_REQUEST_GEN External Request Signal Generation + * @{ + */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE0 0x00000000U /*!< Request signal generation from EXTI Line0 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE1 DMAMUX_RGxCR_SIG_ID_0 /*!< Request signal generation from EXTI Line1 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE2 DMAMUX_RGxCR_SIG_ID_1 /*!< Request signal generation from EXTI Line2 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE3 (DMAMUX_RGxCR_SIG_ID_1 |DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line3 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE4 DMAMUX_RGxCR_SIG_ID_2 /*!< Request signal generation from EXTI Line4 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE5 (DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line5 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE6 (DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1) /*!< Request signal generation from EXTI Line6 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE7 (DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line7 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE8 DMAMUX_RGxCR_SIG_ID_3 /*!< Request signal generation from EXTI Line8 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE9 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line9 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE10 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_1) /*!< Request signal generation from EXTI Line10 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE11 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_1 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line11 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE12 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_2) /*!< Request signal generation from EXTI Line12 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE13 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line13 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE14 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1) /*!< Request signal generation from EXTI Line14 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE15 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line15 */ +#define LL_DMAMUX_REQ_GEN_DMAMUX_CH0 DMAMUX_RGxCR_SIG_ID_4 /*!< Request signal generation from DMAMUX channel0 Event */ +#define LL_DMAMUX_REQ_GEN_DMAMUX_CH1 (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from DMAMUX channel1 Event */ +#define LL_DMAMUX_REQ_GEN_DMAMUX_CH2 (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_1) /*!< Request signal generation from DMAMUX channel2 Event */ +#define LL_DMAMUX_REQ_GEN_DMAMUX_CH3 (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_1 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from DMAMUX channel3 Event */ +#if defined(LPTIM1) +#define LL_DMAMUX_REQ_GEN_LPTIM1_OUT (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_2) /*!< Request signal generation from LPTIM1 Output */ +#endif /* LPTIM1 */ +#if defined(LPTIM2) +#define LL_DMAMUX_REQ_GEN_LPTIM2_OUT (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from LPTIM2 Output */ +#endif /* LPTIM2 */ +#define LL_DMAMUX_REQ_GEN_TIM14_OC (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1) /*!< Request signal generation from TIM14 OC */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup DMAMUX_LL_Exported_Macros DMAMUX Exported Macros + * @{ + */ + +/** @defgroup DMAMUX_LL_EM_WRITE_READ Common Write and read registers macros + * @{ + */ +/** + * @brief Write a value in DMAMUX register + * @param __INSTANCE__ DMAMUX Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_DMAMUX_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in DMAMUX register + * @param __INSTANCE__ DMAMUX Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_DMAMUX_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup DMAMUX_LL_Exported_Functions DMAMUX Exported Functions + * @{ + */ + +/** @defgroup DMAMUX_LL_EF_Configuration Configuration + * @{ + */ +/** + * @brief Set DMAMUX request ID for DMAMUX Channel x. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR DMAREQ_ID LL_DMAMUX_SetRequestID + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****) + * @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****) + * + * @arg All the next values are only available on chip which support DMA2: + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @param Request This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_MEM2MEM + * @arg @ref LL_DMAMUX_REQ_GENERATOR0 + * @arg @ref LL_DMAMUX_REQ_GENERATOR1 + * @arg @ref LL_DMAMUX_REQ_GENERATOR2 + * @arg @ref LL_DMAMUX_REQ_GENERATOR3 + * @arg @ref LL_DMAMUX_REQ_ADC1 + * @arg @ref LL_DMAMUX_REQ_AES_IN + * @arg @ref LL_DMAMUX_REQ_AES_OUT + * @arg @ref LL_DMAMUX_REQ_DAC1_CH1 + * @arg @ref LL_DMAMUX_REQ_DAC1_CH2 + * @arg @ref LL_DMAMUX_REQ_I2C1_RX + * @arg @ref LL_DMAMUX_REQ_I2C1_TX + * @arg @ref LL_DMAMUX_REQ_I2C2_RX + * @arg @ref LL_DMAMUX_REQ_I2C2_TX + * @arg @ref LL_DMAMUX_REQ_LPUART1_RX + * @arg @ref LL_DMAMUX_REQ_LPUART1_TX + * @arg @ref LL_DMAMUX_REQ_SPI1_RX + * @arg @ref LL_DMAMUX_REQ_SPI1_TX + * @arg @ref LL_DMAMUX_REQ_SPI2_RX + * @arg @ref LL_DMAMUX_REQ_SPI2_TX + * @arg @ref LL_DMAMUX_REQ_TIM1_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM1_TRIG_COM + * @arg @ref LL_DMAMUX_REQ_TIM1_UP + * @arg @ref LL_DMAMUX_REQ_TIM2_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM2_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM2_UP + * @arg @ref LL_DMAMUX_REQ_TIM3_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM3_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM3_UP + * @arg @ref LL_DMAMUX_REQ_TIM6_UP + * @arg @ref LL_DMAMUX_REQ_TIM7_UP + * @arg @ref LL_DMAMUX_REQ_TIM15_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM15_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM15_TRIG_COM + * @arg @ref LL_DMAMUX_REQ_TIM15_UP + * @arg @ref LL_DMAMUX_REQ_TIM16_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM16_COM + * @arg @ref LL_DMAMUX_REQ_TIM16_UP + * @arg @ref LL_DMAMUX_REQ_TIM17_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM17_COM + * @arg @ref LL_DMAMUX_REQ_TIM17_UP + * @arg @ref LL_DMAMUX_REQ_USART1_RX + * @arg @ref LL_DMAMUX_REQ_USART1_TX + * @arg @ref LL_DMAMUX_REQ_USART2_RX + * @arg @ref LL_DMAMUX_REQ_USART2_TX + * @arg @ref LL_DMAMUX_REQ_USART3_RX + * @arg @ref LL_DMAMUX_REQ_USART3_TX + * @arg @ref LL_DMAMUX_REQ_USART4_RX + * @arg @ref LL_DMAMUX_REQ_USART4_TX + * @arg @ref LL_DMAMUX_REQ_UCPD1_RX + * @arg @ref LL_DMAMUX_REQ_UCPD1_TX + * @arg @ref LL_DMAMUX_REQ_UCPD2_RX + * @arg @ref LL_DMAMUX_REQ_UCPD2_TX + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetRequestID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t Request) +{ + (void)(DMAMUXx); + MODIFY_REG((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request); +} + +/** + * @brief Get DMAMUX request ID for DMAMUX Channel x. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR DMAREQ_ID LL_DMAMUX_GetRequestID + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****) + * @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****) + * + * @arg All the next values are only available on chip which support DMA2: + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_MEM2MEM + * @arg @ref LL_DMAMUX_REQ_GENERATOR0 + * @arg @ref LL_DMAMUX_REQ_GENERATOR1 + * @arg @ref LL_DMAMUX_REQ_GENERATOR2 + * @arg @ref LL_DMAMUX_REQ_GENERATOR3 + * @arg @ref LL_DMAMUX_REQ_ADC1 + * @arg @ref LL_DMAMUX_REQ_AES_IN + * @arg @ref LL_DMAMUX_REQ_AES_OUT + * @arg @ref LL_DMAMUX_REQ_DAC1_CH1 + * @arg @ref LL_DMAMUX_REQ_DAC1_CH2 + * @arg @ref LL_DMAMUX_REQ_I2C1_RX + * @arg @ref LL_DMAMUX_REQ_I2C1_TX + * @arg @ref LL_DMAMUX_REQ_I2C2_RX + * @arg @ref LL_DMAMUX_REQ_I2C2_TX + * @arg @ref LL_DMAMUX_REQ_LPUART1_RX + * @arg @ref LL_DMAMUX_REQ_LPUART1_TX + * @arg @ref LL_DMAMUX_REQ_SPI1_RX + * @arg @ref LL_DMAMUX_REQ_SPI1_TX + * @arg @ref LL_DMAMUX_REQ_SPI2_RX + * @arg @ref LL_DMAMUX_REQ_SPI2_TX + * @arg @ref LL_DMAMUX_REQ_TIM1_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM1_TRIG_COM + * @arg @ref LL_DMAMUX_REQ_TIM1_UP + * @arg @ref LL_DMAMUX_REQ_TIM2_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM2_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM2_UP + * @arg @ref LL_DMAMUX_REQ_TIM3_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM3_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM3_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM3_UP + * @arg @ref LL_DMAMUX_REQ_TIM6_UP + * @arg @ref LL_DMAMUX_REQ_TIM7_UP + * @arg @ref LL_DMAMUX_REQ_TIM15_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM15_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM15_TRIG_COM + * @arg @ref LL_DMAMUX_REQ_TIM15_UP + * @arg @ref LL_DMAMUX_REQ_TIM16_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM16_COM + * @arg @ref LL_DMAMUX_REQ_TIM16_UP + * @arg @ref LL_DMAMUX_REQ_TIM17_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM17_COM + * @arg @ref LL_DMAMUX_REQ_TIM17_UP + * @arg @ref LL_DMAMUX_REQ_USART1_RX + * @arg @ref LL_DMAMUX_REQ_USART1_TX + * @arg @ref LL_DMAMUX_REQ_USART2_RX + * @arg @ref LL_DMAMUX_REQ_USART2_TX + * @arg @ref LL_DMAMUX_REQ_USART3_RX + * @arg @ref LL_DMAMUX_REQ_USART3_TX + * @arg @ref LL_DMAMUX_REQ_USART4_RX + * @arg @ref LL_DMAMUX_REQ_USART4_TX + * @arg @ref LL_DMAMUX_REQ_UCPD1_RX + * @arg @ref LL_DMAMUX_REQ_UCPD1_TX + * @arg @ref LL_DMAMUX_REQ_UCPD2_RX + * @arg @ref LL_DMAMUX_REQ_UCPD2_TX + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetRequestID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return (uint32_t)(READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_DMAREQ_ID)); +} + +/** + * @brief Set the number of DMA request that will be autorized after a synchronization event and/or the number of DMA request needed to generate an event. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR NBREQ LL_DMAMUX_SetSyncRequestNb + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****) + * @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****) + * + * @arg All the next values are only available on chip which support DMA2: + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @param RequestNb This parameter must be a value between Min_Data = 1 and Max_Data = 32. + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetSyncRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t RequestNb) +{ + (void)(DMAMUXx); + MODIFY_REG((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_NBREQ, ((RequestNb - 1U) << DMAMUX_CxCR_NBREQ_Pos)); +} + +/** + * @brief Get the number of DMA request that will be autorized after a synchronization event and/or the number of DMA request needed to generate an event. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR NBREQ LL_DMAMUX_GetSyncRequestNb + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****) + * @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****) + * + * @arg All the next values are only available on chip which support DMA2: + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @retval Between Min_Data = 1 and Max_Data = 32 + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetSyncRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return (uint32_t)(((READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_NBREQ)) >> DMAMUX_CxCR_NBREQ_Pos) + 1U); +} + +/** + * @brief Set the polarity of the signal on which the DMA request is synchronized. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR SPOL LL_DMAMUX_SetSyncPolarity + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****) + * @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****) + * + * @arg All the next values are only available on chip which support DMA2: + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_SYNC_NO_EVENT + * @arg @ref LL_DMAMUX_SYNC_POL_RISING + * @arg @ref LL_DMAMUX_SYNC_POL_FALLING + * @arg @ref LL_DMAMUX_SYNC_POL_RISING_FALLING + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetSyncPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t Polarity) +{ + (void)(DMAMUXx); + MODIFY_REG((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SPOL, Polarity); +} + +/** + * @brief Get the polarity of the signal on which the DMA request is synchronized. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR SPOL LL_DMAMUX_GetSyncPolarity + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****) + * @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****) + * + * @arg All the next values are only available on chip which support DMA2: + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_SYNC_NO_EVENT + * @arg @ref LL_DMAMUX_SYNC_POL_RISING + * @arg @ref LL_DMAMUX_SYNC_POL_FALLING + * @arg @ref LL_DMAMUX_SYNC_POL_RISING_FALLING + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetSyncPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return (uint32_t)(READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SPOL)); +} + +/** + * @brief Enable the Event Generation on DMAMUX channel x. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR EGE LL_DMAMUX_EnableEventGeneration + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****) + * @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****) + * + * @arg All the next values are only available on chip which support DMA2: + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableEventGeneration(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + SET_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_EGE); +} + +/** + * @brief Disable the Event Generation on DMAMUX channel x. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR EGE LL_DMAMUX_DisableEventGeneration + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****) + * @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****) + * + * @arg All the next values are only available on chip which support DMA2: + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableEventGeneration(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + CLEAR_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_EGE); +} + +/** + * @brief Check if the Event Generation on DMAMUX channel x is enabled or disabled. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR EGE LL_DMAMUX_IsEnabledEventGeneration + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****) + * @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****) + * + * @arg All the next values are only available on chip which support DMA2: + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledEventGeneration(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return ((READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_EGE) == (DMAMUX_CxCR_EGE)) ? 1UL : 0UL); +} + +/** + * @brief Enable the synchronization mode. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR SE LL_DMAMUX_EnableSync + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****) + * @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****) + * + * @arg All the next values are only available on chip which support DMA2: + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableSync(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + SET_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SE); +} + +/** + * @brief Disable the synchronization mode. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR SE LL_DMAMUX_DisableSync + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****) + * @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****) + * + * @arg All the next values are only available on chip which support DMA2: + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableSync(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + CLEAR_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SE); +} + +/** + * @brief Check if the synchronization mode is enabled or disabled. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR SE LL_DMAMUX_IsEnabledSync + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****) + * @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****) + * + * @arg All the next values are only available on chip which support DMA2: + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledSync(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return ((READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SE) == (DMAMUX_CxCR_SE)) ? 1UL : 0UL); +} + +/** + * @brief Set DMAMUX synchronization ID on DMAMUX Channel x. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR SYNC_ID LL_DMAMUX_SetSyncID + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****) + * @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****) + * + * @arg All the next values are only available on chip which support DMA2: + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @param SyncID This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE0 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE1 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE2 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE3 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE4 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE5 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE6 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE7 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE8 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE9 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE10 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE11 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE12 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE13 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE14 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE15 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH0 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH1 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH2 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH3 + * @arg @ref LL_DMAMUX_SYNC_LPTIM1_OUT + * @arg @ref LL_DMAMUX_SYNC_LPTIM2_OUT + * @arg @ref LL_DMAMUX_SYNC_TIM14_OC + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetSyncID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t SyncID) +{ + (void)(DMAMUXx); + MODIFY_REG((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SYNC_ID, SyncID); +} + +/** + * @brief Get DMAMUX synchronization ID on DMAMUX Channel x. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR SYNC_ID LL_DMAMUX_GetSyncID + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****) + * @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****) + * + * @arg All the next values are only available on chip which support DMA2: + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE0 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE1 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE2 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE3 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE4 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE5 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE6 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE7 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE8 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE9 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE10 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE11 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE12 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE13 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE14 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE15 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH0 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH1 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH2 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH3 + * @arg @ref LL_DMAMUX_SYNC_LPTIM1_OUT + * @arg @ref LL_DMAMUX_SYNC_LPTIM2_OUT + * @arg @ref LL_DMAMUX_SYNC_TIM14_OC + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetSyncID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return (uint32_t)(READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SYNC_ID)); +} + +/** + * @brief Enable the Request Generator. + * @rmtoll RGxCR GE LL_DMAMUX_EnableRequestGen + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableRequestGen(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + SET_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * + (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GE); +} + +/** + * @brief Disable the Request Generator. + * @rmtoll RGxCR GE LL_DMAMUX_DisableRequestGen + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableRequestGen(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + CLEAR_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * + (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GE); +} + +/** + * @brief Check if the Request Generator is enabled or disabled. + * @rmtoll RGxCR GE LL_DMAMUX_IsEnabledRequestGen + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledRequestGen(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + return ((READ_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * + (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GE) == (DMAMUX_RGxCR_GE)) ? 1UL : 0UL); +} + +/** + * @brief Set the polarity of the signal on which the DMA request is generated. + * @rmtoll RGxCR GPOL LL_DMAMUX_SetRequestGenPolarity + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_NO_EVENT + * @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING + * @arg @ref LL_DMAMUX_REQ_GEN_POL_FALLING + * @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING_FALLING + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetRequestGenPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel, + uint32_t Polarity) +{ + (void)(DMAMUXx); + MODIFY_REG(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * + (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GPOL, Polarity); +} + +/** + * @brief Get the polarity of the signal on which the DMA request is generated. + * @rmtoll RGxCR GPOL LL_DMAMUX_GetRequestGenPolarity + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_NO_EVENT + * @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING + * @arg @ref LL_DMAMUX_REQ_GEN_POL_FALLING + * @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING_FALLING + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetRequestGenPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + return (uint32_t)(READ_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GPOL)); +} + +/** + * @brief Set the number of DMA request that will be autorized after a generation event. + * @note This field can only be written when Generator is disabled. + * @rmtoll RGxCR GNBREQ LL_DMAMUX_SetGenRequestNb + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @param RequestNb This parameter must be a value between Min_Data = 1 and Max_Data = 32. + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetGenRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel, + uint32_t RequestNb) +{ + (void)(DMAMUXx); + MODIFY_REG(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * + (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GNBREQ, (RequestNb - 1U) << DMAMUX_RGxCR_GNBREQ_Pos); +} + +/** + * @brief Get the number of DMA request that will be autorized after a generation event. + * @rmtoll RGxCR GNBREQ LL_DMAMUX_GetGenRequestNb + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval Between Min_Data = 1 and Max_Data = 32 + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetGenRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + return (uint32_t)((READ_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GNBREQ) >> DMAMUX_RGxCR_GNBREQ_Pos) + 1U); +} + +/** + * @brief Set DMAMUX external Request Signal ID on DMAMUX Request Generation Trigger Event Channel x. + * @rmtoll RGxCR SIG_ID LL_DMAMUX_SetRequestSignalID + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @param RequestSignalID This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE0 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE1 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE2 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE3 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE4 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE5 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE6 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE7 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE8 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE9 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE10 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE11 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE12 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE13 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE14 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE15 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH0 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH1 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH2 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH3 + * @arg @ref LL_DMAMUX_REQ_GEN_LPTIM1_OUT + * @arg @ref LL_DMAMUX_REQ_GEN_LPTIM2_OUT + * @arg @ref LL_DMAMUX_REQ_GEN_TIM14_OC + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetRequestSignalID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel, + uint32_t RequestSignalID) +{ + (void)(DMAMUXx); + MODIFY_REG(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * + (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_SIG_ID, RequestSignalID); +} + +/** + * @brief Get DMAMUX external Request Signal ID set on DMAMUX Channel x. + * @rmtoll RGxCR SIG_ID LL_DMAMUX_GetRequestSignalID + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE0 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE1 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE2 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE3 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE4 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE5 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE6 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE7 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE8 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE9 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE10 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE11 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE12 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE13 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE14 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE15 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH0 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH1 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH2 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH3 + * @arg @ref LL_DMAMUX_REQ_GEN_LPTIM1_OUT + * @arg @ref LL_DMAMUX_REQ_GEN_LPTIM2_OUT + * @arg @ref LL_DMAMUX_REQ_GEN_TIM14_OC + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetRequestSignalID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + return (uint32_t)(READ_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_SIG_ID)); +} + +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Get Synchronization Event Overrun Flag Channel 0. + * @rmtoll CSR SOF0 LL_DMAMUX_IsActiveFlag_SO0 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO0(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF0) == (DMAMUX_CSR_SOF0)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 1. + * @rmtoll CSR SOF1 LL_DMAMUX_IsActiveFlag_SO1 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO1(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF1) == (DMAMUX_CSR_SOF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 2. + * @rmtoll CSR SOF2 LL_DMAMUX_IsActiveFlag_SO2 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO2(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF2) == (DMAMUX_CSR_SOF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 3. + * @rmtoll CSR SOF3 LL_DMAMUX_IsActiveFlag_SO3 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO3(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF3) == (DMAMUX_CSR_SOF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 4. + * @rmtoll CSR SOF4 LL_DMAMUX_IsActiveFlag_SO4 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO4(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF4) == (DMAMUX_CSR_SOF4)) ? 1UL : 0UL); +} + +#if defined(DMAMUX1_Channel5) +/** + * @brief Get Synchronization Event Overrun Flag Channel 5. + * @rmtoll CSR SOF5 LL_DMAMUX_IsActiveFlag_SO5 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO5(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF5) == (DMAMUX_CSR_SOF5)) ? 1UL : 0UL); +} + +#endif /* DMAMUX1_Channel5 */ +#if defined(DMAMUX1_Channel6) +/** + * @brief Get Synchronization Event Overrun Flag Channel 6. + * @rmtoll CSR SOF6 LL_DMAMUX_IsActiveFlag_SO6 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO6(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF6) == (DMAMUX_CSR_SOF6)) ? 1UL : 0UL); +} + +#endif /* DMAMUX1_Channel6 */ +#if defined(DMAMUX1_Channel7) +/** + * @brief Get Synchronization Event Overrun Flag Channel 7. + * @rmtoll CSR SOF7 LL_DMAMUX_IsActiveFlag_SO7 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO7(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF7) == (DMAMUX_CSR_SOF7)) ? 1UL : 0UL); +} + +#endif /* DMAMUX1_Channel7 */ +#if defined(DMAMUX1_Channel8) +/** + * @brief Get Synchronization Event Overrun Flag Channel 8. + * @rmtoll CSR SOF8 LL_DMAMUX_IsActiveFlag_SO8 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO8(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF8) == (DMAMUX_CSR_SOF8)) ? 1UL : 0UL); +} + +#endif /* DMAMUX1_Channel8 */ +#if defined(DMAMUX1_Channel9) +/** + * @brief Get Synchronization Event Overrun Flag Channel 9. + * @rmtoll CSR SOF9 LL_DMAMUX_IsActiveFlag_SO9 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO9(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF9) == (DMAMUX_CSR_SOF9)) ? 1UL : 0UL); +} + +#endif /* DMAMUX1_Channel9 */ +#if defined(DMAMUX1_Channel10) +/** + * @brief Get Synchronization Event Overrun Flag Channel 10. + * @rmtoll CSR SOF10 LL_DMAMUX_IsActiveFlag_SO10 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO10(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF10) == (DMAMUX_CSR_SOF10)) ? 1UL : 0UL); +} + +#endif /* DMAMUX1_Channel10 */ +#if defined(DMAMUX1_Channel11) +/** + * @brief Get Synchronization Event Overrun Flag Channel 11. + * @rmtoll CSR SOF11 LL_DMAMUX_IsActiveFlag_SO11 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO11(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF11) == (DMAMUX_CSR_SOF11)) ? 1UL : 0UL); +} + +#endif /* DMAMUX1_Channel11 */ +/** + * @brief Get Request Generator 0 Trigger Event Overrun Flag. + * @rmtoll RGSR OF0 LL_DMAMUX_IsActiveFlag_RGO0 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO0(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_RequestGenStatus->RGSR, DMAMUX_RGSR_OF0) == (DMAMUX_RGSR_OF0)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 1 Trigger Event Overrun Flag. + * @rmtoll RGSR OF1 LL_DMAMUX_IsActiveFlag_RGO1 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO1(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_RequestGenStatus->RGSR, DMAMUX_RGSR_OF1) == (DMAMUX_RGSR_OF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 2 Trigger Event Overrun Flag. + * @rmtoll RGSR OF2 LL_DMAMUX_IsActiveFlag_RGO2 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO2(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_RequestGenStatus->RGSR, DMAMUX_RGSR_OF2) == (DMAMUX_RGSR_OF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 3 Trigger Event Overrun Flag. + * @rmtoll RGSR OF3 LL_DMAMUX_IsActiveFlag_RGO3 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO3(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_RequestGenStatus->RGSR, DMAMUX_RGSR_OF3) == (DMAMUX_RGSR_OF3)) ? 1UL : 0UL); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 0. + * @rmtoll CFR CSOF0 LL_DMAMUX_ClearFlag_SO0 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO0(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF0); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 1. + * @rmtoll CFR CSOF1 LL_DMAMUX_ClearFlag_SO1 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO1(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF1); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 2. + * @rmtoll CFR CSOF2 LL_DMAMUX_ClearFlag_SO2 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO2(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF2); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 3. + * @rmtoll CFR CSOF3 LL_DMAMUX_ClearFlag_SO3 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO3(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF3); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 4. + * @rmtoll CFR CSOF4 LL_DMAMUX_ClearFlag_SO4 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO4(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF4); +} + +#if defined(DMAMUX1_Channel5) +/** + * @brief Clear Synchronization Event Overrun Flag Channel 5. + * @rmtoll CFR CSOF5 LL_DMAMUX_ClearFlag_SO5 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO5(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF5); +} + +#endif /* DMAMUX1_Channel5 */ +#if defined(DMAMUX1_Channel6) +/** + * @brief Clear Synchronization Event Overrun Flag Channel 6. + * @rmtoll CFR CSOF6 LL_DMAMUX_ClearFlag_SO6 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO6(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF6); +} + +#endif /* DMAMUX1_Channel6 */ +#if defined(DMAMUX1_Channel7) +/** + * @brief Clear Synchronization Event Overrun Flag Channel 7. + * @rmtoll CFR CSOF7 LL_DMAMUX_ClearFlag_SO7 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO7(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF7); +} + +#endif /* DMAMUX1_Channel7 */ +#if defined(DMAMUX1_Channel8) +/** + * @brief Clear Synchronization Event Overrun Flag Channel 8. + * @rmtoll CFR CSOF8 LL_DMAMUX_ClearFlag_SO8 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO8(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF8); +} + +#endif /* DMAMUX1_Channel8 */ +#if defined(DMAMUX1_Channel9) +/** + * @brief Clear Synchronization Event Overrun Flag Channel 9. + * @rmtoll CFR CSOF9 LL_DMAMUX_ClearFlag_SO9 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO9(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF9); +} + +#endif /* DMAMUX1_Channel9 */ +#if defined(DMAMUX1_Channel10) +/** + * @brief Clear Synchronization Event Overrun Flag Channel 10. + * @rmtoll CFR CSOF10 LL_DMAMUX_ClearFlag_SO10 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO10(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF10); +} + +#endif /* DMAMUX1_Channel10 */ +#if defined(DMAMUX1_Channel11) +/** + * @brief Clear Synchronization Event Overrun Flag Channel 11. + * @rmtoll CFR CSOF11 LL_DMAMUX_ClearFlag_SO11 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO11(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF11); +} + +#endif /* DMAMUX1_Channel11 */ +/** + * @brief Clear Request Generator 0 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF0 LL_DMAMUX_ClearFlag_RGO0 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO0(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_RequestGenStatus->RGCFR, DMAMUX_RGCFR_COF0); +} + +/** + * @brief Clear Request Generator 1 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF1 LL_DMAMUX_ClearFlag_RGO1 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO1(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_RequestGenStatus->RGCFR, DMAMUX_RGCFR_COF1); +} + +/** + * @brief Clear Request Generator 2 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF2 LL_DMAMUX_ClearFlag_RGO2 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO2(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_RequestGenStatus->RGCFR, DMAMUX_RGCFR_COF2); +} + +/** + * @brief Clear Request Generator 3 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF3 LL_DMAMUX_ClearFlag_RGO3 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO3(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_RequestGenStatus->RGCFR, DMAMUX_RGCFR_COF3); +} + +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable the Synchronization Event Overrun Interrupt on DMAMUX channel x. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR SOIE LL_DMAMUX_EnableIT_SO + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****) + * @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****) + * + * @arg All the next values are only available on chip which support DMA2: + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableIT_SO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + SET_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SOIE); +} + +/** + * @brief Disable the Synchronization Event Overrun Interrupt on DMAMUX channel x. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR SOIE LL_DMAMUX_DisableIT_SO + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****) + * @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****) + * + * @arg All the next values are only available on chip which support DMA2: + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableIT_SO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + CLEAR_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SOIE); +} + +/** + * @brief Check if the Synchronization Event Overrun Interrupt on DMAMUX channel x is enabled or disabled. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. + * DMAMUX channel 7 to 11 are mapped to DMA2 channel 1 to 5 (**** only available on chip which support DMA2 ****). + * @rmtoll CxCR SOIE LL_DMAMUX_IsEnabledIT_SO + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 (**** only available on some devices ****) + * @arg @ref LL_DMAMUX_CHANNEL_6 (**** only available on some devices ****) + * + * @arg All the next values are only available on chip which support DMA2: + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledIT_SO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return (((READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SOIE)) == (DMAMUX_CxCR_SOIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable the Request Generation Trigger Event Overrun Interrupt on DMAMUX channel x. + * @rmtoll RGxCR OIE LL_DMAMUX_EnableIT_RGO + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableIT_RGO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + SET_BIT((DMAMUX1_RequestGenerator0 + RequestGenChannel)->RGCR, DMAMUX_RGxCR_OIE); +} + +/** + * @brief Disable the Request Generation Trigger Event Overrun Interrupt on DMAMUX channel x. + * @rmtoll RGxCR OIE LL_DMAMUX_DisableIT_RGO + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableIT_RGO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + CLEAR_BIT((DMAMUX1_RequestGenerator0 + RequestGenChannel)->RGCR, DMAMUX_RGxCR_OIE); +} + +/** + * @brief Check if the Request Generation Trigger Event Overrun Interrupt on DMAMUX channel x is enabled or disabled. + * @rmtoll RGxCR OIE LL_DMAMUX_IsEnabledIT_RGO + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledIT_RGO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + return ((READ_BIT((DMAMUX1_RequestGenerator0 + RequestGenChannel)->RGCR, DMAMUX_RGxCR_OIE) == (DMAMUX_RGxCR_OIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* DMAMUX1 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_DMAMUX_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_exti.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_exti.h new file mode 100644 index 0000000..d63b0bc --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_exti.h @@ -0,0 +1,1557 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_exti.h + * @author MCD Application Team + * @brief Header file of EXTI LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_EXTI_H +#define STM32G0xx_LL_EXTI_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined (EXTI) + +/** @defgroup EXTI_LL EXTI + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +#define LL_EXTI_REGISTER_PINPOS_SHFT 16u /*!< Define used to shift pin position in EXTICR register */ + +/* Private Macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup EXTI_LL_Private_Macros EXTI Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure + * @{ + */ +typedef struct +{ + + uint32_t Line_0_31; /*!< Specifies the EXTI lines to be enabled or disabled for Lines in range 0 to 31 + This parameter can be any combination of @ref EXTI_LL_EC_LINE */ +#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) + uint32_t Line_32_63; /*!< Specifies the EXTI lines to be enabled or disabled for Lines in range 32 to 63 + This parameter can be any combination of @ref EXTI_LL_EC_LINE */ +#endif /* STM32G081xx || STM32G071xx || STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + FunctionalState LineCommand; /*!< Specifies the new state of the selected EXTI lines. + This parameter can be set either to ENABLE or DISABLE */ + + uint8_t Mode; /*!< Specifies the mode for the EXTI lines. + This parameter can be a value of @ref EXTI_LL_EC_MODE. */ + + uint8_t Trigger; /*!< Specifies the trigger signal active edge for the EXTI lines. + This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */ +} LL_EXTI_InitTypeDef; + +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants + * @{ + */ + +/** @defgroup EXTI_LL_EC_LINE LINE + * @{ + */ +#define LL_EXTI_LINE_0 EXTI_IMR1_IM0 /*!< Extended line 0 */ +#define LL_EXTI_LINE_1 EXTI_IMR1_IM1 /*!< Extended line 1 */ +#define LL_EXTI_LINE_2 EXTI_IMR1_IM2 /*!< Extended line 2 */ +#define LL_EXTI_LINE_3 EXTI_IMR1_IM3 /*!< Extended line 3 */ +#define LL_EXTI_LINE_4 EXTI_IMR1_IM4 /*!< Extended line 4 */ +#define LL_EXTI_LINE_5 EXTI_IMR1_IM5 /*!< Extended line 5 */ +#define LL_EXTI_LINE_6 EXTI_IMR1_IM6 /*!< Extended line 6 */ +#define LL_EXTI_LINE_7 EXTI_IMR1_IM7 /*!< Extended line 7 */ +#define LL_EXTI_LINE_8 EXTI_IMR1_IM8 /*!< Extended line 8 */ +#define LL_EXTI_LINE_9 EXTI_IMR1_IM9 /*!< Extended line 9 */ +#define LL_EXTI_LINE_10 EXTI_IMR1_IM10 /*!< Extended line 10 */ +#define LL_EXTI_LINE_11 EXTI_IMR1_IM11 /*!< Extended line 11 */ +#define LL_EXTI_LINE_12 EXTI_IMR1_IM12 /*!< Extended line 12 */ +#define LL_EXTI_LINE_13 EXTI_IMR1_IM13 /*!< Extended line 13 */ +#define LL_EXTI_LINE_14 EXTI_IMR1_IM14 /*!< Extended line 14 */ +#define LL_EXTI_LINE_15 EXTI_IMR1_IM15 /*!< Extended line 15 */ +#if defined(EXTI_IMR1_IM16) +#define LL_EXTI_LINE_16 EXTI_IMR1_IM16 /*!< Extended line 16 */ +#endif /* EXTI_IMR1_IM16 */ +#if defined(EXTI_IMR1_IM17) +#define LL_EXTI_LINE_17 EXTI_IMR1_IM17 /*!< Extended line 17 */ +#endif /* EXTI_IMR1_IM17 */ +#if defined(EXTI_IMR1_IM18) +#define LL_EXTI_LINE_18 EXTI_IMR1_IM18 /*!< Extended line 18 */ +#endif /* EXTI_IMR1_IM18 */ +#define LL_EXTI_LINE_19 EXTI_IMR1_IM19 /*!< Extended line 19 */ +#if defined(EXTI_IMR1_IM20) +#define LL_EXTI_LINE_20 EXTI_IMR1_IM20 /*!< Extended line 20 */ +#endif /* EXTI_IMR1_IM20 */ +#if defined(EXTI_IMR1_IM21) +#define LL_EXTI_LINE_21 EXTI_IMR1_IM21 /*!< Extended line 21 */ +#endif /* EXTI_IMR1_IM21 */ +#if defined(EXTI_IMR1_IM22) +#define LL_EXTI_LINE_22 EXTI_IMR1_IM22 /*!< Extended line 22 */ +#endif /* EXTI_IMR1_IM22 */ +#define LL_EXTI_LINE_23 EXTI_IMR1_IM23 /*!< Extended line 23 */ +#if defined(EXTI_IMR1_IM24) +#define LL_EXTI_LINE_24 EXTI_IMR1_IM24 /*!< Extended line 24 */ +#endif /* EXTI_IMR1_IM24 */ +#if defined(EXTI_IMR1_IM25) +#define LL_EXTI_LINE_25 EXTI_IMR1_IM25 /*!< Extended line 25 */ +#endif /* EXTI_IMR1_IM25 */ +#if defined(EXTI_IMR1_IM26) +#define LL_EXTI_LINE_26 EXTI_IMR1_IM26 /*!< Extended line 26 */ +#endif /* EXTI_IMR1_IM26 */ +#if defined(EXTI_IMR1_IM27) +#define LL_EXTI_LINE_27 EXTI_IMR1_IM27 /*!< Extended line 27 */ +#endif /* EXTI_IMR1_IM27 */ +#if defined(EXTI_IMR1_IM28) +#define LL_EXTI_LINE_28 EXTI_IMR1_IM28 /*!< Extended line 28 */ +#endif /* EXTI_IMR1_IM28 */ +#if defined(EXTI_IMR1_IM29) +#define LL_EXTI_LINE_29 EXTI_IMR1_IM29 /*!< Extended line 29 */ +#endif /* EXTI_IMR1_IM29 */ +#if defined(EXTI_IMR1_IM30) +#define LL_EXTI_LINE_30 EXTI_IMR1_IM30 /*!< Extended line 30 */ +#endif /* EXTI_IMR1_IM30 */ +#if defined(EXTI_IMR1_IM31) +#define LL_EXTI_LINE_31 EXTI_IMR1_IM31 /*!< Extended line 31 */ +#endif /* EXTI_IMR1_IM31 */ +#define LL_EXTI_LINE_ALL_0_31 EXTI_IMR1_IM /*!< All Extended line not reserved*/ + +#if defined(EXTI_IMR2_IM32) +#define LL_EXTI_LINE_32 EXTI_IMR2_IM32 /*!< Extended line 32 */ +#endif /* EXTI_IMR2_IM32 */ +#if defined(EXTI_IMR2_IM33) +#define LL_EXTI_LINE_33 EXTI_IMR2_IM33 /*!< Extended line 33 */ +#endif /* EXTI_IMR2_IM33 */ +#if defined(EXTI_IMR2_IM34) +#define LL_EXTI_LINE_34 EXTI_IMR2_IM34 /*!< Extended line 34 */ +#endif /* EXTI_IMR2_IM34 */ +#if defined(EXTI_IMR2_IM35) +#define LL_EXTI_LINE_35 EXTI_IMR2_IM35 /*!< Extended line 35 */ +#endif /* EXTI_IMR2_IM35 */ +#if defined(EXTI_IMR2_IM36) +#define LL_EXTI_LINE_36 EXTI_IMR2_IM36 /*!< Extended line 36 */ +#endif /* EXTI_IMR2_IM36 */ +#if defined(EXTI_IMR2_IM32) || defined(EXTI_IMR2_IM33) || defined(EXTI_IMR2_IM34) || defined(EXTI_IMR2_IM35) || defined(EXTI_IMR2_IM36) +#define LL_EXTI_LINE_ALL_32_63 EXTI_IMR2_IM /*!< All Extended line not reserved*/ +#endif /* EXTI_IMR2_IM32 || EXTI_IMR2_IM33 || EXTI_IMR2_IM34 || EXTI_IMR2_IM35 || EXTI_IMR2_IM36 */ + +#define LL_EXTI_LINE_ALL 0xFFFFFFFFU /*!< All Extended line */ + +#if defined(USE_FULL_LL_DRIVER) +#define LL_EXTI_LINE_NONE 0x00000000U /*!< None Extended line */ +#endif /*USE_FULL_LL_DRIVER*/ + +/** @defgroup EXTI_LL_EC_CONFIG_PORT EXTI CONFIG PORT + * @{ + */ +#define LL_EXTI_CONFIG_PORTA 0U /*!< EXTI PORT A */ +#define LL_EXTI_CONFIG_PORTB EXTI_EXTICR1_EXTI0_0 /*!< EXTI PORT B */ +#define LL_EXTI_CONFIG_PORTC EXTI_EXTICR1_EXTI0_1 /*!< EXTI PORT C */ +#if defined(GPIOD_BASE) +#define LL_EXTI_CONFIG_PORTD (EXTI_EXTICR1_EXTI0_1|EXTI_EXTICR1_EXTI0_0) /*!< EXTI PORT D */ +#endif /*GPIOD_BASE*/ +#if defined(GPIOE_BASE) +#define LL_EXTI_CONFIG_PORTE EXTI_EXTICR1_EXTI0_2 /*!< EXTI PORT E */ +#endif /*GPIOE_BASE*/ +#define LL_EXTI_CONFIG_PORTF (EXTI_EXTICR1_EXTI0_2|EXTI_EXTICR1_EXTI0_0) /*!< EXTI PORT F */ +/** + * @} + */ + +/** @defgroup EXTI_LL_EC_CONFIG_LINE EXTI CONFIG LINE + * @{ + */ +#define LL_EXTI_CONFIG_LINE0 ((0uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 0U) /*!< EXTI_POSITION_0 | EXTICR[0] */ +#define LL_EXTI_CONFIG_LINE1 ((8uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 0U) /*!< EXTI_POSITION_8 | EXTICR[0] */ +#define LL_EXTI_CONFIG_LINE2 ((16uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 0U) /*!< EXTI_POSITION_16 | EXTICR[0] */ +#define LL_EXTI_CONFIG_LINE3 ((24uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 0U) /*!< EXTI_POSITION_24 | EXTICR[0] */ +#define LL_EXTI_CONFIG_LINE4 ((0uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 1U) /*!< EXTI_POSITION_0 | EXTICR[1] */ +#define LL_EXTI_CONFIG_LINE5 ((8uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 1U) /*!< EXTI_POSITION_8 | EXTICR[1] */ +#define LL_EXTI_CONFIG_LINE6 ((16uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 1U) /*!< EXTI_POSITION_16 | EXTICR[1] */ +#define LL_EXTI_CONFIG_LINE7 ((24uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 1U) /*!< EXTI_POSITION_24 | EXTICR[1] */ +#define LL_EXTI_CONFIG_LINE8 ((0uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 2U) /*!< EXTI_POSITION_0 | EXTICR[2] */ +#define LL_EXTI_CONFIG_LINE9 ((8uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 2U) /*!< EXTI_POSITION_8 | EXTICR[2] */ +#define LL_EXTI_CONFIG_LINE10 ((16uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 2U) /*!< EXTI_POSITION_16 | EXTICR[2] */ +#define LL_EXTI_CONFIG_LINE11 ((24uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 2U) /*!< EXTI_POSITION_24 | EXTICR[2] */ +#define LL_EXTI_CONFIG_LINE12 ((0uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 3U) /*!< EXTI_POSITION_0 | EXTICR[3] */ +#define LL_EXTI_CONFIG_LINE13 ((8uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 3U) /*!< EXTI_POSITION_8 | EXTICR[3] */ +#define LL_EXTI_CONFIG_LINE14 ((16uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 3U) /*!< EXTI_POSITION_16 | EXTICR[3] */ +#define LL_EXTI_CONFIG_LINE15 ((24uL << LL_EXTI_REGISTER_PINPOS_SHFT) | 3U) /*!< EXTI_POSITION_24 | EXTICR[3] */ +/** + * @} + */ +/** + * @} + */ +#if defined(USE_FULL_LL_DRIVER) + +/** @defgroup EXTI_LL_EC_MODE Mode + * @{ + */ +#define LL_EXTI_MODE_IT ((uint8_t)0x00U) /*!< Interrupt Mode */ +#define LL_EXTI_MODE_EVENT ((uint8_t)0x01U) /*!< Event Mode */ +#define LL_EXTI_MODE_IT_EVENT ((uint8_t)0x02U) /*!< Interrupt & Event Mode */ +/** + * @} + */ + +/** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger + * @{ + */ +#define LL_EXTI_TRIGGER_NONE ((uint8_t)0x00U) /*!< No Trigger Mode */ +#define LL_EXTI_TRIGGER_RISING ((uint8_t)0x01U) /*!< Trigger Rising Mode */ +#define LL_EXTI_TRIGGER_FALLING ((uint8_t)0x02U) /*!< Trigger Falling Mode */ +#define LL_EXTI_TRIGGER_RISING_FALLING ((uint8_t)0x03U) /*!< Trigger Rising & Falling Mode */ + +/** + * @} + */ + + +#endif /*USE_FULL_LL_DRIVER*/ + + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros + * @{ + */ + +/** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in EXTI register + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__)) + +/** + * @brief Read a value in EXTI register + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__) +/** + * @} + */ + + +/** + * @} + */ + + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions + * @{ + */ +/** @defgroup EXTI_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable ExtiLine Interrupt request for Lines in range 0 to 31 + * @note The reset value for the direct or internal lines (see RM) + * is set to 1 in order to enable the interrupt by default. + * Bits are set automatically at Power on. + * @rmtoll IMR1 IMx LL_EXTI_EnableIT_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->IMR1, ExtiLine); +} + +#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +/** + * @brief Enable ExtiLine Interrupt request for Lines in range 32 to 63 + * @note The reset value for the direct lines (lines 32 & 33) + * is set to 1 in order to enable the interrupt by default. + * Bits are set automatically at Power on. + * @rmtoll IMR2 IMx LL_EXTI_EnableIT_32_63 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->IMR2, ExtiLine); +} +#endif /* STM32G081xx || STM32G071xx || STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + +/** + * @brief Disable ExtiLine Interrupt request for Lines in range 0 to 31 + * @note The reset value for the direct or internal lines (see RM) + * is set to 1 in order to enable the interrupt by default. + * Bits are set automatically at Power on. + * @rmtoll IMR1 IMx LL_EXTI_DisableIT_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->IMR1, ExtiLine); +} + +#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +/** + * @brief Disable ExtiLine Interrupt request for Lines in range 32 to 63 + * @note The reset value for the direct lines (lines 32 & 33) + * is set to 1 in order to enable the interrupt by default. + * Bits are set automatically at Power on. + * @rmtoll IMR2 IMx LL_EXTI_DisableIT_32_63 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->IMR2, ExtiLine); +} +#endif /* STM32G081xx || STM32G071xx || STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + +/** + * @brief Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31 + * @note The reset value for the direct or internal lines (see RM) + * is set to 1 in order to enable the interrupt by default. + * Bits are set automatically at Power on. + * @rmtoll IMR1 IMx LL_EXTI_IsEnabledIT_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->IMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +/** + * @brief Indicate if ExtiLine Interrupt request is enabled for Lines in range 32 to 63 + * @note The reset value for the direct lines (lines 32 & 33) + * is set to 1 in order to enable the interrupt by default. + * @rmtoll IMR2 IMx LL_EXTI_IsEnabledIT_32_63 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->IMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} +#endif /* STM32G081xx || STM32G071xx || STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Event_Management Event_Management + * @{ + */ + +/** + * @brief Enable ExtiLine Event request for Lines in range 0 to 31 + * @rmtoll EMR1 EMx LL_EXTI_EnableEvent_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->EMR1, ExtiLine); + +} + +#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +/** + * @brief Enable ExtiLine Event request for Lines in range 32 to 63 + * @rmtoll EMR2 EMx LL_EXTI_EnableEvent_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->EMR2, ExtiLine); +} +#endif /* STM32G081xx || STM32G071xx || STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ +/** + * @brief Disable ExtiLine Event request for Lines in range 0 to 31 + * @rmtoll EMR1 EMx LL_EXTI_DisableEvent_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->EMR1, ExtiLine); +} + +#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +/** + * @brief Disable ExtiLine Event request for Lines in range 32 to 63 + * @rmtoll EMR2 EMx LL_EXTI_DisableEvent_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->EMR2, ExtiLine); +} +#endif +/** + * @brief Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31 + * @rmtoll EMR1 EMx LL_EXTI_IsEnabledEvent_0_31 + * @param ExtiLine This parameter can be one of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_21 + * @arg @ref LL_EXTI_LINE_23 + * @arg @ref LL_EXTI_LINE_25 + * @arg @ref LL_EXTI_LINE_26 + * @arg @ref LL_EXTI_LINE_27 + * @arg @ref LL_EXTI_LINE_28 + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->EMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +#if defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +/** + * @brief Indicate if ExtiLine Event request is enabled for Lines in range 32 to 63 + * @rmtoll EMR2 EMx LL_EXTI_IsEnabledEvent_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_32 + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_34 + * @arg @ref LL_EXTI_LINE_35 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->EMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} +#endif /* STM32G081xx || STM32G071xx || STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Rising_Trigger_Management Rising_Trigger_Management + * @{ + */ + +/** + * @brief Enable ExtiLine Rising Edge Trigger for Lines in range 0 to 31 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a rising edge on a configurable interrupt + * line occurs during a write operation in the EXTI_RTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll RTSR1 RTx LL_EXTI_EnableRisingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_20 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->RTSR1, ExtiLine); + +} +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) +/** + * @brief Enable ExtiLine Rising Edge Trigger for Lines in range 32 to 63 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a rising edge on a configurable interrupt + * line occurs during a write operation in the EXTI_RTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll RTSR2 RTx LL_EXTI_EnableRisingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_34 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->RTSR2, ExtiLine); + +} +#endif /* STM32G0C1xx || STM32G0B1xx */ + +/** + * @brief Disable ExtiLine Rising Edge Trigger for Lines in range 0 to 31 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a rising edge on a configurable interrupt + * line occurs during a write operation in the EXTI_RTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll RTSR1 RTx LL_EXTI_DisableRisingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_20 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->RTSR1, ExtiLine); + +} + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) +/** + * @brief Disable ExtiLine Rising Edge Trigger for Lines in range 32 to 63 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a rising edge on a configurable interrupt + * line occurs during a write operation in the EXTI_RTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll RTSR2 RTx LL_EXTI_DisableRisingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_34 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->RTSR2, ExtiLine); + +} +#endif /* STM32G0C1xx || STM32G0B1xx */ + +/** + * @brief Check if rising edge trigger is enabled for Lines in range 0 to 31 + * @rmtoll RTSR1 RTx LL_EXTI_IsEnabledRisingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_20 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->RTSR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) +/** + * @brief Check if rising edge trigger is enabled for Lines in range 32 to 63 + * @rmtoll RTSR2 RTx LL_EXTI_IsEnabledRisingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_34 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->RTSR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} +#endif /* STM32G0C1xx || STM32G0B1xx */ + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Falling_Trigger_Management Falling_Trigger_Management + * @{ + */ + +/** + * @brief Enable ExtiLine Falling Edge Trigger for Lines in range 0 to 31 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a falling edge on a configurable interrupt + * line occurs during a write operation in the EXTI_FTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll FTSR1 FTx LL_EXTI_EnableFallingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_20 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->FTSR1, ExtiLine); +} + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) +/** + * @brief Enable ExtiLine Falling Edge Trigger for Lines in range 32 to 63 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a falling edge on a configurable interrupt + * line occurs during a write operation in the EXTI_FTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll FTSR2 FTx LL_EXTI_EnableFallingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_34 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->FTSR2, ExtiLine); +} +#endif /* STM32G0C1xx || STM32G0B1xx */ + +/** + * @brief Disable ExtiLine Falling Edge Trigger for Lines in range 0 to 31 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a Falling edge on a configurable interrupt + * line occurs during a write operation in the EXTI_FTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for the same interrupt line. + * In this case, both generate a trigger condition. + * @rmtoll FTSR1 FTx LL_EXTI_DisableFallingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_20 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->FTSR1, ExtiLine); +} + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) +/** + * @brief Disable ExtiLine Falling Edge Trigger for Lines in range 32 to 63 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a Falling edge on a configurable interrupt + * line occurs during a write operation in the EXTI_FTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for the same interrupt line. + * In this case, both generate a trigger condition. + * @rmtoll FTSR2 FTx LL_EXTI_DisableFallingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_34 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->FTSR2, ExtiLine); +} +#endif /* STM32G0C1xx || STM32G0B1xx */ + +/** + * @brief Check if falling edge trigger is enabled for Lines in range 0 to 31 + * @rmtoll FTSR1 FTx LL_EXTI_IsEnabledFallingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_20 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->FTSR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) +/** + * @brief Check if falling edge trigger is enabled for Lines in range 32 to 63 + * @rmtoll FTSR2 FTx LL_EXTI_IsEnabledFallingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_34 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->FTSR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} +#endif /* STM32G0C1xx || STM32G0B1xx */ +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Software_Interrupt_Management Software_Interrupt_Management + * @{ + */ + +/** + * @brief Generate a software Interrupt Event for Lines in range 0 to 31 + * @note If the interrupt is enabled on this line in the EXTI_IMR, writing a 1 to + * this bit when it is at '0' sets the corresponding pending bit in EXTI_PR + * resulting in an interrupt request generation. + * This bit is cleared by clearing the corresponding bit in the EXTI_PR + * register (by writing a 1 into the bit) + * @rmtoll SWIER1 SWIx LL_EXTI_GenerateSWI_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_20 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_GenerateSWI_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->SWIER1, ExtiLine); +} + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) +/** + * @brief Generate a software Interrupt Event for Lines in range 32 to 63 + * @note If the interrupt is enabled on this line in the EXTI_IMR, writing a 1 to + * this bit when it is at '0' sets the corresponding pending bit in EXTI_PR + * resulting in an interrupt request generation. + * This bit is cleared by clearing the corresponding bit in the EXTI_PR + * register (by writing a 1 into the bit) + * @rmtoll SWIER2 SWIx LL_EXTI_GenerateSWI_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_34 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_GenerateSWI_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->SWIER2, ExtiLine); +} +#endif /* STM32G0C1xx || STM32G0B1xx */ + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Flag_Management Flag_Management + * @{ + */ + +/** + * @brief Check if the ExtLine Falling Flag is set or not for Lines in range 0 to 31 + * @note This bit is set when the falling edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll FPR1 FPIFx LL_EXTI_IsActiveFallingFlag_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_20 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsActiveFallingFlag_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->FPR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) +/** + * @brief Check if the ExtLine Falling Flag is set or not for Lines in range 32 to 63 + * @note This bit is set when the falling edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll FPR2 FPIFx LL_EXTI_IsActiveFallingFlag_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_34 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsActiveFallingFlag_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->FPR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} +#endif /* STM32G0C1xx || STM32G0B1xx */ + +/** + * @brief Read ExtLine Combination Falling Flag for Lines in range 0 to 31 + * @note This bit is set when the falling edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll FPR1 FPIFx LL_EXTI_ReadFallingFlag_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_20 + * @note Please check each device line mapping for EXTI Line availability + * @retval @note This bit is set when the selected edge event arrives on the interrupt + */ +__STATIC_INLINE uint32_t LL_EXTI_ReadFallingFlag_0_31(uint32_t ExtiLine) +{ + return (READ_BIT(EXTI->FPR1, ExtiLine)); +} + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) +/** + * @brief Read ExtLine Combination Falling Flag for Lines in range 32 to 63 + * @note This bit is set when the falling edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll FPR2 FPIFx LL_EXTI_ReadFallingFlag_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_34 + * @note Please check each device line mapping for EXTI Line availability + * @retval @note This bit is set when the selected edge event arrives on the interrupt + */ +__STATIC_INLINE uint32_t LL_EXTI_ReadFallingFlag_32_63(uint32_t ExtiLine) +{ + return (READ_BIT(EXTI->FPR2, ExtiLine)); +} +#endif /* STM32G0C1xx || STM32G0B1xx */ + +/** + * @brief Clear ExtLine Falling Flags for Lines in range 0 to 31 + * @note This bit is set when the falling edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll FPR1 FPIFx LL_EXTI_ClearFallingFlag_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_20 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_ClearFallingFlag_0_31(uint32_t ExtiLine) +{ + WRITE_REG(EXTI->FPR1, ExtiLine); +} + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) +/** + * @brief Clear ExtLine Falling Flags for Lines in range 32 to 63 + * @note This bit is set when the falling edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll FPR2 FPIFx LL_EXTI_ClearFallingFlag_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_34 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_ClearFallingFlag_32_63(uint32_t ExtiLine) +{ + WRITE_REG(EXTI->FPR2, ExtiLine); +} +#endif /* STM32G0C1xx || STM32G0B1xx */ + +/** + * @brief Check if the ExtLine Rising Flag is set or not for Lines in range 0 to 31 + * @note This bit is set when the Rising edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll RPR1 RPIFx LL_EXTI_IsActiveRisingFlag_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_20 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsActiveRisingFlag_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->RPR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) +/** + * @brief Check if the ExtLine Rising Flag is set or not for Lines in range 32 to 63 + * @note This bit is set when the Rising edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll RPR2 RPIFx LL_EXTI_IsActiveRisingFlag_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_34 + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsActiveRisingFlag_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->RPR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} +#endif /* STM32G0C1xx || STM32G0B1xx */ + +/** + * @brief Read ExtLine Combination Rising Flag for Lines in range 0 to 31 + * @note This bit is set when the Rising edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll RPR1 RPIFx LL_EXTI_ReadRisingFlag_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_20 + * @note Please check each device line mapping for EXTI Line availability + * @retval @note This bit is set when the selected edge event arrives on the interrupt + */ +__STATIC_INLINE uint32_t LL_EXTI_ReadRisingFlag_0_31(uint32_t ExtiLine) +{ + return (READ_BIT(EXTI->RPR1, ExtiLine)); +} + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) +/** + * @brief Read ExtLine Combination Rising Flag for Lines in range 32 to 63 + * @note This bit is set when the Rising edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll RPR2 RPIFx LL_EXTI_ReadRisingFlag_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_34 + * @note Please check each device line mapping for EXTI Line availability + * @retval @note This bit is set when the selected edge event arrives on the interrupt + */ +__STATIC_INLINE uint32_t LL_EXTI_ReadRisingFlag_32_63(uint32_t ExtiLine) +{ + return (READ_BIT(EXTI->RPR2, ExtiLine)); +} +#endif /* STM32G0C1xx || STM32G0B1xx */ + +/** + * @brief Clear ExtLine Rising Flags for Lines in range 0 to 31 + * @note This bit is set when the Rising edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll RPR1 RPIFx LL_EXTI_ClearRisingFlag_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_20 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_ClearRisingFlag_0_31(uint32_t ExtiLine) +{ + WRITE_REG(EXTI->RPR1, ExtiLine); +} + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) +/** + * @brief Clear ExtLine Rising Flags for Lines in range 32 to 63 + * @note This bit is set when the Rising edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll RPR2 RPIFx LL_EXTI_ClearRisingFlag_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_34 + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_ClearRisingFlag_32_63(uint32_t ExtiLine) +{ + WRITE_REG(EXTI->RPR2, ExtiLine); +} +#endif /* STM32G0C1xx || STM32G0B1xx */ + +/** + * @} + */ +/** @defgroup EXTI_LL_EF_Config EF configuration functions + * @{ + */ + +/** + * @brief Configure source input for the EXTI external interrupt. + * @rmtoll EXTI_EXTICR1 EXTI0 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR1 EXTI1 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR1 EXTI2 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR1 EXTI3 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR2 EXTI4 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR2 EXTI5 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR2 EXTI6 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR2 EXTI7 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR3 EXTI8 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR3 EXTI9 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR3 EXTI10 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR3 EXTI11 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR4 EXTI12 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR4 EXTI13 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR4 EXTI14 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR4 EXTI15 LL_EXTI_SetEXTISource + * @param Port This parameter can be one of the following values: + * @arg @ref EXTI_LL_EC_CONFIG_PORT + * + * (*) value not defined in all devices + * @param Line This parameter can be one of the following values: + * @arg @ref LL_EXTI_CONFIG_LINE0 + * @arg @ref LL_EXTI_CONFIG_LINE1 + * @arg @ref LL_EXTI_CONFIG_LINE2 + * @arg @ref LL_EXTI_CONFIG_LINE3 + * @arg @ref LL_EXTI_CONFIG_LINE4 + * @arg @ref LL_EXTI_CONFIG_LINE5 + * @arg @ref LL_EXTI_CONFIG_LINE6 + * @arg @ref LL_EXTI_CONFIG_LINE7 + * @arg @ref LL_EXTI_CONFIG_LINE8 + * @arg @ref LL_EXTI_CONFIG_LINE9 + * @arg @ref LL_EXTI_CONFIG_LINE10 + * @arg @ref LL_EXTI_CONFIG_LINE11 + * @arg @ref LL_EXTI_CONFIG_LINE12 + * @arg @ref LL_EXTI_CONFIG_LINE13 + * @arg @ref LL_EXTI_CONFIG_LINE14 + * @arg @ref LL_EXTI_CONFIG_LINE15 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_SetEXTISource(uint32_t Port, uint32_t Line) +{ + MODIFY_REG(EXTI->EXTICR[Line & 0x03u], EXTI_EXTICR1_EXTI0 << (Line >> LL_EXTI_REGISTER_PINPOS_SHFT), Port << (Line >> LL_EXTI_REGISTER_PINPOS_SHFT)); +} + +/** + * @brief Get the configured defined for specific EXTI Line + * @rmtoll EXTI_EXTICR1 EXTI0 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR1 EXTI1 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR1 EXTI2 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR1 EXTI3 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR2 EXTI4 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR2 EXTI5 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR2 EXTI6 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR2 EXTI7 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR3 EXTI8 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR3 EXTI9 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR3 EXTI10 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR3 EXTI11 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR4 EXTI12 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR4 EXTI13 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR4 EXTI14 LL_EXTI_SetEXTISource\n + * EXTI_EXTICR4 EXTI15 LL_EXTI_SetEXTISource + * @param Line This parameter can be one of the following values: + * @arg @ref LL_EXTI_CONFIG_LINE0 + * @arg @ref LL_EXTI_CONFIG_LINE1 + * @arg @ref LL_EXTI_CONFIG_LINE2 + * @arg @ref LL_EXTI_CONFIG_LINE3 + * @arg @ref LL_EXTI_CONFIG_LINE4 + * @arg @ref LL_EXTI_CONFIG_LINE5 + * @arg @ref LL_EXTI_CONFIG_LINE6 + * @arg @ref LL_EXTI_CONFIG_LINE7 + * @arg @ref LL_EXTI_CONFIG_LINE8 + * @arg @ref LL_EXTI_CONFIG_LINE9 + * @arg @ref LL_EXTI_CONFIG_LINE10 + * @arg @ref LL_EXTI_CONFIG_LINE11 + * @arg @ref LL_EXTI_CONFIG_LINE12 + * @arg @ref LL_EXTI_CONFIG_LINE13 + * @arg @ref LL_EXTI_CONFIG_LINE14 + * @arg @ref LL_EXTI_CONFIG_LINE15 + * @retval Returned value can be one of the following values: + * @arg @ref EXTI_LL_EC_CONFIG_PORT + * + * (*) value not defined in all devices + */ +__STATIC_INLINE uint32_t LL_EXTI_GetEXTISource(uint32_t Line) +{ + return (READ_BIT(EXTI->EXTICR[Line & 0x03u], (EXTI_EXTICR1_EXTI0 << (Line >> LL_EXTI_REGISTER_PINPOS_SHFT))) >> (Line >> LL_EXTI_REGISTER_PINPOS_SHFT)); +} +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup EXTI_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct); +uint32_t LL_EXTI_DeInit(void); +void LL_EXTI_StructInit(LL_EXTI_InitTypeDef *EXTI_InitStruct); + + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* EXTI */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_EXTI_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_gpio.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_gpio.h new file mode 100644 index 0000000..2b221dd --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_gpio.h @@ -0,0 +1,958 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_gpio.h + * @author MCD Application Team + * @brief Header file of GPIO LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_GPIO_H +#define STM32G0xx_LL_GPIO_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF) + +/** @defgroup GPIO_LL GPIO + * @{ + */ +/** MISRA C:2012 deviation rule has been granted for following rules: + * Rule-18.1_d - Medium: Array pointer `GPIOx' is accessed with index [..,..] + * which may be out of array bounds [..,UNKNOWN] in following APIs: + * LL_GPIO_GetAFPin_0_7 + * LL_GPIO_SetAFPin_0_7 + * LL_GPIO_SetAFPin_8_15 + * LL_GPIO_GetAFPin_8_15 + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup GPIO_LL_Private_Macros GPIO Private Macros + * @{ + */ + +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures + * @{ + */ + +/** + * @brief LL GPIO Init Structure definition + */ +typedef struct +{ + uint32_t Pin; /*!< Specifies the GPIO pins to be configured. + This parameter can be any value of @ref GPIO_LL_EC_PIN */ + + uint32_t Mode; /*!< Specifies the operating mode for the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_MODE. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinMode().*/ + + uint32_t Speed; /*!< Specifies the speed for the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_SPEED. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinSpeed().*/ + + uint32_t OutputType; /*!< Specifies the operating output type for the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_OUTPUT. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinOutputType().*/ + + uint32_t Pull; /*!< Specifies the operating Pull-up/Pull down for the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_PULL. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinPull().*/ + + uint32_t Alternate; /*!< Specifies the Peripheral to be connected to the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_AF. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetAFPin_0_7() and LL_GPIO_SetAFPin_8_15().*/ +} LL_GPIO_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants + * @{ + */ + +/** @defgroup GPIO_LL_EC_PIN PIN + * @{ + */ +#define LL_GPIO_PIN_0 GPIO_BSRR_BS0 /*!< Select pin 0 */ +#define LL_GPIO_PIN_1 GPIO_BSRR_BS1 /*!< Select pin 1 */ +#define LL_GPIO_PIN_2 GPIO_BSRR_BS2 /*!< Select pin 2 */ +#define LL_GPIO_PIN_3 GPIO_BSRR_BS3 /*!< Select pin 3 */ +#define LL_GPIO_PIN_4 GPIO_BSRR_BS4 /*!< Select pin 4 */ +#define LL_GPIO_PIN_5 GPIO_BSRR_BS5 /*!< Select pin 5 */ +#define LL_GPIO_PIN_6 GPIO_BSRR_BS6 /*!< Select pin 6 */ +#define LL_GPIO_PIN_7 GPIO_BSRR_BS7 /*!< Select pin 7 */ +#define LL_GPIO_PIN_8 GPIO_BSRR_BS8 /*!< Select pin 8 */ +#define LL_GPIO_PIN_9 GPIO_BSRR_BS9 /*!< Select pin 9 */ +#define LL_GPIO_PIN_10 GPIO_BSRR_BS10 /*!< Select pin 10 */ +#define LL_GPIO_PIN_11 GPIO_BSRR_BS11 /*!< Select pin 11 */ +#define LL_GPIO_PIN_12 GPIO_BSRR_BS12 /*!< Select pin 12 */ +#define LL_GPIO_PIN_13 GPIO_BSRR_BS13 /*!< Select pin 13 */ +#define LL_GPIO_PIN_14 GPIO_BSRR_BS14 /*!< Select pin 14 */ +#define LL_GPIO_PIN_15 GPIO_BSRR_BS15 /*!< Select pin 15 */ +#define LL_GPIO_PIN_ALL (GPIO_BSRR_BS0 | GPIO_BSRR_BS1 | GPIO_BSRR_BS2 | \ + GPIO_BSRR_BS3 | GPIO_BSRR_BS4 | GPIO_BSRR_BS5 | \ + GPIO_BSRR_BS6 | GPIO_BSRR_BS7 | GPIO_BSRR_BS8 | \ + GPIO_BSRR_BS9 | GPIO_BSRR_BS10 | GPIO_BSRR_BS11 | \ + GPIO_BSRR_BS12 | GPIO_BSRR_BS13 | GPIO_BSRR_BS14 | \ + GPIO_BSRR_BS15) /*!< Select all pins */ +/** + * @} + */ + +/** @defgroup GPIO_LL_EC_MODE Mode + * @{ + */ +#define LL_GPIO_MODE_INPUT (0x00000000U) /*!< Select input mode */ +#define LL_GPIO_MODE_OUTPUT GPIO_MODER_MODE0_0 /*!< Select output mode */ +#define LL_GPIO_MODE_ALTERNATE GPIO_MODER_MODE0_1 /*!< Select alternate function mode */ +#define LL_GPIO_MODE_ANALOG GPIO_MODER_MODE0 /*!< Select analog mode */ +/** + * @} + */ + +/** @defgroup GPIO_LL_EC_OUTPUT Output Type + * @{ + */ +#define LL_GPIO_OUTPUT_PUSHPULL (0x00000000U) /*!< Select push-pull as output type */ +#define LL_GPIO_OUTPUT_OPENDRAIN GPIO_OTYPER_OT0 /*!< Select open-drain as output type */ +/** + * @} + */ + +/** @defgroup GPIO_LL_EC_SPEED Output Speed + * @{ + */ +#define LL_GPIO_SPEED_FREQ_LOW (0x00000000U) /*!< Select I/O low output speed */ +#define LL_GPIO_SPEED_FREQ_MEDIUM GPIO_OSPEEDR_OSPEED0_0 /*!< Select I/O medium output speed */ +#define LL_GPIO_SPEED_FREQ_HIGH GPIO_OSPEEDR_OSPEED0_1 /*!< Select I/O fast output speed */ +#define LL_GPIO_SPEED_FREQ_VERY_HIGH GPIO_OSPEEDR_OSPEED0 /*!< Select I/O high output speed */ +/** + * @} + */ +#define LL_GPIO_SPEED_LOW LL_GPIO_SPEED_FREQ_LOW +#define LL_GPIO_SPEED_MEDIUM LL_GPIO_SPEED_FREQ_MEDIUM +#define LL_GPIO_SPEED_FAST LL_GPIO_SPEED_FREQ_HIGH +#define LL_GPIO_SPEED_HIGH LL_GPIO_SPEED_FREQ_VERY_HIGH + + +/** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down + * @{ + */ +#define LL_GPIO_PULL_NO (0x00000000U) /*!< Select I/O no pull */ +#define LL_GPIO_PULL_UP GPIO_PUPDR_PUPD0_0 /*!< Select I/O pull up */ +#define LL_GPIO_PULL_DOWN GPIO_PUPDR_PUPD0_1 /*!< Select I/O pull down */ +/** + * @} + */ + +/** @defgroup GPIO_LL_EC_AF Alternate Function + * @{ + */ +#define LL_GPIO_AF_0 (0x0000000U) /*!< Select alternate function 0 */ +#define LL_GPIO_AF_1 (0x0000001U) /*!< Select alternate function 1 */ +#define LL_GPIO_AF_2 (0x0000002U) /*!< Select alternate function 2 */ +#define LL_GPIO_AF_3 (0x0000003U) /*!< Select alternate function 3 */ +#define LL_GPIO_AF_4 (0x0000004U) /*!< Select alternate function 4 */ +#define LL_GPIO_AF_5 (0x0000005U) /*!< Select alternate function 5 */ +#define LL_GPIO_AF_6 (0x0000006U) /*!< Select alternate function 6 */ +#define LL_GPIO_AF_7 (0x0000007U) /*!< Select alternate function 7 */ +#if defined(STM32G0B0xx) || defined(STM32G0B1xx) || defined (STM32G0C1xx) +#define LL_GPIO_AF_8 (0x0000008U) /*!< Select alternate function 8 */ +#define LL_GPIO_AF_9 (0x0000009U) /*!< Select alternate function 9 */ +#define LL_GPIO_AF_10 (0x000000AU) /*!< Select alternate function 10 */ +#endif /* STM32G0B0xx || STM32G0B1xx || STM32G0C1xx */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros + * @{ + */ + +/** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in GPIO register + * @param __INSTANCE__ GPIO Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in GPIO register + * @param __INSTANCE__ GPIO Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions + * @{ + */ + +/** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration + * @{ + */ + +/** + * @brief Configure gpio mode for a dedicated pin on dedicated port. + * @note I/O mode can be Input mode, General purpose output, Alternate function mode or Analog. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll MODER MODEy LL_GPIO_SetPinMode + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @param Mode This parameter can be one of the following values: + * @arg @ref LL_GPIO_MODE_INPUT + * @arg @ref LL_GPIO_MODE_OUTPUT + * @arg @ref LL_GPIO_MODE_ALTERNATE + * @arg @ref LL_GPIO_MODE_ANALOG + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode) +{ + MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode)); +} + +/** + * @brief Return gpio mode for a dedicated pin on dedicated port. + * @note I/O mode can be Input mode, General purpose output, Alternate function mode or Analog. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll MODER MODEy LL_GPIO_GetPinMode + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_MODE_INPUT + * @arg @ref LL_GPIO_MODE_OUTPUT + * @arg @ref LL_GPIO_MODE_ALTERNATE + * @arg @ref LL_GPIO_MODE_ANALOG + */ +__STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0)) / (Pin * Pin)); +} + +/** + * @brief Configure gpio output type for several pins on dedicated port. + * @note Output type as to be set when gpio pin is in output or + * alternate modes. Possible type are Push-pull or Open-drain. + * @rmtoll OTYPER OTy LL_GPIO_SetPinOutputType + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @param OutputType This parameter can be one of the following values: + * @arg @ref LL_GPIO_OUTPUT_PUSHPULL + * @arg @ref LL_GPIO_OUTPUT_OPENDRAIN + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType) +{ + MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType)); +} + +/** + * @brief Return gpio output type for several pins on dedicated port. + * @note Output type as to be set when gpio pin is in output or + * alternate modes. Possible type are Push-pull or Open-drain. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll OTYPER OTy LL_GPIO_GetPinOutputType + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_OUTPUT_PUSHPULL + * @arg @ref LL_GPIO_OUTPUT_OPENDRAIN + */ +__STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) / Pin); +} + +/** + * @brief Configure gpio speed for a dedicated pin on dedicated port. + * @note I/O speed can be Low, Medium, Fast or High speed. + * @note Warning: only one pin can be passed as parameter. + * @note Refer to datasheet for frequency specifications and the power + * supply and load conditions for each speed. + * @rmtoll OSPEEDR OSPEEDy LL_GPIO_SetPinSpeed + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @param Speed This parameter can be one of the following values: + * @arg @ref LL_GPIO_SPEED_FREQ_LOW + * @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM + * @arg @ref LL_GPIO_SPEED_FREQ_HIGH + * @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Speed) +{ + MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed)); +} + +/** + * @brief Return gpio speed for a dedicated pin on dedicated port. + * @note I/O speed can be Low, Medium, Fast or High speed. + * @note Warning: only one pin can be passed as parameter. + * @note Refer to datasheet for frequency specifications and the power + * supply and load conditions for each speed. + * @rmtoll OSPEEDR OSPEEDy LL_GPIO_GetPinSpeed + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_SPEED_FREQ_LOW + * @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM + * @arg @ref LL_GPIO_SPEED_FREQ_HIGH + * @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH + */ +__STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0)) / (Pin * Pin)); +} + +/** + * @brief Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll PUPDR PUPDy LL_GPIO_SetPinPull + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @param Pull This parameter can be one of the following values: + * @arg @ref LL_GPIO_PULL_NO + * @arg @ref LL_GPIO_PULL_UP + * @arg @ref LL_GPIO_PULL_DOWN + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull) +{ + MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull)); +} + +/** + * @brief Return gpio pull-up or pull-down for a dedicated pin on a dedicated port + * @note Warning: only one pin can be passed as parameter. + * @rmtoll PUPDR PUPDy LL_GPIO_GetPinPull + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_PULL_NO + * @arg @ref LL_GPIO_PULL_UP + * @arg @ref LL_GPIO_PULL_DOWN + */ +__STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0)) / (Pin * Pin)); +} + +/** + * @brief Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port. + * @note Possible values are from AF0 to AF7 depending on target. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll AFRL AFSELy LL_GPIO_SetAFPin_0_7 + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @param Alternate This parameter can be one of the following values: + * @arg @ref LL_GPIO_AF_0 + * @arg @ref LL_GPIO_AF_1 + * @arg @ref LL_GPIO_AF_2 + * @arg @ref LL_GPIO_AF_3 + * @arg @ref LL_GPIO_AF_4 + * @arg @ref LL_GPIO_AF_5 + * @arg @ref LL_GPIO_AF_6 + * @arg @ref LL_GPIO_AF_7 + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate) +{ + MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0), + ((((Pin * Pin) * Pin) * Pin) * Alternate)); +} + +/** + * @brief Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port. + * @rmtoll AFRL AFSELy LL_GPIO_GetAFPin_0_7 + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_AF_0 + * @arg @ref LL_GPIO_AF_1 + * @arg @ref LL_GPIO_AF_2 + * @arg @ref LL_GPIO_AF_3 + * @arg @ref LL_GPIO_AF_4 + * @arg @ref LL_GPIO_AF_5 + * @arg @ref LL_GPIO_AF_6 + * @arg @ref LL_GPIO_AF_7 + */ +__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->AFR[0], + ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0)) / (((Pin * Pin) * Pin) * Pin)); +} + +/** + * @brief Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port. + * @note Possible values are from AF0 to AF7 depending on target. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll AFRH AFSELy LL_GPIO_SetAFPin_8_15 + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @param Alternate This parameter can be one of the following values: + * @arg @ref LL_GPIO_AF_0 + * @arg @ref LL_GPIO_AF_1 + * @arg @ref LL_GPIO_AF_2 + * @arg @ref LL_GPIO_AF_3 + * @arg @ref LL_GPIO_AF_4 + * @arg @ref LL_GPIO_AF_5 + * @arg @ref LL_GPIO_AF_6 + * @arg @ref LL_GPIO_AF_7 + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate) +{ + MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8), + (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate)); +} + +/** + * @brief Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port. + * @note Possible values are from AF0 to AF7 depending on target. + * @rmtoll AFRH AFSELy LL_GPIO_GetAFPin_8_15 + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_AF_0 + * @arg @ref LL_GPIO_AF_1 + * @arg @ref LL_GPIO_AF_2 + * @arg @ref LL_GPIO_AF_3 + * @arg @ref LL_GPIO_AF_4 + * @arg @ref LL_GPIO_AF_5 + * @arg @ref LL_GPIO_AF_6 + * @arg @ref LL_GPIO_AF_7 + */ +__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->AFR[1], + (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8)) / ((((Pin >> 8U) * + (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U))); +} + + +/** + * @brief Lock configuration of several pins for a dedicated port. + * @note When the lock sequence has been applied on a port bit, the + * value of this port bit can no longer be modified until the + * next reset. + * @note Each lock bit freezes a specific configuration register + * (control and alternate function registers). + * @rmtoll LCKR LCKK LL_GPIO_LockPin + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval None + */ +__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + __IO uint32_t temp; + WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask); + WRITE_REG(GPIOx->LCKR, PinMask); + WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask); + /* Read LCKK register. This read is mandatory to complete key lock sequence */ + temp = READ_REG(GPIOx->LCKR); + (void) temp; +} + +/** + * @brief Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 0. + * @rmtoll LCKR LCKy LL_GPIO_IsPinLocked + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + return ((READ_BIT(GPIOx->LCKR, PinMask) == (PinMask)) ? 1UL : 0UL); +} + +/** + * @brief Return 1 if one of the pin of a dedicated port is locked. else return 0. + * @rmtoll LCKR LCKK LL_GPIO_IsAnyPinLocked + * @param GPIOx GPIO Port + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx) +{ + return ((READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup GPIO_LL_EF_Data_Access Data Access + * @{ + */ + +/** + * @brief Return full input data register value for a dedicated port. + * @rmtoll IDR IDy LL_GPIO_ReadInputPort + * @param GPIOx GPIO Port + * @retval Input data register value of port + */ +__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx) +{ + return (uint32_t)(READ_REG(GPIOx->IDR)); +} + +/** + * @brief Return if input data level for several pins of dedicated port is high or low. + * @rmtoll IDR IDy LL_GPIO_IsInputPinSet + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL); +} + +/** + * @brief Write output data register for the port. + * @rmtoll ODR ODy LL_GPIO_WriteOutputPort + * @param GPIOx GPIO Port + * @param PortValue Level value for each pin of the port + * @retval None + */ +__STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue) +{ + WRITE_REG(GPIOx->ODR, PortValue); +} + +/** + * @brief Return full output data register value for a dedicated port. + * @rmtoll ODR ODy LL_GPIO_ReadOutputPort + * @param GPIOx GPIO Port + * @retval Output data register value of port + */ +__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx) +{ + return (uint32_t)(READ_REG(GPIOx->ODR)); +} + +/** + * @brief Return if input data level for several pins of dedicated port is high or low. + * @rmtoll ODR ODy LL_GPIO_IsOutputPinSet + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL); +} + +/** + * @brief Set several pins to high level on dedicated gpio port. + * @rmtoll BSRR BSy LL_GPIO_SetOutputPin + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + WRITE_REG(GPIOx->BSRR, PinMask); +} + +/** + * @brief Set several pins to low level on dedicated gpio port. + * @rmtoll BRR BRy LL_GPIO_ResetOutputPin + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval None + */ +__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + WRITE_REG(GPIOx->BRR, PinMask); +} + +/** + * @brief Toggle data value for several pin of dedicated port. + * @rmtoll ODR ODy LL_GPIO_TogglePin + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval None + */ +__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + uint32_t odr = READ_REG(GPIOx->ODR); + WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask)); +} + + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup GPIO_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_GPIO_DeInit(GPIO_TypeDef *GPIOx); +ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct); +void LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF) */ +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_GPIO_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_i2c.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_i2c.h new file mode 100644 index 0000000..bf396dd --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_i2c.h @@ -0,0 +1,2272 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_i2c.h + * @author MCD Application Team + * @brief Header file of I2C LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_I2C_H +#define STM32G0xx_LL_I2C_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined (I2C1) || defined (I2C2) || defined (I2C3) + +/** @defgroup I2C_LL I2C + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup I2C_LL_Private_Constants I2C Private Constants + * @{ + */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup I2C_LL_Private_Macros I2C Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup I2C_LL_ES_INIT I2C Exported Init structure + * @{ + */ +typedef struct +{ + uint32_t PeripheralMode; /*!< Specifies the peripheral mode. + This parameter can be a value of @ref I2C_LL_EC_PERIPHERAL_MODE. + + This feature can be modified afterwards using unitary function + @ref LL_I2C_SetMode(). */ + + uint32_t Timing; /*!< Specifies the SDA setup, hold time and the SCL high, low period values. + This parameter must be set by referring to the STM32CubeMX Tool and + the helper macro @ref __LL_I2C_CONVERT_TIMINGS(). + + This feature can be modified afterwards using unitary function + @ref LL_I2C_SetTiming(). */ + + uint32_t AnalogFilter; /*!< Enables or disables analog noise filter. + This parameter can be a value of @ref I2C_LL_EC_ANALOGFILTER_SELECTION. + + This feature can be modified afterwards using unitary functions + @ref LL_I2C_EnableAnalogFilter() or LL_I2C_DisableAnalogFilter(). */ + + uint32_t DigitalFilter; /*!< Configures the digital noise filter. + This parameter can be a number between Min_Data = 0x00 and Max_Data = 0x0F. + + This feature can be modified afterwards using unitary function + @ref LL_I2C_SetDigitalFilter(). */ + + uint32_t OwnAddress1; /*!< Specifies the device own address 1. + This parameter must be a value between Min_Data = 0x00 and Max_Data = 0x3FF. + + This feature can be modified afterwards using unitary function + @ref LL_I2C_SetOwnAddress1(). */ + + uint32_t TypeAcknowledge; /*!< Specifies the ACKnowledge or Non ACKnowledge condition after the address receive + match code or next received byte. + This parameter can be a value of @ref I2C_LL_EC_I2C_ACKNOWLEDGE. + + This feature can be modified afterwards using unitary function + @ref LL_I2C_AcknowledgeNextData(). */ + + uint32_t OwnAddrSize; /*!< Specifies the device own address 1 size (7-bit or 10-bit). + This parameter can be a value of @ref I2C_LL_EC_OWNADDRESS1. + + This feature can be modified afterwards using unitary function + @ref LL_I2C_SetOwnAddress1(). */ +} LL_I2C_InitTypeDef; +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup I2C_LL_Exported_Constants I2C Exported Constants + * @{ + */ + +/** @defgroup I2C_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_I2C_WriteReg function + * @{ + */ +#define LL_I2C_ICR_ADDRCF I2C_ICR_ADDRCF /*!< Address Matched flag */ +#define LL_I2C_ICR_NACKCF I2C_ICR_NACKCF /*!< Not Acknowledge flag */ +#define LL_I2C_ICR_STOPCF I2C_ICR_STOPCF /*!< Stop detection flag */ +#define LL_I2C_ICR_BERRCF I2C_ICR_BERRCF /*!< Bus error flag */ +#define LL_I2C_ICR_ARLOCF I2C_ICR_ARLOCF /*!< Arbitration Lost flag */ +#define LL_I2C_ICR_OVRCF I2C_ICR_OVRCF /*!< Overrun/Underrun flag */ +#define LL_I2C_ICR_PECCF I2C_ICR_PECCF /*!< PEC error flag */ +#define LL_I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF /*!< Timeout detection flag */ +#define LL_I2C_ICR_ALERTCF I2C_ICR_ALERTCF /*!< Alert flag */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_I2C_ReadReg function + * @{ + */ +#define LL_I2C_ISR_TXE I2C_ISR_TXE /*!< Transmit data register empty */ +#define LL_I2C_ISR_TXIS I2C_ISR_TXIS /*!< Transmit interrupt status */ +#define LL_I2C_ISR_RXNE I2C_ISR_RXNE /*!< Receive data register not empty */ +#define LL_I2C_ISR_ADDR I2C_ISR_ADDR /*!< Address matched (slave mode) */ +#define LL_I2C_ISR_NACKF I2C_ISR_NACKF /*!< Not Acknowledge received flag */ +#define LL_I2C_ISR_STOPF I2C_ISR_STOPF /*!< Stop detection flag */ +#define LL_I2C_ISR_TC I2C_ISR_TC /*!< Transfer Complete (master mode) */ +#define LL_I2C_ISR_TCR I2C_ISR_TCR /*!< Transfer Complete Reload */ +#define LL_I2C_ISR_BERR I2C_ISR_BERR /*!< Bus error */ +#define LL_I2C_ISR_ARLO I2C_ISR_ARLO /*!< Arbitration lost */ +#define LL_I2C_ISR_OVR I2C_ISR_OVR /*!< Overrun/Underrun (slave mode) */ +#define LL_I2C_ISR_PECERR I2C_ISR_PECERR /*!< PEC Error in reception (SMBus mode) */ +#define LL_I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT /*!< Timeout detection flag (SMBus mode) */ +#define LL_I2C_ISR_ALERT I2C_ISR_ALERT /*!< SMBus alert (SMBus mode) */ +#define LL_I2C_ISR_BUSY I2C_ISR_BUSY /*!< Bus busy */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_I2C_ReadReg and LL_I2C_WriteReg functions + * @{ + */ +#define LL_I2C_CR1_TXIE I2C_CR1_TXIE /*!< TX Interrupt enable */ +#define LL_I2C_CR1_RXIE I2C_CR1_RXIE /*!< RX Interrupt enable */ +#define LL_I2C_CR1_ADDRIE I2C_CR1_ADDRIE /*!< Address match Interrupt enable (slave only) */ +#define LL_I2C_CR1_NACKIE I2C_CR1_NACKIE /*!< Not acknowledge received Interrupt enable */ +#define LL_I2C_CR1_STOPIE I2C_CR1_STOPIE /*!< STOP detection Interrupt enable */ +#define LL_I2C_CR1_TCIE I2C_CR1_TCIE /*!< Transfer Complete interrupt enable */ +#define LL_I2C_CR1_ERRIE I2C_CR1_ERRIE /*!< Error interrupts enable */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_PERIPHERAL_MODE Peripheral Mode + * @{ + */ +#define LL_I2C_MODE_I2C 0x00000000U /*!< I2C Master or Slave mode */ +#define LL_I2C_MODE_SMBUS_HOST I2C_CR1_SMBHEN /*!< SMBus Host address acknowledge */ +#define LL_I2C_MODE_SMBUS_DEVICE 0x00000000U /*!< SMBus Device default mode + (Default address not acknowledge) */ +#define LL_I2C_MODE_SMBUS_DEVICE_ARP I2C_CR1_SMBDEN /*!< SMBus Device Default address acknowledge */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_ANALOGFILTER_SELECTION Analog Filter Selection + * @{ + */ +#define LL_I2C_ANALOGFILTER_ENABLE 0x00000000U /*!< Analog filter is enabled. */ +#define LL_I2C_ANALOGFILTER_DISABLE I2C_CR1_ANFOFF /*!< Analog filter is disabled. */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_ADDRESSING_MODE Master Addressing Mode + * @{ + */ +#define LL_I2C_ADDRESSING_MODE_7BIT 0x00000000U /*!< Master operates in 7-bit addressing mode. */ +#define LL_I2C_ADDRESSING_MODE_10BIT I2C_CR2_ADD10 /*!< Master operates in 10-bit addressing mode.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_OWNADDRESS1 Own Address 1 Length + * @{ + */ +#define LL_I2C_OWNADDRESS1_7BIT 0x00000000U /*!< Own address 1 is a 7-bit address. */ +#define LL_I2C_OWNADDRESS1_10BIT I2C_OAR1_OA1MODE /*!< Own address 1 is a 10-bit address.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_OWNADDRESS2 Own Address 2 Masks + * @{ + */ +#define LL_I2C_OWNADDRESS2_NOMASK I2C_OAR2_OA2NOMASK /*!< Own Address2 No mask. */ +#define LL_I2C_OWNADDRESS2_MASK01 I2C_OAR2_OA2MASK01 /*!< Only Address2 bits[7:2] are compared. */ +#define LL_I2C_OWNADDRESS2_MASK02 I2C_OAR2_OA2MASK02 /*!< Only Address2 bits[7:3] are compared. */ +#define LL_I2C_OWNADDRESS2_MASK03 I2C_OAR2_OA2MASK03 /*!< Only Address2 bits[7:4] are compared. */ +#define LL_I2C_OWNADDRESS2_MASK04 I2C_OAR2_OA2MASK04 /*!< Only Address2 bits[7:5] are compared. */ +#define LL_I2C_OWNADDRESS2_MASK05 I2C_OAR2_OA2MASK05 /*!< Only Address2 bits[7:6] are compared. */ +#define LL_I2C_OWNADDRESS2_MASK06 I2C_OAR2_OA2MASK06 /*!< Only Address2 bits[7] are compared. */ +#define LL_I2C_OWNADDRESS2_MASK07 I2C_OAR2_OA2MASK07 /*!< No comparison is done. + All Address2 are acknowledged. */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_I2C_ACKNOWLEDGE Acknowledge Generation + * @{ + */ +#define LL_I2C_ACK 0x00000000U /*!< ACK is sent after current received byte. */ +#define LL_I2C_NACK I2C_CR2_NACK /*!< NACK is sent after current received byte.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_ADDRSLAVE Slave Address Length + * @{ + */ +#define LL_I2C_ADDRSLAVE_7BIT 0x00000000U /*!< Slave Address in 7-bit. */ +#define LL_I2C_ADDRSLAVE_10BIT I2C_CR2_ADD10 /*!< Slave Address in 10-bit.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_REQUEST Transfer Request Direction + * @{ + */ +#define LL_I2C_REQUEST_WRITE 0x00000000U /*!< Master request a write transfer. */ +#define LL_I2C_REQUEST_READ I2C_CR2_RD_WRN /*!< Master request a read transfer. */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_MODE Transfer End Mode + * @{ + */ +#define LL_I2C_MODE_RELOAD I2C_CR2_RELOAD /*!< Enable I2C Reload mode. */ +#define LL_I2C_MODE_AUTOEND I2C_CR2_AUTOEND /*!< Enable I2C Automatic end mode + with no HW PEC comparison. */ +#define LL_I2C_MODE_SOFTEND 0x00000000U /*!< Enable I2C Software end mode + with no HW PEC comparison. */ +#define LL_I2C_MODE_SMBUS_RELOAD LL_I2C_MODE_RELOAD /*!< Enable SMBUS Automatic end mode + with HW PEC comparison. */ +#define LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC LL_I2C_MODE_AUTOEND /*!< Enable SMBUS Automatic end mode + with HW PEC comparison. */ +#define LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC LL_I2C_MODE_SOFTEND /*!< Enable SMBUS Software end mode + with HW PEC comparison. */ +#define LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC (uint32_t)(LL_I2C_MODE_AUTOEND | I2C_CR2_PECBYTE) +/*!< Enable SMBUS Automatic end mode with HW PEC comparison. */ +#define LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC (uint32_t)(LL_I2C_MODE_SOFTEND | I2C_CR2_PECBYTE) +/*!< Enable SMBUS Software end mode with HW PEC comparison. */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_GENERATE Start And Stop Generation + * @{ + */ +#define LL_I2C_GENERATE_NOSTARTSTOP 0x00000000U +/*!< Don't Generate Stop and Start condition. */ +#define LL_I2C_GENERATE_STOP (uint32_t)(0x80000000U | I2C_CR2_STOP) +/*!< Generate Stop condition (Size should be set to 0). */ +#define LL_I2C_GENERATE_START_READ (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN) +/*!< Generate Start for read request. */ +#define LL_I2C_GENERATE_START_WRITE (uint32_t)(0x80000000U | I2C_CR2_START) +/*!< Generate Start for write request. */ +#define LL_I2C_GENERATE_RESTART_7BIT_READ (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN) +/*!< Generate Restart for read request, slave 7Bit address. */ +#define LL_I2C_GENERATE_RESTART_7BIT_WRITE (uint32_t)(0x80000000U | I2C_CR2_START) +/*!< Generate Restart for write request, slave 7Bit address. */ +#define LL_I2C_GENERATE_RESTART_10BIT_READ (uint32_t)(0x80000000U | I2C_CR2_START | \ + I2C_CR2_RD_WRN | I2C_CR2_HEAD10R) +/*!< Generate Restart for read request, slave 10Bit address. */ +#define LL_I2C_GENERATE_RESTART_10BIT_WRITE (uint32_t)(0x80000000U | I2C_CR2_START) +/*!< Generate Restart for write request, slave 10Bit address.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_DIRECTION Read Write Direction + * @{ + */ +#define LL_I2C_DIRECTION_WRITE 0x00000000U /*!< Write transfer request by master, + slave enters receiver mode. */ +#define LL_I2C_DIRECTION_READ I2C_ISR_DIR /*!< Read transfer request by master, + slave enters transmitter mode.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_DMA_REG_DATA DMA Register Data + * @{ + */ +#define LL_I2C_DMA_REG_DATA_TRANSMIT 0x00000000U /*!< Get address of data register used for + transmission */ +#define LL_I2C_DMA_REG_DATA_RECEIVE 0x00000001U /*!< Get address of data register used for + reception */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_SMBUS_TIMEOUTA_MODE SMBus TimeoutA Mode SCL SDA Timeout + * @{ + */ +#define LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW 0x00000000U /*!< TimeoutA is used to detect + SCL low level timeout. */ +#define LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH I2C_TIMEOUTR_TIDLE /*!< TimeoutA is used to detect + both SCL and SDA high level timeout.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_SMBUS_TIMEOUT_SELECTION SMBus Timeout Selection + * @{ + */ +#define LL_I2C_SMBUS_TIMEOUTA I2C_TIMEOUTR_TIMOUTEN /*!< TimeoutA enable bit */ +#define LL_I2C_SMBUS_TIMEOUTB I2C_TIMEOUTR_TEXTEN /*!< TimeoutB (extended clock) + enable bit */ +#define LL_I2C_SMBUS_ALL_TIMEOUT (uint32_t)(I2C_TIMEOUTR_TIMOUTEN | \ + I2C_TIMEOUTR_TEXTEN) /*!< TimeoutA and TimeoutB +(extended clock) enable bits */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup I2C_LL_Exported_Macros I2C Exported Macros + * @{ + */ + +/** @defgroup I2C_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in I2C register + * @param __INSTANCE__ I2C Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_I2C_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in I2C register + * @param __INSTANCE__ I2C Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_I2C_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup I2C_LL_EM_CONVERT_TIMINGS Convert SDA SCL timings + * @{ + */ +/** + * @brief Configure the SDA setup, hold time and the SCL high, low period. + * @param __PRESCALER__ This parameter must be a value between Min_Data=0 and Max_Data=0xF. + * @param __SETUP_TIME__ This parameter must be a value between Min_Data=0 and Max_Data=0xF. + (tscldel = (SCLDEL+1)xtpresc) + * @param __HOLD_TIME__ This parameter must be a value between Min_Data=0 and Max_Data=0xF. + (tsdadel = SDADELxtpresc) + * @param __SCLH_PERIOD__ This parameter must be a value between Min_Data=0 and Max_Data=0xFF. + (tsclh = (SCLH+1)xtpresc) + * @param __SCLL_PERIOD__ This parameter must be a value between Min_Data=0 and Max_Data=0xFF. + (tscll = (SCLL+1)xtpresc) + * @retval Value between Min_Data=0 and Max_Data=0xFFFFFFFF + */ +#define __LL_I2C_CONVERT_TIMINGS(__PRESCALER__, __SETUP_TIME__, __HOLD_TIME__, __SCLH_PERIOD__, __SCLL_PERIOD__) \ + ((((uint32_t)(__PRESCALER__) << I2C_TIMINGR_PRESC_Pos) & I2C_TIMINGR_PRESC) | \ + (((uint32_t)(__SETUP_TIME__) << I2C_TIMINGR_SCLDEL_Pos) & I2C_TIMINGR_SCLDEL) | \ + (((uint32_t)(__HOLD_TIME__) << I2C_TIMINGR_SDADEL_Pos) & I2C_TIMINGR_SDADEL) | \ + (((uint32_t)(__SCLH_PERIOD__) << I2C_TIMINGR_SCLH_Pos) & I2C_TIMINGR_SCLH) | \ + (((uint32_t)(__SCLL_PERIOD__) << I2C_TIMINGR_SCLL_Pos) & I2C_TIMINGR_SCLL)) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup I2C_LL_Exported_Functions I2C Exported Functions + * @{ + */ + +/** @defgroup I2C_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Enable I2C peripheral (PE = 1). + * @rmtoll CR1 PE LL_I2C_Enable + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_PE); +} + +/** + * @brief Disable I2C peripheral (PE = 0). + * @note When PE = 0, the I2C SCL and SDA lines are released. + * Internal state machines and status bits are put back to their reset value. + * When cleared, PE must be kept low for at least 3 APB clock cycles. + * @rmtoll CR1 PE LL_I2C_Disable + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE); +} + +/** + * @brief Check if the I2C peripheral is enabled or disabled. + * @rmtoll CR1 PE LL_I2C_IsEnabled + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabled(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_PE) == (I2C_CR1_PE)) ? 1UL : 0UL); +} + +/** + * @brief Configure Noise Filters (Analog and Digital). + * @note If the analog filter is also enabled, the digital filter is added to analog filter. + * The filters can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll CR1 ANFOFF LL_I2C_ConfigFilters\n + * CR1 DNF LL_I2C_ConfigFilters + * @param I2Cx I2C Instance. + * @param AnalogFilter This parameter can be one of the following values: + * @arg @ref LL_I2C_ANALOGFILTER_ENABLE + * @arg @ref LL_I2C_ANALOGFILTER_DISABLE + * @param DigitalFilter This parameter must be a value between Min_Data=0x00 (Digital filter disabled) + and Max_Data=0x0F (Digital filter enabled and filtering capability up to 15*ti2cclk). + * This parameter is used to configure the digital noise filter on SDA and SCL input. + * The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter) +{ + MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos)); +} + +/** + * @brief Configure Digital Noise Filter. + * @note If the analog filter is also enabled, the digital filter is added to analog filter. + * This filter can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll CR1 DNF LL_I2C_SetDigitalFilter + * @param I2Cx I2C Instance. + * @param DigitalFilter This parameter must be a value between Min_Data=0x00 (Digital filter disabled) + and Max_Data=0x0F (Digital filter enabled and filtering capability up to 15*ti2cclk). + * This parameter is used to configure the digital noise filter on SDA and SCL input. + * The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk. + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetDigitalFilter(I2C_TypeDef *I2Cx, uint32_t DigitalFilter) +{ + MODIFY_REG(I2Cx->CR1, I2C_CR1_DNF, DigitalFilter << I2C_CR1_DNF_Pos); +} + +/** + * @brief Get the current Digital Noise Filter configuration. + * @rmtoll CR1 DNF LL_I2C_GetDigitalFilter + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x0 and Max_Data=0xF + */ +__STATIC_INLINE uint32_t LL_I2C_GetDigitalFilter(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->CR1, I2C_CR1_DNF) >> I2C_CR1_DNF_Pos); +} + +/** + * @brief Enable Analog Noise Filter. + * @note This filter can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll CR1 ANFOFF LL_I2C_EnableAnalogFilter + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableAnalogFilter(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_ANFOFF); +} + +/** + * @brief Disable Analog Noise Filter. + * @note This filter can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll CR1 ANFOFF LL_I2C_DisableAnalogFilter + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableAnalogFilter(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_ANFOFF); +} + +/** + * @brief Check if Analog Noise Filter is enabled or disabled. + * @rmtoll CR1 ANFOFF LL_I2C_IsEnabledAnalogFilter + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledAnalogFilter(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_ANFOFF) != (I2C_CR1_ANFOFF)) ? 1UL : 0UL); +} + +/** + * @brief Enable DMA transmission requests. + * @rmtoll CR1 TXDMAEN LL_I2C_EnableDMAReq_TX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableDMAReq_TX(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN); +} + +/** + * @brief Disable DMA transmission requests. + * @rmtoll CR1 TXDMAEN LL_I2C_DisableDMAReq_TX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableDMAReq_TX(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN); +} + +/** + * @brief Check if DMA transmission requests are enabled or disabled. + * @rmtoll CR1 TXDMAEN LL_I2C_IsEnabledDMAReq_TX + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_TX(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN) == (I2C_CR1_TXDMAEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable DMA reception requests. + * @rmtoll CR1 RXDMAEN LL_I2C_EnableDMAReq_RX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableDMAReq_RX(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN); +} + +/** + * @brief Disable DMA reception requests. + * @rmtoll CR1 RXDMAEN LL_I2C_DisableDMAReq_RX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableDMAReq_RX(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN); +} + +/** + * @brief Check if DMA reception requests are enabled or disabled. + * @rmtoll CR1 RXDMAEN LL_I2C_IsEnabledDMAReq_RX + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_RX(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN) == (I2C_CR1_RXDMAEN)) ? 1UL : 0UL); +} + +/** + * @brief Get the data register address used for DMA transfer + * @rmtoll TXDR TXDATA LL_I2C_DMA_GetRegAddr\n + * RXDR RXDATA LL_I2C_DMA_GetRegAddr + * @param I2Cx I2C Instance + * @param Direction This parameter can be one of the following values: + * @arg @ref LL_I2C_DMA_REG_DATA_TRANSMIT + * @arg @ref LL_I2C_DMA_REG_DATA_RECEIVE + * @retval Address of data register + */ +__STATIC_INLINE uint32_t LL_I2C_DMA_GetRegAddr(I2C_TypeDef *I2Cx, uint32_t Direction) +{ + uint32_t data_reg_addr; + + if (Direction == LL_I2C_DMA_REG_DATA_TRANSMIT) + { + /* return address of TXDR register */ + data_reg_addr = (uint32_t) &(I2Cx->TXDR); + } + else + { + /* return address of RXDR register */ + data_reg_addr = (uint32_t) &(I2Cx->RXDR); + } + + return data_reg_addr; +} + +/** + * @brief Enable Clock stretching. + * @note This bit can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll CR1 NOSTRETCH LL_I2C_EnableClockStretching + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH); +} + +/** + * @brief Disable Clock stretching. + * @note This bit can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll CR1 NOSTRETCH LL_I2C_DisableClockStretching + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableClockStretching(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH); +} + +/** + * @brief Check if Clock stretching is enabled or disabled. + * @rmtoll CR1 NOSTRETCH LL_I2C_IsEnabledClockStretching + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledClockStretching(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH) != (I2C_CR1_NOSTRETCH)) ? 1UL : 0UL); +} + +/** + * @brief Enable hardware byte control in slave mode. + * @rmtoll CR1 SBC LL_I2C_EnableSlaveByteControl + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableSlaveByteControl(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_SBC); +} + +/** + * @brief Disable hardware byte control in slave mode. + * @rmtoll CR1 SBC LL_I2C_DisableSlaveByteControl + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableSlaveByteControl(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_SBC); +} + +/** + * @brief Check if hardware byte control in slave mode is enabled or disabled. + * @rmtoll CR1 SBC LL_I2C_IsEnabledSlaveByteControl + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledSlaveByteControl(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_SBC) == (I2C_CR1_SBC)) ? 1UL : 0UL); +} + +/** + * @brief Enable Wakeup from STOP. + * @note The macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not + * WakeUpFromStop feature is supported by the I2Cx Instance. + * @note This bit can only be programmed when Digital Filter is disabled. + * @rmtoll CR1 WUPEN LL_I2C_EnableWakeUpFromStop + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableWakeUpFromStop(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_WUPEN); +} + +/** + * @brief Disable Wakeup from STOP. + * @note The macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not + * WakeUpFromStop feature is supported by the I2Cx Instance. + * @rmtoll CR1 WUPEN LL_I2C_DisableWakeUpFromStop + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableWakeUpFromStop(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_WUPEN); +} + +/** + * @brief Check if Wakeup from STOP is enabled or disabled. + * @note The macro IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not + * WakeUpFromStop feature is supported by the I2Cx Instance. + * @rmtoll CR1 WUPEN LL_I2C_IsEnabledWakeUpFromStop + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledWakeUpFromStop(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_WUPEN) == (I2C_CR1_WUPEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable General Call. + * @note When enabled the Address 0x00 is ACKed. + * @rmtoll CR1 GCEN LL_I2C_EnableGeneralCall + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableGeneralCall(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_GCEN); +} + +/** + * @brief Disable General Call. + * @note When disabled the Address 0x00 is NACKed. + * @rmtoll CR1 GCEN LL_I2C_DisableGeneralCall + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN); +} + +/** + * @brief Check if General Call is enabled or disabled. + * @rmtoll CR1 GCEN LL_I2C_IsEnabledGeneralCall + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledGeneralCall(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_GCEN) == (I2C_CR1_GCEN)) ? 1UL : 0UL); +} + +/** + * @brief Configure the Master to operate in 7-bit or 10-bit addressing mode. + * @note Changing this bit is not allowed, when the START bit is set. + * @rmtoll CR2 ADD10 LL_I2C_SetMasterAddressingMode + * @param I2Cx I2C Instance. + * @param AddressingMode This parameter can be one of the following values: + * @arg @ref LL_I2C_ADDRESSING_MODE_7BIT + * @arg @ref LL_I2C_ADDRESSING_MODE_10BIT + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetMasterAddressingMode(I2C_TypeDef *I2Cx, uint32_t AddressingMode) +{ + MODIFY_REG(I2Cx->CR2, I2C_CR2_ADD10, AddressingMode); +} + +/** + * @brief Get the Master addressing mode. + * @rmtoll CR2 ADD10 LL_I2C_GetMasterAddressingMode + * @param I2Cx I2C Instance. + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2C_ADDRESSING_MODE_7BIT + * @arg @ref LL_I2C_ADDRESSING_MODE_10BIT + */ +__STATIC_INLINE uint32_t LL_I2C_GetMasterAddressingMode(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_ADD10)); +} + +/** + * @brief Set the Own Address1. + * @rmtoll OAR1 OA1 LL_I2C_SetOwnAddress1\n + * OAR1 OA1MODE LL_I2C_SetOwnAddress1 + * @param I2Cx I2C Instance. + * @param OwnAddress1 This parameter must be a value between Min_Data=0 and Max_Data=0x3FF. + * @param OwnAddrSize This parameter can be one of the following values: + * @arg @ref LL_I2C_OWNADDRESS1_7BIT + * @arg @ref LL_I2C_OWNADDRESS1_10BIT + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize) +{ + MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize); +} + +/** + * @brief Enable acknowledge on Own Address1 match address. + * @rmtoll OAR1 OA1EN LL_I2C_EnableOwnAddress1 + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN); +} + +/** + * @brief Disable acknowledge on Own Address1 match address. + * @rmtoll OAR1 OA1EN LL_I2C_DisableOwnAddress1 + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN); +} + +/** + * @brief Check if Own Address1 acknowledge is enabled or disabled. + * @rmtoll OAR1 OA1EN LL_I2C_IsEnabledOwnAddress1 + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress1(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN) == (I2C_OAR1_OA1EN)) ? 1UL : 0UL); +} + +/** + * @brief Set the 7bits Own Address2. + * @note This action has no effect if own address2 is enabled. + * @rmtoll OAR2 OA2 LL_I2C_SetOwnAddress2\n + * OAR2 OA2MSK LL_I2C_SetOwnAddress2 + * @param I2Cx I2C Instance. + * @param OwnAddress2 Value between Min_Data=0 and Max_Data=0x7F. + * @param OwnAddrMask This parameter can be one of the following values: + * @arg @ref LL_I2C_OWNADDRESS2_NOMASK + * @arg @ref LL_I2C_OWNADDRESS2_MASK01 + * @arg @ref LL_I2C_OWNADDRESS2_MASK02 + * @arg @ref LL_I2C_OWNADDRESS2_MASK03 + * @arg @ref LL_I2C_OWNADDRESS2_MASK04 + * @arg @ref LL_I2C_OWNADDRESS2_MASK05 + * @arg @ref LL_I2C_OWNADDRESS2_MASK06 + * @arg @ref LL_I2C_OWNADDRESS2_MASK07 + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask) +{ + MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask); +} + +/** + * @brief Enable acknowledge on Own Address2 match address. + * @rmtoll OAR2 OA2EN LL_I2C_EnableOwnAddress2 + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableOwnAddress2(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN); +} + +/** + * @brief Disable acknowledge on Own Address2 match address. + * @rmtoll OAR2 OA2EN LL_I2C_DisableOwnAddress2 + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN); +} + +/** + * @brief Check if Own Address1 acknowledge is enabled or disabled. + * @rmtoll OAR2 OA2EN LL_I2C_IsEnabledOwnAddress2 + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress2(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN) == (I2C_OAR2_OA2EN)) ? 1UL : 0UL); +} + +/** + * @brief Configure the SDA setup, hold time and the SCL high, low period. + * @note This bit can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll TIMINGR TIMINGR LL_I2C_SetTiming + * @param I2Cx I2C Instance. + * @param Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF. + * @note This parameter is computed with the STM32CubeMX Tool. + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing) +{ + WRITE_REG(I2Cx->TIMINGR, Timing); +} + +/** + * @brief Get the Timing Prescaler setting. + * @rmtoll TIMINGR PRESC LL_I2C_GetTimingPrescaler + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x0 and Max_Data=0xF + */ +__STATIC_INLINE uint32_t LL_I2C_GetTimingPrescaler(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_PRESC) >> I2C_TIMINGR_PRESC_Pos); +} + +/** + * @brief Get the SCL low period setting. + * @rmtoll TIMINGR SCLL LL_I2C_GetClockLowPeriod + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_I2C_GetClockLowPeriod(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLL) >> I2C_TIMINGR_SCLL_Pos); +} + +/** + * @brief Get the SCL high period setting. + * @rmtoll TIMINGR SCLH LL_I2C_GetClockHighPeriod + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_I2C_GetClockHighPeriod(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLH) >> I2C_TIMINGR_SCLH_Pos); +} + +/** + * @brief Get the SDA hold time. + * @rmtoll TIMINGR SDADEL LL_I2C_GetDataHoldTime + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x0 and Max_Data=0xF + */ +__STATIC_INLINE uint32_t LL_I2C_GetDataHoldTime(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SDADEL) >> I2C_TIMINGR_SDADEL_Pos); +} + +/** + * @brief Get the SDA setup time. + * @rmtoll TIMINGR SCLDEL LL_I2C_GetDataSetupTime + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x0 and Max_Data=0xF + */ +__STATIC_INLINE uint32_t LL_I2C_GetDataSetupTime(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLDEL) >> I2C_TIMINGR_SCLDEL_Pos); +} + +/** + * @brief Configure peripheral mode. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR1 SMBHEN LL_I2C_SetMode\n + * CR1 SMBDEN LL_I2C_SetMode + * @param I2Cx I2C Instance. + * @param PeripheralMode This parameter can be one of the following values: + * @arg @ref LL_I2C_MODE_I2C + * @arg @ref LL_I2C_MODE_SMBUS_HOST + * @arg @ref LL_I2C_MODE_SMBUS_DEVICE + * @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode) +{ + MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode); +} + +/** + * @brief Get peripheral mode. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR1 SMBHEN LL_I2C_GetMode\n + * CR1 SMBDEN LL_I2C_GetMode + * @param I2Cx I2C Instance. + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2C_MODE_I2C + * @arg @ref LL_I2C_MODE_SMBUS_HOST + * @arg @ref LL_I2C_MODE_SMBUS_DEVICE + * @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP + */ +__STATIC_INLINE uint32_t LL_I2C_GetMode(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN)); +} + +/** + * @brief Enable SMBus alert (Host or Device mode) + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note SMBus Device mode: + * - SMBus Alert pin is drived low and + * Alert Response Address Header acknowledge is enabled. + * SMBus Host mode: + * - SMBus Alert pin management is supported. + * @rmtoll CR1 ALERTEN LL_I2C_EnableSMBusAlert + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableSMBusAlert(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_ALERTEN); +} + +/** + * @brief Disable SMBus alert (Host or Device mode) + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note SMBus Device mode: + * - SMBus Alert pin is not drived (can be used as a standard GPIO) and + * Alert Response Address Header acknowledge is disabled. + * SMBus Host mode: + * - SMBus Alert pin management is not supported. + * @rmtoll CR1 ALERTEN LL_I2C_DisableSMBusAlert + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableSMBusAlert(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_ALERTEN); +} + +/** + * @brief Check if SMBus alert (Host or Device mode) is enabled or disabled. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR1 ALERTEN LL_I2C_IsEnabledSMBusAlert + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusAlert(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_ALERTEN) == (I2C_CR1_ALERTEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable SMBus Packet Error Calculation (PEC). + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR1 PECEN LL_I2C_EnableSMBusPEC + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableSMBusPEC(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); +} + +/** + * @brief Disable SMBus Packet Error Calculation (PEC). + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR1 PECEN LL_I2C_DisableSMBusPEC + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableSMBusPEC(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); +} + +/** + * @brief Check if SMBus Packet Error Calculation (PEC) is enabled or disabled. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR1 PECEN LL_I2C_IsEnabledSMBusPEC + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPEC(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); +} + +/** + * @brief Configure the SMBus Clock Timeout. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note This configuration can only be programmed when associated Timeout is disabled (TimeoutA and/orTimeoutB). + * @rmtoll TIMEOUTR TIMEOUTA LL_I2C_ConfigSMBusTimeout\n + * TIMEOUTR TIDLE LL_I2C_ConfigSMBusTimeout\n + * TIMEOUTR TIMEOUTB LL_I2C_ConfigSMBusTimeout + * @param I2Cx I2C Instance. + * @param TimeoutA This parameter must be a value between Min_Data=0 and Max_Data=0xFFF. + * @param TimeoutAMode This parameter can be one of the following values: + * @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW + * @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH + * @param TimeoutB + * @retval None + */ +__STATIC_INLINE void LL_I2C_ConfigSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t TimeoutA, uint32_t TimeoutAMode, + uint32_t TimeoutB) +{ + MODIFY_REG(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTA | I2C_TIMEOUTR_TIDLE | I2C_TIMEOUTR_TIMEOUTB, + TimeoutA | TimeoutAMode | (TimeoutB << I2C_TIMEOUTR_TIMEOUTB_Pos)); +} + +/** + * @brief Configure the SMBus Clock TimeoutA (SCL low timeout or SCL and SDA high timeout depends on TimeoutA mode). + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note These bits can only be programmed when TimeoutA is disabled. + * @rmtoll TIMEOUTR TIMEOUTA LL_I2C_SetSMBusTimeoutA + * @param I2Cx I2C Instance. + * @param TimeoutA This parameter must be a value between Min_Data=0 and Max_Data=0xFFF. + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetSMBusTimeoutA(I2C_TypeDef *I2Cx, uint32_t TimeoutA) +{ + WRITE_REG(I2Cx->TIMEOUTR, TimeoutA); +} + +/** + * @brief Get the SMBus Clock TimeoutA setting. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll TIMEOUTR TIMEOUTA LL_I2C_GetSMBusTimeoutA + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0 and Max_Data=0xFFF + */ +__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutA(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTA)); +} + +/** + * @brief Set the SMBus Clock TimeoutA mode. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note This bit can only be programmed when TimeoutA is disabled. + * @rmtoll TIMEOUTR TIDLE LL_I2C_SetSMBusTimeoutAMode + * @param I2Cx I2C Instance. + * @param TimeoutAMode This parameter can be one of the following values: + * @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW + * @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetSMBusTimeoutAMode(I2C_TypeDef *I2Cx, uint32_t TimeoutAMode) +{ + WRITE_REG(I2Cx->TIMEOUTR, TimeoutAMode); +} + +/** + * @brief Get the SMBus Clock TimeoutA mode. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll TIMEOUTR TIDLE LL_I2C_GetSMBusTimeoutAMode + * @param I2Cx I2C Instance. + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW + * @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH + */ +__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutAMode(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIDLE)); +} + +/** + * @brief Configure the SMBus Extended Cumulative Clock TimeoutB (Master or Slave mode). + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note These bits can only be programmed when TimeoutB is disabled. + * @rmtoll TIMEOUTR TIMEOUTB LL_I2C_SetSMBusTimeoutB + * @param I2Cx I2C Instance. + * @param TimeoutB This parameter must be a value between Min_Data=0 and Max_Data=0xFFF. + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetSMBusTimeoutB(I2C_TypeDef *I2Cx, uint32_t TimeoutB) +{ + WRITE_REG(I2Cx->TIMEOUTR, TimeoutB << I2C_TIMEOUTR_TIMEOUTB_Pos); +} + +/** + * @brief Get the SMBus Extended Cumulative Clock TimeoutB setting. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll TIMEOUTR TIMEOUTB LL_I2C_GetSMBusTimeoutB + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0 and Max_Data=0xFFF + */ +__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutB(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTB) >> I2C_TIMEOUTR_TIMEOUTB_Pos); +} + +/** + * @brief Enable the SMBus Clock Timeout. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll TIMEOUTR TIMOUTEN LL_I2C_EnableSMBusTimeout\n + * TIMEOUTR TEXTEN LL_I2C_EnableSMBusTimeout + * @param I2Cx I2C Instance. + * @param ClockTimeout This parameter can be one of the following values: + * @arg @ref LL_I2C_SMBUS_TIMEOUTA + * @arg @ref LL_I2C_SMBUS_TIMEOUTB + * @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout) +{ + SET_BIT(I2Cx->TIMEOUTR, ClockTimeout); +} + +/** + * @brief Disable the SMBus Clock Timeout. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll TIMEOUTR TIMOUTEN LL_I2C_DisableSMBusTimeout\n + * TIMEOUTR TEXTEN LL_I2C_DisableSMBusTimeout + * @param I2Cx I2C Instance. + * @param ClockTimeout This parameter can be one of the following values: + * @arg @ref LL_I2C_SMBUS_TIMEOUTA + * @arg @ref LL_I2C_SMBUS_TIMEOUTB + * @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout) +{ + CLEAR_BIT(I2Cx->TIMEOUTR, ClockTimeout); +} + +/** + * @brief Check if the SMBus Clock Timeout is enabled or disabled. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll TIMEOUTR TIMOUTEN LL_I2C_IsEnabledSMBusTimeout\n + * TIMEOUTR TEXTEN LL_I2C_IsEnabledSMBusTimeout + * @param I2Cx I2C Instance. + * @param ClockTimeout This parameter can be one of the following values: + * @arg @ref LL_I2C_SMBUS_TIMEOUTA + * @arg @ref LL_I2C_SMBUS_TIMEOUTB + * @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout) +{ + return ((READ_BIT(I2Cx->TIMEOUTR, (I2C_TIMEOUTR_TIMOUTEN | I2C_TIMEOUTR_TEXTEN)) == \ + (ClockTimeout)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup I2C_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable TXIS interrupt. + * @rmtoll CR1 TXIE LL_I2C_EnableIT_TX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_TX(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_TXIE); +} + +/** + * @brief Disable TXIS interrupt. + * @rmtoll CR1 TXIE LL_I2C_DisableIT_TX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_TX(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_TXIE); +} + +/** + * @brief Check if the TXIS Interrupt is enabled or disabled. + * @rmtoll CR1 TXIE LL_I2C_IsEnabledIT_TX + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TX(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_TXIE) == (I2C_CR1_TXIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable RXNE interrupt. + * @rmtoll CR1 RXIE LL_I2C_EnableIT_RX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_RXIE); +} + +/** + * @brief Disable RXNE interrupt. + * @rmtoll CR1 RXIE LL_I2C_DisableIT_RX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXIE); +} + +/** + * @brief Check if the RXNE Interrupt is enabled or disabled. + * @rmtoll CR1 RXIE LL_I2C_IsEnabledIT_RX + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_RX(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_RXIE) == (I2C_CR1_RXIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Address match interrupt (slave mode only). + * @rmtoll CR1 ADDRIE LL_I2C_EnableIT_ADDR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_ADDR(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_ADDRIE); +} + +/** + * @brief Disable Address match interrupt (slave mode only). + * @rmtoll CR1 ADDRIE LL_I2C_DisableIT_ADDR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_ADDR(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_ADDRIE); +} + +/** + * @brief Check if Address match interrupt is enabled or disabled. + * @rmtoll CR1 ADDRIE LL_I2C_IsEnabledIT_ADDR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ADDR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_ADDRIE) == (I2C_CR1_ADDRIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Not acknowledge received interrupt. + * @rmtoll CR1 NACKIE LL_I2C_EnableIT_NACK + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_NACK(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_NACKIE); +} + +/** + * @brief Disable Not acknowledge received interrupt. + * @rmtoll CR1 NACKIE LL_I2C_DisableIT_NACK + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_NACK(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_NACKIE); +} + +/** + * @brief Check if Not acknowledge received interrupt is enabled or disabled. + * @rmtoll CR1 NACKIE LL_I2C_IsEnabledIT_NACK + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_NACK(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_NACKIE) == (I2C_CR1_NACKIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable STOP detection interrupt. + * @rmtoll CR1 STOPIE LL_I2C_EnableIT_STOP + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_STOP(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_STOPIE); +} + +/** + * @brief Disable STOP detection interrupt. + * @rmtoll CR1 STOPIE LL_I2C_DisableIT_STOP + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_STOP(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_STOPIE); +} + +/** + * @brief Check if STOP detection interrupt is enabled or disabled. + * @rmtoll CR1 STOPIE LL_I2C_IsEnabledIT_STOP + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_STOP(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_STOPIE) == (I2C_CR1_STOPIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Transfer Complete interrupt. + * @note Any of these events will generate interrupt : + * Transfer Complete (TC) + * Transfer Complete Reload (TCR) + * @rmtoll CR1 TCIE LL_I2C_EnableIT_TC + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_TC(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_TCIE); +} + +/** + * @brief Disable Transfer Complete interrupt. + * @note Any of these events will generate interrupt : + * Transfer Complete (TC) + * Transfer Complete Reload (TCR) + * @rmtoll CR1 TCIE LL_I2C_DisableIT_TC + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_TC(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_TCIE); +} + +/** + * @brief Check if Transfer Complete interrupt is enabled or disabled. + * @rmtoll CR1 TCIE LL_I2C_IsEnabledIT_TC + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TC(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_TCIE) == (I2C_CR1_TCIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Error interrupts. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note Any of these errors will generate interrupt : + * Arbitration Loss (ARLO) + * Bus Error detection (BERR) + * Overrun/Underrun (OVR) + * SMBus Timeout detection (TIMEOUT) + * SMBus PEC error detection (PECERR) + * SMBus Alert pin event detection (ALERT) + * @rmtoll CR1 ERRIE LL_I2C_EnableIT_ERR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_ERR(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_ERRIE); +} + +/** + * @brief Disable Error interrupts. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note Any of these errors will generate interrupt : + * Arbitration Loss (ARLO) + * Bus Error detection (BERR) + * Overrun/Underrun (OVR) + * SMBus Timeout detection (TIMEOUT) + * SMBus PEC error detection (PECERR) + * SMBus Alert pin event detection (ALERT) + * @rmtoll CR1 ERRIE LL_I2C_DisableIT_ERR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_ERR(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_ERRIE); +} + +/** + * @brief Check if Error interrupts are enabled or disabled. + * @rmtoll CR1 ERRIE LL_I2C_IsEnabledIT_ERR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ERR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_ERRIE) == (I2C_CR1_ERRIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup I2C_LL_EF_FLAG_management FLAG_management + * @{ + */ + +/** + * @brief Indicate the status of Transmit data register empty flag. + * @note RESET: When next data is written in Transmit data register. + * SET: When Transmit data register is empty. + * @rmtoll ISR TXE LL_I2C_IsActiveFlag_TXE + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXE) == (I2C_ISR_TXE)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Transmit interrupt flag. + * @note RESET: When next data is written in Transmit data register. + * SET: When Transmit data register is empty. + * @rmtoll ISR TXIS LL_I2C_IsActiveFlag_TXIS + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Receive data register not empty flag. + * @note RESET: When Receive data register is read. + * SET: When the received data is copied in Receive data register. + * @rmtoll ISR RXNE LL_I2C_IsActiveFlag_RXNE + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Address matched flag (slave mode). + * @note RESET: Clear default value. + * SET: When the received slave address matched with one of the enabled slave address. + * @rmtoll ISR ADDR LL_I2C_IsActiveFlag_ADDR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADDR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_ADDR) == (I2C_ISR_ADDR)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Not Acknowledge received flag. + * @note RESET: Clear default value. + * SET: When a NACK is received after a byte transmission. + * @rmtoll ISR NACKF LL_I2C_IsActiveFlag_NACK + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_NACK(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_NACKF) == (I2C_ISR_NACKF)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Stop detection flag. + * @note RESET: Clear default value. + * SET: When a Stop condition is detected. + * @rmtoll ISR STOPF LL_I2C_IsActiveFlag_STOP + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Transfer complete flag (master mode). + * @note RESET: Clear default value. + * SET: When RELOAD=0, AUTOEND=0 and NBYTES date have been transferred. + * @rmtoll ISR TC LL_I2C_IsActiveFlag_TC + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TC(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_TC) == (I2C_ISR_TC)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Transfer complete flag (master mode). + * @note RESET: Clear default value. + * SET: When RELOAD=1 and NBYTES date have been transferred. + * @rmtoll ISR TCR LL_I2C_IsActiveFlag_TCR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TCR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_TCR) == (I2C_ISR_TCR)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Bus error flag. + * @note RESET: Clear default value. + * SET: When a misplaced Start or Stop condition is detected. + * @rmtoll ISR BERR LL_I2C_IsActiveFlag_BERR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BERR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_BERR) == (I2C_ISR_BERR)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Arbitration lost flag. + * @note RESET: Clear default value. + * SET: When arbitration lost. + * @rmtoll ISR ARLO LL_I2C_IsActiveFlag_ARLO + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ARLO(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_ARLO) == (I2C_ISR_ARLO)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Overrun/Underrun flag (slave mode). + * @note RESET: Clear default value. + * SET: When an overrun/underrun error occurs (Clock Stretching Disabled). + * @rmtoll ISR OVR LL_I2C_IsActiveFlag_OVR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_OVR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_OVR) == (I2C_ISR_OVR)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of SMBus PEC error flag in reception. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note RESET: Clear default value. + * SET: When the received PEC does not match with the PEC register content. + * @rmtoll ISR PECERR LL_I2C_IsActiveSMBusFlag_PECERR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_PECERR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_PECERR) == (I2C_ISR_PECERR)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of SMBus Timeout detection flag. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note RESET: Clear default value. + * SET: When a timeout or extended clock timeout occurs. + * @rmtoll ISR TIMEOUT LL_I2C_IsActiveSMBusFlag_TIMEOUT + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_TIMEOUT) == (I2C_ISR_TIMEOUT)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of SMBus alert flag. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note RESET: Clear default value. + * SET: When SMBus host configuration, SMBus alert enabled and + * a falling edge event occurs on SMBA pin. + * @rmtoll ISR ALERT LL_I2C_IsActiveSMBusFlag_ALERT + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_ALERT(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_ALERT) == (I2C_ISR_ALERT)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Bus Busy flag. + * @note RESET: Clear default value. + * SET: When a Start condition is detected. + * @rmtoll ISR BUSY LL_I2C_IsActiveFlag_BUSY + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BUSY(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_BUSY) == (I2C_ISR_BUSY)) ? 1UL : 0UL); +} + +/** + * @brief Clear Address Matched flag. + * @rmtoll ICR ADDRCF LL_I2C_ClearFlag_ADDR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_ADDR(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_ADDRCF); +} + +/** + * @brief Clear Not Acknowledge flag. + * @rmtoll ICR NACKCF LL_I2C_ClearFlag_NACK + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_NACK(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_NACKCF); +} + +/** + * @brief Clear Stop detection flag. + * @rmtoll ICR STOPCF LL_I2C_ClearFlag_STOP + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF); +} + +/** + * @brief Clear Transmit data register empty flag (TXE). + * @note This bit can be clear by software in order to flush the transmit data register (TXDR). + * @rmtoll ISR TXE LL_I2C_ClearFlag_TXE + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_TXE(I2C_TypeDef *I2Cx) +{ + WRITE_REG(I2Cx->ISR, I2C_ISR_TXE); +} + +/** + * @brief Clear Bus error flag. + * @rmtoll ICR BERRCF LL_I2C_ClearFlag_BERR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_BERR(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_BERRCF); +} + +/** + * @brief Clear Arbitration lost flag. + * @rmtoll ICR ARLOCF LL_I2C_ClearFlag_ARLO + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_ARLO(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_ARLOCF); +} + +/** + * @brief Clear Overrun/Underrun flag. + * @rmtoll ICR OVRCF LL_I2C_ClearFlag_OVR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_OVR(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_OVRCF); +} + +/** + * @brief Clear SMBus PEC error flag. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll ICR PECCF LL_I2C_ClearSMBusFlag_PECERR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearSMBusFlag_PECERR(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_PECCF); +} + +/** + * @brief Clear SMBus Timeout detection flag. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll ICR TIMOUTCF LL_I2C_ClearSMBusFlag_TIMEOUT + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_TIMOUTCF); +} + +/** + * @brief Clear SMBus Alert flag. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll ICR ALERTCF LL_I2C_ClearSMBusFlag_ALERT + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearSMBusFlag_ALERT(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_ALERTCF); +} + +/** + * @} + */ + +/** @defgroup I2C_LL_EF_Data_Management Data_Management + * @{ + */ + +/** + * @brief Enable automatic STOP condition generation (master mode). + * @note Automatic end mode : a STOP condition is automatically sent when NBYTES data are transferred. + * This bit has no effect in slave mode or when RELOAD bit is set. + * @rmtoll CR2 AUTOEND LL_I2C_EnableAutoEndMode + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND); +} + +/** + * @brief Disable automatic STOP condition generation (master mode). + * @note Software end mode : TC flag is set when NBYTES data are transferre, stretching SCL low. + * @rmtoll CR2 AUTOEND LL_I2C_DisableAutoEndMode + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableAutoEndMode(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR2, I2C_CR2_AUTOEND); +} + +/** + * @brief Check if automatic STOP condition is enabled or disabled. + * @rmtoll CR2 AUTOEND LL_I2C_IsEnabledAutoEndMode + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledAutoEndMode(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR2, I2C_CR2_AUTOEND) == (I2C_CR2_AUTOEND)) ? 1UL : 0UL); +} + +/** + * @brief Enable reload mode (master mode). + * @note The transfer is not completed after the NBYTES data transfer, NBYTES will be reloaded when TCR flag is set. + * @rmtoll CR2 RELOAD LL_I2C_EnableReloadMode + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableReloadMode(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR2, I2C_CR2_RELOAD); +} + +/** + * @brief Disable reload mode (master mode). + * @note The transfer is completed after the NBYTES data transfer(STOP or RESTART will follow). + * @rmtoll CR2 RELOAD LL_I2C_DisableReloadMode + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableReloadMode(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR2, I2C_CR2_RELOAD); +} + +/** + * @brief Check if reload mode is enabled or disabled. + * @rmtoll CR2 RELOAD LL_I2C_IsEnabledReloadMode + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledReloadMode(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR2, I2C_CR2_RELOAD) == (I2C_CR2_RELOAD)) ? 1UL : 0UL); +} + +/** + * @brief Configure the number of bytes for transfer. + * @note Changing these bits when START bit is set is not allowed. + * @rmtoll CR2 NBYTES LL_I2C_SetTransferSize + * @param I2Cx I2C Instance. + * @param TransferSize This parameter must be a value between Min_Data=0x00 and Max_Data=0xFF. + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetTransferSize(I2C_TypeDef *I2Cx, uint32_t TransferSize) +{ + MODIFY_REG(I2Cx->CR2, I2C_CR2_NBYTES, TransferSize << I2C_CR2_NBYTES_Pos); +} + +/** + * @brief Get the number of bytes configured for transfer. + * @rmtoll CR2 NBYTES LL_I2C_GetTransferSize + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x0 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_I2C_GetTransferSize(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_NBYTES) >> I2C_CR2_NBYTES_Pos); +} + +/** + * @brief Prepare the generation of a ACKnowledge or Non ACKnowledge condition after the address receive match code + or next received byte. + * @note Usage in Slave mode only. + * @rmtoll CR2 NACK LL_I2C_AcknowledgeNextData + * @param I2Cx I2C Instance. + * @param TypeAcknowledge This parameter can be one of the following values: + * @arg @ref LL_I2C_ACK + * @arg @ref LL_I2C_NACK + * @retval None + */ +__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge) +{ + MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge); +} + +/** + * @brief Generate a START or RESTART condition + * @note The START bit can be set even if bus is BUSY or I2C is in slave mode. + * This action has no effect when RELOAD is set. + * @rmtoll CR2 START LL_I2C_GenerateStartCondition + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR2, I2C_CR2_START); +} + +/** + * @brief Generate a STOP condition after the current byte transfer (master mode). + * @rmtoll CR2 STOP LL_I2C_GenerateStopCondition + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_GenerateStopCondition(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR2, I2C_CR2_STOP); +} + +/** + * @brief Enable automatic RESTART Read request condition for 10bit address header (master mode). + * @note The master sends the complete 10bit slave address read sequence : + * Start + 2 bytes 10bit address in Write direction + Restart + first 7 bits of 10bit address + in Read direction. + * @rmtoll CR2 HEAD10R LL_I2C_EnableAuto10BitRead + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableAuto10BitRead(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR2, I2C_CR2_HEAD10R); +} + +/** + * @brief Disable automatic RESTART Read request condition for 10bit address header (master mode). + * @note The master only sends the first 7 bits of 10bit address in Read direction. + * @rmtoll CR2 HEAD10R LL_I2C_DisableAuto10BitRead + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableAuto10BitRead(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR2, I2C_CR2_HEAD10R); +} + +/** + * @brief Check if automatic RESTART Read request condition for 10bit address header is enabled or disabled. + * @rmtoll CR2 HEAD10R LL_I2C_IsEnabledAuto10BitRead + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledAuto10BitRead(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR2, I2C_CR2_HEAD10R) != (I2C_CR2_HEAD10R)) ? 1UL : 0UL); +} + +/** + * @brief Configure the transfer direction (master mode). + * @note Changing these bits when START bit is set is not allowed. + * @rmtoll CR2 RD_WRN LL_I2C_SetTransferRequest + * @param I2Cx I2C Instance. + * @param TransferRequest This parameter can be one of the following values: + * @arg @ref LL_I2C_REQUEST_WRITE + * @arg @ref LL_I2C_REQUEST_READ + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetTransferRequest(I2C_TypeDef *I2Cx, uint32_t TransferRequest) +{ + MODIFY_REG(I2Cx->CR2, I2C_CR2_RD_WRN, TransferRequest); +} + +/** + * @brief Get the transfer direction requested (master mode). + * @rmtoll CR2 RD_WRN LL_I2C_GetTransferRequest + * @param I2Cx I2C Instance. + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2C_REQUEST_WRITE + * @arg @ref LL_I2C_REQUEST_READ + */ +__STATIC_INLINE uint32_t LL_I2C_GetTransferRequest(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_RD_WRN)); +} + +/** + * @brief Configure the slave address for transfer (master mode). + * @note Changing these bits when START bit is set is not allowed. + * @rmtoll CR2 SADD LL_I2C_SetSlaveAddr + * @param I2Cx I2C Instance. + * @param SlaveAddr This parameter must be a value between Min_Data=0x00 and Max_Data=0x3F. + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetSlaveAddr(I2C_TypeDef *I2Cx, uint32_t SlaveAddr) +{ + MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD, SlaveAddr); +} + +/** + * @brief Get the slave address programmed for transfer. + * @rmtoll CR2 SADD LL_I2C_GetSlaveAddr + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x0 and Max_Data=0x3F + */ +__STATIC_INLINE uint32_t LL_I2C_GetSlaveAddr(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_SADD)); +} + +/** + * @brief Handles I2Cx communication when starting transfer or during transfer (TC or TCR flag are set). + * @rmtoll CR2 SADD LL_I2C_HandleTransfer\n + * CR2 ADD10 LL_I2C_HandleTransfer\n + * CR2 RD_WRN LL_I2C_HandleTransfer\n + * CR2 START LL_I2C_HandleTransfer\n + * CR2 STOP LL_I2C_HandleTransfer\n + * CR2 RELOAD LL_I2C_HandleTransfer\n + * CR2 NBYTES LL_I2C_HandleTransfer\n + * CR2 AUTOEND LL_I2C_HandleTransfer\n + * CR2 HEAD10R LL_I2C_HandleTransfer + * @param I2Cx I2C Instance. + * @param SlaveAddr Specifies the slave address to be programmed. + * @param SlaveAddrSize This parameter can be one of the following values: + * @arg @ref LL_I2C_ADDRSLAVE_7BIT + * @arg @ref LL_I2C_ADDRSLAVE_10BIT + * @param TransferSize Specifies the number of bytes to be programmed. + * This parameter must be a value between Min_Data=0 and Max_Data=255. + * @param EndMode This parameter can be one of the following values: + * @arg @ref LL_I2C_MODE_RELOAD + * @arg @ref LL_I2C_MODE_AUTOEND + * @arg @ref LL_I2C_MODE_SOFTEND + * @arg @ref LL_I2C_MODE_SMBUS_RELOAD + * @arg @ref LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC + * @arg @ref LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC + * @arg @ref LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC + * @arg @ref LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC + * @param Request This parameter can be one of the following values: + * @arg @ref LL_I2C_GENERATE_NOSTARTSTOP + * @arg @ref LL_I2C_GENERATE_STOP + * @arg @ref LL_I2C_GENERATE_START_READ + * @arg @ref LL_I2C_GENERATE_START_WRITE + * @arg @ref LL_I2C_GENERATE_RESTART_7BIT_READ + * @arg @ref LL_I2C_GENERATE_RESTART_7BIT_WRITE + * @arg @ref LL_I2C_GENERATE_RESTART_10BIT_READ + * @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE + * @retval None + */ +__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize, + uint32_t TransferSize, uint32_t EndMode, uint32_t Request) +{ + MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 | + (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | + I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD | + I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R, + SlaveAddr | SlaveAddrSize | (TransferSize << I2C_CR2_NBYTES_Pos) | EndMode | Request); +} + +/** + * @brief Indicate the value of transfer direction (slave mode). + * @note RESET: Write transfer, Slave enters in receiver mode. + * SET: Read transfer, Slave enters in transmitter mode. + * @rmtoll ISR DIR LL_I2C_GetTransferDirection + * @param I2Cx I2C Instance. + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2C_DIRECTION_WRITE + * @arg @ref LL_I2C_DIRECTION_READ + */ +__STATIC_INLINE uint32_t LL_I2C_GetTransferDirection(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->ISR, I2C_ISR_DIR)); +} + +/** + * @brief Return the slave matched address. + * @rmtoll ISR ADDCODE LL_I2C_GetAddressMatchCode + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x00 and Max_Data=0x3F + */ +__STATIC_INLINE uint32_t LL_I2C_GetAddressMatchCode(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->ISR, I2C_ISR_ADDCODE) >> I2C_ISR_ADDCODE_Pos << 1); +} + +/** + * @brief Enable internal comparison of the SMBus Packet Error byte (transmission or reception mode). + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note This feature is cleared by hardware when the PEC byte is transferred, or when a STOP condition + or an Address Matched is received. + * This bit has no effect when RELOAD bit is set. + * This bit has no effect in device mode when SBC bit is not set. + * @rmtoll CR2 PECBYTE LL_I2C_EnableSMBusPECCompare + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableSMBusPECCompare(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR2, I2C_CR2_PECBYTE); +} + +/** + * @brief Check if the SMBus Packet Error byte internal comparison is requested or not. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR2 PECBYTE LL_I2C_IsEnabledSMBusPECCompare + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPECCompare(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR2, I2C_CR2_PECBYTE) == (I2C_CR2_PECBYTE)) ? 1UL : 0UL); +} + +/** + * @brief Get the SMBus Packet Error byte calculated. + * @note The macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll PECR PEC LL_I2C_GetSMBusPEC + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_I2C_GetSMBusPEC(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->PECR, I2C_PECR_PEC)); +} + +/** + * @brief Read Receive Data register. + * @rmtoll RXDR RXDATA LL_I2C_ReceiveData8 + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx) +{ + return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA)); +} + +/** + * @brief Write in Transmit Data Register . + * @rmtoll TXDR TXDATA LL_I2C_TransmitData8 + * @param I2Cx I2C Instance. + * @param Data Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data) +{ + WRITE_REG(I2Cx->TXDR, Data); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup I2C_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct); +ErrorStatus LL_I2C_DeInit(I2C_TypeDef *I2Cx); +void LL_I2C_StructInit(LL_I2C_InitTypeDef *I2C_InitStruct); + + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* I2C1 || I2C2 || I2C3 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_I2C_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_iwdg.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_iwdg.h new file mode 100644 index 0000000..ae5604d --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_iwdg.h @@ -0,0 +1,338 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_iwdg.h + * @author MCD Application Team + * @brief Header file of IWDG LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_IWDG_H +#define STM32G0xx_LL_IWDG_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined(IWDG) + +/** @defgroup IWDG_LL IWDG + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup IWDG_LL_Private_Constants IWDG Private Constants + * @{ + */ +#define LL_IWDG_KEY_RELOAD 0x0000AAAAU /*!< IWDG Reload Counter Enable */ +#define LL_IWDG_KEY_ENABLE 0x0000CCCCU /*!< IWDG Peripheral Enable */ +#define LL_IWDG_KEY_WR_ACCESS_ENABLE 0x00005555U /*!< IWDG KR Write Access Enable */ +#define LL_IWDG_KEY_WR_ACCESS_DISABLE 0x00000000U /*!< IWDG KR Write Access Disable */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup IWDG_LL_Exported_Constants IWDG Exported Constants + * @{ + */ + +/** @defgroup IWDG_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_IWDG_ReadReg function + * @{ + */ +#define LL_IWDG_SR_PVU IWDG_SR_PVU /*!< Watchdog prescaler value update */ +#define LL_IWDG_SR_RVU IWDG_SR_RVU /*!< Watchdog counter reload value update */ +#define LL_IWDG_SR_WVU IWDG_SR_WVU /*!< Watchdog counter window value update */ +/** + * @} + */ + +/** @defgroup IWDG_LL_EC_PRESCALER Prescaler Divider + * @{ + */ +#define LL_IWDG_PRESCALER_4 0x00000000U /*!< Divider by 4 */ +#define LL_IWDG_PRESCALER_8 (IWDG_PR_PR_0) /*!< Divider by 8 */ +#define LL_IWDG_PRESCALER_16 (IWDG_PR_PR_1) /*!< Divider by 16 */ +#define LL_IWDG_PRESCALER_32 (IWDG_PR_PR_1 | IWDG_PR_PR_0) /*!< Divider by 32 */ +#define LL_IWDG_PRESCALER_64 (IWDG_PR_PR_2) /*!< Divider by 64 */ +#define LL_IWDG_PRESCALER_128 (IWDG_PR_PR_2 | IWDG_PR_PR_0) /*!< Divider by 128 */ +#define LL_IWDG_PRESCALER_256 (IWDG_PR_PR_2 | IWDG_PR_PR_1) /*!< Divider by 256 */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup IWDG_LL_Exported_Macros IWDG Exported Macros + * @{ + */ + +/** @defgroup IWDG_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in IWDG register + * @param __INSTANCE__ IWDG Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_IWDG_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in IWDG register + * @param __INSTANCE__ IWDG Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_IWDG_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup IWDG_LL_Exported_Functions IWDG Exported Functions + * @{ + */ +/** @defgroup IWDG_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Start the Independent Watchdog + * @note Except if the hardware watchdog option is selected + * @rmtoll KR KEY LL_IWDG_Enable + * @param IWDGx IWDG Instance + * @retval None + */ +__STATIC_INLINE void LL_IWDG_Enable(IWDG_TypeDef *IWDGx) +{ + WRITE_REG(IWDGx->KR, LL_IWDG_KEY_ENABLE); +} + +/** + * @brief Reloads IWDG counter with value defined in the reload register + * @rmtoll KR KEY LL_IWDG_ReloadCounter + * @param IWDGx IWDG Instance + * @retval None + */ +__STATIC_INLINE void LL_IWDG_ReloadCounter(IWDG_TypeDef *IWDGx) +{ + WRITE_REG(IWDGx->KR, LL_IWDG_KEY_RELOAD); +} + +/** + * @brief Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers + * @rmtoll KR KEY LL_IWDG_EnableWriteAccess + * @param IWDGx IWDG Instance + * @retval None + */ +__STATIC_INLINE void LL_IWDG_EnableWriteAccess(IWDG_TypeDef *IWDGx) +{ + WRITE_REG(IWDGx->KR, LL_IWDG_KEY_WR_ACCESS_ENABLE); +} + +/** + * @brief Disable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers + * @rmtoll KR KEY LL_IWDG_DisableWriteAccess + * @param IWDGx IWDG Instance + * @retval None + */ +__STATIC_INLINE void LL_IWDG_DisableWriteAccess(IWDG_TypeDef *IWDGx) +{ + WRITE_REG(IWDGx->KR, LL_IWDG_KEY_WR_ACCESS_DISABLE); +} + +/** + * @brief Select the prescaler of the IWDG + * @rmtoll PR PR LL_IWDG_SetPrescaler + * @param IWDGx IWDG Instance + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_IWDG_PRESCALER_4 + * @arg @ref LL_IWDG_PRESCALER_8 + * @arg @ref LL_IWDG_PRESCALER_16 + * @arg @ref LL_IWDG_PRESCALER_32 + * @arg @ref LL_IWDG_PRESCALER_64 + * @arg @ref LL_IWDG_PRESCALER_128 + * @arg @ref LL_IWDG_PRESCALER_256 + * @retval None + */ +__STATIC_INLINE void LL_IWDG_SetPrescaler(IWDG_TypeDef *IWDGx, uint32_t Prescaler) +{ + WRITE_REG(IWDGx->PR, IWDG_PR_PR & Prescaler); +} + +/** + * @brief Get the selected prescaler of the IWDG + * @rmtoll PR PR LL_IWDG_GetPrescaler + * @param IWDGx IWDG Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_IWDG_PRESCALER_4 + * @arg @ref LL_IWDG_PRESCALER_8 + * @arg @ref LL_IWDG_PRESCALER_16 + * @arg @ref LL_IWDG_PRESCALER_32 + * @arg @ref LL_IWDG_PRESCALER_64 + * @arg @ref LL_IWDG_PRESCALER_128 + * @arg @ref LL_IWDG_PRESCALER_256 + */ +__STATIC_INLINE uint32_t LL_IWDG_GetPrescaler(IWDG_TypeDef *IWDGx) +{ + return (READ_REG(IWDGx->PR)); +} + +/** + * @brief Specify the IWDG down-counter reload value + * @rmtoll RLR RL LL_IWDG_SetReloadCounter + * @param IWDGx IWDG Instance + * @param Counter Value between Min_Data=0 and Max_Data=0x0FFF + * @retval None + */ +__STATIC_INLINE void LL_IWDG_SetReloadCounter(IWDG_TypeDef *IWDGx, uint32_t Counter) +{ + WRITE_REG(IWDGx->RLR, IWDG_RLR_RL & Counter); +} + +/** + * @brief Get the specified IWDG down-counter reload value + * @rmtoll RLR RL LL_IWDG_GetReloadCounter + * @param IWDGx IWDG Instance + * @retval Value between Min_Data=0 and Max_Data=0x0FFF + */ +__STATIC_INLINE uint32_t LL_IWDG_GetReloadCounter(IWDG_TypeDef *IWDGx) +{ + return (READ_REG(IWDGx->RLR)); +} + +/** + * @brief Specify high limit of the window value to be compared to the down-counter. + * @rmtoll WINR WIN LL_IWDG_SetWindow + * @param IWDGx IWDG Instance + * @param Window Value between Min_Data=0 and Max_Data=0x0FFF + * @retval None + */ +__STATIC_INLINE void LL_IWDG_SetWindow(IWDG_TypeDef *IWDGx, uint32_t Window) +{ + WRITE_REG(IWDGx->WINR, IWDG_WINR_WIN & Window); +} + +/** + * @brief Get the high limit of the window value specified. + * @rmtoll WINR WIN LL_IWDG_GetWindow + * @param IWDGx IWDG Instance + * @retval Value between Min_Data=0 and Max_Data=0x0FFF + */ +__STATIC_INLINE uint32_t LL_IWDG_GetWindow(IWDG_TypeDef *IWDGx) +{ + return (READ_REG(IWDGx->WINR)); +} + +/** + * @} + */ + +/** @defgroup IWDG_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Check if flag Prescaler Value Update is set or not + * @rmtoll SR PVU LL_IWDG_IsActiveFlag_PVU + * @param IWDGx IWDG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_PVU(IWDG_TypeDef *IWDGx) +{ + return ((READ_BIT(IWDGx->SR, IWDG_SR_PVU) == (IWDG_SR_PVU)) ? 1UL : 0UL); +} + +/** + * @brief Check if flag Reload Value Update is set or not + * @rmtoll SR RVU LL_IWDG_IsActiveFlag_RVU + * @param IWDGx IWDG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_RVU(IWDG_TypeDef *IWDGx) +{ + return ((READ_BIT(IWDGx->SR, IWDG_SR_RVU) == (IWDG_SR_RVU)) ? 1UL : 0UL); +} + +/** + * @brief Check if flag Window Value Update is set or not + * @rmtoll SR WVU LL_IWDG_IsActiveFlag_WVU + * @param IWDGx IWDG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_WVU(IWDG_TypeDef *IWDGx) +{ + return ((READ_BIT(IWDGx->SR, IWDG_SR_WVU) == (IWDG_SR_WVU)) ? 1UL : 0UL); +} + +/** + * @brief Check if all flags Prescaler, Reload & Window Value Update are reset or not + * @rmtoll SR PVU LL_IWDG_IsReady\n + * SR RVU LL_IWDG_IsReady\n + * SR WVU LL_IWDG_IsReady + * @param IWDGx IWDG Instance + * @retval State of bits (1 or 0). + */ +__STATIC_INLINE uint32_t LL_IWDG_IsReady(IWDG_TypeDef *IWDGx) +{ + return ((READ_BIT(IWDGx->SR, IWDG_SR_PVU | IWDG_SR_RVU | IWDG_SR_WVU) == 0U) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* IWDG */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_IWDG_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_lptim.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_lptim.h new file mode 100644 index 0000000..28a2324 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_lptim.h @@ -0,0 +1,1470 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_lptim.h + * @author MCD Application Team + * @brief Header file of LPTIM LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_LPTIM_H +#define STM32G0xx_LL_LPTIM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined (LPTIM1) || defined (LPTIM2) + +/** @defgroup LPTIM_LL LPTIM + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup LPTIM_LL_Private_Macros LPTIM Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup LPTIM_LL_ES_INIT LPTIM Exported Init structure + * @{ + */ + +/** + * @brief LPTIM Init structure definition + */ +typedef struct +{ + uint32_t ClockSource; /*!< Specifies the source of the clock used by the LPTIM instance. + This parameter can be a value of @ref LPTIM_LL_EC_CLK_SOURCE. + + This feature can be modified afterwards using unitary + function @ref LL_LPTIM_SetClockSource().*/ + + uint32_t Prescaler; /*!< Specifies the prescaler division ratio. + This parameter can be a value of @ref LPTIM_LL_EC_PRESCALER. + + This feature can be modified afterwards using using unitary + function @ref LL_LPTIM_SetPrescaler().*/ + + uint32_t Waveform; /*!< Specifies the waveform shape. + This parameter can be a value of @ref LPTIM_LL_EC_OUTPUT_WAVEFORM. + + This feature can be modified afterwards using unitary + function @ref LL_LPTIM_ConfigOutput().*/ + + uint32_t Polarity; /*!< Specifies waveform polarity. + This parameter can be a value of @ref LPTIM_LL_EC_OUTPUT_POLARITY. + + This feature can be modified afterwards using unitary + function @ref LL_LPTIM_ConfigOutput().*/ +} LL_LPTIM_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup LPTIM_LL_Exported_Constants LPTIM Exported Constants + * @{ + */ + +/** @defgroup LPTIM_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_LPTIM_ReadReg function + * @{ + */ +#define LL_LPTIM_ISR_CMPM LPTIM_ISR_CMPM /*!< Compare match */ +#define LL_LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK /*!< Compare register update OK */ +#define LL_LPTIM_ISR_ARRM LPTIM_ISR_ARRM /*!< Autoreload match */ +#define LL_LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG /*!< External trigger edge event */ +#define LL_LPTIM_ISR_ARROK LPTIM_ISR_ARROK /*!< Autoreload register update OK */ +#define LL_LPTIM_ISR_UP LPTIM_ISR_UP /*!< Counter direction change down to up */ +#define LL_LPTIM_ISR_DOWN LPTIM_ISR_DOWN /*!< Counter direction change up to down */ +/** + * @} + */ + +/** @defgroup LPTIM_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_LPTIM_ReadReg and LL_LPTIM_WriteReg functions + * @{ + */ +#define LL_LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE /*!< Compare match */ +#define LL_LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE /*!< Compare register update OK */ +#define LL_LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE /*!< Autoreload match */ +#define LL_LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE /*!< External trigger edge event */ +#define LL_LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE /*!< Autoreload register update OK */ +#define LL_LPTIM_IER_UPIE LPTIM_IER_UPIE /*!< Counter direction change down to up */ +#define LL_LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE /*!< Counter direction change up to down */ +/** + * @} + */ + +/** @defgroup LPTIM_LL_EC_OPERATING_MODE Operating Mode + * @{ + */ +#define LL_LPTIM_OPERATING_MODE_CONTINUOUS LPTIM_CR_CNTSTRT /*!__REG__, (__VALUE__)) + +/** + * @brief Read a value in LPTIM register + * @param __INSTANCE__ LPTIM Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_LPTIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup LPTIM_LL_Exported_Functions LPTIM Exported Functions + * @{ + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup LPTIM_LL_EF_Init Initialisation and deinitialisation functions + * @{ + */ + +ErrorStatus LL_LPTIM_DeInit(LPTIM_TypeDef *LPTIMx); +void LL_LPTIM_StructInit(LL_LPTIM_InitTypeDef *LPTIM_InitStruct); +ErrorStatus LL_LPTIM_Init(LPTIM_TypeDef *LPTIMx, const LL_LPTIM_InitTypeDef *LPTIM_InitStruct); +void LL_LPTIM_Disable(LPTIM_TypeDef *LPTIMx); +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** @defgroup LPTIM_LL_EF_LPTIM_Configuration LPTIM Configuration + * @{ + */ + +/** + * @brief Enable the LPTIM instance + * @note After setting the ENABLE bit, a delay of two counter clock is needed + * before the LPTIM instance is actually enabled. + * @rmtoll CR ENABLE LL_LPTIM_Enable + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_Enable(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->CR, LPTIM_CR_ENABLE); +} + +/** + * @brief Indicates whether the LPTIM instance is enabled. + * @rmtoll CR ENABLE LL_LPTIM_IsEnabled + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabled(const LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->CR, LPTIM_CR_ENABLE) == LPTIM_CR_ENABLE) ? 1UL : 0UL)); +} + +/** + * @brief Starts the LPTIM counter in the desired mode. + * @note LPTIM instance must be enabled before starting the counter. + * @note It is possible to change on the fly from One Shot mode to + * Continuous mode. + * @rmtoll CR CNTSTRT LL_LPTIM_StartCounter\n + * CR SNGSTRT LL_LPTIM_StartCounter + * @param LPTIMx Low-Power Timer instance + * @param OperatingMode This parameter can be one of the following values: + * @arg @ref LL_LPTIM_OPERATING_MODE_CONTINUOUS + * @arg @ref LL_LPTIM_OPERATING_MODE_ONESHOT + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_StartCounter(LPTIM_TypeDef *LPTIMx, uint32_t OperatingMode) +{ + MODIFY_REG(LPTIMx->CR, LPTIM_CR_CNTSTRT | LPTIM_CR_SNGSTRT, OperatingMode); +} + +/** + * @brief Enable reset after read. + * @note After calling this function any read access to LPTIM_CNT + * register will asynchronously reset the LPTIM_CNT register content. + * @rmtoll CR RSTARE LL_LPTIM_EnableResetAfterRead + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableResetAfterRead(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->CR, LPTIM_CR_RSTARE); +} + +/** + * @brief Disable reset after read. + * @rmtoll CR RSTARE LL_LPTIM_DisableResetAfterRead + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableResetAfterRead(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->CR, LPTIM_CR_RSTARE); +} + +/** + * @brief Indicate whether the reset after read feature is enabled. + * @rmtoll CR RSTARE LL_LPTIM_IsEnabledResetAfterRead + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledResetAfterRead(const LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->CR, LPTIM_CR_RSTARE) == LPTIM_CR_RSTARE) ? 1UL : 0UL)); +} + +/** + * @brief Reset of the LPTIM_CNT counter register (synchronous). + * @note Due to the synchronous nature of this reset, it only takes + * place after a synchronization delay of 3 LPTIM core clock cycles + * (LPTIM core clock may be different from APB clock). + * @note COUNTRST is automatically cleared by hardware + * @rmtoll CR COUNTRST LL_LPTIM_ResetCounter\n + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ResetCounter(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->CR, LPTIM_CR_COUNTRST); +} + +/** + * @brief Set the LPTIM registers update mode (enable/disable register preload) + * @note This function must be called when the LPTIM instance is disabled. + * @rmtoll CFGR PRELOAD LL_LPTIM_SetUpdateMode + * @param LPTIMx Low-Power Timer instance + * @param UpdateMode This parameter can be one of the following values: + * @arg @ref LL_LPTIM_UPDATE_MODE_IMMEDIATE + * @arg @ref LL_LPTIM_UPDATE_MODE_ENDOFPERIOD + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetUpdateMode(LPTIM_TypeDef *LPTIMx, uint32_t UpdateMode) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRELOAD, UpdateMode); +} + +/** + * @brief Get the LPTIM registers update mode + * @rmtoll CFGR PRELOAD LL_LPTIM_GetUpdateMode + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_UPDATE_MODE_IMMEDIATE + * @arg @ref LL_LPTIM_UPDATE_MODE_ENDOFPERIOD + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetUpdateMode(const LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_PRELOAD)); +} + +/** + * @brief Set the auto reload value + * @note The LPTIMx_ARR register content must only be modified when the LPTIM is enabled + * @note After a write to the LPTIMx_ARR register a new write operation to the + * same register can only be performed when the previous write operation + * is completed. Any successive write before the ARROK flag is set, will + * lead to unpredictable results. + * @note autoreload value be strictly greater than the compare value. + * @rmtoll ARR ARR LL_LPTIM_SetAutoReload + * @param LPTIMx Low-Power Timer instance + * @param AutoReload Value between Min_Data=0x0001 and Max_Data=0xFFFF + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetAutoReload(LPTIM_TypeDef *LPTIMx, uint32_t AutoReload) +{ + MODIFY_REG(LPTIMx->ARR, LPTIM_ARR_ARR, AutoReload); +} + +/** + * @brief Get actual auto reload value + * @rmtoll ARR ARR LL_LPTIM_GetAutoReload + * @param LPTIMx Low-Power Timer instance + * @retval AutoReload Value between Min_Data=0x0001 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetAutoReload(const LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->ARR, LPTIM_ARR_ARR)); +} + +/** + * @brief Set the compare value + * @note After a write to the LPTIMx_CMP register a new write operation to the + * same register can only be performed when the previous write operation + * is completed. Any successive write before the CMPOK flag is set, will + * lead to unpredictable results. + * @rmtoll CMP CMP LL_LPTIM_SetCompare + * @param LPTIMx Low-Power Timer instance + * @param CompareValue Value between Min_Data=0x00 and Max_Data=0xFFFF + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetCompare(LPTIM_TypeDef *LPTIMx, uint32_t CompareValue) +{ + MODIFY_REG(LPTIMx->CMP, LPTIM_CMP_CMP, CompareValue); +} + +/** + * @brief Get actual compare value + * @rmtoll CMP CMP LL_LPTIM_GetCompare + * @param LPTIMx Low-Power Timer instance + * @retval CompareValue Value between Min_Data=0x00 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetCompare(const LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CMP, LPTIM_CMP_CMP)); +} + +/** + * @brief Get actual counter value + * @note When the LPTIM instance is running with an asynchronous clock, reading + * the LPTIMx_CNT register may return unreliable values. So in this case + * it is necessary to perform two consecutive read accesses and verify + * that the two returned values are identical. + * @rmtoll CNT CNT LL_LPTIM_GetCounter + * @param LPTIMx Low-Power Timer instance + * @retval Counter value + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetCounter(const LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CNT, LPTIM_CNT_CNT)); +} + +/** + * @brief Set the counter mode (selection of the LPTIM counter clock source). + * @note The counter mode can be set only when the LPTIM instance is disabled. + * @rmtoll CFGR COUNTMODE LL_LPTIM_SetCounterMode + * @param LPTIMx Low-Power Timer instance + * @param CounterMode This parameter can be one of the following values: + * @arg @ref LL_LPTIM_COUNTER_MODE_INTERNAL + * @arg @ref LL_LPTIM_COUNTER_MODE_EXTERNAL + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetCounterMode(LPTIM_TypeDef *LPTIMx, uint32_t CounterMode) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_COUNTMODE, CounterMode); +} + +/** + * @brief Get the counter mode + * @rmtoll CFGR COUNTMODE LL_LPTIM_GetCounterMode + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_COUNTER_MODE_INTERNAL + * @arg @ref LL_LPTIM_COUNTER_MODE_EXTERNAL + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetCounterMode(const LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_COUNTMODE)); +} + +/** + * @brief Configure the LPTIM instance output (LPTIMx_OUT) + * @note This function must be called when the LPTIM instance is disabled. + * @note Regarding the LPTIM output polarity the change takes effect + * immediately, so the output default value will change immediately after + * the polarity is re-configured, even before the timer is enabled. + * @rmtoll CFGR WAVE LL_LPTIM_ConfigOutput\n + * CFGR WAVPOL LL_LPTIM_ConfigOutput + * @param LPTIMx Low-Power Timer instance + * @param Waveform This parameter can be one of the following values: + * @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_PWM + * @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_SETONCE + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR + * @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ConfigOutput(LPTIM_TypeDef *LPTIMx, uint32_t Waveform, uint32_t Polarity) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVE | LPTIM_CFGR_WAVPOL, Waveform | Polarity); +} + +/** + * @brief Set waveform shape + * @rmtoll CFGR WAVE LL_LPTIM_SetWaveform + * @param LPTIMx Low-Power Timer instance + * @param Waveform This parameter can be one of the following values: + * @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_PWM + * @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_SETONCE + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetWaveform(LPTIM_TypeDef *LPTIMx, uint32_t Waveform) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVE, Waveform); +} + +/** + * @brief Get actual waveform shape + * @rmtoll CFGR WAVE LL_LPTIM_GetWaveform + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_PWM + * @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_SETONCE + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetWaveform(const LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_WAVE)); +} + +/** + * @brief Set output polarity + * @rmtoll CFGR WAVPOL LL_LPTIM_SetPolarity + * @param LPTIMx Low-Power Timer instance + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR + * @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetPolarity(LPTIM_TypeDef *LPTIMx, uint32_t Polarity) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVPOL, Polarity); +} + +/** + * @brief Get actual output polarity + * @rmtoll CFGR WAVPOL LL_LPTIM_GetPolarity + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR + * @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetPolarity(const LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_WAVPOL)); +} + +/** + * @brief Set actual prescaler division ratio. + * @note This function must be called when the LPTIM instance is disabled. + * @note When the LPTIM is configured to be clocked by an internal clock source + * and the LPTIM counter is configured to be updated by active edges + * detected on the LPTIM external Input1, the internal clock provided to + * the LPTIM must be not be prescaled. + * @rmtoll CFGR PRESC LL_LPTIM_SetPrescaler + * @param LPTIMx Low-Power Timer instance + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_LPTIM_PRESCALER_DIV1 + * @arg @ref LL_LPTIM_PRESCALER_DIV2 + * @arg @ref LL_LPTIM_PRESCALER_DIV4 + * @arg @ref LL_LPTIM_PRESCALER_DIV8 + * @arg @ref LL_LPTIM_PRESCALER_DIV16 + * @arg @ref LL_LPTIM_PRESCALER_DIV32 + * @arg @ref LL_LPTIM_PRESCALER_DIV64 + * @arg @ref LL_LPTIM_PRESCALER_DIV128 + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetPrescaler(LPTIM_TypeDef *LPTIMx, uint32_t Prescaler) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRESC, Prescaler); +} + +/** + * @brief Get actual prescaler division ratio. + * @rmtoll CFGR PRESC LL_LPTIM_GetPrescaler + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_PRESCALER_DIV1 + * @arg @ref LL_LPTIM_PRESCALER_DIV2 + * @arg @ref LL_LPTIM_PRESCALER_DIV4 + * @arg @ref LL_LPTIM_PRESCALER_DIV8 + * @arg @ref LL_LPTIM_PRESCALER_DIV16 + * @arg @ref LL_LPTIM_PRESCALER_DIV32 + * @arg @ref LL_LPTIM_PRESCALER_DIV64 + * @arg @ref LL_LPTIM_PRESCALER_DIV128 + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetPrescaler(const LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_PRESC)); +} + +/** + * @brief Set LPTIM input 1 source (default GPIO). + * @rmtoll CFGR2 IN1SEL LL_LPTIM_SetInput1Src + * @param LPTIMx Low-Power Timer instance + * @param Src This parameter can be one of the following values: + * @arg @ref LL_LPTIM_INPUT1_SRC_GPIO + * @arg @ref LL_LPTIM_INPUT1_SRC_COMP1 + * @arg @ref LL_LPTIM_INPUT1_SRC_COMP2 + * @arg @ref LL_LPTIM_INPUT1_SRC_COMP1_COMP2 + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetInput1Src(LPTIM_TypeDef *LPTIMx, uint32_t Src) +{ + MODIFY_REG(LPTIMx->CFGR2, LPTIM_CFGR2_IN1SEL, Src); +} + +/** + * @brief Set LPTIM input 2 source (default GPIO). + * @rmtoll CFGR2 IN2SEL LL_LPTIM_SetInput2Src + * @param LPTIMx Low-Power Timer instance + * @param Src This parameter can be one of the following values: + * @arg @ref LL_LPTIM_INPUT2_SRC_GPIO + * @arg @ref LL_LPTIM_INPUT2_SRC_COMP2 + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetInput2Src(LPTIM_TypeDef *LPTIMx, uint32_t Src) +{ + MODIFY_REG(LPTIMx->CFGR2, LPTIM_CFGR2_IN2SEL, Src); +} + +/** + * @} + */ + +/** @defgroup LPTIM_LL_EF_Trigger_Configuration Trigger Configuration + * @{ + */ + +/** + * @brief Enable the timeout function + * @note This function must be called when the LPTIM instance is disabled. + * @note The first trigger event will start the timer, any successive trigger + * event will reset the counter and the timer will restart. + * @note The timeout value corresponds to the compare value; if no trigger + * occurs within the expected time frame, the MCU is waked-up by the + * compare match event. + * @rmtoll CFGR TIMOUT LL_LPTIM_EnableTimeout + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableTimeout(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->CFGR, LPTIM_CFGR_TIMOUT); +} + +/** + * @brief Disable the timeout function + * @note This function must be called when the LPTIM instance is disabled. + * @note A trigger event arriving when the timer is already started will be + * ignored. + * @rmtoll CFGR TIMOUT LL_LPTIM_DisableTimeout + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableTimeout(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_TIMOUT); +} + +/** + * @brief Indicate whether the timeout function is enabled. + * @rmtoll CFGR TIMOUT LL_LPTIM_IsEnabledTimeout + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledTimeout(const LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TIMOUT) == LPTIM_CFGR_TIMOUT) ? 1UL : 0UL)); +} + +/** + * @brief Start the LPTIM counter + * @note This function must be called when the LPTIM instance is disabled. + * @rmtoll CFGR TRIGEN LL_LPTIM_TrigSw + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_TrigSw(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGEN); +} + +/** + * @brief Configure the external trigger used as a trigger event for the LPTIM. + * @note This function must be called when the LPTIM instance is disabled. + * @note An internal clock source must be present when a digital filter is + * required for the trigger. + * @rmtoll CFGR TRIGSEL LL_LPTIM_ConfigTrigger\n + * CFGR TRGFLT LL_LPTIM_ConfigTrigger\n + * CFGR TRIGEN LL_LPTIM_ConfigTrigger + * @param LPTIMx Low-Power Timer instance + * @param Source This parameter can be one of the following values: + * @arg @ref LL_LPTIM_TRIG_SOURCE_GPIO + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMA + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMB + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP1 + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP2 + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP3 (*) + * @arg @ref LL_LPTIM_TRIG_SOURCE_COMP1 + * @arg @ref LL_LPTIM_TRIG_SOURCE_COMP2 + * @arg @ref LL_LPTIM_TRIG_SOURCE_COMP3 (*) + * + * (*) Value not defined in all devices. \n + * + * @param Filter This parameter can be one of the following values: + * @arg @ref LL_LPTIM_TRIG_FILTER_NONE + * @arg @ref LL_LPTIM_TRIG_FILTER_2 + * @arg @ref LL_LPTIM_TRIG_FILTER_4 + * @arg @ref LL_LPTIM_TRIG_FILTER_8 + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_LPTIM_TRIG_POLARITY_RISING + * @arg @ref LL_LPTIM_TRIG_POLARITY_FALLING + * @arg @ref LL_LPTIM_TRIG_POLARITY_RISING_FALLING + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ConfigTrigger(LPTIM_TypeDef *LPTIMx, uint32_t Source, uint32_t Filter, uint32_t Polarity) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_TRIGSEL | LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGEN, Source | Filter | Polarity); +} + +/** + * @brief Get actual external trigger source. + * @rmtoll CFGR TRIGSEL LL_LPTIM_GetTriggerSource + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_TRIG_SOURCE_GPIO + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMA + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMB + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP1 + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP2 + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP3 (*) + * @arg @ref LL_LPTIM_TRIG_SOURCE_COMP1 + * @arg @ref LL_LPTIM_TRIG_SOURCE_COMP2 + * @arg @ref LL_LPTIM_TRIG_SOURCE_COMP3 (*) + * + * (*) Value not defined in all devices. \n + * + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetTriggerSource(const LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGSEL)); +} + +/** + * @brief Get actual external trigger filter. + * @rmtoll CFGR TRGFLT LL_LPTIM_GetTriggerFilter + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_TRIG_FILTER_NONE + * @arg @ref LL_LPTIM_TRIG_FILTER_2 + * @arg @ref LL_LPTIM_TRIG_FILTER_4 + * @arg @ref LL_LPTIM_TRIG_FILTER_8 + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetTriggerFilter(const LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRGFLT)); +} + +/** + * @brief Get actual external trigger polarity. + * @rmtoll CFGR TRIGEN LL_LPTIM_GetTriggerPolarity + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_TRIG_POLARITY_RISING + * @arg @ref LL_LPTIM_TRIG_POLARITY_FALLING + * @arg @ref LL_LPTIM_TRIG_POLARITY_RISING_FALLING + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetTriggerPolarity(const LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGEN)); +} + +/** + * @} + */ + +/** @defgroup LPTIM_LL_EF_Clock_Configuration Clock Configuration + * @{ + */ + +/** + * @brief Set the source of the clock used by the LPTIM instance. + * @note This function must be called when the LPTIM instance is disabled. + * @rmtoll CFGR CKSEL LL_LPTIM_SetClockSource + * @param LPTIMx Low-Power Timer instance + * @param ClockSource This parameter can be one of the following values: + * @arg @ref LL_LPTIM_CLK_SOURCE_INTERNAL + * @arg @ref LL_LPTIM_CLK_SOURCE_EXTERNAL + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetClockSource(LPTIM_TypeDef *LPTIMx, uint32_t ClockSource) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKSEL, ClockSource); +} + +/** + * @brief Get actual LPTIM instance clock source. + * @rmtoll CFGR CKSEL LL_LPTIM_GetClockSource + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_CLK_SOURCE_INTERNAL + * @arg @ref LL_LPTIM_CLK_SOURCE_EXTERNAL + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetClockSource(const LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKSEL)); +} + +/** + * @brief Configure the active edge or edges used by the counter when + the LPTIM is clocked by an external clock source. + * @note This function must be called when the LPTIM instance is disabled. + * @note When both external clock signal edges are considered active ones, + * the LPTIM must also be clocked by an internal clock source with a + * frequency equal to at least four times the external clock frequency. + * @note An internal clock source must be present when a digital filter is + * required for external clock. + * @rmtoll CFGR CKFLT LL_LPTIM_ConfigClock\n + * CFGR CKPOL LL_LPTIM_ConfigClock + * @param LPTIMx Low-Power Timer instance + * @param ClockFilter This parameter can be one of the following values: + * @arg @ref LL_LPTIM_CLK_FILTER_NONE + * @arg @ref LL_LPTIM_CLK_FILTER_2 + * @arg @ref LL_LPTIM_CLK_FILTER_4 + * @arg @ref LL_LPTIM_CLK_FILTER_8 + * @param ClockPolarity This parameter can be one of the following values: + * @arg @ref LL_LPTIM_CLK_POLARITY_RISING + * @arg @ref LL_LPTIM_CLK_POLARITY_FALLING + * @arg @ref LL_LPTIM_CLK_POLARITY_RISING_FALLING + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ConfigClock(LPTIM_TypeDef *LPTIMx, uint32_t ClockFilter, uint32_t ClockPolarity) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKFLT | LPTIM_CFGR_CKPOL, ClockFilter | ClockPolarity); +} + +/** + * @brief Get actual clock polarity + * @rmtoll CFGR CKPOL LL_LPTIM_GetClockPolarity + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_CLK_POLARITY_RISING + * @arg @ref LL_LPTIM_CLK_POLARITY_FALLING + * @arg @ref LL_LPTIM_CLK_POLARITY_RISING_FALLING + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetClockPolarity(const LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKPOL)); +} + +/** + * @brief Get actual clock digital filter + * @rmtoll CFGR CKFLT LL_LPTIM_GetClockFilter + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_CLK_FILTER_NONE + * @arg @ref LL_LPTIM_CLK_FILTER_2 + * @arg @ref LL_LPTIM_CLK_FILTER_4 + * @arg @ref LL_LPTIM_CLK_FILTER_8 + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetClockFilter(const LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKFLT)); +} + +/** + * @} + */ + +/** @defgroup LPTIM_LL_EF_Encoder_Mode Encoder Mode + * @{ + */ + +/** + * @brief Configure the encoder mode. + * @note This function must be called when the LPTIM instance is disabled. + * @rmtoll CFGR CKPOL LL_LPTIM_SetEncoderMode + * @param LPTIMx Low-Power Timer instance + * @param EncoderMode This parameter can be one of the following values: + * @arg @ref LL_LPTIM_ENCODER_MODE_RISING + * @arg @ref LL_LPTIM_ENCODER_MODE_FALLING + * @arg @ref LL_LPTIM_ENCODER_MODE_RISING_FALLING + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetEncoderMode(LPTIM_TypeDef *LPTIMx, uint32_t EncoderMode) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKPOL, EncoderMode); +} + +/** + * @brief Get actual encoder mode. + * @rmtoll CFGR CKPOL LL_LPTIM_GetEncoderMode + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_ENCODER_MODE_RISING + * @arg @ref LL_LPTIM_ENCODER_MODE_FALLING + * @arg @ref LL_LPTIM_ENCODER_MODE_RISING_FALLING + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetEncoderMode(const LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKPOL)); +} + +/** + * @brief Enable the encoder mode + * @note This function must be called when the LPTIM instance is disabled. + * @note In this mode the LPTIM instance must be clocked by an internal clock + * source. Also, the prescaler division ratio must be equal to 1. + * @note LPTIM instance must be configured in continuous mode prior enabling + * the encoder mode. + * @rmtoll CFGR ENC LL_LPTIM_EnableEncoderMode + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableEncoderMode(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->CFGR, LPTIM_CFGR_ENC); +} + +/** + * @brief Disable the encoder mode + * @note This function must be called when the LPTIM instance is disabled. + * @rmtoll CFGR ENC LL_LPTIM_DisableEncoderMode + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableEncoderMode(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_ENC); +} + +/** + * @brief Indicates whether the LPTIM operates in encoder mode. + * @rmtoll CFGR ENC LL_LPTIM_IsEnabledEncoderMode + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledEncoderMode(const LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_ENC) == LPTIM_CFGR_ENC) ? 1UL : 0UL)); +} + +/** + * @} + */ + +/** @defgroup LPTIM_LL_EF_FLAG_Management FLAG Management + * @{ + */ + +/** + * @brief Clear the compare match flag (CMPMCF) + * @rmtoll ICR CMPMCF LL_LPTIM_ClearFLAG_CMPM + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ClearFLAG_CMPM(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->ICR, LPTIM_ICR_CMPMCF); +} + +/** + * @brief Inform application whether a compare match interrupt has occurred. + * @rmtoll ISR CMPM LL_LPTIM_IsActiveFlag_CMPM + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_CMPM(const LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_CMPM) == LPTIM_ISR_CMPM) ? 1UL : 0UL)); +} + +/** + * @brief Clear the autoreload match flag (ARRMCF) + * @rmtoll ICR ARRMCF LL_LPTIM_ClearFLAG_ARRM + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ClearFLAG_ARRM(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->ICR, LPTIM_ICR_ARRMCF); +} + +/** + * @brief Inform application whether a autoreload match interrupt has occurred. + * @rmtoll ISR ARRM LL_LPTIM_IsActiveFlag_ARRM + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_ARRM(const LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_ARRM) == LPTIM_ISR_ARRM) ? 1UL : 0UL)); +} + +/** + * @brief Clear the external trigger valid edge flag(EXTTRIGCF). + * @rmtoll ICR EXTTRIGCF LL_LPTIM_ClearFlag_EXTTRIG + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ClearFlag_EXTTRIG(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->ICR, LPTIM_ICR_EXTTRIGCF); +} + +/** + * @brief Inform application whether a valid edge on the selected external trigger input has occurred. + * @rmtoll ISR EXTTRIG LL_LPTIM_IsActiveFlag_EXTTRIG + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_EXTTRIG(const LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_EXTTRIG) == LPTIM_ISR_EXTTRIG) ? 1UL : 0UL)); +} + +/** + * @brief Clear the compare register update interrupt flag (CMPOKCF). + * @rmtoll ICR CMPOKCF LL_LPTIM_ClearFlag_CMPOK + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ClearFlag_CMPOK(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->ICR, LPTIM_ICR_CMPOKCF); +} + +/** + * @brief Informs application whether the APB bus write operation to the LPTIMx_CMP register has been successfully + completed. If so, a new one can be initiated. + * @rmtoll ISR CMPOK LL_LPTIM_IsActiveFlag_CMPOK + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_CMPOK(const LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_CMPOK) == LPTIM_ISR_CMPOK) ? 1UL : 0UL)); +} + +/** + * @brief Clear the autoreload register update interrupt flag (ARROKCF). + * @rmtoll ICR ARROKCF LL_LPTIM_ClearFlag_ARROK + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ClearFlag_ARROK(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->ICR, LPTIM_ICR_ARROKCF); +} + +/** + * @brief Informs application whether the APB bus write operation to the LPTIMx_ARR register has been successfully + completed. If so, a new one can be initiated. + * @rmtoll ISR ARROK LL_LPTIM_IsActiveFlag_ARROK + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_ARROK(const LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_ARROK) == LPTIM_ISR_ARROK) ? 1UL : 0UL)); +} + +/** + * @brief Clear the counter direction change to up interrupt flag (UPCF). + * @rmtoll ICR UPCF LL_LPTIM_ClearFlag_UP + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ClearFlag_UP(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->ICR, LPTIM_ICR_UPCF); +} + +/** + * @brief Informs the application whether the counter direction has changed from down to up (when the LPTIM instance + operates in encoder mode). + * @rmtoll ISR UP LL_LPTIM_IsActiveFlag_UP + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_UP(const LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_UP) == LPTIM_ISR_UP) ? 1UL : 0UL)); +} + +/** + * @brief Clear the counter direction change to down interrupt flag (DOWNCF). + * @rmtoll ICR DOWNCF LL_LPTIM_ClearFlag_DOWN + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ClearFlag_DOWN(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->ICR, LPTIM_ICR_DOWNCF); +} + +/** + * @brief Informs the application whether the counter direction has changed from up to down (when the LPTIM instance + operates in encoder mode). + * @rmtoll ISR DOWN LL_LPTIM_IsActiveFlag_DOWN + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_DOWN(const LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_DOWN) == LPTIM_ISR_DOWN) ? 1UL : 0UL)); +} + +/** + * @} + */ + +/** @defgroup LPTIM_LL_EF_IT_Management Interrupt Management + * @{ + */ + +/** + * @brief Enable compare match interrupt (CMPMIE). + * @rmtoll IER CMPMIE LL_LPTIM_EnableIT_CMPM + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableIT_CMPM(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->IER, LPTIM_IER_CMPMIE); +} + +/** + * @brief Disable compare match interrupt (CMPMIE). + * @rmtoll IER CMPMIE LL_LPTIM_DisableIT_CMPM + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableIT_CMPM(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->IER, LPTIM_IER_CMPMIE); +} + +/** + * @brief Indicates whether the compare match interrupt (CMPMIE) is enabled. + * @rmtoll IER CMPMIE LL_LPTIM_IsEnabledIT_CMPM + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_CMPM(const LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->IER, LPTIM_IER_CMPMIE) == LPTIM_IER_CMPMIE) ? 1UL : 0UL)); +} + +/** + * @brief Enable autoreload match interrupt (ARRMIE). + * @rmtoll IER ARRMIE LL_LPTIM_EnableIT_ARRM + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableIT_ARRM(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE); +} + +/** + * @brief Disable autoreload match interrupt (ARRMIE). + * @rmtoll IER ARRMIE LL_LPTIM_DisableIT_ARRM + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableIT_ARRM(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE); +} + +/** + * @brief Indicates whether the autoreload match interrupt (ARRMIE) is enabled. + * @rmtoll IER ARRMIE LL_LPTIM_IsEnabledIT_ARRM + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_ARRM(const LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE) == LPTIM_IER_ARRMIE) ? 1UL : 0UL)); +} + +/** + * @brief Enable external trigger valid edge interrupt (EXTTRIGIE). + * @rmtoll IER EXTTRIGIE LL_LPTIM_EnableIT_EXTTRIG + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableIT_EXTTRIG(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->IER, LPTIM_IER_EXTTRIGIE); +} + +/** + * @brief Disable external trigger valid edge interrupt (EXTTRIGIE). + * @rmtoll IER EXTTRIGIE LL_LPTIM_DisableIT_EXTTRIG + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableIT_EXTTRIG(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->IER, LPTIM_IER_EXTTRIGIE); +} + +/** + * @brief Indicates external trigger valid edge interrupt (EXTTRIGIE) is enabled. + * @rmtoll IER EXTTRIGIE LL_LPTIM_IsEnabledIT_EXTTRIG + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_EXTTRIG(const LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->IER, LPTIM_IER_EXTTRIGIE) == LPTIM_IER_EXTTRIGIE) ? 1UL : 0UL)); +} + +/** + * @brief Enable compare register write completed interrupt (CMPOKIE). + * @rmtoll IER CMPOKIE LL_LPTIM_EnableIT_CMPOK + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableIT_CMPOK(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->IER, LPTIM_IER_CMPOKIE); +} + +/** + * @brief Disable compare register write completed interrupt (CMPOKIE). + * @rmtoll IER CMPOKIE LL_LPTIM_DisableIT_CMPOK + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableIT_CMPOK(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->IER, LPTIM_IER_CMPOKIE); +} + +/** + * @brief Indicates whether the compare register write completed interrupt (CMPOKIE) is enabled. + * @rmtoll IER CMPOKIE LL_LPTIM_IsEnabledIT_CMPOK + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_CMPOK(const LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->IER, LPTIM_IER_CMPOKIE) == LPTIM_IER_CMPOKIE) ? 1UL : 0UL)); +} + +/** + * @brief Enable autoreload register write completed interrupt (ARROKIE). + * @rmtoll IER ARROKIE LL_LPTIM_EnableIT_ARROK + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableIT_ARROK(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->IER, LPTIM_IER_ARROKIE); +} + +/** + * @brief Disable autoreload register write completed interrupt (ARROKIE). + * @rmtoll IER ARROKIE LL_LPTIM_DisableIT_ARROK + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableIT_ARROK(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->IER, LPTIM_IER_ARROKIE); +} + +/** + * @brief Indicates whether the autoreload register write completed interrupt (ARROKIE) is enabled. + * @rmtoll IER ARROKIE LL_LPTIM_IsEnabledIT_ARROK + * @param LPTIMx Low-Power Timer instance + * @retval State of bit(1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_ARROK(const LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->IER, LPTIM_IER_ARROKIE) == LPTIM_IER_ARROKIE) ? 1UL : 0UL)); +} + +/** + * @brief Enable direction change to up interrupt (UPIE). + * @rmtoll IER UPIE LL_LPTIM_EnableIT_UP + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableIT_UP(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->IER, LPTIM_IER_UPIE); +} + +/** + * @brief Disable direction change to up interrupt (UPIE). + * @rmtoll IER UPIE LL_LPTIM_DisableIT_UP + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableIT_UP(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->IER, LPTIM_IER_UPIE); +} + +/** + * @brief Indicates whether the direction change to up interrupt (UPIE) is enabled. + * @rmtoll IER UPIE LL_LPTIM_IsEnabledIT_UP + * @param LPTIMx Low-Power Timer instance + * @retval State of bit(1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_UP(const LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->IER, LPTIM_IER_UPIE) == LPTIM_IER_UPIE) ? 1UL : 0UL)); +} + +/** + * @brief Enable direction change to down interrupt (DOWNIE). + * @rmtoll IER DOWNIE LL_LPTIM_EnableIT_DOWN + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableIT_DOWN(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->IER, LPTIM_IER_DOWNIE); +} + +/** + * @brief Disable direction change to down interrupt (DOWNIE). + * @rmtoll IER DOWNIE LL_LPTIM_DisableIT_DOWN + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableIT_DOWN(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->IER, LPTIM_IER_DOWNIE); +} + +/** + * @brief Indicates whether the direction change to down interrupt (DOWNIE) is enabled. + * @rmtoll IER DOWNIE LL_LPTIM_IsEnabledIT_DOWN + * @param LPTIMx Low-Power Timer instance + * @retval State of bit(1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_DOWN(const LPTIM_TypeDef *LPTIMx) +{ + return ((READ_BIT(LPTIMx->IER, LPTIM_IER_DOWNIE) == LPTIM_IER_DOWNIE) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* LPTIM1 || LPTIM2 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_LPTIM_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h new file mode 100644 index 0000000..23f723a --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h @@ -0,0 +1,2651 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_lpuart.h + * @author MCD Application Team + * @brief Header file of LPUART LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_LPUART_H +#define STM32G0xx_LL_LPUART_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined (LPUART1) || defined (LPUART2) + +/** @defgroup LPUART_LL LPUART + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** @defgroup LPUART_LL_Private_Variables LPUART Private Variables + * @{ + */ +/* Array used to get the LPUART prescaler division decimal values versus @ref LPUART_LL_EC_PRESCALER values */ +static const uint16_t LPUART_PRESCALER_TAB[] = +{ + (uint16_t)1, + (uint16_t)2, + (uint16_t)4, + (uint16_t)6, + (uint16_t)8, + (uint16_t)10, + (uint16_t)12, + (uint16_t)16, + (uint16_t)32, + (uint16_t)64, + (uint16_t)128, + (uint16_t)256 +}; +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup LPUART_LL_Private_Constants LPUART Private Constants + * @{ + */ +/* Defines used in Baud Rate related macros and corresponding register setting computation */ +#define LPUART_LPUARTDIV_FREQ_MUL 256U +#define LPUART_BRR_MASK 0x000FFFFFU +#define LPUART_BRR_MIN_VALUE 0x00000300U +/** + * @} + */ + + +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup LPUART_LL_Private_Macros LPUART Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup LPUART_LL_ES_INIT LPUART Exported Init structures + * @{ + */ + +/** + * @brief LL LPUART Init Structure definition + */ +typedef struct +{ + uint32_t PrescalerValue; /*!< Specifies the Prescaler to compute the communication baud rate. + This parameter can be a value of @ref LPUART_LL_EC_PRESCALER. + + This feature can be modified afterwards using unitary + function @ref LL_LPUART_SetPrescaler().*/ + + uint32_t BaudRate; /*!< This field defines expected LPUART communication baud rate. + + This feature can be modified afterwards using unitary + function @ref LL_LPUART_SetBaudRate().*/ + + uint32_t DataWidth; /*!< Specifies the number of data bits transmitted or received in a frame. + This parameter can be a value of @ref LPUART_LL_EC_DATAWIDTH. + + This feature can be modified afterwards using unitary + function @ref LL_LPUART_SetDataWidth().*/ + + uint32_t StopBits; /*!< Specifies the number of stop bits transmitted. + This parameter can be a value of @ref LPUART_LL_EC_STOPBITS. + + This feature can be modified afterwards using unitary + function @ref LL_LPUART_SetStopBitsLength().*/ + + uint32_t Parity; /*!< Specifies the parity mode. + This parameter can be a value of @ref LPUART_LL_EC_PARITY. + + This feature can be modified afterwards using unitary + function @ref LL_LPUART_SetParity().*/ + + uint32_t TransferDirection; /*!< Specifies whether the Receive and/or Transmit mode is enabled or disabled. + This parameter can be a value of @ref LPUART_LL_EC_DIRECTION. + + This feature can be modified afterwards using unitary + function @ref LL_LPUART_SetTransferDirection().*/ + + uint32_t HardwareFlowControl; /*!< Specifies whether the hardware flow control mode is enabled or disabled. + This parameter can be a value of @ref LPUART_LL_EC_HWCONTROL. + + This feature can be modified afterwards using unitary + function @ref LL_LPUART_SetHWFlowCtrl().*/ + +} LL_LPUART_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup LPUART_LL_Exported_Constants LPUART Exported Constants + * @{ + */ + +/** @defgroup LPUART_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_LPUART_WriteReg function + * @{ + */ +#define LL_LPUART_ICR_PECF USART_ICR_PECF /*!< Parity error clear flag */ +#define LL_LPUART_ICR_FECF USART_ICR_FECF /*!< Framing error clear flag */ +#define LL_LPUART_ICR_NCF USART_ICR_NECF /*!< Noise error detected clear flag */ +#define LL_LPUART_ICR_ORECF USART_ICR_ORECF /*!< Overrun error clear flag */ +#define LL_LPUART_ICR_IDLECF USART_ICR_IDLECF /*!< Idle line detected clear flag */ +#define LL_LPUART_ICR_TCCF USART_ICR_TCCF /*!< Transmission complete clear flag */ +#define LL_LPUART_ICR_CTSCF USART_ICR_CTSCF /*!< CTS clear flag */ +#define LL_LPUART_ICR_CMCF USART_ICR_CMCF /*!< Character match clear flag */ +#define LL_LPUART_ICR_WUCF USART_ICR_WUCF /*!< Wakeup from Stop mode clear flag */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_LPUART_ReadReg function + * @{ + */ +#define LL_LPUART_ISR_PE USART_ISR_PE /*!< Parity error flag */ +#define LL_LPUART_ISR_FE USART_ISR_FE /*!< Framing error flag */ +#define LL_LPUART_ISR_NE USART_ISR_NE /*!< Noise detected flag */ +#define LL_LPUART_ISR_ORE USART_ISR_ORE /*!< Overrun error flag */ +#define LL_LPUART_ISR_IDLE USART_ISR_IDLE /*!< Idle line detected flag */ +#define LL_LPUART_ISR_RXNE_RXFNE USART_ISR_RXNE_RXFNE /*!< Read data register or RX FIFO not empty flag */ +#define LL_LPUART_ISR_TC USART_ISR_TC /*!< Transmission complete flag */ +#define LL_LPUART_ISR_TXE_TXFNF USART_ISR_TXE_TXFNF /*!< Transmit data register empty or TX FIFO Not Full flag*/ +#define LL_LPUART_ISR_CTSIF USART_ISR_CTSIF /*!< CTS interrupt flag */ +#define LL_LPUART_ISR_CTS USART_ISR_CTS /*!< CTS flag */ +#define LL_LPUART_ISR_BUSY USART_ISR_BUSY /*!< Busy flag */ +#define LL_LPUART_ISR_CMF USART_ISR_CMF /*!< Character match flag */ +#define LL_LPUART_ISR_SBKF USART_ISR_SBKF /*!< Send break flag */ +#define LL_LPUART_ISR_RWU USART_ISR_RWU /*!< Receiver wakeup from Mute mode flag */ +#define LL_LPUART_ISR_WUF USART_ISR_WUF /*!< Wakeup from Stop mode flag */ +#define LL_LPUART_ISR_TEACK USART_ISR_TEACK /*!< Transmit enable acknowledge flag */ +#define LL_LPUART_ISR_REACK USART_ISR_REACK /*!< Receive enable acknowledge flag */ +#define LL_LPUART_ISR_TXFE USART_ISR_TXFE /*!< TX FIFO empty flag */ +#define LL_LPUART_ISR_RXFF USART_ISR_RXFF /*!< RX FIFO full flag */ +#define LL_LPUART_ISR_RXFT USART_ISR_RXFT /*!< RX FIFO threshold flag */ +#define LL_LPUART_ISR_TXFT USART_ISR_TXFT /*!< TX FIFO threshold flag */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_LPUART_ReadReg and LL_LPUART_WriteReg functions + * @{ + */ +#define LL_LPUART_CR1_IDLEIE USART_CR1_IDLEIE /*!< IDLE interrupt enable */ +#define LL_LPUART_CR1_RXNEIE_RXFNEIE USART_CR1_RXNEIE_RXFNEIE /*!< Read data register and RXFIFO not empty + interrupt enable */ +#define LL_LPUART_CR1_TCIE USART_CR1_TCIE /*!< Transmission complete interrupt enable */ +#define LL_LPUART_CR1_TXEIE_TXFNFIE USART_CR1_TXEIE_TXFNFIE /*!< Transmit data register empty and TX FIFO + not full interrupt enable */ +#define LL_LPUART_CR1_PEIE USART_CR1_PEIE /*!< Parity error */ +#define LL_LPUART_CR1_CMIE USART_CR1_CMIE /*!< Character match interrupt enable */ +#define LL_LPUART_CR1_TXFEIE USART_CR1_TXFEIE /*!< TX FIFO empty interrupt enable */ +#define LL_LPUART_CR1_RXFFIE USART_CR1_RXFFIE /*!< RX FIFO full interrupt enable */ +#define LL_LPUART_CR3_EIE USART_CR3_EIE /*!< Error interrupt enable */ +#define LL_LPUART_CR3_CTSIE USART_CR3_CTSIE /*!< CTS interrupt enable */ +#define LL_LPUART_CR3_WUFIE USART_CR3_WUFIE /*!< Wakeup from Stop mode interrupt enable */ +#define LL_LPUART_CR3_TXFTIE USART_CR3_TXFTIE /*!< TX FIFO threshold interrupt enable */ +#define LL_LPUART_CR3_RXFTIE USART_CR3_RXFTIE /*!< RX FIFO threshold interrupt enable */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_FIFOTHRESHOLD FIFO Threshold + * @{ + */ +#define LL_LPUART_FIFOTHRESHOLD_1_8 0x00000000U /*!< FIFO reaches 1/8 of its depth */ +#define LL_LPUART_FIFOTHRESHOLD_1_4 0x00000001U /*!< FIFO reaches 1/4 of its depth */ +#define LL_LPUART_FIFOTHRESHOLD_1_2 0x00000002U /*!< FIFO reaches 1/2 of its depth */ +#define LL_LPUART_FIFOTHRESHOLD_3_4 0x00000003U /*!< FIFO reaches 3/4 of its depth */ +#define LL_LPUART_FIFOTHRESHOLD_7_8 0x00000004U /*!< FIFO reaches 7/8 of its depth */ +#define LL_LPUART_FIFOTHRESHOLD_8_8 0x00000005U /*!< FIFO becomes empty for TX and full for RX */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_DIRECTION Direction + * @{ + */ +#define LL_LPUART_DIRECTION_NONE 0x00000000U /*!< Transmitter and Receiver are disabled */ +#define LL_LPUART_DIRECTION_RX USART_CR1_RE /*!< Transmitter is disabled and Receiver is enabled */ +#define LL_LPUART_DIRECTION_TX USART_CR1_TE /*!< Transmitter is enabled and Receiver is disabled */ +#define LL_LPUART_DIRECTION_TX_RX (USART_CR1_TE |USART_CR1_RE) /*!< Transmitter and Receiver are enabled */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_PARITY Parity Control + * @{ + */ +#define LL_LPUART_PARITY_NONE 0x00000000U /*!< Parity control disabled */ +#define LL_LPUART_PARITY_EVEN USART_CR1_PCE /*!< Parity control enabled and Even Parity is selected */ +#define LL_LPUART_PARITY_ODD (USART_CR1_PCE | USART_CR1_PS) /*!< Parity control enabled and Odd Parity is selected */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_WAKEUP Wakeup + * @{ + */ +#define LL_LPUART_WAKEUP_IDLELINE 0x00000000U /*!< LPUART wake up from Mute mode on Idle Line */ +#define LL_LPUART_WAKEUP_ADDRESSMARK USART_CR1_WAKE /*!< LPUART wake up from Mute mode on Address Mark */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_DATAWIDTH Datawidth + * @{ + */ +#define LL_LPUART_DATAWIDTH_7B USART_CR1_M1 /*!< 7 bits word length : Start bit, 7 data bits, n stop bits */ +#define LL_LPUART_DATAWIDTH_8B 0x00000000U /*!< 8 bits word length : Start bit, 8 data bits, n stop bits */ +#define LL_LPUART_DATAWIDTH_9B USART_CR1_M0 /*!< 9 bits word length : Start bit, 9 data bits, n stop bits */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_PRESCALER Clock Source Prescaler + * @{ + */ +#define LL_LPUART_PRESCALER_DIV1 0x00000000U /*!< Input clock not divided */ +#define LL_LPUART_PRESCALER_DIV2 (USART_PRESC_PRESCALER_0) /*!< Input clock divided by 2 */ +#define LL_LPUART_PRESCALER_DIV4 (USART_PRESC_PRESCALER_1) /*!< Input clock divided by 4 */ +#define LL_LPUART_PRESCALER_DIV6 (USART_PRESC_PRESCALER_1 |\ + USART_PRESC_PRESCALER_0) /*!< Input clock divided by 6 */ +#define LL_LPUART_PRESCALER_DIV8 (USART_PRESC_PRESCALER_2) /*!< Input clock divided by 8 */ +#define LL_LPUART_PRESCALER_DIV10 (USART_PRESC_PRESCALER_2 |\ + USART_PRESC_PRESCALER_0) /*!< Input clock divided by 10 */ +#define LL_LPUART_PRESCALER_DIV12 (USART_PRESC_PRESCALER_2 |\ + USART_PRESC_PRESCALER_1) /*!< Input clock divided by 12 */ +#define LL_LPUART_PRESCALER_DIV16 (USART_PRESC_PRESCALER_2 |\ + USART_PRESC_PRESCALER_1 |\ + USART_PRESC_PRESCALER_0) /*!< Input clock divided by 16 */ +#define LL_LPUART_PRESCALER_DIV32 (USART_PRESC_PRESCALER_3) /*!< Input clock divided by 32 */ +#define LL_LPUART_PRESCALER_DIV64 (USART_PRESC_PRESCALER_3 |\ + USART_PRESC_PRESCALER_0) /*!< Input clock divided by 64 */ +#define LL_LPUART_PRESCALER_DIV128 (USART_PRESC_PRESCALER_3 |\ + USART_PRESC_PRESCALER_1) /*!< Input clock divided by 128 */ +#define LL_LPUART_PRESCALER_DIV256 (USART_PRESC_PRESCALER_3 |\ + USART_PRESC_PRESCALER_1 |\ + USART_PRESC_PRESCALER_0) /*!< Input clock divided by 256 */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_STOPBITS Stop Bits + * @{ + */ +#define LL_LPUART_STOPBITS_1 0x00000000U /*!< 1 stop bit */ +#define LL_LPUART_STOPBITS_2 USART_CR2_STOP_1 /*!< 2 stop bits */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_TXRX TX RX Pins Swap + * @{ + */ +#define LL_LPUART_TXRX_STANDARD 0x00000000U /*!< TX/RX pins are used as defined in standard pinout */ +#define LL_LPUART_TXRX_SWAPPED (USART_CR2_SWAP) /*!< TX and RX pins functions are swapped. */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_RXPIN_LEVEL RX Pin Active Level Inversion + * @{ + */ +#define LL_LPUART_RXPIN_LEVEL_STANDARD 0x00000000U /*!< RX pin signal works using the standard logic levels */ +#define LL_LPUART_RXPIN_LEVEL_INVERTED (USART_CR2_RXINV) /*!< RX pin signal values are inverted. */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_TXPIN_LEVEL TX Pin Active Level Inversion + * @{ + */ +#define LL_LPUART_TXPIN_LEVEL_STANDARD 0x00000000U /*!< TX pin signal works using the standard logic levels */ +#define LL_LPUART_TXPIN_LEVEL_INVERTED (USART_CR2_TXINV) /*!< TX pin signal values are inverted. */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_BINARY_LOGIC Binary Data Inversion + * @{ + */ +#define LL_LPUART_BINARY_LOGIC_POSITIVE 0x00000000U /*!< Logical data from the data register are send/received + in positive/direct logic. (1=H, 0=L) */ +#define LL_LPUART_BINARY_LOGIC_NEGATIVE USART_CR2_DATAINV /*!< Logical data from the data register are send/received + in negative/inverse logic. (1=L, 0=H). + The parity bit is also inverted. */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_BITORDER Bit Order + * @{ + */ +#define LL_LPUART_BITORDER_LSBFIRST 0x00000000U /*!< data is transmitted/received with data bit 0 first, + following the start bit */ +#define LL_LPUART_BITORDER_MSBFIRST USART_CR2_MSBFIRST /*!< data is transmitted/received with the MSB first, + following the start bit */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_ADDRESS_DETECT Address Length Detection + * @{ + */ +#define LL_LPUART_ADDRESS_DETECT_4B 0x00000000U /*!< 4-bit address detection method selected */ +#define LL_LPUART_ADDRESS_DETECT_7B USART_CR2_ADDM7 /*!< 7-bit address detection (in 8-bit data mode) method selected */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_HWCONTROL Hardware Control + * @{ + */ +#define LL_LPUART_HWCONTROL_NONE 0x00000000U /*!< CTS and RTS hardware flow control disabled */ +#define LL_LPUART_HWCONTROL_RTS USART_CR3_RTSE /*!< RTS output enabled, data is only requested + when there is space in the receive buffer */ +#define LL_LPUART_HWCONTROL_CTS USART_CR3_CTSE /*!< CTS mode enabled, data is only transmitted + when the nCTS input is asserted (tied to 0)*/ +#define LL_LPUART_HWCONTROL_RTS_CTS (USART_CR3_RTSE | USART_CR3_CTSE) /*!< CTS and RTS hardware flow control enabled */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_WAKEUP_ON Wakeup Activation + * @{ + */ +#define LL_LPUART_WAKEUP_ON_ADDRESS 0x00000000U /*!< Wake up active on address match */ +#define LL_LPUART_WAKEUP_ON_STARTBIT USART_CR3_WUS_1 /*!< Wake up active on Start bit detection */ +#define LL_LPUART_WAKEUP_ON_RXNE (USART_CR3_WUS_0 | USART_CR3_WUS_1) /*!< Wake up active on RXNE */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_DE_POLARITY Driver Enable Polarity + * @{ + */ +#define LL_LPUART_DE_POLARITY_HIGH 0x00000000U /*!< DE signal is active high */ +#define LL_LPUART_DE_POLARITY_LOW USART_CR3_DEP /*!< DE signal is active low */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_DMA_REG_DATA DMA Register Data + * @{ + */ +#define LL_LPUART_DMA_REG_DATA_TRANSMIT 0x00000000U /*!< Get address of data register used for transmission */ +#define LL_LPUART_DMA_REG_DATA_RECEIVE 0x00000001U /*!< Get address of data register used for reception */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup LPUART_LL_Exported_Macros LPUART Exported Macros + * @{ + */ + +/** @defgroup LPUART_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in LPUART register + * @param __INSTANCE__ LPUART Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_LPUART_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in LPUART register + * @param __INSTANCE__ LPUART Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_LPUART_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup LPUART_LL_EM_Exported_Macros_Helper Helper Macros + * @{ + */ + +/** + * @brief Compute LPUARTDIV value according to Peripheral Clock and + * expected Baud Rate (20-bit value of LPUARTDIV is returned) + * @param __PERIPHCLK__ Peripheral Clock frequency used for LPUART Instance + * @param __PRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_LPUART_PRESCALER_DIV1 + * @arg @ref LL_LPUART_PRESCALER_DIV2 + * @arg @ref LL_LPUART_PRESCALER_DIV4 + * @arg @ref LL_LPUART_PRESCALER_DIV6 + * @arg @ref LL_LPUART_PRESCALER_DIV8 + * @arg @ref LL_LPUART_PRESCALER_DIV10 + * @arg @ref LL_LPUART_PRESCALER_DIV12 + * @arg @ref LL_LPUART_PRESCALER_DIV16 + * @arg @ref LL_LPUART_PRESCALER_DIV32 + * @arg @ref LL_LPUART_PRESCALER_DIV64 + * @arg @ref LL_LPUART_PRESCALER_DIV128 + * @arg @ref LL_LPUART_PRESCALER_DIV256 + * @param __BAUDRATE__ Baud Rate value to achieve + * @retval LPUARTDIV value to be used for BRR register filling + */ +#define __LL_LPUART_DIV(__PERIPHCLK__, __PRESCALER__, __BAUDRATE__) (uint32_t)\ + ((((((uint64_t)(__PERIPHCLK__)/(uint64_t)(LPUART_PRESCALER_TAB[(uint16_t)(__PRESCALER__)]))\ + * LPUART_LPUARTDIV_FREQ_MUL) + (uint32_t)((__BAUDRATE__)/2U))/(__BAUDRATE__)) & LPUART_BRR_MASK) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup LPUART_LL_Exported_Functions LPUART Exported Functions + * @{ + */ + +/** @defgroup LPUART_LL_EF_Configuration Configuration functions + * @{ + */ + +/** + * @brief LPUART Enable + * @rmtoll CR1 UE LL_LPUART_Enable + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_Enable(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR1, USART_CR1_UE); +} + +/** + * @brief LPUART Disable + * @note When LPUART is disabled, LPUART prescalers and outputs are stopped immediately, + * and current operations are discarded. The configuration of the LPUART is kept, but all the status + * flags, in the LPUARTx_ISR are set to their default values. + * @note In order to go into low-power mode without generating errors on the line, + * the TE bit must be reset before and the software must wait + * for the TC bit in the LPUART_ISR to be set before resetting the UE bit. + * The DMA requests are also reset when UE = 0 so the DMA channel must + * be disabled before resetting the UE bit. + * @rmtoll CR1 UE LL_LPUART_Disable + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_Disable(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR1, USART_CR1_UE); +} + +/** + * @brief Indicate if LPUART is enabled + * @rmtoll CR1 UE LL_LPUART_IsEnabled + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabled(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL); +} + +/** + * @brief FIFO Mode Enable + * @rmtoll CR1 FIFOEN LL_LPUART_EnableFIFO + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableFIFO(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR1, USART_CR1_FIFOEN); +} + +/** + * @brief FIFO Mode Disable + * @rmtoll CR1 FIFOEN LL_LPUART_DisableFIFO + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableFIFO(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR1, USART_CR1_FIFOEN); +} + +/** + * @brief Indicate if FIFO Mode is enabled + * @rmtoll CR1 FIFOEN LL_LPUART_IsEnabledFIFO + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledFIFO(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_FIFOEN) == (USART_CR1_FIFOEN)) ? 1UL : 0UL); +} + +/** + * @brief Configure TX FIFO Threshold + * @rmtoll CR3 TXFTCFG LL_LPUART_SetTXFIFOThreshold + * @param LPUARTx LPUART Instance + * @param Threshold This parameter can be one of the following values: + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8 + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetTXFIFOThreshold(USART_TypeDef *LPUARTx, uint32_t Threshold) +{ + ATOMIC_MODIFY_REG(LPUARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos); +} + +/** + * @brief Return TX FIFO Threshold Configuration + * @rmtoll CR3 TXFTCFG LL_LPUART_GetTXFIFOThreshold + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8 + */ +__STATIC_INLINE uint32_t LL_LPUART_GetTXFIFOThreshold(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos); +} + +/** + * @brief Configure RX FIFO Threshold + * @rmtoll CR3 RXFTCFG LL_LPUART_SetRXFIFOThreshold + * @param LPUARTx LPUART Instance + * @param Threshold This parameter can be one of the following values: + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8 + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetRXFIFOThreshold(USART_TypeDef *LPUARTx, uint32_t Threshold) +{ + ATOMIC_MODIFY_REG(LPUARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos); +} + +/** + * @brief Return RX FIFO Threshold Configuration + * @rmtoll CR3 RXFTCFG LL_LPUART_GetRXFIFOThreshold + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8 + */ +__STATIC_INLINE uint32_t LL_LPUART_GetRXFIFOThreshold(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos); +} + +/** + * @brief Configure TX and RX FIFOs Threshold + * @rmtoll CR3 TXFTCFG LL_LPUART_ConfigFIFOsThreshold\n + * CR3 RXFTCFG LL_LPUART_ConfigFIFOsThreshold + * @param LPUARTx LPUART Instance + * @param TXThreshold This parameter can be one of the following values: + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8 + * @param RXThreshold This parameter can be one of the following values: + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8 + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ConfigFIFOsThreshold(USART_TypeDef *LPUARTx, uint32_t TXThreshold, uint32_t RXThreshold) +{ + ATOMIC_MODIFY_REG(LPUARTx->CR3, USART_CR3_TXFTCFG | USART_CR3_RXFTCFG, (TXThreshold << USART_CR3_TXFTCFG_Pos) | \ + (RXThreshold << USART_CR3_RXFTCFG_Pos)); +} + +/** + * @brief LPUART enabled in STOP Mode + * @note When this function is enabled, LPUART is able to wake up the MCU from Stop mode, provided that + * LPUART clock selection is HSI or LSE in RCC. + * @rmtoll CR1 UESM LL_LPUART_EnableInStopMode + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableInStopMode(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_UESM); +} + +/** + * @brief LPUART disabled in STOP Mode + * @note When this function is disabled, LPUART is not able to wake up the MCU from Stop mode + * @rmtoll CR1 UESM LL_LPUART_DisableInStopMode + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableInStopMode(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_UESM); +} + +/** + * @brief Indicate if LPUART is enabled in STOP Mode + * (able to wake up MCU from Stop mode or not) + * @rmtoll CR1 UESM LL_LPUART_IsEnabledInStopMode + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledInStopMode(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_UESM) == (USART_CR1_UESM)) ? 1UL : 0UL); +} + +/** + * @brief Receiver Enable (Receiver is enabled and begins searching for a start bit) + * @rmtoll CR1 RE LL_LPUART_EnableDirectionRx + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableDirectionRx(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_RE); +} + +/** + * @brief Receiver Disable + * @rmtoll CR1 RE LL_LPUART_DisableDirectionRx + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableDirectionRx(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_RE); +} + +/** + * @brief Transmitter Enable + * @rmtoll CR1 TE LL_LPUART_EnableDirectionTx + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableDirectionTx(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_TE); +} + +/** + * @brief Transmitter Disable + * @rmtoll CR1 TE LL_LPUART_DisableDirectionTx + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableDirectionTx(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_TE); +} + +/** + * @brief Configure simultaneously enabled/disabled states + * of Transmitter and Receiver + * @rmtoll CR1 RE LL_LPUART_SetTransferDirection\n + * CR1 TE LL_LPUART_SetTransferDirection + * @param LPUARTx LPUART Instance + * @param TransferDirection This parameter can be one of the following values: + * @arg @ref LL_LPUART_DIRECTION_NONE + * @arg @ref LL_LPUART_DIRECTION_RX + * @arg @ref LL_LPUART_DIRECTION_TX + * @arg @ref LL_LPUART_DIRECTION_TX_RX + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetTransferDirection(USART_TypeDef *LPUARTx, uint32_t TransferDirection) +{ + ATOMIC_MODIFY_REG(LPUARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection); +} + +/** + * @brief Return enabled/disabled states of Transmitter and Receiver + * @rmtoll CR1 RE LL_LPUART_GetTransferDirection\n + * CR1 TE LL_LPUART_GetTransferDirection + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_DIRECTION_NONE + * @arg @ref LL_LPUART_DIRECTION_RX + * @arg @ref LL_LPUART_DIRECTION_TX + * @arg @ref LL_LPUART_DIRECTION_TX_RX + */ +__STATIC_INLINE uint32_t LL_LPUART_GetTransferDirection(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_RE | USART_CR1_TE)); +} + +/** + * @brief Configure Parity (enabled/disabled and parity mode if enabled) + * @note This function selects if hardware parity control (generation and detection) is enabled or disabled. + * When the parity control is enabled (Odd or Even), computed parity bit is inserted at the MSB position + * (depending on data width) and parity is checked on the received data. + * @rmtoll CR1 PS LL_LPUART_SetParity\n + * CR1 PCE LL_LPUART_SetParity + * @param LPUARTx LPUART Instance + * @param Parity This parameter can be one of the following values: + * @arg @ref LL_LPUART_PARITY_NONE + * @arg @ref LL_LPUART_PARITY_EVEN + * @arg @ref LL_LPUART_PARITY_ODD + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetParity(USART_TypeDef *LPUARTx, uint32_t Parity) +{ + MODIFY_REG(LPUARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity); +} + +/** + * @brief Return Parity configuration (enabled/disabled and parity mode if enabled) + * @rmtoll CR1 PS LL_LPUART_GetParity\n + * CR1 PCE LL_LPUART_GetParity + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_PARITY_NONE + * @arg @ref LL_LPUART_PARITY_EVEN + * @arg @ref LL_LPUART_PARITY_ODD + */ +__STATIC_INLINE uint32_t LL_LPUART_GetParity(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_PS | USART_CR1_PCE)); +} + +/** + * @brief Set Receiver Wake Up method from Mute mode. + * @rmtoll CR1 WAKE LL_LPUART_SetWakeUpMethod + * @param LPUARTx LPUART Instance + * @param Method This parameter can be one of the following values: + * @arg @ref LL_LPUART_WAKEUP_IDLELINE + * @arg @ref LL_LPUART_WAKEUP_ADDRESSMARK + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetWakeUpMethod(USART_TypeDef *LPUARTx, uint32_t Method) +{ + MODIFY_REG(LPUARTx->CR1, USART_CR1_WAKE, Method); +} + +/** + * @brief Return Receiver Wake Up method from Mute mode + * @rmtoll CR1 WAKE LL_LPUART_GetWakeUpMethod + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_WAKEUP_IDLELINE + * @arg @ref LL_LPUART_WAKEUP_ADDRESSMARK + */ +__STATIC_INLINE uint32_t LL_LPUART_GetWakeUpMethod(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_WAKE)); +} + +/** + * @brief Set Word length (nb of data bits, excluding start and stop bits) + * @rmtoll CR1 M LL_LPUART_SetDataWidth + * @param LPUARTx LPUART Instance + * @param DataWidth This parameter can be one of the following values: + * @arg @ref LL_LPUART_DATAWIDTH_7B + * @arg @ref LL_LPUART_DATAWIDTH_8B + * @arg @ref LL_LPUART_DATAWIDTH_9B + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetDataWidth(USART_TypeDef *LPUARTx, uint32_t DataWidth) +{ + MODIFY_REG(LPUARTx->CR1, USART_CR1_M, DataWidth); +} + +/** + * @brief Return Word length (i.e. nb of data bits, excluding start and stop bits) + * @rmtoll CR1 M LL_LPUART_GetDataWidth + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_DATAWIDTH_7B + * @arg @ref LL_LPUART_DATAWIDTH_8B + * @arg @ref LL_LPUART_DATAWIDTH_9B + */ +__STATIC_INLINE uint32_t LL_LPUART_GetDataWidth(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_M)); +} + +/** + * @brief Allow switch between Mute Mode and Active mode + * @rmtoll CR1 MME LL_LPUART_EnableMuteMode + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableMuteMode(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_MME); +} + +/** + * @brief Prevent Mute Mode use. Set Receiver in active mode permanently. + * @rmtoll CR1 MME LL_LPUART_DisableMuteMode + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableMuteMode(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_MME); +} + +/** + * @brief Indicate if switch between Mute Mode and Active mode is allowed + * @rmtoll CR1 MME LL_LPUART_IsEnabledMuteMode + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledMuteMode(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_MME) == (USART_CR1_MME)) ? 1UL : 0UL); +} + +/** + * @brief Configure Clock source prescaler for baudrate generator and oversampling + * @rmtoll PRESC PRESCALER LL_LPUART_SetPrescaler + * @param LPUARTx LPUART Instance + * @param PrescalerValue This parameter can be one of the following values: + * @arg @ref LL_LPUART_PRESCALER_DIV1 + * @arg @ref LL_LPUART_PRESCALER_DIV2 + * @arg @ref LL_LPUART_PRESCALER_DIV4 + * @arg @ref LL_LPUART_PRESCALER_DIV6 + * @arg @ref LL_LPUART_PRESCALER_DIV8 + * @arg @ref LL_LPUART_PRESCALER_DIV10 + * @arg @ref LL_LPUART_PRESCALER_DIV12 + * @arg @ref LL_LPUART_PRESCALER_DIV16 + * @arg @ref LL_LPUART_PRESCALER_DIV32 + * @arg @ref LL_LPUART_PRESCALER_DIV64 + * @arg @ref LL_LPUART_PRESCALER_DIV128 + * @arg @ref LL_LPUART_PRESCALER_DIV256 + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetPrescaler(USART_TypeDef *LPUARTx, uint32_t PrescalerValue) +{ + MODIFY_REG(LPUARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue); +} + +/** + * @brief Retrieve the Clock source prescaler for baudrate generator and oversampling + * @rmtoll PRESC PRESCALER LL_LPUART_GetPrescaler + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_PRESCALER_DIV1 + * @arg @ref LL_LPUART_PRESCALER_DIV2 + * @arg @ref LL_LPUART_PRESCALER_DIV4 + * @arg @ref LL_LPUART_PRESCALER_DIV6 + * @arg @ref LL_LPUART_PRESCALER_DIV8 + * @arg @ref LL_LPUART_PRESCALER_DIV10 + * @arg @ref LL_LPUART_PRESCALER_DIV12 + * @arg @ref LL_LPUART_PRESCALER_DIV16 + * @arg @ref LL_LPUART_PRESCALER_DIV32 + * @arg @ref LL_LPUART_PRESCALER_DIV64 + * @arg @ref LL_LPUART_PRESCALER_DIV128 + * @arg @ref LL_LPUART_PRESCALER_DIV256 + */ +__STATIC_INLINE uint32_t LL_LPUART_GetPrescaler(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->PRESC, USART_PRESC_PRESCALER)); +} + +/** + * @brief Set the length of the stop bits + * @rmtoll CR2 STOP LL_LPUART_SetStopBitsLength + * @param LPUARTx LPUART Instance + * @param StopBits This parameter can be one of the following values: + * @arg @ref LL_LPUART_STOPBITS_1 + * @arg @ref LL_LPUART_STOPBITS_2 + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetStopBitsLength(USART_TypeDef *LPUARTx, uint32_t StopBits) +{ + MODIFY_REG(LPUARTx->CR2, USART_CR2_STOP, StopBits); +} + +/** + * @brief Retrieve the length of the stop bits + * @rmtoll CR2 STOP LL_LPUART_GetStopBitsLength + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_STOPBITS_1 + * @arg @ref LL_LPUART_STOPBITS_2 + */ +__STATIC_INLINE uint32_t LL_LPUART_GetStopBitsLength(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_STOP)); +} + +/** + * @brief Configure Character frame format (Datawidth, Parity control, Stop Bits) + * @note Call of this function is equivalent to following function call sequence : + * - Data Width configuration using @ref LL_LPUART_SetDataWidth() function + * - Parity Control and mode configuration using @ref LL_LPUART_SetParity() function + * - Stop bits configuration using @ref LL_LPUART_SetStopBitsLength() function + * @rmtoll CR1 PS LL_LPUART_ConfigCharacter\n + * CR1 PCE LL_LPUART_ConfigCharacter\n + * CR1 M LL_LPUART_ConfigCharacter\n + * CR2 STOP LL_LPUART_ConfigCharacter + * @param LPUARTx LPUART Instance + * @param DataWidth This parameter can be one of the following values: + * @arg @ref LL_LPUART_DATAWIDTH_7B + * @arg @ref LL_LPUART_DATAWIDTH_8B + * @arg @ref LL_LPUART_DATAWIDTH_9B + * @param Parity This parameter can be one of the following values: + * @arg @ref LL_LPUART_PARITY_NONE + * @arg @ref LL_LPUART_PARITY_EVEN + * @arg @ref LL_LPUART_PARITY_ODD + * @param StopBits This parameter can be one of the following values: + * @arg @ref LL_LPUART_STOPBITS_1 + * @arg @ref LL_LPUART_STOPBITS_2 + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ConfigCharacter(USART_TypeDef *LPUARTx, uint32_t DataWidth, uint32_t Parity, + uint32_t StopBits) +{ + MODIFY_REG(LPUARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth); + MODIFY_REG(LPUARTx->CR2, USART_CR2_STOP, StopBits); +} + +/** + * @brief Configure TX/RX pins swapping setting. + * @rmtoll CR2 SWAP LL_LPUART_SetTXRXSwap + * @param LPUARTx LPUART Instance + * @param SwapConfig This parameter can be one of the following values: + * @arg @ref LL_LPUART_TXRX_STANDARD + * @arg @ref LL_LPUART_TXRX_SWAPPED + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetTXRXSwap(USART_TypeDef *LPUARTx, uint32_t SwapConfig) +{ + MODIFY_REG(LPUARTx->CR2, USART_CR2_SWAP, SwapConfig); +} + +/** + * @brief Retrieve TX/RX pins swapping configuration. + * @rmtoll CR2 SWAP LL_LPUART_GetTXRXSwap + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_TXRX_STANDARD + * @arg @ref LL_LPUART_TXRX_SWAPPED + */ +__STATIC_INLINE uint32_t LL_LPUART_GetTXRXSwap(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_SWAP)); +} + +/** + * @brief Configure RX pin active level logic + * @rmtoll CR2 RXINV LL_LPUART_SetRXPinLevel + * @param LPUARTx LPUART Instance + * @param PinInvMethod This parameter can be one of the following values: + * @arg @ref LL_LPUART_RXPIN_LEVEL_STANDARD + * @arg @ref LL_LPUART_RXPIN_LEVEL_INVERTED + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetRXPinLevel(USART_TypeDef *LPUARTx, uint32_t PinInvMethod) +{ + MODIFY_REG(LPUARTx->CR2, USART_CR2_RXINV, PinInvMethod); +} + +/** + * @brief Retrieve RX pin active level logic configuration + * @rmtoll CR2 RXINV LL_LPUART_GetRXPinLevel + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_RXPIN_LEVEL_STANDARD + * @arg @ref LL_LPUART_RXPIN_LEVEL_INVERTED + */ +__STATIC_INLINE uint32_t LL_LPUART_GetRXPinLevel(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_RXINV)); +} + +/** + * @brief Configure TX pin active level logic + * @rmtoll CR2 TXINV LL_LPUART_SetTXPinLevel + * @param LPUARTx LPUART Instance + * @param PinInvMethod This parameter can be one of the following values: + * @arg @ref LL_LPUART_TXPIN_LEVEL_STANDARD + * @arg @ref LL_LPUART_TXPIN_LEVEL_INVERTED + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetTXPinLevel(USART_TypeDef *LPUARTx, uint32_t PinInvMethod) +{ + MODIFY_REG(LPUARTx->CR2, USART_CR2_TXINV, PinInvMethod); +} + +/** + * @brief Retrieve TX pin active level logic configuration + * @rmtoll CR2 TXINV LL_LPUART_GetTXPinLevel + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_TXPIN_LEVEL_STANDARD + * @arg @ref LL_LPUART_TXPIN_LEVEL_INVERTED + */ +__STATIC_INLINE uint32_t LL_LPUART_GetTXPinLevel(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_TXINV)); +} + +/** + * @brief Configure Binary data logic. + * + * @note Allow to define how Logical data from the data register are send/received : + * either in positive/direct logic (1=H, 0=L) or in negative/inverse logic (1=L, 0=H) + * @rmtoll CR2 DATAINV LL_LPUART_SetBinaryDataLogic + * @param LPUARTx LPUART Instance + * @param DataLogic This parameter can be one of the following values: + * @arg @ref LL_LPUART_BINARY_LOGIC_POSITIVE + * @arg @ref LL_LPUART_BINARY_LOGIC_NEGATIVE + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetBinaryDataLogic(USART_TypeDef *LPUARTx, uint32_t DataLogic) +{ + MODIFY_REG(LPUARTx->CR2, USART_CR2_DATAINV, DataLogic); +} + +/** + * @brief Retrieve Binary data configuration + * @rmtoll CR2 DATAINV LL_LPUART_GetBinaryDataLogic + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_BINARY_LOGIC_POSITIVE + * @arg @ref LL_LPUART_BINARY_LOGIC_NEGATIVE + */ +__STATIC_INLINE uint32_t LL_LPUART_GetBinaryDataLogic(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_DATAINV)); +} + +/** + * @brief Configure transfer bit order (either Less or Most Significant Bit First) + * @note MSB First means data is transmitted/received with the MSB first, following the start bit. + * LSB First means data is transmitted/received with data bit 0 first, following the start bit. + * @rmtoll CR2 MSBFIRST LL_LPUART_SetTransferBitOrder + * @param LPUARTx LPUART Instance + * @param BitOrder This parameter can be one of the following values: + * @arg @ref LL_LPUART_BITORDER_LSBFIRST + * @arg @ref LL_LPUART_BITORDER_MSBFIRST + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetTransferBitOrder(USART_TypeDef *LPUARTx, uint32_t BitOrder) +{ + MODIFY_REG(LPUARTx->CR2, USART_CR2_MSBFIRST, BitOrder); +} + +/** + * @brief Return transfer bit order (either Less or Most Significant Bit First) + * @note MSB First means data is transmitted/received with the MSB first, following the start bit. + * LSB First means data is transmitted/received with data bit 0 first, following the start bit. + * @rmtoll CR2 MSBFIRST LL_LPUART_GetTransferBitOrder + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_BITORDER_LSBFIRST + * @arg @ref LL_LPUART_BITORDER_MSBFIRST + */ +__STATIC_INLINE uint32_t LL_LPUART_GetTransferBitOrder(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_MSBFIRST)); +} + +/** + * @brief Set Address of the LPUART node. + * @note This is used in multiprocessor communication during Mute mode or Stop mode, + * for wake up with address mark detection. + * @note 4bits address node is used when 4-bit Address Detection is selected in ADDM7. + * (b7-b4 should be set to 0) + * 8bits address node is used when 7-bit Address Detection is selected in ADDM7. + * (This is used in multiprocessor communication during Mute mode or Stop mode, + * for wake up with 7-bit address mark detection. + * The MSB of the character sent by the transmitter should be equal to 1. + * It may also be used for character detection during normal reception, + * Mute mode inactive (for example, end of block detection in ModBus protocol). + * In this case, the whole received character (8-bit) is compared to the ADD[7:0] + * value and CMF flag is set on match) + * @rmtoll CR2 ADD LL_LPUART_ConfigNodeAddress\n + * CR2 ADDM7 LL_LPUART_ConfigNodeAddress + * @param LPUARTx LPUART Instance + * @param AddressLen This parameter can be one of the following values: + * @arg @ref LL_LPUART_ADDRESS_DETECT_4B + * @arg @ref LL_LPUART_ADDRESS_DETECT_7B + * @param NodeAddress 4 or 7 bit Address of the LPUART node. + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ConfigNodeAddress(USART_TypeDef *LPUARTx, uint32_t AddressLen, uint32_t NodeAddress) +{ + MODIFY_REG(LPUARTx->CR2, USART_CR2_ADD | USART_CR2_ADDM7, + (uint32_t)(AddressLen | (NodeAddress << USART_CR2_ADD_Pos))); +} + +/** + * @brief Return 8 bit Address of the LPUART node as set in ADD field of CR2. + * @note If 4-bit Address Detection is selected in ADDM7, + * only 4bits (b3-b0) of returned value are relevant (b31-b4 are not relevant) + * If 7-bit Address Detection is selected in ADDM7, + * only 8bits (b7-b0) of returned value are relevant (b31-b8 are not relevant) + * @rmtoll CR2 ADD LL_LPUART_GetNodeAddress + * @param LPUARTx LPUART Instance + * @retval Address of the LPUART node (Value between Min_Data=0 and Max_Data=255) + */ +__STATIC_INLINE uint32_t LL_LPUART_GetNodeAddress(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_ADD) >> USART_CR2_ADD_Pos); +} + +/** + * @brief Return Length of Node Address used in Address Detection mode (7-bit or 4-bit) + * @rmtoll CR2 ADDM7 LL_LPUART_GetNodeAddressLen + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_ADDRESS_DETECT_4B + * @arg @ref LL_LPUART_ADDRESS_DETECT_7B + */ +__STATIC_INLINE uint32_t LL_LPUART_GetNodeAddressLen(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_ADDM7)); +} + +/** + * @brief Enable RTS HW Flow Control + * @rmtoll CR3 RTSE LL_LPUART_EnableRTSHWFlowCtrl + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableRTSHWFlowCtrl(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_RTSE); +} + +/** + * @brief Disable RTS HW Flow Control + * @rmtoll CR3 RTSE LL_LPUART_DisableRTSHWFlowCtrl + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableRTSHWFlowCtrl(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_RTSE); +} + +/** + * @brief Enable CTS HW Flow Control + * @rmtoll CR3 CTSE LL_LPUART_EnableCTSHWFlowCtrl + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableCTSHWFlowCtrl(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_CTSE); +} + +/** + * @brief Disable CTS HW Flow Control + * @rmtoll CR3 CTSE LL_LPUART_DisableCTSHWFlowCtrl + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableCTSHWFlowCtrl(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_CTSE); +} + +/** + * @brief Configure HW Flow Control mode (both CTS and RTS) + * @rmtoll CR3 RTSE LL_LPUART_SetHWFlowCtrl\n + * CR3 CTSE LL_LPUART_SetHWFlowCtrl + * @param LPUARTx LPUART Instance + * @param HardwareFlowControl This parameter can be one of the following values: + * @arg @ref LL_LPUART_HWCONTROL_NONE + * @arg @ref LL_LPUART_HWCONTROL_RTS + * @arg @ref LL_LPUART_HWCONTROL_CTS + * @arg @ref LL_LPUART_HWCONTROL_RTS_CTS + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetHWFlowCtrl(USART_TypeDef *LPUARTx, uint32_t HardwareFlowControl) +{ + MODIFY_REG(LPUARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl); +} + +/** + * @brief Return HW Flow Control configuration (both CTS and RTS) + * @rmtoll CR3 RTSE LL_LPUART_GetHWFlowCtrl\n + * CR3 CTSE LL_LPUART_GetHWFlowCtrl + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_HWCONTROL_NONE + * @arg @ref LL_LPUART_HWCONTROL_RTS + * @arg @ref LL_LPUART_HWCONTROL_CTS + * @arg @ref LL_LPUART_HWCONTROL_RTS_CTS + */ +__STATIC_INLINE uint32_t LL_LPUART_GetHWFlowCtrl(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE)); +} + +/** + * @brief Enable Overrun detection + * @rmtoll CR3 OVRDIS LL_LPUART_EnableOverrunDetect + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableOverrunDetect(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_OVRDIS); +} + +/** + * @brief Disable Overrun detection + * @rmtoll CR3 OVRDIS LL_LPUART_DisableOverrunDetect + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableOverrunDetect(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_OVRDIS); +} + +/** + * @brief Indicate if Overrun detection is enabled + * @rmtoll CR3 OVRDIS LL_LPUART_IsEnabledOverrunDetect + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledOverrunDetect(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_OVRDIS) != USART_CR3_OVRDIS) ? 1UL : 0UL); +} + +/** + * @brief Select event type for Wake UP Interrupt Flag (WUS[1:0] bits) + * @rmtoll CR3 WUS LL_LPUART_SetWKUPType + * @param LPUARTx LPUART Instance + * @param Type This parameter can be one of the following values: + * @arg @ref LL_LPUART_WAKEUP_ON_ADDRESS + * @arg @ref LL_LPUART_WAKEUP_ON_STARTBIT + * @arg @ref LL_LPUART_WAKEUP_ON_RXNE + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetWKUPType(USART_TypeDef *LPUARTx, uint32_t Type) +{ + MODIFY_REG(LPUARTx->CR3, USART_CR3_WUS, Type); +} + +/** + * @brief Return event type for Wake UP Interrupt Flag (WUS[1:0] bits) + * @rmtoll CR3 WUS LL_LPUART_GetWKUPType + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_WAKEUP_ON_ADDRESS + * @arg @ref LL_LPUART_WAKEUP_ON_STARTBIT + * @arg @ref LL_LPUART_WAKEUP_ON_RXNE + */ +__STATIC_INLINE uint32_t LL_LPUART_GetWKUPType(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_WUS)); +} + +/** + * @brief Configure LPUART BRR register for achieving expected Baud Rate value. + * + * @note Compute and set LPUARTDIV value in BRR Register (full BRR content) + * according to used Peripheral Clock and expected Baud Rate values + * @note Peripheral clock and Baud Rate values provided as function parameters should be valid + * (Baud rate value != 0). + * @note Provided that LPUARTx_BRR must be > = 0x300 and LPUART_BRR is 20-bit, + * a care should be taken when generating high baud rates using high PeriphClk + * values. PeriphClk must be in the range [3 x BaudRate, 4096 x BaudRate]. + * @rmtoll BRR BRR LL_LPUART_SetBaudRate + * @param LPUARTx LPUART Instance + * @param PeriphClk Peripheral Clock + * @param PrescalerValue This parameter can be one of the following values: + * @arg @ref LL_LPUART_PRESCALER_DIV1 + * @arg @ref LL_LPUART_PRESCALER_DIV2 + * @arg @ref LL_LPUART_PRESCALER_DIV4 + * @arg @ref LL_LPUART_PRESCALER_DIV6 + * @arg @ref LL_LPUART_PRESCALER_DIV8 + * @arg @ref LL_LPUART_PRESCALER_DIV10 + * @arg @ref LL_LPUART_PRESCALER_DIV12 + * @arg @ref LL_LPUART_PRESCALER_DIV16 + * @arg @ref LL_LPUART_PRESCALER_DIV32 + * @arg @ref LL_LPUART_PRESCALER_DIV64 + * @arg @ref LL_LPUART_PRESCALER_DIV128 + * @arg @ref LL_LPUART_PRESCALER_DIV256 + * @param BaudRate Baud Rate + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetBaudRate(USART_TypeDef *LPUARTx, uint32_t PeriphClk, uint32_t PrescalerValue, + uint32_t BaudRate) +{ + if (BaudRate != 0U) + { + LPUARTx->BRR = __LL_LPUART_DIV(PeriphClk, PrescalerValue, BaudRate); + } +} + +/** + * @brief Return current Baud Rate value, according to LPUARTDIV present in BRR register + * (full BRR content), and to used Peripheral Clock values + * @note In case of non-initialized or invalid value stored in BRR register, value 0 will be returned. + * @rmtoll BRR BRR LL_LPUART_GetBaudRate + * @param LPUARTx LPUART Instance + * @param PeriphClk Peripheral Clock + * @param PrescalerValue This parameter can be one of the following values: + * @arg @ref LL_LPUART_PRESCALER_DIV1 + * @arg @ref LL_LPUART_PRESCALER_DIV2 + * @arg @ref LL_LPUART_PRESCALER_DIV4 + * @arg @ref LL_LPUART_PRESCALER_DIV6 + * @arg @ref LL_LPUART_PRESCALER_DIV8 + * @arg @ref LL_LPUART_PRESCALER_DIV10 + * @arg @ref LL_LPUART_PRESCALER_DIV12 + * @arg @ref LL_LPUART_PRESCALER_DIV16 + * @arg @ref LL_LPUART_PRESCALER_DIV32 + * @arg @ref LL_LPUART_PRESCALER_DIV64 + * @arg @ref LL_LPUART_PRESCALER_DIV128 + * @arg @ref LL_LPUART_PRESCALER_DIV256 + * @retval Baud Rate + */ +__STATIC_INLINE uint32_t LL_LPUART_GetBaudRate(const USART_TypeDef *LPUARTx, uint32_t PeriphClk, + uint32_t PrescalerValue) +{ + uint32_t lpuartdiv; + uint32_t brrresult; + uint32_t periphclkpresc = (uint32_t)(PeriphClk / (LPUART_PRESCALER_TAB[(uint16_t)PrescalerValue])); + + lpuartdiv = LPUARTx->BRR & LPUART_BRR_MASK; + + if (lpuartdiv >= LPUART_BRR_MIN_VALUE) + { + brrresult = (uint32_t)(((uint64_t)(periphclkpresc) * LPUART_LPUARTDIV_FREQ_MUL) / lpuartdiv); + } + else + { + brrresult = 0x0UL; + } + + return (brrresult); +} + +/** + * @} + */ + +/** @defgroup LPUART_LL_EF_Configuration_HalfDuplex Configuration functions related to Half Duplex feature + * @{ + */ + +/** + * @brief Enable Single Wire Half-Duplex mode + * @rmtoll CR3 HDSEL LL_LPUART_EnableHalfDuplex + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableHalfDuplex(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_HDSEL); +} + +/** + * @brief Disable Single Wire Half-Duplex mode + * @rmtoll CR3 HDSEL LL_LPUART_DisableHalfDuplex + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableHalfDuplex(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_HDSEL); +} + +/** + * @brief Indicate if Single Wire Half-Duplex mode is enabled + * @rmtoll CR3 HDSEL LL_LPUART_IsEnabledHalfDuplex + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledHalfDuplex(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_HDSEL) == (USART_CR3_HDSEL)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup LPUART_LL_EF_Configuration_DE Configuration functions related to Driver Enable feature + * @{ + */ + +/** + * @brief Set DEDT (Driver Enable De-Assertion Time), Time value expressed on 5 bits ([4:0] bits). + * @rmtoll CR1 DEDT LL_LPUART_SetDEDeassertionTime + * @param LPUARTx LPUART Instance + * @param Time Value between Min_Data=0 and Max_Data=31 + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetDEDeassertionTime(USART_TypeDef *LPUARTx, uint32_t Time) +{ + MODIFY_REG(LPUARTx->CR1, USART_CR1_DEDT, Time << USART_CR1_DEDT_Pos); +} + +/** + * @brief Return DEDT (Driver Enable De-Assertion Time) + * @rmtoll CR1 DEDT LL_LPUART_GetDEDeassertionTime + * @param LPUARTx LPUART Instance + * @retval Time value expressed on 5 bits ([4:0] bits) : c + */ +__STATIC_INLINE uint32_t LL_LPUART_GetDEDeassertionTime(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_DEDT) >> USART_CR1_DEDT_Pos); +} + +/** + * @brief Set DEAT (Driver Enable Assertion Time), Time value expressed on 5 bits ([4:0] bits). + * @rmtoll CR1 DEAT LL_LPUART_SetDEAssertionTime + * @param LPUARTx LPUART Instance + * @param Time Value between Min_Data=0 and Max_Data=31 + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetDEAssertionTime(USART_TypeDef *LPUARTx, uint32_t Time) +{ + MODIFY_REG(LPUARTx->CR1, USART_CR1_DEAT, Time << USART_CR1_DEAT_Pos); +} + +/** + * @brief Return DEAT (Driver Enable Assertion Time) + * @rmtoll CR1 DEAT LL_LPUART_GetDEAssertionTime + * @param LPUARTx LPUART Instance + * @retval Time value expressed on 5 bits ([4:0] bits) : Time Value between Min_Data=0 and Max_Data=31 + */ +__STATIC_INLINE uint32_t LL_LPUART_GetDEAssertionTime(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_DEAT) >> USART_CR1_DEAT_Pos); +} + +/** + * @brief Enable Driver Enable (DE) Mode + * @rmtoll CR3 DEM LL_LPUART_EnableDEMode + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableDEMode(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_DEM); +} + +/** + * @brief Disable Driver Enable (DE) Mode + * @rmtoll CR3 DEM LL_LPUART_DisableDEMode + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableDEMode(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_DEM); +} + +/** + * @brief Indicate if Driver Enable (DE) Mode is enabled + * @rmtoll CR3 DEM LL_LPUART_IsEnabledDEMode + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledDEMode(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_DEM) == (USART_CR3_DEM)) ? 1UL : 0UL); +} + +/** + * @brief Select Driver Enable Polarity + * @rmtoll CR3 DEP LL_LPUART_SetDESignalPolarity + * @param LPUARTx LPUART Instance + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_LPUART_DE_POLARITY_HIGH + * @arg @ref LL_LPUART_DE_POLARITY_LOW + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetDESignalPolarity(USART_TypeDef *LPUARTx, uint32_t Polarity) +{ + MODIFY_REG(LPUARTx->CR3, USART_CR3_DEP, Polarity); +} + +/** + * @brief Return Driver Enable Polarity + * @rmtoll CR3 DEP LL_LPUART_GetDESignalPolarity + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_DE_POLARITY_HIGH + * @arg @ref LL_LPUART_DE_POLARITY_LOW + */ +__STATIC_INLINE uint32_t LL_LPUART_GetDESignalPolarity(const USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_DEP)); +} + +/** + * @} + */ + +/** @defgroup LPUART_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Check if the LPUART Parity Error Flag is set or not + * @rmtoll ISR PE LL_LPUART_IsActiveFlag_PE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_PE(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_PE) == (USART_ISR_PE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Framing Error Flag is set or not + * @rmtoll ISR FE LL_LPUART_IsActiveFlag_FE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_FE(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Noise error detected Flag is set or not + * @rmtoll ISR NE LL_LPUART_IsActiveFlag_NE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_NE(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART OverRun Error Flag is set or not + * @rmtoll ISR ORE LL_LPUART_IsActiveFlag_ORE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_ORE(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART IDLE line detected Flag is set or not + * @rmtoll ISR IDLE LL_LPUART_IsActiveFlag_IDLE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_IDLE(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL); +} + +/* Legacy define */ +#define LL_LPUART_IsActiveFlag_RXNE LL_LPUART_IsActiveFlag_RXNE_RXFNE + +/** + * @brief Check if the LPUART Read Data Register or LPUART RX FIFO Not Empty Flag is set or not + * @rmtoll ISR RXNE_RXFNE LL_LPUART_IsActiveFlag_RXNE_RXFNE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_RXNE_RXFNE(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Transmission Complete Flag is set or not + * @rmtoll ISR TC LL_LPUART_IsActiveFlag_TC + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_TC(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL); +} + +/* Legacy define */ +#define LL_LPUART_IsActiveFlag_TXE LL_LPUART_IsActiveFlag_TXE_TXFNF + +/** + * @brief Check if the LPUART Transmit Data Register Empty or LPUART TX FIFO Not Full Flag is set or not + * @rmtoll ISR TXE_TXFNF LL_LPUART_IsActiveFlag_TXE_TXFNF + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_TXE_TXFNF(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART CTS interrupt Flag is set or not + * @rmtoll ISR CTSIF LL_LPUART_IsActiveFlag_nCTS + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_nCTS(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_CTSIF) == (USART_ISR_CTSIF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART CTS Flag is set or not + * @rmtoll ISR CTS LL_LPUART_IsActiveFlag_CTS + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_CTS(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_CTS) == (USART_ISR_CTS)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Busy Flag is set or not + * @rmtoll ISR BUSY LL_LPUART_IsActiveFlag_BUSY + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_BUSY(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_BUSY) == (USART_ISR_BUSY)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Character Match Flag is set or not + * @rmtoll ISR CMF LL_LPUART_IsActiveFlag_CM + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_CM(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_CMF) == (USART_ISR_CMF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Send Break Flag is set or not + * @rmtoll ISR SBKF LL_LPUART_IsActiveFlag_SBK + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_SBK(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_SBKF) == (USART_ISR_SBKF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Receive Wake Up from mute mode Flag is set or not + * @rmtoll ISR RWU LL_LPUART_IsActiveFlag_RWU + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_RWU(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_RWU) == (USART_ISR_RWU)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Wake Up from stop mode Flag is set or not + * @rmtoll ISR WUF LL_LPUART_IsActiveFlag_WKUP + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_WKUP(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_WUF) == (USART_ISR_WUF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Transmit Enable Acknowledge Flag is set or not + * @rmtoll ISR TEACK LL_LPUART_IsActiveFlag_TEACK + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_TEACK(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Receive Enable Acknowledge Flag is set or not + * @rmtoll ISR REACK LL_LPUART_IsActiveFlag_REACK + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_REACK(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART TX FIFO Empty Flag is set or not + * @rmtoll ISR TXFE LL_LPUART_IsActiveFlag_TXFE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_TXFE(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_TXFE) == (USART_ISR_TXFE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART RX FIFO Full Flag is set or not + * @rmtoll ISR RXFF LL_LPUART_IsActiveFlag_RXFF + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_RXFF(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_RXFF) == (USART_ISR_RXFF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART TX FIFO Threshold Flag is set or not + * @rmtoll ISR TXFT LL_LPUART_IsActiveFlag_TXFT + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_TXFT(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_TXFT) == (USART_ISR_TXFT)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART RX FIFO Threshold Flag is set or not + * @rmtoll ISR RXFT LL_LPUART_IsActiveFlag_RXFT + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_RXFT(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_RXFT) == (USART_ISR_RXFT)) ? 1UL : 0UL); +} + +/** + * @brief Clear Parity Error Flag + * @rmtoll ICR PECF LL_LPUART_ClearFlag_PE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_PE(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_PECF); +} + +/** + * @brief Clear Framing Error Flag + * @rmtoll ICR FECF LL_LPUART_ClearFlag_FE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_FE(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_FECF); +} + +/** + * @brief Clear Noise detected Flag + * @rmtoll ICR NECF LL_LPUART_ClearFlag_NE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_NE(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_NECF); +} + +/** + * @brief Clear OverRun Error Flag + * @rmtoll ICR ORECF LL_LPUART_ClearFlag_ORE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_ORE(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_ORECF); +} + +/** + * @brief Clear IDLE line detected Flag + * @rmtoll ICR IDLECF LL_LPUART_ClearFlag_IDLE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_IDLE(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_IDLECF); +} + +/** + * @brief Clear Transmission Complete Flag + * @rmtoll ICR TCCF LL_LPUART_ClearFlag_TC + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_TC(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_TCCF); +} + +/** + * @brief Clear CTS Interrupt Flag + * @rmtoll ICR CTSCF LL_LPUART_ClearFlag_nCTS + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_nCTS(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_CTSCF); +} + +/** + * @brief Clear Character Match Flag + * @rmtoll ICR CMCF LL_LPUART_ClearFlag_CM + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_CM(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_CMCF); +} + +/** + * @brief Clear Wake Up from stop mode Flag + * @rmtoll ICR WUCF LL_LPUART_ClearFlag_WKUP + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_WKUP(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_WUCF); +} + +/** + * @} + */ + +/** @defgroup LPUART_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable IDLE Interrupt + * @rmtoll CR1 IDLEIE LL_LPUART_EnableIT_IDLE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_IDLE(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_IDLEIE); +} + +/* Legacy define */ +#define LL_LPUART_EnableIT_RXNE LL_LPUART_EnableIT_RXNE_RXFNE + +/** + * @brief Enable RX Not Empty and RX FIFO Not Empty Interrupt + * @rmtoll CR1 RXNEIE_RXFNEIE LL_LPUART_EnableIT_RXNE_RXFNE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_RXNE_RXFNE(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_RXNEIE_RXFNEIE); +} + +/** + * @brief Enable Transmission Complete Interrupt + * @rmtoll CR1 TCIE LL_LPUART_EnableIT_TC + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_TC(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_TCIE); +} + +/* Legacy define */ +#define LL_LPUART_EnableIT_TXE LL_LPUART_EnableIT_TXE_TXFNF + +/** + * @brief Enable TX Empty and TX FIFO Not Full Interrupt + * @rmtoll CR1 TXEIE_TXFNFIE LL_LPUART_EnableIT_TXE_TXFNF + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_TXE_TXFNF(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_TXEIE_TXFNFIE); +} + +/** + * @brief Enable Parity Error Interrupt + * @rmtoll CR1 PEIE LL_LPUART_EnableIT_PE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_PE(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_PEIE); +} + +/** + * @brief Enable Character Match Interrupt + * @rmtoll CR1 CMIE LL_LPUART_EnableIT_CM + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_CM(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_CMIE); +} + +/** + * @brief Enable TX FIFO Empty Interrupt + * @rmtoll CR1 TXFEIE LL_LPUART_EnableIT_TXFE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_TXFE(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_TXFEIE); +} + +/** + * @brief Enable RX FIFO Full Interrupt + * @rmtoll CR1 RXFFIE LL_LPUART_EnableIT_RXFF + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_RXFF(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_RXFFIE); +} + +/** + * @brief Enable Error Interrupt + * @note When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a framing + * error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the LPUARTx_ISR register). + * - 0: Interrupt is inhibited + * - 1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the LPUARTx_ISR register. + * @rmtoll CR3 EIE LL_LPUART_EnableIT_ERROR + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_ERROR(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_EIE); +} + +/** + * @brief Enable CTS Interrupt + * @rmtoll CR3 CTSIE LL_LPUART_EnableIT_CTS + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_CTS(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_CTSIE); +} + +/** + * @brief Enable Wake Up from Stop Mode Interrupt + * @rmtoll CR3 WUFIE LL_LPUART_EnableIT_WKUP + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_WKUP(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_WUFIE); +} + +/** + * @brief Enable TX FIFO Threshold Interrupt + * @rmtoll CR3 TXFTIE LL_LPUART_EnableIT_TXFT + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_TXFT(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_TXFTIE); +} + +/** + * @brief Enable RX FIFO Threshold Interrupt + * @rmtoll CR3 RXFTIE LL_LPUART_EnableIT_RXFT + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_RXFT(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_RXFTIE); +} + +/** + * @brief Disable IDLE Interrupt + * @rmtoll CR1 IDLEIE LL_LPUART_DisableIT_IDLE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_IDLE(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_IDLEIE); +} + +/* Legacy define */ +#define LL_LPUART_DisableIT_RXNE LL_LPUART_DisableIT_RXNE_RXFNE + +/** + * @brief Disable RX Not Empty and RX FIFO Not Empty Interrupt + * @rmtoll CR1 RXNEIE_RXFNEIE LL_LPUART_DisableIT_RXNE_RXFNE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_RXNE_RXFNE(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_RXNEIE_RXFNEIE); +} + +/** + * @brief Disable Transmission Complete Interrupt + * @rmtoll CR1 TCIE LL_LPUART_DisableIT_TC + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_TC(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_TCIE); +} + +/* Legacy define */ +#define LL_LPUART_DisableIT_TXE LL_LPUART_DisableIT_TXE_TXFNF + +/** + * @brief Disable TX Empty and TX FIFO Not Full Interrupt + * @rmtoll CR1 TXEIE_TXFNFIE LL_LPUART_DisableIT_TXE_TXFNF + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_TXE_TXFNF(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_TXEIE_TXFNFIE); +} + +/** + * @brief Disable Parity Error Interrupt + * @rmtoll CR1 PEIE LL_LPUART_DisableIT_PE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_PE(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_PEIE); +} + +/** + * @brief Disable Character Match Interrupt + * @rmtoll CR1 CMIE LL_LPUART_DisableIT_CM + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_CM(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_CMIE); +} + +/** + * @brief Disable TX FIFO Empty Interrupt + * @rmtoll CR1 TXFEIE LL_LPUART_DisableIT_TXFE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_TXFE(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_TXFEIE); +} + +/** + * @brief Disable RX FIFO Full Interrupt + * @rmtoll CR1 RXFFIE LL_LPUART_DisableIT_RXFF + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_RXFF(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR1, USART_CR1_RXFFIE); +} + +/** + * @brief Disable Error Interrupt + * @note When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a framing + * error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the LPUARTx_ISR register). + * - 0: Interrupt is inhibited + * - 1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the LPUARTx_ISR register. + * @rmtoll CR3 EIE LL_LPUART_DisableIT_ERROR + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_ERROR(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR3, USART_CR3_EIE); +} + +/** + * @brief Disable CTS Interrupt + * @rmtoll CR3 CTSIE LL_LPUART_DisableIT_CTS + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_CTS(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR3, USART_CR3_CTSIE); +} + +/** + * @brief Disable Wake Up from Stop Mode Interrupt + * @rmtoll CR3 WUFIE LL_LPUART_DisableIT_WKUP + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_WKUP(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR3, USART_CR3_WUFIE); +} + +/** + * @brief Disable TX FIFO Threshold Interrupt + * @rmtoll CR3 TXFTIE LL_LPUART_DisableIT_TXFT + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_TXFT(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR3, USART_CR3_TXFTIE); +} + +/** + * @brief Disable RX FIFO Threshold Interrupt + * @rmtoll CR3 RXFTIE LL_LPUART_DisableIT_RXFT + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_RXFT(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR3, USART_CR3_RXFTIE); +} + +/** + * @brief Check if the LPUART IDLE Interrupt source is enabled or disabled. + * @rmtoll CR1 IDLEIE LL_LPUART_IsEnabledIT_IDLE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_IDLE(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL); +} + +/* Legacy define */ +#define LL_LPUART_IsEnabledIT_RXNE LL_LPUART_IsEnabledIT_RXNE_RXFNE + +/** + * @brief Check if the LPUART RX Not Empty and LPUART RX FIFO Not Empty Interrupt is enabled or disabled. + * @rmtoll CR1 RXNEIE_RXFNEIE LL_LPUART_IsEnabledIT_RXNE_RXFNE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_RXNE_RXFNE(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Transmission Complete Interrupt is enabled or disabled. + * @rmtoll CR1 TCIE LL_LPUART_IsEnabledIT_TC + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_TC(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE)) ? 1UL : 0UL); +} + +/* Legacy define */ +#define LL_LPUART_IsEnabledIT_TXE LL_LPUART_IsEnabledIT_TXE_TXFNF + +/** + * @brief Check if the LPUART TX Empty and LPUART TX FIFO Not Full Interrupt is enabled or disabled + * @rmtoll CR1 TXEIE_TXFNFIE LL_LPUART_IsEnabledIT_TXE_TXFNF + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_TXE_TXFNF(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Parity Error Interrupt is enabled or disabled. + * @rmtoll CR1 PEIE LL_LPUART_IsEnabledIT_PE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_PE(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_PEIE) == (USART_CR1_PEIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Character Match Interrupt is enabled or disabled. + * @rmtoll CR1 CMIE LL_LPUART_IsEnabledIT_CM + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_CM(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_CMIE) == (USART_CR1_CMIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART TX FIFO Empty Interrupt is enabled or disabled + * @rmtoll CR1 TXFEIE LL_LPUART_IsEnabledIT_TXFE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_TXFE(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_TXFEIE) == (USART_CR1_TXFEIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART RX FIFO Full Interrupt is enabled or disabled + * @rmtoll CR1 RXFFIE LL_LPUART_IsEnabledIT_RXFF + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_RXFF(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_RXFFIE) == (USART_CR1_RXFFIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Error Interrupt is enabled or disabled. + * @rmtoll CR3 EIE LL_LPUART_IsEnabledIT_ERROR + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_ERROR(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART CTS Interrupt is enabled or disabled. + * @rmtoll CR3 CTSIE LL_LPUART_IsEnabledIT_CTS + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_CTS(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_CTSIE) == (USART_CR3_CTSIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Wake Up from Stop Mode Interrupt is enabled or disabled. + * @rmtoll CR3 WUFIE LL_LPUART_IsEnabledIT_WKUP + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_WKUP(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_WUFIE) == (USART_CR3_WUFIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if LPUART TX FIFO Threshold Interrupt is enabled or disabled + * @rmtoll CR3 TXFTIE LL_LPUART_IsEnabledIT_TXFT + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_TXFT(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_TXFTIE) == (USART_CR3_TXFTIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if LPUART RX FIFO Threshold Interrupt is enabled or disabled + * @rmtoll CR3 RXFTIE LL_LPUART_IsEnabledIT_RXFT + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_RXFT(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_RXFTIE) == (USART_CR3_RXFTIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup LPUART_LL_EF_DMA_Management DMA_Management + * @{ + */ + +/** + * @brief Enable DMA Mode for reception + * @rmtoll CR3 DMAR LL_LPUART_EnableDMAReq_RX + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableDMAReq_RX(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_DMAR); +} + +/** + * @brief Disable DMA Mode for reception + * @rmtoll CR3 DMAR LL_LPUART_DisableDMAReq_RX + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableDMAReq_RX(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR3, USART_CR3_DMAR); +} + +/** + * @brief Check if DMA Mode is enabled for reception + * @rmtoll CR3 DMAR LL_LPUART_IsEnabledDMAReq_RX + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledDMAReq_RX(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_DMAR) == (USART_CR3_DMAR)) ? 1UL : 0UL); +} + +/** + * @brief Enable DMA Mode for transmission + * @rmtoll CR3 DMAT LL_LPUART_EnableDMAReq_TX + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableDMAReq_TX(USART_TypeDef *LPUARTx) +{ + ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_DMAT); +} + +/** + * @brief Disable DMA Mode for transmission + * @rmtoll CR3 DMAT LL_LPUART_DisableDMAReq_TX + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableDMAReq_TX(USART_TypeDef *LPUARTx) +{ + ATOMIC_CLEAR_BIT(LPUARTx->CR3, USART_CR3_DMAT); +} + +/** + * @brief Check if DMA Mode is enabled for transmission + * @rmtoll CR3 DMAT LL_LPUART_IsEnabledDMAReq_TX + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledDMAReq_TX(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_DMAT) == (USART_CR3_DMAT)) ? 1UL : 0UL); +} + +/** + * @brief Enable DMA Disabling on Reception Error + * @rmtoll CR3 DDRE LL_LPUART_EnableDMADeactOnRxErr + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableDMADeactOnRxErr(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_DDRE); +} + +/** + * @brief Disable DMA Disabling on Reception Error + * @rmtoll CR3 DDRE LL_LPUART_DisableDMADeactOnRxErr + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableDMADeactOnRxErr(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_DDRE); +} + +/** + * @brief Indicate if DMA Disabling on Reception Error is disabled + * @rmtoll CR3 DDRE LL_LPUART_IsEnabledDMADeactOnRxErr + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledDMADeactOnRxErr(const USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_DDRE) == (USART_CR3_DDRE)) ? 1UL : 0UL); +} + +/** + * @brief Get the LPUART data register address used for DMA transfer + * @rmtoll RDR RDR LL_LPUART_DMA_GetRegAddr\n + * @rmtoll TDR TDR LL_LPUART_DMA_GetRegAddr + * @param LPUARTx LPUART Instance + * @param Direction This parameter can be one of the following values: + * @arg @ref LL_LPUART_DMA_REG_DATA_TRANSMIT + * @arg @ref LL_LPUART_DMA_REG_DATA_RECEIVE + * @retval Address of data register + */ +__STATIC_INLINE uint32_t LL_LPUART_DMA_GetRegAddr(const USART_TypeDef *LPUARTx, uint32_t Direction) +{ + uint32_t data_reg_addr; + + if (Direction == LL_LPUART_DMA_REG_DATA_TRANSMIT) + { + /* return address of TDR register */ + data_reg_addr = (uint32_t) &(LPUARTx->TDR); + } + else + { + /* return address of RDR register */ + data_reg_addr = (uint32_t) &(LPUARTx->RDR); + } + + return data_reg_addr; +} + +/** + * @} + */ + +/** @defgroup LPUART_LL_EF_Data_Management Data_Management + * @{ + */ + +/** + * @brief Read Receiver Data register (Receive Data value, 8 bits) + * @rmtoll RDR RDR LL_LPUART_ReceiveData8 + * @param LPUARTx LPUART Instance + * @retval Time Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint8_t LL_LPUART_ReceiveData8(const USART_TypeDef *LPUARTx) +{ + return (uint8_t)(READ_BIT(LPUARTx->RDR, USART_RDR_RDR) & 0xFFU); +} + +/** + * @brief Read Receiver Data register (Receive Data value, 9 bits) + * @rmtoll RDR RDR LL_LPUART_ReceiveData9 + * @param LPUARTx LPUART Instance + * @retval Time Value between Min_Data=0x00 and Max_Data=0x1FF + */ +__STATIC_INLINE uint16_t LL_LPUART_ReceiveData9(const USART_TypeDef *LPUARTx) +{ + return (uint16_t)(READ_BIT(LPUARTx->RDR, USART_RDR_RDR)); +} + +/** + * @brief Write in Transmitter Data Register (Transmit Data value, 8 bits) + * @rmtoll TDR TDR LL_LPUART_TransmitData8 + * @param LPUARTx LPUART Instance + * @param Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_LPUART_TransmitData8(USART_TypeDef *LPUARTx, uint8_t Value) +{ + LPUARTx->TDR = Value; +} + +/** + * @brief Write in Transmitter Data Register (Transmit Data value, 9 bits) + * @rmtoll TDR TDR LL_LPUART_TransmitData9 + * @param LPUARTx LPUART Instance + * @param Value between Min_Data=0x00 and Max_Data=0x1FF + * @retval None + */ +__STATIC_INLINE void LL_LPUART_TransmitData9(USART_TypeDef *LPUARTx, uint16_t Value) +{ + LPUARTx->TDR = Value & 0x1FFUL; +} + +/** + * @} + */ + +/** @defgroup LPUART_LL_EF_Execution Execution + * @{ + */ + +/** + * @brief Request Break sending + * @rmtoll RQR SBKRQ LL_LPUART_RequestBreakSending + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_RequestBreakSending(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->RQR, (uint16_t)USART_RQR_SBKRQ); +} + +/** + * @brief Put LPUART in mute mode and set the RWU flag + * @rmtoll RQR MMRQ LL_LPUART_RequestEnterMuteMode + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_RequestEnterMuteMode(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->RQR, (uint16_t)USART_RQR_MMRQ); +} + +/** + * @brief Request a Receive Data and FIFO flush + * @note Allows to discard the received data without reading them, and avoid an overrun + * condition. + * @rmtoll RQR RXFRQ LL_LPUART_RequestRxDataFlush + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_RequestRxDataFlush(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->RQR, (uint16_t)USART_RQR_RXFRQ); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup LPUART_LL_EF_Init Initialization and de-initialization functions + * @{ + */ +ErrorStatus LL_LPUART_DeInit(const USART_TypeDef *LPUARTx); +ErrorStatus LL_LPUART_Init(USART_TypeDef *LPUARTx, const LL_LPUART_InitTypeDef *LPUART_InitStruct); +void LL_LPUART_StructInit(LL_LPUART_InitTypeDef *LPUART_InitStruct); +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* LPUART1 || LPUART2 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_LPUART_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_pwr.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_pwr.h new file mode 100644 index 0000000..f739042 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_pwr.h @@ -0,0 +1,1526 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_pwr.h + * @author MCD Application Team + * @brief Header file of PWR LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_PWR_H +#define STM32G0xx_LL_PWR_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined(PWR) + +/** @defgroup PWR_LL PWR + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup PWR_LL_Exported_Constants PWR Exported Constants + * @{ + */ + +/** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_PWR_WriteReg function + * @{ + */ +#define LL_PWR_SCR_CSBF PWR_SCR_CSBF +#define LL_PWR_SCR_CWUF PWR_SCR_CWUF +#define LL_PWR_SCR_CWUF6 PWR_SCR_CWUF6 +#define LL_PWR_SCR_CWUF5 PWR_SCR_CWUF5 +#define LL_PWR_SCR_CWUF4 PWR_SCR_CWUF4 +#if defined(PWR_CR3_EWUP3) +#define LL_PWR_SCR_CWUF3 PWR_SCR_CWUF3 +#endif /* PWR_CR3_EWUP3 */ +#define LL_PWR_SCR_CWUF2 PWR_SCR_CWUF2 +#define LL_PWR_SCR_CWUF1 PWR_SCR_CWUF1 +/** + * @} + */ + +/** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_PWR_ReadReg function + * @{ + */ +#define LL_PWR_SR1_WUFI PWR_SR1_WUFI +#define LL_PWR_SR1_SBF PWR_SR1_SBF +#define LL_PWR_SR1_WUF6 PWR_SR1_WUF6 +#define LL_PWR_SR1_WUF5 PWR_SR1_WUF5 +#define LL_PWR_SR1_WUF4 PWR_SR1_WUF4 +#if defined(PWR_CR3_EWUP3) +#define LL_PWR_SR1_WUF3 PWR_SR1_WUF3 +#endif /* PWR_CR3_EWUP3 */ +#define LL_PWR_SR1_WUF2 PWR_SR1_WUF2 +#define LL_PWR_SR1_WUF1 PWR_SR1_WUF1 +#if defined(PWR_SR2_PVDO) +#define LL_PWR_SR2_PVDO PWR_SR2_PVDO +#endif /* PWR_SR2_PVDO */ +#define LL_PWR_SR2_VOSF PWR_SR2_VOSF +#define LL_PWR_SR2_REGLPF PWR_SR2_REGLPF +#define LL_PWR_SR2_REGLPS PWR_SR2_REGLPS +/** + * @} + */ + +/** @defgroup PWR_LL_EC_REGU_VOLTAGE REGU VOLTAGE + * @{ + */ +#define LL_PWR_REGU_VOLTAGE_SCALE1 PWR_CR1_VOS_0 +#define LL_PWR_REGU_VOLTAGE_SCALE2 PWR_CR1_VOS_1 +/** + * @} + */ + +/** @defgroup PWR_LL_EC_MODE_PWR MODE PWR + * @{ + */ +#define LL_PWR_MODE_STOP0 (0x00000000UL) +#define LL_PWR_MODE_STOP1 (PWR_CR1_LPMS_0) +#define LL_PWR_MODE_STANDBY (PWR_CR1_LPMS_1|PWR_CR1_LPMS_0) +#if defined (PWR_CR1_LPMS_2) +#define LL_PWR_MODE_SHUTDOWN (PWR_CR1_LPMS_2) +#endif /* PWR_CR1_LPMS_2 */ +/** + * @} + */ + +#if defined(PWR_CR2_PVDE) +/** @defgroup PWR_LL_EC_PVDLEVEL PVDLEVEL + * @{ + */ +#define LL_PWR_PVDLLEVEL_0 0x000000000u /* VPVD0 > 2.05 V */ +#define LL_PWR_PVDLLEVEL_1 (PWR_CR2_PVDFT_0) /* VPVD0 > 2.2 V */ +#define LL_PWR_PVDLLEVEL_2 (PWR_CR2_PVDFT_1) /* VPVD1 > 2.36 V */ +#define LL_PWR_PVDLLEVEL_3 (PWR_CR2_PVDFT_1 | PWR_CR2_PVDFT_0) /* VPVD2 > 2.52 V */ +#define LL_PWR_PVDLLEVEL_4 (PWR_CR2_PVDFT_2) /* VPVD3 > 2.64 V */ +#define LL_PWR_PVDLLEVEL_5 (PWR_CR2_PVDFT_2 | PWR_CR2_PVDFT_0) /* VPVD4 > 2.81 V */ +#define LL_PWR_PVDLLEVEL_6 (PWR_CR2_PVDFT_2 | PWR_CR2_PVDFT_1) /* VPVD5 > 2.91 V */ + +#define LL_PWR_PVDHLEVEL_0 0x00000000u /* VPDD0 > 2.15 V */ +#define LL_PWR_PVDHLEVEL_1 (PWR_CR2_PVDRT_0) /* VPVD1 > 2.3 V */ +#define LL_PWR_PVDHLEVEL_2 (PWR_CR2_PVDRT_1) /* VPVD1 > 2.46 V */ +#define LL_PWR_PVDHLEVEL_3 (PWR_CR2_PVDRT_1 | PWR_CR2_PVDRT_0) /* VPVD2 > 2.62 V */ +#define LL_PWR_PVDHLEVEL_4 (PWR_CR2_PVDRT_2) /* VPVD3 > 2.74 V */ +#define LL_PWR_PVDHLEVEL_5 (PWR_CR2_PVDRT_2 | PWR_CR2_PVDRT_0) /* VPVD4 > 2.91 V */ +#define LL_PWR_PVDHLEVEL_6 (PWR_CR2_PVDRT_2 | PWR_CR2_PVDRT_1) /* VPVD5 > 3.01 V */ +#define LL_PWR_PVDHLEVEL_7 (PWR_CR2_PVDRT_2 | PWR_CR2_PVDRT_1 | PWR_CR2_PVDRT_0) /* External input analog voltage (Compare internally to VREFINT) */ +/** + * @} + */ +#endif /* PWR_CR2_PVDE */ + +#if defined(PWR_PVM_SUPPORT) +/** @defgroup PWR_LL_EC_PVM_IP PVM_IP + * @{ + */ +#define LL_PWR_PVM_USB PWR_CR2_PVMEN_USB /*!< Peripheral Voltage Monitoring enable for USB peripheral: Enable to keep the USB peripheral voltage monitoring under control (power domain Vddio2) */ +/** + * @} + */ +#endif /* PWR_PVM_SUPPORT */ + +/** @defgroup PWR_LL_EC_WAKEUP WAKEUP + * @{ + */ +#define LL_PWR_WAKEUP_PIN1 (PWR_CR3_EWUP1) +#define LL_PWR_WAKEUP_PIN2 (PWR_CR3_EWUP2) +#if defined(PWR_CR3_EWUP3) +#define LL_PWR_WAKEUP_PIN3 (PWR_CR3_EWUP3) +#endif /* PWR_CR3_EWUP3 */ +#define LL_PWR_WAKEUP_PIN4 (PWR_CR3_EWUP4) +#if defined(PWR_CR3_EWUP5) +#define LL_PWR_WAKEUP_PIN5 (PWR_CR3_EWUP5) +#endif /* PWR_CR3_EWUP5 */ +#define LL_PWR_WAKEUP_PIN6 (PWR_CR3_EWUP6) +/** + * @} + */ + +/** @defgroup PWR_LL_EC_BATT_CHARG_RESISTOR BATT CHARG RESISTOR + * @{ + */ +#define LL_PWR_BATTCHARG_RESISTOR_5K 0x000000000u +#define LL_PWR_BATTCHARG_RESISTOR_1_5K (PWR_CR4_VBRS) +/** + * @} + */ + +/** @defgroup PWR_LL_EC_GPIO GPIO + * @{ + */ +#define LL_PWR_GPIO_A ((uint32_t)(&(PWR->PUCRA))) +#define LL_PWR_GPIO_B ((uint32_t)(&(PWR->PUCRB))) +#define LL_PWR_GPIO_C ((uint32_t)(&(PWR->PUCRC))) +#define LL_PWR_GPIO_D ((uint32_t)(&(PWR->PUCRD))) +#if defined(GPIOE) +#define LL_PWR_GPIO_E ((uint32_t)(&(PWR->PUCRE))) +#endif /* GPIOE */ +#define LL_PWR_GPIO_F ((uint32_t)(&(PWR->PUCRF))) +/** + * @} + */ + +/** @defgroup PWR_LL_EC_GPIO_BIT GPIO BIT + * @{ + */ +#define LL_PWR_GPIO_BIT_0 0x00000001u +#define LL_PWR_GPIO_BIT_1 0x00000002u +#define LL_PWR_GPIO_BIT_2 0x00000004u +#define LL_PWR_GPIO_BIT_3 0x00000008u +#define LL_PWR_GPIO_BIT_4 0x00000010u +#define LL_PWR_GPIO_BIT_5 0x00000020u +#define LL_PWR_GPIO_BIT_6 0x00000040u +#define LL_PWR_GPIO_BIT_7 0x00000080u +#define LL_PWR_GPIO_BIT_8 0x00000100u +#define LL_PWR_GPIO_BIT_9 0x00000200u +#define LL_PWR_GPIO_BIT_10 0x00000400u +#define LL_PWR_GPIO_BIT_11 0x00000800u +#define LL_PWR_GPIO_BIT_12 0x00001000u +#define LL_PWR_GPIO_BIT_13 0x00002000u +#define LL_PWR_GPIO_BIT_14 0x00004000u +#define LL_PWR_GPIO_BIT_15 0x00008000u +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup PWR_LL_Exported_Macros PWR Exported Macros + * @{ + */ + +/** @defgroup PWR_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in PWR register + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) + +/** + * @brief Read a value in PWR register + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__) +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup PWR_LL_Exported_Functions PWR Exported Functions + * @{ + */ + +/** @defgroup PWR_LL_EF_Configuration Configuration + * @{ + */ +/** + * @brief Set the main internal regulator output voltage + * @rmtoll CR1 VOS LL_PWR_SetRegulVoltageScaling + * @param VoltageScaling This parameter can be one of the following values: + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1 + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling) +{ + MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling); +} + +/** + * @brief Get the main internal regulator output voltage + * @rmtoll CR1 VOS LL_PWR_GetRegulVoltageScaling + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1 + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2 + */ +__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void) +{ + return (READ_BIT(PWR->CR1, PWR_CR1_VOS)); +} + +/** + * @brief Switch the regulator from main mode to low-power mode + * @rmtoll CR1 LPR LL_PWR_EnableLowPowerRunMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableLowPowerRunMode(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_LPR); +} + +/** + * @brief Switch the regulator from low-power mode to main mode + * @rmtoll CR1 LPR LL_PWR_DisableLowPowerRunMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableLowPowerRunMode(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_LPR); +} + +/** + * @brief Check if the regulator is in low-power mode + * @rmtoll CR1 LPR LL_PWR_IsEnabledLowPowerRunMode + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRunMode(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_LPR) == (PWR_CR1_LPR)) ? 1UL : 0UL); +} + +/** + * @brief Switch from run main mode to run low-power mode. + * @rmtoll CR1 LPR LL_PWR_EnterLowPowerRunMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnterLowPowerRunMode(void) +{ + LL_PWR_EnableLowPowerRunMode(); +} + +/** + * @brief Switch from run main mode to low-power mode. + * @rmtoll CR1 LPR LL_PWR_ExitLowPowerRunMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_ExitLowPowerRunMode(void) +{ + LL_PWR_DisableLowPowerRunMode(); +} + +/** + * @brief Enable access to the backup domain + * @rmtoll CR1 DBP LL_PWR_EnableBkUpAccess + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_DBP); +} + +/** + * @brief Disable access to the backup domain + * @rmtoll CR1 DBP LL_PWR_DisableBkUpAccess + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableBkUpAccess(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_DBP); +} + +/** + * @brief Check if the backup domain is enabled + * @rmtoll CR1 DBP LL_PWR_IsEnabledBkUpAccess + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL); +} + +/** + * @brief Enable Flash Power-down mode during low power sleep mode + * @rmtoll CR1 CFIPD_SLP LL_PWR_EnableFlashPowerDownInLPSleep + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableFlashPowerDownInLPSleep(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_FPD_LPSLP); +} + +/** + * @brief Disable Flash Power-down mode during Low power sleep mode + * @rmtoll CR1 CFIPD_SLP LL_PWR_DisableFlashPowerDownInLPSleep + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableFlashPowerDownInLPSleep(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_FPD_LPSLP); +} + +/** + * @brief Check if flash power-down mode during low power sleep mode domain is enabled + * @rmtoll CR1 CFIPD_SLP LL_PWR_IsEnableFlashPowerDownInLPSleep + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnableFlashPowerDownInLPSleep(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_FPD_LPSLP) == (PWR_CR1_FPD_LPSLP)) ? 1UL : 0UL); +} + +/** + * @brief Enable Flash Power-down mode during low power run mode + * @rmtoll CR1 CFIPD_RUN LL_PWR_EnableFlashPowerDownInLPRun + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableFlashPowerDownInLPRun(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_FPD_LPRUN); +} + +/** + * @brief Disable Flash Power-down mode during Low power run mode + * @rmtoll CR1 CFIPD_RUN LL_PWR_DisableFlashPowerDownInLPRun + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableFlashPowerDownInLPRun(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_FPD_LPRUN); +} + +/** + * @brief Check if flash power-down mode during low power run mode domain is enabled + * @rmtoll CR1 CFIPD_RUN LL_PWR_IsEnableFlashPowerDownInLPRun + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnableFlashPowerDownInLPRun(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_FPD_LPRUN) == (PWR_CR1_FPD_LPRUN)) ? 1UL : 0UL); +} + +/** + * @brief Enable Flash Power-down mode during stop mode + * @rmtoll CR1 CFIPD_STOP LL_PWR_EnableFlashPowerDownInStop + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableFlashPowerDownInStop(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_FPD_STOP); +} + +/** + * @brief Disable Flash Power-down mode during stop mode + * @rmtoll CR1 CFIPD_STOP LL_PWR_DisableFlashPowerDownInStop + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableFlashPowerDownInStop(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_FPD_STOP); +} + +/** + * @brief Check if flash power-down mode during stop mode domain is enabled + * @rmtoll CR1 CFIPD_STOP LL_PWR_IsEnableFlashPowerDownInStop + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnableFlashPowerDownInStop(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_FPD_STOP) == (PWR_CR1_FPD_STOP)) ? 1UL : 0UL); +} + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) +/** + * @brief Enable VDDIO2 supply + * @rmtoll CR2 IOSV LL_PWR_EnableVddIO2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableVddIO2(void) +{ + SET_BIT(PWR->CR2, PWR_CR2_IOSV); +} + +/** + * @brief Disable VDDIO2 supply + * @rmtoll CR2 IOSV LL_PWR_DisableVddIO2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableVddIO2(void) +{ + CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV); +} + +/** + * @brief Check if VDDIO2 supply is enabled + * @rmtoll CR2 IOSV LL_PWR_IsEnabledVddIO2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledVddIO2(void) +{ + return ((READ_BIT(PWR->CR2, PWR_CR2_IOSV) == (PWR_CR2_IOSV)) ? 1UL : 0UL); +} + +/** + * @brief Enable VDDUSB supply + * @rmtoll CR2 USV LL_PWR_EnableVddUSB + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableVddUSB(void) +{ + SET_BIT(PWR->CR2, PWR_CR2_USV); +} + +/** + * @brief Disable VDDUSB supply + * @rmtoll CR2 USV LL_PWR_DisableVddUSB + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableVddUSB(void) +{ + CLEAR_BIT(PWR->CR2, PWR_CR2_USV); +} + +/** + * @brief Check if VDDUSB supply is enabled + * @rmtoll CR2 USV LL_PWR_IsEnabledVddUSB + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledVddUSB(void) +{ + return ((READ_BIT(PWR->CR2, PWR_CR2_USV) == (PWR_CR2_USV)) ? 1UL : 0UL); +} +#endif /* STM32G0C1xx || STM32G0B1xx */ + +#if defined (PWR_PVM_SUPPORT) +/** + * @brief Enable the Power Voltage Monitoring on a peripheral + * @rmtoll CR2 PVMUSB LL_PWR_EnablePVM + * @param PeriphVoltage This parameter can be one of the following values: + * @arg @ref LL_PWR_PVM_USB (*) + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnablePVM(uint32_t PeriphVoltage) +{ + SET_BIT(PWR->CR2, PeriphVoltage); +} + +/** + * @brief Disable the Power Voltage Monitoring on a peripheral + * @rmtoll CR2 PVMUSB LL_PWR_DisablePVM + * @param PeriphVoltage This parameter can be one of the following values: + * @arg @ref LL_PWR_PVM_USB (*) + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisablePVM(uint32_t PeriphVoltage) +{ + CLEAR_BIT(PWR->CR2, PeriphVoltage); +} + +/** + * @brief Check if Power Voltage Monitoring is enabled on a peripheral + * @rmtoll CR2 PVMUSB LL_PWR_IsEnabledPVM + * @param PeriphVoltage This parameter can be one of the following values: + * @arg @ref LL_PWR_PVM_USB (*) + * + * (*) value not defined in all devices + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledPVM(uint32_t PeriphVoltage) +{ + return ((READ_BIT(PWR->CR2, PeriphVoltage) == (PeriphVoltage)) ? 1UL : 0UL); +} +#endif /* PWR_PVM_SUPPORT */ + +/** + * @brief Set Low-Power mode + * @rmtoll CR1 LPMS LL_PWR_SetPowerMode + * @param LowPowerMode This parameter can be one of the following values: + * @arg @ref LL_PWR_MODE_STOP0 + * @arg @ref LL_PWR_MODE_STOP1 + * @arg @ref LL_PWR_MODE_STANDBY + * @arg @ref LL_PWR_MODE_SHUTDOWN + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t LowPowerMode) +{ + MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, LowPowerMode); +} + +/** + * @brief Get Low-Power mode + * @rmtoll CR1 LPMS LL_PWR_GetPowerMode + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_MODE_STOP0 + * @arg @ref LL_PWR_MODE_STOP1 + * @arg @ref LL_PWR_MODE_STANDBY + * @arg @ref LL_PWR_MODE_SHUTDOWN + */ +__STATIC_INLINE uint32_t LL_PWR_GetPowerMode(void) +{ + return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_LPMS)); +} + +#if defined (PWR_CR2_PVDE) +/** + * @brief Configure the high voltage threshold detected by the Power Voltage Detector + * @rmtoll CR2 PLS LL_PWR_SetPVDHighLevel + * @param PVDHighLevel This parameter can be one of the following values: + * @arg @ref LL_PWR_PVDHLEVEL_0 + * @arg @ref LL_PWR_PVDHLEVEL_1 + * @arg @ref LL_PWR_PVDHLEVEL_2 + * @arg @ref LL_PWR_PVDHLEVEL_3 + * @arg @ref LL_PWR_PVDHLEVEL_4 + * @arg @ref LL_PWR_PVDHLEVEL_5 + * @arg @ref LL_PWR_PVDHLEVEL_6 + * @arg @ref LL_PWR_PVDHLEVEL_7 + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetPVDHighLevel(uint32_t PVDHighLevel) +{ + MODIFY_REG(PWR->CR2, PWR_CR2_PVDRT, PVDHighLevel); +} + +/** + * @brief Get the voltage threshold detection + * @rmtoll CR2 PLS LL_PWR_GetPVDHighLevel + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_PVDHLEVEL_0 + * @arg @ref LL_PWR_PVDHLEVEL_1 + * @arg @ref LL_PWR_PVDHLEVEL_2 + * @arg @ref LL_PWR_PVDHLEVEL_3 + * @arg @ref LL_PWR_PVDHLEVEL_4 + * @arg @ref LL_PWR_PVDHLEVEL_5 + * @arg @ref LL_PWR_PVDHLEVEL_6 + * @arg @ref LL_PWR_PVDHLEVEL_7 + */ +__STATIC_INLINE uint32_t LL_PWR_GetPVDHighLevel(void) +{ + return (uint32_t)(READ_BIT(PWR->CR2, PWR_CR2_PVDRT)); +} +/** + * @brief Configure the low voltage threshold detected by the Power Voltage Detector + * @rmtoll CR2 PLS LL_PWR_SetPVDLowLevel + * @param PVDLowLevel This parameter can be one of the following values: + * @arg @ref LL_PWR_PVDLLEVEL_0 + * @arg @ref LL_PWR_PVDLLEVEL_1 + * @arg @ref LL_PWR_PVDLLEVEL_2 + * @arg @ref LL_PWR_PVDLLEVEL_3 + * @arg @ref LL_PWR_PVDLLEVEL_4 + * @arg @ref LL_PWR_PVDLLEVEL_5 + * @arg @ref LL_PWR_PVDLLEVEL_6 + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetPVDLowLevel(uint32_t PVDLowLevel) +{ + MODIFY_REG(PWR->CR2, PWR_CR2_PVDFT, PVDLowLevel); +} + +/** + * @brief Get the low voltage threshold detection + * @rmtoll CR2 PLS LL_PWR_GetPVDLowLevel + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_PVDLLEVEL_0 + * @arg @ref LL_PWR_PVDLLEVEL_1 + * @arg @ref LL_PWR_PVDLLEVEL_2 + * @arg @ref LL_PWR_PVDLLEVEL_3 + * @arg @ref LL_PWR_PVDLLEVEL_4 + * @arg @ref LL_PWR_PVDLLEVEL_5 + * @arg @ref LL_PWR_PVDLLEVEL_6 + */ +__STATIC_INLINE uint32_t LL_PWR_GetPVDLowLevel(void) +{ + return (uint32_t)(READ_BIT(PWR->CR2, PWR_CR2_PVDFT)); +} + +/** + * @brief Enable Power Voltage Detector + * @rmtoll CR2 PVDE LL_PWR_EnablePVD + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnablePVD(void) +{ + SET_BIT(PWR->CR2, PWR_CR2_PVDE); +} + +/** + * @brief Disable Power Voltage Detector + * @rmtoll CR2 PVDE LL_PWR_DisablePVD + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisablePVD(void) +{ + CLEAR_BIT(PWR->CR2, PWR_CR2_PVDE); +} + +/** + * @brief Check if Power Voltage Detector is enabled + * @rmtoll CR2 PVDE LL_PWR_IsEnabledPVD + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(void) +{ + return ((READ_BIT(PWR->CR2, PWR_CR2_PVDE) == (PWR_CR2_PVDE)) ? 1UL : 0UL); +} +#endif /* PWR_CR2_PVDE */ + +/** + * @brief Enable Internal Wake-up line + * @rmtoll CR3 EIWF LL_PWR_EnableInternWU + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableInternWU(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_EIWUL); +} + +/** + * @brief Disable Internal Wake-up line + * @rmtoll CR3 EIWF LL_PWR_DisableInternWU + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableInternWU(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_EIWUL); +} + +/** + * @brief Check if Internal Wake-up line is enabled + * @rmtoll CR3 EIWF LL_PWR_IsEnabledInternWU + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledInternWU(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_EIWUL) == (PWR_CR3_EIWUL)) ? 1UL : 0UL); +} + +/** + * @brief Enable pull-up and pull-down configuration + * @rmtoll CR3 APC LL_PWR_EnablePUPDCfg + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnablePUPDCfg(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_APC); +} + +/** + * @brief Disable pull-up and pull-down configuration + * @rmtoll CR3 APC LL_PWR_DisablePUPDCfg + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisablePUPDCfg(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_APC); +} + +/** + * @brief Check if pull-up and pull-down configuration is enabled + * @rmtoll CR3 APC LL_PWR_IsEnabledPUPDCfg + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledPUPDCfg(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_APC) == (PWR_CR3_APC)) ? 1UL : 0UL); +} + +#if defined(PWR_CR3_RRS) +/** + * @brief Enable SRAM content retention in Standby mode + * @rmtoll CR3 RRS LL_PWR_EnableSRAMRetention + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableSRAMRetention(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_RRS); +} + +/** + * @brief Disable SRAM content retention in Standby mode + * @rmtoll CR3 RRS LL_PWR_DisableSRAMRetention + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableSRAMRetention(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_RRS); +} + +/** + * @brief Check if SRAM content retention in Standby mode is enabled + * @rmtoll CR3 RRS LL_PWR_IsEnabledSRAMRetention + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledSRAMRetention(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_RRS) == (PWR_CR3_RRS)) ? 1UL : 0UL); +} +#endif /* PWR_CR3_RRS */ + +#if defined(PWR_CR3_ENB_ULP) +/** + * @brief Enable sampling mode of LPMMU reset block + * @rmtoll CR3 ENB_ULP LL_PWR_EnableLPMUResetSamplingMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableLPMUResetSamplingMode(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_ENB_ULP); +} + +/** + * @brief Disable sampling mode of LPMMU reset block + * @rmtoll CR3 ENB_ULP LL_PWR_DisableLPMUResetSamplingMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableLPMUResetSamplingMode(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_ENB_ULP); +} + +/** + * @brief Check if sampling mode of LPMMU reset block + * @rmtoll CR3 ENB_ULP LL_PWR_IsEnableLPMUResetSamplingMode + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnableLPMUResetSamplingMode(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_ENB_ULP) == (PWR_CR3_ENB_ULP)) ? 1UL : 0UL); +} +#endif /* PWR_CR3_ENB_ULP */ + +/** + * @brief Enable the WakeUp PINx functionality + * @rmtoll CR3 EWUP1 LL_PWR_EnableWakeUpPin\n + * CR3 EWUP2 LL_PWR_EnableWakeUpPin\n + * CR3 EWUP3 LL_PWR_EnableWakeUpPin\n + * CR3 EWUP4 LL_PWR_EnableWakeUpPin\n + * CR3 EWUP5 LL_PWR_EnableWakeUpPin\n + * CR3 EWUP6 LL_PWR_EnableWakeUpPin + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * @arg @ref LL_PWR_WAKEUP_PIN6 + * @retval None + * @note (*) availability depends on devices + */ +__STATIC_INLINE void LL_PWR_EnableWakeUpPin(uint32_t WakeUpPin) +{ + SET_BIT(PWR->CR3, WakeUpPin); +} + +/** + * @brief Disable the WakeUp PINx functionality + * @rmtoll CR3 EWUP1 LL_PWR_DisableWakeUpPin\n + * CR3 EWUP2 LL_PWR_DisableWakeUpPin\n + * CR3 EWUP3 LL_PWR_DisableWakeUpPin\n + * CR3 EWUP4 LL_PWR_DisableWakeUpPin\n + * CR3 EWUP5 LL_PWR_DisableWakeUpPin\n + * CR3 EWUP6 LL_PWR_DisableWakeUpPin + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * @arg @ref LL_PWR_WAKEUP_PIN6 + * @retval None + * @note (*) availability depends on devices + */ +__STATIC_INLINE void LL_PWR_DisableWakeUpPin(uint32_t WakeUpPin) +{ + CLEAR_BIT(PWR->CR3, WakeUpPin); +} + +/** + * @brief Check if the WakeUp PINx functionality is enabled + * @rmtoll CR3 EWUP1 LL_PWR_IsEnabledWakeUpPin\n + * CR3 EWUP2 LL_PWR_IsEnabledWakeUpPin\n + * CR3 EWUP3 LL_PWR_IsEnabledWakeUpPin\n + * CR3 EWUP4 LL_PWR_IsEnabledWakeUpPin\n + * CR3 EWUP5 LL_PWR_IsEnabledWakeUpPin\n + * CR3 EWUP6 LL_PWR_IsEnabledWakeUpPin + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * @arg @ref LL_PWR_WAKEUP_PIN6 + * @retval State of bit (1 or 0). + * @note (*) availability depends on devices + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin) +{ + return ((READ_BIT(PWR->CR3, WakeUpPin) == (WakeUpPin)) ? 1UL : 0UL); +} + +/** + * @brief Set the resistor impedance + * @rmtoll CR4 VBRS LL_PWR_SetBattChargResistor + * @param Resistor This parameter can be one of the following values: + * @arg @ref LL_PWR_BATTCHARG_RESISTOR_5K + * @arg @ref LL_PWR_BATTCHARG_RESISTOR_1_5K + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetBattChargResistor(uint32_t Resistor) +{ + MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, Resistor); +} + +/** + * @brief Get the resistor impedance + * @rmtoll CR4 VBRS LL_PWR_GetBattChargResistor + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_BATTCHARG_RESISTOR_5K + * @arg @ref LL_PWR_BATTCHARG_RESISTOR_1_5K + */ +__STATIC_INLINE uint32_t LL_PWR_GetBattChargResistor(void) +{ + return (uint32_t)(READ_BIT(PWR->CR4, PWR_CR4_VBRS)); +} + +/** + * @brief Enable battery charging + * @rmtoll CR4 VBE LL_PWR_EnableBatteryCharging + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableBatteryCharging(void) +{ + SET_BIT(PWR->CR4, PWR_CR4_VBE); +} + +/** + * @brief Disable battery charging + * @rmtoll CR4 VBE LL_PWR_DisableBatteryCharging + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableBatteryCharging(void) +{ + CLEAR_BIT(PWR->CR4, PWR_CR4_VBE); +} + +/** + * @brief Check if battery charging is enabled + * @rmtoll CR4 VBE LL_PWR_IsEnabledBatteryCharging + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledBatteryCharging(void) +{ + return ((READ_BIT(PWR->CR4, PWR_CR4_VBE) == (PWR_CR4_VBE)) ? 1UL : 0UL); +} + +/** + * @brief Set the Wake-Up pin polarity low for the event detection + * @rmtoll CR4 WP1 LL_PWR_SetWakeUpPinPolarityLow\n + * CR4 WP2 LL_PWR_SetWakeUpPinPolarityLow\n + * CR4 WP3 LL_PWR_SetWakeUpPinPolarityLow\n + * CR4 WP4 LL_PWR_SetWakeUpPinPolarityLow\n + * CR4 WP5 LL_PWR_SetWakeUpPinPolarityLow\n + * CR4 WP6 LL_PWR_SetWakeUpPinPolarityLow + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * @arg @ref LL_PWR_WAKEUP_PIN6 + * @retval None + * @note (*) availability depends on devices + */ +__STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityLow(uint32_t WakeUpPin) +{ + SET_BIT(PWR->CR4, WakeUpPin); +} + +/** + * @brief Set the Wake-Up pin polarity high for the event detection + * @rmtoll CR4 WP1 LL_PWR_SetWakeUpPinPolarityHigh\n + * CR4 WP2 LL_PWR_SetWakeUpPinPolarityHigh\n + * CR4 WP3 LL_PWR_SetWakeUpPinPolarityHigh\n + * CR4 WP4 LL_PWR_SetWakeUpPinPolarityHigh\n + * CR4 WP5 LL_PWR_SetWakeUpPinPolarityHigh\n + * CR4 WP6 LL_PWR_SetWakeUpPinPolarityHigh + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * @arg @ref LL_PWR_WAKEUP_PIN6 + * @note (*) availability depends on devices + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityHigh(uint32_t WakeUpPin) +{ + CLEAR_BIT(PWR->CR4, WakeUpPin); +} + +/** + * @brief Get the Wake-Up pin polarity for the event detection + * @rmtoll CR4 WP1 LL_PWR_IsWakeUpPinPolarityLow\n + * CR4 WP2 LL_PWR_IsWakeUpPinPolarityLow\n + * CR4 WP3 LL_PWR_IsWakeUpPinPolarityLow\n + * CR4 WP4 LL_PWR_IsWakeUpPinPolarityLow\n + * CR4 WP5 LL_PWR_IsWakeUpPinPolarityLow\n + * CR4 WP6 LL_PWR_IsWakeUpPinPolarityLow + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * @arg @ref LL_PWR_WAKEUP_PIN6 + * @note (*) availability depends on devices + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsWakeUpPinPolarityLow(uint32_t WakeUpPin) +{ + return ((READ_BIT(PWR->CR4, WakeUpPin) == (WakeUpPin)) ? 1UL : 0UL); +} + +/** + * @brief Enable GPIO pull-up state in Standby and Shutdown modes + * @rmtoll PUCRA PU0-15 LL_PWR_EnableGPIOPullUp\n + * PUCRB PU0-15 LL_PWR_EnableGPIOPullUp\n + * PUCRC PU0-15 LL_PWR_EnableGPIOPullUp\n + * PUCRD PU0-15 LL_PWR_EnableGPIOPullUp\n + * PUCRE PU0-15 LL_PWR_EnableGPIOPullUp\n + * PUCRF PU0-13 LL_PWR_EnableGPIOPullUp + * @param GPIO This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_A + * @arg @ref LL_PWR_GPIO_B + * @arg @ref LL_PWR_GPIO_C + * @arg @ref LL_PWR_GPIO_D + * @arg @ref LL_PWR_GPIO_E (*) + * @arg @ref LL_PWR_GPIO_F + * @param GPIONumber This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_BIT_0 + * @arg @ref LL_PWR_GPIO_BIT_1 + * @arg @ref LL_PWR_GPIO_BIT_2 + * @arg @ref LL_PWR_GPIO_BIT_3 + * @arg @ref LL_PWR_GPIO_BIT_4 + * @arg @ref LL_PWR_GPIO_BIT_5 + * @arg @ref LL_PWR_GPIO_BIT_6 + * @arg @ref LL_PWR_GPIO_BIT_7 + * @arg @ref LL_PWR_GPIO_BIT_8 + * @arg @ref LL_PWR_GPIO_BIT_9 + * @arg @ref LL_PWR_GPIO_BIT_10 + * @arg @ref LL_PWR_GPIO_BIT_11 + * @arg @ref LL_PWR_GPIO_BIT_12 + * @arg @ref LL_PWR_GPIO_BIT_13 + * @arg @ref LL_PWR_GPIO_BIT_14 + * @arg @ref LL_PWR_GPIO_BIT_15 + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber) +{ + SET_BIT(*((__IO uint32_t *)GPIO), GPIONumber); +} + +/** + * @brief Disable GPIO pull-up state in Standby and Shutdown modes + * @rmtoll PUCRA PU0-15 LL_PWR_DisableGPIOPullUp\n + * PUCRB PU0-15 LL_PWR_DisableGPIOPullUp\n + * PUCRC PU0-15 LL_PWR_DisableGPIOPullUp\n + * PUCRD PU0-15 LL_PWR_DisableGPIOPullUp\n + * PUCRE PU0-15 LL_PWR_DisableGPIOPullUp\n + * PUCRF PU0-13 LL_PWR_DisableGPIOPullUp + * @param GPIO This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_A + * @arg @ref LL_PWR_GPIO_B + * @arg @ref LL_PWR_GPIO_C + * @arg @ref LL_PWR_GPIO_D + * @arg @ref LL_PWR_GPIO_E (*) + * @arg @ref LL_PWR_GPIO_F + * @param GPIONumber This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_BIT_0 + * @arg @ref LL_PWR_GPIO_BIT_1 + * @arg @ref LL_PWR_GPIO_BIT_2 + * @arg @ref LL_PWR_GPIO_BIT_3 + * @arg @ref LL_PWR_GPIO_BIT_4 + * @arg @ref LL_PWR_GPIO_BIT_5 + * @arg @ref LL_PWR_GPIO_BIT_6 + * @arg @ref LL_PWR_GPIO_BIT_7 + * @arg @ref LL_PWR_GPIO_BIT_8 + * @arg @ref LL_PWR_GPIO_BIT_9 + * @arg @ref LL_PWR_GPIO_BIT_10 + * @arg @ref LL_PWR_GPIO_BIT_11 + * @arg @ref LL_PWR_GPIO_BIT_12 + * @arg @ref LL_PWR_GPIO_BIT_13 + * @arg @ref LL_PWR_GPIO_BIT_14 + * @arg @ref LL_PWR_GPIO_BIT_15 + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber) +{ + CLEAR_BIT(*((__IO uint32_t *)GPIO), GPIONumber); +} + +/** + * @brief Check if GPIO pull-up state is enabled + * @rmtoll PUCRA PU0-15 LL_PWR_IsEnabledGPIOPullUp\n + * PUCRB PU0-15 LL_PWR_IsEnabledGPIOPullUp\n + * PUCRC PU0-15 LL_PWR_IsEnabledGPIOPullUp\n + * PUCRD PU0-15 LL_PWR_IsEnabledGPIOPullUp\n + * PUCRE PU0-15 LL_PWR_IsEnabledGPIOPullUp\n + * PUCRF PU0-13 LL_PWR_IsEnabledGPIOPullUp + * @param GPIO This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_A + * @arg @ref LL_PWR_GPIO_B + * @arg @ref LL_PWR_GPIO_C + * @arg @ref LL_PWR_GPIO_D + * @arg @ref LL_PWR_GPIO_E (*) + * @arg @ref LL_PWR_GPIO_F + * @param GPIONumber This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_BIT_0 + * @arg @ref LL_PWR_GPIO_BIT_1 + * @arg @ref LL_PWR_GPIO_BIT_2 + * @arg @ref LL_PWR_GPIO_BIT_3 + * @arg @ref LL_PWR_GPIO_BIT_4 + * @arg @ref LL_PWR_GPIO_BIT_5 + * @arg @ref LL_PWR_GPIO_BIT_6 + * @arg @ref LL_PWR_GPIO_BIT_7 + * @arg @ref LL_PWR_GPIO_BIT_8 + * @arg @ref LL_PWR_GPIO_BIT_9 + * @arg @ref LL_PWR_GPIO_BIT_10 + * @arg @ref LL_PWR_GPIO_BIT_11 + * @arg @ref LL_PWR_GPIO_BIT_12 + * @arg @ref LL_PWR_GPIO_BIT_13 + * @arg @ref LL_PWR_GPIO_BIT_14 + * @arg @ref LL_PWR_GPIO_BIT_15 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber) +{ + return ((READ_BIT(*((__IO uint32_t *)GPIO), GPIONumber) == (GPIONumber)) ? 1UL : 0UL); +} + +/** + * @brief Enable GPIO pull-down state in Standby and Shutdown modes + * @rmtoll PDCRA PD0-15 LL_PWR_EnableGPIOPullDown\n + * PDCRB PD0-15 LL_PWR_EnableGPIOPullDown\n + * PDCRC PD0-15 LL_PWR_EnableGPIOPullDown\n + * PDCRD PD0-15 LL_PWR_EnableGPIOPullDown\n + * PDCRE PD0-15 LL_PWR_EnableGPIOPullDown\n + * PDCRF PD0-13 LL_PWR_EnableGPIOPullDown + * @param GPIO This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_A + * @arg @ref LL_PWR_GPIO_B + * @arg @ref LL_PWR_GPIO_C + * @arg @ref LL_PWR_GPIO_D + * @arg @ref LL_PWR_GPIO_E (*) + * @arg @ref LL_PWR_GPIO_F + * @param GPIONumber This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_BIT_0 + * @arg @ref LL_PWR_GPIO_BIT_1 + * @arg @ref LL_PWR_GPIO_BIT_2 + * @arg @ref LL_PWR_GPIO_BIT_3 + * @arg @ref LL_PWR_GPIO_BIT_4 + * @arg @ref LL_PWR_GPIO_BIT_5 + * @arg @ref LL_PWR_GPIO_BIT_6 + * @arg @ref LL_PWR_GPIO_BIT_7 + * @arg @ref LL_PWR_GPIO_BIT_8 + * @arg @ref LL_PWR_GPIO_BIT_9 + * @arg @ref LL_PWR_GPIO_BIT_10 + * @arg @ref LL_PWR_GPIO_BIT_11 + * @arg @ref LL_PWR_GPIO_BIT_12 + * @arg @ref LL_PWR_GPIO_BIT_13 + * @arg @ref LL_PWR_GPIO_BIT_14 + * @arg @ref LL_PWR_GPIO_BIT_15 + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber) +{ + SET_BIT(*((__IO uint32_t *)(GPIO + 4U)), GPIONumber); +} + +/** + * @brief Disable GPIO pull-down state in Standby and Shutdown modes + * @rmtoll PDCRA PD0-15 LL_PWR_DisableGPIOPullDown\n + * PDCRB PD0-15 LL_PWR_DisableGPIOPullDown\n + * PDCRC PD0-15 LL_PWR_DisableGPIOPullDown\n + * PDCRD PD0-15 LL_PWR_DisableGPIOPullDown\n + * PDCRE PD0-15 LL_PWR_DisableGPIOPullDown\n + * PDCRF PD0-13 LL_PWR_DisableGPIOPullDown + * @param GPIO This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_A + * @arg @ref LL_PWR_GPIO_B + * @arg @ref LL_PWR_GPIO_C + * @arg @ref LL_PWR_GPIO_D + * @arg @ref LL_PWR_GPIO_E (*) + * @arg @ref LL_PWR_GPIO_F + * @param GPIONumber This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_BIT_0 + * @arg @ref LL_PWR_GPIO_BIT_1 + * @arg @ref LL_PWR_GPIO_BIT_2 + * @arg @ref LL_PWR_GPIO_BIT_3 + * @arg @ref LL_PWR_GPIO_BIT_4 + * @arg @ref LL_PWR_GPIO_BIT_5 + * @arg @ref LL_PWR_GPIO_BIT_6 + * @arg @ref LL_PWR_GPIO_BIT_7 + * @arg @ref LL_PWR_GPIO_BIT_8 + * @arg @ref LL_PWR_GPIO_BIT_9 + * @arg @ref LL_PWR_GPIO_BIT_10 + * @arg @ref LL_PWR_GPIO_BIT_11 + * @arg @ref LL_PWR_GPIO_BIT_12 + * @arg @ref LL_PWR_GPIO_BIT_13 + * @arg @ref LL_PWR_GPIO_BIT_14 + * @arg @ref LL_PWR_GPIO_BIT_15 + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber) +{ + CLEAR_BIT(*((__IO uint32_t *)(GPIO + 4U)), GPIONumber); +} + +/** + * @brief Check if GPIO pull-down state is enabled + * @rmtoll PDCRA PD0-15 LL_PWR_IsEnabledGPIOPullDown\n + * PDCRB PD0-15 LL_PWR_IsEnabledGPIOPullDown\n + * PDCRC PD0-15 LL_PWR_IsEnabledGPIOPullDown\n + * PDCRD PD0-15 LL_PWR_IsEnabledGPIOPullDown\n + * PDCRE PD0-15 LL_PWR_IsEnabledGPIOPullDown\n + * PDCRF PD0-13 LL_PWR_IsEnabledGPIOPullDown + * @param GPIO This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_A + * @arg @ref LL_PWR_GPIO_B + * @arg @ref LL_PWR_GPIO_C + * @arg @ref LL_PWR_GPIO_D + * @arg @ref LL_PWR_GPIO_E (*) + * @arg @ref LL_PWR_GPIO_F + * @param GPIONumber This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_BIT_0 + * @arg @ref LL_PWR_GPIO_BIT_1 + * @arg @ref LL_PWR_GPIO_BIT_2 + * @arg @ref LL_PWR_GPIO_BIT_3 + * @arg @ref LL_PWR_GPIO_BIT_4 + * @arg @ref LL_PWR_GPIO_BIT_5 + * @arg @ref LL_PWR_GPIO_BIT_6 + * @arg @ref LL_PWR_GPIO_BIT_7 + * @arg @ref LL_PWR_GPIO_BIT_8 + * @arg @ref LL_PWR_GPIO_BIT_9 + * @arg @ref LL_PWR_GPIO_BIT_10 + * @arg @ref LL_PWR_GPIO_BIT_11 + * @arg @ref LL_PWR_GPIO_BIT_12 + * @arg @ref LL_PWR_GPIO_BIT_13 + * @arg @ref LL_PWR_GPIO_BIT_14 + * @arg @ref LL_PWR_GPIO_BIT_15 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber) +{ + return ((READ_BIT(*((__IO uint32_t *)(GPIO + 4U)), GPIONumber) == (GPIONumber)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup PWR_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Get Internal Wake-up line Flag + * @rmtoll SR1 WUFI LL_PWR_IsActiveFlag_InternWU + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_InternWU(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUFI) == (PWR_SR1_WUFI)) ? 1UL : 0UL); +} + +/** + * @brief Get Stand-By Flag + * @rmtoll SR1 SBF LL_PWR_IsActiveFlag_SB + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_SB(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_SBF) == (PWR_SR1_SBF)) ? 1UL : 0UL); +} + +/** + * @brief Get Wake-up Flag 6 + * @rmtoll SR1 WUF6 LL_PWR_IsActiveFlag_WU6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU6(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUF6) == (PWR_SR1_WUF6)) ? 1UL : 0UL); +} + +#if defined(PWR_CR3_EWUP5) +/** + * @brief Get Wake-up Flag 5 + * @rmtoll SR1 WUF5 LL_PWR_IsActiveFlag_WU5 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU5(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUF5) == (PWR_SR1_WUF5)) ? 1UL : 0UL); +} +#endif /* PWR_CR3_EWUP5 */ + +/** + * @brief Get Wake-up Flag 4 + * @rmtoll SR1 WUF4 LL_PWR_IsActiveFlag_WU4 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU4(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUF4) == (PWR_SR1_WUF4)) ? 1UL : 0UL); +} + +#if defined(PWR_CR3_EWUP3) +/** + * @brief Get Wake-up Flag 3 + * @rmtoll SR1 WUF3 LL_PWR_IsActiveFlag_WU3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU3(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUF3) == (PWR_SR1_WUF3)) ? 1UL : 0UL); +} +#endif /* PWR_CR3_EWUP3 */ + +/** + * @brief Get Wake-up Flag 2 + * @rmtoll SR1 WUF2 LL_PWR_IsActiveFlag_WU2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU2(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUF2) == (PWR_SR1_WUF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Wake-up Flag 1 + * @rmtoll SR1 WUF1 LL_PWR_IsActiveFlag_WU1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU1(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUF1) == (PWR_SR1_WUF1)) ? 1UL : 0UL); +} + +/** + * @brief Clear Stand-By Flag + * @rmtoll SCR CSBF LL_PWR_ClearFlag_SB + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_SB(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CSBF); +} + +/** + * @brief Clear Wake-up Flags + * @rmtoll SCR CWUF LL_PWR_ClearFlag_WU + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF); +} + +/** + * @brief Clear Wake-up Flag 6 + * @rmtoll SCR CWUF6 LL_PWR_ClearFlag_WU6 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU6(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF6); +} + +#if defined(PWR_CR3_EWUP5) +/** + * @brief Clear Wake-up Flag 5 + * @rmtoll SCR CWUF5 LL_PWR_ClearFlag_WU5 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU5(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF5); +} +#endif /* PWR_CR3_EWUP5 */ + +/** + * @brief Clear Wake-up Flag 4 + * @rmtoll SCR CWUF4 LL_PWR_ClearFlag_WU4 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU4(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF4); +} + +#if defined(PWR_CR3_EWUP3) +/** + * @brief Clear Wake-up Flag 3 + * @rmtoll SCR CWUF3 LL_PWR_ClearFlag_WU3 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU3(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF3); +} +#endif /* PWR_CR3_EWUP3 */ + +/** + * @brief Clear Wake-up Flag 2 + * @rmtoll SCR CWUF2 LL_PWR_ClearFlag_WU2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU2(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF2); +} + +/** + * @brief Clear Wake-up Flag 1 + * @rmtoll SCR CWUF1 LL_PWR_ClearFlag_WU1 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU1(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF1); +} + +#if defined (PWR_PVM_SUPPORT) +/** + * @brief Indicate whether VDD voltage is below or above the selected PVD + * threshold + * @rmtoll SR2 PVDMO_USB LL_PWR_IsActiveFlag_PVMOUSB + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVMOUSB(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_PVMO_USB) == (PWR_SR2_PVMO_USB)) ? 1UL : 0UL); +} +#endif /* PWR_PVM_SUPPORT */ + +#if defined(PWR_SR2_PVDO) +/** + * @brief Indicate whether VDD voltage is below or above the selected PVD + * threshold + * @rmtoll SR2 PVDO LL_PWR_IsActiveFlag_PVDO + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVDO(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_PVDO) == (PWR_SR2_PVDO)) ? 1UL : 0UL); +} +#endif /* PWR_SR2_PVDO */ + +/** + * @brief Indicate whether the regulator is ready in the selected voltage + * range or if its output voltage is still changing to the required + * voltage level + * @note: Take care, return value "0" means the regulator is ready. + * Return value "1" means the output voltage range is still changing. + * @rmtoll SR2 VOSF LL_PWR_IsActiveFlag_VOS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_VOSF) == (PWR_SR2_VOSF)) ? 1UL : 0UL); +} + +/** + * @brief Indicate whether the regulator is ready in main mode or is in + * low-power mode + * @note: Take care, return value "0" means regulator is ready in main mode + * Return value "1" means regulator is in low-power mode (LPR) + * @rmtoll SR2 REGLPF LL_PWR_IsActiveFlag_REGLPF + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_REGLPF(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_REGLPF) == (PWR_SR2_REGLPF)) ? 1UL : 0UL); +} + +/** + * @brief Indicate whether or not the low-power regulator is ready + * @rmtoll SR2 REGLPS LL_PWR_IsActiveFlag_REGLPS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_REGLPS(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_REGLPS) == (PWR_SR2_REGLPS)) ? 1UL : 0UL); +} + +/** + * @brief Indicate whether or not the flash is ready to be accessed + * @rmtoll SR2 FLASH_RDY LL_PWR_IsActiveFlag_FLASH_RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_FLASH_RDY(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_FLASH_RDY) == (PWR_SR2_FLASH_RDY)) ? 1UL : 0UL); +} + + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup PWR_LL_EF_Init De-initialization function + * @{ + */ +ErrorStatus LL_PWR_DeInit(void); +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(PWR) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_PWR_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_rcc.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_rcc.h new file mode 100644 index 0000000..8f1d92a --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_rcc.h @@ -0,0 +1,3973 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_rcc.h + * @author MCD Application Team + * @brief Header file of RCC LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file in + * the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_RCC_H +#define STM32G0xx_LL_RCC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined(RCC) + +/** @defgroup RCC_LL RCC + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** @defgroup RCC_LL_Private_Variables RCC Private Variables + * @{ + */ + + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RCC_LL_Private_Macros RCC Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RCC_LL_Exported_Types RCC Exported Types + * @{ + */ + +/** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure + * @{ + */ + +/** + * @brief RCC Clocks Frequency Structure + */ +typedef struct +{ + uint32_t SYSCLK_Frequency; /*!< SYSCLK clock frequency */ + uint32_t HCLK_Frequency; /*!< HCLK clock frequency */ + uint32_t PCLK1_Frequency; /*!< PCLK1 clock frequency */ +} LL_RCC_ClocksTypeDef; + +/** + * @} + */ + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RCC_LL_Exported_Constants RCC Exported Constants + * @{ + */ + +/** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation + * @brief Defines used to adapt values of different oscillators + * @note These values could be modified in the user environment according to + * HW set-up. + * @{ + */ +#if !defined (HSE_VALUE) +#define HSE_VALUE 8000000U /*!< Value of the HSE oscillator in Hz */ +#endif /* HSE_VALUE */ + +#if !defined (HSI_VALUE) +#define HSI_VALUE 16000000U /*!< Value of the HSI oscillator in Hz */ +#endif /* HSI_VALUE */ + +#if !defined (LSE_VALUE) +#define LSE_VALUE 32768U /*!< Value of the LSE oscillator in Hz */ +#endif /* LSE_VALUE */ + +#if !defined (LSI_VALUE) +#define LSI_VALUE 32000U /*!< Value of the LSI oscillator in Hz */ +#endif /* LSI_VALUE */ +#if !defined (EXTERNAL_CLOCK_VALUE) +#define EXTERNAL_CLOCK_VALUE 48000000U /*!< Value of the I2S_CKIN external oscillator in Hz */ +#endif /* EXTERNAL_CLOCK_VALUE */ + +#if defined(RCC_HSI48_SUPPORT) +#if !defined (HSI48_VALUE) +#define HSI48_VALUE 48000000U /*!< Value of the HSI48 oscillator in Hz */ +#endif /* HSI48_VALUE */ +#endif /* RCC_HSI48_SUPPORT */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_RCC_WriteReg function + * @{ + */ +#define LL_RCC_CICR_LSIRDYC RCC_CICR_LSIRDYC /*!< LSI Ready Interrupt Clear */ +#define LL_RCC_CICR_LSERDYC RCC_CICR_LSERDYC /*!< LSE Ready Interrupt Clear */ +#define LL_RCC_CICR_HSIRDYC RCC_CICR_HSIRDYC /*!< HSI Ready Interrupt Clear */ +#define LL_RCC_CICR_HSERDYC RCC_CICR_HSERDYC /*!< HSE Ready Interrupt Clear */ +#define LL_RCC_CICR_PLLRDYC RCC_CICR_PLLRDYC /*!< PLL Ready Interrupt Clear */ +#define LL_RCC_CICR_LSECSSC RCC_CICR_LSECSSC /*!< LSE Clock Security System Interrupt Clear */ +#define LL_RCC_CICR_CSSC RCC_CICR_CSSC /*!< Clock Security System Interrupt Clear */ +#if defined(RCC_HSI48_SUPPORT) +#define LL_RCC_CICR_HSI48RDYC RCC_CICR_HSI48RDYC /*!< HSI48 Ready Interrupt Clear */ +#endif /* RCC_HSI48_SUPPORT */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_RCC_ReadReg function + * @{ + */ +#define LL_RCC_CIFR_LSIRDYF RCC_CIFR_LSIRDYF /*!< LSI Ready Interrupt flag */ +#define LL_RCC_CIFR_LSERDYF RCC_CIFR_LSERDYF /*!< LSE Ready Interrupt flag */ +#define LL_RCC_CIFR_HSIRDYF RCC_CIFR_HSIRDYF /*!< HSI Ready Interrupt flag */ +#if defined(RCC_HSI48_SUPPORT) +#define LL_RCC_CIFR_HSI48RDYF RCC_CIFR_HSI48RDYF /*!< HSI48 Ready Interrupt flag */ +#endif /* RCC_HSI48_SUPPORT */ +#define LL_RCC_CIFR_HSERDYF RCC_CIFR_HSERDYF /*!< HSE Ready Interrupt flag */ +#define LL_RCC_CIFR_PLLRDYF RCC_CIFR_PLLRDYF /*!< PLL Ready Interrupt flag */ +#define LL_RCC_CIFR_LSECSSF RCC_CIFR_LSECSSF /*!< LSE Clock Security System Interrupt flag */ +#define LL_RCC_CIFR_CSSF RCC_CIFR_CSSF /*!< Clock Security System Interrupt flag */ +#define LL_RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF /*!< Low-Power reset flag */ +#define LL_RCC_CSR_OBLRSTF RCC_CSR_OBLRSTF /*!< OBL reset flag */ +#define LL_RCC_CSR_PINRSTF RCC_CSR_PINRSTF /*!< PIN reset flag */ +#define LL_RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF /*!< Software Reset flag */ +#define LL_RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF /*!< Independent Watchdog reset flag */ +#define LL_RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF /*!< Window watchdog reset flag */ +#define LL_RCC_CSR_PWRRSTF RCC_CSR_PWRRSTF /*!< BOR or POR/PDR reset flag */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_RCC_ReadReg and LL_RCC_WriteReg functions + * @{ + */ +#define LL_RCC_CIER_LSIRDYIE RCC_CIER_LSIRDYIE /*!< LSI Ready Interrupt Enable */ +#define LL_RCC_CIER_LSERDYIE RCC_CIER_LSERDYIE /*!< LSE Ready Interrupt Enable */ +#define LL_RCC_CIER_HSIRDYIE RCC_CIER_HSIRDYIE /*!< HSI Ready Interrupt Enable */ +#define LL_RCC_CIER_HSERDYIE RCC_CIER_HSERDYIE /*!< HSE Ready Interrupt Enable */ +#define LL_RCC_CIER_PLLRDYIE RCC_CIER_PLLRDYIE /*!< PLL Ready Interrupt Enable */ +#if defined(RCC_HSI48_SUPPORT) +#define LL_RCC_CIER_HSI48RDYIE RCC_CIER_HSI48RDYIE /*!< HSI48 Ready Interrupt Enable */ +#endif /* RCC_HSI48_SUPPORT */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_LSEDRIVE LSE oscillator drive capability + * @{ + */ +#define LL_RCC_LSEDRIVE_LOW 0x00000000U /*!< Xtal mode lower driving capability */ +#define LL_RCC_LSEDRIVE_MEDIUMLOW RCC_BDCR_LSEDRV_0 /*!< Xtal mode medium low driving capability */ +#define LL_RCC_LSEDRIVE_MEDIUMHIGH RCC_BDCR_LSEDRV_1 /*!< Xtal mode medium high driving capability */ +#define LL_RCC_LSEDRIVE_HIGH RCC_BDCR_LSEDRV /*!< Xtal mode higher driving capability */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_LSCO_CLKSOURCE LSCO Selection + * @{ + */ +#define LL_RCC_LSCO_CLKSOURCE_LSI 0x00000000U /*!< LSI selection for low speed clock */ +#define LL_RCC_LSCO_CLKSOURCE_LSE RCC_BDCR_LSCOSEL /*!< LSE selection for low speed clock */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SYS_CLKSOURCE System clock switch + * @{ + */ +#define LL_RCC_SYS_CLKSOURCE_HSI 0x00000000U /*!< HSI selection as system clock */ +#define LL_RCC_SYS_CLKSOURCE_HSE RCC_CFGR_SW_0 /*!< HSE selection as system clock */ +#define LL_RCC_SYS_CLKSOURCE_PLL RCC_CFGR_SW_1 /*!< PLL selection as system clock */ +#define LL_RCC_SYS_CLKSOURCE_LSI (RCC_CFGR_SW_1 | RCC_CFGR_SW_0) /*!< LSI selection used as system clock */ +#define LL_RCC_SYS_CLKSOURCE_LSE RCC_CFGR_SW_2 /*!< LSE selection used as system clock */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS System clock switch status + * @{ + */ +#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI 0x00000000U /*!< HSI used as system clock */ +#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE RCC_CFGR_SWS_0 /*!< HSE used as system clock */ +#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL RCC_CFGR_SWS_1 /*!< PLL used as system clock */ +#define LL_RCC_SYS_CLKSOURCE_STATUS_LSI (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0) /*!< LSI used as system clock */ +#define LL_RCC_SYS_CLKSOURCE_STATUS_LSE RCC_CFGR_SWS_2 /*!< LSE used as system clock */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SYSCLK_DIV AHB prescaler + * @{ + */ +#define LL_RCC_SYSCLK_DIV_1 0x00000000U /*!< SYSCLK not divided */ +#define LL_RCC_SYSCLK_DIV_2 RCC_CFGR_HPRE_3 /*!< SYSCLK divided by 2 */ +#define LL_RCC_SYSCLK_DIV_4 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_0) /*!< SYSCLK divided by 4 */ +#define LL_RCC_SYSCLK_DIV_8 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1) /*!< SYSCLK divided by 8 */ +#define LL_RCC_SYSCLK_DIV_16 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0) /*!< SYSCLK divided by 16 */ +#define LL_RCC_SYSCLK_DIV_64 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2) /*!< SYSCLK divided by 64 */ +#define LL_RCC_SYSCLK_DIV_128 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0) /*!< SYSCLK divided by 128 */ +#define LL_RCC_SYSCLK_DIV_256 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1) /*!< SYSCLK divided by 256 */ +#define LL_RCC_SYSCLK_DIV_512 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0) /*!< SYSCLK divided by 512 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_APB1_DIV APB low-speed prescaler (APB1) + * @{ + */ +#define LL_RCC_APB1_DIV_1 0x00000000U /*!< HCLK not divided */ +#define LL_RCC_APB1_DIV_2 RCC_CFGR_PPRE_2 /*!< HCLK divided by 2 */ +#define LL_RCC_APB1_DIV_4 (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_0) /*!< HCLK divided by 4 */ +#define LL_RCC_APB1_DIV_8 (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_1) /*!< HCLK divided by 8 */ +#define LL_RCC_APB1_DIV_16 (RCC_CFGR_PPRE_2 | RCC_CFGR_PPRE_1 | RCC_CFGR_PPRE_0) /*!< HCLK divided by 16 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_HSI_DIV HSI division factor + * @{ + */ +#define LL_RCC_HSI_DIV_1 0x00000000U /*!< HSI not divided */ +#define LL_RCC_HSI_DIV_2 RCC_CR_HSIDIV_0 /*!< HSI divided by 2 */ +#define LL_RCC_HSI_DIV_4 RCC_CR_HSIDIV_1 /*!< HSI divided by 4 */ +#define LL_RCC_HSI_DIV_8 (RCC_CR_HSIDIV_1 | RCC_CR_HSIDIV_0) /*!< HSI divided by 8 */ +#define LL_RCC_HSI_DIV_16 RCC_CR_HSIDIV_2 /*!< HSI divided by 16 */ +#define LL_RCC_HSI_DIV_32 (RCC_CR_HSIDIV_2 | RCC_CR_HSIDIV_0) /*!< HSI divided by 32 */ +#define LL_RCC_HSI_DIV_64 (RCC_CR_HSIDIV_2 | RCC_CR_HSIDIV_1) /*!< HSI divided by 64 */ +#define LL_RCC_HSI_DIV_128 RCC_CR_HSIDIV /*!< HSI divided by 128 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_MCO1SOURCE MCO1 SOURCE selection + * @{ + */ +#define LL_RCC_MCO1SOURCE_NOCLOCK 0x00000000U /*!< MCO output disabled, no clock on MCO */ +#define LL_RCC_MCO1SOURCE_SYSCLK RCC_CFGR_MCOSEL_0 /*!< SYSCLK selection as MCO1 source */ +#if defined(RCC_HSI48_SUPPORT) +#define LL_RCC_MCO1SOURCE_HSI48 RCC_CFGR_MCOSEL_1 /*!< HSI48 selection as MCO1 source */ +#endif /* RCC_HSI48_SUPPORT */ +#define LL_RCC_MCO1SOURCE_HSI (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) /*!< HSI16 selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_HSE RCC_CFGR_MCOSEL_2 /*!< HSE selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_PLLCLK (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2) /*!< Main PLL selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_LSI (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) /*!< LSI selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_LSE (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) /*!< LSE selection as MCO1 source */ +#if defined(RCC_CFGR_MCOSEL_3) +#define LL_RCC_MCO1SOURCE_PLLPCLK RCC_CFGR_MCOSEL_3 /*!< PLLPCLK selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_PLLQCLK (RCC_CFGR_MCOSEL_3|RCC_CFGR_MCOSEL_0) /*!< PLLQCLK selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_RTCCLK (RCC_CFGR_MCOSEL_3|RCC_CFGR_MCOSEL_1) /*!< RTCCLK selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_RTC_WKUP (RCC_CFGR_MCOSEL_3|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_0) /*!< RTC_Wakeup selection as MCO1 source */ +#endif /* RCC_CFGR_MCOSEL_3 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_MCO1_DIV MCO1 prescaler + * @{ + */ +#define LL_RCC_MCO1_DIV_1 0x00000000U /*!< MCO1 not divided */ +#define LL_RCC_MCO1_DIV_2 RCC_CFGR_MCOPRE_0 /*!< MCO1 divided by 2 */ +#define LL_RCC_MCO1_DIV_4 RCC_CFGR_MCOPRE_1 /*!< MCO1 divided by 4 */ +#define LL_RCC_MCO1_DIV_8 (RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0) /*!< MCO1 divided by 8 */ +#define LL_RCC_MCO1_DIV_16 RCC_CFGR_MCOPRE_2 /*!< MCO1 divided by 16 */ +#define LL_RCC_MCO1_DIV_32 (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_0) /*!< MCO1 divided by 32 */ +#define LL_RCC_MCO1_DIV_64 (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_1) /*!< MCO1 divided by 64 */ +#define LL_RCC_MCO1_DIV_128 (RCC_CFGR_MCOPRE_2 | RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0) /*!< MCO1 divided by 128 */ +#if defined(RCC_CFGR_MCOPRE_3) +#define LL_RCC_MCO1_DIV_256 RCC_CFGR_MCOPRE_3 /*!< MCO divided by 256 */ +#define LL_RCC_MCO1_DIV_512 (RCC_CFGR_MCOPRE_3 | RCC_CFGR_MCOPRE_0) /*!< MCO divided by 512 */ +#define LL_RCC_MCO1_DIV_1024 (RCC_CFGR_MCOPRE_3 | RCC_CFGR_MCOPRE_1) /*!< MCO divided by 1024 */ +#endif /* RCC_CFGR_MCOPRE_3 */ +/** + * @} + */ + +#if defined(RCC_MCO2_SUPPORT) +/** @defgroup RCC_LL_EC_MCO2SOURCE MCO2 SOURCE selection + * @{ + */ +#define LL_RCC_MCO2SOURCE_NOCLOCK 0x00000000U /*!< MCO output disabled, no clock on MCO */ +#define LL_RCC_MCO2SOURCE_SYSCLK RCC_CFGR_MCO2SEL_0 /*!< SYSCLK selection as MCO2 source */ +#if defined(RCC_HSI48_SUPPORT) +#define LL_RCC_MCO2SOURCE_HSI48 RCC_CFGR_MCO2SEL_1 /*!< HSI48 selection as MCO2 source */ +#endif /* RCC_HSI48_SUPPORT */ +#define LL_RCC_MCO2SOURCE_HSI (RCC_CFGR_MCO2SEL_1 | RCC_CFGR_MCO2SEL_0) /*!< HSI16 selection as MCO2 source */ +#define LL_RCC_MCO2SOURCE_HSE RCC_CFGR_MCO2SEL_2 /*!< HSE selection as MCO2 source */ +#define LL_RCC_MCO2SOURCE_PLLCLK (RCC_CFGR_MCO2SEL_2 | RCC_CFGR_MCO2SEL_0) /*!< Main PLL "R" clock selection as MCO2 source */ +#define LL_RCC_MCO2SOURCE_LSI (RCC_CFGR_MCO2SEL_2 | RCC_CFGR_MCO2SEL_1) /*!< LSI selection as MCO2 source */ +#define LL_RCC_MCO2SOURCE_LSE (RCC_CFGR_MCO2SEL_2 | RCC_CFGR_MCO2SEL_1 | RCC_CFGR_MCO2SEL_0) /*!< LSE selection as MCO2 source */ +#define LL_RCC_MCO2SOURCE_PLLPCLK RCC_CFGR_MCO2SEL_3 /*!< PLL "P" clock selection as MCO2 source */ +#define LL_RCC_MCO2SOURCE_PLLQCLK (RCC_CFGR_MCO2SEL_3 | RCC_CFGR_MCO2SEL_0) /*!< PLL "Q" clock selection as MCO2 source */ +#define LL_RCC_MCO2SOURCE_RTCCLK (RCC_CFGR_MCO2SEL_3 | RCC_CFGR_MCO2SEL_1) /*!< RTC Clock selection as MCO2 source */ +#define LL_RCC_MCO2SOURCE_RTC_WKUP (RCC_CFGR_MCO2SEL_3 | RCC_CFGR_MCO2SEL_1 | RCC_CFGR_MCO2SEL_0) /*!< RTC Wakeup timer selection as MCO2 source */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_MCO2_DIV MCO2 prescaler + * @{ + */ +#define LL_RCC_MCO2_DIV_1 0x00000000U /*!< MCO2 not divided */ +#define LL_RCC_MCO2_DIV_2 RCC_CFGR_MCO2PRE_0 /*!< MCO2 divided by 2 */ +#define LL_RCC_MCO2_DIV_4 RCC_CFGR_MCO2PRE_1 /*!< MCO2 divided by 4 */ +#define LL_RCC_MCO2_DIV_8 (RCC_CFGR_MCO2PRE_1 | RCC_CFGR_MCO2PRE_0) /*!< MCO2 divided by 8 */ +#define LL_RCC_MCO2_DIV_16 RCC_CFGR_MCO2PRE_2 /*!< MCO2 divided by 16 */ +#define LL_RCC_MCO2_DIV_32 (RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_0) /*!< MCO2 divided by 32 */ +#define LL_RCC_MCO2_DIV_64 (RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_1) /*!< MCO2 divided by 64 */ +#define LL_RCC_MCO2_DIV_128 (RCC_CFGR_MCO2PRE_2 | RCC_CFGR_MCO2PRE_1 | RCC_CFGR_MCO2PRE_0) /*!< MCO2 divided by 128 */ +#define LL_RCC_MCO2_DIV_256 RCC_CFGR_MCO2PRE_3 /*!< MCO2 divided by 256 */ +#define LL_RCC_MCO2_DIV_512 (RCC_CFGR_MCO2PRE_3 | RCC_CFGR_MCO2PRE_0) /*!< MCO2 divided by 512 */ +#define LL_RCC_MCO2_DIV_1024 (RCC_CFGR_MCO2PRE_3 | RCC_CFGR_MCO2PRE_1) /*!< MCO2 divided by 1024 */ +/** + * @} + */ +#endif /* RCC_MCO2_SUPPORT */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency + * @{ + */ +#define LL_RCC_PERIPH_FREQUENCY_NO 0x00000000U /*!< No clock enabled for the peripheral */ +#define LL_RCC_PERIPH_FREQUENCY_NA 0xFFFFFFFFU /*!< Frequency cannot be provided as external clock */ +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** @defgroup RCC_LL_EC_USARTx_CLKSOURCE Peripheral USART clock source selection + * @{ + */ +#define LL_RCC_USART1_CLKSOURCE_PCLK1 ((RCC_CCIPR_USART1SEL << 16U) | 0x00000000U) /*!< PCLK1 clock used as USART1 clock source */ +#define LL_RCC_USART1_CLKSOURCE_SYSCLK ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_0) /*!< SYSCLK clock used as USART1 clock source */ +#define LL_RCC_USART1_CLKSOURCE_HSI ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_1) /*!< HSI clock used as USART1 clock source */ +#define LL_RCC_USART1_CLKSOURCE_LSE ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL) /*!< LSE clock used as USART1 clock source */ +#define LL_RCC_USART2_CLKSOURCE_PCLK1 ((RCC_CCIPR_USART2SEL << 16U) | 0x00000000U) /*!< PCLK1 clock used as USART2 clock source */ +#define LL_RCC_USART2_CLKSOURCE_SYSCLK ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_0) /*!< SYSCLK clock used as USART2 clock source */ +#define LL_RCC_USART2_CLKSOURCE_HSI ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_1) /*!< HSI clock used as USART2 clock source */ +#define LL_RCC_USART2_CLKSOURCE_LSE ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL) /*!< LSE clock used as USART2 clock source */ +#if defined(RCC_CCIPR_USART3SEL) +#define LL_RCC_USART3_CLKSOURCE_PCLK1 ((RCC_CCIPR_USART3SEL << 16U) | 0x00000000U) /*!< PCLK1 clock used as USART3 clock source */ +#define LL_RCC_USART3_CLKSOURCE_SYSCLK ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL_0) /*!< SYSCLK clock used as USART3 clock source */ +#define LL_RCC_USART3_CLKSOURCE_HSI ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL_1) /*!< HSI clock used as USART3 clock source */ +#define LL_RCC_USART3_CLKSOURCE_LSE ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL) /*!< LSE clock used as USART3 clock source */ +#endif /* RCC_CCIPR_USART3SEL */ +/** + * @} + */ + +#if defined(LPUART1) || defined(LPUART2) +/** @defgroup RCC_LL_EC_LPUARTx_CLKSOURCE Peripheral LPUART clock source selection + * @{ + */ +#if defined(LPUART2) +#define LL_RCC_LPUART2_CLKSOURCE_PCLK1 ((RCC_CCIPR_LPUART2SEL << 16U) | 0x00000000U) /*!< PCLK1 clock used as LPUART2 clock source */ +#define LL_RCC_LPUART2_CLKSOURCE_SYSCLK ((RCC_CCIPR_LPUART2SEL << 16U) | RCC_CCIPR_LPUART2SEL_0) /*!< SYSCLK clock used as LPUART2 clock source */ +#define LL_RCC_LPUART2_CLKSOURCE_HSI ((RCC_CCIPR_LPUART2SEL << 16U) | RCC_CCIPR_LPUART2SEL_1) /*!< HSI clock used as LPUART2 clock source */ +#define LL_RCC_LPUART2_CLKSOURCE_LSE ((RCC_CCIPR_LPUART2SEL << 16U) | RCC_CCIPR_LPUART2SEL) /*!< LSE clock used as LPUART2 clock source */ +#endif /* LPUART2 */ +#define LL_RCC_LPUART1_CLKSOURCE_PCLK1 ((RCC_CCIPR_LPUART1SEL << 16U) | 0x00000000U) /*!< PCLK1 clock used as LPUART1 clock source */ +#define LL_RCC_LPUART1_CLKSOURCE_SYSCLK ((RCC_CCIPR_LPUART1SEL << 16U) | RCC_CCIPR_LPUART1SEL_0) /*!< SYSCLK clock used as LPUART1 clock source */ +#define LL_RCC_LPUART1_CLKSOURCE_HSI ((RCC_CCIPR_LPUART1SEL << 16U) | RCC_CCIPR_LPUART1SEL_1) /*!< HSI clock used as LPUART1 clock source */ +#define LL_RCC_LPUART1_CLKSOURCE_LSE ((RCC_CCIPR_LPUART1SEL << 16U) | RCC_CCIPR_LPUART1SEL) /*!< LSE clock used as LPUART1 clock source */ +/** + * @} + */ +#endif /* LPUART1 || LPUART2 */ + +/** @defgroup RCC_LL_EC_I2Cx_CLKSOURCE Peripheral I2C clock source selection + * @{ + */ +#define LL_RCC_I2C1_CLKSOURCE_PCLK1 ((RCC_CCIPR_I2C1SEL << 16U) | 0x00000000U) /*!< PCLK1 clock used as I2C1 clock source */ +#define LL_RCC_I2C1_CLKSOURCE_SYSCLK ((RCC_CCIPR_I2C1SEL << 16U) | RCC_CCIPR_I2C1SEL_0) /*!< SYSCLK clock used as I2C1 clock source */ +#define LL_RCC_I2C1_CLKSOURCE_HSI ((RCC_CCIPR_I2C1SEL << 16U) | RCC_CCIPR_I2C1SEL_1) /*!< HSI clock used as I2C1 clock source */ +#if defined(RCC_CCIPR_I2C2SEL) +#define LL_RCC_I2C2_CLKSOURCE_PCLK1 ((RCC_CCIPR_I2C2SEL << 16U) | 0x00000000U) /*!< PCLK1 clock used as I2C2 clock source */ +#define LL_RCC_I2C2_CLKSOURCE_SYSCLK ((RCC_CCIPR_I2C2SEL << 16U) | RCC_CCIPR_I2C2SEL_0) /*!< SYSCLK clock used as I2C2 clock source */ +#define LL_RCC_I2C2_CLKSOURCE_HSI ((RCC_CCIPR_I2C2SEL << 16U) | RCC_CCIPR_I2C2SEL_1) /*!< HSI clock used as I2C2 clock source */ +#endif /* RCC_CCIPR_I2C2SEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_I2Sx_CLKSOURCE Peripheral I2S clock source selection + * @{ + */ +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +#define LL_RCC_I2S1_CLKSOURCE_SYSCLK ((RCC_CCIPR2_I2S1SEL << 16U) | 0x00000000U) /*!< SYSCLK clock used as I2S1 clock source */ +#define LL_RCC_I2S1_CLKSOURCE_PLL ((RCC_CCIPR2_I2S1SEL << 16U) | RCC_CCIPR2_I2S1SEL_0) /*!< PLL clock used as I2S1 clock source */ +#define LL_RCC_I2S1_CLKSOURCE_HSI ((RCC_CCIPR2_I2S1SEL << 16U) | RCC_CCIPR2_I2S1SEL_1) /*!< HSI clock used as I2S1 clock source */ +#define LL_RCC_I2S1_CLKSOURCE_PIN ((RCC_CCIPR2_I2S1SEL << 16U) | RCC_CCIPR2_I2S1SEL) /*!< External clock used as I2S1 clock source */ +#define LL_RCC_I2S2_CLKSOURCE_SYSCLK ((RCC_CCIPR2_I2S2SEL << 16U) | 0x00000000U) /*!< SYSCLK clock used as I2S2 clock source */ +#define LL_RCC_I2S2_CLKSOURCE_PLL ((RCC_CCIPR2_I2S2SEL << 16U) | RCC_CCIPR2_I2S2SEL_0) /*!< PLL clock used as I2S2 clock source */ +#define LL_RCC_I2S2_CLKSOURCE_HSI ((RCC_CCIPR2_I2S2SEL << 16U) | RCC_CCIPR2_I2S2SEL_1) /*!< HSI clock used as I2S2 clock source */ +#define LL_RCC_I2S2_CLKSOURCE_PIN ((RCC_CCIPR2_I2S2SEL << 16U) | RCC_CCIPR2_I2S2SEL) /*!< External clock used as I2S2 clock source */ +#else +#define LL_RCC_I2S1_CLKSOURCE_SYSCLK 0x00000000U /*!< SYSCLK clock used as I2S1 clock source */ +#define LL_RCC_I2S1_CLKSOURCE_PLL RCC_CCIPR_I2S1SEL_0 /*!< PLL clock used as I2S1 clock source */ +#define LL_RCC_I2S1_CLKSOURCE_HSI RCC_CCIPR_I2S1SEL_1 /*!< HSI clock used as I2S1 clock source */ +#define LL_RCC_I2S1_CLKSOURCE_PIN RCC_CCIPR_I2S1SEL /*!< External clock used as I2S1 clock source */ +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + +/** + * @} + */ + +#if defined(RCC_CCIPR_TIM1SEL) +/** @defgroup RCC_LL_EC_TIMx_CLKSOURCE Peripheral TIM clock source selection + * @{ + */ +#define LL_RCC_TIM1_CLKSOURCE_PCLK1 (RCC_CCIPR_TIM1SEL | (0x00000000U >> 16U)) /*!< PCLK1 clock used as TIM1 clock source */ +#define LL_RCC_TIM1_CLKSOURCE_PLL (RCC_CCIPR_TIM1SEL | (RCC_CCIPR_TIM1SEL >> 16U)) /*!< PLL used as TIM1 clock source */ +/** + * @} + */ +#endif /* RCC_CCIPR_TIM1SEL */ + +#if defined(RCC_CCIPR_TIM15SEL) +/** @addtogroup RCC_LL_EC_TIMx_CLKSOURCE + * @{ + */ +#define LL_RCC_TIM15_CLKSOURCE_PCLK1 (RCC_CCIPR_TIM15SEL | (0x00000000U >> 16U)) /*!< PCLK1 clock used as TIM15 clock source */ +#define LL_RCC_TIM15_CLKSOURCE_PLL (RCC_CCIPR_TIM15SEL | (RCC_CCIPR_TIM15SEL >> 16U)) /*!< PLL used as TIM15 clock source */ +/** + * @} + */ +#endif /* RCC_CCIPR_TIM15SEL */ + +#if defined(LPTIM1) && defined(LPTIM2) +/** @defgroup RCC_LL_EC_LPTIMx_CLKSOURCE Peripheral LPTIM clock source selection + * @{ + */ +#define LL_RCC_LPTIM1_CLKSOURCE_PCLK1 (RCC_CCIPR_LPTIM1SEL | (0x00000000U >> 16U)) /*!< PCLK1 selected as LPTIM1 clock */ +#define LL_RCC_LPTIM1_CLKSOURCE_LSI (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_0 >> 16U)) /*!< LSI selected as LPTIM1 clock */ +#define LL_RCC_LPTIM1_CLKSOURCE_HSI (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_1 >> 16U)) /*!< HSI selected as LPTIM1 clock */ +#define LL_RCC_LPTIM1_CLKSOURCE_LSE (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL >> 16U)) /*!< LSE selected as LPTIM1 clock */ +#define LL_RCC_LPTIM2_CLKSOURCE_PCLK1 (RCC_CCIPR_LPTIM2SEL | (0x00000000U >> 16U)) /*!< PCLK1 selected as LPTIM2 clock */ +#define LL_RCC_LPTIM2_CLKSOURCE_LSI (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_0 >> 16U)) /*!< LSI selected as LPTIM2 clock */ +#define LL_RCC_LPTIM2_CLKSOURCE_HSI (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_1 >> 16U)) /*!< HSI selected as LPTIM2 clock */ +#define LL_RCC_LPTIM2_CLKSOURCE_LSE (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL >> 16U)) /*!< LSE selected as LPTIM2 clock */ +/** + * @} + */ +#endif /* LPTIM1 && LPTIM2*/ + +#if defined(CEC) +/** @defgroup RCC_LL_EC_CEC_CLKSOURCE_HSI Peripheral CEC clock source selection + * @{ + */ +#define LL_RCC_CEC_CLKSOURCE_HSI_DIV488 0x00000000U /*!< HSI oscillator clock divided by 488 used as CEC clock */ +#define LL_RCC_CEC_CLKSOURCE_LSE RCC_CCIPR_CECSEL /*!< LSE oscillator clock used as CEC clock */ + +/** + * @} + */ +#endif /* CEC */ + +#if defined(FDCAN1) || defined(FDCAN2) +/** @defgroup RCC_LL_EC_FDCAN_CLKSOURCE_HSI Peripheral FDCAN clock source selection + * @{ + */ +#define LL_RCC_FDCAN_CLKSOURCE_PCLK1 0x00000000U /*!< PCLK1 oscillator clock used as FDCAN clock */ +#define LL_RCC_FDCAN_CLKSOURCE_PLL RCC_CCIPR2_FDCANSEL_0 /*!< PLL "Q" oscillator clock used as FDCAN clock */ +#define LL_RCC_FDCAN_CLKSOURCE_HSE RCC_CCIPR2_FDCANSEL_1 /*!< HSE oscillator clock used as FDCAN clock */ + +/** + * @} + */ +#endif /* FDCAN1 || FDCAN2 */ + +#if defined(RNG) +/** @defgroup RCC_LL_EC_RNG_CLKSOURCE Peripheral RNG clock source selection + * @{ + */ +#define LL_RCC_RNG_CLKSOURCE_NONE 0x00000000U /*!< No clock used as RNG clock */ +#define LL_RCC_RNG_CLKSOURCE_HSI_DIV8 RCC_CCIPR_RNGSEL_0 /*!< HSI oscillator clock divided by 8 used as RNG clock, available on cut2.0 */ +#define LL_RCC_RNG_CLKSOURCE_SYSCLK RCC_CCIPR_RNGSEL_1 /*!< SYSCLK divided by 1 used as RNG clock */ +#define LL_RCC_RNG_CLKSOURCE_PLL RCC_CCIPR_RNGSEL /*!< PLL used as RNG clock */ +/** + * @} + */ +#endif /* RNG */ + +#if defined(RNG) +/** @defgroup RCC_LL_EC_RNG_CLK_DIV Peripheral RNG clock division factor + * @{ + */ +#define LL_RCC_RNG_CLK_DIV1 0x00000000U /*!< RNG clock not divided */ +#define LL_RCC_RNG_CLK_DIV2 RCC_CCIPR_RNGDIV_0 /*!< RNG clock divided by 2 */ +#define LL_RCC_RNG_CLK_DIV4 RCC_CCIPR_RNGDIV_1 /*!< RNG clock divided by 4 */ +#define LL_RCC_RNG_CLK_DIV8 RCC_CCIPR_RNGDIV /*!< RNG clock divided by 8 */ +/** + * @} + */ +#endif /* RNG */ + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +/** @defgroup RCC_LL_EC_USB_CLKSOURCE Peripheral USB clock source selection + * @{ + */ +#if defined(RCC_HSI48_SUPPORT) +#define LL_RCC_USB_CLKSOURCE_HSI48 0x00000000U /*!< HSI48 clock used as USB clock source */ +#endif /* RCC_HSI48_SUPPORT */ +#define LL_RCC_USB_CLKSOURCE_HSE RCC_CCIPR2_USBSEL_0 /*!< PLL clock used as USB clock source */ +#define LL_RCC_USB_CLKSOURCE_PLL RCC_CCIPR2_USBSEL_1 /*!< PLL clock used as USB clock source */ +/** + * @} + */ +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + +/** @defgroup RCC_LL_EC_ADC_CLKSOURCE Peripheral ADC clock source selection + * @{ + */ +#define LL_RCC_ADC_CLKSOURCE_SYSCLK 0x00000000U /*!< SYSCLK used as ADC clock */ +#define LL_RCC_ADC_CLKSOURCE_PLL RCC_CCIPR_ADCSEL_0 /*!< PLL used as ADC clock */ +#define LL_RCC_ADC_CLKSOURCE_HSI RCC_CCIPR_ADCSEL_1 /*!< HSI used as ADC clock */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_USARTx Peripheral USARTx get clock source + * @{ + */ +#define LL_RCC_USART1_CLKSOURCE RCC_CCIPR_USART1SEL /*!< USART1 Clock source selection */ +#define LL_RCC_USART2_CLKSOURCE RCC_CCIPR_USART2SEL /*!< USART2 Clock source selection */ +#if defined(RCC_CCIPR_USART3SEL) +#define LL_RCC_USART3_CLKSOURCE RCC_CCIPR_USART3SEL /*!< USART3 Clock source selection */ +#endif /* RCC_CCIPR_USART3SEL */ +/** + * @} + */ + +#if defined(LPUART1) +/** @defgroup RCC_LL_EC_LPUART1 Peripheral LPUART get clock source + * @{ + */ +#define LL_RCC_LPUART1_CLKSOURCE RCC_CCIPR_LPUART1SEL /*!< LPUART1 Clock source selection */ +#if defined(LPUART2) +#define LL_RCC_LPUART2_CLKSOURCE RCC_CCIPR_LPUART2SEL /*!< LPUART2 Clock source selection */ +#endif /* LPUART2 */ +/** + * @} + */ +#endif /* LPUART1 */ + +/** @defgroup RCC_LL_EC_I2C1 Peripheral I2C get clock source + * @{ + */ +#define LL_RCC_I2C1_CLKSOURCE RCC_CCIPR_I2C1SEL /*!< I2C1 Clock source selection */ +#if defined(RCC_CCIPR_I2C2SEL) +#define LL_RCC_I2C2_CLKSOURCE RCC_CCIPR_I2C2SEL /*!< I2C2 Clock source selection */ +#endif /* RCC_CCIPR_I2C2SEL */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_I2S1 Peripheral I2S get clock source + * @{ + */ +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +#define LL_RCC_I2S1_CLKSOURCE RCC_CCIPR2_I2S1SEL /*!< I2S1 Clock source selection */ +#define LL_RCC_I2S2_CLKSOURCE RCC_CCIPR2_I2S2SEL /*!< I2S2 Clock source selection */ +#else +#define LL_RCC_I2S1_CLKSOURCE RCC_CCIPR_I2S1SEL /*!< I2S1 Clock source selection */ +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ +/** + * @} + */ + +#if defined(RCC_CCIPR_TIM1SEL) +/** @defgroup RCC_LL_EC_TIMx Peripheral TIMx get clock source + * @{ + */ +#define LL_RCC_TIM1_CLKSOURCE RCC_CCIPR_TIM1SEL /*!< TIM1 Clock source selection */ +#if defined(RCC_CCIPR_TIM15SEL) +#define LL_RCC_TIM15_CLKSOURCE RCC_CCIPR_TIM15SEL /*!< TIM15 Clock source selection */ +#endif /* RCC_CCIPR_TIM15SEL */ +/** + * @} + */ +#endif /* RCC_CCIPR_TIM1SEL */ + +#if defined(LPTIM1) && defined(LPTIM2) +/** @defgroup RCC_LL_EC_LPTIM1 Peripheral LPTIM get clock source + * @{ + */ +#define LL_RCC_LPTIM1_CLKSOURCE RCC_CCIPR_LPTIM1SEL /*!< LPTIM2 Clock source selection */ +#define LL_RCC_LPTIM2_CLKSOURCE RCC_CCIPR_LPTIM2SEL /*!< LPTIM2 Clock source selection */ +/** + * @} + */ +#endif /* LPTIM1 && LPTIM2 */ + +#if defined(CEC) +/** @defgroup RCC_LL_EC_CEC Peripheral CEC get clock source + * @{ + */ +#define LL_RCC_CEC_CLKSOURCE RCC_CCIPR_CECSEL /*!< CEC Clock source selection */ +/** + * @} + */ +#endif /* CEC */ + +#if defined(FDCAN1) || defined(FDCAN2) +/** @defgroup RCC_LL_EC_FDCAN Peripheral FDCAN get clock source + * @{ + */ +#define LL_RCC_FDCAN_CLKSOURCE RCC_CCIPR2_FDCANSEL /*!< FDCAN Clock source selection */ +/** + * @} + */ +#endif /* FDCAN1 */ + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +/** @defgroup RCC_LL_EC_USB Peripheral USB get clock source + * @{ + */ +#define LL_RCC_USB_CLKSOURCE RCC_CCIPR2_USBSEL /*!< USB Clock source selection */ +/** + * @} + */ +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + +#if defined(RNG) +/** @defgroup RCC_LL_EC_RNG Peripheral RNG get clock source + * @{ + */ +#define LL_RCC_RNG_CLKSOURCE RCC_CCIPR_RNGSEL /*!< RNG Clock source selection */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_RNG_DIV Peripheral RNG get clock division factor + * @{ + */ +#define LL_RCC_RNG_CLKDIV RCC_CCIPR_RNGDIV /*!< RNG Clock division factor */ +/** + * @} + */ +#endif /* RNG */ + +/** @defgroup RCC_LL_EC_ADC Peripheral ADC get clock source + * @{ + */ +#define LL_RCC_ADC_CLKSOURCE RCC_CCIPR_ADCSEL /*!< ADC Clock source selection */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_RTC_CLKSOURCE RTC clock source selection + * @{ + */ +#define LL_RCC_RTC_CLKSOURCE_NONE 0x00000000U /*!< No clock used as RTC clock */ +#define LL_RCC_RTC_CLKSOURCE_LSE RCC_BDCR_RTCSEL_0 /*!< LSE oscillator clock used as RTC clock */ +#define LL_RCC_RTC_CLKSOURCE_LSI RCC_BDCR_RTCSEL_1 /*!< LSI oscillator clock used as RTC clock */ +#define LL_RCC_RTC_CLKSOURCE_HSE_DIV32 RCC_BDCR_RTCSEL /*!< HSE oscillator clock divided by 32 used as RTC clock */ +/** + * @} + */ + + +/** @defgroup RCC_LL_EC_PLLSOURCE PLL entry clock source + * @{ + */ +#define LL_RCC_PLLSOURCE_NONE 0x00000000U /*!< No clock */ +#define LL_RCC_PLLSOURCE_HSI RCC_PLLCFGR_PLLSRC_HSI /*!< HSI16 clock selected as PLL entry clock source */ +#define LL_RCC_PLLSOURCE_HSE RCC_PLLCFGR_PLLSRC_HSE /*!< HSE clock selected as PLL entry clock source */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_PLLM_DIV PLL division factor (PLLM) + * @{ + */ +#define LL_RCC_PLLM_DIV_1 0x00000000U /*!< PLL division factor by 1 */ +#define LL_RCC_PLLM_DIV_2 (RCC_PLLCFGR_PLLM_0) /*!< PLL division factor by 2 */ +#define LL_RCC_PLLM_DIV_3 (RCC_PLLCFGR_PLLM_1) /*!< PLL division factor by 3 */ +#define LL_RCC_PLLM_DIV_4 ((RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)) /*!< PLL division factor by 4 */ +#define LL_RCC_PLLM_DIV_5 (RCC_PLLCFGR_PLLM_2) /*!< PLL division factor by 5 */ +#define LL_RCC_PLLM_DIV_6 ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)) /*!< PLL division factor by 6 */ +#define LL_RCC_PLLM_DIV_7 ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)) /*!< PLL division factor by 7 */ +#define LL_RCC_PLLM_DIV_8 (RCC_PLLCFGR_PLLM) /*!< PLL division factor by 8 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_PLLR_DIV PLL division factor (PLLR) + * @{ + */ +#define LL_RCC_PLLR_DIV_2 (RCC_PLLCFGR_PLLR_0) /*!< Main PLL division factor for PLLCLK (system clock) by 2 */ +#define LL_RCC_PLLR_DIV_3 (RCC_PLLCFGR_PLLR_1) /*!< Main PLL division factor for PLLCLK (system clock) by 3 */ +#define LL_RCC_PLLR_DIV_4 (RCC_PLLCFGR_PLLR_1|RCC_PLLCFGR_PLLR_0) /*!< Main PLL division factor for PLLCLK (system clock) by 4 */ +#define LL_RCC_PLLR_DIV_5 (RCC_PLLCFGR_PLLR_2) /*!< Main PLL division factor for PLLCLK (system clock) by 5 */ +#define LL_RCC_PLLR_DIV_6 (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_0) /*!< Main PLL division factor for PLLCLK (system clock) by 6 */ +#define LL_RCC_PLLR_DIV_7 (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_1) /*!< Main PLL division factor for PLLCLK (system clock) by 7 */ +#define LL_RCC_PLLR_DIV_8 (RCC_PLLCFGR_PLLR) /*!< Main PLL division factor for PLLCLK (system clock) by 8 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_PLLP_DIV PLL division factor (PLLP) + * @{ + */ +#define LL_RCC_PLLP_DIV_2 (RCC_PLLCFGR_PLLP_0) /*!< Main PLL division factor for PLLP output by 2 */ +#define LL_RCC_PLLP_DIV_3 (RCC_PLLCFGR_PLLP_1) /*!< Main PLL division factor for PLLP output by 3 */ +#define LL_RCC_PLLP_DIV_4 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1) /*!< Main PLL division factor for PLLP output by 4 */ +#define LL_RCC_PLLP_DIV_5 (RCC_PLLCFGR_PLLP_2) /*!< Main PLL division factor for PLLP output by 5 */ +#define LL_RCC_PLLP_DIV_6 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2) /*!< Main PLL division factor for PLLP output by 6 */ +#define LL_RCC_PLLP_DIV_7 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2) /*!< Main PLL division factor for PLLP output by 7 */ +#define LL_RCC_PLLP_DIV_8 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2) /*!< Main PLL division factor for PLLP output by 8 */ +#define LL_RCC_PLLP_DIV_9 (RCC_PLLCFGR_PLLP_3) /*!< Main PLL division factor for PLLP output by 9 */ +#define LL_RCC_PLLP_DIV_10 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3) /*!< Main PLL division factor for PLLP output by 10 */ +#define LL_RCC_PLLP_DIV_11 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3) /*!< Main PLL division factor for PLLP output by 11 */ +#define LL_RCC_PLLP_DIV_12 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3) /*!< Main PLL division factor for PLLP output by 12 */ +#define LL_RCC_PLLP_DIV_13 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3) /*!< Main PLL division factor for PLLP output by 13 */ +#define LL_RCC_PLLP_DIV_14 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3) /*!< Main PLL division factor for PLLP output by 14 */ +#define LL_RCC_PLLP_DIV_15 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3) /*!< Main PLL division factor for PLLP output by 15 */ +#define LL_RCC_PLLP_DIV_16 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3)/*!< Main PLL division factor for PLLP output by 16 */ +#define LL_RCC_PLLP_DIV_17 (RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 17 */ +#define LL_RCC_PLLP_DIV_18 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 18 */ +#define LL_RCC_PLLP_DIV_19 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 19 */ +#define LL_RCC_PLLP_DIV_20 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 20 */ +#define LL_RCC_PLLP_DIV_21 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 21 */ +#define LL_RCC_PLLP_DIV_22 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 22 */ +#define LL_RCC_PLLP_DIV_23 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 23 */ +#define LL_RCC_PLLP_DIV_24 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 24 */ +#define LL_RCC_PLLP_DIV_25 (RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 25 */ +#define LL_RCC_PLLP_DIV_26 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 26 */ +#define LL_RCC_PLLP_DIV_27 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 27*/ +#define LL_RCC_PLLP_DIV_28 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 28 */ +#define LL_RCC_PLLP_DIV_29 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 29 */ +#define LL_RCC_PLLP_DIV_30 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 30 */ +#define LL_RCC_PLLP_DIV_31 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 31 */ +#define LL_RCC_PLLP_DIV_32 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 32 */ +/** + * @} + */ + +#if defined(RCC_PLLQ_SUPPORT) +/** @defgroup RCC_LL_EC_PLLQ_DIV PLL division factor (PLLQ) + * @{ + */ +#define LL_RCC_PLLQ_DIV_2 (RCC_PLLCFGR_PLLQ_0) /*!< Main PLL division factor for PLLQ output by 2 */ +#define LL_RCC_PLLQ_DIV_3 (RCC_PLLCFGR_PLLQ_1) /*!< Main PLL division factor for PLLQ output by 3 */ +#define LL_RCC_PLLQ_DIV_4 (RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL division factor for PLLQ output by 4 */ +#define LL_RCC_PLLQ_DIV_5 (RCC_PLLCFGR_PLLQ_2) /*!< Main PLL division factor for PLLQ output by 5 */ +#define LL_RCC_PLLQ_DIV_6 (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL division factor for PLLQ output by 6 */ +#define LL_RCC_PLLQ_DIV_7 (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) /*!< Main PLL division factor for PLLQ output by 7 */ +#define LL_RCC_PLLQ_DIV_8 (RCC_PLLCFGR_PLLQ) /*!< Main PLL division factor for PLLQ output by 8 */ +/** + * @} + */ +#endif /* RCC_PLLQ_SUPPORT */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup RCC_LL_Exported_Macros RCC Exported Macros + * @{ + */ + +/** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in RCC register + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG((RCC->__REG__), (__VALUE__)) + +/** + * @brief Read a value in RCC register + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__) +/** + * @} + */ + +/** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies + * @{ + */ + +/** + * @brief Helper macro to calculate the PLLCLK frequency on system domain + * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ()); + * @param __INPUTFREQ__ PLL Input frequency (based on HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLN__ Between Min_Data = 8 and Max_Data = 86 + * @param __PLLR__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLR_DIV_2 + * @arg @ref LL_RCC_PLLR_DIV_3 + * @arg @ref LL_RCC_PLLR_DIV_4 + * @arg @ref LL_RCC_PLLR_DIV_5 + * @arg @ref LL_RCC_PLLR_DIV_6 + * @arg @ref LL_RCC_PLLR_DIV_7 + * @arg @ref LL_RCC_PLLR_DIV_8 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) \ + ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \ + (((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos) + 1U)) + +/** + * @brief Helper macro to calculate the PLLPCLK frequency used on I2S domain + * @note ex: @ref __LL_RCC_CALC_PLLCLK_I2S1_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ()); + * @param __INPUTFREQ__ PLL Input frequency (based on HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLN__ Between Min_Data = 8 and Max_Data = 86 + * @param __PLLP__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_2 + * @arg @ref LL_RCC_PLLP_DIV_3 + * @arg @ref LL_RCC_PLLP_DIV_4 + * @arg @ref LL_RCC_PLLP_DIV_5 + * @arg @ref LL_RCC_PLLP_DIV_6 + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_8 + * @arg @ref LL_RCC_PLLP_DIV_9 + * @arg @ref LL_RCC_PLLP_DIV_10 + * @arg @ref LL_RCC_PLLP_DIV_11 + * @arg @ref LL_RCC_PLLP_DIV_12 + * @arg @ref LL_RCC_PLLP_DIV_13 + * @arg @ref LL_RCC_PLLP_DIV_14 + * @arg @ref LL_RCC_PLLP_DIV_15 + * @arg @ref LL_RCC_PLLP_DIV_16 + * @arg @ref LL_RCC_PLLP_DIV_17 + * @arg @ref LL_RCC_PLLP_DIV_18 + * @arg @ref LL_RCC_PLLP_DIV_19 + * @arg @ref LL_RCC_PLLP_DIV_20 + * @arg @ref LL_RCC_PLLP_DIV_21 + * @arg @ref LL_RCC_PLLP_DIV_22 + * @arg @ref LL_RCC_PLLP_DIV_23 + * @arg @ref LL_RCC_PLLP_DIV_24 + * @arg @ref LL_RCC_PLLP_DIV_25 + * @arg @ref LL_RCC_PLLP_DIV_26 + * @arg @ref LL_RCC_PLLP_DIV_27 + * @arg @ref LL_RCC_PLLP_DIV_28 + * @arg @ref LL_RCC_PLLP_DIV_29 + * @arg @ref LL_RCC_PLLP_DIV_30 + * @arg @ref LL_RCC_PLLP_DIV_31 + * @arg @ref LL_RCC_PLLP_DIV_32 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLCLK_I2S1_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) \ + ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \ + (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U)) + +#if defined(RCC_CCIPR2_I2S2SEL) +/** + * @brief Helper macro to calculate the PLLPCLK frequency used on I2S2 domain + * @note ex: @ref __LL_RCC_CALC_PLLCLK_I2S2_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ()); + * @param __INPUTFREQ__ PLL Input frequency (based on HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLN__ Between Min_Data = 8 and Max_Data = 86 + * @param __PLLP__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_2 + * @arg @ref LL_RCC_PLLP_DIV_3 + * @arg @ref LL_RCC_PLLP_DIV_4 + * @arg @ref LL_RCC_PLLP_DIV_5 + * @arg @ref LL_RCC_PLLP_DIV_6 + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_8 + * @arg @ref LL_RCC_PLLP_DIV_9 + * @arg @ref LL_RCC_PLLP_DIV_10 + * @arg @ref LL_RCC_PLLP_DIV_11 + * @arg @ref LL_RCC_PLLP_DIV_12 + * @arg @ref LL_RCC_PLLP_DIV_13 + * @arg @ref LL_RCC_PLLP_DIV_14 + * @arg @ref LL_RCC_PLLP_DIV_15 + * @arg @ref LL_RCC_PLLP_DIV_16 + * @arg @ref LL_RCC_PLLP_DIV_17 + * @arg @ref LL_RCC_PLLP_DIV_18 + * @arg @ref LL_RCC_PLLP_DIV_19 + * @arg @ref LL_RCC_PLLP_DIV_20 + * @arg @ref LL_RCC_PLLP_DIV_21 + * @arg @ref LL_RCC_PLLP_DIV_22 + * @arg @ref LL_RCC_PLLP_DIV_23 + * @arg @ref LL_RCC_PLLP_DIV_24 + * @arg @ref LL_RCC_PLLP_DIV_25 + * @arg @ref LL_RCC_PLLP_DIV_26 + * @arg @ref LL_RCC_PLLP_DIV_27 + * @arg @ref LL_RCC_PLLP_DIV_28 + * @arg @ref LL_RCC_PLLP_DIV_29 + * @arg @ref LL_RCC_PLLP_DIV_30 + * @arg @ref LL_RCC_PLLP_DIV_31 + * @arg @ref LL_RCC_PLLP_DIV_32 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLCLK_I2S2_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) \ + ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \ + (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U)) +#endif /* RCC_CCIPR2_I2S2SEL */ + +/** + * @brief Helper macro to calculate the PLLPCLK frequency used on ADC domain + * @note ex: @ref __LL_RCC_CALC_PLLCLK_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ()); + * @param __INPUTFREQ__ PLL Input frequency (based on HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLN__ Between Min_Data = 8 and Max_Data = 86 + * @param __PLLP__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_2 + * @arg @ref LL_RCC_PLLP_DIV_3 + * @arg @ref LL_RCC_PLLP_DIV_4 + * @arg @ref LL_RCC_PLLP_DIV_5 + * @arg @ref LL_RCC_PLLP_DIV_6 + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_8 + * @arg @ref LL_RCC_PLLP_DIV_9 + * @arg @ref LL_RCC_PLLP_DIV_10 + * @arg @ref LL_RCC_PLLP_DIV_11 + * @arg @ref LL_RCC_PLLP_DIV_12 + * @arg @ref LL_RCC_PLLP_DIV_13 + * @arg @ref LL_RCC_PLLP_DIV_14 + * @arg @ref LL_RCC_PLLP_DIV_15 + * @arg @ref LL_RCC_PLLP_DIV_16 + * @arg @ref LL_RCC_PLLP_DIV_17 + * @arg @ref LL_RCC_PLLP_DIV_18 + * @arg @ref LL_RCC_PLLP_DIV_19 + * @arg @ref LL_RCC_PLLP_DIV_20 + * @arg @ref LL_RCC_PLLP_DIV_21 + * @arg @ref LL_RCC_PLLP_DIV_22 + * @arg @ref LL_RCC_PLLP_DIV_23 + * @arg @ref LL_RCC_PLLP_DIV_24 + * @arg @ref LL_RCC_PLLP_DIV_25 + * @arg @ref LL_RCC_PLLP_DIV_26 + * @arg @ref LL_RCC_PLLP_DIV_27 + * @arg @ref LL_RCC_PLLP_DIV_28 + * @arg @ref LL_RCC_PLLP_DIV_29 + * @arg @ref LL_RCC_PLLP_DIV_30 + * @arg @ref LL_RCC_PLLP_DIV_31 + * @arg @ref LL_RCC_PLLP_DIV_32 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLCLK_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) \ + ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \ + (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U)) + +#if defined(RNG) +/** + * @brief Helper macro to calculate the PLLQCLK frequency used on RNG domain + * @note ex: @ref __LL_RCC_CALC_PLLCLK_RNG_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ()); + * @param __INPUTFREQ__ PLL Input frequency (based on HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLN__ Between Min_Data = 8 and Max_Data = 86 + * @param __PLLQ__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLQ_DIV_2 + * @arg @ref LL_RCC_PLLQ_DIV_3 + * @arg @ref LL_RCC_PLLQ_DIV_4 + * @arg @ref LL_RCC_PLLQ_DIV_5 + * @arg @ref LL_RCC_PLLQ_DIV_6 + * @arg @ref LL_RCC_PLLQ_DIV_7 + * @arg @ref LL_RCC_PLLQ_DIV_8 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLCLK_RNG_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) \ + ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \ + (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U)) +#endif /* RNG */ + +#if defined(RCC_PLLQ_SUPPORT) +/** + * @brief Helper macro to calculate the PLLQCLK frequency used on TIM1 domain + * @note ex: @ref __LL_RCC_CALC_PLLCLK_TIM1_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ()); + * @param __INPUTFREQ__ PLL Input frequency (based on HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLN__ Between Min_Data = 8 and Max_Data = 86 + * @param __PLLQ__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLQ_DIV_2 + * @arg @ref LL_RCC_PLLQ_DIV_3 + * @arg @ref LL_RCC_PLLQ_DIV_4 + * @arg @ref LL_RCC_PLLQ_DIV_5 + * @arg @ref LL_RCC_PLLQ_DIV_6 + * @arg @ref LL_RCC_PLLQ_DIV_7 + * @arg @ref LL_RCC_PLLQ_DIV_8 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLCLK_TIM1_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) \ + ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \ + (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U)) +#if defined(TIM15) +/** + * @brief Helper macro to calculate the PLLQCLK frequency used on TIM15 domain + * @note ex: @ref __LL_RCC_CALC_PLLCLK_TIM15_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ()); + * @param __INPUTFREQ__ PLL Input frequency (based on HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLN__ Between Min_Data = 8 and Max_Data = 86 + * @param __PLLQ__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLQ_DIV_2 + * @arg @ref LL_RCC_PLLQ_DIV_3 + * @arg @ref LL_RCC_PLLQ_DIV_4 + * @arg @ref LL_RCC_PLLQ_DIV_5 + * @arg @ref LL_RCC_PLLQ_DIV_6 + * @arg @ref LL_RCC_PLLQ_DIV_7 + * @arg @ref LL_RCC_PLLQ_DIV_8 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLCLK_TIM15_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) \ + ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \ + (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U)) +#endif /* TIM15 */ +#endif /* RCC_PLLQ_SUPPORT */ + +#if defined(FDCAN1) || defined(FDCAN2) +/** + * @brief Helper macro to calculate the PLLQCLK frequency used on FDCAN domain + * @note ex: @ref __LL_RCC_CALC_PLLCLK_FDCAN_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ()); + * @param __INPUTFREQ__ PLL Input frequency (based on HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLN__ Between Min_Data = 8 and Max_Data = 86 + * @param __PLLQ__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLQ_DIV_2 + * @arg @ref LL_RCC_PLLQ_DIV_3 + * @arg @ref LL_RCC_PLLQ_DIV_4 + * @arg @ref LL_RCC_PLLQ_DIV_5 + * @arg @ref LL_RCC_PLLQ_DIV_6 + * @arg @ref LL_RCC_PLLQ_DIV_7 + * @arg @ref LL_RCC_PLLQ_DIV_8 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLCLK_FDCAN_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) \ + ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \ + (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U)) +#endif /* FDCAN1 || FDCAN2 */ + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +/** + * @brief Helper macro to calculate the PLLQCLK frequency used on USB domain + * @note ex: @ref __LL_RCC_CALC_PLLCLK_USB_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ()); + * @param __INPUTFREQ__ PLL Input frequency (based on HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLN__ Between Min_Data = 8 and Max_Data = 86 + * @param __PLLQ__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLQ_DIV_2 + * @arg @ref LL_RCC_PLLQ_DIV_3 + * @arg @ref LL_RCC_PLLQ_DIV_4 + * @arg @ref LL_RCC_PLLQ_DIV_5 + * @arg @ref LL_RCC_PLLQ_DIV_6 + * @arg @ref LL_RCC_PLLQ_DIV_7 + * @arg @ref LL_RCC_PLLQ_DIV_8 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLCLK_USB_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) \ + ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \ + (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U)) +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + +/** + * @brief Helper macro to calculate the HCLK frequency + * @param __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK) + * @param __AHBPRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_RCC_SYSCLK_DIV_1 + * @arg @ref LL_RCC_SYSCLK_DIV_2 + * @arg @ref LL_RCC_SYSCLK_DIV_4 + * @arg @ref LL_RCC_SYSCLK_DIV_8 + * @arg @ref LL_RCC_SYSCLK_DIV_16 + * @arg @ref LL_RCC_SYSCLK_DIV_64 + * @arg @ref LL_RCC_SYSCLK_DIV_128 + * @arg @ref LL_RCC_SYSCLK_DIV_256 + * @arg @ref LL_RCC_SYSCLK_DIV_512 + * @retval HCLK clock frequency (in Hz) + */ +#define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__,__AHBPRESCALER__) \ + ((__SYSCLKFREQ__) >> (AHBPrescTable[((__AHBPRESCALER__) & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU)) + +/** + * @brief Helper macro to calculate the PCLK1 frequency (ABP1) + * @param __HCLKFREQ__ HCLK frequency + * @param __APB1PRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_RCC_APB1_DIV_1 + * @arg @ref LL_RCC_APB1_DIV_2 + * @arg @ref LL_RCC_APB1_DIV_4 + * @arg @ref LL_RCC_APB1_DIV_8 + * @arg @ref LL_RCC_APB1_DIV_16 + * @retval PCLK1 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) \ + ((__HCLKFREQ__) >> (APBPrescTable[(__APB1PRESCALER__) >> RCC_CFGR_PPRE_Pos] & 0x1FU)) + +/** + * @brief Helper macro to calculate the HSISYS frequency + * @param __HSIDIV__ This parameter can be one of the following values: + * @arg @ref LL_RCC_HSI_DIV_1 + * @arg @ref LL_RCC_HSI_DIV_2 + * @arg @ref LL_RCC_HSI_DIV_4 + * @arg @ref LL_RCC_HSI_DIV_8 + * @arg @ref LL_RCC_HSI_DIV_16 + * @arg @ref LL_RCC_HSI_DIV_32 + * @arg @ref LL_RCC_HSI_DIV_64 + * @arg @ref LL_RCC_HSI_DIV_128 + * @retval HSISYS clock frequency (in Hz) + */ +#define __LL_RCC_CALC_HSI_FREQ(__HSIDIV__) (HSI_VALUE / (1U << ((__HSIDIV__)>> RCC_CR_HSIDIV_Pos))) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup RCC_LL_Exported_Functions RCC Exported Functions + * @{ + */ + +/** @defgroup RCC_LL_EF_HSE HSE + * @{ + */ + +/** + * @brief Enable the Clock Security System. + * @rmtoll CR CSSON LL_RCC_HSE_EnableCSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_EnableCSS(void) +{ + SET_BIT(RCC->CR, RCC_CR_CSSON); +} + +/** + * @brief Enable HSE external oscillator (HSE Bypass) + * @rmtoll CR HSEBYP LL_RCC_HSE_EnableBypass + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSEBYP); +} + +/** + * @brief Disable HSE external oscillator (HSE Bypass) + * @rmtoll CR HSEBYP LL_RCC_HSE_DisableBypass + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_DisableBypass(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); +} + +/** + * @brief Enable HSE crystal oscillator (HSE ON) + * @rmtoll CR HSEON LL_RCC_HSE_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSEON); +} + +/** + * @brief Disable HSE crystal oscillator (HSE ON) + * @rmtoll CR HSEON LL_RCC_HSE_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSEON); +} + +/** + * @brief Check if HSE oscillator Ready + * @rmtoll CR HSERDY LL_RCC_HSE_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_HSI HSI + * @{ + */ + +/** + * @brief Enable HSI even in stop mode + * @note HSI oscillator is forced ON even in Stop mode + * @rmtoll CR HSIKERON LL_RCC_HSI_EnableInStopMode + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSIKERON); +} + +/** + * @brief Disable HSI in stop mode + * @rmtoll CR HSIKERON LL_RCC_HSI_DisableInStopMode + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON); +} + +/** + * @brief Check if HSI in stop mode is enabled + * @rmtoll CR HSIKERON LL_RCC_HSI_IsEnabledInStopMode + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_HSI_IsEnabledInStopMode(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_HSIKERON) == (RCC_CR_HSIKERON)) ? 1UL : 0UL); +} + +/** + * @brief Enable HSI oscillator + * @rmtoll CR HSION LL_RCC_HSI_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSION); +} + +/** + * @brief Disable HSI oscillator + * @rmtoll CR HSION LL_RCC_HSI_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSION); +} + +/** + * @brief Check if HSI clock is ready + * @rmtoll CR HSIRDY LL_RCC_HSI_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL); +} + +/** + * @brief Get HSI Calibration value + * @note When HSITRIM is written, HSICAL is updated with the sum of + * HSITRIM and the factory trim value + * @rmtoll ICSCR HSICAL LL_RCC_HSI_GetCalibration + * @retval Between Min_Data = 0x00 and Max_Data = 0xFF + */ +__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void) +{ + return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos); +} + +/** + * @brief Set HSI Calibration trimming + * @note user-programmable trimming value that is added to the HSICAL + * @note Default value is 64, which, when added to the HSICAL value, + * should trim the HSI to 16 MHz +/- 1 % + * @rmtoll ICSCR HSITRIM LL_RCC_HSI_SetCalibTrimming + * @param Value Between Min_Data = 0 and Max_Data = 127 + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value) +{ + MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos); +} + +/** + * @brief Get HSI Calibration trimming + * @rmtoll ICSCR HSITRIM LL_RCC_HSI_GetCalibTrimming + * @retval Between Min_Data = 0 and Max_Data = 127 + */ +__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void) +{ + return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos); +} + +/** + * @} + */ + +#if defined(RCC_HSI48_SUPPORT) +/** @defgroup RCC_LL_EF_HSI48 HSI48 + * @{ + */ + +/** + * @brief Enable HSI48 + * @rmtoll CR HSI48ON LL_RCC_HSI48_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI48_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSI48ON); +} + +/** + * @brief Disable HSI48 + * @rmtoll CR HSI48ON LL_RCC_HSI48_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI48_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSI48ON); +} + +/** + * @brief Check if HSI48 oscillator Ready + * @rmtoll CR HSI48RDY LL_RCC_HSI48_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == RCC_CR_HSI48RDY) ? 1UL : 0UL); +} + +/** + * @brief Get HSI48 Calibration value + * @rmtoll CRRCR HSI48CAL LL_RCC_HSI48_GetCalibration + * @retval Between Min_Data = 0x00 and Max_Data = 0x1FF + */ +__STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void) +{ + return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_CRRCR_HSI48CAL_Pos); +} + +/** + * @} + */ +#endif /* RCC_HSI48_SUPPORT */ + +/** @defgroup RCC_LL_EF_LSE LSE + * @{ + */ + +/** + * @brief Enable Low Speed External (LSE) crystal. + * @rmtoll BDCR LSEON LL_RCC_LSE_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_Enable(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); +} + +/** + * @brief Disable Low Speed External (LSE) crystal. + * @rmtoll BDCR LSEON LL_RCC_LSE_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_Disable(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); +} + +/** + * @brief Enable external clock source (LSE bypass). + * @rmtoll BDCR LSEBYP LL_RCC_LSE_EnableBypass + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); +} + +/** + * @brief Disable external clock source (LSE bypass). + * @rmtoll BDCR LSEBYP LL_RCC_LSE_DisableBypass + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); +} + +/** + * @brief Set LSE oscillator drive capability + * @note The oscillator is in Xtal mode when it is not in bypass mode. + * @rmtoll BDCR LSEDRV LL_RCC_LSE_SetDriveCapability + * @param LSEDrive This parameter can be one of the following values: + * @arg @ref LL_RCC_LSEDRIVE_LOW + * @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW + * @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH + * @arg @ref LL_RCC_LSEDRIVE_HIGH + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive) +{ + MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive); +} + +/** + * @brief Get LSE oscillator drive capability + * @rmtoll BDCR LSEDRV LL_RCC_LSE_GetDriveCapability + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_LSEDRIVE_LOW + * @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW + * @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH + * @arg @ref LL_RCC_LSEDRIVE_HIGH + */ +__STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void) +{ + return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV)); +} + +/** + * @brief Enable Clock security system on LSE. + * @rmtoll BDCR LSECSSON LL_RCC_LSE_EnableCSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_EnableCSS(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON); +} + +/** + * @brief Disable Clock security system on LSE. + * @note Clock security system can be disabled only after a LSE + * failure detection. In that case it MUST be disabled by software. + * @rmtoll BDCR LSECSSON LL_RCC_LSE_DisableCSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_DisableCSS(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON); +} + +/** + * @brief Check if LSE oscillator Ready + * @rmtoll BDCR LSERDY LL_RCC_LSE_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void) +{ + return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL); +} + +/** + * @brief Check if CSS on LSE failure Detection + * @rmtoll BDCR LSECSSD LL_RCC_LSE_IsCSSDetected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void) +{ + return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) == (RCC_BDCR_LSECSSD)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_LSI LSI + * @{ + */ + +/** + * @brief Enable LSI Oscillator + * @rmtoll CSR LSION LL_RCC_LSI_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSI_Enable(void) +{ + SET_BIT(RCC->CSR, RCC_CSR_LSION); +} + +/** + * @brief Disable LSI Oscillator + * @rmtoll CSR LSION LL_RCC_LSI_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSI_Disable(void) +{ + CLEAR_BIT(RCC->CSR, RCC_CSR_LSION); +} + +/** + * @brief Check if LSI is Ready + * @rmtoll CSR LSIRDY LL_RCC_LSI_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_LSCO LSCO + * @{ + */ + +/** + * @brief Enable Low speed clock + * @rmtoll BDCR LSCOEN LL_RCC_LSCO_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSCO_Enable(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSCOEN); +} + +/** + * @brief Disable Low speed clock + * @rmtoll BDCR LSCOEN LL_RCC_LSCO_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSCO_Disable(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN); +} + +/** + * @brief Configure Low speed clock selection + * @rmtoll BDCR LSCOSEL LL_RCC_LSCO_SetSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI + * @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source) +{ + MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL, Source); +} + +/** + * @brief Get Low speed clock selection + * @rmtoll BDCR LSCOSEL LL_RCC_LSCO_GetSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI + * @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE + */ +__STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void) +{ + return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSCOSEL)); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_System System + * @{ + */ + +/** + * @brief Configure the system clock source + * @rmtoll CFGR SW LL_RCC_SetSysClkSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_SYS_CLKSOURCE_HSI + * @arg @ref LL_RCC_SYS_CLKSOURCE_HSE + * @arg @ref LL_RCC_SYS_CLKSOURCE_PLL + * @arg @ref LL_RCC_SYS_CLKSOURCE_LSI + * @arg @ref LL_RCC_SYS_CLKSOURCE_LSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source); +} + +/** + * @brief Get the system clock source + * @rmtoll CFGR SWS LL_RCC_GetSysClkSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI + * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE + * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL + * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSI + * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSE + */ +__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS)); +} + +/** + * @brief Set AHB prescaler + * @rmtoll CFGR HPRE LL_RCC_SetAHBPrescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_SYSCLK_DIV_1 + * @arg @ref LL_RCC_SYSCLK_DIV_2 + * @arg @ref LL_RCC_SYSCLK_DIV_4 + * @arg @ref LL_RCC_SYSCLK_DIV_8 + * @arg @ref LL_RCC_SYSCLK_DIV_16 + * @arg @ref LL_RCC_SYSCLK_DIV_64 + * @arg @ref LL_RCC_SYSCLK_DIV_128 + * @arg @ref LL_RCC_SYSCLK_DIV_256 + * @arg @ref LL_RCC_SYSCLK_DIV_512 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler); +} + +/** + * @brief Set APB1 prescaler + * @rmtoll CFGR PPRE LL_RCC_SetAPB1Prescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_APB1_DIV_1 + * @arg @ref LL_RCC_APB1_DIV_2 + * @arg @ref LL_RCC_APB1_DIV_4 + * @arg @ref LL_RCC_APB1_DIV_8 + * @arg @ref LL_RCC_APB1_DIV_16 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler); +} + +/** + * @brief Set HSI16 division factor + * @rmtoll CR HSIDIV LL_RCC_SetHSIDiv + * @note HSIDIV parameter is only applied to SYSCLK_Frequency when HSI is used as + * system clock source. + * @param HSIDiv This parameter can be one of the following values: + * @arg @ref LL_RCC_HSI_DIV_1 + * @arg @ref LL_RCC_HSI_DIV_2 + * @arg @ref LL_RCC_HSI_DIV_4 + * @arg @ref LL_RCC_HSI_DIV_8 + * @arg @ref LL_RCC_HSI_DIV_16 + * @arg @ref LL_RCC_HSI_DIV_32 + * @arg @ref LL_RCC_HSI_DIV_64 + * @arg @ref LL_RCC_HSI_DIV_128 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetHSIDiv(uint32_t HSIDiv) +{ + MODIFY_REG(RCC->CR, RCC_CR_HSIDIV, HSIDiv); +} +/** + * @brief Get AHB prescaler + * @rmtoll CFGR HPRE LL_RCC_GetAHBPrescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SYSCLK_DIV_1 + * @arg @ref LL_RCC_SYSCLK_DIV_2 + * @arg @ref LL_RCC_SYSCLK_DIV_4 + * @arg @ref LL_RCC_SYSCLK_DIV_8 + * @arg @ref LL_RCC_SYSCLK_DIV_16 + * @arg @ref LL_RCC_SYSCLK_DIV_64 + * @arg @ref LL_RCC_SYSCLK_DIV_128 + * @arg @ref LL_RCC_SYSCLK_DIV_256 + * @arg @ref LL_RCC_SYSCLK_DIV_512 + */ +__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE)); +} + +/** + * @brief Get APB1 prescaler + * @rmtoll CFGR PPRE LL_RCC_GetAPB1Prescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_APB1_DIV_1 + * @arg @ref LL_RCC_APB1_DIV_2 + * @arg @ref LL_RCC_APB1_DIV_4 + * @arg @ref LL_RCC_APB1_DIV_8 + * @arg @ref LL_RCC_APB1_DIV_16 + */ +__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE)); +} + +/** + * @brief Get HSI16 Division factor + * @rmtoll CR HSIDIV LL_RCC_GetHSIDiv + * @note HSIDIV parameter is only applied to SYSCLK_Frequency when HSI is used as + * system clock source. + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_HSI_DIV_1 + * @arg @ref LL_RCC_HSI_DIV_2 + * @arg @ref LL_RCC_HSI_DIV_4 + * @arg @ref LL_RCC_HSI_DIV_8 + * @arg @ref LL_RCC_HSI_DIV_16 + * @arg @ref LL_RCC_HSI_DIV_32 + * @arg @ref LL_RCC_HSI_DIV_64 + * @arg @ref LL_RCC_HSI_DIV_128 + */ +__STATIC_INLINE uint32_t LL_RCC_GetHSIDiv(void) +{ + return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSIDIV)); +} +/** + * @} + */ + +/** @defgroup RCC_LL_EF_MCO1 MCO1 + * @{ + */ + +/** + * @brief Configure MCOx + * @rmtoll CFGR MCOSEL LL_RCC_ConfigMCO\n + * CFGR MCOPRE LL_RCC_ConfigMCO + * @param MCOxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK + * @arg @ref LL_RCC_MCO1SOURCE_SYSCLK + * @arg @ref LL_RCC_MCO1SOURCE_HSI + * @arg @ref LL_RCC_MCO1SOURCE_HSI48 (*) + * @arg @ref LL_RCC_MCO1SOURCE_HSE + * @arg @ref LL_RCC_MCO1SOURCE_PLLCLK + * @arg @ref LL_RCC_MCO1SOURCE_LSI + * @arg @ref LL_RCC_MCO1SOURCE_LSE + * @arg @ref LL_RCC_MCO1SOURCE_PLLPCLK (*) + * @arg @ref LL_RCC_MCO1SOURCE_PLLQCLK (*) + * @arg @ref LL_RCC_MCO1SOURCE_RTCCLK (*) + * @arg @ref LL_RCC_MCO1SOURCE_RTC_WKUP (*) + * + * (*) value not defined in all devices. + * @param MCOxPrescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_MCO1_DIV_1 + * @arg @ref LL_RCC_MCO1_DIV_2 + * @arg @ref LL_RCC_MCO1_DIV_4 + * @arg @ref LL_RCC_MCO1_DIV_8 + * @arg @ref LL_RCC_MCO1_DIV_32 + * @arg @ref LL_RCC_MCO1_DIV_64 + * @arg @ref LL_RCC_MCO1_DIV_128 + * @retval None + */ +__STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler); +} + +/** + * @} + */ + +#if defined(RCC_MCO2_SUPPORT) +/** @defgroup RCC_LL_EF_MCO2 MCO2 + * @{ + */ + +/** + * @brief Configure MCO2 + * @rmtoll CFGR MCO2SEL LL_RCC_ConfigMCO2\n + * CFGR MCO2PRE LL_RCC_ConfigMCO2 + * @note feature not available in all devices. + * @param MCOxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_MCO2SOURCE_NOCLOCK + * @arg @ref LL_RCC_MCO2SOURCE_SYSCLK + * @arg @ref LL_RCC_MCO2SOURCE_HSI + * @arg @ref LL_RCC_MCO2SOURCE_HSI48 + * @arg @ref LL_RCC_MCO2SOURCE_HSE + * @arg @ref LL_RCC_MCO2SOURCE_PLLCLK + * @arg @ref LL_RCC_MCO2SOURCE_LSI + * @arg @ref LL_RCC_MCO2SOURCE_LSE + * @arg @ref LL_RCC_MCO2SOURCE_PLLPCLK + * @arg @ref LL_RCC_MCO2SOURCE_PLLQCLK + * @arg @ref LL_RCC_MCO2SOURCE_RTCCLK + * @arg @ref LL_RCC_MCO2SOURCE_RTC_WKUP + * + * @param MCOxPrescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_MCO2_DIV_1 + * @arg @ref LL_RCC_MCO2_DIV_2 + * @arg @ref LL_RCC_MCO2_DIV_4 + * @arg @ref LL_RCC_MCO2_DIV_8 + * @arg @ref LL_RCC_MCO2_DIV_16 + * @arg @ref LL_RCC_MCO2_DIV_32 + * @arg @ref LL_RCC_MCO2_DIV_64 + * @arg @ref LL_RCC_MCO2_DIV_128 + * @arg @ref LL_RCC_MCO2_DIV_256 + * @arg @ref LL_RCC_MCO2_DIV_512 + * @arg @ref LL_RCC_MCO2_DIV_1024 + * @retval None + */ +__STATIC_INLINE void LL_RCC_ConfigMCO2(uint32_t MCOxSource, uint32_t MCOxPrescaler) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO2SEL | RCC_CFGR_MCO2PRE, MCOxSource | MCOxPrescaler); +} + +/** + * @} + */ +#endif /* RCC_MCO2_SUPPORT */ + +/** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source + * @{ + */ + +/** + * @brief Configure USARTx clock source + * @rmtoll CCIPR USARTxSEL LL_RCC_SetUSARTClockSource + * @param USARTxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_USART1_CLKSOURCE_HSI + * @arg @ref LL_RCC_USART1_CLKSOURCE_LSE + * @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_USART2_CLKSOURCE_HSI + * @arg @ref LL_RCC_USART2_CLKSOURCE_LSE + * @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*) + * @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*) + * @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*) + * @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*) + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource) +{ + MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU)); +} + +#if defined(LPUART1) +/** + * @brief Configure LPUARTx clock source + * @rmtoll CCIPR LPUART1SEL LL_RCC_SetLPUARTClockSource + * @rmtoll CCIPR LPUART2SEL LL_RCC_SetLPUARTClockSource + * @param LPUARTxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPUART2_CLKSOURCE_PCLK1 (*) + * @arg @ref LL_RCC_LPUART2_CLKSOURCE_SYSCLK (*) + * @arg @ref LL_RCC_LPUART2_CLKSOURCE_HSI (*) + * @arg @ref LL_RCC_LPUART2_CLKSOURCE_LSE (*) + * (*) feature not available on all devices + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource) +{ + MODIFY_REG(RCC->CCIPR, (LPUARTxSource >> 16U), (LPUARTxSource & 0x0000FFFFU)); +} +#endif /* LPUART1 */ + +/** + * @brief Configure I2Cx clock source + * @rmtoll CCIPR I2C1SEL LL_RCC_SetI2CClockSource + * @param I2CxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2C2_CLKSOURCE_PCLK1 (*) + * @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK (*) + * @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI (*) + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource) +{ + MODIFY_REG(RCC->CCIPR, (I2CxSource >> 16U), (I2CxSource & 0x0000FFFFU)); +} + +#if defined(RCC_CCIPR_TIM1SEL) || defined(RCC_CCIPR_TIM15SEL) +/** + * @brief Configure TIMx clock source + * @rmtoll CCIPR TIMxSEL LL_RCC_SetTIMClockSource + * @param TIMxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_TIM1_CLKSOURCE_PLL + * @arg @ref LL_RCC_TIM1_CLKSOURCE_PCLK1 + * @if defined(STM32G081xx) + * @arg @ref LL_RCC_TIM15_CLKSOURCE_PLL + * @arg @ref LL_RCC_TIM15_CLKSOURCE_PCLK1 + * @endif + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetTIMClockSource(uint32_t TIMxSource) +{ + MODIFY_REG(RCC->CCIPR, (TIMxSource & 0xFFFF0000U), (TIMxSource << 16)); +} +#endif /* RCC_CCIPR_TIM1SEL && RCC_CCIPR_TIM15SEL */ + +#if defined(LPTIM1) && defined(LPTIM2) +/** + * @brief Configure LPTIMx clock source + * @rmtoll CCIPR LPTIMxSEL LL_RCC_SetLPTIMClockSource + * @param LPTIMxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource) +{ + MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16U)); +} +#endif /* LPTIM1 && LPTIM2 */ + +#if defined(CEC) +/** + * @brief Configure CEC clock source + * @rmtoll CCIPR CECSEL LL_RCC_SetCECClockSource + * @param CECxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV488 + * @arg @ref LL_RCC_CEC_CLKSOURCE_LSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetCECClockSource(uint32_t CECxSource) +{ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CECSEL, CECxSource); +} +#endif /* CEC */ + +#if defined(RCC_CCIPR_RNGDIV) +/** + * @brief Configure RNG division factor + * @rmtoll CCIPR RNGDIV LL_RCC_SetRNGClockDiv + * @param RNGxDiv This parameter can be one of the following values: + * @arg @ref LL_RCC_RNG_CLK_DIV1 + * @arg @ref LL_RCC_RNG_CLK_DIV2 + * @arg @ref LL_RCC_RNG_CLK_DIV4 + * @arg @ref LL_RCC_RNG_CLK_DIV8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetRNGClockDiv(uint32_t RNGxDiv) +{ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGDIV, RNGxDiv); +} +#endif /* RNG */ + +#if defined (RCC_CCIPR_RNGSEL) +/** + * @brief Configure RNG clock source + * @rmtoll CCIPR RNGSEL LL_RCC_SetRNGClockSource + * @param RNGxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_RNG_CLKSOURCE_NONE + * @arg @ref LL_RCC_RNG_CLKSOURCE_HSI_DIV8 + * @arg @ref LL_RCC_RNG_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_RNG_CLKSOURCE_PLL + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource) +{ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource); +} +#endif /* RNG */ + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +/** + * @brief Configure USB clock source + * @rmtoll CCIPR2 CK48MSEL LL_RCC_SetUSBClockSource + * @param USBxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_USB_CLKSOURCE_HSI48 + * @arg @ref LL_RCC_USB_CLKSOURCE_HSE + * @arg @ref LL_RCC_USB_CLKSOURCE_PLL + * + * (*) value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource) +{ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_USBSEL, USBxSource); +} +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + +#if defined (FDCAN1) || defined (FDCAN2) +/** + * @brief Configure FDCAN clock source + * @rmtoll CCIPR2 FDCANSEL LL_RCC_SetFDCANClockSource + * @param FDCANxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_FDCAN_CLKSOURCE_HSE + * @arg @ref LL_RCC_FDCAN_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_FDCAN_CLKSOURCE_PLL + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetFDCANClockSource(uint32_t FDCANxSource) +{ + MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_FDCANSEL, FDCANxSource); +} +#endif /* FDCAN1 || FDCAN2 */ + +/** + * @brief Configure ADC clock source + * @rmtoll CCIPR ADCSEL LL_RCC_SetADCClockSource + * @param ADCxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_ADC_CLKSOURCE_PLL + * @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_ADC_CLKSOURCE_HSI + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource) +{ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource); +} + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +/** + * @brief Configure I2Sx clock source + * @rmtoll CCIPR2 I2SxSEL LL_RCC_SetI2SClockSource + * @param I2SxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_I2S1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_I2S1_CLKSOURCE_PIN + * @arg @ref LL_RCC_I2S1_CLKSOURCE_PLL + * @arg @ref LL_RCC_I2S1_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2S2_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_I2S2_CLKSOURCE_PIN + * @arg @ref LL_RCC_I2S2_CLKSOURCE_PLL + * @arg @ref LL_RCC_I2S2_CLKSOURCE_HSI + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource) +{ + MODIFY_REG(RCC->CCIPR2, (I2SxSource >> 16U), (I2SxSource & 0x0000FFFFU)); +} + +#else +/** + * @brief Configure I2Sx clock source + * @rmtoll CCIPR I2S1SEL LL_RCC_SetI2SClockSource + * @param I2SxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_I2S1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_I2S1_CLKSOURCE_PIN + * @arg @ref LL_RCC_I2S1_CLKSOURCE_PLL + * @arg @ref LL_RCC_I2S1_CLKSOURCE_HSI + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource) +{ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S1SEL, I2SxSource); +} +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + +/** + * @brief Get USARTx clock source + * @rmtoll CCIPR USARTxSEL LL_RCC_GetUSARTClockSource + * @param USARTx This parameter can be one of the following values: + * @arg @ref LL_RCC_USART1_CLKSOURCE + * @arg @ref LL_RCC_USART2_CLKSOURCE + * @arg @ref LL_RCC_USART3_CLKSOURCE (*) + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_USART1_CLKSOURCE_HSI + * @arg @ref LL_RCC_USART1_CLKSOURCE_LSE + * @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_USART2_CLKSOURCE_HSI + * @arg @ref LL_RCC_USART2_CLKSOURCE_LSE + * @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*) + * @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*) + * @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*) + * @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*) + * (*) feature not available on all devices + */ +__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U)); +} + +#if defined (LPUART2) || defined (LPUART1) +/** + * @brief Get LPUARTx clock source + * @rmtoll CCIPR LPUART1SEL LL_RCC_GetLPUARTClockSource\n + * CCIPR LPUART2SEL LL_RCC_GetLPUARTClockSource + * @param LPUARTx This parameter can be one of the following values: + * @arg @ref LL_RCC_LPUART1_CLKSOURCE + * @arg @ref LL_RCC_LPUART2_CLKSOURCE (*) + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPUART2_CLKSOURCE_PCLK1 (*) + * @arg @ref LL_RCC_LPUART2_CLKSOURCE_SYSCLK (*) + * @arg @ref LL_RCC_LPUART2_CLKSOURCE_HSI (*) + * @arg @ref LL_RCC_LPUART2_CLKSOURCE_LSE (*) + * (*) feature not available on all devices + */ +__STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx) | (LPUARTx << 16U)); +} +#endif /* LPUART2 || LPUART1 */ + +/** + * @brief Get I2Cx clock source + * @rmtoll CCIPR I2C1SEL LL_RCC_GetI2CClockSource\n + * CCIPR I2C2SEL LL_RCC_GetI2CClockSource + * @param I2Cx This parameter can be one of the following values: + * @arg @ref LL_RCC_I2C1_CLKSOURCE + * @arg @ref LL_RCC_I2C2_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2C2_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI + */ +__STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, I2Cx) | (I2Cx << 16U)); +} + +#if defined(RCC_CCIPR_TIM1SEL) || defined(RCC_CCIPR_TIM15SEL) +/** + * @brief Get TIMx clock source + * @rmtoll CCIPR TIMxSEL LL_RCC_GetTIMClockSource + * @param TIMx This parameter can be one of the following values: + * @arg @ref LL_RCC_TIM1_CLKSOURCE + * @arg @ref LL_RCC_TIM15_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_TIM1_CLKSOURCE_PLL + * @arg @ref LL_RCC_TIM1_CLKSOURCE_PCLK1 + * @if defined(STM32G081xx) + * @arg @ref LL_RCC_TIM15_CLKSOURCE_PLL + * @arg @ref LL_RCC_TIM15_CLKSOURCE_PCLK1 + * @endif + */ +__STATIC_INLINE uint32_t LL_RCC_GetTIMClockSource(uint32_t TIMx) +{ + return (uint32_t)((READ_BIT(RCC->CCIPR, TIMx) >> 16U) | TIMx); +} +#endif /* RCC_CCIPR_TIM1SEL || RCC_CCIPR_TIM15SEL */ + +#if defined(LPTIM1) && defined(LPTIM2) +/** + * @brief Get LPTIMx clock source + * @rmtoll CCIPR LPTIM1SEL LL_RCC_GetLPTIMClockSource\n + CCIPR LPTIM2SEL LL_RCC_GetLPTIMClockSource + * @param LPTIMx This parameter can be one of the following values: + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE + */ +__STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx) +{ + return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16U) | LPTIMx); +} +#endif /* LPTIM1 && LPTIM2 */ + +#if defined (RCC_CCIPR_CECSEL) +/** + * @brief Get CEC clock source + * @rmtoll CCIPR CECSEL LL_RCC_GetCECClockSource + * @param CECx This parameter can be one of the following values: + * @arg @ref LL_RCC_CEC_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV488 + * @arg @ref LL_RCC_CEC_CLKSOURCE_LSE + */ +__STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, CECx)); +} +#endif /* CEC */ + +#if defined(RCC_CCIPR2_FDCANSEL) +/** + * @brief Get FDCAN clock source + * @rmtoll CCIPR2 FDCANSEL LL_RCC_GetFDCANClockSource + * @param FDCANx This parameter can be one of the following values: + * @arg @ref LL_RCC_FDCAN_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_FDCAN_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_FDCAN_CLKSOURCE_HSE + */ +__STATIC_INLINE uint32_t LL_RCC_GetFDCANClockSource(uint32_t FDCANx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR2, FDCANx)); +} +#endif /* RCC_CCIPR2_FDCANSEL */ + +#if defined(RNG) +/** + * @brief Get RNGx clock source + * @rmtoll CCIPR RNGSEL LL_RCC_GetRNGClockSource + * @param RNGx This parameter can be one of the following values: + * @arg @ref LL_RCC_RNG_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_RNG_CLKSOURCE_NONE + * @arg @ref LL_RCC_RNG_CLKSOURCE_HSI_DIV8 + * @arg @ref LL_RCC_RNG_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_RNG_CLKSOURCE_PLL + */ +__STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx)); +} +#endif /* RNG */ + +#if defined(RNG) +/** + * @brief Get RNGx clock division factor + * @rmtoll CCIPR RNGDIV LL_RCC_GetRNGClockDiv + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_RNG_CLK_DIV1 + * @arg @ref LL_RCC_RNG_CLK_DIV2 + * @arg @ref LL_RCC_RNG_CLK_DIV4 + * @arg @ref LL_RCC_RNG_CLK_DIV8 + */ +__STATIC_INLINE uint32_t LL_RCC_GetRNGClockDiv(void) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGDIV)); +} +#endif /* RNG */ + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +/** + * @brief Get USBx clock source + * @rmtoll CCIPR2 CK48MSEL LL_RCC_GetUSBClockSource + * @param USBx This parameter can be one of the following values: + * @arg @ref LL_RCC_USB_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_USB_CLKSOURCE_HSI48 + * @arg @ref LL_RCC_USB_CLKSOURCE_PLL + */ +__STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR2, USBx)); +} +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + +/** + * @brief Get ADCx clock source + * @rmtoll CCIPR ADCSEL LL_RCC_GetADCClockSource + * @param ADCx This parameter can be one of the following values: + * @arg @ref LL_RCC_ADC_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_ADC_CLKSOURCE_HSI + * @arg @ref LL_RCC_ADC_CLKSOURCE_PLL + * @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK + */ +__STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, ADCx)); +} + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +/** + * @brief Get I2Sx clock source + * @rmtoll CCIPR2 I2S1SEL LL_RCC_GetI2SClockSource\n + * CCIPR2 I2S2SEL LL_RCC_GetI2SClockSource + * @param I2Sx This parameter can be one of the following values: + * @arg @ref LL_RCC_I2S1_CLKSOURCE + * @arg @ref LL_RCC_I2S2_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_I2S1_CLKSOURCE_PIN + * @arg @ref LL_RCC_I2S1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_I2S1_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2S1_CLKSOURCE_PLL + * @arg @ref LL_RCC_I2S2_CLKSOURCE_PIN + * @arg @ref LL_RCC_I2S2_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_I2S2_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2S2_CLKSOURCE_PLL + */ +__STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR2, I2Sx) | (I2Sx << 16U)); +} +#else +/** + * @brief Get I2Sx clock source + * @rmtoll CCIPR I2S1SEL LL_RCC_GetI2SClockSource + * @param I2Sx This parameter can be one of the following values: + * @arg @ref LL_RCC_I2S1_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_I2S1_CLKSOURCE_PIN + * @arg @ref LL_RCC_I2S1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_I2S1_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2S1_CLKSOURCE_PLL + */ +__STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, I2Sx)); +} +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ +/** + * @} + */ + +/** @defgroup RCC_LL_EF_RTC RTC + * @{ + */ + +/** + * @brief Set RTC Clock Source + * @note Once the RTC clock source has been selected, it cannot be changed anymore unless + * the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is + * set). The BDRST bit can be used to reset them. + * @rmtoll BDCR RTCSEL LL_RCC_SetRTCClockSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_RTC_CLKSOURCE_NONE + * @arg @ref LL_RCC_RTC_CLKSOURCE_LSE + * @arg @ref LL_RCC_RTC_CLKSOURCE_LSI + * @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source) +{ + MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source); +} + +/** + * @brief Get RTC Clock Source + * @rmtoll BDCR RTCSEL LL_RCC_GetRTCClockSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_RTC_CLKSOURCE_NONE + * @arg @ref LL_RCC_RTC_CLKSOURCE_LSE + * @arg @ref LL_RCC_RTC_CLKSOURCE_LSI + * @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32 + */ +__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void) +{ + return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL)); +} + +/** + * @brief Enable RTC + * @rmtoll BDCR RTCEN LL_RCC_EnableRTC + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableRTC(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN); +} + +/** + * @brief Disable RTC + * @rmtoll BDCR RTCEN LL_RCC_DisableRTC + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableRTC(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN); +} + +/** + * @brief Check if RTC has been enabled or not + * @rmtoll BDCR RTCEN LL_RCC_IsEnabledRTC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void) +{ + return ((READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN)) ? 1UL : 0UL); +} + +/** + * @brief Force the Backup domain reset + * @rmtoll BDCR BDRST LL_RCC_ForceBackupDomainReset + * @retval None + */ +__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_BDRST); +} + +/** + * @brief Release the Backup domain reset + * @rmtoll BDCR BDRST LL_RCC_ReleaseBackupDomainReset + * @retval None + */ +__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST); +} + +/** + * @} + */ + + +/** @defgroup RCC_LL_EF_PLL PLL + * @{ + */ + +/** + * @brief Enable PLL + * @rmtoll CR PLLON LL_RCC_PLL_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_PLLON); +} + +/** + * @brief Disable PLL + * @note Cannot be disabled if the PLL clock is used as the system clock + * @rmtoll CR PLLON LL_RCC_PLL_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_PLLON); +} + +/** + * @brief Check if PLL Ready + * @rmtoll CR PLLRDY LL_RCC_PLL_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL); +} + +/** + * @brief Configure PLL used for SYSCLK Domain + * @note PLL Source and PLLM Divider can be written only when PLL is disabled + * @note PLLN/PLLR can be written only when PLL is disabled + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_SYS\n + * PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_SYS\n + * PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_SYS\n + * PLLCFGR PLLR LL_RCC_PLL_ConfigDomain_SYS + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 8 and 86 + * @param PLLR This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLR_DIV_2 + * @arg @ref LL_RCC_PLLR_DIV_3 + * @arg @ref LL_RCC_PLLR_DIV_4 + * @arg @ref LL_RCC_PLLR_DIV_5 + * @arg @ref LL_RCC_PLLR_DIV_6 + * @arg @ref LL_RCC_PLLR_DIV_7 + * @arg @ref LL_RCC_PLLR_DIV_8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR, + Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR); +} + +/** + * @brief Configure PLL used for ADC domain clock + * @note PLL Source and PLLM Divider can be written only when PLL is disabled + * @note PLLN/PLLP can be written only when PLL is disabled + * @note User shall verify whether the PLL configuration is not done through + * other functions (ex: I2S1) + * @note This can be selected for ADC + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_ADC\n + * PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_ADC\n + * PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_ADC\n + * PLLCFGR PLLP LL_RCC_PLL_ConfigDomain_ADC + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 8 and 86 + * @param PLLP This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_2 + * @arg @ref LL_RCC_PLLP_DIV_3 + * @arg @ref LL_RCC_PLLP_DIV_4 + * @arg @ref LL_RCC_PLLP_DIV_5 + * @arg @ref LL_RCC_PLLP_DIV_6 + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_8 + * @arg @ref LL_RCC_PLLP_DIV_9 + * @arg @ref LL_RCC_PLLP_DIV_10 + * @arg @ref LL_RCC_PLLP_DIV_11 + * @arg @ref LL_RCC_PLLP_DIV_12 + * @arg @ref LL_RCC_PLLP_DIV_13 + * @arg @ref LL_RCC_PLLP_DIV_14 + * @arg @ref LL_RCC_PLLP_DIV_15 + * @arg @ref LL_RCC_PLLP_DIV_16 + * @arg @ref LL_RCC_PLLP_DIV_17 + * @arg @ref LL_RCC_PLLP_DIV_18 + * @arg @ref LL_RCC_PLLP_DIV_19 + * @arg @ref LL_RCC_PLLP_DIV_20 + * @arg @ref LL_RCC_PLLP_DIV_21 + * @arg @ref LL_RCC_PLLP_DIV_22 + * @arg @ref LL_RCC_PLLP_DIV_23 + * @arg @ref LL_RCC_PLLP_DIV_24 + * @arg @ref LL_RCC_PLLP_DIV_25 + * @arg @ref LL_RCC_PLLP_DIV_26 + * @arg @ref LL_RCC_PLLP_DIV_27 + * @arg @ref LL_RCC_PLLP_DIV_28 + * @arg @ref LL_RCC_PLLP_DIV_29 + * @arg @ref LL_RCC_PLLP_DIV_30 + * @arg @ref LL_RCC_PLLP_DIV_31 + * @arg @ref LL_RCC_PLLP_DIV_32 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLP, + Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP); +} + +/** + * @brief Configure PLL used for I2S1 domain clock + * @note PLL Source and PLLM Divider can be written only when PLL is disabled + * @note PLLN/PLLP can be written only when PLL is disabled + * @note User shall verify whether the PLL configuration is not done through + * other functions (ex: ADC) + * @note This can be selected for I2S1 + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_I2S1\n + * PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_I2S1\n + * PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_I2S1\n + * PLLCFGR PLLP LL_RCC_PLL_ConfigDomain_I2S1 + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 8 and 86 + * @param PLLP This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_2 + * @arg @ref LL_RCC_PLLP_DIV_3 + * @arg @ref LL_RCC_PLLP_DIV_4 + * @arg @ref LL_RCC_PLLP_DIV_5 + * @arg @ref LL_RCC_PLLP_DIV_6 + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_8 + * @arg @ref LL_RCC_PLLP_DIV_9 + * @arg @ref LL_RCC_PLLP_DIV_10 + * @arg @ref LL_RCC_PLLP_DIV_11 + * @arg @ref LL_RCC_PLLP_DIV_12 + * @arg @ref LL_RCC_PLLP_DIV_13 + * @arg @ref LL_RCC_PLLP_DIV_14 + * @arg @ref LL_RCC_PLLP_DIV_15 + * @arg @ref LL_RCC_PLLP_DIV_16 + * @arg @ref LL_RCC_PLLP_DIV_17 + * @arg @ref LL_RCC_PLLP_DIV_18 + * @arg @ref LL_RCC_PLLP_DIV_19 + * @arg @ref LL_RCC_PLLP_DIV_20 + * @arg @ref LL_RCC_PLLP_DIV_21 + * @arg @ref LL_RCC_PLLP_DIV_22 + * @arg @ref LL_RCC_PLLP_DIV_23 + * @arg @ref LL_RCC_PLLP_DIV_24 + * @arg @ref LL_RCC_PLLP_DIV_25 + * @arg @ref LL_RCC_PLLP_DIV_26 + * @arg @ref LL_RCC_PLLP_DIV_27 + * @arg @ref LL_RCC_PLLP_DIV_28 + * @arg @ref LL_RCC_PLLP_DIV_29 + * @arg @ref LL_RCC_PLLP_DIV_30 + * @arg @ref LL_RCC_PLLP_DIV_31 + * @arg @ref LL_RCC_PLLP_DIV_32 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_I2S1(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLP, + Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP); +} + +#if defined(RCC_CCIPR2_I2S2SEL) +/** + * @brief Configure PLL used for I2S2 domain clock + * @note PLL Source and PLLM Divider can be written only when PLL is disabled + * @note PLLN/PLLP can be written only when PLL is disabled + * @note User shall verify whether the PLL configuration is not done through + * other functions (ex: ADC) + * @note This can be selected for I2S2 + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_I2S2\n + * PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_I2S2\n + * PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_I2S2\n + * PLLCFGR PLLP LL_RCC_PLL_ConfigDomain_I2S2 + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 8 and 86 + * @param PLLP This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_2 + * @arg @ref LL_RCC_PLLP_DIV_3 + * @arg @ref LL_RCC_PLLP_DIV_4 + * @arg @ref LL_RCC_PLLP_DIV_5 + * @arg @ref LL_RCC_PLLP_DIV_6 + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_8 + * @arg @ref LL_RCC_PLLP_DIV_9 + * @arg @ref LL_RCC_PLLP_DIV_10 + * @arg @ref LL_RCC_PLLP_DIV_11 + * @arg @ref LL_RCC_PLLP_DIV_12 + * @arg @ref LL_RCC_PLLP_DIV_13 + * @arg @ref LL_RCC_PLLP_DIV_14 + * @arg @ref LL_RCC_PLLP_DIV_15 + * @arg @ref LL_RCC_PLLP_DIV_16 + * @arg @ref LL_RCC_PLLP_DIV_17 + * @arg @ref LL_RCC_PLLP_DIV_18 + * @arg @ref LL_RCC_PLLP_DIV_19 + * @arg @ref LL_RCC_PLLP_DIV_20 + * @arg @ref LL_RCC_PLLP_DIV_21 + * @arg @ref LL_RCC_PLLP_DIV_22 + * @arg @ref LL_RCC_PLLP_DIV_23 + * @arg @ref LL_RCC_PLLP_DIV_24 + * @arg @ref LL_RCC_PLLP_DIV_25 + * @arg @ref LL_RCC_PLLP_DIV_26 + * @arg @ref LL_RCC_PLLP_DIV_27 + * @arg @ref LL_RCC_PLLP_DIV_28 + * @arg @ref LL_RCC_PLLP_DIV_29 + * @arg @ref LL_RCC_PLLP_DIV_30 + * @arg @ref LL_RCC_PLLP_DIV_31 + * @arg @ref LL_RCC_PLLP_DIV_32 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_I2S2(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLP, + Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP); +} +#endif /* RCC_CCIPR2_I2S2SEL */ + +#if defined(RNG) +/** + * @brief Configure PLL used for RNG domain clock + * @note PLL Source and PLLM Divider can be written only when PLL is disabled + * @note PLLN/PLLQ can be written only when PLL is disabled + * @note User shall verify whether the PLL configuration is not done through + * other functions (ex: TIM1, TIM15) + * @note This can be selected for RNG + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_RNG\n + * PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_RNG\n + * PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_RNG\n + * PLLCFGR PLLQ LL_RCC_PLL_ConfigDomain_RNG + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 8 and 86 + * @param PLLQ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLQ_DIV_2 + * @arg @ref LL_RCC_PLLQ_DIV_3 + * @arg @ref LL_RCC_PLLQ_DIV_4 + * @arg @ref LL_RCC_PLLQ_DIV_5 + * @arg @ref LL_RCC_PLLQ_DIV_6 + * @arg @ref LL_RCC_PLLQ_DIV_7 + * @arg @ref LL_RCC_PLLQ_DIV_8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_RNG(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ, + Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ); +} +#endif /* RNG */ + +#if defined(FDCAN1) || defined(FDCAN2) +/** + * @brief Configure PLL used for FDCAN domain clock + * @note PLL Source and PLLM Divider can be written only when PLL is disabled + * @note PLLN/PLLQ can be written only when PLL is disabled + * @note User shall verify whether the PLL configuration is not done through + * other functions (ex: TIM1, TIM15) + * @note This can be selected for FDCAN + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_FDCAN\n + * PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_FDCAN\n + * PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_FDCAN\n + * PLLCFGR PLLQ LL_RCC_PLL_ConfigDomain_FDCAN + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 8 and 86 + * @param PLLQ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLQ_DIV_2 + * @arg @ref LL_RCC_PLLQ_DIV_3 + * @arg @ref LL_RCC_PLLQ_DIV_4 + * @arg @ref LL_RCC_PLLQ_DIV_5 + * @arg @ref LL_RCC_PLLQ_DIV_6 + * @arg @ref LL_RCC_PLLQ_DIV_7 + * @arg @ref LL_RCC_PLLQ_DIV_8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_FDCAN(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ, + Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ); +} +#endif /* FDCAN1 || FDCAN2 */ + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +/** + * @brief Configure PLL used for USB domain clock + * @note PLL Source and PLLM Divider can be written only when PLL is disabled + * @note PLLN/PLLQ can be written only when PLL is disabled + * @note User shall verify whether the PLL configuration is not done through + * other functions (ex: TIM1, TIM15) + * @note This can be selected for USB + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_USB\n + * PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_USB\n + * PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_USB\n + * PLLCFGR PLLQ LL_RCC_PLL_ConfigDomain_USB + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 8 and 86 + * @param PLLQ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLQ_DIV_2 + * @arg @ref LL_RCC_PLLQ_DIV_3 + * @arg @ref LL_RCC_PLLQ_DIV_4 + * @arg @ref LL_RCC_PLLQ_DIV_5 + * @arg @ref LL_RCC_PLLQ_DIV_6 + * @arg @ref LL_RCC_PLLQ_DIV_7 + * @arg @ref LL_RCC_PLLQ_DIV_8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_USB(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ, + Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ); +} +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + +#if defined(RCC_PLLQ_SUPPORT) +/** + * @brief Configure PLL used for TIM1 domain clock + * @note PLL Source and PLLM Divider can be written only when PLL is disabled + * @note PLLN/PLLQ can be written only when PLL is disabled + * @note User shall verify whether the PLL configuration is not done through + * other functions (ex: RNG, TIM15) + * @note This can be selected for TIM1 + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_TIM1\n + * PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_TIM1\n + * PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_TIM1\n + * PLLCFGR PLLQ LL_RCC_PLL_ConfigDomain_TIM1 + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 8 and 86 + * @param PLLQ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLQ_DIV_2 + * @arg @ref LL_RCC_PLLQ_DIV_3 + * @arg @ref LL_RCC_PLLQ_DIV_4 + * @arg @ref LL_RCC_PLLQ_DIV_5 + * @arg @ref LL_RCC_PLLQ_DIV_6 + * @arg @ref LL_RCC_PLLQ_DIV_7 + * @arg @ref LL_RCC_PLLQ_DIV_8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_TIM1(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ, + Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ); +} +#endif /* RCC_PLLQ_SUPPORT */ + +#if defined(RCC_PLLQ_SUPPORT) && defined(TIM15) +/** + * @brief Configure PLL used for TIM15 domain clock + * @note PLL Source and PLLM Divider can be written only when PLL is disabled + * @note PLLN/PLLQ can be written only when PLL is disabled + * @note User shall verify whether the PLL configuration is not done through + * other functions (ex: RNG, TIM1) + * @note This can be selected for TIM15 + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_TIM15\n + * PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_TIM15\n + * PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_TIM15\n + * PLLCFGR PLLQ LL_RCC_PLL_ConfigDomain_TIM15 + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 8 and 86 + * @param PLLQ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLQ_DIV_2 + * @arg @ref LL_RCC_PLLQ_DIV_3 + * @arg @ref LL_RCC_PLLQ_DIV_4 + * @arg @ref LL_RCC_PLLQ_DIV_5 + * @arg @ref LL_RCC_PLLQ_DIV_6 + * @arg @ref LL_RCC_PLLQ_DIV_7 + * @arg @ref LL_RCC_PLLQ_DIV_8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_TIM15(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ, + Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ); +} +#endif /* RCC_PLLQ_SUPPORT && TIM15 */ + +/** + * @brief Get Main PLL multiplication factor for VCO + * @rmtoll PLLCFGR PLLN LL_RCC_PLL_GetN + * @retval Between 8 and 86 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos); +} + +/** + * @brief Get Main PLL division factor for PLLP + * @note used for PLLPCLK (ADC & I2S clock) + * @rmtoll PLLCFGR PLLP LL_RCC_PLL_GetP + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_2 + * @arg @ref LL_RCC_PLLP_DIV_3 + * @arg @ref LL_RCC_PLLP_DIV_4 + * @arg @ref LL_RCC_PLLP_DIV_5 + * @arg @ref LL_RCC_PLLP_DIV_6 + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_8 + * @arg @ref LL_RCC_PLLP_DIV_9 + * @arg @ref LL_RCC_PLLP_DIV_10 + * @arg @ref LL_RCC_PLLP_DIV_11 + * @arg @ref LL_RCC_PLLP_DIV_12 + * @arg @ref LL_RCC_PLLP_DIV_13 + * @arg @ref LL_RCC_PLLP_DIV_14 + * @arg @ref LL_RCC_PLLP_DIV_15 + * @arg @ref LL_RCC_PLLP_DIV_16 + * @arg @ref LL_RCC_PLLP_DIV_17 + * @arg @ref LL_RCC_PLLP_DIV_18 + * @arg @ref LL_RCC_PLLP_DIV_19 + * @arg @ref LL_RCC_PLLP_DIV_20 + * @arg @ref LL_RCC_PLLP_DIV_21 + * @arg @ref LL_RCC_PLLP_DIV_22 + * @arg @ref LL_RCC_PLLP_DIV_23 + * @arg @ref LL_RCC_PLLP_DIV_24 + * @arg @ref LL_RCC_PLLP_DIV_25 + * @arg @ref LL_RCC_PLLP_DIV_26 + * @arg @ref LL_RCC_PLLP_DIV_27 + * @arg @ref LL_RCC_PLLP_DIV_28 + * @arg @ref LL_RCC_PLLP_DIV_29 + * @arg @ref LL_RCC_PLLP_DIV_30 + * @arg @ref LL_RCC_PLLP_DIV_31 + * @arg @ref LL_RCC_PLLP_DIV_32 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP)); +} + +#if defined(RCC_PLLQ_SUPPORT) +/** + * @brief Get Main PLL division factor for PLLQ + * @note used for PLLQCLK selected for RNG, TIM1, TIM15 clock + * @rmtoll PLLCFGR PLLQ LL_RCC_PLL_GetQ + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLQ_DIV_2 + * @arg @ref LL_RCC_PLLQ_DIV_3 + * @arg @ref LL_RCC_PLLQ_DIV_4 + * @arg @ref LL_RCC_PLLQ_DIV_5 + * @arg @ref LL_RCC_PLLQ_DIV_6 + * @arg @ref LL_RCC_PLLQ_DIV_7 + * @arg @ref LL_RCC_PLLQ_DIV_8 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ)); +} +#endif /* RCC_PLLQ_SUPPORT */ + +/** + * @brief Get Main PLL division factor for PLLR + * @note used for PLLCLK (system clock) + * @rmtoll PLLCFGR PLLR LL_RCC_PLL_GetR + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLR_DIV_2 + * @arg @ref LL_RCC_PLLR_DIV_3 + * @arg @ref LL_RCC_PLLR_DIV_4 + * @arg @ref LL_RCC_PLLR_DIV_5 + * @arg @ref LL_RCC_PLLR_DIV_6 + * @arg @ref LL_RCC_PLLR_DIV_7 + * @arg @ref LL_RCC_PLLR_DIV_8 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR)); +} + +/** + * @brief Configure PLL clock source + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_SetMainSource + * @param PLLSource This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSource); +} + +/** + * @brief Get the oscillator used as PLL clock source. + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_GetMainSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC)); +} + +/** + * @brief Get Division factor for the main PLL and other PLL + * @rmtoll PLLCFGR PLLM LL_RCC_PLL_GetDivider + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM)); +} + +/** + * @brief Enable PLL output mapped on ADC domain clock + * @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_EnableDomain_ADC + * @note User shall check that PLL enable is not done through + * other functions (ex: I2S1) + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_EnableDomain_ADC(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN); +} + +/** + * @brief Disable PLL output mapped on ADC domain clock + * @note Cannot be disabled if the PLL clock is used as the system clock + * @note User shall check that PLL is not used by any other peripheral + * (ex: I2S1) + * @note In order to save power, when the PLLCLK of the PLL is + * not used, should be 0 + * @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_DisableDomain_ADC + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_DisableDomain_ADC(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN); +} + +/** + * @brief Check if PLL output mapped on ADC domain clock is enabled + * @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_IsEnabledDomain_ADC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_ADC(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN) == (RCC_PLLCFGR_PLLPEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable PLL output mapped on I2S domain clock + * @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_EnableDomain_I2S1 + * @note User shall check that PLL enable is not done through + * other functions (ex: ADC) + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_EnableDomain_I2S1(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN); +} + +#if defined(RCC_CCIPR2_I2S2SEL) +/** + * @brief Enable PLL output mapped on I2S2 domain clock + * @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_EnableDomain_I2S2 + * @note User shall check that PLL enable is not done through + * other functions (ex: ADC) + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_EnableDomain_I2S2(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN); +} +#endif /* RCC_CCIPR2_I2S2SEL */ + +/** + * @brief Disable PLL output mapped on I2S1 domain clock + * @note Cannot be disabled if the PLL clock is used as the system clock + * @note User shall check that PLL is not used by any other peripheral + * (ex: RNG) + * @note In order to save power, when the PLLCLK of the PLL is + * not used, should be 0 + * @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_DisableDomain_I2S1 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_DisableDomain_I2S1(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN); +} + +/** + * @brief Check if PLL output mapped on I2S1 domain clock is enabled + * @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_IsEnabledDomain_I2S1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_I2S1(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN) == (RCC_PLLCFGR_PLLPEN)) ? 1UL : 0UL); +} + +#if defined(RCC_CCIPR2_I2S2SEL) +/** + * @brief Disable PLL output mapped on I2S2 domain clock + * @note Cannot be disabled if the PLL clock is used as the system clock + * @note User shall check that PLL is not used by any other peripheral + * (ex: RNG) + * @note In order to save power, when the PLLCLK of the PLL is + * not used, should be 0 + * @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_DisableDomain_I2S2 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_DisableDomain_I2S2(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN); +} + +/** + * @brief Check if PLL output mapped on I2S2 domain clock is enabled + * @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_IsEnabledDomain_I2S2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_I2S2(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN) == (RCC_PLLCFGR_PLLPEN)) ? 1UL : 0UL); +} +#endif /* RCC_CCIPR2_I2S2SEL */ + +#if defined(RNG) +/** + * @brief Enable PLL output mapped on RNG domain clock + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_EnableDomain_RNG + * @note User shall check that PLL enable is not done through + * other functions (ex: TIM1, TIM15) + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_EnableDomain_RNG(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN); +} + +/** + * @brief Disable PLL output mapped on RNG domain clock + * @note Cannot be disabled if the PLL clock is used as the system clock + * @note User shall check that PLL is not used by any other peripheral + * (ex: TIM, TIM15) + * @note In order to save power, when the PLLCLK of the PLL is + * not used, should be 0 + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_DisableDomain_RNG + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_DisableDomain_RNG(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN); +} + +/** + * @brief Check if PLL output mapped on RNG domain clock is enabled + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_IsEnabledDomain_RNG + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_RNG(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN) == (RCC_PLLCFGR_PLLQEN)) ? 1UL : 0UL); +} +#endif /* RNG */ + +#if defined(FDCAN1) || defined(FDCAN2) +/** + * @brief Enable PLL output mapped on FDCAN domain clock + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_EnableDomain_FDCAN + * @note User shall check that PLL enable is not done through + * other functions (ex: TIM1, TIM15) + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_EnableDomain_FDCAN(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN); +} + +/** + * @brief Disable PLL output mapped on FDCAN domain clock + * @note Cannot be disabled if the PLL clock is used as the system clock + * @note User shall check that PLL is not used by any other peripheral + * (ex: TIM, TIM15) + * @note In order to save power, when the PLLCLK of the PLL is + * not used, should be 0 + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_DisableDomain_FDCAN + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_DisableDomain_FDCAN(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN); +} + +/** + * @brief Check if PLL output mapped on FDCAN domain clock is enabled + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_IsEnabledDomain_FDCAN + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_FDCAN(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN) == (RCC_PLLCFGR_PLLQEN)) ? 1UL : 0UL); +} +#endif /* FDCAN1 || FDCAN2 */ + +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +/** + * @brief Enable PLL output mapped on USB domain clock + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_EnableDomain_USB + * @note User shall check that PLL enable is not done through + * other functions (ex: TIM1, TIM15) + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_EnableDomain_USB(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN); +} + +/** + * @brief Disable PLL output mapped on USB domain clock + * @note Cannot be disabled if the PLL clock is used as the system clock + * @note User shall check that PLL is not used by any other peripheral + * (ex: TIM, TIM15) + * @note In order to save power, when the PLLCLK of the PLL is + * not used, should be 0 + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_DisableDomain_USB + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_DisableDomain_USB(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN); +} + +/** + * @brief Check if PLL output mapped on USB domain clock is enabled + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_IsEnabledDomain_USB + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_USB(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN) == (RCC_PLLCFGR_PLLQEN)) ? 1UL : 0UL); +} +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ + +#if defined(RCC_PLLQ_SUPPORT) +/** + * @brief Enable PLL output mapped on TIM1 domain clock + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_EnableDomain_TIM1 + * @note User shall check that PLL enable is not done through + * other functions (ex: RNG, TIM15) + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_EnableDomain_TIM1(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN); +} + +/** + * @brief Disable PLL output mapped on TIM1 domain clock + * @note Cannot be disabled if the PLL clock is used as the system clock + * @note User shall check that PLL is not used by any other peripheral + * (ex: RNG, TIM15) + * @note In order to save power, when the PLLCLK of the PLL is + * not used, should be 0 + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_DisableDomain_TIM1 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_DisableDomain_TIM1(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN); +} + +/** + * @brief Check if PLL output mapped on TIM1 domain clock is enabled + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_IsEnabledDomain_TIM1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_TIM1(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN) == (RCC_PLLCFGR_PLLQEN)) ? 1UL : 0UL); +} +#endif /* RCC_PLLQ_SUPPORT */ + +#if defined(RCC_PLLQ_SUPPORT) && defined(TIM15) +/** + * @brief Enable PLL output mapped on TIM15 domain clock + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_EnableDomain_TIM15 + * @note User shall check that PLL enable is not done through + * other functions (ex: RNG, TIM1) + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_EnableDomain_TIM15(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN); +} + +/** + * @brief Disable PLL output mapped on TIM15 domain clock + * @note Cannot be disabled if the PLL clock is used as the system clock + * @note User shall check that PLL is not used by any other peripheral + * (ex: RNG, TIM1) + * @note In order to save power, when the PLLCLK of the PLL is + * not used, should be 0 + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_DisableDomain_TIM15 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_DisableDomain_TIM15(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN); +} + +/** + * @brief Check if PLL output mapped on TIM15 domain clock is enabled + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_IsEnabledDomain_TIM15 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_TIM15(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN) == (RCC_PLLCFGR_PLLQEN)) ? 1UL : 0UL); +} +#endif /* RCC_PLLQ_SUPPORT && TIM15 */ + +/** + * @brief Enable PLL output mapped on SYSCLK domain + * @rmtoll PLLCFGR PLLREN LL_RCC_PLL_EnableDomain_SYS + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN); +} + +/** + * @brief Disable PLL output mapped on SYSCLK domain + * @note Cannot be disabled if the PLL clock is used as the system clock + * @note In order to save power, when the PLLCLK of the PLL is + * not used, Main PLL should be 0 + * @rmtoll PLLCFGR PLLREN LL_RCC_PLL_DisableDomain_SYS + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_DisableDomain_SYS(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN); +} + +/** + * @brief Check if PLL output mapped on SYSCLK domain clock is enabled + * @rmtoll PLLCFGR PLLREN LL_RCC_PLL_IsEnabledDomain_SYS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_SYS(void) +{ + return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN) == (RCC_PLLCFGR_PLLREN)) ? 1UL : 0UL); +} + +/** + * @} + */ + + + +/** @defgroup RCC_LL_EF_FLAG_Management FLAG Management + * @{ + */ + +/** + * @brief Clear LSI ready interrupt flag + * @rmtoll CICR LSIRDYC LL_RCC_ClearFlag_LSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_LSIRDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_LSIRDYC); +} + +/** + * @brief Clear LSE ready interrupt flag + * @rmtoll CICR LSERDYC LL_RCC_ClearFlag_LSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_LSERDYC); +} + +/** + * @brief Clear HSI ready interrupt flag + * @rmtoll CICR HSIRDYC LL_RCC_ClearFlag_HSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_HSIRDYC); +} + +/** + * @brief Clear HSE ready interrupt flag + * @rmtoll CICR HSERDYC LL_RCC_ClearFlag_HSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_HSERDYC); +} + +/** + * @brief Clear PLL ready interrupt flag + * @rmtoll CICR PLLRDYC LL_RCC_ClearFlag_PLLRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_PLLRDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_PLLRDYC); +} + +#if defined(RCC_HSI48_SUPPORT) +/** + * @brief Clear HSI48 ready interrupt flag + * @rmtoll CICR HSI48RDYC LL_RCC_ClearFlag_HSI48RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_HSI48RDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_HSI48RDYC); +} +#endif /* RCC_HSI48_SUPPORT */ +/** + * @brief Clear Clock security system interrupt flag + * @rmtoll CICR CSSC LL_RCC_ClearFlag_HSECSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_CSSC); +} + +/** + * @brief Clear LSE Clock security system interrupt flag + * @rmtoll CICR LSECSSC LL_RCC_ClearFlag_LSECSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_LSECSS(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_LSECSSC); +} + +/** + * @brief Check if LSI ready interrupt occurred or not + * @rmtoll CIFR LSIRDYF LL_RCC_IsActiveFlag_LSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSIRDYF) == (RCC_CIFR_LSIRDYF)) ? 1UL : 0UL); +} + +/** + * @brief Check if LSE ready interrupt occurred or not + * @rmtoll CIFR LSERDYF LL_RCC_IsActiveFlag_LSERDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSERDYF) == (RCC_CIFR_LSERDYF)) ? 1UL : 0UL); +} + +/** + * @brief Check if HSI ready interrupt occurred or not + * @rmtoll CIFR HSIRDYF LL_RCC_IsActiveFlag_HSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSIRDYF) == (RCC_CIFR_HSIRDYF)) ? 1UL : 0UL); +} + +/** + * @brief Check if HSE ready interrupt occurred or not + * @rmtoll CIFR HSERDYF LL_RCC_IsActiveFlag_HSERDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSERDYF) == (RCC_CIFR_HSERDYF)) ? 1UL : 0UL); +} + +/** + * @brief Check if PLL ready interrupt occurred or not + * @rmtoll CIFR PLLRDYF LL_RCC_IsActiveFlag_PLLRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_PLLRDYF) == (RCC_CIFR_PLLRDYF)) ? 1UL : 0UL); +} + +#if defined(RCC_HSI48_SUPPORT) +/** + * @brief Check if HSI48 ready interrupt occurred or not + * @rmtoll CIR HSI48RDYF LL_RCC_IsActiveFlag_HSI48RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI48RDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSI48RDYF) == (RCC_CIFR_HSI48RDYF)) ? 1UL : 0UL); +} +#endif /* RCC_HSI48_SUPPORT */ + +/** + * @brief Check if Clock security system interrupt occurred or not + * @rmtoll CIFR CSSF LL_RCC_IsActiveFlag_HSECSS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_CSSF) == (RCC_CIFR_CSSF)) ? 1UL : 0UL); +} + +/** + * @brief Check if LSE Clock security system interrupt occurred or not + * @rmtoll CIFR LSECSSF LL_RCC_IsActiveFlag_LSECSS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSECSS(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSECSSF) == (RCC_CIFR_LSECSSF)) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag Independent Watchdog reset is set or not. + * @rmtoll CSR IWDGRSTF LL_RCC_IsActiveFlag_IWDGRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_IWDGRSTF) == (RCC_CSR_IWDGRSTF)) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag Low Power reset is set or not. + * @rmtoll CSR LPWRRSTF LL_RCC_IsActiveFlag_LPWRRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_LPWRRSTF) == (RCC_CSR_LPWRRSTF)) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag Option byte reset is set or not. + * @rmtoll CSR OBLRSTF LL_RCC_IsActiveFlag_OBLRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_OBLRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_OBLRSTF) == (RCC_CSR_OBLRSTF)) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag Pin reset is set or not. + * @rmtoll CSR PINRSTF LL_RCC_IsActiveFlag_PINRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF)) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag Software reset is set or not. + * @rmtoll CSR SFTRSTF LL_RCC_IsActiveFlag_SFTRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF)) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag Window Watchdog reset is set or not. + * @rmtoll CSR WWDGRSTF LL_RCC_IsActiveFlag_WWDGRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_WWDGRSTF) == (RCC_CSR_WWDGRSTF)) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag BOR or POR/PDR reset is set or not. + * @rmtoll CSR PWRRSTF LL_RCC_IsActiveFlag_PWRRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PWRRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_PWRRSTF) == (RCC_CSR_PWRRSTF)) ? 1UL : 0UL); +} + +/** + * @brief Set RMVF bit to clear the reset flags. + * @rmtoll CSR RMVF LL_RCC_ClearResetFlags + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearResetFlags(void) +{ + SET_BIT(RCC->CSR, RCC_CSR_RMVF); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_IT_Management IT Management + * @{ + */ + +/** + * @brief Enable LSI ready interrupt + * @rmtoll CIER LSIRDYIE LL_RCC_EnableIT_LSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_LSIRDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_LSIRDYIE); +} + +/** + * @brief Enable LSE ready interrupt + * @rmtoll CIER LSERDYIE LL_RCC_EnableIT_LSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_LSERDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_LSERDYIE); +} + +/** + * @brief Enable HSI ready interrupt + * @rmtoll CIER HSIRDYIE LL_RCC_EnableIT_HSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_HSIRDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_HSIRDYIE); +} + +/** + * @brief Enable HSE ready interrupt + * @rmtoll CIER HSERDYIE LL_RCC_EnableIT_HSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_HSERDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_HSERDYIE); +} + +/** + * @brief Enable PLL ready interrupt + * @rmtoll CIER PLLRDYIE LL_RCC_EnableIT_PLLRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_PLLRDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_PLLRDYIE); +} + +#if defined(RCC_HSI48_SUPPORT) +/** + * @brief Enable HSI48 ready interrupt + * @rmtoll CIER HSI48RDYIE LL_RCC_EnableIT_HSI48RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_HSI48RDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_HSI48RDYIE); +} +#endif /* RCC_HSI48_SUPPORT */ + +/** + * @brief Disable LSI ready interrupt + * @rmtoll CIER LSIRDYIE LL_RCC_DisableIT_LSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_LSIRDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_LSIRDYIE); +} + +/** + * @brief Disable LSE ready interrupt + * @rmtoll CIER LSERDYIE LL_RCC_DisableIT_LSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_LSERDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_LSERDYIE); +} + +/** + * @brief Disable HSI ready interrupt + * @rmtoll CIER HSIRDYIE LL_RCC_DisableIT_HSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_HSIRDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_HSIRDYIE); +} + +/** + * @brief Disable HSE ready interrupt + * @rmtoll CIER HSERDYIE LL_RCC_DisableIT_HSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_HSERDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_HSERDYIE); +} + +/** + * @brief Disable PLL ready interrupt + * @rmtoll CIER PLLRDYIE LL_RCC_DisableIT_PLLRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_PLLRDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_PLLRDYIE); +} + +#if defined(RCC_HSI48_SUPPORT) +/** + * @brief Disable HSI48 ready interrupt + * @rmtoll CIER HSI48RDYIE LL_RCC_DisableIT_HSI48RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_HSI48RDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_HSI48RDYIE); +} +#endif /* RCC_HSI48_SUPPORT */ + +/** + * @brief Checks if LSI ready interrupt source is enabled or disabled. + * @rmtoll CIER LSIRDYIE LL_RCC_IsEnabledIT_LSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSIRDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_LSIRDYIE) == (RCC_CIER_LSIRDYIE)) ? 1UL : 0UL); +} + +/** + * @brief Checks if LSE ready interrupt source is enabled or disabled. + * @rmtoll CIER LSERDYIE LL_RCC_IsEnabledIT_LSERDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSERDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_LSERDYIE) == (RCC_CIER_LSERDYIE)) ? 1UL : 0UL); +} + +/** + * @brief Checks if HSI ready interrupt source is enabled or disabled. + * @rmtoll CIER HSIRDYIE LL_RCC_IsEnabledIT_HSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSIRDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_HSIRDYIE) == (RCC_CIER_HSIRDYIE)) ? 1UL : 0UL); +} + +#if defined(RCC_HSI48_SUPPORT) +/** + * @brief Checks if HSI48 ready interrupt source is enabled or disabled. + * @rmtoll CIER HSI48RDYIE LL_RCC_IsEnabledIT_HSI48RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSI48RDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_HSI48RDYIE) == (RCC_CIER_HSI48RDYIE)) ? 1UL : 0UL); +} +#endif /* RCC_HSI48_SUPPORT */ + +/** + * @brief Checks if HSE ready interrupt source is enabled or disabled. + * @rmtoll CIER HSERDYIE LL_RCC_IsEnabledIT_HSERDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSERDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_HSERDYIE) == (RCC_CIER_HSERDYIE)) ? 1UL : 0UL); +} + +/** + * @brief Checks if PLL ready interrupt source is enabled or disabled. + * @rmtoll CIER PLLRDYIE LL_RCC_IsEnabledIT_PLLRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLRDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_PLLRDYIE) == (RCC_CIER_PLLRDYIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RCC_LL_EF_Init De-initialization function + * @{ + */ +ErrorStatus LL_RCC_DeInit(void); +/** + * @} + */ + +/** @defgroup RCC_LL_EF_Get_Freq Get system and peripherals clocks frequency functions + * @{ + */ +void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks); +uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource); +uint32_t LL_RCC_GetI2CClockFreq(uint32_t I2CxSource); +#if defined(LPUART1) || defined(LPUART2) +uint32_t LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource); +#endif /* LPUART1 */ +#if defined(LPTIM1) && defined(LPTIM2) +uint32_t LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource); +#endif /* LPTIM1 && LPTIM2 */ +#if defined(RNG) +uint32_t LL_RCC_GetRNGClockFreq(uint32_t RNGxSource); +#endif /* RNG */ +uint32_t LL_RCC_GetADCClockFreq(uint32_t ADCxSource); +uint32_t LL_RCC_GetI2SClockFreq(uint32_t I2SxSource); +#if defined(CEC) +uint32_t LL_RCC_GetCECClockFreq(uint32_t CECxSource); +#endif /* CEC */ +#if defined(FDCAN1) || defined(FDCAN2) +uint32_t LL_RCC_GetFDCANClockFreq(uint32_t FDCANxSource); +#endif /* FDCAN1 */ +uint32_t LL_RCC_GetTIMClockFreq(uint32_t TIMxSource); +uint32_t LL_RCC_GetRTCClockFreq(void); +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +uint32_t LL_RCC_GetUSBClockFreq(uint32_t USBxSource); +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* RCC */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_RCC_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_rng.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_rng.h new file mode 100644 index 0000000..e165b8d --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_rng.h @@ -0,0 +1,399 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_rng.h + * @author MCD Application Team + * @brief Header file of RNG LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_RNG_H +#define STM32G0xx_LL_RNG_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined (RNG) + +/** @defgroup RNG_LL RNG + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RNG_LL_ES_Init_Struct RNG Exported Init structures + * @{ + */ + + +/** + * @brief LL RNG Init Structure Definition + */ +typedef struct +{ + uint32_t ClockErrorDetection; /*!< Clock error detection. + This parameter can be one value of @ref RNG_LL_CED. + This parameter can be modified using unitary + functions @ref LL_RNG_EnableClkErrorDetect(). */ +} LL_RNG_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RNG_LL_Exported_Constants RNG Exported Constants + * @{ + */ + +/** @defgroup RNG_LL_CED Clock Error Detection + * @{ + */ +#define LL_RNG_CED_ENABLE 0x00000000U /*!< Clock error detection enabled */ +#define LL_RNG_CED_DISABLE RNG_CR_CED /*!< Clock error detection disabled */ +/** + * @} + */ + +/** @defgroup RNG_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_RNG_ReadReg function + * @{ + */ +#define LL_RNG_SR_DRDY RNG_SR_DRDY /*!< Register contains valid random data */ +#define LL_RNG_SR_CECS RNG_SR_CECS /*!< Clock error current status */ +#define LL_RNG_SR_SECS RNG_SR_SECS /*!< Seed error current status */ +#define LL_RNG_SR_CEIS RNG_SR_CEIS /*!< Clock error interrupt status */ +#define LL_RNG_SR_SEIS RNG_SR_SEIS /*!< Seed error interrupt status */ +/** + * @} + */ + +/** @defgroup RNG_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_RNG_ReadReg and LL_RNG_WriteReg macros + * @{ + */ +#define LL_RNG_CR_IE RNG_CR_IE /*!< RNG Interrupt enable */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup RNG_LL_Exported_Macros RNG Exported Macros + * @{ + */ + +/** @defgroup RNG_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in RNG register + * @param __INSTANCE__ RNG Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_RNG_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in RNG register + * @param __INSTANCE__ RNG Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_RNG_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup RNG_LL_Exported_Functions RNG Exported Functions + * @{ + */ +/** @defgroup RNG_LL_EF_Configuration RNG Configuration functions + * @{ + */ + +/** + * @brief Enable Random Number Generation + * @rmtoll CR RNGEN LL_RNG_Enable + * @param RNGx RNG Instance + * @retval None + */ +__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx) +{ + SET_BIT(RNGx->CR, RNG_CR_RNGEN); +} + +/** + * @brief Disable Random Number Generation + * @rmtoll CR RNGEN LL_RNG_Disable + * @param RNGx RNG Instance + * @retval None + */ +__STATIC_INLINE void LL_RNG_Disable(RNG_TypeDef *RNGx) +{ + CLEAR_BIT(RNGx->CR, RNG_CR_RNGEN); +} + +/** + * @brief Check if Random Number Generator is enabled + * @rmtoll CR RNGEN LL_RNG_IsEnabled + * @param RNGx RNG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RNG_IsEnabled(RNG_TypeDef *RNGx) +{ + return ((READ_BIT(RNGx->CR, RNG_CR_RNGEN) == (RNG_CR_RNGEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable Clock Error Detection + * @rmtoll CR CED LL_RNG_EnableClkErrorDetect + * @param RNGx RNG Instance + * @retval None + */ +__STATIC_INLINE void LL_RNG_EnableClkErrorDetect(RNG_TypeDef *RNGx) +{ + CLEAR_BIT(RNGx->CR, RNG_CR_CED); +} + +/** + * @brief Disable RNG Clock Error Detection + * @rmtoll CR CED LL_RNG_DisableClkErrorDetect + * @param RNGx RNG Instance + * @retval None + */ +__STATIC_INLINE void LL_RNG_DisableClkErrorDetect(RNG_TypeDef *RNGx) +{ + SET_BIT(RNGx->CR, RNG_CR_CED); +} + +/** + * @brief Check if RNG Clock Error Detection is enabled + * @rmtoll CR CED LL_RNG_IsEnabledClkErrorDetect + * @param RNGx RNG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RNG_IsEnabledClkErrorDetect(RNG_TypeDef *RNGx) +{ + return ((READ_BIT(RNGx->CR, RNG_CR_CED) != (RNG_CR_CED)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup RNG_LL_EF_FLAG_Management FLAG Management + * @{ + */ + +/** + * @brief Indicate if the RNG Data ready Flag is set or not + * @rmtoll SR DRDY LL_RNG_IsActiveFlag_DRDY + * @param RNGx RNG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RNG_IsActiveFlag_DRDY(RNG_TypeDef *RNGx) +{ + return ((READ_BIT(RNGx->SR, RNG_SR_DRDY) == (RNG_SR_DRDY)) ? 1UL : 0UL); +} + +/** + * @brief Indicate if the Clock Error Current Status Flag is set or not + * @rmtoll SR CECS LL_RNG_IsActiveFlag_CECS + * @param RNGx RNG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RNG_IsActiveFlag_CECS(RNG_TypeDef *RNGx) +{ + return ((READ_BIT(RNGx->SR, RNG_SR_CECS) == (RNG_SR_CECS)) ? 1UL : 0UL); +} + +/** + * @brief Indicate if the Seed Error Current Status Flag is set or not + * @rmtoll SR SECS LL_RNG_IsActiveFlag_SECS + * @param RNGx RNG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RNG_IsActiveFlag_SECS(RNG_TypeDef *RNGx) +{ + return ((READ_BIT(RNGx->SR, RNG_SR_SECS) == (RNG_SR_SECS)) ? 1UL : 0UL); +} + +/** + * @brief Indicate if the Clock Error Interrupt Status Flag is set or not + * @rmtoll SR CEIS LL_RNG_IsActiveFlag_CEIS + * @param RNGx RNG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RNG_IsActiveFlag_CEIS(RNG_TypeDef *RNGx) +{ + return ((READ_BIT(RNGx->SR, RNG_SR_CEIS) == (RNG_SR_CEIS)) ? 1UL : 0UL); +} + +/** + * @brief Indicate if the Seed Error Interrupt Status Flag is set or not + * @rmtoll SR SEIS LL_RNG_IsActiveFlag_SEIS + * @param RNGx RNG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RNG_IsActiveFlag_SEIS(RNG_TypeDef *RNGx) +{ + return ((READ_BIT(RNGx->SR, RNG_SR_SEIS) == (RNG_SR_SEIS)) ? 1UL : 0UL); +} + +/** + * @brief Clear Clock Error interrupt Status (CEIS) Flag + * @rmtoll SR CEIS LL_RNG_ClearFlag_CEIS + * @param RNGx RNG Instance + * @retval None + */ +__STATIC_INLINE void LL_RNG_ClearFlag_CEIS(RNG_TypeDef *RNGx) +{ + WRITE_REG(RNGx->SR, ~RNG_SR_CEIS); +} + +/** + * @brief Clear Seed Error interrupt Status (SEIS) Flag + * @rmtoll SR SEIS LL_RNG_ClearFlag_SEIS + * @param RNGx RNG Instance + * @retval None + */ +__STATIC_INLINE void LL_RNG_ClearFlag_SEIS(RNG_TypeDef *RNGx) +{ + WRITE_REG(RNGx->SR, ~RNG_SR_SEIS); +} + +/** + * @} + */ + +/** @defgroup RNG_LL_EF_IT_Management IT Management + * @{ + */ + +/** + * @brief Enable Random Number Generator Interrupt + * (applies for either Seed error, Clock Error or Data ready interrupts) + * @rmtoll CR IE LL_RNG_EnableIT + * @param RNGx RNG Instance + * @retval None + */ +__STATIC_INLINE void LL_RNG_EnableIT(RNG_TypeDef *RNGx) +{ + SET_BIT(RNGx->CR, RNG_CR_IE); +} + +/** + * @brief Disable Random Number Generator Interrupt + * (applies for either Seed error, Clock Error or Data ready interrupts) + * @rmtoll CR IE LL_RNG_DisableIT + * @param RNGx RNG Instance + * @retval None + */ +__STATIC_INLINE void LL_RNG_DisableIT(RNG_TypeDef *RNGx) +{ + CLEAR_BIT(RNGx->CR, RNG_CR_IE); +} + +/** + * @brief Check if Random Number Generator Interrupt is enabled + * (applies for either Seed error, Clock Error or Data ready interrupts) + * @rmtoll CR IE LL_RNG_IsEnabledIT + * @param RNGx RNG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RNG_IsEnabledIT(RNG_TypeDef *RNGx) +{ + return ((READ_BIT(RNGx->CR, RNG_CR_IE) == (RNG_CR_IE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup RNG_LL_EF_Data_Management Data Management + * @{ + */ + +/** + * @brief Return32-bit Random Number value + * @rmtoll DR RNDATA LL_RNG_ReadRandData32 + * @param RNGx RNG Instance + * @retval Generated 32-bit random value + */ +__STATIC_INLINE uint32_t LL_RNG_ReadRandData32(RNG_TypeDef *RNGx) +{ + return (uint32_t)(READ_REG(RNGx->DR)); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RNG_LL_EF_Init Initialization and de-initialization functions + * @{ + */ +ErrorStatus LL_RNG_Init(RNG_TypeDef *RNGx, LL_RNG_InitTypeDef *RNG_InitStruct); +void LL_RNG_StructInit(LL_RNG_InitTypeDef *RNG_InitStruct); +ErrorStatus LL_RNG_DeInit(RNG_TypeDef *RNGx); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* RNG */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32G0xx_LL_RNG_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_rtc.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_rtc.h new file mode 100644 index 0000000..5e56f36 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_rtc.h @@ -0,0 +1,4215 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_rtc.h + * @author MCD Application Team + * @brief Header file of RTC LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_RTC_H +#define STM32G0xx_LL_RTC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined(RTC) + +/** @defgroup RTC_LL RTC + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup RTC_LL_Private_Constants RTC Private Constants + * @{ + */ +/* Masks Definition */ +#define RTC_LL_INIT_MASK 0xFFFFFFFFU +#define RTC_LL_RSF_MASK 0xFFFFFF5FU + +/* Write protection defines */ +#define RTC_WRITE_PROTECTION_DISABLE ((uint8_t)0xFFU) +#define RTC_WRITE_PROTECTION_ENABLE_1 ((uint8_t)0xCAU) +#define RTC_WRITE_PROTECTION_ENABLE_2 ((uint8_t)0x53U) + +/* Defines used to combine date & time */ +#define RTC_OFFSET_WEEKDAY (uint32_t)24U +#define RTC_OFFSET_DAY (uint32_t)16U +#define RTC_OFFSET_MONTH (uint32_t)8U +#define RTC_OFFSET_HOUR (uint32_t)16U +#define RTC_OFFSET_MINUTE (uint32_t)8U + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RTC_LL_Private_Macros RTC Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RTC_LL_ES_INIT RTC Exported Init structure + * @{ + */ + +/** + * @brief RTC Init structures definition + */ +typedef struct +{ + uint32_t HourFormat; /*!< Specifies the RTC Hours Format. + This parameter can be a value of @ref RTC_LL_EC_HOURFORMAT + + This feature can be modified afterwards using unitary function + @ref LL_RTC_SetHourFormat(). */ + + uint32_t AsynchPrescaler; /*!< Specifies the RTC Asynchronous Predivider value. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x7F + + This feature can be modified afterwards using unitary function + @ref LL_RTC_SetAsynchPrescaler(). */ + + uint32_t SynchPrescaler; /*!< Specifies the RTC Synchronous Predivider value. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x7FFF + + This feature can be modified afterwards using unitary function + @ref LL_RTC_SetSynchPrescaler(). */ +} LL_RTC_InitTypeDef; + +/** + * @brief RTC Time structure definition + */ +typedef struct +{ + uint32_t TimeFormat; /*!< Specifies the RTC AM/PM Time. + This parameter can be a value of @ref RTC_LL_EC_TIME_FORMAT + + This feature can be modified afterwards using unitary function @ref LL_RTC_TIME_SetFormat(). */ + + uint8_t Hours; /*!< Specifies the RTC Time Hours. + This parameter must be a number between Min_Data = 0 and Max_Data = 12 if the @ref LL_RTC_TIME_FORMAT_PM is selected. + This parameter must be a number between Min_Data = 0 and Max_Data = 23 if the @ref LL_RTC_TIME_FORMAT_AM_OR_24 is selected. + + This feature can be modified afterwards using unitary function @ref LL_RTC_TIME_SetHour(). */ + + uint8_t Minutes; /*!< Specifies the RTC Time Minutes. + This parameter must be a number between Min_Data = 0 and Max_Data = 59 + + This feature can be modified afterwards using unitary function @ref LL_RTC_TIME_SetMinute(). */ + + uint8_t Seconds; /*!< Specifies the RTC Time Seconds. + This parameter must be a number between Min_Data = 0 and Max_Data = 59 + + This feature can be modified afterwards using unitary function @ref LL_RTC_TIME_SetSecond(). */ +} LL_RTC_TimeTypeDef; + +/** + * @brief RTC Date structure definition + */ +typedef struct +{ + uint8_t WeekDay; /*!< Specifies the RTC Date WeekDay. + This parameter can be a value of @ref RTC_LL_EC_WEEKDAY + + This feature can be modified afterwards using unitary function @ref LL_RTC_DATE_SetWeekDay(). */ + + uint8_t Month; /*!< Specifies the RTC Date Month. + This parameter can be a value of @ref RTC_LL_EC_MONTH + + This feature can be modified afterwards using unitary function @ref LL_RTC_DATE_SetMonth(). */ + + uint8_t Day; /*!< Specifies the RTC Date Day. + This parameter must be a number between Min_Data = 1 and Max_Data = 31 + + This feature can be modified afterwards using unitary function @ref LL_RTC_DATE_SetDay(). */ + + uint8_t Year; /*!< Specifies the RTC Date Year. + This parameter must be a number between Min_Data = 0 and Max_Data = 99 + + This feature can be modified afterwards using unitary function @ref LL_RTC_DATE_SetYear(). */ +} LL_RTC_DateTypeDef; + +/** + * @brief RTC Alarm structure definition + */ +typedef struct +{ + LL_RTC_TimeTypeDef AlarmTime; /*!< Specifies the RTC Alarm Time members. */ + + uint32_t AlarmMask; /*!< Specifies the RTC Alarm Masks. + This parameter can be a value of @ref RTC_LL_EC_ALMA_MASK for ALARM A or @ref RTC_LL_EC_ALMB_MASK for ALARM B. + + This feature can be modified afterwards using unitary function @ref LL_RTC_ALMA_SetMask() for ALARM A + or @ref LL_RTC_ALMB_SetMask() for ALARM B + */ + + uint32_t AlarmDateWeekDaySel; /*!< Specifies the RTC Alarm is on day or WeekDay. + This parameter can be a value of @ref RTC_LL_EC_ALMA_WEEKDAY_SELECTION for ALARM A or @ref RTC_LL_EC_ALMB_WEEKDAY_SELECTION for ALARM B + + This feature can be modified afterwards using unitary function @ref LL_RTC_ALMA_EnableWeekday() or @ref LL_RTC_ALMA_DisableWeekday() + for ALARM A or @ref LL_RTC_ALMB_EnableWeekday() or @ref LL_RTC_ALMB_DisableWeekday() for ALARM B + */ + + uint8_t AlarmDateWeekDay; /*!< Specifies the RTC Alarm Day/WeekDay. + If AlarmDateWeekDaySel set to day, this parameter must be a number between Min_Data = 1 and Max_Data = 31. + + This feature can be modified afterwards using unitary function @ref LL_RTC_ALMA_SetDay() + for ALARM A or @ref LL_RTC_ALMB_SetDay() for ALARM B. + + If AlarmDateWeekDaySel set to Weekday, this parameter can be a value of @ref RTC_LL_EC_WEEKDAY. + + This feature can be modified afterwards using unitary function @ref LL_RTC_ALMA_SetWeekDay() + for ALARM A or @ref LL_RTC_ALMB_SetWeekDay() for ALARM B. + */ +} LL_RTC_AlarmTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RTC_LL_Exported_Constants RTC Exported Constants + * @{ + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RTC_LL_EC_FORMAT FORMAT + * @{ + */ +#define LL_RTC_FORMAT_BIN 0x00000000U /*!< Binary data format */ +#define LL_RTC_FORMAT_BCD 0x00000001U /*!< BCD data format */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_ALMA_WEEKDAY_SELECTION RTC Alarm A Date WeekDay + * @{ + */ +#define LL_RTC_ALMA_DATEWEEKDAYSEL_DATE 0x00000000U /*!< Alarm A Date is selected */ +#define LL_RTC_ALMA_DATEWEEKDAYSEL_WEEKDAY RTC_ALRMAR_WDSEL /*!< Alarm A WeekDay is selected */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_ALMB_WEEKDAY_SELECTION RTC Alarm B Date WeekDay + * @{ + */ +#define LL_RTC_ALMB_DATEWEEKDAYSEL_DATE 0x00000000U /*!< Alarm B Date is selected */ +#define LL_RTC_ALMB_DATEWEEKDAYSEL_WEEKDAY RTC_ALRMBR_WDSEL /*!< Alarm B WeekDay is selected */ +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/** @defgroup RTC_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_RTC_ReadReg function + * @{ + */ +#define LL_RTC_SCR_ITSF RTC_SCR_CITSF +#define LL_RTC_SCR_TSOVF RTC_SCR_CTSOVF +#define LL_RTC_SCR_TSF RTC_SCR_CTSF +#define LL_RTC_SCR_WUTF RTC_SCR_CWUTF +#define LL_RTC_SCR_ALRBF RTC_SCR_CALRBF +#define LL_RTC_SCR_ALRAF RTC_SCR_CALRAF + +#define LL_RTC_ICSR_RECALPF RTC_ICSR_RECALPF +#define LL_RTC_ICSR_INITF RTC_ICSR_INITF +#define LL_RTC_ICSR_RSF RTC_ICSR_RSF +#define LL_RTC_ICSR_INITS RTC_ICSR_INITS +#define LL_RTC_ICSR_SHPF RTC_ICSR_SHPF +#define LL_RTC_ICSR_WUTWF RTC_ICSR_WUTWF +#define LL_RTC_ICSR_ALRBWF RTC_ICSR_ALRBWF +#define LL_RTC_ICSR_ALRAWF RTC_ICSR_ALRAWF +/** + * @} + */ + +/** @defgroup RTC_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_RTC_ReadReg and LL_RTC_WriteReg functions + * @{ + */ +#define LL_RTC_CR_TSIE RTC_CR_TSIE +#define LL_RTC_CR_WUTIE RTC_CR_WUTIE +#define LL_RTC_CR_ALRBIE RTC_CR_ALRBIE +#define LL_RTC_CR_ALRAIE RTC_CR_ALRAIE +/** + * @} + */ + +/** @defgroup RTC_LL_EC_WEEKDAY WEEK DAY + * @{ + */ +#define LL_RTC_WEEKDAY_MONDAY ((uint8_t)0x01U) /*!< Monday */ +#define LL_RTC_WEEKDAY_TUESDAY ((uint8_t)0x02U) /*!< Tuesday */ +#define LL_RTC_WEEKDAY_WEDNESDAY ((uint8_t)0x03U) /*!< Wednesday */ +#define LL_RTC_WEEKDAY_THURSDAY ((uint8_t)0x04U) /*!< Thursday */ +#define LL_RTC_WEEKDAY_FRIDAY ((uint8_t)0x05U) /*!< Friday */ +#define LL_RTC_WEEKDAY_SATURDAY ((uint8_t)0x06U) /*!< Saturday */ +#define LL_RTC_WEEKDAY_SUNDAY ((uint8_t)0x07U) /*!< Sunday */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_MONTH MONTH + * @{ + */ +#define LL_RTC_MONTH_JANUARY ((uint8_t)0x01U) /*!< January */ +#define LL_RTC_MONTH_FEBRUARY ((uint8_t)0x02U) /*!< February */ +#define LL_RTC_MONTH_MARCH ((uint8_t)0x03U) /*!< March */ +#define LL_RTC_MONTH_APRIL ((uint8_t)0x04U) /*!< April */ +#define LL_RTC_MONTH_MAY ((uint8_t)0x05U) /*!< May */ +#define LL_RTC_MONTH_JUNE ((uint8_t)0x06U) /*!< June */ +#define LL_RTC_MONTH_JULY ((uint8_t)0x07U) /*!< July */ +#define LL_RTC_MONTH_AUGUST ((uint8_t)0x08U) /*!< August */ +#define LL_RTC_MONTH_SEPTEMBER ((uint8_t)0x09U) /*!< September */ +#define LL_RTC_MONTH_OCTOBER ((uint8_t)0x10U) /*!< October */ +#define LL_RTC_MONTH_NOVEMBER ((uint8_t)0x11U) /*!< November */ +#define LL_RTC_MONTH_DECEMBER ((uint8_t)0x12U) /*!< December */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_HOURFORMAT HOUR FORMAT + * @{ + */ +#define LL_RTC_HOURFORMAT_24HOUR 0x00000000U /*!< 24 hour/day format */ +#define LL_RTC_HOURFORMAT_AMPM RTC_CR_FMT /*!< AM/PM hour format */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_ALARMOUT ALARM OUTPUT + * @{ + */ +#define LL_RTC_ALARMOUT_DISABLE 0x00000000U /*!< Output disabled */ +#define LL_RTC_ALARMOUT_ALMA RTC_CR_OSEL_0 /*!< Alarm A output enabled */ +#define LL_RTC_ALARMOUT_ALMB RTC_CR_OSEL_1 /*!< Alarm B output enabled */ +#define LL_RTC_ALARMOUT_WAKEUP RTC_CR_OSEL /*!< Wakeup output enabled */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_ALARM_OUTPUTTYPE ALARM OUTPUT TYPE + * @{ + */ +#define LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN RTC_CR_TAMPALRM_TYPE /*!< RTC_ALARM is open-drain output */ +#define LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL 0x00000000U /*!< RTC_ALARM is push-pull output */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_OUTPUTPOLARITY_PIN OUTPUT POLARITY PIN + * @{ + */ +#define LL_RTC_OUTPUTPOLARITY_PIN_HIGH 0x00000000U /*!< Pin is high when ALRAF/ALRBF/WUTF is asserted (depending on OSEL)*/ +#define LL_RTC_OUTPUTPOLARITY_PIN_LOW RTC_CR_POL /*!< Pin is low when ALRAF/ALRBF/WUTF is asserted (depending on OSEL) */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_TIME_FORMAT TIME FORMAT + * @{ + */ +#define LL_RTC_TIME_FORMAT_AM_OR_24 0x00000000U /*!< AM or 24-hour format */ +#define LL_RTC_TIME_FORMAT_PM RTC_TR_PM /*!< PM */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_SHIFT_SECOND SHIFT SECOND + * @{ + */ +#define LL_RTC_SHIFT_SECOND_DELAY 0x00000000U /* Delay (seconds) = SUBFS / (PREDIV_S + 1) */ +#define LL_RTC_SHIFT_SECOND_ADVANCE RTC_SHIFTR_ADD1S /* Advance (seconds) = (1 - (SUBFS / (PREDIV_S + 1))) */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_ALMA_MASK ALARMA MASK + * @{ + */ +#define LL_RTC_ALMA_MASK_NONE 0x00000000U /*!< No masks applied on Alarm A*/ +#define LL_RTC_ALMA_MASK_DATEWEEKDAY RTC_ALRMAR_MSK4 /*!< Date/day do not care in Alarm A comparison */ +#define LL_RTC_ALMA_MASK_HOURS RTC_ALRMAR_MSK3 /*!< Hours do not care in Alarm A comparison */ +#define LL_RTC_ALMA_MASK_MINUTES RTC_ALRMAR_MSK2 /*!< Minutes do not care in Alarm A comparison */ +#define LL_RTC_ALMA_MASK_SECONDS RTC_ALRMAR_MSK1 /*!< Seconds do not care in Alarm A comparison */ +#define LL_RTC_ALMA_MASK_ALL (RTC_ALRMAR_MSK4 | RTC_ALRMAR_MSK3 | RTC_ALRMAR_MSK2 | RTC_ALRMAR_MSK1) /*!< Masks all */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_ALMA_TIME_FORMAT ALARMA TIME FORMAT + * @{ + */ +#define LL_RTC_ALMA_TIME_FORMAT_AM 0x00000000U /*!< AM or 24-hour format */ +#define LL_RTC_ALMA_TIME_FORMAT_PM RTC_ALRMAR_PM /*!< PM */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_ALMB_MASK ALARMB MASK + * @{ + */ +#define LL_RTC_ALMB_MASK_NONE 0x00000000U /*!< No masks applied on Alarm B*/ +#define LL_RTC_ALMB_MASK_DATEWEEKDAY RTC_ALRMBR_MSK4 /*!< Date/day do not care in Alarm B comparison */ +#define LL_RTC_ALMB_MASK_HOURS RTC_ALRMBR_MSK3 /*!< Hours do not care in Alarm B comparison */ +#define LL_RTC_ALMB_MASK_MINUTES RTC_ALRMBR_MSK2 /*!< Minutes do not care in Alarm B comparison */ +#define LL_RTC_ALMB_MASK_SECONDS RTC_ALRMBR_MSK1 /*!< Seconds do not care in Alarm B comparison */ +#define LL_RTC_ALMB_MASK_ALL (RTC_ALRMBR_MSK4 | RTC_ALRMBR_MSK3 | RTC_ALRMBR_MSK2 | RTC_ALRMBR_MSK1) /*!< Masks all */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_ALMB_TIME_FORMAT ALARMB TIME FORMAT + * @{ + */ +#define LL_RTC_ALMB_TIME_FORMAT_AM 0x00000000U /*!< AM or 24-hour format */ +#define LL_RTC_ALMB_TIME_FORMAT_PM RTC_ALRMBR_PM /*!< PM */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_TIMESTAMP_EDGE TIMESTAMP EDGE + * @{ + */ +#define LL_RTC_TIMESTAMP_EDGE_RISING 0x00000000U /*!< RTC_TS input rising edge generates a time-stamp event */ +#define LL_RTC_TIMESTAMP_EDGE_FALLING RTC_CR_TSEDGE /*!< RTC_TS input falling edge generates a time-stamp even */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_TS_TIME_FORMAT TIMESTAMP TIME FORMAT + * @{ + */ +#define LL_RTC_TS_TIME_FORMAT_AM 0x00000000U /*!< AM or 24-hour format */ +#define LL_RTC_TS_TIME_FORMAT_PM RTC_TSTR_PM /*!< PM */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_TAMPER TAMPER + * @{ + */ +#define LL_RTC_TAMPER_1 TAMP_CR1_TAMP1E /*!< Tamper 1 input detection */ +#define LL_RTC_TAMPER_2 TAMP_CR1_TAMP2E /*!< Tamper 2 input detection */ +#if defined (TAMP_CR1_TAMP3E) +#define LL_RTC_TAMPER_3 TAMP_CR1_TAMP3E /*!< Tamper 3 input detection */ +#endif /* TAMP_CR1_TAMP3E */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_TAMPER_MASK TAMPER MASK + * @{ + */ +#define LL_RTC_TAMPER_MASK_TAMPER1 TAMP_CR2_TAMP1MSK /*!< Tamper 1 event generates a trigger event. TAMP1F is masked and internally cleared by hardware.The backup registers are not erased */ +#define LL_RTC_TAMPER_MASK_TAMPER2 TAMP_CR2_TAMP2MSK /*!< Tamper 2 event generates a trigger event. TAMP2F is masked and internally cleared by hardware. The backup registers are not erased. */ +#if defined (TAMP_CR1_TAMP3E) +#define LL_RTC_TAMPER_MASK_TAMPER3 TAMP_CR2_TAMP3MSK /*!< Tamper 3 event generates a trigger event. TAMP3F is masked and internally cleared by hardware. The backup registers are not erased. */ +#endif /* TAMP_CR1_TAMP3E */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_TAMPER_NOERASE TAMPER NO ERASE + * @{ + */ +#define LL_RTC_TAMPER_NOERASE_TAMPER1 TAMP_CR2_TAMP1NOERASE /*!< Tamper 1 event does not erase the backup registers. */ +#define LL_RTC_TAMPER_NOERASE_TAMPER2 TAMP_CR2_TAMP2NOERASE /*!< Tamper 2 event does not erase the backup registers. */ +#if defined (TAMP_CR1_TAMP3E) +#define LL_RTC_TAMPER_NOERASE_TAMPER3 TAMP_CR2_TAMP3NOERASE /*!< Tamper 3 event does not erase the backup registers. */ +#endif /* TAMP_CR1_TAMP3E */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_TAMPER_DURATION TAMPER DURATION + * @{ + */ +#define LL_RTC_TAMPER_DURATION_1RTCCLK 0x00000000U /*!< Tamper pins are pre-charged before sampling during 1 RTCCLK cycle */ +#define LL_RTC_TAMPER_DURATION_2RTCCLK TAMP_FLTCR_TAMPPRCH_0 /*!< Tamper pins are pre-charged before sampling during 2 RTCCLK cycles */ +#define LL_RTC_TAMPER_DURATION_4RTCCLK TAMP_FLTCR_TAMPPRCH_1 /*!< Tamper pins are pre-charged before sampling during 4 RTCCLK cycles */ +#define LL_RTC_TAMPER_DURATION_8RTCCLK TAMP_FLTCR_TAMPPRCH /*!< Tamper pins are pre-charged before sampling during 8 RTCCLK cycles */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_TAMPER_FILTER TAMPER FILTER + * @{ + */ +#define LL_RTC_TAMPER_FILTER_DISABLE 0x00000000U /*!< Tamper filter is disabled */ +#define LL_RTC_TAMPER_FILTER_2SAMPLE TAMP_FLTCR_TAMPFLT_0 /*!< Tamper is activated after 2 consecutive samples at the active level */ +#define LL_RTC_TAMPER_FILTER_4SAMPLE TAMP_FLTCR_TAMPFLT_1 /*!< Tamper is activated after 4 consecutive samples at the active level */ +#define LL_RTC_TAMPER_FILTER_8SAMPLE TAMP_FLTCR_TAMPFLT /*!< Tamper is activated after 8 consecutive samples at the active level. */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_TAMPER_SAMPLFREQDIV TAMPER SAMPLING FREQUENCY DIVIDER + * @{ + */ +#define LL_RTC_TAMPER_SAMPLFREQDIV_32768 0x00000000U /*!< Each of the tamper inputs are sampled with a frequency = RTCCLK / 32768 */ +#define LL_RTC_TAMPER_SAMPLFREQDIV_16384 TAMP_FLTCR_TAMPFREQ_0 /*!< Each of the tamper inputs are sampled with a frequency = RTCCLK / 16384 */ +#define LL_RTC_TAMPER_SAMPLFREQDIV_8192 TAMP_FLTCR_TAMPFREQ_1 /*!< Each of the tamper inputs are sampled with a frequency = RTCCLK / 8192 */ +#define LL_RTC_TAMPER_SAMPLFREQDIV_4096 (TAMP_FLTCR_TAMPFREQ_1 | TAMP_FLTCR_TAMPFREQ_0) /*!< Each of the tamper inputs are sampled with a frequency = RTCCLK / 4096 */ +#define LL_RTC_TAMPER_SAMPLFREQDIV_2048 TAMP_FLTCR_TAMPFREQ_2 /*!< Each of the tamper inputs are sampled with a frequency = RTCCLK / 2048 */ +#define LL_RTC_TAMPER_SAMPLFREQDIV_1024 (TAMP_FLTCR_TAMPFREQ_2 | TAMP_FLTCR_TAMPFREQ_0) /*!< Each of the tamper inputs are sampled with a frequency = RTCCLK / 1024 */ +#define LL_RTC_TAMPER_SAMPLFREQDIV_512 (TAMP_FLTCR_TAMPFREQ_2 | TAMP_FLTCR_TAMPFREQ_1) /*!< Each of the tamper inputs are sampled with a frequency = RTCCLK / 512 */ +#define LL_RTC_TAMPER_SAMPLFREQDIV_256 TAMP_FLTCR_TAMPFREQ /*!< Each of the tamper inputs are sampled with a frequency = RTCCLK / 256 */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_TAMPER_ACTIVELEVEL TAMPER ACTIVE LEVEL + * @{ + */ +#define LL_RTC_TAMPER_ACTIVELEVEL_TAMP1 TAMP_CR2_TAMP1TRG /*!< Tamper 1 input falling edge (if TAMPFLT = 00) or staying high (if TAMPFLT != 00) triggers a tamper detection event */ +#define LL_RTC_TAMPER_ACTIVELEVEL_TAMP2 TAMP_CR2_TAMP2TRG /*!< Tamper 2 input falling edge (if TAMPFLT = 00) or staying high (if TAMPFLT != 00) triggers a tamper detection event */ +#if defined (TAMP_CR1_TAMP3E) +#define LL_RTC_TAMPER_ACTIVELEVEL_TAMP3 TAMP_CR2_TAMP3TRG /*!< Tamper 3 input falling edge (if TAMPFLT = 00) or staying high (if TAMPFLT != 00) triggers a tamper detection event */ +#endif /* TAMP_CR1_TAMP3E */ +/** + * @} + */ + + +/** @defgroup RTC_LL_EC_INTERNAL INTERNAL TAMPER + * @{ + */ +#define LL_RTC_TAMPER_ITAMP3 TAMP_CR1_ITAMP3E /*!< Internal tamper 3: LSE monitoring */ +#define LL_RTC_TAMPER_ITAMP4 TAMP_CR1_ITAMP4E /*!< Internal tamper 4: HSE monitoring */ +#define LL_RTC_TAMPER_ITAMP5 TAMP_CR1_ITAMP5E /*!< Internal tamper 5: RTC calendar overflow */ +#define LL_RTC_TAMPER_ITAMP6 TAMP_CR1_ITAMP6E /*!< Internal tamper 6: Test mode entry */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_BKP BACKUP + * @{ + */ +#define LL_RTC_BKP_DR0 0x00000000U +#define LL_RTC_BKP_DR1 0x00000001U +#define LL_RTC_BKP_DR2 0x00000002U +#define LL_RTC_BKP_DR3 0x00000003U +#define LL_RTC_BKP_DR4 0x00000004U +/** + * @} + */ + +/** @defgroup RTC_LL_EC_WAKEUPCLOCK_DIV WAKEUP CLOCK DIV + * @{ + */ +#define LL_RTC_WAKEUPCLOCK_DIV_16 0x00000000U /*!< RTC/16 clock is selected */ +#define LL_RTC_WAKEUPCLOCK_DIV_8 RTC_CR_WUCKSEL_0 /*!< RTC/8 clock is selected */ +#define LL_RTC_WAKEUPCLOCK_DIV_4 RTC_CR_WUCKSEL_1 /*!< RTC/4 clock is selected */ +#define LL_RTC_WAKEUPCLOCK_DIV_2 (RTC_CR_WUCKSEL_1 | RTC_CR_WUCKSEL_0) /*!< RTC/2 clock is selected */ +#define LL_RTC_WAKEUPCLOCK_CKSPRE RTC_CR_WUCKSEL_2 /*!< ck_spre (usually 1 Hz) clock is selected */ +#define LL_RTC_WAKEUPCLOCK_CKSPRE_WUT (RTC_CR_WUCKSEL_2 | RTC_CR_WUCKSEL_1) /*!< ck_spre (usually 1 Hz) clock is selected and 2exp16 is added to the WUT counter value*/ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_CALIB_OUTPUT Calibration output + * @{ + */ +#define LL_RTC_CALIB_OUTPUT_NONE 0x00000000U /*!< Calibration output disabled */ +#define LL_RTC_CALIB_OUTPUT_1HZ (RTC_CR_COE | RTC_CR_COSEL) /*!< Calibration output is 1 Hz */ +#define LL_RTC_CALIB_OUTPUT_512HZ RTC_CR_COE /*!< Calibration output is 512 Hz */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_CALIB_INSERTPULSE Calibration pulse insertion + * @{ + */ +#define LL_RTC_CALIB_INSERTPULSE_NONE 0x00000000U /*!< No RTCCLK pulses are added */ +#define LL_RTC_CALIB_INSERTPULSE_SET RTC_CALR_CALP /*!< One RTCCLK pulse is effectively inserted every 2exp11 pulses (frequency increased by 488.5 ppm) */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_CALIB_PERIOD Calibration period + * @{ + */ +#define LL_RTC_CALIB_PERIOD_32SEC 0x00000000U /*!< Use a 32-second calibration cycle period */ +#define LL_RTC_CALIB_PERIOD_16SEC RTC_CALR_CALW16 /*!< Use a 16-second calibration cycle period */ +#define LL_RTC_CALIB_PERIOD_8SEC RTC_CALR_CALW8 /*!< Use a 8-second calibration cycle period */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup RTC_LL_Exported_Macros RTC Exported Macros + * @{ + */ + +/** @defgroup RTC_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in RTC register + * @param __INSTANCE__ RTC Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_RTC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in RTC register + * @param __INSTANCE__ RTC Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_RTC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup RTC_LL_EM_Convert Convert helper Macros + * @{ + */ + +/** + * @brief Helper macro to convert a value from 2 digit decimal format to BCD format + * @param __VALUE__ Byte to be converted + * @retval Converted byte + */ +#define __LL_RTC_CONVERT_BIN2BCD(__VALUE__) (uint8_t)((((__VALUE__) / 10U) << 4U) | ((__VALUE__) % 10U)) + +/** + * @brief Helper macro to convert a value from BCD format to 2 digit decimal format + * @param __VALUE__ BCD value to be converted + * @retval Converted byte + */ +#define __LL_RTC_CONVERT_BCD2BIN(__VALUE__) (uint8_t)((((uint8_t)((__VALUE__) & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U ) + ((__VALUE__) & (uint8_t)0x0FU)) + +/** + * @} + */ + +/** @defgroup RTC_LL_EM_Date Date helper Macros + * @{ + */ + +/** + * @brief Helper macro to retrieve weekday. + * @param __RTC_DATE__ Date returned by @ref LL_RTC_DATE_Get function. + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_WEEKDAY_MONDAY + * @arg @ref LL_RTC_WEEKDAY_TUESDAY + * @arg @ref LL_RTC_WEEKDAY_WEDNESDAY + * @arg @ref LL_RTC_WEEKDAY_THURSDAY + * @arg @ref LL_RTC_WEEKDAY_FRIDAY + * @arg @ref LL_RTC_WEEKDAY_SATURDAY + * @arg @ref LL_RTC_WEEKDAY_SUNDAY + */ +#define __LL_RTC_GET_WEEKDAY(__RTC_DATE__) (((__RTC_DATE__) >> RTC_OFFSET_WEEKDAY) & 0x000000FFU) + +/** + * @brief Helper macro to retrieve Year in BCD format + * @param __RTC_DATE__ Value returned by @ref LL_RTC_DATE_Get + * @retval Year in BCD format (0x00 . . . 0x99) + */ +#define __LL_RTC_GET_YEAR(__RTC_DATE__) ((__RTC_DATE__) & 0x000000FFU) + +/** + * @brief Helper macro to retrieve Month in BCD format + * @param __RTC_DATE__ Value returned by @ref LL_RTC_DATE_Get + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_MONTH_JANUARY + * @arg @ref LL_RTC_MONTH_FEBRUARY + * @arg @ref LL_RTC_MONTH_MARCH + * @arg @ref LL_RTC_MONTH_APRIL + * @arg @ref LL_RTC_MONTH_MAY + * @arg @ref LL_RTC_MONTH_JUNE + * @arg @ref LL_RTC_MONTH_JULY + * @arg @ref LL_RTC_MONTH_AUGUST + * @arg @ref LL_RTC_MONTH_SEPTEMBER + * @arg @ref LL_RTC_MONTH_OCTOBER + * @arg @ref LL_RTC_MONTH_NOVEMBER + * @arg @ref LL_RTC_MONTH_DECEMBER + */ +#define __LL_RTC_GET_MONTH(__RTC_DATE__) (((__RTC_DATE__) >>RTC_OFFSET_MONTH) & 0x000000FFU) + +/** + * @brief Helper macro to retrieve Day in BCD format + * @param __RTC_DATE__ Value returned by @ref LL_RTC_DATE_Get + * @retval Day in BCD format (0x01 . . . 0x31) + */ +#define __LL_RTC_GET_DAY(__RTC_DATE__) (((__RTC_DATE__) >>RTC_OFFSET_DAY) & 0x000000FFU) + +/** + * @} + */ + +/** @defgroup RTC_LL_EM_Time Time helper Macros + * @{ + */ + +/** + * @brief Helper macro to retrieve hour in BCD format + * @param __RTC_TIME__ RTC time returned by @ref LL_RTC_TIME_Get function + * @retval Hours in BCD format (0x01. . .0x12 or between Min_Data=0x00 and Max_Data=0x23) + */ +#define __LL_RTC_GET_HOUR(__RTC_TIME__) (((__RTC_TIME__) >> RTC_OFFSET_HOUR) & 0x000000FFU) + +/** + * @brief Helper macro to retrieve minute in BCD format + * @param __RTC_TIME__ RTC time returned by @ref LL_RTC_TIME_Get function + * @retval Minutes in BCD format (0x00. . .0x59) + */ +#define __LL_RTC_GET_MINUTE(__RTC_TIME__) (((__RTC_TIME__) >> RTC_OFFSET_MINUTE) & 0x000000FFU) + +/** + * @brief Helper macro to retrieve second in BCD format + * @param __RTC_TIME__ RTC time returned by @ref LL_RTC_TIME_Get function + * @retval Seconds in format (0x00. . .0x59) + */ +#define __LL_RTC_GET_SECOND(__RTC_TIME__) ((__RTC_TIME__) & 0x000000FFU) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup RTC_LL_Exported_Functions RTC Exported Functions + * @{ + */ + +/** @defgroup RTC_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Set Hours format (24 hour/day or AM/PM hour format) + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function) + * @rmtoll RTC_CR FMT LL_RTC_SetHourFormat + * @param RTCx RTC Instance + * @param HourFormat This parameter can be one of the following values: + * @arg @ref LL_RTC_HOURFORMAT_24HOUR + * @arg @ref LL_RTC_HOURFORMAT_AMPM + * @retval None + */ +__STATIC_INLINE void LL_RTC_SetHourFormat(RTC_TypeDef *RTCx, uint32_t HourFormat) +{ + MODIFY_REG(RTCx->CR, RTC_CR_FMT, HourFormat); +} + +/** + * @brief Get Hours format (24 hour/day or AM/PM hour format) + * @rmtoll RTC_CR FMT LL_RTC_GetHourFormat + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_HOURFORMAT_24HOUR + * @arg @ref LL_RTC_HOURFORMAT_AMPM + */ +__STATIC_INLINE uint32_t LL_RTC_GetHourFormat(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_FMT)); +} + +/** + * @brief Select the flag to be routed to RTC_ALARM output + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR OSEL LL_RTC_SetAlarmOutEvent + * @param RTCx RTC Instance + * @param AlarmOutput This parameter can be one of the following values: + * @arg @ref LL_RTC_ALARMOUT_DISABLE + * @arg @ref LL_RTC_ALARMOUT_ALMA + * @arg @ref LL_RTC_ALARMOUT_ALMB + * @arg @ref LL_RTC_ALARMOUT_WAKEUP + * @retval None + */ +__STATIC_INLINE void LL_RTC_SetAlarmOutEvent(RTC_TypeDef *RTCx, uint32_t AlarmOutput) +{ + MODIFY_REG(RTCx->CR, RTC_CR_OSEL, AlarmOutput); +} + +/** + * @brief Get the flag to be routed to RTC_ALARM output + * @rmtoll RTC_CR OSEL LL_RTC_GetAlarmOutEvent + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_ALARMOUT_DISABLE + * @arg @ref LL_RTC_ALARMOUT_ALMA + * @arg @ref LL_RTC_ALARMOUT_ALMB + * @arg @ref LL_RTC_ALARMOUT_WAKEUP + */ +__STATIC_INLINE uint32_t LL_RTC_GetAlarmOutEvent(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_OSEL)); +} + +/** + * @brief Set RTC_ALARM output type (ALARM in push-pull or open-drain output) + * @rmtoll RTC_CR TAMPALRM_TYPE LL_RTC_SetAlarmOutputType + * @param RTCx RTC Instance + * @param Output This parameter can be one of the following values: + * @arg @ref LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN + * @arg @ref LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL + * @retval None + */ +__STATIC_INLINE void LL_RTC_SetAlarmOutputType(RTC_TypeDef *RTCx, uint32_t Output) +{ + MODIFY_REG(RTCx->CR, RTC_CR_TAMPALRM_TYPE, Output); +} + +/** + * @brief Get RTC_ALARM output type (ALARM in push-pull or open-drain output) + * @rmtoll RTC_CR TAMPALRM_TYPE LL_RTC_SetAlarmOutputType + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN + * @arg @ref LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL + */ +__STATIC_INLINE uint32_t LL_RTC_GetAlarmOutputType(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_TAMPALRM_TYPE)); +} + +/** + * @brief Enable initialization mode + * @note Initialization mode is used to program time and date register (RTC_TR and RTC_DR) + * and prescaler register (RTC_PRER). + * Counters are stopped and start counting from the new value when INIT is reset. + * @rmtoll RTC_ICSR INIT LL_RTC_EnableInitMode + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableInitMode(RTC_TypeDef *RTCx) +{ + /* Set the Initialization mode */ + WRITE_REG(RTCx->ICSR, RTC_LL_INIT_MASK); +} + +/** + * @brief Disable initialization mode (Free running mode) + * @rmtoll RTC_ICSR INIT LL_RTC_DisableInitMode + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableInitMode(RTC_TypeDef *RTCx) +{ + /* Exit Initialization mode */ + WRITE_REG(RTCx->ICSR, (uint32_t)~RTC_ICSR_INIT); +} + +/** + * @brief Set Output polarity (pin is low when ALRAF/ALRBF/WUTF is asserted) + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR POL LL_RTC_SetOutputPolarity + * @param RTCx RTC Instance + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_RTC_OUTPUTPOLARITY_PIN_HIGH + * @arg @ref LL_RTC_OUTPUTPOLARITY_PIN_LOW + * @retval None + */ +__STATIC_INLINE void LL_RTC_SetOutputPolarity(RTC_TypeDef *RTCx, uint32_t Polarity) +{ + MODIFY_REG(RTCx->CR, RTC_CR_POL, Polarity); +} + +/** + * @brief Get Output polarity + * @rmtoll RTC_CR POL LL_RTC_GetOutputPolarity + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_OUTPUTPOLARITY_PIN_HIGH + * @arg @ref LL_RTC_OUTPUTPOLARITY_PIN_LOW + */ +__STATIC_INLINE uint32_t LL_RTC_GetOutputPolarity(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_POL)); +} + +/** + * @brief Enable Bypass the shadow registers + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR BYPSHAD LL_RTC_EnableShadowRegBypass + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableShadowRegBypass(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_BYPSHAD); +} + +/** + * @brief Disable Bypass the shadow registers + * @rmtoll RTC_CR BYPSHAD LL_RTC_DisableShadowRegBypass + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableShadowRegBypass(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_BYPSHAD); +} + +/** + * @brief Check if Shadow registers bypass is enabled or not. + * @rmtoll RTC_CR BYPSHAD LL_RTC_IsShadowRegBypassEnabled + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsShadowRegBypassEnabled(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CR, RTC_CR_BYPSHAD) == (RTC_CR_BYPSHAD)) ? 1UL : 0UL); +} + +/** + * @brief Enable RTC_REFIN reference clock detection (50 or 60 Hz) + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function) + * @rmtoll RTC_CR REFCKON LL_RTC_EnableRefClock + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableRefClock(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_REFCKON); +} + +/** + * @brief Disable RTC_REFIN reference clock detection (50 or 60 Hz) + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function) + * @rmtoll RTC_CR REFCKON LL_RTC_DisableRefClock + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableRefClock(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_REFCKON); +} + +/** + * @brief Set Asynchronous prescaler factor + * @rmtoll RTC_PRER PREDIV_A LL_RTC_SetAsynchPrescaler + * @param RTCx RTC Instance + * @param AsynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7F + * @retval None + */ +__STATIC_INLINE void LL_RTC_SetAsynchPrescaler(RTC_TypeDef *RTCx, uint32_t AsynchPrescaler) +{ + MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos); +} + +/** + * @brief Set Synchronous prescaler factor + * @rmtoll RTC_PRER PREDIV_S LL_RTC_SetSynchPrescaler + * @param RTCx RTC Instance + * @param SynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7FFF + * @retval None + */ +__STATIC_INLINE void LL_RTC_SetSynchPrescaler(RTC_TypeDef *RTCx, uint32_t SynchPrescaler) +{ + MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler); +} + +/** + * @brief Get Asynchronous prescaler factor + * @rmtoll RTC_PRER PREDIV_A LL_RTC_GetAsynchPrescaler + * @param RTCx RTC Instance + * @retval Value between Min_Data = 0 and Max_Data = 0x7F + */ +__STATIC_INLINE uint32_t LL_RTC_GetAsynchPrescaler(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->PRER, RTC_PRER_PREDIV_A) >> RTC_PRER_PREDIV_A_Pos); +} + +/** + * @brief Get Synchronous prescaler factor + * @rmtoll RTC_PRER PREDIV_S LL_RTC_GetSynchPrescaler + * @param RTCx RTC Instance + * @retval Value between Min_Data = 0 and Max_Data = 0x7FFF + */ +__STATIC_INLINE uint32_t LL_RTC_GetSynchPrescaler(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->PRER, RTC_PRER_PREDIV_S)); +} + +/** + * @brief Enable the write protection for RTC registers. + * @rmtoll RTC_WPR KEY LL_RTC_EnableWriteProtection + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx) +{ + WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE); +} + +/** + * @brief Disable the write protection for RTC registers. + * @rmtoll RTC_WPR KEY LL_RTC_DisableWriteProtection + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx) +{ + WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1); + WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2); +} + +/** + * @brief Enable tamper output. + * @note When the tamper output is enabled, all external and internal tamper flags + * are ORed and routed to the TAMPALRM output. + * @rmtoll RTC_CR TAMPOE LL_RTC_EnableTamperOutput + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableTamperOutput(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_TAMPOE); +} + +/** + * @brief Disable tamper output. + * @rmtoll RTC_CR TAMPOE LL_RTC_DisableTamperOutput + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableTamperOutput(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_TAMPOE); +} + +/** + * @brief Check if tamper output is enabled or not. + * @rmtoll RTC_CR TAMPOE LL_RTC_IsTamperOutputEnabled + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsTamperOutputEnabled(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CR, RTC_CR_TAMPOE) == (RTC_CR_TAMPOE)) ? 1UL : 0UL); +} + +/** + * @brief Enable internal pull-up in output mode. + * @rmtoll RTC_CR TAMPALRM_PU LL_RTC_EnableAlarmPullUp + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableAlarmPullUp(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_TAMPALRM_PU); +} + +/** + * @brief Disable internal pull-up in output mode. + * @rmtoll RTC_CR TAMPALRM_PU LL_RTC_EnableAlarmPullUp + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableAlarmPullUp(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_TAMPALRM_PU); +} + +/** + * @brief Check if internal pull-up in output mode is enabled or not. + * @rmtoll RTC_CR TAMPALRM_PU LL_RTC_IsAlarmPullUpEnabled + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsAlarmPullUpEnabled(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CR, RTC_CR_TAMPALRM_PU) == (RTC_CR_TAMPALRM_PU)) ? 1UL : 0UL); +} + +/** + * @brief Enable RTC_OUT2 output + * @note RTC_OUT2 mapping depends on both OSEL (@ref LL_RTC_SetAlarmOutEvent) + * and COE (@ref LL_RTC_CAL_SetOutputFreq) settings. + * @note RTC_OUT2 is not available ins VBAT mode. + * @rmtoll RTC_CR OUT2EN LL_RTC_EnableOutput2 + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableOutput2(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_OUT2EN); +} + +/** + * @brief Disable RTC_OUT2 output + * @rmtoll RTC_CR OUT2EN LL_RTC_DisableOutput2 + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableOutput2(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_OUT2EN); +} + +/** + * @brief Check if RTC_OUT2 output is enabled or not. + * @rmtoll RTC_CR OUT2EN LL_RTC_IsOutput2Enabled + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsOutput2Enabled(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CR, RTC_CR_OUT2EN) == (RTC_CR_OUT2EN)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_Time Time + * @{ + */ + +/** + * @brief Set time format (AM/24-hour or PM notation) + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function) + * @rmtoll RTC_TR PM LL_RTC_TIME_SetFormat + * @param RTCx RTC Instance + * @param TimeFormat This parameter can be one of the following values: + * @arg @ref LL_RTC_TIME_FORMAT_AM_OR_24 + * @arg @ref LL_RTC_TIME_FORMAT_PM + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_SetFormat(RTC_TypeDef *RTCx, uint32_t TimeFormat) +{ + MODIFY_REG(RTCx->TR, RTC_TR_PM, TimeFormat); +} + +/** + * @brief Get time format (AM or PM notation) + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar + * shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)). + * @rmtoll RTC_TR PM LL_RTC_TIME_GetFormat + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_TIME_FORMAT_AM_OR_24 + * @arg @ref LL_RTC_TIME_FORMAT_PM + */ +__STATIC_INLINE uint32_t LL_RTC_TIME_GetFormat(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TR, RTC_TR_PM)); +} + +/** + * @brief Set Hours in BCD format + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function) + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert hour from binary to BCD format + * @rmtoll RTC_TR HT LL_RTC_TIME_SetHour\n + * RTC_TR HU LL_RTC_TIME_SetHour + * @param RTCx RTC Instance + * @param Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_SetHour(RTC_TypeDef *RTCx, uint32_t Hours) +{ + MODIFY_REG(RTCx->TR, (RTC_TR_HT | RTC_TR_HU), + (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))); +} + +/** + * @brief Get Hours in BCD format + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar + * shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)). + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert hour from BCD to + * Binary format + * @rmtoll RTC_TR HT LL_RTC_TIME_GetHour\n + * RTC_TR HU LL_RTC_TIME_GetHour + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + */ +__STATIC_INLINE uint32_t LL_RTC_TIME_GetHour(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU))) >> RTC_TR_HU_Pos); +} + +/** + * @brief Set Minutes in BCD format + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function) + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Minutes from binary to BCD format + * @rmtoll RTC_TR MNT LL_RTC_TIME_SetMinute\n + * RTC_TR MNU LL_RTC_TIME_SetMinute + * @param RTCx RTC Instance + * @param Minutes Value between Min_Data=0x00 and Max_Data=0x59 + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_SetMinute(RTC_TypeDef *RTCx, uint32_t Minutes) +{ + MODIFY_REG(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU), + (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos))); +} + +/** + * @brief Get Minutes in BCD format + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar + * shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)). + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert minute from BCD + * to Binary format + * @rmtoll RTC_TR MNT LL_RTC_TIME_GetMinute\n + * RTC_TR MNU LL_RTC_TIME_GetMinute + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x59 + */ +__STATIC_INLINE uint32_t LL_RTC_TIME_GetMinute(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU)))>> RTC_TR_MNU_Pos); +} + +/** + * @brief Set Seconds in BCD format + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function) + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Seconds from binary to BCD format + * @rmtoll RTC_TR ST LL_RTC_TIME_SetSecond\n + * RTC_TR SU LL_RTC_TIME_SetSecond + * @param RTCx RTC Instance + * @param Seconds Value between Min_Data=0x00 and Max_Data=0x59 + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_SetSecond(RTC_TypeDef *RTCx, uint32_t Seconds) +{ + MODIFY_REG(RTCx->TR, (RTC_TR_ST | RTC_TR_SU), + (((Seconds & 0xF0U) << (RTC_TR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_TR_SU_Pos))); +} + +/** + * @brief Get Seconds in BCD format + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar + * shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)). + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Seconds from BCD + * to Binary format + * @rmtoll RTC_TR ST LL_RTC_TIME_GetSecond\n + * RTC_TR SU LL_RTC_TIME_GetSecond + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x59 + */ +__STATIC_INLINE uint32_t LL_RTC_TIME_GetSecond(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->TR, (RTC_TR_ST | RTC_TR_SU))) >> RTC_TR_SU_Pos); +} + +/** + * @brief Set time (hour, minute and second) in BCD format + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function) + * @note TimeFormat and Hours should follow the same format + * @rmtoll RTC_TR PM LL_RTC_TIME_Config\n + * RTC_TR HT LL_RTC_TIME_Config\n + * RTC_TR HU LL_RTC_TIME_Config\n + * RTC_TR MNT LL_RTC_TIME_Config\n + * RTC_TR MNU LL_RTC_TIME_Config\n + * RTC_TR ST LL_RTC_TIME_Config\n + * RTC_TR SU LL_RTC_TIME_Config + * @param RTCx RTC Instance + * @param Format12_24 This parameter can be one of the following values: + * @arg @ref LL_RTC_TIME_FORMAT_AM_OR_24 + * @arg @ref LL_RTC_TIME_FORMAT_PM + * @param Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + * @param Minutes Value between Min_Data=0x00 and Max_Data=0x59 + * @param Seconds Value between Min_Data=0x00 and Max_Data=0x59 + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_Config(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds) +{ + uint32_t temp; + + temp = Format12_24 | \ + (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos)) | \ + (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)) | \ + (((Seconds & 0xF0U) << (RTC_TR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_TR_SU_Pos)); + MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp); +} + +/** + * @brief Get time (hour, minute and second) in BCD format + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar + * shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)). + * @note helper macros __LL_RTC_GET_HOUR, __LL_RTC_GET_MINUTE and __LL_RTC_GET_SECOND + * are available to get independently each parameter. + * @rmtoll RTC_TR HT LL_RTC_TIME_Get\n + * RTC_TR HU LL_RTC_TIME_Get\n + * RTC_TR MNT LL_RTC_TIME_Get\n + * RTC_TR MNU LL_RTC_TIME_Get\n + * RTC_TR ST LL_RTC_TIME_Get\n + * RTC_TR SU LL_RTC_TIME_Get + * @param RTCx RTC Instance + * @retval Combination of hours, minutes and seconds (Format: 0x00HHMMSS). + */ +__STATIC_INLINE uint32_t LL_RTC_TIME_Get(RTC_TypeDef *RTCx) +{ + uint32_t temp; + + temp = READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU)); + return (uint32_t)((((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | ((temp & RTC_TR_HU) >> RTC_TR_HU_Pos)) << RTC_OFFSET_HOUR) | \ + (((((temp & RTC_TR_MNT) >> RTC_TR_MNT_Pos) << 4U) | ((temp & RTC_TR_MNU) >> RTC_TR_MNU_Pos)) << RTC_OFFSET_MINUTE) | \ + ((((temp & RTC_TR_ST) >> RTC_TR_ST_Pos) << 4U) | ((temp & RTC_TR_SU) >> RTC_TR_SU_Pos))); +} + +/** + * @brief Memorize whether the daylight saving time change has been performed + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR BKP LL_RTC_TIME_EnableDayLightStore + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_EnableDayLightStore(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_BKP); +} + +/** + * @brief Disable memorization whether the daylight saving time change has been performed. + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR BKP LL_RTC_TIME_DisableDayLightStore + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_DisableDayLightStore(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_BKP); +} + +/** + * @brief Check if RTC Day Light Saving stored operation has been enabled or not + * @rmtoll RTC_CR BKP LL_RTC_TIME_IsDayLightStoreEnabled + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_TIME_IsDayLightStoreEnabled(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CR, RTC_CR_BKP) == (RTC_CR_BKP)) ? 1UL : 0UL); +} + +/** + * @brief Subtract 1 hour (winter time change) + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR SUB1H LL_RTC_TIME_DecHour + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_DecHour(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_SUB1H); +} + +/** + * @brief Add 1 hour (summer time change) + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR ADD1H LL_RTC_TIME_IncHour + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_IncHour(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_ADD1H); +} + +/** + * @brief Get Sub second value in the synchronous prescaler counter. + * @note You can use both SubSeconds value and SecondFraction (PREDIV_S through + * LL_RTC_GetSynchPrescaler function) terms returned to convert Calendar + * SubSeconds value in second fraction ratio with time unit following + * generic formula: + * ==> Seconds fraction ratio * time_unit= [(SecondFraction-SubSeconds)/(SecondFraction+1)] * time_unit + * This conversion can be performed only if no shift operation is pending + * (ie. SHFP=0) when PREDIV_S >= SS. + * @rmtoll RTC_SSR SS LL_RTC_TIME_GetSubSecond + * @param RTCx RTC Instance + * @retval Sub second value (number between 0 and 65535) + */ +__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS)); +} + +/** + * @brief Synchronize to a remote clock with a high degree of precision. + * @note This operation effectively subtracts from (delays) or advance the clock of a fraction of a second. + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note When REFCKON is set, firmware must not write to Shift control register. + * @rmtoll RTC_SHIFTR ADD1S LL_RTC_TIME_Synchronize\n + * RTC_SHIFTR SUBFS LL_RTC_TIME_Synchronize + * @param RTCx RTC Instance + * @param ShiftSecond This parameter can be one of the following values: + * @arg @ref LL_RTC_SHIFT_SECOND_DELAY + * @arg @ref LL_RTC_SHIFT_SECOND_ADVANCE + * @param Fraction Number of Seconds Fractions (any value from 0 to 0x7FFF) + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_Synchronize(RTC_TypeDef *RTCx, uint32_t ShiftSecond, uint32_t Fraction) +{ + WRITE_REG(RTCx->SHIFTR, ShiftSecond | Fraction); +} + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_Date Date + * @{ + */ + +/** + * @brief Set Year in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Year from binary to BCD format + * @rmtoll RTC_DR YT LL_RTC_DATE_SetYear\n + * RTC_DR YU LL_RTC_DATE_SetYear + * @param RTCx RTC Instance + * @param Year Value between Min_Data=0x00 and Max_Data=0x99 + * @retval None + */ +__STATIC_INLINE void LL_RTC_DATE_SetYear(RTC_TypeDef *RTCx, uint32_t Year) +{ + MODIFY_REG(RTCx->DR, (RTC_DR_YT | RTC_DR_YU), + (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))); +} + +/** + * @brief Get Year in BCD format + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Year from BCD to Binary format + * @rmtoll RTC_DR YT LL_RTC_DATE_GetYear\n + * RTC_DR YU LL_RTC_DATE_GetYear + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x99 + */ +__STATIC_INLINE uint32_t LL_RTC_DATE_GetYear(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->DR, (RTC_DR_YT | RTC_DR_YU))) >> RTC_DR_YU_Pos); +} + +/** + * @brief Set Week day + * @rmtoll RTC_DR WDU LL_RTC_DATE_SetWeekDay + * @param RTCx RTC Instance + * @param WeekDay This parameter can be one of the following values: + * @arg @ref LL_RTC_WEEKDAY_MONDAY + * @arg @ref LL_RTC_WEEKDAY_TUESDAY + * @arg @ref LL_RTC_WEEKDAY_WEDNESDAY + * @arg @ref LL_RTC_WEEKDAY_THURSDAY + * @arg @ref LL_RTC_WEEKDAY_FRIDAY + * @arg @ref LL_RTC_WEEKDAY_SATURDAY + * @arg @ref LL_RTC_WEEKDAY_SUNDAY + * @retval None + */ +__STATIC_INLINE void LL_RTC_DATE_SetWeekDay(RTC_TypeDef *RTCx, uint32_t WeekDay) +{ + MODIFY_REG(RTCx->DR, RTC_DR_WDU, WeekDay << RTC_DR_WDU_Pos); +} + +/** + * @brief Get Week day + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @rmtoll RTC_DR WDU LL_RTC_DATE_GetWeekDay + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_WEEKDAY_MONDAY + * @arg @ref LL_RTC_WEEKDAY_TUESDAY + * @arg @ref LL_RTC_WEEKDAY_WEDNESDAY + * @arg @ref LL_RTC_WEEKDAY_THURSDAY + * @arg @ref LL_RTC_WEEKDAY_FRIDAY + * @arg @ref LL_RTC_WEEKDAY_SATURDAY + * @arg @ref LL_RTC_WEEKDAY_SUNDAY + */ +__STATIC_INLINE uint32_t LL_RTC_DATE_GetWeekDay(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->DR, RTC_DR_WDU) >> RTC_DR_WDU_Pos); +} + +/** + * @brief Set Month in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Month from binary to BCD format + * @rmtoll RTC_DR MT LL_RTC_DATE_SetMonth\n + * RTC_DR MU LL_RTC_DATE_SetMonth + * @param RTCx RTC Instance + * @param Month This parameter can be one of the following values: + * @arg @ref LL_RTC_MONTH_JANUARY + * @arg @ref LL_RTC_MONTH_FEBRUARY + * @arg @ref LL_RTC_MONTH_MARCH + * @arg @ref LL_RTC_MONTH_APRIL + * @arg @ref LL_RTC_MONTH_MAY + * @arg @ref LL_RTC_MONTH_JUNE + * @arg @ref LL_RTC_MONTH_JULY + * @arg @ref LL_RTC_MONTH_AUGUST + * @arg @ref LL_RTC_MONTH_SEPTEMBER + * @arg @ref LL_RTC_MONTH_OCTOBER + * @arg @ref LL_RTC_MONTH_NOVEMBER + * @arg @ref LL_RTC_MONTH_DECEMBER + * @retval None + */ +__STATIC_INLINE void LL_RTC_DATE_SetMonth(RTC_TypeDef *RTCx, uint32_t Month) +{ + MODIFY_REG(RTCx->DR, (RTC_DR_MT | RTC_DR_MU), + (((Month & 0xF0U) << (RTC_DR_MT_Pos - 4U)) | ((Month & 0x0FU) << RTC_DR_MU_Pos))); +} + +/** + * @brief Get Month in BCD format + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Month from BCD to Binary format + * @rmtoll RTC_DR MT LL_RTC_DATE_GetMonth\n + * RTC_DR MU LL_RTC_DATE_GetMonth + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_MONTH_JANUARY + * @arg @ref LL_RTC_MONTH_FEBRUARY + * @arg @ref LL_RTC_MONTH_MARCH + * @arg @ref LL_RTC_MONTH_APRIL + * @arg @ref LL_RTC_MONTH_MAY + * @arg @ref LL_RTC_MONTH_JUNE + * @arg @ref LL_RTC_MONTH_JULY + * @arg @ref LL_RTC_MONTH_AUGUST + * @arg @ref LL_RTC_MONTH_SEPTEMBER + * @arg @ref LL_RTC_MONTH_OCTOBER + * @arg @ref LL_RTC_MONTH_NOVEMBER + * @arg @ref LL_RTC_MONTH_DECEMBER + */ +__STATIC_INLINE uint32_t LL_RTC_DATE_GetMonth(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->DR, (RTC_DR_MT | RTC_DR_MU)))>> RTC_DR_MU_Pos); +} + +/** + * @brief Set Day in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Day from binary to BCD format + * @rmtoll RTC_DR DT LL_RTC_DATE_SetDay\n + * RTC_DR DU LL_RTC_DATE_SetDay + * @param RTCx RTC Instance + * @param Day Value between Min_Data=0x01 and Max_Data=0x31 + * @retval None + */ +__STATIC_INLINE void LL_RTC_DATE_SetDay(RTC_TypeDef *RTCx, uint32_t Day) +{ + MODIFY_REG(RTCx->DR, (RTC_DR_DT | RTC_DR_DU), + (((Day & 0xF0U) << (RTC_DR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_DR_DU_Pos))); +} + +/** + * @brief Get Day in BCD format + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Day from BCD to Binary format + * @rmtoll RTC_DR DT LL_RTC_DATE_GetDay\n + * RTC_DR DU LL_RTC_DATE_GetDay + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x01 and Max_Data=0x31 + */ +__STATIC_INLINE uint32_t LL_RTC_DATE_GetDay(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->DR, (RTC_DR_DT | RTC_DR_DU))) >> RTC_DR_DU_Pos); +} + +/** + * @brief Set date (WeekDay, Day, Month and Year) in BCD format + * @rmtoll RTC_DR WDU LL_RTC_DATE_Config\n + * RTC_DR MT LL_RTC_DATE_Config\n + * RTC_DR MU LL_RTC_DATE_Config\n + * RTC_DR DT LL_RTC_DATE_Config\n + * RTC_DR DU LL_RTC_DATE_Config\n + * RTC_DR YT LL_RTC_DATE_Config\n + * RTC_DR YU LL_RTC_DATE_Config + * @param RTCx RTC Instance + * @param WeekDay This parameter can be one of the following values: + * @arg @ref LL_RTC_WEEKDAY_MONDAY + * @arg @ref LL_RTC_WEEKDAY_TUESDAY + * @arg @ref LL_RTC_WEEKDAY_WEDNESDAY + * @arg @ref LL_RTC_WEEKDAY_THURSDAY + * @arg @ref LL_RTC_WEEKDAY_FRIDAY + * @arg @ref LL_RTC_WEEKDAY_SATURDAY + * @arg @ref LL_RTC_WEEKDAY_SUNDAY + * @param Day Value between Min_Data=0x01 and Max_Data=0x31 + * @param Month This parameter can be one of the following values: + * @arg @ref LL_RTC_MONTH_JANUARY + * @arg @ref LL_RTC_MONTH_FEBRUARY + * @arg @ref LL_RTC_MONTH_MARCH + * @arg @ref LL_RTC_MONTH_APRIL + * @arg @ref LL_RTC_MONTH_MAY + * @arg @ref LL_RTC_MONTH_JUNE + * @arg @ref LL_RTC_MONTH_JULY + * @arg @ref LL_RTC_MONTH_AUGUST + * @arg @ref LL_RTC_MONTH_SEPTEMBER + * @arg @ref LL_RTC_MONTH_OCTOBER + * @arg @ref LL_RTC_MONTH_NOVEMBER + * @arg @ref LL_RTC_MONTH_DECEMBER + * @param Year Value between Min_Data=0x00 and Max_Data=0x99 + * @retval None + */ +__STATIC_INLINE void LL_RTC_DATE_Config(RTC_TypeDef *RTCx, uint32_t WeekDay, uint32_t Day, uint32_t Month, uint32_t Year) +{ + uint32_t temp; + + temp = (WeekDay << RTC_DR_WDU_Pos) | \ + (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos)) | \ + (((Month & 0xF0U) << (RTC_DR_MT_Pos - 4U)) | ((Month & 0x0FU) << RTC_DR_MU_Pos)) | \ + (((Day & 0xF0U) << (RTC_DR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_DR_DU_Pos)); + + MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp); +} + +/** + * @brief Get date (WeekDay, Day, Month and Year) in BCD format + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @note helper macros __LL_RTC_GET_WEEKDAY, __LL_RTC_GET_YEAR, __LL_RTC_GET_MONTH, + * and __LL_RTC_GET_DAY are available to get independently each parameter. + * @rmtoll RTC_DR WDU LL_RTC_DATE_Get\n + * RTC_DR MT LL_RTC_DATE_Get\n + * RTC_DR MU LL_RTC_DATE_Get\n + * RTC_DR DT LL_RTC_DATE_Get\n + * RTC_DR DU LL_RTC_DATE_Get\n + * RTC_DR YT LL_RTC_DATE_Get\n + * RTC_DR YU LL_RTC_DATE_Get + * @param RTCx RTC Instance + * @retval Combination of WeekDay, Day, Month and Year (Format: 0xWWDDMMYY). + */ +__STATIC_INLINE uint32_t LL_RTC_DATE_Get(RTC_TypeDef *RTCx) +{ + uint32_t temp; + + temp = READ_BIT(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU)); + return (uint32_t)((((temp & RTC_DR_WDU) >> RTC_DR_WDU_Pos) << RTC_OFFSET_WEEKDAY) | \ + (((((temp & RTC_DR_DT) >> RTC_DR_DT_Pos) << 4U) | ((temp & RTC_DR_DU) >> RTC_DR_DU_Pos)) << RTC_OFFSET_DAY) | \ + (((((temp & RTC_DR_MT) >> RTC_DR_MT_Pos) << 4U) | ((temp & RTC_DR_MU) >> RTC_DR_MU_Pos)) << RTC_OFFSET_MONTH) | \ + ((((temp & RTC_DR_YT) >> RTC_DR_YT_Pos) << 4U) | ((temp & RTC_DR_YU) >> RTC_DR_YU_Pos))); +} + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_ALARMA ALARMA + * @{ + */ + +/** + * @brief Enable Alarm A + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR ALRAE LL_RTC_ALMA_Enable + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_Enable(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_ALRAE); +} + +/** + * @brief Disable Alarm A + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR ALRAE LL_RTC_ALMA_Disable + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_Disable(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_ALRAE); +} + +/** + * @brief Specify the Alarm A masks. + * @rmtoll RTC_ALRMAR MSK4 LL_RTC_ALMA_SetMask\n + * RTC_ALRMAR MSK3 LL_RTC_ALMA_SetMask\n + * RTC_ALRMAR MSK2 LL_RTC_ALMA_SetMask\n + * RTC_ALRMAR MSK1 LL_RTC_ALMA_SetMask + * @param RTCx RTC Instance + * @param Mask This parameter can be a combination of the following values: + * @arg @ref LL_RTC_ALMA_MASK_NONE + * @arg @ref LL_RTC_ALMA_MASK_DATEWEEKDAY + * @arg @ref LL_RTC_ALMA_MASK_HOURS + * @arg @ref LL_RTC_ALMA_MASK_MINUTES + * @arg @ref LL_RTC_ALMA_MASK_SECONDS + * @arg @ref LL_RTC_ALMA_MASK_ALL + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_SetMask(RTC_TypeDef *RTCx, uint32_t Mask) +{ + MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_MSK4 | RTC_ALRMAR_MSK3 | RTC_ALRMAR_MSK2 | RTC_ALRMAR_MSK1, Mask); +} + +/** + * @brief Get the Alarm A masks. + * @rmtoll RTC_ALRMAR MSK4 LL_RTC_ALMA_GetMask\n + * RTC_ALRMAR MSK3 LL_RTC_ALMA_GetMask\n + * RTC_ALRMAR MSK2 LL_RTC_ALMA_GetMask\n + * RTC_ALRMAR MSK1 LL_RTC_ALMA_GetMask + * @param RTCx RTC Instance + * @retval Returned value can be can be a combination of the following values: + * @arg @ref LL_RTC_ALMA_MASK_NONE + * @arg @ref LL_RTC_ALMA_MASK_DATEWEEKDAY + * @arg @ref LL_RTC_ALMA_MASK_HOURS + * @arg @ref LL_RTC_ALMA_MASK_MINUTES + * @arg @ref LL_RTC_ALMA_MASK_SECONDS + * @arg @ref LL_RTC_ALMA_MASK_ALL + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetMask(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMAR, RTC_ALRMAR_MSK4 | RTC_ALRMAR_MSK3 | RTC_ALRMAR_MSK2 | RTC_ALRMAR_MSK1)); +} + +/** + * @brief Enable AlarmA Week day selection (DU[3:0] represents the week day. DT[1:0] is do not care) + * @rmtoll RTC_ALRMAR WDSEL LL_RTC_ALMA_EnableWeekday + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_EnableWeekday(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->ALRMAR, RTC_ALRMAR_WDSEL); +} + +/** + * @brief Disable AlarmA Week day selection (DU[3:0] represents the date ) + * @rmtoll RTC_ALRMAR WDSEL LL_RTC_ALMA_DisableWeekday + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_DisableWeekday(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->ALRMAR, RTC_ALRMAR_WDSEL); +} + +/** + * @brief Set ALARM A Day in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Day from binary to BCD format + * @rmtoll RTC_ALRMAR DT LL_RTC_ALMA_SetDay\n + * RTC_ALRMAR DU LL_RTC_ALMA_SetDay + * @param RTCx RTC Instance + * @param Day Value between Min_Data=0x01 and Max_Data=0x31 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_SetDay(RTC_TypeDef *RTCx, uint32_t Day) +{ + MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_DT | RTC_ALRMAR_DU), + (((Day & 0xF0U) << (RTC_ALRMAR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_ALRMAR_DU_Pos))); +} + +/** + * @brief Get ALARM A Day in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Day from BCD to Binary format + * @rmtoll RTC_ALRMAR DT LL_RTC_ALMA_GetDay\n + * RTC_ALRMAR DU LL_RTC_ALMA_GetDay + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x01 and Max_Data=0x31 + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetDay(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_DT | RTC_ALRMAR_DU))) >> RTC_ALRMAR_DU_Pos); +} + +/** + * @brief Set ALARM A Weekday + * @rmtoll RTC_ALRMAR DU LL_RTC_ALMA_SetWeekDay + * @param RTCx RTC Instance + * @param WeekDay This parameter can be one of the following values: + * @arg @ref LL_RTC_WEEKDAY_MONDAY + * @arg @ref LL_RTC_WEEKDAY_TUESDAY + * @arg @ref LL_RTC_WEEKDAY_WEDNESDAY + * @arg @ref LL_RTC_WEEKDAY_THURSDAY + * @arg @ref LL_RTC_WEEKDAY_FRIDAY + * @arg @ref LL_RTC_WEEKDAY_SATURDAY + * @arg @ref LL_RTC_WEEKDAY_SUNDAY + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_SetWeekDay(RTC_TypeDef *RTCx, uint32_t WeekDay) +{ + MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_DU, WeekDay << RTC_ALRMAR_DU_Pos); +} + +/** + * @brief Get ALARM A Weekday + * @rmtoll RTC_ALRMAR DU LL_RTC_ALMA_GetWeekDay + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_WEEKDAY_MONDAY + * @arg @ref LL_RTC_WEEKDAY_TUESDAY + * @arg @ref LL_RTC_WEEKDAY_WEDNESDAY + * @arg @ref LL_RTC_WEEKDAY_THURSDAY + * @arg @ref LL_RTC_WEEKDAY_FRIDAY + * @arg @ref LL_RTC_WEEKDAY_SATURDAY + * @arg @ref LL_RTC_WEEKDAY_SUNDAY + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetWeekDay(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMAR, RTC_ALRMAR_DU) >> RTC_ALRMAR_DU_Pos); +} + +/** + * @brief Set Alarm A time format (AM/24-hour or PM notation) + * @rmtoll RTC_ALRMAR PM LL_RTC_ALMA_SetTimeFormat + * @param RTCx RTC Instance + * @param TimeFormat This parameter can be one of the following values: + * @arg @ref LL_RTC_ALMA_TIME_FORMAT_AM + * @arg @ref LL_RTC_ALMA_TIME_FORMAT_PM + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_SetTimeFormat(RTC_TypeDef *RTCx, uint32_t TimeFormat) +{ + MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_PM, TimeFormat); +} + +/** + * @brief Get Alarm A time format (AM or PM notation) + * @rmtoll RTC_ALRMAR PM LL_RTC_ALMA_GetTimeFormat + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_ALMA_TIME_FORMAT_AM + * @arg @ref LL_RTC_ALMA_TIME_FORMAT_PM + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetTimeFormat(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMAR, RTC_ALRMAR_PM)); +} + +/** + * @brief Set ALARM A Hours in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Hours from binary to BCD format + * @rmtoll RTC_ALRMAR HT LL_RTC_ALMA_SetHour\n + * RTC_ALRMAR HU LL_RTC_ALMA_SetHour + * @param RTCx RTC Instance + * @param Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_SetHour(RTC_TypeDef *RTCx, uint32_t Hours) +{ + MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_HT | RTC_ALRMAR_HU), + (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMAR_HU_Pos))); +} + +/** + * @brief Get ALARM A Hours in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Hours from BCD to Binary format + * @rmtoll RTC_ALRMAR HT LL_RTC_ALMA_GetHour\n + * RTC_ALRMAR HU LL_RTC_ALMA_GetHour + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetHour(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_HT | RTC_ALRMAR_HU))) >> RTC_ALRMAR_HU_Pos); +} + +/** + * @brief Set ALARM A Minutes in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Minutes from binary to BCD format + * @rmtoll RTC_ALRMAR MNT LL_RTC_ALMA_SetMinute\n + * RTC_ALRMAR MNU LL_RTC_ALMA_SetMinute + * @param RTCx RTC Instance + * @param Minutes Value between Min_Data=0x00 and Max_Data=0x59 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_SetMinute(RTC_TypeDef *RTCx, uint32_t Minutes) +{ + MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU), + (((Minutes & 0xF0U) << (RTC_ALRMAR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMAR_MNU_Pos))); +} + +/** + * @brief Get ALARM A Minutes in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Minutes from BCD to Binary format + * @rmtoll RTC_ALRMAR MNT LL_RTC_ALMA_GetMinute\n + * RTC_ALRMAR MNU LL_RTC_ALMA_GetMinute + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x59 + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetMinute(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU))) >> RTC_ALRMAR_MNU_Pos); +} + +/** + * @brief Set ALARM A Seconds in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Seconds from binary to BCD format + * @rmtoll RTC_ALRMAR ST LL_RTC_ALMA_SetSecond\n + * RTC_ALRMAR SU LL_RTC_ALMA_SetSecond + * @param RTCx RTC Instance + * @param Seconds Value between Min_Data=0x00 and Max_Data=0x59 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_SetSecond(RTC_TypeDef *RTCx, uint32_t Seconds) +{ + MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_ST | RTC_ALRMAR_SU), + (((Seconds & 0xF0U) << (RTC_ALRMAR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_ALRMAR_SU_Pos))); +} + +/** + * @brief Get ALARM A Seconds in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Seconds from BCD to Binary format + * @rmtoll RTC_ALRMAR ST LL_RTC_ALMA_GetSecond\n + * RTC_ALRMAR SU LL_RTC_ALMA_GetSecond + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x59 + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetSecond(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_ST | RTC_ALRMAR_SU))) >> RTC_ALRMAR_SU_Pos); +} + +/** + * @brief Set Alarm A Time (hour, minute and second) in BCD format + * @rmtoll RTC_ALRMAR PM LL_RTC_ALMA_ConfigTime\n + * RTC_ALRMAR HT LL_RTC_ALMA_ConfigTime\n + * RTC_ALRMAR HU LL_RTC_ALMA_ConfigTime\n + * RTC_ALRMAR MNT LL_RTC_ALMA_ConfigTime\n + * RTC_ALRMAR MNU LL_RTC_ALMA_ConfigTime\n + * RTC_ALRMAR ST LL_RTC_ALMA_ConfigTime\n + * RTC_ALRMAR SU LL_RTC_ALMA_ConfigTime + * @param RTCx RTC Instance + * @param Format12_24 This parameter can be one of the following values: + * @arg @ref LL_RTC_ALMA_TIME_FORMAT_AM + * @arg @ref LL_RTC_ALMA_TIME_FORMAT_PM + * @param Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + * @param Minutes Value between Min_Data=0x00 and Max_Data=0x59 + * @param Seconds Value between Min_Data=0x00 and Max_Data=0x59 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_ConfigTime(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds) +{ + uint32_t temp; + + temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMAR_HU_Pos)) | \ + (((Minutes & 0xF0U) << (RTC_ALRMAR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMAR_MNU_Pos)) | \ + (((Seconds & 0xF0U) << (RTC_ALRMAR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_ALRMAR_SU_Pos)); + + MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_PM | RTC_ALRMAR_HT | RTC_ALRMAR_HU | RTC_ALRMAR_MNT | RTC_ALRMAR_MNU | RTC_ALRMAR_ST | RTC_ALRMAR_SU, temp); +} + +/** + * @brief Get Alarm B Time (hour, minute and second) in BCD format + * @note helper macros __LL_RTC_GET_HOUR, __LL_RTC_GET_MINUTE and __LL_RTC_GET_SECOND + * are available to get independently each parameter. + * @rmtoll RTC_ALRMAR HT LL_RTC_ALMA_GetTime\n + * RTC_ALRMAR HU LL_RTC_ALMA_GetTime\n + * RTC_ALRMAR MNT LL_RTC_ALMA_GetTime\n + * RTC_ALRMAR MNU LL_RTC_ALMA_GetTime\n + * RTC_ALRMAR ST LL_RTC_ALMA_GetTime\n + * RTC_ALRMAR SU LL_RTC_ALMA_GetTime + * @param RTCx RTC Instance + * @retval Combination of hours, minutes and seconds. + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetTime(RTC_TypeDef *RTCx) +{ + return (uint32_t)((LL_RTC_ALMA_GetHour(RTCx) << RTC_OFFSET_HOUR) | (LL_RTC_ALMA_GetMinute(RTCx) << RTC_OFFSET_MINUTE) | LL_RTC_ALMA_GetSecond(RTCx)); +} + +/** + * @brief Set Alarm A Mask the most-significant bits starting at this bit + * @note This register can be written only when ALRAE is reset in RTC_CR register, + * or in initialization mode. + * @rmtoll RTC_ALRMASSR MASKSS LL_RTC_ALMA_SetSubSecondMask + * @param RTCx RTC Instance + * @param Mask Value between Min_Data=0x00 and Max_Data=0xF + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_SetSubSecondMask(RTC_TypeDef *RTCx, uint32_t Mask) +{ + MODIFY_REG(RTCx->ALRMASSR, RTC_ALRMASSR_MASKSS, Mask << RTC_ALRMASSR_MASKSS_Pos); +} + +/** + * @brief Get Alarm A Mask the most-significant bits starting at this bit + * @rmtoll RTC_ALRMASSR MASKSS LL_RTC_ALMA_GetSubSecondMask + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0xF + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetSubSecondMask(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMASSR, RTC_ALRMASSR_MASKSS) >> RTC_ALRMASSR_MASKSS_Pos); +} + +/** + * @brief Set Alarm A Sub seconds value + * @rmtoll RCT_ALRMASSR SS LL_RTC_ALMA_SetSubSecond + * @param RTCx RTC Instance + * @param Subsecond Value between Min_Data=0x00 and Max_Data=0x7FFF + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_SetSubSecond(RTC_TypeDef *RTCx, uint32_t Subsecond) +{ + MODIFY_REG(RTCx->ALRMASSR, RTC_ALRMASSR_SS, Subsecond); +} + +/** + * @brief Get Alarm A Sub seconds value + * @rmtoll RCT_ALRMASSR SS LL_RTC_ALMA_GetSubSecond + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x7FFF + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetSubSecond(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMASSR, RTC_ALRMASSR_SS)); +} + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_ALARMB ALARMB + * @{ + */ + +/** + * @brief Enable Alarm B + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR ALRBE LL_RTC_ALMB_Enable + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_Enable(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_ALRBE); +} + +/** + * @brief Disable Alarm B + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR ALRBE LL_RTC_ALMB_Disable + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_Disable(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_ALRBE); +} + +/** + * @brief Specify the Alarm B masks. + * @rmtoll RTC_ALRMBR MSK4 LL_RTC_ALMB_SetMask\n + * RTC_ALRMBR MSK3 LL_RTC_ALMB_SetMask\n + * RTC_ALRMBR MSK2 LL_RTC_ALMB_SetMask\n + * RTC_ALRMBR MSK1 LL_RTC_ALMB_SetMask + * @param RTCx RTC Instance + * @param Mask This parameter can be a combination of the following values: + * @arg @ref LL_RTC_ALMB_MASK_NONE + * @arg @ref LL_RTC_ALMB_MASK_DATEWEEKDAY + * @arg @ref LL_RTC_ALMB_MASK_HOURS + * @arg @ref LL_RTC_ALMB_MASK_MINUTES + * @arg @ref LL_RTC_ALMB_MASK_SECONDS + * @arg @ref LL_RTC_ALMB_MASK_ALL + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_SetMask(RTC_TypeDef *RTCx, uint32_t Mask) +{ + MODIFY_REG(RTCx->ALRMBR, RTC_ALRMBR_MSK4 | RTC_ALRMBR_MSK3 | RTC_ALRMBR_MSK2 | RTC_ALRMBR_MSK1, Mask); +} + +/** + * @brief Get the Alarm B masks. + * @rmtoll RTC_ALRMBR MSK4 LL_RTC_ALMB_GetMask\n + * RTC_ALRMBR MSK3 LL_RTC_ALMB_GetMask\n + * RTC_ALRMBR MSK2 LL_RTC_ALMB_GetMask\n + * RTC_ALRMBR MSK1 LL_RTC_ALMB_GetMask + * @param RTCx RTC Instance + * @retval Returned value can be can be a combination of the following values: + * @arg @ref LL_RTC_ALMB_MASK_NONE + * @arg @ref LL_RTC_ALMB_MASK_DATEWEEKDAY + * @arg @ref LL_RTC_ALMB_MASK_HOURS + * @arg @ref LL_RTC_ALMB_MASK_MINUTES + * @arg @ref LL_RTC_ALMB_MASK_SECONDS + * @arg @ref LL_RTC_ALMB_MASK_ALL + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetMask(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMBR, RTC_ALRMBR_MSK4 | RTC_ALRMBR_MSK3 | RTC_ALRMBR_MSK2 | RTC_ALRMBR_MSK1)); +} + +/** + * @brief Enable AlarmB Week day selection (DU[3:0] represents the week day. DT[1:0] is do not care) + * @rmtoll RTC_ALRMBR WDSEL LL_RTC_ALMB_EnableWeekday + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_EnableWeekday(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->ALRMBR, RTC_ALRMBR_WDSEL); +} + +/** + * @brief Disable AlarmB Week day selection (DU[3:0] represents the date ) + * @rmtoll RTC_ALRMBR WDSEL LL_RTC_ALMB_DisableWeekday + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_DisableWeekday(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->ALRMBR, RTC_ALRMBR_WDSEL); +} + +/** + * @brief Set ALARM B Day in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Day from binary to BCD format + * @rmtoll RTC_ALRMBR DT LL_RTC_ALMB_SetDay\n + * RTC_ALRMBR DU LL_RTC_ALMB_SetDay + * @param RTCx RTC Instance + * @param Day Value between Min_Data=0x01 and Max_Data=0x31 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_SetDay(RTC_TypeDef *RTCx, uint32_t Day) +{ + MODIFY_REG(RTCx->ALRMBR, (RTC_ALRMBR_DT | RTC_ALRMBR_DU), + (((Day & 0xF0U) << (RTC_ALRMBR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_ALRMBR_DU_Pos))); +} + +/** + * @brief Get ALARM B Day in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Day from BCD to Binary format + * @rmtoll RTC_ALRMBR DT LL_RTC_ALMB_GetDay\n + * RTC_ALRMBR DU LL_RTC_ALMB_GetDay + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x01 and Max_Data=0x31 + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetDay(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_DT | RTC_ALRMBR_DU))) >> RTC_ALRMBR_DU_Pos); +} + +/** + * @brief Set ALARM B Weekday + * @rmtoll RTC_ALRMBR DU LL_RTC_ALMB_SetWeekDay + * @param RTCx RTC Instance + * @param WeekDay This parameter can be one of the following values: + * @arg @ref LL_RTC_WEEKDAY_MONDAY + * @arg @ref LL_RTC_WEEKDAY_TUESDAY + * @arg @ref LL_RTC_WEEKDAY_WEDNESDAY + * @arg @ref LL_RTC_WEEKDAY_THURSDAY + * @arg @ref LL_RTC_WEEKDAY_FRIDAY + * @arg @ref LL_RTC_WEEKDAY_SATURDAY + * @arg @ref LL_RTC_WEEKDAY_SUNDAY + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_SetWeekDay(RTC_TypeDef *RTCx, uint32_t WeekDay) +{ + MODIFY_REG(RTCx->ALRMBR, RTC_ALRMBR_DU, WeekDay << RTC_ALRMBR_DU_Pos); +} + +/** + * @brief Get ALARM B Weekday + * @rmtoll RTC_ALRMBR DU LL_RTC_ALMB_GetWeekDay + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_WEEKDAY_MONDAY + * @arg @ref LL_RTC_WEEKDAY_TUESDAY + * @arg @ref LL_RTC_WEEKDAY_WEDNESDAY + * @arg @ref LL_RTC_WEEKDAY_THURSDAY + * @arg @ref LL_RTC_WEEKDAY_FRIDAY + * @arg @ref LL_RTC_WEEKDAY_SATURDAY + * @arg @ref LL_RTC_WEEKDAY_SUNDAY + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetWeekDay(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMBR, RTC_ALRMBR_DU) >> RTC_ALRMBR_DU_Pos); +} + +/** + * @brief Set ALARM B time format (AM/24-hour or PM notation) + * @rmtoll RTC_ALRMBR PM LL_RTC_ALMB_SetTimeFormat + * @param RTCx RTC Instance + * @param TimeFormat This parameter can be one of the following values: + * @arg @ref LL_RTC_ALMB_TIME_FORMAT_AM + * @arg @ref LL_RTC_ALMB_TIME_FORMAT_PM + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_SetTimeFormat(RTC_TypeDef *RTCx, uint32_t TimeFormat) +{ + MODIFY_REG(RTCx->ALRMBR, RTC_ALRMBR_PM, TimeFormat); +} + +/** + * @brief Get ALARM B time format (AM or PM notation) + * @rmtoll RTC_ALRMBR PM LL_RTC_ALMB_GetTimeFormat + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_ALMB_TIME_FORMAT_AM + * @arg @ref LL_RTC_ALMB_TIME_FORMAT_PM + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetTimeFormat(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMBR, RTC_ALRMBR_PM)); +} + +/** + * @brief Set ALARM B Hours in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Hours from binary to BCD format + * @rmtoll RTC_ALRMBR HT LL_RTC_ALMB_SetHour\n + * RTC_ALRMBR HU LL_RTC_ALMB_SetHour + * @param RTCx RTC Instance + * @param Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_SetHour(RTC_TypeDef *RTCx, uint32_t Hours) +{ + MODIFY_REG(RTCx->ALRMBR, (RTC_ALRMBR_HT | RTC_ALRMBR_HU), + (((Hours & 0xF0U) << (RTC_ALRMBR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMBR_HU_Pos))); +} + +/** + * @brief Get ALARM B Hours in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Hours from BCD to Binary format + * @rmtoll RTC_ALRMBR HT LL_RTC_ALMB_GetHour\n + * RTC_ALRMBR HU LL_RTC_ALMB_GetHour + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetHour(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_HT | RTC_ALRMBR_HU))) >> RTC_ALRMBR_HU_Pos); +} + +/** + * @brief Set ALARM B Minutes in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Minutes from binary to BCD format + * @rmtoll RTC_ALRMBR MNT LL_RTC_ALMB_SetMinute\n + * RTC_ALRMBR MNU LL_RTC_ALMB_SetMinute + * @param RTCx RTC Instance + * @param Minutes between Min_Data=0x00 and Max_Data=0x59 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_SetMinute(RTC_TypeDef *RTCx, uint32_t Minutes) +{ + MODIFY_REG(RTCx->ALRMBR, (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU), + (((Minutes & 0xF0U) << (RTC_ALRMBR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMBR_MNU_Pos))); +} + +/** + * @brief Get ALARM B Minutes in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Minutes from BCD to Binary format + * @rmtoll RTC_ALRMBR MNT LL_RTC_ALMB_GetMinute\n + * RTC_ALRMBR MNU LL_RTC_ALMB_GetMinute + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x59 + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetMinute(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU))) >> RTC_ALRMBR_MNU_Pos); +} + +/** + * @brief Set ALARM B Seconds in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Seconds from binary to BCD format + * @rmtoll RTC_ALRMBR ST LL_RTC_ALMB_SetSecond\n + * RTC_ALRMBR SU LL_RTC_ALMB_SetSecond + * @param RTCx RTC Instance + * @param Seconds Value between Min_Data=0x00 and Max_Data=0x59 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_SetSecond(RTC_TypeDef *RTCx, uint32_t Seconds) +{ + MODIFY_REG(RTCx->ALRMBR, (RTC_ALRMBR_ST | RTC_ALRMBR_SU), + (((Seconds & 0xF0U) << (RTC_ALRMBR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_ALRMBR_SU_Pos))); +} + +/** + * @brief Get ALARM B Seconds in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Seconds from BCD to Binary format + * @rmtoll RTC_ALRMBR ST LL_RTC_ALMB_GetSecond\n + * RTC_ALRMBR SU LL_RTC_ALMB_GetSecond + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x59 + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetSecond(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_ST | RTC_ALRMBR_SU))) >> RTC_ALRMBR_SU_Pos); +} + +/** + * @brief Set Alarm B Time (hour, minute and second) in BCD format + * @rmtoll RTC_ALRMBR PM LL_RTC_ALMB_ConfigTime\n + * RTC_ALRMBR HT LL_RTC_ALMB_ConfigTime\n + * RTC_ALRMBR HU LL_RTC_ALMB_ConfigTime\n + * RTC_ALRMBR MNT LL_RTC_ALMB_ConfigTime\n + * RTC_ALRMBR MNU LL_RTC_ALMB_ConfigTime\n + * RTC_ALRMBR ST LL_RTC_ALMB_ConfigTime\n + * RTC_ALRMBR SU LL_RTC_ALMB_ConfigTime + * @param RTCx RTC Instance + * @param Format12_24 This parameter can be one of the following values: + * @arg @ref LL_RTC_ALMB_TIME_FORMAT_AM + * @arg @ref LL_RTC_ALMB_TIME_FORMAT_PM + * @param Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + * @param Minutes Value between Min_Data=0x00 and Max_Data=0x59 + * @param Seconds Value between Min_Data=0x00 and Max_Data=0x59 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_ConfigTime(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds) +{ + uint32_t temp; + + temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMBR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMBR_HU_Pos)) | \ + (((Minutes & 0xF0U) << (RTC_ALRMBR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMBR_MNU_Pos)) | \ + (((Seconds & 0xF0U) << (RTC_ALRMBR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_ALRMBR_SU_Pos)); + + MODIFY_REG(RTCx->ALRMBR, RTC_ALRMBR_PM| RTC_ALRMBR_HT | RTC_ALRMBR_HU | RTC_ALRMBR_MNT | RTC_ALRMBR_MNU | RTC_ALRMBR_ST | RTC_ALRMBR_SU, temp); +} + +/** + * @brief Get Alarm B Time (hour, minute and second) in BCD format + * @note helper macros __LL_RTC_GET_HOUR, __LL_RTC_GET_MINUTE and __LL_RTC_GET_SECOND + * are available to get independently each parameter. + * @rmtoll RTC_ALRMBR HT LL_RTC_ALMB_GetTime\n + * RTC_ALRMBR HU LL_RTC_ALMB_GetTime\n + * RTC_ALRMBR MNT LL_RTC_ALMB_GetTime\n + * RTC_ALRMBR MNU LL_RTC_ALMB_GetTime\n + * RTC_ALRMBR ST LL_RTC_ALMB_GetTime\n + * RTC_ALRMBR SU LL_RTC_ALMB_GetTime + * @param RTCx RTC Instance + * @retval Combination of hours, minutes and seconds. + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetTime(RTC_TypeDef *RTCx) +{ + return (uint32_t)((LL_RTC_ALMB_GetHour(RTCx) << RTC_OFFSET_HOUR) | (LL_RTC_ALMB_GetMinute(RTCx) << RTC_OFFSET_MINUTE) | LL_RTC_ALMB_GetSecond(RTCx)); +} + +/** + * @brief Set Alarm B Mask the most-significant bits starting at this bit + * @note This register can be written only when ALRBE is reset in RTC_CR register, + * or in initialization mode. + * @rmtoll RTC_ALRMBSSR MASKSS LL_RTC_ALMB_SetSubSecondMask + * @param RTCx RTC Instance + * @param Mask Value between Min_Data=0x00 and Max_Data=0xF + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_SetSubSecondMask(RTC_TypeDef *RTCx, uint32_t Mask) +{ + MODIFY_REG(RTCx->ALRMBSSR, RTC_ALRMBSSR_MASKSS, Mask << RTC_ALRMBSSR_MASKSS_Pos); +} + +/** + * @brief Get Alarm B Mask the most-significant bits starting at this bit + * @rmtoll RTC_ALRMBSSR MASKSS LL_RTC_ALMB_GetSubSecondMask + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0xF + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetSubSecondMask(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMBSSR, RTC_ALRMBSSR_MASKSS) >> RTC_ALRMBSSR_MASKSS_Pos); +} + +/** + * @brief Set Alarm B Sub seconds value + * @rmtoll RTC_ALRMBSSR SS LL_RTC_ALMB_SetSubSecond + * @param RTCx RTC Instance + * @param Subsecond Value between Min_Data=0x00 and Max_Data=0x7FFF + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_SetSubSecond(RTC_TypeDef *RTCx, uint32_t Subsecond) +{ + MODIFY_REG(RTCx->ALRMBSSR, RTC_ALRMBSSR_SS, Subsecond); +} + +/** + * @brief Get Alarm B Sub seconds value + * @rmtoll RTC_ALRMBSSR SS LL_RTC_ALMB_GetSubSecond + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x7FFF + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetSubSecond(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMBSSR, RTC_ALRMBSSR_SS)); +} + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_Timestamp Timestamp + * @{ + */ + +/** + * @brief Enable internal event timestamp + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR ITSE LL_RTC_TS_EnableInternalEvent + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TS_EnableInternalEvent(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_ITSE); +} + +/** + * @brief Disable internal event timestamp + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR ITSE LL_RTC_TS_DisableInternalEvent + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TS_DisableInternalEvent(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_ITSE); +} + +/** + * @brief Enable Timestamp + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR TSE LL_RTC_TS_Enable + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TS_Enable(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_TSE); +} + +/** + * @brief Disable Timestamp + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR TSE LL_RTC_TS_Disable + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TS_Disable(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_TSE); +} + +/** + * @brief Set Time-stamp event active edge + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note TSE must be reset when TSEDGE is changed to avoid unwanted TSF setting + * @rmtoll RTC_CR TSEDGE LL_RTC_TS_SetActiveEdge + * @param RTCx RTC Instance + * @param Edge This parameter can be one of the following values: + * @arg @ref LL_RTC_TIMESTAMP_EDGE_RISING + * @arg @ref LL_RTC_TIMESTAMP_EDGE_FALLING + * @retval None + */ +__STATIC_INLINE void LL_RTC_TS_SetActiveEdge(RTC_TypeDef *RTCx, uint32_t Edge) +{ + MODIFY_REG(RTCx->CR, RTC_CR_TSEDGE, Edge); +} + +/** + * @brief Get Time-stamp event active edge + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR TSEDGE LL_RTC_TS_GetActiveEdge + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_TIMESTAMP_EDGE_RISING + * @arg @ref LL_RTC_TIMESTAMP_EDGE_FALLING + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetActiveEdge(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_TSEDGE)); +} + +/** + * @brief Get Timestamp AM/PM notation (AM or 24-hour format) + * @rmtoll RTC_TSTR PM LL_RTC_TS_GetTimeFormat + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_TS_TIME_FORMAT_AM + * @arg @ref LL_RTC_TS_TIME_FORMAT_PM + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetTimeFormat(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_PM)); +} + +/** + * @brief Get Timestamp Hours in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Hours from BCD to Binary format + * @rmtoll RTC_TSTR HT LL_RTC_TS_GetHour\n + * RTC_TSTR HU LL_RTC_TS_GetHour + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetHour(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_HT | RTC_TSTR_HU) >> RTC_TSTR_HU_Pos); +} + +/** + * @brief Get Timestamp Minutes in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Minutes from BCD to Binary format + * @rmtoll RTC_TSTR MNT LL_RTC_TS_GetMinute\n + * RTC_TSTR MNU LL_RTC_TS_GetMinute + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x59 + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetMinute(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_MNT | RTC_TSTR_MNU) >> RTC_TSTR_MNU_Pos); +} + +/** + * @brief Get Timestamp Seconds in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Seconds from BCD to Binary format + * @rmtoll RTC_TSTR ST LL_RTC_TS_GetSecond\n + * RTC_TSTR SU LL_RTC_TS_GetSecond + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x59 + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetSecond(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_ST | RTC_TSTR_SU)); +} + +/** + * @brief Get Timestamp time (hour, minute and second) in BCD format + * @note helper macros __LL_RTC_GET_HOUR, __LL_RTC_GET_MINUTE and __LL_RTC_GET_SECOND + * are available to get independently each parameter. + * @rmtoll RTC_TSTR HT LL_RTC_TS_GetTime\n + * RTC_TSTR HU LL_RTC_TS_GetTime\n + * RTC_TSTR MNT LL_RTC_TS_GetTime\n + * RTC_TSTR MNU LL_RTC_TS_GetTime\n + * RTC_TSTR ST LL_RTC_TS_GetTime\n + * RTC_TSTR SU LL_RTC_TS_GetTime + * @param RTCx RTC Instance + * @retval Combination of hours, minutes and seconds. + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetTime(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSTR, + RTC_TSTR_HT | RTC_TSTR_HU | RTC_TSTR_MNT | RTC_TSTR_MNU | RTC_TSTR_ST | RTC_TSTR_SU)); +} + +/** + * @brief Get Timestamp Week day + * @rmtoll RTC_TSDR WDU LL_RTC_TS_GetWeekDay + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_WEEKDAY_MONDAY + * @arg @ref LL_RTC_WEEKDAY_TUESDAY + * @arg @ref LL_RTC_WEEKDAY_WEDNESDAY + * @arg @ref LL_RTC_WEEKDAY_THURSDAY + * @arg @ref LL_RTC_WEEKDAY_FRIDAY + * @arg @ref LL_RTC_WEEKDAY_SATURDAY + * @arg @ref LL_RTC_WEEKDAY_SUNDAY + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetWeekDay(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_WDU) >> RTC_TSDR_WDU_Pos); +} + +/** + * @brief Get Timestamp Month in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Month from BCD to Binary format + * @rmtoll RTC_TSDR MT LL_RTC_TS_GetMonth\n + * RTC_TSDR MU LL_RTC_TS_GetMonth + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_MONTH_JANUARY + * @arg @ref LL_RTC_MONTH_FEBRUARY + * @arg @ref LL_RTC_MONTH_MARCH + * @arg @ref LL_RTC_MONTH_APRIL + * @arg @ref LL_RTC_MONTH_MAY + * @arg @ref LL_RTC_MONTH_JUNE + * @arg @ref LL_RTC_MONTH_JULY + * @arg @ref LL_RTC_MONTH_AUGUST + * @arg @ref LL_RTC_MONTH_SEPTEMBER + * @arg @ref LL_RTC_MONTH_OCTOBER + * @arg @ref LL_RTC_MONTH_NOVEMBER + * @arg @ref LL_RTC_MONTH_DECEMBER + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetMonth(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_MT | RTC_TSDR_MU) >> RTC_TSDR_MU_Pos); +} + +/** + * @brief Get Timestamp Day in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Day from BCD to Binary format + * @rmtoll RTC_TSDR DT LL_RTC_TS_GetDay\n + * RTC_TSDR DU LL_RTC_TS_GetDay + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x01 and Max_Data=0x31 + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetDay(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_DT | RTC_TSDR_DU)); +} + +/** + * @brief Get Timestamp date (WeekDay, Day and Month) in BCD format + * @note helper macros __LL_RTC_GET_WEEKDAY, __LL_RTC_GET_MONTH, + * and __LL_RTC_GET_DAY are available to get independently each parameter. + * @rmtoll RTC_TSDR WDU LL_RTC_TS_GetDate\n + * RTC_TSDR MT LL_RTC_TS_GetDate\n + * RTC_TSDR MU LL_RTC_TS_GetDate\n + * RTC_TSDR DT LL_RTC_TS_GetDate\n + * RTC_TSDR DU LL_RTC_TS_GetDate + * @param RTCx RTC Instance + * @retval Combination of Weekday, Day and Month + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetDate(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_WDU | RTC_TSDR_MT | RTC_TSDR_MU | RTC_TSDR_DT | RTC_TSDR_DU)); +} + +/** + * @brief Get time-stamp sub second value + * @rmtoll RTC_TSSSR SS LL_RTC_TS_GetSubSecond + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetSubSecond(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSSSR, RTC_TSSSR_SS)); +} + +/** + * @brief Activate timestamp on tamper detection event + * @rmtoll RTC_CR TAMPTS LL_RTC_TS_EnableOnTamper + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TS_EnableOnTamper(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_TAMPTS); +} + +/** + * @brief Disable timestamp on tamper detection event + * @rmtoll RTC_CR TAMPTS LL_RTC_TS_DisableOnTamper + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TS_DisableOnTamper(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_TAMPTS); +} + + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_Tamper Tamper + * @{ + */ + +/** + * @brief Enable TAMPx input detection + * @rmtoll TAMP_CR1 TAMP1E LL_RTC_TAMPER_Enable\n + * TAMP_CR1 TAMP2E LL_RTC_TAMPER_Enable\n + * TAMP_CR1 TAMP3E LL_RTC_TAMPER_Enable + * @param TAMPx TAMP Instance + * @param Tamper This parameter can be a combination of the following values: + * @arg @ref LL_RTC_TAMPER_1 + * @arg @ref LL_RTC_TAMPER_2 + * @arg @ref LL_RTC_TAMPER_3 (*) + * + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_Enable(TAMP_TypeDef *TAMPx, uint32_t Tamper) +{ + SET_BIT(TAMPx->CR1, Tamper); +} + +/** + * @brief Clear TAMPx input detection + * @rmtoll TAMP_CR1 TAMP1E LL_RTC_TAMPER_Disable\n + * TAMP_CR1 TAMP2E LL_RTC_TAMPER_Disable\n + * TAMP_CR1 TAMP3E LL_RTC_TAMPER_Disable + * @param TAMPx TAMP Instance + * @param Tamper This parameter can be a combination of the following values: + * @arg @ref LL_RTC_TAMPER_1 + * @arg @ref LL_RTC_TAMPER_2 + * @arg @ref LL_RTC_TAMPER_2 (*) + * + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_Disable(TAMP_TypeDef *TAMPx, uint32_t Tamper) +{ + CLEAR_BIT(TAMPx->CR1, Tamper); +} + +/** + * @brief Enable Tamper mask flag + * @note Associated Tamper IT must not enabled when tamper mask is set. + * @rmtoll TAMP_CR2 TAMP1MF LL_RTC_TAMPER_EnableMask\n + * TAMP_CR2 TAMP2MF LL_RTC_TAMPER_EnableMask\n + * TAMP_CR2 TAMP3MF LL_RTC_TAMPER_EnableMask + * @param TAMPx TAMP Instance + * @param Mask This parameter can be a combination of the following values: + * @arg @ref LL_RTC_TAMPER_MASK_TAMPER1 + * @arg @ref LL_RTC_TAMPER_MASK_TAMPER2 + * @arg @ref LL_RTC_TAMPER_MASK_TAMPER3 (*) + * + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_EnableMask(TAMP_TypeDef *TAMPx, uint32_t Mask) +{ + SET_BIT(TAMPx->CR2, Mask); +} + +/** + * @brief Disable Tamper mask flag + * @rmtoll TAMP_CR2 TAMP1MF LL_RTC_TAMPER_DisableMask\n + * TAMP_CR2 TAMP2MF LL_RTC_TAMPER_DisableMask\n + * TAMP_CR2 TAMP3MF LL_RTC_TAMPER_DisableMask + * @param TAMPx TAMP Instance + * @param Mask This parameter can be a combination of the following values: + * @arg @ref LL_RTC_TAMPER_MASK_TAMPER1 + * @arg @ref LL_RTC_TAMPER_MASK_TAMPER2 + * @arg @ref LL_RTC_TAMPER_MASK_TAMPER3 (*) + * + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_DisableMask(TAMP_TypeDef *TAMPx, uint32_t Mask) +{ + CLEAR_BIT(TAMPx->CR2, Mask); +} + +/** + * @brief Enable backup register erase after Tamper event detection + * @rmtoll TAMP_CR2 TAMP1NOERASE LL_RTC_TAMPER_EnableEraseBKP\n + * TAMP_CR2 TAMP2NOERASE LL_RTC_TAMPER_EnableEraseBKP\n + * TAMP_CR2 TAMP3NOERASE LL_RTC_TAMPER_EnableEraseBKP + * @param TAMPx TAMP Instance + * @param Tamper This parameter can be a combination of the following values: + * @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER1 + * @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER2 + * @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER3 (*) + * + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_EnableEraseBKP(TAMP_TypeDef *TAMPx, uint32_t Tamper) +{ + CLEAR_BIT(TAMPx->CR2, Tamper); +} + +/** + * @brief Disable backup register erase after Tamper event detection + * @rmtoll TAMP_CR2 TAMP1NOERASE LL_RTC_TAMPER_DisableEraseBKP\n + * TAMP_CR2 TAMP2NOERASE LL_RTC_TAMPER_DisableEraseBKP\n + * TAMP_CR2 TAMP3NOERASE LL_RTC_TAMPER_DisableEraseBKP + * @param TAMPx TAMP Instance + * @param Tamper This parameter can be a combination of the following values: + * @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER1 + * @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER2 + * @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER3 (*) + * + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_DisableEraseBKP(TAMP_TypeDef *TAMPx, uint32_t Tamper) +{ + SET_BIT(TAMPx->CR2, Tamper); +} + +/** + * @brief Disable RTC_TAMPx pull-up disable (Disable precharge of RTC_TAMPx pins) + * @rmtoll TAMP_FLTCR TAMPPUDIS LL_RTC_TAMPER_DisablePullUp + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_DisablePullUp(TAMP_TypeDef *TAMPx) +{ + SET_BIT(TAMPx->FLTCR, TAMP_FLTCR_TAMPPUDIS); +} + +/** + * @brief Enable RTC_TAMPx pull-up disable ( Precharge RTC_TAMPx pins before sampling) + * @rmtoll TAMP_FLTCR TAMPPUDIS LL_RTC_TAMPER_EnablePullUp + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_EnablePullUp(TAMP_TypeDef *TAMPx) +{ + CLEAR_BIT(TAMPx->FLTCR, TAMP_FLTCR_TAMPPUDIS); +} + +/** + * @brief Set RTC_TAMPx precharge duration + * @rmtoll TAMP_FLTCR TAMPPRCH LL_RTC_TAMPER_SetPrecharge + * @param TAMPx TAMP Instance + * @param Duration This parameter can be one of the following values: + * @arg @ref LL_RTC_TAMPER_DURATION_1RTCCLK + * @arg @ref LL_RTC_TAMPER_DURATION_2RTCCLK + * @arg @ref LL_RTC_TAMPER_DURATION_4RTCCLK + * @arg @ref LL_RTC_TAMPER_DURATION_8RTCCLK + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_SetPrecharge(TAMP_TypeDef *TAMPx, uint32_t Duration) +{ + MODIFY_REG(TAMPx->FLTCR, TAMP_FLTCR_TAMPPRCH, Duration); +} + +/** + * @brief Get RTC_TAMPx precharge duration + * @rmtoll TAMP_FLTCR TAMPPRCH LL_RTC_TAMPER_GetPrecharge + * @param TAMPx TAMP Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_TAMPER_DURATION_1RTCCLK + * @arg @ref LL_RTC_TAMPER_DURATION_2RTCCLK + * @arg @ref LL_RTC_TAMPER_DURATION_4RTCCLK + * @arg @ref LL_RTC_TAMPER_DURATION_8RTCCLK + */ +__STATIC_INLINE uint32_t LL_RTC_TAMPER_GetPrecharge(TAMP_TypeDef *TAMPx) +{ + return (uint32_t)(READ_BIT(TAMPx->FLTCR, TAMP_FLTCR_TAMPPRCH)); +} + +/** + * @brief Set RTC_TAMPx filter count + * @rmtoll TAMP_FLTCR TAMPFLT LL_RTC_TAMPER_SetFilterCount + * @param TAMPx TAMP Instance + * @param FilterCount This parameter can be one of the following values: + * @arg @ref LL_RTC_TAMPER_FILTER_DISABLE + * @arg @ref LL_RTC_TAMPER_FILTER_2SAMPLE + * @arg @ref LL_RTC_TAMPER_FILTER_4SAMPLE + * @arg @ref LL_RTC_TAMPER_FILTER_8SAMPLE + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_SetFilterCount(TAMP_TypeDef *TAMPx, uint32_t FilterCount) +{ + MODIFY_REG(TAMPx->FLTCR, TAMP_FLTCR_TAMPFLT, FilterCount); +} + +/** + * @brief Get RTC_TAMPx filter count + * @rmtoll TAMP_FLTCR TAMPFLT LL_RTC_TAMPER_GetFilterCount + * @param TAMPx TAMP Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_TAMPER_FILTER_DISABLE + * @arg @ref LL_RTC_TAMPER_FILTER_2SAMPLE + * @arg @ref LL_RTC_TAMPER_FILTER_4SAMPLE + * @arg @ref LL_RTC_TAMPER_FILTER_8SAMPLE + */ +__STATIC_INLINE uint32_t LL_RTC_TAMPER_GetFilterCount(TAMP_TypeDef *TAMPx) +{ + return (uint32_t)(READ_BIT(TAMPx->FLTCR, TAMP_FLTCR_TAMPFLT)); +} + +/** + * @brief Set Tamper sampling frequency + * @rmtoll TAMP_FLTCR TAMPFREQ LL_RTC_TAMPER_SetSamplingFreq + * @param TAMPx TAMP Instance + * @param SamplingFreq This parameter can be one of the following values: + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_32768 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_16384 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_8192 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_4096 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_2048 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_1024 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_512 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_256 + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_SetSamplingFreq(TAMP_TypeDef *TAMPx, uint32_t SamplingFreq) +{ + MODIFY_REG(TAMPx->FLTCR, TAMP_FLTCR_TAMPFREQ, SamplingFreq); +} + +/** + * @brief Get Tamper sampling frequency + * @rmtoll TAMP_FLTCR TAMPFREQ LL_RTC_TAMPER_GetSamplingFreq + * @param TAMPx TAMP Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_32768 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_16384 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_8192 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_4096 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_2048 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_1024 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_512 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_256 + */ +__STATIC_INLINE uint32_t LL_RTC_TAMPER_GetSamplingFreq(TAMP_TypeDef *TAMPx) +{ + return (uint32_t)(READ_BIT(TAMPx->FLTCR, TAMP_FLTCR_TAMPFREQ)); +} + +/** + * @brief Enable Active level for Tamper input + * @rmtoll TAMP_CR2 TAMP1TRG LL_RTC_TAMPER_EnableActiveLevel\n + * TAMP_CR2 TAMP2TRG LL_RTC_TAMPER_EnableActiveLevel\n + * TAMP_CR2 TAMP3TRG LL_RTC_TAMPER_EnableActiveLevel + * @param TAMPx TAMP Instance + * @param Tamper This parameter can be a combination of the following values: + * @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP1 + * @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP2 + * @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP3 (*) + * + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_EnableActiveLevel(TAMP_TypeDef *TAMPx, uint32_t Tamper) +{ + SET_BIT(TAMPx->CR2, Tamper); +} + +/** + * @brief Disable Active level for Tamper input + * @rmtoll TAMP_CR2 TAMP1TRG LL_RTC_TAMPER_DisableActiveLevel\n + * TAMP_CR2 TAMP2TRG LL_RTC_TAMPER_DisableActiveLevel\n + * TAMP_CR2 TAMP3TRG LL_RTC_TAMPER_DisableActiveLevel + * @param TAMPx TAMP Instance + * @param Tamper This parameter can be a combination of the following values: + * @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP1 + * @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP2 + * @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP3 (*) + * + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_DisableActiveLevel(TAMP_TypeDef *TAMPx, uint32_t Tamper) +{ + CLEAR_BIT(TAMPx->CR2, Tamper); +} + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_Internal_Tamper Internal Tamper + * @{ + */ + +/** + * @brief Enable internal tamper detection. + * @rmtoll TAMP_CR1 ITAMP3E LL_RTC_TAMPER_ITAMP_Enable\n + * TAMP_CR1 ITAMP4E LL_RTC_TAMPER_ITAMP_Enable\n + * TAMP_CR1 ITAMP5E LL_RTC_TAMPER_ITAMP_Enable\n + * TAMP_CR1 ITAMP6E LL_RTC_TAMPER_ITAMP_Enable\n + * @param TAMPx TAMP Instance + * @param InternalTamper This parameter can be a combination of the following values: + * @arg @ref LL_RTC_TAMPER_ITAMP3 + * @arg @ref LL_RTC_TAMPER_ITAMP4 + * @arg @ref LL_RTC_TAMPER_ITAMP5 + * @arg @ref LL_RTC_TAMPER_ITAMP6 + * + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_ITAMP_Enable(TAMP_TypeDef *TAMPx, uint32_t InternalTamper) +{ + SET_BIT(TAMPx->CR1, InternalTamper); +} + +/** + * @brief Disable internal tamper detection. + * @rmtoll TAMP_CR1 ITAMP3E LL_RTC_TAMPER_ITAMP_Disable\n + * TAMP_CR1 ITAMP4E LL_RTC_TAMPER_ITAMP_Disable\n + * TAMP_CR1 ITAMP5E LL_RTC_TAMPER_ITAMP_Disable\n + * TAMP_CR1 ITAMP6E LL_RTC_TAMPER_ITAMP_Disable\n + * @param TAMPx TAMP Instance + * @param InternalTamper This parameter can be a combination of the following values: + * @arg @ref LL_RTC_TAMPER_ITAMP3 + * @arg @ref LL_RTC_TAMPER_ITAMP4 + * @arg @ref LL_RTC_TAMPER_ITAMP5 + * @arg @ref LL_RTC_TAMPER_ITAMP6 + * + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_ITAMP_Disable(TAMP_TypeDef *TAMPx, uint32_t InternalTamper) +{ + CLEAR_BIT(TAMPx->CR1, InternalTamper); +} + +/** + * @} + */ + + +/** @defgroup RTC_LL_EF_Wakeup Wakeup + * @{ + */ + +/** + * @brief Enable Wakeup timer + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR WUTE LL_RTC_WAKEUP_Enable + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_WAKEUP_Enable(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_WUTE); +} + +/** + * @brief Disable Wakeup timer + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR WUTE LL_RTC_WAKEUP_Disable + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_WAKEUP_Disable(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_WUTE); +} + +/** + * @brief Check if Wakeup timer is enabled or not + * @rmtoll RTC_CR WUTE LL_RTC_WAKEUP_IsEnabled + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_WAKEUP_IsEnabled(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) ? 1UL : 0UL); +} + +/** + * @brief Select Wakeup clock + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note Bit can be written only when WUTE bit = 0 and WUTWF bit = 1 + * @rmtoll RTC_CR WUCKSEL LL_RTC_WAKEUP_SetClock + * @param RTCx RTC Instance + * @param WakeupClock This parameter can be one of the following values: + * @arg @ref LL_RTC_WAKEUPCLOCK_DIV_16 + * @arg @ref LL_RTC_WAKEUPCLOCK_DIV_8 + * @arg @ref LL_RTC_WAKEUPCLOCK_DIV_4 + * @arg @ref LL_RTC_WAKEUPCLOCK_DIV_2 + * @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE + * @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT + * @retval None + */ +__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock) +{ + MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock); +} + +/** + * @brief Get Wakeup clock + * @rmtoll RTC_CR WUCKSEL LL_RTC_WAKEUP_GetClock + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_WAKEUPCLOCK_DIV_16 + * @arg @ref LL_RTC_WAKEUPCLOCK_DIV_8 + * @arg @ref LL_RTC_WAKEUPCLOCK_DIV_4 + * @arg @ref LL_RTC_WAKEUPCLOCK_DIV_2 + * @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE + * @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT + */ +__STATIC_INLINE uint32_t LL_RTC_WAKEUP_GetClock(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_WUCKSEL)); +} + +/** + * @brief Set Wakeup auto-reload value + * @note Bit can be written only when WUTWF is set to 1 + * @rmtoll RTC_WUTR WUT LL_RTC_WAKEUP_SetAutoReload + * @param RTCx RTC Instance + * @param Value Value between Min_Data=0x00 and Max_Data=0xFFFF + * @retval None + */ +__STATIC_INLINE void LL_RTC_WAKEUP_SetAutoReload(RTC_TypeDef *RTCx, uint32_t Value) +{ + MODIFY_REG(RTCx->WUTR, RTC_WUTR_WUT, Value); +} + +/** + * @brief Get Wakeup auto-reload value + * @rmtoll RTC_WUTR WUT LL_RTC_WAKEUP_GetAutoReload + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint32_t LL_RTC_WAKEUP_GetAutoReload(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->WUTR, RTC_WUTR_WUT)); +} + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_Backup_Registers Backup_Registers + * @{ + */ + +/** + * @brief Writes a data in a specified Backup data register. + * @rmtoll TAMP_BKPxR BKP LL_RTC_BKP_SetRegister + * @param TAMPx RTC Instance + * @param BackupRegister This parameter can be one of the following values: + * @arg @ref LL_RTC_BKP_DR0 + * @arg @ref LL_RTC_BKP_DR1 + * @arg @ref LL_RTC_BKP_DR2 + * @arg @ref LL_RTC_BKP_DR3 + * @arg @ref LL_RTC_BKP_DR4 + * @param Data Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_RTC_BKP_SetRegister(TAMP_TypeDef *TAMPx, uint32_t BackupRegister, uint32_t Data) +{ + __IO uint32_t *tmp; + + tmp = &(TAMPx->BKP0R) + BackupRegister; + + /* Write the specified register */ + *tmp = Data; +} + +/** + * @brief Reads data from the specified RTC Backup data Register. + * @rmtoll TAMP_BKPxR BKP LL_RTC_BKP_GetRegister + * @param TAMPx RTC Instance + * @param BackupRegister This parameter can be one of the following values: + * @arg @ref LL_RTC_BKP_DR0 + * @arg @ref LL_RTC_BKP_DR1 + * @arg @ref LL_RTC_BKP_DR2 + * @arg @ref LL_RTC_BKP_DR3 + * @arg @ref LL_RTC_BKP_DR4 + * @retval Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_RTC_BKP_GetRegister(TAMP_TypeDef *TAMPx, uint32_t BackupRegister) +{ + const __IO uint32_t *tmp; + + tmp = &(TAMPx->BKP0R) + BackupRegister; + + /* Read the specified register */ + return *tmp; +} + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_Calibration Calibration + * @{ + */ + +/** + * @brief Set Calibration output frequency (1 Hz or 512 Hz) + * @note Bits are write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR COE LL_RTC_CAL_SetOutputFreq\n + * RTC_CR COSEL LL_RTC_CAL_SetOutputFreq + * @param RTCx RTC Instance + * @param Frequency This parameter can be one of the following values: + * @arg @ref LL_RTC_CALIB_OUTPUT_NONE + * @arg @ref LL_RTC_CALIB_OUTPUT_1HZ + * @arg @ref LL_RTC_CALIB_OUTPUT_512HZ + * @retval None + */ +__STATIC_INLINE void LL_RTC_CAL_SetOutputFreq(RTC_TypeDef *RTCx, uint32_t Frequency) +{ + MODIFY_REG(RTCx->CR, RTC_CR_COE | RTC_CR_COSEL, Frequency); +} + +/** + * @brief Get Calibration output frequency (1 Hz or 512 Hz) + * @rmtoll RTC_CR COE LL_RTC_CAL_GetOutputFreq\n + * RTC_CR COSEL LL_RTC_CAL_GetOutputFreq + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_CALIB_OUTPUT_NONE + * @arg @ref LL_RTC_CALIB_OUTPUT_1HZ + * @arg @ref LL_RTC_CALIB_OUTPUT_512HZ + */ +__STATIC_INLINE uint32_t LL_RTC_CAL_GetOutputFreq(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_COE | RTC_CR_COSEL)); +} + +/** + * @brief Insert or not One RTCCLK pulse every 2exp11 pulses (frequency increased by 488.5 ppm) + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note Bit can be written only when RECALPF is set to 0 + * @rmtoll RTC_CALR CALP LL_RTC_CAL_SetPulse + * @param RTCx RTC Instance + * @param Pulse This parameter can be one of the following values: + * @arg @ref LL_RTC_CALIB_INSERTPULSE_NONE + * @arg @ref LL_RTC_CALIB_INSERTPULSE_SET + * @retval None + */ +__STATIC_INLINE void LL_RTC_CAL_SetPulse(RTC_TypeDef *RTCx, uint32_t Pulse) +{ + MODIFY_REG(RTCx->CALR, RTC_CALR_CALP, Pulse); +} + +/** + * @brief Check if one RTCCLK has been inserted or not every 2exp11 pulses (frequency increased by 488.5 ppm) + * @rmtoll RTC_CALR CALP LL_RTC_CAL_IsPulseInserted + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_CAL_IsPulseInserted(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CALR, RTC_CALR_CALP) == (RTC_CALR_CALP)) ? 1UL : 0UL); +} + +/** + * @brief Set the calibration cycle period + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note Bit can be written only when RECALPF is set to 0 + * @rmtoll RTC_CALR CALW8 LL_RTC_CAL_SetPeriod\n + * RTC_CALR CALW16 LL_RTC_CAL_SetPeriod + * @param RTCx RTC Instance + * @param Period This parameter can be one of the following values: + * @arg @ref LL_RTC_CALIB_PERIOD_32SEC + * @arg @ref LL_RTC_CALIB_PERIOD_16SEC + * @arg @ref LL_RTC_CALIB_PERIOD_8SEC + * @retval None + */ +__STATIC_INLINE void LL_RTC_CAL_SetPeriod(RTC_TypeDef *RTCx, uint32_t Period) +{ + MODIFY_REG(RTCx->CALR, RTC_CALR_CALW8 | RTC_CALR_CALW16, Period); +} + +/** + * @brief Get the calibration cycle period + * @rmtoll RTC_CALR CALW8 LL_RTC_CAL_GetPeriod\n + * RTC_CALR CALW16 LL_RTC_CAL_GetPeriod + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_CALIB_PERIOD_32SEC + * @arg @ref LL_RTC_CALIB_PERIOD_16SEC + * @arg @ref LL_RTC_CALIB_PERIOD_8SEC + */ +__STATIC_INLINE uint32_t LL_RTC_CAL_GetPeriod(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->CALR, RTC_CALR_CALW8 | RTC_CALR_CALW16)); +} + +/** + * @brief Set Calibration minus + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note Bit can be written only when RECALPF is set to 0 + * @rmtoll RTC_CALR CALM LL_RTC_CAL_SetMinus + * @param RTCx RTC Instance + * @param CalibMinus Value between Min_Data=0x00 and Max_Data=0x1FF + * @retval None + */ +__STATIC_INLINE void LL_RTC_CAL_SetMinus(RTC_TypeDef *RTCx, uint32_t CalibMinus) +{ + MODIFY_REG(RTCx->CALR, RTC_CALR_CALM, CalibMinus); +} + +/** + * @brief Get Calibration minus + * @rmtoll RTC_CALR CALM LL_RTC_CAL_GetMinus + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data= 0x1FF + */ +__STATIC_INLINE uint32_t LL_RTC_CAL_GetMinus(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->CALR, RTC_CALR_CALM)); +} + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Get Internal Time-stamp flag + * @rmtoll RTC_SR ITSF LL_RTC_IsActiveFlag_ITS + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITS(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->SR, RTC_SR_ITSF) == (RTC_SR_ITSF)) ? 1UL : 0UL); +} + +/** + * @brief Get Recalibration pending Flag + * @rmtoll RTC_ICSR RECALPF LL_RTC_IsActiveFlag_RECALP + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RECALP(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ICSR, RTC_ICSR_RECALPF) == (RTC_ICSR_RECALPF)) ? 1UL : 0UL); +} + +/** + * @brief Get Time-stamp overflow flag + * @rmtoll RTC_SR TSOVF LL_RTC_IsActiveFlag_TSOV + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TSOV(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->SR, RTC_SR_TSOVF) == (RTC_SR_TSOVF)) ? 1UL : 0UL); +} + +/** + * @brief Get Time-stamp flag + * @rmtoll RTC_SR TSF LL_RTC_IsActiveFlag_TS + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TS(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->SR, RTC_SR_TSF) == (RTC_SR_TSF)) ? 1UL : 0UL); +} + +/** + * @brief Get Wakeup timer flag + * @rmtoll RTC_SR WUTF LL_RTC_IsActiveFlag_WUT + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUT(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->SR, RTC_SR_WUTF) == (RTC_SR_WUTF)) ? 1UL : 0UL); +} + +/** + * @brief Get Alarm B flag + * @rmtoll RTC_SR ALRBF LL_RTC_IsActiveFlag_ALRB + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRB(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->SR, RTC_SR_ALRBF) == (RTC_SR_ALRBF)) ? 1UL : 0UL); +} + +/** + * @brief Get Alarm A flag + * @rmtoll RTC_SR ALRAF LL_RTC_IsActiveFlag_ALRA + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRA(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->SR, RTC_SR_ALRAF) == (RTC_SR_ALRAF)) ? 1UL : 0UL); +} + +/** + * @brief Clear Internal Time-stamp flag + * @rmtoll RTC_SCR CITSF LL_RTC_ClearFlag_ITS + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_ITS(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->SCR, RTC_SCR_CITSF); +} + +/** + * @brief Clear Time-stamp overflow flag + * @rmtoll RTC_SCR CTSOVF LL_RTC_ClearFlag_TSOV + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_TSOV(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->SCR, RTC_SCR_CTSOVF); +} + +/** + * @brief Clear Time-stamp flag + * @rmtoll RTC_SCR CTSF LL_RTC_ClearFlag_TS + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_TS(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->SCR, RTC_SCR_CTSF); +} + +/** + * @brief Clear Wakeup timer flag + * @rmtoll RTC_SCR CWUTF LL_RTC_ClearFlag_WUT + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_WUT(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->SCR, RTC_SCR_CWUTF); +} + +/** + * @brief Clear Alarm B flag + * @rmtoll RTC_SCR CALRBF LL_RTC_ClearFlag_ALRB + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_ALRB(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->SCR, RTC_SCR_CALRBF); +} + +/** + * @brief Clear Alarm A flag + * @rmtoll RTC_SCR CALRAF LL_RTC_ClearFlag_ALRA + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_ALRA(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->SCR, RTC_SCR_CALRAF); +} + +/** + * @brief Get Initialization flag + * @rmtoll RTC_ICSR INITF LL_RTC_IsActiveFlag_INIT + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INIT(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ICSR, RTC_ICSR_INITF) == (RTC_ICSR_INITF)) ? 1UL : 0UL); +} + +/** + * @brief Get Registers synchronization flag + * @rmtoll RTC_ICSR RSF LL_RTC_IsActiveFlag_RS + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RS(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ICSR, RTC_ICSR_RSF) == (RTC_ICSR_RSF)) ? 1UL : 0UL); +} + +/** + * @brief Clear Registers synchronization flag + * @rmtoll RTC_ICSR RSF LL_RTC_ClearFlag_RS + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_RS(RTC_TypeDef *RTCx) +{ + WRITE_REG(RTCx->ICSR, (~((RTC_ICSR_RSF | RTC_ICSR_INIT) & 0x000000FFU) | (RTCx->ICSR & RTC_ICSR_INIT))); +} + +/** + * @brief Get Initialization status flag + * @rmtoll RTC_ICSR INITS LL_RTC_IsActiveFlag_INITS + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INITS(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ICSR, RTC_ICSR_INITS) == (RTC_ICSR_INITS)) ? 1UL : 0UL); +} + +/** + * @brief Get Shift operation pending flag + * @rmtoll RTC_ICSR SHPF LL_RTC_IsActiveFlag_SHP + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_SHP(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ICSR, RTC_ICSR_SHPF) == (RTC_ICSR_SHPF)) ? 1UL : 0UL); +} + +/** + * @brief Get Wakeup timer write flag + * @rmtoll RTC_ICSR WUTWF LL_RTC_IsActiveFlag_WUTW + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUTW(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ICSR, RTC_ICSR_WUTWF) == (RTC_ICSR_WUTWF)) ? 1UL : 0UL); +} + +/** + * @brief Get Alarm B write flag + * @rmtoll RTC_ICSR ALRBWF LL_RTC_IsActiveFlag_ALRBW + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRBW(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ICSR, RTC_ICSR_ALRBWF) == (RTC_ICSR_ALRBWF)) ? 1UL : 0UL); +} + +/** + * @brief Get Alarm A write flag + * @rmtoll RTC_ICSR ALRAWF LL_RTC_IsActiveFlag_ALRAW + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRAW(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ICSR, RTC_ICSR_ALRAWF) == (RTC_ICSR_ALRAWF)) ? 1UL : 0UL); +} + +/** + * @brief Get Alarm A masked flag. + * @rmtoll RTC_MISR ALRAMF LL_RTC_IsActiveFlag_ALRAM + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRAM(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->MISR, RTC_MISR_ALRAMF) == (RTC_MISR_ALRAMF)) ? 1UL : 0UL); +} + +/** + * @brief Get Alarm B masked flag. + * @rmtoll RTC_MISR ALRBMF LL_RTC_IsActiveFlag_ALRBM + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRBM(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->MISR, RTC_MISR_ALRBMF) == (RTC_MISR_ALRBMF)) ? 1UL : 0UL); +} + +/** + * @brief Get Wakeup timer masked flag. + * @rmtoll RTC_MISR WUTMF LL_RTC_IsActiveFlag_WUTM + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUTM(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->MISR, RTC_MISR_WUTMF) == (RTC_MISR_WUTMF)) ? 1UL : 0UL); +} + +/** + * @brief Get Time-stamp masked flag. + * @rmtoll RTC_MISR TSMF LL_RTC_IsActiveFlag_TSM + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TSM(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->MISR, RTC_MISR_TSMF) == (RTC_MISR_TSMF)) ? 1UL : 0UL); +} + +/** + * @brief Get Time-stamp overflow masked flag. + * @rmtoll RTC_MISR TSOVMF LL_RTC_IsActiveFlag_TSOVM + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TSOVM(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->MISR, RTC_MISR_TSOVMF) == (RTC_MISR_TSOVMF)) ? 1UL : 0UL); +} + +/** + * @brief Get Internal Time-stamp masked flag. + * @rmtoll RTC_MISR ITSMF LL_RTC_IsActiveFlag_ITSM + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITSM(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->MISR, RTC_MISR_ITSMF) == (RTC_MISR_ITSMF)) ? 1UL : 0UL); +} + +/** + * @brief Get tamper 1 detection flag. + * @rmtoll TAMP_SR TAMP1F LL_RTC_IsActiveFlag_TAMP1 + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP1(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->SR, TAMP_SR_TAMP1F) == (TAMP_SR_TAMP1F)) ? 1UL : 0UL); +} + +/** + * @brief Get tamper 2 detection flag. + * @rmtoll TAMP_SR TAMP2F LL_RTC_IsActiveFlag_TAMP2 + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP2(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->SR, TAMP_SR_TAMP2F) == (TAMP_SR_TAMP2F)) ? 1UL : 0UL); +} + +#if defined (TAMP_CR1_TAMP3E) +/** + * @brief Get tamper 3 detection flag. + * @rmtoll TAMP_SR TAMP3F LL_RTC_IsActiveFlag_TAMP3 + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP3(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->SR, TAMP_SR_TAMP3F) == (TAMP_SR_TAMP3F)) ? 1UL : 0UL); +} +#endif /* TAMP_CR1_TAMP3E */ +/** + * @brief Get internal tamper 3 detection flag. + * @rmtoll TAMP_SR ITAMP3F LL_RTC_IsActiveFlag_ITAMP3 + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP3(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->SR, TAMP_SR_ITAMP3F) == (TAMP_SR_ITAMP3F)) ? 1UL : 0UL); +} + +/** + * @brief Get internal tamper 4 detection flag. + * @rmtoll TAMP_SR ITAMP3F LL_RTC_IsActiveFlag_ITAMP4 + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP4(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->SR, TAMP_SR_ITAMP4F) == (TAMP_SR_ITAMP4F)) ? 1UL : 0UL); +} + +/** + * @brief Get internal tamper 5 detection flag. + * @rmtoll TAMP_SR ITAMP5F LL_RTC_IsActiveFlag_ITAMP5 + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP5(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->SR, TAMP_SR_ITAMP5F) == (TAMP_SR_ITAMP5F)) ? 1UL : 0UL); +} + +/** + * @brief Get internal tamper 6 detection flag. + * @rmtoll TAMP_SR ITAMP6F LL_RTC_IsActiveFlag_ITAMP6 + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP6(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->SR, TAMP_SR_ITAMP6F) == (TAMP_SR_ITAMP6F)) ? 1UL : 0UL); +} + + +/** + * @brief Get tamper 1 interrupt masked flag. + * @rmtoll TAMP_MISR TAMP1MF LL_RTC_IsActiveFlag_TAMP1M + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP1M(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->MISR, TAMP_MISR_TAMP1MF) == (TAMP_MISR_TAMP1MF)) ? 1UL : 0UL); +} + +/** + * @brief Get tamper 2 interrupt masked flag. + * @rmtoll TAMP_MISR TAMP2MF LL_RTC_IsActiveFlag_TAMP2M + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP2M(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->MISR, TAMP_MISR_TAMP2MF) == (TAMP_MISR_TAMP2MF)) ? 1UL : 0UL); +} + +#if defined (TAMP_CR1_TAMP3E) +/** + * @brief Get tamper 3 interrupt masked flag. + * @rmtoll TAMP_MISR TAMP3MF LL_RTC_IsActiveFlag_TAMP3M + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP3M(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->MISR, TAMP_MISR_TAMP3MF) == (TAMP_MISR_TAMP3MF)) ? 1UL : 0UL); +} +#endif /* TAMP_CR1_TAMP3E */ + +/** + * @brief Get internal tamper 3 interrupt masked flag. + * @rmtoll TAMP_MISR ITAMP3MF LL_RTC_IsActiveFlag_ITAMP3M + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP3M(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->MISR, TAMP_MISR_ITAMP3MF) == (TAMP_MISR_ITAMP3MF)) ? 1UL : 0UL); +} + +/** + * @brief Get internal tamper 4 interrupt masked flag. + * @rmtoll TAMP_MISR ITAMP4MF LL_RTC_IsActiveFlag_ITAMP4M + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP4M(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->MISR, TAMP_MISR_ITAMP4MF) == (TAMP_MISR_ITAMP4MF)) ? 1UL : 0UL); +} + +/** + * @brief Get internal tamper 5 interrupt masked flag. + * @rmtoll TAMP_MISR ITAMP5MF LL_RTC_IsActiveFlag_ITAMP5M + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP5M(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->MISR, TAMP_MISR_ITAMP5MF) == (TAMP_MISR_ITAMP5MF)) ? 1UL : 0UL); +} + +/** + * @brief Get internal tamper 6 interrupt masked flag. + * @rmtoll TAMP_MISR ITAMP6MF LL_RTC_IsActiveFlag_ITAMP6M + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITAMP6M(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->MISR, TAMP_MISR_ITAMP6MF) == (TAMP_MISR_ITAMP6MF)) ? 1UL : 0UL); +} + + +/** + * @brief Clear tamper 1 detection flag. + * @rmtoll TAMP_SCR CTAMP1F LL_RTC_ClearFlag_TAMP1 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_TAMP1(TAMP_TypeDef *TAMPx) +{ + SET_BIT(TAMPx->SCR, TAMP_SCR_CTAMP1F); +} + +/** + * @brief Clear tamper 2 detection flag. + * @rmtoll TAMP_SCR CTAMP2F LL_RTC_ClearFlag_TAMP2 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_TAMP2(TAMP_TypeDef *TAMPx) +{ + SET_BIT(TAMPx->SCR, TAMP_SCR_CTAMP2F); +} + +#if defined (TAMP_CR1_TAMP3E) +/** + * @brief Clear tamper 3 detection flag. + * @rmtoll TAMP_SCR CTAMP3F LL_RTC_ClearFlag_TAMP3 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_TAMP3(TAMP_TypeDef *TAMPx) +{ + SET_BIT(TAMPx->SCR, TAMP_SCR_CTAMP3F); +} +#endif /* TAMP_CR1_TAMP3E */ + +/** + * @brief Clear internal tamper 3 detection flag. + * @rmtoll TAMP_SCR CITAMP3F LL_RTC_ClearFlag_ITAMP3 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_ITAMP3(TAMP_TypeDef *TAMPx) +{ + SET_BIT(TAMPx->SCR, TAMP_SCR_CITAMP3F); +} + +/** + * @brief Clear internal tamper 4 detection flag. + * @rmtoll TAMP_SCR CITAMP4F LL_RTC_ClearFlag_ITAMP4 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_ITAMP4(TAMP_TypeDef *TAMPx) +{ + SET_BIT(TAMPx->SCR, TAMP_SCR_CITAMP4F); +} + +/** + * @brief Clear internal tamper 5 detection flag. + * @rmtoll TAMP_SCR CITAMP5F LL_RTC_ClearFlag_ITAMP5 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_ITAMP5(TAMP_TypeDef *TAMPx) +{ + SET_BIT(TAMPx->SCR, TAMP_SCR_CITAMP5F); +} + +/** + * @brief Clear internal tamper 6 detection flag. + * @rmtoll TAMP_SCR CITAMP6F LL_RTC_ClearFlag_ITAMP6 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_ITAMP6(TAMP_TypeDef *TAMPx) +{ + SET_BIT(TAMPx->SCR, TAMP_SCR_CITAMP6F); +} + + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable Time-stamp interrupt + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR TSIE LL_RTC_EnableIT_TS + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_TS(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_TSIE); +} + +/** + * @brief Disable Time-stamp interrupt + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR TSIE LL_RTC_DisableIT_TS + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_TS(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_TSIE); +} + +/** + * @brief Enable Wakeup timer interrupt + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR WUTIE LL_RTC_EnableIT_WUT + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_WUT(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_WUTIE); +} + +/** + * @brief Disable Wakeup timer interrupt + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR WUTIE LL_RTC_DisableIT_WUT + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_WUT(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_WUTIE); +} + +/** + * @brief Enable Alarm B interrupt + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR ALRBIE LL_RTC_EnableIT_ALRB + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_ALRB(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_ALRBIE); +} + +/** + * @brief Disable Alarm B interrupt + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR ALRBIE LL_RTC_DisableIT_ALRB + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_ALRB(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_ALRBIE); +} + +/** + * @brief Enable Alarm A interrupt + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR ALRAIE LL_RTC_EnableIT_ALRA + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_ALRA(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_ALRAIE); +} + +/** + * @brief Disable Alarm A interrupt + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll RTC_CR ALRAIE LL_RTC_DisableIT_ALRA + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_ALRA(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_ALRAIE); +} + +/** + * @brief Check if Time-stamp interrupt is enabled or not + * @rmtoll RTC_CR TSIE LL_RTC_IsEnabledIT_TS + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TS(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CR, RTC_CR_TSIE) == (RTC_CR_TSIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if Wakeup timer interrupt is enabled or not + * @rmtoll RTC_CR WUTIE LL_RTC_IsEnabledIT_WUT + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_WUT(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CR, RTC_CR_WUTIE) == (RTC_CR_WUTIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if Alarm B interrupt is enabled or not + * @rmtoll RTC_CR ALRBIE LL_RTC_IsEnabledIT_ALRB + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ALRB(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CR, RTC_CR_ALRBIE) == (RTC_CR_ALRBIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if Alarm A interrupt is enabled or not + * @rmtoll RTC_CR ALRAIE LL_RTC_IsEnabledIT_ALRA + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ALRA(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CR, RTC_CR_ALRAIE) == (RTC_CR_ALRAIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable tamper 1 interrupt. + * @rmtoll TAMP_IER TAMP1IE LL_RTC_EnableIT_TAMP1 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_TAMP1(TAMP_TypeDef *TAMPx) +{ + SET_BIT(TAMPx->IER, TAMP_IER_TAMP1IE); +} + +/** + * @brief Disable tamper 1 interrupt. + * @rmtoll TAMP_IER TAMP1IE LL_RTC_DisableIT_TAMP1 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_TAMP1(TAMP_TypeDef *TAMPx) +{ + CLEAR_BIT(TAMPx->IER, TAMP_IER_TAMP1IE); +} + +/** + * @brief Enable tamper 2 interrupt. + * @rmtoll TAMP_IER TAMP2IE LL_RTC_EnableIT_TAMP2 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_TAMP2(TAMP_TypeDef *TAMPx) +{ + SET_BIT(TAMPx->IER, TAMP_IER_TAMP2IE); +} + +/** + * @brief Disable tamper 2 interrupt. + * @rmtoll TAMP_IER TAMP2IE LL_RTC_DisableIT_TAMP2 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_TAMP2(TAMP_TypeDef *TAMPx) +{ + CLEAR_BIT(TAMPx->IER, TAMP_IER_TAMP2IE); +} + +#if defined (TAMP_CR1_TAMP3E) +/** + * @brief Enable tamper 3 interrupt. + * @rmtoll TAMP_IER TAMP3IE LL_RTC_EnableIT_TAMP3 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_TAMP3(TAMP_TypeDef *TAMPx) +{ + SET_BIT(TAMPx->IER, TAMP_IER_TAMP3IE); +} + +/** + * @brief Disable tamper 3 interrupt. + * @rmtoll TAMP_IER TAMP3IE LL_RTC_DisableIT_TAMP3 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_TAMP3(TAMP_TypeDef *TAMPx) +{ + CLEAR_BIT(TAMPx->IER, TAMP_IER_TAMP3IE); +} +#endif /* TAMP_CR1_TAMP3E */ + +/** + * @brief Enable internal tamper 3 interrupt. + * @rmtoll TAMP_IER ITAMP3IE LL_RTC_EnableIT_ITAMP3 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_ITAMP3(TAMP_TypeDef *TAMPx) +{ + SET_BIT(TAMPx->IER, TAMP_IER_ITAMP3IE); +} + +/** + * @brief Disable internal tamper 3 interrupt. + * @rmtoll TAMP_IER ITAMP3IE LL_RTC_DisableIT_ITAMP3 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_ITAMP3(TAMP_TypeDef *TAMPx) +{ + CLEAR_BIT(TAMPx->IER, TAMP_IER_ITAMP3IE); +} + +/** + * @brief Enable internal tamper 4 interrupt. + * @rmtoll TAMP_IER ITAMP4IE LL_RTC_EnableIT_ITAMP4 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_ITAMP4(TAMP_TypeDef *TAMPx) +{ + SET_BIT(TAMPx->IER, TAMP_IER_ITAMP4IE); +} + +/** + * @brief Disable internal tamper 4 interrupt. + * @rmtoll TAMP_IER ITAMP4IE LL_RTC_DisableIT_ITAMP4 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_ITAMP4(TAMP_TypeDef *TAMPx) +{ + CLEAR_BIT(TAMPx->IER, TAMP_IER_ITAMP4IE); +} + +/** + * @brief Enable internal tamper 5 interrupt. + * @rmtoll TAMP_IER ITAMP5IE LL_RTC_EnableIT_ITAMP5 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_ITAMP5(TAMP_TypeDef *TAMPx) +{ + SET_BIT(TAMPx->IER, TAMP_IER_ITAMP5IE); +} + +/** + * @brief Disable internal tamper 5 interrupt. + * @rmtoll TAMP_IER ITAMP5IE LL_RTC_DisableIT_ITAMP5 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_ITAMP5(TAMP_TypeDef *TAMPx) +{ + CLEAR_BIT(TAMPx->IER, TAMP_IER_ITAMP5IE); +} + +/** + * @brief Enable internal tamper 6 interrupt. + * @rmtoll TAMP_IER ITAMP6IE LL_RTC_EnableIT_ITAMP6 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_ITAMP6(TAMP_TypeDef *TAMPx) +{ + SET_BIT(TAMPx->IER, TAMP_IER_ITAMP6IE); +} + +/** + * @brief Disable internal tamper 6 interrupt. + * @rmtoll TAMP_IER ITAMP6IE LL_RTC_DisableIT_ITAMP6 + * @param TAMPx TAMP Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_ITAMP6(TAMP_TypeDef *TAMPx) +{ + CLEAR_BIT(TAMPx->IER, TAMP_IER_ITAMP6IE); +} + + +/** + * @brief Check if tamper 1 interrupt is enabled or not. + * @rmtoll TAMP_IER TAMP1IE LL_RTC_IsEnabledIT_TAMP1 + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP1(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->IER, TAMP_IER_TAMP1IE) == (TAMP_IER_TAMP1IE)) ? 1UL : 0UL); +} + +/** + * @brief Check if tamper 2 interrupt is enabled or not. + * @rmtoll TAMP_IER TAMP2IE LL_RTC_IsEnabledIT_TAMP2 + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP2(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->IER, TAMP_IER_TAMP2IE) == (TAMP_IER_TAMP2IE)) ? 1UL : 0UL); +} + +#if defined (TAMP_CR1_TAMP3E) +/** + * @brief Check if tamper 3 interrupt is enabled or not. + * @rmtoll TAMP_IER TAMP3IE LL_RTC_IsEnabledIT_TAMP3 + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP3(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->IER, TAMP_IER_TAMP3IE) == (TAMP_IER_TAMP3IE)) ? 1UL : 0UL); +} +#endif /* TAMP_CR1_TAMP3E */ + +/** + * @brief Check if internal tamper 3 interrupt is enabled or not. + * @rmtoll TAMP_IER ITAMP3IE LL_RTC_IsEnabledIT_ITAMP3 + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP3(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->IER, TAMP_IER_ITAMP3IE) == (TAMP_IER_ITAMP3IE)) ? 1UL : 0UL); +} + +/** + * @brief Check if internal tamper 4 interrupt is enabled or not. + * @rmtoll TAMP_IER ITAMP4IE LL_RTC_IsEnabledIT_ITAMP4 + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP4(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->IER, TAMP_IER_ITAMP4IE) == (TAMP_IER_ITAMP4IE)) ? 1UL : 0UL); +} + +/** + * @brief Check if internal tamper 5 interrupt is enabled or not. + * @rmtoll TAMP_IER ITAMP5IE LL_RTC_IsEnabledIT_ITAMP5 + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP5(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->IER, TAMP_IER_ITAMP5IE) == (TAMP_IER_ITAMP5IE)) ? 1UL : 0UL); +} + +/** + * @brief Check if internal tamper 6 interrupt is enabled or not. + * @rmtoll TAMP_IER ITAMP6IE LL_RTC_IsEnabledIT_ITAMP6 + * @param TAMPx TAMP Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ITAMP6(TAMP_TypeDef *TAMPx) +{ + return ((READ_BIT(TAMPx->IER, TAMP_IER_ITAMP6IE) == (TAMP_IER_ITAMP6IE)) ? 1UL : 0UL); +} + + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RTC_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_RTC_DeInit(RTC_TypeDef *RTCx); +ErrorStatus LL_RTC_Init(RTC_TypeDef *RTCx, LL_RTC_InitTypeDef *RTC_InitStruct); +void LL_RTC_StructInit(LL_RTC_InitTypeDef *RTC_InitStruct); +ErrorStatus LL_RTC_TIME_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_TimeTypeDef *RTC_TimeStruct); +void LL_RTC_TIME_StructInit(LL_RTC_TimeTypeDef *RTC_TimeStruct); +ErrorStatus LL_RTC_DATE_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_DateTypeDef *RTC_DateStruct); +void LL_RTC_DATE_StructInit(LL_RTC_DateTypeDef *RTC_DateStruct); +ErrorStatus LL_RTC_ALMA_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_AlarmTypeDef *RTC_AlarmStruct); +ErrorStatus LL_RTC_ALMB_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_AlarmTypeDef *RTC_AlarmStruct); +void LL_RTC_ALMA_StructInit(LL_RTC_AlarmTypeDef *RTC_AlarmStruct); +void LL_RTC_ALMB_StructInit(LL_RTC_AlarmTypeDef *RTC_AlarmStruct); +ErrorStatus LL_RTC_EnterInitMode(RTC_TypeDef *RTCx); +ErrorStatus LL_RTC_ExitInitMode(RTC_TypeDef *RTCx); +ErrorStatus LL_RTC_WaitForSynchro(RTC_TypeDef *RTCx); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(RTC) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_RTC_H */ + + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_spi.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_spi.h new file mode 100644 index 0000000..9643b57 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_spi.h @@ -0,0 +1,2284 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_spi.h + * @author MCD Application Team + * @brief Header file of SPI LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_SPI_H +#define STM32G0xx_LL_SPI_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined (SPI1) || defined (SPI2) || defined (SPI3) + +/** @defgroup SPI_LL SPI + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup SPI_LL_ES_INIT SPI Exported Init structure + * @{ + */ + +/** + * @brief SPI Init structures definition + */ +typedef struct +{ + uint32_t TransferDirection; /*!< Specifies the SPI unidirectional or bidirectional data mode. + This parameter can be a value of @ref SPI_LL_EC_TRANSFER_MODE. + + This feature can be modified afterwards using unitary function @ref LL_SPI_SetTransferDirection().*/ + + uint32_t Mode; /*!< Specifies the SPI mode (Master/Slave). + This parameter can be a value of @ref SPI_LL_EC_MODE. + + This feature can be modified afterwards using unitary function @ref LL_SPI_SetMode().*/ + + uint32_t DataWidth; /*!< Specifies the SPI data width. + This parameter can be a value of @ref SPI_LL_EC_DATAWIDTH. + + This feature can be modified afterwards using unitary function @ref LL_SPI_SetDataWidth().*/ + + uint32_t ClockPolarity; /*!< Specifies the serial clock steady state. + This parameter can be a value of @ref SPI_LL_EC_POLARITY. + + This feature can be modified afterwards using unitary function @ref LL_SPI_SetClockPolarity().*/ + + uint32_t ClockPhase; /*!< Specifies the clock active edge for the bit capture. + This parameter can be a value of @ref SPI_LL_EC_PHASE. + + This feature can be modified afterwards using unitary function @ref LL_SPI_SetClockPhase().*/ + + uint32_t NSS; /*!< Specifies whether the NSS signal is managed by hardware (NSS pin) or by software using the SSI bit. + This parameter can be a value of @ref SPI_LL_EC_NSS_MODE. + + This feature can be modified afterwards using unitary function @ref LL_SPI_SetNSSMode().*/ + + uint32_t BaudRate; /*!< Specifies the BaudRate prescaler value which will be used to configure the transmit and receive SCK clock. + This parameter can be a value of @ref SPI_LL_EC_BAUDRATEPRESCALER. + @note The communication clock is derived from the master clock. The slave clock does not need to be set. + + This feature can be modified afterwards using unitary function @ref LL_SPI_SetBaudRatePrescaler().*/ + + uint32_t BitOrder; /*!< Specifies whether data transfers start from MSB or LSB bit. + This parameter can be a value of @ref SPI_LL_EC_BIT_ORDER. + + This feature can be modified afterwards using unitary function @ref LL_SPI_SetTransferBitOrder().*/ + + uint32_t CRCCalculation; /*!< Specifies if the CRC calculation is enabled or not. + This parameter can be a value of @ref SPI_LL_EC_CRC_CALCULATION. + + This feature can be modified afterwards using unitary functions @ref LL_SPI_EnableCRC() and @ref LL_SPI_DisableCRC().*/ + + uint32_t CRCPoly; /*!< Specifies the polynomial used for the CRC calculation. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF. + + This feature can be modified afterwards using unitary function @ref LL_SPI_SetCRCPolynomial().*/ + +} LL_SPI_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup SPI_LL_Exported_Constants SPI Exported Constants + * @{ + */ + +/** @defgroup SPI_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_SPI_ReadReg function + * @{ + */ +#define LL_SPI_SR_RXNE SPI_SR_RXNE /*!< Rx buffer not empty flag */ +#define LL_SPI_SR_TXE SPI_SR_TXE /*!< Tx buffer empty flag */ +#define LL_SPI_SR_BSY SPI_SR_BSY /*!< Busy flag */ +#define LL_SPI_SR_CRCERR SPI_SR_CRCERR /*!< CRC error flag */ +#define LL_SPI_SR_MODF SPI_SR_MODF /*!< Mode fault flag */ +#define LL_SPI_SR_OVR SPI_SR_OVR /*!< Overrun flag */ +#define LL_SPI_SR_FRE SPI_SR_FRE /*!< TI mode frame format error flag */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_SPI_ReadReg and LL_SPI_WriteReg functions + * @{ + */ +#define LL_SPI_CR2_RXNEIE SPI_CR2_RXNEIE /*!< Rx buffer not empty interrupt enable */ +#define LL_SPI_CR2_TXEIE SPI_CR2_TXEIE /*!< Tx buffer empty interrupt enable */ +#define LL_SPI_CR2_ERRIE SPI_CR2_ERRIE /*!< Error interrupt enable */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_MODE Operation Mode + * @{ + */ +#define LL_SPI_MODE_MASTER (SPI_CR1_MSTR | SPI_CR1_SSI) /*!< Master configuration */ +#define LL_SPI_MODE_SLAVE 0x00000000U /*!< Slave configuration */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_PROTOCOL Serial Protocol + * @{ + */ +#define LL_SPI_PROTOCOL_MOTOROLA 0x00000000U /*!< Motorola mode. Used as default value */ +#define LL_SPI_PROTOCOL_TI (SPI_CR2_FRF) /*!< TI mode */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_PHASE Clock Phase + * @{ + */ +#define LL_SPI_PHASE_1EDGE 0x00000000U /*!< First clock transition is the first data capture edge */ +#define LL_SPI_PHASE_2EDGE (SPI_CR1_CPHA) /*!< Second clock transition is the first data capture edge */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_POLARITY Clock Polarity + * @{ + */ +#define LL_SPI_POLARITY_LOW 0x00000000U /*!< Clock to 0 when idle */ +#define LL_SPI_POLARITY_HIGH (SPI_CR1_CPOL) /*!< Clock to 1 when idle */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_BAUDRATEPRESCALER Baud Rate Prescaler + * @{ + */ +#define LL_SPI_BAUDRATEPRESCALER_DIV2 0x00000000U /*!< BaudRate control equal to fPCLK/2 */ +#define LL_SPI_BAUDRATEPRESCALER_DIV4 (SPI_CR1_BR_0) /*!< BaudRate control equal to fPCLK/4 */ +#define LL_SPI_BAUDRATEPRESCALER_DIV8 (SPI_CR1_BR_1) /*!< BaudRate control equal to fPCLK/8 */ +#define LL_SPI_BAUDRATEPRESCALER_DIV16 (SPI_CR1_BR_1 | SPI_CR1_BR_0) /*!< BaudRate control equal to fPCLK/16 */ +#define LL_SPI_BAUDRATEPRESCALER_DIV32 (SPI_CR1_BR_2) /*!< BaudRate control equal to fPCLK/32 */ +#define LL_SPI_BAUDRATEPRESCALER_DIV64 (SPI_CR1_BR_2 | SPI_CR1_BR_0) /*!< BaudRate control equal to fPCLK/64 */ +#define LL_SPI_BAUDRATEPRESCALER_DIV128 (SPI_CR1_BR_2 | SPI_CR1_BR_1) /*!< BaudRate control equal to fPCLK/128 */ +#define LL_SPI_BAUDRATEPRESCALER_DIV256 (SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0) /*!< BaudRate control equal to fPCLK/256 */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_BIT_ORDER Transmission Bit Order + * @{ + */ +#define LL_SPI_LSB_FIRST (SPI_CR1_LSBFIRST) /*!< Data is transmitted/received with the LSB first */ +#define LL_SPI_MSB_FIRST 0x00000000U /*!< Data is transmitted/received with the MSB first */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_TRANSFER_MODE Transfer Mode + * @{ + */ +#define LL_SPI_FULL_DUPLEX 0x00000000U /*!< Full-Duplex mode. Rx and Tx transfer on 2 lines */ +#define LL_SPI_SIMPLEX_RX (SPI_CR1_RXONLY) /*!< Simplex Rx mode. Rx transfer only on 1 line */ +#define LL_SPI_HALF_DUPLEX_RX (SPI_CR1_BIDIMODE) /*!< Half-Duplex Rx mode. Rx transfer on 1 line */ +#define LL_SPI_HALF_DUPLEX_TX (SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE) /*!< Half-Duplex Tx mode. Tx transfer on 1 line */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_NSS_MODE Slave Select Pin Mode + * @{ + */ +#define LL_SPI_NSS_SOFT (SPI_CR1_SSM) /*!< NSS managed internally. NSS pin not used and free */ +#define LL_SPI_NSS_HARD_INPUT 0x00000000U /*!< NSS pin used in Input. Only used in Master mode */ +#define LL_SPI_NSS_HARD_OUTPUT (((uint32_t)SPI_CR2_SSOE << 16U)) /*!< NSS pin used in Output. Only used in Slave mode as chip select */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_DATAWIDTH Datawidth + * @{ + */ +#define LL_SPI_DATAWIDTH_4BIT (SPI_CR2_DS_0 | SPI_CR2_DS_1) /*!< Data length for SPI transfer: 4 bits */ +#define LL_SPI_DATAWIDTH_5BIT (SPI_CR2_DS_2) /*!< Data length for SPI transfer: 5 bits */ +#define LL_SPI_DATAWIDTH_6BIT (SPI_CR2_DS_2 | SPI_CR2_DS_0) /*!< Data length for SPI transfer: 6 bits */ +#define LL_SPI_DATAWIDTH_7BIT (SPI_CR2_DS_2 | SPI_CR2_DS_1) /*!< Data length for SPI transfer: 7 bits */ +#define LL_SPI_DATAWIDTH_8BIT (SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0) /*!< Data length for SPI transfer: 8 bits */ +#define LL_SPI_DATAWIDTH_9BIT (SPI_CR2_DS_3) /*!< Data length for SPI transfer: 9 bits */ +#define LL_SPI_DATAWIDTH_10BIT (SPI_CR2_DS_3 | SPI_CR2_DS_0) /*!< Data length for SPI transfer: 10 bits */ +#define LL_SPI_DATAWIDTH_11BIT (SPI_CR2_DS_3 | SPI_CR2_DS_1) /*!< Data length for SPI transfer: 11 bits */ +#define LL_SPI_DATAWIDTH_12BIT (SPI_CR2_DS_3 | SPI_CR2_DS_1 | SPI_CR2_DS_0) /*!< Data length for SPI transfer: 12 bits */ +#define LL_SPI_DATAWIDTH_13BIT (SPI_CR2_DS_3 | SPI_CR2_DS_2) /*!< Data length for SPI transfer: 13 bits */ +#define LL_SPI_DATAWIDTH_14BIT (SPI_CR2_DS_3 | SPI_CR2_DS_2 | SPI_CR2_DS_0) /*!< Data length for SPI transfer: 14 bits */ +#define LL_SPI_DATAWIDTH_15BIT (SPI_CR2_DS_3 | SPI_CR2_DS_2 | SPI_CR2_DS_1) /*!< Data length for SPI transfer: 15 bits */ +#define LL_SPI_DATAWIDTH_16BIT (SPI_CR2_DS_3 | SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0) /*!< Data length for SPI transfer: 16 bits */ +/** + * @} + */ +#if defined(USE_FULL_LL_DRIVER) + +/** @defgroup SPI_LL_EC_CRC_CALCULATION CRC Calculation + * @{ + */ +#define LL_SPI_CRCCALCULATION_DISABLE 0x00000000U /*!< CRC calculation disabled */ +#define LL_SPI_CRCCALCULATION_ENABLE (SPI_CR1_CRCEN) /*!< CRC calculation enabled */ +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** @defgroup SPI_LL_EC_CRC_LENGTH CRC Length + * @{ + */ +#define LL_SPI_CRC_8BIT 0x00000000U /*!< 8-bit CRC length */ +#define LL_SPI_CRC_16BIT (SPI_CR1_CRCL) /*!< 16-bit CRC length */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_RX_FIFO_TH RX FIFO Threshold + * @{ + */ +#define LL_SPI_RX_FIFO_TH_HALF 0x00000000U /*!< RXNE event is generated if FIFO level is greater than or equal to 1/2 (16-bit) */ +#define LL_SPI_RX_FIFO_TH_QUARTER (SPI_CR2_FRXTH) /*!< RXNE event is generated if FIFO level is greater than or equal to 1/4 (8-bit) */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_RX_FIFO RX FIFO Level + * @{ + */ +#define LL_SPI_RX_FIFO_EMPTY 0x00000000U /*!< FIFO reception empty */ +#define LL_SPI_RX_FIFO_QUARTER_FULL (SPI_SR_FRLVL_0) /*!< FIFO reception 1/4 */ +#define LL_SPI_RX_FIFO_HALF_FULL (SPI_SR_FRLVL_1) /*!< FIFO reception 1/2 */ +#define LL_SPI_RX_FIFO_FULL (SPI_SR_FRLVL_1 | SPI_SR_FRLVL_0) /*!< FIFO reception full */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_TX_FIFO TX FIFO Level + * @{ + */ +#define LL_SPI_TX_FIFO_EMPTY 0x00000000U /*!< FIFO transmission empty */ +#define LL_SPI_TX_FIFO_QUARTER_FULL (SPI_SR_FTLVL_0) /*!< FIFO transmission 1/4 */ +#define LL_SPI_TX_FIFO_HALF_FULL (SPI_SR_FTLVL_1) /*!< FIFO transmission 1/2 */ +#define LL_SPI_TX_FIFO_FULL (SPI_SR_FTLVL_1 | SPI_SR_FTLVL_0) /*!< FIFO transmission full */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_DMA_PARITY DMA Parity + * @{ + */ +#define LL_SPI_DMA_PARITY_EVEN 0x00000000U /*!< Select DMA parity Even */ +#define LL_SPI_DMA_PARITY_ODD 0x00000001U /*!< Select DMA parity Odd */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup SPI_LL_Exported_Macros SPI Exported Macros + * @{ + */ + +/** @defgroup SPI_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in SPI register + * @param __INSTANCE__ SPI Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_SPI_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in SPI register + * @param __INSTANCE__ SPI Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_SPI_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup SPI_LL_Exported_Functions SPI Exported Functions + * @{ + */ + +/** @defgroup SPI_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Enable SPI peripheral + * @rmtoll CR1 SPE LL_SPI_Enable + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->CR1, SPI_CR1_SPE); +} + +/** + * @brief Disable SPI peripheral + * @note When disabling the SPI, follow the procedure described in the Reference Manual. + * @rmtoll CR1 SPE LL_SPI_Disable + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_Disable(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE); +} + +/** + * @brief Check if SPI peripheral is enabled + * @rmtoll CR1 SPE LL_SPI_IsEnabled + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL); +} + +/** + * @brief Set SPI operation mode to Master or Slave + * @note This bit should not be changed when communication is ongoing. + * @rmtoll CR1 MSTR LL_SPI_SetMode\n + * CR1 SSI LL_SPI_SetMode + * @param SPIx SPI Instance + * @param Mode This parameter can be one of the following values: + * @arg @ref LL_SPI_MODE_MASTER + * @arg @ref LL_SPI_MODE_SLAVE + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetMode(SPI_TypeDef *SPIx, uint32_t Mode) +{ + MODIFY_REG(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI, Mode); +} + +/** + * @brief Get SPI operation mode (Master or Slave) + * @rmtoll CR1 MSTR LL_SPI_GetMode\n + * CR1 SSI LL_SPI_GetMode + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_MODE_MASTER + * @arg @ref LL_SPI_MODE_SLAVE + */ +__STATIC_INLINE uint32_t LL_SPI_GetMode(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI)); +} + +/** + * @brief Set serial protocol used + * @note This bit should be written only when SPI is disabled (SPE = 0) for correct operation. + * @rmtoll CR2 FRF LL_SPI_SetStandard + * @param SPIx SPI Instance + * @param Standard This parameter can be one of the following values: + * @arg @ref LL_SPI_PROTOCOL_MOTOROLA + * @arg @ref LL_SPI_PROTOCOL_TI + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard) +{ + MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard); +} + +/** + * @brief Get serial protocol used + * @rmtoll CR2 FRF LL_SPI_GetStandard + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_PROTOCOL_MOTOROLA + * @arg @ref LL_SPI_PROTOCOL_TI + */ +__STATIC_INLINE uint32_t LL_SPI_GetStandard(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_FRF)); +} + +/** + * @brief Set clock phase + * @note This bit should not be changed when communication is ongoing. + * This bit is not used in SPI TI mode. + * @rmtoll CR1 CPHA LL_SPI_SetClockPhase + * @param SPIx SPI Instance + * @param ClockPhase This parameter can be one of the following values: + * @arg @ref LL_SPI_PHASE_1EDGE + * @arg @ref LL_SPI_PHASE_2EDGE + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetClockPhase(SPI_TypeDef *SPIx, uint32_t ClockPhase) +{ + MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase); +} + +/** + * @brief Get clock phase + * @rmtoll CR1 CPHA LL_SPI_GetClockPhase + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_PHASE_1EDGE + * @arg @ref LL_SPI_PHASE_2EDGE + */ +__STATIC_INLINE uint32_t LL_SPI_GetClockPhase(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_CPHA)); +} + +/** + * @brief Set clock polarity + * @note This bit should not be changed when communication is ongoing. + * This bit is not used in SPI TI mode. + * @rmtoll CR1 CPOL LL_SPI_SetClockPolarity + * @param SPIx SPI Instance + * @param ClockPolarity This parameter can be one of the following values: + * @arg @ref LL_SPI_POLARITY_LOW + * @arg @ref LL_SPI_POLARITY_HIGH + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetClockPolarity(SPI_TypeDef *SPIx, uint32_t ClockPolarity) +{ + MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity); +} + +/** + * @brief Get clock polarity + * @rmtoll CR1 CPOL LL_SPI_GetClockPolarity + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_POLARITY_LOW + * @arg @ref LL_SPI_POLARITY_HIGH + */ +__STATIC_INLINE uint32_t LL_SPI_GetClockPolarity(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_CPOL)); +} + +/** + * @brief Set baud rate prescaler + * @note These bits should not be changed when communication is ongoing. SPI BaudRate = fPCLK/Prescaler. + * @rmtoll CR1 BR LL_SPI_SetBaudRatePrescaler + * @param SPIx SPI Instance + * @param BaudRate This parameter can be one of the following values: + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV2 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV4 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV8 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV16 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV32 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV64 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV128 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV256 + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetBaudRatePrescaler(SPI_TypeDef *SPIx, uint32_t BaudRate) +{ + MODIFY_REG(SPIx->CR1, SPI_CR1_BR, BaudRate); +} + +/** + * @brief Get baud rate prescaler + * @rmtoll CR1 BR LL_SPI_GetBaudRatePrescaler + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV2 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV4 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV8 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV16 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV32 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV64 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV128 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV256 + */ +__STATIC_INLINE uint32_t LL_SPI_GetBaudRatePrescaler(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_BR)); +} + +/** + * @brief Set transfer bit order + * @note This bit should not be changed when communication is ongoing. This bit is not used in SPI TI mode. + * @rmtoll CR1 LSBFIRST LL_SPI_SetTransferBitOrder + * @param SPIx SPI Instance + * @param BitOrder This parameter can be one of the following values: + * @arg @ref LL_SPI_LSB_FIRST + * @arg @ref LL_SPI_MSB_FIRST + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetTransferBitOrder(SPI_TypeDef *SPIx, uint32_t BitOrder) +{ + MODIFY_REG(SPIx->CR1, SPI_CR1_LSBFIRST, BitOrder); +} + +/** + * @brief Get transfer bit order + * @rmtoll CR1 LSBFIRST LL_SPI_GetTransferBitOrder + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_LSB_FIRST + * @arg @ref LL_SPI_MSB_FIRST + */ +__STATIC_INLINE uint32_t LL_SPI_GetTransferBitOrder(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_LSBFIRST)); +} + +/** + * @brief Set transfer direction mode + * @note For Half-Duplex mode, Rx Direction is set by default. + * In master mode, the MOSI pin is used and in slave mode, the MISO pin is used for Half-Duplex. + * @rmtoll CR1 RXONLY LL_SPI_SetTransferDirection\n + * CR1 BIDIMODE LL_SPI_SetTransferDirection\n + * CR1 BIDIOE LL_SPI_SetTransferDirection + * @param SPIx SPI Instance + * @param TransferDirection This parameter can be one of the following values: + * @arg @ref LL_SPI_FULL_DUPLEX + * @arg @ref LL_SPI_SIMPLEX_RX + * @arg @ref LL_SPI_HALF_DUPLEX_RX + * @arg @ref LL_SPI_HALF_DUPLEX_TX + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetTransferDirection(SPI_TypeDef *SPIx, uint32_t TransferDirection) +{ + MODIFY_REG(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE, TransferDirection); +} + +/** + * @brief Get transfer direction mode + * @rmtoll CR1 RXONLY LL_SPI_GetTransferDirection\n + * CR1 BIDIMODE LL_SPI_GetTransferDirection\n + * CR1 BIDIOE LL_SPI_GetTransferDirection + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_FULL_DUPLEX + * @arg @ref LL_SPI_SIMPLEX_RX + * @arg @ref LL_SPI_HALF_DUPLEX_RX + * @arg @ref LL_SPI_HALF_DUPLEX_TX + */ +__STATIC_INLINE uint32_t LL_SPI_GetTransferDirection(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE)); +} + +/** + * @brief Set frame data width + * @rmtoll CR2 DS LL_SPI_SetDataWidth + * @param SPIx SPI Instance + * @param DataWidth This parameter can be one of the following values: + * @arg @ref LL_SPI_DATAWIDTH_4BIT + * @arg @ref LL_SPI_DATAWIDTH_5BIT + * @arg @ref LL_SPI_DATAWIDTH_6BIT + * @arg @ref LL_SPI_DATAWIDTH_7BIT + * @arg @ref LL_SPI_DATAWIDTH_8BIT + * @arg @ref LL_SPI_DATAWIDTH_9BIT + * @arg @ref LL_SPI_DATAWIDTH_10BIT + * @arg @ref LL_SPI_DATAWIDTH_11BIT + * @arg @ref LL_SPI_DATAWIDTH_12BIT + * @arg @ref LL_SPI_DATAWIDTH_13BIT + * @arg @ref LL_SPI_DATAWIDTH_14BIT + * @arg @ref LL_SPI_DATAWIDTH_15BIT + * @arg @ref LL_SPI_DATAWIDTH_16BIT + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetDataWidth(SPI_TypeDef *SPIx, uint32_t DataWidth) +{ + MODIFY_REG(SPIx->CR2, SPI_CR2_DS, DataWidth); +} + +/** + * @brief Get frame data width + * @rmtoll CR2 DS LL_SPI_GetDataWidth + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_DATAWIDTH_4BIT + * @arg @ref LL_SPI_DATAWIDTH_5BIT + * @arg @ref LL_SPI_DATAWIDTH_6BIT + * @arg @ref LL_SPI_DATAWIDTH_7BIT + * @arg @ref LL_SPI_DATAWIDTH_8BIT + * @arg @ref LL_SPI_DATAWIDTH_9BIT + * @arg @ref LL_SPI_DATAWIDTH_10BIT + * @arg @ref LL_SPI_DATAWIDTH_11BIT + * @arg @ref LL_SPI_DATAWIDTH_12BIT + * @arg @ref LL_SPI_DATAWIDTH_13BIT + * @arg @ref LL_SPI_DATAWIDTH_14BIT + * @arg @ref LL_SPI_DATAWIDTH_15BIT + * @arg @ref LL_SPI_DATAWIDTH_16BIT + */ +__STATIC_INLINE uint32_t LL_SPI_GetDataWidth(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_DS)); +} + +/** + * @brief Set threshold of RXFIFO that triggers an RXNE event + * @rmtoll CR2 FRXTH LL_SPI_SetRxFIFOThreshold + * @param SPIx SPI Instance + * @param Threshold This parameter can be one of the following values: + * @arg @ref LL_SPI_RX_FIFO_TH_HALF + * @arg @ref LL_SPI_RX_FIFO_TH_QUARTER + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold) +{ + MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold); +} + +/** + * @brief Get threshold of RXFIFO that triggers an RXNE event + * @rmtoll CR2 FRXTH LL_SPI_GetRxFIFOThreshold + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_RX_FIFO_TH_HALF + * @arg @ref LL_SPI_RX_FIFO_TH_QUARTER + */ +__STATIC_INLINE uint32_t LL_SPI_GetRxFIFOThreshold(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_FRXTH)); +} + +/** + * @} + */ + +/** @defgroup SPI_LL_EF_CRC_Management CRC Management + * @{ + */ + +/** + * @brief Enable CRC + * @note This bit should be written only when SPI is disabled (SPE = 0) for correct operation. + * @rmtoll CR1 CRCEN LL_SPI_EnableCRC + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_EnableCRC(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->CR1, SPI_CR1_CRCEN); +} + +/** + * @brief Disable CRC + * @note This bit should be written only when SPI is disabled (SPE = 0) for correct operation. + * @rmtoll CR1 CRCEN LL_SPI_DisableCRC + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_DisableCRC(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->CR1, SPI_CR1_CRCEN); +} + +/** + * @brief Check if CRC is enabled + * @note This bit should be written only when SPI is disabled (SPE = 0) for correct operation. + * @rmtoll CR1 CRCEN LL_SPI_IsEnabledCRC + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsEnabledCRC(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->CR1, SPI_CR1_CRCEN) == (SPI_CR1_CRCEN)) ? 1UL : 0UL); +} + +/** + * @brief Set CRC Length + * @note This bit should be written only when SPI is disabled (SPE = 0) for correct operation. + * @rmtoll CR1 CRCL LL_SPI_SetCRCWidth + * @param SPIx SPI Instance + * @param CRCLength This parameter can be one of the following values: + * @arg @ref LL_SPI_CRC_8BIT + * @arg @ref LL_SPI_CRC_16BIT + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetCRCWidth(SPI_TypeDef *SPIx, uint32_t CRCLength) +{ + MODIFY_REG(SPIx->CR1, SPI_CR1_CRCL, CRCLength); +} + +/** + * @brief Get CRC Length + * @rmtoll CR1 CRCL LL_SPI_GetCRCWidth + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_CRC_8BIT + * @arg @ref LL_SPI_CRC_16BIT + */ +__STATIC_INLINE uint32_t LL_SPI_GetCRCWidth(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_CRCL)); +} + +/** + * @brief Set CRCNext to transfer CRC on the line + * @note This bit has to be written as soon as the last data is written in the SPIx_DR register. + * @rmtoll CR1 CRCNEXT LL_SPI_SetCRCNext + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetCRCNext(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->CR1, SPI_CR1_CRCNEXT); +} + +/** + * @brief Set polynomial for CRC calculation + * @rmtoll CRCPR CRCPOLY LL_SPI_SetCRCPolynomial + * @param SPIx SPI Instance + * @param CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly) +{ + WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly); +} + +/** + * @brief Get polynomial for CRC calculation + * @rmtoll CRCPR CRCPOLY LL_SPI_GetCRCPolynomial + * @param SPIx SPI Instance + * @retval Returned value is a number between Min_Data = 0x00 and Max_Data = 0xFFFF + */ +__STATIC_INLINE uint32_t LL_SPI_GetCRCPolynomial(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_REG(SPIx->CRCPR)); +} + +/** + * @brief Get Rx CRC + * @rmtoll RXCRCR RXCRC LL_SPI_GetRxCRC + * @param SPIx SPI Instance + * @retval Returned value is a number between Min_Data = 0x00 and Max_Data = 0xFFFF + */ +__STATIC_INLINE uint32_t LL_SPI_GetRxCRC(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_REG(SPIx->RXCRCR)); +} + +/** + * @brief Get Tx CRC + * @rmtoll TXCRCR TXCRC LL_SPI_GetTxCRC + * @param SPIx SPI Instance + * @retval Returned value is a number between Min_Data = 0x00 and Max_Data = 0xFFFF + */ +__STATIC_INLINE uint32_t LL_SPI_GetTxCRC(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_REG(SPIx->TXCRCR)); +} + +/** + * @} + */ + +/** @defgroup SPI_LL_EF_NSS_Management Slave Select Pin Management + * @{ + */ + +/** + * @brief Set NSS mode + * @note LL_SPI_NSS_SOFT Mode is not used in SPI TI mode. + * @rmtoll CR1 SSM LL_SPI_SetNSSMode\n + * @rmtoll CR2 SSOE LL_SPI_SetNSSMode + * @param SPIx SPI Instance + * @param NSS This parameter can be one of the following values: + * @arg @ref LL_SPI_NSS_SOFT + * @arg @ref LL_SPI_NSS_HARD_INPUT + * @arg @ref LL_SPI_NSS_HARD_OUTPUT + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetNSSMode(SPI_TypeDef *SPIx, uint32_t NSS) +{ + MODIFY_REG(SPIx->CR1, SPI_CR1_SSM, NSS); + MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U))); +} + +/** + * @brief Get NSS mode + * @rmtoll CR1 SSM LL_SPI_GetNSSMode\n + * @rmtoll CR2 SSOE LL_SPI_GetNSSMode + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_NSS_SOFT + * @arg @ref LL_SPI_NSS_HARD_INPUT + * @arg @ref LL_SPI_NSS_HARD_OUTPUT + */ +__STATIC_INLINE uint32_t LL_SPI_GetNSSMode(SPI_TypeDef *SPIx) +{ + uint32_t Ssm = (READ_BIT(SPIx->CR1, SPI_CR1_SSM)); + uint32_t Ssoe = (READ_BIT(SPIx->CR2, SPI_CR2_SSOE) << 16U); + return (Ssm | Ssoe); +} + +/** + * @brief Enable NSS pulse management + * @note This bit should not be changed when communication is ongoing. This bit is not used in SPI TI mode. + * @rmtoll CR2 NSSP LL_SPI_EnableNSSPulseMgt + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_EnableNSSPulseMgt(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->CR2, SPI_CR2_NSSP); +} + +/** + * @brief Disable NSS pulse management + * @note This bit should not be changed when communication is ongoing. This bit is not used in SPI TI mode. + * @rmtoll CR2 NSSP LL_SPI_DisableNSSPulseMgt + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP); +} + +/** + * @brief Check if NSS pulse is enabled + * @note This bit should not be changed when communication is ongoing. This bit is not used in SPI TI mode. + * @rmtoll CR2 NSSP LL_SPI_IsEnabledNSSPulse + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsEnabledNSSPulse(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->CR2, SPI_CR2_NSSP) == (SPI_CR2_NSSP)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup SPI_LL_EF_FLAG_Management FLAG Management + * @{ + */ + +/** + * @brief Check if Rx buffer is not empty + * @rmtoll SR RXNE LL_SPI_IsActiveFlag_RXNE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL); +} + +/** + * @brief Check if Tx buffer is empty + * @rmtoll SR TXE LL_SPI_IsActiveFlag_TXE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL); +} + +/** + * @brief Get CRC error flag + * @rmtoll SR CRCERR LL_SPI_IsActiveFlag_CRCERR + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_CRCERR(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->SR, SPI_SR_CRCERR) == (SPI_SR_CRCERR)) ? 1UL : 0UL); +} + +/** + * @brief Get mode fault error flag + * @rmtoll SR MODF LL_SPI_IsActiveFlag_MODF + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_MODF(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->SR, SPI_SR_MODF) == (SPI_SR_MODF)) ? 1UL : 0UL); +} + +/** + * @brief Get overrun error flag + * @rmtoll SR OVR LL_SPI_IsActiveFlag_OVR + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_OVR(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->SR, SPI_SR_OVR) == (SPI_SR_OVR)) ? 1UL : 0UL); +} + +/** + * @brief Get busy flag + * @note The BSY flag is cleared under any one of the following conditions: + * -When the SPI is correctly disabled + * -When a fault is detected in Master mode (MODF bit set to 1) + * -In Master mode, when it finishes a data transmission and no new data is ready to be + * sent + * -In Slave mode, when the BSY flag is set to '0' for at least one SPI clock cycle between + * each data transfer. + * @rmtoll SR BSY LL_SPI_IsActiveFlag_BSY + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL); +} + +/** + * @brief Get frame format error flag + * @rmtoll SR FRE LL_SPI_IsActiveFlag_FRE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_FRE(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->SR, SPI_SR_FRE) == (SPI_SR_FRE)) ? 1UL : 0UL); +} + +/** + * @brief Get FIFO reception Level + * @rmtoll SR FRLVL LL_SPI_GetRxFIFOLevel + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_RX_FIFO_EMPTY + * @arg @ref LL_SPI_RX_FIFO_QUARTER_FULL + * @arg @ref LL_SPI_RX_FIFO_HALF_FULL + * @arg @ref LL_SPI_RX_FIFO_FULL + */ +__STATIC_INLINE uint32_t LL_SPI_GetRxFIFOLevel(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->SR, SPI_SR_FRLVL)); +} + +/** + * @brief Get FIFO Transmission Level + * @rmtoll SR FTLVL LL_SPI_GetTxFIFOLevel + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_TX_FIFO_EMPTY + * @arg @ref LL_SPI_TX_FIFO_QUARTER_FULL + * @arg @ref LL_SPI_TX_FIFO_HALF_FULL + * @arg @ref LL_SPI_TX_FIFO_FULL + */ +__STATIC_INLINE uint32_t LL_SPI_GetTxFIFOLevel(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->SR, SPI_SR_FTLVL)); +} + +/** + * @brief Clear CRC error flag + * @rmtoll SR CRCERR LL_SPI_ClearFlag_CRCERR + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_ClearFlag_CRCERR(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->SR, SPI_SR_CRCERR); +} + +/** + * @brief Clear mode fault error flag + * @note Clearing this flag is done by a read access to the SPIx_SR + * register followed by a write access to the SPIx_CR1 register + * @rmtoll SR MODF LL_SPI_ClearFlag_MODF + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_ClearFlag_MODF(SPI_TypeDef *SPIx) +{ + __IO uint32_t tmpreg_sr; + tmpreg_sr = SPIx->SR; + (void) tmpreg_sr; + CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE); +} + +/** + * @brief Clear overrun error flag + * @note Clearing this flag is done by a read access to the SPIx_DR + * register followed by a read access to the SPIx_SR register + * @rmtoll SR OVR LL_SPI_ClearFlag_OVR + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_ClearFlag_OVR(SPI_TypeDef *SPIx) +{ + __IO uint32_t tmpreg; + tmpreg = SPIx->DR; + (void) tmpreg; + tmpreg = SPIx->SR; + (void) tmpreg; +} + +/** + * @brief Clear frame format error flag + * @note Clearing this flag is done by reading SPIx_SR register + * @rmtoll SR FRE LL_SPI_ClearFlag_FRE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_ClearFlag_FRE(SPI_TypeDef *SPIx) +{ + __IO uint32_t tmpreg; + tmpreg = SPIx->SR; + (void) tmpreg; +} + +/** + * @} + */ + +/** @defgroup SPI_LL_EF_IT_Management Interrupt Management + * @{ + */ + +/** + * @brief Enable error interrupt + * @note This bit controls the generation of an interrupt when an error condition occurs (CRCERR, OVR, MODF in SPI mode, FRE at TI mode). + * @rmtoll CR2 ERRIE LL_SPI_EnableIT_ERR + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_EnableIT_ERR(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->CR2, SPI_CR2_ERRIE); +} + +/** + * @brief Enable Rx buffer not empty interrupt + * @rmtoll CR2 RXNEIE LL_SPI_EnableIT_RXNE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_EnableIT_RXNE(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->CR2, SPI_CR2_RXNEIE); +} + +/** + * @brief Enable Tx buffer empty interrupt + * @rmtoll CR2 TXEIE LL_SPI_EnableIT_TXE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_EnableIT_TXE(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->CR2, SPI_CR2_TXEIE); +} + +/** + * @brief Disable error interrupt + * @note This bit controls the generation of an interrupt when an error condition occurs (CRCERR, OVR, MODF in SPI mode, FRE at TI mode). + * @rmtoll CR2 ERRIE LL_SPI_DisableIT_ERR + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_DisableIT_ERR(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->CR2, SPI_CR2_ERRIE); +} + +/** + * @brief Disable Rx buffer not empty interrupt + * @rmtoll CR2 RXNEIE LL_SPI_DisableIT_RXNE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_DisableIT_RXNE(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->CR2, SPI_CR2_RXNEIE); +} + +/** + * @brief Disable Tx buffer empty interrupt + * @rmtoll CR2 TXEIE LL_SPI_DisableIT_TXE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_DisableIT_TXE(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->CR2, SPI_CR2_TXEIE); +} + +/** + * @brief Check if error interrupt is enabled + * @rmtoll CR2 ERRIE LL_SPI_IsEnabledIT_ERR + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_ERR(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->CR2, SPI_CR2_ERRIE) == (SPI_CR2_ERRIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if Rx buffer not empty interrupt is enabled + * @rmtoll CR2 RXNEIE LL_SPI_IsEnabledIT_RXNE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_RXNE(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->CR2, SPI_CR2_RXNEIE) == (SPI_CR2_RXNEIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if Tx buffer empty interrupt + * @rmtoll CR2 TXEIE LL_SPI_IsEnabledIT_TXE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_TXE(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->CR2, SPI_CR2_TXEIE) == (SPI_CR2_TXEIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup SPI_LL_EF_DMA_Management DMA Management + * @{ + */ + +/** + * @brief Enable DMA Rx + * @rmtoll CR2 RXDMAEN LL_SPI_EnableDMAReq_RX + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_EnableDMAReq_RX(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->CR2, SPI_CR2_RXDMAEN); +} + +/** + * @brief Disable DMA Rx + * @rmtoll CR2 RXDMAEN LL_SPI_DisableDMAReq_RX + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_DisableDMAReq_RX(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->CR2, SPI_CR2_RXDMAEN); +} + +/** + * @brief Check if DMA Rx is enabled + * @rmtoll CR2 RXDMAEN LL_SPI_IsEnabledDMAReq_RX + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsEnabledDMAReq_RX(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->CR2, SPI_CR2_RXDMAEN) == (SPI_CR2_RXDMAEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable DMA Tx + * @rmtoll CR2 TXDMAEN LL_SPI_EnableDMAReq_TX + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN); +} + +/** + * @brief Disable DMA Tx + * @rmtoll CR2 TXDMAEN LL_SPI_DisableDMAReq_TX + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_DisableDMAReq_TX(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->CR2, SPI_CR2_TXDMAEN); +} + +/** + * @brief Check if DMA Tx is enabled + * @rmtoll CR2 TXDMAEN LL_SPI_IsEnabledDMAReq_TX + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsEnabledDMAReq_TX(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->CR2, SPI_CR2_TXDMAEN) == (SPI_CR2_TXDMAEN)) ? 1UL : 0UL); +} + +/** + * @brief Set parity of Last DMA reception + * @rmtoll CR2 LDMARX LL_SPI_SetDMAParity_RX + * @param SPIx SPI Instance + * @param Parity This parameter can be one of the following values: + * @arg @ref LL_SPI_DMA_PARITY_ODD + * @arg @ref LL_SPI_DMA_PARITY_EVEN + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetDMAParity_RX(SPI_TypeDef *SPIx, uint32_t Parity) +{ + MODIFY_REG(SPIx->CR2, SPI_CR2_LDMARX, (Parity << SPI_CR2_LDMARX_Pos)); +} + +/** + * @brief Get parity configuration for Last DMA reception + * @rmtoll CR2 LDMARX LL_SPI_GetDMAParity_RX + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_DMA_PARITY_ODD + * @arg @ref LL_SPI_DMA_PARITY_EVEN + */ +__STATIC_INLINE uint32_t LL_SPI_GetDMAParity_RX(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_LDMARX) >> SPI_CR2_LDMARX_Pos); +} + +/** + * @brief Set parity of Last DMA transmission + * @rmtoll CR2 LDMATX LL_SPI_SetDMAParity_TX + * @param SPIx SPI Instance + * @param Parity This parameter can be one of the following values: + * @arg @ref LL_SPI_DMA_PARITY_ODD + * @arg @ref LL_SPI_DMA_PARITY_EVEN + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetDMAParity_TX(SPI_TypeDef *SPIx, uint32_t Parity) +{ + MODIFY_REG(SPIx->CR2, SPI_CR2_LDMATX, (Parity << SPI_CR2_LDMATX_Pos)); +} + +/** + * @brief Get parity configuration for Last DMA transmission + * @rmtoll CR2 LDMATX LL_SPI_GetDMAParity_TX + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_DMA_PARITY_ODD + * @arg @ref LL_SPI_DMA_PARITY_EVEN + */ +__STATIC_INLINE uint32_t LL_SPI_GetDMAParity_TX(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_LDMATX) >> SPI_CR2_LDMATX_Pos); +} + +/** + * @brief Get the data register address used for DMA transfer + * @rmtoll DR DR LL_SPI_DMA_GetRegAddr + * @param SPIx SPI Instance + * @retval Address of data register + */ +__STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(SPI_TypeDef *SPIx) +{ + return (uint32_t) &(SPIx->DR); +} + +/** + * @} + */ + +/** @defgroup SPI_LL_EF_DATA_Management DATA Management + * @{ + */ + +/** + * @brief Read 8-Bits in the data register + * @rmtoll DR DR LL_SPI_ReceiveData8 + * @param SPIx SPI Instance + * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx) +{ + return (*((__IO uint8_t *)&SPIx->DR)); +} + +/** + * @brief Read 16-Bits in the data register + * @rmtoll DR DR LL_SPI_ReceiveData16 + * @param SPIx SPI Instance + * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint16_t LL_SPI_ReceiveData16(SPI_TypeDef *SPIx) +{ + return (uint16_t)(READ_REG(SPIx->DR)); +} + +/** + * @brief Write 8-Bits in the data register + * @rmtoll DR DR LL_SPI_TransmitData8 + * @param SPIx SPI Instance + * @param TxData Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData) +{ +#if defined (__GNUC__) + __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR); + *spidr = TxData; +#else + *((__IO uint8_t *)&SPIx->DR) = TxData; +#endif /* __GNUC__ */ +} + +/** + * @brief Write 16-Bits in the data register + * @rmtoll DR DR LL_SPI_TransmitData16 + * @param SPIx SPI Instance + * @param TxData Value between Min_Data=0x00 and Max_Data=0xFFFF + * @retval None + */ +__STATIC_INLINE void LL_SPI_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData) +{ +#if defined (__GNUC__) + __IO uint16_t *spidr = ((__IO uint16_t *)&SPIx->DR); + *spidr = TxData; +#else + SPIx->DR = TxData; +#endif /* __GNUC__ */ +} + +/** + * @} + */ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup SPI_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_SPI_DeInit(SPI_TypeDef *SPIx); +ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct); +void LL_SPI_StructInit(LL_SPI_InitTypeDef *SPI_InitStruct); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ +/** + * @} + */ + +/** + * @} + */ + +#if defined(SPI_I2S_SUPPORT) +/** @defgroup I2S_LL I2S + * @{ + */ + +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup I2S_LL_ES_INIT I2S Exported Init structure + * @{ + */ + +/** + * @brief I2S Init structure definition + */ + +typedef struct +{ + uint32_t Mode; /*!< Specifies the I2S operating mode. + This parameter can be a value of @ref I2S_LL_EC_MODE + + This feature can be modified afterwards using unitary function @ref LL_I2S_SetTransferMode().*/ + + uint32_t Standard; /*!< Specifies the standard used for the I2S communication. + This parameter can be a value of @ref I2S_LL_EC_STANDARD + + This feature can be modified afterwards using unitary function @ref LL_I2S_SetStandard().*/ + + + uint32_t DataFormat; /*!< Specifies the data format for the I2S communication. + This parameter can be a value of @ref I2S_LL_EC_DATA_FORMAT + + This feature can be modified afterwards using unitary function @ref LL_I2S_SetDataFormat().*/ + + + uint32_t MCLKOutput; /*!< Specifies whether the I2S MCLK output is enabled or not. + This parameter can be a value of @ref I2S_LL_EC_MCLK_OUTPUT + + This feature can be modified afterwards using unitary functions @ref LL_I2S_EnableMasterClock() or @ref LL_I2S_DisableMasterClock.*/ + + + uint32_t AudioFreq; /*!< Specifies the frequency selected for the I2S communication. + This parameter can be a value of @ref I2S_LL_EC_AUDIO_FREQ + + Audio Frequency can be modified afterwards using Reference manual formulas to calculate Prescaler Linear, Parity + and unitary functions @ref LL_I2S_SetPrescalerLinear() and @ref LL_I2S_SetPrescalerParity() to set it.*/ + + + uint32_t ClockPolarity; /*!< Specifies the idle state of the I2S clock. + This parameter can be a value of @ref I2S_LL_EC_POLARITY + + This feature can be modified afterwards using unitary function @ref LL_I2S_SetClockPolarity().*/ + +} LL_I2S_InitTypeDef; + +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup I2S_LL_Exported_Constants I2S Exported Constants + * @{ + */ + +/** @defgroup I2S_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_I2S_ReadReg function + * @{ + */ +#define LL_I2S_SR_RXNE LL_SPI_SR_RXNE /*!< Rx buffer not empty flag */ +#define LL_I2S_SR_TXE LL_SPI_SR_TXE /*!< Tx buffer empty flag */ +#define LL_I2S_SR_BSY LL_SPI_SR_BSY /*!< Busy flag */ +#define LL_I2S_SR_UDR SPI_SR_UDR /*!< Underrun flag */ +#define LL_I2S_SR_OVR LL_SPI_SR_OVR /*!< Overrun flag */ +#define LL_I2S_SR_FRE LL_SPI_SR_FRE /*!< TI mode frame format error flag */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_SPI_ReadReg and LL_SPI_WriteReg functions + * @{ + */ +#define LL_I2S_CR2_RXNEIE LL_SPI_CR2_RXNEIE /*!< Rx buffer not empty interrupt enable */ +#define LL_I2S_CR2_TXEIE LL_SPI_CR2_TXEIE /*!< Tx buffer empty interrupt enable */ +#define LL_I2S_CR2_ERRIE LL_SPI_CR2_ERRIE /*!< Error interrupt enable */ +/** + * @} + */ + +/** @defgroup I2S_LL_EC_DATA_FORMAT Data format + * @{ + */ +#define LL_I2S_DATAFORMAT_16B 0x00000000U /*!< Data length 16 bits, Channel length 16bit */ +#define LL_I2S_DATAFORMAT_16B_EXTENDED (SPI_I2SCFGR_CHLEN) /*!< Data length 16 bits, Channel length 32bit */ +#define LL_I2S_DATAFORMAT_24B (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_0) /*!< Data length 24 bits, Channel length 32bit */ +#define LL_I2S_DATAFORMAT_32B (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_1) /*!< Data length 16 bits, Channel length 32bit */ +/** + * @} + */ + +/** @defgroup I2S_LL_EC_POLARITY Clock Polarity + * @{ + */ +#define LL_I2S_POLARITY_LOW 0x00000000U /*!< Clock steady state is low level */ +#define LL_I2S_POLARITY_HIGH (SPI_I2SCFGR_CKPOL) /*!< Clock steady state is high level */ +/** + * @} + */ + +/** @defgroup I2S_LL_EC_STANDARD I2s Standard + * @{ + */ +#define LL_I2S_STANDARD_PHILIPS 0x00000000U /*!< I2S standard philips */ +#define LL_I2S_STANDARD_MSB (SPI_I2SCFGR_I2SSTD_0) /*!< MSB justified standard (left justified) */ +#define LL_I2S_STANDARD_LSB (SPI_I2SCFGR_I2SSTD_1) /*!< LSB justified standard (right justified) */ +#define LL_I2S_STANDARD_PCM_SHORT (SPI_I2SCFGR_I2SSTD_0 | SPI_I2SCFGR_I2SSTD_1) /*!< PCM standard, short frame synchronization */ +#define LL_I2S_STANDARD_PCM_LONG (SPI_I2SCFGR_I2SSTD_0 | SPI_I2SCFGR_I2SSTD_1 | SPI_I2SCFGR_PCMSYNC) /*!< PCM standard, long frame synchronization */ +/** + * @} + */ + +/** @defgroup I2S_LL_EC_MODE Operation Mode + * @{ + */ +#define LL_I2S_MODE_SLAVE_TX 0x00000000U /*!< Slave Tx configuration */ +#define LL_I2S_MODE_SLAVE_RX (SPI_I2SCFGR_I2SCFG_0) /*!< Slave Rx configuration */ +#define LL_I2S_MODE_MASTER_TX (SPI_I2SCFGR_I2SCFG_1) /*!< Master Tx configuration */ +#define LL_I2S_MODE_MASTER_RX (SPI_I2SCFGR_I2SCFG_0 | SPI_I2SCFGR_I2SCFG_1) /*!< Master Rx configuration */ +/** + * @} + */ + +/** @defgroup I2S_LL_EC_PRESCALER_FACTOR Prescaler Factor + * @{ + */ +#define LL_I2S_PRESCALER_PARITY_EVEN 0x00000000U /*!< Odd factor: Real divider value is = I2SDIV * 2 */ +#define LL_I2S_PRESCALER_PARITY_ODD (SPI_I2SPR_ODD >> 8U) /*!< Odd factor: Real divider value is = (I2SDIV * 2)+1 */ +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) + +/** @defgroup I2S_LL_EC_MCLK_OUTPUT MCLK Output + * @{ + */ +#define LL_I2S_MCLK_OUTPUT_DISABLE 0x00000000U /*!< Master clock output is disabled */ +#define LL_I2S_MCLK_OUTPUT_ENABLE (SPI_I2SPR_MCKOE) /*!< Master clock output is enabled */ +/** + * @} + */ + +/** @defgroup I2S_LL_EC_AUDIO_FREQ Audio Frequency + * @{ + */ + +#define LL_I2S_AUDIOFREQ_192K 192000U /*!< Audio Frequency configuration 192000 Hz */ +#define LL_I2S_AUDIOFREQ_96K 96000U /*!< Audio Frequency configuration 96000 Hz */ +#define LL_I2S_AUDIOFREQ_48K 48000U /*!< Audio Frequency configuration 48000 Hz */ +#define LL_I2S_AUDIOFREQ_44K 44100U /*!< Audio Frequency configuration 44100 Hz */ +#define LL_I2S_AUDIOFREQ_32K 32000U /*!< Audio Frequency configuration 32000 Hz */ +#define LL_I2S_AUDIOFREQ_22K 22050U /*!< Audio Frequency configuration 22050 Hz */ +#define LL_I2S_AUDIOFREQ_16K 16000U /*!< Audio Frequency configuration 16000 Hz */ +#define LL_I2S_AUDIOFREQ_11K 11025U /*!< Audio Frequency configuration 11025 Hz */ +#define LL_I2S_AUDIOFREQ_8K 8000U /*!< Audio Frequency configuration 8000 Hz */ +#define LL_I2S_AUDIOFREQ_DEFAULT 2U /*!< Audio Freq not specified. Register I2SDIV = 2 */ +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup I2S_LL_Exported_Macros I2S Exported Macros + * @{ + */ + +/** @defgroup I2S_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in I2S register + * @param __INSTANCE__ I2S Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_I2S_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in I2S register + * @param __INSTANCE__ I2S Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_I2S_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup I2S_LL_Exported_Functions I2S Exported Functions + * @{ + */ + +/** @defgroup I2S_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Select I2S mode and Enable I2S peripheral + * @rmtoll I2SCFGR I2SMOD LL_I2S_Enable\n + * I2SCFGR I2SE LL_I2S_Enable + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_Enable(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD | SPI_I2SCFGR_I2SE); +} + +/** + * @brief Disable I2S peripheral + * @rmtoll I2SCFGR I2SE LL_I2S_Disable + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_Disable(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD | SPI_I2SCFGR_I2SE); +} + +/** + * @brief Check if I2S peripheral is enabled + * @rmtoll I2SCFGR I2SE LL_I2S_IsEnabled + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsEnabled(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SE) == (SPI_I2SCFGR_I2SE)) ? 1UL : 0UL); +} + +/** + * @brief Set I2S data frame length + * @rmtoll I2SCFGR DATLEN LL_I2S_SetDataFormat\n + * I2SCFGR CHLEN LL_I2S_SetDataFormat + * @param SPIx SPI Instance + * @param DataFormat This parameter can be one of the following values: + * @arg @ref LL_I2S_DATAFORMAT_16B + * @arg @ref LL_I2S_DATAFORMAT_16B_EXTENDED + * @arg @ref LL_I2S_DATAFORMAT_24B + * @arg @ref LL_I2S_DATAFORMAT_32B + * @retval None + */ +__STATIC_INLINE void LL_I2S_SetDataFormat(SPI_TypeDef *SPIx, uint32_t DataFormat) +{ + MODIFY_REG(SPIx->I2SCFGR, SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN, DataFormat); +} + +/** + * @brief Get I2S data frame length + * @rmtoll I2SCFGR DATLEN LL_I2S_GetDataFormat\n + * I2SCFGR CHLEN LL_I2S_GetDataFormat + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2S_DATAFORMAT_16B + * @arg @ref LL_I2S_DATAFORMAT_16B_EXTENDED + * @arg @ref LL_I2S_DATAFORMAT_24B + * @arg @ref LL_I2S_DATAFORMAT_32B + */ +__STATIC_INLINE uint32_t LL_I2S_GetDataFormat(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN)); +} + +/** + * @brief Set I2S clock polarity + * @rmtoll I2SCFGR CKPOL LL_I2S_SetClockPolarity + * @param SPIx SPI Instance + * @param ClockPolarity This parameter can be one of the following values: + * @arg @ref LL_I2S_POLARITY_LOW + * @arg @ref LL_I2S_POLARITY_HIGH + * @retval None + */ +__STATIC_INLINE void LL_I2S_SetClockPolarity(SPI_TypeDef *SPIx, uint32_t ClockPolarity) +{ + SET_BIT(SPIx->I2SCFGR, ClockPolarity); +} + +/** + * @brief Get I2S clock polarity + * @rmtoll I2SCFGR CKPOL LL_I2S_GetClockPolarity + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2S_POLARITY_LOW + * @arg @ref LL_I2S_POLARITY_HIGH + */ +__STATIC_INLINE uint32_t LL_I2S_GetClockPolarity(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_CKPOL)); +} + +/** + * @brief Set I2S standard protocol + * @rmtoll I2SCFGR I2SSTD LL_I2S_SetStandard\n + * I2SCFGR PCMSYNC LL_I2S_SetStandard + * @param SPIx SPI Instance + * @param Standard This parameter can be one of the following values: + * @arg @ref LL_I2S_STANDARD_PHILIPS + * @arg @ref LL_I2S_STANDARD_MSB + * @arg @ref LL_I2S_STANDARD_LSB + * @arg @ref LL_I2S_STANDARD_PCM_SHORT + * @arg @ref LL_I2S_STANDARD_PCM_LONG + * @retval None + */ +__STATIC_INLINE void LL_I2S_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard) +{ + MODIFY_REG(SPIx->I2SCFGR, SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC, Standard); +} + +/** + * @brief Get I2S standard protocol + * @rmtoll I2SCFGR I2SSTD LL_I2S_GetStandard\n + * I2SCFGR PCMSYNC LL_I2S_GetStandard + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2S_STANDARD_PHILIPS + * @arg @ref LL_I2S_STANDARD_MSB + * @arg @ref LL_I2S_STANDARD_LSB + * @arg @ref LL_I2S_STANDARD_PCM_SHORT + * @arg @ref LL_I2S_STANDARD_PCM_LONG + */ +__STATIC_INLINE uint32_t LL_I2S_GetStandard(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC)); +} + +/** + * @brief Set I2S transfer mode + * @rmtoll I2SCFGR I2SCFG LL_I2S_SetTransferMode + * @param SPIx SPI Instance + * @param Mode This parameter can be one of the following values: + * @arg @ref LL_I2S_MODE_SLAVE_TX + * @arg @ref LL_I2S_MODE_SLAVE_RX + * @arg @ref LL_I2S_MODE_MASTER_TX + * @arg @ref LL_I2S_MODE_MASTER_RX + * @retval None + */ +__STATIC_INLINE void LL_I2S_SetTransferMode(SPI_TypeDef *SPIx, uint32_t Mode) +{ + MODIFY_REG(SPIx->I2SCFGR, SPI_I2SCFGR_I2SCFG, Mode); +} + +/** + * @brief Get I2S transfer mode + * @rmtoll I2SCFGR I2SCFG LL_I2S_GetTransferMode + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2S_MODE_SLAVE_TX + * @arg @ref LL_I2S_MODE_SLAVE_RX + * @arg @ref LL_I2S_MODE_MASTER_TX + * @arg @ref LL_I2S_MODE_MASTER_RX + */ +__STATIC_INLINE uint32_t LL_I2S_GetTransferMode(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SCFG)); +} + +/** + * @brief Set I2S linear prescaler + * @rmtoll I2SPR I2SDIV LL_I2S_SetPrescalerLinear + * @param SPIx SPI Instance + * @param PrescalerLinear Value between Min_Data=0x02 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_I2S_SetPrescalerLinear(SPI_TypeDef *SPIx, uint8_t PrescalerLinear) +{ + MODIFY_REG(SPIx->I2SPR, SPI_I2SPR_I2SDIV, PrescalerLinear); +} + +/** + * @brief Get I2S linear prescaler + * @rmtoll I2SPR I2SDIV LL_I2S_GetPrescalerLinear + * @param SPIx SPI Instance + * @retval PrescalerLinear Value between Min_Data=0x02 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_I2S_GetPrescalerLinear(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->I2SPR, SPI_I2SPR_I2SDIV)); +} + +/** + * @brief Set I2S parity prescaler + * @rmtoll I2SPR ODD LL_I2S_SetPrescalerParity + * @param SPIx SPI Instance + * @param PrescalerParity This parameter can be one of the following values: + * @arg @ref LL_I2S_PRESCALER_PARITY_EVEN + * @arg @ref LL_I2S_PRESCALER_PARITY_ODD + * @retval None + */ +__STATIC_INLINE void LL_I2S_SetPrescalerParity(SPI_TypeDef *SPIx, uint32_t PrescalerParity) +{ + MODIFY_REG(SPIx->I2SPR, SPI_I2SPR_ODD, PrescalerParity << 8U); +} + +/** + * @brief Get I2S parity prescaler + * @rmtoll I2SPR ODD LL_I2S_GetPrescalerParity + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2S_PRESCALER_PARITY_EVEN + * @arg @ref LL_I2S_PRESCALER_PARITY_ODD + */ +__STATIC_INLINE uint32_t LL_I2S_GetPrescalerParity(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->I2SPR, SPI_I2SPR_ODD) >> 8U); +} + +/** + * @brief Enable the master clock output (Pin MCK) + * @rmtoll I2SPR MCKOE LL_I2S_EnableMasterClock + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_EnableMasterClock(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); +} + +/** + * @brief Disable the master clock output (Pin MCK) + * @rmtoll I2SPR MCKOE LL_I2S_DisableMasterClock + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_DisableMasterClock(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); +} + +/** + * @brief Check if the master clock output (Pin MCK) is enabled + * @rmtoll I2SPR MCKOE LL_I2S_IsEnabledMasterClock + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsEnabledMasterClock(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE) == (SPI_I2SPR_MCKOE)) ? 1UL : 0UL); +} + +#if defined(SPI_I2SCFGR_ASTRTEN) +/** + * @brief Enable asynchronous start + * @rmtoll I2SCFGR ASTRTEN LL_I2S_EnableAsyncStart + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_EnableAsyncStart(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_ASTRTEN); +} + +/** + * @brief Disable asynchronous start + * @rmtoll I2SCFGR ASTRTEN LL_I2S_DisableAsyncStart + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_DisableAsyncStart(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_ASTRTEN); +} + +/** + * @brief Check if asynchronous start is enabled + * @rmtoll I2SCFGR ASTRTEN LL_I2S_IsEnabledAsyncStart + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsEnabledAsyncStart(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_ASTRTEN) == (SPI_I2SCFGR_ASTRTEN)) ? 1UL : 0UL); +} +#endif /* SPI_I2SCFGR_ASTRTEN */ + +/** + * @} + */ + +/** @defgroup I2S_LL_EF_FLAG FLAG Management + * @{ + */ + +/** + * @brief Check if Rx buffer is not empty + * @rmtoll SR RXNE LL_I2S_IsActiveFlag_RXNE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_RXNE(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsActiveFlag_RXNE(SPIx); +} + +/** + * @brief Check if Tx buffer is empty + * @rmtoll SR TXE LL_I2S_IsActiveFlag_TXE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_TXE(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsActiveFlag_TXE(SPIx); +} + +/** + * @brief Get busy flag + * @rmtoll SR BSY LL_I2S_IsActiveFlag_BSY + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_BSY(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsActiveFlag_BSY(SPIx); +} + +/** + * @brief Get overrun error flag + * @rmtoll SR OVR LL_I2S_IsActiveFlag_OVR + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_OVR(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsActiveFlag_OVR(SPIx); +} + +/** + * @brief Get underrun error flag + * @rmtoll SR UDR LL_I2S_IsActiveFlag_UDR + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_UDR(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->SR, SPI_SR_UDR) == (SPI_SR_UDR)) ? 1UL : 0UL); +} + +/** + * @brief Get frame format error flag + * @rmtoll SR FRE LL_I2S_IsActiveFlag_FRE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_FRE(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsActiveFlag_FRE(SPIx); +} + +/** + * @brief Get channel side flag. + * @note 0: Channel Left has to be transmitted or has been received\n + * 1: Channel Right has to be transmitted or has been received\n + * It has no significance in PCM mode. + * @rmtoll SR CHSIDE LL_I2S_IsActiveFlag_CHSIDE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_CHSIDE(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->SR, SPI_SR_CHSIDE) == (SPI_SR_CHSIDE)) ? 1UL : 0UL); +} + +/** + * @brief Clear overrun error flag + * @rmtoll SR OVR LL_I2S_ClearFlag_OVR + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_ClearFlag_OVR(SPI_TypeDef *SPIx) +{ + LL_SPI_ClearFlag_OVR(SPIx); +} + +/** + * @brief Clear underrun error flag + * @rmtoll SR UDR LL_I2S_ClearFlag_UDR + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_ClearFlag_UDR(SPI_TypeDef *SPIx) +{ + __IO uint32_t tmpreg; + tmpreg = SPIx->SR; + (void)tmpreg; +} + +/** + * @brief Clear frame format error flag + * @rmtoll SR FRE LL_I2S_ClearFlag_FRE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_ClearFlag_FRE(SPI_TypeDef *SPIx) +{ + LL_SPI_ClearFlag_FRE(SPIx); +} + +/** + * @} + */ + +/** @defgroup I2S_LL_EF_IT Interrupt Management + * @{ + */ + +/** + * @brief Enable error IT + * @note This bit controls the generation of an interrupt when an error condition occurs (OVR, UDR and FRE in I2S mode). + * @rmtoll CR2 ERRIE LL_I2S_EnableIT_ERR + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_EnableIT_ERR(SPI_TypeDef *SPIx) +{ + LL_SPI_EnableIT_ERR(SPIx); +} + +/** + * @brief Enable Rx buffer not empty IT + * @rmtoll CR2 RXNEIE LL_I2S_EnableIT_RXNE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_EnableIT_RXNE(SPI_TypeDef *SPIx) +{ + LL_SPI_EnableIT_RXNE(SPIx); +} + +/** + * @brief Enable Tx buffer empty IT + * @rmtoll CR2 TXEIE LL_I2S_EnableIT_TXE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_EnableIT_TXE(SPI_TypeDef *SPIx) +{ + LL_SPI_EnableIT_TXE(SPIx); +} + +/** + * @brief Disable error IT + * @note This bit controls the generation of an interrupt when an error condition occurs (OVR, UDR and FRE in I2S mode). + * @rmtoll CR2 ERRIE LL_I2S_DisableIT_ERR + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_DisableIT_ERR(SPI_TypeDef *SPIx) +{ + LL_SPI_DisableIT_ERR(SPIx); +} + +/** + * @brief Disable Rx buffer not empty IT + * @rmtoll CR2 RXNEIE LL_I2S_DisableIT_RXNE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_DisableIT_RXNE(SPI_TypeDef *SPIx) +{ + LL_SPI_DisableIT_RXNE(SPIx); +} + +/** + * @brief Disable Tx buffer empty IT + * @rmtoll CR2 TXEIE LL_I2S_DisableIT_TXE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_DisableIT_TXE(SPI_TypeDef *SPIx) +{ + LL_SPI_DisableIT_TXE(SPIx); +} + +/** + * @brief Check if ERR IT is enabled + * @rmtoll CR2 ERRIE LL_I2S_IsEnabledIT_ERR + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsEnabledIT_ERR(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsEnabledIT_ERR(SPIx); +} + +/** + * @brief Check if RXNE IT is enabled + * @rmtoll CR2 RXNEIE LL_I2S_IsEnabledIT_RXNE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsEnabledIT_RXNE(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsEnabledIT_RXNE(SPIx); +} + +/** + * @brief Check if TXE IT is enabled + * @rmtoll CR2 TXEIE LL_I2S_IsEnabledIT_TXE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsEnabledIT_TXE(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsEnabledIT_TXE(SPIx); +} + +/** + * @} + */ + +/** @defgroup I2S_LL_EF_DMA DMA Management + * @{ + */ + +/** + * @brief Enable DMA Rx + * @rmtoll CR2 RXDMAEN LL_I2S_EnableDMAReq_RX + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_EnableDMAReq_RX(SPI_TypeDef *SPIx) +{ + LL_SPI_EnableDMAReq_RX(SPIx); +} + +/** + * @brief Disable DMA Rx + * @rmtoll CR2 RXDMAEN LL_I2S_DisableDMAReq_RX + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_DisableDMAReq_RX(SPI_TypeDef *SPIx) +{ + LL_SPI_DisableDMAReq_RX(SPIx); +} + +/** + * @brief Check if DMA Rx is enabled + * @rmtoll CR2 RXDMAEN LL_I2S_IsEnabledDMAReq_RX + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsEnabledDMAReq_RX(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsEnabledDMAReq_RX(SPIx); +} + +/** + * @brief Enable DMA Tx + * @rmtoll CR2 TXDMAEN LL_I2S_EnableDMAReq_TX + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_EnableDMAReq_TX(SPI_TypeDef *SPIx) +{ + LL_SPI_EnableDMAReq_TX(SPIx); +} + +/** + * @brief Disable DMA Tx + * @rmtoll CR2 TXDMAEN LL_I2S_DisableDMAReq_TX + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_DisableDMAReq_TX(SPI_TypeDef *SPIx) +{ + LL_SPI_DisableDMAReq_TX(SPIx); +} + +/** + * @brief Check if DMA Tx is enabled + * @rmtoll CR2 TXDMAEN LL_I2S_IsEnabledDMAReq_TX + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsEnabledDMAReq_TX(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsEnabledDMAReq_TX(SPIx); +} + +/** + * @} + */ + +/** @defgroup I2S_LL_EF_DATA DATA Management + * @{ + */ + +/** + * @brief Read 16-Bits in data register + * @rmtoll DR DR LL_I2S_ReceiveData16 + * @param SPIx SPI Instance + * @retval RxData Value between Min_Data=0x0000 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint16_t LL_I2S_ReceiveData16(SPI_TypeDef *SPIx) +{ + return LL_SPI_ReceiveData16(SPIx); +} + +/** + * @brief Write 16-Bits in data register + * @rmtoll DR DR LL_I2S_TransmitData16 + * @param SPIx SPI Instance + * @param TxData Value between Min_Data=0x0000 and Max_Data=0xFFFF + * @retval None + */ +__STATIC_INLINE void LL_I2S_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData) +{ + LL_SPI_TransmitData16(SPIx, TxData); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup I2S_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_I2S_DeInit(SPI_TypeDef *SPIx); +ErrorStatus LL_I2S_Init(SPI_TypeDef *SPIx, LL_I2S_InitTypeDef *I2S_InitStruct); +void LL_I2S_StructInit(LL_I2S_InitTypeDef *I2S_InitStruct); +void LL_I2S_ConfigPrescaler(SPI_TypeDef *SPIx, uint32_t PrescalerLinear, uint32_t PrescalerParity); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* SPI_I2S_SUPPORT */ + +#endif /* defined (SPI1) || defined (SPI2) || defined (SPI3) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_SPI_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_system.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_system.h new file mode 100644 index 0000000..744c354 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_system.h @@ -0,0 +1,2085 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_system.h + * @author MCD Application Team + * @brief Header file of SYSTEM LL module. + * + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The LL SYSTEM driver contains a set of generic APIs that can be + used by user: + (+) Some of the FLASH features need to be handled in the SYSTEM file. + (+) Access to DBG registers + (+) Access to SYSCFG registers + (+) Access to VREFBUF registers + + @endverbatim + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_SYSTEM_H +#define STM32G0xx_LL_SYSTEM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined (FLASH) || defined (SYSCFG) || defined (DBG) + +/** @defgroup SYSTEM_LL SYSTEM + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants + * @{ + */ + +/** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP + * @{ + */ +#define LL_SYSCFG_REMAP_FLASH 0x00000000U /*!< Main Flash memory mapped at 0x00000000 */ +#define LL_SYSCFG_REMAP_SYSTEMFLASH SYSCFG_CFGR1_MEM_MODE_0 /*!< System Flash memory mapped at 0x00000000 */ +#define LL_SYSCFG_REMAP_SRAM (SYSCFG_CFGR1_MEM_MODE_1 | SYSCFG_CFGR1_MEM_MODE_0) /*!< Embedded SRAM mapped at 0x00000000 */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_PIN_RMP SYSCFG PIN RMP + * @{ + */ +#define LL_SYSCFG_PIN_RMP_PA11 SYSCFG_CFGR1_PA11_RMP /*!< PA11 pad behaves as PA9 pin */ +#define LL_SYSCFG_PIN_RMP_PA12 SYSCFG_CFGR1_PA12_RMP /*!< PA12 pad behaves as PA10 pin */ +/** + * @} + */ + + +#if defined(SYSCFG_CFGR1_IR_MOD) +/** @defgroup SYSTEM_LL_EC_IR_MOD SYSCFG IR Modulation + * @{ + */ +#define LL_SYSCFG_IR_MOD_TIM16 (SYSCFG_CFGR1_IR_MOD_0 & SYSCFG_CFGR1_IR_MOD_1) /*!< 00: Timer16 is selected as IRDA Modulation enveloppe source */ +#define LL_SYSCFG_IR_MOD_USART1 (SYSCFG_CFGR1_IR_MOD_0) /*!< 01: USART1 is selected as IRDA Modulation enveloppe source */ +#if defined(USART4) +#define LL_SYSCFG_IR_MOD_USART4 (SYSCFG_CFGR1_IR_MOD_1) /*!< 10: USART4 is selected as IRDA Modulation enveloppe source */ +#else +#define LL_SYSCFG_IR_MOD_USART2 (SYSCFG_CFGR1_IR_MOD_1) /*!< 10: USART2 is selected as IRDA Modulation enveloppe source */ +#endif /* USART4 */ +/** + * @} + */ +/** @defgroup SYSTEM_LL_EC_IR_POL SYSCFG IR Polarity + * @{ + */ +#define LL_SYSCFG_IR_POL_NOT_INVERTED 0x00000000U /*!< 0: Output of IRDA (IROut) not inverted */ +#define LL_SYSCFG_IR_POL_INVERTED (SYSCFG_CFGR1_IR_POL) /*!< 1: Output of IRDA (IROut) inverted */ +/** + * @} + */ +#endif /* SYSCFG_CFGR1_IR_MOD */ + +#if defined(SYSCFG_CFGR1_BOOSTEN) +/** @defgroup SYSTEM_LL_EC_BOOSTEN SYSCFG I/O analog switch voltage booster enable + * @{ + */ +#define LL_SYSCFG_CFGR1_BOOSTEN SYSCFG_CFGR1_BOOSTEN /*!< I/O analog switch voltage booster enable */ +/** + * @} + */ +#endif /* SYSCFG_CFGR1_BOOSTEN */ + +#if defined(SYSCFG_CFGR1_UCPD1_STROBE) || defined(SYSCFG_CFGR1_UCPD2_STROBE) +/** @defgroup SYSTEM_LL_EC_UCPD_DBATTDIS SYSCFG UCPD Dead Battery feature Disable + * @{ + */ +#define LL_SYSCFG_UCPD1_STROBE SYSCFG_CFGR1_UCPD1_STROBE /*!< UCPD1 STROBE sw configuration */ +#define LL_SYSCFG_UCPD2_STROBE SYSCFG_CFGR1_UCPD2_STROBE /*!< UCPD2 STROBE sw configuration */ +/** + * @} + */ +#endif /* SYSCFG_CFGR1_UCPD1_STROBE) || SYSCFG_CFGR1_UCPD2_STROBE */ + +/** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS + * @{ + */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_PB6 SYSCFG_CFGR1_I2C_PB6_FMP /*!< I2C PB6 Fast mode plus */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_PB7 SYSCFG_CFGR1_I2C_PB7_FMP /*!< I2C PB7 Fast mode plus */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_PB8 SYSCFG_CFGR1_I2C_PB8_FMP /*!< I2C PB8 Fast mode plus */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_PB9 SYSCFG_CFGR1_I2C_PB9_FMP /*!< I2C PB9 Fast mode plus */ +#if defined(SYSCFG_CFGR1_I2C1_FMP) +#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 SYSCFG_CFGR1_I2C1_FMP /*!< Enable I2C1 Fast mode Plus */ +#endif /*SYSCFG_CFGR1_I2C1_FMP*/ +#if defined(SYSCFG_CFGR1_I2C2_FMP) +#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 SYSCFG_CFGR1_I2C2_FMP /*!< Enable I2C2 Fast mode plus */ +#endif /*SYSCFG_CFGR1_I2C2_FMP*/ +#if defined(SYSCFG_CFGR1_I2C_PA9_FMP) +#define LL_SYSCFG_I2C_FASTMODEPLUS_PA9 SYSCFG_CFGR1_I2C_PA9_FMP /*!< Enable Fast Mode Plus on PA9 */ +#endif /*SYSCFG_CFGR1_I2C_PA9_FMP*/ +#if defined(SYSCFG_CFGR1_I2C_PA10_FMP) +#define LL_SYSCFG_I2C_FASTMODEPLUS_PA10 SYSCFG_CFGR1_I2C_PA10_FMP /*!< Enable Fast Mode Plus on PA10 */ +#endif /*SYSCFG_CFGR1_I2C_PA10_FMP*/ +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +#if defined(SYSCFG_CFGR1_I2C3_FMP) +#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 SYSCFG_CFGR1_I2C3_FMP /*!< Enable I2C3 Fast mode plus */ +#endif /*SYSCFG_CFGR1_I2C3_FMP*/ +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK + * @{ + */ +#define LL_SYSCFG_TIMBREAK_ECC SYSCFG_CFGR2_ECCL /*!< Enables and locks the ECC error signal + with Break Input of TIM1/15/16/17 */ +#if defined (PWR_PVD_SUPPORT) +#define LL_SYSCFG_TIMBREAK_PVD SYSCFG_CFGR2_PVDL /*!< Enables and locks the PVD connection + with TIM1/15/16/17 Break Input and also + the PVDE and PLS bits of the Power Control Interface */ +#endif /* PWR_PVD_SUPPORT */ +#define LL_SYSCFG_TIMBREAK_SRAM_PARITY SYSCFG_CFGR2_SPL /*!< Enables and locks the SRAM_PARITY error signal + with Break Input of TIM1/15/16/17 */ +#define LL_SYSCFG_TIMBREAK_LOCKUP SYSCFG_CFGR2_CLL /*!< Enables and locks the LOCKUP (Hardfault) output of + CortexM0 with Break Input of TIM1/15/16/17 */ +/** + * @} + */ + +#if defined(SYSCFG_CDEN_SUPPORT) +/** @defgroup SYSTEM_LL_EC_CLAMPING_DIODE SYSCFG CLAMPING DIODE + * @{ + */ +#define LL_SYSCFG_CFGR2_PA1_CDEN SYSCFG_CFGR2_PA1_CDEN /*!< Enables Clamping diode of PA1 */ +#define LL_SYSCFG_CFGR2_PA3_CDEN SYSCFG_CFGR2_PA3_CDEN /*!< Enables Clamping diode of PA3 */ +#define LL_SYSCFG_CFGR2_PA5_CDEN SYSCFG_CFGR2_PA5_CDEN /*!< Enables Clamping diode of PA5 */ +#define LL_SYSCFG_CFGR2_PA6_CDEN SYSCFG_CFGR2_PA6_CDEN /*!< Enables Clamping diode of PA6 */ +#define LL_SYSCFG_CFGR2_PA13_CDEN SYSCFG_CFGR2_PA13_CDEN /*!< Enables Clamping diode of PA13 */ +#define LL_SYSCFG_CFGR2_PB0_CDEN SYSCFG_CFGR2_PB0_CDEN /*!< Enables Clamping diode of PB0 */ +#define LL_SYSCFG_CFGR2_PB1_CDEN SYSCFG_CFGR2_PB1_CDEN /*!< Enables Clamping diode of PB1 */ +#define LL_SYSCFG_CFGR2_PB2_CDEN SYSCFG_CFGR2_PB2_CDEN /*!< Enables Clamping diode of PB2 */ +/** + * @} + */ +#endif /* SYSCFG_CDEN_SUPPORT */ + +/** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP + * @{ + */ +#if defined(DBG_APB_FZ1_DBG_TIM2_STOP) +#define LL_DBGMCU_APB1_GRP1_TIM2_STOP DBG_APB_FZ1_DBG_TIM2_STOP /*!< TIM2 counter stopped when core is halted */ +#endif /*DBG_APB_FZ1_DBG_TIM2_STOP*/ +#define LL_DBGMCU_APB1_GRP1_TIM3_STOP DBG_APB_FZ1_DBG_TIM3_STOP /*!< TIM3 counter stopped when core is halted */ +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +#define LL_DBGMCU_APB1_GRP1_TIM4_STOP DBG_APB_FZ1_DBG_TIM4_STOP /*!< TIM4 counter stopped when core is halted */ +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ +#if defined(DBG_APB_FZ1_DBG_TIM6_STOP) +#define LL_DBGMCU_APB1_GRP1_TIM6_STOP DBG_APB_FZ1_DBG_TIM6_STOP /*!< TIM6 counter stopped when core is halted */ +#endif /*DBG_APB_FZ1_DBG_TIM6_STOP*/ +#if defined(DBG_APB_FZ1_DBG_TIM7_STOP) +#define LL_DBGMCU_APB1_GRP1_TIM7_STOP DBG_APB_FZ1_DBG_TIM7_STOP /*!< TIM7 counter stopped when core is halted */ +#endif /*DBG_APB_FZ1_DBG_TIM7_STOP*/ +#define LL_DBGMCU_APB1_GRP1_RTC_STOP DBG_APB_FZ1_DBG_RTC_STOP /*!< RTC Calendar frozen when core is halted */ +#define LL_DBGMCU_APB1_GRP1_WWDG_STOP DBG_APB_FZ1_DBG_WWDG_STOP /*!< Debug Window Watchdog stopped when Core is halted */ +#define LL_DBGMCU_APB1_GRP1_IWDG_STOP DBG_APB_FZ1_DBG_IWDG_STOP /*!< Debug Independent Watchdog stopped when Core is halted */ +#define LL_DBGMCU_APB1_GRP1_I2C1_STOP DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP /*!< I2C1 SMBUS timeout mode stopped when Core is halted */ +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +#define LL_DBGMCU_APB1_GRP1_I2C2_STOP DBG_APB_FZ1_DBG_I2C2_SMBUS_TIMEOUT_STOP /*!< I2C2 SMBUS timeout mode stopped when Core is halted */ +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ +#if defined(DBG_APB_FZ1_DBG_LPTIM2_STOP) +#define LL_DBGMCU_APB1_GRP1_LPTIM2_STOP DBG_APB_FZ1_DBG_LPTIM2_STOP /*!< LPTIM2 counter stopped when Core is halted */ +#endif /* DBG_APB_FZ1_DBG_LPTIM2_STOP */ +#if defined(DBG_APB_FZ1_DBG_LPTIM1_STOP) +#define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP DBG_APB_FZ1_DBG_LPTIM1_STOP /*!< LPTIM1 counter stopped when Core is halted */ +#endif /* DBG_APB_FZ1_DBG_LPTIM1_STOP */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP + * @{ + */ +#define LL_DBGMCU_APB2_GRP1_TIM1_STOP DBG_APB_FZ2_DBG_TIM1_STOP /*!< TIM1 counter stopped when core is halted */ +#if defined(DBG_APB_FZ2_DBG_TIM14_STOP) +#define LL_DBGMCU_APB2_GRP1_TIM14_STOP DBG_APB_FZ2_DBG_TIM14_STOP /*!< TIM14 counter stopped when core is halted */ +#endif /* DBG_APB_FZ2_DBG_TIM14_STOP */ +#if defined(DBG_APB_FZ2_DBG_TIM15_STOP) +#define LL_DBGMCU_APB2_GRP1_TIM15_STOP DBG_APB_FZ2_DBG_TIM15_STOP /*!< TIM15 counter stopped when core is halted */ +#endif /*DBG_APB_FZ2_DBG_TIM15_STOP*/ +#define LL_DBGMCU_APB2_GRP1_TIM16_STOP DBG_APB_FZ2_DBG_TIM16_STOP /*!< TIM16 counter stopped when core is halted */ +#define LL_DBGMCU_APB2_GRP1_TIM17_STOP DBG_APB_FZ2_DBG_TIM17_STOP /*!< TIM17 counter stopped when core is halted */ +/** + * @} + */ + + +#if defined(VREFBUF) +/** @defgroup SYSTEM_LL_EC_VOLTAGE VREFBUF VOLTAGE + * @{ + */ +#define LL_VREFBUF_VOLTAGE_SCALE0 0x00000000U /*!< Voltage reference scale 0 (VREF_OUT1) */ +#define LL_VREFBUF_VOLTAGE_SCALE1 VREFBUF_CSR_VRS /*!< Voltage reference scale 1 (VREF_OUT2) */ +/** + * @} + */ +#endif /* VREFBUF */ + +/** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY + * @{ + */ +#define LL_FLASH_LATENCY_0 0x00000000U /*!< FLASH Zero Latency cycle */ +#define LL_FLASH_LATENCY_1 FLASH_ACR_LATENCY_0 /*!< FLASH One Latency cycle */ +#define LL_FLASH_LATENCY_2 FLASH_ACR_LATENCY_1 /*!< FLASH Two wait states */ +#define LL_FLASH_LATENCY_3 (FLASH_ACR_LATENCY_1 | FLASH_ACR_LATENCY_0) /*!< FLASH Three wait states */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions + * @{ + */ + +/** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG + * @{ + */ + +/** + * @brief Set memory mapping at address 0x00000000 + * @rmtoll SYSCFG_CFGR1 MEM_MODE LL_SYSCFG_SetRemapMemory + * @param Memory This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_REMAP_FLASH + * @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH + * @arg @ref LL_SYSCFG_REMAP_SRAM + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory) +{ + MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, Memory); +} + +/** + * @brief Get memory mapping at address 0x00000000 + * @rmtoll SYSCFG_CFGR1 MEM_MODE LL_SYSCFG_GetRemapMemory + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSCFG_REMAP_FLASH + * @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH + * @arg @ref LL_SYSCFG_REMAP_SRAM + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE)); +} + +/** + * @brief Enable remap of a pin on different pad + * @rmtoll SYSCFG_CFGR1 PA11_RMP LL_SYSCFG_EnablePinRemap\n + * SYSCFG_CFGR1 PA12_RMP LL_SYSCFG_EnablePinRemap\n + * @param PinRemap This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_PIN_RMP_PA11 + * @arg @ref LL_SYSCFG_PIN_RMP_PA12 + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnablePinRemap(uint32_t PinRemap) +{ + SET_BIT(SYSCFG->CFGR1, PinRemap); +} + +/** + * @brief Enable remap of a pin on different pad + * @rmtoll SYSCFG_CFGR1 PA11_RMP LL_SYSCFG_DisablePinRemap\n + * SYSCFG_CFGR1 PA12_RMP LL_SYSCFG_DisablePinRemap\n + * @param PinRemap This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_PIN_RMP_PA11 + * @arg @ref LL_SYSCFG_PIN_RMP_PA12 + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisablePinRemap(uint32_t PinRemap) +{ + CLEAR_BIT(SYSCFG->CFGR1, PinRemap); +} + +#if defined(SYSCFG_CFGR1_IR_MOD) +/** + * @brief Set IR Modulation Envelope signal source. + * @rmtoll SYSCFG_CFGR1 IR_MOD LL_SYSCFG_SetIRModEnvelopeSignal + * @param Source This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_IR_MOD_TIM16 + * @arg @ref LL_SYSCFG_IR_MOD_USART1 + * @arg @ref LL_SYSCFG_IR_MOD_USART4 + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetIRModEnvelopeSignal(uint32_t Source) +{ + MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_MOD, Source); +} + +/** + * @brief Get IR Modulation Envelope signal source. + * @rmtoll SYSCFG_CFGR1 IR_MOD LL_SYSCFG_GetIRModEnvelopeSignal + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSCFG_IR_MOD_TIM16 + * @arg @ref LL_SYSCFG_IR_MOD_USART1 + * @arg @ref LL_SYSCFG_IR_MOD_USART4 + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetIRModEnvelopeSignal(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_MOD)); +} + +/** + * @brief Set IR Output polarity. + * @rmtoll SYSCFG_CFGR1 IR_POL LL_SYSCFG_SetIRPolarity + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_IR_POL_INVERTED + * @arg @ref LL_SYSCFG_IR_POL_NOT_INVERTED + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetIRPolarity(uint32_t Polarity) +{ + MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_POL, Polarity); +} + +/** + * @brief Get IR Output polarity. + * @rmtoll SYSCFG_CFGR1 IR_POL LL_SYSCFG_GetIRPolarity + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSCFG_IR_POL_INVERTED + * @arg @ref LL_SYSCFG_IR_POL_NOT_INVERTED + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetIRPolarity(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_POL)); +} +#endif /* SYSCFG_CFGR1_IR_MOD */ + +#if defined(SYSCFG_CFGR1_BOOSTEN) +/** + * @brief Enable I/O analog switch voltage booster. + * @note When voltage booster is enabled, I/O analog switches are supplied + * by a dedicated voltage booster, from VDD power domain. This is + * the recommended configuration with low VDDA voltage operation. + * @note The I/O analog switch voltage booster is relevant for peripherals + * using I/O in analog input: ADC, COMP. + * However, COMP and OPAMP inputs have a high impedance and + * voltage booster do not impact performance significantly. + * Therefore, the voltage booster is mainly intended for + * usage with ADC. + * @rmtoll SYSCFG_CFGR1 BOOSTEN LL_SYSCFG_EnableAnalogBooster + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableAnalogBooster(void) +{ + SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN); +} + +/** + * @brief Disable I/O analog switch voltage booster. + * @note When voltage booster is enabled, I/O analog switches are supplied + * by a dedicated voltage booster, from VDD power domain. This is + * the recommended configuration with low VDDA voltage operation. + * @note The I/O analog switch voltage booster is relevant for peripherals + * using I/O in analog input: ADC, COMP. + * However, COMP and OPAMP inputs have a high impedance and + * voltage booster do not impact performance significantly. + * Therefore, the voltage booster is mainly intended for + * usage with ADC. + * @rmtoll SYSCFG_CFGR1 BOOSTEN LL_SYSCFG_DisableAnalogBooster + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableAnalogBooster(void) +{ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN); +} +#endif /* SYSCFG_CFGR1_BOOSTEN */ + +/** + * @brief Enable the I2C fast mode plus driving capability. + * @rmtoll SYSCFG_CFGR1 I2C_FMP_PB6 LL_SYSCFG_EnableFastModePlus\n + * SYSCFG_CFGR1 I2C_FMP_PB7 LL_SYSCFG_EnableFastModePlus\n + * SYSCFG_CFGR1 I2C_FMP_PB8 LL_SYSCFG_EnableFastModePlus\n + * SYSCFG_CFGR1 I2C_FMP_PB9 LL_SYSCFG_EnableFastModePlus\n + * SYSCFG_CFGR1 I2C_FMP_I2C1 LL_SYSCFG_EnableFastModePlus\n + * SYSCFG_CFGR1 I2C_FMP_I2C2 LL_SYSCFG_EnableFastModePlus\n + * SYSCFG_CFGR1 I2C_FMP_I2C3 LL_SYSCFG_EnableFastModePlus\n + * SYSCFG_CFGR1 I2C_FMP_PA9 LL_SYSCFG_EnableFastModePlus\n + * SYSCFG_CFGR1 I2C_FMP_PA10 LL_SYSCFG_EnableFastModePlus + * @param ConfigFastModePlus This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA9 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA10 (*) + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus) +{ + SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus); +} + +/** + * @brief Disable the I2C fast mode plus driving capability. + * @rmtoll SYSCFG_CFGR1 I2C_FMP_PB6 LL_SYSCFG_DisableFastModePlus\n + * SYSCFG_CFGR1 I2C_FMP_PB7 LL_SYSCFG_DisableFastModePlus\n + * SYSCFG_CFGR1 I2C_FMP_PB8 LL_SYSCFG_DisableFastModePlus\n + * SYSCFG_CFGR1 I2C_FMP_PB9 LL_SYSCFG_DisableFastModePlus\n + * SYSCFG_CFGR1 I2C_FMP_I2C1 LL_SYSCFG_DisableFastModePlus\n + * SYSCFG_CFGR1 I2C_FMP_I2C2 LL_SYSCFG_DisableFastModePlus\n + * SYSCFG_CFGR1 I2C_FMP_I2C3 LL_SYSCFG_DisableFastModePlus\n + * SYSCFG_CFGR1 I2C_FMP_PA9 LL_SYSCFG_DisableFastModePlus\n + * SYSCFG_CFGR1 I2C_FMP_PA10 LL_SYSCFG_DisableFastModePlus + * @param ConfigFastModePlus This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA9 (*) + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA10 (*) + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus) +{ + CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus); +} + +#if defined(SYSCFG_CFGR1_UCPD1_STROBE) || defined(SYSCFG_CFGR1_UCPD2_STROBE) +/** + * @brief Disable dead battery behavior + * @rmtoll SYSCFG_CFGR1 UCPD1_STROBE LL_SYSCFG_DisableDBATT\n + * SYSCFG_CFGR1 UCPD2_STROBE LL_SYSCFG_DisableDBATT + * @param ConfigDeadBattery This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_UCPD1_STROBE\n + * @arg @ref LL_SYSCFG_UCPD2_STROBE + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableDBATT(uint32_t ConfigDeadBattery) +{ + SET_BIT(SYSCFG->CFGR1, ConfigDeadBattery); +} +#endif /* SYSCFG_CFGR1_UCPD1_STROBE || SYSCFG_CFGR1_UCPD2_STROBE */ + +#if defined(SYSCFG_ITLINE0_SR_EWDG) +/** + * @brief Check if Window watchdog interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE0 SR_EWDG LL_SYSCFG_IsActiveFlag_WWDG + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_WWDG(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[0], SYSCFG_ITLINE0_SR_EWDG) == (SYSCFG_ITLINE0_SR_EWDG)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE0_SR_EWDG */ + +#if defined (PWR_PVD_SUPPORT) +/** + * @brief Check if PVD supply monitoring interrupt occurred or not (EXTI line 16). + * @rmtoll SYSCFG_ITLINE1 SR_PVDOUT LL_SYSCFG_IsActiveFlag_PVDOUT + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_PVDOUT(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[1], SYSCFG_ITLINE1_SR_PVDOUT) == (SYSCFG_ITLINE1_SR_PVDOUT)) ? 1UL : 0UL); +} +#endif /* PWR_PVD_SUPPORT */ + +#if defined (PWR_PVM_SUPPORT) +/** + * @brief Check if VDDUSB supply monitoring interrupt occurred or not (EXTI line 34). + * @rmtoll SYSCFG_ITLINE1 SR_PVMOUT LL_SYSCFG_IsActiveFlag_PVMOUT + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_PVMOUT(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[1], SYSCFG_ITLINE1_SR_PVMOUT) == (SYSCFG_ITLINE1_SR_PVMOUT)) ? 1UL : 0UL); +} +#endif /* PWR_PVM_SUPPORT */ + +#if defined(SYSCFG_ITLINE2_SR_RTC) +/** + * @brief Check if RTC Wake Up interrupt occurred or not (EXTI line 19). + * @rmtoll SYSCFG_ITLINE2 SR_RTC_WAKEUP LL_SYSCFG_IsActiveFlag_RTC_WAKEUP + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_WAKEUP(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[2], SYSCFG_ITLINE2_SR_RTC) == (SYSCFG_ITLINE2_SR_RTC)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE2_SR_RTC */ + +#if defined(SYSCFG_ITLINE2_SR_TAMPER) +/** + * @brief Check if RTC Tamper and TimeStamp interrupt occurred or not (EXTI line 21). + * @rmtoll SYSCFG_ITLINE2 SR_TAMPER LL_SYSCFG_IsActiveFlag_TAMPER + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TAMPER(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[2], SYSCFG_ITLINE2_SR_TAMPER) == (SYSCFG_ITLINE2_SR_TAMPER)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE2_SR_TAMPER */ + +#if defined(SYSCFG_ITLINE3_SR_FLASH_ITF) +/** + * @brief Check if Flash interface interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE3 SR_FLASH_ITF LL_SYSCFG_IsActiveFlag_FLASH_ITF + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FLASH_ITF(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[3], SYSCFG_ITLINE3_SR_FLASH_ITF) == (SYSCFG_ITLINE3_SR_FLASH_ITF)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE3_SR_FLASH_ITF */ + +#if defined(SYSCFG_ITLINE3_SR_FLASH_ECC) +/** + * @brief Check if Flash interface interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE3 SR_FLASH_ECC LL_SYSCFG_IsActiveFlag_FLASH_ECC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FLASH_ECC(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[3], SYSCFG_ITLINE3_SR_FLASH_ECC) == (SYSCFG_ITLINE3_SR_FLASH_ECC)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE3_SR_FLASH_ECC */ + +#if defined(SYSCFG_ITLINE4_SR_CLK_CTRL) +/** + * @brief Check if Reset and clock control interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE4 SR_CLK_CTRL LL_SYSCFG_IsActiveFlag_CLK_CTRL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CLK_CTRL(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[4], SYSCFG_ITLINE4_SR_CLK_CTRL) == (SYSCFG_ITLINE4_SR_CLK_CTRL)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE4_SR_CLK_CTRL */ + +#if defined(CRS) +/** + * @brief Check if Reset and clock control interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE4 SR_CRS LL_SYSCFG_IsActiveFlag_CRS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CRS(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[4], SYSCFG_ITLINE4_SR_CRS) == (SYSCFG_ITLINE4_SR_CRS)) ? 1UL : 0UL); +} +#endif /* CRS */ +#if defined(SYSCFG_ITLINE5_SR_EXTI0) +/** + * @brief Check if EXTI line 0 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE5 SR_EXTI0 LL_SYSCFG_IsActiveFlag_EXTI0 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI0(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[5], SYSCFG_ITLINE5_SR_EXTI0) == (SYSCFG_ITLINE5_SR_EXTI0)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE5_SR_EXTI0 */ + +#if defined(SYSCFG_ITLINE5_SR_EXTI1) +/** + * @brief Check if EXTI line 1 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE5 SR_EXTI1 LL_SYSCFG_IsActiveFlag_EXTI1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI1(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[5], SYSCFG_ITLINE5_SR_EXTI1) == (SYSCFG_ITLINE5_SR_EXTI1)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE5_SR_EXTI1 */ + +#if defined(SYSCFG_ITLINE6_SR_EXTI2) +/** + * @brief Check if EXTI line 2 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE6 SR_EXTI2 LL_SYSCFG_IsActiveFlag_EXTI2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI2(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[6], SYSCFG_ITLINE6_SR_EXTI2) == (SYSCFG_ITLINE6_SR_EXTI2)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE6_SR_EXTI2 */ + +#if defined(SYSCFG_ITLINE6_SR_EXTI3) +/** + * @brief Check if EXTI line 3 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE6 SR_EXTI3 LL_SYSCFG_IsActiveFlag_EXTI3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI3(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[6], SYSCFG_ITLINE6_SR_EXTI3) == (SYSCFG_ITLINE6_SR_EXTI3)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE6_SR_EXTI3 */ + +#if defined(SYSCFG_ITLINE7_SR_EXTI4) +/** + * @brief Check if EXTI line 4 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE7 SR_EXTI4 LL_SYSCFG_IsActiveFlag_EXTI4 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI4(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI4) == (SYSCFG_ITLINE7_SR_EXTI4)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE7_SR_EXTI4 */ + +#if defined(SYSCFG_ITLINE7_SR_EXTI5) +/** + * @brief Check if EXTI line 5 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE7 SR_EXTI5 LL_SYSCFG_IsActiveFlag_EXTI5 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI5(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI5) == (SYSCFG_ITLINE7_SR_EXTI5)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE7_SR_EXTI5 */ + +#if defined(SYSCFG_ITLINE7_SR_EXTI6) +/** + * @brief Check if EXTI line 6 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE7 SR_EXTI6 LL_SYSCFG_IsActiveFlag_EXTI6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI6(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI6) == (SYSCFG_ITLINE7_SR_EXTI6)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE7_SR_EXTI6 */ + +#if defined(SYSCFG_ITLINE7_SR_EXTI7) +/** + * @brief Check if EXTI line 7 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE7 SR_EXTI7 LL_SYSCFG_IsActiveFlag_EXTI7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI7(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI7) == (SYSCFG_ITLINE7_SR_EXTI7)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE7_SR_EXTI7 */ + +#if defined(SYSCFG_ITLINE7_SR_EXTI8) +/** + * @brief Check if EXTI line 8 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE7 SR_EXTI8 LL_SYSCFG_IsActiveFlag_EXTI8 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI8(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI8) == (SYSCFG_ITLINE7_SR_EXTI8)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE7_SR_EXTI8 */ + +#if defined(SYSCFG_ITLINE7_SR_EXTI9) +/** + * @brief Check if EXTI line 9 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE7 SR_EXTI9 LL_SYSCFG_IsActiveFlag_EXTI9 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI9(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI9) == (SYSCFG_ITLINE7_SR_EXTI9)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE7_SR_EXTI9 */ + +#if defined(SYSCFG_ITLINE7_SR_EXTI10) +/** + * @brief Check if EXTI line 10 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE7 SR_EXTI10 LL_SYSCFG_IsActiveFlag_EXTI10 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI10(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI10) == (SYSCFG_ITLINE7_SR_EXTI10)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE7_SR_EXTI10 */ + +#if defined(SYSCFG_ITLINE7_SR_EXTI11) +/** + * @brief Check if EXTI line 11 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE7 SR_EXTI11 LL_SYSCFG_IsActiveFlag_EXTI11 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI11(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI11) == (SYSCFG_ITLINE7_SR_EXTI11)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE7_SR_EXTI11 */ + +#if defined(SYSCFG_ITLINE7_SR_EXTI12) +/** + * @brief Check if EXTI line 12 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE7 SR_EXTI12 LL_SYSCFG_IsActiveFlag_EXTI12 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI12(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI12) == (SYSCFG_ITLINE7_SR_EXTI12)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE7_SR_EXTI12 */ + +#if defined(SYSCFG_ITLINE7_SR_EXTI13) +/** + * @brief Check if EXTI line 13 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE7 SR_EXTI13 LL_SYSCFG_IsActiveFlag_EXTI13 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI13(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI13) == (SYSCFG_ITLINE7_SR_EXTI13)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE7_SR_EXTI13 */ + +#if defined(SYSCFG_ITLINE7_SR_EXTI14) +/** + * @brief Check if EXTI line 14 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE7 SR_EXTI14 LL_SYSCFG_IsActiveFlag_EXTI14 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI14(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI14) == (SYSCFG_ITLINE7_SR_EXTI14)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE7_SR_EXTI14 */ + +#if defined(SYSCFG_ITLINE7_SR_EXTI15) +/** + * @brief Check if EXTI line 15 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE7 SR_EXTI15 LL_SYSCFG_IsActiveFlag_EXTI15 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI15(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI15) == (SYSCFG_ITLINE7_SR_EXTI15)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE7_SR_EXTI15 */ + +#if defined(SYSCFG_ITLINE8_SR_UCPD1) +/** + * @brief Check if UCPD1 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE8 SR_UCPD1 LL_SYSCFG_IsActiveFlag_UCPD1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_UCPD1(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[8], SYSCFG_ITLINE8_SR_UCPD1) == (SYSCFG_ITLINE8_SR_UCPD1)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE8_SR_UCPD1 */ + +#if defined(SYSCFG_ITLINE8_SR_UCPD2) +/** + * @brief Check if UCPD2 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE8 SR_UCPD2 LL_SYSCFG_IsActiveFlag_UCPD2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_UCPD2(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[8], SYSCFG_ITLINE8_SR_UCPD2) == (SYSCFG_ITLINE8_SR_UCPD2)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE8_SR_UCPD2 */ + +#if defined(SYSCFG_ITLINE8_SR_USB) +/** + * @brief Check if USB interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE8 SR_USB LL_SYSCFG_IsActiveFlag_USB + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USB(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[8], SYSCFG_ITLINE8_SR_USB) == (SYSCFG_ITLINE8_SR_USB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE8_SR_USB */ + +#if defined(SYSCFG_ITLINE9_SR_DMA1_CH1) +/** + * @brief Check if DMA1 channel 1 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE9 SR_DMA1_CH1 LL_SYSCFG_IsActiveFlag_DMA1_CH1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH1(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[9], SYSCFG_ITLINE9_SR_DMA1_CH1) == (SYSCFG_ITLINE9_SR_DMA1_CH1)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE9_SR_DMA1_CH1 */ + +#if defined(SYSCFG_ITLINE10_SR_DMA1_CH2) +/** + * @brief Check if DMA1 channel 2 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE10 SR_DMA1_CH2 LL_SYSCFG_IsActiveFlag_DMA1_CH2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH2(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA1_CH2) == (SYSCFG_ITLINE10_SR_DMA1_CH2)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE10_SR_DMA1_CH2 */ + +#if defined(SYSCFG_ITLINE10_SR_DMA1_CH3) +/** + * @brief Check if DMA1 channel 3 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE10 SR_DMA1_CH3 LL_SYSCFG_IsActiveFlag_DMA1_CH3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH3(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA1_CH3) == (SYSCFG_ITLINE10_SR_DMA1_CH3)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE10_SR_DMA1_CH3 */ + +#if defined(SYSCFG_ITLINE11_SR_DMA1_CH4) +/** + * @brief Check if DMA1 channel 4 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH4 LL_SYSCFG_IsActiveFlag_DMA1_CH4 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH4(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH4) == (SYSCFG_ITLINE11_SR_DMA1_CH4)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE11_SR_DMA1_CH4 */ + +#if defined(SYSCFG_ITLINE11_SR_DMA1_CH5) +/** + * @brief Check if DMA1 channel 5 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH5 LL_SYSCFG_IsActiveFlag_DMA1_CH5 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH5(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH5) == (SYSCFG_ITLINE11_SR_DMA1_CH5)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE11_SR_DMA1_CH5 */ + +#if defined(SYSCFG_ITLINE11_SR_DMA1_CH6) +/** + * @brief Check if DMA1 channel 6 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH6 LL_SYSCFG_IsActiveFlag_DMA1_CH6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH6(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH6) == (SYSCFG_ITLINE11_SR_DMA1_CH6)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE11_SR_DMA1_CH6 */ + +#if defined(SYSCFG_ITLINE11_SR_DMA1_CH7) +/** + * @brief Check if DMA1 channel 7 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH7 LL_SYSCFG_IsActiveFlag_DMA1_CH7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH7(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH7) == (SYSCFG_ITLINE11_SR_DMA1_CH7)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE11_SR_DMA1_CH7 */ + +#if defined(SYSCFG_ITLINE11_SR_DMAMUX1) +/** + * @brief Check if DMAMUX interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE11 SR_DMAMUX1 LL_SYSCFG_IsActiveFlag_DMAMUX + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMAMUX(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMAMUX1) == (SYSCFG_ITLINE11_SR_DMAMUX1)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE11_SR_DMAMUX */ + +#if defined(SYSCFG_ITLINE11_SR_DMA2_CH1) +/** + * @brief Check if DMA2_CH1 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH1 LL_SYSCFG_IsActiveFlag_DMA2_CH1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH1(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH1) == (SYSCFG_ITLINE11_SR_DMA2_CH1)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE11_SR_DMA2_CH1 */ + +#if defined(SYSCFG_ITLINE11_SR_DMA2_CH2) +/** + * @brief Check if DMA2_CH2 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH2 LL_SYSCFG_IsActiveFlag_DMA2_CH2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH2(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH2) == (SYSCFG_ITLINE11_SR_DMA2_CH2)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE11_SR_DMA2_CH2 */ + +#if defined(SYSCFG_ITLINE11_SR_DMA2_CH3) +/** + * @brief Check if DMA2_CH3 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH3 LL_SYSCFG_IsActiveFlag_DMA2_CH3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH3(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH3) == (SYSCFG_ITLINE11_SR_DMA2_CH3)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE11_SR_DMA2_CH3 */ + +#if defined(SYSCFG_ITLINE11_SR_DMA2_CH4) +/** + * @brief Check if DMA2_CH4 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH4 LL_SYSCFG_IsActiveFlag_DMA2_CH4 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH4(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH4) == (SYSCFG_ITLINE11_SR_DMA2_CH4)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE11_SR_DMA2_CH4 */ + +#if defined(SYSCFG_ITLINE11_SR_DMA2_CH5) +/** + * @brief Check if DMA2_CH5 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH5 LL_SYSCFG_IsActiveFlag_DMA2_CH5 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH5(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH5) == (SYSCFG_ITLINE11_SR_DMA2_CH5)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE11_SR_DMA2_CH5 */ + +#if defined(SYSCFG_ITLINE12_SR_ADC) +/** + * @brief Check if ADC interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE12 SR_ADC LL_SYSCFG_IsActiveFlag_ADC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_ADC(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_ADC) == (SYSCFG_ITLINE12_SR_ADC)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE12_SR_ADC */ + +#if defined(SYSCFG_ITLINE12_SR_COMP1) +/** + * @brief Check if Comparator 1 interrupt occurred or not (EXTI line 21). + * @rmtoll SYSCFG_ITLINE12 SR_COMP1 LL_SYSCFG_IsActiveFlag_COMP1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP1(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_COMP1) == (SYSCFG_ITLINE12_SR_COMP1)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE12_SR_COMP1 */ + +#if defined(SYSCFG_ITLINE12_SR_COMP2) +/** + * @brief Check if Comparator 2 interrupt occurred or not (EXTI line 22). + * @rmtoll SYSCFG_ITLINE12 SR_COMP2 LL_SYSCFG_IsActiveFlag_COMP2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP2(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_COMP2) == (SYSCFG_ITLINE12_SR_COMP2)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE12_SR_COMP2 */ + +#if defined(SYSCFG_ITLINE12_SR_COMP3) +/** + * @brief Check if Comparator 3 interrupt occurred or not (EXTI line 20). + * @rmtoll SYSCFG_ITLINE12 SR_COMP3 LL_SYSCFG_IsActiveFlag_COMP3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP3(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_COMP3) == (SYSCFG_ITLINE12_SR_COMP3)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE12_SR_COMP3 */ + +#if defined(SYSCFG_ITLINE13_SR_TIM1_BRK) +/** + * @brief Check if Timer 1 break interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE13 SR_TIM1_BRK LL_SYSCFG_IsActiveFlag_TIM1_BRK + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_BRK(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_BRK) == (SYSCFG_ITLINE13_SR_TIM1_BRK)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE13_SR_TIM1_BRK */ + +#if defined(SYSCFG_ITLINE13_SR_TIM1_UPD) +/** + * @brief Check if Timer 1 update interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE13 SR_TIM1_UPD LL_SYSCFG_IsActiveFlag_TIM1_UPD + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_UPD(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_UPD) == (SYSCFG_ITLINE13_SR_TIM1_UPD)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE13_SR_TIM1_UPD */ + +#if defined(SYSCFG_ITLINE13_SR_TIM1_TRG) +/** + * @brief Check if Timer 1 trigger interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE13 SR_TIM1_TRG LL_SYSCFG_IsActiveFlag_TIM1_TRG + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_TRG(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_TRG) == (SYSCFG_ITLINE13_SR_TIM1_TRG)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE13_SR_TIM1_TRG */ + +#if defined(SYSCFG_ITLINE13_SR_TIM1_CCU) +/** + * @brief Check if Timer 1 commutation interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE13 SR_TIM1_CCU LL_SYSCFG_IsActiveFlag_TIM1_CCU + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CCU(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_CCU) == (SYSCFG_ITLINE13_SR_TIM1_CCU)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE13_SR_TIM1_CCU */ + +#if defined(SYSCFG_ITLINE14_SR_TIM1_CC) +/** + * @brief Check if Timer 1 capture compare interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE14 SR_TIM1_CC LL_SYSCFG_IsActiveFlag_TIM1_CC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CC(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[14], SYSCFG_ITLINE14_SR_TIM1_CC) == (SYSCFG_ITLINE14_SR_TIM1_CC)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE14_SR_TIM1_CC */ + +#if defined(SYSCFG_ITLINE15_SR_TIM2_GLB) +/** + * @brief Check if Timer 2 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE15 SR_TIM2_GLB LL_SYSCFG_IsActiveFlag_TIM2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM2(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[15], SYSCFG_ITLINE15_SR_TIM2_GLB) == (SYSCFG_ITLINE15_SR_TIM2_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE15_SR_TIM2_GLB */ + +#if defined(SYSCFG_ITLINE16_SR_TIM3_GLB) +/** + * @brief Check if Timer 3 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE16 SR_TIM3_GLB LL_SYSCFG_IsActiveFlag_TIM3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM3(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[16], SYSCFG_ITLINE16_SR_TIM3_GLB) == (SYSCFG_ITLINE16_SR_TIM3_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE16_SR_TIM3_GLB */ + +#if defined(SYSCFG_ITLINE16_SR_TIM4_GLB) +/** + * @brief Check if Timer 3 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE16 SR_TIM4_GLB LL_SYSCFG_IsActiveFlag_TIM4 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM4(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[16], SYSCFG_ITLINE16_SR_TIM4_GLB) == (SYSCFG_ITLINE16_SR_TIM4_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE16_SR_TIM4_GLB */ + +#if defined(SYSCFG_ITLINE17_SR_DAC) +/** + * @brief Check if DAC underrun interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE17 SR_DAC LL_SYSCFG_IsActiveFlag_DAC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DAC(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[17], SYSCFG_ITLINE17_SR_DAC) == (SYSCFG_ITLINE17_SR_DAC)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE17_SR_DAC */ + +#if defined(SYSCFG_ITLINE17_SR_TIM6_GLB) +/** + * @brief Check if Timer 6 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE17 SR_TIM6_GLB LL_SYSCFG_IsActiveFlag_TIM6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM6(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[17], SYSCFG_ITLINE17_SR_TIM6_GLB) == (SYSCFG_ITLINE17_SR_TIM6_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE17_SR_TIM6_GLB */ + +#if defined(SYSCFG_ITLINE17_SR_LPTIM1_GLB) +/** + * @brief Check if LPTIM1 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE17 SR_LPTIM1_GLB LL_SYSCFG_IsActiveFlag_LPTIM1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LPTIM1(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[17], SYSCFG_ITLINE17_SR_LPTIM1_GLB) == (SYSCFG_ITLINE17_SR_LPTIM1_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE17_SR_LPTIM1_GLB */ + +#if defined(SYSCFG_ITLINE18_SR_TIM7_GLB) +/** + * @brief Check if Timer 7 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE18 SR_TIM7_GLB LL_SYSCFG_IsActiveFlag_TIM7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM7(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[18], SYSCFG_ITLINE18_SR_TIM7_GLB) == (SYSCFG_ITLINE18_SR_TIM7_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE18_SR_TIM7_GLB */ + +#if defined(SYSCFG_ITLINE18_SR_LPTIM2_GLB) +/** + * @brief Check if LPTIM2 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE18 SR_LPTIM2_GLB LL_SYSCFG_IsActiveFlag_LPTIM2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LPTIM2(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[18], SYSCFG_ITLINE18_SR_LPTIM2_GLB) == (SYSCFG_ITLINE18_SR_LPTIM2_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE18_SR_LPTIM2_GLB */ + +#if defined(SYSCFG_ITLINE19_SR_TIM14_GLB) +/** + * @brief Check if Timer 14 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE19 SR_TIM14_GLB LL_SYSCFG_IsActiveFlag_TIM14 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM14(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[19], SYSCFG_ITLINE19_SR_TIM14_GLB) == (SYSCFG_ITLINE19_SR_TIM14_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE19_SR_TIM14_GLB */ + +#if defined(SYSCFG_ITLINE20_SR_TIM15_GLB) +/** + * @brief Check if Timer 15 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE20 SR_TIM15_GLB LL_SYSCFG_IsActiveFlag_TIM15 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM15(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[20], SYSCFG_ITLINE20_SR_TIM15_GLB) == (SYSCFG_ITLINE20_SR_TIM15_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE20_SR_TIM15_GLB */ + +#if defined(SYSCFG_ITLINE21_SR_TIM16_GLB) +/** + * @brief Check if Timer 16 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE21 SR_TIM16_GLB LL_SYSCFG_IsActiveFlag_TIM16 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM16(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[21], SYSCFG_ITLINE21_SR_TIM16_GLB) == (SYSCFG_ITLINE21_SR_TIM16_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE21_SR_TIM16_GLB */ + +#if defined(SYSCFG_ITLINE21_SR_FDCAN1_IT0) +/** + * @brief Check if FDCAN1_IT0 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE21 SR_FDCAN1_IT0 LL_SYSCFG_IsActiveFlag_FDCAN1_IT0 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FDCAN1_IT0(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[21], SYSCFG_ITLINE21_SR_FDCAN1_IT0) == (SYSCFG_ITLINE21_SR_FDCAN1_IT0)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE21_SR_FDCAN1_IT0 */ +#if defined(SYSCFG_ITLINE21_SR_FDCAN2_IT0) +/** + * @brief Check if FDCAN2_IT0 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE21 SR_FDCAN2_IT0 LL_SYSCFG_IsActiveFlag_FDCAN2_IT0 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FDCAN2_IT0(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[21], SYSCFG_ITLINE21_SR_FDCAN2_IT0) == (SYSCFG_ITLINE21_SR_FDCAN2_IT0)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE21_SR_FDCAN2_IT0 */ + +#if defined(SYSCFG_ITLINE22_SR_TIM17_GLB) +/** + * @brief Check if Timer 17 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE22 SR_TIM17_GLB LL_SYSCFG_IsActiveFlag_TIM17 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM17(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[22], SYSCFG_ITLINE22_SR_TIM17_GLB) == (SYSCFG_ITLINE22_SR_TIM17_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE22_SR_TIM17_GLB */ + +#if defined(SYSCFG_ITLINE22_SR_FDCAN1_IT1) +/** + * @brief Check if FDCAN1_IT1 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE22 SR_FDCAN1_IT1 LL_SYSCFG_IsActiveFlag_FDCAN1_IT1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FDCAN1_IT1(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[22], SYSCFG_ITLINE22_SR_FDCAN1_IT1) == (SYSCFG_ITLINE22_SR_FDCAN1_IT1)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE22_SR_FDCAN1_IT1 */ +#if defined(SYSCFG_ITLINE22_SR_FDCAN2_IT1) +/** + * @brief Check if FDCAN2_IT1 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE22 SR_FDCAN2_IT1 LL_SYSCFG_IsActiveFlag_FDCAN2_IT1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FDCAN2_IT1(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[22], SYSCFG_ITLINE22_SR_FDCAN2_IT1) == (SYSCFG_ITLINE22_SR_FDCAN2_IT1)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE22_SR_FDCAN2_IT1 */ + +#if defined(SYSCFG_ITLINE23_SR_I2C1_GLB) +/** + * @brief Check if I2C1 interrupt occurred or not, combined with EXTI line 23. + * @rmtoll SYSCFG_ITLINE23 SR_I2C1_GLB LL_SYSCFG_IsActiveFlag_I2C1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C1(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[23], SYSCFG_ITLINE23_SR_I2C1_GLB) == (SYSCFG_ITLINE23_SR_I2C1_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE23_SR_I2C1_GLB */ + +#if defined(SYSCFG_ITLINE24_SR_I2C2_GLB) +/** + * @brief Check if I2C2 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE24 SR_I2C2_GLB LL_SYSCFG_IsActiveFlag_I2C2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C2(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[24], SYSCFG_ITLINE24_SR_I2C2_GLB) == (SYSCFG_ITLINE24_SR_I2C2_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE24_SR_I2C2_GLB */ + +#if defined(SYSCFG_ITLINE24_SR_I2C3_GLB) +/** + * @brief Check if I2C3 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE24 SR_I2C3_GLB LL_SYSCFG_IsActiveFlag_I2C3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C3(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[24], SYSCFG_ITLINE24_SR_I2C3_GLB) == (SYSCFG_ITLINE24_SR_I2C3_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE24_SR_I2C3_GLB */ + +#if defined(SYSCFG_ITLINE25_SR_SPI1) +/** + * @brief Check if SPI1 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE25 SR_SPI1 LL_SYSCFG_IsActiveFlag_SPI1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI1(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[25], SYSCFG_ITLINE25_SR_SPI1) == (SYSCFG_ITLINE25_SR_SPI1)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE25_SR_SPI1 */ + +#if defined(SYSCFG_ITLINE26_SR_SPI2) +/** + * @brief Check if SPI2 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE26 SR_SPI2 LL_SYSCFG_IsActiveFlag_SPI2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI2(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[26], SYSCFG_ITLINE26_SR_SPI2) == (SYSCFG_ITLINE26_SR_SPI2)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE26_SR_SPI2 */ + +#if defined(SYSCFG_ITLINE26_SR_SPI3) +/** + * @brief Check if SPI3 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE26 SR_SPI3 LL_SYSCFG_IsActiveFlag_SPI3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI3(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[26], SYSCFG_ITLINE26_SR_SPI3) == (SYSCFG_ITLINE26_SR_SPI3)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE26_SR_SPI3 */ + +#if defined(SYSCFG_ITLINE27_SR_USART1_GLB) +/** + * @brief Check if USART1 interrupt occurred or not, combined with EXTI line 25. + * @rmtoll SYSCFG_ITLINE27 SR_USART1_GLB LL_SYSCFG_IsActiveFlag_USART1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART1(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[27], SYSCFG_ITLINE27_SR_USART1_GLB) == (SYSCFG_ITLINE27_SR_USART1_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE27_SR_USART1_GLB */ + +#if defined(SYSCFG_ITLINE28_SR_USART2_GLB) +/** + * @brief Check if USART2 interrupt occurred or not, combined with EXTI line 26. + * @rmtoll SYSCFG_ITLINE28 SR_USART2_GLB LL_SYSCFG_IsActiveFlag_USART2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART2(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[28], SYSCFG_ITLINE28_SR_USART2_GLB) == (SYSCFG_ITLINE28_SR_USART2_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE28_SR_USART2_GLB */ + +#if defined(SYSCFG_ITLINE28_SR_LPUART2_GLB) +/** + * @brief Check if LPUART2 interrupt occurred or not, combined with EXTI line 26. + * @rmtoll SYSCFG_ITLINE28 SR_LPUART2_GLB LL_SYSCFG_IsActiveFlag_LPUART2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LPUART2(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[28], SYSCFG_ITLINE28_SR_LPUART2_GLB) == (SYSCFG_ITLINE28_SR_LPUART2_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE28_SR_LPUART2_GLB */ + +#if defined(SYSCFG_ITLINE29_SR_USART3_GLB) +/** + * @brief Check if USART3 interrupt occurred or not, combined with EXTI line 28. + * @rmtoll SYSCFG_ITLINE29 SR_USART3_GLB LL_SYSCFG_IsActiveFlag_USART3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART3(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART3_GLB) == (SYSCFG_ITLINE29_SR_USART3_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE29_SR_USART3_GLB */ + +#if defined(SYSCFG_ITLINE29_SR_USART4_GLB) +/** + * @brief Check if USART4 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE29 SR_USART4_GLB LL_SYSCFG_IsActiveFlag_USART4 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART4(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART4_GLB) == (SYSCFG_ITLINE29_SR_USART4_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE29_SR_USART4_GLB */ + +#if defined(SYSCFG_ITLINE29_SR_LPUART1_GLB) +/** + * @brief Check if LPUART1 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE29 SR_LPUART1_GLB LL_SYSCFG_IsActiveFlag_LPUART1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LPUART1(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_LPUART1_GLB) == (SYSCFG_ITLINE29_SR_LPUART1_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE29_SR_LPUART1_GLB */ + +#if defined(SYSCFG_ITLINE29_SR_USART5_GLB) +/** + * @brief Check if USART5 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE29 SR_USART5_GLB LL_SYSCFG_IsActiveFlag_USART5 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART5(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART5_GLB) == (SYSCFG_ITLINE29_SR_USART5_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE29_SR_USART5_GLB */ + +#if defined(SYSCFG_ITLINE29_SR_USART6_GLB) +/** + * @brief Check if USART6 interrupt occurred or not. + * @rmtoll SYSCFG_ITLINE29 SR_USART6_GLB LL_SYSCFG_IsActiveFlag_USART6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART6(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART6_GLB) == (SYSCFG_ITLINE29_SR_USART6_GLB)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE29_SR_USART6_GLB */ + +#if defined(SYSCFG_ITLINE30_SR_CEC) +/** + * @brief Check if CEC interrupt occurred or not, combined with EXTI line 27. + * @rmtoll SYSCFG_ITLINE30 SR_CEC LL_SYSCFG_IsActiveFlag_CEC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CEC(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[30], SYSCFG_ITLINE30_SR_CEC) == (SYSCFG_ITLINE30_SR_CEC)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE30_SR_CEC */ + +#if defined(SYSCFG_ITLINE31_SR_AES) +/** + * @brief Check if AES interrupt occurred or not + * @rmtoll SYSCFG_ITLINE31 SR_AES LL_SYSCFG_IsActiveFlag_AES + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_AES(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[31], SYSCFG_ITLINE31_SR_AES) == (SYSCFG_ITLINE31_SR_AES)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE31_SR_AES */ + +#if defined(SYSCFG_ITLINE31_SR_RNG) +/** + * @brief Check if RNG interrupt occurred or not, combined with EXTI line 31. + * @rmtoll SYSCFG_ITLINE31 SR_RNG LL_SYSCFG_IsActiveFlag_RNG + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RNG(void) +{ + return ((READ_BIT(SYSCFG->IT_LINE_SR[31], SYSCFG_ITLINE31_SR_RNG) == (SYSCFG_ITLINE31_SR_RNG)) ? 1UL : 0UL); +} +#endif /* SYSCFG_ITLINE31_SR_RNG */ + +/** + * @brief Set connections to TIM1/15/16/17 Break inputs + * @rmtoll SYSCFG_CFGR2 CLL LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR2 SPL LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR2 PVDL LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR2 ECCL LL_SYSCFG_GetTIMBreakInputs + * @param Break This parameter can be a combination of the following values: + * @ifnot STM32G070xx + * @arg @ref LL_SYSCFG_TIMBREAK_PVD (*) + * @endif + * @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY + * @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP + * @arg @ref LL_SYSCFG_TIMBREAK_ECC + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break) +{ +#if defined(SYSCFG_CFGR2_PVDL) + MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_ECCL, Break); +#else + MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_ECCL, Break); +#endif /*SYSCFG_CFGR2_PVDL*/ +} + +/** + * @brief Get connections to TIM1/15/16/17 Break inputs + * @rmtoll SYSCFG_CFGR2 CLL LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR2 SPL LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR2 PVDL LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR2 ECCL LL_SYSCFG_GetTIMBreakInputs + * @retval Returned value can be can be a combination of the following values: + * @ifnot STM32G070xx + * @arg @ref LL_SYSCFG_TIMBREAK_PVD (*) + * @endif + * @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY + * @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP + * @arg @ref LL_SYSCFG_TIMBREAK_ECC + * + * (*) value not defined in all devices + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void) +{ +#if defined(SYSCFG_CFGR2_PVDL) + return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_ECCL)); +#else + return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_ECCL)); +#endif /*SYSCFG_CFGR2_PVDL*/ +} + +/** + * @brief Check if SRAM parity error detected + * @rmtoll SYSCFG_CFGR2 SPF LL_SYSCFG_IsActiveFlag_SP + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void) +{ + return ((READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) == (SYSCFG_CFGR2_SPF)) ? 1UL : 0UL); +} + +/** + * @brief Clear SRAM parity error flag + * @rmtoll SYSCFG_CFGR2 SPF LL_SYSCFG_ClearFlag_SP + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void) +{ + SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF); +} + +#if defined(SYSCFG_CDEN_SUPPORT) +/** + * @brief Enable Clamping Diode on specific pin + * @rmtoll SYSCFG_CFGR2 PA1_CDEN LL_SYSCFG_EnableClampingDiode\n + * SYSCFG_CFGR2 PA3_CDEN LL_SYSCFG_EnableClampingDiode\n + * SYSCFG_CFGR2 PA5_CDEN LL_SYSCFG_EnableClampingDiode\n + * SYSCFG_CFGR2 PA6_CDEN LL_SYSCFG_EnableClampingDiode\n + * SYSCFG_CFGR2 PA13_CDEN LL_SYSCFG_EnableClampingDiode\n + * SYSCFG_CFGR2 PB0_CDEN LL_SYSCFG_EnableClampingDiode\n + * SYSCFG_CFGR2 PB1_CDEN LL_SYSCFG_EnableClampingDiode\n + * SYSCFG_CFGR1 PB2_CDEN LL_SYSCFG_EnableClampingDiode + * @param ConfigClampingDiode This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_CFGR2_PA1_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PA3_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PA5_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PA6_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PA13_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PB0_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PB1_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PB2_CDEN + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableClampingDiode(uint32_t ConfigClampingDiode) +{ + SET_BIT(SYSCFG->CFGR2, ConfigClampingDiode); +} + +/** + * @brief Disable Clamping Diode on specific pin + * @rmtoll SYSCFG_CFGR2 PA1_CDEN LL_SYSCFG_DisableClampingDiode\n + * SYSCFG_CFGR2 PA3_CDEN LL_SYSCFG_DisableClampingDiode\n + * SYSCFG_CFGR2 PA5_CDEN LL_SYSCFG_DisableClampingDiode\n + * SYSCFG_CFGR2 PA6_CDEN LL_SYSCFG_DisableClampingDiode\n + * SYSCFG_CFGR2 PA13_CDEN LL_SYSCFG_DisableClampingDiode\n + * SYSCFG_CFGR2 PB0_CDEN LL_SYSCFG_DisableClampingDiode\n + * SYSCFG_CFGR2 PB1_CDEN LL_SYSCFG_DisableClampingDiode\n + * SYSCFG_CFGR1 PB2_CDEN LL_SYSCFG_DisableClampingDiode + * @param ConfigClampingDiode This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_CFGR2_PA1_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PA3_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PA5_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PA6_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PA13_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PB0_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PB1_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PB2_CDEN + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableClampingDiode(uint32_t ConfigClampingDiode) +{ + CLEAR_BIT(SYSCFG->CFGR2, ConfigClampingDiode); +} +/** + * @brief Indicates whether clamping diode(s) is(are) enabled. + * @rmtoll SYSCFG_CFGR2 PA1_CDEN LL_SYSCFG_IsEnabledClampingDiode\n + * SYSCFG_CFGR2 PA3_CDEN LL_SYSCFG_IsEnabledClampingDiode\n + * SYSCFG_CFGR2 PA5_CDEN LL_SYSCFG_IsEnabledClampingDiode\n + * SYSCFG_CFGR2 PA6_CDEN LL_SYSCFG_IsEnabledClampingDiode\n + * SYSCFG_CFGR2 PA13_CDEN LL_SYSCFG_IsEnabledClampingDiode\n + * SYSCFG_CFGR2 PB0_CDEN LL_SYSCFG_IsEnabledClampingDiode\n + * SYSCFG_CFGR2 PB1_CDEN LL_SYSCFG_IsEnabledClampingDiode\n + * SYSCFG_CFGR1 PB2_CDEN LL_SYSCFG_IsEnabledClampingDiode + * @param ConfigClampingDiode This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_CFGR2_PA1_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PA3_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PA5_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PA6_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PA13_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PB0_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PB1_CDEN + * @arg @ref LL_SYSCFG_CFGR2_PB2_CDEN + * @retval None + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledClampingDiode(uint32_t ConfigClampingDiode) +{ + return ((READ_BIT(SYSCFG->CFGR2, ConfigClampingDiode) == (ConfigClampingDiode)) ? 1UL : 0UL); +} +#endif /* SYSCFG_CDEN_SUPPORT */ + +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU + * @{ + */ + +/** + * @brief Return the device identifier + * @note For STM32G081xx devices, the device ID is 0x460 + * @rmtoll DBG_IDCODE DEV_ID LL_DBGMCU_GetDeviceID + * @retval Values between Min_Data=0x00 and Max_Data=0xFFF + */ +__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void) +{ + return (uint32_t)(READ_BIT(DBG->IDCODE, DBG_IDCODE_DEV_ID)); +} + +/** + * @brief Return the device revision identifier + * @note This field indicates the revision of the device. + * @rmtoll DBG_IDCODE REV_ID LL_DBGMCU_GetRevisionID + * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void) +{ + return (uint32_t)(READ_BIT(DBG->IDCODE, DBG_IDCODE_REV_ID) >> DBG_IDCODE_REV_ID_Pos); +} + +/** + * @brief Enable the Debug Module during STOP mode + * @rmtoll DBG_CR DBG_STOP LL_DBGMCU_EnableDBGStopMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void) +{ + SET_BIT(DBG->CR, DBG_CR_DBG_STOP); +} + +/** + * @brief Disable the Debug Module during STOP mode + * @rmtoll DBG_CR DBG_STOP LL_DBGMCU_DisableDBGStopMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void) +{ + CLEAR_BIT(DBG->CR, DBG_CR_DBG_STOP); +} + +/** + * @brief Enable the Debug Module during STANDBY mode + * @rmtoll DBG_CR DBG_STANDBY LL_DBGMCU_EnableDBGStandbyMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void) +{ + SET_BIT(DBG->CR, DBG_CR_DBG_STANDBY); +} + +/** + * @brief Disable the Debug Module during STANDBY mode + * @rmtoll DBG_CR DBG_STANDBY LL_DBGMCU_DisableDBGStandbyMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void) +{ + CLEAR_BIT(DBG->CR, DBG_CR_DBG_STANDBY); +} + +/** + * @brief Freeze APB1 peripherals (group1 peripherals) + * @rmtoll DBG_APB_FZ1 DBG_TIM2_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBG_APB_FZ1 DBG_TIM3_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBG_APB_FZ1 DBG_TIM4_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBG_APB_FZ1 DBG_TIM6_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBG_APB_FZ1 DBG_TIM7_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBG_APB_FZ1 DBG_RTC_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBG_APB_FZ1 DBG_WWDG_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBG_APB_FZ1 DBG_IWDG_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBG_APB_FZ1 DBG_I2C1_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBG_APB_FZ1 DBG_I2C2_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBG_APB_FZ1 DBG_LPTIM2_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph\n + * DBG_APB_FZ1 DBG_LPTIM1_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM2_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP (*) + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs) +{ + SET_BIT(DBG->APBFZ1, Periphs); +} + +/** + * @brief Unfreeze APB1 peripherals (group1 peripherals) + * @rmtoll DBG_APB_FZ1 DBG_TIM2_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n + * DBG_APB_FZ1 DBG_TIM3_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n + * DBG_APB_FZ1 DBG_TIM4_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n + * DBG_APB_FZ1 DBG_TIM6_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n + * DBG_APB_FZ1 DBG_TIM7_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n + * DBG_APB_FZ1 DBG_RTC_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n + * DBG_APB_FZ1 DBG_WWDG_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n + * DBG_APB_FZ1 DBG_IWDG_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n + * DBG_APB_FZ1 DBG_I2C1_SMBUS_TIMEOUT LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n + * DBG_APB_FZ1 DBG_I2C2_SMBUS_TIMEOUT LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n + * DBG_APB_FZ1 DBG_LPTIM2_SMBUS_TIMEOUT LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n + * DBG_APB_FZ1 DBG_LPTIM1_SMBUS_TIMEOUT LL_DBGMCU_APB1_GRP1_UnFreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM2_STOP (*) + * @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP (*) + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs) +{ + CLEAR_BIT(DBG->APBFZ1, Periphs); +} + +/** + * @brief Freeze APB2 peripherals + * @rmtoll DBG_APB_FZ2 DBG_TIM1_STOP LL_DBGMCU_APB2_GRP1_FreezePeriph\n + * DBG_APB_FZ2 DBG_TIM14_STOP LL_DBGMCU_APB2_GRP1_FreezePeriph\n + * DBG_APB_FZ2 DBG_TIM15_STOP LL_DBGMCU_APB2_GRP1_FreezePeriph\n + * DBG_APB_FZ2 DBG_TIM16_STOP LL_DBGMCU_APB2_GRP1_FreezePeriph\n + * DBG_APB_FZ2 DBG_TIM17_STOP LL_DBGMCU_APB2_GRP1_FreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM14_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP (*) + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs) +{ + SET_BIT(DBG->APBFZ2, Periphs); +} + +/** + * @brief Unfreeze APB2 peripherals + * @rmtoll DBG_APB_FZ2 DBG_TIM1_STOP LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n + * DBG_APB_FZ2 DBG_TIM14_STOP LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n + * DBG_APB_FZ2 DBG_TIM15_STOP LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n + * DBG_APB_FZ2 DBG_TIM16_STOP LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n + * DBG_APB_FZ2 DBG_TIM17_STOP LL_DBGMCU_APB2_GRP1_UnFreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM14_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP (*) + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP + * + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs) +{ + CLEAR_BIT(DBG->APBFZ2, Periphs); +} +/** + * @} + */ + +#if defined(VREFBUF) +/** @defgroup SYSTEM_LL_EF_VREFBUF VREFBUF + * @{ + */ + +/** + * @brief Enable Internal voltage reference + * @rmtoll VREFBUF_CSR VREFBUF_CSR_ENVR LL_VREFBUF_Enable + * @retval None + */ +__STATIC_INLINE void LL_VREFBUF_Enable(void) +{ + SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR); +} + +/** + * @brief Disable Internal voltage reference + * @rmtoll VREFBUF_CSR VREFBUF_CSR_ENVR LL_VREFBUF_Disable + * @retval None + */ +__STATIC_INLINE void LL_VREFBUF_Disable(void) +{ + CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR); +} + +/** + * @brief Enable high impedance (VREF+pin is high impedance) + * @rmtoll VREFBUF_CSR VREFBUF_CSR_HIZ LL_VREFBUF_EnableHIZ + * @retval None + */ +__STATIC_INLINE void LL_VREFBUF_EnableHIZ(void) +{ + SET_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ); +} + +/** + * @brief Disable high impedance (VREF+pin is internally connected to the voltage reference buffer output) + * @rmtoll VREFBUF_CSR VREFBUF_CSR_HIZ LL_VREFBUF_DisableHIZ + * @retval None + */ +__STATIC_INLINE void LL_VREFBUF_DisableHIZ(void) +{ + CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ); +} + +/** + * @brief Set the Voltage reference scale + * @rmtoll VREFBUF_CSR VREFBUF_CSR_VRS LL_VREFBUF_SetVoltageScaling + * @param Scale This parameter can be one of the following values: + * @arg @ref LL_VREFBUF_VOLTAGE_SCALE0 + * @arg @ref LL_VREFBUF_VOLTAGE_SCALE1 + * @retval None + */ +__STATIC_INLINE void LL_VREFBUF_SetVoltageScaling(uint32_t Scale) +{ + MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, Scale); +} + +/** + * @brief Get the Voltage reference scale + * @rmtoll VREFBUF_CSR VREFBUF_CSR_VRS LL_VREFBUF_GetVoltageScaling + * @retval Returned value can be one of the following values: + * @arg @ref LL_VREFBUF_VOLTAGE_SCALE0 + * @arg @ref LL_VREFBUF_VOLTAGE_SCALE1 + */ +__STATIC_INLINE uint32_t LL_VREFBUF_GetVoltageScaling(void) +{ + return (uint32_t)(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRS)); +} + +/** + * @brief Check if Voltage reference buffer is ready + * @rmtoll VREFBUF_CSR VREFBUF_CSR_VRS LL_VREFBUF_IsVREFReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_VREFBUF_IsVREFReady(void) +{ + return ((READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == (VREFBUF_CSR_VRR)) ? 1UL : 0UL); +} + +/** + * @brief Get the trimming code for VREFBUF calibration + * @rmtoll VREFBUF_CCR VREFBUF_CCR_TRIM LL_VREFBUF_GetTrimming + * @retval Between 0 and 0x3F + */ +__STATIC_INLINE uint32_t LL_VREFBUF_GetTrimming(void) +{ + return (uint32_t)(READ_BIT(VREFBUF->CCR, VREFBUF_CCR_TRIM)); +} + +/** + * @brief Set the trimming code for VREFBUF calibration (Tune the internal reference buffer voltage) + * @note VrefBuf voltage scale is calibrated in production for each device, + * using voltage scale 1. This calibration value is loaded + * as default trimming value at device power up. + * This trimming value can be fine tuned for voltage scales 0 and 1 + * using this function. + * @rmtoll VREFBUF_CCR VREFBUF_CCR_TRIM LL_VREFBUF_SetTrimming + * @param Value Between 0 and 0x3F + * @retval None + */ +__STATIC_INLINE void LL_VREFBUF_SetTrimming(uint32_t Value) +{ + WRITE_REG(VREFBUF->CCR, Value); +} + +/** + * @} + */ +#endif /* VREFBUF */ + +/** @defgroup SYSTEM_LL_EF_FLASH FLASH + * @{ + */ + +/** + * @brief Set FLASH Latency + * @rmtoll FLASH_ACR FLASH_ACR_LATENCY LL_FLASH_SetLatency + * @param Latency This parameter can be one of the following values: + * @arg @ref LL_FLASH_LATENCY_0 + * @arg @ref LL_FLASH_LATENCY_1 + * @arg @ref LL_FLASH_LATENCY_2 + * @retval None + */ +__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency) +{ + MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency); +} + +/** + * @brief Get FLASH Latency + * @rmtoll FLASH_ACR FLASH_ACR_LATENCY LL_FLASH_GetLatency + * @retval Returned value can be one of the following values: + * @arg @ref LL_FLASH_LATENCY_0 + * @arg @ref LL_FLASH_LATENCY_1 + * @arg @ref LL_FLASH_LATENCY_2 + */ +__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void) +{ + return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY)); +} + +/** + * @brief Enable Prefetch + * @rmtoll FLASH_ACR FLASH_ACR_PRFTEN LL_FLASH_EnablePrefetch + * @retval None + */ +__STATIC_INLINE void LL_FLASH_EnablePrefetch(void) +{ + SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN); +} + +/** + * @brief Disable Prefetch + * @rmtoll FLASH_ACR FLASH_ACR_PRFTEN LL_FLASH_DisablePrefetch + * @retval None + */ +__STATIC_INLINE void LL_FLASH_DisablePrefetch(void) +{ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_PRFTEN); +} + +/** + * @brief Check if Prefetch buffer is enabled + * @rmtoll FLASH_ACR FLASH_ACR_PRFTEN LL_FLASH_IsPrefetchEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_FLASH_IsPrefetchEnabled(void) +{ + return ((READ_BIT(FLASH->ACR, FLASH_ACR_PRFTEN) == (FLASH_ACR_PRFTEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable Instruction cache + * @rmtoll FLASH_ACR FLASH_ACR_ICEN LL_FLASH_EnableInstCache + * @retval None + */ +__STATIC_INLINE void LL_FLASH_EnableInstCache(void) +{ + SET_BIT(FLASH->ACR, FLASH_ACR_ICEN); +} + +/** + * @brief Disable Instruction cache + * @rmtoll FLASH_ACR FLASH_ACR_ICEN LL_FLASH_DisableInstCache + * @retval None + */ +__STATIC_INLINE void LL_FLASH_DisableInstCache(void) +{ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICEN); +} + +/** + * @brief Enable Instruction cache reset + * @note bit can be written only when the instruction cache is disabled + * @rmtoll FLASH_ACR FLASH_ACR_ICRST LL_FLASH_EnableInstCacheReset + * @retval None + */ +__STATIC_INLINE void LL_FLASH_EnableInstCacheReset(void) +{ + SET_BIT(FLASH->ACR, FLASH_ACR_ICRST); +} + +/** + * @brief Disable Instruction cache reset + * @rmtoll FLASH_ACR FLASH_ACR_ICRST LL_FLASH_DisableInstCacheReset + * @retval None + */ +__STATIC_INLINE void LL_FLASH_DisableInstCacheReset(void) +{ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICRST); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined (FLASH) || defined (SYSCFG) || defined (DBG) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_SYSTEM_H */ + + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_tim.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_tim.h new file mode 100644 index 0000000..1af4863 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_tim.h @@ -0,0 +1,5275 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_tim.h + * @author MCD Application Team + * @brief Header file of TIM LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32G0xx_LL_TIM_H +#define __STM32G0xx_LL_TIM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM14) || defined (TIM15) || defined (TIM16) || defined (TIM17) || defined (TIM6) || defined (TIM7) + +/** @defgroup TIM_LL TIM + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** @defgroup TIM_LL_Private_Variables TIM Private Variables + * @{ + */ +static const uint8_t OFFSET_TAB_CCMRx[] = +{ + 0x00U, /* 0: TIMx_CH1 */ + 0x00U, /* 1: TIMx_CH1N */ + 0x00U, /* 2: TIMx_CH2 */ + 0x00U, /* 3: TIMx_CH2N */ + 0x04U, /* 4: TIMx_CH3 */ + 0x04U, /* 5: TIMx_CH3N */ + 0x04U, /* 6: TIMx_CH4 */ + 0x3CU, /* 7: TIMx_CH5 */ + 0x3CU /* 8: TIMx_CH6 */ +}; + +static const uint8_t SHIFT_TAB_OCxx[] = +{ + 0U, /* 0: OC1M, OC1FE, OC1PE */ + 0U, /* 1: - NA */ + 8U, /* 2: OC2M, OC2FE, OC2PE */ + 0U, /* 3: - NA */ + 0U, /* 4: OC3M, OC3FE, OC3PE */ + 0U, /* 5: - NA */ + 8U, /* 6: OC4M, OC4FE, OC4PE */ + 0U, /* 7: OC5M, OC5FE, OC5PE */ + 8U /* 8: OC6M, OC6FE, OC6PE */ +}; + +static const uint8_t SHIFT_TAB_ICxx[] = +{ + 0U, /* 0: CC1S, IC1PSC, IC1F */ + 0U, /* 1: - NA */ + 8U, /* 2: CC2S, IC2PSC, IC2F */ + 0U, /* 3: - NA */ + 0U, /* 4: CC3S, IC3PSC, IC3F */ + 0U, /* 5: - NA */ + 8U, /* 6: CC4S, IC4PSC, IC4F */ + 0U, /* 7: - NA */ + 0U /* 8: - NA */ +}; + +static const uint8_t SHIFT_TAB_CCxP[] = +{ + 0U, /* 0: CC1P */ + 2U, /* 1: CC1NP */ + 4U, /* 2: CC2P */ + 6U, /* 3: CC2NP */ + 8U, /* 4: CC3P */ + 10U, /* 5: CC3NP */ + 12U, /* 6: CC4P */ + 16U, /* 7: CC5P */ + 20U /* 8: CC6P */ +}; + +static const uint8_t SHIFT_TAB_OISx[] = +{ + 0U, /* 0: OIS1 */ + 1U, /* 1: OIS1N */ + 2U, /* 2: OIS2 */ + 3U, /* 3: OIS2N */ + 4U, /* 4: OIS3 */ + 5U, /* 5: OIS3N */ + 6U, /* 6: OIS4 */ + 8U, /* 7: OIS5 */ + 10U /* 8: OIS6 */ +}; +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup TIM_LL_Private_Constants TIM Private Constants + * @{ + */ + +/* Defines used for the bit position in the register and perform offsets */ +#if defined(COMP3) +#define TIM_POSITION_BRK_SOURCE \ + ((Source == LL_TIM_BKIN_SOURCE_BKIN) ? 0U :\ + (Source == LL_TIM_BKIN_SOURCE_BKCOMP1) ? 1U :\ + (Source == LL_TIM_BKIN_SOURCE_BKCOMP2) ? 2U :3U) +#else +#define TIM_POSITION_BRK_SOURCE ((Source >> 1U) & 0x1FUL) +#endif + +/* Generic bit definitions for TIMx_AF1 register */ +#define TIMx_AF1_BKINP TIM1_AF1_BKINP /*!< BRK BKIN input polarity */ +#define TIMx_AF1_ETRSEL TIM1_AF1_ETRSEL /*!< TIMx ETR source selection */ + + +/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */ +#define DT_DELAY_1 ((uint8_t)0x7F) +#define DT_DELAY_2 ((uint8_t)0x3F) +#define DT_DELAY_3 ((uint8_t)0x1F) +#define DT_DELAY_4 ((uint8_t)0x1F) + +/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */ +#define DT_RANGE_1 ((uint8_t)0x00) +#define DT_RANGE_2 ((uint8_t)0x80) +#define DT_RANGE_3 ((uint8_t)0xC0) +#define DT_RANGE_4 ((uint8_t)0xE0) + +/** Legacy definitions for compatibility purpose +@cond 0 + */ +/** +@endcond + */ + +#define OCREF_CLEAR_SELECT_Pos (16U) +#define OCREF_CLEAR_SELECT_Msk (0x1U << OCREF_CLEAR_SELECT_Pos) /*!< 0x00010000 */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup TIM_LL_Private_Macros TIM Private Macros + * @{ + */ +/** @brief Convert channel id into channel index. + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH1N + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH2N + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH3N + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval none + */ +#define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \ + (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\ + ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\ + ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\ + ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\ + ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\ + ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U :\ + ((__CHANNEL__) == LL_TIM_CHANNEL_CH4) ? 6U :\ + ((__CHANNEL__) == LL_TIM_CHANNEL_CH5) ? 7U : 8U) + +/** @brief Calculate the deadtime sampling period(in ps). + * @param __TIMCLK__ timer input clock frequency (in Hz). + * @param __CKD__ This parameter can be one of the following values: + * @arg @ref LL_TIM_CLOCKDIVISION_DIV1 + * @arg @ref LL_TIM_CLOCKDIVISION_DIV2 + * @arg @ref LL_TIM_CLOCKDIVISION_DIV4 + * @retval none + */ +#define TIM_CALC_DTS(__TIMCLK__, __CKD__) \ + (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__)) : \ + ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) >> 1U)) : \ + ((uint64_t)1000000000000U/((__TIMCLK__) >> 2U))) +/** + * @} + */ + + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup TIM_LL_ES_INIT TIM Exported Init structure + * @{ + */ + +/** + * @brief TIM Time Base configuration structure definition. + */ +typedef struct +{ + uint16_t Prescaler; /*!< Specifies the prescaler value used to divide the TIM clock. + This parameter can be a number between Min_Data=0x0000 and Max_Data=0xFFFF. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_SetPrescaler().*/ + + uint32_t CounterMode; /*!< Specifies the counter mode. + This parameter can be a value of @ref TIM_LL_EC_COUNTERMODE. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_SetCounterMode().*/ + + uint32_t Autoreload; /*!< Specifies the auto reload value to be loaded into the active + Auto-Reload Register at the next update event. + This parameter must be a number between Min_Data=0x0000 and Max_Data=0xFFFF. + Some timer instances may support 32 bits counters. In that case this parameter must + be a number between 0x0000 and 0xFFFFFFFF. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_SetAutoReload().*/ + + uint32_t ClockDivision; /*!< Specifies the clock division. + This parameter can be a value of @ref TIM_LL_EC_CLOCKDIVISION. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_SetClockDivision().*/ + + uint32_t RepetitionCounter; /*!< Specifies the repetition counter value. Each time the RCR downcounter + reaches zero, an update event is generated and counting restarts + from the RCR value (N). + This means in PWM mode that (N+1) corresponds to: + - the number of PWM periods in edge-aligned mode + - the number of half PWM period in center-aligned mode + GP timers: this parameter must be a number between Min_Data = 0x00 and + Max_Data = 0xFF. + Advanced timers: this parameter must be a number between Min_Data = 0x0000 and + Max_Data = 0xFFFF. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_SetRepetitionCounter().*/ +} LL_TIM_InitTypeDef; + +/** + * @brief TIM Output Compare configuration structure definition. + */ +typedef struct +{ + uint32_t OCMode; /*!< Specifies the output mode. + This parameter can be a value of @ref TIM_LL_EC_OCMODE. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_OC_SetMode().*/ + + uint32_t OCState; /*!< Specifies the TIM Output Compare state. + This parameter can be a value of @ref TIM_LL_EC_OCSTATE. + + This feature can be modified afterwards using unitary functions + @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/ + + uint32_t OCNState; /*!< Specifies the TIM complementary Output Compare state. + This parameter can be a value of @ref TIM_LL_EC_OCSTATE. + + This feature can be modified afterwards using unitary functions + @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/ + + uint32_t CompareValue; /*!< Specifies the Compare value to be loaded into the Capture Compare Register. + This parameter can be a number between Min_Data=0x0000 and Max_Data=0xFFFF. + + This feature can be modified afterwards using unitary function + LL_TIM_OC_SetCompareCHx (x=1..6).*/ + + uint32_t OCPolarity; /*!< Specifies the output polarity. + This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_OC_SetPolarity().*/ + + uint32_t OCNPolarity; /*!< Specifies the complementary output polarity. + This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_OC_SetPolarity().*/ + + + uint32_t OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_OC_SetIdleState().*/ + + uint32_t OCNIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_OC_SetIdleState().*/ +} LL_TIM_OC_InitTypeDef; + +/** + * @brief TIM Input Capture configuration structure definition. + */ + +typedef struct +{ + + uint32_t ICPolarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_IC_SetPolarity().*/ + + uint32_t ICActiveInput; /*!< Specifies the input. + This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_IC_SetActiveInput().*/ + + uint32_t ICPrescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_LL_EC_ICPSC. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_IC_SetPrescaler().*/ + + uint32_t ICFilter; /*!< Specifies the input capture filter. + This parameter can be a value of @ref TIM_LL_EC_IC_FILTER. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_IC_SetFilter().*/ +} LL_TIM_IC_InitTypeDef; + + +/** + * @brief TIM Encoder interface configuration structure definition. + */ +typedef struct +{ + uint32_t EncoderMode; /*!< Specifies the encoder resolution (x2 or x4). + This parameter can be a value of @ref TIM_LL_EC_ENCODERMODE. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_SetEncoderMode().*/ + + uint32_t IC1Polarity; /*!< Specifies the active edge of TI1 input. + This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_IC_SetPolarity().*/ + + uint32_t IC1ActiveInput; /*!< Specifies the TI1 input source + This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_IC_SetActiveInput().*/ + + uint32_t IC1Prescaler; /*!< Specifies the TI1 input prescaler value. + This parameter can be a value of @ref TIM_LL_EC_ICPSC. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_IC_SetPrescaler().*/ + + uint32_t IC1Filter; /*!< Specifies the TI1 input filter. + This parameter can be a value of @ref TIM_LL_EC_IC_FILTER. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_IC_SetFilter().*/ + + uint32_t IC2Polarity; /*!< Specifies the active edge of TI2 input. + This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_IC_SetPolarity().*/ + + uint32_t IC2ActiveInput; /*!< Specifies the TI2 input source + This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_IC_SetActiveInput().*/ + + uint32_t IC2Prescaler; /*!< Specifies the TI2 input prescaler value. + This parameter can be a value of @ref TIM_LL_EC_ICPSC. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_IC_SetPrescaler().*/ + + uint32_t IC2Filter; /*!< Specifies the TI2 input filter. + This parameter can be a value of @ref TIM_LL_EC_IC_FILTER. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_IC_SetFilter().*/ + +} LL_TIM_ENCODER_InitTypeDef; + +/** + * @brief TIM Hall sensor interface configuration structure definition. + */ +typedef struct +{ + + uint32_t IC1Polarity; /*!< Specifies the active edge of TI1 input. + This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_IC_SetPolarity().*/ + + uint32_t IC1Prescaler; /*!< Specifies the TI1 input prescaler value. + Prescaler must be set to get a maximum counter period longer than the + time interval between 2 consecutive changes on the Hall inputs. + This parameter can be a value of @ref TIM_LL_EC_ICPSC. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_IC_SetPrescaler().*/ + + uint32_t IC1Filter; /*!< Specifies the TI1 input filter. + This parameter can be a value of + @ref TIM_LL_EC_IC_FILTER. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_IC_SetFilter().*/ + + uint32_t CommutationDelay; /*!< Specifies the compare value to be loaded into the Capture Compare Register. + A positive pulse (TRGO event) is generated with a programmable delay every time + a change occurs on the Hall inputs. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_OC_SetCompareCH2().*/ +} LL_TIM_HALLSENSOR_InitTypeDef; + +/** + * @brief BDTR (Break and Dead Time) structure definition + */ +typedef struct +{ + uint32_t OSSRState; /*!< Specifies the Off-State selection used in Run mode. + This parameter can be a value of @ref TIM_LL_EC_OSSR + + This feature can be modified afterwards using unitary function + @ref LL_TIM_SetOffStates() + + @note This bit-field cannot be modified as long as LOCK level 2 has been + programmed. */ + + uint32_t OSSIState; /*!< Specifies the Off-State used in Idle state. + This parameter can be a value of @ref TIM_LL_EC_OSSI + + This feature can be modified afterwards using unitary function + @ref LL_TIM_SetOffStates() + + @note This bit-field cannot be modified as long as LOCK level 2 has been + programmed. */ + + uint32_t LockLevel; /*!< Specifies the LOCK level parameters. + This parameter can be a value of @ref TIM_LL_EC_LOCKLEVEL + + @note The LOCK bits can be written only once after the reset. Once the TIMx_BDTR + register has been written, their content is frozen until the next reset.*/ + + uint8_t DeadTime; /*!< Specifies the delay time between the switching-off and the + switching-on of the outputs. + This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF. + + This feature can be modified afterwards using unitary function + @ref LL_TIM_OC_SetDeadTime() + + @note This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been + programmed. */ + + uint16_t BreakState; /*!< Specifies whether the TIM Break input is enabled or not. + This parameter can be a value of @ref TIM_LL_EC_BREAK_ENABLE + + This feature can be modified afterwards using unitary functions + @ref LL_TIM_EnableBRK() or @ref LL_TIM_DisableBRK() + + @note This bit-field can not be modified as long as LOCK level 1 has been + programmed. */ + + uint32_t BreakPolarity; /*!< Specifies the TIM Break Input pin polarity. + This parameter can be a value of @ref TIM_LL_EC_BREAK_POLARITY + + This feature can be modified afterwards using unitary function + @ref LL_TIM_ConfigBRK() + + @note This bit-field can not be modified as long as LOCK level 1 has been + programmed. */ + + uint32_t BreakFilter; /*!< Specifies the TIM Break Filter. + This parameter can be a value of @ref TIM_LL_EC_BREAK_FILTER + + This feature can be modified afterwards using unitary function + @ref LL_TIM_ConfigBRK() + + @note This bit-field can not be modified as long as LOCK level 1 has been + programmed. */ + + uint32_t BreakAFMode; /*!< Specifies the alternate function mode of the break input. + This parameter can be a value of @ref TIM_LL_EC_BREAK_AFMODE + + This feature can be modified afterwards using unitary functions + @ref LL_TIM_ConfigBRK() + + @note Bidirectional break input is only supported by advanced timers instances. + + @note This bit-field can not be modified as long as LOCK level 1 has been + programmed. */ + + uint32_t Break2State; /*!< Specifies whether the TIM Break2 input is enabled or not. + This parameter can be a value of @ref TIM_LL_EC_BREAK2_ENABLE + + This feature can be modified afterwards using unitary functions + @ref LL_TIM_EnableBRK2() or @ref LL_TIM_DisableBRK2() + + @note This bit-field can not be modified as long as LOCK level 1 has been + programmed. */ + + uint32_t Break2Polarity; /*!< Specifies the TIM Break2 Input pin polarity. + This parameter can be a value of @ref TIM_LL_EC_BREAK2_POLARITY + + This feature can be modified afterwards using unitary function + @ref LL_TIM_ConfigBRK2() + + @note This bit-field can not be modified as long as LOCK level 1 has been + programmed. */ + + uint32_t Break2Filter; /*!< Specifies the TIM Break2 Filter. + This parameter can be a value of @ref TIM_LL_EC_BREAK2_FILTER + + This feature can be modified afterwards using unitary function + @ref LL_TIM_ConfigBRK2() + + @note This bit-field can not be modified as long as LOCK level 1 has been + programmed. */ + + uint32_t Break2AFMode; /*!< Specifies the alternate function mode of the break2 input. + This parameter can be a value of @ref TIM_LL_EC_BREAK2_AFMODE + + This feature can be modified afterwards using unitary functions + @ref LL_TIM_ConfigBRK2() + + @note Bidirectional break input is only supported by advanced timers instances. + + @note This bit-field can not be modified as long as LOCK level 1 has been + programmed. */ + + uint32_t AutomaticOutput; /*!< Specifies whether the TIM Automatic Output feature is enabled or not. + This parameter can be a value of @ref TIM_LL_EC_AUTOMATICOUTPUT_ENABLE + + This feature can be modified afterwards using unitary functions + @ref LL_TIM_EnableAutomaticOutput() or @ref LL_TIM_DisableAutomaticOutput() + + @note This bit-field can not be modified as long as LOCK level 1 has been + programmed. */ +} LL_TIM_BDTR_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup TIM_LL_Exported_Constants TIM Exported Constants + * @{ + */ + +/** @defgroup TIM_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_TIM_ReadReg function. + * @{ + */ +#define LL_TIM_SR_UIF TIM_SR_UIF /*!< Update interrupt flag */ +#define LL_TIM_SR_CC1IF TIM_SR_CC1IF /*!< Capture/compare 1 interrupt flag */ +#define LL_TIM_SR_CC2IF TIM_SR_CC2IF /*!< Capture/compare 2 interrupt flag */ +#define LL_TIM_SR_CC3IF TIM_SR_CC3IF /*!< Capture/compare 3 interrupt flag */ +#define LL_TIM_SR_CC4IF TIM_SR_CC4IF /*!< Capture/compare 4 interrupt flag */ +#define LL_TIM_SR_CC5IF TIM_SR_CC5IF /*!< Capture/compare 5 interrupt flag */ +#define LL_TIM_SR_CC6IF TIM_SR_CC6IF /*!< Capture/compare 6 interrupt flag */ +#define LL_TIM_SR_COMIF TIM_SR_COMIF /*!< COM interrupt flag */ +#define LL_TIM_SR_TIF TIM_SR_TIF /*!< Trigger interrupt flag */ +#define LL_TIM_SR_BIF TIM_SR_BIF /*!< Break interrupt flag */ +#define LL_TIM_SR_B2IF TIM_SR_B2IF /*!< Second break interrupt flag */ +#define LL_TIM_SR_CC1OF TIM_SR_CC1OF /*!< Capture/Compare 1 overcapture flag */ +#define LL_TIM_SR_CC2OF TIM_SR_CC2OF /*!< Capture/Compare 2 overcapture flag */ +#define LL_TIM_SR_CC3OF TIM_SR_CC3OF /*!< Capture/Compare 3 overcapture flag */ +#define LL_TIM_SR_CC4OF TIM_SR_CC4OF /*!< Capture/Compare 4 overcapture flag */ +#define LL_TIM_SR_SBIF TIM_SR_SBIF /*!< System Break interrupt flag */ +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup TIM_LL_EC_BREAK_ENABLE Break Enable + * @{ + */ +#define LL_TIM_BREAK_DISABLE 0x00000000U /*!< Break function disabled */ +#define LL_TIM_BREAK_ENABLE TIM_BDTR_BKE /*!< Break function enabled */ +/** + * @} + */ + +/** @defgroup TIM_LL_EC_BREAK2_ENABLE Break2 Enable + * @{ + */ +#define LL_TIM_BREAK2_DISABLE 0x00000000U /*!< Break2 function disabled */ +#define LL_TIM_BREAK2_ENABLE TIM_BDTR_BK2E /*!< Break2 function enabled */ +/** + * @} + */ + +/** @defgroup TIM_LL_EC_AUTOMATICOUTPUT_ENABLE Automatic output enable + * @{ + */ +#define LL_TIM_AUTOMATICOUTPUT_DISABLE 0x00000000U /*!< MOE can be set only by software */ +#define LL_TIM_AUTOMATICOUTPUT_ENABLE TIM_BDTR_AOE /*!< MOE can be set by software or automatically at the next update event */ +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** @defgroup TIM_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_TIM_ReadReg and LL_TIM_WriteReg functions. + * @{ + */ +#define LL_TIM_DIER_UIE TIM_DIER_UIE /*!< Update interrupt enable */ +#define LL_TIM_DIER_CC1IE TIM_DIER_CC1IE /*!< Capture/compare 1 interrupt enable */ +#define LL_TIM_DIER_CC2IE TIM_DIER_CC2IE /*!< Capture/compare 2 interrupt enable */ +#define LL_TIM_DIER_CC3IE TIM_DIER_CC3IE /*!< Capture/compare 3 interrupt enable */ +#define LL_TIM_DIER_CC4IE TIM_DIER_CC4IE /*!< Capture/compare 4 interrupt enable */ +#define LL_TIM_DIER_COMIE TIM_DIER_COMIE /*!< COM interrupt enable */ +#define LL_TIM_DIER_TIE TIM_DIER_TIE /*!< Trigger interrupt enable */ +#define LL_TIM_DIER_BIE TIM_DIER_BIE /*!< Break interrupt enable */ +/** + * @} + */ + +/** @defgroup TIM_LL_EC_UPDATESOURCE Update Source + * @{ + */ +#define LL_TIM_UPDATESOURCE_REGULAR 0x00000000U /*!< Counter overflow/underflow, Setting the UG bit or Update generation through the slave mode controller generates an update request */ +#define LL_TIM_UPDATESOURCE_COUNTER TIM_CR1_URS /*!< Only counter overflow/underflow generates an update request */ +/** + * @} + */ + +/** @defgroup TIM_LL_EC_ONEPULSEMODE One Pulse Mode + * @{ + */ +#define LL_TIM_ONEPULSEMODE_SINGLE TIM_CR1_OPM /*!< Counter stops counting at the next update event */ +#define LL_TIM_ONEPULSEMODE_REPETITIVE 0x00000000U /*!< Counter is not stopped at update event */ +/** + * @} + */ + +/** @defgroup TIM_LL_EC_COUNTERMODE Counter Mode + * @{ + */ +#define LL_TIM_COUNTERMODE_UP 0x00000000U /*!TIMx_CCRy else active.*/ +#define LL_TIM_OCMODE_PWM2 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) /*!TIMx_CCRy else inactive*/ +#define LL_TIM_OCMODE_RETRIG_OPM1 TIM_CCMR1_OC1M_3 /*!__REG__, (__VALUE__)) + +/** + * @brief Read a value in TIM register. + * @param __INSTANCE__ TIM Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__) +/** + * @} + */ + +/** @defgroup TIM_LL_EM_Exported_Macros Exported_Macros + * @{ + */ + +/** + * @brief HELPER macro retrieving the UIFCPY flag from the counter value. + * @note ex: @ref __LL_TIM_GETFLAG_UIFCPY (@ref LL_TIM_GetCounter ()); + * @note Relevant only if UIF flag remapping has been enabled (UIF status bit is copied + * to TIMx_CNT register bit 31) + * @param __CNT__ Counter value + * @retval UIF status bit + */ +#define __LL_TIM_GETFLAG_UIFCPY(__CNT__) \ + (READ_BIT((__CNT__), TIM_CNT_UIFCPY) >> TIM_CNT_UIFCPY_Pos) + +/** + * @brief HELPER macro calculating DTG[0:7] in the TIMx_BDTR register to achieve the requested dead time duration. + * @note ex: @ref __LL_TIM_CALC_DEADTIME (80000000, @ref LL_TIM_GetClockDivision (), 120); + * @param __TIMCLK__ timer input clock frequency (in Hz) + * @param __CKD__ This parameter can be one of the following values: + * @arg @ref LL_TIM_CLOCKDIVISION_DIV1 + * @arg @ref LL_TIM_CLOCKDIVISION_DIV2 + * @arg @ref LL_TIM_CLOCKDIVISION_DIV4 + * @param __DT__ deadtime duration (in ns) + * @retval DTG[0:7] + */ +#define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__) \ + ( (((uint64_t)((__DT__)*1000U)) < ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ? \ + (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__))) & DT_DELAY_1) : \ + (((uint64_t)((__DT__)*1000U)) < ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ? \ + (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), \ + (__CKD__))) >> 1U) - (uint8_t) 64) & DT_DELAY_2)) :\ + (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ? \ + (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), \ + (__CKD__))) >> 3U) - (uint8_t) 32) & DT_DELAY_3)) :\ + (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ? \ + (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), \ + (__CKD__))) >> 4U) - (uint8_t) 32) & DT_DELAY_4)) :\ + 0U) + +/** + * @brief HELPER macro calculating the prescaler value to achieve the required counter clock frequency. + * @note ex: @ref __LL_TIM_CALC_PSC (80000000, 1000000); + * @param __TIMCLK__ timer input clock frequency (in Hz) + * @param __CNTCLK__ counter clock frequency (in Hz) + * @retval Prescaler value (between Min_Data=0 and Max_Data=65535) + */ +#define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__) \ + (((__TIMCLK__) >= (__CNTCLK__)) ? (uint32_t)((((__TIMCLK__) + (__CNTCLK__)/2U)/(__CNTCLK__)) - 1U) : 0U) + +/** + * @brief HELPER macro calculating the auto-reload value to achieve the required output signal frequency. + * @note ex: @ref __LL_TIM_CALC_ARR (1000000, @ref LL_TIM_GetPrescaler (), 10000); + * @param __TIMCLK__ timer input clock frequency (in Hz) + * @param __PSC__ prescaler + * @param __FREQ__ output signal frequency (in Hz) + * @retval Auto-reload value (between Min_Data=0 and Max_Data=65535) + */ +#define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \ + ((((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))) - 1U) : 0U) + +/** + * @brief HELPER macro calculating the compare value required to achieve the required timer output compare + * active/inactive delay. + * @note ex: @ref __LL_TIM_CALC_DELAY (1000000, @ref LL_TIM_GetPrescaler (), 10); + * @param __TIMCLK__ timer input clock frequency (in Hz) + * @param __PSC__ prescaler + * @param __DELAY__ timer output compare active/inactive delay (in us) + * @retval Compare value (between Min_Data=0 and Max_Data=65535) + */ +#define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__) \ + ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \ + / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U)))) + +/** + * @brief HELPER macro calculating the auto-reload value to achieve the required pulse duration + * (when the timer operates in one pulse mode). + * @note ex: @ref __LL_TIM_CALC_PULSE (1000000, @ref LL_TIM_GetPrescaler (), 10, 20); + * @param __TIMCLK__ timer input clock frequency (in Hz) + * @param __PSC__ prescaler + * @param __DELAY__ timer output compare active/inactive delay (in us) + * @param __PULSE__ pulse duration (in us) + * @retval Auto-reload value (between Min_Data=0 and Max_Data=65535) + */ +#define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__) \ + ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \ + + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__)))) + +/** + * @brief HELPER macro retrieving the ratio of the input capture prescaler + * @note ex: @ref __LL_TIM_GET_ICPSC_RATIO (@ref LL_TIM_IC_GetPrescaler ()); + * @param __ICPSC__ This parameter can be one of the following values: + * @arg @ref LL_TIM_ICPSC_DIV1 + * @arg @ref LL_TIM_ICPSC_DIV2 + * @arg @ref LL_TIM_ICPSC_DIV4 + * @arg @ref LL_TIM_ICPSC_DIV8 + * @retval Input capture prescaler ratio (1, 2, 4 or 8) + */ +#define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__) \ + ((uint32_t)(0x01U << (((__ICPSC__) >> 16U) >> TIM_CCMR1_IC1PSC_Pos))) + + +/** + * @} + */ + + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup TIM_LL_Exported_Functions TIM Exported Functions + * @{ + */ + +/** @defgroup TIM_LL_EF_Time_Base Time Base configuration + * @{ + */ +/** + * @brief Enable timer counter. + * @rmtoll CR1 CEN LL_TIM_EnableCounter + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->CR1, TIM_CR1_CEN); +} + +/** + * @brief Disable timer counter. + * @rmtoll CR1 CEN LL_TIM_DisableCounter + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN); +} + +/** + * @brief Indicates whether the timer counter is enabled. + * @rmtoll CR1 CEN LL_TIM_IsEnabledCounter + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable update event generation. + * @rmtoll CR1 UDIS LL_TIM_EnableUpdateEvent + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS); +} + +/** + * @brief Disable update event generation. + * @rmtoll CR1 UDIS LL_TIM_DisableUpdateEvent + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->CR1, TIM_CR1_UDIS); +} + +/** + * @brief Indicates whether update event generation is enabled. + * @rmtoll CR1 UDIS LL_TIM_IsEnabledUpdateEvent + * @param TIMx Timer instance + * @retval Inverted state of bit (0 or 1). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->CR1, TIM_CR1_UDIS) == (uint32_t)RESET) ? 1UL : 0UL); +} + +/** + * @brief Set update event source + * @note Update event source set to LL_TIM_UPDATESOURCE_REGULAR: any of the following events + * generate an update interrupt or DMA request if enabled: + * - Counter overflow/underflow + * - Setting the UG bit + * - Update generation through the slave mode controller + * @note Update event source set to LL_TIM_UPDATESOURCE_COUNTER: only counter + * overflow/underflow generates an update interrupt or DMA request if enabled. + * @rmtoll CR1 URS LL_TIM_SetUpdateSource + * @param TIMx Timer instance + * @param UpdateSource This parameter can be one of the following values: + * @arg @ref LL_TIM_UPDATESOURCE_REGULAR + * @arg @ref LL_TIM_UPDATESOURCE_COUNTER + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource) +{ + MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource); +} + +/** + * @brief Get actual event update source + * @rmtoll CR1 URS LL_TIM_GetUpdateSource + * @param TIMx Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_UPDATESOURCE_REGULAR + * @arg @ref LL_TIM_UPDATESOURCE_COUNTER + */ +__STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_URS)); +} + +/** + * @brief Set one pulse mode (one shot v.s. repetitive). + * @rmtoll CR1 OPM LL_TIM_SetOnePulseMode + * @param TIMx Timer instance + * @param OnePulseMode This parameter can be one of the following values: + * @arg @ref LL_TIM_ONEPULSEMODE_SINGLE + * @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode) +{ + MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode); +} + +/** + * @brief Get actual one pulse mode. + * @rmtoll CR1 OPM LL_TIM_GetOnePulseMode + * @param TIMx Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_ONEPULSEMODE_SINGLE + * @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE + */ +__STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_OPM)); +} + +/** + * @brief Set the timer counter counting mode. + * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to + * check whether or not the counter mode selection feature is supported + * by a timer instance. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * @rmtoll CR1 DIR LL_TIM_SetCounterMode\n + * CR1 CMS LL_TIM_SetCounterMode + * @param TIMx Timer instance + * @param CounterMode This parameter can be one of the following values: + * @arg @ref LL_TIM_COUNTERMODE_UP + * @arg @ref LL_TIM_COUNTERMODE_DOWN + * @arg @ref LL_TIM_COUNTERMODE_CENTER_UP + * @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN + * @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode) +{ + MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode); +} + +/** + * @brief Get actual counter mode. + * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to + * check whether or not the counter mode selection feature is supported + * by a timer instance. + * @rmtoll CR1 DIR LL_TIM_GetCounterMode\n + * CR1 CMS LL_TIM_GetCounterMode + * @param TIMx Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_COUNTERMODE_UP + * @arg @ref LL_TIM_COUNTERMODE_DOWN + * @arg @ref LL_TIM_COUNTERMODE_CENTER_UP + * @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN + * @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN + */ +__STATIC_INLINE uint32_t LL_TIM_GetCounterMode(const TIM_TypeDef *TIMx) +{ + uint32_t counter_mode; + + counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CMS)); + + if (counter_mode == 0U) + { + counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR)); + } + + return counter_mode; +} + +/** + * @brief Enable auto-reload (ARR) preload. + * @rmtoll CR1 ARPE LL_TIM_EnableARRPreload + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->CR1, TIM_CR1_ARPE); +} + +/** + * @brief Disable auto-reload (ARR) preload. + * @rmtoll CR1 ARPE LL_TIM_DisableARRPreload + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE); +} + +/** + * @brief Indicates whether auto-reload (ARR) preload is enabled. + * @rmtoll CR1 ARPE LL_TIM_IsEnabledARRPreload + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE)) ? 1UL : 0UL); +} + +/** + * @brief Set the division ratio between the timer clock and the sampling clock used by the dead-time generators + * (when supported) and the digital filters. + * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check + * whether or not the clock division feature is supported by the timer + * instance. + * @rmtoll CR1 CKD LL_TIM_SetClockDivision + * @param TIMx Timer instance + * @param ClockDivision This parameter can be one of the following values: + * @arg @ref LL_TIM_CLOCKDIVISION_DIV1 + * @arg @ref LL_TIM_CLOCKDIVISION_DIV2 + * @arg @ref LL_TIM_CLOCKDIVISION_DIV4 + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision) +{ + MODIFY_REG(TIMx->CR1, TIM_CR1_CKD, ClockDivision); +} + +/** + * @brief Get the actual division ratio between the timer clock and the sampling clock used by the dead-time + * generators (when supported) and the digital filters. + * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check + * whether or not the clock division feature is supported by the timer + * instance. + * @rmtoll CR1 CKD LL_TIM_GetClockDivision + * @param TIMx Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_CLOCKDIVISION_DIV1 + * @arg @ref LL_TIM_CLOCKDIVISION_DIV2 + * @arg @ref LL_TIM_CLOCKDIVISION_DIV4 + */ +__STATIC_INLINE uint32_t LL_TIM_GetClockDivision(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CKD)); +} + +/** + * @brief Set the counter value. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @rmtoll CNT CNT LL_TIM_SetCounter + * @param TIMx Timer instance + * @param Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF) + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter) +{ + WRITE_REG(TIMx->CNT, Counter); +} + +/** + * @brief Get the counter value. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @rmtoll CNT CNT LL_TIM_GetCounter + * @param TIMx Timer instance + * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF) + */ +__STATIC_INLINE uint32_t LL_TIM_GetCounter(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CNT)); +} + +/** + * @brief Get the current direction of the counter + * @rmtoll CR1 DIR LL_TIM_GetDirection + * @param TIMx Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_COUNTERDIRECTION_UP + * @arg @ref LL_TIM_COUNTERDIRECTION_DOWN + */ +__STATIC_INLINE uint32_t LL_TIM_GetDirection(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR)); +} + +/** + * @brief Set the prescaler value. + * @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1). + * @note The prescaler can be changed on the fly as this control register is buffered. The new + * prescaler ratio is taken into account at the next update event. + * @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter + * @rmtoll PSC PSC LL_TIM_SetPrescaler + * @param TIMx Timer instance + * @param Prescaler between Min_Data=0 and Max_Data=65535 + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler) +{ + WRITE_REG(TIMx->PSC, Prescaler); +} + +/** + * @brief Get the prescaler value. + * @rmtoll PSC PSC LL_TIM_GetPrescaler + * @param TIMx Timer instance + * @retval Prescaler value between Min_Data=0 and Max_Data=65535 + */ +__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->PSC)); +} + +/** + * @brief Set the auto-reload value. + * @note The counter is blocked while the auto-reload value is null. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter + * @rmtoll ARR ARR LL_TIM_SetAutoReload + * @param TIMx Timer instance + * @param AutoReload between Min_Data=0 and Max_Data=65535 + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload) +{ + WRITE_REG(TIMx->ARR, AutoReload); +} + +/** + * @brief Get the auto-reload value. + * @rmtoll ARR ARR LL_TIM_GetAutoReload + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @param TIMx Timer instance + * @retval Auto-reload value + */ +__STATIC_INLINE uint32_t LL_TIM_GetAutoReload(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->ARR)); +} + +/** + * @brief Set the repetition counter value. + * @note For advanced timer instances RepetitionCounter can be up to 65535. + * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a repetition counter. + * @rmtoll RCR REP LL_TIM_SetRepetitionCounter + * @param TIMx Timer instance + * @param RepetitionCounter between Min_Data=0 and Max_Data=255 or 65535 for advanced timer. + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter) +{ + WRITE_REG(TIMx->RCR, RepetitionCounter); +} + +/** + * @brief Get the repetition counter value. + * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a repetition counter. + * @rmtoll RCR REP LL_TIM_GetRepetitionCounter + * @param TIMx Timer instance + * @retval Repetition counter value + */ +__STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->RCR)); +} + +/** + * @brief Force a continuous copy of the update interrupt flag (UIF) into the timer counter register (bit 31). + * @note This allows both the counter value and a potential roll-over condition signalled by the UIFCPY flag to be read + * in an atomic way. + * @rmtoll CR1 UIFREMAP LL_TIM_EnableUIFRemap + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableUIFRemap(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->CR1, TIM_CR1_UIFREMAP); +} + +/** + * @brief Disable update interrupt flag (UIF) remapping. + * @rmtoll CR1 UIFREMAP LL_TIM_DisableUIFRemap + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableUIFRemap(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->CR1, TIM_CR1_UIFREMAP); +} + +/** + * @brief Indicate whether update interrupt flag (UIF) copy is set. + * @param Counter Counter value + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveUIFCPY(const uint32_t Counter) +{ + return (((Counter & TIM_CNT_UIFCPY) == (TIM_CNT_UIFCPY)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration + * @{ + */ +/** + * @brief Enable the capture/compare control bits (CCxE, CCxNE and OCxM) preload. + * @note CCxE, CCxNE and OCxM bits are preloaded, after having been written, + * they are updated only when a commutation event (COM) occurs. + * @note Only on channels that have a complementary output. + * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check + * whether or not a timer instance is able to generate a commutation event. + * @rmtoll CR2 CCPC LL_TIM_CC_EnablePreload + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->CR2, TIM_CR2_CCPC); +} + +/** + * @brief Disable the capture/compare control bits (CCxE, CCxNE and OCxM) preload. + * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check + * whether or not a timer instance is able to generate a commutation event. + * @rmtoll CR2 CCPC LL_TIM_CC_DisablePreload + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->CR2, TIM_CR2_CCPC); +} + +/** + * @brief Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM). + * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check + * whether or not a timer instance is able to generate a commutation event. + * @rmtoll CR2 CCUS LL_TIM_CC_SetUpdate + * @param TIMx Timer instance + * @param CCUpdateSource This parameter can be one of the following values: + * @arg @ref LL_TIM_CCUPDATESOURCE_COMG_ONLY + * @arg @ref LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI + * @retval None + */ +__STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource) +{ + MODIFY_REG(TIMx->CR2, TIM_CR2_CCUS, CCUpdateSource); +} + +/** + * @brief Set the trigger of the capture/compare DMA request. + * @rmtoll CR2 CCDS LL_TIM_CC_SetDMAReqTrigger + * @param TIMx Timer instance + * @param DMAReqTrigger This parameter can be one of the following values: + * @arg @ref LL_TIM_CCDMAREQUEST_CC + * @arg @ref LL_TIM_CCDMAREQUEST_UPDATE + * @retval None + */ +__STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger) +{ + MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger); +} + +/** + * @brief Get actual trigger of the capture/compare DMA request. + * @rmtoll CR2 CCDS LL_TIM_CC_GetDMAReqTrigger + * @param TIMx Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_CCDMAREQUEST_CC + * @arg @ref LL_TIM_CCDMAREQUEST_UPDATE + */ +__STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_BIT(TIMx->CR2, TIM_CR2_CCDS)); +} + +/** + * @brief Set the lock level to freeze the + * configuration of several capture/compare parameters. + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * the lock mechanism is supported by a timer instance. + * @rmtoll BDTR LOCK LL_TIM_CC_SetLockLevel + * @param TIMx Timer instance + * @param LockLevel This parameter can be one of the following values: + * @arg @ref LL_TIM_LOCKLEVEL_OFF + * @arg @ref LL_TIM_LOCKLEVEL_1 + * @arg @ref LL_TIM_LOCKLEVEL_2 + * @arg @ref LL_TIM_LOCKLEVEL_3 + * @retval None + */ +__STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel) +{ + MODIFY_REG(TIMx->BDTR, TIM_BDTR_LOCK, LockLevel); +} + +/** + * @brief Enable capture/compare channels. + * @rmtoll CCER CC1E LL_TIM_CC_EnableChannel\n + * CCER CC1NE LL_TIM_CC_EnableChannel\n + * CCER CC2E LL_TIM_CC_EnableChannel\n + * CCER CC2NE LL_TIM_CC_EnableChannel\n + * CCER CC3E LL_TIM_CC_EnableChannel\n + * CCER CC3NE LL_TIM_CC_EnableChannel\n + * CCER CC4E LL_TIM_CC_EnableChannel\n + * CCER CC5E LL_TIM_CC_EnableChannel\n + * CCER CC6E LL_TIM_CC_EnableChannel + * @param TIMx Timer instance + * @param Channels This parameter can be a combination of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH1N + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH2N + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH3N + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval None + */ +__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels) +{ + SET_BIT(TIMx->CCER, Channels); +} + +/** + * @brief Disable capture/compare channels. + * @rmtoll CCER CC1E LL_TIM_CC_DisableChannel\n + * CCER CC1NE LL_TIM_CC_DisableChannel\n + * CCER CC2E LL_TIM_CC_DisableChannel\n + * CCER CC2NE LL_TIM_CC_DisableChannel\n + * CCER CC3E LL_TIM_CC_DisableChannel\n + * CCER CC3NE LL_TIM_CC_DisableChannel\n + * CCER CC4E LL_TIM_CC_DisableChannel\n + * CCER CC5E LL_TIM_CC_DisableChannel\n + * CCER CC6E LL_TIM_CC_DisableChannel + * @param TIMx Timer instance + * @param Channels This parameter can be a combination of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH1N + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH2N + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH3N + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval None + */ +__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels) +{ + CLEAR_BIT(TIMx->CCER, Channels); +} + +/** + * @brief Indicate whether channel(s) is(are) enabled. + * @rmtoll CCER CC1E LL_TIM_CC_IsEnabledChannel\n + * CCER CC1NE LL_TIM_CC_IsEnabledChannel\n + * CCER CC2E LL_TIM_CC_IsEnabledChannel\n + * CCER CC2NE LL_TIM_CC_IsEnabledChannel\n + * CCER CC3E LL_TIM_CC_IsEnabledChannel\n + * CCER CC3NE LL_TIM_CC_IsEnabledChannel\n + * CCER CC4E LL_TIM_CC_IsEnabledChannel\n + * CCER CC5E LL_TIM_CC_IsEnabledChannel\n + * CCER CC6E LL_TIM_CC_IsEnabledChannel + * @param TIMx Timer instance + * @param Channels This parameter can be a combination of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH1N + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH2N + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH3N + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels) +{ + return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_Output_Channel Output channel configuration + * @{ + */ +/** + * @brief Configure an output channel. + * @rmtoll CCMR1 CC1S LL_TIM_OC_ConfigOutput\n + * CCMR1 CC2S LL_TIM_OC_ConfigOutput\n + * CCMR2 CC3S LL_TIM_OC_ConfigOutput\n + * CCMR2 CC4S LL_TIM_OC_ConfigOutput\n + * CCMR3 CC5S LL_TIM_OC_ConfigOutput\n + * CCMR3 CC6S LL_TIM_OC_ConfigOutput\n + * CCER CC1P LL_TIM_OC_ConfigOutput\n + * CCER CC2P LL_TIM_OC_ConfigOutput\n + * CCER CC3P LL_TIM_OC_ConfigOutput\n + * CCER CC4P LL_TIM_OC_ConfigOutput\n + * CCER CC5P LL_TIM_OC_ConfigOutput\n + * CCER CC6P LL_TIM_OC_ConfigOutput\n + * CR2 OIS1 LL_TIM_OC_ConfigOutput\n + * CR2 OIS2 LL_TIM_OC_ConfigOutput\n + * CR2 OIS3 LL_TIM_OC_ConfigOutput\n + * CR2 OIS4 LL_TIM_OC_ConfigOutput\n + * CR2 OIS5 LL_TIM_OC_ConfigOutput\n + * CR2 OIS6 LL_TIM_OC_ConfigOutput + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @param Configuration This parameter must be a combination of all the following values: + * @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW + * @arg @ref LL_TIM_OCIDLESTATE_LOW or @ref LL_TIM_OCIDLESTATE_HIGH + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S << SHIFT_TAB_OCxx[iChannel])); + MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]), + (Configuration & TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]); + MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]), + (Configuration & TIM_CR2_OIS1) << SHIFT_TAB_OISx[iChannel]); +} + +/** + * @brief Define the behavior of the output reference signal OCxREF from which + * OCx and OCxN (when relevant) are derived. + * @rmtoll CCMR1 OC1M LL_TIM_OC_SetMode\n + * CCMR1 OC2M LL_TIM_OC_SetMode\n + * CCMR2 OC3M LL_TIM_OC_SetMode\n + * CCMR2 OC4M LL_TIM_OC_SetMode\n + * CCMR3 OC5M LL_TIM_OC_SetMode\n + * CCMR3 OC6M LL_TIM_OC_SetMode + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @param Mode This parameter can be one of the following values: + * @arg @ref LL_TIM_OCMODE_FROZEN + * @arg @ref LL_TIM_OCMODE_ACTIVE + * @arg @ref LL_TIM_OCMODE_INACTIVE + * @arg @ref LL_TIM_OCMODE_TOGGLE + * @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE + * @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE + * @arg @ref LL_TIM_OCMODE_PWM1 + * @arg @ref LL_TIM_OCMODE_PWM2 + * @arg @ref LL_TIM_OCMODE_RETRIG_OPM1 + * @arg @ref LL_TIM_OCMODE_RETRIG_OPM2 + * @arg @ref LL_TIM_OCMODE_COMBINED_PWM1 + * @arg @ref LL_TIM_OCMODE_COMBINED_PWM2 + * @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1 + * @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]); +} + +/** + * @brief Get the output compare mode of an output channel. + * @rmtoll CCMR1 OC1M LL_TIM_OC_GetMode\n + * CCMR1 OC2M LL_TIM_OC_GetMode\n + * CCMR2 OC3M LL_TIM_OC_GetMode\n + * CCMR2 OC4M LL_TIM_OC_GetMode\n + * CCMR3 OC5M LL_TIM_OC_GetMode\n + * CCMR3 OC6M LL_TIM_OC_GetMode + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_OCMODE_FROZEN + * @arg @ref LL_TIM_OCMODE_ACTIVE + * @arg @ref LL_TIM_OCMODE_INACTIVE + * @arg @ref LL_TIM_OCMODE_TOGGLE + * @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE + * @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE + * @arg @ref LL_TIM_OCMODE_PWM1 + * @arg @ref LL_TIM_OCMODE_PWM2 + * @arg @ref LL_TIM_OCMODE_RETRIG_OPM1 + * @arg @ref LL_TIM_OCMODE_RETRIG_OPM2 + * @arg @ref LL_TIM_OCMODE_COMBINED_PWM1 + * @arg @ref LL_TIM_OCMODE_COMBINED_PWM2 + * @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1 + * @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2 + */ +__STATIC_INLINE uint32_t LL_TIM_OC_GetMode(const TIM_TypeDef *TIMx, uint32_t Channel) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + return (READ_BIT(*pReg, ((TIM_CCMR1_OC1M | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel])) >> SHIFT_TAB_OCxx[iChannel]); +} + +/** + * @brief Set the polarity of an output channel. + * @rmtoll CCER CC1P LL_TIM_OC_SetPolarity\n + * CCER CC1NP LL_TIM_OC_SetPolarity\n + * CCER CC2P LL_TIM_OC_SetPolarity\n + * CCER CC2NP LL_TIM_OC_SetPolarity\n + * CCER CC3P LL_TIM_OC_SetPolarity\n + * CCER CC3NP LL_TIM_OC_SetPolarity\n + * CCER CC4P LL_TIM_OC_SetPolarity\n + * CCER CC5P LL_TIM_OC_SetPolarity\n + * CCER CC6P LL_TIM_OC_SetPolarity + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH1N + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH2N + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH3N + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_TIM_OCPOLARITY_HIGH + * @arg @ref LL_TIM_OCPOLARITY_LOW + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]), Polarity << SHIFT_TAB_CCxP[iChannel]); +} + +/** + * @brief Get the polarity of an output channel. + * @rmtoll CCER CC1P LL_TIM_OC_GetPolarity\n + * CCER CC1NP LL_TIM_OC_GetPolarity\n + * CCER CC2P LL_TIM_OC_GetPolarity\n + * CCER CC2NP LL_TIM_OC_GetPolarity\n + * CCER CC3P LL_TIM_OC_GetPolarity\n + * CCER CC3NP LL_TIM_OC_GetPolarity\n + * CCER CC4P LL_TIM_OC_GetPolarity\n + * CCER CC5P LL_TIM_OC_GetPolarity\n + * CCER CC6P LL_TIM_OC_GetPolarity + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH1N + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH2N + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH3N + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_OCPOLARITY_HIGH + * @arg @ref LL_TIM_OCPOLARITY_LOW + */ +__STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(const TIM_TypeDef *TIMx, uint32_t Channel) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + return (READ_BIT(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChannel]); +} + +/** + * @brief Set the IDLE state of an output channel + * @note This function is significant only for the timer instances + * supporting the break feature. Macro IS_TIM_BREAK_INSTANCE(TIMx) + * can be used to check whether or not a timer instance provides + * a break input. + * @rmtoll CR2 OIS1 LL_TIM_OC_SetIdleState\n + * CR2 OIS2N LL_TIM_OC_SetIdleState\n + * CR2 OIS2 LL_TIM_OC_SetIdleState\n + * CR2 OIS2N LL_TIM_OC_SetIdleState\n + * CR2 OIS3 LL_TIM_OC_SetIdleState\n + * CR2 OIS3N LL_TIM_OC_SetIdleState\n + * CR2 OIS4 LL_TIM_OC_SetIdleState\n + * CR2 OIS5 LL_TIM_OC_SetIdleState\n + * CR2 OIS6 LL_TIM_OC_SetIdleState + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH1N + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH2N + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH3N + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @param IdleState This parameter can be one of the following values: + * @arg @ref LL_TIM_OCIDLESTATE_LOW + * @arg @ref LL_TIM_OCIDLESTATE_HIGH + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]), IdleState << SHIFT_TAB_OISx[iChannel]); +} + +/** + * @brief Get the IDLE state of an output channel + * @rmtoll CR2 OIS1 LL_TIM_OC_GetIdleState\n + * CR2 OIS2N LL_TIM_OC_GetIdleState\n + * CR2 OIS2 LL_TIM_OC_GetIdleState\n + * CR2 OIS2N LL_TIM_OC_GetIdleState\n + * CR2 OIS3 LL_TIM_OC_GetIdleState\n + * CR2 OIS3N LL_TIM_OC_GetIdleState\n + * CR2 OIS4 LL_TIM_OC_GetIdleState\n + * CR2 OIS5 LL_TIM_OC_GetIdleState\n + * CR2 OIS6 LL_TIM_OC_GetIdleState + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH1N + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH2N + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH3N + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_OCIDLESTATE_LOW + * @arg @ref LL_TIM_OCIDLESTATE_HIGH + */ +__STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(const TIM_TypeDef *TIMx, uint32_t Channel) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + return (READ_BIT(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel])) >> SHIFT_TAB_OISx[iChannel]); +} + +/** + * @brief Enable fast mode for the output channel. + * @note Acts only if the channel is configured in PWM1 or PWM2 mode. + * @rmtoll CCMR1 OC1FE LL_TIM_OC_EnableFast\n + * CCMR1 OC2FE LL_TIM_OC_EnableFast\n + * CCMR2 OC3FE LL_TIM_OC_EnableFast\n + * CCMR2 OC4FE LL_TIM_OC_EnableFast\n + * CCMR3 OC5FE LL_TIM_OC_EnableFast\n + * CCMR3 OC6FE LL_TIM_OC_EnableFast + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel])); + +} + +/** + * @brief Disable fast mode for the output channel. + * @rmtoll CCMR1 OC1FE LL_TIM_OC_DisableFast\n + * CCMR1 OC2FE LL_TIM_OC_DisableFast\n + * CCMR2 OC3FE LL_TIM_OC_DisableFast\n + * CCMR2 OC4FE LL_TIM_OC_DisableFast\n + * CCMR3 OC5FE LL_TIM_OC_DisableFast\n + * CCMR3 OC6FE LL_TIM_OC_DisableFast + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel])); + +} + +/** + * @brief Indicates whether fast mode is enabled for the output channel. + * @rmtoll CCMR1 OC1FE LL_TIM_OC_IsEnabledFast\n + * CCMR1 OC2FE LL_TIM_OC_IsEnabledFast\n + * CCMR2 OC3FE LL_TIM_OC_IsEnabledFast\n + * CCMR2 OC4FE LL_TIM_OC_IsEnabledFast\n + * CCMR3 OC5FE LL_TIM_OC_IsEnabledFast\n + * CCMR3 OC6FE LL_TIM_OC_IsEnabledFast + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]; + return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL); +} + +/** + * @brief Enable compare register (TIMx_CCRx) preload for the output channel. + * @rmtoll CCMR1 OC1PE LL_TIM_OC_EnablePreload\n + * CCMR1 OC2PE LL_TIM_OC_EnablePreload\n + * CCMR2 OC3PE LL_TIM_OC_EnablePreload\n + * CCMR2 OC4PE LL_TIM_OC_EnablePreload\n + * CCMR3 OC5PE LL_TIM_OC_EnablePreload\n + * CCMR3 OC6PE LL_TIM_OC_EnablePreload + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel])); +} + +/** + * @brief Disable compare register (TIMx_CCRx) preload for the output channel. + * @rmtoll CCMR1 OC1PE LL_TIM_OC_DisablePreload\n + * CCMR1 OC2PE LL_TIM_OC_DisablePreload\n + * CCMR2 OC3PE LL_TIM_OC_DisablePreload\n + * CCMR2 OC4PE LL_TIM_OC_DisablePreload\n + * CCMR3 OC5PE LL_TIM_OC_DisablePreload\n + * CCMR3 OC6PE LL_TIM_OC_DisablePreload + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel])); +} + +/** + * @brief Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channel. + * @rmtoll CCMR1 OC1PE LL_TIM_OC_IsEnabledPreload\n + * CCMR1 OC2PE LL_TIM_OC_IsEnabledPreload\n + * CCMR2 OC3PE LL_TIM_OC_IsEnabledPreload\n + * CCMR2 OC4PE LL_TIM_OC_IsEnabledPreload\n + * CCMR3 OC5PE LL_TIM_OC_IsEnabledPreload\n + * CCMR3 OC6PE LL_TIM_OC_IsEnabledPreload + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + uint32_t bitfield = TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]; + return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL); +} + +/** + * @brief Enable clearing the output channel on an external event. + * @note This function can only be used in Output compare and PWM modes. It does not work in Forced mode. + * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether + * or not a timer instance can clear the OCxREF signal on an external event. + * @rmtoll CCMR1 OC1CE LL_TIM_OC_EnableClear\n + * CCMR1 OC2CE LL_TIM_OC_EnableClear\n + * CCMR2 OC3CE LL_TIM_OC_EnableClear\n + * CCMR2 OC4CE LL_TIM_OC_EnableClear\n + * CCMR3 OC5CE LL_TIM_OC_EnableClear\n + * CCMR3 OC6CE LL_TIM_OC_EnableClear + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + SET_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel])); +} + +/** + * @brief Disable clearing the output channel on an external event. + * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether + * or not a timer instance can clear the OCxREF signal on an external event. + * @rmtoll CCMR1 OC1CE LL_TIM_OC_DisableClear\n + * CCMR1 OC2CE LL_TIM_OC_DisableClear\n + * CCMR2 OC3CE LL_TIM_OC_DisableClear\n + * CCMR2 OC4CE LL_TIM_OC_DisableClear\n + * CCMR3 OC5CE LL_TIM_OC_DisableClear\n + * CCMR3 OC6CE LL_TIM_OC_DisableClear + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel])); +} + +/** + * @brief Indicates clearing the output channel on an external event is enabled for the output channel. + * @note This function enables clearing the output channel on an external event. + * @note This function can only be used in Output compare and PWM modes. It does not work in Forced mode. + * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether + * or not a timer instance can clear the OCxREF signal on an external event. + * @rmtoll CCMR1 OC1CE LL_TIM_OC_IsEnabledClear\n + * CCMR1 OC2CE LL_TIM_OC_IsEnabledClear\n + * CCMR2 OC3CE LL_TIM_OC_IsEnabledClear\n + * CCMR2 OC4CE LL_TIM_OC_IsEnabledClear\n + * CCMR3 OC5CE LL_TIM_OC_IsEnabledClear\n + * CCMR3 OC6CE LL_TIM_OC_IsEnabledClear + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + uint32_t bitfield = TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]; + return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL); +} + +/** + * @brief Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal and the rising edge of + * the Ocx and OCxN signals). + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * dead-time insertion feature is supported by a timer instance. + * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter + * @rmtoll BDTR DTG LL_TIM_OC_SetDeadTime + * @param TIMx Timer instance + * @param DeadTime between Min_Data=0 and Max_Data=255 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime) +{ + MODIFY_REG(TIMx->BDTR, TIM_BDTR_DTG, DeadTime); +} + +/** + * @brief Set compare value for output channel 1 (TIMx_CCR1). + * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not + * output channel 1 is supported by a timer instance. + * @rmtoll CCR1 CCR1 LL_TIM_OC_SetCompareCH1 + * @param TIMx Timer instance + * @param CompareValue between Min_Data=0 and Max_Data=65535 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue) +{ + WRITE_REG(TIMx->CCR1, CompareValue); +} + +/** + * @brief Set compare value for output channel 2 (TIMx_CCR2). + * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not + * output channel 2 is supported by a timer instance. + * @rmtoll CCR2 CCR2 LL_TIM_OC_SetCompareCH2 + * @param TIMx Timer instance + * @param CompareValue between Min_Data=0 and Max_Data=65535 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue) +{ + WRITE_REG(TIMx->CCR2, CompareValue); +} + +/** + * @brief Set compare value for output channel 3 (TIMx_CCR3). + * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not + * output channel is supported by a timer instance. + * @rmtoll CCR3 CCR3 LL_TIM_OC_SetCompareCH3 + * @param TIMx Timer instance + * @param CompareValue between Min_Data=0 and Max_Data=65535 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue) +{ + WRITE_REG(TIMx->CCR3, CompareValue); +} + +/** + * @brief Set compare value for output channel 4 (TIMx_CCR4). + * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not + * output channel 4 is supported by a timer instance. + * @rmtoll CCR4 CCR4 LL_TIM_OC_SetCompareCH4 + * @param TIMx Timer instance + * @param CompareValue between Min_Data=0 and Max_Data=65535 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue) +{ + WRITE_REG(TIMx->CCR4, CompareValue); +} + +/** + * @brief Set compare value for output channel 5 (TIMx_CCR5). + * @note Macro IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not + * output channel 5 is supported by a timer instance. + * @rmtoll CCR5 CCR5 LL_TIM_OC_SetCompareCH5 + * @param TIMx Timer instance + * @param CompareValue between Min_Data=0 and Max_Data=65535 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue) +{ + MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue); +} + +/** + * @brief Set compare value for output channel 6 (TIMx_CCR6). + * @note Macro IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not + * output channel 6 is supported by a timer instance. + * @rmtoll CCR6 CCR6 LL_TIM_OC_SetCompareCH6 + * @param TIMx Timer instance + * @param CompareValue between Min_Data=0 and Max_Data=65535 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue) +{ + WRITE_REG(TIMx->CCR6, CompareValue); +} + +/** + * @brief Get compare value (TIMx_CCR1) set for output channel 1. + * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not + * output channel 1 is supported by a timer instance. + * @rmtoll CCR1 CCR1 LL_TIM_OC_GetCompareCH1 + * @param TIMx Timer instance + * @retval CompareValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CCR1)); +} + +/** + * @brief Get compare value (TIMx_CCR2) set for output channel 2. + * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not + * output channel 2 is supported by a timer instance. + * @rmtoll CCR2 CCR2 LL_TIM_OC_GetCompareCH2 + * @param TIMx Timer instance + * @retval CompareValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CCR2)); +} + +/** + * @brief Get compare value (TIMx_CCR3) set for output channel 3. + * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not + * output channel 3 is supported by a timer instance. + * @rmtoll CCR3 CCR3 LL_TIM_OC_GetCompareCH3 + * @param TIMx Timer instance + * @retval CompareValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CCR3)); +} + +/** + * @brief Get compare value (TIMx_CCR4) set for output channel 4. + * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not + * output channel 4 is supported by a timer instance. + * @rmtoll CCR4 CCR4 LL_TIM_OC_GetCompareCH4 + * @param TIMx Timer instance + * @retval CompareValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CCR4)); +} + +/** + * @brief Get compare value (TIMx_CCR5) set for output channel 5. + * @note Macro IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not + * output channel 5 is supported by a timer instance. + * @rmtoll CCR5 CCR5 LL_TIM_OC_GetCompareCH5 + * @param TIMx Timer instance + * @retval CompareValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH5(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_BIT(TIMx->CCR5, TIM_CCR5_CCR5)); +} + +/** + * @brief Get compare value (TIMx_CCR6) set for output channel 6. + * @note Macro IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not + * output channel 6 is supported by a timer instance. + * @rmtoll CCR6 CCR6 LL_TIM_OC_GetCompareCH6 + * @param TIMx Timer instance + * @retval CompareValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH6(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CCR6)); +} + +/** + * @brief Select on which reference signal the OC5REF is combined to. + * @note Macro IS_TIM_COMBINED3PHASEPWM_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports the combined 3-phase PWM mode. + * @rmtoll CCR5 GC5C3 LL_TIM_SetCH5CombinedChannels\n + * CCR5 GC5C2 LL_TIM_SetCH5CombinedChannels\n + * CCR5 GC5C1 LL_TIM_SetCH5CombinedChannels + * @param TIMx Timer instance + * @param GroupCH5 This parameter can be a combination of the following values: + * @arg @ref LL_TIM_GROUPCH5_NONE + * @arg @ref LL_TIM_GROUPCH5_OC1REFC + * @arg @ref LL_TIM_GROUPCH5_OC2REFC + * @arg @ref LL_TIM_GROUPCH5_OC3REFC + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetCH5CombinedChannels(TIM_TypeDef *TIMx, uint32_t GroupCH5) +{ + MODIFY_REG(TIMx->CCR5, (TIM_CCR5_GC5C3 | TIM_CCR5_GC5C2 | TIM_CCR5_GC5C1), GroupCH5); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_Input_Channel Input channel configuration + * @{ + */ +/** + * @brief Configure input channel. + * @rmtoll CCMR1 CC1S LL_TIM_IC_Config\n + * CCMR1 IC1PSC LL_TIM_IC_Config\n + * CCMR1 IC1F LL_TIM_IC_Config\n + * CCMR1 CC2S LL_TIM_IC_Config\n + * CCMR1 IC2PSC LL_TIM_IC_Config\n + * CCMR1 IC2F LL_TIM_IC_Config\n + * CCMR2 CC3S LL_TIM_IC_Config\n + * CCMR2 IC3PSC LL_TIM_IC_Config\n + * CCMR2 IC3F LL_TIM_IC_Config\n + * CCMR2 CC4S LL_TIM_IC_Config\n + * CCMR2 IC4PSC LL_TIM_IC_Config\n + * CCMR2 IC4F LL_TIM_IC_Config\n + * CCER CC1P LL_TIM_IC_Config\n + * CCER CC1NP LL_TIM_IC_Config\n + * CCER CC2P LL_TIM_IC_Config\n + * CCER CC2NP LL_TIM_IC_Config\n + * CCER CC3P LL_TIM_IC_Config\n + * CCER CC3NP LL_TIM_IC_Config\n + * CCER CC4P LL_TIM_IC_Config\n + * CCER CC4NP LL_TIM_IC_Config + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @param Configuration This parameter must be a combination of all the following values: + * @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_TIM_ACTIVEINPUT_TRC + * @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8 + * @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8 + * @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING or @ref LL_TIM_IC_POLARITY_BOTHEDGE + * @retval None + */ +__STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), + ((Configuration >> 16U) & (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S)) \ + << SHIFT_TAB_ICxx[iChannel]); + MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]), + (Configuration & (TIM_CCER_CC1NP | TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]); +} + +/** + * @brief Set the active input. + * @rmtoll CCMR1 CC1S LL_TIM_IC_SetActiveInput\n + * CCMR1 CC2S LL_TIM_IC_SetActiveInput\n + * CCMR2 CC3S LL_TIM_IC_SetActiveInput\n + * CCMR2 CC4S LL_TIM_IC_SetActiveInput + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @param ICActiveInput This parameter can be one of the following values: + * @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI + * @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI + * @arg @ref LL_TIM_ACTIVEINPUT_TRC + * @retval None + */ +__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]); +} + +/** + * @brief Get the current active input. + * @rmtoll CCMR1 CC1S LL_TIM_IC_GetActiveInput\n + * CCMR1 CC2S LL_TIM_IC_GetActiveInput\n + * CCMR2 CC3S LL_TIM_IC_GetActiveInput\n + * CCMR2 CC4S LL_TIM_IC_GetActiveInput + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI + * @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI + * @arg @ref LL_TIM_ACTIVEINPUT_TRC + */ +__STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(const TIM_TypeDef *TIMx, uint32_t Channel) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U); +} + +/** + * @brief Set the prescaler of input channel. + * @rmtoll CCMR1 IC1PSC LL_TIM_IC_SetPrescaler\n + * CCMR1 IC2PSC LL_TIM_IC_SetPrescaler\n + * CCMR2 IC3PSC LL_TIM_IC_SetPrescaler\n + * CCMR2 IC4PSC LL_TIM_IC_SetPrescaler + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @param ICPrescaler This parameter can be one of the following values: + * @arg @ref LL_TIM_ICPSC_DIV1 + * @arg @ref LL_TIM_ICPSC_DIV2 + * @arg @ref LL_TIM_ICPSC_DIV4 + * @arg @ref LL_TIM_ICPSC_DIV8 + * @retval None + */ +__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]); +} + +/** + * @brief Get the current prescaler value acting on an input channel. + * @rmtoll CCMR1 IC1PSC LL_TIM_IC_GetPrescaler\n + * CCMR1 IC2PSC LL_TIM_IC_GetPrescaler\n + * CCMR2 IC3PSC LL_TIM_IC_GetPrescaler\n + * CCMR2 IC4PSC LL_TIM_IC_GetPrescaler + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_ICPSC_DIV1 + * @arg @ref LL_TIM_ICPSC_DIV2 + * @arg @ref LL_TIM_ICPSC_DIV4 + * @arg @ref LL_TIM_ICPSC_DIV8 + */ +__STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(const TIM_TypeDef *TIMx, uint32_t Channel) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U); +} + +/** + * @brief Set the input filter duration. + * @rmtoll CCMR1 IC1F LL_TIM_IC_SetFilter\n + * CCMR1 IC2F LL_TIM_IC_SetFilter\n + * CCMR2 IC3F LL_TIM_IC_SetFilter\n + * CCMR2 IC4F LL_TIM_IC_SetFilter + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @param ICFilter This parameter can be one of the following values: + * @arg @ref LL_TIM_IC_FILTER_FDIV1 + * @arg @ref LL_TIM_IC_FILTER_FDIV1_N2 + * @arg @ref LL_TIM_IC_FILTER_FDIV1_N4 + * @arg @ref LL_TIM_IC_FILTER_FDIV1_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV2_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV2_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV4_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV4_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV8_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV8_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV16_N5 + * @arg @ref LL_TIM_IC_FILTER_FDIV16_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV16_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV32_N5 + * @arg @ref LL_TIM_IC_FILTER_FDIV32_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV32_N8 + * @retval None + */ +__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]); +} + +/** + * @brief Get the input filter duration. + * @rmtoll CCMR1 IC1F LL_TIM_IC_GetFilter\n + * CCMR1 IC2F LL_TIM_IC_GetFilter\n + * CCMR2 IC3F LL_TIM_IC_GetFilter\n + * CCMR2 IC4F LL_TIM_IC_GetFilter + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_IC_FILTER_FDIV1 + * @arg @ref LL_TIM_IC_FILTER_FDIV1_N2 + * @arg @ref LL_TIM_IC_FILTER_FDIV1_N4 + * @arg @ref LL_TIM_IC_FILTER_FDIV1_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV2_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV2_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV4_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV4_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV8_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV8_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV16_N5 + * @arg @ref LL_TIM_IC_FILTER_FDIV16_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV16_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV32_N5 + * @arg @ref LL_TIM_IC_FILTER_FDIV32_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV32_N8 + */ +__STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(const TIM_TypeDef *TIMx, uint32_t Channel) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U); +} + +/** + * @brief Set the input channel polarity. + * @rmtoll CCER CC1P LL_TIM_IC_SetPolarity\n + * CCER CC1NP LL_TIM_IC_SetPolarity\n + * CCER CC2P LL_TIM_IC_SetPolarity\n + * CCER CC2NP LL_TIM_IC_SetPolarity\n + * CCER CC3P LL_TIM_IC_SetPolarity\n + * CCER CC3NP LL_TIM_IC_SetPolarity\n + * CCER CC4P LL_TIM_IC_SetPolarity\n + * CCER CC4NP LL_TIM_IC_SetPolarity + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @param ICPolarity This parameter can be one of the following values: + * @arg @ref LL_TIM_IC_POLARITY_RISING + * @arg @ref LL_TIM_IC_POLARITY_FALLING + * @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE + * @retval None + */ +__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]), + ICPolarity << SHIFT_TAB_CCxP[iChannel]); +} + +/** + * @brief Get the current input channel polarity. + * @rmtoll CCER CC1P LL_TIM_IC_GetPolarity\n + * CCER CC1NP LL_TIM_IC_GetPolarity\n + * CCER CC2P LL_TIM_IC_GetPolarity\n + * CCER CC2NP LL_TIM_IC_GetPolarity\n + * CCER CC3P LL_TIM_IC_GetPolarity\n + * CCER CC3NP LL_TIM_IC_GetPolarity\n + * CCER CC4P LL_TIM_IC_GetPolarity\n + * CCER CC4NP LL_TIM_IC_GetPolarity + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_IC_POLARITY_RISING + * @arg @ref LL_TIM_IC_POLARITY_FALLING + * @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE + */ +__STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(const TIM_TypeDef *TIMx, uint32_t Channel) +{ + uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >> + SHIFT_TAB_CCxP[iChannel]); +} + +/** + * @brief Connect the TIMx_CH1, CH2 and CH3 pins to the TI1 input (XOR combination). + * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides an XOR input. + * @rmtoll CR2 TI1S LL_TIM_IC_EnableXORCombination + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->CR2, TIM_CR2_TI1S); +} + +/** + * @brief Disconnect the TIMx_CH1, CH2 and CH3 pins from the TI1 input. + * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides an XOR input. + * @rmtoll CR2 TI1S LL_TIM_IC_DisableXORCombination + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S); +} + +/** + * @brief Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input. + * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides an XOR input. + * @rmtoll CR2 TI1S LL_TIM_IC_IsEnabledXORCombination + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S)) ? 1UL : 0UL); +} + +/** + * @brief Get captured value for input channel 1. + * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not + * input channel 1 is supported by a timer instance. + * @rmtoll CCR1 CCR1 LL_TIM_IC_GetCaptureCH1 + * @param TIMx Timer instance + * @retval CapturedValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CCR1)); +} + +/** + * @brief Get captured value for input channel 2. + * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not + * input channel 2 is supported by a timer instance. + * @rmtoll CCR2 CCR2 LL_TIM_IC_GetCaptureCH2 + * @param TIMx Timer instance + * @retval CapturedValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CCR2)); +} + +/** + * @brief Get captured value for input channel 3. + * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not + * input channel 3 is supported by a timer instance. + * @rmtoll CCR3 CCR3 LL_TIM_IC_GetCaptureCH3 + * @param TIMx Timer instance + * @retval CapturedValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CCR3)); +} + +/** + * @brief Get captured value for input channel 4. + * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not + * input channel 4 is supported by a timer instance. + * @rmtoll CCR4 CCR4 LL_TIM_IC_GetCaptureCH4 + * @param TIMx Timer instance + * @retval CapturedValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(const TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CCR4)); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection + * @{ + */ +/** + * @brief Enable external clock mode 2. + * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ETRF signal. + * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports external clock mode2. + * @rmtoll SMCR ECE LL_TIM_EnableExternalClock + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->SMCR, TIM_SMCR_ECE); +} + +/** + * @brief Disable external clock mode 2. + * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports external clock mode2. + * @rmtoll SMCR ECE LL_TIM_DisableExternalClock + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE); +} + +/** + * @brief Indicate whether external clock mode 2 is enabled. + * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports external clock mode2. + * @rmtoll SMCR ECE LL_TIM_IsEnabledExternalClock + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE)) ? 1UL : 0UL); +} + +/** + * @brief Set the clock source of the counter clock. + * @note when selected clock source is external clock mode 1, the timer input + * the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput() + * function. This timer input must be configured by calling + * the @ref LL_TIM_IC_Config() function. + * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports external clock mode1. + * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports external clock mode2. + * @rmtoll SMCR SMS LL_TIM_SetClockSource\n + * SMCR ECE LL_TIM_SetClockSource + * @param TIMx Timer instance + * @param ClockSource This parameter can be one of the following values: + * @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL + * @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1 + * @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2 + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource) +{ + MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource); +} + +/** + * @brief Set the encoder interface mode. + * @note Macro IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports the encoder mode. + * @rmtoll SMCR SMS LL_TIM_SetEncoderMode + * @param TIMx Timer instance + * @param EncoderMode This parameter can be one of the following values: + * @arg @ref LL_TIM_ENCODERMODE_X2_TI1 + * @arg @ref LL_TIM_ENCODERMODE_X2_TI2 + * @arg @ref LL_TIM_ENCODERMODE_X4_TI12 + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode) +{ + MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration + * @{ + */ +/** + * @brief Set the trigger output (TRGO) used for timer synchronization . + * @note Macro IS_TIM_MASTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance can operate as a master timer. + * @rmtoll CR2 MMS LL_TIM_SetTriggerOutput + * @param TIMx Timer instance + * @param TimerSynchronization This parameter can be one of the following values: + * @arg @ref LL_TIM_TRGO_RESET + * @arg @ref LL_TIM_TRGO_ENABLE + * @arg @ref LL_TIM_TRGO_UPDATE + * @arg @ref LL_TIM_TRGO_CC1IF + * @arg @ref LL_TIM_TRGO_OC1REF + * @arg @ref LL_TIM_TRGO_OC2REF + * @arg @ref LL_TIM_TRGO_OC3REF + * @arg @ref LL_TIM_TRGO_OC4REF + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization) +{ + MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization); +} + +/** + * @brief Set the trigger output 2 (TRGO2) used for ADC synchronization . + * @note Macro IS_TIM_TRGO2_INSTANCE(TIMx) can be used to check + * whether or not a timer instance can be used for ADC synchronization. + * @rmtoll CR2 MMS2 LL_TIM_SetTriggerOutput2 + * @param TIMx Timer Instance + * @param ADCSynchronization This parameter can be one of the following values: + * @arg @ref LL_TIM_TRGO2_RESET + * @arg @ref LL_TIM_TRGO2_ENABLE + * @arg @ref LL_TIM_TRGO2_UPDATE + * @arg @ref LL_TIM_TRGO2_CC1F + * @arg @ref LL_TIM_TRGO2_OC1 + * @arg @ref LL_TIM_TRGO2_OC2 + * @arg @ref LL_TIM_TRGO2_OC3 + * @arg @ref LL_TIM_TRGO2_OC4 + * @arg @ref LL_TIM_TRGO2_OC5 + * @arg @ref LL_TIM_TRGO2_OC6 + * @arg @ref LL_TIM_TRGO2_OC4_RISINGFALLING + * @arg @ref LL_TIM_TRGO2_OC6_RISINGFALLING + * @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_RISING + * @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_FALLING + * @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_RISING + * @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_FALLING + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetTriggerOutput2(TIM_TypeDef *TIMx, uint32_t ADCSynchronization) +{ + MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization); +} + +/** + * @brief Set the synchronization mode of a slave timer. + * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not + * a timer instance can operate as a slave timer. + * @rmtoll SMCR SMS LL_TIM_SetSlaveMode + * @param TIMx Timer instance + * @param SlaveMode This parameter can be one of the following values: + * @arg @ref LL_TIM_SLAVEMODE_DISABLED + * @arg @ref LL_TIM_SLAVEMODE_RESET + * @arg @ref LL_TIM_SLAVEMODE_GATED + * @arg @ref LL_TIM_SLAVEMODE_TRIGGER + * @arg @ref LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode) +{ + MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode); +} + +/** + * @brief Set the selects the trigger input to be used to synchronize the counter. + * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not + * a timer instance can operate as a slave timer. + * @rmtoll SMCR TS LL_TIM_SetTriggerInput + * @param TIMx Timer instance + * @param TriggerInput This parameter can be one of the following values: + * @arg @ref LL_TIM_TS_ITR0 + * @arg @ref LL_TIM_TS_ITR1 + * @arg @ref LL_TIM_TS_ITR2 + * @arg @ref LL_TIM_TS_ITR3 + * @arg @ref LL_TIM_TS_ITR7 (*) + * @arg @ref LL_TIM_TS_TI1F_ED + * @arg @ref LL_TIM_TS_TI1FP1 + * @arg @ref LL_TIM_TS_TI2FP2 + * @arg @ref LL_TIM_TS_ETRF + * + * (*) Value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput) +{ + MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput); +} + +/** + * @brief Enable the Master/Slave mode. + * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not + * a timer instance can operate as a slave timer. + * @rmtoll SMCR MSM LL_TIM_EnableMasterSlaveMode + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->SMCR, TIM_SMCR_MSM); +} + +/** + * @brief Disable the Master/Slave mode. + * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not + * a timer instance can operate as a slave timer. + * @rmtoll SMCR MSM LL_TIM_DisableMasterSlaveMode + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM); +} + +/** + * @brief Indicates whether the Master/Slave mode is enabled. + * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not + * a timer instance can operate as a slave timer. + * @rmtoll SMCR MSM LL_TIM_IsEnabledMasterSlaveMode + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM)) ? 1UL : 0UL); +} + +/** + * @brief Configure the external trigger (ETR) input. + * @note Macro IS_TIM_ETR_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides an external trigger input. + * @rmtoll SMCR ETP LL_TIM_ConfigETR\n + * SMCR ETPS LL_TIM_ConfigETR\n + * SMCR ETF LL_TIM_ConfigETR + * @param TIMx Timer instance + * @param ETRPolarity This parameter can be one of the following values: + * @arg @ref LL_TIM_ETR_POLARITY_NONINVERTED + * @arg @ref LL_TIM_ETR_POLARITY_INVERTED + * @param ETRPrescaler This parameter can be one of the following values: + * @arg @ref LL_TIM_ETR_PRESCALER_DIV1 + * @arg @ref LL_TIM_ETR_PRESCALER_DIV2 + * @arg @ref LL_TIM_ETR_PRESCALER_DIV4 + * @arg @ref LL_TIM_ETR_PRESCALER_DIV8 + * @param ETRFilter This parameter can be one of the following values: + * @arg @ref LL_TIM_ETR_FILTER_FDIV1 + * @arg @ref LL_TIM_ETR_FILTER_FDIV1_N2 + * @arg @ref LL_TIM_ETR_FILTER_FDIV1_N4 + * @arg @ref LL_TIM_ETR_FILTER_FDIV1_N8 + * @arg @ref LL_TIM_ETR_FILTER_FDIV2_N6 + * @arg @ref LL_TIM_ETR_FILTER_FDIV2_N8 + * @arg @ref LL_TIM_ETR_FILTER_FDIV4_N6 + * @arg @ref LL_TIM_ETR_FILTER_FDIV4_N8 + * @arg @ref LL_TIM_ETR_FILTER_FDIV8_N6 + * @arg @ref LL_TIM_ETR_FILTER_FDIV8_N8 + * @arg @ref LL_TIM_ETR_FILTER_FDIV16_N5 + * @arg @ref LL_TIM_ETR_FILTER_FDIV16_N6 + * @arg @ref LL_TIM_ETR_FILTER_FDIV16_N8 + * @arg @ref LL_TIM_ETR_FILTER_FDIV32_N5 + * @arg @ref LL_TIM_ETR_FILTER_FDIV32_N6 + * @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8 + * @retval None + */ +__STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler, + uint32_t ETRFilter) +{ + MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | ETRFilter); +} + +/** + * @brief Select the external trigger (ETR) input source. + * @note Macro IS_TIM_ETRSEL_INSTANCE(TIMx) can be used to check whether or + * not a timer instance supports ETR source selection. + * @rmtoll AF1 ETRSEL LL_TIM_SetETRSource + * @param TIMx Timer instance + * @param ETRSource This parameter can be one of the following values: + * TIM1 + * + * @arg @ref LL_TIM_ETRSOURCE_GPIO + * @arg @ref LL_TIM_ETRSOURCE_COMP1 (**) + * @arg @ref LL_TIM_ETRSOURCE_COMP2 (**) + * @arg @ref LL_TIM_ETRSOURCE_COMP3 (**) + * @arg @ref LL_TIM_ETRSOURCE_ADC1_AWD1 + * @arg @ref LL_TIM_ETRSOURCE_ADC1_AWD2 + * @arg @ref LL_TIM_ETRSOURCE_ADC1_AWD3 + * + * TIM2 (*) + * + * @arg @ref LL_TIM_ETRSOURCE_GPIO + * @arg @ref LL_TIM_ETRSOURCE_COMP1 + * @arg @ref LL_TIM_ETRSOURCE_COMP2 + * @arg @ref LL_TIM_ETRSOURCE_COMP3 (**) + * @arg @ref LL_TIM_ETRSOURCE_LSE + * @arg @ref LL_TIM_ETRSOURCE_MCO (**) + * @arg @ref LL_TIM_ETRSOURCE_MCO2 (**) + * + * TIM3 + * + * @arg @ref LL_TIM_ETRSOURCE_GPIO + * @arg @ref LL_TIM_ETRSOURCE_COMP1 (**) + * @arg @ref LL_TIM_ETRSOURCE_COMP2 (**) + * @arg @ref LL_TIM_ETRSOURCE_COMP3 (**) + * + * TIM4 (*) + * + * @arg @ref LL_TIM_ETRSOURCE_GPIO + * @arg @ref LL_TIM_ETRSOURCE_COMP1 + * @arg @ref LL_TIM_ETRSOURCE_COMP2 + * @arg @ref LL_TIM_ETRSOURCE_COMP3 (**) + * + * (*) Timer instance not available on all devices \n + * (**) Value not defined in all devices. \n + * + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetETRSource(TIM_TypeDef *TIMx, uint32_t ETRSource) +{ +#if defined(COMP3) + uint32_t etrsel_shift = ((ETRSource == LL_TIM_ETRSOURCE_COMP3) ? 1u : 0u); + if ((TIMx == TIM1) || (TIMx == TIM2)) + { + MODIFY_REG(TIMx->AF1, TIMx_AF1_ETRSEL, ETRSource); + } + else + { + MODIFY_REG(TIMx->AF1, TIMx_AF1_ETRSEL, ETRSource >> etrsel_shift); + } +#else + MODIFY_REG(TIMx->AF1, TIMx_AF1_ETRSEL, ETRSource); +#endif /* COMP3 */ +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_Break_Function Break function configuration + * @{ + */ +/** + * @brief Enable the break function. + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @rmtoll BDTR BKE LL_TIM_EnableBRK + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->BDTR, TIM_BDTR_BKE); +} + +/** + * @brief Disable the break function. + * @rmtoll BDTR BKE LL_TIM_DisableBRK + * @param TIMx Timer instance + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKE); +} + +/** + * @brief Configure the break input. + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @note Bidirectional mode is only supported by advanced timer instances. + * Macro IS_TIM_ADVANCED_INSTANCE(TIMx) can be used to check whether or not + * a timer instance is an advanced-control timer. + * @note In bidirectional mode (BKBID bit set), the Break input is configured both + * in input mode and in open drain output mode. Any active Break event will + * assert a low logic level on the Break input to indicate an internal break + * event to external devices. + * @note When bidirectional mode isn't supported, BreakAFMode must be set to + * LL_TIM_BREAK_AFMODE_INPUT. + * @rmtoll BDTR BKP LL_TIM_ConfigBRK\n + * BDTR BKF LL_TIM_ConfigBRK\n + * BDTR BKBID LL_TIM_ConfigBRK + * @param TIMx Timer instance + * @param BreakPolarity This parameter can be one of the following values: + * @arg @ref LL_TIM_BREAK_POLARITY_LOW + * @arg @ref LL_TIM_BREAK_POLARITY_HIGH + * @param BreakFilter This parameter can be one of the following values: + * @arg @ref LL_TIM_BREAK_FILTER_FDIV1 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N2 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N4 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N8 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV2_N6 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV2_N8 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV4_N6 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV4_N8 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV8_N6 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV8_N8 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N5 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N6 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N8 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N5 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N6 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N8 + * @param BreakAFMode This parameter can be one of the following values: + * @arg @ref LL_TIM_BREAK_AFMODE_INPUT + * @arg @ref LL_TIM_BREAK_AFMODE_BIDIRECTIONAL + * @retval None + */ +__STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity, uint32_t BreakFilter, + uint32_t BreakAFMode) +{ + MODIFY_REG(TIMx->BDTR, TIM_BDTR_BKP | TIM_BDTR_BKF | TIM_BDTR_BKBID, BreakPolarity | BreakFilter | BreakAFMode); +} + +/** + * @brief Disarm the break input (when it operates in bidirectional mode). + * @note The break input can be disarmed only when it is configured in + * bidirectional mode and when when MOE is reset. + * @note Purpose is to be able to have the input voltage back to high-state, + * whatever the time constant on the output . + * @rmtoll BDTR BKDSRM LL_TIM_DisarmBRK + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisarmBRK(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->BDTR, TIM_BDTR_BKDSRM); +} + +/** + * @brief Re-arm the break input (when it operates in bidirectional mode). + * @note The Break input is automatically armed as soon as MOE bit is set. + * @rmtoll BDTR BKDSRM LL_TIM_ReArmBRK + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ReArmBRK(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKDSRM); +} + +/** + * @brief Enable the break 2 function. + * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a second break input. + * @rmtoll BDTR BK2E LL_TIM_EnableBRK2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableBRK2(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->BDTR, TIM_BDTR_BK2E); +} + +/** + * @brief Disable the break 2 function. + * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a second break input. + * @rmtoll BDTR BK2E LL_TIM_DisableBRK2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableBRK2(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BK2E); +} + +/** + * @brief Configure the break 2 input. + * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a second break input. + * @note Bidirectional mode is only supported by advanced timer instances. + * Macro IS_TIM_ADVANCED_INSTANCE(TIMx) can be used to check whether or not + * a timer instance is an advanced-control timer. + * @note In bidirectional mode (BK2BID bit set), the Break 2 input is configured both + * in input mode and in open drain output mode. Any active Break event will + * assert a low logic level on the Break 2 input to indicate an internal break + * event to external devices. + * @note When bidirectional mode isn't supported, Break2AFMode must be set to + * LL_TIM_BREAK2_AFMODE_INPUT. + * @rmtoll BDTR BK2P LL_TIM_ConfigBRK2\n + * BDTR BK2F LL_TIM_ConfigBRK2\n + * BDTR BK2BID LL_TIM_ConfigBRK2 + * @param TIMx Timer instance + * @param Break2Polarity This parameter can be one of the following values: + * @arg @ref LL_TIM_BREAK2_POLARITY_LOW + * @arg @ref LL_TIM_BREAK2_POLARITY_HIGH + * @param Break2Filter This parameter can be one of the following values: + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV1 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N2 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N4 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N8 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV2_N6 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV2_N8 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV4_N6 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV4_N8 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV8_N6 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV8_N8 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N5 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N6 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N8 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N5 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N6 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N8 + * @param Break2AFMode This parameter can be one of the following values: + * @arg @ref LL_TIM_BREAK2_AFMODE_INPUT + * @arg @ref LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL + * @retval None + */ +__STATIC_INLINE void LL_TIM_ConfigBRK2(TIM_TypeDef *TIMx, uint32_t Break2Polarity, uint32_t Break2Filter, + uint32_t Break2AFMode) +{ + MODIFY_REG(TIMx->BDTR, TIM_BDTR_BK2P | TIM_BDTR_BK2F | TIM_BDTR_BK2BID, Break2Polarity | Break2Filter | Break2AFMode); +} + +/** + * @brief Disarm the break 2 input (when it operates in bidirectional mode). + * @note The break 2 input can be disarmed only when it is configured in + * bidirectional mode and when when MOE is reset. + * @note Purpose is to be able to have the input voltage back to high-state, + * whatever the time constant on the output. + * @rmtoll BDTR BK2DSRM LL_TIM_DisarmBRK2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisarmBRK2(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->BDTR, TIM_BDTR_BK2DSRM); +} + +/** + * @brief Re-arm the break 2 input (when it operates in bidirectional mode). + * @note The Break 2 input is automatically armed as soon as MOE bit is set. + * @rmtoll BDTR BK2DSRM LL_TIM_ReArmBRK2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ReArmBRK2(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BK2DSRM); +} + +/** + * @brief Select the outputs off state (enabled v.s. disabled) in Idle and Run modes. + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @rmtoll BDTR OSSI LL_TIM_SetOffStates\n + * BDTR OSSR LL_TIM_SetOffStates + * @param TIMx Timer instance + * @param OffStateIdle This parameter can be one of the following values: + * @arg @ref LL_TIM_OSSI_DISABLE + * @arg @ref LL_TIM_OSSI_ENABLE + * @param OffStateRun This parameter can be one of the following values: + * @arg @ref LL_TIM_OSSR_DISABLE + * @arg @ref LL_TIM_OSSR_ENABLE + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun) +{ + MODIFY_REG(TIMx->BDTR, TIM_BDTR_OSSI | TIM_BDTR_OSSR, OffStateIdle | OffStateRun); +} + +/** + * @brief Enable automatic output (MOE can be set by software or automatically when a break input is active). + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @rmtoll BDTR AOE LL_TIM_EnableAutomaticOutput + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->BDTR, TIM_BDTR_AOE); +} + +/** + * @brief Disable automatic output (MOE can be set only by software). + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @rmtoll BDTR AOE LL_TIM_DisableAutomaticOutput + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->BDTR, TIM_BDTR_AOE); +} + +/** + * @brief Indicate whether automatic output is enabled. + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @rmtoll BDTR AOE LL_TIM_IsEnabledAutomaticOutput + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->BDTR, TIM_BDTR_AOE) == (TIM_BDTR_AOE)) ? 1UL : 0UL); +} + +/** + * @brief Enable the outputs (set the MOE bit in TIMx_BDTR register). + * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by + * software and is reset in case of break or break2 event + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @rmtoll BDTR MOE LL_TIM_EnableAllOutputs + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->BDTR, TIM_BDTR_MOE); +} + +/** + * @brief Disable the outputs (reset the MOE bit in TIMx_BDTR register). + * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by + * software and is reset in case of break or break2 event. + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @rmtoll BDTR MOE LL_TIM_DisableAllOutputs + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE); +} + +/** + * @brief Indicates whether outputs are enabled. + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @rmtoll BDTR MOE LL_TIM_IsEnabledAllOutputs + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->BDTR, TIM_BDTR_MOE) == (TIM_BDTR_MOE)) ? 1UL : 0UL); +} + +/** + * @brief Enable the signals connected to the designated timer break input. + * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether + * or not a timer instance allows for break input selection. + * @rmtoll AF1 BKINE LL_TIM_EnableBreakInputSource\n + * AF1 BKCMP1E LL_TIM_EnableBreakInputSource\n + * AF1 BKCMP2E LL_TIM_EnableBreakInputSource\n + * AF1 BKCMP3E LL_TIM_EnableBreakInputSource\n + * AF2 BK2INE LL_TIM_EnableBreakInputSource\n + * AF2 BK2CMP1E LL_TIM_EnableBreakInputSource\n + * AF2 BK2CMP2E LL_TIM_EnableBreakInputSource\n + * AF2 BK2CMP3E LL_TIM_EnableBreakInputSource + * @param TIMx Timer instance + * @param BreakInput This parameter can be one of the following values: + * @arg @ref LL_TIM_BREAK_INPUT_BKIN + * @arg @ref LL_TIM_BREAK_INPUT_BKIN2 + * @param Source This parameter can be one of the following values: + * @arg @ref LL_TIM_BKIN_SOURCE_BKIN + * @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1 + * @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2 + * @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP3 (*) + * + * (*) Value not defined in all devices. \n + * + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableBreakInputSource(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t Source) +{ + __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->AF1) + BreakInput)); + SET_BIT(*pReg, Source); +} + +/** + * @brief Disable the signals connected to the designated timer break input. + * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether + * or not a timer instance allows for break input selection. + * @rmtoll AF1 BKINE LL_TIM_DisableBreakInputSource\n + * AF1 BKCMP1E LL_TIM_DisableBreakInputSource\n + * AF1 BKCMP2E LL_TIM_DisableBreakInputSource\n + * AF1 BKCMP3E LL_TIM_DisableBreakInputSource\n + * AF2 BK2INE LL_TIM_DisableBreakInputSource\n + * AF2 BK2CMP1E LL_TIM_DisableBreakInputSource\n + * AF2 BK2CMP2E LL_TIM_DisableBreakInputSource\n + * AF2 BK2CMP3E LL_TIM_DisableBreakInputSource + * @param TIMx Timer instance + * @param BreakInput This parameter can be one of the following values: + * @arg @ref LL_TIM_BREAK_INPUT_BKIN + * @arg @ref LL_TIM_BREAK_INPUT_BKIN2 + * @param Source This parameter can be one of the following values: + * @arg @ref LL_TIM_BKIN_SOURCE_BKIN + * @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1 + * @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2 + * @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP3 (*) + * + * (*) Value not defined in all devices. \n + * + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableBreakInputSource(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t Source) +{ + __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->AF1) + BreakInput)); + CLEAR_BIT(*pReg, Source); +} + +/** + * @brief Set the polarity of the break signal for the timer break input. + * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether + * or not a timer instance allows for break input selection. + * @rmtoll AF1 BKINP LL_TIM_SetBreakInputSourcePolarity\n + * AF1 BKCMP1P LL_TIM_SetBreakInputSourcePolarity\n + * AF1 BKCMP2P LL_TIM_SetBreakInputSourcePolarity\n + * AF1 BKCMP3P LL_TIM_SetBreakInputSourcePolarity\n + * AF2 BK2INP LL_TIM_SetBreakInputSourcePolarity\n + * AF2 BK2CMP1P LL_TIM_SetBreakInputSourcePolarity\n + * AF2 BK2CMP2P LL_TIM_SetBreakInputSourcePolarity\n + * AF2 BK2CMP3P LL_TIM_SetBreakInputSourcePolarity + * @param TIMx Timer instance + * @param BreakInput This parameter can be one of the following values: + * @arg @ref LL_TIM_BREAK_INPUT_BKIN + * @arg @ref LL_TIM_BREAK_INPUT_BKIN2 + * @param Source This parameter can be one of the following values: + * @arg @ref LL_TIM_BKIN_SOURCE_BKIN + * @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1 + * @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2 + * @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP3 (*) + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_TIM_BKIN_POLARITY_LOW + * @arg @ref LL_TIM_BKIN_POLARITY_HIGH + * + * (*) Value not defined in all devices. \n + * + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetBreakInputSourcePolarity(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t Source, + uint32_t Polarity) +{ + __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->AF1) + BreakInput)); + MODIFY_REG(*pReg, (TIMx_AF1_BKINP << TIM_POSITION_BRK_SOURCE), (Polarity << TIM_POSITION_BRK_SOURCE)); +} +/** + * @} + */ + +/** @defgroup TIM_LL_EF_DMA_Burst_Mode DMA burst mode configuration + * @{ + */ +/** + * @brief Configures the timer DMA burst feature. + * @note Macro IS_TIM_DMABURST_INSTANCE(TIMx) can be used to check whether or + * not a timer instance supports the DMA burst mode. + * @rmtoll DCR DBL LL_TIM_ConfigDMABurst\n + * DCR DBA LL_TIM_ConfigDMABurst + * @param TIMx Timer instance + * @param DMABurstBaseAddress This parameter can be one of the following values: + * @arg @ref LL_TIM_DMABURST_BASEADDR_CR1 + * @arg @ref LL_TIM_DMABURST_BASEADDR_CR2 + * @arg @ref LL_TIM_DMABURST_BASEADDR_SMCR + * @arg @ref LL_TIM_DMABURST_BASEADDR_DIER + * @arg @ref LL_TIM_DMABURST_BASEADDR_SR + * @arg @ref LL_TIM_DMABURST_BASEADDR_EGR + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR1 + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR2 + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCER + * @arg @ref LL_TIM_DMABURST_BASEADDR_CNT + * @arg @ref LL_TIM_DMABURST_BASEADDR_PSC + * @arg @ref LL_TIM_DMABURST_BASEADDR_ARR + * @arg @ref LL_TIM_DMABURST_BASEADDR_RCR + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCR1 + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCR2 + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCR3 + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCR4 + * @arg @ref LL_TIM_DMABURST_BASEADDR_BDTR + * @arg @ref LL_TIM_DMABURST_BASEADDR_OR1 + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR3 + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCR5 + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCR6 + * @arg @ref LL_TIM_DMABURST_BASEADDR_AF1 + * @arg @ref LL_TIM_DMABURST_BASEADDR_AF2 + * @arg @ref LL_TIM_DMABURST_BASEADDR_TISEL + * @param DMABurstLength This parameter can be one of the following values: + * @arg @ref LL_TIM_DMABURST_LENGTH_1TRANSFER + * @arg @ref LL_TIM_DMABURST_LENGTH_2TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_3TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_4TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_5TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_6TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_7TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_8TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_9TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_10TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_11TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_12TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_13TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_14TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_15TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_16TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_17TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_18TRANSFERS + * @retval None + */ +__STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength) +{ + MODIFY_REG(TIMx->DCR, (TIM_DCR_DBL | TIM_DCR_DBA), (DMABurstBaseAddress | DMABurstLength)); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_Timer_Inputs_Remapping Timer input remapping + * @{ + */ +/** + * @brief Remap TIM inputs (input channel, internal/external triggers). + * @note Macro IS_TIM_REMAP_INSTANCE(TIMx) can be used to check whether or not + * a some timer inputs can be remapped. + * @rmtoll TIM1_TISEL TI1SEL LL_TIM_SetRemap\n + * TIM1_TISEL TI2SEL LL_TIM_SetRemap\n + * TIM2_TISEL TI1SEL LL_TIM_SetRemap\n + * TIM2_TISEL TI2SEL LL_TIM_SetRemap\n + * TIM3_TISEL TI1SEL LL_TIM_SetRemap\n + * TIM3_TISEL TI2SEL LL_TIM_SetRemap\n + * TIM4_TISEL TI1SEL LL_TIM_SetRemap\n + * TIM4_TISEL TI2SEL LL_TIM_SetRemap\n + * TIM4_TISEL TI3SEL LL_TIM_SetRemap\n + * TIM14_TISEL TI1SEL LL_TIM_SetRemap\n + * TIM15_TISEL TI1SEL LL_TIM_SetRemap\n + * TIM15_TISEL TI2SEL LL_TIM_SetRemap\n + * TIM16_TISEL TI1SEL LL_TIM_SetRemap\n + * TIM17_TISEL TI1SEL LL_TIM_SetRemap + * @param TIMx Timer instance + * @param Remap Remap param depends on the TIMx. Description available only + * in CHM version of the User Manual (not in .pdf). + * Otherwise see Reference Manual description of TISEL registers. + * + * Below description summarizes "Timer Instance" and "Remap" param combinations: + * + * TIM1: any combination of TI1_RMP and TI2_RMP where + * + * . . TI1_RMP can be one of the following values + * @arg @ref LL_TIM_TIM1_TI1_RMP_GPIO + * @arg @ref LL_TIM_TIM1_TI1_RMP_COMP1 (**) + * + * . . TI2_RMP can be one of the following values + * @arg @ref LL_TIM_TIM1_TI2_RMP_GPIO + * @arg @ref LL_TIM_TIM1_TI2_RMP_COMP2 (**) + * + * . . TI3_RMP can be one of the following values + * @arg @ref LL_TIM_TIM1_TI3_RMP_GPIO + * @arg @ref LL_TIM_TIM1_TI3_RMP_COMP3 (**) + * + * TIM2: any combination of TI1_RMP and TI2_RMP where + * + * . . TI1_RMP can be one of the following values + * @arg @ref LL_TIM_TIM2_TI1_RMP_GPIO + * @arg @ref LL_TIM_TIM2_TI1_RMP_COMP1 (**) + * + * . . TI2_RMP can be one of the following values + * @arg @ref LL_TIM_TIM2_TI2_RMP_GPIO + * @arg @ref LL_TIM_TIM2_TI2_RMP_COMP2 (**) + * + * . . TI3_RMP can be one of the following values + * @arg @ref LL_TIM_TIM2_TI3_RMP_GPIO + * @arg @ref LL_TIM_TIM2_TI3_RMP_COMP3 (**) + * + * TIM3: any combination of TI1_RMP and TI2_RMP where + * + * . . TI1_RMP can be one of the following values + * @arg @ref LL_TIM_TIM3_TI1_RMP_GPIO + * @arg @ref LL_TIM_TIM3_TI1_RMP_COMP1 (**) + * + * . . TI2_RMP can be one of the following values + * @arg @ref LL_TIM_TIM3_TI2_RMP_GPIO + * @arg @ref LL_TIM_TIM3_TI2_RMP_COMP2 (**) + * + * . . TI3_RMP can be one of the following values + * @arg @ref LL_TIM_TIM3_TI3_RMP_GPIO + * @arg @ref LL_TIM_TIM3_TI3_RMP_COMP3 (**) + * + * TIM4: any combination of TI1_RMP, TI2_RMP and TI3_RMP where (*) + * + * . . TI1_RMP can be one of the following values + * @arg @ref LL_TIM_TIM4_TI1_RMP_GPIO + * @arg @ref LL_TIM_TIM4_TI1_RMP_COMP1 (**) + * + * . . TI2_RMP can be one of the following values + * @arg @ref LL_TIM_TIM4_TI2_RMP_GPIO + * @arg @ref LL_TIM_TIM4_TI2_RMP_COMP2 (**) + * + * . . TI3_RMP can be one of the following values + * @arg @ref LL_TIM_TIM4_TI3_RMP_GPIO + * @arg @ref LL_TIM_TIM4_TI3_RMP_COMP3 (**) + * + * TIM14: one of the following values + * + * @arg @ref LL_TIM_TIM14_TI1_RMP_GPIO + * @arg @ref LL_TIM_TIM14_TI1_RMP_RTC_CLK + * @arg @ref LL_TIM_TIM14_TI1_RMP_HSE_32 + * @arg @ref LL_TIM_TIM14_TI1_RMP_MCO + * @arg @ref LL_TIM_TIM14_TI1_RMP_MCO2 (**) + * + * TIM15: any combination of TI1_RMP and TI2_RMP where + * + * . . TI1_RMP can be one of the following values + * @arg @ref LL_TIM_TIM15_TI1_RMP_GPIO + * @arg @ref LL_TIM_TIM15_TI1_RMP_TIM2_IC1 + * @arg @ref LL_TIM_TIM15_TI1_RMP_TIM3_IC1 + * + * . . TI2_RMP can be one of the following values + * @arg @ref LL_TIM_TIM15_TI2_RMP_GPIO + * @arg @ref LL_TIM_TIM15_TI2_RMP_TIM2_IC2 + * @arg @ref LL_TIM_TIM15_TI2_RMP_TIM3_IC2 + * + * TIM16: one of the following values + * + * @arg @ref LL_TIM_TIM16_TI1_RMP_GPIO + * @arg @ref LL_TIM_TIM16_TI1_RMP_LSI + * @arg @ref LL_TIM_TIM16_TI1_RMP_LSE + * @arg @ref LL_TIM_TIM16_TI1_RMP_RTC_WK + * @arg @ref LL_TIM_TIM16_TI1_RMP_MCO2(**) + * + * TIM17: one of the following values + * + * @arg @ref LL_TIM_TIM17_TI1_RMP_GPIO + * @arg @ref LL_TIM_TIM17_TI1_RMP_HSE_32 + * @arg @ref LL_TIM_TIM17_TI1_RMP_MCO + * @arg @ref LL_TIM_TIM17_TI1_RMP_HSI48 (**) + * @arg @ref LL_TIM_TIM17_TI1_RMP_MCO2(**) + * + * (*) Timer instance not available on all devices \n + * (**) Value not defined in all devices. \n + * + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap) +{ + MODIFY_REG(TIMx->TISEL, (TIM_TISEL_TI1SEL | TIM_TISEL_TI2SEL | TIM_TISEL_TI3SEL | TIM_TISEL_TI4SEL), Remap); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_OCREF_Clear OCREF_Clear_Management + * @{ + */ +/** + * @brief Set the OCREF clear input source + * @note The OCxREF signal of a given channel can be cleared when a high level is applied on the OCREF_CLR_INPUT + * @note This function can only be used in Output compare and PWM modes. + * @rmtoll SMCR OCCS LL_TIM_SetOCRefClearInputSource + * @rmtoll OR1 OCREF_CLR LL_TIM_SetOCRefClearInputSource + * @param TIMx Timer instance + * @param OCRefClearInputSource This parameter can be one of the following values: + * @arg @ref LL_TIM_OCREF_CLR_INT_ETR + * @arg @ref LL_TIM_OCREF_CLR_INT_COMP1 (*) + * @arg @ref LL_TIM_OCREF_CLR_INT_COMP2 (*) + * @arg @ref LL_TIM_OCREF_CLR_INT_COMP3 (*) + * + * (*) Value not defined in all devices. \n + * + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetOCRefClearInputSource(TIM_TypeDef *TIMx, uint32_t OCRefClearInputSource) +{ + MODIFY_REG(TIMx->SMCR, TIM_SMCR_OCCS, + ((OCRefClearInputSource & OCREF_CLEAR_SELECT_Msk) >> OCREF_CLEAR_SELECT_Pos) << TIM_SMCR_OCCS_Pos); + MODIFY_REG(TIMx->OR1, TIM1_OR1_OCREF_CLR, OCRefClearInputSource); +} +/** + * @} + */ + +/** @defgroup TIM_LL_EF_FLAG_Management FLAG-Management + * @{ + */ +/** + * @brief Clear the update interrupt flag (UIF). + * @rmtoll SR UIF LL_TIM_ClearFlag_UPDATE + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_UIF)); +} + +/** + * @brief Indicate whether update interrupt flag (UIF) is set (update interrupt is pending). + * @rmtoll SR UIF LL_TIM_IsActiveFlag_UPDATE + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 1 interrupt flag (CC1F). + * @rmtoll SR CC1IF LL_TIM_ClearFlag_CC1 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF)); +} + +/** + * @brief Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 interrupt is pending). + * @rmtoll SR CC1IF LL_TIM_IsActiveFlag_CC1 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 2 interrupt flag (CC2F). + * @rmtoll SR CC2IF LL_TIM_ClearFlag_CC2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF)); +} + +/** + * @brief Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 interrupt is pending). + * @rmtoll SR CC2IF LL_TIM_IsActiveFlag_CC2 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 3 interrupt flag (CC3F). + * @rmtoll SR CC3IF LL_TIM_ClearFlag_CC3 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF)); +} + +/** + * @brief Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 interrupt is pending). + * @rmtoll SR CC3IF LL_TIM_IsActiveFlag_CC3 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 4 interrupt flag (CC4F). + * @rmtoll SR CC4IF LL_TIM_ClearFlag_CC4 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF)); +} + +/** + * @brief Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 interrupt is pending). + * @rmtoll SR CC4IF LL_TIM_IsActiveFlag_CC4 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 5 interrupt flag (CC5F). + * @rmtoll SR CC5IF LL_TIM_ClearFlag_CC5 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC5(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC5IF)); +} + +/** + * @brief Indicate whether Capture/Compare 5 interrupt flag (CC5F) is set (Capture/Compare 5 interrupt is pending). + * @rmtoll SR CC5IF LL_TIM_IsActiveFlag_CC5 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC5(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC5IF) == (TIM_SR_CC5IF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 6 interrupt flag (CC6F). + * @rmtoll SR CC6IF LL_TIM_ClearFlag_CC6 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC6(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC6IF)); +} + +/** + * @brief Indicate whether Capture/Compare 6 interrupt flag (CC6F) is set (Capture/Compare 6 interrupt is pending). + * @rmtoll SR CC6IF LL_TIM_IsActiveFlag_CC6 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC6(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC6IF) == (TIM_SR_CC6IF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the commutation interrupt flag (COMIF). + * @rmtoll SR COMIF LL_TIM_ClearFlag_COM + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_COM(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_COMIF)); +} + +/** + * @brief Indicate whether commutation interrupt flag (COMIF) is set (commutation interrupt is pending). + * @rmtoll SR COMIF LL_TIM_IsActiveFlag_COM + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_COMIF) == (TIM_SR_COMIF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the trigger interrupt flag (TIF). + * @rmtoll SR TIF LL_TIM_ClearFlag_TRIG + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_TRIG(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_TIF)); +} + +/** + * @brief Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending). + * @rmtoll SR TIF LL_TIM_IsActiveFlag_TRIG + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_TIF) == (TIM_SR_TIF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the break interrupt flag (BIF). + * @rmtoll SR BIF LL_TIM_ClearFlag_BRK + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_BRK(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_BIF)); +} + +/** + * @brief Indicate whether break interrupt flag (BIF) is set (break interrupt is pending). + * @rmtoll SR BIF LL_TIM_IsActiveFlag_BRK + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the break 2 interrupt flag (B2IF). + * @rmtoll SR B2IF LL_TIM_ClearFlag_BRK2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_BRK2(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF)); +} + +/** + * @brief Indicate whether break 2 interrupt flag (B2IF) is set (break 2 interrupt is pending). + * @rmtoll SR B2IF LL_TIM_IsActiveFlag_BRK2 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF). + * @rmtoll SR CC1OF LL_TIM_ClearFlag_CC1OVR + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC1OVR(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC1OF)); +} + +/** + * @brief Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set + * (Capture/Compare 1 interrupt is pending). + * @rmtoll SR CC1OF LL_TIM_IsActiveFlag_CC1OVR + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC1OF) == (TIM_SR_CC1OF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF). + * @rmtoll SR CC2OF LL_TIM_ClearFlag_CC2OVR + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC2OVR(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC2OF)); +} + +/** + * @brief Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set + * (Capture/Compare 2 over-capture interrupt is pending). + * @rmtoll SR CC2OF LL_TIM_IsActiveFlag_CC2OVR + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC2OF) == (TIM_SR_CC2OF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF). + * @rmtoll SR CC3OF LL_TIM_ClearFlag_CC3OVR + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC3OVR(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC3OF)); +} + +/** + * @brief Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set + * (Capture/Compare 3 over-capture interrupt is pending). + * @rmtoll SR CC3OF LL_TIM_IsActiveFlag_CC3OVR + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC3OF) == (TIM_SR_CC3OF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF). + * @rmtoll SR CC4OF LL_TIM_ClearFlag_CC4OVR + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC4OVR(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC4OF)); +} + +/** + * @brief Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set + * (Capture/Compare 4 over-capture interrupt is pending). + * @rmtoll SR CC4OF LL_TIM_IsActiveFlag_CC4OVR + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC4OF) == (TIM_SR_CC4OF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the system break interrupt flag (SBIF). + * @rmtoll SR SBIF LL_TIM_ClearFlag_SYSBRK + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_SYSBRK(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_SBIF)); +} + +/** + * @brief Indicate whether system break interrupt flag (SBIF) is set (system break interrupt is pending). + * @rmtoll SR SBIF LL_TIM_IsActiveFlag_SYSBRK + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_SYSBRK(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_SBIF) == (TIM_SR_SBIF)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_IT_Management IT-Management + * @{ + */ +/** + * @brief Enable update interrupt (UIE). + * @rmtoll DIER UIE LL_TIM_EnableIT_UPDATE + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_UIE); +} + +/** + * @brief Disable update interrupt (UIE). + * @rmtoll DIER UIE LL_TIM_DisableIT_UPDATE + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE); +} + +/** + * @brief Indicates whether the update interrupt (UIE) is enabled. + * @rmtoll DIER UIE LL_TIM_IsEnabledIT_UPDATE + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable capture/compare 1 interrupt (CC1IE). + * @rmtoll DIER CC1IE LL_TIM_EnableIT_CC1 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_CC1IE); +} + +/** + * @brief Disable capture/compare 1 interrupt (CC1IE). + * @rmtoll DIER CC1IE LL_TIM_DisableIT_CC1 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableIT_CC1(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE); +} + +/** + * @brief Indicates whether the capture/compare 1 interrupt (CC1IE) is enabled. + * @rmtoll DIER CC1IE LL_TIM_IsEnabledIT_CC1 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_CC1IE) == (TIM_DIER_CC1IE)) ? 1UL : 0UL); +} + +/** + * @brief Enable capture/compare 2 interrupt (CC2IE). + * @rmtoll DIER CC2IE LL_TIM_EnableIT_CC2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableIT_CC2(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_CC2IE); +} + +/** + * @brief Disable capture/compare 2 interrupt (CC2IE). + * @rmtoll DIER CC2IE LL_TIM_DisableIT_CC2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableIT_CC2(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_CC2IE); +} + +/** + * @brief Indicates whether the capture/compare 2 interrupt (CC2IE) is enabled. + * @rmtoll DIER CC2IE LL_TIM_IsEnabledIT_CC2 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_CC2IE) == (TIM_DIER_CC2IE)) ? 1UL : 0UL); +} + +/** + * @brief Enable capture/compare 3 interrupt (CC3IE). + * @rmtoll DIER CC3IE LL_TIM_EnableIT_CC3 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableIT_CC3(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_CC3IE); +} + +/** + * @brief Disable capture/compare 3 interrupt (CC3IE). + * @rmtoll DIER CC3IE LL_TIM_DisableIT_CC3 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableIT_CC3(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_CC3IE); +} + +/** + * @brief Indicates whether the capture/compare 3 interrupt (CC3IE) is enabled. + * @rmtoll DIER CC3IE LL_TIM_IsEnabledIT_CC3 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_CC3IE) == (TIM_DIER_CC3IE)) ? 1UL : 0UL); +} + +/** + * @brief Enable capture/compare 4 interrupt (CC4IE). + * @rmtoll DIER CC4IE LL_TIM_EnableIT_CC4 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableIT_CC4(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_CC4IE); +} + +/** + * @brief Disable capture/compare 4 interrupt (CC4IE). + * @rmtoll DIER CC4IE LL_TIM_DisableIT_CC4 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableIT_CC4(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4IE); +} + +/** + * @brief Indicates whether the capture/compare 4 interrupt (CC4IE) is enabled. + * @rmtoll DIER CC4IE LL_TIM_IsEnabledIT_CC4 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_CC4IE) == (TIM_DIER_CC4IE)) ? 1UL : 0UL); +} + +/** + * @brief Enable commutation interrupt (COMIE). + * @rmtoll DIER COMIE LL_TIM_EnableIT_COM + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableIT_COM(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_COMIE); +} + +/** + * @brief Disable commutation interrupt (COMIE). + * @rmtoll DIER COMIE LL_TIM_DisableIT_COM + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableIT_COM(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_COMIE); +} + +/** + * @brief Indicates whether the commutation interrupt (COMIE) is enabled. + * @rmtoll DIER COMIE LL_TIM_IsEnabledIT_COM + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_COMIE) == (TIM_DIER_COMIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable trigger interrupt (TIE). + * @rmtoll DIER TIE LL_TIM_EnableIT_TRIG + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableIT_TRIG(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_TIE); +} + +/** + * @brief Disable trigger interrupt (TIE). + * @rmtoll DIER TIE LL_TIM_DisableIT_TRIG + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE); +} + +/** + * @brief Indicates whether the trigger interrupt (TIE) is enabled. + * @rmtoll DIER TIE LL_TIM_IsEnabledIT_TRIG + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_TIE) == (TIM_DIER_TIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable break interrupt (BIE). + * @rmtoll DIER BIE LL_TIM_EnableIT_BRK + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableIT_BRK(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_BIE); +} + +/** + * @brief Disable break interrupt (BIE). + * @rmtoll DIER BIE LL_TIM_DisableIT_BRK + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableIT_BRK(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_BIE); +} + +/** + * @brief Indicates whether the break interrupt (BIE) is enabled. + * @rmtoll DIER BIE LL_TIM_IsEnabledIT_BRK + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_BIE) == (TIM_DIER_BIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_DMA_Management DMA Management + * @{ + */ +/** + * @brief Enable update DMA request (UDE). + * @rmtoll DIER UDE LL_TIM_EnableDMAReq_UPDATE + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableDMAReq_UPDATE(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_UDE); +} + +/** + * @brief Disable update DMA request (UDE). + * @rmtoll DIER UDE LL_TIM_DisableDMAReq_UPDATE + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableDMAReq_UPDATE(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_UDE); +} + +/** + * @brief Indicates whether the update DMA request (UDE) is enabled. + * @rmtoll DIER UDE LL_TIM_IsEnabledDMAReq_UPDATE + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_UDE) == (TIM_DIER_UDE)) ? 1UL : 0UL); +} + +/** + * @brief Enable capture/compare 1 DMA request (CC1DE). + * @rmtoll DIER CC1DE LL_TIM_EnableDMAReq_CC1 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableDMAReq_CC1(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_CC1DE); +} + +/** + * @brief Disable capture/compare 1 DMA request (CC1DE). + * @rmtoll DIER CC1DE LL_TIM_DisableDMAReq_CC1 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableDMAReq_CC1(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1DE); +} + +/** + * @brief Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled. + * @rmtoll DIER CC1DE LL_TIM_IsEnabledDMAReq_CC1 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_CC1DE) == (TIM_DIER_CC1DE)) ? 1UL : 0UL); +} + +/** + * @brief Enable capture/compare 2 DMA request (CC2DE). + * @rmtoll DIER CC2DE LL_TIM_EnableDMAReq_CC2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableDMAReq_CC2(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_CC2DE); +} + +/** + * @brief Disable capture/compare 2 DMA request (CC2DE). + * @rmtoll DIER CC2DE LL_TIM_DisableDMAReq_CC2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableDMAReq_CC2(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_CC2DE); +} + +/** + * @brief Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled. + * @rmtoll DIER CC2DE LL_TIM_IsEnabledDMAReq_CC2 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_CC2DE) == (TIM_DIER_CC2DE)) ? 1UL : 0UL); +} + +/** + * @brief Enable capture/compare 3 DMA request (CC3DE). + * @rmtoll DIER CC3DE LL_TIM_EnableDMAReq_CC3 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableDMAReq_CC3(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_CC3DE); +} + +/** + * @brief Disable capture/compare 3 DMA request (CC3DE). + * @rmtoll DIER CC3DE LL_TIM_DisableDMAReq_CC3 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableDMAReq_CC3(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_CC3DE); +} + +/** + * @brief Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled. + * @rmtoll DIER CC3DE LL_TIM_IsEnabledDMAReq_CC3 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_CC3DE) == (TIM_DIER_CC3DE)) ? 1UL : 0UL); +} + +/** + * @brief Enable capture/compare 4 DMA request (CC4DE). + * @rmtoll DIER CC4DE LL_TIM_EnableDMAReq_CC4 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableDMAReq_CC4(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_CC4DE); +} + +/** + * @brief Disable capture/compare 4 DMA request (CC4DE). + * @rmtoll DIER CC4DE LL_TIM_DisableDMAReq_CC4 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableDMAReq_CC4(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4DE); +} + +/** + * @brief Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled. + * @rmtoll DIER CC4DE LL_TIM_IsEnabledDMAReq_CC4 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_CC4DE) == (TIM_DIER_CC4DE)) ? 1UL : 0UL); +} + +/** + * @brief Enable commutation DMA request (COMDE). + * @rmtoll DIER COMDE LL_TIM_EnableDMAReq_COM + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableDMAReq_COM(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_COMDE); +} + +/** + * @brief Disable commutation DMA request (COMDE). + * @rmtoll DIER COMDE LL_TIM_DisableDMAReq_COM + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableDMAReq_COM(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_COMDE); +} + +/** + * @brief Indicates whether the commutation DMA request (COMDE) is enabled. + * @rmtoll DIER COMDE LL_TIM_IsEnabledDMAReq_COM + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_COMDE) == (TIM_DIER_COMDE)) ? 1UL : 0UL); +} + +/** + * @brief Enable trigger interrupt (TDE). + * @rmtoll DIER TDE LL_TIM_EnableDMAReq_TRIG + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableDMAReq_TRIG(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_TDE); +} + +/** + * @brief Disable trigger interrupt (TDE). + * @rmtoll DIER TDE LL_TIM_DisableDMAReq_TRIG + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE); +} + +/** + * @brief Indicates whether the trigger interrupt (TDE) is enabled. + * @rmtoll DIER TDE LL_TIM_IsEnabledDMAReq_TRIG + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG(const TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_TDE) == (TIM_DIER_TDE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_EVENT_Management EVENT-Management + * @{ + */ +/** + * @brief Generate an update event. + * @rmtoll EGR UG LL_TIM_GenerateEvent_UPDATE + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->EGR, TIM_EGR_UG); +} + +/** + * @brief Generate Capture/Compare 1 event. + * @rmtoll EGR CC1G LL_TIM_GenerateEvent_CC1 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_GenerateEvent_CC1(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->EGR, TIM_EGR_CC1G); +} + +/** + * @brief Generate Capture/Compare 2 event. + * @rmtoll EGR CC2G LL_TIM_GenerateEvent_CC2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_GenerateEvent_CC2(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->EGR, TIM_EGR_CC2G); +} + +/** + * @brief Generate Capture/Compare 3 event. + * @rmtoll EGR CC3G LL_TIM_GenerateEvent_CC3 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_GenerateEvent_CC3(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->EGR, TIM_EGR_CC3G); +} + +/** + * @brief Generate Capture/Compare 4 event. + * @rmtoll EGR CC4G LL_TIM_GenerateEvent_CC4 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_GenerateEvent_CC4(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->EGR, TIM_EGR_CC4G); +} + +/** + * @brief Generate commutation event. + * @rmtoll EGR COMG LL_TIM_GenerateEvent_COM + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_GenerateEvent_COM(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->EGR, TIM_EGR_COMG); +} + +/** + * @brief Generate trigger event. + * @rmtoll EGR TG LL_TIM_GenerateEvent_TRIG + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_GenerateEvent_TRIG(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->EGR, TIM_EGR_TG); +} + +/** + * @brief Generate break event. + * @rmtoll EGR BG LL_TIM_GenerateEvent_BRK + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_GenerateEvent_BRK(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->EGR, TIM_EGR_BG); +} + +/** + * @brief Generate break 2 event. + * @rmtoll EGR B2G LL_TIM_GenerateEvent_BRK2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_GenerateEvent_BRK2(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->EGR, TIM_EGR_B2G); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup TIM_LL_EF_Init Initialisation and deinitialisation functions + * @{ + */ + +ErrorStatus LL_TIM_DeInit(TIM_TypeDef *TIMx); +void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct); +ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct); +void LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct); +ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct); +void LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct); +ErrorStatus LL_TIM_IC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct); +void LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct); +ErrorStatus LL_TIM_ENCODER_Init(TIM_TypeDef *TIMx, const LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct); +void LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct); +ErrorStatus LL_TIM_HALLSENSOR_Init(TIM_TypeDef *TIMx, const LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct); +void LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct); +ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, const LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct); +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* TIM1 || TIM2 || TIM3 || TIM4 || TIM14 || TIM15 || TIM16 || TIM17 || TIM6 || TIM7 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32G0xx_LL_TIM_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h new file mode 100644 index 0000000..29d5ae2 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_ucpd.h @@ -0,0 +1,1863 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_ucpd.h + * @author MCD Application Team + * @brief Header file of UCPD LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_UCPD_H +#define STM32G0xx_LL_UCPD_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined (UCPD1) || defined (UCPD2) + +/** @defgroup UCPD_LL UCPD + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup UCPD_LL_ES_INIT UCPD Exported Init structure + * @{ + */ + +/** + * @brief UCPD Init structures definition + */ +typedef struct +{ + uint32_t psc_ucpdclk; /*!< Specify the prescaler for the UCPD clock. + This parameter can be a value of @ref UCPD_LL_EC_PSC. + This feature can be modified afterwards using function @ref LL_UCPD_SetPSCClk(). + */ + + uint32_t transwin; /*!< Specify the number of cycles (minus 1) of the half bit clock (see HBITCLKDIV) + to achieve a legal tTransitionWindow (set according to peripheral clock to define + an interval of between 12 and 20 us). + This parameter can be a value between Min_Data=0x1 and Max_Data=0x1F + This value can be modified afterwards using function @ref LL_UCPD_SetTransWin(). + */ + + uint32_t IfrGap; /*!< Specify the definition of the clock divider (minus 1) in order to generate + tInterframeGap from the peripheral clock. + This parameter can be a value between Min_Data=0x1 and Max_Data=0x1F + This feature can be modified afterwards using function @ref LL_UCPD_SetIfrGap(). + */ + + uint32_t HbitClockDiv; /*!< Specify the number of cycles (minus one) at UCPD peripheral for a half bit clock + e.g. program 3 for a bit clock that takes 8 cycles of the peripheral clock : + "UCPD1_CLK". + This parameter can be a value between Min_Data=0x0 and Max_Data=0x3F. + This feature can be modified using function @ref LL_UCPD_SetHbitClockDiv(). + */ + +} LL_UCPD_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup UCPD_LL_Exported_Constants UCPD Exported Constants + * @{ + */ + +/** @defgroup UCPD_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_ucpd_ReadReg function + * @{ + */ +#define LL_UCPD_SR_TXIS UCPD_SR_TXIS /*!< Transmit interrupt status */ +#define LL_UCPD_SR_TXMSGDISC UCPD_SR_TXMSGDISC /*!< Transmit message discarded interrupt */ +#define LL_UCPD_SR_TXMSGSENT UCPD_SR_TXMSGSENT /*!< Transmit message sent interrupt */ +#define LL_UCPD_SR_TXMSGABT UCPD_SR_TXMSGABT /*!< Transmit message abort interrupt */ +#define LL_UCPD_SR_HRSTDISC UCPD_SR_HRSTDISC /*!< HRST discarded interrupt */ +#define LL_UCPD_SR_HRSTSENT UCPD_SR_HRSTSENT /*!< HRST sent interrupt */ +#define LL_UCPD_SR_TXUND UCPD_SR_TXUND /*!< Tx data underrun condition interrupt */ +#define LL_UCPD_SR_RXNE UCPD_SR_RXNE /*!< Receive data register not empty interrupt */ +#define LL_UCPD_SR_RXORDDET UCPD_SR_RXORDDET /*!< Rx ordered set (4 K-codes) detected interrupt */ +#define LL_UCPD_SR_RXHRSTDET UCPD_SR_RXHRSTDET /*!< Rx Hard Reset detect interrupt */ +#define LL_UCPD_SR_RXOVR UCPD_SR_RXOVR /*!< Rx data overflow interrupt */ +#define LL_UCPD_SR_RXMSGEND UCPD_SR_RXMSGEND /*!< Rx message received */ +#define LL_UCPD_SR_RXERR UCPD_SR_RXERR /*!< Rx error */ +#define LL_UCPD_SR_TYPECEVT1 UCPD_SR_TYPECEVT1 /*!< Type C voltage level event on CC1 */ +#define LL_UCPD_SR_TYPECEVT2 UCPD_SR_TYPECEVT2 /*!< Type C voltage level event on CC2 */ +#define LL_UCPD_SR_TYPEC_VSTATE_CC1 UCPD_SR_TYPEC_VSTATE_CC1 /*!__REG__, (__VALUE__)) + +/** + * @brief Read a value in UCPD register + * @param __INSTANCE__ UCPD Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_UCPD_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup UCPD_LL_Exported_Functions UCPD Exported Functions + * @{ + */ + +/** @defgroup UCPD_LL_EF_Configuration Configuration + * @{ + */ + +/** @defgroup UCPD_LL_EF_CFG1 CFG1 register + * @{ + */ +/** + * @brief Enable UCPD peripheral + * @rmtoll CFG1 UCPDEN LL_UCPD_Enable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_Enable(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN); +} + +/** + * @brief Disable UCPD peripheral + * @note When disabling the UCPD, follow the procedure described in the Reference Manual. + * @rmtoll CFG1 UCPDEN LL_UCPD_Disable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_Disable(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN); +} + +/** + * @brief Check if UCPD peripheral is enabled + * @rmtoll CFG1 UCPDEN LL_UCPD_IsEnabled + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsEnabled(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN) == (UCPD_CFG1_UCPDEN)) ? 1UL : 0UL); +} + +/** + * @brief Set the receiver ordered set detection enable + * @rmtoll CFG1 RXORDSETEN LL_UCPD_SetRxOrderSet + * @param UCPDx UCPD Instance + * @param OrderSet This parameter can be combination of the following values: + * @arg @ref LL_UCPD_ORDERSET_SOP + * @arg @ref LL_UCPD_ORDERSET_SOP1 + * @arg @ref LL_UCPD_ORDERSET_SOP2 + * @arg @ref LL_UCPD_ORDERSET_HARDRST + * @arg @ref LL_UCPD_ORDERSET_CABLERST + * @arg @ref LL_UCPD_ORDERSET_SOP1_DEBUG + * @arg @ref LL_UCPD_ORDERSET_SOP2_DEBUG + * @arg @ref LL_UCPD_ORDERSET_SOP_EXT1 + * @arg @ref LL_UCPD_ORDERSET_SOP_EXT2 + * @retval None + */ +__STATIC_INLINE void LL_UCPD_SetRxOrderSet(UCPD_TypeDef *UCPDx, uint32_t OrderSet) +{ + MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_RXORDSETEN, OrderSet); +} + +/** + * @brief Set the prescaler for ucpd clock + * @rmtoll CFG1 UCPDCLK LL_UCPD_SetPSCClk + * @param UCPDx UCPD Instance + * @param Psc This parameter can be one of the following values: + * @arg @ref LL_UCPD_PSC_DIV1 + * @arg @ref LL_UCPD_PSC_DIV2 + * @arg @ref LL_UCPD_PSC_DIV4 + * @arg @ref LL_UCPD_PSC_DIV8 + * @arg @ref LL_UCPD_PSC_DIV16 + * @retval None + */ +__STATIC_INLINE void LL_UCPD_SetPSCClk(UCPD_TypeDef *UCPDx, uint32_t Psc) +{ + MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_PSC_UCPDCLK, Psc); +} + +/** + * @brief Set the number of cycles (minus 1) of the half bit clock + * @rmtoll CFG1 TRANSWIN LL_UCPD_SetTransWin + * @param UCPDx UCPD Instance + * @param TransWin a value between Min_Data=0x1 and Max_Data=0x1F + * @retval None + */ +__STATIC_INLINE void LL_UCPD_SetTransWin(UCPD_TypeDef *UCPDx, uint32_t TransWin) +{ + MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_TRANSWIN, TransWin << UCPD_CFG1_TRANSWIN_Pos); +} + +/** + * @brief Set the clock divider value to generate an interframe gap + * @rmtoll CFG1 IFRGAP LL_UCPD_SetIfrGap + * @param UCPDx UCPD Instance + * @param IfrGap a value between Min_Data=0x1 and Max_Data=0x1F + * @retval None + */ +__STATIC_INLINE void LL_UCPD_SetIfrGap(UCPD_TypeDef *UCPDx, uint32_t IfrGap) +{ + MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_IFRGAP, IfrGap << UCPD_CFG1_IFRGAP_Pos); +} + +/** + * @brief Set the clock divider value to generate an interframe gap + * @rmtoll CFG1 HBITCLKDIV LL_UCPD_SetHbitClockDiv + * @param UCPDx UCPD Instance + * @param HbitClock a value between Min_Data=0x0 and Max_Data=0x3F + * @retval None + */ +__STATIC_INLINE void LL_UCPD_SetHbitClockDiv(UCPD_TypeDef *UCPDx, uint32_t HbitClock) +{ + MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_HBITCLKDIV, HbitClock << UCPD_CFG1_HBITCLKDIV_Pos); +} + +/** + * @} + */ + +/** @defgroup UCPD_LL_EF_CFG2 CFG2 register + * @{ + */ + +/** + * @brief Enable the wakeup mode + * @rmtoll CFG2 WUPEN LL_UCPD_WakeUpEnable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_WakeUpEnable(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->CFG2, UCPD_CFG2_WUPEN); +} + +/** + * @brief Disable the wakeup mode + * @rmtoll CFG2 WUPEN LL_UCPD_WakeUpDisable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_WakeUpDisable(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->CFG2, UCPD_CFG2_WUPEN); +} + +/** + * @brief Force clock enable + * @rmtoll CFG2 FORCECLK LL_UCPD_ForceClockEnable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_ForceClockEnable(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->CFG2, UCPD_CFG2_FORCECLK); +} + +/** + * @brief Force clock disable + * @rmtoll CFG2 FORCECLK LL_UCPD_ForceClockDisable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_ForceClockDisable(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->CFG2, UCPD_CFG2_FORCECLK); +} + +/** + * @brief RxFilter enable + * @rmtoll CFG2 RXFILTDIS LL_UCPD_RxFilterEnable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_RxFilterEnable(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->CFG2, UCPD_CFG2_RXFILTDIS); +} + +/** + * @brief RxFilter disable + * @rmtoll CFG2 RXFILTDIS LL_UCPD_RxFilterDisable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_RxFilterDisable(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->CFG2, UCPD_CFG2_RXFILTDIS); +} + +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup UCPD_LL_EF_CR CR register + * @{ + */ +/** + * @brief Type C detector for CC2 enable + * @rmtoll CR CC2TCDIS LL_UCPD_TypeCDetectionCC2Enable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_TypeCDetectionCC2Enable(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS); +} + +/** + * @brief Type C detector for CC2 disable + * @rmtoll CR CC2TCDIS LL_UCPD_TypeCDetectionCC2Disable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_TypeCDetectionCC2Disable(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS); +} + +/** + * @brief Type C detector for CC1 enable + * @rmtoll CR CC1TCDIS LL_UCPD_TypeCDetectionCC1Enable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_TypeCDetectionCC1Enable(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS); +} + +/** + * @brief Type C detector for CC1 disable + * @rmtoll CR CC1TCDIS LL_UCPD_TypeCDetectionCC1Disable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_TypeCDetectionCC1Disable(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS); +} + +/** + * @brief Source Vconn discharge enable + * @rmtoll CR RDCH LL_UCPD_VconnDischargeEnable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_VconnDischargeEnable(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->CR, UCPD_CR_RDCH); +} + +/** + * @brief Source Vconn discharge disable + * @rmtoll CR RDCH LL_UCPD_VconnDischargeDisable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_VconnDischargeDisable(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->CR, UCPD_CR_RDCH); +} + +/** + * @brief Signal Fast Role Swap request + * @rmtoll CR FRSTX LL_UCPD_VconnDischargeDisable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_SignalFRSTX(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->CR, UCPD_CR_FRSTX); +} + +/** + * @brief Fast Role swap RX detection enable + * @rmtoll CR FRSRXEN LL_UCPD_FRSDetectionEnable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_FRSDetectionEnable(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->CR, UCPD_CR_FRSRXEN); +} + +/** + * @brief Fast Role swap RX detection disable + * @rmtoll CR FRSRXEN LL_UCPD_FRSDetectionDisable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_FRSDetectionDisable(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->CR, UCPD_CR_FRSRXEN); +} + +/** + * @brief Set cc enable + * @rmtoll CR CC1VCONNEN LL_UCPD_SetccEnable + * @param UCPDx UCPD Instance + * @param CCEnable This parameter can be one of the following values: + * @arg @ref LL_UCPD_CCENABLE_NONE + * @arg @ref LL_UCPD_CCENABLE_CC1 + * @arg @ref LL_UCPD_CCENABLE_CC2 + * @arg @ref LL_UCPD_CCENABLE_CC1CC2 + * @retval None + */ +__STATIC_INLINE void LL_UCPD_SetccEnable(UCPD_TypeDef *UCPDx, uint32_t CCEnable) +{ + MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable); +} + +/** + * @brief Set UCPD SNK role + * @rmtoll CR ANAMODE LL_UCPD_SetSNKRole + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_SetSNKRole(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->CR, UCPD_CR_ANAMODE); +} + +/** + * @brief Set UCPD SRC role + * @rmtoll CR ANAMODE LL_UCPD_SetSRCRole + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_SetSRCRole(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->CR, UCPD_CR_ANAMODE); +} + +/** + * @brief Get UCPD Role + * @rmtoll CR ANAMODE LL_UCPD_GetRole + * @param UCPDx UCPD Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_UCPD_ROLE_SNK + * @arg @ref LL_UCPD_ROLE_SRC + */ +__STATIC_INLINE uint32_t LL_UCPD_GetRole(UCPD_TypeDef const *const UCPDx) +{ + return (uint32_t)(READ_BIT(UCPDx->CR, UCPD_CR_ANAMODE)); +} + +/** + * @brief Set Rp resistor + * @rmtoll CR ANASUBMODE LL_UCPD_SetRpResistor + * @param UCPDx UCPD Instance + * @param Resistor This parameter can be one of the following values: + * @arg @ref LL_UCPD_RESISTOR_DEFAULT + * @arg @ref LL_UCPD_RESISTOR_1_5A + * @arg @ref LL_UCPD_RESISTOR_3_0A + * @arg @ref LL_UCPD_RESISTOR_NONE + * @retval None + */ +__STATIC_INLINE void LL_UCPD_SetRpResistor(UCPD_TypeDef *UCPDx, uint32_t Resistor) +{ + MODIFY_REG(UCPDx->CR, UCPD_CR_ANASUBMODE, Resistor); +} + +/** + * @brief Set CC pin + * @rmtoll CR PHYCCSEL LL_UCPD_SetCCPin + * @param UCPDx UCPD Instance + * @param CCPin This parameter can be one of the following values: + * @arg @ref LL_UCPD_CCPIN_CC1 + * @arg @ref LL_UCPD_CCPIN_CC2 + * @retval None + */ +__STATIC_INLINE void LL_UCPD_SetCCPin(UCPD_TypeDef *UCPDx, uint32_t CCPin) +{ + MODIFY_REG(UCPDx->CR, UCPD_CR_PHYCCSEL, CCPin); +} + +/** + * @brief Rx enable + * @rmtoll CR PHYRXEN LL_UCPD_RxEnable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_RxEnable(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->CR, UCPD_CR_PHYRXEN); +} + +/** + * @brief Rx disable + * @rmtoll CR PHYRXEN LL_UCPD_RxDisable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_RxDisable(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN); +} + +/** + * @brief Set Rx mode + * @rmtoll CR RXMODE LL_UCPD_SetRxMode + * @param UCPDx UCPD Instance + * @param RxMode This parameter can be one of the following values: + * @arg @ref LL_UCPD_RXMODE_NORMAL + * @arg @ref LL_UCPD_RXMODE_BIST_TEST_DATA + * @retval None + */ +__STATIC_INLINE void LL_UCPD_SetRxMode(UCPD_TypeDef *UCPDx, uint32_t RxMode) +{ + MODIFY_REG(UCPDx->CR, UCPD_CR_RXMODE, RxMode); +} + +/** + * @brief Send Hard Reset + * @rmtoll CR TXHRST LL_UCPD_SendHardReset + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_SendHardReset(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->CR, UCPD_CR_TXHRST); +} + +/** + * @brief Send message + * @rmtoll CR TXSEND LL_UCPD_SendMessage + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_SendMessage(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->CR, UCPD_CR_TXSEND); +} + +/** + * @brief Set Tx mode + * @rmtoll CR TXMODE LL_UCPD_SetTxMode + * @param UCPDx UCPD Instance + * @param TxMode This parameter can be one of the following values: + * @arg @ref LL_UCPD_TXMODE_NORMAL + * @arg @ref LL_UCPD_TXMODE_CABLE_RESET + * @arg @ref LL_UCPD_TXMODE_BIST_CARRIER2 + * @retval None + */ +__STATIC_INLINE void LL_UCPD_SetTxMode(UCPD_TypeDef *UCPDx, uint32_t TxMode) +{ + MODIFY_REG(UCPDx->CR, UCPD_CR_TXMODE, TxMode); +} + +/** + * @} + */ + +/** @defgroup UCPD_LL_EF_IT_Management Interrupt Management + * @{ + */ + +/** + * @brief Enable FRS interrupt + * @rmtoll IMR FRSEVTIE LL_UCPD_EnableIT_FRS + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_EnableIT_FRS(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->IMR, UCPD_IMR_FRSEVTIE); +} + +/** + * @brief Enable type c event on CC2 + * @rmtoll IMR TYPECEVT2IE LL_UCPD_EnableIT_TypeCEventCC2 + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC2(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT2IE); +} + +/** + * @brief Enable type c event on CC1 + * @rmtoll IMR TYPECEVT1IE LL_UCPD_EnableIT_TypeCEventCC1 + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC1(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT1IE); +} + +/** + * @brief Enable Rx message end interrupt + * @rmtoll IMR RXMSGENDIE LL_UCPD_EnableIT_RxMsgEnd + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_EnableIT_RxMsgEnd(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->IMR, UCPD_IMR_RXMSGENDIE); +} + +/** + * @brief Enable Rx overrun interrupt + * @rmtoll IMR RXOVRIE LL_UCPD_EnableIT_RxOvr + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_EnableIT_RxOvr(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->IMR, UCPD_IMR_RXOVRIE); +} + +/** + * @brief Enable Rx hard resrt interrupt + * @rmtoll IMR RXHRSTDETIE LL_UCPD_EnableIT_RxHRST + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_EnableIT_RxHRST(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->IMR, UCPD_IMR_RXHRSTDETIE); +} + +/** + * @brief Enable Rx orderset interrupt + * @rmtoll IMR RXORDDETIE LL_UCPD_EnableIT_RxOrderSet + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_EnableIT_RxOrderSet(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->IMR, UCPD_IMR_RXORDDETIE); +} + +/** + * @brief Enable Rx non empty interrupt + * @rmtoll IMR RXNEIE LL_UCPD_EnableIT_RxNE + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_EnableIT_RxNE(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->IMR, UCPD_IMR_RXNEIE); +} + +/** + * @brief Enable TX underrun interrupt + * @rmtoll IMR TXUNDIE LL_UCPD_EnableIT_TxUND + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_EnableIT_TxUND(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->IMR, UCPD_IMR_TXUNDIE); +} + +/** + * @brief Enable hard reset sent interrupt + * @rmtoll IMR HRSTSENTIE LL_UCPD_EnableIT_TxHRSTSENT + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_EnableIT_TxHRSTSENT(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->IMR, UCPD_IMR_HRSTSENTIE); +} + +/** + * @brief Enable hard reset discard interrupt + * @rmtoll IMR HRSTDISCIE LL_UCPD_EnableIT_TxHRSTDISC + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_EnableIT_TxHRSTDISC(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->IMR, UCPD_IMR_HRSTDISCIE); +} + +/** + * @brief Enable Tx message abort interrupt + * @rmtoll IMR TXMSGABTIE LL_UCPD_EnableIT_TxMSGABT + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_EnableIT_TxMSGABT(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->IMR, UCPD_IMR_TXMSGABTIE); +} + +/** + * @brief Enable Tx message sent interrupt + * @rmtoll IMR TXMSGSENTIE LL_UCPD_EnableIT_TxMSGSENT + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_EnableIT_TxMSGSENT(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->IMR, UCPD_IMR_TXMSGSENTIE); +} + +/** + * @brief Enable Tx message discarded interrupt + * @rmtoll IMR TXMSGDISCIE LL_UCPD_EnableIT_TxMSGDISC + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_EnableIT_TxMSGDISC(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->IMR, UCPD_IMR_TXMSGDISCIE); +} + +/** + * @brief Enable Tx data receive interrupt + * @rmtoll IMR TXISIE LL_UCPD_EnableIT_TxIS + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_EnableIT_TxIS(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->IMR, UCPD_IMR_TXISIE); +} + +/** + * @brief Disable FRS interrupt + * @rmtoll IMR FRSEVTIE LL_UCPD_DisableIT_FRS + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_DisableIT_FRS(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->IMR, UCPD_IMR_FRSEVTIE); +} + +/** + * @brief Disable type c event on CC2 + * @rmtoll IMR TYPECEVT2IE LL_UCPD_DisableIT_TypeCEventCC2 + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_DisableIT_TypeCEventCC2(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT2IE); +} + +/** + * @brief Disable type c event on CC1 + * @rmtoll IMR TYPECEVT1IE LL_UCPD_DisableIT_TypeCEventCC1 + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_DisableIT_TypeCEventCC1(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT1IE); +} + +/** + * @brief Disable Rx message end interrupt + * @rmtoll IMR RXMSGENDIE LL_UCPD_DisableIT_RxMsgEnd + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_DisableIT_RxMsgEnd(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->IMR, UCPD_IMR_RXMSGENDIE); +} + +/** + * @brief Disable Rx overrun interrupt + * @rmtoll IMR RXOVRIE LL_UCPD_DisableIT_RxOvr + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_DisableIT_RxOvr(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->IMR, UCPD_IMR_RXOVRIE); +} + +/** + * @brief Disable Rx hard resrt interrupt + * @rmtoll IMR RXHRSTDETIE LL_UCPD_DisableIT_RxHRST + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_DisableIT_RxHRST(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->IMR, UCPD_IMR_RXHRSTDETIE); +} + +/** + * @brief Disable Rx orderset interrupt + * @rmtoll IMR RXORDDETIE LL_UCPD_DisableIT_RxOrderSet + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_DisableIT_RxOrderSet(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->IMR, UCPD_IMR_RXORDDETIE); +} + +/** + * @brief Disable Rx non empty interrupt + * @rmtoll IMR RXNEIE LL_UCPD_DisableIT_RxNE + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_DisableIT_RxNE(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->IMR, UCPD_IMR_RXNEIE); +} + +/** + * @brief Disable TX underrun interrupt + * @rmtoll IMR TXUNDIE LL_UCPD_DisableIT_TxUND + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_DisableIT_TxUND(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->IMR, UCPD_IMR_TXUNDIE); +} + +/** + * @brief Disable hard reset sent interrupt + * @rmtoll IMR HRSTSENTIE LL_UCPD_DisableIT_TxHRSTSENT + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_DisableIT_TxHRSTSENT(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->IMR, UCPD_IMR_HRSTSENTIE); +} + +/** + * @brief Disable hard reset discard interrupt + * @rmtoll IMR HRSTDISCIE LL_UCPD_DisableIT_TxHRSTDISC + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_DisableIT_TxHRSTDISC(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->IMR, UCPD_IMR_HRSTDISCIE); +} + +/** + * @brief Disable Tx message abort interrupt + * @rmtoll IMR TXMSGABTIE LL_UCPD_DisableIT_TxMSGABT + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_DisableIT_TxMSGABT(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->IMR, UCPD_IMR_TXMSGABTIE); +} + +/** + * @brief Disable Tx message sent interrupt + * @rmtoll IMR TXMSGSENTIE LL_UCPD_DisableIT_TxMSGSENT + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_DisableIT_TxMSGSENT(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->IMR, UCPD_IMR_TXMSGSENTIE); +} + +/** + * @brief Disable Tx message discarded interrupt + * @rmtoll IMR TXMSGDISCIE LL_UCPD_DisableIT_TxMSGDISC + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_DisableIT_TxMSGDISC(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->IMR, UCPD_IMR_TXMSGDISCIE); +} + +/** + * @brief Disable Tx data receive interrupt + * @rmtoll IMR TXISIE LL_UCPD_DisableIT_TxIS + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_DisableIT_TxIS(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->IMR, UCPD_IMR_TXISIE); +} + +/** + * @brief Check if FRS interrupt enabled + * @rmtoll IMR FRSEVTIE LL_UCPD_DisableIT_FRS + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_FRS(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->IMR, UCPD_IMR_FRSEVTIE) == UCPD_IMR_FRSEVTIE) ? 1UL : 0UL); +} + +/** + * @brief Check if type c event on CC2 enabled + * @rmtoll IMR TYPECEVT2IE LL_UCPD_DisableIT_TypeCEventCC2 + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_TypeCEventCC2(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT2IE) == UCPD_IMR_TYPECEVT2IE) ? 1UL : 0UL); +} + +/** + * @brief Check if type c event on CC1 enabled + * @rmtoll IMR2 TYPECEVT1IE LL_UCPD_IsEnableIT_TypeCEventCC1 + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_TypeCEventCC1(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT1IE) == UCPD_IMR_TYPECEVT1IE) ? 1UL : 0UL); +} + +/** + * @brief Check if Rx message end interrupt enabled + * @rmtoll IMR RXMSGENDIE LL_UCPD_IsEnableIT_RxMsgEnd + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_RxMsgEnd(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->IMR, UCPD_IMR_RXMSGENDIE) == UCPD_IMR_RXMSGENDIE) ? 1UL : 0UL); +} + +/** + * @brief Check if Rx overrun interrupt enabled + * @rmtoll IMR RXOVRIE LL_UCPD_IsEnableIT_RxOvr + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_RxOvr(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->IMR, UCPD_IMR_RXOVRIE) == UCPD_IMR_RXOVRIE) ? 1UL : 0UL); +} + +/** + * @brief Check if Rx hard resrt interrupt enabled + * @rmtoll IMR RXHRSTDETIE LL_UCPD_IsEnableIT_RxHRST + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_RxHRST(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->IMR, UCPD_IMR_RXHRSTDETIE) == UCPD_IMR_RXHRSTDETIE) ? 1UL : 0UL); +} + +/** + * @brief Check if Rx orderset interrupt enabled + * @rmtoll IMR RXORDDETIE LL_UCPD_IsEnableIT_RxOrderSet + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_RxOrderSet(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->IMR, UCPD_IMR_RXORDDETIE) == UCPD_IMR_RXORDDETIE) ? 1UL : 0UL); +} + +/** + * @brief Check if Rx non empty interrupt enabled + * @rmtoll IMR RXNEIE LL_UCPD_IsEnableIT_RxNE + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_RxNE(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->IMR, UCPD_IMR_RXNEIE) == UCPD_IMR_RXNEIE) ? 1UL : 0UL); +} + +/** + * @brief Check if TX underrun interrupt enabled + * @rmtoll IMR TXUNDIE LL_UCPD_IsEnableIT_TxUND + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_TxUND(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->IMR, UCPD_IMR_TXUNDIE) == UCPD_IMR_TXUNDIE) ? 1UL : 0UL); +} + +/** + * @brief Check if hard reset sent interrupt enabled + * @rmtoll IMR HRSTSENTIE LL_UCPD_IsEnableIT_TxHRSTSENT + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_TxHRSTSENT(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->IMR, UCPD_IMR_HRSTSENTIE) == UCPD_IMR_HRSTSENTIE) ? 1UL : 0UL); +} + +/** + * @brief Check if hard reset discard interrupt enabled + * @rmtoll IMR HRSTDISCIE LL_UCPD_IsEnableIT_TxHRSTDISC + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_TxHRSTDISC(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->IMR, UCPD_IMR_HRSTDISCIE) == UCPD_IMR_HRSTDISCIE) ? 1UL : 0UL); +} + +/** + * @brief Check if Tx message abort interrupt enabled + * @rmtoll IMR TXMSGABTIE LL_UCPD_IsEnableIT_TxMSGABT + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_TxMSGABT(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->IMR, UCPD_IMR_TXMSGABTIE) == UCPD_IMR_TXMSGABTIE) ? 1UL : 0UL); +} + +/** + * @brief Check if Tx message sent interrupt enabled + * @rmtoll IMR TXMSGSENTIE LL_UCPD_IsEnableIT_TxMSGSENT + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_TxMSGSENT(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->IMR, UCPD_IMR_TXMSGSENTIE) == UCPD_IMR_TXMSGSENTIE) ? 1UL : 0UL); +} + +/** + * @brief Check if Tx message discarded interrupt enabled + * @rmtoll IMR TXMSGDISCIE LL_UCPD_IsEnableIT_TxMSGDISC + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_TxMSGDISC(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->IMR, UCPD_IMR_TXMSGDISCIE) == UCPD_IMR_TXMSGDISCIE) ? 1UL : 0UL); +} + +/** + * @brief Check if Tx data receive interrupt enabled + * @rmtoll IMR TXISIE LL_UCPD_IsEnableIT_TxIS + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsEnableIT_TxIS(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->IMR, UCPD_IMR_TXISIE) == UCPD_IMR_TXISIE) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup UCPD_LL_EF_IT_Clear Interrupt Clear + * @{ + */ + +/** + * @brief Clear FRS interrupt + * @rmtoll ICR FRSEVTIE LL_UCPD_ClearFlag_FRS + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_ClearFlag_FRS(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->ICR, UCPD_ICR_FRSEVTCF); +} + +/** + * @brief Clear type c event on CC2 + * @rmtoll IIMR TYPECEVT2IE LL_UCPD_ClearFlag_TypeCEventCC2 + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC2(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT2CF); +} + +/** + * @brief Clear type c event on CC1 + * @rmtoll IIMR TYPECEVT1IE LL_UCPD_ClearFlag_TypeCEventCC1 + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC1(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT1CF); +} + +/** + * @brief Clear Rx message end interrupt + * @rmtoll ICR RXMSGENDIE LL_UCPD_ClearFlag_RxMsgEnd + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_ClearFlag_RxMsgEnd(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->ICR, UCPD_ICR_RXMSGENDCF); +} + +/** + * @brief Clear Rx overrun interrupt + * @rmtoll ICR RXOVRIE LL_UCPD_ClearFlag_RxOvr + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_ClearFlag_RxOvr(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->ICR, UCPD_ICR_RXOVRCF); +} + +/** + * @brief Clear Rx hard resrt interrupt + * @rmtoll ICR RXHRSTDETIE LL_UCPD_ClearFlag_RxHRST + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_ClearFlag_RxHRST(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->ICR, UCPD_ICR_RXHRSTDETCF); +} + +/** + * @brief Clear Rx orderset interrupt + * @rmtoll ICR RXORDDETIE LL_UCPD_ClearFlag_RxOrderSet + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_ClearFlag_RxOrderSet(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->ICR, UCPD_ICR_RXORDDETCF); +} + +/** + * @brief Clear TX underrun interrupt + * @rmtoll ICR TXUNDIE LL_UCPD_ClearFlag_TxUND + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_ClearFlag_TxUND(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->ICR, UCPD_ICR_TXUNDCF); +} + +/** + * @brief Clear hard reset sent interrupt + * @rmtoll ICR HRSTSENTIE LL_UCPD_ClearFlag_TxHRSTSENT + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTSENT(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTSENTCF); +} + +/** + * @brief Clear hard reset discard interrupt + * @rmtoll ICR HRSTDISCIE LL_UCPD_ClearFlag_TxHRSTDISC + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTDISC(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTDISCCF); +} + +/** + * @brief Clear Tx message abort interrupt + * @rmtoll ICR TXMSGABTIE LL_UCPD_ClearFlag_TxMSGABT + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGABT(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGABTCF); +} + +/** + * @brief Clear Tx message sent interrupt + * @rmtoll ICR TXMSGSENTIE LL_UCPD_ClearFlag_TxMSGSENT + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGSENT(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGSENTCF); +} + +/** + * @brief Clear Tx message discarded interrupt + * @rmtoll ICR TXMSGDISCIE LL_UCPD_ClearFlag_TxMSGDISC + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGDISC(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGDISCCF); +} + +/** + * @} + */ + +/** @defgroup UCPD_LL_EF_FLAG_Management FLAG Management + * @{ + */ + +/** + * @brief Check if FRS interrupt + * @rmtoll SR FRSEVT LL_UCPD_IsActiveFlag_FRS + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_FRS(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->SR, UCPD_SR_FRSEVT) == UCPD_SR_FRSEVT) ? 1UL : 0UL); +} + +/** + * @brief Check if type c event on CC2 + * @rmtoll SR TYPECEVT2 LL_UCPD_IsActiveFlag_TypeCEventCC2 + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_TypeCEventCC2(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->SR, UCPD_SR_TYPECEVT2) == UCPD_SR_TYPECEVT2) ? 1UL : 0UL); +} + +/** + * @brief Check if type c event on CC1 + * @rmtoll SR TYPECEVT1 LL_UCPD_IsActiveFlag_TypeCEventCC1 + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_TypeCEventCC1(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->SR, UCPD_SR_TYPECEVT1) == UCPD_SR_TYPECEVT1) ? 1UL : 0UL); +} + +/** + * @brief Check if Rx message end interrupt + * @rmtoll SR RXMSGEND LL_UCPD_IsActiveFlag_RxMsgEnd + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_RxMsgEnd(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->SR, UCPD_SR_RXMSGEND) == UCPD_SR_RXMSGEND) ? 1UL : 0UL); +} + +/** + * @brief Check if Rx overrun interrupt + * @rmtoll SR RXOVR LL_UCPD_IsActiveFlag_RxOvr + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_RxOvr(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->SR, UCPD_SR_RXOVR) == UCPD_SR_RXOVR) ? 1UL : 0UL); +} + +/** + * @brief Check if Rx hard resrt interrupt + * @rmtoll SR RXHRSTDET LL_UCPD_IsActiveFlag_RxHRST + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_RxHRST(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->SR, UCPD_SR_RXHRSTDET) == UCPD_SR_RXHRSTDET) ? 1UL : 0UL); +} + +/** + * @brief Check if Rx orderset interrupt + * @rmtoll SR RXORDDET LL_UCPD_IsActiveFlag_RxOrderSet + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_RxOrderSet(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->SR, UCPD_SR_RXORDDET) == UCPD_SR_RXORDDET) ? 1UL : 0UL); +} + +/** + * @brief Check if Rx non empty interrupt + * @rmtoll SR RXNE LL_UCPD_IsActiveFlag_RxNE + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_RxNE(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->SR, UCPD_SR_RXNE) == UCPD_SR_RXNE) ? 1UL : 0UL); +} + +/** + * @brief Check if TX underrun interrupt + * @rmtoll SR TXUND LL_UCPD_IsActiveFlag_TxUND + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_TxUND(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->SR, UCPD_SR_TXUND) == UCPD_SR_TXUND) ? 1UL : 0UL); +} + +/** + * @brief Check if hard reset sent interrupt + * @rmtoll SR HRSTSENT LL_UCPD_IsActiveFlag_TxHRSTSENT + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_TxHRSTSENT(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->SR, UCPD_SR_HRSTSENT) == UCPD_SR_HRSTSENT) ? 1UL : 0UL); +} + +/** + * @brief Check if hard reset discard interrupt + * @rmtoll SR HRSTDISC LL_UCPD_IsActiveFlag_TxHRSTDISC + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_TxHRSTDISC(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->SR, UCPD_SR_HRSTDISC) == UCPD_SR_HRSTDISC) ? 1UL : 0UL); +} + +/** + * @brief Check if Tx message abort interrupt + * @rmtoll SR TXMSGABT LL_UCPD_IsActiveFlag_TxMSGABT + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_TxMSGABT(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->SR, UCPD_SR_TXMSGABT) == UCPD_SR_TXMSGABT) ? 1UL : 0UL); +} + +/** + * @brief Check if Tx message sent interrupt + * @rmtoll SR TXMSGSENT LL_UCPD_IsActiveFlag_TxMSGSENT + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_TxMSGSENT(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->SR, UCPD_SR_TXMSGSENT) == UCPD_SR_TXMSGSENT) ? 1UL : 0UL); +} + +/** + * @brief Check if Tx message discarded interrupt + * @rmtoll SR TXMSGDISC LL_UCPD_IsActiveFlag_TxMSGDISC + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_TxMSGDISC(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->SR, UCPD_SR_TXMSGDISC) == UCPD_SR_TXMSGDISC) ? 1UL : 0UL); +} + +/** + * @brief Check if Tx data receive interrupt + * @rmtoll SR TXIS LL_UCPD_IsActiveFlag_TxIS + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsActiveFlag_TxIS(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->SR, UCPD_SR_TXIS) == UCPD_SR_TXIS) ? 1UL : 0UL); +} + +/** + * @brief return the vstate value for CC2 + * @rmtoll SR TXIS LL_UCPD_GetTypeCVstateCC2 + * @param UCPDx UCPD Instance + * @retval val + */ +__STATIC_INLINE uint32_t LL_UCPD_GetTypeCVstateCC2(UCPD_TypeDef const *const UCPDx) +{ + return UCPDx->SR & UCPD_SR_TYPEC_VSTATE_CC2; +} + +/** + * @brief return the vstate value for CC1 + * @rmtoll SR TXIS LL_UCPD_GetTypeCVstateCC1 + * @param UCPDx UCPD Instance + * @retval val + */ +__STATIC_INLINE uint32_t LL_UCPD_GetTypeCVstateCC1(UCPD_TypeDef const *const UCPDx) +{ + return UCPDx->SR & UCPD_SR_TYPEC_VSTATE_CC1; +} + +/** + * @} + */ + + +/** @defgroup UCPD_LL_EF_DMA_Management DMA Management + * @{ + */ + +/** + * @brief Rx DMA Enable + * @rmtoll CFG1 RXDMAEN LL_UCPD_RxDMAEnable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_RxDMAEnable(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN); +} + +/** + * @brief Rx DMA Disable + * @rmtoll CFG1 RXDMAEN LL_UCPD_RxDMADisable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_RxDMADisable(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN); +} + +/** + * @brief Tx DMA Enable + * @rmtoll CFG1 TXDMAEN LL_UCPD_TxDMAEnable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_TxDMAEnable(UCPD_TypeDef *UCPDx) +{ + SET_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN); +} + +/** + * @brief Tx DMA Disable + * @rmtoll CFG1 TXDMAEN LL_UCPD_TxDMADisable + * @param UCPDx UCPD Instance + * @retval None + */ +__STATIC_INLINE void LL_UCPD_TxDMADisable(UCPD_TypeDef *UCPDx) +{ + CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN); +} + +/** + * @brief Check if DMA Tx is enabled + * @rmtoll CR2 TXDMAEN LL_UCPD_IsEnabledTxDMA + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsEnabledTxDMA(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN) == (UCPD_CFG1_TXDMAEN)) ? 1UL : 0UL); +} + +/** + * @brief Check if DMA Rx is enabled + * @rmtoll CR2 RXDMAEN LL_UCPD_IsEnabledRxDMA + * @param UCPDx UCPD Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_UCPD_IsEnabledRxDMA(UCPD_TypeDef const *const UCPDx) +{ + return ((READ_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN) == (UCPD_CFG1_RXDMAEN)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup UCPD_LL_EF_DATA_Management DATA Management + * @{ + */ + +/** + * @brief write the orderset for Tx message + * @rmtoll TX_ORDSET TXORDSET LL_UCPD_WriteTxOrderSet + * @param UCPDx UCPD Instance + * @param TxOrderSet one of the following value + * @arg @ref LL_UCPD_ORDERED_SET_SOP + * @arg @ref LL_UCPD_ORDERED_SET_SOP1 + * @arg @ref LL_UCPD_ORDERED_SET_SOP2 + * @arg @ref LL_UCPD_ORDERED_SET_HARD_RESET + * @arg @ref LL_UCPD_ORDERED_SET_CABLE_RESET + * @arg @ref LL_UCPD_ORDERED_SET_SOP1_DEBUG + * @arg @ref LL_UCPD_ORDERED_SET_SOP2_DEBUG + * @retval None + */ +__STATIC_INLINE void LL_UCPD_WriteTxOrderSet(UCPD_TypeDef *UCPDx, uint32_t TxOrderSet) +{ + WRITE_REG(UCPDx->TX_ORDSET, TxOrderSet); +} + +/** + * @brief write the Tx paysize + * @rmtoll TX_PAYSZ TXPAYSZ LL_UCPD_WriteTxPaySize + * @param UCPDx UCPD Instance + * @param TxPaySize + * @retval None. + */ +__STATIC_INLINE void LL_UCPD_WriteTxPaySize(UCPD_TypeDef *UCPDx, uint32_t TxPaySize) +{ + WRITE_REG(UCPDx->TX_PAYSZ, TxPaySize); +} + +/** + * @brief Write data + * @rmtoll TXDR DR LL_UCPD_WriteData + * @param UCPDx UCPD Instance + * @param Data Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None. + */ +__STATIC_INLINE void LL_UCPD_WriteData(UCPD_TypeDef *UCPDx, uint8_t Data) +{ + WRITE_REG(UCPDx->TXDR, Data); +} + +/** + * @brief read RX the orderset + * @rmtoll RX_ORDSET RXORDSET LL_UCPD_ReadRxOrderSet + * @param UCPDx UCPD Instance + * @retval RxOrderSet one of the following value + * @arg @ref LL_UCPD_RXORDSET_SOP + * @arg @ref LL_UCPD_RXORDSET_SOP1 + * @arg @ref LL_UCPD_RXORDSET_SOP2 + * @arg @ref LL_UCPD_RXORDSET_SOP1_DEBUG + * @arg @ref LL_UCPD_RXORDSET_SOP2_DEBUG + * @arg @ref LL_UCPD_RXORDSET_CABLE_RESET + * @arg @ref LL_UCPD_RXORDSET_SOPEXT1 + * @arg @ref LL_UCPD_RXORDSET_SOPEXT2 + */ +__STATIC_INLINE uint32_t LL_UCPD_ReadRxOrderSet(UCPD_TypeDef const *const UCPDx) +{ + return READ_BIT(UCPDx->RX_ORDSET, UCPD_RX_ORDSET_RXORDSET); +} + +/** + * @brief Read the Rx paysize + * @rmtoll RX_PAYSZ RXPAYSZ LL_UCPD_ReadRxPaySize + * @param UCPDx UCPD Instance + * @retval RXPaysize. + */ +__STATIC_INLINE uint32_t LL_UCPD_ReadRxPaySize(UCPD_TypeDef const *const UCPDx) +{ + return READ_BIT(UCPDx->RX_PAYSZ, UCPD_RX_PAYSZ_RXPAYSZ); +} + +/** + * @brief Read data + * @rmtoll RXDR RXDATA LL_UCPD_ReadData + * @param UCPDx UCPD Instance + * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_UCPD_ReadData(UCPD_TypeDef const *const UCPDx) +{ + return READ_REG(UCPDx->RXDR); +} + +/** + * @brief Set Rx OrderSet Ext1 + * @rmtoll RX_ORDEXT1 RXSOPX1 LL_UCPD_SetRxOrdExt1 + * @param UCPDx UCPD Instance + * @param SOPExt Value between Min_Data=0x00000 and Max_Data=0xFFFFF + * @retval None + */ +__STATIC_INLINE void LL_UCPD_SetRxOrdExt1(UCPD_TypeDef *UCPDx, uint32_t SOPExt) +{ + WRITE_REG(UCPDx->RX_ORDEXT1, SOPExt); +} + +/** + * @brief Set Rx OrderSet Ext2 + * @rmtoll RX_ORDEXT2 RXSOPX2 LL_UCPD_SetRxOrdExt2 + * @param UCPDx UCPD Instance + * @param SOPExt Value between Min_Data=0x00000 and Max_Data=0xFFFFF + * @retval None + */ +__STATIC_INLINE void LL_UCPD_SetRxOrdExt2(UCPD_TypeDef *UCPDx, uint32_t SOPExt) +{ + WRITE_REG(UCPDx->RX_ORDEXT2, SOPExt); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup UCPD_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_UCPD_DeInit(UCPD_TypeDef *UCPDx); +ErrorStatus LL_UCPD_Init(UCPD_TypeDef *UCPDx, LL_UCPD_InitTypeDef *UCPD_InitStruct); +void LL_UCPD_StructInit(LL_UCPD_InitTypeDef *UCPD_InitStruct); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +#endif /* defined (UCPD1) || defined (UCPD2) */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_UCPD_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_usart.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_usart.h new file mode 100644 index 0000000..69405e8 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_usart.h @@ -0,0 +1,4401 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_usart.h + * @author MCD Application Team + * @brief Header file of USART LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_USART_H +#define STM32G0xx_LL_USART_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined (USART1) || defined (USART2) || defined (USART3) || defined (USART4) || defined (USART5) || defined (USART6) + +/** @defgroup USART_LL USART + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** @defgroup USART_LL_Private_Variables USART Private Variables + * @{ + */ +/* Array used to get the USART prescaler division decimal values versus @ref USART_LL_EC_PRESCALER values */ +static const uint32_t USART_PRESCALER_TAB[] = +{ + 1UL, + 2UL, + 4UL, + 6UL, + 8UL, + 10UL, + 12UL, + 16UL, + 32UL, + 64UL, + 128UL, + 256UL +}; +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup USART_LL_Private_Macros USART Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup USART_LL_ES_INIT USART Exported Init structures + * @{ + */ + +/** + * @brief LL USART Init Structure definition + */ +typedef struct +{ + uint32_t PrescalerValue; /*!< Specifies the Prescaler to compute the communication baud rate. + This parameter can be a value of @ref USART_LL_EC_PRESCALER. + + This feature can be modified afterwards using unitary + function @ref LL_USART_SetPrescaler().*/ + + uint32_t BaudRate; /*!< This field defines expected Usart communication baud rate. + + This feature can be modified afterwards using unitary + function @ref LL_USART_SetBaudRate().*/ + + uint32_t DataWidth; /*!< Specifies the number of data bits transmitted or received in a frame. + This parameter can be a value of @ref USART_LL_EC_DATAWIDTH. + + This feature can be modified afterwards using unitary + function @ref LL_USART_SetDataWidth().*/ + + uint32_t StopBits; /*!< Specifies the number of stop bits transmitted. + This parameter can be a value of @ref USART_LL_EC_STOPBITS. + + This feature can be modified afterwards using unitary + function @ref LL_USART_SetStopBitsLength().*/ + + uint32_t Parity; /*!< Specifies the parity mode. + This parameter can be a value of @ref USART_LL_EC_PARITY. + + This feature can be modified afterwards using unitary + function @ref LL_USART_SetParity().*/ + + uint32_t TransferDirection; /*!< Specifies whether the Receive and/or Transmit mode is enabled or disabled. + This parameter can be a value of @ref USART_LL_EC_DIRECTION. + + This feature can be modified afterwards using unitary + function @ref LL_USART_SetTransferDirection().*/ + + uint32_t HardwareFlowControl; /*!< Specifies whether the hardware flow control mode is enabled or disabled. + This parameter can be a value of @ref USART_LL_EC_HWCONTROL. + + This feature can be modified afterwards using unitary + function @ref LL_USART_SetHWFlowCtrl().*/ + + uint32_t OverSampling; /*!< Specifies whether USART oversampling mode is 16 or 8. + This parameter can be a value of @ref USART_LL_EC_OVERSAMPLING. + + This feature can be modified afterwards using unitary + function @ref LL_USART_SetOverSampling().*/ + +} LL_USART_InitTypeDef; + +/** + * @brief LL USART Clock Init Structure definition + */ +typedef struct +{ + uint32_t ClockOutput; /*!< Specifies whether the USART clock is enabled or disabled. + This parameter can be a value of @ref USART_LL_EC_CLOCK. + + USART HW configuration can be modified afterwards using unitary functions + @ref LL_USART_EnableSCLKOutput() or @ref LL_USART_DisableSCLKOutput(). + For more details, refer to description of this function. */ + + uint32_t ClockPolarity; /*!< Specifies the steady state of the serial clock. + This parameter can be a value of @ref USART_LL_EC_POLARITY. + + USART HW configuration can be modified afterwards using unitary + functions @ref LL_USART_SetClockPolarity(). + For more details, refer to description of this function. */ + + uint32_t ClockPhase; /*!< Specifies the clock transition on which the bit capture is made. + This parameter can be a value of @ref USART_LL_EC_PHASE. + + USART HW configuration can be modified afterwards using unitary + functions @ref LL_USART_SetClockPhase(). + For more details, refer to description of this function. */ + + uint32_t LastBitClockPulse; /*!< Specifies whether the clock pulse corresponding to the last transmitted + data bit (MSB) has to be output on the SCLK pin in synchronous mode. + This parameter can be a value of @ref USART_LL_EC_LASTCLKPULSE. + + USART HW configuration can be modified afterwards using unitary + functions @ref LL_USART_SetLastClkPulseOutput(). + For more details, refer to description of this function. */ + +} LL_USART_ClockInitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup USART_LL_Exported_Constants USART Exported Constants + * @{ + */ + +/** @defgroup USART_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_USART_WriteReg function + * @{ + */ +#define LL_USART_ICR_PECF USART_ICR_PECF /*!< Parity error clear flag */ +#define LL_USART_ICR_FECF USART_ICR_FECF /*!< Framing error clear flag */ +#define LL_USART_ICR_NECF USART_ICR_NECF /*!< Noise error detected clear flag */ +#define LL_USART_ICR_ORECF USART_ICR_ORECF /*!< Overrun error clear flag */ +#define LL_USART_ICR_IDLECF USART_ICR_IDLECF /*!< Idle line detected clear flag */ +#define LL_USART_ICR_TXFECF USART_ICR_TXFECF /*!< TX FIFO Empty clear flag */ +#define LL_USART_ICR_TCCF USART_ICR_TCCF /*!< Transmission complete clear flag */ +#define LL_USART_ICR_TCBGTCF USART_ICR_TCBGTCF /*!< Transmission completed before guard time clear flag */ +#define LL_USART_ICR_LBDCF USART_ICR_LBDCF /*!< LIN break detection clear flag */ +#define LL_USART_ICR_CTSCF USART_ICR_CTSCF /*!< CTS clear flag */ +#define LL_USART_ICR_RTOCF USART_ICR_RTOCF /*!< Receiver timeout clear flag */ +#define LL_USART_ICR_EOBCF USART_ICR_EOBCF /*!< End of block clear flag */ +#define LL_USART_ICR_UDRCF USART_ICR_UDRCF /*!< SPI Slave Underrun clear flag */ +#define LL_USART_ICR_CMCF USART_ICR_CMCF /*!< Character match clear flag */ +#define LL_USART_ICR_WUCF USART_ICR_WUCF /*!< Wakeup from Stop mode clear flag */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_USART_ReadReg function + * @{ + */ +#define LL_USART_ISR_PE USART_ISR_PE /*!< Parity error flag */ +#define LL_USART_ISR_FE USART_ISR_FE /*!< Framing error flag */ +#define LL_USART_ISR_NE USART_ISR_NE /*!< Noise detected flag */ +#define LL_USART_ISR_ORE USART_ISR_ORE /*!< Overrun error flag */ +#define LL_USART_ISR_IDLE USART_ISR_IDLE /*!< Idle line detected flag */ +#define LL_USART_ISR_RXNE_RXFNE USART_ISR_RXNE_RXFNE /*!< Read data register or RX FIFO not empty flag */ +#define LL_USART_ISR_TC USART_ISR_TC /*!< Transmission complete flag */ +#define LL_USART_ISR_TXE_TXFNF USART_ISR_TXE_TXFNF /*!< Transmit data register empty or TX FIFO Not Full flag*/ +#define LL_USART_ISR_LBDF USART_ISR_LBDF /*!< LIN break detection flag */ +#define LL_USART_ISR_CTSIF USART_ISR_CTSIF /*!< CTS interrupt flag */ +#define LL_USART_ISR_CTS USART_ISR_CTS /*!< CTS flag */ +#define LL_USART_ISR_RTOF USART_ISR_RTOF /*!< Receiver timeout flag */ +#define LL_USART_ISR_EOBF USART_ISR_EOBF /*!< End of block flag */ +#define LL_USART_ISR_UDR USART_ISR_UDR /*!< SPI Slave underrun error flag */ +#define LL_USART_ISR_ABRE USART_ISR_ABRE /*!< Auto baud rate error flag */ +#define LL_USART_ISR_ABRF USART_ISR_ABRF /*!< Auto baud rate flag */ +#define LL_USART_ISR_BUSY USART_ISR_BUSY /*!< Busy flag */ +#define LL_USART_ISR_CMF USART_ISR_CMF /*!< Character match flag */ +#define LL_USART_ISR_SBKF USART_ISR_SBKF /*!< Send break flag */ +#define LL_USART_ISR_RWU USART_ISR_RWU /*!< Receiver wakeup from Mute mode flag */ +#define LL_USART_ISR_WUF USART_ISR_WUF /*!< Wakeup from Stop mode flag */ +#define LL_USART_ISR_TEACK USART_ISR_TEACK /*!< Transmit enable acknowledge flag */ +#define LL_USART_ISR_REACK USART_ISR_REACK /*!< Receive enable acknowledge flag */ +#define LL_USART_ISR_TXFE USART_ISR_TXFE /*!< TX FIFO empty flag */ +#define LL_USART_ISR_RXFF USART_ISR_RXFF /*!< RX FIFO full flag */ +#define LL_USART_ISR_TCBGT USART_ISR_TCBGT /*!< Transmission complete before guard time completion flag */ +#define LL_USART_ISR_RXFT USART_ISR_RXFT /*!< RX FIFO threshold flag */ +#define LL_USART_ISR_TXFT USART_ISR_TXFT /*!< TX FIFO threshold flag */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_USART_ReadReg and LL_USART_WriteReg functions + * @{ + */ +#define LL_USART_CR1_IDLEIE USART_CR1_IDLEIE /*!< IDLE interrupt enable */ +#define LL_USART_CR1_RXNEIE_RXFNEIE USART_CR1_RXNEIE_RXFNEIE /*!< Read data register and RXFIFO not empty interrupt enable */ +#define LL_USART_CR1_TCIE USART_CR1_TCIE /*!< Transmission complete interrupt enable */ +#define LL_USART_CR1_TXEIE_TXFNFIE USART_CR1_TXEIE_TXFNFIE /*!< Transmit data register empty and TX FIFO not full interrupt enable */ +#define LL_USART_CR1_PEIE USART_CR1_PEIE /*!< Parity error */ +#define LL_USART_CR1_CMIE USART_CR1_CMIE /*!< Character match interrupt enable */ +#define LL_USART_CR1_RTOIE USART_CR1_RTOIE /*!< Receiver timeout interrupt enable */ +#define LL_USART_CR1_EOBIE USART_CR1_EOBIE /*!< End of Block interrupt enable */ +#define LL_USART_CR1_TXFEIE USART_CR1_TXFEIE /*!< TX FIFO empty interrupt enable */ +#define LL_USART_CR1_RXFFIE USART_CR1_RXFFIE /*!< RX FIFO full interrupt enable */ +#define LL_USART_CR2_LBDIE USART_CR2_LBDIE /*!< LIN break detection interrupt enable */ +#define LL_USART_CR3_EIE USART_CR3_EIE /*!< Error interrupt enable */ +#define LL_USART_CR3_CTSIE USART_CR3_CTSIE /*!< CTS interrupt enable */ +#define LL_USART_CR3_WUFIE USART_CR3_WUFIE /*!< Wakeup from Stop mode interrupt enable */ +#define LL_USART_CR3_TXFTIE USART_CR3_TXFTIE /*!< TX FIFO threshold interrupt enable */ +#define LL_USART_CR3_TCBGTIE USART_CR3_TCBGTIE /*!< Transmission complete before guard time interrupt enable */ +#define LL_USART_CR3_RXFTIE USART_CR3_RXFTIE /*!< RX FIFO threshold interrupt enable */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_FIFOTHRESHOLD FIFO Threshold + * @{ + */ +#define LL_USART_FIFOTHRESHOLD_1_8 0x00000000U /*!< FIFO reaches 1/8 of its depth */ +#define LL_USART_FIFOTHRESHOLD_1_4 0x00000001U /*!< FIFO reaches 1/4 of its depth */ +#define LL_USART_FIFOTHRESHOLD_1_2 0x00000002U /*!< FIFO reaches 1/2 of its depth */ +#define LL_USART_FIFOTHRESHOLD_3_4 0x00000003U /*!< FIFO reaches 3/4 of its depth */ +#define LL_USART_FIFOTHRESHOLD_7_8 0x00000004U /*!< FIFO reaches 7/8 of its depth */ +#define LL_USART_FIFOTHRESHOLD_8_8 0x00000005U /*!< FIFO becomes empty for TX and full for RX */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_DIRECTION Communication Direction + * @{ + */ +#define LL_USART_DIRECTION_NONE 0x00000000U /*!< Transmitter and Receiver are disabled */ +#define LL_USART_DIRECTION_RX USART_CR1_RE /*!< Transmitter is disabled and Receiver is enabled */ +#define LL_USART_DIRECTION_TX USART_CR1_TE /*!< Transmitter is enabled and Receiver is disabled */ +#define LL_USART_DIRECTION_TX_RX (USART_CR1_TE |USART_CR1_RE) /*!< Transmitter and Receiver are enabled */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_PARITY Parity Control + * @{ + */ +#define LL_USART_PARITY_NONE 0x00000000U /*!< Parity control disabled */ +#define LL_USART_PARITY_EVEN USART_CR1_PCE /*!< Parity control enabled and Even Parity is selected */ +#define LL_USART_PARITY_ODD (USART_CR1_PCE | USART_CR1_PS) /*!< Parity control enabled and Odd Parity is selected */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_WAKEUP Wakeup + * @{ + */ +#define LL_USART_WAKEUP_IDLELINE 0x00000000U /*!< USART wake up from Mute mode on Idle Line */ +#define LL_USART_WAKEUP_ADDRESSMARK USART_CR1_WAKE /*!< USART wake up from Mute mode on Address Mark */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_DATAWIDTH Datawidth + * @{ + */ +#define LL_USART_DATAWIDTH_7B USART_CR1_M1 /*!< 7 bits word length : Start bit, 7 data bits, n stop bits */ +#define LL_USART_DATAWIDTH_8B 0x00000000U /*!< 8 bits word length : Start bit, 8 data bits, n stop bits */ +#define LL_USART_DATAWIDTH_9B USART_CR1_M0 /*!< 9 bits word length : Start bit, 9 data bits, n stop bits */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_OVERSAMPLING Oversampling + * @{ + */ +#define LL_USART_OVERSAMPLING_16 0x00000000U /*!< Oversampling by 16 */ +#define LL_USART_OVERSAMPLING_8 USART_CR1_OVER8 /*!< Oversampling by 8 */ +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup USART_LL_EC_CLOCK Clock Signal + * @{ + */ + +#define LL_USART_CLOCK_DISABLE 0x00000000U /*!< Clock signal not provided */ +#define LL_USART_CLOCK_ENABLE USART_CR2_CLKEN /*!< Clock signal provided */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/** @defgroup USART_LL_EC_LASTCLKPULSE Last Clock Pulse + * @{ + */ +#define LL_USART_LASTCLKPULSE_NO_OUTPUT 0x00000000U /*!< The clock pulse of the last data bit is not output to the SCLK pin */ +#define LL_USART_LASTCLKPULSE_OUTPUT USART_CR2_LBCL /*!< The clock pulse of the last data bit is output to the SCLK pin */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_PHASE Clock Phase + * @{ + */ +#define LL_USART_PHASE_1EDGE 0x00000000U /*!< The first clock transition is the first data capture edge */ +#define LL_USART_PHASE_2EDGE USART_CR2_CPHA /*!< The second clock transition is the first data capture edge */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_POLARITY Clock Polarity + * @{ + */ +#define LL_USART_POLARITY_LOW 0x00000000U /*!< Steady low value on SCLK pin outside transmission window*/ +#define LL_USART_POLARITY_HIGH USART_CR2_CPOL /*!< Steady high value on SCLK pin outside transmission window */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_PRESCALER Clock Source Prescaler + * @{ + */ +#define LL_USART_PRESCALER_DIV1 0x00000000U /*!< Input clock not divided */ +#define LL_USART_PRESCALER_DIV2 (USART_PRESC_PRESCALER_0) /*!< Input clock divided by 2 */ +#define LL_USART_PRESCALER_DIV4 (USART_PRESC_PRESCALER_1) /*!< Input clock divided by 4 */ +#define LL_USART_PRESCALER_DIV6 (USART_PRESC_PRESCALER_1 | USART_PRESC_PRESCALER_0) /*!< Input clock divided by 6 */ +#define LL_USART_PRESCALER_DIV8 (USART_PRESC_PRESCALER_2) /*!< Input clock divided by 8 */ +#define LL_USART_PRESCALER_DIV10 (USART_PRESC_PRESCALER_2 | USART_PRESC_PRESCALER_0) /*!< Input clock divided by 10 */ +#define LL_USART_PRESCALER_DIV12 (USART_PRESC_PRESCALER_2 | USART_PRESC_PRESCALER_1) /*!< Input clock divided by 12 */ +#define LL_USART_PRESCALER_DIV16 (USART_PRESC_PRESCALER_2 | USART_PRESC_PRESCALER_1 | USART_PRESC_PRESCALER_0) /*!< Input clock divided by 16 */ +#define LL_USART_PRESCALER_DIV32 (USART_PRESC_PRESCALER_3) /*!< Input clock divided by 32 */ +#define LL_USART_PRESCALER_DIV64 (USART_PRESC_PRESCALER_3 | USART_PRESC_PRESCALER_0) /*!< Input clock divided by 64 */ +#define LL_USART_PRESCALER_DIV128 (USART_PRESC_PRESCALER_3 | USART_PRESC_PRESCALER_1) /*!< Input clock divided by 128 */ +#define LL_USART_PRESCALER_DIV256 (USART_PRESC_PRESCALER_3 | USART_PRESC_PRESCALER_1 | USART_PRESC_PRESCALER_0) /*!< Input clock divided by 256 */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_STOPBITS Stop Bits + * @{ + */ +#define LL_USART_STOPBITS_0_5 USART_CR2_STOP_0 /*!< 0.5 stop bit */ +#define LL_USART_STOPBITS_1 0x00000000U /*!< 1 stop bit */ +#define LL_USART_STOPBITS_1_5 (USART_CR2_STOP_0 | USART_CR2_STOP_1) /*!< 1.5 stop bits */ +#define LL_USART_STOPBITS_2 USART_CR2_STOP_1 /*!< 2 stop bits */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_TXRX TX RX Pins Swap + * @{ + */ +#define LL_USART_TXRX_STANDARD 0x00000000U /*!< TX/RX pins are used as defined in standard pinout */ +#define LL_USART_TXRX_SWAPPED (USART_CR2_SWAP) /*!< TX and RX pins functions are swapped. */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_RXPIN_LEVEL RX Pin Active Level Inversion + * @{ + */ +#define LL_USART_RXPIN_LEVEL_STANDARD 0x00000000U /*!< RX pin signal works using the standard logic levels */ +#define LL_USART_RXPIN_LEVEL_INVERTED (USART_CR2_RXINV) /*!< RX pin signal values are inverted. */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_TXPIN_LEVEL TX Pin Active Level Inversion + * @{ + */ +#define LL_USART_TXPIN_LEVEL_STANDARD 0x00000000U /*!< TX pin signal works using the standard logic levels */ +#define LL_USART_TXPIN_LEVEL_INVERTED (USART_CR2_TXINV) /*!< TX pin signal values are inverted. */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_BINARY_LOGIC Binary Data Inversion + * @{ + */ +#define LL_USART_BINARY_LOGIC_POSITIVE 0x00000000U /*!< Logical data from the data register are send/received in positive/direct logic. (1=H, 0=L) */ +#define LL_USART_BINARY_LOGIC_NEGATIVE USART_CR2_DATAINV /*!< Logical data from the data register are send/received in negative/inverse logic. (1=L, 0=H). The parity bit is also inverted. */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_BITORDER Bit Order + * @{ + */ +#define LL_USART_BITORDER_LSBFIRST 0x00000000U /*!< data is transmitted/received with data bit 0 first, following the start bit */ +#define LL_USART_BITORDER_MSBFIRST USART_CR2_MSBFIRST /*!< data is transmitted/received with the MSB first, following the start bit */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_AUTOBAUD_DETECT_ON Autobaud Detection + * @{ + */ +#define LL_USART_AUTOBAUD_DETECT_ON_STARTBIT 0x00000000U /*!< Measurement of the start bit is used to detect the baud rate */ +#define LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE USART_CR2_ABRMODE_0 /*!< Falling edge to falling edge measurement. Received frame must start with a single bit = 1 -> Frame = Start10xxxxxx */ +#define LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME USART_CR2_ABRMODE_1 /*!< 0x7F frame detection */ +#define LL_USART_AUTOBAUD_DETECT_ON_55_FRAME (USART_CR2_ABRMODE_1 | USART_CR2_ABRMODE_0) /*!< 0x55 frame detection */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_ADDRESS_DETECT Address Length Detection + * @{ + */ +#define LL_USART_ADDRESS_DETECT_4B 0x00000000U /*!< 4-bit address detection method selected */ +#define LL_USART_ADDRESS_DETECT_7B USART_CR2_ADDM7 /*!< 7-bit address detection (in 8-bit data mode) method selected */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_HWCONTROL Hardware Control + * @{ + */ +#define LL_USART_HWCONTROL_NONE 0x00000000U /*!< CTS and RTS hardware flow control disabled */ +#define LL_USART_HWCONTROL_RTS USART_CR3_RTSE /*!< RTS output enabled, data is only requested when there is space in the receive buffer */ +#define LL_USART_HWCONTROL_CTS USART_CR3_CTSE /*!< CTS mode enabled, data is only transmitted when the nCTS input is asserted (tied to 0) */ +#define LL_USART_HWCONTROL_RTS_CTS (USART_CR3_RTSE | USART_CR3_CTSE) /*!< CTS and RTS hardware flow control enabled */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_WAKEUP_ON Wakeup Activation + * @{ + */ +#define LL_USART_WAKEUP_ON_ADDRESS 0x00000000U /*!< Wake up active on address match */ +#define LL_USART_WAKEUP_ON_STARTBIT USART_CR3_WUS_1 /*!< Wake up active on Start bit detection */ +#define LL_USART_WAKEUP_ON_RXNE (USART_CR3_WUS_0 | USART_CR3_WUS_1) /*!< Wake up active on RXNE */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_IRDA_POWER IrDA Power + * @{ + */ +#define LL_USART_IRDA_POWER_NORMAL 0x00000000U /*!< IrDA normal power mode */ +#define LL_USART_IRDA_POWER_LOW USART_CR3_IRLP /*!< IrDA low power mode */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_LINBREAK_DETECT LIN Break Detection Length + * @{ + */ +#define LL_USART_LINBREAK_DETECT_10B 0x00000000U /*!< 10-bit break detection method selected */ +#define LL_USART_LINBREAK_DETECT_11B USART_CR2_LBDL /*!< 11-bit break detection method selected */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_DE_POLARITY Driver Enable Polarity + * @{ + */ +#define LL_USART_DE_POLARITY_HIGH 0x00000000U /*!< DE signal is active high */ +#define LL_USART_DE_POLARITY_LOW USART_CR3_DEP /*!< DE signal is active low */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_DMA_REG_DATA DMA Register Data + * @{ + */ +#define LL_USART_DMA_REG_DATA_TRANSMIT 0x00000000U /*!< Get address of data register used for transmission */ +#define LL_USART_DMA_REG_DATA_RECEIVE 0x00000001U /*!< Get address of data register used for reception */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup USART_LL_Exported_Macros USART Exported Macros + * @{ + */ + +/** @defgroup USART_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in USART register + * @param __INSTANCE__ USART Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_USART_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in USART register + * @param __INSTANCE__ USART Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_USART_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup USART_LL_EM_Exported_Macros_Helper Exported_Macros_Helper + * @{ + */ + +/** + * @brief Compute USARTDIV value according to Peripheral Clock and + * expected Baud Rate in 8 bits sampling mode (32 bits value of USARTDIV is returned) + * @param __PERIPHCLK__ Peripheral Clock frequency used for USART instance + * @param __PRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_USART_PRESCALER_DIV1 + * @arg @ref LL_USART_PRESCALER_DIV2 + * @arg @ref LL_USART_PRESCALER_DIV4 + * @arg @ref LL_USART_PRESCALER_DIV6 + * @arg @ref LL_USART_PRESCALER_DIV8 + * @arg @ref LL_USART_PRESCALER_DIV10 + * @arg @ref LL_USART_PRESCALER_DIV12 + * @arg @ref LL_USART_PRESCALER_DIV16 + * @arg @ref LL_USART_PRESCALER_DIV32 + * @arg @ref LL_USART_PRESCALER_DIV64 + * @arg @ref LL_USART_PRESCALER_DIV128 + * @arg @ref LL_USART_PRESCALER_DIV256 + * @param __BAUDRATE__ Baud rate value to achieve + * @retval USARTDIV value to be used for BRR register filling in OverSampling_8 case + */ +#define __LL_USART_DIV_SAMPLING8(__PERIPHCLK__, __PRESCALER__, __BAUDRATE__) \ + (((((__PERIPHCLK__)/(USART_PRESCALER_TAB[(__PRESCALER__)]))*2U)\ + + ((__BAUDRATE__)/2U))/(__BAUDRATE__)) + +/** + * @brief Compute USARTDIV value according to Peripheral Clock and + * expected Baud Rate in 16 bits sampling mode (32 bits value of USARTDIV is returned) + * @param __PERIPHCLK__ Peripheral Clock frequency used for USART instance + * @param __PRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_USART_PRESCALER_DIV1 + * @arg @ref LL_USART_PRESCALER_DIV2 + * @arg @ref LL_USART_PRESCALER_DIV4 + * @arg @ref LL_USART_PRESCALER_DIV6 + * @arg @ref LL_USART_PRESCALER_DIV8 + * @arg @ref LL_USART_PRESCALER_DIV10 + * @arg @ref LL_USART_PRESCALER_DIV12 + * @arg @ref LL_USART_PRESCALER_DIV16 + * @arg @ref LL_USART_PRESCALER_DIV32 + * @arg @ref LL_USART_PRESCALER_DIV64 + * @arg @ref LL_USART_PRESCALER_DIV128 + * @arg @ref LL_USART_PRESCALER_DIV256 + * @param __BAUDRATE__ Baud rate value to achieve + * @retval USARTDIV value to be used for BRR register filling in OverSampling_16 case + */ +#define __LL_USART_DIV_SAMPLING16(__PERIPHCLK__, __PRESCALER__, __BAUDRATE__) \ + ((((__PERIPHCLK__)/(USART_PRESCALER_TAB[(__PRESCALER__)]))\ + + ((__BAUDRATE__)/2U))/(__BAUDRATE__)) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup USART_LL_Exported_Functions USART Exported Functions + * @{ + */ + +/** @defgroup USART_LL_EF_Configuration Configuration functions + * @{ + */ + +/** + * @brief USART Enable + * @rmtoll CR1 UE LL_USART_Enable + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR1, USART_CR1_UE); +} + +/** + * @brief USART Disable (all USART prescalers and outputs are disabled) + * @note When USART is disabled, USART prescalers and outputs are stopped immediately, + * and current operations are discarded. The configuration of the USART is kept, but all the status + * flags, in the USARTx_ISR are set to their default values. + * @rmtoll CR1 UE LL_USART_Disable + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR1, USART_CR1_UE); +} + +/** + * @brief Indicate if USART is enabled + * @rmtoll CR1 UE LL_USART_IsEnabled + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabled(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL); +} + +/** + * @brief FIFO Mode Enable + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 FIFOEN LL_USART_EnableFIFO + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableFIFO(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR1, USART_CR1_FIFOEN); +} + +/** + * @brief FIFO Mode Disable + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 FIFOEN LL_USART_DisableFIFO + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN); +} + +/** + * @brief Indicate if FIFO Mode is enabled + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 FIFOEN LL_USART_IsEnabledFIFO + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledFIFO(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_FIFOEN) == (USART_CR1_FIFOEN)) ? 1UL : 0UL); +} + +/** + * @brief Configure TX FIFO Threshold + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 TXFTCFG LL_USART_SetTXFIFOThreshold + * @param USARTx USART Instance + * @param Threshold This parameter can be one of the following values: + * @arg @ref LL_USART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_USART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_8_8 + * @retval None + */ +__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold) +{ + ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos); +} + +/** + * @brief Return TX FIFO Threshold Configuration + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 TXFTCFG LL_USART_GetTXFIFOThreshold + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_USART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_8_8 + */ +__STATIC_INLINE uint32_t LL_USART_GetTXFIFOThreshold(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos); +} + +/** + * @brief Configure RX FIFO Threshold + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 RXFTCFG LL_USART_SetRXFIFOThreshold + * @param USARTx USART Instance + * @param Threshold This parameter can be one of the following values: + * @arg @ref LL_USART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_USART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_8_8 + * @retval None + */ +__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold) +{ + ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos); +} + +/** + * @brief Return RX FIFO Threshold Configuration + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 RXFTCFG LL_USART_GetRXFIFOThreshold + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_USART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_8_8 + */ +__STATIC_INLINE uint32_t LL_USART_GetRXFIFOThreshold(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos); +} + +/** + * @brief Configure TX and RX FIFOs Threshold + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 TXFTCFG LL_USART_ConfigFIFOsThreshold\n + * CR3 RXFTCFG LL_USART_ConfigFIFOsThreshold + * @param USARTx USART Instance + * @param TXThreshold This parameter can be one of the following values: + * @arg @ref LL_USART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_USART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_8_8 + * @param RXThreshold This parameter can be one of the following values: + * @arg @ref LL_USART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_USART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_8_8 + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigFIFOsThreshold(USART_TypeDef *USARTx, uint32_t TXThreshold, uint32_t RXThreshold) +{ + ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG | USART_CR3_RXFTCFG, (TXThreshold << USART_CR3_TXFTCFG_Pos) | + (RXThreshold << USART_CR3_RXFTCFG_Pos)); +} + +/** + * @brief USART enabled in STOP Mode. + * @note When this function is enabled, USART is able to wake up the MCU from Stop mode, provided that + * USART clock selection is HSI or LSE in RCC. + * @note Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll CR1 UESM LL_USART_EnableInStopMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableInStopMode(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_UESM); +} + +/** + * @brief USART disabled in STOP Mode. + * @note When this function is disabled, USART is not able to wake up the MCU from Stop mode + * @note Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll CR1 UESM LL_USART_DisableInStopMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableInStopMode(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_UESM); +} + +/** + * @brief Indicate if USART is enabled in STOP Mode (able to wake up MCU from Stop mode or not) + * @note Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll CR1 UESM LL_USART_IsEnabledInStopMode + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledInStopMode(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_UESM) == (USART_CR1_UESM)) ? 1UL : 0UL); +} + +/** + * @brief Receiver Enable (Receiver is enabled and begins searching for a start bit) + * @rmtoll CR1 RE LL_USART_EnableDirectionRx + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableDirectionRx(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RE); +} + +/** + * @brief Receiver Disable + * @rmtoll CR1 RE LL_USART_DisableDirectionRx + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableDirectionRx(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RE); +} + +/** + * @brief Transmitter Enable + * @rmtoll CR1 TE LL_USART_EnableDirectionTx + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableDirectionTx(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TE); +} + +/** + * @brief Transmitter Disable + * @rmtoll CR1 TE LL_USART_DisableDirectionTx + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableDirectionTx(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TE); +} + +/** + * @brief Configure simultaneously enabled/disabled states + * of Transmitter and Receiver + * @rmtoll CR1 RE LL_USART_SetTransferDirection\n + * CR1 TE LL_USART_SetTransferDirection + * @param USARTx USART Instance + * @param TransferDirection This parameter can be one of the following values: + * @arg @ref LL_USART_DIRECTION_NONE + * @arg @ref LL_USART_DIRECTION_RX + * @arg @ref LL_USART_DIRECTION_TX + * @arg @ref LL_USART_DIRECTION_TX_RX + * @retval None + */ +__STATIC_INLINE void LL_USART_SetTransferDirection(USART_TypeDef *USARTx, uint32_t TransferDirection) +{ + ATOMIC_MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection); +} + +/** + * @brief Return enabled/disabled states of Transmitter and Receiver + * @rmtoll CR1 RE LL_USART_GetTransferDirection\n + * CR1 TE LL_USART_GetTransferDirection + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_DIRECTION_NONE + * @arg @ref LL_USART_DIRECTION_RX + * @arg @ref LL_USART_DIRECTION_TX + * @arg @ref LL_USART_DIRECTION_TX_RX + */ +__STATIC_INLINE uint32_t LL_USART_GetTransferDirection(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_RE | USART_CR1_TE)); +} + +/** + * @brief Configure Parity (enabled/disabled and parity mode if enabled). + * @note This function selects if hardware parity control (generation and detection) is enabled or disabled. + * When the parity control is enabled (Odd or Even), computed parity bit is inserted at the MSB position + * (9th or 8th bit depending on data width) and parity is checked on the received data. + * @rmtoll CR1 PS LL_USART_SetParity\n + * CR1 PCE LL_USART_SetParity + * @param USARTx USART Instance + * @param Parity This parameter can be one of the following values: + * @arg @ref LL_USART_PARITY_NONE + * @arg @ref LL_USART_PARITY_EVEN + * @arg @ref LL_USART_PARITY_ODD + * @retval None + */ +__STATIC_INLINE void LL_USART_SetParity(USART_TypeDef *USARTx, uint32_t Parity) +{ + MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity); +} + +/** + * @brief Return Parity configuration (enabled/disabled and parity mode if enabled) + * @rmtoll CR1 PS LL_USART_GetParity\n + * CR1 PCE LL_USART_GetParity + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_PARITY_NONE + * @arg @ref LL_USART_PARITY_EVEN + * @arg @ref LL_USART_PARITY_ODD + */ +__STATIC_INLINE uint32_t LL_USART_GetParity(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE)); +} + +/** + * @brief Set Receiver Wake Up method from Mute mode. + * @rmtoll CR1 WAKE LL_USART_SetWakeUpMethod + * @param USARTx USART Instance + * @param Method This parameter can be one of the following values: + * @arg @ref LL_USART_WAKEUP_IDLELINE + * @arg @ref LL_USART_WAKEUP_ADDRESSMARK + * @retval None + */ +__STATIC_INLINE void LL_USART_SetWakeUpMethod(USART_TypeDef *USARTx, uint32_t Method) +{ + MODIFY_REG(USARTx->CR1, USART_CR1_WAKE, Method); +} + +/** + * @brief Return Receiver Wake Up method from Mute mode + * @rmtoll CR1 WAKE LL_USART_GetWakeUpMethod + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_WAKEUP_IDLELINE + * @arg @ref LL_USART_WAKEUP_ADDRESSMARK + */ +__STATIC_INLINE uint32_t LL_USART_GetWakeUpMethod(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_WAKE)); +} + +/** + * @brief Set Word length (i.e. nb of data bits, excluding start and stop bits) + * @rmtoll CR1 M0 LL_USART_SetDataWidth\n + * CR1 M1 LL_USART_SetDataWidth + * @param USARTx USART Instance + * @param DataWidth This parameter can be one of the following values: + * @arg @ref LL_USART_DATAWIDTH_7B + * @arg @ref LL_USART_DATAWIDTH_8B + * @arg @ref LL_USART_DATAWIDTH_9B + * @retval None + */ +__STATIC_INLINE void LL_USART_SetDataWidth(USART_TypeDef *USARTx, uint32_t DataWidth) +{ + MODIFY_REG(USARTx->CR1, USART_CR1_M, DataWidth); +} + +/** + * @brief Return Word length (i.e. nb of data bits, excluding start and stop bits) + * @rmtoll CR1 M0 LL_USART_GetDataWidth\n + * CR1 M1 LL_USART_GetDataWidth + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_DATAWIDTH_7B + * @arg @ref LL_USART_DATAWIDTH_8B + * @arg @ref LL_USART_DATAWIDTH_9B + */ +__STATIC_INLINE uint32_t LL_USART_GetDataWidth(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M)); +} + +/** + * @brief Allow switch between Mute Mode and Active mode + * @rmtoll CR1 MME LL_USART_EnableMuteMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableMuteMode(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_MME); +} + +/** + * @brief Prevent Mute Mode use. Set Receiver in active mode permanently. + * @rmtoll CR1 MME LL_USART_DisableMuteMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableMuteMode(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_MME); +} + +/** + * @brief Indicate if switch between Mute Mode and Active mode is allowed + * @rmtoll CR1 MME LL_USART_IsEnabledMuteMode + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledMuteMode(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_MME) == (USART_CR1_MME)) ? 1UL : 0UL); +} + +/** + * @brief Set Oversampling to 8-bit or 16-bit mode + * @rmtoll CR1 OVER8 LL_USART_SetOverSampling + * @param USARTx USART Instance + * @param OverSampling This parameter can be one of the following values: + * @arg @ref LL_USART_OVERSAMPLING_16 + * @arg @ref LL_USART_OVERSAMPLING_8 + * @retval None + */ +__STATIC_INLINE void LL_USART_SetOverSampling(USART_TypeDef *USARTx, uint32_t OverSampling) +{ + MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling); +} + +/** + * @brief Return Oversampling mode + * @rmtoll CR1 OVER8 LL_USART_GetOverSampling + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_OVERSAMPLING_16 + * @arg @ref LL_USART_OVERSAMPLING_8 + */ +__STATIC_INLINE uint32_t LL_USART_GetOverSampling(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_OVER8)); +} + +/** + * @brief Configure if Clock pulse of the last data bit is output to the SCLK pin or not + * @note Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @rmtoll CR2 LBCL LL_USART_SetLastClkPulseOutput + * @param USARTx USART Instance + * @param LastBitClockPulse This parameter can be one of the following values: + * @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT + * @arg @ref LL_USART_LASTCLKPULSE_OUTPUT + * @retval None + */ +__STATIC_INLINE void LL_USART_SetLastClkPulseOutput(USART_TypeDef *USARTx, uint32_t LastBitClockPulse) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_LBCL, LastBitClockPulse); +} + +/** + * @brief Retrieve Clock pulse of the last data bit output configuration + * (Last bit Clock pulse output to the SCLK pin or not) + * @note Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @rmtoll CR2 LBCL LL_USART_GetLastClkPulseOutput + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT + * @arg @ref LL_USART_LASTCLKPULSE_OUTPUT + */ +__STATIC_INLINE uint32_t LL_USART_GetLastClkPulseOutput(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_LBCL)); +} + +/** + * @brief Select the phase of the clock output on the SCLK pin in synchronous mode + * @note Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @rmtoll CR2 CPHA LL_USART_SetClockPhase + * @param USARTx USART Instance + * @param ClockPhase This parameter can be one of the following values: + * @arg @ref LL_USART_PHASE_1EDGE + * @arg @ref LL_USART_PHASE_2EDGE + * @retval None + */ +__STATIC_INLINE void LL_USART_SetClockPhase(USART_TypeDef *USARTx, uint32_t ClockPhase) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_CPHA, ClockPhase); +} + +/** + * @brief Return phase of the clock output on the SCLK pin in synchronous mode + * @note Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @rmtoll CR2 CPHA LL_USART_GetClockPhase + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_PHASE_1EDGE + * @arg @ref LL_USART_PHASE_2EDGE + */ +__STATIC_INLINE uint32_t LL_USART_GetClockPhase(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_CPHA)); +} + +/** + * @brief Select the polarity of the clock output on the SCLK pin in synchronous mode + * @note Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @rmtoll CR2 CPOL LL_USART_SetClockPolarity + * @param USARTx USART Instance + * @param ClockPolarity This parameter can be one of the following values: + * @arg @ref LL_USART_POLARITY_LOW + * @arg @ref LL_USART_POLARITY_HIGH + * @retval None + */ +__STATIC_INLINE void LL_USART_SetClockPolarity(USART_TypeDef *USARTx, uint32_t ClockPolarity) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_CPOL, ClockPolarity); +} + +/** + * @brief Return polarity of the clock output on the SCLK pin in synchronous mode + * @note Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @rmtoll CR2 CPOL LL_USART_GetClockPolarity + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_POLARITY_LOW + * @arg @ref LL_USART_POLARITY_HIGH + */ +__STATIC_INLINE uint32_t LL_USART_GetClockPolarity(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_CPOL)); +} + +/** + * @brief Configure Clock signal format (Phase Polarity and choice about output of last bit clock pulse) + * @note Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @note Call of this function is equivalent to following function call sequence : + * - Clock Phase configuration using @ref LL_USART_SetClockPhase() function + * - Clock Polarity configuration using @ref LL_USART_SetClockPolarity() function + * - Output of Last bit Clock pulse configuration using @ref LL_USART_SetLastClkPulseOutput() function + * @rmtoll CR2 CPHA LL_USART_ConfigClock\n + * CR2 CPOL LL_USART_ConfigClock\n + * CR2 LBCL LL_USART_ConfigClock + * @param USARTx USART Instance + * @param Phase This parameter can be one of the following values: + * @arg @ref LL_USART_PHASE_1EDGE + * @arg @ref LL_USART_PHASE_2EDGE + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_USART_POLARITY_LOW + * @arg @ref LL_USART_POLARITY_HIGH + * @param LBCPOutput This parameter can be one of the following values: + * @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT + * @arg @ref LL_USART_LASTCLKPULSE_OUTPUT + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigClock(USART_TypeDef *USARTx, uint32_t Phase, uint32_t Polarity, uint32_t LBCPOutput) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_LBCL, Phase | Polarity | LBCPOutput); +} + +/** + * @brief Configure Clock source prescaler for baudrate generator and oversampling + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll PRESC PRESCALER LL_USART_SetPrescaler + * @param USARTx USART Instance + * @param PrescalerValue This parameter can be one of the following values: + * @arg @ref LL_USART_PRESCALER_DIV1 + * @arg @ref LL_USART_PRESCALER_DIV2 + * @arg @ref LL_USART_PRESCALER_DIV4 + * @arg @ref LL_USART_PRESCALER_DIV6 + * @arg @ref LL_USART_PRESCALER_DIV8 + * @arg @ref LL_USART_PRESCALER_DIV10 + * @arg @ref LL_USART_PRESCALER_DIV12 + * @arg @ref LL_USART_PRESCALER_DIV16 + * @arg @ref LL_USART_PRESCALER_DIV32 + * @arg @ref LL_USART_PRESCALER_DIV64 + * @arg @ref LL_USART_PRESCALER_DIV128 + * @arg @ref LL_USART_PRESCALER_DIV256 + * @retval None + */ +__STATIC_INLINE void LL_USART_SetPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue) +{ + MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue); +} + +/** + * @brief Retrieve the Clock source prescaler for baudrate generator and oversampling + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll PRESC PRESCALER LL_USART_GetPrescaler + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_PRESCALER_DIV1 + * @arg @ref LL_USART_PRESCALER_DIV2 + * @arg @ref LL_USART_PRESCALER_DIV4 + * @arg @ref LL_USART_PRESCALER_DIV6 + * @arg @ref LL_USART_PRESCALER_DIV8 + * @arg @ref LL_USART_PRESCALER_DIV10 + * @arg @ref LL_USART_PRESCALER_DIV12 + * @arg @ref LL_USART_PRESCALER_DIV16 + * @arg @ref LL_USART_PRESCALER_DIV32 + * @arg @ref LL_USART_PRESCALER_DIV64 + * @arg @ref LL_USART_PRESCALER_DIV128 + * @arg @ref LL_USART_PRESCALER_DIV256 + */ +__STATIC_INLINE uint32_t LL_USART_GetPrescaler(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->PRESC, USART_PRESC_PRESCALER)); +} + +/** + * @brief Enable Clock output on SCLK pin + * @note Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @rmtoll CR2 CLKEN LL_USART_EnableSCLKOutput + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableSCLKOutput(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR2, USART_CR2_CLKEN); +} + +/** + * @brief Disable Clock output on SCLK pin + * @note Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @rmtoll CR2 CLKEN LL_USART_DisableSCLKOutput + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableSCLKOutput(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN); +} + +/** + * @brief Indicate if Clock output on SCLK pin is enabled + * @note Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @rmtoll CR2 CLKEN LL_USART_IsEnabledSCLKOutput + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledSCLKOutput(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR2, USART_CR2_CLKEN) == (USART_CR2_CLKEN)) ? 1UL : 0UL); +} + +/** + * @brief Set the length of the stop bits + * @rmtoll CR2 STOP LL_USART_SetStopBitsLength + * @param USARTx USART Instance + * @param StopBits This parameter can be one of the following values: + * @arg @ref LL_USART_STOPBITS_0_5 + * @arg @ref LL_USART_STOPBITS_1 + * @arg @ref LL_USART_STOPBITS_1_5 + * @arg @ref LL_USART_STOPBITS_2 + * @retval None + */ +__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits); +} + +/** + * @brief Retrieve the length of the stop bits + * @rmtoll CR2 STOP LL_USART_GetStopBitsLength + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_STOPBITS_0_5 + * @arg @ref LL_USART_STOPBITS_1 + * @arg @ref LL_USART_STOPBITS_1_5 + * @arg @ref LL_USART_STOPBITS_2 + */ +__STATIC_INLINE uint32_t LL_USART_GetStopBitsLength(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP)); +} + +/** + * @brief Configure Character frame format (Datawidth, Parity control, Stop Bits) + * @note Call of this function is equivalent to following function call sequence : + * - Data Width configuration using @ref LL_USART_SetDataWidth() function + * - Parity Control and mode configuration using @ref LL_USART_SetParity() function + * - Stop bits configuration using @ref LL_USART_SetStopBitsLength() function + * @rmtoll CR1 PS LL_USART_ConfigCharacter\n + * CR1 PCE LL_USART_ConfigCharacter\n + * CR1 M0 LL_USART_ConfigCharacter\n + * CR1 M1 LL_USART_ConfigCharacter\n + * CR2 STOP LL_USART_ConfigCharacter + * @param USARTx USART Instance + * @param DataWidth This parameter can be one of the following values: + * @arg @ref LL_USART_DATAWIDTH_7B + * @arg @ref LL_USART_DATAWIDTH_8B + * @arg @ref LL_USART_DATAWIDTH_9B + * @param Parity This parameter can be one of the following values: + * @arg @ref LL_USART_PARITY_NONE + * @arg @ref LL_USART_PARITY_EVEN + * @arg @ref LL_USART_PARITY_ODD + * @param StopBits This parameter can be one of the following values: + * @arg @ref LL_USART_STOPBITS_0_5 + * @arg @ref LL_USART_STOPBITS_1 + * @arg @ref LL_USART_STOPBITS_1_5 + * @arg @ref LL_USART_STOPBITS_2 + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigCharacter(USART_TypeDef *USARTx, uint32_t DataWidth, uint32_t Parity, + uint32_t StopBits) +{ + MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth); + MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits); +} + +/** + * @brief Configure TX/RX pins swapping setting. + * @rmtoll CR2 SWAP LL_USART_SetTXRXSwap + * @param USARTx USART Instance + * @param SwapConfig This parameter can be one of the following values: + * @arg @ref LL_USART_TXRX_STANDARD + * @arg @ref LL_USART_TXRX_SWAPPED + * @retval None + */ +__STATIC_INLINE void LL_USART_SetTXRXSwap(USART_TypeDef *USARTx, uint32_t SwapConfig) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_SWAP, SwapConfig); +} + +/** + * @brief Retrieve TX/RX pins swapping configuration. + * @rmtoll CR2 SWAP LL_USART_GetTXRXSwap + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_TXRX_STANDARD + * @arg @ref LL_USART_TXRX_SWAPPED + */ +__STATIC_INLINE uint32_t LL_USART_GetTXRXSwap(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_SWAP)); +} + +/** + * @brief Configure RX pin active level logic + * @rmtoll CR2 RXINV LL_USART_SetRXPinLevel + * @param USARTx USART Instance + * @param PinInvMethod This parameter can be one of the following values: + * @arg @ref LL_USART_RXPIN_LEVEL_STANDARD + * @arg @ref LL_USART_RXPIN_LEVEL_INVERTED + * @retval None + */ +__STATIC_INLINE void LL_USART_SetRXPinLevel(USART_TypeDef *USARTx, uint32_t PinInvMethod) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_RXINV, PinInvMethod); +} + +/** + * @brief Retrieve RX pin active level logic configuration + * @rmtoll CR2 RXINV LL_USART_GetRXPinLevel + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_RXPIN_LEVEL_STANDARD + * @arg @ref LL_USART_RXPIN_LEVEL_INVERTED + */ +__STATIC_INLINE uint32_t LL_USART_GetRXPinLevel(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_RXINV)); +} + +/** + * @brief Configure TX pin active level logic + * @rmtoll CR2 TXINV LL_USART_SetTXPinLevel + * @param USARTx USART Instance + * @param PinInvMethod This parameter can be one of the following values: + * @arg @ref LL_USART_TXPIN_LEVEL_STANDARD + * @arg @ref LL_USART_TXPIN_LEVEL_INVERTED + * @retval None + */ +__STATIC_INLINE void LL_USART_SetTXPinLevel(USART_TypeDef *USARTx, uint32_t PinInvMethod) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_TXINV, PinInvMethod); +} + +/** + * @brief Retrieve TX pin active level logic configuration + * @rmtoll CR2 TXINV LL_USART_GetTXPinLevel + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_TXPIN_LEVEL_STANDARD + * @arg @ref LL_USART_TXPIN_LEVEL_INVERTED + */ +__STATIC_INLINE uint32_t LL_USART_GetTXPinLevel(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_TXINV)); +} + +/** + * @brief Configure Binary data logic. + * @note Allow to define how Logical data from the data register are send/received : + * either in positive/direct logic (1=H, 0=L) or in negative/inverse logic (1=L, 0=H) + * @rmtoll CR2 DATAINV LL_USART_SetBinaryDataLogic + * @param USARTx USART Instance + * @param DataLogic This parameter can be one of the following values: + * @arg @ref LL_USART_BINARY_LOGIC_POSITIVE + * @arg @ref LL_USART_BINARY_LOGIC_NEGATIVE + * @retval None + */ +__STATIC_INLINE void LL_USART_SetBinaryDataLogic(USART_TypeDef *USARTx, uint32_t DataLogic) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_DATAINV, DataLogic); +} + +/** + * @brief Retrieve Binary data configuration + * @rmtoll CR2 DATAINV LL_USART_GetBinaryDataLogic + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_BINARY_LOGIC_POSITIVE + * @arg @ref LL_USART_BINARY_LOGIC_NEGATIVE + */ +__STATIC_INLINE uint32_t LL_USART_GetBinaryDataLogic(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_DATAINV)); +} + +/** + * @brief Configure transfer bit order (either Less or Most Significant Bit First) + * @note MSB First means data is transmitted/received with the MSB first, following the start bit. + * LSB First means data is transmitted/received with data bit 0 first, following the start bit. + * @rmtoll CR2 MSBFIRST LL_USART_SetTransferBitOrder + * @param USARTx USART Instance + * @param BitOrder This parameter can be one of the following values: + * @arg @ref LL_USART_BITORDER_LSBFIRST + * @arg @ref LL_USART_BITORDER_MSBFIRST + * @retval None + */ +__STATIC_INLINE void LL_USART_SetTransferBitOrder(USART_TypeDef *USARTx, uint32_t BitOrder) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_MSBFIRST, BitOrder); +} + +/** + * @brief Return transfer bit order (either Less or Most Significant Bit First) + * @note MSB First means data is transmitted/received with the MSB first, following the start bit. + * LSB First means data is transmitted/received with data bit 0 first, following the start bit. + * @rmtoll CR2 MSBFIRST LL_USART_GetTransferBitOrder + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_BITORDER_LSBFIRST + * @arg @ref LL_USART_BITORDER_MSBFIRST + */ +__STATIC_INLINE uint32_t LL_USART_GetTransferBitOrder(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_MSBFIRST)); +} + +/** + * @brief Enable Auto Baud-Rate Detection + * @note Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not + * Auto Baud Rate detection feature is supported by the USARTx instance. + * @rmtoll CR2 ABREN LL_USART_EnableAutoBaudRate + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableAutoBaudRate(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR2, USART_CR2_ABREN); +} + +/** + * @brief Disable Auto Baud-Rate Detection + * @note Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not + * Auto Baud Rate detection feature is supported by the USARTx instance. + * @rmtoll CR2 ABREN LL_USART_DisableAutoBaudRate + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableAutoBaudRate(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR2, USART_CR2_ABREN); +} + +/** + * @brief Indicate if Auto Baud-Rate Detection mechanism is enabled + * @note Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not + * Auto Baud Rate detection feature is supported by the USARTx instance. + * @rmtoll CR2 ABREN LL_USART_IsEnabledAutoBaud + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledAutoBaud(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR2, USART_CR2_ABREN) == (USART_CR2_ABREN)) ? 1UL : 0UL); +} + +/** + * @brief Set Auto Baud-Rate mode bits + * @note Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not + * Auto Baud Rate detection feature is supported by the USARTx instance. + * @rmtoll CR2 ABRMODE LL_USART_SetAutoBaudRateMode + * @param USARTx USART Instance + * @param AutoBaudRateMode This parameter can be one of the following values: + * @arg @ref LL_USART_AUTOBAUD_DETECT_ON_STARTBIT + * @arg @ref LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE + * @arg @ref LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME + * @arg @ref LL_USART_AUTOBAUD_DETECT_ON_55_FRAME + * @retval None + */ +__STATIC_INLINE void LL_USART_SetAutoBaudRateMode(USART_TypeDef *USARTx, uint32_t AutoBaudRateMode) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_ABRMODE, AutoBaudRateMode); +} + +/** + * @brief Return Auto Baud-Rate mode + * @note Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not + * Auto Baud Rate detection feature is supported by the USARTx instance. + * @rmtoll CR2 ABRMODE LL_USART_GetAutoBaudRateMode + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_AUTOBAUD_DETECT_ON_STARTBIT + * @arg @ref LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE + * @arg @ref LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME + * @arg @ref LL_USART_AUTOBAUD_DETECT_ON_55_FRAME + */ +__STATIC_INLINE uint32_t LL_USART_GetAutoBaudRateMode(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ABRMODE)); +} + +/** + * @brief Enable Receiver Timeout + * @rmtoll CR2 RTOEN LL_USART_EnableRxTimeout + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableRxTimeout(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR2, USART_CR2_RTOEN); +} + +/** + * @brief Disable Receiver Timeout + * @rmtoll CR2 RTOEN LL_USART_DisableRxTimeout + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableRxTimeout(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR2, USART_CR2_RTOEN); +} + +/** + * @brief Indicate if Receiver Timeout feature is enabled + * @rmtoll CR2 RTOEN LL_USART_IsEnabledRxTimeout + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledRxTimeout(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR2, USART_CR2_RTOEN) == (USART_CR2_RTOEN)) ? 1UL : 0UL); +} + +/** + * @brief Set Address of the USART node. + * @note This is used in multiprocessor communication during Mute mode or Stop mode, + * for wake up with address mark detection. + * @note 4bits address node is used when 4-bit Address Detection is selected in ADDM7. + * (b7-b4 should be set to 0) + * 8bits address node is used when 7-bit Address Detection is selected in ADDM7. + * (This is used in multiprocessor communication during Mute mode or Stop mode, + * for wake up with 7-bit address mark detection. + * The MSB of the character sent by the transmitter should be equal to 1. + * It may also be used for character detection during normal reception, + * Mute mode inactive (for example, end of block detection in ModBus protocol). + * In this case, the whole received character (8-bit) is compared to the ADD[7:0] + * value and CMF flag is set on match) + * @rmtoll CR2 ADD LL_USART_ConfigNodeAddress\n + * CR2 ADDM7 LL_USART_ConfigNodeAddress + * @param USARTx USART Instance + * @param AddressLen This parameter can be one of the following values: + * @arg @ref LL_USART_ADDRESS_DETECT_4B + * @arg @ref LL_USART_ADDRESS_DETECT_7B + * @param NodeAddress 4 or 7 bit Address of the USART node. + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigNodeAddress(USART_TypeDef *USARTx, uint32_t AddressLen, uint32_t NodeAddress) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_ADD | USART_CR2_ADDM7, + (uint32_t)(AddressLen | (NodeAddress << USART_CR2_ADD_Pos))); +} + +/** + * @brief Return 8 bit Address of the USART node as set in ADD field of CR2. + * @note If 4-bit Address Detection is selected in ADDM7, + * only 4bits (b3-b0) of returned value are relevant (b31-b4 are not relevant) + * If 7-bit Address Detection is selected in ADDM7, + * only 8bits (b7-b0) of returned value are relevant (b31-b8 are not relevant) + * @rmtoll CR2 ADD LL_USART_GetNodeAddress + * @param USARTx USART Instance + * @retval Address of the USART node (Value between Min_Data=0 and Max_Data=255) + */ +__STATIC_INLINE uint32_t LL_USART_GetNodeAddress(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ADD) >> USART_CR2_ADD_Pos); +} + +/** + * @brief Return Length of Node Address used in Address Detection mode (7-bit or 4-bit) + * @rmtoll CR2 ADDM7 LL_USART_GetNodeAddressLen + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_ADDRESS_DETECT_4B + * @arg @ref LL_USART_ADDRESS_DETECT_7B + */ +__STATIC_INLINE uint32_t LL_USART_GetNodeAddressLen(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ADDM7)); +} + +/** + * @brief Enable RTS HW Flow Control + * @note Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll CR3 RTSE LL_USART_EnableRTSHWFlowCtrl + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableRTSHWFlowCtrl(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_RTSE); +} + +/** + * @brief Disable RTS HW Flow Control + * @note Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll CR3 RTSE LL_USART_DisableRTSHWFlowCtrl + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableRTSHWFlowCtrl(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_RTSE); +} + +/** + * @brief Enable CTS HW Flow Control + * @note Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll CR3 CTSE LL_USART_EnableCTSHWFlowCtrl + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableCTSHWFlowCtrl(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_CTSE); +} + +/** + * @brief Disable CTS HW Flow Control + * @note Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll CR3 CTSE LL_USART_DisableCTSHWFlowCtrl + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableCTSHWFlowCtrl(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_CTSE); +} + +/** + * @brief Configure HW Flow Control mode (both CTS and RTS) + * @note Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll CR3 RTSE LL_USART_SetHWFlowCtrl\n + * CR3 CTSE LL_USART_SetHWFlowCtrl + * @param USARTx USART Instance + * @param HardwareFlowControl This parameter can be one of the following values: + * @arg @ref LL_USART_HWCONTROL_NONE + * @arg @ref LL_USART_HWCONTROL_RTS + * @arg @ref LL_USART_HWCONTROL_CTS + * @arg @ref LL_USART_HWCONTROL_RTS_CTS + * @retval None + */ +__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl) +{ + MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl); +} + +/** + * @brief Return HW Flow Control configuration (both CTS and RTS) + * @note Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll CR3 RTSE LL_USART_GetHWFlowCtrl\n + * CR3 CTSE LL_USART_GetHWFlowCtrl + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_HWCONTROL_NONE + * @arg @ref LL_USART_HWCONTROL_RTS + * @arg @ref LL_USART_HWCONTROL_CTS + * @arg @ref LL_USART_HWCONTROL_RTS_CTS + */ +__STATIC_INLINE uint32_t LL_USART_GetHWFlowCtrl(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE)); +} + +/** + * @brief Enable One bit sampling method + * @rmtoll CR3 ONEBIT LL_USART_EnableOneBitSamp + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableOneBitSamp(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_ONEBIT); +} + +/** + * @brief Disable One bit sampling method + * @rmtoll CR3 ONEBIT LL_USART_DisableOneBitSamp + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableOneBitSamp(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_ONEBIT); +} + +/** + * @brief Indicate if One bit sampling method is enabled + * @rmtoll CR3 ONEBIT LL_USART_IsEnabledOneBitSamp + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledOneBitSamp(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_ONEBIT) == (USART_CR3_ONEBIT)) ? 1UL : 0UL); +} + +/** + * @brief Enable Overrun detection + * @rmtoll CR3 OVRDIS LL_USART_EnableOverrunDetect + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableOverrunDetect(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_OVRDIS); +} + +/** + * @brief Disable Overrun detection + * @rmtoll CR3 OVRDIS LL_USART_DisableOverrunDetect + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_OVRDIS); +} + +/** + * @brief Indicate if Overrun detection is enabled + * @rmtoll CR3 OVRDIS LL_USART_IsEnabledOverrunDetect + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledOverrunDetect(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_OVRDIS) != USART_CR3_OVRDIS) ? 1UL : 0UL); +} + +/** + * @brief Select event type for Wake UP Interrupt Flag (WUS[1:0] bits) + * @note Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll CR3 WUS LL_USART_SetWKUPType + * @param USARTx USART Instance + * @param Type This parameter can be one of the following values: + * @arg @ref LL_USART_WAKEUP_ON_ADDRESS + * @arg @ref LL_USART_WAKEUP_ON_STARTBIT + * @arg @ref LL_USART_WAKEUP_ON_RXNE + * @retval None + */ +__STATIC_INLINE void LL_USART_SetWKUPType(USART_TypeDef *USARTx, uint32_t Type) +{ + MODIFY_REG(USARTx->CR3, USART_CR3_WUS, Type); +} + +/** + * @brief Return event type for Wake UP Interrupt Flag (WUS[1:0] bits) + * @note Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll CR3 WUS LL_USART_GetWKUPType + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_WAKEUP_ON_ADDRESS + * @arg @ref LL_USART_WAKEUP_ON_STARTBIT + * @arg @ref LL_USART_WAKEUP_ON_RXNE + */ +__STATIC_INLINE uint32_t LL_USART_GetWKUPType(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_WUS)); +} + +/** + * @brief Configure USART BRR register for achieving expected Baud Rate value. + * @note Compute and set USARTDIV value in BRR Register (full BRR content) + * according to used Peripheral Clock, Oversampling mode, and expected Baud Rate values + * @note Peripheral clock and Baud rate values provided as function parameters should be valid + * (Baud rate value != 0) + * @note In case of oversampling by 16 and 8, BRR content must be greater than or equal to 16d. + * @rmtoll BRR BRR LL_USART_SetBaudRate + * @param USARTx USART Instance + * @param PeriphClk Peripheral Clock + * @param PrescalerValue This parameter can be one of the following values: + * @arg @ref LL_USART_PRESCALER_DIV1 + * @arg @ref LL_USART_PRESCALER_DIV2 + * @arg @ref LL_USART_PRESCALER_DIV4 + * @arg @ref LL_USART_PRESCALER_DIV6 + * @arg @ref LL_USART_PRESCALER_DIV8 + * @arg @ref LL_USART_PRESCALER_DIV10 + * @arg @ref LL_USART_PRESCALER_DIV12 + * @arg @ref LL_USART_PRESCALER_DIV16 + * @arg @ref LL_USART_PRESCALER_DIV32 + * @arg @ref LL_USART_PRESCALER_DIV64 + * @arg @ref LL_USART_PRESCALER_DIV128 + * @arg @ref LL_USART_PRESCALER_DIV256 + * @param OverSampling This parameter can be one of the following values: + * @arg @ref LL_USART_OVERSAMPLING_16 + * @arg @ref LL_USART_OVERSAMPLING_8 + * @param BaudRate Baud Rate + * @retval None + */ +__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t PrescalerValue, + uint32_t OverSampling, + uint32_t BaudRate) +{ + uint32_t usartdiv; + uint32_t brrtemp; + + if (PrescalerValue > LL_USART_PRESCALER_DIV256) + { + /* Do not overstep the size of USART_PRESCALER_TAB */ + } + else if (BaudRate == 0U) + { + /* Can Not divide per 0 */ + } + else if (OverSampling == LL_USART_OVERSAMPLING_8) + { + usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate)); + brrtemp = usartdiv & 0xFFF0U; + brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U); + USARTx->BRR = brrtemp; + } + else + { + USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate)); + } +} + +/** + * @brief Return current Baud Rate value, according to USARTDIV present in BRR register + * (full BRR content), and to used Peripheral Clock and Oversampling mode values + * @note In case of non-initialized or invalid value stored in BRR register, value 0 will be returned. + * @note In case of oversampling by 16 and 8, BRR content must be greater than or equal to 16d. + * @rmtoll BRR BRR LL_USART_GetBaudRate + * @param USARTx USART Instance + * @param PeriphClk Peripheral Clock + * @param PrescalerValue This parameter can be one of the following values: + * @arg @ref LL_USART_PRESCALER_DIV1 + * @arg @ref LL_USART_PRESCALER_DIV2 + * @arg @ref LL_USART_PRESCALER_DIV4 + * @arg @ref LL_USART_PRESCALER_DIV6 + * @arg @ref LL_USART_PRESCALER_DIV8 + * @arg @ref LL_USART_PRESCALER_DIV10 + * @arg @ref LL_USART_PRESCALER_DIV12 + * @arg @ref LL_USART_PRESCALER_DIV16 + * @arg @ref LL_USART_PRESCALER_DIV32 + * @arg @ref LL_USART_PRESCALER_DIV64 + * @arg @ref LL_USART_PRESCALER_DIV128 + * @arg @ref LL_USART_PRESCALER_DIV256 + * @param OverSampling This parameter can be one of the following values: + * @arg @ref LL_USART_OVERSAMPLING_16 + * @arg @ref LL_USART_OVERSAMPLING_8 + * @retval Baud Rate + */ +__STATIC_INLINE uint32_t LL_USART_GetBaudRate(const USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t PrescalerValue, + uint32_t OverSampling) +{ + uint32_t usartdiv; + uint32_t brrresult = 0x0U; + uint32_t periphclkpresc = (uint32_t)(PeriphClk / (USART_PRESCALER_TAB[(uint8_t)PrescalerValue])); + + usartdiv = USARTx->BRR; + + if (usartdiv == 0U) + { + /* Do not perform a division by 0 */ + } + else if (OverSampling == LL_USART_OVERSAMPLING_8) + { + usartdiv = (uint16_t)((usartdiv & 0xFFF0U) | ((usartdiv & 0x0007U) << 1U)) ; + if (usartdiv != 0U) + { + brrresult = (periphclkpresc * 2U) / usartdiv; + } + } + else + { + if ((usartdiv & 0xFFFFU) != 0U) + { + brrresult = periphclkpresc / usartdiv; + } + } + return (brrresult); +} + +/** + * @brief Set Receiver Time Out Value (expressed in nb of bits duration) + * @rmtoll RTOR RTO LL_USART_SetRxTimeout + * @param USARTx USART Instance + * @param Timeout Value between Min_Data=0x00 and Max_Data=0x00FFFFFF + * @retval None + */ +__STATIC_INLINE void LL_USART_SetRxTimeout(USART_TypeDef *USARTx, uint32_t Timeout) +{ + MODIFY_REG(USARTx->RTOR, USART_RTOR_RTO, Timeout); +} + +/** + * @brief Get Receiver Time Out Value (expressed in nb of bits duration) + * @rmtoll RTOR RTO LL_USART_GetRxTimeout + * @param USARTx USART Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x00FFFFFF + */ +__STATIC_INLINE uint32_t LL_USART_GetRxTimeout(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->RTOR, USART_RTOR_RTO)); +} + +/** + * @brief Set Block Length value in reception + * @rmtoll RTOR BLEN LL_USART_SetBlockLength + * @param USARTx USART Instance + * @param BlockLength Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_USART_SetBlockLength(USART_TypeDef *USARTx, uint32_t BlockLength) +{ + MODIFY_REG(USARTx->RTOR, USART_RTOR_BLEN, BlockLength << USART_RTOR_BLEN_Pos); +} + +/** + * @brief Get Block Length value in reception + * @rmtoll RTOR BLEN LL_USART_GetBlockLength + * @param USARTx USART Instance + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_USART_GetBlockLength(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->RTOR, USART_RTOR_BLEN) >> USART_RTOR_BLEN_Pos); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_Configuration_IRDA Configuration functions related to Irda feature + * @{ + */ + +/** + * @brief Enable IrDA mode + * @note Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not + * IrDA feature is supported by the USARTx instance. + * @rmtoll CR3 IREN LL_USART_EnableIrda + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIrda(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_IREN); +} + +/** + * @brief Disable IrDA mode + * @note Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not + * IrDA feature is supported by the USARTx instance. + * @rmtoll CR3 IREN LL_USART_DisableIrda + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIrda(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_IREN); +} + +/** + * @brief Indicate if IrDA mode is enabled + * @note Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not + * IrDA feature is supported by the USARTx instance. + * @rmtoll CR3 IREN LL_USART_IsEnabledIrda + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIrda(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_IREN) == (USART_CR3_IREN)) ? 1UL : 0UL); +} + +/** + * @brief Configure IrDA Power Mode (Normal or Low Power) + * @note Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not + * IrDA feature is supported by the USARTx instance. + * @rmtoll CR3 IRLP LL_USART_SetIrdaPowerMode + * @param USARTx USART Instance + * @param PowerMode This parameter can be one of the following values: + * @arg @ref LL_USART_IRDA_POWER_NORMAL + * @arg @ref LL_USART_IRDA_POWER_LOW + * @retval None + */ +__STATIC_INLINE void LL_USART_SetIrdaPowerMode(USART_TypeDef *USARTx, uint32_t PowerMode) +{ + MODIFY_REG(USARTx->CR3, USART_CR3_IRLP, PowerMode); +} + +/** + * @brief Retrieve IrDA Power Mode configuration (Normal or Low Power) + * @note Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not + * IrDA feature is supported by the USARTx instance. + * @rmtoll CR3 IRLP LL_USART_GetIrdaPowerMode + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_IRDA_POWER_NORMAL + * @arg @ref LL_USART_PHASE_2EDGE + */ +__STATIC_INLINE uint32_t LL_USART_GetIrdaPowerMode(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_IRLP)); +} + +/** + * @brief Set Irda prescaler value, used for dividing the USART clock source + * to achieve the Irda Low Power frequency (8 bits value) + * @note Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not + * IrDA feature is supported by the USARTx instance. + * @rmtoll GTPR PSC LL_USART_SetIrdaPrescaler + * @param USARTx USART Instance + * @param PrescalerValue Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_USART_SetIrdaPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue) +{ + MODIFY_REG(USARTx->GTPR, USART_GTPR_PSC, (uint16_t)PrescalerValue); +} + +/** + * @brief Return Irda prescaler value, used for dividing the USART clock source + * to achieve the Irda Low Power frequency (8 bits value) + * @note Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not + * IrDA feature is supported by the USARTx instance. + * @rmtoll GTPR PSC LL_USART_GetIrdaPrescaler + * @param USARTx USART Instance + * @retval Irda prescaler value (Value between Min_Data=0x00 and Max_Data=0xFF) + */ +__STATIC_INLINE uint32_t LL_USART_GetIrdaPrescaler(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_PSC)); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_Configuration_Smartcard Configuration functions related to Smartcard feature + * @{ + */ + +/** + * @brief Enable Smartcard NACK transmission + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 NACK LL_USART_EnableSmartcardNACK + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableSmartcardNACK(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_NACK); +} + +/** + * @brief Disable Smartcard NACK transmission + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 NACK LL_USART_DisableSmartcardNACK + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableSmartcardNACK(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_NACK); +} + +/** + * @brief Indicate if Smartcard NACK transmission is enabled + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 NACK LL_USART_IsEnabledSmartcardNACK + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcardNACK(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_NACK) == (USART_CR3_NACK)) ? 1UL : 0UL); +} + +/** + * @brief Enable Smartcard mode + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 SCEN LL_USART_EnableSmartcard + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableSmartcard(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_SCEN); +} + +/** + * @brief Disable Smartcard mode + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 SCEN LL_USART_DisableSmartcard + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableSmartcard(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_SCEN); +} + +/** + * @brief Indicate if Smartcard mode is enabled + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 SCEN LL_USART_IsEnabledSmartcard + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcard(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_SCEN) == (USART_CR3_SCEN)) ? 1UL : 0UL); +} + +/** + * @brief Set Smartcard Auto-Retry Count value (SCARCNT[2:0] bits) + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @note This bit-field specifies the number of retries in transmit and receive, in Smartcard mode. + * In transmission mode, it specifies the number of automatic retransmission retries, before + * generating a transmission error (FE bit set). + * In reception mode, it specifies the number or erroneous reception trials, before generating a + * reception error (RXNE and PE bits set) + * @rmtoll CR3 SCARCNT LL_USART_SetSmartcardAutoRetryCount + * @param USARTx USART Instance + * @param AutoRetryCount Value between Min_Data=0 and Max_Data=7 + * @retval None + */ +__STATIC_INLINE void LL_USART_SetSmartcardAutoRetryCount(USART_TypeDef *USARTx, uint32_t AutoRetryCount) +{ + MODIFY_REG(USARTx->CR3, USART_CR3_SCARCNT, AutoRetryCount << USART_CR3_SCARCNT_Pos); +} + +/** + * @brief Return Smartcard Auto-Retry Count value (SCARCNT[2:0] bits) + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 SCARCNT LL_USART_GetSmartcardAutoRetryCount + * @param USARTx USART Instance + * @retval Smartcard Auto-Retry Count value (Value between Min_Data=0 and Max_Data=7) + */ +__STATIC_INLINE uint32_t LL_USART_GetSmartcardAutoRetryCount(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_SCARCNT) >> USART_CR3_SCARCNT_Pos); +} + +/** + * @brief Set Smartcard prescaler value, used for dividing the USART clock + * source to provide the SMARTCARD Clock (5 bits value) + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll GTPR PSC LL_USART_SetSmartcardPrescaler + * @param USARTx USART Instance + * @param PrescalerValue Value between Min_Data=0 and Max_Data=31 + * @retval None + */ +__STATIC_INLINE void LL_USART_SetSmartcardPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue) +{ + MODIFY_REG(USARTx->GTPR, USART_GTPR_PSC, (uint16_t)PrescalerValue); +} + +/** + * @brief Return Smartcard prescaler value, used for dividing the USART clock + * source to provide the SMARTCARD Clock (5 bits value) + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll GTPR PSC LL_USART_GetSmartcardPrescaler + * @param USARTx USART Instance + * @retval Smartcard prescaler value (Value between Min_Data=0 and Max_Data=31) + */ +__STATIC_INLINE uint32_t LL_USART_GetSmartcardPrescaler(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_PSC)); +} + +/** + * @brief Set Smartcard Guard time value, expressed in nb of baud clocks periods + * (GT[7:0] bits : Guard time value) + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll GTPR GT LL_USART_SetSmartcardGuardTime + * @param USARTx USART Instance + * @param GuardTime Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_USART_SetSmartcardGuardTime(USART_TypeDef *USARTx, uint32_t GuardTime) +{ + MODIFY_REG(USARTx->GTPR, USART_GTPR_GT, (uint16_t)(GuardTime << USART_GTPR_GT_Pos)); +} + +/** + * @brief Return Smartcard Guard time value, expressed in nb of baud clocks periods + * (GT[7:0] bits : Guard time value) + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll GTPR GT LL_USART_GetSmartcardGuardTime + * @param USARTx USART Instance + * @retval Smartcard Guard time value (Value between Min_Data=0x00 and Max_Data=0xFF) + */ +__STATIC_INLINE uint32_t LL_USART_GetSmartcardGuardTime(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_GT) >> USART_GTPR_GT_Pos); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_Configuration_HalfDuplex Configuration functions related to Half Duplex feature + * @{ + */ + +/** + * @brief Enable Single Wire Half-Duplex mode + * @note Macro IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not + * Half-Duplex mode is supported by the USARTx instance. + * @rmtoll CR3 HDSEL LL_USART_EnableHalfDuplex + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableHalfDuplex(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_HDSEL); +} + +/** + * @brief Disable Single Wire Half-Duplex mode + * @note Macro IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not + * Half-Duplex mode is supported by the USARTx instance. + * @rmtoll CR3 HDSEL LL_USART_DisableHalfDuplex + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableHalfDuplex(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_HDSEL); +} + +/** + * @brief Indicate if Single Wire Half-Duplex mode is enabled + * @note Macro IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not + * Half-Duplex mode is supported by the USARTx instance. + * @rmtoll CR3 HDSEL LL_USART_IsEnabledHalfDuplex + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledHalfDuplex(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_HDSEL) == (USART_CR3_HDSEL)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_Configuration_SPI_SLAVE Configuration functions related to SPI Slave feature + * @{ + */ +/** + * @brief Enable SPI Synchronous Slave mode + * @note Macro IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not + * SPI Slave mode feature is supported by the USARTx instance. + * @rmtoll CR2 SLVEN LL_USART_EnableSPISlave + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableSPISlave(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR2, USART_CR2_SLVEN); +} + +/** + * @brief Disable SPI Synchronous Slave mode + * @note Macro IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not + * SPI Slave mode feature is supported by the USARTx instance. + * @rmtoll CR2 SLVEN LL_USART_DisableSPISlave + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableSPISlave(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR2, USART_CR2_SLVEN); +} + +/** + * @brief Indicate if SPI Synchronous Slave mode is enabled + * @note Macro IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not + * SPI Slave mode feature is supported by the USARTx instance. + * @rmtoll CR2 SLVEN LL_USART_IsEnabledSPISlave + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledSPISlave(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR2, USART_CR2_SLVEN) == (USART_CR2_SLVEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable SPI Slave Selection using NSS input pin + * @note Macro IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not + * SPI Slave mode feature is supported by the USARTx instance. + * @note SPI Slave Selection depends on NSS input pin + * (The slave is selected when NSS is low and deselected when NSS is high). + * @rmtoll CR2 DIS_NSS LL_USART_EnableSPISlaveSelect + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableSPISlaveSelect(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR2, USART_CR2_DIS_NSS); +} + +/** + * @brief Disable SPI Slave Selection using NSS input pin + * @note Macro IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not + * SPI Slave mode feature is supported by the USARTx instance. + * @note SPI Slave will be always selected and NSS input pin will be ignored. + * @rmtoll CR2 DIS_NSS LL_USART_DisableSPISlaveSelect + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableSPISlaveSelect(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR2, USART_CR2_DIS_NSS); +} + +/** + * @brief Indicate if SPI Slave Selection depends on NSS input pin + * @note Macro IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not + * SPI Slave mode feature is supported by the USARTx instance. + * @rmtoll CR2 DIS_NSS LL_USART_IsEnabledSPISlaveSelect + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledSPISlaveSelect(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR2, USART_CR2_DIS_NSS) != (USART_CR2_DIS_NSS)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_Configuration_LIN Configuration functions related to LIN feature + * @{ + */ + +/** + * @brief Set LIN Break Detection Length + * @note Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll CR2 LBDL LL_USART_SetLINBrkDetectionLen + * @param USARTx USART Instance + * @param LINBDLength This parameter can be one of the following values: + * @arg @ref LL_USART_LINBREAK_DETECT_10B + * @arg @ref LL_USART_LINBREAK_DETECT_11B + * @retval None + */ +__STATIC_INLINE void LL_USART_SetLINBrkDetectionLen(USART_TypeDef *USARTx, uint32_t LINBDLength) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_LBDL, LINBDLength); +} + +/** + * @brief Return LIN Break Detection Length + * @note Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll CR2 LBDL LL_USART_GetLINBrkDetectionLen + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_LINBREAK_DETECT_10B + * @arg @ref LL_USART_LINBREAK_DETECT_11B + */ +__STATIC_INLINE uint32_t LL_USART_GetLINBrkDetectionLen(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_LBDL)); +} + +/** + * @brief Enable LIN mode + * @note Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll CR2 LINEN LL_USART_EnableLIN + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableLIN(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR2, USART_CR2_LINEN); +} + +/** + * @brief Disable LIN mode + * @note Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll CR2 LINEN LL_USART_DisableLIN + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableLIN(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR2, USART_CR2_LINEN); +} + +/** + * @brief Indicate if LIN mode is enabled + * @note Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll CR2 LINEN LL_USART_IsEnabledLIN + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledLIN(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR2, USART_CR2_LINEN) == (USART_CR2_LINEN)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_Configuration_DE Configuration functions related to Driver Enable feature + * @{ + */ + +/** + * @brief Set DEDT (Driver Enable De-Assertion Time), Time value expressed on 5 bits ([4:0] bits). + * @note Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not + * Driver Enable feature is supported by the USARTx instance. + * @rmtoll CR1 DEDT LL_USART_SetDEDeassertionTime + * @param USARTx USART Instance + * @param Time Value between Min_Data=0 and Max_Data=31 + * @retval None + */ +__STATIC_INLINE void LL_USART_SetDEDeassertionTime(USART_TypeDef *USARTx, uint32_t Time) +{ + MODIFY_REG(USARTx->CR1, USART_CR1_DEDT, Time << USART_CR1_DEDT_Pos); +} + +/** + * @brief Return DEDT (Driver Enable De-Assertion Time) + * @note Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not + * Driver Enable feature is supported by the USARTx instance. + * @rmtoll CR1 DEDT LL_USART_GetDEDeassertionTime + * @param USARTx USART Instance + * @retval Time value expressed on 5 bits ([4:0] bits) : Value between Min_Data=0 and Max_Data=31 + */ +__STATIC_INLINE uint32_t LL_USART_GetDEDeassertionTime(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_DEDT) >> USART_CR1_DEDT_Pos); +} + +/** + * @brief Set DEAT (Driver Enable Assertion Time), Time value expressed on 5 bits ([4:0] bits). + * @note Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not + * Driver Enable feature is supported by the USARTx instance. + * @rmtoll CR1 DEAT LL_USART_SetDEAssertionTime + * @param USARTx USART Instance + * @param Time Value between Min_Data=0 and Max_Data=31 + * @retval None + */ +__STATIC_INLINE void LL_USART_SetDEAssertionTime(USART_TypeDef *USARTx, uint32_t Time) +{ + MODIFY_REG(USARTx->CR1, USART_CR1_DEAT, Time << USART_CR1_DEAT_Pos); +} + +/** + * @brief Return DEAT (Driver Enable Assertion Time) + * @note Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not + * Driver Enable feature is supported by the USARTx instance. + * @rmtoll CR1 DEAT LL_USART_GetDEAssertionTime + * @param USARTx USART Instance + * @retval Time value expressed on 5 bits ([4:0] bits) : Value between Min_Data=0 and Max_Data=31 + */ +__STATIC_INLINE uint32_t LL_USART_GetDEAssertionTime(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_DEAT) >> USART_CR1_DEAT_Pos); +} + +/** + * @brief Enable Driver Enable (DE) Mode + * @note Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not + * Driver Enable feature is supported by the USARTx instance. + * @rmtoll CR3 DEM LL_USART_EnableDEMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableDEMode(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_DEM); +} + +/** + * @brief Disable Driver Enable (DE) Mode + * @note Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not + * Driver Enable feature is supported by the USARTx instance. + * @rmtoll CR3 DEM LL_USART_DisableDEMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableDEMode(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_DEM); +} + +/** + * @brief Indicate if Driver Enable (DE) Mode is enabled + * @note Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not + * Driver Enable feature is supported by the USARTx instance. + * @rmtoll CR3 DEM LL_USART_IsEnabledDEMode + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledDEMode(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_DEM) == (USART_CR3_DEM)) ? 1UL : 0UL); +} + +/** + * @brief Select Driver Enable Polarity + * @note Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not + * Driver Enable feature is supported by the USARTx instance. + * @rmtoll CR3 DEP LL_USART_SetDESignalPolarity + * @param USARTx USART Instance + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_USART_DE_POLARITY_HIGH + * @arg @ref LL_USART_DE_POLARITY_LOW + * @retval None + */ +__STATIC_INLINE void LL_USART_SetDESignalPolarity(USART_TypeDef *USARTx, uint32_t Polarity) +{ + MODIFY_REG(USARTx->CR3, USART_CR3_DEP, Polarity); +} + +/** + * @brief Return Driver Enable Polarity + * @note Macro IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not + * Driver Enable feature is supported by the USARTx instance. + * @rmtoll CR3 DEP LL_USART_GetDESignalPolarity + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_DE_POLARITY_HIGH + * @arg @ref LL_USART_DE_POLARITY_LOW + */ +__STATIC_INLINE uint32_t LL_USART_GetDESignalPolarity(const USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_DEP)); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_AdvancedConfiguration Advanced Configurations services + * @{ + */ + +/** + * @brief Perform basic configuration of USART for enabling use in Asynchronous Mode (UART) + * @note In UART mode, the following bits must be kept cleared: + * - LINEN bit in the USART_CR2 register, + * - CLKEN bit in the USART_CR2 register, + * - SCEN bit in the USART_CR3 register, + * - IREN bit in the USART_CR3 register, + * - HDSEL bit in the USART_CR3 register. + * @note Call of this function is equivalent to following function call sequence : + * - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function + * - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function + * - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function + * - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function + * - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function + * @note Other remaining configurations items related to Asynchronous Mode + * (as Baud Rate, Word length, Parity, ...) should be set using + * dedicated functions + * @rmtoll CR2 LINEN LL_USART_ConfigAsyncMode\n + * CR2 CLKEN LL_USART_ConfigAsyncMode\n + * CR3 SCEN LL_USART_ConfigAsyncMode\n + * CR3 IREN LL_USART_ConfigAsyncMode\n + * CR3 HDSEL LL_USART_ConfigAsyncMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx) +{ + /* In Asynchronous mode, the following bits must be kept cleared: + - LINEN, CLKEN bits in the USART_CR2 register, + - SCEN, IREN and HDSEL bits in the USART_CR3 register. + */ + CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN)); + CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL)); +} + +/** + * @brief Perform basic configuration of USART for enabling use in Synchronous Mode + * @note In Synchronous mode, the following bits must be kept cleared: + * - LINEN bit in the USART_CR2 register, + * - SCEN bit in the USART_CR3 register, + * - IREN bit in the USART_CR3 register, + * - HDSEL bit in the USART_CR3 register. + * This function also sets the USART in Synchronous mode. + * @note Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @note Call of this function is equivalent to following function call sequence : + * - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function + * - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function + * - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function + * - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function + * - Set CLKEN in CR2 using @ref LL_USART_EnableSCLKOutput() function + * @note Other remaining configurations items related to Synchronous Mode + * (as Baud Rate, Word length, Parity, Clock Polarity, ...) should be set using + * dedicated functions + * @rmtoll CR2 LINEN LL_USART_ConfigSyncMode\n + * CR2 CLKEN LL_USART_ConfigSyncMode\n + * CR3 SCEN LL_USART_ConfigSyncMode\n + * CR3 IREN LL_USART_ConfigSyncMode\n + * CR3 HDSEL LL_USART_ConfigSyncMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigSyncMode(USART_TypeDef *USARTx) +{ + /* In Synchronous mode, the following bits must be kept cleared: + - LINEN bit in the USART_CR2 register, + - SCEN, IREN and HDSEL bits in the USART_CR3 register. + */ + CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN)); + CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL)); + /* set the UART/USART in Synchronous mode */ + SET_BIT(USARTx->CR2, USART_CR2_CLKEN); +} + +/** + * @brief Perform basic configuration of USART for enabling use in LIN Mode + * @note In LIN mode, the following bits must be kept cleared: + * - STOP and CLKEN bits in the USART_CR2 register, + * - SCEN bit in the USART_CR3 register, + * - IREN bit in the USART_CR3 register, + * - HDSEL bit in the USART_CR3 register. + * This function also set the UART/USART in LIN mode. + * @note Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @note Call of this function is equivalent to following function call sequence : + * - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function + * - Clear STOP in CR2 using @ref LL_USART_SetStopBitsLength() function + * - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function + * - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function + * - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function + * - Set LINEN in CR2 using @ref LL_USART_EnableLIN() function + * @note Other remaining configurations items related to LIN Mode + * (as Baud Rate, Word length, LIN Break Detection Length, ...) should be set using + * dedicated functions + * @rmtoll CR2 CLKEN LL_USART_ConfigLINMode\n + * CR2 STOP LL_USART_ConfigLINMode\n + * CR2 LINEN LL_USART_ConfigLINMode\n + * CR3 IREN LL_USART_ConfigLINMode\n + * CR3 SCEN LL_USART_ConfigLINMode\n + * CR3 HDSEL LL_USART_ConfigLINMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigLINMode(USART_TypeDef *USARTx) +{ + /* In LIN mode, the following bits must be kept cleared: + - STOP and CLKEN bits in the USART_CR2 register, + - IREN, SCEN and HDSEL bits in the USART_CR3 register. + */ + CLEAR_BIT(USARTx->CR2, (USART_CR2_CLKEN | USART_CR2_STOP)); + CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_SCEN | USART_CR3_HDSEL)); + /* Set the UART/USART in LIN mode */ + SET_BIT(USARTx->CR2, USART_CR2_LINEN); +} + +/** + * @brief Perform basic configuration of USART for enabling use in Half Duplex Mode + * @note In Half Duplex mode, the following bits must be kept cleared: + * - LINEN bit in the USART_CR2 register, + * - CLKEN bit in the USART_CR2 register, + * - SCEN bit in the USART_CR3 register, + * - IREN bit in the USART_CR3 register, + * This function also sets the UART/USART in Half Duplex mode. + * @note Macro IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not + * Half-Duplex mode is supported by the USARTx instance. + * @note Call of this function is equivalent to following function call sequence : + * - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function + * - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function + * - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function + * - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function + * - Set HDSEL in CR3 using @ref LL_USART_EnableHalfDuplex() function + * @note Other remaining configurations items related to Half Duplex Mode + * (as Baud Rate, Word length, Parity, ...) should be set using + * dedicated functions + * @rmtoll CR2 LINEN LL_USART_ConfigHalfDuplexMode\n + * CR2 CLKEN LL_USART_ConfigHalfDuplexMode\n + * CR3 HDSEL LL_USART_ConfigHalfDuplexMode\n + * CR3 SCEN LL_USART_ConfigHalfDuplexMode\n + * CR3 IREN LL_USART_ConfigHalfDuplexMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigHalfDuplexMode(USART_TypeDef *USARTx) +{ + /* In Half Duplex mode, the following bits must be kept cleared: + - LINEN and CLKEN bits in the USART_CR2 register, + - SCEN and IREN bits in the USART_CR3 register. + */ + CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN)); + CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN)); + /* set the UART/USART in Half Duplex mode */ + SET_BIT(USARTx->CR3, USART_CR3_HDSEL); +} + +/** + * @brief Perform basic configuration of USART for enabling use in Smartcard Mode + * @note In Smartcard mode, the following bits must be kept cleared: + * - LINEN bit in the USART_CR2 register, + * - IREN bit in the USART_CR3 register, + * - HDSEL bit in the USART_CR3 register. + * This function also configures Stop bits to 1.5 bits and + * sets the USART in Smartcard mode (SCEN bit). + * Clock Output is also enabled (CLKEN). + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @note Call of this function is equivalent to following function call sequence : + * - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function + * - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function + * - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function + * - Configure STOP in CR2 using @ref LL_USART_SetStopBitsLength() function + * - Set CLKEN in CR2 using @ref LL_USART_EnableSCLKOutput() function + * - Set SCEN in CR3 using @ref LL_USART_EnableSmartcard() function + * @note Other remaining configurations items related to Smartcard Mode + * (as Baud Rate, Word length, Parity, ...) should be set using + * dedicated functions + * @rmtoll CR2 LINEN LL_USART_ConfigSmartcardMode\n + * CR2 STOP LL_USART_ConfigSmartcardMode\n + * CR2 CLKEN LL_USART_ConfigSmartcardMode\n + * CR3 HDSEL LL_USART_ConfigSmartcardMode\n + * CR3 SCEN LL_USART_ConfigSmartcardMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigSmartcardMode(USART_TypeDef *USARTx) +{ + /* In Smartcard mode, the following bits must be kept cleared: + - LINEN bit in the USART_CR2 register, + - IREN and HDSEL bits in the USART_CR3 register. + */ + CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN)); + CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_HDSEL)); + /* Configure Stop bits to 1.5 bits */ + /* Synchronous mode is activated by default */ + SET_BIT(USARTx->CR2, (USART_CR2_STOP_0 | USART_CR2_STOP_1 | USART_CR2_CLKEN)); + /* set the UART/USART in Smartcard mode */ + SET_BIT(USARTx->CR3, USART_CR3_SCEN); +} + +/** + * @brief Perform basic configuration of USART for enabling use in Irda Mode + * @note In IRDA mode, the following bits must be kept cleared: + * - LINEN bit in the USART_CR2 register, + * - STOP and CLKEN bits in the USART_CR2 register, + * - SCEN bit in the USART_CR3 register, + * - HDSEL bit in the USART_CR3 register. + * This function also sets the UART/USART in IRDA mode (IREN bit). + * @note Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not + * IrDA feature is supported by the USARTx instance. + * @note Call of this function is equivalent to following function call sequence : + * - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function + * - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function + * - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function + * - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function + * - Configure STOP in CR2 using @ref LL_USART_SetStopBitsLength() function + * - Set IREN in CR3 using @ref LL_USART_EnableIrda() function + * @note Other remaining configurations items related to Irda Mode + * (as Baud Rate, Word length, Power mode, ...) should be set using + * dedicated functions + * @rmtoll CR2 LINEN LL_USART_ConfigIrdaMode\n + * CR2 CLKEN LL_USART_ConfigIrdaMode\n + * CR2 STOP LL_USART_ConfigIrdaMode\n + * CR3 SCEN LL_USART_ConfigIrdaMode\n + * CR3 HDSEL LL_USART_ConfigIrdaMode\n + * CR3 IREN LL_USART_ConfigIrdaMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigIrdaMode(USART_TypeDef *USARTx) +{ + /* In IRDA mode, the following bits must be kept cleared: + - LINEN, STOP and CLKEN bits in the USART_CR2 register, + - SCEN and HDSEL bits in the USART_CR3 register. + */ + CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN | USART_CR2_STOP)); + CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL)); + /* set the UART/USART in IRDA mode */ + SET_BIT(USARTx->CR3, USART_CR3_IREN); +} + +/** + * @brief Perform basic configuration of USART for enabling use in Multi processor Mode + * (several USARTs connected in a network, one of the USARTs can be the master, + * its TX output connected to the RX inputs of the other slaves USARTs). + * @note In MultiProcessor mode, the following bits must be kept cleared: + * - LINEN bit in the USART_CR2 register, + * - CLKEN bit in the USART_CR2 register, + * - SCEN bit in the USART_CR3 register, + * - IREN bit in the USART_CR3 register, + * - HDSEL bit in the USART_CR3 register. + * @note Call of this function is equivalent to following function call sequence : + * - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function + * - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function + * - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function + * - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function + * - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function + * @note Other remaining configurations items related to Multi processor Mode + * (as Baud Rate, Wake Up Method, Node address, ...) should be set using + * dedicated functions + * @rmtoll CR2 LINEN LL_USART_ConfigMultiProcessMode\n + * CR2 CLKEN LL_USART_ConfigMultiProcessMode\n + * CR3 SCEN LL_USART_ConfigMultiProcessMode\n + * CR3 HDSEL LL_USART_ConfigMultiProcessMode\n + * CR3 IREN LL_USART_ConfigMultiProcessMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigMultiProcessMode(USART_TypeDef *USARTx) +{ + /* In Multi Processor mode, the following bits must be kept cleared: + - LINEN and CLKEN bits in the USART_CR2 register, + - IREN, SCEN and HDSEL bits in the USART_CR3 register. + */ + CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN)); + CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN)); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Check if the USART Parity Error Flag is set or not + * @rmtoll ISR PE LL_USART_IsActiveFlag_PE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_PE(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_PE) == (USART_ISR_PE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Framing Error Flag is set or not + * @rmtoll ISR FE LL_USART_IsActiveFlag_FE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Noise error detected Flag is set or not + * @rmtoll ISR NE LL_USART_IsActiveFlag_NE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART OverRun Error Flag is set or not + * @rmtoll ISR ORE LL_USART_IsActiveFlag_ORE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART IDLE line detected Flag is set or not + * @rmtoll ISR IDLE LL_USART_IsActiveFlag_IDLE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL); +} + +/* Legacy define */ +#define LL_USART_IsActiveFlag_RXNE LL_USART_IsActiveFlag_RXNE_RXFNE + +/** + * @brief Check if the USART Read Data Register or USART RX FIFO Not Empty Flag is set or not + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll ISR RXNE_RXFNE LL_USART_IsActiveFlag_RXNE_RXFNE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE_RXFNE(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Transmission Complete Flag is set or not + * @rmtoll ISR TC LL_USART_IsActiveFlag_TC + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL); +} + +/* Legacy define */ +#define LL_USART_IsActiveFlag_TXE LL_USART_IsActiveFlag_TXE_TXFNF + +/** + * @brief Check if the USART Transmit Data Register Empty or USART TX FIFO Not Full Flag is set or not + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll ISR TXE_TXFNF LL_USART_IsActiveFlag_TXE_TXFNF + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART LIN Break Detection Flag is set or not + * @note Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll ISR LBDF LL_USART_IsActiveFlag_LBD + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_LBD(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_LBDF) == (USART_ISR_LBDF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART CTS interrupt Flag is set or not + * @note Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll ISR CTSIF LL_USART_IsActiveFlag_nCTS + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_nCTS(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_CTSIF) == (USART_ISR_CTSIF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART CTS Flag is set or not + * @note Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll ISR CTS LL_USART_IsActiveFlag_CTS + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CTS(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_CTS) == (USART_ISR_CTS)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Receiver Time Out Flag is set or not + * @rmtoll ISR RTOF LL_USART_IsActiveFlag_RTO + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RTO(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_RTOF) == (USART_ISR_RTOF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART End Of Block Flag is set or not + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll ISR EOBF LL_USART_IsActiveFlag_EOB + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_EOB(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_EOBF) == (USART_ISR_EOBF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the SPI Slave Underrun error flag is set or not + * @note Macro IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not + * SPI Slave mode feature is supported by the USARTx instance. + * @rmtoll ISR UDR LL_USART_IsActiveFlag_UDR + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_UDR(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_UDR) == (USART_ISR_UDR)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Auto-Baud Rate Error Flag is set or not + * @note Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not + * Auto Baud Rate detection feature is supported by the USARTx instance. + * @rmtoll ISR ABRE LL_USART_IsActiveFlag_ABRE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABRE(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_ABRE) == (USART_ISR_ABRE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Auto-Baud Rate Flag is set or not + * @note Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not + * Auto Baud Rate detection feature is supported by the USARTx instance. + * @rmtoll ISR ABRF LL_USART_IsActiveFlag_ABR + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABR(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_ABRF) == (USART_ISR_ABRF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Busy Flag is set or not + * @rmtoll ISR BUSY LL_USART_IsActiveFlag_BUSY + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_BUSY(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_BUSY) == (USART_ISR_BUSY)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Character Match Flag is set or not + * @rmtoll ISR CMF LL_USART_IsActiveFlag_CM + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CM(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_CMF) == (USART_ISR_CMF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Send Break Flag is set or not + * @rmtoll ISR SBKF LL_USART_IsActiveFlag_SBK + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_SBK(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_SBKF) == (USART_ISR_SBKF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Receive Wake Up from mute mode Flag is set or not + * @rmtoll ISR RWU LL_USART_IsActiveFlag_RWU + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RWU(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_RWU) == (USART_ISR_RWU)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Wake Up from stop mode Flag is set or not + * @note Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll ISR WUF LL_USART_IsActiveFlag_WKUP + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_WKUP(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_WUF) == (USART_ISR_WUF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Transmit Enable Acknowledge Flag is set or not + * @rmtoll ISR TEACK LL_USART_IsActiveFlag_TEACK + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Receive Enable Acknowledge Flag is set or not + * @rmtoll ISR REACK LL_USART_IsActiveFlag_REACK + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART TX FIFO Empty Flag is set or not + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll ISR TXFE LL_USART_IsActiveFlag_TXFE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXFE(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_TXFE) == (USART_ISR_TXFE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART RX FIFO Full Flag is set or not + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll ISR RXFF LL_USART_IsActiveFlag_RXFF + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXFF(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_RXFF) == (USART_ISR_RXFF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the Smartcard Transmission Complete Before Guard Time Flag is set or not + * @rmtoll ISR TCBGT LL_USART_IsActiveFlag_TCBGT + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TCBGT(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_TCBGT) == (USART_ISR_TCBGT)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART TX FIFO Threshold Flag is set or not + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll ISR TXFT LL_USART_IsActiveFlag_TXFT + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXFT(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_TXFT) == (USART_ISR_TXFT)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART RX FIFO Threshold Flag is set or not + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll ISR RXFT LL_USART_IsActiveFlag_RXFT + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXFT(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_RXFT) == (USART_ISR_RXFT)) ? 1UL : 0UL); +} + +/** + * @brief Clear Parity Error Flag + * @rmtoll ICR PECF LL_USART_ClearFlag_PE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_PE(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_PECF); +} + +/** + * @brief Clear Framing Error Flag + * @rmtoll ICR FECF LL_USART_ClearFlag_FE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_FECF); +} + +/** + * @brief Clear Noise Error detected Flag + * @rmtoll ICR NECF LL_USART_ClearFlag_NE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_NECF); +} + +/** + * @brief Clear OverRun Error Flag + * @rmtoll ICR ORECF LL_USART_ClearFlag_ORE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_ORECF); +} + +/** + * @brief Clear IDLE line detected Flag + * @rmtoll ICR IDLECF LL_USART_ClearFlag_IDLE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_IDLECF); +} + +/** + * @brief Clear TX FIFO Empty Flag + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll ICR TXFECF LL_USART_ClearFlag_TXFE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_TXFE(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_TXFECF); +} + +/** + * @brief Clear Transmission Complete Flag + * @rmtoll ICR TCCF LL_USART_ClearFlag_TC + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_TCCF); +} + +/** + * @brief Clear Smartcard Transmission Complete Before Guard Time Flag + * @rmtoll ICR TCBGTCF LL_USART_ClearFlag_TCBGT + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_TCBGT(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_TCBGTCF); +} + +/** + * @brief Clear LIN Break Detection Flag + * @note Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll ICR LBDCF LL_USART_ClearFlag_LBD + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_LBD(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_LBDCF); +} + +/** + * @brief Clear CTS Interrupt Flag + * @note Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll ICR CTSCF LL_USART_ClearFlag_nCTS + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_nCTS(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_CTSCF); +} + +/** + * @brief Clear Receiver Time Out Flag + * @rmtoll ICR RTOCF LL_USART_ClearFlag_RTO + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_RTO(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_RTOCF); +} + +/** + * @brief Clear End Of Block Flag + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll ICR EOBCF LL_USART_ClearFlag_EOB + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_EOB(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_EOBCF); +} + +/** + * @brief Clear SPI Slave Underrun Flag + * @note Macro IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not + * SPI Slave mode feature is supported by the USARTx instance. + * @rmtoll ICR UDRCF LL_USART_ClearFlag_UDR + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_UDR(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_UDRCF); +} + +/** + * @brief Clear Character Match Flag + * @rmtoll ICR CMCF LL_USART_ClearFlag_CM + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_CM(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_CMCF); +} + +/** + * @brief Clear Wake Up from stop mode Flag + * @note Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll ICR WUCF LL_USART_ClearFlag_WKUP + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_WKUP(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_WUCF); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable IDLE Interrupt + * @rmtoll CR1 IDLEIE LL_USART_EnableIT_IDLE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE); +} + +/* Legacy define */ +#define LL_USART_EnableIT_RXNE LL_USART_EnableIT_RXNE_RXFNE + +/** + * @brief Enable RX Not Empty and RX FIFO Not Empty Interrupt + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 RXNEIE_RXFNEIE LL_USART_EnableIT_RXNE_RXFNE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE); +} + +/** + * @brief Enable Transmission Complete Interrupt + * @rmtoll CR1 TCIE LL_USART_EnableIT_TC + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_TC(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE); +} + +/* Legacy define */ +#define LL_USART_EnableIT_TXE LL_USART_EnableIT_TXE_TXFNF + +/** + * @brief Enable TX Empty and TX FIFO Not Full Interrupt + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 TXEIE_TXFNFIE LL_USART_EnableIT_TXE_TXFNF + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_TXE_TXFNF(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE); +} + +/** + * @brief Enable Parity Error Interrupt + * @rmtoll CR1 PEIE LL_USART_EnableIT_PE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_PE(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_PEIE); +} + +/** + * @brief Enable Character Match Interrupt + * @rmtoll CR1 CMIE LL_USART_EnableIT_CM + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_CM(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_CMIE); +} + +/** + * @brief Enable Receiver Timeout Interrupt + * @rmtoll CR1 RTOIE LL_USART_EnableIT_RTO + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_RTO(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RTOIE); +} + +/** + * @brief Enable End Of Block Interrupt + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR1 EOBIE LL_USART_EnableIT_EOB + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_EOB(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_EOBIE); +} + +/** + * @brief Enable TX FIFO Empty Interrupt + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 TXFEIE LL_USART_EnableIT_TXFE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_TXFE(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXFEIE); +} + +/** + * @brief Enable RX FIFO Full Interrupt + * @rmtoll CR1 RXFFIE LL_USART_EnableIT_RXFF + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_RXFF(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXFFIE); +} + +/** + * @brief Enable LIN Break Detection Interrupt + * @note Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll CR2 LBDIE LL_USART_EnableIT_LBD + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_LBD(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR2, USART_CR2_LBDIE); +} + +/** + * @brief Enable Error Interrupt + * @note When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a framing + * error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the USARTx_ISR register). + * 0: Interrupt is inhibited + * 1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the USARTx_ISR register. + * @rmtoll CR3 EIE LL_USART_EnableIT_ERROR + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE); +} + +/** + * @brief Enable CTS Interrupt + * @note Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll CR3 CTSIE LL_USART_EnableIT_CTS + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_CTS(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_CTSIE); +} + +/** + * @brief Enable Wake Up from Stop Mode Interrupt + * @note Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll CR3 WUFIE LL_USART_EnableIT_WKUP + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_WKUP(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_WUFIE); +} + +/** + * @brief Enable TX FIFO Threshold Interrupt + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 TXFTIE LL_USART_EnableIT_TXFT + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_TXFT(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_TXFTIE); +} + +/** + * @brief Enable Smartcard Transmission Complete Before Guard Time Interrupt + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 TCBGTIE LL_USART_EnableIT_TCBGT + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_TCBGT(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_TCBGTIE); +} + +/** + * @brief Enable RX FIFO Threshold Interrupt + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 RXFTIE LL_USART_EnableIT_RXFT + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_RXFT(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_RXFTIE); +} + +/** + * @brief Disable IDLE Interrupt + * @rmtoll CR1 IDLEIE LL_USART_DisableIT_IDLE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_IDLE(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE); +} + +/* Legacy define */ +#define LL_USART_DisableIT_RXNE LL_USART_DisableIT_RXNE_RXFNE + +/** + * @brief Disable RX Not Empty and RX FIFO Not Empty Interrupt + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 RXNEIE_RXFNEIE LL_USART_DisableIT_RXNE_RXFNE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_RXNE_RXFNE(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE); +} + +/** + * @brief Disable Transmission Complete Interrupt + * @rmtoll CR1 TCIE LL_USART_DisableIT_TC + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_TC(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TCIE); +} + +/* Legacy define */ +#define LL_USART_DisableIT_TXE LL_USART_DisableIT_TXE_TXFNF + +/** + * @brief Disable TX Empty and TX FIFO Not Full Interrupt + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 TXEIE_TXFNFIE LL_USART_DisableIT_TXE_TXFNF + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_TXE_TXFNF(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE); +} + +/** + * @brief Disable Parity Error Interrupt + * @rmtoll CR1 PEIE LL_USART_DisableIT_PE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_PE(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_PEIE); +} + +/** + * @brief Disable Character Match Interrupt + * @rmtoll CR1 CMIE LL_USART_DisableIT_CM + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_CM(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_CMIE); +} + +/** + * @brief Disable Receiver Timeout Interrupt + * @rmtoll CR1 RTOIE LL_USART_DisableIT_RTO + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_RTO(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RTOIE); +} + +/** + * @brief Disable End Of Block Interrupt + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR1 EOBIE LL_USART_DisableIT_EOB + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_EOB(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_EOBIE); +} + +/** + * @brief Disable TX FIFO Empty Interrupt + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 TXFEIE LL_USART_DisableIT_TXFE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_TXFE(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXFEIE); +} + +/** + * @brief Disable RX FIFO Full Interrupt + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 RXFFIE LL_USART_DisableIT_RXFF + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_RXFF(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXFFIE); +} + +/** + * @brief Disable LIN Break Detection Interrupt + * @note Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll CR2 LBDIE LL_USART_DisableIT_LBD + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_LBD(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR2, USART_CR2_LBDIE); +} + +/** + * @brief Disable Error Interrupt + * @note When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a framing + * error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the USARTx_ISR register). + * 0: Interrupt is inhibited + * 1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the USARTx_ISR register. + * @rmtoll CR3 EIE LL_USART_DisableIT_ERROR + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_ERROR(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE); +} + +/** + * @brief Disable CTS Interrupt + * @note Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll CR3 CTSIE LL_USART_DisableIT_CTS + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE); +} + +/** + * @brief Disable Wake Up from Stop Mode Interrupt + * @note Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll CR3 WUFIE LL_USART_DisableIT_WKUP + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_WKUP(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_WUFIE); +} + +/** + * @brief Disable TX FIFO Threshold Interrupt + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 TXFTIE LL_USART_DisableIT_TXFT + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_TXFT(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_TXFTIE); +} + +/** + * @brief Disable Smartcard Transmission Complete Before Guard Time Interrupt + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 TCBGTIE LL_USART_DisableIT_TCBGT + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_TCBGT(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_TCBGTIE); +} + +/** + * @brief Disable RX FIFO Threshold Interrupt + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 RXFTIE LL_USART_DisableIT_RXFT + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_RXFT(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_RXFTIE); +} + +/** + * @brief Check if the USART IDLE Interrupt source is enabled or disabled. + * @rmtoll CR1 IDLEIE LL_USART_IsEnabledIT_IDLE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL); +} + +/* Legacy define */ +#define LL_USART_IsEnabledIT_RXNE LL_USART_IsEnabledIT_RXNE_RXFNE + +/** + * @brief Check if the USART RX Not Empty and USART RX FIFO Not Empty Interrupt is enabled or disabled. + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 RXNEIE_RXFNEIE LL_USART_IsEnabledIT_RXNE_RXFNE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE_RXFNE(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Transmission Complete Interrupt is enabled or disabled. + * @rmtoll CR1 TCIE LL_USART_IsEnabledIT_TC + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TC(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE)) ? 1UL : 0UL); +} + +/* Legacy define */ +#define LL_USART_IsEnabledIT_TXE LL_USART_IsEnabledIT_TXE_TXFNF + +/** + * @brief Check if the USART TX Empty and USART TX FIFO Not Full Interrupt is enabled or disabled + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 TXEIE_TXFNFIE LL_USART_IsEnabledIT_TXE_TXFNF + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE_TXFNF(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Parity Error Interrupt is enabled or disabled. + * @rmtoll CR1 PEIE LL_USART_IsEnabledIT_PE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_PE(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_PEIE) == (USART_CR1_PEIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Character Match Interrupt is enabled or disabled. + * @rmtoll CR1 CMIE LL_USART_IsEnabledIT_CM + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CM(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_CMIE) == (USART_CR1_CMIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Receiver Timeout Interrupt is enabled or disabled. + * @rmtoll CR1 RTOIE LL_USART_IsEnabledIT_RTO + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RTO(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_RTOIE) == (USART_CR1_RTOIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART End Of Block Interrupt is enabled or disabled. + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR1 EOBIE LL_USART_IsEnabledIT_EOB + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_EOB(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_EOBIE) == (USART_CR1_EOBIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART TX FIFO Empty Interrupt is enabled or disabled + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 TXFEIE LL_USART_IsEnabledIT_TXFE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXFE(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_TXFEIE) == (USART_CR1_TXFEIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART RX FIFO Full Interrupt is enabled or disabled + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 RXFFIE LL_USART_IsEnabledIT_RXFF + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXFF(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_RXFFIE) == (USART_CR1_RXFFIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART LIN Break Detection Interrupt is enabled or disabled. + * @note Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll CR2 LBDIE LL_USART_IsEnabledIT_LBD + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_LBD(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR2, USART_CR2_LBDIE) == (USART_CR2_LBDIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Error Interrupt is enabled or disabled. + * @rmtoll CR3 EIE LL_USART_IsEnabledIT_ERROR + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART CTS Interrupt is enabled or disabled. + * @note Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll CR3 CTSIE LL_USART_IsEnabledIT_CTS + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CTS(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_CTSIE) == (USART_CR3_CTSIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the USART Wake Up from Stop Mode Interrupt is enabled or disabled. + * @note Macro IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll CR3 WUFIE LL_USART_IsEnabledIT_WKUP + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_WKUP(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_WUFIE) == (USART_CR3_WUFIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if USART TX FIFO Threshold Interrupt is enabled or disabled + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 TXFTIE LL_USART_IsEnabledIT_TXFT + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXFT(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_TXFTIE) == (USART_CR3_TXFTIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the Smartcard Transmission Complete Before Guard Time Interrupt is enabled or disabled. + * @note Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 TCBGTIE LL_USART_IsEnabledIT_TCBGT + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TCBGT(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_TCBGTIE) == (USART_CR3_TCBGTIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if USART RX FIFO Threshold Interrupt is enabled or disabled + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 RXFTIE LL_USART_IsEnabledIT_RXFT + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXFT(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_RXFTIE) == (USART_CR3_RXFTIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_DMA_Management DMA_Management + * @{ + */ + +/** + * @brief Enable DMA Mode for reception + * @rmtoll CR3 DMAR LL_USART_EnableDMAReq_RX + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR); +} + +/** + * @brief Disable DMA Mode for reception + * @rmtoll CR3 DMAR LL_USART_DisableDMAReq_RX + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR); +} + +/** + * @brief Check if DMA Mode is enabled for reception + * @rmtoll CR3 DMAR LL_USART_IsEnabledDMAReq_RX + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledDMAReq_RX(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_DMAR) == (USART_CR3_DMAR)) ? 1UL : 0UL); +} + +/** + * @brief Enable DMA Mode for transmission + * @rmtoll CR3 DMAT LL_USART_EnableDMAReq_TX + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx) +{ + ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT); +} + +/** + * @brief Disable DMA Mode for transmission + * @rmtoll CR3 DMAT LL_USART_DisableDMAReq_TX + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableDMAReq_TX(USART_TypeDef *USARTx) +{ + ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAT); +} + +/** + * @brief Check if DMA Mode is enabled for transmission + * @rmtoll CR3 DMAT LL_USART_IsEnabledDMAReq_TX + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledDMAReq_TX(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_DMAT) == (USART_CR3_DMAT)) ? 1UL : 0UL); +} + +/** + * @brief Enable DMA Disabling on Reception Error + * @rmtoll CR3 DDRE LL_USART_EnableDMADeactOnRxErr + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableDMADeactOnRxErr(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_DDRE); +} + +/** + * @brief Disable DMA Disabling on Reception Error + * @rmtoll CR3 DDRE LL_USART_DisableDMADeactOnRxErr + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableDMADeactOnRxErr(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_DDRE); +} + +/** + * @brief Indicate if DMA Disabling on Reception Error is disabled + * @rmtoll CR3 DDRE LL_USART_IsEnabledDMADeactOnRxErr + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledDMADeactOnRxErr(const USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_DDRE) == (USART_CR3_DDRE)) ? 1UL : 0UL); +} + +/** + * @brief Get the data register address used for DMA transfer + * @rmtoll RDR RDR LL_USART_DMA_GetRegAddr\n + * @rmtoll TDR TDR LL_USART_DMA_GetRegAddr + * @param USARTx USART Instance + * @param Direction This parameter can be one of the following values: + * @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT + * @arg @ref LL_USART_DMA_REG_DATA_RECEIVE + * @retval Address of data register + */ +__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(const USART_TypeDef *USARTx, uint32_t Direction) +{ + uint32_t data_reg_addr; + + if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT) + { + /* return address of TDR register */ + data_reg_addr = (uint32_t) &(USARTx->TDR); + } + else + { + /* return address of RDR register */ + data_reg_addr = (uint32_t) &(USARTx->RDR); + } + + return data_reg_addr; +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_Data_Management Data_Management + * @{ + */ + +/** + * @brief Read Receiver Data register (Receive Data value, 8 bits) + * @rmtoll RDR RDR LL_USART_ReceiveData8 + * @param USARTx USART Instance + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx) +{ + return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU); +} + +/** + * @brief Read Receiver Data register (Receive Data value, 9 bits) + * @rmtoll RDR RDR LL_USART_ReceiveData9 + * @param USARTx USART Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x1FF + */ +__STATIC_INLINE uint16_t LL_USART_ReceiveData9(const USART_TypeDef *USARTx) +{ + return (uint16_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR)); +} + +/** + * @brief Write in Transmitter Data Register (Transmit Data value, 8 bits) + * @rmtoll TDR TDR LL_USART_TransmitData8 + * @param USARTx USART Instance + * @param Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value) +{ + USARTx->TDR = Value; +} + +/** + * @brief Write in Transmitter Data Register (Transmit Data value, 9 bits) + * @rmtoll TDR TDR LL_USART_TransmitData9 + * @param USARTx USART Instance + * @param Value between Min_Data=0x00 and Max_Data=0x1FF + * @retval None + */ +__STATIC_INLINE void LL_USART_TransmitData9(USART_TypeDef *USARTx, uint16_t Value) +{ + USARTx->TDR = (uint16_t)(Value & 0x1FFUL); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_Execution Execution + * @{ + */ + +/** + * @brief Request an Automatic Baud Rate measurement on next received data frame + * @note Macro IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not + * Auto Baud Rate detection feature is supported by the USARTx instance. + * @rmtoll RQR ABRRQ LL_USART_RequestAutoBaudRate + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_RequestAutoBaudRate(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->RQR, (uint16_t)USART_RQR_ABRRQ); +} + +/** + * @brief Request Break sending + * @rmtoll RQR SBKRQ LL_USART_RequestBreakSending + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_RequestBreakSending(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->RQR, (uint16_t)USART_RQR_SBKRQ); +} + +/** + * @brief Put USART in mute mode and set the RWU flag + * @rmtoll RQR MMRQ LL_USART_RequestEnterMuteMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_RequestEnterMuteMode(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->RQR, (uint16_t)USART_RQR_MMRQ); +} + +/** + * @brief Request a Receive Data and FIFO flush + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @note Allows to discard the received data without reading them, and avoid an overrun + * condition. + * @rmtoll RQR RXFRQ LL_USART_RequestRxDataFlush + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_RequestRxDataFlush(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->RQR, (uint16_t)USART_RQR_RXFRQ); +} + +/** + * @brief Request a Transmit data and FIFO flush + * @note Macro IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll RQR TXFRQ LL_USART_RequestTxDataFlush + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_RequestTxDataFlush(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->RQR, (uint16_t)USART_RQR_TXFRQ); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup USART_LL_EF_Init Initialization and de-initialization functions + * @{ + */ +ErrorStatus LL_USART_DeInit(const USART_TypeDef *USARTx); +ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct); +void LL_USART_StructInit(LL_USART_InitTypeDef *USART_InitStruct); +ErrorStatus LL_USART_ClockInit(USART_TypeDef *USARTx, const LL_USART_ClockInitTypeDef *USART_ClockInitStruct); +void LL_USART_ClockStructInit(LL_USART_ClockInitTypeDef *USART_ClockInitStruct); +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* USART1 || USART2 || USART3 || USART4 || USART5 || USART6 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_USART_H */ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_usb.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_usb.h new file mode 100644 index 0000000..fc419a7 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_usb.h @@ -0,0 +1,887 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_usb.h + * @author MCD Application Team + * @brief Header file of USB Low Layer HAL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_USB_H +#define STM32G0xx_LL_USB_H + +#ifdef __cplusplus +extern "C" { +#endif /* __cplusplus */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx_hal_def.h" + +#if defined (USB_DRD_FS) +/** @addtogroup STM32G0xx_HAL_Driver + * @{ + */ + +/** @addtogroup USB_LL + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief USB Mode definition + */ + + +typedef enum +{ + USB_DEVICE_MODE = 0, + USB_HOST_MODE = 1 +} USB_DRD_ModeTypeDef; + +/** + * @brief URB States definition + */ +typedef enum +{ + URB_IDLE = 0, + URB_DONE, + URB_NOTREADY, + URB_NYET, + URB_ERROR, + URB_STALL +} USB_DRD_URBStateTypeDef; + +/** + * @brief Host channel States definition + */ +typedef enum +{ + HC_IDLE = 0, + HC_XFRC, + HC_HALTED, + HC_ACK, + HC_NAK, + HC_NYET, + HC_STALL, + HC_XACTERR, + HC_BBLERR, + HC_DATATGLERR +} USB_DRD_HCStateTypeDef; + + +/** + * @brief USB Instance Initialization Structure definition + */ +typedef struct +{ + uint32_t dev_endpoints; /*!< Device Endpoints number. + This parameter depends on the used USB core. + This parameter must be a number between Min_Data = 1 and Max_Data = 15 */ + + uint32_t Host_channels; /*!< Host Channels number. + This parameter Depends on the used USB core. + This parameter must be a number between Min_Data = 1 and Max_Data = 15 */ + + uint32_t speed; /*!< USB Core speed. + This parameter can be any value of @ref PCD_Speed/HCD_Speed + (HCD_SPEED_xxx, HCD_SPEED_xxx) */ + + uint32_t dma_enable; /*!< dma_enable state unused, DMA not supported by FS instance */ + + uint32_t ep0_mps; /*!< Set the Endpoint 0 Max Packet size. */ + + uint32_t phy_itface; /*!< Select the used PHY interface. + This parameter can be any value of @ref PCD_PHY_Module/HCD_PHY_Module */ + + uint32_t Sof_enable; /*!< Enable or disable the output of the SOF signal. */ + + uint32_t low_power_enable; /*!< Enable or disable the low power mode. */ + + uint32_t lpm_enable; /*!< Enable or disable Link Power Management. */ + + uint32_t battery_charging_enable; /*!< Enable or disable Battery charging. */ + + uint32_t vbus_sensing_enable; /*!< Enable or disable the VBUS Sensing feature. */ + + uint32_t bulk_doublebuffer_enable; /*!< Enable or disable the double buffer mode on bulk EP */ + + uint32_t iso_singlebuffer_enable; /*!< Enable or disable the Single buffer mode on Isochronous EP */ +} USB_DRD_CfgTypeDef; + +typedef struct +{ + uint8_t num; /*!< Endpoint number + This parameter must be a number between Min_Data = 1 and Max_Data = 15 */ + + uint8_t is_in; /*!< Endpoint direction + This parameter must be a number between Min_Data = 0 and Max_Data = 1 */ + + uint8_t is_stall; /*!< Endpoint stall condition + This parameter must be a number between Min_Data = 0 and Max_Data = 1 */ + + uint8_t type; /*!< Endpoint type + This parameter can be any value of @ref USB_LL_EP_Type */ + + uint16_t pmaadress; /*!< PMA Address + This parameter can be any value between Min_addr = 0 and Max_addr = 1K */ + + uint16_t pmaaddr0; /*!< PMA Address0 + This parameter can be any value between Min_addr = 0 and Max_addr = 1K */ + + uint16_t pmaaddr1; /*!< PMA Address1 + This parameter can be any value between Min_addr = 0 and Max_addr = 1K */ + + uint8_t doublebuffer; /*!< Double buffer enable + This parameter can be 0 or 1 */ + + uint8_t data_pid_start; /*!< Initial data PID + This parameter must be a number between Min_Data = 0 and Max_Data = 1 */ + + uint16_t tx_fifo_num; /*!< Transmission FIFO number + This parameter must be a number between Min_Data = 1 and Max_Data = 15 */ + + uint32_t maxpacket; /*!< Endpoint Max packet size + This parameter must be a number between Min_Data = 0 and Max_Data = 64KB */ + + uint8_t *xfer_buff; /*!< Pointer to transfer buffer */ + + uint32_t xfer_len; /*!< Current transfer length */ + + uint32_t xfer_count; /*!< Partial transfer length in case of multi packet transfer */ + + uint32_t xfer_len_db; /*!< double buffer transfer length used with bulk double buffer in */ + + uint8_t xfer_fill_db; /*!< double buffer Need to Fill new buffer used with bulk_in */ +} USB_DRD_EPTypeDef; + +typedef struct +{ + uint8_t dev_addr; /*!< USB device address. + This parameter must be a number between Min_Data = 1 and Max_Data = 255 */ + + uint8_t phy_ch_num; /*!< Host channel number. + This parameter must be a number between Min_Data = 1 and Max_Data = 15 */ + + uint8_t ep_num; /*!< Endpoint number. + This parameter must be a number between Min_Data = 1 and Max_Data = 15 */ + + uint8_t ch_dir; /*!< channel direction + This parameter store the physical channel direction IN/OUT/BIDIR */ + + uint8_t speed; /*!< USB Host Channel speed. + This parameter can be any value of @ref HCD_Device_Speed: + (HCD_DEVICE_SPEED_xxx) */ + + uint8_t ep_type; /*!< Endpoint Type. + This parameter can be any value of @ref USB_LL_EP_Type */ + + uint16_t max_packet; /*!< Endpoint Max packet size. + This parameter must be a number between Min_Data = 0 and Max_Data = 64KB */ + + uint8_t data_pid; /*!< Initial data PID. + This parameter must be a number between Min_Data = 0 and Max_Data = 1 */ + + uint8_t *xfer_buff; /*!< Pointer to transfer buffer. */ + + uint32_t xfer_len; /*!< Current transfer length. */ + + uint32_t xfer_len_db; /*!< Current transfer length used in double buffer mode. */ + + uint32_t xfer_count; /*!< Partial transfer length in case of multi packet transfer. */ + + uint8_t toggle_in; /*!< IN transfer current toggle flag. + This parameter must be a number between Min_Data = 0 and Max_Data = 1 */ + + uint8_t toggle_out; /*!< OUT transfer current toggle flag + This parameter must be a number between Min_Data = 0 and Max_Data = 1 */ + + uint32_t ErrCnt; /*!< Host channel error count. */ + + uint16_t pmaadress; /*!< PMA Address + This parameter can be any value between Min_addr = 0 and Max_addr = 1K */ + + uint16_t pmaaddr0; /*!< PMA Address0 + This parameter can be any value between Min_addr = 0 and Max_addr = 1K */ + + uint16_t pmaaddr1; /*!< PMA Address1 + This parameter can be any value between Min_addr = 0 and Max_addr = 1K */ + + uint8_t doublebuffer; /*!< Double buffer enable + This parameter can be 0 or 1 */ + + USB_DRD_URBStateTypeDef urb_state; /*!< URB state. + This parameter can be any value of @ref USB_OTG_URBStateTypeDef */ + + USB_DRD_HCStateTypeDef state; /*!< Host Channel state. + This parameter can be any value of @ref USB_OTG_HCStateTypeDef */ +} USB_DRD_HCTypeDef; + + + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup PCD_Exported_Constants PCD Exported Constants + * @{ + */ + + +/** @defgroup USB_LL_EP0_MPS USB Low Layer EP0 MPS + * @{ + */ +#define EP_MPS_64 0U +#define EP_MPS_32 1U +#define EP_MPS_16 2U +#define EP_MPS_8 3U +/** + * @} + */ + +/** @defgroup USB_LL_EP_Type USB Low Layer EP Type + * @{ + */ +#define EP_TYPE_CTRL 0U +#define EP_TYPE_ISOC 1U +#define EP_TYPE_BULK 2U +#define EP_TYPE_INTR 3U +#define EP_TYPE_MSK 3U +/** + * @} + */ + +/** @defgroup USB_LL Device Speed + * @{ + */ +#define USBD_FS_SPEED 2U +#define USBH_FSLS_SPEED 1U +/** + * @} + */ + +#define BTABLE_ADDRESS 0x000U + +#define EP_ADDR_MSK 0x7U + +#ifndef USE_USB_DOUBLE_BUFFER +#define USE_USB_DOUBLE_BUFFER 1U +#endif /* USE_USB_DOUBLE_BUFFER */ + +/*!< USB Speed */ +#define USB_DRD_SPEED_FS 1U +#define USB_DRD_SPEED_LS 2U +#define USB_DRD_SPEED_LSFS 3U + +/*!< PID */ +#define HC_PID_DATA0 0U +#define HC_PID_DATA2 1U +#define HC_PID_DATA1 2U +#define HC_PID_SETUP 3U + +/*!< Channel Direction */ +#define CH_IN_DIR 1U +#define CH_OUT_DIR 0U + +/*!< Number of used channels in the Application */ +#ifndef USB_DRD_USED_CHANNELS +#define USB_DRD_USED_CHANNELS 8U +#endif /* USB_DRD_USED_CHANNELS */ + +/** + * used for USB_HC_DoubleBuffer API + */ +#define USB_DRD_BULK_DBUFF_ENBALE 1U +#define USB_DRD_BULK_DBUFF_DISABLE 2U +#define USB_DRD_ISOC_DBUFF_ENBALE 3U +#define USB_DRD_ISOC_DBUFF_DISABLE 4U + +/* First available address in PMA */ +#define PMA_START_ADDR (0x10U + (8U *(USB_DRD_USED_CHANNELS - 2U))) +#define PMA_END_ADDR USB_DRD_PMA_SIZE + +/* Exported macro ------------------------------------------------------------*/ +/** + * @} + */ +/******************** Bit definition for USB_COUNTn_RX register *************/ +#define USB_CNTRX_NBLK_MSK (0x1FU << 26) +#define USB_CNTRX_BLSIZE (0x1U << 31) + + +/*Set Channel/Endpoint to the USB Register */ +#define USB_DRD_SET_CHEP(USBx, bEpChNum, wRegValue) (*(__IO uint32_t *)\ + (&(USBx)->CHEP0R + (bEpChNum)) = (uint32_t)(wRegValue)) + +/*Get Channel/Endpoint from the USB Register */ +#define USB_DRD_GET_CHEP(USBx, bEpChNum) (*(__IO uint32_t *)(&(USBx)->CHEP0R + (bEpChNum))) + + +/** + * @brief free buffer used from the application realizing it to the line + * toggles bit SW_BUF in the double buffered endpoint register + * @param USBx USB device. + * @param bEpChNum, bDir + * @retval None + */ +#define USB_DRD_FREE_USER_BUFFER(USBx, bEpChNum, bDir) \ + do { \ + if ((bDir) == 0U) \ + { \ + /* OUT double buffered endpoint */ \ + USB_DRD_TX_DTOG((USBx), (bEpChNum)); \ + } \ + else if ((bDir) == 1U) \ + { \ + /* IN double buffered endpoint */ \ + USB_DRD_RX_DTOG((USBx), (bEpChNum)); \ + } \ + } while(0) + + +/** + * @brief Set the Setup bit in the corresponding channel, when a Setup + transaction is needed. + * @param USBx USB device. + * @param bEpChNum + * @retval None + */ +#define USB_DRD_CHEP_TX_SETUP(USBx, bEpChNum) \ + do { \ + uint32_t _wRegVal; \ + \ + _wRegVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)) ; \ + \ + /*Set Setup bit*/ \ + USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wRegVal | USB_CHEP_SETUP)); \ + } while(0) + + +/** + * @brief Clears bit ERR_RX in the Channel register + * @param USBx USB peripheral instance register address. + * @param bChNum Endpoint Number. + * @retval None + */ +#define USB_DRD_CLEAR_CHEP_RX_ERR(USBx, bChNum) \ + do { \ + uint32_t _wRegVal; \ + \ + _wRegVal = USB_DRD_GET_CHEP((USBx), (bChNum)); \ + _wRegVal = (_wRegVal & USB_CHEP_REG_MASK & (~USB_CHEP_ERRRX) & (~USB_CHEP_VTRX)) | \ + (USB_CHEP_VTTX | USB_CHEP_ERRTX); \ + \ + USB_DRD_SET_CHEP((USBx), (bChNum), _wRegVal); \ + } while(0) /* USB_DRD_CLEAR_CHEP_RX_ERR */ + + +/** + * @brief Clears bit ERR_TX in the Channel register + * @param USBx USB peripheral instance register address. + * @param bChNum Endpoint Number. + * @retval None + */ +#define USB_DRD_CLEAR_CHEP_TX_ERR(USBx, bChNum) \ + do { \ + uint32_t _wRegVal; \ + \ + _wRegVal = USB_DRD_GET_CHEP((USBx), (bChNum)); \ + _wRegVal = (_wRegVal & USB_CHEP_REG_MASK & (~USB_CHEP_ERRTX) & (~USB_CHEP_VTTX)) | \ + (USB_CHEP_VTRX|USB_CHEP_ERRRX); \ + \ + USB_DRD_SET_CHEP((USBx), (bChNum), _wRegVal); \ + } while(0) /* USB_DRD_CLEAR_CHEP_TX_ERR */ + + +/** + * @brief sets the status for tx transfer (bits STAT_TX[1:0]). + * @param USBx USB peripheral instance register address. + * @param bEpChNum Endpoint Number. + * @param wState new state + * @retval None + */ +#define USB_DRD_SET_CHEP_TX_STATUS(USBx, bEpChNum, wState) \ + do { \ + uint32_t _wRegVal; \ + \ + _wRegVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)) & USB_CHEP_TX_DTOGMASK; \ + /* toggle first bit ? */ \ + if ((USB_CHEP_TX_DTOG1 & (wState)) != 0U) \ + { \ + _wRegVal ^= USB_CHEP_TX_DTOG1; \ + } \ + /* toggle second bit ? */ \ + if ((USB_CHEP_TX_DTOG2 & (wState)) != 0U) \ + { \ + _wRegVal ^= USB_CHEP_TX_DTOG2; \ + } \ + USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wRegVal | USB_CHEP_VTRX| USB_CHEP_VTTX)); \ + } while(0) /* USB_DRD_SET_CHEP_TX_STATUS */ + + +/** + * @brief sets the status for rx transfer (bits STAT_TX[1:0]) + * @param USBx USB peripheral instance register address. + * @param bEpChNum Endpoint Number. + * @param wState new state + * @retval None + */ +#define USB_DRD_SET_CHEP_RX_STATUS(USBx, bEpChNum, wState) \ + do { \ + uint32_t _wRegVal; \ + \ + _wRegVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)) & USB_CHEP_RX_DTOGMASK; \ + /* toggle first bit ? */ \ + if ((USB_CHEP_RX_DTOG1 & (wState)) != 0U) \ + { \ + _wRegVal ^= USB_CHEP_RX_DTOG1; \ + } \ + /* toggle second bit ? */ \ + if ((USB_CHEP_RX_DTOG2 & (wState)) != 0U) \ + { \ + _wRegVal ^= USB_CHEP_RX_DTOG2; \ + } \ + USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wRegVal | USB_CHEP_VTRX | USB_CHEP_VTTX)); \ + } while(0) /* USB_DRD_SET_CHEP_RX_STATUS */ + + +/** + * @brief gets the status for tx/rx transfer (bits STAT_TX[1:0] + * /STAT_RX[1:0]) + * @param USBx USB peripheral instance register address. + * @param bEpChNum Endpoint Number. + * @retval status + */ +#define USB_DRD_GET_CHEP_TX_STATUS(USBx, bEpChNum) \ + ((uint16_t)USB_DRD_GET_CHEP((USBx), (bEpChNum)) & USB_DRD_CHEP_TX_STTX) + +#define USB_DRD_GET_CHEP_RX_STATUS(USBx, bEpChNum) \ + ((uint16_t)USB_DRD_GET_CHEP((USBx), (bEpChNum)) & USB_DRD_CHEP_RX_STRX) + + +/** + * @brief set EP_KIND bit. + * @param USBx USB peripheral instance register address. + * @param bEpChNum Endpoint Number. + * @retval None + */ +#define USB_DRD_SET_CHEP_KIND(USBx, bEpChNum) \ + do { \ + uint32_t _wRegVal; \ + \ + _wRegVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)) & USB_CHEP_REG_MASK; \ + \ + USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wRegVal | USB_CHEP_VTRX | USB_CHEP_VTTX | USB_CHEP_KIND)); \ + } while(0) /* USB_DRD_SET_CHEP_KIND */ + + +/** + * @brief clear EP_KIND bit. + * @param USBx USB peripheral instance register address. + * @param bEpChNum Endpoint Number. + * @retval None + */ +#define USB_DRD_CLEAR_CHEP_KIND(USBx, bEpChNum) \ + do { \ + uint32_t _wRegVal; \ + \ + _wRegVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)) & USB_EP_KIND_MASK; \ + \ + USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wRegVal | USB_CHEP_VTRX | USB_CHEP_VTTX)); \ + } while(0) /* USB_DRD_CLEAR_CHEP_KIND */ + + +/** + * @brief Clears bit CTR_RX / CTR_TX in the endpoint register. + * @param USBx USB peripheral instance register address. + * @param bEpChNum Endpoint Number. + * @retval None + */ +#define USB_DRD_CLEAR_RX_CHEP_CTR(USBx, bEpChNum) \ + do { \ + uint32_t _wRegVal; \ + \ + _wRegVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)) & (0xFFFF7FFFU & USB_CHEP_REG_MASK); \ + \ + USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wRegVal | USB_CHEP_VTTX)); \ + } while(0) /* USB_CLEAR_RX_CHEP_CTR */ + +#define USB_DRD_CLEAR_TX_CHEP_CTR(USBx, bEpChNum) \ + do { \ + uint32_t _wRegVal; \ + \ + _wRegVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)) & (0xFFFFFF7FU & USB_CHEP_REG_MASK); \ + \ + USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wRegVal | USB_CHEP_VTRX)); \ + } while(0) /* USB_CLEAR_TX_CHEP_CTR */ + + +/** + * @brief Toggles DTOG_RX / DTOG_TX bit in the endpoint register. + * @param USBx USB peripheral instance register address. + * @param bEpChNum Endpoint Number. + * @retval None + */ +#define USB_DRD_RX_DTOG(USBx, bEpChNum) \ + do { \ + uint32_t _wEPVal; \ + \ + _wEPVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)) & USB_CHEP_REG_MASK; \ + \ + USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wEPVal | USB_CHEP_VTRX | USB_CHEP_VTTX | USB_CHEP_DTOG_RX)); \ + } while(0) /* USB_DRD_RX_DTOG */ + +#define USB_DRD_TX_DTOG(USBx, bEpChNum) \ + do { \ + uint32_t _wEPVal; \ + \ + _wEPVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)) & USB_CHEP_REG_MASK; \ + \ + USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wEPVal | USB_CHEP_VTRX | USB_CHEP_VTTX | USB_CHEP_DTOG_TX)); \ + } while(0) /* USB_TX_DTOG */ + + +/** + * @brief Clears DTOG_RX / DTOG_TX bit in the endpoint register. + * @param USBx USB peripheral instance register address. + * @param bEpChNum Endpoint Number. + * @retval None + */ +#define USB_DRD_CLEAR_RX_DTOG(USBx, bEpChNum) \ + do { \ + uint32_t _wRegVal; \ + \ + _wRegVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)); \ + \ + if ((_wRegVal & USB_CHEP_DTOG_RX) != 0U) \ + { \ + USB_DRD_RX_DTOG((USBx), (bEpChNum)); \ + } \ + } while(0) /* USB_DRD_CLEAR_RX_DTOG */ + +#define USB_DRD_CLEAR_TX_DTOG(USBx, bEpChNum) \ + do { \ + uint32_t _wRegVal; \ + \ + _wRegVal = USB_DRD_GET_CHEP((USBx), (bEpChNum)); \ + \ + if ((_wRegVal & USB_CHEP_DTOG_TX) != 0U) \ + { \ + USB_DRD_TX_DTOG((USBx), (bEpChNum)); \ + } \ + } while(0) /* USB_DRD_CLEAR_TX_DTOG */ + + +/** + * @brief Sets address in an endpoint register. + * @param USBx USB peripheral instance register address. + * @param bEpChNum Endpoint Number. + * @param bAddr Address. + * @retval None + */ +#define USB_DRD_SET_CHEP_ADDRESS(USBx, bEpChNum, bAddr) \ + do { \ + uint32_t _wRegVal; \ + \ + /*Read the USB->CHEPx into _wRegVal, Reset(DTOGRX/STRX/DTOGTX/STTX) and set the EpAddress*/ \ + _wRegVal = (USB_DRD_GET_CHEP((USBx), (bEpChNum)) & USB_CHEP_REG_MASK) | (bAddr); \ + \ + /*Set _wRegVal in USB->CHEPx and set Transmit/Receive Valid Transfer (x=bEpChNum)*/ \ + USB_DRD_SET_CHEP((USBx), (bEpChNum), (_wRegVal | USB_CHEP_VTRX | USB_CHEP_VTTX)); \ + } while(0) /* USB_DRD_SET_CHEP_ADDRESS */ + + +/* PMA API Buffer Descriptor Management ------------------------------------------------------------*/ +/* Buffer Descriptor Table TXBD0/RXBD0 --- > TXBD7/RXBD7 8 possible descriptor +* The buffer descriptor is located inside the packet buffer memory (USB_PMA_BUFF) +* TXBD [Reserve |Countx| Address_Tx] +* RXBD [BLSIEZ|NUM_Block |CounRx| Address_Rx] */ + +/* Set TX Buffer Descriptor Address Field */ +#define USB_DRD_SET_CHEP_TX_ADDRESS(USBx, bEpChNum, wAddr) \ + do { \ + /* Reset old Address */ \ + (USB_DRD_PMA_BUFF + (bEpChNum))->TXBD &= USB_PMA_TXBD_ADDMSK; \ + \ + /* Bit0 & Bit1 should be =0 PMA must be Word aligned */ \ + (USB_DRD_PMA_BUFF + (bEpChNum))->TXBD |= (uint32_t)(((uint32_t)(wAddr) >> 2U) << 2U); \ + } while(0) /* USB_DRD_SET_CHEP_TX_ADDRESS */ + +/* Set RX Buffer Descriptor Address Field */ +#define USB_DRD_SET_CHEP_RX_ADDRESS(USBx, bEpChNum, wAddr) \ + do { \ + /* Reset old Address */ \ + (USB_DRD_PMA_BUFF + (bEpChNum))->RXBD &= USB_PMA_RXBD_ADDMSK; \ + \ + /* Bit0 & Bit1 should be =0 PMA must be Word aligned */ \ + (USB_DRD_PMA_BUFF + (bEpChNum))->RXBD |= (uint32_t)(((uint32_t)(wAddr) >> 2U) << 2U); \ + } while(0) /* USB_SET_CHEP_RX_ADDRESS */ + + +/** + * @brief Sets counter of rx buffer with no. of blocks. + * @param pdwReg Register pointer + * @param wCount Counter. + * @param wNBlocks no. of Blocks. + * @retval None + */ +#define USB_DRD_CALC_BLK32(pdwReg, wCount, wNBlocks) \ + do { \ + /* Divide PacketSize by 32 to calculate the Nb of Block32 */ \ + (wNBlocks) =((uint32_t)(wCount) >> 5U); \ + if (((uint32_t)(wCount) % 32U) == 0U) \ + { \ + (wNBlocks)--; \ + } \ + \ + (pdwReg)|= (uint32_t)((((wNBlocks) << 26U)) | USB_CNTRX_BLSIZE); \ + } while(0) /* USB_DRD_CALC_BLK32 */ + +#define USB_DRD_CALC_BLK2(pdwReg, wCount, wNBlocks) \ + do { \ + /* Divide PacketSize by 32 to calculate the Nb of Block32 */ \ + (wNBlocks) = (uint32_t)((uint32_t)(wCount) >> 1U); \ + if (((wCount) & 0x1U) != 0U) \ + { \ + (wNBlocks)++; \ + } \ + (pdwReg) |= (uint32_t)((wNBlocks) << 26U); \ + } while(0) /* USB_DRD_CALC_BLK2 */ + +#define USB_DRD_SET_CHEP_CNT_RX_REG(pdwReg, wCount) \ + do { \ + uint32_t wNBlocks; \ + \ + (pdwReg) &= USB_PMA_RXBD_COUNTMSK; \ + \ + if ((wCount) > 62U) \ + { \ + USB_DRD_CALC_BLK32((pdwReg), (wCount), wNBlocks); \ + } \ + else \ + { \ + if ((wCount) == 0U) \ + { \ + (pdwReg) &= (uint32_t)~USB_CNTRX_NBLK_MSK; \ + (pdwReg) |= USB_CNTRX_BLSIZE; \ + } \ + else \ + { \ + USB_DRD_CALC_BLK2((pdwReg), (wCount), wNBlocks); \ + } \ + } \ + } while(0) /* USB_DRD_SET_CHEP_CNT_RX_REG */ + + +/** + * @brief sets counter for the tx/rx buffer. + * @param USBx USB peripheral instance register address. + * @param bEpChNum Endpoint Number. + * @param wCount Counter value. + * @retval None + */ +#define USB_DRD_SET_CHEP_TX_CNT(USBx,bEpChNum, wCount) \ + do { \ + /* Reset old TX_Count value */ \ + (USB_DRD_PMA_BUFF + (bEpChNum))->TXBD &= USB_PMA_TXBD_COUNTMSK; \ + \ + /* Set the wCount in the dedicated EP_TXBuffer */ \ + (USB_DRD_PMA_BUFF + (bEpChNum))->TXBD |= (uint32_t)((uint32_t)(wCount) << 16U); \ + } while(0) + +#define USB_DRD_SET_CHEP_RX_DBUF0_CNT(USBx, bEpChNum, wCount) \ + USB_DRD_SET_CHEP_CNT_RX_REG(((USB_DRD_PMA_BUFF + (bEpChNum))->TXBD), (wCount)) + +#define USB_DRD_SET_CHEP_RX_CNT(USBx, bEpChNum, wCount) \ + USB_DRD_SET_CHEP_CNT_RX_REG(((USB_DRD_PMA_BUFF + (bEpChNum))->RXBD), (wCount)) + +/** + * @brief gets counter of the tx buffer. + * @param USBx USB peripheral instance register address. + * @param bEpChNum Endpoint Number. + * @retval Counter value + */ +#define USB_DRD_GET_CHEP_TX_CNT(USBx, bEpChNum) (((USB_DRD_PMA_BUFF + (bEpChNum))->TXBD & 0x03FF0000U) >>16U) +#define USB_DRD_GET_CHEP_RX_CNT(USBx, bEpChNum) (((USB_DRD_PMA_BUFF + (bEpChNum))->RXBD & 0x03FF0000U) >>16U) + +#define USB_DRD_GET_EP_TX_CNT USB_GET_CHEP_TX_CNT +#define USB_DRD_GET_CH_TX_CNT USB_GET_CHEP_TX_CNT + +#define USB_DRD_GET_EP_RX_CNT USB_DRD_GET_CHEP_RX_CNT +#define USB_DRD_GET_CH_RX_CNT USB_DRD_GET_CHEP_RX_CNT +/** + * @brief Sets buffer 0/1 address in a double buffer endpoint. + * @param USBx USB peripheral instance register address. + * @param bEpChNum Endpoint Number. + * @param wBuf0Addr buffer 0 address. + * @retval Counter value + */ +#define USB_DRD_SET_CHEP_DBUF0_ADDR(USBx, bEpChNum, wBuf0Addr) \ + USB_DRD_SET_CHEP_TX_ADDRESS((USBx), (bEpChNum), (wBuf0Addr)) + +#define USB_DRD_SET_CHEP_DBUF1_ADDR(USBx, bEpChNum, wBuf1Addr) \ + USB_DRD_SET_CHEP_RX_ADDRESS((USBx), (bEpChNum), (wBuf1Addr)) + + +/** + * @brief Sets addresses in a double buffer endpoint. + * @param USBx USB peripheral instance register address. + * @param bEpChNum Endpoint Number. + * @param wBuf0Addr: buffer 0 address. + * @param wBuf1Addr = buffer 1 address. + * @retval None + */ +#define USB_DRD_SET_CHEP_DBUF_ADDR(USBx, bEpChNum, wBuf0Addr, wBuf1Addr) \ + do { \ + USB_DRD_SET_CHEP_DBUF0_ADDR((USBx), (bEpChNum), (wBuf0Addr)); \ + USB_DRD_SET_CHEP_DBUF1_ADDR((USBx), (bEpChNum), (wBuf1Addr)); \ + } while(0) /* USB_DRD_SET_CHEP_DBUF_ADDR */ + + +/** + * @brief Gets buffer 0/1 address of a double buffer endpoint. + * @param USBx USB peripheral instance register address. + * @param bEpChNum Endpoint Number. + * @param bDir endpoint dir EP_DBUF_OUT = OUT + * EP_DBUF_IN = IN + * @param wCount: Counter value + * @retval None + */ +#define USB_DRD_SET_CHEP_DBUF0_CNT(USBx, bEpChNum, bDir, wCount) \ + do { \ + if ((bDir) == 0U) \ + { \ + /* OUT endpoint */ \ + USB_DRD_SET_CHEP_RX_DBUF0_CNT((USBx), (bEpChNum), (wCount)); \ + } \ + else \ + { \ + if ((bDir) == 1U) \ + { \ + /* IN endpoint */ \ + USB_DRD_SET_CHEP_TX_CNT((USBx), (bEpChNum), (wCount)); \ + } \ + } \ + } while(0) /* USB_DRD_SET_CHEP_DBUF0_CNT */ + +#define USB_DRD_SET_CHEP_DBUF1_CNT(USBx, bEpChNum, bDir, wCount) \ + do { \ + if ((bDir) == 0U) \ + { \ + /* OUT endpoint */ \ + USB_DRD_SET_CHEP_RX_CNT((USBx), (bEpChNum), (wCount)); \ + } \ + else \ + { \ + if ((bDir) == 1U) \ + { \ + /* IN endpoint */ \ + (USB_DRD_PMA_BUFF + (bEpChNum))->RXBD &= USB_PMA_TXBD_COUNTMSK; \ + (USB_DRD_PMA_BUFF + (bEpChNum))->RXBD |= (uint32_t)((uint32_t)(wCount) << 16U); \ + } \ + } \ + } while(0) /* USB_DRD_SET_CHEP_DBUF1_CNT */ + +#define USB_DRD_SET_CHEP_DBUF_CNT(USBx, bEpChNum, bDir, wCount) \ + do { \ + USB_DRD_SET_CHEP_DBUF0_CNT((USBx), (bEpChNum), (bDir), (wCount)); \ + USB_DRD_SET_CHEP_DBUF1_CNT((USBx), (bEpChNum), (bDir), (wCount)); \ + } while(0) /* USB_DRD_SET_EPCH_DBUF_CNT */ + +/** + * @brief Gets buffer 0/1 rx/tx counter for double buffering. + * @param USBx USB peripheral instance register address. + * @param bEpChNum Endpoint Number. + * @retval None + */ +#define USB_DRD_GET_CHEP_DBUF0_CNT(USBx, bEpChNum) (USB_DRD_GET_CHEP_TX_CNT((USBx), (bEpChNum))) +#define USB_DRD_GET_CHEP_DBUF1_CNT(USBx, bEpChNum) (USB_DRD_GET_CHEP_RX_CNT((USBx), (bEpChNum))) +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup USB_LL_Exported_Functions USB Low Layer Exported Functions + * @{ + */ + + +HAL_StatusTypeDef USB_CoreInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg); +HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg); +HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx); +HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx); +HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode); + +#if defined (HAL_PCD_MODULE_ENABLED) +HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep); +HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep); +HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep); +HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep); +HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep); +HAL_StatusTypeDef USB_EPStopXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep); +#endif /* defined (HAL_PCD_MODULE_ENABLED) */ + +HAL_StatusTypeDef USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address); +HAL_StatusTypeDef USB_DevConnect(USB_DRD_TypeDef *USBx); +HAL_StatusTypeDef USB_DevDisconnect(USB_DRD_TypeDef *USBx); +HAL_StatusTypeDef USB_StopDevice(USB_DRD_TypeDef *USBx); +uint32_t USB_ReadInterrupts(USB_DRD_TypeDef *USBx); + +HAL_StatusTypeDef USB_ResetPort(USB_DRD_TypeDef *USBx); +HAL_StatusTypeDef USB_HostInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg); +HAL_StatusTypeDef USB_HC_IN_Halt(USB_DRD_TypeDef *USBx, uint8_t phy_ch); +HAL_StatusTypeDef USB_HC_OUT_Halt(USB_DRD_TypeDef *USBx, uint8_t phy_ch); +HAL_StatusTypeDef USB_HC_StartXfer(USB_DRD_TypeDef *USBx, USB_DRD_HCTypeDef *hc); + +uint32_t USB_GetHostSpeed(USB_DRD_TypeDef *USBx); +uint32_t USB_GetCurrentFrame(USB_DRD_TypeDef *USBx); +HAL_StatusTypeDef USB_StopHost(USB_DRD_TypeDef *USBx); +HAL_StatusTypeDef USB_HC_DoubleBuffer(USB_DRD_TypeDef *USBx, uint8_t phy_ch_num, uint8_t db_state); +HAL_StatusTypeDef USB_HC_Init(USB_DRD_TypeDef *USBx, uint8_t phy_ch_num, uint8_t epnum, + uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps); + +HAL_StatusTypeDef USB_ActivateRemoteWakeup(USB_DRD_TypeDef *USBx); +HAL_StatusTypeDef USB_DeActivateRemoteWakeup(USB_DRD_TypeDef *USBx); + +void USB_WritePMA(USB_DRD_TypeDef *USBx, uint8_t *pbUsrBuf, + uint16_t wPMABufAddr, uint16_t wNBytes); + +void USB_ReadPMA(USB_DRD_TypeDef *USBx, uint8_t *pbUsrBuf, + uint16_t wPMABufAddr, uint16_t wNBytes); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* defined (USB_DRD_FS) */ + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + + +#endif /* STM32G0xx_LL_USB_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_utils.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_utils.h new file mode 100644 index 0000000..6f664b8 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_utils.h @@ -0,0 +1,343 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_utils.h + * @author MCD Application Team + * @brief Header file of UTILS LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The LL UTILS driver contains a set of generic APIs that can be + used by user: + (+) Device electronic signature + (+) Timing functions + (+) PLL configuration functions + + @endverbatim + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_UTILS_H +#define STM32G0xx_LL_UTILS_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +/** @defgroup UTILS_LL UTILS + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup UTILS_LL_Private_Constants UTILS Private Constants + * @{ + */ + +/* Max delay can be used in LL_mDelay */ +#define LL_MAX_DELAY 0xFFFFFFFFU + +/** + * @brief Unique device ID register base address + */ +#define UID_BASE_ADDRESS UID_BASE + +/** + * @brief Flash size data register base address + */ +#define FLASHSIZE_BASE_ADDRESS FLASHSIZE_BASE + +/** + * @brief Package data register base address + */ +#define PACKAGE_BASE_ADDRESS PACKAGE_BASE + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup UTILS_LL_Private_Macros UTILS Private Macros + * @{ + */ +/** + * @} + */ +/* Exported types ------------------------------------------------------------*/ +/** @defgroup UTILS_LL_ES_INIT UTILS Exported structures + * @{ + */ +/** + * @brief UTILS PLL structure definition + */ +typedef struct +{ + uint32_t PLLM; /*!< Division factor for PLL VCO input clock. + This parameter can be a value of @ref RCC_LL_EC_PLLM_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_PLL_ConfigDomain_SYS(). */ + + uint32_t PLLN; /*!< Multiplication factor for PLL VCO output clock. + This parameter must be a number between Min_Data = 8 and Max_Data = 86 + + This feature can be modified afterwards using unitary function + @ref LL_RCC_PLL_ConfigDomain_SYS(). */ + + uint32_t PLLR; /*!< Division for the main system clock. + This parameter can be a value of @ref RCC_LL_EC_PLLR_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_PLL_ConfigDomain_SYS(). */ +} LL_UTILS_PLLInitTypeDef; + +/** + * @brief UTILS System, AHB and APB buses clock configuration structure definition + */ +typedef struct +{ + uint32_t AHBCLKDivider; /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK). + This parameter can be a value of @ref RCC_LL_EC_SYSCLK_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_SetAHBPrescaler(). */ + + uint32_t APB1CLKDivider; /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK). + This parameter can be a value of @ref RCC_LL_EC_APB1_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_SetAPB1Prescaler(). */ +} LL_UTILS_ClkInitTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup UTILS_LL_Exported_Constants UTILS Exported Constants + * @{ + */ + +/** @defgroup UTILS_EC_HSE_BYPASS HSE Bypass activation + * @{ + */ +#define LL_UTILS_HSEBYPASS_OFF 0x00000000U /*!< HSE Bypass is not enabled */ +#define LL_UTILS_HSEBYPASS_ON 0x00000001U /*!< HSE Bypass is enabled */ +/** + * @} + */ + +/** @defgroup UTILS_EC_PACKAGETYPE PACKAGE TYPE + * @{ + */ +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) +#define LL_UTILS_PACKAGETYPE_QFP100 0x00000000U /*!< LQFP100 package type */ +#define LL_UTILS_PACKAGETYPE_QFN32_GP 0x00000001U /*!< LQFP32/UFQFPN32 General purpose (GP) */ +#define LL_UTILS_PACKAGETYPE_QFN32_N 0x00000002U /*!< LQFP32/UFQFPN32 N-version */ +#define LL_UTILS_PACKAGETYPE_QFN48_GP 0x00000004U /*!< LQFP48/UFQPN48 General purpose (GP) */ +#define LL_UTILS_PACKAGETYPE_QFN48_N 0x00000005U /*!< LQFP48/UFQPN48 N-version */ +#define LL_UTILS_PACKAGETYPE_WLCSP52 0x00000006U /*!< WLCSP52 */ +#define LL_UTILS_PACKAGETYPE_QFN64_GP 0x00000007U /*!< LQFP64 General purpose (GP) */ +#define LL_UTILS_PACKAGETYPE_QFN64_N 0x00000008U /*!< LQFP64 N-version */ +#define LL_UTILS_PACKAGETYPE_BGA64_N 0x0000000AU /*!< UFBGA64 N-version */ +#define LL_UTILS_PACKAGETYPE_QFP80 0x0000000BU /*!< LQFP80 package type */ +#define LL_UTILS_PACKAGETYPE_BGA100 0x0000000CU /*!< UBGA100 package type */ +#elif defined(STM32G061xx) || defined(STM32G051xx) || defined(STM32G050xx) || defined(STM32G041xx) || defined(STM32G031xx) || defined(STM32G030xx) +#define LL_UTILS_PACKAGETYPE_SO8 0x00000001U /*!< SO8 package type */ +#define LL_UTILS_PACKAGETYPE_WLCSP18 0x00000002U /*!< WLCSP18 package type */ +#define LL_UTILS_PACKAGETYPE_TSSOP20 0x00000003U /*!< TSSOP20 package type */ +#define LL_UTILS_PACKAGETYPE_QFP28 0x00000004U /*!< UFQFPN28 package type */ +#define LL_UTILS_PACKAGETYPE_QFN32 0x00000005U /*!< UFQFPN32 / LQFP32 package type */ +#define LL_UTILS_PACKAGETYPE_QFN48 0x00000007U /*!< UFQFPN48 / LQFP48 package type */ +#elif defined(STM32G081xx) || defined(STM32G071xx) || defined(STM32G070xx) +#define LL_UTILS_PACKAGETYPE_QFN28_GP 0x00000000U /*!< UFQFPN28 general purpose (GP) package type */ +#define LL_UTILS_PACKAGETYPE_QFN28_PD 0x00000001U /*!< UFQFPN28 Power Delivery (PD) */ +#define LL_UTILS_PACKAGETYPE_QFN32_GP 0x00000004U /*!< UFQFPN32 / LQFP32 general purpose (GP) package type */ +#define LL_UTILS_PACKAGETYPE_QFN32_PD 0x00000005U /*!< UFQFPN32 / LQFP32 Power Delivery (PD) package type */ +#define LL_UTILS_PACKAGETYPE_QFN48 0x00000008U /*!< UFQFPN48 / LQFP488 package type */ +#define LL_UTILS_PACKAGETYPE_QFP64 0x0000000CU /*!< LQPF64 package type */ +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup UTILS_LL_Exported_Functions UTILS Exported Functions + * @{ + */ + +/** @defgroup UTILS_EF_DEVICE_ELECTRONIC_SIGNATURE DEVICE ELECTRONIC SIGNATURE + * @{ + */ + +/** + * @brief Get Word0 of the unique device identifier (UID based on 96 bits) + * @retval UID[31:0]: X and Y coordinates on the wafer expressed in BCD format + */ +__STATIC_INLINE uint32_t LL_GetUID_Word0(void) +{ + return (uint32_t)(READ_REG(*((uint32_t *)UID_BASE_ADDRESS))); +} + +/** + * @brief Get Word1 of the unique device identifier (UID based on 96 bits) + * @retval UID[63:32]: Wafer number (UID[39:32]) & LOT_NUM[23:0] (UID[63:40]) + */ +__STATIC_INLINE uint32_t LL_GetUID_Word1(void) +{ + return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 4U)))); +} + +/** + * @brief Get Word2 of the unique device identifier (UID based on 96 bits) + * @retval UID[95:64]: Lot number (ASCII encoded) - LOT_NUM[55:24] + */ +__STATIC_INLINE uint32_t LL_GetUID_Word2(void) +{ + return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 8U)))); +} + +/** + * @brief Get Flash memory size + * @note This bitfield indicates the size of the device Flash memory expressed in + * Kbytes. As an example, 0x040 corresponds to 64 Kbytes. + * @retval FLASH_SIZE[15:0]: Flash memory size + */ +__STATIC_INLINE uint32_t LL_GetFlashSize(void) +{ + return (uint32_t)(READ_REG(*((uint32_t *)FLASHSIZE_BASE_ADDRESS)) & 0x0000FFFFUL); +} + +/** + * @brief Get Package type + * @retval PKG[3:0]: Package type - This parameter can be a value of @ref UTILS_EC_PACKAGETYPE + * @if defined(STM32G0C1xx) + * @arg @ref LL_UTILS_PACKAGETYPE_QFP100 + * @arg @ref LL_UTILS_PACKAGETYPE_QFN32_GP + * @arg @ref LL_UTILS_PACKAGETYPE_QFN32_N + * @arg @ref LL_UTILS_PACKAGETYPE_QFN48_GP + * @arg @ref LL_UTILS_PACKAGETYPE_QFN48_N + * @arg @ref LL_UTILS_PACKAGETYPE_WLCSP52 + * @arg @ref LL_UTILS_PACKAGETYPE_QFN64_GP + * @arg @ref LL_UTILS_PACKAGETYPE_QFN64_N + * @arg @ref LL_UTILS_PACKAGETYPE_BGA64_N + * @arg @ref LL_UTILS_PACKAGETYPE_QFP80 + * @arg @ref LL_UTILS_PACKAGETYPE_BGA100 + * @elif defined(STM32G061xx) || defined(STM32G041xx) + * @arg @ref LL_UTILS_PACKAGETYPE_SO8 + * @arg @ref LL_UTILS_PACKAGETYPE_WLCSP18 + * @arg @ref LL_UTILS_PACKAGETYPE_TSSOP20 + * @arg @ref LL_UTILS_PACKAGETYPE_QFP28 + * @arg @ref LL_UTILS_PACKAGETYPE_QFN32 + * @arg @ref LL_UTILS_PACKAGETYPE_QFN48 + * @elif defined(STM32G081xx) + * @arg @ref LL_UTILS_PACKAGETYPE_QFN28_GP + * @arg @ref LL_UTILS_PACKAGETYPE_QFN28_PD + * @arg @ref LL_UTILS_PACKAGETYPE_QFN32_GP + * @arg @ref LL_UTILS_PACKAGETYPE_QFN32_PD + * @arg @ref LL_UTILS_PACKAGETYPE_QFN48 + * @arg @ref LL_UTILS_PACKAGETYPE_QFP64 + * @endif + * + */ +__STATIC_INLINE uint32_t LL_GetPackageType(void) +{ +#if defined(STM32G0C1xx) || defined(STM32G0B1xx) || defined(STM32G0B0xx) + return (uint32_t)(READ_REG(*((uint32_t *)PACKAGE_BASE_ADDRESS)) & 0x1FU); +#else + return (uint32_t)(READ_REG(*((uint32_t *)PACKAGE_BASE_ADDRESS)) & 0xFU); +#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */ +} + +/** + * @} + */ + +/** @defgroup UTILS_LL_EF_DELAY DELAY + * @{ + */ + +/** + * @brief This function configures the Cortex-M SysTick source of the time base. + * @param HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro) + * @note When a RTOS is used, it is recommended to avoid changing the SysTick + * configuration by calling this function, for a delay use rather osDelay RTOS service. + * @param Ticks Number of ticks + * @retval None + */ +__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks) +{ + /* Configure the SysTick to have interrupt in 1ms time base */ + SysTick->LOAD = (uint32_t)((HCLKFrequency / Ticks) - 1UL); /* set reload register */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable the Systick Timer */ +} + +void LL_Init1msTick(uint32_t HCLKFrequency); +void LL_mDelay(uint32_t Delay); + +/** + * @} + */ + +/** @defgroup UTILS_EF_SYSTEM SYSTEM + * @{ + */ + +void LL_SetSystemCoreClock(uint32_t HCLKFrequency); +ErrorStatus LL_PLL_ConfigSystemClock_HSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, + LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct); +ErrorStatus LL_PLL_ConfigSystemClock_HSE(uint32_t HSEFrequency, uint32_t HSEBypass, + LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct); +ErrorStatus LL_SetFlashLatency(uint32_t HCLKFrequency); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_UTILS_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_wwdg.h b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_wwdg.h new file mode 100644 index 0000000..bfe4ba1 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Inc/stm32g0xx_ll_wwdg.h @@ -0,0 +1,328 @@ +/** + ****************************************************************************** + * @file stm32g0xx_ll_wwdg.h + * @author MCD Application Team + * @brief Header file of WWDG LL module. + ****************************************************************************** + * @attention + * + * Copyright (c) 2018 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32G0xx_LL_WWDG_H +#define STM32G0xx_LL_WWDG_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32g0xx.h" + +/** @addtogroup STM32G0xx_LL_Driver + * @{ + */ + +#if defined (WWDG) + +/** @defgroup WWDG_LL WWDG + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup WWDG_LL_Exported_Constants WWDG Exported Constants + * @{ + */ + +/** @defgroup WWDG_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_WWDG_ReadReg and LL_WWDG_WriteReg functions + * @{ + */ +#define LL_WWDG_CFR_EWI WWDG_CFR_EWI +/** + * @} + */ + +/** @defgroup WWDG_LL_EC_PRESCALER PRESCALER + * @{ + */ +#define LL_WWDG_PRESCALER_1 0x00000000u /*!< WWDG counter clock = (PCLK1/4096)/1 */ +#define LL_WWDG_PRESCALER_2 WWDG_CFR_WDGTB_0 /*!< WWDG counter clock = (PCLK1/4096)/2 */ +#define LL_WWDG_PRESCALER_4 WWDG_CFR_WDGTB_1 /*!< WWDG counter clock = (PCLK1/4096)/4 */ +#define LL_WWDG_PRESCALER_8 (WWDG_CFR_WDGTB_0 | WWDG_CFR_WDGTB_1) /*!< WWDG counter clock = (PCLK1/4096)/8 */ +#define LL_WWDG_PRESCALER_16 WWDG_CFR_WDGTB_2 /*!< WWDG counter clock = (PCLK1/4096)/16 */ +#define LL_WWDG_PRESCALER_32 (WWDG_CFR_WDGTB_2 | WWDG_CFR_WDGTB_0) /*!< WWDG counter clock = (PCLK1/4096)/32 */ +#define LL_WWDG_PRESCALER_64 (WWDG_CFR_WDGTB_2 | WWDG_CFR_WDGTB_1) /*!< WWDG counter clock = (PCLK1/4096)/64 */ +#define LL_WWDG_PRESCALER_128 (WWDG_CFR_WDGTB_2 | WWDG_CFR_WDGTB_1 | WWDG_CFR_WDGTB_0) /*!< WWDG counter clock = (PCLK1/4096)/128 */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup WWDG_LL_Exported_Macros WWDG Exported Macros + * @{ + */ +/** @defgroup WWDG_LL_EM_WRITE_READ Common Write and read registers macros + * @{ + */ +/** + * @brief Write a value in WWDG register + * @param __INSTANCE__ WWDG Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_WWDG_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in WWDG register + * @param __INSTANCE__ WWDG Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_WWDG_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup WWDG_LL_Exported_Functions WWDG Exported Functions + * @{ + */ + +/** @defgroup WWDG_LL_EF_Configuration Configuration + * @{ + */ +/** + * @brief Enable Window Watchdog. The watchdog is always disabled after a reset. + * @note It is enabled by setting the WDGA bit in the WWDG_CR register, + * then it cannot be disabled again except by a reset. + * This bit is set by software and only cleared by hardware after a reset. + * When WDGA = 1, the watchdog can generate a reset. + * @rmtoll CR WDGA LL_WWDG_Enable + * @param WWDGx WWDG Instance + * @retval None + */ +__STATIC_INLINE void LL_WWDG_Enable(WWDG_TypeDef *WWDGx) +{ + SET_BIT(WWDGx->CR, WWDG_CR_WDGA); +} + +/** + * @brief Checks if Window Watchdog is enabled + * @rmtoll CR WDGA LL_WWDG_IsEnabled + * @param WWDGx WWDG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_WWDG_IsEnabled(WWDG_TypeDef *WWDGx) +{ + return ((READ_BIT(WWDGx->CR, WWDG_CR_WDGA) == (WWDG_CR_WDGA)) ? 1UL : 0UL); +} + +/** + * @brief Set the Watchdog counter value to provided value (7-bits T[6:0]) + * @note When writing to the WWDG_CR register, always write 1 in the MSB b6 to avoid generating an immediate reset + * This counter is decremented every (4096 x 2expWDGTB) PCLK cycles + * A reset is produced when it rolls over from 0x40 to 0x3F (bit T6 becomes cleared) + * Setting the counter lower then 0x40 causes an immediate reset (if WWDG enabled) + * @rmtoll CR T LL_WWDG_SetCounter + * @param WWDGx WWDG Instance + * @param Counter 0..0x7F (7 bit counter value) + * @retval None + */ +__STATIC_INLINE void LL_WWDG_SetCounter(WWDG_TypeDef *WWDGx, uint32_t Counter) +{ + MODIFY_REG(WWDGx->CR, WWDG_CR_T, Counter); +} + +/** + * @brief Return current Watchdog Counter Value (7 bits counter value) + * @rmtoll CR T LL_WWDG_GetCounter + * @param WWDGx WWDG Instance + * @retval 7 bit Watchdog Counter value + */ +__STATIC_INLINE uint32_t LL_WWDG_GetCounter(WWDG_TypeDef *WWDGx) +{ + return (READ_BIT(WWDGx->CR, WWDG_CR_T)); +} + +/** + * @brief Set the time base of the prescaler (WDGTB). + * @note Prescaler is used to apply ratio on PCLK clock, so that Watchdog counter + * is decremented every (4096 x 2expWDGTB) PCLK cycles + * @rmtoll CFR WDGTB LL_WWDG_SetPrescaler + * @param WWDGx WWDG Instance + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_WWDG_PRESCALER_1 + * @arg @ref LL_WWDG_PRESCALER_2 + * @arg @ref LL_WWDG_PRESCALER_4 + * @arg @ref LL_WWDG_PRESCALER_8 + * @arg @ref LL_WWDG_PRESCALER_16 + * @arg @ref LL_WWDG_PRESCALER_32 + * @arg @ref LL_WWDG_PRESCALER_64 + * @arg @ref LL_WWDG_PRESCALER_128 + * @retval None + */ +__STATIC_INLINE void LL_WWDG_SetPrescaler(WWDG_TypeDef *WWDGx, uint32_t Prescaler) +{ + MODIFY_REG(WWDGx->CFR, WWDG_CFR_WDGTB, Prescaler); +} + +/** + * @brief Return current Watchdog Prescaler Value + * @rmtoll CFR WDGTB LL_WWDG_GetPrescaler + * @param WWDGx WWDG Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_WWDG_PRESCALER_1 + * @arg @ref LL_WWDG_PRESCALER_2 + * @arg @ref LL_WWDG_PRESCALER_4 + * @arg @ref LL_WWDG_PRESCALER_8 + * @arg @ref LL_WWDG_PRESCALER_16 + * @arg @ref LL_WWDG_PRESCALER_32 + * @arg @ref LL_WWDG_PRESCALER_64 + * @arg @ref LL_WWDG_PRESCALER_128 + */ +__STATIC_INLINE uint32_t LL_WWDG_GetPrescaler(WWDG_TypeDef *WWDGx) +{ + return (READ_BIT(WWDGx->CFR, WWDG_CFR_WDGTB)); +} + +/** + * @brief Set the Watchdog Window value to be compared to the downcounter (7-bits W[6:0]). + * @note This window value defines when write in the WWDG_CR register + * to program Watchdog counter is allowed. + * Watchdog counter value update must occur only when the counter value + * is lower than the Watchdog window register value. + * Otherwise, a MCU reset is generated if the 7-bit Watchdog counter value + * (in the control register) is refreshed before the downcounter has reached + * the watchdog window register value. + * Physically is possible to set the Window lower then 0x40 but it is not recommended. + * To generate an immediate reset, it is possible to set the Counter lower than 0x40. + * @rmtoll CFR W LL_WWDG_SetWindow + * @param WWDGx WWDG Instance + * @param Window 0x00..0x7F (7 bit Window value) + * @retval None + */ +__STATIC_INLINE void LL_WWDG_SetWindow(WWDG_TypeDef *WWDGx, uint32_t Window) +{ + MODIFY_REG(WWDGx->CFR, WWDG_CFR_W, Window); +} + +/** + * @brief Return current Watchdog Window Value (7 bits value) + * @rmtoll CFR W LL_WWDG_GetWindow + * @param WWDGx WWDG Instance + * @retval 7 bit Watchdog Window value + */ +__STATIC_INLINE uint32_t LL_WWDG_GetWindow(WWDG_TypeDef *WWDGx) +{ + return (READ_BIT(WWDGx->CFR, WWDG_CFR_W)); +} + +/** + * @} + */ + +/** @defgroup WWDG_LL_EF_FLAG_Management FLAG_Management + * @{ + */ +/** + * @brief Indicates if the WWDG Early Wakeup Interrupt Flag is set or not. + * @note This bit is set by hardware when the counter has reached the value 0x40. + * It must be cleared by software by writing 0. + * A write of 1 has no effect. This bit is also set if the interrupt is not enabled. + * @rmtoll SR EWIF LL_WWDG_IsActiveFlag_EWKUP + * @param WWDGx WWDG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_WWDG_IsActiveFlag_EWKUP(WWDG_TypeDef *WWDGx) +{ + return ((READ_BIT(WWDGx->SR, WWDG_SR_EWIF) == (WWDG_SR_EWIF)) ? 1UL : 0UL); +} + +/** + * @brief Clear WWDG Early Wakeup Interrupt Flag (EWIF) + * @rmtoll SR EWIF LL_WWDG_ClearFlag_EWKUP + * @param WWDGx WWDG Instance + * @retval None + */ +__STATIC_INLINE void LL_WWDG_ClearFlag_EWKUP(WWDG_TypeDef *WWDGx) +{ + WRITE_REG(WWDGx->SR, ~WWDG_SR_EWIF); +} + +/** + * @} + */ + +/** @defgroup WWDG_LL_EF_IT_Management IT_Management + * @{ + */ +/** + * @brief Enable the Early Wakeup Interrupt. + * @note When set, an interrupt occurs whenever the counter reaches value 0x40. + * This interrupt is only cleared by hardware after a reset + * @rmtoll CFR EWI LL_WWDG_EnableIT_EWKUP + * @param WWDGx WWDG Instance + * @retval None + */ +__STATIC_INLINE void LL_WWDG_EnableIT_EWKUP(WWDG_TypeDef *WWDGx) +{ + SET_BIT(WWDGx->CFR, WWDG_CFR_EWI); +} + +/** + * @brief Check if Early Wakeup Interrupt is enabled + * @rmtoll CFR EWI LL_WWDG_IsEnabledIT_EWKUP + * @param WWDGx WWDG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_WWDG_IsEnabledIT_EWKUP(WWDG_TypeDef *WWDGx) +{ + return ((READ_BIT(WWDGx->CFR, WWDG_CFR_EWI) == (WWDG_CFR_EWI)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* WWDG */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32G0xx_LL_WWDG_H */ diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/LICENSE.txt b/libs/Drivers/STM32G0XX_HAL_Driver/LICENSE.txt new file mode 100644 index 0000000..3edc4d1 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/LICENSE.txt @@ -0,0 +1,6 @@ +This software component is provided to you as part of a software package and +applicable license terms are in the Package_license file. If you received this +software component outside of a package or without applicable license terms, +the terms of the BSD-3-Clause license shall apply. +You may obtain a copy of the BSD-3-Clause at: +https://opensource.org/licenses/BSD-3-Clause diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/README.md b/libs/Drivers/STM32G0XX_HAL_Driver/README.md new file mode 100644 index 0000000..19c7bcf --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/README.md @@ -0,0 +1,38 @@ +# STM32CubeG0 HAL Driver MCU Component + +![latest tag](https://img.shields.io/github/v/tag/STMicroelectronics/stm32g0xx_hal_driver.svg?color=brightgreen) + +## Overview + +**STM32Cube** is an STMicroelectronics original initiative to ease developers' life by reducing efforts, time and cost. + +**STM32Cube** covers the overall STM32 products portfolio. It includes a comprehensive embedded software platform delivered for each STM32 series. + * The CMSIS modules (core and device) corresponding to the ARM(tm) core implemented in this STM32 product. + * The STM32 HAL-LL drivers, an abstraction layer offering a set of APIs ensuring maximized portability across the STM32 portfolio. + * The BSP drivers of each evaluation, demonstration or nucleo board provided for this STM32 series. + * A consistent set of middleware libraries such as RTOS, USB, FatFS, graphics, touch sensing library... + * A full set of software projects (basic examples, applications, and demonstrations) for each board provided for this STM32 series. + +Two models of publication are proposed for the STM32Cube embedded software: + * The monolithic **MCU Package**: all STM32Cube software modules of one STM32 series are present (Drivers, Middleware, Projects, Utilities) in the repository (usual name **STM32Cubexx**, xx corresponding to the STM32 series). + * The **MCU component**: each STM32Cube software module being part of the STM32Cube MCU Package, is delivered as an individual repository, allowing the user to select and get only the required software functions. + +## Description + +This **stm32g0xx_hal_driver** MCU component repo is one element of the STM32CubeG0 MCU embedded software package, providing the **HAL-LL Drivers** part. + +## Release note + +Details about the content of this release are available in the release note [here](https://htmlpreview.github.io/?https://github.com/STMicroelectronics/stm32g0xx_hal_driver/blob/master/Release_Notes.html). + +## Compatibility information + +It is **crucial** that you use a consistent set of versions for the CMSIS Core - CMSIS Device - HAL, as mentioned in [this](https://htmlpreview.github.io/?https://github.com/STMicroelectronics/STM32CubeG0/blob/master/Release_Notes.html) release note. + +The full **STM32CubeG0** MCU package is available [here](https://github.com/STMicroelectronics/STM32CubeG0). + +## Troubleshooting + +If you have any issue with the **software content** of this repository, you can file an issue [here](https://github.com/STMicroelectronics/stm32g0xx_hal_driver/issues/new). + +For any other question related to the product, the tools, the environment, you can submit a topic on the [ST Community/STM32 MCUs forum](https://community.st.com/s/group/0F90X000000AXsASAW/stm32-mcus). diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/Release_Notes.html b/libs/Drivers/STM32G0XX_HAL_Driver/Release_Notes.html new file mode 100644 index 0000000..ee4a9a8 --- /dev/null +++ b/libs/Drivers/STM32G0XX_HAL_Driver/Release_Notes.html @@ -0,0 +1,1324 @@ + + + + + + + Release Notes for STM32G0xx HAL Drivers Package + + + + + + +
+
+
+

Release Notes forSTM32G0xx HAL Drivers

+

Copyright © 2018 STMicroelectronics

+ +
+

Purpose

+

The STM32Cube HAL and LL, an STM32 abstraction layer embedded software, ensure maximized portability across STM32 portfolio.

+

The Portable APIs layer provides a generic, multi instanced and simple set of APIs to interact with the upper layer (application, libraries and stacks). It is composed of native and extended APIs set. It is directly built around a generic architecture and allows the build-upon layers, like the middleware layer, to implement its functions without knowing in-depth the used STM32 device. This improves the library code re-usability and guarantees an easy portability on other devices and STM32 families.

+

The Low Layer (LL) drivers are part of the STM32Cube firmware HAL that provide basic set of optimized and one shot services. The Low layer drivers, contrary to the HAL ones are not Fully Portable across the STM32 families; the availability of some functions depend on the physical availability of the relative features on the product. The Low Layer (LL) drivers are designed to offer the following features:

+
    +
  • New set of inline function for direct and atomic register access
    • +
  • One-shot operations that can be used by the HAL drivers or from application level.
    • +
  • Fully Independent from HAL and can be used in standalone usage (without HAL drivers)
    • +
  • Full features coverage of the all the supported peripherals.
    • +
+
+
+

Update History

+
+ +
+

Main Changes

+

Maintenance release

+
    +
  • General updates to fix known defects and enhancements implementation.
    • +

  • HAL code quality enhancement for MISRA-C Rule-8.13 by adding const qualifiers

    • +
  • HAL/LL Drivers updates +
      +
    • HAL CEC updates +
        +
      • Better performance by removing multiple volatile reads or writes in interrupt handler.
        • +
      • +
    • HAL RTC updates +
        +
      • Check if the RTC calendar has been previously initialized before entering Initialization mode.
        • +
      • +
    • HAL I2C updates +
        +
      • I2C_IsErrorOccurred does not return error if timeout is detected.
        • +
      • The ADDRF flag is cleared too early when the restart is received but the direction has changed
        • +
      • +
    • HAL UART updates +
        +
      • Removal of HAL_LOCK/HAL_UNLOCK calls in HAL UART Tx and Rx APIs
        • +
      • +
    • HAL USB updates +
        +
      • HAL: HCD: add missing call to MspDeInit API during HCD DeInit
        • +
      • +
    • +
+

Known limitations

+
    +
  • USB HAL limitation: Double buffer mode is not functional with isochronous data transfers in host mode.
    • +
+

Development Toolchains and Compilers

+
    +
  • IAR Embedded Workbench for ARM (EWARM) toolchain V8.50.9
    • +
  • RealView Microcontroller Development Kit (MDK-ARM) toolchain V5.31
    • +
  • STM32CubeIDE toolchain (gcc9_2020_q2_update) v1.7.0
    • +
+

Supported Devices and boards

+

Supported Devices:

+
    +
  • STM32G0C1xx, STM32G0B1xx, STM32G0B0xx
    • +
  • STM32G061xx, STM32G051xx, STM32G050xx
    • +
  • STM32G081xx, STM32G071xx, STM32G070xx
    • +
  • STM32G041xx, STM32G031xx, STM32G030xx
    • +
+

Backward Compatibility

+

This release is compatible with the previous versions.

+

Dependencies

+


+

+
+
+
+ +
+

Main Changes

+

Maintenance release

+
    +

  • General updates to fix known defects and enhancements implementation.

    • +
  • HAL/LL Drivers updates +
      +
    • HAL ADC updates +
        +
      • Update LL_ADC driver to prevent unused argument compilation warning.
        • +
      • Update to manage constraint: ADC must be disable to modify bitfields of register ADC_CFGR1 and ADC_CFGR2
        • +
      • In LL and HAL drivers, references to 3 ADC registers renamed to align on CMSIS and reference manual: {TR1, TR2, TR3} renamed {AWD1TR, AWD2TR, AWD3TR}.
        • +
      • +
    • HAL DAC updates +
        +
      • Add new HAL DAC APIs to start/stop conversion on both channels +
          +
        • HAL_DACEx_DualStart()
          • +
        • HAL_DACEx_DualStop()
          • +
        • +
      • +
    • HAL FLASH updates +
        +
      • Fix Wrong definition of FLASH operation error +
          +
        • HAL_FLASH_ERROR_OP value updated to FLASH_SR_OPERR instead of FLASH_SR_EOP
          • +
        • +
      • +
    • HAL/LL RCC updates +
        +
      • Enhance the PLL configuration in HAL_RCC_ClockConfig() API.
        • +
      • Add the followings new APIs to check if PLL output mapped on different domain clock is enabled: +
          +
        • LL_RCC_PLL_IsEnabledDomain_ADC()
          • +
        • LL_RCC_PLL_IsEnabledDomain_I2S1()
          • +
        • LL_RCC_PLL_IsEnabledDomain_I2S2()
          • +
        • LL_RCC_PLL_IsEnabledDomain_RNG()
          • +
        • LL_RCC_PLL_IsEnabledDomain_FDCAN()
          • +
        • LL_RCC_PLL_IsEnabledDomain_USB()
          • +
        • LL_RCC_PLL_IsEnabledDomain_TIM1()
          • +
        • LL_RCC_PLL_IsEnabledDomain_TIM15()
          • +
        • LL_RCC_PLL_IsEnabledDomain_SYS()
          • +
        • +
      • Enhance the following APIs implementation to check the PLL output enable bit status: +
          +
        • LL_RCC_GetI2SClockFreq()
          • +
        • LL_RCC_GetTIMClockFreq()
          • +
        • LL_RCC_GetRNGClockFreq()
          • +
        • LL_RCC_GetADCClockFreq()
          • +
        • LL_RCC_GetUSBClockFreq()
          • +
        • +
      • +
    • HAL CEC updates +
        +
      • HAL code quality enhancement for MISRA-C Rule-8.13 by adding const qualifiers
        • +
      • +
    • HAL/LL TIM updates +
        +
      • Manage configuration of the Capture/compare DMA request source
        • +
      • Add related new exported constants (TIM_CCDMAREQUEST_CC, TIM_CCDMAREQUEST_UPDATE).
        • +
      • Create a new macro __HAL_TIM_SELECT_CCDMAREQUEST() allowing to program the TIMx_CR2.CCDS bitfield.
        • +
      • HAL code quality enhancement for MISRA-C Rule-8.13 by adding const qualifiers
        • +
      • __LL_TIM_CALC_PSC() macro update to round up the evaluate value when the fractional part of the division is greater than 0.5.
        • +
      • +
    • HAL LPTIM updates +
        +
      • Add check on PRIMASK register to prevent from enabling unwanted global interrupts within LPTIM_Disable() and LL_LPTIM_Disable()
        • +
      • HAL code quality enhancement for MISRA-C Rule-8.13 by adding const qualifiers
        • +
      • +
    • HAL UART updates +
        +
      • Add a check on the UART parity before enabling the parity error interruption.
        • +
      • Improve header description of UART_WaitOnFlagUntilTimeout() function
        • +
      • Add const qualifier for read only pointers.
        • +
      • Fix wrong cast when computing the USARTDIV value in UART_SetConfig().
        • +
      • HAL code quality enhancement for MISRA-C Rule-8.13 by adding const qualifiers
        • +
      • +
    • LL LPUART updates +
        +
      • TXFECF reference removed from LL LPUART driver.
        • +
      • +
    • HAL/LL USART updates +
        +
      • Add a check on the USART parity before enabling the parity error interrupt.
        • +
      • Improve header description of USART_WaitOnFlagUntilTimeout() function
        • +
      • Add const qualifier for read only pointers.
        • +
      • Fix compilation warnings generated with ARMV6 compiler
        • +
      • +
    • HAL IRDAL updates +
        +
      • Add a check on the IRDA parity before enabling the parity error interrupt.
        • +
      • Improve header description of IRDA_WaitOnFlagUntilTimeout() function
        • +
      • Add const qualifier for read only pointers.
        • +
      • Fix wrong cast when computing the USARTDIV value in IRDA_SetConfig().
        • +
      • +
    • HAL SMARTCARD updates +
        +
      • Improve header description of SMARTCARD_WaitOnFlagUntilTimeout() function
        • +
      • Add const qualifier for read only pointers.
        • +
      • Fix wrong cast when computing the USARTDIV value in SMARTCARD_SetConfig().
        • +
      • +
    • HAL I2C updates +
        +
      • Update to handle errors in polling mode. +
          +
        • Rename I2C_IsAcknowledgeFailed() to I2C_IsErrorOccurred() and correctly manage when error occurs.
          • +
        • +
      • Update to fix issue detected due to low system frequency execution (HSI).
        • +
      • Declare an internal macro link to DMA macro to check remaining data: I2C_GET_DMA_REMAIN_DATA
        • +
      • Timeout issue using HAL MEM interface through FreeRTOS
        • +
      • +
    • HAL SMBUS updates +
        +
      • Add the support of wake up capability.
        • +
      • Update to fix issue of mismatched data received by master in case of data size to be transmitted by the slave is greater than the data size to be received by the master. +
          +
        • Add flush on TX register.
          • +
        • +
      • +
    • HAL USB updates +
        +
      • HAL USB: fix Isochronous double buffer mode IN transfer issue
        • +
      • PCD: add supporting multi packets transfer on Interrupt endpoint
        • +
      • HAL: PCD: Set DCD timeout to minimum of 300ms before starting BCD primary detection process
        • +
      • HAL: PCD: software correction added to avoid unexpected STALL condition during EP0 multi packet OUT transfer.
        • +
      • +
    • LL UCPD updates +
        +
      • Correction of register accessed by LL_UCPD_ReadRxPaySize macro.
        • +
      • +
    • Documentation +
        +
      • "@ref" Doxygen tags removed from PDF User Manual
        • +
      • +
    • +
+

Known limitations

+
    +
  • USB HAL limitation: Double buffer mode is not functional with isochronous data transfers in host mode.
    • +
+

Development Toolchains and Compilers

+
    +
  • IAR Embedded Workbench for ARM (EWARM) toolchain V8.50.9
    • +
  • RealView Microcontroller Development Kit (MDK-ARM) toolchain V5.31
    • +
  • STM32CubeIDE toolchain (gcc9_2020_q2_update) v1.7.0
    • +
+

Supported Devices and boards

+

Supported Devices:

+
    +
  • STM32G0C1xx, STM32G0B1xx, STM32G0B0xx
    • +
  • STM32G061xx, STM32G051xx, STM32G050xx
    • +
  • STM32G081xx, STM32G071xx, STM32G070xx
    • +
  • STM32G041xx, STM32G031xx, STM32G030xx
    • +
+

Backward Compatibility

+

This release is compatible with the previous versions.

+

Dependencies

+


+

+
+
+
+ +
+

Main Changes

+

Maintenance release

+
    +
  • HAL/LL Drivers updates +
      +
    • HAL USB update +
        +
      • Footprint optimization in case USB double buffer mode not used, code protected with new define USE_USB_DOUBLE_BUFFER
        • +
      • Update to avoid multiple reads of USB ISR register
        • +
      • Add new API HAL_PCD_EP_Abort() to abort current USB endpoint transfer.
        • +
      • Adding support of Azure USBx middleware stack
        • +
      • +
    • +
+

Known limitations

+
    +
  • USB HAL limitation: Double buffer mode is not functional with isochronous data transfers in host mode.
    • +
+

Development Toolchains and Compilers

+
    +
  • IAR Embedded Workbench for ARM (EWARM) toolchain V8.50.9
    • +
  • RealView Microcontroller Development Kit (MDK-ARM) toolchain V5.31
    • +
  • STM32CubeIDE toolchain v1.7.0
    • +
+

Supported Devices and boards

+

Supported Devices:

+
    +
  • STM32G0C1xx, STM32G0B1xx, STM32G0B0xx
    • +
  • STM32G061xx, STM32G051xx, STM32G050xx
    • +
  • STM32G081xx, STM32G071xx, STM32G070xx
    • +
  • STM32G041xx, STM32G031xx, STM32G030xx ## Backward Compatibility
    • +
+

This release is compatible with the previous versions.

+

Dependencies

+


+

+
+
+
+ +
+

Main Changes

+

Maintenance release

+
    +

  • General updates to fix known defects and enhancements implementation.

    • +

  • HAL/LL Drivers updates

    • +
  • HAL CEC update +
      +
    • Update HAL_CEC_IRQHandler() API to avoid appending an extra byte to the end of a message.
      • +
    • +
  • HAL/LL SPI update +
      +
    • Fix MISRA-C 2012 Rule-13.2 error.
      • +
    • Update to set the FRXTH bit for 8bit data in LL_SPI_Init() API.
      • +
    • Update LL_SPI_TransmitData8() API to avoid casting the result to 8 bits.
      • +
    • +
  • HAL RCC update +
      +
    • Update to fix HSI48 flag definition. Add missing STM32G0C1 specific MCO prescaler values to docstring. Update GetOscConfig() API to correct wrong HSIDiv value.
      • +
    • Add new API HAL_RCC_GetResetSource() to get all reset sources and clear flags for next reset.
      • +
    • +
  • HAL DMA update +
      +
    • Update HAL_DMA_IRQHandler() API to set the DMA state before unlocking access to the DMA handle.
      • +
    • +
  • HAL FLASH update +
      +
    • Clarification comment of the program type added to the HAL_FLASH_Program() and HAL_FLASH_Program_IT() APIs.
      • +
    • +
  • HAL EXTI update +
      +
    • Update HAL_EXTI_GetConfigLine() API to set default configuration value of Trigger and GPIOSel before checking each corresponding registers.
      • +
    • +
  • HAL/LL RTC update +
      +
    • Fix an error in IS_LL_RTC_MONTH leading to assert failure.
      • +
    • New APIs to subtract or add one hour to the calendar in one single operation without going through the initialization procedure (Daylight Saving): +
        +
      • HAL_RTC_DST_Add1Hour()
        • +
      • HAL_RTC_DST_Sub1Hour()
        • +
      • HAL_RTC_DST_SetStoreOperation()
        • +
      • HAL_RTC_DST_ClearStoreOperation()
        • +
      • HAL_RTC_DST_ReadStoreOperation()
        • +
      • +
    • DayLightSaving and StoreOperation interfaces from RTC_TimeTypeDef type and __HAL_RTC_DAYLIGHT_SAVING_TIME_ADD1H() and __HAL_RTC_DAYLIGHT_SAVING_TIME_SUB1H() macros are now deprecated.
      • +
    • +
  • HAL CRYP update +
      +
    • Update HAL_CRYP_SetConfig() and HAL_CRYP_GetConfig() APIs to set/get the continent of KeyIVConfigSkip correctly. Resolve interrupt mode related GCM decryption issue causing wrong computation of decryption size. Update HAL_CRYP_InCpltCallback() API to fix an incorrect condition call at resumption time.
      • +
    • Update CRYP_AESCCM_Process_IT() API to manage header lengths in bytes or words when header length is less than 16 bytes.
      • +
    • +
  • HAL COMP update +
      +
    • Update wait_loop_index computation so delay in us is always multiplicated by at least value “1”.
      • +
    • +
  • HAL IWDG update +
      +
    • Update HAL_IWDG_Init() API in order to fix HAL_GetTick() timeout vulnerability issue.
      • +
    • +
  • HAL/LL RCC update +
      +
    • Private functions made static.
      • +
    • Add missing STM32G0C1 specific MCO prescaler values to docstring.
      • +
    • Update to fix HSI48 flag definition.
      • +
    • Update GetOscConfig() API to correct wrong HSIDiv value.
      • +
    • Add LSI startup time in default IWDG timeout calculation (HAL_IWDG_DEFAULT_TIMEOUT).
      • +
    • Add new API HAL_RCC_GetResetSource() to get all reset sources and clear flags for next reset.
      • +
    • +
  • HAL GPIO update +
      +
    • Update HAL_GPIO_Init() API to avoid the configuration of PUPDR register when Analog mode is selected.
      • +
    • +
  • HAL I2C update +
      +
    • Update I2C_IsAcknowledgeFailed() API to avoid I2C in busy state if NACK received after transmitting register address.
      • +
    • +
  • HAL SMBUS update +
      +
    • Add support for Fast Mode Plus to be SMBUS Rev3 compliant. +
        +
      • Add HAL_SMBUSEx_EnableFastModePlus() and HAL_SMBUSEx_DisableFastModePlus() APIs to manage Fm+.
        • +
      • +
    • +
  • HAL RNG update +
      +
    • Update timeout mechanism to avoid false timeout detection in case of preemption.
      • +
    • +
  • HAL UART update +
      +
    • Update HAL_UART_IRQHandler() API to handle receiver timeout interrupt.
      • +
    • Update UART receive processes (IT and DMA) to handle the UART receive’s timeout interrupt.
      • +
    • Fix erroneous UART’s handle state in case of error returned after DMA reception start within UART_Start_Receive_DMA().
      • +
    • Correction on UART ReceptionType management in case of ReceptionToIdle API are called from RxEvent callback.
      • +
    • Handling of UART concurrent register access in case of race condition between Tx and Rx transfers (HAL UART and LL LPUART).
      • +
    • Remove an invalid FIFO mode configuration from UART_SetConfig() as it is not is not member of UART_InitTypeDef Structure.
      • +
    • +
  • HAL/LL USART update +
      +
    • Remove useless check on maximum BRR value by removing IS_LL_USART_BRR_MAX() macro.
      • +
    • LL_USART_ClockInit now supports clock phase and clock polarity configuration for SPI_Slave mode.
      • +
    • Handling of USART concurrent register access in case of race condition between Tx and Rx transfers.
      • +
    • Optimize stack usage for multiple APIs.
      • +
    • +
  • HAL/LL TIM update +
      +
    • Update LL_TIM_GetCounterMode() API to return the correct counter mode.
      • +
    • Correct reversed description of TIM_LL_EC_ONEPULSEMODE One Pulse Mode.
      • +
    • Update HAL_TIMEx_OnePulseN_Start() and HAL_TIMEx_OnePulseN_Stop() APIs (polling and IT mode) to take into consideration all OutputChannel parameters.
      • +
    • Update timeout mechanism to avoid false timeout detection in case of preemption.
      • +
    • Update input capture measurement in DMA mode to avoid zero return values at high frequencies.
      • +
    • +
  • HAL LPTIM update +
      +
    • Update HAL_LPTIM_Init() API implementation to configure digital filter for external clock when LPTIM is clocked by an internal clock source.
      • +
    • +
  • HAL IWDG update +
      +
    • Update HAL_IWDG_Init() API in order to fix HAL_GetTick() timeout vulnerability issue.
      • +
    • Add LSI startup time in default IWDG timeout calculation (HAL_IWDG_DEFAULT_TIMEOUT).
      • +
    • +
  • HAL/LL ADC update +
      +
    • Update wait_loop_index computation so delay in us is always multiplicated by at least value “1”.
      • +
    • Fix wrong internal regulator stabilization time to be aligned with the datasheet: 20us instead of 10us.
      • +
    • +
  • HAL USB update +
      +
    • Add fix transfer complete for IN Interrupt transaction in single buffer mode.
      • +
    • stm32g0xx_hal_hcd.h/c updated to add #if #endif pre-processor directives for devices that do not support USB DRD feature.
      • +
    • Add fix transfer complete for IN Interrupt transaction in single buffer mode.
      • +
    • +
+

Known limitations

+
    +
  • USB HAL limitation: Double buffer mode is not functional with isochronous data transfers in host mode.
    • +
+

Development Toolchains and Compilers

+
    +
  • IAR Embedded Workbench for ARM (EWARM) toolchain V8.50.9
    • +
  • RealView Microcontroller Development Kit (MDK-ARM) toolchain V5.31
    • +
  • STM32CubeIDE toolchain v1.7.0
    • +
+

Supported Devices and boards

+

Supported Devices:

+
    +
  • STM32G0C1xx, STM32G0B1xx, STM32G0B0xx
    • +
  • STM32G061xx, STM32G051xx, STM32G050xx
    • +
  • STM32G081xx, STM32G071xx, STM32G070xx
    • +
  • STM32G041xx, STM32G031xx, STM32G030xx ## Backward Compatibility
    • +
+

This release is compatible with the previous versions.

+

Dependencies

+


+

+
+
+
+ +
+

Main Changes

+

Patch release

+

Patch release of HAL and Low Layer drivers

+

Additional features

+ + + + + + + + + + + +
Headline
HAL FLASH driver update to support all STM32G0C1xx devices (with 128K dual bank and mono bank)
+

Known limitations

+
    +
  • USB HAL limitation: Double buffer mode is not functional with isochronous data transfers in host mode.
    • +
+

Development Toolchains and Compilers

+
    +
  • IAR Embedded Workbench for ARM (EWARM) toolchain V8.30.1
    • +
  • RealView Microcontroller Development Kit (MDK-ARM) toolchain V5.29
    • +
  • STM32CubeIDE toolchain v1.5.0
    • +
+

Supported Devices and boards

+

Supported Devices:

+
    +
  • STM32G0C1xx, STM32G0B1xx, STM32G0B0xx
    • +
  • STM32G061xx, STM32G051xx, STM32G050xx
    • +
  • STM32G081xx, STM32G071xx, STM32G070xx
    • +
  • STM32G041xx, STM32G031xx, STM32G030xx
    • +
+

Backward Compatibility

+

This release is compatible with the previous versions.

+

Dependencies

+


+

+
+
+
+ +
+

Main Changes

+

Maintenance release and Product Update

+

Official release of HAL and Low layers drivers introducing STM32G0C1xx/STM32G0B1xx/STM32G0B0xx devices and STM32G061xx/STM32G051xx/STM32G050xx devices.

+

Maintenance release of HAL and Low layers drivers supporting STM32G041xx/STM32G031xx/STM32G030xx and STM32G081xx/STM32G071xx/STM32G070xx devices.

+ + + + + + + + + + + + + + + + + + + + + + + +
New supported IP on STM32G0C1xx/B1xx/B0xx devices
CRS
DMA2
FDCAN
FLASH DUAL BANK
USB
+ + + + + + + + + + + +
New instances/features on STM32G0C1xx/B1xx/B0xx devices (not exhaustive)
I2C3, SPI3, LPUART2, USART5, USART6, COMP3, TIM4, TAMPER3, WAKEUP_PIN5, MCO2, PVM/VDDIO2, HSI48
+ + + + + + + + + + + + + + + + + +
New supported IP on STM32G061xx/G051xx/50xx devices
COMP1, COMP2
DAC
TIM6, TIM7, TIM15
+

Fixed bug list

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Headline
[Codespell] Correct misspelled words in HAL/LL drivers
[ADC] Typo correction in comments
[ADC] HAL ADC value from channel TempSensor wrong at 1st read
[ADC] LL [GithHub][HAL_LL] Issue with ‘register’ storage class specifier, should be removed
[ADC] ADC must manage CCRDY flag during configuration
[ADC] Robustness improvement - Parameter SequencerLength can be discarded depending on sequencer config
[ADC] Create two functions to ease configuration of internal channels
[ADC] ADC AUTDLY and DMA
[COMP] LL [GithHub][HAL_LL] Issue with ‘register’ storage class specifier, should be removed
[COMP] Improve PDF document generation
[COMP] HAL wrong PINS described in comment for COMPx_INM
[COMP] Fix MISRA C 2012 issues : MISRAC2012-Rule-10.4
[CRYP] Correction for Official NIST CCM test pattern enciphering failing when header length is null
[CRYP] GCM/GMAC/CCM data header feed in DMA mode
[CRYP] Fix CRYP HAL driver to manage GCM header lengths not multiple of 4 bytes in 8-bit, 16-bit and 32-bit data types.
[CRYP] GCM: handling of AUD with size not multiple of 4 bytes not properly handle in CRYP_AESGCM_Process_IT
[CRYP] Misleading API comments related to data length
[CRYP] Restriction regarding size field on HAL_CRYP_Encrypt_DMA, HAL_CRYP_Decrypt_DMA API
[CRYP][Doc] Move ASCII table outside the files header
[CRYP] Code Sonar issue detected in HAL_CRYP_Resume
[CRYP] Resumption issue when an authentication algorithm suspends another authentication algorithm
[CRYP] Payloads sum not saved in case of suspend / resume of GCM ciphering - API update
[CRYP] AES GCM: Need to support data encrypt/decrypt with length not multiple of 16 bytes - API update
[CRYP] AES GCM: handling of ADD with size not multiple of 4 bytes - API update
[CRYP][MISRA C:2012] Fix warnings affecting rules 2.2_c, 10.1_R6, 10.3, 10.4_a, 10.6, 12.1, 13.5 15.7 - API update
[CRS] Wrong value for CRS_HSI48CALIBRATION_DEFAULT
[DMA] LOCK UNLOCK process to modify, as LOCK is done at Start and UNLOCK is done at Completion processus
[DMA] Exti interrupt doesn’t need to be enabled when it used as the DMAMUX synchronization
[DMAMUX] correct warning during chm generation
[DMA] LL_DMA_ClearFlag_GIx : add text informing user not to clear GIx when channel on
[DMA] two requests are missing for TIM16 and TIM17 (i.e. renaming according to RM)
[EXTI] Use of LINE as a macro parameter conflicts with standard C usage
[FLASH] Correction in macro __HAL_FLASH_GET_FLAG
[FLASH] Use CMSIS feature switches instead of devices switches to define OPTIONBYTE_ALL & OB_USER_ALL
[FLASH] Wrong ECC management in HAL FLASH driver
[FLASH] Move FLASH_SIZE define from hal flash.h to cmsis device file
[G0 512K][FLASH] Remove FLASH_FLAG_ALL_ERRORS
[G0 512K][FLASH] Add new API for dual bank, new option bytes
[G0 512K][FLASH] Update to handle swap bank in pcrop config and implement sticky2 area
[HAL] Replace devices switches by CMSIS feature switch when possible
[HAL] Add FDCAN & USB (HCD/PCD) inclusion in hal_conf_template.h
[HAL] HAL - Tick priority handling in HAL_Init_Tick() is TIM/RTC time base template
[HAL] [McuAStyle] - HAL and LL code update for obvious rules violation
[LL GENERIC] Support of new ARM compiler Keil V6 (AC5-like warnings mode)
[HAL GENERIC] Use all G0 Family common Timer in stm32g0xx_hal_timebase_tim_template.h
[HAL GENERIC] Correct regression on HAL_SetTickFreq
[HAL GENERIC][MISRA C 2012] uwTickFreq cast in (uint32_t) in HAL_InitTick() to avoid MISRA issue
[HAL GENERIC] Add new API HAL_GET_PENDING_IT() to determine interrupt source per line
[GPIO] HAL - Update initialization sequence in HAL_GPIO_Init to avoid a glitch (Sw workaround)
[GPIO] LL - LL_GPIO_Init() generate undesired pulse
[GPIO] HAL - bug on HAL_GPIO_TogglePin: doesn’t allow toggle multiple pin
[GPIO-LL] Correct issue with LL_GPIO_TogglePin function
[GPIO] HAL_GPIO_DeInit() bug on EXTI management
[I2C] LL - [GithHub][HAL_LL] Issue with ‘register’ storage class specifier, should be removed
[I2C] I2C slave interrupt handling issue
[I2C][MISRAC2012-Rule-2.2_c] Value assigned to variable `tmpITFlags’ is never used
[I2C] Incorrectly enable interrupts in I2C_Enable_IRQ routine when InterruptRequest = I2C_XFER_CPLT_IT
[I2C] HardFault in I2C_DMAXferCplt
[I2C] Sequential transfer MAX_NBYTE_SIZE correspond to no reload
[I2C] Correct compilation Warning: variable "tmp" was set but never used
[I2C][CHM generation] @ref IS_xxx macro can’t be resolved since CMSIS file is not included
[IWDG] LL - IWDG start-up timeout insufficiently low
[LPTIM] Digital filter for external clock should be configured also when LPTIM is clocked by an internal clock source
[LPTIM] LPTIM related EXTI interrupts should be handled from within the driver
[PWR] HAL PVD API should me moved to extension file
[PWR] PWR_WAKEUP_PIN5 should be defined only if PWR_CR3_EWUP5 is defined
[RCC] RCC_CCIPR2_USBFSSEL renaming in RCC_CCIPR2_USBSEL
[RCC] Improve CHM/PDF Document generation
[RCC] LL - Add API LL_RCC_PLL_ConfigDomain_FDCAN(), LL_RCC_PLL_EnableDomain_FDCAN(), LL_RCC_PLL_DisableDomain_FDCAN()
[RCC] LL - STM32G0xx_ll_rcc.h bug with ADC clock selection
[RCC] LL - FW is missing some RCC LL defines for due to addition of RCC_CFGR_MCOPRE_3 & RCC_CFGR_MCOSEL_3 bits
[RCC] HAL - stm32g0xx_hal_rcc_ex.h #if (macro) -> #if defined(macro)
[RCC] HAL [MISRA C 2012] Correction for new warning MISRAC2012-Rule-15.7
[RCC] RCC_CCIPR2_CK48MSEL renaming in RCC_CCIPR2_USBFSSEL
[RCC] [McuAStyle] - HAL and LL code update for obvious rules violation
[RTC] LL/HAL - Issue with ‘register’ storage class specifier, should be removed
[RCC] Constants RCC_CFGR_ shall be removed from CMSIS
[RTC] wrong reference to RTC, use RTCx instead
[RTC] Correct RTC_HOURFORMAT12_PM definition
[RTC] Correction in HAL_RTC_GetAlarm() - wrong shift mask used to get TimeFormat
[RTC] Correction in HAL_RTCEx_TimeStampIRQHandler()
[SMARTCARD] HAL - No repetition after NACK is received in smartcard T=0
[SMARTCARD] remove SMARTCARD default PCLK1 clock source on USART2, since USART2 is a basic instance with no SMARTCARD.
[SMBUS] Implement SMBus "wrong PEC" fix in driver
[SMBUS] [MISRAC2012] struct __SMBUS_HandleTypeDef is wrongly used in all static functions
[SPI] Problematic timeout management inside SPI DMA xfer complete handler (interrupt context)
[SPI] Correct problematic timeout management inside SPI DMA xfer complete handler (interrupt context)
[SPI] HAL - Issue in 3wires communication (Need Disable / Enable SPI
[SPI] HAL - BaudRatePrescaler: Assert must not be call in Slave Motorola mode + Add Mask
[SPI] HAL - SPI Tx DMA request is disabled in Rx DMA transfer complete callback function
[SPI] HAL - [I2S] HAL_I2S_DMAStop doesn’t check the BSY flag as described in RM0390
[SPI] HAL - MISRA C 2012 - regression on I2S
[SPI] HAL - HAL_SPI_Receive doesn’t work after HAL_SPI_Transmit in half-duplex mode
[SPI] LL/HAL Issue with ‘register’ storage class specifier, should be removed
[SPI] SPI Tx DMA request is disabled in Rx DMA transfer complete callback function
[SPI] SPI driver unaligned data
[SYSCFG-HAL]The function LL_SYSCFG_EnableDBATT() shall be removed
[TIM] All HAL_TIM_xxx_Start functions systematically access the TIMx_SMCR register even though the TIMx instance cannot be used as slave timer
[TIM] TIM DMA burst mode should be enhanced
[TIM] Wrong references to TIM_DMABASE_AF1 and TIM_DMABASE_AF2
[TIM] HAL_TIM_DMABurst_(Read/Write)Stop returns HAL_ERROR when called while DMA transfer is completed
[TIM] LL/HAL Issue with ‘register’ storage class specifier, should be removed
[TIM] LL - COUNTERMODE defines are inverted for TIM_CR1_CMS in ll_tim.h
[TIM] HAL - Order of disabling in HAL_TIM_IC_Stop_DMA function
[TIM] Wrong instance parameter check in encoder mode - Replace IS_TIM_CC2_INSTANCE by IS_TIM_ENCODER_INTERFACE_INSTANCE
[TIM] Correct RepetitionCounter value
[TIM] Provide API to set and clear UIFREMAP
[TIM] Remove Useless define in ll_tim.h
[TIM] Bug in HAL libraries when using multiple DMA request to different channels of same timer
[UART] Implementation of HAL UART enhanced reception services (ReceptionToIdle) API update
[UART] LL/HAL Issue with ‘register’ storage class specifier, should be removed
[UART] HAL MISRA C 2012 - regression on UART
[UART] HAL Rework BRR register value computation in HAL_UART_Init() for ROM size gain
[UART] Add Receiver Timeout to UART HAL flags and IRQ macros
New functions added:
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
HAL_StatusTypeDef HAL_UART_DisableReceiverTimeout(UART_HandleTypeDef *huart)
New definition HAL_UART_ERROR_RTO, UART_FLAG_RTOF, UART_IT_RTO, UART_CLEAR_RTOF
New macro IS_UART_RECEIVER_TIMEOUT_VALUE()
[UART] Deadlock scenario while mixing polling Transmit and IT Receive requests
[USART] Fix typos introduced in some APIs descriptions
[USART] [CHM documentation] @ref IS_xxx macro can’t be resolved since CMSIS file is not included
[USART] LL/HAL Issue with ‘register’ storage class specifier, should be removed
[USART][CHM documentation] @ref IS_xxx macro can’t be resolved since CMSIS file is not included
[VREFBUF] G0 Family has only one VREBUF calibration point, Range 1
[WWDG] HAL Correct header to improve PDF generation
[UCPD] LL Allow UCPD HBIT Clock divider and prescaler configuration
[UCPD] Change default values for CFGR1 registers
[UCPD] Missing defines for UCPD in UM2570
[UCPD] LL_UCPD_IMR_RXERR should be removed
[UTILS] Turn UTILS_SetFlashLatency() into public function
[UTILS] Rename UTILS_SetFlashLatency() into LL_SetFlashLatency()
+

Known limitations

+
    +
  • USB HAL limitation: Double buffer mode is not functional with isochronous data transfers in host mode.
    • +
+

Development Toolchains and Compilers

+
    +
  • IAR Embedded Workbench for ARM (EWARM) toolchain V8.30.1
    • +
  • RealView Microcontroller Development Kit (MDK-ARM) toolchain V5.29
    • +
  • STM32CubeIDE toolchain v1.5.0
    • +
+

Supported Devices and boards

+

Supported Devices:

+
    +
  • STM32G0C1xx, STM32G0B1xx, STM32G0B0xx
    • +
  • STM32G061xx, STM32G051xx, STM32G050xx
    • +
  • STM32G081xx, STM32G071xx, STM32G070xx
    • +
  • STM32G041xx, STM32G031xx, STM32G030xx
    • +
+

Backward Compatibility

+

This release is compatible with the previous versions.

+

Dependencies

+


+

+
+
+
+ +
+

Main Changes

+

Maintenance release

+

Maintenance release of HAL and Low layers drivers supporting STM32G041xx/STM32G031xx/STM32G030xx and STM32G081xx/STM32G071xx/STM32G070xx devices.

+

Fixed bugs list

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Headline
[FLASH HAL] Add Missing clear of End Of Operation flag in HAL FLASH_WaitForLastOperation() function
[GPIO HAL] Correct issue on EXTI management in HAL_GPIO_DeInit()
[IWDG] Update comments ti improve document generation
[RNG HAL] Correct wrong bits used for Seed and Clock errors detection (CEI and SEI)
[RNG] Add new definition for RNG error type : HAL_RNG_ERROR_BUSY, HAL_RNG_ERROR_SEED, HAL_RNG_ERROR_CLOCK
[RNG] Update comments area to reflect Data Ready status behavior
[SYSCFG LL] Correct wrong bit definition used for LL_SYSCFG_UCPD2_STROBE
[TIM HAL] Master Slave Mode (MSM) configurable: add @note in TIM_MasterConfigTypeDef
[TIM HAL] Configure fast mode for One pulse mode: add new __HAL_TIM_DISABLE_OCxFAST() & __HAL_TIM_ENABLE_OCxFAST() macros
[TIM HAL] Configure IT for break and dead-time API: add @note HAL_TIMEx_ConfigBreakDeadTime()
[TIM HAL] Remove useless uint16_t cast when clearing bit
[USART/UART/IRDA/SMARTCARD HAL] Correction to avoid using macros with function calls as argument in PPP_SetConfig()
[USART/UART/IRDA/SMARTCARD HAL] Fix minor doxygen issues to improve CHM document generation
[USART/UART/IRDA HAL] Improve API description in HAL_PPP_Transmit/Receive() and HAL_PPP_Transmit/Receive()
[IRDA/SMARTCARD HAL] In PPP_HandleTypeDef, ErrorCode field is now declared in volatile (__IO added)
[USART LL] Update Macros __LL_USART_DIV_SAMPLING8() and __LL_USART_DIV_SAMPLING16 to use uint32_t
[USART LL] Change USART_PRESCALER_TAB[] table definition from uint16_t to uint32_t
[USART LL] [MISRAC2012-Rule-18.1_b/d] array out of bounds in LL_USART_SetBaudRate()
[SMARTCARD HAL] [MISRAC2012-Rule-13.5] The right-hand operand of a logical && or || operator shall not contain side effects
+

Development Toolchains and Compilers

+
    +
  • IAR Embedded Workbench for ARM (EWARM) toolchain V8.20.2
    • +
  • RealView Microcontroller Development Kit (MDK-ARM) toolchain V5.25
    • +
  • System Workbench STM32 (SW4STM32) toolchain V2.7.2
    • +
+

Supported Devices and boards

+

Supported Devices:

+
    +
  • STM32G081xx, STM32G071xx, STM32G070xx
    • +
  • STM32G041xx, STM32G031xx, STM32G030xx
    • +
+

Backward Compatibility

+

This release is compatible with the previous versions.

+

Dependencies

+
+
+
+ +
+

Main Changes

+

Maintenance release and product update

+

First release of HAL and Low layers drivers to introduce support of STM32G041xx/STM32G031xx/STM32G030xx devices.

+

Maintenance release of HAL and Low layers drivers supporting STM32G081xx/STM32G071xx/STM32G070xx devices.

+

Additional features

+ + + + + + + + + + + +
Headline
HAL, LL Drivers update to support STM32G041xx, STM32G031xx, STM32G030xx
+

Fixed bugs list

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Headline
[HAL] Correct possible issue within HAL_SetTickFreq()function
[HAL RCC] Use variable uwTickPrio instead TICK_INT_PRIORITY to not overwrite Tick priority
[HAL RCC] Use LL macro __LL_RCC_CALC_PCLK1_FREQ() in HAL_RCC_GetPCLK1Freq() to solve misra c 2012 issues
[LL ADC] LL function LL_ADC_SetCommonFrequencyMode() is useless in STM32G0, kept for legacy purpose.
[HAL DAC] Rename HAL_DAC_MSP_INIT_CB_ID/HAL_DAC_MSP_DEINIT_CB_ID in HAL_DAC_MSPINIT_CB_ID/HAL_DAC_MSPDEINIT_CB_ID
[HAL DAC] Internal function DAC_DMAConvCpltCh1(), DAC_DMAErrorCh1(), DAC_DMAHalfConvCpltCh1() moved to hal_dac_ex.c
[HAL DAC] Use DAC driver define instead of CMSIS bit to check if software trigger enabled in HAL_DAC_Start()
[HAL FLASH] HAL flash driver improvement : typo, comments correction, add U suffix, used CMSIS define instead of hard coded value, use HAL macro instead of direct register access
[HAL FLASH] Clear FLASH_IT_ECCC flag when disabling End of Operation and Error interrupts in HAL_FLASH_IRQHandler()
[HAL GPIO] Correct compilation warning with new IAR 8.30.1 in IS_GPIO_PIN() macro
[HAL GPIO] Enhance re-entrance robustness for HAL_GPIO_TogglePin() API
[LL PWR] Correct definition of LL_PWR_MODE_STOP0 and LL_PWR_MODE_STOP1
[LL PWR] Correct definition of registers address-based accesses, which MUST be volatile
[HAL RTC] Add management of INITF flag rising occurrence too early when entering init mode
[HAL RTC] Correct WUTWF flag management in HAL_RTCEx_SetWakeUpTimer() API
[HAL RTC] Rename RTC_IT_MASK into RTC_FLAG_MASK
[HAL RTC] Replace hard coded values by CMSIS _Pos definition
[HAL TIM] Align DMA Burst defines with the reference manual: Add TIM_DMABASE_TISEL definition
[LL TIM] Remove parenthesis on REG parameter in LL_LPTIM_WriteReg() and LL_LPTIM_ReadReg() to avoid compilation failure after MISRA correction
[HAL DMA] Add clean of Callbacks in HAL_DMA_DeInit() and remove it from HAL_DMA_Init()
+

Development Toolchains and Compilers

+
    +
  • IAR Embedded Workbench for ARM (EWARM) toolchain V8.20.2
    • +
  • RealView Microcontroller Development Kit (MDK-ARM) toolchain V5.25
    • +
  • System Workbench STM32 (SW4STM32) toolchain V2.7.2
    • +
+

Supported Devices and boards

+

Supported Devices:

+
    +
  • STM32G081xx, STM32G071xx, STM32G070xx
    • +
  • STM32G041xx, STM32G031xx, STM32G030xx
    • +
+

Backward Compatibility

+

This release is compatible with the previous versions.

+

Dependencies

+
+
+
+ +
+

Main Changes

+

Maintenance release and product update

+

Maintenance release of HAL and Low layers drivers to support STM32G071xx/STM32G081xx/STM32G070xx devices.

+

Additional features

+ + + + + + + + + + + +
Headline
MISRAC2012 implementation in CEC/CRYP/WWDG/RNG/I2S/SPI/UTILS/IWDG/USART/UART/I2C
+

Fixed bugs list

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Headline
[LL ADC] compilation warning in stm32g0xx_ll_adc.h with MDK-ARM
[LL ADC] Wrong commentary in stm32g0xx_ll_adc.h
[LL ADC] missing to fill ADC_CFGR2_CKMODE in LL_ADC_Init ()
[LL ADC] redefinition of registers address MUST be volatile (_IO)
[LL ADC] Potential infinite wait in while loop of LL_ADC_DeInit()
[ADC] Embedded SW code comments or document must use ‘’Peripheral’’ rather than ‘’IP’’
[LL COMP] redefinition of registers address MUST be volatile (_IO)
[HAL CYRP] Support several call to decrypt API without initialize Key and IVR - API update
[HAL CRYP] Add possibility to not set key in HAL CRYP interface
[LL DMA] IS_LL_DMA_PERIPHREQUEST macro is not aligned with the max number of request
[FLASH][MISRAC2012-Rule-8.5_b] Multiple declarations of externally-linked object
[FLASH]Program DoubleWord fails (PGAERR) when using STRD assembly instruction
[I2C][MISRAC2012] MISRAC2012-Rule-2.2c and 17.8 when ITFlags is modified
[HAL I2C] Issue using HAL_I2C_Slave_Sequential_Receive_DMA, STOPF arrives too early versus DMA cplt message
[LL RCC] Correct EXTERNAL_CLOCK_VALUE
[HAL RCC][CodeSonar] HAL_RCCEx_GetPeriphCLKFreq - Useless Assignment
[HAL RCC] MCU hangs after some stop/wakeup cycles
[HAL RCC] __HAL_RCC_PLLxx_CONFIG() macros shall preserve output clock(s) enable state
[LL UART][CodeSonar] Cast alter value (LL_LPUART_ReceiveData8)
[LL UART][CodeSonar] Uninitialized Variable (LL_LPUART_GetBaudRate)
[LL USART][CodeSonar] Cast alter value (LL_USART_ReceiveData8)
+

Supported Devices and boards

+

Supported Devices:

+
    +
  • STM32G081xx
    • +
  • STM32G071xx
    • +
  • STM32G070xx
    • +
+

Backward Compatibility

+

This release is compatible with the previous versions.

+

Dependencies

+
+
+
+ +
+

Main Changes

+

First release

+

First official release of HAL and Low layers drivers to support STM32G071xx/STM32G081xx/STM32G070xx

+

Supported Devices and boards

+

Supported Devices:

+
    +
  • STM32G081xx
    • +
  • STM32G071xx
    • +
  • STM32G070xx
    • +
+

Dependencies

+
+
+
+
+
+

For complete documentation on STM32 Microcontrollers, visit: http://www.st.com/STM32

+

This release note uses up to date web standards and, for this reason, should not be opened with Internet Explorer but preferably with popular browsers such as Google Chrome, Mozilla Firefox, Opera or Microsoft Edge.

+
+ + diff --git a/libs/Drivers/STM32G0XX_HAL_Driver/STM32G0C1xx_User_Manual.chm b/libs/Drivers/STM32G0XX_HAL_Driver/STM32G0C1xx_User_Manual.chm new file mode 100644 index 0000000000000000000000000000000000000000..747fc6eedfce281fa9800d3df48624e40a034cf5 GIT binary patch literal 17100732 zcmb3>2V51$)1V?Mc8x}j8a3U-UK69CL!^ZVqAB779!jKzVoi((*ek^H3iz5RU<0v7 zjlCc?V(%r!7<(_Ve0z7>-yMIxZ#ClnUxXL`d0YO&X$<@`?2<^u$*COv`C9&8r_Fb3 zz`x0W{$ZLB@fTs>r;hlmhE7h^z#rmIYw`cVKktB_H{hQ(;LqBCryp~w{m`l1kw$sX zWu8P_@jLn_B+xgYFZiAKkN7*0zH?{rpIV(e_p@;0da{VQ^g*&R{Ri>l9a4VNgFF-Yil$TVFv2Pj!sI6!HCTqe(4dGqSFDcD!$2l zUK}8`$RK%X)3na(Dl%KIpVPRh19qS`*?Il6oX*1C#w{E^()_r;+n}>HF)=Ako2HBD zG$Jh_-g(KkXZ?je@wGcgMMtJ~N=_W^TyUjy$RziAoulKmsj0eD2)5&oPlS?4H}Kn} zRDdf3o^qP-N#~fjl*n#9y2M8Jjf(BoTN@kOrK>ioTdy8HxKfg(Z?Ep%dUx;Bt$TEIR7@=RMReD0eY^CD)voPw8Z&mdF0oT|YO3?jClh=v{8S%YEw!zwH&?Kl2{2$xJX*;9n)`@G;?O$xTmIZPG!lpHbsk1@-_S@LS&$%PzRi6^ zLvhsTQmEm+A#oqwIe6VW+&3idqtDZde&W6%aaSzXSzFQHMro1uE~(h#bTz#NrE20g zTHpRGOh4?e1c18w=kxv#y_5h@e~;a+cB8!#0P6Gc6Yrh*KnVcp;ECd|*S1muK$1Ce zO;_-q5&#m<$=S6Jj8_6cGCFythG6Qb1cCJO)Z@-}jS>J-&eMi!#~UaCAPqfzr_p0Y z0Hmg8uD-igt3(0m>RE&H<=P4WSYgk;s3T+tC_x~tJwId6t$|7aXgtq9Yxhv61c1i# z!mXM@W=kaqG@uvnzFQcs1c1itl0JQ18zlfVUY8CxDN0oWK;w1kMNMn#dYy;ICq-%F zQ{i;|Yij6B^UsaZZ$&lk3P0T|2+GXr$b3Q)dANM6)rI+jMDg(8gp7@~m`_LuPo~t& z`28#96YBl59X_|hm@i0=pRa0}@iK(@ge3BE*^k0@mL8JDtJ|NFF_(>?CTGGCy6EiF6HQkd;de?pqI^uX!wGD;$tPf&nM z56$Q{Y2z^F6O`c6KX*6IS{lQAf)ZSM^46%VylTuRD8Z%Yrj5y(p1^#9B3ycDo^Ek> z<_nbI(n}lPUfGa*iP6PEwJ4aorteJikmgt|#7~rN6yzRjobkM`<9FD<0`tLvmMF*1 zu#W}iJD+7tf7kIl>}Y}YSzyMBT8`ggZwnUZhu>`F_!;)NAb)Oh#<^(6@37wmOK)q0 zE!`ZyL-i>rT;`H>_zTDHP=^Xuy!dMB6(7g%P>~AOov*pzO_1Yvs7(b2&xPIhbo>le zs^HL}=ECGI4&RYp6&yb1D_k4l_#FxV=%&t-?2(S&k@QbosGoV@J;(1z`ezEeWj>B^ z{Eno5!Q3pf=rhOfNc@-gdoFJ1_!&w6@@>uX?}*mv64Mi8i&HS&o_O{P>dPo?Jo@tH zVJqFjBc5aTuGDYI~uS#vm2XRJAOvvHD^WVymuTvV|mXh8)$cT{EWmo z=T2QSH5#z(-bh+=XQeIiCY=%;SGiM5FJ1pAzb2t8ei1tb=`OuIv(s)5$Ir+ZTt1q- zq?6-kH0v)vYqN2@<7X(brB_zBn6bUO<9B2xZ$EtJn!n>`#QL36x`idFj^B|APo6&5 zM$K>7H7wD|%g0!nI$-xk3OxB>-IWs@KO=!pep%=5{*IrK`cApxx1E~YsBJVJQ|;p} z_9f$yHZ~dh5(U$WG|yX+FT~|5n3man>AMX(4^K%-PmYXq_wtlSP;cIpWJq%QxWTOY z_v?LEZ-3oS>dtVxRcCOWirN9S_tY9t%i#L3W?;<%mv>xd*Kn?pUj217k7{=3hR%8? z52u+o~29AvM73B}z6TS8RR~g%y zRTT@WmVR-`pv;r5RmFlDr!ScLgD|;%Rk5HV>I-L&-1t>{m2L%Uqf?TQw6Yu1jP&*d8XVyj z85tBF=;0j-q1Wz-SsBanilIII+=GI=10ZDSg;?SGgf7a2A!uZz#yv130A#7c`~$rq z;_8aNpDbLmWG%7%+H{CNk2?U*j1Z6c!m780>|ZS^utU4vYyA9u!XWVashT^U-Ic`}>g^jD89XQy@Fexu!`sh&kbf{5ypm00 z3#xrm3982Xo5;ve_n?8O?h?5fh8P;X6e zKse|+9)>^Ku5Z^_nI~E~z?e&858GIMqJRE39Tm_5BO`$tdIfk#M*4#x@d-b4UvPjIBL8Yv zm!g)e@+0cZEH*zB24*bLvg5-+DotYZ^LwL@_g3z%!rV3AJNfyVo~%;iR@f;o>KQ%L z%y-{JS#>H5vZ%DRFyHxioG@<$Yi9T+L)^psfEopbd4~qMqk+6<^GkS zrup^iU(b)K1Qyui5NL_bukL(p^Q#P&*jDqKx#`!vlyyn6cA}a04+;+s2UedLd-Ib+ zW9{C`-IdV10>Ro72JEWF2Q8%LClC6s>efwBM3q}{^HXcGZA@2nOv#8VtV!l)xBJ*+p~h#s#`-d?^)Bc9j;mVH(g9I~dFA1qAGPw%8IbleVO zWF8lM`ro^(8%9aoA8f{jB8z} zHy-#Sy5Z^Z+7!satf?KRT&vcr${hGh@dn!avP^q3CUa`{&#R1{G)k9}s!d3ak4qd5 zInb|YC~W#kVFEe|(sKmZ8q}dAs%75o&xGj{6lN5_lx##G2;_$A5_4?Fx zck5fHbM5e2zq%&YG`d)8GH5-wg);;@-bl*H9TJI1)xmWJt;PVB;c5 zi7@MQjA@y8@~s>XN5u$9i5msBxE&&R^QAvSrrE!76gEbnshe*+Z700omSYUbCkM>O zh92$9+C&V?by9Cx(p)J1j&*4sJ|OYEpU%vOM}#|9=0dH)}O8ZemnqWOP#EsK`iQZsKC& zqNUjc8~x*YT~iqAnrWi7z)Vv)o>j(_!#}>wOiqnhk&p^$6s;OAT=)*;tZ-(^dkp-v z``Ay0I`rJ~9s|M>tQ-88?0p(I_g8grepvR*iCxBocPw=b&LwU3{O&5O>_>ZImE*y* zP5we_mnB{41(!vmQzUzDc+Rdv&k7L~YYgA*-M7bENA_jpM?p*a6&Wc7hm!J0ab*mc zGCH_!>G#=sKK}~qvPXPU^hmIz$b$$dCB>5!CV$cDu(bg=j`R?{O%z93@^|&k>4%*c z_zlL9ejZ(c9799Ee?c(o9|D~uOa3k2igXp65EYyyfAq`98>foYO|hYZ^S%E54oBq- zbN;~~L{Q+Za95-9aBO`E3Ro4~L4RZ=wG`!t2pcpiV4w>SY}thlnVXVS!Jw8{Rv8)# zm%?!#lW7$235gXyA1W;cKH+J5S4UtxPdZT>tepC9Q zFYuHHzZX+iV)P#xijz4fP6ip0anLBic!YX;i#c15xHMl-FC!Hr>5sl_Wbtc7wGkN! z;6le}(vp%9$T?4Q5awGZm6D{5@zkcK1*Q&nq*<}$3+o41eiDKNB(4rP?|k_A&kx=4 zx*!9oiB5m$(fH-DYQUV>^!rb|x9~ljmEtI4V9uoMzwMV{A5v8;s4DvM>~_M=o>j%_ z4h4Gf*q{w*I8x>qWEP{7OZsQ%!|<}jfztNs(5$bocf|%o0`!qnx?VV?i_HD;b1nWO zDSrvpU(9YvN)$R6a(Uu@f8#(rSvaUL1a)#|ZDUV%WJEs_6z++e10hMNbTawRbxDSn ztS0$W88b&tk6np)?!k6Hz#~LKjVp48SfV(Z)tR{!LwGjZ=ZeS_x&pf8Qsw##iO|1tc&>Gj{QQS8H$VCx9e0Ag1mfT|C;u{EI3yuLWo4`xxSJAkWjr z(3~YZyQ-T|(W1&|$dsKI23AB@84H=R^T#?J?^}HCHlY#jZyHwPWH?3 zCbp6Tr8WG*mC!p;4n))99HUkJwR2-9Rm2nJm8lL6^9Nch`}LH?xcca=s~-}LgdC*B zf#PDM-#4H3JlKb0($^cz7;lLt*ujFyCH<|FBNx9<%%w!kPn#GM4<-yBRO|ox*ZIL1 zG7n|ovB0XO=u+d5F~734LGhOykbh!wdRkyyVmbo4eER#px)YBD!}Kp81GJS-#}rl2iri|QQ@;iQYu9CF$l9#^+_!5%EzhJO$s3buX3f_Px> z{WY@UTGp@qX!T$m-YDV(f($SMUw1I+dS7n3BYt2LApr#1`tfofdjEfBgSqt&)O%jH zTHW?;BkCAxAFTD%wVG?^nsF|s8tbaBsCLi!U#IV+_}?GK|Ki?1I5Oabv#czOvao=) z3jmvVU|W^lBDHLo5xrM~V|!)P0PjI)57)Bc&tBF*?9VI1hXe<>gPh6`B*1^1?9trB zLlOxIj_?kplwj?fAFKg5A4ri0&OZpi=#*r1QbMv8B$-5?1N@yN6*rk%2vdjs|B1wj zGYBfU<@XCcg*`!E@Cpv5cjcUj5jdu?bnLo*|9?J`($fGVPq&I ztB$kpAxWckDbzZ4c}@#+0%sgCcU*V$H&^LaMsX_|2By2BzqKnNX9BnWM8qY=B#oxp zzLYa!^~b&02}FQI?G?*@qQN5Q6&D)|*0)4Cf`Hw-dBIno$mx-cE=vP~UE1BKtX31! zN@$oj3RCXvPSXccdM=#u0uM~PQFku5=e!Tf;^b5y>IqIT{qfgFIYHFQ zER#Ye+#}ov>|wfli1iijo}M^Tvg~>>$fBkEL>A4{-P6xo3F}OCi-uaFIjn$z@^%_n zs67J)!im0Z!AEvy%8lW0!a_l!#Lp)v5cql_q5gxsynPVj#*a(eI1B~qnRq-cG+f$~ zXvcz_nyaCdQ;AnEFK2OQyV=(N28qXYw1`yie`j1g+bX^-_p@xc1W$TlR|Q_ z(o&MpQgnCkXC<8-hFn4vjdx1AR4t17hx(-Vumm_*Q3(lb+e(|s-icI)?mqk89P7*5 z9tK`cF2%= z-?~kzhW`f=TIye{e&_T^GV>~LsXLr`|IKt=97Fs!7K!l_qIJm^QBlJCtaVQBy8US-FQ^ zi#Jy#**V}4onh3#QdS&hN@Nui;ra*3WqF|>t_{_ALj%75LU4&Yi7#a4!3cv+fEZc{ zqik+Nix)djP!k{o9zs_oS@y5&RNStL@xOP2A@zsX8(+7`ZDyUU+J;)Wt_y0ebU9Yz zarNfaJ5_7o94f{Cy4c1kJFg2e$MRu6QeS6~K#U;2qOamV*{& zVaX5@ykO}76eo`!jKKMQB>NL^Dn&uaT90wY>f6Z;3CcgoZ$0KCQ8~4XZHNnsdDC zpWO}H+L4{37?x&R|N3#A-97O>KA0qUAOFp!0Si0OYQb)Ob6$^O;;|2NqSV282HzZw z%IQIii=~diIeYl#uV(ie(K2As=&l)rO^vqHr}b2Xg$77gRR2V=8Ves?FigB&yJR$3 z1w~`Rv;tluk zfUrUC0pZxaKU&_nxDlnA6u4MpC~fP4ib$x)N0)W5BvCw4&{EEsR1RAX8$R9pIY|r9 ze4xrD%i&A0#Z8sTX@&#=z4!7T1Y15bcihoh#Gj(c$)H@a@912RCC<{Qti>&eKbj$HFk4@bv4WbZKs^v~(r3;IGpe!AQLRq>~ zXZ_LU;ySjAQ`$F0;wL0H)OaR$J0=w(3eu*wkdoJQz#iWe@t}8B)G|af!CjUbY7H$uc zEfPp~`khZ+rg5y2f#yVSn11xr+zG1CoZJoBt9mVLPa=J(V}v$_W-YHFBmaj?b4ZoZ zpf75ewEMG+(vPc*2E9?klxKqkV+v(tM8Og!Y0WUqSzS$d)q~Rj0!w+MhH0x?SB$`A zZJtusrJ@HY_Sx&dJrcqR(od(25zF=*2Xy9K?ZaYrwm@+d$*?R`(k5Z${)e;!y9Uebx0?EmOF+whh!91^% zDV-4}yZrMknxAx^H;iP@BvP~*VR%m0^Io*P}d%ywnLu6U1x27YFf5+6CMUv6$>e*ZH;rLX+l-8 zkP*&5{OkEos)__FH4IBue7wFowhCOY7`0n=B33xX4V1FkUh>zcLS`GRp%PJ*{x2gAC-LYXg*J zS?iu_b64M*fiBX}D~|(zF3NKC&$3+HlXUxIe3ppeI>LRBxWyG777S*z zcaS7k@#Hzxi%VS_L*oyV9W$3nh-yQe-x1(p+rVP!_Zet*{XW4bh_h83#@SES(* z14#}V@nE0MJu${FDINyhhGpyeSjcXp1cpxn@vcrmdD{J8R^7qYM+&GgOh~}z1r5vQ z^|k(rQ+9wN_K#PVzok#6l~wfP$dby5#ZYSPnB%7o?jV_KF7v*|DLbiMnmPuD9t-k4 zRz45TI2T`aJmh_pocQ7m*?5G_#mA?D%jx#zDisQeU*-3=ihIw^2C`43B}P*-TX{@_eV0z#1rC# zHGbqbpK5FIPy^-#w0`&ag?_{hWGQ1{&QD!`-t$ICRgsXYY}nf*iya`HR_yv6ejR2KNr#WuqI_sN`~$#MtnEzdWn6?rLx@-Fa`Bc8&Y z=ESe1$zs3u+176h8xvbi!vu=kXw;QEmKP7A3mcKOf`Ro83=Ty#q%R7BE#wrJBze?% z%KdtNy^rN><(5MnTHfEk@O|Z$nUiuari562Wpxv^3~GsjsXEvHOligb#2DkgsJLIR zX8baBQUvj)Xn19B$~q}KY;t*Dvb@kJ#GA6t+LI#8`iQtw446W4+B)MxJ>eg6V+s*3 zaC(4W4|Yib7WnNLsFAP)(eg5<;a{y3R8rAb`tKr0M=S8o`bv+AdS{d4LWC3S$#90y z^62+(?198r!hOXE*uKfL-SYBD$N8aTZE-}P4UXl%@-K6O9J{FKP*@&3^cU78Itm^` zbJ-QkgVT+Ty;+3~)FmXPfNY_h@JJ;&!`;(eSAEVdI|w!|F*-%MBS5@QO{_qMhHclz z_wAoGLwgRAFsZM*H@Ytw$udhaF$xUqIv2X4C-DMA!O`%lOw1o_4`eMikcXJu2fd6Z zm9K`~mp)ya&I$tyjvGY7x@$g{dO8r5kE7G$XDGYdTFC6uf{{Ur?x%EJDlA$sZ24#4 zq*q@PZ!FLqdt(P41TIW+r*K8b0*Em%e6YANBT)gzD#5=}9Xcw|1!Xo|2CQO3$nRS5 zv?j3X*iNd%|L-*DRsXwsW9m+J+f?UT?WVQgtu@GXSk37!>uMaSe!rS)wL4COrTE_q z#{c5pzbp8`MNEJ}nos$JmdK{Wq(8X7jc4!3vX3%meMF*8j=?%!lL-T#T6 zxGXI13|QxsCI}1b(BKn zne8Uc9YC9DC15G90x^uwIt!PY(~6~v0qhWS;>2p))u(hcZK+gI#Uu_oKW#P63tttj zDkgdR+ItY{l74-(aE?^6kr9=rxeOizYg?`QN#CrdQYX-cNaL&QA6WBBx=h*Ij&`L< zF93>)i?H|^c-*2My-YAzN_*4Rg8M^--+xwCD5a&`ntS7$Qc|PM^c*j{+&XQYGk1u+ zDM=yH0>C(UNIg9-8Zz;p{2h{BQ7#v92?A6}H6U>BHem!Lvh~ z8?56qE-8u<^oWW{e!trCOgC)*S<;F|sl*m3Tpo=x@hnDYT&i@)ALP~K8+jb~T62Dk zu(>b3)r&>fB*mtU21WAJX1{_s)}Ly=KZY{^lEGHAiNz;BTp6dNDolK1T{dq*_PaRf zqu9bmkh3h-WlP%p7Fa0;XI-o%lN;s+D@`8U20iJm#d|);c2?*oHkk}`(c$5{n{(5e zs?a&Ts$o%Q952cJ!-Tl58UDQAUf31H*&7T^H)}X^rvK{?IeP;~AKL5Frw6PTpCphE zG5L6bO9kPV^DlqS>wuRx=}Tl}R9sqQB=CrV5~Plf1D9lz^z74r-7GrH6@-Tc^f7Ux z;y^J8r2J@GCn0+XPg*>Unw|)+Yy#xPYnLFxe{08<^ua>|NqZ)xi#K9W+6XgKMq$SY zTU$Id5L}K7<8_I{#qy+R67D@&-$2M|i^m3nd;6e0`)5U?%;WLcpwIG^-ni-oHJx#( z(N5w=KwzB=EcHmd+$cuuWD=6b)BT++KVXN2rLO@(NKaMhVy3-K!9YB3P&@n;;)WO5 zT`kRc!Kp9D_si3^jZz2aW{ly2vF)N^*kMGRR5@~=7`T9L1A^~)+9 zTXj5?C%yi_J+th`s^j&5T6c3xM`7ECRmX!D-WzVc3KgFDRviz%AYi!jq{W8XIGAw| zCq1!^ljgVx);icdaR8>Bj(b_Y!oJV=nF${Gl4eh|bUqw*`Ps{+W!-Rk4^l;tX{7w` zS=mn|9dLR8!HKu%KtgXOCkdyzV9SFbsACU?XVa4{HE}WmL8NFCfNhDT0Uw?oR`@-N zpDZfz|E~?U)Gw*Gx$bE<7q|X(2G#bfHN~h5>if1NlHtKPKpPc8M39PR+kr7(*AV8eh5Se)%^%Iy2NByLXx$j z^{$o#-iU}u4&;SGouN8!L_|n%n2x%S(eV7vx3&mg^5R`cVBg!JBEj%_%~z{^@n#_G zr3ej{)dW<#{PO7!R&p~l4r$h&;F2V$D6b411=Cx+sSX3Y!e~L1xl$LexfXWf zg(0Fj2xH=Z->B*T5SJ zjkD*6+oOqL7QcW>8E|70G8PM-bhd+M=x9{XSy64Fa?HOv@@^;M1IQFqT?S+JW!GK9 z)xo)$X`Hk8>xIpTym{&voOKzDbABHt%y6$d9&{OubN9BZAh+Xy_&c7z1Md&-JMfv3Wc!wGbP#_jT8YsmqGDHMact+)w$TqN=uyId60sGY676 zA-9cH5O&7$AW$eJ*N;OXU?_U$6{*0?E+@ah)#4BV6k{VD%E?b$O>RPj-vfZVo)``H zxQsccdM)itCWy>gum_ld;8_SzwjJsPk1-g{YlkfUl9wL^`E4+|63V#fb>H>xlCXgg z4F#p@;^YR#lzNKCsNdA5h?EXPK1I?RaYw-;I2i2DiSM7lZkx|Ev;0IBZ$e%iLkP2Q zi)P;dB^JUp;=O<#;I<$@KEfUKF85w@%TL6Z6Pge{7$A8Ei5CpO28;`vTF40*if0Oe zx>?9*T;Km#J9UPom-x~Jx@h0H==`^q zNSx+y;LJb53uKoxVc^XW54itq%w6STZK2K_LP0l$8gpmYwUCPs)S8HZT`}FMZK=-B zQqq+~ae%u(*hTYdn8*JQSa|uVG4Ejq3%TjXfeVSQs6#O8X3VSj%0kLK9pOVYK$IFk za2gg|jEHzY*uXMQU6_e74kJv{@^%)oORCmP7#5~!Mx@0Xtji4F*K zL?|#H?%=8h$g_TO<24`fWU;TuJCe4)I}2yDs^EA*fW&8?iQhkzH%^#1vkolY-Y~;j zix&lk6$1cdKW#hSUff)j2Ywlty|ItA2MJSTNr-|K*KIAjA;7rc&ldJ(yuf5IU>Ju3 zHy!qAp+U3Q376GKdW5!ajZ3b)tsleoLE6SkNEWx9JxA!GM?xwq<~O%|${IFy!;hEz zimVQE(<(#YWnXlwQBE^_0SDx>veg^S-=fzaW=tX*GZ+((g#&AAJ&U4PGbQ!~!}FXi z`LAK-eP`mVi9^C5Fp9C_();T)c&kLr_Cpb_TreiDDOLmV1Km5G$(5%DEF7*1&9k_6 zN8@*VMTpKvt;F( zx{JHxoemiiZ~SiF5@39ry#F_|!MXai>o=(vTsO(>=Q=sH=hrH6{ikNjn$28vH6~VH zSZ%rUK3M<%DUAQcz5m+a2YXMb0Wb!@IdF$}9a*$TKd!a5jKLv23mD=Lmj~-slSWt=sM2gmI2OaU^|5FS%3w}k(B^Cic&HGV4Epv#NPS1% zsH`F#r^@PE1lvyxC~d363%f0du&c$v`s1yUw6U6znq4VCx z4!lwuw6a^b@9s}+5fE@}SQzNdCu1In&uGd)oeWLlZ)5Sy03m-E_dPi-5l@$U9|*bR zbfk=rTjKg|EM1u(l+@$qA%>>;GOoEe?n)ZpZhAaCb!II2t9fB04i@BQQ2R@M^PuXXD?-<5~p~RkWh+VqP*)+G2=>?^Zh0-Wb>a(|)pf7`E96mxOkF zhu5F1m;Dwt*^cl`m$y!>HkUk2hJbx_K%r%|_9ykN#;yAFyoR{o89Z1ZD~o>818r{n zm#E{?Lk9BUS8z-{K1wUzDW^pn?qI5$lVn41WC!>#V74mg9vQO3aR>Y_JJ86;$;R}~AcE_&09ff>08 zRmJKKg`Zc@XXjg0MS=-`ecsJL;c$CADY$OY8lwMg#?YKk)uhFFaQaEs{zu6XIEgGw zO*xjcKbZBSa9~tFX2ktGfu8(7w8nTaXUv9>9+lBhRT|^L1Ac|Ec!83b^_POwK~&76 zpIZD~VX7k(s3>Bf&IDO}IVkZ6S44_78DxdwSWPc)KlP7(>|lw8PfV_hx1}jwS!TR9 z!+*tRteisrpK>ytdl9xRf|V0TLsd?u^S^hz=!chHNlqbgUipBM}uiBU)U>;*m)U2&E^>o?G~+c#_}}-FMNi5Tu!vK=f3~RhdKV-py4r)068g@O-=rf z+_|De86qG79mq^KjAEG%2=?{&6q8*{)u-{ugMqew*vXejhxiSVvgzsQMoHs=XQLMl zAahid0rrI))Zl0}>cI(_AezsNxDGz!Mw_%j9b_AYYG6vQI-a&hC?mauXZ-4{l2jPP0Q^VU>)zyGGExWMBE90zN zRk4t&U7iy>V`Xo$h9;v$*#4TGeVbb8TF+zDvs*KGo+`Tk5?;{8M`uGQc z*AygAioP7cda$U!m0V=SwBc}=&02Qk!&9-!3~^`KtViw#Tl%x605Js0hrw=*_#C=; z6byFYXihz=537j?9v<;WT|Hty7!({KUH1(6ICQC+ zWf*o+7vI$9>+|2W4QW{LSHQgU-Cenkv*IkhF)B1tu7+2X94M8~!g~Xg{on zW+hcLQSOy|Vh$A3gIP)OQvNKtBnYpw49D#8fWwvu^RGC5W&kyT(lcve{(;^g{p6@g zM~{C|)SR8?sJ|>K7=4Phqoo?_2%G>RE#f*{`1CCtpFd}OFm>lZh0f!&lS2jSppE0Bm$Vsg`l(RmhQxU6QtN5IH^9Lq zOIDJYtZ>HvF8-8pxh8AmL%jon-Ni^I2>gc@!hdNyy0D;Nw^lr(ssWpZ4Cs@s@9mGr z0i4wQVDMT2w`>?6pBiLugMDiZ791kJM~L)l z%NC2B#5ADXP1D2!Ddtq#?1+%WpW+6^G;w2x98$?GHA#c>(tdq*z=CnKEo7-Lgiet*y z;biYXQ2=()Jv}B4lw*Nc^S~ieTx?>Rb^iNvpHg-JKzhm-x1$4?kg3_5YMEkdUq?Xroh-QlX^hoF66} zYt4=c0i~iE({!8PQ*ueKByFk22@DN)b(v|-RF~uAsdWhyM;WOK@Uu_XUpbm`@PRy$ zgKytAagcr}J21!rau4?sw_-`6%YI;fkIS7X)t3l?VFwPoe8agUf@l5Qzz0B%f;=~RTf?^MR z+V}6NZi&GaA`HC{P#yvTMKK8RareZBJ?&)`?p77zQt6L-C`*I(K98G7V+ zQhpq2SIyMe_bnT3CU-y(9xwv7AW#71n{;~eAg2NXy{Om^Jc*i1iYhQPHtF0VY%eXS zZjE-FU>KeuUb;W_Wdth{sQ=WfZl+mV0xb=2B`Y2O&uFly{^@$o^**WlgIi1;bM4c$ zPP?{r^{T0J`L)J^>iTLsoG-%n|GZ)RFYf)jfggO&gVZBZV{4kZpz)eu%3lNW$Gmfr zG-X`tAnYB@T00C(chrEazHq1n}5X28~G2}|0P5DQM+=(QNNPu#%4=?U9E#2y4?x_S3 zh9S(2%sq*WBpNU$=wQ6<&r`3GIxU$ovLbNWW3ruzD14t7MwzmjCY$EZ>$yvma6(ys{fgn?1#kZ$IiB?N=1CmCI8|vWkJxDLVWW0GO@w_A;YDzA- zIMDnBeqUDZOK>9C1p@E1LkdgY)U>$anrRs%gnIwawD^3B738K`2!QhUycXvC{r;Mc zoG|db#sdwT&MQmJd`;fATJuqQXh z;>kc5Tbh<^>tk-hO+)Fsf=^`6{P{6usU#7H;TzZ}Vdqc(era1=w;{5K0yoo2TbFrt zaSgHjNpyli0eFmfmyY_hUb(Jcb`6G8Cgfm*wDR!>yIhG)l^6h9$4M!mg#hUoClvh3 zyTImZofr|Rz*L>L;+dW~aY~-ISR6*C8P^sgwBlDktnN=N2M0=9j#W=Toc|6kuamorykqON+e!1k zCF3NKK~5y+!&?6?OE2_QfyHj5JR;V=ANAW;jU<{0U1hJ(`p<98g{|Z~E#eZW81&`D zRWT8qzazI>TW=hF@4zT-)Fs}PoH6V5gP^*MB>4zOc(LJ(g7xq9oqqGJ6a$Yw?Danr zhvxJpuCPKI^cY&NZw6&!#Ph@8*z!1Vl<8ke-ZYhk#4q>7i(>bZ>M#ToC*S?V5j3sN zODO5hDI9KHPHQ3Cv})sLw!WOgVNkkTrqzev`)fRz&r-MKr%A;lXKDB~8dLG#br*hv z(-+dv0q4t8JgGrPWwwoFzBwasW+?zG+|L0zo994LEQ z%(Sf{<){viBMU2EfeP-404LHQ7u$Dv7L!XCIq;dXFLJ}^=wd2L00`jIcl(xK2 z?BJ8{x*m2e9((u@Ryr*V&$64g91CCLf~PlxklvCKb&b}{T?;~rCn!RSs>VR>4YJh4 z1{Bi-9ZN}1PD@pAT6XXH>gHe^sX+|9SpA#VQcrFzz+dJ3jFd%@_fw%YzE|A0l*GwO z;B1=2dhe>HFpyVwv>HnE>DQU8_hz@UwZZ0_rym?1ByH`IgpKv~!Vj%|)eyXcJi)`T zAPqwy+@JMsAxSE7E%3|p&21ygs^QR@14bDP>#gYtWllI1#6cwTE2aEgnzO$2nYE z_!1>0)Td=`!sbDWHbc=1eV~skbtf*5=*oz>Y9L?W`H-Zb^=8J0IU2=jiq{Zsv9{iv zH*VQam80Ml7!Kfr@=uK903_XS+zP#{SszS^&aSD{Sw%Vy_NFKd5$gO7E z7e|=mu`>^0FOWD1=DKOxI`!Kd#LMMr(>*kmE%`cQT@!wF!+g-|_WlR& z%_7Gfd8%A#xT$Pno7vU)$%R!*!KvJ7?^#0LP>19R0=>@e$O}484kSX*@MLfil5`md znX#sw$2`nKaNZ>#BwX4S#tZD5r6Y~sQ4<<{mRDF<90QhZ?=VoUB_fSxUDHUx(jH$=Ju(hPjF^>T@A@E^j+tjDw)~1y4V}Vir2`Bq)!ucQ1x=@HzcbZoIc>*jxay4Wg{NghT_b++jskTRhBp}!IrThN%+0GD!5++sCWqr4Tfi1 zY|}P5mo~)(0z_eCjX++7E%RZ@f4-Ev%XXALNNk&Q)u-?q)%Lm7*f#m3=Znu&2Pkwf zI7tVT3p`Ye7@nH*tF?`)a)|{HFjnzxTPY)D72q{tq-iZG5a(I(QreZW-9-ul{;VGTwLQvE|)(KBZ%` z?wjyuHDvwp^zzHB|YME6*I-Sh&zT^Jb#* zzyrpJ+hVhwuJNyz@{|_=75o;PDYN?|JvsZubO3kpSdxyw2)Wdo_? zf!L^}G27bNp__O^V;f-qi zl|D{my0|sm+zto)GE7Jp;Jt@v5S4vRSG2&ERfeeSz>VqbtDo{)V9P2a;6ddCZaTaC z(|Lhvz?=q{j@)c)h{jWrql|&MtkKb|^sHj?PT>E*LP?|JYrQfSgjKaIlrlP5{&q$| zv#MgDjM3>wo$}qWE6FiPtDEVZz0S$6@tou!X`l0qAxX&j67Q}_kPfF@OlMCu%-7;f zl?X-(Rlb`S@3qTL#rZgOa84mFWi%BwjwiDjRjK6b&oue7HTiu+ zC=}=AG8Yp$2on+kazDh@^Aqaw!(oOYWJ0mPd=LJ9I(pu4qOK~y9RJs64z-d~WgI)W z1&D;^)Ag0#W-KE+*c=w4m3RZmvrZ{_4ppDo{``qXu~gfhkKa zsW;tzm8x&Vu^>T$rwmxYYhUTRvi8pX3G`tlC! z-JRdnkv$QTXYbC-3Ht7RQC3%KJ5)D3Jzl(E8eXC;UO5d$E5O?uRQb!b{s}l+Yr1-8 zyzPDB6^N<_K}8_(eu}gdc&nf3uk3fNZCR5+=y9N{2Ur`jlO#erQWu^K>=l7-R^I2DPa5v5mvm*M5>pHj0{Roh{BaucMtaw7PO<+EeSeVEVq}g zHDI9s-P?5GXnJr7Y4Ls($iTg8Ln=O{wMB$doagzuPwELqFXF(;0t*=gG@hDgcS?K? z^l>1FfS8%~AR~TFkRm-%oRGmg3u>4=Xn#m#keWS%lH$`qZ3&nV;+?Tbte4_#qyid_ zmbmK=GT30z(#EGF$bao0*b{N01VRo1&I1?#Z5oLAq$}05DZ`~$khi9HS9n-QVfQf9 z6CMvYJ>6N~)E(bh0e%mTMfidH8{rO)CSIolbIcpQs^}G$s*OUt=dL{bo?vXAw zUvQKv0g@;+H+xx6!T1w)Lhxr$D1$SH;O~5LI(PTc0YdIzyaq~mej0Busie&SsKpsi zoQsG927&y0^x?p={`%1x#nS?gGD9o#fLq}JoLxk;#CbCcwwC$m>qFmTXIg^5eSjcy z&$}N?>%y2V|6uVEs{dgP=5HJ&n4CZV--zlnanbY6!qg_cDn4*urkUX-sKV~~^Ah(q>pq}2S{qpQj^mW)t ziI@aHRQq7RLjxb3v+Y~pxd--98R~pW=l4b9g=yrvIR+N=4a^%Nx;+CA_rMM}0||}-!+R-g2d0Ku zQ*ly&hXTGW<{0*I_l-^mny8W0V6sKN*3oKYH40?+tZ~1Pgm)rXK2Z8;b3yCv0l4CY zfsrZ|aN~FS+DQ3|Bb-9>d&{CP{lMB?G;;Db5~5x9SCU=Fx~43k0`c8bHJ8ZVFw2j| z6U0`$jJFv3S;$TJ9D=u3s6VLB+3@RBK1v`w2E&5gkO zW=z-QOHhEbBi(HhZe?|4wnG8}KwwDNJ~Uf~B*l%dqqkHP_pPoPuVR4Q+}k%Wb3s!D zo&kB_cS5L><{vLPs{x_){N$UF!mI`gYqUfPc&Cuq>6znpkoz1M?x@;}dy79>Odc|1 zp@3J(JI=N{E2D+SNdVh5CEu)(2~cDkv!E zu4v9-gXb4()=W@^f&q%{{ONBtw#1i0G0ZFEKIp=H+l8EwS>_4K%mSMW*|@r-+tlsv zD?^2bAwTZQ>bQsg3X=nLNi#MzO$T2iu${f(Bm7=ZVa)*+9$Y{GOboe)!B%m!ZPt>v z6&4);91-d-7CeV~yQ2!Y3R}oZ@{ksh1m5!ClEb!*=R02@yD$m}I6Q@-IPtW1L3doV zrhq`lgSLvfb#ut=Z3@s-OlaGGQN5hNLr#vfbUvv@P#5#%wBQUINu=Nubwy%Ud zSH)u6Ft7hCUNanG$xO>vMFY8IMdR%SY79VrkBJm>_Iyz6%Bhg(@iIVJJ3p{`jgTt; z|9AXodXLIecT8~{DyY{R(#6_qvzxuIi3!E>(`~Q2x_+Q-nZvcK+ z8OVMXOpI_x=yGQ-sDFcO?Mmavz|(Uncb0YZqvj68NpgrMKIh@E8(MbwWbX_z!w{eS zrro0ftb+}J#e6^vDzwX;`7E&T6Lv6yQ={YJ;m#0AgXdC>q30A=$lyt%KYFc{w(BQc3%xwH=^= zho=ZVIiq97!axUb;N&TSPc@9$Po9mH#uu;x{5)motIhYf<0PS0P4o1EyCD3`h9rs; z)Aa1pmzht(RLF9Z()99Vqgmrv0ZS=AX-fzeIppR%`RrIc>wN$#jXNdJIOfDh?zY^K zr^%5vNf0y&GsrV{HCgjH>#5529k;-MPhZ`3b5k~|Rs`pE9H!stzJpxPC~?H0QTjZ6 z(s#?f*rf-*DoE|m=) zP)b(FGl-GE@x9;Mw74D+L5Bk0Sh_hQATA*;4HU6x)8o-@$fig0oD01T|Vc;Y8 zK02^J1CFc0X?l5s|LIWLRlq1>Vi7@|K3V(E&lL%aZk@!AS6mAHq+0H&8(pm*(*8Oo z3^Eoy`hZL7L~gfpV3YP;a?ccbPMJ;aJaho2yr|srvXAwH z_@P7TJB7)4Z2M2klX&Th88+pae{|XV%Tg4;$uiFj_0f~fmB2MB)GIP;udD4yU86$1 zVq@cVwdwd(95OkVrp$fC-B#gy4Y8WbQ9C_)}p(HqDLNKSO^ zNjgjK#-5lJZzpF+D0pS?)aF(R7Ur3MNbuk?#e73nflc_ zH(sD}azjC&$LwE|Mr{y&hAS-t+|8;dK6DOmQf z>4!G>-|SusTdMU119N@(w;)9L_lv4xq0Zd;%}rQdWh~U2+kg11>qr6`wl~Z){O6zM zLSb9tZnL2D`f%-4qj}`4J||WQkn8Z@*`2dV-DM>RsIPz9qLzO^ricP7um#l3zYo{i zSDozOi3m9L^6*9bg{|=IR#NLypoZRgvpw4MmgOT>(NQ{;-+g*?=F1HuNen5sBX9KK z8sW#kePr+;#u&qZB#uJdV0$vP$+aP5eW1Zr4t71Wjak%H8AGM|_Q~z|r!B>tfRVoc zZ$N`@8Z4;4s^0Rt6>eARJg@CkyGgBgTtBMW!^N*gTJ`zWN}Vq_MM(Sq9x(nF_x>A# zAL1m_>{8joXWKt6>q%S)21+S=`1D%MEu`)jkCC@xit6!}*iv#Vl>mciKx9FTg2We) zKFnAFE5!=sKDlgs|9ULBq-r@VtfykME6K_z^L;xU;wgdY;)HFaL4w&#ZkB z`B7XOZ4WO*ny9@cku(P6?dr7yE%f!+`HNv`4svfl{%JiqDTT9-xp!9hnMhTv6ui2} zYf}<{K+~hZe{|7Fi7}~i#US{DtOBXf8a`e=NXRF*I}-{(k#!L|-AFGjsNQqLdt^_v zITLLW18u2cu?ScZes|K&bRt3wugui67#pQp5-?D!5b)#3$^EO1%}q%7B!~PuZHk;6 zP^ABCQ;qGO#F&dHpql}4!$+iPw44F|^Rf>AlqtlL z6qXCif>1m$4WQ@unL@IZu`Cx&H#=&XMd#Iz9BhKS`Hoq z;aMa5ly%xQKPd|f>@oQR`u;&0?@(}M5#G78Pd(vnZAE+^nlQwXM;eaD)RnagsGO1l zxLD{A4ELt&Q=bki7(#NCG&ntEwwM1kwvmVam?7gGx>r|xUiMWUBfsGAP@1fL;;yf4 z-ze*(zj!|tc!db|Ys%z+;g}Cmn6L zx*BV#cz9~2W$hnXL=|Q!@e>pbo)<#9(e|uIQH6s@owX8z21qGD+;YV=Aoj_bjZf86 zVan0S2&W<~)UGSj27m@t9D!iJ#@h>>?6YTH)>&dn48R}&E3IHHvN8r*T$C~7vw-lf zNYaHVH$!(&rMPq((6Yz_W_vUH$Gr&(`U4^!$-bj2=I7n`CG+@Ol>ovT4ZHr2#+k<( zD6ANOBC6L0M^56vmN>fa*KVKQYg+@>DU`H847*5z9jchU%v&g$pfE#}gEae$Ye8AY z-X!e7vHMyDWT0Hz$8*%v?doV354GG!7_*;j7tnYsKYWy;cK0C)ig z47)ZV8J$kDTepU8{ZwHZ0bZ1@&afA4jmdmLPKy$=2@n{j$bQ7;35J0jP0K>B2q_N(pFEPdw>aMVE@m-3x_ zzPO(-W0d18#t1ZZ+l%6E!YvogjOZTq!v(#YSCyWLjf)~$pk`_@@_WtHnwm%3*j6swz zGQToUVEq>?D^9q1nRkaAZlwatDNo*%qY=WUV0NBi!t@~IWo=EH`wQz7Xh8B^7YrgoCig%&7)Z@sw6+~@cf5+e94}37~XTvn>OsotZatm-di?$y*F)GL`-bB_?crrHnMOC?V&Kx%-Gpqdu3Puk`sd_At^~* zZK6d76U6gziRq~zACn%Rssn!#V*_(4c}vbUGPTBso1p@5M1a|hOA-$`;Y~J#J!9J2 z%i8y=oCWcry2?11vF3AI8gIftdN(ZvY?%TlRs2KRLJf{329&D*$y@TYlQEebSCiF& zb`SIPnLi45$!#LAmof-2V=3U^vS?t#;rg04>wKs+nhvYQK|tX2i-vi#-t;Uhk7YpSt_N9(JOs%s46LMcF8Aa!_*Kfopl@gWP5t5 zv?w~apu8s`IXF>f!i!uE;;4CZuIOy!X#h?j@E%oY4`)qze@z;xq=s?_tpRls+XEU9 zGhCb z+2`ET%Rb_nLVD7!?=|h09$wB)=x=kBpl9Ap;+GAR!8&*Yto39J@AnU!AfvWjkyQq~$AjI3He;GA=XA-M9%Se_s467@#$dvlS9 z%E$g^9+Brg)E`>UukqM)r0Jkqj8aGW}SHEMTGC5IoPnCa+_g6ke z{QtdB{Y>xwcVy=O)ZTv`@>i+m8GMN=efPteS(Uk2k08USmP63wXvbuFD1Bo}%#-}} zn8D7;(|6sPnb}sUjiHXLiYER{R&6^LqK+A?RMyC3m2^s^V6a_9!I|%L6O}3v)%XWd z{%XX7yO=@ z`%d=?^rqeuV-Gh|M)-&MlM(7nW;#wa0Zg_WOY?rzmYckbH1SP_r18zpSoHJC%3lg3 zEvtvsPRpiqUPBDT#08Qxz=xL)de;Ac4a~N{M`CB~3jALKcV{x_$RU6A-0JdDNev$; z2jb(#@m|5w|C(!>GfG|*Xj%RQdHV5PQ`I}nxw)GtFSv$RI6z`-Iq`aydJXRtR~*ih z3?`Uc`+}%WWe!s>s?4oIiGpx#gyj3C7hey{9QK7U+?Qf(J9<1Mucf>~Qc36H5w%69 zH;z=VZ_Ul|M3%XaMAnA+k;D0ZK>?&R2l!6+4PfH>>vhA!!v-oAe^2UBzN!A9I0kAH zL>hWu%xB0gAAfJU0Z421jt$ z7W}b_Kc~$kif?nIGB%`~MSA=BdXqzH z!dSAK>3)@#0cuqz*biSoD0^sTUM*=6;2KO@YKqKu)qj`S-{db$F~)GBTm@jN-&w;>bv+;T#Pwn^c50D4X6wR zy1CZ6;CE@eGIFACh%5b+p=ecrvF_&GAJtKvxPwJ>MBG5=Ns@i4pP<(vmQy_rU*V)( z+tWiG7xQO38D+u%(tLcfp-YmZxI&0y-~uo$58Hw~IWT?Cg#RTV+k`xg9J$X!Frk;F zNz{luE9{z3PyCtb;RczFQQv@C4rDU&>G>aThlvZnsCSlT)w3fu2@NZd=Mv87FO6%M z&`@0LMf!zB?%Da#n+I@L4m{kLEB)!EDHdt`Yc}NP)LzUqA9s38FImgTh`!V6v_H3X zOAE`FQ!=7H1!~9gD;|_eR!X#xk`Z-vn)Y`-Cuu=Kbv!#SP(MQ@n)#c1a2@jBrN@?Zx8hp+;5O*=7c4k?%OM_>es{g28BvH zUnQlX*b4LhOskl^wf<`;rnY26Bz7+_7JoH9Dq&5@h|BM*N$4yt3B0JFv(1P&)>|Fh zn;!sE_G3UwR*Ze=mTKHMZfweYgSqECH@D_naykq(5SNd~GGdR-DdV3xqcc^|Q%bwW zjM&)U_gCQ?KuR-vvNCH+@c_ZeN?H|r^vT+4m@PS0WhZ$BC~N!LuIJ3T`G3P&t<0Tk z#+mJ?QDl0y`eT!8)$UilTcvW9+m%a=PLln9PkR18fSLbOd;fLGU%r~d8uEQf`6q7D z$u155-c(kBdO#-cCR}8l4PCW}tBPUH!lPe1%0{lNE-svGdgu_&b}kO=(YUO_3@>e8 zah9{flDDa{3O@Z=&U^e9SwcUABYagUYv4$>E?G!7+KTnypEzegsSUFM`4>F4oh!&KzS^Wz?%@lqDH%I>5+O~hI=={Z1gN>Ix zGl;UAwS9h|j(=Q3lsj(juAZ(o>=Ra5+x}{;9j~m@eI#lLqqFdOcz#vB8xtDIN|IF_ z=9FVrVNv5u!N^P~?dfji;$bg-%rmQC<)Dp|lk8T z_Jl-k;vYKY^MaD6%B_jhl8*dhu+pIDZ>&Yg8A z!bZK1KUXHQ%D}m@{V`+I*TyLnJCYE=xw6Ac#yy_F_wqth6c33VAj7d0Cd#&>oJwuq zr|W;Og+i4k=dk2wr*@W36`Y;o(@81-e|9Qs%k?ISwhA^F>hrR;JRi5FV?_bDPKhlB zSs`isDJR|zE(T%OlC|^tZ;NKjGm#r@ONLfi8}GGQVJFWLPF|#ZlX{9ery;+!M13M^ zXa`F(BGpxM?Zt5qrB=_KssACny4-RIBOkN1rgnh1#UkI094-~;j6PIbTTk4^bGAv+ zl3u!Hh?ajJht4TZR+6jfr6nC>o|}rhU`|+==#2QHiIMA^_~{^(XhG*Y(SKqP{Pa`1 z-Ga5DjCt=Y3aaxn3@V&QfEVRT2U~*F1TT=dC!b0@^fNgUo$kEKmfO*$Q$W3DFqO~a zn35q{4}L;TDHY}{xpraLp2ME`WB9cqHz#)PlCkh{*CjKA4U>U+1!Lu+ltGL6m$r$O z2E@ftmEl2oU}6gSCg#8*d|ys%`ZEWQ1^ zX15Xl-56@4pjbvIPsOhxV=k>iwMaJ<*Oc}o%>)SQ&M!Z)a%>u zy&xkz%*M@@d@>L6@}#vLlX-D#e0BV>N6OhB^$mu*+u2(WBOQVxxvl0zjt=`!dk0LA zd1<3Ezva6%X%NQEzre|VO6qC+-@U6PoqU-65NK=i^en z^h2QTL)rX47d1}TUs%jU+30RJ)QXiXx$L;Qfv_ftB*~=&YvO5+y^M8X?zqjh`KDT8 zFI9?3Zd0#D**bYJNjx7rHM5z)tP{O`l=aV{>N+dFEfcCICEnKBVW`b8M(w@yzUp)Q zL&c)(AhKkH<-rbAA8Ni=$9FcUmINg=i&1-NUD*6*cFN`wwM^|}gzvv_RxcFnx(My% zMjeutE30ICd;NFHg_a8=>4dW`rHo%%PchrMRz?=h>hBUvx#b%28DVqAqQAXX@Sgn0 z&&dXcs~x?WO7*v7k(BnV#Yi7s_-AHAF6SUUEi4ENjbw3$a!(7nXXi;mb zD>ZWnS1*HJK%-bG5!nZv#ir2g8T60BP6plUH&6reta+>a2 zu2bP94O+Bds?M9+Kv0lZHt5ia5xTnE2uT=BV$Y!`lXd*2x=>K)DKg{qy`Gy|d62tz z+$ApI{QsS~nR%z0L(Bqegqp@z&oa4M?N!yyf|W9HU-Sp=Z&|5dbE~_RQ<7>%$#kr7g4}TM2>eK3>M&A{X`HiQF6!669f%5at_8 zQhcDib{7A3gItZ9YXO3`5qCZePdV5c9k}gy!ig|xbk8)oHG0K@1wTa2(WkG@YsxYo$g|?unQ>T&B z4)h5fk1Bx0UaUn%~W+ZPViPUr3%A%0p+@+r4(u-Pz8qHa2wKae&~;5R5^TY}L= z-pwl1ajmeVNzK?C)BCZD_=EBTR7sPavFJ&?Tqka2RHB&^mW=!tFa1>$(TW?Ld?}O# z^QCh?*HZ8F_^**Mi?Zg%5n!`*9-`o+R4R@b9L}B-+Il@+(d{`#7v)tdAbfIE9o}46i$BVVrA{jPE=mU zx~!}w9=x!zSpVeYLeCk^$?f`2^7~ybrFAKGjB@#P2&OMj&1R*GI4WGqbJu zlX3~BqL8K_xmhOfZ%-b9B>P_-uB{tUp>~n|QK_!#B^Cy zNo?f%KA8=a)!W#RAprfRgoh{UN7mchlXZ5=xo=}L%#AE@+X+iU*4zE6%*o;gfi;Ib z{_Emm$Ie&ZZ5eWHl5(!lSJBBubSDqqE5Ms~Q*r~8YYHtcGUC(4daGxMD>Y|?>oCe$ zgRPUh&{;>;+sqNV_6F1=1Yd%)-s~E-t3EgH5`BM?f7Zj?J;+X&HQ9=>vbA+bKI&ut zsjhx9TiGT)kZ^-bA9uKldQ(qjqsU~QEGxJRj4IdESkvEtFg2_Zl`-|_rs`z=9dA(* z?C3#|EAh<2w+QNWHoBS0r2yjOMQ6b*L$5wLAb*^Avd4Y^A}{<_`pBhC?=)2wm2S7a z-2R7pAwN+US?%ENI?T<+k?C%-K79T&pZA<4l60chWt^NzAz+Gl*+Oe|S_|bGK?#fN zPu8b36V_Ua$AfIzoNU}Y7-#-jAFtHi+?88t7hAwquGe|PPV>9QA{l2_o1cV!G~PvZ z&2OUod0lOs$a~V%Qy*-D|KVEC%pu~TEo-8yjiAiD-(sPj$G?dqGQibFlI{(1+F$ibKfuNru$Pl|6N_|Xa_R_qu-=8&<*5v zw!}7ju+LlRV{W(0Y-Ui3t(9}5>@ro#h0nv;YPcOAtv+H|^IhL6C!g5Rtq0l8bRvtF z+`5^5VZ^|~dWHiK_oLDPh3>2QL$soVQ8CZ~NM|RA;dWR>0eZ<|ShS%2jye4Pf5%$G z%zv+$Yj&i@Mbqcis}TQx-K+JjI;zT0V~5Ir7-dyDry5Dm|64Qje`@dlTk_X%qI%1t zJY27ke{V&WD4G2H_x*G~DYrCKCQ$OCJcv)N@+JB1!aR#FbgMv~sFr+`_{&YcBrmq- z1(D1(wAzPRxxL@L*#`C3IhSE0cEE`)X{aX5N0n%pE9?X z`l`8sAdE|2*6#olOV);8Uh+;t`D#ZZ!72|HZunIbect@`7kH=VYV(Cs9vlzHYau|pJdRld1*vmtW_uhBnW?!LBB0`aAX>P%UooQctXeI zkoNQ7$oxhMEe)lYjNfFoZ@4!_^O*OmEQ*2c0IB6mM*o__&TD!p7Yz0)yJ$UBzxT%wsnV$qr553dGZSi)lrb#tmg}8A z#Ea#^XhO)k7F_NJGFOI}aQZA$&7uJcrI4)q^9u>WH3xlS%rEMbvlK=xN~b^ciw~>z z{G#xoJ*Yticb@8n_S=<{74p^4T3gnOeSf~5Q&9l6f`&2)U2@KI)p&&lfQvzt#>HFu zC)&!3k-^=RCt0)0jVh3rSd;ZA!9`Q}ojeb@2!z&TJPzJN>JdT<*->I)T~DWMt1w$)b0b`vk|%7P*Zbox-RGYYetWeyN8Ajv|J)gXm{#iLf% z_(F8lGLm?Ky)d$S=49~#o>Fu|3wP`rrTg&5mOj2L*+=x>wtk4-3-wuh3 z<)6%>i?2d$cwYD5AL0ogJ#OTRHItqbYX|9uiRU|v{|4FDJHDyS{x0I=@S>7+*W<4| zw@)!3D>dP-BCD6a;_hcyun&F2UvLZ>>&*f`Tp0z+`s#*pN2y3Ya7U?bN0_D67bc!M z8^sL1=uVJH{ENT*v-xM5X$@jI^6iB?Ixk8?cZ3QpmFi{XN&hFffu8X)Z(?RUVZAmS zPEwX%9yiZ)7OshjPkBj8T!*-5&6AwaWb z#D5RRw&(ZaZPYhH{(CrfTj>6ip6Xk3{(CrfW9Z@O?&=j&{(CrfXX4T0=8?JI{P%F| z=Fromu2;JK_h9Vq(9_cKduj;liufytD*xMsZVCKLqOuPx+_Wh@8lGHDIB22Na!rb~ zN)7mVgMxyE5>SIhot7)pvtCDJ*TX~Ps%}UQz9`yWwFf;$B z_WtXWzXqe>iV#!do^6<-PUT%*F$v(T5~nqN%+(3P^8!=?gbhIH`@ZTk7Q)Vfk`NAd zNqv-zLtZ`^6`48x8@9h5M*OlcroH_*FufM%*NXZDS>*qpZqI9%zHoaG$kkRx1v%0} z-B}{0(@h#bV$m*H_U-1@2E-vOY(=!o%0pMS;CcvXr>`zaE<$M&b9+4<$CX1y(4DN5 z*xFf9i6U#zcGMLD`be;wD>Kd2rpEP2t*#u*wxVEqt5p699UB{&;v0%*x&DvTKHQWW z0VM8bw9C>>biZ=r3r6Nko@TTunRPR5xI?3YQ0~leN^R1yncAL866`y}+N3ph+Me9V zmeD~Ubj8Pzc8l8Ok1FYUbJZ6Cm@8TIeNEzPfjzdNUAVH+lfGPKVPv^kgrrVt7i_RS zH_f25v}(P(*=_lBNtP)z{gSr)-N&|(2dw^cFt#Z#EAorckN(fWn3i0txox99^W%RG z#x&&GsI7Af#&UxcX|@R)4XrM7T=ZHqZW| zUZ7p{tmDSs+-Mac1j8Qb?JsTG<<9EO{9_lA0QBJ>GDl(#No!M!eqI(T$vJ8*L+%ZNm#BvIM3k2Z1cpSs?X7Sxp-VJF{F$ z_}<9Owo;vn-hZ^qt~J*U<9aFBD0KXzU9_itz7aRQU<3@jahmZiW#|zfL&B08uZ?;- zCgv0Wn3F`cs9I#7m=Y7gUwD&@L>S##2Xkot%L6VOTA*#5G=M>tM+e3ByIUA&!8v2l_E0f<$+^OenQ!OMJ zC~`%lO};!($4|hZigkrIF(hazsUEaXBxz%}d{56jXGv4bh8yY|<`?9{wxmnr0y3M| z6%M-Cxtey(v!7Bsi#`iAh~qmhX{WgHuI2JSE0C8~lC@99EbGh7*{H;c^>gy#j#0ZV z`r8XV{)cc(&!}B@#pzhL{~;XPHLlN@8M!80RG!3!3cIe2XF?JObGsXCqNM(Zw3|*3 zT0KrQz_c4_cn+XlJ1<-}RV+?E1vfb7a*8QfYx8{f&yX3+iHq8wEm4!y^Xqfx=2(j> zcI>0wyvOEHD_Nk5z42%_eQ18DHMi2p#>AFO;tQHARggt+;R#jkrVV3tUZReH%6qvd zF73w8-SRts%N1n$P6B&&OTXjh4=DkBufhD16lQW{fV_(=IDn_xw4 zq*`*$LSMMqSiLfwZ@)ys>_WVL=egPHxZn6&8^|vU=PW zfH+y)(F*-ueXSi03}_^C9Vc>u$Q`9tU$m_Lh7ksG)P1DD%6;o=Y5y>!b0o2o&&qvo zel7XUfKE@5&XZ=jKPzPr+0h~QM7l9H9w@4>Ug=<1j%jQ32XFj(`&Yg#pG z>RmHFvDb8Z8Y*d4GpPCh>{|Ke_iEOt+1AXd#$eO%>Z?sks;R2=uKHV*MaJ_guQxhY z>8NTnJ^$~+%>Svq{|4l*QpuofU^D&D!G42$|@EM7e@}+3~-(^3jGoAR6g(!9O zmZfY%?(gK8ciS6?#lU9bsn{u+gjxo&TCkgVHa*~+u~Kaz37`kmf{nftMJ?3Fe&Xkl zBFhzb5|6Ct6umNx9~1E*6!*pUUvb^sR>@}3#+ZJ`hgyle14%)q8=7(I3*$%Uv{%Y< zE`+2L&>vVheFg8GRw)i)KcL_Lm&@Wx3OU2|8j^CU-*KpQ0{@l|ub&GbQorMD+Xb_^ zCE;Nn-0F^Y>%u=)1o6Xk>Nli(Qd{LrZ+7@n4PAS_MHUE)W%#mLOl4|F~CBvm{sWsFeTK@NN>~N_dsdG%$FaJFpyChIlP_@9Gua8nQg{4A! z;!3lq#F5f(#^;!DWOZUPkjVAkB3|qK0 zJX$#crr47J=yg&_kE=1#5t#`cMu|B&V!JM6J`aw ze5Wl=1bu>-QGDgrDBWa!S|%2hIF`|0N$#`Sh3}Fj!gi!B5uc;Iwc1zL-Jo*unPmOt z)DfGi^3AhEIki0MZbw~7CSFDu+ix9fm>FUy$Eo>(rz063Il4MCPrvCe{ZntBjUjua z!@>*4C#s(hF(mCcf;=flE}gRl?PmO>P5ga5$p>x}G-9KM7tW)L)IXU1`ow55#K8auEThH8SOOkFJw%ly&M zSCP1X(qDbh^?gl4`R6{8zWOaVcC5d?$vM;1kRjAXed6`WgUPpRH~Z%Y8`ABmp!@9b zOjBte%vNE~k?tcIz1I^v>00m$5905E$Lko$%WrDw+DltrRwE<@?bFRY9;;Q{aR}je zBcnWaFGy)%{qBql*`ZXdXVfrQVJLoQbJGPS4*c9!kOpZ8sxUIid7I&{-t5cyE|yp* ziih%(888v+)J*7CpIhwLU~E#awT7f?#K%LQ}Z~WBr?L?hhJp4{lU! zs>f8~C(_$1gt_mnf0_J?`oT~CF`cxB7W!~DWAN*JwO?B+R&kO}>@-QI4%x9QhMeiA z*b7o&l$KuKzjbeo$R`Iiw z?0Lr>)N5Q7dj?97^uf{u>pz!;#JuoV{61vP!4Hlwk|L$aH-LLeP=9+<%YQmZ$CPwQ zQk<{cD)-;qS1}pl3Cp=Bu1ozDKLR)Zkj@XzNA@XdTyYR?$jTItJM*1axhb|vTr9%j zqyE-o(?r248vmJ<=O88ek?JG-T_Zuk=j0_v?(`+|r=(2fmzoiSV2k7M<|aA(8#|0f z(I&&;sLtyHrR^LSpCr??Th|1f9}yTD<`u{~xo778F|{_C?;!90t*Mb=x|ewW|5UA3 zwN6#ttIRMCsl3YQM5X(x;q?69m6`ujd;bl|UxP7A@?Kk1>Kv_WCLM}%h6?jt`}fmn z8nuhGlo{SBIC^Zz8guD@LAJRf3ZK!h-R| z_l*wuh=)^DDB1Bi?S*TD*I9_WLV+MQI^?dwv=?>{%ruf)^@SDbiHsLjvi#DVf~An zl?O8v%T9PSKya^V7%%EZ9!#+!1AFeN_3VZ72RyXn`(8$r>IUtGJJ}G$^t0yft}fJ7 zI1eWW7c0+U?#u`!d(ph9C6)L}$OncK9T=XyIJ=HIp$9)Dg&4b#o<09!o0OUSXJmg% zVy3NdwqoujXD_-Mc(@f`wgrNsjwL%`zvUv{FYjYYh5AARcE=A0PWR%HB)@JjV8!*^&@e!eUcfs>cjpLRiB+1 zXD42+znoto6AMWuf!T?##+>;=GO}iO6m0r~VE<@ne3n@fWY^U4w#s1DStcoHM;a z*U+%3-7P24o+16nn-YDzQBIPcf10h{N5*8b-;aaqABfF+b{vAe3R&YmJ{S;F zOnPBOg<=cimT#E4@S$r9McHw_;hdFAHS66^H)~sgoY>IS%lm7t{8)ir#@MBr@}O%2 zD$pyjcg^b=>J4M$8Q|^9=jhVNtDV%^4)P3ukl4_5*&cJ(k20W;H8QGfcw|2D3@6P| zTA{?kEhU{}ZdPw5mnHXQ`0R{b8>mhvuQtgvLP~7o&aJ)XzHe?wC2QooqcfrkMj28m zvGTxr&$;XEl~e{!9M^|cnV|W3?i%teq})ncN^Iq^tBo}untrDs91xa-*_;`n@YQJ9}eSvq|3>7mLYajj z;@r3zZNKI?InXKpB9zr^R%HBLMYEk8EHWS^QaL~N%z)^U?%yj5i@scD?CigY*C0i$ z5EN@p$O+cm{GlSvtihQj-W!O&Bg2}-A8-ER*t$>r<%QSBOHdhBM)g*I_*q_fAtbhR z@$1?1 z*TjseK(WN&o!iG~ZW+t#s&9ChKcA=huPtv6lvhP+PU#!ux3kZ zLn7>=9hAO%v8CSsLIK>c?BUZ(ft1^tn|g*+Ve8VQyR+BqM}-yJx!f%)4oDcvGTIW8S`#iRH&S_`tX51XMU?tw>XF6 zqwlx-@tH<0%!w2^e)vTFaDZ>RpyM&79iB*oS)*gbjfs$b(;^p<3nq#RC5g`|YZmoHp^^5t6!d#%*7!wl@{ucqkl4aC zk7{gJ_m^8p%d!?;xaJ&nzli~b5({tr>ku3HtGtn>6pBjzl|z#bDNN6JIkBOSp0&~x zjITg1YwXqe#uv#}lQcIuy%Kw$xIWzP00f&Et{sI^+*2k&O$~yT4B^R+#ZY zm^Jcl_U};(CmK>IwsJvAWQV!s-BTgX9MNkNC3IQGnF^; z-_)9#BI24gQKDjtKYK@mcr4mbb6uZnlWGgS8!NNA~MbuB4 z9W&*{6GCDu_r=#qh;3&;A#3BSBD*M!rvZf$3r{8Wi<#F}Uel?_MJ>p?eT@z^k=Jxy zPHgD8bT7@yKP%A78v8z`$AP*P=#|)eVej~>UJB`-5yF4?_eUN63RXxyEh9GbVun@Z z{-y@>u_k_4+FQL-p+O3!6iV#7eB)QmH4BAw6IoGyemvbry|Jo7!Z|^)rPubszEWuGDQnR*h!x*m*gU!*Se^wT-h3~Y9PxUzI)S|ICap^l5-WUk#60ds z69WnvE0Z-*O%^>-SkaDB0nar!U zzUtpqJ{Wg2b|e1(S68~E8b{CnyE5~CYVW@>`76&yDq`UWN=|&<;jTi#O?C83MCdEdNd{W_E?3FLn0S_^vtpVP10zEkHZOyEj@YCX~E4#6)0w{ z)h~94KHj4O#S)9JY?v@_#T@y>Ba}UO#x-}ztFO+|+?_6;c?dyrcfoZN3JT zvKDX4?-;dsltHBuOLLyhn!B8wFO}9Um>|mT!u?eW$m@_5Ns0|#Kd*`UVz&x)vql$w z`0jA63Uy2D-f+`do!UuW&qIUx6`SOp`?^Ht)|S_E2#Jl&{}{gVS_=aTSu=|s4vdOw zY(SyJ!n2ne&i#9^yna)Wi}H2Sb6e=!{X!vTPj8WrLYJHA+ecP&Z&wHD-4flS=PoQpS#9C=qArk2#FLf zT9MXtxyDDHa7tE`pXct6*KFu5&rn`atayu7wQPZJ1&Uc~FD`2kd6OIkm1aGsSe&Jc z{#xrB9c?F{zDy$rfcZw?@;j@@tK@R3R4XGTw)OO;4*CS*u~1oQ)UH}vc^6>-!Ezl@myg@ zOssVMi_x(q=JHk$CWtcl`TXYpw3fGmLP@di?Zy6)e|cA^n>G6R9UFBLxgMizv{DxD zOmvPs+e%*6W(eo=$uHjbeBv!HYK)NB+@ia|n$J@WX=E*ZdB350IdQ%xwG=8P znj86pOdUN2VAL(sY@Df?D_(=9tb>f$y60ts<}K(TYNIJpZ{ha;vZx(id%Z+0sz64p z@8djw^{b%<^s)9ueX!P~i&s5)g_87^mG_#v&_q;!Ad78!R^{B3p6U-nMfFD{CbBXy zYQey$Ro!KoNbN$i1F2>6mKf#P%03B1#M)xF{B~KTtc*2p-fnw!B6(IwQ2uE1s0hUg zPMo*!x5#L71$F!&Z&}=_@YJpf+GHz|iSbE)o*byGjI}N9QCrQ5+REA_w#DBb5S`dk zrcSu?x@arug7Utc`9pTjazVJMAXh;nQ^o_iE&Bk-4`6IB3DOm zPvRuhvcxEdVmL8aevJ8nx_zD!TY5Sxw-?#L3*Uut7qqN>*P*yOhh)=l!(XT~_~k=1|Ix8HSXGYnSr8hsb#vIZTHoa8OX?p^_{vlRHN-| zKp$(MuIxwkn{WdPC7)1@CSe@74gLun``WlRk*t~~(hiWKCCX#lHUBhM+ z=ILkcGZJ;SltNZWtnuI5cA7K?LmJs6=iU7yYQA`*T%b~t=%*28amzc)DoQ}GXpp>Y z{qrA>c9hiBd{PAbm$EFu@nIoXf zwmovtPL_RZh=@#F5`T8g$?3|~O62w(sQH zGIZ( z7G;e)w{lwaYkOsN65}3b{kbsWTUj*={hj#6CwpnE#>*)`MlTAL)m=_ZY~wq9y@cZC zvJ}$`0&G#fvAT=8c(}|)$cWS>#XPc{|M&OG>R1DBmKra(Z>OwIoaCg$ogO*G-^-fl zY2Ly7!GmSbE;wziD(jCJ8L@dg)M4seL;6_zO5(}29eK$4QXU;d~@NKxXk|#)E9=SW5VPr87Z-q4>c{LmWCNp$yk}9x#pyfoMcF)#L6cr^)<)q$-Xr+3q?+* zMBcJ^AU+RIeHx{iYSObi9W=|`sbUr~%{y!y`D0~kL)}~tB(E({H*JU~MQF{=Jn^Uc z9X(@ZMQ!MtZVIAV#ir_A?WoemiMkGTQ&yX;v3x~O4LMQwUkr)9ts5N`Dm2#C%7C$X zWmVPp!$qRh6>_C?t-U=ba+52S|EvY}wl-Ge?F1#^{N$mUH#S1OjyA;6ijwH&1+_Kn zMhQioEDcz@wQzFOn|5MRa(_-qYvIN^nk0I0lC>6&JCtO19kPjBP+6EVXE);TTUqg* zGxq9-wS+df8A{o{ox>vI=;0%4gS!j4yQXBq!D0*bf+j+(?w$rR;n3NiG&#Mf)izeE z2YLC@)5gl(Kn5TFP$??HNtis3q1M9;g*F?^ zw7=i}+ z`dS5gk*h}JLLs?RIZ<4TZ|wJfKpgc6gqbIg z>fXV|=WBD(QBrbE_ftDOF{f@@KoiySP#NJrNo@IpxqZ|}xz9njItH`t;c4$1{ir2P zN+m5y`!@Eq3iNRd3htOipi;;*mb9-l8$4IZ#s+!1pJq*0Z>MjI2uvj!-MywVen`b8JiF{)GKy`2 z7_Dw0L197OK>tfqwUJM_(@=Y3iPD@BXo^Bz2zfer)eQF-UC3i%p~6 z1+gs}RuO$zavsvv&* z2lb2L)IJHFHmD}j-o$&W*xEPee!tX-t+NhpPOeHt@NItU;~jc2+8nK%S*I@3!WoAW z4!(iDAzooYAxb6lZJFziVI7o0Q!k?_g?P8E)nAp_YC-qB@+7`jx4jk4%TQO=Wi8zM zJKvpZ$tDhctz78CW~=+e12(eCiN49LRB=A8Xp>i!(?yHPb$vY4X>&K~C;*l1)E!{D zRVB|4P7MlFkbd{;YEQOuanf?RvX$Nbrsq2%t+cl?1>sk%-g&TJo>FS4A^!Au#*J`c z>~wo4S6F@`=&rp;PPv`>yt$`(`5a-)Xsl!!b0SW3Kl-gu&_KD%Q71cI4HHJKTo!WF zulheS7RxD>haAnd!PiHyRg=maW=thFF|w$^VN14ZLK33`xoA|h)4!F3O5JTpcSU>0 z6xX$!sL~-@L}t=MFS*8Oy^EeW*W*hOJ?^p!@CunKs=PVTM<$%3PZF^OgBB!Cn#9BZ zoS2Nk2fGOKhnAB^9CItMaG*@ilQ>2f$2&K@(;520EE_NFMM|!3?z2hi1$~6|fgX)n z+fr|0%f(|qeW%{%#&*9{uG8Yo%8WYc!X+197+3W;eN2l@7$dGAdBONKH|(Sp!xe^2z!bUgqT{pj2eQ4N zK-kUMSwZ+y-=Zpfn(Dm{Y_xRiN4=Y? z)K+GF@VxKPktz6)4Dt1vVoL_pR1PTBRsF3d>g6VEWu?Q|P`<$FcLtRLWPkkONLRLB zX5@(*Y9-N}1Ma)&Gc{B_q($uly~$G`2SAG~M`XgR#Ws$_8PlP)_ZigYUXAFEf@E9=S@T3RQ0v4?r6Ri3iE zESnef_AQqUv_mf?1J)#ed(46zs1wDMQ!o1AM}wbZ%?-QlP1&Xy1Eh+I@Y-cwYIP;H zavK^@txK7pjxl0e6G-6&3UMpCKEr40bheZm?CRE+jQTu@jS>qn@=V%LVzv86)2?A& z6UKQlu36SLSDWD{6PTZ@>!7y8Pgr*@>&K`EWB#97tJJ)vdAFJ)%pz(WF?~zU|GSt> ztG2M}!76Wz+Zd0ltT9?e{QrB=^Z$1>u>e5r{eLEZpfi+-CBLb9Ky}KJ&@SGgp_MjW zIO`Nkc1Wj%`i2lUl+(NdhI;u22768N9oHu;Jd9a2jyh(yut&Xq{V4yO9>HGTzFl3s zrusVjhlZ(C{o4tDPF(thkicDsdQgv|Q?GgW`gA3QA0Or=>kDmE^mey9HwfV{#* zMW>qFwEY+5iA`kwGciat!KCXKg*`*O0z)STg-q>AC!l|uasNY*S-tITEc^8BVbQs- zZTD`SyLGcA|Iga8cV`O=D+`;x-R%0>^tSnKVa|8@{9KGepQJT*%1R8UULeM7yy0(?X0Wbtn^(Cg;x zN1~Rp=-=1k9F5Zp)Aa8-=gk6F$hA4Y(}E>rL(f8d!#!0*uMV?$Lmnw2MT&bptPbaa znO=;fc0cJiUl^^ld3Cv>L(8z5$UnOErndP=vfYQe(W3RZlrT$>oJVJIS^t(R2mHf^ zl#6@j-OT!&8fMUJKurT`bynnnd7QW0{icFHN6tqEP7ybv*2p!A34S7Uau zoz5TWGGr6MLLhZ6=Z9tb>Y=hwbtbe`bysyG|F0YQ&zAh`>5r4DQF&CA{B<5R(#D98{acCp1^Gk$`;@s# zWkT4F{AI(`pKAn>2=YV0pE2LyAI{%{V=ciKR-maT7%>6d6bdG(!7+)ch!Vhjhlicoj~IsK^JFm_Ag-g6ma10;F&nkdO0{a4?MjcbU6YR zoCo*b2Rpq2ldDiUrc(LU0sH*`>bipc2Z6yqfh|XYw7N)1{|^oe5wPRt_O$j0c}r! zKG(oL|AILm!KCU{Xghi}1~u)#dVRqXTX4cKu&OsWI}}We03R;~^R?jke9&|^c;*CH z=L-1fF_`uNoM}qcHkHbv0a&LU*r^xj;{c`%18@0)Gef~Mk>J`yaC$bFyM_6EF<9pU zX!-~&dk=0iqpQ4XQ&aF=C$L?AaIY(9Js#{83f@qIN0Pv(Eb!!3u+9N6;4GMQ6U==H zmQf*ugXP1)D1WfvcQ9o>XrBzauLeyE!EGnNsLSA$r{MHYV7@t7LMDISH3!Qr zz&V4#V;fO96M~fSU@Ke;)?(E`dWHfhA=O&CKX{!rXIM@tF=8T(ysa?Rhfnf2^;3zMKp`fJ( zELi{!P61W9V8acdV*%K5FSzz7==L|m%ix)t;GKWL^5>w-M{r9e(y5X^U21^az5(MJ zgLy5$jP~Hcu3%ALuzWDMatL_mXYkbo&?pFO7zxf<460UuEmnfZ)`N`;!Ar-%z^mZB zQgCFYTC}}!wLyzUV2e)RtslW7L%>Du;3Z$MaVVG;30f=!kF5k3Z35RH0)0+{fmgxd z_rZ~Gz`V+}X?s%Zf+L%NSGs~@`h&w=K+iFt#bhur0Nnp4Sh5h@yAn)X2bS*!&5wd( z&w%kaK>ZW2{#$TUH4K2_DcW#YPWSA#~Iz&<-b>wVyvBVgbe zaM3@Y`9tthDY#8lmrh@8Gti_l*ry{{)DJAM1ry!Dre2_V2w1EJb&J82RPaVFn7R?v z?*yA41V^3(`=1AIT?d;!085^OW$!_I<9f8c_GVyeeX#I*@K#sQy*HR=1x7i6o}S>y z(cmp#aBl#(Wd_(Z0!)kp9TUN^>EKK~=)4|`-3s>G16Dl@TAT(uT>uYW2bzk2U~Rn&s%~M2Y}WN;NTHp z`~p;T{eSt4ubdo0S7+@jg6?g4`ltJ z4*04KXx$6U9|BGs1?~+3->Jd!WnjT-hDBiEDe%}`@Z?LdO*QPNCe;TYw*`;%1oNH1 z<|7#ffNN)gF$oN{V9pjW`5<`gJUI3N=vW5oYc!+N>GB=exGOl>8Z7hxP5r>N;o!*y zVEziQXg%}$BGB!2sX5r+0-S6QUK$A=4+P`?1ZOS*cj-aXonY>9 zu=y>};w5NZ{X04ylO|wBSFrwI(0Ca5z!&T?8(hBtoSp@SZv|bBG5@{{UMdBBj9Sp~ zL^K2swg(>#0*||Z)5n4tLEy<*;ISyMGy%Mo3{K1hn{NOc7lECQf-|px!yki=s_#|Q zpI5cPK25<#?ZHjm!GeC^14r=QNHEVId>jI<)PS?&!H^ViNDgSa32e9zY%-ITt9|LpGfq_rK7oWj^dhO`= z$F>Ip2Z5tJz&?|}(lF3-9vGYqHe3r9?gEdW1*2|(_1=QhP1@7(-1r_GXaQQ=f)=h| zCqK|U988%HIwphp8^FX}VDTxi`CTyN9eB;8107#VGtjX+*un`MI~=?+5!@95nnZ)w z7J^1A!San@;Stc~JZSO|9Q+nsU#lY>Z@=%sPQAdj4xnZ<*eU?*7Xi*m21C|?^$&o_ z7eW04u*U~*qFE<8o~NzB`0k*+6ZmcfXdM79ngbqN0-EQ77x#bzPk^`1fqs|3@aN!% zN}cKW#x?-MTZ5{8;5$d~#wf7d4?H*rY?uhH%>gGDf*+29i>`wm-hlNgb)n-kZUCCL z0L!|AX#>DkKZ6IyfTw>0-DZJx62XWS;El~-ubtq<)8O%IVAYpk<8ts)?XI*Pao>UE z-9h7l;1LgS;5aaU8kiRgCZ~aZ>%sW_;NS~j;1kfT4BS%Bf{xFn1$eLr*kcgr?g3u; z6}&SYyf+s-rUUafG5;=Ret!Y9{ujLQ7K}IPM#opL4(Qw(oZSoT-~_(%1RGBU56%HC z7lSi1!Pt#pheKfbB{1v>c#!OgQGYCJfPI>P4O@YudV=8t!2YhF-ze~OD0m|hY>@)` znFZgHOAGqwGPG;b6b1;NY2H?h^2t9yHkjt~>?0 z+y%{FfmdqupyN5;6b$SN&UOGbV?c|^pt~AOO#&aU1C4fpaVNon*TDVH!7*i^UyYu0 ze8mmHOC7+yeZT@IaOH5Y-6Zg0IA}B&y4(#6nEb0&1JAebn zg5^QrnMg2c33xgeY_|vOR06iT2^zlvLn`;7<8`hFo^Jt;>I*({0x$gn4)z1vMS!gm zLAP8mW*gY%7?^V&40r&VzW~Qn=}X7^s4h6B9ayh7nCl3>7!CUU20ClN=1E|emEhz8 zFzzr|cpWT$0$!@zkB;v{eeh&QaAq&?*iT^YaPZ0$&@vo!j00Vg!L@ndyFFmL60pTx zFz!8=WBMZ@1=v+R)HUOf`!LGldIsa$DmmyD;4!8uMT*oHTb3*_`w!@-~#4O24DRS z&Rz(f*Maey!ApC=3I9K10DN;LxzGy?x2r1^ZOa#%=utK8hC6Y zXuBJXJp;D80(zE$37^0rwQcBl&o>6$EWwMVUVx?5ZRz;-Hvors2K(87okoGWsbE?ZxF{JcUc;~u)Ex)6T?WUNGXE|E%WK)u z@eOVcI(Gxj`hgKH;M!lo$HAcG9B|@duzm*EG#|9x4{kdJzPJF^y9*}22KSoV)A7fB z2llfB9}QyuJpwG61RkFan#F?wnP7*FVDLdO`5ZXrDcHOmbgAP&$2YJ!n9~I;>JLu$ z0C#zVgJ*+B=7X`R;LL1r)D|#t54iRO*ySJ4`5Cyk9L%rfNXNgc5g6PK?9&}QV+Ce- zfOGu8wKG6n6xc2SJf8-(Sqqx&11-;hk8gl(Pr#BYPIUav^}w9=;NITga3^rrFfe5z zIDQ&+{$J?(txTzDEYz?;a026#b$560;4EP`s z9F+y0&Ie74!NwQB@_S&;OYlaepXhk?b;0uXVEtZTpc7a&60GeHwwMLJSpYUq1JA4j zi?)O2$H1o-z|#-F8?V5C%FcBB&1-@gO~I&k3`2gZYU(!upR!0~^9Z?1r8 z|AMBUK(|^hbiC%@gPs=P7)LN|1h{P?`1Ci>Cju;w2gj#_ej7lSec+o@;NyE>;WIF? z98}eDrQ<)-3LM)Lv={=0j{;)?!1J@fnG3--8Q|%);Hz!m(?ekKX>iCbFrpNURk_je z#?}Ngnt}!Gz+HpDMXq3k4;UK)Uekar7lQS*VAy7`{0QiF87wUYV=Mnm$7@>;v~LMc z?hZD!0s}n32jjunzk#j(0Au69G0VY&tHI{mz<0;Nr`N%V58y2mcRKzL&A=-b;HW{M zvoqMr2lSf;-k1maq=85B!8=8u<|5egF7xwG;6+mpI=|vPT-Z%V6s2h z<`2*;7TlEvCT#(?6@w|4K(kUXybQFj>q*BO-wJ%x2ORzrXfgo|o&wsd!FKVWJ{t_! z0)`&}9nXR;4;j7zW2+CN;|pv8>bisd27r&lA z;@e=ow_t9y;dH!@zXLCI0sXAO$v=ZH{J=WlpyOQ7CmB?&2U`|`A;-X(C1BA5aMvsF zag7mlye}GoJvxA$dV?2j!B?)}qhG;ylfdK|;EQ>n?F#VCDsW5@7l4f@O&QFuLul24Mtr9;~s-MTMs521l`Yo+wOuHFTsP=M$_>o*9AAV07qGZ7LH&K zPcUUNIC468JPsVS9Nd-*)-D9w90k)Zf@2U<*Y6mv71buA40vFKH z2WMav@gJ!R+P4DBx`ML@fUjJ@aBpy1 z2v|D`tg{eolL1=ff_ry^w#UIvm%+#Xf(<`_5mm<0c6c@dOWT4zeZXC|VC-m z7@Qda<}C$pWP%?yf(84)m=bW*P4IXr*!&|{WxE zMj20_?Y(CP>KlUPEx;xAb1uaj5j@Lo^J7Cf)u+As2o~bu&e{gLuyaj059^BLiEEx#Ca0X|N0R1L`#Z$r9 zIbc!(I5`cRkO#UHfcAU9ey2dwi(rR);K(On!AH=(vJY+Nz&haghM=l7c)Sx>+7Hy( zf;Zg3He@RmH8AQCnD+t<_zc=t z^`-5vS|4oJ0*vYkmiGtsL%}|y!T2fQ=}<6G4UUZkM<#<7X<)roVCp(>$R6;+VX*un z`1B5#@B-|hnuz?Z4c2J{)@}=q?+WS%gL@spTf@OQqrt%w!SGNpO$}C!11*<>VOe0v zMzB>OXnzzeI|ClP33m7wv@HX78BL4T)CEggfVxg#j{)E!dvK*I=;i@7{1r?Y z4?YeAoo9dpW58_-!B#6k>rAl6Mlh)WJXs8C&VZM$gZuA;6aEi-clL+# zbm;p8##TUz8YtfamAYW$HyAw!Q#POk*(GA$`%F-f73y=rHUXG>9CDt58|tt@7nYg9 z6gwDs4c6R%gK=;p5$feb%V%)t4IFEPp`B2C2=dIqk|kJ9YDdgXOASYN!3HSaZNQBkSBNxeF8*uVAoJ)imX>g+$ zc9uiF_b{>pnhnFEamc&~+g9N)xdSn;0s~Cg3w!w>t0)wdhWF1x0c|L10{g8Y*)_hoUDTzb>THhZ2@h))9vILzi2y zKN>bCL$+d=Pyq$r!Qv0FtOu@qffZA*dI2tyxDoSKQ$ksG7{?1;B%#ph&H6m#w1WB` zkn9E&ya&eP>Bz^h(a1^XrT#J zji9<6ba#e){*XHq7C(T|sgS1>=GH*#X85xMx_yIE3(%6potUql0!lJNlD$yo2rQR? zmP(to#%65-d8}ZICmaigDE5jXIe23A%K{kO|1M2#ZOt z5%V%pLhfDAe-9iNgq0Go=rpuehayIsb91Qe0{gGQy4z6d4iwFR!MQND7z)3H-S6Q2 zR_HSTo4>>GpD=SB_ELHg^Xt+$XT@Jt!hu7hpOu%!o<4Z+%JDD?|&Z1o}L?WKdkd*LiU6gUPw zrC^Eb=3ED=o5Ls@IO+;}eW2kT$P^D%vtUgj9DfB}8lYtx=D?JO&OvfR>ri_X%7rhjrDkxd}#n zgh9Q~_bYUog~6+Ej@*~{9!Wc(C?~Aofo{j3lmcwig}r8Q$PqTU!13!aI1C2egKo(% zr3h}6!?ijX^nSD73s*;A(>yd>fdX6ohX@W0E4 z8ul}8)@+c950Z$$T3HyR1XFZjz8Q3LhIZHC#%-7z1(P2_uMFt>6jqi)-FhhV0nYY7 zr7v)D3P#UE(Lb>NFI=PvB)(4@3moQy9YSzc1`Cw7v@y5}--$X1@puRzkK~$n_B>bV0pI==&S0lLZlT&+UK}d!UN|beDwoiZECQ zwi&?AOEA)P)9cVW2(CrLxcksIZF8OvWnaSnI(X(YH0j@T7Pc05y41>SI$$2>Z3(jo| zCgyG30p<6=a9(JC6#hI8S(Tu?CS*2-Db_H~1#Fbg)kfT~T9XAl}s zLaJ5BO?r!%v!5Pzut84&*mMMP$iX5N=%o+G%r@t)kjEF!MZ)F>&^QzyId_6IelR%*j^2af$*?#F zS{B3Tw@|xdvmS*-KcN}fZDKwO1}Mq{We-9oWk_ZWz1*QhD2&e7^d-#y41K;qwk@H= z^;_tmf*{nBh4v$rY1Z5&&S`Lh>fy`Y{auQN(2_vpw!wNG+H&ud37op^J=ot@d z3ODbdZ6b#OryR>T#t+!3QNH=I?&7>hTnj(DbVd1bpHee z#-Rdf9C5uf98gyRGHAmfd&qGMTBgF*dN|qz$-hIl6-c)&p1AHXE9BV^YmPxWB^ay+ zO)O!h8}tp_tYe@>Dr75$o;6V76D<1z+kU|44d}JwJ~0Q$Znz-?-KAlRI;6b-`>#L| zZ&(%%TN7YW9*ixA@{Lft6Q+#8?4MAbdO*{p9sp1aU1719;L{8y0t z1LPlsY|~I+4JuJ25p$%lLN`9xA`Z(GV8c1saS_V9!QlW{9S!wUVa8KP^=fne0oL|G zscBfh3InMh5_2@~f*k^oAOTmEA(=i*vV*zTphP$K$kOjuqDed=NBXIL=~C6-}1c?xlVCPv7!56+3e3Posk4tiQc z7k3zX8~Wadb-8f)IUH(&$=#4^3bL(0FRE0+|E^Is7<~weNW%gR*l7SQuRvN~NO1@D zCd2$981xEqwn58bXuSx1$avow#o>BW&h{`eHCn8J3@iKkZ<*7j%h$tx3?jaMNli`3c$&!R7^6L6Sk- z*MS*Q@j+Gz*sKI8)S&eRC}9KL9ALHwl=Oq6AkgvZ49DWQb6J7F|8q!ED>N-#(hx)?x$Ib?E#f_`u~3d*Ez zS_=K&Zq}`kVGw4{!L|)pzCDweD~<(fAAkfgxTpx_bzzAu6m^Fk!O$TFvZlbH9OzjN zwHu*b2h<&c%L`C-9g@&z5%ZXFLYV`QOa#U%LQh>dW(}tuV445s{5B-H2dOe(Q_*Js z1>|@STiW5+C~TgF!hhj7bv7}VDifsTfM*0Z`w~z@2{x!fZGA{?25BxsDp%;@18svL z>m68q4~jp699eL-2-ZD^3AHe(36g(?3`3A}0yfP-ku{i4l0$r-N*Wl>00-G26%Wik z2!}Vfi$iT!cw~p~SX4V*YM=xXKEt_Ca3(Xd(uyrQ!5xNTLaw4dJpm98#yN|eBqYDn@9mVbh>J+NQ|rc6P>W!SI**(mdg@7YTS z-Pob(J}7($a*9G88EB>mDKw$Qc}Qgr$!y`UGbHhX_BY^oDD;YjHHol11GeNriBc$1 z4U67EPZ;*6H2T@y{%7(@7YENqgkQvURc8qH;%%x6Of<;t5sp{dFW*d zW$YlI3*^2Ib%QpIgk|?&^&?1<4V8;G=M^xm4*I@_3ZJ3b0K7j2>3%@PJI*4~Dkad7N0q<9KfUqO);NZtpt$D#ZR9NU1BjD^Hp zx_jaH5jb}e%4CxHTP zutEhcNFogDWMPsPG&Y5kZcsP`4nKsw1+e1{^zDE=+ImB#D5#zab<1GOJGj;lIc8xt*>mDP-8&%NKA3w1)=NXC)0^r-&-0MV5<0j+ zZ9k|N0U1)^Y!MWF3v=6`-Vm&qf(45(`40@IEhpxyWXyHS-~%0!F@rvR%+=1gigp#p^JLs)Cq@d>0Jmg-*h7_ykl{ge|%-$sDRXLT>NP zc?fK~2Sqbrc@gxlf;5d#s1vpg!jdT%y#(F2yd>tUpn??4aCHy#5rjj|s6sP+ zXlVg09AKF{^bLS?p-?6U&Lu#v49K4c*-D^H6{Kl|OrIcaKaBbY2|pqE8dTj@NqnFC zbTEzsGVwv%qtHtZYHGj=LpWv&8QdY?EjStjhtgnF0Til)KkK1p2W}7%7+%WSX^b&__vd~%$nw*E>7oq*;2NaciqmH}*neJ@X z58zrlTzmrCUO=ZeQ1>Hb?SX^eV9O7<{0F*heMQXgzyOCip`;*Gl7JLSkU<9qTEH|X z$QKCLB4KzUa)3uDph0%`mAOQjI{1AF%p23?;82=Io${b$eljAoMx0*;j-j zy0F0%Iygf&Z#WbJ^<$uXDpbmc{4b&XJ9wsZ)31=`2aNs=Gss^P{&$fvKs`=KcK{BF z!Ax1mqXr%HVYn64bb`@7urnC4-i5;Vp-dVi$%pdgu<|wR{Q#}IV8aN^o`pYGVK-SV zF?TB+)Mkgx`yrhO9F>7lDv;?sv@nAyc5ve=tPX_D;n4E|%uR!71u&%?66)d5M`+du zg}y=U`OW?sT&8?O%-zfkL;0Zo5y&GAnUrDcIXGtuJ1@gZ4`_B14n@M&WSE@?!(Tv( zdg#yrX@;QJENoqc8{~Dwd}kP7FgMH*8g|xS!!Xp^{6!JAf-+m~#0If;h z68D+j2`dC3jUo)%ba+!TCG;&e4cc^QQENaW<<0q~ftwC)N>IVvcvIg^ z`#0VAzw@@NYzNZ&qN&hT0ycq(6|!Tk3doSCgT0m;?UC= zO8G$lPM9G1o_HT!9K1gVY1EpDebsEJPVs?Quc^VdyHIroa_P4a=ek)?nCT<2cJqKi z18`EMmDtaygzg-lh;`cyxcmc>=(G|0b1xx3cRR5b_kybJFq5T&*jK*}1$$xK(a*%b z;A7~st&>>0>BHgz=s@2^>__{++-}&((@pHVXh1?f9NmESx;?}>Lq2S#>m}As?og=* zjwxaUQD=M<2kt zHE1a_M4TIEKqkUhVqNP1Is2i4!Z5L4mI9-;j}Yq;PuMaFYmbf+`@O!9VF3E8d?WUU zp2HBDF=Acg2}8a@i&Ni;eSs`kKDSv5j}!Z}*WhqFlu(`^_VbHi^wvpY-E0aY8=hQQ)^sBO4N z?043}f`d!MIw=b?A@eY-`MX)~{Y`v6=oECYg_)tyt_W7NL9^emoPCw}oY_gpVF9g!A!iOG zYk@R#n==0)J{Ni%2AV?OK&YGrHyU8nEX-h7BR&@{3CHxIk~ds?2qkOb$`G6-Unf52 z!~;1_!vZU~5(LSzAfW}i%)x2;4dU}s!jSA7)N_Hf(a@zBx_3jFbr{0)m-sxD3fypn z)3MOL5+)77lp}Q9({r7HE1TwadN;2ZX5nqS6#lJG>w$1#lYu*31{P$_M z)Pze8mR6oZwr*GK38VxLf{w1*QIXTar;d1faw*HHa-DOva^X@lcerY9|L=oy$#FYj z>%U)D%r7|*w*A|Sz3VS4^*mntW2#>q2QEwgo7j_w^9a_iP2 znd?+k85G{n4?Gn=WkCoc5Uj0R>>>$jY@uZluW34l>4wQ@-0$-2+yClU_4TFYOTEvZ zTr{A%Qj;Yo<4;hNwYgEP(A5@srGa;D@82C;S5DW;H2b7?6xP3PsyVXIFlzP9+~Qrs ztM|2U?$-E@#ytNz+N7d3>LTn{q@Fy?v*-8U!w0`O{uYhD9@BQi@8_$#uj{23A`Jfc zd5hdt9e>!jaA*DazEiInPyAjmc(}nKd28I;)nSv%VNetv-K%INtZ;<#jx8_ z$M-n;cATbtm}v9hkKUI@K7Nz$jaT3F${c<**V%IGk?G-{OI%D8XLLOK60#1a(AGAv`xA-*8XNcv-Q}>r`BCh{CAN*c<@uvxH>#ZFv-wf)a2O5 zmehrDnT4^MW8NElLfaDmP9DztU0bj>zfD-=(81hnfj=CYIqf5hy6^oD2z@+znC`ek z{C)ZEW`_`ND>q4TLS6>-wsem2OM~M=T^j`OXcfoA(SE0H$Ru&o zmrT}{cPq+0r)WFCn>1>g`FC=mpGsx+mdwMG6RrEiy5lcKe#zNAYMwXla&DJvrr+X0 zkB|4$KOC#JS&>m+T;VXzFnDpHRV|jxUXLQ-n{ef^SJm%oxAJG(>Ny>J)9~)t`262< z;>KFqW3eg{hUJG{U2^-%d;_N6HPUMW4OB6C?IV(|2>lHv=KkL{CqiZqfAP@uuwM2LsX=( zs3=EjUzP^9!^}~M#FSk7q2;FV&;CkGfi7+W&Pn^p3wNYny%Kxo*N5$#QV%o&Vn!QO z$9H``9NzzXV)``c_?6wR!ztU@7|*QltWxWsp!gfVt9!+?r!wAr)bdNt&&li7kE9o> z!!_!28-%|A=lM;)oX_j<>sBgd*4NO z!rUNMXPcet7K1p0BU4i90uT69+Zlhfo9!r3j2k+9)0w1;D_6zuij8hZW`gVJnMwa> zTCd-CV@u9{`7^lBwrR+M_=y zs_1#2v)e@Pg#?w&)c|fMxtGBPyEJycQ@wfJA=vWc%+}-;%gQwu`Wp@JXn)CGk+cc8 zN?ZE3OZ4QPcc! zY=gtmdSBxGZJFzZLF9Z%G|k2%-h<<7f+vrkB>&_z;nrIE_=44Ww--sYgz(}_?q-IJ z&!NwcuFFu^9-n4@r=lY5mewhEvgRUzY<~h%t`Z&X&aecbp*5Qdecja1*~e^ zx_PA;wR=obhYghnw>AzWM1-3-moVwpn#7Ob*1hliQNBj5+I- z22lB1nuXX}-*8EBE48w^`Q1b8jIQ3HYhio47$ua;wwc|j6i!y8z2VYlk+mUzIK5rq zMEOzOwz5#UW+yMw)rf?^0lC~PmyN2Uy!u<%skGuVCN6~->9AcbwTn2aG}f0_2>iFq4GUm)^86Pzqe9TY0XpN3p*F2 zYqWL!BV#}nW%}d$4EX{fx!il6s4Wh23z6|eE!^e|X8&ROh}T^BEc4hMg}mz{uapxL zV-gqcj`6Ixx_|h788sfIRLeb2*>0{vZ2 zKfZZ%a5gkwAW}8Kt9Va}*`H6}&XPXOPTS7ACwhmEqHM>4{agYr=;vpUTvr zZ9S!u^{uLl$%38EI^Ro6X?ak)>t{!s=aG<>3(TIA$;|5}vZ4XDH=T3rbDM8@dw+d& zV&CDGM{mboisZ<)+0vdDms#G;tn}c#g_PsnjN(s2sg-|iZQy~G@&ey+XYI^J2+eFY(*@z4Kv>4pVZj$^uYU1}-jibHI$6aQ9JRB?r z)s#|cAC~@UimS3;kg}i6OH$ovr2X?<-D9ie`f{`Hb(tLz!;(_mk@mG25uI|s7!-{x z%3M?z7JCGy&Ykq!uX(TOhTDE`c~Ql?30oUg+-npJx?&Y}hMs-Q)Wo*H?q=no$u!<=hSp5y z^76M%g~fkc^j6XgtLriUe7V2w*10&hgs7#QyhAtWk9+#)YU^5ki-?(9dr#AO_NM6W zWB$J%#V^eC?4fR=q6z;txh>8A%B^GVJtgMbh8>>mm<+vfeKn`AL}fZP@3HyI#UVkt zE49NCS3_JIAAH^;pSc>S_enTS>qgCO+w|!cjtPegoD)eKe~d2ACWQx?aqaZViCuc~ zEAdg!Sck+i+usYkvgDR6uT3G*&LuvN7Ky=(r2D zpolMRtYJ}4BUMX3H|4iftr*piZAK$W!=l}BvZud!w5@tI+t}A;8osia8esnPD z_&pvi;^n~c$?@2D^4`ntACsKK#Vgsm-k!K}=vr-@&sxw(JW~T0GJr zSjFBz{VnF^zPsb^?G^pXgZ8erIWQV86$m=Fj#-+SZp?9U4g6Ss;O)3QcqBzYfF^^g zHun86r;ZWdb`5eF*L6|P-3bp>)k9N6C>`Qs?rEy@i@SVIn$OqfqI^+&cbGEN>{+{t z>VZ-oZG)(WiPiY$wV^u?#3!CwiYZI^_n$+VKhybbu*-tg;llSVHz!_H=+?@v z6BGnGBli~Fd>gmc35~zg_pO=S_cB=@c(yN{ooU9O-uA8heIs*HlCtftHRWZy`A^I% zDp|?tNNeqy|C((ktQ6N}RYGMOtzdTKB2$;Y8b5hr%4%|PB2&6?<=f2O@BowW(%wdu zLWf_flm-$K@8VCs)Vw!y=Tr9M58*=nr}ZP*I6RG3JwH707JMCSM@2SCL8leRXOS^{ zRr!)O&r$KHMoo8lzc`!X0}0uAPw1p~J(=+oJFq>O$>TUhk0?o&A8DGfLCbuhpdNW7INOv&9pXvMc{gHdFeya_Se7W}Sj9XM$qQ`gd zXrWI9Hb;ew4K8-1Z@n3QHLNzfC{1YJ=|%IeB!y`_Y8?JWRNf)!_YW_v zSp_tua(FP_*Q5Ww&Ffae#G#m=l;_$aR=M$MzR`Ntwe%Dhl5+ojo6;=edG~_ekANMi zPZ;+}eN(vNQPIvH!Z=ZM#{JEWXV=5a#L9b8QhO$qT#u+~ERL+!DcDd6Ze0~Ml#g><@XV+JaIk~NjB@ER3-VU~1 z`O&hXZZn!6e~q2eiV_>hnS0F3pxSRg_CQN?`fH=G+t#Nthb&p&WRqWPo26JusTeRS zKSA>J^uyx?4ENqWivMb>%9Oc#-t^y}VmAz)X;u94Szcd1JtAEw)V!!8!e78EB`PY@ z^5NuRk&n0Em~l;K+vmGgL;go9K>yzqrTY} zXg&*2d?CKKwdg~mF}K!;eCAlgSouUkgCf87kp$JVdk4rx^J0~F`RW@v(xwl+=Ow?I zPfKSaA6>TBhmq?1;JUc<8re%T4))2L6t8EBPEI^n(ULa|qwD!xFn)H|na^zux4R$5 zaFI^M(K23Q)^e1Wiz|K`J?@uux2YmR;G(wRStB=JDQmG4=i1sHmpsS~o;*?W&Ok{r za36>Lj;;3d`@==m+*iXZsX26}<<_an&yxAS9y}$IL`4yFJ5OuJ@sr}TrNaejY6C9X zHOxoNiagW5T-jYB5T~%MBjSc)_Jp#U%H)6wTZx%X>~iM09!lW``{?g)Q`53D{zixA zNWE9+S>kV>*>Yl5uJ?0>Vp-JD%YUVg@luJDXVtM?Py9$y7@WZ8{Ptl9+0EuAmKQD+ zrfs$|TQgQNYTBOp%{FxP?EamgsPJ8%_a5IleW{||(FUaU^ktT$r!S~|m8KQFaN8h* zJB4qDZOBcReV=SHOXPZ%n|Ci>vQ;YAu-+B;NzPq!s$DF#TDY*to2xzbyhWj86Q38k z!+zatxrqlEon6vSXSH~`-6=zRG^a`=)84)La3qXhQam%~sp`kW)Z0Z~=mvNUGzKcq z?=CzQJL7OhbgbiwS9i32=<^%5J`{$G$Q?N)=I^O@YgeSj%cRih6K}I3n(Liv)9oC2 zgZKIwdWJQ-7t39DdB`)l#MFN1UU7%OwTIl#1DFd zJT6zxL`Js`o$gWCbChtQR_tr0rpwja54CtDd1KYvX>@KT?wz$MW zB!_wV^=(17u-hL#7#wq4tZq#-6etbgjr@M{1?A0)uNBCfhT77VgO8e?7FWHJ(fn1# zoo%~D>R-1y$HMc|UZM2Y$pZdWlKThrV%nZl=1mLtzP6}; z^3$=vrYX83I{({j%}!m@ofN^$ZN3V*wLB-GsRGU{A{JF zTfu3)-443ywswYet%|#Ls2?5ox13r^4m#s(cJ|n+Rphx=X8!a)Z&Nf+aN9&Pnt%R# zDsS+t;Nkp&v#rM3htgi#-ilxmJKOn6JxY@CTE&d7!L`U8^!+183hZu(>8I@Z%I)!V zVfL$TKt$)E#Fs`UCNwg|kN-Ti8aZG5bmD>V)E0hov$@P)=1D{D98X2}&eQH(+u#27 zn_+%8`@=!SrjbG;GKs;ggQ-cwCuF_EzbOAARl{b%okjd2Ii2_x72%)hii)=18e3eT?ou>?w?&=JULscJl<~ zth&U#+(&138r4uaw-c5rnT?9v1$FfYWJ4~FvRchwwZB>T_0oP-gIQty_J6-2ak@H8 z^XYPFxMixE+4$cDPv!Auv*E3bVuwBjWprQI8vEj6&>iMe<&SB3Z+JwUOHMmb$ew83 zKFdSFpm|)w?unyLB3H6o4%fH0huis%US?bEzWs`JPH4@>pV5|TP&9E)SYxjAGh0_U zNA3RnhhIcpZ~HQy78iZSx-;qc`4gF6JMI2HV`RMe?Ds_z->%ziYD(?LGyBLR?Yd39jx%vYO9%IK>3$I9m-06^6Wi9T zdpR)GW+`{!hvW`ZnhZ%-@dXy{RWlN+r*|L9C>=<7c{3u%n(=Da=YxDSPBgj=(fkF@ zk~NH^FPG#Q+b0=yo)1{9&5dl|Z5YsJ|0XHXh(V01+B{9tyf2AlLDaPJs#Qeeo4Up8 zF5fe@dy^ZMZZ!|NMpi%TFUIlo*9GZ|E-9U+DUqyBUlKJ}lqUvLuTII|Iww=KcPX^S z=i3*;$x=RcDMqG^vP%;?6dC^n=XP+r-lO;UD=4sDNANKmqGP)nYCIu0<5}rvyv5`B z>ZMzex=v!N9sAd*@&?tv<~<~Td`FvQeDH~&)r1aDLEm8Vo8M;**A+rE4l`7$dOHW~ z;r}wQT?=p@T&<31+k2 zt~&xbtCVz)*7!0Uly^=HXk3yP+Z{%@+0QRt#kN1&ppM^hoiQXyZ=kk}%B#`E zS*P=PF_~-$H|du2G-y_MFKTH!Ej_&>_4vRHC;6|`OpDi?_J?v$`b<-hw@gJ(cRcyJ zal|54?m#Aef5;7mi>2hN?Avab)~Gsrkj~C*U$^p7OH+Jv$BO*diQW1`+P8d;G;Vbz zFJx}e@}DZ)R8J3OSyWO@se}NZ3d1hr#oH6 z{v3TdOTCu{qxjC`SkLgaI8&Z>9*gh%?jLp|w&n}9_shicvI`C&x zWyb3`@`O4sXQ|E?{>ZM&e_!*n;!*!fpH@)J-%lBngJyrGEB~?-e_>aekBIvB#2xfynoPVZSOD?^i;#9(By20G&lFos<+|^YNvnj+T2&3?s?&8MbY%5z?NXneJ!bT6mUMWT+r&a3t@c9%dY=9>%n)SpKp4oXxkOJqZ_2+?;mAR zEt4MKsBPW(!AO6cq+eyWreO~3B)?dPxc?4Hl(Ifcb6 z!`*+W2(p$g2x%GEXnC7>R2*enK3nXfi z;5^jfcb@c~o2uqboz@EnD08$7 z-dps)*Ri7}-?8h(srGPETj8e#XUCbsg4!+Hx~QKqAJ*J+irOwi!81;Ke;{f3d8s7X zyu{)jkFsyp_wV2GAdMghsp1Ls<`N@AQ8XL=@u zmp!(YkUV)jbNblfGeT;~5jn+O7e2fZnvay&v3wxqrnuf?-5J+(=Iw5)(!zJt9WRZG zx!P#fg|Xgm$y$$)iYhDl@$;U+ zvkc!mmPp7zmnoSY;ttx~K1aX&4rk^KIZ(u&0EbzZv(TbH`jzdxE`50Aa^^pcy# z6@~uS>77C9ny+c_n4m$`sJ1?x?5%kfb<*|}WZ_8sTO*G~8e;EF_ zo29*9_Tq`h1J$9SrC$b4D%})6JkONP`n}QG?c#gULs|5Rd5+^`u|BS)e!*S`S4c{( z^5)O3o2_iOc*iR+Y4_sAazuXd<(>@&hF*?`O_^vrD=H?Cau*1xW zj;9Zb&pe%{Yq#vH`N$vVcw^w@B?;v(LL>L|SQPso{$gujA8=w8Y$+5o{J!1of=tW( zCAt-MNA|-PXboO?pU!pNqfskC>KH=3$2hO4yCITlN_ne&R!0f5n2v_cmCnK2&WF`x zJYHD%QD*1eVjan1I`Z9r&oA9QuNZe3x*l5Uo9e83f63_8d~bdE@c7!K;DmYcexrOgZTrh{mqwKK!-Y?8rt^a!d z9GKJ5ZrQ#R<@LP0%8%>aHxr63$*ajDMln1p)bba1sFob&o8qVO%F?EPy$8 zXIj1TDtBop=Y>g6UfgZhsQlpAVAAf!iZEWq!<`1)*>jW(QTyMz6|TLq5vB8)Ep(Sz zFz6IL9-2eGC((V^rO6%M?VVMVLp)Wf#ossD=I>w6w;d|jUhlQEnv)#Jz3|fQZ}8tC zi>)5RI|Ob~ZaDZ`Ulb;{*v`H1BXgBQq3`yy?UgsxvV^L)ee=CK<8B&ZjT>*&wn~{?>aBgWjRHQNlC4<#`&R!u8*D!(WXwE1Y^ZdCpeh%E_xcDh`D&c&B?)EDm1UMJyDxv_8N!uZS)TIcz{jVJ3x&#=5%G@>|E zNNu9*>Cw#^Ua2hfCT-->U0IFkU$IhV3f7eGY%cn4^h&UkTraQD2uc(ila}PtWwZ=Fr#byp+4i=>6Kc`c+d?LVN$p+o)bEt`pQQ`!7rl@` z{?2v^-|&0fuSB=1^yRSS%PkSls>n5#yB&XqsXG6<^77-~#-pEmzlt7>U$fb5KjM18 zSnza|DdXiSHp_Vpi@3z%U<-};PY%j@rMuGQwJ+9-u=IB%-|dd@zR+i#K6zAO*tf4m zG#a}`)b27HT+m$J#`|U6DS1rw zdB?%N4~?Hp>C<^r9!l_j`Z*$DV07a9fp<$6gDmDM;s^-*?dc4%~NY1->jnU~rcm2nG<{r+A6*am(AFF$0 z-m4xBt8HHW{AJSK`*_6jpW;6zmUsL;&vNeW_gRI+Ahwx6l_Hd~@oc|}z>Un; zynl}rc4oGTf9bRF&&VqpTSBWHQR@^8#|i2mNKVIxBGOeN&6LSTp=Id@7TYhu!nVH z_r`1tb+w}h^aJ$oj+o+>c? z;kEUH)WnC`U9T1_n!7eq6DL2L`mJV45biUPa7ofpUnW)bZy=;--2Nb`{)h2|O_irw zZzhrc#X8y<3?d>t&1+;4TU)V8|>ps2LYZT7M*?O`Ox$h2h@A0WVmqKwefpMK}%9H1n3Lk8{zMByF*?a%8Y59=M%Kd=+LkkJ+ z42rCJVq8j;%9>%bC*Dk6-}}~g)R5bnTCm9|wlGRMStN+Xnd+JQo9?127glcv1qR!~ zb7xj#|0+zmun+uMJ(3{CIe)L~;l-?pLOUV)vgHSgntGcCn{$ zqSb4zRASub+mq%O8v`E-jxZYW?C` zU+^IDdY7W~>$Q{^yN#bQzmH#NIuO3_=3R@xmp~@!0COLI7W!}5JC6FhR;I7X>dhKk zmNJoS-*HG&;Ns7w{Q@NWPHz9MO6DKNU~9BXK)Nh&=& z-CveV7#69N*VXqs?pDb~kW{>=WUJ{gSsL)l`^#g}@P7A?FI>BP9`r9=eCYJ?@j|zB zA&2BT_mf($wD{Erd-b9sbUgM=nu{mgp&TYy6bWUqOBcp(TYaeSL&i)OBx01}zoGCs zfa}Muw249y>WW5KVDT`@kV?Dq0Ed<7)fj85^Yk#_Sok9-@50 zQF%}*D!K2uJ%x?JmWhIZY!mC**@<^kB~QGBzQlf~+H=f)`-f(O@h6MF8&_?OF*>0=yLRVtbVexc*g#J8e;A&utkNGIR%XRvLi&D zZYGqfK|W=cXQjK{o7ooAEiWVDC%B3FV;w5+hC{WM_QW@caRLX17`W(~+ritv#YF-e zI`QyuGMITbw6rJmDqS@Je9Vxq5j$Hcf+KMqBteu6cF^@h+u0d_tW&^!>FIU7j!BmG zwqS4+dMc1lvZ&6z*sFT7gUKj0lFBIM z3$9Q6hAfoWAK z{W3IhGPWt84^eWX_Km_(>KU;@yLL#}vu?V&reaZX?cy5OH$3nuJzRZU1p`NKy!6M{ z>q`3QZWsHzNonb!2?K!eWBx>Nv1wamh?9&9jTLC zwZQtD9A;?C?Ort#L53cc*Vq9K1QKvmq~w9KAL>&7VU^CH|TVT#u?hIqBHwQJIm ziG1-gtEWyEr+FW5ho($wH^K#5i;*81LPDgkhUlH^F7br%SJc-Qwr9tfm$TpNyn7n; zYtLqGQ_3*BSfKg@a8DBl^mZ_8yzOge=w3HQYs9>9R#W~2V&uMG-^xjRIw-pdvBpq@ z>Ag&m0{?VxP`8=LWaq^?h8KR_$n(sUO(1DjO=9psfaAC=k?d>eWD$3A*+6>Xv+8lj zTZBPudwhE+xmTpnlWT12)8XX~bj?0-m;%R2j9b$?OgA_vg;A^cuiq@*sNS5J*gj4g zv%yFrE;CK}wMCtKBTW!BOg4U3+J)fe&O6uRtQ6vM%IZ}qH|&t!4RMZ3xgf}6361Py zFGg-*)At7CHb4LrZ$t4miWp11zstfy3HIZi)wbFjt5Pwq8GHE+*&wR;<)H__?!$LTnCkGJ-4(_tFH|ZPGgaX?1l51Vy}pm2fAY- z*Gq-;ZbP&ap9|Z0CCv_{EHsnJI>BQD#I{G}`yZRpIz>?y-#eq$EIpq}EW?m81*2pt$_Y}ZieFfVdw<|-8E$`C5=`_1aqM!xG40~aLXOjBR3vEH%+AfSPA#Nj+idM!{V(+VaXbW;M4%XBtWIiZJ2Jo z1{6h{@a3v{*}C{Kz4}CcwMFrZ`u5=sZ+^gBrsk}-1?db#1k6aYz=l&Ngc`dkHS6kg zh59+(I-jN|`AY}VUc-|IiWA_Xv;24yKxLhD3rLCX0udA&V+>Wr-lX%8_^ zt9c*lA-Dd35!r>^PT?%Ty`)AB@h>9 zYV{k#SBmtZ`lDT1bIa3+PHnPY>CmKH#_`IZv{m7-n%K7;V9=pfi<+h;Uv=YMhc% zgK8$e*7amXx$eQB@#@ZI^&elr$m+r`H-U|9*YFu%TJJ{w(BtBK;k-S zA-?R{p`5-Q&G6AgN2dx*N_f!io1EG<0AOj}rW7k3GQ@YGUF4DN^8Fh2t^D(Q}x(J&# z@2%T<^UM-ng={Jfa>S>-%zHLLAe_Q=)^4A!Ba3uhlHiGVA4!?67&ZyVyT0NvZ8bdG zX7iZu*HWRE`1o{@^0jF3a{^xtD9YpKoXCbEPhcC%L)+U}-!4G!X}cZDQDbHEecvj- zj`0bPw3!j<=nVjekF@O)d!bP1)zLHPM3(^yWGh}lB&!p!;_@|{#_-;m3rzn4sQ}|F z{%3tHY7^Q1xO?{nczKlZaXEUJSODN4`v<|rGB4C%*@RcO$Jv}UVn-q%Fh!^$AD*SP z;MKkirOn*Y;zqWuv`*!^Hq$ zj|YV{QQv&(Ny|B-k#LHL<5s*lOl)47XPZBv@n`oWmN3Sn^{sw>YQ{nDAuHhgcOlQ7 zj&E;5H|Nt^YZ%};crsYd57~FcInAN@%6?a=ctD>-mqnSb4M2WSOJrdnV0=eev*Ke_ zrn=z4sA0@YkvruUn>yd4b^3hAv;}%e1s>_R3^b-f^3h%!zKVM5`nvofjD0S>LEvU@ zb^5N{@%;SuGIU4pAMUUp!Ur!8BZ_~0O%$B1&TsZj@DVYZ7C874Ih1o5evH;yRY~U! zS9VJ`>v8iO@{Mb^{FvVP|L}x5*<*(*2f?dQ1uyx4)%Sbwf9{8#EVKs-B2Yz7dlPod z>Wi`$z!#y4fb#mrP@{2o42mm(VDxJgh!9|VQX=zpS>1;4MP3?)Heh!zwKcs$@XBzK z5``*WJZeyqPGwCBV|dy7J(`<{)PN^hK%z8daiS4$N63M(5Awo{jgEV3E7V-|wZPe5 z&#_PL)O1hzSw5Y4^Vj#ZxKM7d{CK=jd0(E+pD=~u-d|*2W9VzW)3E$dMIHP9sl8t! z;UbPtic2kGZ91X~NcW*RnY)VfaT$7faBc+dvqo5)ThVqLbs1Qs~Gq7HBJG1|8>vA^ft)Y)Z$!Exz|aRBwW`dM&B}XYl^3C<`9!oUsplsH*CjN_$`-tf`jmBTi{@>TXdjtJn_=o4A z&dry*s>Zii=ljGU?H>1R_bmMD7TUCzc?{HxBMeX!<9ua)~(qfLpI=%FX83>`5>pjMD4xRGv< z#FawmCYprCSpo;?A+*m_S-PF~j;Z~MY0kh0W@uvcHsp_FU(E9#mY?T5()K-T>B;=k zV^VmwXJhrFg&+0pCq245n|p%YrAAhu%(#XeR;h6(cAK@wKEIzeASlLfN zrwkMFr0gWkI_LuwaUwUu+HkglGPaa2kINw>7NVe2e0XOf=ow%jTf0bTSWCxa$sWVrNZ?qCel>0t z4kHWDnlpN3Dg-WmGTY80b+rsOBBP+?#P5aRWDVpKw~wjIFdg@pzUKQ>~EJ zUb&YWXF}vhS~MuC@Ek^m*2&R;D^Gt!a8D(IVo(}xX8b1CZVuJc@MeUiTO)0KmkE}0 znAKN9z(lC$ZE-8SjO_^^^W9BHR$vXuEeibZRWqaixCGD)od@jW|HgJ8Vd(q2^;Lep zyUE|@!94U6FDr`7A9qWENXvfxNqcoNjjo-9$|xwD<4Op-Rhbs#+OVQ}xc1?YwMZ9f zhZ%W(J-Xqfsq#ded(sOr{I?%ZLd6B~veuIf-GTobg)wfeZ|p2+eLvLbcZEe^=CV|f zZvTA8l(b>O`wM#@f`t9^oMr~oo2tydoXS{hyZ1mm0m!TZ69Bb#mPg=>qVSfS;S#+YPFDz4yyrFI8_t_nSk}9JIeM@+%l~_ zOMIZR{5KZkc+t#bwvMxFBp*B2 zG+%!hqDunHo*)fk-^GRdTA+r;R{H?|6eSqRSS{Om0$MMdW_S1JiNfSawZ6ka50F`? zHOK)C*z|tJ#~1jMt7LwR3i7Zx#FGD?0{iaWQwqo8FEdkZf3K@Im#BB(ei=8V7rXi+ zwh9=m2(A@`kvLsf6JBhLip3!L)3{H2MaxN^FYH|@!@d&6gNWdw_w|4FQocVj zqtEZk$Jg0IH!9^YnZo#Tc?A@lErGro59N&AF^#(Ch!09Zw0eKInL#$cxw!MFNbJRm828tj0bZhv@5yS2mJUBU#X!{JU^Z5h%4jB9Z>J2bwD-%-tfcu9*& z&VmzDT3l`F3wkZ8!pMcUilXdrJn0Ql(|>qLTeiUv7}~ZZo+$EsYn=_UxJELY%^H8` zWYp>}tL@?Hr^2wt)s1KzD*++fpgM8VUm`={60c!yX zFqlothz}T`oRFMm0#Y+EbNCk%t>4Mn%!LGBL%!wi9@Mf3$Z_aFP=k174Yte^8<{3;|JpZyvo2h!ymEi;(zD?2~^%b)TY zvQCFcy!eTofd9*0#ur-ky_M;XZ-^vE3y=YLa34um1pI3&F^?PImYu^dE9teGajPJ{ zR&oi|Z7f7BJoF>9fg_>In}TqaCNY_)pcKIX6Jnt{KN2DRWPC&hDR6tm*F~yhEkpQU ze$Ss<J zaIqs9?oU?mR)=zeQU%SL2Zo;UCWb9Kc`8-Ab2R^K7?&TCX&Qqd&ezG0Y$&{X@=d0q zZB0_~#}`|gjqxhuXxEZ&d)m=0-hklb-*W6M;41O)%boJNE1ay>zql7Gb*fAiqJa{F7Nq)FzQto={biSue$gkMbx+cQU@!9PZAYJ%OccLawn{ZfH|xf>-U{sB6e5 zu|}>k{<$3N&hPdnWl#2rlG<@Cg}x1iIV~vHkP_7HT#475qNnZ@jNcyAz*|!HM{1$4 zAimM>#TQSF?y&8D&&7iyR2_g}dyZTEZt z;Msk=a7{Amq{>6-^5gyD;ba0tsD!Y)mzqnL0D$DjN5WrDI0kX;_miDde zU%8(QqIQy$Rq@z-z3X+*NiQy(IKx!d0fA|73AbqhG0;2Yn|n^NZt{gaSVt$H891V6 zH6NsVBT3u%#nxdD27uqEF2ZH(_>*Q;yR!U8;udq2-Y&beTgYbL-wo<;N5|ZSPsQ7l z*56Vq7w`eW(`q!AD+1sNt<$B3imwGn6{H`og*bQAhF%}D-Mgn!p4(#P;e-+|aJQjD z%zwA9X0J1=Ix4h=eb?)(@miHvKNJ+y`6x2}VFM-nf4`vj_zoHE$#SN845D^Z<$eAM zF8ca+H~7hsJ5=!{X0W8$qoz-FMKaiFrGLWg*3#C!6tb}J%;Mu6RbV!zH8pKyLx9A^ zaGD5lR8`tnp0?mKTl)S!ui8d5*tvY%e8Y+5`PW&xSp26u;)VSMeX;K!-k5fko>KA- z1Gz|S5c~3mK5_yBk~hXT`aTk?cV8=@Dj~`^O9!+C-pXdB~d(W z{;X|ByOx9cH+ug!R0sX_M^mcQfA#C*fF$C3X;haZNQ?y1QzCMP@HNNT&yfdsys^|+-J{2_98DyqQ#ht&m9wOjYhKBjD!~VLP(sZF zosEC@nIuPofA|4$cmHDbP-8XHObT*Gk+&lV+@me5GKUXG_llqce%+~GiVrID1`a%V&XZ~axhtIMf z5kRJCkZ#Wgdv-I$8Z4ty6h!uE5rj-LzF{@tdC`xyczHEDTddeJdTp-N4VI%HFsBc? zN2Bw(nPfixL*qpC;leBb!utA_jxEA$O;-jxE^MN-e7~a4=r4gaNxqfD8#voUxoYX{ z17$cVQpg#OBDO4@DmE!-Z~Yqa^x-IzRV|~mR#~zQpq9Kb&fCbUI4z$FSIZ7S*Y$yf z>U4xWwyaVBkQdTaaBgPRg+`MmAqnDEa=ZGi#*vVgjs~cSg5@wr&sTB%Mb1N23VtrA zo3S6}1pojL5CZ@N07FCsBme+kRE{bY0*yz^M8E%~Zb@-442mp{8OE^d?uEeX{zI{7 zV{->RbN~JjDH#AEnlPgR0BeBT00Ml#+G|S-@Pwz~<;6Zb;DiuJbXp0PKnOVTde%gc zrg#y#2aBz*erIws_gy0-)-FEhK`|9r%HzNiv+Q(Sj5u~3pAKZSIy;pzW^tWP$0V~+ zrbnX&i3EZGLI40WBXC7`0Cs<_>9uVt&{Y9?EtZ(JF71V$@BR61@BjDic1G7{ZKza) zz(Eii2%g>T>aDH{%7Y3SA^-b;NFYE05E*_(-Zwt-$@3(wKMErTUgdvXbzl9Skvs45 zKe97=;_7OR{MAirR(QIT8J}M~a^&-QVCky8bq5a%4;m{}UO%k*nbA7bkD_OypXf>T z=G{81Tu867GCT9ln4Zn^b4{o8bCQ1gGM|~|kMw6>`smZ7sgyD)6e-JsM2)$KP??fI ziIGC}o0E0jjiQT=>`k}IeX0KFAL!TQKZtst{9x&Bf1tMG=bz8MKLDr)jJxz_ra@r) zq(%SxeR(ymAAP^!ERXkhcGG?2JH9(UwEVApOk5lvtPCsMH1#mk>?_*XNQ^R2>u?wW zfDUK@;v=uI+ETks_OuH@3n?LT2!qCufL)oy-$#`Surzcrf_R)zb_6{+x_4G8hC^VR zPG)suiWHvUH z+4vPR zKw!Z~KykR5#vVA)0bQcU!8F0>$%0BVXH=tSdn#d(B+%4pp;38^97T%DPD?G_r}?@P z6uSdLVX+`}fG-;2L>N9DjSyhEUs9TFKh=|@7dw!i{cb|ix2}*`qM~nVHNZSN5u#FzhEF!2)+3d<7a43> zSDBU_=hkATLrzF?}zorguJT?8|NS4g+8#eX8@Y9UXX z&Od$DUdNUFG=8W~$deb5gCmjIAH+S>_EMR-@g%b9^T%&zzfDc+h+bG#Ml{>Ebn$P?M%S4!ts13el$r&sA1s`S93Qzp zF1)cAxmbA=*@c&*rjACmZP2lzNg#$PZ?f9N(I7YI)T7N$YTP@>>ywoejXh41V@7Au zKaU@V61Z+1mUo>ex>-}}8-8;A$J)4H<3(=r)^Tt<@N~|}`}_9ish;^5ndKj3Uf%M* zlYyz+jiBGmefY!o{jYinAVgh!mv@O%-YYA0*0A-lFks~U$|dLTJ)|EG6q@39th)sHI(9)M^^ z@@AdxWbJAjnC`)3WdA~M6bArZ8-@}U>7$@+kM!&c>z$moPakc#2a&~`E|J_-#cGNK z%~5qnx3G?)H|EpWIW+O7gp;R!S2_22GO+SOqy#TDmK`M1sS&Jm#QH*OI_@p*kUxy%zwcR9E8 zzwV_g74f;nkr-9W;P=69tek|rczjw?D)})b()o2bxTI1L?wV$v&>G4y6H7K+kMz@U z`FA8sBtD4KnLg-T0(xTWf9C~*$}#><#rB%R=#QEA022^*JdG{3t40?;yeHo?UzMG~ z&hwpUayl?_0Lvilv1&aU)|mn}538VIJ*B|?Q+mMv5rc_1k&BZkwPqCIM?C;yVAClq zaagl!^hvFn8Scei#q1KCo|*2mj@uegMI2Ju_WI28>!HuqvR9HCQK! zNho64r|c8(2#0@G+&4GQ^D;*OgLv$b4P))KF4rx9Xpb>rt657uHE|b86$1;KCzH*v zkys7LPsFe7r=Wbg4AZrBG=yw#wC7OXEeql9OJa{X3!kPqrkJ61I{=gef&{IO%jh z{#qPqzy-J{WezYdHor8<%nGXirgzCLcEqc#MTmr`8U*cZe;fF2N4XpOr<0AhQl#qP zp2V?^Qaoz;n1-@7=uQX`*1-GjW4(6rA^v~RHO9fg$5ZAQfJ{o2dud=RBETTUWiVNa zQHI0|gvWe@9)1EZ;oZY~{y>vYDN>BiH}P&E%w72;8G`#?fVz?QAWSSHfHO4 zGg)uxxPx2c98Y+2YWbJPe?HtD-oI-v8`b>#!_MiL%mt0JLlb}2{=FN#de0UFT613X zi$4q;T&yO6^%-Pg*+c+MR13&ib#3l}*GOA}2ZS|@*^O<@!#k4Z<3%8zRt2vTm=V?) zs^;@`=W=Np=?7NPp=#@?o48{x2&;utZL;ZHEL;L-ked+qXbb{JGR-|Oib{hFVN{ve z{NVUvK6^o7UA%0>>xIR7s8dU?KmQ0T5idIcTb)hOwbA0}nt|M&b+Ev%N#d4&_2%d2 zPzM6fiS3R%wtg<4^?B6$pq#wa3RPBHZ5E$>du$A^&Ock3+=@x_{AAk;>g=q&4{6wM!Rk1Jj-2QA7e!Cj@>n)Dldt$@__X}b)P2AiTnE~9Q>x0S2{4Tf<4T={D$5Mu>BETnHYKj zyIUG@!ZNEOZV~jJiyP875vUzXOgx%7nTr1QLbjJq-vr~5YovR6$Xcztz1z7OV<}79 zXw%>iD}$T(2#bzns!&_H4UBHR<29!>)={4Yu(wt24!AK>xE((D{n&m`cjVpeJw2e} zG-SF?hBx!JCMEBKEG$z zxqp`CtItg-9G|N_8#OChUa%G?bEmG#N5#XR^)J6oqvJ{y>;X>uh_1BLi?`_^G}2y| z-92M3R{A<$AY4{wgvJP8ql@atn?4qYz- zOa`Z}a;>x5RJmD6<+5*ZwaOyk_kXMTdoM$}$zFq;Ogwyys7Y)bd{HPx#Qs8WRHpq+ z<~eM-qcjBCU;cXYf#0TO(2clS2u|g0;IVLJF}nwI?32lfiO>UGGgUu#9r#0uxA6uT z87yc|bw-L5#nCii<#FS1TUhw+rKYtte~qGe?X@;&_|etrJuM6WaJpc(ZoFKMY@U2f zep(M{jsDMscP(`vYV8fhE?cnrllSYEqE>4E4Z7HmR0Ed-*3L2hqGe&#)h1WLgO?mT z%I)8O26mtCWEh`d!d0)!g&(PPp>`d9I<*29gz-giOm4O~ z6{E1U(!0>bQQ4^#u+*%Q_C987_&g061r7)Vf9q9~*E}lZF!ey{GNQ3+XeY4O2_k~OLY zzLlo%FOrqe2hvQ!Mf6oT6Muh%b@_Zl5D|tqc0;lm;EPA-a(ZAbbZ2H!6Q6B4Z z9jnpuh0?irq>g`Qk_p|43pL>=u#BCS8%MQCzqZNn-h*emfCRJfSuPfF54#wuh&G7@ zzLpo3oZ7qzHurmQk*;Wa!`gAC0`EJb)0sr+tL}EX3gp8YxUKL~Mr$$^bs90>yo-ox zK^w=adVZaJ&UH5dFMXl*Xm#n~E8>VTFOkI~QAGuuESUj*Bt9{K^ zf@O8vJt$DW@Y+c|&?NO{lT~E;@vqQUEH54kX`6b?9vaU@731wK?eg!K)!E`rn{tL5js>Dsz6qh^DuHP}a2S?e zP%uu)Yv>i$0DlAaU85R+2&*-@uSQ8b%=VaQ?Q9z_7NA9ItV&Qw`Nk1Zar9OSI1u(3 zMLaln-uuF&ZH!a|4&KoNpjzy!2lA}vNH!t{(<&wSXT~YT$XD<^@Fe90*~{UND{i+A zZ&6mem9Of!zH&pH>e6g(&bx(ZH}Mt;@A{`Nu`KhVx94}8Eee1X$Np^{k>~V6_gj32 z(rtzP)O-|+TZH56W?F>!DJfb$Kw z?)#f5(fuw5xgoCTmvsv%g=^y&{x74tJ4ydM&?Z~FB{loPjObd$6PkhM{T{7=3((%L z28)h6`(%a<7tt5Dvy2Eq-TQFW#&yZPIw`vJLC#|)$dq)=JcaZMCBd3#INI@+6IXvV6k!eR?gmdqri*`pypogFmTxGlC)w}&EOfBzGe-)=I zrfC1SIKFv8=#3{v%TqxbJW$XYxJ~&ROr59!zK3R9C=Z<;v>qDwYRz<)!mNC*brIgy zWIhdhYPcc5(1aIgSOi|eyVk(>2$`6p0%Z1i*PQ)vWz;?7e6Sa~P~Qu`!VZ65C3gsa z<()IU(3LNi!)>;v(?$BAk9Q%`3=hQdZDn=hS0 z?VURREZ4Wk zw`K9?NxAbPIHOf(^y?>I)>j{p-;epDe#`e@t-ZbhYA)1TyX0>d8aMl2Tlbaui>;6z zG=o$58%HoB8%GXDIyv|F7XO!Dv48))G5=7iw$R_}8ByB(HKH~`W%qSyJwtqBw`m;W z>u(MC`Dr%ZT!d*7Dd z?HFn$gi7I*L}xtAFi`&Q!QgoVE$kHdo8Qxj>^QlZ{9Jiy%onbwOcu-`@@dm{S;|5X zk<%=IOHKkO3X79{7}xLeyy-9%*W2DP)Nm27zyP^c2$i51AaaQ4jDkxGBhi4r&n)-t z=&8cK$GYD=vo|o-_AMRXw0orj`@hmi`MAM||LjBk+w48t|JncKX6Ey}#`Og|1TU|) z3E1T1gqpS3o_BU&NR0(TS(@VoAzm0c=86slGHAepvxM`M*jl4u+~5!i2sK#7YB1im z9V%!8;)0F8@%oCnTx41^JgrMK6k+6fd0;SZ5EK%UvSPV2XiaF;prHwluaRgO0klqM z6k1~>-~}kca$ZoJoT50@ho0-Gwh)C8K;y6kL!dM`jXjv1L|OW27hbs?cPNm7cto#o z@135`6*ZLn#o%IKgC#m4eg$lU1ctfYFy-dhv2HE1YoW8ECmdqD5^}FV zq*+3^WEWH?@8%vk>QUV30*sZ@ZuJ8o6bqHgo) zC$bCwa?~vfBQb3SAxd$zwu$8XS2dvSse);8vGf`eRPYy0?(dx(E)vZErU+LVkD8uG zrC^B?B9bs~mX}*1$7}2v;2^@fH3hdn91?aRu5lng1iBCj(qHafqPpFDd8v1Ngd!+C z8S3j^vR6J0Qvh>Fc%hZ#$U_}mLFQ6N;&y>}x#LVm3@X!E+aW3op3qn`UU8!cU&&Fp zWd)a|*lW+GnE4uWiC2M>DP)&wv+sF%zPELJmbV1PG* z4C@hRf@=r&>ix9O`HN|sIGE(2l`AvzULzhYvOD+sOfFvko&V}D1Z@c^H@IZ1doSzS z3{Q|64}x10W2J6fkPjH)6ZXqD*elq1_JJMm*U_>yOE3~C(r00|6`lVT~1wo`IGKxx#}I; zg`2xZoDo4XYT?@li)bv@?3g z{Ym&g(kCDgCM(a_%Yd>GQmGY&K=Sq!SDI^n@_Hv9-Zge+YZxdcix(lZ&RjL3^UL z<148%S_h1xF|dMUPZ?|WPmZ*%m>|#~z%u|56tb$EX=!e;(yVX?&_8GDtIyHU!-xcq z$ehqX4SkxBC)2C+M7*-`ZhVRPwXE{KoMn!W&YFo}=gUjY={x5>KWO^)7X{Qwp0yt{<4grgw&WWHu z#!w&!zIwzC7}`TgB+XkQ6ibK{T6>)$qJLhR5d*1B;tUK*AsGZH>(TUPq{Oh{Gzg6| zp6Xe9OcvZR7;pRPsR|J_ezYt>F7b8enRH>~?E6j{+%Xu$XgXyiAr>RQ)xu8Tp3wja zWKvabg^U~?Ogw%vxGT0i+ruLb0#E?0qjCV-P&X1B&X8XBG@ne+NYg;R40~ijC8okdzAR`7t5`~O$2&Sw_<=yt>OIXc_N6;ot#mu^KJ&Jh~!bhwWDKH z2GcHWYUUMKb8>KnuL}#XR)z>j7$+BCh->>-pzy2L8FL>zu-^NtF6h;4=xo}I*8lG$ zaFLVNZu%}O9re!B@yKXV&2xf*xK?QZWK1!NAqyXm|5(JpXF>E>`OxbSf2^eEyqtes^OWy5z4mCuy~(`!U;M_! zW|74sk?!F;1s+O|#-W5gZpJNdOts+!N^ zhE~F&cHimu01I~;H7pe*>0sXuw!ciVtO~TpJ}*4x%yj4MX|ypih^EKA6mjkfVu&O6 z3sPR3l+}O|ipYmUlT(~;4l}!QXV+fyAPdPwq)a~<;QH-W!MOhA@vQ_i@KtcMe6%b} z-Oqo^`^^DW#t83%_BSp65hOx#P!{|f)`ZvG@@PT&UyPFDxpskHCRhz0$}_^`rXf@VKm{X#RY&nlA) zPCnK%Ps0CGz(a9v((BpcauwD$T_+p{dY>b}d6T^<4Fnh~q#xj?c6T~4!~0xE04nsB zx5dh-GOFtk|A7%X=BG`TQq_hB+n2_JjZH4GKaoz;0$JA^f0)t*XA5E)tqIl!jTH0* zQOyauvFG%tS$fjMmHpHb#;kn$i^EbTyg3=BKxg3}r9P*UCcW)mPoz{MV+~sJ(1fsA z$%GbuA5Dzs27nI80bM86ro&@M{Kg1r;O;0I2pC_7zlzzWkphuGAsLl5Viaa!@9T9) z6F=??jdmrZV#8^QL6i|#@T{wdI~Jf;{bq6{uNJ}W!PTy*le zGFr_jI2dz1H&`Qm=9*MX!-T+6IBJQ9hY5|t?J|o6vM1_=qX*JFnh*Dz$ z8ZMMWw}a1{a}q!d6q10^f;i}b(Wt?=)h|@Mkyfc zG_D|OVLfUK?Tz6DxFA4qoFt*n1FW+2&z=Ssa`PgN)qG3{ zY5EL{Amebh%3IxtV4gC(^gq=UT#>o}rj_sl&LrHHuUgzA&8ly=Cs)xI0wgs;VGku%r)gN#X7Tz zZL0V(;o^qufACp;Cc4E%d-C4&FwZzyGX@mt6e(BuzpO&9&I?Pf;9 z=s`$L>w6q8%K005LUoiBd`nomU_oBQ98KkMlx7GGokPfw7^jiddpt|w|Da0Tx)gC( z%tC;9lf3+N%~nXx);5x$*Y%IAE5S&ybfl52hX!e>y>jLlpnL#YQ`h%Qr*!%w)~cYS zgRN%|qr=@8bdKpc@g1b;Wx4dI=nxPB00aO-LNGGt=0z!=?c_GB%(F%?JSi0L%c;%mDy9RMxg4>%f+cY;6SD3KAi4gs)3> zcf0M@wyy2Swo>j!Op;1KLqfcEan6M5R+2`-2!H{wG5>E2@W6MZKY#B0#3P@+p80|_ zv!5s*`6m-T&(9>jl1pdt(Br0YXECz*IG)*8W|@^W`y=z;oIgezWa!JfbNpQI>^n)! z3olKXXt11=Q_0HKXmiFdGOEH@?(Iq28D@$8&b?cQjn;6D{b(*)Ys?kEUIth zx4HCxtmi{xfz2O{e~Xo0{$}0eZ-W2(XYy7jGUs)<>pz;GD|_?*MWdIx@$xyUKKG+P zRW27@Y^9{JJn4v0fEMa1chHcML(uLj7&(s3=`r)XF`k$wuDf*xrD@&eaX#>$0@azLTl8O(rj6Hq9aS7 z<@UPQNh@_auFNVu*uf-CZh}WTsn1vRQVp&i2!*T&WU^+8wpK1rJVH@n5FpqPqpYPF z$qJCwc$NyKWr;}mDy-adidpr@S~3yLk(rrH=5*&~CU(f^Q1nSdX4B|w?Cj~!TJ^}- zppQCJYm5DQ##QIqi2QWy%#2L#jQ;RjRX%5YnylrQ0qP(bZ1>(CJiK+LPvH78V=-DP z0gU{?enee98ZCh|TK1Qm4QtBvm-f$T8cA2)^l6{i@2f%oY@gHrP5o;Y#0sT~VjQJ` zN<9jJlcyFOKs5Da;s37BQ`MUdRnGsQ&Brc@{vFJ~(vK4n2pR7|mdd$YGeVkVpZ%i( zU;GcV#-^nFO@F?jJLBkbrrB25aSHc_LpQr~9oU8zyePXVr9Jwk!2_ z>3b}KhUFU2jwkdgEz38oXdpTr2(6_x&c<88kyU0*6a-vE3uGm+HdCY18O4{aAUFl~ zQs;;sul#gbOo?x(srTGk0AzZQ3M@6=X?oUCGOR!kOlcaO&J&wyS$19j;M9h-fh;2c zce(t{3A5FbYNtNjWQUzRsim@eaH{HdBe-(peF{p_r#iss0tA6kaC)#QD=mpMM^X)% zhH<4Pm0Vm{gle0%ZR$L)Cp(RPGInmqFPqKl?#-u}i)!sg1Vj=+MFznZ64Z6~#GR&H zPdz5_nV03`ZIU4>{YICO`qaDJ3~gMrskl#`^s0o9=wRG-s(z*`R~j>xvtcSO%jXih zAS9PAS}*RdS!h2@1#RZ`Y(_ua{7lUJnbVoh=gG=p@9blvJ-X%1U#Y1JwILJ4Q#`md z_h9LMeUFOV|J?k_O!2P>tqubjryDzW$4F3yH16cfU7>4OgCZZ*Z=2K2S;~Wo*b&`RWi>?BB!`sVp1&>)q5=c1z-Oj8K*>>J{;% z9ui@xEqba9w|QwqY2syZ;g6W-v$OMfVseMwH?R`9VBPO{KAH5Oi2g{ZDuy^Hol zd1mvIvU1$w)a18oIjMaxCaA|(VF}^9-X)jD0wdMORz5x^fi>&9&R5FG|IQ4?eC@0> z*-Ts6(FUdju%SwZ}Xt)3Ktc`d&4Ar(Y|!Js@XqBO zKPMOSA?uv+i~stcNv!set{Xqhu~zPzqR9gH)pvcfdqJymu54p^aCH!$Nh|*24#FC+ zYeW9XZ2OrRSh8xc;KSS?yDqCirVZ98Gdapp2Ft`W^)Gi6imVmL~+RsU9 zj0@Q2IJRt~^2hq~&Nmx7xvuS(*y5U5BoLt)adT|8255Xn}CPUDVsER?zwq_(47|ZJLDi z3ps0nZxut=?`p~Qk$U@_SXS~F_3%iG^OB-?;HtHB-#}0X({~m)85b z-B{!Av%PrV^Yk{aG+w#s`4}15-dJ5tPxL>${eRtZ`GLDqZSVc?jFb$bof>h0*G+p; z)5Gs-{nnjqW>9d)wx4>2cg(g(4-8plSAE*i4UZA8OJO(_s$W+)Wtmk&bA_rF`se@p zz4I*?{JcS~?8Z&!;k99xIbag0gx|;GZ z;o50iEuLfkgFg(~n;)k8bzfrjkwtN8FLy(B16z&K;@znw%TT*W39xvUBorzr3vjaDDd?vWQvv*|{8f z|EYcQlXu}(bLS?1$Erzan^tZcjpntIT#*+|!2e*#2gRwj<4%MhgrU}VTk1G90wp~O zZ0Dg?rNDS!DqLM&J&}vi|IZxRVMT=3caXJ;_wJ{wHGzZI!~2 z5*@r;atqI%@P&$Fft8-Ifd=*7m3S_JQWi!J#LY{f@|Q93FnSIyMiwe~0jFOD?BoF# z^}ZGR3R+_Xi?4aOWa4^P;ITa}S4xg~fmp6&s)!B8anrdmydOza<&YJq$bZ1Fy2wU)9Fbma*_YDB8?NDG`B!RUXJ~3v&%va_G{m37Y}P8-`rq_97uP57XdQ zSs!ai$pMnLk*k2QMo=Rj31C{I%e7z#GYPj}VHN^#N(I${xnyvpk7107M>!7UxguvR z+KIhvknQAjDnv}>3sO|Nfv(@zjPEzH9X z2n#wX{PCAVd%nW={zcyw%E`Vi0NKb;lfZng3gr9RQW zow-=9A|~AY=EAvjjVTDSsY8#3=&T5DBd0kPUKvGPAV6T4ViUnwY0Kcl@UEY4Pu_cj zZK+4EAsYFkgiKmRV*K&%u#YXf>{Mj9$pHY_)>yeEHRmR}hUmG!V&O?D*aL4_`OrS; z#51~Kg8fY@-4cWBVrgqy-OOhGGr^rN>C6}QSLLy2OJDhmrae|(fJbJiX6D=7|C8*= zrao{l#LX}ixL|E+4iKe12(c@;?w%+SBeOZZ=KO zdpBRl?EqWFNX|>i`OtR> zqU4V5t^lhEg5d+)-EGq{Gz;+n%wAn5vl+3n5{ZRl(0KJ-9jy+4s^ks8;vH4H9`?7| z{R+@-;v_oG7Ptz5mnvZ!c;RWaA9j?*l-I*(kHLAkcA2||Tpd6SDUEk8aY>QDh_squ z73bdt_*ZvRe#Q1b`~;xTA4K~Id!^mR9UFXe6G9v|%ZG!^YSX*wg+Y9cg93_xx0YSd zwVG;N40jl=VatV+i>u3DmhSDG*391jXPU|1wtYK^T6)fZ`80eJxvBRSe{I_e{^tkF z51H=^O$hs*4Tn=B;@v9HsC(c?2PqBXt(K0cb+!kCnMA$n${1Yn(ywt1Z(I(t*+#Wl z6{ddYkA7r2Gv9SKqgH8a%@>`_IIA(*`cj2oS0FQc4{qu0zYP#8yUEnSWm zc3$uyTy>HrruU3*5Pne#d{fE~-9{LCs4Znn<*LHXK_l$zMSW9;}XM-)P!_UTWrJyoh>=%vjXp+~V zJ~-#wZ?FK!{H;Y{=4-~}pbIT!=AcigUQ)UANn%*wtqGnRC42htsfX}ust-JFiciN9 z+Pp24OfL=$5_ug#B0vr>8XNsCq8k-^W4NK9>>bG?l}t#ont|$5vT7zFR-HP1nCK6oEX}iBTa8iNZ()L>`0gSelx3 zNr1yw(eAph`QZM%g@(d67#-%!Us9Vhr?w4^_n+^_-?C$2SnY{F{MyJCqh+_B1+AD; zU<2gVDkac5e0Gu*qy#LT@o@4M03CVI0+MmjV1rM^NjiiYYmUdWu0x1CCS?iL`E|kMUazN+^Noi;&`O zTFRGT)T!3lwG=Fw;6v11DE#&7Bwq;%5lDkj0SQc^_Yv$?ajFJD?L8ONA^;*08Macl zHBo@8z9sxyN=4sENH={kbPPgmFV29vrbOxX5`QJ%rvAvVqyzV`hmgdeNNYXuW2myJ zq}G-M*ZkD@sMI;9@k|aX$Ur2Bam6#%A(5MAo!pQ~5(ef(z>E-}ciab!NHZwlx}326 zbpkyycw?~K;7Xh|BV@`PN=iWW4h@bW9^vd>|HkI6(kLKwXy=-BHL{2_rx}zo5#H1A zpj&Ju>mbq-AxB#xvXt-*93vbgzZJr7dL>qY-|%wnGe#PLrBX=drj8Dd+)yR=-i2?R z&thJ^yk;oR3M$4RiE;qUK-_{T0~hZ}H59Tnu7ntPMv!ljgep7_WD2PnS~>&Mc3_Wi zG3n~$aJ&*B83KeFMTj6PK5*WWKv;JchO1+FS@oK?S^t(2Z=_07jki$?cZg}R8#4p& z>ecmtdSsA{Msh$=T*ZtetfTc9BvZnsIPI1YJO7LPx`5Qh%8A=kL;z(NQD&sB8S*ieKpc!fsoep3P&)V?$E^st#Ka0 z_RAOE6WX^2`f$n#mN2ZxO?r?zku@D0a7Sd;ye;~d?|ZCdzjlzeYK$#TfJ!rlm8tgb zFrPKIMg9~JkY_|^h9IXXfD)ps;7IR12lAl3|CanqQoxBF3|bAyJC1Rflni^(di-{k z5|H>7^Y3rK*l>A($p929H6>F6V$=o}x@FK`bL!p!KoDfoMrtVpv6MzMND{I4Q~ZO0 z$gFrv{qN&`*g1(oM6v~XfJz9d7AzUYY1aXOmTy7-)r#vm%yFfLBTz(!b04LD2=F|FuHg=n0v>OUWyN(j?bW7crBQhlA1VdMZI$1Cur3}ijmREp~go~0RHCxwITWF`@8UBz7}RfQ46{7r->cVnkl_>>Z817I}GaRR{pK95QO|H(uyCu%sfTl6T#H z&QQJB&;`2OIw{hUjH$T-6o}&z0G{yio_hZOcfHo%DE~gSq2$VXz(q0&gSd{S5kWwy zpe3oRao3#HFO+695)nay1dUInBw9U~)c6}fY>38;!bwbn)*}}&$WWjtf+mw3@TWwA z#2Xbk^dcwr<7%EaqyPYkq2e^E5sku_Ucbh|U3f5U%kA55cQgHN`k%%-MsCL^+5Wk* z$5ehQvc*9hLR>P)VJnJ%slr=nRo3j0+##*8DS!zvu1!=ahf$T4E|Gg&XIBM}bMt8= zv3S9MB9SamXcWvf%YPsunNuO-&W7zT-m66oV%W{j_zrTx`^ynXIIJDNiouD=!d1K$) zo!kbZK{pAnxkh%Ic5(*S*xog2b#7C7tMj|lo1iL1QzEG)i0ov8Q2WW7J5% zOd$~1b<4m%fMi7LI2IuN*4UjbL1lxYr-%T&?R2L-s!jbl58&hcvWp&^y_8nw0F*Mz zOC9HIn*dyx6lYc!X69FdfrW9gF& zbc4v=U@(kCE30Xi>;?LIUfGT+MlWDcG13SQniLuo@jwi$DA;{tMUhM$c^Su13)3Q~ zWm0aO-9j)1SZW$7jlB(q{frfVE7I)ar@=@Xm_}MkgH9N{HTM1LWM=7>e|XnJSdY4=8sMQWAV`5#Us%CnKw6^v&_T6KXLCsAFN6h@?!aN zGgHeS>(`1i1hqlj!Z}c7`;0dniQD2$@PKj4zN(ze&+pyhTRgwgI8!{Mdv^-Z-kuky z=Coa(|EZ%ZpPLGBnKzKmQsF2qpIQoPjh*1+4+Hxr>wo0V4tkK^?Uj;fdiwojQmxiL z)xD91lFS4;QU=plAR#dPkKiBwp6* z{`2+SL2+pYcVI>(A7a8HU;+V91U6qfJY`l#;K$_gesO|PVTOaT+<*X5B9KqK+B1}t zbr*9fHT@mJBfY;qal~SNhP*SQ0-fSGz!T}nDg5Ta3okWbny>bgIkw)vjgJtOYdAOg_VR0Q?J!tzo zl^C$;0YiyGS})xM{Nilg6U9EXE86d>jPY;P)=?Jv-S=l^u`AlXCKfa{^VwbN);XnH zxi84pf_qJwTq>NA-w7?k*E2&0Xxr;x>z0VEZyhViz*{E?6nePjKuiMJ-Yivs3J%VJ z3E#GZ^tUpfn}4U+sqI1uxYv`Jo0UGDgU7EnPnEK{SW9agL;-?~1`TSlDFrj_k=z0i zN*k48soU{HaSz<%Q=^{f(eYe@B4KNqNCAdOwI|CqR{o>(En{uIPz7=Oxui%H?VIXp z3N8UVL&vkw0D^&S_k;=&3Tb|E;x>tF+4sjCzK>e{;DV)9NumgZ5G1*C70V|$H*h-F zl-^!!`j%ERJyI4AD=)^4nVV@;!TMy^!Un+1C@^5ow&1J4kyywiB0WiaEWC@x_xxj$ z(U)yg4uT-07|UYPshP_S>gq$^Wslwu5kCA?zfE`G)-F*2 zBusvvh5PqJ#R-UcuEG+Yf<)_EB0$Fq>p&I}K$rm10w<*qZ!o|CDUEbqDArZSP~zA- zsnueo=nBXo0b7Ms=>p_HTcN21FkkrxEMous+sxurh425V(s{#qd?H(%TDNb%=q?dn z2bK(Zq$Nm$LV+Bn0*KxQ6rZE%SI130kO!pY5~U5=;964f2UZ{(rNKW?9OJ!Y&q)5T z5i)UxlaPZY40>u0s3BT|sAd-+Vsxcn#FmB_(w~rHJy%NQ!5YJim1ztG-TQA-vDJ&m zirCQrt`OKcIj7Y_rS*_tti=QCCvg3>6&Qmc`x!NEl4M#HtsM(BhC3CI2sItc3 z`KvqTa#)RnIjErwETxze1Y(FBw>J58dJG&7b8l^dN@Ef7Ns5rzplStqm9Vq>HRLpS zfDM+&sEigAm6LeF1D6CIiSO=BD^YLfq;!T-r@* zIxSPYsg9?`ZCur9X{IICuQ;d#iR3^~fDixx3<(&~6#%<~yKNGZO4gW}F)P`GfdpA$ z{kHD)?(OdFx7)RCx01*u$;^U+0lp0InccT2RxK9X6agOrfFY6pLjXSm+DYaMXJ9|k zpZXIMzL@b-{JB5I;zNF5`AYwM3||v}z440=#E-20EbPX=hW?`lhTbPGe^TI$d}()n zcIp0;mp0MGk zE(C{GpEu3U!p+IYoy%$cqA$1}%Ae-W^yjm(L%yf~Y3ez1(SI%FXiNhxkp^oe30_n( z7$(%AcWaAK=lqP08GXy~NGYwtQ6nf{0n3Q8B9KEIusGu>9;^67mfW372TV91F;ykY zk4lVqnj>OJx0m)uu*V~bN*-t%nHZcUmQa|QBL^%4!g`dkz#H=7fE>+Y>E}eGJMcNRAjWxP7oGx8elUSHl23tLA791+7 zI-7fFC0Y`p^7yQz-l?%V%&H^@dK!@d=)zy7YJ?@3J=p?40B9TQ@kKFn&uMt^ycYXI zU`(%S+JOUGup={$hY~TYDeR={|8=wmYG(SVB~Jm3w1?9h$k)gSo|h`SEpPFE@zM-m5Gw0N zJO`{H14`D{ZwfFlt}VVIZdcvBCt%D#Ycxm&x5yJ~=Z0qcW&JI8cQf@pY6e`%#S%%AffszFn zWn=sO+i7e!xzUf6$%F|1IoJ2kvzj-)n>*E^VD}bsf7#d3LE-lE^O4zm7(4WO=_8Am z&(D@_>%^rHh5qG;Obo03QfIz%{z4d{&kH;3C57$`KUe%i9TL}*Sz=v_><-hB*pGx ze0H9GZn{({jYc+vFxNfqO0#^KH8KH*sJ9~MvQDL+p^@&`u7}_#-trw-D;X=W6DosV zuy&vnIqOs3hq6AoCBEbH{^;bFN53Xm2BsaPs&C8^uAN(1`^+bM6}Ae@U=L$U^Xii; zmzCZxZ;p=I567@Ttbl2Vm@y8-6#p^wN4>spwuxkoWUUqv-by=nqtrd7mf@+C_wp

}{f2+53Fc#Mp*>K@!8bE-42-Dk5?9=0bNXtV93t&G9` zIa~4+&s3xWh3epp8ut{&C1MZpE1>r~?#qERQ;WCdw{Pz?+y>~B-6Ze2oTgtumO^82To_l*-;~?~x9P4Ty zdf=TJtW)17-cNZ%Kn`*E9Y`sNozA3(!?6pZlVOrnuq(djMiAmp;KS_Fw zc(a_DEMA=KCLZZ5QnF6nS3Lb6?Lv0aC8BWvDSB?iCdnR;DR8b?O4YqHT63`{rY*TIoQilju zQM4wGRyIyvTxWk41vkWmx2tZ8w+|ceHALBxLB|7$|M!=hi6)%c`XE z+bux}P_edetLpOo)Z>%}?>Y+c=&1O+_Dw~aN-TeMH6?B*g4XwX9ef91Ix>ld0~~Q$ z*=^Snr^voCj?P|QCr&dHsxAq%1)kvIY^fAohRYYQK0S{mKMIv#%WMKpblzoE6L+pw zWc8YXn~Nn|t8dJjJk`xC@cpronMIsguTLF@vO71-weC1Vg^FG5C3%8 zYf9B(IMm%SMYHq9z0)5nCo^RWgjU;?l5sB1OkGuyJLJ`6GqqL;P|Ti?Z2;{JW3~4C z!o6B}x4@aKhF;$Czz*{tcX#~t%KqL8;*}Bh`(|(8d^AHI{o9#CZ|ZNZrgqci%%!@4 zHSP_*ncg<04$4+hbmTn2o*-Niis>?DzTidltFi57WDq4fAB5HWiOegGw?SjAavZ^- zE$u%yS^DJP4jg$czx%6Z{SC9ZY;XK;th*KBLd<8f0?n#jyACc&n6ZAgu77w#_#HT_ z#^D6MONakk;e*PmeSjd&f0s5NdLVbf;(@V>XymH%i+qO=Mj;OX``UF=Yw=APwfyv7G$pmiKH91ivgW9#6GzqR~NUjF{xqGZ(* z3mGxG$+~&?l2od0*4E1Lc+xe4--x^Iq8eWKWAkE*TuWTJ`^vPrS;k)2crcHDhOr!x z4>-Ho+!#yEy2<0&|cDtub&SDq?|0W05 zQfxBM+xlt0Sjur`KRdhWx4DopljgcV_J2E1t!SysA*?t1raM#jZcyYs*;zgJJyNuh3dXAJ*j|9&4o z518?sRcHjgE*!4)W0xsSF`>e&urGYMUj7G`f7I{k-9Kk2u<{f;{&IglnK!??dG?wj z9$g3o)($CHJs+9+ah2~LP_vYNFya>Nc2TL*++;pExeQPu| zw96}4m7HARO%{iDBE>xf<|^B~$OHu6HV4d9lS|qj{^19XJ@)BG=umTD8G7CP2P~>~ z@~i`EsyqGsx)-Ufdo%r%=EOfX6C)P~V(zTDRxGM2EMf$y0~I!}^su~VGkIasHq`4; z*6si=R32||8avu8?pcFIvaHfkA6WangrV#!Z=)#$a=z@lo6czN%Ri3#oJy8Qa`sb9`TqW`dN=j^I_?g26AV`s8) z_V@?$Z4&F`GZn53zuy$?CFX>Djdz&NP&vF!Thz3sJcRftRcOCx5@@`7M{wYIwv9X} zT1&l#RpyjTciJIC&hH}PsQqk;+qQoC3OGx9E#kcb`9h#%w^JM~jJ1m$Ol*?$pYp31 z2-Q=!dkaW+sZ+wCTG*Hlz{_U|EL&9{4_h8_qqBR~VX{&C*+t)A9ikuZt#gxVyH$Uo zly0YKw*AhzbCidmGp4O)p{ z>1J#%1vMM$-q4N1ii2;Ftu^Dwi(6B?tg%%{1L?#kHZ)=6Zy7OY*A&(OWt_F*ez{wn zprrYFn_&b~ZndxRW0=;nuYwMwO=`fu+& ze6Y-nJiNRd-W)zIB2PC<$%&oIHkBXxrnA~dCDm)~o$k5b?)dY}f1rsda~X}htafrQ zkT?oWeg{`_ug2s(FK$Vvi^C8-S*Z4NHoVCOD#+W6Dz{gfF^GPK7Xxpknftqq^+D_e zNIkdLeiEwG3-rpXVOwb+Q&&^T^;4Y*)Mz(0tNlqg+G#13KNq*@B6cbr;AS@B3Fu2T zFx-E8?(i;LxwtL$FVD~WO{NmmoyxzLwqw3Y#>e8~qj47( zU@H%vp=<;6TdH+%+`hbLQyF$GH3hheIQzJs!^W4ztXv$t(YcI9_B+%l3)j!M3T2@T z1AAK+^Ip56cbh)PR#8)#L^DQyRKReFe8xAY3st)|EtS@rU-zPhWYFG9wO$4HetM1N zR-oc-8cz8B@*uS(?qgjQmT~@gYa1)7*_o?y_`*I)x+qi2{>@L!tV1% z@6v8Qs7spq>{`tOqY-3(M5bK!u5d1km(H|%@}}#DZQVW5mK2A(I@@4E13 z&mIom8@AxeJw1#+-d@gW5f9u+@9hTD=d`m-FO{!n7U8HI z1>{C{iri}%#tZrIuTYLLZ|{BWc?+DA+9CWJvB0XR{M`xosiJ1761PNmo7;UJz>ZEE zq3(ApQ2!D`R{c!d_-TRugKs4Dv!5 zNQj6Ua|3(}@d&6}X-7ui_I^&`jC?(O3Ygcgl6N&sz%jK`MWE)5K%l|WOrhBj_@_Vg zJ8Ul>f+j?fIc7tzvs}-WP?1E$pAxJpR|U~)IffHCnpw=W*f0MEFmS4NA9#;d0{#Op z4-@wR4ax^@C$Y)1%w|`*3*(7>U%e@Lhui9#VdCK5&kG09gZYT`M=F$DUR6sAP^#qH zW9yh;pT5LIkVuxMdI-pYi_P7+JyO-Q`4AW-s?%< zm9|)xFd^47GSYL1n>_IBa@Rf0!>#p=TS9=<3K$QU+J zuLtL#K#d7Ba^=*V%WpMctszz(fvj);{3C}+qE*zIuLz71fW#==;5e*?FOrl?Fwc&~ zEjQ=N^XNdgwn&Yq=tzzo{yKn2N^FYCOl=eg#&=Uq$~E-=&3>P1h5PsoV-6qlMdzIM zFv|Oh7bB1O*6W*}{dfAOQ|#ZrzaEWQ4h;r|j~xWvN8VzG4rDs9va@k=bMkX=rY>HF z8V}&)K7Q~J4!5~K~%nixP>N>4=>F-tLs4WhVO=m9UIOq{OFQ%n$g zozw%b6az4%Yt8c*&MgEvm$G<%rokWn1|zsBAx^@EWI<3%fOMvWNtli~y!GHmoC}uI zp~>;4=`al0CSDf~6r%+8by<6M)Zk)2R=bU(L2pffg>hoO76otjY#s!wYsjqt*K-Od zA^=HOfGQ0--*_BoW<)Q)W6F%oPKxYYr#P~L1P28*Jputw3M#r=Tx?Z>uc^$+stCCC zD~2LiZls2Lk^ucB(-J`nz)u8qZ;QmsPUK#*oMJJQjwRlKGsWUoh^UTeEm#xf4iU@= zQ5R4DW6G7CuwjN8%$U-HwYEy=Bm_(uR2pFjfj6~cK9r^Z;%}c1IZs~N2Bt@6*oD2J zA6ba-PH!5`=Hp^x@px!DzYX~9oV`7gzP#sRYg7bTgY-(Bnqxk8g923!=RJMC#)W?N zCL~DHGlZ!e!Wk0?350@V$0^!$tOb^jLC+mObL%$rQ(WR}+lSe5JK2Ri)_$saEuICZ z3ZlU{_(tYurG^M6o*oxm8@@Pl|F?c&)S4AVXbGYn05gKBS{~k0v2_9hh45@M%=vk6 zuY7|qOC{o&i*&8-)r4@4TW9>-DNHP&CD%`S#%?h2z4ACq2aBDd3^NLyz(Z)IPavH0 zSY&LbL@qh>Bu)k!X)%TxHg^d@7%8=4^W+EisN1|;=$V*%n87m6kzNE4kX2ge;FS*9 zn13B#zNqoG&@@T|<%-9(t0sVqx5f-K9q_mk5PKvZjho1Ya_M$3E>n?)l7MiiR6;Fi z6|8M25_you-@7B=zv$rONnU5I=WX=Xa%Tj8gMD@)1bB))cixid#u~skf`+XCfK*4= zW{_~A8Zkzcq@3q59)uj{2BqM!f?+;VAe@aNdFA&c{lfX|Kf#IPLEA2y-USY?$z}3R z+d+zZ?H2CXoRI(@6jDN91XpF003qXGj?;x9Xr^ekrHnb~bKs{mI#|R2q9c+wLjsSM z>@ZSK6X;q@Td*RU50NzlEGA_jbfHY!7Y;+5)N`1+ql{QeH1u(fU|@))K&h&h(GrW8 zX};DAX6Sh0vy@jtIIYiEiLJVqaZtf$O0I-E9OcR$6*L59Z?(W#L>THAKr1mHB8Ty( zMkhbq{s?LwG&#m25Routn!_GOpft_i%PxZtY2q4;2~!bd0tl8nEmdhmaE_=j6;v;? zw||F|9;>sRg0T>7Fx;3rc<`p_h9tjBh$#81^uS~C7jgz5XHXU9QBX4$$sLwDx{s)B zHdtGYF{9Aw11Y8sth8)Zs7!|aJ1Q<|gi5%uJ?alGr zyoeEjd9Xpq(5coD)1o1%#awAMoNOl}4R&S7s$$$AC~S(lA+Xlr1BBQlORjH z&NBIiV#LNcr~f{alhLRJG{ry>5QQ0U(}`CN4ymGY_h$?`OqSq>0|e3&zw@RZc|)xw9p1_&~vUD3O@S<6R>1RyE#X-1TwS2Hff%M_qW z+krj684Ic`iK>~^dFho>9*`BLLybfng0x5ofpEqjzgiy(DLV+RsW{pYG7k3&yvYj= zR3QVy&x6_4p}xa!n(Q3DTcv^^!W>n3!0==w7<5xL1h2+0>YQ-ZjgR!Gu|D)8PZ$`9ENIAekf`$TBpO9U4L<51D z;i-Age;>^naU1X7_8I>-kU=eya8C%I?KyQ@DS76^LsQNsNq*6PQM}EF)T=2*86%HW zt__4(Csuo7mRi<9pau1c+{(Vj(oryT2g5`@27-2Mj47-o5J^)z&pzTdb`FIR-Vm8X zA|!F1r z2QW;!ehi?Ht%f3ROTiViH-ekCDi^q5YB|y=frARDrocy-M2r`5)?-VB*wjS%9rj5I z0fo>YIB3YfWKLvO1XNH9;~30H=nRmVpJ*l~o2+W!y&^O5x$wQ*u_>hUX#mbqsYej1H`dNL zUhw^Ai;g>tDgYv(j;O7ml%WzmQWBeKg+&M zA!_yY_^^d`*cOdc)otjUT7jVD17YT!H40u+5qkPfT=tp0$E6e*k<${2;b2J8Fb(*i zO%MthId9$T$lg}pN=2QtX3vP%vi0~lRXNLdw|RUGgx2#2O$0th>_i-#OuRR4G4nRh^oLwN&0=d#h=yV}%0MYWP>9or$)z|2 z#J9TtPLrO-9>VZ|1VWWlL#)LN>peDYsbU*wAv6r=y1@c z-8p_j+hLaSKpAZt+& z3>rogCo}TK=YXP&?cDZF=(JYiXi_SR162l@iyS6bo}?iR0-g3TRXf*@L!y%hkBe1< zT{L&&43jcqM2cL2y<#uJMM@3W1ffXM@q*+Mz(JV`aG> z|2R1RF=nw=XeG94wkj+P11ZLHQ+QY;J~;znSA6qd(hLLf06h>80{{a6Q&R*c0AOBK zeJZK~B0hU=W}Y4;D3Wb`vNd3Z?p*>-nHSohb}2wp^;mx&_1}O<%m5A1z!?+(0UzxI z8b|=TzROe*2fPVCc=o_fb_5zQ5YUe-Z@`1}fzfy-a!EHpS?)iRj#=MH0c+$^aTY>T z#Nx#%3(>)jPB+nb*iNU?Lu+fN<7_mp+NmkY&A)Nb_`+a_002e?jAjY|+wax-Y$dRf z(-_GCU~ADKY|{F^+wHe~yLNV6#nqKmjnL01X*#S)A?xIrsDz1aB|_p6fk%4^_>oD7 z%uh=~*|X1}nMXmL@DEIUyKdH*ocNW`*h5G4LsQtV%+JHj`N=6AmJV-*>2Oa%0TP{? z9}V^Iy>z!8diMm31GVHh4Tfze84I-@a1d!KDoQ7QeCDffm{g0tkUH$gEqaHBGSxqZ z|C%Eg`J1q_|ML4Y&zu|dW8?Q?`xi4$VA7VhVnKZz`C6#cGx=D$I9aAtJVwx6oF>hI&Uls)wz;wi zdoDspoaLAVpN^*&`i=FALIunn2m3s8N%p<5Pib(e(oeSUEH3fU=cApM&e)cAUvEb{ z-M_z+$M)D&`EL5kR_05Hb_&i`v}?ILR;35vjkW}1ub7-sLjtzTLf#Ef+-RvIpy|s< z%&4woqe~Kn2E3rg7{{NeI;A$=q>$iHFZL;19#`>O;&L)qT399MTCXr<1|E`a=~1R2DX`FTD+cN*)pR$6T^ZYAa6MyDa-1G>ksU zaBP#Cx|W>2!8nRAGnA=nf+{pmdgoK5q)82twVaV9o8qZkhE|S_wE1Up!Jw)Ck>D-iQ3`3%Rh>YB}|sG2U_GHl;n?Kdj@kjCA2~xK_zRAOyW?}HMrc1P&^wgDp|Wqjf|zPIwf;4 z^RV0c;;*@VotsY6=6EZcWM#F{Eoh0SX~^@XPI)@5J91GPsfHg>27=Y${@yGNk6_6K zB520t$zGwlZA<Mf!;w%ZCR};wDAU#k=CY|6ha+^=6w~q;1 zsz6hnnqjA<@_lL(AeG&Og38buVMJ0`KL$2mh!AB_l9g%CoATtq1+ABxZ8f*)E--g< zg_MrPOgeq}yl(8h;9#ehgl)V+WXJ7@(fFVGe|ausJ=+zwj(}U2@e#F6;WXJ zYkR$29tOd+)SFm|R(bYHD0L$(_42#6*lb~K6$G^mfiIR+vBANypp~1dmgNJ7a)$Rb z+&Bui#?DPNmBF7?El0|wNe#}+pz=X~wVr3>7ktCc zCG?W9X4l+08M39Gn+zCER?c+K1Y>h2cvhzsyYpi)wJ)-sQ zqVA19a7u^vnRKO{cc+8t;ZI}H7Nur48~TJFeSaI(eX~a}PTxPTp|5?}3GF-Moz~~X zov^jS&&)U8%7Nd3PJyxoN@Z{NYC!0mT^S*rDV!5Kyb zOD7$V9CCQsYiYR{JblS)`){dL?ZVO+`4icRSNmG(<7l}(;Sn=6MH#*s*(9V(cs#c2 z7FutjS{~m^xOX~YE>N^!UD1K}sI(5tyYODI|Gh<=EIEu>*(*`HUt`eI}OO>YFxXFu9#>`6};Ym#;1Ch5J({7d`w!3tJD2 z*WF|C(1k&WsngQwwbH}Ym+GmzY!mLr+eZQ`)TS8Sq=xu&SI>(%{q-37Ki`(0wGipk zm!e&8nwOQX%P9~)5X3327f~_Ggo`@1#wVz6iXx6=>3pmK_AZ)BbFpIzx}Dy{w@4Z7qhJ?m2}Z=do0 z-pN$z!#lGbI^`pJBkvw=nkGAI#zSf+G+g!kmUm)>^q0oJK>hQ2I_gY zu=RcXKjH;!;%OjsUt#j)Aq7a}`qiM4jzGa%^6)txXNvK>{q{bxO3haq47j$p?;{TU zmJtZ6f7&hgu3$FG%x=6{-r16LEDk&D(pPBNYA05Bo&42(F0UVU|BXJie&Tz|yaJKx zK5K99K5PEaCH3q3pA4a+ZQ=Tw`j28CBRTqUBc(5lk=@M)!u0=H&ApKj)WW{J|NACB z3jH1HgHc6s#NHec*<@$r1{ zd=R`{vPD~OpK1rNp`ZWw2HcDU8wI+eE{7*zpxVW0Tx~?Jz3fn{u{VBbOL=TVn|qN# zCTs%$u+|ZRrb;jgPP)d&??lq?frC)e5tGO|&?|8?2gYT`*v91%oJ@0hVW=`p;7FOyE0ojvVPeXhD%Ic2@UgTCc*Dt zgOx2#S0CIxq%SSWcYJF!NrqF;SX}Cj{H`};mMFCG%Qcmb0wd)nWw=R(E>>*#OX2e0 z6b5bQ7J&N~pjO{nUKEO5`GKdSpB{f&V711cr+K^`XROW}=K)(=~%nDNm)v+QQG}nWhwaVFU|4));c#(2Dc6Em>Z2K~+ zf`zxMgY>tZT;0sx*4a8A1%cy^^iyxRJGAq)s#_06teM^8=M3iDoNCOAw#z*gGHVSf z-uJC+%R5cKc0U&s z_$DTcO^Q3px@0HjYC*a061^5bP>73iLl0QQ5%h{C0g zK*+Hz5!_%aae0he-!IIUi(*;(lj)jxE4##3t0wCFDHbpWnV?`4RA_*RI9_8?Sm27? zp|nPx#0=c5#AD}^9P~MW527gEfSAL*pvm@ZT~~qsOAb15{&nkfb20A~+=^P(t%oVa z&|&FX!zDJwC=n3_=wh zHA2u)NbnfLdz-Wk&TLKnh8sPjn^Z0zeFsM>Wky8#noSS(^69Eh<%r2e&O`x_V3H}QLV04y7_v1Y zVtJe3!jP>$KmM+u^Bqp7(AAnLon9fhe0iHRMS(_BqBL| z6Ui)eR{Q!%EfF3HBhuGt&Ujd>6v#rRcVLn3 zh|@7o+y*TaUWr^RVy6gxnPME$NW-N9aWaKc41u^Jgui&FjX$%ejqm@9jIfxb`e-N& zdXX{IVDb?uW4BzlyA#HVDarB9o#oXpbbOFVPnC$vt>GY7PQpBTpdy5HiBy{b9BW%_ z?#_4$iQ4GScX(Cbw&;e7AABh6cFB9|+lZH;3Ufkt5C?xelG_bVrGn8yl4HmenNx zyn1}Q0-?MAtr7O*f3nf@*;Q_K-aaqrulG~wE+&~lAwndG%wQNQK%tPT8Dtr)#4q7D zIZqG5%g+NButz8P007glE@__{FCu?#MUZdbnG@24I5cJ3csR}wY4qt%VGLskBVkhuY3 zY>#N_1pIo)y`78*3Ql@4HY%f%&=!Mw1p@}uLQy_bGCodxzT{+DW6{_Q8qzyCqM%?F zba_xn*}3uUy}n0Y1=GGRnFVPC3aE^OWYbpQwGlUh1+f=+{&CwCc_1rB18@~F`atdL z!5m<6iH4Mp!5|S7^lz=v7*0EW3~avoyZH?KQ15}l*FfwzlMo!;(CcB z3qRHq+{7pM-FVbK1uj`?{Xe0XyC$o4{m$;V;vT|YFi3r zv!8`x)fsyAXPj7BhC=`J&-7lcT`9QxpSJb1yYziJK~V3*>)_9@u)H_t18Fbw%nYzK z;ZTBS#;w4W0#NMlC5clFz9)*{yJK5!4W3H`r6d)x;wr=s&P8dS2hEIE;Cdoa{9+4b zTbfXbl4&cEhR>i9G`+&rdA%3t&tkp5UNTt%@5C*^_g~5$R z4l*w+hLg&20B}|aLZqjX3_+GrE;dlbnR!|5MM-TwM~!t%r$!8tIJY1jGLe)pPin}= zF8clcGZ2^HB(K3*I+bK>M`jMXjKiM9PZDs$0fRS2(Q4?lm`DxWgIMZ-IHNoB zhn&y%3>AX80SbiyI%98h+>Wg-E&hs{$Id6hG`AXH94NCW3WZRWETxDAd@9PvsOb+m zpXA_F8!dHkr7@mlhagAYH3hWc;Y`h+DpEVaCNhIkj9|5mqC`Rq5&=1{2E6`0*CBBu zi_}jm$k7!0r2ZKUU=|)fKX)2E54v`fcn7mkQg{Wmi~))LBUdz(IF00a zBr+U$AL=WBn1u)^sT47RM6*cAK+t)q*8@=^10jMc= zV2d0aJFqe>{^d;4$>UJQ;Y*z?AOKB;Sd9f4Ou-n$9GikMO9`k9GATKII{-^1Oqka1 z06Pb@#z>%y3L=7rjt0F}TjdRIa+nI7L1uM31C`nx!DO%@kV1;$)=VZy=?#ng-$ej` zc| zB1@d9`rE#UjPUO9z)pBGgizAk}`D_Bqi($_H+ zM3o|jI5`=pMxWSu?1$cr;+oH$ti3prff4s;2Y8atB~D>Lwgg7hEcu|U28TMV<4E^u zyMffn6`mo>J|I1eVxuJew%}L*?h$&mMZciLORS_^@F5r^y&MuDbYP}uEdWoA%l|XC zQtV2 zvxgIZ8())MlhMWS<6_7rOadI8V1IE|V_~Sc)~LIu~&a_U{Pj zPX6@uKi?zIngvU`V>~j7zda_s-eB4dF@h!!h#l=Yu22lhVI3iQXgbE%``0KY>zyCy zOJC_o1?b7ZEuLoW6frP^LP!U1v`A_nR#cRY6K?N6;Gy;xry{4~9-uw#FHm1fj#dsp zy}q$N2I9c|-kG7|P=EI-r=92Do+kOHx#(}71}%AxYQ3Z*1~J&=kkVpt2jYfssTaHw zWirkn;+kuSg)vE53ZO(`K!;G0xV~Zc;>O}yp#0&y(xd%}j8QLG<7&`R_?xiM*GQ_K zs!73;U?%yBR*kPB7 z{q6dwba})CWPt+Y%t(WTzmR&f({Ft4t_j+=$|op&`CsL*&|*Ty{7JabDKN8mPYRVh zF;!Lu=>;XD{G1N2Q7zq$(97D=qpd2vKW7tAZDg!hbq^C(~KlQmsluI+~E_4#Q#c0nUku~)qNp#7~o>ruOm)~z)e z!UY)CI$G;U z<)yjN;#&0b%e<}sN^gTX^gO+huiIXiXL3ygl2_UWlz@<+h)pv?MzEBW5ZA=?4bN|p zkMWt``8mYkxeyQn00aOtLulKC({(|lZtNfgm+sSQ6F4FP{p!;sQ zeG+V2X<1EOng9L}C^P^>Q~*W>0LcJ5_%}$D60hAm!SK_+Z(kSd;-?Y`Vhe)!sYo)U zh4~jsCNHJS?)SWx-u3I*_tqfMdu{HmLFl>M=Ik6fkwe#z9qXE%6AqP9cI}u(^{BEu zVIWK(o&W$d14c6i0NY@eQ0uIfa3&-iYa}I!0ruGY?%V5jcWaZDYobjZfwkUvTV;P@@Uo6pTe6dgRS-$!TRaQ(R3W&(_0mgz_Pqw{q3pkp zmg~2=!0MldVD2~9zx2|r|CdYptfy4qh=>Ggd- zd-n!?bl}6>V(#qke@p9AQ&USvUq(y$mv=&ZX8=-IzRhO23GnTLsPzPy!&5zL z>-6gMbUN#^)C}j87>OQ}CTyl*zI+xrW#J#dEJ@92_1^ueg;u&ww~w? zn%8Gc~46bN+rF5mSlTaltj$1WixAI*+b!F1?>* z28l+J;8tu+rKJMME|Dr|a&My#!ECLrP)=){lx=1MvK=sTxDFE;^_r%}a|wSsbhH#Y zx`opjOX@9lgG9|NRFtB-8lgLV!I|uzwqF&aU$4)@KUr;yIPwRDy7l^NpYW>}x#q*t zhvWTHw>(?YrS|Fg&1XoR?;>jUPpRuZ^>22TMy##h1C@p_##5?g! z2En8)LKbvVFfxePj3|Tah+C7jCw?X@ zcl_FQzEq+SU4{xOS! zxT`u$G58c%+-cKKi>g>qEoP)?vMQe_(l&v`q-`%X%Hem&nCzaW=+W#+IJ;02e|u((hIR&;pR^jEtnB<<+nxWp> z!?(?3-{XPhD-5rKhfvi@G_88BE{DV{-9=_1 zjiO}rjr_^mbJ7Z-rc5`!^*9h}Nl`(^5?yybaU%w~zJ+dqF6#bdcgk$bjE5pZ^S5&d zaSq7`IjMfz68bdNq|nm`woF$U=vTN5&hzzG)AKSLX$`La+GB}wJtbOMMB9Lh1?q`y zy0I~=zW?7#jL7$1l>t~wVsBv2dEX?`7pR7JCh7oln@aE8k@?$aQYP0U>AXzf$0+J7 zgVr!FQ8&Z{fe8t&zbpLg{&-1C9AT{u_>9ZLj|mLMaC)fJ#B*TmtqR}E)Ls%12VBoJ z)agA*!c0`Eg{k`bMD)HFWiBp-D;WhrT*Vst-7j)R1@NXO#OIJ58v!?Cy~L#>zD@BF z#AmXCrK+ORXDjUPn3~>6CikWwReeHhlW1yYb4st@<3;n2ki~vnE7m&=r9SCM_J6<( z*m)&~d|$^-M`d?QqF<(%0?wiRGOePaT&&-WqV~}0S^C?ToXf7fdbDgu$7w zTeFYAQzUU0hQuFlyj)^cLxLS)Gmwpqbm)w)`vvG;2Jk9oUe5LU{ z+3RK~E~uIb*Bjw1#=gYeH8hn--th@?o2wL!|8Nu~4h;Vjg{azhLyKh9&rj*74~l5D zo){HibGTPs0BLP1TExQ*u&Uf^*})88imuwR5p{h0;cm%bfDIpTGC3=d>caNvu$77E z-8>>hGOwVl#-ou&!U0b2-bxMa>0^bLf*cH8NJ&KZV|1(-Kw?LUX0cI9<`+jTxva3~ zcgs7!g9R_i-`FEQ5&Ye^=68gsTYKtQVMSfG_?U@8cyZ=OXrhm{8$hrjU#@4KUpujI zv#`XBs*!OSgIQ5NR84T}5_2;QMJ;EuZnBjjRf%^9b5vQX#x@>KC?o)VoH8Dhzt!#* zA*jNP1@7Ox)%QNIvojOh6?9R<89|YjSbI3zlB5dpl4IDZW>=q<|9caRjl-iA`ayQ8 zTZ*VyU^DSGw}JS6p*=Rk_>m~>R4a==Dn}I-6{*6hj-OhLs~f3*crfB6)FaVq1@NwU zbC&B>*jO9@$9MO-@r2>lCenvcn%;alUGG{$4K0ePmSZTc{;MCWuT2<}`%C0#EV<(V zns}}MYD^OY6o!w;HbD28BVjMCcd#VyIHjPYZf%NCg$8_xrF@v#ZxmMpeX`tGnwFAx`b~PuPdw-Q|Q-LZ93<-z3wNX(HGr~1y=A58b z#ax@EWV^-NlBF7h4>rUoxF0M?A;lhbU!3EtN)?NhO3OAGR9H1;2JjfsTdZ)eOUs2t z_AJ-($?LwwQy?a18`iLLGe_?w%h3CDpgvJmy)}IAmW}HU;({c?#=>yDr%}bGJ0GWG z`{NE57OV{Tlt)*mmyn+%6-6xXe_P8y)FKE6?|_ySf55S7D_`R75|B$N6;Z);uy5n_bDcw&YtTdC(*F4lOTGLqpK z(ac!li;Ay-Y!@7iT-P*0h9BtPx1qRW*lSPy>l4GF$j|0va+dD*P?w|MjNGvw29E6v za^rSva{I3&6P7r>aJM-rOLe*1Ar#PjI`MJUG#S=*QvtXMXTl@Pv6beN^w>S1JyJxUO@{F>psp3T!E=b+-wW;l3pTQ0H$yGasE~l2StEH{t{TbKEf2p2m^I5DqCCZp>yrB2=coZt&DW2}(85l`zB%C`b(r*;Y%6^ZWF4VxPU-)|}Uuu4YW$ zW1k+QYW2!7^L&4{ltuh{`aBwZy$${ET%S*Y$(Ga4S+ZJ+*00}b$=JBNPo(jg!?cXX zpD63u^|uRLTO*l+e&(*U^pj_xX^7yk5~PG=23HnX2jzl-jP5T@$a>@X+j`FP9v%C) zPhr14t%V*}KaR`e)oR@14*(0C?_Lfy?KN96VO*3RpZEC=CFtG$Z!@Oy`TUu7zb4!n zmu5ZdA<#WP_@qP@nRioR#J`iaoJQmLNRBE0)P7^C!gP1@^Ru1 zvMTgU{*b>{>0He91UW=zR#W?aforT+<7_#c83>eiI_I-_RjZ$=r9YqIMkW|soXi+B z18}@du%jUy3wS!8;^F}_oYqd{^Z3n97*!28kNgt*t{ApZ88M?W<+srcmbc+SoL~9u zR#Oi8{QVRye_s11Lqilk1(=NHg;x!X8Jlp*oH>*@W0WlCRM|okLuT-rarDbuwhW4g zJfC<^1~uNRz=ks4|2-SeS$)w&)RFzlx$Va$vFKp%d^6sGA7SeI;TKZTtnaDx@;NpA zezh}kE#420-aJLMAomUmI>s_L(>-Lg;OH(v4u5JL?Mf{^r!0J725|z~psx@ou$(Dt zu!K$JEPTtqFYSx8XPx?DFSVzyT)$YoU_@)RXXE3kr=_8-Q|s!q^Sn7ESk3RTZZ7yj ze!#U>@(o>{!r*ROxgK_0LsCA=ecdu>k#oh>^U}{*{iNThGGs>Py*8m9#I}m80)-u2 zBn^e*d;Rr#>a!F&^a(w(-~KDfakKb5PMR>SQHj?!MxyiP=;fN)xv^8&XQ`#1YwH4z zSMg(mg&OwA%<{aH1+Wix(qTN9@VCv=oxsw%F-e{3p^NfJ-nUFYDyKQ(r55LH%Hp@s z_t(~P=lWolRn{@##E&dUmUCB@5`;2r&==} z1s`C=GQ-iOZsVnwjMs8x54ZyD2&~pZI>`#7m9MICbkU_8+-$x3`^VC@Uvde6S4M)CT6Wu@f#e3_8hopjBtbGX;8+8N)pByJgvXMsBZ0 zJvYbgEAAGHsdlDb-)>Zn)QeIK%mNH?4?7jz-GRXRjAf^TGb(fW4%aW6O!k+QpP}P% zj^xdm<7j#R(|(Gzc9F!ueAu@0Ix}1_G$ruoKg%MOa(19)XQE^~;M}tpL0>3jN&#>r zzvI$u|H8pC9^k2KO}vLw9L|FG>_rgTiQrGisTK!P^Eh_j2vV8%l`|T;!p`zt8}8YQ zAZ?n%i@e94dU<5QrQ>1Z;N(MqswH1N9nbCraU)tdVP&XSSQ~T+M{5p(K4dRCmdKt8 z_?gZi?!Aj{BAfk0qupL$`9cB%-w8~~FqpwLBdLw)zhsMkq z-h5PVOFzqg`?t>GF1QGKB+bXZuP`=Pq0W3UW;*4_4zYp-g(S_VSw`6tKd8+u%r(0( zPkfdk&St^4Fgw1f7N7WY@q4Bsh*skg-Yy&tg3f;|gEW4m@A{FnW|j|Cbv+e5b zG;vQ~1m);>Fn*xBQAqC$EG)#8OpT8(LJtrCh1g6Ww-T+S4PXjBu}OB&_0t`WtEjg{0-fP1PUh%K&*FeZ26Y0Qt*<4zH9kW{H6lvvq{by{RLwPP+?+o6Y-K-5kU_fSRT5xSOf6(oTK@wGj$m+oWm@0R?h z*@CzXDg|;&g()FPMvz$-ySd6%2#b@=_~5@#7L`ZsOFny3$1=zVUE7R!;(F=2Sbi7M zCn&}h*FPN-`Y*>zpHn-W@#EV0HTA1o{@50XandA(fiJ33p*i`JB!H!4QVFuou0NZd zl!E6GnIcJOqClbyWkg7ZBm_c43&3}0ZyY8(%N-VBs{lSZ>S`T0#+Ko{0?Sr6nCj?Hg_!tESkf2qKihgHp=N zK`Uf`wTO3gK2`D1&8h#PFQ22-OZl9lnW(>2TVqV1iiHkpcHp^})lHl{rSn;-wE*R% za)VHBE#PStQHim|OLgBuEGMEpi?$Azu2V;Bm(%#ao>vt=u(TH*8&N?bb&`d(Fy*PGbh)78*+ z|L)8`f9cUPHq`KQw=2FP6XODiFazcap3rk9mQqLk_Z{MW+K)b&GgC`fU;0C-^uxZA zltc((A&lb~Wtb9e;0khLBykHAJm}|tYP6HIG=671a^wJm+Nz-jOcg9EF+{5-?#6lZ zLO;RJ{^Z5og=yG{i%SfkL^3d!;!cuf74oXBrZi5+(E1v zS5Q^j+8#;)fpc=D-8`R15k#y&pouBpitAKRg387?3+A#GCI8c!%+6gtcRSXx=vl_e z0~kt0$%iektyBlDpW2O1DOS$mv8)};S%M0sBuubBxHrU07^Q5*=h>r|&#Ch79P`X0 ze?i}CD%Fz87}Ik0V#L%84_82MZ{Mt0xhll;!qvWG?$USAy>|HG!jxw{bC|wF`EOzS zL<4_PJ;&)X`#UOqd-g*As__fSUReltfiai=6N?c#^5xgp_Dh%a?7uy!wbK0N!c3P> zyQ9_rE>9C*zM~CxLaZu(^QOkL^U;NvC3@%bUYKfQ5!aj_!i7Y5ql+DdIsIydxu>77 z=!DLPV3iZRC&1v+g4HCaE%EDm1D~J%?6sF-*ZN2P1ALK37t{C@ZFs7;SxaooI9u@jeD645|Lgx?%F`d(>i2md ze%rnaJXh{C;``OQ@cwmwhT1DzFU^wLVs!jQKKzCn@p=AjhWqi)|7*3lHWpXoSjfnf z-IJpsWsn7rDIoA_My1RN!7;>m=I+1!cRuzwU+FcCeKKqNi^GGqtU!|rqGEy?lS3pE z7_h<^99DKE`iQ!GFQ$N{IJ1Br*kgqd_D zDY-gBs9uU6g=Pa2=#^7pP3*|BBmqtsd=UY8Fmxj9Vyb{r`;=No1`Ze=;F1YrlgTz> z@nl$H!MCC(SOV}UwH_2(M`oB%42w(l+8R7T*8punM(t(~nMO_!v63U|+7!DY4M+ear=e2PNog%E8A>>XOTtk=gt?%1ajl``t&r0c&F;BEhzBjqK+{o@ z5h|2ndQ;_WG*$UTPOKfA72_%pApvUhVv>uK!fRxJo8?xj05~U=G{Xml=)f6?mlxC2 z_2T!h8rQW@Zd?L{^7R@{L6AvlaYTm2ri*8bWPn@cHyHnL$@+P7^$8smgxJ9&YD*yP z4&VLq`$+#$(JACmd>p2Ig;Irt$`_LH7YG~a*}4Kiau`iVu?g!7GG2s&l)rBB2;{3tU)Y@F&}x5=ppn@eUclD)whi+tgE!vPq5w?2?kE&X$+xm zfMk|>44{22l{&`Nlxabcc`+H%f*wHpu;+qa8^q6_5Es5)iZ4tUlsvSuni?w=o+Y<* zbr{I;wSgIXawBV!|EJ%2?BmZS)RfKt??1g=neKb$(e>JVr}o@|TdK$eVx43MjU||p zCu)H36Siv^wXvtu-w7PAxQ5$#z+hj!--*8pVf+E>R0t~H$jA`*dNuweh~owatJ2 zSIlAnj4OscHcUR@rq2IuL6myi>}m0Zwd9kEh_%|rNy0LOTTjYjaxcY5k+MmD&>ooW zBrYol6JNnq@FE4|uwexIC8WA*C*`GP3+=OsC$;V4vIp0Wl!!*JL1;br60p5Uu4Uj@ zWd3+~61bCZwi24FKuO$ZKrSvIC}PS5(E2F&6w?-yc(%HUZ_r7aTmuXS*P1z__0{vo zcvq&Bv{+V%C(4_G%kD|!mUPEuPGB$J1HqkxT@W2LumP zsK?XBZRLyj=c84;Y2Za%R;CmZ%2ivQ7I_MWRyq+S5iFhkgXs!s8%4ZZ;Snwo9wtGK zNSNF(v2dNBG%2(;jMvW=7P2Q04Q_C?quY{(qbVUmjbmx)-m)EQiIK~{7rmV@oJg_MzvMVvC^@j4N9 zZNp-=){I}0sPvo@zp!?1*M%UsPBwqW!X zrmXLamue5-vPqW|VWPBx$JHK4Mv`P9aaeQPv>w`v#dx{RZ$ZeDni5ndn<+wIbDY&t zmgQDkoJMY4EX(SegL+KE)MOcoXpq=klji_2srfj7)Rx^3@wb9xemYX?MFmVetsoD2 zZHuUeBCW#Pkc$(I+^jqw(wE+z6`xk*C&XnVS-`s`6Z+Pkl!F@u)k6`sq`(}=wg6Py zXM@s-`48e}Q=ycmB5NrSke^$<2Pg>b9N0<^WJ{geuQB}H6XjX9B`0ZFz{APZ279R$ z4`L*-$~yeNotBvVBRspDrjyp^T&BUygOoBzREDkxzV5^^-zVoJ{7W8jCihNYCq#@*1|VuDvFI7-UsV(8r}y6;Eklo`(>kdqJ*Oc) zY0kzW1WQh(E6l7q00Vt|7GC}6>U4A6c%QNOIW1Wzu>?IPGCQInmOtqUSdL59L8MLV z|2|k0i?!zkvZ07DODCl~5(A^}IG}2aD1o?agTKc!j}>gX6$TC`#u|%+q+MT%xkIll z(9fJ39$5WTs*FJwf_VTV+wUPESryv_)Y=f-(SO_UEvl1L5ut2pTEdWIf=ZBVEc(>< z1o64Yq;5${`Nn)QzAC? z9*=5=$WqK6oug;1(fMc7hQBl`HPeiA6M^{AdtG7-dh_Sa_S(lc{b ze%f?Akn<40HITQW5KXL$CTR`Rl(4f*j8KB4_wJkWZ@!Fa z&bql8dZts8L37YyxoaT+BPp#h3oo3+hW>mr_GCzCsWVKPK|Q#uaTtO? zvr*_yfn-ri2h*JK@pIFwopbt?rjn_d2J2}@DKH{3LOvEvPBC`T*%@#0^$vWBogEG6*h;Y~NGBy!l3@nV8A_^lAgeh7{j5>Z@1?1$o8G$d zthd^vy-5jNRYBH6ZIh(OI1xknUnE6}r(WHMcGNQJH^K(C1d{|EBvXuCn^mcd<1Cna zx9Y6sQgoUQ$e%Q^`2~>y8tYIQ8D=$ysX<;T{vpq#=`5B&6LnDa#p0S_y#H;sKt2kn zQP27OCI)jT>xk;4F-#B%9)WcGvB|YlJU;|Ry*d6hGi;Kn7GM+z_Ufh1S{|hWF>iud zcN%-Ow8cLCEQzEolmsA-y$v&|C9%ZQgKJgG)X&}jUnqmk=BrgccL2B$5CZ@M076p) zFaS_*Wj~b)0g*pHH|_7E)Ij27T7j)gNt2l*jk|^S-m6SnhT3vRNc-UTryp8V(RJfEpuOsZdbt%3eT z^|0?FkFOWZ)$YymXn!)ZTl%|q@-h8S{Fkn^efly+)z7BZ%HO%(V2}8?@B5E(IbG_& zNJBpp8%fnth-&(cCC_5@UhPBu-;>fwN;zTUx?wtzOhq6>f2g#l7g#Z-h&+a_#2gxq zj&FW5SlRk5w)hOkcvyUoWxP-VJHE5uxBsq6PjEkCJ)>kzgtU>mvafy8ht-ZbyT3^r zy}_`X)gNV!QC4nuS(WVOVu2TU--5k&CU?ZteT6+ppZpw=Ue>JoXg{-zd4mU5z-!_1 z3ENY}3332hP^x#wZWRTz4@-KA$?J@BmlKRpvCW)OStc?~kgXjWpxN;GW{Ag9DvFw! z+5=UCv=|m!b@*I^b~eH>iMH!eboDu{)>;zHY1KTMOr3JZvm%iGlE(#iU4bq_15?lq zuS#7t;-PfU1pviq+UqV#S$n5ky;|-yJ}cmuu1r;HS&>A58dPmzm+GP*{Jm)=QsE?; zs?)^Upi_YZbfjy^yXL)Q(kqF?XPqYlFPw#7L6XgsT^UB(KuSPPx}xR_VvVj+&j)~< zKoq2~V`hdn(AC7(+aXDmopD#}DqZ7tqUxGGs-md|s7c*Pcb-$k>G;|A5OJ~8-Wr3P zYR=ozo%AQ$KriW62Ig#xA!~B3ym|gzVQ;5`(#jfX?u4vtW0GvG4XXoOxxVFFFJ<)- za@J{hHRZL0s%$l(YAeNCTeT=LKq;O{&adiT6V}hDObyT)+g+)}tD{pnrb<^@$W)9P zEO>>>6IJy1kia5B<8Zp6UEQf%&_VNKI>Vt}PkR^2%5)sJ%YZsc+mZ6pJ=%GlPyy;=yC+q44#*fTOu;k9I`{2Q zWr@`X9v5#7&>GvAsO6{H(>0AB-x{KA@_|d$bEmZcx)yD!#=0tdc3oeV6AZjjkLNou zc2|J)W+z>u-|Yrejm$>6YEHB&w3Q|@tQ>ZpfwbtgYi*RMfbFYzPVJOqckGVz94HWfgjR?W^A%Wm~PO8Y5lLrfoDif5lIwA4WeCJGG14>4w^yiA_4RJeu*U zJ{xye$!lirVI0_dSBvl;r{edWvf(?~TI;$@TR>a7kS+)P*rT+PPOEXQw7cHk1=W4& zO**5)v@voGP#;@5wR}-t?|ZUZSs{3?Y?bh(wOYJPDj2%h7MA@`ouAVXUe-Y-hnGde zk+~=F>|25zWr(i@k5lu3{LUL1%+geI_3^P7J7&H=FU2NrVTV>@%qdZG*zB~$idE24 z_2qpqT+0ouRBX(beW$S(b0Z_@%Q#S_w!VhIE26jS_H*wtJlRpd22F69mcZQEH=m2o zkD^ZtE`Ro=skwfG|7DoPGNZ;dPToHFG2*Z(uYgm-!ornUdEH$(r#5xvk#oOkw- z)l>nDgpu3umx|2g8+@Wd|!qtHKp!wqT}wlF;Q2Xx!GeK>j_-N^Ri z<@xj8nDJNNA8!q{p7(Fwdt^uq0#5*q-0^oKN~eBkt-dQ=DeSXK5LbiW?5TA0xkEPx zt(`9xkok#_(XXy{+$t zKlXXC9M!N<%Hep?jCJY-$a;4Wz{9Iw$=Zu{Rh^<+8;M6PlZ>F0G+ zBuj>dfI&g%r1N4w@xKd+i%{hqYb1PYAu-CYSC6${V8t@?+CJHA)pSz^npuNu|As=2 z=Y72}!B^&dvGiro*KaA@1g9~aP9*%x3?qFr2bQfY94_J*+;(3&ZtmW4Y2PJ{X_>pt zTHU0xyiMDUrwJVb!Eg4blv)YZov@w*%-!s zsLFrk@O$+YxzS$&%Gfafq}xl|_h)o33$dToud(O_y_KhuLILTal)vwH8);1Gd6I}< z3JkwP2VSkrNRY;nt^W~85$V+GlhE_cLzOR996dJQ|L+fAin zka7;|+#RRvAKIOr*wx*?^>W9vg+}}ug=!1I_ypvIWPDSLXt>HZ4UO9&7 zWxQy6?tv41A?nTUr^q~S_NU!P;NMp3O9JG-y|N?Lz$^C!mp@siBB^HgpSZBkRU84b z17^a56^p5vAMC~qQk4L9F)a+iTM4bt(pHNDo15J^_#E|TtFtmnrC-H?fD=7~qn~15 z(rZ}n)4l}vHr+nRaXlTGW`46&S`8afjX(QfcTQ%%aRH}L9cYFNEP9#1t0dI9ZJh@( zFQp{1@7bXQz%uwwr!@wC$Zs35@M{HJ`pyK`^<-W7N@l)pI|h}$z|rdBxD!aobZ)j!JpqVh z{Nl@k_RlLyFiPFm%bmUmQdm?OSVnIEmMcUSv;@HV!*Jy~lH1sC&oiv4i}(6A80iZ@z^2|xx!|v0VLdff2jL7V#obuj zp8byTTHZfUM8w~l;r4lD&djjh2(0b5OYc0AB8_{~3VDki*elM% zb%xW2*-nfyBEqn&`7ao+Bmd9S&B=lE_`FB2 zHf4;LPA3&UZOiTz*j!A-6lNxnF&@BsS5pYBoNQ06=iaA2TR8+02&XXAQzjRBJ++XFvy|%R!lBPe|9=?xwYX#>Ai>5zGkuU>r`LEpL2ruWj6RCv6#a}^O{vF z*AFhlKBTu-ls5k3oA@zW{!_)h4E<@ip5jwAPlU!giar3_CcgYssK=vN>*)pX zva;Un@r;vn+yIC->rt>)(>PRNKg&*RYUdMfO~RpSx^eqB+t7CO|4(4R5xC@mx_Cad zoLjEp{wmNVVU)OI&I+C=!VJm6)+?d@QHI>|I9iRIlf>$yeL7pvV107dAVt%UVGS_Y zT$3y&<2CBwSH7>Wa=fT(9@&eqVmUsnEyxxMQ);8telz251Ubpu2R zS^tUXMp_F8{almcs$kw0Q=JU@iNA(dr+>QBWZ1#l^lWg%zBo7FN^`hP{`b%ZhcQ>0 zFzqgN4jU?6t#*455k2(@gWAIEUoU76*&=)k-)$y}VC%E+l|B`pRDUsc*9TYn`iv|u zCkLwZXGm<$x5(e$7FYz>UOqs^KFQiLNr8ltKl?gpQYpms|8NVZp*sPv6PaWGGa&6y zFpxqgtnrOLmcs9&ZpU}{erj0~Yh^6KgmZ&h(F6;%GTy}68)g}B#ry79x4R@XE?aj` zh7X+2rH*{sEd}GRIedIQ{enduz@4M~vL_L*$M}v9``T^K3OGS_WwmZkh69{ih5(UV zbRK8?&VF-pe=a_tY*un1nD-4{Gu9IHLbuv%{;Cl|)cfkZfzc&%WP$T*jy}&E zSflbCCKbJ4Tm!mK_r*einfsxUVdtg_pJqSO2K*s^R*yHl42l~U;Poy2QvP62IwK}- z_Efj~J>)CA8&sdo5TD+^{R;Nz0r&o7$H zP?n2bD^Q2Bjgn~~Qq(Dkc`|pTX2>f>T~MchqYPzD8QhDd+;qf`GLcL!yvQ#&9x55%|19 zH9udO;$)&{X8`bg5#>N&^TQY2kVWWDw@(gzhBtIFWnX4GXBpGciJ)hZj%@5tWGTCe zprCK~&9s1IUNkg-CY7Ku6`?@{nBa7*9nihtH(Wj1lYOuoElLbs!_MhmLq)q&9i11F5a#5H*hQu*+n)= zshEihLC4XERzxYNLGnN_s}z}KJS&DLfmo2RVO%W-(_ck2u{9zHJE$WN)J_3#{((s= z{)>1tzFgl-fi4`E&XsQ9bs^GUTM)-f-XBulr2Z ztn3tx%(aRr>p^5TP;qP zWLs>zDPi#A7lIhnT}lb|kl2ow*rRtAJnbNLOMmo|UW_CR9GE8KWHJhj;yEUD1?d)z z>a2bJ=)Y0Km*9cJXDLZnIf#qUvE0v-ix?&$!v?!NXs~}AG0H?Y@zqAJ zhfj!Dl!Q?XDcx6lgAsJ57a59#<1R909qRAXt=FBz>`6E%NbF8VEfWI4T3Z2=Lp`J` zw*9{?`EhSkOXPgXsCD%8^;?eL9^DjlcQ0s+C$O5*4K&x2rTC)(k96opEAEvdikv%M z%4s`%exwfl|7RQu08>d!gevjluR&|7zoJY2ak#pqd<|5RI47*&D`8-9NJLU zl|xz`<&0>|5`!@axuh|nz>`e^ar6GUS!Ich?9#_ilPmtq4&^R*8bk@!>?~4DG;u3d zx$TUNjZ+;&)>B{+IE|uS8Lz_69*dLilVXF=-=s^W35D9_=0UZC${NZKC=1_J5 z)17M$A|D=6Lr>CaG~o^)0*`|%u=dx<#^lDy=GX52B`$UjQ4rvu4s22afsC6G;A1$M zo|3~er8kkM$&0eY{OqZ+4KO4X$Kk8l3uVxA-sBYO zi#ZD1plcXIbLtS=4pZAh(eVGHZ{p_As9>OpU{FC7aY%B39jTG752k74)D@jY zPChR`uO6$fla50f<#|rLM=3ZjoSaRbBqzy*i0nE_sl8kZ zks#h#TcE~Jqgmp4ug;gR#mn^Qb7(+k)>uFvxxg`zlip>xXcd?y(XD+zyp2uVb%&x% z%lsO(6)Kvzj4l%oN*x}8vC#HLd_{gUE@pit3zhEqQ|$ znG``)rrhAc!ro4}babXC$1lan=g2?pxOx5f91oy`vD-w5bC{fd4InURq^c)2snB)= zEX&=Y-s^Jh5EJUwZ$ZqQ_s@5ux~hn%WtPz0oKK!lFRUF+WV zA28f6o*yPg$X6c9XFB0ek@Yu!{vWO&CYG2t6?;R=x79x~=5k2tg79}t7K{P(2Ig-j zYU&cU?O4#<3$1EYtQ(P5z$7gtJOl{LR)ZwOw;;R>sfUtAq{xbB^o~gh=)zA%=_eB1 z+LDf`!4nHTs#dB^NJp41K<%GXt3{$(gAz*2ArI@@S=yVFSVW5uPTCnM6vuAKsTXDl z%Y>Qyv4+(`le$7`){G#mjGCfEx@0?2DP*xQ47|qL&6QGv&6puWnJ0z)NG73K(f_T5 z1dLb4M{^ds$*S_M7IYKWXb=fSfn%!f4WvYibjk^M)WTPBHQ}*E1umYbrSx%bhu+Y| z$a9fuTX1WhO46>$QteunbPp3kb7E!+vyP-DtJmy!g(kAAyK7IyXr^MUB}IwBiaUoe z7q(w6&jF#p>}u|swq$oCM?DriHhFeHRv=Z>QB8z1gNSjZOg4Ov0GcYFls$pB)^4JLaZ_??v+E&(i(Sku!?ba`T2f5{6_qhjX&vD)2=CX zP$3LVgG4~OnCZp{e90KwvCBBI>4izLEgc_E=l)#c7^Rljl`9Qp>^H)~F+^8$MkfX+ z9`+OCqaZLgMQKLo;>6;Yc~Ut!78GJo)eu%VaAM>g8jp$R{^f@!(7v`of-xU|*!~`* zu9o-uCV$>8iLojyhfGna;EN!!&Wfe@aHs4f+Dp=<1uY|=ofngjLyL^Gn3&Cp(J;tC z2heTG7|<^v8$YW}V{H5lf4eNrp1z%bO2ceJM0>pXm%j5Waq>NS-z`FX&oGCE?NgfI z1rD(oU8x{Bs{us@Qwwy|GYtpVw-dsrB{b=I=seFbMPgzn6r&EXhy=+!JqJz)>g;J3 zP&5nng*d+b44o+GM2cvQMy zA@ocnu8us*6{VLG(W_box8yzF=mmYN)R!^IH6&7AFA6OaLCdwERGP!Y2mA&BxQdf1 z<-%SlI#0LWR13P+ic;spDeT1}X&LmS@SqYo5KkZ`v=(vIuOn(51jPes-3$4{ab` zDMpxxgdE7QAY-A{TCQc#8JAYvTGHyv%0`M%fR4suS`Uz%pHh}gL_*#TCo7D*eh>3g z-~Tb>>b-;@XWlXeOIa6FjiU^Lbh2qNFIQD{y)&0wA1juxxY!pmKqg9w*d)|EQ_7VR zGzenIr?-FRK4S!iq8uJQDui$byA#=d=3pX5spJK+oXJ@QjII1-<*qXFl0A>ksL7oN zOMk62|58U_mYy>|Vwt?TE`8?H2K(Nb|Gnjyjx0RJxRMi$p(Hy;;KjLVzz3mvN@(ic z$I$?u5D)_Z0{}Bb12+Ire`Fq%g8;}+&k1e&0loqp|2XDGl5CPZmNWp6+k#Z@Et!M1 zVR7%=`S*ZekpK}5fEg43D+6}G15lT^Zbe7UZZ#cz6PBCA->{^tsM@ny>?Ac<@)MWVt*gCok#T1r$6iHIrP#09`vgAQ&I!f zip1ptTeLgXdS$=Ozf`(d`8v5-y4g`#R_UK8W}nSh0Ny&<+FE|T zFSV97u8y3gbj5SCB0dI!>8xZl#AXUaV=z=xzzY8fWMde!HFdOfPU#bQtR*`fNqHo} zNUpNBei zo^>fzSB=6RfkS2QQi&T%#zbH|8MdQum1@3E_OGe&a%U!V3^~nE=*fA%3C;FV&j0K| zhLn`O&vtT|*tN{)bm?zs^w4?k>Kv)X_Dqky?Hs;LenxWc_E`M$=SEO$Tx9_OAE0Z|9g9g~zti|jwYL@h%^u?e~(IXKOk|vg(gjZ3u zq8fq>v28M;icl+J(UbXMLf>kxV&jnLD_nGANUGPIV*XE$-gWwv`ZOQB+i7Q~OvDDY zfB*D-oy(Mq$92}K4zP6M^QlXIXN@T_)q5bn{^zSfVgU|CinxI+O>oz3lw71y^Azn{X9+b`nK`uDw6%4! z`LbFX9CH*x_-kgp{LYS+505^!*o=9(>>hd#TO`F zLmc!NR9&tV-N3hDue+h+@juKXM%r)}x#huVC_N3eo8K-BCdbo(Npch2*O~vNgSceu znW70HSz7uHizTGs$Gr#&p!*ST&)7r5HPiQt2Z&@?a$zN*KHat52uC^W#y<2_O7 zy&iNL`MJ?vj@4J5ZB!>ZA5Tv+S4%TXKTDQcTc2A`GcP5I@Bi!R_4a;MyY3=b3+M^h zCU-v*j0n7td1b^g0efT>G4am#c^=vsnx<&FXkG-@n@b07aoP5G)^9Q>GAb!D7VFMr9Hzf!F$Dhrt$vl~>#u~+Tv3GcZU$$?5B11`f%mUT>do|w0}{gVq_R> zo)iRzO$7Q~C&5Z`rTFa`M*rw*s^C2~C+c#9zHmzcZ3?}^68M|-;b*4S=&dz*&34`G zTaG1ZpgpHvl4IRftn#{dRPQ5O!QmZhJwb;K(Wigs3KHtd)oUEMQ-_(yp`|$8yvwr} zJh`7<@cEWM_qkiMBEUd9oDlpkK&b1{>Y#dah|cJuZHb?ePj@+xa+<>t55led@Kkc6 zT^CKo0N*0)=@bYL6Ng$}Q=c+N(P?JT@E96h%YcIjz+s0=jOv1reQX5nHNIUi4g)LIU>hiE(jjbBJZ}71W%>sVXHRZ^mvNB|LGsT;m|d7(8aYJ8M#^dPoGCS z#gz~0YhS&!pY0QYZJ~YYDGGQEyH#lTkt)T~@8Cctja`;1pT_qz=B3lpwDV@~>$zj_ zCf@6!^tk0x21od0>f?O>g;DQ>kthWD-w9D+SIgHJkz^+2G_6&ORL~1ysn?1H0Z;5*j z9zwm{?tT=|2%0&Yy#LKB(N?!o%<27Bi9QHCM3DyqZ-Nd6T*eG-)pkCjf0@Bre=X=y zy>zsMCgD9VXh~aX81;F(OMRNR6V6)Tzf)*k-Nk> zBP@njQKTYT_c$SoPATZ0g*F0H2R?mWGY)!>>%T=~!Xr~`P4wDZM#d|L9|ea@9; zskq)*9{zs5KI0D@6dPlqNWOHB7s-j8SC?4EA0=D^VqcuY9vCK_mczlY?R+^r9oBlr}VaA1SVd1;qB8DZg+q;=s1hUAjfbiFJ3u^@Iu;S1V^ml@b+n%aANWq@>$&iFLr=-7x?J5 z0)%6TM2%-(pT!Cvo~Bv$&_%3CWn-I+#LRxLat~HAW&Ec&`QYL0({v|m66+KE(*w|JuIcMB^+eKdRQ(DA6ulu`mpHVrC z*1>i*emo|}Yu+|=9bSp+cQ~fB_I6vf()t!gOM`0|-5p*T`H58nwTvzN8Oq+_nbO;> zQEgw3fqk8N$T66sRl${~c7A5!Pf7L;%#@jPBS*?5RNLs7n59F;u{)T#H-N# zMrM-p@X-4&4F&5I#rKViW5&?4rF+%QbHX*c9-UWj%u?S+J$p-E(cd2N+hbwFPC23J ztfY{IU`aheA>`MEd>u?}+=q+X6hB>_LmPm;|l z7HCv4WW0%*M0jnJF@ElRJ|bQ}pZc}e3#Ei>J3muD(2rjC*C&TYSG^(PdC1;)#Z+wb zE@U_azetSmcs~O(VH?_+qH}vDR8VpwfK@wgVI-Y%dG95cn22lNvE&*zTzrL)h@ z+zK9h7<9K%G-6KF5&pi zZy#qaqKjR0={O?BD)+Vvfv4<`GhPyWdr@S-JWPDDjprS<3ZCqIJ-vn>#Lfn1@#6FUj%Pf$z7so=%5eR?R4uSy$P4-TdS}a+Q!@+UCss8Wo~3#=2qA zz(vWadjqCdE_Z48=IZ%!T{P7IzugjI@I_RX47S?Hc|QGWrEfE~K048-$oeeFk(UOT!h8vCkx3WtY3 z=M5Gg%L8fW^X2q1me!({*{Hz~VoyH!gZwmo_W-#D5WoaanojXum2?rXa&yIb= zMtg%FLldi+C-plWe&$E@|6RIVPU3=6R$JsN7I$qq8`<>sA}(72b^7(~fAr9wlbwFC zr_SGevWL4wQz*y&R{vJmTf3fk{6Z5L8PD&Kb2R;45O`Y~xp!bNB}7-)(q3G&)r8ly z)Pu!X4x@j^yROkAiWCj+Hr2xt!?RGrY6{lEG=+Km9VW2)8*Zqg#J%I8H$h2`;@Fq% zEvjgLZ@DP=c7JOLi(s2h#i=~Qr-2e@B0Rh=@p!nM1@HSej3jp)O2>wq!#h!oXDc7E zi88glx$K@Y8E((H#=j!Zjc=g=pZmERI55%gsBS`{vucr(mEsBC8C|ZgJstT}EWU1f z8QcKRSM58fnFI=1x7$hlUz3n2?A_H#zWT36y4CvRxOvcL7k{^V)${3`taLB(3!-eu zsft}b+~iM_6d|Da!zwFwf;?Yo?}PFU|7ySny;mJYuAlfFHO-gDN(IAB^zWHDZ;bK> z@a?wE9{kNvrSYtrc#L+O{p%HaR^y0}hj(=Wx%yd`k$ z6#j72hT^zTo}3(a^c-0|p5OChZQ0y?Z^B+QJXM^>o{&~hcDK-7sNdEDxCxl1+a7sdKgW-OID_$(IDendBw$*fYr&rbcky(lm>$f|GAJ$^8h z%rRES4iUy149_8Evp>Gp7%uOflSmbmlMzk@h+39nDEGYa#WPiLXJxwcSDvFLDrd5v zO-)DQJ@;Q4!@{1&UHxy>ReL0|_1dDSr>)W%yl@1U8pL{Lh^1V^!Ixf#?AkAPSUVaE?*5!oFmvNCG>qa3q7J?MCcc73(+>_y&VoN-?jx^tRdMUD+ z!qn4K%r%~apoXSeP$A<=vL*^qX7v+Gyovish*%rDu(}x2Njh9p?(_F(BNVF&=0w9` zP7&W$-|uea#$C$p%Gt_!Pr}Rm@M!k-B43JDWkCG^v4ez>H7he>%9_6Z@@;9QtFL@| ze{)#^h1!N~Sq7+-kuCQ@t}hT`Ul&L!@S1dWF2vSwUJz%Xcvbn*CLVV_4 zt-hX*=x<4bCj;PZ?exAfPi@Hdnwfrx2>5JWLz<&?fHI;gi&?OT2JXKT&&TK+6!D~f_UiK;D1`YQKA zE~W!aT!4K0@7@pZ=zyv6Uwx%Z*VD=&e9(qymfSP{1cADBygnZbaO~yf>*xM|N-}y` znSZP+JLc{8KGw|jwnSv%B9p~CQKo=Jg0LXgiPBy|UO@FEo#8X9gCCJ1wyv62yZX=Jl;Gef zT}hzX4X%epKPO)^$fbS#>T=9k_d(U^L*@}JlIGfy#KXlDi#f?rE%iW9YSPEwC^!D> zS%fZ~PLA}wrFfg&;3=&B`R^HkwDeg#@wBsAx?0W9oU`AzvA;5cSW8972Z<6urDcYI zjYKvF!?oQtGdpSIOzK4WrJ5O#M8vh@R14rq3YCPOH_15W7Fz{x4mLTU5s{1&8c#s6 zBn3hWLRRn#I)K@1HcJ|slyHhkp(qAn#nyTI1R5OVyTJWGnVn~9I8%WXVXT^Mb1Z0U z;zQKef;n&DWs*-DT4p}8YBI16&@((w4{Jz>BnG5HbwxQ|DV3N#`uW_spP4B}xMan- zu_{o44_c`vAP^LUU#8HR+3ee1OhTh%N4}zyCU+$=f}8@ptS2+XW%w6kGoNtgl1Z$n z0KpJ5gDfRiADq-D%B$`Y+3caA;xj_Dj4yQzn4~DV+UZy_d}7lU`wiZMi_ce2XHEpl zymP`>+o?jD9oB=1g_z1U7*{e#Wp=Bnw8^BE<4~Ba7BR>q9R-08&p;V7t^|8l_4E;V z9V(C}SiE9@0E%)5aExDE*HFrvtQOg9>gN&nLWaiVf+}j#j-UwVYinp-UbHChZ7?!A zsQlc2XTr>}hD3HCizP2m$EuczlXkrZlz)XPN7s|Eq|GZTD~bo8!>Jt=fFyFipRsxs z-pp{W=pZOfQJT9Doez7U>yOwFFTrI%v{=}sO%GA!~Sd;XB~EcfJB zmF)a&YX};55>}bC8fFF&Bg5Mc-NSB=TMmK)ud&Pny`wadJf~c zy1|ZK`Mh%{TAjOD zqN~<%81~W{7E(ObTkKMWRXD_&DPl}z_w`j5`42RAiB9AZNs%gv0fSR62$%gDbH(jt z(bPvK5o}r#8s8?s1rq8(v8@#ELU<+xb81$9@5;>qvp8z@BkSc}BEY(=|}+wc-BHt57IH3Zm; zxTgP|T;8lw{c`$@Hh@ok)nbYv_!^TIq8P`z$PL~s7N=H=JD%r+ zy;x2p5R+F)o~ncq{TU^pU2x|nerg#1V57mQVk-o}i8(?1@iK8ajZH$1N5DT!dg9jF1##+~S{u^S5rdrItQ#y_IPhfWbmS!G}h|5{f1x z12PK+q}FDYZp*el>Zj9rr>4q9+)7~(b(oN-L=hIDrhr@mfjfuob?{uO%%e%x2k9xD z+%mbwl&}sQqe^qudd_TjNPS7Cg4)M_yedM-ki|Iw%AVcAg9V%WV(X~s*v(pKp~zIH z@)#U*66my7V}7N@%BW%nJ$>^}lQwoEa|LV&6u$FD{oDKQxWTN7VtRToYM>KxC7UHx zj3*Zn$h&a~R-Lq6f9XFzc-d*R;aqIF+=5AwQ6iLqta@ge4Wg7hwqftt-PS5iQi4SU zKv6B!BPi>w9&^M*=&)>?a@hJ zh5Z;HO!B%=q`5h`LM-ZmVO&~Oz|9liOG7i0bWDgb%2}8|OT`*`a`L1M0E$*xaa*OM z(ePjEPS&_0uNgTQLy-j!2sGuwh^3xFzLDY^=XKTBJsBbKv@e(%$eyUcoq}3VejT}$37>BxhcYQJ6lR+TJwZ=paBu+XemL$ZvGcW4Y z>uo4+Up%AN6J8G)Oj9V?#fV5Jgv(`)4g;-Cku}`1ERP|2W9$+pBTv9Ji@<0UiO7{s z=5ia5>K6ST{J%W?NzHnkv6R=PjC(|+kXpr1xZlu!)d#vxrfs&!;*$yX0EV^mJE|ll zjgcw>ujtgbaO3-HBNAW|CI><*!WJcD)EDU(HBocu8uw4GVxe{}xvO3x^ zCb2Och?0{a$$G!9629_${TXduwJoWn4}qh59s@ZJ0h?BMyR9&x3 z2ZoHrKl*&TEd{cKId!^tcTL31a&$QVZd@&1CqJ8|f6viV=Ck*uaiF^_L+i{J)%8xd?;f;2_pxYqyJ1A>a2=nrMwY(AD z5&RClM|b+rIUZep;F+wo*-z}80H6>M0ssU6LsSGH0AOEbuGC9_)UWfa?RWUyxGok8 zYD}%zGAm#i?g?h@nH(Y{a?Zc+`tN|S%m5M1fEg43SOe??WD@Y*cMo*LobV_72~Psm zXb!Rj0s`Q*rZMWoLAHQIAtvu8Yuo&{aV)@I(`c(B$~bY5Cb8JKaUmww)p64>vFvpm zX%Il!tkiP=a+CMgS(6?sihkh~kufCr6UuJ#i z>&!`(aNuzG|*l%_|={KP>^VK8& zGar{vkD277ZaKdKc73^Qg=}{-v4M=c_+-<+DYxf}_yGC1_+Z1`&}xR$Wqx9JIQ>GW0+D zaQW)Z&H1nFN%xmxU-tj!-UYPRUOxAShJ1x~KJ?|}vY+uR8ZG;2i%+teOgW}9@bGBu zO9Q>Ld&26|e9I(eO?~754`& zw1cC`tB@kAX`7TRsu zbL+y{BWU6@tJf!bG+VIN7O8}G&Z$pqKo7GecaEV)XD@iabU%*-*_>NwA3}h zKMxu*%f5*#kJn7~C`e+hW?EbjXz-Eube>kzK7$1ozY>1}$M|%#wSL~Xn8jb(`?bE1 z75d%N&60OkIyzpRUe{BvD%A27f9y{+2Iw-RJ^J>67^)4tZsDGD$r}k9)HFPC4cf>0CkyD;y=#DTq=xo^PW`wE2-v80h)Q2JU#V%bG zzPCnig~_v)y&d1Rm7^Br1J<*5|1)?cO1+zcDiIHoHC;*2ZQ&-MNW-B~rWDj@LNPlF z5XsC5EockucB&HfT4^Gh;4+f0vljHTBDY#<$jC(G+vg@`3sS31)2WHK>#uL*M64Z= zGu%vq&vY)VPQkp2Tkw_^rnAJ0R_WpRJ-3(Hl>L@D&hoyClBKMMDfo0Lv$9@!nO5K{ z`x`&?J>)s~5K|{CPKtsR7Q2^Z>)*!nMq=RLR5GANEmI}ab23!Z>M)p5WZH@3nrFP& znIed73eqk`~e0G6iVfLqNdJZb`|5&4sLT1&LpX++nt# zG#)jo!tkKR-i#(kwUVYo($1^jf(;zMa}EJrY!xa!G|6!rwK}&6+I$v4xrRd}D3eY5qOxk#F89>bY9-5- zHN!oovuM{$vP8x>3in)*%`6alnBc zOP`xeD0ey0v<&UqRu7|tuV@I&GqnU_K_QzJb>Ji#4%5=A0>^MS)2(XdW)9>&4Nz#? z_J?6{ffM0RYPaCk&5|4FGH~Gq5`I=pU`%{41u{5vZ@-^X+p$wD>oY=_X$_m3Xd!cF z6eXm4R%n4(2zql{v;CDgxtv`UE>7)vh;}k`6lH%TF@BhCGS!9sin`!Y13a1T_y#^- zZU3XK^p_N+ola57C?#fvDp;|z%@)!W1%^DAs_t#ip95&28PLFvsEgUV@h2B_O+_!7 z3D|mjO~x+aw3kdrkG_4Oq)zJ1WZt29<@a9cAL7y8R4}ez=}sKPUH6#O-T6=|QY{t9 z7aEvoY$1&;9)HEX_mn2~QfLUZV(*a>w=(TQ69>Pu3(kWR!Ee6TO}L$=WCY%$kCI(fn|)eMrSG})S`b`?_!!y9dDYiKh3 zXf4~LR$mi8Ic=e#p`D6*eV700;#hUdj%hHExF>f%2mPoPd~(s(v#HppwwfKY+38=277cW+gI|W&I~0?`)GYrWO1z= zo5`DK#w*Dx*`I4PWD4(2Tm*49NZqBgG{j54j05;vm zKGGYtR*Q0_FFjBuK1&`6ZuE--dN-CjHJ$#mEu2>9_s{q2ryH_VNrJ$KZB=ehT>#3) zqDt4G7eFOs~rPeSgYSKnb_0L4X-C zjp~nTgTFu7!t~g3pjoqsP~Ei9v0q*AO>|c84NFh&yn;Vpj}ahxMW)o{J&AoE%2qoG zMA7M=S{t7V1NwFQTULJKk8`eeTi}&xIk^`47@-iG6%3%ZPeiuaov5zOeV^<>ZyLT8 zTWFY8o~vzy3{TpI6L}kji=3&h)nR`fK>p5s(RlpS|5SNhD?8SyhgTA z13WSEe)A8HNvHJw=>FHef5v@xCNYQsxT|3(WHrndo z^OfKs>=rddpuQ8o*WgqR(bxRtN$-GZ9%^=9(8uP-_!F!v_wrgFR;%G~`h9-?n@e*GH z|F-W1XBHUoUu33+lv;3OD=i!SUXxJHm0x4x_Bc-MgidpG_Ty`{e0#MMWe9ZDbo(OCfnV6G=3t^ z_`rTFnfMyvwKf-_-nTzCvs04QE&k|#k1Q|1p^uN1^rwxlX_MFE5%oa&_NDJ`!je{U z4r4|iiordF>fUw$`68&!!aV4TZ~^5ngG z>BwEqov+UdqUPG{DY^ssjWFn@?Hbn$3w)9~t$OLm)&#b0kPv{{Q{n5f5*ytcRpGVO zLw2228xC!b7+Nzir`}F#W8qhyJKkFNJiV{XD<@1d_?10Q^qXnV7OW3Qr!yCH71Am} z#Ag_{GN|zDUA1-M&BBR~aWyGuSW_!v72`LI*0LhTaQ|W1pLXfu=_7GDDyV+>BQtOB z_V;R)t$0kLOAxqj!$3e44=!gfFQC-UsqD_ay%L}E{m1bDT|lD0Z$I#x=j4uQm(-b; z(9r9N+BIi+w_j-9cxe$aJ3_?3w2@mF zG;~sdQ!yt;ELVT)H5VJG3G%Y-k6J&G*fdEYiDl#Im}1_|~V&v{(Ik8T`2x z?3Hb%QW<%f*=#kWktYJ@D@o-(5D5}izVa~kZs5<$iV9B-!P7*OpYw#WbUbn*so=|X zN5~wW;ZJi&1nFB6E9nnnYgo3Sjmp(Cd&jIReF`yVr~-Ro&47^sNlRNf>#Yj0cw6F0 zuld?V@_#RP#UHI+dnGQDf?x>E>()2q=x1jVX`@Ky1^=ch;ukRR#Pz^a ztzzrheYMU-7%cZ>(*@Oppc>${&3yu@l6NO{$(K<0uE3osebu$~O4F!Zr~;0ON|6#V z1i|i6w^qlBo)N3?V5Z90CW!D!-{uu)=vU1I z>Z-Qa%L}RjgQVVF)^T^(q4Xv&FHqV4yYIU%Cm%;LBka>i&w^9$FHm>(FI}S8z$k^* z<`lb{s8iP=1;zbVD?e|}AX}F6yN*SFOB6FDoaPPc^b^PMh{}M*Rh%mPv1S(ZL(rjG zt{)q}V#LXFxg5^kyq;#|`=qb5uj;=4H0i=0SN;-o!j=9 z@ArBWdn$w$Fg#K-J|LY1BjU^+8;1+vx_%QT!!}n1HRlUEppmei0Aln$i-z@ypTuiv z3;w<)t~OT%J+U*KBw(@$*Ql|TM!x0ndv_(4iPu-=E?V7s88SBF=-4;)VPGT0W~gD) zw!!B{Od}WL_=0DH$u%dJu@FEK-1s%FHTd@SUx}-if+Kp2i5{c=0nIXrt=02>h;NhK ze!W19yVTvQ;XIm=1OJIvd%~=95*b^ta}gv4&%kZ|+iyxFexp6XHz(_i7CWvfceFc9 zA?ww;$5j_QIycf z;o)72eamHOT{(k0{y9q*82tsjlkobrw^F1V8bJTUT3%)1C&o8U!rs@%LY~do9K(=T z(^&(8I9vSPkYc?yCD9`b-3KENr}ej$!N_|1k=WI=LB*W$P$LhD2G`E#&_ZCSD=IFJ zUQ*{>=g^WY)pJ&L=3jOF(iT4LLEa6{)0TF3PBuSh#BF~zekGX-;(Wg_%p;?FYWD)E zJQ0nt(6He@V#|I#2icRn?ZxjwSoO}wp-yo(xK7+2L~v*R3`w!U_jtbSSUgk+UwI23 z6u$ikzL2Xf;#h1uDK6B;Ib06#48CH+6#Z7uje`kR@&@P?92^4>&TRxnZ04c_i;U|3 zcmvSB*v&mY>FgV8FHrgQKl1A`^uDs^m4E+xru&X^L}u0{CL2U~03t;r(1yWUdjneM zB+j9J;bm(9bD&xkR)Mgilqw+#X(&e8s}rdH$Kr9A$9?Bzh9?hj3u2GkQ+$pgCehBg z6K0|+04|DJJgrBA(XL%qG7k19gM&2iz)nh;g;I-WiUy@3L@6e&Ql1lv-8oSh_t4Ad z;ET{fpPAzmjH$(nVr$hcC1Nu`Crgo9@cN`M9JM9NDnb>=q2PYtaYlsepk>=EdT5 z@q{7woC<_n795^&i$>$H^y0#=92p|06szQ%>E&mN)gM#z)&2`VirNaYakT>L`~eoy zJGMXiwQHMfA*81YvZp|k$wsxLn2bYZHZNI3v8%SW8&wZ)2Kx3#R_X9?0864DY1cX{yA<0t-GWK}OfK@SI(g^e@|G zj@EnWsE|WPx8-P7i2}mLOlKv$sD5~Ni1g-tdS6{5Rl`g5O z(RVduC3{tI6@9;Z{b;HYn$n4b)mPkH5UiMV#79&W!tTbw&z<4oRDY-M<;=_VSmgc< zKmUbvrQa3*MtDe!8#(U?L?Q|0VosP4r8CSDS&+AR^)^Z8W=Ux=SZpY`UM!*xISlki z5UiL%T8FXYjInZO&b;gkLZH-G!@?6(ew97mHJ(b&~n}VUUQ8~0(S=c^)?Qawa z5r3%;`ZF_Jxzz-7FtFnorG=D8d;3+wh=QfH9==$%n)ij|(<&lFiG~(dW>=a+W#yH27Fgna97&%=yLG3XqUsdJ?A)kpy{( z<+j@AkoktaxP6~8Z_igqdp$=OVQe8H19>dv&Iv{cJjQz(@L9Q`|Xjy+%IEK-7PTB}8*r&;%qy=Z4D4ElFI% z2eWg##(cbwY`?E`YgQM$>NLiU5kCTAW)DbrOv` zF+P3HASpoS(gQHj$TzY97~s%micv#%CX;WGV}K zYbuBh&7Y2-FHX(+N0ITc2~t@Wara;WAlrP}-`~T_n>=kljMdC<|l$bet;YXq^k;YgPFN_;! z%jend@ZL5yDuCD$W${dgwDiz$;ztP}}hFA_?ixKk+z)rLKyTJe;w z2Wv_nJH<8kl+lz_a>HY+YhWhLxhZTzsW6g<@iy@qa_@w>13`d2Fi0z;u|a|)(cxD9 zODJGo6AW!ks_pzu8Cr6vRCAD_2p~!!aw=v z9PPX`7R2BOavKZzCw2)rwePTk7555aHHD+*F~Eze1(pZg4Nujk)hX8wu~Bh21CT{m zRAm6vA&^&C?%W)dCX;RB=w;^oXrzKRNlG2iGi(hnA|6tTKUAhnHCjwSUb~f-XOc|f zn(d)M6FbVY5{foi5m4ztM@Q*s2&ja#xOygb)K-)iXnEV3426^BKhGM7g_klC=4Pv=ZcScI8uilPNsE?~nASC)eVrZodK_Zub~ zxWDsDAKf1^5=;K%m=2waVTHvKQ6yN1&8a+`BdI|wz&QU8{cnFY$%Gsbi>*V75NMu- zi(>9Elp$#l9xYTqc}%H^>w$(*Y#7;Ef~xk_npDv>j#gshLCpa5$Ytqr^Ng^Hos=vt zmxdU`tgU7 zwOJ~XglcUx0T*jj19F;ITrHZ2I-d973Zv3$CG^^sU||Ig2pnWvaTU_8C{2}GTk!Kx zgXdlxkg^ON)X~e=)4ys5A;SxII)bUDz!U_)S4I*+3Im}oDFEcmJsfB;uL1Skhndd6^(+2ZS6}DaE)yMneFZ{rW5}^pGMkvWxH#2?Rp~#F~~G zr`rHaJzuXM8$+H#8W1g#Qi^kR+@b_@(k_=$prNg)0yC+g>8^Sb zDKI+TdKiCJCTmh~{cn35;_c*mX!rhmR~NZ=s;hriY^nT(FSjK_o*+TiN{h1y996=@+89i|}IdL=Fx7#4-&IHbY)ntaqg?XpbP(jqFSKo$d{4Mn}PsfyydGz2eTe{WT?TSbt+G{=6 zF95p88ccx^b8#(4peDHvX(&m-W(%%&_r zifW{a+L4Gk&PQVy#*`%Dmft&-Q?B_X8AM_vtqEF0twgbe8Vetl%!Qb-5*MMUu+tiAGw6F|fO~8#Xhb^ZuGeL$HPlpp{qq?^6B%AVf1pGXP)!1sSZN zmgFQBz~W1IIi5@H6P@r98UQ*UHI0M`cmj#w*~Jnj;caWK&*tto|2K6vdZdUgNj&1E z8_~qTO4=!W(|~rb`W(ok^?a`tjHW5w$ zAt+dEq~w65UAwQ>=I^@cmfv>Uts-klLP!Wt0kH@Tvbwt=%OpN9F^C`jV*7FBg%2PG z_!&PxvFA75d?RPS@&2We8~Beq-{&Jf{w_8rUg=X~^l$ytndOf@^-pg@oww`rqkB8v zqJ5K0d?(%B=&)DJeC$u3H|*7J{1Zp&mt$gIe)Dn|VIO;;N9xjNeybb)nmebPq4v{% zcfB8ME?s$DU+K}Le>X-q>HW<aKi+Oe4yk7b2&N}k$53;Z3D!TMu9cPaA`Qnf5 z4SHX%O8g&hj{53P-Jf4R{ZMOMFvgzZC^M>-z%bzO#mF;o5WLh;Q@Vmenr35l>R|)K zo^G8Iekj?~n0zYVQP(52hY}FLUX-xqy)hf`kOA z3kuzxBc9Y30m7pyKF#f~jqrZ{_21mN()Gm}HLnoAqRA-!x~k#n^%CyS`xk#r=)b?+ zf*=1{iG9@#|BK}}r@2v1z5KO5_#4>n6XMv#f8cXc=WEuBn@3+ZJC{0I&vMZzd@{4L za``yin4FxWzs+Oty`kG~_*r~g@A#PTc;rofyrPQ0hEbksvrEfYv1~5NRm;d1oGc(J zv|9=tB}{%oVv^~piN0ShCfk%-ySwxf^7LfYxpb$$HO-5OXR@__SnI$m7bhc+GsKm1 z5qZ23W7Qz&i8ESv7AHZdU0gjxNN+^xryRI zENP-S74khQI1K^yaT->HDdx@Mx5-!OYsI!L`uuMnqxYA7J8Jb0zr0h(UqZ0;zqH$N zBz;mvyfcb<(Afx&M(^6idQl3-GKo_5-xcnwYfq3~?yG-(dyjtQSI-E@4nRP+%#=yf zppYRXtaaUM%I#y9m-5zsRn&@iY$qQhAB9wQe#XJjeup+?ihK73Tf|lj1Kw<5t=8M? zI|RO&dF(u2-o8_gtr z^cPDF7~C6eTCF6_>Zxk!(Asspu+GLztKDCHvAyNJrpcdqu>4&3AiFX$C%Gf*QQDX^ z>`A6YI!0Hfv7TGI>YAG({PAjt5Z4?ZY8#WDLlj2%m`c|#Yw5}vWFrp~gQY`lKWIbg zwP@nx`HnJp0*YyAxh#mKmPg5YQB8qHzMq&;ra?NBV4bv^IDH8>mwqB!+MyqX+ zv65#H@?42g2RT@-@Vc^PdiJITQ**+j1Z-8BwWVPbE!wTh;}m4gu6mHBXpI(%yM{8y z!p%BEFcP^LTkEevTk#MVJhW`OR7qenJvv)2&APf8)r>UWv^O?_#z4Dgj~k~Ym|hOo zvYPd-UiYD&?wd1mYFu?2i0w z%FEQqGvABNVvXEOcueZ!yGo}7z%pn^ym2>C#Mw7<;`8}*BYdIhCR#Pa@U0ygWyDK5 z*<>#*tCY2#d@m;^@*GEzZ;pN4%5L_h@GFFfwO#U)@#=uqxaZ)dyZtf8@bv5XJFxZm zXL545IGouwP7P%tj)HIJhs6rn%&CpS_LdJi^w`cyiBtPPx>h?qf3oLuaze3md#nqo>#?)`we?Vxd6tfeQm|T>63V3I$NbJzY-uT_%bF&YinCRw zRvhm+*kKWB&xXped$;P&FmF=H$Kr6s@omn%JrkJm3H zo8NaHC`~jB#TMialv|?dUvoZN`@0$D~0BUcPgb5kH&{g-haEc?5}?C zMW(*%B^5cVYw5sJ_q8xLgWtE`iuSzGO$Y(|J-rsQ(g@$)p)D5x`n`rX+ z@tK@4wJ4N(z1DO9mZl{JtOj!j(ROJ@^nvYc>hw*rF^#_0f`}O^MKc%&uAA*rWq}uz zRUZB&J83IU#8bzkC+F4n^A9jQwj3FZto5E2IfOU~{$iWn>Ax$=g#Kd2T&4Fq5n_CF zvf2W-DV1fh?a0M>^&?Xcn1qc;y1u~Eud-I@xoKd4V9~zarjzPo_L*}slV>$%D#Z#X z)9?k+UjiwgQnz}r z3(k04@o_S$XG45dZ@Rv{$?uYhAscU>zwlDeA@sM&_`tI z6m0iwr-;2RSZpIwzWMs*<;zwb*S%`)`xQZ07`h~zo3M}>d^0G!-(ezodUw4^<6JD2{cKb9W zqy1^3eM5Tz!eu3y-?essJ9NEg?tkx-xab@DSht2~z9Z1eRKi9}YyZZ11}afuvGQzu zRL&%)*zUuRM@2L{a9vAxluFzL7mz0|En8?Ap0#8xg3VHKd;EPfWkJZ7em5{NNvUlO ze%a4T(y*HjMA8j3+@54R8T9>gIv72UP-Tjap~VLxukFmjdDNZRPU~BD^ft=iiQ1!A z-=-uRS#41@CYb6#SnK)^fuaDBz8!C)mY7;=&scpSWhFk}^_f?i@aj@4^Vwg2&vdL}rnI~ceg8l_a_eySdYZIbeNCsS>_ zE&a3Hrr_lp`}^ii?DTsZ;gbJI0xze(6fZgCUck_sPR3L@_fL3xTgCSp2lVeYPe`zQAAEtS~n+is<23&O!?XNqNK@4DlD`C-Dx|*f6CIO6f zl(6WfT5094u@6?Fz{*$Y*(yxt`;38A@RgUxkK^Olf9-*TAoa5x0d^wBg@T1p!M$_Y zm$4>#g?&9~TDpB?tv#*h5}eb4S)cAIvn#3Bl1r{a!lIMw&eKy!@)36%A{u|)Xpsd1u9``|n<#R*+;8%c z__nitS~2TU0X{1d>;c91wULNfpOX*$#`hU`FL}`9H*(VSrom{R#LgJobDgElfK02N z760^5AA2FDRLDK_|9zcR;Qc12RD@FE=@&TiapCgFp5K(;zT}W9-p>zL4aUOBZ*!r` zZ!gEmgZ{kAFsXyQ5zlizSuxeOcm5}mRX5kU?Q6PT=^ndny{NC>26N4qQ`nAG6@%@; zKK85BCx38Lpdj>}E9X^be<|?hV?V;@)P#Px;Mohm_eY*va8^jyX#ftPa4leZiRU33q)0wyT36*{6&e7_Q{Nba|GN9hx z(083*0|taO0CTzYQt7s?d;y}t>9F+H#O-h(48orGOzc?-JzBOO>sP||B-PVMvZ~%@ z|FSKquUbcbDKrqDTvIq>*u&AiM9CYAcPsqf@=2^M=K8YU96oQ4GxUOol|%`lmGXqr zFNa*yCotfx0@}8I>Cr^1$L`YPd=B0HWv6-Jg;V{hbpKT^Fs^@; z+O+AeOiTWEYv04o_3d-SHTUPGGv%8Cpb0}BUmltX^X>BbkN_E~ga zS&b?+29wBHx|#yW zH|*sf2lCLHs)F@TRb|hGqn==`QYR135dCiF^*ARgI1IDkDYsP~^23+v!L{s~r%#8q z8|gEiiymE_w&9fS(wh+EVA?xfD~6Hdt0HG#ec93qZUgDgJwr9%b-Mz+;JkYUKMbVq zyei$)6t}C=H?M_{bMaRj=EC*=`Rd=_ z1JvSzw^6d%zcAjvBW%!GW}*Ou0MRi}Iv zJoGDi>#t;T%R;HL{mWO}g*+RlT6J@Hdp;}MPuJRkWn56yI!@O&wUOVTkW?9wQ?_S`T z7ET@=zs1VOd@s+HiP)DS3`Hz+@1gwsVjw$iLV5ZaRPfN_*k|A~9sMg%m4H!hJ^z;O&J~I?{NWN7)Gfu65;=b`(^QF{`!4V9t zBogE}6Bo#&EQ#m<(^J~pAo&_J@`Omj9*=<;29lx}IwFnm8f(ovU>XRwWrBi#N%q?0W=iJ}02Lxanu zl+C;?-c1%=9I}|PG1b#*ZSPJHt6Y-^%^c~5iqvlYhd1{uXL^f7NgyyCiZLgN`0L;Ig3TOCusC^mK9ms0+=Ya z*7s8lXBmeoB{B&~K!MOy-x_rwMTB6dZjP7%?G>T+zv*(o{FpP)(2hJI-*e4fp88^Z2Ra&c}cLQHW)6lrA}NM+xB^t1F$HlP7S7^SXk>| z47Ro;B~J=(zrTgByEqLZwGfE%8JuHW@w94dF0Kc&Y)+!ETf?1(Fxwkbo@w9qL4QwUGBU~+( zvy*aV5E534K3SJ1ZX?xc0uybS#oZZ42+%<1^#zs=v4x8rQE2DoC^La_$Mn^RYRc?(cDo9 zB2H7Q8oA*aF~CDcLNr8oOfnvbtO8?_f-zE3x5!u4+;m1K>dqMujEm&+Ov|pv%r9!0=8bB131)D7Nk6dqHR&rdC3HP#)lAT zKg)a5QyAvn5|#w=DK-NbM>vq>B+{@}+PCDhz0k*s=%`FkK4p?^zR%}d zFM1kyP(et1j9N@3M@JN-I|F#G)OQP~x$M?o$sH$)EHVNZYP{#USmZz{hmnuCjozDS zT}gr#G-UE6TVjJd@e-X9tvrV=+~LglH<#8Ca*L3444yc+Ae$&jA}Hl9H3J@N5R$QT z&{-%MfTbo;^^t(b(&EUam4wZ0cn>sNuCSAEVweOaphlguG)$HhG{~fL$grQ6wqsgY zFg12^G|qDjQN-hdRKPzr1jEv*l@=;sgj!7ZqS7sr7kDHD9Rk7bYoDq!CvhABcC)IX zjCB0i)^8cQkcLDk(NU_~z~>!}k6@ros3wAMrAlDkb;bK zB(gQ72-m}_Z+ZH zs>5I;#e1|367%t@(aOPEOS%Eck$Lw9+FTnYcrgj5n4T=fW0xnPUOI?|gNxPqwCUdD zt!61HS$r)}UA~Hnl%zq>V!Fdp>g}@BOk}mdwon?~IWz@jTu3g86o#U0w<0WP_Z1C5 zGbxvo5Qpl_QIm?w5>QQsuTt0g^hUdrG^*ASn%IkK;*^xN*1?&SYi&;QRH?-aFTX~Ci z;zXek22-F$R|e$o_dg!vi1#!#IU`fS7K8`|9yKF8rgs>IrCeg__^-M1hYBNjoFsjI zV*IN0crr2UdvWPu^Y$IHx9-0m)k6Q}uyJuJzn90~d)K!v`2Kaj8-W&Z)|P{c!#Y~P zMMhbFl>6B0nC7&<`S|+OH{!*S>iSL zor#Mk@yL?GjWgqqI?@7iW*xd^{Q2}>nHN89);4dSI!J-gy+IfdjYG~Ok20~GW3F8% zx3O(o!+Y&|+O212p;P`2uC+LTec<53gSX_8B`O6{NySXDy)%=a z7wOP>#x(U1Ou}n3Mo=E)OXr8`IXM8p(O7Pvbu0B)O{jBF$*Yj&IgBRfDoKJqV7gTb z?)}3wHXgC!%Q?tosv2S5vKV=hM1TUaN!n${mZ$eR9;kCl<^^Rju014(00qEY4)>^! zYkU7s9-~hpu`lwaa7P3y9T7rAM1kl?8UgLX4)(NqoU{W4bf`|!N;SqZPjH|GAcCW4 zvTS|xsNH!WJMnk(1L)6MlTuKJU<-l#dN-Fx-v1DE|*&rEK}h2mqvWS2n3p`~bpBJm*CeGgdfSyx}(r`ViN zPk4YMI71MS#Ox+wi*uGvEWM_+oBt{1*6U_}btc8cTTKKj1b0Yl3>_p0aSOS^UX;DD z{{hw%T53vToJ=vJJ0=>5H5z;f*SqlV$@~P(EA{A~dis4)WL|c-3wLvwk=6IS&GWWq zEFV(BsGNH?49^tv?`}a({Sc5qCV3zXLWqne!yL3E5of`- zbaLzGPk3y)%7mILB_dEtMu-eAGBp_|U``<7f=a7;6*c>M_tX84%KP=FYx-z`#fgDf z7(k%PwA7K9cZ-3WGmH{UIJfuwSos6U` z@2}*Ig-2deYygJ>NqrE3OcqeS5o9ri&g9mn_E;dg*}$65nUsQE1_26HQC?y)R)WXI zAcd7$dprs5b~BS4*oObWu$AD$A*>cd&lgz|xCC}#PUEawyL|y(ZW~8eTOrcy?Wjb| zf&q}!I(tlxh*w{=aXe4$JfX*4%;ZI>Dpo>8boy_=<}F@ne|jnT%hlVCq1k;9|NG}- za_7>0bS-WFVXeTF`p>7k+uA!w`s%S%S@j?IPd+200ZQXCV&z z%$I#0?w^`)JQq^92Gh(*`PPso0SK)qJZ$*FA6rMnnND`_T;tUg5Rd1oK z;2WHmLL2prKK7zuq^AR5!$G;DGTm{q2#6|eH@!e~IWszn&!G$+gM^2k05rlB8?-eD zRqX`&uN3}yI*Rlr+(UH*&sLXq5F^JTJVe=>cbT^2z*+e;3GRU~ zC|mC4#6;7$5&|HG5{&!or2Ih)3L5zdU<5vbn681zstw6R20PNd%nj#v*ZQ7Iq*J5Yf#Zxi~)YyU)5h2lOW9LtNV2r*DW2657pb!uP00RI+Ljy1XU~g1B zD8c|RKC5v5egSO)93wd$Zbyzsl2NM$0QxPu+danPjiPbyk@@$4K#%|t(SR8g02Bk< z8;*if?Qbr2geSa&S3LVlCwc%bAcG*`l`$^5OA2Tro)Yi(7r9L3f0WB)=Xju7(G=r0 z9hwxuZR>P6w6N>!cyWLg*X`3CmE<}*U2AE$Obd=TDKNqSfD8c8%mCP%8MS{A!Q+4- z0Txz>RC3)*DDx)QwsvjZ|0UhqwJ0YD33>taLU#_fysbCUN(we(FpwZ1zJR_1hDZ5& zb?#g%cN!NTmvrYnx(Gd)KI+Jh=Rb#^qo&k)@*aJk**^J)cF>sKjX_U z{}&(gJB|PT#(%|=mD-WspKW}f5B<{hj`n-8=z50>GvCim(F7cxgMEP7}yUv=Xx4^%n_XdyTCxOPg<; z9AaoXbjuU>D1EIJr^^Fd*E;7bXfkNvC!df8Xt=xYD#f%PvEUn-W4!a9D3*w*A=t{z zXIW`Rh-ExVvu5*WB!Y-N+TVaR(j*rG--eqLCb6)-EhdbjdN^~@c6nK{LlD0{;m07lpWVcd|X*4^1uyu`} zdCH-CZXfz`R+*1f`f@9~3VY0p%&-%5#R_9x-vQp7E#>Ac%BGNEYbTHujZd?wf?C@i zciDWRQ*xWzk;~VcFJqnV9$wZ#tkgZ8rkh4nV?kSH30j9r7i?L_+Ip)OE~31MFmib6 zDtKmldN#mnm3BZ{!sdFvdN)gA0t>$3QOd1=dQe%mvQLwHyokakhH+1M@;$lkf7f`& z_9%VcxLn2WY`v#jPuK0=*5%U?cebu?d@F#R?5{q@d#6{kO!Msd^KAdEAOFmT)|JA$ zG53em`D6VztjUVbC*3l84A$>V zKXy>Lx7l5({vMr$riOgp32gaod_LHC50ITaw_gk{;IaVg0b;zYLF2M!4e;4Q9oTAf zi}bCj1bpws_*E@V!?#uosz6Zpers8Q{Cq9nht9GP!_Y%LaCy&T3hUisk;l+fqa^G0 zmD;Z+yKLOXzHY{BgSHU6*YBIJPiw^8snHMckEPfDYM*pYem@sCDQFj=r`kC16}b_k z6rbp)sLZX*R;wfNo!#g2JMl3&=A9mP@n-o*RlUH3Je2J}@J_Yf`YyQ{WNHV5^# z(W?8`U2<|<{#?02ssvR#UHgopkk`4x@)rJ6@?={ZFKtpi&-v5wyo!aiy_kId*hXGG zE>DiN-^F&fviY)2zYy3JcDD&M&)6KM#kGSUki}qva#qeKN1~O=@?k*8uemdOM)-ny z%x>JC*%BVym#Z->DEsj0Nm9fG0%&!g&Qt`h70H&>;L}#xNr!uSa{u!=b2DGdjlby7 ztG|YpJO97z`RAeXWBB;k_!a;xw3%3;pj4y7X6drQ-~B)x zFwv@qvPat;u*P|INY1xVOZ_W_VWzN{lLQbh;v8x z2oBw*wWO3rc=cGu#q}_)V6Sl7sD)^Q$2xOS#Ed%f3jcK`@Dye*j zF02rlqr04W{GfFdZFZT^w!S`C;dsOLsG~}clg^#x#j92%nRZuDs9;(#dY#qlX>g&b z)3rZVseG~Aa|tdhDCWxa@&-_Wzi-PS79`XGBs>AwnlvH`TwOyo)Y)r^#2&v#ov9#U z1nyWky;}4<;V(DHa>A_{@T@A|jP3U}d)IcG8_vu&l9s1HucAvP1{f#dl{h3?1O%`<-kdj)~dE|p*X6)m6Bw5)Se!l!w zZp_P0MkikvBMZVH`^v<}%Gt?bBEX20J%?dT>!#+n4I$AYXeY||jy!X1eT;qivi_J- zr*BTqzqHKNw1#%c1U5Blt^_3lO!JL(55>>VpG$wwqtMTJK0I!3er6*> z_ZurQnP~PR+JEsfXQ}E2J=2P=gKLU_qNnWG-DS*D?KeA932SZ*hp0P4UpLj;`K{bskPqF90aC|=CP+ba3bjO#P$*D{Z(M?x0h2plIT z0nI!fx`PWVM59z5uig*Fcm<{TSSXq+zmnkjqO+-$?x;@h+4Goo(7Dx%Hzaeh%CfUE z`2{_ciyHHtH6i$lHKt0t${qS+cWZ}r*mlNei~KS@S!)ey3MgV6za;)5MU6y{TN-db ziG)>I+=jMvjz5dER%7c?t&X~OTTBnOoa>8~NmW>9#ZVL|?SNgL?0io~#7~+Xe+D;~ zXt8`J*Z8P@8g6d6KjcF(a-!?jiiglxS&uT}S~DwzEN^wFn_R2NUiqQ$KQlz1KZ%__ zojsDMb-LiKfXXgM55>@C#gFM|uZzG@?FKg2>;12Jblq9&gDh2|?;Fe?x^|!n)cpFa z&+>0Wg*l4@q!vYYLDh&f$W|-XkhzD!wv1e%qAlPz;c@+F z)CZc(@D}~W|1~mWt7~A_>P+mFO>7{py=*dRf-k}ZkKogN#@K_+CUw{D`j${`<><2U zsH_JP!K*Z7(*+6oT1R}Hc&*^BgTD^-DpkpLHOqUAWX7H}hiZ(3)qh-_7B;S3=bW*s zRdwS~qv_@6K~{HGr+b*D@Wblxf`K=!E`l3dNcbYDPe9Zr;P03v$HdF z-95qm(zWOuh|(bl+>Dm_8xIvsxYY3UL9tKqY4LV0WUfmm*6Xd&3J^AD)K$rCtpGzl z8Q2+jr8((~cM>5LZBg+7d38vQ4;4H$cC7MUv-l&C3q+^8#x1DpEubh65~pKqX<00a zJFT~8dc48s*2q)1W{wr_j43|&_MfP)VMa(%|ie*S>ZMQRQ9i3Y=-v+WWO#aE8faaQJ{Jg zX}|C6{Tm-<*uLj`LTD$-5HAEHJ1Q?}?B&FH@2jEB>GX=a{?tFx!YR}e+=lFX27I@` zxj?-POJZ^8we^knbIgf%eiAS5Yphh6->u{N>p$Yh5sCuvs`U%%d zNp^l2idBH!Ex;?Z?cZRWzAr!rolqFA+rCDaySn_d?TvxohIY%@qnl#HLjm4C_MnM;0zOLm+R z@n36+7Ohkx8qmNHuEZZEm0niLR<Z_ESONo=? z<+kg0cEDR>`>N1s_;eq5XTU0=A{cETXyT2Os=K8OUugOB&4~->fcESUW^W`0SYq#@>u=99zTZ7~1yOqfL7-N6m+mfFQDWunj2>Ad zT+}n|UQx+$@!FoGiClG6h)RWjY3vg7pgl(7DV}9_7z;$!-Gq&T9|eW9x41QBNWf7-r<`*-@1LEA771FhDx3#Z*5GcP9_6EQ{OzBB${>ejV|RwBC_ z9H?tl+%u8>I=tC3&y`8TMDN0BxiBN{Ln9vGU~4TtV-0|Q?XVD&9Cj|SiX|>zm%dt- z-l0(ABsJr`nRM5g-KbW1uakI{yZOibo{_K1{B=l*q5xn(pT8nK*?4P38?uzHq)|bj zOCWRT@W`b)FVC345`5)F!X7(av+Oik?fwjDhaWu}Q@OHxCN84aRXWY(WaTV!v?4&a z&~1}07aG(5tte6ERas37mwydTC3-tqGIBq;V~2S8@RfDVAlVtLIP|gv$&x?jp%bM> z_@{W-aGl?ipvRUQCKEE^aF+NFk;WXpHX$LV=BXyL<5xk<% z?pP1O-Wq5byklN&BPN5eNgj-vzxge-xYOr)=R1G*xq@#uIGh3m1Q)9X@Hc}cFG-ns zpux?0vuF^sGd?L$EqMA0zF?(cH{HE0-cIxMSRvpv7emmcs;-2?_E&3T!)G7(qgtcZ zz_iC^={|LTWsk4dcb5Had`w0E%;e_qlz<4EJ{-DY=p$XiiPCzZ9=ytDkmjyhy?NFK zUbk0F&dV#MYy7}9^AtGx4-uTi^Jk*!2aciMyO z&ehY^9NdpTx1Yla;l>&dCsAU4-GKNK+20)>E;B!;nzuc+9QwICBDd6;t@As-iJV*V zc+_W%IgZSiPb`;qSCNX;Vym6H`~81^a@WlrI0gSXw{^B@xOpfh z{L8Klh4I^@Do8cer^Y)Y?-A?ie6n!&2o@^M(XQ^}-P+D;zd!clDumv5^Ar|6A(}WM z$#>a6Y|&Cy3eFOE!`b^*J=zO^w6$PVO_#S8P;*v-QGSpe}rF zqk$f|c(1TIRNHuw9yzexi+%V}h!6l?f)kyn<4wfQR+m3)OiGTny9>7yk9%at)(VL> zDB|?9BYbISswE-YrDdKX0C~Oq(I6oPU!N*r<4Uc?5GdN4dQ~;8p5Rq* zfL0gfdX;05t6Lj64G7*qSs%M%W}Eawy{QUK^tXR{o<2(347tQsJg?bN*CLLfm_fUR zhv)|(Ol-3f%YXgpk~cxH7@O!oOFL***^6`5$|;g?xF{bjGTp=LQ&`3*ItMcec1#H^ zil!@y#VJ0uq{y}V!Rw=3$}wDA8n^PC4xlCRG((Z(Z7dF<@jm=QnxV&M=ARPwG6=$A z#5d3w^_CTvBCH%oLXoc7b2SFpeCSpUPc3uM^hcazpcd0xQw?*_Mg%ehLXL=;!ErPf zztX)e%ev&x8+7yL{c}1^+!@*al}UZObX%2JOgUwRoc~y?hieoEaAU?vKyssOO1;&EfjQp1u+6hDj-xMGSG_};0|}) zWBJJ7mRX&b)b7(v$3X&EXwKAu?}e=dX6|3q#>3COqjvbnLCNP$Ise4H%{YJ0@EPv> z_kRfO$NF-=ksU+d8NNrcQHOlrLv_vUcd?6O6oC3tdk$k#rMXsIsiS#FAVH@q6ucmB z5(UmmVpD_1h6*n=6lt{pQAbfm7tO%1#hV=&a)q7x{VGCPw*thm&|*<>0fIpo=Jb~W z_Z?=O+DvFu5aQG5DiPKQEv1Ty5n>BhNrz@y%|rO-WsV>6lxThjDjYABP;)@9;>qW&yRhSEkRgHM9>CF5i(v>P=KNx zKI4lQG$H?$2{b17yc!7Iz(Vcd;#qnm)zF8*$TAA%TaZmo$G(N1rL<`mhH-Hn88NN} zOAqDD4!%xlx5iV5>=5{GT)X_D$QT8pSW5&8i@8NYrX<24F#u7#*ui4QKu;WO821=~ z8i~wz-hwM28FC^I&pd6|iT^)enDr(~BrU%bT+>C|Y^)j~r&ln1zuO&{0EsQgj%gtH zQH%~;9C{kWC=e_*ZagnIuhLrovDzRohrk7L7fFsmKwM%NkFh?A)sq%(cP@nUAhB91 zJcMb7MAGr3fJG2a?M>t1(z~h9W_w5xgZ6 zLI3-V+`iSKLr&5RXt~&PJ+>g^075}VJFq}_nt)hQrJIMqh%psF@LvcBqX3V!CR_0e%u-3=7S%u*MM9i6zrl4=ZUDKytC$W$##HbETOd+elj94lR_J@n9 z7rZ4Q_;bn>PUe8Uo#Q|a@wAphB32S54w9UBU8z>5-hF4TUTnO_+TbF%tFESjgVJ22 zQ<`=##@zkxGjnxVrj%=#^Ps@EE78;*)fJE%aAKK(2W2O>AnQfqflMnuUlD3G` z3`I(Vv4jV64q?GUa1J4wdc-A3{f9&Dl?aT^YT!s(3&qz%0|crXk(y=ma2A+>t|arZ zt2imv`zX{>31)>J&}tn+^|Vd6A=$bFu;zcCU6gYry|Xd~>BUkzzJ&ZfgC<6)+;qZ8 z9~S$P>+)C*D#Uo&`l$K!T(F+_Hy}C|R zvm?i?l>dCR|L!DMU@0zSQY`qM1f39Y6447On=uIFX%(G8*rP(wNZj%37RFzk#@$}rQx@L; z_&8aw{zv)*#f#bcEIW7)_;OF(V)a-|74Z4u{btwxmHtNm{<`_r@}J`Hh~J}T5HhaV za1FH}Gzf&OlM3s#nkc&QiJd&ti~dyXqnBjIu{SGy+u7@5a7oI!&T@o!^kPq#7z9#+ zYpEszqw$tDWN#IhQd8pC{y-<5>ykKN$-dsD5K(3_=8{{WB^W_Jd&Kde5Km_PE#Ry<9P86l-3^;&Lg1{>G%J$gnUb7%yee=-2R$;1?^^2O`49(v{=Fxo^^r40t}_O$(_^!yoAeWXC~#Bzw9!=xZX{(6vwly zQY{qI2bJP^ABJ{s#)~@AYTh%=?4gKu@z>u(Pdf9Z?vZqjkk2c5~p zmU_(oI}1othsoqI`Ci_u{nVZJs`+06#J@|=?a%$7Gp)B-usl~9L6%Yuw08! z*Wd^_-G+WJ_m&ljmt|M*pyZYzf%K66V$;Wr#2ho!fV^(VCBoR-vAApiM8b9ofh0W^ z!D1?Pnzy?g+n$Cd!L!m{<_0Box9J^SlT%wJZ8+fn1Y%>Ibgl^~i*&truy~ zaZo}^tu)h1r3fO-XzxF&m#NB~G4+Po3d%7CR1OVD4lE&e5p0-ZFml|_4y2aI49kO# z1K))yP@4z2V>~kli%eK~Z?dnMPA}~mcF2xt=ij^eL9c-z9GFpqO2d^P$~oMF&cnPYi8; z>xfMJ@iOuQrij==GvWEmR(WIy?;Hi%5TZ*^^GIcxRx+W&Y{nVbdlBaraxcG=HYtSS~iK#ELM`T9BQxQOcGOq6-$(7^M6#7eQe^=<_bE zYEa}A5?Umf5Lk$dc?+{RoJS*IC!QF3YF?o4w_JOZ6r_azmElASvEvJngyn{;*_5yIJmCIkvKv?2)_DN`}v z0pcZe?sfn$5D)_Z0{}xr12q6pUsO6M#Q-3mq$cw3FhC8^#5XsSb@Oq~Wo7`7Nn$cP zwU8=}B5CVxzkdSN0surqW<&r03{WpcfU;tS?ubYD!fQTltphqh2hahm{Bnx}GT^$T zbg4BUCgI3c_8H36$Wj9?I%Eoem0jveQ}>$abApwU%Uu zOcSoSMvVwMAOrvaG6YyN1_1VW>)O%@^Qu5N8;l;Sn>$uJ`{)1rd+)Aowc3_q-q-+% z;XC9z+AXrW0_HwR03!W>{UrXv?1B0A{o|1@=$9j(`V;1@eRLo%voZ6sQ7Af}H;y_d zUUnNVcP9MEE8pFmybgL|lcj&nzF!ZC(9ZPc*?HgDzCL%0m7R~7`a7RL^U$C9^Usx< znhPoM5LO&xLF7tI2kHuWkoA>*WRdN8hx4N^xaU4}5s~lMzw>71zi~UKj~f5x6FbfO zhxH~a|E%IJvhq7}>J=x>=0m^poniR_51r@C>GHC_caA2~w)NtLb!D61^Pw?u4Poa2 z@$+&hNB_aKYj@vn>MPncm`fhxe_k$S2GodlX?J~Sd7rXVak2C9WT;YqadyU2qsZA_ z&!@@ED*yYPp8(H2mho1AJ)_DOKyQQtjbkbV@0v|}kt^YY{;q*T7#;)FHeMU>bXhInJ=8wnc=a+hP{QX=3(LR^^CjJP-8yk5ce-ti)uE^%`HL-P6 zYpivu*_zd~b-+xpJ_ z2O#x}Ix&Na`4b-guGr7^HD3XbL;on$1oZ0F(;8RQ`imTU3TrQPQ zPjt-5CzA54CA7&ftg{Ne4i2tc#~%ioEIjtLVX71RtMS-OtV|-w!RnJsBn|gGLsn~^ z8&zr$3fXnrzi@t54^>H(YZql1Qd$lWeGKz#_HI?m=KxiGA|%(>1Ux$aKCX zsrF-0Nvk}jPHW@tD+HHe*@Ru5xg@<8jN{u)LPYAl1<6RE^>2~_GV!_$#R=| zpb5%Jo@pXV>Tt5nM37dC(|x_A&lGa=Qs)swlX+IT%SL`roq-C;>(zQ!N!sS+a+|$#tvU@LAwot5Fqx4CQtp)Kan&QiwDM`&=IHY&Si>UpfC&_tsSI3Qh z2-o*zU~J83li_x_x7*3RkpC!aB#xQy=FWBK`0`9t+mzpJe8tGEj)6Ja%)OQXKDRDT z?oVTZ&Sam(r~BSD`!wnm-5&9d%cekNq<3k(mV-2fvx)Vgw-fiI6=+?O`It8pI;f;b zPS6mc@R{X(i=2G6M5wUTQnh->k7i1ZlZ@76^N}@60e3HE^}m`arY zz3gdtF+Mo%lDakBh2^HDLe2w3M!E*^8lj@P+Rvgv>|`3eEefIHJ%+ z%bT=db;%$9`%(tUzer@W(@W|S7SrFWSFv1YTU}}#qudB=MX4KoT@fjA^D06rz&GVcUL{Qg%9)Lyny{4FN7>b#G@#261GvI?1cgzpH)AfRPv|b0 z`ujE|m_EnL`^gjLNk&J}?|SI**HaXvw&|V)Ch^`CX5JFtlo(qY*CdOTVMCrZVGnzG zv!9?T;frHzq$f(4T*9pF{Ah)_;G>@9QSE=2xZi z9ouKN{WW+$p4@!J_Mhv3ck-zAzV~*vFiP)|v?^M#ZI4wEe@6j|>rL)96aeIs$+4EW zH`RAPUf=xmA`3hny>^idzQ6m6!J>I`)wiE|&x)_zTTVCtJ7s$>40B(}|yl7-WYiLC7vD7V_`Hld8-XN>7u?No;!M|%4;bnj8a79)r zW6gU`lbuWbp11$OGQ636*?BlLG}2_YMi%rJ#C*|JWhlovcj+%{&BvQXNLsnQsd6tM z1%Y*Dx}~&cfREAiK2uD}hKFSgy^Vh$HQcAM9_({Dxh^%9-u3#d449u6-ejS)1V2_I zgWiWOudj~$899x7WQgm|O^sm69$8t&RwFlr>fY%2!v(uV%bD&^k6Fda?a3qKH&PY< zHv4xNt}Ut&aha>SrP4}xJ5dN)H}pvwwz_I#WHL=^j_yow56+ME4!njqq0=Ji>zMWU zs;`NM#;tpFcvkzI1N0BK&Hz>Z`Z3zB694*RB@G z!DyYa*Ev0Jywevrz;@H?4o~G{%wz*(%q_k=3;($)it~x@B1m z&}$BuYQ+dw@D{ncb-B-kxmnR$PzE=Vw6-{wY$E`_9ZzOASNpAz%t4)~*-4YnK6jHW zYjZZoQt0FEYC5_5M>8I2hClE4L7%1z9WPiIXb;qI>C&bj=CHz zeqFW^K?w4>;*;yMK<8hAJ6BrFy2$1A{<&(C2LZRYZu~}4zB99CeEoH;{P$4?oY!>t z+V>taM?dgC9-OegKmM675rGJQ`x#qFV0PLU-ccqj{Ld0nEVOUzT8VS<%lhY=aC<#A zo`-I)>9|N_JnHn1e<^Qyv)>mHot`A?zvV~ajE|yN)PR`-0k*Ve@!xXV#hp_ii z;e;{ROos^HeGQRf$-lN1`VwfL{ujnB^Q`h4mB-l5U1BUQUw*DV59aQ+D7>_Rf6^ZT z*A0HXZppxGfn^u&P)u6-RD3*y`kH)p`?BiUPHj1>@LRkq#mb`Um~YbO{g(F=81ho*DE(IZ{UA^E_Y*F~ zE7ucyZGEnp#n|`pK8h}0XHJhJlaX{r>D3`u*7vFy47wH&`_*EiXV)6bV_AdXzz)kyJl3j}pTLmRn`L%Ya z6*lqlQD_?YZZ<1Vis7#%bHw4aX+Kh^lgL@&LG>}lh)VjVnnx`vN;y8@<)_ewZ=|4s z?i#!P$q>zXHl|jy13%%bgv#wsJ)?#tQqx5=J=oqqBgnT}{&Hsy5LWpAUUu{NckuRr zTTY6bQc|Wh_`>*kOi7xq&F9h5_PyDv;C-(5N)46IS({lS=UE1K@M?};;1m$yt#T?j zmR~ktR>D(3~}3*Gf)58^JEw9?M*{B_d5q@Ev*Gv0{x>oTMxgiJwsq zkacjNv&w}7wN;mJRfFZ`#bz|pa96@&Up>MYev2=H%nhqH{P1l>>#MUZ(s#|C)q}1@ z;YfCzjsP#hE2FDZ^tN9jo*&?`1=T)|ZB`WV2*0d6+}!lZV`tXLO`9`<&}^4)dprr4 zd;RMt&e3zDu1FnhWV*b6w&L91hQ7S`XNFg|`HK2M@xzLKw-)6DyLJiw5&n9n_bJXAJe-M$pK4v3Fj3Ua{UQ0ky#V-nmS{u6x zIqDAKVHT&dmyktAeSj9pIPH?rUn?t*@s2XGZEdR(VH%rWbMseu26^JSBpUOve(Cr3 z(C{B?tKZj3ht7T*QbJ-gW{;&I=)}KnA0}l?{hnP!T2#ZH+j+owaD(zcCQ?F zH5bt(J%;-I6B7qeNAA!S#7a{TZ?axV~SS$IFkY2%F(O2Z_&(%#ePse6(< zZ3o%hspS00!zZ%S9;RK8Rx)_N^pZZFFL$WpH-7V2nLPOmpK`?8aP0mb#s#{%Os(_xl)fNj5he3&uwy*bc= zWZIP;tjyM2dGuZ5fkzqW!&_|Xl?oV!B`KoN>e#wRyPCaMG4K;RgT`LaK+Ldu>ZcbTcy$RAJ8mkV*S&0OEbriXXzHKH-1&f;Ft;Ui@IFOE zLWSV8J=1FrbzW*Y5LCxwU#Sq?7<){kXk?jfO3!uUPIK?V9+nrR)8qI_;+1t zwvJY58S?|d9D}Ds+}(nh1BX?XIHVP5_ebx3mJQNhzVmSgPFJP}M*=6BsEAvM?oinQ zigxV&+i=Z=7Y;B9>7x)Jse>`>OvLs8tduuY??ipdbZpo)w5TGFCep}aq>AZF2MHns z2J_p$jAesOFR4s3kb`GXgpsU3kB$aP!>OEpk(04F*w~yHQ-I?vItVKVlG+Cy9cbZZ zqS6!TAH5usGcjb;+Ukn3J;3ZGFd)QE!8*ITJ9*KJ<J7_VeS} z;L;D|*+Xq%p??6qd(x~$gj*q}$j%SFNjoSI(8UGclyUodwuSoFk?24QpXnVIXsd25 z5vD^z4<1%=!~GpU`v13_R$F^izZ(Yx#_qkVpmFUnCtqt~aPRIPeq;E$D*aFQsy&3e zNC8)5R-{M+xWh{5Not@bLdxRFNe~p2y>mZ(TIO|>&b+ul>Ol}7*I)-SQ9OH2Lr}o3 zHUlA~&(8F^+Iq9W@YQ`cKBa=YG4kW}z8blhA&ywqW;qywBQW(;3N~%&LyzGkvi1^N zf-klf>XDl(J{5oox;&S?2uR`K@)eO+9ouEIv1sVfp})}41+l!cKhJr`__cEbpZ-06 zi$1=Kh*}5jwBLeFcgBOt4qV-@S6BqDl!y9Z3}t>y-*L>LxEy6huC0Q4nVwDzd>*Dg@TjZ;^!e zC4%4NlA=kpCqv5@ubuSDDujhxF)27@Gt3%cT(pb$k zSA}Cv5f7135gs%MMX*biu$Y}tLPYQ&2r((J2}TGcA?Vu+ zLr5=RB65_D5dzhE7ZyjPmGE5#G)y=-xS)11IKb}K3r_X{|V@tng1mhncelj;z zsW@@5?4zdHc6-FTI?JI*CIXEj%8!O}|X5xBu?i?nKwNj$&i@J0(AN=mk8T&T$?U~%( z1SAVmK?W$MPQ@hCL(V`>s#);J)KpjrcCwRP0a`m!2wsid_=2pwjC?=NL6OCI?JkwUT|QQ%V+7PRn4wvUrKBrq163S@Xz#=*e^@*pq1 z4qVmc&Z0pYq6JCli&f*&>KqXuiteNWnb$=xM>!pPM7xuGnzfRWICo&Lt3Cf);%+LC znaUMYEisLkJ!b0X?csiR7pkuWRBmK0AJoIVgv(yDoZ zXAsGXZG=9%(H zhQa9|gveI`n+SSLuC-udv|>Wsc7ABb5my5z;^*;WVlw|qZ^3Q^eRpDxr#IJtUzc(GFV`LDKR6}8ag%Ay<-f5`fIfS{Ru&O$K zWs6HCwKzt?(I{Xn7x4_$Qj9c$(jDfp@dKN`pJBJuB>x<>lm3c?WjP8!bV#|1a-O z&Lk&5uu0Z4SWwTs;8BS8&J^($hE>k5m9wj^7%~K;dN+y=eKCks5Y@cXa8CVJNk5|7 zO3s~1r@)cHyl@v|D(X{CMf%lh)fOuj@;>Xa$f`wNO}7;V7%t0|P*uV828@{0|2xYe zeDO0Bg@xifZrX>+i{xed?#Xx_%C4V>Va2Dc9STCJ=E{sgT2vt}2}~JKK1qS-ODQXV zlpc6d2r2(z^iZNaP#sJ(O$UrX7~hh7{_m45QY6IlT+FB(aiz?1x`PrmjkT0XwhlG~ z+>DzKPF~g6Xn#58Qb$G9BgRzL060^oI#}uY%g%<^+>x}0L878VrIOz4mwF^FSABj6 z8BtP#uF){MSWJRKC>#~3N<`)<-cl^2LX`pdlIwh3B7gZdmp1I2@_DXBpo^(iYD8KD zonm2PqC$E~QD4{5#Qa!i>W0DNe(ed7Qc+S`47{+@qgXXUjeYKDu`5gV^?D!x6rm`_ zITL#5CPqX%<{E$-4zn-nmPguK=OsF8Gkps#$}uBl)$~zQpzg&sw=k6|ekMxK`wP!K0ihwC7e2T#iIx#m@TNQkOQFM0TJTj(Qak(xX z4yr)7AjwbxL4YP;yhR`D-p<_6zwg|kP&X&NifJTXoQhQRfDFnxKSK62PrG#UM1)Pa; zu?5?!+R^X)N#!1iJY>U8WgV;@(GJXW6osm^_Y{LLXQWRUeL`Q_woT}OUvV8CdCxgq-oxYDu7}LI25X=*Q<=)TkMQd@c-|h zl6@=lDil*$Qv$bADzVUuQ{eYpYMIa4<*ffuWBO^_@AH2|OEznvtq3^KB(`8mo#&^K zkU118PQXa`jLsQ3mUNXNMZn3gBo}dlmT@`NsD-Y@9H=Cuh(Y2s~NKK|0vzY+$1@dFi_+X z)`~zva_@o^AU;KR-$`K$C+ZeA)_kdaU?K}F#UEDd2niTxK&+gCRRDMxIE59>d1j}R zhSwnFA;c?YmtMx5QhX3Yis=oH@FkdyswAa$10}dns+1BemGml&bk;Noj{a|h>4B$c zO!DsCVqQ+=C8GvoCqa@iX-DQQNJO!BF`_DJ+p+}uS+i(u97F&y*fDc~H9^ioDM9nz z1}YUljURG<(#$u|5w*o=T8XL0AaIy0eiK6iI)vxnqWR zbmxG6aPg+hMD$$bV;%{yNGz??IR#VJcMH)39m>;X^qG0Zs(}b1m}UddFoXB>z$)c35+~W|B1!U)V!$D$!j#RR>LVeS z5hteL-LAO3?q8nFru>{U7{)yU5mvf-q!E1&Qt~LjU4VZmz2UvxU~A%7q?eF~H0>X1 zo&noxMpttt!ij8uviPsHI}2aANcwlhLN_DC^l%X(7Gx<8;@s=3iAg{h1F4K15PyU3 zbScrOK9@S}k`7Hp5GYy1Q&QkmOmQG0z|Fb}{4!B;II%srDFqlX6v4d2qD&Y9Kv&Qd zNcWU~YEhKd{s%L(JuI5Nw7E*neUJ=EM0uARZ+o=t$os;O-TJ>@gOg{;wL?Gs& zQZqe8dTHKNg9BV%SO5O_>kwKaL5DTP9YHuTu)&~FsADay{w)BA5D)_Z1OPKM12+I* ze^kyWg8;~LZ4U3ZK>I*g&xt6_xpk5uYdrycZHu+~wFWI4rN{3a`S*Z8%m5M1fEg43 zAOqb6gJ1%2>qedMCp-y1!q-T3)Df%!fPlQjMg}G06!8lL#w_g@tG4C-t+qhw+c=yB z0A|>@T;l<3*lD=L3Fgx2_%;CRw$t>sfb7{}(?A0xLqH~2DJ1{^833A@064cRU2R0N zSiutGqZpY(RJdD!3TIv$L-LV#I0^PMwOQmJ;L@{#w*8#b>5vn#Mq_H!c?^y(y4B zJ<7w*ZW7ccgsWvvr@C!=nEe@nZVU z@70`bny0>%6l`lmqJXA0J#|w7sxhQ$<%4dk9QWy?ndvF;hmO@$I8%nDYgnd$7$00O zx(v0tyL`1En~Sz{M=njSAfK9JQ(9A&o0#pC{c>Czghd}_u+|W&E}PcwShy)Y*gKGg z*~Luu_o=7Nu_FbRWqP9VVX7xg12}P39hOwEqjIB9ym)go@d%}I&)>0b-fRl zm~Z#)rNO<^PK+8DY-(w>a2;D#eD+UUb)<dQPAe@*=F3d+D75=@ZHl+NomC= zXz5Kda1E$-Gw6A2Q=Dvf7MUTW0t6tvq9KSyMJq z*Xe5xTrRwJEeY15N8iYmKc}$S9k!J}1KFWF(B~M_nwjhkB@Sbo`4g;t`$+q>cR$a5 z*Vp%zs%PAIWq-TVR!FVF4(7avb;Bg!k^b>dL!}I51?tN!; zyzXiR6B0EwW^rmK_1$UW<_8+>p*F;=b<>h7J4BVpeozzH@oEvnGC)cU8Uk z3YUzozJJCW#q(GH-X2hD{n5$*ujVqC1+yB)6R66h9*D(mF8 zS)uR%l#xe-$ZkJdlAq9sN7!a*Trt5UTnvMidI&qQraWK6!I zW!?m6JIVe>zOj|~+#?ZWHoKbesumU>hy$H2wN5m}RB8vhQrr42D0O>sosC$0gNQ%7w?JbKJr2N9^Fkef z5mcK|%Tg+zG5KXZE``z1U4mWsdb`p`^QC>uUeRqShIkFtLon+lAvmrW8(UT)Vc})L_}WIj-5< zkRCk*q1W_GYgp>vamtkn(fLQyKfWh&u4=#D? znK)~|+^)AuTVQm*3}~Bu-GtmiO1k+uzZP%ZsTXc( zHv%Qp-DZXUl)t6FMHK_M7sbb@4QKeZ&x)zHnN2|4b0G9xZmnyF`(I`1qz#NAkIHcG z*(a8rvb6I0VokulL=F&Ly&n_;pPi=D+B#0}?>E&h4eiFq2&+2u;v%EpKBH2~nX57$5~_D%knGf-C8Jrw!3`PqWs?5EwXYGjZ03$EGwR(ft`Y%XW+%9r}g z7M6Q25 zU7CT#XR7_%=xKMoc0dNpx>ZSmeGZ=D zaE&z#*e*y8T(^rFA9{j6KbbZ6mz|TBBbSn3>TJ)L;DGQC2EP%pO@NY>jJl%Br0+6} zV&_=n#yXefYpFG{v?*Z!u-RU|*mvd5W0WOtp$p|@86LBfO>|l^I7MV$SW}j2eAR9= zk`IGx+KjxR7y?F;xEY!JJlP+qULr3>?m34_{@<@dVgcY@qbQO9EikKsIQVB^TiW3I z(k5L@2Oodo*y-~3_UTUWlq+A+f8g+tX0is{Sr4DDoYUP1#s*x`?c#nmGTa}NDhy?MmlA-_x55_7DX$js_AVz7Dr`>Y8&DJ)m0y7=_7d4 z-1s%lkrU$OzVVHerr0UXMt>DPwQ+AD*Ol%J z+Qc4U^R+%IEcaZje7vdO$5WltS&?sIpMq>~Zn4|^;~f@!w3~t8^tSnn`VIe{-wY)a z{$b`e?3w@!KiP$320pi{P&g()+r0K$9Mf?FhVq;oX>0;79()^{T;d6=wJgTDWA&Fd zrM^uPnxwpfADe^PoOooLc71nSza7Hxdv&A@}D=26tc z0TU_0ApEzqA?Pm7V&RUG$VCffzZB467K5SHA_0>*Uc#C9IVB~{Xnw>`wa9zSM4t-O8SUH%cP z%T*l@)$l2DU-;Yp6!fc|OyVbObxr#=#j?YZEq;@k~pMqp&9;t9@)qPhHD&k)&)C`ummDRzV4?fbSJgGVRN_+J|tv7)! zLRs9gR`pd=_{wT8uH2l9uxQLhdUIY>A$Y>wF}-j-b?$dos~wEt!2Pymz+=>Kka9Im zDEBX8*nM%ozPf_!_%>ZoI!o=*X#ZpR=41I{iF`KN6D%u;cW;ofRf5pqG}mR8k-h(I zT;ZiRynYrHB6Gt`HimXM6ugv1ch6Odj{nUR)B(0ocpsucXREsUW1QWiXRYnx$4F?Z zb}&u8laB2cz>&{Uw%{5lw1)ov6Wk=S@WYuc3fF_&=M0|aEz6)YxCd~@_jej}S<%vJ zDHDhvdLd0ESseJS#k1JCkuc>3yq>F`A^yRCi(PH>B@@9L|0e%ZWj8i)&0iv=f+EVInn(mk)vJ;!$j-=+ zjCof#Ee~|>BcR3u-AB{*5WUMrt^9xQ??>eTr|7vyqL*L3{?|BsvP}ygM4b;u8?tdj zA=U+kyib#xeS&Mb0o#(27dc4#0{HyGrsVErpBtP748v$!U--OXe_lXdu^fv1OILkE zK8ftkMmI3C^>yNgv+^H%jYEBaUq3sQ!!r=!hi@MxOkoPV=p*75au*igBtp`Hxh9J3 zT}l}1rHisBJZn0?HiyTHa^yU-N7*pE)$>c;@X+ISe>iW-_ZXHi*zL<2h7Jn1lP%_3 z=IF^U3fOR~?|XOt`idFX8DtZEj%TggYu*SFMf|SlWz1oXKW-Nz=FItG9(+kH==TM8 zIPd@K%lvCFi?9u_{Rw4~r7hWpHwFb~>)w6bY8(5w<6lm6ssoIV5IZ`e-p%~gG`tax z=*uK;bU!S&C(fZjm+;AlNhAo{e-nq%@^WTST=jjusZ=+6D~%0q<>@!^*xUHfh0!T|l_ocI^_G}O`V#83>5f!p6$_3dvY9X}*xMQ$MG6sH2aB%VSEK$5UkjHxX)3~O)Ctp@t zo!Kijpv^w8nyh~6T}gX2tSJl6IzbM}WuRxT(Z-t=S9*ua4B}we zl)LEp=3&)=rg~X`kp@9xbC~$2rcxfyK)7iwTd%Ep-9y$m0$-1&?r4W`?i0Cuu@Oe; z<9zR5ZEbFKY*DP@;)OD&LcpYS>K3gKksuQ%_J0Fb7HLVd9#|k0R+wDTrBwv$Ph7 zfW;73(p&*dgHrh=JrZoiR}?Q&i3iH?DF9q^}?yZ$G$EYf%^HPj<9@VJV_QFA5* zDcnk_Q)Hqo)yWNc7b@DZ^sFNjyRpD5B(JSt)wsN%iYX-36W;t7F(pRKSwU2=&&e;#UE|3z4s2CmNs*U(O6Haz!X0&U zY)FjYxp4CA0Hf)wBAph{zhfXuw>k?*(xpLCVWfeaJ**-`&E;ea$`4K(Q`SNPuElh6 z1xMnFA+Qy66-ELwq6Vdw0+4SK3^jyIh(sMdC`bkZF0=$R8^fMF`%bzN*Nq)wSwVn` z%8DU0vvJP%NR|j0wdf!6uy2V#2tpN1FhyE}FcbRMGSinT7o9Fuk<9uEJOXhCkgL1+%14S3KsN1`aFVV0D4mE-(23jY~Hy(W^87; z?4dhG9s(*gPk$z?<>`IA57Kj44$hyiBAgf53naY#n%Q9G^fhl!DU>X9Aq?0tTMe7&< zU#nAxQE%ZTD5PKdtprFBG3pS4ML}exE|0XlIc0*eEV=bO3X9E1D5XboM%|X)Y-+Tw zkSQvtRsG;y2Tt|3Mdr_x9k7iKK4MCi!V?c->y&fa7{GnUQzpnsBc|;m(=+p(Bnh!j zWB_uEMb|MA6IhQ(J)#uhEp;2N-9NZ&*F!XB+J<+@-B)>SVUT?%@%j1zpBINyWQaX| z`5~6biT)giZtS0(t~k`LOYJ~M?3Z(wlRdQa$b2(m-nzW1`vspjx^lhniL_nxPK3mb z8YopH{|XJFTV=XsWR4hIx+sNStB8vk2cKlHXa@{lWRUYDthgZTDFd)ez0s@$as(nW z@TATQsl|ap4iH-7Vu#dV0ek-nkpD~(|K48}NUhPF|BaK$$bI8WE4^e-!^MV?t&9u| zNjk+-3o!ypQ8jo6Cnlj*KzRe-7L}1W^E}zEoRn1`w<0IKMk37f9Dt-0w@JvBSnCu{ zi!sAPd`(nyHkLUK2!7^#5NVADQO(7)aet7c^rCrq@MV#>di#X4wmhb9yuUKSk?GU0 ze}WAwA^w;A$M1zc`#$nCW-OX^ zjO*kd0h_kRPOk5+p1;um+_zlv!a#iXLDMPr>*5&vNIrHt#FT2V%j30YhlM%_Qyf@O zK*eSwChcCGQi3sLn1t!ft}~f{E8b_6mTQr>-Ww9&_aX_A;;t$Gge8(BGA$D^XatMI zIZ$D+r+`>oX|y0QAp_o~Q#ODvqkss99h8ex-RLYzr>#T^3wV441c@XjPda4hh=>&+ zfTm*9(xieh@8g!Hh^n^8v_U1ux9Kq+I$$Wz6y8|{;nO%9#Eu#QHi)K+kYY*zvx$m` z`?VF3U$(Zi3KtfPhrbik6`hw4pPn22`4kS`f!Ve%FC!l(8@!j1v=r_aeBWs61!@G3 zINpJ8gSoweghY`SSEMi~jRBl@P9%A=#tHnb%C{c^IJQd^!=jfy_63WTceae-@_07w)lZByUJ2?~(XbLJR=cND*G=v4F6aN(t zQIsQBJx_qaAJnw(oHz1j^Sb@>Q#+I|vo?`vaKHClsI^w)m#^5qoP?1}sU!uUi81pR zabUEt!bVkXS*sVAwaFn2vT}d5qIHtrqZrGE+4}rF$D}t}p$Sa2Xf!b3XkxGkqk*tI zs;N!arZJ$K{&)3F{krx)gX-y1-xvGs;+vjIuu9whj5GCmzou@{H2v>a>nhBE@BKHsvK+d#77PhK#DXovNRf;D zM)9*d47%YI0N$UqSifk!Twx3r7j_h00w9k+_YW>mu*I$^;Nn^(Wnqt~ zBJep}gtOU{pf&lNuV@(mJVY5Lw%Qkl8|JSZ?HGOK9N=ajPgl^4Gn zu?8`U#maMa#FSiqo-P!TD6sjz&9w7W>EODw0tl$Ki6d^y)WJu|!pV!c(HuUOcb zwbsap+*L0r>qIEWU}G%sMf-t1Y$pS9Jbb#4?#I^@?~$#k4$dcmg@{%M896v3?`sT_ zp^v4w`ni8J3J_>IQ<092S$g5C8Ic71)58+Rek#x({3T13#$E2H{#M6ppp<`;F5}J!zHf4(Wa`82s`UsDp0`IrRsaC1usfnOI zfsaH^yRA!p)de3|34@Xi-i|4AVPM6gB}@T%lC391lE3y@2c$(kP$MxjmW#{+TVxp? z{3589?yUuU&Ca~Yaj~cPsSy4s(^XDdbp|7R(aVFMR50^0bl-E6xrMsC&vJ*VS;3Y& zrpN(Ub764X3__*B@?7;$Kdgp`2*4fpJym2t5`vF)9#IUDcK(aZeX@P2C^ArjETU&q z?SX+QMBwKwz+H;xKAgLxJ&+ipc?v>IfmSK8rcKJ-7%ok`DW=Q!r+nb%FL4+8xRv3U%yuzPP*mjM82IU7eDQTZt?sP)1@1z#!&%&1DRX zETW@DEnC{cueTOM7@}hD#7HSLP_-PNIV@eOe!tjOoYYGjf1*3DJ-KnS|FNGklp8e)s<&+e0#nu{0D^_QTwq1)N zMT8bN@!cf>gXqn3=ev1;87C%IYy6Vmv_b%1+Fr`tfEQ9ogL1CxvjJzoGiL0kwpCgO z)H9WG%zB(~2=9w|?H{&cpIx!@)IYlEe_p8aw*4p33nl4;aRAGbS_1)8G+_)1RR~c% zF~*`FUijL!{eM0{l`x$U5CZ@M07Fv)HULm>R5~aE0YE;tO6|WRpd-NMbK~>Lk&z5% z<^nuz3u*20gd;WujlaX{-vEJ`0ivM*GbjLn1!xx*#Duh7?Vl6hg!K^z7y?ENI@l8x zfPoMV=B%_b0Y`WkWVBz8$;-@sX&)@kk zH~obidjCBB$~Klhp&xhkCyq8AP5-z zGjlyliRuME-??>@m8tZ<1>QIP(Sk~$tEllVeZXeFUK>N#KX3kiYt~+$+;HxLt{Yi- z3_Ut>u5dO`d?xifG|C44q2-TkvE8RkwcG8{uuwE(z^Eq`=uC?V5SqHAB<6cyiKPkQ z9fhcN!gk6CwRN5brb6QJaO053%=#0S;j_iN^ztUcKKP~nD@$-v`HzkzUoYvN^+H;c z?9g-m72e=~wLh0+W1I1bnd#o+OaVGjhE23#Y-8&w;{D9@sJy=&F?e8L$EY+U z#4DUoLq}cuYvgl?oqTHiHr&ePR=Xn!qk&PZq_<-pA>DaYTHWur7&vkWiL*5~KIlfM z4D!SkPO7A>wR5gfB4%od+FAMm%kSFwvXv+%7{yAvKb>XIhR`i6R+w@s^UVOkfazM& zr(;xEWzLvJ- zSj)-e^c|fUcI^YJwyJJC{GEv+egdVHnfKi;(m9*|3JZ^X)=f@*JagaIl%H=Ld2xoc4$x|1CFDIZ5?7$F(`fhPqTRv3TB%PH zfa@CwR{RNy@PkQ!i$NMD#wx%!a{(sSs=WdUOvNa_MnG6H<7?tAfgq>^qbrH^uL0|JpT z=4{AjPS)9#FKb=k-MvjD9`0Hxge?71(y6lOv;ZqOhK$#&PZQ+T|L&q5(kwOR=i<@R z{}RBn#kmjldi!o>fj3NPTWS1uT9h0R-(jonffs`lyeLsFts=J%_5_?Rlsa&?u8bhEax8wk*-9pq_k!MmB zmX4-j1SfiFgU5P8Pp^qAWTyA1Q>BBp#a32RlE`XQSNIT4FFgytB`=U88tqEdss}{2 zr#ah3TX+Mr5+gPJdEgsh2Wv{$_u`rQXZd&}v^I_P+9n?RyC_f!E44L$-FvQaE8IDz z8@D?#GCK6x|3)MJq+=$Qa#R1u?abj+dSobQak*T3=j^*K5#Qznwb#5P_XR@ME#ehb z#oQv_b0lZ>s6S?3lji%dl&5?oc%KBXQmbp2e#75dWC)RFHT=H}cS>v4|A0N8P79H; z^i1F3)0kEKDke}$z<__|q%hc=72kwwW%Sfvdmef^^4vFj*}H zX4a>>1)Z0yxx5~ae#lm_C`m~Vh~d?OBilqrT5K&APDsmoD?Ma_?T)nIV~3Zo$0u|o#UN%L=ej`g%S;_ zV6_Q%rK$aFlPZtW&)J)q%Av+bk;v&_`1lES9stJ>O-rePnXoPPLw^UmwmT{$zdYAE z8mV{P$h%LEFQ1h+L+|(=8q}w;vU>9URvo=4FE%AO#bqLJSQG|q{St7sq1YiH-*hvT`CCw{E~qr6JJ4((SpM91v#GeoSEMK)OqEMeq)n8$d&))t@(5i zpDxt3{zBVY1u@Fe-8}|4i)?)A%0{ZL-L?VZhs+>!9BJb2BMR8FMCb*{u5y5NWvbnL zlQ2%+%Nxp)p9c{M?MK)CF?xx}MTb5Rq;8>G= z*YCHg_>;UOcEB+)xJ9Yp5@SUZqc!z8{Tnd)P-DRlUNRr0N%!mi{I!}Mp|6|2*h5rA zxi+}=1if6z+M}ry;!`@O&7Eqdb{zFy`(>T5R<;!`U8J(#2hW&Htk1`YVG0Wn;Ten5iu8LmQQ`&hu39wyLWf%tDatAYWHnY zogpA!66i-fC-jxq-KD=f14lP{X{}CXX{x&7=X+|blYBxDe9fK44E%qRxAT56ZQn0M z++TqN#4uRlCxsCdld5mtBWcj>v*29pOS{W$liQpc*eTy3l;0S?zkGf*3bjxhH!fdf zKDD31u?AiP!(%u5RgkRV147ySUksiH!(zzV_;20n{^KEkRsyg!*L@ovihi`mWopHD z-G|ygHa{OWFHVL&UWP^tb^rZ3RLni&9e(Q#R3!&y``s;5Vs->n_)hmWx+~%aA@q{u z;m6Sa&E6ZqNpu@Y!pzw^Fc`kKNZ{_>xe8(TK+D?)Auy91yIgQ~jf-Duv3KrTl^WK& zP0Otbu&C6=~ z=&P=3ck+#~>UZ$<`+!(Yv<#|TT`!Fz-xXHinS4-^NsN!BLX*YrUhzUSKpyxjb+x3~sv-LG zf1l&5_K{+@$jSk%&Yk&VD#UgI9t3OY#R9F+si4bwI)-u{w)_E z|7%EDUy|+qS{-;8$t>Z59q)}A{}k{+schKp<9)y)Ehllgi+1n{m<_(6{pX0Ff#9v# zasPGSUE?!=ZT>7*ViOD*eB5}mk$3a>sTv)~-+u=_EZ%H+?rztIg0F~A;H7Je#*wQX6UXT*;c>pm`%L<8=q#~!eDG!yiG&#K-Yya`G1-2?f$ z$-)==P-RhfWOI1&v+nb}D$m#M4RlX@DVC}F5ICU$chHwbM}ikgF>8FA*S!0w@?81e zdZcrfoi6Wo9Mko1u%3u5*`^Gj zY~DS9TP&#M4y^9~Y2LO*{`qzrx%%to*GwpM{=c#|>Emx~g=4vo{r{JnKSH>ummmKO z45eaz9sW-H?0(HVbW#xy1HYch2J14!RO=`P^qQm9K?LO4=fBNLyVMZ$-Tm<#8q$Ae zD0J>08eMbt%7xK%=jB_wa#lKxE64ZuY zOHCpLBNkC2q71EEM%LfEzXVcOu?i;02tNVS>($|!uhKS}M2{q>fO%u4B7!-{@xj7Z5R{pqn zL4(+*EzL`*s>y+xDIpM19Aa4lX7@zFq$YBRKR2S069}5tD^)!)p}0BG9D=NYlpCEAIt<>;7H!%!b}Q6!mH|w46si~jDSPL= z$;2qT$?+&hZmJ~!pEAL<2tThm?3zkHCzE**Ut3K^Pw6BbK7 ztG#?7x(>*iJ49CpBUF5dTC_z}rHB|v?{XyFYCU>68X8$Ljz9}3ofR0J;DCLKQZJem zi6>%AdXs-{}2m`^M~3VUevp4UFR z8JsyOxLl7-&nd>VQbSW%dixvPIRtp5Kw75voMHiS2?UiRwZKt`V2E$}#=wP_!LA}? zULv3nb1cX%JdA5S#VV$tX;*_U&&)dJ6bqI)6hxxEQhBJT`hbF5>*i6QFPUUZ>&VBx z$g|Alq)8_cR7_#DWFZUCT)}8_iGrecRI{YrKUwe65($UYG9GqfDoW!K)$kGExw+$m z1ZKAOpe}2cqMzlEs+AQ~sb^U0ArMqB(w7u8b!&gX-gme93`wq-Feka;PaIx(t=U}n+P<5EYDR$ zDy6EXvzy^r>gIYzh-wS-(8WD!f)pZ|;4*;(oAe$gmP=kcE)mlt?*kViyev$N zAwoQ-EVj#{&aYQhOAr!q&Sugp7FtX%0-cEh4&kR!CU;>oXtzv{q{TB6PN_K-ge+u< zi)$NL;K#f~h!_+i*E%TiKvg#(h%5#aOuic}?ax`c3z-~!+S79)^<6p?C$`jk5$N3K zxtduP1RyM$b{lD&;`i-SpT6?JpUB+uzuhRp%SF?3Okvs_GKg5PpoHn6PE=APf2X}y z?0C6*S}+Ag6Gc!iHXJa9R3e4$7LuR!Rx9=ixs`VR6#@1%DCISQiK)&+)LsMb#K+@6 zwdoeFE!)XiH#=@CM-OHoO#4rN+@ZNInuQ%>!<&TbgHe!7?MD=mqRS9cxHz;a)#6RJ+rU4z`LEVOdL|jjT1ne|{`Ha9_^LCmTN=8xgqm zIu4A_+}C*cgj{g;nTN%>PsR4ah6t^c1Z(g@B5jd)9;`4SBXLi_H`TiqQedtTQQ%Xd zsEmsfU9LQUd9YTg>SJEdJAbH9mO9$nIY7S5)rU1+Ohu#Xt~ey5AQ*Ujjn={5D?kIm zs(iUR?V!K8|PFfr>_yfEc41mF{~JaPKrDi)oOt1Ehi`HnatIW6&yHw zhwVfaSZZuUo|Mcx{@ny88!2JxzC0l9ZE5Ao?5gqy`##!d71ern!;s`PPoZAwKj^HGbY zQ1q#Jq@hFxGR7eNo;={OYL zMOtu0lt=?xEY%1$g$)JgkK`cfEEpAt6k@fO)FLR<3TrVywbq6UIgP>6VZnB2 z&Wjn;ff1%wLI;l<{o{Y<^P0h;KQ6v7U$=B-cHetV>te+bZOnclDo3d7oXSBmfX9#^ z#hKv_WSpu-kM!iPMWkf~I+;p66hQ>jn4?2YQV5l)P?)No+_iwdjsP86iJ0|b@TgRy zJzJ|~6yk!EvM2X48az4J*Zk{61S5t8rbsN}0a3BnV5G)CHB;*-)&J)CW7bsePy~Xs z8VRs)0ARVkv!;?9G?CYn`?SljbIs8Eu=1BZremksr#W$04hA8|AHZ1BOIatyl#E4j z;A%Drs=tYUwWlB+1qLNcL6PZurcxRXIgoJh0Y9;5=123VXD8Bzi&8AWh)`>K2vl5g zrN#QQ>fxu?uYK5_elld!(#$2k0xSrTAPPY~Lk5z!Gk8mg`W?>AKDzeooPmNotp*M5 zEKVw^Ls`UhU_K?rVos`;|CYoSF0qF$f?7L4Rh)lV464U#z<9&+#qlK4(No!Sm#PKA^4&`KNz;I?AoBZ&*vy z?|}F>A3oN{T;HZVpq1?#B>12Vg9`Jb3{NpgdU~E{PHGtW6yyDVX+VC;)yxfndV3`> z3JZuF>9IsGkns_mFE>{&>i_6|%uw3hw6O(K?UEFwIoNrGM+p!`5FIwxHRIL$=-l`8 zusziy%EjWJvyiW_Jq$B6M~EPDv%`OL%5o<bi>F*Zl-8Osn1b$zlF#nCLCt^m zc4cCK5Rb@kMI1D^!bzqelq!O1E{1$wJh!9IMF2}gyi=^kQ17)+A%mk1(ps7C%A7E$ z+r!Vhme|g^F)9THTjrp?K937)-OrE?Jo@m+*L^v0CD+^tj}K{^H+LvZN_)>sI2{O% z$pEQv2*((-K*rnMuhz`}U&Py{+|4=YEuPFS7I_?>_Ea8bR^XMvXt)4`B-H4G%I4aUmn4k?MI5X#_>72Q1&pUYU4o#%c*q{9g#@WlYqi z#Vc%YMg0VBO+*q(gr-JsDFg#+ku#KTsYqO$)}}>KT74J#*ba=i1O<5Op$;$m`~fEF z_Wk)~QT6)y=aa=~_U!W?i!bf#ox>RGwZtlZ0Ip+l^S>nF{mN`66rDKai{RON3iosL zNJNxi8KL6BfT9Xb)$l=?1R>QjH}WF!4n4EW4|)0LJGgSUDaWQY)FJJm(Ba0&P^HMg zvFkanzOURO-c&@rMkoTA2xP5J9U$wRh*puI;8d~=yD0M^$QL4{6J+kh$4SO%Oj(SN z1aB8GXA)`t9HBM^UC}%VU_;EQjy>(HF;;x2#m4(>FUOyTg6))T>0lx5JEySeXL#3} znKw5#FVEwpe^F5%!WpwHJRg2zqwj#<+uJk0;k{rnXX6m=uo#0lfoGM>Nf6khRQE*{ zfc{?B8Je100&1<1_Zs*wg5YxIy=tqpwu`Rvo(y zK_WX&OQE<~$I}uBZb;HV#VCRl0stTc05dWGS6~OW_cpi5wqzbTIV*ThZ;K?`>g%1` z`*vOI*01VYFJcwkp#TTLaUQ@u^=@5STSWH&Nl1V`fe87Z1)s$CAdj8;jdmUrPjU3Q zcv`rpULQ93)=(O{`6pkWo%BV`*&6wp`xec3dK6l*A0Bz~slG5dWB+{4Tl3EG@VWDx zIqyslL$UNZdDvOlzsAkP&dkQ*!{TFO=ly0oCYT?k?je1nf6Sxv=dyiqWixR>ppG72kC)c7 zT2&vfs^T9%LS0Shn#;P@9SU_Ay4wC2`E|9uu=<+RDTG~^XlLJ1EtO+}G13+YlsR^$ zbUK+C*MXoRGPkR{-YWmA>ORMA?olqXFtaj@JFBBD^_KU8y@TDvx!qPbCzP_oK8AO4 zO6SD{AqE;iX<4PD;#!?g@VfIP7U1ivi4CR{dc;O;Coe0|cYRDDjL1BQVM@7Q|3W|F zyaZ2=?haiaqInV7l%Cm7f~QNa;7SP%`gt{4#8Hz9%Z$*$@QFqF%A)8>PfQn9s@oq} zA zu8Rt-BZx|m!9IV@cd2DgS~IR25}5-d(X@IG&(LkQ!4b=B1i3*Gq_zMmWIp#Cg{X5nhD``oT^ul!j`-QX`R}m zyMk~1-kG_5*uGY`^i$%s75-T6i*2tb*WfR@%XF$hg` ztD58dQ_9Dh$P74X0d6|u9ZV#&B~v!*aXyW|8ujX1dcw$bW&WN&6=Q}wRlRf@gMm+alk+b`-f=)>jBljg$N=Wc6nv)%dy?{uB_ zUs>JUSgU{^udUiY{$H^m`Fn&575mAAY6h!?~fbE=Rvie zsF5fEaUe+&EO+ktCvMle9`B?1A&SZJu?c;Y7H9P@A`}H1PaOvI)2L;qq#xaw2g~*& zCCef+JEzY7z)yD`M&*rpP5T?R*{Y>wm0FfsuH6N#K_^tJgP`fu_eYhYW#e+R1d>D9 z$uVhGRR-<(#K3ty?x9n)&px(qh0g6yB2{>tEtGUi+R7r@NzYh57+rPP8S`BB1nY=1 zrdPL1UbQT=T;O(8{3=5TF+}`6W5-i^KkVo>*PYRd$+xQTXx!9oCkt36bsJKttfY#) z%Xe{*JLPSfL6${gq>9vOcpltp#1{1&(k=B(A(~<4-iBG_st===bXo0o3BPe&;CLee zNQK+ll-d2&EHzd8p>DOY+O<>=U=B(?^0buwxJ!`J4atq9O)T<`u=UY|yOVwujkg=9 z5J1}2(e=6ZO?tJGE*J3XgiN{;m(psZNmC3_RQt(HMZKZO+G$*xPrqz!X##>N^}v!t7E;6k>`&#FYr{Sj+XP>~>}GrxF6qfU z{i-af4p~^o91Fu7GJUvT>d3m??_SQOds-P>+>E?Toa|gb&zqA>i7IlP>o#`w&{4NL zdze><=_8UFCoM_bul?LHCti>MlCYhA~}5fO%FGTk@>`nQUuZFnRNy@z`Iyp z(29$834Ixgj!UKY|0pMmk_EVl!DiB7zd;L2dQ(y5{qfLzE~{XOX*;EwuumiaMg>|1 z;8dm*|J@)cIj*myKu zm7M*aRF`%`-@(&D-Nnbs#rMvAVzX1o?$wmxt^-m2*vfzixqmD?&mR*`aM6M|Wk$X? z9%my8_~jGicmTUYF0)$@J#e5{BRw(h?{6({imC6^{wSPZUQ$0etFyKCr{a?{^8Rvn zR>q;L#T!YV+7FJqTvO(fBASDw+3 z_A?#f_W{n-y0;)P4}rJVavkK!&7rKd$q74btM!eyB506+Ayx;4d&OO~5wTh?SH^wQ zVXow3_^l+3*@ZLOYqJx#JzYJf%{Nwla7+EZ(~M1qY+K=DkRfvC&v9XWx$0EK?atQ5 zE5pbB<1@d`&&A8c!%esBrnc26Dmb?jqd9gM8elWQ#I%96cGnA{WT9`qIa$Q4T$xO| z5p9eQOVd3?VNRV?lm}LLita{mL7&Xtu1`i1kRy`B;L;YHmI@ufCvYOZ?JjL%d-zE= zL={sfq*>)!=NHMk5=|FbqOpSD3!eDyrz~~beb}JmYA39Ylh{Z{Psq z$V2VQlpBdMQFzbq)l*-mr*BipqBtI!sNC~n)b94{q=x-5&0!zCPr~cNa@$*Of(Ql~+DrOKT_ANj z_a53sVwS?htG#_8_D_RVQF%Q$0Pz_HJKsM2SP~N)^~R0KsMyobj8_l50ZJ!r)D`0i zwykuHH#;!|uc9{J;ttoU+u36x3^n-PTX&O z`?$Ec_{4v|TNki1e4}4uzz&QbAwDCx+}ErUci_G$Y2D)Ro^*VTy28xQ>6bTu>d}jqhJ21>KBq92i$}^H zw;c$3#_H~(GSINEHOw4MEr z^$p=Yyy4rFc{tU)@7iIdm-KSrM;;0I>KAX-c3|LH-!^z>)r^_XY^S$Rcz>7Q)aW0& zr+TxB3-@lM^T9y3aknu=kuj-%ud=;T=6`OM`n_MIp;v12d2Z-J0l>0K^Svno^Lx>z z0n7K&>zZ<8k_P=-p4d!xMsUfZ71+nMh;!Pw_fuK5Ey+7Jy8Fi&=)Bi~JCCx(qH1Rc zqpI8jcLHB2T5q>;l0K%~F0*)5$!yWl=g{q#U%VMf~R2#vT?(Y)fDVc}s_yR-rX(6CbcjWFXKlgD1D*>XJFoW}l1a9@)F8S2L_)a)~4_e^-M%yN&$R!_{kh`V_=MUMQ z&im*e_M?jzrEhnz>G3Ut4DE^UI|m+Wm)H~=En}`y%F1zn=WK|(C9dsj-@&V(odo!P z@<}Skjv;Ad{I_?9Fa7uK$#rjLz21GgaE7{?;kzF%*QAmCl!xByu15#>51yl%9(zTG z{Nk4N7oIMQr45O7&2*!F zZa(DM@Zfr}_ZX_S3g{c}UM{hlG}w_f0Z)FviH7lmW=er2s&Pt@Dn6(1_cuht(;F|W zGNct@wN!9iJ8{~uS>)E^9o}grcrLaf+wOBi-}fHkzs%Fq7p0}4pUp<;&lZ+HPYX-? zmA)&?riYrH;Ox9y%-`Gtbr%y4A7|w|BYu;KlqLDu9oW-H(O&&K@__Ef-#;-PCB1;l z)NvB7kKzx$cc%Fs+8bN4@+EVv!$aUaGhCDej^JwjK<^>q^%3sgG~1#YA?4QNI&<@w z`IA;JjFqfuR%a{YE@S2VWLqhbJFCREP;;~V*2i(W^%&vZRZhUSBQ^3UOa#G*bX~{T zOWHKP3&hanRk1K+9jQ#YylfMt`^LVZ*MpIUym}#lPM1>%!)HJ!3Z4h%(D8T!aWLnAq)dh zxpf5<(c$W1XO=)moo!z=+O<2uvBR}nfq;XC#XkfFuD_4A%g|e&^zP+m_=9AVZMQ|N z`)Ni5GiVgu^UtO0(S|ZO+`NB-#a#Si|4SLVv}a+tnfI9-$xKT`uT|Gpe~wZp1styH`!{(P)fUOp}@alZck z`})mmPq76YG*S;5-~%HaaejCa6p}APW9D?Gjd;`E`YltQ31s-%$qG0%TgWEUh>S7T1L_II4BbBfasWhSO18P0Wfz|u3Anj*)x;l!s@xjdjbvdwICq% z-s|+trtsJlyxMUX z!c>u{0G9Q70HC{4_)_a2y0@2k4uOR3=NJ9`%1OM5rJmHt|CmJ6k0^qU z;3vrT{)uMAd}cPfTYXpPMsb}ppk!8rl-gQ?Ce~5_VnCh0s6_aJjc`kLUg;4PpaH12 zg~wVKk$!d>46K944Gi|%E3cuxT4OS0hyr3jjYI1s#S$bh(ONg&mTQ&fP~YV-|1m{c z@f1Y-=2&T?DA9Cnp=do`P0h@Xl@~d(( zH1f>kVZ{`iD3A{Rmomf$anCB)lmj4Bznbed9oPy@x_Um`CSA9>P%{nle|Z{ooUiE1 zweREI7lW}{(K&%c@d`E80S(-7u2j62CImUJhsCOj=8Evsl>ioNJ$q?Z0ce=wqO355 zfZ(1>2B9Dt68PONKMB9kAi`hb1QBy&1vt#Rz0p7S>bO0sEV{J^h z`C@%Vl8SOcS6t_<(sM9JOy-b9x)==!7mp#m$OGKADxEw#5UvYIG1zkbXwVQqB2-ff zyPMY1Eiy{&qY}knDz5j+=rLo26zh`HP=XEtY#tpA1^?=nQp#APpco{xS{TG2LZy=) z%dr7D8xREYMNSgCZ>7`~)>Mnd;89XAkcGs0h>%n{HuoANb@&UvaWn^>#z zvsgW$mSD;QnAM`G$pV4`7Ts3JWSl&#$O)TpD&k(`^W6KT)b?|$A3UW%SqTo4xtP$e957>KnDsW5Ke>v(Wp=Z!Q`HzuAhHQ#&34t&vwR9V z4{0c@R6St@THFXJ3xt=P`^5~Y9a5Qwnb$xof~mZNi;c*b=BUeIMF?%?_w+#5nP(x_ zu)s<@KrqUbMG;m4xpoK(qi|XpE3>Iu8d{y$DQ^$j7iuW+-r*?ZGUi`Ro*}BWAclnK zUI3uhqCqPt!xSYQok-njyH5(}s9x5Ni^+AP%5GF173?mWS&~rdqT}P^1o+ zfXG%+80TxwR+dO1G~xB>L|(nl@B)uYWu^?OpfknSX|4s%H&fT}K=+wRJ=6r~@x19- zGX!=TR4|pIiO$1SCxWZmXQ~Wf&RV!-g0NwX!5B-f6^WozF>lX8>*H&U39CWzaX7Lm$lyn!Qt}%#lM7W*?pkpZt|DJIw z`ZsC3vx>zu71jkw7Dg|96BaSiHEjx_}b3b{Cj%B zVr64zW#xJDY87@C(Xv^4yT3wMdJDHs1Ux(HN~k5KWQXw(D@BXTf2-eKEy`I*552@j zVr6BF8mT0WCJb17v|^S3_0w{HU+T7#j4aAYv4jF>PhBg^;&3O1RK=h;i%Pb-~F zTa9ahm@0S%jHYWRqoREiZ!qJtGXlaysys-6J8Bmnr?n7MS`JDZ?^(3`%%c#aRHm8A zDpU4vOl6g+vNud+m8nEGo67y^4gh=e7{UqbD$k?8E-|kR0RO{p2uz;;MUWS#ML`N{ z9c7i@iBe*LNg>-aV8Ti&vL1{kwi1psU1|*j>nxTOrzFu;qd|+pbZ-9^2XPhsz_0ME zjsnol$l4Gf1B32`=|ZOp16}W^B3tL%JyZsf=l}ooEAoUNwpD|7il~u_VI8IQxus=# zAbh@;Z=A82_C*J7;QM$Z8$d8-qQWb!xqt~^rEp{MRh$9>1dL+7)xYq$+|YlnmoL7v zr4YRWS7KU0l*Gb<5h2)dY*4&QXN;w*=E=tFd=@n zkL`CJY$3{m({yXlrk+E!(;e;8!I`r1|8j)(&b)J-?`xXK1|kxS6Iz%FI^jZur3Fs0 zHi<&}@c;h_ZzM_n&7O?W8gZ1@Mq@~XkW`UO79s^PD3UtgYF)F=kiCbY#x{D%tec@q zmQ03-PM8XK#=O$4cTseaN+^Usf<(Zla_mGAgQE3f1v*9W^GeksPRTR-4=*kwrWS%N z-7HrIr3P{Am7-MxE&~k|y$CyRKqA|#%JuPkMzZ`-Jy(w!g<@PW@(k=OTtwDk9Yhcg ze3m}9y{iTK16fZ|t%zwY0-zvM2~-MmD*s;s9?*p@gubqAL@covo}neBr*D)R?mU}u zHm&CA$~LXxqw`2bObj%`GVMsk$2TA&Qv5Yd&W1wP-Xz-$Rt>!cD z3t&x3P+nXwz8zphgd8S8G3g@7r^@1bBA*6CJCZ=Xu6y4Gi}EnK0ZJ+kN7~{jy=D=Q zAXzJNiOrrLo6rb-3b6w6g_c^k5n|S2Sd@BIPVH`0%h2e2(y5yD9DtFhfs7YhM8Qs` zr4etumxJ7FZxa-uT5%~zK2$LXi3r0C2}Z2wQ}I7Pi%aQWZx<7VOiVvQkmnY$8Z0c* zFR1}U?!pHYOKNWQB>Ju6NKqs$<1s7(D#~Y2=`;|86n>@>`%9T`ND+k~BT|h6U<-@X z^w24qhzQD`_HWzlZwU~A%1XSKS?q+?gho+{!yaxK%5ryQe>1?hy@zY7gGfj%$7YGn zW{Bhz0ZVn%%kIBLWHSFB790P*r}Z%hIWE;uE;6zPg%kv$0VCOF1?q;!{g+OmG+P}# zpqpt0l2aoH`jjFfhz&~X8@LPg@*4cQE}z5v>%;-S`Q-w|%+_CGB^E-aT3}8j!PaN= zq!b`(s-|Z8Kt00VL_wu@zLy#N1%i3&&yTk z3F4Gny@PBDfL26edCWmj3?s3%%vYDzAm$Lx5D)_Z0{}xq126z!Z&W-e!T>-%w@Pj6 z>iakXaRYA6ksPwO)lI;Q{~*R{PZPa#25;|S`S*Z8%mC5QfEg43vI6}fX{=ByZNeS# z6P|>h@a({x`$$3nz_Z^d$AA+W0F44f$O2#3CcFP-nQZGFG~f%Z)-=;F0&!Z?rx^!W zQXM-EOCrdQod!l*iJhB<8d!l?Oi=L+fDixx%nTUK6#%w_+p;1W*i{KcMkl%nZ{iX+ zciOwx?{3<@W!uTJSqF)dQ?M_<(lKt<%9@mF0jvPjzmNj>5c2UF@sG%z-}%%x{LSsp zKXU%X{*gC(^D}ool|TIbt-MDb^jCPjd;fLj`eR=`?3-+KO+UZB?aW>8M!i1$PDksz zcV2w7N6t6s)}^2Q^P&0ke;M_or{}{6{n}f9)u}xFzvkTe_ z5Jo%$X8Ngvg9k(mSmjIW;=$k>bbP=4=I2jn$`4Y7s!Ao9DkWZZB$fAAT_7Y&XH)mx zt}Z+|P_2JfFIS_TbTwR6tBMwjuw(*6Evpy*sl~JuEn?oDAHKd^Ghc-++#h;dvW}|k z_(TpAreljMm6!t44IXo#mo*mJ8uaP{k+XKx#vKLK|KY7xZjV)-+mpw>wq~_Hs&_~R zT>@8})FqSJ_~J}cy<`u52Jlb5RkYs9^~d$V18s>F6f0D-9~_ui!J8x8oiE6@xAD!f zRaK*ej#lg!E`GV+`vXqmhU3TXSS|EzDm;Vzh;OKtctoPR)_9P$fh{XD+rzZM*apzM zpL&py>BlV9`KnE;vQ;5Sf!e@!<4@kUa5qiVR#x>H5NFs}@NL&tPX5FC9aM9_|NhC> zyYP&AK!mvwwb|may{K}`v{~Hh?F9Mkf7LHLlRv7XLnrI!rSztLvO;97z0rl4C9wfl>;_|iuj=f&H$lq;cV0NHdSYcQd8_)vI zs$I${xdzqJJ~uPp{;wH!AW3yho&xOg*n^$-#xJ9RosVMv>SrPZ(U!)FIH`&Wjfe!&Su=M{p%ez+fn4l_j3e1 zv83|dSuF|dChM{W|JMymNtMolyag$*LRU<^y;a-dm6lY8e54Q`VjFeu)mpZ+ z3cS6I(SG8!OT=E?C0M_O+j?z!cjNakio3bhyb;A>w+JoH^ziBj*n`9VRHeTy^5r=ZyW^sJ-XR_Fr{avs5l#i&8>=(yD&DS1-mDA!H^X1>wDG z*zOK}N2heQo%g7)nX&(&eiJ8GM@K&|Y3Su=Q|Ng#z4W{c-`~G}+mK@LySs@7e(yg| z=ab-O6_2OKfm|uhxv?x8_b>jpjX`Y=pOfnIm-EhFmz+SF&zrfo`A(xX1>$mm3JQd= z?5cY#{T|NzXNGb6D^t3Gbt(j}vWn!BxwNO{K{SeA->^@wY&8#jRsdvhqSGPq{ z&Y=mnc%6W0FvECVy(a3f08KFDpH38KB-qnxoU^l5tQS&D6ng^}D|>yy%P<<>y^xI^uPHz}0NO zrVBEEZoRReZ`G?$6?X6D|NOb~S$QA#W?pBOmpl2F{@Q*jE&b_tihuW|GlBr8_z>Wb zIrt?|YDsKYCQ32fb+1g5-mF)C`R1H2Zmy1&c4j|c(bVz51tJPkfZbch8EGvxkW*>1&SOLq|L&dJbWJf7}CF8x2RaN zW+U7V3pVlkoqyV`O)Ko>o=DH)Z*cKpd64TmzcPM)RBgd)hX3Kt+%e{#Da4}I_mfW& zV=-)f-cP=p*}+Bct)Ubg8bA2bVqn-61;bq^=eAL7CEMDOH-Hq`G?SD$5hRV`?ol{K zwLNZ?e6ypZhE~$Cx|es$55LCYnC5NKI*dl@BS?L@%`&!n3=BrW>5HBU^q4rl$|vE) zIkW5hlE2u8xvx`iis}+OY*lz{d6&J+#?UAh?p0X-O+WeUo_W)(%OHElDU@CHs8z!9 z@>@GGa^NArg(XXglizMPrbFUH+gez)#9sViWG-)eGXAu+8gja@ZpcG#%cZx^aTa*b z5zomeA=mYXFY+`_#3!+1h@lxg#J=w-wol8dc@`U07*jyiS?zghtdtFO!sEf0x7Pe# z**W@LtP(o`4HR*~Ze3DkwLb7NM7K{cB^O$ET5JD=Yxd(c$)>qYhb2BF#D-6m4TfHQ zXqxKT=&k8IHlR(_1I0vsm2_tnsB?heSHTto$mw&$wrt%eSeL1#ZsC-Fh+9xEy@uGf z_95;~z}VejOKpv6N@Xo}!g-7VKUWbHKE1vfeLAR2R$4dV5DUNeKPM|gH#3tr5RI*` zUr|zqj$nQpYacpp z77YJh9}5=@-ENC(i)xMX#h5i&TS`!)v^j5-w3EC)<}Jw zGR!h$+v<(Q0*V=*tt)L?+OE^1m!RVW8&Gj>{q38%$W;8}3Jk`YG#+&n&a|Mi6bDYG$@=+QsrBUTUSNCWDU`im*_uz{2+{s%3Oe|I)6RKe-nNhI`@&ZI^o+ z8yK;3z{2Dw^^nu>cT~pl;W|LPB*-rfrZJBje1QQpS=fCZwb@hffLjo*o$Kg_}1h2Bf2c6ma|m`?lM0^!nc~!4LM{FX^^byEY%C!D9{R-Tnml8P0UR zas3+c9;RED{-#H->DEK!&8b3+?Z)1aO?24%xUAEfeulavI{jh9q#O(6+ zy(0x%8Bu}-No8Js;X&`dyp^Bt|9tW($`Tw>O-H@ZA+@cXf9=F zI#V54>3b+@Q9r)7A7k@{WmUZlVf+fy=t?-KZMH#}1ia_;i;Q%-X0#qhE?=6S9nGNBbLabd^< zF;`ZKb9#?Ar#(3@_VM&9n>!zM;u+oU#eJGjasZgbBytTazPb1g-k47C~D!GG;F&d$=z&&>Js z2)IiZ_5CiM<^0H*GPX=k#sW&Mp0ylI*5SA-NkOf0Io|)hox7=rcg^Ig`)I+N(h!wl z@>(ujVb?dP^e<9rroB#2N-;j^IWg+nEdm_Of*!SLl7_m!lq*;bbVvpPp z#*VJc(w7gS?A6&~Licy^!wREE^=I9>M_%o#ot+$UvJoB@p#~kGm5-tep?2u0K(BbI9A7#DxXB{iW)lHgb=ERuHi8M za(u`Pe)}+*>)b+N-RIZL(%L_A1n^?FZX~q#$h_sI4t*zw?|a`Jy1E5l2VRAeSiW%o z$U^6uvT1ZaQ-AVop!0xBtL4Wv^v@~11D><4xf&JXaQ?*s2sjFJo8?wrDWBbMpF^z^1)e#rUnRdIFO(29oIftxvf<>vu4U#4?K7Q&zB9=GR+^OL zb-arCM>v6Fj2P)`)>86IT zQ7wh%05?<&4aPoupxKq5I`d>kT4lkNXi)Dd1&lbzKLt`xDxN3B<>g%ZQ=djRdSN9W zM-aouVz{(}kwk0)=o)wn-w!_2Cz`4!^Ttl0qfra!PAwN`UpOmLu~tBN6wM(J zQf9DPSc@;y3V>4EoKPSy>ADz#k>yE>v=t-G#=6PWmPT>@)F=~u^NCIai^#^<1FnqM zpa6@OW0X;yM7#ct>O_D-Fe9>of@l)fpfDuIq@@r7{yxioKJ3J~O!@|4N{VAB2&E4& zg%MFHh>I0_#ceVzbE1b;L*fsVCDr3 z1C1mgD?=U&fRBUNu8FIM#VWQhCEOg>wosux4*ak-jeOQbpP!2MGe&=B%C@?fS$%-12NE%fv^S_e~Clyx3R!8 zl!o#Y+;bgsd+XIsL<-j!tjQfU>Ad-!;1a~>HRxSpwP}u+Qc{HA?8S(_W>;K&NA7#{ z#&>#pk1%FaJtdZ(cJ8Me{k#2%OI!S5eiz6Rq6w3R(4?1XJsCu;QbyE?aB0nZb51LtXJ7BMPa}Q)vCs3Sel%*k+)H{)rh(T;Rn82z%K*Rc2ps6fL zkxz?qW2a7&k`*YU~G}4LUL3~&49N& zNzsLRDcBMqsq?Z-?nni#3#enXq6Bfn8i2pE(q-I(DucF?q6+6EFUn9lX~zkooqmk^ z)XQT8JIv4ZNvm%bEwJD6Z!kYYGEdB(*}Bbs7@?SG2CTbp7_A z&?r(v5d=#VM@?(5PnRTo@zgPbn)A}li!&ta+G7n?g>f3dxOB#z>33eg^s6XcCOvzI znKx;~2p++;>H0)dh?rZiTU`gGSJ^cv)4+={o;s4}LRcM?j0wP5P>ETYpmd4y3{r{5 z_}0=WCI@6ld!kZUevdYzBQavoC`4AW4O50c&1Ipj|ylY)~;6q-sa8JfNu!*){f24?dP*8P!4&6rKX4 zQq-_$#!aslbnhS8hfZ@*!_ynXaeo#&XpGDup^_6PP{NdB$%7Pu$U6P48zXD?0!7## zeSO?JL?Fi7*b^R~USc^(Zb4(I0Dh9PtsnCE%IMWiq&8g5>NG49Pg;g-G zqFAc5Yz--eYlOg!mWI}t3{)hm2PNb=87|8qD0Okb)M3ALDhlk5EczY#%tbu<^!X)P z4kSTF^Nvswh?X&?FGZP5!`A>x`p+7Z$lfrX)M|LZ)uCgD<FV0gUu!S`+lhD)*ejALRW&J8p5;Kejh@eSVz`{v@87)XLuLGY_UDg%@;IWy8 zXbTF$JhO%ALXuJ|#NTMyt9Jz&Fpt!SXWKOfbt>-7f;|2e-M6;Vz11=Ata|qBpI>jU|hap z{>*kB{#k$1pD)3o5XU%Rv9G@TkcD{H6~8XTo}SVJ*1MU>Q6yu1BPYh^)C#u#NaM^l0`T;CK504IEsI zF}4Us1&oobsN7^I9Q*#Mzl3mqm#WJCxfViYy@Q^zr^Ibq+hy`WzwX+27^ zcm#(bY^~!?xDa_%4k#I@jp7RAOdTB;zD?9W?CZ9tCPq)Zg#mPID8hP*GVAu*N8h)X z|NA{G^;X+@cYNQS512ry$zr#ljDv#U6`35@r5J>zIi%jeF)&jDcB4lz%wndH3mITjMCj`TXYwU&q=`9s zQ8(%$>vIC+WK$Hk$Y7q6k3`MHq>!bHu?10>wa@M{jjXcZG8K$6MRsK7;w&*xQd2pY zfUVHO>!0TCawoib?yG1K@$s8^-!q1{Xx8}!$383(t1=d4}L?4a{itO!!*ts<~pqu#zlrGV$0V5Jk{2zQ+Z;!>Tkzc+{#U zf!>yRC3Dt9Py{0P^1zNcf|VP%T79dJby=2}a4A?^H1rTiNoTKX6eL5KZ0I#{O&(kd zg`gm)QnIuZ5@wq}ow}qx)~j({ z9YIwtF^Xw7re#9%v=Z72AE)?t?ljJ83y-y>-G3@znSB;@s(2T4zd9J05poyJl)LTCq zZ}TZ}#ZDx*c3Q;AM&)EO(trr2XEAEicBKo8d;FOGoqk2UNUtNT$Z09Mt7+9@U=%&} z{3|J;+*S8BMlLY(Z)VL;oUbrB>^%e0#A%x=#VnC90)LiC44~n zeNUX8-E)m`bFY5eM+6i5YrCSN0|<3oTm+evd#l*ckfa%h4LtAZ#<>XmJ%`}?J;qN2 zu1yCN07`}o91KB$ySQa7U8yxClHv~|P+XP-7?e2o=#<71hs0wK&G{_Xn6_K)cH9y! zQbR4+k%sL#K(ph^p9;w*xPIE@r-cD1Qy?t~wQslgW-NlTnm1;(_w|1%vgog=1u@oj zgoS{RWK3V8{#}&bFN}Nid;S2F5D)_Z0{|mL17H9^4`n~qMFI7%ZBN$gsooL~kc6HO zBfv0__*tzeySGem1>G1n`?3H2h?Wch(9}TD0RS)n7Xe5kBQq)Rz z0q|ffkAU!m1dtlx9N_~JvfuVLvD~Sqmcu+IWVtt0+4LkSOaC-R+8o0&ao|fCGBcgT0#Q^%{>vQ zW=BBJps%NHM>FOBVO#eJApQb`k$iOK9{r|gm%i$!dGzj_L!Zx|bLQv%{n|56kJ>*{ zm3!^?{EusY?4Lf)+Q)w7zs1_OcOUGje)~_?`KR&&{9oa6_RJGLHUFi@UE7~Yzxb

i~L@i+eVjMCiC@RP#RVkDug}-T|=zY`uz4X1m>LUz)E#|&|Z~ybt$$#d~ zpL+hOR}LrpocS*O|J>z!e|7E8|9($(diHO>dhj3jUWxG6-!Z$4#gz0hk0 zYgA#8NDZL1i`AU#1{Lyt#76hdf1cCjl7Y#t?y2~$&fo@>3@`_S84SNpbJe50k3LbU zzV)l;z0gEw^?=o_xF!{*^U`Z_qX2C1fUnBIycgN@B7?R*LqgCfXc2ZP%E2jRR1$;f znuU6GtzW&;Mh1~zS@0rk>#*w_aFt~tpdt&NNA>7l?aRFSzy7xS{}m6BE|JPtE05Hn z!9UNdkH)3t@p4dM%BGFX z)&y;H*CXUI)#7u|D$d}S`&X*;JWR9^p9LRIO~IqWq+ZJ zY`&Z8PHxkmy0R!u9|Y_Yn89IYF|U?>l%094Yz>xN>dAA$-Evt`?iW^)z~s|w67Ofd zV-@W~gRb?HgK}J3%zHGx2z91c<}IA|_Ib-&qk~aQ@lJI-+lR(2myC2gi#bk7m)@_u z*0RxE!d0;~m0OqcOE_;+7Sp0ScKCF5^xQtZK4(}KF>1yf=)u5Gw>Us#p6Z)}>)N`_wF*7h7t z(Q?mN@$03%pWL)xEVc%#VvH~CWpwtxvL54ah!ULI(>D!BO`v$yMBT+m`I63<(u=-B5|cwed~%;-iKg>GSd@%-1Hue@kOe3{RV zzQG1vFt~+VyT^fH;FRTW@*Vwi+uPumyM|3w7*`vUMl;Q7SeND8vt5+QWR3ggp4<7P zs^xsS4X{bl#=OurUc6M1QD%^#&hV@CA-7k>a15_Xax}rKG`Ao+9#r+Hc!h8=OU#pD z@SogXy}#Z)q^YU$=?Wml^VcsvsXo+I`N#P?-K-6>4X^Ot+u}}ukfi;om?+m*jj9LUK$Rj zE+ALGtHeTQfYa_u%=@q34)gR3Kf3fai!$!tkEI zJh;C(W3fsDcL}dw1S@cEcO&5aP3My`z%U8-?Cu3IcV6+ax{+`8pbpNL^5^~hTHbPJ z`iCv^Bfek2kd~7{5!!%lkEGv+Ms5Y5x&?_C!;sWr_S{ZckGh@_-#m64eYGrR#9V=+05_O>OWR z;W_JFtAFBgA!c@bS)WaT>M_Cg1@2h)GCnX~z=IF5yYd6^-=Ds9WE=C2)JJoF@_cxe zS|8PQ*^ap5vvHp+OGCWUx$D`y?UvieWS?_y*hlxl-Frn_SRm=+L)%P=s()h}V1ty{^>vHkU`PlD&AntI@FSyq+a zhIv`?O|i~dx4NYFo}y6M!DVNXu6)?~l51LJ`A!`bQ{wwK^vU5owa*VB9mRmt;y1ia z4i7h1>#4#1x$@7RPv7oefBSU}dwuz)?TbqNx<+sAOGk6{Mq8hkS?Ei`2>-{}*mSzd z<-y)rqj8eAv&Iy>#gJpTSzJa_&Mn}OcvwpQe(tTG<9nM_rK)4T7vI77#B2N?y+r_# zGHuLcr#I+TwA^34W=D|Ky2gu66+D#jw{3WGqoL^<#P%cmy1;oScC6oQ#PPFKI&qp} za3J(vW5v>S?I zXx_u|8%pDH1g{+zQ#X@ZFgQCH9{JbUd*p_ql<+n zXLQl=g8i{a8eFtXWmemhsbw(4EXpdGrtB!+vUnF5N6SI=ST@YFD3a>UKtnRpoQraE z@l#Nr5=&%^#ohn!e~N_a75mc4ObR{V_=?kA3_!@#v0TNN2MI$4dNuZZ#~yaUqod3s zPqC`cv)VBD@3z4Dm_IVJS}&hoOFzBVY+`P3i;1D*Zw{gr(Dt8FdW?0JzVw;{(0l96 z9&V(<6AVzvvfDw^a`x}FjSA*(RweRcF+T3FzYG`cN&2~Rv)_B|PdzDz^vXJ8-SP0P zF!Mm$e)*e+=*r1|zux+__4fZyFLvQOd%4O7`sRcGxZv8gpDxq=`suzL^MCTw-T9s_ z`Ec{;x^%x>pEvHsJ%}BD?3>|vw468pm%IG({`sh=y7+_^@9hF@?MQOrdE3WMDqO;> zc74qMJ6FHbCfc5{Z0q0ty&PDZJS3vRz@V@_RSs6WF)R0JCL}J6H{>OUfMl z+BN&_AiSXV&T7`&9RXc&?Tbte$$qAp9e-aB3}!0CSjU?)WpkxC>wXFB`sTGffZ47| zGR*gwuYuzB(wLkZL@DFW?!pNr`d#cICca59Ux#04Z5_VE54i6=8tc|y_+<>kt-VF| zm<93#rtmlxdYHE(I-h`bh->93_*?$dsW>jdzcyV&#Fr)Xdj@XNNrCrx>Y3rkg|n?F zxxK{&;~`5RFefU-ZAkKuLn5bzmpmC;brDnyK59$ zDYSFo4u-=kcg5^72W_a*%J1KmUtrQl?DHnTph@g^jL_5^%hGDo7na=AYmqN~p-=SbO?_?spLU-o*3ip!)bIIS zSh;K3;ngs{&dj#aUtXt9m~Fk`_)DP>SGs_G|9!QB0RBu%o>V7wC-0kR(Y*~y5$erv zX^3{#e@Xf!ydW;yxq;MJs6Dsk@NH68nOd3lb{%eZdXv;AU$;FSzWI~p5H~xFe0DkLSfi9rXnL$o^EaP_^@3fE#Y<^bS zBx@R1lY^jrBz7kZ?I`R0+|5IS<8K5Vxn6~LJJ;FL51`Y|L%R6hrp|9Qr48iD#}oQ# zZ!DPO4yGkR0k)9X0X>HJvyUF=8}nDzZ`SDDPj2JJ19`+J#`wf}Sd_R~DM>(t=KasXMw8aoD&*Yh=*a~^`znuL_8^CwjX6b%vKo2e_@6f%irwT-<`>J0 zT*q<-ObT7p*J`45n`Yl9hif;0q0#RHh}dbgIMTkwk@fJVfbJEpqkgU z#4Z=j$S?j0AF!8K_0d2qf)1~BfGRlTwgr5+!_WH25N*vDa;NYGqpIw0u>x5D&FOvM z=XN7DF#7ZoE-5E*QTyNygpOq@s>z$n0 zc!GSU@~Ip@)@$AW*H6pCdvn+1XW=(EBIj^iT%&bPx)R|aKHNLsxMXG3-t`{c&P~lr!7N+S}@ zTWyu!PZ0BMoRr^OnZMQJ+Wj(jXu*toOv{mSt$$Ey&C7!_&?4%?d`EgbzrW{BL)Ng2 zxlDHfOm6w{ix2&dessF+01v*TGq25|i^5BpdE4s4g(2(PxemWJ>=?zQ@-pTc9^K%+ z#0`^t2q}zS;~UX<=ej~?{P&TU>*QAMJDrkz8C;W9bK9Mxs>!d8lBI@$FF7M!``S{$$D|I5)?L0LMoNT zOB$hcS|glANFfV9&~#mtMbK3mF5dZ>V_kvavw>QFkHsj8p}qV6-L^4$_Gv z;LdwffDfHvJ7BozC?`&YYDm%SMTt?oW3#&AA2?dVp6NKI##}esmA21!KxVSQ2Uz;gGos=*(5| z-O%ryijTRLAW}&%l#?TdBodT-OvIFd5auf0*|U&-BLgXP!S4p25K-EE39>Od@M3+E z#QFLj2^OgX)(%5^ zuz--xcUfTklc;f6g*OKyG)6wCaS@QgGNo?-1Fo%#cIz-HHsy-Ii{R@p=(GtWx<`C& zOSt`%X~s&TXj=;A2ccjiWs#%ZeM*xWS?V+a(EhO$$3HPeTu&0uQ23vrZ2l0=w22nsMRF_L-jJi6I$ z|0X+72ok~9p;SgAq5`p*z{EglbjCb`Mv4okFCrg#DWi2F-~x>juLVV5^y4r;$5~H} z;b}%_oH$IC=Q|GD6>w}tJ&0?ug2sx%7A_gC1n`($I|u&hoIu&+PP$xV9jb1~N|i#G zS8JvkeP1W zi2%qs0xcKp7I1k-X`qv~TVg~?7~_#GF*b_QGoay$!UKOF^`j6QFaR$IGq1E+)mU&f zzBic+>p^Z%zmE@av;#Dt0^6mUF-JEgO0`T#0~HBDSlnT`mk$GQQFiP7mugWJIMV1E zt*C?Od@wp+-w}cRee9J?MGE%9>uMoM(xQw`ipm*P91bw-d$$zGBL=qSrn$YRsf$r7 znXm>O;F5O-2e{sW8c4xyWbFi%F1VnOE|r&29$5!7hf{_{`z`(`sOd>vr2`B{w;J8R zx^B}=qKOw|_Mct&j)APlbC{e|!u3j0ih*T`lN&Ft8lT;|fPFg|OrLRJNScejRH!-e zl)0*jM^NViUXUk#;FsGpprbv?QHmDalffyKE-srE4BXM#efMQAh61^Sh%RuWj82aL zGjP!=IBXNn_8V`&?4?P9W9mv#%y|+XX|-y#MOl!JXKvwp*iVXILW#JKC8P*0UDC(Z zy*C8hJ+~>`7CfJcQ2IZdWcq^rtNo-_9l zTz$G1p_h>pVoVI=vJM(rR7Pb}sZ<;;dP9JF6L)aK(y z2A9(JvjR=}Vv^)YA%!#t4br1h3>A=-KVF5y%O|2_sdKCu>`@M-7b&eW5mS$R9UuT( zq_A}R!o*ujf>?PSlt5{7ngC}mpM>Anxw+$7)-Q1;{F1-O@0%# zmDBa?{y*0Omu@{)Z(r|);**)rn9b^oY3fY5C!A3lW8g9;CJ#bBp6Rwg(EY~KZSX7t6Dk5% z;B!3yC7_iScUFe~#B4=hbWS;nIM5!jQf0Ol8j_Ap8DHBwru58a0cJuKICR$vH8=ou z0g+0f5bPPJy9Cu>2A-NTlE%3PN3lA9G!T>;7XXYvgYN)jK%2jbJhQia8Mh>h$=IZF zZ8VOggB1ERUb`u;$}jq2vI5UZ*}+64Y^D3@8p_<46jW)H+JE5hD>cQBes43F>)x~} z{qN?5)?oggTTT7R9#1K)pGAf;bcKp$eDgt5lLRz~(kZKH^&j+jm5$ScBNGm?#h50XsXAL;96I99u612Zj` zV!|OVFbv@ihWU52NY3C0%sA&8sA4-8m19CfGz{y_<>2^AHiEu%zi z=dA0f49IdH9Z~6+)zpWCxo(A}bZj)xBIty*$xsR(Wd)Fez4Shbk48le#swXcx!eX6 zfmJPaC#&*bO-duPR(!m2Xd8mm<_nGCt`HY`O(mB|`Rx!kf<8!96HzG5Hb4PJ>SbM; z)wPWai-8W#+r-nzLMOcuFrZwV@)>F3$STo8B4vPr-Sj@3jrkz7Ey|cmY_<`_LWjXz zQlEH@l%V*nZyc-R8l8SRev%4j!v0TpqL27J+HRl#dK<8K)?x$@)@P%!PuN7DUkx`t zXBhvg!w1F-2sUS&l%)CZ$;nzE4iVnG8;{P~1N{=9F;k>)W!!|N(7GNXg|X@P9)<)L z!tm%k8!7hZ&=>UKLRnl@G9U?CP6yq?NTkYmhGy9V7Y@-e{X@!Kdqg=X!Mx|yC`~|Z z4WS4YVY!cJzg%fd{NRv^y7^Dn}vGnQo zE?v;ZSc03Rg|Zu76R6kb+EI#-%Oj0dBh^6}U{=8yXL#W|p7j)2dqB<`>e*(Z2p`B~ z08HSNe<_l9_f1TSy%S-nXmw2p9>pLmQm83Tf(DxhdG~3j8A%yj@a334N@bnP0l>Hh zPLGNs5pc(tbxcONAf!-LpdJx=aS$}+<}AiPPS(_n>>O;EpdS=DN=54NDb+ZUQK@4o z_RD$@?TpXhN76A()H()=NQ6)b&Xc(U{t&BhdhmgW`ABYDJIR=$y(2`uN7odQxyA`9PjFou ziX-M2xlQnt&Bo&792K?TKuSm_bzeg=lQe)PUk1sz)D9(8Ov|M>tmJ*>ypUfM=q|tLK zBy%5L2*)+XZURYw29Z))gQNM`)(jiT){CjwkKd@WuOv4?gLB=@P!t&6bQLtBlw%Mr ziRD!rCC9alWHM->h7^K6f>7Y)T9}hspus?aIBx;#{l_`&QOcWWWI{7BY9L7(RqYlG zu=npY)@n2BmY0;1GA)9Xl(p10X*?8WfQ@UA+|^(jA(4eR5LlyGGeD&EUZ*@N_B)!6 z?4$Q8M+OR#LP~UkE+*e2Bb+(YR+*(o#x_n1Dve|^#%64yPl* zg*PL#DYzo(IkncRf{Lt;I7e8n1=ck(Mj7>046Y@S-oKM197=^!I(dq0!mbk?cpYMa_Yg98 zWe`{TRY_It1WCH~pU3UMZP3ukpTBJT-_Krs#HX$!`9Jx`KYRCkzuBwy?%n$DZq~PT?YqNw?7chB zZhQE9y;qm));jiU|GN3JH>dee@^kazcYpWiH#_(5zwiFFS9j}8zMlO5BgY-`vA+b; zBG>1B{QCFjjvv4Cf8YE4-hco8^6pP4{zjqdfF?j#lw}iDC{%z+tEdv^&(G=kvG`-z zm;d}rmjCWIKR>|!mEhmM_1M9C>%Cvj{rachJ+pIo?E7a^U;p2^FTMP)@B8p?|NPz` zcV3m+=k&waA8__K*x=@{5FHG~e<`p4PrT|i>?do%J8{6=DE=0jlC415D4;b4RV_T> zp$#@+xF7VKF2hbxABN7sX6+m4!eIA?%$GZk#PVeAdq_6|eaBS(pDQniz6%nOMW22gEF zY(v3fbari0AFUWT9gEUnIKn1-uvPyXm`?{r!qn(E3@nd3O1Xcm1U3}Gg5WK9<%mZo zt6cc^brtv|mTetO|Au!J?6x^%E{b=t7_ul>=Wskc;wbSr>w=1t2mtYcm9oaRy4Tvh zh^7<+F07{yhzMKrQ9ik~v4x#hBaFPg59wjV;jw!=Ue-4Fm)4w|^F)>fmS3e=eoY-=npm0`_rNF#g^gK;Y7_$|-gGQU3;M6t zM&B{;4=Z+4Mh79*8nE3jppq4gz{s72_kh_~)<1aLZ{Fr>G)H9{P<%d{?C19`1iZlz5ZI@Klxv0N>2Rb#nsvM>*lu| zccpC1jwaXpK*#mAUsHxh;DNFWKMt`QD*iC<23`Hgu-Y)q*=Su;^a4ChWJrLqZ78|J z@)`Q=+!=ez=VVwb9kBr1*9IG_gPg>Opu!TF60SlZrhqYdcFwZH9PmLue*R8i=dt-v z5<8+>HQ0)#O+dKu-#T}{-ufIeY)TMjv_ihs2g5=u5dja-m?BkXa_Jvd4DpU^XLlxt z3}X{XU~|;wb+gRNMDxKOH1eVsBu)yJ%qYuB?ZO;12CN&%+}BAS9yS-=o>kSt7-`h@K0zO? z_>>zcCCE~?rB{9jqu7OUe9VWLnDaCys&F?3G65s3q3WQaiI8S**g z6q;<#Y;Ddd4es#1W`-q~~;!UBw%q zi%~Tk+A+3}`@0M=WbG)Wf(cGzURR0i<~|x7S}$){*mzR>#t$@9&-*^M-gtiNdvE^w zcj_(Hb}{_F_gmBX`?~f1Y{SspvHI?U|Jdm@ydL{5)~x0G9eevfZtp(Zi^<>L%@aKd zdC8H)a6=)i8b1`O@ZbU1>9EDN~^D<~(sG43MNzjKo%F(+xp-zC1KvAmBH_MzJ7Txousiv*oPOfRQQv&OZja`X z1=CP&U?R*N%vJ@o#cUnY*UB^Gl>;$zQq9=vjKE;Ucedj05;@C&v|e;igQfl_V=ux$9u{|z=V z4PkF-cgkvCGY61C`{*+8$pqwT*(G%^P5e{WnuH$0yP|si8^w`eK3iq7K+EdnFn$Tm z?KhkLwuTSikI@2gHMHlht8~#sIoi~h31dbehj}bT+{l$OlQRDS-qWw$Sw>wDWy0t7 z7iEE))yQEt5HUAxT9(ML5t6Q5^N{yXW7=?*bJ{r92>`_oO&mv;Zu9O*K~Q8&JdW}U zqXF`3-H3-(ENOzt>lj#*Kl$P9fhlw}h1EU_BTa37q|USCfE6q70XJgGfb zBmYw1I+~eSh2Ty%1lgF_mR2lu0>cT9BKElqz*YGKs?2C{0Di**X!0tL?0gt(0*aAZ z0J??%T*zjD{1=GHBKR-Ns~Wr-WFnlh2`ff40OAp~g;0O#Gy#nV$VuiEZsxgr4Fc{? z%jc_JIayv=-ypc@a{m#&?rKKS^)y{PSA@zNGrtfwKs{F&aP(wyCj*&oe2G>u4B!Fi zpSn>;wX;{1Wa)7&*8xNLa|7mr`EGT~c2uGD@yYzWPmSFgGy_(&ovSfT3ss0wbqgP! zi61{-x7YEV~djb#E=GP(avnqt@w0R45!mmgv*n!J@m1CE(CiPF!?rGEsgU*Xoue-jxpW-K~H z1|iKTfD`Hnzglv+96X5s?D@k=`2e<+XOu+`=)WaH!ILIIqsgbiJo*~9{`=i;{S|K- zK>xe2RA#1rU$xVouNj~B#3MbX5jZcy#{=g8iji6G>ze=hm!ixhIO}+ zD;_^zztydA_5)OF7Dwq{hl9^L`XY#J{|obI?Dw6Rw{B((*Z@!%S}F8%n>10X866Q> zs#S9yZ8t84{||D3y@%n?@N1zWIYL;@HV2>4{{|aolw_XYj@KXI|M{~J4HNdy9W7U^ z&a!~~dQo4$p&Kg|Ch=sx$}@@OW@w7v~QVDu0!LnMDWft zb7zcy^AEf8%|Nb3XkFSJkIU|+k&*ym=x9#9eY<|GJ)KGa!so`!dH%8fSo#E=Y4w0s zM}6nY7#}?H#?K26Y<~^1r}ROJcSDc*LRo*WSOU=Nx7cxwn`Y-eD%D;(IN(jTpClf4JZRYmpA%G&g%RP$g()(ib!{$Vp(n>d;8U zxcCoV_|yehO8no8(=VeQ+4QPw2;@}AehV%U(LXF$unC^BtE1C?a4Tcux}UuLng6E& zb?`&sgKhxf*W&F1sOmHaE)aj`DqLEkXOEZj>HK4j&LGA=Tf=U_=G^9^Y>j?fj748- zM~3GZ9iHZh5p;ipE&qLxe(unzcRA$O?`ffvY1eF>tw9)}{_|;Ang7|(ejtg;GkP^Y z5=*6G?yki*0RtQbECkE|tFRn8evu{i(2X6L&-<3pSu%j3ejJMTcXU94x$Kpe|KPU- zEJy#J((%At^h^(&m|-%gtFPkX3cMeFmdn67Pin9&H#yE6w|E`g=BVG{5#^L$JKvJh z(`z?N_sEI(hIB#Vz%qI&5zM=zXD`SAOy73~^`Ta!=gWLoi+ZEoMw)H!b#w*0bl2s4 zC_h`*?>_W2Pl)t$*v(C!jA_QV=FR_7yYD!iF5l_eEd#&ByVtJ*G&ch3{A67l3{B=La6o&`HmE-s1@ifNHnW{2wjCTm8z!Ymov% z>K83`cpNWf`N{(SY(A^m|%LTw%;n#6}A z7uNoIjVT@6lH*9U`nOHJ3xqHy4I8CfeW4)Eq6@HogG5N5(2=Q;m7u& zq}vZ??(VW1%MIgHIZWM|8T4@HBoP{Wb78gffP&!x_HECE+%B{=Esuq7`%|J1`RJo) zQhn(m2`DEUyz*f1!Oik^P#dp*$5A(i2-$(^8+~Mda!=W|*)0c_kEx({4E-a>Cpr53 znVD1kj-=J7x;V32yz*f5y%T41r)x${%b7o7=+q~ieb%28rI&*v?AuG01KYRXqlU11 zPuCwie?4XotoPWn`ENKr9wPv%)|p`-ae>GC`dmqyU(xoh&Gh)%O%QTy2Ph6i0khvG zunwn|)C3kdrhFO=0lN=pQJnN`Rm+3p57r|`KTf}M7e8L~iEW)vo;kk}=#lca%Pj}f ze|@yrzwh^p1LOSte``Xkbv@FV7s2G|15wc4ZS>EJX1u7KADJr&bvJ9*t8C{Ehsn3*0DCoR zRhxAV6>yIXg4HhbbcKlSe`I+JJ23zN#F8dKqGhF+`SmdxonJ;jW@cVjqt%P zg>e&T6wJv0$rWY3qFI*>a%3B_Y?$Z;SV%!f8$%1iXB--^q`61H0pznT5-X6}&bxo* z7p8QDa2jG(^TME8gWy>1AWTz#HZ9M>J~Y6Kd<(sxNQ@I8QknCt8aL`t4*m`@x9Rle zoPZcMffuzE(u*|hQLPn+9#(bSy#~h5f7#Mu&>4t}x=;q**@cW*?pt2y07kJ4EkL1w z^LFn1lK?D#sv`R!rM^iRlhpwUV>QG;`TjieEbNm6ED|KVsOq95%2eyJkw_~Q)XI?W zQ=QTGqyP)9R*_`nVjCl=aShN@hUKkOHa~=bwv=aLo&f4qi<0fp!KIUXJMTwU@PqKWE6C7nmwQ+Cq9~d z5$dawAdY^CW)_}+06?Wx%EVd^S`D>apQvn#3u8RA_nHGVQDz-vL1M3fRs+SILgw9J zG0OMhF#W|>yO8;gwvCBHV!-hN2`D9wzWIbUOQPqwM6WsvPX`a|f-u-%pEkwFj-uns*sASTSfv6AN$w$Nd|M`4eJ zI){0}PG~$G3>HbL`l^c8YY&zVG4D z{o5P+_eG-ra^J6H>!u00#cD~BOfFXDdnhB(jO3H{DuEu4eGO--B1Ix}0?4Guv5dnn zDha$QMa~kpGT&Ol6?1i!XsS8LMbIJ{CJ99bR?e~hdVT@24LM0|?2cF%hz>?lrMQm~ z64cMZPnY_N`AFesKLX(sMru)U!z(R=a*f4c^%hjj&_!F&O`}pn7^(x3+$B>rIt{8_ zjRMZ$+iM*foz0vPio!RTQ@VZ%gpBp>ku&Mql8YIrXlyz{C>P`Cuzav}q-LYWq%bxO z=Jl($u)-DJ$(fWzD5XZ3NGL$m_H$h4jC#&&`z>zeqO}J$v|?O0fLA3#iJLSArM#Td z1B}E9R}HLUNfAL^lTmiae3a6Xock^54-4?L#f?q9S+9f9Y;rCsoy9Ai9dpM% zE$!#F2VP#cp4NYD=UMrGzN6TqU~QgCTEd8|deml>iljvp;wkCdNWUSgt#J;l^(-Jh zk!w^++|l`SX*H5A&@pWE=h%83uSR5$*10fIEptMuq-8L{JJM~fctf_15?--d5FE{u zaq}K{9j0Bi+J2^VqR^i6{H!0yIW`IhsZp{*b9aLPgVZ}A0eNLm&5VAZ@;Us?$85sf zIp|P2kfF}R2|+8wxsZq7SFl@NaRWOr7B^urzMU1iJ~Z&>8e$z`*pUBN@L_eDBX6n; zVhvdvisUY<%RF8q!MDC*ZFIbZMLnn0h$-gspsHQ$VpRD74q7-G!l_1QS>*3a^A_!#BY*9WbWN!hJgkgH8bdL}SeiX!Z= zPb_DP-%$<;Z1;e#nCN^L&Q0q~+-jnP>kZ9UhT zx3eP;i*JC}EDTR5gA^vxHj+_^9E$YzR!%CP(Ew)sa%HQ7#9A*X%@f!b-y*tUGS%Ei zX^hq|hYxptoQ5kGBEwitnuGG$gP=4&XP<84Nng;hi)ZRaz4k4XREjNl2Iw%I~Z& zKKMnZd96VR`3_j#e8l>!E+~x&m+eZzSMCaplLPFD8{GvqDl|1jSXu!H(Mph#Vugv+ zLzd(Du<#8aK_P&QHcknl4nS5(Mmj*0O$f@ZZ(KY>YO*>Z)-*cS<|eFF44ez|;i#(h)u`}d)wbj(g$g9!BaI1ZqZ;YRvk+Y+HN{s?ncHK!_R-gw<~hPoGa#aL&~Oeu2xD$4%#|<-Hp*!ZQU2ImX$&8Q zgN`OiIe_QjP0HJ`1Y9OpLhWzqBrSA}W5q~>T}YEb9b`f=<2YjRRv9-SukfDZ4IDx+ zBE<Q)>^tkIp-WVHpQdKLkicZ~YEWK?%iena-xGzlf6 zM%Qk+20$2mT4RAT!10D)V}Z!pL_YaYE)<(pS;mV#j!~TOSEwNAIFLr8)ch_&Qo6Jc zGR_vox%l)FOS%hMft6d=UW%NmGE_F16+$7ufrz{pyZ}AdAc{qI=ShW^;Dr=YUK@N1 zoP{sQ+ECi|*ecGTh?&M193cu@S8|?yZ)+EfT*!0@-qcAOKyBV_MqU`^f`_}Yc*y!- z<1IM|qLcbUTAy(i|I)?ZWKxtv`&@A`E{F-h+Z9ZVlvm$TzEXp!5r_RhVoFo4vp4lp z05Ph@nWK*m80%}C0V3O|ukHUkwC_4AITc+XbZky^PAIxi5emWQH1j4mwBjzY4l+9F zrlSHNMtNf;Hnj*|FNRQuwnAll5fR2gtpUg=09J^?2uf0VteHr@{V(SUnP_am#uJ;S zdpfF(^M>9<=|07gVh`5bnDFM?$@og31{N0j1I> z6(h~gE1ad>Uiq=5QWc^f6{{Fx1Dh~w%sLYSMfDDw7svJ_9w-~lm|(FGpc!0LNDv`a4OU#whbZz*R}H37%vs4q`(9p>7KpVGj0QQs7 zQ==tkuyrbOG|3kq~SGzbRIBKkp$!ae`CKq(|G_xbC^J8lr`z~%A=&5DeSwU zyf;Vq4=8TM3;3v1M6wYIK}t+?^UENiww|-!L5Bl2T8S_)tT?s1 zK1B~bMnvpygpxkHy>kZt(XHbT928#ASn=y~r{S%2GzJ=s zS>?htQY{!=(7h^ekSr($IHTu|A7r$T2%Ld)hPioyvm^Zv?iy|NG@lW;KJg$myWGPl zEwwq!spLT|X7z(A$p*r_Qn93u?W5y5IJwanTPRLtrm^v5e0>wr7@K%Fj~<1GbmY!D z9KO+`uab>Xncm1+U`x?EMBo+AC)SZP|Cp@7+-QLFMo z;F6v!dn`|YGTp|1*UG;DM1};2hyb9V000?mCo@q5EU(S%fChfRuYT-O2Xrb9_&`8@ z%2fsuP$<#)sxlI8f>6nJ@2BmBsm%sgi4o^^U9J$)Had+R%EUVCc;i$6+wMW>936<*zpeq9-iG-cac6N8x)OO3J+R7n_okM8P zacL6WUFK#{r2k*itwAA*Aq1ZPeLiYD5}Zpl>6~vehE!uDC#cQJXW#tVQ(lKRAFDH; zs(j`Ttq+@gVsGD+=KuOLE1~rJ>`#9`CI7CSFZ{^-?2qpM<}*W-`%b-wW`BO>nSOS) zcm4XG*>>t*eyL;kUF}une)C?(do}K#Zq-lb&H8lN89v>Ij+U(Rbf3A?pXSl$XZrK} zdEVTAMb+wO?mk-j8h@?Vv3u*+e*I7BAoJz{`OaK?_WB3iHD(|Bb3c#e!mnU@a*v&V z@cGi8o$Q-O|AW{C=(QhMxr!nL1Z5S+8iuqrz^5?QNTt@$$*0jB_yV@wkBWO`I&?s6 zPfAiGpL zh(Di$0dd0QY<{|GBQMAqKnTKT@eH82hD!E*&CE(q;-S5H03+F^k|>>iYeeW$V^!=Kk47D-N@_&$ZYx;f2$m`s3=;Ym<}e zGiP;p_WMj#2XgAq&FRr-=xpxtKm2Mxom1GgyX-HF{}KNCei7=qHI<^LS4k5J(60~v zr3WgcES~D8eP`C2Ke$hn!=cIAHAVqp*i_vDx%SoLn4_UiM+Ft?{p{*!T@h}JXH|SDJ7ODce!cZ&>JsO&7{0Hv?i2un&p`@bA5ECS{5>A zJzBc&atdo1z^GHBiWVv?j4Hz$b^EJ=GbyNGd#H2^JYu>7$5xn5@}pn~MTaoZKl0|7 z>Mh3LC2TL&-n$Qhpo^(wdZz0sp-^GAF|20mr9_~lqT2TZCI||E6RX!U!3dtdA@X^q zn|d_98B?_%80Lrxf2daNvU$VPCH$bSHLe?d*9=q*Hk4I(#|`SxQF~)SHPWp`!)pjS z2~d_BibvyRHLrpdrK>@lcq6tq{&OX5kLzLV%~r@Wo88 zEwXcT#aKcTg;e{J9&IScWTFTM+nun}b#}mL?jZ6P{F3>$(}h19AsuYh zRJJnsxlr+`<3Ul2g-NZff70M>pn(b}k2^R1g-xw#lb2to7-FakZx%GW ziW$TB;RPcagBx{}s~69LSmgWO3=4|JBk?z0opmZ_h}7T$T;we|^0t0TcN(Q{q!&@d zmV!=$Y6%v$F?h;G2TdppeDQv!+VVFAWE@M-y&qFxS@_Ca#y;kwFzkNwBc7@;IUVi_mxBz+v6;P8#B84u-^v#zo9B$pkPt$P@z=QJ zAI}(NCu3Pwwgd3lGE}8BlZ<&F(q?<*ptr=%aIqE2`0D#{1v?2h*v3?va2p?d(QJp@ zko@!r3MW_*wE}97tltmz^Jk88sD8{N~6pK zcz4DD{_SO$ttbC)5U!x)Ge*-)_?+xg-Dvw|Q?i@p7#jDE zh7F+x&4b+%*CTGp)Ngk$uQKUCfmE>s=Xtgu@6hWwseJWCN2>_2k6(6RI5}McZ6IxBU^mX zu%oCPEc2mS9YDCYHMeV?Gd}B4Q!d45Qz%J2Ta-bZ0$LV_Fwmd&==`~mNO#Jm&csRY z-V1D{_zva*44{xJ*;>sqG!){pO^A0F^7&4*#lJDt1Z$G)BrcD!EtFn&(TNpX$~%Fd zN4}xbq+6U~w-3CyB`lMxD-xkHOgwQ2Z~>m%gT6Psls2(~+>`;qn(nCDVtqd$7b2V3 zf{)2p2+bBzVNalko9x&wMcY_PKaz!oy9VMdDwEs;?z1&gcqnM!C@7`Gcx42(y%Bo| zgTZMAkQH%X3~8VCMmN&LU0A-I*1WPzp_F$5nXc?x;xd6g|7y;4aupbo4>yk&VERNnC$ILhbhh^F>fQY?Or@6ZIOu(aZ95NvJzq#`% zU&7;sa8ls@?Of<&(#aZqyK_)dAVg!NpM#KYcfDvzA9sY>UYWFMjo6m)Fl~p>e@D08 z$q`4@Y`dFphY}gt&Qzu|qb`D8|2Cc}}V_-5@{Y zOPrXYtWWfORWzugNaHQuR>0-NHG-aL+;K zU_lD;IxK5vt-{CDF)AZn)#YSsi1`UM6iRq(_`Vyiq=0yrOev1zkd1%PQIBO#3=#%O z67y46IjSjiTL#3Oc`Ml&l*Tjo&u=H}{}0^@IZJPbN3(QAFK$u~-BAq3`G~eP^-@;a zA&>g5j}@%lBnA1+gOa&IKU)NOw$(y;S$hHUO2T!1B+JRR`3gEPYIaQF;|h#>hje?C z(1yW{f_!ruw{Hh!r~7+xMpAa-LJZe5X0St?|N#IeE&;vMJ z#$`Be5@{>#H$td$BM!5sy1_S5dNt^HIWXr%O%UbY0xwQuA{m$OG3I0%6&wXf`)WKD zvI^|s*Bv*kh};dtUxd*O8n}~aQrWWkAvIh0B9u0c5e_^ancdlp(}WMbq&Np3l<`Hc zi8U{RWo2`&EQBq|rfCjf*IPC;_#9ymNu7MUB^_8(vW`dP{5D6#B&m$a`dV%8->;49 zuXysI-!?6)O*P}Z$}y&mgOU%p+AW#m(l^2Wflo5C-DrG0p-nazGXr?>@iMmW3z9=e z+ZcDSumrop`w4N7$6;!fS*)OM-nAyJ&|2qEuc-H^i-hf@G2BK?PKM*=4#WEp*SaNf z4K=__IyYrIxeLqeBs!vpy5QyEy?CwPuV{=2GkD3%&E5@3$(4;D;cPWti+{Z80yXB! zwYx@k!;>W;E_U(Z&9Q@H(knr-!dz$4%VPWtgE@gjLdeH)ArMau-yi+x>T>7qx2gWs zG4Zphih0_@euZQEbC$H;S4*DbwxcSYY=hrP`FxHbXw~@oFue0ilhn9aB4&hc+A7-R zJl-xrXLZ9;eUf9Le^AkT@Vlq5d8y>&#~hfeVh{|9k9dO^PR$oLCQZ7rM7&>rgYJM` z;0ycp3f?a}s87ORFB{(Cs~nT^#I$^=4&&)T_&D9JJqHUfa*@G<@UXoMbKVOZlf@At z!TY{J#~7I%TV#$TF6Lv0jF#6ssXO6su+@Nl9$~dH8&ZR+jge+ z*2=|LFkWDow0GPNv{X(>@J~57XgcxA&D*hP9J@x+@87h=Hzjp3sk+R_xgX`O7=XKl zuW;dTZ|I>d0bkQc(%2fsIZFa#(u!eYXYaxWr2wPK(BuIQj`hDl4rQVnG$yI?ja!@e zTNut7f2RwNlwNrp*J@m6JHo2pIw2gSCa}haFC#BUox8M~zyU8rzl~X+Z12S?CTo-s zlHZlD4mdXAxQrMsMpr(6-V=S5u%IlS@9!SRq>~e`waIJKg5U94Wx1C84?@9KqH=Y6VUPw?AkcVMaAs^_Nr)V7yHeG818W8Bhr zuuJ=S{AmjJ?PSrCC}t47m@>m9v4b;{&An;kQQae<{kb#V+=o`yF2Ws%OtZz(dTd8z z3+)W-IAn7U;UDcw%0=x-x0!P%IcTJ$i?kw^A;Bg~tLc})2rl}n-ek#EYdI8B2n9_-+TCDXgQ!*}h z$L8E)@4c zWZH~H)PyXKNwF5x>F@=87(+mPCuM zqrK=;ZgQNL^gSUS%{z~^pLiyE!6uO+L_|`j*u@ZBMQm#NxZ6o{f2e)U^?VFS1x*oR zg*DlOYQ9Q@b5_dSh6&ClNe~dkxHTVQ3%;1gA_An+ES!Hchb~`3PxM1cEttF|)kJDe z%SSPjaY=bH1s+@8w@uLMQEN7uHgRS(cue9?G={hZI4cB)^Vi5L%tS^p)c^vb^kPzw z)R=1*aRRi2LEJT-0D08d1Sg_XJ_#5gqAaHL=0zz#AyrA}FOl5TY7Dx>fiIHj2<$br zDJ#NdgWRgR7~J`5jY|Un*@}?`NkSc>fq}SP0zWoQh`wguU)6fBM}tw;0L|nDkx{Li zvP3fgo0EW_a9S6?!x#PppDBb6zA_f{x=p(YO6|q9bQWQ_1bE3>`1_n}l4(wLd|dvo zNv;B3*po1noCGQ${92BkYd6WLiN+~_Gr`4$F^`3uDNAITn@D{5A62`>M|l7oOhM5? zD&y`mm4qnu*d@hvz7CfWH1^8uVKa6*Gz-4<>!|hE>}Y*#b@<7v6T-x;XFFT582V)& zZag&8*-NFYdbd>HuY5xSo!UxrYh(pL>6P54Fo`wr*QA5Uh-yX^bwSzgOZem zm}V}6ndMxz83=O=i{}W)AKDqc{YISVM!d@lBFP6dDYdx&TK+tJLO<7Qo9XvKE+UX= z3NR_hWF=n`ycDY_Pz}CcPId8@+Ju=Qn^L?1xwZv*&`*P`r^YiT}}eM$V$ zjrc=(sqAyl`*OGT|7y>}v5D_3SRFN&hjsqHPu0}LiBoCCB1=MS0&hhughBV?Pl8<9 zDar@W>(u%M$_OK5!YAjj=MIU*QzocIt(63J$GhEL+vv{?ih_v-W{fS8Tq^C?PE+-t zMDD&0bMr!F{KapcaQ_fvu7z>iO8&opUK@lJs`>yV5U_x0&fQCjBV%GFU!Q7E33ZLM zIGNX~8z0x!WE&(t6iRcKS_mr8f^re76I>=AIs9|zNj*-|Z(pBg=lp2L?sn`o`?nP- zzj=y!{dF0;^V#!JD5y%+SQhjbY$C3iYgq$?6)@JYaA*{6H_ZiFkWR%vKOyfC>oHDi zGS$p94J|4x)Dm8$hB78TuLPQO=%+u!>MyH(W>R~m{t~4Ho1Cz~1(DNU8;BX} zygJbf6jSS{C}XuLHvsBau>j4s=1NiWlEYAbhD{|}F=IXc?1P_8C-hP3Ar;S^_LDLc za}@S!HQS6BCNnwALK$6gDi`@5Sf6$duUe&);~mPTfH0v+L}E;_khMyPO3y`@DRp6g z%;PNmhy7O%AGhJK!&l#*d{yAL4C_F2`}TGJ`r2j@9QI$~(+6zK|KYoZJ%Kn|-Q9_{ zkL)Ma@AvLe`{63IAs+JUA)#NfU%M9nMCXq8;4xZOf7+Kz;@xw@L(SN?=z01+n*S4t zz3XDSe>1ZBt&7(8g?^!*O1JOFc;c^ni46}$f>-<6#x@M$arkUn1f!S}ycAzTn)N{2 zgcKR;JnPrYT`P22Ua$$)a~$>xM#)-@+C3<}n)FTBPo8nZZ~yibk)Hh<=TiZ2n_U+3sn?R^ck>~A!mv!seBZZBpdWHd0iyE2qYQT5zX(^WprNC4X#;){zrJuT%l~L9FD1&UC0rndC$KiP?Wi7ap@Moy1QQD+7>cO##b$CF12L2;|NCa_ zQ6pQ;2ByR(gVR1O)WLe0ttBG2Yp9KB_u?dpz%C}xYiCVQY7T=gKoU=jC4;vi^0jU7 z9;9S5ESV7tJ|R#dsIXOJUTm$qY;IA)m9ZdTL_LLb?n2Zx$eWU?@!E9L!XTl#-qwQsHV&xOHQ%ej>?E}LSsC#Dmd*t8l=!Vi46 z(pn3~r~e(>ABfz*O?(el2O_y6YY6{)gCgaw^X)d+5u-vz}cQwC~sv}7!|mfoDD`+ ziU5fT!YX+_GTh@!y$?gLPVW6&uG*5}+c@juFm^N9oC`SPq`Pua+<)>b)o)sdi-nR1 zXZReHnGDPpQ_{#X=IB+X0+H`aY+Coo3b(Zx+94Dq#3jU3bE6WGBHbJ(BpHEs->TZJ z%vIxxYvQa*kbzS*Fh(p?3n}6nYMs(ccAnyUohq%xwQyEmLxZHL#UWreim{k`4Wohd zT;r~rw&CKcWw|<%=(DN@i4Cr;hzCQQSA^$r zR@Q5=q-b0xTa$Mh5Y4`}vbF8qcYoU((1ia}@HknJ0gz**B;G)LC@GcQi$mvHeyx{J z*#U1Xq-<@(Nt|y&R;qm+y1I6Ik|Cxl30=W8c$9&Nj8kB3BR4; zhuW6x!7btu1vR09*)mQmL|Beup!%kfe%A>5W?DC>yxo_--8F23I5j4L=@HIFfr(Pn zk`^$@84(E3zx~ATe!RP{S_#urF^Y{AfpLC=ztJx9xpv>*?`1G+I-n z$&;}xiI|$jwuWXn*u~fFuRh;u`J}%!$%*gO195Myk(e_`N->$Lg1N^o$p*&^JnNM$ zc;KiiwaE;xR9oG4;5!>9=fz?9OZ43kuRu&U!F{X2jD0Q0H#I9hSBhLjx)~(Sg-e3z-af!hT zQDnhMnHKM*Oow5~Zvg5L5CZ@N07EkaFaS^wRL-b@0Muu5ft3Tr1D0f1-x+P@~R33I}o@DV@|&}@}e zKr7*B%)@X%0Lvi28*QIoj>h)h+y#tG#fnqI@QqE43l4||I&~ZxctCX3X=w>2*6R2z z)-XCG%@xc*5)nTDga80$W&mia0IMBUw-!bt+gMFblr<7+6>g{Z+HH4jx4YfewM>w_ zjcSwyu%kR$4b_HAb*e~^5(5Dk9R363#}pX;V7_xBU;WF>oFA?J*hTiR%e6NAMr5{QfAH{`AX~IX&MG-Pe@|-CcC#=e2WQ-~RFPu|Klhd6(YLTguAj<$;E? z@@~E(hg6kvW@i3xhGg5h^X%{2e|Z8P-AjMVq5b8|oBsXqUo-WaD__{A+;!+h=l}80 z2lLXu`Safaols0frjuT>$sK{%AYRA9<4dcNe`b`d_M`LZ$K`pC9s%+{$KLuhdgtU) zXNroMC`LsVN{t>&nSof&j7qrI;dE-v|2{N_ewE|^H9T^3_@TXRT~XsDI=#kaayia-QiETC1 z0kE2yUETF3b*RV0nY}rpo!s9X_B0b$f2FGL+PM5>v0(XZY6swThB9PdJEw_gjM-g;XS=0(3jr2!l!-Ij@E#CGSyh&M^GG zM}9IN=5RRkY4Ko`(Fhl#S!~Lp;C0oa%Jr!CJ(%}h)S7!|Hz8cpDxuTYdqh-%CdyJe z6Z!1!o^rp;Pp3MZ5utmDkG~af2SRIwsmHGqvJ@MIW5UnY9iq&a?)_wE{CSD&`Z@kw zmyPxiQGRwGdJa8UJ*>e`$cj)Q!4~zp_{vyx(y<&u$lW*8a0VEk0Ad zm7+T#I2>KjU2RWsqmqnrY*LzFB}eX1xaV$@s2JylXW6S%qhT1P8^VvoY^F#VZSa?9 z{EvDZZqrAdWTWaqZ8h2PR0LCU79N0RvT?HV_jm^vzf#oqt=w-2V|cYs*ZVUg8VW5& zByyl+-e4j569Vr6ww?jy-Di2{^2EG*O)}w2FDh$T)>Q5u=We9asKj>Z6Y=G_JL6_L z-P%&3@+|#?+wi9+VP#i(sr%aZU+ZvZJl$U?m(>yD zDVr@573>BkHR&g69Ie&_MsxCAOv_$izpxSQ)DT!~tzclBxDPP#_+tf;qM5S584wR(hC!M=mLt8e*E)-uK1 zR+uz+@V7UN?r_}(FzxsdA{9tb#$b>L`6^U??{2q+S4qaJ^A--r=IDEiH#BEb^}bfdXGvb3 zvomd`7MjD?UQ=6U)nMBf5!}6j`buET(^cCZbAB2c%E-{q(8zYuN|#E;za3wR4|U%M zzqWaWf`7)XTRO301S3R+Yk>$xjTgg6V!2Bp2{x$X zK+(x6b2fc?cGDwgqm|7u$8||S*Jz-o1OHFMUn4OI5Wd@~Vf0>K`fTJU?tGv&g3&yT z(pr1zH~lew)dKB0hoDm67yj~1rq}fM&v_L3aZO%z_uenB8~QVEo0GA~*MR8oXWzD{ z5m>a6!6Fh2>;|!TP#yrvq!32E^)c(dX|=&JJ7GV7W>L2llY5`VtEiSunY) zYwRK6kUE3l4VR#5M{_HujOds6Z4}<}X(z5jdlAmF@ghtTg(KB$ykqcrWwU0Chu;ixZX>5rJK!3sJ;1F+?kw=oxh!v%*y5EbmrRs|4lj*wc3fp zb%K#dC5T%CH;lh*ntlLYFJX4Ryi%?`|L>d>jn4EJxpRM>tYsoCewP9HXXJ?bbMtI; zk2J=#7VDf*I;5fM4uHH%dx<-wK5=6;Ttl)jJxmCV4c}$jId#;9#M0JTnHIlG8Tk5S z@{02Fb95Ye4SQ`V^;<0N!drC^9BbdJ|E9WSzI!q zF7?;RmGhd(TsoC?LAPc1^ccqI%$TicN9*t1`^fzMn=|ar4SkML{+E_hZNT<6Zl7@U z4dI}@sA3%cL3TTMiI1hR1fD+52eW=dWCQKL=KU;Us`cLgKb&rX_Rdz6>>872@6+OIPv+MH#2W;EY+FK$X!y^x zroGD+ce32J#8FZnDWaD_QHWac@F9~$HNjJB>pwVbUdVNKmi*FKir5xl88MMmSVs?l z5&_}gx!2h)?KAdhxpAbuWUX4O;M-^8`DDMA7ay_Ti-j$|!N*;&Z@ff80*0p+>|Qpg zr@EYm?y_r5Ul*g;7ynwA$-hSH@Cz&7I@Epe)23{X;L~~6bh~R>I+;QBl`W+E(1bMQ z=`j}Dcn}`LD@Tj>UVrWMY1ItA*6Uujcu8sEs6*bs_*#`-e-v$ws9zif?=*6sSi9c# zKgAZK3@>f{-DkVJS~tARlSij)m5YvjR@~d?)26w4uh{$=u~G3F?T5gvA=FQZ_ejL% z9auhh?V8YIy-rb7w)D0y;5e+})kt_1>U_|unytQ}>p*jB{wKA8O#%Mgp||MII`$qJ zpKF#zjhk2b3?e=4xuI7WU3%wa|8hL5d3lap8$W|L^}?%t4>fDSINVFRI7uYC%yIPc zZRBCnCfI1TTwf4lkOd~ZyIX2shbA;|Hxj6IDx%ej5{YkRS*1n%F0m*faDJcN)1l1H z&&fjfF4MDxt!=`49;sYzB~OT^k^3h!M|RGqNX$ncB{jhz{M@ztH8{v;)Emv?=KfoeDygt}gG!7|iEf_yw*Z%^)L&c0M@Uy1SJ~+@73INT7#yrnq6m!7_8NMX@Al*SbX5poRo%=^$pd|-w}y=3ijM~y@59318Yc3Y zEugJLfx--S#UpE%`69Is3F1+lL&(yP;X9LpUp`Wg&}e*Nfok{#tpge?Yceb6Nz@ki zmxz2%vOCjfGBh-gSY}(UUJwy8Ui=u{e}i4)6cs4riXYj}ARhjT%xNMiE$G?dt?Qeq zQ67Ic+YjvA=4K$eS1~CS?0qZrB&WGO_THWpkJKBe*J_Ww`y&h4g40XQjD4r;$R{i# zfKOKN=(7EFXpJ~d_W`;<@7kqi_Qx&=nY?j?qQBhQryrA=3=EEy6@hy!#|N8}TZ#=P zr)v#E(R`a;t2NhNIey2Mi(jwmId^Z0gk#}fYc$Eq(a)W(89$AFq>2{55*atPX@Y>o zpyca#yxoGRZEQMS8i#J?xWsX$^%nPnSmzh~CdS_bcJAFOyvG>-&h5_&!F;^yt3u;N z)mnkr)Osx9PfxguVgx0po^`noqDO05tRF92ESkN4^=p*E#m2l^ z3$5xhGGxKsF>Ctul;~15VR77j`JVZ%YYVMr8cmnkyHJF%9&h|sKUR^y$g$|+@tbDs zO#Z^QRB!quqWTJwDF090?omJjM7EjZw+0W>jW0`hT-JlA62_yc04(x50}jsJ!pm#w zEmttcVfyyCe!Q0u%Y1{E-x=IO4aW^ce%yKZ3to8j^P0Zfc9j}H{qgs9D5?O6H=87d zpd~rOObe=%L3n7Im~kkCSjx&ey0jH~anno+HHn^TwS-Ag52RyzGA4=)We?3t>x<&1 z#GFX3CF)z~s0M*}P|Vm@R&lWM&EHoG;7yxyp#_!zaXpY^2QP|?ga?ZNNrBfxy2deZ zh%15u))5JVQE6%+%{e_N8!#G*roXNYFPxTQdkinoK#NP}ksz^_6s52f{D_Pur>hMV zWYv!V$R(*(qyrj+e=gumA>P|Ww^Yes=%T=+J;~{7fwUD+l547md?s8Pv?5d8`CW`A z15pyewNQeO1;CPVR~Khhn1kH5e^jseqj{+Vijhzf<$@RzkepzBkn3Kw-p!22Ue>l|4Ev`&E#I#m^mHGOj*!;A{=W7Z9pJHClbl2T?}#bePByJ!R%t z&gjxx67|NG-WhQKTc^lcs2ic>J_^YZAI2m$&v=`b{@5dQjtp@$bK8ZZ$jkA=@5CAS z^5l86ZXT*IA5|-;qW>@|=-_MrLyhIyBJRi?v?SLK3o1Bi#=>bC3?+jQ>EW%YA*(pE zQu``}S-h<%QZQdq7Xvv53QpZ(vn57>`ok^2A^+&+m21(**r*KTL1+}COEKwrCzYEb z=`Ngj7Ey|DHpCOAIAfc7wJ1#kK?7GPV|2yR6qBf7t~mNBvf}Qarud##j!uEpGd7rW zsdp47IS3*TT1zLjZtCj~=CyJwJbJ6j+_5PuOuF~xJdD1K#~xo1ui^B)EMML-u;l27 z);hVOinP(PzW@V95ra(1`fsV3;i#&tjs`gP5C@P%adf--Eg_rI(A9?~L zPEiw5trl9RW*81hiSA)YJ)bW2?&4;g;BNrpB#b9U>^vE8s)D(YZF=z&$O@3!S@D!w z(BF0(7D%ObP{zu!UW%)AF}iZEboe)oYNcb-3vNNU#Xu6h#OWvUVMvT9+L9WeZ}yqb zE`2vEn>R)F1IMJalEIUZAu_HgC_oEVs#Dk|k$ z$Ru^vKB^9vs}Q@LP{IQ^gJ2BCjAB%_6r1U|m`rbj)X$tc8!V))TH6%{1};UERffh5Z1}4ag7wn~`B^9e@X4aiyeTMLg-4fn}6S$caNUMn*y->8k;Syo75sIpX z-)nkHEf)onMUn={f2j;jy87~^B7#DtH^ucnRaHvU?Gj+P7>li!GtrjZodc+`E)YNE z%zX>OB}6-|K$f}piAGG(u_h8HkC5dA*khHqYoSavWK1tgS6dPoA!=#?FF|0Fcj287 zI2E<8q?RmZJnwdzl!z%HBpAe$2S#xjAZf2o6mf`>E-9qx<-$xtI)RKVpjK;GbD@7w z^3M3aq!e#{2ve3e=l-}UiNCmppExe(kfd_=0%QSir3P~dvT%F5R`edI|UCu zswEDgASR=Q+SwZJVz9UmZ=SI`8d+T$lO8<$A{XNwvpTTJPIGtCz4A(g#YYjJ=^bT% z;>X{Kv0}>JKJ@?ZpTM|pkH5wW{z**YE@T+w&Vs7llR*o`IFDdNSy@00(! zo-O_c(Hi-)bV4)VaO?-NBqRu@D1lG{IDjVASrY*if7qoXv8z8acg!3*9ortM=+0I~ zA~rvCxkJQwOGGh#Lt?+MC7a`q1w_e4Z)4BJtpY zEXQK*B*=;9oHXlXGfNc41M=^#atb4)0cAf~W&Day@K*t9+? zH|`g?mzyzPw$#%s{)-BsU|S2%j2cZF6xUln_Op!F&+X}AKeO&{{x#!;AG5z|ciGoD z?(MfgWP9qL_ts5t?9AICeAv zvDDCj>$Q94Kd15sORD+eunaK@owTV8~qH5F#6p_}q19r&oz8kOQjC%`aR)`niG(~! zOCiH~la+M@3IJ4MGErq71~o<~Q=!#r=pOk*89LmHLd$Hvaz-Q^Du^9B$;d@g`Q*ez zL7CvsHw(%UrHGnV&wj^JNza*n*SnY@^nz&uKTaMGS}A-F;POmmd5g^ng%Gok-;7w7%v zgsKB1lK=-AsyZEHB{xDxN#rCOYJWqUGc%JeTJ0%~UMNDO0Slya!RQ%z(X0}u%l7)oxf3PCP`pgDr({1$K_|Lw$5Ug2;{d-u9O$&;#CFn5@uuvx_CWl{_p z64v8T9Uz<)NdgsYXM{L$&Fq`e9Mu3}OhZYzL9ICu(+iYalGGk!-x*ZLG8dD2OR<(@ z%pD;q83Rf(Mq@b-JPlp-0Fj#JmTQ`slY<9a@u*}=sKpk`BDoQh#o1A*dzu!`*>#kp zah;rj1}hvGM0r9R;r_h^Q8ct%rD7|ot08C9l(=$m*3az#<6H0@$(p>DKznPl z5tL-EB#K)|lAb{)`X{Qy4@w}`W{j(PLBSxAy_QK)mf)h3#N?6zB`~I9gl}pnKbJ!@ zs$!3$-j~q7$ngoXeW&KiVgJ6)o*57Zh7z7~4LEerM(`7zBGk3ty-zFEKCnr0o ztXC9UN)NOgskeXxDxA8=a0Rq7_v9Z4Yo`qI6T;#FkoyN) zQ?nh1*JK;qlN9faysVtQxK0GRCiXy12cRW@Z#M5?cD?Ejf_TnE9SBSh^<-+)5a)J% zM^M)gV1vBQ-7$zQJKp%T6tJ>SnVMmJqy4JPIQ4=5Pk4HY@1tr6^k90md9r}L{qsL= z)Badblpn*7q>DBCo2kirb{65N`v27j=3n-Ij6OGxu4($lBhD{n=gmK?cDMj=5D)?Y z0{}x*12zCqe|0a)h5!U0;(+_lZF^h|+X%P$kvSB}P5O9i3ju9!X5DSQ$Bk-+{r4#U z03b6nM>PO&00yAZ=DoK71d@NX&j~r~1pw_(ww${Xk))-jTZwfEV;ne6r^)VayVLHrYrBYL>v64eFI7N<;U#$)ogLNI zHW+{m7~GE$^8dn*q)*N7cK!xMto*OM^38a&ogafck)i0PA@e`|rcEzPJeX#Ml39C}|q{WsG@f9K9i^wU2%^UtwbgQJw(%fO%q7o@L8D`pF*OHKP> zK^4}OHt(DnLI38^!2Z<@*1wy7KG?cmiVSfA0D6j8w$f&%69Sn)LWQkrPHm7W`KUR% zXLU9CW7VC8GW2;feEK}f@QK&tr&Hy~vhq+kBag_H1OI;Odb~T^U-?Z|Dubi_&f%W* z_A{}L#vzVwb%vH6UQTdNrSr3Ao2KgSbEjInHR{=#q+yS=1yo6l@4?POCBRiRad+Ju z5=9c&lUxGd0frzX!FDAurZQ90H{pBTlc~ghgEc)Zvhd`mGVn|1l?NE@n&>H`XY-j2 z=?MXaC0N&|of;Bx=F?AxIvad;cCfscdLlh0BSc@9Huz<%(;+g@X-w~FlaHtK=V-uC zSI}a2%V<{;AleWU@9v#C>lbl|j!dnH7-HCeon7S1WA&b_rj5JBx?EjL?Bd<*wwZ@k zrJ2gbapGHU{~9}e!nJh8Fw&#%09?hLk!1wNOD$Y=pvG|H+=Kt6H!mxXTi?==C8VXq zn?W$M&0BIz?aLyR!!=*X>RHf9J^y{=j+(Yd!@4%t(0e@e>C7tC&P;w5R!)y)M>4Ou z{!8BF`j`7_cIbk}99w(Hf_=&uka?Ws0_9LRxej)yJNBQ|q{Yk2dXgqQ35|p)H4}C3 zs7~fG;^4NaMYerN>RHY^^5;K!qnWbI>chVl^K?5$GfOfzOLy+g*K1?diozvh%vO<@ z&;t%SC02OC2o`_%S`^R!j$P)a@KFnbr8}^?BXe6Y18C*7a1BCh)Y*_vv$%KE6aTqB z{&QHQzIu7je9kuRpH0O{j)r@wtUBC)eYZd(8e{2?EY>?JzKUd`U9hXU?BAVnJew}G z-n)M}6xgmmO=7mvcFm*fsu0{UyA~OaY&`Ca<2Gv!)b5*tT}zIwuLIiFd`;XpZUc+G z-Q8Flb)*#<)hpp&fz3$$*oLGL;jTcPSn!_#L=y}D#)eK9f$3Cafru9hLdMQ)!bPKR z$d_jGdm?;(dCOR~LRSmN%qP6dv;gEMdHI}KEKL`lw+I2*;npgQEL_qWWx?>fSVl>vmhhh zBby+gLaxm2dFZcPL$;cJti#-VxsNQRF0qe={@@OL3J-&wKJo(&K_{;*6sv) zD;3oP*}SA$1>QK#DkUOWc_e( zg|yo-qN6r4JUSUo68cC^aP=Boq;*P8sW>z*Hdl7LU9wMpWn?Z=E?myHaN}nuI?29Q zkUA?WuhVXmHPsw5sHa)Zf3QMy@%m$j98L!Aj(&emL7DhAAza&)zPj)C5oZNzEMmW5$x2y*!82hqu_;Xo27AL#c zO*0DBr8Ibjfa?*cXj50iP}rrlHYF}LBj#)1Z5>&z6Z*7d6d10VWUs^OFmx9+@e5Kj>8`|?1zBaU73zo7|rLnxI7iO#sNU)o*&i!NW>W}B`#>^e_hH@VF?{s>d zX|MBexbjz9A0iD~=89FvsNN8Y;xf8`+eZlK%xmmJ3Js;by@oxU9^)8_0XQLkBbUH- z^kXehO$N?d0_C*bzp#Y0o%|dPBl#mN=~rO6x82kv3B$x;YSrm0)vw~(xKkFg%RpgA zD>!k^5UG3XNaC0MVW^CuT?lqeg5PPr!)l8|{9YsZ6enr|HBoo;E|hl)W>S45tiuc{ z?MS`2KvqV}lXTIHAvlVM%I?A{)URfjIu~a1QDwdb+u~<`QXgjF?n;?t3ycl7M)K+- z5p3P=^$?iv)oIB4+Igj)hm*Z9fDg2(-Om3FqWlX_LMQKc&n1_g{-wMlw&=Qc@mL+H zW^_V9=Kuo7+W|)m@c}`p;+9LRRtSUeM*ZNm7{|)Zu2F9n_vh(Jba<~3AziMO)npom zMb0yB-g%aN&?m;VpUJ-Smyy(A)(-9~+b_J{r(W+IXh~?){W*W|KwS~>vA9ik?_*gZ z8}x6>O_JP20`9_C$@PoWh*zJVYlXO&_Nau0T$I}Pe1grQK)0H4Xq^-h5uY@w#OTY^I76Fkq9s%@U|kVEdaMV$kRMfmGeE`BRZaxI39; zSLE}!`Qo^JDqwGJtzGiCy-^xNtV#8!cE{NGQAY1Yhhruo4)a&R@!L9kOZV3YPR!Eg zhIX~U?~%05rN>kY9LpRg?(0Glhuh|^Eh$RuIjn#wq67>qKUslS*Y{nsIEoDvKQ#Oo z?ZuA8vCrQRj}n1v6H6=(j4$1=aN0tJg9*E^fxoEEF~{*Fb|Y ztr^5E#DCuJFCj3mtk!%oqVnH_$PQg&<`G~>(TDcBgO0t5opK%LL~~oYW?*ZPI84Lq z@zm~X&+eSTOi^A2y|sHq;LUe;Ne1awN*oW<5mppM3}P(2e=31&RTrJ!sBEzb4rSfw zZpHSIjxgg}*P|S6N{E2q#-pWhQ(=vo0qO_WgoLdpJkloAo;ry`c41$C;DXGxEd0Uu zIOE%BuxsvIKMJBA*o`fF_j!)jsd!5bB9hS2{5zjZTK zTc}>Ns|it=;J2>s)?^*p2xC0d2nfAmOC4ZsUq?;_NZm#eEquF9wOyF2U`8B^sYcs$ zXVS|LwYd5Ytmq-QSqa;HKfRYJ5|P;f7pxmz5% z=O2a&H!Zo3x`8>EdxU$0KjhvT%Aqr%3Hp6kDM-Hf8kb;@6?_Y8;)`hd!qm{W=yI-2 zTsH=0CnT|LX-ahuyP(ok!8^6k`U`C+!)ijAs$$#P5UaSu<(iA_ZQ#F72fRe4S24E+ zo!{jOv2rgZZZ_|91hL*w_{x{(eVyVw=!{PemeWvZb{gJx_ zysYT&4CK!_^5$1PCNd+N_t&K9?b{nNcSDzl#FO{ZHtQ8QHaqLTzC+d2iNH(H_M(F} zA5(z!|R zZczpOAO*)&>yZjWp?*GVtS~HND!XEr4^<4(d=b~zy|?(PH4=7CojC+s`EYpcH{rns zh>Oz8jJ|jf9^5Ep*lIXE?RWI*ntk{Lix__t1Dl%N`HGnPhfijNmv4DBnOPEAOEufQ zFn)$x_$Oko4wKERAEv}b(FVuF))(Z`rwT66xjtax?Z7YAq{ns}Hm!A|Eaiw(_P!&u zs5Ld%wi|af=)G0g+-y{cD)ejwGuJ6wv90H#tv@;0(s_h6eaEr}`t)q;)6#~`J15q7 zjNncQ>Tc)2&0^An@lyT#C>wWBuTv!9TycQk4n?!A_d8aG=CXgHU>EE2#lP4VcQB-Z z^3!e*uG};L+PatC%lj`#n_|x}-m&^1iFl>P4Hv^X8lek>`|D)3FG3!yG<*4GHF7Oj zLfX0=M)80#Z~;?I1EZ#}rUH87P=+e@=;J)vFZMI=KK5#(;r3?1*?-NXFnRX5xbJ(t z+*BGmP;7vC1g6y1ZxFeRynWk`|DN6piMPFH_!*cyM|F>J4b2Yz>|FhvE6>^WW5qo3 zZ7L1ShBM8LC-I0-^&wnHxJ{{xm90pUa2ZG_!nESrW5&fW+UCtPU_)&Q{0H85HohXo zZsn9{r)E5S48yD`6;L#7{%W7v(D z+8xgshP9V(@+c%e4DNC@JlvHC@zd8Bhlqcd^<p7Bq#*`+717j(sTKw~7@wd1T z78B!9UHz{N=Jxri;Cjs^+SRzF;!x4wig#hgt?P-`l=%B~3$t&$U%&OTu=W34R0B=3 zHnjNN%-@+>^zO#51@L5H_dQ*1s|x_}I$apQEvhGx!Fj!mABC!o!-y zi*KX;D{qH~IPW$L)*V~|TMz3b|C3xzhl|d3SP!J_$~!o|;OrTU1bZr#89>&x$+1@1 z8_KKk7-eD06Rl2sPl)1E!>huN;=)29>)LR|6E>c7ku2L`m?A7Nm5nf7>dmgZ7K|hX z{KnzM$7J^WanaCq*%^=ReBb_pS>F6SUXz6ifey8RW4@!s- z)EzU9byOCtEW&!VQeMOgyjfcqAC}}WM8|5b1)RJSP)LwE0Ks%<3D zxBgk-c{`9p{4ht(YWeyIzQl3-v|9HLyl+5@LtvZS&to91Q73)kE;Cr`s|{Xj2&Wwj zWKU8|k%@yCPY${Y?R73^T6{?ka@NmNLIc(Ia zcxnc7O)mHIk2j=_YlRU=dgl~iI?_@x2wMeJ5_OXP!&s%l)^;Uq4LaBwv4Mj`f`q2P z&_E1o!1H>CN|lmwbNFOEp94A#f!N3i5OE#_F$}gC2ExNX8tn)r_`=U*JV{yi_`wjg z2hk#|DMA%455@|6ENB-W)OgRoaqOodhwmokRD@_A?I034rPf<8gv_ZLB14k&JLxOhNzA*YIPn0Mfiv^v{dw` zBf3!n7K;~E$k*{;K{Ishsu=se&gQb`{s(XoW86ajWzS4zpYK)<AUz^9Eb>%^FI2cddX7?!Rd`Fw$9LAR zk~--pWZ$$~v+aIeEaZJUnIw5lWDv*^80d=56k`AbgN%z>&=^xUGnT)(d}&G99?f~1 zds>bhV)y&X694;z?o{1>%qA}X3wOf9f0$;iSf8#Il>(&&YcP~xEE=9+mBU6v%&H<` z19!+}eOIyFlk0af+}{5lNLIqRgE6)oMjZfgS7N7=6iomfH4C`#kWT8muww*^HWzjv z5~`>bMh_|*X<>iGU`M;>nRxCe{uQeI%3q^IIc ztR*Np9Vp@X-Fwo}kpMPsdV&I`RLu*M;RY+XZAZBM8A`nXfg8^zh$F|(HGyj7# z(#6lt!kzNUeB@%D9z<)zVL*^VTQP>3%Dt93+APM;m9*SxU=S5jdkBVzASFb2S%#p* z3!jqU>5|Cl&qp+#+>4N zAyQl}TU_lqO+J)CJ<{P|4vY!tl^R=Am=`cg(o$O}gnVa&W2Av1wa^QkW32?#8d5dz zZaE-Z>Uh+6Nd;XuFp0&I1`!^FDTE=A^Omieo;!*RZ5pM~k)9X3i`cIry-EQ$@k|he z9Q4^}X{}cr`wqSF<088FBZIWqFDYV!I$?`N2y~$1S%uh4`D$Pluczf_t~sekXi+5+ zwNpu&^O(h@POE_;qy@wGq$0msIVE9MbF9_Y;({e`07_M6MMJp-aR?UN)w6(ngV7su zu9zcvEeIHlEgAY_&TW|oF2;AFn?{QyCI7P8O+L;kSqnmrp)96G64M=|Tc(f9tRj<* zepw`24ka@z<XXFYARolbWbml7o}(Mx!(c^fehw=g(-W4S6DB;gVjh5 zADBtJk<9-vkHr&exwtzmiv`$=YCzK9E*)zVw_3{bhG_++i*A%6pAac{htxJPB+H3Z<)+kep zyVq5s=e$mdwUrl(>JiL(xyqwyRCM9%vRo4tNxuC3C1Y~qV8>F_8b=ikREfHj0tXBX zWFVVVHx}A!_L%xBS{-$iA{;-skW`nb#OMT_ktsqwW(Dfw&Am^yD)kP~8`q6<@&!e% z`VM%ZQd);b_gg@ok*l9WuC`l+tG4IJ^J(vS=hI>HKaj{TX8yP7es*-~-}@vg+xtJm5&7ZhCvk9Ta`N}`8J&Ku-!zqT zvoo8{>DjO38nM$y&RU#gONS^9n~N|L>83rUft%~I30{?-w>}%FgJ8v=R%AtWQL4BS zqKh^1G7jJdOJoIEyngVX&QyPdgkV;6;*G@uX^eJU@cHkWqptDI5VALP{(l#=F9(A+wDV8DJ3mnZ za41eZv9w2V>D}y3@%1dZQt=jFq5+)PQ^|~eLrU*OcB7T@wzfssz)*eU!n#^0L{gEQ zL1KxETB%S4=I&L*!nM_On?A3BE0hRI1nVL-T?Pe3#wvO*@58#n1XpJ78UcXYT8%DH z3MrU$LLMzXf^q4oM1^pwdnY~q+iFpOQ9>Ajytcz2#2v^pI32`8)(U*YD3sEtbaC`0 z2hl;42+VFRh$1kyB1o!{$U{g?W35l9IrP7Lf&Th>kh_cQEV7NvRi;?z#-Gj2;?R8X z$U$k~8DXs47T#OkO9{Bx?yc1M`t0}A?|rs8D=*;;8HK=*5r}Hb)f%b`8kQB+)!H0| zCe*iXLQ7K)i>(q%QSq>%h)SwjxCzoaIJefNNtnYJjEh02GA_Da3zDf!oUX>D5k4!$ z`)lVmA9W);&zbY&vNPyK<=Sbhu*UKgUhTY{h-!`r!ZaI5WxL?;^v> zsLlFWf9$pT@!~#z#l_F=mp@&Cu?TTdbx72+B~F?LS|){Rsfo1DEx!P7lti)BSO!la zE)zqQBp5T%!xRL%%2Ii!LkOJR`D-~M{{=|p%-@ZADfS=Q{-jqfLl1Z4ujQH9^zARD zYUQ0a@7k=nT+ns|U@vh++;gRdR6)R$we>|ye@y}{*2gVu!D+_4Bo%A#22~uup;(9@ zr#X~S=gm6YMb6;g*UCS(qr5D#Qc37A5iZMtHW#J< z>@QtsL%Zx`YDjwn)>Oinq=HAGEf^E(&?u=A@(gHD_QycagJt(r@vx8~AmoehYR+Jj zbMdzTq{c>ih`~9e#h4A9ph>k@D)p9|6_ib36-1OD$bn;R{cE=2W7@-mfaHZ%BA(U` z4%;Ckf~*J9CiTgG1oRLiT4Cgh!XrNX9wnei#F*9y04|mDN&=QgIS3CPs(Qa+&zn~z z&?HAmxS;FOS8Bz91SlOMR^c|}e51N-$Veq9L(~1aGvY?+G;cel3r#J7i57G5zyQ#mG(5LOB{LRkJA5-=WC9aH~o`1RVfGB0%!{m zpa_eIfmq%#xb_M)a0w6)0{{d7GDHM008n04uc}1>)RkFR{r;1>NUIG3amu-nnIRQ@ z?-tEDCT=JYlp($HfB!_v1^|X;pojnf6`)s)AhoO=t^|Ou{Iy?Au@eq_Ac>(mwWb20 z{H;O^)d3{%75NLKxIHhjk8OJx^WNWLcPKuy5VSkYmQNwQg%dfm3oTW`*0-LfN_ z%p|6pK{1K*josYbta{blLD3P!@B#l1Vt@bvV|*{|{Kz}M4x>4g+W4Xxul~r$!{;v3 zQ(qFFeCcnD4w+MTj`8OP{~I`CM$_-n@238*k>)(_`}T|2&&Mlb!OFaq?FFPd-xYo{W2d`w2b)OP|!C z=jeZD7`V0mH#eWQ-9lb3XX$?WKb@ZXkEWeJKm72jU?{7kmH=4nlZMWZiH#*4>|do*jD4@BFd%`m#yhKTEnm%YJ`m>cE}yT>8&!J4ch1^TxUJ898p8O+JTv z?q2Vo?m;;TBu;3#j(Hd=MjjS&VJ{RRpPcw6x%{%vHk(e5vydccgJrT*l<*nElh_(h zSWaKs+mD%k;Bl`Wqc^%;8;i5dJhjYh?tB|R=#hEzFqTjoA1)MGgThuYNl&xR)F}er zyfA9+X(Bx(CztD!&ljy{f$W-Tu|*!!Hc7U?z;*!JaW$4k3gWpFjqMz${;Z95yEZm< zoj0=bb212g%%}?OPWQ}xVVg>F7hR&Q9%gt@SDb3NP%_BX^OD^4ES^Y}-0|up3=ZvM zsW1ndja4=}%>gR>+ouU#a`Yp0j-_##(`4otn(7Y#)c1izYylxT)=63kB4Q=w2<=;(&~h|jHsCGRV9^qDBynpql`9g-K1fGjcT@xmNwCqm&y;+5v?-|sMt2H=F#%X91S6Si;!T4L8~EW#RF`R zNDv=Vb#97&)Z^D@ZjiJN#j~3UimDAZ+cX&i+7?16UTN;6otRLg*5yWvsZpJ3BDA(T zFEl8;dqK4T(I7k6L9n*xTDIegSzQuc*be6yj=Z{=eu@BqL&yVmj|v~)L)cIy)?v2x z$z0W)*i4>!cfiJ7_2h;<&(Ub;ZCkf0w7q5K0rzp}?y?T{Uv4)WD3T#YV zLr)BLP+VY3Z?aaZpApSTufNn0bLY9S&Ai>Vd;2->&fGHQ7jJ#H)GXo7KzB6x1Y!4> zIWSY15Z`aUY3)!<+Q@Co|8;Bmop^ed1bV@cCKXb)+I6d9`B3fek2_35vb6Zen^mo! zG&6O6m5utLlAFU_*azbXTYdlRweex_|5!3pEIrSBdwG{D%=?_2-h4jee#QmHkeyg7 z>8GgQYfG|ib|Q8`dvceqX$i)$T?y&*JMFTKCl~r|dgVwwH*7}>0+Dgwa!;<>Bl6W1 zvlLxb59C8kEJ?ZR(PNQGccExypH-RmHT~Gqqbsms9y{Fl-Hb0!_cv+%X|LU9UC%m( zO#{lXtZpfHWAS`t%Ah>{h+lyp)(bK%%`MK9)h!B1VKWweCgFY!C;S5UlUCu8aXfAH zyPwi^lR^Cs&6L#*<}i;Kq8BPlx2_;e+gw}I#i=Q~!Xc^cCosng&opmMWJj2;um%A8 zqpqe8u1++~++CAeTBrUMyC?>(AQf^VB$_G=KAy@b)uF_FdLnP|zjG6sCMun+x; z4=p-S;QQ_0+#(gaTm9#|DkH30SaIi-h6=bk2s`Pumom(5MbM3ZUNPpeVXIJBOWkrCM^ zh$Z|h`|VuSKG|P$FUqgA5nUs73;U?3=#W!J;eiR@v?=p|MRuf7)^(yHoL zvjQY>Qd_Ft|9JflyK!dAvd`1n>H2%af3Ts^QCO+^qNg>Yhu+rFJ(IyHr>ie)e?Ucj<)oMmHc{be(O8bb5{O(z=1IGZdO7nrfI{uns~T6 z$lS2^+TesgQ^=wi8BAe*H7UOBWCOTE>?r;H;?2DO);LpI=g`olVcidV96 zvU9xh@pbw3J!2;Ec0kSGZf#)?P+@n%hApQTV%m#znV-Kja=`M}st-T+o8EhTdg8@h z>Dp_*up%bm3X>{rl*ysv9)aopCmw$8cieaQ^yZOri`xzgkE8aVdnl}zt~^{EZXKp~ z^ZBH+_#JLeJ&cTmS@^VZ&_}B(j<{w4Hf9rY-C(H@OOBnBzj0c>>uR@S$5gQjUt`?2 zb4{l@sG9x|hP7p0c~?!Hp5C=g&*X0KON0wi7CytSRi8q-wA6q$rQPa%U0Lm!n~Jmd zyWNLfqxe1d`Xk}uIAreqsE&(;J$v2kc3-{g3=VG%KcRrAE53%#r05f#;c&`b+h=JA zE-4;Ptxsnb4;xfXv}S)`@45qf>bAUR-R31`X$@cST!N9W{K49)#XSIMZIU-zX^MaT zgI;(Yyr-wdpF9$n88TZ#*HGeKY>X28K!{s?;v8-&N#WeQod|)mcH8g_->+4MOPAqw=3?+Q9=p|9(86Q!`bA=?n$0G6 zrxwJZ5~7=O@N3;R9-FtFe{E~*)ra%2cPm6wHTBmBFIFLmZ&sqO!eb&5G4%ByAJEp| zv%H>pNUCnA)(XQ3vTgY5Q)ifwLx5etd!Ez>lxC=+1F$*p)MIlv=;7K!>ZLE z-M5%?<9s=tggln-G6^-QC)Kjghjk!LTv3Y#9}iFVYub4MvZhB+JvHb3s<7T94)T~&u+WzTFQLz|W7 zW_r5J*Y1g=|K*;02Iu!~zn|6bue$2MZYIlF_z%?d!uvjcTM386y?5hq+PP1gHRz#@ z@ClRc6EJ@8>ZP)8iJ>o|i>2~jhtoHcSKW@S`#ACN>PPu$hcd1iS8;F0-G_?~_(5W9 zkL<`*@)BzOo;|$7E7y?B-uj9*=qtS2d@4Aynq3HegB8!Yw{#TJ>=o`}XaWIx4OgmA z&v0%x63NJ)G7B93nmg5I{;$;eN^8%byz%+P*f?p6d88IHTo4D%iUPl?m)UXazD{Iq zJu6bR3tmHfO-8r_1rrZzriZ9x1ArcIZn!6o@Rh zU&o(_QVG7R*}b;f*M7%L^U`d+wUglX!cq-3;t8nVGeAA<_kO?M{=Rx5_nl->n!A7F z;kt!I>o8k|!>ZKb=F7%r@4rK;IaK@L?+Ivu$JKDZyMI|t1c|~SAMmC{qU}15G=SgZ zy-flF-Mn@FJtFMLPPZ7ed#U@_VTt?tW8)V`1BVFjvXQE%u=5qeGwj(cR7L$8hkj?f z?b&2l?0o374wyl&-9+|0K`2bBU;yCHe4%A(1`#+%l+qjrT zg?pL9E*WDOW$sqG$20ipzsWs*D4NUI$L3$XM-lV9DWrEiv1XI^~4 z+o;t@#kaUM^ea-6$$S(jBNNb`@5q;Mu}#x8_0Dy}JErL}6_iHJH}sqnJT1@k8OwU7 zuKNnA;X%3ccfhAeqV4gKa^;s}QDf(4-kn3`&P7ZI0OlWt76^@T4gd6G$>7CV>yi&u zT>E{)VWpgPU{GXi@X^BR+j#?36fZZKwNX^E!cUC%iyh`)rc!709i^fR0!U+SBb8rv zxy98lrR@(S^O$SMB@kDb?@9Ka?QLJQYXcz2@C;8GLu-fpjpXsRl<}eIwD?^R{?t7* zivlqIz=!X3p0nD}>fwMzhKX7AZFdt^eVE-(*ACFItI7S94XA+m0Dl?inLtC|d6YvU zAcYJV%tCi<<%gM=#+4tp)XV>%`F^DzlYVgwJkE8F zs^GFSVk2dfxFsiK@s<=KJt$-~=1?PR@VrWY`a&dV4r(zTR08C+iHj!s6dHVM`+gO( z(t$vU+ecgJSOozLut1T_usA7|7y^hT7Xq($UsYU!^$5jNOE3b8piL*XQWQK-tvqQa zZ_mN|V+(Mkh?5B8T9*C+6&`zq^ORn#CEQVyH>lhcVE*Ew+$r)_2tq6s6`6xMB!f%v zz(teb>OWDyQQRg1W6L_cBtq)sl<1flkwflRTP+B3F3tD7+P4pZXmra_iaDrp>IcG;gfdbgE^LFU9E4CUPnXHshutrx?D=hGX9p2C(Bx>hVP7dSqqc zk6stM;0w`pRTPN#fI{fE#OvX8-po}NgP5}&I2)O29rZdGe%KCAq5cKl&$@#Ne1UXa zDGFpUDKv0{mJminZL%QVScaa!&@-Bm0r7y2dyLlNMWu=`OzE)3)ouf8c7J5IlZh>X zbaO576fb#*P%K7*GXeu0Iu9OxQ(#f4YFTTc%-n;-qa?ARJN4pur3$H%2Kp~1&SoJz7&_D0Y>zKCJ>?>s-+Y`s>jKw z@|2brGB;;M)q2Nrl0h;$Xs{efl2{EUy%KLzh-cSFXFXNd%Fw+;?0IC(Fn<7zYS&)M zwqC$T->$PR3c^!45-K)TYgO%-B>sX!_x}E7fE0lDMBvQC7DQW;BqI~_XLO4cxQcp{Z%6vCTd>NdeNTK_qVg%p#TgK50OFD^^I%i%ILDWJi0dGB?1k(UT6H(_KcyS9;*kRjnScK>VM-(wjt2p>}{v+0}u4`CI1X%)Dhzfg9ek*S#cVo-;D?K7G=xEZ?l}L+3csJLSl8^I9zZk(AKf z?@bH9{a@N2y1>mEX4w`ZIwi*vpH#uYZHhEI#MtWQ3u)hI?!zH8{uB$y5dB0)d;EAanHL|2~)j*BdXHv$ejV@U8!l6oC(0mFBREiImU z^H`Di_KdI`vpmZuVI(?Jb(WT2v#Gd{?HI9h61%;_e8S28wmeR7@M_b-WZFUzhwY?l z=b862(GFUdz&LsQ_$^n%Y@?|%6{G?&p$km&UkN@wl{%~|7uLp~bHz`Gycy#%Kh3Ly z*=le@BsnOtdfZ6{4K6M)6;SGZB6;2tg74f3$p>}001i1OB~=VqL^Mn8sTVtoP!<|- zH$#8>+&noP5UXKq5yKQ{wGlLs7)!AYb5rFz!2BarlzwL_DnDmfX;8-!wRs*K6jGpO zmRNO2z`hN0*1r2rYFn?!$z_YI1%VPfOQirmwP|`}r|lke_lTDH0lcZ5)kFJZ>?8Y6 zoupDFl=Z=l{u&agx)G**Lq|)*K>Yvv3b`;Qpok-;C5&7p$!pIYgzF{|_4eKP5&;;@ zoS2QTGtf=Hc!x<=e6D&l45pxhsa-B{;`uqR^qr@Q3bY>FYDM@@!X6oxF$$AqrWx=% z82>H@83Fv9zs31z%90TXrjH?@NuZcC4kz6cmwU9q>&=zh<-Cd(VyUQ7&LLt`7pNCv z0RoLAi=X{AzdZp@?rxv$0wYpc45FBj` z)n0GDod4sACvbR{T0jyHxWpC&jW3xDIwj^z zQFKGcl9gYq8b+VGe9i%Qy#de(2qz*vB@_oll9bU%w|1zWUkp4aphvdZJ3!KNyeM+GoLZx}l@2=n)h8n@u@7tF+gkEqB0=O1PU z$igsU1(jd^pGLM8{Y%Nairg0ZlIv6*{ajp2b=fll5u}mog-_6FCk-Ak|D?P)JD>lm zKa@d2Nn&6lTr~%n!kw&2Rz(nC<;bos{YRhaXQ}#c9i?bnk#wSQB_gUE*J4P!!$1NR zMNt6(oSn{|d4agqj?$^d18Xk^m#-?4m8doch-KvNf1Qj ztVX3O^A0fi$P~IodaAoc(@L-_&^&2}Q0Kr4CH4}zHn@ZqG)4|LRuMzl>Yt*?OOM8- zLlL(fRRUzU9wHh=d3#Ai93chTbWDPc&!9wGPgLwg4}PF26hY3V;s6wc%!y!s6yx{H zCy41QK{h*2&GhW)SOyb8>4Gn0+^D6Wa*GiVNn>g^Bl@o~eKr;#4W5Jo zX=vO{9uP7%W&{Z;4E%9=+UFS3r1e7FNvdyW+ zN7ASmsCqkALsGM-mV4<{PRS>#@j`{Qx>%ya3XrIG2CODfqGXXVVB0eyrm=%Ch_ZIG zo^Y+*_*Rj^h|F1Z7?B<Q+&6>_Q=9hjte(%6Z$ zmVj+4FRwoxvr+Ln!!rN#@2j&m=@hrB%#%RC0z{-Nw~WoEf#i`Y z^CwGt`F|`RL*spM`~6HokcKteQy>vs9};^psHRSof$zs6k-j*v!_;r=d;cBT%T>aB zjG`Nd@p9$>zwj(8ajIIMrNEe%;!6{AK0ZhJ~c)9*U9^_)G zTwJW4O9Ic5E@a~LK&0~)P3i)IhVYy|ND|4v)27AkM|_(Nt(3d$8D{cLG9X+!{UVGU zcj`$`OAQm-P0c?1`i#!wmaP_1Y0BxGX}0JiF07qdGPvWH8s3*Re-DPZ=!^&9R^ZQ0XD^5jBMP^HeuF}Mb1HL9md5`f$KyL@=i%6#WD z+IfHy9m>}PFiyp-Xj&C86bf*78|tlqgS!7;--ss&JzSE4ED+o(cvK^fFhTQ5GRU`+ zKh41&eHbQ~1F-jF@lGM6LOOXECCs6ifAgvjPxY0tcyQ+c!78SK2A&ier9xU`x(=mg zB8SRjzz*oGUwrjexzS65<&&^*X|w{^I7MFE9K0E}s7fbVTkYN&B;*()r6htawR)-9?!ASUAE`X6|HT{ z&gYiIZRO^gWR*)mS^&ZT05daSHAVny57Mp_$tt>3^@&L#CR>);bw1tu`Yl(t_tUne zO^kv>X^1+6NEnh;Fu+@FG_fTawcikc5O7wU3$$N`To@nEyJlh5zv(aR{FHvtU)cFi zU+Yr`_SC6*={)_syhpE<4qiSIqt2^l>UMTfaXs_cd}imfbiaD_(!Fz!ZhiEjM}*81 zs3B2DP$xas7lIFeiSp&&`Shu8I)3W^@x0bqZ=wErWVHUN3&Q>bL_g}u&wu3?Q%{#a z^@X7l{tSI?eE-VAG5yY;ZqC%6;CIIA&rs%Q`}^tdi`gT>J-Snwr=3Oa%Pe72&m;Xg zJgAwEi$D@lnZVRm=s}5fau|NU*40bcPs+wLrCncFxs`GI-fWX5+cfyWt2L2Y>rxIWd2n8 zsNcPwn#J$XN9+1|>-`vnaowd)zAo60(YQJKc)rwUWjuIz{WCFH?fy1(40}(6ClStE zIy2^x+n$IdrHUNk*^30(RkYD_2EV_$Ph6+dx(B26$M|%HWKp(+i(25i<4cte_9ZgZ z*KE&S|El}Vb7+2b^wXn+8o#n@1T{QL3~vlK2JAf4{+$*EvHN^?X3fRx_0A5>`+gh0 z=S~bJHfFTeOyEZ~c+rqi+O;?Z;}HU)M5ovHZ}L|?`uZwY<*7SS8zsnFP7COvR;tlS z5w%CZDicfI*L5H{%z3m&3_s^93#mKD>r^}24m+vIP*T`7&TMbIHM%5ZzuO`K=wy+T^7TOmkdr}kE- z0{Q$wPlO9;l7nj7Iq$V@8G6y&p?o&%*GuI6L}}i)!gC)MYqUjD2~%U)2JqgPiPK&k zaLK7H{#h!fG*$nz_!gqQb29ATYswQoNFBIRYp29Uc*&V8)jV93P0=_byAQRii?7q2 z!c0N}iCfy*4ukLQrz`887Vv{^N8Zi@_bn$<%?qU^xlQhde_9~C-Q%e^dOW$K`R~e( zv0~aZLG1!3P-+NNh22_1NlR3NC&tZtkJpe%x$3nubtUf58vXHR`6XUzWjD&Zy=_Yd zM@no^AMF6ypkl{+e3s&45w{~ts<`%I=Kamk-r`zpmCy-ufnidwqFJ&(v7>=ZbM_s^ zxAe#(yXhLB3FXJ~VU7O6ht8gs2L-6;9G*)%qj_Q&0MDMJyE_V@;7F_^7am#Dt0GYo zMD6|9LMM@Rv4z%CYq#Z&y3;GmRm2hekq*k)beP5_ur^10O$5Y?cJLtG`??C?PcZ_RJ zoi0A1N1IRXmYr62p9dw&+oZfERa_%6T_BL#h=Q?Nk*00}__Eh)AvgQ;{km|wQo0yC zT~;pVWu<3$mKNEOj?n?FOAz*SX>C2e`B z=W9>U0I%S59H(F{U{?m>y9pC5v9!p!VKSMr-gmBZX?;7{X>>dD4mh>`)LxdQFKxm7 zK)&mz67D8oY;i*dbq4(SLUlV*R`*j8t(>`?eey~%aWy8BS)01ZICD4Q%bN+tl9cKV z?020?t7n9(f<$@tsW+1?tLLF~quRYbb_3mxJ|<4HEMW+uTBv=uDL`hnz^WUu@R=Rn2ts-ZPOx=~OA&n4?!x#d z>K5IZ7JqHnqe!**3yT2rZGQShL+8S}bZI+ihRIm}$CsFmn{(({ZTB+Jvj+e5jX4}U zG{$%+Zsb>BZH)+m5|l*By$;}?-q;pC`OTcrt#s}ut$|pW?}O;lq|rh;BO@4myT-ZT z-|AtjznQkL1;3ld(`(z^${LP{&S$U!C;J1F4opyh}em&m9qvX zMm^9I{k42G)OQYTwB8c0k$=@>_na2>cCnP3>-e3OgJq}C?TZ;qJ&nNCT{Dp0hgVm{ng=hAZ~lB*~NRpBKw`BJQzTTq5EGx@tpDPWl?} z)?!`lr*{`7i^^M*MPHhSbSn!zw2nS+W`(Ji=&N@d($h|$+xo`K?%w_%R?efv$Kker z$A8Zk#XR^BDs|zin}+4ZI6|;T8e}pIU+sjaenE37;c)SH!GqDOU zjW-(akf@dXP2H`YDJ|a7M!RZK@-LeV9{ob2F%(q&`V+9Dc-|UcQaI1j7NJq{WBt3# z%fGkQruo59xXA?mYRCgEMm{CnN4961E4+=tm0g~(=f}m#8Q;~2Y8JH}(Tbn!0b~Xv zmCSTh0oj+|o5|;@!tkBN9XqXVS6+h)cB8As$F8O6Z}SG_S7?GI*^a^Q!M1{*8It35 znVg{W42iLYAp63X(@$gi9#|kC4mRq~?^IY=!UGmtRDbsw{@Z$%DeiI%eS>A|V^P{z zG~5fkoltwxw9X<2e_pwMo^8!M+f{sq#}AkD8u*d1$3IqV$2~?&{2hqlgPLG7fcPg=e+)QZG`&s$5t8b$RyKw{_fZEO<{$%4&oh}34(Z6+@ zd$(tN2Aec%8(AAJu%0|N+w=8ykl`zJ-NSDoW#+KH4NmQ}*#zY9Vs38&r`1%o)jz1I z8WRsJelpd)?ZcGTc(J+e;eY857*=DC8Qm1^dybG1G5JE z;6;;0V=c~U56(ThZ8fdG_!B{&fn$v6w&5!M39EFYx|?wDK+m4N2Dg1%QJIz7o7Ru= z!fGQ^+AOqC;@javb?M!*wqu*VT%Wq*y0D_~l8FNNvsC4%RrIz}%KK~jZtA37d8*q^ z2G8O6dr&FM+Pg{VkK~<-thZUJ{))fq0d?W8f1>TU)Bn~C^-r&z55#R=+VRJ^AN^ew z{;_8ORWzQsDNV`1+m&I2`VD3V+HCh#m!3Sj+dZ2dzjJ*YmxT;2Ekz#oyR|_~3E&98GcExr-hrDiQm;xP4UzEWH(&TskX?U;?}?4kG$=lPH4dV=JF{Z6{c=x z?Wq@N+}zE#Khul)*jvK2x`1J3ac;r;qQ4jTnDt1by36?2=+$sUr8}zu81&m>uWxp( z@N{8tvwNwaADh6i={{E;g#NcI7K)q>U6w}sY4C+nvkBSy_i&$uH{jIQVRd_a_n?O) zPnIQCW!WN3I`g!St(YZ>d9j=6t*d%I@`rzisdd&mfNr#L9}{2Nb2ooSx$6$^Wy6 z13i70pI0gKpRsZAodiX`Nf_1T`v=cQX{BU&`>9j)7doqa=%;)S^?kQnOP2RW=+LFN z|Ce#c%;o25bHDiK)#c)Ea_2kc-(g34P9DUc9dQVC%gq;rqvO&umy7Ne-9h#aa;)zS z7!Ex&Zir)$@Lxke^Gr)e=`mlAfM|=Ff zQnet-IX1>VCS0^!uwU0=1dU*@4hFMF(tgSj{;jvLuk6I)fcbJ~PQBaRg8W`!6*#-> zxK{_1vk&a;gW3^rmF)vfPBpUJq8|LD@-O+ezDHo@`!`14)Qxka`IbA?u5T{WlKw9 z=(*D}743`MrHeS>5aC4qgWI5yoPcV{k4|(ZAji3+wOMkEuKOOT{9Thvf5mr~H|GR& zyH(kzTBX~QXQj{C%Sc1!l5pLx=3szL(~QQ;L%+aO2b=IOdxQfWoMZCUECPn;Hcz`< z7-HVXj@l$np|m@x9@S7;8C$R3Pen|yo;ASs-HHIS0G-X8?|*H=js|w)K9^vPAjGQw z05z43y}Ob8M98QY_c#XNur~u};w{;pL0m{R8WM}9r^$)Vh83@?f8zC1ILJO=l(&Ul z{uySI;0y_;BI1&xhj)0~`;X3j|Ge)-m%gA@HV0oVgV#K%zGG>Ea>tB_IAcsHnn*#B zRAPS$F3gqW*L?T*tsF0kg;t=w*hJ?GMvhZy3{wg;R-#^ATAIDn*3V*Ud_Qv;C8`KS zATki=Vo@flF{0(-(wQ0K(xm(|S?~HA!2qbmLQv?UiN5BGr3qp7GGk}HIu77yyBO;r zkk^%;Sv?6ltOeC8#$iX-u>vz=Qy;I)B);5PPwt6)LuyuZFs=a@Ix&R@P6BZ0iqr9f z*4Bw6cAoyaULrp@+M);pa9F5P5J(J6OC*Vq z$}fi9I8spvGhH97U|fB)B8KytWDtOt21URn_`NuZ-lJM2)YRN1>py^fP! zLgS(seY zAZHHAyS*(%Ba(^;QHau>+`W6tOdo3)ATkfNzY`gU z$)P0)V`NKPc0l#{w-_tT4C0O#`|+DYzcGG`O)}dO&Ey~c6u-+0N@ha(&Py^xYJT@dUDN>-h7XZr~N? zaUC&V{hewn$1lm34;h_%ep`=HebR5U*YzbsU-tY67yiXBPD*N867Uu%J5JERh$I!* zs#th`i2dh9y37(A7fMkMKn6h!oP0|F0WY<2fJ(<)EFIgBBss9n z%v(f4CPOSC;UO}pT7kgWweLr_gckNdCM6~;MvO{>$b^8>5ZZyRrvLCS?$tHz?D6Ap zvR%67KW}U~We-h^t9**d%)4}Sls|gj&Zq^CTIc$rS=3LFG1NIl_fSpLG?PRSMQ8Ix zG>*FPeqa2jTc+*W$I(C`7h3KGNs}OG4$hGi$I(>wYJp1mw|qPeR-wcVTGM~<`+T^{ zn+vr+IzU~pWNhcRB)U)(MF})zQLt()J398};`7)-izb;Z!p=i5!k`_jDCOKSo*hgE zc$^kRS@)gP@m~E1KfQX0F67vu9-=&Qup(Oof`nw@i#rvFth$}We-Aw@y$V5?&_x1E zk;ci+l361{J<=u@FQ}s|@3)tEy?5tZ35IYkEs@D352@d^^z>R?qOD#`=gB1ZH>6lv zoFFktLaZ!Ogr$ait;E#e8a8VQy$L)m)!zyM5^;cdb@C`hEFd027X8<7AHKU;0byme7HKmPrlpyA5{jLKkojHuC+G*G0FbI ziz)XQI3eZNWFk6BWrZdYOA^-aNYwz0V{i3O$o?+8Y0$AEmEiy)lDU(4E+gO1B)~9G zNgz-6xnD{g&$^b_Pcf*9u9Xn$J&`7!lmxK@kBi9#xQV4?PS|8D=qQN;%g%mrMlgz6 zJ6k0=#ggFdx203r(9Qf|uZ1*Avh@@wxJXzSOoFXimJy^L*L`KJ{;d4x_)3W=E|`0|_qmRM^tyunbWHUlzeQo?Dz; zauiQB_uqlICniqfYjF;f8wS~fnhQN7-&TdbX3*r zoEK}8R}+r_@+_N(a;#;{fh2M;(_-;=9;m^bI<@!q$u)K1`!si3`5#9?e-aFSzixrR$2oVw8qxVjL9xd{j*&A!n&9P=k<9v$o&Y)x=5$ zB9}}-BQk`9s19OUgL!aW6Jc_e?knDltrh|ismMVNSp$g>;|@YnD9GAdrSLwJ)>c}R z8jdNBjJTGQ=n|5MQW(rM0KgX)6VIph|29F}_jFr4SsQ6v^BX2R;jZ`TdB!?=vH)Ak zf%ihi0z0n}pEVRgymO|khHPKW{G}p8?4DyiWJGnuD9D<|R8kXK999TbYrUy(aazsQ z9vUD&C-HhDgmVeJP^t8K-G0Y$YiRbw#?!o-$tks2Odv6ymUpNO1dpLNibl!#0=k96 zc|=w~%j_j8gPv1ra+n?^$;l;9rSnG_2@NMS8Cs^%QXr90@R!agNsEc)QtrGls#^SN z4%2Iy&If45XFMh_f!Kj5X<1G&g1dSm+syR)b7%I#ad^6fD^L&tTT1E}j}ejspCTp` zvh+&l=al<)@>I%|i2x{$q#1{0kAz%h5%>C)V1ez*+R8YxJ<4c2^UgzxllmGB$7}@D1iy{{1@u0_QTs`LbxE^kq`&e zxMDB}i1kn?MVN;(UY&dSt?P-eew55S_elS@0}WJ0s|mKMrZzwR$pP}@N;Ub4rWwQn z7ZaDqCEqd==1!#P4bW1GjVuP!B*~d${Ll<}shHBLz3ySjOx{;c^K1?U?UIo(D6u`H zG_lB$L||MYUMn3c)3v_b=BkY_{Hg~fOcRB;m_4)cZK65CL*GWhnBvz?^L2hq_8oqD z(NfCYgS8_FywbZW zW*J#vj}1P~J0OP@&zv-m_Rd>r^fuE>)yJ8dyTF9t5*Rr6B2BfjkP-?LQ^Dqa`!6WF zG|y&)53p2DgDYb)J}ne-P~z7IE!z;(>uui6eO8`0xCPM9fvpn{gkx-|sDSH=JN|dg zuh{16Ov3PndO--ekZw6LA*hKwB$2?vJv#gAPq|5gin8KRI|T4vzJtheNks_x&6cpH zgV$>;8QIxsrUer@k%pYNcakxNO`eELFM783*=Cz(bFq|zM*tnSB#OPIQf9fntC2A~ z!EHUw3yUQuUsMx&uqT$(X^N3#6bi;%MLu4wVc~3g-{e7WmXyr}G%+dcorln~7aEw` zB7W2ST5(=YI#8Yw3C>GCwBtma0gH6U99p22f?Ta~o7ye_B$Jd5Ai8@=CRfPxoMF2n$5CZ@N05dcLHULl$WM|Yt0Q$L`18se_ zzPN#nK$_3&P&0DPCvYSf0JgrE)J83F!y|6~ohbhR5Skey8UQeW0svT9x7z@NAV6wG z3p(IVcoUugv8XQU1PTP;wS*|Xls5q~;^8*gev_G*`yZD=bu0~MiU1YZxTXP-$dXOR zB@0H#PUD)mvFx}sV~M%z6j~!2Sq3n^k&q$)0GR=xnF0WIs9UpcTLswy6C=fzWJ;i8 zSH70J+wE>%+qCVfR9NrYnXLcoi4D_tVioYulI$YYSn7#!yYVGK3~jQNrXM0f!& z2Ht=>m&%pn(C6gh(`D53QhDq3bh$XIl&^}I8$a*;p+j%cOMm9iSGaI@jG;v|SjCP|x>R5Ih*ioD~;B4m@nl!^fJ<*ve55 z5>lwM(v<)5gq!bcG>HV($kA}(dq4W9>95i1S8sF*2A5~-T%-9%W{16kKt%&kbXCJ$ zpCl;;OEvd-O5}DLO$*UR8!}60O_ChRdgIO(p*?Y+9qF(xPrS9C=?PGfV;EmKx^sGrY9enlYU+` z#XSlF($nN*AVQEG?jg;5F0!8EtlwDXEmAtU#tE{d7s!L>7|W{cHpm+kCF* zbk0+87boABMb%yJQBm1x`Nz&4@| zxN0tSAMX!=hNm}4wkgUk7SQRYP;do%~nqzmaVv1Nd&*{WSQy&DGTPffW(TM6}v( zqoV~Yxi>HW%0;c3MlK)JZQezZm9*%ZDD9&3Uit2?QfF)0yJ1G8apb@M7CC29|;B@m8tk0PDRmk z7B4ZPgS4l*&s~Qu?pOImhO-?UzRmRRywvJK(dU7xNfVGYj5Pf=ZjjJI*LnPFzQ=2G z=x?@dZM~b*?SZkQR~mJ!jXUg1_pbp9bzNp1yYEg$19juqDo8coh47C|`wy&HRm$jc z{-5zbAJCU)+S%mKG4Gbxxl<~ zEU||Twv{Q$=Nx=@v3`QJ=?dBr+;PKW%-epvGhtpd9 z^R@kJk5hHu-1P1oKw(eCpw~Q>ucgyx)x8KY>wSle{={tH3 zK^%Q-Y3+rguUBrNFZX9TGX6T2eq#qsYuZ0*>z#^sfCSqE>>L4%-TO%tgS$balp4Jg z>;z`Et#fDGgSgMpLI0bs0%3)j6K~9nPLgXZy=8&qh~#d`Q!VwK9TC3<*L3a$iH&L= z)w$54Oa0s+2DtET%=|aI*;L)J4<5oMu%8qeb_q&>Mw+^?_YlH2`QyFsyL=^*tnB9D z!-{yqtas?vdPSG1duV@5WVD6eO|=2bllRyFKjlHl{Qu3c$r5F}-dWUVsc5D4Xnz)n zcK1kQLuKDi0qGB~^`S@d=wSBp`X!T}f|83nYjq989)*>QcqFdSe&+oD^QjrilE44&R=>I)_2ZZl8uC}mEbytke{+i?%2f=?`sG;VXn!w^SkPkUh!C5rxs zFx)9d@p-wY|K*XP^#8a7{{Elk@fyaTJI+XW|NA%UJYZw8-IH{2wgO6VKYsZs# zVmGJ`6}lU|4-MCVU_)GFkB0jnec*#4=aiDipEz^hVSKef7ThZ>>_==NgBIpArQPTw(x~qeptVeL+ zy?sSxLTg;PYBs$+^0`s(e5OLkxYE#u#C~7Z2pXKvQM|Ij^zDK|J_M$}= z_z%4|JF+eDk}aJ#2;gNrEVfcBD58#G&Ey9->OT3AU^)+TPo= zR#oL4v}0dvr)bptdrmz7!U%rFo;SeN(@V8qe^09WOFjHlXEFP}eYu`os@W^U85H)- z+2K+Zu4$~p02abg^*Q{-eptX4Qc<-z{MC*;&xQ*a>X%jG&bY3yJ~2Y! zUv8C*+jtAM1RpUW1I#2=MrZ|!3%}o|+>ht~&f2^SDHQgN@vMCha`iq;VA%7YK>JHC zPt&{jT8(<>%NW6Bz_9fRf3Am3fAE-9WVcbJ=+mOYuTb=CyQ6MBDMvAWPanMQwRdaf zIa*>z-yR9AW|N%xlCUW-z)kLc4XVfRx8Km$dbuVWdcCo-R>nWvQT|QgsLa7{ zzm^4wUB0p0>F$~CZ1nmy=j_!)nwPfjXlJJQ$xrps=6K~(lJzu(=ceCSjgNt$e0ef> zG2ChBT9Ddk8mk2V?^zRx)4G1}si@bd3;tYEb>P1gue>MxFa2u%hW0;~?b5D%jUy5k zzxn;+nw=tU%4cBpWOrB(?zDpE@on!8)cvh-*CMxT>!JPw`lio$dG>E@PT^O~%vgnv z4%VF4fIpgb0JZr&2FOjGTspKG|GRQcyuDi$VG9MmW861H_#5fvm5e~gn8AkW0Z5&y zeqrlb-|Ih1J3nncgW*w!>5bK^s&THxrrj~M#28t;J4yq%`5=eCdSOfzliA-J?M-6? zB~)lxw)ZuD1;1Gzc)glJzx>x*kH___ttJDB>=meru0q;IkIwWta4$Uv3JuC;pWUNR&~dn<+8EzVL&GOCrOf$k z^LTa^{k)gW4_6(`YV50OxcKy}D{jVbr%H=U%4d|uj0*jAJ8l$snLAany4hfii#0bs zLWJMWmLHb;yotz`ym1S%54?&^aqE38E@qIU+FjThF7sMNWBZLi-7g_GYI0BW@KZcF zo~+9+t>6#LJ#X1px6wOJNgS{|n7}r#B$miJN9?YBZIv14<#+ph<{PP1{LJNJI_|G0 zy~P^m?}_Ac*lzoYBF6_9ExGKOpK+a;?=xk)6vc{barU|I9J}e+H{<7@%wOTBGn0y#`Ti7l401OBwt6hx)?&k(NWxI_FEIdb5wtwS+eo zD5S{v-+FOV@wb<}@2zT4_uL%$*l|AId-gBI#A)U1DHK#_!6eWQOS<4 z3{zJnWd_Yb{0*Od0o$FMN}Jwi@rw1-Yj@%#16aBzfCpAMbWJwo7{}gYqf>XjwwVTx z4I`QH^RK5Fj~%#MMC5o0E3WyyEAN~Q`PzaV;P*1e;662~CcBfVPf4|+Xra7i4RCmUo&tN*+ z&~@coXi~j8;XVv6>wO2@4?kt;Ipj0&cyRw4FSOSc;CP8;8J=+9b_2IPBN-RgY58%s z`*<3tiMAw)EB&3ucXq8hzE}0j;O3tnHoPkSkCt4ec6BTNePJ!X^Qn3HFjV4O{WFJq!Swe#Cxgx7-#TaB z(D{)|=ltv>sq9DJ|K9kS)Bl_6nUm$6vT;50&Gna+lcCJStlst()$)0}fUl(qh-e1G za<>)>g|V)4J;oT%iN208 z&T=W1(iIwE!T2$+M{mxi%a*m7}5zY}Q;eKPlM^9!hhOgIU68!;>y zS6Kov1`MQNEbt5>(w5D6&i=5E^1k@? z=P{N#nRFE6Rtc%XAp?_eEJ>*FW_Aw@>816O{o)n@TLd0U_uv7qzo8mi|&%#l7Xj|EoW)v$hu6u z8AwX<1s9I7oNJ2?jto_zGx29FO^3nPWNzma4Kh-yH$&??s%4VvQZC2h`#&zuL5d`8s5zgJiz$fj{d zL-I7gC_7%r|EB8oC7RDd8*`fCkx47F!$tOVQG z6$eL3$>|*;Bqa1DN=z|gSA1^6bM&-x=P9Ss^2OKfuts(a znx`h3sDtQb@21c`iNDqvxH;v3ck zNz%a1WBHM#n&)fD@TJ(mVESBL=L8^2|$ABOK7(_CI zT@9DPCNs12b7vi8U@6Z?QFTiW7-dx@j=}{7xFpUw&KUyWt(9NQ+NaCUdE_{CSAqK8 z`oEjj3s{m>1FWfS2k6KK)f{3~heXMN1LsmDYbE~NjQXdO#OITOswW{}KTcpws`V2J zD6Kw8c(!;8Z!vXR#XVgA1dH+l5_|-f`Ah+7g()VeElE(49pT&Y>qtC4YtBod97YU( zKgd#t@(Sl^%~Jcyb_pHpTUh=^q=yd4B2o1W0|QLVOEu&qjY-RqQ&{;Hv-GkvcV{(Z z@gUq&lycwzB`Lq2bTHA9(Z4LH&3md{Wbq%WAQw7`kWVkTBDb$ z8(?(xrxINw!55LlPHUqeQW#XSQ)`U$|mXD~ao!I5psU;zDGdK`k zO@qY<^c9t0jxlXGI><<|nDmo{#l0_W28ns`f5OCmfN zh?;tZL*b92EDrvKMNxUDceqXbq=?d+PfI`zYdlB_wk|gK2N8a!BSeDs_;(Q-%4m}) zx>A&(JotDb94NH3!{J)RfbH1^`HSL`#RrqA*wV+LB2>b-iZY3M;@c?zy`#OG5v0yp zCF0oCIcbB-7Mp{mR9u5gQJo+h%OU(B*BRbsDVV9#!;sQV|OiDrzC>0m5#tMnreRNm(t09RLl%^z* zXrU~w4noyH?Y%LP61?|x==Epw%X6}fREm_h5FH{~CPafLp+Z&&9*isEt6ZZBUk0xKohpz26(YutBxmTkH7H21Nmt5i;7`NFgSmX_-&t?* zKupyZ$HYScCl$CdpgWVLj2x^gLSO#fC$TTSNkoLHsj47rMwY<cW-5_ zITf!1Tx_!hOgKp0@40;t3 zgQ3OmL<8ug;x;d!zFx^R%}ERXf>@*~4>_c8tnOrZ51?c2OuJgi*jz@cRf*+{4jl#}sV{d{jG2zL9rJD1m6nMTfs7tW z_bNK@FuEF&rK5Q+YmfIG%8MlvLT4@53InJfL85~tWtu9flvI*?-*YQFWG}(AXlqzN zvGsHf_l(3<;spd|@nf^%v@Y-LWisTcIWV=%E*(KrfF|pyL_J89byD7O_OeXPKy#|d zMF~T!=OmO21C+&5D5COyFSY%lI6jbS2a}PZfFKUMqIha4Nc!G0kfoDhY@_^FRT756 zcBvSljLC;$;;dsUS>5DYl776S+o)6L%;KSxOR=b!ibVYdz$Kn*j1Z`#TQU)OQ}j}* zH93gp(nX+rtCQrN*+GqU{Po{3cpc5C^#>gGrFp_Rtsz zFk)pp3*S^v;M-6BPkx!qpP4Z>_W<(D;#hPS$xsVLHV_OJv)=a9$KIlx7e|kjoFzyk zjFKdDRVxp43JXm8d-pHylRL$qTeg|lT&?2}4n7MMx7eGw!~?VS`@!Eb^8D)Z+$_(m z?1;?iNW4TsIwp9UM)xVS5|UgEMv6W++)Ye^zN)JHLifTwUZ zi*SXPcYtroVh97UhUUM?!F-lRPWLJq8EpW6!U4Ih#Xir zax}MOn)&(Ht=-hDr=$o)93^2SoEQkwE|BU6`8Ay|tZ7^f{DmXSRhuieqFfn>ga%Mz zvLz-cq$&j$!(3~%I|I$laQAHjL0Xg|hmaVwr1K=pS}b-#1USAQ5E6vdZTdzWc}U`# zpF*ewQY*$2R3-)m@I77LuWghi<|R?SFc)|nMwx6U*F+IXO*<)ET;|Db$YbQCsIb?Z z(U4j^Y7H_>kYe{wOVgMu&#kwN|F8t}3!GXZli?EpAfcVsBmHR|LKPq?8YssA76#KmJr zn2Ud7XRp})bwA!k87R3YOt3^&i|tI(GXc?*vIw3!6-Jxqe3mg3!}wG#z1pWjMOTs& zXCx@pFzuEJ42ZvL4GS{YJsbtEpLMPXqF0HG-rWY5x^Rf7h9)pmkgl)G~_ zvF0O>fWfqtOVG8Duu01&bEa>KYv9Y83w$#Vu~wTgAO?3@;sZ^Mq>iN6iNtRRD20c$ zVf>2+yq`|rjMz;WQd+h1C=1V=MOen-nv|cdhu)vpzIjZA-fN5yf<&D{j(LPG#}EWc z3>-fiy;lI6N?Z`6DwprJ~&FLfDA>lFnO~qvOK}&B>2T@0yR*ohOcwcg$f4 zMBLeT-XS#@d}k>PCuW`f+pc=seXQYo>(uDvgaB2PLU45=Lozue6R*-4UxNJl0N@Z1 z0ssU6LsJ7c0APMqo~Z=^L!DnSx2041Y9175UoXqLQz@Pj5BzX3B> z`zN@&+DjCeM6g@qivwp6Fc#4%aWR0|+o@a|w03Pd{waUpfm*Gwr80;OnIip8C^wGOp>espx~`+mnghx-fPFmto<`7(~Y zUUpL_6Eh~+!{#&V!|eB+Hm^Z9a^1lDkN%-c=+l4Zsk+X3LyzsH^fh13IZqtghW>qa z&o^8D`;b=FoEFGO@jJ6mO8c_pMj_W4QG2tfje7Y9dov!4)J$6&D6DEv2z4Wx6Fk zf}$0eKn8p8h{{DfNaMw5paM*QpT^Xz2T;#sRk9_1wFSJY%jkvXu&1JCa=wx9+@53 z@b3Hd_}^^P2V_geV??~#Kbh2F&t%*(g2 ztqwPga=iz@Y+HG7m6+QLU~enc65{BzUL=hOg={~TUtnLtVEAMgPFeD&o&Z=`WD zV{7w?6}GbLzX$KWV5Id|_fKXJv2u7hiG9pai=o8L=g6&47rkcp(Z~O!E2E*gG#1p> zr*a8VCkTmi{}ED|!aLV5o#er+*DYsq{#6RnIjwU!3x2LlE~Zvq4`3D}8MnMoRIiv4 z53z(}BF&YI$i&c6?c|{yg^w!Ho>ET!CRb!n>$9!qpT%EaR8MD0h!hV>DM{VbE8!L; z*-ClKT@e0Ssj0PdxcdQ;M=vI@1U^?`Aih&3vt8lmjSE%Tg2<+#XL(-X)tE=TcJr8d>wRW`5FW8|Bv%XjP2A0y*(PnBbtrz2sSFhFr zn}Ay=W#iaQw{7JIGj-fPNt0bJW^iKFcZK1d1dh4~0_9+v-KVnosrUsQt9=iQmq3F%wb1S5CN5(4~2VW z`Zslb7?j7UYKHue4t! zYS7v1DRaE6V;_s8^wiHPTP-FZrUXu2nySB;qI{ifsk1EqCWp0 z&WO8PgXCBwnqByqol8-im0OD>pkiUT`C^-)oyCa#3h+wFZW?OkFc;@cWM#NlkRKy2 zwD!?zus_qbtF3&0#D8Uz(${|L20^PaYHQozb(O@m8WlR7TT(6s($wZ|=A*k#5RYEB zs)p6AhoG;IwT07aS{=KqQL~VntZ(5XZ{9HZRnw%5=6BGkftu}p8&%P=vN~aAJ1PLz zlBPkBJUsYa@OEUY)NX!VJ+tMS7bl-P zrq=)So?RH?&P=-OfB2tsrv7_`zehWMu-$xzg)@-vzwRqA2iqGwxWhlBtOoZN=CSnW zb9SHQ=Jd*P*0)1sHdi3t@M44Ul}!P%J}=GECZIku%x2^5Uf`_41I*fQqqFupM2&?v zk`2mqqleGWhwJ`J%)a)dO=<~lBL#JF2-_RI8qDVS;5NSF#&jpTNeZ3!E}g-DB&1x~ z#B_L@D_`8uPSi7L@A$aKp^dnouXz_A3nSN|mM-Axcl7c9?89OtAX?KGpuOt#sMN;9 zP`EuRlVQtzP1Zu&?*5orCA6s~(nA-O8pQ#3@{No|avMGUFSl%0@SYOyUx(ri7_o(; z?Vl|wF4O7nKBx0>)e8b*|BlZ&+fj(NUoMuM^K>cUw>6(wTUuK4^Sd~I)rZ^nPXS&< zK=vAvpw;y+94c!6mr})KFZWnFT*R*|4BX$<(%|@2MbH$%qq`)#+5R1Rj1JPJ4+I(* zMEFG*@QqNWhMa%bZziXqmjIKTjHmYw{AARZ>N8d8X_u}#4aeGM*;Hc*lj6SU_uoxK zJxS$aUVXb|H`k2X-lX?(&R`R_eqHW0!$r7Gm@`1>T*ckpK`ieicmG~ZI9;>r+uxsm zqBNpX)|pnfwl{7f_jc{I{L_D0+$P|pElPW7L>{KxiO=m7p0g#QACMN?q}Ag8)Zz~1 z)~1u^eAt&8p{2L>6tK1UUNC^QMK{U2^;>c+*OLOJfJq&uZu^6eI(7~r`v3pErYqXo zy7@Dnmp|?=+}q_Bs?6;JJ@9{aefXwLf;(L{MEGqHVQn{%>dA9t)* zK6%G%f~nvClSc3p0}M_|e>dta=xPiC)NGqavS}ys5oA>3&B!ubxP?j&Xjz|X$8@}Ejn)5VpJ60o;8P|y?^__uYj_hHIQzN z-%U0TesddJByrEOHdSErY+K``e18HXm~EGy$tj2AX;1yAyWGLuMwpb-9j!j^9U2$bI8y4(3T|Rv zcwcu5(s*})g~(UPIg$0cd+eRIeT@QsN!xTv;KE(p2w4U)%QiZJ)zO-nFzooOo17 zuC<3vD-$CtGb@n~yRFWEtoM7;x3-i*e48&~_kU>K`gYPmHotVx1Lm-9{chK=(ePV* zGvo?c^!7D{ZQ^J-2d-zpUZXmNEw6X=|Mhl{3~%aUi;u1FuXn0u^Y>je0rP)e?}@0z zJVM1pMY%6G4;zrrozCD(d8<495?_$`{ITYXCeO`0Hp>!ydHIxBBt}NLa4z4(d5V(KIIJ-ac|7`dN(A*tWaeTi-diD1pyoDcOa45>&6NWQ!e zcL#Be{K-!6mxG=mx%}~8-?u(Nx%_LN*Sg*}PYl?|<4V#2^y%{OzccH;41sT_L3{`-Z`@id@Lpf0#I#=aD$+<|Po zLqAv&+nkYG@n@e&n-fa$9Hr-g!#|Mk)BS5B-BIVtq4d@A%L=3T<=Ew7+kMEz%*VnG zVXW-@-vyq8lI9*2Cd-3}vG41Bex1BVwsu;TYw~LH{$gClo|~_5m9}jBL720xwYKrm zGKFz{OL(fw%zUq}#!eFZ<8CPGF~1gkEPMOSLEw5kfk7=(%lWX`k&YJ zN9PW69)>So@%I2TJe=b_uifrQtk_5d9omaO&)Rp$RD+)dwK@#f^9eX|ODQ!;Q83DJ zwOyCs0{>I+E&dHKwyl|LqQ+nGqdgKmVt#PZ7eW5tdHurbrmHYt2S5Mid$+=WT6Mat z6O)S?(u-|pCQ)*RoqQ8k&tyZZ&Fu<)_2cTU5+h@3a?yP7YE*8*2j-gt*+SzR&9Z{b zh5W>=c|uc^iy{-A*6wL}ot)Oo5Ds*9-=~%iVEI;w4yVYXQc8f#;&gCXX*p`1^DBkI99FCNb!!{t#4AiyZcO=Tt* z`66C1P}=@{Q1Huj+YFHGWUAEQX*Y7sD!aI-u$sqb5M12q;QM43D$YD{#iYTv0^@jR zTs5vVy2@29sD~z72$s6&K0d2t%QF+riq&%3zS+w@pnJj0XR@4qo-A*M{j&XY=52k% zhV4#{Hbzz+4=tIo#mxEhua$R`^{xB8gO*+m$KFH)*^=henEi;EyhW=8s;EXcf7ODF zY^<%1(<8kRCkH+DL0Yz~d~vVg3BO9nyZn}Oa4GfNCGBKZWH66+wh8Xt^=&^o;11fZC2R`Sx5ik2i6P$~n*tI0VvRL2Gq|1w9& z6LG7o1N7!)?X!_W*bL@7o9?|cy|&Jjtk6Z=f_?c|d3ns7t~~8klU2gzp4(dX<4;P> z_Vhmk8Vlp}h?P`<8R&bYQI`~;0xr%m0FPwH*P(18F6B(k|4M@XKu{Lsq8eFY9vJHp z%|EkOXFnq^D3>Ge2V#R2@>UHRDg?41UOTbW>$FCuC{}k6;Rf_%bMwC8>9y-y$uL*! z5-&CJ!^>mj;BIv#lk(NRF&tsi;At7cf=yFW!8ABe3Jc*XFs9Yym^d}^5)Me8DMA{H z6!?m;D9j>R;;+HtHJ%XYGvxfHBCq7ypwIc*r9-$``>Htwd>B^l9ac;Xtem+_GuH+a z%6!+Vz0CCdfX%|u_QU}!2rOyEVvB)zM~SBd<$G%XCwUP?6(|Kc8fu-xOK+el zA=R`VD&E0T%`Hj>PSh?Rb^uI?C9-|s+fl#>BBiI}-RzfAlU@rMPJ>6Z0#=Y>31FTD zS0~yLYFm4Qmz%=K^~U^PCLMf!d*`uf)>?zZi ziN-4w0V9f!XZ1=XagZ>6S2AM1kQvQk4x=Qyfnx`QNudC03r@bI#Uh+Rkw<#%XbCTH zC_FU%XEA-jEbfOE^r~+7L=_TS!U%x^j%KN~SVV)81`FIZky<8$#AK1jrbZr^mv)2s zd+_n;U3#ezq>PWFN}++Rg#*idm9@GHta;tgc3AI@HE}nQ*pnZ=&W`u%|3e+#!)~`Z z`GU}MXra=Hre`80hCt3?sA4XPkoC4S#I%yfIkV=0EfsQUaNID3bEf)SNNX-YqUroq z_(aaobo44c%+3E-v&gYA{4pH*4$jyXO89&8{?=p?kf<1YSxRel-f^)=3Sz-Qo|@fa zqa;$L3pH2y;2R`VCSEmigl0z&#F&*bXuc@3{3y5PupuI@1j-<7DaNRn>?o;Y^-GhetjJ49LjskGshbvr6d0r7lzXE?Q>Hv z*Q24u*5ua;cFolS`!#O?BYXwKGK=<7ASN-WLrq|kI1@^xyPq~)d}^2llK4=|V7Lmy zMzu60U60W?SXzOH9ROg!k#3>t<@GTIQX&MQ$i)pi{|sB+wb!jwn~$grMTOCb_*F!0C4U$48*oIPzfC(AKv(IQY} z1W4gbH3x!kq(xH#t(5rs?e{idoeZg*z%X+B;IgyA<1| zS6w}F4-1-E6m<4Zs}v^}F7!@nuw+7q&;YHmW&^NCo%MJvER{NfM#4H4JjP)XodsH` zb@wQfdVNJNU`J^{Nkzey5NrdeXG#LD@zwGB*M@#qqVH4r>GwzSK2Lh)Q2Vsai`(UE z{3jf1PRvbiR|_rWy8EE+NSP`0{TX-d-z8;t3xK38V0v0w9++INpbg9A#YY`HSft+TsK&EU4y_DH zqRb$tJgU=Q zt89^W`dy%VwA5fg9ODzrPl+Z7Y$R%9!^rY0dC)lD~1ZwyrC#$=?9;vA-~}zw+j#QvS`GA;!l~iF+=Nr@0XVl%i0SsbESEw0U=; z%|BMsUist7lGRMF3Sv+!i|AmIJvFGxfQ-F(;VcaxSCmQkl}zh^*uGXfse(Dk0znkl zC4eFCW-z3Bt1)!j{u@lyrl32 zn?VCm)8fs2z5-h!qcqK@ZjNdaro%}r4vJ7h$A%D9im207h9HcW&x34|$HZ0H7a-}C ziZc?>=MdRiJ_T5kA|xXI^vk27G-V`GiW3nF1&UDWC87HEJ}AR9^3;v1mfk2c3W;QfXCCg;pasm7T1~1MbaU1YvO?wIPH7j)T0_4^TLX zZ2FV<&KJ{x>tlY5HdaR^4nv)UkI=?ZKr0|6iG`CC7<@ZTl?ZR?Op433@vCdEJ?a~d zL685Lp||7XUZ3sN4^du2vE(bj!BZA!4HXmXB}SyL@n6Ydh`=6+q9|Dp*kaEpsb*_X z0iB3DM0ntl4<~!m8YA9`b0mvFKyalZP{B@GR7OecsgF-%-V=O^;n6~5dt`7>l@ly% zLKdN&>rS2~G{^cPh?ApfTP1t_Bk`2bDwfJat>{{?f+DtPQIwT9^NOGq)%0z(G4?s~ zxVVvZ4SGd8Lah!`2x&5sBq9oUc;1^tLfY96|NJ9+;>>|)OhGCES5k(#4pKwPa1Iey z|5o2k8JyF#E;cF=^N=o;X$7YK!8yS|4-TA_ed&6(m81i{fMnZi_qi9 z@tKu?eO$yj?&<$jU^3Q&BP#_V)4_L#<{M^$BvXBGX7!+ zo=8sQMAQDc%-M;PN7zW1rGEiYxV;l4v>lHPDd2l15vOvAZk>grVyWqgI@5J z9D8tt#Fn|~=E>`IeClqnl}H_K0wID510^k%Yaq19U_dgC#w?ae6z{JVkJm_JnWTD3 zVwOlFQ0o{9MCChzDgEo-KM)m<5?@AYNP!W;YDlw62`(*oh{wjXGf=94rs6#M*F$yU z<1U|X14Q=N`a(SxAD#5Gc2pep=%qYhZ0 zQ4Wfn&~hvI%8uk*OB}#9snTdrr25MhR7+Cu_gof?Dn*>=IIaJG&SHJeW8kbHEf+D( zgi1jGDiPM+XQ>s3*(2_io8j*r%oHX=wKm-a zG$zAA?L|RIamjWXY}5{mHIobNhNR#0CAA>gvE(EmK!_oYb5RBzt(ZKe6oGr4hPLMB zchrMarglmUX*6+5bI|Lt+#?__<(VCiGM0*eH`IefJyc|^lw8L&ehpQg)U~R}1P*&0 zA>tEe5L1hY^U4k?R5=la zjEG?xJEtJ%rL7ew-=>Un!c#*g(ugdPj8PO0>Ls`svKzK-x2S%yHn;84J37VPqE-#H zA?i!5X+fc5V@(KGNP%bqk#D$x?v<#alf{+4LQ?Ag?Rp%sY_sVTK0b>A_AiId^jCw2&L` z>h{#C#1>$Ku?N;|Nh2r^t2kOS^G}9wYmr+2r1opJ$T0{d6o_MB7&xfbYK~J9ajg-l z-gFqR5D)_Z1OPH*1U3LrUR15BiUO$Xud3!bGiSdNO1^$LRSt!O4MOOuc_GG`am9jw zT@Cl|wE6%*h-Qpt0KfqX1yF(LsRR-v0KZ8p&_;71OBlA_Z?oO@tYXCC;raX=ylYD6PSaWK zAt4?hKV;{>BvJX(V@sd@$p<>@cHC<}N*^6rQ9tPN=>7pHFZ+G;KbZPYpV)8Yap@1|{yfoyjI1}oc58?!los)% zWw50OV@uc$t)rQvugsKwL(3?j608 zYvGo|G3u^mV+JwR^znRo6MHWGT&=Z5#2@F!I&`>s-I&db^y!FYxLuFEUT&wyr5|4R zJJv5wh_U$ZZXryBZhR7FTvkr@klCJ-hjLo?Cb(5v%{_)P!$3Ni3i0}4nZup-BN{eb zGvLNp1NhRa1GYm&K4ck(Wi9XW>qXGe2{q z;+Ph6@Ri<5yml}(*0qS%&q>+QT3G*$_Kf6;=YT0>;-3QF10*DgAP{(s|^>^Ym0Y*|P4dFzy%k zEz_*NEcr^$@Yrk7b5wA_NZOPdE@|(+T-mofG3Bb=~+wL1(@DXL+wxns-`u1d|<8oGA z!mLP21X-M9qU;Fi(M8YjR;aKcEk{QwP%1v3qCH|MRyDl;nYxuxyXO<&3NXJSqXceT zNoMptHdp{o!j>N9bk~f=JTLneI^P?JYC`07ONS4O@niGXA!Yi-6 zM5(+Wx%P)biXwNB8}*^%e<44Er|Wv}r-bd_K`_tjS3HtNyKbG4)BfmbE=;$=_OB+= z>-XtuB)RGy)q-ESYCD5BwwS=HmE4x~_4Sl2sjTsH-uCD|J#Ef6Zt5rgtWuSW46iLb zz;kvT*hOT!DFG8sm5;prO;70DUFLnm*GgyHe6ZT=pkDo{-C=&lx_{Zqhmij~C=$>s zX+H}|UHCVSY*3sCnu$nC+lv=Uv?n(w>7nfDOiUVTq0P;FDzchEm zKK&(($!yQ;+i@e;3Zq0aVg$eFZF~1P|biq^pbg+Kpc(fe_eQrgL9@!0j_T zAwAau8vI~VwVuvKfe(G}U^B?4YV2D8^2uL?(eaYdlxw$Ml@2H-zPbXqY&SY>z_w9q zg!Klj`@}QVYvMyYdi~pm?=BuVx(7zOz^MiQB%rr_u{qwRy=J@V*B=xOp7E zyCAPWQ^)i#FEtki+YQLE8;aihVjrhTv)%r#-yVYWeLUC?bGyU32!-RwrF&`_uT5%Z zWMiQmCVjrAZ4G>X$E>n?m;YD3pw>@c_q7UH{53?I5aRB-o0F|rjlCDWg5vF#)`(ww zL+&*g1X}*?E$ldZH=YuEt*GKM$o-#JE;3PW`WqA05`f zklCJ_GqU3s=7xEHYNsYlUNju_Yp>qGU?u*|rLOhgPo43j5W%7eZFkxOe=TBwfx?XJ zRzS(ZwN2Bb|7$ouy0MuVy}Hf;1h1FPkcftOAXX;3PxpoMUiEv8r8DE$u1%{!QwruD;58dhZdsz7cb76^yWLg z19>=%-a^tB`TgQ+*hmLit{+Lo3GQdIl5|(YHJp*YULt+er(_X)+UD@nKlQA`FBucP z1@I(owO1WqFO|qj$X-ZOgEK^7^%6e}QVu zfL*U-tWsJ(u@^i$Cr4$5VB@Uq_EWdK^3&wIjdr*NWl9GH2KO(M>!RM!>bkU&uKEdjgtaDuaCColxY@$z2w z(+lfu*eS0G%)ffQJK3y_f7sv?t`yQn0ogZv__<9ZHW=&eT-j6OUu@^OEvszF+8mwv zVD9#P-L6onpKyGCUlhxF3|(rh&ul*Rxc2APYx9=`*hKj*AT;ryasI_0PI?QDa^hF_ zahR>~@Z{OOd=(D6q6T7Rz_)yjm@RE*b!oGQv~$iKc%DlMrSMV|;Ey%%_Z!i^@<#+V z?n~Y9X<2msv(;?$L!U9mO~;?uRt~WyYbaIDUyLJHdKSvwX% z0|wV_Eecndx=F%2Iaa%lSGRQYhhLd6+N|5f5)9OfiNJa>%Rl@%Ll1!~!uTN@&U-vN zdLUqN(0fP+;b!+64L2?3V|vf}SPyF9Z96&VN_VOZn#|bhZB*F!aKPGpT9iEY36#Jc4NG= zeswcy$;e^BTX*j6I*J{mJ;A>j?KZce6|MPVjcmu>P1lXS;v;tff}=?&9}H&jh3%e+ ztvr>@4FVS*>1=8rzSj7Z+Ygevg~V-uZ{gnz`P-DOvEmna?0RPLegfe|ySrbfzB(%h zOrPP68LxgfSB7!3 z7Q8-e-~|dpW2Cj|v#UjqR)5%Y;Uf=Z-t2-7(S3|wbTIlgg7+_NC-=L~aWZp)|JF(c zCPCg|Q6j+Co$#+s>k*X5W8(&H%!Hn`>a1{!7;8=$iTJOQ>L9*2SBev1$8L3d)SQY| zzq1w#gI$M_C~bmkVmj@f?fzKny0D*WU9*aER@3};k~ROYGs^Eu=f558SDL)u&IsR* zpJQr8Ijhg!j+D-)|CQdp&IJ|{QOLVYM)wurrY6@~d{zV;Ll@qbwwETVYQ4sjr_?UR zOX|0-CPF%{_oL>X63*CHgo(}kLnx}YfDSF%13E_OC&%5B%JHlgl&Sxf|<85NMi)z;FcB213-rN%J zPBJR7!70D^Z^j4MArU{t#dP?)9YG->4MMWkd$H1@-odWTwkP2g%P83*UCW7~ab&PJ{dZBOt+!$1bJ zFK_7r%>kwUUTI*xil~T3JeE;h4D{%K;Ziei@HMgW6R(W|^;&Pf_}`cI1MH{T*Z*=e z;yP3!W^r=yr?VgM6XX}IXOVBS58m1_CGzUkWBl;j*@-{7U)HnCe=qSi{NdB>JCiwN z&;z^4`1$<*QD*&tk$%#{qruXcUKkc8BaOcvE zX@$SrfwMPe`M&ka$|NeZ6t9pKWPRkrL)7=lvk5cDH z8g_pES{EOt9#$?#K9?uTm*vT0<*-zF@{k<9+jSCkuH8K?956o!&*|a(GX(ZkQ|f`? z;m?hZ;G1qEbaeiD?2o3vk~lx~2n0ubOIKu91m=8>PmT}pPJ%(~bf${mSRMrhO9XjZ z1Cd95WPd`TeBhdoZX0-0%cq35xkHI)DU0M49tkzmr_hmR`gF9&1S@BDA4iMM;Le2HkN1XMh&hmniYC6qKB$6{uF!%nQaom9^k&|m~Hg%+r= z87pH&MnG;H_qbih87n!;%4Dj{NLGZ!#vx5>TyrqTREik%Bm{5znCw%Kuwjj2+Q`qO!fS)X)Pt81i~N}aY85M`&CTW7T^Bk5o@ zI2192yr^OjND0_-IoUJC1G&konp^L5uu`keNJ1d&#}W;Vlwcy!Eu*he%jRjQ?PRLU zu_TF0LL9HB^$Vg2k-mn>WY5#MZI3W~5K0D^bhL-(AX*`=nV=x!NfNp_35d{IE4 zE{+p(2QI-ON^GVUn?^B{q*_mBJCeY4Ad)mdWnWnU&@_N&KBZySk6F<@GdhkaN*yJ% zfW}3jTEh5(NFv#*;oTjITVtwZgVBOXTYJr=Vz#ENm@vumoeSU2-xq7&RM8;L3$dj4 zLnNTZs>+C44#U;XQEDfQ%$m6fxmW_ch(?l&lT%adDIF$A5Qy*k7i`jIz`bY`^4R~j z&ITHsIheO*g&K?CZKT$(<>q7}RWvKpBovs}_h5Z`$vx31K%BI9Z+n8Ko|s}S>CuQ*T6R*Bfg_{3TWYPaXDy)2f;&bO zRnMd)ay=A)=$rpFb52FzG?%QP6Rpmmy(Gi4VuQ&zSr0uur<3aqv1aMtN@o^@3a%2k zqM83IQy9|Csd9Q)c{S5IataV6a^gV3821FClbPmI3QpsHWMV7S3%Cv;5fLPWImcQn zwSj>#$t)_Gxs{uo$O9H)6K*jVOt2I|>tZMfiE9}`708?_|EOmdjo=(=iS<17yYU(& zLn#J_&!d*j)~m{X+RZ$qXkwRQ3yJisNRtNfAmR$75?|7FZ>uL<=j+B*KiXfRrz2BA z@;iT~D$_5(x9(xxT?uv(v7rSiYy=={?vNn~k;(Gji#0WmV3YB13exhgR~;j_9HYvhsNk6E*lfMZ9b z5C^&#QW|C7OT`GWb!4IksuL%7Qb#@0Q)^qIV=iY)EOR9-O(qo-sY)`|AbQCdn-|R! zgJ}r$jDs(~#*o$+=Q5GCWxn%4>3e7{VSa$QgtbVK-H&mu`$DtIWL`o}` zPA{6tSQRg%G`F}YbLzj#x$)$3F-+>Mc8KjqAv7HrPsP0+@pLe#j3q=!wv-aTu2+_& zfANkSI?nv_$J%~)DW~=SVl47Eri-7Ek&jc!$>8H$TJFC*bDZoxzZ0i#jSm9Px$mj1 zbba!^?wn>isLh&)5Ht|U6mbp((d|U|iZ(=A9q~bUaen;cyU1$72!oUZnMXMjIv6A& zlIsd!4SXvzO-QRhEmbR00E9^2Y&ay zAKq{DOl2z6Wn1Do;Qsa5-qvxEql_&ZBlh(XlXP3hjGa6kzM6c&FB4cHhb%3F5>KU+ zI;6B)6Eu*hBH^(xNuTTMVUxxQQ*CrBz4CLFKb2F9jj6|dm3k^~0keo-@B`hGI;5g7 zE%aGa>LgE9ow&Di&CS>))w>DmX@roLq{WhY@r2&5JvB%vNK{C0wp@l7by1SI&{ZKo#e43S zoa!AGl%*+zKx*%!dQ_4H1I(}!SsIquR=9!;N-rrygrA?P_lzn8jU-AqxfvZtAwB97 zEec4N3%&@}g%d~7Cz!}l>!vCEC`Mu+Bt65XgRFRMi4x(avH6Obe3p*w$&_|mG{6HC zSLwwfQrM<=Mv(6|X6h64ro4hUS<<<;yZKVPJU(V)^9!8*yZ{0Icn31WDK9t~r zik1N6$VhgaVFt3G0pU*M5_RtUAtuD)#C>ybUV%$C#H`-1xf|P)kMxb{?wj{cF5gBo z3}EgT{PO)71oOt8&W0_UPf z!2kr<5{uL_9GWw5=wFLESFwz_bJ+iu$~|Yj(SKB1&z^e2=3E?{?3}8cd?#L$Gduog zoZcRH-@Rvaui62DCXNgm!{@k(foTMtJO}{HH`rQ7=Q1@9Cny>kS(gGrgkn%%A1MPU z<&l$9zPMXolQQCX@#h)CvR@T9Ru>nSm4vhHyV&4nx#Jw`wH-lO%L0;t5DrD_Z$?Rk z>a!QmepWGednzU1aRhA(I%G>;z_@_%7R3dUbhvH*ks-tX%#8GieboApvBj%Qk&aBe zMFxtz7sgH#6oM#&l#l}keU6ztIkWjxvEF`+0Qh-t{M$Yo$cWCE>O;Y`4C0xQla-9CNt$W`7W)BN>bJQcx6voM zoLqzoM7$I{&S5~;qBTjT^$)c`F}N8$lSiA3o2x;Q!z6NxEJ}M+Q72y%tdb4DN{aQE z92bJECTbp-mb&%|x%V`BIYD$|u*yM?WXK2*0xU2cg!sLCRSuWq@k^O|8?=6YTplO= zr`*fcs=G`hZ#MTjZd8>SwIoGOf~{srDqI9x(FqaoF;?B1n9iMIjs|ref+1s!6v~VBF6!LbK83WzxQ@+zJQK++a#`Im6;f-bv>=iQjV?V(tZXW+PWb<|&bdE~ z5+3~vfkgliFwSA9^IFFe5fXzd*sg@Q5>J)d(DZi5vG4MylM#P=pt`z3yCmdl&~Iyr ziKf+^g29|5V~uAX#m>>@`#o(X-f06J4g5$3F2DdnFbze)F!Kk(6vxT`#+E5}PYZYx zV_vw7=IfNt2w;1__%ZP<$n%_utb}o4U(zM3>cCYwSGAIWePCc>RG75~<&ilUlrnQDLNq1C`@WWTvfXV` zd6dj|GpU#tn>?{y2KV)w@>ixS*ciK-aoeB>Y<#FujudQ@D1k9Uc^!v{-qU)5vDfz{q>U96H7`3U=BEA_}a< z{EyT9V{aPevAa4B-1#-yB@^ELz1O53bh(s3@?s<*##C&Y00}`jBdsSA88O(z*i0HLm zENl&DPRgtrBiIu(?I%zM;8c@r zEB_QF;DK6=jWB?6D!!!u)vpMi$KEQWWQ1OhfiantU`J|3BWees07bUqLVrdom1W=U zUD5B~|AVlOZ{LF%w`4@0i*O?5vDUBnUY6E0mX69>`Dp6%sB9f9>c@b=2*pAQC`<%s z(G4Bxl3ymPIVzbgXlruh6i6#Q$cqwqQo@4h>j=L8#IKuiHyVNLtscHR zDzH{i|FLcw05X&2jAr8w-G1 zmmGYoa0rBu?MSC3w+g#WdveXV^7Gg)K7%}HIiz}nW%QIw85(pYCZ7xEyFSndee->W zZRTPw!Ykrmpoo_p+iowKpDWTtjrW-4u#j17EH)`w4W!^UlQ2|a_E9}f3xGo0Y6{7f zPDZOU#Ue%&Mdo==c;ejWSSDHmMsKsWhEsZ zX&!T0z$hJCwbcsT{dQ^npa38c5CQ-L07Fy+HULmxWLne|0uq2L1ozI)+$x1}3Elk2 z#cJg4NME_nfG%^#nc8jLZCe%o{UEF}05mjkMg;({2RleZVo+CCnt)g0TX;I7PaO~e z0ie}j9kYNez<@x&Z{amf6h48L+}U5Vf3G*CfO(8b#Y&^j#0WO&G;stp*w$&dCIRWz z>9j;j>^d#om?$nK8Z;YWNB{@`0L;vQ(UbvQJEg99>#b1%D$CMpF~i~iEfpZe+VeER2lO^Reh#fOlrK}>Ty@nVUXv|vqd z{PB@S{af_q>GgA3KfXDAo98IL`lFlw(F$4h0nQ)u(5wG5Q{+!OfBY-HR(3vOZ<&8| z<#+z|si!-eAM?{(x*ytC)%vOT@996TAAd_Pv&Y#-PmwpN$o`{yd$KDA&G1>&MKIY?5_amdrfAaps}4XGb*yU6>T zCNNCaijDnE;X`Y2&SE-p!N3f*bELfrn{j2|`OH+>ujY|7?XG$s-!D7Nk@WLrYGwWs zu4bQ<}#$`b`z{B9Bl%`!{nwni_1NBtiO~h1|S?yy0ERJJURpF+DHHD_Dm~2{5KnG<;^2T(+T4Xx&syrwW=nLX&>NcO0QFrMJA?sg+8lXpZK|i>|5H~_O-R?|wi|wLB0>>z%4`}pZS+A7>ZH5<{f7Qhas7^! zx@M`7BPd#)*Uz2mW}T@HYfed56szm=6M))scUTGq(^p~~W}f<3MVlZjDMO>t1RaZWdv23GU`>IAvbQcwblXm= z$yWrMe70*#7w?5GijaI6zPv1!dCFs+dRSEkB-ubnbyMl2R7-d%gSQ#+*M=>5r+ex< zFK{|aL6go`Bmz9kO$=TS)o)wtynX0(449zv+__N8)YV zf-~1siL3t#+IOj0V+4c()N<8DIQr*57r?Gv@K`281^UfY&$#9dt(iE14J%WonjjrE zo2+T7aNPkJxkTI1+02`@cpJ#ifWTHG;0%@xohX;CAiM7MW6|tTkK~0@+~b zk~bxFG*m{c`YbiT?{+cOZ;eygGd>1$`|3T+!kO!=(#|V?j|@paNJDowv$m||2u+eP zaCZe^>$3xVZrdI2=1S!(&E+2VAO18$SJ|Cde|7$B*uQ&6O`(;SotvZbr=GcnexaX@ zQ>n;^Yu(H5%U>E&9r-SX(kTWIJH@E9x55A;#2kn*@Xb~D?56kJY()N%(K}!K-sQp; zQDwL}cs_#U{NAy;Yc5z<-mf*OM`x$eENPs(f0|-{5erimrM-~63Q{CF1e zS&4lnINKP1{umv$^!hYgsNaVFZ|MBe)XU7N&dj4`<2U->c#@6XV-6+Ei!~}1u}itP z5)D5+XvFxfmpCeqZ_X?u?l@H%dTnoQTMZT%b&SB}sD%b3W^JcF-QJWH#TQajEsCjw zvtAA)ODb2i4_U>HD;=HMa%G8>ifZavE--B>+TJNnR?G9gH@aMNjfH|_f zSyTV%)otBZ`KETq+?7Am%T&6#gWA8j-Gp{gYztFo?uKsjT~~#Qn*iY9kL!)Iw>g&E zla-+EY)=5X-o7$@uN8r^m%xh^qK@OQWJR!`yKMqUe_B^sBS_$kyZ1}2kip)J$@+y0 z1q|tO=?<^D0t@Pn5yb#A_^!cs-->Zuy~Qy@^gt|XY7)u2QodnA>{oC^tX$kr zlGon!tF$z0v@KE}{XB&^2B(Y2g8iIW{2ao`+x7WtgjR9u9m_7}Q6AZkDkAyf%t!8oYc_3DX zsTja&%Uq`v@1;(ef84&S)$!ZR7oO_>jx~px{T{S$)rEM!7{CXWK>xF=2HkjLbJa?a#O1R9)L&{w!f(5*7y|`M7|Grap^-5-<#4Nl3J;k4eL-f#|o=aQ@yMP zzrXPtq5+6AaLoWT$^1B$dE#T3D#pKss)6Ex=pkW>VSWltnY6A}6=drD`L`Iq^K5|Z zRJpTS*VPgDy*ic{@9jyUUz`6Q!wqXW6feE~(bnT4Wbm6w;pTYg1)y<;LbLdN2U$0c z7BzcQaeO}0+bMB>Ll~vJ_fPy?Qs{W*K_IXy&)E>twSi?Kz46xb_Vby|(0b&&7Mm!c z{a#M$HanI>cAs&A%EKq$pSVEg{cX(8;GR?M{F4t|G?Raa(|v$=Y8X3g#vX3ZC(MZl zd{kb)3Z!c(gv@3r3>o5j13KNxo-`5PM*E=%ETBIG4~uDV!B879EB zqu_nSY^T1ZtULdX7~x+&?JZ-|Q1R47^c`8qjN-ahv^Ut#2(|p_==<5w>_) zQ?~o-r~H(TiCwtEYBH!uc0-*>cQ=-3VSDE+3Fo%Hr*ds4F%qs6Z%(`AFbn^`9lx(h zyKCKQOM3)qs_ur*0{-oC=Z?)xB^z|h#)J5ce#nGpV&GkSzJN31yC-UmhfupG78F{e zSJjF8=@%C>V_<&?c?OGrwn~={9rVnv`OwN>u0(6ytL4k+>2h*2^(Zvw`*_z}+X}t( zo%O%(JMSgYqxz+JAL9;?9ZG~q$*Co#a%l{R7vxJ)SUVPF)Gg3YCo?rS=P?<(F5d8R zo%1z(z?C(E{}vKA5(j}DbgE5xj=Ubme>{QZq(f22^!fuES32DG;Ju;P+Q^U4(emXz zv-kvJ<|NifelPhdb4YiaaA3ndP#kEtOuvR0#Z6o6{EZdsMi~yRlE4h9(ags!nsgCm zy}DKyk0(6Q*9m!v(g0sP`MxQ)1KKrXH9Ce{aNL~pbd5{Hr#|8}3?dU;gPyGK^|pUj z4^lkr4!2^+0_x8yZ5(7SCBB}$kTz=;CaT-X2TE`A<~H}O%quUSf4Ntqr_jja+Z0A z>lJQqjO1g;a_(&mvL^TO7%svrwB77Z3}JD*i)m_i&32qYADroCU*B$5DTlxgcjih| zWc)%ItgnB=f4y6f$<7z^jU2B5g{Q}}2@<1U`B?5x?3T=;64u^sr7hnzuh8F9_Vka! zZe1Ig`E~;aQ$D&k@)4QwxZY%3O+kiur*RKQs9Km0^kf`%V-T~(Zq8yV)-M7@B?z%W zmPs!Rg;`kGiC$A7Ub`cZS!FkSGULvw!y7xT9`fU3tcof8O;0iRC793)R|0tC^z71a zX4Y0Nwp9u}!^nq!l7$@}85<$7$ACXFQvq@ZW}5)g5uzc^Z@yHCP;D2B7&cqI?9SQexnH1CyXIZ?6oLH+#unjMR)V`{I$l z^=`ni!HnHEKyZedO!ZsH0LjfkbsJWHt;a#$#hc&&^8+l0Lw7nzw%;lTq~nlY1g2y1 zF4!H<^-3}rL!Ool8HtDP=~?yKDhJGRkJMk>Cnc}dd;|E#^*(mV-PR%}Z_afsZIAxT zSRxafK`3v*tBv=F`~Q8osRQJ+CD^WD0&S4i&i`OiGFoz;?S*B#Cv~i5#yt_?k=lUU zE!+zR8CL&I)_5)tGu5~7)<0*uyVTCkp6@#x3vlcmYtz1VzB!jNzwJ9}P&v4IIXhXU z1(%)F=m`9)6@#TW%B}tOJ0Z}NEXKUlxV3@|)J9$cEb(QhDmu+wmP!=yZv%omsmt4X z8W>o`hDqLJ8Ds6${P=ZNm#-#w$XkF^ZTn+hgf99(~w2AM2)^2`Ief&4vOC~;A zcx%3Z0L6imt8&n+HesMO38I7{iZX!ZB=_S}gGVh-a%&I+6F@RDG}b|45(b@R$wF*r zU4AO#Z-^AOOrQ}Q`K4MoQD;&h1C-IEk`F8ZZM1%jyr;fp8VR8sFeevk!9_umG6xk= zDiKj0*?a-19&$gbpO8`~vYtt(WO~q&Yv@Z%#>sIk+$7AR+>zR_0hXju{7Vq9&W~Gh8ykXW&Kxp8-BW--g93c zRb6v)Z^CDeV4{_4B@94`C-vG%Mncq=){32wI~48~0e5nxrMdDvHMs`3p0gnl%6bjr zUqc`=u0RtS!;uY4g@TO&jCMkVZ@e06ujXXTNI^m=#Ryk|?hVRPL~gXR59?Mv&Ty`Q zMrYzqxIwe|Kp;j0C>9gAbFBL|KLuZ$YeWj5!%_+oJelWY?L`1&&LNIq8Br4a`3-%~ z90g#AzM3&UwrnrNn1nSvN{U8oDq5FW7i<9q+n<~HvqFS2R^VR~yjWJt8bOc*>0|@& z~e>zqRaEC~6Q4R)*H#qjNy@JjC^Y zpKowm=yvCiu?32>Ambfe)TKZr2x+Ft!02ZGprfC?_JMaF{lb6wvF}~-!wODNV`PHr z9;yT;1t3@xO$Jf0@SQF8pb)>v!x!Z#y}m)Hn>0rtRop|pr&@defQ7ry0J)bcHZgH? z$cYkKIwsIArb&8|?4rCs?`ZHja@HBW`BR6(B(O=0T8Io^x?)Qs5-k+yJ1sD?+CE)3 zkNVQ|rW$y)RdjbNzHi3HV&y&#j%Cm$zPx6MdVo@6?X3l*T&ZT;`t{i?>2m^CNY zEP%+QAZA$BJEhk_Fqru7PjhNg)eMeQJmLVQ2U&<HGyg~4->y03Fj zTu`j-!6i8X%#(T{^xz$HvVNx{A7_=QgAx-1#wg*+K?^-G(ppok_LOQvx9eD2Q);Cp zPRSu_5T#CN!Cp)?V>)VI5WGPeNONlr)NA2w(424b@cTT?+yI^F==R6i!gqjFy4Y?edD6J%Wm+Ue4&=qI3fv$FF?o?^` z&fjLl|Lp;X;)d4c?eRHOQayKF@=ywrplOsaI-pR?5XG$RrkkImp+)#F?~L?x!x9>e zd&m=9Wso!hn-R?!SPw@GDz#-lQELD5{9gS_k2+KTJf}t5a;@ZbU*X->}wjB{Ctc^L8G8It~qCi4enLovWeLG79oy}ZW zax~>R?v$R(Jd^7ouooc!yUxPFwM45Vl5(LPOsz&?P*y_G5+E2zQWM_RJ9@Yov|vrm zMX^wz(I!Dw4Bo2-LYae8%h=3a!^l9Fq=s<^F^RDvOs*(vSn31UK389vZ-uKyqL5oL&|rj- zurIrT0h?1`5Fm4#_MkwToc=aI~BNw{JQ1+RKj?uxo((yyht1NM53 z$dD>PL9vzKC#z(ib*J3*a#1+BBrR}LLWdmfNnej(#c#>si2lv3N<0gewa}JOn5ehJ z8Ur;w7COw4cQA13e$cOf#pv9+-}UeWuZJkf2lG{UGhEzU9NGT2M~hnQo3z)5LPWK4 z5hP-M<6P_`=juHHja!yJnyFo>M(N2M8HZp(K$;c)>h;5s;sKgIzA{&ON>rx^SdL7& zWLhZc5M&IKb#PE_O^WXHGgJ}9;N}^QGa$2+>1dEu6bMFvYTaf;(0l)rL*>c+>CN!k zGgaM~ya4Cc3MHjWN4DBQ#sL)3V77|>EeRRYGb3^-8e90A4z~0j;tl!OC==cH4TCZfaQLiSjx`*^o(Bbd~(DjJmyjpmjFq(tKt8= zm;=81+5eP8m@Zw5Co)0+nM_n$3j-epy6Yq>7$k$(Lj8cMdCq56DFoq0LSBM_r3l&2 zts-JsN2M4mxS>zppD4)yP@KaGRT%_Za=6|CI-f!t)Xa?Y`lR=wmfedatMI{gO*2Oo zYe@w(=5JfYvGMq&(Yo{KUvLZUk!b8c{{JXwFD&)p`|{$qe{gpMpA7yeKVpo&r35Kl zNCxppNhThat z9=ZTm?4$^+#gGy5ozabEadhoDIv9H#e#bx>(lZ(|KS?@xtP#SXWP8#ojC(DLm>WCK ze}9J?i0WjJ%hh~&TG`3cv%kGWph z?LfLwG9X$x<#LbM9LPWrjGD-6N$%Ey0`kP0*)*pX)qttKlw2!8Qalqzb&(Mel+#r+ zJFkvA`ArjQDx_j2o>$j^OgTu4XsLlJkpYW*M5pJb-Sh6GpwmoE{ z3ohTz3vG+|Dh1&rF1chF>JXf=Akc$J=W33tw(X{&+4GtCcvE^8iKDk9_=%p$dLww zlD95VTm~tKyq*-Dpt{EXX=r&Ox6XBYAcf#8R)PN^-3IEg58 z2e8oSQnudVL_}gnQX?+eP3t+dw#eBe%fQ7DOjAV23epLl*hotna3^64n@wvJ0ft!3 zNVYj!H)B%1Nq!=P;k6g1U8W-Bp9Tita){lvo+=@^BoDBBqhSyoNDQMH8A>t?h*U}qLZC>X z9Ah+X276bx+W(h7@Tq!hki*Oz0y0o1qZn%mf)HdNz9ONwYf5&N@M8j|)WOh^iSUde zL$MO0^~x_7Wx8f_vlKt~hGmtE(x+ar9!hP$(0lqeGf+~IK`Gx(oONuI|GmeosDxBw zJ32yZHP-Q;QxO*Ql&L}5eLvLxUTvoUvfxZuK|6CS`Zb zwh@N-pz+9*fl3S@7OK-Vfg9yw1^>_WWQ*(jH#E8+vEo$m(Ml7E2q)MQ2V|(Q=V9&r zqA6e5gpbxb|M|&EZMuQ|r)2R4mFmR9N$6O$L{rizop42U8}zMnx4|JC6??`;T}E`W ziP=Y7<-ibc7^0iJ<}x!{`MP}mala#p+w^2K>`206D=rm?O{AS6aeUQ{ILxEh=9qSk z1)|qm3$xUWFw=^t5TyEa;kzF#TGgfIoD4Kj^5>zJaXT;tL8NZu zS|%={coHiRl;}cuIHgUru90_bTIJ-f@}SMI9T_I-%B3kD1h*t$!5yOw0t$v7)hln3 zt7n!}AC%B6V8Rx!E5{^(VRXzXzn!6&oayMMcPqKc0X0ZT4;9x<3#}+{1_a2fPIFqf zDZ0FI=fsrIsTWi;5Uk}3bYp?JVZI@WSm@tAI7e4tn|W%Bp6Soqbm`CI@BJ@<|Ng?G z8l$PI!S}u5tE@sX+ zNJostNg0C?>rILx7yMoc*9rtc zEJP+hIE%1qH!ZbJ?13(qjshh;gz~yxLoKIVFFOKVh9%E@TYb~;}TLhkVV^LhsSFSVsSfm7!X=e?PZ4vE0CgA-7d7B&wGl{!Bnyxs!f7Tqa<11l+5=c`06)y}-^h;$ zKj!`B=5l1bIbYtLPa*a?)gs^N5qk8#eVnkxo+^l#u*nqk zgGWDf>C>U9hv>$SX+QZRLx-OYd5iOe4V9RkC*16dJIGzbFPnntY%`$SQYMhn2S*mTx z1fnmX>ekFZguvD>&eWs6(@^_RB<*MvrMV9%BC6JjPar@!sw|w-XdJ(MtX#aEOmJs_ zxeP>_g!9~ZmNLP|Tynx~b%z#917%sc@>rRTwyKBC#&p5LU{ggk4r0*|U6QK>7b@6o zr>y*^Uy+S7^*QpMT&-^w=$kDXN=$Z|8lx%&HEZ~&l# z_ypM3Dc)sIf-g0?l~(>ZcXbz|gn@-i{C zz9+=0Z`{*rh{Z@-rU*G#uK!K71?`1lH`R6IR;28jd$DqjwP105XgUzv-&qf-VS=-{ zs-*VT%qw;bqHj#3T3gfSya`1$dnX-LB^g{6sA>C)L9~I~j82T9ZiEUj8rFK=7$EG{P#?#E>TYP1x;*D67L?0uJJwvgdTsNXy7=J2%>Q|JZ5Edda1R)-sq!EQ?uc(Oej!jZnhc>iVu5~ZyJD-<3 zReN_me%^_>8HL|tM~yC)REqA@RMV>K)-`Y9<(4eyrKG9_pR|0kGeX46tUkCacP}r? zB9->OG*?uXQ(q-c5VV{69WfWG(LA6HZmG*wM(=Z`*YF@kLS2EST)SZTW}{hNCHtDG zgLirNkQyt=k^?`l+YN?m7hl|W+E%=?08_x8s$a@Ua4%o%>L@?J(Zi=*;_+ufSHH3W zctr>PYc&h5k;%*Y#Ppa&y?On+Q+4R-U~}i4Bo4G=tD97F!8H0u+kbkp_@@^q29u#= zk2l!OiMtWv#bwV@7Gw_}6Sx^Wi|s)nxR@rAC0B{6-qMq;_#gPHw5pz>uB`3}pWS{J zreMBy1HH+629H=`=DFfi0`&<608N~ z!wlMPl>%txs^1oSO zHJkhT{x?X$UmN3NpoEgm)hRb=Ov`GH7`iV!dWx^QWw9GlaWc1zn? zRwGt2FW`4qtC5;vI~MYSrQdt5)!fEN?%v*5dFlOeF?l)4oXG9@1hqk3RW^&Jp3=9g z(~nYjwAU$)zHUXHNSx%PSbeFkM?l4>GtB;wab-Fv_5@h0%|KG3sY59!DxX_X9?QWj(Z&!$7Deo%# zr5g&>jHg+X!gMk>?+#3b)Bg4=P^@|uj@$3yB`B*|En9$Z99A5LU_Lzkf`uqS*tZ$3 z&zTVm-K!Z6C{ssfr8xv2sArSRVEDQA(^)#e91 z9tBmj!%JEf|Gn<@s#(NkfR`^3+nUIH$CEFpS4J+XW=(?JCPvp5{#|9GS~5Uu`@J{1 z5%0;1l4mv132NyDsN?Ib5r<)_8NdYPz)ZN;6M}GtC$={?N>Epc4KRUlkjG!y5YcHIHYsgW<4rlT_iS(10^t*j#hx+(qcMq;lA>4b4kT)NQGPf0`=Qtf4Kr) ztLVj@`hPC0ZINBsFLLAEx|Ux0m%-kbJNfNz-e?>{?H*?Mx{w0lxhev$+B~HNHv3`1 zQ@?k>9NcK5CO)Phtv$NPdwd8;cVcwg%Wej@w^m>Xj7R@HNrt;mJ(ac|Sm3yPM@|_K z?72>XFQgnY>NmZp@4OdkA;#Lfr>IG1*|@>qb60^cz8i5b^?XLx2~%qW+J#5ia#K^K zorh9Zui&x8I4c|d_w5{aExZHXBUJ+Ut~;Cd`$Lnx9^L|8zCtk1eEpHbW0)=#|J+Ix=u?i1lwa7lx-hnYPL z;D+CWfgUl+%h!cT%#rZa%Js=SnGZw$eO)a$@N#J=9)Rx_JfB+oRvSVHj;}5IY|xcA zKCLh6&);olJ^guK<{bkxt#y@V{#s#po8adRLv|Ac?p{WCJ?|<5=I)5NTL}NC4Jyju z>zE~QY0^fMF64(Y8nTzWaoD~i7Kk^R{{yo*+Fewj7p6g5d>BdK$K^$7z z=c&HQoiOh^pY+pbI?@l*#_>z+skFT2ys!+#!GGt=AKi_dnxGnQ7c$I_IJgk3HZq|d zI<_w5)Ae=Z=uQfDQSKVQ0(_9^g^))T_$!!19q zIIls^D^Yw!S=8n2!CyTqknM=qR|D6}q85EbxYt&GUeR)BZ(VS-dfjQ8aO&!`4FYrc z`X5YO!$#m=g4R}aEhL0o|?t0%Y0{V;okZ`w7viMMix$hK2I z9fR}zWeA%6`rbVAciv%DKRiQ`qx|s#pL|Ffoe98F{@uC(uxmQH&XzkIo5Z8+*n0+? zZvy_&Ssm&rgm>0bofm=Yd^#0&J2|YeU*o@}30_{|a_Hbo((U062-nYsf(+ck74~k` zCMv*L#?JF*HeK{^S8)-E`7clWh=19`PL!9|d9cTqLfbrr{abvV3y)BB>F+kP6F<2; z(!w9h;*80G>j}=^j1_;W|oE&tOtAH8^fE>N$Uf1}{K zE8ik-rme5CoebBvN_M0(`@0``vCG;o+-jc1avctp5;B9M_@@&{!*xR``Jx%8P zPgX60|MzKDOgzNH-2WHIT zy+tPOIkCK`F(0P>XUl-5@q1}YAh2yzSmqB)xn|_8!A)?=lMT+_HEf4vp35euAN@eZ zKbM-6tp29?0W;oEo?!}_j@c<)6w~ihrqB*)2RjRQocyk*gDA+6^=f);YM<=wDJ_#~ z?6rlm!r`+yMVbUtQ1j;AdCnxGHU8_uUzHcT*^u)Q-9fM9l=0}I|oED6NI_Dd|0m;$~4sDVg1Q)Y0ixVe|bY<*{1v~SU0N;vk$Cv=2NO6!P*w{}edxXLbDXx9|qg3`#M2t@k zK`^I1dK0$yHw_-Up}`nm%{e}CCJHSnD{7F+M^2@m+ip&YQ1|Y@lwlF%F}~#F;V1;nrc?AXox3q@i>gGo}XyxbHWgEQ^2T&Y;~LFbuOk_#$Pz? zKNtCSXYZrXk&Wh;RfZIoSnL1(EQ`S{g6piw8Iu$cG@EkDHWN{%{Dd*!Sv_Myb@B&i z)jY|}lx3#k)X&0AEzQXW7Ayzbm{$h=eAFKo3mpttL#Ml=6&+WXmL)6V7x;0mn5{dLQZ#d zp`PTe(4&Y_Ny&yhL>a58PBvQgA1XwIQ>V!i#?a{V#0PH7p6bFqvO z(^i~JuGtc}RAK^~+Y-O7Xzx?IMX;O+3zkTD)}jwd41h3#tx?}EXD)qGaDA|R3TMny zG@Hvsp@RY$^;V=bZ%ifJokqj*g6^DCQ=_$-vrS%uq5!@?r9#1(d5_~dpNHXLAG1Xq zHdELP1!)SC{%O>tkQfl?LY1WhtQA>UK?DHl}EF=D2A zb1rl1sVIn(ptK=F7EhaYG_=$*N&HEv-(1NBK?VexkTt@1Lc;x$%-Sr~f$OPTg-(h& zL}vDg*gL@8BhxH7KxoU2=9?2_n~5c2EHongKx%1Cx`W7$;z&wCL?njx%ZxLk3M4g>xPsno_a*OZ4{InOe6>f@Xf(kI$qG3#KH6zHit!X_H z4KKl7Tm9`*Bvr7H}RGv?$|vDNIX zfQa~p&3e};Sy_bM1gX~N#UKuxY)b;*Dd>i>(f0k%|3o=CP|3xBhoE6FPd(QpX}YnW z0?llcm|f_c6Umt-QYu%BST=+$^kC)#f=o)88}w{c?L~%?h(ZRY1P<`Mogz$OMd(JTH zwPD3Z(%^wgi_mG}xE2uOsaeT@h$m|V`lL!|DCfmcLabX#P=QjLF$GCflZIN_dyu&k zY|=0!6q`$;AZyafn3$p(@rOGF^c0)uY*glCo(`T5kCB&iO*IJ5DZ-3Pafiuor#7kB z_9iGU8gZV8Sl}$62{KKY+>stwg-&z{F$K|b)+st#1}c`pfE_k4>JC!PPi+vfNr^~p zexU-ll$%m==(Kt=H#9mYJ%n^J_?8?LlPzu3(1T2v$!3Hj-5xbcQqbqvsL5hO{BIIh zY1b3l8B8rXuM}EEW1~X>l-8e;RtY#KP$<{tp3&JgFK+K)z)%L#5w1iNw;rn!GI8m5 z4U1KCk;SzN#zuTB$W)#d2qDrqBw?M*jAHJ^+2IeoTX*bJCQ%>?HKwR0DY=s<$08&V z4Hn$o6}_R@7>^*%{m2xiUX^M_*U}rR7?Bo7hC4I+>iuHRA;D z(~lc23G6OqmGY#ZiE)q`*SVe_C%_9PL`p$7_Tl^{JI!=!neABiB$PVj$CCs!@siw= zDb{f3Rh`==!ShSOi?VV?Kx{>`tdh#G>$Sx7D^AovyLhXhlGYt$OaUthp9rdD*kmR{N(m9b;f5^-ls|s?7~es; z^vyAHaq{W1TG6=FWXyr+jWkLS@De!`QHi4@x@Y>=&I#g$Ci!eepJM|N%okWEmW;9S z(28~;w&%$EeDUL41@oN~|6Nw~(D+N}BaJ`)`#VQi_MYbr{(XO9f8*DN+n@elQVK55 z7ypixXfbZ7!y0oIO_=mG06}0OLrJi`JGl1TlmFRFO$&QUP;*04l@wnZ;;FxitTlEw z9%5Yfw~o0#FRw(W)F)8tGfe|~%>p8t5lq2Kyyyd(se& zSs@^>Ct%9aBv%ucYUvN?hpCrrk1 zh1^LRiQq0Z41!DzfCbcWY6fv|yG+&~lC(fX)*Ob`Q*RW=0p#u!=LGhk`cdzESvQJ5 zw4?jQ3`%Q8I9Y=HEAfS62ktR7cX}_X3{75{=dW)CP*)ISv=e}cVv?F`DSII)Kqv}2 zt7Y69h0f5PI9E$a!h>oJwO|*EkRu+vA#K$2O@V+`{@LPzIp~mvqB)oXhQup&ms~TY z_LNh|_VAM)l_TiJ%l2}o{{Je^A%1#vPkToYGOieDZ%tgBng}SLD@uuXL9*da)~etX z^V8j(TTC3J3zozTnkSZ+XpsRG6~?)v32txhm*uEU!-b63LZU;}C`w{_xuuwoWX6L? z+q5^^SI-O(iKD*r)4^{SMQYS72C_xO@&E!QsMZM(Tgtw58QRG#3G1RXskY_B6+V2? zyn@j(xj;j_^(8(z*RzTEK)$ZH(gx;Znupg6Q!&H>5~Puvt@je`h{!+BIX{ms9g=J@Za z%UtYEp!5?KR!sc5-je++Xcdh;-+!&cwA8Dw(4gc@vi3PnNuXN6Cxen*L5*jz8>J7{ z{i)LVCa#kt5Mm&yE_+*B%BfHuF@PHl9G09~Wqv8LVvB?j$PnDmi=nR|9E{F{uOv91 z6pgpN)SGd;lwjhq3JnfhWDmKPLK5{xbvDYnFx9i$$OQh%9$)kM=jRvGk}ypHtr&?7 zrsy%Zsupf7(rheOE;V9Nm=l!a^j2#c*us_qfG#htJ<*K%o;JS?j(@tC8k5ARwb0xe z*8C%iS7TZk;G8y#+;Z*e6y+yH1ToG%APJfQ#%}|?4{8JFDLJ2i=T=}@&1%?#%%o0U znQQ?kY^-84b`NReyhr6+YWqO?oP)KejS(_o%yGD&MI1!YES9R@wCvj$Q`8`!w%=ol zKr}8`6a}Lctu~j)pq|rady}|QAY6&2AiBl|O*Tn-_`>1?SCbLW((3K5;zrhE65vq) z3`i%Ha>A2iH0%SC-dY`c8HMCcp|?0sz{X^ASG8}(tQ76G^Co^RC60wWHqGA1$*4;Z zoumsE?!{x9S-t)^4W8XS*qmJtwc=By7AMf9D^o(U_u|bAELNO0Zta`!&<_w00{{d7 zG*km70AOBJt*R9QQP*Ex$+Nl=M&iQDhwgr~gLw+2lJ0cr#=w+4BPWcPnkx!Wx> z#K^L#X(J8Nn$xF*CqOb6moknJv@Tpalo15GcX6B(!Cf~_7FukB#5({&001*Ha5Po` z?S8jqm_)MTng9e+tv}02+hg5pcE7H>uk9;caa7SXt(s_{3PQjS*FtokxvCop^ke!J z^@lJ<$j^vB7j{1RMsDgq+Xa=VY8TJvKJ{v??8nbHo(w^kaJ}OC z{|LTm{Ac=i+@Iq8h5vpo`$w@49EM|W-U*Pv4)!;fBM+N9hCNF!p`%>aUFmFPFzXo{ zm;TRWTB|hj)}5-)^DHj++x0s;ho3H)D{<)4Y3a}U@_ddW<$Jw<{R>0yp;!H(J>Ob| ztpVh7r;v*yl|U$ul!V0$`BZq+(MhFfC?9<}kZ*@R^aWSzs-=YkbpfSqXb_7@0q_O zuI}NeVMl|hRX1^+X2S4`X{E{OhJ6)HmN=li?bWfcSc&;JMN+V(t5eI0hB&RkG{saB zfw(Xq2JXB;`J-Qaf^C`=)3JdOcdFN3$srz z(m(0@AvO84W3~3;Dj{*I@ctWaEdAVI(n$)_uHV}iQM+EGp8+k(xa+#tcUA&W%pnP4 zOHR@&;iC~D!w}FDdI#?~571@6+!M(4kf5}erMovkyA^Dwpc#C{(F^M17rTd@-G+?b zAFW0Edm={ZH)`a7y#@9aqJ?KlRptXMT~fsZ#&;H45+$q@vas4PY2mV2>^G?C!&0I^ z6T#u=`J=p(j!vwGa8F7$#H_a4Iw`11K{<#@yXH!nHd0rVr+2XTHt~ao?^q{BiOFG4 zVYW@-yf(Zgw5-7ouoQ&BoJ1s86EEK7bVa-510>)`Ep=xy;YvOqgtAmY3pLU}IMUnn zqm}fb{wZD9ZUZpaVkxcN(L=9Yc%{+=I(OdvicJ2t?}toICvN0j>uH>EckkUvASV@6 zOX1&_sKM#Hb9E?R#CkmJR>Iot^OA_XV+{|Y{%lUSU23mcAA$UgD*1#+&o@U-2hh;n zLI<GwuXWHw^&|VNSIP^Tw0e-ejlXlY@a`*^`{Q zQr0O(N>Z2g@~>-b9$s_;M*Z4*!JWw#B46Vc_2~JpwJYf*g<^dm(JCaXY}CmGD&>p) zVjtZ~J|gF_E=R54!>@bmJ+pi~%-o~lQkkMWsL~np4@5xMz8|1@rxMM8d%JgBU5}o9 z@o}ZH#AI6eH^uWABt&KnllMU3gJ}WxB<+kH|EE>kS~OC6E@=J94kQw}MUc=*grs=# zuU5C+svf4PC(S9(Ad__haGRx+mYx`n}t@cyOdrz;0@{ zLLte`^LBOe)?2ihG@pL;1tKc%J~7=TdYP!y5l(IZ@%i`4T4>_cn0TbSQJ)%{+OY(o zUXd)t2)wOr;X)|`ZB(!b8MOrWp;(te%)x?oTqJ11T!}71>G`n~s9IC<%_khZu_UKJ zgD>rzfwx}iDRg~B-JW%c$>BV_9SV(`WpYQuFN0%(l(fIN2LQ_?#T%gNA-OCy_uKSs z>~kkj;7c9xah*vTm8^7)+^4G0-fKzZkU-l5wbZg`S@Ub3W087j=hOD+&~?`Tv5*>z zQhEEGm|)Um5XN^gbkQEJU4YXs#KB#=8UDq8Fb4jmUEfl9LtXtWpYiXwc-X0%d}Rwm zPLHHlIvT#e`tMZMx0|o)ZSIvpKy1OiSEWv3iR*tqy?Hv~w4j0v(XET+$63oI5`iQ` zrS`%djj%%Rc&(w08zp~NTZ8kVT@k_X<5=FbTI|g8XAOcBkR%419J9$%-nWm@y+vOi z=wDp{5?OzhfiFBTwE?@hS4Bzr zclGfZY4JVCg7oE%d9e3Slm*AV<36pUr8mk~b_L;sp@}7>vU#QnlIlIaGE4#Y5t z07iy55t3KF7}wS#WvACV-!krK{k-~18JXb z^G|d182{Lpx^<_i&-Fp97msJ}vRUQu&dPJj7Oi01zA1TJ5MGzjB1Sp0ol zvJACvC-Atb|CJza*rUJXGdqmVBw6P+5GmPG8FI=cbX~fFv3de-%6>4x_(+#>_b}3w zH2PxRSsQ=jN>2LlOOC`tO=pe{Ruaw8IF-rrP=8bEA#Ms&ulbC1HBW)1_De(H@N3eM zb&8plm6;fsxv+@n}!2*9kX`KZsug{^Mp987IsfPdqU$C3m#8wm@ZY((ifjO{zU2IdaM^D~@91sPzAoUU%60T`#p%y(2C$mIl=^FMDye z!96~BCW?7KyhC-Y=C0-4$S6$vd-L^u?sEq znm@|qyvunk!nr-pcZ-)EcB^;ndrOw!(Jdu~LS?;SD%ASxwfE$bdUJI6G4U{~N#epU z?z$}iEP^_ZfK9A7uWQr8fLRWnrMJcA#P~W~kGJ>!(2%yZa<#$w*PqXttB=T1o6DESv-5eSR-BvI z)9sD!1&PdP*UKbLy(<&xA)~*;Di+d5#6hP^kc`y(P2cO=@P3c)7K7YP&buQIv3BSl zYa9pI;NUBS0)3;S7;kJsU8m1rpH-V<|Ex8iLVz0jKVLue zs~)xM=V|%onYc1pGV?RC0=ucrvt-HK?L3_2d3&e32)F}{JB^E>08-tpb@4r(vqo)6 zw;(X5uEv9(GWKZeU$1}WCXbXF|L)hmGFrEX;l1O)`YSp`Q|5F|Em{BAqzjj<-({Zk z&-c5UfOlf)4cseiQ`AYNQn%;o)q>By_L76#>v!QxjDp|Ry$Ay~t(Idv$nzIo(uJRO zRzo4C%FdO=RhP`=UExxy@_7zGfW1fPWT%-^%Ql5y$>(dStBR+Y?T z{`<)&kBf(!$jmd9?)1QoGNj}E)ei7?urtuYubN+p?6Q3ktGjU<092Ulh2W33$pUDB z?@ev6`*drF{$eHsgw;~HLHMbh)<30J#lG6j9XCG%!x^WpHaQ)a%( zwfK@O@Af@T{mbUk@*)a<$owqeu95UK{X$+xX}ZGgNbb{HBj{?oYoh-GtArW{7(RYo z#GHj;D#3oFLA|Rz81W9#llLL2F1%`R8v3YD#r&yXOcw8~fdu3I3%{?_W&sGHC? zq5<>3k=Cvw3??&I`Mzr+62qTyP=#wWD{UwyM%Hr0BUVuJ44#$9!N#oVO#@!|8Z^O( zS*RFV67o=V}q z1*QOg3wTPvu(ld$3bwQ+ePIw*NSk;Qb1Y+{D#n?U^q2EW@Jnqfwi;oQOrE0+^FGbg z+!kL_{oXy7J<{^rz9d8ytudl%oNJ3cxl6NR5A~e~q*OKcfhUzquaK^gj--)WS`*Tu z35C5N@}iYu7~1fO_D^U4^1(`V)%Ey|w$wPJGIEl8#HmEy>EDMd*-Hc8ZR86*mj3{5 zM`MR24X4|Sf!8?Gkqmyl1`h*cSa45D*r&K8@$qqK?zmdq*>K@yk|bJ1vTr|V^$KfD z%JTRmeOs?fQz0JpO>0;a7~DC(8^p7ESJbpY_WRl7M)%3xAbiDKR5k{OI+fGY6y|+ zUIXDHK;H1#rmQ0b|H`9 zzIZfdIjsDAQ^|bZ!oKmQJ9AspBr9=VjnC&k+Hk$6^UmMSb&C~$d8Odryl^-f)-2ph zWHQ-c0fwDrCrP6oqYn<=X`H-?EmD=ba*~7P`_Euu&TyBMq~8?7kHUk!Q4_4a}Hn!_8< zRkKNdIM}_qto>Ko8jaT+rYK?hodYzAzi)(j&w_-QR&Hc|)UvKnuDE=F{ zQh&i$Mh6YH72@jb|uw$VdAU<9{4a-OJ7KR@#UJzLY z{>&K0{#ZmfOS?ozM?T?ThGfsL)6#JC7P?Ou-b_2+@6~>s_v1HBhO94POQlKoOV+PQ zLchV{t%u&EQ9pg%x2Ix9w)5Uc=;v16k$QPko%2xR=w9;0LcBpZtAP*Ye30rd-L!H0 zqwCqY6>bSQmpSYG#mg_1N%t#}$|ud27|xZs87})xr&~odz`oL`M0neV>*=#M2LWD) zDA?b9Vp2rV2&nOqIeHS3!3aFpITV3^JALs6_D(+5k0@+_>Q{hgRVY7aufI}QI{nm- zq*b)b^LlVW#&=GC_qy=us*YN})^6||X6Nv+ED|cPmTbPsHHS4+W%iSm$P)40g?EM7 z5b?*mtIKYT5c$k)&-A>fcVXYXARObX%mK-mGnP9hFquJ4q}HanpnARYf`UU| zLxw<&_GhXk4&cFLBdN?Z1yfp0{7gUGS1vC5d z)H}6Dre3U}1P0n^@uo@bz`R-gruKuc{$sS3YOJMTNvp(v?FJ7|^YCWnwB0=gle{Ck zbjwXZaL;TgOj)JIapFAyDE1KLYo5)j={%J)pYdiS@6irCs4-bZ4HXh&g9#9j_FB4b z<7|V~&NIWshnJ0=&ynWMZN@<0JOUfd=3YCw`4gVlEX6|Tz{{8vzQL?)Uz{)Jn{kmt z^}vfMr-2k}k_vJjK{uachE^CQmo&*w9Hgk%fkJ?eHhN+h!ZG1g+0USwaBl}rY~pcK zDg5g>e;&U0|4+?$b!p0i-0hEhc9S>Wp#Og@gZZA+s#D|_C;q_@a9LV=k&$v_x0e2) z!=erhkdsXJdISBktoC9Mw3X*5Q6vi?SSl^j90jEkN)XUNf+K>82wl@v&d2}5H^qc} zEc~O`%$!IbYc%#)YD4shVV}qV2mykimH1TQGg{5gW9H^#)MgX&W30_V83Pf|I)#!N zaWDBtuLle}7P15d zZ=_HnFytxas{q3>Sjf?fA?B9g&iqe)A>n!OXUtA1pmqY!evYoe3IzfU&YX1bs#?F_Erg2^tj(&8~dXxrKO+e1~amuNuoo%O*l^agJF4Jh%XYFg@fg6O%q8ZYB zlgj$2u+z-}e3_acEl0BQTVeu++Iu_?c^rV-8RdeY(1Ke8cZ-H<*{WpjOvYp;2G7c5 zv!G0^8X)fgjqzg$49*N`B_f(!akK9h^6I_DA;VToaJq?-U_xpfC2%UIBM30vt5Wx% zpPARAp+Dn=4R;z=y4&g!oAUMc+*E2!=Gd%t!=g6#zg6HDNF0s<}`4&v%s{)V9sS?D^E_wtm>J{@?%TDF@!CJ1=>8 z|3(JUK$uDE(n#i^TL2(VJxB*b{BRB-<_p)@Mafhd402!&7zjyjZoynC8A96t1z_l^ z@He-mrB8*Uu>IQ%$7kM|$^YYM5WL>r-?_54zrd}Pa|1@s$fO*5A(j+K#~6)~A2&g^ z*S@k+A7e5u=@P-RafSm~ZBQN*3^X@e$P?0D^i}wxQy;(!zxpg5(aOZCx2t~`EGPSe zeSMV9QU~Iu5aW=BT1SP>db*{P5)iNjHE~V8U`qI-+etZxxtdRow+u~!=UUpq8@WKkd-1%6UH#Ms76r-7kI*G2(dkgqb$Jex9a& zBd>2VyE94J)A>6)xgwWCzN1Q zsXNy?xb!rJbeHozjc1#b#K-u=1sD(Ay?A(93jyefZkVzzH)))dVOkrlN@QvXtUqt32)z9c3EO7pE zIPh_nZ>UUa2~!0sX=E}0v zMvZ-@bAQoAhkXM=Kte%An8ao*R9dxiAt_H3uO>ytvc0@A$=JxMsKaQhGumfCGXMis z#3(3XrXoq$zgm{r@fYElYU=$@NB8c+AM3_*j5+w3xQ~a;!7hOwee2j__pnba9vQ*s zolq6cvY>rEu|*=F=sKEP^Peb=V^qwX8WWkt7KZ?5!#rHqMdT}+lLR2o7-wju1W*&Y zq-KBaxg_ND`@<+2XYrolfhAKjrqNpbr^BI&>`^_ZQ83ve^I_>jd5S?6Vp!8#}oeVf-HaL8|TXTNt%@YYc zd}{y8u8T%Cl^=(l<;+;Nwa>6ZUyZr|V-TSlsVJ07HOHo4BcVTGp-yA`_PED11s2p2 zK$BFCFcOR~0=Co~nux31n+*Tx?OHcI@d!zkhIz?JQy5De97_n(GO5m*-yp2soLFw^ z5V=R-T_e~_z+&|jj*U<+nBW#RkJOJob6?|PF{cks33(6*1g}Yr>_-vgP{x!CBDrOC zrpKl8zHK3hd90S!3YDmUEJ9Wu9Ib0ctnSrVlbx)=mNEf1pe7JR7({%G0J6H3$m0jK!WrP zt1)dYe3F}&4GEko zw6o-o)KXi&E-v%9Xthg%JOmT0s7@dWTR_;-+ziU4r}xAii7mzD#>Ww;oam~YKH2$x z#@d`RHH?-3*;bt8yavu1YBkzNfqNm~2G`&@ zD7S&irIvFw{ih1bY$`5wZySrt8IN>;kSr2IBte6zvIM$Eary&@##%mOnwN$S;ELdx5beyC>6kEU|#u~^pu9+3qwv0n1 zlu$wQ>VF3k5eF*lk`7}HwYJoCV(+3jxwZs{`=o7m^~i*=yGEi=n$J_USJ#{-%9JH{ zYb-e7nlU9|Yv*wi%z%ErKhO>Oo#1a}D7N>Cqa+>Wm=prSL#6eau~Ql@#+anE zWURlPghLhZCjNDRiNE)ke={Nz=Tz*9ceK75+oapAGn8tfU}HXW)OL-W9C^563zQc* zpOZ|p*t}E4P(WNOnUoWcQC20b*du~gLyN9*zofL*S+8Km!Aq)Usp9=&XkQg9i zYNmgA4Aua;5D)_Z0{}B*12q6(UQ{}$#sHumJttbeI0AA6w{eaN_emos?rVa8f7?N+ zIE`_`WMKF2p!xtnXh@Ex0N?=(2~`2!QVVVa1AM|~esuH$1AYRafObPI_5ltcn2vzD z@GDuFhq+k4Pi}kmon*@UEQRlya2}V!9AaEu-YF-?t{qMpkh#6%Q=sI$d?_hmIo7)= zrW6z^fFA%b0{}B407hm8zwPMS07xpu!BMdV8MP@0=W(~2+jjQ5YS$xav7_Ty^c3|I z+Lmv%Zd5jnn-1n`jAUxPVyy? z*FZZq>nz3OPr9)*Rl3Xjv0N!J2pJn?3}3t40ps*fNVL z0R(N5WwBl|=V{ha>$hr;{HkGqV&RKUiv5UNV;f6_bmM^AIdn=+u1gL?I@S%%d}QuD z;(1R02`Jv#0xeLnBuMu{C_gO8JF0yOQVJ27E#-8!hp4;7R%+Ye-BlF?`Rd^?oPAzeLH{st3z@s zwfl2|uF&m;2y?!xo2>kYKTit}ozle8>A<|!_kGiC+dWp622nZqq(3Rq7;KA-KO9cg zkki!OTN!iOuo$PWv z7a}EMxK>j)3r=wzMuVs<_C!N5cmd6*Y=&f{thJyMRFzpt){p@27!}2AP1voe62U>V z``A_*hCODN*s2sN)V_@%&)^Ot(-@rMxmP5+<=5bdDa|gd#nFjuaieX`kO==Hk7M8z za@%&SK;?9{H}@Mx-G7^@2A!MBaLrT~!(o^Bd3KuSq$g^P`W-<jl;>sqU2`eBx>4l^2R|BMcShT)H# z)Pf2-o4KsJ((B2@>d0YbpHHVdk%x3bpZGdRM8q^F*-&85hs?`J+P9YuY#ubGX?2~` z%0iNHa3Dwp>a&`L*43+L-rm|Y5{cN_1aB94tn4!8HJ4diP(#f^?kvKC8`+^2vPIr6 zj}4~wpB@_{ekOJe4b=Rx08L46L*PtJ&Z0$Cu;RPhQiD2<>ap;3v2jmmsK%syZe(l0 z&K9hbCu50B(k)3iE-~ps*CwsEudf;}?);6w(7HCsn{`ER0c}=PcAi|aPsagB1FnqZ zPn?U`oO+ldFgH{$@+N#&T{w$y&8M>94y6nb^w_X-@%CyCSk7UjPhr;ENx_YChW2MS zY|XE)E@!f{Ke{sms{<~N5L+W~`PxT(P?Fr6l!oiQYK(6rxd+lL#zR}j@ej8xofvE| zpzS@I63wm=aVs}-W9!?^@Y?e!C$jZWEzWnfyyYUa!`|jz)qr{R7IF?;uWQs|NGBBXE?%b%uBohYOtSY}jQZYwLtVMvr&njA zBM%cR-XEbMkBtnr&&c<^?J5de??FH(2CoKu7=MTf+GpLEvSP1iX17c2>sNvA)`d># zp};`JdAJo+jhWmS3hx6)7Y`Gy1m#srzq#7thY4z$&ZV2~n3rxJy({@V z1|M8qYz($re9~$BHu1RfBGcLMUkb|vksUdAD2%h;1@iQE9OZ9rJT?(J_cbH6w^yiM zob6tg`dZa>dJ7=tbnEs$N4ouOj$BKRehyDW)}5==^##SPrgo|EDx&9md|T3VNUF(XI(G#%$iBmw=F_N zZQZ_^c5dC^xS9Cq>oa5E*TiPt1dCSzyQg8!L@p`cemX87fwx!XV1|tz=*xFj#5g+h z+Td;`k6=kpDbVh&7hzm$?1NkBGIDn(^RPOpkF~9kqO^+|+QV9#A{{353DGrujk3Yw zBfL$tmu;Km2?OH9BisACKUu69E)>S{RtZ}sR4S)1^Jwi^a1bab>%%@;-S&RuZ-PIl>VqawN@x-pwY^04%v>Xpvq{Sy7E;s^uX_SJ=FT7 zcJ59uQit6p)5`jZOJ}C-Ch&c#2K}q)>g<7tZxtV9`~lORJyyLnI0B<>tBQxvSvCE& z@iLriqPUIWw$^f$oojR=xA!0o66xKlZYwFyh-J1PlZ_VRiVOcI{Cr+KO`P3k zYP^6YR;Z8oa>3`kcl$NzP{Vtp1y5yNB#@^Z3&$LT{joc*$8h2vIMql_l!i|dyk zq0lQr>^yt%)9CR5O3c!lNASg6e7CB6+oH7%-cV#lbKY;AbscNSx>1j+17DrdkCPyH zKk;nRYdjAph3%zx*0O)=#0D)0S56n+IZ@jvo>igBa}OO4Qx^&wuqHNUF8eLI>=EN_ zL_1TkVXWI!Z_4I$GW3;1ai@CAB^JGRq`qEmojT!Nxb1d z#)6uN+q16KlGZ-$Q}MiD&%C^ee3Qojq;@s0HpW!zP)%Za8#$yp}0Wo(&MnkU-;_x8>hQF z*jwoPJ#DHj(H<}+J9ErEcGhTfqTn8$k@@MLbY=Rm)>uaP%RK_zrFVN-yAM2D_m=my z@kEzZG!eokd$kVUbJ-Vrdgj?ZwA3vlw@R9`&6otKw&!#qaSRTJ|3YcyR7s z4mIJ@FTJu`MDFLKqTm6a+KNAfrR~Vd+zjDXZ89_T*flt2ojcyjK9d#g%l_n<`n)hc zuREu_K?rL|fv3-nutekNsZficfYj}VW_V=>&?%7|46sKWvJHfkBM&<2NZ@q~< zppM15=UI3f`dJ=1pE421Uz@BF&OU`+FE_0EvHWLORcD9SGW5s)LtxdwQ2W)VzB7hi zPad|&cISL->of3i;(M1Brs4ne!^lpoB%UL0%c=;vX8mz> zF@ff9;FVsoB;9_@e@Gx?aP#U2eq}t%4TApMZGs#zItP~ zUsajjJF~lUg}=mt&kmcXSnBtps8Z1{9=vMz5|_xIh9qj=EsXl>VA-K=E-wqa5$l(Q z-`w9Hj{%sgtMDTr-@+IZ<&MN8Bq+RR7u5JpPLu*khj3Nc7L0C2YG*)?fqa9d#9if# zG1A0YlB~A-*KevcxPG+yor0~|1J+EpJ+$5vy!4kyVvI%)l;yN(r%RG{xX#@g4`A}T zvwYGe>vHgQ5+FS!B11id%|M{wr0Pr$e>1q2>vyArZi*KUOcGFD3VZHl3qKImah*Tj zpZbVg((B~^?$)?o847QhQS43kk@uI$81}*QyW?qhyX42RmUVhx7>7kekX~;dt3^m4 zTp1%x5~mjQ+H1DeN)rF}4FMOhz$mZcOi&s+crtJN+QfL;y}RFT7ys3pTfCFQ?R{~V zz%`Y#4pQmC>-!HC!cyuLc4k%|sX(CQD&2kwz}yKl*Qk>UBy!hB!T~)p09Gip0_C3o zg7!;Y5H=e$S6t8(&ZErT>n-68i>wRu=cnHgg?YUBN_oO#t6Bt9J>iE!db#XW;+s z&VSH-OZ>fBia?G(76uU)WE)6+HIK}1?dy{2n)_PoMMVVoOcUoUabG!XpEkqtUhsc< zIdaTI#W85oXT-bO4>V+WBF*fpwh=7>N_|1L?Wqsp+KNy9#eC3RZ1uHZr6>r-76zu7t(0*^WV(m*HNKM=O1^PS zVc3g`alXBVC-BX_v_D)2GRHTxpBs!SXIOD7bm`YLfH@wX#( zC-gGkv$S71{VJp%x;>jqbH(!3A9z%l8C6bxe#94)K!&^N?~AX#nc_zN>w{;B@FVJA zhLeoUa@_?wFWT;ww_fFxFvZ#K^&E3pM55+lisd?k8=Q zzZ=Xg!D~@!2H;;xpaRyE9V)Tp;cH!>vp-q7eYOzQ8iLo}%0L8K0!Z~pA{h=6C2$VS zexh@UweD(!WS|Ybk|-F&y*}jEJ$dmZ!n5u)IlTXP#OtBHDnV_P5JWw zI>6g49R)cA?10`t1wcv+#zMlTYYfQ3c^`i4Okm>RU}Hb}YWj;_dSnNo&6yGzD05@T z0)gsVkahkP6c7^KaP>Vh^Bd{_Q$Vc0xa8x&&@kj%eCxeLDH%0yidNPYwsQ@Hsn{8F zapN*Ro|Dbi$ail=*hb@h$+&RY>bx4S2yW8NelN$?6_Y*l<3eQxiRLvx217{W+7d2X zO?1YbtnAY(Du>fWi4}|@g=`m&IT7e^ z>XzD=fE7_7V}g{WnX7C2iNrh*qu`8STJJFy=1@RtGBIaCiYn=VTVhQMdnHD1k-#g3 z5X3E17#uJhB&_q$h#j~+Z!D~@p7d8bfAcd^-P2Ylt%gBbkVu3^0St0rZ^w?$QFcNP z29=}xKjz0YkJMdh${k1u{rK8ffGHGQUCg?xBeMq zkNCI+ylbjr3T7x2rb36&M8*xq5+oyqInnU(MpBnTsR24cK+Ik`(L zRIT_Fx5hYJJ`~0%rmsA73W^{pcv~o6rbXl#*UW1`iHgIXP4K zA0b1KHLOwfhX7TrxE+(Xo+EHAAJ#)sfsY&jU>2%GF<^rlCO(|C7AWR;=0A5x+0n@f z1k`5+DGpH@4X~Wl0|dqu7V)X;)+^7Caf60oAPYg7OOm7JlvrU6^)c|qQ&Ou_`g*%r zxfP5)iGc)V8b%Nd5Z<~_mBe8Ulu8+*{XoSjSC=zToUN)9-FfRYcxJ2U-QWz=k z4OD9};-<*pBpZ+{mizvUIIU6pLnszuOWNMRMbWg5q(N!}oMNl{o^rNF7*bg+=o+o2 z&WWrFY=~v3PqdtRlhd2jyJ4vyS2Qw7gxU~6P|}2{yq02tfHKCFw=zUj`sq8zt8uHc zBi_1^2SKa^-ZBU}2JsX2wT_f#&_DIrZ@lKQt|FzBc)&6Uh^rJFONd%I&Igg^j=RM^ z`%3SO*Rc$V9F#KReCsTiK+~i;9bIl6Du0c7H>bPIdg!#zJUnxXmVk~h$$xPRXewTuw1$7&2RU=%1Jv|CB0ie|V- ztNuKgu}e^*o_*+*@6Ev^rYK+*0erq4*MCKS_h^rk#2XEz=JX(%A*N93h=v!iy)YHQDng|8&;+`W5u9|XOAi98s0M~% zEo)-Q_%}}QXJQL1?ix~rv*-W>lI9)qAi3?$KBaQ zPXE@^4CdkZ*1+2Z@P(Y3Yb8g7Z@e1Q;jQ7?asZC;77J@F(Mz=DPRtC0AZk6)$)Gc> zM|emf&@tzEPr=aVFq~Q8pnwZ%&v$)BBTWfk;yelV}t7|{3JoyyAQ%eb3JV5csY10NH_#%By(c0 zhR`uM_?i&&`LiFyW>}YKFbyq}GQ9$*$^ed`cZ1K?bSiZH_x}^Rp4!DD&Llwufh09D z@U{>Gz7%6I2fRR|Anp0DP>muHEOuI%hCt1T9N!uv4Na)2dKueL>-(?DD3sDW#)QrW zB@%gP<(?W@5RTRmF{8NeO30`{vI0kpkdk{z1n_{GIGJG%@OV*R97eMcD1l3c(gK}a zLNW3iwP=I}F8LWfMlG7zb#0e_OmqC646e?K-F+FA^eAgkRBipXRE;D6DtTfikF|0c z(3X^nZs#g*@4h((V&nQDJiy?{O~-BiYkwU14zT~+=KtpA|K;r{^V=ny|9Z*v+zge3 zE1-lqX{+49neivQ&#_-9NoJnFtiiF9QR!+ycg%RPX1yFYD_9DJQ=J`4DyY|hG5Shgo;VtA<1zBrBoB8QCW>PFDHyA}HjT$MK_t0pQ(h6!zAlHq3{2gSL)xUv|haB&(zYhnmk0Jzb6@mOqQnX0yU(o$~vXh1Yug&15zHvK5x7BZg}WV?1*LWnYbMjO z_3)hhNJ^Y|2q!7PEwS5zhGs;bf)FA|5bhkM1_7r76yD)nQ-Eu$jkosuv6tgj>tSI8M^QtNwHzUc(!Ch11Q9Km0!azNnNtzlwbj3>=2d!Q zyq~y*dwh5K{;p;3MVxNa|@?7k48(Av|_Qi5!Oc!;hiZnN_n#W6sGhPr7n_n58~KZXbDryLW{GXe+(VQ`1laC=LP$m61~-obD;07&%RZpcU`h5gp2b`^w9$Yj%(^>$MkGxSX8- zp7Zk8ah~KRReTSO$jX2nr>Rsc1Eo1&d5vU7!1f5UOASYf!V<6cSjZ60QZe)s#^Byy zX`(b^nknzmG)k};CTEyNxTg;lAW7pzT1=pbA>*Jf7WdIDDw5!=xX39rB{-Q#Ddat_bP#a+5L{Js&H(B(UoR%7QV5T7AGlDO1N& zl7ov?^*G-U5CZ@N05d}aFaTh0RL&@10F>vyVfR}=>!4ZWM9q!JF-Z1XiV)y$TPD>_ z3vI0tqW{j6e*g&33=z!$m_PvtF3}!cfC<4~?OzkzgrD#UPXpLQN2>sl@By@qMFg4g z0$!OMOmh1_LngW2V+pBqad83>TS3Q7j~0khogGJ?25}vyrv_AFogEiT8n{iCf>0m^ z1c>+mU<3eWW&n)A3PRfi*~G#Tf*{51CPq zv85eA+B_to3E(IHN6JtCir;GE+Ba%u<$mUsm*t5m?V zGI!DRrTaQ}(%wNEkFcG~{py`VpY@H+UH*Q7`$rF;PK`*_K8udZ0hOPg?3`Q4cRor>pl86F843Hq|guh=yzOK`|>XHzRYzbpUkBf z=Zv*v&l&4BIn*yOJhPJXrs6GsQpMmpl%o(dT2lz9e=ib<8Qv}Wat>}EXyj$&1vLy z`PDCYvEHNar9h2J;M{sCsTd0lBA#)e)K_iOma^{cQJ29ym3L2rHo0Sf6v5I4$`TV7 zWfV$Q(Zjye-q|xbnR2tw3J@eR*;$!{Sx>3Wvl3`$HMR^l194$@js~~fbbxt$y}3?W zRDf~eWj=McF@UfHDl^+&(7*NvP%De(50}#*jdq@RdQ3WMcL~I*O#5*sB#HGRJN|{_GrE|4d(Wb z9xAuVra}1Zw(HjT@a@v(Wh8JGjrg)V!e}W#4TSX}{GQS&D6?{{ktz{FX$mS!Ujlv& zt&nQpYr)M5-; z84pTLB0fATS818^ehr~JXElzqHn|va4Prg+(@}JYZ5*qW+gq_`Ft~0>@)jcZ$|^zX zIF+6OH|Q5?T^NncQ}>?Sy*6QKMecHP)v{G^&*~bjRYXoD2kFz+?B@08WMXQVtgP}$ zu}`+OQiy1*H)|Sob8gqvG~|hUf7hsU=BKZPj`S@&y3TLAOw1MY=bg8^CQaLB{wu%7 zLOv-k(PPvn)o;FdxF9B!u86x`W;e^`EOd9jk$@Jq&Gu`{ZJNr}Y%P=fqxUP`e{Koi zydnUECgD0>_L(8RY$kS-t2$cjT#ga}`98oqumkmX+-?s+#jKnCQ|*jJMR7IqglkPr zuRUq?%+n3ELeceWRAbdbKelQm>+&1NI0dLKAvO6ieLEdh61{BCN8Y;CTq$L6nbSQ- zLAJYgkD8w2H9&x|U{+=x^EO>@el({H-2SX^ob)7R%gxO{t^SpRmD90Btr!>kN?Dh} ziswRJC{GuaQ~_#$ef6P5Wy_at4R%&{SbW2F)guCyT5$#fTYO#Ctx3o?ZK9ffhjt-Y zc6HOOcrilzzUZ&hSsd5guj3(__nZY!PmTa&KCQ?qaU zu0s;CXFAWTy3)SVbPT7hDZ_t#;C=%ohPZ*Jdc>ic_|{B{+`=C;oA#+XMsBcHRB^U~ zwOv7L!Jt@W-uDX5E>Yb!)ytBDwUJC=xed4HQ}uT4^u)cJOUk_XGutl_j|CsP$}?_A zyYYLuJGh8+0bRyUcb+$|IJkbwzHU4;KLNYIiqzNm`MLQwR4Zf3Hy?Iezoh%lWf(H( z{@KzOeKIj9d;{$;43p@iu`(u;o<#$$A+#`xSKpcW`%LGn z_1_5nr1#$ntJB&ORT}r?TGc~oE7uu*UeAOuVw>a>`wdz)r-lw4)kjzZhbjQa10@yr ziRJV4%$Lc1^_i|OumZ0K_^e^M>v~dX>5o+FI?to5nKf`zcc-y<1Q{*b549=jbodT! z0c^&9e=a@EJR(@;vvBCAnG#VXJDrZ{8!Pp4SaKf7HL0Da;+9qI)YM zYtS@)y6;w_fsp{LnZmYR+h-b2-G*bI%zT2e*0bSY>5SI&xO3@Z_O(6S_;jbGeox1r z+a3naw?QnFZ>&I(PQv0kg2VjC@iql|>$?#MvP8+{A6Fc>dMyhyp z_$?Xjfv2zJroGmKPnq7ouMWTOouspAW{Ovkq2M|$g&h3U!_yfVK=9OZRdBuZ#O-d~ z{Mo-b+BROPS99qe`bNKY*ZCCXw#rw8-M9C*m!rCEEu8$_jMh6Zwp0kb*!+EJcl91k z?0W45pB}k@1vRHQL|{#}%Qk)CIsmxWtl^Yb!fo47F>Ne1LHri9;@AEA-sGf$-?Z<;uSni0>%bf5R$nH@(O`9l zcdiz#ioT;EAXh?9?_liOngQOi-Z8q-jr@Yg6N=lVl|gGeuIz4QKai~s=&bGXXRUmCcLYAvOAHV<$~X$QP<>Requ_I4T- z6?CS8eBDITo=s`*f6bgRYPSzd&h#|=a}LduJvm$6S4Rk21^J?F4_Os!{i;VLT*P#N z26H&h&(q5P@|gy%9By9hR*PtmZiCyWP^P}0QoU^j4z5RVwCe2syWJq?@%4q% z?8`CD&#A7^_zO?rYs2>BH$0#WD(sFijD@fJ@riO~e;u#ox3$cq(nc^9&a^+6v7YdO z>SgwHNvj899gmwe{`vQ^X<0c_T4Odpg}b0@N$Bb%ZGDIT;+_n$yUya&+rYKN0%Od_(SACPx&IG=^_j zm{J0$@cYf;3qyNR_?_WkS%{=w`n zd0`0Pdj2GI@A7q9-|Af z(c6T*@Fdk+IDMw5i;YpR%2uyOH5j^>#2EQ_L#sU%+DTtEVTl%{})n0vt@7gTLy&Gww?Pf=9o_|wB(=2+R!)cz z-itHpr+xW3ke8mZp*yNq$&^aA`C4rB)FyuBQu%p0+7LE>mOm(#K}!y#Xt1q4vhHVvO603s07 zwltxxd8PW!wfhzfcB?A!g6=fn!(aEwj=^uoh46veBTG1^d4~Ki z9mqp}L!U#A&B4^W@0;ZG4ztlb0g!J^N0V7U-*`CQMQ1m*5 zR{FU|7(1h-k<-bSU;kpeAA@?|@%8uQBY{H8TL{bH_X|yD_uLy;$S^Y}A3vZJD2ii44-It;-Ji;?PF@z_Nos9@;_{@NC4ZPhm zpGe~By?;Rqoc{g+RZ4R#9la&~&b=4sc&u~}yR^4-Bh&iP=?s?QrX z!wh>0e2qVZ{A{+=9`3oaqwnDU`I6OT!)NgASz7t=w4=IB1;YVRHY&p-999=;Ajc`6 zb#AmBf91AbdLZ(I_buR!pqn+}grVp`^1|2nV7!3-ELvlCUXJp=bV8?dEYHcw%?;DoGe6}>|Mv98iSMJ`a-?YR==10-$dx}ZQCrnYJR@DIfpH!1 zyxMR8=8HNwgD+aRbiz7y{t_P5LPLkLaFG`<{pXc!j9{+R3@KYT&T{j)F^YdHe@gP+ zgvPXfk1!z(aBb)SXYz`t{_(qhQCmjaV-=3@w#viQqB@4_2M(#|A*|gO;9p)@*cg`+ zFhf4VY3z1P_3aXTH(~cb>N*|Ti~!zC&0zZC)It_CNfi~I$clvX+?o_It$O24>QwQkrysnVI1#J_Zt>qPX{7fuPBrq`0fPQ@SB{Oj{ zinyTn$aO;<`Y)bDrLi8|lXxD z8P`L6CEL$`KPlHN_${s<40; zKHnL0|L!!T8cg!TS|-s!QAms$N^&NI9#d<&x0xa~w1B7}3HY9S5@W!Z6fHrbdkt=z zKc=&-^+gA4~4e$9Yx#Vf7#!#Y>GObkzE(O2> zo9J$*d!7cj4dADo+lLs(@36Y1%0%qwNSr_#qfV(zkCMwtR0iGM{D8mvjGz7b8QBc^ zV3W$sM1_hFw8()c8R$GwUz5ptJm*SZ?!4lk20tIml{fRb5BZrk(@HVc;X+|8B9UB1 zRgr-haA1t^PTq634)bo@d_|rh%mLr8-2?Cb!8ehN%8z>cGx^_#BD-_{E^FUDJqQa^ z>;LMVRdzp~Mej9#^U?-xMS#XSkQjI2KY z&(4|Z+O`6R#Wsm+3`Ws%;1U)Rs;Y4NRFHslZyx0x3&)C)*z1)yr+Mr8u3LqP?N1W$ z`Wk9U^@?w%*e4#tK1RLGG}YJux7wa8I1kO_)LHJOd798t`4CQxOCTvS7(r?TD)Jac zdXBGZ|J#juZu>5p2b1;`861ied2e8Onia^7>B%DBYb7$Y? zPfZLGHQ`X&T4BM1(9p@6IwNw*yk;O-_|*Nf&)&IFo!i$cuPH2S%ioIEeI_$Ux|^IV z8A8t>)HG)16k^Lc63#Fh;MSsuPy9F@Z9|ub)6+|B=!v=+uf!`WRtWO@=zTu>wT+vw z{y}?gg4qGfCi8kHx_@H-f+mBvk|lo!|J3%&J~1DQ6pzM(71{A(;ql>{=eL>1b@as! z0VQ=@u0#nKCHT<-FSt+$zAEdv_x!|v4K4O8w$v{8^Xa}!`Rp<=U2XUCSUMJ92Ba!93Tbj4VBPSwh9#xf?DpkR}NMN?6iF!ac@IG8zCCNqcdC6x-^sMg%6sqciH%fMaPWLdby< zAWW)1i*VE&&tZswn#3@Q&ZWtbB&m?9DiMqr59ix8S|v;*0)n{<$jSPegFDob{7Xtf zQw4}|y0*&|6;7$j>Df#mO^l(?jErKE!0{jk#B+C4u>AauPh9=;Qs-rYEB45^+P%;4 zLdSC3hqiAP{A8?V6i}H9@8)6%xQ8SWf*2{z7Ss-zxXL7(&dSkZCe%?Okfx#oH9ZA6 zugb|DCRXRY&0`Q{#p*8qZ&%j&XWW_oJ#?`ar#<`(0yrrSya=&yK{y#?8e+@hDRL26 zCNBSm?G-eVf3FJt1QS`OB-WCQkr`Xe5olcw zs!d!CaF#jKnzFO}bLH9Om?gA?j|HJXMimL4D4HlrQan^g0D2qW8J#uM`}g4dQuNJ# zD|Z2Cv8k6m1frmfI8sWSf}*8dEu>@?E0>w|o|@S$Q+kXB6(EvRP9kE5s_=WzLCA+@ zr8$phwaomM=|rd1!Y-DMXX3-tx()=KLgQlKu zo+fFsO?xBu53%yD7cw&ccn5bQG5@U(gu|L`4j^#I({l6pbO8E2eXb0CMqXZ4jw6?s zBk9HGBLw|2?%ez>1{h?C!AF{7B4kotq%~!NiJnw@A$&4@{){}M*`&25Wc!jq-&_Py zDtDG)1Fk5C7`4H$k6-dTH#RGqymi)OB~vU5)S7h5b9cNF)HLB@JUL~x!)|gjnvjW_ z<54Nl0kyYP4@*T*6Jy9I#7x#igaz$4Ht4*utOkJ!T(Z*u!Jy(na3Ml zs@yHK`XRA00P~J%!I(TGQ3Vk4O-({Uy_tdCGq%o^JQo#RPbfhQ!9{Jk0*M*UG60@= zH9ec_+$Lhz5rh!5n*Sj6*)!|rA_=O2w*kTEIWt%jlGPej(YGXA6T>k z_0yxpcx+DaRxCE}j)v7)=gB^v3KMhlBJw$+Q?|uLu6j(sg- z2Iei*IC|_Z-J7AnyrqxSbDd9;qD+G~W%j7fNEILu3!?Dsi|lIU<23T{1EYJ*$kDM6 z&#cQar8LTDVo64*8l*vjcl!m0;|C`{nEFIoIpm~4pg0ZwOPXim7|$0MLUNBlMS@W6O&3|nxaxIhTbU$*RA?_XRn+qFK9w?$tl+}j7Bxr5vsKj zJBcKPL^Zb`(jbS;uR)b!stYx;;N^)+u_UDe4UW#RA!^FH);05RDTca&ECOKHL3yGqJmSaQ0)QEPrxEtOOm)|df;17^9(4SZ3IsXro(n2ixc;?PMFu0WVJLg^hqKrRARvI0GfN^ zvfLVsCSK9dYzgWKD$hG8ugn3d zieA&kY}IO<1Tv6gOE3o>>Ij(Xr43}OzfD1PtwFP5q?|;pI#4}g2_~XZfdhrV-CC)c zOuVX~*|o@Ak5ZDr2R1*2xn$;26z(XY*0xpyWe-k8Cjq+)QQy#2t{P}-EcLhP8a0!f z*WNK(0t+~&#b882GKQ2WvNRTMM{>P0^$7x5P=v+C00=qpSTRft-nMPGY?WHRnHc5v``LYfv;OW(dILSpgbEdgN5$%eBh8rAl7eyv152CPo+n zLQ8m-tXP<8@Fl>B^D`8cPLS75LB(Eyuy)K%#ncsaRMrWrU?@0=8)fc%dJ%j{7zLZP z3;@wUYBKLH>VaxKehWY5o~4(M$C4)T6OBWoViQs1#d*z#)chGOLg8HW%If&FULrUa z@!*L%^HU~(VkV)fzpY}@Yl`EZi>7u^4;G**qlrd1d=R64Aqp|Hrl&W<#w6@`PRt5| zO&EZnut7^}=5c-+MAB*Ux>YBCiAI1Yz8YFpmvgnV47rwOA#1GT(`qXLQ*$8p*z24o ziBL+W!Knut90yOit6X|gU|fR9REI4>N#jAaF@mxq6*cd~(lbMH~}C(3Gfn1VN2E z2!krr?!B5QF06-ENG8T~PDo0M7|Bfj0i4YTLbO(=H~Yj&>tZMfqYIgtjG84%DY@8H z4UO}&=ao*8*Cwovy;2eofkaE!&SAeb8Ga6VE%*&>a^Jtkk#kA+-?01u zfYHny4FJF!6o4mS?QtiS0N~Yr6_XNnzykvCqS_qw1OoyBU?wtafh3vX$*dkTgNpV4 zENo=9J5&h8)@+6`?RKg~9DHs6&Kn4J2 zW&n)A3U=LP?Ynj?69y6jG$mw5o3^#5Z)J8{w_Us1q($v9V1@vK5D4%Gc`igP>m<8G zCh!8(kNhtXQTYdtP4b)h^Lg23zHv@RzI^AKuAlVd=<8_v3nO3Bne-P%e$O}h)~H_^ zIxk(POP`;~k9Fjnxl_-jo!FsLo${wzI!-+*^^Nh^?%;0aE0rQdn zCenmA8YwCylrwhaS}={X9FulAmh zt=2mpqz0kQ8FKqIOFBbEe!D4NoDk+@I7UN@jruEIO>p|iD7Ax4DUvDgo^ywM6{FEH zTB&kdi3g(muY2k`5mkPuDWS+>>!R2lMMtG!65>`a%}Szix5^6A z+g>hvzo!P91>Zvy`&3-Bm*4QTt!P zm?P|Wn0|j_>eTkg{j$MUqUkDwn7fI9M@d2LukoObsC@EX zwHa`E4tbjP@2=K`(5(d4G>aOJ!9|IL$?Jlyh_&~7s-;ftF$VSWq?t zt?ZU0x;>g@=05U%UOr|{c7I-*o%2-rxo-Y1Psq*A&HkGr7z)*PRduZtw*li!YZ}yU z3CHKdZ<)t-`1WSZ{pZVOWPE3U?K%6Iw+7C>D#i`o;7O8yeM7J0m}{ei;y~Zbs^!Qw z_gCe706dU#%t!j3a%=X(#6ppZq$x`%q*D6y~jn;eeW$>f3 zZB{z^`(OWn4Y@%6_*$A9#r0hBCcUI&qwl_dy=$~@*DBwQh*|WDnNsz**60{NfVgR1 zv7e&kwy{YFp**rqCQtdTgf18_?|?mbhszq6L?8HrPm zJ9iZ*e4H%Q#hUGI?-!|O(Z9V{@Y~P%0n{tr-;Eou@YIJ=yLj!I)~o!Z^(mygT8w^; z|FiRTG90;Hp5a8k(jq#Z>!(NV-WZ|oVELV#KK2Eb^F`e;U-Rj{a~$`MoIh5XKR0vB zdd$@&TLGQ)M@D^XhPQ484Trv0+@aC8rWtv2T4hmRf3}c59MJ}a*Pm3cgB_?ufa(sJ zI`^%o_vtrpl;sHG(Zo(UZI|vsD+{)}cY53INvos3n9I%P=PYvQ=-<4YJ4Rh5$_kDO z)}Fx82{ITMztWnS8T`0+-g#*KTJz*Da%l?P=zPt$txBoA%LT_#0^3zJurfyY>`Zdz zo9EO94@o*lR3cwbB5Q=U`fb!8co+Azdr@{fy=Gjw`K&y{=^FI)!yvq~jtD;=ByO)& zucRBmPV|L+XES`CK6ZNBv<#(oFJWZ^a{bo{FI1XrWkSVU1rgrcS9<5HcDhQoLzVG1 zlDM}5K{=>yrNOAL7tLr>)ZZTeJCTd(UWB(eV6zY{;C(ASf12-MJECgYs5eL5;^)hD z=j8NqW_Nzq??*1=&N6eGCnl`kN4?7LSStuy-74yTmC*ee9F9_b4HF9M+mn-zn^ETF zloavCQap-2EK!x@#e@I0C!FyPbXm7AN9MP7ZaZJjw^v?~otv3WlOU~bMDH>}H?EVE z@Zf(Di?*qpo@*vsMd--cna_uF^XIl4?q)B5zf_pfE>^6@0)g%BbacY6i-u};p1McM z-OJ6D!1?jlhm$KenP>8tgPWqlMi89o+E6uwi`dG#1fTtmV%eGX%bQlW@-jv+jL$MQ z1Cg(H_qDcP7;oiaqd>ozaz-*Z%%8APk#~OyMb(X~<;A+R_v0F;U@K;H^s$M~mROA1 zNAtY9SNnzLFiK^jspamG+CRL#y)r^Fne)#tv#b?bCkn!+G-0{QuIdFdAWF>b!q${Kji~ir1b$uHMqhH}Fboc_f-y z^+TXHC)e2s`TIt;fv9An@x}(wuX4D2i^<-pq$Kka`(8*bgX<<-d)aZV_%ySeAzN~Nd`TH;>q}|r5R}(kM|N<8un zE6YUTKq`ohHdjXEkoXzze-hEP6K{?mBfl&E2lN*F^WEd+8mb#;+7$EA8^E5#t0nwp zQcdJ{W4A9|^_7v%%V+b4k0{~h&SCBIs70+CVQb9w0nM+vtM9rN(0hODjUQJgXDp(9 zNY&OB8zu*ajNR(t1R+TkmQ9xxuNJjA^L6;TEeS4g zi`_L--A6v@(X{k9y=3G1=#9tf)OzXFL$vgFi`4^~yV!92zTa#=+I)Ba@wJ9h)I7jwvz`?h|+{<44m*VXYwhh*mAX8Cipi=MWA0?xLqBUJvt-z>Hh;r+6* z54yZ=Ki1x?5^kQ#``T~b5j582Kgus-=Kb;pU$shE%BRS_ehu&hrQsLEeJfzY7IgtR z=41tqylShTc5^9o=nh!%_(j6*c=g&kbGEM^c_bbwL zL#iqtey)1M`-@j`#MUvpZxiv!JPV}oQ57+x;g|0_w6D4;B(YLi@vC^oz znM>)*Gt7@pm_n@EANQhq^|W<(OjYd~)F=2USNlemv`=s_oA#EI@jfx|`4!qxdfe_M z-AA<-mUMEw5%cQhne*n=rwTgI_jkpi*O?;I>CWnB?Sr}>GXuap)!x%{WmO5tEiS4H z%MX6J4eJ}Za2z1{-k>jqyS)LM`j+(|SM-Q`G^H~`rCr^13pB=By2DtOPeX_G()F7+ zZol<^(go#2+9f*mjXGja9Y6B9*VKu^xyfF*&bj1W>oTF)RpH`aJ}C@!KZJMK8-@uX z2%W;}ZtvPjyTZqMy7ZBFLvlwKt5Hoy!x>9U_T_V=EXU+Tge`?#JBR-tmTX zYu+DtiU#kVgl>2uHE~R2?pSrhXL$vRH@nqheqTx~2y?4EJOx1J3FD3hG6JhXEL}Ys zV-}BaoQ#m-m2p?8k=2sdGKz?CN=Rv5^fx&pVOsv>998|iu|91KRY95`@8AKULXEqOJDlG`Zp&KJ9~#kiaUqF!*Ssl z9b2hhL2e%4OWRyF-U{EbD^l>tA2D6AzsQZz=;z0EfT*D5)&CM6+6oZ_hHC1V7kLAY8IIK+E~3@#G&E@ekqq4&g}% zds9gJZF|KrIQMfrz%M7P`?`~od^*L$2G|hGc?yPR_y{eFy*OI_qiT=t8^oUe^wHX{ z0Fu?qiscFd;R75Af8BPzqZIjY-aqW516pwlP=B1o(O24ut$YR$fGC#01fD*i7#w>(??SR0bOi}yTmLI&3csq@ssrGt_ormsdIScGwKH00>kMw$oO~)GH z3{k%O+@p3~cW3dCR~!R=0h2RP```Hhu0uT2Pb{mO@&QcTdVY&fBnVAkLJZ9Tjsn-0Yd8Yov8jb9iFjycmmpS^IW&0_o@}%=}8IMh&bM zKU;t?X`2l7f@?tbcNIGUVjtkveLaja-o;HEU5zDJw;ZOZCJX=MkNzf}0rb6{p9f;R z^QOvRv?_2>$F1Rklw5|19|xA(4=7^zW^H1rduyo=5cu+L^_H+q+EplaD-H$=ScSr< zc)-i8LwnbE0oF|R?KIktKLkYAuc>(0b42FHxnO*Uok78+yKXq)-QekJ+JCBWDj1h) zAn|$s_jNwyOLO1OYD(XOZzSH)`V(HeNXYT@O2FQ(*wWoh+icQ(b-BfDr*6YUjN2=& zJR$lyUta3IJJxW78~h}OLC-ns)+SfZ%}-JJ2|Y15I*VIB@oI?~O~_!X*gL>vAGW+Q z{=z(T>I=K=!g#y;k|cZsJluer^WMyxYM}jx`|l$hDqSNF?~nR1R1kg;w{QY$wAu=* zZzfYHwv4414+|%|Lh%7y#lxwT$-`FUVfLsOA2?JNr=BYiJmytu;Upg~ecC>oeC&&b zyx3rQ4cGa^-MP3>vLEPSe9WcJeV07Q|6SvZ6Vl;FP zes4qj5rl7uBcMfh@hi`qcl&Mo0<;4NIud+=zZrxO*eeMx#KNdAlDJ*^*4%KO#Q;#u z&+@#Jr@}=s2kOCzGej(|1;S_uMGi7wCM)_jt7r`9?{s5@^?s!ry!T3-Gv`fZ=O_H( zPuZQ8$x64MHWmPqm0c15Y-qcZxJazWm4kaj&dLE`{~xU*#|`ug2baP ziIEVZgc=J(XyfM90sQSBA%E^s!VW2 zNh;u3&b9dd^49KeI`AyzMrG#t^UU9NB%d#UeeY%=4>G#Qc!cVzPl7*-8^!7143B{*$%ebHjM%77|y7rT_ zuU^qoY?;%G@hcKoGaaXZn)oE(ajVc;0ybA>DQ z+VC^%Gi(|(2`-7628s^?o^raknhPYKzLGdu1g(m$=9wlFALN-6$Q79)2~r0rrAC5d zDN7X!`C-p*4Hl~I#96oG`odUOWHV?Ypx)31Hga~>ir55(f-RNn#^>Llt5J{y#!7sKL^ z)0KM`KP#R9SU{)0ahYi$x0G0vND(a}90j756J)W$zj$f8vEnL4P<#{F@7aBXVtoQh zsLI>oPgOjvR8_N-DIq3-sG6RcDDq8j)FOC<d<`1xcte)HC=^(o#HT74?Ae zrjK}f3mubr2q{jPMp!WraokR9LP?h3STNh5>#EqmOi>h;<{A!}A&UVNvW}Y*u&zL- zMarnE7~D2Oy<~(-@O1!>Vu}uYA7%JzjAxTnjW27v(W~W}zJmYJviNHgRBAHPv?-%X?GPAta zVi1WClGvSD3neK?bF9{q12kugHP)gmfXrN~*Cgpj4Mw2%Ftz0z?3g-5tttclDNX7C z(|dyvp@=~yT5NeDZ&k36!gzY#s*NZrRvjbW_ZKkum?kDh0o;I&2cT+T3#mXrt~NXA}*^POEW z*3T$fF7zx{_ENEOp84JrRj`f>H%)VZ6yqFgl2YoVfs{qy5)-!M`!!|CU$b`l;%u(@ z0A$WVx)UG}j!|K%;w(!mdnbYx!qWS?-?~C-j!=acK=^ZYbdTij)6E*Ky;Z9e}9%*Q?B=t^JyBu@====Ko zsiPC|I6}IiEyg~JTx@J>^3LW3=j3u^Hf;6T?Ag8vN#i5WOd6tUHM29Qca&(cBw}JL zyP^KHu&f3?!p*3+j|Bf7NGU2RI5-8344BHNI}M0KvB2!q<>!!Cp$tF;Gs=Y!913Db zc2aDqGz3QHLHTcE)x7hUB>w1fqI!{^=b2>YdgoM``kVXg z{tbGc6IexhQc|X#&=QMiOkmgd+3@0awy{20&@=1aS7#GqkA&RTSY71psE-l+xKqiNf zPMTAQmLmQ{K$*wIxUiNQOWOcUi_yW70g`z=8a*ZdacLxm^NpQ6F~rc3QS7ebmqG?V z|36Gy@?%~;TMgfF*O%9KV1F<16$PbNrYc)4V^~fy|9)irMmB-d{>P4e zE1hdTiJyr-?VuW1zGqplOcK>%TPTwgM!{J;sVEl9;urE=C4`4l_bp>B(oRG*CWXiX z#z0e1mL%2_GIDp??Qbuo9%rWpd=e#jS?YFoc9&axm@(^_PN)0#qzQ!HlC&Ml5H zBn6Bhx22?ja}B#vqmSuMF?55zqxweZZJ+&RCuVdNrSj#;7;UUi|M`*s$WBs_nS^9+ z2m)hs5+;(?yb~1C`bLkd+?Q006#cS6T|2!MNNltv!1UK-$C$vYp?vg#(ejjir!`UN zW{!%zLLJ~1h;ct9Xs`S&y>b|D_IL!Ee~VFKrU- ziqJ2>3`1M8e^_W$&H|x@XwKuK8|rT=+x3dmFv5N&k>a2j#}3FCf_qs;Fg-OndQg=t zO&c2jXELb<3^X>kE+{=EQ8&zEDEuTP4;mzN33evIMU5t{>%cd9 z!;}}bC_PamG&sftF$jw50wtO}sxIS{Rrz)p=%N9oP#__*iGU#~pd|eA76M_QHpyM7 zegB{|Rze<=$P@=T)QTg35F)8m6vKJHLNM@aP^#w~n_wv3gp4r=Ytl>})`}jfN?iU2 z;i3sj@gU$)h?iUwNYvHItdId)k8$(2F5?cATugf>Nx_9lG;rCZ)hQZNhzCkv)a;a9 zVxXoN5()%%4WJ!clB)!kDf1nn9^X)drEL@hP5+a!i-DFgKvFsy#m18^@!^7lotlGl zsCA(TJQ3C&LLNDW(>i1{bJ8&WGjKan*hdB>UUIr(OQP}kXjv-i!TI$Mwwwt^VryvkF};5ryHXU((0L~ z8H)}=B_lFycGA){u{J;CA{eQQqaBs%Jr^d&si_#06Oj=zOiW1C?xI5_O%GCMP=FYh zDhy2l=uDhq8RUdd1bkc3&dKfnf7eS7=1wRsfk^ZE3dWi=ILJ=F#O5OxLwQZ{VD3Py z5D)_Z1OP%r12zCqZdI?UH38I>SyxW_$w?|pW6}p~259-yR+I1Pcu>anj$cp2)*c>@htk>}9gn(L;C3=i8ptOIAP4{$ z0RWMifTJq|WA_wO7B8L3HC0MlRYm%fpwM?TYZs2OFzqXCr_P*4p^eBEZtDyDYzc7x z5Mn4Kk|-omzo#noCxy3=zVmTLX8y@{^y|LrJ%o`TKl#xsT8D-nZWjBfomZdf3nRnj z>8byGHV@UU;poVG7iV5d`JY)BE`9Z}UHYV6|GI5X_G8i8cRuK)`b4tdryw`!$jN@> zHdbFI|KtlR;`&_qXZ}>tG4o0NSpCkzzWMu!XdX^+Jbm`l87m0vVedJF%$z*TOugaxy1b&9x1STaMsFvJZ0= zD2t@Zv&~Km+Q7yn%$eWBVLc}raCTWOg%?F8Z)8a^$#+;CZqTmt_ljuGddps@*y0$e#<+M>Th9xWBV*htp`dHpT()m|m=*B3>%zM9&U2`yPfxMf%cBSW>3wVz{O|ZlTS&u@=0_s*|CKBz=VIi|u0(0mMzA z0lX@P?|ZTUKh>#tiz04%aZ{^kn-a`@xvbbiTK&S@nH5Np=TExP9#eXYK`#(-1F%x= zhB1rVi&pQ$tZ&+3Z#!++`$wK{>jh zF!ssCwbc}fc1*)A?DlV!_Q1NH=`=n~MPK$_<8Iqx>>UMeV>jjlY^0QWsA0Y_s6V68 z7qsM6vhcubbkDhk498bn`YfueMa?uCo2H_Z7pj7{lrq*cclRc9T=-M4irC)0OIlOW zlLP7dPH$-P>&yk=uG^27hx$!u;J=cC- zHdZEPG9RtGWaV3BRpI01KXWx*Zf++YG;H>WzEQXg&U!Z~Q8uv^Lf@r}5vcUL?FU%R zqt>Mhbn0fl|ESB@*XrI+k!KyCX_Y<}-Om~(#YNV(-$vh3(Ke+<80D?5`L{_cKI z;~J-vLM2wgTtcki>s&tYTPVzC`vzFPxe-aW;QnN^bYG2)p7~dgovoU1_vQ`Bo2r!$ z%eWJt=&K!i++3M2`qqV8-wcjjo3+`$dh~pK%T*Wt>M=)jzq&$=2r<-cTQ@^krZ?#>d?ETS4y^{l|h z;USI*H=zrJSH?}~dDt~7<^E-3De!(URh{4G{3T55Sc!;WUy*{{wrNE56g7#Q{3=g1 zfM=_!;%I1U@_x@vNUpxBH)Lc06A@kkqhUU2U+D;P-BeG*wd}aOM4JKT)=cYb3cx?QR^SS zn0sq~y?LrI*U&T;@N~`(O$o$7h%2+Q3V`#*{@}0fZ41Qz=GhsEZ6>2g2%1d zwE^>oAOHQIkB9HS{EhAZnO1lST<>g+GiceWejx&!h;MeZHI&&Wh2Sl?2~E58?ZqFb zuA7}3p~!uoyMAN7VB+Fy$38{YlyKuMApiDv%#z&dyW=!Sp(^ zQt3IWw*OB)%XfeGT6SCN^1-DV74>GS#kj^QE7&Jo_<4J?;R1f3^5gQcHvfC4ZROdn zY^ZueGGWv53@kTM|1NzxagcoX&7Nxb0{tG>(xxq*b)*D~YRi<%W!=JxL!p*=ha}c$<{Mn?x zPd(@G@J|tpes6kmrrve`@UPq#r%u0AOE0*GKdSHVFRS#p!}hdnn)fe+#qlV*ol_X! zp49{1tqZ`Wdh-3p(hf`5dGj*7X|EyiR<~YQw_?YM5ek{`%)O5Bc2{pqE(50kLhF+g zPGCNk_HCQ#7V1hT;?t*{N@Qh5WVeeu?j~e?#R)wRhIFutp69CAKbwHSTs=i0QrlFp zBk3Q9TyW8($lkH=lVp&K`;V-kNG&4QKcpbv_>s=OVK;5t z4Q}nqM~CFqqb>}glLnFhT&T`cg%ZB2*+nzp(k8Z+8I>--U@-Mlt7e?Os(qMT^Ll!9 z`qpt9zx{E)ZoP=?(y^kGWecJ0GJ1{`igf&@4=w`e4lj%wfgPvYl#-5>;q+k8QQ)qfwew*DYT_~u(X8B;YTSQZ}|L*?12bBF&4bR3z&Yx84#KG z%S}7->l+1L1H>a6t`qV#rgu$?H`uYpLUwbzMyfN0s&|tc5w~M9AS?I6+Y7G{^#=o0 zKY*rY_2-=EvD~x4nMZC-%9CBiZNAiln#WBHZ!65{fJ-v}*o1lRr-BjEOMWv47U>A4PYq84P@}jCX4AQp8 z{6foyFZFC;mdVrUmfk7jMB9iG z12=HN`?IN=h4Aah^@+uU6Hb|ApbL9iYGS*8>mPAj^~4jRJ+fu#(e^RKO+U84-a?1= z)by1?{A_IrpA6Kpn|fniXQ#K#h71YuZ!<1)#p$tX@DXPZXG?t{7on~AOV_PlB)UA} zPdT`OW{hX3xZE6>*A3QRWS=0-+U%EDsWQ&dW#4T=BT=`-^}@l9go`II!)5hx4F0{& z90}kod@8ouDo4K=wUonQgh}y5tlczSW%~0No%DN^NxCPV|}eF)}WZE z|7ECYLcxYLu}^Lp$fC=%5DF{a@o5|$*ktYmiw=`jyve4= zZB;_xwf5A8*y^oN9$iE>u*9k|t(b?h+|K7;@m`*27Pmw2cElf)*N>>Qo$8qi``Kol zFb(8I@l8vLWV7!42~vDO#{-I9TS6F;T`HFLoyp_DVu(+^qr9=hSpZZ$BySfk;4h28 zrdGQUwtT^TTbj& z1A(LXTQ_hB#3j&v#hrXCix%D5auJ;3PAeE!3|A%ZvLjq~bk94s{Jw#={i+wDoO|9$ zmuVNv5E6*5TtP@w5v*6(~fxfS>hcdS`AcEw-8>y6gPp%b68h zF;1nv``+D4j0u?UN=SgKd$C2OSbyB`#+N>AcG61L-(93_B%hIq`go+=rUVrHWWz36 z^K|2fKMXIF_M=^iTKB+EAsMA}T9S>=6NI_dPecpt`{L|}$SK`AwC#bFkUHIDo=ID| z0q?)WxBDmUeFs8)F)pfNV6FTT-~sj(IJ)erMW44zAnoBrW9wCRR!Lbx z2@ewS#Q&^56%TJjfJj|xwC%*1%v&W4E_}pK8l!iphUwpMljU)UE#1DQw3qTigSu9Cr5pxO1C5RD8SJvx$Q6hLe={VRXyhUNw0?+6D&pr+Sv+;c+bX zuLOX?*8TkED;TdM5;ZE^XKUHq;GMq*d5j|)hih7!cIETx>TLFM|EU%x7`kD;LSa#s z*gyKu{=?#z941c#s>B7Hg>sMwTpTnu%G;ZS?x7+L?7stt%XT-5jCV|ejmRH(^S&>+M8=;P)s(d36=L@- z@sJT1sasq8zT|Yj|MI{|o#DTr$c$aQq(v$s|CSuW84x;nZ@VRO^m}@yys#_q)%~xX zn({k9xq$iVsD{by+E%_BR}PZ*<1Y=PjZgb_p3LNqKEb_FbL36bUnP~WUTCNsFD^$n zExQK8)%(7N01#i$r@b(>@|LX^1F8hwuQ|PFQZvX<0(NT*DQm`Y(rEk9_JfAHQL6Ql z$3_KAmO#+OQk4m@QN@p!WfPd%r#91gz;>mV>9j1#BwP!qZeE3xluxMSn05>dQ;&fE)V$^R-Q|A@?$YnJx$CLPN#t#@$ zHqmc3r*mHN#)cP5VS+_DBu$=3Wk#(blX<%)_ZxjL8)_0XaFP~#&9}qiVMHjZLZpBc zkN@%4W~mu@uDsZ;)mp2-Bp~67IXU;_WSj(1)4@ameMhq~{;^K*k41EC9f6`mjA`Va zWTjFP*A`1cDM;fi>`0$I4Bi)&U^);o9DBu<@nSwfg%QqBL%a={8Spyxo!M*sTBwOg zkxG>{P(!uAXiX@-8H;ZTN(EQ({?F(9mw(!?0^MwKOo>m@kK|y)`2cPGFcb)kwD(2Y9sKraD)5wb7G& zDUvBTQmVn?n;C@7X$?ZI`N`B$>3fp8JjG!qO2JU3MLbf zmM*pG^#DLh<18CQypefvDT2v%x5Ay#EO)j@wL=l zmeoCoptc|!Dd~yM1Ttz<49%%Ea<5~^-XT#4L85`sC?=y~Jn>H=NsCLfRprrCDF!k- z{u77$kL`!0(Fzm=Gv=j=+viH*^W^z3T3&A-0vDDZ!oS^J zvIt@zCC0}Flq>-pl#9nH6+<^Pmb#iLCnXLbiY9aAn1l!kQlQ{6Rs~klA)ZHXN@QXY z_ZA)~OK~rjV3d%hxS7*;G@@QrW`mj3Dk__jLozc8GmHS;qEp?~^GYhBCdM_&3DqY( z0tXPLDK`1S%EdtjWGcX$4GKJ>jBFc9@!6VF4M|B@$V4Ihn}+_9%F5gWv(0QcwzVH&L|SC(c0C(TYO?xDabbih1Q5H%y20=aEol)81uYe@=qGOQNHk6l+8*(V`wdkRR*E z+~Gcp(pfP3Qw*up(7BL=BVa)$S}#e;d~Kk+`|#2|HuFW<0BO!yTW=FrftM_VA;G!` zKzsJlrFwbx_kV@`6f~ivlJBEp5Mx4Z9a~?(J^S-gCPOBQuIZ5v0JdWjX`B{B#$-3V zaDiI?+LyIOHm?ObR5J64+LVE)Jdm1Lc;gQ^-Lo1uDR9Om5+gtq(B3s^iR)m3AxR6m zv)?bxQ?(?Fn88cIwFFCP(xRZ7ToWIqcPi{VOZRTgVWBWN=*cJ3O-Y)RIfh@QoXtTP z>z_;Wg6&WXP54kVu057)AX8*lDjxib70I)QH{CZIZZ)JqkW#ymg7X(;O0pkXhY7rJ zzqb`>myayH;E0Lez1)5p+pTb*21_JKZZH9?mBz0vm?fjcDFwEN#j!LN#6<8DWHOZ25Rsp*3cP_P zPi>1WN3#GrG5|*KENH3Ul1vk*^@-Q1A-j#8OPd7j^ju17WD+%_RjsY4nBXKRo+#|gV zDUE%38geS9mtw8CG6alMO;pucD8kT2Y%fb`;Oj_D;!Kg}r4WfRTQ5Y`2vL5v@?^%& z+_cbM0MyW=NyZ7GNwv*s0FIz}4jn518SCoPl3w9rkb`@$nIHfzf{AaSl$2BIST~#2 z$cv<`dxDeV&WhX`zN#RM&4=<0vf+%Sed&vMREMCI{Th>RN*1{UZ$&^5m5<{nt+5w3 zi+P!11kHsaWH4fHvKpf%-1NYmcu>*Ay0kRCEy^*GhvbRPg=?Cr2b~v4#u`wFDK33= z0n{csYlre^g%6ZQvmD8-9VsH<3zU6&0xZW6PHSmGrh6o!&b0wEq+AyEFYpD*F1>58 z)Jj014I)Su>ZanXZJ-!+$3xhP#(vxMg<&>`#EXDpP;&FS-xI6n`kP0uX7Utw z&Hj8VUrK-C>lkcmp?J7ruRS4vYU^h8Vg&KVdZw>W7EN#`nu}C1&|s#Ni*pY8*7ZEf%yT@Q|@dCLy&0CL#z8V6gF)iQx1Xv90xH3Ia=RmEPeogccRk z#)Aw1a7R%m7-Da}8$rh;&mnXo>5WM_SZDE>q?#kG$#4sWOUjx;ikX(&FvSz_Otpxf z+NkLpzgF4RJ8H(hQYpnsiwN1Kk^+Q~wLoAj1n;5$=Be=Plzf}#rxgG=n$=6;w2tv< z_?G;5a;=U2=Bga|oBF+!D<6i9f7=ac;t}_M4WF7Cc@~6xf8iAQUVS!BK2|SJ=Gc=) zoU$%@?j-$+*_4}~{HyNz*}qlZIroq8uR(vPkE%}CrqEb3Y`!%F7O1M3)U>zG2{=wM zMe_;{?-nZ)Kof7^pOiusO>i+`yc#U~K9OM$V|fl}zmAii{6W~9BBp5$=Rm3=H9fWR zAVdeKJ&vLDK5un8M5mMSpr%A6BPUjjl1r)BCN-s)SpM(fJ);L&&1^Z((Gx-k#Ha;I zparRF!E?lvP>h(jb~!Gm`hzrV>P@MTi?LH8t0VELKx>I47t^GxSGJWq`$5HLw6w{@ zc`dolk()e?iN<2HXrzdYYO=$$peE35?6wG)6$Ww=%Fm&?@zBl^6-^u z&<}F_7$Y-Wv9?o;5use&Iv^plPR_4V=|i~4Z!hiwZuz0;bK$bhsNk+Ep3T%VgiXG zT1+;W#<1PAnhCvU4H9>vj+{4FpA-H;%6LODQUf98Bjqd!(v;gwnGhCJqzNat6BnHi z{Xr&(K`2i-xCfNjE;^tUAWRd*%D1$3$6U8n#5{A6)a64T53)r#c>r)Af|EF$;ONZ==F~s`~Qe0dNUHCC9O+_OcXWc^qzu4 zyoF@u*6$Ug|KD^eq=+WqTHF06CDg(mRxn5O(Fko>x zJ;xfobN}-2`?B_klJoG5kO86^lW&>Q2|6-Ri+w<*e<n%Lp0Gr~>VsT}lP-n2)8J119B=YNjb8 z2)2U;zZah!W240Fnm0VSt5uXFT9`qoT1D7$f(dj+{(M8+!+|*`dhO$g`ZXbZT~ye7 zWk~M^G-q4i(BRxVL^0BU2%$z!jP;M67MXJAvbS6F<(Le zd)py*V~>+#Gk5Pf{`){sMgWRv0E`R(kpVjw7eO)Fy=N1D;-`Ogu>(60697=Ms$Ga9 z>>x~J=GtdlW#o&=d%vF$vUk1ZmDt%d-YlUu^>{cbEA{Jm;{{RJ+VSxa5Zl}Fcw4aT zJHBUZ#*Kof8nOZc06+!+W@Z3@tqj}UG&}US35vu-k-^}AG+lI?d+pb@Ze4Ee*tTh= z7}*gK3^5pj!k1NdrFu;+WGP^bFftDq7ur(Fwow>Qncx27Z(jNvGIM`9{F!OY>cVCY zIb}Wm<8@``YxSq~QycW+`Uf^%{Gd-w)61gKZTWcUP2F$MzC|`(2bH|ZK(Dd!*1Wv) zN6*g38{>}~oS$r5ndy1?kK9uAzU+Lk<)NN=hg<5SO96G`CiVUC`jo5hF_O~JJ{`=s zfa|^PGjudFv^^i%(ABm6lQ-&-TvB_^qxu2ruDm~w=*(znxp8QdP<}tO8eg#! zL;vdFe0k>YP5GXBxx_Q;0%D-(O;v`uf*Pbq@WJA%R2L;f?&Q^dXp4`mngZX*}0ZwBu}Emu@#>k`W%{o5rP60_Ne8@0lZYA>sGi>y3LRrli8sd+ z<2ywNH-8=fK>}p4C&E)TXg^1m|+b^}0&Xo4y zrtU#i^|F)qIXZM8<2DKeLo^Mtdr)!1Gzq)4vbp~TRft_Oaf*DVhfbqE{IzFYfe7{cJLVqZ25_-hDbdK1ZI7tgefb%zK%N)II zYe2p9DWngjG!quPNiw!gNe+l^*SgRxx=kJCs3g{jHOSo$Whv_|7Q3}Euk~W>`)6@G z##R}LT0SS+vsG2y$y*Z7e1m_k<3&22sbjV)Fv)Te%S4U2B%}?3bT?2$y+C40B`CM( zPcLNYcZGZOF?W|iB+?H2)S3(y>T;w8Dzz=@m*hc-YK>a*KHV3@ca=h&d9(oNi&8xa zEViex_e37HAm>%bxWU%>;i%V6oz6OAP;en9l-2|}V@tjboPr|Y*8ntKx*v;;qSw6C zMJXb|cnu4^Pjia{=ofV+#ykx{oLziCQ0ues38(kZNN;Q9s#Wl+Lsi`orYdX-Af`)N zIycVMq7-r8gGQpHMD?Mf56lX!Sc#4$G~aOx9xbYMEBs;$L`juxdYR3OConysG+3+EA=p+##1?%7JsxwK`D6q;Af0W3?!Sysx4Ep==%nc@NHH z=(e8p447MFn=Z)-z zSw!kGWUNij7?A;sOr^V@%H&*XTD%A^f8LC8FghsQ?oYea#Ket+u{rL|jb?!KV!v05 zMmX8?9M*-8+t4|5w)^fI6YsaF$apD4pX+YPRcl80;Pc;eV?O`h#Jx#?tt{DQZ&DMD zrQ6G8r)@^~@ACsZy6f!uq}FYRiZ1L#YgmY-mD}=ek5Zz}j@6+Q^}WcZ3j3`UAsvI< z-`CzMef{osDAN|}+|)SYlm&HPsVO@@O_@WwF`N>I~h;s?P;sTbk|#> z>zgr39ySpdRSnb7Md+Qa{ae-=cF|VW-&BZBr}GB2 zQPQ`sb4CS!bZL>QEwaX|J|aE0Vk_f$A3TNRl|p@HzRA4m4D#l1Fpcn**G2D zXBynojciuFbfYb`&p8mm;0_IXTJC!|-Y-qs-V85ie>yTllV_YVW#jYmvU1F(v!-UV z{MUUl{Zg+yv!TDzZ%0;Zxb;X` z7cV^FMq*Y>=I*-q;zXoJlZa86FmK|msbK$Y7xEiqp_MbA{f|z5-#o1%N0GQzmr2%q zPzhwW+YqQErLZ5~jqmh-4Oh`IUSv+?CF8|GA&a=km*)`_H`tvJbC3RlZ&B0^NHq5ThK@z4TaY ziKU8x!mB0`1q?|9jz`^Gst=c4`pW!-fsdCrPcr2uZrqnYy1|7PFRJzXTh-U!krY}) z8a-Rs;3wjZscOGZizb%LlPrXMb)x=ulH_jku*0kr{vtESv-fBDJIh!ybFoNz`-MWv zdJ9FIyoB)D#i9hzx}@u0v>(j><;Nd+?^~NT$j>a9-9Aup?s{>n@$8;o&psb6b#&y> z#O;A!PS#JBvvd1oFF){?hb2~MNxFP0>vcV13iKt!%uTmKv);IhKJ^{(u#_e3+5GyM z?-s?bv5d7ZqcPQo(kKTGn=)2~+%4kZc1QEI&1>M!z%h zs`zeT-!vchFKe``?Q7+!rv4#Y{VU$4&*YEPpVn$ov;F@X?GR+|^*i#)$^SjIF?LCx z`tsCR9T0Ck#>(jCL+S9JO#gD%xwh`dNIl)}+onCW+JZk9-}LfP?W{k(s|&LKKD51P zult$z!S`K*J&^bXA{|HX@+(F;cVWv8?nJ=V(>w{ixEuKn^qw1mRDSIqbqJ*?S2GiS zNVnDTew18Je%xd>WXTWw2e(jyUe`#HUZX2^5mr+M&cgwBBag!bX9I1*7pS3AU_Z8e z&3nT8^+&19H|wmlz;aZW{?ebie+v)8;!G6`rrN#h5+f|^r%vna?e%5#xB`XjePBkt zNA9FA&+vVb87qP6(RZqYf$Hfr`ftgzdk6m5{}`0+J50HCT_hEWvkj1Vui6CSuJcGq z$6rZ2q@MT?5?u)DgBqJo=d=*ErxyLLGXU~2A2~JU1#aLA^hTZxcO4T+KD&dsF;+Qn zF;BYPc11DQ?OXE`|GC!>NR|)|HGHqtnVU@EbpG= zuQ5^>BD4g5Z@I`=ZK#JRcPPo^UyhSAo-H<53;3?7utGJ3+SK>MC2TqMPQ)HsKp(2R zUbv3HbhNImQ2#IQ{`*5WD%0~{N50?cOFyadZysi^6Q%yjHh%P-`;L3HdR#O%?k)6) z&CAKS>qpfKpdBM8mVbv!1nPc)8yDr|0`>Op+f%6*_Tck$f68E~_E^J4qT-OdGN)%dlqJFe> zy+hcTvRM|{qC^z*FMO@vjMBDI+)lw)-YRsSc&-g8O1!D|fkxqbY#$ArdC!eX>ISKu z_f{V#y&%XzIkcK%a!%W(KfK2Uu5TpLj; zx~gqsRu9(T4ZxzsOSZJC(zc-($9Fqw9;KJ1gKM=)j#s+mzb8vue(v4W>@yv|3x(nL z?R>sZ;Z5Bw+pHSot+gI=^&P}~Tddh|FEPj*-X`trH{tFRVtR2qBNyr7X7zCPxzWAA z(cIty_zDbn^ZuJZq3O|lv@45`VQ~U%H}JggDWMQWiC>q%Z|I7sDoe^4^DcQapRx(B zeHpxdej>*A6X-zLKA}7j677U~bC}8s{f6go>ibh}F8WF7Fx=gMRzSDFGv93{SWt!f zh*P_*)2bI`th`p!K<}nxveHDA z@egL8@TTlvbuYNahot1Z_9k&~1u6^snS@*Tn*qPYZxz`Hi4O7CcWv1X?p6Zd zFMfJ={c3gZ=CJlr8cT}ev`U1-_v`DyM-jCNy;2e0l~8@^Sau+I1|ZLCrMy;MbC7<1 zKI^ZRw}!F4N`V7uC*FDYAHBiEZY*(p0Kfbb zPap8%2k8G9>f5H@s&@zc-<)5I4ugconcSF}1OIPA!Y^*^F=d;~s$L_vp_?P?A$Ttw zwd$$5ulNfk4rN>w`(Ux@fy5f(#XAzOuf>~_CYgEsdyP<3>w2W7jRB_x{n!aqc|5 zFK?gN+^#;>`Ftz;Jm~wX{F^(Ubeqg+=c32VxXHu`4

fLKsGm-m#j!1vuo&kUWC zp}L#zMElv2@w=UP`96ku_5O|2GT)*#H;CI#osQx1Q(HbqG|b(3=vMmJ<_rLUyPf!< zqit^Q+10lDRUz_l@dE^goa8qu|%q zRU|@-UX^06Z&BmXr;fMT3x9Gi@Oc{>8H0CTbz#etLHAO1k-nne$)GHFV^^D_@ zm=)CG@T3b|QM#@6|Iwav#;XNHVK2lEWUHnBLzh}wE277^u?$R?An z1Yalv1qcOBlm>6z0!uOnV1R-r#ph~qL6AvwDF)vq&sVLR75XGDW(s6`5neW3iFO6i z$f-UMBKN93YvLrE4{vGwUj3`x+^7DJwfpZ)O*@y%(uaT#awZkDcny7>FgLnf0uz+d zkuf(kvcK-}&J)-BSAWq695TeXA*vLfA!R!XMWCW3e_A1f&5i4?Q67dODV8B27)Vl> zi@=x60G{#V`zPW4{yO8K02R6ALg)CDWsy%H2*I3MIt~|Zv%fbs(>LA!>BJXK@9!Dx z0&i~5@h@_-E5kwc;M!q6+gBX8Z9uLOxMtc3wqide*G%dZ(o8Cr_>GC8l?HdT36>zD z6X&bb45#2M7%BBiKwO+xTClZvS;UOQM`Xj$wx)so)SF4~WbiHFg*_Dh*{}lAARtEM zwF0!c%-b@@r-XHBD(&qnEL9~G1R=sOIdUp%0!Tr^V~>Mc@CeP#-ZUNxcJ9!>p;eiYf8;3%a_AO4iO1=Sz$_;Yn(|E}x|x!SFjnV0gviCM;cE&7_FjaT5_>TbKG(A*|Bt$?J|~2r z?La9=Wkj$ks7vefR5H={B5);R0Au`|bxwjnsCCtVj5xfd1?6Tv3RNL624qi6udZqNkHB0xOXllw-;164>!@ zj}8gB)}l=`2=N?6LH@984q#()Ovg%j9BysJLL?9gO4w-@CyF^R1Y_{p&H^@`#=5of z@!%x6NNLK_78AtbKH@?mWpfa%&Agf@d=87KLk3G|{L!c&6)VYel3^%wa`c}G4A+*T z0%xhYV0Wa9O+luCO3Y_Pvm{;vxt}gi7D~j%NJqiHBI)C_!Uiedf+0kIAfyqNOKV=t z$wCYOp7il8NHPX(y5U(N5)ybifmy7Jk0cfVP?2)(4r{w73*?`99}5^ zCl(|YLFX*gc|NCHDuGwM4I3**>#MP)h#oZ3xFA6ju_BtO)rty>Hzk{MlMnVHv_yva zP{HOnr}G!G;*Bt=DippZ$v9RY>_~FJctr{fjGcmZpeixaqq5$yc;R@LF0%+U8*r{l# zGYVt~cTKHQVVLH_A_<^vz}D6ZkZoyza9U$OcadF6gCOVRC{%HKVZ;$*l&8y?#gjM! z%;6|95k_E6MW7=ED)g`d-xg&)U7u`&ipZhjLy}`_1lr(;Wke(gRW~ff|N8&335a&a zs9$W97<-J8o`FWE53 ztiO1iQl!K=(ZCWYc@Tw|7uZ$|s)B`Uq3lIUb(YOUUjrJ&1Ut+_kjXqwVn`$kLH91g zvSYEJA)?3UO0q*jVJK;j-8GIo}SGg=Z}N@`LNF0Hub;1#1EAQ&Oe2%=9do;A9F_@ zGa^G%1@Yj~b9zfu;_$o#AOUxg3|Vj!@~q)J1#^Hk12URrv-k}>Al zFIl>Hz2rOq*&0xc523aq>ysdc7Dha!t|yEQ`N4lgohI)aMO~2(#QoKbTHsM6bM_EW zgK9wvTof~rvSuh{K`z07B zfs&FJ0ro)P3Mgbnw4k&nK6G#_mT4wxODOegk#^7;BF5sxfibQ1(vp@0zK4(B?4R$Q zufOo+h`}&}V>GZ$!a{KWv=H$+&{m&G1 zG&8lcbdadJud`|S!|z-8qHmTc#yJ-PXN<&>N(M@gwEhyPD!dpI2t~>N_ws^F>7Dr1 zTWgV4QoQsBBAkFqjZ+lJ8~`ffqXaajy7Bs*Og@hpcSKslthBc(rtt(66m_Q% z0|c%IS1b4V@#GamD{_QW8XUYikh5ZmHJnn2%jG@258R6YoG&zlI=d)B9}6HHdHT{g zSg(yw*^9l-{HJk+k}<*{E10!xjHFgCmLEFWfNJ^gXd)-9^JV4QW-c0d)<(WFcPB3g z-utW0@{RZAJh6{#EL2;T;7uQ-RBdI;W! zC81OUZ7v;JRH;QIX8ESSoZ@ewHI;#uCd1hMjsJ) zq{WZ|Ps6kw?zeUlnPP@tv|JGj4tO045;Ex*5sw__;lCaLj1Uk500RI+L<2PdP+wF! zD8&FEpK_z$Ndlw*&A#!BHBHm_qAb<`zxv>;PNZO_+QXV#SN{DFs1X37nz$na0Ac`k z2#Lk;o3EQZz$W~F*!XqyPJ2KL!V!>EJtqTZg?(G-eG?!GEB1R^`tE~j=3$M z$Hqw~)L0pGoNV7eRXcA(pFbbhs-tusn|_Xmj{L-pe{R&Rmzo$48!qtu zi~VjNB1=cDN1@akLpL*bI!>d4`8%P9B0tT&@;)s~pFR1C7DJdsB|M}D6^X#MIyo%z z%&Ro&cMerePZ+)RA-j_V(2Fs_a#vomcLbAoT*zv0i7)XD>6M85o<)lzJFbo2f3`c9xt`oLEX# zCtSn`(Pl@}Lr|21>}|_Ed8J<@Y%vrDD(yT)TbhPIM5@}1YKzxByVgqLWAgLQs@U$_ zU)mq6TFk-RY;SLe$HTYAe=q;ew&-h#0rESVx?Va%wi^>eN2aR{-LF1zx1v9Wt@(>R z+L14#q0iGXs!=-V(E91$UN5nwqVR^|@%lNf5$AY1(G|{h9}eYacE?wp%FLJZ&K2l& zJ{q5|x3nKlroUUh=idlqaqhHC^WAB8Rb_a6|_~ z+pctMnz&HNgLO%%;(#}4nhVk*uSdQwxivt2NWw@6pzEz(m!bc@AT&e3ABzhrMn_pmP{5G+mPPz=;?pc)tymMI8zah90;PF(zstY(HhZu^tG zrfy&?`1lm*or3Q}APwy}6)M%cbjv@>%zxW{#dC8(7gS7fHU!!>r7gcxgpa(&D0UgQ zccP0cDKhV0+cnw*-a=*dZH9J9xU&iad{RsEO4>T9c2SmQ^Ye3Xt#V7dbG{a}X#l*s zZYb_6q=s6lEFdEqc5s|dd0}lF`e<4%V_iS4y@53g-%m8Ly^2jyAJ{uQleQL*$;fQE zbKXWvw-Zl(--vrh=$+R6JdO@iCyRXepUrNxDe-t@=k{Wq@A3Kj&9(E?gLuK;y~m!Oe|2xeeq*D{)9cMM^mB53 zr=Gk&E_r($Ng#rxrfi1_4TB1j*uYjb&py-T*Tp>sc>YP_H4|QXvMcS1*cGX|slN5{65;|NNJpr;KhVBfWhDou!Lz zZy9WMtl7Je3rSQ4gTlbUK`sbdTSzbU7K{iWM#h-)mJDN z9=y|l2Uc5pY;&``^2lymfBL2KyZEzOv7b@w=uEXb;NafRk@mXRG=v*Z_os&#yxE+|8kfZadI4vhFn1 z-}ml${EQK*KJxl5to~uue9x6L-t=9Yvd!Qy&7{0hVYhx63*o68_BAt>6z0tQqLt83 zad=;7(TxiMa6eRcO#a$n1D%;P@uvQhYYzF>%d6tg>vHagYp{z&JzwGEUY^)}CJLbW zNE3Jrt$dt6*~p657u{0FaaCCpfnv8EN%gAW6LX39OU}kHOyRf}@7XOJ-1|y}QZ{OW zEV&8mw&`Nd*<8*9JOv;jZPF`3abmsD>{H5@RpUH_BcE7i>OZNbk%(Z`g9d=8FIUKo zx>?oR{o0EauFL(E>kF(`H@cH1o1o@(v#?mTNgUx_8fsF&OHLKbM`P|#+afLP?LoZ# zQPBEv&hxsZVs*JDYsYco*}6t<)*HA>KPn@cjVn3gr<6jS9s z{xn`?ksteMUU<(Pi7jqd;0Am5QaV5(81DWz)miCR?%3{DlV+}ZgTT@O;S^t9)iu2g zMz}|-EEQijqQR*F}C}go<3i z>yar;?{lj!7#jIpR-sflb9`xxQz;2UZ#Nf6E(E-Ls=X24Y4{X*BZYS(u?epmt*_I2 zg7lNlugT5k<`R0WMFCm}Y_d&~puWZ#SIB$!KCr>Dy%yxr-RFy^TSreDo7(-EY=zyf z_J{Wy3d!G+H@oBTw9D`ig!f`qBU%j)?c6W=k2F%`w{RrCf60Zpx5sh@4>QH^Pf_CR zJ1HJ-*k5Mg+|$UgUSu#K&-Q+KwR9MmIudM_BHjC7aZYf*>Tg=z+|)>`Umngg{^`KD zFFGvXAwL|ZDzeuj9!usjQv7EJjZ^xeGe7@+CP#mzSC5J5pTp3Lh8#wAUCjZfF*)EoQ zpYH_jAQuuw4^mU{9=H>A#g}@c;3TLi(C@}sQT6nn%1%1)X=>>kQtrQ&4^T zD8a?6Z}gAn^z+ZTsJnw2$#C}*;^8YWLcf;e^-3x%7-+}%E;dr)y$)R3?fy(`+nwL` zwc!)Iv?*Ni*JSASVopvnU)05AkK{ccuLm<$yy}z7j$OqGD2F$`NjE!`5^BoMd5bA)Bm2e{vHT@1l=Po@IecffjLg; z{INL>)0jA}yWF%x+(>7rqA{qe0&4Pb=ww#>H0>UG=)tD!XDRPi|JmNT`QJI%gIetW zG<_YC@4lbaMkXx_zHY=YqMQ1HBgufLRA#<%r{^3$GJGD8{5D=~FLpjIZccVwX8f`F z?(#bCSIW{u7?^lYBtQFrtI&QHzDtBVn=>mP7j*SLmSjp)@5iA$Re&o3rKw-t;qHzq zkdOHM%%)$@zNF-IDB5ms?mc$s6PWnkp$yW}8#we1=r*k3^~GgyS`Zx`@{;O*J&Igd zPcW5<@iV-)aRcwr44i40f_&qb2>XXGu(;d(p&uHkg1Dp74Q$b0EVG)D|Ls>#_V9ae ze0%K0ex1%>ZH4{z(;vu!{na-56RzS@l8-`3c@%hc!ijL7t4-mqS9^@_Ap-HYXbbyU zc>BzZZ~Q**LSg;Ps2Ao|bk`f5xZj?aw<#D92+=U=ApD2)!2^FK{|NM{YLrJK|9BolfKh zeC`wM6PRhZ&`F?3-#Bg?ax&qdefZQ58wTbL&|{+c7Ud8azK`tf?6?i!`NvNQ&F_-E zug?v_ket3Rd-2%grA5V?Xt|9tc_xr{^d}1rlKdqd#n$_2)7p!4AsG_PA44H?B43qi zpYEiu>A$n^o;AslHkxXeyXWQ~9`)1jD7k}gBp&?!l#ZUCj$@@>AKD8Q0=(!q{#Q4j zv;U1Rug%Bn#)Pj=bI)fh_#jr<R$qI3AttAtV$A!7v(xtvhQPnO+_Pgu%3A?whtytE z9fVhY-Fg#l!ts>(V0{?7hX3YlfQgj2-Rbs^a}Hmo=h7R!kAuA_JSUGjzre8rn?B!r z+=p_X8GJA`c}-ccychN_?`|j+F0C74YoEPNZxG(Q!3N*BMnGz&cm9QX8h0h63JiHml(m#9ISBEeb}epSy7wAR-at}2_mZaZrncko zb5|$MyJsWU_YSv}-~71zdw}Wn^@z_kdD|)@k zVWBtY<_8hZXQMS7@%X3GBrLm9@_V#bzWBG*g5DW*p9xJ5{o5J!SpOX4XFRUE<1vh* z94&-5Kx&*0qv5M}nz9qh6{`e$qOI@a*OPXwPiLjdoI6&k!@f~_rY7OPx493q?`w2? zfj(}er@w^$o@MG>aB{HhvFb26)k!Tlez+e)Q119+b~k( zqv^)hM<7r9;CE$nVXI%orfhRGB;m)6F=){~GSNuA-+FjZ#RN8O_D|8S;O2>t+VBQfeIVImM z!YZ7A(CpDvhb)>Zf!B`^5mrQl%3SP^!eqLI6FkR zipwpG8mJ&6sX)o(sob{>mo70}UlJ@{q&X<02#Ay+AamyRB25ZBXk>RX{jPKQ)BSLL zOmg}NMIth>_o)Sdn+$QKiJ;r8gw$+75HZRFO(T@R6)DVW zP|}Ml;^>E(bp5tTf!tW}09-n(w=Rqtz%W)3Jl`1mm_<}gq~Gnz2PwzPImJkboI+sO zCWn|*gQZ70=6FJw?15JbgzIqr$U>_(;q6-;9XBa6W7XekauI9IORwXg$CWaX@L)^gS?vQnrD zxwLp$gcw`IA$LMI_fLO0i&}Pw_NW~}D>IBR!QhJ!;>Gl-K`XWs88DkI?gr<`9iBqL zLo?`o3b9vtQGwnRy8c${f}fI6Hn0!xfik-S?oOZ$pD@m zM^P+=#Brogffiguq=d<=05aq?Y@3nVM*~tRc93bfRxnKU@CyYkDxiAujWyK(nQOTw z{?2o_h)eJT(+V6yVN@68l}|}yYafG|Cpb3Gz2m26Y$;HGwsw*N0SKxJc{2_#MLjr3 zhtVvLDK_HlW}7jYJ6`+zW!C!4KE`020veV>4Y*21sj&)yt~hldjZQM7=INM%fC>D~ z~TVx8IBpUr$D&y#iYM@q&hE>=i)OP}=s-)CNUe?C-&Y^0%}=my zevaO1?-Ntg0w4%h63B}vh6L*(KD3K@SE804>{d zbhtJGB{Ih{1=Z52CN_F4HOqJA`cBqfnwhfVLSh3N=WdapD?Orn5h%D*Q2G3#_Q7sy zEDew)C~HuqoKm2%b|WyZUR^^@vTEz|7Wd4gL=J+2t7(!*22qqdf;_LovJAYd} zQRL7PaWsdb+Nio#PXL`fRqZZ2Ztb9OXy6I!qmR9iIn`(u0lt{57N}&#H`$Zc>Ik>W zK}Cu%k7=PJRTBvzA*8f;&UR;7zheLZql7Bx^qktJ7n09jK}aaxvyIA)|77 zQCcu9PC0NPu*1wNKDh{4L{m`SHjl+U^*9^TuPUyAf@msav5G??*f}MbR<DN->Z-yDPrM8qEMW*#zIg`9ctHa724yU$!-4V zetDF+_;Y!rvXR{)gseyk5)>;d1d+r!6H_H#m?A^4m;T?_}d1MZ) zu)Y>Z3&%K2B-OA)Knn{Ef2-V$WnY=h7fnu1He+n@sa#YrxJW@!Vbw_M#3=^fuyFX* znz_02nBJsg58{sBzXY5Sf{buj6q$lVQGPg`D=;Mv!_NHdWa8g+YR;TOBtzCKt-7k3j zN;TxAMZ2Hl2{k)Z*6WC?js>Kq<*;`DUSxW5!MY@EI3{EVii{v3No3=|T+7XGL6Dw94JjS*$o>WA*R@AFD-z=T&HKU^Q z;^~o`LM$d>1pxxh%436$t`Y+#Nq)R9ZXZ8wH{2DmLPJaqV=O{}=LKnK2rm&KB38nd zW41eJ(FVaKA-)DNqIuO39oT8bV)DhCvnj6s8?NpAGq#tS(jY!-W!QT;8D!rkvzv8Y zW3sRKPe?ErR3`y}b4kyG5(hy)DicGYge+Crb0@Y?*m93$98swqV0rOH;ua8)gBMHK zx~we>>7;)R-Sh~4thO(MchdjR7`U?eCy_H^NA3_;dY%}9G&JafuOq~{8k-;nW0d-d zn$+Mb!lVd=K@3txhY=yvDmAx8+?y03Jw1Bi%uCh+kc&-F6%L7sl9Py0 zEeF9o!qVIpivJJQ_zYfc7X9msbLz$)X2cGZEKBcEHy9^{;a1x+c)?oB?L+r#%`^9!MDbke9Ku|j)2@d!rRiul8(Gw#EstQqv;w`}~0aQ)7 z!$(feAuJOrT?C8(aZsxQn!)(0ETYa4H7Z(9EYT#9>7P20nZ}(tvrf{Xpddm(K*N~6 z2T}eG(4M*PGt?%k=F!;$Av8vHO)heYxoV|B4|<^rqjVIO56lt>QoLpjj&H zGgn*9`5pEw?fU(sif~w9Iz`w9U?6EN#Mm)u2~TP*;#L5DlxSTw$9XG2U=lGscw|H< z0#-}aR)39Qnsu@_xmZVhxvI>P(F}U9SniE*mB*-_X@jNa8WI%RbDaxnuhIf9$Hd0b z%j(a$)e~89^V&MH9e;I*o&N0L8*42Mz0>{=jl!xwhwd-O{`HStZ1!gCAK63AkN%WO z^DGvWfhizTBnxO&laww3oBzL_>|1$sppx=$g_Fot)+;U8Td?K_fvFO@*mE_4QWt*_(z-vy1Qqogpkff_$+()E|IMDh-TZ>@(Y8g$CUK?4D+q?}tS!h-kB0CVD&D+pcih=|{5;&j=NR^){n|I(QPt%zMWHD8 zfPjz)un$I=TA2hyg^Mm)jbga<7!sklB&wwTPl+xw6h4v z2{=OmNE;N7@Kk%366gD|71qlkuAvq44uTbflGK_JzNJotL|%-jW#sN0HAbt%91#mV z2c)TwaWocckV8zd8H`$NsKZL_+L;X^7J?5@+@Mewficn|>UNYx)QQFA(Z-m#by|cx zimZa?zzCX7LkeV8q93X*vSX36JR3uZTjKUYm2xb4K~alF-Ur4g5D~$t1M}{NO}EYw z5Mq`@64y?Ry|fZD&uCbK0Iks5ft%`~T^59J#;5iQUYKh{x(m1wR1@*#xe_V+HmO7q zwdG_Uah})(4O5$V3Gtc=P0JAN@_= zEEV5PEdC$)tVqLA4FBb?$W^%e)ujssd#mB6$sRnZ;(ID6R!~vJ=-A4p8BsL>#4HKV zTlw6S{k*&$dS-q-Rsd&)C4mx8VHijY_^Tc`Q%jcuKr-O*8l|hP0?y(xjNDKOoB0A8vY5RgNF2FMo5CQ-L07Fy*FaS_* zWnPpF0U%#qmfzck)&#EO*dlKAHXcdTYRdraZ2^1VxQ`?^bN`;@zW@Y=1c-?lZ@(RQ}ch4i`ggQVc{3>9ebyqHOfF`_@LK2y&N+#hFDck<+5t}gEV$_JTOE+>$cNP>cB1U5dYUElfUq1|-uqBf2pg)@J0=R^Ht=T3Tc=pH*?UX44EkLJ#EbLzZzKFyo)<8$)a zIlMeKeU}wODC*a_iaq+LE}c*P`ufi8#;>j)>?7=c`JaxVN1ptWdxGJn;+z1q zSZ=+cV3DE;i^{$2ube>cuJU~KxHpH9CE#I_jlqh|}k9eNV%0 zTQfhw?NRGX5xPH@hAFMEp4N_hP5B7U94}uR>&Tt5^Od+0F1U4eNr{SDOO_t5t*LBPU}h21w8iA7 zlY#+qVA?duB|6G%bCvB8@HcjyJv^D3r|a3x6`8N>_L~E-gb}Yw!zSsljx7LbFp(X^S-$|cXR0KGK?InnmZ@0 zJLJo`bG5l(;rZn6{EDw(;xsuG%ABO`lTGfR1sEY3i3gins%+CFsJ{HbJ2tTv(0d^@ z-$)bzsU2>}f|8QviN^BZ;zsxr%By=n8K+Cp(q!$qafD7++zXSi%$%>6j-yA=()z|f zI=HRS&hU=!#{ca!=zVlkZ1C93@h|V^q~F)&-F$V-{OqiJpO1O8#tJSwEk;q>!&7bE zP}ifJ10|`wCy&-nO8km!|8ecU_3yJ#yu=`y7#H`+!a5so5R2A$N21hyDl^)3Q47cdep(ow*ZQ9rlkmMq6tq0t{N)Y`?b>Ro!5WOYf9>7U#qhMQ(|kPTYSYb4_E6UO1J>_ z#K;DP;ImJQTy^5FvwNMc1AW~KpSF)^m|O}?Mul%1+1rO#PuVqwx)mfj0xs@NlSt_q zpZ2+_yr(ef!bI0+^y`|8ob<8DBXsGwKhMt2=&Qf2Rkgmkw=DWIy}PnT&7uukv$*ZcR&zC8eZ5UfSnOgVUJ zK$U==LMq2`4F_G`1)Txiqo3Ph_R^d8?$-(Zv8TPUHJ+x_Z@3WTC^3fH2kh_K6Y1=? zucJqypZd?LA1>&dE3lY1V|$|Nk!eRa-Pl$b32wli&Ajb;_m4%>)KuvUboRB)SlNN< zTIJ@&JJ=-NYkR936FPG@QZBQNf;;x~<@B>Ji<^%+nO*j69lKkmVX?!zP*BpHy>o3#a>jZ? z2GxxYY^H!M(aoDSyi5kS@qq(tn>JvHHS3%*~8bHl9(YeSw2YKAR=nQO~=l2?{>g5s;X!a+r@P@lj+x6$%7tfckZMgu>;|XJz@!Dns-ZR zjVw7%-OpPaz6!0#b>eeeF0cx($>trTsabev?B`mg#^8Q;#1)q)Qqzm-NyuUEKMqegrQeJlM(*PPG#YNfh z&CwN`v6IMi7T?NMo4Gb8&0e4X?uiYMfa7ua9f^(h_O;%jrs}T<$6@xvL-r=P8?R}0 z7M~abWI8!o8(uV^DevvgjAf-a8rVR4E$VwWaM{{EWLo)mU%L-yZq*TS+)%ZO;OaEkJfZUK9_K%L@&ob+MZP^)~+Fr!ov9$t3BD@c#X*I?6W`S!R zO$c=FEXnq|_%M^LLLnrIEpodmaD{KpTCnV@DY!5D(RDo{J0HI;c)jMmh8FK~dV^Loq}N28%0eg-XU)eEM!^f;(zluUkO_q);R21rv|<@?tvhAlPAGG}+ZyzsqkvI4FsdVJD3x1q*hlp=;M%j2?fj<+ry^Qb0Vt9ezQ(R+| z3Wv({#lq1QZ>mGboo9XM+LijD9Z`6ZAtLd%8+gR737M$wo%dE>g9VH$zaL8zzZdEE z-1E(I^O?36&I&%d($e0N+jlg0L3%I&w-VjDVc;QhJD*Rcy}fjwAe%S3#=r0iCcG17 z=;8Xne{|;yrQ+cqryGCmRGKrgCRX8wNzb>+Yc89)@J+Vrxp|{sVFwS_K1^Hh+HkkJp+YAY*!wpSY$p@w(ECTR_OJI8+wDS^Dp z6&NoJf&3U#AWCv>Gdobtv4rp!CnOf3E)e9ZM!a9X_vDC1tYHvZUUCbB)3*#H!O+RG z+LLSwgo7ox6HiC_6@jHEQQ>OJe(1JYXxg`7vtK;%u2)=fTXm@eVZpu5uk64D7w2mJ z*Qet?YsLGvT8(d+L18F)17@}juIo|jVFf8l*TqTJ)=Yjcyf)P#ILFxjw|mJYu+BWe zcME`@tIwVrG(3eIb<+Ps{N!hhFZoOVS-|6GB{zlZXD=r*y(zp=pFQm`o@U2^5Yfca z8%&KZ!j@{M@>Pbw2Yjt;6~puUwu<57eT+;^6}D&%Qe69^7>buH!g$wAdwq&-}FvHKbj-m_d9cW0aUW62E5^H%n=Z$JKjslU91_MXl)S#bD= z8#vQ7vTTcTBPMQ&5FYWeWy1|8dpu99Y~s&U;JN7~H?pO5*L$%-Ra@Ux>OQu^^;?PW zaCDiQPFcCGJZEOYp?t-!+->OiDq3~s-2ewELnxA%UNfAQVeY9LZ7W7*r(Ai8yc%zE zdWH-37FMV|6SX&AO6LT}H!HlUu-SYtU7?rjOmn5SPnMdL>j#qz;)vh))5>|g27)BK z>FKnWr~Bs9c(A6)L=r1}QS)7{hr9?t77DB#JiC>;(IabXI?lwe9FsdOV`!akcx6P$ z-`~A$o1;S@6i!>!hya_{r;MFvmVL!5+;QVnq6Qfm+xUBUEF0TUK9Bg>j5~+SGXBXo zcQ+?dJJ&4OZ~;_Jv%J_tDQyWSF0uFw?zF$3;hWB79(Nu(p^|OXwsFN-ZW2^N(ct0WGYjMNBv`v3#>LmG<1AMFmX2#V2&Gt$1wYZ=6VP}*}eHOO! z*ZrA)`TtQqUgxN#{r=T?K|UP$As0m_v+Iid2AO5yjk=!OSlj>WIb}}s+}ji5m}ca% za}+t;&}80Te&o#LW#;1!fBqk&x^Bp~E{y3LL?r@^RHGXdeY`Ue7oIHqv(c|y~i7cVH31Gf_ zvJST@rL$m|T~@)U-<`S+ivXJ#3L1LxN^P|rr_{-lNjJQ3;T&9v`~SMF986#)Om27@ zuJL2sw;kuy%Hc^Kf@ZbGbhE|Hr%e?yAMks^T_m40T0WnbTbQW6>kNEx>21{T-fFjx z!c}bwhu;&l%R*_cdgtU>Sz_HnobVN4SWkT-Z@f@RVq4X)L(>hJ8@}r&%_xk75AGDZ z3@&i;9wL5x`Yd|gM(jY~25M~m&Q|vIdEwi@q8G0pdkJps>mcKIk8vq(;-`rFemyIF zRw?lvp4Nf8yY^N@t;I|+_!Y;Om8*Zw1@`@(abWO1Q&b=MyD-=jZXr}?aEf8%?&BpM zM9WUn>>Pal8A;5*rxAd`PjDR~o5elY;t?}#1zdMYv+?$h3HALbT4^Fk;k@c?e&?aklyN7F?)Ilk*B&6e43njL$*4x-)e zK0F0UdvpYyx>B%wx0V4lV4g9GP|DA?8JTc zan<66Ct~7uueI7^6Pv?t#&<_o4N?bAzV`inR^mO+M2MMaI~@LnSo_4=8`Tr5Sit*X z*Xx~Z^82hxT1fTsBWsZo}EeYl!bAc>grn`Lr4 z$Me11$}LiF{nsp6+3oZ^K@<{6^-YWLHQtM;#sJP&Y02)RvW)Dher2K{t<{3+ikD&# zxjBuy)*NFio4r0;Ea48e>WvB#PWq98{iO~AXJTaUceApO?5!3l>W4{zIY~@qDc#s? zPU3I#w|&=7nxv%d9olI$lj#VRBAPsEXT_LC(U=^fJR`%)+d>W=%XF8eOrk@&uX`I$P49V53Yi1g5G0y@O8+ zDgkGnm6d#;*$2R$luN(^RkzWGtfcx%(M-XuG=OTAFV1+-N<_frUJAM-5xSIWumGvG zjDZ{f8=I_MEalBbQaSMpt&t{4Qcskl(*geFK$Pg+WZ zs&!=i5^iqj&nn-b2dCM=v12jtho>-8U%Z_sFA!WCRaC8)_l45&vv ziK@s!#N1ak0>0~;Rgpk8Xp=|qSPKQlAZnCgFAPDStEj)ez>`&vK&S{(%N7r+NM=GW z!COo5@-jt8W9qKAMz6||8G3PK!cPas7O$mN(>g+WI+@Sa=mM9nz%)P(5}KB zxz!J-cN9QqGV!pDOnFo|8sE9prhQu=2pRU14{4G?GzkQNqasv5wtZoH)~4B8)D3Mp zse)~i$`nb(mnzh#i24&saM|amO}e%i5Gd_hm_g`+<_Z#l1t5Y3GTjhk1?}{-MS;-s z#NUFo7j#PbB=CBGwXLXUZl;y%8)`qEEdzu+5sxX9Yd5*^!U!BRIW)%}9=ldMOXKuY z)wiO{F-2oUp~9FEC=6PaP(&S#oTl@w_Ol!-yGlc&MaGTM&)@QfU7M$Fi2PfKj0MH- zf8iDVJ2sJtz!{wsAyBlRYHCo)(CRROK)4K4k@*S!Jar`D(9CKDC!k&vUeX`d5z|S3*BO8pJ1F?5Q#PxlFVUP}R)k$!h2IL%_$g z_5!t_XfYC$P*R(g@RA>zwJe7!IfzP2Um<0Dz&Ws#Nl=pwaN%{xQ~15fpu`z8N!JH7oQMOIeYPd>9@(+vw(#ALU|ytls1ecYn_bk9Y3qn_p)Sgv9tvSui+;98Yaq1uA6O~lD_jNqCY`+q}-h;ivbZ*F6$Hk>Ulr72# zIEw?Fw?F-_$-AW0)nigPIZ^D0P!3R`JGrfiZ3B{9!-6PV>L_Su@L~pF`-Utj?p-bF!!*vQoivatraeYf zz6-^F^E%f3j3-@GzB<-PymnI5oEK@yr7CImb6{<-41s5(aoiX>u%yLz?d>5WjrVW?Hocw2b{L@kNIz7H~buG zTS*q<8okEypr&*nNSDb}Y$V!hyZdNm|3kpIQ&4cu$t8(y&`F2^o~Sfqf%5kpU|b96 zKR2iJeO{qQ%fLKE3fpMaswjA8?Ghz^{RQ!94luf~BqatyBCu^?{l zhP4iqTMgqJ<%_HsUrPb9y+HXz1=_FY{kFM^5J2kZPQ1O?GtH!2khzI-cZX@`Uk%pM zdC;#l!3ZHsQe%hE&Q;2)Trzc21JqkLohS;Vfut~oQgo_tEfPv?LPvk0j7)9zvENEp zXh9NK7Zse8Ku!*shJP8#RdU6iw-(bGg8=yC48E8{kSkT5T5KiB@@G;zy4eKQ43=1O zlXDwCHZ*K46O{=acoXl@)$`-FS{FU?L2@rX5ozO=vK`zzL@4MB(lU8iRg~E~L2%1A|blxZ=~{u)kF5S}lqcIYTJsnX+pj zhTv3?*U27S9w*evE2$m?qD;nUgalXvgfzJKNYPyJNvzr5m0EE{5=aoro>{r%1+~pQ zVv`c5t-R0S1zJ?mrjAWu54XP$a>`Gf~Fc0IHKt z5Je@CbCNqXXtf|PIpJ~1xdUl(kQmjsY%Z~>-4o9O_Bh3|C2)DBZbpB7ut4)?|z&Lm(v41s?vbVNh2*Rvk%3nFK+`S_8@Bd~c6hgU%>T z)@5L0sE8^P+-bCUF-24e23a7Gy<}f+0M8H*0ssR5GeiSW08kHAz9<_4L7uiP+ulRl z1Xg@pcyr^3PHLMq0*Kod_S$g+B(-LG|1bLg0D(jUR73z^U;tGQy$4@nB6)r9i+_Hq zsSZB){JMV~c7mG(gjD#+(z0bmCoH?-bh+JUo4I3&m)Rt-R3-TI?%>DBs7_Rfbsdt>Sj);o0NKkV~%;l4TaSzoW-_p@() zqc?izz8t5HUaEQ8tNu>CzK(vNi}~xD+r!`Q{dlKN?5`dB^dCn*fA3dEu+RDPzP!g| z@1VVK_d=%={?^r}dh4&=dg+ReW|BmtXzp#VLGMDMT8W6A^@;=jTQC0Ba{-^dx$Be=~NOSDX7TY;r1~EGtc%~iq*YNe7H$F_?~k2CM<^J{|2oknRFX8!keeGr-Or~bWSF^cYKNX z+^46pKb3kFMa||0t?<3zbp7cHKgkwmyQ{OMYwC1cEoy-OdZ^6}UE#|-^j!TI2j7@< z9`2ih`cLnE{`;fsH;;OSHfc(n_dFg*pE8jI=BZD3VyYztF5rU(cyka~xd!HQ>S@(O z*uq^r!o?wR zzemZ&Zy`UiX6IB2O&k`y)D@c>!@?Y5E8P90fNmC+(g3Jk6^PFA?@>_zo5#b#@-%)X zhR&i>MxSYdy7B!E*;e2AOZQt3!W%Zj*b##2@9C(;ENX@JLOhLOa2GJQEO6#$u1o9XS4#=DAQ8SispHYEWB(wgsj6GZOju*$$#V&c|9kMoWz`a?|BXjXL=v1 zw}(VmvM=KFP<@`BadrFY(G@z6m->c2-> z=aiqR#wF-ZohJ`cCIL(EWZE^XxDdF@W-S%=88C!!lQG=zD znb7n+W#V~MVpSy=7W;{n3C%|P#psVwg*V-XRl$NmQ=O#nDUcrOP>OxNB@d#RUot3y)>@+Wx zL`AWpp&D4*$%kT{k;K{Lx&u?J;yxjKK6S_;hMiW-T70 z3vUpznRC|gu&X$!oX7%ruaKc8$5I~(?NqjQe_1@d!Zf{ ztWBUAeyvcC&(mQjadEeJK4{5MO2(CPZ(xTf^wGBY`KPWjsOPr65WVjiBznB}{qgoM zy&-=(*+2K`dQd+7y|3?}g~nmeoxkeR{<(jt4->DaF>|?}xfsP%xpzQ(5fqfw(fa%s zF@Dprs^>GOCUFil`g$On;Zll!qFC5sahXk`9*|jTI-74b41^h8TjI>%s%BObcTAs#m z@QBcsR&1);IQ|-GdaG|{0osC)`9$tq%hF41sa%cC0uRz@;h5qprzU~3&Gq=re;!DK ztK3gj8j$ZZxGa&-m}{BFRNF%OS-8b&tN5)QRc@KEu=G902p>*8?}>2L%EM)2LGU7r zXXsmNZIvp-PEG!84u_WeG1?iEK+%v@-PP;P#>x2Loi}YiR=Ss79rsM%Q@I|mOH_UO z^DiYt)Pvxtck%s8F0)K#&-?Lp8bmgy8XiT<@bM3ILotGM4xLlChuMu<#dBPo<@bCb-n`dS{ICU+I{WB~5nySTlmoB|b z%4`yL-m;8Pnr^eAk&GV~s{VU&h=Ed^r|M`gbp4UG};8LH6RslLC5U_V_#t`Yh#iS!lKG;wr)CrC3ZxsP_`eWuNFy z#hd#WDxA1_+OqGlv&YBplUz+ks5kS>6&V755HCfMg`rJZ-MZf>?Z%ZX3f<8m1{834 z#ruPB0aC2Tl-YBu9IxT`r#@*+f@w-#y@H766m`Yq$wLXZyF;h5K zhbY-FbfKrkmb98VJYJ~gxX8o#{V z+T=s_+&i)NOeJ{dUZ%7p=2iKd*?8k zo6Vgev@zxYSEIyGaZbkPvu726ouQvKShhYKfVOwe%6)M>?3iQg$W@s-Z=G2}z4huD zICl1{_TMdr`|AOQ+tePEHfo2aq3Fl-wY~nAnG#-K+xwT7p^dQZtqx(JIy~^8I?-bM zo;vfp<*3oYmSM%ggYrGjE(9 zmU06H5@$OknIEOaQIUn)Lew2A;a%G4YVhJL=^9Z~=ckq*t;Z?^+z#E9Z>L!d&BDY7 zUEG+${GQKt(?GB1svi5!w9%T7w~7fHcq`80t`%o;(_@Nj>oec{R)+4LOa0~DplCPD z2^)9|l;Y4S5q!Ou!>u8?d5+qkWA6uLheWKkNZNg;F}xH?94q+u)tDwhM=H=z@PL#1 zu-or|+4DoI-p-{MwF#AvSq{B?$ls=TnVO?P#27rZ?rW!H0?)3?7|sc$k5xKR#Nnno znH=SY{(e*W2_32s<@?^?E;jJCD8;NtKXa->2Gnx#bhEWS4tn1+L2RMBl=yE~VpK#x zlcV7T5Lw&Vim9b=`tys*$UqRZ#GXkGLMdYnkA!c3cAvi6xOdu9MjNw?pQ|)g zr7M^iEli5xeNg#W$M`UZwQR#FNnQ~GBb9idFz^lMKHJ3M|e6MIH4Ufs283YJI} z6(z>RKuZ|HPZ>K~CqW88f~s^|+J&0!+Wms}T zyv1u4;%fx*KD$qi*4f$B-Rs83VfLDQywD8qB3<78j60%zA8r(zzJssrPc5U_XI+Jc zd}Ww%!xF(X~R{i~ge z|73l7UOn-LXqLtT!#n-q82H}zOVndLgm=+WG<^2~!ZPvS(PjDNnA!mlYtWpfaIOQ- zD4wF5F;-`@=MET}d%>jm7nu9re)swu+&VVuA7Sea?Dv-WMOSn6A%)g+g{D(IxTHjd zdN`gw8@*;RS5_{jk996toBe{8?eR~Bc6OWb<`qVvl;CZMARH3mL z^4({%J=P=!;kEeT%u+?i45A{itTp`KA2eBCu^;-+Y?Oe-(GDDx>89Zsepb)xk11G2$4Y$g?14?= zMJwxA&+Pf28lTUum6)oIDv`y_ZjnD8;^7)kx`H^rE^7o{?Tm?421Ke(3$MME}(lEPL#`Sb;gEuuUVzexCx5ng*6 zYlfwvrtvE$Xq?_0GKgp{CZ6G?MKj8-t6pBs>*yWzBqjc1`j23cBLij)y4y(c#A@RBmGN4%Y}QNnsnM!Oh3p zN&wDoH>fuBaQt=_-!*j0N53D|Ac@2WP1zi8DFIo%jdtF_XS`sDlud`rF~?1qgKlii z_F&g>^wt3>EQt8De*}8yHgYM)KcB$Ds4`3GtjCQkehhg2vZ>}CDpTM7na!CmnO@IZ^()uYPKTVShG~ss$Dy6S)WF8kx2(T0&6vdyUAJJI zTNZpY_G*^$C>fo}YQ;qxd>~zR??m6quZRD~y5q`Kzm03xL@q5Er))MT^#Cmi5b>rmwiOwPam@3^n6T0+^3Iwk zS}ny8P92{)g%HMbJPe6f!=u;xrd3^R10~T;At#Bi%d8Tz_JAE%FPM?iG<0Lo3fSLS zog+hxE+R53mmmi+G<@c)ygi1lR+w>7^Wr|h<{Tm=CkBWm%{uQUi(@;lXjYQA1)Gr( zlOggY!21j2;3bfDp^HqW0iR+*s>7%NESV<(5uHdR$iaZj5XFiP4=gV<&cR5&bTMfNep)H+L^ z3um3RXw^oTI4O^2IU|L~?TMrf1wm;ksJ5*A=t7`qa)H)Vu*vM)M)H^lwbrJfurN7Z z&;<(7q*APm$3Y?m;k-cyYpk@6bQzUn^w||l3nJHIqzO%~x+e$^N7|lc$Wj5`%Gqe> zPk}#bCSgef7GYqEgO)E8(KE@BD=0uv8`qFv_(}?SumBNP zk~_1ZT%1X}V=Ob>@q!@BcO(EtAMju28Q5f2;4v|#I7?i@9hbZn0CE^)E5*8X1kWRc zpkCN^51PhdH#>TIm!6oNtsO$AioxJh7E7HI7$z-Xb458A{jSdLfms&YX>#|RLN;72 zwjw|=ax2)BqfA{BXNSNnt?dYEXz#(>TF(WQG94@jBwd>ZPgBd=J20GdMRR5(YB80K z2TCo9nnjCFrQa=(^7m%w;2$X?3%=9z(T1=Hv&V6naIUd6-OQf~!#wT#3RotS5FrV1 zB#d$rmE7iww)`eL^M^mo@x7~JA>BB61H(-wP${Q5P!$e0T4dr~L(?VEVC7FS6*1YRGSwt)EydX#9o{5wX2?5S~ zlF*h^C&l(dR&apIQO_hb?sfnoL1yCQeu_ZsSInOsJ%eQBMOqn-do4R}(M2GD85;q& zFdf>+?=`*VWaWWdfyqWG<2y|-Bx3wYbopGylb`sf-ZMj1s0fFgC$?2mt|6&KSp<>b zxmx`uJB`KGxBu$KSAF_)>SfUBZLKRl)L?x2cfM9T($V9BtN+9PLXIZX&Oe#%I7~$7 z7=ZnF8@u?c?{44&1;)ooW1Ix)F$xtZhN_idUba?5>4H_hZ!DdVw9yDVJ z6d~Niq@D8Hpph3NmFU(xx#RZOZjyEenTik#%hv6dMz)Y z13JQCl2U728GB~xFebH+9;K{|DQ8ON6<=(W8uYDfS3^ zxD`TVxA^987E5X+1Fo^gx2KeTDte-^gve%`u_=q29pP%vWvON$=GgvN?{<&U)H`hO3GSvKEr!R zQqUi=%x@D?&2?IutXZ9OuTJ7ITQMovm{hElWsnjkqu!oz3EDHw})2X)UvF&`Ng7h1_E2hCm`4ky&7;-D32`OH;=v`ii0IyfWa5d1iAh^Np+z>=StQ5W z2yg<(GRD}Fd`)&(9FUZhu_boBuD>MyYFdNGa^iy8$6x}Yt8KznvG+Yl=B3MEMHB+Z zP_`wLB+&A}oRNXG*wBcC#a8b{@7}=Mg{{iDp;4X}Zw6x9$?VFBd`8ctSusb8{3h25 zicC@s?TICHJ_nL6C(avdIw0EoqEYXyR^Z{Y)UZp!fO)nY;K4Y! zu?iL3DDlg*NoZdiMc}4n#HkMw$tu^MB8ycFykiZ*ie)7cm=Rhr;%$47=FHd}39db~ zM7}B+h{xNdM}Tc3Qo`L^Gy_ZWSBUUx>vut9teT5(m11Q!AVssVkVU~Wz@P&{4@>xi z=Ja0rSu|z&y=vVDIZw91K@;){tQSqh%4ge9mOg@Y_lM0!awq0QFfnCdvTZXmw4UTF zvADsjKXG;W`vg#GQmp}Za^etL$<$I#cwBOsL6IC=)oE{Woa*TRU!j;QGF|J~{d(R^ zzftMsonAj_Vex)5m{)--OYiBwO`xF%g=(FA!6%BzmtJ8Kadp@Jq*##+Bf-i?6^0HsUG-pYUo?CGa z5lNSd>?FxsC&x=lTyja_ChPg`uT~|u@YL@{O!=Ds|2}ojM~?F5+ZvUg+DyVmE95wK z|M+7s^(2!!+E35$FO45=}{41tpBB*oN|d z84d>`>bh;Nr92b<{pQbkElrJ){GG{jf4UPg4!Kuh!RGrF)wdx z3|bM>XeIaB+KWjmTY!Nu4q_$tZmu)rpKvkXEIB)EMVs#H<{l*h-@{?QlrVtMG1qX>$yw-0i7U#RfyyjdR*@Q zh-nA&w=obPNQ_*_%zRs6 z=IkU%j8@_{Aq1uvYfQ}r8H?u%Vp`;)ietTYlFY46y&Yj%t|n?vO@SstC5>V%MZ>T- z8AKAb5v9iZQj@!cb!lnjD>1Do!ys>doWJ0d527SOANyv z$B52N`T&yol}(bP9JW!g)R-p9$`#{nE;28H`OO1AW$`4Li{;Xl#z5MG&847M1%82M@3H>+?q!or0XMUb?fV_>$a_Yu4j~|A)Er z^?%vyuOBmad2t>4oy;G(Sb5RJ6Jj125>T>0PCzMGn2IG{Psa<$wD~YEAE*RYoRqnm z2^ok83YzxY47x{@x9`OcZ$qQZn)?*iabBLF%v-!q7$K&S69`<-067vF3O-e z7>R_17=#qgNHG)__fE6y4Rrp^DIby3u>&xMk`jgaBrX>Zn?RBCKVFvycQ+mGb7D`L zlZ(`_;>#Ru7h6ooi|o7#{KCJv!{7Rx?I}X=OqykD$rwN@N+3E3#)(U0G|e^1ag}fW z&HQrbEs)-6Zp3pL&tQt>wjxSQQ!?g_C1uAQ>%i1`k1GJu5D)_Z0{}uq13&;!4^(`r zss+*CayLm&BI)T?up+(CFlz<|)m0XJB&o6Y8Hq5a>N5AO{QE$pNC1dx0Bj5ZssVQa zClrBdgg5K~O8kL8Kymymzy>u3PXzd5o*o&@85Wa?%96XZ>RR<)w-^qW3Q|Cp?Bx{ z67Qehr>FJJo;j(ttM(4KQ?wSM$!68jJEORT%~k3HCD|I_I| zq5pbX>O4!YsIgps&psWuwZ8dt)BpPIfBn(sjq+`6#vWD3BI|>#H8y!vkvX-+bc)n{ z8v3V_u?}^$bkwm{6EIc@4XfUguQAa{9aY&=ORv|lyY{c!Org%5dx5p6HPEcn*QQ}$ zLb@ws-dsXf*;C-(=xL+%re7M=7_T#L;cwKO=YU`ovOag}$Ta_52| z-kDf5)%!17wl@K|etc0~)4e@y-J0O!Mtn`x)^;Yz3JQHVE_LigV3hURePo?IRrtK{q$-`0e`*TcjxNE!<(1q zd*)lov%u_~Kiae6@Y*}xNd3lK>3Pd_e%fDmC*7w{=+EP#U&n@TT+5Ph1L?`vgNULx z5kkuu3;>Eve!qf%T;G>gO+8mhDI-Ph2MdGFvOTZhEDJa^3hTeZmy%UIoJrOU_k8o9 zJy5cW$1h*RS_S9!>tpmA=((3vWnxG&;G?fyZE2#BL>8jg7|iT5YfRKyy@$L@q(AMo5sootbtG_v5H z)tzbexpsn>&lfo?xq7XgoQZmcuF`<*H_5A&(e3sHT3_o;@W` zx$$pnOTd){k}UexZ`}rjy&MR;ofaUk@Y(?Q@?P}Z`P!DRk+plbaK7EoLl*5+l5CE) z7strRS#pdak!(1~c;su=*S>Q2ulJa0tB3bmp^{rf&x)7iHQ5WDgzYTw{N*qp@a453 zP|lvW$@g^|dQJe)9O& zd2+>$g($R`GI|f4Ipb1ry>@HyUTinid-m}#@A?W`ogi&Q?F z&2Sp&3^BZ5ZSGm|%?6O?S>+}Mh}UvMyBp`RZ-y;bKe3W)9FCx^&PN_j2JV&2f{9@vsI`RxQCpYznb~m~s zX0fG?oV=zogVZt1ozBBy)A-1SomVe)mdn=`j>7V7%kLSLvppU1902K0j3guotm?BI zSbF#R2{(Q=F5atO9zV~^72~IuM$<;NGFHF7rPtXWzAb7Y@@Ku=YgPL!g}HF?G1uh- zOv^04zn!;C-fP{Y`tSc?AL4G|GT9&f>d|lMB=O`ww~Frq9e9@xt!MjSp<7w%XqEj& z_t?J7+i+@|TUWeLNH>JP(lCAMpXf>wm)1u^8cmL2y}_jYJpSTOTep|{lRpgwl6Nme zA1q1t#ueP8;)UCm5n5HoPiX+Rm{u``x?+YXZ1RYLX!81DeRYMIGh11lAsc?-sZSq^ zqf^n%DyE#^K(xyrg>^<|q}q(VdR=;NnJ=br`YJuWe=bKqOs6SVH`tln))d?oe~pnd z+AGO8wNHyuN!8tMbFGoxqt%}JW5?XHhMuREnzpVTXWy6E*>9HY!|m#Bb{<1;sYA2= zSoi+>FGHRZ)vwIW&8=_KGr7m=&+Ts3`M%GMcaVamv=LJev$x%M!pJLrhQGGp{_tn} zF8xD~rJc~vbm@J14PS8Omd%7;@EDi0>V&+1?w`{xzy5bKxq|ll{nLHW@0y+*8TBTXJdB2X?jY46XF8kL_E2P|$TY|xk#FP#%vIuls<-s<@D&ij z&y#zR%r_2OC-(bcRK%kJBY*IK-jA*U^Q|GrP#ye5b0S_JIG%g`E{|JQew>Dax* zUv`sU!|wl`8&Evkaj5L_Vm85iC5(y(0BHdlqtP7mx1(Uhr-`-})8nL;7}(jZS-pP9yPPjP0{CXB zK)e`s@yx|3xV1U;*s~Cmb|#ib(TH-KcBNHkkxj&~a0{BhkJD6Tv_7_6jJoTn893t^ zm&SCDl}y_4H5Uc%q(fcpp~#eS-d3-{LvL6(K?RYB0c`;vorJbHLtRadD>kCek2TD4 z)4Ja48$ZZ-K|$Xb)O^|F50yO!-0er)w=D2vh3vc)R$12z4EXjh-n-ZK(PPWNpiy%h zPMEALIoRuEnKYtiYAqqIiow=rdh9tF=D=(PMidGT{%sXqbALx~?=Rj)7roD8PQaLP zw>()GlblK?H=xU};YzZCZ-LM1kKI2x68i<5stOjcnI81cR!EWdI)piVF~+n%3T&Pb;I{`kvgmcn16`8{u=8 zE{RBGg-uKDu2t?gY2?KjAGZ$4t{H@R71o$}I$P0pnNGW}>e>UjriH8bVp(&Azb7dH zmV*a30puZl$E}JXdNaC0^P|QTB-PbPST{+?Is-9V1mbkgq1EFw$utRf8McjZx z2GC8E-F;Q(Z?^V-Q>;)tBM&U(qgw~P{-J_T#yC=WuZgw0w`#dVWd#!qw!De+?gp(N z#Z4Hvlf#!y=GctyGl$wPfpy3-XeI!wQ;M>pMj=Suz`K}nQi5-Znu~9R<_=oSFqr#6 zH_^B8u0PPhoEN;&ae_f7YU$!@;^qz*+qC;NNAFARk_Sh)C^95+v{*H@bMcm4 zaxi@7De!DOorJ4V{V9n2&OaXj_Bmgu*Ldnmke~T+Dyl#>E!Re}9T5Tp_oof4Rt-^DDD$vdLuTa; zg=uHPreJV6Ilx+hwqrZ+w3J?FSw`9^9l5Bvn(_OhjvRqyr%BNX)E1SXJyClH%AdPW zuN;HNDmk*P#8!^{PlM=xWguFSP9$ke8k{@cM?o`D!1E^C+F8D|KgZ5ufk%&@J<7pz zkBfK5>zylEENe)x{Ionsj-@Po4jxB`#Gzg5xo-1ld*csr2#|anbFBFmN~Uwc^&bpB zH2_1&eHz40uJ}Lx9Twp|R{xCu6BtZRH zXy*tQUBc5bNTo#0*s77Cnaaw$VyTWrur2XAPi$i}^;72eg14uDsV0b#MdF_r^>kyc zdS<$(E_rg%&=hmGXm#DsLm%0zdh4Fm+szlv@@D|;dZ}Ng7yeJ5yq(hebLd*`{VDyy z94Ln-tq4lXGT4BPOAat36pDmC-uLmAw%?}x(Y3iXg3u+Kj++u-4VrYU#onC3$28Fg z^{n76ak%SX_oKmaO^c?0y{|Z75g!nL9e}VnCb{O4KE;wRkyzw}8GmigB3N8doRoE9 z9k-vHu(=p{Z`-j;`s$&94UkrF->ZL926pY@yPU&Dk+8+#o*w{`r5KsNf z?=s?zPOSy!H4&FMe6C(su}O<^Ns47vRx;-JhbbM6d`l3!&FE-x>_J?b6_F+`3+d#H zWlAvhZB!<2nX_0Or5T&9%R!KGgbFFbpRojvOvmy&78B=|lH3zW>fpJg1T4}NCT*ZK zIJ6)+4gPa8Zf;;I#+G}FxSE7W6D2%2OAbbYqdJ_Ad^Lgn>Niw_``<2YGuyuXujIMi zYQ2L58Bwr0cv7&*f;VsmE<@U={g!aMo!*wuwdZt-YF?2;!WPCN%gqjaYAY1DbdfD} zc=TUG%oRZhk~2ouskb#Dl8Y*|3Ouw*Z+USyaWWVSOH(H2vbhyfq&N^Pn~E~J{Ql%S z+Y{)^*%o!EeC;5lyyXN~H@pR@d>l05 zysV}s;w2SO1VTmiaEPFxF1OrZbt+mmbRBkC4{R1xnGrFr)Js#rKWxUP@U0ViO~Yt* zTw3&X8Lwd@HMn zke{{SYwI%spcl-|qJo&G;>fD@#t9jsLb5*>_c3z9JtuRDSXE;a1Sbu^NU@=%JHUQ( z*Nm`JzkTr2vT}mLv&*B|b+m)Ma`6Sn}+TB>^Z!Tn9;qF4oS_;Kh z4%pI*@cH3VTK0Ao_Tuo)OtDmvgo)}93hcE8AV$L2YYE8HEhR&{$q&o6DYdcGO!@zD zr;Tyob-(U)+HEcAvIcl=AytXuD?J}{8Z})5+!qZLV4T}7*-ir6oRdw~oS7<7Bu}rV2ul>>O+Vqk_sRlSvajpu9 zHsLIxiCn}-3a$A6*Ajknq@{5QQK^)BK+&QbMaKICXc_TUwq}EJIJrnFrCM#l+Ivzl z37Fw3Rs@IH;}Yp#^lsh&drwJ?wJ17AY_X8_SlK4?x3mLPLHOowDFYBp&6s@gLYgG# z&JBTWbOJX{3slDC-YpT3a;l|l+d2jglrX48{AgG~ekb>r{@G9OWb_Cp4JyfCxxfg5 z7D?+X*kFM(PelU6NAK6vt_4!5kxIM>OiKTP8dkB(Di{sZl?mtxl}ksu4>a-(5663oF3d{kLdGlV~|Ne6z@1>K8z#`^LCHDE%l|;n}4&k>SIav~M z&r!ajuZ~C+;Js>fyQxXy?VM7Z4&7g6$9|l+qq}@E08ym`n5HD47fe;WFa%i{QZAXp zSWFscCygksK^MekE;YU+_*zfFjfFtnv5OJEiYbr2)vI^u`n09Lq|!k7Vn|F3E*Q*n zDx6S?#YAi>xRO?1SUoDY#q?NIY4R;1!WU{&T^GHrR4ew}JVwq>CuP;EQ?76ou}}%a zpnw!rwtjmJ;0*}{8FF3My7(=f9vv}l?_65Jo&;kR&9(cjJzv$^8Z8 z0ErCRBpDeK$G!9lB*J5Y$y28MlKz@Ta)pW9lObz!t%;P3CDF-2;(BrPN+t-Yn(e?S z=;nYy6PIle$Q1vl?0}U9=WvdITli))I_yToKo72^VIws~!u2I@@{vN7WGYpWZVDWD zBqL3!5;ZOsa{%s17DQv!0}^nmRH!k+ntP(vC%cjx#X`+Mb&jrr-~>Wi)I}^Q2c^xW zTvR3H1nvQ@5i3}Q3ZHs%k&p_N1DBj?iI{RZ6d54G1`A>=m!)+M@5bzsC^4RLo-Mw# z7VSvbW)MZijan4VP4^-ZK{RqMl8G5}y%!~|B$Ot!^l`!_q#9_tlyRSkyg7hHyoN}@ z0!kP$NCR|t?ot_==jH`4tqfd4Of$|vStEHPm@PryqSUA{oK%>WB&9g!2&M&rB#I%4 z&<6bt_8!XjGS|3Z20FBs!bBxV#i-@r8MvImYUm-Mh5CyDZ;40)EJbWfJq8nOn-NIH`^N9OnWLm%{j${PNy-#6C@$V|FkyJuP!yt1 zrvXv$Ip^;x&rM^f9QzCxCLagaFyfa>#w5r_8iP{uN{SMat8;1`9|v#4i$Xm5P5P2l zOKpHfj0=qF34bYP6*VB`!(XtS3aPrZ3mGQ$q@`p?s1%@zC-9zDG@%V8LJ7kIXrAHw zGm#BbDMdC3Q$Ui0vHC%DQObo9^bPbv+7100XCLgh^lM`=+O5@_|2F*qrDxEi^yZrR z3tdW-bB3t89F*yYgZ$VV5X~}PlhN|)Rb?+$kZwz<2&@YxA8?(bJax&7bGe+x&`_!2Ut`xGoY!W@01} z9H_vlkqJhbVh=^R+Umb%=+o-_=|;s&Ni}ja0b8N1Dn-uATQ1OtVV$*8sdv&_ef395 zniUCO+@P(+ku%XDO?)5-(3=Gudi4IYkB0P5V6HIFxo~u=hT_yTXfnk{jYC?=!Y5W! z%-!ktJ$t@>tA}Xpf`9hrPd|23%kjZ?z4@*he{%`o=)Ue7(r;8FpgUR-lIy8xldKKi zMojBKD4k+1SI)Jo&y)2frtN9KlEyMsqxIYaOWYs++LAz*r<@SZYmm-we}=T+O-7fV%mg$ z`^Jag;f2)*5(UvjoH)4J;K7hW69&Y^MWrv?X4x&O43_m=%9*leqm;H_l51`vf(XKr z9^Zd|0|#re7*v~Th2U6}eDa1+n>2(3tQE)Ma!zpXCOrr#Q%s|<-~k)OHJbuP#>6H? zY}iTVzT!OmNe@tMxd{8xB=RWLF%~})*|H@d?toX=r?b+BEynj$IdWVI`bTyiy>P7-d!f){g+S>7ywH^w7;zRT5O_$ zl45aS69_)NSeXAFuZ&Wy7&wTIJDaEU0>F$I}bP=!ao1 zMPiel=32%F#Drm#%p>Uh8(0WZHZ*UEertbThr>e32xckJ>S#v?*M@z0V1LRGbjK82JDVG0t%5| zck2K;;ZJyYrGO6BgE$~80ur7e<&m~;sh5Om73}^emvZ~(pfqJ+I(!L*YP4x-Py?~M zPK{S-yRPHM3j<`yPEHpt$dQ{(D?_@F2E;c2LjV9HGhj7F0BsMqu7NPDV+2v06bcHV z+qR^A>#pnezT4QfUEm986Pq+mRX4{sq^am`F5^NMlT0Zm&uRw?47#pY;Fu} zraijH4whR9v0*WV$nax>(PTlO^Dc z)8J_(G(rc6s8OP!c0nx_)y_q^ua4bHm+)~qz3gem)E?tQ40i0GPLn3F7*dPXd0)o1 zt4u1J(eAzFnvy;ICl}{ ze}XsLN0knaDb}(1b6h<&jZ#Qg$VZmiig0?Vkz4C9t?AaoRPLVpm0Fyp*!GomX-e?~ zP92LBtDG7(t4^Ry*vmESEKOdyedp$JvH*391<@%ghQEWiVIHLYv~jQ#K|PsUowk%l zklISvTm{W_Yn>*o8=~6U)*;j;TX%GnZ&bF{MYSuM){b2PE!0C~jL<1I>u{i4ok?4& zY^QFMK~x@tmv@^c0WZj_ymPigLT>W!w~7Y&-@ zR?<{4l@*ndt2*}377||AK0Ez)y3X`cEuv_f=|w&Ej5s=D!#Hi$)eSx;wwzXS{r1kc zw&}-jPhncRKQ`>Y)4)b#v9mQ~mJKDZfhSPsGH))l0C;V|Ffg_pRY$9z3zGDmJK7-z zH_WDV>K!_pA~g6y(6XtMDWs*!eRQc@H-%HXmbkH(CDx;T`X;Z)Ky)81ykekGGXoLw z+K5!1LS}5qMs`W63gK7Z}NEC3uT+nl#ACm zWb2IjMh49h#?*?N>il1<5h87Eb8*frPkC^%OM6X8)c)8>HWQRqTX9XU9CS`~X9K%8 zon$F=OzG06mu#;qPj^jyetXkyPA;uRfA`1s2fNk|*(2m#8^5Nq_n7L~-xCAYo!00} zA2Bh#wV$({o7LAn;V<R?P+r!yjj`K(Ju|nM({x@bqY1@qI8THjk6M?$xP7=Lx z{&XepVm%eGM9eF zHeSvnKRlJ5`eK~9XV-UVbSMu%U-p-FoW2hpbVkK#w0DqC2_J9dB6U+{nU$D7s;c|RLp;Mn~3z7`J+ zP|}U%F66|&^p4FXzQexR(`Cvn$-V!LG5?i*1t&M$XUE7E`Y$&ZAGa&z$@1c;zvefY z&}0y@HU`g`q^uz3n99}XhS61BGH>jemEJSHa>%nx5q|K728fAaWRpo}Uluu<+x2E# z`I)@$p5A^YrZiN7QGgrS^iyjJ?iIj69i4`G7cI6%SrI&9cfUt_7#{Lci?5sH(F#h6 zhf!57I@;#@AMZzB+Uvs>%-St59S|eslFWRqDOWO0tDme@Ls%A~v~Zd_3nZltfJd#n z0i)n+YO27UjPo{Ny^nT&V)eyunj~WYo2t5Z#s4I13|#{S*ljw@%je1WOtvZb9}1O2 zD#}!hU{-87@#dx{1GgOu8;hngvza-5J`UQ|)CUciSfk;<0x^aa6QKG6+=0igO%yit z?!1UG7Pf9bKbP4n{fjqPIhOeH<2idwfht<_Gd#>A=UG-?s9X= zwuVSIg-5>q*3^{>1zM3xTpQNfyqgZ%)#hPV<*p_p(aYf&^{yylMew;7N_68T#ohaR zPF3wN?_GAfyAbw3A+a!QP)<{;!&}3#P43`Z82=SlyO*DN`X=s(HpK13${%%+1CON4 zO_+;!g13uHwE7aD__cXUJ2;RmaKFT@XBCEI(A#M%(a{PXRE~@!3lj8t260Q6$Xdevkml{mz`8O=HrEI`l`b5e#!?9xm&O}Rf~Yo^)V@Ac7A^Ef@qK~|e$x^GiT?R_d8scFPB z_I850X=CQfP0v=C`Bh@Hm!(w@0|jTY2l9;<-KqSokkl7$Bo z3u^15jpkmx1W}rZTRx7TPcv`u`oT88*Thm&>5GjDI6ww@nzlS@6uM1ZQIXG?vkDby z@zk!S7B868pzKw@WbAscX19r`_0-gYrc`d=$Gozd5^VWxA`}KyFTqdXZgYmU%%^BF zBX;F~wi~PeD9F*i*Qp!geu$RJJ^jBc@bLQ^=NUG_iQ=Y8dyn%iaO@uWxXDu*Aym}0 zPS=;qfcn4WYxgUQ-WC>+t=DJZlcxk%juN&Z3^wrECuxwsUkf8X`Kst3!IgH=c~>r; z$on|u?d%6`XG6MElzdb}TM18ws8Oxhy|vR8jmeUCIgZ!6;ZYMmYdhgnuUe69$p43z z-5N9Fc!W=I{yG6s?#{c$G^uKfa<>5pBQI#Pd7E$9(N4)Rsduo=!kJ2-qfv%p;1Zjg zbh}SnrfD1Vw1B-mI!a%#ro+U0atYXPm)*`-;?^(S?A{@9S*gAg?!N9L8zX&R?#kes zrtxzPZf@QQv26+Kh2!kZm*l$i`G$TrM)AGdnF{No(Ng(uXH9^9*h({i8un=^6IJcYV^<{Yx|wfYUb~U4sT}FYSr9bA5ncP3*k9oWaS{#dgm$QLpRv z<#fR=_D>j+(PMpY2yvBDw#6Bu&2;KHF&;hAm$u$nCW~~M^3E2%6qL{MhhKBo|9@bEPCTI~>Pl$5SxzW@3}?u^AzaH_ApS#=9JjX(GK^Bmb% z-sJCZP9rz=X4f+vRs5xjVGz%&=Nkktx%NF5Kkh#GkTY09w@&KJ*FKyYlYC2xP=%6f z|DoZ#CuQTJ;cdyt!s&X+K3Vy?zle8Ed}diQ^eeq=IQ+FRkMEGo{$DR~;Hv9zPtD-V z@glsy1434Wq7JxQzfZ@t3p-uDz{(!$xnH!cJwrT#-PxZy;i=Xtm%_AqzG;ESSCX>f zxocxotWAukqi3i76zIPkrDpzLE*R-?_9Gl=`ml@M{g%a=|EnsBswoL5m;`U5jc0V& zR2kW_?tT$}ZfUBi;MErShQVf6B-wdFw@rM5jnX~U!E1M&`9Z-XPtVN2RFuQe zP4L6GFE&@~a`&9{aH*vJ!ZOwssE$9$^Niszt|gWl3?r_hqC*Uhoj8{8WNHd9PmZU`zo!9 z7j@7@(%hN7SzURVu>3{G{yS%p6YJ5|ZnHD8_y4iyo8{wu<`)ZQk-zD`_%+<*UbY$m z;98jP7+ub#%sk$@#g_$yfTZKbjdAVCT$lBhjx5fr2?Bb@Wl!SZ+)b4 zn)$IhdH(F!?usoHwFm8RAQsjOc5-Y=FdM${IN~6cEuKw3dh8c%|HWO#ixXM0$3iSQ z!e95))^a<#OYlmhQZl$7@D~xhA;k-=JsiEyjCnebcrgWm5xBQ|DLyP%6`x&D_e#Zl z+ou(_bbMY}oUzUPXx&j_g`jS6b5Ri*{G@6>yjblc?u9qahO%3E@|HQVQAJ`&`bb{Y z8`_TeFK}m(13+9PVo`8-_u>I|cK)&i$JO18EfA-?RsUmOS*T!%heU52cx*3hx5dx4 ze2>gc0*yhlPx;2D46c(wo3uTLpB4%=ug>GQIayAwOn7F1_->Q--aggN;9SPk5n zF|d!z5yi~R%5CxcZm%X&{;2L+Lq{xRWK}w^dKVDm?zmgP)53ZH+3eS`;rsafI-MVZ z&pWGdUK0>2h|o7b1qE^LrEolVEL#vu{4Ni;=DZ&s{rFt7obR=c<(no#$nU!d(_ued z$STJi=m5GJ-fq9u?6-db1$_HsNYu4>oQIUugc-Q869zm6ZMr;N+|E5<^_l9$OH!2h zrZI82Dc4EI2oLbfoxMAwYQ}I0`Qp-EN`~hsoPDie6or?r_zdCjRwQj{ z?Dnd!eWTUyj(6r$#EyNLQAnWh*f#KZICVuP(|NmW*J1DlCt)O~MN)26@W@}~_PJOk z^J~1eN!yb$;wKgg@%0J|bALaPk@=PDFra0wkNZG(hCWUI1!uaa*NDUUrh)&76N$KI zDk)juoMppopvTyJ0~GMQ_@77UwY>2-0wpx>xed4X81EI83FgS%VtxFN4%Xu(@2u*T z;r!R?57sN?8Ddd>=8d?7AM@3?5Y6^>~E z9JnVsLG3J@(1`UeZUsKu?ZZX@Aph5U)neNSe6%0VH|5CPdB^DH2b*merK=rG64qqs zGuMKjv}wNAJ6Zqh_nUOpK3YtN!}9^IY`=@hw0i8MfTUyC7{f)85HLm(Iv$tCJAOXF z@#y|~9}ZwCfF(7xP*SEU2|EUfqEb1}iQA*+=7P*Pft2Tki9jgBz(U3+FiEyIgFcG` zJ1<`m{4HPjN$SS>bWDBV-+reBD2a7H|1STpHw#j*6uRTy82&HMNSHT?+<$aMU;>DuRG)n>9m!hCExbaD#dMUZyE=n~>Tf`SH zOjnZ4)r+Ls-nuh9Jsmg{XTOea+~3AD;ZK&(H_qViPcU?T)|*{_$6r``Sb}6mJ|u#s z1KL?dwK=Sa0p}7@Hd?rEqXy*V^46x{+v1;2{ax?xiZx|MXW!5J*MF)t_`QBDo=;w~ z9bT?8E~ZJ6B=X6{2dI^AIoe|Hb36j4e}P~A2p$CCXJW2*phc);l0aT3F-k`;53)T0 z-sGZsbcgSzNKkvhc0)&P8g_b@>*YRgWlE8sHhzHH0)tGaGniN91RRQn&_g!9i zp-(*=^Vp(c_S(wIwJhO!1{FGd*^CQ5A3K zY4W27D;rDFPxzU*SmIKei6zK#@aP!toKt#RLfO;mM+NZzPpC>0eF&15Sg5pSnEKJe zgwMx^w*Nlyq1LCfmr~*`OuZ${G6A?Ri(}^%b9dj zN#w+}hZvGn1Y#0_S}i3bJU?6Sn^-elv}kJ-W*XJby^JGHRGwr+n0xTSSdoGpyfq!c zw^M|qMgzqS%?k(Mw6(-p>$i}{#PvbD{^oX;;BwF)s!%7$7&Ox_Q5jHlF})>=I9z)# z`pfj{&uQ|fTf*X>xiq<#pkS!1lf2KSsRN?{vQM$O$xE9IE) zAQ_Q6Y^h{THA!(p=L1?Q!l$a5TZdN5rAGqsWI-cU3))adWUVR4pp@=R7~J}2mB2~R z#vutKt`aSY6NH|>#&&M4_&dGk+>TkkhlVg%oO3B-Shvfe6oS%;*a2KZ!!qZf%ZTH& zgA(#+Vi~Hr7-V40Fs+s@TUlyc2qq9~r3Yl@NMRt%Jf%#x2RX{8cbv-{tEXNOA&5}n zA*&?C=!;pGR6>!PeSKV6V&kAoIg(~IMQd;hRiG0G>V!uLX_rncHB&9eU~0*wVx$y< zm@2IYp&=d-4%ISTJXq&U12GUrAp(P0Qb8X?jW2?VG7d8pw|dX>i;lf6y&NJ(=wWXoK31G5>#blJig0D}AVfJ1Q zxma>umt_K9{a<5iRFHd(>eo8sUa0%E4BZ|QD`et zvUe2#dKP>m2#=CWAUl|=p>+PV;NZfa1g5j(dV$poCL}n;l$$|B#vHxY)^R3%W)YA; zanKSARp{Euz10*ZkUx-qex3cbo!nrpbdZo-7$wIv@-b@|Jc7{@9QP^a^_}QV#*BEF zcjZc_1q720D4mrQPEsO}Vc)*D9{$`% zW&U6FJ2147%x)P?I|C>H+)NQCRH2Y3PS`4Q689zErr5v>CUYV26oD~sB;V}DBoR=q zP8ZF$xd_QJG9*DAsu>Z+EtqgY=Ajfqc*!*B_2D;(+6WqjR7|q*NtHI_0ZIn`xE^xH zPP7;JZ$Y99CTB?kT3jjeo`peRHMS8nCB?~j>DCcyOAbW{izSsgXliKM2ue@JH>OUn zPQgo-VDT`v$aX8WQ6d;^Hw)c_l3C)8# znXA2wg=P+90wJkQu24hRB9ciwfy*L0J4x@J!>xx&Zx!7Pp)snbr2}x1=yg%$uui5& zZ(_tT)(UMcloU#timd~M;0(#WC)<6C-YJS}lI;P^iuRX@E|cUv{Ofzns3+|=tk2H{wjj8DA zKv7CD6q0aSfh`vu$@R&E>{AIA4ZS=#g zR*wIFPtD^P^|EnS(aV5W>RowiJiuu&$UN&S22~SU$nX)j{stxpN22I!YL$<)HxV)x zQ5l$n6My5R*U8X1ZOyGUBx7N7vDIYR)r^pWSJY14lOd^`1rcdDc zSaZAoC#W1OtzJrW(FI*^wIhqiL|mq9Vmh75Z6KbE2-Kr~ReVv3Ln-x5i0br8Hx$8wvJCTM368W=qOg$3S_9acj%4?9R^XKkm- z^g_i~#iq$=35hBNEHx@(s`12e&;1YH|7qL`!%Z5!6nbqCo|%4&-9#J}VaxTN$WHoNv5+EfH)Pxs_0Z5AVk|;8QC2XOICVi7s zxCN;(MPPeEOlir}rG8(r|ppkO6)|`C^Rb>=UMB{I%3JF_ewr<~9 z6`T@3wq!t{(7 z&0stXh}vWc{~(OWlSgYOsuJBYamH`Y&8wYEils?MKu~fNwxO26Vo@^o*pKk^Uu{W? zqiwYWtsusk9|XR%)wUCyyN0G2fD6=Z~zM@&}wT>tkc^?#ErXVHKmJGCQ5!j_W@6kIYaRT$p; zhJHKiE$`jmkIblg?t2g=+gOrIC=g(fcIqgUNx$Z8grYMazZ4$1bJ+5tWhhWdH@5`G zv>kjp7BNfLJgov>(b38$Q}lDuMHE{yB#4n?%oUq0CBQ)^nmxITYd&fv`DSiAs5&Oc ztBWM3AL@dp4O4NJi*mN}A3K|=|bvLJvRNay)8 z2i)eR=XeZHx`ca5Ns@fc$`o%6N`XrDR(CcjI<0nkaKTaq0w04$C=NiJGC`yxyzgCs z_0zc%P1@p?^^KFQCuy%#%}uSa7mG|##i?8VFS;9xZkl#>-nhiQSz}_^I|tD^A6vf}$Hg-Y8dHy3R+NK1COH zKq3>OpPC?$#H}5!1mi0_A82gTvnkpV2*d#_^b}wcX9FWiPPkJK=bt9?EJgNsz%2oZ` z+4jGSTxh+SCYvrI;~OV96$;wxc;f&jVsM>19j+A{JDp|>aN|0eP8euu5E0)1W&i+2 zX5eV70IvNXx6<}XJORj#6vQU2J#P*BTf4S)ZR^%8t};3|QcdUIv>lDTWdzir08!ut z9{Ch}DiOs>5=DHi-{z-(^w6J=d8P#@rdgMIiFXu&ECUF(GFyB<^5sk4bpND{H&LVM zAB=o8zX<*M@@&4PBRKMN-aYy}U;5|rFFbSUuVm%^=ku4}xSiX%@_jk}xyCpB)1R*G z(f&A}&g#ifXjS+0)9=>jFPNUmt@Gs3^3Rjw@*kr+MV*1@r=H$RPrF2+ne{=wR!C2e zdqwpPotG}BSM<-%fhzy`If`66j-vbJphrJ{?M>W29s20C{{k_oWJ^9>MJSZ(L8S+0 zRba~}4FB1uOTIZJDd5!X)ldWCEs=EB;73UyLtqbe_T*`45vfPz)DTj({u039j3)Bc zr|8$y)6{`cO_Zua_I06hZYE1Je=oYD^MUL-oZypEA^-l@Sculew08y;z+*vSYvP zyy_2$+ApJDnIfXs;|AWKJJQH$L&@0OuWM^qdZ+(#_KYrmeMIeQ)9|ZZxNoOSeiAhM zx(5j%6Qh+#hQpt}d{?HzZ%dx5Bhsh5Ipwa!<~ZfAf104L60ey6*ldSE4d}jXM~H3a#L6?+pOs?X7OwE=sBOSJjtw9r`kY5 z_j*bdZr0|%x~WJ6yLRkY}IZ~=r$YFEh$JA8WZKqw>$HvRTJz27WG zXq|^wAI|no9hqPC7&`lOzG)ZO%nbn@$0Eb)oi+bFz3Z%MxofKHHc=s*BwrITaiE@G z6~)drbWKQIt?Qh{yu#~VED`UOUu1l?^f#XSI(DR0+XI`uk&vaj&h%2Y3>|>)DbnH& zY&-Sty`uu&Q4$lwpSh2luN&OJ44`>qL7(YL?+)| z1M$*n=XL2$N6u}^_J{x_RE$xflD}<6{~qP8$Q9WYR9pl^;X8rUvj!b|izx;4GG%L`q5fvMIhYj3%$jbF}5EbYkXysyOi2EJ>r3qU4Oxy%W^?tWy*8ZYqv&mh44h#w2>@$Dn%>CH?uT)5RdHq>Ojw2_!%Zw<7 z|2wMsc-1A|*^0B+`-{xt+$^lRTos(^X1hH2iMnfhluguAY635(h>Kr1`{pRQijUe_ zKrpyYlJ~t!kG#^Az-uIv-l*5`ZJS?=#h3Z+?Z3TlWFI%qLn_cVD=gf;{h7I0xjEUK z9Nw(!d9l=E!l>z+AAo)T1tyEeES;0g8sfWD2O21Ew@_%d<~t!I_`d8fLy4f*8P|%( z<5-M4L%LqVmGsz?^DYG9Zq~xyJmvxZgdR>JkwCe&jCA`xK~mh`i9o`Kaf@}&J7ivC zVt-%k9Wmri7`M{{EphUx;J)A5_%CHgVOfD*rO>!J;ixAz*OHjt#>}m})b1vg4X1ma zC?zf{Tzy~O>n{Dz!ueHMU*Y>FLKYs%oonuk8vN$T)VwXIE9vXl0DA>1`^6 zou8LOm6e;vkvR9fRDmwX-^2x2otHs?2T*_+VfScvXX#Lq?FG+S*fwNa)q0}~qveA? z_u(f;M)6gCUnRi9 z5?X-M%j8l|vypu(&Zf41%i%CdW4~9%UWDi-xMiNx6n>Sjv7(Np?)28*EH@AuoTGNI z;rt5supvVlgyuqDub}TZ!cI{y=yy|nPqKEOgS#5i$O!Tv1h?F7TDOg@N}-!%CQxSnVGuX0&bMTX5rLcG0a zC`o4YlVXCV57=Skg)F=6w|Y15ueu_96XM;O%z2wob8Sn1RDc7p_7JwtT1c_Zb_ww1TYlZF z_nhDty~b^PSL~~%zS>95Yl4s92zFsV@<#4eJQ9R+EIc>FC}?{qL_&__n+w(RXtR5S>M=H$+Qp+{Wi6g%LW?clwKVXx}_eZ%V&CGE<-N0~P1 zPk`L^s>CCc1Aa$h@u~fk#oUtaBq}ZG_M7Sk{y@>TD}Gt61(>P9WwHGypP!k^mua=Y zI~wxl_zl!g}4)}k?4vE`u>vrbL1Sf zbQZsFN^DxgRBgCpIxf2&d;*h5ZQs)?gzKqge19|kEI+dV_e%nOFl=C15aWkCFA;IR z{ye$NoR^v{XZ zSAuf|*kpukoJvzhPMH$Xbu;pge@Awenas%L&HPOjTUbUNt~Ye*xx{Mw*CbwmjnQ|l zi}_vtTKFJ=1OPtcnLl-GFm&~6qZN$=YZ60oo4>Pt%&4xo$N6mshv`4wZpY5&oXzi3 z`YZLT>e+serH`O+0#oaxKJ35FoZ!Q@d5ygV4!P->I4e;MK=49MS9}7yHq9+Bl6DsK z@2OV1&*d}Q&EVnq_5suxctB&-VX}ID#T*E3g-(>v!6py+rLH{FX4lrQ+VOgQGO;IDuunt&u4g`%J8n0Z zB|KPxFs6iz&5HiQJy;ysI2oInaFaXiQq-@{&&$o`@+?7yl1-;YtlO0_?MEDRj`6h-DhI3v+XqvV1R!^q&_cp+M8NmnWEOg zu*ObsKi!CM;jcvO7XLf=h!?Se_urZ~0VBu^cph0l#jVFxnBfF$(D6`(QXC}Q5p7;7 zyxh9mKfB^{O|6FJ#VFBE$_Bh%As=}y8>Fz0Lw`+)b2JWb?~;xU&rLh;(Yjj)HQs>K z!SKt!4M4)h1o9r04Q!zL&5OSa7=7;{w&FAJ|Sku?uQT>xH#Iyg0 zna|0F4|tO9>i+m}bq_gn#RfcWd7+vDc4uXtetu>^%)hTRJdN?UIwUP>mk;|T?6-m4 z8W(H{z+{8zD>5NljZe_A@@3F4xB?@Dg|}$Ry{Ps+Y}T& z%u}-cZyiXRlvwJ_$@1pe`tHB|IG|7R@-{g+80z{!v3ThO#BLxhw#52tIVq@#ZpRB3 z6mU@p8&4;`{G?v-m?`@Fyiq8;5Il@6JYrRGZZAVHL^BWO*~~ZT>h<()yg7DDsHLT? z=wtLJWuE%vZ{OB&$^7|t&OH0;lhdPk5>`~h*QkW{#*;A0ySzJ#VFzz0hwU%m1GOK_ z**gP2E0;5EleUw{&LBs+F`GV)*Jo3_qj6x1&Q%$0``b_NCwm3nXUvOq=@fnL(2H%> zb_jozA2xk{@LOlVI=;|;!;5S}5uENmA3WXm@#AJ2fh*=+4K=+z9Jv^***6o*EB)qH z2Q55_{Rh_f3;cpvWwyKouTv2nyN;{(rs0X9!aVIk&q~`<3&YJrIDFhNzZmx6IU=I@ zF2G9f&*K=E7_^6Q;bN}||8B!Of86Jxvm2szH_`r(nBY~p9o%-}xbyS>LdBL8kHYs< zWTwtH!Nzq0iff0q9g{Jz$B572bq9xE-2M)=*QMci6JbohAa`o)dop48qkMxg>~QnF zOsS1Kx}J-usYUP zg!x<6M#OVFWdxKrnlE=k>~sd)KEAm6_NUdjPo=GSD6 z^w0Gh?&imD9~;-E_rjO`tuVwhv}^nS8i1k18S3UB+gd$2z9pZ$EfV3K`iX#da4lCL ze$V}oXJgQAovD*A1*X%Y5tpwpZf)nw#GkCCc*S_Q)4CH{clB!XQNTtxWS z>27GDKV>ZVx=WdakB7#82y#N3bGM(!+2zenWRMR}?Bl)msrMiu?CT0%d%YIA+sCmR zI36Ek-z)D1QXgVjjEE0#^@D&GzWW2uT}p@dhVpx|XzB!?{c4fqF5{67e7rJwT-uU9 zrTA?IwkoN<@dy`Bi|yqdtoQmXylDJO6hOklOFOqlem*#@=*H9U>CqX~_AFjCY8&_z zFdS-CEi4M{Fbt2wE-!Fz72JdTyZpcojh~Kn3ab;yx8%zj_?xZYWk0@~ni%^5_k&*+ zL)vXD3Ab?ljd#R zVY;f5yNpZ4-A}5pjM$Rf0F%oC!ylI$;2S`jobz&cIUX6Q6D!W$$NvA~Ba!Y zEf36W3b!%};I+<)?|^ZZz++qEe24;(r`wTyc@w{nB`fI^1-VX4F@cl>iNYBk*O3n~ z8PY?BOl+V6$~vcicqJE8Ppe5(J7r74Sg^z^2_8`THhsgal>}r17_ASQjKziXfK9L| z2p7W-#;;ut5=KwIoPA$YEpJnkC!+k|OT4_)J)>R4!Xl+$GBt*StgsGXJcFuLGFWG6 z1MlK%fUCR2NIiCtfL20^qn98fAR#48Qo~t@bbl88qL1Xen!}s^9&WJBteU*E)yKqD zJjX8{R)V&!!K!M2M`<~;Q9BAP@nC{mQYmuW_E8D2yUvG(&n-(z^KzC17m zPcp(hC@oG~l)x8B(E*zQXNNQvR}l9)>%e=t9+U%F;wILmkfX>}tr!PZEpWc%jaH70 zH=Q?q9G^WN{djzd3C;0eGw(hl7w>j4DvOy>#8is zBt~N!$Tv?Vwvqthlq57F4qA&CveLu@so|My1Y3X{MQG(nk4e1UB)m;tu4hjAA1?O# z9PvpCY!Z89lEEAxP=OqMq8MCBu>l%k#OK@VOU72K^R?+*SemHt0fa&{M6nUGxe0Dt@f3m4K zc+XG!&-wx1!qF6=D1ip1NzRKC)!OBxLo_mOj{>846G*Q{XWrgCkNZ6GNU#BI#=BX6Otk zW*P%?Ok!4|OngRxM1aPmp3}(Np&Ki^-3l=ajgiWRGi& z+8azQ13K#P;2+K590l<;!<-!-W{~=!eG)p=`@k7SCIj5$Pyht`M`3e&RY%G zPGF=rQkd;gNh}3K>O)O^z}lfLziW~bmgF;Y@?>Drn2&@pB&bg`;(wU_*bQWUXP&qd zM}Vd%!O$5zIigYuCWKgt_&Z1<#o>SQjyxwlHvdImeHQ12eSb`R!Zn*gD%6hR!O6D~ z?$;J5k z;V&Vq_&kjWpXJ216{jHE6A}goAx#<%OrxlF#Pgv2|8)U=iE)@5Y84N`09B3&RXs_7 za#6k_;iocx2j-o)8Xv^ICt@)!N(luqIXeKu)Je6_h4l*GaJ#$sQW-mXA|@kR6pP^D z6ltNfkfE#sf#)kzex3{>KWhD^;v%||N794f!ac=N2kc__~=b*VyGn0oRuf4 z8F7gy-BwlR_Zn(qJh$vior)H)F`BvLfFsCdA>eGU}ECzpimUH`pp$m8nVdMdQG z1YfTUrNju0kfR0*bSc^DleX2;ct4w;>Z+aO7e}Yf~un6o)x$qAZ}(HMzQd*NWB+ zlZbo8knEU&fF6iVv5Ha|O8xYfcTmw86IB911Uqpc5z+Y_6~h9_t~37Ut^juNP6|}{ zO<2xJzWPup4#oyX95NsOVn^TY%$^}uKdN@~KQE-k zsN_0A2BXa2^_SYBD2g$T;1>YBxzg>!`En8EWXhzGa?&1W1%U@f$-1LohwnO^H<;I1 z=_1>~YH<+(s0Ap*0|#R{V9uNS?2?>JGAOx;>}k*=H60dX@aaywK|Wndb*RK80$~7z zRS0CJ1p^@uwm37lQPH0r^t#em3GB2%QBqEsP6}&CO%bJ-VI({bQk??juSNo$1WwJo z55?wBl$NPxwhi$mV2LPWm?%(c$>fqxG#yw^7yl3M;OOW7b_Gkhm0+_34Ee%O9h0G# z7NW60!4FAJa|CX-JC0Ux&VmgJSkNaGYGAXT zA4=zmM^c}t#B$51VB?qx13+74|93z}ZZ*I{7Kdtd`i)(pac|R1W5ESn0#AGNb&7^G0j8|O~@wWJaP#wfM6B$OOFfN%*ZfF5xw6y_7T z+u1h)+APx*;nYbMDr7(?3@9d~d!J;1$bY=sW;s)S?J;MBA}Xc~OEtOR03a%wLP6Cd zUOuj8cN{#K)PNGHE;A9P^@^cV9*Qc&*AbufxBnMy(#-obaK0lbxUl{RtxRTsdmQFa$*khvZMvBrbbxXY_L3Ik~fOEDa^u zi)TiO$p&IaM&1=|y9V<>zud+oZU?>Ty}A;9F|wD6%cjXoTtc^#u_OqcXMC>-0Yx-~ zY=RJ$e9l(?9DP6Z7p*vd8vHddVF=YMktk0(5Nk-RS1B2F>qWGMwu;xO$*Y<&rlg3_ zTD=uK5%OA%i-YW#gX4Xj$8nK0T2*ICami!~Aw@A~T_r9y2*{vOl&`^N7&tGQtToL; z`zu;ZYC$z(f;3Adm^cPk!?1d*10J5Z_;Zc_nzwsND4~hob5!N%v7TC3VZ6xenlZ1$ zeXzk_6Pc7mW{4yhyfJe~2d0opvc}L?ITS#-?5xC=Y-{Cj#T_LukZGwTag*+hXj;J~ zn|wcq==#`Z-T=~LQkFcx*ANYoiC`qCTq-~gc(afDSGRHmMHdPyK2RyV5MJpJv3sNb zkYz1;Ut9m+%tlaqFp1iXNJN!c&ZdDuLaG(KS@U!L*jL^e8Db1U);<+>0Fr@QNynUP zp$Sj<1Ajc3TSm+(h&vLk&6+!^FD%9gYJ=&&*vS$7BW)n*%$z|Acd$&7L?x9;?1dct zr<2$Tc`Z%f;(mFK6{gZXjo{?}8yl_9%j4B%?pyT+`buDA4tijjhmr;iiB?2b)EOVA zf!vyC-JK?ZZb}RcB%W!YW9U+!i$hhlkl`uvXvqHYt}}$nttOffjJ0e`oFxXJ(@5H;#3of@oI6_Ml8|*+NLr~&i z$g%X7W?{xPCc9P=aBrO!6AKwhkW;TJpScw}DJLC>ozzu*L0ypsv{&tD;^d*RmJlh5 z2)0n{nLvyLY5;gU)MYN)XvNBv*ICH|QM4NE7{QQ(AHnrISqFWdZssj5Vt~!@#JC8> z7{W1mCP7pRY>W>^jy_J}ZLncSB!En@3@3TG_)JghgjQ(b=m1N&v6Lwt?F_$Vp zy(LG9o_P^ug!jpBa|ILBLe7(}gaIWvCUtJ40dUc_SAaw!p0G}G?FfTBAJ zO+&n<(86j@S4_>@UCYQJPzcMMlu5&*{q-b%R2J#qsDK{kMV7Z`<;WlzB@l_VXew}) ztYttkE$VrXH%vm?U1;R-wI^5*ud#+&>((SGK~M&v68#-_cKX+i+&x8sDEH3rBqD)C zvWA!ynVY#a5^d1G_N6-(eA;7+o=z5qZF5CZ@N05e1bHULm5`2c{`j2ICB00S5aB8s@gU2cK{DB`dDb*fKw zAPxZ$pvcehvjIKt8|z7bePa?y4{x6@i+$TSDS)wL>v11VQOGwsPHCb8%_}p^-$;m4G04O07wDR&;dZZS=+MzF%}{PMNv>;5Nyl0mUbs@%-!5) zxy$^HH{(2g0O3OsAIsihWKRYV0S|!m-_Mv{ket48y*~EmS9kt8uQv`{>&uDs&D{Fz-0IJ|^-dkue}30yf5{$T{a25(NA}v^I{Mc> zSEsAjqyO(2v#z{`&X|^I=zra9bkk5OENu9LrbW&_M6$$ z;Fs04N51PnS`xJXIsREoU;UZPOrNU#pN|ZM@8Es)uj*IvkNn(a-^xE4d8L1Q?C@su zJ^u8TUa;3krX}ytkzw%qJs)1)Ot~F9e^cI-!sN1jU3dv2V+F!_c+Cv)&;M|~Pfunq zQzkoQrpuV^zJ&j3t%y?zP99`H^yV1xv}u(%sjr!q)ia9D&Ta7OlSWZvP!(w&jstjWysP=FRKPBO?obpSJrHix-o-=R!UEogN*wRvqmVibHT z*zm^2pV;v};!*cHA_+&vR;3j@jt6FTR(?NEIx{qi_Jm8ar#S)Iw{X7KrnHA_9deyE zgzkOLmrj{aE@P#BR1y^N!uGKVVyW2G1>;$SK3`|!9ILiL=_gIen zsw@3%X(_qg)V1gK`SwhmoBs!?nWf883C2i?lF|l>38yTn{dO$?-v!4BcXWdc{y!d7 zBjkDXq%T~lm8Bd_5L~Xb9ccY6K+UXpyiweI<^L$C_MT@0hM|fzrOk<&a1V#{ik->S zh5q%Ut9^F!de!RQ{lwmi&(_Y}vML8>!qmKVJ?ea+M$z0nC(4JpZ6XtiWKQE-)ZTjU zT++F@O8T~_oa+ibmJc(tAIZ73iTC1|00N(P3AiL;>+5O(&t^^kT(W zsUe?}geW3_ z-SajT8hG4SB7*VBma$N2d{k$Dcwe{3f4|MCRo=|4d$trSSD8O@bZ0}*U11=ymbo`x z_RFcTIjQ_2Q+)J+l!CO|`+d?UcYwgu0@>a8NVN{1XO6DF2=#Ds$M}ug>`VN8x~#oO z4*7IXHTkxcp3$diVso&Nw8F0~nsf>*GL zQr=HG#$u$z;ZDJ)BUgF0)Mqo^V`*JPZn;+nWvO#ne!&$b;vz-b)3?kOXUy;QYf9o( z26(*Yli5<6)AdsemC<^fhOVe>n?UzC^aEug`Hdt8DyF09`+EDBHk{Zncd zoqn>JlaM6SDcGc&(f}E7x3S@6e zI)<(Tw>PE|0T!4s$0ucAHoP-aR&3b&g5;Ff8b@AVi z+3yPvVe(7A%Q7X&x8vd6VzlMCE?9m<&gCC4Q0PR zLuW*K_Lk?US`b?g(xZyudvZ^pgrL|m(PW%6Q^j`>SYoRfQgq)AM)3*JMkwCd3Z>i9 z0Ogt4^7Ff*yH)rjIs3Wv7c1-uWUbUxuTtdd@`Z&!mg4`FAL!VTYqa6ZSWOs7b11w` zdpgIM`1;+_&^KGd{dfWGoNpBYcasSBJF$aJ`}D8xr|b}#=k&3sL~5-S&rroG@bH@+ zNmzbIXH%r^p&)da^0MUU7rpF0t4YP;95+c|6$_B!1>H=0ktrM7nzrf)=#O_wBzLuT z0jSBcfz!Flt?@w)ZX$*j3Aho}&Y z*0nNc1rUzGKwRBBT5fGr;FG$f!7}y z4zidScwJ7c&5o!YLZ@ny^imNj2|P*eYbSS55sbcJ`kAw5-vI==0Q&G(xg9Kiz*;z0v@p^5yjsC%>N#bNbSKzl zPt>`+--tc^#nkB5qu__`;Jgzg*Lid^3WMJs5{9>nv9V{VfQyOa21W^6|87U=<&<(7 zQEGk1l%u9gLsOA>4y|SHG+c+k0$^Z8tx8|~*AivluFriJX`(TJ!xrJRE$J=|f{D6?!#T)xAby#|G zJbfn0XuXe81Ngzp*nwB94HZwY-(0}M(;Ih5HyY9YjEn}H`ccR-%IC4K5RV!YSUNLq zO^uiRJY9|6{%)@>=4Q4#Lt+*8FYammVt&Qr(8$U!Sryqj{aQ^>jUa+Xu2(j+F-mIx zZc)&#UEIGD&mp$68!%dnkI<<%TAG#kVBwAXsYrIIRir32si|nR|FUYC&aoB;AL`!$ zHsV2?iHB|+7c;;|AET1{YNQ+OW*Dlc(>Q?Je4^3pF+JPSW+7$p_@ZS$Gw-3Vzu%Fi zvgDT=Y9P6KJeK^-I6V{o?y|x{Rrh)c7-<-E%)_3>&2FXfZ{j z1wlL-Yy>*(rw7l{)XfX2`F7OS;$qS^xArwi=65Pydu-oTBK)@|Xg+zGEgkR}EZzAm zYL2sX^RlZm{;W4=J2#F$9}lXW1 z+f!LjVL1OGf3S|OF+>}S&wh@9fFE)H-;G9p#vqaJc#p|jPkmR^82$s4%2z4!@63TA z0St)k=@5X+`>P-GAb_0R+;aX9TC%pU_rXl$ljdFsGRoM*_^OPA!5jLein}dEO-?H~Jj7}S&ZD*&^ z668)m$=d0b-;(@qP+NWN=6iBRH{;N*w(h`JW7wxecZ*GwSgVQR4f5{@HC^OiEkJv5 z|GYQ*w2_3I>Kru?dD|95y&c=5n}AUoYLl2fw$$!LAPs85->5WMt`_G|=vi|Yy^ z<2@;k6l5mX3AcQ8@?-2InzqX*>(RB+Gcxr%jQz71?AbSd+?bA%q1Ik*CuN^s7Wtj$ z>6@%`eZZUT1KlC=b{0SCD6*z7ybNE8K4u#Kmb?L)sDb$C+9vu1m zp?$ou^HQ-9%YG#BxT53J&u!!M0HDapm(JI#)6$QY!{KCh+^L!VuIvE$>C1+B{3BLA z?qwqy3j3A)%l;HTi5K#gc^6b1Br70e2}Y1xp4GfjyC)!PnHoLW{v7m%Jx9Q;6GbVJ zN{$KN3^X*OTJFbA5w*88^S>p(Q+BZBj3Lji>#ub7Ix^w5$kGTMXyjwa{#Q-!2rs$M z@8cnz?2gZlR|n!kY`2*~UHm+mR%nlNr6@}Y0NAl)1;t0DlvzcF!VPs>W&AUAnIl`x zi$%atS@D*@F7t>)38~~FPZ>7v&Mjk?9ofqrb%%O4uG~3<+3BxDcoyz<@GWa}CZ z$&~>|fss6}5TziLHJNuLI0SnI``&qjt-Zt#c0rBfu)KkW{dLw}{)qY6;RO~;=4qMQ zoFy84`^d7bZ@tLYnp@!6=JNLT^PL}sc;+0yh~z>t>%(Qz(ZE_-3Fr`S-Z#$U?aDAN z9+<$=(JVs&PzD!7uog4Q$)qMioLXD%`Q_s3_UJET&HEQBp6j{vkZ_H_gC^iufjk%I z4=uu*_aTF=uP@`J)F?JD#u+#vCNd~d3`Q*lkq8Hq$e=#DtLE$}?)*2e*|FLAdRmP= zfTe+ybO6nzE;%3wPGlhY-@w#>M!4%jj5C`b^POktLC#f(I3l78??|CB7Fj%fMeK8; zdr_L|i;OIwl94v#)&O5b5eOsYCCqPbCJF9OUVIlikhyb8C>DHVtex7Vq|8dTiZ05P zp<(uZy7^@u=*eStj%g8zlcZohOqgb*59>{c+6qje{w%tCuN|mmw5xzDW1bQ*mr=PW zh~!YLtaX#_kM62rmCi%(+N1u^l4MxgI0Z0LkxC^ga>nptR$CzVdC2i{d8t;b^>*=X z)Jiqe4}?A@u1mI@>owX@H z3iYYG6GRy?mI84Qj~QBhgk{=$|An)5?JOq==VMI1$pmamOjwMY16r2GQM}umnY0o} z8X3f7H;E@)8jD;J`dTUB-!_X^8MPoOB}}v@rc7c%$;t(gB?LV)UE7;Y%(*OuV8W0z zGola9RFp&z(GrFNU+3I4Ii`n@1UfLqXpWA#8az$pNG8cbWBgi2)fZ#l&l#6f>ai3Z zYlI?FNeEd_?L;_|tqA*{Ou8LYgwiaepnI*g(WHlPg>>)r(RzJ%X(yz!mpI8M zV!UkwUS*ll2iHik)Rdi89*>Dgu|+uju!(N;53PxHs0*@RMoPydkc!Erb8j=#x++ZO zT_zVZ-(vyi3$13=7CJCVk}Y~2NyNm!Py>v!W|5E1*ZqdCh?XIl)WTrA?C1n(15M}2 zHVG&R67g(q@^Ldnn|#dSpwPADF~-0gFy#<|9E#@pKn$6rPe;Sp=WTTjda61y5m9WK zc@&+5pt#((<(+Q4!Hh#`qFT#N|Q*VsJ1QZ~6WXQ6HdkDB<(6FFORM?1&WJ@B$mOr3M8UL8P)ztx$%ljHCq3_hp}Vc#!ys@y`$wF#I4tX zk^*63uhk)c6T|`Fu4x&z*o5IpFe&6zH73`Dvh^YarW}t=^}o)n9JmWsT|Adx;wc&Ud{QY^1XBo|(V$#>TLVAi&_UiBsH;z%Tx^78hK?&H>uW;UG`~zp zynxb0=74_o+^Lda>7>AumlSX%QfzzhOJ2B1c8CwCW$*6ljEssBBi^+IFz^t}%d}!T zLWE`U1FGEHY2D@I%t1zYLPRqrq1Zx;QxAb8BH%v5eD)8zp(w+|YoUyT6r

f_3Oc?0fJ@?ZG<{&5dWTZ803bMT`?W<&ZBBB zcHmH&Jp+Oa^$ui`Q^M$g$$vIKOd@~&LmSG8%%v{RN8nEkg8BNrZ|= zn@l+=SF#l8u7@JBS)0}k$-`-gAeF>{O7>J@9Mnw4#ay&`3%E1vnM+C@T}=q)q=fXn z5RxtwM-UQ(Ts&*Ycx|Qsm+bc@bAtHR&L#y<85EIi3V?J;Zb>e9N#%G%%j@TYfm*!a;a^gTEf5s<<$%+fHEJ{fKorjWj-PG>H zD%g4wzuB&J#dwm+No*(=$2gyKl8DBymsVYIQ`!{*%mS&CIVcW-kX#uDa3vmk!qE>} z=KrOQlgMZlfuDry}#8VGp}k_1vOaatr|R0|kiB9_1FdKgD-S~r#qAnR*X+)K4^ zFcD`iSB#+sVP10OA?tFf$v7=ZGQqhAXz`MS$fgu!1g<;>=4Hgu>|{&xzVTuwJWzZIB=tUOY@Yh>80xmrcM+GQT)s)ptO&We2sDW;;3aS0>>;b9Ok zdjDjX+Pye5$gyu=`lf5*v274wQe-Y@CP5(L$KiVZ;v%k+3y>=X&^jz-AR!2N2f^fl zrR9<|uW2lvG1+_x)10nBBMBy2$Ww0*3$}nmf6pIZ!!&1Y=c#Y<_y2#U+*{I5bBPayBVVEF(*QPCI?0009R;3xFWc~L@g zf%Ko=YJ(1bf%FjGAnW|fUsvaf_u{YOUdaxm&)aWRZ*I4$A+7LiC~IttYor*wq3f>m zyN2fw8f2mE&(51eYLE@>h9nP>01yBG8WA|8yaQ5Xg8FL#HdPecw;B7t_Gyrq+9yOn z-93WP_a=jM?*IU4^ZEVVtla^&-=F{eey*{vW-o7Fe(A~HTYvTG<^J|1pT7OlpUv;L zvyc7kZ_oSKV;||(_4I%GziYvNANc#Z^>xqw@VB+6-0QhNUi;hEU;F#pG&0?*lrc?~ zZ6bqWIynHUvgeZ`i+@c-)Tc5B`3=f1IP z?)7h-wuPAey?^U=dg~)bS{aeHSuwBNdk5e6uo3~j5!8O$uf6u~eY);{*6rlu&FQFm z1kjP3EWL9m!nmXEtO1C+_j_k->)ASXV_(bS)~R&uPQAIm;cw5b24lM2>)j=Mv_I~) zucv?a|JSfDxnVd)zA+|Su)KJ0W1~}p2M4RL_BO41?dtseQEk#lG8q0_=06-KN##d_}}a)b`1!4V(U$_0#$YLpiaM2P=)`=7U>3gzA2 zToa5RI~i}`bc=W|qOdPtoNx17F}^39y49;E;Mm=G-CAy~_1>M(xnI%j{C%>w-Ir(o z_H38GyUCjdjN55%e6d?Xi>?QM?aJHEDY8!!UQRTX`7dY&6K8OW!SZ z0)%1yK3u+lK>zg5cZLkOaaONnfr_%4Wq9z(?aT0@%D$^my+1rQPUlC* zuon+@e23%|Huu-}%rmtY`O*e~@oQ@$vD3w|9v*rxVq1hsS{6~To+I!yeBF(~eh;=F zI5u%CMzF_?F(@gdg;ZEJ@j^vY8lR3Bo}I-JSMkfj#t2C)0e5!^j1}26iCl-W=DmJn zZBixc)Z*rhY96!h;wCSWaEtY1_#N3Z#Bav77e}kT#TAaOU=k+WVxG9@n6x@tj>Mfh zF4k|on|n)4y9k05f*XcoX?aPaIzKXrmR_J(%R z3QAaS2^IHXB!)-fF~^vRxD{kPm?eHeDi@x2o~6YRzjl2xV_(=Yh zrGSFst%KuYGKTSWf`mO&%Vn6j2=jB?=@uc~2coS-;%6H;_uhu9RS=Efx7CZo_|EJ` znp-69^$v8bdvPU3KJay9U;u7Fk-tzrJ;euIAhp@`pIphHXsorz{iFvNd&oUIH(%e( z5*|tUKz|X4CCS64w9L=3adeK@WCM9EmLvxpXEy$2>ydEYJC9go?2B>F9S|7FtNQ5U zlFw9LI8NeuFE2t3Dz-W}GGEL^aku6#b7YAn_~+T?V=h$Hxx~ZQlEqdR$7Z}34O2W% zCMx8x)&?=0l?xsn9OYp*LC01MM*`eQ%x|;Oj{o0lC}Tz^Ox~MeS84qEC^ojCINW() zo}|~l#gr6} z*+v|bu~Olj#U=jh1>2HPTk%}o%%L4kasf?>+Fn7)_UKm_$ZyCT` z?`nznd70v9(};34VPC}EsD2knf>v85`INk$u z`N6W;>DmhiXyJ305q}Eh-V6`_fPpd6A)6w{g0wX7{M|=7z&Bl8KnOpwe9x!s2urt! zFBk-cd45OI(|9O*Vtwnp6YAzFL4R-WijebJZ|ErD+VBn;OXOMnPpA^sPPZ978sz6@ zf$3X^+gF0ejMJg?mFD(qrps76r>J%bV*8sQ&TZxvb{Z<@(&`w-qt)%Ow-e={;&HORn@o}pMEy`LLAK#A^rq47nNj*R&}D{L+rqSYIBuEWZA8p@0A zxWH*Vn_I@WH~6}bz=!ZevwAhYrbrsHKE-VfnQiofnB;3KJ$ap8`3nVxCw;v13>8Ur zFmK3f!{ZkF{IKEa)8r!+h(namN~ARwp5*!yc2)21xk;;+!SZ9W0BeYp3!k)S z!Ax3GkKXqviuFEu@v9J-hDBb=0;pjz>8I6ijOJx&f883say@{NC>y%~!=Jrss93cy z-{+-9qnC}zxmPG5mO8^ z#)g@GWpz8lle|@c>Hp&P;C|Z5Z$#rtdC9>}-VX)bmV32T@J=cAA7O(yfPyq=W$ zZ=Yi`wVzWC-+AM8OJSO7taB_;&f=i!f;Pe7hFodU7d3}d(834BQclBTH~0m-1Iz)z z+~Ss+kCUC~O0^s=Lubbz%SVUK69Z$DCp(jmIL>mrjX_trncwY8kLJ@Pe0VXFFD(Zz zzJwur2Kp*5G&Gm=FaM-hJp+0fT9%@@fqva@&-JY=w3QG4FpzUXggt&@r}9Ela_Fax z9vwO#!Vf+uG$0VjxvrheP%j6JW4apXG*&S>7y@F(;lDAxg9HszE?O6n%doi3ch5`< z9FFjs;fiLr+|-h{BTjSyiboL@6n1>dXFVOv!mNp<3+g@8J*kz3}pLJK7*5 z3rhcg%J=DLp7uJ|1^xNZwDVuy!QhS!NGPsC8a1oJ4*B@M%hW98tNDJLT3*b$l|w5k zL0>x4ZxU95#Z~9&W?YSYkcDqz2%!N1#^~-EoiKq~W|%^@^gV;aKO~Mng3ARE33cZ) z>bl)UU!5QU1 zw|MfOJY=QhZMujpjr?~!fx99AAm`uS3KQLpIOPFkE5Mj!QM6`SfOnC+mZV|s{zX+7 z^|7)!qwYO(L^cDEst-CdC+e8;AC-B6(W)-S+BSdpRI!ai_aq0OZi-)$r53*f(2nIH$*@QOA8pOHC=5%5$Vogknj^?q98vf!LQ;cb?a}=r+ zmN{Z5^sd1wIIr}I2ll2*I>1QDCX&&Jtgt9^ISN$Wf4Is}$`OmC4i+&L z9XHP$0cccrk%u|?zpC;TGXNpsURERPmcXc~BFY9KH~2l}`Dbi|Q_e(nZj7~91fEnH zH69i6ko#*y%cE$!41db^8MX(C@peabeDIC(@=9K?dUa`iMS10LdIdA9niqwhp*ejwN zV;m#ZWeOW%QyQECtTKA83UE=}Tb;p{8KWUFEflnVmJM&)7)lwGjME?!II!G1=lnlj72>@i!r+Ml|3|D#N|m&8HP6%uy$+2o#1RZG1riTHQxJF%uGJz1CBH z>)y^$d~@*3N$gpSQa$f9W2}gQ*n$o>Dw|*E2wz)w6T(?n~#V z!OAC_v>`@#P4h(6~>iKP_ zu{=peDt*<70J_w*ph99HK{=mq7Gv_p|7SGZ8y4ldtn&(78=vLB8|b){#vqIa@Fc(@sT;Pc==qU% zJp1K1VV}V{rrGetXh`y4{wii#fs|I{t5MQ~RmPbnVqDI&A4OGTBvFH0ILECEnU`%nlz5;Nzlg zP~3#0)Si@*#q&iRf;6B%I?JHAh0IEJQ4;o>Gr|p=Q3x)jPvX4ylh)NvRbGSPelr_4 zM_J4#bta^3RLCA_K$Rf!TvLk+UJy40WpEpkog2r*+|P+QN{p%*P|P8v!l1JtO6bWI zGuiGphOyzAIb0)HOnq`7{7aznC#VXHMe%Y+1$h5|N{8EZ^p4^B2p|n6v8c{L#_<8I zGhWS?vOl=*kN)|5bhmNIlx9}<+R7>j8W@w5`vN7GX_Oep-;eiiZyB?c!o+iIAxdge z-ne3>)t%aw6$c#s@$AxH^aGv`FGm$3E%Pk!084>TTz*{5ckycbrtkLA3GXC0`Zl#^ zqytFs!-TbTok{~e-6M+6`0$9)cXyVz?7=WK0C~*~l@F)c&(tPp4m5}~i%bm@-ICGW zcY^CQ0?Uha<;b2KNHGx$S*@T&d?xYlt%H5l>C)^eb zH|w&|2LEvaB5=d6uF-#c zZvskHOl+$(H)M>g=-MLcHCdIG2iyWExDNlV{Kz3kZ76A8v>8DkHp~5$0%r?S5WBX& z)SR6E$swZ$gv4elx#m&2+N4d&dG-#}x|y#yXi0*cIZz)2w(=3Aqe#Jriog?1oniUJ zuHk0TYb+wDq>Bt*!SaOSCB7Mb;CxibnY0Z8l&w`Yy5YJi0?0UQY5Z>N0u8~tH~75N zsMe?zxLU~!D;Qa$(%H2QW!(qw)VqzY!AzwD*}-~lPQo{swSKUG_B+Tmg5o#8fDwQa zB~mD9uv|^os*X{MY&W{<1Mt;3?v%;ioWb^_(WI@~X3~O2w36|-%T-qhKUI%9a+oYY zTA@q=+)b$vlzgQYu!`Al8ohQFC#bSI%CCiZ3u-Z_Sl!&3On59=guGCk5?jY(d$G20iMXjcY>O7Dz1KYe{Wc)95`i);52FHe-{L zMMR91=f~us-dSG;#CR@^BbyY4|EY6#&Vn933vS@ib!kOds!%}qpsUPdGZSRmlcT_{V{!Wp zA5B8mzzSrow=)Grl-OQAT8i4LOy^rkMB=L{|85rH1t-nT(G{!;O4P7N9p;~g3eLf3 zO(c_I&QFj|31k`E+rY#i(1Ys5k#yby#zDqy^WdwBdVf^Z`L50ntfOO{gff`6Dv#PI zLosXs?7fi^^@0xPbj^d_S8u1fhr2q=DWl%H7UxQGK1O70lHYsxCzr2>0I@}2cHNtm zTCf2i62fsYgaxZgtW@#%C+bA>%GSF*#3Nmzq(h`x_)|hr_ZW^p0r^4mzrbod_4RwB zRsZoJ2&2?SCj|~ds&OSjSH}FFSM?5hWE|c1g18!_C<=vAs}mAPg8_jeV>zF`nyu*G zSbLXBkYzQt5>+7u(n6(UaVn?_fN=`95W4&xxO1s{*GVxrr;OVN(vuyH7^DV_#L!u_LoMACtMJmz@90UyrgAO9lvxj|qW-l> z=m*`8%g+DJ@vSovq=A}Qz#umio3-2lof2PXqZ6Rf@6m=>vBc2UB8t)>)i7}tn<9i9 z>egU4YTzfy?vU{^I`?RKd`#eDWn@62R<;zmxi3m}@EBz)#CZgCGGcV2G0+|pk+iCP zLCbkJ(OE#O{5ZAR6!aBD5}!I{9Ge2 z-h9_s9aP-N;^qW3m8q;CH>eA9S65pf+YrN=WlAw6i=MT^$woE+Tglc@8r@g=sRvA= z`==~O6N9=cS&*8=l?b#d&6iFcnGxp~ryG#75?L~h(mz6J3X8@m_&Fa27+dLx z7q);1b)O8#S!-XD8L1?-Drs0j zPii}z^sQFktQsnaF@o-I1gnFIC_x3$s#2l2uh~u{NH8g>6MQQTu$mP|B3M+6v(em} z0Fw^BIfQf&qRJKiaewG~dhFF!oQO|skfg#Ujnfb}|4aoKqdNGpv7RKAF^o;khM2IL z6Hpb}kyC=ZQPI6oHcS#Z=ZZk8gi7OPjR@6(BT14QboT&zM6uM66Z@OB$`cSqf)@tT z3UHAsLjn{`vm!`^ZBYq^36sLf?u|9QpasgP3=7j_-msk1bSmGnz6@xD<_ROf!K9yC z=|}!l_Xjl;Ry=8tm79ZRP)5P1hRi7sX71qP$-qc9owi1##!XPtEe)D9V5SGnjs2ql zU=R=k00RI+GXr1%KyOq$D8m3yKHXJrw*uM^C}Yy8a6^)qK7QE+0k+%0vfIXy8CRgc ze*((}0H}z-hyVZ?zztHm+vZgzUCPW|{EL6_tE6|a4)G3L1{wU|Cn~wb6Ll3N_=}%C zx6Xdg?QT*?`jvSy2J^(mYC*QZuHN|_gE{0z*d)8zHRf;*`QUm6!b*MsAO!$3G5}U! z1-0&3vOWSgBLbY-=9!EgkK47aTcpxN0s{z{yC4GFZG6Cf2d&QbUA_CF*-5DX|DgZ; z`LExrFMm$@+fV7|WAFTz+V-#g>7HNn0b~FF^`Tq-$uqapm5=>=>F)2p{+m00d;E^C z?)~lZuU5y~pZ@Bzx32Z!KG#0W`AhAW*!kCD-|^dj-hZ^A8S2y?eLF|esdD9=x^F%Y zs&eYzxzw}g);V(?oiC@Yo8-tp-R#wO{-4>umpJ4&1Np zKXqJsz423LzI5bVx_`OZTL=G7{q^j>e*LejKSn8g4H4sMhoek%MdsC2*M>s>$Mv$r zwlhb!pLihh-`suaQeieS1m$gaQioZ!A=;Mu!wa1JyCvn26UQcR524kc~xYerWWK@CB(1I+2|=Y;;M3>&Pr_`>(Y*>|MvSg#m6!7;0DP1=I)a+ zCk=*K-4fRnN6#4e%7`Zj3uS^sG1%&YtjXlWuQRV`vQCnSrydG64@M%KZukMzMTFTK z%iu74RFdp~B%sFKPS$YWLaWO6TYg8*1j5+XMI0{?J5&;lilD!6Ba5wDR-o_Tl-}Cy zOMY8yf&_s4vnNCiiZeR;;Kp;F5H`@cSNyeiRa-)0e(WqTiD8owhIvzNP@x+Uf0?9P z-=a-TmFd3>Z(9TvZ4JWUXu}_76ZjDlL!yKDX=2OUFRieNhYB4+CjW1xX`%q*>G2Cp ztN16v@?OArSW%8Y!b2be!hVDLtCKqHevFVK0o#+0)5k?k&U0vA~KWKc;!K9h=g@JMcliiTNx z5b~eLG`w$`2-{2%^9R9i_jLgO8$jfMZNw?;CiqZ|!ee6!yVz)stRc#X%p_)uXG$|$ z)owzNKw<1>yCsV4Y6|~g_}d_(Xk<46WtjXXGQ@6_^TLz8 zZ02FN7*`TyDY2nw=-D;r+!Ma@OBhdoS0*eI^3REz8Z?BHbMWv~mWOSlhCNi9%$A_% z9y>AG`3seEd~ONCb;2IoNRVVo){7si1itRInxGAo7xxLa`_70E7TY3*CtbXd>_j@; z(~9%)9#D5$S!hcUek#0;ifFQLXnyfl)oQqC>^zm#$ht)bG9#HO*S2FM*$p*0&B?JL z*CYeT$V*}9Y>IcLChzA~b0`uK+hz^d=VSYln^T)xHn3~*h4=Nd8C(>J&vsx9P3%=O zi_HSchpHJGIO%59`3aXVP&UXk6nfn`7tO7+#=L8;L&OBj0XZSm@QyXb?6(t_Wvq-tTH#^Op)t^Io(EpjUPAKj)Q)&lEE@9bi#};m7vAgSj4_|d6;&o6%l=WE?s+GnC=feMFS5GF6&p-5_5!TH#6mac; zEC}l>(q)_Mgxgj!Bq`djdU2gexVkQ3$t0{{F+9!I+-?GaVkA$mMX;R(83`}G2E)Tx zUhICkh|#_vpjrC_I`WxWQg;c2FH^GQ_1yFM)lzaVzh6to`dDHNvTkT?=LG`-VRJed zW#Mb)YB(j#@jPf7Xxu}=SPr_c5H7cCC72$Fa@sX{W-MKLPzK^XgW)!EC48H7#%nKx z{ArCScU?pEoA){G=n}o~-voTtc&A>bvy1vomXU{B*PTQTNY#0~1bQzRtpyN?(N>{`@b*6yy)b1Z>7Oc+D_47fqF2dV9%3FyL75Y;LPOJK06MvSjmJ zP-Y+7MG%&zAC?Ts;zA5C-nU3HJ!4H3j~IWl=FI^z@YmW#iKUN~{K?_p)7YLxt^N52 zR-K_wt8sG$5_B4#WM$jb zJU;x9Zd*v(yN)rhXzihju`Wk+C7f;~x%?XW8GNm~L3=>DO=|-fgmhQ=P2dMrpk! zgI@#u7lt!6bIc4Ri)unJB;B0X3nb*;H3_!yWZw*X#sH5ju8w}DM$Ph>JKYU|6DGNiMkZm;K zO{A9HgGujt^5M6$^P%ERI@R)ii1r=lCBCXwG}Z8X6KTEj|F?e4^!yQ_T;0ZvJh~L0 z%X8%z1h(EPD?ZaxP`RyN;y@!q^Ks4)T`Tjud-5A<`REqI_de<9P+3^4yMI32j(PWG z*2(!YaLq$g6?LfH@lNZaygY@ssP>GCmTuHa&}fEji`fnti(tLUGEbsimzHR%xe{h_ zoQCbLkK+)|O;SQN?O&8eeB7Snq`J2>uE5t=8}qpQ%Z*z+^D>#iI4X}CSwBZ&PU#FiIJvGA>Gy%kd`RSj!5Y6>Cj@6Ve&22J%-q7NXe_Re zdl?@0ipT)H`_1J?5(!@!mv5_RIt#nBq$f?@%8!lzmI66&S$7C0zA-FqD-NMfE8sdX zhWVYN#m7RY=V{zGO@cwiVL(&j`@1s75}aLoP&xxKv8OGs|M7vngLtMh0GE?W74F5B z_m~LyI_a+>lFXNl9w!6Nc9{#O*)|f@xm}iBu~ENrR(=76jEW(_Z&?)Ppb|1L{%76$ z*d@#EXo+^CVeu}S4G04+5BEEbPU2Q+WvJuZ> zdm$grRn~9}r)P8h8sqrJ|F7`ViXAJ5i;-Q9zpQRO{^S9gs2mqudozAS{p~;Hyuw@W zE$+KwS@VzIfd}KsF^09P_`;9hRrZ(dGc$sxiuaYue5H7rox8Kahat21KN*g+n9g+8=0pWGRv#5ebO{(EsF1m%95{NshU-H3LcNZJpu5D=6l@G2$%QavB5toY@*1m z>|eA@HJyCs=V+sf??&?NXl4(sM2hAi?%$fed?H$Z%u!P)^WCKenPWMECY{iO7xPk^ z&lbFFjxKhA)#-srEc|HmVfSM_{*|79;}~Cez1hX8M%{hHQj-8lIX^!K*iOng{%8ot zTx;Z;*S)i$W*?yDyTqfe2~qvyE5b(RzwS8sZf?fn99!tf;@5oOY@=KvQjQ5MAI?ap zVn6OyCd9YWmeKTzTK37r?|r|BNW3%++0qXWIrPx}6CM}-Osr?-J2X12H(3D})9hv} zzm8;Bey*FGq|{d}69o92vB&&g0c(tJsOU*|V)DvLgYNTq)V4zH;E_6aK((ccw`4;h$LI~j>)v-p<9F&6T0iYCI zR%kXzZN!LlBp3x|)CiDjHBsp}$1lmZJLCeV`qGHY#hge+rD_M6P}Y!3M1&}w9zz@H z?3jzp#--9eHO8=4b%asMiVxE8p)9P|>gW*xJpmmSw22EpyQ&033`%;DJ}U+l-w~;3 zAcaWx9_AE1*@BYNTa!+8F7Sa0TOzPf=p;mnv}sK`I4O_j8-n04vI=iD^dhSGNaH~P zIHMCC80H_ly_Bpkpx#Aiw&GzIRL|dRP+$qiOPS;BIzP1gc-4DMTvGWajR%l+a#pc zyNZ29#CXg?P@FMckhm{ams;Cz&8=9Ai(ZR?c!JV9r`D0PR;6^CRtku4En4re5a}Wt z0_T`*!setx5px3>sggpto33ovMOFe(vZE+as5KfGCl#7V7?1$A;MakOJiyc%BV3e4 z^QnWKI+SL=Sv}DGy;9v$?M`mEu$2Zi3Xo*fS*nzib1j!smG)5wttl}_3DIG|884P) zh1^L#Armjuove-28VKYK$zTa+k##~AeD{WWl8prTo>QG^?ODenfnue}=3s~{_fe@pBMW?Lg|*jB=2x|q3b0W&7ZQQ7qHW3_i^i6z zr(hdnd!RYwQi}JHHQ=n1WFdPWDO9BQ-0H;J?Q0XWPFO2$IGa-^AVvu2B<8w-9{=rM zz8h6HWFp2?Z61}3ZUyOAqQYP`W|6PHVy&({v&kMRPy(hDZHT0o)|^@_WEx&)?87Ev z#YyOmm4{#l6h_68gjlsP8U(!LEF{@9QOb~7iOOuMt-66WrGcC#UMl{7+GLX`@v=R^ zHYjHj!etYCA%R7tG((YyPzWO?Yodt6_=i#k0j|zzG}47&4rLt6K~-DW9N>eaoj7`i)2?Bb^NqvzxC>MU<|3 z5mt@#O`{6DyE@rNH^qdT(u4Ns&?KoNnP>|YyhHrI6J)>S$P=4}gcgBBq+%A$>x1x= zE_yj@MEK4SYlsu5D+I_<;E7$Gt7{Q)|FO)qk1y!2YsItM5gN#$^5wQfR5KvQRlvch9z{H;H5wTXioX)8@ky6>L8`Bd< zMV=fhUx=mJ8P6T_<*`49gOC38v17YUt6!k(XE%HMG+8 z!&z-PG$_!@O5xr*2|*lQ#eej6M}yfCsj)T$T5FIdQE^h&QmL!t%7}aPFEWh~%OAdHcu`O5z?rBr5j0qA#%|Qel#P5I3LD1fOVDHUXl{FVD>`>dm zr6$u&K#;zNB@P2Q^(}q4$BiOPNJ`-Xqhd3KO1&u-Z$^}qW5*=-_t3QPVw|Z;oedmo zl{eO2l^J9DG1P;D|K-&%baZFyDdp}4ydk;#cWm2QE9WXU2Et)bgyeEhBu&& z#i%jzy+vcKPu8C@C+QRV7jfzgt7im2>AE zxraWttz!mRymoG@7mL-j8Tk)fHavUximJaUxP5-Y_{SMbCy7~)mC16{y0}}1SFKmS^t;K>(+G~LR297lut>Ii;qvGinpCDg zjq1C(b3-3t%3S)XzlMWTAD7q4)u_Q1Z8Wapq}16NUyw3aR$bentZ+zQTro5#SB|)8O@26HUYv!Xn^3f7A;O-pLk8A1kxT0eQO{J4EMdEW0V6bW!XF&RY z`Q^QQ4{fbqZkAuMU{zPOuV#Zr^ZC1Kp`{Kh!B4&OtGqE5^r~^~MRQazpDuj}5|BmK zsU3k;K@8lzFI|+QG7+OWXyaO&C=$duv@sxsbaij)%{B7!vfDr9FJrLg0Ic*=BqrD; z$Re{+L1;JdVBC*82f=w##FbN%7EGa!=FnJRh8p0Z1dA_=!Of%K=X7z~tV(W??dl>Y zOtu zpp41zkAh3TmH*Ma-ynVF;vU7&+Wl@J>DER{YlO0BrU{R@5L#Iy1tDF15$Ao5;5kv* zP6l0oy_X=Hb&=r4jdl|zDgKuiqOU$Zqhlaur#0+U<0J^m-n$JnV~Z%1oSR!|sxy?k2X!XoK~DW6k6T+( z0}}t_`2DKmZ3*cV6Sowy@VHoh6N==4I;Or_6f?j%--YI>lB7AFe|7HvlD^OH!SrXHGtG!Qh6Ld4dc% zG&07YdWu?CFwjTKCBWejpu4Csi%Y~IzXfMM(o(r?ILx2`BTs9k-Bprc(bKI zsV`_yZP4hPk+2%clI0Xi!{%B4^hetplg$+!`+Hi&9@XQ<%0~E3x(bLOit6xz;t53F@0rds#Y#ev{`#t8A=$d&2m1;PiF zNNzv9lOrJpM!_6U1KNuqbP7Xjn~ZZd;g3nH2B;lZ0WQRZh)-y-fbId} zjBu{nG_?Hg)LrZEoX|%n;ou9YOsPbJP+}B$GC=>)GHc$N!%--x)X$l5{(X^@7?P_o zGUco#A2%$_-|)=SK(62pg%tpWLheP*ik*+JSm_qE0lfRI?B2w`c1pTnP|*=oQp16# z+BP_|WevSb{$5M|cWxru2i$uTQ$aR4SxG2I(v5-z!J6J|FPrRvpJ(<381^J%z5-F4 zql;~f0u6|?NMNRWzwL{a7AT}Pp|MYhOU@qIaj}s`2hF^zwUC^<3`jH}J3wG;{HDWLn_VwyEC?rB` zwmQi5=3H)D-}u#&ekDdIN*Yip`0EQ*CMWHb&QF>#PzN`^zB+~kU_=SVI*kt%BD|q3 z4wZbZl%{OhXT-}t7hTY7f5Ctgk&IJ~g}@qd>)nhtA&{0_?P~^spI-KRjW(qjld(q{ zFY(n-Dieb7flO>z9SOm1{;~1-tKLImRT+~3C1SOYwiUZ6V*xfg5$tfEx-fiLWmO1N zLWqk)s8|K*f z+CV<<3%ED$_GVdhvj6|_|CgRK_If!pU-hlHJzxLz=JccA`rJF&>6U$e`}8+U|8LvA zRm{&=>KAoV z-_oVA`)U4ivXA}$gv(OfqgP$}$G_g$TR-;nt0J0!u*Wrv5R;NmH5+=Z6mbZNlKy^X zBPaJ!`upe0zSX1j{pT>J{n`2D{ZGH2`usDcKbxIrZz;^J%@|A>%HCRRov^4j^ke{_ zFcRdX4EYTA)6V+-nk+P?#YR-Mw4-o3huw^*1=Or5)UWboJ1uwIF&?TFJ0c0`ji$s) z8pd~2%cUtfPU-y%*=C)3+681uFIF@(s^iuywY26bf?e+KG|b@^|IV(4x++=~BkC@1`K*8nWSCibGD20~*5|J3bwBc2y@frx@DK z;M2`GU6Rfaq7gGL@MFXC8P&H^twbF$&x$HdTU)st9;}GTDVR;o(R?_oTr_l_t>;^M z^rjOr>3cmm6Sq_mg;kU~DqVrZJq8vRwh(S4gj0vky@F|sonKTtA*P(IbnJI z=ouYk)$vy|J&i?mIQrr{ACwlRLDL7^PX1H`)*t)Lu|w)b_pq*&CMi^cCuh}wyt~C9 z5z%!h6q=5i56rFl%_AML&$zH1hpZ0IeZJbdKc9@V|GQ=bg>1m z?-iP*->OrJgcc8UEu=8}P}b;pn3Nc5OH5rWql4zCch?DGI_kbz@9-=QO+8axmWYYo z17{55gt>CJ)P4NTGiqfo(2A^nwflC7(^u|lJ8BybMhlG@Q4z35&Em%` zx5?iB)Fu>i)$h4cVHIU+_+btLb~Iv4PxwXmFSHG1#(@SR#wSs4|?u}X=& zSFJW6H6}ZQ+8)T;>6LRjOh_%1R*K5XKG)9@g!xU^E*y*8aPSXW_!gg#TE&17 zwJB;m23)VR&5K6(e%mp(P@h*?tKg<+(JRH#GanFU4)nyP-7r-v-!}}LF4aHXsZ9Ku z{TdTdXw-;G!JE2G_ova18C2Sz=B_(nRhssuCQEe?!aSxek>9jEhx-dVM?SA%Hfqr& zbs8GeqRSx5royOH%nNVg1uzf|M)~Sr-Vl}7VYi}Mx?LI#UUvKm#_5TJvl4rIuC0xx zCD7rf!_R3gH7Hv+URJI`3U)PZ)!(G(dZ=ArvBOQ_MroS29_Qp4OIa&_Aov<_)6_I) zS5t5|XuOP~!_R2+G|*JBDz12Jha3K)%#v--vE|X{=5lAVv^4aOz7IprY@*Mf9_+ELH+Ah=ZM|QJ zyNI2?n!!xJ2sFnCswP-9w|R9NMf8C@8p&O?7{Ev(tgCH$ zob7(L!b;9)wne;)?n@EP@n>qHzT8B>UgmzWW3fG~eB$Y!tIwZ3xyCV@WVRJBsEKG1 z#>H}bJKbJEDBn)sDeY44pWO%7Kf3nmk}dt?b|dA66BQ<@R5CyTubWFw-O#m9$Ao+T zepyZ4{Pt{ywB+8r@jV8q`YU40;&5bLRCq)^;?1=7p7XiP+P|)oyQ4;2pKF(kD<8mJ z8^ZP%6A80l9ap`jJL7oP!@qT(&Y55R)0|$YFC*Y$M=%BkVb<00We}UYOYkI`(ZWvK z@hGndR>%0mW?s|~a#6+Ia6gWl7%y2-a|yYu2o)6X`Kr=K#*x8&9eaG6nkG;c7~=i4 z$4%v0U~+0R-l~Ya8e`spmDBjE8s{~=E(IJ~evR@LU|<2@!=tLi_8^~r5?c%^26$_7 z4HXhUSc^TEE?UlntY$)=m9@&dDv}Ecr?5)ML@jmJ5Z6d}s7=uw?(8zGrmJ?s8P-+Z z2QKg7IO%F11MIhLS7LAsSp@jLpSM|F$%;Q|G)?xc&@U?vZ0K5SQ{T#Zj8o5UM+Ten zQ7g6yPgswvC1YS`AIRGREH?fdmuONVf8_IPrrhS{_rMCV%B4bhdzLJbbLw)J$jh8! z-29wNeL3R%9<0cs5@|iSEtu{5@pJFpH zM2(%Tnl;4j=PwT3w-ZgUGP5gqlYptI+G>Om<2JHf^(h=^y5y#AB|@$Rb**0-&^58l zGVtZg;4tlvXQmep{JxMiw;TqQnR8ov{ns?tkB!BEBXyw?=uMdH@rt zJLH$Vj6gKoOAJApsVF{%NbAZ&oA)Zb=w0To7h(i#HpUsdP#T}#M`DH67v<*Y1307w zL8*?~SMY=x#jW3-3-9!ZlO~$CzJoRqU_xf034pwTji^&538d^AWS3`10nr5YHL|%z zMH%Ze!{LR_^g$WF0>K)nq8`;S_g_1jTe|JD-AzoNsLd&>UZ3)Y2N6?pjGb){=zSq+ zZlYv0WsD?Ff@{i1?Udw)Jc-E~#__67z%);NO=@lcsty*{B!J_ne8H>2Bgev{@N@eL zbM@7%xp)&@)&AzrG&bAWjWI=TR5&op_E3D?lJ{6S9&X;O&pdqOGyC9DJG1BZo%Y*W zVe5->b0}Z;d#c{K@kkcCWNrN74$H$pW#(#c63wlu+hWTnCdMQdE2SzS?y~%u$fFo| z#Fm~!)7ICn=J)oh8b_V*1slbeGDtFpXIj5&tL=%e1NAiwoxD3pHSc)?8{3h>-_7ih z!JT86#bEgFbLXtvp`5V$tTw>l*N;`+j7^tSd-%OuZ5^;#->}Ua^LhDx2V|W7)=zZ> zc9>@PgqH)>QN$Rlm<0IQCQ3cbvu0AfI$zuRA&VI`&eMKtc8z4iUN zc6fFmoIJ^5co%SJ*hPaCr!ou?>54ewSFdvq^^Hnv)oZpRVWGGxN?>pd+2jWXl?#^9 z-2J_KD=I7ifpWq!Po)V%Lrp`JN@~-NhI9`cZN^i1Az0_Mx|XBZb_<=J50+YI0xCfi zc*fp>Upy$i4A$POgvwLqI6?vSS$UnLuev;Tx>e*bk9_5|U{xxjRABMq=Gw9{j+e)y zPFo4atsvaOhdNSv2CO|!a3^Zno#9T5H%0kkvSPrSw}uCN{cKn1C0Ht5Gq@h-v@>yj@o!dO3 zeouMrSXaS33}AyFITF=n+K7#^gM1-q$6-yP{Npz?7FS@0_#e+oIpetTY%@*cR z-1<(>Vtd`mRRD%XmOZ%_M+A#*440!2LMwb9$&DJQDSRg zE!9I4Xt$B8`SGHf&G@>rE{COjr=sKRn&2b1EUTuk#L%) z(V?gH0=oPZMTsc$A(s@mwhwb;;rMvY-{MF(P0@N#pWE&^?<=5?jg5bR3X%bSa)7(I z2=N9oHyk}5Xa3)PUrXD+f4w(wH08l6!OJV|8;);PT`SV5fUDr*7Jl>_qycj%bJ;*dR;z_mqLokJRZk6``ChT$)Q+9 z#-dXav42f}JV%zbVKYrES>M%Y8W;R(%Q@%IxOw2zX)V6%%b??=j zr#jU{RAF!4%fpC^D$6f#pY>9W6Z-`3Ntn&U1T&TBoA^)mG6k4MOg@7st+YQRa?nTdmBf*wEIerp&yzD57zfy$5T3vWniVwl)cTze7Q56omHtHe(v}1 zJ|&H1$rqAp<-}vLWHft?1VYlhvPJteD#h*hHN(_j-_E%(9J25L49+7mkBs+Fp4zy4 zVB8|kO=EX!lC_zdUDXFsrr4EOp5E^vZSvM-iCpFp9+LCz>3w;Lw&z7u#*cbfkNS

R=>E3=0c|=wJv$ZR*yrM6DiaPEHj0Uj50f z8rlnzr(`fLR%ET`lV~={NkLFLFjJtt^=boda(C=$^ug?sWxYS8r0Tw3N=gA@& zQA?2uK^{JtG@|Eedv0wGP8@@bY2M6*lsGLS)Jk-6s0>ZHnryeF#)0*j$FUh; zTTAA87e=2qnX&HFKj#`uC24#n??|;i(=()j;`6wVYJ_Kq71ooJFK?c;Q_1! zsMe$afY8pPFgYIkdYqQqL+EqfDAvauhn*`&Hu;hGy5d7 z3NE~OFq#Tkme$}fY4)I*-Eo26eEmba?YSY2Bqo#SlF~qUrl1YUlvT>g|zjKD;W~WP}95QUMCxw|vIffoM_$4#; z`?fu`URD3az2fV+Yo)d)vQZAW3)7LfTN3tScCe(=c8T~}q#A={}Gdd&D@?Kq(rLMLIIDz(7RB`Alloj=l>(9M1I^+x6) z+%nYcIM4DWkVyfBgb91-QevWVAE(?1uYY2@{%{`iNhY$Ei2$^a5*pf5G1y`OUuC%1 z?tFEQeyV#t$(JKTS@(&Xv+oxzI(ku zE#LQiNi*+Jlne`&A=7}1@sx@Pv|16UNh8d6*XM!q|01KSDD}Y$2lQkDhNMjPm4~Hp z27#W}g-M>7AP%JOoe7}4XpTum#U@y(pcE77E)2vM=Nac3N9sKM|Fh>(NWacON)mR? zDItVJglt;yV49mVV1G6->-#%=pVZ*LMz@Jc0+vL>ZSYi-HHBM8o`Dl_tcJ&5&H^Oe z6m|2Q=(UqT1C0SKr>7sMVS~*$)8B;!Jp6wBbFZJy+x8FL?>F{^7QA_cVhS;|763e} z3ygyzgU-mYa7%=nVE-RYU25%bIeZ2mKOx_IJyJwl7JOQb#gMi+d?*S^ERZnqE6EXj zhZhfvS?@i)1eq2*P=SmfnRY_%gOpAR1dAR#I<^Zkbna1gg1&mGn82!SxQ3PBQA*f3 zNw|FHXOpaQ*cetvVC_0{_mjlcfuqbkPK-Ko)6h&bSr1~5H|$<$<;T&o^yM3AD;vhwOZH>0Ro}n&r{|tN&x^nh*wRDT^vzAr;#yJ>TGm=n+<7z{f{`9BKiU(bzG8 zGR?D=ToQsRa1e6e)CW}0@XG~Sg3&0KV3JEI^^O`CXweB-C9=BjYIR}7+(izpZ5yZA zOSYYGXhz2*N?PV3<|G<>+GBH>-j><@Q@X{Xo5-F9i{2pAMcF(l^d!cKTPL}&>i+-7 zc?@#Z>i`vlz!b8DnP56?<=(KJ4mckdNPVof%jQjD#1&3lhEkLYts%*nm_4;=&U+{R zyd4bPSI?QHp`oFlLv`oTTIoG^EVeNSLQ$T?C3~o;$g&8NNS)D&@4Uh1h57&7f_6p8 zRfr9gpag|ZE4?fyt4v)(;KcCX6GqI_+|p&Qm;_Bs`Z+u52;oF57Z-%QJVwg`=~Fhd z`M>&eVst6BmLTXIizf>ei8*0RXprA0JMWy<=y+#l@@Jp9P?<9RmpiA?mOh)!N-x#g z;+?6J1`6(>SaKA?_WL{WbuP_QQRY6EH~UFLTdpUX1v5;*n`Q`;L5xg`;=CO^_*8#& zks{5qj9?>K3$4;>lP1R!Z37IDDzkz|rlJXyawlP6wFFD6xFikm>h94=XysgK6K)2v$vBlTg^P42W)r}3 zJkb1fwBzJ?-r|%&tWF$yPycO0C88u41IHo2Jjm67Md~e_g+bK1SJ;IB=+#A&4Z!y1wBAm5~hEpkVv^1U$RwTk=>q7^9(Rb4>{v z$R$zlq?96{HwbuKz=aj(Sz%y_%`7HCHbR1M(DW_S69@+h*#M^ojYibQra(i(OVF@Y0rlw2_zy?i`+E5|s~xP377dUJ5Va9JQz7^k0uVBaKtZG8tHB{IT}FRIx6&+|t~f$5 z2wkESMCC#5mFtIK!vSZIH2J&Pt!Z-&M9`jOpf)U&2I)&N*zRwqu<#wd%N^-&7HYkR zY2Vgfr^P^$6ctuQ9*e~biykd^HNQe9iIS%!o-#?%c+OI;m=kXpqCl&q6^TfgE(9sL z6BLrgpgLG9ay6uF;*GPuM+H_X-22MB2-Xw}E#@+?BbndHDw|<2a3RpgA}P-P zu`^cw_{+}M>&Bh}1F89SgD6wD0rbte^4RIH^IZ^@i{K8FVoA_++*9SDJ* zk5n2_EH|d0mcXgRX)g=WKnN2JRw=Zl#KYAv(=^I*X&P8#8ufEV)MUdrG8nc95~Oak z1D)*hmP-jz$4KH?DftCx>p@w02GYcMewj<}UA^+po2IuS;h+pBRD{kJjJL@`bEn+* zC}9e({k1B~DxFX?wqsc_Ack+P609i1hYnXmc7K-3g;t}mK&Fxkv>F5eW?`CH1kmNT zEEDW?CCb+cPYnhp$o1yj4{6Az!oaZ5}SgETu2O?hq?mnRZ#X745(#}0_6Yc0k zIkHKM>D16GGA;%G9X;P2nn`4gFG>_92n z6of&Q6)rHMr8+glt4WH`M9nP)r0ZzPOTwFj#uXqWVL|r`cmvFeL)(U!@iEdfAu*sk zB=&WzJiFM5@4i$o&{{v)DgMkVV0$WeCK&Uo_Rox&nsc$B(0OD1>Fb< zt%-V2#9*N?gk$!6O#h}TXWo@J&e7!30PY^w^Mii6?$4RqHyQTb+By^a4MmDcLokV! zSPD4Rx9S!ch6=3f`wEBe?0;OD zR_@P_px}@#0>uWKA_;H7Ahyc>hpdi6dgWLi(>#!G+_^N}Q|1H;gY(pi2l2t_7Q&rl z;)}Nyi`5Rh_s;}hLb9RA79cWEF3=lO$ZSjQe9eh{ljED6qodM2#gc3~5|Y7&Fm^^% z7YQaN1nqEPo>OxE{yzp4H=~?&&;m% zmuSeA@}GGFJDu}KcT{IzRJb<9$UsX$NHfv|-a(fZ9xms1SGPwWHla~yjIQ{g@ho04 zMHWG-Bliozp_dT#WN>Rl@BR9>@D)vu6W@FHiN7-ZgHCgeU_`x#J4qLxjj*OA`6otS z_osC8>94bXoqE$~wyWPd_Vd#>&bqVH1g?@&6%hhTJl3WfndvKk>&w^g*nTe+2^SK1 z-il#SjL8gKH1&ayAV0R*u4%ab<_^$WLXcr70E$z4-eM=f1+(BQKCxaGrrG`5bnxHu zsw7glLg#2uYPrHj%Ged*R;MB1eB2j{47)1e~F$dY}`0IpSWQTT$Z4fMc_^NjqtZ=eR zP_Sj+KjBq&-}@x@{w9Rn+UDFEttpYpvaQ)QCU+LQy>m`-uy=N?oZYnT+j*LbME1mD zKxzQP001&Ga5QBA?0&^=p^QzzNn)y4#jc*5(5t5=LGM@i_x19E4{5(U?{iiuUP^t@3*_D890Evu?a3&NGnTGmNwLd-k^=9bX z4t;2*Q~%@W4f==k=$#JwzaIM0Q6E3O)kiPIzwgP?f8`rjmzQ7r`qJSaoc(-^^Y5YG z>6yQEGk)p^edfn5n@SVx{H7B%%Wk~sQ9(`3_jt*Zwhepnu`Q@3I?_6-!4jYNSg<*VywUDpkrI$i~FU^2IXo7&;u?Z(I{2k)bb_nQhZU&g#pX z0{$4q(YNO5l5F3*nx6)=DTU@@8Q>tM-qY4QIt!nXzehG#{y1w{*8VO%{G${7(uoTNHnsOP+tcfgbpU5;XS7-)v$1vA>qQ!aA!M6L zZMmPTk&~5)myh)3jC_wwoMI;L_E+`ietLVn^ga8#(5%#q1!bVMgJ&SHJJxW3D z3dkDn`(e)+>+g1@q- zDYdboh=$UHD{Y02)428X9|y}{y=O&+?hWd{uT}MH&0;hw7_?;V7nc=P*>uPl5C!}; z{j&P&ITTP-Ewb3DDY|(EMltkk^ipQ**3Zq9!?fJH8^0tiH|wU;nC`+#%q07r4XGXyU~8kzrjzjG9j3U9W;0<< z_0P%@mpmO7jPO@16uNsdA`tE@CVJ?8iMB5lS+)`x2akI$a*;Mjhge;tMN?}=+9!20 zT(S8wj^VN#)a%F1>!ZE<7b`O%M#L`CR(r`Tt*|O6$Z2j4^tLPg&y6i>S$yPjBES;% z6MQk;#}Hx9#WW6gEt9D+Y!?z$6gJvCryj8=CW`SaKutElj3G729`D z*B~r=Pc{&4bD7Suz9?^_KGsvME;f1&*RTQ?to`z}$Ym|~g{>Zs&U-dBYI%fJYWk(^ zHe=2(qS-a%%ir;la!zB7@Z4mHREhK?+ry-0#qe(ki;2q8%Z6B2x8KvfeG%8*Tt2A| zzT>&hW;Ty?4rwPW%ihzi)J6zy?pwO$0`hKFXogzNe8#&+V^0%W1cO^?wKnZp9}Q*g zfW4Pl(H!BcZi@zobsPM71 z+>b3dEDCR767<@?#nx`G1SL1}&<#uw|MZR>5@N6jEh%nRmM!jDXut81=l5(A%}rUk zGi`b%Mu0aTA8}CX!ByF3`y2yi33u=NR)R4yhi3l6@J6ujWGo7&>D11MLA-VaU*;qrbk&^&sX1yez&&L1s+Q@D=2YlYV~DM zkFmq9`sYNUVje{1~xXF6F zc8v>|@nQ-eP|dX~YWB_sNlYdm8(57<4_X_sVwkZ7+aT*V8mBvd0PEgHpmhMxDr)?{YOJnCBR>*qX4!dpuyECN}RhagFu%d)+G&U3#_Xq&wGH z3uV10oV5%hs`_%>FI;3GX}H&~E3+(nT&QSu%w4F?@hU+O+M2g1k6tDdeP1rWE}_TG zQfr?E3ON9-j#7o<#kBUI&FoI?+1I+eOZEouljS|9z}qd9V7Ih28K39(*H{^2o4wj| zgBaJ_>~*cAZ0SvI;##wt7uD8?*Uwocl&+3 zXB%LBNdamOZBR13tfpXb2+l{ z`LWIXzH26qE-y7*^mFN$ymc1&>A~}hT{@*+SaKA+6&Bz$03M>AE%x!rHDo}rM%`nZ zk(`)s+HMDM7il;%Di*}`s-P#gYe!)`K>fW|%dwZpkp7f^&A62_YO$<+!2)p>u^1Nk zYl7$s{e`<|VAG#fx6Dgvl7jrMpMl>5dQY~%yQ&;aW%(+@#pz|6 zPWA!~9PkpB2v)S8NG(UND-O+298(z zO<=#-G`7K^qzCwJ+0X+rUwT7FgZtLR%R}3Rz z*0|jbWy?5gQU86*&B)W?#V)F7Y!UU63Svss6hj~K1yAMnCUuYJ| zqo6<|&hh7E9Ys;4Wb13v$6QlH3-H+H#n=bO!*SUuRf&=D?k?~*>`z#& zf09vw1cpBt{0`LJb>klI)9h$?Li=|B-*Iqx)k-ktxQlBIwN?c}^n_B2Z*yB;HlYMJ z{#4gb6o31}zQM(O^E7`fO8a$7MJc`p3-sDOPhrBX>zGfD&)^1Mtz5w1EW5aD*ssE@ z!S}`1uUQ*VZnb7%!A-Xmkl*}k36hY*{1D4_wh-6{VHmn?u{LybS{o8?v+9?-35#DU zKDS*K-8Oi7n@-qdGx)oLecLuRi`3(%B)*|9{z5G_!29x%^0AWPYZb#)WsxfGSoZ}f z-)-48>-1)hmzJ^dom}C`=yfoI^>P6&yk0ToApg}!!?61pWrDQy`@YE(5Zwx_s2sGC zrYhIXH3$@CZQx_&=@J>3&Us}Y* ze80{Y!QumT2VN+y;k*u$XbuI!zZRPeu{V9>u6RNi_gRQ= z3F8dtn$rG0W@Hu0#a%DBM*EzN=9plkcEoDdt!7lI_Z(ec?CMXzLpG*y#KRl6^!CZw zBah+b4N*P;sMWpszODEZ8r*N?@t#KD+aFfja#D^Yr+a(OYaw>o z)^3%^#%bX7Z<~@{*-dqh7s={6zyuoOPS_j${Y*1joO-brCZ_%Ct+nMR!CFcQn$>Wz zlQ^c(1>M3VRTRJ*z~@X`eZu9<{AWzeZ;z3Wc!qi1>x%U9O=r^0UHZ~Fy><3_3SE(h z_2@J{*cbVzz(4P%jQEZO)66%`s2Bbc*)C)3fMFFb#?TJnIa$@``SpbLlj5g_9LTj5 z;Hwe~qHwrcBcO3%8saH5!`C%44-6|G-1_y#(;;K_xhX8eAB=fF+g0oEZXsUT|AVoA zvlmRC`X=O&&yCBy=_l^j4(b01=2gK+mp>P1NfbX1F}v!WCodbb7E0)4%=fqTE~)14 z$fkV04+Zphi4*j)Ce#A<=-~lQ-=V_~|0e0>9%-GIv?)@Fp{u&|aC6q(Z}$PihruQU zIN;vz%G>0ip5Eq2MSnWeFP%5-58O;2S1({v1D{u1iDCHwM@24n7F`2afe-9wdp2mw z8#O}-9INcl*!qq-(+Si!3eq~D4U>vpE&E>cgs(l7Ru zeLQ}-?FBn+%4eB^vM=6Rw`){zx`$L^{WK;4${#TOu4c=wD!b@J%moV>L^HUczb6cueYuS4Xy7UzpM=f^3q%?Uj z`ozAuSAFZzJoVV`%(;IESk)u_=Bs!m|1r7sj}F)VU+-6#dE8Io>IY+P`YEQcy;;so z`^WHqgJ;|=qAefWd3)=y$QGWGsS!2Y!2Auce`mJA<0w7#mvEXqrv5IhJ(I)l0u^U3 zLuJ|Y*#NH32=m0pqM=*w;BxgJci)ki5%BxshB(y==eJWIY(yI;XhkYvc*5Yq{k`iy zuPV35HDw$y_B?V5Z-u4mfw6w1RO2W+YS$7PH&2{C8x0Bu*rraBepgDnpXzm3BmEu zEd%TK!~fgPV3~fOBeLjYkMZ93inR8sSs6YzJs4`-4?!M(V{f~y6RRAD#hKHLZ&PSt z5nfLN6RqlJv6#TOqn>$=$RtJG1_~wonZjX6*NF z#o#DEp~!j*h;L+zvyTNFU|XuJ9 zYjBR??KaC6<}%LXcIj|EOx|A3tTyhKgmo4dom;msa#Yc<*xswb-95O@LA$pm@vmO$ zwbeipP`$zlZ;_+`g@yB$TjNKyz*eI^bO4n)uK%s)9twC!uh>V!Ycs}e-%a@eTc6sv z?ChGG@Bb!}%Ea3gks?djGzCsKQ`kbfuL4gi`a<23=u`y_|V&+JY z3B?V1Cy_b~69i$orFE12jR`UqF5aL|1Q#?X)s-yvZj)o;vW%8DXUW)4W1 zh}Cwrcwh}hUL?vp`*vE_v&79xb)xH;24P1c;520l(M4}ox`WQ~U!aWT*5V0OU_p;| z0u6AAUUE8ujU=r^P%XHXsnLM=d$3~mV&$~?2vX2lA>l-x#4rYQQ=yPzzBMF27U}Hw zU!h_}%`}Zm4FqCsphJ7<_@8RCHHg&rKNPp|Uu()^OA1`t=o%%WS}GL41u{TeO%K*O z=NFHRudUf7MSEOxq^Q8at*D7DERunUEHqJrD7Mx5uTT&*%rP4G!kS2f#bisTvWUXD z7o-5@^&zjloIho5z5PkC=1OyacsFN^-7yssS*Zk#Y^gT`4M4@FCJR&O+q&EBe91$& z&c&dDsJ2?I5uDO%Ip#g28!TICwI}Jn2`8{HGqtBHrlqrx8lMgj+wzIvBs3<+r8E zy#)cXw%Y2oJap<2$ev4qJOGwroETwY68Rb09DP7Y%)C}FK9|UM5)UbBq!JE3V2QBx z2du)pvFECdSBR}7wYc?9efjk*o~lfRcFjBW){B+!}|fMDRXc=H-|N|lphVR?I(14=HL;M^KwN)TaG5nuwJ49K2S z5+OIHxHYklyXZ`2oCOqtX}t)EI;4mT?7a#o`0CK{4E6)>-Ge~wOC6F+jDR6~G6V+= z5T);j=o7LDs>|5d2D@BPq8(l+a{|OPT0;ti2i{dUWG9YZ+TM~G^oo#nYYK44965k` zq65T;V(Gz1Pis-)=e(D-^wJF_+QF$4Xm6S(fGbc%R)J;})vk@L^<@uD?S3llQX3iM zC1%1r76S^zkw=Bah*E!_9$5eGHEwF}R*b2nGtUE0AgDEFSt~{uq_|6U4(3T3C9L75 zj1;ROjA-6^gT+@OOtlw0RTgZ!eouP4e)_;fEm|nwHF-f2sNl+pIuXtw6y%Y1T+CM= zmcaR#y4)+9?(-syf|RR-jyb5PN$kr#bpH^-X4wrz;O~rMvJ?&#oMFLK?ey(kP&%lF z#ad-r-^1>{lCE-c)lyzW3q->p@F*guiU=i2{7cqa`$yW_G?hBO5EVuNvod#5V!Vy8 z2|lg_F4G&ThT4f}Ff__y`=UUW0AF5e3&&R#2J)S@uIuAqd>iQMpe@Aou|%u|bjy_v z=M`LQ6{hUE;?ZWqYvM5aDBnLdAZhtACM2q;JP$`4K|Oj>THtfyBQ8ZAW^ z;9EWMv8dm~uP%;2V3$|2&IE0c+LO=rvo78d^vQBnxAH!0uW0or>wig-% ze~CGAI;0bs1XS^?uwwt6Oy&J?*9_3^;-+(D+IWsL$lYxBG|adbDn%|hRhSAD(=j~- z$Ju)#m1@6R>hjlH%$z~<1mT_1L8_Nb079wcapmEWSHV2MR;6z2q;yrcNc6<0s~<0V z-eSV|LJO;1|ImFfT=xD}Ufyy&#$M*~S@Kl2sRho8CB?)!Apt?6pwKI<3(we!t!=ZPE1}xnB6HKMwVWjqe@i|fDrJB5_xEM#f5ji6qD-Bzl$Ye-4#CQa0SG*S zluGw(KQWW#7L-gSt``ymNEoz;I?NBe#pP2%3w%C{(ymcv!dL0)4`imDY=}UM-Y|T#)l2 zR|M(hhvJn(2S!dcU`fDdNriTlDM5Q`VkyCd2J?G8$7RH!e71IOn=LzoZ60{)*Z;-F zU6u@fYr%+gDz;8}p?EtEmCl76Y^ciYzT?gDM&~0y$H?u)Q#mmOQc4dJZ+*j9XSaW5 zm6k(WR~j;{V$Cq+=tALW%{pgI~bXg;16Ywf0Nrr62)v8S7i^ zJ5!St#@_PAwYKG-jpXE(#=Tl(l=2nO5IqqGVGW^)?*m;awa*(vNFub>5T?Q^O_5%L zsfOkP>!I9RS7T}X9shD9vFCg%M-;}yB@z(J(poI`VT=Gdz9oFyO59W)Ns*FLVv$6r zFafkULdONbFUx$XPvCpz6?P>)WCOADpJhrxcFM)X9)Sb(vy|((Qbc)S#^GZIpY40) z+(v;*;8Q|Mnyz8s(9#oerW9b5<1EGt_4oPz9GH*JD?jxcEvQ%|B=Gi9vmOIM@TlC1 zwbN1VaDf2iK9laY8FV7M(!}Q!h-U2qWu3@# zaX?N}#wcJs58LFg+hqAQL~=u<_DTq?G+9wF08GU9I;6N9=etG%zkb{@C|}TaLYHSE z2n;IJ*rFi33RsAiZ5^de86E-cpy*laT9Q4}B1zYdDWr1CCfIL|FBnY%u1f@)L@@|B z=ez_{w}2R!IiqCh-%b{s?T`4i*J;^~La(Qkpd<+R=bbb(tt=clLRT2z^rDq|RGBfe;3f!Yvp_D&!5y(;QLnbM1L@eAyz&MMWg3r%F*)#{dqQS}j0mO7Opm%jS9W(fet3f?x$qFbHptD~IaEVF3_{?n?zSX?}K} zY$ApnkeT9Q5%yRuhP0qVrxl-D6n{$<*(^DE(^#I=R%U`H$?hQ+g#^|sGSJPzf`^p| zR0Nn{IMbNI>s@xOrs=&1YVGMoSwt67Y8Z)U*NU$cqTO+Uo-a}*5sHY59J8nvo`F(U z2%@W}0*u}*&6`NQL^6hAK|f3pgIHVxf(h`BvqNQto#bnfU4)XDkLV%wVrOw&sW57+ zf{>`FhfwPZES_FVLJB8&u6Bz=MwKBHG0TZXS1h>`7nMwv1v6X9dyYPe=D#L&XaH73q=Tef z%#kf%BZRtMP(Xb0wdx-G7Y`Zg>JpmE$KKo1q_7}rIQ4qQp$iL8$DRwh8c@D4FBn%N zZtr)mtQ<$?={>+Opt-QdYLRr*20j;aTooS=Z=Oy8D4}ZY7~M4zJep=ujTqZ8*qon{ zZE6~Y2#r>R}hbt$v@)!pM$6r zWFm$@9|WA|ym$ZhxiL##IWP(ikV%48710F@C=CX^7$Kf-0&u%O7Iqu{?{+C=Pq_AT z`J#oe1A<}wt2gnGT4MG-q?dpN7u=h}+K?E%2?*zKgI0~z{SdDyy$@8gcH)y&<;+=vsixALW z&Ql)bmY7Q|fN5)ug0JcVAUd6zRN@}@YX{e$$CNm7dq}6l5UQsF6_C^#Ca?g25D)_Z z1OP%r126zkZ)8`MVgdQe)aXXiDpP}%L*rn_#tc8%3tJY!;|?5ZNtz_0)S%nTHb z9RS^*xBZM|rV)}fv~^^zMXjblSqYmfc4J};iiA?!5~uV}@vhf>v15%Z+9nlA|NZ&D zLDrPV{BzLX{`|Uo_6}#hI5*f|y!mu~%pJe^=relf;C?#x?i@d#%9Y8-GxfP}xt*%^ z9l8BCheDe>jUJF+kM8WyGQ2OB%bRlP{_E$DJ$q{}{h48ZQqtVzlWVX9RfUTy@>XVD zj|~8D?mt*_)1HF8>BU|9=(VtY_5=AJ+}P1C^}~NM`a?6{ANpNPz~ z1J=qjljn0w9nYuLrpC~?67|ZAo@41Prg*F`Nw+$s}ty@h`G=oi%EU6Bu({Q`5`}jo&raV4E7& zdQg_=B`}Nv>*!mltKilfi=OxpOEq1JYD6kawCIgjA$e&}(ZpTSUr#10D|!rlq_T7^ zWy^sXN0(AhHHjPBnQHk7!&mvj!Toq~Yu0*UnAl#t7gmN3G=A6M?}o>v`{hFv?~p~K z#QyK?l4c0T8i6}cTF|UJv-JD4!6Y5(S*UYUTzp(?&pE5KW!yPkZU-`KbGdT3* zeL3%;!xv()lU}{K5ie?xQ(|;Q;a!u><7`obd$GG3&H^SQ3gLfP$=T(^33rE!())FV zct$h1`-)^bdrg%ngmzl>AW?E})zQk-@vQV!ul!Ns7B58KuURj5DQ4Fl@jzn~7}n^m z$<`O4bxGP~%jzV|=k=l_qtjfpFx!pHdt{eum)WczgsmcAOLm;XK60Oe_CYaY(+{JY zARwDz4R@&2D^Y5MButXhH#xFrdb??8@GZf}P85X?SrOW|7Q1o{{;;^rxR^7UMvl8h z+BB!+c9~~phX#9X)(Y#a4jn~1W-nwCL}qYG6+|ebQs%SG)xkS!sXLnFjwb`Zh;^g1 zbc-@52#IxIQ|ok$HucUUhN80A^@&qBKm7Fh_eUSfwt-pqp0e(Q4dmvTf{vSp$rnk~ zy=x6+5bga-e>|{v{J1Ec(BB_?cSX;6w!6Ezlt!nQ$6!>dR&%m-JFaTeK1o2fbwCQJ zYkz*-x^e;!qO^>>b|X%WvbfqfLsHJN*gZwrm^Tw+II~ViN}+a+<;9A4xX$zS8W_6v zi3@Zs{ZM&1uuAtw*!PHu;oJB}r^q{25#KE;avAp%QF(6f4MdCUQdG(4TpD^JUimyJ zh1BiEgiNg;+@cVe&;J|A7%Fee&CMhDBexb*jbhs7C#ndn21SjIY>2;k34c)9;__o- zF!Fh_FIinhi!hOI=Js@s-tB+oQ`Wjg60$?B2@ZvBY%R zDr(aj6unm0L@$VT`~&WBBhriJYd2dM{IkaF;emsQSAU2@tYo@J$w@y%t0KME)@5|9 zo-50hJA^6erO>bP_dVCCA+_O%C*=5NO94d0^v*2YP{gm;+BA|gZB4M}g6NMmU@oT7 zEqKVHCYH#_B$|K?3iV4VZ-OLS+*QZ6^iJ_lJFj|bNwhriMDy^mDZe+AF$=YRDBd-@ zYN2D-Opi7^FJ&7eCl|_%WDgk?}knO)|uvN<&xxT zYKyjyuU));F0Mva=1hCAZnfh$@e>Gljh0+0boJ>@+Gs73r<1eZ?uQ@#g(HuLt~nyR zNb^qPnh~8AnN4uTdAttT&AY@){!-laK1@Cq7FN$cn#_mv6M{vfRgNIptIC3wn@G+0$)@X(VH?vhDM1XiOKCQ{mEvXUv|YSQ)wV z;qAeJk?rrs$<@)5iTU$vTrW=ai}<|cI z*R&&drt>q#$LIAIN7`pjR~s{GJJCbP$WaA9>^i`f`z%|*w^zoGAIX&!{601Moz8q! zX8eB_P`dsHYEcNvp704k=B4(vv)wc^1wKYLJX|_=b)&TCIZeo|tij%et-EY!zD4k$ z(Uh&uGWHg-mHS&``SRhkFk`W+nJ@db{blf7qXMeizMoa4uZ~mzKgw=}8{%V8vCH0# zlYEfx%(?sfA+(w4EnT~_-{wEP}D{3~9$6kIq?jz1n+i!_m`SfL_Wu=b2HZg{2Q z+|(1RwJqDhThFgbqjT1W7ln_jiIvm-lWNV#+CH?=nrjdiqYU}3wlNzZEv$%9@IMuf zOMj2PS{p|&?>1-0l>gN@&{|Wah^uARZy#iq$=9ykP^MS(ckuOGy{b30_Z*3_F)tp!ME;d-tWfS8%L50R>h_7eacBVEjYh4WTb1PHSMQzTO4x5i6O@np;QEAi@%tQ)Fc8YMBld$C>m z5t?Jsrt&RXIQ^J)q6!``vU0NKu{MjYPVd7DYL2Wn1_|CIp>yI$}fElTF9Qu`N7tv@0(N;TyP>q}_OFC}i}%!0 zfS)~hd9v3pb>slnYRz@?HW&X^evi36bjF8&PEe@ zygw{fDDYb3g~~3xdu-#*uemekvC$N6BXQF^?3HFR++=-u5Q+%$XukETR(NMz*j9cs zlQ=P!a|6t?eBB`rmfHH#$6s`qtdWzxxYIUwaLDXC>7=CxiZ!RoY{;aKPEjkm;C;<$ zurB*A?Hu3l^!d%t4~Kf>Eli;GXRTFq8Jm|bBTExj>mF*+L0=CUuKMzz}5>T$m( zNWm3=m$zOA<=8bvA!l?Z;B##gxPe#7wmxlSH>Y&;n%U*Is$Fj0$W>hgjFQTBWl}y3 ztChgpvExb?oATtT{cy*YWk;SNaJ1zj3tkfC$6kT$Xc}Yh=H8_jJndT?T-K}dW~<)3 zpx%ex(u{56f!$or=TF-3FvwT)=wVwo0F8!6j2$nVQQ{Z{pI(ymu7v9~N9oOoSk>qd6 zF`Cf$Yt&BcU2HbARk(M(RR!EwYhJnF9sIsdTc3O}y`y$hL(y53@-^D{YiEPzroiB2 z{vPm^VT!%1oux_)W{IF>cp`WD=cS3fLnepxGP;-l-@w$F3lwM`2r$HJXm`rW@5=>>mKohz05 z_+vw|^>z#TjCJT0mF!bs+*GZ7-My@+_urGNt1lB;Kl3O~jxdym(Ju=s?e n3i}y zW<6=~vk%$4dni7U?~cxLlxkA*S4qRt6ZcE%a&?XCP6l6swXUv8+WnUOnccobPcPJb zDtPNF%laoba#v7`e*`P}c4xBZr*UOd>xav`M*|`^*zLEy^6#3^l|$+7mFM5TeLu-* zx9TomIzJGO_X*k4|H7rf+r6^a-{kx>-mF!!Gn#U|MJsmhhq!t^({&4~$_5>NgQGHg^OI%1+h2V^Ld$6YzI^GPyqlgjVWJB!U0sg3XIpwEmXx+a zJ3r|4i|NP$d?Yk{4Dh^Cj8rDYVcY8&AraQ`gSYm%EJ7 z!zd@(A9dk< zpSoeMKN}TxYxyw#v+zCM^%tIOuUMa-X5ZCF0V3!!`CL+(XuSRP%=>%G6wtX*K3~Jx z7LY=<;~i<|{#x0$lR8^(@3*Ugl#pcNC));cZfq_S zaR``x^154-loU`3@Xw5nF5&4?rrUZ=RR=AOL*!=hp5A*rWiA^6F-Ef)kWHr@qn>B5 z&=0+IU~cB}*qS2llg?|DPmO6pc$RKFzdkmfJGZqjY6mT=Lv=H(qw*aqjfn!v@87+= z%ijicS%KYHYPK1K&41zMa-3_*a<&x0e~R|MysqT~Fuqo=Q))VcK{(8tw(7nUHevhV zdHu|m)8oyP31I3nxu(ZC81r>_8W1(beZRaGw0(Qpaj5@B==%tf9Dxuf$yhbE1RSjY zy@73^{{fuk@;WAQ$Grt$uuZ{+dUC%Jou)v*+S=c20gVvANh|}==#})yKt+gAM$CT+ z1)#5z3C4HyF$xUE_4?WgJ|+=FND+mcInhSE`-rH76Zc5@EPw3cwPN-_w?cr`tX)1x zL?nS)DSE6x&x*x=e~pyr6iNO-cxcb&J-%=V4(Kt&LQD?rJMygV{?gZ|XOha;n)NM8 zkk^=tp#lJ*IeI0e1#2^|{gLS{6nicAOj*cVSb4!Y(XikGQg}Nw;%)Qok-2j(-S=m+ zU6G@ZQ7|pWEY^eSntU=06N}jIAiXfEv*F*o8)uI#mtB1?lO(K~h$c%a$v|ll!P9c3 z6JDBioPGX#5wG7Q8x&++%2@Y ztJAh?BeZKxTBsMoqNP)15~FnrjVWLgDOVq@>)$XNNtVw^)mqX`R4yZ~CU_+3t)Oah z2Wz*#@7mNW-2fh;g=oYRfq>4b1QDyIcm(Ks zEsNNdx|zfOyhyWK`+SrwSfqnna>mAlRjjKW$EXUId$PLkZyA1$n_?ykkcDbX3HO}{ zx=?hibhw;;bza+HK8!|`BCb6NOd|z=A?gw)A`NUB=yjp|&nKXj*PPh=wxv9jjI?NU z)yJZEYXuYrs;hZV0l)Xy^x4w+=xK0EN$Qc-6jBp8qX;D#=eY*!2>aP|V12b%K0Y*1 zqce#kb1a5D6G_TaL6dyGw&Ll@VY8)X_!Kcf#q5RUH5;igU@w8hf-m{|<*z13R&~St=*CNe=^%_H z)-p=O0+HY<32`bX+qg6`1lL{(T#1c|sk8=jFo&q{4Hr|3@E^R9Y zDBW)rtGRHC$wvhmbn*bU`}X3HR#q_Lc3$ds^&s$0`hZSoMa^1EocQCY5l)8Aal`0{ zYngk}rHtzk1|1keEGh|1QWJF(7mmTBG{$mmcFITo$bx}S{Ye%c@uMXmDT{FtnFUOm zK%%o$4+Fh$wfO0bf>d1AsGOCw?Ju)Hm%Xl;6m)L`Ys!+D9< z+9Z*&o(_b8gk+dsp9_jr!B)J_g!691w`2 zoo~m0P%T)2y(~1dJXJ$TPX`%qJ1!^ius$oo=k#&W!2!Xy=wEcD=*Z8ZQg^`O>}Q z?N>Vb(E6*4b$@9vP;V9eTe?r$WzLDD$R*(o#v+0BA{%z1DAhv;AB?pU_0S6h-YNgz-de0)CE;mQhpLFJeOG4ya$@rLvsmM!)g-&%h<;=(jQE8x|QAcQV zhZ_^AhpI0Hli3NRqYnbUVKGZUUnZ2#GE=W@Hpl7J$}C4_O!j^yeZ)pfP~jN%W>*pP zFN=umUFfwK+DYc=-j6YjBPdy{TJdV-Y6TU<#A;Jjeilw2M$Rf8KG7V_l9JXEh+(iy z8aWWAHOynfwN-$dDRFr?F*^BPQ(jz+KLG5ZhhxPxla!i{DsW||~+ zRY@H^tcFXbujW@vTuw`Y!usRIxY2I3zMO%14^~B2I(Vm3txRvrj{nC~@JpP3J#tEf z>h;AE37!V#L<9_FQag1-5N;!ft*^gb_?GaRi>Opiu3$=vfRhwjZ$F|{4o)2gZzBEQ zreM3M*!<`2v(*X4(Kts&v=2ykk;bG(c|g7hRpyRbc{!{5Jo1E zR4u&A6}u!p8Y?%pl2Xk$c}SX`wj9H^*he+eYwdb8$}5~k6;3Qx>gsoY>YzFXFEgZT ztjL~Ylf5I&@>Wsk&F9F!KHq1bd&kF?Q?SM>-saX-@&~>QCN&^)CVyIz*%IR^~9S2WDh(NE&j-09Lp? z#OOdrGC?~CrHk+NUO7y)krZjjlLgF*xui*=)LsZyjMGa{=IU4FVoiU&aMpN|Xy}X) z$u8^$CgHs}1yO-nYMivTpDPFv`F`~FH{QHU;B#IABCgIPGWFPMt41CUTl%*>RHPSs5ZV8`wT$`&&tTU_R(Tcy5vnDy z7XKVj9-*%G2Bd8%i>Lu3# zgxo3vv5GBOg_Cb9l0YBJ=E2fmzkHf?wEy74_%oAJsU{CBA!dOqoL(-_;O00NG&jCC z0UTXm$mIkQvB3vK4rLrkR7(cMOo7*zwl||rT{2`)iglAE4PmIjyj%zhq>(y516Y9T z>8!d)$OPmH>8nyj4}!AI>O@$kfuNUfZe2Iy!sqer3lUK+%`Cw|{h2a!QZg=)P=Je; zOFx*l@4|V-%45#KSfV<(`hcM?TGc^hU@Covr^sMJW{ab+Bo%al*p=1>piDk-TEi2k z#J+dF&a7W21|S6~k{FR&U%EnCjJFK+0wFzp^#|+{NnzZzB&({rvau6{5W}RnRwWev z&lU$giEA(CPhUof^3fv8Lt)xERK%nmsi>J`Lm1T%%@&J@cMI^dz`=5w%u!O-oS+hn zgPcvsfoM=rS8ZKsTQdj5a!ls+cq|!V=#%OU~(VNu>lfi<-YCZxQBvK8e`nma;J{Gbd`El9T0-0Us8=I`zMmuhl`w zbl`G=2o2DTVtYqPLhLG7>F;hIbaSik2gF~s zBH4T}tq~?9Ks|?$n}%qsshDvj_2T=V%lKFM32V{sh*E>6LaM5=dNE*DVl3rz$Eq#w zE*V-HlrShNBE*rjWLdBk0LVCSM!og2N?&{oBmpB$0NRIV9Tw+w1f+x)veLu&r!_I` zdlnr{vdRNkBb^6Q2g*o{TPV1`zuyE}hqxb0)%%7ZN>TR3dkbg6( z29r!I{wslURa9{07;CWfY?-LB3HST}d#wnAD6*U>aggUirE*UT7Wi&Xg}&*1)1{Cl zp?74z9c+;OwBG0!Jh?eRJ1X%OkV>l9Gk4+9;I#HCJu773K@5mp%0^?L2xI7$SP`a4 zSW1d|%#!H8?(^dSKoAfE00aO+L<2AYU~g2eD#Zfjm6BIJeIore830Jwv}-7uyr8%a_;r`QUXvY3*NGvcJ<0Bvk;i9)Yhy`_HD z_obTZen%IP9UmwE|9R>;R!{zZ>dK$t$%lW38~T~vpC9@C;*31odT;jW$nJc9dE|qO z^y%ELd@hgeqn|rv`*+XYLCDwX=A}OUDy&gHvsX0r3y_&GVZo)Zs#x_1^E zBOfalCz(0cedGR-Gl$NS;LyyiB zU(2QU=BtK!bEQA&%3OQz&s_4gW_S^aECe;0!F>X|3QH=aWV~PT%?IdQlAnJ5v_I|L zc-*lg4=*>HkzA2o7U>VOF+?npBVOEqk56~enT{^gd|ki zbXCD>VLW5&o)$YX)?08g(=&K|`di=uoIMe%5kp6z?1D(5z>ak@pOGihpP_O=_>rhy zfQTXpO0^2Gm)eUisy&&Ji9V4Um>|}hTqrBdF13p6U0qM8iY|%ONyc0gj~g$AJHv_d z^%;4%*m(IYoN0{X^Y4vB4^+7GL3wlj{TmGxF_jb@o6_%PVQNHe@hlx_9$_P?W{jge zZr?Rk~0*s;HjXweQoxP#1Hi3kQQMI66?~yF*NlVn>4O!6jtie_|VELGz8H)k5FYYIa zyXMQPbo*VID7Fl)3sxp=o#KfYou%2@W@>gkZP@qnIW4}3mR0aDn9(v!MHj8rX3-w2 z%k3tS*A`7aGbvOflu;Fq0ikZQoeFL$COZC3I(Rewh>7-iyCdsQeZZ){q#SZF3s(I2^7;6Cld{ z3D_|Yhp;x29Z?e%q2eXMWW{zlNkj=E19FSLtrWOg|MaCIK)S+4NF7nEG0^ytqJ_!Vu(>PV>U zXVC>5{awTNw2w;7MdKQoYj&wF%-US|zvqBG>@^x9cgP1Y!krB+kwPm}O6{L4EW~|3 zvn^tM?<&+pxWv3&&{uNnB=VRqE+cA_ZTv@k+&_Ma7mr-d%Ygep_QAfq{%(E0d~>Id zE9~Sezx|NqZeepS%ifQ!5jq3lVfY+^#jb`t4;xn`eRvk>M)occ9x|k%#$_})T)De5 zqnFB}#0c?Du3xk`>+|1=#sh8SWF?1Ibbo|3acWbc0e2mzru|d=ERmfEGi+S zv9LYQrr~;XVf>v!5>3!3a!_r!{o4-DU(jK>=<1>l>U=y-KQ?>zL!^Ef1w$(YHrAxjTE!0K=zU9{^So&)8aPI&o6(YT4d{c zW7in&pJ!8-4Vh&xdr@YXNN{C{9otzaZ@jDmr32~w-7+$neR#_h8raBg_!Wp@L^5ZC zYw0M{RLb0m_TS5+zN(kStPRnM4NvO(Z5MhwFGB2wmkz(rZfAHnUTploY`3wS*!TVA zlb5?q+^2Q9ORaq#jh0Wx-}F8=dmYjs6@Aq3f36I{Ur1+?cHQ94z3#03eY3sw>nOxK z5L{(84atvL-sE!j)Og`<3?FX)9e8r?|Hbpn#yE;6Bs{ z8e3P9%i)j4C1T>_W@l#o^1t9B^<{bc%sYWw{AqDF`^Nd>%M$?JQ8vh{jEaq=rQc@D zh2re^dc4^lj!#C{5Bko!Jl;^%amT{T%qO4A-f6ylXx+e93k3R@R+>tHJGHaRyYw!m2la?eEOI{7?PLv%poLQ7N&=HeZIK1OfTE(pq2JG19Idn?YWl^$>p!#cs?N z&PG+4fleK%HS9GPu6P4iY?}fEp7!&Y^QP!PaR1uEidd)r{Gtz}-W#Qv)!f8$?8ft@ zn|x<8H6UNO=BwWgwQ5GLJ3$@2dN=E4JAQtY$b1jqdF*>0W!J2DEHRq6O-*4Pv}`?( zOa`wn?KdTSZy8vh3tG?TuI{f(!O;F_Dx9U1xF@(;v>aulsDn%eLLg?lM^9(S@)u?H^hFwp!sGG|5aB#a-7Q=?~W1Vzw4!>~3=Zx5T8l$P)!x?#-$M(}n*{JLwd%mS z>jO*3%oq5TCfmSl?y67$U;KjDsCx4Ha(^zkFgst}xsDzwU+2-he);299WYb8l)V-} z-F|Aiz}If|eYwU`Np>^X$>zpy&n~|5v2sl6lkkim{bb67WflmQ>&t8@-nDc)yT}x< z)B1W`o>`gr#q3)w+8!Wx}`OHKPgP`mfy29oySzfjn$k9b5InI@;r(YwKCK zl&f&Q2wcAUP{M&|qLW~n|zy{mil`Mv-4 z+Js}bDY|LZq+LGYN(8Him&wamxw4(-f6RA$?9s`R{ObGdp}z;Lbgp|CtZei^ziIgU zMR{cZX}Wv(XQa8drcoXkqIYz;1mNMxZu@L*drCLc>h}JTxi=d{lU7*6gUZ?rre1db zmW7|SBOL*hz($kU-(N#^J;_H;tlq)Oz zIBLQg7cudy^_kYSxAQhy^$e^}e_b=LD(X7J93Qk;O1BUQB69IGDL9bs1ypPuE zr$d9b=NFTROobc#P98*fWhw!ZPYZW#y5ulVwa@T7Vr#nhzWN>E4QgZb-~$^y+fO6B zm?}zv!D{Oc{C%p*3O*Wd767xmB^QdV^h|Bpnx}goZsjZFW~^1Bem%Mn>609qd#W5e z&+nrK1xdrwANjk!$ZGqP_xrWW9%AD!crj_SbFndVH~fR-hs-S9oLj&C4G*I{(8f>I zX&yeVp_`R1{lo*yzH;LaXiPRYDpW$t&HVasXR@-Wv-Jn6X24hz zmcFB;IvH&Jkc5*@s$FkrD{Lz%Hcqi0KUh7^BH{lBPPfCdHe4=Z)saR{`-a7#3mc$7_vPC7@G)f;e)DWVf$aC~3|v=RHJpEk@R z^`YX=r}#pwl+b(@dgkDj?%EX}(EfZsVx?zgKYsfju(ybdbzpq_SNcXMOWykk2cjlm ztGL1h1-;WF#dMnY_jc_YQMvU)*{Q=}f}m|$&zSlvO<;gKZSdXv`LoTIUkEAo+jk%p z=E8pCY}v1MY6za+js0;iVCq$6&q9V5WlnjvU#C+a_7Z=dbiQ%a;EYx1V@a7+_U*f^ zMgcZFwd+5Cb$Y>A6nNLKzd+bfwwl{rR^de>R$DIv=t1{wYYYgyB1_Xl&prUw0Y->;P3*FfAjY-&* zd~k7wvrx9oOEW;XTMA>YZ*&=j(o!D1|0X5*U-piN>BX7o#wc{x628kj8~~@Y$5;wr zaMf3*T!$Mg75zP)7@)<3Fz|nx10K7|trU*U{*2aj@$#)~!~a%6FZ~R!A@1`@7`mhH zZ*EKPbN}b$#Zk2bK8}u?zm4fPQqp->=h3OWP4fkvtbA=7;`Z_}zq7D)Dy;k>ThoWD z`8r7p;u?6_#Qxut*M3&du%$PhJrf(pm{$Pp29B#97*U3-o>$<(*G#G74`n&FII;Hk$%f$M+_<3uz zUAx`Yv9wyiX!{iM`BgdTn_XV%WoiIjYn<>N-aC6|{nlcqldI>D4%9r^d1kq=TtnX;EXl!7FyV1Z>7V_5TGS|D%7d#7A$n`~Xv>rP=(o*`ORIk5 zw`~HX)MdG8>5Lii+17(fqTB?40t~D7gY7P_F6P@q;Rj99zbqj66dqhu|FbXq%ePJ{yM$_*VETRtNbZl4|x14dgcknq;{z-02Staq#?eg zJLuE)6)wpqUmJ7pqSpOyFbnH#Q=TqXn_QV!Z|s4)EzpbUvv7XjQ~Z4SaA!q5MheIM z>+rO*>B7vurXg*gsh7*!HG;Kq;fBm@{}wHNjq|tM$!(s^=kOGA>-4S)PtMMj&!5WJ z#+5d{PnZJP)w5{p=`K1QzDo zR`n0w@A)QUXET3+rKZs)!q)Jo>2puD__229u8D`79%q*pX7u_te&Cd8$Wu++9#=xW zuN2Z0()#=Nxk}ai|-gwVp zxRZiDuwVt^s)3t(MQ&&xgX=W^svs`>&lin~K~!t0cd1Uu0Aup+$*2!%Q+nNUwZ5qr zV+shyg%oijngwZ^Y$Su|?H+9pf4MQru|N0E+u9;OR6tNu-%^f0RV{>%aIVYv|bnr5TBt=MHjSx^7$!M|Bte=iKC*!7IQT?(jggnIB`%03HbaK<8!mD(^o&Dy=;;Er&hkSc zh?1$4RBIT9KLql2A3c^PLfqVW+IV!$nItDqG$11*O5JR5M_40GdZA#$3r({xQTOxjZwX%t*M3kU`)grPgl;keAR z_Ht&)h$I(v-9V{~k{J!kIF2-qm7N- zj61Q#5YMsBfl2vvNHUfxg6ghsZ2#K~Y&K`)Bsau}dv+NAr3s9prHqWr`dolF=h$(8 zohIgPDyOB$9b0@F6DOf3p+W%T{ImK@YdvnbthAtNH69r-RXy`g(x9eU>!ad-Y^sa3 zFbSuKiMmn{hLIMypcObH6C$-;jePoyOuyVaTPqhEE02qrmz9lrIe};(DW&%raS0r> zU`a?at0@!jZFpbVxOtn@rcE+kY8@zy3GZGsbix!vIDEzj-FL3lvSFWqU=v_K#k8iD zn(CQKkX;O4Rl*Q%_E}-(h2QZ&)-d3`F94=Op>F4i3T}(MeNk2#8vFY8HGd zxD4pMQ!JHpCgx&V9hU-7G_{Cmf}GS`VfPw%@ZLCMZO4y0_8w!SwQCXh(b@yXK|OO}(9r^Mc)E&i+V?q~95KFo2h zhD1F;Arxh(oRq+x#~TQD(Y9V3eUjBli8g?F3QRCPw^}QS9yKzic7Yf6{p1^1O@g@< zOQaK2rsXOJp9-H-`BoNUII~2(T6C5n7Pb#g@lhzt`;b#x(M_bKCF$DTRiKPtW2^gth=u|B5 z zMn&z_KMvmTTw8JR&wP*;qo!(vMn#fQ$UAQ=;d9e8CZiF?XuJ^i7M!K z(`1{n*5kH10zC;Cm6Ok~m|jvrsO?C$H4W%@bKh#j*-qqLO(-Yk#D<|d18Wb)&K82L zgg-50sOxc=J$-7RAcA=HSjC7j(E{LukhWwZCHs7Hb0aC4xiepfJDZc%$AMM=6a?pI z#ZY=cV#u(VkaT3&j=gShWZS4K7aBuca=e!X%jc<-sOTD{iy%^5GHA)OS_==B^O42J zjppLhdJvOAL6wInN~mZLWQ8-TD(pcU1k75DPaeg+MX;`Yqe!`!czz@X%uq4HkR+xt z47EQjMGM?C1(9i&iNcwf+lqgLPUJjHfuow(RFUA&stl9dVN(%XG|9%+#o3mmgbqdG zIx%!JlBXXalkfxOVT&zX6y2IuRG&{3ATp(;#GE2q?u5JD3(kT2!;3k>C0u)OM4| z5!ur7yCo-qi5AV~F(9av>k?H(f>FwgNjiG^)|uF{dO+Y2Or$gtftYJCfS4pMxv4HU zI!uE#P2}XuT9jNdOphT^a&;Kz&Pkahdqk3LB#PjoNdxSgxtERnnK)T&oXu>6xrF2S zB6dd|--Dxv#Y$RsAmFLmvd6MnMvXk5dS)*^9T=!e?XwuLHtH~)**^XOzRlp3*ydIq9WGj#rgfcrB_yu{ zxrjbB&m8Ns-}IAnx9c9xiyh;9h+h)Sib;Sa+SH`mw^os{hM`P-J^P|1w zqjvS@Qralwo4lq{#t{+LD%vc>3%B^_-l><`-D6577x1ilAfR5EJUCk<&BH{qz+S>@ zPaOWS_doY9-H`sNuz3D5h0nba>ZWTB`?zS*piompfnhW z)5bvHh0{If|y*0rV~Z0W22^)^Wx)P1t(vO09$e7nIE z{~!u>X_QP_CRQ2|LRxZ8FzNoz> zE=^v}cE{CFa+E1eN=1Y_XpvqW34#XTy288W`+M&AP|hYOO0bA9=43Eh2y;ALmlVnE zMaPC8r`yV8t(nEGq+Ngh-0uE#S`bGxaW2A*d@UI=3b5jQCp<#Neo+gXW;R<%5^*iC zh}N2BDKtA5OX#dhT2JVUeVX|**)uZ;)9Wz#kRnt7Uj7mqPNiJd0R?`-%rke3)@(A+ zCwd)7^R=81BplgDQ)vnm;A#3*}co)i-rFBQN9&->iGYi9L?jKw#I^Tv4jR_ z9wEXT6&d45WmmMeXepRAm-$#aB|S+7^=3&q18UMLPg1mo<}1PSF=*`uv6h&@qp0i1 zNtkL%^X06bK&Rw}Y%c0WwHA;>r;Y}vn@LqV$(YpXEklsXgV-XL`LL)L5eSo(z$nV3 zS%ScoPz|<3Q4+8IC{c_Ycab^$M29Nt3)D|0#*F4sQmR>Ib-JxQb5hAfG;hW~1*^@$ zF3tyM?L|3??C83hdvubzNmUM)VyXaO>0X|_A?3|(97=Sg(GD^xEw|c@JSG+hv7!Ad+2GtDk#5D+tFo4iEd<%!ky8H8%gCcjZfOGv1zKlZxlt+eP zjJ4XuM+Mv6S}hC>i0Plv-((_Z%{k<)M$`%baRrloY{ppcmKO(noM|3ov)Q2QHX>r0 zgi2B%i2+)SboH;Ex?* zOSR_|#-fNlC*Bh83QQ(aXIEVf?`R6S)bA(ZorUwscExK!I@(>*)sUh+=7ZKI7dxy=#{+#@omjYx3q2NS5 znQRA0m?ToXW_1r9ZL;y>+s^OfZ|KNJ7o_$Lx7aO_wkj%@Sy=u-M(q5Iu}ehX)eKU= z-jCA*9bl7_0O2ucSR&sVQz1@_g0lT4P(z$DK3G#IunQW9I)l%Ofsz`{9`a3H*3;Z4 zi&Y+qco13$dlwUdRfLNYj5>?pkTVkO%{i5NF{Dl+^(tCCiI~2*Wpan(;&{K3I^%98 ztB82X0uhp6i=66&AX>!_2SR&3h;~8;+$3z~av&dfJ3Xqs^9i&)Qfo>DXEfIDmt5|D^ zg)k+9B}Rjck?Ek25Gp1(FWggO zBwX>Q5n^jWY3PDMiF_q1RPsxKV~&I)f=(D# zlthMIoZ(Gw*ii=P=e|YNXDJ?nOA8$6ejcp=^wnCVtS4e3C8Bn5wlUseVi4*%?D_ux z_E*H8CwVzKwrmjPK&J(nN&tO{i~~>%aQ&L=^Oo^y?=XxC(ZbLUFk+DzgBIf#xDWdW zS81Dv|2`(@EZ*R9Lo-ST)fzlnO^D(Mo*0w??&KiT*umlGa-l0!3lwWkwG*fa+!8bQ zD8*!m3eYjwKHkX=uICuf@Sod1!+(bV3{1xm5CQ-M05e4cHvmw7WzUr10Qt=2P5-@y zwuI(JPR^7gM?cxeH2}D8%Tjx_W*Zv|iQjYl_kf_x01eT=9TWgy8(Ibn2}x|aCjo@u zMR+>TPS^IP(c|K$ zi~?@8<5P)|tn5-wVH(*;rqR+GIU~LR2mt`d41m?#0lhb~v$AR$mWkJu(8VirwQsD| z1@qqRsyS;_TJ)C0ov`4z1N#nc<@?n-I}=WSfb;+VlhlpS5A*a+z4ezT{RPN@EEU&E z)Jw2}lw6dE;t;*QLFsRge*IDUS2LfOHnG2P^GE$f`s$OA`mZke&9k0f`fsoQ9R5*P zcKw}hoG(@W(#*Ff|K#ZCW1|1e{MPS%>dr`CFXubDbsjZ3@l~JXdnfx+)rKBNCNo2c znM;>VmC%ca#H&wBo!r~E-rcE&-Y-2b^&Oe_II?4j5!zG3rhoG&i3)vP)=|)^*e^I?vE!lbydqA%MiqLyl*a&uFX` zqBeDtw3O@iv+r{HmxF#s^ID|!?|OzZhEMyflyv1In{buc=-2g{6aka+I`j42I$2AJ zd-bB0Ij(ia&i25ncHbI)7JD28vALej3H#*l`i<@#I59@qF->RDo-{ma{XM+AH942d zI+rNcNBgwlay5)l>DRC&vsUPlLTXh`%@W)D^K|`dG2%%J`o@E!2GGtOhy!c4 zNBXT*M^&HC%hzYTJK08O+2TQMuY=;xrarA_mIBvs6=Q5Ku^vrb`nMjgb#Y?sk48Pg zvkCxp5=1+-TL|N1F(;&Bxlm%he$4Mox_vfn3D5v;K#{+l34*R{xEif9WelHjkM5~+ zBv$tW`&)WYZl-zK&PGl$V&Rpsoi%aE`0cBG+h#ov+MRjtBCywP-NYOq9`qoN+L~vf z_mWpD|IgR{(sO&y>^TMXCmK2LG_F^la!r$w?|``=t1Dwm^Y|z-GTmjjbWwqn8;w>C zH7kB`6xEbm=i=ICeflbX(A3al6`(JC@KDf$B)NxHmMw)X-1&;^j~rV^Y4psjK<2==Jhry7IUf+T4a-=`zZ$DI_0c)E zp9)YbbAEI4-?}iqsboPy83<(I8(NdI2~}Q5BJ1U=z=i3ZB~OBF;?Y-ufKje5PA~?X z7;$r=Zx{|px4w7YM@w?`Hw(_v{q!Zk^wDyx*Z{uv1y_XPNzEy4TWHz-Na}be9|_X9 zP_1F*IDsC$;j=E%MqfT%OlQPOkpU{~KhJKrfN!=da!;WsC8w1|{HpE*x=AotI+&c~?ibgEhx)>!1^|xmA6Hi<&L}Uurv*nCb4w?^14bL-y6QO(I-xsf9U&orMAay_Bgwy>*{HY)B?RrO`GX zvw-WmD1$~INJtgF-^WN!ZLSl$cn#77`p<|ZbSw15T%RHfmX~DV9k7?FAc4f1e!@=B zi05~0(M8l=EQ-EOC+hogbfTd&5Uk_cVxPZY6Ts??J9V|mhWioC9&+F1r7^dCHZVa& zGHd`Zs+-W>wnz{chRO3QOP|fB@$YZn)~(UG{hyt1E`^ZzOQOD_n$Jr=b|0nFOAU2f zvESDQ3AXdQy=?tF`8W-h_jLU%qhx$VO@NcNjiZh{SfO zHq22&Zf^o!HIvJ>|L2n%&`ZY4^vtp{XEBR=y`;aV@4okeVz`Ae8)56Lg8>1SlSvqO_mh!Mz$tOmWDO_x&iId1^`3F z${aqvCuWhIm5p4JUhZ91BagxL^HA2UNU<(CS9oM#YTtn46^^3>3Sd+0%s=zYc)5A` z|C%;a04q8mel+2mSdXya6+z^4uzMr`-o;(FVC<7EW0iu)qa@U9o<4O(57^IcG}-Z1 zTu;pPY;4Ox+ULstX0O1oNw%ok$F0_=hg%NY`n&r+wUpPgwp@T$U#=%R7VUZL8y<;w zWAMp96MmxgZBAS95)5Y8NLS#Ec6OdA`pldd9@~OMY!vM~tP4X;%5}|#>V|zLhV|0w zHddt)xzDirIrf~2h>13G=}HrHfK6GprferEhrAYEVuf3w;a`qb*iGS`P9;jQ)vi=2 z_ilsQrO|JSPXl7GtlVmhLyx>0U5;Un^%#HPKD0dn{w@udKG8ypCF+UrQ5qg=X>ru5 z1!DpuUh!W9FgD}m`%O~l1nbO`wA%%HpF=zcVd_RoM9$}3n$vvziCl=mYe{P@a;u#K z`wIdW-_h!(^kv+g0z8v89Am+m;CNUX%^E3MMu~flF-ojfy7sy;c)R2Q#im*LgL9V# zuZHr!L-5MhrmcClTh{w3>t`>u0A4n&<}eG+ZRq~DH|ru1eZR&7o_$3K(V7WHet$pk zu~}bzZz^lxxxTmR!S|RNw&b4QyOnwHZ2uisP`d43R%5*LQ~D!+gqwAT9J1eILYwQG z5kVSly|K8#+-w&w%HZB_C^(9Sr|6>s&8;L{I%VfQ^xYbwd)#WJ_j~#C(|9X`_hMal z{B;oDx+XV#RxA~r(I-vqy)MLW8O>8(|8g%QT|U^qhdR@#(;b_PTUJYIEstw26a_Bd z`kVMt4{js(W{()AGugiDRTrBrUALL-zHc1aIU5q(TPc`T;cCkE%jd+%`tx@lGdm~s zonoxD73kBGS;AeknfL3A3?20k6cM~NumGWR>n2}dg<=oi(SdL@B2S3wiTh-=x+;58 z{FI9VUQ=F9n!T&JyA_1nFz0qnBb`VHcIji$DnV*@+p%{l7P~G!QNvcVD@7iJPB;e_ ztH?>oW>#Y;g5oxt!_Cx+KXy!VxtaA5AgTV%@NGB4&Tvz{v@bN-gtXWQ4cC{IBRA}_ zYH-`<0v;%LN94lnd%2n>AEPC}HE-tQ$jxKCG+rJW=ogAvY0VX__Lz0g;Aw=5`|w$@ ziG}&f>GQ~!H(}9PvfsK|OA?f38R#D|;vF`S<$7q{nxR?JtAybC;Zt^W!?g4&PdK>N zCek%X3F7pg{+xSWZ-WVc4OD$ZDE>rSk7*c#W>3`3-A<}`l4w=ef;Ov=2<>YcCbM{m zr*8Cw?c(*QRaX58z2)#?&}&kuwa>ELO5<_b_kF_P@j)e9>P0$Eebkz!qp5FVj&I$gI?Mu02$eX&dIfoZIBjHYyddTmb?67j)`L_S zdgvdjjewT0;X*z)HGU&Yl`He}xiWm&d#&6RrykaNL$N=18!o_^lw)Li9q507Uu;eM zjo#z&@zN_BD%Nk_Yz=$$JBLk2j!s8!tj7%gD^0b0FYxm#D^4sLAG>W8w%D8V=LiyQ z+$S%`KQ9#nBefSj`_S=|1At0HO7M1g+FGk03np$>XOk}o1Y3`2HOK2Lnw3``+ZgXd zcA@3fj(8a5ZC-0$XYdO7ii*u|c55hOXRAdmrgizs?-p>Aa1)i$mge|WOfbfN;a*!z zeUsf8I0Zs9YuaF0K3X~; zGwewnA|7{Ax4~}pvHJG-IXNZ#(f)99(fJe9c^g}>aJ>wDb(9&cY17nZAa%-h=p zAud_DjjPb++4RZF%L-%ijNurqiukr>*J2IhC*YFXdGlGcb2i$c*&*Q2zZVmTA7LwL zcC~iW0k;S)diw8-jyA!k8 zH;~zCxqR8n_9$~*F2XUuq?TS;m9oyJH4Xi^Hk@udLrU>988)_7^cKS47p#$5d1J}6 zb2j6_S@`Ha=pNIaDXr60xkJBpePsoLNNv2bkI~`RZqSF$8t?k8kuJWwu5BwAu1XUx z6Yx=w=8f#k$l1=UCj3xGz%81k;C3RPbN0#~+v&c=$|yPao2#Qa4`2!hHt zY}pwq3=FX0c3eR>KR5CXf;~zP4Gwx5;i;xAaxGoQ+WxT&614F(aDj38ZIi;0BIs!u zDl5> z!eJ@-13tP(@EA~+FZ_7PWuQFE^Y^dL)~zc1%K7@~N}bLxHUFBA9z8bj_STmd*bM1g zil?c3qwiY@r0bBqv2dlE+&!vqf1Ml5b3fwWO--t^%lQRn!A1LvUr*dFzM{9Kq!YFI$|JDH3(oKxe<0&^atYiUisLZm|Uu=X4TZN?awA;v^>;{9j zWXo3sqC`QkqD@l$m$;Vd4}W>wziAOWb1hC#dvb z7mR+H(b$yNwnLlW_x*N<%y79Yz>Q~1;!3MuK^0>e3E=T;Zh-eYp>l^|1SWbT|7e7T zHuhYB`e{|{lWFm%7XNq|#Y|9IXAA18bod_i=?Il-zr-q5W`ecTW4PtP(2glz_^6za zfjhHL^WoxkbU7uivHBKNAr!c8(M5N!)jd-Devym=lCAL`F!W|pU-?g z?fK7VKA-t~j{kQ&hY8lJM)NOAN!}kzjhW7sg{AmU9=yKl=HbVSSU5MnUwp#eNLiXw zW!Yha>Tb09oKT$xYj*fuYolXEm*4sDVGkJGMA6MRk{?t$*-Qj8SZW_Oc;s=Bo@T2F zE-tD*nG2GvdaiV_^!BodzuQqiq^e<-zV8XUZOJ>4EcWF(XtCB!h}5G zivUb)(}gPrdGov0m*AE%H&-;5fK3WROzfe;@|}hY`W0pSCT44;nql62#cC$_%B8WJ zZQ+>7uf60Z>Mji|UBH>!{&Lqyhg-yWa{(TqBf^&`zr@GZ%coyp&60Fl8$K|DxcGRq z2ZFSw{G7>r%I^R`_s z3ndoWTsRSDq$<;R)Dlxh1WyWDq=x1z`O|&T8Ad*z&2B0PkSr%MsZ)@oR*EViuGU%y zgZJxLepR^MK7#LR_$K))VK)Cyna%xFpPEtjX~wuEc*jW$hKxp*)>0v@4%Q%AA>Ik* zkDD~QX5tt3(ogi|SbDM*e|-CH_67$f)iEO=WXWYK&O1}kQk}P8C3x6m7x&#u<$iac zVa?;v0I*4xR)Q{gBrG(IVwOeo|IYoTVL=8@JSa^8MNFvV(YT6`^IWAuuocC)y+S{g zVed3C4YVSHcc=EC{1YC_!ewYATp&bch#~>i4ubsv|^9R*#f}JW4>Mcx8apzzyaiImrJ zA#yqQL=>kRpNtR!6AeqXEQ72|f(qcni?)w5HVz5$K3tt{?!tcV=fqG zNThhnl#0B>S(!(&AtPCi!JONl{I6Mm^5GT^f{JrY2o70=A!lAn2r}Fu1CiMW{x@^C z7gxe~l1&v`CcTiPR#GI1!;}j&Z_q2&Q~(nVEuKM%d`L_}sfmM{L^>~&6oUWmTL*iovA9#amTYMaYw8&lOK2~G z7j(*6-7qsENl(e*bz)4aInozMJ)U!+i)zVOXH7{Y=?}<*X`#7Szwy{(Eq7~6fiyiB zAnMaoPYr2C=ph{7n&a}Hm~%dl)h@6VC{L%FcT5gJixpd?kwyH2VZ)nQ&bp0+c0$l8|yq0Dz6WBT+htJJCJ49p;PArqohU55W~<1p#t7iFTSWK4aZ7%LYh! z>n{dhS^1sbpF?aar>+LNTk~r2s(S~g>dBQ}6fw!kxOfAbM2PdCSHZS{Ebsn_l+Dua zlPH5EX0e((oc2l8Nf@_6BuRj~e_oH|wojmk$rOn+jZO(pco!7d1W&*$afp~^_dm<& zb*ntR=?2`uPSX*MH0=cs;F3@dDJqQ64upd7&16~7yZ=j%;p5huECB5HY7p-tvvDdW z*fSt`Op;q_KN5Z(-abS*%*T4wl$5o$iD;Srhhnk5Q+pf-T2F|ZT1dv>-?=QF5Qxj5 znpzV9Nx4CkmNkK;9!HCFZGG)O?Vx@YJ^AfUScboY(UnFG9jJrHV@wXHV$q6RLWzm6?Y8)reKH}xZw&=r9mT*8 z-uOaMwA^vz7p{rqB-50mO*Ex|Fg8PDVm6n1j7ZLvZ>!X94K$^ zHEQUfe>OYy{=QW=Y&e*g=W?%JqKU8aOCXevPVVJE@vw*BF&6kJckPsO;zHj-HLps^0KBfCjQAm;sm-Bb`4~ni9#f774S z3*#|}(ct}%i8K&NCOAK^o)=Eqyq8SePQ2e_N$J)yNoY%taAbjjRj_7Y0n_uil4*5p zm6MH=@i)+sF_ubBqfk1T)}2-40!_4e-ttcYF*fwdL2ZG&+6t*9KuLKnfsg`&Z%5SG zCr8&rzq2=oUA)!4mTQUd%Op}#cR&WbB|+8+(ov#~|6xtntmE$&)%06G5C_!iW3=KC zsmL?U5J+pWP*m4J22qS|H8KC`364;^hM|)nL<&wo;CUvnaxH3V{otrsm-kSan#ltz zE<%twLwLjSMBC&5QB8RCJ>q27I^3Z}{FgWw`$Tg$w2V0QIyuBstHy4{ie~W}%m(Q` zb3)GCdY1Miq>>X*2FX}VsVpxsl2gbO9^*}B{)~uE+G2J}F$X0wv?G+{>k)z#5Q*wj z-pdOY$~}&*!!9tV7U?yl8H$lHwRn9;^I{1UBlo?Gv+6N296g6^%o`kXH5YB*8Vg79TtJEJC$InHj zy|cks2a6r(YS9DTPQNI0>=)67m^V)ZS2Lo{`Hyj7K-$*)K&1uI0ydG#bJnBELKA61 zAOs1kRM5Ce`AB~!e}4BpgA zs3Za&J7LIQ%__hC9rTxfH=$^%Rs)lz?~JsF;%TvSR&Fo&<+B~k_e{zv{^lP<`}pa% zvGXaj=1zjJ#nv1Xgs4(vAbC;gN$_6S(9cBtA0M6{wt%V;t@LY1O*_ z@Y<+Z$3F@ficd z4Q<#y3Ieq#q1$^@^Y&$_CQ;umzb&XN;Qa|~%Uh5=;o@ZWs?ahp^&cQmY17jX2q@%FhMQf(nt zf|BjP5z@xRBof3{Qz`ITI6MY`>*whE(qk<20AP`2CDV|M6)El=e`_5yNf05W#twI{ z!Fd>TNTz$~Qkdk6R+Hmj$YM)^&g9QbcE66VTr!wm4@w+>)gFei!X`EqBD9p>o>Uh9 z7uL$npH{acl+J6grcSjTpeUBd8iMJ#V#1z;C_lNhSJ^a|21YIaM9okko{|`r@sPz8 z>&Qj%{_1=5kNiwDvE*yAZem8dD4{_ki|CNnP+_SL^nbH}MfiF+|pq(Z1?z7Z`Y zZf7E}@n*LR(#-Mi!hTU>F(R~(3BX!VuguuWD2JC4!NeV}_-0KEf)dpj=C~qSM4~2- zQXdqPDwPLH$Lot%s*mTG9AjH?#$wN*qLDrQxDL&%7dhM*vd80li65yh#R%uSgJ?mb zloj9_xfAt*?5)(>$~ATL9#dE_8GrQE9}_&mcG0a^Q)3#i;;#$#p`FZwab8KIk>2>#6=@cTsBY&(V{#qKUS5 z5+kuE6y;(BJZRSvjU-GiZ|m|*=3^2~38tVzXlH8~gb=PtI8oJ3BQ?;+9#)^rQi0Vs z^&Y927U^|qPkc0%z4xwfQZn^coQXm5MK4-MFrcG5k=jG==B?GQ_gPB%fRsrB^jVV- z>C2Rw%973`2~F{oBCHqem#6N$0~>?_D?y!7mL|@ELDeO!4y^!ptgBJ!LHK;8=5~8$ zop;kuZ|Wy+sRYvKMHEW#;M~+%En|W#MT! zb(-p#&T=hHFb`I}qi6fX*8UcgD|ggV%K8uljYMS{jRSM1D-g{py%wG_dTW|J#Lx_6 zJwYU}Oapx)FG^&KK=-X&P1x^`aPAL$3Om@E1;9(EVI0s)NyP}mw9B*r0P)PHeAD?S zJH2BTMLTc{@jNypdpg8PL6cb$VfQg`-2AGZS>%YODE|7<^u{+{#rz{xN{&_lj;&=68O#bZL})$kr#8-BE1xHhh?mF5DSvg& zY#r27M~8JqJt*Gn!t|OynN8N@QwycLjczOli6b<+L2z$zyAc~1OSL= z%!mL08K5Ol#rAp`$^L-$75h7`CMdO?X)49ow!>-S6qi`Q0vMQu005Z+qY(pu zcR1O0Cdh=O!S})_ZLYeoxBVFU&-`KP<=}^YKJ@r^KR*%||F-!R|Jl}~ar;-@&(#_F zO5L=Nw@%pXH@-jGkYvX9%EZdcrSw#{&NYjJtOkwG%S6mmJg9*bVO-kU*h|vw%w*>Y zilV`F)PTH`iy-@AF?O~Hq;9dDGH~N&k(3;Hvme$9=Eb!GO)EW{Wv=bPJV8G^z*%Xe{O45 zYh|ezwm=pOr0CR>CTbJ)K2fa`JWL+jV^n!Hc^EucyzERY4xBD#?8Uu#>|DJ5-7~7w zmHO8Bkg)3`qs~m!Z3k67?Zlu6KpqM2quN9o53^Vr2M4 zNn7JJ4&XmuCjO*Qz3H@_N$|R9LPy2^AIRiZ5l_ zw+u8?3$l`47jGv*vEK27c}6@ePW0YkR=(X*X;C|5L{yNi+@8^9K#0(gp4XTK=Hf z)-0+@v9YoL9s~IxT=fw_C z=;i+PxvQP_aX{#{*0zKD>A=|}wxj5il$!|DY+RRL!uzM>SM0N>^c%Zbs(7%Iq?XIx#vM82Eg-eEdBuxm2Lmh7S(#{p`0+Q%};`X=|FEVvteK zT7v*r)wP@Px0qS%h;AqO$u_{naP$`C*XMb})4kK6@1zAfDJHO}%i9|}wJq5TZ*hT_ z(2-q~X}b8Ip*fA&c?#jZn{5)bQg8RD8-!U&co_J&UKsNBe0FAtSam%7+t*a#S%uVr z+Y3}!8(!**4fRQG#Q#Ift8ANLoD8fy9K3gnhlYAWrCna1e2%;ET2H|>o)6O^S3S!L zQb+9>CU4p1n@gWXNquMyk;XC4v~EHZ#~b*VA#xT4;y072t<$~<6r|(OZ(+6}S+%){ z`2BXEHS(KlxrL#3(N*jX$`%Z^a8)~Jk0Mdcaoc)(Qeb9c=} zM82Y2R@1Im*oQ4Hf;H{^06#J)uCqri`M8&|nPBjc^2|#yn$yLa&AUr5erWxDFZn!d zj@=#2?fNRlK}(|>o@?M8k8wTLvWiv3CTy78W79dazx%+~u&$}gnz5LoZN>4>vnP~@ z23baGBiG&VZj+nUW;GTQOFdeO?_)0Ly@kl7uD+J)Tx4|X$KcR#;wH*vx}Z8o2p$PQX_B_(db z+V)}@RyK3NH`(Xj4S3n=gP9AOW1_v`I!DM%vnI+-b@f;19z+OF8JgEw4kA;B!s_o* zf_HM2U9>Hj0qs^>+C(+nG1O_XJXVkkcQx(GZr-VP*wnSpip^!B7CEU167K%O+@ZeP z(0$!(takXk^~nErR$QB}AI6uN$!_gftzr!M5+(YIxS{Od&*n)qpod-A(q0<%p0B!#`SWx0e;kb6FA1itHn@NWS{$x@k{3D{qCo` zzO~AWY*U*2BW@9S5H3`bX<=Tk-0I++zB}_B#~QOkY56;rabL~t)%yPT{oQTP;PKDC z4t*_-;afg@c6X0Lo=B^&)0gtBz4Lav117(@Z=Gn4qW_)J_SB6!u6GH4=A^T;V#E%8 z=h=E}{?2W{VB2X%Qvq+0yNU}?1awk7v`s-?P+cFJ|LIVMO<$azJvwA*eef?~yLY=1 zxLGZWwS`1cMN3BC#LR16ZFS*V=HY$p-hF%4gNhe>0`T^ZAth0D0QsPLp=EyCXRLwk z?$~McUGwo3({;XLD+Il!N^AHTZ2U-xOdiP*+`H+KtI{VE9{z344&!~|h7MmX(qVkO zQZo`QmR>xX9uk+`Yq|@{3}WcJOBC-@N`%x~;$;X9+e_PSS{9|%JhoovY7yL+5NCc> z8J7gFDqJmfYOs})BaKw<29@Dl-fvp-XiPPdq6V|kk9Us4jEZ%Wk(TnpB4qD~nR;#f zwqy$&&06pEx(VZ$6l}LV=<5Ms94TG5^Z9dGae0h!DDow(bSyo|jRoJ$N-rbV^3@g@ zi4Sn5+m$&LH`nr=KR4FKvP)zDRjozL#v|dzc(aJ>2Dew}y>{G5I~ z4UaFeS^hQPg9#I^nLYctqUBd^@hGvy3UAJIAD2`TBmswr*Dik5?q*sNDnfb=EHBX3^S>TA>~* zcP^&9QA8XqUvnJ5i7Y>FpaaIvG;|-L>RKD@G*TrMS6GO_16(si{e+oVuV9fxlMmDcl~x|L5w*iZc50y~#zi z?<4&X6XRd0lqr1;8r8cCTs54tRyX7S-SqCbx4(t|@dc*M)6H{2(khDrQNGf2A9u=aZln&_HP*mo3q7z z5H)MypQ%+_}}dLZ|4e=EdCAd&l?jt)jC7Zo<+yycvlYw)URp0-_rhbr8mtU z2FZ^9gy=ZCj*e3DkUh_aUqg`oqWl@UUKeL|b{XsPFc~o4C=+H?m$58+gWo@yLuQ04 z-W@-$37h11k4#Oh%Eb<>50}1vSL=s+qF=MgcdeOBPr9*C%-p)anwiem(sNeTggS{)oYKkt{7)@f-6mE&0D;pv|#|z}ef4`O+ zY{IBKZIjjEaiFM$gO~`)LS&-E*_Igi91;mfDfS^ zT%91Qy@#K@Ee5ovl%KgzzQO7R*@@J0JYI5Bm=M3=w@%Q>);NIuY_ficvq`^`$h*5> zR*g61c3Ce#wqtVW?>>BEFg~BoCYDA{BUp)<_QKW@_0Ir#!*I&KPspRg37YVzv!6A& zpYNM*8pX8|4qgmKxuUOTu6iHrUvpGfu0*T8Sv!sW%E$c$iehILdySd{JJF`owg+2S<7WFQ&3$~1FkAdou z*X2>FMaquCv)koC{g%iMzorX8+Kg<8tB{QG>+h9IFH4n{kQUjSapBz^)T|(0fmxZc z_cxy>J;!@tV3~F1p>vwCxk3pE7huUn>*%W=i-K?u04*Mwb5fvhtDnX$L1{tao#Z^S z5LaEO#dh8uk7y^3Y}hJQrCH558d=8ArJ2%}s@*%|!R2lW ze~W3#+!Kwqs&!6H80AaP-F~l$Jdrbj^L5?{9WErx@)x_3#W6qYKoSkNj)tUAh80n9@gKt!KB%@w@&IE4~jtz$4UPhVcA=TeJI`FBiDqz0abAtEtF(koSjTiZd0Z z5~(M?AbL0R33YxyXsJ`Mn4+3F7i1`+m{4NmRL~-xws8X=+v{qYN%+7ygX)x4DmK;! zc##gqo>>v@Kk6%Yrh3$QMYkfX1yUY5u19E@4l}7^#-mX&?e&@Gcr8fy47+(j=0#jv zC`4to50qO7^+Kk%m0{R50D2G|U#5u{J{m*L%1pMSUy*5URC+-Z@Cf(lz?s6bISRHy z2y}U559i$1-pX!yf`Frva6PFC1S+6G6)w|NvIWpKeo8x=&2>lW`K#-Do1@R&D>K`v zky#qE7ztJWD4x)Rx?~8wMr|Sp(wtRU@3WX^mCmy+5I8T9X2l8<6vUm!T+Q)Tt%(fZ zPCmH0TID-Xzt7Qz;^5%nWn@b3@-R6vxVVQN)(hl^7D@xb96SNj)CeLal!Nmao>XX3 z&zTAGNv65G7`c*i#KRuh;Hf!|_kI>4uj5uQO=(Gd0f$pOVsz_!V4tf+EY1H%x&3031@ip30Ekc7>@ z*KduPRr3G+quqKWS@?n#Al7193j`(?=pteu#M;Xvm{IsWDn78xox+tiI1RnJhGIq) z#_+jXa!i|%pBo_Be7zwtszlO(k@tAUv!{y)mKa45I1j6|wd;+E*65g6-CY=J%)B2A zETh0SLe8@iaUI@K7vhjoz*#Ge%fJV+lQzH~OR*^oPdvN_8qgN2xpoD0Oqj%Hl>P2+ z;}YXzbZxQK)5M=cDIQ7XDuRrtcMh?cJTivLi6p2ESlU@&nAB>m9*jc^5)H+X1*}Qz z#6bh$iAnd9=B{*LvTztIeR&28e!mYN<&Cz0)7j2Dxz}(kY9WcQ!O#S)fP|-c#(kKr z2|dc`q6a;A7Gp)hDSHN$(7BvJLPPT;9nO)?@i9PY5%dPl!7Yja1(#_-88NY2F(u-> zr<~;L{$K_XM-KxR6Dt}YQcwbOD-6M46J#nhTFwkc^si4|%`iqz7pEH!%Fs&Z5($ct z@s3t>EZ8~mQymJafeg7~*hDmvHJejk9~+6Ew1E(NnrXC#Na>_GNFt%gcm!`D$o*jZ z|E3FDD+4D3`V(@vCxWsQ3Ic#;BBe0*IjT^ZjA8Q%8VaJd$i#N;aolofDiF*&aWU~* zTvtKIX^#laco=BF+$3XpH|-A_P$n2v#;6ld5e<6p=vL%KigCgCuL6f4llHxpoP&cs z_h=J`Z@rv@Fcqw*ONCut4t@$GIL{Y~pREHwhWM^uFz6l1c-BL%?VWQ~7jRg8oD8iLxfc2WEe8oH$b($t76 zy9+ZXdQx3rfLpCbu~&DpZB7G_4NJNbW%~mW9)XoDXS;sL!AW86= zz!j_E9=x-UUr8d$)qE>^Y7=!iu0WJ2{K$nwqNI?NvlK3>psXPKduaZbL+B$fl+v*e zI!_3l9IQzS?5aN0AO_JHqd<8{k5se*(_lcs9jHQ0UJVOF_Tc9@upQub*kdQ)Hm|87 zvs})Y^26&r+GgJwA#UZ@iYNe91eUa7vBf|%Bc{@tyn(XmPV$Lhdq=|1>nT+d2n|de zoalM(4i~D)06fX1#>?DM1Xl+TDmWntpxQ(dXb_3VkoRA&efBPi@EOQ!m9wdkB$-Hs z!&Ddx%C5xtq~itVlGw}Xuorl%B(A+S#KU&tDyE)tfB7^oxuZ!$r_fp)uy$L<%F;Ec zKSwvQWRxdmL@vFg0R~W6YYwZ#ULvLjVKWFAevw^qNi+G)V-G3WxK7J7X*>nNA`*}Q zqFHfe#;1Ak%H2QuL6SIGw~(+Q5kLqE8;Di%eBpQ&2O<{bNHOt{I=pz6W^RZ#R5q!n zA!SVT0=35uBq}&U2FA5*cwXN9_c>E944IbRPk-5f9>fyHG^TOuNS%{}S$b1bjp3SJ0dufw1z(g_M|A*?$o$I({ts3p25ZHUd(hScxd8ip;30;y>9f z6+%_+V#4_e?xXr%LT|ehj2W==D%JDcAE{ct>6MX)Pat6qs3;qXxG7?#?&(WPP)tyH zt)*Ko5R3_`*IcST5YiGjf7Hve2`qZI3Ue7}J?!gGM8ffat63$Q3X7h!VhB+X3tYGd zqx{WCf+p^h<5G|aEnNFZ5w~mW)yx!u8e~Y=CjFC!1L!598b}u zk$Wv*)+eyHjs!wDQYL89hQYIE2*mRW1Pq$ACpEU*C#qs&OAisss22kbE7p)XBL9Qe3F26yS|f)ox`>@mVw$%{uK%zbXr)er7}B)`vSkz68E+6n zNQ7FiqAf7Sw1i|Z-3?r+Q$B%gMO8QnRVqw%=&BTPKP#ZT`HC_`? zhU_vXhV*LWVyj90pkQj+IutT1m=NcrVj(1RXojW5`d;52Wt8tbc)2{eT*;qz?b|O- zXXz^cGdrZSlxh*wSx5{RSA1elQbZ9B3{&ovkETwfEPX1%93w;wbsncB7z9xlP<%nf zVV=K|DEHaD%zUezJhi=m`twn_l3PKTLrHZC=&73umxxh;8y6mZcE9@{{Qi)ki=@a< zkernWF52H}p#%b?lvOCJJ=rhmtQv%&_fi>vW9pLJs7AO|Fo$ueKv_|?{zNafi=$&G zh%qdO5uOA$CYHqpk+o4t3#e_+M;njdlqyh;of;}>#g1Ggt%zc1u~flRZNujb|LZ9D zLs>Ks^k4ufq4hg1V_Yz?EUFI(m@mUcTcjJx!t1=`6Q`@OoKuMkQUn=BV(oPlg)dtW zIQx$NRP2~0gW`fcLo54};^|aOhOodn-LS`~>5*<@L&aW8OM!hL5dy5(0~-LUE71zq{JI19lNJ8(?hqedp+9Doi|J}(TZeMp8>@Wk zXQ)hHVsF{L`jE`9#ny_^R-UM(K?E_ygIG-=CuB;ISh>L2J@3y>Bn<&qZ4{OEpIrt*{sdT&YZ1NegO(Aq4iRj~8_5GH|dmCGv!` zY9UZkL0IU3=De6Nw6!rcD`+N-&CT1&WcV;}%d*k@X{(qXO%3HDi$OF}uo7Z~9l{Ab z@+RHCEtkc4il)Pwj2z-CPBGMhYlu?gkK9Z$HsO4G()qx-4w{A|=`~bitb;qtLXs(( zl`<(C@`vxX%IIY0(kc}N2n<5EdI?}iVnq1j=qW{8psH}5-CgFqN{R;01T$qZUP{Eo z1{Jy~%JwS=QiScN4x|5QIC?pj6I)?B5|Zr zVgeHHB?Sgnt$-@e5mW>YzHjO>Q}FqnciS&t0V^rv;Z9#;Jr+c8S5b6AZ^2qwQI0NT z|FR+fT&g6?BJmi_>_FUGY6N1GoC8Ym|HSGv|G>B+5AQHCm9L?Hbmt%Doadv$$P8vX z)MIaEf4OsU^m8tVurL+y1v(ySi{%QAensb)*GGv&Jbug84L(Io%>NWvhyfOcV6rf> zBQ*b_?mYi_YHD&Z_;6tP#vj}8Urosr8Y(boQ-zdZT8XPr5ST*2!@T)@9yK%`M6n6v z5VY43*LFw1y0YuYRV3x^O|?#rH$SRtji?!j1`Fh^8Z1=@vSblDSYj&M?{d49C|==V z9D2=e|Mzz*=+W794V}bi>YvnF$F0N%Mo4EFo^b>qoNr86DAGF8LD1MqdEm<_aaIJC zN`ddc+!5QU@s(iGVq|?~zDy@}&Y>)qTs`2!10fLuKaXX9kHafWm~4jv|WGxXR!q z8njk$&eLw5t`zrA+a~8Hr$5eD&*}P6JlSyTEfHZXa{%Z8 z5Gq#F*G}cKpl>E=%kp#Q)ny>6QLx9LsklcW-CoXr34-tzts-%u&PqzZs+5Xbrt|0& zRBG3A&-9{*tS`QnUQsDOlK|jnckJdTPHDx6BC!Y&=pdhAYN-}aK_mu))-|)xUbV)< zOP6V?=0X2x0NVFp;?=tJc_^fc&Y!O?y>))dWNtYQz*^i_G0zTJ8KtfZ6pS@f1Wz{T zTm(c)J}C%c>W9yKO&}>QRvG}jQR!*L#X={*tEw6Cgbsmu|H_Z~%};>PxTJHe0#`~A z4LffTWaKa;Nx70+H^>TnuOF52V>cBoU@4&HO3-QnP^?HmX1xk>EvMkS^Fs61Ddkrw zx=K=1l&-53U8Nc?(p8m$t919JU8N}~OILvU5D)?Y1OP%)1V8{#Z)LBPgaDMU-Q@l6 zhu(oJj+f;vaYbV0O31?iyL)!KwUJwC&xPNA!tw$DLqujo000S48$gLAjR0amoxenE z6%g8d4&Ns1gac{9uOfDQ1XCs@;1!5~Z+xuSCjEetx%W>3DBr%s0S&QICESqX08Ld{ zI>%RDMcO{&q$#CLr_(K~rA(*Nv;A?DB7Z7`LbQ)ZaPw)u)|06GK5JaEe8eNQ{7S z7A4zlo#UBv?R|Rb!1iT0&;Oh{vp#oXl3k5N*^-KaUZoSGOQht{sJTRwS^X`(>^qM; zsSR~PB&JN|$-YjT%=$$qH#Qa_D?a0@Rip~W$W%#~u6ip~iop8;rQYOhPpWwfnre!t`H_By) znix%DQOyXRin6nni~->OJZ$^C-_-yVDVkO>CBZilqYu}CN9{&ha-T4*TZ{&l9f6(y6@xkgD;G)ESS;jWWu7z+DLecbh(-%}Jp zdT=Uez)t#CKiOk|#VSYkf6vUmn@J26lSrZ+ZHgY%=xs0mJYx)l@*7lq+1~N~)|&+S z$y)&yTosx*)z=0f3bvipX~KQ;*7rG$_oIg?BNt}Fn|--zw_Du!JVg6El_RvQ*mo}bK1G{_pyI#nI6)$ zkXPQDOJCb75PSLh0OyW6^^kTT0PC>+>VEx7P+q=B#`7Wp|43=TZ~OppT&`@lpYNY} zapX(hsKy(h!nyRbx|A2d%h)GCwHLUo+guf&$p*L*7;ww9syKa?g7Nj%WCAE zmwldIMrVFU7mqJ%pD)fu@YKJM1_LH|nh5Mm3I1#d;%hs$(4364Hl6@Hnx78a=y%xg zP8?}}-e+;A>Ck8C;2jHk0x1S+Y9}ATeOFy2gDpbA!Od-P8Pucd&?{`co@x!HEOkS= zJE$x(2hdU(Wh6@4EwS_CQ>(4q@mj~x*xrvHDEm&~&^_vcP}Sqh?ai-@<{deXKEKcC zSQbTex%ytHhg2yQ1qMh*1(?DEx19Xe+SjwG4yDNEPFwM536JF`YV zt0xX^N=(L-rj=dn>3p#rwZ9bZ}uF6Q^s1#E@_h|@`zO)_@_CY7K{#q*{vHn9dz|R z)Pw=OJM=V!D{D&)_2=z*wT8+1%@mu>P$NvHQ zP;VN`P94 z!`IK`f2q`<{Qtl-AD!{imul5xj|tp(vu^BZV{_BINqE}oa91#QC8dMGw22CwnyxDKNIvszjja~XrS7r1^i6$79?rY-)jB@ivXZQR zn%YT9ZScl~wLn9+T`I6^_+yRJEB*WW^@CsTC!GEk2gt16t~?vqt+UrQ2!Ri`D}3cC zhWn%4T{w`SVmm!_Y$et;w!ugJ^2=~TTY-Ph`)+QjsFH5^PIYY^4K2Oi6P#F?f5x)P z$9&vwU!9HU+!9qY`KG8v!E-B8D?w>B*5SU%WIFzLwaFI5OEq6`B37qLp-{2MsDop* z(CIeaaB%Jre8T;oWIc&1Q}v7!?IE+&dp+tKvxe|*;WcyUbmBt`Mk*lD`alhg#jH zqpIS9s=k+lhXIeS!T9!rE7Gf82qIWaJDX-1&4SqYe1%5K;h)TFg`@4^0^A3{|3}4J z6xS#v3ATz+*0Gdldt6_2b)QSV{oBpmkEr=YxJ}Wv&H3bVimp72(%5h|`;zG`owr(@ z(5KVVLCwXX4Py5MZd5@je9^^67#TJ%SAmo`*T!i-k2T`c$?Y@uSE@Co+f;bAS#Puk zFVlYIAj1nKhQjME>KhZ;@9r*4oyD&it@~x?ZvWAAI(6@JJN9rSdX~L`3xrIEQ8UBY z2;ozdaPpNk8Sl7%Wij5HqP%P4se&Z4!hnM4@b+)r>Aek?yODryCXQaiUr(K-cNZU7 z$ES=;GE{f;N}ACKBwoNltBk_2&FybkO)2R{BXVTRuo(0c)q?^P8 z^AZ6ntpT8s0IK!vR*&XSXQO>9BcV2GY0oeoHjtfB)s^1yDsani-Isor+2l!Ts%h)c3+%JO80WFA z$jtrMQj^%02J#^rq8E~GjLE87O1fz#rLinWxV${zShZgbCOjL#z9+H>z%Jm23;Qdk;LrWN^+g*pF62s$5l8LHOvD?-PB+kVdWb=IVt(`Keiwja5} zqnc!^EW5jLbatUCD=XJK+h22UiFgxMIN#mh&QkvMuxjC4jdGrNwDEa+$#~#E|5)jg!MfENvLLaCbwlT*aDu^3A|jo>!D!aT;Exd!QmJ3VVB$B2`ukraS@e z9v$37`-ctZnUBKlX~L~wte5I+N{a^bYkB{EwX(Faqn(DgVub7~Z+45h5|FWz*NyzT zzBgp2$=wE4s^pa(o!@ytR{1p(#X2HeO+v28pQy$UIQLNCdDm`BD`RV(=PSl#c0Lsd z@hPtKmC_lo%>oWRnfTq?EtD;r@SPaQR;DmvsF-T1lW{nMuL#?KnlWGGOM=(K?37lB zpZvPPsqj!Q?d;8`@|o6=paR4NydBjz-pnj%b$37GQEQ%5(SmU_791*}jSYigd3ajY zdOLfyv`V)b%TyWeM2Qm^$zw@_y^G{A^oya7>rA#+eoe%oT;_wC`Bm&iBa@h=dbh-I z<9tT%p->H~K;bStAx}>CH-4W0>KJ93;yxix5j)-f%c(=b028JC2RNTdV|#$Ua-Qj%*hZ;!&k#ANk=Gn=ULWEckG@k2%n)BYeMo*KTa! z?kd=)z2_z<1rr}x+bs>%wUS63D;(^$Zflp3-xjlEfGr!-;ddO^UTg2v0+eoiFORp2 z3b*b?c^r}pUQO)|5)v1YiZwoECmS4s^o_t;KKxE8q%MNSFfP2L(;mL<^TxJ#*s?Y^ z8LoWeFY?P=6K!7f8omA6&1s70VX6;e_g_x}Jdok{5I@@5PEVwZZ}pfS^&or8zHg}J>=|WZ<`Ugl3hM#3+XD<(S2zGlboT!79@-2e0-KW zSw~X*T)(qhvXn*-Zq>%G#)iN>dbX`Jv&3m?oZL9tkH)*+bZxXsBSsXng|!yRH!&r$ zxN2N1WGRNpxcw@s@@$RU@1vv5OOB7NxeqF9@QvfugYvqV4Y9F54b8W`yGI4l|3e&q z>)npE*QM}Y2dNrIQ*+9smWcT<;UjY0;Ywa_Nqrvn;fwP&a}+Upbcf7kK2;p6`zV*6 z4Efe#L8Pk^?n8U;oFBDj`5*dMZ*TvOS31>ISV(Q4K6g3|)M0YDD#>3TN%BW15t#6& zBA=IA6;IQ`jz!i)(xKyDr>0;ixiYI3)V{^2tNKxFQE^4X!R0Zq>gV)cLEZmNgnG zA*UmK96AT8X`bLzktX9pg(F-XOO`2mbnBnt;?mFl9&;bD^3Rl%#b$>5Mt5QT@=q$l zMGsTRi+7VdZ~esB5ckXLzj8Xr{h3aX*;%JQCA{2uNE1@h+76prei?FfG(-5mcdz*6 zU;iTRj?r|Y;p7)rjU!(mGyX^;_eXU(7@Ayrm>{k#Co&&umMXB-9;JqI0Py6Q+>V%9Pnz|9fAH%n6{X}$faLjxV`agVm?z`e6hv!f{PYLphfQ^ zy|iG`sTti1UZlOHKQJD}@l9n%56!axjqAo~gWdCOv*hzXeaS^VtDzyr+7^bfdCYQ< zeGzU>V_)_V%T&!1FVNS|?LWcUI}t1G1Xp2cj!;7oj`>bS%W11>Bk9%31bo0x8Gpl6 zYIYU+lS*5%r5rduvYK}e=ZPWVIFGB^kJ8(QQjx)oSsvT8z_1-&uCq=5EU$Wfw>|@=E^V1|kb z79*0h76aVB^L=fZW;##N%-n&dl_0Sh1uC_N;I!v3B?aM`!P`F|w8Ht5$&RS|lD1i9df1m6)^XU&) z7fG3@J)6#Gpp1fc`66Hv#Z3++BadGlIQK2z8S8cfw?nO#+U78XaHWjNHbPj12BUfL zE!`Tz*>%?~IAe#Uo-#4M2Gh8VxpPn-mgN9xdT zx4}4PcXGRD5<4bP4rr3g90)1H$w*?13r~|h>5$udkjCKc!H`;#QV!sdG#8Q4rR?9I z5Or5QhhA7+qpA1v21=cLt?fS6dx5+tvolO_X8Fll1XDP3U? zb(B1HZ<$*(%eGufomhOR$P-T#JcQ6?WDB16mHl7wgmg2#GAfGloXV}#ikgVRvYlim zMU=~ys2U$%}b&1^YNl9u3y^V9rihTbMo#3tNQQccaoV0vT|(Os=UQ1%(N z@FmfrwS-7~@4XTLLwm_~SjQQZi)ly*@Hp4E=pkBIFi?t1Pqq%;SH;G&2MQt!6FM-? zHSIYLwKIWH1&br;K%t6&s7@gyiXX)()Hsc|>==46;#+DtBi06v&5cpeFMw4Ugu>#D zlgpXP(Q@Xd^Bt@6thCr-sdS?E4}z}>OdUG)Ts?#>r*xT@Pk8menKxTELz6r2ImwE0 z;tC~TO@WG!wVGIELFE{Mx#V{{zsix%%Anlj#DJOD5_7883c(Wu%9fl)bM-KT51P+s zo|h+|nV#0IM@%!2bj!etjKWMQcuTO}9<30`3HnXJrv+SEuU*|$gBc@B=MiD_vm@hj z;GC&uv+dMk86rP@5@P5r6{H8PAf(2FHCouhy1l=reQt@=#PMt!ym` z1*~DyaXwiSE$J)Jt9)6*m#gXA@w=M64s!n63yjP^-g9u z#WFr%M4e?zs_p>mLa~Z~FAQ-;)2G=zX;WllUxx-OFFKceFw#I`f`W!Z4(z(^iJC*a zXzJs=1}5#ei{}3>4!z*f#p~xY^U^QA;gT)r;A)}tL6p$4$|B4nlm*BXycc>k?iG*5 zpo)8hzP!dK>Fn_dvchTH3;V#?@s*e5$|&=dx5u6KrY>&@-K*zjS&oWpz4KSWW)u#9 z0Q@x~KAg$lSUC4}tzc?B#xrcmM3~fQL5b`^0r2;7R}UyKj^X=y01&Z~08Zg2MH z{yv2@Y&NgvrQAcqrziOsL^L)Q{6{z5*XqJuZ$Dp7!32AcNGK->nx0WTgot8Z93Ksc zU;owYvkp|zYtREx^bqm%^0f+ph5;o ziKPUs?zt2u>+C7_fi}fSPPw>xy!vF0{dS;Ur4qy?6#FP0;|eGT)NxHI4(<})x^tYD zc#tU0hpFKyI0p}q8DfMb*gPj3LQF1d?-f66QXWh&W=Re!awk+W8?Z{1$XzI$7MJB{ z?0I$76G$?EK6UWb%uKAY5kR<;7RR}mE#+4@)j2tRoazZ0iT=fUdw>Sap&(=g@KywK z32Ifo5v_XU&34?VZ6@)6$r8B)1W|&FQT{%~c;@26dXp!+nm%hLnx%XB5HKK`3nwqh z9Tf9=(B%4?9R4kdaEoeLEsn@Rx9p4^#&VFUAguteP28G2Ex)J+qn=v@-Xt%z+>VjH z_zS{bLr8b>%B$eAuu1SVZT@|$dL(;x!g8e$I~}w??QmtxN(m2vA2H63+DP3*=FuEt zvl(=*QbmdR-~cW|CP01Dds~j8b)E#tgo_GeOh%nqYP<&alFJ;@m437BNd&D*`6RX! z_a_Qk0C`|o7%as;PJg)ovKiH68gJ%Vgv;-sgcH-5k>$x} z<%|79t53$67SP&AEfs*MlF~7ii1(C^c>a4M#r{U2xrs-lgt^rB4#(9r%u$KtzSS2E zzlSooGX0+7IYa4KOA!1YKE$=<%6RIW`8S@~FRGriT3v&otPz4ibSZB_HB-V2tR3N+kDVzga&oT# z(j|yV2?m*{#aM9!p_vR7ZtdSy-M4ZEA>mn~6RuEXb~SedP$HOru^C#In2Fm}ZMPI+ zS;-YNsi#;Ls&D{w`91j|oRhF?l4bkK^+XXBOd_T^kh82OR!mbL#pBnvCI5a#t?M_U zTP2qyF&PWIBh{QvxO>56U%f2TLw6s~87Xf`bb)FkJV+(%dJtT+<-?=~v^U6-1HCsJ zCzw90d}Y7YQ<4(%Cdx~QnDL>V>vR&lhP}v6Q4k2+TnfA>T2pF^2T!C$GbJUClODNw z2wN>a!x7C{+X=BZTfuq4$R%}s3niNmHb#+$NEB*;O9hK;N|B_v1P;nryhNc82p!k# zj)_7wztk-Ib&y(NNOYnpse$nW%Of5OBP_|H>m2OgoTVc3$(9LkevKRdVG?n2cE^@l zOoX#l2_3|eHJ*dc|APgN|16Phd)Lu<)P; zOKJ=aoV2jDpx*UZ0?>o9*Lns=hUD_Xg(JV39D@*_q9+vg|2Oaib^sC5 zVL~cp95S|p2)7W8p>(ZaJ+3Gg3IDrWE9=2bc#bI*6e`hb7pdkyks#Zk)$mgX;A}$W2RYod5%eS2M;b#Gtb)Hn{?{0 zDA1ibbT3_d-KP0`1`wHzX>nlE9GdGVCFeZwcw2xxb{X4Nr)XM?TqO1bkL|@+L1oUP z6gdgN2B+sU!CB0-8M5I2^36e;XJSvCibD4Ey?%c9yR=>CzCA*W{*uRr31o64WCz4C zaQ0PTi@;I$2`_6Y&R)}JN=@^Eqfu-QT18}okmNybAoc)@^Y$;#U$I3I?xS;uUZ*$z z{iDBO{|A!HEr^BK6l|D_p~m9x0`iJ!amks(pA$I-kMShC4z*Oo$Wup!(r7t%a-JT) z{U6Kw=)5^*Z@zwAd3O%Ea2LPzyKbRSY(8dhu|!C&q&lo3p$r8aI6V~0ubq$Q^-?{G zV1(Z0J^Uv|0cus&6!#mz8%h|eXgS?|+s6tJ#3v_|G)ZV9Y7iJu66dYPCdcdTU+i1Y z%><(mHXtNlVo;CvUMWV$PDyu9=Q6A`rEg&~tEF$!PG3U)6=g+9uL2r!36<0bio{RW zcbxzFyhL$pg|GyLj0qqguoQy(ARs8;)e&^f!PHilaX*(`VWd87!f#Vyy7I{-6iprU7pG^YNNz^e2tyFp%_3*V6dAKZ(aL$f7YFl4EiBQ>e z(G`U|t}!ekWDcX_nL{Az3er86GXXVk!jHA9G*)o_(bs!QZlZ{C|6xaB36U0OanVN zv2JQBXNQSSjLdqA5cL?b!e8*#z0?0YG=XZ3 z{FJI!_-KJ8WF2QZC`kFE!mJEMq5yuoFp~gFTC2YQljq{9 z|Nql)tl;;SQ61PZamLsPz8EN`RoG)m0(JEgyuowHnGcMy1%?xL-8ELkIptR9G__*4&u9NvK&W*LCv?0sPpZIU@k45cJ%xgALxsIe=gACo}R&{Eu~@mPcf25-j5CZ@N075hbFaS_qRj;aA z0qVMYs<+S0dDBT`N@O4srbr6AT_NbZe~Fg@n6v=D-}&!=Xv_c&(SR8g0AK^_fKDQ9 zZ8FIT&)`LPI*(3vzyUwf+GhiggiOK*h$1`y!Hq3_05{w1Z!7?z`js*iq=Bi7OIQl2 z*xK55T%0keeLH1}U_o~66urS(J2w?-BN2%KErfvp0Hy$HWB~5n%zN+boLSchWC1>u z0a_Nh!uMkCIa=E%yGP47oWXOzIZq(E1iv3`_g`){l7s~Q_sIWGKKaP$&0}`|{Q;7H z^71n)|I{}I|4vrshjV{_|a-~*A4so>eXdgZ^ypr z$bHwDn-BIH^cfoNd{2&%tC^Y2mFDPkbTafZG(5Vk%-RomZAZPa{iFS@H|o}Ub{@Ul zkB{E1KlkgnM<0u?IiBwKzi+A(Wf>35>6n5oR&uQcklsf{`{nn1=Q*&0baz;_t`Y?XQuX?;$6#ZkL4BJ`ec)7C5=rIB3ySo_`l zyoTORcBfU&o9*Xj^!I03Pu1}{!2;Lb2Pn*bsFjE(2cYh!(i&v#>iNA!GkqKV7*M+* zgGWX&4Z5NvaTs^!l*K&>=965#zcfXPU|7o))1zxX6)IMWX=l!3ui`ST`P%7s{11Ocj+J1o2jCqF8SMY;P*Ix$H~k3Eti7A!{lny^y%J1I;vyK+vf|WAU3ixY>f6 zVa+f6$;{nePF;Ro6b<*=ef;@fuX^X>{+)VRJ!a5?9VPmPNvNA)T+tQn;XN45BJe5o zoFbKOOEhI2MYD?sUe(G;V0qH8lKCl`&L7GTw$Ky_%~YBQHd<6N%6w9sS?eg3eRE4N z-|8pmX1RK|Z+O&`4syJXH;^a-_S zt>wg-*r=#c&=YK!71v6xc@MK?x7Pgb>>AtF8AO>{NqgSYAm(yLH9e{*;ErG|0QUQW z-<{JR+yrx6Iin63a_mBy!lOSb(!!hJDHOokT))C)KY)19hmEPOP@`%p8ok(ih*j7{ zNI${v8ri?9Thsk#QFL-;+Eg-8XM~QMsZmv7y&o+mxOINCo~thner^lOS{|D2Kd~(S z)w%*Kod9nge3U8kJtZIC4^Q_{V8 zs1-Y#x3$)<49M7~PW2kT)B|&yoyy9?+uKh@aP64tmBkgTMt%DfO_x+v4+}S4#{Jsb zIrXIAlsw##m~uqsxwph#i>5=hRyBr+CMo^Q%gWHq&gRHd)gYLggI4jp_n6qVO+R0|#7l7ZM39+6qArCO@1gM} zOIm={ z92Am$3gkqm{ed4Ej7n{kHQ+Wbb(yLa`yd8Sl1G7w${TDJ)ctSPWZagf5e;e44O%6a zR=}p)>M1xIa+XQ#)GSpPd05w|(av&><|iN6j4yMbTl3atH0CUP} z%iE=m;Lw}qxE+6HYyHY2cgyaXnaY*r-RVXBbalsktfcO1CbiEMGYcIRdQ)VG_p8kw z$oSudL+m;}vClhES@Xe$2HQx9#9BAm^09Ny!YPlQMxSZ)@>Ev*jD0Z0B~`Qt-S4S& zQy4o5@n&G%%zk3OXPcGt@~I{zRoF0PCz3T-6ip!zw>a0Zb#&7QIGTy*CFXP4s4*9w zy8HAKmxjIuZpL&WQZ`4Zk$k7TsCKS zM>l;c163%G;+}wkAJ((v&q4>FfR?s&^rijUX=SE{E9H$3z=01|v`f!k2Vjt1=$OhO z@1Yzkq!R*a!doAsdS<_oehc7n6UN7zzg>w@d$xVe_D-~@B z!4YK!{*B@3OnmN@^)7{Kd>SH-&aMzy)U)ltX6ieeanke zIdHLUQo(a2G9j_RfMq!qRbxvUwF*@hvliv$du2U$y!8np7cgS$qJ1zG>sTBZ;#-)w zyF>`m%xC9XR`)8RIEl7ZFI>30UxfG8Y=x0w%y1{8kA3x4PU3`dm<}MT8VE(TRdFGW zu?s@G4uXxkHqvf=)Ux?gCksvDjSR+P`?rP=2U$ap^)1QcG))k$S zmaW)Ck`_Ont?I(F~iETS|mGVm@Ms?=+ly*O3a@qP|;5 zr7Kcqhk6^hyWa^4~SqhG3duw~_p)-VuIJfm0P zNG)#OHKSJL;+CmvWRvflVo6h<_-5HU#j;o_mAo_U=bb}ac_;tLZmtaDWJ{JWz_Cqo zVJfQ+Uv-vsh+MDT=5=?QTP3@DS(Hy&8mmIJl@^s^M~@8tvX#v$+kVbWek|9EX*1-j zh|}ijWy#7En{07YBB4A!o0##8_?7w z;??xclFeV|n&7BZRhUICP>rKZ=ZaKfu0$3|C11PH8_&+>&}QW{b6!0gh&w|wBbPsF zl@8CIonN5n*FY zVuU3q+Qr5KE96=B%kGo7LfJ?Bx+XK)v_>hn7_Ht_VMV>6fZcC|>${FyQE0WDW?B_a zY=mvR5Z&YrKvYkk9M?KEca0DJ=0^R~OzWbGO;3C$iwEM5f7DCpjN!bDXs|1Wx(&~* zff+W&5`1|BCat*qLOSoKvyBkF;y52T8l7rRlUjv}YO2(jn>peyA1h6s8k>%$C5<5L z7ufL5)yiw>; zd*TQ@Yh5Y}gM)d^UH81k=N4et?eW9j4+T`>ex0siRb@P|D2m5BwKJNZ-^>21J|!fc3#Uv<92e>3HO!O5AHs4@cU-EYHYM7FcV z;vDBol8JLL4@rI@x2fhwOBr(;Kn+7V*X{Z7ua)J%d4a*xDjRV|I; zMi)iYuIHVwv_MO7EkhrVI}R+ry>{ChL)4VReJ|a$arN7?`VH!B@HZJ00tnspo_U;Y z;I=!|4$_OIgGg9cC9orpP0@OEjVo2*U|k}t_r~L&^f+%a?x->h^96i_z+aE5<<*F- zThr*|GFMjk$kzMg@hp0t-U(P)I#?_W#npe0#e6>ED()b;=&TtDxcy0Z>%H-B2CPre z(|m&DUt{>?-vv$@b-`c9B}@W`G9|w2J@I(@0)H_PlZ$&Dsuw?FDRz&yiAoX+zM{Dk4dF`=G{f*Ud&&=Rj39U2uXGw3@XS ze-BZWYk3~L4T?BsOFxOcrmCi22|fcFda>P>OyL@>)x&9^b0v=AwI>u&G!^|d_kd4Q zLlMi3buo0hwa2F~<-D*fKhJU^9C&5Jg!Jpf{UCCN3T?Jy44q?Z zGFz(QIOG4~(|4Qv5=_E)<~WbWW6b~7OevaR)_e0w`KDlocNmo`ugJIWaQMeFJ`9Ei z7&?`G&{7MWXXAFVfC=MW6|S)R9O>f*t1fTFaJ@>H;63Y%fh^zRm3OX1;3el^S|V<5 zpj!-QI`)|c&pgGIf>M|<2u9~BS8r#AMdzpi!mRe|8jXQi8&I8xA(?FYnd$aJiWxbM5ug12%uG)ae-;fIy%N68Yf7ERDEA-0aYqyii{w}UfG@2(Gl({Q za&lFOU^6e|>DK)E^yzVCD$J0UITQ~roeVsrsE|kn#!_?gt$T#cCJf20>`Y!x^ty9u zPY3msI(PLD?o%=tFCefSE(W22 zEy<$BACTIxubB?Y1iXAqp8v4H|71a{x9r%X^>f3u2{Q?s*q|FWX~4vLQzS$)QR#+M z9mQuIk$We+D1+MDLS(7nNnk)^eBt^JdJ-u85&OmPXkl9PS5CMl^Et1B4|O6n%|Oxh`WE#$!4dbY|KrT3N(8CfQ=o-uGakh7dd zD)%#X*n7p^9$x=*7NWg8%jcSm#&uumtBDQ<pq#> z-BQ7nU|9hHUqqCO>JuX=#o=OA!rAZUMJDI4dQ4;o3_vcHnJwEBiDRc7B2kk4`Bkx2l=YIiQ$G z((Hq4q((vOpSa7Z);s!=Ov3n9B*8{PE}<-`BNk)EIbz>KzY2rPY>W8TS9`QK9Aa6n zwclGHmyVDz*HZCuF$LsUPc^`u!X zw>s$uY*c$hP$-*}6e`8pDW9elNo}QLs!5yK)^ucYl$}Hb+(_c%Il3E*jOT!p}oU}2UVi9qr&1(h|)Asq~r0txHP#uqiHDbI< z3P4cwmQlcTqZ(k(ALq5pBuZ+LFWVC&6O_kEjEOyj(k~MqNaCL_nF=@a;URkTJAZS? z98r4F`D*EvyyC%7CgGP6pCM36PsSXQ7Q|tzNu2Dn^$i(dRKj*Bz2$pr5$%8=WI&|g z>SrXK?6VacG}10l1%fzcfuJZ*idvFyp#r4azi&R5FVH+GeE4Q9<}eIaa@Iu1lOtc}Af7eiN2?~u&D-T)&&HZ(Z~U>3s@^W| zHd^#%!a<~CCyAD;9g%8PYEE7p84dhPvgoUj8%>FRB$rIgAEQkXfZv6|A<22(2;3GQQ z`;sw~l&Od%=*giFcO4CLUHg=hKQuI3UvcA-tUI+&Y^6-3Hy0X!hcX$R;gl zG3<$5Q8lJ^;WC!;X)~X`{)9>&@?ylU<}|cH#;6Ak5|NX=dn zWHbdp&0HBNV5R@~opm?tM||(KfBN~{{eYA;Sz#&eK`F3gaM6l12C?RZaeGK$ynA*L zz%nFyFO!r`dk~ARXqP~5xfp*}n11OAo<3D%&8^rc%)}+hq|?$GgSn_<>Q~C3>7M>G zZ-1H77QEY(h0=%xYyxK8iLozKlErhbA}|rNwDm9fZtj;N(OROd)Z$5_hwe#iOM(#t znarz4&CR!W`MtSFxCBV?QaJ*3-0K)2LXs!-SO{|cm?I7k1edGz%z1mQ_#A`>70X2f z1(_lpT86>^rp1Loi_>hY!CR%}t7gwmZZVj^gA#;y8d*Eo8QiFtGM|9K=< z`TUJf1HVsaH`k?a-~#F{T9{m0p{E`OCDfA01mZDq`3DKp@F?&$|7CiTadMFc5_CEV zR<~7XV(dIhKm_~xyx|}g=W)Lh?D3a48y=HcmO6Fw-}ppZhhGOMeFOJrPED;2M97%Z zM4cv=pdg)agG~f1ZBGOE-HL|do!lEQ0+fOEn#d>&S~^VJ$QS{ZP|tQRytg_#uhX+$ z_W%qoTE$;=QaK5j_P)XYkZ#8G zJ9FxiKjDvNemUKBTQs`o!pI5qqyWYsrPRPy923KiPH{k|85ds6<}~>ZLKBD@$U`z_ z66~}AG|_b_ z!k1ablR;{#{D%JYR0UeW2$KhsWSG38L9heoOz{}q1E(gsUr?%ma6zC$?chmbQp4hF zsf!kLkBx}>eqd}MonWEb6HHE;E5ztVEJHCF%<)&pD5(wqIUWr*EXBQ}#0c;Z9E^69 zp2#pjDbdF{cPc+OV zAFCaST~WscoSp_!QXtY1j{R2ilc_hU{E6l;Dh42cPb{saimoJF4z{8NF{K;!2K&$b z@yxu+kx?jRo?0)gYEzPD>^YHl409OIgz6SS&FO5D3teL@dP}M>?HLI(&eBWc3=gj7 zF((@e)$7;I!*j)2(TA4uJqjDJlGc(sX<0A{(y}d^h<;OUcJX&I5nw+I&S+BZNl`S) zBWcJ_C7N@Hb7&br4qwtk{+j70e*f^!Vy^xAR5`awh{!}9avKfgIw-eo#^-_ETf1}x z|IgSx8LV}|7&|!D{i)m_6B+nrz=c`60`;WT%r)cnTf3tMG%n?NNhBdXq%!iXY=mUzWQ1{QLyFuM+d?K_*%U*Oy;*DqnUH{Bv_$wF>d7Uwix}OAC$gElX8&(t>lmBsv^pqs zNvKQ;rp}Rp7RI6L%vJsWR!5i{V{a`qYGhv?G;|UK5y`-$e?t_|{@H8e*(Vb0nU#7t zDacSzH+g4J2#mB6&a)xgHS51JUeRg-0#{^{sHWh-9=0UbM2M%CB+r8m`|GJ5w8iFv zWPw?PPN+`^F<|O#fd7i$i2m^Tr9q^ac_7n9@}Qf6hjB3^Qb4_^kJ-?{v) zK7di0f{W4E(nA_RB?ymjMbctn9-lG%MjyGi($ZT=NO51rZq>3+ie zrd^a!T5Nj@rQVSOV$^EZF5;^q4CzCt9O?I#->ZYgQ3glQ#fDK?DiP(HlS#Nk>&P2p zG;;sPFCms4`d@GL*72?E#sorh@dG6&i78c986m280EG?R@8f0T?~=!JAi(4j08c=$ zzeWgCq?Hr>Q?TW3=UOb0$XSg)!{FhQ3A1AIp|q$2>tlG9s6CuwcR*jQ970Hf4E_~) ziL+_)5(d18qJ44@VbPCzwH4N{x%!TA_#NYPTYml;F07UJH{Jm+qDmR_w4y8}_WEG_ ze{TE*@Q+rvH|_*;wPTUX8`C~`6AU7>glB^!qpd!~!7C$wHT?SR$wQRrGPNzp;aagJ z)5!)QVHh0gcv0jphkw7l6;pNy3ZhbrL@11VP6`4_4;BMR!3QIMMg02hqeMOjEn3cz ziBQ&{!=Do)T1@tnwUioyc0^^gH6zn+$htqHN&A|kaN$P3 z4!#saCb$Sts;OClOcF5;AG13Ithl$`!ywN|*lDC7m{Q3YLFb;>Eij?~4q--L zzweu!6OxL_V^XariinTJTw;o**;vs5Os}Iq-OqxGf`a5fq}K4cqH$}|(8>Az9RvZ~ zcX~hLc54|b1*1+AIkqVJ&yi&Sjggu=KY-By482~yS9T*i#hQ0lA+6@g^Nm zU%eac&2Dqj`ClIT^4=+<+u!sny*jr}Fk*eO>&(;44z}gn)8jF%yv6EZ zlOGw=BFp3utCL^1KQ+I{(-|i8`U^lc>){l5-g* zC;<5$hCNtm@maw9`t>H8%d%_bNy}=|2Nukcfuu$ViVp|Z02#B!iEgEzv-`0;vk83D z6AkW37>mTCvXZwP-boi*_uUxI{*% zTm3ZWGx3)gUCBkGdrQMoEFuI2Oth37-yweLI!cdd&@agmo8sA*|LIE_{?}K^u7;CM zum#X_q{yX`9<+K$%&a0*R9ru3*Rnq{#PM33R~wyFL(Zp`ojeT`9C=bwn2U#6bbNgR zwKnV54#pHYzg$tS!QMb|UkEM;F)UDUJ@dJie%;Tmux<(=Ry#fRImn>Yst9C9?Ht4u zYPV|4KI_Q5NeZBXJrMuy6++MGZ|BQWhmf_T_1v@21h z0w!vi_;86sr?;z9usOF9))`y@9{77rw9YvX^Bl4GBb`984`Rrv)!3XgSfFS??nK7stBLLI}D50C6^7;=h3?Me%-f^ zp4!eEot!{s@>vOvDchKukZ~bq#`P;!q>)8Bu{1MSl{NsLIW4BSXe!6ep z4y#Mo)vev^&wXdYkNvfW>C|ukbKt}l-ZHWzq(VHXS%d<23Oe=XTz=#Z9rYLR+q-z` zu_sOWpF=0%{BXf>QVT-AFdp_#fitHX0`cI_Se*PfS0 z>DzhfEzWr!;VT`L6<-h$Y)_?5o!G;KDbtjvSjYLJ=^RGY+Sj%pJLJu5#y7k)qcv5dmVyM#H z%7q+koqxfy=bJk=x?C+bLg$pGpkum8N=?h$npAaBaNSwJe==I{;>l7n+S0l+MnPq( z?JBJ@UM)fpan*;Px;j+*Eaq=cz8+;#n((G18Ca#~DaQ~trc?Cx03Qx-kN2mgKUx!! zTzapbV@vurI_w&0c>-dyw$U`luMIEMD3s~gB#y&Ra9@?RfUPCSlX0>Xt2O!dbB3JM zY8Cx~Kle2bX|>-v3^i(_=_W4$dycQ+3ejLPFDpOo`3#!Re1c%38-$~PKpm~OB`zI1 zFO9FWoo?e!PwkB^M6nE`y3Z6yQ$^H#1nQzOG5X8VAm+|>J>BZUL;js$|2XGvnY}hv ziZC{dj^5V~+s_?j!toI}n_R&GPC`5FZ(OX+XW1@%&FW77cX|7y&UEGr4wKhdnF2!+ z43Z&uj!;qpgjm01kH=OlXbjq-gXSi8ikZSu7pndsJB_=ea<_`{}-y%cJn*ghiCd>+S;M7=O73l zEwYq6R;!o6qxX%LZWoW+<6x1b#HQ>{W*cd~YNQ*lF-(Y~R_HG^x_M`$vxz~++8+5m zfPq?xsJ`$3&ugWA-fz%i)BBFyBt14|Q6@nRFpjptstgGQ;BZPJ*=@nLaNwG`b^JsT zh1hTwGEB+)L`7|fPT$>G1*o)^`qXmImiD6R~>d6cIM`7%m;>{*l9Y?Y9f^1 zaNbC{%jN_fHUW(*O{)WHYC_ha<(1@9AsnlzYBa-^d9&T$JLDd#aG65pSXP}6Bt6h3 zKFQPpV_cWTLxz?>F0K;+%v>Q}%~U?rH6MPATI!zw)4Czr7XxZ)lSyza&=J#qG4PX6iUrB|GuODYj<1A?S=D- zkzo^WIE3w1Fx*}#v0~N*1=WFatlvHC=2H6hl6~OCmmcVI5(^TXH$o0mvP@wR0<{~~ z-?NrWA1{!&sv$4IyaMUEi|(LWstM?TC^f6JKTNzBJsr2H0ZpBc!slpjf9+j`)xnf5 z4Bc}>kDuB)r?rJE8CJWdmMNd0Zh@|>%`}3$gqV=U{aK4`v6qlgq zVio!u*^OfO%A#2asZeONSZph7M-HdGLx~wmqisLw87V|m6Yv0uWf_CL(Zy7bg)tk# z$AbRmX+j)jFMeH^q>{5{Zz8x<43`M5n9mVDD5{HUKJw>(KAhi2fW9^vCOM~xQ>>1T z{uN|Rnj|-on+uz3^6&8JLgV&o>h?fhW+?AOHF9rx7yN|Y+|WjM6#s~$ibeZ~k1*BD zb*bxfhf{sXZ@J`>o~te=@%P@QjSU@EI5{ae`9#_t7x1p`M5?xgT<~w>PU-ob5F1Ts zTyF5ZSU$t<;jtRl-zZ-wxEU1w)7SD=2#fV|t?!ZMxV2Q2@`*dC;3kLJ4;uV5pEOcd zVrmSGuraiYe`&pgZ5y_$`#Nh%MmYT9e_1t2efza3{Or~{DC%FOg+RMkdLkhDxfUM* zn~m=DTB^-`AItzGzcYE?ztDcuk{N<>8h`4h`ld--@Rz9I?rW?au)M1QGCR=|2@M*sYQ`Rz3vDWTQI~1cnTi&H zf+5L&@N&S&wmOCWy^xj$nS4?^Tt}Jy&*GvjV8M+ajirHKZwxMT-eg84eUNlO zbMt{-33le@ZSewrktjHEQxWIkMr-Hv)$u60xKWlF-+3u$;K(q}H+pX#kpg;Oi5>X0 zEjB*qv|APWsBo_xm~YB_9~sL>2j$NSux9b_Pwm^5xLemuwK4R|4@!gia>x#R8f0DF z-f({%)xGlEQEkP15>h&vmoew4Hd!*44^6{evwEW$jCmtoILlwV;`8gDH;>Y>jPKz2 zlfsm-$xnuqDrAUab*ko9fKjiM=Eb{78MuDpY?yp!`CmDmNZl;Y%Fr)kSbj3*bZdcl-@C8Y`d@#Mch9su(QFwuRil}ok(oYvGyhw49F$G4Jxm}hzbDQ| zo}~h7?V)C966Tw;tXb_^<%7p{$NYC9o~7gO^|L-~1^JtvOZ`T>agC$3v_)BxbAj#4 zQ+SXF5>k%8r2q3s7Rz+quQayXnEs70Es~RuW?pb~NTdqh((g_(JBO=sqe)%pR|BR{ z=xgx!O29yVqAJ;3wuQ^aW=>CV>QrWnDp#rL(ce@vR5DtA%5&AZO6xS^V+`rSy)ZfVS6Ok30LupFEp) zbnibp&LRKh7q^)oV(%~de>_@?`T^##-I>>3(|Cst!|i_Z6+Zajq-V!%ouZ=NTdUzH zJ!x)!u01=!2JJT1;}0*cjgnak>x%E@zxy*6U~a?UsyKNC(^Ok{I@`~D0dG|aaV1CUf*=nP`g#VP!Dm~_hCRXz^`{MiQ=@e}4m9SCM66FQ`n4PU0^Ec3P-LE^| zyIWm+$N$vxS<~_BNBJFK0_IE?KZVD-nyYVIS#N+4ML6f0^XWV2iF~U8Dc_{&eswNG zWFfe;v*$T+H1H90aKb^J3iq4b4PqX{Wz65Lbt@rIaMrsI8<@kN@m%hMf zP5u9_j0}*;QY(8?5Sf75cRu8y-rU`V+v^L58&=*+9w_c_+4*z(iATqqdT$B{CvPFPUXZruHD>$P+9!}H2TdPf7c*>MsZJ~94`ip zJTJAhf9s!LG`5~~&%$dY7U~pe5|)0A*j_fEuI8hVQiOPl|9rN8yTW$1+lscp^{5-D zOd>BeRLitYOa3H@w~7bKfgRN ztp0zFCarn7)RXlwjz%Fn{yNyE=jZu<^z1ovvv`FJBK18YF<02Xd{h}OrIKO+rn~-} zrT(6=+rI52!}4Owt<5USLiNq|UvPiDU&>G4x`Sa+!k%v;k5JrFK%(F}n6;=17H+ZX zl|^>F__@D$d#3gX>m~g_@^E|#?J@%{%40z7G)uEu7idw4Kk3~^yl&~~W|VQ?Q4W~$ zOK!nu#%A(ED>#4R)DV1{Y(3>!5194mM7jf7{9Aw zYT03EvTKv=&#G!uq4kK5yI$?j-SQvj7|yR#(yIgiM7%TkRfaHz4Gvz*MK=NJ0^0*8 zzo?z1fCI(!hjGr#clU6pj0GC3Y8a-3h35>p@yg-6zJ!>E5kTFsFJ!&xXIqa?R7a}h z&9az10^}f(crLkB3W)QxPp%8c7+1l~hdqAo!M>;5n|`z&hMH%F zU~My`u1cY}UJq|9ZWQIO>BLV|TL-h1WYcfi)Ls$UXBQ%$;VN?GeH#N#>*su}n=J5I zx%*W^B{me1IUc7U!|rOukQL0PLRr2SjitNsoloJht zd~tZ7in*UehzA}XRFUvMR_>hB2;9#|O22d7+!8_Qg<^sogtfpEeezBI8Ooc}NJAM2 zTP=u-f6Fu|GjHTD8L3b|camxJZB6DB=HR1r1!-szyAcS3t38rzfiHr+ZxXlpzZ3hM zQlPgwAfugZjK7(r_bIvfoq^rh6ig5(;DK)n7AfWoTwzlkmgo28jWaf-}!%s zRq#${6wBfqkrt420q5-?i6@#9(~IGSaP61pp-jY%p>*U~aFXNPX>#C{<&h{704+{; zzs;^$zWbV!5BI3raJZuA5}T1>f)EAY6$_y!W9}D)S%i{_rvH#3eD`_pdp?GakTnn) zYbhK|T!u-6HE-*+4(ar}7~bapKD{G)H5o|A*n$$tu^u4LA~-AA04_h-OP_!BC-wYY zYnWP3VoBsADF|3Gi8+jMh`U6d6K7)SKhGXcf_icvJgz7e47G|rq)c#~<9fLOV_H*S44*%Npll(QgUrRl4;`eJI~9Rp60Z9 zF(;HMXzb@KDHB|W7(^znmPf6AGB)>T4SKK>wh&H9ra&^@n2Q8y5*w3Dh>g92 zi_}6h5$bquMaPiR%a}wuVHlLTv5{lXr{v_%#^(}H271QCfTz$NY1g^^?~m;So*(;4KVmV^MQ3PK`b$s*_~ zt$0NV=-{%`@rA8iD8 zIuX*Nd*Yq(TOX-uK zNv7e}6pN^Y~N!IjvKn=$Ilxu!nol z#-#C?$^}UxF;aVr!tQbwi6k>dgc^wyE6y0K(VH(}Auh&^cuGZKi=0w&VJ>6P@`vznoPaeI&koAohH2ZV~CMU%n8Kq>~dm4kabDG7YksN zHg#f62tf504hGS?M{G+bI9TQnS6Cc2C@-ux~tCeIm3TX))f+-hffAxKYP#||YuF^4OSVR-% z$yiP_0DU49MBW1StQTSXwEJk#APQPZD50bZOA^Imi!A_=(;l*i=lXupZL-L;o=LbZ zYB>}q$yDGtOD^sr{2zbGkIqHiB$N;i%wY#B{z_xfNJh(-z{qWb(LQSyqIkn>mc!)`lK9utXI&%GD}415JKIDXNX(w4z@r4G2Vrp6{B_SIiB?au6 z4opSsTS}r%T%}GUp~n{|ut5VPp#-P{vyv#Tg8F)ccXuL|GLWFuQan1LCSC6!CXiVV zJbOg^ztf?-u^0!@X-UvaiOX`=&`M0=-wZckzSYg?tnx+@|)#yqmHpHM1BIuBn8378#kOUcVsS;*u?H0;ON^k4h|s7F*01 zUxCD^4TcZ9IV6g5JB>|lA2K8W9p@18pL%%)Gl8~@3P?u+0rq;r({At~KIL;#c3h=s zX=`$f4uYA7ypVoM(=PBCA*cpL*C1fY4nS#9&m0PC)dV(go?=$^!oe3T$+gmYFotB; z^2BF}v)V`-dkS#Nsu>bT= zX_BICR+>S4f^Fwkz}s-{2$DqcH=anSJR0Imo$jdgH24NqR&o-=C}7}2!S(lI>Yz9~ zqzAgEw6!Q9a2>1rQ+zjeD{)B^T&Jv2bo)N)Edd=!2arXyaBxwjP=h8q<6}!NGd?Zq zSvWc?mF%*TN>*9PB`alTvXW(1RP`5D)_Z1OP%r12+I*e^jn2#RBD(l2^Y^O61b&*#@nn%m(pq zx4TW?CrNPAXjTjs+syy2lz#w-4G9qu0GL1l05#amIZ|D%=2ZZ};puofzfRK$b;1UM zi}>KFf-Q`dmrya{psKsC-X*aA&p-mUuyagDCX{L&Y#h@-rLnH#v_fwCj)!Z-$xd-i z2G`uM8mNt23b+Uk2%!J~%mC5M0o*%Sc5B<(WF;7oz=T$A7dAFqB+}i}x7}-9%hiz^ z!79)wc@5u>z3g_&OU?&jAL9Gpa{gHa#Nt#7l!G&okQQ&!{maoWH|gJ||Nz!~Lfx=+k=j zA6k9kjtWPY?xz(ZM~fVWrvIreB#hRi)Ck?olmr^@8tLzB26uV@(J)Dnn|>yO@wn*BxufVdD+QfvDP}34keFKMKzDF~N;XK5AF!wFZ$TpGUg;XJkVcmyybq&&g+!c}Fwqw=l|; zuXPY;Ss1vp&t@EevHkB;9Zn2=ATygAr^K{s8pU(xRGIR8rS$~~1(?dl<`a@4f>T}VsPYGwy|nGG>id6t z-J^i`-na&+#C#yE7ZdI=D>)n31887Vch?5MLtk0jGAFt1aM_#IV2?N4YsV{~esk?Y z#(UNW?y}p@$^2P$qBOB{WLgMxfs<>;6}7ALpK()p{x9*&L+I0w{uYy@b%>m&_UNhd zTbubyVYYG!n!L-63{<{|?lPCh=hg4_bmna4oqB^w$XEAm3eC?hY`pttj);V?$S^>Dk;177$I-glMmA-IEQ353a0t z#RXH@_wbVvsp$r7kg3&C2oVzAyO)Kxc-_7Q8>b_0aeCb&1h9g@tDLSPZZ!GueqJwZjRxzW;HIMn$ynrh5Kh(XXwtwS0l+#^>yx(T@_lpsuebWOV@Gi|uha=p zD?hW-YtaC?0oXu%>5gQ9-HobDG~qqtoQtFo8?8@VpQZ(MYi04Yw7>T#{s8wiN&c4> z+B@HVpK|N)Vle5Md!8swOH zZrQHPPoMs`TJM6Sp+iDAFvTE34(wS-LqOH5M`*U?|J6F2&OOg>kG@gXrz zg)km_QWI04I?MsQ%3e9l9(a11tFMMCxhuJuL_hUstaaTzD?~}A zSz9%vbyc-_9dXMwwKKkwovNnR^Kx&#y(M!9DEPZL$<8UHXzyxs?Wa#)@`6B>dPY~3 zJBYG*FK^PR^1GCo%vBc415C_GFexQ0VA_8cxhd z>7uUr?tb;26}$d-J!neHiN?aV-)!l?HQP35Xb{;$CaP}Ry?23!m2N>=>OI%qgGjB< zBzTPa*GGiaqty~Vw{8DIzw-AXL(dcwT8wGSRD68YwE^-6x{Gc}{?D#5^M_PX_>;_a zu6R&up5xfo*bJtY+8#|_c$2?c$!GtYolo}E?Z*95Hn+j9TqsQxsi&F-La>KdEd(w# z+Yu}Q+uP^e)jOZcLgz^Ry%4-<+QP(?u4%L{fKKDVdGI7$u+OIr_Dy+_zqov@^oh%w zVHTO+RK5f#)8%(HMSJ!e$)NGK6chKggm5pydjx^%M!v!Qy3u7Gy}yC=Zfa+@uYX=_ zl~2#~#|MpTR5Q&}=b<&xUT7?&R<}F8wz@Z~a)Z$uaQT|Krl1OVe&!kp5#_gi|5EYw z$&%^kyST77Q;P|YjIS6!+IkRXY_@OD#OUyItKCtqV5bJZw1h#&ck4Vj-XQktDo+1a zCB}&1z{@w{CeUKQ4`T*so31uDQ?YIFUvdYup*Q3F-lD)znJ$$;_0@56)h+-us=UilUq^`jQYNYnxDs*Lib-RK%-%=X-P_Gxao zl`;~T==4ytugBMHp-QCxhoR)pbPK(D{4ri6wIn|No^I>%sky#&+sO>GN=iNow@dOC~&^=<>rL&Ao`1E(Kod%B3$SHvz;G$ z(++Er{5E{mMe?hV3>CiGovqk&ue|JFu5wek2qX2q;_X*q$zHU<_QynZvuCGVjDWm; zotSAdt0v8g?nKmkMJiSk?A4NIjaucamg8%?_e1q6?S8nulCQbq6u;pjtGb6)K~N?w z?J%bJF?%AsrOhGo_c|DU&U&G0m4Y-Dl|6V(!DG+}YM)O^J)afS&RoFIp4uRdeF zUbik4RsYL!Yow{(1{MhXC^Q5ay267|cB_Kh-=(;!_ft^JWt!$tSz)0;hJ&zowJ^X{ z>DJPJJvGYym+Q6=>(vy5vs(OS|8G%S3%-8B{k5mHy0X#`8~%+51lmso;$Cw@tkWq? zur^z}<6rWsb>3k-H3q-w)|86NxuZ!Dja349PJvuU&=Lx-#zK_)dv_44l{>0gjf$sx z7@F~6ndvX17_tV)v$h-2jTBPhIDdCzJcS-4D?Q*3iAAasn=ljqHM4EDyQZZo5Dv$E>=+N+jvugPWC4`WiJZc? zb2h%y3Q;Ckrn3-@4~zih@5_c$G)5txva8eYrZabKNLL-t`5Ua!?#s$eG3-41_M_f~ zjhIt=Ry7r!Y-`X$I*T}ZhPmHfFB%iQAq*NZVxrtGJuotR!7wNhEa4;IC%45dWR&mKp%=jxmqk1@E)43#FyWO>zuQUe_G@rsuUxyY|$zkv5 zRc;Qqx=^aH@0PU8H~fw>ak_@c2Np$|5V~}Fk%){fzC$m%yhSzYBlqr~n?LQ)&*NqO zyDHT^LyfsrBTU_J7WOzF8*ZrQ3{RuWv#XRI$zH3g zG*ZU9`Y_Q@Wtpc`8K=gfXw3JSu5hO@#fNYUI>sMZ;@DpjY$(pnt&#|54SeOoaMY9B zSXEX6rZd2HpA}WfZX*=RdzO-Um{ortdkhZmSUaoW8`bi%g*b2uc&=8%JlegsP=4Q@PuFXh$-Oo$Ug!uQ-lrF0( z2jbPZcc=rm{2g}mwp%Oz?z%YV9Jfz$hkc5*pF3V%@oN3BGo?b6zVwz|8eCatXZU}{ zHJsdj!LXlkhmY=EH(fvb90+N6h-VIsI$Y7&QlHOxDq*;>+LPhRTyG<4#P(}Djh$|{ zY;Lr2{y5|M%Z*LuoOLkzcm~2v5qza4R#VGu8TmfFT|*e}_T*{S6w-w=3R5gT+OXl` z+QI{NCvNR$t3dUB7PeM)ReoeIWaiJWV zxy{06ENk;`dSrztdAR&6@+RxNLey7{p|iEs@43)jZ#oD#XXoc;dvJFz=;E%5loNF4 z-Z|+IL$6-&O;Uzf8k3iLG}po9)wQP;Vp=*c^pi4jiKKGlayMfpdBd^|X8N{f(VfDk zwWS-6H)@~VGcT^t^71ltoGL%ABO8*>+BH(6PYKZ$Jow(8P4WzvaB!N@{PU%o$s=?9 zrYz~vD1=y|0>qXZ`EyDY+;|(2*FD#$M@bWu%I0Qz3`>IA?mjy%W^U)2g1rXzg%8QX z_vcgh$x{q8DL-5GNDD|i#^*nZ4ry0YVRUCLbZ2D#Jd?gKaHDKqDPYoSCd~1-x}Qqm zbj95%$1j=nVUo4GPB%k z&z|wC=OejGW=;8*sz4ul_*tqP_~tI5@Pe)Bizh15ctM)WBOJl?Wxc%RGWaz)ALgn~ zp2|>=yefTFbhzQitOcD-0B_pa*x=<85)KEK8eS^bCv|d@xvcyVG-vRpuP6>)d8HKQ z&tc;2rFO5uI(z6;!|=L0H+yLbR9DlWuYFIJN{qJHR5{a}%F;6QFSEBCWBK$yG-_?Q z5xKA4VvO}1PJlrPbvM?=af+&f*lz19_uHg%!K>lq?T?s>-s8RiATr4x-1p@uFT>(B zaR6^9k)>NDFL4!49#-8Di}3YQf`M1OKS4?>7JR-tf7{H#ap<}Er~g|nAAfEVzu-+= ziTs*QL2X{ftkrrMHxb~m)9ie6e1y}lezUPiVnd=3Y$i3!wyez*e_~)Y^5)hQmfE(H z>r&XI6C@7z@&(czeu`K-7FZ}0N=(zQR=`{eSvJg~>eOo?F?Km6Gd>UIy!7&0I*_Vw zfJ1bEzn-%ABDra-S%`|P0PvAp7+ndbX4C*QIM!EWco08%c2*l#+9qgHJc~04V(wwo zHSEvGlZt9cXY2SoTL;yXC4cNBy(5M#aIr${3o02K+LU^K65t-raG2o`)st*~=5%E9 z7n>p?n*Vu}7b&B9ik|o=9H0DtC7YMH zeG7D*`L6k6x4MlT)>wDUrdmR~yfG;+hw!L<3i!X$GLd;o0~Z z7Q3X^Mwh&NncQ_BHm-ypu|!gRP$k;IHLZzZZ7J-8@2^#pQRAe-qI&|L(LlvRTv0(F z41)}1R8SBf{xJN__XaXI$MF;3HYG!4n2w}H$bzBMv|yl}HCP}(K>WK;=NIF*pUQfY zFt``4BAhknL#9RRj0G20kk>D4377hndHH_)UPgR&dXHty0hnrRzSo%@M?6#Fa#Bt*8m9 z9wT!w2M8{VMYYe*s>*}WW3Fc#UAz==DY?`-I#q_DGB|N1kj!{7Gl1#!OuN-O1jRjg zdFN3qxcHGg%5p8zER`yW6;wC9&J>{nMFPKF(p$3;(MeG+R!LAc#$hpzu|&d_A@YZd&y9+I$kkO2`BDM`Z;!Rd94 zuxTPzX)TIeT$cdn6e%+Ffhm+;7PJ8cfhd%QE|p142jF&zSGV02k*Z1RX3*xG8YH#zJkTvjizTR3n}V`_n@LdUd4bNhLVe7% z3ud6|G_`Y%3JSr98gL-KvTz@{kK7AsO6M196$U_N3JLp%ru9IP)l?PPJDJbTm$~O? zWOhsuqFX54q!`$VaA5;ITU<7qY<2aLMlE^Ht``Z$TVG3zgMHi6~)8*;4{k8w0pz zCBDl#uiC2rzC?s~Hq$HyRT{B9K{|R!1D$G&Zbgjp${aWgWhBGWiI8f*)C{gT5@|J1 z#A!iN80mre5-%@vG@Ji9Ps5wWTRO*R;zK=?Lyx2u3b;J62jK$odP7n3Bz;IF z&^oDwA&2E!E1fnVMVyM}#G?g2&iykDk=)>ENiWojD>4;%niCJloP#c}^34AF8;{D* z^X8^8D>rJiT?m8Ia&4zzk0D!(C=z&$#X%k+#H2;(-r9Cg^v)-jCO1%1pHpppU<0(5 zDIP0IQbJhPl+-f*?k+nHcdWYhJ1OzAztWNZ%;X<;bJ3{v-mBY$(V=?NSm%#GZRwL$NUf%Y&u zne1esq(w;)!pu$>rK1R_$gz!D2Z(nM0`y0&L0<w1`+L z+-=Ksu=pU1X20yybymE8h~wgll-M|Go0(o&1GC+;Z|xER0+#)o|0Yx{n6*laL=wRY zx+Z>I>nr}B+^sHA*uVb=mJ8Uc8UO!dSKf^`tghx3FG9^Dvrqv+#ZrL-AuN1NXSDcs zuTAex8PIf2FtQO)6G)}3%vm7^)mSPyy9*!AwxdsA0rU3nMvIFE*tB9=X1S4qk*Y*& zSjL;h(#68!JmE!A`?vP_bHshR9Zki1OC%DJoPjn~Bqz5J2dY~vLjV(T_Wa#EY2faA zn2QQkgqZJ{L4jk0gz8+bss|b3EJ0g0{rXba2c^!55csR)Y8AaGjt$D2-3I~RxbO~q zdK*J8rI+`0r3_AT{Zkf1GH1i8<`G6=)~@%E_;>eOaqZvBSaX8*2$Ho00@0X~c+FNE z!B@NPt-sC8?b~wQmsoKbDgXkH!~%?tgaBN5;%0RRf7oRC-oDH|p5Hz_SD(6}hHizv zmSzOb${Aofsn=Sm7D)!Sk89(-{?OOfs0`=LpGpx@-f4*qx9czxN-B3syqKH?Ua`H~ ztn9{>dT&hOLoCx4;t4x1RG6@(wLm$>r3?b`N@qLu7}-JTOhE?+s6HZ~(a2UoQ}GFq z5HY*^4fyX(6|*!1Fzf|HEJ~ydeZK*-7=#aWhn4PI72Ul4^sis-YyXe6htTjOEfA$` zKxDLQtCCk#aS)FWTL9)=e<`~3>oa)P9okt^{B?E?nOa`&>8 z+2SDYqD4>|RBDmPgj(ug!oW0vcDy#maaQ-|G~J`V=s%@5Y_DPpF{%_pa0Uk^V-Z1+ z!B8J%6ELyQ-h!N7v7k_33|d7|qKUn77DyC481onD-dp|9eTzh_$0f{LByy1i+#zg6 zGyUSh8>lMG>?}&bG4D%L^sX^XB|suJ(T5=gsA!0*q?SVb5|*2WO1VFoL_vd)2!_#% zcvlLbqK9E)otVa=G`5W^6Iic@2utK0ug zm1oJvB$5yyJmuCHY6Go|CLt0jq;usC)dhcrTqCAz5G*(5$59Mo!NgOA1yNF@cf%KRR zd6P$Nwf1B)42eUaR8G%808@mKvP_4q!U_(dW+BTivb2aK7vWDtIaC4{$Lyt!`g|(H z0f7wjynPS7mlyLDD~qPkj73^P6s0=G z1kOZ=TWeg*GcxguA9G2-Qo_rv`YyPsbK&l3*NRdRWIPZo7Hn`*^Z(mEp+B5J2t2ce9I?`;AU&@JWU-1%6XD~_)ZPY);gitRl5*Y>b|@b%*(r4mCz z1f^J1u~R@xN;#G>C~q$W9AZ^{*DTGj!9p#L;xP!s%bnJVG;`3^gL%L9^dt}c0Ld92 zecE*J^H>U$Ah?R=AmZk_VhJnC@@Agrf8<5cOy!-XVgSUx0u2eaA!(EtYUn76%R|Ay z*(bVug86=-{JS{@L> zB;Cw8f(TldJX99DCwa3Ux*K<0@CuX_lAtcC*JGp?VjU_7S+!i<@-HjdWzRs*At%w;_e)pE-O(#w{Pi@Q zM(h-5s1~LinW}W4iVR=_?DDzF8Fo@k!RAv8D}gJCFvAXDZen+^ ziv4n%;y|6|D{R%oK@ks(B5D#aUJG6e^6Iu;Qvnz$6htx5f*vX%RWw*upo2xmW&rx8 zr`mw6ZB7KqIi+}IXFVMUi;YDN+objIb1lF;4hfmdd7a=Bio4Qqqahg-@QG^-$}>RK zyY91KcAH>P4FQQml@vAwIjA|$;1bwd8;61OJGFBzA|({wm|7yJ1DNDUBrcdx1z9CJ znLodW(|Y)-d+6CH;wmO+fT}lLT;PR)ASgV|t`;H&09in$zvC_vK5l_xLD*Q6j-!g4 z)>nq2LQIP>h{Qm$UC!Bg^o_DXbW9OaSRF7M7tK|aX|ASAzl)Sxw%!>cmy66*V(>WL zIs;PWnyQ%tNKpzYbj$VIwLKPGXT?s{t%nha+*Po;-(g)+nuCo{v~QM$ zn2H!i1@i!H!9XeB2yrN8$C>3aS8)ZBmPtcXtKwYXAw=UqY%fy764s~V&;9up`KrZK zYS|^WUQ5L`6KD|@!D%tQ-ML~SORP}}v(i?d2+T>ET0M1(Db(q$bNihs7W8i7VbgX~ zKv)=BSeU3<%9c!P0Xsf>pCZ2j#37HxcN&sYt!BLv7f`GqYwYX(f&22t(sD%s z;elCuBuLoKse=Vq3aLcfI9;%eVRFmR3phYQjCgPjrd%|kV=j-~lEhOd!p?p=?`Or3 zY8BK-HCz;eP$!56G7>I#K{4!)Ud%RNi;&eoMILf$vXGTZsxoXv_g!8Vk{I*cu$K#O zx3n87FT4?F3sr_s5!P!tM&B&t7mXOCWde6U`<@fv1eb_wa@FYmKgRy&r&2Zgnr0c0 zfgukV(V#J*rFiKX2p)i)ZFZ}`AmvbLReAXP!t?~#^N2kN<2L>YB2=p2+!UjJRJuuY{z;)Eq$ zA-P0kS^<1IZ)3}s60yxmV17THb<-Bq;UiF%9w54zNFoO2&QX(cb&J~2#Rc4KA9-_m>yrmU*E^MV5Qjt}tW~?b&Ont0LEMv7wC8otu z2Bl5}p&N_v8fm)PGnkVYIKB)%j_j~vDJJ6>3ywjSid@mK0jpXSq~gic7_9wH4v|WG zi@~5)VZY}Oz>OIKS>__gwPH^Wyi|sz%w&}hTzwWKB6+dUpcG25Vhp_63m2XxU*}2! zwIZb!#e*Kx8cioy$(&Zs&$bYk*R20}9*Xh~Yw`V4w>9-z<8WB2VW^M56@f*u1A4_O zh5I??HRf#us7gJdYgiS>NuVM%hbTztpkfw+Vqj`=m0hNkRdSEE78t0Q-8qEFoF}1p zYWaudHB07*G+0DJV~P(53KSzYQiuZQDVM8)^F6E&d`iNkl@2^=E<%tixT1z(x+fx} zAmGVVVoUCnfm2Cp8P{W21)-uN#gh&NINt`X24LRq^={3YlR{YBiK&+l6_yw=4f9OS zED3sD=H8<8^r@uty$C89)QzSqK}jk=7^E2TT-_FVb+e|YOy8A*kAYI&a!(qNJ3(iw z#u*e{w=8`si7`imrz_61cz6&b!ODpMRS*yZ00aOtQv)^tP;XStC?Eio=l^itwhquE z5ax5ml#Cqn$sZ+x0DIeDQX92x8P3JIhQK!|5*#rulMq~f3FC}7(gS2b3m7LbPsP^ zvg|k-l*@KI9vm%VHBw96%ky0rVyHPh30+%bd z0fKF68%ArzOleyFB=2>-W!u4GSxJSIDF6TH|0P+BJ0n8<=%-I_&AvI%hpNx&9~^x_ zk8r+v<%2$*hko?hhc9pS(Mz%4_hson@k^^ui+}3qOLKqZ>1gD7{|^22hrhWxe(3`~ zbU&9_m5KKK&2Q%FmAoHvXtQzWDQRT+>A$p@ZRW|>KigknfN~ojQOuEdKpe2AKTDf5;t8&4-R7GjnGFm9( zTIi&LX_+gK#bU5E;aC8vpI25;8uQLUO*@|&M@t< z46&0b&Z-dR`X<`qur5W5Z1XLCeW*>iq>KTMimXLd3#sbnY8!Bq)i%&h%Fw>EGV-x; zGnu&VI(tj5FGpxuKWy>^56n2E)zmCxl3*06>YbUmC9jswiTxJNn)NvTu=L`ZL>ATScIH;#y6v|&$Q8q1v{QhG*wG0i8l0kq!_X5zJd7TD<+KdIusQ!XEKY&^3$*&jDB znU!5KRX{H_of4K#1(1s4$$r&y3ARtypRKriztcg5Y)Daz*jUCJXj1n&FSKHQ&e7Y)Vwyh`F`9@M!PMn@bSEI;^nOC zn>XLem-EkTq;)11#Ku8&S=%haG={o8Ri7_tue@ZX@Fb_36jE%H5b>xw zQ`528+%78CUzw#>?v;^ei)bFD&5< zvz*2}8H%mSs}biC1^7(UE7yR^b&;EqSL{zxXWW`}ss2YFp?oniQ=6VgV4VrSQ z8x>lMG-hi1Z*=H#Jf^iebh3qtQUZVt3k2SENaZ2yGnMHse2CD zbRj`&HPmH+#x=si(wi{pNv3Qir|##mW;B_P#I|{K4SgyHqKvnPC(Q*<@Zm~QHe_PW z+M6&bP{!t)cd8XL2A$`0FauMBS6uVOTjdmkYR%fPHRfS1coX|tT#zXfp?%e#+=$nu z&*Hr$k#uS-OJUA*Ck>L@n=I;>qG~6&e5IM4qDx#Qf9~e5W<8#v*kJET6&3`odTJe_ zDe1OM5w4AuGBj)8x&Gaw*lVOtvwX|VEPJMO2yIU_<}S|OzB_3tW<3Y^^w-6Ai81nf zpoOuC@qyJNc{8V~*gsQRW*m80dYXK%cf5{x!N2lvG?h>9>-1GQJ87jqdNi-b_q2)! zOO2g=jq-@w1U^Y;O)5*}P^o@_B}27egO@d%z&1tO-_Gi7vD_scC+3;sw+$S4@{8e zva!_LRJpTHzJT5SvRK9rHMiV8stk=@lU4UOs+`Sh`rWyPm1%hyNkt#cs+&Sxif>B@SEAH z>F4SJTu<1?}4WL@86zdm`5u;`B#f6*-N<;F2( zSm{PK5gQ2+c7TahKM{Pp5UUpQtL0_a#vlK4@cQ>32Tzf9>;&a*yCR}%v4X8>BpT46 zE*=C1uz6>9CE#pnv&;HATk}%03pSHesqR=j(9{gJu%U%3vHk*OtO~*$`|0uWQ}ObX z|BuUl)vsj7|A!vTpW22y)-rahV-?(*dZg`!5u*iPy848#U-w>)yFNxMO@i;Ulw@24 z7oz(YhMfrrpPYJd`i2(~3a(3VQFwVj*`~jxXYEUW4xd7U?yUQaalV|Tm*&m7bA`>> zb1U4218%i90>i!-un|+wHZi~HEa@A>Xm^!W%Z*GU7xr{DTW!Zz_UApjxJnBg`-A)T z?fz<}UTIo2{1WXD#fzEoccjf;k3Azh%S`p2g86UaarxJ4ZqNQDQe5oBZHlY-V-X-u zq@t~MHw6EeKM@Ew$9i3MDd*q;U40YiA$qC|CBhOdEifC~ldy?4r?x!9=iHZe(FnYV z7@*&(uho8LeOq;~4fvI7o;(P-ZojC8iabWTqI>u)pa&wiPtQ?1se4jj$-{)5C0Lk1i$^eE`A)mzhS@pdg}Vu>M_BC zB{v?Qqp@3XCIH{(eL$hU=bT%bE-U2s;9vS#ai$Y7id2KiPSs&!vMC-Y`WuXpiy`oX>V^_-QP043t{vO z+N4?qVYt9EYTX&6e~pVY(p~f~b{MLS09vq5t-@xTH;-K^PYd(J{&_V-P1`}h-tUPG=yj89YMQ%5_NDwYw~7kb(R$+WZ5;1m z1A615kb&*j`GMd5A_bQ}l1o25c%G^;nu$TxZ(n5y%TTTL)3&=~J1}^U1Rwv98%N)_ zpX?@zH+$+ztMS#I5GVQd!;vP7AkMS6%5m0LpR7Mg*=Cd%lhB`b7PYiafW7z%ahj`+ z-OXZDah$aqyixvw;c&i&U(yUB_jgi>iK(k|bgqt9pI2U`>93z<|AgRlI{`&}4xnA2 zZ#kkUn5}=8h1AtbTT9u_o&W2xw?R_sCQS(U-IzE}P`)9EGV9hOG$Z`-fZjIrP`*7Q zZzFxPq;4_kj$#5_Q7BkER#Wp)z7C^%li`Ywvo(XE?E8K9Um1O#sh;N32qkZ{rWm@` zuH0sb{nOY?am_t1WNcr87Wj@>Fy>ao)mERyAXRtOFSb?Aq-RF>)oyGD^Z)b4J<1y z=1leVJ>b#fYC_w(cpKt)F*?U(9y?nbgGrvvB4ZK%kESiKne8He5q$}>- zJG#S4w;(-gtp?nbHboCBnjbM&V_FsXjND0uR;%qF^7W86h)jwm5rth<@$XgC2FV|I z{LqJQWy?S3DrRv!0y?k$PlkFzL{e)bPEwS6_&pTnD(UVPa@n|!MX|mggAJ3}CfAZf6 zxWbduO4B?wk6eG=|TPiPJ>U{cGY#kUEH}p~|KE)F@qI1g3`i=P24)$5be+VYQ7S@*C z=;Q1DKG=k%WA7W^=cBMyuc`koe_xFY05uHHTpscxXIPPJI08DF4B$I!J-LU0QG5Gcyi$qi0JI*8@qp8vxf@h`92I7*U(#e^xnfF=^Xi2 z?(|f)3}e#SRZVw-^LLH%vAF~2<8(|CSz^kXReev|t_^+1%YO{eR9 zvz15p_IxkVCpQCsb5q3M-Ty;}$*0f3%x(ANz<;vjEpHv#1ATxsgWr=+_}-Z7v7bpg zjMBblZ9|Wyxh?g{->(x>n0{igxu4Y4V&9OF=9XG|`M4f0^iX`c{5`Fbxe^rC2pkoW z6=%KbeL7mI_|_(uMPmZ(k%hfW48@ujTkRi&Ql|)Lbhtyslo#F;=#OvkUN1jY`+bAU zd*jdga^%nT=jHK){;nmgis}Q9zwKQqzF??6=zFfqEoLjm_(J?Y;?Lwy<2$8a^#y0K z_V!$CcU|UR;t${$-|kPqgiw=oI>h(FUMP&4AJdr9Z{+0V^ncl}Kg}T%=k(INvk&{x zJ39QvKE{5vzxYQfebV)uwPy~Uo5;px<74OK((+Su?WF+P<`!6v#am|3pSb&ho`g91 zGAHtZgcuG%fW$7%TL8Z$_JB82LDQ7H1F1c1iM#f;D!F7^7NPj%9WNnw5XZvOc&+qs zxO(SEw)y7|-SR)=L;m0Hm7jc8KEp%0h6H*(iflc2Td+5Pu`g+yz}Ylr=J;==#FqL{ z?&9S%S$FUsT&6WkzMD6?D6q|cSr#ConULN0pHPm~|9F_F+&uHYBRnWdKW&TwekEN8 zgYONHHs-UNgLu3*P@9ZZSTbgtKL@GZp=;r}XyEts8GyHSCEk!#HHOw-Aqnk%mCsVU zwSubD8#nMY`vtJd;Tx)Zt-b}s`34zc^eeo5!Jzki?>C_@5le^*vtF;<;DhoP-uCy=%w!P z-f>y3O=HJoy27$Zzo#y}WwOKm_0{g^e@_Ls&-q}^{3TrH2QKMlgS8rFc!S!3ljr4$ z`K`U4`5dr_D#!ln^kR525zj($*KVt@Qp6W+{i>W3!QPwTz2hElN#pVAq^NqFYTLO6Z&rvvG5CZMc-VW6_+yB zMGP{L&z?>_F|FME-FhF(_GoY2w|}xEe{CpsoJQ`qTdkFQ_{JAI8*+f3YboFD*f!`h zpML&>7M`2ovbsI13$*X@9fdZO6W{*WX=(vp{A(@QXaWAOMU#K^b5{`q#E6&RPTw2A z57FCG@Llp7Ge^Fdn=8$~(?0*QqJJ|}&m{Wu11nH8|Fsv7gs&aT>K#TQyqhS=-fp3s zQS5l{7#Z#Hn@-~9{xrhbxiic6&6MC-*URI{%h1Pod-k6H;}nsl7?)v8{v|Oc@K1vK zzqp`(66$6qbvH|WsiJ^GG4eGIVWF;W4||0ze6K>Z5N21e@0pjKk9quh6787H1f#oC z8)7JZIeg)?;$AF+PiICw!iM12b^oqLZ8&nhlJsXMQ}_Mfy2I$5y*(A}$;ou_rh2ih z{*lBKTknHf69fDuRHxMd(;BI2>K#No3rM7_DBOdbR(YoIKz&_E*#BOq6=KVn|B@7+ zy>;%;V_M;n;!sMpWoXCIkP$c%mJmp}trk!N;geTV6PC(Pd7&6}8my@xdQ(9I*c7Aj zlvO$d-tAjd`SGc8a=!R(W+z{ZGi6Jm1u%L)O-Yh*-rEJ7II9X>8A-t+#r zGtaYf;m=+B0FjZ)|fND|2ToA=Jyk80kr>Ut13ZDR$y6qI2NjR;+t{#Lx!Y6Hd zc?vj~n&|$(jKl=BP$$BxQ3$QA=w_@X;0~SIQ*e{S7$7Uf=fwcg5SkT*0E&=AN(0x> zC|%_oNjTGmB2K{;IU&{b0`@@w3^2qB-qhU*<-+f4%4f(wzBT=mECTAR2qAV<8ID%r)tyHA=xnYuphX2y!b-g*(wK5UXojWnm6t z5Lj4*v8jl-1jkEeQO;Cb3I~OqfPpb{-bh43LjD9cY?VwZOHxmk%Cc0IrKu@P zWmzh|Q5se`DWr@W?t@7Z`q$0Ke4XSfI$b?0!opd zgGPqtw5dQ1TQ0zo806AaWl%vVS0srLMA^!uo~Vcu?a?g3MLv@k=eRH)3r?17K0=X~ zP|(Dc2XM=$k=P*+Q*;#WI8pLX4~_OwQ}GbuV)#-63rJ#iq1rQ2(DQyn$(|wy?Ww6` zh5-*K74sNu6qXo=H7vo6H9W%oR5ATL`9FTF*i&PY#sw(JvC?7{q`+dLAu13?xZ^xF^F|MFZYMjQvE!yTe}zs99<8mm1etn#HL3-G^Y@&E8E4&cp#Z!0Yo zU&qCqN{Ifll2~ZyYj2g4xJN?m!YO%sGjm$wpuhvsYpaS2;u?!6a=;DqB4_N8!}7(& zZ)}}W(gjQsjGcE^4}-(z2t33tf@fEm&)o|*$kGcra7Cxln>k#ilEjhFD-=dph=9j4 z60s$Y`6S0`W>kiv7$j9_&@73x78ebTM0iC?f0A3q^ukObOgtHPcW4wnbQ72bbjD+=(A#n*!f6u`#s-k)9Ig&b0_y zB)E!=fvb3LM&=5VZ$~pON|tCzDTva43n34OfEH9W;@PZMuNm`R$D|CDbdba%k>bS} zxHH7@`?Yl;DRIJV)wIA!H)yagHI@{htTE;%T7Xh?rhHbIBs{td zIC1*`!ZC-kmSKrF2WB2sy`;q@RtbAMF1vT~Vhga$?PCN7Q!-VqCuWtFd+{xw4K?=0 z;Z0cdc3p+M6+y89*&=iyqKhZeP^UW}4*{e&_Y!f_B9eTq!(;JQoE#)A!xY_wFocCK z_Cm<$`1SBAlKM>;XEMuHok1#i9Bmya29jd#l#s&F&M@J&s#@Wsn;D2w%_d;B7)mJc zmp6#d9JlFTxo0n#J;k`mS^)wRPhu#sb9rqf>?l28RFzv^6Zh_ZrWA#VFwiod0GNp= zmePz8ayGr~9V;tbTT|E!CKp2lqwPV1?@EwIg@s87Y1f|D9V;hvkj*iLQf&}Xb)qXj z`@t@sj{6Rkb*`@qeMDtLgvemawM>Z&0)bL_Y|p_ZD!X5|dqJhQA`ZZchL(=*MJ%pJ zqL_&y&kjZ5%{=Rz9E=stwT^%xj0xVT$7yKyecZW_h6x8_(uwE!VQDk&Z)@h?rUrplJtZ)=ZS) zP)o?BPRoBwE}%s))l?pduq^^ug;4#!y;fe~nLSqe{>L7No zAVx~9C~ykPh?8{%}|v@WGk_iIE&tJz`|7=QpkstP%NH1Sjt7>=t0GqQI0Ub)+3uEVWcJeNeDN zm8rh6R|lL$yK1STv|{0aoKIYZ2a$xq6ogNvUA?*CFPk)pWJJNbr^- zuQ9#^@FF}ubsO#@GQ-S?M3@tU%_i0bT1hd291)@l9x)c9*s`f3CY2(|sT5Jbw{^|( zhAbiqiVB|N8^W6q?RTX@MIg?s#yZZVgcE{ETlm}nmF>1S`X<$@N~I8sYs z1-6Rt#Bflr3UcL)%$s~#Q4wHbDgXu~v*J`H#bSCsRdXxwhFveW2BJEc{0*v2WJgx# zMPP)zVk+)ii6%~ki z1Ph)~(v}dUAXu2y-G^s1s_01Nypol4e!oC{>3q9 z8kreoqd za4(rGWl*b8(xe1ERAe=nTCKF8akQ6Xi^xMkH;Tz=En}h*B)wuPXr~gvA{0SbhHCFA z#sb{gv*xeGAFs%%;%dwuT40&6Zm@~Xg0&3L<3XeKA6gv;*^qpk}(xHGO z27MU4!D=!;jac(QT1500SipmC_TBmNcFtZ778w>l?Yn=5 zFi>PFrZf-bT%qB97tinR*u5mUo713#l(ZO$ujEY7g247xUVa>!aY1+Ped-xl?pImw zYn1*cZ({TaPar-aEVNi+R*JK8;K!`50zPov|7QJJaq8#l$tjKjaXBO|pv_XYqAd|? zT2Vy2$36$v+RU81%stHiIkCE&m7RZAs>jglxDqs)=(w6i?)B&fA; z#H$=wYloM)itJ&PZx?BXjOs+U6=$NNqlxDYt7&k8j^g}$zNeZ{E>%|Mq#$&tg3^(> ztsqDGt#dCNjZ+{Ny7KfwMV!VV>M*@V5R5OCp+=!2VNNlKVoO{~7n3xd-I$SL3I7mZ%|stpRrqNDqX? z78A^nF`8M!n>qsWhqLiLZBG?pva$w-^-!5gNh-H0B&V4X4kRERk4;_?t>Ma2a}o_n zF&Z&A4sQ`ui#nnc@B=-!{$=-dp5VQh=E0&J6+8y_QQ@K(tb|8{PoLSX_4wVfrS!PT zsnGky!)fb-UH~aD<89WJ2L?nfst&l_pKSebVzyzX73pb+j3BKefJVsYIj|HdumYnO z9gTowVWrIJIWSOBvP5!Y@U#qYu~B;l z5HFDuBr#pY5REMU(4c-05CZ@N05e1bH2_dwRIMn%0OggF7s-NxwQSyprEC;@d+yoWdbJG@k2tww(R&=x~p^@Y9_cWopuOJ z(^@(=)Uz?QK!_&*!vFvx15h+}0PcQc+rd8z8)PfBC6X2b*r;sJ4xDYGsQ9lITGwCZ zJ=`0}Z3Q+g*4m{y#>3>Q|onBRTYbG=GNl>-xt>-+es)oYkdM=M8%O z>E0f<>E5W&htlYVfA-{~k3RHytH=KHxp8wSGjiuBa&uE?vVLQG^U{%We|UfE-8yy0 zUOP|xJDsaZk81wL&bR04)|dXDujkNL|7zBEUaBBDcxo<68lrP)nEs5V(Di&+c@+VK*pHu(kQSwf0c9>&H zpk`)DFD}SCQVGE!n)mA&kd+@H|wrRUljn`&l#PhRS9;89S{5#?eBq zlRDfSb)Jpz6y_EIS}D=RWc0_Wv&{VRzIk$$OY&-*`r7V|_ss9x{&u!X@XSc>v^1ZF zy<{tx;LN(yQdEe{cB7>u8* z@IsBSPReO11!P?^Hy1_ZkXaN(>U;LKha0NKz%D+XM0RQi5o_tLxRG?;m~;M#v{@%( zYrUOYy(eO8F`XHmzl*O2Rh-w6xD{Z zWDZY5p39(uh4_uj8O)PrATUCQ8{_%Ra;sL%5<82xWb+?jt+dgc{Kq%eK+?Sl7Ufsr8~Z z!#?RW2DtOdta%>QqgsHgewym$<%`u8G0{#v&;+amjUWm9#TtB2=1d8Ka&2Cd(M+vw zvvGvbMfiR$Bu1e_d~A9i@;k@QTfHt_mf`h8X*}_h#0sOxjJvJYBq46Z$CR;A?aAZ? z)^S$VulYzzn~7rn(fkYsKY5Nx0Agvs#V1sBQ!@6_V(ega8dRsmJ#o*FMoBmPZTbz* znkYob3P;Rh_nBI2LFY1JdQrqqHnokj!)`O1&)YgQE9A1%z@jk*?amg~Y-*IOv9-3d zB0E_yPbQF|eXq?*LcxAJX1r&TMGSf7J7dosOJ0k?m1;;xu1&Gup~h#A**%`#(N$43 z(6+F#E3U`p>=}zC(1sR}DZ!oYi4ulQ)O&H#gi;#Hv-zQJ2PZapc$--cu!5p953G~! zS}n$QnKzxhaf%%2zJB5{+4mE!n3{Ih+=8;fgPthyrT=C^RbSm2&}_v%Rq6$7)&4MeE1|(>2Kx^(tH7vtpyf z{Qhi?FI-@dyTmiI3(i0)tGX*E&#}$MG*IG{lvZAX*Ha-xJ?l1}Hle^$lZi_Ao9qHJ zO%*lH?;(8Kb_m{@sv@*u*9U35yk-Xx)OMcMw0X3>GLACUv9g1Ied&Jg=VA?$P0%jO zoo%)c@_s*3Z<4&S-6VgiX2SEk-PwAWH~pdsT46Q8$smc{z^AVh(;}H zg_R~-c107lP%N;u21+}8+?NsUMr!8A`0nHJQe(PMksr7}Z&_s=e28|J1Cf>L{$36% zKQ5Pg3H@AZX6=j!cb6&d{>YZMe3fFh`5tgW1#E}8pNtx>j8IOCPIkuf#uY}Ps@gBERMbpAnPyAzR%5O4h?#BH zJzK(pM@f;oesu$aU(-wlt-QI0duikFZCKi_UsHO@4r^9D4F%4$4WXLg6*ZwnIvf=7 z&s|m%QanXLt2|@`Z#Vgs)n@Wnql$v#bu`Ph@uSehX0yP$Mzx-u=iq>~(^TxAJoTbv zJa6=sHd5XZI53_yv#!^gzb^Y*GMQBOA`==+kaKb zX#}s#^C6P`ffX?J-rjj3<9}xLHeq9vvQ*n9soE)Sg51)bUO}(BGV3)6SKjJ6zPu#} zY-(%sv`jrpT$eaj+~uk0)USSRHf#5c;{L&3#n07x{MT=|`+V0g|4jl|Y7y*B(a#v8 zatluXR^ytDkS(GP&0SWB+MJu@Otnh6c`p6(pDENU8s^j^$z{d9)_5E_54alg;yz%e zA#^_smJp4SOPdLSw7(nh8eCOWFBS)&%&eBpo2KZ$bXSmo=68({=1&!iomgrBCo4Wm zit3Al&MsR^#cp*Fmtfzw-{Zzm2bMG=osh|8Yiffg7=srDDmrULtDx_oAdI4zG_lCXa z^^q{MnfY(BgI%q*tG7VCEpr%B#&%I%RBi*$wK7jFFoZnjs%whb?y-YV9vpB?yy}cp z?ZwBKl(}E12@PbCeR8np4UrCBp0vF@_l(E@?ip+hANJhW=Via%1h@bELR{wJDbq+t zPASvnC+UO>g`uNp8oX){ji*8VIH_oZ+E}h*VAUe>6bb6Tph7<_7s=i zm_^6H`_&WjsKme2rAWj18o!_DkgJ}Q=Br5+j~;}g1xrd4QHc3N>-f(6y5^7L zD0%eJ+6Qjyw6>vZX>ngQyA;)Yt;vi2K9Xgb;X1%1Ys_QI#IbJ~)tN(0bi#1vyPYu7 z<|Kk!st$0Yi=2hudu$mw2A(tZVCQ`vOC^QBlrQci^&r-~ZwijM?oIFeosRtT!fC7b z8wYnA zcpJTIDLk&8Y6=Y|kCt?=TzAdUk?>%Z?aSLk3va9bI`i6!W4c-15z9wpGtRNL`dT8| z7b?TjJH0mtw1*1M9QGRbYd+HqZ1jVdD1d@`xkS3Zf$~YeOGr@x-Rje!8&ZR=Z%ykmFWgg z`8*5yZw!}>79kE45Z{rvvy$EQqI{q0Sly?03vmkMr*(E!p$k83=aVh+?AYqN%e&Hi zUv;SlE+&d-^Vnf8dmBI-^Bj4fTcc=B++F^t4W-tv_O;8i{++>^<%(<2%?C#A;jpQ! zHS6A&FFR9s8Ex24lHetV!dophril8gdHt(?#o(gn7QQC?-e0*6pf0}IADZ7djKiz` zC>gQoq^tTj+i`AFgMDi?B}D4{dxcdu(XAA6z=OMQ%JsjM`%Jaq)tOyWV_Eloc5kKl_#H;$zZ% z+mG!ga20|orCw^QL3(m1!zJDDX@;-&Q|Qg`+wSQ1OvHXxZEl`jd)BJN^GP!zO~s*% zYD-^{oA^>gd3*I3^0B_3Jv(Qr*S+(rjy!Mfj+g#)m;bq8tNKphb(uAI>SJbQ<6>va z(7~g5yopmo;yGENI@|Nl(L~}=p|5!Emu+*{th~!nm)J2yd2Hn6!T%6hM&YL!n{O|i z$ymXBZ+{#k*n$MO@Y{?&nf33m_B)Ts*3Hdpm2T|6mf$E1NA2S8M7u_tGu@#vKNR=& zmu_$7Z+Ng~y`H<=IP~b(ye=)TkAjZ2_lIYv)2J=<*1$omom;-}DK>}N>_>(-``?~2 zs{PNH=;0TMU7EkdH$8H3&thWV{gk%r#qnv;q4}>X^wE88@Dmj(_X+v7P0AOU;5%RJ zI0@P?x8PyF_K<)2MS(zfb?ES(1lJM8+86Z_+<|Wpe`dFROzfH7{r|oExy1i`CV??( z4|DTv+2~$B81Gt2!9X^=uc~SLX%mM_V>HMAb0vgcAI<;$`g|@JK9|5M+Ja6LdB$Hh zmt6eL+&V9CO{`nKDI9^qmm1hUI!OYvzuD2=`KCDc*_XU>L0=YrCif{+!xp~$08k%v z=*9c&*ku5U%yd4U2ydXtmEjFL$5j~zM|-&6(zFVXt}eN5#b|r7^ppBMP_14LyQjW$ zomXIdB-L=(G_g}yhD5l`EHDecE9Zsx4X=>6Z}mQA^v%Z_{)gZHUr*U+vv}gyazC)F ziIdg433#|vguH7)U4KE>PTBGBWy6T=aDHH~k*u{bNk91j?)l9FMnz6zscH^YE>Ket zPVt9h3P^NzuMm}GH)Pp~zS4Zf=I zwYvgWQ!Gdc+Km*ahnba~i$jr>C-1f<3Us*} z```BF$B}l-=Y5XeJ4avN?4I59kDJ52dgs|jon{Rk?pmth4Dg2dX%SnA=h%j_Qu#et zxpdTEajO|NoOczY#)h*>_q}imTkiVTP@5?nVA|U-N#R{zW%R#05B@*x)xt;W7ex4V z>gI=X;qPOL{8M9+^1`FWClQ~UX8e!8vH(o?m*}Id^E0MM9s}=E_{SSD6+=kJjax)g6VG8(&nT}bed-boDf@! zMAb#UG>Z-8&p8rP@M=ef=8ulG!s}4QJ&4HHX>?|vlJ-Ve>BUi1@Xhx$Njc7EZ(Tzqo7$oxRpR|5%J%$C{U+Fh^`mDSi z>gUA2{@;C=u;-@rYR27p7I#yZ~Se>*jXJv$!DhTBx;lg?OE6^sC_7PPw zE!dVS7Tsep*6>a-bp&ehSo}Zn7P1&lQubwnlF)-j(gh|go*_VDATAb;N85St4{+;x zl1#o@EGL1%Gh1n@%sJM8Z1FV_Ah+-?;%|RrFbeoia`pwaq8h<04QNFVDf0LB7zjlY z6=EEpTH@9f;(DFjxg1qwkCzf0FeLpu?+~2DcV5fN_@`bRJQr}iDv+sQS$Ztv*xFMv z4KIQUT1pjdUH9OsYrlKtJzjXUfB(0DngjjUCmrG3zOjdM<{|-}Qy2p+y^TsL21yaV zlL;v*C!@zGD2!XMm+?$lYMlcHHS4TQF+^uzV?7K1ll0*UN-4J#vox3`3Lwx$JyuGH z<&Y2^;`Y(6T+|E)mL(TqstH0_kFA2|TE#jyuZkEW=e^T=1k4eQq-AB&l+{xs1^~uY znF^wnxM~TyqAX_Qg1|fq=yghwxh)fizXi890UJQc$-lGqEGBHwc$H{vgbHnHx2@Hx zFkL4hG9T#UDF5cm%6T+sG)iWitiTiu^q@mGnhPdY2ZR_PrabBj_dQj{;R3Tpc5vqkVKjef3k zg!Z`C0LW{suuRiLQV9x~E=0n}nTJ|Mi1|?k4t^hf8RH;0s8ZoIh7?c6iKh?&rZU*) zph=r=J5oKD<#x~nwyL){^f%T6q^eH+xGbt%bia?X5W+QX>L}ROva5Kgl?Va^bKL=% zgH)q0E+d7uVyZdNHsu8Zt!ZTu@}^))f&+NR&Hxb!Rfm!qgYU$4h1>P5EO0zQ0bmeR zY{YlBRwyC|SO;MkPam`1CapAwzDtTE2Lg@IQv|m13_OTbBioRj8Y_<(PiJHtlZ`-y zf)s-c38t8Xs`kuk>`ZjNttbM{YMr-8+E{xx!(#V_QkfzEz9vtx-&$^^q!GI7ihvs7 zNiY(U79uRTXQ2B!VQPOzzk>_Kekpp9sRV#fTR-R!KqYr`Q5ps#3o613+wDL3VHe!f zD+~&$(^*VY*0C7MYZR8QL_{LC7nc?Z^F_}Dhu_OZaf*=Rh$ks60+xU@vJ#=liuv8U zT1Ly!D5J-XMlu@F=>DP_jrl*$x*u${zQkeV#sB|oaS+aD-C250wKrcB^ymTO`TWnN zWiW1-Df3m0lf;M+rC93CrCH0O)3EWsf74 zo0fM^4nw6kGn*de@KgY#p+-UlEC5A#VWvWPy4Iq0IMBgYZ#b%@Tr&RDmK@f6OMgi* ziMN~#{3f+Stm0IHm=Tgu8kl00^a!zc37tSZ-lEzWtX_Hl!$&J1s6s{#2ZPYt320Ci zsKp0r?yy-B7Hn>B?4dtNek3vW;Klq)3xN>QgD!)qD5yY@caq}jx^rctCcP$g`xT$ObL0SV-dDmX-<{4Q@_CL zk$0Zor;_4ihEkKGR3;%9Q44Yg8IQblJGKB>K&HPSC6R!Ib+ehzctbKs<7o5bxpKR? zSQ4-|1uja&QIP!WOX zZ~aaFNrIr!s{@dlZjh3KA&4|bp`4C zOJNq@zqpJz*)M8hIdVR?a0_OQ(tC+VN?I|~(~v@~EYmbdJ>EGVDE_7M=+L@!pFh1D z^m?f=!#+mpMAupDvkZwfP-7WJr6xQSbXIJaZY(m(6@F?h-AdX2!UhgHVLxk(1DTM( z3E0b?xj9e$`C)$YnRg>E0uaz}6*^j{3B`^>g0{qWKWbTTEHnrzsQADb*eNB42N4Vz zP+ReXoR71g+b1G(0nH9PDWZChETDt|H4KRe!1mh2zBpf3hLz~9Sw-Ov%ENsUCjY<&{frnH(fJCjc-r}|~J6|mE znOK=PTp3TVI~U87lNE8~gts=D~63z;~3M7=o$^#QKOS4Be0m5w9 zO$lCP#I%d#z#5E6)rPhOZwBDPA35Lr9g;upMLA6JaVEHm7YwlzO$O9Z2o+jcKeAwA z?+gF?iF@@%n>T;jgeusgQTl2v{ZcdnhJfbQLaa{eEp&U0wkF@B?C&@2+X7qVys9 zGy%0vn#MSkK&&7Y#YSNxZAkF%2}AFUD*CtanHj#F7dPl0N37ekfPqs204J4XM(_(yivmGX*Yqgthv z^M@nJL)cJ^?U7##{TQh=vd+9TA6)D2kJ!veAVXui+ThhgDI_pPQ89rQ8;)#KaWPo= zYxL%CjSBW?RpJDd&MP_cB;}(b$`Bf4IOWD!wII#)n~xh|80$}V93axgK@~Zt0tSP} z;$YP@7eF_3w}kCAORpaj6C+-cC-=6ZDa>%3L^%~AB4nv%bM=PA4d9Xh{y!&-s>R!C zTpbyeiEJ%KMTMkpDHH^U>#;r+t}cHc?HU@m0CR=A@_+6XCRWN{4Y)J@^f3QY-a4MO zU<5^!L2QE%iMY^WCGK^_{<6}PsLx8fk_>Wig zox@5+Clp*-Q;@=9B9^XKhM^@_gh7|ISCXE0hYWH6`+n7x36b49|LN9Tl&{Ny~78oewcr0am6VV z?!%_U1`Av@i({J%zS6BsGo$;_|U(znIeU;g;u)6cuLU_KzU-RqhbPsXCjQBDO<*tFm{G2m;zdm z6!nV6LwhAofr%Ake6t2iIa~H-s4-EVck0GHTy(9&1j)6)!82qn;1m`oWQ0w2_HV8| zOD92!;$C#>*iuX_jjK3Qc&x$)Z{+rEY7a<^jF)yyfjl@BJ%zVkwJBC@-^~Xg-$wRW z9ai=Ni4a+5iOV1wopf+!p;I`uF*8V*<7DM1sER|}dRvsV$ z##rpP(jgg`LTY6yw0Y52t0W|a<#6ENJeCbPk%EnkP! zf?#V(p`O3hhDs*JF+Dd$vlu4ruW{@p0PqkH0{{a6Lqh{F08npa9+W`EbT zfWvN0;WlJXlHAli0KUG(qqbsz1W6FJe^1N500f8xh=u^npaA?5O9!n11Bei@uMO1+ z16~lU-#XR-7>JAbmhcT?nPX*biTFr)Z9lC{DE|AT2XRzMHiRL>p}4dSIt}q46xh*m zju#G;xt+&L*-+cYj zsvoTXrT;$jl%1!)bn}zGjQ;+#(#O7p&9|TVf7bo#yN{oe|GcT8f9OY3ubp4|`Ow{; z9{rb|{A1=fzk2%EdcRpcUw{48uMd{`V4qi?Mce-L?b#Zd{v20#(w)=L(bM(mj(vS~ zEe(c#x0U;!UP#oRzCW}-`es`{ed?=^>ec)D>DBD?FTMJ$w4N;d^R=hG`qQiapZ@i$ zrT<_3w^xRYbZ*9$Qw^d6NHNokxieQ2i9ig~`gD(;qoGc#!TVDoByl0A#x#<1j)_-6 zcf+cSi^5yI-qX#SVzq${7Qsq^w-Jo0)&sIHy|2eGWqVBKQXJaaDr0u_avjShDEupg z*}$|l>s_AS_3BWt9pR98De_jV4pOlRIPdf9-fDaw+xs=_Or(ysD1+?AFH zBFyoNbQ(^`XQ zMd3T%-qS=k2Ayu#OjE-uGWf{QyCQN!JW9}9y`%89x~A=^`g*dpQDse4e|almyOwdW z?Nxghr+28l17Ga6W~$OvY~sY4)@qBs4riV*c^=qimD(5Gs#@TjIZivzorO5<97gCj ztyFpLtW&m6pwzP8+X`azg^TU|*M`_;_Wm%nd&lTy6|F+Ys%lfbp^XcW^Y4Gc>XLC) z&c(gu(mm^{l;AT?SYn@}FJvzH+=Zg9J|=k{?OiIjdyv)EW;j=*A~tPIRJ6Lfd~HOo z`_fUcr*98~SvM;S-n*;IzK|mKBlr{of7k5-6a30sNty6r9Xu%QcFSs{+bQ5%(W71m zm0F8}Aap9+sTRT*wcoR@f#R(woHjZx-M;1ZnqaQn?}Gu`0#&2RnyZ?t#ValOT~(yP z?6iX4ZHqQMuAp_b-Pp$2MmMGg1<*m)uoM3*J;8;w2TA^mB2=!X&%AEA?P^jr0@@3F z!M3tR!_qGnZ`nxTsuD8F;i_R4)#fW$GYsUgdCvCf+KMo%-YD zDA-Z8h6e`jc~`Lp3bog2b_^QB>l9ppKTDcmT-03~uS$8w_vTZ^ki%XXSLa`CaIu%Z zg56JxpvJnQzL_C?jBOS8kEpm?vjxOuOB`Ue(wbc-9EN24Q#_T2{*`OnDhnmJr0^>| z7E$-~R2}nsOzrmeS49+I1u5+gs%ZPK{DQU%=`B^R)KR{=_W$3sTDhxjdW=BAoV(%M zLtdXt>;AvCLr3RZR#U#r;p>fy>Vzo%vEQ{0-&(2#xc7bvY976r^VBuy8E=6 zGH$ycp0xYz;2T!OL|+z0eNkN1|0%ucU9U3x3aRd|D~{eq?6v2@yBFEMAbra_^vwIa zkTsI3U?Mg7K}F~;q0kK;3m~g5r_Fy$x8!>KojQgNjOCow@NW0;>LJdMeWtP zt8L}|3Lg7*K3lcDyYgYG9L_O?o{a8q_^yS@@d*~%9H^D1@O6MiGNijxE^6JcP);F9izo6x;q_t2m~_nSj9Oy zJs}-@P+J`_r*fBGm14cGyUDw1tI@^~?IOkt@FAw#kEIK4ie=L=Q!Ial??d6>>Lq-u z44AKSuKhkJhRml7L6?|f-Su(>V_DS=!uUJ<{DDH8e|rk|Je3=|pAF_agTr5i$#c<%bMjw?Phs4SMuBxYUy7|ARatq% zj5GyRD#0*{nC>n(ch-x%Q>vQCHActb=2%VTYnP8~Pby8n4ta4*8Co3ZRq+tOK`G?* zcV%l%^2j3o(fm^Yf4ujae_pMMnftdoFd}Vh$v2cqZf0lUAF{)b(w3ms#dG^s!SAwg z`HmzMkhou26KMP?fg+6 zUOb~4g$mjgidqJ%M3yBdVZw}k|7I6A(OsojcsB|J0iCPl99QFhi;OU%U6|pgjhBDU z7u$Ag)w%T4b+rC5+TNg)_orRCts8w^H&!fb>we98H&n4|dBC1IQ?Dh4AHN5u?QnJ{ z@|ovrx8l&4uH6jBK6il}xE`nB5Obd7v5LFwB>fXrWW}LNWxE58V+0{#uEH`_8&Ke0 z_ga4^T=AGK@$r3*XT3u;+jb@#z5UN|zsg!R@kBGC*9<;rsZi;Hx6j~MW`wdB`sBNy z=F0gApJscDK=Zb%#fng5@7xX?`R%U9L;Qw?;{#~MPd;C<43wGW8IilS&{fy7($&$k z^yg`G3a`}dW%o@p4zCCw9mDbdRkZ`-Quqsg+7}-NUq92`qo2^wbn5B#cB_Qp>84DM zp74HS1gqCMs>r$gHucjUsH{reG0xZkJ1&^JR*AJ=o zc~8CysQz&^rkKFhzSD|A<(UBt0lCD@bZUAxo!VYagLlSeZ4{)tCWE;Czwu_!Ei&IM z22E(>UjBKJ||gstX02d2B(!|j;kr{MYOzrbsW|x)_QCD z3DKF&!kNs@Hs410SH2EdL=Imw{)YJI&McavbZfe_^cvLHD>GwHv&j`jnO!@ZXg6{; znrRSPWyRYiSF?QfA9d?Xa0cW?oRt)d`(!hhKD+Y@So`Px9y&dz_%x%-^=hl%sQ=2Gh!o?c ztyVO~oRw2-VQ%u=#~o*)y1`q;pcSh`d>ZM70oe<$UjFSqTx)hS_+7`_&Aa-Y=W;Zc3H zz_rpB&XF870occTpe*8Pb&Y-W4*a&Bt)|u`KP$}|bxqrF<|i!-pT3lkz$NaP-VZ*% zzTTmquc0qVk-Htwb6AS8iX7!n+!~&6;2y#P<981~rz`qy=&NaIT+%Ax{tYwT@2w8+Gz5DNWz{fGUm>#pMSs z^@KWiWX?VaL;A*l1iztK@7J4r#tZeYaYvWpd;z~BU36v@d{#~oXWmh+E{Uq<|{^2tob%Pz(b zD#!f(+e~@h6!+J+U=}nm%F9gJD|A97C;83lJF$Iby!gD)-%@rFyFcNW#nx8Oyg?UnZnciuSjTgC5YIU8} z8r_5$7j5_*hmdwHN5Ly`T@o)p28*OfSFU$0%IZY`&l*-p~Z^ymhu*iZeESdi3sq-{!J#OOY8N2cD8AH|j zC7E>Rxlr71Pn8aQxpYyLHwyG7n{gQx0%KEnZ@y$4-7M0Y+2GI~-yf&)%j0OK5Q%=& zyGa7F`sJPM?VV+{F}s4jPVC?CgIH1+4=E}-uDo_!^)Wvd=E{allPfAM=GI_1V;*7< zMJo0sI7fVN$6=owv_2>}oHJ)ZKOB_VAnS`*K?&pd<~y_%Xtz14bDZrMBjMp^WBg5( zMv)ujD-jdMBLFeC@*UTGbY9-!ejDC80-Rz}@e8C#W(R%&jURvg8_aMkZ+!Ez2P|hb zbK`YB<~qoY5$hK~)rZq$i0|`%57Q`yUNPHetyk7x=;GoqUyNfJ+2U&euFON*nK3s^ z%Qe1=W-#TzP>AHVQGBwC^A70(jjJ;+aNdhOr@ODkch@GxM)!)_YB9t-$wuDz{9`)H zyYlMOvx}58oP{MMDDxDed_;>;XDSom=~Q>&^MAkgzwwK3!rMPbiaJDP#Ye9g6F0wO zU+c8mKC}D^!bZzFjNhKFD^kc^qxc&YGYt0=xyIzFs@z)UxNeUP9GS8bQAT}|_{bEa zpX50#CY#~a;LK#^B)xdfZr}oLI8NU~O6ek2)k4qj!~ajF@=U@`F zef(Vcna?SMPYM!t@viZ=$}WJe4L38IpM01yM>)nT{Rv4t+Bc7$siQ}ysrca1XFq}} z<8QiXWQC7KXf-F#*-qe18rX~@oLMrxCv(P`LNCJP8cH=2oP;shGgs>T_N6S&mRZJD zt~o?#m)>NGEcKsYbo%CZDd!}FhCpV6QfapyPB<1or;Wy+G+}^$ zo8AL~nOZHFWGpzB$~Z(*A(LfC%G_3PCC*LnO~xvCTyqgsIbpZfF~Z_YGPZ(6_wKA^ z6iLUloWc_2mn7Jep_sHuPTY4Zt;qP88h!blRJo(g+1hALih>N>Cxe0oLZ(lt>A^d? zZ_{Ou>{8@Fe9<)H-yj$xZpwEfS1HOCrZ~LYkq{zEOH5;ySTozLi@GamDObM@@A+!z z{^(bq|FuUy1uRCB{Ji!M-(%Ab!E7k+SPOH|3g9Aik;_C9%F(c|;_jCL?>OO8(E2BA zXEn4h#n?4d5Ix|EweT=_{^~Ce-Ab_Y$wJn%3LF6ojWn0saJjx4m8hvL0`&F!rfxaLGPoU}sNvBfjUNFz2f zp9im@YoQVL)6p%ch90Oa+SA|{0v&?T-_iyb6oO15asc5}jTg?drK-!(cy%;4T>OGC zkWdhNTT%m6IB_}Q4MItQ5x(?xdC#{(nkLIhmOnR zhX00s{I4`|$L#&rZY{+Cgbl)lNexj(v0+|{#oS!C=aiGkNr*zHdZ}+e=hX`R&35hU zmEZ-8Y0gk7spKUCt)MWn)I(+7dN)Ii0?nvL4tQe?H4#C;P|(t;!(HTV(r<>FjPT^X z(A;t)fro!-PG%63Wm6%oNda7!)LzR*c#OG!G&dRv;GrcJ(E`IaYO?Hh#ODZ_Dsf+O zOr4=#=it0^JrS^_^H(}4An7j5OcM;&7>qB(hM3#KM~9tL=T4*K8cfGVt2sHC$o9F} zVRHK*1Q`9u4sAP~VxiK2ftPkY)1b(G9wlSPWsH`d=)E6V zd%vZQ`G%`K4{0I2OAhE-(1P7kIgFS@QhR}3pp7IrjNmJgUqfmEOJYF=1Wb=Sl(C0* zda)-46kuDDFjcVZg(NV6;!-Ai+fMPa{V*@7!ay9*!C@pwO{ujfi%bd{8!%6SfB*~e zv7;7xfCfJ4T5du91h7n;E(kP09_G0#R+<*xiBPx^-$YL~n@p@onSn}6A z$-U^cofkoX_Q*8YkP6I}B4M*045pb-)cI|nUX!}c0_^o#8muVgrQ$NOgJI?bM2npE zQN+~#p_g}D*p3h0MK@FtW26mb-=k0>9WOUsKXk_0)AV?Q@+Ld$QvKvuc=vd@I>nj)Rm9>7pX-n}zj|5EsAhuX;jL zw6bW9O)e&cIJVMQsyW5j2q5+o-(!6$HYX|%Y5sVSNEM;>8W64=0Q_! zrMb6E2~mhA)Jw7o7pLW@V<>`{o=PFea6f`u=vJwaT1b>pYD1@n zIh9A_R4An;Ewv|VNNXIC8Gr6)|M~@i-s2=Ptb=BT z34qd)g_6vsTrqcf{4vs75^ZG(3Yv2}ZNVm+0hwsAt(snnks;=uBcHEl?LqVQh4xsv z6o_RA%_SoXSZlGQO|ZnkDj_P$vcU`=a~+{2ax}H*0_g}eB%ln1x8y`YfKZnmrph+2 zUU8GqGi;ax$&d$uszuG)w(ri&moB;7PKiYn$=q%!j>AH5KSe#0O%fKG5@vvWmLSfz zfI%*zpuN~hOl1-`76>RR#dUlNa+0X~h1kKjW$Tp9d#ElBgK}n5ODs2$KLBR;zm4YL zbV<7PKlH!2TA(&yLEW$D{CfL{Dhv8WsPneCn1 zan0@~lkG4Sq*A?|#Km|M**TDIANp^;VX3)$ivVtpnM;ZUE27eZ?%!k*P*38Rw-$b~ z1#PC9;Z71I21Ntu9*hB$Pqwval-xLkwuPT;=$ral`edIn-X=^vVrroR(~C%Ou#{O- zT*|8{#wX~@<Wg%&|t7xGA^Ftu@;xEk@u4gcx!s9KzV&w_C-&*+@oS2tD|?ytneCptGo>a%GS`P9NI4}Y741_s zGWd6R>+e6=8x(u$nz|8UIfMZ<0*N4!1Ss<{l7r>oH!1enGlKE|<^TFL!ipE&ln_p_Drr+W`#pJi5-4gHoLr-!MfFx{Iq#wLwDsgO4j zO+w>aq$%i}DTnq-KEuJ4qpj(yXz$(m1;&^up_GWXWxP5kFi|CdX~0r$A4DYQ67Nq~ zU2orP?dOyaHWqU+ZWv^WV(=CdEY3C|LCELF!YWyAEQw(sZS|%k1}=Ws7;Gk5$+nr| zTp&c8H~z#d3zqz`o-9c+V=!X&xrr7iF)^H4e8-TgVUv;=_P{wG3blf>7boI98>oDQ z+(ZlsDNmLrnB~BdA9jdAYD;UQYm+^guO=t8GP!>u=@oKMNxbx5#C}4;lKJ7(nUze% zq7)ly-jK{Efkw03R}#bSo9e+{NrQ_mpWGFa2eRFsGR#!@Wy)p|uOx@PA>+)NBb%l+ z1Q1@TAt?(NikIKS>UK>wmlDd}YM5F`29 zw+w}wLd`N8B7R>$1MJe!_xWbD|NT^FW|Sq?vn!Fd3%5LA?q4?y_$mB zQ8GqQgHGsFa=9{ji%GRzL@AImY#_m(@Ap{$U=Mw|ejNaoS{A7w@&6L5DJcRtut3>zThGKV#kbik_;yo;A@I`Nqx>O;PKmx^S3J6hweAaiTa>_sP8M8{1OIw&_w5iJn4~ z711fSO6!*h+cnwr)_K4;7!lf%P;;{{t2c#j$%+{V&MTNhTKPJ1OUor1(bJ~$o^k!k zbf$H5n|T!ENApLX)Q{ar{LHTrCBK8#V=`|NC=m z0bFy>j6Si$q#bvWI!dYBMUNBJTjsD1uEogzO&@~}r>=A4|P9#$ck6wk8 z`I(Vep|^#vV&Y?k{!tGJ!E=e~%@7GEOw1S|P|ep{D-K!FQRm>_Jy5}AeOmK-Sg)FjR^V2r$+$DYGrHBC+` znnI936-1kBMusVdWHFcEs{E^*$7Rx32*zf{m}?aq$tgoB2IC5gKW4cq{$umcWz6~i zQjGtvlY2ud`P+MDv+d74C*4b`HQItQ`3t**-is>&#%q4Y2XxUe(oawk`NI*f_!4^A6iHYM{DF$+0ZY5pIslT#6{eOZs8DQds zIka%gNvWJ_^JvqPS@!o{sE6be#idCg-a;VcZCzE88U#Pt9yyI(N`IWbsaR&Z3dHEa zVQL8>lL0B886Pc0TZZAiFzy0CC}nK0L&dcikkeg6E^WFy8fBIK*?h^lggD1q4XGp& zAt9+LLsHlUEruU#r}9+R59G?W%sZbBYIOWRvo>IW6&q3vUw&H0T zA$)Ek*#b{?&*w@7wR;gcNiIbNB(Tdhn6+aPsk<*pn3VOyw?5w9QeC+YV6b!Hl8qv_ zrqGtWnz&PD=Wj(&cHSKma=);h|M|V2R`4;tS~b&DB3Pu>BHM;W0y2LIc@;O>_;EeT5AgYJJAgzM(>U!1g#qaA`f3dx9&wekrch_v+WeqZh*2E^+(YDw%I!8_7NOtd> zuT_g(JEs~h^4y*|Vx$ay6#Rhk005C0Fq%35ZNI&(*RDpeahoJ55lM+isA*#YLJMu| zjoqwn6k?k{I8GpmjmYk1eZQryMy8Xf_upFo_x|P2*TbJbzw;e>WDor8-rRLo-fV7N ze`Yf~$%%Ikixbbq|M~m5#D0D{eAJHa>!T;HUZj85hq&p_z4T+B^_?^8$y4g&x-++a zb!Nv-(wX(>usZeVpL*)Gef5WadG{vpp&4>=Qo-1ILFQ}>&&9h!207C|JYims^Bnu- zygsK-B>hu*-}Q6o4?X7ZbLMk@pZokfx4-1c-&()wt2_St*T>L~OCR*Bo;ruMC*1w9 zuNCJ{`ge;~c=Ic&qC;!*+ajYiR7JaH2{N%Z-P1dF=jid~oVXvmk2Cp8jKZ%S6^eUK zf^2J-nFZ0t5=2hhDUQ$Wli$mc`{sA}j*+g!6lxkiG;2^*)Br(Yt1mHe3)B@&C4c>* z5l%=FyMjGfC+w(3nc9sa`=qQ=r%kT5Kh~UgfzC<$=*F;nQU1lBDfQv?f2_t)@#OY6 zRSx?Wd)Y>5ynWrA>3UXWsGb_O3Ak&y4N6gM!T@rb`1Gc!Y7FGG63tqbswk0xs%VmM zuEs}k)n!zvV)zgmwK)Fj?PMQQNk-OgQ9cLm87IiKK3%IA142w*otz^W$lX#!r_n=3t7d#fUyH;U?vXoL7#?UVE2Q=pxmi+t0WVscySiOXUU#VoE~n9Frq3u0 zxMu$vQp=JfcusX|etLDuy=hcAy3~`x zdRi9i(brJL&gjeYakc8~en$O_e{Q1_^lSdP7oX~z&-Ci4y7cN2vs2rDvtO_6)>nVB zeXrWQ>ZQfX#`uDpUT7$>V3X^Brqy){tzQ!aS0$tSe3f$odp}j(Xm5@^t%v8)`{&l@ zef8{V{adnaFFoF|@TW2U7vX_TWJh%!t=JAJm#|T)Oi3N#U$F7*UaqGa6nLk1)N)`k zHO(DiD9q7{8?s+qsatQYbf8}Qd*;}#N3H*ngm3tdnUoe)lTY^!r=GS&^^nVgb|X*X zssx&fcKP#vvOOTYFAI-E_g(ZhzmD6JHwOpf!Ob|f zyS>=DO7g(h+LCHsTSRbIA5)!c%3i=a>9h=|LmQKV+g^RpH5ym1@>-T!e0NqKc*lqr zx6Cqtm!!Jjv^R!KsV;2qujqkkRY!wr<@6ynVQrhq7kaIIUGS6}^_rbkx!19%3c6ma!_`8%$C| zT$4$WkOQhKoove{WAduizT)d1VQ;jX@Y)((CR#G0*P_6L==3;%xLXBS`VMx)N=HAi>GW4P{;OiA8h))7v>zA~@RYtROWJ72!d&d#r z7csf>5C*leSC_|zwpEY)6x1efx{z)IEwEwiTMQ0Y;Qd(N>(_(YI&1f@3;T&s-z?vk zOVXtGFbIp1gqa(ic7wbfG1?zqN3D>T@6J0~Hrk^1%?C*}0Vn-7Oo~d%J&*_VcG889un{ocEQn~~jJzs@ip`Rl(c zF?YcWq)groCKUIJ1F=<3Ud&tMH5!hJxf-p77J27G%-`NUw(|k<>zJa~AhrEi6JE*{ zmHXwE44=aKF_j<7lC?OSwc9evRwFvs zr~N-Bn`@V>1AK6QWmfB_??=XqZ-EJIh=2c1T;$y<9f!EB%bf)l4X?yZ@3LjZv^exu zbdzl-e_#plQT>}Ed+TpeFNCh!sWm7x7@;atuqFjWqwQ;{+7!O_om*oJzexvxheCG$ z9G)$^R?zz_Z^Sh(ix{)8^DAEwlPeY@`B(u>|>xM5V@_4OK{ zLEZmrT*RmEd{3EfhySXw`&+L3yOg`vw5<>i;gljVv;$1{Jb!RUx)fi(xJUSiZzDWN z*Y2<0%Km2_Z>vTatLdK!9GQmUVXF6VW0{EWa3AmSK?w=m?ZpmpLMM8F0zRD9>>loy z;r0=TMq6go+uO8SN5VF&y|1&-;{+!G{?-48oyG27y|3K|`6Y(KRXp{I+ax`ZQ25_n z?BdH&TI@H+I&-kGw`FGjW~o_0f|U%(yE=EXKy$F|u^zp2myPs;qg%r6>+sf#GV5e8teX=v zA|e#O;vozQk^$H)j}K${DVjzi@+!B*+*gcW(AXr*JoIR4#uIHaNd2jswbJl?;H`B5 z>Yv50#ERa){o5NnS&6hIO9~)+!DXX5`Rb2#{?843vFL3(ZVb#IhpX6$xF200uZOma ziFJ5i#MpbPIfFjE{MU8=WLIs5HIzI1a_%#)^uFEM$Qy>Ojz}6Uo$-+jCV)F;f6^=* zu7^r^Q9IJ%zOB=Jl10;2ebT&>7ayr3D#U(?@bQCVK^*X+wF%d-czBAmu#Z*KnqTh8 ztLZmndOJz*j0P;fBT{Kq#m}_*hZ)fiqJ6zK!}(x5-Bvig!7;zO_g(~pIWC=8H)VxA zuC7H)M#C8By`3aDse{NdNW**;AI^A)mM~PTk6aS+@z|@`elJSv*3r(wa-YPer0p*f zPZH@~U~%CPd;T4ZE#P{4V(hx;IHffJc{^k9KZIe= zr(5vhh?kwLlBqGmhFOprN~!y;o8WqTN$}MOp~^}8Pd=VTNajTu@ocGJ^IG^`og=3Zq*-ih|SPpsP;Tq5;yawXr@ey$GUH?0(xIEWP zKC{DTK8}=E=0;W@5*}hbs%rSGf~CvmLwZKI0%8DssX{m=dE+H@<3R)fjzO+m_AbU5 z4E(UPE#TU`hp%`XX~Bt8qC&ZzHSiS|9F-t5wJ!*X!hZw9LrKq z?cV&Ud}0gy3>O?`OQ4@`!my)je~gUQ893`561{ce>-8q%z%G(ubzIsE#ot93B?KOf zKZlPu#`>eb|Jv-M*U)}bDFOe-er=r_WIGoWbjbVf2Cu`z3LI%EhuJ+TXZ#?}x2eTl6i{|d+yN_S~OOXG_;fUP$|1fuBX@CdrR{f{L@9ZkQm@UQ~ zC6Ll9=7($byb$-el>z7Bj`}y;zd?cc{nmpnhTT&9*{0lvQ{!`bxy1TT@XWT3>>+^q zc393%JCPe?Q`^{qw*yD8tRa(4^6*f@k|C4ttXZ?4@22g=1D(jW8b@aj;JlIFP$3yc z>8|94q`5B~Yk_<1!!w{L*+Ozg9Bi)spEqrDf5D-L0QMGf%>DdkOM7$eMadIaFUKH! zvVG5sM~8OzMf(4q)YlU<^@__HQ1Y5Dj(lC`$z)riB7W4$(QEqRGu?13Z5Ii*6fal# zO(8C_G`0DB(r)xa%x>o*86+vvUxT&QM!2LPv4Bm2K87+GE`UZ>_j&i>miU?la zv6rZCaAUK$Fo0J9%fTbJ!`ggErwPaiinRvd_#13S_15XF8|&=r0o(Q6JOXibzKZLp zGEE@JO_=^@i+FfoKBx)pYEMhpu)K`Fdjxk+#ksVhs}&^Xu}OwA5u@N<9&$G&MDmyH z0>Et(A;Hg~HF%q#iuAAax;P-<@psLYJSe)F_>Mcg5@rsqfQ&XBZ887X;n-H?GZOh^ zphCsRMp>3FCCvGjIK&ij`h9b~A~+(}pR9Vd;aB%M;}1u8f-lj4$ZlwdY^^vS`T6few6@~plpKjcJS+)~aMUiAX4Upt@gczqAJu?1 zl@0Uy2d2w6E{9Xf3A+aIT>QXzes%aD@jVUmf+Xc9!yL)zD*VNFybI^#*LHz+LbB;JJ=*FkmYa=!-&^PEOC@a zxzhS9tj8vcL@NV$?GYQlq@ z4Dr{&GNboO@D7JB{6yP~rJjDc9Tt0&R)}k|1iBww7%e>+28pjs?lVab{ztC zVl1DntPnIAM`NSF4Wq@^cEBJTsr(TlnYG~L3dZF;9c(jNyc4qGU6SyII=W%N9mDbQ z+Qa_(+ECDMYijvm#b}PQ9#c-X@qK389-?vyw*0Y{H)N8{_Hh%}m;e7A<9TRjds8{n zUzI$abzBnP)Lxr`7*feAj<#nS#&_p#uT-1b;C~T5Ucx+D#6u}2S2m-_5@}wY%Wh-mxE#9-6 zJnpqTh65@^*sJW{oPT`-ShW}j#ZJF$UfXK;zlL2R<-;y*fw05KPn*Ty-tz@po#i#{ z{Id62HNurVk>TPdGVKIWy9<=-_hWgxz{*i8!jBGTt58oXTRX`z!Uie znOO_M-cb*405CYW985-)aNQ2(&6(9AdzBZh9|BR=%}5<%@$v1p!3RSOvC*&y2wQe0 zHc6<$X{E6NMZT44{Lp3VzV~bvg^Q5PfUUD{$gX2Cl_turFwfSRU$*e|T(AwCAk$KG zCWT@zBw?bIO^9JWjk+#vLc;Z>iE9b9QEELWitqo>Q>OTC>J)m}0NqS&=~|dT$k)fz zBt5yvuuT-m^ES%|HU07JBwN9Wl25@-abzHZWH0>Jj0X}DUbel~39X!483%!tdJHli zQksKJW7t5mmtIrEr57Ttno!3cMz(;kW(viHNBKT*{TGb?WiQ^)D-RrUE}4n97@w`F z5m4HR1ML7qC`U`y>jQ1l3+oN!y?!|@UBF{vmRy*fchl!|9{MMjPp@6;y+Q|dA3fyn?DpqV#uPs&1w4Sq3Qj&+57pUA8SsIr=| zeKzV$v`?_+AX*gGat;G4Ytx_xA)NC8lBi31CALnuT=b0}W=foY(q^p!-@+4keJX3hVJ&1YX*tw@bzfdh4GwS#xiqI0+aTC9XR%J{Vvu zk&J0P-Kpmy`0}6h{8f;dOiag;?VPn4oD%jV!h%&f`VXy3{%k5I?32YH^39SL1`#AG z74wHBBW2M;l)jxk$Ggs;*3bcDS#NDB*pf-%CWI}w*d(QZ)%0erjcy&yTyUq>n2U*l z3c5Ka)Id(zC2mQt#S|t8#e+5N4W(R*IHU{4ZURsGi3S0Ai{8SAr>npSpk$Oqy0nV%fV}KP}~tIv?dJVlX7AatMVGi-5srs$eH(EH59y&q>CUAzmm}xI9 z;A4r!!K@RQv;$jw0Ygb3HyArg9O$DOkc_ZvV!k$nl}4^Z7oz#vJ5(lppqZ_9DN9U71)3z%ZdyqM z1U8^43S25O*;)s>`h!@_1OclS1u8@7!~3q*|B2d;DlgF;XKO-jVen8);k`%<>>ikEITxn?~db&^wYceH1|HOl1*+zz&WNANio8F zR8bHHRzlb$8xxYcB$3X*& zz{-kpoQH5{i-s*(QpcijeTF3y)rNJJ2W)W>GWk5b}* zNQ|2*w*1*$cd29E)}=s?!HIQgY$@8M2ZAQvREBO^&Hlb!_jF@9T-FmY$Y~m_gB%7r zMFNKTWT}I1`_^?uGm^<4*%$L^A`(s{f_R99pkNP}HKH;HA%G}=+cf+~jA-y&BNnj32EYqO97^t>!L(w} zc)<{n(P&1s6c2>ZYlD#qPR)9~=8pM`M!I>T5PC@cr)QL10u+p8aS5JDnDef`rCU0U z*9@T}mVjRA_f1l8ieyYwQAo(Dve-h{$^PGu&_Bq1YIU2+{&ah?p^%ES&I`>-le8j& z$O!}*B3{f| zZq`;$K|q`}SMoXhf~v|ZC9%XI^4S0}nthl*oRlgPPU5gQ?8GLb3iHTqJ3|LP8TOb^;)%iHezg8 zD42q9=>=#PeP8KJBt~F#OQ~SqD6H>BgnSPNmz8&&fq=V8$3pb9B=0dnY(Y(LDPXh% zCZuVV5d}ou&N1b_(iJ5zO1T&n_T$BG`IlyAny@(Ua#8@Xm;K#)3|1^=44Vw*i3Sf5 zr5IzAl>pf|ay~Sdj>`_M6i;a-t&TZ<8E%g35z{N>}2@71! zoCM>kv9O4N1CL(x^ir@EN_gFqbHyM%03+-tLTYN5=6E^N66AioTRNtTN#M*=;nwC} zLlR^)P6Rd?4_S+ryBnltyh%EgJiMof)EYoSPB2N#G^9Qe)sKdic1ikLT6XnFBASBN zxG1@-W^2GmXzDyWz>D7Fbt@f4Qk#%2(wIWvBrOMF!ju^k&6?QvmAj>4#0dM&?LD?@ z@(9>DH;7Tk$-oIC7cWUHf%L~v_oZMXd_4wWKuAl(D6&+5HYO~#n8k#b5#R5av%3g{nK?+yAm?INArcc!O0Jio6E(QK6*YO()KH_Y@0CuTtbSV-wzH4!-pERdyd!AUz?@5v%fT9Y+Tnep3+)u;E3L^EjS6*P)A2HKmUr* zkMZPxIiuhypKa#+Jl)I;EXY^^on$kH62gng#-_!S*l#|ppt$>eQ-j!S24I|Haoe@5O(`WL zCvlB_&jVyI_wN6xM;yQM6>0DA&h90To5@fBj^pg6w=JiWe$@3cU(jN+-&SK zhsKSYt=r8Wz@l=5=9o--PLGX&WVJ1Tf%7~5H~e=Wq4MXPxzD|B4HIv>m*}$P%{^+~ z93@WGiiy*oneEJl<`Ot}Qci>!G(-j|Q`I2XT~wAUlymM*x@^79{4RH?j?3A9+e-SZ zZvPM>)cWle3$Q&PQni()CXlIpEj^<%K#|UA!@n;O{0$ll%mQ-8X-W}Tm|m^jVN@ARrxTkePOWG+EyFd!y1 z4G^3|O=#aM5Lb56RoP&zy-q#+)rQ>ZF&XRLX`VRSQt`Ghjhw+DqF3p--e{;bw+$d6M_6=WFdrN_Ie{VoHt4E4uWc-(#U}(6 zOdBKx(-tWrih`*r(NM{e%5R>Y);ycP7e3C*-PD_~q-fT;8JsXHMTB(t=A8$IPS$AP z+0nbgVblZ=rHy>4Aw`3X>O?}CaibGwtLJ)xMF#$1 z_RZU3gnZHO(QME{o7ey$ij-u6Tg87FOSs_k0{{RJ5CZ@N08&E)HUMB=RIRFM0#(<{ zTg?CQ&#Nm0N+pm;IQmrG0F)%=UWsvXfE>c_w!eQO)dK)SGiF2p018k>z?jx!rcQ() z*q#nx6Fz_m&v??t4lE#o5CB1rSKJBXcm&L{0Td^#``^qM``(lg+1&JLU>joOrsIeK za#p9~lR=_br^hu0SXiH@hk<0dP0}Pa(wIg8N`?gh0A>JcWB{Pu%Glh2#*wxDRuToO zNubr%P^EypXbr}uwt~MKYqqvY(werWY0I7FoiOiL7glKc?2}Ya#PHu{)=y?H6HkYa zHN}a?#1H+Of#k`5e`LtEP%W0rMDVj3^E+?^kP2M9boYj(e?Iy-OXQ5M`+8R3A9(kc z+z@%^$Xjw}4)?oLUK}|)@4poNIZo#M`B+-!sx-37GQ`XM!(--_AENH?evwb*%)Il@ zoVlNYo;|ZkK0R$=1Y>3UWd`{K>VVS=o->~&A~_UH)x7|mT4b#=_WX zR-WyduH>=yX9>9Dc%H&;yb32~P}{lTDO_R#;suLlHANRYBt99>2a5!#JpC~u4<%M} z;oA5(xH*%USbA8F!99nIOQ}vn=BhRw`z4KPCE@|KZWHGkYuVDnRWAhm&jPKNAwdb*FgI*diK&kO> zVezr_ERa7YXhg>f7S*1>FO9S|0cHXX&!Yeb6?!XI?ImC!hWDsg8ve#?2LR>}07f zuAl6HQ@72nMfuEn-IM{vLrn3V_w4X7b#ea_xI)aO>y2&78r9{GkH{b8#yol6?5u2y zS@fCC0XFI$Z&aa|yZy=L@%i#Dm7_n%Ubu2~T>w>6)9vZdF%?qEHLHy#O{=_z5B>=R z>ioFl^YTRkyol>ngG+QJt$DFrZFD2+Q(mxY>o6<)_&3%Gk->54lm5fBm3L*5u-O^D zxphpwY$1}eu%a!u0TfejKR{uxD5oz$~g`dT=18N0OF0eUA9+KuLo_>yRA7E_1quTX0jWxz`hAEl8B z+J`awu@~+g%QFyM`N5j85fAlO6n#8EEzrJw8)wMiD{tshaEJ@N#Du# zsEKt0SDyNInn-g#x%-48AkC*LS0OmN?wp|dGq`UF*;EAr1JyRIB*>m7Xg$R>e{G4b zP4AjZZ)uEq?M+d-4HgSGH}C%aJG0#ey;YAFmcw@AIyVp2ojr?}e7-5XbIqdlJou4* zGJk7=DMx5(By^}9bMeyyfQMwAOY6+@qOC|MY?DlNO7UQ34 z7afSLP-%IN>rYb~1Wj>E`}=FuC7wtcxauD|xgvy05DxlH3+U?yuWM`C4axl}aIpJ6 zKgrjk`z}EyxFfk#pVmv84$R876hgl#T>;pBLa)z(5J-OW`A-pANl-vg={EHtw`wdVDJeRz9VO*k(rZ~`^Ta7 z)b*vKD~6!|lgMjk;%{O2_oiOEE2_atyefGW6HdaN;mR9I* zopvl;#-2%V>9TOIv;TRv<*q_+js8R<;6qD|8&6hT^f^SeEOs*FX}gpYxk}Vs-C16a z@6A0!bhy6fV&3B|6mRRS)W4~|qb?p37cL);$21mmuA}Ijsz6^nGpsx=ZYCa&F1v>< zGs-4tp0##r2eXB>!sxZ^;c|00?zMWp}jAYnrCg6)+y-u5y%Ul3J+8+{Kv-N#9?A+=KO2g zzd%`~zan)wc6gk*>q?dhu>ln5#wBG+M>ud4**LUy;*CMCW0d{f-LqZibsFi~7T`6b z3l7n$^0(Fw3{#Pry7!ASB&O}@@dIzj#L&`_2@bkCtsOLR{c4ZcStSszQ;HEUXtXVl z4;NS{v`c?p3{@rc^v;!n{+&M$FNuLa`!3fk^#2?Vd)-t~%X74ZJ|)GD);XGS=fwec zBa@MNDVtKig2%#Lf^H?nB%SvL2jjz$1@=!5;!CE)^KaoYu`7w_`&!kG4NDBkX^ycC z>7%HiV_&3ICM|orsuhzs7s%jXUB0X^xsG2H1hkkTS$uyBD7H7>g{mgw46(Rh!6<~L z*bSIh!iKo9!vk+~)n@-!l~JjVv$;=}HPP>(dNQY(hnFKwf4hMat;iOWk{=c7IO0Px zgB5q_eVJ5=Xs4TWo|xS`ld(jKNt}_yexABfNc6kvQIoxj4Jt;SCuM-2&j@iQg-)u@ zadg^*mJSdHmY}E>#J|99X|2oKTX#NZCFveV0MI<5P*Uce5z?v!v)#i9BKC0-7IzSZ)V~L6z|^drT6Qj(e<2nref_Ed%98u;xs`~_l9zr zD28h+%^dw%_|DLEw%k1HJKHyITmPf3zWztd0^9%_5?PZaa3l^+ESCF= zmFLroLx{q$=<8tDGv{?~O@biSq|rKdXw=N7TiJs~QR98g*u}q9!M?-L#_X1&bv(~Z zZ2rN)&|iZ$9{%Hu0Rsv&UHvEVzw3Aw;z|Uk9IAj^9qy)^hqa_P)%PKvmYf7{Uy9et z##W}#Vl#khcLV1fS?Q}>{K9fBP;HS0tP^7yZ z+~~nI37DNWv|TF`RI%S`f@x#jWP3gCV)m5X_l;=UZP9ws=(lj;_yn%L?{|dE%Wo=tonsZJEjweHwsrm6ie z8qn*vpsC^KReL+*RYz)9i# zAivyS?6oH_+|yLjYF_SXhR0+rTG0*rKnZwmEU3#KP~GnMa{OG_H6pcbZIAmNt%-dh zU)VeoJ7Wf}iUf`5wzcz~GCjt!!BtrW#X|`JmSqos*XizV-&=zNzp`oISoNTsgIn9V zZ?p2C(Osr$iO<~w6j^t>tEVmf#Q}_xvG1!33DrxOoi_BIBXh;;x}&l$|0=V;ugzlO zb3>oJ?*tdHMa^h#=fvD3QS6Rw{92BQe~f!#{Ctu|3wV{}IstJYQ00;sfa zQSY-&P|l$nHKXuPaV06e@{JuVdsazd!cQhpY2}}=>nv>x_%%+g4gJ^b=ucS1KK;~* z^pMcMXAVWVDR%{iFyRLv+UUFa_iI4uxcov!udX{Ecv-tOsyqjh+Vt9m-$zaGNbr8{ z?ng}NxPCwW$M)lY=sqjZc=Ku)r;gn{%a6b|S7l>4M|%X5j+Va(YUj>fWYB^;xT|ru z1(#L&a?yI(DzYZ`2pAnKk15nz7)Zah;qC@{$(Q5%ReVlcO%uoyZI^zfzm1pozZ|;z z<5}8FJpZjEfGOX~l_mY?iAR_Cel4+q2Kq&9-Ors1l7R3Z%DQ4=J0wN)=ATz(6pbGb zE`d(fNrljEcb;HZgMR3qOW z%4zy`BVRQjVDHmNCO6vt@Z@XcaxVRwUhCWUx$rA~u~jBO4*7lw;F-{jydZ-rr&k`E zAF6`=q&JEjX@D>N)(wg})ze?}v;A(Bi0yD9yg`B&XJ`i3?oS3-*6WFgG(h{_>{|Tl zV%?MX=7U=iwI5f)hm!onJiGGw6s|nO9CPJ-95 z=39rqZs>A})=~bDC4dO0-G3xd2fH_F(?Q&NIqRBmcI_5sLO}%mX-%hqM`pEk z>>U%~+KXzjuvsb$7GX8I?6OmOC*sPl5NNg46XZI-|b>@Pxdme9R zg*1(vqQkpBN58Z(k}i8B&R(=g%-8)JtN^9~FwXV+B2}Ee%IPg$^#?_v{`?(S@p9QW zxj)bs?R>y$%EJ>OVsf6(^=ToP{hb~>M4Lhyy-ch$l<=!rJkaj+hrgh13bpP4KSc5o zwXwbTE`j*?$l5+E~A|@3AfRk8|;KX-VK%I z{LA()9@8V9^f=PV8U(w)5pY_S0CS2xRBg3ou_2VCHn0yAwTC>9!iT8>sQGc(x%(&BBX^PRig@Jz#drGk~(y=($PH{=){=nHBHadbd*ByX!yvM$UwG`QC%w z9sPSCPFfSSJ3m zxF%z}e=$S&vRJrG{3}hp;F);oRO{9MbX9~4zW0_w=EEMnbt%$TDzxpNOYBlCJSx0D z0N%k~sv8ab`&zm9)4+oS=!6Xm!ZWL_t~|$GX9bU+C=du{bgc9u@WJ zJI7ft(ra`W1bVF^;)7Z;i#3L9RWBBG8X;|yO_(*XGgG{Z7G~DZ#0oO4hfKy0%sViJ zx4leN7BwskM4a@NRL#ARODT4#4paodbGBUxf@IOKa}JSITNISIfTf%oY%wo(o-C#C zKD)sG^^P#&a>SGB0B1D8* zk$=ohu^_ffeqh>#&L|N-!OV5>uq|j)jj5mA+e&?;s7l{l~te& z9fe5^%1Yt+r!23u(1bjTWfc|n0N#r=#w63+Ap=GARBoZQgWQRm{xhvVGao>U{1G{=(R#F)nH7C`UIXO3$38MT>+y- z;vS&b%A}nVYIB7J*#y0wBBI^v<8NEQD4?@t2bCqyzAfJ&Hik4VYjL4*c@OEj6Vy$d3R;V4z~86Hhu`fs<-eJddVo4g0!#^ul5hy-j+(28O@}CLUa% zWTzLr^IJCJ*Rk9T`#{7j#ph54LEUV)Sj3%86~sG+CgbZ^ZfyOXIROU7lpe8WXfQh3 zN-1btV5?--eQ)Q1B$Wn!G80^102AAe*Hc$FgXrXfD$p5jV$Wh2>iXNnqR3h=<+K(7;JzX>x-s=XQ z9gLi;tXOHe`!cg#^uZ}3rDGV(HCB2c=Yx@lny}N_Mz3f~jpX0uZ~V+K8sK5RR;6U6 z7=lC?NwuS#H_~=`zV+|Pp0f9V=6B+vtZ;$pkxx+uFeL~9jrW4wg%drnak8?_B^D9H z#%n=7Kua&$qR6Rf^NEqC_9+a9eVkmWu3Gqi78YB~%I^QNucf<@qry^ZCPk)-Qiv zft<2&%hevwik=5sKlOt)3okW2x0S^>s+kygdhoFtxCkKQK!g?61GshN6|EP^k3Sy zU@#y_P=k^To&{1mN>^N=nZXt)@J{a3*z3RFJ-%LLVXtPspJ;#L%u6h}2SiaQVh|#^ zRUl-b5PRyS$rT-Bz#4j8K&EOJS0s^uI$mq7m~-rX)+mx{$s-da&U-+jdE7IKV^<<5 zB_OFVm90`akencSB*u(p6)YfvuL2EAoxvei0*E~DhQo$$SFn?iz(!4B~sardOBD{pvsv+y^uJWOgTMOT8!sTAY6JC=nIn& zIWe;%Ym4@fPi0T)>f_XHMO#801R)RAnxX(TBPRoPc+rE+4{ok5W=t1s{}PVJlY_m|K)BDa1l^1ZUa586M_+UR)wXWim?Kr zW|36&u;t=H4nB2sB(@j@0SZFVTy#>k8~2CHryHs2FA`)phuI*C;mw7@ftM-@LtCItg>usQH;>F7MKET3pH3XBgmdil$DMx;{0ElM-N}`l+1zgs8|1_@2m{C z@n7P4pyWWwkjzNzpa?>(h=R|b7wGvvu?|Jv-Qm`^>} zfv}Q8hZ0+F6-+Xf*$x~S|5t%$Bg~8GhjZdTC-|AO*IO(OkOM}8T=OXcZ>K5VTfwOH znaM(TD)50W8#>;ylNj1MK46Gma!pq#CL%y`4qDJ_n5k2~p)Jo&+QeWd5`b#+pzsvD zfKnDJpi3^iNqjl6=ytOw={Ye2&7vhD;hxJ1JD#-$DeDJuI~_?4(f6AhR1Z`b6Izz_tkD(CdpXU?|tjQC1OIK*{E zUc=Q> zQHKm)v<(LcP}?D=xZr!0Lvsz~7sLng`<=D<)2n=DYz&#iKm)Z9xeBVp=+c6UAqE%` z*%_Q=>F;bjQD7+=lwpcR22fCsu@q}ua8(M+oXxAeP3w%V%6zzkdbze4FS|L1;)OgS zWPzv>z*Mrho^!=3Z3s7H7x=z@{MAnTyS!yV8fGHsAenk9OoHfSyr6NQhO}5st;p@g7Ap-T#@Sn!<@Ds< zj*MbC1hYyWB&9}jF2+n1vPBXHkHmNxH=Zwo-c*v$X(beE%Lw5G##w!P= z))6RLZN#V2+r`b#4$}}KD`prXDPmC35-bG0S+YL1q`V6 zI2?SC_Lzp*Q%>WujXPiF*|?Zl$Ap^1DcmzzfMQH)xr~EHrSl?;}Uz+1vm2hJ9zLG30u9 z7^z#}wq)UAWb0#9dvyQBeUjFR{Mw^M3W4t@Ak;~yRV(C3q8dc0k}j*j%mvw=AJ2}* z&9FRm+!C0wvU4ma#rOJ80E15Dz~6r2aaWV_Z|!t;e{vTff1NTx1@)rp#L7ZuiVO@| zC+?a0Ohs=GuccYXhNdlCX`Q4bF$PaB#$Zt{b%&x`uSHgy(%`^lViA6m=D_zJh&tP% zNYS=17w5nQrU7c)PYRi}q-^{yE@mc+6+3x-pr6QJe-=v~xE78Jh)u2@wK%1&vCRiuo?5fn0lpzO&6VYVYPhkx;NIOnp8gx*5E zl5D3|N@ux(Cu+a0RbxUq$L zirEm8j;#=$smmNnVd(e8oyW<-%VOYbW@^KP>U6lE_JgmFiT=Z1;rwcwtgObk)gU6J z)HrGB!Q62JlcK^L&tuhF=80$H>rT~&HXIf7jc&0#a!c`743cz&?v81w)=`EAQ){Px zxT*ch8g1Q1I@wDgypoc82t`b(2m%WvHoRb1827-dyOw`9wi^TWFKVgc^c72l4HD9<;hsY+9eKnsg4W%FxX& z$m|SI&tf!~R0yF^3W-CN7VNPFD>f}*Y|$K?K{!M=LG4B$R-4F-|vnO<@^1}H++Kyf8gQWjauW(*32!sTv9 z2Fi({rzyk?+FXjcV@YNp#5YiFdjIIHE%{r^xa;z8GWB5UtX67b4^bGDf~yDD7@?P& z-lYaGQ?AYczz`4v00RIsQv)ynP!ClG_Q9=fb)>O9BfGQ92hIBz zcPJ!fLjA(O|DNlAq2@#V^E+7i(=)&7>5qMSXum$}tJ-=T8jieUSI?hx)PH@oOT{|M zM|$;Mow~Dbo$9YHeW|zq>Crz|aswH6Ob#(j5OhhhQWBIkaYwHG&DC$6^}Fl&)JL7M ze_lDgqstOK_LoQduX(8U&*xuyX3-zz$^K{aw`ab8_n%j1m6CtX{Oh;h`a5QQV7E@{ z&Q$v0K5so6di~|zb3R0~4S90Ez1g`(r|3V1f9A|Hb91si^sEfp|2aC|nM?Bfucv|2 zlZ@(sg0`K~0vSwlV<^|P7;A!n{WA2wGd86M@syob!*cqwt0+;s(+T4TF0KaF$UhYo zr=az7n>~>2$ffGNfS^JFO%TMV3+u#V4a28sG^*$xkR&nYtk!nqnJS1=RvKtb+5^@Z zKJD#;*|zDyu4zvOrv@dkmeqyz%qMt2rPnC|`^(!-vo*14SO2tj*c|8mA2VPQOd;+5 zp0^vrK7*p=($FnpMOCS9t#KMfOly(iDJ#|O=C9A77vGs_-jwO;WIlDZ_8pSi%~X5o zc5c`A-wUkzs;$B^h!)=~Z>2=oLUZg8WY?g;|K)9F)pf_rxELkR^aodK%N2S;b?j;) z`#ROb$>FE5+tcWeZ|W7_67+9KoZjAJp9Jyr7KvGBM9shbo*Dj|=CEyw(R+dLTZJ;g znoxl&DSdyLA3wV_0j5#K&3@S;$*KMj;1%-8qjcc#13hAo>w&a2`pij}w9J5w`4`2gRK$+>ge*|M|GZCA6p? ztXo@6QgWNRR>M@;d|wTG_mUZ~x3j0F0V;&HtQA1pKBS*5biskIM7FEe?nP)S>~FNB zZ_}o5g?XD-k<)HkI?}CYpwXCoDcE~K(Ai}yJFAB`v@mzGyG0|` zw%cXjTLgCCMkstVfvXDK#vNX@4lB8v-EHWv=4M}uOp!N`uKC?P52`uF-hz9cu+h`J z{SJO**~7^+8q#k|ou~?j zd#QjFo1%*C(khX$q3^HW;plM3?(NHw%XIX!Gc)q~a~)lu56_u%uyk@SH~v{N=eqeU z9oy-h@6gk6_p+Vji>f9&J*kuW>fC@QO$KAk@i5c_f2qRhtL*pPFYnM!Rw!WN4hC}^~EHnCgqn)oANz6P9{d14poSwYxT>E>PJ_9cP`K|C-$#|cAzL0freP;XP+}qk%vCFPpfrKin(p=`@IVxFjO_vr0uC1 zreCpjab{gf$LltA+CQDvtSPQ8>uIJWinAKhoC=famrLbDe73$R&o|Q}E3=Kt~ma9@%1&RPQW$IJ4p(Q6kS>0uE?C-!h|Jmp{#Xl7i9#u~ad-uD#bdLK*qGYSB z^Pqc`@!g**n`S5Pw>KIGf z!uWtlrZCKyHX}`^-J(0trRB{3z|2I3OL;06anxl!|PCOl-k0b8C?T6iu+)M5VezFyJ8(THAWQSqO2(6!${?z6T z9_ViC$cXYe&NZ}w|H+psTYd412qxScyJXF9>aCqk_H%!aZF_wW1F)lHjQ&P30&6_^ zmS}H<9~mt&WSw2N@Yidv87<`h?2MMDQ&9g(a~++99le$i;y*J%4n~$H$kV_O*N_LDGh2e@pzg#*L>n=rp(9PuCQ8@R>8mg3pHh}1Psc;-;xediAu4|iGR$2nZf^YrE6P`q_cM0!zyBfQ5AJHGfA|5qSnxBEb}tsP~?XZQO3v+3845d^g+#`_GdG?yYEwq|%_Vv;_v; z*B^>QJgZ`u8iW-MFEn@A)~MsCAOuz1)F-DLdE3}epJ1^`4nMy|_WV4o+`f#}Zp9~+ zRnnj2!2gq|(uya7b)&N=~Tv*H=Fx#h9qx|=A#+;o(%d?PB1LBr@N3!oX%-B-&objM*7`5FY|W# zGZ}d^x&M~7$^R-;;;yy`W9~+{T-86Ng&6IP@A1po#Vj4n{6#(gmq3fQ|KG1C{j{HX z@4+vXRHhK!{mPB)3P*Iul(smvq{ABQE8tMp6M?;YIl}$69R0xk@NMm5_8NVYVx>zQ z(`>Xp%)mVj2*P?OKZ2D9PVTP-84qHo0l3^>KcUDL52o(!L>(_hi>8*-;vkH5!*HEj4Ox~?UDZkl z#UJ|XyjHj-X1Sbgp{-sdx8r5+$`FZN+>bap5|@6@Rm=1XXY1{}b(Nx|Q_|GX)u}lV zgRb$hX-0hAb?w+Ws{N(gS@x%X=by62j`vti>l^M)`mMdLva5pCnUmdGWuH6zcKxi` z`?sIvv)0Jc@;~01#@w;5$$Yvnx2sLO4Yj*?cJ1H4?=gEWpH^OD$BTpl?(&a~>{oa3 zeT_p-3BcNX^NGc|I{Igq{^+Cb`@`FfZ@BJ(=;3t;op8BAT$QXYShk-r_JYl=VxFgU zXXop8Ck*$Lwvr+D4OB6_QNtp01`Xa)y=C+b71xpA6$ZUrw+C%HR5@PkY| z!^4t4KGB?vF zcv-zV|MYl?J!VT2O1|aSsk=nRF8BqDsueee2}?IIhU3bLNW^zEH}_xacs>+n4fWhU zX6lgq;4?1_8cHWntfe?+ZfIA#RruNEGPtF_ywn?Ryz*-nov>J(jyCpCt%sv=7+bx& zbJj=8^r<6v9_g!r|LLETdJ1pQ!%y{*^36P=w)JVITmDQ`(GriPhy( z`n#KWt>D)wF24R#zxzh)DzIni#zUPS`Dy3x*j)VS=CAlSqTk354#>w~E&n%yh2W07 zDZH4gaj#e2`MvYrUYoE-aFD|r;R*Upsqh^y=ZBdQ+GA(P95= z)}?&9^yw=*+`k7e`1`!2Qoath6Tti@*RTZa`3vxITJS^<9IZDAM&d$>4xdcY&+ZBcA{ zpw;VLo;PYQ9F7`2LswoRSB=~*RaqU=$y{!A77aQHbIsWPhu0qf z4$c1ZTHAEB(o>n}hX!=8EHT2y77aw=%hUbO+)8Re9423Rt+*uY9Gd9AX0dABE;d}O zHuz=T0^P~vrAB|yN=>|ST5(C%Dr9`}$8MK4_~#4B%Eb+pr8e?MWyG9|&iu*G74{@<&gBVoz;=!tjl@axr4hZl@1F#2jjBNn!i_=#p{Z#T}R^sB&~$Ayvsz4a79*!-*$G{aRi;50RRX>>;a zrl-(J?6VFKBUN8&qkqvpF8G~5vjOf?eC4P7y)+qZA-7Dnj^60W#lknWbvKl^6%lPp z>>>X3X8^!<(RFFCshPfae&cfqCIDv1ufybyzO_BzIH z7tzHAA#E#?h?Y^h4Qc}^9L$Y|>rA`a4jR-iuti5(pt541P(cj&x+uaM=Sc8gZ0rJi zO9t1CAsBKem@6sMZ17$l+h@I3?VXH0C1Hp-bzIT7!F!OAMy!xelPCnf>fFfRPXs&H zqZo}anIy;L+kzJud9~0E+Sycln0GwBp!~#SJJOb*OzK8wRY|Yo*SW601ILb}8P&9; z?;VTly4p}B&e?ZlzruT+vAYzgy|punwa7^hIri1CJnkMFz5}oG>}xr44k2+hZYf_w zffm@&;EAcX^gDHq1-v*83o4LPlE)uWf@ZOrWHPRm&am#$o-jiMwnWfKTw*n+2`j_{ z3z5`Ye%g#O=uqg$0eo`r2G#8uqd7=tZeSZA-8o-xhuHR7(hewQvtr=I9QlCn+JRw# zEk-+WXw3KvIr2Z<_u{T@P2cF9Y{my1vlnEt#3VZ8b5hyV2r)lN^MdpLT)Gtdw)*z! zO5_tgPko`O`sopR9rd63+2w8 zF(>Z-v)El3aG5o#(xDCe?i(_9yR)C;<(X0Bk$Eg;ysZ1|D+ln8AGEx0;LxDUcIck3 zi~_J?9zrzAQN6))6-W_65@aJox$S5&QP-Q5y#LRAN*&meeDMihV3KbTp4YI~iSEHE zdACn1Ll>bZo0)&~+(fc-slVB?{ah7sLM|LC0NbHW3$yFvZFxAH45&ZEuSb4KnYL-P&(6ltR^4`G+ zpbZE>C_^JzQ6TF5))!VaS^~1{1*59D+h%^EfBO`c2%gkp zPc{KjgoQbzk*_ORqC`?gzmExc)Zl%U8ZAFG66A3C`+c6`Kfi~*67uI;=H&n9eU!FO z*MCLez-SmUI>Pr@A{ao!0P2xN3=?@{hRN4zse_+JO|gRG^m&wwk&aI z#QabF>Y+=^wAN>#frXVvS_F_0qR2>g^YJ5*Of%7FV7_Eu2az52$n{|z1|cejA?K*%t zjcGTUAi_|HTs%m&UP&Y)5R?X)&x0f9=2-8T$&QuZbIl+ct|wtsfD|S%N+`mRco#!iqESVe5z&d_xt|VyJeLVq0N!s z=jr6+`DT&oxt0Mof+)wu5`(Fx_(12hL2Bg5DI!!&$ZuBnE{&^N^pL@#lNbaU7&sdB zB@j0~OPm#F@*8zNIin`vtP}%fCORyVY*D46}6Gc0h~CxqOHVRkQLN^+1lJD61?P*;6qG!z7{C1ujLo-vUPoqu-yMq-g@y=9Fu} zOG&ojJd{~WSk~E}#5~EVo2DmCBmyAG29+ZqJq1qg)RSaJ*botNGy-YU{-mkm01BUB zyeHOLO{Dw;OjaR}x^SjxO4B9~>9ikGK z+hS-FsKJ~SX3Hf5>YX%g2B*kLR$8H8y#{;?sHBpFp~c_lYU52)l%{jc5WvXOyR?E1 zq9kbUAIYdm;NR&GX<9-~Ik(cRsA?0jAi!}5hiw`7yl-|O4Czs)L1$=1>?uYNeM>?L9&+G z67pvIZJMVvL?rcCq?91kTgOXOk!9tp#}N66ICr#ZnbIgNig-o^k`qM~GAcO}gPNQd zai~-7+noikd(w{Qs4nWL*jXfCrAROZW9}tmCJ5umVtX>px?pQg>MV?m$>)lvqufP< z+$D{|#6Xtu_h7+fnsi&%$C#@r9VlrDbirE)NodqEFgO!XWOa1G)|e<*#bN@OcMkkr z6EikS3w3wY8gX|8!6cS+T-H6jwFo5!C4uO*&O0%*Tx!pUGv#)d7fek_i)9rX76X3` zYW$*63tdN+I*|+YR$muPElHtelTA$$88d?*Vd0RB0{6BIFBm9MV?PN4*9@8|!H6jk zpGD*ueC*f^;F)`|`w7eE#(oh7%i5w+w6xa{%&a|l$l}bY5OSd4s$JNAMi{wfKzLfK z70OyTEoPxaV6zhb<|>Q%Jpy#urrEBxR4ckp>@)C2t(lC07{)FPAy;!!F1ry1%NkZf z!6eRtMyY5Cg|0d24L&ijLcDud;F1ktv#e60PJ3LTUJ-;n$d83d>oBEhOTU4ACWMu1 zIxY8N&@lm6r6_>cP_Hv`ZWfe6)z`wnSqm;=vLh8O1g7L}2Y}CWL}jmJ5iz@y1}+*9 z2+MY?xFHCE)lsS^EycnmLNc7mmPXm%!N6JjCw$Ij*)vxi$HEB^{T3<&MiVgMqTvlH|Zrx5P%qy)c2~a<7n98$e3V zeY*@?H6CM@TqG4ib+mXfhsDftB|n&n_@}i#v3A!DE+%s-l9Ht`&}1bv)1;WVH_!2r zu6_;%%bEidxgahsfK_=S!Xozs%O+2GhJ)U+{C~RU7E!FoVL+aOjHn`-$U_BG%kG1LvUcItAaVq>+8ii0#`U%p2`G+9 zqvG{tz-6<+YFRCTOh74x*9`k*csJIS=l5MSa+t7DWU-| z#-Et}WtzdjTBE!(x5DwK2tuil1wvV311d|g&WNFpN#*}%FTnKBjXq8{e$_?tvfhdh zBi~T1k~zS>Qn~?sn3@9739Zu%I%k=O%+uw~7SCD?1f2k-uE&f_2xV8ZlE>)ST$*xY z)3n((fgyk@k_3Q*BsP38S}6OJfM37lHT^Ya=7ZSe^Rn&qv3daR2tk-g9QZ@_ zv`!=vLAd~Y?unPvIhjdo6rl~JzDt>t~*AyJU#E5bfFrG+jAlrdak67?SN=t20} zx|O^;f|db#JrB|WXwd~St|ThGRXZu>_cXOEt%&eA2|$KJMMsG76d8eiXvYKZ8)tazqUxz1DB#e{><+ffSRXBB&{_i49aw zWL^-sGv2Q-qTayQI<2s^mLl#o3`ZlMvb!C_CH4d%ElG6IX%>t`y+W==dv7m^-H9|McppU9KhY;c zm6zz!1y5T^Xb|ZbNMVM+lY%S;C}ODwavlnOv9dq6_~`CB2vCJ#I_d;vY_--(F46=Y z31bZTKi-wi|1_&O09TV#OCb1S5J1T12*U!gL9tjW3kD z>lvMbnkXwi+j;>4;;P99U^N__b%J6$J+WxeSEmC>XOAE>E{2pGej~tXax}33PAkr! zig} zY&dxfLx#8&=a-Zv;q;DXJwqljScE7C0iZ+nQrMtuiPenw^dp7QZ3u)+fr3;m6Bk-M zfh*F1CE(3YM za6tf*)|%(p&SPdgQ==AELZ+rcAYlm5oPh!l84Ci|C+DV67+`8j)WS%}sKvMk=oo4- zd4-ZmAZiy({J}G3R&%BnKSE!`96r3*cARIeoJ#}{Dy9TI@cc5hk zRD)UYE;Vo^ss}K#b)%4}i;=X{AUU8!q>585M_SWMq9msUr{_E|6dAEOj*>W|Bgwgl zV-gYHm`@?1a5$LLm|*Ix3YCZ)0*H8`TUgiu9>x}OaJp*YBxI9RSPHnqx>&sji3Soe zBC}Vd`Rujc5Hgci>7Wux6H&t#XQB@sfOHTL0ssR5GeiSm08kHPT+~eis9)Q*ZGD6H z1Qz4S5u0rrqfgw-5J2CytXGX2BdKxI`*)!H0Du*d)DQpw0}umIwQ(|it^81CN`MJ? zCw#c>dIMt3!Wi`qvLV{%QKT?|uWd zee0ngpY{9f2ES|g-}idyt)GtlH+TA{)W0A4{pOEO=0ZjP9s1gjKleL+^#>pOuS-zu zWc)w(JBok${%k`e(W83mmmaAz_RZl>M^E|L)FJcf{9BhX+egEX!r%3S-uk=Wb?(?d zPyPM7cTQ=e^yr*<5BmK{yK6G~D$?2(* zJNSiK0FyGBIVePtc21g*W?b#!9~>SzFd^DOR8zXCx#0aN-*ry5KNZ#hY@zEz zA)-<@U*pO&)Y_&II1GKVQ`u(l0kx{S94XZ)+RvuNiZM1RXo9DwH8I0*h<#;B%PINd zVKj;zuFQVHeN`q1shw5T4L>3FwHr%|ZER$7vd7~fo{Gij-q1HqyT{uz&+7Hqo%uTE z*T>oG_0|2$_u?gfd+f~?*?Yn`r~>slE#ZUJu+$4<4Z7V8jb2|?_|vOjpV#Whb(eN9 zn^Y%D{))HZws@h$*Ewl~0oOi9^nt%R)ekq@-}(||C21&+8UIeDcA>f4_bUK@auK4A z*mu6`$sT_5a;>Mj?Cegi=IL_@F8=ON*QKLdb8WmCb9=iM1Wb4&=x+LSPoJ}=e~R=@ z)QEgpLst4+Wp-u!gHkK@bt48Xy(TVO_p|A@YV%GTjcpcjF)Y_;T3t-7rYT*Mluy}l z$GV+QG^{PxB)SV%M&=9VZKLjVOHsSilYXiyciwYXb8U#}x8pc5D0e>_aLJyabKRdx zfaS`A+-&;JoRKD3Rve1W1p4&uO8T2?DjMMPxNlG9GlI`ohI9Q*>j z$#Fr;=F(v*QyKW(#p`cPy(FXk8+4R_mtRf|b+kUVl)4PAQ?!py2zA_}G z4J08rtOR;JcdhlxFjDr^xj)-bCENqHS{EH}5ovC-DlW7Dj5Ric-cA(F>YA_S=XOE2 zv56`ssn~J(XOt-xRf{8a!H8zu z#(UR?+d)Nz>(DRr-{1dO^q2bcd>QI%XY2S}oAAcvNHQT@HAgd7$RP@zn()t~EGriV zm`2XUfxi$*J*NTOW^Lkb4jfu$b@S&@mX$3I+>V?3id{o>n~6#n(VJp(m*UQOcS3no zW#!(6HZ_o#jh(}ZKW3sND87u}x%Sh4=PFj7lvqz<#GppgH5;bWoux2%c)bmVHub%2 zLSD0|%gPWLwkJ`WicBrO^Dj9cMKn4#41XxyG?~~ry15Z^@Z1)JC+F1oTTXccmSf$%c~r6QDl$rbk^NKb^VAX{+a_6& zEhhT>U0ZY2eb1DM_fkTUYbaj1Mda*t^T>E|a|-3!<54< z?0c6?%yIq0dRL~1QjBYNV|HHf$n7zYbC%E7Xpd8#lse6E+f_Muc`x;5Y06s!m6%6l zJR5KFGqErXMpm>0m<0ghr&$*lmUxHuQXw%*TJd_^3B@^*DP)~kX6bpXY>uvy5$+BR z&ZjKt+GX>#+T*7vmAjH>zSKQ=bBjzlA2I8T{moXLNttVo$LA^Nr3~HeC=&74sFmgh z6_K#0K8NT*+{^ryB7PN@F@-{ZR9OW z&2FyjE%wk!dERaWibgvdf3gkopQU?cHCJGmlx)3UH?lI4i*zi>g;lRW*?L08QmfA} zzOD&bC4#rZHA|KB$=`h!{H7z3Da0F`zp(iY*Y)Y*)4F#SYlO$5i`PMQ>l-;;8)o+U zZsYKepWlC7Fv#zP+%5Hm5m6W7OIl%28T@Urh5M;*_n-7%wb_`Z3o-yTvcG<4zaz7{ zooazk1q^B_{Ac~w@^SKR=)_O6V#rQd`loGqpsTHo1Pp35{%8JI^DLQZFd>kl_6I(+ z*5tc|o{Pn>O1Wwprf1W?aGP+l4}Gz%&Y{VpSx2wpmm#eY0YCa@>6!MgUF{2G%!?Vy ziuGHUBU2 z;Sf$7xSS!Jx&_F?-&&d78zPo5)Pm{H|6d1~WrFAy!5DJG*(T75%-=VqoJpy5rnYr` zvH#K}NZUA|ak)*3%)mp(8{{rpDPL_t^i2KNE&OuJmridtd2_$!ZKSDa$qjRXD(+0J z*YuhC8Xb|*!v0MoMjRQwnz~^AWivnZfq+bH*Yt<}(DrP?$sX$bInZpGwTodSt9v@p z;kSu-ugm&EdtwL|4$V@`yEq>#+J}ISs*HQPZyh~$`HU9qqC?>}9GMTfYy@UkJ|AD; zLr-9;gv|LFEz&Chia!14HGBcl{T zdG;g?>g@@K;T}w2UVFK$|0ea)HoCj&>-MDgy;^;AuYdN`o_)Qf?XG_Jd%wSrOY+F? zd5@nBZ@@#t_0p%ln^Wn{HFY04;M(i?!2dA2|Aw8Kzb@FTqwV%Ue#9qo?w78nXvusZ zA5=06EDOdS{HN(T>T_t@|L(;FD2T-Ff%}ecKhqYGLfQy8+0?H^p;OzfTk=lG5i2zjE-ZpX9cyB&`Is9mXLR5DqcEv%#R%j10%V;@Jz zD!hlb9(a*IU!&*a|N-;#9 z=zctBWt1H({tUDj@#^|M$9$Al^Y5Mi1T&Axe(*ZIAp@)0@|QDUxS)!!TNr)X%l&m+ z`aDjPk_i#ZZZG&&wQ-9ymQcb~X`8_0Juws$iDkEm=7O^+sg18dPIq4Yh+iQK}3C@eJIT5xM z^v!K>Mi%K9h9hPO1HgEVs`oFOf}_%FX!H?y%xKh&^hNeHneW0O1!L2Yvx~ivnp912 zdwBcbxd~s98pypbJ^3S#=O=pE;4bKnpRV?eCipD7`9u4{$C)s>nB@bY!pr{aT8b-= zbDQ3EhI*trg43gG|K1eqy|Fu$lWM6!k5lLJEsU+Z&F#ECT?T1*HNj%ZJ1in5=c8#2 zN_mPk_i+n8r%&-+cB8lhG(4KvRK&^21X>DTeVfn{SEl;>$Z`1oUVR(&`^FP|mRsE; z+Ol4)n@h3Dxw|>Nnv~`Hf00i2Uq4kV zp+S}TwB3&RPtUA&?s$OJV`j}eiLmAJl1o@V_qF8BO_u6L9`%L&wOh$!>UGfyB^&@{ z&U~Ez`4Z8&47xXe->UI^>uhkxUb~k($5Zou%{5y#^QYpY=mf|=_7Pk&Kq?udYog<| zbjJ#67_-mcT^GpA$QAAa-PUb(SZ5l1oZZuxtX}STfOR5Hhf8H(F9sP|s%EzjwLl(J zbwZ?`*B&0LmpdU~R=ibIZM824TnS{>x1{I?07wer_j@oGZ%YhV%UZ~Gf&6sol^p$e zpaY>-hN|JH5F*`GW5GbdGLUE9`9T)!HU5x`cV!@UJC`;4Q+H?g=hk#;=k??# zd}cLCCltq=$V0IaSoF+nPYJn z@^=kmh8)q5^hnv~1AaC{^$OKHaP$01$83H^KyXX%i`{ZY7dXKVnq?`SqJabI=5@cJ z9R+&p51p+}OBIOc$=^afSvKpXb0Cz^nD}8J^xA)vP3os!)2&6TO=ESwr$hJ>OFTf& zWZ!uW2siv__uKKyD6}hhIrP+=1L8lP&L237Tp6f9jmHm+q%Cbn5iA6wJhE zvW3+oy2%L_TOvrF zzK*}^R1q=#{i0{?+|x9J$R+*1-V7VPYu&?ValjfwmiD-8*veFw?^`peFaB@&0&=>} z)1N0!j9<7#gg_@tZ}TzecD_BjZ&9VbgeBShxpZDX>#HhmO*yQ4%)|GtuQGO#Kf5;@ z?la$eQqnrlP&)F_n#!BLsM<@}^cS4XV&0v8-%0hIeLANOFUOrvM!6HSN66+cK5{UA z&Up$fFuzp!kz?}Ihd=(tks9T`%o>wLr@X{a6Q;IJD8@yiv8;P&R<#DhP@!(byAt$(&Rg@lAREQ7=Tq;gW_-n{ZL6aRPRJYG$|vo zff|mRYDC~m1<>)$L3DdY+Z^7EY*)%MtWelUQpkdpWwr2WJr+QQ{N$q$A?DTPjfZT; zj)H=4HknvJgTuzs5~f1cESt!t2CN(9rT`5{DZyec=R$;(WMhr{Jj`q61{IY1-D{D& zCfNkeVZc-=n@H&zBnsoSM|h*{jdCMlsU-k!nQdaCoVKuJDO`|Cfz;zn@QtKamTzHN>En;#v}ZsxXW)iB-)ev{!gI=ju5mqqC@k_*`<6Wt`%Es!o@;@*7WYS zecDn#Kah%E`mFler@om-Hj~bN?!P4NLgo%_eigCQC#Oc7wqzL>$ISkRz5Yi}(V5`e z{^vk1h*1(Pkv8J22-fDs{vU)E9MuaPe=n}R;-?FwX&S(h*9l5~(?O*+aZe6Sw31$y zeY-zCL(oxJ8B_u%r&;UHYxQ4 z85(LU6;lHQ#(lM`Wv>KvlwuJwjZ%Q9tZD@nmXbn(q+tiOP1~r20s+Hjsfklgb|)oS zgouWmaXfRmee_#j(wW}r+#3ZK$T5o$aHIk$Qguw`1E*1h>bRDl!|McoQp8W#`}=_v zg>xVXE2lwY*)MA2;P8@s)u5#pI0}fiDCiN&$zv_aTP31;@VXx1n<((yiWUrtOh6-D zq_=V)m|qLX`tR>tUrA$W5<*S3QlOFs78`0J1e-293Piwbr|;EMUg*OVkc|X0a7}qo znKM&L5PXc3?Vv0ruljgbu2Rx`vgjZa92rJTs}?A0RuaHY>g#vyC57FvOwffK0*t|6 ztYo;-w8@H7x^Z2(@UGaSf-!1ZUQ{Kyxa3W`PKl}-BpQw@qR#yHnUK|)`-m9uU&1K$LOls? z6Q&$_apD1-q+AV2+fZ1Y?|TwX9F&U?AeI#>YuuP1;-y^G?)!YF^tN64eGYm#G?>MQ zp)^{NQYLz!ZHm2>l^{vMk&DTV(Ucn>+wmOZDI;kY(q@za3fv@6;O9**~eVjA{U1Nho=1+JZ&aaBNH_D=BtKwy!mw2P+A^8k}p9 zEs6+Y37QRT6DFN;fw!mJbNRdF2;0O-5TcD^lduedW1y)d;-TmCg0%d7@EX802+lQ; z7D|^TArg%s9h6KFjhhp~jltmMPl^DWPLilMB%w9|Y}nfbkzRJes|13>z=(}OCQOKw zWT>6zQMtxjJU88VUIH%*2@W~UGCg8~jvrR=0=Mf8B^92iw~|TK@Un^E?5Nk8!)T^L zjOpj%QY_P82W|@BIK0j!auFeyB1@7CAQpn-BUR8;V;&xlp1pkj`L6J$U>78{m=Nhn z274g|d?3h@c?wTSld9!yqTdxvrTvza6Mz(f6+i+wM%erP%c?iLM&?pT!qi9mAPR#I zw9*l(p@G2>(0ACr&5@dHK>=+c3mwRi)Jy_*IUG@K3;qo+0{Mx=1WlUJ=Uj`q+D*n* zu_f@gX)voC2qlpIP?!Li86ej5TZ^8QZWpHD7Oq?V-e_5j?Y-qIQ!(sQaWE-RCcw; zSs5R&a@qkSrAu$E&8>a);tb@?G?k16O@tG!Ozr4UmAE2g_Uvc%%!1D1Nev&8ln3J6 zWNa4EngcNQLZfc1US=~3IEyHe0@HAJ2A`3!S7LiG`CL4xde&as;>=UdQF@HSS_E6k zz*v=oHFA6t4WUsc!7rv}b#|d~!-a`X*&#SLn@}5iCo2?zy0fYJJGZnt4w~j-R4Q&> z96~o?>$Rb4%SRPjLA7>nXLYmXzFC284!swOfie~!ncTom*C&wzjHP0V&by zF(Sr%By0@=by0BZ3to+L2oNeVg^W>&9urIrjm>R?*2J0zAkqu|jdLIoq~Z?F*G2gp zURxoSaUM_rk4BLG9-xAj&DA zzfqO6E5`?;8~D4jcnxtqGd8=08PKK*foluB_>_|O%kRo=A?#t!P`xE7WQ%0olB>5W zZpAoj3fJY9_r+!<4 zrqkc_i)-kXAiXXWQIl)~Gl~l&)XcX0uSUz3rPBiJFPLQ2hv7H_*(^B?_sPs0XX#wnG znb1u-xqz5#t*yNXvTE!JgWGve>_S8WQwkV!YLFw9>_ZjP%oHGK2EN_cwELi_2DM`? z)MWf0s%;kApFoW}rzFm)@k+(C?)R9}^`B7&JcuSXPB9phlrQU6{(}SH;bv*z-{(%d zd}0~Y%rOJ*7Qh`$h>E@xCJElek8AOm-vds&d14vV%{eqSs~JKNan%$(a!NO#6&qX1 zYh9=1J23%l2ED=9dd;ceAvl-^!p)$yrq>S2jeUtZV9yR7!*pfsv^k+nNg*T{wb-RB zZNEzY!--{3Nf;(4aYZT^MlQ;&Lifc2;wCla`)+CXHc<@fv{dme#Wk8U)*e)X2~wJy zlq|C$hwpfCdkw_cP)1NpL`1hONiL!}m=l-sU#X?H&qOh(&RoVM2^^g9314kKl1o!U zw*=Xji~VU4GEoFN5OAs5VN+e8t|n{kK?oENkNF*bwELE*2K90>+}}w9?V;w3 zKG-BEZ_PG0+~vOaDbs8$NC38^3l(7wZfV7k0uTiOI4Jtg_j^%k>MB_bqy*9mBZzKh zP=iBe68&$F9P_(BY4<5n3~KdKD7lM4hN8z?kc6s1O==RdB>hhQI=GVdM?7;vT|v*js1x^R~;@!L_jwc>BZ1mDke;d=+c%+Yi!<~KG?f3|b?oTAuyXQwvN>Z8O_rJ>gbv_s#U{|j zEob$M|Ns6JFBTM!{fwMFu3>R@9%6#SxEfJ5ntXz8>x~&lg~RVq6pyiy5!T3=Uxx3^ zHYY1dHMbgM!E=$Tpj%47`G_$~qKZ@B%X8dRK!`IRDL_lpm15>S2oEVWDTh^r?NvOt1+@|< zwh3Y;P^6Q=GFVGX3Xb?xh#Q?${jx=pdtI-^T1!9-z@Z%Y3)z-p5V?CaoSQCnpYC<< z0Duq>0{{a6LPG;k08kHAe=3RsDnD(>w(Y6+iAOmQ@uont4QDZvkfgV*!L&^?2G%FX z|Nm(H0Dut96wLqt0u+HSFlNj$tZ7J;zXIQhnj;eK-Y08QXvJQP**F}rvPkfu;ZNq7or*+Jq{H#Bsz466lt59NK||RAdCP2 zBLqe?1pwZ6+wRGBxLAmy6*S3!y_qc2*|gfc?OnT-*tRW8GnOYjX8wR-t{X@F>F&vT zDH}c-cwz^HKhz+kpbvw6Z~fGnKd^l2SKb$|{`AamcKXjgI<#Ls*2LdV3|(UGWxrNwHPq24g{*_g zG8ZjeL8)ueyB=|QI*kmr0r^4{E6Qpil_=EAss@rO*^zO75S;2%dD$8A<;G&w_dWuX z7&}_g>A~!mdkLMowmN)fZIiYe+K89iXi)+irO@nbVCm|nrwPqgk}(VHfmJRlmKY%0=_-*|2-F0Zm1YUF>U4A1TI9^?eZ8*A(h4-H zA4PRP`ApkU*j}A77F&>fpqlMW^fBg2t?pM>K#e}}kioWurJ3o-yLHjfXV(4GdF%%^ zKHW>d>er7_{rI2Rqf7nl>EXxt<7{P@ zHFxf+qEachax}8Gb;GS_Y(UOo8)MO8#<(O^I@8&kr-Icj%1uU9QUbDVD*BhJp|yJ4 z4Bz9t*Zy^J__aNDO`CvO$|UZKxp2riDvRyec6FkbJx%9ZUVUk#h`T*i(XlBgJu@&M zy^Ad@a@FRdqLLSPj0a(TB0nx=tof85`*LbMFKbs3anR84Cwl zIcMx^ryxmb!9m8j84YpnB(QzsidVb%W_QwRbZ9FRWD8ea-FqzzZW&)>u9Ov!NNFyL zZ0q0IGplQ46RSq!?W%6|zDi5c-dz~Un*lYzPjw*TfD=L=Wp%TDRWjgT{k2@~yD1~A zGFBonrJTJzTOD!SumpkLhQLl$c73S{_04_y>C~-z@1|&U3Ybu|I@=q@I5{mC@tdBC zOaiA(c~6SGnSF9qVvIvb+5}z|031-y>NXm(n=vr&q={#lxp#Z&O<@)8)iwBM%9M&; z@Dt!5TTPgps3<5rn~@$GX_b^4C=dQY7|tL-NI1;bybHGr=7iFFCnt|nL->gd`B;qBVa!M_qj z(E%fFO>7!_UKF;-#}|z`=Ut3>FV(Gc5-*r?R)QyvrbzFihzE^pHC)gKzmBQ9*4MnW zub(rfwSuDiESnVKZh4G45X-jjwe{TcpO;Q7Uvm|q!FO*0)#;IWR58{t2B&lT`02Ux zIxk;IDrR@0(MbgytUw2@SmJB9K^?Z8^Jy24ag5MnvQ2N!@@@4~#N%1DW=DRFV~LDs z=hH79SszWQyR4zh8Q5d00vNB8{mLvr1BzaI9rGmrt4`Kc8fH_&&s_LU0^n7sB(|>u2#Idu(Q91-)*hAj;ksowO{d z`*$2kJb3)shAcNtN68=A%&S{*PbDG;v|Ws?|NP>qZzYjJzd z-TDMqP^{f?++nfZ4O@bG)2TV$H3&6y5`wGl<0=Y>?C!RkPQFMlcB|MC_HI=^Gt#R> zEbjOSf%F52#$cODCGcF*TaDojfycdcDF=~_iG?%c-Vz6{#m_7_LnbUNnMd;2k}hh4 zq>;zhq&rt2c7D5?pUfG8NZ{-nv()mjmadLYplepxIE{O)@*xu=_`)Rnuhq|jeCSv2 zYL&w9tpkwW(G}E3o%){+p-&t4`K1-yXPYYc-k(}K=h(XSxZl5y{6npU2UKkE-}CV6 z(D(lslcN~g1B>?Wc0sK6Gzv~;wvWxe`I5EUz?L|4m~ zFfja~R)n?R*;@Z}2CM|Ndey-6B?Z*Ca^@*BcZ!zQ4-h^a%f9Xz62f9k$M#5M_ux%x zpC!(p zBHb^^(Cj``F$!6eqk(N*CnYzEKqkNGw@qGISMUzlS{{x8mYPTFB4;rE=PQz#Rxm0(r{E|5|YD%qLp&hPtyEz=r zr5&OWR=B_dC%7w6diTP+q~R;qT0IpoXt<23_pjA#lBQ*E$g_4wHuNz&J%gP|a#Q9n z^(%3+>@{H6?G;^6wJ%S30u7paFPBX{h{U>DUFz&@LuwVXSF6oN5pt?un_i}J%&k+; z0rIxH5b-RnFfl$>$%wJ6=>>&*^ZPU@-RvE;F^iEAy9qu8EQ8IqbZOD$!zsc>>GDhZ z)NTuQBoEP5mK2kW?_ROu_FDAtU1DpfSay!uhQ8yA$EKRLBFdHg-ZSFwUFAb)^H9^? z+F!YjCO@JXYc!Q$(+rD)U#E*+I*M_(aM60{=hhX*^HrM@$aX0>zD`mun*PCfL<3!{J9&v8&zqWNgEquu!@IeaB2{;%1#F+m{w z+90%E)UyNZ{>p-rBEn%FMFDP#D&9ZrR&0207(|}`Z~mP#Q+{p8eB}^sT&-V?WDZim zx%KLqQH5Mr(Q>yd_e^F)-t9PTmNbP#p~1R0U2DDjRVpKBiY859t2qD4%kVPSu^W3; zh@61%G3^kMI$_>jn0Ag*eIRJJW}==}@zakX3>nAK5@}+?(%0~(C!HB+4?%q;&=tMH zyL%$&-|Z!<@(rCy-R1jUQTQ(g`8rB7`-|z;-YNS?snIW^x6umsR4)kc?>U9RD-hX1 zn`g!z>6Keb#0XPMww15d6I>mT2E zHz*_p3WIhZe1RQj$#o{nd`KCI%O!&#$G+tvs8O9FVGuJobL)9XRXi;l%GdAxIhL@G-)9j7GI%N z@A?>R{fSfB(;;hRzM7L0gqf#o41xhC4x4w*uB!YuX?uDdp;^EU5IYt)wmgr`G`xZr z^9}m{W(FtkeO|;eZV>0phl!qcFGv#08aGGD4TApj23mZf5>t$XcYK3Q?Jg>qiGx;z zaj)5Qta6aF+8Lwn4X2XmMo)etxh^^ImE~OxUpFeN#rz??AC! z3l6Fbtm-aMZLws!LwV^U7c9k+q~KCRm#n%2sqfbPxDl-TD3GV7>$L|Fg;6Nmlt=^Civd1iA1HTFQ+oBN)1`WEUS<4@GE&iSS*Zq z2o^XKenF};qXy4xRz$-$aLA{EEa{RLmBlCUq9R(B;C9u#&6N`LsI$5o3%0=PM;~BG zmb}a_+=e0-orJMy?e1l^LHT~sV^R3Y9$IH7Ce$-gjZhWpZk{9L0o*E4e{<3}6JBNY)`2{RM zz`%!9!59Rek{9L09`Mpw;=Ur+p~_^IpPNZC6pyM4?VU&yOI|`3c!U)+^Lrf%*Q|Rt zibd^n?asy3?R$f-FKNY9?w&69fkSkcFrOC=9hE#2%a-C_fN<%D7c9k+c#VnIN`K$^ zUFMq=i!FRBCEsPI1|R_)FX)RUN+<{VfgFx167>+iGTDvix`U1(B~Q@87xcxFBE#i( zE|SVF%l{u(37T{&_T3u1_+7|p`f_LX3<<``P^O?S~&JqG806YyP}G#cHQ}Lia@}Tomr`qXRH^(q^$3c zA*3?F=>o4;<{z@+U{`@yk>4S8c1LE7-@HIb&lky`G(G2JWoGRmugZQT-p0RU z2kYvhAEX0YYsHQ4D36Rjk?opHFMPJgY#Ll zuCL`o{5@3fR|{pC%)4@%=3n5fNTYd9A4bNC(d%noavLgd&o96Z%7ZWVp_N%zInT0T zFWeC_CKOkT9f9DQHT zmp=F7>pRTL`j)NS$Wn%bAMH>Ol)xiVk3s7K-;*|v!IbJl6}hWUtty_n-%Ep{iPbx5 z$&f`Dej+s}M6Pja2urQaAiyK=XxUxWW|=Yw`NW3LEpW|g^UnIEqr>b@ryl8JwR2_; zd0Cvzi4Wuo)1{&(a(-zalO?il;+=}fQ_Ic>^u7Q>K)t`5{O;Tw_J{5_H_ex4 z<}-9Zy<1C5)g>8Y<&?$njD_^OKZDs8QXDKWmcgpSn#=0j_1=S zThSTMhI}BDs($$h|2SLaoFnkR z5DwYcB=fmLAoOHhUP*)4x5?k~r()q^P6dV_H3v}*KBQwOD+|sHcR%i@&^!EpPNi32 zx%YWziL?Drbj7PC-btuQOx`p-)k@|NgF`K1fdjceyc;3G6*WAmgb3?vN)m))O6yeZ zZ?Q0vCxsJBc+H9IYX(=^&=^~k)MLnmC=tNCIVRigIj2xyg{4V#%=fpo)4`EYv-Fw; zg_GJYHWM&aicDpARnK>p#l!9%YTDn&9+a2k)EI|Ny0^`=#&Zx5`rLvo%MU~8@+#^`M@TwG*u5Ig12i@S{RaKa@*xV z9pC$U_moRy(@2>h-kg%xVmdXYNoPpi0#MKQMs*(v0}d{e2azONOTwiVW9N)h6UR5B zkn9b~UFXOXVqBVVGQ|o7NI^c^1dYX-ZFh{mzvA4R+Y7FYZOBl8kdUd0C~jB)k4BVT zp!4rAw9J!);G2NunxCMy2ZJdmRd^wqM?(J(H|aa}X6NhkdjIRXZ?dOG3DrmY>c45@ zwQ{|}B_ktLoKn!X(qt?oFt(KSmnh+lO+WCQ4^t~x6hI;k^ya0l`G8OlI$V0fNfS1; z&+wnr+0{Gvi34BY{L^h8pg19wv;-7WqHP;cu`|ULL&d`3Ea0|#IPtXB|KrmL=5Yx| zf>df$2%zRLCLm)ggJ^j%R@&6#ehBB+W^XBoTiBdTDV+qupmYm?gJq5Or=dKI7-oo^ zq^TUm%9gGjiWw4|8?k-!(=Z>^Nzl?{lPFNyxJWNWOefI7nAmWiXEXGF3y+h!1#U{k zm1x?@3InXnNuyi}T($7I^#0CEK50fAdpWpk(U%~dB}0J;XYDAa?S6B&E}s9cRkA};*j3c3D#f?}djOjfzgMw5*H(li!QOWfcA>)>zF<^ySs zCq;q;ER!4?H{cuuT7o$AvCq;Ef2KU{G_qVR7dG)>guFR%g3?=P*e(sfY4rP)D$T@H zOQItdML>3Nn4@GoVp%~Ae;Xmk|078$P*e~~SYDHa_$JvsHJh29CVK%L-(EKR_Eb~o zqE^ODc5Cwn;|{saXnIN(c>ZHI_rAR%w7uDT>e!erh=V|)X)E11IK1pvC)K^a?3R?S z^-;l)N)z}jPX2oIvue@}3DAU$@8HTQ5!m z9OVQAAk(D~Og0gUG$`dVV1CNaiKGa5mO>0ql{5soUJkLENIFVASn)(*e`pO&@LePG zvR*wmf6%l3=QfXAm7DeqVAx9%(TkY`Rn4GOiWQleUeM2nEtoEYrrZdFXiu7nkJ=;T zY^s$^LO6s{CQWLqH>PObDX^ybT2TWPtF0f2dmxj11HOC;?X#qF=QDE@IY7lRp;21= zIdOe8&x$3LmM;2yGwAnwVetEMdQR60Z9%9t0zhF2WvodOE8tT&r)8!A=)bp3yI{AU z^Tl9c?~Sd^NP=^A&XLf3r{6RF)Y3(9n@GCmN;kA}OD1^))1)xrU<;Y-_ZKA>xh75{ z(#iNpt?+2|?)KxcJL9;E$%08Sq=|b|&Mplk9Zo`Ln-1mEbvbP)@Y&K(qMV#OxY~dQ zkTe-eP2PZInKsY^w+UEtE~bo(vut5Yx*>`PF_Hqk!?iLh+u*a+WO^cS78zj(L5*Wb z&ssgyBA8z7V=0umfj6~a4lxiHQ&34*dqkM);+$=;AvSHF*FXS2Mt|xlH?}~t!MvZK zsT3oi;b{WQwjTJr<~ZRay{W2DaU_Gv0~DMc83`WKFB2mnx+6O6;z%J5Ou zg4?wIEJXweXsrQTQc8}Qdc+9~3Q7iq7x;Z9$nzb-=M?eRpjV{B6x_+j0I3lbM+rr& zoK9QliItD!%nZ{^k(bQlwQp3{aN0OxSW*+cis>Y3DXsFarH8CI( zvoxCyCA|p8?X*IZ?aTtyrWl9av^fyaY8ER1jH6UFHQ^3i%_WRBb#7iSXU>sTC?mst`uZMm$=j{O2I=}PbyfnMi{~~=(AmOc09eTFLv5eDi@aku9C9JVsj!GlNi?q z&PLB_XX*d9BU#bOeRb0b(HOX-*a;KO5UKVJ1jh!4C%rMwJ}deHO~r~s5iTUA71++r zsXR4HQX_%n9JUMnUE1orlFrxnLK3jVCe2MwO!Z%Z;;S?~V|Ai*p^NJfu_1YIso0!N zaBr;|k$%q0iKU~r*UHZp=s{w_H&Q7zofaAZ(HR#W3M;pY9iR*Its3)71p?tY7qn<* z#6Bs$(f}hOMgXq*#`Z}0`2xMpnj|lkixmNcB)1YtggY#}B>bSV-JfsJo;yxk+JWMHQS+Ug72;kRLb(jtA+e!Xo)>DI2=vgXh!NQ! zW9LN88d~uv69jSoU=+TMFgN29mTG={>U8O~HpE0Yol77)k_^QLv7h;S432F`u36UOTWB?XdSyty=N z%_zdEH6U$>6$mr0*@dk_47!p%g`KD($O)xtF(zARcBY*i0{B5UZJ}^zi5nC(0Zotu zAuh47fX0@s%{GzNIKM!RPl~>NW4@7$2{}^>wFQDOWn7RHU{7y-2>t_m#N=o`a}$>T zg>-W{;{B-zpmr^}h;yn$B1{et8!H?gMe_M3)?k=eQl-RfPc4>%Vd$(ygNf}e6tnF|p(z^zPH(YB5SM24sQE0fzDlWFYfsW9l3FY%(*~Le1qPuc5(EeR@Ux+F z^xrwLqxNzwU@R8|Wz#WYQ-I(G3YB79qTmyQ{-U(cO+gBDQy@UnMr#sSz>!NFb~&{4 z&Ab5wx;@%HC2kuqC`CyZ(B)1h+O`u@!V5LN(LX6~m{yxya>ogY2Nvld{(Z8vG%p-F;+lL|#56L|&1_1EktiyIK(eMq zh=bevgEJRB^&NTSGHkNKk{c9g6EN+h=77xNPa^ z{_?iq6wJM#7MOK_R=rpCG$##~wkmkZvkhJ9< zIM?;2HP&0S#U`aoK0sPe)G29Q5IVNUz4#c85C50%y8gX+#8Qm~1hj(8iFQ(4ZCvj$ z&L*70n|qgR*VEnWEtNz{BOq*XFCrqH>9(z@WZKKkUG*2QkHg@5W4Ax#RQ8rLP;6ra z?hLHd5NatR7$WoS{IC22(Bxu}gJogKd?6Z|7fOoZGra>e_{!f*{Wc{UdCBamKy|stv z91;XO)O~@SYtO&3a=98eX=YiXoZN1HD0~N4CGdJ*PYBC1j1X)IlZ9ChV))gHFjd!Nz%EZ&7f4cIo@vv?WLs z7|GNEArYmh_!Qi0Yu}u2K>EeUpVP7zYT%4Q)fT`tXCSUM$CNIX1hR?A_u-DwVjnsh z!u|ghh{m=DS^DPwpI-yRJO8=t)bV}seUtEW`V~ZuFsYHU7UV)Bn6gToAwBk6?OJdq zcmLzui~BUG>?V=O3PKJP_I8Pr?^&J2a>_ep4ZGh8`BLrrKSBxgQF$}|^nRQp0+@y( zg*ns~ie50d1S=*JITppJ!SqT6#{NA_9h;llgemzaRwf3C05e5rY^o;oD_H<%Kb1TB z#?U(ZXVaonuB3w$aXM)8#JWVqp4 zXcCN~Vs+Y-ZFx&TR`|`$7@wEA{{_|E0RKMr-)Cn1m8@L%`EHIfTDf^{9Bwuvcg`c`%F3_L z%ZvTU2gB(9)-u@rd56=T#mG7URNt2<}!GtM%nXmdlxvA!9=9i9A6^hnM zR`}MM9;bm%okG-JcvdP&TQaemT%6ULqM{=j%1v_hgF5%m&gIOo^^0vL<4KK} zj7|;-Cyx+Vl`Ly{QS@dc4M;#8IT186sQyf*`bQ|gD=(H-D_*a|1 zRP+G#%rkQ_YCM&km7ysm>jUWD8h_v^Lp6x)w7ZAX3Gx*+a`C3J=>IdxSIf$#^B?|y zw2!Kts$O$BJ;~FNsZ>=-vCvE*f&EqH~ZQq zFyf6Rn0$ubSX{XkMnXnFMcBx#>&HpnEu+;tXCb&AauQRtXOQEmgM+su^3eN%DOS3=ebzmqHEEqF!mPcig0la+5_sU+ zZMEL>IuHZA zNajd!GW9J>S%9~uhs00!2C1P%Gzt)42=FaBs`7hkRyJ}A%3rWRxMoi`PvbkX^*bi( zaV4G9PCj!Z2}0A=;_9N*_9E5Ebe-)_d!|%jiA&YOtq9F<7+W(5O~k6Cqh@j1)@O#^ zouPtIi2c-C&QC^^O?{T81@;zbwMaM4dq@1oCS`Q#O88VnF5@n@DpEyg=|RxM9n;0| zwfjG2Gj9C*RnDWyZMgVW6DegeGvCugJMKR|7L zY&5rm!KCO$Dafeav#T3ch1RWKX7MPF+IfOqB(F~Ja_GTLc7J;ps>do&+)MoP==2)nm{ zNi7A2_l$?p(G9ey{kgM7H}-#ESzhs>+Za5jA`Q2a(7>x2>SBA9>mym}0T`?IgMh-; z&dePDym&H;@=T$x6%o7FPF1AdpabA-)3AuW)q9TzZpz-ykIBnC@Yq*nxh7fiB44IA zU9y#=8wdD_w(?*>4+r-&Rd{J{gYZ0arxJ*bX)1d%2HQuSJ7V-N3l`qAec&#q?~hxv zGMq?VnQke}>3cn<_vwY=JL=H19ipx8_icdknTOhhJrpwCcFomlRc>#=1vE{7i&`YW zJ*HNzzwC@J&uTyRENBVI-)0$og^l8kYq$Wlpo#=GZ`9^z+G@k`JYofLZDlciQaDe*3$T7atWK2-_af))xqr4g^nEY8ktJ&Luj>WY2U#LT<` zX8w3x?HIwIsGuhV*E_wQ?%t`R57zD#w@T)#okYB_;$K;-gwk!RTF|_oo;~RY7Vwq6 zi|y$*N0F29oq0^~{q{!|Q{;uhOm4l)iYao;Rd}KPHHr)5izderjD^;VZ`+zX6Iuy0 z*HAU{@jE!o1zOqo8dGHfMugTgt7RY99)wn7I>{ahf-_OiKuxEYz!=S~C#wu<^EPVk z0tKtVB*b$!fD!i?tD6}5)D>J47GG&R;yXS+-7rm1W?`owgW8Ng`JdXs`x zw?5nS#_l%g>zq?-8HV6H8+a8UIC#6QFLn)S!ZZZK>}3c`RnEe>uvfQgxf?Z(!mQ0% zIh>tgw8hz7K6rV_g=moptKfPSZ2gQ^K3k71L-v~+e?AZLe0lPhzj-2)zdm0DglL$@ zQ%*HdS;Aa8NbvFl<2SUT$|kk9{!p9$-4wT%e`fW%9W)(y;p@k|J?>pC3)Jz%4G7!A zfGK?3FMp?quVN?Gb64JnsYrfW*y1Xxep38z)HdW)a{t7L_J)@A_4Ob1iHgIv*V`@W zDCrul@i&@U1?J7FG1vVGQ||5Mk^A=E{U)-ot{0CVykLcdBkq0gWAefUm+@K)`%hx8 zPI$0WY(hqN!A%5@%_#%fVAJL(F`9=NBKi3~K z&W^f1pI<)eS9d?%F|`k_w+@}brY^Sr!^}J)s)|sB`uC`*laqq?MeTptpr^@MAHF=< zfBS~z_y6UNC-k6q_ z(Oa@Or!Ig1@O1X747UDOGuMRTj&uW)COJNKo|nA!`)@L9wR^AO3U3qK^%PYc1@Udaj#oD zKJ6AO7CyH_M>??XKboW+a}P8ra%R1O2J*@AA;K6YEda+xUN-n#%`W{$r?s%>_20u| zcO|=RgY#0MF$w$abm*Yi?3!}J;Ms+?M4}4cXQ3-k9wkQgIPxm*>W;ac7&e~l%zC>8 zC+-+j1ayNAuesj(Jo#MRIgw5wbvg16-Ml~Lo$}qd0SzHvW$t&`@Dt-_5Q@GV*Hq&6 z_Rz-CT)zIa6>yq}WRfY~7<5%{GgJ2fcWSlo&H8443TGIi^`kK!t=8?6!?WoL2G6bd zdwy3t44#ml_Z*iWx}9Z{htHvMnkmA%a8`mptmTj9uie|g(UY88LhJ0_4tZJc_y0Mz zUX{4=@aqp*9pvB9-T187KJ!Mrv$k_wcJTzB$=m%zsJh&dlv!biQ}}j?F%<%Xm4xdf z+fUi$d$V2FH7f79xqp1nGFnnc6aZzFDB*Uig0-%IpUsqCGk3Kw~Q z)~l3zRyn?5tVe2TPm|RE1RdSY{DNR+^ue*vPs9z%h*Y-9~Ih-V>NDa{KPl* z7tHN_`G^dp$39*BnX?H#U9{lO)4bBck*asNajU*hp0Gp7H|Efhj7ZkGG9CTxl$XfH z$gnFX0U~EQY=OOR5-SAD+qpCs{pM~iLNUGK#`u*V?3C%x;vQ)cf9^mY1PT&w5AIC9 zdwEeeUyav2W?4$h+?yWeY=G}wph^9>Rd_$%E|nc6WOxen3%y;}{gDsSMe@F#p=-P& zSfN{cqye|FR(M;Ti2n9gU%IZD{y4ko-ilN4@~-ACJZS!55T3~p{=SdLUu$(eIW@2K ztvyy-oMBay@1D+~t2XWaIMvI+2H)`pF4KEw?{~~E$Kjn!XpnK}Z5*Hi75{vGd%J{D=<~|{~Rm%PYce?^13cLy`H`mI^H|s&m;jL5o{L6%~!@zi0 zrPIafVN%baAZwq`#plT z@_JXnJ5veyb=$Hp57`}6F%GI9J~&!?dej9wG*||o(E`4kma8ufEm!UpfLzcqP;R&~ zH$W&VZx6=S+BRe#^x=(xMT`&cel7>coGx9tTj zE$X@;aC@ai+qGGc@ab*-vag&cT0!8`&%V=#3*PVdU>i|Zg5?_X8h<7?{>tJP+S*Q! z-%U^aI7MNNVQp@JAI7Y=WC=I(w_4@(Tj2AE!wnx}0MbmcI?%ldeq%m9fmZoBHS*t> z%GC&k+YyQI_oex)Sz}|+6%3Q!hg_{JBzBskzsD&Y$BGEMyQ?U~ZRzV?*C6lR8=1DQ zpW_!o%HC%<6o1-}rS=A8a6UBghWEFBg^z$XvDEI+_uKhn67Lw4y%I23IUTHZa0TxE z!mh~e1hZ;4c<*1MtMA=5Yws%N0#!NTbQ3i};P_?V(FuILn|7W6SVQYae+@=FFoneH z8Au8GNMZ{SB$RQOQU23!o)oU@*;8M6?ROr>u|0YLwpR?4CySKmI)hLS+Svpmoh#p& z;H&x79Av~n4WZaaiay0B!W(;?BzOyZxdOr^V8s9Gw|Z@4MN00GL<*#slE`+8>1z@j zBPJNN4G_-(-ripA-t&ImImmyP<(*5Sp+c8IOCE$I+m;d$vQ3IbBWi1$0SW@Sde2gv z%bmE3t0vQ=!I9@Ek1aZoI=N;Y&=S&jK9u1)^Y}bU`=&_%_F^FwNsFl@L>ZZM^7a;q zg1%4(EY8oQp~oiK2Sfok0W_WI-vNT^s-o@yWT6N2?|9g>CIQ?=&X> z8ugRTbTAo`KsfP~Bt5mgQq0~JwQGsH^3`~4*24{}GzJ3z^#MN9Bh0b?%aVhN@qvycXb zJEWeBog_9oyKhArkXsGuQZ^b6oU-*p4@E-zKPpebX-%dKw;Ffb0-$|EnJ6QY@{a*x z-P9{yx98cmm$rd}=gchx$EFvdm#snSv=D4bi9lvhy{ForGbih(L+K*9aqHCH4HEb# zPQ{UIi})=n$LU^T(kBcr9XADCJqzo@9^dKdc;?PLs->WUp+rvxQ|7pI_GdO7kxU!{ z0@r7qJB|I8r~JBonTed5Af$D6Ok};Xb1*OA3v6qz4BavF2=B|VYc&31?zzNJPfP-= z$OX@07{G&F$k?bCaCjksF%4$H2$Jm+6^I!~LvI)|XIhcl#6>~Vm)XdCOW>j&Q=q}B zV{``vldik4@tHPE>BLqMae6y&x{oPD$OaQ?ozh!nDom2t7f>>2lMA>S7;w6fDRLmd zl7OOYGeszaz#Bjr76zdb-)$DcY3}`9G=fZwDxyWHgrKS7ViL5nB!gPKfb_W(IAqsS zK*8v2$_oKSg0-kXVLhn@%ZBgOOoG$Ab_KX%Q0-j3>a;DA;CFcSz2Ena zS0?ukvTG}giBnQa31!MCN>++B^#pvWB+J-LV)1aqeKJ8-JnP67Ss)1pzcLxVF@_F& zuE7%sNm6XVXiPLB6Kjn%fKagFB-$=q_q}l4W+c z`KTY5qipf!oCLx;rCmubrX+$T_N_qc%?H0yj3SsN_kb%15YjDVeA57`DcM7Yh*x_L zzNRRmlXA3JA*~BBQuWH5C$dGQ>=)^MQ{mv z5^knwapr@K0uc!#<4`%4gLE!UN^MG?2VW7*#4WypFa=OZ#+4*vgGdNwTF1Z$GX12b z@|&qsj3Gja*ytIcR3^#jBubm|fF%Q#NdNFQv%FXyA&@9=NeN*A#f%ihE!)zG@b5X(oN+{%WAlXoMhl%{eef%3l$+YUMpq8JH7;b6dvN zn^Jt?!kQ9sD-y=gVUh~so~;9C;cpiXme)*{;?EbHB~hBKG^FUtf&hs8&`cH*eyntU z&EYBOiO*Wr5w*a_MU#3aBL>P?V{y0R6gHEmm{o>RwN675Ly1DCptgT+<$ok@oczXF z458sL4NEzidA^izNk>VYHUgyxOW5~2d18AF)p>BR%#}!5l&$kZE5yw(#&xx# z#ho5Y5f;FTF-{8xon8Zk#_*7B1|9}LX?d^1zs^E>^f2bfM4EDYG9>wd$%>?z26e4K3=P7*(u2o~oh7DGn$Z8D+61ZE$WQ#wV&Zlt8)Z!5k52^7Swn2K@#UY5ZPNW=2%JWg87 z;VpPmXK&M`6haa5#gJ3A*A1qrzyR)>W#Oh^EPrQuZ!1VB7%1xLFBc1%5L_&XA_%tlGKNUl`HH;4>F`z< zBvkMWTx5!f4(lwyVg>vh+f(l*@&r==PJ`6v$y#y%V5Hl87?Qa# z@c=6nNtlwB0$eA?Uecr~;=gfse(Ry{j_82`<`7}Ucr%C=9Zs`aE8Cz=NB(~Jac`c@ zB0W6ybOa>kd7t^4Gw08F^Df_hKHsM5cio46wA!H&>Eq1#aTmYiD}MfdVWNJh|1Uqz zrC#iRp>w{DODCxLPAcJtUcwLpB6}{*Uf-%o85d(OaSalGTfh2_-XvBMp&U~7;9z8} zV`Iw8BG@7Y-kZqYR&Qpi@{=o_mHnM+1k39vj^KN0(Em%IMm!~p=ZGSjBnupj`Nz@2 zd!%83Qbb0Rbkz<;7;MRA4v^{is1zutel{=io4adzni)E5KKwsF-VWDntrQaSEsR<< zY38KEM2BxN(7sKluoXMtj1H)gv1ZcENF`uH7AKn92*sAyPp0)wh1VK09TJUDlkOe} z<1I!ZYn&+J&4OHR6GX78;CMn1Jh-Eg?~D<+#7M#(T8C0u=NinWEmClb3Z%q>NGOdI z#(O7|93(+kQP>LVO*1y8hVV#8JlN!zq#Cz-64%^8pne3&C8GV*-V`?&FjIl|%uPvX zGeYDzFw&9@azvtk@vcci{pI5QE^I1HV5nHzqU%9OYb{=eX$&Q(OJm>We;dN{&fayz zla-2cq#a9FZYt5U&ZL>7qfVA%YrVjBqs`=Z>k=r^LPMd^gi=x=wibj$@;8iY*K)f$ zbI;urgT(dIBImWGM5z=-GC;a%?gYI5L+RleTcl$b(Ym>k&>2r)9XNRwQSGQdgULGd z)b{^A+xgXo5YYf^K6$hwR}i5dbiSkRHWFJ#sRRaOuqDn3>T~Ry{BfptP@MouZBCFR zDI*cAu~BT42hEmd(ls<$^$cn{#&l9r44!H{5*CQ4#|oHS-+nGLp760o8H%$a?UiG> zBNd9^yafYK9I@&ICkQvUDCKwjbxoRe=pH9;O7Dt7!Wg429H=xx?X8uLC&B*hsLbVb z=g}i``LT+Oi%n1d3doHa1t?}`j}~D4M!y~B*jf{~A5HrB^HCfvQ2?t66ok}>K7jEc zE;#iKU%G-?n?CO7n{&EMjF1tIoS5c&=BN?{z6TOZ$;8n%#f+d)i|L`|`d zS%L?b5=I)0cHutrxg}=?lHn{y27@GOwIEzefwZIw$#r0Bi)=<^lF+D>gfmDaf?-J+ znOtk0Tl&qnH#7ALyr8=R=-@gc^I{HZBOp2U4p+zU(G;w!y&Amku454?QA`{ddDX+t zg7!e@rSK>$uB_cjy}*eHYEMR*JFP{JRg`)|bvUjlyLu~6X!OrGbwBhQLWRuf4(s&J z^!RV@i~sVq`}Vr~J9C~7S@iUQa8BaTTOkIOF(#$3tvVEmM{6VFSUWFCy5*-B<2MKS zC;!g3_~y>v`)^iW@@Vst({|`jKlpre((SO}i$(^M50wl6#ezl%!v1!&xSgG|Gu%9! z+^4Cz7Lt$nnhmKGV*z;u^a~Ixe*J?y^2gdZ8G3n7eK~U%8IOpX#}IU&IWEIOQSz)# zR5T5knh&-3l5f9y&vT8QKYw>KFOxUgG)cmVNvJ{@Uz!DWED5)AA)0iJ-5PjtwJLL~ zj|WFQ73h?Ziote3y2+!#E!DsJCzZkEGZ{@i4_8?6Zb`2@7q>r^2FnrP^k1j3Yu!W)Af2;gBgCixF_)uVE7&Y^Y=Lw)!j9S%O z0qB>_orXo^{{PmGn=bzUA0pLLkHGsr2Y;wuZ1e-gn9(p@Tgn7_Cu>haJ+a1qHVP`5 zj885nSvYwnQ3gRsgw6q(NhlLekmpxyTPPY?XL2IcJCyS1UJM>Ek@K7x5Q2}W_)|3; zMb4~LR*Tch#kG)%EvSxA8lnc(j-F6b4>fl)(;aIx!<(9R z3JeBg7JxY=rdUtKu=XB3?N}2}=eqGCQIv$mV>9o^o+e2ySq8}2LPo{jJtn8!yp$vc zwuO9&v5GMWj4O>f5iguW#r+xj50tO*f%ChnoS%FDUOHL4x*3_kL@o4NjCIz@39#wq zGHzz^_stU38b+5yQ*!GC#H0WSo;7$<0uxFlApY)s_UaSaRr#}^u*28utBET*ymC|o zOkB(^OsW+!!X$!{phX*tel!iQb9RRjkMJBx1Sm9eA@q=0&<|F^6$@O~D(c&8ywu6J ztJlt%-Bb0aKL88fiow-^A|Yz)M7KT!c*RZFu-PfW*duDy8+)%~|%)U;f}HZ*ngo?a%pf zkeQq$3Tt$VTa=EpFx8!qX|sodex0oIcq~3h@k#LFpo&!j5+u>!sM)CJba6CbP&~6d znO>f3ze!p7pfEnhiCat47G0&KtRn@Ff=*j{yyEymrm)iBJ3z>5=^z0(-4GIP1PCgb z!Qy14<;xO9JCZs6wiff3A>NRbLc zfC}iKmCYgJ2obbF$2tWnG+KQ+4iqG$u^#CG0VkkJfB+Z)0Fjxnswe}7cQDu%YM9NF zBqmKsnzu-UIjI#JC}3>BwT!k#u20fI`@B-Wvv_n-iW14+Pm}V~@-Di*^*%?xu=2Hi za(ZW#g?j8R&&iJ;`P?;Q?_=xapU3|E>%Xk~I~aNY`TenxkH7SlU#XKz{yOrtfBoy} zn9i5{>6flUtCQ^i*LpGS{^g59eJI_zavWOBte*UaURF*sXZk$Z8Tz>S7`%M{!OQ2>eY84Qy$Ak7?SGhrvDj+mbTAm$RoQJx|yKfv07QzKImicC|p{!?VLPklQy`m-^4bNzGcCgAta ztIx>ft+Dd`yajr-%`_G%xjy zrUZ?OQ?whbE|1g9%bwYFdQxremYXs=R@!H$T+@w(vGsMVMH-)IHff)ik&H{+Ql-Je z`cr_ryA(ji$ET1yUA~M|ZldOoDNa!p8s;e=Y{r8HL!81=4s}^%czJsH`98Vkd^D}3 zq$HW`w$9m9z!ZP7*Dkad+&&m9d}iipPEfU_P)L}X7NqP0t6%bRMj`bHZpxp$Y>dom z+^;-CKbM!t$Q8DIWtm^hmz>V~e0Qq-wCR7Xm8o5KWF(+j>*AIoO4_yR&U1Z_Hg+;X)dZ}r2=O)(p*wrzPP_2;eRYTaydgo_9Gg~v6p~{!d#?Q%i`9IK+O0qM* zCboT~dy?H7@y2+s#%!rneV0I<@e2mPphnhze{!?_Jk@9PbnBkNt?Mdl7TaE;r1k_}j9Nds zcF4}l&&SIB+NXTxYpsGkXQec5w|Z*~YSJQgKpmRhPp56n^2p7{&gI5iWU?nCeaGmK z?tA~Ixgl%YojKt&HFwSuu76q+7wi-9$`gm+dgf&N!&t@}sV;mc-+gbUhux>86;l|l zspTB7H|A6Uy-!W0)u(`Jc-AhplX^=Vn?PIH$=&+R395Cs=gK;u=+T8zu%%|FFSWfX z>u$_98E!Yv87+P69(^_v+znjEwl9oZjs528kTw*yexuPqFj835V~c%7(q(iKVhiB} zbi5P92D#myQ=Ro*2fgh@*Kk^Hre^(zl`T)rwGAy*<92h&{j%{FyD1YLv`JXni>ljI z6g6x26$wk(o#>=`*7cM1&uuRAxP~Hen;N;&^h&A5)Q4JCs$;Ko%{nsWWb1b>oP`|z z@f`Y|oPJh)#iqrfeS>?#*DmO_N3b3#B!Q=+Ql2I4PwNEQ2yn@XII^u`Sa$i?#`V077NK@pBWb z46D2Y%LZp+a`1NC#ZSV;)Ew&-0fz+r-D6i7@A&MzFyE_>{A#pJ?7xKZc+Hz%;vv;gfVKLr2w+>o0jqD7! zRYkQ;y|=ALr#+~u^*Uye=>K@wIr7t)?wZq3$E(7XSjD7ET`gZV){jGu*1JikLOjd- z+--ahv>Gq)bPW}PnI)Qc8rHyT5ymFn&2Pix+Jg3fZF;+T{50BDuAHnl*s$?7H#XGR z?R?h0A65o~+uMBXjGytjjd7z|D@apCmsm@c#dyl!+jdmiqfZ&92mfjA+udi`nynGp zsWM9amD)J1ndz2%6)z#puOZ`q6U}|^8&Hi?NDVRwL-d^@OlW6tLn>wZl8*7rd`8ZG zHvLCtqgO^RBZ8A;8|T+vA3fvVrm|Fh5zJ2WyB$VNz5v}xfdo940=!FUYt^~SgXGBd zWGye8a9o2t`3+KOr3<~Y9sVDAlFc4eiWeZ zi#ElV$}wIar(c}7VYdSs3zJuY|JW(+uJV7^>wj)vPt#PkrJW+dsypXsZ>l@3L;&v# zs~!{O=?(tgd9d`<$cIzpYt^7zn%ip%>~N^TwM&cFHw)V) z8|!e&+g`xX#6zxAb($1PU0ZZYY?1rMc$P_VxU@Fn;aE|cDuu?VuB!stSCj&)V9kBu zNCrc3nKp**EislpK2@Zc^E}! zVs?`>B8wubRFv{lY}}z2H7sU)juASc_pQtAngRFrM>54V+I|2X0rlVImRck(u5xw! z1_NpmTxY+WY}otmgI>N5=2RcbxPaUdT;m=#1y*?0O7KLxCQbOJ+TK|_l--?76&M2Z z8|w^4>q8YS)OU_+afM@o*u?QIGh#2N4nB9c1d}TMQdOm8{r*sIe!fJ_EVv!O&pq?mLi^s;`T6 z7`gke{`6ZgFS$HMe?zD1ZFdjg3VP#PY%M%&v2&hkaR^s@#C?u4%*-~RT63yWY-))~ zz9GZ_To8!rJBKm&nJrGnsoCc5)=lrJr>OFP+QMfH6%|zlO2E1=GLsnN@4j=}bT?ep z6tTO0I&VBwb&Vh3iOp>b-kgGLuJN2d7j}i=E`a!@er)^XD%SWbJpom?wp{Bu)f8PW zv6M_FqmjYwZ5MwB29d=$7J_lpSIw1*lP%-mCDCi9tz6t!fgLAu*S(G2zJKEGOip&I z2%;W<sq6m6&PZLI)w%@E`nRSR(#!krt?tz@`5 z746)qoBdL)qS|Y7G8i6flPUjS+fLvS{*gH8qy<4F!|^Oi`6p-R)%SGgnd0|LF;x_B7rnkD6|}FR62BwU#NZcIs)XNa6sPvo z-Gs|GbJySJ*kt#;*g$_6!9|>-gB#s;ksecc5A>-EF%+Kd5^sH;OD@i}PGaJpI(iMK zjL@z^9Hg!A%j|;t)N{bjvvBupG_tKWm9}-+fBhxPtgJjl-P``1(#rF4R_WYq-I&FD zyVOYoW{P1D?Mt>qim{2og4g;Xc*edG-C60ohosy0XjRYvTT=W+2jFV7w{HV$mWH~} z5qCD6|8k**Qu^h^Lp(943Q7E}`B=7t8xdt+VEDgRG$|O>1lR6tPyX+FYINdi#dlqV zQw}`Kq2f1x_0(v1nJL)&tCf zJ>EQB>;OtYwZAHU!xHKi_x7I3t;waU7k^kUCEdo~{S}U9zH3Wq(V?gH+3&u|yi(gY zt!piv@$sSJt@Y{FZADeMcD@du9%OxARTO-(@d#g3M*o4Z+FEr8=R>B zPSrqVFV(CCHV@DjpiP{n`(G6*p=J);vVm95o*xTBdhztOQpBZgpF$eN!(KFN3}+ zu#XTSaj~{nGvYjZ)M4lk0>$=rM0~8?gGhFOwcswkAmNqr#15#fMS#%C1V;qic-+73GAN zuZte8j^OHML#;}vv3}yoTVZl44GSG~6rypxUI`e_V1K)jRURjsj;Z=i?Pb&I!lLWm znPXI(xR(EuJZI29cuKR%vf@9xfJ&UWe<|M#HvY}`*1pTJGvD~L7DxaeN0$JM%-U5_ z0DinhokNX+|5d;yR=$kGFIJ{wga5?IHWw0OYiR6yzE81@4R0C~TKI(dTfz@JW5g0X z#*f$!bnNssv5kwbyhs{eQLayMe2(8ZdHA)*RhK_$t+!=?xtnUf4<7OD+Do{_K79Xn zoQFxO;y<^p(@bK)4jV2CqK@7woyCne&T#(UN_G07Cs=Xu@a*5zq6vM7UuK+-BK)%v z|F=_pwY!n2cSUCKoFwRSukNsG$AgdyD8kOBJXu@(eAJBY9w#vy@n?5Sw~B&zjpDVs zmwqscD^yFCMXE_dtccXi*1PY!Ek+)*Oc@#66|Jn%p4Nx+xFvg#QR zuck_cx3?iwE>lWkqzfLUcKF!20e;ISB=m!60LAc&h<~)t9ty7{f-9a<6W;79|LvfS zsmTLpUJdW62#4XDWYXX2&62o+$&cOj;LT2shjyC#n0dL`9{M+Sku%4eMfvSx z^)Kc&eRP{&V!EpDeK_fWy?=;{J_>anZ4~K<9@1hj%`)y49xKjY+Z%+Ozuq@D%iq%* zH=S!iC8`uKI6Jn!koqSMZb1BqGAP`^BHg>4anxsO8ncPSC8GSUQTN~0j-zu zk<@XAP2#xQ!KclQO>l2I%1auCs>$TSm^$><~^JDdbr;lMbq58R=z5o3NS%MyaPgk$k(Ii znlco@`0=CP?yB`?nuOYPyySJ{i!G{nJSnYRq-%2wme6}QWpTOcQsgIT5Kh)&IZC*c z&ssT`};C{9$08_-f-h-2AVh z%T?mM7Ku1ZA|A+;8qBc=g2pQwp&eRsd9IwJ$k6hfDFk7VE-}=KQR7J~YwP6=KWIar zivH&OW}P8o$s}p*fenOQNn9y8i>rG04p!0j=D(h3d50I@_@$qHe>w9_e!V1xe-tg? z^rDvvqYF&J#59s9adCPWB8QZSf*>Sfj&^(V-=7;B$dL!#Q|CtJMt*`lJCFPDV*x(( z{o!21oKqZxIq?>sNg7g$3V9CJtB&58^4~|F(JOrH@}vbK9E=t+NduOmbbdjf*}b}7 zyt$n0AF5!N`DHZum4)Y#`uOPqO=SCi_KUCC)Y^maN$ANSKt4TWRPp4P5{%qvXx(ph zWoBgO_UM`dgQ(I01WWFOYegwuo>79t0Iu0qm-on<&B(K`?z~P;c5dW++uy!E)k`85 zb1MfK6QGN&s?H?T2pV{AW>Iokbo92x24Wf@m~@2iWu68>VRL~44~t!tEdA4ba@Kb8 zotYX8rA%_9@9Da^xqnEY&EJ62S)wt*IS>Q%mI-F-dQY zL>n^KGM6KHAX~l1l(BcBqCtVw43?}CT0Ye|r&kmGG-$H60$d^vxut9rfP`d;ji}aiK_uFb;;!4wELoTiw2%i~ z|H!)SQZpH}km?Af;eccE;qS~E>HLx87h@AN#iU0qy?}EMC@hV!5nNkviQRHGLPRVW zTYHiqrhg$CdgSt zLMBK~PN53#+zgf1&6jTg>iDMzMZxaTbbt((M7;|LRrPtOKb2F60WJEMi;zM%?r{pq0?d} zCJ_H=Ksx!Ao{?uZh;Fj3M??k}{*M#yVB2Wdzz9OzZPJ#jW&)Au%7*Y|j{pvp1(!HtXs@0g027haVv(`Zq2uceFA7k1J;1M$k zeqImh^t?TSF@?d&GtLUV;awqNJr5TvBo%>tP^JZQTNjk-)k3S!HU!=B$oDjNR5myh=H@QB0=Zv8C*3 zfD6fl{l{Qb^5eQ@`LPyRmKWa4TaDwOAjUc`*4Ttz9+B=vtxc;Mov4Xhz>9Ya{~6}#r;boEFBYo=1!>4_%PAB$rm z2an1{tRxLg>oXHgg{zMd@b`Uujyk}Y1(WR=3T^2mLP;P&R=Suo` zXgNdS5+I*504KFViH8X=r+Se`QKkKxVsCSFk%AMks493eT3uT%zCL`Ay$4ReLjzvmUP{Ad$wJ;2n#^=8^-5h099> zWcBAkGjm?P*y3BBYkEXR(qaviy$4$;xK4sOn5Jy!U1$7Q#=YihEdAD7rpA&h3ZSS$ zrG+*96^}MJ7L#w9vtr+Lu~`04aI_RKlP*VvCUL3Eky>cw(^s5wnw>x?Eubs2!PpXD zrmOvE<80@t8&4H?U9X1M&~wVON=%yQu(*ze&2d9sMpZ(fU1wbv(b?ovq>dpQ{ydd*Q#d617AmFbf?g`!QW8ibUU2U+i+jEV;bfLHs8O395r*s1>5=Zu)Fv%#KG znD!=&Kt!l?%WFRfKnmYKo3EVAvGhxk>;N5+6#+%*Nt9@UM^qkHZZndJQ0y%5Od+! z2N~-3XYUg-r`CW;n}#n*S^`~9d^bR$#v>+$RkO|gMYR;jc^tw?HR)r96<>fkq4!H2 z7ZDAGxBvTi`urJLT~pY;mV7ZIJOm-~5k;7e5F|LYW}b_=l*0Gn!)s_M>dnBEB3L>N z@eUh;IT7j793UmAQCNQ}FL%h1TAt=WAp;eA;;68t@kzNrgOWm}luM!W*;6b2>v6XCW9pBbtZt0gI zu*~Pa6N9p`MT|#4kwdu$DNbrhr3Owk4BpJozp#U6tOm)NDLETsF%gRy>}w$fDG_{m zviaQV%}y2=fWW3Dlm=g1ER75z*isWM8@+6w?C6Bi66sVD79k!vTmgc>=>&VQ$NOLk zncw(f2G4;F*#jU57o&xQls_?EJSKINTKWI@-c}jaqohs3Fo72g~#^>vCQW<0fQ8A_f!d-DDuZW1zN_yq@{V; zjatzE`2W0|wriHpTIOl3D9RxO5$hH*LD@-2WYpq<+zdP!Pv0jqQY)wJ(PC=QUSu0$ ztLAgvvvacX7P*~1icW`~kuBL4#HlFRzXQxx z*jn()e+zX-FZ2d7fcsM61G@#2j42C19JR#PreyV5mWeJD^-sfF93}cq5Y>(}k|{wo z^W;(?*Cb{S^5BKF=5IgSPP={<28`m0Vu49gplKm@f(zCF4mlmhqQUOZh0{4Wq%oAJ zf>J;*lkx`-TmvYyU;Q)kmRyPsq)^?K+?nllxbMFc1%&9n$(Rq{X@1#a+r%~j0C z+RUNFQZ-7T)K4X8h!5{9)41}BS)E;I{M2gcd@zHw7ueM9?2z29K2C@ z$)qA{M49O1(J4gX{)h!0_Qt(oTPD|=CnBOT2&y}Zk?zvuR%1NZV9Jau4`z0=S6(pt zWMTWa{)cWvDl4t1kqCx4O@ldI64Mn_KoQDAVBPlSWSH6D#ocpgr5siW12!`d@!Z<8 zmJXAT1bPPNc{>X$$sKg?C zPmzlc&aRflFVGuH%#~yEoQlTZG)r($k*wd~MXK|}B)Ax>ito2~Ke^AloA?LglS7f4 z%KheiF?p7@>~BbS58iklT>@*Z37t$R5cKIVxAG5#&x5}!@b9dwy*#f6juaWVzBBScu>oOeVv%lP4Wc#L^%< zrnDp_5+a=wFfC-TaIkB~@0Nu>rDcZIc?UlKl=eKqG8{E1bBy~^UmR-Y)0=*KffeCI z;nk%U5T}iVnG^?3N7$BBiqUx)t}k$@4X_Sp1I)<0wkNGDr4@sUCWV<6fRA%482(q2fWY5Y}Y5A&jQZ zd99DWGBbO9OtF?+NrpNHD%_HRKraQJwIfhi|L7(B%pW=XnGR-jJibD=BjN(aq1Lj( z&vHSn^{gQkgN;9>zMkYIvvg zv7mrT$OyoLyurT*+hz}Q&7t$;AG(jT=+me3L{}O@Lr8g80V-S}@=gl_oIjbTT&m8^ z8M(e3c7*G4fANLG^i4bmDp|!RN-p|I28aiyR+P9%J_z*A5k5D)_Z1OPHq z1V8{#UsSCsX#$nk_i^9367zB83m_>ZEri)!ej_Xd&ddbiVaa1b?{WI~Ahc)zh>8G= z3;>A%y9pz4u5y_d;3xdrUt8~sE`H+oMDKqY)r+$DA^l5NE2#w1w94))=JnfeOK_;| zkTIw+zA;;aHFO%*2k$65vU59!Np8TdW!KD6Be^C&9)$of0{|m407hU1cjL5iOd$L^ zC~8uYXH{5ZnaH~ngG)8GObyu-iKFz7xDd7`)5<%RX=a| z@U>STed_+Vb4Z;zW)44JnT^n$^yKflOou%AH{RbQ4jq1Wzh~B!f9u{2b>`k9;ji>3 z-FnAPp;zJl7yMN-%9a1@brIKmllOh1&*uHmcdy<<|LLN4k?~Z_!RAGXTx_poa+bT2 z5UId-%Kv%m_kIiU?Ap+Kw?1e5_g7)|ga4VKD)xt)Y&!K~N(=Rvt-ZRjji~0-V{)#F zXFShnnIV`a2#VtUxumGT5|^v)XFgRm9A{syohvL>9r^i8y7Z1cX!NUe*cvH<%vE8t zlMLLfGp1y1&(1lEdpw$IvnppFr@E!dKPs+%>y6}}|F}0PPL~4dvQY6fh%iXbbyEE` zqMmt~C)#fgX`Sm+} zaTW%&Bh9%Ov#*Y_9E6;-X9oz$T$Ro~!wvwA$SJPrfQMb*Y@4-{;QQ6`H{*0nTP? zNcNY|YmuvzxqeM`U7H{UR;)FLN;5Mp28`p`3TIxOYSy0L*k^L(m#S@A1f~(nHbVt; z4NK6iL-(Wf*IK;^D{0r@Mmug=8fdBAmzq>>pIb&;`qYrHq8#O_-m1jlpL?HQRF|^45dzr-7T%yg!?P1y!+&ce zbBw)N4{Pkrns@5tFpbGs05}FQe5#(eXu`df&RX5&^+l|@o!9>Mbypd?ll*M&Ds)y) z?QWtiU6qLjesGwg>Z}}GM1XHCwmU28z8SgC>B>I!Bj>F{snb(E)WU1f_$-#Df>NjJ zjV*qKN-ZrLGPbSmVvmf@=)xr+Wf0qZRX=EFucmDO|E%S` zLYJlqdTTNTw9_8ffQoKw#de#W z(|9F4tT0yGd*(A-CKg*{CO-3IeT%BuQr=p`_19@2PAcQ6Mm zU?83Si>3#o&QopXuB+kZe${XnN>;&rui8`0YAS7^COUQ&Z7|#DR6Wh$0jDzWr-&VV z`l<)f_DmvjT}WFwZqXay;_d|QxVE^40=%g+1>g4ymSWSyfwQaN{pPIf3W7p$LQ@Q^ zly!sQSNd9;OxvWZX+^V<4Qnq*x5||VAQ8pUF2$^ zFx0LiZXedoN)627XUa=ZtO#hW2t$Pmj(?{vq*(xu{n#2Ty44q+gzVbs^A;R=+Jf@I z*R3t(GOopgKELV=mfF;5zit$>4mHnT38Kx9J)OSYE&ee1D|Pi-ano)IZa+-oXjtlp zSl+*1+=JFz*iKd`=9^8C#P&tvSDh4SR|gv#`lhY2fU}Z8FrBM+{yyI2uIBBT8%~6Y zK*=K9=ciKAjqHHo_0&>>*s{@}DMYMvn_QAQ>f4*4whrJwl<#oY?QX= zv8P*GaIIVWwGiLFiW_k8g41AiILos~?RU#rYids1{sk=EawugIP5G8rbDLu^1a;1s z+s?Z>OPi1RZsSC_CSj%xJcBb_>R{Vd%{OJUvFo*RN>DIu%D`OnJ1p8j)2s>wJhUS2 zvon@K$;A;{<}CScB%QDOb`7xJ;1a9Yp)i-bePbjkFs(T!dz5cChb((*WW9swt77sC z=?2^-Sxvs|cH>=lEN}iq*ILWHd&8=4JAM-T@66=oeV4+{mMO<}lnP_+`lm5<6&TNA z%h(FzW4F)J>-h5S`g@r^Jv!7V0-mIEibNA_hNrN(Q<92SyL&sg*sPoS&BwWymeRY2 zlcEa3UU4!BBhYNZzowSQWFY_bG(_ z!l}~Mx0}_Vwz&OuSO$}8P=NE>e0kMj^WAOHj8MwyDPPOly8YZxYuROlOR59LY=Gv+ zH~YrFb$|8ceLC;r-FJVg-EJ^{jVckUY=@eE=R62k-Lg2LOI2@x$C|XeQ?B`jwPB~w zMbb8^+ZCywq`!0)+OVISX|>;y^A+{$PU_!_q<z>ieI`lt_c zq&{@-zL#*CHIiLEINa(`p$T6-7w1WTXI`<-U%pJ15x-e7g_05a60<+Ayiy=AV&c6C zhS5>KZscCJ>%|@pa|l<}w(_|tP3^|~Z|UO4t|Ra|j@;o~?vE94R z>C~jkOz~&<+^#l+d36cC#8bqz-oj^>`DJ-!Bam_P(wFAX+aI|-x3yaPF*YBD9iiB* zQM(4ND(c*7PSx%38QbLf9~a-e<2t>g2{l11u^S9q>~vP=wsx9ZUpaqN^}21t47-i* z`t$koV_kQ?URt$Tns5d?r&iMm&VFq%q-sFle_0QttZi;x_0sVw#f^IXvh8%s)Up`>(CLZ_V z_8*^*=GFVrPrbS%9J3=Vx3ooAVb8N)O&g3o!PvCVpUSzFZGN4*!}u(6Tj#qJM15>2 z?ykj+q8;llZ3#d5jb}`z39scV^yfpb|95Z|U%BtEv)g|^oiaX{6+I}t6qioZ;4R^0 zTwlMwaU1pvmCyOp&~5YMe)Cw(<*qn$#@^-&52wmaZT(Ob+hKVN>w4o>#V|F0cFa}9 zdQte`RVeXKI}1QD^N-c`60aenM879y%Ctl~0LO*5<3;p?3Q^^sW5cf-61z*QbWpz- zS}jMiqILG`FTA7HgLA%~|5U92o1Gq8`6{QgkqXXOyUxSvk6hPw7&+Q!$BQ)vsTr02 zp(bai+pWi@`C;2vjms^h4Z6fNWL~J}XWcaUTXa27p&eu)=qw|@vEi4QTz7ZzXLQjW z)XlhV%sH>_8&|Ozjtkc>nrhCK+;=U~lIV=3^+s)5&%rmU>>Q`cHs;rt7EbARBRSHE zxG=?6(T%-L^8)1%=SAUzn*dn2*-Zw~m+J51^ux^b^ z!W-&KJTK=Md+TNi%v3wC8m2{dP^#githez^2BT!$QM2HBK*w(yF@@TNtrWJVYB0w~ ze%0Gh{+m`3kJq0k22Tb`5B)@dsA06m_5D~k)r3N>9_yt$%2B@VVHW5I3@|?4?c5ye zHZ9?KJ2lmMF0xSBmEv>O|BHS6IQRUL_8jB~+QU0ryGW%6mj7Ddt1L4Va9eQaF>tDp z8$VgPPO}{uY7Qv#-4G## z_2bI!;aM&nzo=vIioofgXqVs3jQ4k165dzsCK9y%*Mr>;FN~ij?uMI&eA6{}DIq!H z7;kU{o~wGeFW}wz@2;~5MeT#@3Ld{{#fuvQpVKg7r*(cM+km&TN#gbKcF%9NsQ&c6 zQM|WMg}iAo{w?&I*Ug>vwVtQVwk9iA{NCg@AJn>`F&j7IVd%*)(CrH8?B?`G3VDtc zBL+krC+7mtwra=7iE-bKjC)Jm;aZNn?8c30IWia+zXk*9ASH?xUp$G}m?$vOr|cU@zbezz0PG_{6_u8+%>>+c&}I_uhu!Q` z(aPFq+miGOU*j|G2(erlj;-hLXp_+g`$?!du~IL#z!;2*V{srxTn~h?Bbz?}2>K=$ z5uoi^#<&2)IMj{2*;f1A+CE}-xyCQu)qDPyavlL_Nhx{vy!gzi?M+wsjz72Or|9XHX-586AI<`Dw zLk-Qmu0WRaOGw)F?FrxT(qv2nW=YprV@2$H3P;;Py<)8%IE{hcZ2-#Zhxe3x-2e-t ziQwo(XH1b}bN2-v=IH2)8K-=^TE4!Q+E^Z}{;tN>tOMaJ#pZh!sN%$cef3wQeO5AX z>Q%WX05li&kJrzm=cOLK7n&9=EZCb|n`a3Z`ED;Rh-6?D3iE?iVuyC(t8*(Lrj4jf zHhoVkLj%KWO6Gt z;W}%-ay~~`)WGnvlJ6vdKDrxjdN`B|gk|Y9Qb&2*{0?X#W#Lr9@=XL#VaEb#X~Tce zuc)Y2jm@GyH$ML!j}yLq6}FO?EGKE*9veWs&&T4insM0GT}kxy{WyPP&D!hlmM%trUaWg%@A@2j5GKVrrwp2YO0H#I>d4_AZjYU@px?K-{Uu$ zuHNb)_>N&;tw|5f8^*-Kvb?nj)Hny5$k~%Q2$WFn>@FZW2x;{ zqv5$(kTud@p}W|`S(g*OmXnn+=(F*ey&!bGaFNVql-$4we`hJEv=7g z`Oudb)RRsBa9TaHR>5*J5o=Y0H%|Irt^bx7j&f-&&`tYq(+q%!cXu*s2zC&`;wTIC z*&k}-NQ(y0?#|V!Llib+}UT3 znT>SpKsI^#+_}i^74-b|psTYzzb|F%`SK3kUNye^xJjhqBqzpsQX^?DmCdc; z5anMF8vKZAAMYebCf7j4Mz$;zD|-NkJI#>!^<=Af$8lZ4RKfHxPCmKdrW~P(oGxZm zf$_{OVrt3irr_@-4Uhj*bf(2Z%Oh!daF|N2#3LqF%EwA2^%_{Zv2spR zCacHtVk8;hiJDT#_96+r7K}xye9kwuShI@6y@{ErcI7kK1X*`wVY=y0a{sPHrzAK5rgJE9MiI@_d3FPy%Cy; z#t2ERj;Y&den(Ynpo4!EPz?^GVD_h|L%^6bY4B%0l;)AKfCigIv?>Qgl-eZd6KpL^A}Ji85|$dBktX7Ar~AL9S``x4KHQ!4&u) z>bV?qBG-tvMuyb4m-9kQH++hJ6$OVrg%rBY`7`*5P-Xi8O=D zxgZ!BAE?YIme6*^T0D8eg8e-uxT{ z$qx=)US1@$xYo%K*ODPLQ!UgW9-2_tI0{68zi)4ttCpvuVawObJ1>1Jc!-_cL1`4H zh?2+PVjE(ks+*LVlvuWcaMaE3bL<}aJKvp|_QrrN`_0`KlSCWx=l#vrXl|er6mzW1 z+I+D$2ZB8*T`6V7dbQm%$3*&0%7AD~iY%UQQmHjKTa6s3zU8IjW@>WPcr%grIbG)( z*?8HXP1>7jwFE-aDbb73P5ZS`WavPaaJN}4&wq37di3T{1SM1Rq1>b>=w`h#f*}Z; z2I9M|@@0ym)2k1uT6+lSk0ro_j>V0dtAI-tXMy-Ns65k_V7)P>1mVrlb7r(DdjOG( zj|>3Ts7CLz#v;7aBuq`Xe2sx*^qQ!pC4dDHQ?gOrT5sfi`dFKHkuyO+M^Nc;)LU4y zYcX0>;4*w%4SreVcNz$a(rP)$fvAol8Y{Y@YkNvS--h?ti@d8Q@AFigwAPJ8cqq5_ z=*qIjA!S+HFz*|Bq`1cZbykf>LldC%CX$*0h=a*R%9=J#XQWGU->-z-Q-KQ7PTqt{ z8%;3ht?4+YCe4(vn-q1*fBzA7o9+n4!FqyDFv_K^6$m9FP6P-74dQ=v>;|nPp*L^? zU_8XRP6eo$Y{902@cLdD)lH}y=^JjmReCiijBuA2&b3rTRw{L>Z|g=b()_}1(=Cl_3WH1V3skp-%FDD>I zqEp4?=jL6D(lG+9wooQbag}8P3Et)r{7^XU_?F3mrGQtDmi0AF{-czUg()3UO|(v zw2t52H#;1~#)c;z_U)_xoE_W!i@iGZ%f z^^`

16M(7ZQM59mEWf+e7j`{Trb(VTy}2pIk)&UIcT&s?`+ucO*}ha#iF_`Zok; z6Q-hj56f<<9$OM137Exd-i@_U$yJay>EFnlw3d~G2?8k1Mq3AL9g9Y(b+3wFNv?*x zO#f)^60$})QBvxd2Li{WO0^dhTo9&7bPEq=WKx`PX;h|aFsCKwc|*2!Mw#HGgHU^Z#Y|U7^=sqZ z0v9(-E654fsrC`vm7P0)#}D%E-aYj2 zM18B~Zre#tOlB^-p4bZXVn)!;EI}Sp2C)Wlm5gr}&$aRD6QlL(lj;r?Q~xF=gDJzD zR-5sPlW{760)M~Zj>Ct|-Cyd<%zcb^=hgG_nfaZ0`i%0V8AEBlluSYs2jc*?pr$V) zJBes@-cH&a`us_?An_|$36d7;39YMJl~tk?01^q}DvSH%-yX{IJ@LgjHi58a=4%|)2i>L8|)4nDy(F-MY1s05%%II`XZ$dQ1!lWC)yTqFl+DYlZKqycv2Op+LSbI^e} z-fWrMoVjjp_hCPucKOTQP;; zqDUdw#AIeR#QGTFrag((0`a|i^Rq$kw4C?vs3zMQAsB_`mc;z2R5FkV*2e@B%c=Z- ztPYpHE|U^8%-FS>5&?uwO^BRtEdFZZkbe7vcYaOjBGZaWbt?DgvaqpOSrU#($+8y)_eaMI{8oqMH+lw-jC} zaisrJztfokB?%pK}pv9WTz=S{<(V7?wsK8WdAdNqKY*^cMhx3qDV7 zr23ADrhEYip*a>a`xd^QtAxNVW2iSx{U>MvK|pb=)*H#C6mbsBPe`2fw!QA;{AyC- zOi6^IP(XvE*Q7wo1okp!1%_IFxpVTT)PsN^s%cVzu!z*4ZmtYcFb-_qbBW?Vrlu_u zkVCO91SJ+_MYu{t^%AWA)+y$)!mojAvZ2bE>BaVdvYumo5>)<_Z;-+3qu;I zm)c2cP4pEGJ?%YZw{^nYHWpO!7PU63WC}oo6c``nyM1zz*uBc zO7;*m%{ak?_G5%BF0wynGTUQM?Wa2RA9}9vhixYBlEh8UWJ;}>7Q^DTgdn@9!Iko+ z7v1y`=GL=uo_%MA>?bDhRTH@wMBujOg>d(0^5U0hN@-jL;ZwO$jJ?!n2><_c`mqKo zazVu=ab}~Gf-B&783tuHO`s1+4bjeDtg(qokMGoHMFYU z*)eNW7(8bvgv0;bgERtSzv0Sx#YU|0uq@i~=9`P>e z_Z~A_2^-BM|Nrd&vJlNr|NZQr*+0~OocROWNB_>vkNQvb_Rplg*$=<@>NA$l)#K(*`b5vZ?XMhr<-cFvFW`+Y zu*dS_&pgRCf61>mRkyr3-v3tidE1_!Gra5N83{9oSb9OX!Sf*iRzjRTvbO)E>H%p~;IDf6>gSPim|CkVvYLg`qPIx!!71G}AkVxi|GVwG zR*_m`)sh*>Dk!e<8lxGctyPGy%vG{fQwKEP;MOX8r8Q)6b_9}i+p?5xR`#ojQ@Azb zrdA^DYI3Whs6yl}jar|t4Q$m{-nI6J_mp+byQ$WYyHQU~gfjECD^jMsoL>P%mXWgO ztYWpw?>~$K)gHgq2W&>_Z>vxxXv*A`+OFS%)Q#rwz8v|3R{ehV6Tfxo)la$gt-iZD zdg9sq-ukt#Uez1iYe(IMce&bKWrew`3bNa9kpj8AnV?2EahLh@#a^A>`DyChG&{LF z9edV%Zntdu)YnU~a4trMDihCg&&~AC{WE8-i!=Z0HW$>6AYsl*KXr);yu9_Hwr(%{ zy0ob8*lyA#ZcU@?d$Tp8u|?hp#UcKVC(X#+36csKAh+zGo#*b&b7oF`9aS!h?%_3J zO^dEiwC$BJ3EQdgi_49Kr_yRH_-pI482)?c-dwLwEp)^kuh)xu+|o0pE34@xchaYE zL2uNu=~Rr%R{j@%J&E zBa~>A(32x~`>P8$>Z_;gj<8emF1LC|mU5wYmb=&-n#HHet-M%S<-T4yr5r7H7_mL! zY9g(tto)8yp5_!5z2s_~1=3DdBeG-yt%h?_mR?=#>Y?dBE1%EUw)M;>+J*Z>ow%a$ z%$?YNiUu0qLcG^e-QX#Na{2l8OW*JN={-9$$eYm5srI)&$#m*~!nUtII1D8~$DrW} z!#fhs#?#I53=XdUxZQxy6rtW9U(qG?YwFw~MP;Is^w-pchzf_O@*FXNGPBgwc z`gKWWrD+Rc#=NjSZ8(+fyj$CodAhAU=L0_aDH zS|NSBcW&1|X!acK`b5UCiz3*qRXENMO&At4z^b|vT}nUAPq&6+OOuJYyxfujcGWH0 z6e(04dZ46;h*x!(>*Ke@cyRi{gxU<`=oY zPGu%Hv=@5g<`TI8y~JYcl$ABjFx*0=NJoH=H{{V}iYkLoi0 z)}2{5pM&SlD17qg=Ks}S&oAcbvEyUUTdx0O4{rV>Ym$L6G9b7OGS0_1vS2@-#<>0X z+Bu*-w?P_lGH9L0kdTAQ% z4As`ym1A%lszRzGcCjrEEF+>E-7P@PHrht+rGLqtSfy-5g?u^nhzyXMs~iimOZZKF z`LSOIY8SAVdF39ODwV*;RW{cFE4=W|_w5rVQp5XdkfE_6Ukh=f^U&J-bXB%p!g^Ow zr>|f<%NeEzZ09;m?v~-*6qegfY#;ZY2}{4KVI{5A8jcHJ0>kCI6(-$t-?F2X_OWWn z2=7CdTbiP;;avqc1QP7^UaLZ^DUJ_&N})rp6&vF0*e-A1YfKMiEt9(vc(r-_`R@HN zxQ(5s`^`_kpOhf^^FChi3x3P2uLJ{;3RA0&JE+?j3pCX#zUe0--(~qUXa3C=sLZGT z_Q&{7(`mprA1gS2V-ix;!JGEqqRH)EXxGu)Y|y%~=)O_V@io;rLc8x0XRpiPGXkZZ zcE;V_&6a&`GWf5Mu>5gKX0}UD=C>rTveKZaVoz-Ax@SEuZWHTp)^-D`YFn#% zd*^H6Y+VJvw~0GMRLQ#AB`#MlTca+D$;cQq>f4qe$_DU4WpU(KR6xF7dGWpjiPGH)D-Zmb98=;KCR z+-e^xyI!r=*EnFWi@LlK^GmFzQB!P$q} z9^R{n93XT{3VFRIuOIu)`N8LI*HNjul6z8lX2*>9ftu@O#e9I(=T3e$A`k2VwclA% zy0BLJ>VqX(LWlG!Z3#MrtAaf8H-d~uYoci7ckNvzfK;z?%ErPmWsG~R`({iR4g6{| z4$KMzYn=U-L!KOEuFQe>T%F$`1Ru_YX;|o1eYHHA4eUNG|CFfV9{V=e0zSKm3m2(5 zU2>xDV(dCrw-! z`j_HIZKr}5ew+54bo&K0(t22EoyW!dJ;a#r7%_C-BX@}AfcA;t6q zt`yZspIvlG6x2P#pp#C(?sK~ zC!6sz0P{)RUahvdtc@Ky+oyV3=>=FqWR|kmF7LwVN7m@9oj|)G2UXZALSNSif2*hp z>D6n+vJ~Bz8ojf3p2%p^Ox_u)SY^w1VU2-y-9+BotL4m@cdcKhWfv{=Nr0bSafY$J zG5zg~mCGVr((MQx&SVxY4U~ey{M%W-lRg|z&bf8jSllYT!_w^IjQ^OziiaE3FpgeMmN|j^hj3ec!o=rG`s<%*_OC{XPi-II z#>MtJxG_mIJ3U)TS&9mTx6xqjT2ygQoarE}qK0K<{%pKd!p5%hFvQ1=6shM+dV7EF z)Qi&qzNNp_P7mR&R|Z@yYJkj-A!H(pJO|<)Q(A+yi#0Gh4F#irL+YYm-vN^ww{5<+ z+1+b^Z_~!=pgocb@yHGUwyp_@!|%4{_MJxK#VNsmF5|8mrQwC6iL+uW$tT_~OWdOJ zg<%$>dQ6Bh72WG8rz*I&JbR0m$RmDbRTH=zG}QK%?&2p)%6q4!)$bYf+0_?~tdvt2 z&K{Lt`WYwf?5l#@QEwdX2IB<2S#|*Hqkvh!uwl-d#c3++#;$ensy{THA%@Suw^7lv z_jStl&zwK3z4DWGFI6{Dl#cOlg`mpBGhYbflP%p;pS%zq816jIM91D)jqqo{|rfthUlV^L{Z55h{A4Vgx4{vp>k#6IKKGfZl+X z+>U4ON_MB%;C`v2ag!#IU&r22^sHUGQOp(PmA4bV1Ow4=d|%2{nckVt2md89yBy=U zu6MZol-cP=TVX4gqS{Q`%+()pQxBWTj^0V?z^t9|>9@nYlC?uSdOw zlp}xUjelrh`jWVkp48v4UBx`H&bAwsS?(22?IA^3!+WyoQ{#_uXpMf+3u)EEHBau@#^JeQqAbmrLKW$yU)>v#qGryPz2y*jjH6Y9TULu@X%69MyF2vf zyU0nyt*tPuF{T-4&-ftq>E@;!f$f8Ekx6&_t8CS}a1NQ@U@Ksav0yc_F%C;AWDE4K zqs(+1M8Exdj}@i4W!r4oBuBXfWnL}z5W4XTb+q( zTOKc+x#NWvBMSW~WY~X z$rjj_pJpvkLRVb;FZbkN`6DBCrIm&0n23k0lr7!lX5C-YOjFxj5-{e5+i3|kOFG4} zNx7*fuD@n82m6mc2yQ($uj!4DU&h~hQ%|lb`D@wJ$xOL0-@4|4NPO}leizdJB|Q;A z8|c)fe7yYZY4Vy9ifwY?95!u3y2w3vec=D2EvTxO%<^4uknHQpt+`d#in=Q6yewli zd>YuQm#CwY@uKT-!6&03uV{ySe05&@Iku_Pjyw)Ex2z~OFLa*DZQb<4nGv~JDKld08x;npbeVe`tEgz|O$;;rVXU-QK@ zbSiy?HdZS%hLtxvG=7n5CD^S;Gk7{=-<5o;nn$%WBQ)`a+=K7O)!m|(SlVHxa!`la z4l<9~Kxnj-3-Ns@a{K8<)v#wcW@wgAF&jm{<{&@72 z{>o`5XqW$!OZ;15XZy*?DY>wQ9~knhjb3bOrATmiBs6;JwYhLP9C(JJM`JRL%07IN zD{SFzNBCFTg;$-6Bvdme>RGRS;{wLZS@gLC@4if3eV-)fmu7FDdfSBF*vqrv!INF* z8P)d%<7{_lCgZAbKpOcx8n_Q)s{ikWfW1nv@gf^O1TXTz`CaBh4)05DufF#;)aZ1{ ze+R$*Vt?zK9TJq9WjLP<=l(==R}JRmm9PFCE&Q^g1bIC)c!wy?-o*&*`WU~%V7~p6 zBS(wdBs#+R`^l>_k;U z7c#%&p#*ix>7znwCAKcJ-+Y)wvF^&8S*x!YGk$4s&H2i`U3r-RU}f5_MP!;V5=m<| zaV$c_N%f`!x!y9pCjy$k=;*Ek_?6lzgNnHY5LK=!)}++}vD`v4)V6fQ9v$4fp9}c7 z^|v{x?JYr>;x3_@LagU84Q6{i)!qxIIcf2Ae@?%SeM}Hd${UDI(h#=A$9vOlnr=~> znQ-p-GtcRkyhHN?pO~8I#%(e}X`B+omN-u7ih=#l?zVuOph%W!XF+_F%FCQ4EZNnb z$wv~3zwcfHhNamZt3XMGsFC7gY`b=Sb6xeke2b6oP66YA;8=5_ln5tsq1IB2E8!eN zl32^#W3{ayKOpBO5fGqKXeJ@l0&5eJ()korE7_mi(fyiPqv!^d32|eRb1szFQsibp z%9n@#g+z(C%l6A@jYD3P0z}$a@I{~8Hl~=UrAwJ^!a%jZ)3o++=pwXv5dJ{2+<+v) zEo0D~^sVHdP>aVYvEykPB$<$jIZAMX5!DovOcY(Cs}g>VrsMrEb#U%JNFxJea%zId zkY5`Fa}c~2uAjX(Q5)uKv>_oj6V{7s@vtmdlAyWp*jXnSG3%Lq&31!qjTtCYB~)CK z&<}+{lw__86nJu1d`KhOv{>*7G{qziqQXKKF%7b!Ct+|a5b}WBNAS~-i<0(SqmcIm zJ+zQbqCsF5sSxmW7QgXcy&a};$%>SdFF5BVk_0s|W+6j7H@eg3NPho+JHcXy_>1HK zQB0Q@<3SNC#m$!pGM6kqBuM#^zx#_%R(--K%&FCwAmzX@IW{xrrWg$Csg8-l>1W^B z!U41V?<96N>e+>ZJ~wo2sYLc z#U{oIE$L+8ARCk?1Gx|;k>tI}_KFS#q|RH#{%Fr|81uLfmI^kc6ec!QyD-uqOg`2S z`I3M8i+)!|?=EU(O1LTKU=Jaw7OqT0Xg;F{6Xt(wv1Hu=XPs~oT^R5X9b0>p8 zCGCas3MxnQtG_Uvgy*V>1uB6`3W*$33sey#T|trL=jD9kw8p;RAGAi$xRR78%?^x= zPUnHOIX0-UIU#aMyzHZ6-%JxJeO@jSl3H>}mL;-aM;cK{7~(j zQR09(z=SM9jXc>WBsnI(CL#&@&;Bf_hto~YwP2Do<)T``V7|<8naU>l)r~cjPRY+_ zv$=BHI;iP06(3|p2Qlh_pkF)GGKHmecw%4j2isYX>d(;0vgnaxQCJA+MR zX7nP`F)G|*pANr$p{SxsVM=HiUA`*!9(Fsn(5J*BZ^U?BCmp_TSEr(*dQw~zg0l4B z(w&7=?r;*|-_o7>0`T>_=`ejlOcpV=H8260V<0WybW%)Z7_WRp-C3^zvjjp;$*Dxx zZ=U+aiAxd2>~OR^m=$|;_)U{J6^4v}4e~jifb*HgKrO}AOD>jM`FeeH`0C`EigHS% z)(oZITj+{XrjQjgPAhnq5k&nOEtt(fgdkNwA}c+m27(R)o|-t;Brf0E&*|_wHFqlM zLF)cFXhm+IvY{nhY3Lk6jKKZlmLg>d!voGOBqy?fu|C(PW|k<9vbMz?KBsy^_!)>$ zvlPgfl+!H>x#mz>JX$CV-*RVe*>EkGo@y%))|Z1E1TaO(cm~tTqQUv@PtN%z>K|L` zOK(a0#D?OMiIpP#MHma3G(PCuQl+$7i>4Xa3iU*kh%^_P0(A`7aq&TBWYn_Q_I}?a zZ34p5F3M3B9dEUSgD{qnPc8bv)cWU69DYT!ESQpsFIY%|^=FjXIXI;k^uTSHVtA6H z3nKNm&vkJM-MU~030pjX4w9NoY%r7+FrkU^Q+d5iz4STYbz5mB)OWWW=JKX4Lqclq zV^8=rVEqfu8ouwKv@#LgLNLO%Hbh!tf~IZSZg$boZ>{uGpE>ySSp;rGOd%(XT~0-$ zZAi|Fd^FhchMMIX2D#1)HE>EnuwqH@Y(f{DOqr_@s3PI)J-u0QGUnPrQTK9aO;foH zXx3ENYR(jE$UXA( zLDt}NHV=q7fa0w+3)(2wk?AW_EfQULwwC` zaYLK|Sdt3n#-)M?E{S71PF83ka*%Id$g|kf6l;iF0&=jpVj46R`(z*}o!G=wFem(- zU@?n0O|XVKF?CPE@k8hj|)S?-DKd?*eHUtgeRu}&smDzm*VivUo%n1|BAuAN9| zxr>@`%63P@EX2uyH4svsgC*!)t;vff@+nG_ZU>RE;tu*oqdc$^<3bm5QP`jmkP^KJ zbNAD+A{JUVbzlvaa#2lz#T6pWf|S-tS2a^U&D#^j9=DhwP7SQK2~si+V4QI!S5C2X zNYKkIY^T!ra~azH+5dOJ!*S*QywNB5BZ7y zuA;ru%l-y#g@g%0R1^1Rg36|H4bv6B#vONyZD#3a|>otgf{v3WN;#$jK$cPAVMmzJG80F(3{MWBtifN8_gl4Q8t%e zlZ@j%)vJqTu^KCkY9vH^mKUScET$k~y&^V}Ypr#km9+jk1<&Ujttelsu| z2q-;?kc`}m+8y?pz31<=0#dCVJ2N8BeQF$LBBf0y4te#tq$ zDDWiNf!0>SMI6}xEta(H@g@pZcPC_NIMFSHInmq@7Y+gvAiE{fc0Ut&bpnN)WZ0$& ztV*tRqG9AdC@a`(5H7b3BD?nJ5Mm3%0NrCW1q%}Va@Lc{mlh4;q#%;fllq7e-J?DzS17tP2*89B z%FtUe_WL3vN&=p`2zw@W?NSm0i0K$mj0i47L0sWW5Z{sjy{KU}ji$j0x9BF0gk95+ z7eqcTMvk|~{RW>NZB)}qdNF~Agh`2Xt!)-HC7SK{9(wD(Okmd{8c?7B#yBAw8lwPQ zd&=45A&577dj!j1TD`ZH#GwkWF$f?+S86jVg@%7|49!HYebmG_ZAw|0C{M`u_EK=S z5U5vNaZ|FceILSV(I$!&5Qe2G!V=Dvic%Y|e5%(^k*C45fb!Iyas~(s%8L;4LDN)f z5@nx+;r-s_%^I!C1STlC4;&nt2}G1C0vQ-g#qLKBdXX9}Z|P{;g9tMx3%&&{4k;&K zEE5b(C|*0;l|1cH6iHGCvu`3rkXy~c);M@0CSk(%5|;O9v@sJ2WQ9~>$zu(3WZT+s zd5vmziPE*SuS)JURkahLUf)ZJ&|)&{8w-a6edm7rPS#Eix{;J@(DW3XM2PquTBR2l z>)CF4n3g#Gu+bVV&4q*p0E6XSu3;NwYVQprHt&Skt@^GS-O>arVgSN|<2Tvuu~KpAlLDDZAiFG+GH*G5xQ_9jM4n6V<{X3VTXy8xARe zV{;}%oEybS)<;iraRe%Y&j!K7){$1#li36aqrkp1jke%)L>4#DJ{+xvMLCCopq@lT zmE{Z}C6G`&iav+bZs*VI9Yi*4~` zkSl%*q=Bnmb$ayR=Uw(5U9$T(^Qi3hg*Ci2gc!7V+r;MAH97~^(CFE-b6>+FWs#li z80MAat_Y10Vt^h2H1wa$K%u*IIVPlusW^7S9qu z(EoAW{l?l-EG$s}`;!bF==!tuFPA>jLfU_N`m8?bUqAi!rG726zb-wikNx#`Zkape z$Y^Ty=w3O?#q+nEEf1Z3@7CA)>7Sl`_Jb#^Blcx8%~DIrwGU!s z;TH=#E1l9&1lTIk=`W+bR%jHkk#-td%&l-kv0kW&L

d6+`MvFJHa6TxtSrr_;y$cU&HCyN z7duyM_o;GExr6Zy?iCce2*Q7)Mi`Wj!@6IiD7eBY98TYyhN3J%TlS$Y$(LHr1d7gK zpu}iPQU7#*9`n_)_Ha?TeXPg@)$}P_R^8Hac*t*Oj!twZb1K);)1s$4KhaBQ=6Q40 zUU}u6TziS44^vK?rkRw_3yAILbsgwMeL5k&M4Nx)&i`oSa}Fb!)#`uB|LhBHp*hEf zvH-Bu5^EWpsHy0dae9<|$7xK6MTpZ}s5DYEUD^^wkmKIvdW-B5biS~PNM=!Q8?7#N za0(Do@9JGYmuPB=NqSu-hcM>80OAMmdmEP0=VUKL`!$wdj)&`C~iE_t}jL-<82;Eh72}IRz5b zJA}1o?YkznTj&_+@rI`kcw_3=$ju-mCt{7Y>)WK_XhoP3Sf}DvhI&7<#~#yUt2|j= z0y*wLter{5;3}4k4%rqYVVmFX$d|MK%5VxSw#s|2rbP~8>c-qfgCM5^*O{#0dsl3A z?Z;Cdjob!Ws)fo@3&=Y+I<>epH&LxBsbbkK1H%}mDqNnr4Xt|hND_l)cXcJVoIM)#fg5d`4vpD~$vSX`?tGT-|ejR~wISq7w4C zny)97goC|A5|@^BLneW8DO8<|dXezj1sltgqNP<;C8j3povBYzK3m;Rt(?^N&KX$8 zQ}-)+7C^0baYU8cSuv%!RoegN7xwmrepxahQ2vBSFz9%f1T&H{vPlbB6+9KBG?Yu z8?tvF=v2Pzbz-XcY+(QJc4~AZ@}UN~x?mXPT*JC^hql)RI}H@hHUM1sS^?{czpJmf z$UxL^04Hu(GPcKC5?9N%Z!iT`&07TV`0{>L{CP#G!jNLT}D)hqF?Ti>0K6>)E$ zSj><34Z2=|ynBP%y^5feZpx^j8=6eK&+_`)UI>4m4wmz&e`A!Yw;zAx<0ySiZr@2N zocp12itKt(g*uWxkqk;998#5C#i@C*>dT$txGx-aRc{o@ZgMjeWE@XEg6kX7X9{bo zo`&^qi9_40#tDLPXxsY@)Qsj0an(I+UXE8J*sZ3KTcOR-L}Vy+^icsNmW3(KcPH_^ zExq^qzv@^9Q627e%hsJ1C)7Z&X_v$3Bl`@i19I4mKeb4%;gh7FE=~h#htQ~#cNc)~!*2+a|dpJ?o&8w!DtY94T?mTo~ z;i(JqL+lGo>;e3;Jji;lH$};zHJj@}S)$%uavZ_*B2LqHZrLx}aQjDa7Qt08nQkZ_ z-fO$CVx|Xko#&JHNbjrwNB)8ME&d>DDfeD1a&rkr(>M9eU5hhDW3p&TEz;R`t& zt0X1F2*Grb5tuO!FiHF48qZQyd=fkA?V`-?7Exb*lu~CSt6n_y)=|nZLpUk8%Qp7y z+o8+L-6M+r?==~CfQ>OZeWXxi8{8Uu4EY*PpoAig(YFO`Q{8a`j!j2eqpj z;bs^5o5`3@hEUbrCqLRnzmOf1ulHQ;+BS9!{b^)n>MstB5SNm>s8pP_R@yO6`t{k? zUjgv5EC0nAi^>~L5g;XmlvjX|y)Ub8xpM9f*M57~T(R^ynV8ANqIuSWStiGeCKYml z?Eif}Cma3W^v24!VuUozmetMGXlq;b?PXVQ)KqflwoTgk|Fn$FF0QPZ(CZ{D2B3P! zGASlh-lAbmfK2@mXfVp>`zBzE+nXx8;+@<0SY_%4NCp3k|9KnzYSt^FLdYmjA_k-C zYf;m_Mqjrn2%a7PuWIc3HaV+%qO6)>-XbR4%WhyC%#?@wmY=VEmml`AmoXaoDHS)@ z4XEP8$Xcs+@G!Db(G_trDu~0{bgzu*1oHAENd~qUeaKtOCO6Uo?WLIwE4Ht z*IcHT=nBDI^q?-qxz`ImY9q*mj}8UL7^I!(`E>U!WD?%g(TJ~k>d3pY1bC|qYjc8) z2D`UMU!%KbBhk#Pn_chM$P%r~oo?y(tt&G;)Ho!JQuOxTYTT2_&EiaTP=$0DijKq+ zWGo?Ak-lT}FF%`Wl$O<*BV8q2fEz=}aVy1rvI^F@*`uBShdxL7Ea{V{Pvh85rI%cz zoR652#%KO1@@LJ=oi6u-t3fOPpZP?u9{E6*{>YuQ`m@@w@o3UM61f69Yx2rEb?9om zKbv)locI;_Hg+LJAR#ySN2Rm!`Wd3>dLY~P(hx*$)ZNKg; z+_MPVh-3P>6Zk5^!Ozv1!K|4mL*7+CPxz#Cdd)@T!tO_QXHB&17reK_|H=hrg(NG7 z4{Pi~D<^JjuhLa;Y>3}$X&*dmhOG7q;j49|pb5}V9A#FvXZQ-&N7rpks_}oU)Z?=D|)ahQ5PTDIA+6F14C2{9k9Hx~oxE9@iRv6DzYyW}EMBH-c{_ z#S6z)iKDL_A+#v(y$DxxMaD=_kaMiXU8^>2`~_fkjl8nr`l{*gve!Yt#;_{jsx*qeE(1=R3 z%By%r8M$ZAE>zahS9V9 zhIhyFoEED;SoR(dGdKIEZUyK^R@B@vzF`zGzZu$;-kxDOdQ+6OBk#Zsd_(QeAMZqb}3m{NV-9sg!KCbh#n#xsk1@+7^dX}I6_^*E_|M%6O7yi%(k=9EL zA)m?ok`33;p2qu{S{ysz1EL3rS4*m)%`2a7ll}BAS~~OnGi>_#%hW}4_aPcVWjl*+ zCRS8mVfXu3MZB!$T$Olqhf+}NicU}(&RcEk%g@Wc^{=&;w&E|hRoVFJv6Ew7Kq$@S z9zD8zghFFiRP%|ad1!>kUc0~YED+&eX+Z`_UvELZpZOL#*PALN4;#ZW}i+V zbIp2fw41`%6PKfn_kWqHqc9Y26;w|dV+8T{k-RaSnzZ7p`r&)6>91FpC;ay4sZLbnjH;^HO258ro_ zGxEs&yfmp0XMjI5OY9lNGo&J!+bV{zYyre~*K7Ou(b}!m?x(tM#X#a!w|*>0WJZNK zk1R*3oR;>p`j2=|j_f~yUz=UE9Wym{T;X(e&Arq%w)s*(6-ybeVxYzHi;=6eUktYP z!GKm&HFK>uUny2>7bCq3wjF>KfBtvrO7AkAfQ;R$Nd1Y9>VgPDD;h62cA`VQ__eWW zCT8L?qj*%hFhcI!1-97$t)NZiHZvmE?A^5jnFs&)s7>aTSxz#}M(UupOB*t{oS#+l zXhrkXJ{_7FMLxC-6k-(Q2*ladnQB9 z$<8HB6|?I*;wklBa!CriV$lmn2^Z*g?(8*w#nyZ=%bDn<$WYB25P<gyeqYgFf_YWQk$FbaYe5K zUIKuLU0wOC4RaBoQw#n5PmD%76<)j7{SBC|%7nL_VK$hFqVtjWIKCecfU!swR{iU_ z>V+piPAwq@-%px~H)i5kckqgpa?4zdcx}z;MFvBRC^i@%cc5RP)B4g~BenL-UQ`41 zE(K|Gz^-UDYz@x!NIwd<|MgBjkKZ2obg%xNLL-~+ zEZyp4F*CAe!CxuC^c&ZHlX854@bKf^&r5cTZCw?1J6L^qGTX!?xv9ZkAG5PvT}o;0 zr6s)!v3WjTHCB76<#_sXWKX-s`BK~KH`)mLs#|L25Q|Aa9oAR9^HN!K{j)nlGSs$m zhh|8HQD%D6-#_ z^j<2~sIl~X%>&(ub2uYHu(E3#b0RKZPNA>=($sz8wuHN6j6JqDyA|8LT?B^&0#8El zG+ia%&{cX1u?#|ubCW8R9#dRH5^9^TL0)E5BE;@CHnikon`&gWcb99rVqNWwxzU|-vwt?(~(iK&cYpyD7g}tgT!G!0l%@w6k_hO(5HIADJLyfOehQHHZJByZUz5}mniJm z>hy{zmKsF9`Fbg&SaHU{CnLZN;`i^SIHEr>f_xDzkja}j=PNytWVHvBNZ~2Gw;sK^ z>~c-04Yg$#H_C|6)GVoNgq^rZn!p)go zrWlhaxH31hDZvL!O9vPs6>859gWCj^treQjCiOc6SMZx z;*%`2QQ{Pua)H+!TeUX;Ycbb{T7DRtR4qQtA{tcBm>x)JG6+pdis?qyf*t3}{V1NE z1skS>QBh80^{xEe(WQF-bS1 z1kANKTd9aS8qsekRmp)WB;e_J@)nF-ORO!0i;9Vhc={`FIaN`ZD5sW~On?c*K^<{y zbPBm*u6Au`5asBKenhF`W-^hsZYjZ3nkUh(J(^>mNIQw^OGNKIIf5D?pWyzVL;LCW zoqDOZ#uY6fAXLMDn!>6z=Nc1;wUF`s6NvkWhoWa0(-oEjE~ZtsEH=U?Fz5vA~{h*isS32#Rq>f{Y0U z5iMHEErnZ^qfyz@(XKh1Y{?)@D&_A9gHA$|LwPcLHIC`MWfTnsqAm$c3?LoCTQ~t4 z8pf9>CHNo#iaAAr=*@c>fH~s}rtu6eQeoO2w)=WSJofWLkB!X+(khWIJPLCl| ztLHhF#&qjUAlhO`Yeqg>aQ7h9%;#tqar)-CwTpFd{=(dC^QW%n9W2bX&xih zGBtJ1D>^KxUXT$;MdErQnJY(fQZiaxdO;)rjIF+&PuhL4uOnd|Y(cg)E~X&L#3E_5 zR?9fu>X}+Qy#2aNBZa0-=|sv6VWA}{D@*{^BouL}FGQ_zY`N{j)m3G&7n zg5v~#7L2N*F+u8SrML(s# I3(JYQ6X%B083pVxT-} zWF+EJcW{f0#AwDg2qe*jM$%1Tidh-swxt_GY>JgxMQx zjf+CaFvyB=!B(1)T5|zokTf-+l2TInG=GtDtt2T#y1hQcgc`2N|1Nqr`hZ>hsGYl zy}2ex%{4f(iAqSaB0NBfxPH@Ny`K|2XmR<6wowX6AYyKa-h)BIcA|8NqT#~HBuTk@ zb$L=T+uic2c{@>1zMz#>ifMRH@@-VojF@&fuJ>_ge^TZhrpbNR=YZQW4zbF1ECba)MG=YlMgAAX1dr zb`qbFY&J_o@It-PFiIokUNJeyN)V8MBRak!-uei)Sv7*@^Z}&3e2@vID3Xxu*?g|1 z;GkpDkGN|vGK>mN1}96!2^LIB*|bE$&7U(hiAyK&H^D^f!BTunktSA3xMVRE-8AYB z*oc2`RLk8hdb4p-q)wHCb8#i11P$U0WCvhr0bgUWZ;`=(fa@g_T$m#(E(~xdA)-Jz zN9>1-Nc0o_<{p=}jcCQncq;&ZQf>vDic*o8;_0pUW>}`z<3_07f+fUDwv1vApkxC{ z52#>}m*;`iv5C%}po2|EN;NcmZ`UkfA{upMT>Hgc9eE5>DVlt;^u;C@K%}n9rC|#h zBTEx{95(Z{wJ3#8$$>Y)0*kNN5J|9^vH@eq-i99|ENdZ@v_rJRXM{8gM8+=G3--&coFY{JHTbKHM zoZj{li#9`{NkVS-;q2OjBwB&12;3Mr_AC6@<{~!4>4_#3n>XOauvM-Txi*UH)%C|a zsH}lbX-Y`ug?_{?s>y_sC`vV-#`4XBk!<6rQ3)l6$&-oB30asJJ60X_IC;=$sv(gj zDXe_w^f)OPnd!A|R7*R@>t>d4tC*G28;t;BLF9%?O@!ng%CJJmE<9HZrhtjP5aObi ziWG(>nJ=<9d(4YCmc{ibevOQ4t7?VTl1vP@)Q%}oGssKnL*v+k@EW3G(%}+XP_BZ2 zD0-R^h`a~YH{-K>?;>0-=UOlcmIDIidg<6e@l!8-$seZZsoZEjzWtEAE=P$Ur0i$C z^8h;Z=r29r+7kAfKi#o*b19){oamGJ^y%NLEk6R6nwuZZpE=k6u?KfXl6zBxAjpJz z0p`XeI-iGm;mLlXJGf*2Sw!VrdB2_iYQMM3!TinX@5ayg&#(0fOQ(PxEW#Np%C?BJ zR>e0>OeVIsCq{YFo1u1d@?p8^)Csk6p*>+hEDE)k4bp4dy4GYIr<>xx;DxJeiU^nk z|F+(a#hL+f)&wD*HRDP9V z(}MH*|AiSVkI~C~<^O)|KAv$7FZW;po^C}YP^sdxHQ`!f_|>P{*_C(F=bG~=ghL}z zK`K$UBH$&G>qP)_Twj3au$?ncq5eXA`@V9`q?RzE=ms<3H73|aGVRy~1AjX1eS1#o9;CvvAr6#ebGVSI zO;EdPLCKW+B|j(cliOHI#|A9LIC82E;I2^n+76S`)Jq9ugWAt;k18F86e0)?W`qWt z6tOl&op!YzSCS21U;a;(WjcO2SpQKhhaeC{4D=oe#oBtC_^c)ndsA5$h&P=Lf0@*DbMj*-91mUR?(I2pzDuCk7_Xj zFq(=0k+xNeC<5Lk+37^zL2|PCRnVu?=BMyt$ruvtsm^hf2Hcv?#$zcN)6>cENJ>wG zf2N*n-l`OoNt1~pxN0jilpSL#1_L8snF<%%CV|y7DDooBibQM(9X${(B1S^uFvUQvG&id4L6QTI5^1u1w4kJTT)PGuOE++8LyGbh)zzkD(vziU=LHku zF`O~Oqv^9xQwC0b=~7;mV*{xzS=olCoC6hXVK``(S514CrhS-ie*n`E5CQ-M05e1c zFaS_*WUiEk0m@flWSM1lBR1LGZp*Spk}w9;2O~ZXb-icxcX+5IfrYs*z}mksXUF>V z<`2EmOU=#6$~E%7JfmKdAIY8K<%f0MF?kpBvC-px>dS|D>JR<->`JZ>Tbfx)p5-p~`g-VWU43KuN8DV~ zU*yMrX7-myKEL>vN7a!%{~h_APyOiXNajaA^-ou-&gA-i^slGtlhGd7A??qRcgNHB z>m&5t54n4Rezkg}`@#7mXXwz*%YE}%FP?g1b&^`(iGoQaQ7@?%G8!m%4pv-P#A&0* zUwr6(%m|gSbnByaY2zmiy?6!sU=2SYG$gb+rZaZ`AN+7dhD$pl2D!$E>vQFG`OB$K zUnQ|#iF|0A-_V<8=(_a!h4ux{`*8c%9p5+M-#*>hpHoNuH}3_{!Qt)P;8of z&dpJJ58m1cCw%RvlX~w-Tj@gMezhGk$MZ7kerJw1BbO7z%*M^k#LdU?^8E3?nwy!A zm)Xl)@4xyE{!4f3&a=n z<%t!Ss8n$zRf`!mLUzAveYVxkKC#L^c9wS%`(j_UIz4!P7F3i~jU6k!ENG?N;Wk+9 zZbh*c>!#un6{P@GO^I4#qv|MQEZ1wDs?|2;m-1v?Ir5J2u{^S>sYB#ExmT0X!07E# z!4g%upGAv-%wZ$DwUc*_R8UMV>pfcqr;CZ37BW`Bj%^fC4cf4t99M1=Giox_p2+-& z$^jrJMJ0PI2BH2U3LhEHRr#sjTv2{KhX+CzO3gxAK^`z%zwN0d+mdc{>unqKY@FSm zQ4OmU8n{di#cWedlN9T#A#io?_PNt-pta*+BvlCK-ER&f1ZdnUv!+6DC7n8q2kWja zDA>E&WpT7P`Tm^GUd4qE+3M4yJJ!@*%hoki{i)Z}A-y(OsYcB?DCRcJ;N6v*`($Kh zUF~C_*X}5vk7<{lWwj{$4rXm1R!b`QTCGsl`nKO3e)?y^ITTI-hYca75CA{Ug2Aw zcjaCDoi>DA9aNjLFa~Hj8#2~)vj4%STun4%VSuQSyGyohFz9>di4>xfg_e5T>zpz+ z)5b26_@S^ft))7RCUC3j0#h5f*7rmi3N|iLnq-=F& zSH*8OF~m2%uqx29l^41-K`9Q6rxjU);7&EWjl>h~OR*BRuz(g3D`H*MX2b>oe@)S@ zXRPhk{xh2C-f7RF$XZbgRlcA`8{Bk|nkx(Dgv#=1FMiysk1w6Ra-nC=2q{VFLs5l% zmax(u$Y`|6EfcSPy*F0y7n9cd<~h5tqlTh*3=cuxumfubx4?_9dm!+jz0F49*>LGh&T*7b&i?FVydn7n+m`Wb(_ za(qO3tZu#|FL4+$a{qn)f8l3;aj{d`mf?G5@8votv@u0Z6Asr@imX!C0M#~Z>^cRa zYp-#ZeoNy?K=70RNkF#0uqKXg^=%jX2f}f0s$;4XBfm2rOTnUNYdo%;9<*@?9R-#w zhSxI7Y3QhfYSY_LIIY%pnJoUG^;8f&dFHL&X?lc52xdqv9n}A*s*Yr=4pVof-rs3h zp_z&Na>9#7G4J%W`?aTBg|CWqjEOt@)p2TcowE3`UK5neY(~#wtqgi?L!({j%&f`% z#xAt-?@s0vQ}xdtnQfz-lIl{KkU5~r0TjB zDsR5&?dh%2@0B_fRpspt-mnt^VLAG~@25>~0#j?BBWp@prTNuexwa1}xv9dEaYX8gLtbNuFCi;tg*X# zR-ZJ8agA>@cXh+lE=E3j>m5>}zX8-&x=1EdsfIkiby0a^KcYspMm8p1FE3~wJFa}; ztgYW?-K&?{ga7TUmmw+ZMyK)52kWF-$`wyxp|OCp z+L&%udgSU(NmsJe-I_;T>Nj`)i9JkoLD^52$92|GLx&gD>s}cY2uZZmR$3kES^FA( zF6XdmE7zSXtpiIcbp*6saL26g&ywH-Zejb)MKDt)a>sq)%VE_(W#~1DRc%7Av+OIQ zuQ>@5eFkKga`W|e=IY&QUkISt~ovozjcXUwFI*f zCz(~7m+Ib2*CD`Lea@}UyVC!AZ?I^~rh~%pOs8?$xU)tEh{M#8c*n0V)wvhBTx>)4 z3E@*KNDr0EwoD-()R__|%>w>Owdea=a?3oIEW? z0bg&ISC8exUz7(%?y<3wNq5hK8Ma@XohOZ(6O?Dqt<_s+*%Vc!{2`UorFJo>zlu&C zX5Wy#?8$7p<@mc~v)j0*v(N~wC=P=XIl;#_H+ahcblKx`2;hdLfSUKEDq#p+<+9ew z*Wvjce&>P(+>H5j#PK@!1io46jUiGF_&+ZWt*h62hsa=7d11%RpHV9u%a$cpFNghh zvc^TLXx&fhk3%K8Bj?u>E+$?S$IBGe3cS6omq1U~Wwdu|1FxQZew&>GmfS}h8_xQj zUQ3a^|HSIfCv#U%m`v*)A9cDI_BF<(AK&f@myvgxp z%0p}5!sT1QTz~vK)sBVO#8u#ZVf&kMB$z(KUm3G$E8!F?7On*Ud=aTxH}s|{H}~Gy zvma)lUG_8C9yVgbCq)-V%EdYE@NK?*W4@Yv0{H!$VhjI+{;EE9M^+m*$~5w|UQb+K zp5E0GhDR;HC?u#(?(KRM2*(zciWS{%eyc~;`W!_MH8fnmZq%o`;{iA>L3mzah973& z$3BVkqmvpR-I5EwR=5d+_6(eu0bCDJHWOuPGkbC_ zYdBBj9z5gxL(25SUeMjE1xkX@q!M63mj|HQDrYBeR#0DF2sF&&lD>569^I zTGxeg?C`6C)wwUiPO>cdsCVlitf~iZ)`1tFSUmt}2A`gtuMcFp@*wXO$TDDulEhf|B`e&<*C8w@DU`U$n>jH649WHluqL(iK*; zPfexq$CqqV-y1f$JytiZu$`2dayO(xD<##jKG0vY{VIA|HQYAsxV0V=8O=;{uZ@`v zWPGpA_f&;?QWGVHa41nT23S5undGf}qlvb$To;&2@P6~e!uaDElxA~{Z#Rbsyz+v- z+q7m??)_t5-P9`|%|lOjGgE&P<8gYyY9qmm|JwR0;%2gQFtS=4(|;x0|0L*QLeYPY z1`I&_>u29Lie%s+PY~{0e*_=3$Uo)hJ>Kn<|4DNLOC^%39BuEL#(aeq5{t<=3B29- zuMZ}(t~Y)xE@o6dndP-7EmYmvQsqzAXGZbAyB#Xj3+S+QyK-_f@o~9wnfMM^dSq}e zM@aYzBHwKj9Ug#Lx!?TWtA@TJp&Ry){bo!&@0t3R2Y3kduoP{A^D^ST%|#N1>rYg# zKsf!ed8xVliSED`=dOPLDsBk}zKq|zm3r}Kc!dIYtuN>mZh5zfhVUom;T1bgyq}MI zs&+AKzm>uO)9N$0}>k7cQwXcpVw(57Z6X5ORf=7lIbli4Y zCD+4py}AdvwqGBwuchUPDj@9nTkIzb<(njKgIb+arsx>|!QJ1cduhG6G+tBsVkyhr zJYrnm**sjL;Vx|l7a4wDMGs$72b40h-B21?19*E$p*Z1wM9oN`J6jt7$uON1; z92~q)#y`jljcO#p56`~5mv1jW4>)`qJddX-f`@&RkZ;LU9iM11{qA5h`VE!-M;GzU z{%9^gn7nQMiI2REd{x?IlXh9b^-8t9STyBTGIiaJuzT_sBmdo-u1r>HJQ~IkQu`n9 zOA3{D`5V-NpsIdauTff6ZV@G*?WRz$vU_IaQC{)mJ-Yk% z)e47z+-ZtiZitSLcm@veVjuI!IGUWEe_QCR19q2$YGtm{InDi1Vt3(tbI(}D{m(gyODmOPxhniL|Xw`B!1DckGKDr9T0XS%1#76`vBgcf;*W) z#v0U!$tW9d}<32$Z)E*gpWIdQ=v?m$ED56eZc+1*6Rz01o9)P z@eW{x`F`qU(gr+8N@Evi^IEV>KHzBN;JZFoL-#uafiJzc5_S|uQFlf@0I_g*)?C+?VFPs*C#&N zI>{WyDJsT(82G>Uh3^wpOZ>oAmpz|6>uk}?PsNpV#3b*?{e^$=bv`rtpG!2?UFo&p z$&=3ZoxVyOso*aq;^&TkrWyi2VFD84!f?>bE0?B>)BHa0a(7*KOZSFYS`5#QDD_0KRSQ=5$U`mcX z-trR~`Zs?@21a<(wDvJNQ>2jkv});9GQhz6pYGH3`ZI!4yut!EZN(oql!fC{XRi1H zimvekdNOx&POdLU;4|_j$NCnA`)2kityB578q_Gy9YOHSv#*997Q8*{N5+_j^+5mt zdz?QbCXq5gN|h&&*I|V8U@hX2WMY7~%?Fv?$e$F>#zd5ohM%N8k`Kz56aPgF7`oh? zhui97add)?rxU9BWI8k|<)TnU959dZ#R&NO$S|n4$fK{xPA;+~3=?5Yhy+PQf~#7k zI*Y`~DYG^w-<6MYbxFvj0Sw57r$ z#0k8cqijWQsO4kpr=ZWI7&AHfGBAgK(rb1H!R_ofqwGb8G38i}0yZG^IqsMPa}w3y z%(%BQih;NO%iuXV|5*6jkF#K!PZVBfnbCeSX-*WEtSv!gVXx-UQZ`ylmVy}p94$La z{yi38`a-$9Oli!GOg8h=bV4IUUq}&t{S)Q2gtm zzf2^HK-sm+M-99gTI?Z4?3?@iDOq^d~i>RO<)ar*83i1BRve~5nI{gGSM}bkwAMzS41LpUr5I~z zP+^_6dQz_Hf@4$x3A}Gw%;*vN=w4E<80D#n5JUvAa=8tImjQBgtp6MmtehQ=?>PrJ102iK z%*5sAHBBleJ!x#m&_GyZ3CU8~NPtnl7~+{%=PD}f34&rosydVq2rk%(NcUl0RbSmH zdjw|ata8gwOVJe-E=d+k2zYHNK(8PXN1kte^loP+9zUgOYfj}1keSzUb0YQ{S{Mo8 zBpPCy{vcbmCL30BLzU89hGewLMbqo%#a3cZMOyI3T7s`=^`*r(96SWYVGB!)TsldO z^&M$0PAUg+|S0#o}r6BT&Jdeo$2TVE+yelR&;`q4iY1bKPmTzH{z~pn*_?w z*OyjAC!jB(lwkB;k^eRk{G?wj&&Cr^$q0}z&{CV*3@!Uq>jE=3G8k(la<&2j7` zr+xnXAU$adGi44zD1l@0<6u=Kp;)FMZJ7;ursbi(sK@C6tmOV))+Ct zNIb8Esxf?e0C7A`L$zV5lmws=9hL)bw=yg#_)ajS+AXSe@ZxOx*zy_Bl_^3+L`Y%~ z&S8qeMm>2_tgZGY{`L<@D?6E+PW{0ci4`u-MAFPes1jb1TF}@Op$=f|CP~P=JZ)oJ z*W^~$a~ja@2280g1d7T5+L3H>Fiw&&%*#4x++7fU==WFl{o$(Sflq+ixJdROgqF9I z+bmF_Y5sqJ;rh;>Hy(2yKggA@npic|T&Jj{4xPmoTgoBCX`Cq`gKRB$_jkPUo9@t` z>7IjNC4mS27g+%qYDsC*bUYFq65(iy%bR|T9b~8T!?sL>>9!@13% zY#pqb=*K4P%yF7@BuYpqDA8ap^BBvK^^CPIc$ ztw}OLlXGqtCs{tPOI+yCKf~E;L*E0)LoViB)obEmoQKoLHXd17=Qp49syQ_TI8H~Y zG$;^U!6k%I(~R4T({4o5)ZGivOamCq5Y`m98iE)S3?V5H@y54Ns1T+Vupa$MQv(BuKXZ%84)^50DqnO~hy@WajZJJ1VfzZR4#6#;A{OQ#P z;Jwhnsg~wK54tUA2&PwcEhvC!MmIFxEi(VdEyqr6j=={{-Un|>nQ2=Abr2>Vnm*NDx5ynV z>1DM}i%B_Hg+vjxYdjC`P<)w$;_LAfXLdWc7qMtbFpz{&CAoVcA|FXuCQKKa@0Of& zrqMx8+^cJ4OUvUT#kH{`6OQ;1X+@g-^Q{whL!2ch5#t~<*YhCyO1Jt>#G z2&m627>Yk-OF060Wn}J$u{F$lvqrme4}3UObHo8PNBapS`_YAT5am~WmyPi;EB?K! zr@Q~+4tgaC1n9BBrIrTq7Cf=IQAh|6`-!66z4T>1>68UriY($1OI0@1qVS=j%u&vw+w)>M_>!+Yen3RNE#R7^?V%o$Q1HQ`@mX~&mk>7yj`Ad!KLOKWQZArV%{%y8Qo54NAB#X4L{NJ$p;Dz&8mB$5 zYjJOO-Ku$wCz*_4wR3@N1}ZuQKq^y{byjaxtlnb%-QM=oF$;5I>m40P7NKsb$Y}PG zLcj|Qb@oFaQo)sY8}Y{Hnh?1F`8u2#>?%+m9QPc4{IY2+rmynr!C;Uc7Wq zwiwp~Ji_@brT6;jG9+}AFrnU(ZGqxs36mpgx)jDke;~5^m)_{7ESAqRzy$pks&_z< zYRQSJ}6{-lspn$w?41J%>aUWVJE&I4H$AZwT&IZ?Wlah5IBN4v8UBIueyu z$1RCsVu%1`yIje);9ETGhMvT&HOC_%gVc8(WTXLw#6wEM!P0(uqMtZKDAEcOq^zD4 zl%?ZPAd8-qc3fe&J$Yn4=d5^*BNdG`+)_Nm+Ci93N8Z~{y)DwYoH4v~ zJm^%T0DO7PhMtH;w4L!@|LOc6w+Yn#wFqHfe~YI(HS2@3u9%rG|MVZ&qKNtK9ug>s z7Y{)S7;hQGtXn6!72*3b<+=Ii7=a=6Ed)X2V<6`Uq%(=K<0%%r^W({d(D+VQFnV?5 zobQeQve)9lQo;_kq%keU7*Xr34?KEThq&DexvH1G(NpB9qx9MR^QuWMA%Kxuu{Z$o zAX=ybQWB#0UD&g~kIu16vwf3?TEm0npg^UV6(!-tj3H^i_#_2K4M-XLJ{_fZ>Chv` zsH1x6In{Krke(t#Dw!!zF#%HO)Y9%DT|+NypWoe=y{2m^1X-%NAyMQ2uq~iclH#C2 zik;=`{OA^??w~4zV6qRLj9W4hvyxmAV1^$Am-~G8)vH1y-vNr#P;7)TEL!W($Q4_V zSQk6~stKy57!R`yg^VJpio-3dP;|G5 zaWOImgDMw~&%D!F+b9wd$7VhkfrzfFP_hR~FiDZ`_kVSv#xxY(GOxvBs}bF2+?%44 z7%2g;f+iRbNhlR#&oENA>3Kx)jcd#tHYZpeqCJ94^3D}Ps3i&z78E<^CUa4I4;wK@ z)Q(cJEzT|ji3&rSs#fcvn*~sC*_uT0?QG5*>ND^pkbP5V zap<;bk7ki@nbyo1tS3=md6lQ#j9Xhwx<1}r>^H1%lg@P{rm9}6pfm?mQH|pgEvjqn z`2VB_#OPv70}02LPQZi!NgW$neOWwOUSi8k29GC43r40usVa~;w8ga!$C3m&O-)x- zu7dslPiooc=egs%ad3>qXdv5)lcp<@dj}O`jxC~;1Q`AaSLDQ7e&j(729z)q6ND)M z4mhG?k}Rjp4B+{tHTcxl5zWWQvJ+ZN4{I18UNC75Ye9H?$;F}n^vpdvmro=)CSYMC zRAfUB6ctE8T1+05ZoL@eKMw?B6=_W~m={v#6klVDwi7{6q?!*Z(rV$&9ypnwTD6g! z(YzaKNf%4(qtf*#z>kT1Od=TK{9n#~ZDTXV96=g7i|z30YIaKE5!I$F#qQ!O#KiL0{{d7GeZL~0AO!a&L|)Nl;`?s zZT;H%<^~girE$hE$>S&^0H6JXFsW@>ZEGtW{X0$;F^EadcQ=MzLh5Z5YV zjTe+aYPawkK}4g-mGJ$t-ygtQg=D9R`|q{=|MK-?X8xsT{QWkb?0<8Af93U)^741J zZ~E!VUi*K<^1X5To%)$S=F)!GeUrM6!(J_VU;3Xb_gO11e6W?j+w}I%-+q^uo1w;^ zKiV|m-Fk-}?6ZGpXa=Nv$pb z$(|3c)NVsBgV9GJf`E4XB^*O7PL0oH{+*1L%=A{F4@9P1pKOjs1J?+ym-?MTfr>t% z^;bEvvpjsxe`1Eoot36B=)$t<5`%_d&Z1$+^`|t78fOn_5NlJmfiiVo7c9LdVKgLJ z3Y1uXMyG6Z5k|eHNE?zXwQ?Q6x%#JSxYl%ff2NjL?u=wh>a|Q$O7&3BjIpSZXlgOx zT&H9Cz}++2aJ7@BP8U6Lq7HDK0M|-P3E%2z@bF&zaQ7JEfKmEpLZd?v^8GZV)T^)?5C-G&1)lEZFPEpaQH`VayzYYJy z_0A64_=neM^wzGuORqMiscdLCF073MGD%iZ(WE{&8c@M^T-)<=H~amy%O5tYiDp6p zwwmOlepB-__qe&yw~yDH^A67j{v1cIr|yF;U+eMjY&OzV5(NfY@Uynrfk|8+g=u;Z zC+qF~&y)PUc8oX5ngH!?X|6=MK~NUsE>;kWcBJ@DRQr2l#%LHkWr5^2cD63W>|5Yk zqi9Q4D6*~CVUE{DjJ6b5=Ykr64Jc?rI+ZBk2kOcWa(%Ci#R%)7L*82w{ik8nVbSnl zXc~2?c;#9zs%NfzsJ-1`j2ASFE9KFi=nK2TS_GpS?$~n#3%ADE!xhZ1JKc7rC!-b7 z78Q@6r?(|*SH2h}++Jlcf49>UyDqkN2GRWK@u+u5&hLQ!7hXmkw-*Hr*o|?=V*K`A zHx%MexwAOUV;}d6Texg*=NHer@HSm9#M+3mwLS%k=s79s-n2WP)c0wIo_(U_7o3Gu zB{MMx>C`3-qw<+W_1^6i3$9a~cVl&Hi_q4lQWHrRPpP}z77iN8f69iCN zEv6N~mg2~G?%_*6QQLgSN^ZR@U9<$5o^iMOSP)qyBMR*{SBjnH1=l3Pi$;2{g^O*g z77gJo1xGPoz0O8e0t6|iRPyWhXnS(EqzG?{bX+OzYN}{^bzL5pCixeg#EF&BQSaJq zihW8EvVy-27CG~K#Bgwp{g>GxUbAmsJ39FB<=&+CnAlww^1g|wgiNl38+XdK$Ax~j zEZ-6y`nukpam@*xTi9O+!9MCmE~W>X6~(LtC7w3Er#GJ-C-enxPbQDk!#^-Rh7(&f z?R;LI&!+MCHU7vHdmv>gwHk`fS&^p7o^QX6lznVDYOZ&{`&V2!0~JNUA*qEOLe+TGcweX>yD@;~n$oOj8uyG^L2cNxL^ z`cg}wZbQ3Qj;B?$e{8ONMV4=*$LY?IGyE65XR|qf z9XEZ6+L6)JN_&4N8)7hG4bGc(%CrEOtHgEdvi(TbxaMv1_U~Oi`>W*T-A%c2Sy|8X z%B7qBLuX^_F?K1!4Y*g@xNfxM!eL@h>2C#l++cr&*WWQJ(t4MR(;zyT__nhts^Noh z5@4ER;WabGcjq=~Nu+6IN3DC{vg=KwYls_+!lt}R`a(N>HEw-|K)s3ew8_f8uYekZ zqH;?reH_ei72!1b!*At^Lv6diWu5gk!YjKecWk7tL{}sqcLm^7L#Py>}%?sG%)Sfc-#DN-3hDPH5>i9N7*!5=K`itJe};=$|Ue( z=#5UFE!%w8TrH^>2d^qv`>w4_4z35P5N5xjxPmZ5-OcIk?j_TXt5iiQ%FOBNE@V0k zEv8s491-&cf0LFyH|6Dm6wpvy((74G|GW|_X?5QA#LOv9bT{qIBd3=y`#iTvk7Y8D zP7}_bC|1bL?1`f*ph^JqRM585cGD{gx~jRU-rt%06gO;FYjE23-Gp0kjP~9c%chcX z8|u5mO9%sbF*4nShIbbRepMfkWf9SY44&sI4z+HyH7B^BA5n;iR8>zu2`;qsQR>us z@Ey2o^409joG2H?lLxuAusAK=+CeP?P}LUTnrXo{n}ykDnyL!e5V-ZZ^aP~Wc&DhB zP${nXc-0*QV~)bMpij9q&Cp>rRAO zcB2*czrY}mWbyV4*W&322J?$GC{qc`BwmD% zFLrFlQD!u?efH+M_8z=ADq$ZrZBwpE%ys@n-b6WtcJ(O6YgI(t&VjMH!gw8Q$Bd{+ zFbyr(iO6oZer@79@s{f%*KhZZ#j^_I(-hzD9l+%a?Ch#zt6oy|ZLDZJ7%gH7Y$kZ| zn!;6K<1%FoUmfvoMZ;!Mn-mMfYv1&QIX7>uxkT4zUy#=?3w`=~dh)`sOPyE6+KKAc zOqwQ3DQ%%zc!#Z?&`zOM@SOZlIPcl!$mBYFei7d#crm;L zv9qRmMM~({7j@2Bv@oBUZH}qCZhT0g(-XW-Gxg02%{Sv1a35b&9T1z7 zxBt#qzx=4poYsXZ^Gl+tqM}{LiByEcJs0CRAM6K?6=IsS|7UTwjmtV`GI`pfre{^B z52GzJj8A(sJ8H-kTmvgphu6(9WI2EPkJ9s{C~&6g@tbU%)o%Z5bYDibbU46_!Yd~hzR}F5xKTlM04Z5{+p{Ttq_(QwZ5Jmi1Pv8;rPst$oo0{=s z_sscP>tBQR+}6VInBx^~rg=~=GCeZX7(5?`3?bc@JWcjQp6Tz*E_*k3>z^oc_S2GQ zVfII`P8E+3QRU4lah@-9F;-*U5li1W{Cf1S<5sf#$-L(=W&8Ix81ozZ?PwS$8d*Z+ ziF!6|?Z47-IP77FjV9vlXB1?2$hRrt_O(=){5a;_$xkoUa3%P)&WYRmZf93%`(YzY zjs-To&#|R2cTpJ`=VgLo>;~Cni{o)S>Z)OA+fwycQ5U=u*B3$nF-EG)QtMEuMR@Ds zxmjJQ6;jZ`%f91~)Ui(O1tEt_AI$(8=eQmf%U#a z5LV8OSB1_?E5`q2Vt4D~;Ow)cj_-$r2ldjdyDRsQ8gPoJtxwXX-*Jc^~bKSxS|p9{!RT0?>H)8$4$<|TMa%*)uw;;QaZM=RvqRGAK&}RR`=@5 zKktOYO%S!sxTWA&B6(hcS-D zPrCsYuMUiYeXgLqV^|iJX)%;p$nZSS&FXvI&}}?GCeLxS zG8%IHJBhIr{uVI&w{-iR#NhT-cHNF>Dd`h^R$)MU(E(?%3(gV>4)X7NOjf!3Z)ZX- zpnCM7^4OGEfCH}{UsXDyindl&?eDX1-p)gonS`%OP?zjV?!gS#_BZNw2Bg3;EMoZS z-eZScKhM(bKLK!J!7mgV`e`hIDy&t9;(9A5W%yj)ScTg~{|l_5rpEl5UDe06?7P9Q zKir6c+eI$B!3?)Nqj`=uxKW4s9#R+u1zHn4-R9jL*V2Hu>yPRt?gRc~tS!fN>$>(X zHw~_m6P-n0Sqv%ee%1l1_H7x~0D#%idYvCThuzbqbh@VXo@@CbN};tN6?SnwHc5pb z5S=FBGbQ~^J5^BxKFQgP3j-2Vo{FiXdngp!2ny64>P?=&vyuEc(+vd%oF_sTV+goh z6`V;Ig2!bZqO?mfeWcg=>m0h+;M@|GL^}%S(&82I5Or9%B%TL?*`hrkcGXAaT>f}*+QLolWX=r4h%R9N_nxsmAh4gtI19J!_Jy;XDlsA>87@%*C0tU3jYKdtJkTt6e7$=U z%Tu5$R+!2?L?qdut370DYoG|y*{vtxGJZ*eq19Qjz&!S49W()jI6=soU5pYQnV7QI zDLg^D@F2-bOK1e&Bx*R+KE!caNpn0~awZ&lpZ+|rn6vDOka~$H6_#SI35~5uW0x>W zF&18DD#`7p{0}gerAdS#5^OjI1s{eS*}m5fI}7F5-E5An0Fx8n3k@VUddrqjq8Vdw ze#>*cui(etEW=gOH3naB=#4BcwI)C(MH$f#H--X<(@g$eOc$`-_E_czS(NkO>;ph- zVze@oH!ook;m6gpevI;tr{)hJd5PddB-qJTP#CFWlt=j*%1*6wdF%&|RzyX)dujsU zL1yNlCJ>5CBYf&Zo404dq`zL9g~q7GUUadz7cx&aPn1FeyJFuPOTyLn`N%xEAI!s+ zTlHh~^{Ydt3Z$(VI%w<(kUC)olvohp5s%MzaQD_mOmlL~Bn*M)0n;B8Qc{jeEwq!7 zvr}Kjz{EX!hCX?02HknWhApYYsX5j&g7zrW9KdU0?g?H7%_l$C700HE9GXHvgRrAi z0#|>|p=#hkVlc#=h#*n#ij|~3X_|>L8B)t7nps$(KJdvj?9n4C9^1X=c20}dS)vj) zL5hs+^%S=%%J;I=L;=E+pCR2^U8bFNu@pUTAapMCm&D8@97KYFI2ZZo%$%&gP^w{(Tm-_y1|| z&>U2YIN^XqrxPhAA&i*KVuqNA7a%Jo?Pu z$LV79rX8P0>C>8Tlp2SWMxE2F5s=z}aEBxgy#mS}_af!6bqFgzCD{Q8(iy2>tTLnC zGoi-U=HMC4z!tw~SbVZAlusyAGV0 znS3nGW=u`7B~b!K2q$v6m1t6)6{rpBT;II>oZLC@@Eu=?{B66f=G^SW*n)s7g6YO! z1(~knq@q;V-iAA(tIu5?Wf%QtDGe};Z_^-Dz-W=45Mr+lP^cx=8-8;u^0QnyD|*i3 zUTT z@{ZJVB57VJ4+?I2l~b9Y>`dL9oGC!`W0;$PbEc0m)p^2aUyEMU5&h468&8clXrcNs ztQ=0xMpoBcfqEndm{&q}M6jt8FG{9vgU7_$?IvmaH!d$TKO-|Mq?NR|#WZ@76A`Tl zIkJGOK!{#UR*IR_@$bGQSFS%FoYY9wxJ*gKz}Pv{MaN=*Cg>5vFmfbPJ#&Lr#jT2? zX-*N6&pT`OTY6Mn2w!>y8AvbLJ1cWKrb(^1)PZ0#rL`1cpx3Vm!lXsN?IZHc{c?;< zmF~vvQ0);peO!tZq&K^L^G`FOl$yn~{U^n!U&He52(twWk}zgR zxyiZttQ<$~0hwO8vUg_gleN_rh`biag|H@WDn-ya9rPbxg0+~xYorv;C{3WWVqD`u zhAloYRV;dqS!a}@nk1U-|1MZi8U4lQz5Cp29-e}?LJTif42a~O%*8hb8N?M5@dFnD zp#R4#qTk(kMRJhUx_W}A(NO*mL6i05d#P;ny`LL7MIc;!l_N zy&v{}OoN8x4+1SfLd?p9L1V}SW3;0#UrYlSY=5<3E87O{*q2-G!-SLpe?U7kV4xz4 zk!2X(cmVtTBj=E9hpkCal*!9QND-VoHRKaR0{XvT`KxDTC?w&s2pV2|i!CD&626Wm z?w~ekbleW7E9L0xdDn{{@PioWKis2%Yxwt}U4dZ#;J;l69}(*Oq~Yg6O2WXd7V@l_ z1i&}XEvuvzOi6)=o)JKk^`uRiJV_YMh&vwu^Q3DAB90rVQ{K1m6Sh@go@v9F{;B&z;&7KuR@#0x_Z z)--5@2d&UCNP{wpC6q(Q|Dpi|!Ui(b$y%jot}Hr5D148Rx%4>Dp|oeXQ5 zDx2vTg!OyMW8`;!SQ%Nx^85w`l`3h9o2f9&uF1k^2@D`bb+^xY7;>fcbZtJj{BE9n zk3~K&UURvFhjQo#Dj7R5waGQb1b`_p>F=%&JsS0ZNh; zhr#6^I=+ZaTRB(4z3%gyS^4iX5q`)*5=f+#XB6%^Nh3tZNFePLM-9)_{rPKr)rmkD zlj&wyttp~gxuil%l0d|Zuv~H&S#6fS?~R7`_qnZyz-ZW7hdsF$giam}EbgK((*mU6 zIyor!=Lh8Hxbi&tuX(9wh`_P6OgprMtcwQnS~Qtx+zqr7*xa&FG0Y-iAqhQrV{8(H z%I1Sk6bRw*ji+?!W*l70O2`v1Wj(0}H?}~w7}RJUu$0VFI+#`x=I_YPvh-*2FMDsi zf4|{sy+;YA1G7F^zkf~T4WCV~vr*#A4&75p9M)(jirKJlJ ze*wmo7ZNW@6pV+m384Di_rH3^rXHtPY3lx8Yajwq8e>+7mnc*sfnqUWcxRxwTe<%p zY_89|a#q$(IRQ}KiBJTkFfp$I#wg%};!OSk>fqjx|K}$=HI@8fv`FL@s&OxBwXEhv z5@ao>E&#YgK`!Orr#p+w)7-hUXU^IlNw37iK!Ks=GO=%kN?HfDzSKax#^#3Dv3V6_=| z{Qo^MqG&m}XpHi!fLJ0Sb#zrpQlc<2cL=!kz7A2AP;*G=aPkVq8~wusu^xHIe$b~N zdf(41o1HA95uq6uWR0j3wHE~7Y6)XhgeT{bfm`ee49m$HXelEzEd)@6LIL$6p;?a% zGZ6f1kJihHq7gNQb1WPGv<}x24%k?<5yr?*lLMmnaptA=JEIa*P)o|zg(7!;D(m9$ z6kF{Yj^U7g?k}BrKzaSc#D5^>)zI3-wv-J-GI8fW7z5*CN_bi$PJXG35_$tI2(_ID zIfkMkMUzwSgkFsAq@Q1IlN-irdgYRH!NvxuMkEsI_5#=BbUYYijQ$IH| zM1^n8_}U^FV$ew>KvF9Y9XwmE8yzR;fiU%f!R4`TEV?}-*22IV@R-fi59c;x z$@EkL9pjIL$`GNH1?tsELaR0b7V6n&cG7fo2wR9AR2(6g7~>FiF_T-v7bgP9b)Y`s zj?NdSCdq>agcc~p^I>6GBqz8P-@mZjTp>)vRQqKlPK`A(Fj*GH)xVS5}lv`5(upU@U zafFnMN$HY|OslPgc~0RW5*RRkuYzv976zIjax#F)nAnugcv70IBXHKGDn9u^zwl*& zFNq2-sk^uacpim7d&C?Yrqf*uw7SzTMyNb2J70V6W0~d2d3vV)=d=_E)TF#RAYvpk zD#KvSgpq&^&pCBkdCmi&0Hra-ZOUS5H)m2}E7nCYsW?p2I9LCBw*j;`4*X{>DCTSd zv5=*HaxC;(@jRl0yA?>q+?%%2_3Eg*@{9^Wv~cWr)c z3j?%TdKtl(u<*-CmvN#5I}&!%$Niyfx%sqNBv*kFNvaVAFJxkqS2GJ zxZb51MJX`u3#OK2(?shzw_N#z;-pq|X7N^}k+Eplj6GU}qmE*igYx)Rzx36J!rM-o z*$P4_voXOFL#VV66q2!qlvq03qPln9AH!au^<==l4jSWosp9T^Jh+N zIh{JJd3=VYt|k!$g@I=pbpniVK>Xf=-2P{d<6}AVd3ioRsdqBsup#;;FOY>frX^b_ zTwl5sI!i)|`6kFc_rvx1GBO?cH0x(G_nHE}MuwCr)e?z8kTEIP5ad!j#x~OMenw=D z@SQP`GSU)`wG)zcDUd)Nh7{EBJ?akqRz`Miui|^#-zrM|;}3~P5YfqKB5y_oR8L)x zD}rO=DZCRCpMumoCT+3JQe-kOlbY-yU|R#VEP$cR6~O!3j+j#ohVKSU;tD$rk__NE zxbv;NOL!LvFBSTKTKiHd5@_fYs!5}4rw73+bFdnWzDNJS^)@pkR5##56^W*@O5D)_Z0{}Bq126zk4^=-XK>#QpZY#U( z1GWK$mSsveN|v#0ye16-?zRqYBS%IuXM+F#p#A_rXlAU20KfqV0apZfTjrF22)e!k z(-ZcDo^U0cfQ!P%;bS5u=EKYbbeWltz^5)4ui;eV|-a4qa<6k}c`(kfB)umbJ zH+`Ra+ef3`j=KKzN{9EuGp|0{(2oxL`sjDR^5yyYIC=d1uAFCX7dM-mkC`_7mxG7X zpSfYedh|b?)K~xKdAaWX{`1%gzkkKQb?H96_>UKT#w4H>$^uDN;vFgIats6EB)0xh zLp$xq=t(n|^wnM7<4;a9-+!flPu>6N=!3I=x%TsTo9mq@4;z0*vN(P-R<>q7mo*zJ zlM^hdq5+J9ss&(kzV&c4-M`HVeIiU4^rieceylfF&bMby*4LNngYSp%g6(Bww#5ZS zqZ0kKRx(_`iJqMf8f}G7t{j_obDXrH+8M&25oNRBK@f2c^emFvC0%~&`R1JXRKBq0 zqR26aEj0St&4`gq4pgUrS4075ET>ucUj8O_W>!=-z2``dpzI3F$k(8-rh-O{;*DFa z*+ReY&okHj^(UXJ3HWTVgHf{)b$AdKD^uQPN)Xsv;9@YZjNP z!K^+}hTVsBebtho7w>QH2Brb_{FmdAkIR$v#(O&*PnkKKSia18S6>&KBgV6kHOy5gCp z5Sqr-lS#C3JLO{1Vqrrw7O*^$I(-X^z)8OqOinaaQf$3sC9`JoVzIKMvrdY(^yZa1 z6fTSCJe{W78Jew-w!(c;pywCbOol~{XGEBSOc~F(Lz2nSXo`C@-|Rmy?L^<-e6XuF zs*ky)VVK$wAM>JB>C+{PQeY8(TC`zac{7JpVO@^(Dy&yUsHIS;%&&*0Zu)66DHYdr z&z^bJgq9I6hIQkz)uw1%1eQ>kfFE>hFB0#W;Ss%=8)==}?79{?R3S`Jv5KN-YUm4( zo=Hw4+GbYV_nnQ&xvBlskW8v*f>w8?J*76uDSWqJhjXi=H)kWjZenaC>h(kE?#`SN z*DEWxs6cn@(@dvX_z}H38{BsfI$caVlqQ`h(A0ua^HQ`IyM=cy-Rp-xb#H$}PPyLP zIx1sUFB)rYYUgW4LfP+C0tmEljOWYr;@nGDPT)u1h2weO_j2u?wi2}jWi^nuh#LfD z??W%Tkrug_?y6`~egs_Nv(4R7ZprjgVwDav698oxoBj$qBLenss?JI0IzdbZWThvWGloA9OBH;tervJ5~JjP*p@6Wpeb z+oga)af2@Sr{wSBmwlqXZWpObVbFCV>bRs-3@I-aCN&V6vCt*C>bmq(pYz}9^H=uJ zt!lIyPS>fjQZ=S#S?z|2=!Y8Xgs(T#L7(xf6LjmBq4(BVKV}mw{*yVZas$v(jbE?c{M{|%AV0fUC zPt0tQ=wnsAwjVTcMFY6BHPgg$d+qhc$H7}om9g17^W|9}ZrOiGolTTyxXZl~eF&b3 zlsipux$X!THn+r92)&Qi)O+EAd354RW zkBuU=zl_6WBO*!-|0!7sMb|#o3c5p-y<+NU^!8Jx_R+03oUdbqk2Q@9`x7rbxguOS z(zv7iQkHI6=1g;dngpuw)^}P^Ru^;3;_%L+))4PR@tWJW<-*7P##x5?8nViOca$0L z-vrp_FCNqIdzRe&SmJslVn%m6G?ly0x++JSO0&uW8*+Yi?)S=Xa#vmB4h$~6rXs+* z*HtL$m@)*6pOL$a%GWKWnwsIaD=>A;YAFOa8!KIp9eo-l$s9L46uJ9TS=|a(^|*1W zeL;*4m)+K?Be#f@C5=@pl_d3pUR>7grh;_oQEG)&eCExRWVu6~RK~q_){ku+?!Kxj z<|qPi)9*3}<`Hk_0b3WN;io6}(X%tO9>C^0KC$X48Lt`lsA{!T(>7dbpIrl%Cmi0@ zp5<=(bdsH(+?iZ2MQLkLrz$XWfeO`yo#;U9*U?Jbtc-VgdJcVNk!;T2of^5-t0)hK zEZT8+$O?k!J?R#_Q!GlRD2UUno@`w1v!cJRKYv=HMG&IN?dt5efLo_ zCbybkcJ@2dewpHBF-$nK-J{i@_qQSFiLcwKGu4~GmyWz{oaxU6A%3%h1ExY~c7((XXWD-|{6b1Y2;RhU_t=AHz zyLUvgW}epuk6Z#pN~{k(_N})Bx=-xqi{s^S@)f7AL;FZpZx$tNRQsEJT;iH=cDGsz zFwR_C#joxRHD#p7fRPu6xRBDw+^lQq|EY@EiZL2D`C)NSwjg5Pfdv*Ih|O0xvX3EpRQPh(3X1)$p z5{S5YY~Ek;jn15YZDii7P`+>T>PcU#e7q0CP8Uifh|y;}jwE6{w6WK zZ}_t$UY8GKd%w^>0r;YKXm;pFaF%t-jw?GGZ(VSoXM2~>WT4$HW4it6@EU`Hy0%)^ zRixR@HkM{30=xW8)T#l&WeP>Lo^TV{1V66i^zE|Y)x2k8LG~`8x!f3UxrzG^Un2F> z=J=wElH?qBD`tx_!`(VoPiq~`(cEYf4nAgf_^tykt;w2Sb4E6l@NOkb6-)E`^tdCR zsuR4((6vNgVt8bEROa^X_ydNUFwlkTNzC|Y4hpBMVuJdUy}Tp0uVtTFI;_UkZ{096 zjLHl`iUV7I)54jvZEelG*Zc*a&F208)Jj<1r;P}@WNL%0-J|)KUaO2RC_V}dymoHk za4~|-ryP!DL+Q`cU&6e5q}oMa6scZir*u7Ce}7CdxH2|@=G3s)B6~)~byvUjGC}hy zzG^%|{0H#g4nBAlKEwCwK1L`!;0+Z2D%qak*WHG}_C<4+UAfqrSTz^oNHVo$eY*^0m#H+BxMwH0 z9&np|DX_l5Co*+2_J8j4K^<11z(AgH+)yA#+^J4`kFV0W|KeF8*ctI<^Z?{;1g{41 z;2;kXsf+iS@23i#{`g!{WxGv_2%XoK%Q2>)l1CpFC{)z2VU{x+OE(GCmzBC$pT)f<@SGkz;63^13Ks8DrPf&9V3LryWrpP z=e?vbI57&_&6&BscB5A;)klvNad+RouH2Y64KzS3Vd30y&0=I6 za2p21yLyaWn|G=nSGvLB-Y&{g4zKt<{z0h!t-xt@H|yKG*Hx67xS+aB`T$?1X4;Fx z;^ie6YK5DNcbeUJ@A0YV7`kH6!_C9_8niCs>_*Wr7Y>;n;b1t;0*j8{)3_fvujQ4`n1gOmy;BB`tEv`)$@PVhL%3*kShqN0uiiPf~ z7w4je#BDaKp9>EkON~)7saSbh>$@#bq(2FZR=^j0%S%$uW>q@&QX8#^z3D2nCw5&u zk*p`IJVud)fX~Q1X^jWnopM4@BbIp)6C))Tc3+cjPB{Az1|7cfKfNP$C(dq< zEN<(RmE7U{y5fihn|AXd{ImqG+BX%1;pdUU?#VQPxuI0kEtQKd_c&bxtJUQ%$8{4~ z?un6d`rPdq*^8(SNeU;)DwJJKK0UWTJThRtR^x`)OwHZ4ky$+A(Z$B7j8LY!we5|- z-4zH%@7)2(pZtxv!Q(mR4-wU->QCI@=)MyCC+T$+njJW8(8W93XX2hT4|dgm@&!cj zz=##_fw#pPk=eBwE53(*{M`oNhJ9u1ox$DrQsRjg7XIX{Sktqil37)8@y>3yje5v6 zd>whqr?4-GTW_t+;EBu|#3yoYmWvUM!?Ctqm*^Ea9ked)OPS+b>3zkYE=SE7xZj*28JPNN+hF|rly0dr=aqm6k;@SSj=a*^?$p6;b zzx;g5j%f3H$L_Qz^7l!6-JuUxX9W`2?NnUCr_3}4PE-QV-O!U1>K;Fv(>_2g-3nE$ zP`Gdjt4v(Z={YZca1nas1GFt&D;D$J>NP@caxV>7x(LqF#D1A9DR8r0E@2MtCL%1>?R{SbU%h`uybR|B zH;S!|V}it(e^muO>An#D!cqZVcID|=#f_MV(la%!!QrokQ0Fg|w`0K$gZ=B_qkElI zB#pKu-@}W|4Hi$ybTHdH-}#FoQI&mJ6j*-#*DJeeRzD-~Ol)VkT8eUtRU4%+S@!Fp z9J}Hw``i?X4Z;m@wv)qM8%{Zw{qK%@)ZZ9PmXmdvh`$RTGS0;Eo&3Huxy7<$)--BMRTca!d!?%;~fdZ#L!aSFBmKV@|58&Njuq+ec59 z`+75DaNlkR#i{x>;_6izMJiTv_>M->ZQlstVl~gv+`q{%P>HJaaKT-)`0EYK)eWpF zb1UA5cj+a>UUl8J>tpU6Sw>a?KQgNt|0Y_Qn{p?+Sd3D zN`B35lZERrCob;66X>q|@J`kGEqC4__fA6<_HT-iVOO&?t~-Q&SC83p$|xIQC@eou zKi`zug1ufHm8AK5xJMLNaeg=2^oe)9#=U;&qI_rYI8rxb|Mh8RWuHL7ICv(`0bp@@s`Z$;T(QVA&S9{iRPSpS{wiv%C#vUk_ev0qRfZ)kv@T zs_>D^KL&UXr^Oj+HtczR77bq6A{KlD;oo`b?MZ(y~f7n;@IHDO7!F%F1Qk&rAc0$;M*_pvW6#zqrki`QwjU&TL6IU z&h{4IItq3OP>w=#5x0^n`<4Mc`MjKx6xg!Xe8iy&#P9&1f-;cz5(}wbv+pK@mp@=m zwMbME&FzzzAj!lUOAD8|VzO`L+0p34B*P%wO824^w5?-V(C)~-Xo?r*H2>&(%q)^Q z1hN_xo#d@CbvkWg2w-zrBGJnj@DiyQT0z!&i`A4yfLjXXo;(`xEZ85dRrUB*atUde z;sF%Y#1P4ajHJQbLo;u91EBI-tGn2}H-Z4Ua1&)==6@2u61xdG?;JSs zh)hGQ=WNR5kboUH5iK2p11CELqI@)p?{)NUnB@Q4>#C+2AB0 zh;rz?_3J-`5OD?2mNAseh#O>zmEGH zID7HZ03uAoc9Yt05foZ`kpE|V&@|;@4uS#r5+k5iVlQ$J4XVH{c}2~nyHyhg*- z)@Llz$V4nwf6cPtPf>3|X^;=dp;`tJY-<8WRs~*!lK=2Kb$%vD z5{N+%O0~60MtOx{sj@xDa|*C$AG+c1od7>D#+pM%d9p}_T1!bLrB<|h1{?R$y~aIx z!&W&4jzP(y24F1CHuXT(T1eKL_9g^j@Zl-5{qoNdT!Lr?7>T4OIVDgr@J)rEGNyHp z79c0HbI`Gb6)RQ0HSpY8Q?>Ls&_yO*Y%!^oiFcWaBds?{2!&*T zsk(NfHl!#h4dAULvgn1?6Tuxn16wmvQx| zvXd9?KfwQBZx`>zsMm`M6$uJtaz?cGBBaE%>wlBXx#s4(Pk%UxEU6^`I?h3zc!H4o z)-X{Q_+9w--0osleosa~#}jz(Yu}5d9%Hef$x7pkM$E(#I!Jd&PS#P}a1U+JlVTmesI zaLRj}#``ws;%3&F*qoVroIK8Z5F-_lrI8{4ka+Q@L0p7qQc#$iWQMsZbvXnRj}%!U z#j{buK(*sIYCIHv!`0Wu%5vr0Ilr!#H;I{J=VnkRE*dXo^6_Vl6VTTvArgZi<%`G$ zZ60_^DoKc9+^MjAzvI;QdDN2U#as=H2sl10?AIWRExd@reBK`111tYUsB-=;$wQ~~ z)Q_k0ZsLEYo))Oe#MOezCow0|iahn04kR$^dz1S`9HmLQYT{GiEJ`O zNcK;cP?jl6OAXE-!1+C3>Yqk+2;<=M)MGsm+6!=X2*IOed#+j7XvkRvZVi;gn z$g7prX=&F^fGNi}ATNineMp)1We_@kEaXgwse09khUlDPldOjhShPU;t=;4n4OMRb zm9LJ%5ZNbCV@QD$tU#+@Y_O%+i-UClqu@yOi8wskAX;MqhN}n z5?!dZNH#kVGVMbxzz{o!)ym)!?Ry*B#J$V5J9J|-wg_XAthug%l#F3;apy%)V?vV~ z!ZP9BzO2S{Qs`pzLv>{r2;_ufoR>n?5gg`q%-AuA&mabq1R!6#9%q42l&OOk24f&A zc>15twzphIb`Pa-S~1R=R4C(#1==~#@(f4~Nik95FKh>Ack0J9|M}01TDapR#)Jno zU=|VHG%Xi$X`<{_2=D>z9(vhn*+7(1$qGg6lIVUt^>%V)Y_bK4@apfLjSOeYOq|Jn zHR>b=R}h4Al4RH%z@TV}o{T6!WcySeps)S&|I#1d_R&vtZnqzZi+@v6Gsi_x165}8kv=@C&x&G>9y8GnSgPEKw8pv}^2?S_xPN7si z7IW6mY8_cL2Vh-K`*)a`3EHx!)QNF4D`-yQbw7uq+8pL6RGQM@TV_POY;PKKWGaCt zBaSUG2}DN0V3lQp57&5YD11yW8e#<$laEYW>$l*JtjM($>4~X(en5A8JX)=5^wILC ziyQBuFZbvt@}?#=d4P>Yl1q+amb`7`#Xz8q$9sQw(P96(#G;&8ZzvLMy;npinH8o2MZ9bQ>1fi&!6Gv~mun|rB;0?FlkoRJ?;8!c7|Pm(xa>Vadnv_~90|0} z!m$QnM>=1a&dZ&D`NL8xGdY)oG{+930o5T!!Vxl)W!MfvJ-jh%G5$qHZUjzL8j8=2 zNtTMT=oBN&7??7xxO9vs6Yp@WeR%uK5$E|DBPStWF?G6#p$R77JgMV3kuHjf1R0_VMxEzt&>vyA6;6^Vn?Ny%Ht-x-T#57ZtkdRz%I6{AoJrOZiowJ42t_R3nR3$uWvEtI3bmw*>Lwv6 zMi^mo$>vsj=X3_##HiG;$&QpQ^pdBTOlnCTIbHtz=e?aKH%U-zhG}9zL~oJ)$GFKJ z#+SN%fOr1f^gx*kl$VxMtR)yS$0j3Iy73U!UPm{P`Si{vCrC)}LD6bD7X=bdBth0B zs!kNn2#w=r=u(@f^PPu1F511%fQa(41NQv3rWOwQ7sk_}Tl)--qf!0vMy5 zL=nkKtVm9%AsFn|BKH>K5SO`Ffj}t*G!cZTU=GH_!A}xJdw&v<7)D=#{|i`M69#C)-|j7~bZG?hee^cDC7eL=L8DA@?I zszbpGB+kka$Nspd)x4f5Z-Zlrz;7YK4j|CE);cnX!HHB_KFiJHGfR1E5g`_O3QGbY zJFbH!UZ#FXt#^cPz2?r&EM)iq01yxY00aOtL<2woP!CjGsSE?DuP1puy@4cQbzZBs zq;HdMU9z@-@{%+~Po`)>l37jPm-6ob!Bhi8L;!bS0G|x91NNXj?QSIwL<^trz5cpg z7urDDAXoSc>iD}|%TgcXJ{f<|FTM3+Px#g9p>*f_sWM}*1#xQb#l>op z?1NaoT*}+9)Zx_h<#RJ>I^EY%R7D#~tX3|%tGB*D)itWEa)*FzLdH&R+7nvVWGX;f zZeH%PtIS~!;&`jT#o{_S&!0{PJ37_dmvu1F&5=u0Rf%d<6_ltPwFw)aO56U_Nhy~3 zrYwMoR_d|$d5nN4V1HN5cI`&Y(eu*%bmrI^(LI~5#f@v1hkSP@%1mpAX8al0ATiBna(A%VK8e%64L(KRP=Hj-0n zHo$QrEBk#pq@8TH$}205bwLlgRpq|bt2_teV*qJnG;Tjx}y_1ytRv?oPj|s;%8C!>pX<Xy z=yY?w{+(ymol)vS8yl*#y42mOqQu5sLj1j%z4CY8iw+ADmAi4)0jIjUYLsiW1>fqS z#ujC&Sab8Py426%OuBOZZ$rj*Bx+ea*Lg=14}GgwuJ|*H63bn5tQ;_+Hh=Eofx(do z@iNVAoLV?-c6s60Il5fk(r9NH(XU`G_jRg) zOWfN6#dwdT0;*fs64yqw@cAp1LKsnp`{yn*wWxFIG6y&se;|j<8?Lsa6*K zMis<0c3k%>+kR8Q1eav%S6^*fJ>|5Yj-!=P=T92Oeo}QolLrRcR0_WQ{m5q`v2@VW z`SuJh9m#FyTjG)Rv9oUoYUR1#Y$e1Ppq^VcziNF+BlI)7={}3*D#Qj)ivG38aK8$B z*z#O-^-_4Hk5=yf-3k8R*LTQw^-gx&S;qL?+|4`wSUN3E-DHKQJ`*vEm?5Vm7!qdp zt|U;G#P?~To2B7m*R_NjH*b_!gq#kFYMfuq4Z&>hEgYl}f8Lst7s8=arhK=8K((t# zr3!;JcaXH?Amm>wD&t;Q2&S;7L%-p$r@>ZCARZ0>M- zM{TMGm=31$$`Gcs$Gx0KbJ>Uye(M zl4*?4o&i?ulsILw%eAtR)eid@yT02wpC@gv6H9~lze$5Cw?R@%oBbKfAd8dJl?@4D=$ecT{ z^yZ{2!i05xD#rh};bv?|y!YYL!xbgvIU{+0cS8!XJD|FNsQ4+2~ZaKcfyP6YYw(67F2%Z6a&``k`N&!llmL(9^qHVi1mNF4Fky*b}$~ z2)muLo4s>~vgKUYo6q+2)jxfqL;C1Cl3F8Xnad0mZgI_vg;?ZkC5xM&0leByJCRm1 z_ImVDRd-kQGf(~6bdO%?p>6wXMCo#jRgLbb&Z~-8MXhccYTnMG{=hpn`2M7NEvKH_ zUvkfSKeCASTi-?Rer&K55a;$(m7(BX{ zfw05#CVTXGm2O?Vkb}Rxg%@_j9zsv% z(f{X(Zp5uu)E~CB9e_vG)9pA_;UfMsd$GdZgFCO<(}SuBj;cZ|kDGi)zAhH186 zZi|fG{H5*g6>095Q?pVyxzsA*8-QZi;ZW#qmg9LCHVpm`vD=Y;w8Qz!TrUv&g#iP@ zms8uf{-ax`YMy^`zYjqlLF{Ms>H7MMeLtD^Vr2A4{_c*n8!v(V^~8V1j`^STi|0i{ z^5e(x=co0R-tPV-8S{_t-T<7IUjVDYyWkxiq=zh^x`L+~mHY)@ z%^%Mz`kWq@Kpwyzs;2HohetE3KPmPKKK;dzU2=8aLd_&ZRF>=tbl(IfUD{K*_paa~ z&!oP{*^2;8xv@>vCi%Uta`t;PM6Lg~)U*Yi@ckv04b)w$e3Ie3$0j_7jZS$BC4z4o z+ZepxV@45q3vzwkuj^HDx2qufyn-;H=Jz-FPK_mTf}RG|*`t~2Cf}FY5zgi$RUFkj zvzw>-R8^KT9Pb+YgboEy3*JNY+cq*?U+qk9@M}C%eF~d(Q2vas3L{$m#R@1BI=QpSH z)ad6F`h)ED%RD{jYL4!XgvU{#vq8V7MHB?Q+m%c@YkaeqD#LiyTviyEy?oSMFz@2u z&E2Eub$rTNyu!HyiM93`#H82A8>zoofpuK9WGi3xBW0c8##9(H6i-$07*MAaxRK*B zTAo{yDQGr%Eg2B2+)sT=)E&AVUH?4XPkk!?D$>hK|B%oQS9nRpwuXMSm-eX)L>KYC z&~nC4>=Jq|4Xwvq>`5PErgUc*0hD5Yr;tu^_O=&bF%rpNDbOnMAJE@SI>qhEuzY43 z8eCUSSaQ7HEWX@1R4ipGZ}aqo3vn+`G+P3exG`IbBH#0683Q{X(boBwsy%?owB;VM zlrc;}KnccY_0e=qHGl^c7Rc{>qLd+Oe%yRM%U6|XX(nyuXoeh1SW@_QdyJUneYjS$ zn6GDQSytggQMFA4T~}aIxx_2s?{<8?Fk5Ex+-N;JsiHVPVm?h3(4TSeyTBem$Xi~ne!p1z^izD zKN#nytm7UbPe-$CU~gp4Fu0+ZnY(0!1gFOPH(6PhLl}gw%yP9a5;u#=gxt_(t`VtJ zilJl4k{FeAyZkrIxEX4zQwzu-eEyaxSq|ZMO+`-M^4oqum8v~$naumiO)AEL7tp8j z;c>fPM+y*IzOih=u1>5h?OxFgQ3fxjH2An~e4^T{$xh13A>gT*!||)A{K4UP zQtd*m&{gEjO2(w7EU%w^-*~PM6nY_TU_$c&Z=r|f!{c^)JC(EYOr8LlJWHviZ6&uN zWZ7nb$8`i%Mo+Ixhx#!xre4m?s{Ez1FZ$}Yo>byaxfv8)3dPF1 zH}TzjF;O-zI77s>sN$nf8b*zy5A^o4Gafpf*YZmI-GKO9llV%jePjS9Rqo%Nz5Wvo-^6{BxW;*X14PNcjDYwzMm4BX!L3iP?ltGwmN% za;HsmAV>I&dwmjb3!_`Pr8;Jdc-`$LJ1brLEnj;rLk!u1z69?x?GcoOR?NTZ&glQN zDs%MKH7kW}(v!rWDp>82P2H2@nMzPe=(PrCNLg-aaXW!1 z5jF6RE9f?_s!t<;zNpQ`+Ntzh&NL5#AP10R`A>uR|{+qq4IVko2~U-(!OS6s62jgM!@`? z13cNq6)^(#_yAGMWmBej%t)A?oba~>;8!nzGP_TLC#tyHqVc8gMsNB!j@Pi7I9z8v^vkXPZ;hf(~<#R@&QaIkm@AUFW?gwIY*4B6rrLmmse4qZFE9R^D=WU*RI*a#^ z@7&#|$=?WZ=YN)4e@ibQF^vhc&EbqrkQp~e;pp>y=v8`!ml)yh(0pyd-61u)Zymbd zoB~Y7S5G!@`Owm6>*wZHdxvhQOKF!z!E_?nZGvc6| zqPSdvSs5-F+I2q1_~V?iy4B9TWc>RDK-QX(RdVRqyl2&4g6U;m|n~k4$cWtJp z7b?@kRrco;nH!5XF~zK~7T9u>2p#2J&lhUeh2yKey95FNiSS!i!-QKpDe)+H69q$ZaOMH4!QVx<$4C$K>s<)okOJFr=A0bQC+G!W6ea4%(QYo;VHwjjb- zhaBQ-7RYAIEsHg@;w~)*FrG{xk-|VlSn30J9OErgOO5%Mde>qcs9c+v2uMcpAd9cf zl;y^Tye9xbI2#S5bP=B@7q(u+G|J_35uL48TXJo%T8UE_Asaw?W{QOxB@IG4XD^KR zNVD2xWGHP(7*6ICRH}rOeZnq_xRYC0YjjAq8c#V%S{LX594eR*Cpd}^dDIO;u>*t! zQPQA`4lq(!B967C2i%O|_59`FGEX+ncmgv+?wTq0u#!;vE%>w_K z`dqec4YrBE6}{HvCe9&&fiAV)ctzc|;bDOfG;$IX%HoUJNe9Iy%r`CUEDq)Vb%eeO z>jh|%4GW$!1(asfF|-7!R38eF5xdtOlvxKo?ECYe3CWD521`0AFfb*~XGtn<{TKOz zPor|P42JRwv8Q{P7z;)V?WwGiY(c=~v%J&q8=~-VeOR28BhqslPnvpD7-DRu#$h7E zGkm(L;ZS@_+ul^UYVl3^b0K#c1_fuS4P5qu4W{IcOd#k$QpI3#&0U(f$KhIUrW|X7k``*6^=Xd| z^CQ$O7;qf=@yj=uSet2vnq5Q^{-A5}6$XonFXiHiC8Dz%Twm4ssOj<#j)%)YHYa;6 zHVK05E!CtEV~i$_h;vZG6F$B#q5I)fih{|w4idsrn`uwm*U;rioKvLmVNP#O;ls7S z1*TJ)`0j04!N|=g4l|~fN(;5`FnA)YQ3mN-lPH#)1D_N}mAN%T^KwQkG?e+j-_79Y z&9ii0JL}r-Wwk%6(|sRz;RtR_L6otgK!l+Xc?C#Q>6Kht%FxUu)70P2WGG#X($SKc zYq145DNnkVoUw#b(7PNcPiD8}um7L_eA|!Be9k;WpU3}mL*YpKzV7b}`jASrg=LXB zHDd0afVvb01DC-+m__T;q5bGpiW$tPC6jC|CAW}G@fLINA-1xj9C_YtzFo}gJeyUT z4E^)nT_2RLB$Fa=5euoVSc%ZdpS`WhN8!e@qmbUAZ$W09q)o+wY-Lf=j7T^X%v()8 z<$F&I(kzq!u$D}dQ_cnc)i!EyJta{dkg;(c4QiJnX|1{U=3+{##fP>*Bx3Io7x=Ux z)gGE@Zjuw0g=N22~P45T7#wTp%@?+C51p>&Q*HVKS~HIF{>6!YYR5 zZTdoC&ZmPqbJNkvFeQZFi}*^)Dp$||#SoFPHa6~lHoisU8|W=rEp^|Q+ADV|(j;QQmy%$)g#t~2 zh}N1*MH~~xEQ3_8U3Bd@d)9=3mc*tYjBg`BMI^teHK| zP9UZY21y5Tm>-MFkzHv*$pjk+rjRI|0ybntMx|aQ2;X|jt%`G!a@k&x#e!g#nBJrx zU_!!N+;QRWZ)j7Msuv5?xQ@sX2GAp85WLT7V4By#OSf`9c1GG>e1i-Zo7O8<_&x`!K`q5D%Silr1hIpvt9>TMCoug0}UDAjsmrGte+ z5oL&pX6A%a!Y$6EMTo5&N?I@kA()&t?usX`AHSx%6wbC4E>;4^V9qv3>zK4cEUeAO;6taI_nn*Q zTBISR_rm5Pl41}e07NFF(B(axg;Fb)F7=M%&6r#mqRAX|OKgzhL@^Dzc&#zv%X;$w z=LIOUflc-MHceO;$leq_r{_^g7o$@-&Q>#Oq{dqLWNIxCN*z!{!*M+)=Ga`0@&ndtlMABDRm5`;ScGT zd$9Hb5)u)dC38-(Cwj3m$uSTSF7@~0BKwg>>RT}KZ5qVD)S6IKbut!3fE^Nju4Fmg z3DQVKh5BV)&;ZO9DDpAHQ7{-VkHyvZG9b(9Sx-ir71ScGF;#j*Ijf+6dQdfum$ONa z*43xIrREC7gbQyp2RGeU2{C{Rio8NYikXJs`e*UtpacU#vAWknFE(4wixUR%Ck5jm zwejE+XDJtH6`_>QZ0(rwJPiw6(cwZe<0x;r)w8CU2LO9%t z_`Dx7?{t@g!zRJVVCJPr>k8Ri2nr6@ip9O5x4+3^v?b8kg_K=REBO|tiN2u>ObL%q|t#Y?4YxhWI8nJ*rJOEykup;WIe8XlJS zMOk1v`n=YmTI7P9?Tzh-p-Kc|L^(4Qy7Ts(qw~|gI+||PQ91ETAI{6)*SMp+2k-t$ z#-3~di$PpykENKlfWf`9DJaI)k83&!VNXes`KjnMDzeX1&;Xr1G|nfbG&t75R)O+l zi-MU|8VTy8j0S^Bx!Ysxz5C}|gL(nC8mzT}VHPFMS(MNKlpJFB*bgnM@|R#@sIsJU z3yEN4LO{3`RkaD@@GAGd->_AyUX)g#8bEG3zHPBCk*Ikbpm^eAUAC@V3U+)9e$KiL_*6;i8!9;LIFCPGP9$J0UV!~bTSH@g}I=OE1O!VSubF5a764Wj7cAf*S8u3$!TOu9z+1UxvWcv$Zm+^f5rB!iSi7F%d? zrW_b1QbqePkImNa4Xy@M;}K**gV_uP`6V)XGU6s7fa4sEBXDEwYHGe2TlK2(Nu?*b z#9=NxI0cyX|2>wyNY&t*+Cm^nNev?1NiC?YQ3WWbyu=d668N zHzXU9NJ43bn4(QZ0uUsXBQuELL#GuXiK#{upcv?>HN0h!)G<(oth4a4_4_NOsl6B` zC}z$CDcbfzGKkt+h)nV#9P{70y8S$#{z3kp^HK|@6-q3*rnWIr^jTV*2PzIZiU^nm zf9Sm3^vNM~Gc0T*velHJ2_com07O8$zd2|MKA}J{!EZWmFFkTdG`9hoI61>0oqckT z7h4iKl|&}a_&etI%Wl*5D1iP?+$e2ls2CA%!cThi=7W~cg`sj*71DnlxL5MLm zpp&1!g(#G5Gf-gR_P^%&Ui4I^1rnT)2nE%GE-sf$9z;-*3!|?Q=iAVmkoqj5J&;qD zym;=9iSF$=*qeE`$pwP{dEN)T7QNMY1SSRI+5e&FUs&Q&s(22qW1Z~ z&52xtpfN(*;Az(D)XGh*b1?!1fIYZu(vZooHKza}m z0ssR5GgAaW08npbUX;cFQNDL`|Gf>mEO3^~PRx|svdqv#HwC?W;MlV4Y%Ahp{r4#U z03b9ZMMMAq00of7#I2pCsN0#z0|bem_|cCY>%g1%KydiVzLLr%C9q1e_>q^D8gNVZ zzM1&S(4OOIt{hi!wch3Ln=1X&ba_6tVwE;q`~o^Q$&GxnG@m@sk`HSFW8u%bn)uwDbHq?uFwX!O^^P0>lB)5njIxu3Q@*?2}DOsRdm%G>DhE=Kb3in{F#5s5RQzu5S|5^lIRmj z!Hl-1DG`R~^$g=Koh3 z*q_Z&Vl224s#>bo?5dregjTCm)z5s=rPV5W+Pt}@gb$IT6_mC?z4)ZPUyEXN_i6Rc z&6<-rW>&1abW&{#wn`-r!si+F6l#K zoC~6CDw>kCMOjq!9aUYmfvDxYa$n5+U;bh@TI{L~6w;!l_D|fDP3CyjI7E_F*ZRw` z@)xmJ3wG+@n;B}rH5BlX{;~otWMXWk%LEP{+r&w(Vea1(X|RlU`biwfPr9BH%E^8rEuBRBrb`#x`h( zt>1(wzTlD2U`@bj1yI&7S~^2tCe;1{-p@_H(G{~W_OUIx8gZ+A%+6-SiMwnnpq9DDn2vtHEjZH3GSRduT!U;)R}UU;O` zOWM~Zsxj+CiYhoT>fEW+X&>L!3IWM<-F+ojMvksndx(`CdXz5qt}V)oAtN`$G1Vd7 z)!?jcld0ITnKQP!x`HjlIQ)(oCQxPmn1egE+6Fbx1BoozYW&$Me-zaaq!yy4n>{YJ4$bkP+GK0KNGq{MkS6k2l51eL|1- zfV_K4uQnyj1_R>L7>T#@0(A9pVp|(d%?{b5IP$;RnLDS+Kvu_Vj$L=FE5#aQsBY2k_XpZdx6?x0?26*?h*_HW9%fNi1;3O*8*onr6HMs$ z(}-}I%Z8f58=8lAppU8zHlnr1$W@YADBh-O_X*-?b9#a~D#xW@AJOQ!)qah5j!rE# zv)X`vG=@IGBY#Sf+vx@yP~26MvIiyInd-4(4ZNsnaf*9eO4ZxR%qF&-ZIe9^wrMwG@?F-X zN1NzJ@p8}n(T=(F3VzxP|JSy-5va$FhE!=gg(q{OLH|3}Jqx~wKNb8785C>3&+Dfc zEXJz>KR!maPcu@t*+#3f=yql7k%4?&?(A=7>mF1sBmYk`vMKOi_HW6nlz!fQuFzqF z+uN40wLV$5l3}Xbh}H-4EJHhdmKn!RCCS7;t_m4D@?!EcpBwfb>ZI5cr13T~@@@8f z%uTF}m7ARw%-%&jsk7RS)2;cY-3CxDvBN{r%r8Uwm`CXT}o%Zp5}u*8N_}AEYt3wVgbFk(igN^Y+&#o zc~Kshs@=j-gB4Vn^XCL!Y#ku1ol!?u5C`+x7%gmBw4S_VZ)uq+th6f&vHVw^UQv4@ z$sIm4pD?PEw>g__VLU942-wBz^=nGs?TX6iCxy&iMGUE^yOz|pyUHy?B$#XAlD}$i zl{>TZJo#0gc7xZwD)9aObV)#AnGsp73JIUyo zQjC@8ie;5NTc{Xh`FIHRdOO||Prs{-6EXe?EEuxfriT1let>MuZk{W6pV~x6UKMDK z3+oztUR(4@=I69>=Qiye4Eyj;?;G!*TO(myD|}hgvUT3oebv&e_uF)*VNcSX8+cQ4 zyABxkn(iG-%kz$nqOdgVbhlUq(=Bgo0N#zor{;(0`(2+5G)+`5uiWok<&Vuqk?QT0 zi}GqSx88BX1=VXYfwo?!uW97aZge0J(mGKT6zy~fk7H~MV(hOi$J^QYAGb$4=ZzG2 z(}i(60{ubBzRRYSEy|@@JCkpAS7+ZqTM}(sm!t{r z${u`3L*IWY#ee2M>gLM*Pt8`}j05l&Iy-o#R9q%)8>80oqFMhM0UtLyT*yAD_t*tq zR4J0rS{KGl@+o6Mx?)AkYOFEeiGTN|U`Fm36OH=!KJ4P>aDzC|PvzFvvQ!4t6%a`q zYL-{2d%h{4AK^WJ-#D23?ml%LG zZsSr#Ujz{ouH)4Rdv>J534Z9Vp@$Cp;K-dn1vhVD{39GzL=g|;Yw}Nks9+BCvJ&a^ zp8ekJhL+lPYZJyb-Q!&}2Y5Ac0pBGKYwsB@RQ6o$uQIp0!-;wHZ(KJ=dK7^FIZp4q zBM;5VLc#YhxaCTI6}TI-SYl>PQ{*Qc+Zfeqk~{_p%J=<${}m@PNyX{d=bBj7w5k=) zeAl1rY81#0jT*GcGjD*0l&5#WjVDsYDHFMx<--41YCKh?mRnZXDKPIb)^pQTrtD|WG8INF}xrZ@il{RC1=lLe|#`q-&d}}uq#N%KGhfmP&?Zjx9zSn z;Su+%)f$=Y;C$ZBZ=j|7*7=HjgUD=Uv?%QvO zCd-w6TgLce%9Hq}a^S7{lkRdykq6usgC2?U_o6 zq6u0xnr|2R@Ak|HlBFgu$C5%A2BIdn z4Y;b)t!v;|RWcmDA@@@tE=KII{fZ~}6Qa|(7A-B^wqGxFg#t{4fK)+)1e=}lgh;Hgr}U++U8ToOEPlpc_H{PY;NP0In(QIKWCP3 zPs$aa6K^`DPH?bJeLtNKH+C|CINS~~Cie_b+Fo!63bfN>okNeA{Hk^OPwvqV|4wBf zTk_^Y-pXALbfqlp)WV(`nmFJKx;xb#CZO;(ewj^*RpiVtvE#Sl~d@k0p``lO(J zV;OqWPlPPI`!aYwshGop=@#0S$A#uBp1sVWM}JaPru+!ez;i- zdwFT*AS2vbhHp#r@F+)O*2u%vcjwqftyRRE^r}vuWhIo_wC7{H2teW^_uhChk!oMb zDnFr96U0on=ecWXs~KU)$ZR&{#uyw<$1AD@s)fz09pCut!13m}^qCU*`F$Va3{7mN7=W*teb8aHb0VX zq}y(cl?eu`Utd3n&N*!#G~}Zccll4lH$7%Fqtupb&U^N4cm>Slv*W9#z6!i`xMx3z zNfBlGIoqdBwO-7;qhMSjcw@QqQ07Lml-|S#AHgcV@neePQ_x0FpmpB5FTDS)o)VCc zyuHPD%9+l_$9AhdTixI$A?PWjZ0}##@mmds3%yNB!M;soS55PQws!V=UlcFi16@BE zIT>q&ytY0QOxxyBB);2f!*dph;E(dc*Y#YdaGH?gRaQesi?C^S2;e!!;?pAXMa=u; z2bu5dZ`j#7k%qP7nyK;j?MB#pCGN;o+AS9N;M(IZt;FQTll#-;KGS|s%22Ax2t44059MM9uP9ej23A!5tG}KTUeJ_Yku>EBLaw5S@++x* z72f0njwoXhf`pAdM8|sJE#2iapjDI)lttcY7SgS7K1x7G`yU&W?R782N-szn`Hfu( z@PsYW2_AdEtW0jdt72Yw%@E_kt&hmyWPg`8 z9i`(bwv_Pp$g2lh@+p!;31T#Qpg#o4mw3(c`rsb=gkm-+v%Ry2on-5Vw@!f z*2+Psa43u|qDoGTs`0(Nv?}wJC5;89GYuRc3hJ%!7K!-UfY<#AQpQn-jKDX6Q@x^iG&iU$$;vP61lY) zAxk`ZZK2KX9}xB^*B8<9svQbX5arE5l+acloW~et62co&uLv~C*Ij=%k8Q&9 zOp6I*deq<;RD%ncX6(JQM#aCrL6k}YoSc}LY0gw)`?aBcBsjR$PdLh~VS7F`lnemj zk{SP;k!VH0aYRM}Z471~#P*Pct>;`Q_g2%vCJ6{~F}@y?`IfywXMe+rY=K@!VzEsi z!9yhl$e`5}jU-cZ{1S3Q&wkCJ@#EXMGM^EBB$Owys=HddP1s&agSNR~c#%^cu;SmQ zzrBH7ax!dYo_k9P`(U4Rb0J6#_fx+fc5eDhJ<$B)<)loBVxJvkI=T+9KdY&qj&2yZuU zzAGxOerk!CdD3LaX==_w32VqEXKZ0BVIvpP#T-gaGSg<5b;mtMGlGF~iizZ;9@;Cb zmB6|1nu?~2zGw*{X-yk@BsXB4nJQ4Ah{$|5Zvk%AiI(CzDQ_({90?^Gtf>nm*3vGU zwY@y0e~vX3rpMa{4Hi(ws;F{pX~MyrY;x@d!w4U6;6JF|sXWUwWLgu4OT}6Ol@ts* z=W9bd<|9UHR6iRzezh~*QWF?(Ns=rC-&8=@b=+)=60I)W{!e!Vm;bb6IrCK9OWH*7 zY<&pVpqY-z6uI~m30owsV$Fz{2zW^?(DUTY9Qrn{qn12WUQ}92al*hv7FpKH8R7#- zpKwc0`=!OZLx0jF+C&Hv8N@9XQoz|*sVP7d_q6Q)ox!-d>ltaAhxg^r{`5bUc^lNd zsa-qNXI{~*_36dn)2+PH(K=|ckQ8Dw zPoN6`qid7a2SfL+ZScmKeC3p%Xy;thxZG+NXwoX+2{ss6r$~Y{xSY_M0nwXRK=19( zw(v98pnp10h?JzfegS9NIv_T)p2<$9=n-cghtZ-(3VmpLhs@NkI`-*b^|Oi`MP^k(^Pn&piFWNdqq z1t-=m42fbS%#|0(Gl}Q$&v#HFKrOz8qaz=!c+C&-R-IIy!Pd%z6bP8|q`uu0`|8z``JhtPuv-wgYmV+hvnaQms zgdvc@KUj}=*(+!BSe&l|(EZ4}Di&+Tgu#RB;s%8nB$TkF6PDMn1)t-U9d_&aC}`r~cMnGO^VwQ;!)YV|J(!r0Sxla)1pKokHISg@*Go_fO0`5J$-&2VJ>zy)C}A(foE16MP`=3( zlpta#J%{45)ftJ?SbAhgP@-`?3UwzJJI`%zX5!&2ePrZA0UfGYd z6-C{$yP*%AZ2p{Uro-2I5i+2X#2{v- zY$*<73c`^Vxsi&vYp_*aTc6q0FKf%=40kz;9=yrNQ!o+`x&%ZkVqrp}5b*V;e%Ygto8Rl>d|1$r!z2E5SIsEY;&pK zgtzwSXQm-T(?++`7`wA?9_aK4EqL%KO#00jIb%7P1`%yCzeOg>+!s6Fyq%k&C-=b@ zvB`RC%n9F9>JjazMN0^XD#nWP(srMe`S)O1 zYp6`q#u^-gIi~w0lT3&*&ImPdur#e?VCv0KnWpAE5N@!M;=x$N>dA`{#-QE>uvTFx zrtgu>NjLHa6hmJKc73AaCsMJPARe^Jwe%o5ymC!WGErQYG^NzE#2I4 zm&ctBbMc`^rVlTExc{H8=@+2YHwP{{Sbqxvo;wkWj5ldlE`Fmfg8yjh@_w#TMlobJ zkuk2Vk&;m&M%ao{ZiaHR;Ms}dt^a1~KKb_A57aLq!P`&;Yg z53kirRKbaDaV|Iu4Z=Z00qkOGU?eidi%%_O56%_!+2WcZLQ~?_+6BX;O-ezG(zQe) z=G6`c^yYVWMj~JXg!1*?RHSojpr*k@Qeg2X+yRzR)b4UelZZy{29eOEUQ4J(LyH|y zALh|t?{0|ng@`$?s1wK&Gz@1_pbXtGp{Q7Nf4=UO8p9|x=b(mCNqG$FfX z4!JW)x;ZFsMJOkcZa!)d)<`$iCCaI5xx35__fk_L&`KeOCPwBK#s~u5-*FlxEu+ZY z^lLO_C(v0rQ4&cAaqnx!Ed{s(9Y}5&L+(K^1~oRAH(}Rn1f1=ovJ2WL$oJ?QcgqaX z>@6f@9F!0zn4C~c&!hzRG2Dv5yQ!i4Aa@v9a<*7p>%!kmnkGut0ATjQZ7ay#F&*pbe`mk0srQQ+>jD%2n+ftv$yqDIzjEti!*b&~n_9YD9JYIhS9fSpOE z<7==rrBpAWV?*X-FEpTI@!f1fg<3f5+Bgg0&3r=Xr%5mq)_Qaua{95rcP2gX}6+WJ)ZwB!q0@rdpnyn&tl*w=j?Tez!4*a!w}QAvwP^&&3dg zIk%ZIk=q(ieD_;WsR_9^8;PQ8IkYvb+W}JSo-3jNGjsSey!k*^0D?WXCC)E4p_bl~ zzLy~gKx;@pmqI>TU?~7c5D)_Z1OPKb126z!Z&c1GAOMu-wrT$TH_!$&jiZ_wjGGck zeA0^nzkXO$n${azBWV7eDE|Nm8X_a20Js1HgJLQ&cIqh?YPp{drwi%A17E_Y6yIMx z(hEJPvKFL7e80&m7k<6_>^+eGPo;L-ur-!7*cfZ7Lw&qoowIY02fYJ3vR`%%xk7T; zUaK^eFhzza003wJW<~(O8p$M|$*VB6Sx89*crLFAE9{Q$*GmoXO z=+l4o>3e;3mri~8vNwV!kj$2OMTI1<#K^gaYEl%Uz;ga2Oo{iEkHy>%8y z{l8NP?VrxS^V842p`-k*;tLXX-{C{!o<@dNr-M+(VeHC9D2&{; z7)ecv_a#PzW1Ztq4Fu^<)$xoyTN1CDl61}O8R_oSEGC}Yk0`5Y5i+c=$?z2LFo1n>9Zdd~hl zD_=%ie0?b#E4@6mxuXomE{nKpnCx3UW*~JOU3sr=sH-nsxmWo#*0KBOY;~XWF4SG^ z#rrq+t2lUbqVGjz1q+Q+l!qmL#uN^%36&pzqc8O9$bEYC%X4XKwwM8)W!IV+1_SFW zY0ppXL}}eNLRY$g;C|2R?kuCGEkJj$)o5KSBbt6k&!j4nO4lcR`sOLIt>s5l-XI~o zIkcrzbVhGQkf7XJpycW%efe@7t{zqI6}(Wv)S?zu6f#CdGcs!&)_HW#3&*CyboFKW z>(9G%?UttJgE36#w$A{n1{{?d#WW1HJxh(kHm2!w)TN)gri1j2QXfonWkR{TF_qU; zT&N}DJ{^75PT{&b>xJ}MEr0&rCJCXj3qw3$Xpxi&ps!rN3bY+WjtP%G8m%3K2wEN2 z*xXY|9UWt;>m3u4T6S%NlAONYr);)u&)-|+boJVKdb*&W|G8pH)ST%8OMuiU#ey+V zp{bA!O#zxMlgl?Rn*wU{b@jvgoz-8q>TfTBtGZO8*7eK&MjO@C(lKw?>xDy0p`rBZ z(dFm#9xPk8+N=7|=}*h_-KE{A{Jsuk)Q-1s;g$3hwRh@->`(yzT~U{->d_rO`Xbj9 zPosTyZy#5Gm=W!v}r>2ev1ms%xTJoc{qovf(iwrex~C1F_KBx$QN5C zx`jkNi{;m?y6t^0B{>p}e$UQ4N{`v}(-i4xO`9E-!tw^y=BNkNo5IWJZ0caun{8Y0 z_0L{4lvg#|3%{=an}s$*mAUnxK=hr6o}$6G)@!_x-X_ZO5AUz4N;F;GagMg7*}XPg~EuNbv5EnB1RQGziy=l$sN(b$H~02b~@#T8LUtJp+q}U+XMaT-5N+lS-4q#1-la(`C>iacV;6 zQplL-Ygrib?Z9~_EIEc}ocmta0tM%A>8DO=r2RS+w>@U=<5~F2|9JYx7vb<91v%#V zvRy+h9w!=Qz|%=0B147SQ5T$9>}FM`DVHF8oObOw&*?UWRq%US5_Gh-ds4cKe)ML~ ziFXF#H}A;y{5HZqS+2jlmp6nM!6TPx3p=qYpQIW$NAQzk}g z>l{h72pqIOaWsD2q6Cj{WAj-lp#T%HaywnRJ}pIVvAwPO^gquo7jn-!t)^+h?Hg7VkUZ#{IXx02Pg*)hl(Cvz}aih=vh z@PhE9Zzs9picmMo+7|vGTIxcKzPNcC-h81}CV!tLxj&M)(YOPZ*em$!f80740qB*B z0;jE|uz80FT0B|eumL!!$LT8yO6Xs6Z-<_T?K+8SW4YSbzl$V_hk_@;@sV=#?BN^saD zlv5p##(8H%=++#+%G{7Pf%gipeh$X(<=yk@$5vI|{=(c3kL(BDh=kW%I7V()wKn-q z9bR}^y|!78xSFY~79^+huW;>#-aBsU> z-kfusR^5?muTr@jY$Pcl@{B81<|*ThwLy4fUwE85#@-sm;KK=ceel17W5B*WR3fCmsEN@iLRLZjR2hKm1 zlD}8A*ne`R40(CR)b z8!z!)M}hWc$2>OmzVB(gypCWDJRD<#B`SDgconyNceVJL^qTf2u^9R3H>;i<;Ua#y zZJT=*9wwntFz0`=MlYU5pUx1HdpFc`xu!*wr79<^E>C`NNNpM1YKBW=u6v`;-wkrU zqq7=Mj9Q6nj6Vj1g;y9{ZsS#G@iewHEB<@;V)MIYstb^#b2_YrbohUF8bhOHK-&wv z8BMZ&`WoGyp5|srp{$l<)S10!@{-}IhagwwjW{ygCg7F(+}%&J)+AIFg^m2)5PBim z8Mh2&hq7tOB>^3nZzh`MCwZCr%#=<(Ub!On?Wp1y>RYPMaasC^spt9xL$zAfAho)i^ur;b+*ieRO!uYuYvP zXK7Xr+awo{Hpa=q68|Y1K3;+1d#DG`=Oadgokqd`l$J$$)vJuYM$gMM@;2?VI}~rV zP8o{F+%EX^hWP0=WBGT1{LZ?0nxmSPy5VFP5QQ6OdyWMIH?Ui@ha>NOEHyRR(_nZ} zo5I31sN2zry{3p#8JqH00Nh=7nvySbM7Z^w%fYwHMk%H=hwZxTV=FR)fC6ibDY29 zl!Nwis=9J~c){f|nW>*yCmD!;z$>+A%WL!vQeU&ZUAWb1sKG!PV{hXjgBz`3NHs5; zl*s3l@4pRKo7nx=u>1yUxM|92BDuj2- z)UuUinP)tLt+&&|J2xIt&nADr8Z4NBRAKVTaD7}_hgu*&P4TalrV-rwc2j^$$v z_11RzlvBz;PPd!3YdiTfw;&EO=DocIw>W(&9b7)>CNj&ep08QJVDV$smI+IKJ}p)i z4!pJXc5w6{zsqH8Qwq>!XzJ~v@fn;=iOR^vFo&KiAD`SfV|d|1^^Qim)j7Q^nzF0H zv&CE&ohQrQ>Aa6Cp*Wo(J(JV=TQM0?h>XwyRF|$Ssx=7Tby}4R>aUq(@{ILI3aNQ5 zXn7YmjA1ArDEB;@`xj|{5RVUBSH;5`H8p%zzC33caNwh-Jd@0~F&qrT#$C)rCVtJX zK3;^+Y5AJ?te~-LaTwZ9wbN@fMV|cSz&v*n{%W7&ZQ|Eo-HKECY8yt&;A=}W#5`8z zd@XJj+BX@0LP!an241&;s(t+9!Bwmu_{4sfnHqAR6?`amD%*_iH*&Ez zfdk~#2ktV|eT(xlm)lpi?EHnUTXC_xt4gCOjoj`RyzOpuBolpke@qxJB@;;JJzn~A zOF|qOL9U^F9NsNFYC~!AP7l(2A@J>T>WZMoDe76n-wI+>bgRHPnyH_>^l-d{sH|{w zOR1J(;~%H$W;t zp4ux4d@}9dnVX>rC;QdK$VWinw=alPuFzLLy^(h%JzYW#=$F6e!TCyl{Q!UD`?>Dw zNA9P`*AailS1O-x$F*Cw+1KE$6UR7j({jI*p*eD=(9d|1x6m2Yd8&Q{dRDL<=jJT+&)bv#4Gk(0niqO5(DG6um{ zU0jR8L3`I2D3$d z$zdqpjY`>hCNJBfyb;}g-ApFTqgGjJ>Apj&JpdiUm$ue{KY0Kh*l*__8W!K0S=I0P zho{#aM(-NK#-R%buDids(?|XEan*g#{5f#=l-K-NJT0)Y&YkNg_4f~<{*_!M-hsbz z@$in4pNN#x5@&Bu78+8{4h1VTz*Jzoo4F4+-&zWDxp*PP-NJf&HQLAo^7Ks^<7$$=|=pRs~Ql zZXb5{%~v$)`?@E3ehzRiX;Z9-it94Z3%(n2>suHVY#a{X8NmxQhc10s{%9ZfXYK4iKje0}z}?gz7V1~O|DpUM{fdVD`serh=(~S3 z$?F5_p2Q%?OAM7UliT5#A6mpClaX&|I{N+`Ltk8$!$0~rg$L#=N4l*D6fF|2&|*xG z5)q{+U@`6SkHLh!cJ31}13AWI3QEBUl--XCJ|)*8DfqD|_-`{2HoBG|thW^HBqTKJ z&^dPg>8xLLOTT}^6~Mdn{{wn&8XE3AomXh+oc)vk_v^1i0r;4R=)KTM0a8$sG^upV zB~L9T;Zoih9o8z&(QK?cm;|{PMp*z2FbGF()`6|}Hq9p{!AbgLC~4XPS_a%MOJSL$ z<~)@ z>gn`yFLiU+2_#cfab%4E#4?KOP-4O>b4xmP&m3pNt)(Y9nbKb&kzGgvj5sjS zrm3EIQQRPWWcGU61pEE@Zhe+sgszS1m4v{dxCBa(Lrvq{47#Z6zD!Lv#=2rEyK|fs zSCD&9bx`272MG!$7=%gp-HAuv^r^Z(j5d+$iVQLm?K-)Upec$i?CrEQQ3kig%}zP_ zzPd4eeR-9N#uafcFxHY}M#fIopF|iYlg$8d^*?5~&Gg#mJSHR?yny4v1wlj>ChzSu zi)7m-u-f&-Jy%Od0yIlUfC;(WR6Wq##2oauSAx zfjmg4`R;4a4SilMNX4F7NoO$!CPtJ>Sw`$a)S^!UC|Q+SVK16Yh>17Gni_AIVnmC4#HV%9^nIHLZp-2Lnar#!x{W$X{pwlNrM=x z2)d0t6D4TWZAqjkwDBLn!TuY%&L@2I-TCC1baG9i5PDin3t`QYG#eHYWzqeD%Ajf zE)*~@1imp(8xK7{?qLxdPE&)?BV4f~Q$}Bjh|WwTlSs)yz|7bshkG|7T6K&`cp}k} z2^YW8EsvO5I>2JqF!MdwxQ9q=t8dpxjj4OXBCbW)%KClClG9fJ!KWL8;$f$&os4^P$6f9Ht} zx;edk>>e{Q@(v<<2N#ZmKDRK^1vE%6*yb~+9fB!N^=Q0;3*aSDTM7bTitw;pk^{HU zv9R+5)zmP-cG2Ycv zEEflmniPQZp>J9F9{QGcRIbrdAN!w`Gu(aYRu;jrM)n4(xKTk7vG}W%t%Wj z;qax-HxKBQ%1$LCL`8jq!NAD|8K(;wR!ahB3A2844VAXy{*`?Ms8gaG8FDlQ@kN$F zOo8bV=^X3C?`vXLnwcV#Ax%X)c`}j_TY^n~cV5;-Zpr()*YG8anXg!?>8OAp5Jpat zg3Fbh=Ajaj@}%Z454*Br%+y8LWRBzvnSGO~*^VSOZ6+j`ZqK#v4F9R7q?+qAL2`1g zVANqDxR@|LyjWN7{Sfv4vSQ560NBSFiE(0W@*u(!j476^B?};{j^c5_Wlw9S<5JQ| z$U+ND8*&$NhO|ToMiOS@HV}#rAA87PLLzrs?U?{DiLI0eN;z&#ly5}7=tx(3 z=WI$&fwQ%K?xFV3AWBB#?G2=%^_48jSd%`6PBA6;2{yy2LM=>iQzlR17+edo2sg>F zB8W^$BMkuJu#fTihD-$~b0#mEttJ@}?=*yACz;K-tOa-xTLXpT0<2nB({`$ zg;ut!kx>xJZ)BMdo2zUj_4$7a5w+}oWZ@*m1kAB935y{oS4s&PVr^vPJ_+*)8&y5? zLnhG{06cRXPsIw72LhagV}RJz&GUjdJ6H@@lp~ZPpOL|2+<6SwMxc!}35aU%N2*gt zsx&jzu*?#ID9OjIPFke&8~_27snE7uP51rHf6fzu6^v3WB=qA@l0{iV0tLb(@)+TG z`MXtfwmK#cfW`GflAHq%!dkQj&_c;)W?ngYQ}7&{?d@cu2ZcU5Q6iU=ajh)_axe%_ z+)03p)+bcW*zklpY0B}Sb{NFmk2R8vVo2zu*~AzFb9FpZ==;gBI}Fhj06CKY((b;r z>J9GlGc#qw$9nA`{p1WDSygq)nTKT-TA|G}EA^Qq~XN+x7X)?}=qkUh4! zSnEn8f9As6K3;PQKUY07i$^9*m~vB4BAOh;Vu8CVWunE%{TtP6{m-z2^x%lKtSB(T z(k^nr69A$THjXD|tKc*>GYcZjA=8U&N8l1;iYp8WvxjKXH!T9Us=s? zu3IaGj?CG(_;c#wiP~-<&dGMeNm>x1*duT83`{=gc#T%Qg8)TCA)%O?N_cMWA%TGr z>^v?aj=$LVG&IwcR4cMcaJSFcKC>~EY%wBWz(f2qX?<6y`#{0sg0}`39AY1PM-4`j zdPYzSVa)pU+Z;@uS=-4&CP8W>lBIY-5cZu?3(?ki^GnFjG6#jVVxa|)W*XapNJ&6> zrUQ*Ey_${tjbE7I#D<#%Qy_@Bg(3t*@kW+GCIQdQVv*a-%f!qdHt$AyO(((HC@PUi zQc;2*AJ9}r$m=c2wAGzD#tMLB-<8lQ( zV06j_B@lwHHs^iccb!LLdNT8DBTLBWS|UE%cuB$JiZu2nrHRKX!LNvROf=Xn1!99R zQAe$bI&rS1S8B$SdmDnhsUzjJbYy|mziTB*IsXh_6GDR7|5H3-UI zgB^HmP4k?$1vd?k{7D4jqLxttW5ke-DP%Kw=Pj7?Cl-I(zuN3=4KwTxKm(PS6j*~m zWJ_cV5eITRi2uj=U2OZt_W1eZ<+rAuA>n?NAX2rUQ4DVi&>Cc^)ImnJnPwDv^~au^ zh%L`a%_G$hypr0jHZeiUkZ92f7|gsfS-WS{oAmT?dR(655-&N7LU{+)h;nau4B&$V z+01;i9r|GLdVMY9QsNIPvOp~SVomJkrqF}A_GadTl_F1)_l@~oRNh#Nyy za~&6GD@U5eHT-14gL?CC-HKyHkFq!!P&qBN%rd>+QA8%wKBZ`k!5!i45y3FK zTV^!HW@z%zK(-@d5On0urIe5f2_Vd1DLR-b9#*4H6g1Yzj?W#+MM+RG&Y)>O)_aVw z2Xtb)AzdoMokL0Jpr)n1kP}Bi z7CH5NlUo%=b9z$dWS}HsNq~V^3TzDM>6QkL|brkK3nc02Nh$LHW2-3b0N-S{1%xf+BpJk(pi&ErqOg>600yC*6yGi9&P!+fhDDf?DuvWe9#Cr(lar1| zt)3>hHd28TY)1z)vt?=uE+TUa=>k#(wVss4WNS|54@hAUd$VAg-a0l;6p%H@C%8~` z6Bmlf9#PUBa|y?N_}EnYE{v04hKm@Bu-^b+!coBu9J+PvO~kI)F>p zfHL6&2rw8Fd6~&0o`_@abCSue|5*rN^(>C55CN?;rp51J0GH8JA z8<{QNIr_d6#*1bHGygx&hyninn2jtB4MK+}v!k1zmC>VJf06!DefI0Qzx(u8U;V8~ zzr*140U=T3Gm@er7mN+ z`mwKnj{mwdL;abY?EifJ+s@Z7|8(uUGUlHyZCc5yDBBFa#k;frQ#wr z)lJQyJ$kAFcy~vi@?N7}o|{IXgq0_<8R@XX)oe`zBMn8PGCfXZzuvz-4%SaQ{NrP8 zo^j_+FO?`MHQ=|%2KQM>*dqldz+k}tbWz@N+b=e0Bz@kxMivX2ih~m5&S@yR>z+BM zZyMO^G1pMY)b{Gse|-{T8hP{a$T|jKNIBuoNxZmRY3Uy2#`{reWD_3M{JBo0=wrl$ zv7w?6km>KYMRo|aQR_4Sd>NTJjoG>F1@-{Gx?Z16*WEmfdOVp=7NcC|LawhAiD{Z- zz?U5Uddl3RE?9JF->PYvy~wx~_t|i#zr__(QB(Y)&fjc#PBmTy)H`Y6 znWl)I&c! z%Ct=^B7{-zr|Py^j3RTAhiHME>RiU z`o6oOtu&#V>v{6(yXOE5H!R%E(Y+O?Ya()@#wd$R?bnUO;Nh(&5FH=S9+Rbv*L3zC z>Thhr3VPkg!5UT1F|ig(E3FO0x19ZDeb3~^X4g$;Tbzn>_GN;48-fIgI|xB^qtkBJ zPVD;KHevlHH4GI5P|CG7uo*S{)UCG#BYv;v7n8Ain`kB8Jx|#2bxqVFAG1!{!ya3W z&dSj{&FkM&vd5dw%1g;cSE8{2yfk(-{shsl>klaw-f0g1@|azi)7$pD4gc=rk(;87 zuwFFy4#(#e-!zYZ`JNTN+b!A7OEl$k`F0(>60M~iySojnhqb}g?;U^fq~c#kgK%ey z32Ue50(H#PNnHNV3>5)?8eZq#E-)Fu>?zR-*Ut9X#bo^kEq!>n413F2gQ|Z{*!*td zW6xbL0NM@#?^~GyZoF;rC`pEVF28%WJ-*&b)}fBtq^EkoQr1c$SX^^%n?L&Z-QQ$y z%U>-U>B7=Y@PoXF!8+0Q?R1~ktRfh1^Z1H?nwr09;XvOjK;|4by(SBU8M-bXQ2N7e zV%G8YUwdFA>P@fqQz*dSQ7Rd(u;^Q2o8t8ef@Z)6BzLqd|GrsAwi-thee?cv?<_Nz zzyzG7BNy093;K-bFF{L)UA65A>TE6s60KGPzJxKjl6QMKr0{ z){Z8uE;rZs7;wG(`|97bCuf(QUZQ4mdab#nK)lVc%+N(mxTRCPLH=vkz7z3Rn^Cha z1M+P0^{5jC|BZAA%tv@5Q$G^qFAB8dl%I`8^DS?Wzk9H3mr~x|87dbjF5Yomffo z(Y0fG!!rIkLydM6GaNqK$jjVDXC9r-0L2|1H3>NphB|D+Hf;7ZR&{U_q~GbmVJz12 z34q*ym-aIDd~LX(-{FkQy*VBgz1qT6@<2A&_z%i<>>J&i9!2K(@JcqSz52XAFYM=B z>iwI@ajJCm6nof5n5bC~&$8VV)kvN@@-=DXR1` z72A(y+(56zy+ozgxG!ItvG-jcvV7Vr`o_rL&&}p3jDund+jQE#YL0~jX7aqm1MU)pMFKX~TM-Htm^hO3Zu z1hcRq2^SR|&q$k%x;!$cF#uMx)0m3eNh}wwcM+VAvsQc$WqR{(y*p@B8{u9fPP9;1 zuhrCcq|OV-k!z~(4qmUvcDHK3NND*)wZXY!Jb;T+t#l`m1&z$78*Hdi*lMMK%g%6h zanIvk_N6)9*$-V93=e(sj)#gxRRfn39If;`o_e^6jl&!KfpijsXz#Pq%1q;;B9;o< zkeCrW5PWWBhd&rT0QQ2*DryFqI)u`LXlQ7+3_2xxv-yYDd+*Qz183%78(uwfd zNgj*Uz0d3NBcrHRDqt13)$XrLvZ?`p7Y#Ka62$k}x1WD#53GOwp4GGhH|}Li2^3Y# z;>AF>1tqzzatq_j#oJnMtnZGDW_GFGInU2tEP7#846C1SgjzC4nUUDk0Yp_xt!gD5 z+3YN1dP)6=Yud)2nU!Ug- zOBj`EnW1zvcdSE9%m+pxP;IpbCh0A2$BM3O$tlj}R&HZfYPu?y))gC+p74qdk%L(# zf3#6+nuEBr6!+>9A+@QrL8jFgZ8R%txH6{}+N zbhqB`D`yK0aev$R8dBfW)L@uR+)}~S?by$_xsE%>MdK@q0qUC=;AhF~97De|hbIGn z5&||N&$n8*YC+#P8-tr9--TT9@dUrPIlTSG;RHR|R`6+Zm6VpeN*)!Ave#(aZhr>7 zvd?~cQzLf-Zbbv1IEW|xJ(2n-TVk)+4a=kT5kd!BZ9fk=ciaf+V2&H;5yLkt3&qO7 zP-RjLrr9dhooWPoS+@(qiFWN#J#g)M z=q*3g2lo^!4up-Xo#jRL6|I}ic)kxtKmUDethZOi0E3{9dvRP>Q{n+DEg?6lu`nZc zm*3}&?&4;lNiDDoofD(_e#TY!RvaJWJN{S=Um;sLS19G`(EsD4A zl)7>3r^FS8lUra2n7%J(Jv(P-(q??gNv(a*7WgX(?a3FLq@o7pPM2xBS<~4kiNhQH z-l7pPPLE6W)8BKgtsFLp>ygT!bQOK*UgHjiUtS3Xd&?fMgmK1eSyx3}NC{Me`AiO# zwv?#V5KrvdUE@(O!qkh@f1fUEsc)tL1QfGX6?R(G?ukuf%fstUO&-f84Oo*5?S}tU zYn(^j66nw#ESkN+VSJdzhu*0Pj_ycbCwND`Lu04*?$I8lJ$(9=M$DuCQBjZQZOuUn?QXqT1HJ}u$+*~4^+{1gAIENsX* z0kICk#v|52*nmfPR|+2I7wOO}^vhFc?;yX@Bds@R>$-Iw+Gnqx+57$m-|_!L-F?0T zt=S*@?Ct1(Xsw(DUHSO_djB5g(?^4S{k$F%OGHuu!Nle(<5yClIGytDZ*8>6R-Kjk zq4SxuvGjA8IXvCmjQ(tZAO3cK`j5HTrT6N-x6Hpi#M$q9|4#L8r?^#g@w^8C?;w7U zj$e`Pm8@^p@8{&X4ZXQ?{N}P1+v>O#w{bN626IxuBIzG`>9n(Z&}{grXw0UDem`cJ zq0iH5>D=a@I4SU%sipXSkkTs7RDNs!3gG3x`hu%r&M-N1>9g^*wzFfHL?eG?thO3h z+@W}I*Ynu56^3)k!6l!a`4$U*R-V$ItiTF`+-4hG_9IWuO^sq_@SM9R@wa+#7XM{O zHY-ye79O<;`LOf{)`l~z?7ZKsJiX0XN^o3Y@eJmw?(!>> zm)7Dx-Z0R$cQ-oF>zgM1xq3{`D$LDk=!CXc3yx5l@$GOLqBf7=t}OG{f*!=bEss1K zLq9u}nU9~_&}I2WzKqjjmZruF`WSCdw5_B3DyP8j4!fP`Gv?&_*DpQ!ZRva)w-(;+ z>ZXO?RoEP)yT6h)jD51ai|e;0VtSl=TRd_XTv78clr~JqnXxv0^MJI;eBL9xmUQiM zv$1o!@!u3~n?k$@a8_)&A5>&hE3QNX@B>Q&amrJ9Z&{1^*)N^W4cm0EYdk;iLK#(D z?#28^4~U!MVB_G2JN_%5T5<7L`h!DC_`V+!yd0$j7lQXM63a}F5nza$%0q)k+7081 zH%YoD#o7Jz#6;D*7jd!HjaEFnbz-Saa?p!1jhpp{mCnfMzmy@u^o%&$`LmPozC1Aj8c8eSE zERS&&nmZLmB_Da9)=%9?Zi`L7esE5obDNoyk>8s;%gve1%G%CXUv0V*eE)#sr=r;h>9mt82mRHsIQHl*_5gLbWPiqwP6d_u782yK3;uh3VEsm$bs~atFR{rw z^Gh51&6wgQQ#SvK+gHPzQzy6>%h!{>H9-PG#P;jCMo!0EPNC}Ku!`m%aL@09rDs0d z)?n4F)b`?Sv5S&4AD#87989kKtj#D?)z}%^gl*;FjTCybMT2d`O(Zt)UvrBbhHRgv zvqdbcz||;`1CN&<{jYGN=J+&o)GWAjvMh#HSW%g)L?!3Gm1=$JqPN;x))ZLs z<=;~ulKDsHB!mAwYZ{kn!ccMl?IJq`7_ns4P{)EsxEhY`!_{%x%~j3O0JO#V4924) z|Ds{@K?`+?7g8DIi)daQjk)|2nJT992#zgW0l(DN7RkfX5al6!o6R4#v#cP_&!*G# z&h)gRJm0&!8HZ z{Y#=ET1TqjV|v2WTH*sR78F7DNjD|nk(fW!NABr@<_D=HfWVNflxRxPp#FMII%7<_ zPuyM{AsGCBOaZ)#!bHT=P~;$AP)~7~aX@Vud4Egj3vmM8*ihR8cNLY&7$G|pE9V+1 zF-$!x9ydkmG8_BaP_3LWJ!qwiPE`TY&`Xh%tr}=gS$1MW~~0u znykxS+uj@N0g2qQ9VK(ACZXU^gJvTGWKhZZb{(&{(9VkttI2gE2?rvfOGy=YOv#Z$ z@m!+vkDNCBc`&wg(J>r>krwKbEqVeY^~M7&Cl)?gwd0Z{C^DiqBX#vwEJC7U;-Nfb z!1_C5?>{Rb^ecSsWKCK1ipjN3Q%Ti>Q1luYmN#apO z_{mq!6muSN^YgMex(a8@>5$Tj2IwB?Jx==;LL$Xw#;++y9uxI<@z;}m@mh5LfGkUn zV?x4<#X&oB(cm1pOQ~MVPm7m8yQ;&j7C{CL?3`g2OwFEhsVkIC!p$}2%4g>4^X_zK zej`KrK-vheRtdfJwUHnPpDQ^SWI^{a3D(f2rI|z*F4p!kpKg1UVhGiu9SE!J7|Mv% zO9wrkd$P?=+pXrg?TQS!%+5&QQ=-#?C{k1b2!5p2P19xz9(bNuhX^ppwNJh;&L9p_Xm&v%7`=_{q6ebW~9G z7kHjhH4`Nl(<(+vXiXUVSIwx~v_~x*aGaza4{K6G%OKqe0~4EkCrOiT!?M#N5Xk~& zF^Fbjgt71m#Q;DYB1^CMzp=7v^E_p5epqb`{bilb|IIH*75E}7uAwx8r0KmBCb1!3 z%=F4lKT{QMK9a4)YGWk0!gS&amXvz9L`gK?i#I4#?7HaOdO_7GDe**vQOt;naX}E| zI9J}=={Za@xk7bn;R6-qiGtuFmKDjdahHotE*8{$bM>T_JaGzv3o)n- zC7+3V=Q)~8t90Vm z6bdOTF&GKKmv>ceGSRG-N}%YK6z-jjMu0(TN4Cok`l{+k+>ts#sYB~oNHaDrkn zCn9aJ1m04P-c4yL)z}9lugM%i1NA^Afps>Ldq0N0#Xp%Eix0v?7AYzrv5N4} z+{kcC%EBL8Xz?_O!A@!AZ7l^9XC|#X2qa^)LZB3yliwzwxAFgcVM!n9Y>_3RldfV4 z9<$QL%l&Z>E+>3*aCi-JK1t*yrZt^}hL3zo9+qkX(}75@Tqk>`!)|srhBhU{cvk3eh?l2_SgEL@b5_chu{q&VKq z;>#S;52(|14v(FVgmHooNkv0p5elIW`Xv1Sz#n62qgs>001i2zB-Rv>xqE}5gq@1; zBQKtw*)RU5rB5Uj2n!e@e3RG#C9F)AWDJ`9UWcyA*~zp*&ZXWxe@A%IaTkjs+(~o^ z@jPLoXwjc0x&+F2jGi#pilhOJVFiR?>4cE=j@7?8nykB_B%0qMeK_eP&T2Km2U>A* z;QUh}@BHtXb(0+0hLn6F9a3W1V8;oPVik>vhLx5%ieEb2!R>9dyClmxEd`P3!4_mv z5eS|IM3zR}tO2%gDwoldY0VB0T9HO#MZV^lLg*Z8Y(@d`c9!_eW^3LIygEoYE(Wk; zDTG`$N_1lJjQeeucDZv*HmT<`sd!q;$%$*P(onTLQH?w9MrHZ2GX1eS4X~EGIX#kS zd8sxrkg=d$L@A`T;Ac0Fezt4l!{H82i=~KIu@j0JC^$yUeH|T3zi$?&Q>QwThL)nT zEwx}0F^x*f1b|Kf!qJ56)5&5?3)7kf7!j)2LrZ`PhI#ww8JHv9`@M%Sny|0rbVLai zjqo*AdMSWbNGfwFT0Co)`_pJIgWxB1w^p-JN-YOlEsYv*iQIxyN(Y9kP|AetA9H67 zJzb`f0j&0kl&&EZAPI_V3kush*P;K<_?^cfQ*`chh)_%l2X`D;Y|b!8eChl8blDj%IEQxXEVBf?xBLpJ zNG(t#5tt}6^dL>3j;tg>Z1240_H%OGKJ}Oej1*FWNu-ky$kSt5W8vaDw?sAFzgp*cp}9bzVvbM~VS`^tu;I`%)76Jye! zq65+M-g)XH-YiGvjCG@1&B=SdCJ#WIfilA5kPf8PaH%DjT*hN}Uj3hw-F1eY>r&jQ zgK)`Sq^VlJMmQu05fOv=7{}f$f7T86@892QF5J7l1``LQu%jB}A!&rGMdDIO_mRrp zc|OM+oYy!`iwGr1H?z^2I+CbZPYcusU$UWp<)*wdnldt;Cy{mF%)}T?;A>-KMUzIt zoC!MRyMEAuyC3Kfm%g$l_{9@ZvC)8~gCJX8WWnafHI)ieE*Bm;!*x4gC|YuHj4>#b zi^)<*J)dpqPE0Q;`Hxz~C4w%soa{8|B~%p2sB;Es#iy>{RLv1(@>E(@?gTJSHHaO9 zqA#t&3JgMB1@cfm7()4fXWTM15ANG_k7oso8M)XMv5aV_q=}3H4gx6;`IAuNimOf- z*HEn!1zlOi)pD;9N@RS3ht7AL$nsZsEOI&k3=zTHviKMlsF}A@(vr#Dk^O|b=kgwT z;DpIWTvUUK2L0j!L#iX0b7~SUmo)>2GwBUE{&~q#%%nsxmb1-`nyn>rvUQx;0lxh` zDrBaFw6^-NvEXUGW7I$$957%M3A{V2P`FGPFp?84c|cEt07}$^Y?zD{1mfG77VULR zG8}d(8lHP5c%&k2B?yv>QvBuN^jYMmozNwM1cu;JC+}=u0mlKw*`{>^TaURVP$w-fJ+e512a{wl0UYG#1mW~$-CUfR z;}Ee()nG-#$Fk(f$bw3IMIX7a?7fs#F6UWusmc7_uK9-a8f*Ts6^p125XP~1D^j*$ zA)^w0=O42^4NH$NEA79b{%VuoQ0g1N9ZAG za^>F+lSW?dx6HVqgtZj{GPV^3dFKGyK$;5oudhQslH)GyD4`WC6f)93{Sy;JP=|vNl8v9-RYJzA8FB{lt>eJA{uuK zdn8nWfl?HN_sCr-c`N=WIW&|~?je*}Cys;!BB5kkG7*sqh#Z!qrv04bw)-=xd?on) zO6g8YQ07dmB@qJ(jrr&!-@}L7zM64bcZkN43u?gU)VQ(~cynOFB;TZAG0og(^beO> zY((@t$eKuyW9UFY2iQlG#8adb9)HHvv+2gRbY-yw$Y9JMV-)oM zzn%8O|2{-dhNVy6|MWbrb+r|^*L!_S#X3OQA`V3fYD;Yb?6~Ay7R{FIU!?x_HNoGS zJ64=E6vqYRQsk~OtW+x$uUZbfd`vzr&Wd_629s2h z9J!Bdq$U6S9gQ~ZC(~wKe}kO%FmPmA7;{V|Un(lTBeKRJH<$LTAM8(yalu;d(UPlb zVIhG#(j}Ub1K^yLL#_01pGsRrJ2aV!XXoTaw?N4Rv%?Mq>8C*$TXz7@8s&>}w)*<2 zaP8;ibI3@e7*@NHl?^~)0pXG^fgL7#@}WCD!&=tN=M%{Nj43H4(nSPSu{w30r{oJm zG#bsj;_aCa(gH!|0l-LW?Ptj=RCvISAX}bUX%5{Yzfpo3JT9d~Y=)TTBt?;nixNUC z8C;uY!rf&R4#Z_<@W#WC2u8W&g9~I>&jiGhfsKJ+%IUgd+8{04EydN?Bh|8E+EnA-b;~i}qvy=#ik5%peE@ z>zWY+$dQTAi*Sc05f0Nl6|N1ae4vYg;g}E$$vFWzX=t@J2H;BxCeJVnhfl}O29h(y zWqU^kufx;! zd&pgajx}JB8gO-DtH5R8j{o!GP?yiAPSc@J>8Nfbdo9yFd2Vr&pK8(*5kXerNyl2Uu11(XK}yC7y9%ui5_=ifO+P5CZ@N05VhqMgU-5 zRIRFN0;=oes{5Z@A|$SZ0k5*G!14HkzWx;ZN$~{u;5%S{Z`Hp5p;QAzQ~*#=0747m zE-pi5gbk#Nukky-d(;*(_zR+ouYt6Pa?s_!it3VAl(o0N%SmT`$q~tri|AUsEg6Ft zT*2Pxt#Vtfi43_Ydv2a2S6{}fA<>|J!RZtL03rYy8Gt(nE2}dVW5;%8Jb-U#fEo+n z?p4f>n6+Bk=8UnVn*qo(03HB92>$)|^2S=<@BaHG(47`rFV`LrrAZZHCIp$uHaGD8 z*y2AQ_#<4Ga>&`EJ>T?Vy{yh61zO(n7IOE^f{{F4v ze{tj=`@ZT=xA@}}Kjn0E@y`B2hqz~hPrLG0etybBQ^=8f=QtL;S$E!}6J4Hn56_8L z{M-(|bk>!0^nEa{dVf7-?Y$kf774y_qV_I?&%yv z-*|%N*hQof!^NL4xn%j8c4p|)dGEQJQQP@6eJMK=2u)-8nW2(st%BfR?G2!B9C72^ z_zt~4Z!M*N4mw9>G<4xN(bQA~?J=&Ed8#L!)+0fFI<6VN%(QEZ3;8*~-FkABF*p}T z;T+~l_!~YgAP(|RB|B}?9uywc`70VSQ78lq)enCh5S4ytC9aq6_DJn}Ptt9Bx~)^w z%?;{bP=`Q92|bP#ccRK^UKPEau9CAgrDPM+vR5CbB@}*`e@7E}9!x#x^@M zC$f|Aov3C+ySVvxZkGONzr49|S^M)vW53MM9BF6{k`07UJgGxF$2>zbsgYy~C{)Eg z6b%iTUH95+X_VQ@Q`*T}@>dj(bsZ)2HoY~eb@ITKp}O!soehsj{rBdfxwRWjZKFpyHbzX5~Q}WJEnYmD&mnlcPQlG%wP)W~6$A)Im>q_aLAK#3OifcVg zn@%HO!Tlw^!9gMvsJctT%~@q$1kNp;j=i}gWQm+g?A?*J5YS(O$WzC&MTsd1@4@3I zx5b43mdkh7*3y}D!+s!XLNEFJ&vxEF*P?1xuaj>MDhSn=#f)`_>mbnj?&_A6d%PT% z&2#d7vmv^a*#za;jZ})$>+VKB>62?UjS=+IUj1{q{b;?9ZV4ex^uC<&@wd929ww$# z%R3#g6K2*v+2*2KJ|a4WM$9x|hiZY!p7(Z(6n?ro*x5yCf6S^TCK$V#nDU2r)ByZ6 znY-a7J?qr^8K{;prINmNy49fJ(-ywt0odpC=?#AUu7iKmSW{h_-i)kI{h*e+0>;6C zC2Ev?gZJsQEk;xC8@Y^Ly!aQcZENDlE&GWGz=9jC3LK-J2)LXTFzXXWe$nJ^b8OvV zSRdW?gk$!sy2ij|TDq^Dg?xdNdysIWC?2DVZITgSlnRmaNPqLe7ook7YPdO}AT?TH z`R>ewEVJ^p+=ys56hxMbFKLBca848AvUY zMKRVVJSe7^xz)4c1wQA0Bjw}FtAp3w39e1i#drNPS2S66I8F(R12vN6%s5$9$CS<+$-d)MA*Ya8+uDKJ`rNt-lf6o}1Y4v??Lz zIqS{%KzW|zQtUqGm2gq4r}5obWx%8X?m;=_^L%D<{II;XW#Tm9#OtRdXEs<5GEaOm zr??h5`LafO6mu%#&5TfsU^|OWZQ0#kRe3I+Q>>iXo}2ffJkCcyJjY+t2ATpuY?#6R z9@Qq=Jq2{5LQsfBOk7)hv2WkxGr4gPTW>JP#M~&k*_N(<57$o6BA|ccIc|5=!us3e zxL|pF$|dcKT{Mi=y=|K1?6Ad(pX-ERXLA(C&(sF%tsVwU{PCOrB3;qjAsVXif9xN< zGtIxX&;9mgj?M_-|CHA)un|-G&7|{!UsJl;@hYL68&O2dMY`}mKKvn-8AZ*~n!?m2 zpdZEmr_@m>z(ztRqH5ZcckR?1u59az*c#Lx*3+G#;@wl%P5j!bT{?xXlbqc7y!&ut zabM<)g6i6;zX)x`^5+|xwuZ9)Cb#_?#S4F*D2HF(x>J{nKi)38LRX+`xgsmcsS#N9 z1jWy~_(mzgpcb=ggV>EF5rNc)t~EoTX3~Rr@(Y}mNaGFXc=kon|gCFAC}HF zy1gUk@*$u`KeD?fEphQsw~?V#C8ggqL&ULtRJ!g=$f+;-#ReSqcbmmb8XUGIVUdg z+YZQso$BJ(^L{$_pv%>iD#R<}5J+kkhKsPy9E?5u=U6+sw(^JMGdS|jUW{k1-}P+z zqP^O?on{X54bBf*<*QBiF(VrvJeJtjc7I05hFw$cr8V*33P`f7jk=#6F6@3oeF5Qe zabDj%U3=M9wQ!}iiga0)ZJN@x>t-XIo-$H~4PzyjQ?fGL+xpDE^M>?gcGTo4zfy;#+01+VJ&O_Jn*Y;%0wVIevi2#(uPXm51Yaoa zSgQ-LrBwvCHIhst1Gf{Kp&QrV{plUhz^lgFdX(`K5^6OoSvLc25=9c})7M_b`nw*c zd)axyR+q##KjT^&A1*dn(TO9k_5Q&VOKq6D^%ER@Cg17gJzs0Zi{~Ytb?r8_R~!B( zP7XRHZhmz!V^T)7xgDq=qEC%{S^Wgy*Yy6sidKVLsd;@!kcr=~#2$@2?5mqxP(|gCPH5a9;i|8_0_TsLE4~%vsDHsS*Hn13Nf-Qv zXjW=z$2yvS<6tB+2HEM^0J>IZ(EhKeoO0B)Y7!2!WnAgwZ=JIczYU$uZIZ$@17@uc z(c&hthEvmA;o*;87jRFt5n_*;`oOpw?PHphPX;y6;N#PeTyfu9Ugju)5nWYE9aTc= zY`Z3jQLsW6lNz7D^>=Z>y>J0cUb}N1-A1(_V21DJ-^zB!lZ{3ndTF)o33tcS^f$8= zpeLA`^qt`*h-@`;T)Ht#f*BuhV*deK1;uYv1|~b9EL%H|23W zrf<3v;H2LaO=3-x#06m(qi%c!ch-ZBZ9Q5-SrXt$n)lah%s8b zg2%CDwA<(Q0^h6eXYv7|*j#JOFDNJePOmOj*z(N*oOQeSw4WrDc(X9qR{5!~ND%(; zP1tZ{HK#c~(Jg{!)VVt!ZDBLzN=trxx$vifJJU!>iUF4~jy0(pJn(+&p`Hq~mSgz+kqRJ9ZwW-YHVA=_*D) z^db&}?Q2hJOv32^e!sMn$zt`t0GdGAwX})?zge*B)*w~bel_n@L+^J5(B%w(n(Av~gVIli5vGK7H(J>Q~^Xh*LpEO&@Sir;AWK@N8s? z-EN|~Fs)Z%_cT{&Vu`A}(X)fUaF&qIIR}Xvh&A)|I^n+Y`soSAJxnc$1){4ZIQL;P zNH_k*9a<(n_0-rjn!eX;DC*@EyVcwRRG)121p}8Tv~_0t$lOx_ey1u@TW?=CS376Q zgH~@cj-g&xy8GnoI9xD`10Ih8>v{Z*cai=RsxEgvD$JW}BYpH)jH?dEr~{UGc5(4i zaF#icpy=G&s^v{5A6zj?i;5-tTokt+V0{rc(iW85*gVIFx-nyj% zu=2~XI^MW+ArHJt=_Q8!E{wlk)L#vM&p$(-=8KQb-o^9u?m{7LHd@vR7++Arm42L! zaqWZhTrc*%&+Ik*a7!CY>CNc2lo)qFM#5(|FNV(xXG25J zx|PrC@r%c^T5{E{zbO?1)s*N+!n$|M=2`$zyG?elgz9go>Z8P!ZxLO0)2Vv*JBx`^ zf+zKklfNrnJTK-C7rgr3u|MCuw6(dL|NOtaZX*;7g9}{V{3vrDp;NK`Feke-<-9M1 zG1lS0!MTE|-S~Km9cF)^#n0qFNKw^fnM((bxAy8MbGpmj>vr>7N5IQ%RzjULVQlS& znD#pJbPn~>30+^8w*8}UT`G8)+>>#NMh3k%Da&pTtmgoN)$ocKUQNoeQSaxlgQvFo zAv+s;57e2^&KQ=Iic|ErV~4)o;YQpT-?$2W5VJcW3SQ+8#=}#4>9*hgjjnx^(dS{G z3#0a@C(efUq``1K55g1j#MzJ@hg8YzF9Wg`-*$yeD<`LOPr#vivb&>B(q7!EBFM+% z9b857weV`YY6~VAOK_#r3Lgc=nl@``murn-_$&A(BAa}s|YlByXw1Y=m107^< zh_Lvppm!A?miH}Mz1}{p@YH3BsNK2QZevdxLxyY&^JlZWBZnL_)V}S7 zMn3*SXDemO@F((}RM?vLh^;Y9D=o209Csrz+X0j11-q}6nk)7XBEG~AqsnFDfoL=#ROVH!OX_0Gk2N(7lc zI9@zkfBJ}OEbR(dOp;cWH=!cXlorD~3d;7eL5s32uLgHcwx7C)XTIe65Ep9SJeq|=eQ#j~U;Y1U&*8{`i+FF~yc*x< zV`aC~vN3e_TU3`v<1Y>`Y-K0a+6+A{Qcs?D{dXg$g8FZhLT_2m7wxs@MSY|oShem> zd?>1hs=C{ru4I!)U`sd4yXR^*$FbWV_ZeEIO5jm)wTy9k>T0iccCrT2jnda=APTEz z(f_nwdcnt=$@J%Fe4WpUsvVm?cfT)voG~?(_ocFrT077bAiUjc_nZF(+(hhx-<9}% zO1O^S(yB=k{a4q^2mR;1EReb=)-FpDNCxny9jw#F+a|ZpVjn17-G8a{1O)5Hk>Svt zY#IKuakaZ}=Xuh35>%*SD!py|u|gtW=#w8Q4^dgY(|&h{ zqTsmXBKh+M&1EBxQ*riEN|L!E)tMff{*Y)nln=*yQ!tt#)pBTuzf&lBGzzuO0d}&u z@i?gB1eoglBnu2j^i_iQ|M1%0qVM}2_Q#7)Y5@@0OcRx4IEIHO+T4P(e9|d5hwa}A zN7){Nj5ZV$PBK1C2>}6S-AO`u7C?ympx~I7Xo$jn8E-vCdWl- zx4>x>m$y7s%0H+(8Fz=@LxMFplwZ>-OLPkd6cmUEMazm^C=L~4eX)m=pTGkuNrgFk zr)R~?gT~m22~nKODzvkbPc89#s5EKSUXB7rAd(^0$rkqyNtHy@3%RqBFNgA5xoF%F z#>g`TQ|1Dd3`em6nRz9eskeERw8dm6IapMPv7iE>xKfDwk2zYw_vy$cAKU`>&;h6y zJV>T1y4^oRA^1|q$xB*sAd!w=^8GDk>n4z25>aJkGj!Kv7HTQHCCW*q+L4Xo@;vDp z)q6)91tmh*G{olY5+99OKN!=y?mHlDH-oVQe9gN_p_(=EG|xP5H2u%1a4@ZC=WV&@+DvCjnG#~g3`(pbT&vGZ@ zW8dFkEQd-ST#{kWE$J`@9yKTf=;|eWV{Ww4W!D5$3`QiKFp_U2Wih!HRIP~LrjZu2 zL8QwB3MuyNO9Z(Ym3AHbfqD*wrapT;jsVcXw8D&(>dx+O77CPdOe_@z>>K}m5wCOyC2 zHOd%hEtF$0#kDm!E||Ec0K*=-@fAXi#b;f;?-<7R(FC1_3>@ zL8Qw<46bz~GDexnCo&?{kG-q_s`?aifEyI4Oe+H{klRoOrkx~!=1oCC7*p#Afy%wh za1EqH64zYvxS){L<)wg$(N6+^5Dh;&48ShHHIov0LB)5njuAS#2n0*Wm|IHHT;EqL z?`}ZOi#mzmA{Jwj3U!*Gxxn*Y^7opLJ^OOkw`cm|Sz9ZnjQE}OZYFBv z+c9ZN2LzFni70sjooz73vD7Q}58I%RWKr`TJPLCd0KCTApio*DO=J{iFdN05?45tF zaA&UbEnyJG!3=B!<&goxg0i*q56OW5pFm*0`ss=TC)r#5tr}oXA|@6E$wH+hhI;-- z1rz7VH~P*BBT5mbk!qPILT1u5)Hx2x?fUu4r1^V((^?SVN8#h9=@ zIW&Z_N2*3o+knqS9Y3^T)RncRIEQaVbD8^*!oxuk7nRIEbxau@t-DhThyxJ15^8HQ z7vo|bLCH!=kQEXEkf2)BKOOd09z4ZobtqLbn)L)7z1b*7$3X>rkWGxW=83pj(?g%X zr4RcjDb^fIq?e_Uky(^X!sc5C0OEu(c5O0(fex6LeNXfJ`ZMWrzj!Nk6g7IGPGP>6%}l<2v)pwKPP3DZqq#I`0!xY%}gPr3Fi4?OK4! zB$JBs6j`DqWI?6nmjHr#mb%I^$YV&xltK&RrQXiST!exq(%chbzgQZ35)cL`+H9C1Ji=DzJ=I7_$2D3n^EeVLNN=m?# z6r^)ZhLSBomukGUmww>od%{Zkc>9s2HvJkK@kUn zz5|JB$@*~yPIMMQE2URkrUOehg9g*uBegy>8(w!=@EEOyix=hz*#^!;ixK*|b#+ty zgBV9+bNz@~%ED0%($onu1%@S&AtpgqJG*unWf7E1XGuYj7HwfNOwQII;yfp$l_-r( z$|Nxo4ddjs66UFr5(#$LBZ_(zCxkTiQlw{KZFN%ctu?0w9y7U=eP3feEI8a{mPJ^C z3X^%vs+ad4V4oqgJFhpCNtTRdE{g$*V@EL!3K@f9E*Uj3gfN^~0--dvAf(2V04&jZ zEd>CFDnOY6NCLpOSW^Gd=!DjLwnXQ_NGDRxhLGb6CLs-OV<*{1QL12|gHYC#&H*gw zq2i{rR!G`G8k^o;_Ifp^C2`LST&H#-_apjudj+B4W$Z=TIGEwYo-|kxSxx^zNp%rQ zGATu|GTF`}e6O3Hg#8HXvOD5TbkiFlV0voI<>$tHWL_METlk_Jv#9VRm-a!z2B z!KG=-w~US@8E%J(rB8>{E>AB)45T7}yNwNEF#(FjoLgH5s1lWH=`VXjv;8cscmUfr zScW1kxwDW*3P@lFWQ^{{&JbzvSXz(;83#Pe5R*z4WH5kGoM~AO>ZJ%$qaS9jWo{>q zkqeudd_Ns7Y#*I@hc0w$H|4(UyU|)D3m$LDRy69djDax+zr{o%wf1K!@T&)F_SqIW zJF3vRNbmOu@l9NO?Cf>!-$mY?W8WhAoBnqQ*N-E{O#hwRvi`K!^atzK_wzjZHs|jj z_2}b)uqOsk%#wCx%t;n>k%uqiO0Dq(bL?8bH?PQ#;hQ*f=Vy3v&;II<_`^lhOWxYy zGyYpIMv2aWYf^?{fdt{?CMZ-2^^Mo54{F+PnX%!{ock5d6pOrNaFS4R!hyEGGgrWLAXtjbE$eRd*yF^>_J-Q(>0@TAqQL0BPE)-A!$O7q~as7t_Nj?=gB;K zM=p$3xVN_Q1o}bA;f&;ggtWL43?cGqfhbN|y7Ixp>lEHu(68_3{V>NXp!cV@Utu>>8FtlQG!l^&&+UN*m>a++&E|s12+T7L*Z% z&?GJ=R16l*>JMGYMZLyn+ps5|08?ZHbRVaO4c$d<{HT;;)0u?5`*las&6z(Bdn&a zCLxTaVj$I1LLt!|Grrk_|L-V1><^<=;ELZ zHV96dr75J1W*WVEUfnd?|6kL;{X_eQW6_f7?5N$oP=C#-M$Ahldto(xjBfW-UD6JXB7Y0vA3hiz zJ0dHBoO%4u@Xg)}y>@Nl5Na&P_>Ra!A z$I(u&dkawiag|%TAKk{{8=)r2K$K$Y(H>e_lMHbQqHGfL6n4X$lvDKaeK-nDu^_T2 zy$`(wT8mH^S_gC_BB~ET-Z$LGPucxB?`{BC5D)_Z001*IV>JL^UQ{}$$^f9wdnL4d za0H|VsEsyqa^ZL^0Ellv*!ExGAvq-HBTe7Gfa(B%q8Ym)0DuNCevo$WpJZja?ZgY8 z!l(H3q+YRC>R3)Ls22rprvc$j?0077g9L*g7P+J=%17fXL5Vhr;|J5|OB2HU&saOdz(d$+p&apFuoUu@!wymHT9!o=dqd1&vM z@BBdvUjB!NGEdI4e`eB!?Agww6L+gNywjAQTzDx@Xp%qr8yk^}WaIu~CXS0&t6SmX z^5HV^Ju<0koQ(k+JnMA1w6pSayt15pY+TNYH8wp~&MfPex3-;yPn(%R6uLM6p_`M= zW#T8XplXSRVL}Go3NqdzvFBUp1YzonURBO6ZyD(1n)6@!=uv-+{4uUS#s9AS>?iKV zj9nagkza?EM~OsUD0ya~sSN;1tcFQ}iUQ;S<0wRTR76p7d-bgG@m7p{7kiv5H?A=n z*JW3(s#A#msy$-Oi6x=Sm9!~q2Z3@&jO7BMUUWVPjub~5jAaayDJq7XkkOqZ;G1JaU&4k6dr#+;yAtdyGG+#uDU zgV1tie`7uoq6`v?*b*BQL9Ik!#hw}Kw-#lI{g3F6xp5{XA6GXXee%#5Y`Pg_+|Odq zAIPz-+Xw}iv<+t&!~f;%1~ycJ7gN}H_jfHV5(i=*Uge#zV=r^WW#YqGMTAfj?#>rs z7+PCvVPm)GmP^dD7(SXFhr`B8c|f0b)ix4sRog&WC54`tGW?6Q;k<{Y@O?QCLC z^zMGWEue$kgM-c=A5EEM{qdZe>dX{Qws|_E-ye+% zxMJw-8^&E$L*;S|(K z7Bo5{pWe_8y=U`%W3`RL?ynb`&BY}3>U=qQS#^Zv9~)%@(s*06OX-#7*H&S zZZ^UTshY<7P~t7wmZ#RmBS-a^;9d+3yv#C>OrNCikDB17)=Zx6*_Zl@=i+}-N%irX57{ZOz&csM z?66WS#OxpH+r02b<+(h)A3wbs8y@WGQpk&C^2?<1E0fQkUUt*YQ21D%ll^$R^M05) ze0(mfFE=N(x0!XeFV%?dbYXHaUU!@k@O=k0fitC;E6xT97cJJj8M}PNpW3_FeILS4 zu5QCU=q%*raMRal2$k>;4Abg+9XyO$j=ld z^iz-#$_WRGigW<)lrcN?E+t3tT84c1Wu)Un(PyBafp^4+70qKaxp(_Erh z5$jPXLantsVXMAOkpwTf%HJ3;#xo_Y3XXS_w;gb^TL>M%b)8qG6hgpw>)z2G5u8!0 zHKWup=`C9bHx`cX5(s*7={?6XzSa1}Qug48NvYVqy^DU)Jn=yECPIR*kA&8&MbZ4z zs}b&2eG8!stU>z?NkoZgrQUj9uYgOUAQ8u$9|S5y)U<;=i0%@tGkGq)0f zGGP7^n)mugzKdlfd)qfYkB?sx=*AUz(({HK_GZ{L-CS!AFGpLsu-kqY)DXkp;9(9^ zgAW&N#^0Lndpu$uvvl5Q*D+H5j<#sSS7xd`881~arTx7v_>&!PoKoHE_va%jJ~`*kU)ra@MsMiu)BN8sI+yz z{t4X8%*>BHp*g3iAZwH;UE%ygNKA8F=)-IPbLYlxkN~^9_r7;ChWE*qb{R8EJYk z-@PKYLed%DJHWOYaUXOzzCs+UhQ`{qw2Lf_-i?b~Yc>vraf{Ydd>Pvjd#(wUldm_f zyA{Vs-NUoDQ-MW91O)RFL)uo&Xk4q-y2Ut-N-WgaVJGZ=^f?jsb=P$Um79; z_l>QY<>LAs*8l#=8}aeJ&g7MD*f{vl*_(f2z8?D}5BVgE=a+fLzg;P6y6$$#h4P@~ zo^#43N+OhSltq;8ltz^Alt+~Clt^;Km5+yw4h>|}gQ94sPO6N)_`Fu%y zrxYlqWvx@eQ<%_YQ<%|ZQ<(B)6sCFE3iBRrjTwy_nxpI6lY3D68=B{n+5EYoNlkL6r<&wWcJ9Z15;h84onrMIxy6l>cCTV zsRK;?s17idq&mRVo$3QqovI&9SY6Zo)8&8gnTO#?LwQ|hf0a1#u6T_<2eO|#`qJp` zTt8bgA2w>;Tz3w!^6nW=JQh}u` z-<#Wy%zDSacl7+tbER%|i_fNJ{70@&)trr889@!D7fP zsXJH}nm33J>c?m#FbgPwTkzcGXcfvrpBL{ z<8}{ov#KUhhJHF{`cXBl_8ASM%4c1#iwz5iu(tmED1B~>MWR_@I{`Bf04Y97T$<5H zgtD-~HuG+lqg$*6NVLXRx(qagN|TSe6^;3C(6g$Zhf~*mmYGv4ls>ncI}Gps_G5mXxQH zn9`;+m~LH4`BW+4ByRg@d^PYrD2)^63C@mXv~f|ws_y5b1w>li&qqrMg%t#3YU1L#akhGZIO-dxCOX!3ynypKqAHCL*H)Iz3_L_q8i%_!$Un#QJHPTW7 zOJAul1!P(2n_vpER=52r(#Q*lVr58v97`ow2ATGGHd>IKP8|o!v(q8u&rTnCRrmK$ zG{V}W>L;*-sqkb1DdEXLvci*qgM=q@h6?WEggOOE)y$!fTr>hILNBmrtSf-YM!E}3 z64ESSlRV)9+~3G(4#YPFeV@$bLJ0&qLi1x;ZJ7Ny-$AEWBlHw)~zM?CvP3ZL% zKVfJ>sjpNH9NqfzpNgpbNtHJ%S+4<}{#6LaB{$8;5|!H+LKpJ9I7 z`;_#0nRv7G-L*I>KYbXUW9qKPe%1vK^H2LSen!P?{_J82XFU~E5G_l*J34+hgff~L zKk14WZ@8C**@NNPzv`&1bk_XH@f(~$e3BJLh+x7H5-By2gJc5LZLrjWL4geANDjNSB3Xyn<%7H2E9;#lkYi(MDpZ7%Gb9uMYLRGiFzofF;8v4_5iW zm1m!Yh9Eu?Er4T+L&@KYez++Ad-&TBl^+|1d& zz4`^_2snUd6*-8ZaH%kXWJj#Wu2Cut)LB2Lf-A(@h?!JcRVVKqj8nLg*cxFO);6|t zm9eU+$az3RDQ892NULc`!CZ|nrgHeNwtb(Uqy}?l0h6!QZAr#ZkarZ$qZrPyzm^IA z9a?z21&4>h7!#d=DQxG8Pbe@2pbFtJ7%cM7C!a?vl|%dwjFd;4bJ$fFN5C2@0w$Ky zwhDT;z-0}0-SM&%s-2D!66mZ0&6o;A!o(^Hp$z zK}d7F&RCl|enBZHbjx*NZddWVmWT8D3&PhV8Y zo}&Xpf2GAE9UE|DWZJMKmM98mthI)CD5Jw3?heb)laI>F;^qHw`5G8GH=sN01Tbcr1)n}^rm+kDXg>OI_Pl5|)K=jgcJ>sys z`(yGju4b`aSW=yD6JhtTFS#r#Ie+Ji1J`-5;~v3<&(Pj zhA>?}^AiQ_6ri_f83K=&vMC{`r;DKC|M><=z zgdK`Ik%AG2wps?V6$d%+Ge*}S5TaVSG3=R+(ONXxoal`pL%mXDdB8|GvQu;QuAmC4nZA3w$}HKR{tMQzhU=7M*kmE{$R}i zHxI1+m#e!nKXU)V8y?uaU?!I}w)OL;L}Qku{}`b}5$Lr3E~%s)Tt7r9UI zwH>O6&wX-?@GVq>m10V2N6xhj981Lr6A8*(&!+AvF^&Kgz!MQ^<%Wn5Rw7VP9gsr8 zn;;!DPHb3hC^mb>cA&#S9e`r1Cd5D$BqS}NyMNy&>>2oX*N1UE?~H}`qc~tPKtwTU zsDX$(FC%@?SKN13Z??vOOr;hXIAvjPgSGq$@)FA>TYF}!so6K%!GdW9HCzs;ur$=* zg$-JQo;D|_r|9#i0vA7+oUp(jBE z1kdUW#xYOGJZl~8h`y2JL!*%%YLsh0!Co2Zu1|#sk1@c0zox?Z-x;v%%yK=kTY($_ z^$9|UH=xKcojB-x=Q>Q%?UzV3Gu-PX7Az5jON)_C)qXv}cbvO&l#~_KL8oF6D|*U^ z7~&3sQMURn9u~9Ci)=@ry16ie28%2HG)KK&Oq!r9v5r#aK>3 zC}3QxG!Nk$<}6Rx00P80&>QM{^3)Es3@f>lV(7Cb+1lp+P2P))3>%1oJ4t5LHKlTA z@)Y4Da_KzZx!@{UP9w4}7(6%z9uzLIDGM`@8i-%rclLPx4B7-KEi)6a1E0jX3Nwx3 zA;>pRob3=00{{R3LNo+5002)^da7y#)t~M`b(B$Qn6Np2(utGj})a~DhiIUvvi z|K6&9077U0h=>5ppa4)AXE*+VP0;Y#ytbq+zYeSmtb=QVy27sTO(?3nnYz-Fuuu1q zLfQ6z+z0}{Dx0<+Zb3D;F`=l~T<5+WUir-gR@`zrO$T&w}>sdNNJ@LyNVj^)u%F9Q|kh zR_fBpfBNX5kA0b?YL^3lJM_yP3I84T?AjfDonESkzpl;kXWoBWj90?~%``wbpmSph zW0mZ1V8dc)%Y+^~@^v?LmtD-K(d<9x*|_fCrfU@O+q15aXdu!C#9Iw&Zro@w^H}%m z)zGR}#pYJCaUwzth%{J``+fQYqM`dWENg z#@P$*vaLN^w=8tKo{}>xXQ$4N>#l2e@1V5UjywLH0nn7wrw85& zs<|KEXhDG->f)AAH@WerwDkRX4XqySZ&or(KgImRjI8vToqj%t|Lc1eHcz5Cv);Og z8UDV`n+Ax9an~2>JA=CEQ?qBlJP?T;X5y0#)7E(P(ElfA8Keh&Tc@=3nh2E90ZFF- zD-`Wv)c zr*`^qi*lE=W|y53?bO->TG4L;glyh&T$e%Lff_DK1;(xbMw@{)YCXw=OF_T|`y{hP zvhh~Y&YPyTU-W(&ZuY`8;l_|qMfk^?bXa!@otqBAcNV(Y zeZAAwr=Ru7^RVcxyea$*b$Z}2H*HQ03wml2*FAv%M}>!;$Fq#xW82j&r^@#?sz0iN zmr^z(-~gVXO*$Tjb=cI=cI*ForqgC-KgXw2_v&L+q|N32{?)pU3Mx(mBhC~b1DV2p zKdM)Cea#H2w7Ao8IT%{{4ISJHhVD0iqnk@xaF2~){qlRi{C)QvD|c}yF23omE=D_u zu3b}y(5dcjZFjXTf=^ChM{blGv}fq>KJG>uDO>Hm$Ti7zvPA;;Rlu!~z6vR5$Ket^ zZs|?WOx=sSYF9{B)F$PJ}Pem}WjZ^Uj9-4JUh>J&+zb`SZahzmsyvW)Osb{xtKSt5x0NN2eOlHy5|T2?JY} zIQa`#xXCzi2C3?8@m~OHX#dWOoOXWwq5?F;kPUT&7WZ24g8nUU)qATQTxRHv5MLDJx#uhDJf zaoj(+(*l_wq=})pnWiG@V9^=fuZ{Xm7JC7mf#dkWhZc<>FHswFsA3kS4Wv;{n^lxv z!>tAeMt64OyPS>$npxJoPE_JA`@7*@x;sF;`)i}*}93CnIamSA3bhJSc&a6Lqj2^ZCnyuYQOdoaf3nBa`?Rk(UK;9d~W zcU+zsR&GX4A9tIvv-{4+`_AFftDOZiV#FQ^fbw@c{<0lWCHu+bRYYsnaoNriW53i) zX&2a^eLY)RorD{M)>!$P-Q?JfdB@$?SM`V?K7$4pc&iOn4@kd+nC##IIplBY9{K29 zQ+sQIyBHRUz176oj_=UUs2Yn*<{mTg^eTONl^!2Px2?>X*xS0oj4rt(yh2_M{FY># zb!Hk|ZrljqzBF~h?cMi(^O%5z)~0p%uEOGBu0$jGqYZ@RrQlU$pxDb}g<^-|7qZ zmc1}*AV65S3gu+4`I~A2m#S1=_P*F0fAIiNUGT%@oYrW~%Fe@&c_ zeX-%O-6=Q0@yvt6lE6A`rvL7oAM)XXf*ubq837GwHJywfvM}JHC-AQms_0!N+3JE$ zO>rZ*!tmLu!|?^G!uK+Aw0pik6IkiP^M*=!2~Vm+a{Hw`xKv^)}dR3 za0-#_#b#VH^Jd|Or%UT+ zdv@#@XJ=7U-p#Owato^@-X*Qc499~SO7-|g_H`->vH35e_HbXPd+PTmgdXEGA`xQ5 zah30$`bG%^={8Q^nIXh*o$!|MB#W{3hX*Df6^q!z?!T>?5xcd0wv1^0=Os8j#%;X) zS_CH#;jOzH#jc~+`D=q%j(5Z9h{)`#DRKTSgj>q1CVUy^R^w{*-$V)ugD@C*G6nKQ zMS{dgL!07Ngc3s8ay1jISLb5ncX`m>%MWqzHHk6VOu zE053}ApgHTzWe?AmX-2YgO#Z}t#pSzIJJE~I!-a>64&E<`$F3p0MHR}o*61UP>l_6 zjJ!3gcWK=ZMi!-)ETPdXK?(&?R6-STWzblhS)CZ-pV@ia^h8MfH0(}j_r z&1aU;7zf~of~YE?ecb?d_j*(d+u?@0ZD?-mt1`^QoOU>?diuE)8M#c>cmAk|4G~en zLIp@%70PTUziG|BVR1lVP*mXc#02EUHC&ck>^#=$ylgJ*H{m?oeQi^3>GyJAf{2I; z5-P{rn2owYDy|@Ws^S}>QQeta>zc1fca_F3mD4#kzj^0uC3CKUm?0o4N2r~VnU%L& zrI*cJ$jpD|^HGU;@d)n~4E!t(u`+a(BrGTJn0+cw+l|P*`_Px#95W+r<}BrJbPszU zyz(2-%1664K)T6yh2_%n+B48Mm34Bq5{s6Y>#dC{`5C#n-1$9JDjj56@7>~QaOy!+ zlu*KK4fQ_4jQ1y&Xv?chUy|q&!^Gj2s^sUgdwSBnR{x=)M_V&L($cldf}yw}ASz3! znSKc`)pf}GrG~{g+ic~N3|d094|BGK*@eA~m&Tj?JPuqSFhfC9mr%QaW(&pQEG$b5 zHwI&YC?id7RaoN7WjwD@oiC-AwDoIpSp4y3!3YIWJ3^+j;dX*>e`CP)BOC_AQ+OD# zcg+!q0`6MvRb@w;nIp~P>pyUQ#N!^14q*8pYi0pA#>rUM-B99!5Zd0d3$I!Gq)K0as>KK)h-Mi+=dHCbVgqzAsQiS(@yf*q`3tLyqKxE3HK^4&xwMTjpeSbemw-r{ zC9yeP<7$mTxC@P!`NuGm;&uWbHDk5ReVS;_`sW;4Ct@3;3LlSx4VF{zy#(OU>*RPb zbB}|6GhY7Ugjwy%MIvA93ZC?2Yt%*2$Zy(GUjPV?QuLr4)$$#}(fzlu*CU^)S z)kvF}#Rvo4c5A};iz$7-Cz&Z1aClk{KdI*@!MnxeWZ`&}A%NW@X*bJ9&*45BOguV2 zZvc!DjPD%8X)*^NEF#26!iiAZWxIibzLyTTEx2eTmV+HVBT`1-FCU>xr#Bsd%k~|QTBm_PlV-(fq7l)fZ z*3R?0%D^01TIAfQlSn*iz1$rQhc44ApS?*K5JTxCz46zc+P~0R0{0T_o z39x&fc@LNR?}yO*w5{a^@HXP-{iw*yT)IJwOwbTOpqRkcG-Y7~kwR7wtTAATQrhIL zOhJOzU=6+MdGRF)AWBFGv6Om8!2*Vzk#b;OLk-vx1$UMF9(acO+z3EyOt26@&*|sQ z5&j+f!atfGKDxWru}`D>R!XceX)1)!N14hp7*$H(g$$C6k)#Xnq4yE;arumF9R2wpKtmo^n^vfE}G= z!DS_PonPr*7{@9&7^ z1zr>o$qk4y9a36tf?Od8KzOM{VE`c*xpCGYyUxic^bjBl7$_wK<1y4Ap@(Y8Wq{5O zp`vqVDad44AG;LC0x1fJ^af%e-b*~Ou_x(_+;AmQ7^DWmRwk|%;-_|q5CserT5fdI z$2g4%0<+%g_@Oj|5|NK#;l0a3s}EwTs#K$-<0-DVZy%AB8D%l2Hjb7p6& zVt!%TPZHv(QI0Vbhyn%*4bf7r1IEV`m@)-Ict_M6Wu>KIUhTlrf?K#DKomAmKPV%% zRUtXRCX(Z!&k<5#z{+7u0*CZ=P(y$yV4x5psU$f8>q)QS)L|%Kd1s(R*K98r=kOik zM1cbZ7E6p%BgoUx$1#{FIKg2K*4Bxb%a#)yfh9BU9mku7JkKp8cFD1k82rUg!Luwofa)c}PX^u@$70zV3fqE55Pu5vDIjEJ zkOQ42Qvjh-&js2Nm;)MV5RU2!&KLMY6A>FrP-G1hK#gHSgozv?090Vf)LyQI7HS_y zzgj~sh@S;s6cDbmuDH@5i}ZQE)c|XZP-~rcEl)d)I5sbF9^y8Zphy@fCJs&sKq478 zDdfb;3>ijYna37wi?w{Q3UQ)9mI9$w0Xz;90DxPBGt75ad)K4JEji6rsf(icmK``Y zD4>KIF@$mfMOY^|N>Vu^L2AcVMG@z^%f;uICE`SZ0|iQQwSgc3QXcjxq#_#1m)u2^ z%^<=GIMyJB0a3(2gQuTp)M(75&UlseFiPi$$~5M{<>EQ=hWJt7KmpyxS9gaz++iS< z2T2xurLn|&761%e6F8!`ff@xw00Z|}u=mU}G1Eee*4io&f;h32g$nXvPX8!=1$Gn= zv9iL5SVAlI)@Yn#wLPE-3QM#T+0WtG4ok@)Vq*e|t$}D@+e6!<^wHj!?FyuTB(0@I!zoXrPQBE#g9}Ay|kl zHZU0JR*Fi9BoZ#`QOv*!0-~sa5J^|kCJ5d;q;&#@MMfZ32rs$r?Cpx>fgS}!C<7zN z3N2PSt?+850L%)B2qM{JFPA2JD9)gX0a46Ax$s$`;l`*8(ju?~OW{$HsQ533|w z@IsL-W3q-bh4VfIBisrR0hK6#ClGEq*Cky(h?50+6c8&6OgM;TWgt$7EI0+vw}lpM%8fNDI01CJIM#<*|R-t)Q;2set91Cd8T+(PZ*q|OgH z+9)95GC%=FW-M00|2B`}nK?iCTdPqj#48CG1|pJz6k$kjy=OddIN<02rlNFB(N@T;`wO2?(fASq%nwX~V&F084V;E;P`#mf>oIQ) z+X5+cGjLpqFiQXcA_QkM1_$C`rv;;TqY8Q{3{f%DyU*GoEp*@49jLwh!*(J01MDrmqUBcj|25l&7 zVbVhaPem1a_lfbuLc)MU@q9Jm)0 zn&9}MM;|sKLw$FW*tC^Bz%*p5=t;sPR{ns+>5@Q#QHtX(^cR_uiQ9iS?H*97sxX16 z$yUrc26h)D@_+?gz{mq^@T06{Z*L%Y>U0yB2Aig`6&O=&?uPiQcV_PaV(7!U?t_{( z+D9uDCU5?ClgX+H6_}%Jft0`Sn{4h03zvxyW?U$^G@H;a`6suSzIgGwRfGymKej=H z_|y2_O{bE5==f1-nlG$S(HVVPzdM-PYA}JR%T}W8Fz~7-%Q4Rpnu-&w30~_m7MM)o z+~4o&>}`B;W7Db)6_|Q#BIBBNfx^tcOcDtiNTGEhx$LvZdg?d3R`ym|3Jf~BEqzv7 z&;?*7h+|KN)1)sIludzK>6t;Hf5rWa)gik?kv87k_^Grh+zN7}drCQjiFvbD&UCH! z{%j-Y5|wCN_KDfpt>mRyw5e-bI7h3%PMa?}BTN3jQPCvQ_#yfN5NpX6??{inMAbI0 zm5~Arzphg1oJoG)4tkqdXsy^IT^8$pb0^{`wdO&L?-(Cs*qeLCfTh`2hs2~{TA~fH@5n>c$sD z#y(Uj3NW**njJOW=qFr#R{F!(SpWjh-bMGh6#0K%icch7W!NZ@D!_HGXV?cZSTlod z{YLcR2nSe-ib%%ovz71G!X>8Ebr`@R1N2^Y~`E7hb^{~3RmhtO7I}gqEV!Z9dnZ~=fYOzdGs4f*?eO(A5GnlJ2WY+II zr=AV#+8zN;wWsNC_9xf2QffBLV5m_QI%lD|{Nle0Darb}&S}Xh?hAZ}``JrjN@g}p zV5nOaU-7&;XO}pFBnB((kBK0NdcKx6mc*3YZJ5ANuq#5Qk|?mW3-8Chb3M%Bya@{* zHq+S3-BP2H+Kf2ss=!pivv%MaIlq6tNGK^rTRTVep`=E;K zlMeJ>1UE?D!EMms4^8`Nm67ABHC&?2_-3G=qbicxqXYzw2(?kNy$}) z0t^AGu%6}BQicB*Z>B)G<}dwpSk;pQ{SQ~kVfsUrssMb>&bbYP<7!o{T8pW*bC4vP zhhPXj3fm=DnN3xO0u1)5*L?H%wa=Fp0Py8+faA|-NUZ{OCDBxJ7}-!|Ex;(T%`c0Y zS#k_M*CxDkbmRz(jw9lKNaX*#pB7>A)|PRURe_pns)y)}cC5Xyk_pC{D;HwDG3Rr~ zl0w@%)?67kwZ_0us44(fSj+NZK*ODceBs;g-9yqN=rz^ODzSZYl-sJs0fv`VB`m~y zt)XY@{eRdO>C?ugTq-gq3TtD`bDwuts{9;7y4OEIr+3EN6^pX1R-v(Pru&{L~dCv&T67HD!@~}X{n3P2oZ>J z)6TS7Z~HRdRGz>ip=IVyZte}!7^+qUOf3d_HZdfE!sfz&ai%^x6peT;XbbsLyOBQ3 zV5nFXYX+@;$Po2h{HZ;D1YR>GNs>1<>n^hIBE(u-r z4iE>0geR(RePylCB|o|PWr{YUUCfAh-42c zCZUXx&e)U`HJ7-Hd*z(RW&|w4Mu}GepL`M_l2Go6LCzT~KtDp4QY*XUl|0PjGXj=i zV??U}36fM=rldj>80StRPT^W(4fPCW%)8=^VNL;SI2967k7~Hb0{`xvqY-^2c2@!VOEMtpiC{sYY=m#_h-+>_$3qPuwf!= zfI+}lHXq}q=p1GOBFVWDeTI87%ti9H14sQI@1@$~;_0^gM5#XG&blfvBIGO#1H~6x zL#DM!TFyA*qI+_bXzy#c!>ESpR{;$rtR&f6wH06pP%^-kZU&lyC(dv8Q6G)M*@a9K zt^yYom}Fuxfe3Cka)e9SQGuvi_!Ydm-Q6$wiL`hO9`VCEj}n5 zU`tN4t%q{aFuZA4@-3!eL~k*=Hc%iN<`ix%6|^{%)L3cip%SC1l^G-*=?I=aay5sh zp02)=us{%?T`1B}4Pg?IfJqsOF+ABkWh#-!Ws@e8j9k!DlK#${5Kga zlaUzba5$VA<+tLsA+G$5{Mm(askXX*;5_NcU4x)uV;+4&166_p#L8p`^oVh|)3#L- z!a^e&TF14a3b5WL47G-A66!f^uCN|72abBk0vU@+vXZ6;#S(*8HeA+nFezPn84V47 zBZXGa>fgZ$)llVQkEsm}73_53J^^Shy%a@+ML;V)be3kaC0mF}GWDPD)^#iEv%tF# zoMHQ+Y(P!dBm1&OdnK$%6wQ0F?E1#Z7lg#HfO{z5e{n38*gn~8PfG>a<7(bet?#&Az1nV?3Tq|>eQO!thR zz9LEi8qrI$w2RJ9gTuwm%ln5@la||L`i!BI2)YTHp-R`DL|YnCDraIC;IleSO&JYG zlD4jJZc5Jm3itgeQTYO+>8iBia(GxK5Tj?clnKt?OIcTHxVrMGu9JL&_72plZhW~D z&4z|cgII{|Q8`vH#Xy&rgEe-ktCX1Zh_D- z_`ct_l4t=(WR$F4^P`;qS>!f6%5bqUiPLBWjT<%-8RqS;Xj3S65HWfc>d~bHG5+AV zb_ZHE@Gw|qsBx&w$doT#fxtkuJB~Omz?)T&s0qQORP;;7Z3*kALfR5pIWO#2P&s^) zrAW)j!Qt2W6ICmfd6v7EO}omfGSP8nR^IJo?p|dLMll~mBk#{}B;k*z0Y|sHueQlG z8;4wt{i7W-@8RFx*mb*SGv2S>U0Px&moo8Iqm;T3$O)6gCUQr4)hVWQ7Mo~U75nd_ z{Dx)kYRFp6^5oqZb|bGKxMVq-QV4)kU#B*Eb6rn8SZ?Piq*i76lUSt1UM|a z7Heh~xtlPr#j4o!a)wnBI%Wv+u^EnGus2M$P!ja_JR7+?y`H4%4T~m~cb6LeLECQw zzd*ZGe1^`&@B9ZvlQr+r@TbUGjf|S{?wH$^&pV>Sm%gLKgc3Oi!;vVzRZ94HY~&@P zQ{|LVE>{wt<2m8?U&L{p?i9K#MP*4MG%8mA5q~TKs}2m+nW0?xYG!kQ2yCMz;QOZa zE%+VCN2PPgzp~wzSq&6L`Q57usD?JP4EWEx&MF^)Oft-149prz;u}uBQL| ze39nu==G73m&hQkg-lJ-MU-lWYEp!etHDsFfu+hCFC^#WYGOZcKS(TOZk6`5FAGBj z1cKnjf1i#sRifzxwG)*KaI(ekPRc>L^L`1-OOR5-wk}E&`KK!nfN*gQ{mN*0YWTx? z^fCC=w6WNcu+RQsTF9vS4p&@5W-0}I45ecdJT}U zaQ9=+)^SSrmQISh7MH|j$&HV29f%YXJXfH<6YfraObU~&-yzoVf>$U!( zY-S2VAe~_`+v@86FWVcBg&3q6k`QVV-s1Yfl-zcw(ZQfORyWta1o_#&KgprGtSUZ! zp|DY-(}7~R;PaOxX9}@~25?Wm!ttbxyKb8YK!y+!&enlratZ+CX< z?Xh#?cuD>(737u|4*~$FBUR`}Yt{EG4qF1xd9$^j+W7o+maFi5KXd>;wY68hJJs-O zwnpZ|YqiDa=j&xthnJ4+jfIZDTZa$NXV??{R$H5O%}U$Fkv;I`QgHP7E#OJ~qQkDb zVTpIejn|jD&3F-yQEX^#+!GX=5C;{KEx@n5G24UjXGq!1o9dUx^Jws-BVl>_E$eyL-zu3>g*=}a<-G7zL!u4ppL{_7Nw z=*jlZ2V-5sp>-%_hpR117u29lh4GS21YSRTY##5 z_loj)PCBF?nIOuy8e}Oxp?>qkMcE@c2OA7`Bt0AAm8 z!o=s(?Zu;smst&=ODO%n%`CcWHzqbo`eY+ZoWhiTAiYe5tGWV)JN|+id_e-KJG zVpRc=eX}-V+M=y7&>z&{LQkLz)!dpi8JI9x1md{TY>9VZB~^1l*l z*ez)q%u*ry|7`ezC8~UWQKYN$2Qdhap)JlQF<3fs{S~X{w{tT#Hq{4e#<|=rm3jAT$^zkJ0|C^4p8Gcm9@#gM1WM5l%wF;k)B^Gw=-WBV zN#imS2kL`+f>Tl1Wv-cc;qtIym1sBw){1q3H7(^XnPCS+CnrpIn}PE5iC^@PU!~X| z-bI&FRge0KK~#PXaK4&LrNxoACS&$2ce-7Ca$R@UX@eRvls!{Hl{mJV(qf4T9?Rj* zs)6cpJU*Ik{RkVKABrzS+wG_lWy}*nfkY^^V?+%cZR}p^zyG(RcWE8AxOfsqq zzEwBdJ$pCdqY#ilxLhghg<~e?^y?MI@>v2Cq`+B2-=r%;9SjW10!U-<9{H`Z&+?&5v@^w1;NBQfQ z?0UeYX|?8UFWR13`6}$$ zFaj(h@#Uvn9u30gSd&wgN|caJW9K4?}t5zYmh=Fk*TUm z6V3=+LHickS3$~jHfUO3lpq{q-M;cu*L+y|!h0o~DpC5eT!&6>`{=zXXCAKTc3n`V zgnNOtfZ|PjWC~mh#0`1Bz8jo(Z1ztQC3E&Qu6-N>(A3}Q^Kqn^3jQ0#PuL_u8eEo9tI1}z zr(UbiB?zpvrO*h+iZDc`|3*-AsJ}zc|3N7S#%dq}2#r^MN6m4vS=~*GG@|T?^+UO) z#F=`+2}5dUpXjx_*V%?EAP*+>nDRk?Mepb_eWe}AQv#cPw?Y?ons%oo;yf0Vc=;Q4 zVl#1cwvnJQXyGDby;Iyum!xfSnEpRjy9a~j+!V;$#{VJEj@{clX?o_1~=9V;U8fOkR(5R;x$z{mSU!udm84s~&^p>ht9#8;7*{ z&hEzF#Y$kPr@Nx;A$1_jeh}oeeAy5q#7_{9>@F_puh`s`l%iSEgxtW%jj*W{y98fF z;zOB{BP*tY-MMroXiyPp2u+fY1%@nO+k4F!WY^208Itb0=hMr%PIr(q=1yu_i-%PiQ>Hi+`W=&jv7d^q)J^_zShZxVk-%$W}GWanHX&=u~#X{zkSqSE^Qr z4q-`4RKO8-s(^zYfK{@+_30{xfy#Okl@?B_#hBi}l98xGqIgoRFN$)YACtH9jflpX zPX}HR^%`^_i<3cq-{_=FkQ{F`PXIOpZWLa8-9q+I#=luQCP}F}BVVh31W9U~$r56g zfydJ27(CAhNj%csn%TlUFO0q9>NToTGAMcSsGbkXsm_r9c~Qw!a62$H$X4RytQ0t) zUXH|nVdj)OP!XIf87fLUaz6K;p5+>&`g@>A!kgGNm@l-lfh&DTrHQ)f**4y+ux8Tq!7-N8Xtl)4}hu} zx0P|0L&<{7wlvc^Ad65fCe#;{-XYY=Bw&ruI5Zwp$EvOkh?fiPDWVMmeDJ1A#D4HxiL$>?xXcvN58a zo=D~YS9KsjjYj<6yhn$+E%8}@aMjqT+Ccc&ZT(BtF>03)(8fpmuN1aEG!{Ns>|6k`|1+v(LQ_G}sT1nrrwr(??}RG3%g2ktC1C1{wZ)1> z-j1-b@O%LT6sIV(%8a6DONgj)fY|`7ZamxOznhnbW)B1|n3-6#N~VQgkRhGhzUV?2 zl^eJDJ3ecG>Hf@tWKXDZqTqzDC`B`QMVh`&<|2m<8V=csaumta@u|XBFk|4cKCHm1Vxv zU4{0yT>}zHMQbc|j-();t)1|DdaWp|)6C4qjSOe%MIeMR3XGDqaQq3O<5J;&E&`VY zwGC*swG>$-X+q@_1tfostA`zo2$Nzy=we zp|H~w=!O+Vubi=bRO*6A!RRWV4d48k7ruc%b23e2%-2;E`;xbLhw)>VJZaWHHknWS?35fXz~k<`vGN@jR5 zN=yZ?{j7K5_sR?^8jNS`kZcc)%!?R|HPz8MH{sK=R<=)L$WNne?eDwYKe028dm;9> z2s=+WL+_#q?tt*MR+cl)Pgew^|JJYqCSou+{+Lr;c_O)Y!h|Ig7fuiNrJiHpdp^lj z*`GhNby9!@{D}Qal|D_~$b-@sDq|aUTOXLOB%Z^tJ==;_boaKB$~6O#yyWcQmt7pU z-<}ElrH=b2Qc;>F@+-%_!E8>+nP%HF8J2Q+3-}lEtu}F?v<%JmlQ7l%9DtKE-C-mQ zny}pe$!zQHB+c0PsS~SLzPN9~My9dTR2HhxP_gzh13-=+nWoLsK+jefu(r4Y>`17D zSem1$P>+jwa7h|FJD&QAgo}*B%(_;nE6dB$MI@JJ(ycOo+*ehoPSlr~Jt-oQH*l_= zaA%>#(3m6K#o8y8{fQ=$J5V)kKHfE`q3~yp%6IPFzr}V8Y zWP=0f0E8|>&5)z=Q&}j85M$*G-`hzyOPHJKU#{2x(#O1nGZ%2RC!shMSS%;xdKpa| zHQgPrpZnO`T4CRr1Ol(xS~k`^B@!Zo;Zj*pYYdeMOkie|`CYTvh`e0i`M$8F?7Qke zv`o3Z>xUZ6PbL*K393(oZ9`*agiX2&O_?43-X95>_AYLBl1Feqtd@SI52NK2Q@tn* z=n3eXK&+6U4Z*nBP8JDeA2}m>m@ZwE`Xu;huiR6e+`HfgPF<*+>vP9a?hj$2_bhgY z!z3ksi~NY`S&x{#jf`%dc@E!Mk?fkEF4W8Z@b#3V)kgA1B2c4*Gkywib@!5Ae{)+r zsZ%K|BMJp(E1Oh@6s9cJ0lq)^PX|PxZ*rcxmMN*-Ex53|6_k-mBNs+lB_YOj9VcT! z;S?hbGcgCRdt*jVv1BRFF5i({Or|gk>x#oW%l>Uu_uw?6KN2?MQ&I$6NL60+;@bIo z8icN&+dO|K6tVCvI}r>!Ud?SQ3nx~z>$)q0bpJ0}!psV;_#ay0L5%^a>b-XR05mCW z?%#3v!-xZV1Fn<12Gk@)5iCJ{d(!>@K@kPl5CyRSfdC)rU7>hm2G@C}^JK^*TQIJ-fe3+?0D+v{`#rIodHezkn)G@ z*lzESw;g+(ud^k-w}oGM4}EEcEts%qpki>&Ri*QKVqu4OPj7SfIX_FiDr9mB3KgE8 zMipW{W}lm{OLv>1EZDq%d(J$AeCWPWbXuO@SsZnGoF3`#uiZEvOr>}~8RT%=O#)kd zycQc6A5*>fAC}~Jovv|q%OBkr`!KH`tS;ib-VBhB@hw~+1!kwRlJ}>67*REX7$N?Q zOJv8W9T;MW)T0KK#{lyGIe+@q0-*Y7dE^P$XS(ugfycwE{@EUMS%FJFblGLuP!~3n z%+PNtz*dZ}wWH-`soC|=9r1o9RuV8R$yOUG6W3#0OYW;GTaJPKo1Wum9YbWUv+EKU zP7St;!#h(pbKO=Qx@#dMR0FaL2qhAAjFTK2b%Q_sf?@nLNhvdASOfOyg)Fg(@#cHFzv`ebYS$Zj*o-FUyVIe4qrA1EL!zNm74g;5iI$eJ`>g$UQ~x%6=q=; zz}fUL_f+4$6Su5edd94+#JMim#HFKQ(PTZe51v%mw0%V{Ci>v8&)rx!{<^> zR2Q0HzWNC8EH%B4r-ZdJa=LGT8=fC?VD|=x?IyFyM~e z>g5+f&Y#{*c#E7FYPkgsZbxXXLJPd;z{=2URO~78yYD599<8{ovY0v8)#zmjqyUv_ zd&gcjbsD|ZJknsAd4EgiCK5-QU}Sg;JTv`B zb!G%yvwbWkA);rA8n+-857#sm60&G6`@KxW(@XhpZsq7Jr+|(cp}BcBBGo);XE*4a zg)8D|>xL~qZaJHn*#;dZQc}Zv)1~dP3tdip9u_;Sx zjWPD>x&D@R12FMW+O}xATwLWDttXPew8OG;2$*%Mn8hkt49yVys`q^F`3tg2{k8ae z6}i`O28_{hJfrJUnzA6$O(j=1N5~%$QJ1sp&A1)22)TE)H1T-V>!~es0?}Gz2#hX9 z4O9cgc6*uG>vLfu@{#8+Upj2_pBWo=oN|xQV|!`*o6Rj)q@gp>SFrAC=|aoHHtRi= zG9MN!z4sq&R5?$xNyFKR_hY9N?h>*O>K)VDPdCYu0g4=~;yWwRFNxb}cGHrlnz^4T`9Y0hvYTDVNr8-m_ z6A!ptm*v8kmf@?<7u$w9C(W;<+5qjZh{|XOY)3IxD-gF6g*u03Di@Kjo8SNwi!Tph$6A>A za**USU0*b40=k{sljgtp2 zZTnk_#%VHVpyX;&VB_FeH)iHbE;vy*a3Zu;k3b37g%siBRQltGs|bOl{Z| zD%bYNk&!jQOEmf3;fWc9b0Jw<8G|_nhI5q)fgY*6k#YuD$T+VkDPxTox6LnL*ZAbNw(C3l{5W~zr>p_&}h!= zpE-@T9N*!_w5b5hFJgEm^$!a&q6i~vyllURW7rKrhk4CQG)t$0xe?=8)JXfmE#BQX`-EbpX2S}g${b7|V z+pJDUe4|Z?yCXCa=$p=kX0kotJ7UWXz%>`p?!XO3uTqCsCa?=e6Gb~n&8(mK&TR}! zvF?ouLWG_8k&$Xun;nfq@gh4=BS~q3Fv=MVXVPsl!-7S)6)i!3RA8+>_2P(!xQHF- ze*_a`9zop#Wc1$ zIe7{-;zYDg@)i_tqj9YN1?CRV_y!=}9nuh$rUY%aD(0{t#5ks~5GnzKWubusN&RbcbwAQ~XO_(qZc1}ZCa5y$V{uG| zxF}s(B__~Pm=c}Xf>Yz0|E|3MY{5Z8CW&c=-IR(FWlAPA zl9|&{i;ybk;ikw=XjpwIOTVR$xmGalDkM>a`BPPvJnkZs|FwoL1a}_Vt=qFH9w=k_ zaLszf8E8pGj~axtQK5MbW11!msKf=7s+HXtCo$o;7QglnII2D~XfhWma($$SfkF3B zq9w9p8@MLk7BZ>2uxZdzQo^3b-|&q(!+^wsZU-+(JoaMA!!HF{ z`!)795w7=+kWXUC|5hSnQ9t+=ozVC~pwufC4ju0mtJ2Sg=1qpb4e$`sk*f5NZG=?o zYX%!k0wMg?2Ou#NG=!u}7Zjrx0$a3YR&SeEl*_GnLQx%8Ho=BHZ>R`tmt1*cj?~fIGkPo~({}UNqqR?0AUzdVKV7{RyO*sw+NQ ze4YZfT4mL!tj^6}@BKTN13pX`thLz3Tx@-LTmmOQXnY!H>z3wos zfRCX3&udm!kNgUJdl-S8_p^Q&&8VsHI78_BCco1;dj_Q$5EICPcO zn9+A8^S8funmRo0YqE#%B169t=We)OUDLc0#~D0boHRs`%?c zt82%rZD#B+4aWko=gcGTKkANKM`7tbNFn6o2*CLo#ijm=n;s^Y300mX)k$^n9io?$ z7_?zS)qtNbWj>$z~|32Hr>~f&1k|Tn(}>Zbcs*q01hL(dL06O z$n)EO$?-oOlHij4qi*NRsyOPJO?h?plIeg=viAc3eO1eR3-&RK`)8p3&`4x^r_l^d z9hh4%RGW3>_NKYMj;e~B`7mTCuuKr-R!8JP6e8>no=FD^dpBPwF$FtVZLC*Mg?60Z zDy_>m!GG8!M{r-bF4TK7r-H>ZrFQ|gvJq841EYC6ZoF#cbRN!hOU=cY%zdh<0>z1E z9Ct!7`itXXa8MTm^67964b>J)`}D^@|7AvLbalKelsKL!#y`G$703Qy21|r)zV?vN3PNt~I@#2Wugqrv9h2Lvo+~>Mc*At}x98j@F;Yofwb0B1f zJmEw`RjfIxTdAeZ&DhN&EiD?e@8U`9_$WX9;6>uVE{usOC8O){nJ!L4`}M5p>k(hb z@Ef3!bF3zfleMh)3?TBLiK5{gPk6$jQh& z)c&QX$9a^-h6heI0XkaKV`DMTNyT)HQWkW0ntK3M{N;*s+We|oN7vP{m)lj-K08cZ zZ?9cdWF)+ohY{Ub5$Rn3*YLvg)}5X_ICN1JJ_op=g|;W~$)LvsbC9C^I~7*qY2 zd}V2OVs*Y7F0qsGS^O6Rx^nZ0s6Q-@W8=}jc(%X`OokRm4i4V=@N*=o1vlN`f{Ib}7jxZGB-n9nO#|Y5z8{hAQI26%!h`rNiAs^u5?=~WC_04tY+@%7k>#LAmg|AqZ{}u~e$ROtNU@``e+i_3 zojW2Hi+MD~D#F69H;l}DP3ravEG5EJ;GF8D+heqnVm8+qM!?lRq8l@_s~z-WG?ed? zKEG#un42(w`Xq^Tr^8@MNsZIqEmBWu7{+_(@#A`=UZ^kBR2*XM7OhJJNuTb)EhY)Y zKE?jO-Zn$>pZJP2S2Zp?|p9XugTz#I(L0#lW06350q4BW{o_D zQ$7tOJV}z|;wpP$-7tT733G#MiijD-gPFGu8+}}%4m^@HHeo+buCiW#1?ildc4D{u zq4v9Yod5NYd}h|DI*P|?Hz4$Kou623Z?^Qry|lxj+%C=Kdrdl|`JU?ubgKWZ`YVdi zdyLbbc&OtT{YFOtEU5L<9~)-8-sx%VDvUl+MyyL_v|X_hOol%Y4AA0)|FQ2pNzt4$ zq1ug70x-!4^Ox5VrRp)!}(=6o^F zMywkR-66`3YQU1z;Rd~J9(WJ=zD#PYSIr%1`&kqf_MWIHNJ%h$$a_f}%JrVozU_is zIQ}+8i*3{W@%7+)x8v9!>2*I&$G_1V%EdY*N{(MW#8K9QOH(0|78AOrJF3#R}r+HS*% zY=VMAR`DDvW#je%Q=aLHR(qwLn8S3@W2}7E>m+pmfPwpG5*C+HOK#_!#3|A#VeD!h z{H>_sCQPNDp}3YDt9DwfPAeCped4ctDBO@5isDSBq35_n{-S=+pWZNV&XKDq#HEY+ zw2n4|CYR4z?jUNpYg{2S*g@T7pJ;m1z-0Drk7N7bls-TuCW8k;wE`D(E7gr-=I20I zt&fo0cEG+uQH3Ss3WQlfG-M_b)if@*sJXClWzRmo4;Mtg^;a+e15d3l_uwU+1I9CL$ z$_C;or54x>Et*vJmAz56r1&3U(%(Ip>)A4ax*W(2gOc`5ESz#gA|%$LD<_fF zra(-vPt=!@FP73#)PY%~$CYBJ{|oXH!e5DafL8{wbzU!9w2VyFa&#F_)Dt$svPb8l zh=33m4q{8eslj8_7^|4ugvxwS8``IXlPbfplD=PO;2PCF66S!#!ffbB(qICXhXmv5 zP!ooS-eZgcBY3=IyL z1r6^`2=aU&R^Z;!{hf5FkC|YyxQ1nVA&C52SPa4#HmJXQj@<4KhU%=r20H61>sA^1 z+N$wmh9G4`Ns=)PdnpcWw|vnd7F_r^j@cILrHnPF_+dpAH|a2ykqY>%n5^uGrBFxa zdW)f%VOaUw#%5}2UEyhXdz>hX7j%Yg|SQ!_Ho>VQ@x{|>cIj*V9B)vJ1!X}1h zl81|H_)Iuy*mF8aqvp1GU^F_sT4v;QR6ido&qV%N->->QMD7JfDo2eR7OAPl#fG4- zaxO&(!SRcUTNchiY~GnIiL&CclwBL4^*^g2=+Tp^Ar4W35DOI0w$q9CTXvULswXLp zyvWrR7xFQk%2XGe>?2i$1N9sdp;96$aGudfXVKO~eJrJt`uZa2FsJte(~^^w8=2D# zQH_QFl~U&DQRbT!l)DTJq|P^V9_LZkB%;|!E(GHWgZV8F=8O%RubBI*Wms!tp|8$c z&Wju>WBCfoQZfCBm1SPw!Ocu|tuMamdnLIBm3FK~7aq?HDRTQFSQ;pc;Y^^FGV3nr+P{lxDV&_qDCf2SIuK#$ABUqiR`nCT)^zxr@Ic~`co7th~*D2 znm@@F8y^q*#IUNC*wN6}7dxqzh)$!M;jDy*lY_Rb?1Z@uUyImk?*x=tw5p_v}$Rjaox14NqjX znl=bsTO2vdE&dwnoe&j<`Swfx;W15pxq_bkn$XV%*5t%&b!=Dv>U=P$ew+QFv!(yB zBvSox)oAy768U3w8tK#LVFpmW+Rz4k82nt70LBEo{_5bj%Ux=E3eRbKh^afS`}Nw< zCGhkB)A`YIb-Bsorq6d+WiYi=^LVazYhhrpIlKuxe?GXmcr>{DY*_j@*H>5|EfS0! znXjQ6TNa$H3c}tt^u{l-?RtF~Qfz;|>JDFcc)OhHNNeMJnrd+#_;LG?ywd7Ox+t#! zk<)HfF0&&I(Gy|x%*f|2!jGAd5V(cSk5k%jU-xx3FXJ8U6+Kk^=@q?U-*;0}xm=TT z(_nEwA66^h;DgZ+!n50_F^Wv`71eI@j?sQjx$?xJ^bbtV&%xA>0&O&UM_Vc3AZ^Q_ zx#a0#xyl|ct4Co9c0T|4(qN;!kIC=rDwg4SwQz2iP8dC)l7;$7N7`t4@>;U7=gr=y z=xo06fR1G`+HQ#aB`V=_Oh4XJ!KtJ81;3#8&eT* z-J&fcST^7!zVkl2-qw?4^kZ(d&i(7%t>bQ=MUGi_T>3&X2br(6tb_0 z)K+;V5z~rR&w$A>dACi5sCM&V`O#ju<}1H`+TgRT;6$#~Tm~E;E-#LH%X24+GcmHh z-P@_-J?2b$?wj&?eaNxo;FE#m&|stZYL`$;OoNA_Z=6abNX@ySWBVVn#trmqPX5r= zTEU$}$k5E3b#71;Hr~G*D@MvRBolnKpff*T+f2JjB%PsBle^Vk>6^cVk4HV~U)4xg zZp%6!4_;Fp?8T9)gOXaK*rt#wjQ62tiaJ?fSOZUWI%7|Lr%1F*f>s;Nc%ql5{Pq0NwaH9nYJ zSr;y*EdHDqBpsW6vup4V(bmPb@pkKubppgM?tV3)Ub=D8j0QLavY|SSa1&MV(IwO1 zZ8x!&R-`=(o%30q2R@*NkJ+WI*HQGGivF8*6MjrIu{+PS_8}ox;P{Nb&KXitiCG~D`<;_{t?HN z@LI#^na-i3^C-SwCmZy$YMpItteQUFL<_v?y=(1f)mTsU)$r+XCHAg+5;B;Iz)4Ld zl-3%iO*h)5f$)1_CQ~v|@fdD-h%nSlVxd#WxsMu8>9B=-f2a5-y1Pg@{0<56clyr>WIND`@6IsANsjCSe ze>7fK=PGL$_m2s;n06Aks}8TlY9DnLyO1sa-JvqqTc{bWFb}|EHs5u(BFy=-D@kjo z`vf)v!PPe4adTU{I-kzKU%|G!<>tYM#xA$F5)ei7ugzEjwZPpFu0Vb;dwi#drZv>y zc=Y&$BPYu4`RFuIq-b!(ZF8$AI_9g%0cVZ9MPFH`wK?CF6#lk+;

E<}H2aE4j> z_R|XSeU7=zLr!7=9WW(f+jG6?=W`#jYvbLE$dAeP-oowYFvWc8QGhbP4_MTF5d%H1 zK6k@?iE%mR!f7;OzN%&cL+ldwDKKJ_WO(s$`I}`Md*Fh@ockUpqBc}q_;R5{urtOl z2~3P0W1Pz%;8^BR39a=(@Uw_x}zR#V=&yD-@haZW<&DhFXt*c{IEVD8MLh@9)0XjXC> z35b7j$5Qx@y%b#1g)R~Rs-AdW^YVV+*@W&oV$~~z$w>+JlF5J7VHg&$Ed~m7{p!?l zUOGm>oVN+_C&zkmE}cs+GVMIF_kaWp9nw2oP6^z}nbMoPWLpwaPtOc}*U58%Uh=c$ zhPj(vu9?Dbkcw_Ls6UO@J6uH;W5X3i;ojG@9mu~uAgPu^`f5$?(Ytdz-19f;yHTQd z#B#?E2j5w`22sA`$R`3>6ruajdPf`CrOub`xon6!|oTjnuG}ex7+ul)QXUA;Z z#%yfcwr%a$Zk)#E*XLaCch38J{aM$zC+{`q7>M282fmYf4q3F4@Lw9IdFePkZ?6(sV6Km)W@~=#{D-T7sY)z3^k(0)K)<)8b$6CG*;^SOV%$RK zZC9tD+h8qml85W>Q>B{=_3xEeiubUoTOCeu8ka*x+`v^rFKY886N^Bs!h3Et)}4Q( z<`#Ip)uj4Bk`K*Miy|T4I&xl*4 z8Yh=-Zf-R|J@?=LSsQF<>$&#g+**1P@0e9EC9~!%VTGG)Qih@2z+}r6Lx!@ap?6(_ z)s6$pU=iA|gEbnX+xo+o%b!~2&cTf!Z##k7bk9c#zc!9h0lc1qD!KgEIJJVU94tFA@=xROr4Dpr$7^;N z(V%Hw96i<~H|&_G=@r++@v0?)X>>~+H}{tI-5=gNMTi3IVpYX(7!B>ZdP%z{29Suj z_#E^hRp}pBM6+^CYf$an6sgZX5Mt!R0a*4$!$KC^#u~%4`pFm*u8nOHLW0QfwCGcZ zu{&EG`{i6d%&5fido)$-rIBo0rhl34YKLYBgGf1h^1zW)LE@OHxC{8} zkN1s9i5yiBLG}GW+h5}=6x#r@vi2|E#Om&OUf3D}8j7GU~)saSw zajzRm+U&GtgOyAnkVDw=)+s&22<=-+;G#il>|)hLiGZfeIyos=@`AA_$X=tpWl`|m zKaT>s&60t8@PqRd+kX^iw4^fmtG zqa!RT)PU7gU|kCW9yz<(A1vUSgBLHwZ|B>&u}iBH25QnC9g}q=ejAyrv280uSUar>F6@qf?N)*+}c^ zAZ2_!=}4NHq0UEw)08h-$uPZU8Cjkfz(z9##&2eIyLNM^_Z5>4Jez}wD1cvDW<5B zhC@gDUnYD*1IZE6KjraSZ&gG9muZ68X&?-3B=H)U4u3IfD27)R7nX}bcs>m`GK_fe zaG>!oub9%$&R&&{bb_a9u^U6^oh%uzqK^(?LLFk*y;soo_cxk|0tLsS6~0&k;5F2V z?JnA^u-d`x_62;fZZgqMwB{zz1Ho!sma52=N-Ul#M3xmSGOjtUz0n}zKWKb=+7pB1 z#p~F(Zhv&h8-gL|t=OWNr?y}2)(Mq)j!9j|>NX>cWa#G7SZT3U>9QNR)-&vxkB_^E zeHWb;Sj0fZ>@+sXSUL>#K&K$u2D`3S8XB@UfR0A;PGf=VrWEb5gNw1jY%YeotN@{r zerhyuXq{bL`^5e@mS~npM#XCpZ4o(`tKQ-#>fAU4tg#X{h*ho#F+Xzu$ABn;+7lse zD;xEp31=L7V`jY>vy)g-Y&DxnI~O0h^f5Nk+rZ$dqFv>Q0fUmIc_|e_LuIe8oE!~W z^-f&qA+=WxKvzE#Ybq1hM@|ZxTx4nA~Iji458($kuYOW;7uKO43UyLP%*Q?|Khf`0cn?W)?L_aR*H5Ao5dsCUVG^nRvza^s9AzI=~v=5r?QZiPw_f!Zusogz%c94#}DTp1S zH;E{Z2C^CJEgoi|Rv9nVg1|VG(`clW5D;t-BJ9vcW=2wRkZ5b@NsJeE#*59A++3rV ztumEvOW!t=H{Cm%Q2JGjsmV&yQlsN1nDf&i@RSELK9%`SE;cMi287#|-p}1${NI~F z+3(`rT@N|Yb(TV}%N?xJcqk5{IZ=Ue!&YW8_B-)vMarKKjSill*}mJBIm2ETB>G;x zGvEF9)=d2#!;VnPzv;JZKP+{#*|%J?UK_5VdYyRtXX(8z*7+Y!cA5Fxfd(FLA8;+Q zuV;E5&T-afURS5}XSzP>N0#+-mwob{j;@ypAO2SRIxJoJoGom%(HnT6+XNfD%5$c^5eB5>)SWHwR!%?eLY6d1{@cvAs1*9G; zGAGy@>)R8O+M=7X+Oe=0n@HBd->4iIJafYN0K&@t(ewrAsp+hZ`%d@@ntHS78k@Wl`L4JefAG+ctBS$P~#?g{2 z1t#*@bf&F`){*Ht-!l{EQhoL&;JftoO#RP_2+W6NtVyqtI%fkykh2T{5%dX!#V;y&pCp4_o*P~WLYTp}N2C~MkACb`$5dz|hs zxB2D|*Yh8-p32x2SBx^;3~Y%V9u~9`3W`C? zLH`KT*}xoCoA)F=c&6%^TdDP1ZJK%BkRv+7$XtlRx-_qKnAJM+@%Q(G&WM?n6E5*E z)fr9p66NqsM<)o+!Q7_zA7n^BvB)4R#g#1cu8}kFyhSJF1TjYbi9V<&Xl~IfurF}2 z0b*jAqApRtEPaYaHDwEKOuTX_Q^6TeHgt{{{7^JMrEk9InYC>UnYYMRZuxUU}6+r0==Dbetkt{7S7=bWe* z<6lo={yVM5JX@CfDq`qG6QKOtkVKf^w`XnFK)XKLDP3wx+oe_F`(BkR%gcm4@6Od6 zP3hoGKR?6ztkQeC$>N?@1>$AOVgO{V(2|-`2mbVdw*9Y=d>C z4Lh_fPdUu=w>`Zho)k;glv~9yX(c~s?iijoB*&PIO&|R)KzU8@8Fp4BadT3+z2GJz z`SHRWKsE0BbjnkG*Zm#>QzXEI&}caO53j(p{rAW~G}M^OrJ#8^v}bKzaYJ~0h1Gij zhH=CqK=4ONxJ%#_rNe&QM@0;3q=36(FP=G??LfC>lBn+Cic68qaEBYH$xXW#{^#lO7N+Y^W7=>kc`D$2p5{SGzIw>eUqOH4n|LxCZ37ABJS?0 z483)Byr*M?bw7H~3EkHYGLd6({_)+yHtELUNPZ3U*~HF(FmI1r2uU$7k9HI>+iFy2 z*mn5Y#4>1fQ~DRmSXLHkn^LpbDgqvw$!?rUjWLK&?fk@DX+QOB?sq7d7{;IFRS$&8IOYvpzt`lQYq@=xIYila~`O{hVrnZd3E;9 z&_AmSJBM`plp^4YF24!wn;s;Qz1YZQuHahg5LGJ{+e?oo`0_c0R_YIIfi*C@)=|Fu%`o5)w>&&C@Xx+63Y_Swt$K}; z?|a}MsoJ|k-DWF8bUK`v*S$>lU2b_;jj`)~lwPphs(Q$kd}KH;xOEnN&33R2Cp7u$ z6gtDTgmsQ>dQJNb^tfNzg-bfDa=P~$NhR4AkxqIttRNcHQt@TR_vd3N4&8yr zVs+w-@gVALbn!}R(s9H@6HygOAwnkH+mSg!Sr z2O`Y*WMS}=mAO!KJNE{PK`bw)+6i4t}0Y&BTQ5y2#EOBN66F!^_Bs~Z?okxn-HgtyI>QG;dFXz#KSU9%T zG&>2=xnbQ{YFuC)6N3n>Gc5k^unw*vwJAs_x-b2L(Ts5fi$O=c2z@v5H@>Gk{19si zfi_E68p!dds1e2ztT5_~uleM0kcx#)sb)jf12qu8ya;EmikIuT3Z19M)YTy3IM*4? zARbw)fD%Xe%a`}ysk@RQ)-ly4r6QJQRcCV9FaTjEoI7?F3;^GdvD&WA>FOJV_gO_9 z7R*}(N+ZrHlexNvDte>fB>W35T_7pl%3^s8`2Y)q*;*~BRy`>D@xZw z^{W``lWuKa#Y!S%5%R9&|HpE!^lLG>42U71*~>9BF*#^x88x>Eug<2{T;vZvj74QR zmO3kvQ7c$~R&wdGBA3$nN+Y#ky^hY&SmcxzX1KDNPTt&}UnDP!Bpw_-L`R(tVa#U| zy}JMb5M*VwFj7<;3S{k12Y)h{2<8i(e77%6Or$K^iNqf6%xqd5rjl(b+6zQFaxrJ+ z4noa-2ppLp9oPEb=y5a|1eyY5O`%3PEm*-06q%Kv9Nh1*;;Fl=Wic87;o?yN(~MN$)RyTf{I;gktWVn|J2MWV(A^W70Z zMTBpcL}0DZIcrP&>0^wgevuCi$)Mo`_;|gk5;M8bZ_G?t@{1gj4p8^=)5q@o{y;}0XRr@Dq-DJYNaFY@H*C>rS7?JyoQdWtE|{Xi$33OSkpBWC{_v>C4MuQbFz7g^H^Z)Z#I(#V5Hav1(%Kwu?q?hu3cx%MHVKN=wux zv~zX7-ZBk+A84q$CAc}UxIe*H`ahtKy<#l!WdaxtMu0=9vwY%3)x>@3a3pB zc{BQr6Vr7aQk4~0!QI%1Vz7!vq`J&yY+WZBL2$b(MiKPD*PeITY$R`qPs{U9@p8%9 zA$@yED%dDi*7;!F6v!&Yd}kXaJQcUHch4HAIHZBrShvM~=y5SDO$8h>^au&*6Ex%5 zBtj(WnR@4^c_|<=qBs(;SuPXf^Wkq7ZWqj)9nkQx@vzN;>RC$*JeO;gKCR;ZO{# zv6K^X#s;b6mo4S01p7!6HN|w3@jfAWRbCSPL|)S&g*dRNTZ*T03@dOpw9eA3iM7CQ=fxzqOv?68@ZN8Tji`Wh=^siAS}0>H z2^GyZJT$>`5(hv~;^KQ@a)d)hwL8FzH04nn4lL_4XbI5-qpMyeO z+CnVb4)@0-wgzW1gE70gd?H|Y9>YL^!*q7+eNu7c*FHR>|9AHsm-yweKc}O`3x$ZDUec0G~H(h?J^X2mwzMrM);yeB)D)Aip@W=c7 zOJwrHyubH*!cfe^hH%GuO}+xK%+_HIFQ3WC?Ae5Ku3Sxh%=xxTnB)qaaejFq9K^lW zld3%H@8Tc)`mVff4;)`%?$UC<#1UR8p?geLJ~>fj2Yl>c8m2^|XE*8=L&|F+A-jpb zsDXpA?Vvltp@Ns@$7j|*z3!5Gda^IoI|ENKFF%L_{_5*p`t=%?+|A}R3U1>q&n7DP z2j}#A(3xNUHqMo3!eKi#0W1N28%T8VF!7$^87>9pS9#z1Dj$yBdb+3_loP%^e{^Pl|M2mo z;UBI(wpVxW^;zK&_qXiZ6PDo^Q;YJ}TU#L3ix>O%kQ>GnP(!wpn^G34UB22`dEd0x zsa^ZSh2i6}w?fxV**oYX!w2JP;3Gogk?wh^nkLll#l>A=tFZpq^|SMBRzJ7@R6Lxz+o{iBYbN?B z(FyR#H!D@eyw8k!EedatrYRjFBCdbb8)v2@p17Ck zwJG(scBnbq$)j7GmZvwn|0hsEp>tx5t#ErkX}Anf;tD9=#!>)btzHk?-<_Qud~`2G zn!hxWjis5;JhcV36+lUa58gHo;Yw$-_J38wJ+gai-6Xu!uaSN`D5bajr;!t%*6_tv zQHAG`C=a7AjJ|BnSFW(M>U7-SPvOPbU43b5ds{j$uqq(6x} zK22rdvWH*Fd(bWCV~&q*?8?+*jB4bzDHGj2zs~U753Q5Zzbc^s+Wy<8Kf&DrIIHOE zH^Q=}Jo$xoofaDY%D(p{^JsmJ~MUM(EL96KTnH@&Z)}zYR?S6U`_T9{-MY^K? zsN;$?xZNCJJ!G{}9Sb^oW1*~ZemE5?N6nGNm>~Cr9Tt;LwACw7Cv}+>tLL6J4b7~a zNlse~Q<2g?H6O$2mZK>}E}9SBwnb8gu4Nx|a_$X4dHO;w_3J7gm3`|9|2QF%D5B_^ zCZ!;T*Bdq&Q9CE5c}CPxTy_jt35~vy%cxz29{N$-#?UCKNpg`% zkncp!uH(Et`GGU^RO# zn=zK9FMzv<;=|*lah^hd&QL$Uh)6=r+VimqGU&!8tGXDIaqiCmM`A&(7_ML;mF6fC z`TBQXueP4c`~0+SI~iw-6NUrg_`tz{Sa=Ov`A1c@@u4vakrucHxtR;qTqJ+X;NBB7b# zLn`Lf@O)kqqHtyzO93SIb(Pou_L|nRH`0rZf6xT4>NrEIWgWH=i8x7|1U#&wXFlo3 zErgn*(<rs*dX}0oi0@cquoNr3IjwR@>>E<#F-BY;%nJvj%s2O-x zchhNK6LP<{nq<;v_$Q7ZW@_=`rn5337-KOu(;2wA06-qtbF#r=v)mb;@Xnn7C2_Q7N;l3=o_m*;s&D6QjW9v z>ahXQw>pFS&<3VKtrKN6=JXwp`UVU0DacgQm3*?l!32~oAHg4olszN2nTB(2HtOMH zArG@d+Jq9Z4U=lvePPD}GjIzF8v4p?d~MDm@0nA4iYA6m!H%A35uH)vN=+(IwXz5J z=6<|%oM+d8wq4J-`z$;ME|QbwhBKy2HKnBuNycv`p-sToHPkc#5Bl-_Q8;T6ZM^U0 zSnC*fXY{j}<>U-Z`Pu&5@{xC!zxQ+Auy0P+inmShpU-AS9+Lwxw|a1|-2k7M_i>@;y3Pu{|z&f(fyan$I4R5|U>H&D5TEsxoY z+-r>ESIvSyV{Qeu7NttEwSZV86-&*IQ--NP_sfp1(kLdgoS}hAMVF|na)4qgQN1`2?(nakfE?sjmb7UmSOyx{f)v>L|w$ZBx2ZFQt#V~{- zA>@U##i{A3dK2@Il_c?e178{vF4&7O4WvhXEvUlMvsEz*)ztmVjAdg|2X`%n~#Q zxtD{LG)0t^;qt696dQu1U`~ThL>8ZRZ6YpJQt8UfTfqrU2?@bgz=dTZuL07DzBRez6X}imS%mGlhTg{Rcn7h z3S+I{@7rpZ`#!M>LAewFXK!OJdXSbVA*Vt#+k~OA-MgQi*Y3gHERYk)Z-!2OyQzM& zd`u-mpo`bbz9J>b$F!9{GP21f>yb7GUqkVSx1pDENjs{$nU1s?Q3bY8P4x7UxZp%> zGkF4}PNyX#gY8b|Czx6&*))aoMNB8>BeD*Ei3hzVA}#e|S--YZHCeD8!8*&~pR&>p zf&h(6TsO2U_M$;2{@6;B8x8$TLJ{YdI@})%wpa}pTiV2(-Q!bgC5Q!GK5T3?P`k%t zW#?J4QbUMy$g+*b@Tslsa$)1tfqEYS`4kgMTWiPE|BjJpE2NW152)I6u>h9wi8erDDw7~MU z`3WmIOxs6n)h0n;%?PtfGi%aelZx)Z79t)b3dKDxI00+SM@T!YJzuq0SjJhtha+~O zlz8N#8gRIZo_YpSjhKPjm@emuwG@%V;bu?a6kh+64l0HdojgB4TfjWy729K1tb)ZZ z%+JI;O53dB7xc6Q#IjGS>Gnr3vWBhoN&tOSsDDQ-8|YNQD@#`ADH=K~mxe~F43`XSEr}z!ch<0@NGap!Roo7Kg)KMv zl2viu0gxE2UYu0%4C|l+sd=gM4>=mFDGdFNg~t>Fs`*M}+36*|z9to&lphw`c(J4| zQQRzIO^Ki7O&x`QddiaMv4ZfM5kQ`CQDu5x7I7d*On>ue()y)<|I&P@=X^V<8oFrw zGeHP3gjj^6N6UFY*)$dcKJanLkCBA3mEPrp_di|QG`U#7;}B{jO4(9n}vjoc>O$r=G=>*A`trAM@y+-2Gw zd;OD0W{iGa=_FtmtP0kz|*GM_*e$`8tYrPSzsgrlU+;lm$twfC%lPp88 zbd50}G(Wqc_&(irG1!w;e;&t-qn>qDN}&Cm&xK!7MRcu39Jyn+&D;?lhpR6ay^59C zQ3tL=tEf97{l*fYiMC7;l!^0t`hRLAsKzGY76|SC>3P}z^}H(fnw_QSkP>cxKU>>a z;J52F3o8M2L4`3c>IHUnCi3ItrtgmopZ_uINl8M4{)EEq##xGgZxdY|T4csUr*lNiw1oSK z2LTa<1u;cT^dmr2xgVAZaWZ=ed+>rSuw`-ZaS{V^642%r=yg-jcKH%WykRKHix*)by0BS{d}7H^VZP9;i&tg;nYm?G5=+WSyzqm9n$NTB?TZ8%x z(@G2fHj3Xx%gsxZZ`rZ=bS6z?UZttwC=O&}S?P%hjyKRch8ajTKPR{N+|^XOhc&oq}0*t1BG=|cZ8xr~3K%eQeBlxgBS{fQ|= z_Ga7}aB^KV`7-w~^J(Dk);WJ$1zXgoO1NEwg?Z)80E(8Bz3&J*!o_(Te4e>W736zT zHcWn+Ye|Utc&@xbJWMzwmi232S~h$P{jjSugD*MWnqqs^=mG}wm0hKpmg8%DL5hnCOqKFXST_>QV8>P%ZeyW zZEIiq)g4eI<=FR5OHef?&|pxi9qTjOqXY_#{I_y=7PeH@kA!+$#Dy4egzIjSK>Ypj zo$zL-=bTr(zxyUD=5~6+rZ<9yOjduxu)9{2hL4Go!g`~@6>&|3=0sb20)h9e%IR_; zpk1dav3%9bd#AN_6#$Lo6D>_Oj&ZR3UR#`SGn3faW(W7)F=5PjNdr0SXRA{Tq`jQ- z;b+0_cHO6X3-(^^p(iMM-n5muvUz>TBJshbP$QT;L=Rb0ImwdIi! zwN(;dM*D`jmse2Ug-e)}LFcQBXSv2H=85}JaZkXh z{B7`e_r8|>=uq}X{Svil5_z@yl62Ey7R9R<{1QPN?VPE6d0gUqcS~Q~?{DfaoHO8; zBP5(A)f1#;-d%BY|Ec|{hCnjdgH?Ljmj9Lk#yMQf;ny3o(e08i3eEFjRx*EgH-2!D zb1e<}z)@D9xVG9!WG`(R#2xL?kIm-2l6<7B(G)V1(wbqM{mi&iINj3fEN6`Rb~gA8 zR#E}?N_QPM>16BIqK&8bqnbyt<>Dg<4|j97rMW%qCEz5>2_%3ZFZqXtK9p~fnA%w?wEg&07jm!&krx<9}M&r!@@^sG-{VbnlwfmqJ> z^LJ;Yn`I-Uy(_|BT06V_q=PoglOxJukMJR6Xc3)H)Ht1TRHqTm^1TA1$n_U^P|@Q- z#E+ckZFYB*^ipDL2K;`1z0ebqUm`ISgBSMXV85WF?8W)_P-_a)2~xhb)!_ir&Qe>B zYOMzFSFfC*RRQ&cAl%DqNSM6@ zNLjt2?xtjrh>|7ZcQg<3x;+%XM*`|AVx69)ze8N}2D;F*n<*qV8uKC|XKLcRS86mr zI+49R2WtRy=xd-*$I*Fg%T5&mTd8Jb8?=lQmH2@Q#Is1Bdxha=o8mYP)N`vRP5Q4@ zSE2i_2hPL9*lNeB9?_kpA4VLHPrZR37ZOxf8zAb9-cEh*rj9Q5D)0HI(+kdx$T4*{ zA(~wsC$S6)*cdObuSIj87o8y9=4dM=*_yW?qYf_U23v1d>5~?hJr*tdKf)Iw4s*5F zOJYIn&stn^zdE=kZ+>vPJJQvCb@B{BhL9^5>v4l(t;IMaTf3IJ+1P)Bl?_w0rp4_q zh*yI}pbiqM~IxBs>Ja zC7Msj__fSw8U|-!my-ZiSohxH+oA7F>RW*%#mnP+-H9o_w=Dhg5r2#@VQllgM|7D)0fD%@jXzZw zZyG7hTr)M4XoPYCXQortp4^3%no$B*Pe{%5Km3I}MD+HFAp0V-WPX9Ff7s5Ck@SfQ zb%uL4ZB__ccXJPvY8xPGWFFm&g(^NR-?Y|-G$F^LN7T!C>2388m7!m-i92|hQk_EY ze=FHCayO+~uO?k7?w->}CJRgRq0cDl)hD!gZX<9uiq$f<`&`dhsTlmoMn3Shz@80O zZpU?IB3N~e4Oqzx2_>^lWU|#`RvEUN)M5o;3~|q9&6u-woQne83#Ispv{i!UKPUkh zCKQH;%>kT|CnGf{Dih`Tm+w^TSxT+RfeSX41c(7wHzOKF`WD($;gs87+8gV>m?W*o>uRufGd{Riy8Y;45^Kh65-8_bTn56&|UEDZ8_ML!!hfRaYvW@EThc2$5LEoS@}66z4xnRh zDVLd1V?bc3tkBKG?{iQq6|=Wtzh46K1!$IuB%{n%_ttxJU~4^zxgXPOmdciPM4=rn zO8y#d!fCXYnO31?tYjoCtTd4`KL$>uV(B)BBAC0hv4Iw{bu?T)Ymj(K$LqVKKq^Bw=<;8%FdmuE*GvQ8Il2>I_XXmF&tlOYhA3! z6YV#L5f9x08Fv%Db>Bf%typ~UgWXI)gVkjSkyO6ZTeOb~oXd#jy*^N3i>;X~{FEZC8Z*!<>b`YVwcnRGsQTCmv9Rv|K}_qZb!p;75JC8bn6Km`eeY zG$~iz2{N=8kJL!59Oark7^ufUWierNOMO}R0ouSQ?8`0xdpy-`WGyf=?=UVgA zpgtr*pCF-%6&RHd#>pR>TUmQ5uLljjaopu`x7NK21LP``xQeVASlL3n07yXi5$^hg zwT>*+*zMtv<{ART#OYEWuC|SU)E&tM72~7=+;_Wy(d5AR|LV@$Y&ntjbZ9|i%zCc( zpW2eDqlL)|={r-OuX+CFCr6cIxdCgP!XJdPk)S}nhbt)b6UZjb~!y>|I2DRNL7mH9jdcL>ia!|51Rd+cQkI{UYU zHY|d-f!7M3Njm&*CLBtI9TxW3s6u=n1-~8cr;YTPJTFG((dOm*CJv183Kx|{Qj^_1 za86$@4c|A%)XQqfQzSiy<8tAl#~04;v%~-IiI<)3nr_F&OZ6tQeRWo~1$WB*{E^>G znco4*!;HaeMT)^=5g*@NPuGKz{>T1FldxM+O3RaQSy`a>>C)CZjeMx^HL;vGPl{h~ z+vb(KVXknF&|6Vq&dk=P^2?*4-UFRaEi-Y62g7w{o%C^6>&E5gtAp~#WyAIujFPrO zo?^Jj&8@RYD(c!!?T6lbLM) zk;=;j+?@}f5pzq9cl?3NgBj-YiMAc?qM+)^Dh^!Z&zCBj!gX7`DnK7Z0ZfHARz+s# zfI%pQON$q63}pkmj#Oj8)DEa`WxZjIpw+9H%azNqxk_(PrT|a_F(XvTyf{BZkC*hc zxB~eFdB;w%UM4&wc}>W0+=*6~@9&#IHA?mG8ZvH={;hq?Erg)crBx}a#4#*Tszl%< z)>zjBCFH=E3Mpc&WJz9K*?3Xk;_g0?haF9C=`>*Ka}AAE73qq3&eU~6e#`M^j7wLn zeqi33?j&Y87XnLt9b4wXTV2WWIyb|}3bt%eZI3Yx-#uJCj)WEHI6{3KxBKhycwKr&H(`%r{Bts{vC`@%D z-|N*8+XAGK)@1TiHBxizEDZ`p$k23;ioDpZEo+`D=kHTZD__Q7VL^EXgfz))-X>`{ z8@Y|ju#h?b-|?Y+SYyUObwX4Ho`ibHsDjEp;KdJNu|1r)9H9MhZFJtLo0vsFAlawf zf9FW!2AAnt~ZOR=awA~Zfly7UwQ z6bY=9MYZ%8yAjde@tpq{5?o&Kt#>5-@1 zK^fFb|9-^PAw;55nQKE%{P8>f?$D8bF_>ImOuHoHiP^1_Kv#|g8I@33hQm9n?0OHz z0r&qb+Lo?=;<~edUu|4fpe|=ZVEHkYovLhr``623Is2lc&&NGEpVmS?nK*TrRdRHC z{xef9D|XJ}N1IYrH*h*xxCEp(n{&MCVy|lQ@{PJjSok5N?7m08bMsYJM@OzjKR&GA z>sJ}hHtTXR9sapzu*vsGy*Gi5jG|P?g~#CL--L^2BNHm052l_|M$ftYhJ%Tg?!VeC&rCf^eNQ%T0^-ZMk!ag^ycE1hjEbAua;eOZE`%DwCQx{ zJZl5qt1YFjQAZxh%y%5yAsfE__UhhUREbr;KsGW+sJj-xHJIS zvRO82T3JHh`;F!wv6neqV*y_U(;}8ax4Q*N#siM2Cxgb)i}c7+lIgT6Ht^@AA_t}7 zF>-ovfiLn;Rng5Y%-wzR^c0btloOdpR1!;pgzFcfrF7I z=j#s?X#qYz8ta;E(MUt1=`j62t2En7^z-g&_1x9R<@Wg2;OVMR!B=rY1F}oU)8)&k zN1<@48D3BJZ%NGw@m)?qz|uiOfM*h2`pQ*G)@9h=xxp7A7f&2-8s0P;emWgO52j`1 z+a=2{Ad>F&14s$oVe4HUXa9D!VHCN0uR3>AELt5J(j(>Pz?LPGX)5U!7_C8y|6T4 zBipLZIS;(i>XYe6>O)tL1t3yPLag7W&a;7_&`DCz&+qm}Xp5^K7SV@wbiiIn#|z zoem^NCXdV!u@MI_`gnO$tTG9eH_R$gC){Y@V{s!Mx6=~yt}fG`#2m{%*Ds;%1H)a>5H;UG4K(>5t&Lyn3_-( zhMbNj13oC-++3(DCOJ?0YwOsIJE*!Xmk_5bI8!T24!@zyhv6HY?Uq8Y((I;UY=>PE z$C#zxP(=Q3Qcp8gM-pR~#({WFCvRX^-=k{`2Jg1==H(TE&fcp|vWO9hd}?37YRA-y zz~z1h_u?X9rb~+6%ycYeUi`@Ls_Sus`lE>?f6*(c3s>M6x8@?DkJCVsi)mz#Y+o}) zj_QD0TX5i4f$`<$TftQZE~M77imi!>scxK#Z{KItH%etAKW>5n9<*Q9js%(64>^pR z6*cdN8Fbivn%_v;J=8z6P8mAsZYLec*`&s|VNiQ1qTN;NxtVUuU9YmpH$R2Iu7mMg zt=0>lzIi9bJduYP=HK!d7J~@6trn}WahVfgJwf-ZrOaq01UDb}AG&nnjdq(zn6%|c z-1b}L-5b}&J|ANr!&qMrOEGi-huaj|S*f$Zus5 zYHfHWFWm3({n$soU!VJHGfvN=X&d2HGc=g!!~xvIf2p`&qryeB@5dUNf6Aq^>=##h z!2!QWh&VbbyQ(MBD%C;avsyOW@qlBW|FW2oZ4?+dbkyvlO6R;6xfYvz1jEJ0DHt%w zqT^yE7PrC0mG(9u`CH3-^erFHE_iJEP!iKPx;?u*vp#!{*r%Qama90UV5ys#hzHoo z^^Nd~z_F#puB&w;JUaZYWQ0m$TO29PW0jRr(-*+tfxNC8gmto=#uaPPDz1f;PIKP} zf=@MW4lVlcuc5$9?zCDMA`tpf!FF7RH$td9fdHRN^kiWq&dG6@h0<3G(` znsfBIUr4wyMWY`rlNPK^QxW%0iB^=F@J$dpX7!1CB2df8jBi`AWgg>uC?{1g2mfvk z%Fl{W#L+v)gf=apgN^9e`U=hVs+BfnVv&A-x*rSX2Vrm&!6$XR-fw?LgZ}>jl|X90 z5{298XJM1gj_hp&oif$O5uyZQL?P2n3Z$4&o1miGRx6PgC)kmToa@>L8)d7H3PpQq z)*{@4THyqnWUOZ|u5CpTICo#Uz(J<9xLCRR?R@@qC}757*MuZQ5)ILOI!9HJ2^Uvy zwdywYba44KjQ%5*syo&B1M#c?(1x7Pbux0nZY9+dMu;Z^kWvz6cJWu+!Qjr-mg=!m zSAfSROFNu&GcCwyE3y=gjpu>|W2EZXi9#t*$nb5I&t-np{jcr>?hTk8TjTX(*ai+6 zEi<+G*?aF-;kMdJ2^@oH0q5XOg{Bl_Rzny;;uEoyZhN)c#kff;R)(RZZLP=<9jY~% zOwFleM=(exV^OoWr>UE(ytx%)!=zU$W8fs=j4q-l$CHVrVQ*A%^kU9NaJd9~#_6e* zFl^PzO$N9E9tyL@Gp8U*dM>+J4k7;R~_%P<^%Fcv5ziJc(@g6=Qo2W{7N z8`1M_?e&Q}ukNv5neL`qgVpAgvAY5g7^P9Dq^pfpSBLG$&?k56wHPpIeak1@k^w+k zxWpwMB8WFtq7ohmw?%?urv1@4)wkcQwKCm7K89qJ3IaYUMo5Gr1ffl(SsB09XeVMs zq?IefT2!^CpoIK(T40>I25aM}jpB_%QVU_!s+C(ap!zbzD1nVhfMlqWi$YBq>$Brnj^&NhQhQzjw4bFVf3k$xrDKTG63mrMz4E3 z@@ZhBO1XU&f$Ka(>&J#kq*h3E+8!cd-4oJjY9MsSdg95;q-OsALUT7xOD%@6rB)giNQNYEtTMN&)8A*5I$fHJod0a%p@0S!en%!K|e#G9@BQO;nH?Dxrje zVX4KAiK*M3Se)6nRm7;4m0&c}?LDB9%7{}8<{|{fCi&fIQ6gNW$KuW&>?4!4t^_ce zOejS{lIb|bT%rYAaM8qz+7iLJbSIQJ*Rm3fbg~UKB%&n|5Q1w=!BS*U#fx1@E_&)R zS=;4v><`$U3XfmA$6tl*C!9Tg3fsb=s|9o^tG!TWC~Zv+GzMB^R-i6El*lF_ut|1` z%+Yc42})hUnv@k_B4ZTix#RW}X$4^cC`Ba(p)sstW>)fUHg;9CZWPF(qVCDgnC^u~_}$e!UMY;Yi9B zFh{Wpq-~@cMT8}y#Z3(YUrLya!k6W3^hbno;<(BpFiNlrBpIs7ONxXTZ!IQ#V(B(h zF@?5MSGxBVaCBvf7$aB(A=Y4vjHa@nb57J8grE~v9(K1)^yLU*#6grjV3K4NMG&De z6Anq$ttE++kC4$}MV!}F!s52Ye#y5~>|IZKp|6=%GX0P??-@Dw+@SolK{ORwVyI@4wx8-!nk56}zgMat#55D`o^ZqB{ z7~nMzlL2?Mahe@eSs+8@e?e@UK6>*b0)IR6%-a0W?4i}(&)4eP)?dxj{k`jJj{nbo zb?@G~w#MRzUVMLsU$TGke~+)-$?XSu{4ehgshGS+lW*7Lw)=j)bMN!t=wA!l|LbCq zG0NMdqkw3!9mcqBv8HM>A?`?C8pkW>Zes17+DkFMouhi8tJkZUDqSE%Kq}b->hAVt zB|9eP)ZvX_iylpchZw`Zlsk?(UhwBBQeXJ5uM>Nx+cVDB)X(e8SLjTU5xG42Jf^SH zrS_AL?Em@qh56pA1hFS6&twX5Vq&?-r8`s}1U`nFYl>LzUd6s{{Dp4cthbPm8N=21 zJTL|wS1#rt_`x*}I>)z$*;2>B`mT=7wf+ckF$|5L)M#+0MaSGmJ_42-+CrdVfh>$_f>b>=K~kdPU}*7(;T zi$#($+^6YA(F-7BoA}TJmcd;dYHORH4S=cDFS%do{{iE!}Mm7*5DTVPO1>2WrASm{YkLE_aZ7 z!rp4J8*b5b5g-z;5C1rX#)Z!qrpC422u{U?;wH%6*bmWEUSZ>qL%+6TemV4UkeID;~*60%U z7#crgu^M{nZ}FTZmL9=G*+`AjJAB*hx60`-(O%=u@`%M5S#KdBGlr@0L$_m)6!Hg& zER=a#nr@Jv#-89d`8;rf&@IoG8FI2U zbkjR`*Ao>R*6x>P25X=G|GQHj+EeSTDul)`HGX1f(f8sYn*Z*7VVD|jEP2b@G;IMx z;dT049>lG;ppY5E)%b{h5~YE1+{P^}7lP6$BFx3pDL;u<+irxb*xw<$hOzN8>iYKQ zytw7@#U|cyY;dSx6>=++>dMV*zHww)K0U{{2lCJA$)$|^;$F4>9JU9yy?+S7y(eil0RMh~22Nr#m#B^$SVTm}NlWhyJ3J#uT8y)tCUDiQ)f-pO>G zNg@cBIf81Yc92~V4r=Bc)A8yr&x#=kZu3A|eRw0Gt&S7%7M1%v=d z67%=`=I8RAm3U%Q7637X7->PtlYz25<9c!rIajVX zX$iX0M&a4wkh!Tq3jjbWDd*!bP6@LN*5DudWLvk;%o%W^zNh}u+ z;Ev)!0Hpsc5kDzlNnpwBnsq2F{NCjE|2x0KJ-GaP} z*Cd~de+-dUs6|BHHQ5-AQfN%p;BA8$&>KxCHEitwYgQDYMIH1#hF>!ha!9rkoD>H9}EvpG>Rpf|LTL6Q=n^UDs zPpBi>v7lI{CF02KNBhTh0@tfoSF!YDswx0PZ8J{-g75qL%1J#rv$aI)77C^&1CoWk2pM|al_sRYXdza&Z(G_cvYHL5A4CpY3 zfK;LdJ->EsTucbuNI!(M-@UgznkxVL#Ppkoq9Mck_-07Z=>>Hx2+; z;;wvsNE1{n1%UaIra3Zz_kc-BnVT>fWZ(y>n|x-mIY5s6`V>004uT*RW&sHr8V8(I z)R0p?8D>jncuW*FtC2&I*6IjVR5S&EXsOnMs&`8(2qvj{C^kjVgbpJlQ(OJ?nORRB zswO~|$pV3a2&*JWoXMuqRMH)YwTNfI&X!gmJyyt*rK$iB*67pBE!F1HQhEF=GZ6D! zK$)wiuEatMSiR{OMfqv_d&}gfqzPAsKWTsCiuY=~fdoE&N>+qUm5dLZ9wnMGg{WeK z(8s616ehFSJ*!F0tO^KJW(cWtd2dCZO{M`tI?$C`3dgv)F!G<>p`EF}K|~V683L!h zsF|6Ck}wV)*>o{AGpnE+5rk*4Y*v!SSP>AX{t!UVkaD$kOK|n%5J}}}L*Fy)4G25h zllmFN6<_!wGlXSyQ50Gd{pK~MbITNhsRp95F_Hedb)AqY#At?qdT@W{8VI6hl~@NJ zR$H|6YS5>o-E3W@L`pFjAt2nEF=>Dh@JALTkO>?xt;wALqIw;TyRVL?tvd$!AY91A(E?D5D);(O?of33h_*woTdfo0I6IN8z^-)a%Le>iWLEI+6=1bJTM6X z*NI9RL~r&?qJkdS*lNSacK9$5fW&ZyWm+BzT}-18CZ!uvU(`F{|Jy9&>d-RHMPe1J0>Y&kQ)tsRTwB`+2ELO33L4f)#$-Hu`dg&dF)AS- z-I=~ARt?P9%z<_e;Se+yMb7OWdYd7;NXTN9K(IAKUW2K1d&`WbAqi6^3>9HJwiwxJ zQn!xwzIJg~O4kH&NDO-j3w2A-5KbP8Oqd-cn(z*w8Z&eZ+_nR_rw&_BlF?lqUbTPi zV#Pc`tlcTr#zbKOx&MIkRKV5PzF?4v)ix|w^>j%+l_9Z`4Fb~~94yJHLaY$x7Co+r z2#1i->4fgE$DSmwvO*wQq(SPQ1S6!-DpLnZV2nL*=$xB?vXh?fwTCJsRI))J6r)XQ zGt^~TYCg3GJ4iUyw#7;;-Gy&GNOoj(K(I)Ir_rKOwTM8QEoC{%N2N5T6-A2#bh-&X z^&!cU4FV$@^?AVqiL(XSahaxqsrcHdqXgY$Z#_tkWOYEWM}w=u;!#=m$fb;plj1yo zogA06ELZh(X};SbATpvsW|FJ96gzE^gi;iy8=Vwe^EoMX6(Mno z3;`qG%qctxn&{IaEFJ?u*W?!Tq(X>|q|TSycjm;r&`{tJTa1ab^Sm3i;qkn#e6DjKUI0DwL)z}J-A zvnOuh;q!cL;w{;OyYLTXK}#UFd~$0k&O}{*oU`5K+4J24qT74_IV|9l*>O)UP%^aR zt*Xj)w`)yRf_Ln-U6JB;-KsIjg4`uH#mgMrm>@7n0Duqxjm!XI!Wmn!;|@Q&ecrt7 zY^`OhOQmpN{6F6TgaE+3NH(-fjk#IwwA``HWt(c-zUnp!{JM7sPayr@S@Y?upZw~P z_HX`Qldsp&+1Bam`stp2I!7l{>eXxOJ?swF+k*PQ>ECSWI&~|5v!ZH=N>Pf14qcj2 zISJAbCM2-J5rA=3X(ndqXX)hQ`qV+3DzYgcQZZkjyJdbFKffa% zuh`vH=r>0Dp2+zxK@a-m`;Xf6<*Qay<&)+tD5vt=K%qcrdfQENoAK?>Un#z9CXzLoF-B;eVne9T0rkNx^z80SCm`pVrQq1h<5Y)C@cgLDRB$s83Wg3 zf11F1`6+_NcfK1#Ew`O-)w5gCbUNu~L{A*|iN6@%F@%bw>~J@h_PH`JM`(;!wHxqn z?{4XZkc-b`=E_Y%p~K&)oOBIJw_#Vqi10v))yW^CJPbTthbbd?L z{_d{r5pJgA;rO84mBxe43rtQtGd5-|^<#W`$89etq;BhsSGBh}ZKC7l#|}&~m9?Tw zgd%2pdM)A}r<>?@qNm;+5XziF?!?}6fdXFM!Mjf=J{k3+=V`O8$*b4yE~sFTI7PVa zhwKwi>fGJW*go)H=6Y^vm%tX#FJJZCZv76mPHoYf^Az4L)_8FC!Jb43!!-fl1Ml46 z<*9tCBbA%C$WxSZ@$=Dm8W{lYWJwwRFR2s2Eoga7U1{kmhq@&A?lr@iG_nH;_AK1Y zGN?|vaOzfHGKYh;6HO|38e58l_UK-P%Lgw%?rl_@EhoHjdn&OhJukR6 zi#MEMSI(-q0Si!5*PGPbbOrI!zg#k6pRVpD-f%crBd#zw^%;1Yb{{Q_tmU%r+C6?w zv>8nyQ8{YG#&%x)Avixu!)`BV=i-}zLa#=pq^DXM0e8ADs1YkHqNLq*gb4H;t{grU z?LtEsTgq@24=G>JW_N$S@2j}M>!5+l?dR(y+J)>P>rkh919mh4Yeb`g6}O!0?ub+C z=unmkOZHjpQc1p*8dL%(_;BOh>n?h`t>sTLiBXngai>d!@w9jt1$z9zzk;o?=c1stBb`1lb84v!Q1Q&32kYdJ2(eAL)zXcDH!+-mwjl0d|nMUgMor z|E^P0XIuHLFd1gNo|)#`lIl5S=#nkDqit||0w=%wM<^XS`ZeN@3W_E%<@L38F|s7^ zCiM5`wSLJm@MWEX<>v{g985wuB+M99z8H5SvAPYAO*RM8B7M; zj%nHfAWT>vnOt`x|8Ng7zt=0APK>Oc(;1HeexCOMO!RQql=e@YsB^ha8Cp5?x1I1Z zQ;KUhWjOktVZtvRcRub_k?$vNt2e2!tF4*I3`JxSjrVG)4sn9k0~g&|E2r3Ns8ths zhQ9l!w=XnM`8GDRH2d{EV6Kox2xexW6xL_3EJ3u8J5CA_ZpxA0&@m>rY`sw?!Uyd? zdvb#}+5W#DqZq|ZBz{82-P%l^BsO9Y11-c~I=XmMT_~>Dm(-^87CH;d2_dEeC(-xt z%!?Q(>kbmGg3PFE^fx`GsZcR)0F=PnSKDf|=2clUQMX7QIBr&`@Yz1!+E zu$Tl3lvAwt6P(J%$Tiaw#PdSH`e&`Yw5qi&qF`ydJciAwpk7zNzPr2J2YMCDOI919 z?PztqrwN}(gx7Sn`{*0E62_;ZgohQYjKnVIHzlKr_S!$seadpIn>HA}1oI z%Gm1{FP|U^xcYh9Hu==;f1>rAVJ<#{hj14$La%cFN&Kq%-4&Hb2TtTV<21We^GYh( zEL&NkD6)TF=lywnFO5vSxRl!)5^txh{1kYn4#HLHr(t<(R&-Rgde-4neOI^r>V-?; zf;9y6EX+=aPQdTs1L7@|3eyNeZ1@3pGHmDW@6=)^Nq(${mu*6!_&P^*!W0R^ZVtg4 zZzYT!Ci))`WQD>_2*u(19nr_z5PnnlpOE7^X%%Hkyfas1dm&K57fP4kvHJ4!xiM^c zr;oWDpKKg%K8puQzY^o-L)fxu_Lji|@yJ08*r9Ckia_BDVAkGn?(r)YvN6Pl_Mr%g zC0sN{I`Dlfbf46*AN55T4gzrJCg{i|&cPh6m)f*p9Umb;@lRM+9(}71>ehT}2@&!} zPw+!}p8&#n#5MO?;luaLp3)`R` zE6KxmHp3-KGSy}C{ezwgbzcuEN4Kwy1x=Kg62hDn{0=d*VOa5lt%1<&7ruqI2mOKq z1<(JxCam4GymQ5`(_rhyXz^CbZ@W0?7&Qh}((bA8_B85VYfI+>E0_j2@Ka5kj`sx> z*NwWms#YNM=Uj7Op`GlWDjmR5r-S&N9S*4l1})HzDrT$*UFPA_Kyu+T1z3)UuU2uq zEGU{>qRqN47lr7ID3cBB>gD>MeRH1v3MP)SRor0T798s@cp{u&*>lDCI90o?aG`&h zbYi}s-0RO8eXsASjvfC1xgCG9R(Nkc|E6_M&A)~TYnkDb@r$gxJyc_&N25RDh=JNc$$B4&XaJ}0c zJlw5N1+SWD`#KBijQfpckCDs2?923IK{(6F$knK^zlY*kO=+p`-RS*1(*NY7tYHPbHvm^*HxsD#N3)-wp_9$e zn9FH)EnTb}%G`0Gj)VNoEM5c#^AOOB|HiRKl+KntMLc7DxWpulHHzR_*^;%=)wP zdo;9T_|<%wnV%Z}Tc{o)Xp$s?1Dw6du_wWZu#(k+e|a_(5WD?obsEA|{MmVI-xJW4 z-L&YL3spiaP4Yw#h?Cvpxo9?|7tA~rSHll$ePSh)G?7~+x$F+TZicpHhITfNm1pFy zv_+X}Abux_pdjLPWo=dS4g$BaOqxfw-!T)}2F<++`3skxnrqHKZ!c{9ZcHSz1kvPG zh0k0oPML{ki|@$7fcedJqi=pEXXSQaAP`AM&esN|7f z{ilm@1Zn5y6<%cozPxrKeXA>%m7V^h4Bh{IQXGR=n&gQfvL_r4A1!NqlojU|5x-Vj zonoYgFbQ0|WmPM8mqRJd_;S%m$qGR*6K*!2Ftl5vg`kB7fLw9DFn~m9GCu{mu z@G(m-D;pax;?SLq{SYl)y0Mc)^wtZNNuIFDhWI0yJbPe(92CshFSUh=a6TB?J9-? z2xwHi;5}6|>m}dZru6t%l0Yw|9`(gA*5L2 z=_-q)c5BDM3y;Vamy+_c8Z~p}P-4Wjeo~%WD%rvtAKT=sM^{hO!W}U zlSFIap}%gI=Vu~vI)4<@GBK(c$yeC0t31Q1{w=-R*B1NSKy>PllSJNwc?sbLsV$5- zIW(H2Wt~_CJyI9TyZ;uws?XSEB!WK6P}21O{io`&*#GOx}h*>cwZ*_k;cPkI{mq|-Qapu0{p+~^4_U-j~ z@%M@IKgzYpV`Lu6!#|n$<>)eWIkOSkHQW<$0ta|ENpR%M9-wbQrAiPcNlo`?_7V1f z{XLe9a5R*u{y%XCR^9BY!qHT9^_t2DgV3FqjivWLsn73u_UW&;nD>+fFz;^>5)pf# zN8F{gOL|cN3LEW`C-;?+Rq5N(#U9hXBEN^hPu-oDae5ukqf}RWU)iQ&Gi3hpD;ocG zPl-QA{U>;TsG>_~Hi|641cV*d5emn^oohz>zodfu`TFDM{N=5`y4vDlz0v!RKD)lI zYPQY3f)j1vseFvwTgmI_sds8Jcjq9T$4jaNwR z790^X5a|-Yeo|A$T6o(SZ@Jn!Duhmr=^zjlk`xNHOhJs)TB3Br6YMYG(xNfM-0rdA z7ycEds+)*4U86YGQI!ZWRiI5#(g$5W6ej`AT{&6FJHZTBBBoL`5V8Yp(&% zQUkr=p@0nu4BjY5g~0>}T%2^02T`cVq<{pLR!W^E1t!jbwe+2UDc4)3V}xYYN&Dv~K6+9e8Esh2CFG#qCz#vpqHvq2?TbG45wIBq0`KvYUno$-LBN(@X}6Ct#C z97~2KtQx8b&f;f&s5&CnkrM$?C`ojfdn7&caOvb2(l(P;SPCm^xkmtV1F0HSLewg< zDIiNF!Bhu5IA}O;Qy4)(_~0D?BTn@s8dXBfDv~K6LnW3Js~J>V756IyMbwZihFCc8 zx7|x~&_gw+5NxT3nj4YYWDiybPKN|36n_~-|y zp-+&HLqEzZ?#b_CwJ+qa`%U;4$oWRqY7dd7wy{F^8w18tk^&epc+JO#ia5#=ocVT~ z2az*r*m2~7K-EX~F!C?51l~zPa-1+3)Os9YOQ;B!>MR&ks$t}<>R*hcZ;V!(*fRp& z2dW=g@E^*@8$S8ej;6Dxu3vy+wvfk&)o@h4YsmtZ48h5Ps=uevH$Og0W~{uilnkmp z@k#cgZ1PMhv80k<2(iZ*s0PBo2c+!$vUS5+`Vl@_dL}-u>dm*PDCDhDCPtq6pX@>v1XIJyaT7Z z(W-{F+)a~bhvo1_T6}a(?PY8nv+A29?T9WegesUvUOt_Lj zplMQXAdVpp;Y#T!*b*X;X3!Gt6bu8|*OJN2(HePoU^4#(VAzhytl<=d zSx~dqay)a$!H%h&3`v-WC6(L<^heB5{cK~#--MBZjg6;H*_#~ik8ls}V*YGi_de3c z*rI6$hWFhs4tBO83^udKpRQkBHCCJ!anaR|fU2RSTAB01-_hbPU`WG&^v~OX}OFFqibu`sLXf z#C!vG($yU8)vp6et!F08y}D75p2~-oB$cZjD(khSdxK<1DJe{Gr8ZHAszDlAFNBqE zeKjJblOBlwOitqeKW2Fh^VV*@qepsw*?f*3sGv*vM0+`+ZGf8k5wXV-gn1qEKx@(W zSUEe}-x~av1)VqS=A}F8HJTAc_0B8+O0U<YBlze4{RJ0^6VO3Wp;g9+8jq&+>DAdXVlo%v36nWHTgrAP=1yDdquIh+oxs6ppC zn|G>9Rg|RIP&13OhkoN2&Pz-1GM>zWla=t!lo!cWI?J96sN_~-K`{`l#hBFtkO6n+ zTbuQiOdmyHpaHnkaiehrYpF7o0&HaA(mYW)UqvH9AVje8b4Uy&pkmrfRAcQ?9ucZ% z4NTb7VT0pjQp#y}Z?6KR6j3@sN>!o)Ez6ML_XN&fpY z(J9r`>FDIH)PLQp6S0Q|202JVi99-^$N)>WFi$lUQn%8$F~EYHFKC4Lv2x9Lnts1JIc3=An%m-GvNt!H~(U1fH1MM zONds~WTXyM*d?uuT&t@W0n9cgQs*H=rJ~2mCvS`t^Q*U2>}Jh>6p|YXb6(X3!;!CB{wJLrYi+S7=rHL zNJMKm#4(N4L(U=G(52f%1D1mt31|`;u(Sq+hK*%If0hbhc2E&YhNf0-{A94U+TZ-m zt^o`t?rXSU4-!*pGca+E@W3?(VT!nwZpMt35o8*IW!l3*2r)BYCoIT9g5?hq`6-cI zEa-+1073qikg|8BH7X#8Db_p0tNdS+)u(dm{yHE65VInR4@PHyJ+N#iCX1@bfg%t#GIVCS{cL<2huWt@TUKuYk=_K^JF z-F-MU5b#Cdj-3H>m~a{cIOxZ+JUPVg#3SfoObIC+h#N z2*wDugF_9RPzlaixK4y0k}*(bj-h&XZ=8U`XFyGfsssa3ggY--F|TDSd(5)y?6=iy zpWWg9gglyo6($l3Yrt>c4?CzDkF6^#Uef!dkOpC*lFCOdV1XE-DXIfr#q&Q3h#^1- zk-%l025Xg}5s->z7_kKKUrVKWSkS|)09w}!?U9H|ol;Px?hICg4`mx|ZasC=?R?3` zwo%g54uS$y#M)#*j4NI#h7yU@+#-=bm~rOcXS@1}(Wc%*duim~pQ+?g?#WL+!pS%U z8^t3?Y6!q10JD}$G=pNJ-8?q_Tu^7B)O(HLQ{z_J&2Hyfg`M|*+R+32g1)WPOaKA_ zS$j~|jS;DsO^3#f6-m&2L4h$~5Ux#mQ@!-nEdn8Iu?`9t9LDr_3WO?*yhkc)5I`&; z8tmpb^=5Mka6NYA_r2okl7nIp@r;C}TyOF~DLuq%Fx9&J8p_rS2yYByL^s0LBL_21 zYpCEzVX*$Z02g9ZqC|5C@E8(#u(Q~vKX1w(Ut!&M0OR)T(#xQ z{(F@F01%oPq9FjV00T&BzYW!i4T$*J{*|94*@>O_5RfExuz)N9224z5O=dF3vNw}K zsMWeJ3&h#ptprGn($#SdNn)|nsU)G%s#8;rv9;Axcr>W?dn!s}v7Jtjim`y30L^bn zA>aTY0RR!10IV|vM7Rtu_olt~Z0{oM-2+isvaOLGB!ANB2~l=Spn$okg=CGq+u?TE zwsUyQmJWX(|LZ?wung4p()F_O!A_DdvsD|P*vC>ZU*2t?%;wd56*#C#i==nj?pp<_aeDV#g5YO_gAt&&MY4WlbK zYe0yRHgF4(m7B;?^Q+@2@vsy^MfIfU*4_rW9|1yGxSJ?vAx1@tz(+el1uv|kdpQER zfsn`^ zKebI{G({)TV`N#?Y@lhE7=!wVhHoA`l5ZzVSqF-e8@k@RR8au!VKCtiT~F*B;?B$L z5q7Dpz*!)+U=qtRM%$#2lf-C~nnFRrVNbW4alJW4b~^IbpqgsZgwt004sEWvJAu!~ zepYYiXsweZ6WKaw7gLK$Hi@Yg*^0k64oL|_`j11TdD#)exX3BKdJdd~7%RWn_>(yV z5H@7b0Bg%GOwCiAMWpr#s@N)EI0L2~NispQ3bwmjeI0u-9JPf~8*lO~h91l&IwaDn z&%QN&#X$3Wzn#U}%brZ`wgC;mdDa+=7ls;C!)lBjVTbf< zzISf5vsFJZZDg%dpwbn6ZhGeFVtr#Xl^C8bIvvzMeyskDy18tQP;)MU+WGU_WTr1R z?TT-YZHWHiz)zh-*yM`#j>$37T~7O%1bhMmY*65mWGcM8IoWmQTda*a$Uqz-ft`$u z!9AGju0V+8GQ+ghvbw=JJL3%7QJ=!m9a2dalWn;zfG956l+#&9^HTO(7{n{qS0iWT z@^$fhJriWefE6ubty%%(t1%`q>sr;~*99_W-bKg3msmSt)oY9j+~5Ps}2= z?a8+SCpI-?on}%*CZit4;w8nC^{tbkk%pA%h2K!|2xUno469i( zE%CPCx_j{o*`G~rD%TH3Q$|2yP26Y}Mz1o+-*!xCn<;yGqN=^o>mD0i&3#fslwftI zwS6{9DVDvm^_{~^fM_M{t)m%S$~md@mWfNM-hNq)V>5jp{8G5+xtBDu+ajhG3D*Fk z^dcekC`*hc?PfBo$uY~~&D@~Vb=GC*Ah`)jA#46|&}2Q0e$`AvJYM=WM_vs|7s~Y& z@PPh{ZCvdS$X*7_W%SU_kI{iR&n8XnRK)(PiK}!f({hVuo=rx$Fk$hrlc9Ba(8GXn z$g*mQe)Yhr0NUVi4uUUSZv&RUSn$}Q+2UW>uy(0IrLxT{7o3w@($Y{^`onckW5g>% zwtZeMD!|X=G+`;%Q^0K(QI)HNx|%o`?k!I~_Vn%>+cv0PHv@uG3>1SiY#rg5>y~S( zF&Um@M&y#;L7@A@AaXnIv*Z9Y zSyk^PlLYIhL~R#k({ZgK7O+J7E3gi;Otr>~HTF@(RvTcew%)Da$UwnqTI4YSCREC# z1M!nR+o3-y;4*)2wr;I%%x&Z8Q_Xu>H#W|}D!6a};5y4i z!L6u{=Q!e-0o~MW)B;s5J)yQP8ceuVlly*kS8*OMW7+aBrF&L(|LtNNdICB`Z6k5g zWdiea8n1YJ$X4ZLtd7V88%4qaMN3Dtt{gRBN%lTWEy$QF?ec0HirLjz;oiZUw1FJ3 zS&>OU(`iJeoV-9U_J${0!7Z$A`w(v{gx~?}1eLCPw=#=~Bwo!+nQDMySd$e`&5P2d zUqC^OO}3GN+iPh;A*XM_xslhOJMT1`f^PN#k=OjS$D{6DRZ zinqo(Zt4ksxT?I$WgU)sfZQ+5R^UUowFTy>&DL+n5QXCs7hpBE+=0u0t0osci3w?o zG5LIMvn|>x38A3UoE`hwsjl1BW0gsa{DzD?frIaP?|k19#h&(3cB8 z9j6@VR9M*rRmBpsoXLWx;=5<&<>XD}${JF_;ioZIBZ^LTj(I8R6?wRSHrc5AP$d9Jrw92%b== zXuqq80EPR&ry?_ueX;3n5WyrkAc(V{bG((T0`t1xlS+#x8oVYtFaAAM;8-4teS#0y zw6!O$-#~m_Wq;mFD<2&2aqow9eB&Su(w--#_FM4ROSv+qnb6%|wF=QkU8cs57x;;8 zQ2tt-moqT!za>%>M5sF}vlWxYZGR)j4wO{GCMuy!|Sv2F-;t{Xjt z&G1w7jtaVvMDnc*SsMyNG+o~5bV)jVjqf=C@dSw4$DDvk!y8+Y)ZY84+9ObXY-R_6 zeipvJybe_KAD0&Q)?N!5o8&T4QH0qdCJ!gx&iWD7<<9+dT`VQztOpi~D;a;$-zl6y1|ifQ*@4#W9^^&9r@;oyFR} z?69`D1~PTW6!YTf`M9LEL<3P@#w}m0>x@O)&VwM6o2QwucRaOWbtNs`l9H8a_}P)> ze~}xa0zKz(c@_|aY)v1HVh_pGf4Tk(`s!j%Ol??Kab#GanR*Sf*3AFXQxDD3)ydi( z2dje~`c ziHkEgjxxXT->K)-?&>;j9icPfg}cA@`>A>(U$wI26v8%cg4L~Iu2dzSYT_>};tkck zTKchLICgzhjV=}bs*Ih{S}HiBwUl!Xr;G#Y;Bo7>xmjK!ra)enX-BKH6&0|tIxHEf zrO-2~ONl&FjeJ*e?+ZgNE`@T5_oWo5mSz*IRP4u8^XXv&Xw{X@Q7uZGhFTmt@n+Te z!s7oKj2BQ)T*5#SPL?c^)q2^5Gj>a*XH=CE1m2v5E{qkAO+7vC&o2I=^E8Fxl0>~@ zkSI&jH9Gbl+qSXCwr$(CZQHhO+cSG?+qUkU?}<0=?~Gd6QJK-5U6r|3MOS66tq8Yp zQl<=lxGW5%mkF27U88|!i@yCG41SnQA{cQ=-3TaXaifrvd%2m17bW&+KP_7zsi9FQ zP%3}T!nw9NxWs%5f-zkxwQk-4dtTJC$wDhOveY?c4=>dT;TR4n^`_fW+Pjg=PfUFW zQdZzeLPuW-^vRkHfBg&Z>pPu_C&)I%4Xgi>zwGrEg@M`0G%SGe`}3IP9Y5vx0`pw5 z{F~f_M2}vgTa!8(d?z7fv%U6QD;N?~?k!<5*`d@e3fUH&8RwLKTZWBSK)S&>^)iZ` z&bf|kMPK7AK%N$(&euDH_gym%Eo-QUTox=wkQ^SmTVISV*3DXngDT3p1urs4W*s*I zuLttl-c?AmL?f{YG+jG>qoS}o11q?1;lHWt>Cv1m`+NW^)1|XhPE0J`2y}ZbLnU=> zZo>)Vi$KQdp^z{ZZOotReW`vy`ql%xjNOyN17+=b zy|X;MveW693m~v|zrh?;92#RYdA0tXe8-fxtmrs!=7TmQ-dyT?AlI$k6eLD&s3tAIEb$*h{uuO$vChZP`CM&9I_ zoj<{?J1TmOe{#P#QRFGJdrFZ)F0UKWx|Uq5MzKt=Y-sVJF3;rM?;3RJw{5L+uFV)Y zQTVLoh}!-XP=*fR^i;R}nWW4uIKh>DUh1yw6w6UP{M#3zjUq~$P&>C^W!i;uEcd#y zn<`Ev8GX+NJ5K+K(I?wAVPr$*5%|3f*xOVy>OJd`l{Rke_s4UJKl!EAwIrbeGw*Nz zA6nUxFCw7$$h|XvG*{K-{xOq9c2n#Y=Q*|<*U_3Z4S^Q9YS< zv$GOszvw*LB~F@^-z%t%6q;7n%j(KWlTHP3OJwFh2-GY6#K;tOM4MFAlQcYlVa!rY zu78OpE{n1@uUh&~lF)uU4d9Cx^4*oMmXE@fFFJ)*lnoJz18)F(RSJ^1ucsy8E*pcB zhHI<$i<_J&VRp!jPv-`%j*vD04@M>HZ6wT4#c|zy@2KHqGRey3Hevk$LWzjFYqu}7 zH{_9?FzzBDDO=B=2Go9BN6(B-pqDE-Pg{!Z;$8x}(`C342KGwiR1?J-9~|#Pvc$Ky@$t`I>>$IfywM1q72c{$`lr2X_;)m; zP!YoSVksP(0I@v(KK9;dlDTTriSW)2{5)W;x-AxvSAw? zRtAajS(5e^bX%7?3OK$<@*q6}ZX_*AlzcTIJ4bfK?Ea~AwDY;`g)XTVF@Q0}djuhp zDjZE=)=Uky*GGD82Y}KPPKxF;9akT<*=lt1j(0bW?{x{(*WC9vP=!$r(2pA6+~emi zqPsXtq#P*GX=akmtWBG!8XQ~fk;|t!m>+Es_Tuxc1-rclQ zF(Z-13JTofbU=-xRwOqnuRn+dgE8L4lWixk?#JRaAwa>9?BW|kk&Wgz_t6n|Ml)i{3OgLl$TTRtw z$Fwfp@SssGF`MWf24M4!n^E4~Z!>)hv9f_y>>ucOmo0_Y#95kj6Y zl}jP5B7hHkuTVC`9m!da!Bq(%m<~k{W0b1_h2bw!M-MUF|7B?dYr_|*M#= z;s1jmc&rDJ?7qEZ8X|>+7g!lFN-(rvKL&Owk@<&(fy4w1nnn)DpOIxkl3u!oXxNV^ z)F%ia!HoF66fy!v&@Ebp?Q~Eg67QJL#gBXFua#1`AEUt(!6qC%B9ZyR6cWIlbe_`s zE-12^e-kGV`1!UW1R|$VOwb^8e}Nnu+dY0HigPz8V##fVIM+Wtvg2RI410oq*5D?X z=hRa03&5+AN@DCK;uhI%^xz|^ZLAtJ z_p8T%XiA7}2a=;WLCjad5+}~0WDqcC+8RX4D@iB-kl^fKA}I4)%mE6g*SvH+?t_D1 z!s&w&r(QOnlF3BGwCz4|QbK8@IQ>1V7ZYa%#1Bc|-+34ADTo7; z;3CGNaF#n}>(t=11%T0s9yj037#jmF9|9n8K7afd4qP};7p0uQhO{yh?Psk1ur-e^ zz?@G+#=4EeO;E>2BRpZ&(Bv`;jN62*Oce5-qGA~b1Wg!(?x&o|I{9^`V*r=I*&U() zfH(r%W`Up~m5)6Lu}(bd0%X?IG=DO{hLQ&y*t$IdSs|FWpKfb{l?f=MWS+FCNK06h z&b5olcK|DKet%myJTILg(GDO8ZWsa$ngGNeXWUOL$CABf)%2MJEWoYAmiNSVlM-@V zJoL2*ZqdpTNhcf4a@x)H?zR2AIDOL@e)u;7DX%9RCQIbG89Yv=dK{@vr6Qt|Vi=^S zO1h>h2K-e3!YOO27(@_+^>!izHwB&ELG#GEgs;?s!9_{~7<5FSY-u$s2Ff0@Rw&IX z%bONnNP^MA2L{qI*cPj<}1(?Jnol z8xzg?d-Tp{0pyMs!@%b+nT*J;q4nYrFzd|w{&%bNi4{|UI;=a4zQgp22-HIRzw+I4 zggCu70u0_wgNmbmk?c(0vvu}j>#@l7>37e?4FpF2uo!V1R^U_Dj6V$K9sm=mu;W-Snfx{uW^TP~|W&>h-%&;491j z%>R&tH_iGSL)&)sq$wY`?pNi-LYcO!f2l<)qLWP8rEoA6-3=9bkO)ae_3e0AA|`@3*F zLkVNEPqscex!W`0{SE#cq|pOr>BHH3q;kmQtUJ3Wu!8%2_bV5)>h=VmZTr26Z}~CJ zj-~pJ^TrG<1%n+WVI?^1J2xR5G2`FX*0Gj48!>dQ{j1VQ`|}*~R@lmkm2CxbAyGB` z^QX+?*Ehn1E1MgB~(S@!)iWv%sVn$@C)Hm!ShTlMM@x*;FL z?8Mg?Z%nc{WBW^Lvp2{$xE(HDQ;>V{^TmU^8>97u(xbwpXm#r*#F}60g%my7QlaV? zhDY?puI1&E)ws3ZFvz3{n_U~!@*UNV%PBqVGGOxFD9?jF%^!8TULZuuq3RY+XHw ztY7uJmwEEifzjKu_RI8)9QEC9K3pVFv$fB`9hL|gnZ|&-jr%k_%*<_#Db%UA+oKI- zwG0e*t8f3D{t^!rOTBVXa>A<@RpfF4_5h;LXu&43$=gV|lg>C+a<4+8%!_{NmMI;~@KK0DrcP zDST*tBY$=sdFJ#Ew`o$5+0*NJ1fTyA!2(7?J-?D1S7++IM)!jaw7z9g^Tka&<;m~k zJ&AG+ZCXva89Ms3?eeWgEvAULB@Ia-=H1JM5&K+BxtFE;H@)5gJHIapGxxo8iN;O& zdX!0ewuQP7VD9*%gUP!3AUvQuGnN=e`;75m*TX{Cuq3oc4@s~CpYX`));TvT%?F8ks1!x5-T z+xuag-m=ddMe*+s3nj)aA1|NF$6JWk8zt5uUA&Lk4+ZCiWF1G>&Zn$%t8HfTV!3&2 z998y!iMycg&bC%@a@Cc}%63q0yCM@LCOvO=^E6@Q5{bFcuymTz_YNIB@JYSqYFVeF zr;JSdl&MVQKzhTS(h^qg_=&EjkS^n7!t~`PO!JuOX73v_mCi(P;n{DST?$XDa&hlR zv`+gth!n-4bk#P`;~iLf-LL9S-e(^U#mAqvMmv&`CZ12|ZWQuQlj3l!<{hTod8}&; zocp#OKQsoT#~^T9LXb6-AM2;;>zHr)yH~HEndk4dkDY54JbwQlOU8EvP2@R1;<9jY z;ip1|c}pYL#WEVD=+oLydS4yiLjU;Ve-#U)nWPuIIfT|iqgnq}Yypv>%cVP zY|D~O6^`^H{wPKocZN7*mGZ;drAZ}{H&_BNDwRK9y5pp)3|Z#pDstjCg(v4*nEklrm*%Pz}U#6!O3RWyBK}40L14H z!h~iV{yr~{e=I=}2U9dZ!*gLKnQkhTg89nbxjcyH04y_7P!n2%_pvaJa!7iVumXE>d z%`UkInkhaz{^!AJ?h$XRSAtiN9qio=+F32Pe59%MkaVUS2AZXgL(~AOjxLH1@K_c! z*c)^)sErC)@&k@IycrxuNq4>vjE^0J%wru2_71C>J}M#S@&Kiv_zOHCWu2GHh~1() z2t5xWNRr?LkVIHw+)s@kMX^qBr~TCdt)CU*WVqhZ;r4}{^2?F&0Iy{gCzZbC^;3;> zF9y-&!ZKRzsBDZV8(jYqH7leHmL8PElX_Z4857!@^Ro#~dsN3G3qiLd>a|UgF$`(y ztUL#vVGjt!uT0V~RKoA>Fr-bY_+r?QC*h0`)4L4NoNrgkG)zQ8snJ0y1Bm7R3dYwq zx!b-s#_@R#or~SD$B8g3ZW$mr$qpURA%=c2Hu(>nvOW;y2`*yb8OQT{p9efX1c3cI zKqC_XJ(C=W5P+OEP+K#Yy1>ItACn)VWJ3{_<@oAfj`dg|%!g4u1Z=^PZ|+}RLx=)E zDnfux0H9r?ai5PqU{gB>t?n9{YP4JY6~X?2eGofkb$~>S}XgP00IC2%tS6issM7(=mc}XYnD^!Ta%0{c~RIx zj<0unKw*;w3H3_XLgaWrfc1iQe>pnazZ$Na5poiretxdUe!RB=6|Y0Lmo4!=*PCrZ zUvL`*OFQ1LbhqSuJTBq3w)S{GJ;{2r_k69d%&p&@uC-Nb*K9woAbTv|=HWhGzRJJUti{v~L6<;wbHVzhM<3{0c_!<5r=xuiV-Nm++uDfktIXmJa^k z-aye6#L{aECy!0gtw*Db?gE~q2WiHjQRxvbJ`mYcf;=&JN}zA54u3`nOCB@_j256Y z6|K$mre(ohNnm>R<{Z~YUFJ;%#B-sfdkb@s5onQQ8si_3c7RvZ&O0NN^kn)n)};UL z14c6jn!K=ZRiter|M0byqYW5AnD>PCHd&Oh;--u76p=e6NF|Sg6;Fhay&xT_1KbP6 z;_-*V_S$>9`VX&h3eg)SNHd4AV7Uabp*Ekm3TI#cU{>-4f*dO$oPiY=Ew z#7d+r?1zECPIFdk4?#s%h>2r+?#=J|D3ES=-;8`Tv3+Vq*z_{l>hasD%w(mLNi4eI zUi7=iGbAJP!qnp0^2W;Q&Svuq=L?RvJ5Zd*r#;K=_tL|hubbuP9dQ+p#>f3wO)@UB zR|pC?u7Z?GME19u3yrst=OiQh9xc}4>M80+k8|HoN!iBQzG~a{E(M@3Zy#IVhvms4 z&-c~SKcQcPBSf!f8BG&zYYlly!(@(LFu@u_++sA{xH9!Y;P2}jso{^8CM^v<@;cSg zm|oN2*@#_g(YEpnGYo{G_MOkaIK8;js-#hO#vnwdbgv(`l8Fz;vcP6Bj_6Gh5S-qs znQ(X0vNt2mk1owD&hH+cTN;-3Jg#jHRFbiu`k#Tx&1~2v2y1soP@Brt%0tQttZqq- zIFE$u@0Yr@$seVk!|3V8t*N-E){8B(M&RrXrU4pDIjcJ83V!m8nys{@&9${lE03*D zeu@yKlP~kow*6GX$asl&L|#lRmMgoRJZ^g}wYW+fP7BSeiza7g7oyyksPl#6Ya

B1oL( z7s9Pe)z2o-97l2XB?!i>9ft)D=lg4Poy2#TU=#PgERDB;a1caohe#}j6zzar?oVD zf@&2ZMU;DM@`MzOIPk_rMIeNC6YpC;-b*oOk}j2qC{>XhK_d!sgS3u#Gp1MXni?dg zTE`B_)Ip&0mR`Y-X~Y&fYOS^E4i60DQ!R(gPZDP^szeBi<(U*V@3SL)5>u#m6YcJp zqeK&2QcT)35R3_Typ-SjYV^H0GR}4m1(RzEFk+r$O$sMzGUYSTzV!ozm^erbLaH)$ z?`%*ygM}PTK_>b+%iK~$!Vp=61SdzUMnX;=OlEFtTG`89ff}SFBBtxM6VV1anUu8? zQ<4S`S#GV-)LX690KuGNC8%hPC!(MytO~pDYh{(K?+KzfrnbQZWqqc=(srQ9r_MA|*V){1WiYEY_ zDdN2K^ADVBA6hvnQV4dIxW8u;8bOj!fZ}8={Mz^*Yu&4bI*{z1%e?l}J70MrPEigL zw0NJU3Kb`nQuiu{CeZGU5D zUPHV~drmX;AN+S{Io@7NkyUiu4HnXh12B>q(P>rq(4&&_?iA7GHMnnZvITI~;t?r! zqe!*UPCA*{kk!Fy|;0_p%WE}jrvFu6p485Omv;}feT&w|$i1k{jl%(Mmg z-U2vk^qMl%RL=|Ve26{mCCNlW46@%5a~E&9OhS}}>ZY^S4Mp5r*Yg=e{4o8d4z@A$GD}e4FW%5Ep1VubRscbU zZ>orN2ni+=kT2CiL%s(O`rC`{0$y>zCq5iHwUgMJ^FnF#@3Kll4@?YXt56N#xd zf@VujoIFypxgsDS;l%eL&!HT>lqBBSYWn_5;vJkrcDPHy>tkFg22%+q_DO)#5Pfr! z|3jk0io|zVgMU3K28cq&T2kgr@S3f}zHAAIyGeAsl7KO`!tVF)*fng$|IixW!2I1))kxQm85k{VEzwd-Z?X(#_eh}xm%yKN*CFT?i$iuhd z4=Un4IyvXgE%W?T;Dfoef+S>%*D(&glL)b3nn4b3meVNrFxDaq!iN7*=z9p#CRS}p zAdzR>S~L3`!qLV|;L|Nhh!_nFyaY$hN8*`c?JX2(b}c=>6B4vhQ21n$G<4WZRG@GM z%mEo>bm()EE#9hoqUUZRpEkq*(1W~%OqAk^#B&xKYQZEG${DSHxoU{$jhw|-S}2p+ zfkY7U9hAH$Mxse3<%g3R8;F=kkAyMSm8P1%wlIr!7T@scgz3{Z~GhSh8UAR5D zCgg^xb1`=I+V)W!7>G^y;`5df819S_ zgn%ek)iP4N&CI$DB>8oem7Q~7$-h#x;qIv&L6qgOsXXf^M{l+lKra}JNoZszQHd6= zilZqKC~R;pN`>WZ<>+Ur#XE^0F+vaWRS2{`2(^%-`}uo7lee0=8TNTjGD%um&^JgQ5(aIs^EeatNpjbWV&M-ByJUj|c&W*`| zb(d05co-@!o|4(#uU9jG(9vDN>j*nDr8`5Nf;^VkAt{+OS`5L)VaEU}_mwjpd#eD~ z5D)_Z1OPHq13&;!4^_`934xL4J7(M4ZQEl?VM|H6!nn5@PC^1dwiU?sO(p;%k9_|> z>i+;jhz5v?0KmWixE|R_l?!Ow@0Cq{#jiiN*$2D$1V2#hvYzh}W$}^R7g?-I!LONF zeFj&#`+k*udr~O9*K5}dB&Ar_XlvOuokPxnC(6V-vTM7>^8`q}WY*%5X-LQd007JY z(aZsWK3J{mK)Y75LZZO|V6YB1z}C97x^~^`*0#0lyt-nXiHOB{6X3Z8y1y-TJ+|>> z{}0If!7*a~&%ZN2=&Sm`OJDYl&|jbGzV-)@`qD?9<w~T^iSG&&w6~nRL}7JC%4X%=;U*Ac{J>tf8Ov- z9_WL8H$R<|miv=ikI`SS54iN_J-SO@{+;!^PHsE1){*tkQ?C8={m#>cf9lX@dg>27 z`RkeQ`-vHTip+ykfShJ)NcN}FzKFv=nPrXs|6dh)%SQrT>qwX4Q#E!{0|CyJ5dMHM;SGSdj9l%01wnFk-W$(x}B!kaSJY;bAgPy zjg{OK$;nzt-hffGtv3GrcDB2-Zr}Aj;uJaARB$B0w0_wB#z!IyH3`q191y6D0sP9e zF6g73luzsW)?G6BKv0w^y+ZEIWsb9K>t<6@_8y<>MPvn$NTNhJmaJ-$zpLsybn`?j z0?36T_S)Ev3tBc`Hw3c#!A>?OYS;U_)6U)e`Ef;6C&WY6xI1QvY^c=*t+Rj~5k`g^ z;!YL&juVw;@=<#FjFQ9YyT1+?l)!m+YJq;Oz>b>T=eOu+^zw^p?Y?b_N+b=NN^2-s z6&f-7J#|CPS7+b)sF0y2GXRY%7qpfmO2GDcE;nDWM_U50g8sXYpm9@}>lmx( zlwHN!I#tuO?%wC!SJm?uQM>-#=~EudKda ztc8_=!f`A^fz8x#YC~CHKmFv(=C6h**j9tm`a8Mpi`M6$$);zMWx`a zrom>)%aW>h_rzFw`W?C+-MD>Qc~CijH&E(`R&!?S*>ufowm!8HclU3aH|$e$poaYV zU&V{FH^ri}u73H~rQV&^N>q9>O+o5>_VGgg%DK#fH?Y+MD_${CZCsFixo(E_>w9%7 zcLyxy7GW)l*J7mg#o3G(i!X`I1;1N!t#DMk-yXD>LugbYu%gDor){D1y^|);@5)^RgI@sL^LJ1e6^nN9da^=2Uke$qqBwo! z`)dgoaBp96UeH<7!6DGy|E`5KxBwHj6dJ83Kd^^y`Mm@T;*j$wa7%Vb+c|>0rS;FL zUvd+$V1ZC;etQmMp57>K0lK>Qy ztFJz7@3;Ssb@2ZBH=kycnSb1s-gql-sxte=ncnVwJZW{0mmPA}x;pA{`g46cdOzR! zL+v?h{pa7DrftG)sqfRv^wGNWEnSGK>|Yx$i%+!}#co-#_ryVrCB{zeqgy8Fp$;bTSX@6db1I~j* zcJho-zvsuRoqI=lr_?{cQZmWfZt44AO-`*wMxSxzo$sH>0x#z3<2UZZAuJ+>k)8<&@Y94dxiYy45sd$n3JKJh)2&e{PU9 zZBq%ZR+5kxN8C0>WZqAfSQrs(Q^VT#{OqnK-53~lZ5U_d(-dQHpl24mnns(PWA#&e z#Q)=@txba0YN+)S`TE~kA-34)?J&&s;J(`c3Y-?!TGPALcI}d`BBT26zu*Ep@?X3` zfF^&}v5ZIk=b( zURM4yN5!@Gy9#Vx+s!@#gbY3F$3oUqJR<;w@JgZ*W?y}78Ks%ttH%=hm;2k&nV;Af z`m#@bq$m1sR{G1jr=RWTJX{9up!?t~w~d^Wr5Tp$;X0SZB^|QACkS$Iy2APG&b#*0 zr5ozXdFvTnM;-X_r5i%Am(5I+lSLe0g7L0`)=c4Jw!Znn(Y*ik%l|Bl) zB}%SqhXN9eY$!RVkOOk?S|((NH{BB`>E{Oi*ysOwf81}r`WfSL|47fVMgKj4u(v!n znaS{{+E1If>-b3F^}n zcC?-Png3H|+dxv3F&Zsda==*MOsx$zGj9cwl|&uONg z^?o*M-3PF_a;{Mr9y4mDdp$&bv=&-Ifd<(bicuw7kK+JT(j z@~EL;jWmk4EGbHI6c%cm&w`sf9b56pA4!Co81Z@>a`S^f(JU4S5>A`KQ#%C~+E0E- z-XxCft2|7Rd(m`HTJ03T@O8J8EDZ~)SyOcVOc{d6W~iXN8PXWHcFZ9cNAUX1eM?$Q zpEY0>fki`V>T!OW%1&z8kD+prvk^NbnzS)ht7_RksGaOxf)WpV-%>h~jMgtzRuEka z(r#32rN#PL!D+IN6J?y5k5m^Hub1~bu`L24+#s3SM_tsm2fTRockKQG0>&p8Z0rl; z;t4y$OopM~#o2C&Ch>YJL$r3CFX3n9H*@N&-{-jX2u-Z+liK3Qzz&B#UlQ(a3F9rH z(@%H3Q&j?0G~SZ8a(iS)*I?pctrluV?6wJ%6kK=8t!ldK?Rrxl(m!RX*bJfKs~e^) zOoO^@@iAsMrSRPix2ox`wJTQ)6PKp&e4LFRFg+tm&E1*W**9Q_Z0+8lYUk^%>bVl_tS5elcawS&X4)I@j9Z95bjiZkw2-QH zyWZNHy5#0sDdY;cwstI+OB39!-do4FMO{z9)n}|)&-y}J%f;u93&H?*t;u)xdv@I| z*;Q57=qrn+&CS&1SoOBme3$tcgLhadqb>DR7X`MfJ=JRZYR??4EAOF`5O>H}l(Lg$ z?}`f}GPR%GhrPyOf9=Zf`kfU?>{YDNUGr6u;zv>p>(~$s9o9PzRa3gaIvaVby}X<) zDOD?f-e)~Hr_AFf%Jywv*{YTWN6sQ$Fa1o;9VcW$ru z8B3g;rRzV@zajg0@PInRV{$$o$7g3PHWeL@1;8e_d{%oYz`~QOrJL*2E!xRJ84aUA z{FT-dCtNS?+SnHoB^e37)~yBIu6%A@8+Y)2+x`>$2>jZ)UtXCv%bUFOuFbEK56HjU zGYJ;3#LEZ{jz4W+ancluyHX5wFRq%%8Xo3SU!u&+GxMK(Q>`J_zZ;KBLmD;2Zbib5 z8^T==dq~_0qt0tblEkKfH#_uxGH~VRZb?wQ#A$n1wW7U|ys*wG zRu#G|f>SoTQl5jCxkDK3o6ZbZwz>_(-J3b5(*<=KW<|pi>^d*6uv}Odo>RP|Jwi}+ z*d#gfj*KnK3ZF~ZYYic@MZr4nM$yX+Na9~^Su(^L5v9=GQ}8vOvshsXcD+SyE5(ZO zTOK+@Vj+4h5bpWO>^@qpJ-$R$3A4>%RCdFQ^*57)*&i#B5)o>5t;$o`p(U5e^kcSdgz_F^&CT*DnZp z$;wl<%-88nr18C8H>;_j5j%pH2K?lnmNPR z1xNXY_0(A!ZV+V2Z&>=IzqUv;2U#5TT&EA3ublfKiy3#jp5BTi;S>N|V_(C;~ zs}eG$*lXe4o#Kn`z-AT}&EbCIJQydmiyW@1m&~4?BXK42F*RT2Q{2aLloY_$Y#jglIT(HhOv0LJ2 z!1x*LmM!36aj!f=Kz~#u`4OBo<(jpP>9JvKOGCZP_kTDx-0OwfDV&5Ki(jJYbjO7UiiD$dC1cz5cEuhX?o zDi-l?rDnF6ST^|KZB-IAoZSyr6?OHA0{C|-t#JFqCMiTVoC>-z=Vr&P0QI`7CEQhI zklK^629tpZ(b2t7)N)Nzbu$QqTBK-+dDe>V(?ypA(O?J(P=OajJ_8E3*MTijXH}+* zco0ZRQc|>tLQW0!*_;l>th@h(RuRm3CVEn{8R1bexCV{Dg22 z5RAmtr|fdd!Pg4B-X)vW`R(oMIT$kmav?EEUVBEBDGSa;!hCT(n*G=93~CI3gqq=; zQ5Yl=Im-x-SDM`>mE0BZs=LH$u?U;20F_2_@CJ*c=+NS7aEO5^3u;*#z2}p{T1q*? zXaiP+7B8gr$L1i3b(^~D(zBu0dJiGQ5*rK&O*jcfZat5cq6rTt^X?hGXPtb?-f8Xq zhO<})eRM}3^epat;g{;)Z=c^tPyWxJ+37BQyr1xC#QllhTE0Ke+iS|XSnK(--kEU% zo0$u^oF*hx1}ED%HWGCcF_RRF7Nn#3UDx>ERFM^n3mC~39H2DvGd^Q7+0s#rGdRzH zx9{Zs;c))5Ioxx4`R88!_>=E=YlqAB+W-8D^_RFU*M86+OMmCj?di6A9eL$$9)4gl zN$7G;^pJvr$zTwz2~$`voFNxUre^v)-~2L5J~2+8?xPVv)j|am&Oyy#O{=(=$jLuZ zS%LmvtUT%Z8u}j{KG$xRPq$A$p_A34?$Z<;GlJB75~-CY55^E|N=+{#IbFuL>-;qO z^Q^n{2!{qK>|z+7k}{(0?5qJ3mpIlJ(Awj#H5`r?jOumgLDkoPfktahbyrv*kcr`Ln2Lp!p%CV2g{D*%IuVgcJ5)R-20k z8N0hLRFR$QneWy>!Pqn}BCemZD6N^0d<0TyUeBDjuK(YBLrb)uh>fu+wU~iq8x=4G z-xjS(J`BR}fPf^ELI*}C1lJee zfT5w)!a;`YlWH)G0R|I+3Ccz%ToNeeO@u-xf##bv-I`=r?F-y$LrS1#ACdtxnt*Gy zkrlgH^g7aEm=~DCVoH?LgeHM9AyzR4iG9Y;+3rWGdwA;toy-CRE|bZ#`3PGg;*drc zQiHed4hOkVaq`8LLvleBiV{gpycw5d3pz~Ve|kKZLOF!m=U8aU07{kS7)(+q`k=58 zfV)$}7gRvuLRys4tU;S_OV;9&nhHq{^jF=Zd(Aq0%mPYAj2W0xNdk08`I-+&BVv>= z1~};l4Ci8@AP-PND$|q#gF&eVadXflg>iJ<95!5msG4R>NG@JG2&yg00dSBAjSq0% zeAMQ!(+Uk-lr37$s`{t_i}f1pO2l7N$N>KLFLz0IC>@>?lLmxnB6J0FpXrCkOnab1%9V~#cECTjYpbL%hx`|Z(l=? zf0FuS9~Bl+-W;xlYHX6Gp;?yZBcXK^Tc3Yls9GWP7*lM5$)18n83$OfdklnHg-eB4 z@&6t4hhEW}b?AdXT6*E~35U*#QcbC(!L79x2;hiHY(!RrLKPqmuPUAnQXZU%x)8P( zf^3_dA|XYTwg4MW&4NCtFT)2CUmF<`skO~RTZ^K#y3dRZ)i>(qa1Mg!gy|%ZnsWo; z%xJY9Uy}<9D3>a5>R9j&2FvK4QO`uN0$@3oSw2eEP@&6J?-0!)x-B*qSBTos^Z4*N(}C6)l9bW$sn zl}m0!+IqM6K2k#!L4_E$Iava_iYh?UN)WadPP(BsNdT^bw5T$u3&V3NnFM>R&?0qn zG~?Dp0hvl!Y)HlKLx)N&B#hSZBB^LpwM%|vTfViRC2{(*`Ku#`HZWo&(Ds6`T5j$O3hVGu2oqW7n>A0WTsmv)Cn>GG=L|S;x(<^SllynEogcx%SFL(^@6F*q9lJLONE^fDUp$N zxi%xbU66Z#_JHWnAM~=4)&Abj`J;mq=N1L9T>K;%5)z*Iw^IRR8~qe&OqU-0cRxD~^L!0J0rxUScuy z=R}UUjBE?WvSGgX6ICr-is<0>E$EujN*=jLe*=E9KL5J- zUtUK$>o*To80F}>a}hXO!$P382;#rufaM>2UAmB;5X(-muxl=HOI zqBVL>>RT>Jn-KyDLbpW^?(t^-to)iAJciMb=%2FctzyVhf*PULH9n?H{HnZpn7!(^ z>Mhu0CFpaD5{Bk%sfRW&H>JbWx%M-^1r_N<2!MSPphu@rWFpC>Yzx5A-?^9jW9AiC zGQJ;DrUyeYBooLgIS5e^94+k~`RBiRATwdJgdoVGE+r*nWkXZ8AaqA6NQK(X{N|d> zw-lfZA?EuKHfmzN7EtNQW<3oNuKmn!EX$Y7xfwN2Qo`u?8NzO@AsF$IoT#oH%x}HS zLGKU7O=(}xt@HHM0kld@ZqhT{4Oib8iZ|fZJY3ms^;`Dh{awTOmW!~`v^C_&oG1*G z*KAA)5*L7l#T|LtU)PT|j~}XAKei5Vhc=%}YGgfe=Z!TAwP)vw6mHsHm@oY4KfdZG z`tcYYe*H*C#{Nau;^(=q>;85090RE&=2VfQ21QzP5|oXDEA%^nx~wYrmc!eJr3zlm zlpw9m#F7S6DH)oNCe41Zd#h^$hp+8R|8&(3lP;Qsbkfxe4w#i(HV6|Xj$*GYhfdeG z$G>jBM{h3JpMEntk2g0`VN)~%(+i{&FjXi_YZT{VuLaGCdbjfO**ayOmWSebg z0(B*S8SgSSl>lH$W^`OFiiTQmCMQL*HW?CyKutb@Mb)PS3f_#R>NLs}bUCQ@~T!-h7Or1lP@Pef z1utax#AUDHANBuF--Vh~+Sq~$_GT8WuEd&4#wM8(tQGvQ7lW5vI+x0%R4x^#rYy|H z4vjn{|8>G(lP>1(OxX|+0ssI2GeZMF0AO!aoGC>E3xLc3-*)<~586i%MzR+7BDo`* z@M8ZEP;1-BBzY%k@87}l002ZYcT@lX4PZ{FSlr@v-K7GbK6_Lb*$=z$7d{nag0zL- zXqlP0a)~Sa?7P3IZN2}O*tTtNH4nTb9M}o#1kYsW&XG>a4t0@t`#Cu&VcTTqd6G$( zLFDkMfHVLA%nVq~5ddq0_AavZZR<#5U}I!}O|rYJv|D|@+jd*mt{fAxVAECqe@z)NWnQwjN>P#*JxNMvHFYa0zQuJUa z5R)m0I7Lalz10?EU?FU_l?-@V*Ah~ZBBzG}tXKPqKuUV7k80MhueA^EnUvgjKYhNU z?1;?>baWp$$}f5HPk*5w^~RYu^VZhK7rCr|%#L)YTX{bonP1mdpZa2jQaqL)mGIAf)G;Q5oAFqU_pV1YYdhVn@TNw2Tp$%g$Y(1CTIb8r9Cp1* zLOS6Ueb2M3D6Ogt-1buiYi6(WV3RFVV}`xHEbJKkZ*#FQ_@#evgKwWp;K8kN>Y;a$ z;-=Wn(2+)kJ1PWN73oN*7FHEAips$Ml&?b9$aq*QbXwKG#C4A_wg^_T=Bc`kynyi^ zWGg4Eyh`}0(I?dqsm$QB#bW^bd@cHtpN-9xN-B6o;L|RXas^ZzsKQjwbjuQ9%>a>N z%G|b_cDHF&5U-n8#@gRXgdXl{dtHNOSqXibNb%+DcGa!QY7r|WnAei8bG#mOt!;?A zu0{$jGSPM67>!!n<%xEKCre(`@(JqI#0kGp)iagJ~`rog%swqWYQG1j5#MJk7VO zrHQ1%lBYh>#d->FF!&0P=JulTMp)u}AA^7qdwpqay2DhCsaI-+nuzr?WwobzSjl`( z^!6#ssn_Gd&{8Nd`?E3s5iU&JaBOxC<~5|c-WE6PON(4ehH-co)&Bq8M!hJ*X^x!p z!t-Xg9UwLUT|lD0xH{r&T*3@_sUNry#sv7fQS(vL51J&JJEr%JmN!$KOEZO7aFEH>JlWovR}w!_ZpMIBa( zIwtpYZS7%6uvfvrx2XJvyxxf;dhZ+1vc_S6S<(xW33jQ^k_pJ>S`XD5Yso|3$bD4f z1_=%H_O;0;uWi+$%%00`E1kO+|HMmj;4M4{FQ>xx&tU<_qxVGwYdzG*7%v>p%^qRL zY7m~{MStfBmmj_?i>mfq*RvXVsy9vv^?IaZMXvcPin3hXEmpmA_*_~Ke~V@&=ZHSC zmK}PZ*+)HqpFvFBc1aZ*UrNPK1_t^@9^C!ZxKJa31+KZj{hwq#vwqZU4}{T{7` z9yz3UP>H(oR_&Xw|An1f8NZzJ#RkN&9+rLh&ECyptUx?L#8q2RULCh#2#d^AwIW#s3HZbW(P-Y@O*)So%DQSKe4#xsX{J-oK`6c3%epr+Cx6NylZBN#Av({kYMZK5sQ zYJ2>fedqxyFL@7aWL`#F93RE=rtNE}Ro>Re1y2eeH7>wE0igX$lE&#f&GEIoHgWf; zqhA%UnWEec!E?h3wgGHF#8wXXcnTyIdb!A)eKUtXPkthZ-d%`m&NS@I5(WVL+*5*V zG?%A5ZqI!){Klzq-}<;FmvRu1Kbp4+Rs~ix5D=n^>(0-7G2QX5T1+1hFxdSM<6&|) zeZ^-ZCEs?OQlb5AQ#KSP3c3}nqNgVOvAKu(D5#rMa?m)5`N|x9b0(b05UPf9;b62b zgAsV&z9yIUCLR)Kd$W`NmX`R7^P(NqhE+d4uvGnz9eb#klDa8CN8?IGfO&7y@#~ww zR&9haTA9S4yqC(EHr_XZ7v-T~W`FI4ddpk6%@zMX`x`kg{g4wFTmFsuueRXt)Us~b zUF-H#4N4e12%yQ9`D(nG0I3O!%cTyVlG-G=1WVLwE}}JX&v?lnES`Voq1#r!!qrR4 zka~QRSzklsIcCl6l?PIIBmab97qjKHU{pV#WY z|CpT*H3>%`P|aje7S{%p>!zMDRzkUTDxtADx4OL|7k7#tKGHY~x@503{bh&22HL%G z(%d;GuYTn-uXxk*K6Y)xhfMmZzbbosSGC0l{6g>j*|A;ZWQtn8E~SgZ)ebR*+7&u< znC`jJd7y0A+KAqgzoTu}Vwa4$z2Bd-xpnnLgqXU*jyCk-QSY+XW%%k%lVpFcmHiP zC3l&MS*|&bY(P)|gnGj+eZgmpz~(^hEn)FmbL0=6{4-A>AB)h<9dPoBGkc}Bu07mS zZ#XYGeQ^dwJDi!u9OAoeHOg|%fHaUO7o_Lav<`w!1}WJ4Uvz?yaltY{^wV^aC}yUt z3x;zZ@YB-AWzyHRb}1g``kFJnJJTZSo@ea7gxqyUf7K*4+~jLN zQA{GkYm>%?;5B!v(b%5n%LrC0C%g$;$C(MOfec%sCSvi;?lOv&^$@Uy9QvMKxQc{o zl6mfO?*EOVTtpq+QX!ZzKLgL*V)C3w|Ka=a=%LGF{zGq-nPZRdOAGwQ@}7@j%h$Z3 zOtzN}P3IM9m0(&g8^+x8Mgn6;V0_bg^4 zf#bFQvFB62JYbenuM=+41+%NUr%Hgry7;|X3(MAOEGxgzSgdP}L7jx$=7^10cT_zt zDk<*Z!e0h9zR@Tah1|%=Gy{Dn;idYwE3|dk=+F-0g=L=}V-FWkNAXuSWgM;v?3l0F zo)}*~&FwDM>j8V={bWArKl1ig|DQxpX%?oo5FmHCP2-&L8qf!~$s|p6drdUGZ?A0< zr_@T#kY_%S_wF6V>8yOG60u(mt@r1?O>=UMUtLK-!+)Z6i$av^tq+mP^RrPwq}W%fgPc9bnK4NUhkz&MvPaoUV&iK_LZw3mN7V|1 z3MR$5S7F%;!9spod-T{zawa#d)0&~$M_YXkea}5c_G;I$HE&UycUTljDwDO)wZZpO zXcMrbRput|@VrZZTYNIR!NpDt4y%=lGc~siCBA7>)bH(Nsi3}7WWQWyCyc;ev@9zQrvIX{y(;c6K5IUQnbMFe8LZNlyirn zYe7IMpNHo44sQP1)MbVr2V4j3Q{+!Jz&!MdhUD$L@JP$6IqkTx|8R(fwvd zvJNTS%+&Mk3uB#hP>XunsvFqT=!;W!5$n%eKGjPPwS}I&Dy0?rrs` zh+{cbTH7<0b@F>hab){Wjc4;^>Ac#zF`o)Oe7_I6F{!XxSyjwak(*-4_A(o@7Ndq8 z12FUapA65x!gXxYhrx#qSy^ms|Dutt?mr6PysT}&4;3Fv)uF23R_u)3FO4Q;Yd?#U z?N&65f89IYB;k5^KgNG1e?5VOBlMO8F~Qj-@H4U4_89ca(^hJ2k6__?*_hs4})b?N+bz^EpD3z+4e; z%))3+3tokwwG`=jN(@7MZnX&)xV(BX67kDOyitcGhP zrzm%_*xCMNIStw&6$C)!izC-3`+X13}UwZ5{|;8kBAr5)MqzPUYyuq&^?HItoW zwC)u*zO%6US)R+3nuZg@4JjUMKf9dj;6pNv8%u}k-kZrCo8ZUqVkm2hUr!(apstr# z>}~&7lwCWVcRdifBZ}k`VKI@~QnvBjw`N&tSspUWM$iM&YO^~y%bU1Nc949Wwh4J7Yc#j+5!2D=Oetip=W9<9c8~JQD zTbUA5r@$s?BCQp!7OE=l(onJOu^=Q$aDb`g`O zaXfxU;)Y&Z9Ig{f3{HXCbmGu(yGqIXN$826xV;wOiz*s90_Eb5l}anns;3OK07=G= zH@$Q57JFukokZZZQjRc*c^C*L(_BS_(T^OwLl1Mwwf3xo`=DS1GKVdQl$g{-~&if)L!xy8dXQBRN+2<&#YHZ3K;vf0SK0)a|#saxs zxu;rfq|6&BRO?~9v~Ma~tZ5tq${31?U}Zs;IugX@04gd9JL8RC+Iv@t(z`MmHVy(>+@o<^Y0G{J%u<*6JLTz$=ifle*+LS6kz?`jjcQan=>59&D9 zBe7y4?v|E_oJCj)`F&BW&N=%*R7wHW3IvsmbG5|6LaD_e5u*Et(q%_ZJy=;gp-i=r zU=W2=B~q`|NVfq)ja}VP?@ErM=RJq!;*mXsi;1u3$i{ZDD|I#R>ayTaV>sEHG#o-2~8 zOFd|VuuHYTZQGagT!~MUZBXpKeQdie0|$F^y+Lt+z`^Ev@i0PIRg+@uIG{u2WFRED z_Abe}(RO%r;D8>PpLF-f0)D4~D5Fp-yVqpWtb9 z^MM);Gr^7f_fsqH;CJ*Z+*K@xrMB>b?tTZX!B<|LU_!81&dkNiDxiZrt=3=~AY9}( zCGEB9%*S3Clnw!~=NMmLAt_b^p|!L~jH{w|y89&JUbzA8V^IRf$PKc=c!b8tc3KOX zm8vlT1}$Z;tl`BrcvaYkrP8jg<;O+d^mn?qEvUvii<6EJfGe)1TYl19+R>CJltwmn%=#3xd)oS+y|tK;SiQV|$Q z$D(^2-|@8;k|(7?yO>Q7^nmwBHm=uJKmLqKH82!POTa1ufGhKoxXZGa=jaXT5P4(miE9h zfn_;Zg@VrpjnD$Ig6L{q_#?&cNn{|PL9YSVivbmJ-UcJEprSgz7dOSfeays5QLdLD z)4w*BT%m0MI3mmkAXXuzb40?Z)Uma^mbRx|or0{M6jI!6yxiyOW+IDn1q|C2a_tx>7L-7e|6_0M@quJEMVk=;qMk+jk)%xNq|~>MZ=; zOGAa${cp*tdCSF^5=-#nnu?vGFF6MWtYhJH;4wZzgd+`& zn2hT4MV3OGlmZ(PiiPNpLKQRTJR)jiH6P`+*w?Ud`!;>#ZYCT9SlAE7B~6Qgl!dlH2)2G0O60v6~e5lM0I4#TBpWvDsJHn$7& zG2~{w1Y4q7ZTJi)tq3tcgdoq?;;|y35-MsccO7#w8_N>3ilQh>uo}%AtDQw!?^|Xf z6>@CYjrdt=k!Dgk=BH?-2B0RIw&wy>MVwbz=9ti6L6G+ztV{P&({@!6b8J)S2u48| zVkTv;WugRvB|%unTvK$i;VQEKA{Yb6eRGwdbGO-ko8ak0^Pk_Gg+v9SRq1-a2ZoKT%dLy&Ou$p57yd>y|x4 zF+^O%iHN}DBrtHd6!DOFKg(9Mu=XwU{>(ANxGvi-A?^8Ege9i}?8CG?7l#mJo?1|C zypH`|{8l!VDqSv=hN#>-w1eLMJ-52VZO&*pekBHq_SY1E2Ze&aGa{lJNoTE)d!Dh;=AQ$Nd&tL<1xek8p?U6ooEJfVXPp2x{%u> zDYD?-YmNu)tk^k=hGZTumQhts$h0qjD1fGq*`w%guwL%9LnBV6KRZ+e`bnU?|gwm7eHYa}(sZ2!ON{{RFL4HXdp zfPeuZIn;f&6DQI9bgvV2@xjmh?4MrQi>(C3zfqPhGclolCEKd6SS7oCW_7#!MjB+2 z+csb4kQ`zT>nMBbd_E76+qCEHIde;c+1y^%ic(cbv_P5wq5uFhGhj4U0NoB{cXCt9 zwh-V5FOq?ASL-$R+0jj{>s#AmMi^(JSOudR;u`S}Al<$;(22;#w!gvV|BN3$&i?>q z5qj$S=SyE{l+L4%KK;_EKTGQ`p^;bF&f$IPozu%ZKlRu8NJ}5=k*oXaop1F6kzmA-5e|fjo07%tv8SM&fJf)A^r1j zE|Vv7>0U0SZ_di+{=cNX_5At!`Tmy&($J^+=ePd*rRhm*X?MByFW_(N@2~#VOF#AL ztD(vgc9InqL@>4OWe0GRpp#BlVfp)gS=FyJW2oZP_EGXi{6mjIdQ!74$H6>{Ogp zVNF$O#)wlFH=(-Y|2I|*_mp0;YtzAzi4ecaDp3_$BE?mICH)PnD$|zIs4D-l>~Z?< zBVyCll?1}Z^)L-27tt?Hl$QS8rVzM_(>DC?cK6?Z2aOAZx1nlE%15~ubyaDfzOv@W ze!J)j5hL17kz*g+M}OXsI}MfR(mC|jAOH6HHyrl<5kDZ#wa=b6so>4WKBk+^^New} z6p}8@26RSNqutWp1l7&g^UkLB2c|mbQ-ZF$|G)#gzutG9G{8FMWJz9@T|aQuu~jm! zLNU(Clc~U}N)Jl-)JprwR@v19XC3WcDkAS%qP$9JB2G zfvJv_s+vnWibs<>OQdUY4-TGhz+L?A-_z3q{3QYKy>BHM;yA53-g+too*E(o=p>+Wizs6P57ue>F@La}Wt z_R~~VrKpWuIg~S*>fg%y+%|mbH=$L@SmD#hw!PRSQ`v9y>gX5wm8KM)4Q;LWoy+TY zhqH(*f%V#BTW9R+X^Ib;^cMo{>!(O}!Kd%`4gjSTb+)S?+jV2aOt0>k;mS=~jhZw{ zwlo_Syry^F14j!_r+fls!Iced+lGrvm`{bb$brs~R8PM$1Vg%68(ej6RoLAwc4`{q2-Od- zEFqF%#`5aItiSWRf0yoqiQ$vQwob$2q?9^hzjW0Sqg6+>6q^By=qmWT&arLPaMMS@ z;{-pB9Y&Cet@O8}b?p-MIqPtSEvA|DyWLIk*mNB3xDUI6e0Qm3zhGT#7B97nWv7M& zuIxAW3bbw`gmi6H-B3c)OAg%D)m$vBG;0vnRFq65#V$g;3IY#RVZFV?!Jp3J%ndqf z=KGq6$gDmY3Bj=!fWmTsX$DdC%ImINESNMq5`RmN3nub8%z)Lw-$#IUbY(TxiWZI< zE=lhEE~{GeJ80@*Fg#*qC)OrB>0Kq*)@ryMLkbv7_;q3v`t63O{R$bVmp3li^9yd$ zVhQI)WU6f{O1}gGH@Zt@s9Q!dgN6=j8y5TTmOqu_C56+qvNxNQv-%$Eu(kq*7TEO` z8+VqiDKKcH?v;eXyTC9#k-UD25Y-e8P5oUGnu>%!pc=Ky+7Q$upH}*n7ajCoZ zSgoznVyd9+l=j-KWahZCL?uvKw75IH63fgz-M2B->e5~MKFs$l z%;hP)xZ}3d&!^$fk9oxB6}ssRfuf2iwQu9?OWK}Xs@vBxn}QX*<)6o4pUU-R%||MO zV~tVqyp!oMLidr1@T{nMXg8}r5~i!k$5XwADaberMeZ8S>8_$Jo8ry(-EkpXs?)2F zWqOnMu3^{&O+tk^63);=Lw7?YGP zNXApPz;;3`^@b@iIDhOr)GZ1RwU;B_`aiesp*dx59;#R1w=B(;`X@$t@~{4YtMo}9 zdU=265?FN{=+D3O^f!7#pZlYpsm050zJ6WP%ktZK?q0e#kI*~&<(GSM@ zFy|qqe{SXCQswON)#h_~X?0$Aa`!8{`yyy`p1>Bel)1><&;T#^Ac(;pc9 zUFdyA=3?nOUi0;5=&N~hb*y&81hW~r%BFC80#D_Dd{@CN*H^$Qo~4;Sel+(&@!xSj zT$&zj-DTi<)gW4FmeIZfjS9=&|Lp5|XvuZ+%U=xmC?jO#*jJ2BgBc-r0+nL3T|0qa z+>zit^K^b#`mVyl94&TJ0%+_1ashVAFm|noIoM%;uC9;Le`w`o^r2q)?fh^{&v)<> z0hxad8=Lg;tUoXFo0PpwOO@@x*VlPM43T|hE z$_04U_%2bI@?Tz-5ZxfT)hA~{LsPV_IQ*u+CO>JsUCTcbvS3a|@#FpMyfdq`taRtI zd)fOFt%K#PJm0Q$lrfL3b9wlQCIza~?+ZRr~=;iq+O)^ESU z-#w!epH*e}d{cd6>6#kTCCT`rHGu4Pq#W86(8h(It|6MMP**FuPCnlSG4M+0T{LuG zeMeX6os8C(GC#0Bxzus8jV$-Qw)tx2M8!BR4sXeDS?JEw|C=)AaWIv=OW3=0c5TA@ z?>BDUQ5p1yQ(MJ8e%0suNTcIw!JiF8Hk(tk|i&(CGs<{oVaVfBA zEZjb*>Y(r4J)XzIRrdh%$ctmSaAxeZ9bpsCVLuD!3k_Lci158qelHr68OSnYZOklZ zW4&{(=W+ij2lzay1{J?&w(BILa!$9nvLsmpRp?N z9$8i!vyDMl+Cv{KlB2R-uE~qN)r2>j`We8Vb61J7f>YTRo;{oSK|_-zXpy`K_@K@{ zz^UH=;^(J^;#Tl{T2?=UsvY3~2m$gsCc;s^u@F9WuGoR+1Fzv8Plm7(ar(>rLTV=X5@&g zK8DAuP@-IK*TTwXGAw@Y{sDudejanE>H#wgovdo^e=@6vp%Ttb-2-Cq>!D9Rw`CFq zQ1JFG#WOysY6{^pnSQIDUJ{3ej53`UpH~5ot3FpOen1dq-Yk+w?Z|Uk+7MM7sYtlP zf9w7rD`qj3_hyzi=2Eq+e5X!^ORF=?Bs`8z#jYBIXWf|Rt9YAC?X~a4y3ZAN!)Dl~ z`M=dDI7kb>x;}LeCC+V5p4U%0+~>|Oe+F58=67#y{LLH*St=TS%Wt`#ipeQOj?4DW z3DG!}`}OnOY)3yw!BFyUh0c2l<78^36@9_V`2O1cs$aDjZG9<+3Qp)fznOg|c`uWD z`wXxC4E;o!qu~>?RXbxasHoOgZKt8i=+j5}UHf0%y}MG)G+}MK8>GuF*&8M5&DvVe z9`8r-wwuYe*MK`$-tyL+`RD_~_M&?7?f(%k2208U^kK`}MKZqKi@T^`=)cL5F3k4C z@*!>?DBJ}t&&hR1e#Z1sy2+1NlWykz2JbJFvT_9160n2oU;A=Dc1J6%*h(}tsChR! z9mlRQrVE|+jQA8)Bs={0iFBNDzICx>Eerec*wY2v&|B9O^da9$ETYg~8Wb+qDI1kJ zRu+lkEW}ZFt$OZbE4bTOw{PYAPVjs0#;whMd^~JxH5d(p zg&%XP+>^gJsQywv>vHu6TQdXFa8r?*Wz$nE%?cpu;^(cdziO%JhE zGP`Be$6$jSo(DrAfwvhO>zQW%^xG^r%C*lw^w~X^IP|^fa_78D^dalFO2&lPF0uNi zC(`ZAIf3fyqpp7N&T`~RefzPGJka|`JGV!FdGpD+@{K4L9=JcC!JenM~F7x4BRbh8H`Ya@NAc`}s&q2nx<#MqBKSZ4l}U2g1C z3L%B1Hw3^2RsTZ>P?1Kbq#(xo^?u=%$Mnq`J4u7pNRGK#gex-Nj8Q~M$~s4wB1o79 zv+*m3cf~CI*e`%iT{cwbU8j;9q@2>YpoB$;VMjs$@Z8(V0wP8^*FYDrV6p+hc#Q6P z*$7YH?t5`DhOGL~EjD8N9s*yrwC)1=r@<7#O`tMCpAQl4~%z|X;VYRI(-lpDw}*7>1*1P#4pZ@B0|L}9MlBRTa&X-GEaU9~I# zZ$l$^TN@cz%{hZcPrr1H@OPMF%S1q1w)8hvc}u@lPv5V z9;DzC3Qk-$YCRfKvFJ%fxGT4Q&WtgJ4(uO_6!@Ug3Dtle$vVYZ@`D&%FVJEB(@JHf zB7-}sQ5~U-9(XY(#)Pc^anKsP!-EvDU;q|-3sBXR&c29*bF+c%x(BeVdo~S;PC^HB zE9Yq7DRgc4TI8q16o)hqLlm$eWMD6CMa@>aO_s3Jf!1P4sSI3d29)&|ayRW)#$W}}bzVhC87FYeEIRG)IF*;iiOKOS8)cPIL-(lHs3k4g}8 zN=MzmMSQTkRJ^&yTctmM-G;tT81SkgTO?#t3WmTIDOSv!)#&IhG9ad29Tp;OuWdL= zdSr}ZgLX-CFa_V0uWSA5x;1FUYZNTxNCKd!+xS*w9(0H zQ|Tlbg{DMe%v}%>B#Kx7vDSW}!=CzpEYX1^D~U%#3xt1$5!C5sld6^!(1SVW@vplY=PE7fa} zEu*PJMgQ}e<^s}*QD6&60mh~!9&SWVzjHRoDLrYFbhR2%(n&aTgK#ifu|{6~i)ZnL zW^p~5YBy0aX>>)(7n@2~322N)UbBy7@r7nYLiI=@6jJxZAe2p(#J#X*u5aW1=d3JI zjhWgs8Jd~`QM-CO8N=rPcy`pkPf2*`OecaaPytTvd&+nGHn< zkQk$+ai_qHO|vd;Fm&5oylSJt+%#<3ddBCRQi(|hvPdk)UfM*K6XdjwLH-RCJ0Q%#%9f zQX&?x&1w(;+WxxPc%TX`033rr*KpSo89%kyk6~MGKWJfALuxj`Q^z988c-^hz>B*; z8-ZCADd0{1X)LU#)JIN}MP!0Ksav~<7|IE2O}@>bMzxWWg{!G4qH3)7pifO9Y^f_n znKy5n6t9I?-8$JBnN7*enrmd*+81f0lr_4jsK3%yhD#+Se61B`93j@>K?SgDQn7Fz zQr{tOU;4d9a*c*wJQiYFR!5cYMF^95oDI zn{?~Z)Qw_E)KXnWp0SkT#^Ef*jgoq>BNKVKoI*K}lgTVLJDb00EjId zOvNIh5K}Jk*PtrVH5H!dI$~`egn|Hxrl^Ad=ZvA6j9vUjrfITAhO=qXCG#MgBe-5E zY;ZwV95=HT9yRw|le;k|rC>@33url{;`8R+j0CBpdN3{z>*BZB%}xw(@}34hxmA}W z13|TmEWp6|HszD`c){+@YMr{!wPW8S)2slR<*gk1UVd*2B_v4$Y z6Yo~uJnC2JX*x9+j&ed`gR!^fqJ~HV!Q>Xsro)u)_o2NI!_h7nJ1>7o>P?5j|k} zVs5#lI~0zaY_CZ>Y%f0OEYvQ__iK-l*r6m`M34f!6{%je$MNq!y%J`pq)`Y(hnEbI z1E0(?vmplt`AY2b-O)RJu&*!^4Gt z1rnke0&qoVR2U(iT$v9|Dcc0_?%3cb*n&ZrQrK)Wu%iUID3GZE8n2dzcIcT*Yn&5j zRLmDDHZ_q?z)ez&to@;zHLOdc@5g5EA%G`LZIiQLrfI})s32+5xt0DUCrHK4ojCLf zxEH^|@Uspu4BlOB_6_*dMO=)zwrR~@1T036Xc~NgFn~|h1ALRZC&g=0$czwRXvijD z%}|WUEF%qHa7T!&O)yNAT;Ad}3#J0HK(1kOa|FVbxCJHaITFNF=Rub0_oLzoVp0}5 zXN@hSy56-%DQdmqID-c_Sr4*TtMkO1F+>Jn6XM;_2!-1T-A9OwfRQqp{xY^SqC2G}B^6CLMqfwt90_i6%B2YXSu zHn?z$nqX7#q&8@VB%)SI>f2{V<26+7=dvf!mPA8o5Q>e+-8IXT0Vvh`a| z)&Z1?SMN&hNiDX+y<|0^J)n6N(yZGr*NHHq7V)8knR#(aF zRc3Fz#n5$RHGA(BZvjn?n*U=IgQU@<(afeo2*%+V6ggSj-crcNn$taV*U*7QTYR)} zg4KJkHa38h744n0yg_P+P3FhpxkKC(-cq{y(l3|NoyOD9{lvK9jocJYBnoyz?G8@D~G8MA!xi zFe#^3lo|*5*g?8FiEf|lk|nX|$T$B#%lrAQ{~+V~YKc64|NrA0@0)#Ur@JSlcgy$> zrLHq?>r0Ko{r=hG3`;CQ2%{!cYkj(A%qGyG#79Om$bZj|Hk+#z74rcy2~;gE(KE5R z2f6Z-UJUU61&cl?d;>5j8O8l?ypY^A%xsmt!X#hYF5CQ-M07FCsH2_dwR5~e@0YV^IE=r@ck|G`+Q?V=%KX&- z_vBx^c|XtSpX+Pp>FnlcXiihu&p+a`oy?!;e_MZZ=I*@pSJga+rC?K_g*werP-L0J ztf0;kGmW+*fBy5JS7N^G{9Uf8H~wk-a_HCm^FQYPnJBXQWAab4bX-2&?9X59{P3^x zFDJAo^Pzf36HOKUkAldd8J|Te*L$z5Rz} zgf!)R&OABxw^Cg+)9gO77hjKdHoSDd7QeImr}oskedV6ix+!60uS_GQ(el*k zT~HZ|N;qIOS*zKo{<6dJr>FYOm2>CqIdkWm`9o!-EWG{73+>biB^Pi3 z|FmaUr@qrf_NKeso=wlB{#t$elk(-^|Gt?ne-}XK%X?R{#D4>!)MweunabF@?T_k@ zZn7t8=hE^F;Fh%eAGZz%hnV;In)TE3GAA_iT0XOXoq*9P)o}ykOepLkqF2T*C7CgZ z{+?GPkB(%Fb{0*>$-qM*5<$t)$`Y9+On_CMU9z_Ei`ZRk6%WQ6anH(j<>pLE<(rp* zG->L0_v&WoOX?ptm39(7t%iORUn$%{V>+mHEi>Ms zJNffmd1sE?((NR!&d4%i&7i zSCH}yS3>8)nzr|Q(m3IDYWnv?7yXea@@C2D>iE7O+JqQlfD`USk|ne6cgtJ%gSCDw z-i&4bj4yvy@V#y@u9oP#qcWm? z#Yv3Sxv9M9F7wiRx$<|c$T^I$$Ek)wwZLRTZ^RS~U&H&$={6noZLwq`CEe;}^lk&y zY`}$fiQzbdH8}bJ6Ir9*{KsEAM*G^N8OE`rFEoaz42FZRGk+(>;(kcRsI(u!{nmYXDz@ub) zV=sr#q6K&!zp`JJ_H_DOsBrl^rE87N0MQM%fmfhxm^npvuMvYGn`$2z71@bd8s)obo9-Qz-mtqufAR z9RKe2@sOFcCG>07=1|yO_!tvGqI88P5U3`=-S+;ca(fBg`peYGZStzMe=zv|-*=Gu zKcBo9*i#j8=-NLmneU|KO$k|R;7Wsl$UquJqKNu~6`A0Wk~E2-uMtHs#g6WQ6we0{ zUNPecG^2Ys*mw9)a*SxrKQS@nOeRy|R!2eKGWp+1YiVkIJ9^2OVNZzoi%s3yTqqaW zNBaZ4_+9gxzG@LaXoIpZU(8d@(d**$@oMMuRcEL5<#)e8?>>Fj#C`Et%-)vVRH`{1 z7YCSlL_}mFn(OV5Y_ybBg8t2EAuatKdY*F!qaQ>FVddOxYP^ezIhKNo@hdeo8`3YnY%hD!(&E)i#^0R_nL+s=#UvSnN7bYR;c#Qv zw}{4f(R3mz@B7V=NemCDU`ZY~3k}w2vN1_|dFD=dC{+ypB61fPi#SPL>`?TpR}Ny5 zv0nYbHD$B9^~`r8j=Ba{dJ1wj=U5V9HE)A%1`K1gwhK%;90+r>PJP$S{KqjplTcsu zQ-8Fo5tZ5tZG9LE`v&1LGe<(ggqgxfi7T#`kaDl}EsgkGvy*Wyx%BSodW>Jh+hDw_ z)|;6Q$Rm*vCl=JMK7_(vn^au-LUH=4G4Zv2Z)25OqW;V`?}Y&uqhd^_NU#EizTodP znAtcgcUe96-(h{4ZQK(7G9dmZ|4&`Cc+1xTG=7TwgQQhlCCeDGCXYF?r*0HFlSXO|h_CJ|x$8`p`VT?sB{Wd<^U0k)U zSp@p>O~O-QR}pN3iGq@cbjbuv;3S7(Ea0zW2XwpWs(mvU@{y=xtbYZu&h8Ct<;2Az zxFWCSI}voSmIy68Y`eJ^xrHcO9g(KRt~iNF_`SbtmJWJm|8Ke2;0ceuCqBB(?HGyV zOEJ%UPg0IBVY4e&MWFFW{b0jeZa$u~>~5mCb|5XkrsS%<)uQd)25=T2a;?kKhaw{z z2|hu79;8~pdj!>qmZZe$-_Z|VC2AMUlDO?ms;ABSJ>Yjey&5RbUae?OQYN7N8>@rG zP%di+^Hy-u#3g*kt-Uv)30m9p!GuGU*l5Z4!~G8xyxgWpyMWy}2}t4E?2kY0=S~P8 zGR`H8mIs{inZ#;a-+rpJISRvuol+kW+>8lZ$hqI@bw3?;GW}lr(6n`CuA338du3D@ zEYoeNTL5D~oWFi9l%CXIUsl1e=Qy~@oUely308(j1y6Q-(b(0uIEsPdd37{9`dvqJ zyuU_6>fb$deECSP==?XjsMI~mVXqfk%Xtp}wby%i30M;tF>+CUfHSXvGhaG4qTf0V z`=xk$z>+i2ZsWN5cMUzruUwq0Jf*qlKV$@eGIl@HfJSy3{rD|&?vwwzr}O<( ze??;}S>TG!>C0h`=)D}L7Mp$ngqrUvlDT{nZp`AmTW_ldM)@Nt7T7EBgyK=TL{{I~ zR^t1bCS`ngyI!sutMV-?P-YHQ${gkr@=&Zz$I9ibWZv8H%FCbGb(AofeD*tY@rYiH zHgOht{i{EtPW;hfuwZ+qJpaN;8{V(G=}S86jPE+LMb^eo75AGdr>O{K#i zRSReFW-@(j`92h$vt_JLy&OIc7Ti`i1ZXf6x%O|QfrdNqQfu8+%-yxBTj6{CBehBe zpW1DCDSWd_4>cxZC8>T0(xIq(BZgWPU7V@7x6ODblGw8}?HJ*ScVdKqYrvGOqWk?> z`KsC)p|`gvgxdABZ+Rt00 z44C&v*(+RN;flYEA90oa@RN#pN(ME&dESm&ZhO2buO=5M5AUM&F<T@ii{0K-o2pAT~gb)nG~PF zqwQ~OdH)lQsm3Y1F+TNIVNw@Hc}izIv7+WSJ4#)dJK#=j_`sGN_f=>oOQWw;lD}tJ z&*^T#`g^jWWlo*k<4FXVR3>+9z130@lQc4W<3)8D=8+fsWcV-+cU%)=6^3HyevM=4 z9?nev$2woQ0q(v_(Btzm!(AbjwdE3%a-cXX3jZ4GX? zrxo(YJ!E_#6g@CpPZB#f4nx8a)|l6UZW-d$x7Zk|PB2UK2f~!A9I-zFy1h-n~x2_^7Z=o^mDQ$`#uKp_aoR<<_=XOLN&*rSL8a2E+q!mc)#P_4z4;0=xE%SQ?sMhT< zn0Q@lKDS;rZ=Np}C(@7+268b|+DIaa@!E7~g#lq&R)Dcz*G;zA^L%sU-U3%$YHARM)#&V-! z)M~1%jyokHaKH}&c%z?Cyg^ij4m}0qeD&;dPBXz7)Xofrc*@Q{cqqFeL@$O-bxYp3FI8l1Q?VQ7*dWwQi|;Jrb|a6=== z3sI|IE6dDR&f`ct<7xt2M4H+_v08(t@pb{K{8>KJ= zOd?)q&KJPGmP!_<(wp}RsKGl$)EpEv1IEbdBDgXJBUV|dBo8_Je^Gzn(#K-jqko@M zDWhy}kJ7E}i~IjIueYDYz{DxxH0<23#9yhh;t=2+DAyeCMhpxvQLqP}*g#+?_Lb;? za%tf!Rs?K4gc&7bGNfXj?zBN@bjZ{geDHfzXvE5!D5c0)>&coodOh`?EjO-{__^O2 zx$|>K;#yAw234gp9a(y>aO*EJGYy;?cHWJc##|gkGEO4iHK92+tS*WW)}vL*0OGTj zCOHSmLMSyX6v=R+>^WJc@UYs|H@v9%FA2vQm$Fh ztE4j_RN=?F`rrD1#KH5j#)u$0IhA-vPyvIpWLgIznR+;YZ#?kf2lXch#Y!Bm!Im-N z($*>g+6cnY%u99pn*u|7_Fwq;-Yj6GYRF76tm6bjrwHC6SPV!c2pVMLgFE7AZpjgl zqOC_9yPYBfklsmERm5dPC94dg?T2x^qiMdSQ}51>b1Ooi(F?X3F+@P538guzGAmy? zPxHDZ#z%y<*dYU0L6R+TTfG*3KAA0BsCz1s@fc=oPZY}{#Cs5s>>*cW^X=F z24%NIC{jag(_pAH(@Ry@CWd_9xN*fR;A&sXJj17kA4H`40p^VVt9X+m|4#9Irz2`wl zsE~*VV+saB%pe%kp&phn{lRl)vcINY&8(I4J3EPq2|~R>D02SSkL4m)`dLjpGyc~r z)=$J&RJ2r3rNIy!c@T)Ij%yh}gusy)Gk|h@r+rdCJvhu}R1T)PnBz>4(F8(`>0l2; zhs3i4HtnOfyp%c!(3b0P)e?|vxQ3lliqu$QIb#qmqBsOfjJ9aj)H#E;Yh(uXO&t(R zIcV9&%1S6V^uZVcCOZMNrhBwAEaji=KamD;<+z)0Ug{M*ONmty zf>ktrqai05018WxhJ>aan@SY{fdxTQiJ1LCjUUzqNyb3Q2o2sV$k3F2A$1s|;xM!Z z2&YGUJ)>uz1vZIB2zaD@qQ_VFa(O6$Eik$JEB@V2fWFm zBLThW8m1@E?6??u1A`1o#YtKVU7qa)3|?hXNk~JAWG8WEXj(84JYZqWRY*nA!K@wa zsw{_uR9-IExA9MHMRAFwReei*Ra|kc`e0OnASDs&vR0%#(Sg5NM0{Da()x5oL0W{! z$E}88rNM$M;mpjKSYZ)ib$34pwBC)8jux$yQv!#97Ac8F6lup63n@k#0Dc?ThFRK~ z8PXWz0v~FD<6XGVT&F*Mp_@wO@A0ng2GJnPk&ecVKw?|11D)m+e-qcsg}|@f0L)}4 zARM`dV};S+0o6KXNL^77$ONNgRk;A$8CoL}M7YcusC3d7BZQ`w4rqf3(BV`6B16Fn z3qBfKEOL6xWsD2LKwvRwGd}l$+iTA_p`U@P#zp^zJ#jTeXFA(~_4Vpe+^2asF_gop z6#+3d^n9?f_WK>e;4d-sS4#LL<%4Yeu{loU$5NMfZ` zfl#8J8McKG{i;qO*F+h{1`U2~n6qJm$6UjP!Hz7!*D1Pp=y~@sHQojBOj9v)Su6us z23(NlVG<3VEqK7pq6obeFuHpt^J2!yrsfUu_# zE;3f?w(H3fXi_=tgX!@Gj+97qKC_^i8AO9@@e_Xk^xn-rfbu(vgGczt!z4|42e6hy zVDP1wV8L&fDuy|=ek$~iqv@fSiItB?%R^f}|AswtP||w_V4T4dL#hgo)3Zy{25J*? za2I_ludBW|Y|&|pPzDW1VnstLb{pjij<^yM8q61tn(APJV_?Hxsi}dbhYU{VupiX7vK-2!3Q9R*J1GlH)^I?nF=BPc?#J+oR8ozy5k|9!7Cbc9E8;cl zoTfxq`|09Qc66?&JD?lfiAq_kXJ7)Qlp0iL!Cri`NP?xI zB9BPnS^=Y7^{uw!=H>2+$YZ^cE5gARNtB4FaXK1p@mF-eti8{=ax4c+)JJn6Oo zW6`OWd(*pWb&7TA`Z(@;4kzWp;H!hEf<$kf3WU6*GRp&xPJt<5VT4d|krMCO)bcaN zk$%Y;C?y6EM=%6QWwU2>tRRcX#}fY!M#?uMFkM>mh0rtwxbbqLnxU$MzPNE&7rP8KyGtr3{feAqvFcR#b_VsKN+h zkFr}g5AHQewad|?vreszic!q!SOpFu+(<(n*~%<$He<=7^k)yJyd^{LJxF8tC+%khT3Q!52cMB*AC^1II6wg$~Z2 z5D)_Z0{}Ba13&;!Z)6^nfdG&ntrGvf2xt@F)?6x-*hU$9d|`_Ly>H;?>`_T(;xPZt zlz#vS(G1ZH06;(i03-aClnj|+{3iZNKPTFW2foB_0PR0YwSY)`0g}Y;;!jO2o&h)O zs%MGETyIhY%wS@qRtlwng2n-zIvyz?h}(2L_z+0+=yZi31-P*$1T9~XhLHdOh5$%} z0Pg(i$cv7J-0WGBNhX4yY+0b83##zXye>2XTSGFFiD!N;_X(Wh+Js9s`0ujt5cz22 z`&`Z(>|c+4GgrC$m%foZ`_<{*bANT~_DjFIsb99xk^6r4bGNa3$LZwU+GhoSJ@xDJ zKXN^0w;ub!*It=3dhPH0+Dke6@4VS-&CPuKPp{0B=OMevP9QwEZAH;vgbmG13FKIEKy{%8l%E5K$E+cY@KYDu= zx1OV0_R-xvj*q8z`PbRlX1Zltx;|@C5*6D7YHny8Y9cwe?NCfZa-93~&8Z3L9#dzi zOz!L6USuY;B3Hj(Q(I6ST~KQ__3FO5o$kj}k)whZe^=UZg3hXyivsi%8?k9kx{WlO z$n`G$5slh?)??p@03q%s4q%7hilEf`V_7DE%0 zU-XW}a@41yE$#@>;4_OSPJNb5qUMqA`@QiMu6@aur>E)COZQD;1ole_?E^5r6vX*& zAzO?`N;N1`_SbZspRMik-FgQvb~p8Y?=iEu(~GVcdT1A-WMLhIL|7f7=;$FoJhW*cUC=HvJBs z9bv1HUq|2c+bLhLM9CdP*~L15pn8i!M_r)$l!>$)h3*@z%~VbsoZrozS%T=`wR;*v z8DI9^{Qom^GZQJ^kBVNZr;uT9ITYZAOdJ}&#jY_)oU9RR!rj&KSRWY*dezLcuT%o; zyTSY&g1D!WKX>>DD7f2gnPXL*_AE{$2c}ws);PgiqVSB=t)v)kqnXF{IyYIWIqD*Y zM1dw=xQPr42Y*6TWfsCPq{pkNr;4LzRpTq%V=Vs4pkKDIat8OKm$`iF=bUZ(T17t)OjWEDij(sa#2PsKy)ys4CFIaMV z@k`u|lR9|b&AU(9||0bTmVx{-FHeWg=r>!MNao#oUEwb9_g zS)}&4{8ruQYV8E;y+bc|tUe9mG6@#O>TQnICqZx?`V#IvYXP6Zf>kdMx~V3`Pq$3% z;U+bYNl}GZQ%Jo$;In<$UK$wPp7aCqb()=VsJmm^t_T8l!U&53a{`jA33XB%0sSnCz@ z9vcby%a86}Yonx~l(9-=`(^U)Oc%@-dB3oZq1Xd??_v5^mqtfV`=Ri94AwevxW~=y z<+qYzuyEf*s(yShgoyJ%$ya@<<1{O$<2U`qRD6`jsN(TbSlhNw!z&glx&VsPw=I||&0kJ`lR)-+!hNpzDVU3*Jn*4Wv*CW_GEQ)V zipRJk#;}eWuAr%R+0H}HNrCagn|YX7t8B6G9sm1kG@0mWe5YrkqvcI!FAIypqh194 zDPXzbp|QK+DkfBprz2aXXgX9ufieGq_Eh&Fb7cOse#SO~c1jp4=yA=GSWSw0*Rzs)1FD;0J~AA6q{%i^-DnX89`{ zkO(R+<=WDj)h}!7(*R0Wz5(V89c5~w%ha@ zU$40HL&tv)>M!DIj8DoOEB+P2U}dw+hsxS6ZgUE$dB$b$pPQnu5Y}2llugyxB~2**y$EgR z&{VO@$=EV>2z8z<-$_bO#j9y2em(mNhSuaNNT|PX7{p9bfhE;!;Q%m3m&AChx_RW4{K#4MMW>hO9)yBNa{OAJ*=Qk`#$hNd zs_v1m>-WvB;)gD=y7HBtAL)gyjp6P1duCQ@y6`Ra3(2JSBlxf_HbnTYCeb?$gvg}@ zh-MH&g~TRSuN2OPi;EHT@Y|KpbisgK9z@vLSTB~?9w*~lI|Ehv3!^k%VnJFSyCWK2 z3A4glO2Y}@{bfLB{nW_o`{Veek)_t21Q)wf{XSzMYZF~ojTrX*#b-KVW9nC4QyVTZ zepQvgHgJ3_IjV?7jK+A}|Eeqtv8t^$QN_)!4Qm?-S(S@la5oJEx%loV*de(Le8)4l ztWsT%PZ}^=NqvTgEw51)Fe5h$L8B7jvavErlCfI8)aqiJ{x%72g#)7c4XYk!FS=aO zZ=xRtA`wzQnY`sSwI{~SctABzx;60&?_edmqA#Yq^G<@6Tk0m0?7q01Q$??cfGgSX zn|qlnbYgeY4}(~M9m)LgEuU+(j!nQgk*Dj};8%P@7D6Bs@jYfzQUgq)rs|nZn%9!D zUe==G!%=_QA+*CGO<+i)l(%PgtW{b~^Dr8IvB|`$z+3Ms<|r?(%v56RICEhWly2w`QqCWiShhX0?i{088t19Ca8*t9lC|de zDXu0U4eu^w2RyP1Z3&qOBpYE{^;gxwS}A(67-WoFW*C;V51(Otx@~y)og5{#N9(Rs zi{O`?maA~%mSP*ra>m(vgkxdtaztNpl{wYLJ2Sc%2}LGt;|C#r%r3SGiCf>`U2fK8 zd)6vF^s2T^tB_ZQ;Maal@HKoIlS#22tx>|LS9erj(9ANEmAk{|MpxQ%FIHV#GgEr8*km{?$CD2Lr}Z;< z1P3Hnx%rQdMJdzOKh@4IR;Tyue{0uetJ|~ld#n63!RE>Np0-DdGn<85cRjnlj1^;J zEp$-!WA$n_|5?n#Tlb%*{M_SMO&MVBtT>xra;^}L3wk_hYB9Cd;OMK-syJOn=O)k9 zo8cD!+ZNW+D}pD6=w}Blh7O|T7`|VRGb@zR*$Cn%!+6)bm$qUAi=Fv|OsuyG`v%->Pl{l~w&MOTBz z`i{_4f(n|p4z-LHSO52X7YOF?KaWOZ`^~^G$yv9(^Y~*mO-7EM=F+s_R@UXGmCNiM z0kj10IyM zKlpn?gS%83?uT7gjP7N!v?+MC2sOI#=y+0YQ+<~HW$afO4>-mZrmX7)s`C`x?P9}) zQa`tQC=h7$iu$;<$~MC~Z0&Qq0LcEYzdi-^d}~*;KKhPsw6nMv&&_1i|N#-vHA0~cux#h6MB_Y{h?2fM0%?M5aal_Bv-Ms(-^?iWqUAvAfb%o8i7 z6^|uXjHRc3KP~e~rf7+35>A+E(-LxBggXJ{XaiJKd!ODq^m<~k7}KE`q!&IJkWs)3 zr;+A^{pndnP5RtsM$3H2vs6G9Xblq0SagVOM!9xw!uU}r`m)nN=+N`xm44R<=I3K6tw(2%y^aFQTk8rpnG z<$*ORh^xT8iqnv1 Kp-NwyzxMBjjLFGs+1}&K4wGfmMQsK%62q}kcu-H)~|b^p+7_VPb@H*eY4qkLiVHQPpJD2Mf)+kyi)gqF9#Nhd)H zWJh-o*{x!D*^?~^Y$|}JsbCFDO*;pU@U4p@fj9WOqde9_^y+fG^yoCAF{8kG7Ugdy zP@Ea|BnrlsoDC0=A*%Kz$5UjCPa2wZsfHNn$+;r7KlgIK0+xfJzNO1ByXN(mx;;-i zTzVSUl8w`QDHm|+j5!xMxxSF0?|hxXud%N&L~Mx3NSrra*E%oZ+H)+0iTFK0_WaBv z?RH!{(a4R~mkgmlz|?L=ndJ8F=HI`4J^3QP{LSew z?fyESciRe$=Ey9$fLf_2bcjTh+=nslePAd=PCc}9A~+3c1v->&jpn{531GU3Hf2@G z#G}$|>0^3Z;}XB_hnCX6^W>>N_`sU*^Uag3#b8sC*5*apH!01v6D8oJw-BkxPpp@} z{SPwuM7*2ErTW3f+d`mfg$g3&0~5w1a~yZ^JD z9j}CpEFKz+t=Wob0o{zaY-SKde$8`PQ@cT#5n;4_px&KapcK}UGdWjeM#lH1*|m<@ zNYfdL3n)uq2~kf${OiXh@ih*_J}v*4MK*9cMuQbfT_1BRr&ybUgmG<2myt*uRS<(o z^XWf1+Goe+Ik^`9LS>(tY7Q9v61|i7=+lGzuw`Fgv6C|MP5wP!bH6V-WhxH1onG zOwy|+wRLiGogDYleo~=ZQ!Ftp9mz^_jg5>`OrT+Wks&}1`yuB`ol;VoHA#6hN}{2; zl<+g%%{CK^N8PmZUZ3ie7)44gT$7t}###+spi;T?fYbeMU)Oz`5;|+5VOuse7&0yy z5kwGaGon;|zyDlm|jF=CcfmB1X_!#S=ja=fkV_GD>mFC^JV4F;(&m0B) zl)Eo8RDpMUBr;>qCa-nM72h#Am^ZpPZF^YiHMLd%-Ngm@rCEJ_?_VxcO6r4VTto`_ z2!V3(>x|>VaVy6j2e<6AsdHzSOfBgqE5V?9bAaWh*LA@;-jVe>FAu4p6d&;RcY35I(E*Pq^1;wr!-$I`!ims6IyVsikv zb}j~`lMoFBAX`b+P?2uCwcc+Xo@`AVfi~<-oLmC6c3H5!p;nN+L;sB@PlBRey0z|E6i1gm5+6wrJL0bo1|}B{b$_Ktl5p36cGGgs*c+V2smj zq`c0lelr$~J~Otx<$Dxd^WR@z3U$^FDHGp}EeMN|#iE|ThO}G!+WT7HI%-McLTY0z zE+is=Q0a2EB3ze+5fPgn8GDH^5^ZHl z&n5u3j)X`v7-XB~YyP>XN`rDpS4J@jbnO^`oCp^qc$)KzhTo^ZT0@zbPC=1a{)deK zf=?}q5WDkA?2&g?IgoU*t@pDl*1mVT?X^OT zOjFuOLL`I0FW?|l2h>^A`wS@gMn(xqq1u4r`2WiK5^G5^n!VR`fNFQ|mbTO5B_(rE zEKtDH(d42?LT&+!WSq~<$>A?UU3!Wb7MvP{&1U14ymYWl+_~a)O}q8p)zff}v@itf z5DLBNX_Cz;1sImn+HJ1iBVmvrQ>V6V=L1AD|ElOCl5)%b8FRBHbZH|{#Y}MqeAJ+74LWxLDA&CeK z#mzl+elw)?N%k7C57>%H`QA*;7K*lPRT8*p5f83fx|UDZOEU+R9up9ww45tk36vCQ z92#0xWMIeHq12IwxSt3j5_@Wp)d&)G8DqP~)p~XA#?x7EGet>)H?HjxXiXU(7i%~; zhKb!&BJ0^%FgmU$Dq@);w_0dU)|wmi#~VBq^xN0{oiE?NKkmR^UiW8rb{{>qaK>a* zOl@GuLNV7C3L0rjr0MaN$&s6M{9UJDZrMvyNMK`*P7Z>SQ*aX9*@{%h{{$n4uch3w6PfgTVeHhn4WvfRG`$m89$}b3 zHtD$aY2|2dUA#UhXem}4i>25i^D*rc=-u|&uho_sy`}4c#gY{;NkRc@ln4?Xkb)I6 zu(o?BttKzSZrNhJt<5YnOaE@ zAc#9#s$o5$rBP2*wkDe_T`&s9Z1LwLoZDoxJyU)1H0p$_@bCy^W_yZrsoFNlThYSO z_xF);v>I1!-5HW?e0){hh`JQ;m;Dcv%{ zT~`NZA61yLXpVh{t`pihy1?>5}f<@zXqfK{22Cg zCoo?3kEKn3LbU`ADLtnsj%3q&b!UBg;A_q4*J3FhOuP|e?S&FtlLRXe zU3=jj-d8iTJzq!z2||p13eLq8YY5rq!a2i0Wc`jJ+N6~JITggYBlCi4Y~xTuCG~hZ zn1X0q(|(^7`2Al820akT98=5t(n%XiD**3uFHC#7Yc@g2o03cvgCU?+l8GqR*Gn=s zuHqgtlsD&80gMPEoSKZr5t~8NQ@ zmPuwVY#ANHTQ~mw5UCjeA(}9w0sw1(9bgEtV0T&}0WXAKyy!m%(Fra9319?lUk{pu zj`5FU#w39;(YSpUvtZmmMPrHWG6iQbP{nHsQUMB}NObKuQ(y(8WXGox#M;~GniAr6 zHWiIFBP3#UkO2SynF6aB0)Y3k>ulRtah?!VKxiz9S=Y;Jw_WY--n(|~t$(w4@T$P$ z6F5G?;ey-!NMt;zWh4-Qd;)rs<;i0qC*eE9?hhh-;g?r__{9Esa06 z%gj&gy!2mf>6fqm!)j{fKKzxQqIXZ<9<_Cw(Hqmo`m8$_kMxa&Tk`7A|9mquLPtiX zFOAuiz1++?klyLT98{Ce|N4bU)X#P4Jv~t$d$jajDsTI<+yAxnJ$md9+Vh}eFooQS z0di%O9PF4D$P%Dx`jtQR+n1k*?hHkz)X>uXs>|M=P_i#V78e{d#HCEBrPe!$Mp{p8 zFgImX4cT2iqfT}83E~u&x*LV%PEyyhrk;=)6KfVXwy%?2%haXK9Jx-rY2!A$AxgU( zR94z&YJ=9&?QRlxmnUtyXvxVf1bdpSRtp#prxB}leaDBX0rzkZyF~OX*&D9hrIwdJ z|E6L}4dt|9AM6Y>K}3tqyyla_YNBr}&3S7me)wg6{+Snt$N8H1;kHjdm!0qI?BQSR zKk?ghJB0!4&W+O4JF<;A(vj)Yx9V3{)hP{G;t3U$-UO$;k+XjwE_7Qt%8uja3GFU|FGqaxLN~p2CE!3i(C;o=eq4dE}V+GWGNGkF{ZH0XDUf@UYn|u`Q~#OSpty zmkPgdk*~?KyqZIQCNG_*T_cnkckhmrhVIst3)n#bi^2j7Q|ha@x%oT!QRglu6q*JS zzj?PtM$NqKY9A|^IMJ(XojMvhi;c^9+dZ`6v{q~`UXfFp(bwVbh8IK)qon7Z(_=l{ z3kdF`&D}pSngK4Ygt_o&T8K{|fcjVskh^yIKYm zs^ZYp&c~IfLrW(|LoZg<*!;0HTWylkMa^j6#V&#jV-)HhU0KN&?)`8k@})k#r@C4V!FShpyZ0ji=zn`$HKqqyEsZetZSX4Lvd+{hqy@n=jJl*Qw0P^T!fyDnS5W z;4yhi6x1rUx$`|pvXA7VemZ$8iz20Y4J}6r%3Fei;hgVkfjbjJReEb9$hsESXPGOn zltQ4RS5B54k)3QNUD>U-;8tzGzG7qUi5EifqDW2ND3!J85IWvnV#u!l4*8ow!&dog z`K9x>zjd5yjsKQBy{uN908AaQ&UJP{ifCZ16~HcQv%R(G^w6hs*^;!Xy5CUkbeZ=& zF^t?jE|iVWnY^h&re~w4C@BXfX^YDI9l15+gQ-b)8pJ1(=&TR+;1l{yU)>pnx*RK< zRmIEOd;L&AK@y>E5y!UH5M8g&4gIxv5WTmiS#zWDiH*7dTVRNay*FK1?Y)pSQ2R+zLHBCab%hYcg zFupA1ma{&l=lE22>smw60CqDSHukeQc}teW$xxKSe@^>nR}-a6ji;ixWTc}rg1fLN*WDX7KXwBFcO6T;)XLr^k@+eg2mkD0aclitNsV1%WBZ=(ZVg!pDdO(zq8-31mcFGAS2zcTOn@Ut?#=n zVu(Ow$ro;##pG5Y$vbFYDe`wAx1`YpGgdWwyb(>CPfY%JJ9MQda`fHX8I$7&H(PsCS8qR%`ZiHY`B=dLkD9WH)4@d2QaC z#Pkm^9Tp%IR>0oIx77&Z(9`Mz@wvj9^L<6;8XIiGE1p?^%5?)Dm>6%5B~?RzF|NW#Y8Hh8-UD55ATL;Cn_;eqp^ zz%@8Dui%owqHfuByj*(~dxMpOa(4jR5*O5+E$p8@OGneEmHW)=ilOzh;s)x|&c8op zM>8)gokHG8%Q#!9pZxFVoEQ<@(o4U0rm@55Pd0s2!1VZf=U5p7%oeoTxF8B3F`S!f zq8SgaIRFe6sxGO{wD=$GZfLPR)_Ce8W$yoZCpYKMQf77Zf9=&RZ(khRVjg7M0`}X4 za(!)!%!(}6eW!{nSA5IU}YJ2#C>Vs`Pb4ES`zL$gOGJ1^&*z3}}u&XA+ouox`D zgjkChIKjfm*rM}&hIBhHt&}6-Fp-+iAL%j?=U%noyMF%!%y`|TES9^&60g_UpnR(iC z^(hzF9O&7r5yR|HB^0b%M}g1)>(A)7>O1l%5@$Tsx=(i%#6gp9#@53NwY4nj5c~)F zUJivAoKtKQH4FB3QyRJsRQamznyeEJ`LNjq&LpZPcX-LUyO|)!#GkDHjcqja8Mt7R z;_(6qVpOMkUt0fpsTK6_u9LT!l#ujn%;Cb`Zd{=caVAqm8N3Oz2%D_X_M%8oJ}t}5 zU9n>_cYK+QHO0$LC{`^pAF2b1-DgF=xZ%NmZ@klNl=u=E8DpK%W{B8Ur+Ibo$brX{ zF>CF09?3}rE*&TQX-0Z);FPg<^21YT!AZh+)~WkhpvriIT*i#aMkgO+D>E#%W(vLP zCk3cx+f9FP^_aw&BqPC?PgP-WEjpS=SnC>mXbcsui{R=;h{?BUEX9n;R2K~D79+q2 zEo8w?aNt8&O#8YY_L3(j_57wv4{PhXy5bKxWo_^Quq zA{+j~L#I3Wir1(4sm0}8>1-XCJe@Otk~90$%KmqLW!FS}u;iwtwkdQ+`@s`B5!=pT zF!~b@>;BbvrEL0B(pmJyQVanf!;N20>htcH;Z1K3KBjIBAYOMO!@tO!^J%Q_&qr^# zhI8%j&u3@pw|RgWH^`<;Ao#ctH6>5KIThA{cm$UdvXqe~;jJ^d#g-SIJ=V+-Gt631 zH;mh2_R+NI;y z1`jsH8*A{r@E;5Yw4#~J-7Y}bfR9CQ!gj-e4sBZ)xX5n!gfEf@-MeD5 z!wggDoEE4dF5;enYgL4MLwLT8#+PnRH$KEW8@aiwB<|VIhrYJAgKQ@TR?gZgCS z8Yl0Mj5n6xKPm<9Q~`loIv`{B@NJT?Jfoca8<|EdZYtCkv@K>RJj|yLZm_QRgt<9? zfJ)GfUd{}|zJVg2P^T|k zG`vr z+@4yO41U+!a{y&Pn!j!O`UyY75}^pzy|KBmM+zxwhwrcqPwmM+ z+e9IXQ>#gRjX)mlFbib?)V9_TVi-SZLC#T@PCujv=^aTg2GPSr+D&lpt2AB$dBD@7 zp}Tn!fNrQ951+nQ{pG22-VWE0DBO6$CS%b(N9^NsO9D?4pE-tXmdMl%q?H|nZ{EQ^21k3cCJlcW327RHYeO12)GF|?A>Kt)6Sx?ZR6&P z8|O~<8d`>Dz6z3~iD-eY{f7Mg({lAZw|qzRbS3V*dy(&m++jvn8*o^U^X`%Bhx&U} zxD_60C&=8yy@&TK=56YmRwl9d3II@EQ^2BSt^Sq?9iIE`#c6J^(o8eMsO{~6PPI^` zFhqj5qzyZMJ&J@C4Qv_KTOp@c3`c#MLZIf^f?NlaX$*eNykBn%pHDyiRv-EIfBi-? z#$UX>;I^GyGm0Y-MM`YfR1h#Wq!cwhIHxY8i?`x9^z>-H9CZ6Ph_-s&;F7hxxbj`))M6sw79Iqt9P;=G#F8GY=BP8m-9yoL9!y{y(z zCXz}&nVQTVm?#E|93EjQ4aiyfG)_z8Nk+mgmO)EmO>|x$u7i^o9SGUM@;%o$d7eI3 z$13h@nMdT&z`%(sug6RdB93{zwIQz-7aLrJ4{x9B_iw+;H zvA?zj3myG)iKctDz&x4j+DbZgXxc zPw@G_oj_cJl(3&-4`t$y9f2xIDBv2`Y6Ngkxs%T_oV3BndI|$$(hd<(JA(n3m?fG^ zYOKbtwJlF~zHiGYajGp0f-1yeFX~>R`ygk)PB??vhbPyclh3mRz8wQ_~{ z41-?8eCVV~f!|0Q8`GEI$IUC*m;B?sVPI=qZ(xZIvdn9lXbD18TmkiAN~`jI4m{th zJh-P1PpYxRAk7_AQNGfyERqde^@kVp+bV}B^_~TK4-B5*Dq2BiO4I=_b~0r1_=Urx zfDj>Ei>l`axJpSRr#p+l93O)_!f#(5t{6t56uHB#1u++Gt3h!U6?E|4An763WY#>- z!{3%mP_xQ!sX4G8vDtzMM+^f@CvZ)PY1TF08vK;jjyq-L7_GsHVkBCQi z^0*{(*$o9rP1UAb;(wRuferb?n~3WfeXrj_AHdd`*->CxdM<{q3dX7tW8@8}5;T#z z-;*Vwnn9+R)+RXtDq;@UnnxLuQinsCB3Q5Yn-T;-b9N*YM`k@06BqB!Aj-2HL@cUA zI7=IRP7S*rbfHsOtYs2&?F$jy3ZYUbD2ysLBl2^EYYJS{S{*}4heuW~Iv9E(qYhDM zMcQnaPvuyRKuvH+)@&^tY)~+UG~YAwWVr&CYc%=z>|J)5wb+)(3qFE85X1%9D?qLzyOqZd1SGI2jiKCN zJ6lnT_}pRh=j!oaT+5+n=ix)?du({AJma0_UhA0%n`SQof)^37INT$g)IzCekei<) zJZI9%Wnq0l7Xa&GMFN*BEfR@}u?XFq5KMy5|E>h)u1-CGaca<_T7V=SQdG%bADE3( zfeWtf#kucZilpwYlwu?m8kt_!U z0bF{u;{!o_8((3vl0|v;IZ2}LM8Sh$uxH{@jM>o58I&iDq3h5qT+I^W-Z~NVU9fuKlISBszXzt1Llax1vkx}aU4u0Z#$s!V! zL}1YoDdnuZd^M6E`DKY3i4u}Z2~pTJ6c}q{r-BZ59+-%rc=c!Y&8+wRtlA8X>>hj& z)<&fZ&I$)>o(Lp+FGf=QwrUc;Mk6=kGeG_%{Rw<60&vA9B20-qK|*Y;qC@1#6Nn0* z>j&{8a{^PWl~hwGluD!kT*c*`plq*5&iZ$!MueIDL+4jAaBU>POaWUPVn76?v0yqx zhl>=C3I)rhvR{i1=ds2DiryjwsT8mPy`00ZjSi?G*2;UQy&qF1JMwF5WOiPVl-4;k zl9CGIg6k?J2x^gXn>q$b;$`j`^6Aa5wBK4aYTmxu#H-7z?Yfg&^Xk#I1{c&Z7X^(> z3J~%G=m;EEm12TgUKe*!?IU!I*3%qfxVUI4AR;0#xU8n$ahhY=8k{h+1{jez0Bfup z1^6Ib0wI!7sE$f!I<+qoMY%ijB#|}FQb1O=P9h~aK=t5UZ9{gNmj7Y}hm^t=lw$|S zQ0zYkJR1tb^ZzUuKb9lmmQ?%sdC4W}}AGE+-Dv-O_gCZhSVufL?g7#-JtEJ^aPJ`?T`XN&7#*pzz` z;a0)eQaDgegA0BvQ_Q)eKbBHWc9|^4AH=B|JQ>(JrIZ@p^)ZrUq07S3@`?5ERJaeY zjZR`nD33fCTO#1t9Kyws#0yV7@NCTqMmHm4FaiN-y{Q)$qa?P79}}j% z%x3^$u=lL>X@$09EHzF_ik0FALJeAt>+RfA`4VI5hM_b2vLfq zc;B3dPE%%$r{e$fDzGfNYIXcI5R|Xp_kN)N$1z(S34^O>wo+`mMu*GD_=Hkh9B=B~ zzO}hSWPr{LX`ItDk7NphHh*OqHS$MPn1({}Cb{8hi|+>3H77>VZ% zq8bM{1lU)x=cj<991$N=Yd(GJKf_qq)7CEWYM%&M)ZEO3)xbvttve}^CsM6QBF&YP zfdUxBcP0_3s}xpZ^^3Q3md-FePylWhi3;pra z2vQ&|bKwc39jlnMaC3@isYyIfU~$YKLBZ%1@ZNXfi?=A@(vtG{mQC5OewjEP z0`1S^0iU* zM5)A7!tXFnVrvExQBIJ+$y~}(e3s7Q4Ut%hFy@8CR!Cgqln7g(7%lNez>+tQPaV{j zE><=^q>)AYriSZWmDvAy(T7H*M7sF;?ykTw{V;OyusQ($)-t!qrp0*CRY5dsrKveW zP%%|gO%k9$rj!Wim8K|JFVs}!B@1X2xf-&t%zPx3p6a2H1%u%03X{T&#hftIpcV5S zGQxSpNJNFTPmrKRL48*lEQEvQ>q4b( z5}p&zshDCc=a^E8L{U-f0#pej4Ng*QYS$3DsM@H|xy_EO?MQ4AFoqOh0cpK14@F_T zNsMF=0$7Kq3MIbdDH>rY#&PyVqDy&+2!l^hIE#zWTwxIeBW@8U>v1pj*lnSAbTj-k zd91RRdD!07TU_vqxK>P61a}Bn>rFujVG5G0UEds8`cb=K^G{j;7!VKw00RI+R0A*o zP!CnUC>R2Qyl+{zZHBf4E=O_}xvsZI5}3OofbVVNZrnIFZ5Q{SH~;?x^#lNjXrPDy z02!bmBS6`?w-rr3GyF!UjdkEo`~;*y<-T&0154n*imA#fS4F-c)VAMU?r!^|s&u`k zp#@cl@tY)B~EX|(LSbkJ3BMF8Y-V{^eIW^fAi;+x=-JYsf5dYx~Cp=+zjHhwk)BH6}r;vZ2ijsX*qL@fA(0QX0tq__41)}XinBr9Bvn>AN|6k-9 z;VtGKt5-I3=smjTJ~tN7CzsKkSJBbav-vqTCa(_GBYYM=@9xm<2kW0Z;4NpombOOi zdU-NP-JVB1b)KBPwmzI-_LLG_Ea+J2_rRK_iaCcAsqlA_=q%20%8%Rh)C_Fu&Oi4` zt8zE9P-sjN{Ds!M9I@t@kTWR?)~CVzc7M2owa<}XqNUG59Hd@5t;tH$lX2R+`)X`! zDAon61)WUKPpynO8{ahyV`Aq~d$6l^tpzNijx+L7+~}m5*0XF`t4QojwlonfHfyRw z25YRg?j=DG_Gy~T+ON9kTT;At?`S=27$#C$<H@$nROWsOGqtRZOabSK-!)}9u84hm3fpOa zj;&9h)Q{bwFSuLE^NUpoC~q-b4eDakJFMxWVzpALMd#YSJo~4cmGKzIF_*dPB8WnY z((Nq*Yr3KW@f$ANeIfw=8M8op*VCc zmkD8G(NmbFULH-k-Cnm~Shc3yT!osNVzlm5Y(=|rQz~P+C6kX88`!9A-EM7DU%nso zquEc9xAUE0>JA&2sCt^*t_hY1K$Nkl+7Yq6?Jnlmlq0w2=HzAK>}{)h$+9|gZK~=G zx^I0OynCVMo9wY%-}Z;w@GOxZRu*4Rve$&}PSoeB(R7(5DzuDl)nl*Q?IO44X6l(a z31#$(*f-@&qbJ%gj53^W>y>SC2lbo*Nb2ch;12rl?fuE#CzMmFplWrQWw9N(;}n*S5J+kw>;QJ(Q^6)AqhQrm$L7 z6)0+Lu5rH8O0qSoUq(%hRxO!!5#W3=Q0_xe1s<^+i4%*tmkXVR68pRTv)Pknt>$*t zLb-pmpTjmG4CEmnn}gtet_O=6nsmpJ==vw%;Ep6?`p*n zn|EKKRTom4xPDB(o8Cw}={ZlWZAbyKst^}xpI!ul3%e+l=~TE!v5eqdC02Xq_SL>( zcDuW7qg$F(k2bIk6|TxY*Aapd;Z64kr!x2b+A<<|dHD9VEB!e+#{H-GUY@0|g3H9brS*No$9dt1S;#=XiK!hgK1_ou%{6 zPwpH~ub0r6Rx78Hm15BiW(4pIj@kvCcX)}HKe@tq8Q-PVhhGY{-5c@w&e{1~`MbR@ z<-?h79Ps|xcs`wXbp(et@)(?-6x6Hq*#Dz{H#ey|s@%Un5yR4?W6W>Y;T}1^)j7+G zbS~|fn)Ch~Su3A68++C>AHdh{Zbw)D4_~hqh4qIp{5zl7=Fj%r{e9@~unpHDIQ_Q# zLaM2J?!pPz!0r>Q*{`T*DrVE{{C?aqUB_Igl5vx}zG(d8FQd!uK^{$PdUzAE&zGDd zdn0Up3~$-P7>3xnw7m!uEuoDJdW|PprhK5zriIW#;{V;nRsi#wn2~)z`z--v*1}aie zEwC=xuK2w_C?V|4%fZGznm>pBi^d1!&sm>`R+%rMlb4@M%dd2ieW87<*?enG0RldU zeSr+)g2Yug^2-IN#R;6+N6TEDo12fepT$7uE*{_izUGEU9V(DJ(u5l$Oc0Ai!Qf~t zNo!NoHHQaPyMoE^S4>c*o6j_-5#gv*EX{Xz>>>W;f1O%lnE&=%VP(!Q&hyN(a`JO* zvNqr*`;+wl9yjVAC%6OvtKkFz=n_`DC$Jq>-FWeGy5?&$bIs|$%q!LffY9&3KzOL} zDU>cIv9#h_c=1{`QuxpJTXt_(wjaG4KmDn^Zil|QaQ-~ruNsdYJ&KR z+4@S<%yQ_QIq}Y!Kk{bnkEL%kJcA`|;HWXc#3F2drz=xcO>Go{UTg85wI0<*Zcb)T zHpq>LoO^X1$TW_x&UEM+&z%3kv!^Qe@pa#`^Lz8ks(G{RC#ed^lh4P=&(6!N;gLG@ zb-WH&PDHzw@YW6`m{5ZiO0UxbD_>Koki#lo0B~H4DmuF1S;&1ZY=(d^B=7P^31@>J zwK6QZG4wcTQOc0z%yV{;&UX6d_UwEjHZ1Q>1ywslsK z3gf-Vfq4-_fbd<2w{!*=z4A%w@y#&6EKH+?CY~W@^>4<_?UqC#qyT9P3`KYt)Qt#2c z>-rVK`NLm<VNg)e!kewu%B^5??y+kKWF#V>&?c+Dc;;}_g$yg`e%<2VLtH96tLrfU-tpJ*GzOs#NwFV!8WPj-;Ul&tfov1FudMiou!#_sTYH zjl}jjvcp=@Z@wyCPNUZpZr@&4oHOh5LkbJztiRsBI=a#LvHLe9$Qz7T1fEnWE}~UM zoo2<{;xXoq*tVVh$o3*$od{iMiU;oF*HdA<8ZHx^@pj1=Dk^X(*v)r)i5pB1i?|qz zr6o>5YU+%Q?$%Ox!s~vTdAFA;<7#T;uPD;CcfkFTvVdZO7wu1tOSXr7X?!_NZGlL= z*b8GYb>qb5nz~A_QZJ5k9bIq(|DPT6+KP~dl3@;&xTR4Rs0;mSPa7-)9?%9uV)@Q> zdVD#R+aJl;jJ{ZEhrs`+CF=1(QBM-!Y|K?{E6lvx$13nrYCt@yk~S#6r-;orSsPkF znhfl$k$5LfxzV|ve3eJY%j4$vV=;q`wQ6R!XqlOpjl#hyAoxFMSDt?9hvEA}_h;Ni zy!He3)BDw`W_W9@;)VsltA`p-;u%(O++hKnT>wVd?b-%S3eQ}l&`B%GNP6o& z!W_q`O%b(b_;$RbN}#WuH|3L?RB^*-6Z|iLxsIZ*VvGp!!{MDU=2AD;Np2WrR-eeM zXVOB0T@bIrD}~dgi#PYOd4ukkl8HpT4u!L=geyW7fx)J{lrbi(;`|`O@G+wLhph=j{R)xf&}&v-@0ohoE^3Cjavo0 zb7Csvk1e=stTMDrs_M)5MPH5DDACi*i{W1Ra2^KTo>y(5T~e3uVxt4%zPK+zd+t+u z$F9l>xK;W%`mz)6T5X1>Nx=d4v#d19DaDEF?!h-5pI8j-ool!-w3*cV1`@XK;5>o% zC~f1L{2IB*O}y+kb5Gybr*9bFI#Ob}fZRDdU%{$(D0qC6-&2*fu0@E%rSwpIZ@^c= zsjR0{Kh5%Z+d*sJQpD2X`-hh+^T5Pyw{;+d;RHj7u;isp+Aw~p?65XUT)H3DZ40lQ z$H4*Giz&YPO|ky+jVgjKv5pAYIfxd0glBVL^@ZYs7|{(Rwsp0R*f+67V57vBz~e z^5OY!#BLp7&U5p*a*jMFZ_OKW=JB(w{1g78s=)t4mu&UOdgaG(Wl<7Rea3sVaN5A! zVllW7SoM`qjJs5ph5W;f)g-(ymR_d>ydBh5CzSONQdD$IQUM~9s4n1a62@C>X3p&K zO}hb88{>pNa+rO#W<-C1pNAgk>X2;qchbMZL5T4tf)cqeUs+B8Hey&W!Y$jJI&7C) zkk?62g4tkkDFG!;Y6!BVC(fF|13AUvE*~H|X)wJLgF!Vg(4|wZCZ1$dw7U4GZ_;zz zdf?W%x*j@rs&a%Ryqu-vB0(+^1S*aVn^y>tS(?1UZNq2@mDflMlF+7Ney$sd{TZ;`f6_Oex-b>`?vg0Su$~wu;JoVr|DIo|p1O&xPluE9BgrGRJwFO+x6)mr@iP99qPJ1^0JuT6nlrtiWC_|K- z)@g++YiuavCfh_tyXlur{$6gQr=-)8GvXN4jKC$+UJ_G1*>h-tMd1KRp_hL9h-doG z57End=};UdV78Z@i&Ak+PBkeHASPQjC|j_iHtBnxYU9{fa`{*=JQYB;mz0=|p~CbI zgF!3Fk`PH)bg%S>ic=q4XX>m7hwV)gloE#(;qIk`>$HC8>xRcGp2nsbxdB^Dp9s_o_}gITSe#XW>3iYCOm zwA2+B<5MfH##5Nq%`@1LNX~^VMy-HBZmZ2N;&R7r^{0|=-g z8#X32DhVOBeZJ9L*JDsfM<-|^#Y73&RmB!q}(aDuvKv!R`mL_o9OR4Y6g^3u#V;ikj&X`>~i^CsT1+DY|$=-EJz#Lo$&X zXoZ;m$Jiu!T7#`qXyQc5-OfT zCyYNh-XR;cvcUr|t~Dn>h>~_$&@aZPY84*$K;~v_ z$lwbZr`f=wDUuD!q9Dug21tVUENt<+hQVgF1Op{71PY19)D>uOLZ3#neb|d+-=sCP zx2YD;$a;O4tf|>Lv7x)SU7&r~Yw+IiGZ~0AtnGH13VaVV7deQTOpLEF)n=!G_XwWK zwIWlPpwgvAQgd&|mKBTMB3!H2{v8z3*`ON|x3=#4Uz;lD6W=a@KbP_!Fg6WIsO=HV*Tt~;NhebN^1~a0HwqdawJ^Fhf8i@ zhkd*_zt8SS3%Ovey(JVA49J-wA)b`33iB%VEnn@xXGhrfW*&@^DTQ8v48jE1nyj|& z;+hzqhBnW#18zl3II00AYFsc$4x&^nq%x9j-tg7m!~hvcLPZ9G z%(O~$d?wDjm(#IOleyrt7^zHZwTd_uP&BzfCP%SGkyG)$YwSCutu1>)YS@z$RDspX zwazGXYq#V}rPjR0jZa2BQq-moP0VOm1U0w>p+S5gPajAg1=%;pv5|d4`ic@QSn5Fd z$ec_<>5CBy#Up!1#XC)YHhw7%SwaU{Feo8La+EJlLOq!E;#aTw?N`3Vv*M5@Oq1iN zDzqo$x|&k>*&(`uty}k_wr`F)8A#6}`4WtnsBB4_g8BIN*3Gd>t$k3m=HEYH=M*?1 z9KrUMk}jrEMcnn7=AIf|(T3)XZ~WzN&RhtrmQ1S27V44)(=~ymz_Tr4cST-VIww!M z914=+l1l3~Ggt*UCzQy_*95nQ&kdsU&8j?vhv%3N#x(5dMOJbC5;4()a68@ME#mRc zzw*bp@~rNL8+Ou_lW`Ld$!aA9R7={d1}4<%Hh5g2bueE8DzgFCkUggk@0*hcpYbZ{3Nrn(q@IO=ZQbl-jFQD3nk`z#9 zGNK6D2H466mrMoi<;`>br2Y_BKAwztYfL&qVb!((0-xZrA*MF7Zg=x@fgVgXv?$!68jz!A!FGl$DaI6hL5tQYo04X4@9t#VkbLT#>3`+uKkrHFJ$5 z5~!qaYn*hHWQNz~uk}&ewAk9wGa4qjRtPyDlhqJs{nj_3(4BI>w`_&h8K^O0Y#R6_ z;DiyJ2!zK=+>>Waa8^30!iLrGB8br4dTX2&JNMRzImjYl3( zyou77gE8S?Y`Lgr{gzBEgRR!4K5FQInu{jZQ-}~q2@ZymbVDo*>-g-3Zl$qV|G~;( zbIOb~uYLjsz=Wu0;gZ86@W}Y6Ux|u)v8&aloP^c1;Mg=%w#DHou<;&EC2L~jinst8 zC{E;PY$Hiw#`bjbbqy)kT2?c}^@5OOiuoe2Hn>`k&wKqZJ@M zLnXI(>SKbd5Y4*(JI(uxL)cBBp05^kRQC?0xsw`NELaPiQcsocYO6QkU1aU z40{s_ka|tklxy54iq;KtFSNMv)fNx#t%;j(%PQ)MvM&Bc6kRNGmT_mRX<6e+Hjzo- z3Z;ep;3q<_AX#Vcbp11NXRB+$;wIsZOl|$zG(fe`6ebncLU<#mqv;&~mv*z^xZfLz zANT=P$4_3*Oi%RsFz$TNmw2=7%hJzYQ)Eb!g~^OTC}P%v$R}6e1k}ALfP5bs-FtLS z?1O;lkTXTiDB&O?c#==dcx);z9N>D@g?XXJG5_kK;Kx;%|Bt%Mqwcrqd7*P&ast*RrIIO|DHT^Zh(;1N zmR$0c29K_kO4M#*lDyfija+0>635^xRY)<7KlVqr_R-4O*bBHNR%uNRgDSErNpe%- zRzK6WwXM$V9JNamRoir$RdLcd?KubM6l)_bgK9w0h6|uUiof+xun#4F^wFe zJ1*ukOS&X_3c+5dOy4s)Rc!qot#^!Z9%xS_Vw?+z7H-bTYN5b@LK1kC*|*juW5KkN zQw#>1BTB+&gsc>`S~4mH4tHFC_E-Nqx6q*>y9{a7n9Q|OOECr^aCxdH#K{L(?-hCO zJAak`H<(vy=SstZI8mBNOif^<1qjF$*(3u!hzgt!nlDTJsWih^;NysQDY7LoQ42K# zkg*0-4)_>;4VsZ{5w|pF>(5z+unLfkWYRk!l;gz0g9i;lF1|r;l(I;(v(aH#ioni` zsTOQpXSR`Oanea+{xLIlZsM!$1W~wu%c3R#01yxY00aOtR0K8vP+w%N)C&RBugt4^ z?_lP*a>)^D^T$=GBUdAUYVIMnVoh6ZsxGwmZ?O6RfDw%u5deS#6u@gNcH9eBq3|(0 zn^Pw~;0e!w*ib!W2AJ>#0tC~vtE{RLo~m5GX%e>l?^(5qeVL9oO)$nb4sjv@v|^{m zNmJCcjyg^>!KCZ!G&+=8Zd{tcP%s1v5C9+p05dZHM`s27@3yw+)*AzFWFW+~kKLMf zr_%23_FLPqb-isM26%}ngf--#V0FLSl1Nf`ZoEbp;uqD4oaBq>okPdzt35iMFY1+_ zH;>i+^Zs$@cZdGb&wu2mLZ@c`=qfXRtIeVP&)#Quet&nFzfWEC($D@Qb@l3hKAlhL zL(?}?_P6QZq$^8Vq4)ZArfdo}aF#p;M_vm!IsXR#zvp?ce#SPjl&;|F!6X04gzbFrOAxt|E3Bpkfn? z5@~Lh+hvog{C*ctfrAYp$!E_CtAnuB|MO6GW@bZ{z8 z>y~_r_hz;ZOJ%V>oK?=STzz)WhMMoG^0m;yW~)*WG|b>lf!REkvK@qMPB|M`Ur+Qa z!`De+i((J64~tO}I`AEMapY5&(Rw`-nikT~hfE_+5fRhAV{VciB_;F;TYL%b`-M4V*Us$1#- z7BDh#MMC$&jT5Dkl8w9hF3Ao)%e{@(Qk`GFq{8>VA)k!NVX;CkN}a;Pz+_MC_NJDu zXpWaiq@%7BC6=lY(SN(fwk>=u-B+WRRY11_hXEEau{_gBtnfsvWRco5+|8mMRO<2MXCqD6#KVbUn_akVAIgyR(3a4>83N6 zt|LD2NgR_vV@sh)5A4;fHJN>I7U9ZwPpzM8ue^)V_Co%#<5eYdd#{y8pUIP{(`Tt) z-d7_tGo_c>>Z6QP-Q3n0y4-HCN^1JWJb~V*Surk9gmT2VsyX-3cW`Djmk6Ackt%hssj9al7 zEMqW9bZ^!GL&2ewjy`rd8yK*K`%QCa7S(B*sMvwMQsOf$0tID?Izruext}q)be*dV zeZ}5{A)7}8cc$(=AQ$`4gVwtT8yg9u1zUC4}y@E!4&rkK?l53 zT=-4WNt!3Bg72mUDT|1hG_FkzZzpiIzp7moH=oOm%DpUA4s}a@P0LRfd(~aKa`t8n zPP}6;Qx05SlXkdh_f)r3)M6GpycsaSSL{IEq8?T>#l_x}a8H>QHJa&J1BiV{eNtjj zLNLpM*3JEM17;=b{m-(Cc1?9RQ^khaMod)ODayF^%q0e@;vRCfu zFHTo~raiJ>Ug}R;O_xGU)k}sf)4>BP;5sz}zlpA1tZVpSSN=}UoKBB}s^{Tpmf?dk zOryomp79mRt{5A$cy4!nrMd1pn$&qZTD%%BjZdLGIxO9j%BxneI$O2IFj zCw#h2|LFdIGJP#vT}i&j>1XI)XmrWF+)R&wnK@flrwpV9Vb)W#G9$S2CKv?$b9B4kvXo_ExCr|QcP8|X3aibvM_2$031Vj zCy=n;Gro=hd;k~l^|MQdjz?{c4YVeD+Z)r(xbAvyB5&geKAVMbk+F%O?v_(+$6=M z_P6PemP0pp#g%d?b0b-1SqHKjvx#?#nSLvOxY~oMo)v~OG_NVTUbAO130dpFoY2NA z{$kv9P-*Y$RSpj+#IQEZ&Y!uEGlD4un1ba#){wmD@aOD9D#z{njJfVDqil`1K?ITO zS}UrZMr*4Uw4-$*dHrqz)o^%P{7Kt)%{n>gEVHc!QNc{%04f+Fb}-Nu5?d$DdO0} z8@q~n1G@5?tmJ++qo%Ly>}%Z&)yOAE6X9RG%&3$Na1_gspT1<@HBVs;yHDC>)_jcR z6+i!$I`Qbh=$=CHk%XSCaMR$;T^$)LoTkvpVhcVrHruMPPCXbq1nJ-#?I`=)tku3) zSk&c&*atS}B&OqOER#TI8RCXkE?#Vq+v(`%>8xLh4!u|J;VN8)#~dz8X^2DJx-rQt zQ_?+V7b^YTwP6y(rKa$2g`DHLAi3vL-2&n0(b_}J@j;4^BLg1o` z$vaq)_v3nE14@S7+GcPEruXw1%{^~&v?DqsnM!A;u2nY9#PXGZ6uOoVHkGz zGo=toFgvFQ0aM67Sv~2z@Y5vK$+lsYe6$D4KteZ(>c&(L4*CXtu zBC#cM#pL?1pNJuGCZY<>hP(at^HR6bOhQ)1jw=zIrtb)ogv2|M<(Bz!_#U-z2CxnYE-tsF+QGM2E8xD#r!HBL0Pt2 z4kQWFw4_c#(HKYLy2b4Sd9<7ZQ-VJr`*{kQRpr|gU>r@T+EJxPc1QI%UMAeu%%yGh zOPpnYYfNx))Yro43%Twn9qPAyWnQl)!@pVW_V9n%>e{({dHRgGmcB|m*oSU!^}mbe zMwv`S3>fh{|MG|qRygwi+Ih&`(vJn#-}Lr*oo^fXjsDe(MTNZak6jHw&Ntb5lfL05 zZ{FV)JU`fwSIjLIKrx`^q}VCb7LwtG3*q5OfinMFliQH` zyac|@+X}8d-nux&;VKFEZKX`Ng<5ZvJHVAiR{i(wp-ANX_l@C@jWNDys{CXoUXK_E z$3Bd5@@6!KE88JQwNpEUeXssEpQkz�&!$MAN~mv4|{BE(DO8u_&JI4#-hp{qIk z1*d<#=>N#u>se+8P2e~sZk8i7P2b|*5nyA~Ka(rI(K)nA?n)I4tP(o###J2RZztYc z6$u>J1v_{oj>0o&MRJ`|jrp&mK%0$q@F0UKvhjmn!-+O;1o%nkc5+XuQWjhc8kKlcpW~8GlpzaBgmMsaR%R@;z1?rM{szL>T#SFN29-GbVO}u1I({ zEh4@*Z->(~kaQZ-x8{9Sa&vK+dGNUZ!=XjX|JtrA38L2?WXG)IeWpMZR{lDWHCq;HIG7>aW{;7gF4uy-94J+2s(5A zya%15FKi2|Ek}!|LYp)EjTmy_m*zIHR37%veP?CryaT?FpQ{m9NpV0%$a5+3t_9gv z2*gtOd{If)6Q1UWcKj-QRdDcRWZqA5Bu(RI3>?|Lnz@nvEU4UDn@hg13A-ipOM5BZ zp_P6Xw!_tX!>egO)#|wD<{kZ93;m|m=Bsh}80a%e>=>oe!u(P0m9{~($w$276$P94 z6U}!`=F=PlHpPnr?c~;vkeeU{_6F~xf%Aa)Dl-Mn!(G)Ca`9>26I>{J%f-Sd#tZPq zu)uLH&Tw!I1Z{gd=RUMVM<#Y{DyZwoF$bmo7CL_71+PHo%>Q{>Is#9;CAXKH0Z&$^ zvzjmGCoGO1h-_Rva%j5m4lhtmpHsg#E9#xQbJ4$C=m(eoyLba7+^-HjYg4ZCKKR9P z4I`K=zLIs(Cwava92-U}a&M_k%s=F^jGqU9yOpYKM`!probiE{iHCS%QxG59*13-h zoLOGM!%tO~f~PpfZx~BVjv;>Ul~oKco{e=gLvwLMs4@I+R;4@j7cefnNhs;>+3cmk zmvrNgw2QW%O$%>E&h`()@NmT8WTUN9lNj8RfWT3BVNaj3+o#l<2ZJ&{vBeT7KBQa$ zh2ouSKSw;mvblVyZ@S|pKjf)zU9C&9+Oe=&Ku3CGl!5$&4x^X=BAH0RwuPozHf zd6}i+x8p}X==D|KYLgp<_SxUsQzG|Jv=5mJW)wm>xMR`8QUM2!lG}A{e7yE+GEi6^ z>sk(9&s20{Bp|(GFN7h)CA8Y~Y9cL^m5_k5-pNewK`n`b(3#eJGrQPdu^7$tX(?X} zKzT}b)V(G^1h*t0kP%jJQbd@wT$$6`^ytuIT&|iiF5V@ui|{|__RYW2fjse8L}VmW zq%>TmqRl<)-)OlokrF zGhqChA`+LU4jB&_XDd6N+NP*%Nyu7MNbHh_nQIVaRBOCazG8xGdK%qt+6mW+EeT3v zj-Vm}QUoQQ96|=Oyw7vZUh1j&qq;XTOvR!ovX6_09S-$*!GJGjJXvilhBtL;t8|XX zHIxSg36u6H9Vo%9R6#>$V@W54&u3;NushXBfrv}; zq)uDLcZ){d!L6y=iRyc3wq*YQ6@%}+did8*fDRO}C}y&URqKuLO@qjAUjbi)!tq)m zNm*lCCS9g|YDCCfMfS3s!0Sxmp@B8N=@qx*#Vv^p~JjiOs&w^scz2fD6ezZp$y120#_UQ))84!`9=23cv=)Fnwmx-uGQM5c%Hw(|;FeA_S#juzWJ0xO zb;jFyLE*7K+K4l9DzxopG9%X3PBs`a1-cC-qJwOcvtkOKu2nu8d+x|cB$$U%LCF2- z1WSC;G702)J>$4m@@sK)JT-~im|d3rBm!$<&cK*iR_J3Xp(Tw8r||Y>b9Rl+5n!Nd zh}Ow53?|kURdgI-l0g*nsX*7~M@v=uCNvUjBMeTgCZjbQ`y3fMH0wZ{l`0F)r7iqe z5jLEWwFJUYFe}9dVGL%h8iz5^JN_fC=qg2#L9GGVU{eMWxUND>qtxyVWg}z6wH(i= z(2G~*bU?P&efQ)JJ>(p81)itB3;mSJZyD3a#u;v1lYye~!5d^siF-`47 z31_0kWdF>a^XPK@d*{Ckkt^+gc`4aMJFk^HTIcJCitdWoX&!}0Gwxy93^dnhc+BT1 z08GGlO_H;`e)RK<1Y^l1om8+Tw+qrRL3kyOq#ZGT8sONsom+ekvT#*U`SNdJyzL*R zcXa653shrkq!;5{QM#CFHuG}^b6!1MdbYPTlo`$8k}}~)873G*Dj|tY7#J~_*J(WF z*5WhmY31{1n0b|rWU2VAevU2j4P6TzAH(SW0zOhuiJt2j8$qnKg3yiY3z0$wf>)SY z(XKwsPL%*prs!gD$dz%NrGgwI#K3Hk_*Og!Zos$`V-Hn0Nub8yT`gK-Ayxzjfto%j z2uOUNzYMWqL#q%3EC6Wj93vzk>?yDQT{leFE^qQ$$jiQ#ex$o*!gx5H`16=pe6?u4 z>qh+56~|g(9rl}dz(1yXL6Px*07_dvw2-F65jlBH!pr6aac(_9L>(8~jjdRMsDnkp zd$4)ZAQ>Dapl0-BsdaFrIbzJ;Th&Xt{Xqe~ZES7+x#%H}*wz%7uJTCY4sCauK4ELLhUJbq;&yAZNFv4}sNLMCP#;HcM%6LoHk7r-^QR&jGy_ zT;TQ|7K{{zrUe*yb6%XFR7k~q|6bo;9CKbvNCA_8y3kxQW+DWko_1t_FP}Yh{-*2H zkGrp<-U6wJB5qPtE%T&c#wx)D*uaf9fOfxRqonI>N6>du68D8^ib%H*Mlo)^6c zmAAT^C+#If>?I;m_UxIIO6;H(v!$_ ze6JD7t+Wx;C)!{Vjk&!fOi6$a*+Od={w^xk?QUCXGttY$VAf0-T{?fWlW$dmlHz{% z(s@qWa*|uv$uD%t=2$7JAqIOZ?Zv_n$`R{towNrH%E&kqmi?m8V!)VIV3I5r&N#U$ zs@aqF@}Z>JX5B#&lgc8RKG;FVD%_QaT5|fEC+(d;dd;SR$%h{+zVVm{T%Ts?B~ ze(cjNJWWsp!gQ1_H5{qNfe4e{%1Og$bcNW%w{mn&Ant+yj7b_w$`mwDbX;OAEqG%7 zbMoSI`7a@D$HwuLQu63!>Cnu}UNkS_;mbO%TJL^`$ybX*Y$;QObc6EBhH3Gb;ha zf@@cXmyEPrsWs=)K6=%Uy!^%|4a&t;bj2U7LN-6Tyun5-p5)52VkrmMnmY8#0U2Ui zCPtWUI(g$KD9E|l3Pa~0di@pKN6LMT){C|iD8q7o&xACI zlp1NdOYJz6vet4Bs(__*Y!cBJtOYpDhZWB9M5UKK@S2`H1Lf{i1&Wfbu@gb-hUAh+ z$79p3qeO*kRiU6c7-a5T6Vn*D`sz#Cnsg-xeNW32Q>SH8r=7twG%l>ZHJ-SFs4YRT zifq8;n;xw9%j1cbLAgsEAWSu+*-q!YM09z}q~6P|?}csb4a$7kzqh>cV?4Zu>tPKw zNpK|tltdlGiSAeHJz;W=fCsAuTknwODI`(54hsYkz?jC=N3qOC2uq+5LiT$196j;SAtpAE}$V%!{V=R`Ycw(MPrj}em_7)IO-Cj9dXl@t*yGkF(>~|ad1=H zA-|hBCB0*?-IiUC1mdtkhI_lQ5j?`ADi;zh~aPikX_hcMS#a2ZWSPu{}++zerhb1C>40rf~nrU0@4XfD5 zN=ij3y@F9-tH=n)?JQMegy#+rVau!~idg6CQG;A1GK79j|#B_$T-N*#8J;k%zutCJ;qZ8E1y zR3tGFq&T3Zc_a}?GzFkoZ*yLmSJ&Y(=nUXNy=6#(pa*iqQd>%<2~-hu+`FMCWC}yL z)JwE@^IXroloZ*S>@bwZ6e_|H6=2kQr>0|e=+d%Rg}>o4_F?o@OI<{`m^X{}*3XT< z|3)|xAYsKbIxC2n4GX*jbkb3Qs6x~l z2_p@u$iI#MiHz#C-bb_I^D=4b#&I9XgTzhuMTGCvq*5dh0F<$e0CE-1R+DA&La#g* z5D)_Z1OP%r126z!Z&a=-YXZtEB&+=UERjj88SC%30vOtCe$~_jeV>9MK(iV^yRQEI z5L!b3MMMBb1_0CmPpTxh_NBqkwe3#_*TsWhuk6{ugI`jt5VrhWC0DzPySxaO%Ox|+ zRPX&=lH2!O;BVLSo)sx=^<3vr8l;x(cCI@It|(M?+BxkUHL42RZ1X5I1knH>0{|mL z07hU1TerGbV6`ypx+CxeYZ^9YSnGGcb#-0m>bAk!+`%W1gM>2xZp07xYP&Px#Xux$ z|IZok2qDN%Vt3^~hxyDu5B>9gvC9{6kY(d~<#6>~6>X*QG!I_fxNX)F1ro zx88R`f7tg^sH3a?js2A_?Pp)!e6}ym{bjiyeQmCNw{~kQomaK7*v;A1)6~`1a<0EM zAIz&}^y}-#*`GOLUj1XAwW%}q?Q3h3b@=YJ@0V|~ee%B^(Xk)@@jYq!j*OVKeCm<$ zIbm!Ez@$@x;}4yx!EZi~zC5wV^$3Z7{PavYG0B1@nU*Ne1Rc=yew}9y8gY;GtKR*Tc5pNH$4*lX~gx2#`K>sR1Ur3=ztb>|## z(3Ab>@L64SS@7q#7Jjj}DYT?%fUzT*^ipvX9Crhex$`G6DH}$4ol^ig9bpgNf+44=4vsV4 z?L@0pKgHHXLA){NtVQ3xHmz2+no8h!{)LU1nxa|=g$Tzr9Y(U@)HkExrlY8?5}6N0P%43}!st$PHM)Vd zKsGnAblhlo{sna{oH=i95Qofs$X{M=!g0o`k#42OerU)MPPMeu&7p^1(E zwUkX_qO88FP)wbrS&w%a{{y&8MexR+-j#*FY(9H2Y8jrjtt!*L>)IAB_l6Iyn^(-O z7^N5v7L^A&iBJ5&X1i@ihXKANKE(qn;^$w(R%c(7pK9xZMH|yKi7K@43YThEsQmE! zuaj?V6~C?g=uLR8$|&3Xfy34ZN7sqJwQkpbN+perf`XP-xo@5l6fe2}T~Q3J7-8r4 zT9XCiWARpgPOUE-scF?A9Q>aCQGeyjS`8! zLtbj;@?H3i&WoK}QALtTnj|8thMTDBWW(V_eS~uDH6!m*6@v&KOQXJ74LgQ|(Qc~q z_0)JZ?R~#Lo|yGrXdRd(t$h-&v%|zsCLI{z;_^Wb%>7e}_MQ*9shqcW_hD`8S{#S< zQQ}dyaYt+e0)|2rZ|ojVJ@TrZ_&P6?3izo0T6$HLJ_dWvd>2X*LLB{Va_v1ISZ@sI z(~Z>R|5?~Q^xu?`Bpkw*5$dgL1K`goOWt;_j@@Q#3~z3dV_1>3qiV(wUZ};B^!Ve7 zZ-9Hhhg?+9+Pm(6e518$qR!p4554?hh_=4NJq3qzBWD`=rlVxTtgxFlCn@{yQ2}AUZ$6-+E-+DEQHwZ@0#F`q$ri>c5^Q~pZ>M*kFZCn5S5!!#%s7y!bG zu3{_Pzi=?5iJG$GOUAi{Tw27g7+mR2?#<9EmkM4yJw4GxDr~KR?|H_6taGt&bWgk$ z%^%3W{@47U)DZvM@r(i@0*0kUcU5yP`4Dcw>sEKm&g!?+CgZWhfNhDv9x#29bMmT7 z@mXwvgtx`juLhQbam++22042kV*3e9pQJ2hyfpIH?JOM_QQ$rbGn0~=b4mIA}eGswzgJX-gaOV5-DEJ24;1}m9F6C?d#@~%$a%7xsi$Nb8Tf90ys>0O$ z|5sf5!!v)zbT{kb+a32-7$1b82sJvRTpYf86MyfjhNl7yikNaany)xG*qDT&lXM^7 zhD5eeTE1>yfiZAYF}nMp@go+nfHUzt9%;=yot;o@?1hJ1!bd@SHeda8d`&Rd>}$k- zxi~mJ`@k+8N*LWQ?iuP}6!5YX8qx@^`AgMl(&Z9*FaELwLYAH~M+kKNtWboh?QHCh zWC7IMi3Or>KBwQr$9_ZWiu>DMBlpQ-hI#RxDiahMEW`hF!XU$+yJcJ8tRK44zHRF3 z{HB4ZM#U%I{kKuR$nX(tNN@EQbhEj&-+Y~03&FnqKS2cBnSXmNPw0GJ+A*a2!o22G zVT%=faBukWH1GpuR-y%4$k5_b0@`P(U0lYGyP7o`%TY4n*ln?O+^gCBGT$ri5tNuC zjtIElypKxWIEPW14`G%3f;>6NJveq9hf=T@**(=}wl z5)hDa3ied~kvr;7c$UEMr3G8fBpgJ4v!4>W^6>zDkNmlqE6zM3R!QL?Jr^ADCCd&j z9D^mswhzTzMHMhMV$Ri<2>l@ER`bY$UnH@ZY^0OCS&8{4%r=<>yi52Z&1BC3NXia! ze;^Hb2#}`F?8mvUGKjw&UvX>pe0naOGgo<$ZmsbHp-g7Q2&m<9^# zepB*~#8cgB0_C@AGVf~(n=>t>n)d|<_hbEM5f51ic=C@=r^jnAH&1geXe7MmV0XuFfN$v5^bD>VfaGkFZbRFB_Mlc9EBtxP-fKMd`$Rag({fEh{Jf zO^myZ23)HLmP!hv?YmsOD<4n<0oN*;HpVgokB^HQy3Y;ZiH-ZaLHqN@^k|=b)QCena={}``w;(URCL~>Og909?jxW z|5InXEK2w9iKC%i=N@z9Uy5RNQ{0z=W5Ccrt%{@BHlP;j?m_c3IF6b`CgM zYCKLZpzAzy)%__g8T!qv;{g88%g;U?<6?6sBfFy;WjV*em;d02!Dsx>&Gk3AxGU|L0sGw^QE`U-zQd?KAiE$R(!-2;}Z9m)=b8u zH+lUyyZMtkyLZ*W;Ke*zx*z*1JLeaN`qpFvW<}LBY>??bY(Q{o`A6)Xo|{>x{lqqg znxu^GDt0=5_-)hspL#so*{#X|{Ws1pe3gUqdFOB`A^Z>IJ5{Viw`+VU)9m>lME--U zdcy`Z?)-bsWBwWjHm!Lov|Z_BUD8=C=i z{A4!Kdc6Kz(Z31F$(Ex3eGOk;&a3ru%3Lix1k%$yg8eK>b6#6s!nbZecuzK*Asu+cxZF@Cl}a`C@xe^BkIa%{f2Dv0h?-Iv@qWWWaiYEK!6ZpDt#LIuL#dJ^7eWJgdfNid z&1E0b=&SC6NIz;O1_)3|Vsj|cv?n11kX}qVqes-xj~{58r8pzLX&|Zz$kI$H6CVTv zDLIH^4*Bh|IP1$qrJJiCgXkYO6G>w<>>WiJ6bpd_CQD~nVxQ><mg0K& z;+$G+wE7o{Nd!1*l!*l7vTD2nsJAcRq%EwQKqga6DVf(p$S1@M8H_(Bb+nMZjzzk? zV*=;Wat|ef83`dSnOm|4W4)FN1xU)LH3C_0<;9h>)GbUvx>te%mV$(~So4!Im(T{b zO@qMP)fjU!0dFnEm+&0`gh^%;3nh>_^lHhHywr?C`pK-f^5RO`>Xs%T5-dta#Zq3h zdkH6E7>Y27jm{B!g_3hJ0dFnE3h)ehNm3SD@~WcJl(695&n1*s4b@R^FT$iPt(zee zITI=giZbLBB(|c|6GreY9%M(PhBEL|w(VSc4B{~mE!rJ`N^hF#Mdz{cMjoU`mde)K zd2uCebxVm52#aF4(Wx~g2}ZFQrEEakV5M=0eu!Vc^lZYpsR1+;ww~?8;Awqx!%~V9 ziwXm9Z=uCmwB;?8LewiJ&WOMSC}dwcYZ0*8+<{@?WkoT7WUAigiUZ+W2lBOXlax`&Ka}b%Zn;$s9Vg0z*PjqK~g8&yK1jheHX|=MP5;u z@Pl~mCGBu7!Icg|8Hp6hC%r3U@N0@SE2n4Dt&2G8w!Ed1h`Pm0gm`pTB*+CyO&lN< zlUAod?t*cc?droL({_JNUX(4#r2fCJgkk!@+7U4n@ zHaF@_i8Okn+m+CRq}PMcBB!CnbczNBJwk5=&&7GvV~M9e14cjl3F?WO2GWy*!6YPd z1c(R`0ye;u=oOPykbY84?WYdyFG%dxJN!ANMm@#s4JYTS<{x&ao zG*i&I8bG~>N{oHgnUI7eIyrG&5<4Az>$;)*30rMm->)A7@$3K8MB*yqcx!z=8=eZ%=v+ut6+5O1pR6zxf&ocP=NJzQC;%OvZX%{;uf|9x zF?wfz{-Lyv<7?>G`g9>xmzy>7y~8|qCGlqGA%W?>)4jy~U|YuY2nh)pvjze1MZFq z5|c}gB5OHyxbS)d>XJVCZ0BcFl9LD)>tx=H9mwEb#&cUIW_tjZE>UuQ_wUn<+#^e$ z^;exbuRg-o<mQ>euf6Kj~VeSY7?Uf1a&F^ zRPT90ON1e zQ|YYT#v0`k69v;2aJ`yDIJN`Kw@R8fZCK~G)iv2Y?tnf-DkDe`PDm~2U8NltQ0W5Z zr?-A4zP1L>lU*p8rF#MdxDrgfEt7%FVmXt=!8nyY>Jjtm!m<8dt$jONx0qgfh-=^f*>Fc}twq7Q;3&?eO0A3wsX~rtz*fUZDK(9dT?JODe z7gHU+C!f->$p7%=yWUS;@@?;Vfd4-y}g*2ZFb=hTvt6ZPa)iIXuP5}s6)1Njik4Hjy%t@Op`$`|GWN479PdF}7m2x@j< zu7TsHyq$=+V>?Y)Y}^GQ4;*n{kR(0X^v?V!VYI_}B{NU@Nt=t*%^ z*CZ=RXFrQFb1SMVTbG-0w|zNp%S56y!im`XU}5Y+(`l{=ZRCS#B<9Y8s} zy7he8-zqp}tG$;p1aW|w0fP^hXmF6p5L(8Q1_tr=#sWv%lja0V7p6%z|WM zBSL)K1`|G>V3kWnTN{ka2r$aXWJ{&DiY$ui+PXZzp-FXcu@niOF+*U4U?8d^buDC6 zosb}8#H8C+mt%voGr-nsy=0a<4KRBrSelE~g%HTWR^FUl1`|7QDUd&b6}h0jSCi*f zC4}|{0LPo8BQ?}JL6o&bii{NwrafklB`8BrsnG1(=Ix+F2S?fy#pxd{x!CSG;(|ZW zof%AV-dNG_C!87>!y-+-WQ?lCWX32LkP6_{j}&fap;#D0D79BIB|9V6!6!!q0ZcYm zFJ{qbXrk;HNq}LClnM*83B~(C6KaBg^{~C!MxWMVD&~_55zo+RNRv-{HjxR&H$y?u zKDG6*g6x)#HdwOuKrZ%8YU*KR{mAqeQM%3O@^hbifBveNWo{9o(}5r<6V2WVxQ3^Y z0G}aw;UH9dgSe^?2;`4MK`Dh7?aln*+B?WNw!j23a&h$Jv#E!K zP?Sn_Y$8P7O^LJiyn zBgCP#xg$z^CB710#ODF9J{Q;o3<%&)aZG50lLm|UfF!!7yC=!+nUJV;a~za`nAEYf zaU_J;>rzV@6{sODx)j9$gVwQ&OS1>9kQo3L-!Kf3002k<)yM&WJCt_UkhQ{cB%eJ^g>KUsLtwHF}($e|v*R}tDW{$ zr7s`sJ2P$f`sfZlkA9&$pP%&5Uk}ckY3BBy`nez7)?05qUbh}S{h<4lpJZEG)~WjS zYabtaFX}@>s?Yt;Yv#4}*pHq1Z$J7EOaG@|{?e_lOc~*cZn%Va55__Ea6zsVd@KIt z>)Q9x_cZhX-MW1_bHVwkqxsO)iuNO2|12G)Q(bN8_Coa0qJ%*9^pcIv?Of5|o0=;Y z9e8;(zp1pNWOtE*QxiGmD8a)meS9W}-mp#=H^2R0L~ow{KmS4@G*(^`af1jV%U*DZCU-y0ApO@9vx*u0>-tX@_YatdYUzgrL z_*vSZi?nn5|5~H9MBpVvTOmuy!6f4HIu{-bp1e(lCiWWM-(Jz1{OSxMpZck5c7su^ z0-AFW9$URAIU8j&wjFq{+JyHM=WnaWoxY)ML8HK_Rgn9gXu!*@2sk}0lbR_?+wRuW zHups8gQ+E$gVTes(_Kxee)tQnA3p3caFir*s+Q|^E^8tAjj*(w34YsJZ$Nu|5WR0; zssrBwU8iI73;F*{nx5id3soU{Hb=(xp^2zq=Gi+WS-V{PvoupFY=tjCQ%rAfg>9!$ zX4hGzEBkHcHooQXzth-&P=Yu2C{*5}tg))I7-jd___z&ts)~4g#9lZJ>#nB?!6DN{ zl8RzegSXv014ryOW^V?>A-Lh>9X7%qR1bxB%Ef(^ldg#4Wd-;(#BT2ma+Hs#u)=7A zy572>y;w?YXVE&%(fE-rYwB*`rMv8XMb}og)a~3yN6wIU?q*n#sDV_g-|N(!Q!3q% z?w+HvtY%D!W}$Dk^(}*GqGv{pa#qE~M}@3FyW@&Unj)Q& z+8%GGBN6D`^!InO!wTALl}g_<@LA>7t~Wo2at%F&-u!}#h_l=ylh(pEs%no@Z}WHK zyNC@_S?Wn@?8Pm-G17&DF2PhHcW0Y=y_zrKn!~%h-*1km?4>CDj6RB1PdK<1;VfW> z>Szq#j^Gvm<5T3tu<#vgqGm;B(iM=ao6%ER8kH{HYb>smFE!z33slJ#L`Qkn_rXhA z=?(S>>@OQdX+6c?@Z@y186)^Y?Vtl6%A{*IjE%jsv#A%_GqsmG@UwZYSH?SOs(V{F z_auekA*c9j)IZxvdEYENqp*m|S%E&_Mi{ia5{6#A(mFht8avY*6!-M!cX~>bXf$VZ z;Y2}MG(~4q2IpJSy=`7wNG((MNC%AbvuPM-$Kq_nbMTDWR0G$X54=GN3T~}+8BCi; z?={HERHC#oYC^f)H>!IfCBYSrr(o1nD8a1qXE6L97=^}7Saj>_i8EHLFFL#IM#1N9 zV{eOXjxHgu(*sPaAs_h5KCm0`8RThjh`HrXy8SBoz$nw~HpkHs5R&LRF3fqW0sx!EGQ~tpAap%6iDc9m_S%RCwO#Op+ zRkI6&u)lK$7@yj3Z)?thY2PzwlM6vNr}g`^q`eh_Zb|Md(QK#Qw|fV^Z9A8xzJ925 z*w2rFGDC2L=ORdn@`##N6r_xJkq zEj>$q)pOZO9;bT<8IzrbbQD$BHmTux_mE5broS^FJbFTS8ojUac!W8W;}UKS_(W;6 z*T~Hs!YnUr9l4tAa~M}24R-1DsiAn}bh` z*fiBmS?W$LSs8BjCvleh2Adc7V>v*Cpz$4;lhUcP*hUnl^qH$c*}*-Wp)8$kq17A% z3RR8`{V)1;Qy+2N*{lDV*M*>w{r0S=e(EHETGy(a|GGT-hWye;>y5MmR83_Y-7+k^I zTX_AJ_3lq7$XZj%ZMyQvJf_U;s&IH_=e{%INi#%t^=zG{NA|K9dsyLU*cLzZG*qSm;&0W92@+fy4n34t3CH# z1fIul`|I6*6Zjkz0c2QVVHP91#+72fu@P!A;CcY8|DI9ekIvjyQ_CNveWs-2_WSQb zIR;Sp52U5P^W@p>EBc8b~S{}vF9-*Z27OTy{r<=j)Bw`ZC#s<}3zWO_vp zQDyFiLUxwlcK~33YYDw~9sS`EbXbr{pR`Kf`MX0_O~#`e^dR2Joj~5bpa1c_PB^nE z2lVYM#^k!J2`9amiLoz$lL(?`!wHgYmgnTVZ)jb8v%C z2b2opT*#m5I3eC_z!7e7(+H)3ggGEhKiz69^d$v6}zfv3G(*K;j*WR zV7i%{a0lfj933VRKl4YFmY@5LTSiOT$?Fq zr}Xq4aN+snKepq*&7#R{$>O=z$AuVYK#p|)(xBDQ*15{D_sclV8O}Eo{l|TeDi_7= z(0(f{gg+D)b8%SwIu2(!;#30%J_b}GO zdep8j?viSG+!HwHCUiy}v+0r#v9XE`KGW!BH_C>teN!-UOS&y)AH`56;KM$*PqJ>O zN9R=2yyecf;8P{=-DzY=Ka4mwnv)JvwwHIcLz58TD_mv+v6Yb67JJh7rq$q za+9oC?4m6%78bl$3P*M>Kc>&p-P8Je?+)kCS4S)E`q}%sn)m)%dmv7&^L`gh&*tyN zeDOlSIVr53x~}D!-q|N!1juN`G|5xQqlssDc+k?@KDXhzZ~P~MWSO-(7l=^S#eH$ zSO3=8Vt>&Lwn>ZMsBEa+3i*plw>pp`a*It#7JZM|%Sj3lR7%L_57x#~q}h1#rqLm6 zPS8*`4$=ni9bIlKd|L=CsjY2~w)k%Ts3b4{-F!Sd6}_{s9UNmBouSH+O*l@ajeMnO z?JT{LGCt%DgY%PGN0C5lZ0m}jy+VaJ(!sZF+v0bRcv0R_JzKq4PWd1& z&53g=)5R^#DFVQ&VL)J_I-C0JT0S2Y{?+ksCc*o%UHTTjY)ZSF zn7L9+DXhcc!@IR!3-Wf)!TGr^mW)_m7umBUkw$88(ZKV)&Uvn&m_W*o9M`;tb)UHX{p-viKIjpH@Yj+)- z2V4cmq?}opxIwlcWPHlr`(~BGn)wOo26Fbr!Tbg<_);O)gN*TJbEjs$t5FRsiaoMV zvZCO@;7-HK$q$NC+&lhKpD1!OoV$ncvTT_fm$k$ZnB=qu{COaqoH4!F<+1Agy!mXy zX8%}m%{Cxodw~d7I!HR}5!0YjNeQET`befp_ybFuiAmZ^!PJ`T=%ijuB0zMbUf+<1 z(*l@mVh=3s3Lq*Mo+-7-1<#8y%^B>@KPA2^+i(MmHcr6O*k(eQtrAHI#Db8u)U76V z@}$@yi>VDv`xqiiZZ00my|xM?CdnmZP5?D=Z@A3?G)Z^7X=@Z|W)4yCO&bPKq@u8( zcL@dk?r(U_-{yRI$hJt{3OKbIkRb?cHey~9u%-vEwuRSAY7N|1C|EQYIbB9ZN+~rP zRV6Klhyj*st%fqmWT3sNl1v7T*W@p&)M5&jkwojtsnT~&$|25d5} zRHeE00ar#vBzLvR2#ex0|MNY*ICBXl85g2OwQ;N69C90x@|*-ImSoX5*g6wV2vJWZ z`sMo9dE`nG6!#Jpyfp%lu!uqC>XKtv639At=c6 z2TUHh4@L=k^g_C>vH+%h&bOIx(XGI#B^lZzdE~4_50NCnPg;FXm36XdMq6c7)QL}# z*G9`A(Y=Wg6SWi|nFywnQ{osMrC{4c$R$$qWSe3uQ^Zr?{@0>Zu9zojBAF5JlXQ`5 zMCS>?z7omi^6eF9P`-d)VQp5e&jo(mi zXS5UuRArmPm>2|dQr~WF^B=pk>dh1pQAW+Jk;@3QVUl1XH!<#jHQWEgmo|HI()JVE zC5gjATT3A{T#Tv>04(j=;hOvZwo8dZs>WunH%Bvnza19zM>I{8NyWUm1>pTkIskex zlR+u1Q*#s(P$eXMK>2q0>(E#H0IsjJ=Hil-(G6Avun#TRa)=e4B$tbmRAno?ft6t`%?nF9({7*QaUl=G$70kPlSaNaHnlAaK z6EzHou)d+nyoAWY9M#ZVWWm@PP?DT+GL^AtlVGqv{w5wuj{bIT9x!Zx>7*o+iPmQ# zaRP#|skRQpKSJ`#E8qE~UZy4PNtoz&3`a_VK{#>f z2Y&%?gD&@Q9KRvg!Dljx%5;ckQ=3U8G5e{Q0!`XD_WOz4nWVBkpo*H50As6iQ|%^B zh%k7*CXvnQ&gH9yhhmaNVsaFe!WfhQ$U$vYaP2`}iiY;k*m0ad*v&Y`hc|a7a zA9~$S##8-#Ztqy{ggB?1QL2I|57yX(SN1?sPgNe}(mDKYbB-(xDfojUx#lMWAvkbM zAescQj6LyLpM*8qz~i&@%-J{{CPjjV`BD?68e^$u)#o-rWy8%CykT!q|dq zb88+%<_6}VB?|scuVHLckJs%3r82=UHFOBEaJrO~aDfjltr3u)vUPWp$a$6?Cwyw0 zDAyDc&9wxUiXh_b0tg|Nly}RUAlH9-lCMMxaQBjlU*S7(+OC7`vM9vBg@ zjc)&U9{qBmBhLNk4}RD?tJ$dE&YSb*`t*h$t93p~-rFNA2vDJk5wYwDKD~gzTAUi? z!u&6B=KI&w>(;#vtT^X$xCz-Lu**Ou;sjWfSW3Pnuwk0V;&c&=%_w;6an2J5vx8em#Vp1l^iVz$GE9EN8e$+Pox1q@-Sf~v}2~#!k z2F<~!dXvlDNkV^qw=zblnwsxh23h8%DANhBLXtTr09ct1tCPIW9R{-`H+@qUC`e7D zmYn@z4Ky5+N=P8z8MHY%@B36#-J}rKoVWDU!~rIPDsrud1K6T+_)R1x!{i!t%D58} zrho`#i=oJK!k;=RLUD{p3E?S52N0x-N|r-YVN5~-K{%xg>S-mpm1YD?!Xn9&Ob+Pa zP0Uyi6y8f4GHDb_3dO}7T&&3Dr4n+&NP~U>pJAL5i<1jGUqjs!YOOE`?twsTnBbMq zm)fvk{faOENI%X^$s@Yx!-5CK&#{O@(W0_ z_8{`m{r}cM*uj7OR{zl7JLTY%OrrA(G|5fZzU9-09`)3k`f}a>&UT4ccTN6n-Lzv5 z<3rpq7v>E*?{<#+r@@cd@F(!I@A6OlTzM+q{!Vkfb{_&~iXXQ>w@Ph3QLUr^y&dG+EY8{+~(5t(s}a? zIMiaonu;Jvxk?q0YOon;FexnlErpg=FBKCiB^r6fP_4z5El{pyTEi(n&6`EiW#-f7 z+F-?xp`t`BBRR-)Pism!HG-XTBzkFUs_I|9@O+)*)MUG1QYX0AALDAsC)DJVFSSYR z_WkD_4PHv3tfq&M3&gl>)MVVZ6bzi^li2NSztgtQ9Md{R_|54l&g#9BdoWOHeM_#d z6OyM@a@VBD-XxrXo)|=vw*pbCJ5 z4f3h9X|mmy`ZYcm;Z31NahFD7IZ@Kmse1M%(e|z{q4b|WedoEUtH{q@CJ-m>rIz3a zLPrs)VcigO%8-DrHNRo*%oL;U^oOm(q8N}4s;ywHj}=5o7#9JY2qJOqi2bI%saXDQ zt-vM-C!^L9SbV87*+4=ZWqw*JWxnC){X-}hzmnDu4o&lTG4aXHV)IHEJ0@=cgyQG( zsCw*qbg$Tr9ysid368BbAPs~R4;~AOh(>FaQR|{X!#+{xE0T)i(p6gn02yg-&S6x- z1nW*vuq5Bj?F|0TSJCEbQq?{6qOTtG@x+pGz zP0k8pQZbo>Bgh58OjzpM+KFME!Bw=8H6}!$q>#ukw$sqgHmE0WsD%&p0ylD4|tASyP05VnJSUEN@l{a&!P zv4DyR7|{ztAOH@`nIv0NSQb;jkZ(N(V*(4+lC=f{EY*PzF{uPx3*jEhc^_obrEuC@ zO>61v5oZ}sb*o?g{iaKUdtmoz=yrM`n#Hs z9vyqu3KOQEE%VGBy@d{`fw_5=E^B(Y=JNN15KD?=QyY{S-EU2Jiz(=8`~G}>WjUC+ zQP;%UEDFh7-_mSN$U;r$p3m}q(H*`|OR(?-=WQ`T3E|{gno3eD#6n9q=5+^rO?Zki*o;LSins z9&}DRkC%F(Gv=TY#ezHkcWelYV=CZabs6F0)+Y$DrM2CI2>KgaT?9jx%2S_|r8-=Kg(sz* zVJkhx;-#my`XicY=lpeig(e3VCsz;XOquecx8nc1V#}15<1H z8pHr_35soMlNX!h9UUzI?d^wGKdE1et)ZZ1vB&(Wqsz}puQTXrnV+JE^>zV5DMATZ zmrYsa#<`dPq0#!yJKQ?(R2^V!1cyFgtqkbORM)ha{g@G2NKeq7=_)#fO(Wjs&z^cK zjw)eul`4Q@32)vGgqBNc%##u+37L@YZ|TEvX;-(E_9&5+RwM&B5=t(hlNU$}wW$Mu z#KV#6Gl;1(wfW80nTm(j3lI8=iSWnwxRXVyd+0VZJS^D zB(JUST)3=-q^YQ966Rl*@#`e zYsYXJWTE#IG5AbCmH+@|299P50Q=9aTN1)yvqA_05+Mniu&&mB&ue$v-D|qCV_sXN zl_a3@0>Fz2Ap4mXx-CafvA!6%|6haNBn!OttvxgPr^()9e;?|8>ejct`d1Eg_Np_t zelzv2HEw-3mtpPQe19L)f0~)IzkKYfJ&j$fU+UL=SNnHyAHzP+`t$WGHO)W%dHdOJ zz&CHwr|8b~=NkI@Sy~zudU-m$*>A2?xOn@UUmw-}fJfNYtNZH5KK)PAd4>D^>GbVf z`(eJH>wk6q*I$j+U$6f7s_iH#Kw?lYhEQZCwmB*H)GQ)Df(mCLHZY_y>qVipZ)nGV7chdvHx}xcCs%|!KJ0X^Tr!vPY?_KA>e!Jfqp!q7 z+-Lw2-CSxZ3-Rz~6AH|UI7i}WMD+LxPgVmlrnM)J{xcr7<45OP3q{`qE%Z@&H+x)+ zCNIGf+OdXVN5iKG$}08eTy5fjTcW5;3Un=+ky(cm-(=-zpCxNPKew$@uvA1IPrU`9 z8SfzD&Dt0g)rq)dve(P`)h~<^wNmdpW3fA4m}=4YYWRM?JO4|r&LwVnCaFtZsO)}T z=JeR}X&(L3o?MGAy+?{8#Oj{k(~-)?sG^I7 z2(GCm`$G7u)xa$8GH%PQ-B-jMwfNHL7DS7r)_c+WOr`oEtetACT0|Jm9Wx7$^(_i1 za!&&ewIfTc72a;MQWt2ybGwQX&Vv72#0pj%(mE6+(m_f@b&QSc;wTmNO+vI5e$CsM zf&o&*Ov1<0l_?OJHR)^%9JK*S=o$0}J676))c=XZAu>Mf|98sm9R00Y|f_nK0=BN>j zO#BAN+`nRcMP9WsHS&NCGC+@IBFkg zBbAAhtyP~hVT>yl-^=f7Fk}%)Qe;~2vG#kcp}XkQsGsv&cXvxAJXkkHkd->MGS@Z7 z-fL0@oLk@uwE!}Noxk4Aerw;@GivG=W?{V+>+<~not{mN(ti%xihldM{JMY24|G=p zzjUKyOwJqb7R2;W@&Rv4yf%hc$`?KF)!xckoD3u`mQ+=Q%pmu%!3Q2a@lh9>{rNpL zPZ|8sC6}o`exk+JLCUg?iZKe1GcV}Ib3gyjp`Fk!I11HeEd=?E$2_d)86aI4PPMeO z^)sEnVfNUU>qD&6tLo~`Z{Kge`8s<3JYU{_he0Wt($aplkd(?Qr=szkruJlxwK#Gd zO=+9R-`D^Xz1t)-qH82_r&m1j7!-xUS;$4>RhRM)EFsdTE`7E2yRrIky{!kACeEp6 z=yd2>`E@#VIzBW%&!#p;8T+^UQ@dx|dwZ)8^DU*q;plMBHu+}7s*&P)^T>hAIU75eqP}9)k&^DHXXWlVC z2xuG`jp-ILZb=+#(o_}r5pc$)jQOTpLT{K5zAK@T;p*5eGL94c2}GdnGL3jp2_b<#1aJK+tbf3x~sc*UiVky@%^3_=iUne z@Cha{jPcK4*#yV176@&+qL+8H6W|Yw$K&_5I2?;o$UOxVWdno@L@5%3G4r7Pv*tPYXZs(jFjhJ5gPnOqbx_xzDf2phK znZNb9(bSLF_!H~L|9bU%ovknK*L#}!-}wDj*tU9m{qEeS&!eS7Q_H`bp@5$S3L3xT zitV_^+i;nPA!9W4^DtTN#Mu8p|P4A%e$f3@zR|tI@Dqm+zU&{PIq<6kT8Fg-@Rp{7b zc(|{(OjJItN@nY6FNQ{D$6Kup@)!N5TC(#ImmEyG>b|F)x=(+pso65uK~-Bv$k!mt z){b7C>@U4aK4@YJdB1Sc&aD0Q5}IVLHT>3nxv*a6mtOCkpzTK~NLduzIYPX~6fmcg zzU4R@K!7ZHeeC4Q;I#Kgr#tOY7=*E+qKh1UYM;^bj5hJs_X_O`XZrV!T~lA(*4zyH zRm}A~y!-if-hKRoJCkQqU=3dT;Ko&jT6~@pHz;@V$-NhY7QGsEd}{>F{T>(jnzCA6 z!ZeNP-|N3im)zLARq#-v_O%GzD37)dx5wQMF5K~M8sk3Q@SC{eH2B6l)&3u;4gOLz zOc*aVs#`Q64|CoO|1Z9#>S<@@aN%?cXj9>am#({f__TEK^B-pQz{|<7bT0)UiVouR z9kLktCV0LTC~D)%RtyhYCeahgh31Ro7mVjVSRd>~`WlO6szo|WFRFw04RD&q6gQnN z^PT&aSq4tm64sM+*|ntVMPjuxo05J;zZ#!$u%tOHcD3ffwAn~Y3Fq3^WE=ap;^aOO9nl5(Zq910sz=U+Et@04&%I|Q{?*I(AM+65qz-LZ`x=*3CK zx`<0%ew_W?M#wf)$I8umE)o;h@8YK%m5o|&85myVa%*{`sJ%KMhnPx}OR^gtLrgR% zJT;EJnB-U=d9&oCqJ$q>NZWrm_O4~UsI*?F=<@5!$S)cPWfQ$v!gjR{^0Z|i2a4F1 za7}A=b=^7JSc@f0B~r}uyWit0p{Nuo!@{8t%(^JwchzM)%EvoE1d4()^Nc$lft)@ooiB4P*! z4M%9PD4(vis^Xy3RWv9M6sl_NC*YCC>DRaEcWGRRqw=t=b#5^oQ zj*ky>{{gU(BX2>oX8+F@wC%B@-BRuGECLm}t;zg4@t5$=!nalmse!K3w9?*`88@(p z=bdBhdt^mOSLD1pa~5aZh@Z`=Ep}b;?AWg|V|6TiZTqdV!+G|`r4?~cE4xPfES#Pxw~oW8ZpNc{pHsJ%H?MXLMcrQCwcf2vIB*&m*>$vwDQcb783f0l znm>J$UzWaqc-QDr{~C=Ko^KDon6BY^pH>Y!;7q6QWOtU3%u-%L3m zZ3i;WrN7u*JehGlg#6;o4u27Gp;=aw%W&Ul;x*gh3ttoq)sv0~I9-(!K^p)z~HwR$%cpFmz_L{dryLdLWELD8rBE36~ z++S=Edus&oFssS`_#P1@S}P8UIXY5(zwWuCaXYkt)YQ<`!Iw&TarH5^^2L`cW|(n6 zK>KnS4b9vJSfiC2TuLd&ARJkP8`cdJzCd?$t+a1K-!E1#@e|{t`W=j$baJvi*@qNe zG_fxlK*lvm=X>|gK018Q!6r#kjm~-z1}>lK4fQVWkDg*jAxsEu_)UY#B1TJ!L+^(1 zAytGC`m*l2ccf&ES2V`r&FK4VZEQ?f;y=?0ani}5I{iN4Xa4PAcI z27D7Bs^50Lt;KJj`KO8JSy0AB_|dct=61AzUFqE$q9cCbmvs4yN$q_c3ucS)`2M}~ zsHz70H$3JRF-^>}Sv;jSFv|aS#B%w=*Sq7U!O4s-4R509g8?r>j*RI^zcMSoba&DX zSLosEs9gt)7dJvEnTYYNZU23uKZ*e;JX_klLPEU%+}wG=&kpn^`@I~?T}KSx%7y#@ zVqa+SW^bj74+kd_MaEFnmdbL4!$PkGclvCzeZp z&9p@k74K$&hboOG{u^hz(QT$mQR9lyC9E^v)$FzkbL*>AxNmnSvg^tQ? zuw0`q?}CRv*Gmsk#K@X=H!{twQc`urc&POT^E}GR?O_ssq9Jee$R^+8L4}Od7jBL7 zFMSFCKpdR?U>9j=vG^kz3Q_#27X}d95|CIUY4HGkbl-!xNnzkV6H7vnM6b6|UW7Xs z<@-50oa*37rF)5{m`Fj5L0ayaz%v4ZY>5RNj*gBTz1v{MO;86Ct=fr{QezZOIw}=wCJ>Ms z*1483;GDd$In$&`rJh@i6*7niL$cY9OC0iNA{nMj;5cnbdnnt&JSAjk?Tw9- zA{&e(8y)Nn{uHbewz!9aoQX-x7*u*>E|XFktvvFe5*qUG=G9pF^1Qhv&rj9L$zRiH z$aU#o^;fDFG7f(~{Nzxk1`$Df0%QOsmw{}J1Xv^sqicd5Jjh(JUnCk+fRv0tCc*T1 za56TaF-GNQDdZDx-aCFQ+Vm5TQ-HBwJIJ^~HaTe*gGw$|Qk~W9?O^%V%Rf#gna0W9 za*MSV5e+rPX#PuPg^pY&2Ef?cZWz512N;`c$k9tc$nf64enYCxHvZmV&bI=NP>(8K(cCb=U(^239oG zLIJQ`rh8@R$?d}zKKLZfIw~a*Ou+>tK`AE42MpjBF#Qwvm(Xype)LG^NkxPptXS?= z3CdD%4eC5_NWA%#@LK``kU}o*fLN3umUWg7p#gkh$om#@H}(h1vOTxSm2&Z}PFb`L$_dzJ-tR_~~8AH5QEM0?Q?gCCHS( zLNK?!rSI{@%WX{s0nNy^Ct*aaIUR%+GLE#lxWX=9AUXafc?6C&`PxBA=UkE;NIm#U zZXQ6yW~z|k{eK9_!8n%WlSbBPt8tGe2131|<4BIqsfC4Hn5w>OZl}^P!3-JhNCa7T zm|%pV)dI2SRrO#sHjf#aNio<-Kp(u7C;pX{w{GPX0{gm5l z%e*yWMp6vxMbK$tPbyx0Z5eT_1kRhj%9}9rG+*|dzj0n|#M z$R;I{3LJ^0tg*F^u%jb8dEnavm5kWaV4*BQ5nc+w)PS6OBErs9lNRLviSFn6H)9!q z5Y8P;d;+&SfyOq1E2fSM5`SPygZi6_ne7rvEu=93#qzD%GBTzXu6W zgfVLLkjFX;8;@8ebxCi2Nx^nk+B zJlh=QZb(Op>7v1e3$&O*0*MGf6we~&BWUI@jyV%l14_nB3hiJTdnJz|J~Q8s zo~x(!)>cQ-bP~k%)}ozEfL5J4hqxa!+ZP=(;OEg6<^11xmwKmpT2;DxE`A%Gw;)6K z{+(I39?DWI)k)9$_5bv8o;)}V_1%M8LB#cm|4%2Sqo<*po$vp8^D}i;c?|#c5ByJm z@PgeizX)el8qvJqT9ZI08Q?Ki)1DN9*2bBkL+taqA@bch|CEbSx1DFm1!-H3R^FcZ z|K)k~X7saavs-9a%6I%Je?dW9Pl=KOI*9Sgp;{q?MPst${F*9bb)}{2@z101nnqG# zDlQu3V#p_`no_iBf%l*%;nz}Q}3TmONF+1`O z7*;flF_$747uGu4YrMdE`t>;pJt41UZ-cSaR)82`ladHV&e$`T4Gbmi?xWTBrK1Pm z&~vE*Cn}bjGE1W5;4MDNX)+KdUkx*_4Sr##hee$<)f~F7*(4_9s+of$?eevm2Wd!5 zgs`#Kse8x}AD%p*hLg#P z0n3314F?l*!GiN1ybTi9nFamXA7JbEoW;PO_L-mErx-$ED}inBzwxV8vx4~8-~4sH zbN?BAW%s)c`Os}TCH_eOlQE~d-{%S6PRH|3oz;4#ez~pfle^Vv`ZK>4$9z3I%qPPJ zb?IS$^KbOh&gbc~b9=d-|NoP#_jL2GEYAFzw=)beNmqOt7S~YTK_>7a6oIZ4f6lsL za86UjY-*AS#D&MiaV_b3DnyhtxSvVTs(Ue^VHfePVW4VK0OE-WqpT4W!-62mahAMG za5lJe6kkTbLLSZ-V=lV9s!J0BtPie`BQ=eRS(Abdt znfjKt{|z0tDU%T>;>3Vw5En?MRvx6RxC@!dBP!Yqvom@TZZI)jBL+N4DR`uvxHSbr z%1Vqx!P^tRZfru)#4QCv(F;`EJIs#6QreN%r0%519hsW0+(~6Qvtf292_oZ?lZw@x z2(-l@iAu%g_FiMbY&=j>LCirk36~Uz_9r9US7Qin?y0_B>Kf;klqf}9G=m3ZEEA`N zS`NJ;lQVvohzuEKo!lhv2%CNI;5q;SL&YKcBvAN^ilqK(e5%P+(BP zE=I)*M+^W_fBeg_<8r<$o7x4p4xcVJXQh>`p))V1LLLsyN)RC)iY#{xR)PQ(9by89 zN2n#8;I8`|WBS+vA5~K!B(Ac}Sh*-A?`yPyd;h-8KC9g84<+n6C&$i5!Z<;Pq@tm) zh=tGxeII{mZ;JgcP^{u9wVYuPhbkdlYr)9!wZ%}8PKfyDByG<V5C<)mR z#f@U56=h<@f~^CUx^2OTSa(>JBH+O-$Wk$so&q9Dqui{AWVTs;?yTaK9YJVC8jBVA znn(y^_E=*Xm0s9rwqCR1@~{Nx65_c3#Eo$ga_lJS(Bc_A+*ZqVi>v1K91Jv`)^al9 z+N*R_?N1bGPvNLs-CMOgH`vkEN}H1-wU*aag9b7dG>a(2wf8WcXzQB|y(aZ{m|6@( zbQK$*h}tENQFEW8OW(iJhWhkPQ`fLTRBVean289D0+av&of3qO?Nk4_mo2N3F;FcY ziX_A^9B5U~$Q(hv$C=*U>{(NkDbYw@Q-TMQ(1nyTXW6B*2Jy{~k?zHZexJ$g3Y4su zq8cnUwlfk1;gq-xr=bpVQO0&)Q~5NFUS_qxB&_y{l&&F&Bnb*_3ksb(*KN+{8r4;% zGZ33PcRfTDli?DqLu#O2*E~^$e5o2|*O@DJaZ~GIzG(%vOEY7kR3B<2CnfR@8!_SY zQa=S!2Oa3v!uGffL$D_*Ax@NM!940y6aT70Q+cy-N9a}nQe{3Z1}Z`()V&xe>%ca45)001xV5(U;*upWIqFCOuhRnvRgIw^ zkHK;OX&OUqnqAqF07(OSO9GOec2(@jg`1FU%|CCr6}6aH#ZU_ahdr7Xp>~plW&)!2 zOiIa=@hd)_7*36tE4OBy-Fl>U&c=?cJ&-(k09#Uoqy>}-q-$bImK0G1nkeMWY16Z& znj~r~)pun^328*;9IL7UP?`ZD@75@zZC=A_rtd_cNwj7T3_(JIj4I$6iGniCEVqvU z*$@x|00aOsbObj5KyOs8DvAQi>+`DSekEr4brL9)3_;-WPuH|d01?rE5di?UK@B7pz*1(+kO{9N-okG_b*%#(@C!%~ki0HX18xM}r668eAWQmc z`>&enwzo1su^89J86#1krffXZ1OsfOO*z?U z1w}Lk0Pbe`IkMI(AsE2{&jMiFOvF{~9_F^VJKWZCx#Zncyuo=n1SIGJzOHvt<5Cg@ zc;6=#_avYG)6lQ_0G%Jc^kmdBpU((cOfPi{Qbul?!juCt%|)lNNU zg^$?vPp2ao9T@u>+S8BUynV253?8RjkMi5|@+$rLnAy3U{Lj#2=VaxM|K+!(^k42k z`CUDi9;aLWpU*^2{r}H3HCY+d-@5h3zWPV3ekoKw7eI1LDWrQQwTy5m*4QVG=5OtM z<@ztpr+e#q0_Q(HE!NX1b40la-FqCNEu!L@BV$**k%W8Wx-?CkdR4AWBlO-9HAkYR zStsfxB=(IhwrUgA)Zn^&Scj%sA10!V8YS0At-E{l`W&}S?mHt; z9(-ylGOJ@`5^TGeuTog{qBPDw)BdTss-NHHYLz1+8kJrj4uyt@M2$^yeJj6M4?bmb zI3}%C@R+2)Jsjs2R#9XdRkX6Y=GD%0r74|w_+;cXQgu+aQIN~%dS;BZI_yy6tjvT$|PHxYvyOsuN(Ni`;pDpxfzia4cv-0%k|n~o17qRU6x;3e5;hu!WTb+Vki<5L%W1Xs zlz56eeWz`2SC!L4r;+XZun^f=dh5Ay4!ga&u7LHA?Bh1PBA1@*v9xs*I@N1*=rOc9 zvNjrjUEFvniLSYkJ)4yQ_nDQ?&FbcmH+Q3UKuf}WFzMj>&5&Q|^@x;q2R1%03~m|i zrF}DRN`U0rZDuy#A15Mz=AbcvLf{b7_cG`nU6#ACmF3)+6&Y5~6a zP_>}nZOQ`!h_z9C?kPsYz7wzfwPqJ&WO7p}+Cc=`QmSxViA?=UteiaVAW!3XXZvpf zY~ypC>ue6;#ILiT>*$aAk#3_O0kJv?Yaw~?nyTF;RDT8GZS;y*h>Z=P{ z>raYUXGZRJK0iMrE0;U&o~T9p2_2w~;OR!XE5OBC%rfOeFx!y@-^LJd>K>5xQqxb1 zlBghU1-@NBDQ z1wVZrgomZ*(=_y5J)oHD?dAq~dbK%czHB?_WrJrxZQWs>d^H0}UxNsMwty*CE!BTh z;I_3uZo(8)@rj?W{nbL+DQVrkp*GO>OLamjQ`6k0b}0!W$!Ut;=7nXR92kxGdOFpw z9$a&cbnd6+(Ja+2Fb#GyFGL{y#coI|f^m!Ab!bbbIDWZlP2^$eWCm{FR^2&}8Au8;SAU9ucG^WOAW#>F0M^aw8i zc5cPAAsW<{d|BTxu_>i`wyMV#QICwB8@Pdb^;7s1wa?}?sf*pm$;r##&AlPCFpq>K8nIp>Kdv*0{dHn-OMRO-&J7{k!9)0z6-uwS2O(V2%=w&{`@4 zw@i`Y+G9i?_JIEieQ&cGR=P8L@8i~y@=tW&03(E^aBJFmYcd8Kn++890;6v1cWvJr z7^*s;?J&QLFI>6iAe)+nUTnJO>=UC|*SDw-Ipx*zh>U#8;PvJ=Sa5^XK-S`W)H!cm z1zr1Tf&s;;83pOMLY0pOeXZ8Bv^`>$A3PPEPyS{lB)(E-Qg}9E{3;e~7SL*lt=aUt z)dSnkf-ea@2Kk07!!P2#zp<0R6Am(3oJHYN$3bI8+fp>S>7p_gSZ}QZ*5-mhqOXSR zcwY+C(kgov#Z>Cj&Duu4vpB5=Ydi|{)q8jCjblV3c6QG?`EWP+76>7AuW*jOfZc1{ z?ZX;L_$iC7sd?l=d4~YS*|@Z{kID!0fU--hA;GFf-lS^}8vovc=nL4erum7+O56{b9Ho zWZrA0w1&(Fqe>OpN?3HW7|HimMs;+?)x3~nTRY3f)T_;O=Q=din4~_saC8^i{q@Rs zmE*c{^9(GgDAf;u7X`Cmv9q-{dSd^;39^aVmo3-<$CSGeFaMa_MSlD{ca$a#+rHB} zi+1ZP0WK8%{swMyC}OakrR;Od4*vyHcpn=z5;J|v#!o#PM?))%$S&NiN6kGvXRhpi zZVz6ucy%ilizw9kKJ|SPc-vF%C%EW!0oq26|Du##4=2z<#3>94Y5Q=LZ`e;m+7X9f zNu0+mN4{C3{y_{b3rHXc9xH$^Vq)2LCbXN*;gi!&J3h-fLh)^eVb==lftfgfv9RSO zBu{1;;ivt(52!qiov^EZ*Mf(u=-v_RV!+zYP~9e)y2YeV-q{o3(Av7%z<6o^gwsm zN@?N$#WFiqrU#z#ow1mFj9ez|M?c#T?VSa0xpnly>-Mf_eq0^RY~T`NcKx;I8)jx* zb*voPtWcPL*{%T#26zV^NyMRP1)A~sYif@o{w&RhKux?MO*6MvPV@NhG$`e} zT|kWo*o%sF+4*O$Lg~YJiEjN!uhwI1Eb4=}@j5EFdzSvXcTPQhM){s`-}pHpy3dSe z<@4jBE#1w02>TJdk{a;uX(XCPPc-Rqm*p{Lee#O!rP&ly-MuorJ+56>yj5JSOFK2HtLCf$mPWfr6Kcw7XGvSwmFyt4N=Jur z+e%&Jt6iMi$*$jdZhy94%;L{+>Tur2fhh2vrSbpTg}*^CoqwcDV>p6S z)8wC=5-1U~IExkOzn>OfZ}Iv`zn1vmo~^z`u%nfak)DaA{!iySO<7sVy7I1m9&b(( z4|~P;!{EtYFH6wr0`7!h@|92HL+a(nBdUrz771-VeRDfAbC`K_`OL|Hr8lg|_Xf{Q z%H$eYH>FN$55#AiFD1fQc63eS&@^%#etW%ekMiI6<)hp?of}_9Zcc8aKRW*rOcZgz zrwm3mZSVC!$9#eBI9OJzn>j8}8wUmjP#ZNfVHq5Xg_dOnkSf8SdB( z-o!(fg~tRBr<^gU;L4ThRSdOo zv0rs%8cwAT4S^LBUVNB!u=t%r`r!olo+?Z1EVsrwAiKi@2l zjds)r*E2t#OBuHR$xd%aK9hrl<-2Am670IK)*0X+i)A+)+-Cj@!p4N@{wqZ&!Ro;$ znC&L{uE!$*>lJ6rCtoA?X#h99tV71#f1iOF`m_A>=s53bTL0|dufhK5`TplSY5ehb zfcDIfpX0Cl?fjic32`|UbmA?m80-|CUKF+t+mdgW=?Y(md0<}GuM@~>eq0=;x>9(} zDB^6E_X_(0^QgLRSx?tq1*|x|YNpJNFuF67u35 zwCTUeYrgf%)kAc_waVYu(%-4=g=371lckyD-;Y?@m}#E(XJz>$_8s?j;ja`bpXrFS zR(3=7&Z*YLZ*gej?|SmIU$E@juHlVoyuViIGN1ZKIF-WReBCwkC9hWP$7@S_q+j{i zn`C~%X`PSuv7X}&{YY>Ak2~tSN+?Mr)ahUoMW7ZKk&RbO?uUimaEDIBQz_0fRyjb` z4`iZA)?o7~E)s%NP(emt!1M!{yvW`B{PoyhX>hNSp(v2}RBA$c0k|Se3z7-X`QJ;x z+ME`DzN0Jp(w>};u9Zfqd~V7@L~#&?0|v2ziI0WkOzeYvdHUeryp?7m`NdRR${1zM zkONlOCS;(Lqz$?bex{ z>Nz+DLVHpX+#xB*f+xWI8Z1shkdJ-MEW`u#%fvjTXOUgZp&Xcr+^EGeIg1jG%>*d& z#%E4jV(0IzNBp7oe0-Ip^wrdAPPAhyiKZnPz^S3mL1Y{+am~`B+#!`?T#Ktzqqf(= zMk&EkF& zr|P{Uz215ulqOSv1CvdLTuVf~0B!W3z0k>kxiO%aDG(}TN|CvdR|_~46N3m&7cQJn zPyo%zU}OtwpiPAhLwORX6r~x4H_|CCuP0^cn0D2gVo>9J)5oCeyi#+>64H6K8}=#$ z<^mSCcUib4A!&@tm|O0OOt14|8cWF=}F9Y*KF8W=hBe6J!_GiOMTb;dRu4a%pC^ z29-4ol1@}!dercpj5z|dqj6L*bAT{ngG89P7B4wV9SeaCX(e3jINIryxs#U!;9vkosQRw5~qCuFuRRkI|E>N0rd= zD>d_NNtkk}h1Bl05vD>Sfb$F+nA>0Q@%#^k6yPcs*KkJ2`uqx6QMXrAS(C8_>=Yyw z^5VHUKTDW?>z++Oe@m@G#y!a|q@;g7XbOUC+P&>(V{2_imOHc*deWkR42{OH@D+)pmWZWDPQ}CUW@H77!Z2 zoL-Pkrj&D+U`okbS|-^yY&)%O9O%`gd=RG0ChX0aYpaR8dF*{;WwjQ{MM`0Ea7e-}Xj=?r zT#hJe6J5<*yyl;cPbxa6(|LNg{8Tq1RjPzuj7gHu$&>K}LOuajYFXnkUwq@* z$y(qD7(p~-tGOax9Kf|yQD#C^PlQ?fj$cQi&f!agG84{}2)R&dxlsUw z7+v1^cAL(AkaF&`MjhDKSajQoe~31{h>bh?8z(4l)hu${Byy7inITNkvH* ztVx5!Mkx^I=FYLVDXC2V3`OW)DX)4FK7u8JYgnKel1d>gNlht<*HWb69XP;2=0Xy3 z_0&XqGq)giHdZ=9n6b0r_aKKl3FX3t}=9 zQ}w+vm6`|#(Rq=6&Tvh00SO;L6Ck-JxD-nbFoctZrc+oMT%GgjU@#9G&Jx5Rh^11` zIpmD``Zv=ij50>Tb!sKEb{ND#hZeCtnP3OPzC$8H;FwDxUQ+|%4CcHF)h%9TLq*4E z6T1RmFa3_^LmN+%=`3944Xqgh4p3WMp&?*e5XH(Fdh8UxQ#-Y5b&X08$G8=_lGT(3 zRVuAGTvJS8syCpGh+`>%AXtn<(@-Qy6nwCi+?w!I8Zhii$ZQb?URja_)|(UB%w?lo zdWZyJY8%M!(J*TxgEasOGFo$5!5|@Lia9SCsPgcfCz1Gdq3 z);w$P#fumer}Zg_M3e~nI(3$K+9gVGD&1yj?Any62IDoX*$YCRlz`|fv2VgtJ#B(= z-T^ddNR(A7fM4ZCpwy*=?STZ>IZsMrrBrPhK zOa<2}afM{1W@^sTxU~~qnvm-p6ed-*sw!0*;ItOaq`b|7MFywdeQC2)gqpM=Soku*eM3ICT9pXG}N$cMa`Rx>lYz6>}qFDXK)h;Ed+R^%*w`n4cLOvEyR7iugYv5 ze^}kQxX}YlvDm$_bhNTPN_NP(4|X0$$NR_Et6t{DchbgxRVJY?JVZnHCTdNEOBbn2 z#>Z=4$1p;-Tu%z2lWtC_lChmmg=-PF;=?AfH#EG5q~G4!`N3ztd{%5)@EX4= z*AvtNAyRvDXqaS;*Myt>I~Tz87b2p1rONbRo7?Tr~;&CCrV`lzTA=kAQ^9d>%VKiaucN6#>qLbQmx>M*CrC1GyZR~|6#2|ZtZRO#Ou92 zLV6H;dAOz-`vc~bpmYv^qy%k8%EcO63YVr8uMy;EZGi#)a%-%*m36Dk@ zaq#-KP^HQigJ@V|fs;c}VC7OVic?cf3pndBdw{Zi7SQ6j2qnF;DF-TKI+;sV8Jp%k zR`mJ*f@l_FZO)>6ffEd(QeuhW%@~ZWmpia3uX}(y zA`5ZJSBh{04WwfU3Z?)R?MXil7cBPcng%RfMS4L`VMH|vh>Dpw7z5U^^~f2xevKl* zrH0dFCW-j8kTut^C^C&HS!_ADdTTWg**S|^=>xZ&^d0=|zinL;{>ycb*Pb6Q^V9LY z9^^_6O-4nChrmJ!Xt?G}v-X+JwPJS-f0B+5?3DQIe}tYz&r~D85lc{2IZO9whR=|(RpJO=%mylhHMVVj$3!wry+EZ>CllM-ck8ahjM?DOr zp^~mNUbWb4a59e1#g#XF_2Y*+`lDXn+LOF%gaI}AA#2V;m7GvD8A6Fa~G=P)qK|R~4W8UH*k<30_mPuHC{xa8jhSBx*vY)}{s{ z=s7gu-fvR@cW12Y5D)?Y1OPKc1TX+lUR8dn%mAUTpH|0aV=$ zHRls!t8q1wUuo~ZK=}cHDxy0g0DuNCE&R&Th};l2UnlFr1D_+PL9W3&h$g8^GVlxS zNXlPb%fi+5`#rC2|K4@kt?Nqf)>PyA%iLXqhU&w%;+^W8*F=)+J3kyL4(wQV<;G*w zhAt|6iNFBj001*HU^G?$tq@uV z2TYm(`vQ@p<+5XP4DbP7v42K+HVMu@{z1vME~mJ-HZd z{q(+GwUc!^$4W0N-}_Tf)T`(I=Bj5YG=Qhcp%-2Rp{Ogx$JF2`onOED*F$P|ym}gq zx^K=5y{qR@`gI+zoiFyt)E)clzj%M{&!7I}UbcTu{^}#Am;8tRGc$i`^07TNU$1-j zeNa!Gr=O_P)%N}CyT|>`?!&tUd!1*(rw;sbJ&oT#xtD+D>`&V_d3tD_mv;62#<{Qn zsu>($BSo7~rqgRHWl$TzDn;j33}|+toac`djy4_(Yf6?IeBlUPE4^5ad8#+*K|6P6 z(LG(-w+^&Ztv$E)1r}J7&67@%JLL(pskVwtyirdIqOSkRfBua`o47*e5rB`{WRpR-du06P2!mU z%nkk@BsFOtsIZoDRptlHZKM)a8Muy=EP+zyl-#8cBeXM>PQ5qS8X8V&#dd5Y(IzZ} ztlRYnty(Tx`xsW}l-y=EJCLApo;zy0Z9=zMh$XwgYso{hL6I zSfw%ZOX*V$ql#Kgs``Ah{gOn0zq|G3o%;ICK@(eQxThS^l_bN>NqCc8h-w>D0%S~!u`4x|W%-rn)$6}c)%aP{Lzsx({XlPsN?k2+QP(HiYbfb-?ao#f*B2T^H z5A3NcFWfgn=hN9`LF7IDm-}1z^9fTJT&=JpSVgtYYf{(_mqd3d)-)b-k4pWsFFC{8 z-OLCU2vW3nP>h`%q=awr0u7zG-<-@o_p-ZxsB>XIl)q2bbvI5%Y$ota7lqT7r$JJz z3G4OOFvZ(Kvbu5(Yx}yA=v7;7h0*5W4%cS~T@O8HgmHrISx}5T*Oz@O2XP`qrgdp* za8Y@@_{fMXCTwkP3dsos_ez;L$y~cHCK$yU8RtFrA~qeHz#xCLBSm4S;-+zN?;y#U zlFEF#iQ0S2{hXzY9b-vj`cmeRY2OSLx8FyLe6}m;A+)iqR-B+^v7{H!sCnZ%w|G<* zY!k9=-MtLfnwBm$6HQA}A|G}`TGrue-j9p-T*+lpp0{j%(wDtvnAa-6yLW9yxX9Ok z7Hadm_|I?430;vdt5$RD1g<*I-=-5?Q(KZyn7ANU3w~94e16oGT+Ygl+)3;yy=Kip z7Msxe6IK(6i8mb7tb>{Skt;PYoBuFgw!IEss>R{7F{Q}Xa;bU#^5o?6F0V*4tR|-E znD893QD5~v*`MozNRHpiJ3Vczv^S$r+gOofkEu-?E+mO1ygjbX+nw}!vvRIvv6RWR z%@uG(-+QVIgwsCUZMVhF?bh^VkG`Qtb|qM6%f#r|pzFNP7{lF^i|(Hua5@k-l#>Kt z9NE>K0`^_Q)Dz8SR&A5Gtz7KCNc0dvJhnY~*6nr}k~mFk{bRR`H2;alCe$XnBqCNg}O;#T$6V9 z9XfrX*Qk6WTP*h$?Y|To?-DeUlD6PZ&s-y#A%82x{D3UH6K=GFLGzZ5cS}&T?4oCGc?(F) z*H3qaC_RsSuH=}YAWmq1Fyyf;u)6(UuHDLfpr5e~yr z+Wi;~p5Yag!y%m9*kEbfv(mR*@_)+jw@Wx22U|Jo>s)wi#v1i$4=?kL3!7*8!NWxi zX7BaaMiCVuXUH-8|u>PEiwfOEfXLz66%h(;(K(7mjAJ9I3 zpT5qAwK`76p|IaAonR2f+lMyh;X9k|Qir9?GocsD*K1cB>!N~F8;9OE00D=a;37W5 z)1><_eZi~mV4olGir?$K&&=P&I=yD!Pgl=P4eA(n-l5iR;aT`K+J~@&z_>4!@p?(I zA}57uj{Dh@tU=C~dn_lzMfm3L-uG=r9{=C_8$NYTP2_0kI21(&qnF*fn#`S$&vHxg z|8f>o9;=)$_?G>24HcV_+KrO7kQAt~qt-^X>sZx348wW*qRm2Xc9gFk$ivfavBB&@ z!g0e;zff!{#>!%-d&x$HF_hX9wQB9PPsJFj2zcuPF?iPi5$M9>=k@LF-XE|8$SP zH|7C+*mSzbbNLen@Ew()RwSOVslD-CvksGjo?%J>4f161c>}^fa#OvJcfE?BsRU?W zVRaoo!t2Oo?8K1Yi*XqsKWsNQG1^XNMQCwwN&pTX9cZ*uVpEroblYV3U zMG9XZW)HFWrqX=EFF(Y!iCWv2J{ROthhnV z_Hd6Szw7PIi8OD)1|wZK{jdb4HPmC#jn&yBWsNS+@Wg&yoJDhrD zy%|prrVxzBSkMPhZ-uXnc^SYhZamIGSqQ{VZy5Jslb{<*~ zG8j&>A}IJvj7N25aKNVUh4@4@#>gtOcTjM@kvTs|jlppe89>vTZbxhkKIM5YaP|Mj zT^cu&GPMGY$X@c}h^o`{C56HUZu3Dd4*uZUHjR+z0U} zd;Vl>=P3q47pgS6bD_YtZY1_WNC?=)**QX>`eudGZ4NM0g`Xw-z6pyrn-+Y;RC;G~ zU|09;mIVOy(~H0IT+eVXCC8+2>)~4QV8sN;!R(#RM7zOEI41ml!@O=EX0*Tiq<7^! z(dad>2F7fjZI)@QoTWbad!&rpvG3or?^xW9QQK-z*apYPh9YTPstXAU6W{auZpv68 zb6af^sOZi#BNMp2>bTX|X@`aj(k@hEqPB0)p&M6zf#-pntti*HwgA;Bps3&mlQ-qI1*%8%Q4&tOe#QSxII7IqrlZCB(nG5jyL3G(=^zwInLI@-Nn}328LYJCoA_Xx8D*U z&@XRDV|xy=X)^m2W~mVD$ZSb&w%NrrD-_-Nu*yuAEQ22tz}06}OKkrb)QFp}gmT z7|Be_>w@0AxD$tm0=x1jZXb8JA7YT|M|XTU9frR0DMZHIs=C-h=G!)7u^0QT0r>@( z?uHrw4=3W_YTDX^u65LMRyfJiJN#l!{mmgZiE1j1N4ln;*QHw> zqv#opclXp*5NuqcxH>zoc`enGIzPv~$UBlP4Ndf?KoJd?0l*?fvm^xtoGlkTsXfHc1>*v?;*&f_n9gpwP|Kmdn&$=hgXiC(M_6 zzjUPo!?J$nr?MxQ-Gr1Ps($tHiDN)-N!SlVm2X2F`*-r3QpbI6fLtmIH|{u+ov60l z()W|f?ywurA^c*Ej@Nic|Af)Y{NGu7^>fCXfZ;tXqKZ3s6}HAQ;k5gE{H+0^;L7WF zo$O&}`f&Vd*W~Bb9l3(}=E;6Xd2p=IQQ7<6@j9K?Psl#aBFwV3?cZ`0L}B?>yd^td zfshe&K6_`67#HDaQU|Q~aAxEOimv9*|A)9{`FCl3{P-+k^VM>U1|b@e|LkKOxfurD z`QEl6C!Ty~>w|tZBTdKyTaTf@Z$~2E{DAv6BwWqw;wSe%&v!eF*HQ6%Z=E!^JYYv= zP5fsW#}TU8q#xfm7hCOPmjC?aKSpAr3^2iS6XHJ$&w&8yN0-(u5mUVagzaP)SUd*c zPnE$~K`HK%76IvJM?0%eJ=%EM<(Cq|9YuOb)QV4(7)fsx3V49o4@lO(JnaLQjkHBk zcK|}H0}JdJPpyz!#7Xyaxq@E?FtYsX{)i(2KDe)utl0ImD>Cb=U2+W9YS;03LuEE_ zX8eO<2sU!17)zx=9&`(qwb(_0!0Ssq=ia1~^)83AIz&Etw5|k;S_(kOaH{Vd1qi8L z7!r7<=+N)4mvgA2TspnppFhtg!Q~3lxs^*u@ETA`W0?)`nUk)O)P z+S*Qka8gmg(aa-qkQ1;ft4Y2$QnC;e?8Nt+&$yh{iO$oSQXm?0*9vN-5>pVN*fMA9 zTZ0{}qnVh~uWI&B_?_epL^}XE-9P{72)6`}dwMZ{PoAw)TMtq3$g}pHe5cY6z;a^{ zRY4SDaPTn2QhCCXyrw}z#ea5Im!`m8XPHjHz{_af`7Fv#k(zayZjXfeby2nvKl;>`DPYi1lYJcbKm zK#M! z3;iN`^Oo(H@60s*`=1@#XAUDXGel><5Vd*w*528lKI_js6Zn4Wbv*<*9-qvyf=4Y% zN_7(<#YG_pL&ikj(8u>;kL0Ycz775PPkonOrIokxFj}_u6lOpWO6BIvNIlkJiYtPF zBo2sCU)7DUC%#;}zMi$5gJ2(0&gw0vGD-vEsJ22S@j)&;nU~+-@Kq3O?c}JJ9qous zw6#)_R>#92qT2#=v>XP7Z95Y z8>^zGO{Dg|+`LbZD?@KCNxflB;+ku{3{;GYXbzE_DS#-65C96;b~(^V3-conyO-!) zpuCYrU~X2xl+#D6Qh%;2oJo(}M^`E{_*~{JFc?t8p+rsC211B9K%p0=WzNgdA1=>- zZ%b4j{?|vpoiFN>TYQ_cI&rZG){iW@R!qHTIPR=Hi!(t@ghbz{oij461m6Xf&S|-& z1muymKok(~69s0__C4?s*xn5e(@RjmTM9=|grPwKfy&j|<`_dYW6H^1+!_8bPnJSI z4#s7Ln`LZar@0n_o#=0)n$`Z6wEKDNL)fsZfb=aLs6KExBWeN_ zd&OrK@PE5*&EuN0n~`a;##3~ zu^NndJ(gSVN*le)PCE(Dr}e#nDp4ugPJ5KcNLiuRiEt;H0e765m0!&tCUlCo8z}vY zGo!vU{~hPep(8HIR)*4N3A4dp(RaRll7uV;j72O1cjB)_5sah+=t)j9(UQxLa%WC` zM}`X#VHqgS+9?==6tHfS!B=Q-D8=deTY(wo*_2J)ER`%fYUKz3y#;s& zUYP=evpZ!jTAeAefT=65;sF)6f>40qs(NxQ0f%HsVYJ?Gr`LYOcu9%Q9wGKMArMvX53RTsK=iD-NVQBTp*o2eB7dNESa zrKzoOX1vjCn7>H^-HCihc5Y7aJA_0F<0pLyO! z3Z)9h_BS3DY7w-cjMTBDDDN4B+lY5}nxpp1etnj_vpPZb;7E>I!!vFtkmw2B;<;r<%89N_3yKC_u?FY`G8hI?HY3&8k zL?seoMEH^2cr2KToXXO91CJ*W+IbzvYlcOEqEnZs^}yl5MCdqmwX6P*{#$%T<;Eo0 z|AsaG)c7QRJNEMOLJIp?e$4RZZU2DgW)Xr?6b=octq4PHW1bllV+~%*M#?&e?oo?D zfRerigC|t!nRs$(rs7Go>*Fn|51!@Mj&lxeLSOJv79?Pur9v_*=#b_l5h0Nkd4;=6 zZ@bvk@R1H%#e+zOX_=C03q?;`XGkzS`4+p$o1weBa!5`+9z4`$3X70eiKbU;7z6U5 z7uY{J?8aD|pptf0qM110?8QQbSp+D%4@$7*@-5xr-ALNy$$mI`SWhoc1AB}k)6?>;?0ir ziMz#7cd!Y@uDrCPp8ijFhW3}wm1pp)scv3wR^JZXZx;-4+BzwBT#AI&x6+wKp#5-TRc zBMa^XKy^aI3~AMM0Rgk;KSFteAxS`1DJXg+&?$6)vQp~B1bSlc7IF40)lVMEy`v(j zy(MyRuz|pMCFZs;B{ix(5q89Gi(2U4zuz;0`SRqu-&FAUmS6whX9U^v=+7SpHh|*W z{0_bum@*8iPD(lifE300M?H!;toED?K1NqbW|o$*a^MC)RzbVLxw~V zM=m?dJ^Ev=JheYqP$QgH;uLN*DrAV}gq@0UlE$Sjj<%2F^GEAZ4{6o%GT0Vfz>vX~ zs1P8uE0JO~!ABTnDq{IyV1M*vS-QSlXACb7GAO`3dvGrOXlEtxTl_DWr0#Ufe}&uR zCqtW+m!aU&#_`cUK!1~CK>BQh=>UE&L}DNu04t3BVK=I|uoEzmNawhzD`)fVM6DqV$YMsqK!QY;aJWpVRmQCPREGw&uPF)yc@jK!#U z@Y+g(z{0EPL?M{*B{3>Se3q&fv{gn_CZQszd??6LA~gt5*_Kl223C8P=)piUiLCWr zjwxJgHFR@nYpGx-&+2;e%JUdZOOSZngg{_R(o&k80Wh3Sq#-%0!E)SRHoT@)ODum|Gom za#0Z&42ffa1mNj;U8zD3F@F8uX!9>jo8SLKcgpr+R`yNe*KhrEi*V($`OK%jF{<5O z613)=&xy4JLlBF_mJ@0v|JIc$DGk3avJp3C!O3YUkI0o3G7iX6sYJ!>sYFpZ)ggQX zMb_^l(B+lJZ+mS@SQxDch^$Ew3TY{$NDYFaj0nIDhIO69o-TEWX1{S-Ohi)=CCXSb zineB;3dJHRm_&=-^%$P|L2$-CM3*A)W*DH0czOoC1UbbFhq-n1HIFR*{q0V8VksaD zu&vZ_lz4Qzu^3=o`qZl|@Qc6Y39}jpL{wacgiK11G-xKusk^as1Wd#+&dg{6kX^QlyZ|zSL^Pr_}~8-eraKr*f&&w zsz=iR?Kz|r7wWO7n0cRgoz6+L-8-TL^i)OjacB?0lWQFkjVg~_sRB{&bPERYT@3xt z`3J(S@;n`+lAm<zNmGvbgI`U+3+p z?=1Q2>EOF&)<^Qwg7~jfQuq{>>Hp)N3bv4mnL{IMXxcT4S6r;cBTpB zEW0u=CC)&3bBwoMiXk3rH1JDl+Xb73v@B_9v~?_{C;|e5Lk0lhNL4zdkib=3Shp0> zk|OIMlm#}>do2>Ys}TZWBAEm%p)9@!Zz!e*;e*-Xb|Hd28IvjzmQJjhkp(zUjyU`? zf8@coFMJIbu+++W1%RN$OAYo~sT3d+7YQyg#PbaVbAs3hryk;%_?+nfn}An-#X@qi z=SZ+C9oGN{24Qpz$PULNL>5&`)`uLFw&O`8^4twN+*+GT96*BLyg=7bI$JHJVQ-Ka zqKS%H^$_kvVqB@iDJ=8JoJ7tpv|e7L1_G}OK2JOYNVp8R1oB`7pOKAh{XYYo!Ps0HQUL`d z$u}wmQxL~uY?{i(9(~h15o)7PrV@h2U=~S=6qpuk#3=wW001*XRy1S))(Y_`i6q!w zz>oz)4fu70ciBx+-urE@$+8HtE?|Bk$od2DegTVQE|5U~`r=-^H*X%+x|GZZv-gb8 z{&PF0(W`&xN=!2-TYR}Dd{YS%6*x;HD{d}oryu|No~mU4jn|rtXb?Iq-$o-${)w`YgeNMKg z|4ixIvA-YjG`C(oPoJkd&czqhy7t#!FV6pvXlixpeR}F*e)Am7)#I`ifpDb;?eNtJ zULw&}@$F5qg;H}d<=aQ~MXNAo)IhGO-K3YChWDEUm|<5|A+qDJ^G@iM4U zUYR06Vppg08iH0RYL6cvzCs$O6_sK2F;YXF$t7BP)cH%bYqd2drYFUp7SoCD==H^m zsZllsHo)9R+GGNR1{Fv&4RKa1{}o%+vdsgn`yLDwENRc?&v z$EjK{R5JUZyqo9uDS2`Bd*xibh5m2-3@7^oP|B)p%nJ*V;If{WX$j^#6%acNY*D_a z3DwNhv{+Hz(JQbn3&3jB^sc|zA`ok;Q~Uqz&zJT7*%fZ8wk5o5H{vR2H>Gc-(+g7{ zolm?2Y0V-^Hlfl$UL&sws$c|ms)4F-IhS>jKMd!EI~UTeq{Qac4klELDLT2TnglBJ z{qs7P4ITG2`n}hlZm*4}cOPeu$&t;_pZkAA;&Y*ff&b#W?(NrqwEkM^7^$>-KrM1g zzhbJNi!d=yTPLt(pB%mPSkXv=k@14h^1arnI4Xf1)o*fB8X%+KT=ChLDwEc6X!7zl zV0E%-S*Tr2wI(msQ977Pe6m~@6R$69i5A(YWblXgm@MD@K=j+Gx}I|$PpTZH$)0(7}HVq-59Uu*ZS ztL+?b?XPp_b>g|Y*WY_T^NpW3b#nQ6FWuR}y8C87cz7b2EgRo5){i(qqt_LJsuiAW zRnXm2H!nV@%Hdm$uNoN?PmLERnHlv#{jm}IG2+7k_<8AIXePHd8&0~ zYD^W*88IXT^x{$ewe^2iFBgwR9S?!Ua}G)rc?Jj2TEzl zr(-30S#9H(E3B^~hgW>t%{bFI>BqKT$~SXSR`&2%(R+7(@T@jT)cKv#94NST)YJL> zTtWoHsOIuuTx#zvNJQ@3Vv050F#evsR=2SIj_@d0hC!-BdaGAz4h2@GRB!swh2r=> z-7mZo4$FZa4LH_K4RLE4FVek4QA~jICq{IU-+Z*g0)Iu-9fz72$i{99Q=pcSf)!hH z4xzo)X($cr9%1Z?s-k?CCjiKVZN{p`Hi9J8&6vDf$v{izKIA5TYiQBg8bdk6m3OHw z)Ug}QC8?R$*Fp`p<6hlahHZ{0C00f>hT=jNaj5FF+y?l)_BZFH2l?Z*;|4pL@+ z&Hap$!@a1shTs=5#+ptKE|%_0w_G$PV-6{=t9$p5R+=q&aBC&tH;(tQUO5PvU{CH4 zdAk?ar8|EN<5T!#6W)7!mN^Kj*iBE?c~DF~QTd$}T)@oq9!)d7mBRTp4e&*psm{%1x=5sMxp zdE>I%Oxp&rUyOtoO(r!dts|->kK{NpGq1OlxWc9gkj>s-k>< z9`KN~2-_$>pZa+)Fa7Fo2lO)&bF0&GuQE15(!;;JAt_}|sB%T?q!$)%v2%50O_~?d zd7p3PQeU>h?bK`MgMC#cRE5{=R}I!!NxsUEBDTJs>H!U9=Phk&cuaQx=zRj)+*_%8 z`O8I##d2PX2CRvt_;FwLgB_Toi!AxVAv6C(%Y8ieK672w5a+l)Dt5QWlyw^|2tI?} zEVdXQ>sflUkSxko!!lkrigXd|c+_@dy6m;Ac>8ynopIcIcLn^ITCKAoP-#UeG zmprnkGPaKn>&rfM)KQeH+^Ou;99g}_7rd8;a_v6( z?(ST^4|J$x7IWL1h|FeyB z`iTG-Z+OH!XM6Wz&w{Bb$O@Fp@s46fl4}g=L;+gQbG0m-(RUpZans)r^S+w8=U1ko?QABimhlP5EW_u8p;PMXX6R2#IBmGg zjNV7gY|3GrHfN|H~eU3(BKQ_q&p$i5zxD^N9Iy(J>U}c%q?vy@dfLk@+_!?x?IOE?ME#>)x?!w9bmqbmYHVdgrDtr6ZY(Z1Zx=&ecPBL+dJz`MddoSo#s2Yj?YJ6BNx<;ThE{k5p(y^JbuW46#@v?P_fl<_Avgj*=FMHz=lkGW6)m zHE+-h!zu^Jae0RAI^1W%7sS=|*1k*{>Bt+VKFaoi<7+0b5#uw)WiKUl^*3jqU zJl|@#1Iy#G705kReXxE3^|j=Qi2mU|%{&H^TZQs?5gqogDL;0Mz(Me-keg3EM6YV8 zmNg2Om~$q1&+QP1#qXK9+N|4hM&YYnRrAo4UZIe|$b&h+xK7TC?z83d^*AVe5Kp9BxcO3ax|Q-QmkC z%`eN?)3C{_Q$G7L8goZD- zOFb<$1xLd!@;e$)363Yh=m;3jNF|8(ml(yWg)^3n}d_*2y;sS%2K zD7!7_kQE4Qa;NT17y3lMo?0+^??O^H)IPEwxd*dNugA{WVSDZi}0X9A?V^%L%3+*S&wgzsyO5w%0H--4a}76Xn#EBSwknhWvMgd86Mz+$D{>z~mFdDT3iK$OzTtNCj##qaYERti&JQ;W_F*8lct&bICNsw>Ry6!a z!DQ;bq8taW3Y)m>(@tc(@iQ8IME1%`s;j9C$*xZCp3Yf0Zpt1XrnTM?U4rh>`1;*r zIZyAN=hZvUANypFWWVrDVJPOu%?-?h=tWsa#w737XWdpy+Q=4rr;uMe%gtOce@{y` zRBr9y-uyCyVfw!B{v?)0qrrM~-=5+sHlt;QFfUrLPO9Y3$nnO9YwFAj*8E$Tb-`=5 zRBATScw+fpp?ln?bz8?BIR zHG$f_2J`b;m+^0)UYkm8)MR##XFi|JrKaeg`FP)PZC$ZIv2h5 z`b&GehDB-E9di9HbH1}%W_D#y{$Yd}z|z~-#RB?P<-Y57w&)5|87wR|Dg0zsexXHK z1%#T}#>#KY2Al$0``0)8daKKa!Zd%3CjxmjdK{{|70o=3u5QVS%YL_M2c9DNy^}9) zCmWe0&c(yaV~c0B6WxAlP)@BT9RJ8V{Z~HSSU6JnJA5`qrY;!3x$#2%>84p;)~qZu z$9x!^v!{E~mC>eFx4tKHV-P)$-W{lz_F=PnjZR0KaDc9c zT38u6jz7@|)m&Wm(Jtu`sM$FefJHskL4--9a7p&|&F=cO(U2$5^w;WmyB zj~UPdVXV@9bqD4w8T(${{d{Zh>XprS=C{3$nD6aY-pJpo-&4C*NbZnh=0Bn#j?l&E zw*IGf@fyr@HTsi?KFp5puZ`*oN3=TyDFxm0_~AyrFQO=d1?#ZuR;!Y%1U&;!t!t?n zmHZ8enxEfj16E^We!2I6&a-TY8?LZ2RjNIR67hfCiVzd(mtB<68vdpoS+joY-w}ql zhU2!IHG05F(OR~Wej7Q5JAnB`E0r%+FUQC0&R8eCc;D3v2eu{uE=)y~|GwQ!t3^Bu zt;4S?wk3vo=~a8mKSc|WoFYo3i;0ddbMKnJX~e)RkFSEVQt(^)t^%7VN>2F%&fmv4Z-%FvHH#M zb1%DXs4%x)1GK;V>Sy=TBC}=m9g%w}Z}|2I1qylS2fjVF-%>ttR@Hm{Z6iyK|F{K`8t#zVXYM1Xj?f>YEyN)Z+V2D-Pp*L~?oyS$?G7G8BV`pw|*NscP zYt%GR$BKqk=vlc^Gx|C|!u_+`?VQvb5i*khFK2N?+3G`0InO;WHc{?yyYr<0PL!Y8 z9^i*>fL`Au3N~f7kV(I zQ$sx|vE*v_j9_+|<2{}wKfi-hq~X+6u5^Hrk+mr_R80G&TqyD+EsJGn`tT^Bz{@Hk zizLkq(J?|dsM69KBuro@xkcUs({=FS{opwr5t;)b)LMg>fh1UJEY<)m;4H2$7ypJ2 zyPRS!Fl0nv#U3ch4r@{{f{c1h}=&ZY2Us=>!o?xF#5G7BWnOh~3vo z)?G;5V=e)oU0O8;`*ulCT&Qlsa4BhJvg>YZ6`?D!0)zu-Avu!s<<_DpB{LBt`OT~t zAe9GcY`RQZAY#RaY(gY~KiA~%+ZeHSN1f70NdBhQd~3xFfJ{oGbTGJ3d=M!dDYmY$ zo?H?m$~nfr2@7C1(TYyfLuU=CY~topDd&$ zi)32Zv{-F4j1i_1CEQsue>UP`uXA07ILE&H5mh3kSxqLJxt2di;=&hAZ@M6OOZWd_ zvk&N>*51%1B^w%vqNC0AlZH~?;XmU_)p2L zO?G56QW^!<#eb-Xu8eAP^rEY|C>MfEv{Dgi1US0mM_R|c+u#f>p1SV&-{WT#UY03;_33zCy)CFAtzgj(c_jA_Hx z?Ng^ODG4UFnjE3zB+WLMIR#RRNwz5?a>Th9%AflGbbd-lAV|)EWGVIBsQ@FApv{90WU|s8B?M)Rb&C+>&tV z^W=BGQiFD32&gc=U}6_>k}L+mUxFkj2A1I{RwH`lOlE0+$ar>%-5#wOnIr}rWZ-sR zg*!MJlZ2V+U0dX(g_w#%7GN70hD*nBvn#AViAW zVB?9r?nHPPB`*)B#+B#b9sSzp(d|$1J?>aC(miSm<$7~yq}pV)Y!kNO&L+ICGPg=%wR+K>c2TnPZim`12U$Wz`xOZzn$fU8Q@cA@nw%B?OHkOWwhq*i221_~m|4xar4 zY_iPg=1I7iwiCQ^#pumhIE`6u1eK=9yd&cg ztR_cg*hi64KsILDl%sFbTezJN!QRH(GTO#zb9B$G*1oTth*Bs)n1_qnnZ!p?_?C> z=5tFckS001(7v+wk}Ks#q6xzV+6c+h*827pFm_ynS@CKrnK0b~lGq~RHkHIvtR-WW zI?B8$U)C64oGWn@6g5O#H1qeUBaVjTqdh>TxQPMTpJXK=6HaQ;*WQOgk-@Tl<99jg zi||bfjM2b{+`-5KNjbKCTWC*s@;=9DbM#Kcffr9HQELVfRp~$}?Z%&8EW0E5J&;d+ zk2A^0AkUfp`HRp;8O{fCT&jNU@8fp7e#Ynilz`n*2t2n?fLepv2v|e89*}ez^;v(q z4(ABYH~=Cgc*CT$Lkl-o3&E>5_TigHT@!b#)AzxHG%;eb6VX2UYcG_)>`Vem16%&- zZ`z>mW6@TO1jxyr7PT0yRN5ltt!AR*ZroFSj~94+-`VNi3R4M;7o{LXc<=on zTq~d40ZFq zl5rl@1Owx*6qikBCy&sg%*jSeY;SUv7R)E8!m%@K+E8)cTWsG;X#^(So`Pv$jeJN< z;qA5y7Xi=@DCXfUrhyoBLF_iJn}_Wmmhl+M?jYdtvxl|ZD) z7)MvlBs!pt^|xLg2a}b1sq!S43A#DknBiE8iY}te?)XlZ@4LO3nhiRR}mKh2&E{m2?QOetffE z_QwS~Q^ToFNkyD`eDTCqqLLNYL#QUdpGn)r;0;n!DJDX0ZhNn}LVG#czP<1-&9{Kcr71-y z$>JKe!a5~Swr-M+VNw%)T40G#4lMvsK(D{RebV#crfCBQ?MkLyofI7&C8flArV|>Z zY=|f@w#0aj)O=#EkW90v4P>);^4e6HzQ(U9~w-FA58S zDjAu;quWUnnz&0ka{n(mt9!p{fysqPOJvq9_yUX)WR##=$N>#0AFQmDC z#k-?H4B_P6l`~I3n z2%p~nWr{1TzM&M&oYIZqz{U2(hyiO-L&V4fHlcFaHOqZaGwHFAO9+A5smFHbN*y~zb2B{}jC^WKRuYmoYmK}J1&Qt8BaW&%inT>fstAfOrxN`Im(>eQF|1p8 zCU#%$eEN?>i_d++bcs=MrXYH@?_o%`YObXTcb}2QDED46hkU<97zj>LNz{S~hVw~> z4_g<3Qa<7EOB-D-3ldC+W{#y%0#G!?q>|`cZc>_p;Bm>8S~zo&f9O@Gc8N#N{MMLM z?vAMB%olD!JQ*QKHZ282vw_sogcH7A;NI+nrqi57XweG{lA&15lVo}jiMWevN{)UJ zrEqZz#+X9R`M61L0!CmE;YcZnUw>Vmz#CCsV#UWoO%aiRj1=49IJP3=i;9qbk4DB@ z>6f{EK6iu9jCxY?=BjU<7PQo|of$zEnV&-ptE5*t9DqP2e+!&RUbn$y`qmWQY^;#gd$sBzU9u+?5BZ zql?$a6s|L{wE~<&`xq0D5nL4chV4xyaOtFz*DlV6glbcW1<58;&Df$0Os-TL5+ojV zt*MJAcw5SnDh5CZ^H05e1cFaS_rROTpHfO)>ZLG1G=zzxvVv`VJ1X}a8eR1N`i z=iIot36ddpHUEyPe*gq#28f0L%%A{36hIl4VP!Btto$6$CeR5TKqov9Vt5vQOt1kL z1UAA00wi<$6ehFpFVBQPt8i)4LL*?tO~;W2Mp&IYjz$w$pT|cN+jU$mk>ol~OOe=- zr4j`%Ok{`v0EPgHWB}~?syD_|DCS+znJqI|vI9b0ZTtNdk8$4L-Hqkj+Lzx<4)Sqkuhi>dd|VbN%~wF8e3GoOf3L>-7D_Ki>K?pZ>G- zTYWVzosHl6Qoq_$OUphc-SL-Sa{JWrCl5(JM?6{>-SC$;a-yf{J_LWMkEg30)>~hC z_uf21N0mGDtUfJhkf=xAS?$bZNoEYPvKaQX{J1X%xycb=%bfqnxI? z%WMBT)VphHxvuF0VK94Jx*ip~u?|rjsjsWF0~T z*xa4+lbd&?sRyq)$+pU!x>M{@(M+3pVo5}eP_h)!=8ZuuMj^GCGSq(8qsDs)J{S%)ozQrJyF>KyMJbc&h%jjvRW5kUskO$UJEbKaO0S@EO@ahQ=uw@QWNj2EM`L9UYyvZi=^hD%L=w?2Z|0%uevW% z%_U*M%rg7`?xU5^)?dK{4GU2KQFhwXqQ}~<4?*?9iatBpD))>h!9PbE{KXY1Yv6y7 zpunnqC856j`!SH?0K>5;vaa(}_#0FF`(lu5v*g~|p2t-%Y;dbhwi$@;+@|IF@?W|$ z!(`j(7VJqPB+`jE$|fpGq8p6}+yL(~+t-;>bxW48L`jQbsPL-C;42D+hZn^fQ=%K4 zC&P9xgShUuV&REPc+-5CqVDwyWV($J8+U=hX;aCBC^YoYXCi_E_FF(*xmRp53Y5Uo z=brjzpDlU*_xQM@j-mv>;qiMRI3JugdH`}=oa^2 zE=Z7?>m!qd~JqHz{!bHjR!WsC`$-!ZB6um}&#e6g3{J^X4OOj*g_rF&EceH|c6SG3k)A!UvTWSY6w~J?djjLCKO@7~HJDyq;Rj4g^gi|XO zbQ);cd1ax8C0(V=F1-3f85a*0A3c&dZ&{{?=JtIoo|8e4VN@yCyVZ0L;tI7RtEFkF z*+LO?_QCl3I`8xVV%au+7-H(R=nnSotxg_fLgY99Yf;hgPH{MlFJ;*UrRBQeL2r(( ztMjcj+k}QYJ?WJUViZFn{>XA3ly>}~VcV`{pPFheY)DON+of3`x?h@Tj_%E4-?d{( z1rLuy-^-+2WU|*e{x(F1x%zqRW$0(M^+-H+r`-^!r`h*LC?ifCQ{2X~I7b!RJQe69SnQWr_cZz~@ zw9F{8(KS`CDv3V&0%8xk4D6Q+ZwohTN6o+=#4J8%0ow$SK~>@pbK`y3S5*&(xVdnJ zbyh%v*dF+4=jUqZ=uK);@T0DN^%#8|(VCpJ88sri*^cy4NGF>-9w`}zdktJjxkj5(P21j3Oyzkzzn8{|Khp$V4 zhKKLI??H(9@OEM-dN){JTIMxhz({Q8Jx6{rT1#y^s9+9DlR0u#C1uIGa?vpyu*BkL zJtlrm4pw)W)A-{wcB#G7V<%ata*v9L&7La_46{r7EaGakcQe@zZ*NLhapeO8SRYLE ze#3O$xr){~v5;Z%A(#HhV)Z$!fU%hxBE}x3Mk6c)r&6Ta&Z1Zwy=q|o)8|qVI^%h6 z0Vh#moUHVo@_fm0Lsc?)LlFxaqB61Clyfe0JFRRf;Z}a0jVNXW0f9GBPWQ@kG+Axx zJc3UdZc7vX06O@l*4}p}+_YCtsSI!Ume}`2hLot>TNezF?gnS01<$}C>#B67p{`4x z9{wcvSW|mLhRd(u=^+Ge;-NFhfN2g)sq0q`2$%eRk#$flgw(q1u>6Q=SnovI!e$s^ zPJ)kAGDW$5=O)t})K6=u6-caRZf@8o*`lp{SL?6>xoKmC{$k@Bl&kI8aCSsnW|Oe% znBYbr=Vd~Qn_*y=H>OMQs354eua>EHH)8PKH7F{QrFv*qm<$o)JJRrS^kg;)?}%=9 z_v>(;_GSqfZj_JmLA#C;GV;wif&x#Gzt1?OyLZ|fGAe}&3QhC8ED2v$6iPKcGDhfW z%yc(tJAOe*3uz4kbf8Tu*6!fLQWy7~0!G$c!meaBQvROccIFfeiex@zxuX^=rz26+W z>mGV}MRh(s{=ZtIkD)2#k=0geG{<)CrjsG;CkC7LDBN<_=2S(hq={Bt7&O;ba(-V- ze&M1-j2!w$-mNFEr_JUPHe|x%CWDuSyS?axS8`)sDLNS5*}n}yFQaRC+8H;G_0P+x zl1d6!wRdTJ^TQaRF8=(y6BR!!n2a=nYDlhjFDByc_ftVO3Nc|D|KD3{qy?d~kM8K_ zv-hrBlF2NotGuS_Sa=}99=E@pkp#GUjT={%=%$9xj;)1ZR+XWhw-1tcJW+YpOJ@x* z%dObNPCO>Rk^U<(v~u$1zkW?F$|$J-OE==g|1a}lfAJLC69veWWgD=+ zRV_G$t7$dDm9vdsG|HK|_3B>rYRj}kW5TSVQzMgUF9mUE=xTShZO2^3TnWpv|FGbC z3*{UWW>7YTB3~P6I*W+aoqKf5f&l!Y_q*Gvj$w_)Pr;^tm)PI?Yp?ZlNWKE|Hj8c( z6|miC+E`_kTtwGWJ670S#we36BQdn8fBfOrxzY4No=w|a{(GQE(KS_vrSAGCqd~I7 z&TkD){RJ}}6*KRUC3~zrG_ie8%K@RK1zz6t1123DAh0l`W7(@=PX$Z)<*sU#+lH_J28tGEPqY0PS4o z0=o6Qn6`HUV(^0B#Pgt@cde|^htcV};8;CmWBl6UHoo0xp&Cr)^|dbc{WJYH2btW8 zOD6HK)pIMn`_a$djUnXa9#JRF8jj+Ek2vb`&&vtKBEXJ6qZni2f6Qa)sy3Q#zjUL)1xp_r@$-}_c#pE3s<A#TSThSiM zlj*13W*LyY@)UUwwE@k=YgC^2;QspVN|Adyg8K#AnP&`MM&W zgo0j1`{rCihT&^5G4J_w(vdZuI;xDA7qr6SzF_m{)#C|?P@PD^8~M4`?`m)5lgJ&U zG>!*iQ?9HRQ>yFS*4Bcf`*!)JpIB$%RheJ(EaId72dNgl(o51DAx19V=urRLZ5Df> zQA~A+MhvT*)~LSBRkd2vfzMUuNuV6qU1~7{)M%H*pA?Q;>#8F5;`R|#9&gyk8Fe%E zWQX*qwBrG}Nvy9?c4My7;P#UYn(+)SdVuR)yf;py7Yd28}1Ur(wjUk)?8 z$l6&ug?#dKs~FY-FiUfKIvieymtP2IBsx~))>)A3UToL#u+=0P;D|?lH3Ej!d%tdZ zpHkmX$*^w#Db2mh$SW=f(GQz+75Eokdj#kI(!iDYeN)_Z<6(mG*XXpvtt9_&NmQCH zqOe~RS{~KRO8I5Ge1&u+LW`(IKHO#D4=QRp?l??oH=4APAtLhvAJ4Y zMuqYbvM<|d{*lk7Io3W%p5p8jEMaPu8CXBx5p}R>6c|6;uS+Q=Sea>%mZb8AJf5fM z-ika@)uaA-SQ%s8*gpax(9p@6$dmrSS>c6!KmNgsbVQEst_44^fr1TjhEY^NX&Aa- z@==Cb!3wv{QjljJ?wP@83w zh`#@92Hib@e^y?@d(-rW`f}*(+DYUcq%^;X8LsBhK1~r^k;flyiknp?!6<&A$lRLG z%BrjTIBz1T%$tsFCuaEpzSUYZ%~S`dTkPXU%w6aYOb*7zl?a0|yTOx?QO7a-iQ=zx zGZ}Me?CgsM{{#4)HAuTLQz6m}bJV5!4w%)+P5*-dD)-@qHr0U2$?dVB292)w*0; z+FW`ei$gM)4c@=>H@*G#J$~6E^JVf@enMlwFS5`8`mOeObYVZyXJOk`t_b=jNdkGrkW0oCJf&zM zciH{11MrrU8Y_bgI%-DckX{2gnR}4Nl2}TIG&LB~7)_ZelYGb}BPiH+Qq3(9GsP%^ ztbUXO67hIBQ$n(qF|m`8iKvNSQ)R1T?hB5OX<)({?@3c+vdhJ|7a1Xx0z~8}>&CT# zluwbY32EGWO(;{P$g%} zh!pwW^a;`?;2T<{6@sKeQ#HmXorXkW9*p&8eQX-(fb}t4stiW57-Tl^xmCGQixM8# zKpgO~dA;;-YQjgPTqg|Lmu3(wx(g>yxc()HsHoyBJ45S~+($ZMdV%JUHQWv?n*1>Y z$MlNLNC7?TdU_{JgarO|Cy}|m_?E>j=8XS~0*?b8mUpIdmd`G5ujgD0dm-_05 zzQ@zT#r|@BuE^iv(}D*s_xiE+$Fv^OxDtS-Bvd@b78sU&(jUz(@zB|v!`B3byoADF zmu)_Y(HcZ*p@`uhSmx=WbG^tDja*z8PXju57=&V?Ar+7#V-}M^8AmpgXL!^Mw7&F7 z4X}v`T7b$DsWe_!iV0wP4v; zlM{)uSPWuGwPij>89izKEKirGJ6fhaounQJX9C}ZxD*pju|PVp?37qggqC(*12gkz zzHrtsaT1IZk3nTuh^Pl<3B3qmYUbS?Fn^%2tK+dpT9RsyP%+LZpu`ujmc~NhDnmMk z>h!3us$*}~J>o5)yv7%I!#mTnSc^MIXqtF27^#?-~wxlK$ufo46|Ymt{`dUP%x&#TjoI|RMzd` zRrY!a{h9ig26&$~!rs*frTg6BZYdcw@$z77lW~p+nHESq(9|LThyM(g0Di7phlKxq zk=UbOysIgY=PaEeS#t>nnBr?=(IZplNg0RkfByb;@F~=Owx!)P~C~J0zJ#kz*(z#la%>v%pE*g@nn_-uvZR zve;}c?Z9iQCdPMmLy0$<`MzM1#&B6keE5w65aOyspbyMY6Fpzz?uhCFO!m(+Ck@- z)@aF_^QS1BZ3r1Xwxl+%nMoGq0&@L=0U?#UBY2PX^=ve``!F>@C`!@M8o`4EU@g=$ zu3=doi|t$WCiA$#^oRB}&q9F^Q5s{d_=8ewyG}%*v`Y%-S7?f^J$qCZOU@*(1P8Oy zz0zth;^Y!};jOLA(1_?@Xy$*6rsr7Df*`i15X&3{_f}kMC<(Fuw+O8|dLMp3yP182 z<-QDI+L$8?m?ag4B8JFE1oB2$ni{KZ7qQG6Z~z@}+(DnS_iTYWCWd-~Fb?){Y#2)r! z$}%FPS~0{EveNa9WEiKng5n!CHI$BI)gB^80sNezp7z|&jviDH3Q4ogD~O~ARQ!SU{zdNjW5~JIi0_B_4_|2Scg@wn*9<{S41ZZ z?FBq}Bw84{h&D`Z>^gszP}Q8NRzVSk&?ZUNi%l^nu;N*1N#~gjDQomL2K0+zfi@Bb zTfXE74IrH``DDh(Ua379X@j73Bl9Z1tv&yBX?3H_9NIgm#`#h`5q02XL1B=7!IpTV zZJS#G4Qtp7SW%RaO~7E;cPZNqM3M)zj;nBBl7-H>bNsw?AE_@^Un9SCbUyyxjhpvR zw=)iP(#kQIiDY4?3<$oA6SytO`Tjq%m-qEqG?V%XYdC3jRMD8c1(8k+l0*sXda-K7 zn=Y?gmz!5mTQ;7UAjiSdV}dqFK(*qY5nD$oqb_gSug}R%>Wa(g+$O1+V2k3!lEMfa z$H*Soy{7~7e8$@#rn%GyPAy4+6QiI?sAJnTd>L1t-IO}Wzel4ssRpjRKp^neldjdJ zBnz5ebOlJhN&nFMmX)y`aC_|}5*TNoQr&sCYeEV@v`={YHTt>H5wrTi$_|p7GlT)O z7K9~sAZbO{F^~iS@Afa(zcv-uv;{CDt*J?iMOq2C*xQW2C@S2zV1qLbT@P0!66xWO z6kdDAJ7B`ey|FKvaV6ztQJjQO02(^JJC9}~8ajG?I-5|qo+0T}Y};PWIWXuXQWzzf zp!Nj$qkhQOcpqveC}~13G73~7PZT_`;L&1Eyd+*vrEVG&QYSVoc{!uh*UUf2s&a`G6(UE*TEvvHrPL`24sR+UtnyxI-B*ZJS?sp%PqmRC#hr)>0f!C-&x zz(FG>B0O0Q3Z!E!wd2GPqdrcd^Xk_7YJT?l$J8e&)Do;26-p=(VIpD>tDJhu_aiC% zrK@DQpI&}+_Ifn-x!wGv3NU$r=KKkMJ@BD#{ZCCvaMkP=y!&RxDpBvaC4Ubmz%&k@O-V{y4qnnZdn5xF@!X@C(8rW_N5VnRAG zP!A-j6>`4EC1&mR7)Z{Ym2eBb5e>rBaxiuy3brFI4!S(w}+vvFL31`cwM*b3OPADW zOw$^aG+W>mQ`3XN4*tcsbC+h=^E-rMIr-p91LwuuY1*!15W+Ap`I!y~Z%f<0zEEx| zL}apsi6dqM#P-&zy0GM0wdII4sthU4jl}l-RUs2U$Mcf1L%j6+G{hpb)-d zda1=pE6pLJx$In6YEFBP{AR0i704yi7K*7X1xH>=5wK2zi_Kc3zsGI8`jcAX2lFsg zqL9fRC0r`7o*)<%&_P-SCefV!_Cb|DJ)Mfums%4$u_OdSPjjL#h@RNW-5b+EL~uHZ=~EE;rq!K!?QZX$_{N zJXs2`;7KwDUx3i&M%5w_Gu!PlGF?xL2Bca`9oC5@$un)^UX)0kWp@6t=$*HlQ^&|t z_J&@ce!L%E1s?Y?-=&Um!5J}-s*pHxM`XxQfp{I17t{7#nmJxE2Rhud8d_H>*HPAE zxRee+F0s@QQaKXlkHA0fxC6aSHGxmq+`^EFd}K*r1%S z#W3w+!63EB+7z6_cxoB?{NEM6AGXgqvLeh2WUZB6GZK?nNB+3J^{;6Ex6~$U*;L!M z_mBwK3fX1|Wo|u^irI7K%|=|pZp(R`{buegKI!NA^X{A4b0UIv_}M z;!Z7`Ja4mK*<(D<#VOE3xgxwY=atD$oN$s{f6!Yp2jfh+GiJO+o|hOLq!IhxiEHTQ z2v~EGOft|YnDzqU`j%ge6gsC@$tNWes}Q7%@8oG<~YkpMIdWRODPfF142iD*_~wl z42?}73_XX4uSUMPU_*(RWP}%UuV7l7#%{Bo1fh@Q%AR_Xw}0mt_J(Y?U$ej??#tfk z(&%DeVrhII-AjUq{}!B*g_~H8D=~LUa2QQ4os{$X(_0_m?sTt+=^}+1wQC70QA9(L z((}&fsT*j|E5#AXmI4X1M-d>j1hHAB}rVA%*#AZ=x5SxYygcrAgS0U zB9t<5atMh)dppj?7cr}(yXa5#=k7i5E`1QY()7^)01yxZ00RIsGz2gJP+nC&sKEfL zhkp)kzlwnA12`U%lq^-s!U*VjH{`rKbZRXd+kJR{{{+eg0ETAFhyVZ;pbH2{Vqz_} zXaflFqSqYjfI8s;F9_KD3Z5l+65)$59`-;ZS#+Nlv)K5*k^x+CX=x-GaAT+AVh5sF zr^m^IVz$$?IH2m=X__LAb#^*E$cQX9C_s@yKmY(z05&rKXMI*$Alo%rTSdW?jI693 zA-*KF`_K3GKWo>VB*!^(s$aO~-hs$10J0l6KM+8oNAGh&_U6oA{Qc2Z4-guB=ju%U zp~dfK<1>UWe)Yups>uG*(dW>YhQpz7;T$<<&Y7X4n;bfmzmMum44(U!o;N#i`$|C;kIT)5(m$8!NA>yDIF9NiuCvxW8?_;dd#r@M5WAahgJLH zI>UpMhO{z92h+$RM@@>|RoettDwwEIvoZyNDVZNVLHbjdIdk&#gQLB^`Yx5dw2VG# zM*0|y5NXhi=|odH3AE@t$O!wX<=3$?FU!Me9uw!3XUv6Pb%|O-8(kL~8bKCuaz@?9 zmV6GQEuo{YwA7?V0s|i~h4o&GzDt>-f+{59I>hJS^yq`}1?*a0p|-4h>ag#O^g?FZdgtS3$Y>Ii zq@z~L{B100H_2+XA->0whYh4|;WP5t`Q4dwE2#X>5tf3aRFXqnlLXG)t}^cedK9Cd z{8zWw)!78*G}5I24cCh{Lo*#H2=2u#>?2Xf?Qd?b!GNn>xM;J&lSWGjh1sf)|Ct_& zx1HBpFZH4soTm@1MDX-2n&weryv5zAtyW>HJ^!gH_lD-a^~N12^fU z%gn{P#}F8CedUfGdl!e~&~%!B!{4pZW>HG;CcY zCsObf3h%UIPE5_x#F_SD_krzTFF9fC(q4UP`p{sI+1!hu+r3tay8~ab+!})Re9F{s0{n@?mRLSWLZzUUSOOy~E0HQhmpMdh zTlhMW~bN^t#_-MeGN5R18oo!m4(J}0W>tw_+8=WNlHZ!!ArW+ ztk**7)_ZcU2WGRKE!J{rBwdxV$b+GJ+NRUmSge77Ux0tf#eMPfYZ+CX>^||6*_1h- zx|i$<(FJi8>u-Kl6PS48NkM8$e|NwS?_yJ$8P$KnMAcpN(RC}LeJH?38G4s$T-CdS zZ7a9n*s}6B%S_sd=w>~|(0=(!SD_|x0baun3;~~_@_}tpI};a+FRsx#`!ZCG&=M6@ zdSVnuw1xH^)>hFp!G;q)Ee<`Ro=dvq8YwWRXY9YY#U^2M5lV+AQ$}qs2X9Z7^)%_q z$=QwlJqvLW?R0oTG2qc(%IJCs>X$y}VP|GiYLon5YS?sjzK6NcNj}Zg<5?K6vs_Ep zp_Hm#xueH^rso@Md%>Bn>>Vo0nCtbmLAA}?|GOP~?}M@bRM2zLu=|p=>9wSn$AxF@ zRhGSsv)nl;-RZ`HtQ1$Q4<=uTAjaJe;D+g0xPg7%>)iiLH?6=ESkG*yIQ9in zF$~+q$q_*W_$U3yIH5u;cz9aZeK!4Xwgb|+* z@Zw22tilCD6qzf?IAx#F=yM%eZ5D?ISYh@KW^$~OOF`93xW_sn5JSkr}#$s(&lg8DsQ6(QD?hMV5q_KzwHhV9RLUcSE z;G%dD!`)r49A%Ms-YWVP><}}9ih*|e#&$KF=CQBloxzlcXO-EQ6}Bi%*L30pCGM36 zfz!R}6R7%>hF^ATp|-x9Exb$Z5n@#X!{gw|mNNbHdUOiG@hIc$w-~o(JGCo(A#Be% zx0?36&PBLt5G~Vgi-(|RUjgwDv&AN~yiqXRWs3@i>DCkC=k5YzKTW;fNwLT_z5fj( zaQ=lkV!A_$z(28U%#HZQ(7T)|(8u$)2?`6z{KSXW-|0a4eHFk=MO}rpGuMOkE|dzw z@ler6>77{BMl#0Zux#fC|ZE~&A!3=qF+ z{+oqr-Q9c|ceRDX$T2jwl_M*aa;CG?1amWT82s89sW!h61#)~`3P@sUNp#^+byZWL zcH~!J`Uq`$p|SzCZohj729t*CcoeCxz_3`6#xGR?c6hlrVaB?Lod=}d)W!5)Ke8WS zrD5h|3!{6i!KDq~8)jf^oVSEUGry0M`*WAW5EL6?O&>VS6lRzV@pf}Y47~0LC>q#- zuk?|wsCdQAQY288t>{zCZ6uE6%($9pD@Nje}xwIYXKIa#>g$iF~w$9#kM0^iNE1xLkZ zrDg!K5X`pqH=J2%Y>fAD01mLx4t831Jz=jnL88OX~dhChy<4pI?3FH@huaK>GPhTu+6SlbN5?Sq91zZ))~1k&vpu(2@G& zeY}J>c@u}rom#nE-QVJ+S`lznxUsUrTeJqc4KB194WnV zt96}K0JWifp|5SZg9k^pQ_N*Go)Oyjl5z&r|Kk_Et8|$rFluL5`E_vSJCJx^+v<&H zZrWEFy@ujH^gap*jz?GVvl^k&-4@d5cVXYg3c@WZ#o&X1mYr;}6F^)20JUi)yk?y+ zct9{MnrA(J9`9*DTpvos3{&L#rEAnncZv)Dq4)~-hcT>>Ru5&Gb`fj8ebN)WHG(C) z(J$Efbxd4A7dBSZn%8#~_giB8VJLT@zlUV!{4|ZYuuDSeugAN(FFOVvAdA9+x7fRe zx5|^{;fHY?*3a4T0R=w+*U1rL0`z^q4<2NKI=)EB`zE$n)?SAAXHYLdV2T|aFm{wg z?>n^~B*B<*hQnV*D~mTdTV*@vH=h*k_f*f8&C??XW`V=3jO1*@H!7&K|x4&I*h3c9m80=8NDu$3jO&Rf>~sfAx!IXB$L4A-JI~%R z!=`ReELr;f8;3$Sj^7B8uty&9B5rKJ2fIp^&EvSUe9+-+oorFaVf5^ghc;h+$k?PW zw)j7DSdI6*$0ExyqM45uFIPl;SdsPIPn`Vyyce9-sPBm3x_If9qAcPn&11InCc zPH8Td+2bJj1;w5dDEF4g>60}El0#J z=9u-X$%!T&BR|0>;ecIb8S`^zb4U^{mbfxdXd<7Hy2*?nF)sZcKGBv?56dC{?3uNg z#F3_wG`d$srAOfW3kL0^+~Z+>?ijhsE%dA$cxP^p59Yx6amW6DD8yQz(av$T_SU#- zAGflJwV##PoBX@orKtK5ceS79FAAg$?JkKK>4k8#xR|t@tw~+tbMrBPZS-^h_or#m z^W1J6?@JFSAQ`ctHN5*7L0)AI$@RS+d7NI=nJ>yXIiyAE@$d zGcHJa-NgCD6E8kq7ZxR=$Tr(-ER43v5?v$Z$lu_vU+Z?Bw>(YIQvptEBvp?o{Cc&? z>a7?KR2j^B{bc^)5rw02vHW@R?pOVgvHEfE9)!I#oD?X~ddZH!MLoEM^TW5F0mF9T zP3!a9UPtprJM6^9_ZvE{$tQW}#=junDq`Ibr(Q`13W4&x`J5`F+2fsPLyrsKwD_oc z3%r)WZgO20VVe<#ZODhq&&boDanUSJs%qpP9(Eha2=?RhD@c^c`!?dNaS5jC0h z$-na&>zjGM5gdSl*b-Z01WiY%Eb?D2xY_H*))#=ufCfI%5oJ8S_V3S?9m%m9@-XGC z_RNinZpd(}gr{Z9oZ)fmqs(YT-ElCl4`pWt%R4C%W~{DmLUhNpF~GJl`TfRJuRhJS z`=0^L2pxWp6yE~8k7Te=+)~NBaK=IPyuLi#jb{1!X9F7D`c2+?S<~-}ltiUClDqFd z8m(UfOGhJOXzukJ*erZcu4WqgjW3D8x+!6NuM4v1p5-|d1NN6P12VQbKK_!`hp(9= z3=aRa9vr0vfgi}@MwaK&+E#f7@>$!*U2)-0zt5BP((`$Fg;-k8(D_+UCs-SSJn!A2 z$MEDdtyDKWom3zk&CiCyMgJc@Ydo!@O&T=-b(59tj(Xl zpa3g}_2w6!fy9~4wJsOiku-_pN4^IvAE?(?gQuGIs%=^l=W~p%ONwI5Bk3E(tPou1?<2;k5ERgK-xXmqR<^B3< zuShZ0VW4Ml;ldrSuFWF_e^G3dNCk z@k7cAg3B7y%<(!}eo(q^Z>=dn=K1!!>9{D31zV}~6yOrA2r;!xi$ONR`iG?>@O_SO4KFFG^+Sw_Dh6?9S;k2F+*%frkBHUz7Hpl>i( zmZdf05V>&eMBU_r=o2G$u?tk``{=F$2u*D`T{vp95`dEX(Nsv@%~Mhhxpf&`T- zVJJFJM$=(iXB}jdoUVOx_9)9@EGBtzDEQuBg1Lo(@-iZBAxO}@yv__XZ!&cG^8xx} zZk8m9m*pa*FB22NKr&x1e2kTxdFXcV@I1MzeD`+9w1vVSeeRPRSf2BbW|wzx@9RET zzBROP3Lr9_gi@{HlAslC27e!cUouBFlUZ`kCXi zS-6eHJ;_@`rszd_M3aa3qFh;P>j^fQ2KP5dWj6<}90}s%A597!lYA$JftY2_1dL)` zaHKSK@-~RVcUO{AZ(8iDo$T0@N*spVM4m<0E zd=SoG_@sGED{`QkWC4*Oky{G)lvK*9eDFu3VWy3V+P$|hxY#;^rj1-*t)GGi``iJ$<`ul;`_9Uxf#DtI+rANkO z0fLaFd$HkF5!D?jsgL0L@6r@3lvU6mQ<{_sJ;WU_D5#x;WrOW4#?aI5<5b){91G3v zd_L~s>*w^uo#Otn}FA+U($w|H8%!3)HDt1wT(xF(yD zf+8CYGLmFGq7O{D7Z6OPL1wn9FO735SCqP_wP^wb*+#vfIAp7n0H|(q|L-GBNyUr! z;#!yrxVWSpvVI4dXgjuQm$Thvf4CD>7gBu%E7PX$<} z^;Y~e`R{m_do3wMsPc(5P>F9wMy&<&F>t9=nV&l|vW%wLkp@vnsz7Q(91IzSqU)I4 zi_*VSW3dazlZSpo3n|4yGd zrnbVM8JmY>&;J2jZs+z~o1{#n-e8=G7T220Jgp>I&CTR9+ar_aAyLI87(B*;78z=K z*9zbaBE)J-`*$oCnJhL#OZOCxL7O`n35(3qjD%Eo^2d_=`;TlFn~DI+fa*yyg(gTC zCal&jDC^1qO+d20B-(C&?u_97xqz(IZ~j96?hfnZ!{ltl8=_OG{ zpPyQU0)Nd5ksg!O>b(f@s6};_a=A%tO0E|l0_*<0s{tF$-G3ww0hS3#z>7lX6ofdY z-CzvS?wf86Zfs;N2@F)S03o6UWxjz_i74}?057_JXck4PdP=8WwmwB>u;U&$Nl(Hy;&GH_v7Z9Rf9Kuo-q7ERe#`6v7c(QV_Ya%H^uc6=w}N;*-EmZBAG)f4GI z$;ZRB%Sd8FyZ%H0sgQ3y>q0s3=hwTl#N8{}X^6MAib+Ufkm#ZqxQ9yhmX*e&W58Ch zy;VOTz>#w0+U?&2JLb@D>G!(*68WV?1`{XD!9zx5*g>(jOQ{|}TCDoG|jlM6*RIi3Ue{TP;Ti_fgg6wx(EJD&*3I?3hIFx5( zN-n&Va)eTShy0w09F1)6be0S~I3fiZo+z|cRYf}gUDVEP_Yal5E3F{ZQNU-A!la54 zxDuHIM|=f=P9pNv2dhUZJVLzw&v)5ZB!qtOIGJ5-OXMIS1>Ecf_qPad?0Em#f{W z@eEdyYcS#+XRH;FDTFSO_6aR&dytb_M!wwtp9A~AK=Y;3Z>6{5H?j(osQOxnIg+k9 zkxq0~lAt7X)Fds%93(4@-eV|eJ1f{nsXD~Hv3WkXgetU5 zB(TABiYiJZ%1;nn)qQV#Ve=zCWYgq<{Ln>tNivjcKt_R%l05C>#~xU>zdyf64Z8Vu zKfrxU^ttIxL)NTMUKkbVr_azCJ)QLJLXVp6hUPy5RbVzABVF8cH<4WaHpaFc)C=8i1QUQi7-)Emr8cvKlc4S46i!oB7jB;xdLyj$B zX%Lr%$%g{FYT<5TnD$D_mLft8u#i0il!~zo$9Rc!s+%czaCP)KvOoIyr)aHs80*4l zBeUit0+VCCVnLO6{o)fR=lzX3B5N)fK@JfxITNU;m@*BUW&khk+xJp)8ckF}KxP$) zkRZLmqy?{D0d^k28g&zs+fDIcQEe+U6AV*=ohCyj;(##IFXg#9$fwK8D4Hb-1JzNU zn~`8x45rv)71B$IE68ud&pa5OwxAFoaxjw&Z^c+NN%w*%;#QbnY5RnFaWl9IK0GR4 zsP*!Wx^L&6-EdRQ!Ci#=pLs*KN)3VF@T2;4+r_%=rl%+>`+wsD}rR@S*1e zXf!x!MpBbgwjQc#xXz?;v`&K87;*|>v^_tc|u>Ztm{?_X^PGZ7lX@CGy@?wc&<}}8NBn*7R&EJzWs9HfYlBu3zj)aSVWFEjBJdo&6Q9J2j z3A;yNoijr48^ja_6IBeIJxj^yA}|3Xsq;1g^+>Tl$-Dy12_8u$I|=t>UOXwa02LjC zsgD!dlk=CC)x~Y91Cet0Kv?X0QX7L&*3G(rc1Q2HgW1uQNUptVX!jigJOi2%LDNa{ z|IR-=-mU+ya^hS#AD&_p3*elIG8Y<}8U1XZr+tgm%)r)Z0)`0?6C_bVOtGiu+4EnA zgctvR;H8g0GvS4%9DscBc$8Qmv9?GFCB772AECjXIv2W^2}nlq0`p!(b|6rlgd`c4 zU^T!%wn+vQSNR~I#b?DTz+|d=36_p&CfEkEph;XP)uZ>>25?fP5o1!5gLf2akf70- zm_n)e$)vIkb%{n{`L_ljB1sX5_z*_iGf9guMi zW#q&~MTZb=HwRT{m%gf3Qhbh`(rUzWa0MN%V((*3?Y^o0nV-6V5*1@$-dil!u2@ zH347>#a7GS73;TLz}5XaSzPA&kXv~VaD`Tr5va{2*OM3#BN)22U#pR`T|d+WRLDw^ zAgZXw-i}$2>a?0Po{n(Kbq|w0`p%)JF;47+kg4r8$%A7;^QUOSx}6-z+g%T&yG(=K z7eD!R3I&scUx2X_jEkaDIBrIhY9G+gse)ISP^)u|)nIRQ~`7(G1ZH0GL1l2rd{2k$}Y* z@FP5zKPTD=2fXlVsU2Malkfu&0>l9ftN|+l>n8PExS6Q`USNcp1gS~cPK>yn;@cAA zOs8>1GuqcFWpOq-eL6>Tx=s#-(wN<(LBT^}fPjEB007JkSbfR2Tohkf5azg$jvv@B-6?>Jr}zp6~WozPvLZ|L5jg zdw)3eZ~Xe7pB&%vmznhG`wKTezARs!%Fe3A-}Cv<`?>s}^Ot7+M?HM6P~X4#(K9xF zt7o|JtbEFn(j5KC^Lxn0$MwPMSy?%GmxJTS{`oV1$c_7{`V)W5JYd+*5P$upc8)(^ z`Wuk%R05c05{6iG&(Md6MA=$VnKS>K@?ErX<{q1u&zbCp{d+k|yZ-L{`b_yCciy!g z)i&p$zh~-i+uJ|tgxdq{=5)gE%goZqjq#+BPjj}nJe){|r} zb~!@;M^B?EJbVLcIP|`lFOITb<}skxiN&OvNWQ{CL$F#xogGv(O2%Bj*~6F_cm3qa zL}b^dXFIIq4%^h>=sGrK$QI-t=m`b1p3N=y0DSe6U^J0%k-JDWGEo)@A0rm5_8qC= z8INo4UzRdp^ZJe4bN{;ObtHlUhK5k;HRwwWl_b(gn1rmz(etVm9NZnAoU2@V{<$x{ z{-dWszn5Ys%p$pT%S6!9%OW@+%^0kVg9g<)m-brI-2iwB#?eeH<+q5=s2Yr{g@j63 z*0U0Y6;TI~W7&6@W+E;N&S_}c;7R>UG*!^zhGT_`8EmmpI?TD2b@MtlNlKC}+h4?5 ztT3=VxzqMe&^)Md^UWT%Mpj%melgC(Bxo~%YABwB*t4a0&c(Wxh?R;PE zGU#CeY`RcAOodAp(rOKB0V7qiwbZ5Fl5Q}hK*;n!Jw}2?cGx9%@U^nYxMN)*bqeJk zi!p2fs>zIVy{fQ^i{1*A<%$!e=Fm9BIv;Mt#U}sP9WwlOUmUMj0qqZ`xN4(o2u)GC zY=V>p*@n36?wHJT16RhYPnPS@^rRNCm%)c=qOh^3TF1nehn)^p`%u0p*n4H@pAWa8 zBSPqnOHWm@wX|SPsC0!o*6lI0v|jq&u%1r|xqIt*D<8$up2v@t1$H5D9hOH}p01#i zlL=X3_2HjL_HUjGCw7+$^UQhw*V-=-Z?ZEdp)b>&_v^*>2KV*UQGrS~whbNWy2a9h z8U0W(Teq7LcwkeT89+X^IafvbQ9a2qyf#MbKw#-O(N(ykw8hM{y2lF8HG2SldSYv( zD_N`zt+~2{6!gWe)OXgP;p=ULzZd!)`5yCMa#k_3AGIMe2t!7qhgj?P_h(}$9~E-B zlk;)SD-hycT)W;x^Ha+sUVguyp3aF5-UtOC9aYOL9=%|rkR^$%5smJyM-4)W`tPw= z=gZDbgEC#TgSKd+tn(z%%0cfsfCzR()5~*nM6V>DP;6T?p8Z$i41HW|Y<~LOkyh>!M*qabL(%G6*y4O$>It=B z??l!rmTn2&t{0D=k#)Tanv=5U>kD02BYE&Xc9w0R2DjQnc77?P_0Yk(T)S623X8Vn zCt2+1Bh-!E6|k9@9eJq_H!P7F%HvzvodIzKzAwSs(MQgsrHvxaTeAwV0)$#1KYC-$dF7r*4%s-M93;M&&4y!azEAo zcFygp_qsk_YG#W2LX?s9geXbM;Y2O6#a_7_($Hp|ZrwGbNQR{d9mNRKDpoLeZObGFMz?~6HWsW&F| ztyerFY*n)^e-1TRD(e^>`e5!U3b+jycElAs|5kE#Cg+96RCpzN$K|J+;@gXG0RPcF zr_uB%zoIUsI{jFRZ4aC6oqlY~zqEaVGnbziVmkLD&k>RLOj6Np#@%)bZei(p%5`e{0}OnHw%yP4^Gl9sI z2^QHdG^!4y2>L7q-i#rVwzg@amj~L9bAAUlsFJKZS;?>i3zw=AA=c2OBsCjgIv{1^ zS$Y1JnamB-N)ct)k$y;Bt>`J*HM;igzUzrNu`MV?hKJ|z=@jaMXCq;wTF=n-+R$n* zV7&$B^Xrv*1zI3V=fv)3?3;xsg8yTBqG~R~_S+~d?XZwT#909N|0DCKv6-mt8MC3N za1Btgeb#=Ti*cG~V+&5QBXEh!& z8rI$5Wm?QenV!&~w%1?R5`GPh3DIdeiK3br=Ybz)uP`v*KID4mCyTYyoQgC$o=%_m_osV zMNoZsUpKbGr{D#*ok>?+-q2?cN$pKF-_6VOZ6-~4vFmhqYCBsn^E10f^4na5AHI7J zH2=rm-TTWVsdO*F)pn90-Jl)vxJ90d&mqB=uDhEL(RBCbx{-!BbiN-dNkmi?yRyEg zx~MI@z~ceG?0-4Uuo?GWwm(0eQUC#AXE^e8;we2#yvcKFu#xN|*q(j-;la(k)CnEl7He}In%&K5t}Dj-3p#fJfgY!O5U^=|#)P)}hT)*FlO@QpIef zg+5*l6i`Kqgv0;xt|?~qgNSu+)7a(b;m_}+Xz=cH8wzNaX!08`l|Cv zCAhusD$es;gd27ot9;k50%&72%ezHRXPb6u6~E@R`R>}_8A{}DM|{UretB%RR$J6) z_TOrESW>`XEn6PiVe9c$eqojkE%Ztw$7t3b*r71s2fB>=I5fWEburZKl)c)MwWRI> zMn6u9{l+#BR`~hvxnA_jg=-GAdyFM+7OWII<6=K!$P5*Gug%s;Kn=`r=z@dU88r51 zAnf}5_t%?T6S4=qHez}RK#M>+4*6^jP&ATK>0w>|7>nDXT?tvSi|9ssP7{Fz?(>+S1M5L$tmPy_H zX$NQct3_*ua8JA>&{#Y^r0k^6pMe;5tE(St8QD>H_lAoNz$^qVjnnIT%FYf4E@c?t zpI<12_gXFbxEpz%Z9c*Jyu3EYj!=e;YHn2JZa!iJKDH=QZrDt(r`$#dam(B)qvKO6 z>vTKG2?Lu`9pUX5p~WMA6(ZqffOz1h^j6epI^AlnG*c7a=it0Rpd>@X^UT0s*Y;6; z$7xXLKj(E*?gKN|?@|=0m(|&H3!;kmg}IA5L%7;kQ>!I)$)=g=!610azCQfg_mG9$ z1t%$t#`=nSGqYaq>ZV(FT}BsjvV_bX4-Z@_41b!fZy`lmIl+~CZt6m*`I<01byq1T zJ$RSv=I{zDhKHlvQ@+u*!gsuj837ox{eHvh7)l3O~US^?O5=VEtX`BZz>3QFfX< z%ug!U>;z1uFAS>F1mM-<)+o2S)@QSOw+wjfaMY4B*_k~>hD@-G(NDU~&~tlj_(h^J zfwRIOk76r3=3|0VtS?Z89T0yb_TV_%{T(&02gLQZZmRVU|1-z8_Uk*ulBb4QkTsyaP~&#pcTTzjD%*Z5 zdjk}{&de`GYA3U9XACC1>uqZYkFk4&^!u8y*(+ZGj$-6g2~%#&>4M?DWla~b9ri-h zmz@V4-vGasz*a^9;b%e2mQ?d?XF zHqsTV#<+aKQ!ck;60h~PNO=@#+SuzSus zI2#uCWw0`pgtU^%@TQ@D%m?Akbz}NDI(#Ji_37+q?dxi7XZ?Ok_P#ysb)^+P;rAA6 zwsOmc9(=Ho{yE&t?M~8<^djCWOzZ@ruW zr*JO9`TKrbB6W!ui06?8YqM~((^>kd1`uBHNL#0OC3?mTD9iZBVfIaf|+5M%bf*$)BK9?mF9*p&%Uo)tq2Sq-?C=J4r0U z9Q?lZj|z!LyS-YYv8_Mtvq;tClM~w`6G5`ZXO>)HANNgqXQjL9iYq^B=UT@bm4&Oj z4R|=Zj=nvf(7SKU`CFP#5vuiWf`eh6S*h{g51<}Ymw9erMlN1Y<}$sjWSDss(he7v zk6^|TYUsq1ud7Eq6#xNl$@4tJ$t<159|hmT?eI;W5#bVcNloTorl(M2f$R5g{}W)t zTg}|~5&A*yX}7O|k+j3dS65~HU7nM{w*4{lys?DtX5)$JGhs;&Va_Q~kFY`US$baJ z4;@`Fq&?4JJWH>?jWZ&Prd{0%!+EmldAm|yJcLhB5Am59SL=xK0C@W7GrL#Ksz4E< z$w-&vs5OHnqCP-Lg?4YiTH>;!U?>2oL6i4zz`PZrV=-qFZ4f8riv5_Vzjj@ZFmw9C zv9F!NOV~Hsvrq7(_=oWrkaCOSa=|fJRcb?O+ASDGc*F0*vc8aB7TR%gto`7&Q)CpQ zQaYI!nB+)Fi_Mvy5=l0AW-^Z2SFP%{W%AGwq1_ zd|UB$XlLon zh~bIm4=x9)mjSs(a6s3+T$;~JwENl2R0JfZ2FnrzF%E4ZC6THw5IPzUQ`(=ZdHepp zS2^QY&FLMGN2u9V!5j)rnj7YQQ(p4ms!L`;Ypa=lSMfQLqlZwsuwl6*2g zAF_XH?D}KVCTq>9jB=yJ2CZ2r*C*q>kKArwiwQNcaIW{$0vSyx@l%2wCMYlw83=~T zvaKGz>Q7jCnrN~&CR`Gdx^z=^tk%?G+W}C(Ldp`$DJ61}UdV(@Ng&y!NkRev&nvBR-ABBoX@K1lE;&Sa{rSsLNcmAG@zY{PI zh+>?Kg2nN~ovKpl7nw1c4TBD>wQuMb;!}L$PWGI$WSHUuB-FcQ47y%Rp2K4XNcO~w z>(D#@$g<_fKmESQuk#%P0K=17Nd}4WxCn~McisuIc0-oHV&q(TTwJZ3luh>F<{-#> zosVKuVJtC>Nkt~#V7ERpfIk;dyZ$;4lIx_L@yHV-QcpB0WVDGgRnHq$$6)?)E1w@1 z?ebekPvtcwX(wj1NmycUu^2si%}@mb3~$7yy7W5b2jLq)1_BEjlX#+B0g^Hf)=`X4 zACmN$I{z4c-o=e01QwX5l?+&*lUCJ%xL?8Dq6X+D z1!1c-%sS_Yq7vAOi-FG`Zj!iWuN8!$FUrETiV;#l$TKt8nqKvLi{Xo;*4T z35B4Q_eK=Hg~v&%^(4%-A~KOEP1e}&o>)v0RaXI*ufl`dlEcdR5%{RolV~jkGDuvd zBczC1BrUk`|1puJ8F;f6SW{aB7n!*8<*Y-1il{Y=6-43-3O027#4 zjLNo?$7nJW{;gW~ZjMATW=w7&YLYMxWJ^#fjm6<Ms9{CmWAm&$hq#ouor_8@ia_A34~4|$!pVOB5(8wlhb4A z?EdDNq{cH&N}%3KCaCbX0~2_hBvib`*Qwe$MMpG`2cV2Hl|UWHJ|jZ71C>Y=j(7D( zw|Q%FY%0in#6t#T%LRyPLMlP$iL0X4j5mvd@stbn^DomNRh(z71UM2Q2r`gPnbFjQ z2C}3{MQ7>p>7V6V?Mo#~7>llVfJcxN*Luo-(1XU;Q%bTSek7U2U73^XHY06pV`(np zAsD&D>H{v-Nip=EsQHk%(F7H}tgT|xW}xC6d@qF(p^7G0?I}o!fYB6r`z~6Pu6)Zi zAFU$iIh&1pHV_bE0OB~AOUw&KUP_biFtJip%4LE(ek#E}Ry8{awAG!%RU{=_{W%`| zxgZNIHsIT?>*iKdw;Tc?Ny!bwgs8J?LY~2=GKqz}?uQi~R!=hr`5QEMwAF~IJBc(! z1Xfn{=p>|k8qF<79DwQ{!0)eZbn+SGjI0J-g(_6yvG{KAk4-f^myK}Q5GCTW6FPwRF*U(mdK zPTM zJ2hWKRwFi9@W}^6F22AZ7F$S}EF7RiAP{Gn+3<679g>>Ui90iF0HNYys(_n}q7y?t zAM%{bsTb1y$~{nWu+zo>Pn0^GwIoqJJb<#9?Sg!*lB}VBsKkl<TsV1OI{jj(TlAz%Nu_h|^dN|( z7=VfIKAgxh)Q@TY)9WIsJ>wMcvYzgy0Hg6mB2-h5tv64!k8+O2Rp(PuqLHM_<^=F5 z9)N+Q@wGeB>=w#>J-pQu)~M1Vn|JOssL-=DJ9j$n)tlO&Qg&~sFD z9)g{8ONni^ehIg(UB+6jlN8DwRfUh@Rgv`7;bJHi3$5%YI^R^}AR-p>mgb#x04S&$ z@UF8^Y{zYSeG`cfCup!#o-vb7SHQg&J89IKt+pi+ypn{6OrHOxo*EN3<&WFiQ(>2+ zP7*Qk4BZ~%FoOvXx<-x_pP*Lz^K$1gzP1qg>b52v~q z|Ks!8c{V-@<=s0r^PMy40LRc8TSmj&OcKfWZBl1^lpK+y9dGtLWA8`*>5NXT1&mQ( zNf6Z5LLx=@5oe5Q%k8go4^9aCO|3w663#6cAyU#|#^cx`hADMPQwFp0CG&J@&C=1L zs3SYbg4&^~Y)ew3R1Ux!e|~B{%xwDRcnlt@RP2H|7^#OEHL4ujN%%!RW+775C!b68 zvKOp<|FJD5;#_U{23IPJV6uh^cdUrDr57*G{s5PMX`IU`)(T9Z*q&aC8IxoS52Vb4 z_0ohp`f0Pa=Ry(FOekD1v4Mzr2U$lts1=ImUL;;crt9F}&Va*LC^e381ehk5C$hy9 za0*^XN7XZJr;WUYal93`?&Q{7WxtsV?`tmfMf7qS3{*tG(OQf$lG7|@deTAj0vpD? zpWz<(os%^1V3M9VwgAz=kr=bo(zzsavYo%M{7;@Uk`$B}ASS}cIk{-!5lVQ?K+06*!1qpMjIt4B z;y!7p6341FNq#VfnFa%iy;Sw?A~+&Iq;#Lk`imdi2BB>^V0)^mz}}Eo zU*!*@yjN#h5iuMw1{kDlt7=heyMNqNj0Q0}ZEI70>eAMtA<2TvnV^n9KJx}K+ofiH z%){fXj!{-V&PB#U$rbbS-!g#i`16c~Z2i-S&440If>3al?`mHh zYz6XIoI`|9hCF>Ye+trkZf!yb)Di@gLe5UbPJ2?I!_@A@*oK`j`7i1fsyP*bpdK#h zgG@{XU~Hmf>LhrqVhJg<0J%0@__)BdQwtJ}m}5bPLgy{ql>=#WT6q1>KIA@uwN0Sg#76f~k=V8#HwQ<8t~Dw95IH(D%)W3rGW_EVX_&!6HKr zDj*PxbF#QiH%DUXKVvP?+oYs9MoMduv!KIQU{UL@q*&NF$H#oOO2ozF& z-b6ZuF_V)Zao){?$OMA#$IgNX=7<+Kj{!?>)XgJ%hD9{dckU^wl__FTC@UtO6IvF$ zu(@da>5K5ylYQ1z;OQ#E94ueFNJIad0B`LK434<;{H{k#0 zI{dmiR$@ST;vkNai3;v}o+&vk51Mc>uq-up@t{V_2Y=wA`|SDL4!}p;siC?hCnQ@` zvkF(8mvKA-rwrEkbD95*Dc`7`u0c2%b`aK+nT2Xl!GJg3&EWB$p8+SbS`(28UfATK ztG(WH7=qy>Bri>WQgw0Wr!%C8z;owGB#cawBx6uLp@3hi$WzW&;`{ZKBRi6z&M`E! zqdrTXL9G!Jh7!w6Oe5^K{N&`UBcw+1fh^I@G##K&RkC~MifajvEo%q znxcoAMF3jK<3Qw7IyB7OPckVK8ZzU|qvFl25Hpi77!B~q*I1%@vx}}~wW;z*mxP%W zK&S4cI8m>ONHAUorcd24y`OLYe!>100C*4(0|0aYGE@UV06>3aew8NR->>y5vdNNc z>m*^x4Tk@eW`TYKNxDfPV6(==L1DLr{(UX~1PCe`Bq9Jf00Ti~ntk1nlzN}cz6;kT z>%uyMC)9jhuMCKVWQ7c>f|P>l*Rz)@*Z;qM&wiKSMA>JpHKY@sbs239C&?%~bgi9( z8nTJo+*(cahIKr|>ssR15acreXL(EA4CI|$G&?c6pHgDE% z3CSXBwD}nZ6P-E(1O_VSwB51|nkEBI(Oqu|q@GA^mIraP64=4|CIv zV)h?>=(X5=x^w=1+D}jY?ML|W+aJlw{^b9shu-?@t~~iCJTD(ke`FracZTTRoPUqA z&f9(aZ7#NlhwguC;ElcU{nP$Bb0;18?mS0N%$t1X{SPbHnu(TO+x^nl=+4XZoU<=J zmoLtl-G`h!eBM#}{>ktce@^SCd*|;wgVM`_Nho3`>ystpo|AJgGfqu30Ke(!j;cvl z{~(-I*<2DGHR#*nL`qUw2Pxh|QH&*Mn8ekR&P}oZ3%Aaj)6U|RDjT?$3yrcCsS7sM zc0I$`=DcDsWGRe1cix*<+S)lL)xj6{Hlf_0u6p(5pjOAK=Gmj3mIl$sl|Hnyi{*V% z*~^V9)@1C#3#$$sYX$Vw2ve!7PnPqyXqvl=<(+(c2fnyRv6lz^JSu7rZT01U(OPQf z!}^5ZV>jA9E8^O78`camc)sqCmEn~SmyzYkOXTqG z3#z9(^-$Ui4_^m*`ow-(AE6W>lk?&H1$;wN)?DBspf;aVT@l*Ck|dvL>*Pr3NrsRe;W+>;zvUJ6=uYJw0|+3zeMRc8v#Tnvs}HxKxw zGwS(y-hM|{o1>)BvGprJ>SDcOloxbSQi1)d+-6pVxV9X`&Rh!z(VJ=MCeh}mBqfL; zsi~x;>P)ApxqM<@8a{rp6sdk3C;i@YdVj8NoU_2gasN%JZNZR>c;9%Q@AtyLlAAN= z`(=)NKW}x2&ROj6sgs`>iE2^x&vB@VN|uo`o~=~*275+>wPz~X*&uH&PHTM!3v3FlYr4v3hS>i6B4o6486i}uMx#ssDlp9HnCS3j(fJJ@O=}QqEWvSOP z7Iqbjis{VE-t2ydr61NvQe#Zn;>8}z`WG7#yX0}@yp+>J5ZBhD=*@`B{(N_4NUucL zP}37mLSUQ=6_;*Qs}`tKwKk;BYfJ{}Xgvpe=*stNS%a1m549pw@)xu9g8|L!)B5*^ zEOcW=5DQ1&ecxm5yUXVPy2}@ua{mrJ&Fq_Kn-s0!VN3%}X&WdqFYLd78bY0$N&dd_ zSMP^9EpA^lFgc6LOo>5i>ahwtN?wSdS){E@X86n^{nt6?VVBt(y8|GtKwZ;A9v|Iv z)O>jN5UKv|64{d%^~8`kZ|*v*cBaBy!9pXIvNG>Dt*<=#Z?nNuiuM_OdgL|rb*3-G zE@IjhNPJNDJi;=nsx83YxT&_t$i!dU%=$B>akcX`cV(cMvAEbrO)sidkOK4$%Xgdr zJ(%_Fb|IbOs1nADFH5!36*+9l!cfD~R~rio&bLFYM#C^o&lc|w2)2ul;7>(YF84rB z*LKNGHSz-!9OPd2{bUBwS7N5l;bBalZRh9d(E!!oQ=RxatU*ZD;BGn;M-}&YEkTM3 zlb#jBVzzWoeThtdneMjP!ZizWTi|P~5t~8OLx67f2b28&IVI8Ib}7gKy)qwez0PW+FUSc4y&-lmYoAz$ zg=CapRattNw%p&v%zviGS9Rv_YO9P%^IU4&qz{hs4z*PNfVfL|o2Qn~wQtl&N4?6; z{niP~o}+ycG=)}eTqjdqMfEYe{`*YPee>Tn%+SdA{@929tqxZ^_u+i_3rNj{bUt6Y zS8LCl>gevs=g7ZvqmR0pFkI%;pJAU**KjvC(w}Pork)>DCyHC+%h|R^_`o5RGFB?9 zj8)3I#yZLxW1X@xmATrC^~xFRmDQ}x)@QL-(O9mmV|8T}HG3+J=gKkGR@P%}vQ8Dc zHL{fztkHFC-J1g~FK9qJ3)<-EK^xY7wSgYidVA0Y-d{G*Y=GCwTz#82N69{Tju-w9 z<#&DB9~|?kN$|9R;12_*Y-kPq^P)EJ&yd={KUZl3{H&)9@bjcLz|W`J13&C)4gB-0 zHt^55+Q2{eYy^C{63733(Ucdd*_%aB(r@_YYo=F!^cewqfPw$B%^~uPA&^hPl;D7!LGMA1JujM3Z6S<0)LI(nW zgj&h5P#nHJRY*Ige0h#sCLJrvbX*=;BChhGS(mCap~#zdn=4AZNIT1Nq{(8qq4M;E zQ=ZkyCI)5{Q!mKsb4%=6qZ?Et42M_FGyx))v2>nf$K!F#t~b~s;t09)62W0-rd37s zPMdb`f&*xbhBM3s>crpD>jltI2{YW#w8@ zobeSsHq{lD0$A4j(MBzXsIgoZy~gy>hffbK(gWn;x$^ygR{}G>20xF|^4{%0Z8GhZ zGxR-rSxH|w1=M|6@-M%d`xkST2Hi{Sj7yl9ip!1)b}M^Z3JHS7`WpXnp*OxwAYw?h z?u^86?(Vm;2)@3KnJs&*53gyUV(?#M0`jv~imu_4((mp( zR}RCg(%|u$gD#S_px9fN^A8)TIBK9iu_d>(sY_bEJN?x|4fy=h(i$VIy}2#dakSSc zvy;7pY?-S~)8D4OMeo!ihS8p0C)+=Jz{K^&?RPtO^d9E88}*2ZCari!Cws5u&68p; z)s($3{Tv8EE3aTnC^u!*_MRx4b#=RJwfwqp{U=k}x^pO{aN;?)8&>O-th^L!<{}$g zQcwTe>y9qig>H!@-TeHF@v8O4J3nuh@d-PV>!EP&0bahmxm!M5v=38?PhGC~MG#c~ z@J?WDxbk-Of|s`CX>?!Pt>dXRrt%oM%HNnBMhv9P60i7+IIrEz=Yz>(k4IQge{S>Oyc92QtTE}y%+!%GaD`wquOVzkfU+gQpQNcIts-J4}#PaG% zxGjU6>jE!cp-ZTPl*8Y#03mkEiUn2W-~|}RA#chTx2{*pEg##Iu2IHub{m2@#ZEUh z;wyEVx52C1`&j|yhwrnzbm?8~H%;#0&jLFaAHO>{DEEz>1TVZ;qZHzNnttZ0_iGD5 z9&RfO48a{j#+!(?uy_DfV!TztmXgz5cIls&JuR`eq@26^UxMmUA&uBtrj}pWE ze5^v=ytq57B5U|NGa;ZB#zwN=`_dG|d-IgPw)d9sU&4NvsHDNF!Q2G4K&*q$-?6@5p?%NuFm)i7KZ z7vY@Ib7epLUEi9`7R&c7QHZNs7muFV_&)dJ@3Pv#(&~Gu58u`M{j{R79=~cc>(z~J z*6D=jTbf4Y?_p?`Xa4wtx_fMI*7&8n^0`7XhF=ZB((S6}_w}bp?N7tw(APYyY4^c~ z0~=$gcnjxBORE(dfRqJp{|xvp8^s-)J*4am2k%Qy#Q&uXhd<8a`72%xf1x0t=B3R_ z)_%hk_oX#R=jhk}y}-3P{`K|^D9<@m-TZbz;+XO=wqwvwYnN}GUOaVS{-7L(J#7I- ztbds=elWAo_2S)p4nRDu=^K%J2jE_?Hu372>T&5yK;jfQ{K){&bM@JI!{5uC{B)t+ zuBzTTXhmY}`VYIbpNSFO;(CS+rAUZv>6%#kB|i1OQRhzls`njtGdv8du>%e>o4gur z!~OHZloMkqKDZS$VL1Ww1xc0kd09J+47CsK5f|}u-tjwN*p{mO+o3&-a_9)DZ~Z#Q z!wWH~E4zRmGH+JxlN!faaNYP*d0Ags%G~hfCBytbty54x;J}no8k0Vyw>SR3&=rOewE0OCO+ExmruA^Dlz&Bx~ zUavq!@eTEsX)%qBO*9glzXq1e#?74=H;f4&SM_$_^@Q4@i+@hsdPiv5oSRtNUG8GO z@n66^!vMA?OQtjJBoFNYIf(J6R&Y2@;{y+wPV@B}(%zi_#;6nR%Z! zIxPHMBh<>L(Z$?0v~@{@UL&u?!fRt+gq>kT_s&-=lI)~=jW*n5_s-!w9f*-lCx zvtvY76{%nIUCqor++A6>V(t;P-ROO*)p8B+#k3e_TC63qD;%LrzxfVOB+@RywKp{u z4XM_bWFZ@-Y&{wiNUm!n(3a8?n7qZ=lrZQClV!rgm8-$V(%Y!3N#$danAE1EHld%A zj04=zD;%~u*}O0`U>NJ^HCv;xx)cor?SvW|8a5`` z0Z+bG67?{w>ue|0gbW0wuf57925U<(WVAP_wn?@rTaccDCd8Ta?2}k95iV0=K@+I8 zF($?PG-~XEb`@Z75J54CizxY6XCweCorrg%^NAe=;>#SA1|?)PBD)35&~=V$wJ)ca za^;8Y+nFkn)LK%&;hwF7lIXjYOPGEwt}*)wfzi&9LkOmz+Spr60H1m=CelyMeJn9q z)uaLf`DE###8l)hSb~K`g9tpdWVOOi1}Rd+GStBWK#TsAKA>1BuZ9`tBCBwD3SpQW zti7inCWt~Q7cof8$y3^BC1R8lPl!Qab-NX zH$I}7JvbkB&;Fh++lnqHadV*qm0STnWw0NK6yoWWU)g#2T;P$ba_YzGBQwN-t;!cN zXZ225hX8FVK?rR|R!T6KuT?E>d)9omU!IQ>>XU3z3!++5RB6@LNfT@80#l4mW}R)j zkDA8i)zeXdUrdY^Z<=9rdZb@8S~O|XcGw>5d-UcH%DHLe$LlFK^;Ru;=@t@MS;wnsO%jIRsHw&i8=b znA+8O$=E;_)Sy<_O^KXP`J4TJ0Sk+XM>lDO83!3zzI!0;FhfK^37yF`WkQ1a`w+-_1+Bx+M!)fnv#E(? zzDumA#9NkTT)2w1X5C3~^;@=wZ;#jG9C$u{-nM2C?2~fxgee8eIvK(zG$&`~VQiM&jY$-G3z!T)FH`<3f zf4o{Io4ua)q9nMn^|$Dq(isr!94Bm)Bt>^`acrGzpKLr{t_MfleBm%<=KAQI-E`=q z51#l;HRhUBj4G%3%ozidq>})aInny~Z_1vm%uoxZkYFzixG?MqOGquA3cuuGc&tZG z=9*SS9oAm!HI#gqVsI&>{?&eHXSDAuxRu^YLMKGj;0n91+l8hz2 z{on}KE&{C`t5j0cQq+n$v_q0;&RSSzgpUY}oa-r%xK2ux(SNz?y9)!SScB*&u?zU|zd zfXz0zKk(-0M%{@=Fa@d>pbDj|VW^a3#7)SZ51P6#sB{OyL?f62)tu}%NMhKUFZ5W| z6FVycVZteLUZy@Hm}6ZIs<;(4n=iREH$&R@Wxi*KNWAs21_aVYrHP25If%3gJuQ13 zSd*Bn_0%^uemPciy*8OhQpv-tE1i63G0+p9b7{%8&ejH>J0%&MEZG`lJ`k;jT2$5w z0`G}Ls^k1=s~nO|8G9UK$xmpX~!avwZmYJc$e0?;fEc92>%{i+0m7teD;dgnu_6j!GL1~ zsSrLUeG-z4vP8wPN=Ua-F`__846pAr=MQo|2oOz}iAV&%+A$Pw#G;LP@!O$sq-eb$ zJoom|3almB(i{>xx14QF1%d$@kze0E2$}@Bh1X^YlCmTKDP+8Y)L#|qci9){0y>pk z2p+`}NSaHKgl9g=YECR{?MP4AAmRckL?&EGw7S0qi>pn3z3sg#xTBM z05Q3xU}lt}K}C8*uaag#H+o)|og5a z$myEJM2M=Du*C=`hjKQl1&-DW>+qwd%LAU+oC=zNy;)Z44;ol)5htm>hJ*dd@Zo11Xo%n!s5&J(E|wDuh&UPA6Av?Xt^IXs zjMNYqMM8pm66hA(&Vb696-j84kj%aV!%Ncv_%$Bwp~+B`u!T^BO@oUQ=0P z;oBVu^o@gvGf04H z7@TiBtUc?k#ZsWisluQ`A#ql61 zfR5!I^^ci$CFeIY;Nr9&O}&=!%E{Bon&=nv?neO*_+u zK%D{}@gC)6f2JBGDcJ(ZC4f?!u7_BbKwF8kxnb8+VJQ0y)tGWIMTJwF%S4bu*XGE{ z1m2EADLL!K$(j6gSuH#wfbgEUe8 zzlSjFqZF(`x|beYFYq+JfP)OR+MrET!YHS#jOd_yB~G`=w<{mPk#ej_dTFzc*hV^D zJc{)vi8dC!Wl(XXY|XP+@F1`?r;`%vy4s7nw6}4Fxis6iCBpSmcN61)6-_QDAU3I0 zLP&%(ZNDC41{qwvbqTWV$T-XLp;VHr`7N3xl=9tw*!@{9a9{%qrEU^BoLlmuG!yd- zTqDB3tFEuP1<**M$ZImt;GjV7qNJ!|+p2)98uBT5vK$=K0n;`6B+aAPq-1GJN_&aj z9TKL;y2qcW2A)j$B3eCiL56^27HlPn7|q0i=Rch@D{W@yEE2*5k?BQZV$luOwFIX4 z0T>t#RdmXxs^k_q2S>hy9BLj3NXR9qH+9cZl|%9#bW%&8BxZzkPqw6mNM{d8{w1*G z8+y5hUp?ri90|>=o3INexRk{Kl{HZVX}a6|#q5xZfJ9?*nm%$vk{LIrAPWVl1&(IR z-TTW!_b00YHHJ)l$H9?FjG)Q7_buMDKXx*r)CC^$4ntNg9Z9pY69zeXOcd9r)^;av z<e=^lCDfx_XJM2Y^(7fMrdZKioZUK(F)yj3zuAoIUwrBMmE_72AqXt z-|Hv5s?nnXVBhStDASZoFeKN>Fo^&Tv?c@XMt{cM*Wg6VIA{vKm{UsWP#f%vgR&T& z1<2};#=S>yqV}ARA^8lXh^JVMiAK1RD&>4%R+n27c{YiTl!OvOW-<2^hZ`J-Zc_`? zW~J~Fz@`giL?w?v;VpruLUsFtv&zBMEmdWY9vf|DC@u9N$2v%CxjrT*Pu93cAor`_ zqZJ8rX&IkOP1#XO2tg_^F%cHGts#798xGokWFjn2P6ANp7%etlM5(kb>9w^z3fdl< zHkLjqjS?twz_Mh*YJ&~e=2H||zNU=#2$q2+(gCP5zT8?wp>PJF>YR_zKo{&k58mKj z2A-5@fs?__OG=U@7cV9nS~B9w`n_3OZV91%6)7DI!8Cbd(TOx?vB79gNY?sCmDl32 z284~|CJ)6bVP(oOD@4WtCAO37f9y{HfDjM^00aO+Qv)ynU~W~n zE`$;`kiurkL2&~V^zC0vG%(O_4ZmOc?|^8`01eTA8597p0_zMcfYQ2Z2?r2_XW{41 zKG+Ed#2{e!HIGeVz)6UBYT_mjfFN`C#mzkHzdZrQ`b{Sahz49>sg@!tM8I}*d?|>+ z)wNTn402qyQ>Ow$T*ju61~d?YKmZs40GW}1qA&y9ZMU`zu~8wDG!g_sD0VZFLQ6ec zyM%QP=}4B7I{a?&tpuHsi2wi8|MH<%{%6qBNB4(czJZ;Wi}RCkvOIab ztgK8-Tr+It7q|ZP>eU&gXS(tqRWVU+dT;Gu`+qK{SM}-gGOYfG`;n9AQ?qu|saJFrJUlPMr^e`fw8KluAO zc&%U0{r;8JZ#(XPTl}KGuIkcAeZ%YP)Xw}ux3*`ePRZ|Sd}4{zj1#Fu#kfZ!hfrtk z5?b8V*RjSb0eM<8KBm%AbE!nU(@;hA{1}T?^#;p}x_oKL_=WLwDl#WChDE}GwIW1@ z7T)tYDlbk%eIvXoMY>F}A(Q}?3k)Mi!LE74lNhwol}{ctjXJ3qlau!|qB_MslQQr}75hnIb|Tv;a+A4=Mkk+V$5|VX;0TO|Y7RN>EOxGZc3fqh z`tQ-yKPG)Y){ROCrFx{KRfGHjrRX!dm0^AMMaw?T=zgr#fHHlSbZ8tpX*tx_s05&` z1%jVxtBwACtc!LPi`7`G&n66%j?Pjik0;G&NgJ55`VF||uYACI-x$e!3dl{HpEJ2ga1%;}+Z z=*k*`wO@i=!t64mPSJ;<IxsRk@Vxwd98PX3C)iaTQy8Y_ zEwf)rA*i+$0wS@WDr@srcMg9zxE#1zy;j~P78X9M9CWrjT`tfGm16I+3bwoUX&ow2 zSg~yh+M&D)w}FwBmCvV&U0Lq75RN#`_p9oeF@=t0i{QPLj&k-gaJh0+dYHM~yy~3r z%zX#!|FW~`GfWsO)9yoy9;roVUn4t{59Y{w@>LYF^EvU%d@MX{3``wOxy*7=b5@wC z#hwgrnzsfyct?|WHO7J4Pa-S%e3*Ed+MIJ8c;t3-zeHC)NjM}{H&(%e-4MkIvXyK* zhZi3MD~FX^mtx@M=~c!e_S#5dEl*~*Wq+uZ23EjYXJ4VXXUbf`#QF2(Gi>wW`fr_^ zJ(?DHAOs1KNr=We=mU1#VF#U42Uxj@&>j|oiOx)_OAEIs6>%xUPJ|V%s zBw6izSUSC=q1A_dg9{J{OrrH%)>j8V2xwr*mN#90-eEhJ!Tz-dt$zN5i(#RLr^MQM zxavX88f7sPv_%4TaIEk|87}4zKFyy?=J}1C%wSuOh31^BxPd;Jlmfw6gpc$Qyixwl zKVj#MOSZ%3hI1@oU?_?9Uq@y0+$|-SSwFNyIZoyypEOeIw$wAg77o3QD&+e}GR{}| zyqjySr5wCGEE;MSU=Ei@58bqfPM=HAg+bVdHmzD@$1&-r&?-4Yt2Jx|Eej$V-YKIz zBao_%k>aTToLCcAZYnyc*cKAX3Wg&9@JHF1Bn}-qQy8S2Smji+xq7-)yaJgK=%CwW z185vlrK?yqc?lK;+h)OTPZYXEJ0ol5xQ91NiqklwN@uSFi83FPHW$yi@@B-O2m{=P z&Q6>Cm!4^gYKUXGWgCOMs-hq`4HiVJIq6p32NXS(ae zDa;_tNz&)BsV|MTxE8miA&nCQ_6M6Nq@pSla-Ui%=O3BetZ3^ zu3cl`acTmI)ygO8;z1W~Hs!G+CipD0A*f*~gQEQ<;IXudsimH)>j;(#-7V)i?4=2@ zoc9_lMHFp5*&B!&5KR2-BG2PD(U5@4OR0heXNHeO-f7lZnWaqZRo;1YA6>PKy`+qE z!JD%QU*~b@vYPa5eX~wW%3NEuD3w0+i}(JlwNbi{TrCC>xm~%h8@HwXmYkxgtKB|V z&3W|>O!wb1ctht?rTW$I;##Rz(A9-Tw%lmyd5D?xq?}*x6rb3$W(a^-)-@xFF9>X* ztL%qquI8zYGfQALsy*3Q@a*k5+dQ};%;e={<%kREL zbF*h2!CBlCbZxXp-S_)inw}?}VYa6yhg$KkOR^nsYTD~^f)K7Zt6M@@-j`{Kg@Kda z$XnvPf7{L+dPe`caNv`Z&SAHk4r4Ty#h9Jjv=NZs79YjlH|)kMN#uIp4HlR;9;APS z3gFOh4hO`BW z5Ff@K#&6+`r@m(U0Ai`MXZl{n(A0CaUQvBp?r7g!~bavUZ%Ug z?KkJdXNQ+=ZFIJJwk0fhPb`ZUgT5&J)4uyx(#Wn=Y1P}df?X#-=e1(j+DVVw4$}ng z;GG!OF1kwUORJ4Q$8y8lu>{YoMYk6T4b}3^<>*ciXP$;Wi>s90punxuXv^JNMwa@S zOBX_n7O2(FjF+t#WPg8DzW6$PSWN6TDaN>W(BgF9#z!(z+rlbl?s_`z=1o1gLSL^~ zoxXFrvG(5RvZcY<-yzk!1$24R<_XMeE!0?c3PZu+?xvA2>n|dh7hT*7UbIj~CH>-+ zqK)3MP2J2!*xNn0xnG!) zM00JgzrJwP5-(i=Tf(%l^kfB)Z{#St)A7GrRzXc-lzu;6v`%Zw`K)ecc+DV>Qo&d@g9GS=Bad=+`#+2f${#AJ38#e`oG>?Ym`Q+20lKlr@+E$ zeMRwGQEz2+Sr6f;bHt6yA<>d0N9xoH;?3sbR-*CI=Bt>s&z7Q9Uma@sk_N00{;TnH zsEgAIm@>J}_T{y@^?I8(Ozpl9>#xbCVXLS?dweW%gNxhf=f(P7MLNk`s23p3OyE04 zx$FtNqFwSO+HP85tJyAjHR}*{dZn)BmrV7@7knGDxZv$1xyoiFCau;jDnlGqrfhN` z{k(uLUx0n4g}l0x*P6L0_yNFayGixCYwOdCdw$Zbn>RAPWz?ki`enOHMEK+mrl!ff zH*_N>qTAuWUM&Q>XDFSjhwo9g0Tvt;-+j59sx;p51YH6Tb{=>L=|@Q>_69yjZ_lUt z$*?`qJ4L*1efrt$TwZq_~`4tJ#l-mhJ%|8seENV9?mpGxn)R@ zZQai&-`uaawet}DI$nLYp5P3j$CJ-Df6m&hb$^BzNDNk_)+!YGp6w}g>FsI%>D)bx z5r3y!NN|kjo5-MB%mkXgnk%+;;g0*(Hk*3CKrWD1SLvZzdanME{+|$CP2&3|Z#<}v z#p4n!JIh^)=GDAr(4)oogCos)!$1^48LRaguQQ)i|*FK-b>d9NzICW*u~ ztbzCsAB!9t&L6yZYPombLlbtNkoK=kr}Y+$C-!I8RV=^X>%NCJ9{DKToU~fkvF_G$ zNXc`0>VBDLjmMVtyZS62aryY}58oY}XDkf79Q7V-3_NU*U%B!ac{*Qy>hN;;@mjf& ze(rx77Xt>agSsYNQ8<1RQ4?XuMXIaYmay+c-{Tuq*E-^bymovCm&)PJ`ZDr<@~3GZ zvsc;cD(EaWE8!QTESKIc0-q~d2;hCbyS&XqFU#Im@}GVqJt9#oyRyIA*rr#$n~kQK z{W=Hx@(*m^&kxIA8ZJ6r&A{deyuM_Z6;;~{J`Pt9$k(qEnyyfCGWoF;pF1xj4-zL$ zWj?J-mdJ z^-ND)Qk&K1cs7jPo6d_Ptk0*`d(}@5o|jb;T_rvd|6fd2 zj%*Lbg!lHAhAevR<_`gHN8E-*A1<9blx{M6jr)?mnd#kq_PCOL66tR8JzSlMIw{@n z%m4qZTFD;x=zbxqe1YFU55r4rrQP;TFt!7sG7Jmr6Y>XX&H$=WE(y0 zeovqMwiw=}-&gd7+q-v**Uy=Ew8*-$V*EvJ?`3DIH_R7! zzc1(ws6S{4km8PrbD~y}kDNl=1pmGc`yNty{>57*%j(<~(`}D+4X#eD8GgQa6M}z_ zyyu%(UW{(CH5=Lsg`fwggy%NDLv(SEU+v|#KoimkewI#g%=BT=A@s-i`t!okPYIMrbB3NyxQM;s$Qs=!mn~if$_%qjHi3z9K-`ct-xtYF4e63rVt&;~XY#Z&JxsN`RM;kb(uvZzq!Q@*d zh4$2Yo_w>-gEHMAPoEE9{6p`zBVt5OO6M@8+n1-kNzGr<6fdybw+o3`+^j>k#G)nI zLJONSJBZBsb4wS?>Oy6=`e3w+uiI$(HD;LJmz(3E|InafzigKF;>k z{UN|_QBF6VE+_U;udvuR+~ZfWCw_0p%|o8+e5>O(TC=mA5bSHe=h#t8p6dyy-?N{c zc=5#xKNeT@e>L(idhG3afGxe@uXF({;>ZbXw(*@6oznREuF)(adMP^`yfum1!M-0a zjlB2y@8F44&0yhRWdU96FYY+3pX9IJD6?PU;V|3J{JZA>_Ld?IR#!5_HiEPv zf&p<7R4NVjwEy`Ekm38)cFT#g{m6}+m0XJocjXvBJ^j@L+kp(Kdus#Rl)NnA;&WCM%snfVkK1))B+HNE<#^+AIj?dj zzvWxzt|=G@)h{wwJga)>>P0h$$nOA?9QvN+h2MXXag&FOkIK!h#H_Q3J7$Q4ARJ>u zCew^zgsceX1lW%GA8XJbBUe}W`7|~~GHeP3Q~`+*Z(32Z^6+TELgNYG7aYlQ;xe&5 zvsp-J>OtWV2$YD|8o>lk^A$xx?q)=0*R%3X^84g_N+!0wU~tf&EinvuPA^6xF=GW~ zOzlAn;q`&%_gxYtSRw@Yj;&0n`51XCS1qur3c{J^HgG6m7+ z;O}M+q?r9#*rs)#Es@z)c}Wqp5UG?TfHe?6gqTlxrYdcG?ie;+P3Nz#uT;Lam)*2! zu8o8YWQvCRjX(}yKQpG14j*uT$VcZV^aroP&Zo6rmS*e^>kC60Gs~M%oLnNY zWUe1jEX%=)DCX1n5Y;o*_PDxumL>^!d^MX{^ayTsh<<^trtKKFNdACjU>Qf{4?j>_35IPAP^Y6VtZ|zl!?a{Q`~|M z2nI2)$LE#WZ0tN-e7P)6j8;y^>XyepFZ+L^Q>U=HMU|h*~Ea z6N}OOf-SOZqpbuX9#->_R|yzsk>Cu;wWS^ongh|&ZH@= z2rG@Z(7l=i&IIq2Wo}V=&ZILVdiD^61Y+8DHJ`o?u#RiP#Nuc%n$B*scPX$T2uGA@ zj*Mv$(rDG6tt_)dcx9(S6roBZbD0x+uJ;h}tZGV_^{V}Uph1|FEFw`!l|W2mtSZVr zt4RgWD_baugxNvgr!)yts>sAe5(oz9C@Zf7OYIbhYw+jxjKpVEs!Bx|NhAxo*m)+^ zM1+xBvD6~T!n(CCF-MhLBq_KFO?i>R;DRK^?HAKH2^&O+ z+#a9>NR4LDJ(xC89urgbEJ7)y9LXKNFmV77bUR3NV`=-)f#NC{Lt^ly)~Fm#QVp_8 zP{v$V!pCt zC;>QRaz>a!m4b)|(TF(ID!k)^6l@*aT1N;V%FZW@PqGj3aB;FF@=H}7iNeCDW&?uE zglam2=>u1M7;?jt3_Dl1^D0Y8q*4s9M3EEa6d8O2*f280d%T02fB5My#2OQvOa;k+ zFj5A>Dv5-+;J&sw4R2JFD1ux69!0nEF@G>?IJx^s$FUF7 zajO4!qRBbf`S#n+VOib&lc%+N{~SMPQbFv9Gb&|EFErXi#9_?EaC>jU7ndh4pAGF^ zqRoxK0!ZpmrHXPs)o23eyy2`n0{?V;9<+PhDM0K*_Ykq#VLsC2n2|FAHLxFiJT1EE z&akpr>RGtv&SesOZk*8_r<5TM!uAOamuAN@zC{A-l!mnw9}F<%|!M6bC6(X)|)F zK^@`G08y7N+%kye0`CzDQu~#vY+Z|y0$-7ElrMY8CU(;(#EIyW7EEqAbSSQ`p_QsK zEe_KF5K9U4!M5EnFrY0Q<}yt%mUOCgP9B6eR&;M zn1DQ?SbF>E?6yZ%r&9dDLIz>0z2S3&Oi(C`gw`T#E7`-gNwu5B#S?>c3ScFJv*pAe zAT>fK`@0xYinQ-K?P!`Tu0m=UBsA10@lF*CI)k z1+J)$f@*Pl0Y0498p`Xo4mGh-{FR^vgMlnT3biucH9twx&oU}lIsN%@ zWr&0baX9la%b3pIG)Lcd#@>gyAU`R=%L&2yb-|RU0t`A_c{P<VxFdr%t z73^o=L@1Lf%yZOT9B07aLkZrvJb3} znyCeXFGWu799^tZPNJoGk}rk-9uMSDTR>AR#!OMvW)G>|awrCCg{Dx9!==J4#LM4O zddA<~GwaX3Oz081bZHxeYC7(w4vw%$QM^Kcit!P>2$!c3{V=Hjs18yPh?YtQHXRm1 zMDUhVGU5$h(&@PhGF3y(5*SmUdehZuoz9mW?rB<2%f8J+&p>XXP!Arlw8h?&ea z16$=NMh;n}>22)upoJ*mmAC=t8fy`GGuScAcD0kWmkhxvNqJzIy#VYCTJD%50 zE}>VEfz8B^Y0u)#m7B#(mgfv+HKKz(v`sFedOl~=B4)Aaek}H@OjJBW$77}Hem&Mr zeP-+AK}dQmFA5O;5`T*34nmVYE*I&B|58)bv02TvTrQpygzXxfh|B(vps!5yl!C1F z!29Bqb?KR$ThnytsN(kJ+3g!;_tpEX3?P^s_w0$nF&$+{tl6_hnAD5#x2O@CS4qVr zD?THFOQJ4>I|WgE5XsVnm^_Tu!k{cBlaQ4gjENLNN*!hdY62C5cW2PNKuKm>&sFcT zQbJ)4AVDG`XXX$BKDmf7VA+XT6C)t8*2-2K$)I&o%`286N&QX1rb;nPhF_^nr0(Le z$v5)jKZThMvJ65&v|-OsfC`sU%0J=aSN1voPk@kc+}*Qbfy>dO;Jcj3YWJz9MKTSK zy>~@Y*xI8Ni>ieRi&BWA*=8K0*P;joL~vlzoBUJxlwSk%O_R_dU*r@i{2^)wNf!4XSIgE_RsG?*h6ck}{@B~nyv zhHD*OKI#RPq=AE?qF)p>1!5@`kyT3pB9jNS`$RJ7v=&$HMn$$?FAtR5X2$5+L1TNz=6CJVP!Hi%?`|v zV<1LWV&%BMDcVT>sf;{t4F5kZdd~lFe&f%}zkXYN=j7Pt=m})y6lFb(YL;Y(5$>@C zOixDGn!U%2e`PL9%?Y5m2Sbj4#k@iT%TYy4Dn~C>nDvbmzx(WQ78b6W62#}X!pMm* z<#Hkpo=k!fb9(JfNXmjHXY$JF3|NeCn-oMxP&MWiQADYVVGlymmgiXG;5u5Svlx2| z()Sz$5vB-R4-XdLQ>c>DkE?yCGt(KzK%0vM7Q#$QxIQGsVW!Q1LI%6fnHon4(lMR4 zmMxu#{mufVQUlBo9*9C&C5)clOSkv$D5 z%Mv-?T`jys8eOK-decy3k&$^(GPocDk%X(>)agPvW{`=A$Y0bt3c1%x$N)k_(K`}T zWm*2@2xVevf9zTPu95!k71x9O5(QBpVwuBfDGE?djDtUZqT=yI$(2<(-#p4@63e}! zImLDcVQiUUrbJpE6@Ozs!z(Luz0#B~!IU~En1VoA;D+4Si9G|4@D2fV7FSm1cm*g! zEh<7#YV>+ZwGoLG6I2c~b1D3uSy%9ROGm5CQ-M05enrFaTg*WzN(_fa>Rcb6UR69C8HINRHjIN7hCFthR+- z{Tj24jj^;lbN~Jbsto`P4VcjZ04qS907z2eR+4D|vEfztIiFAGggfB~K_k9+UV05# zu->>mW)gm*?)L>HIa>dp00UjPIHUp;XhJJV=1ttj(&aAppR~q3NA^umNd%>tx#NL z`G7eIhtsH4=@U-EV|=W9jHWoT(@u)>yy=VqN=fa)kgB=WRITNY2Hf5btS?s&8y7E! zl`@$6U^O^iEf`P1Fk`67`+q7dyMA2UPq(I4b4GC)SnSeih-xj6JZ}mV)xU&0zCgRD zqfEdVwIXkGfmmxf)Wf>p-|DgIbw>t^cb<+d*T6E(LT`>Fi5Zd|H}8L(E~`Tw8}|K= zI+@d!Uq7|ZNYR%*G2GMQ63s+l_`!rb`wP2QUri#pZ|$AK7zIk{S`tX#&^m6!jlK!p zSFy;_*DVz`P=&tGO*htaGb^UtCWA_-M(OSKH7IkYgtpBG!-HcF-svclX{;~aY?5ln z$#Hkn(=~;C?F@1_o3(=Rl065P>Ik)z`d@LuU!Yua|R0SHyYp{<^h{TP$*$ zPLhJYiRLv&TNwuM-jM-3>>YoW5-eyUZ6b{gWm=Cn6C2b!Pzm1NF6i)8cZ0_*fmnDy zxeU14S}^i{Frj~wfft3!{CU(KvPGAz;aNzHK}j|U7KBGjujMnwf|mSf8iMy#cNe3? zDapunk5mZB9!jJji7bNXxxFh2a8A4#s(3a=*#}k|BQXvHJjOzcO@a!X*UNvn7e@}s zX=P~MipRrqj|-!NB1C1ga;Z$hoofU%iw*ZVB)Dqatv{@pp^J%d^kVj6m#FqI=vFFb z30Wmp;rO2f>b@*dKnCGV+Odn;H_Ro$-d8hO=iU$qB6Y8}oSho?F&C#UAIUH2%k}fN z2LpSKE>mwVt6m+orjC}eq+-vb5*$+!ay7}eH)CtsEV&WaSXuDM%EQ7FjHU8WPtwF- z5g-Ot3f#{-kzXWt2JI-sTe=*n?#Ktr#HQGj!;s5*uS{3oIYXb!*S`N)-F>sDb7gg% zy*5$h2wA5;oDCqy-^5TDZ?FQrx*Ghgc3Wu`qV}JfD{XyX?m%XZN4?)!kQhHN~o^ za}B7PZFN!2@w;q^NuPP9EYWYK-$ynYp&WBlxanGA&j5mUnNLf>Xx_B8*}Exwr560* zVKjbc{+TP6jsA-mJ?}og*QN52gO`u@qx~sl*=$j>z%p6FUTsv(Im>~5J#UZ}uEEOB z#jUb95pmf3@+10@h1a@yVv&2@Tqk5_(k)8XI?BbHdz*i0`N+x9$zbLDMfxy4b&H+x z-X_c`ZLJ6rdSqc~T_S%AIT;~eW!M%YFAi$A@Q)|PR%R)mWvjH$gjDO2)T zc>u5q3hHsFseU4~YGbE#12`fMxi?2KCQ(4ROt^+Y@GGz3wOW43HMJ0CBW$-fcn@YJ z`5w3shOhTM87W&*M{y=ie;Q}QMg)Q`p(<8?aD;tmKEakng9+ylN*kPFw7wkc7bg8tw znIRWuB5kRQgQYcJ%}03JsI;0pA5r}f+J1_0e+l}b;3Rj9rBk~C``QOtmaeE|fr>{w z3>b|3!r{sNq^DS#JZWjsl|fD(r*w{F;G26tpZ|gMojEd*xDkfySV}8ccfRIST0jOp z?%Y(?*!N}x?-Mcn!-u#-^4Qqi9K$#bInoLm3GDHJd&IfpOhvkKOZ^tKoj7?ebqDV3 z=MqIwb&C69zphP3I|9KGLPTu4d#9hfF&A+=4pTt{XqV~!%)^-2_Y z#s44ZQKZ_U8e^Euz|_SvI%(h2<}~a)xmz5|^@|-YON?XdR5efOv{r z8kMRTTNl6lp>(f)VJ63PWphS?P=C;t^SO3a6q;kuA)8;W;B900`C*j5bnQ%}qH|xO zgH%XA*U4e`EgTkZt_p1ha7Ru!GSVLbEvJ@t5>#9!gEMdFBjn5->JEr>;BqmhzL^Ch zdzq6<=np1^pT8$niFp=g>qTW<0}MQA2r8hOy4B#A;Nab(4(xVkevvDahcFq}wZNXs zSS$YAb;+!knpLz8AZmE=ZJn$0cZCCkcnin0Yw-!XYJT)|EJ z`J=t_l)UoK(a$W}1*aL0u17z>FC)-5BpebD%2oLko-bV4 za`j_FVpd}0ZY@cshmeb5$!l^I%MzP)+Gkvv>ytxnu_!l%N)}d#BmuhGrz4v>o91<9 zca?@VBE-;XWje!A4-D<(6ybfVf`T{g8xKd;}04+7w`A_d|mQT_;+y7khpT|l}XuPoMBu5`&s zv;p1xe0UNAy_DePb`(e|K*D4fehB%kHq}n#S({-W1#I&A*cJ1Y&PC&ho1C!teXG63`s1N0qxJ0zwd@i*=H_qsDC{ zV=Teo0`V55yyEZ4_0=R;VJMr=DipYOA3guCnFi?FUm&d8g$u*<>b2l=oUT<=5bGI`Wh7Aok$hdUhOwT zAHW;_Ls@rLtrRX{aVAXx=OndT?boU04B>dHq1a|SSy>dlYWlGw|J9ZB=(4+N zOK{!7+U~7DPQ)F;0IQfp;Ou7;Xb)_dUvqt$`t+?b0<}G#JTf6{&p2wR(xA1-Dm^bj zjap~G8~nC*5>jjn?c2z*5P0n9%&k(>GmccF-Qu_5m=qaY{{}WyZRgP#dYxRDiurTf z-I(y6p1*4WDX7$c^2=njts3V9^pel1*e-rNnV3TmKVf#PJLn#|bavapZA|*j&4doo zX?3p`!gJvJ>kuD&?o@EyOFH2i=KwbrqxJN9Fb-Y&uaT~DpP_Y2a&yq5N{19#q#RFo zxoj?>B2qp{(<{W}!GUHlK(q7+|jh z)6e2=m(hUl7W(Ev)9WOLUR>L>Z;(6Y3c1YNJ_0;jHJn6B(7HjU82hy;bwDoa+ovvx zqS-_;3yw~w(uTRvM%GFp!PP|lSY&qUuXU8Y{XO z$3Q(~=zV&KTpW6M`Tyu|Up&i0r`2ARl|8p6xGkt23ZbFm$wLg+w&k8Wb(vem?<}2E zL9tmVF5iX)ejoH-GwHCw=f{>s=p($+RXpGEI(??8i>+q*Ew^dy=~h4ot`XhVpqIPo z(J^!bC9ioiI{xu3o%eZ--#d9Wi_a80^qB4aD8dg`4ms%H&7$=f@9lD3n@Ktx*3jaq zcf7F(2T;W|0QOzU{Vj;xeYG`6?zwYM{WoBhY1RkeqIpNW46=0e>^E^QsD`9Jt6K%= zF19lEwoX=jooCpZ;CMkV*qteY&Pbc6)q-GH;@v{Mvc)bko{fe}I6?tE2f@s6rQUDb zZX(R%++(YJoEtV{*IW$KxUqa+%jkxB6Ypq&K3J$AKB9%TYzt;jw)Mm`dOOxOhaUa0 zCA`~T!DAmo%=x?x^p^12nYIUsJTJOqeF4^uaXEpm6 zVzt4Vev5tT#af|1ZO#eShNnjTHNfS}JkQ+#vL#SBk(=|?E5v=SqG=&yP~TUmPvo0R z!kdrA%yy{<I!^D;JiS@55H^Fo)dA#W3S)paYh&W+5u+iZB8cC-{&Rn=M{23=#kUJS2?rO z(vIJtNssNj{hdBxyGsi<>oO63i>z?n>3+b`Ad1QT*S0)6v+Y}39HzRZPuoi?7mrVe zg~QAI`rdupwM@b@vj10Q%=EuU&Y}Iks=|a<98N0)!qND>Os+ISzNsoFY1xcI_UUS$ z^plg!k@@ADI{Sr{Qzfmm#aSmW8l3=eK##w^x#R!d)nYxM212K~bk%na-(HCFn3y^k z#~LE>M~cX4eYh^Jo@??>&n%gcYJA{ZIDsi!rmIiILxJk;#R)1Yxh7UyD+@1F>MA%m zP0YMkrZQk_KQ0r{hyTnQobu&!<~Fd-Q8-@58!&S}>x2j5lD>$;^Q>*E07(tE^v+Aah_w0A<6x7bs*hM z{hj}-M2kHm2D;HU;o`lUE%qKO;!)<_aS2Jf+Cdq= zPMuD!eZv8yo%pmrT>0$(X9S)6X=IEN3od0UC;mkmexGjz9^obW$bSZ`pZmD@DK@mc zI*f!coF%PFlY*#!<5Egzd`YmaBK(6l)r)Kg(M89&o6XZyF3NmSmm#fqmu~Bwf$(UU9;)T4jO5{c{QlnEQTNV zfQVOKmQ|=@68BU1uzVwasEfRpwy)nO)hE00d^BpkO@3bxwhC&CAYa5s-j!`TDu9;V z`!%&13ny}RC|^Vx?f0)NeRf7{$adgM`x-aB&AK>mb&BGh2Vu{tU~v6C>M$d9<32R& zP>%2n0YOQJ5SFB1PF1P0c1v0D@4kNdYPsp*_;V^P3Xtb*d#v(z0jYzd4S?Gw&&Iu1$w7l=)y=1=bu)Yezlw(2A?sNcwx^*OD zNR-(oeo8yf-+%7~PFo^CVg%wSI{Spu5SI7&Elk$l-!7t=V7uH2KU>nAVPoUmn3x>c z_nP^|6CK#NS`a4^OR?5JjBpf$8mZTwg!$1DMz=IYo@FZn1QVl-#u>D>8>EvKt2mZ; zczZ5j|Ae*p%b40LGl#dqS4d93AlJ|wg?TjtM^J`eWaqnrz_MDe_qzoS#B-Iw)5b&&S;eNH36>4orHq4U_VVV^G7`*=+K) z50WwVtnl?8r3ZA;oPK)5lm zqYA>99(#lOWJnU*?ol}8t>_1A?wH76SPt}-h=3dFb_vI{dR&*tkS}p|J5J@BCrdnPv42dPU?rbrYXsM2IDRF5Kq|3FW zau13Oo`XO#!@K)W9=R(zTroklF@%-U&$uWU_4)+S`na}Dmm104(Gkj9Fhmw4Ib&?E zm^1)%iG&O@+w6ZNCnI(Lt!9{oA9Lal=-FfQ1@|K1N4_4nW=LA=tv3{Clp1A;+JbQe z3yzj!dOhEcH4b~%A|LoY2mzGDV#$G?$1#E|l8&Y&h*Hp?a{qrQH!EYe@mi_o_%RtY zD<{sW-0kxM4JnW=2-h9}DIL73~6lZSuw%Ro$VlAsP91ZkLKBSnWGh=ljr zmekuRyz=-Bx~jjZX}RTRaon0ZW5EQZt|MKlnngOF#aR!Lj~&H(LdP6)8|M7W7b25~En+C@ccT{x1z^=P?Ym2;noAPh;p!(0g7iZlo}CkKMQNCj_j6MLFi-ZGuZ11 z4bw;~1elgl46#7IZwvU<_&%ZKfvC*hliGt`Y3&=_P}G;R-mG|GWYOSM>m zgLbOmRdoe#g^2_kTeN&rP3(+k6ODv{gU~0)rVT==Sqk2p7_W>~!aQw`?P(Q%%<_m) zcr9B5HQWL%%3&R)SO`Qy)K++KMXU^0 z)-9`v*h8g(VIb|ivqGGt9Arddy8xZVdSv++SlDM&R<5*Q_83R`lRVsL?28JqrPe=ZOmQ^i;1N6C8#pmN+!TVu+ZG zWM}LC;d+9Y9dX!8csRBxI>> zFRhw3W2(l}q%-KnNsAf{!cy(I3S4Ng!#LJ?B!@C>O9#~4a*z%Vo*Fy|Z5F*d;bzi3 zfej5)_0;#)tHVq9D?Gp{HBvIEw2(q@eHYU7r9XNG(cHfbyq=#GRl>py2}(;fmsDdD5~|L>unhb1$BUu&LkeV+T!(iuPB zOW`v-l`=$)Y|;Q901-f9^Vr>0lhU+{WaXoBzZCx%B35mbW03;khLPH8veP-QOZTmA z&J2^~5QjBaJZldSL~@C-XzJG9hKNQ%f?@0jYvCTb5H*d*tXt1jPgh5*eW69>WN6FyT9lREkbDSMttcJ3L1j){;gYoFJ@+ zA+1ML4K{ljTh)=0cpJVGle^mLnCP9u5zmg;U<=q92(xmCP!FnsBYZJ*8*=t09)ero z!T``=!PQE{p=q|Hc@g932vTZs2_Hp8j1hW=Le%KNI3O_RCE(HkDKuvTba#YjBQHx7 zgjfyYGwn9m#uQv3)ze5Mm-C{=I%8$+dv{ZyGv3}c5)_x}_{KQ)Z?6r%PR2Iqaltf4(6K!YK+PQoilN$;_j6fA369?0rBx&@Zq^%&U7V+@tT?FQe z(BH^HF@;D&Ke#9%3~cFksw&`V{ZKO^YM(YP=J@c7q5R(qxj(0gj5@p|umBMRLn z0G%U~VhTos|B6`sqNatU^=UonU&o=xfJ0Q1qQ-i=zUR%@(h0O9L8ojE zEaPE9L`W%(vm?gU0W9TWx_f$l7cb-E<+`1!fu2V!j1U;)B4ErxMuC~}#$f<4p?3PU zlz4?=j1(Z0rx44fQaQS^=t+4WWZu#qkC_4Ci=uy2hrFrZlJRLWF}O+`fQKd5goE)O zXCO?L;aUdW?dv#y+3y^uSdB-XM-_tr zTFaR+Ib=$d?Xl>7-CK8>5AfYs8=!Lht%K1B!!aAekZ{B@FNa;s`RmhB$(6;*tp0{( z69P7ny^ow?bFTwY0n>uS&#@J@wXenvxz|=fD+SkF5Tywjl?NQ`Mga&?Fa+pA=OQlm zy$kKRQEhb|uZ_wZ)ih!ag`k-htIcc$9zp-JX`|2|Yy`j1@BYlT4Yf2Vb3@nQ!J@Auf8jonDl^~+=ILRw-$9n&Ld21R1P$VO^Y$KS7h#C{i=GD>Z| zm>Y!x!DK7wb{2H7r}Z(eO?O$)Birvp5YnX13&HpX!v`TyU^JK_O@zv^Ej>6~>-vw} z?JNLEgBFG@9z(jeO9bGg73V)};u!UBeKPo1h|3;S`E;Ugo1%YNWXX6X6C7mNl%%Slu1jOrTivUWl~Zlld3W) zDU+mZQ_5vhQYJ5DN6+cf`f<0Hk%Q&RMEQ-y=z&B0%yBuY{F|vp0KgCs0ssU6Lqr2N z0APPqTqz6#DX%1X{`X|Tz^SSN1NZ=3dZ5rCg0)J^JMNl4ype`m|T008)*Ry8}Ase}CSyZf324n50h#kc7XV;rr>E z-~9QRKK1{o=0iRDr*74&^yu<%89Gcgx1LN(2lhSMpH8q}pWd%yUio8}^wgjKwdgzX z#*U(`wA16l4JKSGs|1XY{CLdYzWjQt_04BKqfR*d^~LBLKaT3FdN||Xg;~`voqx=c zjs83=%+GiJ{>R;y z{ip-p(~Ac8W>@s3y*jo|D|Fu+rdP-Q#Y&!)_jkKcY%7R^s$m5(t3zBRWA}QVn&e1r zxlWQ}^VhM5txK5JK`Hx*VI@7^;0k(P6A%?+r%!cX&YVlP^wDE> z4$q3p*_eV*f+jW-w5E{~S#IiV8~ZfKjfnD{neA`edv!4U8P_2_0+vO|IN^I?vJ5wKinB#S50uA_P5og`N5dE zoV8eLT3K|syXStaTXhQ?ubqa*wQ_?_c6#;)r}z8VfrW6408ZMiEvssY-jiyAXH`o7 z;q?9WrRChKT&zX8?crxw7;3GfJ>~wJX}T5^(r}k)5~+FnHi=x=P|d#;mO5lU@v#^b z(+2pUh!7T=`i#4D+LfW;_UzZm&Xv(WOW&Ono=QD4^3zLWr9lO>eWH{##VK`E=tgaU z^^u<|>*C12B#EtdFv8(Nxe^o4TM!Z$Podo=wENA!+_ZX;T8U;X3+~#tYC!u~+@I4`9i00^XLR-H^Qc$F06n z3W3O5WK&qfZ=yew#sb0Y>3|%!sdr7TU2pkHyR&cKxe@@rO}hY>nQui^N>sTT_+@VU zDF;3kHnZ4m8$kW1M+&BU#OyvmN$}mmDK++~(GYbZcR)zEx^n?+A2rAT8^nY{9^qDs zw|&(9NVLzj)5`NObGO!_@>$((p|$YO+j=;4qU{-_SgAT~NDl7VR--6GPBS*sihC~X zU{h}mQsHZwvB~t`sn&dP6>URKMq3esW3#B+x3Wtu@;>5P>$lZohCXfDV~IXEj0mSq zX?S63U2j)PH_h$otv7Eq-Eyj9x+_+U>p7*{7S8JW8d5CNP|f8Y_x_tD;4gU@$zZ=` zp(-%ORxY=ErK%LVTi_HF4KEnmc^@sdsMyVFjoeSWEl5=Nh^u_RZN!i`BTBBVyJ{)D zpM{&+8V*2enNtjW_Qb8J+m01g{FYXlsZWIn|Ip&Y!c}eGW=i-PiRI9z#i*c8lFr-l zp|(Jn=k|gLH}11y+69H z!HQtBI-c#K)Y83$D0M<4zA7qPl+tDmX}(Gx?Ho+uKAPk)vy!>>U20`*Aile%Y7S7- zR-!kp#CJPF1druHATIVTw^Y+Yb=g5I@iRW7ncg$1f2y&nBd=Gt--1eQnMTDQuN6$i z!cuQpAJFY@p$aX}TDrIJrK&OF+Qv&~aW=!e=2!N%P_wIK7RGJ1oVwuiXy1kQc$PdG%cnV>g`J$f;d$$y4s zy}36v&2O>kh)wSE5>TnK;$LW=;^R_d`S4~&OwOYdty=S}-Eb#*>;Rp87;-!Sr>8e# zhm7A-na?$iKR@Scm6y?n$j6t*oE1*be`%#V^waus7t=ARW^Eaf)b8&ZnY{IG!J$_6 zYrTipgb#$ao0}IiRG@Nn%`mGc1e&8o8-Swe7W=Jj8Yf^z{ReFCad>Tv1(zyzH$6d) z)Zo20#15Wt9WbvBh-|ES z@Avpyl{~C0jI8UbcN1bElhYbJ>5B=jrmFXPR778NHhtCRa3SA?pS|?nUM@IO$bOE;OOo+r`l@rQxo)Z%tOb70rD?!_|R47Uz{ZeDtd4s%$P#0@Dv(ae48}K zi;fl!`?8wa7@9^C;d;F{2mc3Z-nNetg?X}zL(%}fQOiP=4m8s`(VhhW=$kI&n0UHRKJs!SeUxdjW8#*k=pV7=f~K|S*N6dv$w)$OVsow zp2@MFP}--i+lrL;Nmjauu@rML5_(p42JZVv0m^Do-xV;9|6Q+FHPMs;ELhc2f} z$?AoA#`p6e;=GM)g~509fdBliCa$(DMyOOxZ+h^~viB5Psv1-jTnjb}5RY@RZdHrG zN@{9ko`TUxXHScEH~b%I?tv5T%~7wIe~5r}QQVQS#Hz!>hc2=_g?9J8&82!b3X+uE z1z%8WD}%5$*EYOC2Ck@9H#L=bo6wd=6d4j4>#DWTzj#!=(d+F1apg471Qh53_CC9WG=qw8Cga=Vt$uIGDVH_WC%afIXT1t)TNKdh@lXtk z6O-fQ`FC=nJ$)&bh|2Xg-|aQ_s#cb~MhlvlqYWoPx3fM)duY)7qy0`^hl$C*tCJr+ zSDjR9s?7Asgpa4ws5d5azlRIWW!i&R$-%c-jnv_xqlMaVuZxY+DQZ;LQw~mQuHWS{ z{$i8*hh4QMI{xlv7^pTDN_m6%Wof6n`{qQ%Ce!%lS>u&qG}_ZOSs+@mCUKhQJ*mMH z0vucMZpy^IIl0>yQx=s`OPO2}HpIqkf(&EI%3i+1Hwe&yp&c({U*Vf%e5bl=T0G4=Fm|K@G z57=b{+pFtPm6^_qe&u(IxP6KSX>~P5I@2{55a0srXz!7I~u& zr3rZCCW&=*86JhCa;GkD@@;%RG4ebz75n3V+qu|bXZ`V}cjZ6d)1^~~H}p$n(GwFQsWr(tWbYdQ(m*%UF-lS8aeM@X2 z01)KXtR*^VoAsM}2;+=*HY57f&r0#yE%H6lZ)MQhR|F+~cMR96%cLbxeb^r2E5Uyo z<3tnsnN0)U@(P_%`dewQZt;;QVgMvb}O z+DAZZW_k68* zae;;72WGB3w)q)f;!ST!=M#GyRn^SPFs{Yrx@RkomvNfJm#(ExBjn2dx7j|Xxba+g zd{R>sD&pw=Ha=UfPASaxTUyHB&28;|zuhj(((v*|h^TIWYgQWVlI?z<(KS-~bZQIV z3|_^A9^PFPmOeLBUso_JuF8l|tq%>)(~5Q}^1#*q4&HqCV*qx!yP8|1Q?-3QfTN>>Ek>wisD%Mw_VP+tn4nE2}?};*I-YdlkvHIv37iVtz<;K zwZz|J%O7Z7{ks1O;Bf^k^Rl|T*?&t_V5?O5CESs*H})Yg6OyCk=|HwNJXKmFjeUc^ zmsY7xcyJ5LoPurh=ssy|wmDTvvwVK34Vm-V%$CX|#Z3x$q_ftcw)Z@5iT>8Ycon{u z1)!?&f6&pD9{ASZhu0Pq1U}Iadm>tup@sD{SF+%TB!uRMHiZSt`|AJr`SHzi^iA;q z@!%Wyi~PLni_LMfH$Ba}+{6>duw*p8OumcREQv$c*uq&G=vfzD2z-JM005B%YYwb+ ziZo8R$|pQ(Hg>#Xj)DgPsl>2IWu-_&D3ii~a%Vb^Yx&*vR6M8aI$i(i>-7DnuG4g# zr|YNkH(l3hx=y}-X`J5BT)$^^fAm_s$p7bFpIyIy&VT)i^Dk<2ut2F60>(%RXhgur zBzcL=JYch;op+YjK30yyvMJT?7pHV2=x*9va#D$L(A+wx4`8)u#Mz26A*Zeiyww~) zIgP@pCB`fZ(oB{ViWlz%>pQK+AO=DCzQ48+CKg5?zl)8V|4Wfnlf)g8iAjV~i9JPQ z6$(_gL1Z zuP|JJD3vMa<$L`d>U;Uein6hGXvpR?2ty-L0Tn7ygQh)%vZc(bXR23$Fr+AtVuY~|p(lE>sKu5@6Bug*LQ2I&kruA)nZDjf(N2Ylc&>EhG%OT?T(R{O z0Yov!7bB=L?xp{iC%XzmNt_Hqq*XJdP)dv|v9m_6?D!5dw2l1Ku^@=r2wd1;3z`gT z0P_qyC1!&P1)q>|y>)JG9wt8)Bx=hU3WGIZREoA#y0+o{A_teoUKM=sFRv({QKn={ z11SX&j2wy2(paT{QN=zY$Rb9Z**Ryi2r*2fios~mOgor3biURI{@@9N^KVO{_ ziQ8IFQ%H`ipa&A|#D`opR1OBl#3fv`oNQ+s#O)=Ai_sL*_PnkfRG=|u6%CCs(AB+s83I zbdjV9S`k!UxfYIV!cq_c8G#Pv?y{N5c&>5CgJ1=nh)o5by0oxZ0-}IejBsJAkd=NM6jjUA`9}C0D*kyQh4UmnX9~;0(WaC1XzY@rNmxD(80Vgq7M71 z{i@_;KijtE!NPRLS5Fdx8n!|NR3=pd#n(uWEtx}O<7r+BekbuxuS2o%FawFq>F zcT{VULr_iUh5AV#HSDRh*wy6UM`{`KP{F;^brGaP$E1{TF$} zFgut6vc*aV&nlHrIF05+6c()LBixN2ptrP)V+vEA=0T{dE2(!#kO{Sw@(1yTZR1A1 zv{M3EP_VI8d#Om^F}W42fl9)OPeQ&MdHbW*zz{(x$Ib+iT1yu2!lg6z7R<@*vcXyE ze3<_JVm4lcAV{oL$mF60ez;1Nnlp!%eTZgG<1NMY1;M77$i?Q;5_<7*mNGy_L+r>L z4#5~ih@)Q#()%PFGmp%B$e$B{=f(13GXi3jWg^ST@E*Db1_)zSRGu;ZSF>FTB1FVH z>bQqlno8mhz_eKmI!02|RfHn+z(r844BWKuII5&pwt0~OWvSoTjoKlOlU}UAAc=)_sB}FyNzkZX;l_R++0tm6pulYI z{Tvu6ikE1}Mi^NP=UzBGhsUS>(F$e%#~3&V2*AookaL?1L>@(mMy{9Vo9qM|L~P1s6@Y2?YqoUUVdt<-wy0IIA8Qs86O#E_5}LXASXbs*3! zx0HWBgu!4EMXV!9MbJuBowkYqytZ!k{mNI=6ts}V1J%C;KNdaBT#{PYMahu>8Zf@Mxr~WSmUz?OJVSYWT^u$I`|XR)Am> z=|=nzOza#^nL&i24H9ttf`Rx9QM?AE+Beb8ez|z!@3dPV@AaSZ-QvHzs3qoP{Qo$x zz4Q+sRlQ#PaIePjFNZ9of+x$wEQrL~zgx@HgBmNk6nMCh3qWjBmrkx-#`MHUYOyh1 z0a{Wk^kIp{VwR2}V)!MTwIii5meUxV6MHEhVLj`)5h+4rSPfqZb^|ra@b&Y@aIqfd zy=%#~oF4i={!!@!9ZBjD2!Xz)043UEI9G`2B0a7`B|c9hzxA=tjV{?s9zmJZ5`=3d zUNN2J6}o_^8I%O(>e{huF1a+Vb70S~j4L651QUm`t>Q3MgMchsQ};(s>^|=Gpo5Tw zV$Dcm&pjF;`TB8e@IaJrjxF&_?$+{a&e3dA(xK5EC;^3wV+V!YAD~I4${X&ac6Zmy zu-6n{DH33MEJ27`(5=c_pySU7$u3FrJAM~(w6e7ZMge~GSLf3&P3*N*RcJX774CVD){j$FdsF3#mZk|)#P<91C0-?FG zBBo%9q^o0y4;pzE_(5!YeB-|S{pF8mcl;xnGSCOlRn){-4#iqa1D6G~1t&m$$1u`p zq0cXSga!mjTm?a>g{wu1drnqfo*V;F8<|y3pXj_Svm0@(Q#!x`E6F6v#%o+G`~VRL zH~Ve*F8p7vW(MWr3jc)-hlegp%(LdrY4dSqmOs+Hth`@**Pzeo<0^U5vsCA~R)nhd zD+2f_-GW>T;6f6a?`jc~4JCo60ZB+pJmfIv0)z7vwFWI@isqTMyaux z>s8mCyoN;*jF~tEC`vs*QcwgNt`r-HB!o4IK2}3-pP78xLx=|qpfNC$OR*J3@ngw)2H%SjNQ)4!4XR)4>`&c~-XnWGr%Tl{d-=axb(mW- z;7~C@aS+>LHW*dKL}x)(h<|1nKldZuUuFKa$dH5BofD`8)Kq|i@Vj8tF=aaD%Sir( zY&+y*Yi4Hkb|tI$GvcKo&?=pGuZ!l=<-wG1&O&cZ)2|V#qH~?td8>jJjRGYVgD_r6 z9uh}kZMS}_dgtp*>6epxW!lU?XP&INFb08M$bt}MICEds*i$fAcC{o4Y%&mlCfwUqpNC=5rKXu3}>e zdZL_{V_%&G_*K=pN77Q1yXU>9`M2$L70KrzV2UBO8p@2Ti3>oZdo_-Ec@{Py~kH?;P3U1>hYL*44v0`==f(4 zh=L3B2xIWLa0jJ@x7(C+OXKnS6=@AJ9D%x`Y9^39EbJ6n{-v93{(Rk^#iXv9EOkmt z`wx2?cQWE2RAdmMpotKY3PJMD7;Sz~=n=Ml-1hta{2Rn${I^#=)WAK22W<{ zn&)yY0~Z$Q1hDY{?~mTNB#`;9O8zXh5kQG6SdfXSkz$Y&D(-m9p%~s*9ZO`};j}^p zNe(QcbE)$hl`YS(wN@vX|UR_ zt&^o`w{1$h8GxT8s70;CG$G8e|E`pO01%oPqagq=fC3n5RBtx{fm_cu&k1zGo$!Dk zOzhYZ280Q}_>FK4^*|CJ2+wA=f3TTZ^)D=d#QMddifJH~VkuHd5#h#8yf8wnurh9qc&!ER8Ox1zSY zLhWtq2ZYcB3H>Fe_5ZNDOkh=eN|@~cOFZ_KVs(my5n z$uAH6`On^5^haUo{^azBM?QY(E`E(A%l$g?JKy`M)-jtO`PRKz&l=vY?Wa+fR=xlF zG9&h@H!eTaXu>&jS=sb>Sh?JszHB~rsVDVbaeu||zv<7~Fx)!yKD|@FFE5)9laKmK zua$%EqrB+Q^YnZ>1n*k(W_r~4#4Mc-Fjbd{iTB*qfox5VZq|c?7;yQ zqtuT)VoXGq;=ee54xR(LFOAIath{f2`@aT&2ENm07NEQNib|@2)^9dbLmIDQz<)*t z^(SR%3;3sBl*r^?e{?#mmNuIxi4;bV#jF8Yu!J-rHo@)B61i{JoHB%poYGYD@9?pK ztQm)1bcHuviYzKqP3_l}r!fR~XerNJkP7_*cuVia*hAeDt6a>or?nG&=qT_gIuZHQ z*0Y+f>8abZ-88P*Dz{cr+)0MKgqqByCWJ$Oop)2j)S4!=Rm!SY=DSV`>1kN#?zsh; z;-1w7LJ*`UgSS}SS5(GXrBG?aW{$iHUb-RUENDEJ!O&2Fo zBd8;30Xk+g$LQ6%lHJ{^-<3sXnhQ8Ind>FkJcu{c&}gQKtE_La4#%taUDfUUr;}wi z2AtqBqRA#>`MH|tAgI^GtFCudKC_~&?X&TE^C@5LDQp2NKxhGUbz8zywaj;5d8SIu zCtgCHGX)88GQUY$#pxLkWmndfCqu`c(w?z3i+pAhS$E?F>7o^H+Z$eg7v*uf7 z&f=Odrz&z!m3XX)gPPLNhE%2=W~=0@?ACqDbD1nHz=3M@x0)iFAdT887^`7j)$5&B zQkkHpOf6uNq`6J5(NyQEqys$$tBFoTSJ{-HT+R~Qzl{qvfbPH}vkUt@ z*W8yDOR16+CjE2$eiZazcC&U*7D2a^Zd!DxI4by~TZA!CY81$GmeQJ^=bP2{JfKl_*yGvOb=#q!Qn9$Pm!#%c#(hJi3;cl!W;zB9SvO~+!@*`Aelv%3B3 zzkadLdMvV+wuz~u9;DtuEj*uydZz(*Bcl1aq<6 zMAueTfRMLA`2lGo9?Gw_=w5+3X*Zs9Nv!P$cqak@_I+TN8$43JPCnJ~Yw+JwvlOB1 zJE()dXf#M~#Gj+xienl7YT$&okz&ZU{IeHq1jWbN>n7T@++1h6z4{AJK};tv_?8l~ z7C-EBW-oY*?N)7MhcD(*JL;VrHLYOK|1))A;AtMU&wh^M-)uHZUC$lCw1l?9aeO7C z?cINx%&w2B2H$G=+1e|&q!$G5F28J2vuy&bhJ##zZS{5&;I*c$4%36iuf|M#9X*i0 z_-3zx-s78Py3prIRj+1Q8OL)IvO~pnfNKGo*Gp%g*+UYb!JA3|t<*6X;qx z11>YwG>p2lyeRJNqh5^-SB*8lC#TSO zUwg6#ghQ_vZ@p#2b>zvcJ7}FY*Z|G`udPlS0Ed{CqNoY3=1zLM8FPQ`J!jsDsER|! z81YFgBXns8hTd_t?`D5)xqmbNsW;K9T8z{ou-G#zpx>sy*Q!yB_}XTigxmZ|!kq3| zs@nTrFmAq?^;VHgxqqepNP(d`fS8b zg+97=i1#X|LUvcK$~WZ3^wOfcCzm6&KudkWqzb!M43xq5zUPO){9IA0@D1f#dvjS^L)Wjc8K8u zxJRibIzO4DEUx^Shyk82wHC!0`hDRk;dXKfAJzvcer6%DGptv&-*lKImP*#rk zK^Lr(nu>oo6T>Y2Up9WOVk*~84{8G^wysd|#~3B2swiTZXzhZoL7T~9^X5D*Zx+|*Ha<3v`@b5y(eR#l^9eO)*fmY}rwHb} z;C5x~8)suNoRx{+wz@QrdUlj=o1{(|t1tHBn8p z7FXx{H(qOPkDHVqHFpEXM)i({(suTo9Img{g-z;-`6kqExXxdHRDa*ptqH+$&e0Uw zY+2=H$qt%tFms6^F@AMF89h(bD>qiz|HqZ1DzvLT1DKuoI;1@xq)E2cZ5^9r8v+ja zn<%5iGBNiuye<5D0~Kceg^zi{px~FL+<^Fo62%Ah0pJ_O>=F)ABoX!gZ(sH^%dU_N zaJYvZj?nkl5m0`8yzobPu!()LsIWH5my=*(IdsV7mb8g4yNWXtFc5k~0Y1h@i8p-o}SSU$( z_94P+@p)aZK!)D~*zLb-8%=28Q)o6#ZPVI5>3N&B>uK-H4`0%Zp?y|50YBt5thf8y z^QXQ&?B*8kyMK4q5KO(v7vZ7wEk9~zC6OSadX}ASP3cM($#Ruzk?P?rVU%v_G6{ii0f@hOKnRU z=+?Y&IT=sexfqJoKmi4_bf(~gI#$Uy$Sv;LCpp>wZ?q7dTN2{Ox>Fo|SJX!%0Qcq6+VL+b0qW)GOh^oKm zzyh4Sxw^|moG|hw29Ix*`>}**`GV_Lsy21^%}(DrQIm68wVXO2k0}HBY*me$XT*@f zkA^ahqC;`J5mQvCr)UFqwLdkZ7gR8qtOTQdgFVg*Yznq&AnCx%5EpsZ~rn|+qSRzMWTgK8~maRMs+7-(LSI^o2 zxPs0#8!JDQv@mKl>*mH`<86B1rti}Cex8Y~(&x`xY39RZRhQ$7 zFV=Nc-`aowY7(wF-%^uc=sZ~VU!Uwa4oGbcEHm4(`vh_LZqlSedPdW0q7A!+zYllP z>*hl}LJ3oJyGD`T$EFiVPiSfx@8B;2pES96ZuYe>d-&0?&@t5>-ouMGk4v2k9}_2) z8%6NyGPi$Z^4W{w3+53P6$zZ0=p60eRrJ2-uI`=j)3z0AWmx*w)YN1uCS|#X-MH@F z;6eG7pO1!X8mlg(FaGr|onw8m%w|tbEC_D%K~b~jA+~1z_=55V zZ_Av`%9lz=CNsT(Qw26mxW*1a5WT0RyymoZKXAB0lFdpP`5akT>Y3aFE70lgeVMmj z(^7-MKbh~dLhDk{J5BT92n1FRYaU z{-w-2#Y;p^vIP3(d0t!ZH7Jdiblk^jO%7`{ObRdh+Pkm+b8JWp(&; zXVpTRy`C765)KbkI6ks_wJWPDt?{zTKK7JiH?fTxOgeke?DkIlf&27*tRl+`1jE9SN6VrC1px^Np&h zCGdBKqtoC1&Q!%Uv)pljE`OS?IDKK~?lhsMpM)1eOF*@Yc#{8nawj?Kp7SZ2%vR0< zIyP)75_zqFuTeBx7W<*9(1=Slm+Mw3O>KVQGe_u2vif{du9tf9>n9e)=(hDCna$0j z@hZtHvlUvRaNq2omzgnI{KoC~XgRAJ8oTQtF#V?pT5j~Jl3qHD3!-2ok<2=w(p{)d zcs!@L35(74xTV|!MY14L0g3SjArgWThb_8PN<lZ}rtPhtZdM z=#tVJ_pA{IEpdKy3R0B6iq>btmyD{mzLt8r^arz&)!n4*UshBLmcyFWsYy)L4sNNP zDa5jbhMAasn3YcMxcEFCioo?NqBd};5kN>(EaSK;rOL=O%&FLFCq znKYro07gQ96^4tqB20o6bM)uy73Sq_*TrVRgOZ@4E!Kj=l<>T*?ba3UyKW4IbjnoJKc5sRo;N!wOl z61nYs9iZMq=3-L}X0=2uh!Wv3#n6KWvSWtN0m!yt-?2mdh{?yOl3GGFrmC=WPK8Xx zp_qdb!(Xf`=zV^rqL>8QgooRfa(l zG96`o1wn!`ID$S`O!d(1TQ^_gGiiFp&)SOOa!t?InTWAp|{(>paf*bBGiY~2*`afOr(vFYf;zh#h_xAT%}um{bHxdtRD z7Lclh=+#yQZzl=BGyP@sSWJtvz^|~LE3x%@%|oolEm%td$l6hsroUzZyYVjN^8l1v zVI%}3koHtev}e#F87KAEFu>|tTs0Ufr3`sEtly74Dd!^rwXl_5b_&R|PN)C_TQG=A<#t-)fcMuFa-)m3(InT|?9fcgOwb{!ZrXbl(e!P{s)=yh4)@@g!GN{&RF z0t%3T;x~sx>o_AzOLMfs^54c*zJ@APD|8x*Fcw0*v|$Yqo?<$>jXF|G83#r{@jnIL z^#rlOiBJQ>UU3`|UzcYOM|~)Iwp`Za3lMc`uC&Hk@gPV9$m>D4N`tRR>hR;AAUnLR zWZBDAODP5eNlznAjDBNdLsgXnw8;25d!cj6{j+lWHKH*be+S*bHLS7qkrAb9C&thP z6^Y()|N44#5jx-~FvjACq^XGL*}Eyh6`cd3 z;0+Js1;Osjhl;0x4EUnWxma2JRI(>?mIpbTcuS9e8Old~>><{igCbN|2!^a30#2s6 z?MQ1C5Q^+@-|gLY94^}g0rAfq7SwR1gREUoTq6AqjLsx)wMAG(wV1!-^GJs zOV=WmxV+-GOvgMNwhrH!7w)4HkS>Oq265s=vV;TV6vUw+tE5^H0cR9w8Ou(%3gs|b zQRk&xr*EOi7w5Sl)NrY6pRhIn1>PW1-XHgCq+}&Ss!S?Y9@Iw?LJ{XgPtd>aj zu*@nscxsOw(s-r}uSUK{R#84!FioMNi&kdr)7U~uJs?UfDG5M}tH z_z`wQ?krwld={5?3K53z>|4X9WtI@fuv5`2sS7nMpyzDL?0k4*#b zb(S(1F4k07gjy#<5NSm<5=sr5p3rR8JzRZvdbrStwIVu&s>Lv%65-j!pb&DHWd6^= zoq4zX)la8zx7Pw1q_L<5C1D_u7++74+r}naY{{~{U)_#(=gw;|!&~Yv!5kuF2Paer zudby4QOx_ZEwf3``7^P!F0H;Jg|srdfM2ce%N7j*q*BJi5&*ohZTFqTnJ%T;HXu@p z;@Y|dm65oia7D>0X7D(ulDBAMuwd=Zi!_2U#EF1TgRsUz&j?aWCEEf{Cfwil3eva{ z=SB5Ffp9FAfO5ix%saqU2KJt=p1C}NTc?132kc-BiviwRLe*Gbe%peopfSNu{PR;= zLJKd|7w5uC+&F!=-*lrYvx z=|ej!wgFNWfdC{@>4=shDHKEF&Ic`Rbn*ZDT>YE(z2oqvf3)Hlr4gAOP^|366%`Xu z6)OjhifD~wzMm#WBuNkt&Vq0Y3V&IL7^0jsaf^5#hTuPQ5b|-d@OiR%d8syvETdmb zmDyMLWv6|>j@rZ+J6MgRJoI@LEVZfhRmC8pDzo+paDVa@ZzRE`(rG<{c+3HuV!ekH z&QCXpk)P9)hW*USPpKM$CdfdIE14D-e?pMxG1DUT<4$56BAyh^qxMl)_Ox=-!6x*K*0|Yx*WM|m5xw3`jRsDlia)B*(kcYTnStu~f0#mVI zk4G^NPYs6;ed*?ttO{egMMx2jxuDQ8>_na|o{=tPx+?@&}yiV7%Lwq#ts;n$2^40~RgQb~`( zoG>nQE%d-65)l(I<;KzaLu`0({QqH?)BX1=q|=QPnK%&&A(Ua*(|`nkl@L`1Py9hA zM5n$VhlKpSlHRqJWbpCw6>`wpVKxrZSK?Ar?gE@+kJZ56y;Cl$Nvh09m#)6mZ^U6 z#K-wag)T9;1?fe^Ss1M%MOuLDVBqa!Cc*SUO}PRUW1xYNa|$FGwg^0EB0q{p{_&*l zps`u{~<3_{bZpOOGYYAB@oezz`4v00aO+ zLj*7YP+nE9sx$$r>+h}4Ia2qux&)?E0)-?8$(@-O1*ZGV3Soh!G2iR__aLNb0EnpI zjtl^S0sB`9Wjx%o_XZ;P%I_W7g}U%M#52fW;=re%%08D_1cD|UBc z)?nF)5*Y&}TS*2pUUX}FTbA}_+3lLhxfMkR0Vu}4PukD4-Pp2U5kBDl0qDaSA0f~B z*8cI;$Mxvm-qp9C`nP8G*i*;Xvpe>=8O*#_uZyLt_AcF5&-1`vW~Hiu|ozc4#6Xg2lW8z%4EP-UqAG)KhNGTyq&2-{(58T?ITC^*dE>a&(Bc) z5Bdi_+4h%tai5v}p{Z}*{pinGOe6E_!)or#hE(E$_mJ0g?Q*q$1gm9`+4%2w=CHaW#O(|V%msbpm_^YU^9=hSr7 zv?K`-PIUZx9LzE5k!8!A(>|T)+M|zc{weX9o5#%O%{#}3-uvO$6ZOwAv-3H{yJKhB zuZ7T^gJ-$HKDzPi6Z&*7Hr9`| zJCNe2hqZ5hNtd<$nupJP^Wr)8>#BV1e*A=6NkQthunR48p^Yw7sPn(EpNC2tGZ!DH zC!3kX&3WcxF{yjG^f{UA9G7ofdRO)_X)|v|Omlntv%p_R6_OIdv@so%Ki}nQmb{uDj!329XhuMZ`uc?fNLi&Ms_+!lD; zz$$)wF@rRo*v}0$mIMoI0R=IQ zh;US<*{st(p*7oI=e4(Gs_NA{Q?ql{qq?0f_KQk|*+(-(W~q0lu6havWI6Zv6CDY* zeXUN>Ke=yn*7{#~S{>%I4|Yy1u*{ILn7V$AVWAdjl^`#8l;{r0iPy8Y$$vk_-@T@& z-Ulq3fx-L2Y-IPuc=&0nO-DyKHs0Bo5FT19%}?K?mIG`1P8VfmFIOQ*Af{|HQrx0W zd~}}VJ$&|CUeN45$)^ypR26FMt``jV%^i@Qa);REOLL=%{r1TXZyB7Wog}OFG~`!P zr7r6&j$Uo^X^mEV-u`o@9-kMFX~&^c+0#O?hOASsUtG21o2|8AsiW1^etG#e`xs3) zZ&{Vq7pY7Ndd_Fl>sVFOtfrRJ!>>9X`_bIJfMA+ZZ8xuc$%h;TR&F_XR}RRxs%*nw z?EQcAi1A5yYpM_F;ZB<_wd8C~BPN07zpfyOQOd?1{d0rXq05h;1&YwraKEsQ%@u2( zI~-GiJn3m`&7cwPetw){*SF;O^GbSCO<2Lu0n5|YD#~~%terk@^8gZXns=NOKFg@W z?U$U|;w-ZEDr>cMP;S+Co{o(Fdq?Hfsd(+;LUS&9hgG9#ND}5(efVkZp;M~A(^Vu- z-)H=Mr;NQ}*-`f8`n5bb;pR6Xs8G-B?%}-Y&mm!pVvq+TH zZ@PB!&RhoU`{(k9vnmFv1QT`AAUtrlE0E#pD)XSG?5OrBQm@0D*qAlAub)V&28KXd z4ZE>b7Z+xw=pE=(8=ok41+e2mIJc7cPQ+bQkgx~ zqM<2->Ij3?N3ND+UTO;4zczbb@80>$sU3L%|7SiIM=KLk$%&)4&t7;WJr?*I>yput z*IO#4fff(jk;1Hjs-IUUeh6(g59TOk<9g!RR7y4Oqo{o=F!G@HM{S_pkOPyzKM3w_ zdYem`jZ{1cCQ*!NOvb)?C6R3lu*ECd4KC?hBVMXSE_uGbNcV@?&ZBfjVBNTDt0_v} zjr7>I(IhjH*;(EgFo0|nT2s|vlhrhPLwBRCeH4`Mf{Ow&L*@kMmI-*dw(ja&imJ~ zRkisXPo-o~jrn8|N~}e9O(sIIsKqY zbp^yf0kI4xaySm07v>}0UiD`;z7i@=-$Lj-U$h}tJ<`oGbaa60zhgz7)1K1nNBq`R zEnt+mevLL7`7yVm)>?&7FbPfr&ZOb#XejyW((hb)DX<5O1L+!dDpoaqSk(#PH=CzP zN6T!e-VK(*Y1az{wcYD0W09a-YHZ7YNr%JK&C7rD*sgLGaMtBJ@!8sWpa;dUtLM#~ z3Zick;tPDk;u=(R%D>Qd&R|W4%bGhHWhxb^m8>Y$7XB9|uCBl{4L{uhyt-kA@-&~> zxcHWSqt3zv#4V5GYz@_prXBzYIK?yFG$IU4%K|(zD*RI6t_)TRD zK`aZ+q&0)8;g%lKm-Fe^xm&qlT!YQAKd;=_JLbMSdsGZz_USj12sTn46T|wiviAQ- zYw;FY4pzBDE||g$Iu+R`v3}OMhMM9h-c^zZoTB@d|PnY(9nV#YQ zH?%3=;&ub@tf>mN12@mg%=7I_{!>5raCb7#B=zi_dJ|7|o7u?+DsR&(9Q%yC0(s>x z98rc7vx<3iwsbst^n6%9(7K9cVS)FWQov(Gm1Qjyt_lQ4_$nh^JF?y%3?tyOsV{*^9wk&3xsTy&er0K6l_Djl&K+KE1%%N${sFVq9?8!P(V8W$o9(@* zIv9jQDzR+SyVceQTb@a$x|f!A;UMf29aKik>YCbWYd5qii3oBNam^P-s-ujEQ-ImM zd!f3nOu5%)9}A!c@F;kl?wXV;Dc~}lmTkbVPu)sr^|aT**7~d_m^PDu%_*80O`&yP z_&Y+X{n->=T)VwBgpGUlD`VRkTFX-oPHEqpn9zm8qQ}}|31J0gUZkqvz{wJ+_{Yb{ z#^&d&^O<>GIqs~}Re0^pn(wC9U+3yPbuV(N1h9hIS*A}BewUx)d8T-brl|zl(1Ow_ z{&_l4bu^zHH45I{;bRbvyp_>Yl?&eSsz&*9>%u)aKKv59 zHy2ob*0B1oU*6Zu1MBBiq1#OCqU7d09dC|TwVgSe0Fd=+d6}5PQmqLNr zUQ+9YN4zTd@Bxm`0z~(9d~;)xXY<0S5HQ#N-pL%z8eM6bbXf&QHf3A!j_@S)bK7z^ z9ue}&aGOuOEGV0Ed-{jo{a|SJn2*NHB1gXqEp(v^9kQd)g%`SQN23c14RoPseGgr_ zP=i0{LKIyc(V+`{bn7TT8oqht8|v=s&P15EXsu9D+k_i-=jLBeyaU~QFm&?1u6_3~ zF5ZUrWrfCP-OmYkqWr0aGp#6}Tl{s)G1uoUe1Pp)X98UNZNjPJwp^z9VAtU>g%8IH z%-~Zv8I2tDQ;N4nwA0uo*XRB_9`t_e?!K{>Qb^$z0bP^?miK4KUNWI9+boA^f2!KMd%jK zySOUldAz@PNB>rk#>GDTnf9goeCn5_Z}xjSW>uZmZ#VWzpyO)2QqXhR!r$zOE|_*O z!v4t$6Gqbiox!%4;R_tC;(r#y4122bH_+f_ULt1<)#5RYuI%%7& z$M37Y?W8w)_kJnK&Bhtu*%Lr`e~^!XAKV;3Pv741x2oh{%F(N3=Zx?^9$zNS*Rk{s zvxIM2f2&<*yI#EM*RxoD|De}?0KNA9jsEeec^JFTRKiP07o=X3Z6#)|;p2NRf$b!l zc4d3BfhT8GPXq8&gu{3v#YXEk*M&~!!%cXEr2%f~2I$z8D9Dsvh3~>TkeTdyfYQ_X zw}opg%l|f~93?M;=-v5JYwPnl^579hjqHI1XlV@9hox9-ruJWt-^r|8Le|Df4$nTGW4o?aM| zj+N|Dg@>aoZgT0w7+Yt4lw_wgqX>^HNj-=wrDPg5$U+a-7(tXCJ5((w(J?B$(k20N z9Y!NowwQ7#V$DQ(+MG+OJW+|H7exAwEt)4105Z@{26=ztGQ}p>?h;)_xmt8t2b{<( z$!397Oj;%<_50XawWdT^OKUE$l*)2rNto8UqFXXZfqb@qI1?|QBgN4!^tm_Y)8^vi zgrMlLV@!s>t0c`b2%z4;Py$}zjT0H@+*88SkA@K}Bu+ddsGEKHp28DPOv!l^;+|}x z=f|lKtyW?qp2W(_rAfVtKkN)B?cX9iIFUOg+=3C9)r-JIv--?g5pQT&^;I)n~W(&x!ADIgUYIyGRW zl1{wK1ActrnIr4d7sLO!k!RJI({)(lK{%8|%J@`}G{nY|$9q^gFjfh3AGVSvx=^Z^ zw4t5@JiS3RxiV+olaz-2B0b@1^Ov7`9c7@1sUnL6(#zxts<7hUM13ms)bLtW^j3kyXtqqMl;lWbVjqM0rwXHA0JU$;v@$5(qgSc3S>V=cMVvWK1zI z9*uM-{TEv(sX-@TawkHuMXt5|W3j!i9i1We$g#HsQzx0^7-}n%j$?a>%W|15umW7u z6whiQ&BIAjdO@W~QCb~1LJKvr&|})VuHH=36~E(W=(rVVEl#1(azV8iCjc}pP^4m< zhf5xIWWcAK`;&->ezF&t=Y&Me|?-Y-7(w5xH7?C(7S(70@Nu9^buZ4ieYa(9-BL=IAKIAkfA(Mf? zB;}Y}7cUDUQH#L{DcA}-_OpQQ z|9bK{p?f>gwUv6A2t{pAs(K+PMO1vQ*sH(RMz^{lYKeWIlZwX#&>@MH3uBR?CNf8^ zNODnTwSv^6`aB3A%+_my(&3aQu8Ii4cl;IL0u^75{9?EHc9vR!aSc~RBYFqnr2S{L zu|qB|c;1p--^C;HRvr2I{!~6|sPJwUz4P289D3ju(WI#`**Nh=ot2EZA$cQ@qCCCI zQjsx;-sPUZAvTGqJ$a3#Rfy@wXH=|2p^P>lO zv2T%8o(!iHXHsOVS`&=R#R{;~nD~)qi_GTwmVhKkoLGb%^I`3(oWaLfddNx;UnJF^ z*o&WrnL5T9dAXRyQxp?_FLX!umM6bO$y&193HnpUk7VVZ;O+!hB)lZ%8qUS*lFCWMLMY=0$}_m8>7fyM zN|o4%K?C~eSgS;47{|Rladb<}RSDCjP>+<01ENq6T0+xUIw!siK&mS@-tohFLiH5H zxDv9>IUyUARxv3C=8YY9a-l~s&4r?3K}2$)O!{XSXdK%B3_X^IsV@Q3v}g+6QlN;} z9*l{xlnTuu$kv`L#NA<4?lKC((i3bv+Xj|UGr5y+#=sNZBr>5|KMn5yast_6yF`;0 z8}huOL9tx`ipV`vXK?n`jCo8&?b(+$Aq!xD*uQtL%2 z^NfgPUd_bJaRRQ{@f)TafT;$QDaWD-7)@{mrpI7egQ@dWoAk19!({_HC8`9{^O4mN zH9uTiRzZ$QzrKBjX$Ig?$;AbOtN>g#XV6bMiH|KDw;^sG>2B(6010A}MtUb@P9!7} z)&|&MGEZ_|0p9oIy@BY-g^+p`FOj%42a`+#LYKdOF;tDB!-Nlrg^E0qO%BKiu$aIV zDjSMIy1IW5ogD=yB}@vy#@Li8y3S|(9$D}dZ<_wNVYvaMIIXrZ>Y&%udgq~3R6{Lg z7NuO=^#Qnvv0*h7BL-j`RGH*z^52nTNHfb5w;N&`fCvr9G$Bb1$B{Q68=%%+Isx{l zTuie7H`g`{%2|{u4N!&Bf^jy7)DRTM*zSRt5{p9vaK&KGyl_2J?G+H7^bZBpfhHZl z;4|JEf*XJqOnMJN>jGn%Ly@K`-XB9N1}o`JMcgpi0H8!fqkzos9LiV)PhvoV_(jq> zz}=UKP8>Ki;RzI>VgwLsIbk3}9kgbub}=rXd+B2&QR_XWm4(!4LEu6)#V2;%7L7LC zFxmhS4c3uY$LQW*oN8h%?BP>w?WNnM6M!2a8<`l=Ceo=Sl!0{BCbBZ?O!pC-jCo^x zu08I#Ncw4o+~CmC~8#{ zh>}p`L&dk0a2^w>S^FKdxRYnWAnQrfg3|#Qry-?5K__yXA&|ztv`=$5W>YL&2kFWpx+5Uf<&wt*d z_NC*2k?534LW?997XdU`24XD1(?=UaslY&SKg&smA`55r%ERhzHFVStRO;~zZxh~xqg%z1!CK~#|P_Yl}B_d0(n888q z7*QX{##F8^f5oe^iGOLsW|JK_d>0!OvIvTRjKNC^YmV|!N4`mCTSjBx6BoB}B63(6 zfkJD?SY*9uuLKfD%3zeU8yx?fjOVI@M>G5#Qw@ir_ak(mClR8+GR%reliSNbGIOPU zmd47P?k*NX2=$f`$q{=rATR~&OWfcoRuNa%8EwN9%=sz$G2Ix*4>(iJ!688-Ye73< zLH2X2%v|ZC<;hQAYej>5igun;s5IWk9FCNGEqV(TaMJ$Ijg5~)o&I-EYn@C0ZsU^IK?7o$u@;k6EOxdw5hd}+oJF{GmZDuwY`&zl{xC5i&APqzoJV2z7D-G^(g(zViZvG#~ zBojBxo7WAoNtfD5!PY?`qX$709I{3R1zc+HQ@3vF57$lPV1NRqkpr&RC=QxId5mnZ zn!{~P8FH6ZC*lD){^mNvGDSAK>g#?6g%FJ@y?Dx{#8uJ6I2>e!{vRg5h6iiBG zY?v1W$95$tafN&-ynNSmXoSldk032IW=T)R&d(*BItnOV-5gU~{9KGotenhEqh8oD zNeOfzeo(nO(?S|dev%c-qQ~9H3WOE9`xccj~cb6x;$<0 zHdH!b5-xyKT5O%pOR3mmuM5P)z294>J>ac#bYeIbQmYwc0C!F)ka}@)$?ia-m`Tz4 zP>C4OD8-SA>DStbfp$>V_G*Po_>LB_1syBc_uf%B)FcfK0wXbE5CQ;X05e4cKmbr*Wc$=3Kz^U{rM`Cp$-(OJrj@lfUYL1F`36u)68P9@%1xzW zHU7O;{{RRg8Y?0I0009*bg=zxN2OIy_v^)8{Kdb1_E0adN7{&4{NN|L%YqeGMcL#c zckO-7%yRoD>e79=q8zvr+n1d^4^xuao_Qs)>}=1UCyi~@eR~dTR0+4a%_t3sGyquu z0GTN;8an_zhhT-R@PdAEN1rRff3`%nD=tiSd3TfctOJFfm8XZ1t=zrXbQxxBoa z+gJSS($9YWv+GE?7y8!M{%1-j;rFxI%T;&3-qfZ2w9VU3_cY)fIX2FAj_YSL^z<`% zG@P0H!Qan3s$#$X9{K*Gi}uyOJx6EoM~_awRC2Xl`_yke`(JPWr$zrc%s@f7brI5| zWh3KAv`^4WWuXj!Y$vG^HrfiVI`~21Lzl&(o$=4Mi;Iy<8$6n54Kh@ZcKG(B;i9Pjx$xJl~4!9u)fQr;|?4`xblnBJ^F9 z)-O+=L$5>i(xS6t>T<%W%*|x`lT@>v#ml~}8K1del}j5a;egHrdbTN|XAYS2OotyHxEp+}7;97( zeS;EdKuU$B)cIG&t`!^}`GzUI#5((7-ZQ%wp^)~3yMi_DH!=-n| zKuz!@H-hgCio~TVq%UPYjp=iVJKc?up;LwZwwmB#cM-O`8}$mWV(+7l2rI7MPNtTn z^t^FJ6Jl9mbL=@3rYP%(=VD+~HJf8&5bs3u{2faBf+>pS89RPVInt!2$;F*#TbRzD zhtmr$l`uUFeyi;+DCl6qrPSW(VuFxlrdY8uJ3YLZ;FB1^BHuE(-0*(sL~LCDJw9_JIaBPRxi0qevk4h=${MHj3{ zZItAmrcCg-5S6k{(Kq3;Rpn`wO!HFO9Pzli>3%0n@JSj6T4M$b44(<~J(RMU@9op6 zfOlgDrFl;YQ(!#zSH$g9e_BKwhLL7j3pLt$yFp$77K0|<&mm>Zze5mPmXH(JSkPC! zC`~DX7Y<=D`NehYjBZN$2XO+eL0pmjoR6I*FC1ZZZ*?)0{mYDEcq!w!p{r2OAg(RE z>|S(%35}oB5%57&ORB)swCA^)h}*PwnbM09%;jQ@EDhk18^P7)fZ2`lJ}niQsfrik zQ_71%m`+T!Ft}6mF72D_lDAYNdlCbb8$1f}UNZoy8&FmbTY%kFlcZI{^i#P)bIsbF zxdw7Mb_E0;^>wdBOvbZD=@7750(I&!bcgPrAK=JM1lKiiF==aP>7Qq623K%M%{3-D zy`33vy8`euCs)>GVcM-lg_q#Ph%#8w6JxQ1f!lR}e?Ac?BXLexsmFKo5nUrSmBKrA zi$WnK^S8YL_$L$x8x#KY$+eztNGHRWUNSSyQwmsyN}oT@#@o<&2O3pYg3VLW8U8(E z4OfVs0B(Am#3+mupI{qG@fFw8Fb3CkVoP5W{Cj#SSzc``4WbU>lWc=r9$A|Ed(Mts z;G>+LcUz%>c8;mpb<7sF@9M!~v$nt-v#hWVruJR9BJQ6))U)k-`(IH9w>|(sRl#$P z(#e*#`Eg8hzi_;%kp}Uuru)b=(Jw_IE@)b#OanBcV_1 zu*$c(I;&b&kHHltT714JjSYf@k>e|6gQrgfee>QcMH-#D^KE&vi#Wjx8Xmr2-tj%1 zKt7cm#$9P?-Z968@ucrG@7wJSYf8%-^vA^UQ?kLwrv{y_jlATu?~OBq-nCV%r29vP zo4IloR>+BrrBWkBxe!?w(@qHa_HVl~jxnZwIM|!MA->FsMUUr@!@t&|jTpfc& zz(qBANbS5=A8nH)pwoK0^v85GMr=j?eXIJ6Vm+qBe{R#>i_(g7a|kGoT^q~g=-ti_ zbD%o&`DE??m|;A)IkZHyqCz>L3+K;t+c`4@6hTXu#wMXm*Bj)SlV$ZNrYr?#T$B;3 zYQ~@A&M0%K2>xB*2>YH3&jP;z-+Da%U>kM4;zi-7sLvPWQgdbqXjjkQ{5q#{tBjZU zP9+kbFGAt_e)pJZy#9GNw_uMNHu#OrK?Yb!MN3UmeuC_(v%AG>2~^ZVhr{(*I|Y8$ zjsaFM@-$#8Ee8-q>CNCzRH!&>b?^@ZNt6eLZjn^$qMK^5QiS*1p+& zNryg@C*GOOgU0@yX5rgb*;D)b&JML(3QZ_n<+F-5W=C!w;Q8F-CFf@Tedo<+a~-=( zRyp2aE|s12;W}2Y2`0A>s=ovaA;-^;A9-Wm*|)W!joHRrf+?u`n8Pj3RA z8QaxlSVwL0U7J-uB2e@loB4bQkZfd?+#QQ z#pRevQLOF5R@aL`zRyd+S{SZv)Qf!6T3KQ*rFkaSb9=hhc^-NfwZLL-+N)Y5@U*h1 zvSUpM_*=WEy99(`!!`mhu_+RyzeGi)7n3jwDlk!gk=iGz3DeH5cXcTa;tobhLkW_!6gNtkD#zi8#k4 z`u%rEzwXs2D*uw1%E!|vT{blndx9g3@yRg^pM957&!5{g+O^-s@Ub*oGsB42SG#ld za4N^}%m$p3rv`!v@=z7?YG1#p{?lgT__p>|B(dPUGIDp-*Q+OpRJbSG7ExCbMm4?X zu^s!LK5!;IH0}8+Z*4MDjku0S5C|maW^e zFo&E2mdaIJ?)~~*4qv+u-0j+NNSo;Q+ThxY_@I?M_CVC-@pu<>7*dNcIRnjdxief;A|6FeE?nVLa%Uj!3nc4*YE3y_Lid z+~6J&oOx)|Q1tZkWdY$We8ZGa92|6}&i=ow68;A663re9Y2&?jh!W7eO93b11?Gf8QC3R^`=3VDiW*9k{~%<{73)rm$ga^v|Y(?Jf%QqE`zw$4x95NcD+d?ZDZ*b%LnnA{V6{`%i02|!NQMCW_ z5B-Gy9B^*fzm5ub9;U*dsDalPs$ki3hvgyQbc9v>Dx(+n$Nu@BPFdqjWI5VnpI<{p zoEX=uA&RHqdwcnOg7j`hb64_r?lC-a9u4wqcr>(pEJt{ZbJk_itQ)U3+*ac*Sngx4 z5>w^-wH+Aoeq5nJ80tRtSJl{Y!%p>F;OuHX)gn&jNJG10PZPd<>4IU#o<2ZgQ+Etc za7fj*j4uDv2wsQWm{-pa|*l_vWVX8Q?u4?%7g+KT~Jenp( ztSh^0cld)If-=NZ#StTed&(bcJaplWAGjo;cy-yI^Sh8=zY)$M76QKDHoiTyS67;` z!GQ|OANf2HOm|rSMG?dyHrd6cBHhM+$nRxbnXv+gVo~P7`*!$$qa}>M?17q)3wp`` zU+3kXN}uchG)$Btu)*Db*o`Q_>|KPh&Zu)^kft^T6hd>=X^6@y_kU7k6koFr%wYCm zJb0JlYwoA}eFmWrsm*)25`R1#V#WjZdfovB%<%Fm^LVc~>Zizgu>L}prE?$;h2W^Y zDzMj94Td4-1A8p-@HllAvX;S?+g&hw_&fIr&F2l zQ zIa#i&P=?=x*S+WswCBrP{pTYxbR%Y;)jkClkcvfHBtZXiQ?TKSk^ovjrN5cOkyi(q zm|n4gW${j8<)rMV(XR=D60C!zuO$+}jEKD<8nlD?+!2xwPv7IzI*yNakTR4JF{*Kb z!Sa)UEqoFl&6uNj|GGDf26~1(yBJN(no9D!b<%5`EQ6U@Ww9nzZfP;F!uWgS(3ou3G~t%713d5$ zn*p@(Hfgfqc|GUBswZ1fkG!37w>Dt+&u4svldJGey2dms^Kr{AC_cGaMi_lNSLC4~ zE3dDTxgEwESBNeC?XN!T7~Ghz-Z#W#&ux+8GwxnPOI1yUzn=ads*+x%M>QK`DEgKW za&iSR{PwQMv?GS!bW`u2#3|M$_nO1!UeU!C!eWAZXLscFgnMt^Qn{)A;QdQ^HO(2W z@Il(iuwlwS7*FvP1~UBiuE?eXP}ZN)e>~inaWhlwW4|NP1WyCips||#$Dhn^-->NI zEgx5W#=)PPWf((*P?`0>Ew{^jFG%lhH8D|!?UtxvB* zLdM%IbM!#^^s&p^Ak9XKLr`?0O04$^nw603R7a6rLyO+Gwnv+efKMw%=}4A9KJ`K_ zmJG}`1tIPZp5}W?^CtCeC&rsP1~ss|Nv4*h@~K*Mzjc0kBC`#4_6=+{iy=wvw7a9awbP&%CT=48q_ zq%ji^E&~JqFmS){CvT}nXxESdG?gg@USc?;84qwR9ARw3i+8kCy!|zo>kfB)>q*>E zQB2zv_Qj$0Xj7JvWTlW=Z^+3%e!24)RC#}Mq~u>#^!RK!-Eo&*TWLSsNqMx!h#4my zlxzdBk||7rc3{E2-n=<>H80M$uMZsTvqu<;nbT|P=bq#o7V%3Vzyr(M{_)o2es28N zsxd$kz#m}mS@un(pkqRmnk(rY-7TYf{x(fz31e%Gz@CD8loCf$p|}}y7ST!S%=6SW z=PS{d`28aBiL(%hVJjcJP9~Zpaskn}jN;nNUfvA>`VBnhq9PGsuqA~uJCZ}-gl_17 zxybgVJnx|p;=U+}Jnu43xwZsJ#oGc%6m-k=Zf1Ae_P;*8GV2Ijt%x!2D&zo@6QLPM zV{V4Gp9l3X|9gR|SpGjZ%bjuK+j`v5#Roh6K`5~H24XSJp@A?aRPUe(tK&z|Q6-6vHd(@`|Z7VNGQ)8y$K7HU$#W`UzHM9$RZ&*J6Hd~>+4QRGE`nG$;vP>wK> zwej3p(t#y0-ci3R|NGqVy!4PG%9fiK?TsR24oeVdwhOs3aV z%(O;~Vk>A+oa zoH8gzXdY3R!GeM733~5DpTp+WI?8nC@tmM)ilPph%ScRA9;LTVaD)$z7x~}6rc3)? z%zw+fb?J)=?Kdv+y8lE_7^SL7luHIGMmi8|Etukp&+ruG=eSar>oc&?{rEMfC$TOu zx`^s%oRN|DZiG@{<-97zuMLj!KMVQ#cC@HyK9QJGA7UB?ZB8D%r@4w9IS=wx>4VzV zZHMsiunAmJ12Z5QmF!HKFxa0=7C}Z;-}aR9lTjrnQHe$q0We}xLhvIU&JB^XZzGrQ zTl?94Q7y2+v{}opBo>>J+Ok4Yz-n&_85gD{xAHc-~0UP2SULJ15pUb^x`5NGe)PL zUqnda!&P4XOMH%h@Rtj!>i>+X}2O!Nl0e{X*dVEh<9buJ-U)k*d! zWCgbbiQOj1yL$?_{wgcqo1dZ1A^038szsnQ#l;ck)JfO?`Z*j?bt0Q-MU8)$b9krA zvaB*xvIS!R695vK#5#{6uXtu+{_q*JPH#lQXjN-VXg(Q6DTSE=rf^#)j1+5wGH83; zatZd(4N2QHAy42sC8tU<;h!E!rh-NooGua_2BP3TXMH1f`Ck?o7|HLvsw=_V|qCwODAtpk6WZNxJ3<1RQwHA zn)#w8{n8`#%4E#}QiQF@QC}7bl;^`B9ErbfCwj!kSfEOB*+YX8360t!U5I9UX<}$X zMLg)wn>wd1B5ES|no?GJTzOj&6;(GHPgSa*(r+P`4$Vf@(3p}kB4!kcgu)_7rF4^Ph}QB&5KFjl_>4!bgOVhA?ZZyDK$c2M z^qdi`ZB%QI`w{Z0!}y1^Nw`ZeEQ*qYaZP~i8(BeA66641MUqzs5els(a;bP04JHXW zXg&!a&p;wWa$eP-R|gRawIn47fURnI9=_BQ3Zy1o$%66B!3*l3Lg6MQYOSVI^%Bal z2mlQ^;JV<00^T|Xt_~s;c}KhdOKOn_N;lCK*;%awD26ZZ9H~Soppc2O*VB^%K|%&? zy^w^?)EW$MP%vD3^GK)^bG7aG1MqbltjsPK}gCh8VI){pp1=xZmW4i z1_?T-P`Evb)1V73D44VRhmbe9zzxaw`yhGC3ZEenh&f8{3!Q{U*OpJhlVk)b zi$n?Ykutz6p_7D8$pCwVBL;Xm@>Wrwj0@Kkfk-QaJY&!wD^vEEwfEle30#M?FsYh= zMu*lyNg2su1xx{&nHvOrI_b8Q@{qChku7DOmXfm)(0nvq0_IJ7e1+0Z2_Ad!Zw@^A z5o91rxVd(@CxkLIrYuL{aSl1N#xRY1r6n;Dx6bA~iL@v%m|DY8?-|5t@JQ{GDO{RV zTS((xyOmnd(QQmg;V1}Jm~~SGF&L8YqMj*{YNv3e2>B@Fr=-(2ec%!l!L>LMd^2Nl zV>UpoI`PRsa%wARFdqK+`is<}&)o7xE0z=)$(UtbV=*9*K@Bb*q=7{|I(IQCI-8l< z-PwH(a0rZmC~=}CQ!PTs1xRf<5pwfv*OCqO#%uo1)3&Pe+h~84#55?-t?D z9U=cUl1nZdYdT`mn~5bC8Q}%Bi?zsTFAz5}$zt^LaJE{xgHk0X5+`6116eU$m?+j( z&?_cia{O~=`MKJewH|30oKrHwQxIY;rrxq0G(hVF&pn~RXjeHkrv4{y3xY{U_n4NF zB54&zEv?37+>`{3MLiX>>>NyG>{U{J}$Qjbw& zmwO=yQpqWW#2Ej?j272@%+LGIoEb-r3E;$rAtPwZBrLR~2bB}KaxB4DW*1I>9Ps9; zGU6zcUbB~mqDNg_7H9;8a1O(|7f_5{*OsXnjDVou_LzF3ybWhDL?EqXO;imrQk1mg zbIajW8*>(^9kt8$FlA@nm>_CVA~r4zNEiakf|sGO8k~nN*;)OZprD}NrZ|8qro5Nf zouno)O*+DGu^WDP_(z+$N1x~nKw$Hoct(jONtRYpM*DCvM_^KT+4=I(a~(Iox0Mgg zP{qLI6Ho*~gxA7c#0R(WQnU>LL0@4tKCR*ZBYhVoV5Azz5)V{!GSo0f3dVtea+%Jj zZ9u8i&d%rEQTbC=47NyWk?UxQL^6mP9kekO{l^I;_jjam`xbm5G6@fHB<(=)^s9!Fb6=UC^CNfckXCFuU|^5>|H8@;C7m>@O9JF1y%r6)SD0D>@ki{SmI-xmD!=o!58 zX-MiwEhcrUPn47)00eZBHbHoPF|R?zY=N<5ibYW@?PI!Q7R9kBiA5NtsXHXa`8|$2 z8$aBe%dO_j##Qb=bnq^2lV{YIdw+UzI37pB?%ya_W9@U=>LjXYX9RY!g6!ynf3KaV zM4vzxgqBQ`)xs=bi&D*zB033&edM~Nj?qW%k1qsb3^a@|FhWfT+Y^%$Cs0L6^r?Fn zmD)M;Fg6=35-3oRwG_AO*2Ob&g2`$I2y&xl?1J0;G!WIKMX9)Ci>ZjW3%a9q78TG( zBS68?g?3vIh$W^alW-P-LC0*eMPLjR#S^ohoEqL2iafy}Nk|MPN@2}t(vu}2UZ8tT zjnJy%D>b{^4!Dx>(g89F!vI9WCXgDS?L;i|b)(wUX!Y=d&1o#)Yi4EIR1Bu|21!o3 zMzwbmujn&>M46-(2VdqvoCKMa4j{jK#3-fbk7m07rS|Q7>I}Ic9^^_7wW2h$wW5v! zDE78c9wB*h6?M<<tMJ=BHol1w^z{B!P!w};bA=lG$&)kL3iz1c-<~8?_rBa=>OjrlodlkG87t& zItqr8NvDZU3z9`8cSpaFOrQJz&nZ4bSBxK^y#-_f%|V=TdEnpOCCGR(%K5*!)9KYa zRKN4&MvdDlKnAd)QhF8;3q@L#CS!0if5nxg)5aF2$vP(}t=W)?4!AA$aSc0739#J_ zj}-|2*Sj41Uv4u)4N|0tP)ZlQePRx{2)Ifz1#0LaQ71~iU;PQ_<1ezco$UY+5D)_Z z1OP%)126zkZ)Indnt<|ocdYHdF0~S8Lx5v;gM<%~#9NAz-u6t>5a61?zuw<}(eeQR zp`kOH0DwIx7C=JGiyS!yAaTA6zY^OCIpI$DK+y1AppB0V1Uv&sFEu{_7m~W&{`LsC z>T`AsWc?f>A0DhtWI(jqwm#6;Lr+3nq|LC4KfcOrb$b*4k6qJe!vt&Z3l&U|P^&eAz{;2w^8(*TQ z=P!KxlP=}?>WPGOzq;ce=X`ziV^4hm`FFe+=#TPXKXUn38=pV>hpE|x)&AM|Lx1(D zEaP0gk-zBHdsOO#gOqG=#4NqILzug`#e(L7%}p`cX6ov0>DDotc}!PG z=G{zGjGD)e7id-niEO?G6*lbXjWOLxs!T;JDK(dfV~){GjX5=1+mxl7d<`TlZRlu^ zuDQh=n!07XBuP=W7&X(R`g~aU%RLpQCKQ8=4Km!0=*S#`XA)F$nc1$<0n2LDOGRxr zJC5S^#<&Za9Yt8QbZX;ktzmL}K|~%@Oel;h>5{OJem4Z-J$3Fn$gSnUU+mf>@Fh7u zri=`2?00H`l5HIfVp7@8^G#pt?=&bf0HP3inMyY37}?}jEj1vglbJR;BpF+ZPcT&i zp)_?=Ihjh-)%5q)b*@H7WpW7VTnfuXnya1Qr%h z6rHIsWl^GGAhSN$nofH*J64tsjiOj~gf^(!n?VXEiZ3Xa?zbybD#3#+KT%)y>G7+{ z)WhZIga2)8$S=_7>+eQjQayF+Gqlgm)Gx#7p)c=WMWgKztjt8_=*J@)t&TM2bJjua zKNP2J-M=g6^r@9O{^&CFwK7e2Nq443CxA)8Gbdxg6$EHFEZRR+Wi;BbNAC{uvyM#!W${LsM!`0Buc(##-Fy8 zNs^wUpYC7hm5G;9ibAkGzowegSa&6b^!k?ZYoK#GV2zYbI%-sfO_;|2@H*3Sm-i2- zb9({G&uV+(njD@XiKVOCk`PDBgTCmmK>J_$Y zRoL$|bm)h2PfD_9MzseQx>;M4=sc&Tkxlg^B27Iyvc{k0x^VV&_v*`Z=)=o&HLaZf zHPckmjso;)8@r}eM(gx+z)(HPW0BoxXCDRor2n}5aeC*@>q- zRO%xR!AIE8H}9MkectBo&M&9-`t#hsdj|wq8w9Fhd!zVK1IBdPT8RPfJ(Rk?br-+2 zAbC16UmBjfUR^eUPd^Pr8p6~|bqZ?z7>zNp-Wmkr*#X;l2Mhl>GqSq$@0|+NaM~nH zO2chQ1g)uICc@=O0jMo$%=Yw7eZWy(Uvw(;F8wItcL#U}w)ty`qfqXw;BQ!PirVAC z)ETHX*-M67qwwy>+xBp>B(%V9LfL0jFXDj*SL2ahlYTecpr$SyL!Z-nGbG<>&2!)* zX>V)8*wIO~_SFJQ7u8L0^!U#@i5|ybr`k>Yhu(8f)1k$1+uXP+u9vhlqqRDszNCr& z)1q`I-~9Y{d@N>OcT^lYAVK!EU?G&zwokLxSXhd6sHaIw_6x}$dG_|)?l}7=Hb(u{ zMXC*VjZ!ppD2$;tC#|-lhuWCl=LV5u{pV_!rwBFUkA81mUxTn}a3z)sRr`9kTVSr8 zd|EvCn9i56(j=fwDq4kl;@;2gaC3Q2aKU?e*Ivo7*~;DZb09NWa}&z0xlG4qr-8Un z758l)&wj^MO~ltsXR{RHNHt)sZG%bq4XgO)akTukEWH<6h*OpNKdyY5=(-iLLW2_I z`xXmb;b9l&U;EC}nAPC2LEQ%{1uZrb1N|8Xj;)rJTcD_C0QGn6s61`Ivb$sI_Y+w@ z-6)Ae)gIuic~hBggVp)=a&vyZm5)wo+PqT{J2x8T;N=y>KzkH||s4J*@=4N^RyY z-wbT3BKKXmKalvUMLUjm&-7RC8n(y(e{^mE|6W#J1+9YB&!^vo+#Rz8@GTSP%#)vO zS2qfwV&gjXb^qSeGQe~*4!Y1R^;n*&JSn<@h{<-k;UYt~afz7;lV ze!pLjxzn=EIkd@te%;^m(7oy&etMiQwTaUJ^zF3xzHRTKXJzd6jkf#W@S)G>?ZI~Z z_#;RB)FZc)@>n$^`_i499?gXdJ>0cQR0rGJU0LUu?F+V^(f!^W+3iJi(UsWOJp_{8 zDRYWRXgsTq`o^d#7aHviw}<_7{@M|L(WrWKWjKrTJ)_=!pD0wU#$;Cw-fc&FuV2DnofL`0TJrR`k!CYcIX$?(B&G?saZcO}Pq_b*x4Gf1?ff%Q(w;{>pZ5w{|=X z*tT4;&BOb#&7`cQIr7tG#Lg)4WyLyf**c=tkEw%WxN7#>BsGE(ALQsU{o$g;@^hw6#*Bwg(O^tGzd4?X|6aQUF2f14|m*r5QGON7D<8&Pn(5QQFbIQffuJRR`h9ZMvV9`gYK>%4SOErIIyqy$5U3zESA} zFJ21`%}#5>p#6v6H<>l&pe` ziw+y)rMs)k1~e2rd}|y{h9_tr{1+b`jS04QZHU}_8x_V~N%Dn7zMGJ$Iq|xW(h#Tn*ZJT2 z!)e{|JcZ)+1gIB$8f~EscbRIHS?ON)Zib+G&FZM4#kzUJR|^5Q@J&LOH|bwrp{4^3 zY~#M&$L6#8YfQ_9pT%pO4T9N@Uj3^B4wk*rEo@-DeOSA?{kF|W8aW5^wr#T`gw0s4 zSY+(GQu<}?ca+#Yb!Dz6-~REwE()eF6!ixD_I=ZG!GcHCxH@#huifzWd$IbiUY!H2 z`s;7^J(qp`@?F_UO`@HXESuC<2H*zbclZmC-2F>$Z|fb{U!K-`jv0v?!@6dXgW!}e z*KBK1K*xQ1A*~R^@4p*D_ji@GgTkX)?_=Hel}h2xt(GQ zo9v7p%fs^>iHG<>WsEQ4q5G$V%yi!E8>=5$r1!EbpPj537utt28gg!fiy8mbVWXJs z{@pJlPlMpjx94u^^lf*q>UnM(`=)I}H^)zLNxP^fqy6*#cDk$mzEN7SY`fQYDlGls z;!C>d%juAI`L;)U|F*5QLV0;pp9Q;T?=`;a8!jO0udKoeV79cw&2JV#mivRp5v`=W zYD2tm_iSD2zM;6Qt9Y?b9$UL0J-f}&W>6Vg4cDwgm)RmlEso+Xlz+M(BZ1CrUZ?oq zD7RKkwYD|-63Wrg7u(7XW@S6#OM`fAH-*7^^e$Z^z~wu9Oyddg&q{sC%F5`xwG8$9 z?F@!^dUwEq+s$8(6?0CAyyo$B=alD~m8|it731#o9JFEOa`L(ILm!JTR_@C`Q+-m# zs2z6?Z%=-}%jk%vndt6U{jw7qYHGi1!ymp{j{F^Vd|GwZvb+2sdh@Qnr%&Wr^UCzw zy!)4bE{XlrJJk8g1F4V5!>Pc*tH$7A8hYIMk9m}afY!V+u2eJp)$i{z-R^~*U|4tS zVp(KJ+BT<@v*aQR^?cP>vSBwzp^4u2_mbk=?4`3o%ew}6#Yrny9}AHK(?yGA541}! zZJ>+Mcx;=*E%I6z9gpwMO*dAY;$R9-XWAE2=z~sDp0kY=K|^79w%5_3ahoZ#U&Vu= zv5_rxv&FL;*gQF3q#b2furO^BE``SrtQ~CKIZ4)PfV%jry>^Wb{85ny9%IU**qwl> zYg?ZPjFNnuc3vkpdH&-9oKVsj2aQsA3Mwd!$uiMbR{o|E=7mMtl;(+>Tzo%!I=3S*0Jm3$z3wko8 zmiz1p*3h}_4CZU$-}6avGHX=pXa;{p7a#VfJeO zg+#f;4s`JD;Z=qD{1}!+p}2wWg6C|bxcz+7F41%5_guT`D*e>&$=~ZWzo6gBQDFv5 z)sK*~ATNJa{rn89e0)wW)lZVAWodeKnpvA}N5#_=4A>*AIMWHQ>LO0kwwVplJRJ(1p$p z*0OyF<)wap%#InlR^FqC7UE^>3gnt#K4pe-rYV6pRKnXR72=J&7W#ybCVu3hK@DY^ zc22^ZYqRKF%DjfyFN~t@&F;_*u(_stARH4Gt4!0*M|0G6ZfLgQhm|M-ewY4^&uCL? zT~wrPX{NcAZrVFo#I)S5Z=p;)}F|Q$tC! z6hiFQt=Gp8;oskuI`VT<_P?cl*i@^O**mvtFCNT-DB6tUQOkHF>GS4@;XNZ;4 zN*lO1;%rQV+RJ5^qDWfQ@pn>1v<|aB`}Owf8x>f2bJ6+58;5kVv#4z13M^H{k9*JP z3(lOrY_c;ds$^ZOvJ1HFTA&s=$)shNTkuz$0q4%PHdz-HB6A!3`rTYglw0$?2~QC} zm(WcL%zJ9!8)1T%^l)8!%q=mW80--BHq(q`0f;>hhz34?V&PxGwQt7=f_TCI78jKP|7tDOi@A~Dz% z$Vn4jswtj18l@syc~~dIn)BzRgD;{{aN^1-SZpztwz>}$tgF7I@>SGuu8BRF0?>f$ zmcS`^tVq4Y8}k*{AX_wRu~Q0d(bQamKWPWDFa?&v$Ur$M9{jeul-F1#&lu?38>ScW}((PF!pNfbCkR&aDb#8TJ28e}Jb_})7a7r!X%ZF~MAy~J7H0`>%Pqsg zwx#1Yxd;c-QszoMnjhLn19WpB1|^z%a=H*IH#rMiNej%7d&mFQHK&d!aFx=|$;Olnl~Q4ywkKLHqJ@Z{$06{J9m|G&jKcfs@FM=E-8?pV1d5CJ!o))0iHo`HM*Yx~Yu39a($G7ULQVM%imh z?trmf-m)C!caEIGsgtzWmy}$*B}Pb@f)Xm$U4L|Mf_Odac%;s|BC`l0T5KwnYAP@g zMF7cA`*_YR@jkT@`|0E@;^7|p7KULZ@{2C(UtOKjJXXY7AUv3qa8#~89F#aHt|d4R zGXR^kNO|L2AdLqk@EQg}OjKvU7F^6yTa*RF>?`R_V_<4x?9C2TVq&)fV7Rq+k}H$c z33~}Kf$jAER ztUPL6LF9`|5|S2Uu*yQRpp~Gi=!eARr4}NZ@9{S_w99bmTsgI>zcW_RT6IYGgc73y zGgHh+g@!T0Mr3OOU1iJt9)HyB*g11}Gpb38jELA;?wv{p2_Q{64JPeP3i5X3=A^`G zu&l{;`FN@mn6(+_i8T@y7*P;PUUWsZc?)jN1QEpUn3$J7e!FMYu=ftLdf^FVlzQ|0 zqb7Xf#vpOSfAXMq<<}*&ksSzZP$W@Y1gjP5avQHeZ7KKnYIP2%AAFf$(VU`#u=}RM|KZ4BL}%+IJ9u-niAoEKtPbHh#lg35M}ue?;t$0!t^z$<|IhQ z$XF4~IVocexReOgkK6wx2Vdmn>wQl(BM+2wFqFuEYw(rU(mC)b7zy6TWURtZky6z( z%Dc1+#=^i7Kk72AVt}k=xT0bXx)CP(n`q4MCwz7Krc_EmO9vKVoG7ng7NVl~Fh}Ktjs8Ixm1=%2MMl00t!IEw}Xy(@-*< zTs*Cqb7`Q^3_+Ygii4h%+Yv{!^ggTp>(cmheiq-0EYAznxEL6` zVhxv~+=;Dq3Fj$2Zw9H2BJBT~2YGuwF`y}6JF3S>>RC+7YDEYWOd@YBy@j^_&eV>J z9Jx~HFBXP>rOs#%0yt^E5sykg-Efw_c3>1ZA$44*Xk;U`Jtc089(o>i1W%7{g>#RG z^~2{M4jk3oJb(KX&XD-p77*`+MU!BSjzqJ1F8do3ZfIDT7n$b)n>)o~;HuN>G-df$ zq~5601f5YGzo--!$AI|8upZo zmx_f0YkD{s-C|*fm3w_{iTb3`*ie$Fq{L|CR@9*9?P{T9-Vv>mxKs*?f^&Q94o0ea z6eygCnz(ULM$B3=GnD|?D}=I$^lSD1wturQjA1CE8YqeCDCMg#MQKFufg164K0Vj@ zBOlXpANFpUc^V!Q=A=C*Y^E2Rg_3g+zYMQnP{{5tx#fJwRGhF$&S?ct3B`#6&KZ3= zqU{5aowogn%Z*x3*wM0Zg-1?)Fn1DCXcy&_XF+n`_nF*s@vy8ocv<6xmtMfJ8s&3I z@GHXr&U)=Iaelek+hGu~N}WhKutCXK>+LF?Yg%dSaR7OSj&shk$Ecf!cP8xaYR|;nU=$aH z8?F{JJbdP`I{^t@Ni{(k&nmnGa~8N9*!_J%8$M1mJbW!ip%;kotbmg2mE^=liK0V= zE#&JK*YG-=hIsOHL3le!L{yc5?nxyf#FNlovt67QXEykJd3o95F)ht{RVEeOBcs3^ z0aVu!Z}`=4v!CJNK&Sl|yv=@Oum?1&Wn#-HA0!!nk-uic(S_&4VZ^Z)7qAOv0LXXb zsL5AkJp@JE4xkUei6(=7Ck9GByB1UGASlS-pu9wRCe?+Y#zA!n<>_X_PmkEpCyfyScJnTmU%Thg9~7hC$mjEe#CX^>JMkQcQW619aAh_sokJBG-@6F!NPSTElVJcCd$tNZR6fuKh?V*lY zEjnnYfA~xd7oT}cfaG$_UYkJIASE$D13_!WJKw|USfj-!AoJ$sa2+gACu3U}*&33l zSNch;?j*mQ04Umz0~wiKRd5fCakc}r_KS5gh<{m5o6D=&ZtJ*yLc>0ggWeh zbJk$V*>B)`LB@Gxf*q9^d1y@v%)O;)>DZkmsH$)sBtt|i6mtWFv0mc>vJ6Q3#l+^u zd{HvhmzI&Wi*Us&2J9g*J5#WZpJFh)xz{x|JBbS$OSpPVw3@)*!pOwMw3?AYI423^ z?KGwAPvlT+j8Ov&K*Xkb@1L-tGI9Ma`)G0N#IA|MRg)!Hv*HK+Q*ldfwtP6!9kD#BBDVlqoU2dL3wIQV1@CGy(@N!Ty#gD zIm_K?dd{Uz20}Y0+bpm=qVF4!W|J*xB*_ zIr6^T?p$ouR3Q>H3_`vhLNV7|BGr4a<@{fj)%}jwH{l5)QXnJK&m`3{!Xp7L%0Y^; zJ)!Z_b$)w%NtOZyde#uJy+-CjO^UY|-H$$E{+%A(PkoGqftDJG$e;+EgU?f?;%lMv z#=&DBhW|X?LF9pWM~C?%tL}6}BPJy0_$&m`SiYWTxVPCB(b#jY?3 zrdV9K6jE*>jC>ifh%JN9{H?0yMoyTehUC*ofGP|E@60A~O$%+hXruS>EUQ$3J(fcDOf3-QHr(Un8pSlluekuIhzU=E)#nS!H>u=9|e(_GO zeML+DI`dQC_NQv%d!^|U^R#cpkS)@-biw228*o$O?0jNa}_5W`vl?3SikGSNQI&qsVJ2c>eY1A**>{- zF8#!g$5Ty-lQV0{H4V;Fi$*fkS6WzD=oU^m((gB<1u2qsOY&s{aoguc%A~ znMnmZW+pq6+bXpt7$$kX+ob-jMm}CXUWV{wGqE!ArScsmS8tymmmb&9)pTdRc1lwg zY+6EW%~R9{LWCmJ+MNYTmOIadT8_xBXR2go(q}B241HEkZeA7N&34!Wu3|`f*j#jW zhP$%DZlZVA+i3sNU(M#wrqZh00l_R&_LA;#;WoPd^%;Ck%3y-4aC`jK*!e%1yuW7D zJI}KCbLlfP3H@VmLHD(>r7qNc;;LB5aYOS47sXf%qz$nMx)M-pW;23_bLKsV4I^cx2TYozkVn*j6R>`5j&vd3}wMqoG_jOst<@Y$i1faiH2&HA}P) zT7-f6%sTs0VVtgPN9j(sFJCW1tGASyc&B_z3Y~9v-izT{DvXdNdG3b}%S$)m@j4Y1)r{-z)Nn`e!1X0A=7Pn{t zo>8BHR98>@2^R9^%+9yxZLUl#H)~__W;14TA$5yD`fSxk@BUF_IcgXd$<~%j_x&6k z{oL=lG#E-sS|K(`S`pCBsXcl+wdEj>_IA$R=H_K)xygH`ng$jdHnJ@FwsiMx}`Y%8M9)PVmW{DjUm6GgXj^VhH8wzXXLrOb_$m64OnnJw;TMPQWH z!rHK?#<=*LMZL(qrGxvH%6D^7jS(Q(VOFr?4`ew{u zvGMUU*)&fRfl>$$#=cUt?6f$AwUZv&ddC{6s^g{ho`o$S+OT$((8jEP-E~bNAF&JllpkVX(qxj&p6tsM)S3ex z!#ijmrJ`;=!l$6*S>so-LpgV5^Xs{!c$uBd#50navnXgank&B8wF|!a#o<-Hq1->4 zmpZa65oOwO%I!RPu?2jK-qJ@lF}$s7TXJC~^_J5HR$1L)G8-@UNYw2qkiDdw(e9mI zJCHkP7AJ*ERI4i}dI&|YGi6XvW34w;6Gs`{4Oe|Eb~Ze!sA+AW`v#`**3OZFG_30+ zW|U*~S-KM0F2o?-3_ViHv|T+; z>e0Yv!F_O&C7zWJyuVM*>d}H z{}4vHKQ2oyv7p!sR~fX?WVMT-DvH{X`HsA`ZDmx~+~cWQGF5r=nV4nrRY`61TsW^9 zEV4`Tzf}tb=rc&z_$DPET@A|iv7w~g_QDDnoP;;Sn=aCgs#v#)Ty!ESjEpvE&|7xS zOwByU6c?x7A#{@?0&z~uyyhU{lFRO8rm_O|@l-n->RbC}kHt#y;yQZUogd=*XU(8_ z<5Z?mIis;#Kz< z>p{%C`@Fm?u8I~(c8~i^WoEeqiYa+75q@cQ#1Cgk*CgusOx}!?>@G|7EWU_48uWYt z(O55mW<9gJzg?Hzw0ZbMGYd;BJx@r>OV$0^MjaQ>~qv+w1dpr=& z+t=Z)?MM~wCX3@a7%XfQvZ+sTZD@M6Tv{=YPf|T zs&;}Gf`x6G(h|Bm(s(sZaeawpE_8%uWz2f|2f;jie0h5k2$)Kn6U6$j`T-H%FPR8z?`Bx*$tUI^v)u~OE`iLC^LG5*YX>Tmp z6x0rE>f%5dqEMF~X$S@M&v zhg)9(MF}s)(@XT}vj@o%@7;irTt#0L&wk!+J{7%13o*S)Em2>(NE(;!6N(Q%vNX7D ze7RzM4g8yZS|NnQS6TzVQQy1wtL2!)*uNvYSQ-m3Jy~!9i@SM`6M$7~2|w$%&8u>` zJv=S-BfNXe^VNYrwyH3&sV@TMD}4pz?)anQV#fF_`PQ!f|7cxndUdzbKW@>fi-)>` zp0)X3`&8N-p^uh=N$s?49kOyG9}y$IYg;4flysFOYtP9~<%Ftq=g~L+N@dZ1W~6`L z|7Zho0)A9Cj+bxw_0BI;%-#PaIl%9e|LS?BEdA#H8N=~Ug7mfiomw*dPjH4+0JQ~6 zQBGQ!@nc@||T{xgQ%HbsJhcvUUA=>Jfj+09Qb$zogL*Oyb!K$-BtJ z2H#ZwvLFEfqSqvP+q%imJ$3Ur|7hJodi2siWzvRn?g1w%Ei2cXM~c9;9`Gd&-$VE5 z0*PGnS@-e&GVY)DPoFvm=b&!l7n6yh`k96$ZCdDz>yzlyPr7{En5 zeCOSL0hN@m$A2{k+Q!v`9;d!e!@vx}+i&m7C+dEja7KMQYa^bNdqH7x6(x*EQd`>a z#>boKTWGfo;+MUnFn9e!9Pf_T&_(Ele0FKxyQViB$d8VGKO}=wy72EGti6FGFD;0o zS{vJRA$$p1F!7W1=l)#MfZPxLr{0Z6e;a$Ar4lPwYT|i+&50xp>VJct`wJw}-TB$? zz8U#=+0#*ty@kcE(Wsj=S~YO%-sM_pVY$}qFqNdf8!R_0*JV~TtRkpZ)dsQ z^ELB+`*2&)c$6u=dUwftG>0>sAgE+&+@92*jqLd^Y~13j^@W8uXrHZPyvD+>wOR{% z-fxQhtg2o@16A-1y*{^l0B!Z)UY!pp-&3>xecUYnS(e@lt$f8U*u|;Lzzg`1o9V`u zP0f72DfP3_c`jxrI7!10oPoPHpcs900l=4DN50@9K8{xa-1TgxJaxagyT0oG z>jo7(M7$|l)K|+!0G-*tRF;QJXDarzaXoq;{L*FAe6-l%hrqEYDwG=sd#X+1L)&-u zFM;spkC#uiXwoTIqH0d+@S)w zfrtIuy@i9oPg+^~O6=8lhwlA^4_nBgjJnxPWbvNU^jLzG#e{7Ks?)6v?zxDnF4kT$8ZZg=p6MWdJ zB6Z!)VedAOw@B!>eOtQ!8L`)oc6~s#DHn@J!bkXjYw#L04=N0+zqw>B`7W0bbeT?n?_rZOMaK+x$*KSG}uA^1fD{oK}{v%9fzK`YlH(NU%#;iO2 zTj_#ru+s{|ag}{sx4&&1fJ$Lw<BW&H4V-h$iu?siL$Zz z6VHDf{+HPg<&uJZ_;4c8?}q|{CA*Grp71^7RHL?cZQ~_#2}s*#KBrfh#qJkM6aV41 z8N)9PQ0AhJ(?jD%WO)hZDiZ+x*wR0qdQ4`)^NeL$+8wP7$1NL=9s%)ogx^QvWr@SV zZHpuJb`^%yk><(t$zk;v0(*;4f>(G{r<)R{M7jU{o%Zuh|A!;g-E_M zx{Pb@HYDu%u&WN^eP;_ZXFIx;Ey`sy?PoF{&xPmK5)_* z=t2JOPH@FnvAf{daDlRanQN8tXv6ikdmE6T+3EXy^7)H!wL;)-)qH@On&Q0Opg)lC zBh^9P$30X4FlU$5Thl*6q=G@QffaGKqA#*MK#cBINb5oc*4w9Usi==e`XUl!Ck#M@ z;gMXTI=o|p(e##HOD-L%oDRNDa|E@~AOt%sfL=5mxP8fOLA9Gc|6CU8Av$#(f^FWG z*3mBC+8GoGb>b@-wX4pg!1*@To5oRf=l30R2iunn=DxNh2~k18SQBs{5U6K%9z%>d z%GZIvO{|q5ofrl)iqs%VwXrUvob{n<*-6BWH*cS3=}0Gf=Z6d!lo+)$rs30(G5aut z!Pz3#ne6%LWZVN3?NJ?`BdvvT@Q$m1!B#2*Zog5>l%LYH=Vv()`ACB(mC?;H7-a7B zT3dl480)b8C-mm@Zb2>BXKN=4X|hCt3gZq2mDFh(*X8Tp?EBqfEf52Xhi0JW5L6*B zbuAv!iz#PK_Oki!BG^)lDvNORRBlCTeNzc^n5dBJN%zEp_RZUu?j=cJ(KYKb?Lo-W zVo+e9x+@01^4pOvA=drH<0>#~g(HlxPM}(%f+;7`%xsDZ?fP3q0(;U-SwU!!nxab9 zQ?$~=kd#|ORnX49&2Vr~x(I1fC&h}TA+;i6h+K?%E^lJcH9lfDceN(=+v<{}_PsfJ z60W|bhv;3PN3ZVsrF@)w9nJoG^leBMtxi67CZU}|ejojMw%ZsVG9J**cH1B);9dI@ z{oCCwQS0RQOu>SDil{+WIy6z2Vx+wvjI?BjvUdzhYMpwp61c+6#ad$$Di9XcK~Q7& zGY`YL_4dvlbJ=+*HbCM^AfkNK#-%`xBSB{fp$L$%r`oY&($HPM)5X__F2-fTNQTUg z9sfGZ;w(;pNKvVva1LB6i&V7fmG*|$iv#e#{3*9S^N5ivE2rGVnE`BUFYrj4I)kE& z2hV$suAn5S#JbdBL|Woib%OPKFa-&}@J`BdFC2J3%o%|0oJ_Yu+K5HO!5n#l=7mUs z#ZXU0!-WrFk~c{~`|Qx~ew1F&s#J(}5^BM)b`YF`#a3D?o*G1S7q4QsuaL=#@z+|# zf@AKtB25)eazVH_@kaT&?OO19hshF!qC1iG2(`JiRIJgVszD%Bd|BAGH5BrGJZhTd zvlw9#>)@@F*PjevUyPZJA!1psDdXti)@5K%Rvv1Ba0FFR!48DDM|;q)8detldPn|B z!&t2nk!c+YixlXI&!8%tLTs$gR81%B&-wSvbVP82VvIT7StaNxoB^%Wudj0^h)+l1 zA1!dy+V}i9R>J^-sxhe=Go|)*4UJGpLLFChjH^Zd-+tDemN0v%JH=_G$(xBg{a#T0_Av=c=R45X5@;sz|>yea`pP?3#^otnzQovr@G;)(>fND!pC^ZWss z8*vELNRo|ekW0Z=Dm>(3ebU?{mW?x_7Huy)IZQZU{!9pypi7s#KdA2ZS2JlV2fN5<;mGxD}x^f{EqF-sh0=9i?LK9*od-QfVzQ5m?uw1Sm$5arxK9MqqWC%zccp z8K?d`YPz_E6c9N~drB%6&pDq@VGU6s<5-%mnm9*dDu8-W) zI@U{c(pDgjJke>E2a7An3Rb`pnPcFR` zdvo8xr%iixW)hywwb5Itvf#5abxJKuD-c=^0?Ij|njfQTD531KWTKT18Z8D1br3pu zlEF&RlGF#hw4`AR<G=$gMb3!YGls11Ku$tpf99gH{s~ZZXD6LMks-%+H-1K_Uhqs;X0L&)bj9Zeh}M z(#x3MIu(Z_ggLB|2LdR3taIJUl6b?F(g3E+oUuj^EU*I@tWt?l@aAd}XXFWMqH?>S zFuAsKWDgcga)MRW0f7um!IXF2VmDE_-QyT)#R_sFv?31`U{cDY*9}Y=i~Zl`vdxzA zKQNliQr2;4)YzQwL8=-Bky$j^ZIN8GSp?}0o*GGlWTu$pxh54P5e8W}sNjL%^~}r5 z?h;q;AO_KgMbcTuM_LQ!P%gIl6!nC4oz`RNGv;Pj$}DW9bxFrYxM}a&x;CO@BFc*x z|8$D)lp`}!ICB5R9WhqABr!YAnb((ZviuZ##|aTuFBl;mtS*NuX4W=S&}= zss+{xYcK0&jq!5kHf?AKrHcooh=av;VyG@f4$eF9M_LhwmEJ5FArwCqPBBMH1@rX^ zF);^5;#~HZRlu)8~IS>NML$P*@NQzG2({M<`vgg_^oft=Hrj9CYcEr1!`q=oT zX~0)9w5pnYb)b;qc>!+!UTil1&o{}m;uS?0koxogJRLNQjR^wWIU@;%lx)3LBw%5o z2=R{ofyGLd1;I38%eI)~wWgwVnV#Y5#}zW*K^)V$KIyc35Rb(La(J-fphdI>K9@FG z6s`+@ESIw^nYa_t#4V?RLUJsG(uRJe1-PPpm&C#U(;pgXDho-e22~YesDW`no>y=r zbpvx9%-HPFrq{RF#3{Z^f_CcVlt^4kfWyF|3fmR{Zhig^E_oLb*_ZlRQfq;}6)G)| z)K+Dq0-}jALLm?CdZDoWv@C)WI7%t0#BE^VEfPo`Bx0&*Z~ya0Arj~_QWNr{Td5D> zu(eDjMXVOqAaErp>>Izm*d&eIcWfbDIHo%kWW-W>&~+TntWteD36%~L#2V)66m7z) zI~Zt-jkkXp6)7Zj0cc$yFm*S&KAjPUnNj7b$(Hx}j9T;YzF@3M3je9sNMB57uiakZr%c&Um?@ zup#200tQXOwXnG6Qr>?d*Tmr0oS`kKmVM?1yjh%uvAnq z@0TxUucb4T)k5}I3kfaIiJr!AFN)WWYk_690M7JVpPJ>rGZ{sswpzTl_BsqzS@vLB z4qDoHCb@6-`#-Ip(-b8mZ!yD0r85V{Vyn1{A~PzG;)yB|2(h)DO?)?v-zC+@L?R&& zF9{dXHt z@j@-J!NiDZ>kv*+(Qa!36ZV{PTkjobTUeu^rK!x}+w!Ybrup*jzU-)0N>Y>&RzoBP zwb81-7A!_JNU}yO3SMV}M8{r5LBJAr>Pfcq_Hm1;KoI0&FI{tnIF?6$Og? zw45RYLLCg0 z>_yUl(G=KkOjRhX{PExPAJn~siD(`wITQfyIrwUPQ|gsKSPkOFJ;1EW_g)+pdf5N| z{@SU+=Q;*tlI5s_SOSv?*8z;W2wW9^qhk2wbukAd4lP;=F+#^MveY{TaEYM?;;Ucv z9hAa0uR|z!BJD9ET&T@Pz)z*a7#>*@XC-0pJ*8FRE4{c>qgX3x2lw1=89f0KjxI-1 z$s1*P`M8pp>lh`eIG91Hlsae$7?v@B*xh)J!??PRTE0??*oRnfC0sQ%)fi+#s|A>W zd3Lrh6l|_|r4<|M8ED!alqE%2aRq!LEJaeBc}xmDtl?&5J)=4Gq6x(zfngB}SivhO z&9=7Ht{S)~xfX$FrhA&@D=qcQ$(EaR&M^BNfXc-xtRoRU9?J=pE>$qCwn&X45UIwA%ln{cxb!I6{v;Y4G=t%Na;tE_3 zEF2O-Oou@VAbPkG)G^j>-nO@4wf4@JhmDn&x8yHM2AO0dsRECUylT-k+Nok;o-SKH z$L$8%cH5ZCiWf`pt(;Lb(mTj<(xnh1W0)1m_WIs(wqW9+MR0^%45dhE4wZE+!&XWnJ-t-{Mouclk|a$a zB0sOfCNr3hQNmk-Drx;G3QCGKV*_Gao9|Ow8R7V5C|4GL34=k^^e#$KmE|>D$?Tj z#+L^Vn?Zm>{~~|JQ^2W8jbhdmR6-uDuo_7vw$_mk;9e^H9FjR?RA8;1Lovr=sN4l^ zFd0^?&mf%-p5DU%a1amz00aO-H3KjJP;X_=l;HsR%+5u&|AO`r#2dGi*hO-BBvA7$ z1huz`?$+z~HfIj+zhU_S0GgRIA^-peC?Yhq_GUtoxS)ADfKGT5o`k2o>QDz`K$h?U zB=BU^7${K#&}_$jY0S3r-wKha{l*auz@ReQG_(+y+SO_C3BcI0({V^N*6g&sO&~ir zJQ@VhSQxN)27rnH0AvV^MhpP=p|xI+D8tOVVz3dH+2xKhr<$FZ_Hqz8i-(FOfr?k;aY3$^ZHKr58P&bo}Ur?(S!wd=5(d z=bit@{iA=~c}p+o(`e{&a@1^KWM)gT3`A7-ailMssHoNv(|G-u*oG5 zW2AOiNJ9=~k0d4+rQGjFR_>x@aejKsi~FSm;p-dFzli%h{XTx_e`9}t=k$|ua_=l( z^VFU1{_96j$B(|~Q~h-B3Y}#3AHH1HSKK~nH46ToCwqyfG;cu>HK0f;({ePRmqg8g zJ4Y9$v(%1mo=rYu0`_E;SJ2Ah3Dw8I)gqcm=4sRu28AeW4UK}(>+7SqCw>wdxW1&y z%ubn&rs*;#vJz}}G>1lTXP_V_K!NKm>Oir(FV#YNQI|{z8v7~$S9Vcf1YAE+5%z8h zWYdRqL||8JmC{VGqhO<)Vqg2&n;E$|+f?priW10WdXhyxPz1li(T!xmeYB&}&zb!c zZqS#%q9X>iDVi0L%Uab{(>aaVsY^d)_M*3SP=y$XG1S_%9W#Yj6B!if^lZ~F{g&Aj z*+RzJ2~dq;`{_mnCD~cgMPhn`?c~WZb9=JmR(@sGr(EX?_?;O;FTSuV;eY(0OX}01 zJL%NZ>dHY_T_VxNo|o4|1A6jC8SZgs0DM;SDg0~Z$zH3#*@gYI-01%&%---88PEy0&Ms>78a% z%C#!VsuAIdgx&CDGsoPSH$Ih$+bEf?B}18`MI%jRQ$1UJCEg>6At?ockBp(=WwXC9AR>8|qc8%;Dxm97b1rxJn0rID#{OyWgJ zl%5EJns&8|73*N_{;eOCmwk?D3{R^1v!$|i7bHp-ycBO}8JB#Fk>>M8h>RqO6x^+S#zW!>Msg zqDE5MW0Z2YkQdVdX>9;X6M~Gp5)rB$Y|u{euiK4B|C-CORHxLwuwml#)Gj@sg?NQL|=BwpN!>`NyF~%Mv(gYj(L)R6gMz6wjhl zOjQ20w)-TiMgVAv(G3+v!jczs<|lv4%jC=GW3zHHGGOjMJSiaM<8tLWa;09GvuX5< zcxF>lhn0ozlVusNibGqD_nKP#FO!3&wVhAhK5JAS-k^jiD+5_?zk|o6}ZzyeJzGN+1K7lG|R~4=6+jqv#X{by6a-= zpRHa4_%zi_e%~?g^XaiRHr3Ip%2)8GYJB6{^u(yIHr|xdMeLpf^BitxUn!aUyldgC zb#B~-UN&Y%Zk>N6fBVq;O4VzK%5D{t>0?RedWc(!iricJ2Gex0c5U58)8SVWy2s>a z0r$bI=~k!xQ2D!%sb+0-U$4x3uUF}I2{h4l)=2RN&2QM&pB#v z*}vkK;jU+I+QL>{ru-476gx~^#@QL>pwZT0SLud(-Ma4D*Yuq@KOiOe{!ekB!mc|6 zfLLgyXw){i(Vut~wWg>N&Gh#HoHP&2j=>Or2a9_)iuaLqTpMrgeT3boYg~ff|Eq>O z^p>bz6q@?54qls=g=LtA7?h>H#IIkX?S?}Z8vzQ8fnqyvx?gfjavqt! zKkuu)tD@$DZ`3o>XaifP{DUo}T0Ub^BI~y5JaXlZ7jbtnWub+pO^ghR0#j>KqtLr_ zMXg-Z{b;iO$II3;S)_fWeck@tUd#w+z79YPS&q$Z%_-L>&PDd zrYi{WS2kO3*ut+#m+WjlE6cbY=BvFJzx;65V9EJ-4%;-?N-dR>NN5^gw_6-FEOoJy zwOmLeA6^tHqyvB6IhoR zO3gxVMD|izvL<3#g2{k<%a7WZtVws;Amw z#G%B$hmW`sO;~87Hx^>Hz$6Wf4toi60pf*aH^e9m?3nts`*MzRvlhSIv5Hi_;|o5_ zs7@wRvRyE}u#;^o6!PPm=^8ixg6Aje+P9Id8OcOo81zCuyr2!Uopw9m`(4)G!GJy4F6JO^mL5tV^6;iq0^`Gu+G2#rW%OVb?V_^pYpZqq=Clw(fEoiNqJ50 zRnZTi?*v59Y*%E&YQ%`sp0)RgCH z^HXo71FDf<*YMLA)C1vLNAYr&MSd2mJy0{k=FjvH>cC;io~$W$4kYDl6OI31U0a^} zh&9!=TR-@U$Af_U&9k(p=VV(KCSs_Mt)>^?g%#ZQ*jj_UH~h#vMGcdCcF**vwUd+r z!V|o@w~A*w@AT;Pthl4ZBez`S(cSai(`!=p&CpZ%a}oDps)<0C9%@hClEcGEqy|>< zMf_YCTlmW#r{>VuWYwonPa?I>52Fus^!q$QFXmnz+WyY>hSRuz|D7WJr2hEAe=@urBl;{1%Y?SUCM&H&F_{EY2Fj&zmUL+ zRYjq&=^?aUxL=hV5mvh{ol}p)rP%-+damg(+)d3I9EOU8Dk{86$VXRRcoGX;`0gJE z54SKO|Mav@U|OpoF=%WA533XqM#YA9RqtC)1|<~SxcD1$tA5eP2+B-WF|?Jt$60wqg|As)ssO!lC0?T1;VgPBVgse5 zL!TJk#SQYgg-3W>v6Z#`e$P?&Grg0qp5SQqsmA@o;b9usMJjFQ^0`HjD7l+Ylfs4* zmG`A`1=9Ea7qgtB)fI6Hj{4NAd$YsSu+()ca?$FW;ws{s7GC=E_`TJ57aiP8Zwyy_ zFXVUAKESdmy!(##dYAyytm418+>idUM?X$bo_YQG>VG#eO04=^NqUIFFk&b0ZT4*cM`5R2J?RBUJ*RF-FImf80#mtgdXo&3iFa+~lhwd_!2=?gN4UKaYuQiA(rmo$FJGn~g_u`riyg z$CEF`$rH8=UjtV8>x0R6MGuwH3LKea3t?ZKj`{j!zVaI}w0ZfymOpq_4*$ExbegQ; zhYo7R>buu}u+KW|62?HcqDr20w-ZX9M0q@P%`GI%!5I$S$PIz29q?$6+-1jj-#!`D z_>8=}@427!7v8k3!gRUV3DLK{9DPv1+sv95UDm_xbJ0xr>+5jkJ8E~*ueYVQzPlgw zHU+n8OHx~w+P2gRr_`3Gwoh$4-$0`tJbN+j@iE-FaM*2mwIUvUxgU4GyRsl2I?u>$o_XJ~IGzoCEcc<#VaaVa)dum|*cTX7 zqXFLO7WjqR|H#jE?ek|2{X2*HLry<@a!`MRA7NH57#iU2G-0qj!jn>RhHgAMUxhqb zlJ~pCiJpltj!DhSVk8{2-C<#-QLY;0@Za^qYm=4Z^3XTh>CM|NSPhrI0KEr}c6e7& z*UHx{tL`r^xQmD|IcN82yPQ7_s)6w6{+b6Y{b4fF%odh zq|Y$9^zPhGc_q6*5GGskC_*JLvOj_rWI`syC72)w>!mk*?8WA5FBu;QDIRcQy4sSZ zxUCPNau0KI)9-h|e%!0NdHe8_kByK2o4EhpU0>~eGo0wNm7d|eN+5@+t8vnB)UALs zvJ5Uh9d2D*i^r+td6aRM5W>X5V^T22oMS<}6CLa$>|3X5??+1ta0}FcB7L2_RubTr zdy|(d+XjNUbzgpLLzqh-_>9kpjzyG{4cM9lStu&*G3Yk>jV$;17%X2ruc=AcY* zpkhfQCW}cO1hArNUWp%PyEG;?6{S?bLaI zqw#H8< z8sU{>G-@m5AnP4K67DTy0N0u+o*}ra@5|%lEI@%Q#nlX5Gy_*BMr3Ni^@~Z4mL37P zp0{?o^pbNONNS0stB?krke6chp~dF{rx)@))9tK6c93j331g0mJ-H-Y=u8sHgSWtB zCpBNvVC2SE=+S4RH$>^2xEro0+mNA>5*H2CJ<7x-PC&l#ebb+eb;`_9iU!vo9!goc z3>84JWV25c-Q2lNMYvg3#!faWUu9|pj;_hnda3BGhcP&ErT`S!(+RFHYjJ1%!(4QF z;FB+dlnTArT68D?7t$bXJzk_tQg6O&J)WXk7qG}DUK%GUy~!~Yf-L8f9yV(E%jDP9 zwa);-Vlj-u+U1G;-t*QhAPB>|rAKzC|2^zUW%3{lf{B$5fD|ruy`k7|mH0%nF>&>l zahS8X91gh%gT-Q40`(nAG?DVNtle>^o)G|=TAZaRmf|`v*K^{N6O1UnRdy;lZke+d zyd}XJm>LB%=~~XYTJap7jP;2Btj+dft|TNe(-TZfwx}jh6sKv$bR-!S1Ck3I9q@cL?WE_K=n;O@x%%1>$N-BkszOtC)lQ@)X>i5`% zgG){t5~m>E+!i*>jwW2#CL5mrLQq80ui%}CYNSL0^z{v^@G@@s4D4WPI z4J+bJG%5<1qLRm@n1hfR;Yb*A&h#24D$|OoX<)WlNuX)QUd*w^I+Q?>DUOpg#T})F zwqW**NFg0yYZnG$1Yt_6-hwqPgjH~^DX@^&Q)9w59t!;>SJc|o3!)S^3n@I61EcN1GEt1K`d-Efb%* zyhr|*Gaxt)GaZ+RS^!8SpQ4KJ>S}3MUU}(vo!mU%d}2Gp87Vc4gm(n?Kf#6z6kgXs zie>ER@gaQRtSf{bxF%4d5{fCn+LJaT(;`B!aFzpH=;JO5R;kST#A8~~35itiIMb3y zW(5;m{*i(i*tqG2{$w`^7Ba_Hlj{Lk3yUS!kvqCs-6y`|WIBPOhZInV z83c(`n`Uo;GTsU{syC=-*4F6}ta5w}-?9ok9d$N+?qiF^q|SDk*s5X%*t%<;1}Ze9G#bSF&^TttIw$BNXO>e#7>ZntB9 z2AQ4vayKcK;%}syF&*}diAYd9dE*R;3m2l71*7Y*gCqfANi3q^lN5s(r7}X4V7M0e z*vg3cxg5DxuJk{CzESQQD>(pU+zQ4$2trBOAR{ES2)j}%LpHbe_st&M_;*XKRx+qz zpgjq9q6x{NYv5glBggHa!HKIK@2M3rAgK=MJf*HfuXtkZ*CSUuOLbwBWI!;pj54*w zKn5;JpB3@R7+hz(eP{7^PDE2zyra*^KX#qyDFP{PMH(|HlVU~XI27=r`#>7@(*(8b01FTjfnbLF4n zdZhQJjl{f(1 zU^$+dIUM;;vk`4#0FVfX!UVQe`O=+0OOx>BpTZ#FI^)aE9a!$;~fl)9agv2LQ@};F+ zT_9T(f2UjJ?)}ZPIUpU{F=Gt&SRy!)f(C`hgC6&q-H8vGAe_yFQozBibzHXo^Cd#eTZc(B|=DrD@kiw z=@XTKidLc(Z=oY;n3-vzfqAW552p>aBar|gLaMj2%cVRl;?dqF6&7qLhmg|DEx}MR z}~ zD91J5JOMT80e|JoTLm(c2V>Zl*V$UNS`SJh`IG^hz~6GUoCh6LTX)5_gJC2w8-ykZ z05ui^ypwcWP7uua5fd(S5~ZGl=$90RfnzTQ1^{=q`B$zF_PB;GwK*4mXb|nsNr`Sf zR$evaQdeL5JHQ8e!8}R?RLPfu?IV-PH4i#J6iUkeul?QNqwt~}DM`jIqCK!cMoiZe z^DiZ-nALLr((uut#B)Mbw4w)@zDae!q(~QQj7ygGw`2fI9s*mCO?oLrF%K-PuLJ9R z1jD6ozwkoQr`78BpT zJ@8Ujdzwq&$4XR?N2fIwT+EM26J%UD_AxFu?fxc^xWH#p9?WWpW65ZRfENm{UVg+= zVpkviJtC1|3hg8eV(1lO$vKo25Tq%q-aj^-IvRFE3TYZZArq*iA_B4KcQw`6uhsHo z-$F>l0hfnixeHmUQ|HOLB}hWYc3ll=woRlMI*Uu>hr-1u2b_zNO0-T>aZiBl@oKSI zP8HLk0lg+T@P?K5y81NvPgbbu<6B$PI2D@&EP|p&ggOizr8F%KDI|+;=UdjHQRK<- zaksLES(a=QfFi)9llLM_N{c2LQ=tl4ySH1*ra&I~-WKC5)udWD5!GcX6iH1^m^6|$-u+gQ zSSdc8$3SqM=x@qQ$twlGF>}TgTSr+6E z5CQ-M07FCrFaTh0R9qYV(#Gm8CvG4>P`n&JC({Xb!T~>o+VKS!6V!ks(12IGdYJ}+5E3i^_3OXU+uILoGkTG=n6dW<6c6Ex?#%4NBCq=BJCgO?2HvlpK05ely zGgSa|ZAY?z222+?Y#Q5f0Ejf>+ueGUq>?3d+sdwB_C6*T` zFEL&-w0iPK1^m^`?>Fn;uIhW#X!Z}TK2=xh?O%QNse3B;UOM+){ae>VL(!ki$@|D` zHK%TRWD5SQskO)cqEFAGtL#`%4_ALZ^UvPYy}$m{xJ(i1V>zc|Qpi<{2eg)mp*4c; zZ>Hb8PjKJ+a`RpuzUlr_G}ryv`p=x?>~nKF|KIxjQ=1=?m49FTj?Yf(+Sq-S@O$=K zKhv@Ns_P`>e&y@W_axjvJbw5e=cPmF&6eZlQ!SEGi-%TNRtcfU>Dy21 zR+b18{c=k9gt3=tx%hCckl>pW6h&BztriPfsz&rzhIL1`KT}3N4O$C@pHOf0F+g3* z+OUR27|%5QmMAw&*Yxz8fI+z`Dw7prK? zg~)i7I})s|*4wg_m7d~D`n?5h6RS7sCJn5py4l*BPBZ4+a@kb)Z9?K9@5~gFfK6^<2cL(`B6*A;2Fvwh=(Wv0D4Cw0>;$__qwaXTp>=9b!?1h@a2o z!&G;lsQQ$fl%sR~oUO)LJd~Q~L?Q+q5xw@oX7`087 zLxbpj(2>+$kJyCYH`mg1qC+yco4S<|%+!VZd8Jn7TW!+T=Iv^9&DQ6+3Eyg#$5QeF z>ORkjdDfaS66Ygn-@ADOh)NgS4{f!}<2q$SL=72fj5g~9Y$PtJ_vfc_KLOCS_ROTZ zvMoIv|HD%Q^=f*>%+w5W&$fg3NehDdJ}#GS8@Jl8&nPF zlMmJsPKwt#w4J$*4s^=)$Z0O5RiV3AyH`CG)LOfnY%Iw3+n%NNOr}%lsfIzJ6z^v* z$5xxn8mb-L+Ig(cZYg=smI;P@ImbmGWQefbs|qx?zXnpYirnr&teB?3X3`uNkM{aL*J1wwc=m* z4~f&7shVh@So#o@!JcBboQPtc+vTUxa(D5ytF=+5oQA4nsoRihxY}#f?09P5jJH`X zGpJRKq#jw@PFEC)G?6-OZ3@=$nX6GIiJj%{R}-crW~`nW2?6o@TcB8YSa6ko_|}_d zymNmgffTS>wmivZ!rtpZA^Dp7HNa2SAiaSexs9$ z4_Q9HOq-oe&8`k=Y?LRf4F9B~%d5)(?vvf2ofiDhEKEtd5nGC0Q}|1?4J#}gYr@jI z%{!j3IJdqkOD?s0{uv$%Cll_>?7Mf=T^~MknFN$q|Na@Q6Cc9H*wD&3_WHQr99nni zA9iROyKBeM4c5_TrMHl;`Eo*S{r`rmg6|w9;MdsxVLn3&;gbNAFhO!0NuGkKq(Px{ zl8L5^Ac!~~N`pFH;Jc5c_KuxjsD(VReM&u|b-IY4>rESR|F2qu0XC7?>ch8Nwe?il z9LW2J`-pL!dm=rvur=N@W~^x-9YQ4ktu#@-ndCV9=pzAM+T!CSwA)sQ4!4V4Tw{|<5NE^LIwHo**ABA7e^@!`$?KGnm zry5g%>lduM!AGUtl3U!yP1ViF;4f0%JYUyGPdBr4{~o2b$*uihB7h{KHq$9>e#p79Ja;@O|52Gpj7oq9GPXUw0*F|UU`v)d-9pML5>m1h(Yv; zFR$OycE$TL@Go0MvoiC#{so%vo;GX7buBk58pwn!>s`kU4Op1MMazP z4NQAt-t{l~G9AA5W3jeuKE)sUodiW{r4c13VfHP332FT6YY8&XfhraZ;`!tYO0+wB z?>ylB(N!I?*!zws?{%SNIo7Xr4>Yd?;bI znGg8D32`~`tM(0*NdM;8Ym9E6I^+^Vd?mO8UGLWO`~zRD<<@I#ZDJe%YvyHMpJRu5 ztp{?;fhPe2MW?z-0Lb0eKxLQbo&dg>m+U|(0E0k$zhNV;G_|;=Z0gb#YsM{dM^Zp>1r;nNriO&6GOwTh7WP-HMYtZsMu8ra5I5AHm30iozI z!jn<-%V*RO`<}ICYIGSqdCy9#tZQn`tk^z+i`u9}4_=~~SJcqg^<@dm@%pfdw@8m> zc3^GM_r6QaL;e^GFbUfdF{@^B2&d1*cALKB#11G6`)^U+{AqP7BRr+tGgl`?>*0h` zpY}#izNhy4POxKZI6P+p=gJzH@-k=c=jSYSn!y@dTD0Z*fF8{z)?oJKZKK(l?xW66 zy8IiJ(}dGEQ(g9IgSSxn5JyBo@2`Nr`ArgNLS{qkQvg&qKY42If83Ew)+R6g-#jlg%ZWL;{Dn0_yRyu# z>A8=(?v`jE4C3z2$fYI?6%`kn-8&z~<$pWJoij?k@Td)N2Js@H%ja&js%7nLc(aOC z=hlgVi=Jm)(M3A=u4J12+xS`w#uV(XF%-`+4(;cxdG$$o54n zzit2&0NBVtH@Cbt6yW9I_P%+GvnPb~^z_C;Pc;F?wCtkWVdA1?+c=uz>`Alp9VKL# zyI>wz@tX}cRpBpb;jIRP=vVHn`wnKwd=pOD`dwjZ8_ZI_A#7@5n;v~ILxaf)?&?WV zo;+s5%&cWUV2Qi0h7g6-{fm=7t%ywYVD)=kr-RskO8uU!z+%C0{$RphD|=#=Ne$z! z!|~gozxXPiuXm)~zu*5?2UwAnn~hVg8!Km@z6iF4Rc-&+18Dd_rwONNZd*eUaM%rp zy%6M8aNuoVPvCmee2nazWNu2Qk#3F!qCp*ZcmdhMD zvqE(Qd$~ACT4pC{yP4haCI`R`+lVKDB$0;v%?Bs;o0}&n?^Ip)d;ky*+|J+Ai2`rb zVj{h!ybe|c=U3^=DRhZJbS>mx>8h+!20%d522HEQ5AhUhwh2h~pV%RD>($x6Y|>3D z^Mui^qgB4qUkFA!E3zDTdUBj>eCleylegcG^0RX@U3&Q(l|d8%ikyB|E)#E~#)d5^ zCes}@!AG`|v_fFm-!Zk~&(Qz&nrL&0(a-ejM)j|hgU#k#5Q8@DZ=?#@{0XaXqmjqCnzG6h895(r-$&udyyus*e{~+-uycjr{yQb zhO_%vZKmef<2T$*{=T7KrU+kxSUf-A;%gV#4~3G*`(`PA5&p>LA=7+i0BB>^qDi-H zh~j|-u5~btt=Pa-r9y0e+KdrUq2=3oFtPsjodO#rxMxe#$X&TZz77cnL zhnIOie&tqX_l8qUFC(KL_EdU$@-XbOvrD;R4Gw7lQ1I{Wao{Kz89j_Cs=SZ8?UD0j zF>*HvA|uYXW$8<0Jf8b;HyywI@yJ0)$3Usi8^!;e zB*p$_ewKVTNZ6LsFBtzCyNLQ9T}j==;u)PawYr23WfMG8{*&e(d|o4s$O*vWwZ*}Y z184I5#b?;8YR4COZWLts6tnb^S7bi9bf6R)@b$*8b01qRAk?HAI1F1APi%wy8o5a? zDgESasc3#?ud{_8ZaT$|Z@y(&|4|^{O8#f=B1boCUJvNQv`M~Y?Fxm~h1a!NS6(Ry z{)TV7?4x~sjtnw~acI%y?I*mxtgc-JVa1`eF-6l5Jt?!#M0~1!Ju2<&Q_+Aibv2*ega%KTD!PvQBfZrki3?w4e_})|MBafq>X+Rb<=b>PlS}Q> zZ$&mp{3yRaA=Z_7%jpM6Lx{DLzqn`z%fbwN)Af+&i%Fs&%ImVk@+{Oum~ima%I?JO zjd8Gv7p&L_J1%RYZi-E8EPBF0>E_EpM8lrW?;-TZb>YHw^(T1&%G>;dW|7C--AqFK zjr$`hD@7`;$AOqae`hUh(SZ4uWG+aiNPdc#6EGx>e1{FgfvE$9wPgCZM8r9szy32fu5R1g=f{aNOV6zSQp@8=@~cwk`N@-Hvos@Aq6N67o_ql~j7^*^e^x(vMM*cEtLKZ4J~@r0Usm zpPhMoGfTn_n|h}q(P|56YO(U?G*a};p0lUgqww7x2Nd+CC}DunmPl9ZzSdZUY^wD& zlqc(G_}2dTM}Ad0Sep)v!RRPwdWfUMrw^xF)*-v zaeZarmmf3cQxYn0I6RhIOW)V(sXsV9eYVi)`Kvr#t3uD;ULZ11<#GPuzE4L7r?q$R zzl)5QA~^uiUL&}4ED(-?sC6@q1q>K^xWV(W*sJaA?9rS=hDghbm9JpuSeU^0IE=^w z7Z*zY#fm#g`bDRN8Dbd|Q)mqjr#RM&c@FShNSf-Tu3vapluEyJvpjQU+?Av(OzP^S zQc)*$`%-n%QYX^*Cv|mFr7w3chwbw(@_~=S_b=aIxp%HzPMZFuCoOb;owU?RQnwP! zuqJI!Ex=w`uy*2J%p{l~U7@Ux&wTC5(sW7Doz&|~)JcQ8FSsf|>70&Pe=D2pcmV!2 zQu;OSDC;n*uZYHt$Gh?8&&E*;=Ss&I2ss8T%pr;gK+b|8Z0E~^|21HGr~kZYA=&@U z%wHgUn_*Ltmy^a>#?Q*L{0s8Ch?8WI0u_x!2qG+FN$66Nt32KqksD{?GcPL;@^dnC z6!9C=k)io7l3nAf#PI%5T(l{ae$kYW2bG*V)C;f#d&dPh{4@G@>svx2HFxQ6jxg7E zLfWg5KnHBATr5)H#0n`ca*ZM^Nk4eIrH^?fp!Aet7cHVJK*MwD;Ho$O^ghiropmy` z7CNG0EtFg3rj?mvT%=SMtCbQJvLc8t#yrtaDP{!9iC7rV54qSn9+uXu1tGm?<9kRc zXS6bV3^d$HG-N2O54Er$G{t2>>x(A@vk-V^t(JQkSCDf|nx;mmCbEnJEYuS$lCCokl{2v?B6kXa5jP*a#g;;#c4$d&T(!E6l;A~_|8S+U26H~=}tFah3qqvkAp?e0&` zcZUN_t(1~$HF9(duplU`VdfN14*>?m-fyZc^k!uvi#WX(iAJH6e5aZakK|P|Ar;-y zb{=PbokvI`HHH#u1PpKGjhkXyyw@_Pw_NZ-E;r2eZ2k$2o!FU0X|ULwYmkwqF4k5d z=@r7I$Q`K+6-=226lX!O25>8$kTSlwH!Rc;pB&qZ&dD3^CAI_-r%K`rxq2QQ+S?km zj2Z^x_^S5r*ZD4DM{j8=b8@EpBWnXus2$8|9kms0g2V!Yb;#^q@<>01iT+3W&5@B8 zQ_KfcKs)N7R@v6lSC;9+iDH=t0FP;|V<)6YnE8 zGbOL8!*cWwFz0)d*eLskmw)ZM*-Au7`z3Kt!c!BQR77%n+J-Fz0&E)eMMo zq;GRbAnE2Hz3DmXP|~^*QYr_`jUv9^#F3%XGmU&Xug`_&fAVs-ss@87^;8Tp1S3{a z>MJM(ArkdvG}*-;d3KB7Gsqx>im@~mYW__S5~Wp&gI5m_*fvN%=dc-j?K~)$0ZSPb zG3l#>0*hn}>Jp~qP*T}aRtQ|ozMTJmr^Lq446`{`R1Z%<87dP|&VvM)+G`cq+bKH; zkN30pb;c|E>&+^4IXH)|%$7MJ|5Ki@_p4X#<%0CePS=X?Ef^9i)y2XNg&a8)G|$&V zGTB23AJ=F=BaajldF$#fD@_+e~nQo5=BINR{)pspKVB zYVEcPh&W7XaAcAOZ~X=SS#E;wWlY2wkYRE_1kH{`5UCkpt94kwxBQgcXLCoH8bdUg z0E(kpqp0R67>rC{Uz`79!^#%T?Zf&=atD?IJ*7mjEJ(#*f>A&Ly>@`cvhDucRzqR^ z0?>F4QWTuh2h0({mJ^zudne8NH|WEL62EeBpjEMiIw0|!AbB;k!(wEa9&;C@Ta6+u zn(ZGiTl$FGNM5Cyc*bwV7%^BYFu|8IcL6J&erpAr@9H>v?qc#$WDF%xSW5&8i@9Dx zR+8rsK7biF_b=?O#K{*8#z96PBQFY1E~p0&$gT2V?)trNICn;Wp3XCC^U9zWq*Yx6 zFJ2mJ8Y3r|WPq?tW_#qWT6@4_Mo_LOK?h=~mEM+|5TV*3k#syM;8K|()lvyLJ!?I7ycfy;%*_CG zAyP)piI~?A=s=+JC22!s(pFajr9 z5O3_T->)mVz%4O{K!{-#IsgUJj*G`~$5Pce=N`1t{pcH%Q+mkpmDw;mN zRWFV}l(I(EV7M4}@)`}YT|v2BCkF5kpXB%6_MQ?KU@8xl8(e`}N0cra-a0VUvmKtp zmiH+2V5vCMfuv4AtYmO(!N##b5LbNU?w_XjDfHzKFvU@(LaSpCRi0K5IWV_DewluJ z^xkmZJUQUEAK^&ZGOx1c1V$SD$-stuqOiRa`9i?3>C_4u#Z z44Kmu6_OQoiv(F0Z4r4$^Vf4TYlE(4IVUL#Mb3lMS%4`5apckK;z?fi_GR($tG^Im zP&2&ZwNg)|2r@>)FxvJR4{{+s2qSGX|T0aDy2{)>i?Y_y+4Zo|JMgq33U@?z@9w@@piuB1@=}d*$=ktHwMP2!kxK#6XTx2QkW@d&7#^0)TRHRG)#1 zB;^<*jU^Xad9UAT0|d+CSe<+9e7Kjdx88AS@<@U?74#F~iJh7vDMZUZ5H9^@3?tibS8ptD;CUDgst{ItrF21T zb6jRAjc5yhU%`@mh+IS-WJqGXtW{-Ns0c2Vo_gzOKHL=eNd75**$ouSOpPBFY&5Iy zRk0CMFib8s*CCthT>=0w5D)_Z1OPKb126z!Z&c1GAOMu-w`un8H_!+)jhvb(kKBx8 zaHJpr-?l8On-;cZCy3v_g5?7ML^EbI000e88SqGK>>lzEK+xhHcskEc*$F%0fDqx? zpf$1wCowRI_(@1dpTO>R{!0KcV11S%GzbW;k)=+zg~YB-jw8|3w@+Lnuy*w+x{bti zI;A?uHg1v>&-l)Z=Fa7G#sy9>LbmE7qAN(U1KG?)BjrscM&%PXv z+^o)gdTY$x^6H(szaByC&fNQ(`<4F&t55aQnR>suvr*l7hhBGVw_f$jPkQw0eLA-; zeCWTP(W(Fb)TVKfN{gJ7Qyzk_lTskCOrhulcE95SN$HO1t4BNPKS(m&sr&ExvhnYH z`7HpHnJT%c-~M4CYI-OEh9J#dcDLcqTQ;@L_#k7LL&&Wh>9s3N8u=oM*1|OlqD< z9eYh-NRa^8R1*Ku4J&dlv+{Xynz(cdGhsU^Tgq-GXKQqXr5zNrd1msOugsQO-IJ*VXHyCN89NH+7-j3g(?gj} zwAi{P74<3WxBdIrKTPNM>)4u}IYx_1kEhl&l)&Ku4XLNqi6m}g6fo_~DeZ0}(!xEi zP7k0;WDtbK#%bqk+mOXL2y2(xSL>Utn+$=P!_uo8b1-97T=e|cDygW&1Q$e&ye-f+ zB|&Jn*@ewSx_1sDHkB=UR_;qr(U-^l`g2%Xb95a#n8K3lfW2s2&N-&S(`iXQWV5r{ zOxu4_czQ}kGR!Q!X^d%i6%Z6a$(l{XmIIr9M>t8_YdgmGR>qfUlbO!WQtsl+)a%PF z5kt#9-ftkz^phEAM-APA&rBanT`o-8+RQVpgWglLnpz#FaC4fo=YK0w{j&IU{@i+H zKV7tSFr;L9zxg*e*yO!=egNN=+*{U%Ki=&~j8tFu7<$i~Q22A@u`#_eoY_yzRzFxE zH{a8#_UfAdmO4dzD>jc6x z!)A)R9<@@M9id%@)>M~6jln~Y*{&qNHPL(|&Cq8%#iYWZv4c>Z7Zgg zG|#mMBosdNoZ2MHWpOs?PCZXvD?hN6*_qjpojq36px|BXrvJ096F~klaqBB9#>$$@ zXy0OF(d*{rW@0!=jw%{s#VfzID@0{ev25Nt0W@~wFP9DPu{*M|a7%ub`PLDU%_s0_Y9N>KSEg zFi+5vz}YRTYFbMey@eJ@-ucoUM(!;`_IsL-%B4W8`Z}2nvAWQu1W}G(!D-*_^!B^@wV&vdF0&u zT%6Ku&XeQazp(FVf3G^U1$G7=aoKATc8dddT&>-l{lz|&2u>zE`_N;E(=@&sGgS(fT zSF%&RYBu~X$QV^?46vsAD}B<;CD>oM-e=jKPG9ozGjfZ49~;Z#e~y<+m5uZM@dCr( z2dT_L;-S}-*la+QiGrJ??FsRwX%=iEtjvr|Y`*36In!e1;L4oBNDD5sC(+P+pD3Or z6QaFv{J#ABXHH1*UoYSF+p`s1-{+Uscv|lG^Td4z1+}6|RvJB>f4SqhOJo8*Mq|A+ z`P>~D5y;sJmPV*->!4kmqNaHHS^1iI+FH#DvA^!}yO#u@m5|5MlxDX+KeF<2iTOx;Gs}idsr0l7P@-CJ*O}tGVHh za_k%U-$j>)A1QjLUZ@~5cFmu;KA9HcBzO=}u__IfThe#rnE6@Rl9DtkBCUEtwq=cF zbM)&@t!Gk<01dv`XA9J*nZ02rYdadbbz)^M4i0s;4+)^ZNx<8%j%Ys2GcA{}jM=NF zY^THI4@Lbw=ZL%C`Swz?t)61t?wQX+`ODH7P+iE-_#vF`W%V3vOx)zXi0XXPNNq}=Yh#zC?TcXYwH_E`l4tVCxoNohqaLS;fxM-80`N>zhb^Brcu0h<96F z%++Q;I(1r;dvE2aFV&!Sz29dRQYu+KQr}avc1KFrXjj`bMk_&htYa4@p>?=_!u}>- zop!*30Jok&_dZ6T$r|g=z^{BP)_f&@u&Lt@bs` z&wOc1(IstzuQ~X{>s=(Zl{6Q!Bf=M7!t-Ofzb`$JADO@(x;~E4wL0D65p}d)4g8%< z+S^(9|0e9v&wL>teZBvwyRYnD?giZxG=q5UX(@D1YzUH|rKhnjdxk}Ev$L^yq0GDL z{x0-sRAx1;dS_slZn8p<%YEr{J$iUsedd_<;mVxA%^!dJcMgFTN`;xttx1Ct`Y-@U zH=Di?4FQgEk!&9&bjtlw|0(}cmmrC%?8XaCze}kMFf-&IBJ^gk9szV^+w5{-Sy1KZ z*JGQcgjM+t5#$04PC*h4$2VPF+kvM=_w6^B?X>LunWSo_w3A()@ZU(m1O`&rt4ker>&jG}^ycxLg02XTp@nV^6U3$BAI8>-G4rzcB9A<;Hul`+oyr7qZDUrKd@- zOp~OMf2mmqp?e%yn{|~Ymtu5|N@Mdz%0vlG`xSo z({rr8XHcYgEXCr%F|pDqK#Fy{J*G09DZONP25f_csQ{_3{qewx7Z2Li7N;waO0T}G zp4u8-WnD`V9y39;NC-u78?Ux5GOW2jd27;wg?9ZMhsw3@H269X5o!S59YmWSKk?Yi^ zDo(CoJnJfA(i(FLKaSIYS1qh7WZ0a3+&neu0^UL`vNSaN)>N>S_uxWJYaTSqO#4}{ z%!Yp-Guxg@Ob+_0lbQ0BUn|tqw!b@VfRT4mTEyjrE`sXX^I$>6pn6q!`&MTLmdJHPIzlwjqA9+voh5RPlX^f51KIIClP<*-K`_>yA&6<#=0Y; z?ak^kADNDGlVN}Ip4Qyt!D`mY()~0EsIfHy*HYIqf(MRiG z2w0sKSe}mIX9cB&BiC$9(&a|ZA9+$vlv*QG!$}K9@nEfA!-i?xBinpT;pNCa;AlLP z+%MC@Pg=#(LZgL?%{*;uNsnhFI4*T+{e;5BKm94ezVT#A@-ZXW=9js7> zQCO{@hIt$sYhW}oOY&3NI_etn+UoD0a7Z3PlMlt25#W`pe;nro&G2SGY^8eUFRZ+S zcrq7n)lczbMlk>sw(Wm^^ch+C*;}#~74>PNZ)oC9bc6WryQXMGctQZ4)~&e>JbBK% zyB-X~aXS7caaBM8g!b1EeTgOVG76t*1-5y)D7-D%z2&&$NeNTw(I!RWOFX$8P+YAy^v=@}^78|ACG+V5*fE?ck>Pni!z{SeD{JN0kD<#(n2`+))L8KHT+1>@ap zV~PsCA#PBrk@R&;tMy!~$BQ0Sl?=L1(wSKA1{R~tSbk`(f}{R;ED~&SE&Oh1~)7H|FYdE>L_)>U0Qp2todK-4=-5b z$uSU~Mzkuteuu`dP6N7K{*R6G53h6T-{vKQuMx0j!4^k0p^52PTEQ^>vJhKEpEq{} zc$#zW`Vv}hoE+fOs>@{#`&y?(?6d7bGK!Ct2)el(I~$*prm-+f6V(j+rD^qDYmh5; zrz>_+)k6f-6v}i8F)3u+b_F4srT;z<;-w$vCtRitpaF(q;gWgbjj_A{8QLLhj zo~h3}R1B25^Ne|Gs(NIQ^2y1|~7 z&1rp0=xY9Uoo6?z1d~{t>xYhIXiDhJ%Ww9N;I^q!WX)&2(=b% z`cn(q#-}Vk^tAuN-UW&g+{QLXsuhD~X^FOUl@qhU^bO|v;q=R~^{qE2{M7VKOY6z; z)6=J!V{YS=!FuEH}8XT_iC*gB?D4y%&6P4NaAgnfk@Q>iPZFuZqU~Y3tMS?(EMHp&wV=8Ghj( zgm~Qh(C7G=SVg(_KK`@>#pyfv7W8a466`e@cY(3Rp{gxg$MjFSo~EOit&hhm0Dy)( z4JFTaN&keGRppj7jK|v=ndI=f=D(cW@{m?H_RZRM<8q-F($;i-%G`C&TzY|+C<_mF zFj{@WB=4|T3SQxGltJ@*6otTs%%FHDZA0-rQo6O(F09QF_^Q9J@VzZx+cu-AqGcnj zC{{8o&UWxDYr2>$}pZ^8?+saM=|XS z{Za5CY_0LPz9w#EXnu0q8}sVppwXj`KKn2JDe_yFUrXBrdpd2S-G9g+kZz~Bp0C8J)O{dZEa?`i z*mC;p83+NnWE$J`G?Op8p|@U}{-T;e6u*L_>@cpr zQ*+8#ijI)H*5Sg^WEjfI*!uIM4?2b)KgmiuY}3K_w5HlqNeyW@GroRf($9womb;~jkS#t5?l{$pS^r_?t6wW1w3K|;EE7*Am$~)#RiRsF~<*j zW`8}L?oR0H@$lRssfTbc%drE9Rtym`v_~)M`#Ezm*NZow#vw< zSxe3fA0_UsadQB57-u8rL`-UkbarJ3Kfa)e_Tr6J)p5B8gSSgpvJ_x~v~o(#y^NK{ z5y7M|D^w@o&{cv*Q;y56kvNI*atExgx>S2C)XcnR)!35HujM0J%KpA;+fy9!zo&)!6f%U#J%4!^ikP<0p_)O3hj> z1|5(soP|I{7L4180l-kEwcnPZL*T@i3Lt>6X&uFaIme@8{%6+^hqA6cAl8loLDsBn z4;IW)r00w3pbR1*&YK;ezwFf@mUjcnG1fqZtcETQa!sf#hS45+S|msK%5OIugMLB5 z3$=txG0en}@fe6nK=>q#=@#05KX^BNQ6bEWAr8PyE3+ovhkEq<^2L6G_N01yPx1uu z9K>;^5|Q;GpaKl8v|y4O_u1#!UT&-WHy}kv! zgX=~d2Q7?x5duQ(z`UDP!jC;iuqV*aA>jmCf(HhiD$mvkEv1Ty5n`QJGDFjcZs@#B zG9Q;fwYx2%pK$_IjHn<5p`?|BXU?>SfZ&?yK zWBxB&?{@>1bdC=-{`<1%5wXfEbU|_+ccq4$`un0@!GnR2w!uYe)|;&+2c_Igvzmf4 zRl)J^#(N!sDP;|-z;H0`tp_O=oiU@8xl8(e{2N0cra-a0VU zpgiem;!FjSIRUYf!?Oh&aRp&qlGwX{Ti&G5mqWr7Mxh9=jzLvQU~yx0#3IL$LgoO6nXR(g+voMK>~uc9JC?vl^i;y zyS^0sA#<97Ih#cxB0E`0E=CYboi4 z)^jDo6z$3&d@Wj8OEng+m3cASB(lW1bfzj!!5CkKOo?z<&LOR!Jb?kVh9Nu)`$BW) z`8nWyE=zVwB(BajSvzqOYkV<|REi))G*DVpmD1P7%EQAMHag~^3NpoJGNhPVLb1BX z1R*Du(RTYw#ygJAMZ}N685=h>VOKz%%C-ttpmL5Vns&MjpGZkFq&AvC(qI;*^9$V5wk= z2nvuW5`ssQvvdu8XVs!d8kl)0lVG7C2^8Vru>oOhl`jCN3Cf+9R~)qjR-lJOkSlS3 zXP_0qQcf4zvN02yWbBKQkzAlj5mGVHSCtHBwe(UXz)kxuH@}@X4~9j4bD!M#ob1f3 zS!_8+J*qGNsTNIjSpp)OFyo_Z_!E2uZtvS2`_1I8o1*ZOvo)jIg*Db;5CcT2=S%{@ zk#^wg?F&)vo^SEX-quU=;W+=7WYN4lxwIH^L@-<;hRR?9 z61K1JZZ_d`M zDjD_gqm1H?pMFzPE8LiZ75Ic8kr-L6DWMJRjGXO;4AtYy#=>5yZ_x#53d2*~Fu@Qw z9kHrTgK%;Wv#X3RcFV7lnCxCOYti8r$SJaOLod?K3Pf}w`m z!{TkVtp$SBNGQQ$D(<}BCrSNI2fdNx0}+rpVtFY>JCRwDMIeF8$Pon~@$2Q82|mMd zg4Qe|6)Fu<&@;8>Q|G0Y20?Z_v@DOnKDXMUEQap{?A=&nQY8uxyom7{wsE)Y!dWg_ z3_+Y?ry7t%pc7K2&cQ7a&1A0Nva_fEHs?^KtOvDnJ%}Sr=o$_IXZXpXUNMwJI&R@J zV0b>IgiXa(3&x=sG3))<3CSklC>4e`&-a9} z4_}@$=jA+c6tJ$GqFEwQw$$bv+-YPdJVtH+_w>Wyda|{*Zxx&|I1t1!R7$XMD2O?5 zT4lg|IiX)4!$PQxFXiAn6=$GzV0w8Zc%q1kwUzP?ZI6FFgZR~l=jheIaQMIj`1Oi#uar@0$cZuqFwUTZy>cO`cF@*=E^h|NCOh)lAzc&0Mm?EL zQPu}oy|M;`*amu{p$&< zpJq;c$}C(DFCe89SqKIn;4vT9C6MdKna?zLzyG@ zp4H+)m4gxyZk-}LTcHNh5f+OE!O1U7{O)<)$Z)~ZVJ=jOJqJU1Bo&LMMqcYEWYw6P z*-=Vx#PuPbDHsl1qEjF)A~3zT70z^*&z$+8=ghGD`xvwM^39qv++Os~M5XEzGF?R$ z|A)U2r2$y=!rym@DfZkO$Ur{4dju1{Hup2B`N!UE*Mk}xKd`h z-9hOZ##+jxZ3ixwWmm=B$ssiqKwmlLtwxKeM~tYf0dS^FjI&B@qemkfa#iGxr9BD~ zsU0r`AY-{@BXKzF%0plR$(3d`1e1itAt;K%RPmxjWwz=q$wDq*c<~;&U4D@@e&}mP zar32eE+wFgsa9%4S_GY9VPc{}+Dcttx6r)uw3F+)2akH#B_v68N@+9j!A^~0lL!~g zk%9B3H(^{ts5J!vrU*bW&zaIgF)<+8FxT7LFDTk%saQ%5Uw}9jaj`KLKnO#m>v&gH-RdQY zqlp3{t%nyUq@fi!h=#2wZH+G^XO#LqZr;3t3?+2w1Q1GFiz-`9n^Hj)<`A@6glmk``z(h!hJ&GEmj)63!cQLS=^yJQ|q)sVyO3cH| zE-H>|QQ%V+7PK=@C>a{&m4R`|xpDq=WM-tKr(g=j z5Jd3$#T-gR8MoD9wVTepbXYt((AUeWhtA-PV&2$Js~9m7N(&ngcr+SD65=|(PetaJ zg~YgIfF|II#mGx$#djCLl2$ywIhN*`{G>CRvU8bvhQ6OaO6WN#9$op}XIAv-HCumO zr~$Ox!nrvR%3Rg1EL*)rLZ&H};wAF=95kQISw@2&K@1|P1rQ=!gKDkV6LS><^QQ9% zoIhg5VrKGkxpJSiO3R{D6_<9snCyM}QeUUH&k~TRi9n%G!5kWhH=A{T!tVc(}=|up9lAtWUVm#hc4+H<_X>osfQ6j!M-7qn0xB2y6 z#0CHkq*X+uwg}CvcvV5}OXA&((EEql<7MOGGD(m`GDt-*3Y!Lt>p3O^1O~w!ImV|E zUL}=O$Oj?D^9KGq z0A_(`ksK*CBu7rZoiqga<{!m0)3mfLJ4*ij5Ud#hA(}9w0svHi-XJ)!(T%3W;nny# z7fbAb2M|DFfE}-ZYr+peBqsOv48cD>0;zXVwnsxFQMw#h@R z-EGybw*Oer1FVPS3B!Ird+Tklh(iCq;J@fjGr#rL{utA@U;4hVte@`xF@5QexBmU= z-c0vradQ6X_P3Y5|MxFfwkl2kUHaOO{_1x8>mNS$U#C%}7xnwq)umZqr+(_vKWgTB z2YZt6K^dW+W#@C_Ids|BhyGmfzr4Lw{?}&$tw;LmUEL22{c!2DqpzsfKIASPx~G?J z)T>YZu}^gBxBp$yQfA2z1{Bi^Kq&+V3LH}1Bvt&u30L2hKZ3KU8hxG-01;NSHR4G+ zSbG)JYt5YG2$D&-S;P(vW`<8p2N9+u#93j<_UcB~V1;?=*CmCTEELk?#-IeSJDu;%S2u*+B zsVm3cty}h3$0Hmf<=RD-nMN}ztRxZwI?~&V%nFJ^_~awtqD&1_3=a%45ek!xYP;5y z5)D#7O+vXM^k`HgD~aFNO2#6Qgd^XyO0}_kkmW34k}8hiIm!9hhJHS8b&h{OtW0kF zTxP>xd;QH&yY*Tf6MI-XawB@Bs!bV6a!g`NB3Y6IfwXH6vT2(oGAGM33?hyc;Hho2 zQX7(RG6wZcnM*lVw&UDfpNyLkCP#*cI9~N4`&>#5LxLg8kb?_<9JH2y_a1Ge^Oc~b zn@iDr)wEw4OesU6)d&(n214Z!wPr1eq#8$5wrDFAn)l1k^u}y*#KyKlH1HmasR~yS z2wJaJWnaaACYQtDXNh0yy+g#7ijiZs7LybctKQ9-V z&)6^Q?x;HMlEXMCha5iek!eHQX%Fejl|=}e5@^_#&XF#4xv`ZGy%n##f&fDjQ@?TC zGf8b6WO(t9?96n2v#vRFlCg;wyarnc-q-~OG9!b$=WZKnlO$Hb`KX`6=I5i(A{oF7 zJczrDtfck!GzH0;)j7ZLE!s^}gk|hw*SH+>b z5MS{9kI9>z8JDhJ6HDzX9ytn@EM1Btx?*E#n%!}A4zA(YzI~CA(cg)+ zY0%kT-xq(!wV&zckG`wjOxu%R*C+bwZM{_&%smnA@FwX*UX4Wxg%y$4I93F;?MA-T z{}1@96)2l-871TO?M%hJzrQu8TodT-iYRxDxxs&>YByZiZ(q*x8Rk0bcKQpGQv(8)C9r@eReI2LA2`)9LQI_nH zm#JXH&WF17-Hjb)uX_DAJ4UM(TEA|ga!9R~l_N%hH)&6%q=pL!EsJC4FK6r4C%!wp zK_u8-#S=iq5~rSsrQUn<-XyBRvM~?(`|FOZ7i?)PoQ!?YypE+fPxr~whLPCYl<`4Z ziG0s+dhA%ex#e={BNaGf#26|R=vCx7^|>MPxR*Z}$=h}7|GPeaIU-MV)3-h;)aniO zxC1VsKj^AoqAkItm}zUiAN%nJ=$k$rOPG|96j&~?&85~J5&p|@SLJEzsJ*4v>iQ1BQXd@)cV zpcZw-8ZJ-$z*pEagt{%^{nAK_2T-GA zIg!(5Lg@gi%p$zR=NSgp9MRivXJlRR7~+>B2P`V_9898{(`-*x;v1Wg)in@$l^b@R z$}$|Ii@3!D37mr8$;5a7C6%G~&)_~WC*cLYF3!mr@T2<+7b*juW2EbQgIG zE=lmbb1k0tGKcKrLbfoqFI=bHsZ-2}wWZ`0Njcf}5=Q2&ye@gbr%&ODV|Fi*WE;f^Z`LKS2*WHJuKJAH=q~&;jqrJp z=jZhczyZ>&>_(k!6{}4%?ayOe>gM}x$DtnR%nhL6@e1Jy{H=!pE z{CzO|eh!4ah+luxL-ed&IxlA|^@#FY{&%Re&n!6^s@fRz7_A2@J1-}HBk7xq`&GV= zHw&)d2Vd-jbNqdStAY#aoi98TN53@(nDBVm6l8mS8}j_UG7KGV{C9R4dC{COp1xHF zXHDQ?E3J8yG~hThm&O72;2-=|(V(^aqEYz9$@Ir4G?;&tqsh*S!3E=9mOH3KaakvY z!}(Ds2+c%(D!{>-s-r|IaD1*Pv(Qmc<~*TvM2RAq5~f{e*eA$7NBg`bzGO-<%b0rY zNb7;g5}B0)NmabgOf|)k?w#r*+mr(qIb`|nh5Ay*zP`OSGcmd?zh}-T#HaYTC(I_= zyE2tMQ|_L7{z}}7ngEhbW4hhXG46_cnS@rHORP2;-jcE4uRG5-p}yA9tz!~sw~pSY zZkM(*VN{c(53otN83Q0PY2XL_ff|nYzi}#(b*N5=O zbX|`;jhAUeDP-CjU|2Ftb88`n{#d8wc?;o7>UZ&vjjkRH0^eQCHDSDQZTCTWjOxS$ zUj`~5zJE9{=KCM^RPnRTaQB9Bb4}-9t<`!t3`v{doM$!Dwc*+Ey=!eZSKtBU!t=5& zWWuby9od}k2SkPY*sBJ?x$${xbE?bUd9$2;MYadV96C{|{Dn=iwprh=S@O=FF|oaD*7#o@&2{FJ^r23#1({UF$)FWF{N&|=*-1i^ z#IYU;k0uTBIdFn$OA3UxwrF>Hiz8gXABt)?QD(M`4H>`3r35xLgpw2Zx%D(X7(fLO zxCIe}JD*Eba2QL#aJy*Iypq}>`7{`QzS>fPFAEx5Ihi#{Ybd+X(dL?>4_#`;^|`pyM7YR*x3 z<(lh-ksPKxw>K9IW^4dhnA*|-FY*UQVV$tW$`YQg8X3jep((n?NW7+1@c!f;OiPBa z$_o4CmXz@`)+XS;o!Y3)IYuf)uWF4hOYaT4I`N~Th}qP|YJ6p@qizH(fIshc3qO@g zNfrv_9WqM@m9U{kOqcdk3wv0wo1F)>BHZBu$`@U z(sp0+9ymBFTuQ!h;BCUcvG=|+|AW`bjXKpbAD!2*98r__KJp|s3vcWh!`ioqeeV+F z@m{DO(SkYwdBg*Tir)Zt5?Q{H4vpC+jL--HU@m3D8!)g}4yHM)dza zTkxAD*8AuK=J4Blbaol>i1eawLBTbXLB=g8U5$)ZHN%Hj>2ty1|NQ8K-l;bq^P*@# zyk_&HBAIEjdjrv$sazB4L(Rsbd7H3k7=t4^HhL8{>a*{zrK}rl zmwoxVX20G?#{+V&y)|+fxGfwv*1S$RJ}b$SyZ4I9W~}t>+G7!o1;GM>8b`oOd0YRLS-yJq)XE>CGr4-txcep7qf%a*s&XS|Kb%bW8lN_Z^1^ znMQQZ2@4Y@aV&eKJufEG!*8~-Qjuz;-d*sZB~X5HZrkQNn zGp|&AN!u$Q@43QG{XPCYI_WNk$P>*&(pQV|kVGO~6;b}-TA~;T>#0^EChuvw$h){F z)1}k1UgZ0@U3vM`IHxuJWXu2xzvAchF~u*BN{oyG)1DtyvD&3|u^*1U-WQUr7b=eS zih@J`UQzQjQ~9-M*>9!+87@?U2URbTm1dXNntQ3`IjrI>W-HX85IyQ`xG)tiwfqzC zWihqwc7*s%M8`o!goH$zNbzn9o?g7;N=29@>D8nFcNZzls7$t9ivOD zyx5p`jKnk#s6Z0GE%+;3L39tZT#oZIS_#ipBZJ!cgS>Di7y3cEONb3dHqVA>V6MCN40Sw%VTn8!bs8&InzPHjxjB%^?Q zj^q#;9o$B7)_Tp?niY9$@LaYZf01vyZ1#dL)%OqD!L&r#`TTr8{~|*Sg>IhESNKVW z&v+KU;E-`oD!kDwGjxJF_E+5GsIE<1V!1hXG=J&O?Tgp!f%v+R8KH1Frz}b^Fwx5p z{~XdrO&7&kSm-jxQEx6KxfDY%`j(718ZcC0_P{qqnY8KiGxT}wF&G`qx2IW2k@;+Q zSCD{JVJ?UddtR>{)*GAi?J{#YbX}4|`I8&AbM%=J7wNXeD*qBB4XQje3t7GJSCryJ zIAdSh?K9?Lm_Eelr^*C#0$p0~d-_$IV*Rxn@%0;IDCFn%(PfU`=H8ED^ss#P1Vl_} zaklf<^2)bz83b!qz<>$yt3V04#Dqy#mg?Vn#<4IYBouG&hS*a*k!K5_zlfrVH(E3l zVw+fr=xyE(4L@h=KOcA6|9QW?u0`e^@fL%2U}v!OyVF4Qb;!316QtL$Z6Zu}YRs5M zPX+`XN#ertBG6^ZH*6bkJCn3g+L%van?`*e-Sf8dq4ox$4n@X| zqqBmW{+X55=vjFf8VvPjzK$dMMEJZidgXV&yNCl=_JlS&vg5(pyA`}Lv-u+qYV{Gzr#Ljio(?DAHJ+JD z8SAN+)PrfdTi}o|-=?E%H%X(K7=yd`M@-s8PB^c%yz&YVFMYRR<-2Nae9&1{vl)~WC7q25xy;LZV6FOYg1?V=x$GE!^@#2A7g)exrxo6C$G-`XGb zH`d3nD0xm&8r*|P(3J{1pfzWYNE{SEJN%J`sPB>WZ}mSp+t%_uj~{gP`d_y=vHQ3D zgcT;leXn`MO%fw1*b~rql9qxM1MXb7DQ;CHT!;*s;K^jk{`mj)GD;&@kV-J2)M@C9 zz(%e3w->#OfepTVGhW}6DD@1(Fh~-(G(+lD$(mz0B{6P=xO>{ng(HeVU^MMy2n>;o zsbY<_pfFZJD!yfh6W)G`-+d&{cL@f94M{*8DV&sfj{^in(wD%Cb`+g8M&q~+Y@OFS z;|#T2L;kNF&u1({DvM3gk)+27b!n&u092Q7-l}3cgECleq1gjUT%aHLqz}J>E87_E zi2m8vzZ$XE6k{30c^-yw11Ag%E*dMewkw<;h@G*Yn?w{ic4=nTN=+Hn1cnTY5QJ(N zQM7P8qcYa<@Y26Mi^R%X3#1PXZ*ve&fJ}SpMYmo+8B;`+w_+f##OCC&M;YcJ&$e0y zngTjV2}D#JTjVjdUL zE3q9bl}IuME?mjb3~hff=zJsJJO1qfgKDHFg!J2DGK$|_kYR|rBL%|C4N=b;6fGk&PXo8w) zAPFE^3S%R26cXcF&kdGHGfYjF7-EQYQn6Ub2$&x^doJ8u$C4WsZE7JFGbw`u>PMvN z7=gm;o(op=s3SH?f*M>wXL63&8?_9zJvahEiptsXl_fvtH+JsH=3rU1fmn?dQz2rK zG(D|7Lc*!@GD-1|xq>(BKv60zQmX+0uky{1vw-4=FF#R_;VtwS)zTs-b$^U{m9!=) z#E}*x6%rcVni^xu+t-vCzQk^(k&Q;RTR>2thi0I`)Hq`_pdbT5p6&D|iBaTYs-Oe^ z!%caRF(h~PAVV2A1s7vjD*LdpHb|SlmoZ*ZUJ#9%K(aJJ1k})FF&*UCV=|9X&EHtm zkRb-06u?Mk9PHLT(x*hV4bn?^NsR@8QdN}Cc8~&bXdg`FA%SYI7YadB->;B#E|6*l zZif}#5T@5#1Hc48F$SX_d+{Lc_vp}LY)q@q0Zvml(hN><_7DP$*8)&+Fw|t@agIzp zaf(#Kj?AG38i>^}t*|Q2D~x+l8d>N$s*#?-=yAl0fnb9Q1EbM_6Ar7|5!_$I{x}FD zpj)12OoQq5l&dw0hQ^YFu}VRe(G5<;O}+}U1|xHqg^mm%DkK7@K$VRMim*a6!VQpI zln+v(9s!!*5hQe4rN*s?k4#y(u>96nBonL>__f0M!2ILs)F+co1uyY^7$pPyi@C?3!D zDX}J6K@=xZqV?Y9xt1Y4VSvDfg1vpT#>{OqYimq{$c72rt(@j5j)Ah(+QY4-R=F=J>zO^IrFv>($U`KAakZvLAde6jBAkVXs_?{GYN_(l%_VK<&}eE}|G2^_vz|LJQB$b*N&$!j4R4s(LkdVH3YX#| z4_|!VfZcu|hphB!tK*!&pfQ+vVsL68ttGP6*FJnNte#uij-Fy|O{pFyNR zrP0WV^8frommZsg6v**IBSsh+n5eXXhoRglg1d?!iT`K*CbLMdp^`%h4czirqxK+; zsVQpY+?M~bg#rdAowgIv#r)6v)5py%^urRW8J;+>S6Ydo7+}>^woM8wCn!oqxf@7+ z6|X^r43AaAUC0#CWYtwo8;66}?koPGUxdh&4!UO;26gI0D1t z5Q=brie-+oZ9+Veo=_K*v&A0gB;0E-qAKfN8}a@5HJI7}0ZLFOL|zvS z62Mr<3ilxC2UjJJ%QRy*Km`s;LOiu2LNy5B832X^4eohmFjn)59ZoAT3Qm%y2Uuyq zMj+yNimo6})7>D%;xe~^3ruD-2FDG?X^o{RDGQ#lFU*?^Jb(Lc(z^c}!;_sSM#{Cy zaU4R^Oh`)zXi}~C-gYl-KLFN7$qw2v2LSL?A+cw6U?n}q6SP)wi0cYD;?F*C^_W}4 zhXx!qwGkYBPysRsjzU9K6^l6$xXjNkM0Z~g0S-x$zm&ko zpE->Es0z_sBS#5s{9-wh%C0vcGYs|+ZNM~)RDljiD8P9J#bhTwD7P98RDgV&b&jzG z`p(MCn&UE__vVB9&dHRD^JqXOh6^ zpjQiL?u8>3mOM8OUH z%6#kX?I|+2R*+?Z$(t za}?*z0VV}%59QuZ4M|1eBkfY)eLg5`7}I+&ipma?9u9%5w+QaYR4I~l5F!-6X%36p zAtmqGZRjCcXkKt$PBw1UMW2&|nQREq{RRU8xaJVetkDrQ z2Jl*%2A;ua!PX@IC5(lMW~a!Mcmj|Hk`_Bcl{pAPOgz>=OM5>{KQk*gBaG4&(M0e= zE8v+p(N*j1R8&$arXTE)2)*b3ht@stNo~9vLmwYLCq3jRE`UrruX0tv5rs~H@c)rbOTP6ZEPn*zrHUK^qT`H= z9UwSl)ewL>wROy%BoN?DYzb?$^9b=lwnGeeP|HCMJBUO|rQpWAN(jmL-z|3h*cNuM zYMiHgjJTBQeMf3eX?g<$3jY#HN{>jJ9x@pyRDv;{S$j~-fLbY6BFMP_G9$bj?FeQD zw2uiqJ)4ebAcj!9;xLZ~E-eAmtWOys2Yx`_(*U3l5CZ@N07FCrAOK)*RIVz;0_ByG zSN?sKNTk&bHhST7FpmMiEB=MnO|Y?pY1+H@?`Zh|fYHnu4FG@x6vbeOdfI|b)PC)k z6TXD(BL^7ZNeDZ*zy|yP#tin12TT|fevnMvC%Kv2zk2|H^;jxO0aU;m?6@kYAcJhR z<8h?8_Bt*d$+bEiA8N2*oij}o1_vAie1IVU0Ff!E8an{*K9yZT%LF+>l0V7Vf}(O3 zK)qPV?!#d@7X-);oDRb!NgkFn_HNfHy*UZsF?kb5nm`{q`eIKMoW9p7QJeGuYp;`v0CkS7+s9b?bV4?CfH)FTcLb z$a~Zm7e3YyyXwRAVES_ScpO;_{47kdeE6UKXlo|ddu;rt2hG`b?ea2-|MB~N*|B#H z{FnZpsq5FTe_PY~2%R<*W7ZaerBHJa(oEv<4!(jOz4hVu;|+Xp8zvCbrXCIlMp-(&BU2BUtKaOB*X+&pXLEB?Jh)7BO*PG& z^dR_RPb4@1S?}!Wny?z3yjpq**)njm{+Wq=A3p2UxZ= z2UPU{UV`QOGR7(2K?2ahDBJ?_e$n8dH@Ifs-qmTO`z0$%vQ=Iy4bg z-jm0b4~dnJO03re?+=7tOslWzmw8ideJ+{lzwI}rZL0R*qhUj}0{xztu{@nVoL`m$ zQ^L~v%28z(_L9xJ|F>41ytIwVKY)MLn_ktV)=T=UZvW0n(D2z52l=z-+l|Z3qyEVQNJH ziUx$h()qc6y$`GI*dzY*&G_ea8IL-{fqAhg0%@4%0Pw^ zb0Uwdb4^i7)8vwWMjQOc_m{Juk?h{P_-Mc~OLN8)JZ1R~TdWT-ER${zQFS*yI&b_V zFSCO%rE3IG;rFH%H{ZJ>6iqTbAK$7(2KQ>%n+=ZL^aC#un}D@>uOrI!%{3}WGfEi* z!f$npv7vm#%R1skZOsbWdqYIBdnBSsN#@jU#$T`=VZGcvu2%`fLt7KHY~ncHQAxvN ze=y<48MYHyB5EOt5=NzGKh-|t9|4+hv`S9~$M zTD$qjSomfVHCV5}+I?6PV4ZkUy}u&7u;vAWQ1)hy1OPefc*{R*%VB$LOkNmxNET8}#&Ad!iBx_u$Iw7GKrL3)k zw#G2~j%@v^cVKK(!^XxS+t=BpMz8Z>eT6T>s7;(j*ZcW>JdX2z?#Aoi#Mxhpz>9S*Thmo_wkLDUvsKd$k9tC9n7Y$IEYHUgxKG zQU6kqTmtI!|tbKYL*b1lncRjD`vS<980gUI~HE08aO*#MUK{~YFPA!T6kG9 zqob1{!Ys-d=|nO?@W_%+Hg*U;buX8iWlr0|8rNWxTKLJvL4VA(PtMkOeb`4T9eC14 zg>zeJi1ak2Gz`}3)&K~#uEo!M&Ge(t+SCwW7&FNsy_L5#IIz>QI)sm8DDqn|zJvXy zIu^v$%Px&XZ_aL3?Gif6I^VQHxW$qyzCgspBE)|2?QSkTDxqyYdx%w5m|or2X4_oq z)3@hQP(%o=yelHd~TZ9WyeDSHtg&v+$aEzJxO{_?E)7Du3O>ozFzkX9vMhI(XidoG@3zZ zb0Px5+I6F~$g-}(k9@rmyjOs(8)M|h&f8HL;xUDi2ip#7%pNOx@~67B8@ZqG4y22R zk8g9X%ZJ}sV3(Jb0%Rl28uF#w`(x*2wE7ENxaa3s>>sbS z@>Lm2DR8Uo7F~rddR!`~=vkH1w1lkqwHfg2eP-x-_HP|AYLRwSTb-_61+!T^%Tb^@ zxyzOpzstPmwuLRd-0Bb2P?dp=lZB6siGzWWm%oKO#@4zN!6-Pv)cCu-v$?Dg7DyXh zbi-UQH5amI49{W0#K*ws%V1(+bT^w5fpNzo&y~ca`DJmME9?@QdtYHoA1% zaIp3a%|5ME3O=rFH-6u!fax~C+GHVcP z26@qUWG%qc6UN68L}INY?gG@Od`&c>x$-8$!ez%Gs(n2o9HUIkLR~C+js!-eT!<=n z!pELPRr4T&s77*!wr_S*tQ^h2wKVi_ba%2Y zdY`PNi@ieEt=1rGO4Ty^rk(@=&dZ>Lp{0=>Rz@CHHa|biX{ZV^&E}$8f%CZ?#LJsB z+xe;CRiX*e-~CK{&^2ur*22u%#XxhsVr^Tkn*Oyi@OC!X7xV7?DV^TDgBM`~U1Ce2dO5do98Ju{Pt5eGaZKvCE@tsZ#(fE|_7;I&a-?A|vC! z6C0uH;hK-*DRx_2&F$`1>8cx5aeK6vkmAMLizV)M(9?J~-0w1UIwP3HjOf?p{pKML z%Rzj%mE`OSSuH}j_wo*RB~i@qL`dSOA`9}8xWpQ@YJW8k7+WNB4yFrjv&q49d%CiX3HNES4o0yX>vJ zfp7J8oFQ94H>2jCPhwr{;Nb`*fFq4Ty7Z^gy}geStjT?d`o0Tf9%aEsj(%s$SH4r zfL49JtRGko3dc>_bqo!QJmplb4Nokn7O6Zty{*`cMP85eEnNT5gPjnWuZMP2`v0S6 zvY#7x>Bc#l#2&``Pm7|GB|4*T@+DGPTqQ+7eewz~FB&;8jwlVY(j@aJ+Mu*fGOp@a zIYl1Hc5A|gNyphOHLjyv8e41gqZ9`VVpyh`dzs4oq?H$DUe#hS!pD{gQZZ!F*dxcK z1K!j6I|}c;D7Dg1uiI&Tt@`h$Y1bc1gUk2qr9pS%jQ`d4d^JTtO{3M(3bm~`bu$I; zwzJLAxO&d_=)h(W{uhzgB`t*p0X^6(Ve^XP4Z0w^r3cn^3-5Ojy*+GKJV6kN*T2g^ zbLKQ|{{XtUdSP$=lwX00?Cm(Q3ZPyoHLg^i^K8MBVo_eHWX#ECFkE6C*>| zHNAMOJnWHOJ$1^n?^eF5)_dW?*060Xv5+J>P0(_vXIQm(Q1qHJMNP(cb1Jjo7V5NQ;M4SddD6QTCcgS?CTL#;4|isEh4YI#VI_-WSg#z%)hq% z(waMZ!*8@A(5&9OJuP(`)?2zExsh zzGB1>Z}o+G`>!L4H?Hgqo-gH&!3;J`Q+Di5qE6G1r|`J2y}sg^-2@qg!w-Bn|9%e4 zkHW&}!B@)zL)jBAe$EeR+jDkiHTPe~%mcoxH&?pPfG!twt9e;2D#SZk7G%=NDP7C= zu@7^MYZ?*be9FzZI6%JMv9b^{*kJ3uNVQccao;ov@8}h@(EcC%Iz?=V+W{iP_b!uO z{;s^UMabz=aqZ2ztgR;QWc4TU3Fon`KmMy*blkw&M6CJe68Va%dRA;L9qvVThOhD% zbg5C>hZp0XZ>Nm^lArBzd#G6@jm0qeDj|Z#bA&4zU+tG~b6-bTaUrdx2%9Yf266;~jvG+W**g_OVK`{YZt^R!+{DHXIjLZ;m*hK%t` z5c$DUJoZ~u>?i3zdzg;&|lhRL{X{x;gSYXg9xljl-{d^?*74tqK=&uoo#loVFU5t~A9 zjFfwc!!OQ?i1ORJr{~px<S=dI)$$DZpcVf2TIeuf^%LF+e^^E8Y(rik8M)zg|1*D8+lv-TYT~G9T}QU)Qk% z;PbE@JMpZf*CKnU<>Eg-XfVWE!~@W^ojypYwe~A0xPk6Q44<_Gy5(*=EAw+3)Wy^m zbC!Jgd!Z#b5i5}&(^2M!MZ3JXimmdL;0v}YjW%(k`={4?e*JOLS>fqM<9F?X4_f%M zT{L4>$8WWsyYEqktljvrsps$hEW;jdv0132Z0JKX{$63`v#aWz8){@$`0u=af<7_O zsA98N)veQF7jI?o}^~GabzxG?uyT*7u9oEOy?+-d`q?SE;L(7$vW< zyGGLz=5<@}7f5l<9+=Jvt}cu?fAkviOsb4RBa5AH^q#J)6>0JO%!HM4Dcy$kF$YK{ zBy+cNqVIkek>sf={X%8vcfg;mr%t*Y2Tqac4^gg<44R5O_U*{CSz&MFoH~Qn{MX%9 zv?KMbDLN1Gz+i}0{Pb4zB8BU;x@k+Z!gA}5$zK36h&%UHxR-7sW3(%O8is-#!KAJo#ER^ zx8h4BiV@A*_<8(|6hgN?SzN}?rxyos;fL^A&g+?pKz~wriduoT1Ll?un`L|X_*Ddt zU1JEKR#Qx`VWQjN_uLLsH|$SQ*D?2*U^)--tu?l|es+v09w4k4LQIRn3Pq@h8Qjkv zd=^6s5CN*|P81=e)Dj>hcNxoZSPh+)aJ|KCK3-gmQFebKp>XAjIH6MmkgpX9ro0Dv zLfD8;HP7LDf0nGNDM4?jGGGyMW|%p5`?~I%LX%NZ|$>rKbwI39sBB1t90Tfen>`qJj`9vEWf0$6XPhLhk%0p_Tjd z(uNIxDeyQ)9A`Mp41_5st@gFnRmOkh?eU-h*Lw#v(vgpV7 z{V0yM*)h}46dr*rW*@w&tf?ppKSa5)22IK*rJiWeaT-L4VN0Zvj7Yg2By@^!Y7H&T zDxk*h4=9`vA<$41CXpaa9Svvz%m`{j2t88t*+72~lrYE@qni{&7N?vtMg62EF&tmB zqs|iuTDvY}AO<9?HNOPv%0XukEes$k%c6G8c?dz!F%xj7hR(cQbn{i7eQ!2U`8#5dA*?l>5ZilRIpO3EdQiE2gSmc!9UKo_PerP4p)ERGIa7? zvtZp@!(@yJC?Nrp@6t(_$3llR64I9Ms8a1%IyhK9e`+@YN+w;aCm>lOgh`NYEW$saCjXw5Y&heXiQK_~;=5o~V zHJmby;$lq2X;iR#V6mZ!+>2FVSH<8G>fb-NDDMEiIf* zdcP9iSiz zR8WCX`xz<~D4+s8R6%H{Kmrw-p-_Q=dMZ#r1!<@Sp`Zc^RH}xk7y=bspeM_)Cv(@r zPfurqpVF84z(2l!kG!h}yZnqUi#e!5Nkp9R6jMVtAY?5`S}tUDA3UrVTKE`?7)T+x z#A*s&WDw>$V@XX>4&~!VQP0@90kQwzkJ&t;4s-rC<+nTA*_*Oa07n{#n2;iz)VM1r3p%`IViUu8$(=lW8kPRPv-c4*-rOSR3frmV{HX0*2JvV+;S6r^$fWK+WnY z21Ackh)Izkc>`uen#qVY1ESn0;QO9R=YP)faZZt$DaXY`AnCw3eTl;*2`?37e!JIa ze?KEaXXGy`Zi74;94k7SNG7c=4MB4wZDn`r~)DVptuxbj=_fH zkibJk!m}8Ti?T$k{iAD%xqI!T#>y<(S`5)B$lx>-$!w$$=6lZmr=6TpmuM2U4=lGK z#Z+p1n2`&m5n6G@9-H0xIWParY3TBZ96TUO;suHnR5USJgTk2X5TiQwE!=Qb?|>LH zal^*L z#c{lkyw7cswI*B<1>;7K7`*%g$?vpCDk6nf3SXcTYoq-ilk)ouf`S2roC)b_WHFZ9 zFw{uf0JOQ=8}RCOBMwi1ZvAsR|r$N;gTQ06Dx%Y7J^WR zh+HELmUl?S4Ewi#Y_2)K+C8W|2W`-r5J;qm!5)yvq|Q1$B((yeEaKtu(B9ms1PrUO zH3ov@wNx??v&9@#JRW=ayDnnTqb*1y?nGf6C2_~&#L5Ey8V=3&SmP}Vq$!6UeHMYd zXHn|t*kCjf#s$cfJQmqPm7~n_N5g~7&dkGaqOD{5X+3@!1Tc;V;UzJa8zH9~ZlVN& zL!Ps!)W$Pga9$wLK1*k)8`L>b=1VOV2YciI7&R!bhlwlT{5$b@9qHr(jv4qJA4B<{<=!UqkQd5rn2w=(4^ zTA?=L(3S#^B1xEwe)biovo`r$UqHhdPv2Ij=#eT?M5i)RNodx^3{nd$l*_F1J=$mq zMHwixkc>7PO%ldIAQV2@wx5*a-AK=K?zOKOCzQz02?Rs&K{XjIDH|p8I1d(^hciB) ziXf#B&ehH&y#`rALKOl}Ep1|mO@cN5Su*EhjMyp=Q-u~MDIq%wO<)gK0xZmUzZT4l z&kpLD8vz3-L6ATb3zgJq2}=qah{2wGHgP8y9F$~1?*;+Vf}Hg*a5aocnVC)fSGHj1 zdxDmtmaCi?b0V5y8P?4@ewJ5T?`m2Mh!Z?^)UJ9JBPBTO*6t=mF3vujioOq(9Np`GbW| z;Sz!JhrEtU<7-Z#7;SEqRcj*N(rW7H zll^bIJzx!iNMeP^#vBCB&$(d*osH2^4!EIl7&SHYB*CWKgQvJ&C(aQK_j;fMnQG30 zd!QNpg1iGwEI%fi%}zE(H)J;wg9)}7k3kR;y!zjxp06~`N)YIGG~!vz?s%M;+#_N| zj7b$NqA(T~d#S?&jSoQ><~u9NroGt2A)9zT1x2e;A!BaT;0_4^I^_zB9P&hTY<5V9 zi;)dgGn1w?y?L_HEddC^oUi4z-Pk#MnH0Q<&poFPIjc+Wm?{$!B_@hBnFEp0G>zPb zsU|lXNq9*X1ohj3X>8OPIeXOp{UBH~05e2jMg;(j0CWN*X_!htA{{`$i@a8E2j_%4 z;Q>LyGr(&z2N6?%7rc6TBp-|>-Tg^|#r4Y$#1NNVDk;E8V(QYJ0t&bQo$ENRtztSp zMVaQ9PL_flYg#u2WM6=$5dZ+j0BS@4z}(6<=Rr}YkxQ1LEW`v!wucjCk^RLjvNo%;^TBLNtnK7Q*>uSUIJ`!7pB zJo?^#czM&!;+nM?bop_HwoulAyet)3g8;?ox3BV@s7F@0b&h#u#Ee; zqKQZysTJzL7|}@;mKfU5MGRrhNvy1d0z{;a^vtKyLZI>%%Ve!iQ`(x$br7uRyhKV% zQ2>!S$eU9D*ayPmBi4yc2$Bv&VWsaWB6g$*rQ>(%6i(^!pJ|#=Lsj(z&nU@}svhUg zlEPe)wi`23R5P0QObed(m}I1Jgv^P^#v;mD<$YiOGrVz`Y>Wm%5L^McQ!&M{nN+~L z?h%j@`;wWJrVNEr={mBRB`{TS$shI9D@r?@7L<(W%)q^b&E4AV44-!C`N)bp=D{dV^518D+>#qD}|AjkLSp_av4>@ zaMX===)ec^TKzSd!=K|Vy5A$su~*t=3JuEJotpKZpK3_UR{T^fy!xLpI{9!ixi?~+ z5+5_EJ2&OTtW%LdT+f6vE>m_`O0w~NvaWoZOsA04X+AH)q!gP;&rO>ZGf5NHTQ@LP zYpFMN?3}qQj2awPdEbxkdZF~_)m@LB5s#Hc2pIvk;TysCR-hfpL9yIK+3wfQ)yBk^ z!?L}KPEuhqcQm15fH5U8s*`#b?|T`WC|mgE$>mZMbVl={bXapUi{9N*J+F55ibpC# z*FT<>uakqzi(%ISwVIOLVW<5;gsL+VRE^XDXCQ*aZCMjp7(hEu{N$@(DhBPuB){{s zPV9fnnpG#}f{LXW?@q-aaFEvIVcl)C3Kp}mC=r(Z6h_|m#1g|kpjprs3NgtK&j$k^ z2O|r#BkaM`F=fW>jAu3$g2HQHY`Mf-*3KF=((-D~|C^XTZmrXH8Y&*{WZJ1&qEiPT zH@f5CX>{#>$h44KoT-BE zDG4np6IDS4pTjj0NGYg6j$>|?C^`YSg?b}hJAvrhAB`&mHP+W)rIK~2}Ol(KzOF{gJ{vQ9=%22DFUnGDebx*RMYB54%&5wwPYHAOL3 zWUi-9PR6g~yjHPdv7ULdndqKQ_B*A9<^eXm>QT1cs_S~y%7jFmGwF1lR%h}(n>Sl& z+0mM+?qkZWgJ?v&x|(g&EQyAv#oY!jK=NeJooY~RBq3xxL$o+hDIc-Sm8G_ z<70N%ZD)rpi|MMtQuvz65@V$=%cx ziT7SXYU?~gGmgP~ySh#Dl5lTl8b5*qTjA=lbE~Gw*UG~$?}eM`E&BcR{jcsWLs-3k zdAb8moz3Mfk+d?U8J>=3F`%=R9UW)$RN`=6>5<;#9mf3_!B+PA_AY&Ur>fBTds(K^ zaaVqshXN#$;GPmxw#hs5baF{?C^zaIE|n1{xd>j#L;y`pO}IQPWJHVL8BMv9LKUiZ zzdZbUziy?fBy?!onU8C_b;LeIPd8e|MAFmFfkoA=6kWa88R1U0jD;)}VMXgdry4yP z1Yyb)vY)QQ-QSUuQ}kHZTxtDPabW6rV*ju9XWu5|q0~6u;X^l9P|~6C%Ub#*5&SG` z(3U4IQn2m@(6GV`whz0Nn)cnz4 zhUmE_?!{2UHV@6TZ8`?14X_^#9D^8iVyXT0X^WSK*e>t3Y=u8%qBj+&3G|k#Y3<+u zA8K2$0cG(2@ZArW1Mby#w;jCh=!6IQZZ|8fNL5K*-}mlXSKBW4d+j^|P{91{7n!;J zoM+1sG@hk+%24GKF8SO=4O>%podbTpNot42#7gF??7Y+~rs1wp22WU2VQi>k{03K6*`SSbw#l&R2$*zNcOWBSp%WVS6(0~-OG?cy7S=?{i$OB5; zaIj=qbh7T6C~`ZEd9^iK%k)%G1p6JT8Tf{`9IuOT{Kqm;*iSf*S(CBqRvZD?`gW^v zjmlhbA2~O%6Vcb^#8y4scF3f1(fZfrf2G5_R`U6-&E~*E;pqnqi5yYQ$Al5psuRugW{% z_%rk?A9ngZA4}a>mLDU)UOMk>7vPUy2jJe9*S;osJ2VzYR{%>uw7+_S?1q~o*>e<% zZCERBSwlAt;exq%4*#YDPXjcc$6RP^bWPp2wAOojyr*9Ct+F-&F858~HIknEOOI(V zb2=SZkmhWv_W70+1@P-=nWCmx~-|)!P)XkI7Te+$B_e~7i=IoEGre;?W@(Gt# z&URMH^0ijwo_U?jKEBvVeFIbdFo$ECT*uOSuEfw!slz<2zta(Uzb zH-F4k_46`ri><3dZx-s@syzDHZ<2Yn78H_G0L<)%oGUQftQqG0m}My` zHhhy)$HNEz1plck@g}+szAwI|LV3cm)Y+eP?}WqDE%I(#+|$QP$ir5?Qg=(w>DsQ% z%x#tM-@B0Mn4JJB~T-{^g-%&uigZXCL-ebdg1m&xZ}9tE%^*fi}MgWQ`vCk$z8 z0PEocDQPn&r!)9+;p&wbKJchv$LH20J5u2&f$A%F*c!O_tCI;|xn8?QRZ8=G7`C<` zMo+++`}iR3v|e!=w>Ehk4E?jqgM#fcFI@s&zKF`2sz`~A#FC%Ob)hXR?ba@VXC?Z0 z4VE$J!#-A!fzkIs8I8)kXu0VQq^`d^wZP$6OqrdF!cB(iTr%?-5nl$m;q>Ueq9*9i&to<6m~sl+%Baaa$)Y2jY-H z4@*%~?QUToeE+KHhVk{6&YRVB;47=2-Z$xBu)Fa(7n@g2f1GZaA_$7XIhudk`_XJh zrT5j5`1G<9fa~Ns7NBO^Wn{1I4Mly^Xx9s{0=_Y^zMbU<*W#gcci`&K-c6fi-Nevz zTSb7VK5w#}o@=V3R%}`mP;~n&F^S`Ar{D8#`5SpO`Zi~pJF|YVNpZ}w#HnpryZ-rm zi97N!c`?CK`;}t{Tm%q)s;Sr-=u>XG+vD2SZ+PjA^7zTpX}yO|c3dQ~wQiREqY~;D z?QHI9JJ{CwP&~Spvqiq88{l3CtQ!b@=A&jfe`DL>l(Bq-S=pz`%5K?nTpfSQ(id(3kQPm@D|mn`j*4iFBNSboM&!XsSPF&dVo?Cmir=l8pmEI%dY-( zxa2^CuO;ThgL&E^+vD^Ma~h8s{m*Ced1R{ z_x5+t_8Vhe^N|xE0?mmhg-mL?#CQCg@iS>U<~#l-_ZaJzncwh=*2ERz!f&t^0Q{^t z*XDETDzW9#GrK3h{(L=oZ@<|q@~m&VSBC#~XH#={d;E8a(b4~Fi2Yu80pAA!Sdsf_ z{sHX!kMG-DrmdmrrqAd7p15v~np1u@Bc0#N>XB`vn6G6&3gKD^mG`;OFkHMUt@h}w z^iD)j;?Xn{yT~|l*9?2oEq%l{hR4VyZ&^L{V`cI#S5T}*HzXXBTRgn_c8(23v)umQ za!&~qY$1N$Ig5y}_Oo@(hF`tVTZ4N!W0Jx39h-Z6O#&3D@B9g<6i8hs8qpQVG8}$M zf0v9%N|vv2YmXr2*^jb$-P&4hgc9`n5lL;G`fbUrWhHBHuidoOjXp$&spZd2Ur;7&UW3&dgh?%ap4F(=~CFKU#fe~edDTp9=s26WrV%8^f>0`HDhvZmub0m zoyGpc$h$mXA20k&v?}31+U`5YB5sLv%Fk{JPj{gkCzo+|@IuY36KxjaYWj<^7BXN;|W|2+H*QZ#A1)De;GowQD0&3lkd)Rp!a4e%-5INt}-8SXC4PeMj4B zukx4ZHJa1rYw&@S!OeT*y%G<Ve;^zM&X_}+c5Z0b^gr!y{9BH)P~agn7RP!(wZ1pYdYmg zdvxpY4Vr3Dl9EiE9K>0PZYo%Ek!J$jG8LF3uHGyTsE!225JbMWL8AZdfM9z!5uotE zvD=fG^NM~k$Z_mQsg+eRDHRV39EeOhD5@fP5lFZrR~ny-5 z6oO7VxNC#9ya}ct7gVLlX2=xRT7=+5)l{||NR^&w38WU=h`g`9`u;+}MG13In zbv-jtXI$ZtISqPL?c7IR1)!OhOAz*4Vw||6d5I9ym{8NOEtLy(sv{uNDij_wPE@JJFloKj&B(x-K5ji7c|#n`d0+@}!CD-G zIDVBw8U8UbY<+xcek?9#77j;N&Z)u4Ev!K-CwKnqpW&q*bw|`#2Qn|BsPqye>@6u5 z5`hJZRF7FtrdCi(RrAp_R4)EF$7pvar~*0g>CXoDwy+CoLyZTrxpc9zPUk@T3D1V-oBTq;DruQrZ{c zR<^n>SK9B^(W`H6zDk+dDz)_c@-m&jelS%SYYz_aFX9+#(f})>PC2f!G75oUUQ~{IA?i2(!MV1q$roc|P*Qpq)H5Q+iL>2^_VNr%Lwo8N+g-)`@DIgma8F>7VUez!MB6LpR~nkYr>LKi^~(7$q<)Z> zkX%Sil*mC8fd&keUW34BQxk}|+HJ)*l3%FtBBjAzB8qq<4y>5PyOlNTA(XPKDTqfd ztEi%YE%kv^^x_1Xf_DSgabYeSe@3cRfg(;*NwFuKK^UoKDYb|y&I#fsDGyE>A=8)^ z$v{vez?W3#>@$>xDIzWgNc2VS(v0$53_g$qo3|}h>~s8)lT;y@9TR1a7eFQ|S>0D7~d4$~zOO-5)|W03Ws zv;g94+nt0qY_+OFfsOc|Dlo~LU%-wVG`sg2p(rm?mFt01q6G{wddf41!Etd<>sF>0-krWaVke=Dx_=AN~G&+y;v&At<*( z=q;3n5(Zl-hFZnE%X%QZf`9pT{iNwBN>5RGo>KIarKc%9N$Gk@=~lRZPPX_G=wqBq zc%R-}V_%mCw!Hgz{g+cFZcx@|E8}dA85lF=(Ls|@TKP&&!LWD5k`+ll?|6J5deAbt z^I_&*#8cQ0UNJhD_Y4j~i=&*yh+=4Ga+v33Ws%Zh!l!OAhIzKHq(~#{Hj+JI4zL0~5;F^i7v&nHCQ{IC;Bz z^;6h>@puD(=pwW{HpQlu=b>OjjDy%z!|@GAeSBP8VTr80+DV*Jg7Ie%sU~{}i?I|+ zOm75$+WS&}HL<0hKfz`dAXm>k&E?iH|A#5dXhLd%gQvis`44(3DRWgkt})yriKni@ z0)`Tet5!+Q8{$-w<6rO1(cNkFasK3Tr&pJu(a!~Zq%cXT@XFGIqRLn67m6k2#v_q5 zlxY43`(bQzzgClD_w1ij0Hcu=T5(KcbBf+ovCbl(La24LX~~J^-$2|AXU{bH2alIO z@S<4&rkFhl%9$#7YY}DMC6yGZW1QZeAdMCu8@th~%IL=bO)&umE1prN4Tw`Bp%*Kr zXrcmec2OL?obK|T69x*9yMyvegrfPpOz`#$p+GvuN(Y~p2&TTw{^tv0)`=G#7=p44 zk2TUc!LmV3pnyc!e8^rN!8q)~e5rp%wlBgw*4SS(vjVTJw6F9KqOl>vuvPH6oLh~s z9-wJ7#sSC0o131jGGppJ?dg2q062)J*{Ff@@Y?-CCfK#Bk8ffe=vfo0{qigS^Y^+R zhA+r#K<664#E?;j>HsAI5`n4tpmnq^25ExaOW%4>D)@B^mNJPo397+y5C{NY6omD* zaON_Ia8I%w>;-Eyn$kptjIQw(#y2nbNq|&($hg4AW9D{`>$0|mrT^uEuR&Bixw3j< zJj=%7f(#NHR~Mthgw^pdPeNyKJ;61Is9;a9F#=2ta9)X~JYIECR9@A1tb<{u*b5?D zQw(vO7$^nlPnDr*8pppO!s4~dX4w9@rC#op7CbVwqZOEx?;)u>a?f310-%G|$}mJI zJMH6;7O=&W0?tV#!7-UWM=So~S=ZN=>%^cF7#+nG#qDJ7cOX~^ait-RQxaL*qKr-a z9~IZOjHur-itdWsg#s;9?`!U+*w=i?Nkv{NIA&Up?f}V$h-e}x()a&j9fZTKh9C-o zCAO!I2sv}W4UGLVx7Js$>cfN93LOuFy`E(IL~D%BWCc*H)mR(g{oyJ)wF5EtXP#CN z|GenNF(um}cI6CMRzytSKW2dcSX)(0v3#adwer?r&J_$JEu$;N=)p0$o4;5~M~sW1 zii!}$jp*y?lv%x#P{>h=8^_+a?JY28RMgjyO{<>)xo`wQN5PAV1Q5n?&$;W1j94%w zgv!*Cl&6T4XBoay^%fp;s&9U46$AMpNPd*Iv-%|1LaJ?p|bS0cZ6U@o} zx1$C#>F{&x|9c;IUdBjzeWHOEEy9jd36&A5oI|NF#ypZEGAxGpdVRq(mGSv#={@$! zYCT9?VnB7)JhKavDIz0u8^^tbaitmhd79TgDE(G~vFK_g?SPVjBS6MZd^KQJzeNm+ zytrBZccl09{cSaWnEv!f(>&-*sCZ0kFwArgj{vhNaPVOXU-63EKALEORo=XN($vzs zR3OMjP-LNVa?lm)?lHSESqFr-b`9`$(`JzadWkqymrwR4pj$9yl30oz0Z>QK;;E?9 zQ0;!J*~M^n*Kg^veR|p}6@>yTD#??$Er%E|{DO<=gKx2^%e03;_xfeT*aUM-n<+GaGZoWPi zPX@&eZGB!_X%42^aV5?}X8N$E)FJ-jrP&x?m&KbZ+GI?;&{u)2h9KoHVsOv|cNz-D z#S}i3|L0y=p>hCv~D7uJdtKe$S+YxRew!*cP=Ybl5+B2!P3W_Vx zlrtW+1^_GhterU2V*;oYMPTi;rU68BtyTuyt48@>xw+WVJpd`{T#D)c(Qs-|1w&i9 z?g5KQGsKdK+PzTvQ0Ks)z}EQgYI_1C4w(X4a|O3i)#L@W0uQJuc^Hp4&Vf|NCF17< z2RO}h?6n~Dw%xHIl{mVBIIwcCm7I)6@D^d7%=T`SR9gf+3>FkH1t&n|h{= zej0!NecS9mr9*||Rg)l+ly%o$r+LKl8W%>{GhKxi2=P3w-c|YH12th7gE9EbR!E{X zB}5X3v89V^nWnWr$d$>%=E}MAiJZyi(yBRUySEVj1t_dhYJ!1rW7HuW6TE6R5$@uR z(^w>NuG9{!p>{YhUC=3YH*5ts#8MKXDp)WE4MQS39+wOuuwS}^P%%6?wrUy_l z1@Doe<|MXK1BdEXk?d@S!Af9B&i{%r2ly_~NVjCt82g*lHr+L_)^$sfv(l+3nlr5j zhN5sApAjd&#|bhqIdC9$P7dY=aYQrlZ}K7&O(qvKfEW-E0{{a6GeZMF08n04KBz$e zsGe`dwm*e|CINBHU+HE@(Z&Hi+oD#^QQ*u-=8^9u{`(MEGyp|J07eD?$^iX>3F>IO zZ8NU}b@9Q^f!IIUX$SrWs!YlXL%QH6pR8_+MXv09&C1#Pa(Ui&lZ#o;+8UaY!u9O@ zI}ayq$qvQ7ogR||<| zN5y43hRRsZ&n(3$odE7_hm)72m*7|5L%?0%Siq7H|9AiYkW57~IRMRxj9Hb%FUjaT zuYUfj{+rIH+358b?YyWjO#fcF)VFkj@BI3m=+E7HbDY!u{`?nT`uZF?q3=)q{hihS zY2^QPe#cjLdh4~nQXReepI_(HecF1`zQ6g+$zJRGnL~2vJas4j-6Ja(sgK5^=;P!5 z$UR5tuiIPPKK)Cd_0~0YpE;XL^`k#+b#pyAFCl+q=~Jiv)v2BO>JM-Ft|(XtOR=>E zLenvLV~ym(B5_>eW%}~u+W18?bLobsCKC}x<(Mpmjn0=zgbk2!;%( zKIxcA1N1%KTDxScy4OK8av;;EHwRBk$-AdQuWZs>&244M0va6l31S)6wYzY-x09!i zi5KV2^Jukyp{a4`yg7bFt$&j&}Mh_P&2Q*IMeKm3#B)KKiqr zx=bDgKd;fHTiQZdVhU$kv7h@hn*`wQ2HOkvFs3^bHNJlrH$lUB1%sjj5hoUps>@Dgi^%Ul zj!gePKLgy1TAiJ|4qAzsqN*Hh9GVW=663Na4vIDjwnTPq{z^N~X-hxZv%8Ya>}Ew~ zT1xA7A&>=OSj|yItJ}HuB>djm){lIjF*RnWUe6Y59opiLbf()G-Q^>SS0|rO;>iDT zK7*rQ#iyv9{`_r+wyJZ_d}K7EcxGLLC^6`8v0wTFZ^ znrj%C36ggi;ipD0us5Z5#S@J)*+X5YUl6V{%skAfk-pc(IQ)y6pRL?XW_~Z1iBoVp z@qX|7`t-)V;+mvka|k4Yf6z&Kq6%Ls9YwNfd!*xzU0f7c7O~P$eo{ipP&p08z)hm% zlMBiw_I|mvhT4IjFYZgc^FQ3j^OUnZ1Wjs_mSt4CSUBb|41RF$wDEOMKIKxZPy@lY zQM{)y&vb0Ua;6B12E955s#{JjyS(IA#EMX(nGUvPE*ry+rW`hs!iT9{ue|FNwarp~ z57fntMHwu=zraAWi$Y1WO@ns@kmXM}%oMMKAPP-{J77WV6Sr8xG&O6c_At{XGOuDa zU^`f4fK1A^?`r7m;=RIJU@>>d;kyJM)yYzbRL3akwR#i{(r*Cu(Ob7Emm))J$Pm-X zwKCRX-H8H&6hNWY2`#d(m7BCfM*G_3SC;&K5sgBjIOUOQ7$^HKQiY=5(WKApBBP~u z_a4aaR&GRAnsA~S!vj5L8U9o0z!1ip8Dcsu?w3$JNUVsxXLU358D^-2|Doq$q}f)%JE)ntZQnouEX1|RJz zPTAEg0E<-P6-CNP8Mc`(-|MyZq6m?M)HVRhcs3)Ywa_u!dL!Eyu;z7RWDzD!t>28& z1d6S5wJVikAmL>~Yg*S*qh_WQZqR*ci;JQX-iJfO7!0L^vIB5sG!0xiawgkRww$KA z-s235-Aa1jG@do^qTs6%Cc#6MHxXV5I)`eA3aiB6?`KDA16KDo1|4w^c%f$?jubW* zJT;|xjN7Qh_jmKDf#(vcD8WOpdsq?Wt(kW6eP|onnT6e(qf}fNZ2tLGABsQzPrgmu zYX01#`<>))P?hJ^p(#I#`7B@+ar9{NPub7^9*+c1*~hq=?HE*T%~FG7!P10)dT@ZX zB|dozP3Xt9lu1@jq}@(hT`~nLTH8WvV*gH@N>>;|o;?=EyDGiry@I)#L(IkgjB zvtiT_krm6G!gS?g2SdXrLL zCVLuVve6Z0(+N1O$7)qHW+-Ykr8UO&@ICP&-~_UW7|~_-MzL(HMVgo$V()M(%$VW! z8s|QP$K@3Un>UBr#ou*0m}8ijL{TMWQiH96uME9Le%A9UcpV12>m034(^$^t3yqBPA@qHM8Gi8c;XQ zwOU0Dw@sODjz6lhy|^aoV-?9g=Kt?=nPG@F0BkRVDoerug_HZph4#sM7*KwX?^*qZ zGwjla`stdF?}BKDx?RoUdM;i|5R@}!`?<>Dq%aUhwp?r_?2Aq zSgUKC88VoJi=CIa7yP^Y_DoASa_~C{x=5=Vng1pn$rWQI6Z`VCy+@ofN zmOL4o_Vc`{tF=aarVIy`ezvZnAY-ffTUpBR>)^fJ@QBu9q6etdHm&R`85)|Jm!#^yt-a>E-kx{BAbh-* zh=Nk~f-;TUB8v}LU)c>%UX?n<-Y#~;7NQS0`1Z!x@iKZvnkKK~b>Bwyfi|^^@+UrW zIF|Ji$~}j1Rz#DuD@p#wW8TM_&dR&3^i^f=QDuFHGTN3rp{F84p@9qbmgDsysgicm3QqY$J=@IPaI_)TzW^o zi94dlo*oc|Pjsu+FU{6ZKj_k{+vzTSLznlfwRryN7cn; z4901Ww{`j7RGGOsWLxmGDd_3UtJAyN{-N*bImHc}a@Vi`d@QK8Mrn-7mqW$B1KV3O z?0A$J3@PeTIN<)=0;L5y;r#t?Z2^?K84WAjTgq4k-=caK9OxW<>Ru(H>}&e~R93tB;;MP7MVMQt8>V&HTu}%%<8G*f<5g5GN@sdFRokdhdI5 z>0jwTz?Mf2qCaF;fCzW***%|#;Bmk?ai!hO8t-N>I?+q_{_B&F`bY2o=JqYja{WN= zsV&EBVPEG~UC!CLwqM2iA=MI7S89J zn>vKqev7!k-N-Nh`2YTW??*r77=nL(XjDU<<@!V4JRPv38{gIJ-GD z^=-t|@HO9NhF!~azIPbyK+^{+)EIg1FMJr>c`D%K6g#h8l_e&Q!SC<0_BccW;E|ep zAnZ@zjXQ5XlM}1WbWUS`Cwpk7oM9J@l$@JuX`JHzf!5*WPo(v%zWW|sj*u*ulP5%k ztyft$QnH&);ym#I$VWTw+`D`f3(7o8JN|mPOY187YYiZAF>~^pZ9dJLSJCb5gMxC9 z>wKf}!_hPJA7QDNy>@ccO3WP232VKJqvkBkh*QNI0Mzrt5i(HpxlbTODu#81t5_aNm5`Sgk*1Lpb|!$Bce%5#ku&ooZnk zG3azNWqZ%#W+P(3k2e{r$X_$V=Fv`iW)bK#58q+lV<84)W0 zbc8ys!#-iqZ!>#X+1d}^*xoaejShD2ye2mf zFpJ$`w83Hm3k* zJX^tn+{W$Us{O|~S#jSQ)AU}n)c;El{hLCMgOB&nJgeiLZm!FtBO5sz>XEkc0()Q3 zAEE|3gk>JPyyt)3Yg6v4`M*KncAmXe^O+H^)HwXoOn{wB>YkpszwpsNTjboX)EUU_ z^nmrvy>*XEr&InI@TZ~fGyLt(wVi9mkwehSI{Hh0olEGUb85M?JUU0eshv>i(YyWO zLr&1m+0fH3_UF8ZUaQE4tFArzre4?TMzsCAlaB)!y<5x)C6Ck;f~%9DMU&G9pV9Ly zF+F z1n-k$%b{*RN1oKt<bevaNS^VoB9Z!r%kY3;_jH5#jl(J{c&995Z*{0=ggc=`OnN6$`Jh##qZ?ZW|~h8 z`ZlZD^~%fbe+EtRjE~Ap;0D3b{NC6-kfsgm%<&7UNz|RI+AM$ry;i^y9I*x`ocTtM zDEAv*wAqDbb|paXhG%z{w)=hHHc*%TH;BBBbNbsy#^am@;;ChlyRq`zWP#7GLcVOC zuGS0aB{lGUz#IM3kIcDu65%z^#~$}`f>$y(X)7rPoeU8CbY zyjhJR4}9M5L(egxPrqIh?yDaz=-Y}n%+0*kf8c=Vd?Y%Z-ma{eq!%l(d|PQ5|LMOi zgx0%0>_ZYpm#QJ0|~@QtI@yb9N5T^?`xe{!oj9Gap$`hgZ$+m7;5dvs=h`9;Am4 z`%k%PVe&ghIsHScBTq}tgRiVOu2#ob;qAUiud~;NhVy(xEC2L$yOsKiC&g98Fa-7# z^6bhR6|cYhbolIE5Ssb=RsNYXyY&w9E2x}9wG(Kb+>~Qm2+4}_r+Qyw|3c@%%k*>m z$>Yu$8)+QL%k122gw&PuFk9_{KKB^EAzjY&T*jonvv$p6_rFx}wn}CQ=wsl(6lam| z?tTy0Ve^2e$|*B;Z00`W!`Cw;q&;udJNGpWvVV2IG4#K@l;rXInGFFu6&(0o>mxV%QA!WU+6d*PC&LFcHTCv;{~cGfjT7Nz zyq+y>TRhv-%!!8L{ijWS`A-^X%AZn{7`%}&*a0QiLJ)`4id>T+U{d#qb%J?1!^J0i z;oV$mv|6w)rKU{q_M$o2Bog7A_#V$X$Fbq`YNuW2vpH5TwC{{Dpp-qzvyRv$iDP5N z=M48Xcp6Ut>~8Lc1;E^Qsui^B;z@g{txA!0mW$IMFD@|3cF$j6mp{>LG`RG1*LlEq z{dw~%W_Q;VsXre6<cLdp^&gI!7-sZdHVcp8%h z7bQn|*W?3sKz?>VkLU#Cq}`5DAQ6qV6tv3LK~DIjL3oyURS^DeJ7ovA)UI$QHCb2< zLbf##0-+_PdrouFcu6IINnOZ2!1g9i@1B?}Ny`e(Jan!*11Ms(Uaxi17Di3Vni*W` zJ%ld~m|s3!tAAPQWBb}pCQ25#Oic40EuF!VvZzoJF0gJ?kDMi7AvU$UoPk~J8Irpv z!T2_ud~cN&&We3t6DI>~Tk93rG)?h{Vs|jjBq>bLww@p|co4=#WQp4YA$7HB-4Y~d z6M&Vh2EvwkDdUjse0~RO{7CKsQdgG}Nh009f7*_{wQ}(9Ph;LXC7}|kuXh$~i*RQ_ z^iC1K%W9pUu}O_S&7#b60Mj5%vcbP|eMJTgz9taVlHRhvT$?xmfiV>h*nHOV6j(jJU0 zk}SLamQ3#{WLtS-u0&)#?9#h$az-?n_L8VYFwHMd|?3xoc8zM ze=aL`$&yQkFG}D$fhPbRWMBrBD>**evmfuY=^5d65;K4g?=T>VVSgs+%G$@oM`px@ z_VG>|4f3X4t+7NKlvYi=sTepeZ2SuS@#a)U+Y?Vkos>vb9kG zGAV>{2*%NhTdKMN57$ns@h)^fo~S9cbdsJF%()O{ggr@W*u0So?B`v5LZeD74?9y* zjQ~cIAuDgz0pk%j30=vt_5-UvabkdC$(B$8ISK%nsrO6`5tUGu>qQT!TkNYoLSz&7 zm7FR@7HrDMV=Z5O%wF*iu3P`P%xbK&qY`<+Zw)cA~5)=k%hSV&{DmeQ#GMNV2l^$Fxf$PVw$6;1$9rBe|%#88c}exDbPFB?vRhx6%xvT*P2|7nUr7pOg}-fD0xjg@bu-5k(|BvF3dW zA+L#k%ee(+H+Z!~F^>VyC3uU{X;xAaw)TNcDUs`LvR;6OXQkV`3{J zF>rLqmlnXdzq2LG_3xIE0L1UnmEB7U;|DZxPY)tYB~5;~5!CJML3&Y<5Zc~byMv;5 z{hHWtt);L#nUHe`5aXatV#cqdk-CCuHj*gc?xCD{p3@i;&aePG+_y_2M3fq=v4zI~ zcsZ4b@cs4lg2JO9kcxaTs2qYNNcST_0~-`2FO~-J)5~o?2}t0Lpg?mE%UWPcrDm{h zF;q4j`Sn`!=M>Y0r4%vJ1Cb0!@3q9Sx1hnX zBqrYb$`2SunK~#L7OZq}QAM&xWGypK{u-(OKLs-EOASKQlM)n-uN#;afX*8fz!ggQ zei@k}u789p^Ni>?Vp?J+%1LBPN%V9_M|hJi-?5Ju(8+1^hv`lr#yj^Q^y?zF>d9NQ zV@{2V5arKD$~Pf;y61=_2m$depfe=a^-y992Mvb#2}Jkicus|ZyC|ty9%HA zMTirUfH&ip3Gl9`gCb+rucZid=^DU7&css5V^dp~ekc?HMD$^j#GHh^o>Ph_2u2urCGhZ>oQZ^> zjftp*=3N99%`Q$8sF;uGo`}RKA?Q%+NgkvIc7^cs-i^&}NH2@U+B!>t2ac44Q6!{N zVoCDid|OVVvkOy87uBpWnP6OPW17f4Qer;m5fFK?O!)uICCDw8$~qY-BQ}QYfqHYo z?Z~}^6LyrP2l~m4V&YD-?{eP5#jtU(jU9x20H4!ZlOZHod#|rtE?_Dr+9fx^EWyws z%!44su#&VV37BV~rqIxO79wMvBu?E3H^lKn8?)t7#3X-HN(S zRnVj@F_GbuWk>|!Nik3;I)Wu1JmFxsD=s%R6fJQ{q0o{jmI2v_9mzF`8)F_^6W+E; z7{64luFR3c!ZnKILBTi{qmofu+a=^6`B{#KsSAlGulmw;Iaf=RA~L+_fJK5y=Fki^ zSAr8B=aj|RSjE?}IEM$SiA;)%vsO9S@o4!cq#17y$_e7DiYa0BT)Q=x7A91LsHL}< z_8Bc!#_$@YQC=-AlhpOZ-C#bWm~19R>!1{hD0XvX8H;f%D3(0n`@v5EK-QRhpoT

FjFzOO zRM{9+>C#)CT7WS}3Vol0%bQPOD|-4qwck2gd;W6F>SA7Jloy{E(c>pD#ME4`zIx?9 z4z^V9xt5v*_b9R=C^j#MR$N;YA`8%q+KNZ8=n3BN+{m^IgLssWwrR`MAJQ0ellJNq zYSxxcS(6^nC)fz+qmAI#${dVmB?$2hiyo}p^K|ODa*I5`!0K%XiX2g(;pKG`rVfP3 zjO3R3zUhw2W*wxPo^`TQ33sr1fDtDI>2a-icnu!0LMMzn!orkDi17C0i)mB|cUp$P zXDg^-4G&;9vA3^AfJscOpLJ-D`G6H~UJCn7`= zoI$fT*2x@wA5kzKg|5oZw!wmnw!44-ex`^1&&LX7T6*xSXemcB=AH;d`>P=%6jue- zJms_mpjUVj0s1V9ns&(@Dr}yY_3Z8|ANNSwInXjYOycfF7EHfb4dngpkY9p5$II=N z8$^EZFd~9|VsGT38Ip39QZ+E=)%2v_erZlsA=QkLi{rdrt}2)4D)t^0@l7(%)kzg` z--;MUK)e>x;75p2u)Y)SNmi|`H240g0^WC*`gBY4|Loe-&es$v9^oW)M)46kS zzM2(URQz<(w?e~fS0&vt_m1Y=)ARs6L*wvKCmGSKARXY0!H4SgaNI^;k)@M((@gmW zNyn2AoYfS-ct`Fixv`i>HK){!w@g3D-*vFJZx-9A7zrfiJtlU*MAxJs_wBMD?q~hy zd)_=U++Z4wQY89p5JXbzwoHtEME0a0GwrfI&lqz7%2`PZFf)QmwkhaK*yFQ8{594w z|LqssbRkUDK0~hhi95;G6n4({VA!ss7S`E>{j#)5!med8OvK=0Tw2^z?sx$I#{_pP z__*Z374M?dB!rL1y=<>MS!+8+UpyO9z`53RJCo3HwlQ|u^L@xp8Wv-j!$|srOvJOs z=>NsOgfg3_3yl58Hd`G<2X@zkbDJfTO&7;YoRftL?3P&JzZ{-Kxn`1;QQ6$VT7{b( zQNW93@}gXiA*E@>_@AF6tp-9zpNPi7+kQ@~8JNSV%A3%AU^lWZqiSzXrDozO6pgoGyDMq>aGLMaGj_2y7FK_2-(kY|w)Kv~S|&0wJuE%T~N*L48%IEdoVVNgeEdMVy#DCanj-zWVuKA22 zsu^;T1N~(I3y=kZ`l}*F06Bzr^6|=gjuA*y%LP)>VHkht%g~zwUd&Db25P4Ch*yFd zxfOzvsGBu1fR{o_k%j6%yWy{4;+ zW`vbRcqMPGtQV6qKTI)_1OG?g1|J0y@u(|295{#ZBc=t}KVHMFA{d``NITsi_k-?% zlYvdIH^=4V`=e7<`X73hW5u6p9kmVi@x%xwg~ftGMsb9ECCkF8AH^V^i8jh0S0HUK z1Pb9(r{;;cO2RzCr9Z~J=*fFgLmBYZCxsC!C9_NDk}yc5Bpuz1D)@;Z^SP0Ud+6dU z1Zp#7JjxQ>Vh-0a{y7#y{%jCnSj@=2)&!0B$Puv)mDE7S0zm8?X>QFgi$Mk2CyD1| zW_nE`KX$5x`^4O2q-y_!{l(Rtn$-&|LxKJUp2vu+q-LWz&PDx*WkB{j)S#i{222x6 zUdyNIY5i8ou+cn8H`dICzQ_cz_hk|2Q3S0LW+lWKds4_@D+vl-pF+9YQg~4liz55d z5KE4fw-D-w zu-43i{|~zINXC?2o0qHniyi{3R9+t zP~qxPK=5#4{#zlnlTHj=Ru>h4he)_=W|R+k-bx(MDs6?Wn*SHc=L#Jt&`>rJEqQnX z4FkqfC3Cv6Kji5v|HaX*Wr{8nv8qgZdwQ1DcVDicqa(n6f>B% zrKk)UqqcZ8bNbb4vUN{I!gA9(O~-nLb&x0O0-%QRZA18Bfv6|&D zMbGx~{Nn8G+=a@Tvt)``DOfLxpP?AkQ32%$WsjDM1qLfcNaoCB8&}7EBs_%x9a28X zX z5@vz8H$~5>aAZ+Ho+KUOL6-aIXZYaIO;Nzru!}32TM0~$STtClPedKiImyd5sRNxf zudWykWxGe$Br|`lZ~0u`UpOY6Vt$ z8N%dL8qrbS8=S4pgCGRiLAt+X*gHNRu{uH;j3@h7DWkr=a=iMfHW-KO-GL-BwoN}@ zB?2Eb*hEYQ0yB=DhOAnIVVt`X&*`e&>64|dQCczyPut6)9AwL!hT)fyt1M#l{nQP+ zEGEPG@cl72WB%t%i)A&ZglD3bwmU1NcUGHs{-JoSd*Sk+er4jwREG5{*_TKvXHB%vTzqvRh>CVC9sf|(y}p%g572x>49!%{o0LGH^eV|uGnw%_S#_kVO`Jj;vMZfN5%l_KHO8dh#_PX)I>ZuL8w^6q& z4pLuFsO)|rzOZ#w|fB-OWXU@cU+z$a_;}-Z^G$NhEu*swIn5i+(yDY zx}cR6pi7I5|KM=~jR3t|Q9)~9-03=IP)HLkVHckaU`n6gF;eG$Hj833`at=4$`^sT z>G}ly)21{c()@M<)&^q;5d|fU^7---hx&>xgA77FraoczwtNx;)&FdjN*EM1{D|5L z^-2S1&O%#Z#VS^nTK~iRD2lkj&~^~c@^WHk!&DV_bpK0kb+l@1_4}_tj8Zsc=hmEG zA8<_{urv&x6BU)3Z{1pNY#`F01aWkK@=Gnv9-<|~Tr}@x!347!nNTA*ITU474!;X2 z)~)~^7>lBaBqYxqSzEd~y!4X)zjgjr8I6ltXUaPj;^OE{0v!8WK&9iq;}=a){bDLK zm{9;C<;fNIkRfmz-{o}mP%7;RiMf^S%~2Xw3Anf@eH}(1oTHCWg#wctkhr|GaF14% z>{l6_DfZ~$3IynK4l;8C99d=|j`ugavL9g7RVG}sp9QhM=mjl;Cd%94L@E@$pa zUw;wuP|7UPc#2E6V-u|PotFgg(ag!xl}>+*Kd;agZ(i=unJ+KST{!D^y7XI>sE@Gd z99-Hf*;YOi*Bw*rk?80XE9X)1!y`Qtef`}-M}60(&-P3bZm=ZYVxj2_r|5e*72Xji z?_(Bk{_H5wVz(ImemY9DetrUk_nKg(A;B(;R&vJ9E_zi6jmT2YUk-qQe z{fr~8;lYMMUvAXr^3D6%qxv-P>x@h{oVU>=+SBFYFf!7~!!(B@435jlD%^8Z^Du*B zNtxZ5q6a5}VM-tWM%WXdQk;1yDgJVNi4+-L3#IH|@|%OHBLn-x=hxn>bOS|<;gkz1 zLf6JL8YLhX+o1!Cj8d_fJbIV?Mc7B?=Bk+djwX7RjAg02By}Jrj3e?h@k_~lBL2Hl zx`2$i075n7U||-it_oB|7~}T7Qcz-a%+CG+eNkH z?LN1^DWQTTgxYE%i+v4)-JLBN-MPYx!+Y>us=O_-sW&S?X_Qt|BRH{c>yOLfNxK8O zdh~aE^nIuUIeSBIhRX#>QV4NHZn0R2oC4IYVkC*>RGQ6I*!WO+F0~g`?GkQeIMDRG z(p}Rf-CE%??-J`WohpgRCd&aZZl7CqXQN=j4k1k%M;SVEi_@wNQl$z&gmC9<910S! zxCuRvsC@eApFzYTmUwT;@B(ref9Ny~J@VdWOewx3Rj@=?qahYmcB+;;{)7O+VE@z> zC9rAYjfhGXK&hwy><&iekQGWgN=>O@R!O0I1=|s{&*#a0`-+vrpW@~w^a7$`QReYP zR3ccf9hgvJAH^hFI*PeRbVDL%aEOt52{BXmSAd$U+a9*!@fTDZbvTVA05nYHl{jg5 zV-e{I^HX~0vG2&g#6@*xkRuAo3g}ckv~{K`BR3e~2Rc0iXAP+kA?!0fD5zoXVPgcB%@#Iu~YieiMUq*(n$ z2mb1>{Ga`gjnISeHm7B0r|#h)9Bb8)XJl0YZBeCnUbeE`{api-Lp%GdN;+NS##rR? z;p9YFc@qZ6=qLp(eT+^6>`ek>9?CgS4s{zvTW0)N4XS)ml? z!41*z8e6oNOhA$}tzy)EVytvIhtcHs`x)A+lb`U_rVx0%Js#_~N6n&%Cu~K= z&3zMhUNrQyfM=3p99F?!$)t<?i|u8cy+1ZM9sjZ!+-6kTT7kfMHR5(V1`D>rphWXW!)exgX~rU;hGZZ0af0m9fdEfy0Ln#mHiu(JVa5^{`~3e0$K5{tPm^i zw@6l!;y`uM1x=sj{eBJ8dC-BhObent@Wtsy`w?drs`%(B@y*g_O*pz-6~0|dFz<|9 zR-u`>%4%(LrroC4i@Y%|k9dHB`bMSDR|F~B6o2+SjmT!d!_!erQeo|I8J5nIn8rjy z0tkZ;?ouP)Lo((M-?c>$Hw!gyvE*r$`eLo3h1ys2Dk<+2Lm{l6ek3co{l@Cy>1axempKGn&|K zEn7gcx{*BMElziu|F5yB^x7pm-C8qw=MWph+J{*BRi+D9x$@bo_ardelz@sk<=QUD zGu&(m1_nWW-JM(m{VX_1!g?R;{-BcKPU&ayNU!bTmu`2E>T6kflR_IZE*!6N-zPzS z%2G5mltZS0=O5XQo2QTh0`gbs4eX)NhfCagl416l1HD!|Y=@QgfOl&e9*?Dq!Z}94 zv6kTm97T86`SN-_w}y~QILqPL#J0)WpG>b6m{lcH^Y(y!qj>|WClz!4jTG9L)o9#(S ze>eZ!_S~aQ)G|}Atuuv9hoJk77XxH9`tjgc{6kRb6egV=LP7WInzH!m)^;7+7%r7%?G+NjhCN}UmnmC zNjdKIm71+Q)rgdrs{U*VX<3Pqu=M57DumxT2mXp7zZfgMmSt@)TE&rL@GX_Z?;x>g}55408cJUJtb=JH&(Kia+f{T${dt}FEA z>|Mg{W~XuPMr-c(2#@abg&JRtO|rbK137NtZh^u|N`$8V`5&VryxEuHQHD$NsWC-$ zyl=fW{ro@K6MW3OYrBIcTz9Yljqk+-1Cgzmh#;b+`mue(J-#;7q*2dgNG^hRd2_I| zYQ53D0trox(6~CQSuEbxmouUPz4_(uX>_7#( zbmhy&e;!30JBX*wc~19vEB%a+PVYRfE;=;T%jk<^_#rKWRdRrRAUWNqTT{5>m>s6o zJ1Dk1tg{QpSh|N#qx5AqOYRPI|Ja^lvWMqe@1K z%xQIy-NYlkH1Ni%WFskWxJPdg@?=_c*t$I0$tCT=`g*j-Wh_bKL1G;r!4)!v&Xo$x zCdcYh>|S>{+WvW{AM6kBCmoZSD+}5Zm|HKlW5!#0DY`&;?V)+YzY)rmp=Jh06^8&~ zQ)!BVA>9vPcy_v8OEz^Y6}VSO|5m%vnO@3Rh#J1s{D$|3dT5lG9}%ItjZR|AQL3(( zKK5k*pI*5{Kx`-v%PjRwx-U`;M1|mEkSj!~L|>J|WX5T+3(oUr=r8L>4LZLU)`20Q zk>v2mtswfY=1NW!jMRCcQ*FVt(EiIqYw}H;vvT{FzsrHvX2%Z!qT@7NaMRbq_V4z^ zEZ45)x`Q>dA4Rd=B}-7C)9jI$R=pnzULX@v8ev_-diP?gXhONR;qcQYBq<>=I!qR* z8!YPF4#9}-?NnShhzC{2tX)b#ZQ>pGkYSMCOA~t19p@ZwyKl}nwtOadDgAci7yBR4R>dhKyqe4R_=*rR6{c==M6B@C zfw&4PnkC5-34g!f+xca-9zBbV7z(yae{YOUrP= zt8CY%ZsPJ#SB=#^jS0mN@zpqNawR~dBc;KF0m6Tu;UTe{`gICjq&8D@g2tB>(u?F` z3%Y8|0$_wAWSSxeZ~0a6E$WgAyVDYBiXo<}k-Rtx3p?bO2lhjfW;D{q2xs(+51zWy zQfNkivYP+NWKpvFmCTEm389DRF!bY44d{$orVs#5{urJHN_v6<*^89}=9=Ol$&-Mo zMaVnoE5hj_5}&c#H=;bV?X9plXPC6)mP+_aonuVC#mjb`V-{nmar2dZSLj>s? z87v4R-&QDgP^Ry6rZ}R1eiP3Ji3<=~N++jZ?hVtB<7O2ytXZT+*^Q;80GP#7L9JsV zAeF)uAmp%RAO#KL*+VUMQ$C~*zQ5(NcgBMSvQMwb{*-j9SXOT?65!Bz{?gKWlN zt2u!xQ37MW#~7mLm4jMti?nVVt0m81Kt42%jR3%YT585pFNqY-2ituZECx_Q4&tE7 zmZKur1wJ689eNcAsj`}&SvnGX?91Le(&t2$uR{+MAo~F#-0tDV2F3hx@qPE4Ge{EjsP!QT_Y4K|L~0+?51O)E@qXcktO$qOn{Y2 zCddBIz7J^GJc#?U2}0|!nCn%17_`j!|~s; z1F^QB90fYEe5EpU1riSECJ(T_8OzkP3k$#_jEt3B{0grgD^0b!imEcP0n)ir{H4Fl z#`E#oXJ_5?*r<%X<_kbY@-wTO+nZ5G z50}$Sp=Y!YA5v)Z5v->MR{?>Hw_x>w_u3t;A#gi$CLDZ>`Vqwa@3olxJV`FU7h>;A}Mbm zvfsoPD_tL#p_RN+YtzPP?{CEvQWAC-hp8z5r@g(&kL&n7(6NWW{TVKB&k(JNWva`$ ze2_uUFif)g0cR6I0U>~(oO2+I3Sq8vF{=`^rK$B2ndDTeln(uaKFJrlYSOJ3(PC*e zjAJH!{4wmsEfo$U(`RU*4Cu8;EC&MF8i?3JFN_x9m8>QPRGJqRU>O^93xj5LX*H1e#h(ftC-GAx0QUTc#!6HjcL9{5XbB z(QlwoYq+YJ1OauM6~h6%r#((EnxHB0zNIsT6%@9jbi!Z?ar2g;FAUle4EM)Cq7W#S zf?jPrWn1rGMS?3BxSG74=FvZQFl!Y#Oo~tkFgl4T{{UKW$N>?sjjRwvv=U_0K+|UA z0O~}uz(x3EWo25kIv9QbrTvt$6RwIYAteLKkTw7TGAl_`Oo(|3N(BpMITLAhH46qF zHAC_NFt81%U}r+u0(g5x=!YoK@>Rx`<}mmU4&A|h!a7kw0)DeSSQsje%q6|zz6{i@ z{bgf^qssduLmeX+lHDwUc|w0AcvOT}Jw5sc2T%Hdp>Z=?8)z*2J)40?8IE$nw2G`U z;dnVT=5y2qm`I>H1nC|gn*q8abv+s1MY7aaUK}REi(Tb5qo)nQ9)F$~5yq(7Jo|D{W24NT_dl{$YQuqZtr2_&f43hW2GdvE*v; zRUk5?!eAOGsH1TIFspCJ{~L)6mmNwzAw}h;HaTAMZnX-2z)l--~MX)rW(XQq;g{UYGF$}PfpwT=nrRo>;=rQ=!peDtI9Ngv+I-hPy z+GoPWIwP(|Jlb$NC=Yfct`P}5^GeUxR;RIf`GkG8pa$!ta#?7ZZ3T+ zBlC3?f>{@2bawy3Qg%)B8w!|c;=JmZpQu%dhNOp)&_8_f$7WA=7O)#bU{+ghCr^PS z>RHW0J6Sj+cYk|Rj>Brh*~K%=uk1NLz*zsf%C;gf4(n{CQfYG<^*P!X@3jvvp~WQ}vUyLa(vxheH=;_j!0 zL^WL;B0$M!0aT#MM7DN*HTqGVTyp(3-+zPFdB6LiEDJQweWl&Cu`HB<`o-#Ko^VsVZdvZxK!W;J;%Wr`nXP#QtzblEoKGWtBVPZwbq zUK(V&HhIb+T}{1yemA8WObQ@gBn(<*Nf#jQf2u)D%)s;ja&SsBWpe;eown#b)&E-H zVQq*?{yJC@GvSzny|&UIFIg~PO4@7u;HLNjKup6R`~gVg1LUKwru7Ek)9`UNMLG@w z@8UBE!*SwExdnuPq$6cY;Tq6dl#rI0A92YQKEBSSAU4V_Ax7Ab8qUPUje^hS05J9sAZZPde`s&(fe|+r1@Inpqi1wl zQuB>~+PJgT_+zZCgq%PldLzXi&2^zU!ATJD>t^l;k8N`0Z1=|VfhxeO_4~eeGP3u6 z9Ed`37qbKRvf3x7K`Qk#QWKB9(&{Y`ES#UY0{lX68KALL8_Z1S|C?$&CCcL-A;>E zx_u!}UlBDdDhSm&*_gWiZrK7BtUBA&@mVlkQ4q%9Y{)jHLJ?|6ql!9b@iON}{2&>X zKeMF5cN(%zQB;o#tC|aqcKUDpBh{Xl-OR70Mq}(9;XK#Ugi;uvo2XnfTob%uI5TDm84s<8HIXkPbIvPAMGdwJs&b0I z<4h`SkB>=JDB)7xPFk$L4`|2uqv(S_6L?dV?3~dhG#Ms@#D<(RrPYd?RnN%dy9OZ4 z)s@qQJJ3Z69jKqLW(uuTo?Lt8ld_vM6LOlsadQL<83+j%hxsqYk z*H&gzC!V)t^V@72r^&x3C$9P0q*FzGKGDEZE2wDH;BqHL$RaB({~rKMK(oIJc1gKH zV%pMEBY)t7Ggtbu&MWcb7I<93PK`2Pl>}xd0l}e-kuG*3@+5&=Y)27B)175MKU)$5=@ z#FgFmjzzn=_QXxf*^#8V(rKx^GVv(yJG}BI8+Sb$`5(Dm-!NTGYX7yo8(?e_uYtNU zphO^fiO98k;W}%vbyDaL_{wtA*)%lQ6)hH6zmjUQOLT&?a_?d>SMQasO<;4A{Bx2k zXes9B^zk#ZuJe^N#pqGVgg&SKffm%+Rl)FMLk{Ca)?KdKX`a|7+JXs9Y4ZcfC~$m+ zCqc$iQzy8)zW7^BPV1r5z%cFmblrg08*rLRAA$+r`QPcAc;~GoGBV51Kc>{cH|cREwa# z(CsZGXggE;lgTr2&fLYx5C6iQ{LRh$tt;HzC9c@Tzc}8d{C2sl-4f>~1NKr9NmzmE z$2QRO_=*DCx5HDULF2G<&$rJH2Upym53N^Alsm|$VN{uVui5^lglI8fKk;zd=eh7Y zmRM5FS-3fx4_tbz?TImgd6%x(aNjY|*ERmir!6ZiFzKb5=Vk6s22LOz9>sY3Z~e;l zo&8!9^+qFC+Qy4}@htQ*Zmzsn!ZqkOTPSG(NdhQgyT-c%V7pJI?=;Ynj^-bKgG2ke zpC+~;x`lo{zX6Me!Y-SWmFyeBds4ZaAI&NoLS@;MBVWT1(t(-ygd6{8DOC% zSUob_*esML&G~$>H!h7MW0mOQ$3^*U)X<36^b>rfsONq=Xl|S=0Vko(pznM3<|Yl>NWF|H?llbtX~T zM+*u&T}-W_xHwxvb~+WtP?lrL)@Ox7j;R-C9OSF+ZSkJOe&N&eGusKTNffZi#>RUm zDQyLRiJI?z(w}ruoz0%NGjB%Bj}hp1*(O2+3;se2GNI121<$moXWGnoIP6Q)clJ{q z-Z1#P=lZz4NpDSy9phOzR+EnpRZ+3Ll)5@no@!0GU6209n=elrN4k@3BfsyZYl3x% zCbPe^@ld~9V{Ci5;`V7~wt35rstG`cC?f{If+ao0)U8aj!%D%P&0gPkva*G}vLjnfzFG26y<$}kPWMeto`EqdAx7YgEo zRrHSiCO1#ofzxhs;eLno!9cNb5jE%>#ni4>^Y*MD-~_+YjofrL{P8Pq@x&*-@sFQ8 z{4_7l5|2)%h9zo5okD|cK8n1sPyN&4FT{IU7cy)^J~+G+Wv9M)hbL3x?=A3A9HT!h zy4dQ~scp%5qx?ELE|^roCq568jb?%e3I~croup%N2eg<}zT(=;ufmkpyN6n=Xess= z?re68xv>u^h-KrPF&xnD#crCx*=sY=o)f8R>Wc(!FNcFaUZQg;;{Eq{BqiQW@>LS^ z#lFUp76|hM=RSdC6gNJu<&gB{$$zZzTv`*K_QUCjZ<8QnNMI3RV3qp^6|jA3YL6^u z9;tEJ?(nWlqx4o=Y$b9XOAUWzzymRmmpvFbC?!&LK3IQx#0nl6%U1}8g@*~#cReK564L$5pwxAvKA zdsDeBx}ZIhSoqzSy-rj-4}XqRKfXvy*?Ho>gf>|ZHP_UV8?zgqU|W~Te4e%y zxt3$>ZOCr1bs?_XiZRcJ_;nx5;~VOTr+@W2Qonj0@hCjE6dh8#ZZ5AesMN}pP=a!Z zP^2rxeSkE}+E;ki$z}54$9={#=7+ETUtQ~qHr2Pd%2(<3NB-oMvDih*;**qpt-c4? z)8&`nI!`FSl`ipv4uvC{*{`B z#qewlvy;ZCUVn|IsJ)MQNi{1~v3**O$%RLW+o>GmsbsCx@P!uw1AON3*e5DI+WiD{ zvS^;2wq|OD_g60fjb%46nV-)%(Z5RFpHd#&hYsNj1| zjS+uJV&C#<%l6ABa8h8#t^>S)1w%5~K?{#xmWx!nuJ?WI&Z6>&4e+|I1l2 zhLUd-BPo*ZDy7ByQ{(*Qw>1D>wpJZCmcz@LCT7+H?39K_wPD3peZW2)3wMn#`j_oIye-+6JNTE;kI+NvKj;qq z?fL%Q>@Dm3_uVdjrbfMcmLEZ8CqAFNgIsUw39?HlqX_cACb9TkGWMCq=PsQX6Zg@K z;m>&KT3LA?bdJ9?g7U1LL%hU3R4(0pRL9FHUiW1r_qlH5NPm2juU;j&{@p}H8T5j4 zSI;b|T%!x|`9?C~9geGBjUL2v8!d$AILh^ID~8sZh^IGd3D0np>D{+KtThl%Z@}VGbXR;TwTW{q9u&-CoR{JQhRNXK zRvg%Afeglb=?g1szRhrN?ts73JITc+h7gEE+5#P8UDv5P4>nk;zd3_K~VLC*3iK}MtE|5H$^O;(wH zy(CIgU{iaK^DU<{c|m72Es(z07~^b`nW8?C#s*zEOe67$JdZEdxbLSSSvhq$?%O;T zw5Z`CF^U^ayAB>Zb_!Q4Wt->(T`tUoK@?KIjEMzD3F*=A-xjr%5Z48qIcD;X@AarYAjFYB}(L!)ipboz2 zKGa9hM#jkPoEC0B8aZrD5$-bcnik8GDWoDj$BuXPqq@k*meaa3`eQ(aka?-G0zQxv z*^)~v*NWtE@Cy#7i`bMdA(*R;LZ(vH<8@x3&|w)1Sv-`B_VmY#E(Lxv0q7!CPU^e# zgCc5s$rp=EM$30i<#vM=wyN%2OsBGi`=qNjB+CzAhwiDXd%#g;W?C6y*CN|vD&rmiI=*4at6XukDL)-Ckw{x;KbgBw~?#_uZm-C2lbZDmE!;x+P4jJ&&xD#w&a)MdvSSjgHH2$d0Sw`UPS#|hfW$(h3M5S#t0(%nXW znnKvI`}UD=-HtQ_BFBAyZQkvO9`a7u;@cCEcUi{0v#G6Y2)cP!$M_rESTWbAV4vXox7HndluqKlzue6@WbYgYY{Usx z>+M)M(j|dcWB<16^`?S7b!JSIZ^#^Y+H;X(*oojVNGC|2joh)@2ENE}nc3nMOlD|? zWBt$@&jyVB+J0fzKXEoi1~e#r+RyN~srG?eSYn2fWB@bjBxjNIEW;1^gBWNpAZz1KJF z+#g-!BTaMnJuuoq@Yf`^mUsMy`#Ikqyeedtof@p8= zKjp1tWGOsY**i@)`z-6c=rsaE7n4eMIzb)$=aeqA5fU`BGJeRi8s6?ltn;DG^#dr5 zeT>^r^$Q=PUE3v^tEyluN80o5!>j?JG-kR5z>&s3RsAN1yH~-?>}>)+g`@W))_Kre z?}IFL-@PneqwZ*--9AuO-aT^$xvNZD_s7DW2sO1tz$b72PrWCui3yj%j95mE=kEDI z@jCuWJ@0xT@lhH%c1?w$Cl%+(gX9ALfc92yumcLI-|2<87`)-tWnSiv3Ku48ys zma{k+v$fVTw*61S=y}ul=f{_+6}gg~Cc)%?caO)lAG7}L(k4v1_jQk+CN-S-VyKm5 z=oraE)D_FbqI(aMrM(m5s-DmLZbu-5379UFt|#z7xnyXFAg&PD!8CnUqvt}QF%Bo1 zAv(w?l~^IR6e&!OaRB<%?~Bzv5XuiSmF+1I4qGH=1eqqH+%gpwwMA`Ma!m|`sFwF) z8kl4dkU%|kTnmvFMRf-IKQqyB?XYJe8hahXTd{HCC@=<~sOHaWPcp13Wn$;;DN%{E zPpJZoF;Y|Jo$=oEzmTB_@ z_cwIG;arhYi(@YLADrAc0P-LF-G%OB+>Qy1u<@{y+2H&!QK4bbd2uzMNe-YGaun03 zWcC>)?;&7QjJESu7Mej)iwJYl^q{tKv9A_5YjH4A%78N{h8X84odqzEry{H`|Gb{% z5!VpWffnYF${2)Y?|=|AbD5E9KOM=!Cq*TbnFJR|U>Q*I!H{vR4ipGA`-vAXM3|xo zR+Z|gR*Z7Vrs7&yT?=0X@K18J0%I5vF0Gb1w59>Z94Tbvg{g~B=KhP`Zhi-U^5B&} zTlCp$3jHVaN^U3p`&rDMK?NuSvQAt=Un3?Zt;t+8+(zY4YUrcEv+$0)!oLw=Ni0ao z*b2)jSVKU`oPaf@Y$rvfQ2jjY6>Eiq;F-bhX11+)(t^CR3C0#Ah$e|x5D}PbAeM9V z!0u>sF+CkZJp^iJ5&~39C6t7Q02{{?fTwoCYBVALeb)PSE8bbIEu8RyX8OzY6X`vm zI*E|x#$T1dT*$rVN=uH#op_3m!)&Dy+oqLFCO+}{S#xFEf(FG}1fm7sg%3XMO*+hf*!1^uJ24{yp^}Od1bTlpxMTfig1a312G;=p?l5+Fvt|qA-L` z7b652ftE6s1cJAi_N0?@okK5p?A#FoYiIE2r?W>1Dh_W2HY&_3mH_D zGEsOkr!u!W<4`s)K|_4T7a`d@?LT`6+4AVwP{#+n5Mo*qQx3AZHW@kClu zSH}3<9mHxB*v1s?iYAVm9mXK0Tyu$#6^^yjv5nCzjS=-ybl?iJ(zI#CGgUzjEp#FsGyjXFxWDg)1!slV8R+uNG%XCpj07+QH`eC z@+w!?zMGx-;?s>^rIlCUnm=2n)0{y6G+&85CM127)BTu>9k-LjPRIvx6hw^1ES%J0 zZWXFd{M}TFRn5p0fJwZ>coYw*FF+df*91@$OrYF zq`g$M`D+#4pt8Rk29dQ(pQ;}fA5)R z{-o`pjlw-7$3jP)B4M$~%nQlZWr}qxiP~v%lsCBp!lau?*CbxRgP>}8&2q;Yx6-IR zE|*k;GLWd2{5c)igN_#6Ost;9ibSj0WN+P5f(LWn2&ou?ght5*Nr0FFDZL3YE%e;I zYNzN=0FT>xu>?emj)g|Bh_$pN=Fp-_-P>`h{-kjd1AwlDXhkBhl6O=`X%r~smZI-C z3%nycviKM90pamz3E z?@BCp<$j5BgdIS0=adSqV-cuMSPKkyL7w(fCrZa{;>c%c`0=6LSI~5z^_UAi`FFyN zQ~&e5!Aa&|pEUeL*U^1}8lgJlQB1rx(tn!0tTyFH8 z$mibRc$?54-y~1@7~ZTs3Bomj9*Gw+=rzd~BI;PNvJkBXkTAd1*Y@OpS5r=Tq1Mmi zQDPjFatH)a@~UGR7{F+rofZ{p^3KCu$zz%>IGD7Y zsx6u$U>S56^}|pOEKg9ax)i`sJTHGpa{@g4q#}I7HBb= zlz{?sr{q+VGSrho5UNlWR;NNXHj}vp6$t0BPK3mS0h6IhS0kn+s#$uAR}3e6gXqwO zO=OW1RYB8_#5s!7oyBrn_6AaXHTxp8>R#yH6$88mbL_}$l-Q}&MG;5EvO1ZtZoDDE z&cDW9V3<+*Onr0$4yo6QWFfL1vM6X;5Sg4|rgr&+uJ!cs__O}mUKW3bhYu)o_}qGf zZwZimDVA(2dn8T*Xko>N*NOf@R~F}esm=384x%1nn54)Ix!!CPuC{w z_e9VMiI6!GBSWG6UyGq9Omc>RK?!@L&;hIZr2l?h z@A@a}m7$rXai4FryFFm}rlH@oaIsk^D2gUI21|h@C1x<}X$@mIIaM3d*pXa@0A{Gt z^1+xhLrWH7G7{9@RY|zRDg?QYS_uGVa-i0Gj7-UznrbO#DDiNhDgkFY15PK9t6u|Hj zOk@EpKvDP*AE-M1Y)CB>eW1GhPLKDXTw}&<|IXW#9h2)H@0xtD0 z7$h)h-$neZXl&$hP1O6rf|)>xD**{?l1L|DK~Ooe){mO>Vq)qR+@(N|p`xPP6htD? ztq5iSRXuX}tE(ulDAUaS8qEfv!9fTm($}qqso=sjf#}W)q&!_v4$W9+{&ExW$DiHN z#3BpmQ|ImukCi=2H2+mlyc1Fwgj>qN;#$4OCTQrWOI5p`4}PT4#BRd?s4z;BYQ;H} zJ7^YRS{O9Y$Xep^jB4cQPAPczz0J5~TwL9%3@z=fL>zJT@3p-@-VJDw)^zsQA+8!D zVoRf9hcQw!S`M?03(8(vmbwMz8hLS_G;{c}B3GSVq;(h(=)J`hEg(H36GqY{0ecyP zb5uQZG|wlKFTG4MowMaIEszEXOC_)q&I0GEJ0B_Q_v$;PvH!X0^Shaz05v!KCRa;I zvXaeFvmRRX5*;;=h>W_}qH37mDfMvQN&-A-#TrC8VN3!>2Jrz5HEVZ85B$woIN!c| z=)eE7dj4PcX~kpHZ12%3l4@k32^WDR0AeN3Mm+izRrPD8{lP^fiQH+*1~G)iNq3Ad zRYxXM2FHsjmoc~|mnvm?eW*J)N`>ps+;5cBYx?(Faw#tu<4dk2dlAo!+&w1p3GH3cvFPFHkJ_1}c!0>j+dVff%cmJP4GI7rgXVi_O51 z;L0ETK>oWYJ{gCdQIfJ31YL&D*~Nn5vA2QhjXEy?y7?4^p(xy$;*$F=K}M= z1=Fw1OF!Pv)+Rim;=KjhNCT*z>L@8!4$+32@w%yhS=npuq?`h=z+?xKNs%OpM?yu6 zsEXg;Lz`~<*zFYe?)~BtCB%dcwwRvRFx7wQl$#M^)nJOitDfLP9`%V4U)_v@5!K>^ zw5TXoj6$giXX=NLTdE`95UQJ87|d5clTn%;2DquG5;lb>$aR=vkWNp;QmZJ9^_}4P zRdHH9WT5hv+&MOBTq75X_+je@y=RNFhdd#(xH2y@jjrB<>Z8AcNBH@XNQc~F2>{NCAq<>Df4@aCU zGc)ZbTu$h{@i(wAjFak&1i$yGaSB3I!W z7^BchnU4s{AZ!_RT=k{ycITlx6*NVJ1@V-i$!1|Nbq#85wixSwmA)^3r>YpQnk%IX zlTQ&FMUar}ma}WIU{vc_P0%BCxn2T_obRrqQu8G40c?V%o9zLe%FRXa)ZI_PEGWj0k=8a***e|b z0hMEXy(2>opu(g7eqy1-nTwI5J%#6SMcmfs48ITFV(L|e}Uemzl4 z$v{OocrwvATcA+#H04Tzs8kTjhD13DfJk)awO+C%p@M=c*Wac?{%#y9ck|HpP3613 zUvd;wwfE)n%q3$Gh%1^lO;8?{ozgQi;+g<}5D)_Z1OPHb13&;!4^*zI#RBz}b5(oN zNYd4nFr<6X23EV7ysd)Ik`y+2Fe?BZvhw}=TK)haG$cku0AK(G;K>v>vjc9zgxA97 zuXNS{9S9*Hh}HlZz(Tq}V~jD9C6g)@p=|pcs$}f19|Qxk*f^%ERNJ=crh`P;vg2Wr zf!1WFhY3+#>@eAiVA;9h(iJT3DzF52FjW8mG6g^*1^^XcXB91zm3;0|-R-;EWC}0} zJ}iC-WGTs(C<&h8pQ%|-3+d-zwmY`lL3T<~gcP!DPx}8~XZ|}Q%ael-U;6r^-Wl{q zII}-`{H1~KKk|=9cAIT~4*cqu=lLJ~(u0pb{nC#P+cIDA{^xnX=@gsZdE^!mvkPxP>_!0u(gUtd3D99Yt{w|XltZjZI6 zF2206bpD?Cp>HqhnM?j~;pV+_=R&^u+hsZ*?^aE+|bBi3jJS4|M0F`E%&9VCS=pJ~dgDT5C7kQfn24%`HC0@0ZBOL+nmhoF8}o`8d_ITQXJ&bNxVLG0q4zQr$JG z$K6yv&{Z}iw+wN=i0VujP-4dRfTwCFzE$2` zB8PCf0Y&OH_i>~h-`(OD_uMEsNI!_X{+z$?B60ZMoRev3Qz0u;nl9SeYeWTa+qG#z zR{HbdQ*}-K$Bs|xpirV9mLv$-HX$3X5p#yulN*>8%20Z7{Rgr>N9TF<`5Yr1nsGLj zoDFYIbTgM=nN-f!`nMX}LnX>NC+yA6YUj||UfKEKjns0|0Y*~SYe8#`whG${CX1P? z@>FI51>hcgC=q3C8BtJ8wp?TU6gX+6_F5*bfg9|8iEG4@=-k^I(zl#cq&4bHf|yzg zTq{62{MepEp}SqrW60iSoZNkf-`K%dLW!jjc=!HQXr=`pUiIAiB;0Dt7@&d&y0^Pg z>SBXmS3mAcc;(&SQLW2**PH%*?@U|x+4LHHPfG4n6hOAlbko;j4mH_e8cM43J96z+ zy{`stXMXq_oPfmc-Z@~09sLT&QdFfkGzZEPq^6Wc$Ju^fVil_kv1KfjPJ9bT(?@r{ zXGW&b5SXU*tx`pu&#raYT0_7NC|PoyyT&YZ-x;PF9(p>5T$+lh3(^7u-}0PAT9rBU ztbg2^c7itz{Gpmo-l5BQlcG2=$yrssYAzQ_dM%ZE4Z>T%xJISSzv=LA?dFDRT9f=_ ztV=Z8aN!(T(hP!`xnwsvF$xn`(V5wfn$E&y?rbW&g*VtmCwb%Ru{R2x?|7zJK!&yzcUHuXrga6C4kQ%D0YC4`iOBI%^7 zt$3jmdbL7BNj2ug4s=&Pn)|J*7ed4`_E9SCiG1=Y(<_S}1z-iXF9inNv3} zQFE=msHw9>MS65QldtsM?M|v1!MRIkXt4WpjTuEXSg5#{aH>`6@MORk^@7--tMl%d zpAONR%%&bXhi24E&5a;c?4B`QM+JWtMD}fx?Qr=ZxZQBcTG2Z+nxETgIk4Pd67_U* zD}=6$0My-P4Vv1kJ`TF(wQ7B6VQvmm_oyB&qOYE=Z6R_~ler4h4i1&)=roO>EoY10 zGcnqFR2@s}O|K~orR2FmXnuR6l`kVjYn|}KX2CH6*d1*hPO*JUVqCbnWs~DKc>I)=!Fpn}@2zqXskmT~q-@?8PP4UkjKRKfplY9L zQFnKVMZCkryc@1K&&-fov5YjN7!KjEy%0Wn*!N*v9eX3x)_2>~1a6%U3U$`*3Az}4 zdylwS!$?#V+o+mis-n$Ts!H&ROEiePL07%kT&&a;Lx4}F_QOq8`=fwnV%J(#8HRS# zzYq7m+?~AHkM8NYEc~zt@`!ci7WA?F;GchDAe`L}eV%VwNaBP&MugdUyc^DTgw^ z7GTz~AxA95X_Ru4Uos+|KsC85`u|-EHT)vuJfe|&#LSZL_4G`R>j3RWj|FRUywPuh zil21*%YVh&1?#DQel>w7n^yfO{`;N{%|KIJIF6rN^N21YuvEB4xN?XOr-0<$>tD~J zoc(!d$=qY^(vlgSy+l2kA$QHUh#}4CR>dP2b-ZR{9aVnCPFlQ|L5FI4w?tNSFqwWX zD-m$WX*FdltHNF(txjS$k^9|gItGq$Vl_{Y0&XD>H%Tri9OQeQsQ20;L2p~3KJPdF zie>3|P;`;pyjVb;xrfD8m9>suuCiVoj83&d`QDZs@{I~(Y~AIzc4kt$hXTHAcSiff z|FMl?fjG3rz_nF(xn4e&mJhaNs<<&K-50)|*V~Ej_}8DEcT95I-+uG^q7170A5R~* zkK<44{8(cbW$~(B!&zvHm2^m zWA}O8Og3V9>*y25aA|3!mpI+z$Kx?ZXTq!DS=o##AMMc{;`mg{Tsa;-2+|GRmtQLo ztWt8cu4a=Ho>AY`%*A<|d2-yDI65^()U!{z zl_LvB($y@7t0j}WN|pSW)M2yA+mcpRQFZpi z%H0C)&DHSe4YI~(@jI9G{^|hVWNC?uDZ4;7n({>5JKcx9lff2U{5q9=*njD8Cs|+; zEq0G_2q%};87;5lVAT2Bl6z5Gz&gMynVwKSET&s#s?dlN#I0a-`P=z>JyR~&#>Y=_ zNU$lEgVWyxg8(N)QFd=*;>VsXWJYWjqoC|q{Av}Kh)y*aO`-> zyh(|(Y$cYPR|&afdOM?$Uk2TG!mEs!ji|qm?nuLWE6*&t zmUo{Gdo>)qPV-194@a_2Fp~xrM z9a@Jj9-%sw#lUeaAH|Gjfp>K{*?8ZOUK(rJz5xFyJTQH1AxpP~xkoJ55Jqp?c(g=; zqohx`+^G!$`q`6dl69W2@i3g*te)~3x@W6x|RRbb&iDSKSoF3nAYS7F}RK@Y|YH;%wnD{^hP|TXo`aH3YZ!17;MLRFhgY(Uh(8UhE!*&; zHE+>xKtd&hBPw$go196%y1$C4;-gwy_pV)PP7E9NifXG5UDkFbN3d*yN^RVF8TFrs z3Pf}2VJMpScC`(vwLBjxth+dIS*K8j-7Q5TJ=<=##?jcj{dFLPBgb#-#e{*&O?h39 zSSgB4yMPcQcwg%WoijatHuk!uto0LaR}*t^FDjROLihx{=OazJNT3$K!So1ODy!jp zLh#9PNe8)ijd}zpFug~h7Qcw`9K;whXm8g#Ls7541nksm@^=vG;P0-kp zV(L&<<-#6o#W3M{hK_+s{2r=%Ajb8#kC3DYr{sz(v%U_-orrjMCF7AmEq>_EjeS_x zC&aaJD`|UVE)?V4Ny_BiBT$cDm2tNC`Ot3hT5CbY7k z;`FTD`+joX?@DQO9y`Q|O7R+jd;A`6w`SMO{8&~ZNcbeNtU>xFRuR^ZZeYy{JALq7 zWrV1E3*>Y?#~~`27+Yo|3>&PKeE+vbNcZ@a7Izj!V`OW#QW4t)WwR<#oI4t@cey#nM=bGzU&)n&{<^kWF?VWlxQEBbVRfU11p{r{7z*#Z zTXSiImmH~Mn;u6ytMN#07fV0vzLFhsI{4QNKSCZDhm5z}sYaF|GH-HAKQcFE?@O8g zJ5x@sXAgc8_=4ggEKT?szEw;ZjU5Suq2eMrf5#Ks_=Ywfu-izj5^#A^7e;-;R-fEi zH}A}!*tER(P*5CE0O&I54?lw1o+-O50r-x(!ewo?SKaL%AJ8cXNyR=zapBI;P-w}^Gthz(&f8Tkgw|n9! zgW{(%OB8sf5OI@wKTNA4TV;?ux6hSQ-M6oE7>^e_Tj=mi($+?Jm8^}T+_}A6Uie-; zYSL2-t@8)CKShek-Y1J3!{FLZFIhb%uo^C`g4=#S zS%EoQ;lm855wAdot?xet)-lt+!HY-oENvdRndy{aJs=~cbU#@o%N-dfWP0{{xvaiF zuOmcysEbjYIL&M#y?Gm1*&pCvPx~lbZBJDKH1CdT;Wi#x{L!&wWZ6~n+9~5*ZWs7K zD(}CHw(#RWIK5rk6r4q$EoFYxuk8{Rme%)4fR1JPjWIj;+e1|r3V(C2jVDRL-W)*A z@ZmN@gUTFym8&+t?oxQfq5QVI!Bfc7T8bkyh^fU^?_;wjvLP>8?GtUtJ0coz-2_Rh z?Nsr2J{Yp6<*#jutn!xPcL(SAw1T+YAp!WmzaUiYH12X1emZAPl^>s(g` zS;WBhK08b8_Vx=q(!v^Jh#m1}p1fFJlzF(uR_a(^$EEJ4xQ{D5+A&^IdL8b_gm)Lm zwd`=>c(gH9%bn`--&)MZz^7RL^wJC_;hG61;2=a-;s$dvPeAqhg}O&SZ?GDw@|5Va zaoM0m3vrWiDG-*E)B+Jsq;y(rZ*0EYD<{gAT;U!0M)oS5vaG~PQwHKg8N`Y$Txx7T zRQ#TTe36d2|Ke5x?ZXN4ry9xK)wU9p1mX~^zWL?MPzil0UgRflut#M*WPQ&(@`wNK zKSNceAi!x!48k=djg*P=Ql@_M@GlFR&fXX$3SiXKJvAYTGrDg1x4foKSJD1aeE}L_bt(RCG_S*O!mxwfoaoQ%ur{ zvTc1b>!6fE`Oxj(RWag)hgOdEv4bVkGIB=A>Nt3tJ{b@jI)mkxeh0CJ`rRiR`+>-EJ+)=Kas8 zKQq-gZKKT34eO}oov$??vG*NO)R~-rC>b-BsZh2F&65LfxJAocDXM%=j3+MNd7s;q zQ`t=A23M`Eoro66vBXmD5T&M@J;8oELuVuGKlc9E`H6*Hr}g|u&v6C(rT}FFKKaSxOm=h3pciv&=o!X zbdFXUghkIj$(}35lQ3(=5<_(GCTE{SgJZtSlE})RSqa53f~$|glAD^D+hRO{8Bv85 z@P6`^$qaf5B2j`_$W%}{#a$F^W?O7B)pRhu8^xm`I0&c#y);+}!I=W;z>H*GCH<>X ziP_OOFb32>31{cMT-8XVax1A>nL#9ZIhRtsfI_1Zlr=L^y8up&-h&G3iK+r36%!O7 z6`(7vu`5&PDC2;oLWjG+UTI~BHvVXmD zYqph^dX_4}lQB7wX10M$QTmR5p6;*5?M@-&QG9ySXqiyMJ%K2zRexzswTVkQNnUAk zK?F<-787O?k<-Aaa4w0Oum~Fsl<_swX31qCoNT6|;<{v^($Eq^Ku5We5}VUzBukqS zrI-vQEtzbH=bo;_FwKnEG@GfXLJ$|mQ0ne& z_^NMBSd+QyF;^VwfsX$=afF(a6BmV=K+%v*M?!wO`xxuC=yR_X$M)e8iz9`QkGW=p zn1{s*fU2cifeq<4kLOz5+FGLZL{c(ks2j#X0+<7aXQ#!7XXDw2LrcevmDqEcD0xmn zO-Mx7HlKYANh08iRa9Xdk}|d&DK$lT1TOPSB9{u}CD(*C`$T>g!vE`!b8#GQHcBT; zwqy;pMvAjCmUF9?c-$9L&=K;au6&V4;+dbptd!O|VhI)vMc5>V)Xq7dZKz6&c#(pG zNAiid`{J8yh!UF#=%DMV+4WWZ2#x4f8VJ_rgqo*TWRn89@YZgegTNDsK(K_;3CJfy zN&*QJW=;#2=TOqQNo!>qe$$I@Bos%;&)hoEFiDwB62y{+HOQQVGtQZgr4C zx|XdJ2sn_5it1#M>M@YS6k%7b6a_-1HxMA9oJ)NLn>i`c3^~%RwJ{=7%9bfKpI3(< z)-yF6$qb9qmD+%blnB@ste~_Ii=hUMys2Dmpqr}+qL2h8$QBenS1BQ%$rgjnM<#?Y z{X>WfAsAV)`{d^^C{~z!tz9tqBK~k-R~~WpAUa zp%juXEZnWQ6eg?A+mbalK_s>yR3CGCVuW2!?}0Qx5DO#_ zGA1a9Ylegn8m&tCw{J`*$$QNihs1n-#1kaVwniMFg2`;$Y>avjnE`na5DQ8ur6QKw znFhfPOG=Aw3`*pEs*D7Kjm1rAk?%vzB-CIwlb_#eJ*Ecem_tfJ=9|*2Gk>!b#bO(!z362A@o)(0fe`B`090&`r3u_+BLeVQMN#xrqk0 z$?Jw3QAJ)%(g1>*sp6(f61VuSG_p4#9G^5WOU))^N`_+2AWS4`kZOBI-$mlh*k0`) zDxgW2xi@Y4JPy``a}Yuqu%!y~1mnS*wu%xUPW87>qMRtJuM4*r`tWjl#0x}} za%z@h9>_M;dvoF9AiI$fmoB_kEQFtX!Z-(0DmFDr8IB~NAfXymaN718cFypWnqVsp zZ7PE}f{dDQ4N1jAHgM%JsVj>>Ivk%FjS2vw!T4j(c)3AS9M z2%!v{XnLWJ1FmsllF~+9EWu!eY%$|l)?=*htY;g+*R&}uNg}aELJsxjUtF2fA2@V# zmRc0LYdVn9NPxmvAV8*=Vhn8K>5@n+DhfN&q%^F2q}U7t_1X%iCV(|a4YoEVux#me zxJc!Ku_T*lF;m8AH!G1n^>UMu8tkb2la&vSiUb*(pL6d#g6S=APyehouZZ$>%? z#w1!>&4--Q@NUD1Rn`oh`IYfdpL<3rYuco8wBj_le-8M_sih@DRDQ`Zn`fkpz_jzEhK_1fY!zaDPP58Py(TAumfpl zf=EV_87eps(AFZ1q1HsH*c2r^Yo(o!{li{9A^dl-NS<7J%g@2Gok~bc2L7S>CfIgvcYrZ}t zB}g~wq*^7)MW$$J5L|%?4Ly@fvl5hIL-22|$yn2G=^#01DXBehime$x%A`UJUyhnF zp@2fB(9%-~_n<$)jIK$NT)GoN)MI>t$h0lJdJ|?}gJ?G5#?>fkGLUp@@>H2trCA7} z1$&{!3Q0hY<_6|2lkjBQ>6E&WAX;e*-7Q2gBwtZ2iz1PjIU80vn+yBI_ez7%QH`K> zEleZwK`DCdh5<6DC)t3`M>94*GuOt6qRe9n*kEh6lmx27L&L{fq)EWnYTPf=(ZkdI zn|ONpxbn>X%Z>9|6#NM|0BF*4coU+rWKJQcYE!oy5^CGTG8HQ%&6|wUQ5YqXDMFp0XXWS{D1kLp zBdfaHLjWoe2f>O4Q5zKFO=f)Hwxf7UZ2*E4Q=loEG3F3v+`Wj1DLUOgcDcx}|4Z+T zsr6VwHKnO*QFk07Kw@q&)3taR^y%Fabv2blF-qcV!QPrc(2HH!VPr@d6yM%8aFh!s z46LD=Qt}6!kz~`Nr37+LFZ;)H46nR({ko4Wa3?;G4@a3w55{IO#l@L3LI{#A65x6Q z=*`^mA#^i)JfsJuNc3dR5(aL8Ob|!SmG!pnO{0N&OgS2_-2eMSkJ~nxNH_wwCyX`{ z6|G=$Xl_?@0?o{Jy3n`eweINJO66mwD3;npMS6?jLPaMq0s~n#_O#qRb2o59CqFwS z-hIgNSiC(`m!UXf3?)#}-6yfsu%_0P0!F-{DY}RDy^(xcr!y zX%B>eNBwf(uBZyy}=?>qbd6e#)xd29vLR1Amcku=jq12?f)i2JYQK<8-2 z|KR1;`I9mU#L^*$kP@O_jCpVwu+AuYFumOQIv={9N9c((Z+4mgXU!LLO5zrjBT81v zY$W9+lu0LH0bg#h77HI7uqW<-zZAJis3yw7)pIOJZRzGGyn+b=ktsi5Pf@Rbr<1fm$2S_+5G4dRoFh;sVSYss`h z8l(5vX{Q|$i&DRDc$`7A0jxBk*oFX5umTkJ36^ZVn0|EM5I0BVlX+(wS_)1EL_2Gl zWCr3#fF{vIG&u3HmHfDrcCp2+^n38 zx)deeq70oM z`Tj4v?U9}TVY1}DKU7qF63vN#2g(<1f-*o-)L<&Dc;+1>cKG!Vd)NFDtmocaM|4h) ze*Ahn`da$t*r!{aFu5L|R3A0tAN=yK>-mB8h zP%3t+)0vVcFvN-=q`)))0LTm&%@qJ)gTNZMO{@@Yy9;*RwP>tqg7Q1ZX9JB)KsO}@ z79^#*qwXjX?De)4l2Tpkqf5tO|J-@l~uYi7R{P*3d$e)k@@y1)V@g6SlUwPT} zTxa~|#@Bx6D=}{`|M8jLyq7g!%;_sG(j{MvhEu`4|0b^2t` zyxE;UQjYr7mxm4X%BWFCml=WsrL`lVSSP3mOqq4|R;5pE=J}qiY+YC5d(M z2|%JyB(c&ENcCG`=sVAX1~*)EvX=%Ol$l5LU|C=_u8`;y39l3x(`1fx1jCpu20DoQ zm;_bEoVL-LvREgdkR%#M0@BwnH*e1CGn)~g^7G3TeR1X7_%4n?e-9b&hgWs<&kDa2 zqN+LZ)g)FFft7}_Be#AG2-M5{M!6J|dMcq+W;0*Ojew(Piu5y#je58?BA^KcBT2cT z25HLLwzaDA=Ei6G;@@X8TjV>T@tDlL-EgDeiu1Qg?ygKHrW2iMh%v)J2A`Vzd49Wn zalJhr+@DLIN3T!K_^DOxlhsei(ZHaxl4=t`qSB8!_0YQkUf<=(m3lKJtDJeQZgIpc1( zaG%kvq!>}!+Z!P1Fatj`8>TXjUS@7W|3|K& zmzAHX!NZ%P&j=$0>=C?q&9)a9?j(>i!SSG%F|=-9UD4#zc~_G=LmbHF;^q99GV4M1 zgIF|>fo)l5>xF1>t}BH0ZX%7qWEq**S?t@Ly25FkQnp{m5_Jx=4O zAU0)WrXapnp&{k3Dfw0*aNqjfUeXcMHl)v^H325&-(=&1^qrfspTrwK=`Jq_Q|sf` zbF&eIcEFZo!3-oYhvC}&2nmrUFg|u=HcyRnBD`{$su>!cS+H(F?d)_pUzIbg0nvv8 z8*XH>5AgHIiq9R?qqL>{Pe*$VtKtrMM69^B&fdQRNTf4 zqauYyoapRBxR(_AFZ<(Hn7KmE+$v9lj%!&31Jn?+jP^DM-y2%n1%hlA5HfPb?98-{ z=j-O<1r+X^;h7Z&_oYYGLTM9oGga3hSATgZ}mMWBs_`zfExPwHnG1 zPInZP-b>sBN(IxZ)_dzs1nO75oH>(CbKKZHs017TmYoA(%u#K99ZyfMb<;WTRcL{$ zL%lzgZh`ozo2c26fV4-Ex+RzzC59|s<0Fr|V;Z-aSNKonHl61~qLsg|cK<^Eq2XfK z?>ol|TTny?8J_2ZgtoPAnN2BX*BeL3$^Hx>1%X$Wo1u})War;{=u-pd;iB#6=#ncE z$Ex4%B1aQ!13(g=w3;L~bcyR>de^jnQ&f{gI_9@-Zh!y1F~NiO4sa~x?f2A(0mn5^ zf_8-*uzSzrlpGFqe_%TW43`&oeNy@_9Hsy!YyM z#QMGT**45usmp&qhO%#Ptg z2~NWP0fsscuPv{!hi&u0_GnYF6*u(hCS8=`JPiIx5zm=Ud)yN-f&b`Qkgm!+_E?qTb4{Z*`S*ghXH9q$**!$G)bA5sLP0TsEsdzTE+(;Oi zD|M%)&`S9Qvtq+?-9vTxBsVnzFl&R6SZM1^f(Y#FH4AZISBJf6TI{TknX|Gjw7>WA z&!=(r4rI-y`tW4&@=CYm7AE5=nQmTZxH=iumHu+Lw>)`9JLs_64wIv`gO@R?+JSm@ zfhuY0_N11g=40|7bj>--3V;3e8NE46sd7_lQ##@79%V}-J{SPl!&caawF#(h1UJ+N z`@4VVtuGrVH_1b6oCbcMMcAzf3gASATKZMo8!RT00Q2Vij$8hxpIbWSWB73DJ9(Wj zL1<9~DCFzsdQE*3INjX*uA5VJu4od;pL^{kcgqZJbRFYYsVj2AE-*1QSH!y-JE(EC z?l-fy)_?rnANaQ7`lfm{@{9<^)_p5F^?z$0Dx^#q6l4z)f|DToKyTFD8ao;PQt?za zb)BJW%#l9Ske2FeFs_CC88z{0U)W|OU*Z;a?C&nZaNK1EB@V%T?wH)$;;CP5jh&pn zTI&6w_vN3q@H(ZCF!nuqlt5WW0suMPBCiZ0oqFsu4evLfl~@}|k&Rb6~nc5i~`ZbYT8UutPb zG^=%*T(c)IIXpoKR>XpAFHO#EQri-#?7i7~IfTt@?!9m5jrNzR-kv#yi(dEJva79G zwc_vI;jXYZPsJP4|9+Abu&%!c4`8gjZc~B&TLiy&DJTen{u$Zt5C;~dfd9BvjqKcB z^iBE_a&Y<*@wLKaR@4@Jr>kvk)aIsrUz16$QvQZtna;aAMXtK{Q9p%ec+;I`IJ^Cp z#0}07%JRaj#CQqidFVx-cfX?lMc9i1|8`%CGK4Ow`)9`fsk@JwW#$sPH;!fpllL|D zDig@)ZY}Gw^4&BMqc{M7)m`b0Lz!8Xx$P*BU=))LNV19h^3Jq{?B3hR3+71j?{m{x~-`{7{kKV4T;v3PUl%#L&4)?qh(XE6+7u>BV zdOdA2{Cp}e3L2;3T}+d+h}}1=-U_FO9!Fa=TeyWlo>E-<(N^J8MExz{F#*(qUxO2! zq(@leZR=1gX^>_Uw+qNliU7f7*!qec+qAx_^MFOEmFTW@O6$;TX^>_Uw+qN$if0Qb zPB$$p#*Bv60SLr*k8jWBrH3+2TQpm^g+QKCT*ns|`|^F${4{6H*NobrTQ7zG{-MIt z*3H&#A&@5&7ka^sqT%=UeSO8kR4|*tU`p)%ZAwaQ9&AMx(s|->0k23x_2j9jz2=qz zU?7-HeSKkf+^NQ`L#?Sonory=Ai^ma-|;@+TyGPn8%!h9W{RIXUFNx)hq7|hJ_mO@ z8>7d|;7%csClnV=;Av$&1e)0fY{kY7qoPA%(2gu9T$gR2x>5LwiG)HRPbn@~LZ+4h z2l@Md7YR7gDS__?uUx%Q(--rfm6`S`vhi;Zr)1DXnp=4weLnV<|Ah z=oG%-q*OivL(s2H`^`+O%!Ra`s9ZouQnp_h8044^1lQ~a4DW*-zk;QVN>GGm`&kPs zqlIjqxLiPQQym3dTEF6f5rt7tr{aQyl~4d1Z0d$>9nH?w;oQfdp{0<>6O0SDynOLL z?v|sWf93Bz^3)TbIVSVsU$U;8_fPu%SiQ0IVnj)jYA<9n$*v6Sr$I>)KErT(m#9Aa zy@OvO!<4;Va_(PM{d~gFzI>Oz$Tr{Y?-MNDOTsU+O2Vv|W?nnzceWs{TQ+57nQ`t^ zTCJkovNCtw&)Y1s%3easmJS-9=LH5#;-d{X^9g-Nm@lQ{mX=yucS0NKj%~u(FoR;L zIo4~5jYa#y3^JhSvX$GM+U9LD`fkhU)}rIDZR>b9reEbx>jZ{vFL)uq`Su9af}(Tx zD|mqWC+e)n|7BEwXW3CD2L_mH;gO5+J5UoBPCk761wQm{2nED8(qcr-bXQ@(ClX%f zNp&#KC3aICRL40SM!nctSuvoLGy#*tN*EgD_$8L)k^n=LAp>?GgWtm}>Zv$AJBs-72y%hR)*3i<=3>ib_dM7IxA=WN z@iiD?XAukbRzR#QPm_xaM|)D;ed9zpg%DdAqREC(al-JJbiiM6uo3)c#HYGsf6dkK z;kvUJVitttj3s+~F%ySwz6lDeu3nyiU+F-w>;H%A4&&-Ea#0Tc2?fF5>Ttd09{1m@ zy;}|)7S)>}=M9#2#CC49Bcbv1#=eh@@#x2aUL<;L{>)MHuWxW*-kp7~hvm{Dd%Ms; z)i+|f_BSjn=yNlZ`PXLy+HwEuFd+YklJf304s1YOP1B3b;Bd}tEAT8NyY5c7A@zKE zInRI@L9cg?KOIpLU1I~-oyH*e-r=;CN*or%IxA75t9FqDO9oF2)K-F!?G&92NPLcm zPuqp&dUrrIZ?6Kl5;io`)fgG#4cUjJcbt+sq9nS<1}Ht)`L&r3^GPasPCus(;^!Mm zEJQL0`fAFu-J%l#iO#XpbFp3?U6sg2dpL^P%_=P_W?zg{1e6iG^(SN!MPma-;Ql|7 zy}L1Y2H+Q1EKjj@cDCJiDqy@!$*ETnxTk12E0- z)F0~JW#*EIQu^w^nTD-wK>vM?l`uPFazA5& z{_vBRsTB8r9}7y>Gn_#K><|?df$#9g{j&}*12+dh14RgLbR@f!Sa>A@b@kJ{HI+~y z%0eg}nXz$6%>oArGT1AxG_XvJV0;EmA|lzLG`%VT5{4qq10mvi2T>HIDH=&AW_XF` z+?Bz*i8Lf7l%iK8KvhtN9bjP`hSkJ~Ap|@OXw(cwLnaZB>`;ncl>muAkqDklA*kYc zNSEHaJ?2M)iBw_MwCpBAkd;u0UXcIsgBt{H68p#rCFoTNkTn!zMUzlKh;w&WOwWugORaQ^ zCJu6TU$sX{C`7MFfXkpzTDT-+!0#Z5cCt>1H3~@_CW*D}y>t^cp%sb(q<=#X)BQ9UP;4AO3$p@5}~N@=`b>=^Zr%0xrET(gHRbTD-P22%r(7^K}mXXC=%a87$;X$EblB z=%n1MJs>F6;s6{wN~H*+jof?JxY8!lVB;1*rW(~wVX~6~1uzX(5xk-ZEI7D(WibJd zek7E3zw@K*j|3f(5QxKKjSegXaHudX1wD#Oq7^+6;h40AJn6VKkPRK-5*7in$WJU7 z)q|+yT#2oh5w8FhUF5q*EkaE2CRi^eRTywW)Z`r)au8FQcHM@AFav*u9oF6t?7;)a zMY`p3oXN_TaRfDa1S48*6xezk<#fyJ0iId|AP|M;GIVNYVyTeG6N(FzSe^qCM-m58 z)RG2Lj0l`T(3qH>{s;0CqlILis9Zq&WiKFaVTa}j|I@ooNrovkp-Kdn4#hD7Q!5Li zVJtT|)a&QfdwTCQKr@$xU-h)%%NFTZUfdXEGZQC)f=Pp=Y%NGS$|DMJl^AOvvrUj_ z9`zn#;4_!>RTxOKiN2bXMdZx=xgIbP2WLvefWV=fW$-;u%?gRUbkd znr!SJe^3=RJTveimkK?TdX?}wlXSR)qNbBt4#nID4v89Z4(A%zzHJkh1y~f{Io0Oe zqb+eG;=wd=q-VSgP-Pjkdd7gLPB2fW+fo`FO8q$F7H#*$x1ZeBQ8is7ojgFM1VMAK zO4UdW2qBHo(#$|kOACi)s_s#nE!cZ7%^Yc8J$=?89e^F~@hfZ+o_ng{*!DIrKd&sc zg8^ow*xhcCDDdlT#XV~N=32Jcimx07OgT6-%2O?qe;K#%0d^HP{2Ulxn+TN#qAe*( zQ?$O9E?QQki|B~r=%ft@3(ny1%;c8DDE_ln$m}xM06LN4z zf#ew(t$4f3yd}`86J&U{s#K0}$>E9D)r(%!i2ZMnL96?4iVW0110tfWKm>y7q!TbP zRNH)n2GvR&?O zQNS7X@Z;+nN21iT69DiJW^AHn?tZ9{Eq}^q2MSZ(#8NM^B1g&~s4@3> zP2@ouJL-fiE}#hF8&*Pry2BVqDm-JS5MsQBOISwfHO^wasNueO=d*N&5B_cO5;89g z-zjc#7Ox?AvB+r|NPuFdIAA&N>Y#pqEFV%H-f3N1<}A}x7#yT}2(<reK() z7GK^-e=~OIU18=kln{+72xZ9`BH>sxSkU&kx&A|$W}E1cd?j} zmEU?JKl$wJMhzPPCy6Z;(_q96mV|l1)(0cG8uLGCpzyAZC(=m_Iyu&tz~Pj+1^@`w zSjOU!4`$>%@gqfQ6I_u=up`jeg1z$r7{sIz;IwQa$3A~9A1FZsY2E-E{P${=CZ;Vp8!*cF^2&`~aEoPWv07ZcQnN~b8 zgr(f`V{U;*OArHkh;iDW2C!BK$vZe44_AD*)qn9qt9bT_n@3uDx64l_&|hb5&wg%7 z-BrpE5Q$_VC=U|S^8>;V(}UtifG+FqJM$+0aji>EmJS!b!%h>&-$;RpRt4lz$8C%p z1C|i5jd^>6rC@|o8L_hiOcAO6twVJFM=jMO)>f8^OLIm>EZ{ptpacv-dz#whY}A5^ z$8NnT#T}he&LS8Ac}Q{W85A0o5F8D+rwL9R(q&EU}YXJJqjQhDNW0eP3I zZTNq`fIz64Zbl9*sGx#i3Pp~iJp_R~N3*)Gp-->k#cL5QrGZOqMD^0VDLt>NBrE>% zOxjAOds2LesEPrp}Qqi5dnuNfKqT%LYE<;ump{5hOC&;EGgl;hq) zH<2FZhGS&oW%=^gb`v-CeeSi_W#5k&_?J1DHy1aY{L3u+>#mz9zloi`{ODqm?l2un zLoA1_C)pAZ13XNf;VdAdXbtm$g~)kbq2@-+$!2H~JF!B>#iI zC>X}nz%+k<>c)?Nq_yBYQZkhR?x`iHI3qsRo25_=9v#k>@dbOm$RNvR;9 zZqbb6>aP0uc!P)R}QgjZEs9(8c`IjxreOyhtT9S2GYH zwKh%rbOss+mMIlssTk5@*~%-ZEY^l1KE`{JhSfE%<`oy0 z_;DQ%!+@Cv{q*z1XWL@O;qc%^mYJT?!fIe4J9V8qEY2;VrG=+m)Ygr!D}&*&pSbDf z#pp+j%T_%&^6ciOrN*0N?6mVKncra2UDhRky-kV!omF1ECpsKsQt*4xk7wGh_PsT1 zqERVo2n5OEHQQ8_u+Td8XeXVl!VB?u9cRO<+)@d`hch)6y`(73^{0%Grb^GJkf(!6 zn^m>9`gu49I)B8Cfs~13z8~<*%wEJ_SD3m<&cn!E&)o@&#(jO|;#^kq=jCs;0t+(h zh@d{TCD%X)Q?;dW=50_L18VG&6pBy6?e|-k8Tgji7ME9^{M}sD^(+5d3v3SvbpZzT z(rk$7f)fsiwu41h2y3?@k4$4^kG8D6xBt48K+ZX-ug`#-b6Gq_{!1_9KRclf<5C50 z%HN*Omi($z^+DRd-HvlO}b>>uU1X zM#~y*4W8`T?Qc8S(HRU$2{z`2l_o{Km|DRpddhy?J;b$=zcrvhQ|zR+eYmJ_Qbp%G zHF|e7X(&HcqyH=G0tN&6+U`wG>HX#WkQaYVVdf*3>8v)XF;PsSx9g{8iwuUS{&&?3 zb=dd2T*-SLtn&I(@73h4`)~M$NGvv+bTt+HdQ-x$aRb;3=WQBIZ~9{J#~T9h0w>MMsJ15$$F7q{8wg0HZmKxx4)wC>Akzbw!ZIY!g@c`FmgAv zbSDwohN`m-HySRBUaz*Zmuz0K^^D}!fCGPvi?*I#zCmjB%lt<873FW$V-`NlEF3%m+Xy32)D5u73r`mpdOD`K6v@KdZ z)QY-pm|K%)?4&;N2H!uuQdDZUfUNAJ;`X~ufwWzGyAil|lwI}>$YCW=^Z*xEv;A6B zYb)YYsSm2hE}OuoAD}E5;k%k(=hL(Fom7RpRHOEHRU4w7BBwM*caSuxZnvO;*J1b8 z94NxDvr05|Z&BhZ*Bj$*E;uK7|DC#!4Q?9){zJNrwC%e**0;a*k8?(1^U6m#n=&$y zUt!{^=UK&XFde&1TizYST64_Nc$>zuf_Oy?I%x5AJjq znT+o%ScG?@9prSFbZjrgOfg5<0+$sA&_b#lv-)KhMhVhkHv44p0D+{P22y~~6J!@n z$h~H2QPOdpv?=E(t9pL^0WHkizx}yM@b9+ft@r-y^k>$FoT$Ft?2$Dj=8%tEbw#VM zIS2dSG=50ie0S>8wST#*b6Ukf|Mdy;IwOxX&cb=ncl!?x#;;c<)66!EbdPKgRo(7v zY3#azs6mJE_@BHHTeJ3!cb%&`f_HMSpKvQ-4fb zzS63+Jo1qz4*wz>baT^%m3w*YgLptEdlEtLeIwQ*S2H+!eeCZvr`X~>gW{XdC_jlq zb#N|B{BSo86~;%09`3w(^%7dLFBye1;Iwo_d3Q)hS8Zlxbv-zu;64k}Z`7HAXvfs` zRtLE&yn%|n=D@bUzHj9x5_^2{kxsIsb`hJTApGaTjHK{I-R!U}k8&c`FNNo`=?uQw zdGUq}2-bDSFe_B>o=W$#I`ES|OhA_r;Oku{M$;;l)ctpDOV2u@?PtWP(;U}p;=c!U ziFqUxJ^pId{~y}@FX0+pMJ?ZXq^yfi==A)ZPvt%hEqYCa7UQhSu5iW`j$q6IQ2l-) zmQdZ+ZE4^C9vs!@#1OT&d|H)O-h(eIZ{A)lSEjt>twCtopM*BJ=-p3?tzL4WNxH4i z3l;RfLCRaK;7$QOt&IZDwQ= z`OyKg@7oEoqI0%tpPXwP*_o;%&sl8beg8hAnJ6kE`pdW&1#!ZvGkhj;9jUyY{!AtK z(i*{>%VWE>FV_pws-lwtHKiJ!(nhS^xZ-JPWyT$02LK?(puWUR-{|vLwRZ-#!pMn zQ{$e(14onK@B6-slPs$zwA}iuYm}wevXJk2yQfK^)1dSc_2w{SV;fPpn^pF4Cu?jI z6Sk+RE~tkh2jxxR{wqP1xbHU<&x_n!BCBBjhc{(fj=5b%SLww;s={Zm*U36;{RC&# zS&o)%iLmv{_Es+<*6%ptrF|+e?EPTCrktuah}w`z5k-IQmFVGWIijRy>qo@;CpY-H zfzUGB;B^$%D5#6Jy_qYGmWQZ~q3E6g=>v z@Ekk(E>gYM_qX>oF&CbFH}f#DaT6Wuwdw)y!CiZuyE_L;HBGYr6~FGCC@BlBAI(N& zY}gav$R^@Hu~Y9PHoAwtHq*{0*WnrSb?@2{wm*imw32k`qj>D!!`lQV*LK`SHcXEG zsJF8pskq)%5sPO39(Y%j(*0G6e5#`N?Ijc2`PbcHgtKLQVOs|EZ(M|)t8CfeU4LD8OLKurFElQ^i*1km zublYtYm**T1}QC)cBBdH`E)ISA#0uB7tkQp8<4AqNT;9imLx(pSXb&Vg8aWTAu5B| zi8$KOvI3G{)l)=|LWLs>kUT_kh8S4zO#X7hFFJ29leF-wBlwZOny@-#vgPG5V{UoE z;oj8?5_a8*NXx*yNoCDDcA9mbYwV@VwAYmg76#Pd-&bIpdR?rw>t%+5a1M@rvn{F1 zazn3Dh*9@-)|k|!uZ}G?xb2tk6@U4+4}DwS!J(OE&BOp>ot zBK^Mo{MrX)o!X6xWreRQFoS?!6BPL_oep%~mT>JfyG_gDBJ?!LhHv~u8M z9WQ67t&dy2;v-Lc@{_r%*3Lgp>=@b1)9ifIhb=EX8f{E)?kcc|(Clipv}x0#^He9v zcEEG)Oj+aIS?({Wj{dits8Bc@VQ53Ef4A;pcKu265WgPh4mq;}?TS4l9eeXU9Y;eT zb#+Tq5}6^*=!Gd`5fITEfb~Fqhu8*37Yj$6SgVm2X>jJu!yE8^ToH8!)}Bs+f0jNzy7W;_uea3T zr8R;lm^88wRNZ*~H92^M9pI(8ySBLSq6L=O9 zk4zjcxz3lb?{}@%*6n<4PxvkIn`y)GB{9N1ocQL6ZV&L!oYJdNk zzmtc5Ul1&Q1$j!qr|<8Z;meGTtjBd!bF7vVlEj&P715`%#1OHbC8t6hZt79XXp#sQ z@8QFk$)7l_=eEvb_^*UI3J^rS&NG60z*i78=_{!1cqP^zB!15qq&%luJWKW9>64rKb$F$~AP6JSGGG#6yQi+3` zw4z595bWo7+d;2Z8sPsH?F-ID%*u=4*ZK42ZIbl8o51$dz2fgXZvQGitD6i{$yYf= zJi03Dlj1LZFq+o;xKm0+v~T3UUvl4IS=(HpRK#z)AQDSQL*#4z;It%cx{-5;GkW?S zT9nuWe{oW zFd8OG`fN#JPVP&zrh4)b+^R3{ZU|~;*{$V+LRxnAm5Fq^Gb%xRkh3)$@zg-)r;|o7 z`=lj0BZkz^kQFN+1A)iEOgy;@0y33U_hG2pJjZ>dXB!@|rkx}iPyV4UQ0+!w$|KlTbk?sMXE#KysWJ) zo*d_*4w)I1)LNpY8sLeYBq(nrGKlegxO>aufzS7%UyTTf$dD)~Ric@UV~S-&bZ#Wx zdhuCLV%#raBl-Jz({HuowFkz(ovN1)(C2>(2kynL&BK5+hKOba)>R-~l@6_}Cvis8 z3=^uT#XRf!!8;RC9w_y22IGVxtxRES&_xvCy&yv(#)6QtguQ%$R^Uk2)w+B0#z{r? zH-oE%c~#*vAu^`WJaX15ir|g%-!8DCF3+s)$J-mYTE4$plkSWtktu^$(&7l%X{jOx zOstLEpv!_L7PRg&-8`6$FGKI++2`}>oZ;l$>%_+L#F!3w;v==0%O)TGBL1Jt%!=Cr z(u@%eb9mq$E?CM9h#TcWM=g!wN&Fwpd;Q2?I%AA{cUq4&)>k$cZO8P1{6f)SQ^a4jikXcb%Ik11WGINI3l&_Tj+&k_o zk0>|Z!h@-ZoX`PaF*4T-pl< z@a{~d8B}u>wF#_TOk7}+N+=LZ6xu<-x17y%C`~XXHJAmC%ihtL6g}ibj?DlX273-h z7{rk{D0t&F*fK4-n6|#D90w0ip=);`zk+kwi6DzPlN1`FVox?w39md96i5z?9UCjY z1`2l0VK`%iP(HRz`XWaX1xD154bEu7r-Fg#1j;QGK;{@@%aa3+$c#fQ2jdi?Db5l# zMlnx!23pT3@s>vp#xL`@T9I06oRSb@u%L1nP3ICu!N@br zQoz}j!3ZNUM;oS*5(zriIN^DBPH>^~co?&`x!JfN%L9#^)CktjrlO!+Q#kVjjc~LL zJFW(kJ^Ag|7pNRXzjZ|9$_p{W-B{F#Bcy0{FLM#SQG|xQ!Z=d8;QX?kARJ(heU00m zpTH>|K?%p4$%04>`*AEI;LRll6%&v+hY%524P@iW^Jya8&YkQFF3xCr3dh#b6@|1~St?1FpqzssQy@qU;9z@*buq`ZNZHG+!O-A~970l~ zZHjB9*(a<)17Qkjtb2sjNJf{rgi#0$)F68wPv=^p1h&(GneVDqu;Eq2Nfcq`-NKo(mugi!}Q zpCEBnGpVYaYo;e2zp@dD)u1S?@sK$;L zq(1}c?*>%^#R1>$Af{_25OW(Gxf#VA=am?Q6v|-1GfpK9ik2!iXF~=p%M4z&$unJV zzyvgSMX<&wYgmM2B{UEc&aovhw~f|}lF;)gFsdv-cVw=G8tW-jVigKtuxB#cw-*>( z1{$}G2yjqwhPpMPEl~&Ol5N1u62A19hxf*wHJOeA?q?NeQaVL99uy3`F(gge6?4w5 z8iN_=8O=RTQH!%RqJXB@JI!GR96;qA6Dzb}Mm|d^4gJ|%p*GZV3*p3MEkqK6qe%`{ zZNH3pmX;0)vM>XCWS3^SYe zW5K26*6%RnFWc6-Fk5|tG1(D+{frh$gM&)Wh+Hy(;yw?I2V2DXp7m+7HTmy>#$bqt zn!=o#5;rizKolB=B`=FEfS+YrxWtIvpW)di5quJ^?GA(FxECE?)7(qKwNM(lWp^6$j^^~K`%>u2I za0p04MWum(ox>jU&kkT;La!Cq zpWph_QEmZ2fp{vev&tcvq)ALY4bWM*69Md#d7}DLohhv>0s|FFvgua(8QU{lpcU;2@0MJ1V2phM>=pK!A6{_GWg~Y#)Je9Hi&Da zlN`>42B5nGQp6xaP32%l_Yx7fvSG?ckfSw9IzVVUZET(l?3U1-IV$13&#sAc3E{&9 z5|$$sBx)^?SkgeTk_nClpb{+-$i}lqU<^1*Z2(t5LW8hn)aZ;p8=x$0rs`D$H4vj@ z;B_2;oKXt#+7t?kCR)RzX1Z9Pz04R-1=4ydVmb&m&}}TpOSFY(6owkMbThSaiKPgF zJpEdTm}o=s);_=p94^C(HJhs$;|+i(3XMg`60?GlI^l=|0)Wa1a22!NtBmnA0tn+~ zD2PaVb0R&HN*O%C27}_OrSvmN-F-C=pDHYS^LzeaKXuB;DZo)mPsT{e8Q^*=ur{7Y zlq24&D*O2eV_6J9)HHYkqsBa1AprCs6rqusb5(6J=MqNsMB@zwB4g9ZuxVd$o_V7M%AQocb{D&oO6{SraevCGjxwW(zgz zpZjLh$Y{QYhqmH~Jiu^XzN9(0s^z%3N&Dg&4-oI`xcHaL(9*PbUT4Nf(TWYbPwxRiC;Ybrr;xr#W@{(?XO!31F$N@KOKK_ z_c+?5|MXANn=^lxcNtjUmNTUD16X1jdHMA%9T(D=-A*Pez~U2q5v}}0H6lc8Gl7X(4H;6 z6220n6FcB1JfL7eR6#a(18g$f-DcL4NcI^wthMid218_KFDVHJV~FCo6vZP-h{1Hx zX`MzMu|YYs<4#A8)fkr+lnM@fAs|Em05bzeGX((JXDZ2LBT}fg>uuB1ZJ22Wnm>hZ zLC_F|ktO}Mo3*di+EOyrCs`Y6EaO^oZ5?<(I{?iOAwS0a0Q&NqpFLml58Sys-_E%l9d2x8b;HhA>e3z8vs9?3I;unI zj?mx#%_ys5$z;EL`_$&!GYn2XjK4%#pB@$LS4AFLZ!@-s15;KNamQZIkw@iE%6sW& zR#4`4^Hmdc%6YKB0HHu$zxy_Nr>eV4RELFShaM>L)%_+jS@qnRSo!5=4pkGnuq?ds z#_Vf*?;xR}$d5Hst`zFMxHP5PJlVCbtm$W?%#ABoQJ-_gdHKDZsCJWjy+I;$9$59q ztb9=IuDd#-Rp@69l{fjzprGBYf0UK;d1&d5?1srG>I+I2&av^<>*U&@G}(RRZhXvV zD<|4y=*3+()dtm*99r4j!EpGMI@v6IT3p#Ua(V8qf%RzroMv~9P%jpBi^tYO5}Q5f zScGTs)B0Ruu=fs&dS_zI=R8}m<_*jGnP5<<%3o1c=1c2JXnhx!bLp0Oj9OU6U1Z%w zkvpM|`Ov&m>NNAup+}vU&CU9jzxfT&*7V=ZyY8bqEeBsI^q0A%6Sw7zIGNbm%@gXJ>Ql7dx`o$15(b*?%fYNOPrLQUs6=rzHe%Oas_( z1h+Qgg1SCKD5YGy5Df2~z5Jj|>J1L?fW+Ez4x(-Kzr9QkU4O|WoVFyqO&mc!xgQCr>h+(5@5gKMZf-a|o zFRB9<14Q?MDKykWk15kRvNGg+WEW;`!cMH{>iR4Rl=|_aG;laTvK?gw#In0}D_0J*)t(6O35Y9U}!XFU=) zr8gFC4d7GB9TN7LR5tbY`EeZEo*XtlTTPYK9S4S@d;j; z25HfC@(Fwt`{dR)HIoTO;?AW7kXh6KLzp%ccS`yV{Rvb$zIJIu!} zJZuq^5Wy!$mqtNiHMM(Wal!pho-L3k!84_4s{bM%d zO`xnZm3xbYg^3?B&&Sri#&LdFfPM4sqpCmVGIux5VGRV#b<9oB*Pitt3yGvL^iu&& z6P@$Am6Q5E5%~^Df%xz6^46aBy>$4X_OT;r)Y7fs?PJdZ*}~W2{{hOPqKSm#K<_fe z?A`Vr8);)*!6sTEqv8-g?H?m^4=?<&xvYNV0*r6=TI);1c`30vqC(jAS6O3xDG)O> z6hP}J96&XcFR}pXDs783#*LD~SK6sNUhD=I2Z%fhjZRqiHopjY)@A%_rM|$YT8<%7 ziVUy~k{X4m1Fe&*Vpmf4{AMgH){dLMh2alJE+g=iOO5g1aN;9^akCIk%;x|TD4`gv z<>bN_TV`+msFJ~#lFWi23kDOzFSGKixmL-?tMYs-(pr(Bg@^cw z%8_p|J&nd+N;f)<;{$dx~QC}}fEttoRakHi=jeaC-j`Yg# zS=U)P$}|-bK&keI`kLA0LYX1(*}*}hse<)ansU&?JY8UTa2!)#JDGFVp-fX9fn z`=m8J%Ep=BRbG4A4vtJ*Xj3R4QVB<^MazyASA!8tzw*QVg|452)O-~ zu1I2GVc+8~JG4C~_Uw1jbD8!_Fq4L~O{v!4|DmOY9HMVCHyyLKbc>1K(q*FT!C-zqtMZ0&zEGs4(Q0W|us42b16*-!WRgC>wo zdlb;0xjwA~K@MRjm$JJ|^Ba0(`?+P9R)mi%a0TtX?< z@4d~|R+pb+8fEvE-nwItKm&>;0-|ppP?|;^;#SDLQLT}vKo(=;%hAcD{KHdvN(plP zM&k;C35;CDcR+g*(jHuMw`jK&>wT5(RMg2Lc^t7iZl0QzmgqW|tAePC8?YJ(X)Hpf zTe-HmzgE)6<>fSaHgN*8_vlWBxR$76eG53gvd@Ncr`d+~Ev8Bd7LH#|kCB&`aeYO$ zb+MB3&QaPjY5^R0VbccyLM;>Ru0mAC5riS~OP7oajQu}BQUDrln9Ls&o1%e;*VdA&_)I1QBFl)lcrS!QeNGDb!n#wC`ZY`U#?krh4C!2)Z;YL6sx37O z^?&;k235~bU}Q8>vgVAM!&kwT?S4<~kMD(*rF;A1?9JZZebL@UH2$Ga*cSw8XnXb0 zz#&(*$UAp;|%lD33j}exqwW?q2CEQO7l}@qzg;_&E2mkit**Lj!|nIKD)h>YfTt zpT}5q`l)#gd>LGfd~AB0|4}BTd8XuUo>wl<-AYBMUsc2$D~ zZVL%KwWL3CqDwy;pH=MPGr>+)jfx<~zNRabxsypWoro{Eo!P){HyO;SJrj_~(l@hP zU44B2*UE;@qRd=fwup`w+OjTQN5AQZ!Fdy7?kvCuP(}18WFzb?CqNVm^tN9J-8R^ZzfFJ7Qat2_FG$a;#$FNpBnl)(P3PQR zfuxWlG}4*M3|tS6`*SvS;@_2dgq=FvB{sx8PJyUokbnh0?Y@qX>-Y`K|N9NA8`Fz+ z`-bpd$|MQH2wzVvE};%0hz0`*g1e?llHdb&AXix=c3V^zy+Q`fdEK3(zjPD!^f|;P zz(N7hRUxUDdPtDQjchg60#yLjmHP7ZTEX2@!%aS;xP%b;lU(E z=@^%~>@Mn|z9UJ)O>6yhk*San0yI7cEdoNovcNa`9)a+^x?>(;qf2NWw)7=0ymA_= z(Grjl0yHHDY|&s4u{-qX!HSiWtV_Nht3Gsku=AIh>Am9I;2?l#I*?mgCIK?wsw3|Q zVUHfB9P5TJ`p~Rf>9=}sIJa1cAQ}%O-GJl!0J2y3~8!FDthpGc%?Y?{M{+O|~+!MlGs>Qg*xdIJZcM0UFu^+nfO3;IjiK)_c2k z!w3l7c#C1M=USP(#zwS+Bt!rW$$^oA6R-zx4BrP#fcp8CxTwG>%uwgS-LvvcX>o|? zhlHHh#EH9y?^{35!kkX<Y3c&b59)JVoWo*==a8OOU4a@&s}6VHe>DhQQ2$zMm;I`qq2wQ z@Mhn4!=by0!@K>99uDtzZ1HP`y!GT9h9z8LATc6 zf*8R1P`gX5zQ>i;QFd|wfrAizpU_% z#m(wy>F!f6ww|OL1+ihuCRi0TMzaW_R~0Mk1p8xkQsMW?3i=o^^~~?PDdS-zeH!{o zYR`U`P#y2QnK_}-^at|HW8V#XFE7>9>VA-F29p7zuL&M07-3-VBYM~X8*Y?|@b{Y5 zv{aN3gp@(c4akfaSP2je&IpbR9wvVYY~<=b0EKEmH5TE38Z(*KOX3DhnkN2V zFTbq)C#$WSu-7>&r<&m%(lVK)5kgad?g&s(x`4Z#-hShJD&VAo4w-}kyrC^YL2AYw zN;#rue+hAB#lP*$e_TLt0TgJ+s!rIN%{pP=)WpC%aHu0%smi+BKnnIAEP7NoJz)1Fd?AR>9v$LFcXAUYP{Skqt}W~uFXhKP+?XR7Gxg1mDSuoEkJ0` zz<`yky=Ni`@XkY#Tu5%n#a<$|2$+B%1cPfygaQhf&?uOKbIBm;U}NmHZd zH2OKq$C7TWo*^mYali=bN(cmo6a(|B_Lq0^_iEuK^0M6jcpvAF7wXQ5xEKr2co?~G5F_6h+Tz-15sU}Mac7%#IHg`fvB#~3FLV~ zV%MP|KvY-gZ*Y0KqSxUeKvY-gc5o9iL&T`U(1GNxsvOsOA!1aa=sfnA<$kt9UkBD6gn(; z=lvAX8tt|S;~h?FB>{KgMM=bI1oS>4WV&2^b@A2J9}*biOK|fqlluhFMCq9YDxmWU z9h8{Ss1qHF;b`vb;sRCl65l>0DTVk$ty6x%f_|Vq{I)Fqd$oX1__N{&tL*RN$@t;P zE!GxaMMrRW%NA&d-sZ3fHYPiRg+fG(2w|K0^v(pCk{Hz#vqV9oI7+_QCQdt=aRXRO z6wgQY#!nubyg=4mE^GH3NN8;F>0xOn=4tD8nUCbJlO_P-ziTO64*} zpfyflgr!O*w8-Wlcb7>1h9_T=Ko1FWY0-7N%asBOxH0M(f;*K4rtN9ih?EKus00zq zf|TqX#wZy=aVOT)n=;v&jd>^rQ$}Ku$SbTw0mIb{;hdUi(-2#8M=ypImP3gFAxsvI z(p8goB}k_!^aB+ftTH+$#)dDgTpBaC$lT1NRyYPjdsi|YL6ib}xQ2SgrAee`2H0J& zj3<=!B^<3XAX-Q;k>PbKOidO$Ed>ZC`T(uGKKH~@0-#h=IkPF@fiFA97MY385oLW<-UQfN8D6GLEFi1vFeJZ3>x| z6;j3wNLZm4sG-Ka+zBkv(QSYIeJhz714^ZY#tAWGcx}fB1q4YaBS=%2Ht1z~h8wky zm?3IlhEAuM2CTOi&-CX(sc^~^CFei}(Z&F{N<$pMU=QU?f;?qdq;n|KCkQAU07+aVTyIl14OP3SX23g*b>e=LX)GgD=VgLL7vf zaKA5_0)rgNn?mn|nh=98$^t?h#G9}lFPZ{_9Lk$QPQ;o}gD=VgLL9`K@O>|u0)rgN zn?kL`nvjDp$^t?h#G5ePKKcL{5D)?Y1OPKd1T_EvUsPHt90CfkE};CcF#D`7lOwLJ z>(bnjY3x8H{}8A#IdVxI5+DEOtA79p%nT9H0N6nRxbeD+2ao`3vwLd7o$vt!!q@P1 zub;|<3J4(J{mIO1lFX##y9Bi&+Wi-!V%=_164zx~&xtC=rpHa>xN&JB#kSUXoRYzI zJG~wwW1UV*Ikn@aU}=Hkkbnd{!wCQYGypXs004Y;?B>ZPhK%!e_O@?Iy5%W=Y3_8- zjFUNl?aJ7VTG?qG3eUCWTLGlPOD~-yk|iw3$&&Cp_e+%ieVKWO@|TWz$NtO4k$3r* zSlOPmxmp{aKlGSCm8|b_=rP;8Av?y3*Z3lzn~x6WPF6QZiJ5(g+|VEF0}p$he}6KC z|9trCeA#cj<;-p<5E>Yk1H*Ju%`|8}_QJ#baL`G02mW=G_eT9ndOQ7<{B0iW_9xSN zhyE}1Up~&~B%2)bygqbgF-n1QdE}lLb~YR%jm}5l?v(0GUR2Hr3`&iGOSLKhR)VGq zV9(`Df;@Cs@zt1!1(Nkofo)KY_+`MGP+SG`97>^Z&Lqk@KeHOkXnM0;n$uOez&F6b zESXU!C8~@M#RVJ;oQ!y0E$EIfbEa3$7u5Sqn;uJgP%jC@>x)C>a}po{D=1-aT8RYU ziT*HNB(#f5cBZpgefsg08K|7mG-N;Z&M2~x)0E=`>H*bwij1IWT#uYe!c4)!;=;pC zOyiHhB5-@r^*8U~YjCN4#Llh#4XRvJQglpS;qa4q@bD0M@$NtNHM-CJkhubZX9rr=5P2$054z| zC9Kq~8^y0#*X}s^K((D8Ol=2IKaW0*_HTcojHjt8W4Qdc$S+KG7-YT@c?@SspScq5*e z^XY?$(t)q^L7)1MPNR%g&EdG5b_-MrJb1j!j9e*uUMPBbFGEC7wIY!F0g8%P($otS zZ$b8J$J6m^T0^C3Gn_e^p`Iw{AslXB7eWM^q&s5?IVU33kVo$d2#+&@v^x%+Ags1 zdhxOWPm-U~JwlZSsPWHh5B#-aAd0=#=Iq(E4J}%Nb*HwvyO^Xv0G0z(xDbYxB2N@% z8{FCdE1eN#L^RE*dLa=MZfZ)~eHtKhR1LAA32tb_AfPmJ09pg+3L5H~Jr1p>VWOcC zqUEaF$cP}IG_#yktM*nRQuAGeT7Rq1zg3E^sG3kGQ0#dSE1I=*^(egs9%XNZGplZG zQ)3J@S%fUc5Kx+#JP1A1szU8qvexNTFUTgex~dC@v!DURnG2(#yAk6V2}zb|`mHGn z44hf&RRRNR*)Teq*$JbeVQ)Y)-x@OQTkwsV9cuvQfNozF;>_~iVP`-6Ubf*|W8}^| zcC2ndl-A~zecK9-0iU#}*Y=9JFw8yMv58(Py~Dr2!oA(UI~jjji*Wh@-ILI4o5L78 zY)-$w?hXhwA#aO`0QsEXS_?R`^& zeR&M8qwPb@uO$;iG#D@F5OKHHTV*9qP))z>xDt>DwH#MjPF+SbAdUe0cq{K0 zpadk;tj+4R4%ERPZ39f&&;79Bz)?X8n^Ng@&WB!Uj1*E;A0h*y?L&?cIOs1^^>5>_ z;3UQ>TT>au>(&)eF;qJoYgq<0E}@``na}WIvpG1yTd%Xdej3zD&y+8gF)3OrojZDP zAFd4O0o?#uGv&j?@w8YbSco?7_V>SeA~t!gbMU)f>mR?4D(60fK(meP7&f?wkEZ zbRsG0Uz}%Xj2A%}^P}@#+$Gzt$w{<@n1!>DzZ~A<2>X8DftP`MGJybe_@@=Bw~lDn z<1HU6*d3MGBd%?JU_tsp%l$vzbs`JB0PrP5dAqmy`IDLFZjDsRZa;@5za>Mre^K+S z^}yU(AcJ}es zRN9M$+|d_%NVge@i=^U-O7+X$FAA>P8~?97U*Dy*{Lb{`!w$ryJtKhc1x1j`r46;Q z+5qE=L0jHhhJ+`WMUt=`{CX*U82R&;-e)KAuvoxaPu>7hw(}yl*RX05uBcx>j=ZDW zcP)BuT!O&N4u(Jk1BDi~NE_!SV_R|$g=yiop!rLX4UBv|mkeMr%3D^}w&#r2q6#^x zz@Ewh57fE@PyZDg3*ra_|XCkjg8ufZi^kW@V)AnLmkUtVcc(f zt-zvnS3Hm>3JwzF>the7h_Y`66-TiXk$Fdb&ozSdmx+E#9h^2AT`WSd*7TV0wj*Q* zV?`t75PX$B(T25Y%pG{kWTB}F+yvek=+C?(_BpQo{)zo8ceMLDYa7~N@7Hqivm5y< zh3TH>VK5|XGb&!DQsJ|Bc&|m!bC>7sqZX|E&#R8Um7PZp)xYeU`eK_&%#Y>ftotw4 zSSwbQz=`5EcBrnwwd>rzv^X3nR!d=*83Fns;+*5+q^;Y$rjv`9JcoiSaM`IUT22Yv?M`3nYpLTcXj-)X zf>G8YM$MrYRkx@HHKR#9EofDhQ!07RG9Ik5o3sAG?B$;~o5;OD>b&}=edV0IlvJBM zm`{Z2!p$w7@fP>WSf#8z^`@O$y9QEygCK6onl24oM5yrG+xLOd?Uz*5k~PJsoocj5 zg5IEAii|kY+Gd>LPl@;H3BhiE3)mUzWYVpR-y?)~L=nig8^W5A-K8qmlB)Ax_O%t( z!$(Z;t1ZuO4=LfZ4n>)fXvzNNe>*Yil+F>2`KldkP z3cmO&18IqQrg`aFJoqb|S?w%wF!UL4PM+MKk*~3EuP+5|CggcByJe$>fjQ@kYw(V4czS!;_7A9ObQh0tWpd-(5&Yk}`lli3 z2q!IibSRzf`bgQA4}1UX;l)-Y2nD(I6uhZ!sEb0l&sr5|JJ3~q=1aEG6;Pk{mJROC zoS9y0vfJ>k!$lFgOpDZZbnCdwm`|p9&B^ox-^zNkdytOqczW)Y@?XU9huFVBwVN~Q zUuym#8DP4$WO+%KxQE6a`-Hv6rk=Z{S=qc#M4AP$3sf7tso39sdJ^-X3Ex`)lBA$V zDv%yf%6q)eZ>-_kyhukUJU#MC3>0?Yl9`!vDc7pHRm$e1+=M|U5^2%YZ^M<2x@Gon z{(fD?>(YBeh7*t}(!;QA5vHJ&$m`JsZe4Kc0p*U>$BPv0$^Z7t**vEzNL$N7uc~KL zI#GJk0jf$h#r6PZ2kV!c(adJhoXKu5^1(j#yU4b!6UcNLp>Ra1Y*8Iq^jn?* z&+84A(s%663IRn~F1!a{uy2(G;Wc+c(wAsG+-5B*$g|F07=KSerb zHJA!JMpK?MTjM2^2DtS$p;i+fts9ggdk8bIHRwn8JUwkoSQ`$&f88ztV43aA&J|%)M3wGoJe(0-gNaW$%0uaXgh3xtzooZ)ZX1ZahQ$!wZaGPms9Tl7`1 zx;}=MGqt5kYOC^R61MHZRuABtY-yl-M~dabvo zlrq`Yh~9H#%x#OE!;VS~+~@7xiy=)~h)aLKek`vMxFOdjQBCgQOj_qH@NL|>F?9#_ z-pLKw>*lXdAuL-Pu*GongWEV4I-&T0u4o7QJz;4(&TS`rWlCXcdUq)&|x?U5Y zRh%Msl9GEXB>9oMe~#Gi?#$a5j(%h4RW9G<{>g{jpB?fh`hW8UcXFXuF*{o*uco>E z+~5x>N6xDZ-|p3acFA;QSX)uEh$Gwt+@u~B4-(P+OW(a)N@k?F^U|TVgU_ztdxvV# z$U2F%flQ2+GW8k1RW^V4^6>W`uf4TeR$*U0dUSMm&>99I4bvLjQVmkLCw&pC7=PJY zanCQ?G~D5z!_Dx%88^%fP97&7dxeub>D?p_KV9Fao>TXx*4et)bSLkCvt-PiIL4j_ z>`Mh}9eN1995b}atv@1G(dcNgwgWw}TC!Y8UI}ZIMz2ErgJa~!?|!kX;jMt%G4m}x zuhP{k%aQ8kye0DSXMJ4W+s?AGKdLLmSJ}Rt-sM~2svQsz;nBm%-sWKdtuHoAzct`~)o=z*6NJhw2@Ny!G|7W(f6C`2azWZS*2B`k;S!x1zMp z83e30+Fqv717M4!^C-;gF7FZ zI-qeMr)xm?YV?ou`lf&X@R?2~q2XHR+nX%x1{fJn-q^CP+HAg%@3ZccPW@Ks6jakw zRxNy|;Z4QI=Ep?Ae6g(Z&yUYL(&|M%vPXII;a}E2vV$@5Hlb!t(>EWFA0uJ&KiQD+ z=hUuxfX4J`^G+w{x^^KxUlsV`3osuUeJg0q+x4jI0=B4rT=_$-jGxfk_LxUraof|v zd$r*4ysA9UId2?xe{V{Dpjdj|VpZ=3LcAfn>opG#XET|=^?!>TvKur1tJw0Fx4n3l zXU_e{7t_w6&ex&E(>VVyuW*%xA#<<8q$=UQ-G@~wm6g-#UKP9Q)Z@lao~kcLKc}KP z9@(oOZBIWI5coI~<19XpXz4GhNU(Cy*^~SGa zczucB|3bgNGN(qyJpb8V$CGD%HY@(%GxtPEAR)P6-J)vGvZ;elhS(vPM%S9Rmeigq%lbVEFK;DQgmWw zLXBjoyMXAS3Bp?W|QsiRhLXBjoyMXASC39oVwhpfaz+e<% z3uQ>v0&-3&@qCbeG4r8DGE`ka^w8cJ6;fa8;afnp6k#zX5{XS0hZ8)XnR!qn8LBQI zYUtwAFSXTJ7LiLfyNfTjV!>6;L1r6SXTmUx-q^qndV(bzz04)DgDq@A)%zpGHQ8TD zQL1FT|H`3u7eE}*8HgsS+G{_;hd~G$4WmG@=Kr^`O62$T;C&-He*wKmoLIG$+Gu7Q z?i-H$V@I;cNF|h02}KdhpqgW;ECovdsvXw>C-eATlfOJrMV=qY^_9Aa{btnPypMHh zH`e{x3Tj9MMgpXvW3TU4BbJ7|f-8k0eQ!Jk87z0$X}q79oXk!7i9cp8`beSJBC3QM z^E>C_KhoLmGJx)YdwpxAh7#JSs<&!BPzHLL>Vp@= z4ACI4{=h){tl@P6Eg@G43Qgw*Dtb33+BE@17t}NP69aS)Efspi^ z5Rppb+K9&qGUi5}Nvu{fxs(d2p<0YKS%W1+^V8$gbLDh3C=aC0COHNPz2yQAnwtsK z6UD>UGOmxymdpl>To92~7!T8oD4-r=oFt~g6db}6ME?BX6+y`yC}%S*@y?4e1`;T# zGLj%Pgba!-a%tmnrL6mYv*_fb7uR7nkiG7loyqBRmQ4B|S;(^x0w3paoC zAnD8G=n9s+q&aNs1rl3NB9~MHwUMLDTw#Pb`N?vAV(S<3wUSJTR13KULJbuF6pfVP zYhxqM4^R&O)`k@CWgh4~vwS_ZHEThP;*@{Jf%ELZeMJsEkbpP?H(0L_EM4fiK!1}|_;6;kzfPURx`W{8ag2>> zLz+Uc9$}cGLya^_s{pi8P?UuZ$Rx}OptKOrWT_l`I3!UEcZT2;6taJ+{vyL?@-rqL z-Xw+nV^eibDG)?JHSi$=(L$FhVNc{-Gy%qy@m!SgIgK_3;jx@Cg^*7)gaHk3=O8K> zmJT3 z!CPCQq0jd{swKG`!tZfC0oEHvB7~1AL>M(=aEQ}dnjR3c1V}5P+u}Eo9u(zUsjv(6 z7VtE5{k6iMlnjY5##*dKdf=KHxbb!`W?;bAg;QuwfM21rg{9mH38La$jRa&65JtoV zXdKdD0a|(Z=>vKXYUf~$zGVSnLuUe02~ZOU!PW_(k8)T_HB93)Q7d*r$n_dK=fH>H zbQY{MP)VOS$5ThVn{0I@fub>9f*rk?R%9JqRIAR8VqiN$Ho*HCMPgkvcO1?|`o zMg|j;VReE?AsLcDmQXF25E~IzTZ@2N2Cb#fNZ9YywML(zx)P(H0(+T~DkK6L&Im(F zi$fRoJeL9jnT9ikM~XP3Rl0{fP#8VK1*N%lFq8Nz9Em8CA%)e}$fbfHgcnK#29Sag zbrp4{dsJSjB1I&2S&KZ_#;udY@Qf__-yoU%b?+8;Q#6Xhou?SBpNk&)ps zS6h%Oq2@6pSBNhG!fCxDBL$#LNSG)aXDhf+lyL(H5?CXRS^xxRE9TJz4Un}_Nmk86 z&e>E8DKt^xA%d$dI9E%KUB=@Wib?PA;#4S*&M`1!40@PQV~WGdDHT^?M;gjls2)HL zbec^8gi1UYXiH%ZYNS9oZY_%>gBmsF2>~XCh!9Y5)(q_hT1cVhab&CFboPvkTydpA z7U|@YRs*duL9KP(v^>VJ8j6y+;((N3B;s)cLY}OgkU^QDz9Q0*C{6beseL z-XfY|NsGM4Giue6iAM9aLVvK&1UB@Kdby<=MEU`S*n5>@a5x{j;C zg*uGFGJ>PfZSoTwVsyTzIU|aN|^lX%ScgrEn<8@`yRC*@`aG z&J4~Q6cjM}M2u7_00uyy<(!qc64vTx&I%b52x3YZjuUeVOu-&Gtfd^SuV@io$`K_- zQ?64?39*`Z91)A#4!u5-&bm75z(qwU|NF{$%p(+#C?{n90`jmGk0#O@edg9<6}1XV z^gvIg(jpl)l5I33SMfnuIA^lBL<~ezE#nQ(;UJP8QzNFS6$`Sm&xW{=fVDEm6of{+ zm?*qaGl38WK8dbnd$656i~GNIo)z&70HxYEu|uRK714`(Pl!xVFY_;aq|pQqDIuN; zztCp^7eje_zVP~t-EsfAM#%1?*gg=`5Uo+x(FjWagv$s@u~z}@+Erl1a> z=j)7L5`h$9NN?o~!ikZPqm-e^8)yIVjf`A<^IXf@oe_uT*eAS`nLGc#~S1^}!8Y6K4g08##IKNHV{ zI^h8^K+uGau>gWZFbQ%j?MO*>O=~*G898Y0>E|f_UL+Er5tw8=F`5&UpyS8K(?~(b z9TQKQSRFc^JjQ}`)>ttmV`L1#0x)0(004vrphgS;w!sKj5$-M@zQ||F7h!QIhR0Ob z6R_*KT9LvjT)C)--lkLG3W5oy9XiYLmLx3MTay1TQU1N(xbWjj;k$QQ!z%aWwVmDN z5ANg#;NM?dUtHhZZp|Ecg&)50#4q2x`hVNv;{)=4)6($bzV6+NSNGRE%KRhKa^^2Q zcgT@-G4ZDGbv!(B|+n-EKf7h{Y(^-}uI6~OCp1cl5*AGm8Gryc4&X`u`|3BGy zd>q<8sp2q%vk>K>zVuOeSXf5{@07>o@wdK)Tn^%e@$k;q&CkUF75E<>b>| z&&z{onE_@#%nLvNv^yjQNfF(pV?vFA9PTi9#!(@Hcu2|4f%1!Vbj)eyf5Q8DePiB* zWh-yJ(LEtClv|YaFXen&NyPa7;x+{{o}O4W7Tg{qK5uKb0X5_kQAt4CD*AWss7B$ z7U!8n73r5f3QvdkgMl%3-{FVgT?F;T{>FiAgH8+5Mipv~jXoFk;6PMp#n1bBsSdQe!%gG7_afo<}c$y@@yqJ-&sPC0fp8}H7f^+k1WOE;>Cyxc~ zhzg5wns~BDNM^$V(Nt=B|=b(cOnlLIImNFb8ooaL^(CHvmq>^)c zMR}Z)4iv^A;w|K9c17^|tQO)VYN1e^P4?4XY9Ajir1>J}Pi*cHGD4&}}{?LOF zs$2t%E)TA;BJ&p4?M)?dS6%;F|59{^FTdy`I7uI{hC)lN`5H-O$# z(@spM>EFX;B7>iUJ(=<(ni-(PiG zUr|or*A~6U~Mq5+D7;0e@eXv;A}JNBuLj$UiU%a!DM zNC=(|$4*Qm))n78Y2G=*`qT6p;PCwZL1PxHxB(Kji>OQ#Ry10^u zCJTUK732#>9cdkCRFRRYIg`*3Flh*a-d-_7WUnBDQ&tjGV+o9*3hK6;KRL?EGJ=f| zevri_-SxfY%pBOU#nd@ClfO_^UL6$|jNh(Hz`s`CzqoaE z=bFBo?-^KlLOp7vmIVvwAD|x~pHQ&c(dOg5wEj%c6=0y3nt=gbG1WPNsUjzk9J5~( zdSRDfQ&B;_QKrg^yyTGWh}p8vF6+)2kz#dc6O@-wRW@Z_cn<_$7UJMfaiiLVrmQfE zYzWf8w}YwijgV|@MI&=>Yk#`F(zvJk+Fq;R;fQm8FN{y4f zR%BIIoR2xix?-V!zPrG@%ixZMrUmDRk}jr->uvi`B-anDUwe_5!*f1yYx)<|3NV(H z0K1LVktbCGXlV^Jw4D!WR8xf0Qo{9`oCc>*QTRpc%|oK;y5q%dPYkc|Vc=z}oe=jdY_14y4L@va|WPBTR9rZENts8x8)A6Ay1Sb#d}*=x=JpQTV;$ zrXFQn?NP-tL8R14Rm6zRlNtAOO*>eRxNms^kUDsM!SrRUu zxAY@bw{usfSV5qoRX`<-{Q$jFu2ElNds~{j0fLQnxGN&**7QM)(&0)HB>b~VAzffD zt*TI%-};qI8o3w%cOZJaci82ckkm}{NtSXFh%1W0BD`5@v?N&(DBf=*WW0AcAE2$u z3ag;x%qK&-%*bfRVnewA@T?C(n|Pf%cUY&OjN?gqee}{f$HiIaN$m(0#5sQ!u+X#Z zwZF_1YySt!Y%A?UaHeG6Lu4QT)2XM@9m0E)_dHjy}1tQ%_&BCmEV}kIs?E~=_e6_+!fuZ9KR<+_HA~61tQoU*0gWLc-(y6@)l5^N5I}geo{o;OzJ&lWQ3I)UgG*vPL!T9aw5F z&^BG#IX0+AMR9<$AfH77^Pg5MSBpz{Ef&~$dNCCF3%2F0*adu3UP7CVxo}464w&1vT^ z>sy3ve@SnWz9cp|lP)|+?+-~Q#XwM7uzdZH#&8ciwzcj2ArnkcCTcd>k6f~cY&LRK zh)`;^t^m))(0W!wD~O2%D*J_rURx!x;)WO4VK+}N+7=y4=D^y>2IzUkTy<3i{;*0#-jiVnZxsQKW2*M2XW!U5C_-i7^zsery#g{2mz0$GiR=mu?T=OM4|q4F`X z5N6aYCNE!MGszz9qnz3efk0kx!)eVf340XF34LpUb7k@?P1(jKah&~O`Vh34O*;~k zDCS^XU$HTblSX>L&Z|0rtcPwiDg^Xk-&bQ7)&hPlAFl+X&#N!a1acB#?f)Vey~ zL`c=%UrXE?Wl9cSO^%4HF?EJGOt9-LxPf^zT5{5N(jvj&zvm(<8T;q-{^DW_Kgo+X z=cr+Qu=>e)SL5Oxf1SrcrGH;=(vkl1PAwbQwqFHfYElKa?nbz5-TS5}cT;t;4@ShU z+e2d?qyw%kvNyV=+*oK)e)Uoyu~^Y8N=V7NtJB=}HdxjBXE5Y(g57_it&sOkM~s6f zv9Zj5jrNUpD7{&HIxlk;JY}H%d-b=;5~0+Z{Vh15D{4!wIKMug7wzpK?Ny{L}tdqz=aIct@F&dA~x+nz?8pn|MztPDiIzX z+lh^KHC=sJsw)jLCLWiVx|*@2!)w69=zT0V#(yaiHn8DduRwa8pf2_2Itn#hH=XUD zJvb^3VapwqD0hTlJ20yVdwM8q5h)Y178Rnkowf#aapJWhd;f;*bmhH>3^-ts%?HjZ&E)+EbOddgEdF9xV8`l z*)!)2->%2HQZkJ09m_9N-LOk&;rZSjN5mo^(?2*&K%d=d@vwsE2%%JgiA7Bpqj}ik zrSXa`+rOA!MgPe}>}@~pk6;~QcdO~`n)C^mP)FOu%UIp#jlCUz?e75aS%3irmOA{LgZ!TFmzr*v{3z z?103zPCFL6HXgFLg^$G1yRyICV?vhQOXc0r3RbS_6+`HLIdtLcl~m9?$q z^&}L27x*n1mB%(-Mtdc3Nxm_)xQ@4eEchfwaSGq+GSK_dg4vb|UdWGleWwmPUV|d` zVBeFvrGr?mIlU~fIsn#W8kuLXMHZ~Sa2|OK$zO_Bx7Fm0EA68jM^DTdIA~x1TKviI z{~m2I$B>Urtf7d-TN~dOHn9lDy9};Hg87)Wgc_^I-e)aJ8x>PxWV6M#Ak=qWF86Qu z_ktbTH>l}sh+Hgyz_sy73!wl{B@6>B0+>xBq~=a&*wWxWgF;yqHv!r})3d@KE}p(IIPWRE*;wWh+clnx_EOTv9o9X7upqd6WVC&UOMr;FiIM zkvZis$ub`97|sA*Z+RpM4!g;SlBSumI(K0M{;k?Dk8Icg2JqC&osJ?A*UV^+F(8^~ zNxX{Qt(LYyZq-T*kkWG>BEpo%1ynGY5nIY7_aY7vSC^U##WS_Fn+YTwzIN(S315{) zwn0m`#LO^ILL}o5%{x!R2!JTWRwxg+H{Tc9AVbPu{}QUrvL zi73ky2FtisV+Aq_irgMl-jY39`7HzU;TOQ5Eiak>)JU<2+kOsok6oGCLBq;cFJg1>5ZZ&<84Y}FQHFRIzl*fyr4>obbBCQ!N2 zD~1h>Xsq#iBGAr5yzDGAmqBDhXH+uxmZGf+p>#vGh{X38RGj{@?g*6)I%9bSL)5Lp zO2&2O;%N*}8buhTIr~V`deAB?q{qFBv9y>z_2m^Swkf2nos%)lFKBOhap1CbpP&c_ zL{F5t7!ydMOy>x5B4_|p)X_a_1OHhpcK8~VbGoueulhqwIdZVjGK>^pXzUp=>?b8o--|hmexilT_f40Wv4tB##~D> zlKq*iL)=-35Fl;!04p(u1H5NR2^{B8&bu}?bU!z%m_#U_Z%87Ev~WUEREo{HgO%al z@LksH0wfITztu*af#r`jt+G%3<71U5s7ypHMjm4F&TLer_P#Dl#mHkNvQtP!l*KCjm$-oQNB)S6F6spkPL9d%sVSxq3T(#N*pn z>4!0%Il4~RIZmj|Ar=LfYa<`#0=!|CQ;A+mMS0~Q@J+-5m9%3 z-_qM);O+0OZr`hHslqFrqHi8|Qx!SEg^6-5&WI4SB}0{X4jIhfE|+#w+LB0Nf#%K*}P$g~DP zF~C|V!ztrM9F@d9&1exuOb{)S5ElNmm_P^yN}m-(n8$&${1255nJ#VB+VMP0I9)<8 zD-z&hFANcm619dpZ-7+Du-F?6mPn$!2HKt1IhYVy#33N|B2s$gvPiYacmOcXXaXog zGrR&0Z~8gc-Y;*j*T?r7n610h}?3B^mD? z9EM|+w{ne_(yWnjmwJ~^!@`i3_x?+~%iFS;Eml}xrurG@eR_%EC2BczBP~X0<()31 zpH8-*;11DmF^v~%6V=p05ubRHo<^h1%XZ6*asRh(MMAy9?xiu98ihhrGc%zqCTsx~ z01@_Jt_omSBDjSBi;1SdQI+BM=72`Ag34<42B{%nplcung5x;MP%V*pNCC{EpyVtm zLj$o8dvVgX7-Xb&A7Uakq*Dws*^N+>mT4o%{$lR}8Uh9k6nbeln3*KJ!58huF$|bg z2x#gZ0P*g0o4CGz)L!(X?Z?%3`z=q7mP9I{t3tuaBD)yYi_DsrsDy%&MRzf-7s8@T zWJ1BoBD)yZi{nx)op`ilC?i>M7rZlfCP=s47wM5g zGb8G7>{8lm$(FAMtNPRg=$F2 zlOr?p>QUU~sCi>v{AeF>zq{Oi-eN3~$3Ooc3;LJyoUV_Ac@m5pvK<8 z9l#nj1Ulr(&z_wca6k|{?kv$x?R%g^6_h(9GC|Ey9gI6|yg=x;$D<8_{8v*$fe!by&AjfVWyHPu zelhKao$su*r)i63Zz-pL6TL|uEo$xz=d!bT;1!&{VZq-%tRa3+H4CdAPvDbzp8ZZweiVGBwRCTv#<}vni78K!>tn&;DG&H-1Isn>aD%6wlx&5_B!YZovFSD zJlY0V-+o&}F*T7o#8*PWyhAe$^zKB6m1L_Q4YU&WW1Y7KiWOey!ldUL6TlI07IeaYiDH+wd5+dIy2IAB3Hp0$g(N#uqJl#Braa!<_kQ_4QJktOR$3E)g z0WXwRP`E-gi7nM95gkE7=2e_9jSYn28fz=P&3wIJiG5}ADgNnKnZzwCYW3lbr=GTI zE_>1Gd>!@i0^dih#63@hSmbg0qvO$s)yn&kd0ZUr2uJ#CS1XcjWdSsEPlp?_W5^cO$KSt#>H`2Y zGgd?Z01RLhXoB7BV*{f8abG9s!~?&6)?x=8V1QWo$3Kyoz}s@lcFgU>Zr7$>YLfQ$ zCj!xA&%I4ZHXTnI7(#Syyn2WxcAf5)iIANgCPs+ao~KEYWZ7Z9Q>-ijSkMy*7ytka z0FB51K%E^|-fw${S}dW1z5!5GTdx;j|F6psEFnD&Mk&?d?b*C)XjCj;BuR zb$aptecYFSr{sTmcz%2%S0^Wh3&f57rLHIs2d^UD85bXwk4v3PDLdod`zI&k#gBab z)IvVhvhU)mG7-A+!I6*gyvCJ9`g`-xdFS1mn>No4`ds?^E)@K@u&JNT{qyGW^eb`o zujifRCpz-U6_0oQ$<8cKEUt>wM_4>|ynARI)uwau;8naYyQemEoAB^z`grk~xwD^n zZ=5_TzFPUr6Q+)u-qin&^e|M9i~q&dB>F-%6Q95_+2dV}J7(0+mod8Q)Wd-XmFGRw zdYq{m`T5Vh)5hptf6G7O%vo`{^5bm&ahZDq^qMVVi^25hyz~Crqj{Zp>5lwgKD;sa z%_%FLoNQIj%J=^<7>}z#N=JIr6K5Qe?emM>*!%w)z72{P0Ru^7fI%S8VkkwYHNlNc z8VY#-E{l7?lQHnJF!*qvx#f0^i5UK@933-h&5;NzFk}%#N@UuIqymvho>7JhDoY(7 zDo{fPR6wk?kmwKtl_J|YNLr;zXEJRCN5>5&caO%W9vDYGX&Z={P(u#x^yRfXm4^o8 zG3t7pG$>^9pFQ)jXPKS(A_M;3P?QE?aYZReT%~Nbj@WZRQp89fC*hCrV@D+PnKsr+8Z=2HfQh14SQ#M_DWr_0%%AsIFb!15kZ+J$rfAhZVK z7P22&(76&LBG`XX5c@qaxe@=WJH7~5u`TB!#ad*nNbKfFA;IA&3V7^=Nj39D;*|xP z>8)TZ>MGG&^a(TIA;L@5jP)_6J~*V5V_azji3PGmII}oqSyH8Sp>|l57Q9yiZRImb zLlWcG2t-xErex_#Eygn2y0ol>PGdoS@jp&V{`>zSoo%HJA}LbHQ-b-pz}E^TJ{b)F zE@ni?qFVL!`!{9mjGMh~rY6l(` zc2ODUqfPS_E_#o*07b&nfh}yfLPW+VG$`bkjE@xwyF@y zvUhFnV>CmuoMh5V7s7*m;wnHHXSA^IKuzh(z6R;+Y_6Wx<~UsZ~O`kDH%#2x4R{=kEY#N*-lbW4XbeO@d-k$!Zh zpv}l18o&E4THzPm0U@VVT|PDvJJ+&?| zns>Ht4F`}3vl_8`AJc}Ggi!(sP1e|QIjy1(u>!l&hL%?hlViemcKeu)I3h@&;>&bv z+gPMb@{`+zwO6o4HZ>1w({4CRIkJP-=}V3Ce`RLQtFdW+uV2Etbh$3!S@XMFRzAt$ z=Vh)#InQji3N1@>`pC|A;IY&-fmrkmOL0nV^aWFIA=w!3W+1O^Ew-pdW(I~i46v|k zH?Dv=)|o=L$ei;qS2ov5wnpv)2P_6b*uU2y18Gg{-Man&z#q*OCAM_g)IeB|!4o#~ zmKvsYw81%cs&}nj2!g^D+(RK{3UpVlHE(y-a%+{?>e9|REzg$MF{>&m9*MrS_s^BD{u_T*WO z`yN)7{>45ARsu-K*+!J#hfHk+;mzX}*97OjAw|u1q8!|ZAy6tVYJE#xkwAYlo$!iK z)>`L!O^lHH8Uj`>AebwVE6(#7*~~m}GW4N9N?sI)sldqA*F~{1BX*oyaedW#&-%+> z`f#nKp#}*jSYAYCs$a^INMnIam1L~vD(YAb{*xgOkt7utB+ElNMH^ent+uc!;nKk) zwLnt9lz7V0Fs^`$x}0PR=Or_$*OW7F-(SK;Zib{G4bk<7T8~ZsiB>xEwq^eA+Iq}; z_!)(#4dAwIsS8r$ET>Pi(bToI=(ZAJBM*6urHPOyADh0HA~V)5@$KYQC=s}LC-yB@ zu|rRbkQum9?zABTXFxX|r2;$U8cG#0bh9p#&kX$0RA?;|@KvL7QD2iO zHEynrT}%zz?hhj=d?}PeYGy$aFrKF8Qs?^QmZ}r;N{EOX0627_K}PK+w%oYLma!7y z+?%tHU@vYCp9@}$wb#+R~g4T?*HlS+!r>8VmzCfbDkP z_RbtGN&&@Q+z3196%0JlRB0}-5b|jDqP~DMxp%0_E>iJB3S!%0poylsXk0f4Pld`g zPnnXD4;ea9UO!>>me>uX9`$73R=L`Wa;La*gfuoL-@1q-+vY?J9Hd?aWejqJ*UB>Q zprg1*N(utvwJz86`h_UTG8e7GW7RxoPkn*z*xKuf89SUpu0R%`RR#uVD)iQQ{!S)i zfTUb|P)U|@m$vK>T-UZ3*rKV?S}MIzy0+Qv8a(`1>`JiWgnZKXgGG!Yl+ewDTKnnc zIN=DJPr3+~SDx>!xQAxf`q~Udj4((ZFx(#o|X_ z)!PblINl5{-xEgsW2AaBt{&?|^Ja$_Gyo|c*FVamuE@`u*AS6@Yib{)BRs2D46-v) z3TytVP^!-Y|}Gr?5cfb!p2hfVwVz8{@t~HmB;lae(q+R2*bW z8m@%>sw;#Tt+NrGtiN3gKI$oPm+tFx=TcG==S5>b@|Wk}RNGB;yQw~;b-k@qxp`T1 zq{U47H&UZ1@a|$SU|)~7&x7LD8;{`XoNTo2dnCf*l4f5Jy~kqavjXP-@#a4(pT+AJ zIU!ZMg1rS7Y+YW)w+{ZO&V2U3+*DmU!3vaK;35Xh-gWzj6hvH0?`nX!qmK>3XJKpK zjaPZW3*oEj@b9fGW z5ScSCu7MA*`Iolrj8CpB3kSD$b3r3-6hkAIAXfrK+dO= zmELc`@2TAMLh*KNCjnv(1?row*LBk`TcQl<#Mdrz*O8_j>Gkqe(2xc3)U`06ibKRX zZh6I>1WI9iOw=BPm3<)KuLf()dE&eUQatEy@SrB z0)_YNH7i=2WG5EI6LI8Mw63wZ>>+0MiC%l{!}_`@#f*pB^MGszG;{{xN=LBh4+lRC zj~u~#eJ#9j!1F|z2*$()M2^^<=pba+Fc}Ls-ZB?ti-5h?MUw>3*6puqnDXz*CA6k_ z*56&tu!2P#_$t1wvO#3^bdzbA=dyPH9shwBan_tjR==MT>DGA!6xQ@@YJFJc6KSFn+BR{`<+Y2ayuZ$lZFDD&CVQwU$=$#ha=tXG!n7CZAeZg#yMQL zkmuK%sh+l97R^DhQhNf|9o|b*gpiH&zuXd`t@_R#F*)WMoayXHEo)k1@UFJbZ?W}J z98SUaacQar5U(_Ax#_GYzohwDJQ*6@6bC5T)*;^40vaaY{_W>pv_aZkR(1LHq}SyNr+Z8y2jw}$~? z+kjY6)?3`E%0p#BK%HfF?`=Yb^6Mq9W*B3qV)X*lYly<%UJJYOjRU^ggJ;0wfrDU= z=6Y7WD5oaP&QU+9Q;^oY=5H(n-y0P(6M%cZ>aa6*x?k(=o2W8;v`xr&H7bjNEw`d7 zf*a=xR4OM!Szr%xGr+i)@{W%~tKm0(4~}J^LK9VFk~}MGBa%mOjz> z3vKTi+>x30UGFJfc4`dii_-_72el8Wdfgn5|Hw`BGQM#ZG~YJ4uAsoV4!Z>KZDuOD1y4I(n_cjgaq{}BxW6LqGBQ|suSV}rB3f2#$@x z?4mC*BvL~Dn9(Ph8ndC@sLOOQ?mL6C;oNJg9cOKS*lN8BHIpF<*q=N+p_pl+RdZQEeTmHh zYT*NF18^_{lj_?^*!4nBNR{a3{av;A8ftH)5Fri)Ho-OnMqo~^!M52a*yLS({qFbY zmb=aj&TR-G4w)7ZY<#9&;6}2H`&CFA)9@+pb{BzqV*-am8$HNUfl!=UM76Swvg^Q4 zFvsdat3m#ObE$*Sp0MQf_tFXu^V*l zPJ#ELoXRzRO02(>jnGb|`5+M!szsJkm7#lCTu|^z;5aWsBFZ?r8|6o$LSob>L412X z{rw$n=2?^y(|Vg>btD?3QkTy(uaO4 zRTT#F(R6IDgZMI^kA;B?c*fNB2CG%#y2HCQajFmuYEv?X$S;Eq-d+y(HaH@4$PD=i zzjc~33ZAEeSMAKvfq^J6Q`ZP30QFBJ=<2$TWCM>P+*`x5ve*^Fi00< zTd-K1Blv|`nwMQrx^~8&M|tRQPlX5)pFU04Gc^$({XPo+B8gv0fyz3XWemgRp};yD zBJc#Ro7K;CKBSG;py}38mKL#F@JU1ZP~e+b5it9RznfK$Z8sp^tN906_b!-5$IxcA z%qb87rnVX0!&Sf4ZY`7(>+^I|_vKRd^4sQ-fs}pTd;=+ ztpXA*2rDq1ki~TBL#9Qo6jOsX!UPE%V-+;D9D|h9N{rB=8RenCA2A{lgrvwM1>ACl zp+a?zcoorkq)ZJwRGOn|VZs(BJlYU;0gw&gTm}?SEHOYlH#}52qex*;Sw*zKC=7Up z73C#VP@&QR03qOgD6mDS2%00+6^|@p6BQP`2F^H=R5hgtm>^m_Q7{4|&Mg_qAaz!P zg^GI}f&d}9oZ0N6;t&N0)AW+YtR8B^>JS7<9nLTr^efA%$f05l_1MFXD7FM=C0;Y2 z(GaV}2FSB`RcDijiYwGCOw4+{K&nZ35_6{o81Ed2Yb}D$4-XYSC=daA!cYw~5qb@< z9%vMhJB%k740^(&VuCVvcgROc_~wn%#*$@JIaK?B0x|{=ggI4dpkExAy$~?g10x`C zDDn3E>j|KHND#|3FgjN+G#8#tgULO4Ocp_ zp1Y>I$56PRUu-^qO*D$^C^l*61lS_IMo|ps+9V*%OQ8}N51Io^EcAXGJJE#D$gY8a zGO)4}gpr26wopjdb8dw@d1cTO{wYROj{p*T%H6r1q4Z zxuS;{gVs4sHk! z6F6I4g{0IY=L)qSL%t)&+>miWnxW2T8610%BN9u%oS|1#1HP~GD6`2`D7%lX^kof4 zcn&o_LTWu=twyf3WHL=BqoMz51W{flOSqi{O#|bH+9s6*10mr!N3^^x6DeWZn&D+q z<0z%Pf2ky&j+u<@jUR+Q`GqM4I=CXPg@jU`)nft>cA!H7Go|)gWucl2DFhLcSTgB7 zzzBy)rgu9bFgaZ)a1A(Lm^@i=cle#+%<5^>f8QKg?9Wf$t(9duqc42Z)xkMdl$kba zeE45ulzdt)K7U+s7;$(Xp$Eg&n1O?C#~Sb7@jj6syblN4e~(anqC`(_INE(QEc|=pS@J^UCEO~Ag)>1j3gsb0QoO)oMVe8w zpVxMZLw-AFXvfkQNXWJJ()B#=_?VT@=qC6XXw&z~Ko~&+W=f3U?20jNXCVz8{aX4- z>95TPgTVOuaQ~Vknu8Ti5&(c9qw=0BoJ<)!M3@e^yuSO$=8Sy>@fwf47#ic^RDi5n zN+qI6#@4_rl~f>R_rs-P;rhq_(WYjFM)vR-0JX-ELA;H-%X77UE#JYN_l1qJh3*FT zQ(fnxQh@9|u?ow^maB}25WXWQzD7(16>3%SF)-JOE;{UZEf)Ipg6eyubM1Bta(v;< zOpF2;UVl6%AFjl5^3B-V3l{0~E&7t=#tlnh4ur{aoahrHEAiuHR)8XPHO0s+3qCL=cdEc-A_^JdZUW`Q0YTMrO6UZ+O9g7IXLi z-FX?d+W^B#3v`0w6~q}3#c2*iNXxTMBk1fu!ET6GCc}E58p5cK8~xX&j<$A62#w%I zdJ8plIDwjnMvQ<~3cZGjBN7=J2X(1k$O2GJISL#DCy_J#sVEC~OrpKoNVVd5260dz zq)Z^0v4Wt;qGW5B9v6wWEloom@$vL}^N%obS<|5G*9r>rE&b z>+#ADd%f2aTvYHSp-2U1)C;UaTd@Rlt6xU|h0ZW#8WQ}A@)SSMfZQCz3GCSWWvr=7 zYV#6i}$H8fXa`= ze$Z?1s(Of}+l+XV8Yd~xf;a4^EwM}+AkbK+w3O%hE#R8yga@+o2a_HXJwqzd9PWj=&WdQHxr z7;~Lwm;)uwcL$&bL7GPBp`22Pu+QwXOJVPl@iD^@E=El8qzYkO7mkfj&7WncO0|^jU$b5EO$ALhUi%l9qe1SOk+q5J+X>Qem9I z307Uu5X*rtcR9G}Hg~VIm&qsqVU-sng6L4WwKP9KWYPqLjR$!wnooYZW{kG|8LPno zOeH$BYxD(Z)dKK`!eapdVnX}Tb9(W{RUSWmVGSczRNXamX%i0JB20cBTqklAlKAQ4L zphRPwqB%^qE3%p?g$JX1WPZ1&?9pvk))|M!-bm-#W2`_MNKR_BrU0k%h>;212wNp= zU#W{ZkJ4I!h!$XgWIO5xD%5v`k(g2Jx7R4~iCBqtQM9=NJGO zLpmu&z(WL`d!<}r1;!9VCD*16{b*~}Z=%Ot8ZF1y`?jPq&6I+8UQWlz+#<6 zt)oH6y|d%?)kI)sfXj)}Y3X(%5bB&N31pl{fS(Z7o>A}cAL2|D)Ix%?h*swf$Uv8yT}I zL}_!qBSB?w^h-WI^yp2kOBZaRG30MT!~hLO0wA(eg@q0!HHbTe!ZD+XI^Xy3yPdpq zy_T->O@=w-xE^3s1g@#fOY=pRSR}9*a4<8^Me$c&EWb1D%6iYi!~$fz08`<$P@*K< zF$A$H(eM`KJI! zzT9*02mo136-YpU;yUXkUPvFSWYn5Eut85TG`|pZ~dr^0=Z4VaCd%I9*(qcz}`OL6x(k0_bZ> z!ZwIPIn)^!wFb&Prb@=+#@_W9*et8dE!&qU{D6HaYS+qI+&el*=+4dZ%UO(Hf7XL7 z^I8D*gb4&n2|e%`Dc3q}%l8&@zWbXF;dAYv&5BW>@EOK}2#+X|SRK$Bss!GvATx0o zSXr|G2uggW6)coTjgm@zu50Y<_G(An(SB$6YMYdS}H zEOnog!Fc}8AqLd6Lij9VsGH-`O-`^7opd_s5Qz46+NHLvKAdWn*s-0O4n?Av7?5Z{ z1ONas15hIe0CQ*5zePmZ+4gq5$(xIXReS0)rS#m1Y~c#utW$I22x`s4rnyoKpQ5M)gQh+%gR{$ z>o?QR1*C6$6!`AEIM@%s!u`nle|%ropPj>gPQLs2&F{_tVY zY9`p>F;$%5)^w>f4X5WVQ!oTtw6x%*bSxMGg7VmM(y_vayh^B|hHHsws)%YWbnO(? zaX`y>;hy={vgszc(sa08Xm&1FUjEaZGN*!M z;?@!6cv(M}v}1rrlfM7Y9Iv42xH>Q>;1rQa>B#nmY8NkwBZEJYf7gEx_l1p*jTbxEhwOCzdmaXi6hkh(3wna|gX+Z@ zklzN82KDDL%0Y5_@#P44Q_L()W_n4J`r=dO2<+6M2$pH-24XY=g@pEMauOm>OI(;B zIfr}5z4*Tv389^H;(vKB8_b*f%E>ay$G83cbBS`BQzc35vqSEe+BBdN+1aoT*-nMm zkS0DKE)OGz3&_H<@R@p%z-Wd)FdL&oe+^O#UL*zi#HKV!Aj~riHgL@Y49>A!DsB3M z8cyMAfEK55m=_N?oQpzY(TZkg>S^{vNv`UHWgvjx~KqNMPB2z5fb&`+`mR9#cEEAp~Jana;E7NujH@Y_0oK zqdv{Nb4+lH!BRUu7$C_k9S{SYAyh&LxjLxx&jM88VOr#-i&CJK71YDZ_4;&Sz@;&2 z5mwJY6Qd<#f$8>ZvB!2x&){bFUDle$9l6+gQCQ&XcH(04FJ&y(u8XrkMvv+n%i&hGXH{~H&L5@aKiP;48>>uHi@1!Up&aK=*6 z5^lPy)O^bzSV|qUPoqbljWRgGv00 z-{c5{c@(ul{qMf0?xJ=rKv`6XdDB3ZGF4B(NoB4KR=~qEq|2e%SJ+p7y+0fC_2cFy z(Q@*AA0t2D+&pCR!L^m7B3Uzf28o?{PaWnBXQdkB^Q@Ijm&vx;EjYEqf43XQz)@&a^D=Mw|B!*CptgF_n3PHnA1Qn9^7JMRHA|$`Ah}E^W zTgor01Tn9H0o)+#Ahbcg0E*1nl^M2yw|xwKpXeZ1uwCcL-`v+Y?p@f~&i+p2LFd@u2lY_{LWx4gjUwIAwM{Kct~wHduxomS zP4J^|xE%VM={30OLz`NX+Dh|?U%~+lk+dzre!c_S`A+i>FFS)_h54X+*`T`_U+P)0 z%R6~9urQ+cXH$ncTmp{s0Z=Ycern7yk(aliP&GSAY(3ni*}xHG)?_BQh-IzZmBBSEiHK2a7_{u&mv`B)_S;Q{mSVb#4)-Gg@PLB{o0 zx9wUT(?(vlm@cfO-em3ZU7OD7|E*};nkxNd_BF9_L62v}TUWsV)AkB3jVQL_Yv5wi z$+eZ~Bs>DsjrTv0~QQ_y|kQbeaY!OH6mh{ExUi=xbe0n&s1K z^Y5aosZ!nXyth6{yVD(>L<|9JI=4*iNV%H2{c9W7j0JmJ=m%{aH*uF##T2<)ga^)% zQ|Km`nU3gxr7wei;`2Uy;6tJ&)sP9x$4t{Ae7C3HWyiCLOMje%$_JZR6@2nNGVM+l5QzOF@+&mJzHrW(>4|^HcK@pae8Fig%cj7fiA3hv>r^Asm#{**x7To2@|?nxzigs zPz%3t9)S_W*9PwXHLOJsawwx5fT_xlaA%%9h6b}8?j_4uyEK4c+BkAp*td8-_$%E2ZKh30MoA8{ z^9A+}qAq%Tgk@#f;2R+@@@<0aCj#R)0am7tV8H1UO!c!M~?!qUhNQ-%LW zB0Jueb!SYGQEVqo?ks`4t+K*7ee09~D2uvxc(P_7h=aXOx5mfr{|w$1jWb8P+cc%r zd_3ckay@pc()~$RBy`y-rQSO7<9Il`5heQ7fql8LiMw0s%vfSGTOM?ksx!SGIr`)6 zw~^rm)>#0=wPzY7vuOJ6rd|P9@ch|618b^4fTP62<2NY0g-3aG*^l^qroKx)^@E$Y zU3`bWpa%ir7wJgJ?0aiJQxW$Eu)Vn=DvqjF{MNysHkmof_G7sdql(>U!t>%h2_?f-iZP3qo_GJd8~r zD1$J}mPjqBM*QTp51qz5v>rLv-rY&3(&vz7(HG#Q+%@hcPOpBL1tYR=N0F~i9yBgp z%L+m}jno#m)*!kkhNN~>^+QsBMsOb4o!;}K+G5`SfKvB8aD_1)v zu4G7pXrDQyuF@%r2DXE6uJh|d^iODp;Fq5mG<;(i)X;H@aO!b&^6O_nioNKN4$ zX=t$&z2^u5WOWZaU_gON4Mz$H*=HNjeY`WeidvllDfgzR4Va+A8|Pxwp3`epsP~nAx4wUC(tX@`t3o<-5YRl?YEQLRawyU@dQ-_7 z-{8#jAMQsAp%3ybi(dCRbRDnqK*>OYOKogT?JAnP7}?Ky$Dwwr@#+cPV~X+O6J`|I z@=JLmNrghk*{&^quDNQqZY@qWt_#*4b0am{6Q(ypS;@~IPsWK07CR6}B%vOK@N4WU ztjmS^VcJ0&P^bKRV&Evq9!A4Hq<#)3l{(b{R>CCk5ZB#OkIcH2!Q$n*s>mS1{GfhZ z_3G<8!J9Gs`E{OLXNF1U2ut{Y<@a@0%w(;Ow!MuC*c-atlR@1Hzhet)u`|r9 z#}4XpnMueDLrPOw8IjC?-Lz6S?=ICshGq!$0d`@n`(>Fh@l41j1iF`9WeLYW;yrhm zi;C4wuzY?2_|Mf~-pPjrS+!FgOV`=9jrbxqf4Fus^Vx)p-R#&1%yoj)iWwi50T6Cs ztwSU=18H#D8Y~JDG2ZZ29iAGnNuT>3#=S!z*mcqdviq#+1d)6^K>U z;7!qj8-~StTDlNv5;SNY@nkBmP^Cc3!Jg0DNLT8T9i(@Ex2){kxQ(S;zG6nm_2ZZQ zSkvD8*}xp#z>)*gfz&>qaO6(3T5cWXdFg)Te;4l>ZHio;|M`N|ziu#@UCY3%xUJ1h z7ZnQKDBbTu{g0Jkk+3|_f31B&h)`bpJyOBm8kw@uXW8D|&yV}MARBd6C*WY+<0|K7 zT|x@cxGj&JU`8!t2&59V}S&w?^cSr!R4rZN-fP{p;n4 z02(N<=J^bwlrKAzrBg-v+NbpM*AGvc$Jx@=$@d-`ddQgHad~I&uD4c>fge~*Z_BN< zkm^@UF{K$YCrk$`9Zd2a>(rlv?v{7WcwuIKkgN9NyosibdBP#{uY00Kjmoo1w0Wnn zeo(Jl*RAs$RCe$nIV#Yb*vu#EJR!{H4To+3f!yEU2swYIRZ2AEG(Gfn&CWk{DhK$H zYWIV~g}Y<1dw|==j}BM*XZE-UQt6S)P}i4?nxKH|rj0_G(T*@p-Rj2x-Et@6mj~Y0 z>rNw0L<(f0lv6sI;!tBN%T=22ZZHu1mHSUjsD~Jvp}4z15}3GxqUuRXi)sK#ndVmo zFgsN!zC*ZeUnVBxX!vL{cNx&-oQhBiU9WvAe%4vqkR}s7Gr_<=x1h;cQdsLcS>q10 zC*TXXRxVZJdNIsV@|L#7`yd}6>~B1%ST|PI?h>&- zELWi{-MVVBl$9teawX_LRq=glYnrQgX(!VSx`-yO-7q;LH4=6oe%jVuU` zsV5G5@xZ&wi2UR$?dh6a3$4Z|t$gy5*)4Zyde&{bcP19tCcY=++K*&u5t$|e0PEx& zNi+lPO^O#*3MpfPxa)-1Nb>Pali3;fXn-^cBo3gRFLqCl38Jf$YmVg!_8KR~iINRk zO|hZEs+lkw*SmTlNox~SS1Vz<<_YLJzPb?USibE8R}1F4OJm$O2vD_hu>C7c#~L-? zelBNG`%4YP1EzRy;XPcb3uUsE02;;`>%l^t@KKD8SlJ$P@n1q!vv7x(d!J#CQ{uHw&bZUqQmkY z)n3a4sIeNA>4W+2vTImB!fU#aC{vz*qTHa`cmRQ^Z$s056Leyu$zNWjmkJOR(Ga3UY^Bz5rO^VZhG_Q#T|7Wx z@kBuz?mY>qqCtVA0$L{;_q8K9yAMWB!ZcG-aJbJ3Tp7?XjwFCos8fOWQG&=|4;!(k zCT8ARc0v3LSPxM7S7;d0C*^@u&eo6AjeaQ%DGejG`F~Ru+eZ89hs_ zrj$k}R7CdmAUaX00YMWD+u1vZu>^^r&I^@*_*1O!nu%n%+Loc1svfe0liQBiS9whj&q`-nG% z*7?}CB*Q8i6-XhVh@wm50Z`0@z;me9F=Yx?luI0AL}G19OnEB!P;^5;_en!qGKdR} zMiLFgJ8zUyr8hZB*4&~GF5 z`1bfYS9q=aM9RE;uzA4Ok89nIq`V6k_u?35?%%_hmPsu%Va`X8P6f4ggXg!Nbm%0FEY*;jb!;#e(I_jlIz@?rAfy2dq|hQp2le6} zK%$STOgn}+7>XB#3h$jI84CxFDU{q=2owXCz%v*UF)n;)Mqf5TYEImHwzyl@cqga)_+?yK z1)qNP+#%O~4fF0{CmKpWo0p5kz%!RhRWkB2S;-bJPDj)aKvDrVdBekAOEnpBQtd6^ zj4JaTTM!tvNzyUMxf#JA*a3GjdMcBO>4cp~VE+N3QAu18M*y{wg#n&%5CAi4j#&GQ zAl9U@)=9*a<5qb%-H_@0Gaegp0gkQ_$OC|M$#hFYgbN|ldIg{zx^EtKUM}eWXvo>k zTj;@7?5tP-y5D1I2bMt%bZJJ2SAj8*%DbqtepurP5Lstm#XUUW3%!kw2M6f9OHJM~_% zR6RHDzt9MIAM^j20jifkamsle@$|STnN4@%Va6+1(5F%gzFEN5L zpEs^Rdw0C@GH3BlxnNU-MOOw0v2`%2#MF>3=Msv6yo|2Ciyf|^#r1iBZ*p6$gcr{k z-m|e16BI2pNHLYdIKu|o4!w#>8J2~n{zDfQQ6v5Pa_YayY~K|bbwdfPc-drcF-#&e{TI-~RyJrE2LX(Ps| zpon!GzkQy_VWT>Ddp&=S=p@6nSTQI=cx`jmL5QAkwF7WRgL6(Ep%|>G1OZ5WZLfPe zqskhnnv(#NE{z>L6(2uGp^$M4CfJX(=_n##1rB^BC6t#E_Z|j5W_|bG3tK*|d`#

bplojz%<4E@O=D*s{ZV)zK7*$EtYUhZhq3pON+FbdHS%zf&x6a-;t-4?tNgxX+?(~<%? zhjjj^bdS^|4yB?YE{2{M$nH}xOn{7g1tEAXqzs*sh(M*)L5jPFd{y(F|wN)nCN1Xr)Edv2CCmjA}XEq<-pb%<_6B#5z$23ME4N#_x_6!A)P!s6a*#kY+ zI{|~9M72OFm4Y(}Dh7>g40*cpVj%f*Y|yp2J z1l0flXhzP6008=+-3Z{xWIs0qgeSt+;d8G(>VTa9fr!Gh_-btn&2p0d63eu!`w&*_ z+D~1g1nbx|_&@{Es*Yv4(-8-2$c`NjO;Q*)b~-pLM&xXpG9GE7$p|980GI**5g~x1 zs{^YDz_d{`HgeXz)u$mdCJd&Z-@-8AHJMQa@OsUwK`pZ>v@H%)xgxA-5|EooOycjE zbNQ>|)urWkF8p7Ht53<)zsd5(vN<{wPTgLfn``AvXmvNUrzpENj7S)RG@ydPceANIberEct4 z%*?KSQD{^Sc~kNp3ONACE`c$gd4o5uc|j&=HW0^XI8AH{kzg7pk6folTIa)0i`Ml z38mFc1OPo+taEXyLUYB_vqZW&CrTzEia~_3Np*fiZ! z2wk(B)0naZE&$0CsG^CPQ#CTIk!t3tl}#^`0j=gkXcO17u@cguWFWwiDq_-L)sU!C zo{SoGsoy(Qhn*HB7h22ce=kp@i5I-4qkwsn0k?9ZCdL%!o#z3w?UX z-JS!MbR#aVWr|V9PAn=2I+<~_nNU~#<$&p!YC!>s_R6FUUkEBrD`bS@(})W#}#|^4-aEMgXlwl{LSY^%`PtQ^>57v(s8_J*tDs<)Jv^*m&%0>HTKwA*mtlq7;=%C^-&Mh;NS)RbfndjF zMyEP}{_k+IU=n1*DIn*_*+~c1L@|<>y41@c{7-zGc3%B8Kxaje=Pk>$?LfC)q;?{h z)@zCs{J#e0n0hhPBj$0mHZU=QFY+R?V(D{s&{XXt&tAslD7*^V8fszheGa(E>HpLL z_O*>av}4FD$oW*U^ee|2Rd6!=(S7$$Wf0OSs3VJ=$VC__vQN}>hqX~0?H^xD*gkv? z5bPJryZ);gD`CpYYP4wYG_XCxwvxz26_}g0dAfPA*4@=B$z&4WshM@fg_o+WeRpFcjn> z#`WvRcA1ZM36`3x6ZHya{b#0|=n@OC^|EeI9 zm}N0EgWG?xcU1dwUIspHCwyEYw!CWQViW`D)~)EtdDPxM)OhX0H;=D(ME@P4AK5f# z$-b4Li`Y*KQ!+iMe}A9KcD%P$DTdfWVLg)Ga(=Fu^d9AR=Q^^{?-bS~35?#pOJ*cT zCg(8FQ?~tk&ftpzN^E5qnNBwL3qac`J>8?E z7Vn1LoV{ZLs@-1gw5hiX>F87{jR;vuom!oUR-z)vnoyt<<<- zO#=AH@M-Ob--1ALZfDE#mz$)O)_m9Cf8twMwPMw)AhzGtcKNUuQYKp3-?r!o8=j&utpg{K-*Q_UcsK3mmdhdqB@y zH*y&IG>ITAKM(H;?uGJaiebX4fEf7DxA3oa_8@rfk7QD7s1a4V+w`$ppK4+F$imH^ zJc2`tJk~>F_fcifd%xDTsY=}t;5MH5`=ZT?xfPyE2a8`dr6cpxZd(KfT2;glp9YBG z2Gi|=*$;vduyw}1q$VY@iPKAT;%D1p20N=Nt3P-QgT^1%sT8T}gG7v6b6T0M02@4S zKC}bU&n0fkMsJ-*P)Eai-CO;;^vZiC(&g9eSNAQ$*|?M5@Ndl3ArY!6*IgMXoA-#&V>VYlsU#jjyxKny*2MulDP)a8m>eLUO|r!&>}SnCk* zE~n&_Mo~78fog`R9I>;e53pJ0^HO>v#^(%`5R{G-EG_?@HTZ7TL0zQ2UZhuo$~su4 zi(BR3M??PZP=ITJ0N}gL`#+31-YwFxJsS4b+F2BM8(gv0hVFdV+T;l>!qx{j_*fL9XsYZ(Bz6Wp5M$LBwL=g?s5!e`Y~% zPqwWW57lXC`?iE{dM+Sxhg#nxG9mwqhZ?exa)E~aVQy{vAoS>^=;!g$(@5Jd8e3~C zTLoa}Rknk>hO&mRyTuHmw@P+!)=>8ljO}7DyH&D-u!g>eYDXm)xLYVY2Ww}%ihO)r z(64-V4|+bHTzDWf5liup_<%H1ARD>8AIj$l0_0t>0EnAW1h=}pR@$WftSXhNNK7VEUzNZ_5{fFK-9r}u#wlUjAXvUWA zjX5rI|A(pxWz!|rh1Oa@e0y!D*AAYd^qT#JUxTBhl_^OXr@lG@chzF3`e#!`*5FEXAS6S8D@^D>R6z#` zHjqfJi;{PsYj$3E$^_kI1#_Ef)7~Nbg^l*(E~acHk-S({oi&LPAPCbC&2bXQ2yb{qJkPFBC|R)DAAymfYnSxKr3D5PPf6n_h!?_s3SBPMAB^KiDM(vZh zm9niv*aCWh^@act28Z*1K(P4G9%z�U<$BWFSasgys^G2q-Bg>f90t=>8VKt5-Fj0vVPym!yV5>mk?m0j)N^l5Oaq3E%dwNe$L?dW{>E3#1 z_bdi3+&=P?mls_)GRt$%9&3!FfQxs@tR`F(;5uy?7S4-KTnjG%^0|pK`&=l12gm-% zU0z)3TNVcY4COB3bZ+M?#G#500~rMVb2^NJ!LRVa!3R)LP{=hyhl=jC9w~91sbGo z+osuWD-ytJVs~+2;`Y#SnC2fjSC=_C}R~xV=K0fEsYaMU?9mnRwHL0BNPj0 zt&fO@4azGFu!wEAfH(mV3F0A!q|$4LNQ8_FH_YAEDFFn+j7S*_Ru+eZlRTGNOetnh z0V?LP0|b;gn5A*(Aj-6};Xp=IT5=tf0$LxJI%3pFiZ##z5ES;Wh&>!JmsUBr2edTz z0`^t2gcq10Jv2D&U_b&9N>HMr;+$+99T;~3pKg6r^ykKTpq2>(=a{X5%22Fg*A&Jm z#5mQ6Zx0M5ap+M7Vxibbt$}LihEh}KcaD)YJ*r`BDaiuFODR-wg#t?JfmjO|R9L)5 z;u)X8FwqN11_aBHk~5g|0_ygZv=Km!c!oWU4-KARu#s_r=N7{V(0iEy0IAcC5g70o z_RdW#f_z2_z&Q*F7#F>?B(HIT@J>mW%gVpM_4m*Dy67*Dp(~5gcf({J1%RkE6dB?R@@CSoD24a{ThZD)X`a{Q5`SJ6MwdVLmy?-e&>x2 zZIO-aGUmoyEeVh_N+-WBWeemoi2s*1C&iZpR+ojQ`K)bb2OOYsua0eMo>1gJ zmag!_&O$o4j^Opy_jKzWqu>-M37CdR!(I~DWr@~#0U$um z)J(c5e+kxj947-yuo$kPL>ibPAxFwW4unP}KlWQd5<+(PET%eu^4!cT7M$U%egj&< z_CzD-R?qmUezcR=|E>w5I4kB($dGg@Qb||FXbC_|fj~$xyc})kr{<#w(rfvl6krgC z0|W3*M7hoznlOzip10PXgp}Vqpx%Jw9Q7*BVblZ!<0E}MDzqIOTZfE}zVGpioS?mA z*eyPAZQ#X7E>nC%0nvM)x(>E86|;m*0WqqfJHzcH#jasgKnx#fJB}<;-e4Ig7iO(w z=@~b{9BcOL7P!I&gr>M~*N8XpCM>_NhuWGs4QZORNv;{)Te9@;;Y@D}FkKVp;#c641WOp7*fwj_+cs(wFy_w}+N;f?pY9 zj*^1!PfE|>D7&w}3f1G#=`k21y^|ma*UqCXOd>qCV_ehzPt!&H3$DAU*DrlF&DG@S z1bn_FI4T5FHy}8LbkqP;)@dxkko~49fp`uY=U{H^US11)*EBDvD}%C4|BIgoS_p)P z8>6Z}M9q?EB$ZB4sYM)*J1t#XUyCOvkfl8!_3?R}0Mx@>%Jz+$}f3$lZzt^wpknw8_ zUCxMyteuj*eC*Uj?1g35CE_pTyI~PO|0uG1Jnd#g<~6;mM8w|LukC^bzi!h<{^ky_ zjqR$Pcf~VnFE`Apzux5O$MGB32>F6i5Tt94r^+w1a%PZJLjeFojboUR?LPh~ZTYN! zj?VXPF)Uq_4H-xnh<6FkMu^2MfN1$dj*7zKPL{r6n>)B4QVfO8Ndy}riQphQp0c>} zYDcwPXvS0+-*q?Wiph#*922S|L1qHzrRY z1_J2P;Z24|+`C{_VU(N#4V5dy3f!|ol&%3N2@vfp?DhWg_Q?G;1pn8SI$o5tcn6o7 ztvJphgs>WBQNW-v5j!)V8y`l8Js7^)4+ZbeBd@5(pFd0AmY%Hl$Oj4a9KGc|oUv48 z0{j2^5PAE>KTQ`tug(u&k`9-LqFZjhCy(6mD6`~|STh>k=`J;Ln;+5C7xH`6m)%n< z7yhv?E-G#D1uyArhxYdQT3Nim%e7Cz)03rZ9=i-RTzqyu6u-BObY`^lzZW6(nJ4{A z?h;Ywne!=F~2`qnD?hjWV0R>GNuOvuYt# zvZNHc?sRO9i=%GOZAX7>6hv9EruY1b8q!ATps&ta66^hsc3@WIqolWI3RmA}7g16; z&JUft0cj*!KK{0MZFgpc^xUk>yE2Yeu4h<&$#GT{N=~c3rzW1!I)h=t`{ec~jpU|E?cL`h7QcU-|u|EDX^v#KnK1;fVicnOE=iJ~nS& z=Fw;JrhGc{Pvw>uv;Oh=$SLK_x${7mxAf|7c5)sOUrxN8UY;mjg{6V$tm!W9wJj%( zhd&o%V~cwtM~TPCP^2;WXyr3wK@02en@0H#Cbl9~NlSo6GjqT?I{!u8-Q-g*8^>MF zp+>g(Wd7;g9F@2{`EaOwB~qNZtH17ag~i++E`BFxc|JeW?Z0MWFSnaFoJc41?F(zg)BgSu zI}iRXbmo1@)tEK0Cu-gkQb(SX(t1C;IkjVviG`JuBV&;!nKwrsnP4*DgE~CRVJHbt@@Gr(!!UEHLUXXe_;zpmmB8EebM1KvU9WU{mmzAZ*oCb zF-quv!vo>Q^kP2D7bkf@Zd{24FDL_KzjU*5;KyAGom-20AjO9R%EsfzQ|#aP+U(p$Ee42@3uyk5I)fhDS&eUeQ!g8uSy%HxaK`)VBoG)pf`gb|`qBC#FfwyG#f zx{jvaO~4QT8xO`B9536omqLCJIE-nky-&Y=WBKO1#9 zmY_Ln=A~y2K_qu3uCVcXY8c*`7bLFcd8YFsBC+qdk6kw3d$#pqEchi!;j{Cx6wS{u=4B zhXjD6PNsV)BN_Ffy&Uk8Xe4CXtmjok{Gko-uEXDCXwyLi+{9qG?eVZ z`eGttzE_H*!G`*IRNEZT?5?k?u_-Ra7KnENrv5Z}Tz}WSx6F)qc`f;67jr_Y z+Di?L@?HFX+~E)QNKF!pHE2uEszKE5(86izs`HLyBR?WVH~b$P!Gp2MtCdZ_M=S$q z|JEK{yRNJ(co%LM=2f;Zf|2EnQi+;!T`>?rN)}^@&vsWsuu@E{vj!#EnT`pnEz`tScm zQNGuGlU(%Tp8rDmPV4?YXCjJE??=|I$(G}SmX1p+J3((E)vBRC!LgBPAxtr_WSbw} z!-3Msi~IY)-_56+i{9ctn2Z6aAuKG_ikYYu2&EvW@l22`07m=IRu-_9fnda=a1bpu0P1FJ`W!K-dag z*zWepvMTHtRt2*((^-inM4JSNAJ1@LqI#%xL(svLL0v~sEMc-el>{%1XMvVXZ6+WR zWE0od6w}*)`*f|Nns9HSAK4GXTU>QinmnV%{IfDC$yt$~nG3bKXX5BQu#0;H1Jer} zr?qsU?GjSwHJ)zHe_h!o+$_k?&4mH*n7_7RaA#pODVmI_jt7QxZwFeb*`#qf;lyQP z=wT-pZ-3uosOkO{k}N4%k)N3h48N+I2llht1cQ@$&(39pj_o33=`BwYhjM&9LkCP8 zWIxp3^WRxH|GT~?de6a1w;pXh!q%6ZW)l)ifB9l#?BhsE|IK{D_zzC9#@} znEY=Ny>v|h&SvnrRuC!Vjwubkno0Uhw>*V-HTH``n*?l5IHcG0(O%zc|(u!!cXG%>PCX zK1RDoU3Tfg7jO{5K0fDI54M(}JEb z&CXHF0-ka&OdyN8hF}))(|dn!0#Fu-#oM3(o49zZ#OsB`^_FEL=sF)r*F5n z8hD%l-^Gt-ETum~g~7jY%eQX1URnqaAk)&Ggkz>jO@omn8yg!R!NO_^xytMK&M&+x z;oZ{=E(B^SOe2wlLby?*v|4g5II%I7+4!wjzr^M3MQ>d0UwAU(6yDa0To?5LvO#Cg zw@$J@p(z5{3)Nm&Jc9@qPO!e2FXH4(P5Ke22wY|2eDWhqQx4pQ%+H7y1fmEqFvJsH zQZTjNyJ>Wrw+lv)ftGUvls~$g3V3FLCa8c^Q$(q@M0D986Bo>z($w%Re!H0hMqQ}i z(N^bSQk6z+gqZktBOR8>_ko>AbQ3RNDem-kQAa&GLXk9$m0jXmWNqqy+rabu-O86L zOX~=w@m(TSFwJQw4RGh)?XM!x<^SB;*-nB?8;4ykujJcvXU*Vq#jb& zsrWfnbX53uF)oLi{VSg5Xk8~hw?1&As=u}i3X%kNbS&x??vOJ(pv7e3Q-9rtyfhcD zTG$@RzgF7N*KhYnRvW^WnEJrfC<)v!58fhv^lXNNb4*)&gvMl&2^69o@PFgqGzh`Y zCTws?MM$U`A(xwxP1R|ic!@O(>Oj>lg03rVEKfS=RV8js6li+p@s!qku1Mmnt_@2g z*Ot0TN)AeheAl%wDnDa6ZLDNMc{0g-h;)iz`|Y+Q?TA~~X~*tiXR1EN7HvoxsR>q~ z($76b!=238aDC5mXB}yXYl|edvi4pEMdv?(?RJq3{}Zc`kUxH#4kjQ|P@9#zQHOkK zC^y&&9JSJ&#Bm!+zfov-g%{EOe3b#}aA)Q$*AHBI?iV&ZVj!PfB&;LtxUc!Ig+?}T z;h_wFvpG`jf_=0#+{#z-w~B&1&=+hc+lloGHWZ2?OqC;#>sel#zZ6pp@Z2NrcD=j} z5i(o(>5(Ad>@I^My3IxkV(V1YKTr2=rgzSrud_Ww*y6~;v}W)r2hkGWL(1X{YUke0NDSQhP4s z&t<23O>Waj|3BAfRR3Pl_(OZq>~{YfD+L)#_jg5hk#3`c7tOLknHV<~vl%g{9k^Vi ztemMlCuC2;@d*SHJ`=Y>#Xc(wj&sSQEENzNz2K)c#ON?9b4UwKYg!@TqLHpMFj7~&*%lglAvTpr? zjufGbf$sGqz{faFCInky!2ipc zi1+&H8{U@%s@Jw3Tl0VK5E|RYwBR9WP8aInO?S3QhN(LjD!adp_0^lHxb=nKg4?Ib zNUHo>XA0UbeMcIi)?|Wv@q?rB8MNwQv-nZBV$%N>YPM4AMOPDnTv>s%dpA@IgCCwy9>!| z=A9Nx1SiC}4myyQ1Flf0foO}0|1&Lrj-`M$46PnQk!aCK=v4ts5RsI7BFI5gdglLo zy}gD1-q#bfi#O602vMMmu~h^Km#7*N>e;&IFd$ipHsW2$pV=+)0}s9--uu2?W-EUznNW`L~&Dg(kLK#^YE5rWX7D3lkD?!b^%Pm`kWLl;`?Cj)jkgrs) zb(Y&uVWB3W9(n;Y5H-qr*F%Hq1Wd% zt@+8Lz>Pu(%a1vVVOZ&eqVknX!)-25_0cpQWi>|4|@<(Nht-FCD;q^T6b= zX=P+YoRs@|BqLL+B11GiD-5WRnt@L99*gwYqZJe|alx%aEmCBcQ>!9FG(Bhs;1Lz= z1TGhAJqV!!ltMJ)7F?~9x#-L)$k0uX1OZa)k66Bt6B&n!m;nN^XYnjRlv}r;+KRFA{|>F}-_@obpF|WM;20>A za_F?)3#7RMK}m2$8-nacn;Y%-eZOSnSLH*-e@Ta#gn>Xb1St|#L5p+=9~nn8G>!3p zD6qU)L?Y)ziVz0Rv8@=N6w$a=WvleS|DP1*V-L44=f%<^IE7eD!U_WfmX(jq4M{Xr z>^}5m72;xw7#m1Hp0mycC<;VCh`eos-x=e<__cz)LJSQ`#C>yOj=Z#pG3?@EFQv|y zv;RHF_<=`$*inAyO|E0)WqcRZkwi~Z@^eLU9*yY-E!wO8l#+=C@mYEKHq9V)pP##W7K3qb2gQ-H&~QZZ7PVOSO@ z>JtPbiR|GT%uP)|p&n(D|7778yYuh0@Z<6E6?l`hl=Jl#Mq+LIVDM>VFOl`*l)+$N zrw|~CiD+65ASyxTaBYX|*jqiQbUm!>m_N<7SPA9eN`6?CF!70>m3RwEE*LWhmy!}h z5z=s_8nA(JWtECd;g6xqHDozY4T@oc>757bJkMgxOs>+Fk<038CE>@(6up z(utCSmt?KJ52Ki#-`h3ndHdey4ZbA>|Ka2%OeC~gQ-M1H4voQiqKmVMQ>h(obLzi9 zm8s_a9w!<4%CJM(vy`xiN+DAV^B5&Aig1gZTw`@iEepj_^Wug0_~S0DWA+ai96Aef zCpsc@uhpsE7PLz$302N`o;4tsmIPJoB*IEMA||y=$VA~fHUl5k!fb~+@P&$TmNFi4 zrlJ)k?4aXIQUNoLQ-=c=q#=}=nzNAC_DT}Osqz*v&qWvlanyx_QuCZOZ|F`)ch9k% zOiDE6Gm!63gxOzu%_N*X81Yb@h%yvc2}TKMYHmB68A`}D!j0t-%mEfW&6;S%eEbw*6!Ljnn@-WvsztpkLznCoUL_Mhb zfa~x5Sx}^rrh7Q-FdZUn1F(=Z7Gm3&a|tK6g7+nPk1Bl5dryasF~}=5V0ke>coIZC z0%S`lR#qC(F8I4@A>2v^FN}*p5f%WiKv2Ijx>Pu{V^YtJ!3uLd3D*YslYdZP@4vvE zKfN2ySfYMK{mFX1-aO%Ng5K>c7L*IrP%SfM`#oz zsfj9*0~UEx=7w`!gR&~=$p#%@HJyV~B~$TN@b6k=tRV~40ov&1SzLXMF=VZm_puA&Aco@bOFSq16!-YoB%2jgGMxM zLA`!{K`ly!JR~MDh*YWqUDAoD#|Yrxiz*XZ^=5hudKmd9>Jowiv;WwbegJ`1V#dKy zwO&>Mbg|$;K?6p_t$K2FR1Xn>L$%CuQ9yp&I~js%E(r`a=q)6%43ri#jHu>*&a2P) zYH`$NYsoej>nGNZ!Isl~sH&7;ibGNH0RbTpU>=MzwKEBb3YiU((uVit;MPdDT+JMe zX<$K8xI?H^@f`FxU)pDeP_#TnxK5ZELO{Zz2$SZDwIwM0FEKMH?Mr2EOIR@|DXlr- zOY{^ZE@C7t^KwUN%Sl9v#^aoLjHIzrgBW6p&1KY}LmyT~RS-iQH3ey)xIv*W0x`}a z>UNYx+=<1O&_~Ir5me)56+8z*&~qA9AhiD>J&`wou?oaQ zFzP^f+vW#iwn?RftpEAe{4bkOC8ilu$w=Dlfr0 zAllAuw*1{c9zM)FA7=U4H*ueR@K+G%j;UR@)co3}r$Q{@P$Dce^eiAAJX&E_7Rj!2 z-<@B5dJX23Y+lg zqxTNLl&Hj0Okt+={3Y2WlENsHUPUzAb56+M5yXZ!oIRs!QDTzZ0ff6ZhB=Nu!q$Z4(rHB& zfsg=2c%KIeb#?Iy#tbnk*#= z%*DO2ww;imGrf{fhijdVIk@+S`u?TtW`DAR|GCtMNu9zFR)GUljF<_%W_XDR2^vxl z6Jh5$yu7D6%Lmj2L;{bg5MVSZwzd)0VTVaK8|;!O zr$Zi`v^@4N$2dokrFstN-V%}<35z`*vur5FVl9;%Bvjyu1qEXW!r6(LAdof}2vwd0 zDM(Z!C#RxU0>=kPsRUVHYYL)8;wnny1qeIG}A#BFyKiNC<7*@6#xKc0E$Ea;OFiga&WjSBr}Bm?>pn?5rz&g`LcXT60)=| zP^klZxm5kJ-CE(cs2;2q9M&5@7u$kbW$(R}>Qd=^e-9yC<8GFuM}sn;y}@<+YGoI@~=F^ z%*(@n`Q-k$e#gqC#%Vt^@Wrnb*qoVPkXX)Ar~?S45|-{D+p*ng9P_Mp%YN4WJSYf-|kvmV_b=dc-W?yr0sB zv&aM;a|jcGnIUXpt}{j=#jw^>ZlKaURqwogPiGi)Wk7pga3dxNfos7sAuJQUrWrKBAULMLLZB!!tdOlG30t}ORE8P%KT=^w+Dl^2qWNlV@l3$Bsdr&L+S z?5YW$7)MLI?vo6_xZccfjozx{RD98+lJRpv=)cODC$EJw<~_1@7&lMYL!@TDo&BHs zKJ|O+Gj*fB65E~Od?jk~hZ%=+o~SM_)+ceLT0>GuQn*O#ifpg>fjm7o_Wx@h+CNNp zKEjd*L1}@u^xpN5>C05)2uKq{vZ!HgP->Z1f3TRC(2ic;6BnG?$#L)tvX@|1ueP*i z6bwVvm%mb&XeUcI6CiJW=A-_aLBW17-sj*ZB*htS(sPSaDh-=CMs$?qJ7 zC8W{qSc+$jr=|o}qd8WEv_Z9iF_WG~151Iy#^v>_N;KR;n6xsLfSOMCw}M z3qw2Rr`W^FLuKggWi#N!ZpUos(=2IJTkU}w!m4bOT(42egyRJ8wk#Svz&LMJjddRv z0+$^q<_i1G#iI!Uhj`fgSPXcb`>JTye#SW9KQz0f#HX4I9t5y7P~L6=6Bmi33Ng{U zbrxU4z}!O$sA~mq#5Uhn&V)##`sYPi0tjY~^@)zKj#S@>(Kxdx9Cj09yf+)WrwqS? z`ewWQ1N#k%e-sg2f_4-Ru2cxM6+e!Ke~8u$R_?Rim~_l*!L9_Z(;C3}Rj}Nw;=VTG*N`fLi9z4%w^*gl5Tf8QacVbcA&t zf+~hW7qWz{wXnJ`8j^NfemgPP$~vtW#ZQka(iR=l4AVTZ(ox>qrB2GS6?l7*z@$Zb z+;Q&s8w?W_nn=}9P`s_Iq=|S3Vd{5_i(PoT%t7M&SZBUB;#6G!EvqTKZ^W#K3`>{{ z+^R&;g^NuZ3Nt3Ry^$Gd4=lGi1#caq^I10ivl?`Z&DtOOj)-2mj@nz$Y8O-MsG>3b z-iclmw#auozi0FG&7twr$-VCE$A-RB7tyDx&36JpkWe#Q)tnH&+ha*t3s~r$Qia~$ zbe_97Jjo4?m|&19I#YS*Y18PgEa|pbP>ZQQqG}^|<1tCO1Bf2o>w)0nv^6UQ8ru#cS0m?vdZPLtV^L@Ktp26N;)!42;+# zWSe5z()aI5M5%U(>8Qt_&rIp*HvoJzOh>e9Sv77!=D0Tf74rS0kF25kChOjJxdh?# zTSEla?R<(F+wn$-TF@NXa#Rz(SM%oac|e#!7psB%fFQ%@LnZF=)Vn(FB+gKxG$YKf2)IfR=#= zyfEofj&cs}C1|m4MX8I3nxP7djhBt`^BuPB7M+0S8q~-3S-xJ_z@1W+u^ZW~C(E zmPo$!Oi1fg5}3G|(O=mYqJ7Icu9nPwp&xcb-}N`C0S8Pw_9G2$Y2xJnVmL}-|B17Q zt{L8|SLW3)8JR_Qw9-wgM+CQDRbY>V$?wvFz943{;`^oK$xOgpAv>Cg5LUPVkDker zUh);Yn-RUK3f9YN5!mzP?>^gW-=K=zBbo+7xg>06nXtCNPM=e%lB>P zPu;wef&D90&pLsB3l9=K*c+B_1~AVflwn6WEU#Mige8xrvs9m=2lD%|s#*<#txZb? zx9nxEuXt5F56T6{oeqU2)n6=;VKwg>_SofUt6eS*cvQ^zSpHOd z>9M{G%wL!3$kaW+h;Z76I81oxtA{QTRaFaV8;1d!wNCi7T8e91r|k#U>VuE8?z@2{ z4S6X7eFDh)M*BwutCbfU?;8^XYzluOPy@2IucJSsc29(Jac{d4GDY~e`ajfLTrPU{ z4+K6Hpg6GYSK6j>sK6{;)+cWw-!MEy`42unB1W7?VX6nW@reZkv&&HrPP`jL1K74A z196`g|BaL}sxa6U(2ZRG^v>%lRz_-y8R18UaGOg;cjpPlS+>#OXrr#na5#E8UmN;WRV%2E7E63PY*30^S*yGOFh`tZ zSoey-3&}_N;oxWi_u`ywv{LXaV3<|(07m@6$v$n{j_RgZBPG&qrT2mDXe@A_RYV}N zZPn%DzZAZ|+#%$QcIodTqJrL>u$;w{AgMi5g^zaO5rp~{>l-VodK`SCm?648?l8{0 zQDHxOe-XY8{LrU}9F1y&G_X(aEV2R_y8eB@%~0;!)YtwNscpVEyw9#W9O%B#D7n7@ z>_!HnCh*_IJKHj>M)Xp_*iB!c_eTr&ePvtV2ic|Wg7Yu_%Wrh|fy}$MW5F->z!<$g z_+QUy_;mlY-S8zgiQfcHEO@qq%hqC6ojVHboC-Fv z*}FYb4<<3o0aieLmNGs5eeTNJATu-yEKAQpJUeDr!AvjT;Jq-FMe`!XHc`56-B#-4N7YxEYBn zc-?VQ?u{a(iFjkerdMS%>YU6@{TO^Dr~`xmpvsVk>Jz><22%(w9;)zbqh~F@?m&&9aK*Sq!Fo6hziIVGw}vt4cAp!5S#Gjy z(eqUQLCh;5z%+iBRV`~oy0k{53g^4YCEmOV{;yiE`m(=%mu2&LVf9!6+>i}r_;}qr z1hfRW@N1=bB;>&zY7eEd*Hm>2Ib zZ;2HF&EYD1LSYmEVHh5@y*Q`k(4>drujN6KPDWjy`wGGSzg-o+9M~^v3wd+tpQMzF z=zQnS>?f7>nA1D_y!F2^{H|vLioZ;Oiml{NaNeQl1kY-kJfo(q{MQ^tcwR0_zn(X$ zxT8l&`%lK}h!<)+XH6Bbf_P3;GaFuxg1N%O=;8l<%`6h@!!&jJFz#E>90uEg1>o)Y zwDwJkoDBv=m|xO6z#-FBd$0sEaZJ0Z&hK|86yfQ%PKiFEfm6J@y?6>BhTm}-JAH9~ zN$GO!2nM2vz4o0>PGSGv#x9UmC-H7s)Flcy={Umh#sy7#`D?GG_kLDzug9spi`(W$ zQoa$miwb7GmOP3Qat$uOf-5aBOr=Cq%Z+oU`lQacjxRF)8T=OoyppZF?L0m#0SNE2 zo96-aRK)ds>XB5|zGXf5^V)}ah#{~h!Y01zq~ZJS{om7Pl=b%x(^h7~TsUt^i?~3^ zZt`^3CXk(fo$JY=o*`A6j~=i%xIj4dbVON4$GJ|1k*9w&*0MDCfmGIwSqmfy7--FUqB#*Bk^n4M16u zQwxCjk^C*?`~h=DhAsf&M-%JHi2~G RQykF-=PX9_4Va&iF`KWbD!k&#mifcTNH zt>qj6b4G?P0OCh^>&nRj)QrSj0L70@QY&W)ATUyL0Tn;aN zf-V5!N5Hd{69uFgdAR_KAM@>%GX=O9$+-ZIA56F_rwTYQvT^|(KV>0S&J-YTBwD%v z0H4zFBO}s^B!mJ0jE`JW#?Jl#SELsLV1DH1I-Hi^tjH<_!2HOGeVi}gt;j9~!2HP7 zbUBg0Sdmc+fcTNI=|zS{0RTovF74ygZ*k>*0RTovF0kV{`OwO=0sxGUTv*0VmH=0z z7Xn~c<%f)ee6F*;fHzONDZ$(6iz|tF$Xc)`0%3_of zG&K0qME%_-PxR;>rxsF>1@wf(q>dS#@hK4`(n75ajEy5rZ;q89n>qO-oTCil)Q|tM zC-EzT;&0=XXx_uBTv`0P09H9h0DzH^3n%{VLt;M(=rnR&f}NOlq#Tp&{N5aA%i8>h zHc0)?#`e<@R7gaN6bv+-mwFB8oWqsSib0C^6+FHcU*^K&;(Owz&R;f@KbVOSF}kxI z-u7 zh-v8`94hX>1hh-vA>E39RWNGt{-Yl*W+PDj$i zk>w$OI=~pIZ2&~H^stbiXgGw6ht^aL9T77r7^2jM6lqFr1lrtfKt$Q}0Ijr6q~*z; zal|NyN^01W389x-5IaxjQO(^3rIg$cK>be$$5>Fo)QpkL5h+Nsw1^tW(407vy1PqE zo3{=7KOP#T_l2dkDLe2*j*gvJ8JT!;!gS~E;LjfJu?6k13`+|JO5l;5y*YkQoux!a)s zlflvS#JRMI5F-Tcy^={CNNWc{1gW%2gy|thO>OQrFrwUg07zOTml136&U-zaE=f&7 zNVKsEs%rAzO?1xjLs4oy06Z(81i(mP@iWrQAlxwxxGBzdMoc}pj@`0T{QMp{UC;{O z{WEs?>3IicHA^+t%mOxDdr3sJOp8Hb86Zk)P$YFx{ExiliRR^HW4o^4r9bJOXa263 zKS9YS&}{_;2V_V#5D}IfiJ(P&r~kWY>=kp@|}=n9(Su8=5eHSd>fxAVN!++L{d|$8;!|7V)4Ujjq**3Jr(( zMI5;&-lUI)IuxD(;GZSlxZioWF!ciO$o4$9%b7u7bMjbbIG#1=i76(pGz(WLOSn$X zod23HfS%*1wdZ5%mhBcZC zLWv_V87oa;?jeW_vSE8F=h8TPE#usRkd1PjK=HgrX<2Sq87114h$qZ|ECmoz(9>8L(7sK`|?bR_|HpJtoXcS?XD zluH82MMMLr?~{N)D3%12i+LXcKA}t!04`eLQ23-W2>^s>Nub`ziW2Y$Ws(5B(WFMu zmze|rLaij`b2|g5|MpN+LN`uNq{vXHVT{P)Vq#I8GHY(h_qpuMoNjJsE{`gam-&;? z(+^CZkT$a1_~r~Jr}#6G9Vk&BjWRe@NKXtIBen)2hNLN@Ui=(PtnQfr94>=_>Z{BV za0}oz6dMM3%74|VIbbN?W* zCm#6n%q%^5;4Yx9Mrzj_(}$(owHx$1{(`MaBI^CG}}1kbtaF{m^mkkb6RcVyO5N&8CC~#vVB% zm4dM5#UzD1L%}4%%l*fB_8>LbzeauEu@5)orOoITPzqiOd5nfML-SaKG$Jy@I4tKH zRZLFl@`rfY^o0_zmEssQ)H&})3I&Q7L~Lex*7+%iA$-lOGeaUrJKP#H_(5m33__R= zDj|~wwB`*OlcqE@EIvN;tz<#v79<(6ZhsnNLE<4TH%*N35vER7{!x|>LB>fm##&`q z5^=H6D~&i%3mx74EkX}IzK4oq!8JyWt)LOT!y_scm(WFGS+etjk?JM&>JfwYiTIt8 zYoRg*l&7uYYY{hs1-2J|xjDt0wN~J$Jzg9{woBxslngeza6u2&N>QI*Z14OcW6v@8 zgizZKC3*^^-ukt%*m!7tj3RsuII`fAKi{zF`~N@QdyKPJ7RacWS{b&Xk42zT8g?&M z)~+Sh1OQ+V5CZ@N07EqdCIA3WWLDJ)fziKxQ)bTTBtWDG2?tyk@Vb5>NiuhML6n5Q z1p8gTe6CCg-ya_)9%)uOA0jh)rCL5D%lRJ_| zW7{d;{A%A9dCBcNn3&a?mY>)$9j2Kq#A4&85rtHkPU*4H+I5=gU~Khudg)*_*0D68 z0V^~N;{X5*0n~^A0QT9<%}){U1)cr#wnMYXHJ1!&Sa&B>bj}5x^F@{GL^s!+yJg^q z0fP^dq;$8=l3S8we}BJD=)X(rT2{$1U)n-^K4 z=nw%tT@^!FA@OeH)rz~v>`rS!Q^CkXpLq2ef4ega^@;Q>)u?`(qb}v6^*=IDj*X?l zatKphi9j(j9U;d&ms(I4LUUQXH!{i`nH&Et=SPju1GFg%yOr9aJP^qM_6zQXEN}pZ?m2JVuVAMv<+pPHXf-4_V^|;M}X(?CBDB zwxPrSXaCTC(_UWrl68&1Wm8?%4O*N)**viLFFKq3s(VucHmHyq>}aAe!+0)(OmG!k zMjM=I{1};6c;9%*-C*K^V@#x2&>i-9B_xdRG`lAAd>CW}Ghk#e(i|q^2N?v|Flm}o zdV;vYkzP+Io$@%TO#%r}BA{tRg`mTzL1BQX7XW=j5{)4?Wz>{8$<5a_eQ8j6I0+<4 z3Z2Y`KqbTu!%e$MHO>acC7GBZoxfp@3Il z&)7*!K^^;~G$@#wGf~DD-I4}@CPp6SwSz;Uq=&w#BdThZqF^fX=%`jK6Oah!PRLDU z7>F#uc-QIL(ZldbAEdyfL7tiW62^mn5PP=mBk=5-68; zHZ`&|*f0bb@`)x9fdpH}l7X3rcfrNGzQw}k!CvHK-yVj5DI0c)VR0nd4%TK7*~Vj$ z&AJgW3)H^RM8FRnHmsD*MtsiM!J};wv%4C5 z6s}A7ejO-p_SsqaurvV9eI9_s(ZUH}YQgLPyGP5kHFiOuvebC>Lko=IQ-$rftLmcX zH6HYjrmqj+H!Z}mOrRiKco+*%Xw$S$0@;zoRJk6o`@J#bFLB;6uyJSbFy{20!0FV1 zGXkPtzrSDB7R72(=uTHq#DB;=+)QC82pcB`6PNZ^xDwjhQqa$4uj!42rJ68PzOz7& zlV-BSvlv|W(en4NfBwOKpY%^4{OmMzT-v>YyL!k%*>)&HUU{rfMpH&3Em4p=JRk3@ zP%JDA39j*S@G&5ZN^Vk=&}<|6lf(Ri)QLzHx`IR|<_ik;jbFhVQ}=tJ7FHmNmtYS| zIslXs%JxA0f$i6`>4Eh^2GrO}Ce8R@dauK)P4a5(7d0)|d>KixC}Yq6qYt#=#Z2E% zj$H+Jzmv_W;XsFZ4%8Dm zV*g&IMK;_n{su1dBnJn5pQwL^w3{odciF9U+kS4{Z~lC^jQk_O*f$nl*V*%r*Uopu zzlE8JKk|2Zv*bw;E0zCSqYvGKNOYinb5t;DqIk2 zKW3G8^;V-9^H>`H-yc8kY8=7!Th%K~nMu2a3dW984mMsaAm(k_V@@lTg3{e#7^n%4 zia*@-1{^as-$mXKe?M6kC-?Hkonuzrazq2LbZFyF^Y*Z%w*8sVOIw(yRJqcC!UI5aGO97#l2Pqbxe9pGk^>(3T2zBj-k*>hA&<7^y@ul!m$b^zD1;+gsI?QB!2CoggK zgHYn0g0_m$7<;hg)cwykg|W(s0pNesUiYX%`0j zn%E9_=~>pZ^0{_)i0Mb^kc|QQEUAzaXa4#eJj!0YCADer@o_KP_ZR-{QPy19(SD@!~Pp64pOuJgpiB(ltJ17Tx@Xw`tSE!lW>H)YGkgI4$tG#OY`O%BM+`JXNNXfI{{1Ab6HCj0^)bq%}TK_*>oNHecYO+ z&-GTv4!7>Rwt(F76WeJTil-gf%#j-(GDD&{?*hn3Y<9F2Ko8E9d; zQ#<6XFWU^nuQvejtmd!vo%&VQXjwMDeWAQ*0WCr!&G04m`PbDPv!jF8mFA6S!GaMM z!@-hl)3!&VDjS=%!(CZ;UPMILLZrv<(`j zYI{83-psER4xs1FC%-XkRa*=b9p zaoje;YQmTr?P=aFe!1&6{R#2UW#*6J%Hs%Ve+|bbB9+T3 zx2O|Wo`B0fWGH0v}qXws!aXg(aaq=7k4#VbUaZLGAq68!vhl-lDD06br*Od!G$FEF%dl6Lm?Vv%XDTr zN1{*QX9eBbjM*HG*cpd%JE?DHR~BL-*gFLSD{$?QE9~QK9JYb5a89Or=PfWRt+uw? zbJAR^m+|cZ=cv{z!=kGxbh(Wht))?lMlxUams-{hmm9S_+YJ>1zEeUD9s3~=QpNO` z&8wwMttAS3M>G|~z3tso@sUI~?76=lsk#rX=Gt=Q7*&!+Tq_!msY$fm7rG7F%{8|P zBtTf>>dNksJE>~s43T`oeIg8 z-A;+i=9MeZhW4%=lKSE1(J50GYWLbWb@!A>Bzu@-S=mo^wf*vz$rtL;ZP>+J6-AsS zZfPZS6tt|?o}N&4)^+d2!Q5V8KSf`dTip6RYBz}yE|PtPLO1lrP ziJu?KJ-3Y??2Y;Fc8C|}8Ds<<05I9;xQlJe%JcFGDPHRxg}7g*|FYM`k}ua% zs=edE-B2vzR0`B!TS7-VHz8leLbtFv|o@5;NVWVO8Fvn3*wiU%dqU4 z6RXp(xb)5YF~``n>FZ(>7sv;8tqoIo2<@M*Cwwr#HwE)L5!6IJ3-Fdc@csJPPaLY$#fvfD(jp9oi7FAP zd2-O8GqzEu*k0b~j+EkLM!j(U6^lXo zsTrDJp`Y5cHUTW3PIae1tn-H8$9FKmfTgw#bsBZPYpKK4LZ;4p$dk=n9VM2OjuH6Lw2ftwB~c z$?T+3-1zpdN0M^f1oTo@tRpXSJ0;Ki8CH|~yQY38;%&NbR}{iQ$w}bU?qzcr!r#=n zSn@Id@k=A!y9nbOKi$We34S;7Mi#+W$~XM$()*O6uDNb59mH>SoIcafZ`bLwNICk; zu9sJIz2Y)rVfe@C^FJ!C-@LhNDSeB5GW&8dvuh)*&%Sb;rR&VtX)nJ#^e1-_{Oa89 z_T;CeQNNgsj0}8l9N+SN{ZFIyUv|Xc3|}bM-HTB6a5AlNlZ*+-B_Hu3!f`2fMYigF z&)y@tKBpLN?E`Oz@JIe>-;LLKf%APHEM}x(V)@Y6_*@*kJBfVVm+5qXdi1*cOGK}Z zuH42L6Iv4@hD+KDEVe~>`h2JLE>>|Ynz_N^_IaBV6vvf~(*Fi8D}q1j&^Ne!Kr?~k z^eWm^IsW{wCA!-Gi5o5UnxNpIIoy(57n~8{so8S5j@vy^ZGkU}uwAxu{q^SDD}=_G zeS;CBmOtQp!bc*Fms4p*;lsiJt_vBSxj{L&YtV`>j{uyj0ivzN04qz$j;ZjrRr6Up z+=O%SE~Cc-h4uB{EAG!dnadAcI(7i90Th)Wx#wzl-*UUXh!@E)7dT4_FY69Cuv8|H#Em=O1@9*5^qd=F)(+ z2U6!f>UzkR3Qccx#je>D0=IVknipE>~Q0#Ze1#WG&^}T$j#dD&J!+f zXIxprC4!^T__)@Yt9|^}zR(&W$G#AKo>pAhgnGcc;&Nv>SuD39mu<^{m=>z}zu!`DdpC)cf&GtSHd_=VHU z!H)oY`}qBPWH|v`+3(Ol={>u~B z(&z`41pok$hCjV8{Y!Pl?kJ!Ub!ohNC#+c5&%fZvcz4&cw^bvqTQetBH}P!FS-ZM`+>FCu6k*?S@zMC3(>B2i9-~WYkN*oh zjmZ9ePt>zOYmLA2$?1lXpJ*j-r8o0JHT~IK{_NN@GwhxN+VX!!Z@#sF_YXbux_|rR zotY!OXIWh5?UY{NpROxv4o3SsVoT=dB^&nEIM8RWt9C*n9&C=9KjMJ@Y8ig{`Qjh_ z##8G)7P|%oA^z7618!zpwiLVxkdD*H42+%o))Xl>a%K{A)A}*M4jN-nWF<&tD;nT-H(LV9-DWMW_S3f#KVPMh*|%b4zqH;e13b7 zHZ4B!WkSE3ZVc|YGi*5?+1=Z$j{eP_KvmJ$8s+y)^sf8dPS_(a>ERutEZ6=(p_#AD zUB|#9@;q6OUNh^y|LbSIQOULrk>G4)`xpvX|l22=KU{iTU)@fvC#+BjwaBb(KM|x zuZ#O~`Wj{K(cI3f?e$M_3V+hGHK@3!-!*Z%y1+rx>b>H=Una(eYyAe(N+r$aVbSIsx!Th?_F_InPK~^gXhHr2TqDl$vXB4BN5HD zSZ)N~Yq7Bl12X_2F#~WlQ3*Vhm%E=+new1rK8`wn-yH6FDyWpB#-! z6A{Xjn8r~=a)lMx(^N8NzXVHFbqZr?1`YjUd0;Nk|)O2 zy!xfiC1UYDRHi-ky|p=LV-w!My&e*hMP`IAArJtYqmsm*(ivnmlVoZ#@v1S=L*E`b zOJ_s|8RsW;W^25jGI;|sinu_-naRXg_&5CjvppC{QzQU$dTzZ`0jw1X;Q?Ayuunqk zqv6Bc76)S>NAbkzg~Um+;OeV5Q2_Bfs1!o_X!7y0ad9y?Xx#VbA^?0<8Cvq8H8~1R z!rVR4Hu;04Mg+zV87<4gyGM^0W8jP>qzpQVc5~}ggaa)Q6%F7sQTsA@_ujVxAsFKc zJR=UHu^a)IhCrqF$}Xs4o2E!6uDo$Rj6MM{K9qDsAebPbR|(*mz>LIOix!+BF-&ai z<7s@y3`LnbT6+O!#)C8#4Xq?uZ**3%=+N(PUs0mG!Qg4D?eRE3Zym0bywP~u=Pj1@ zXy)RYAcUY2MR$^fl?DsBge&pudXrNp#Gv1R5wZ11W^w>y2u7kk@i9Zen(9wMi@#AN z+|*8JQH6Wlp^h&F0D9>`zzT^BIhqd>9tb1>eP#!@itB5qA|P5hzH^N3v`8?ac`A^f zE?U$?fJRS2kaB@IaEb*42r+~)1p^w|Jgj>X;1-^X6}6xur53iC3cveKmSHobtje4S z7&UPb^s>96da$m9L@TjiD^{ti+W#)Rtm=PZYI@-2ma-oqf7C^f1Pl`uBRY zsW*&leuhpHv~}--MM6QmGD@|IXw(>xQy2yX!NyQl&xgm{aj@1H3B*)wDAqaQDOZ{V z8Q1{?coJO%9Y+%b&f>s_k;Hn{pWz@?mYOi+DpY2z^!Dus!S119@p7hlH5T(6z%pf^ zNT4;SLs>#*((0XtImAa5ul?Vp@3n6JV4gdc1cYsB3pMEqfrl7$y~cPB$A}cq#$xfO zue*NmcX#MujPH|>6<9BVSVy_kP?7Wz#0L)VJhT$+RLqF$8lYq0A9cQtvTa{rjsy z1906~;PKp_zeqggh=8J{BN;?U77Z>R_E%qvz-HYfgaFl&Vx9$!aoa>hUvVM#((^umA|9BO(nn$F%iYVp2*b0q8pa zvgn!>Fh^~LGcXM0kU~!|5pcCdSAK?|B{|M#V=n&L2VDxi!1%t>Pyj%_l3{3+F)e{% z&2o-R5&2JA&sel$p{&I-Ku5%G84Ph009qwPSIh-QIv#2`i`*PcY?q0omAFOYey$8a zQH1w0Y6Z0_Lyd$whz7yOMAp10);X@aij}%vLcGNFGvqJCoInvmwilTi+Sb&=Ilv=x zp7AQ9y<9t)CsHk~fXooazADs^h@d?-?%q9$KjL;{Ue6BWc2Tm)&?Z%oT!YJBZ=c5YyxMfA%wL=302`>25y-lwZi`%mqdR4Q;0I?P1`b&e(&ocrwVH8>5^WxjE`U=|hs0o*mpZs;-=E`b8A3uhQYZ`1 z2MS}YP%;0FIwb~x{10)&tV~!u16OI=H7T}6CC8=;ngU*#LC?LhmV0yYSpROO4G4V? z|0Rp@A#Z}i|KujjJeCSAr$leo=%8{FME2a!k)K2;{aic|4&qAsGYC5!lP{^tIob-Y z;RS|dG1yqQAv{EUB1fEWphzPWB|+n$O5ZidDxnZ(6E>%Ki1+R22BVjI^yM4%!^WQCzZaWKUJK$VO$ zs49(Sezcm74P2LjB1a?!fz(KI)AUFH1WZw^MF6Ac0Z=2f&OvkvRA6yycm87Rb2r3ZkD6`m3Vl2prK)I{suZN}Q#8!@442jNP9 zIe?>(rBM_QBZpNA3S*A$J-|w#5!0qf#8?U^6%cnYhFJBXaO=F!Xkk8ql=Y8k1~>lC zotR3)*hAFZ895YcNf4H5fjN5`&Zo@Sd;r8X$4zMIeGO#D<*K z8v!HsDx9bpx0pS%Z;j22hgLl)92@JT(BLpRBAvuoF}Oof;($_-97G3jVt~{Gyh3xe z12Aj#7{44CEuNe%y(3!Y`~m=Fm;za`Vxq#Q0Sw6`#tb9sVd1c2N|)L#xj38Fj>4db zqpWf&ZRDIDMh>eK6o8>8Sy6;g(#+3|MpM6#Vg$hIVX*o};R0$R#wc_~6R1@g>LVB| zl}>8t@gau8jlgLo;31)b80##IS~9txf|Z6L9TSLgS!D3W`HejiQZ) z7)=7@l@Mb*{ZkH{)fy_PlO+^UjjD%*!wwY46Rw2CeuB6LXi%hfROUBqYU*L(u>3=a zL1z=*Taeco!2-1seb5ESh}Xjhi~GBf-Fu@s?~M1{wTKuC>2Sd&NbN1sHfW@D(1{oV z2VIIf=urgF!6ae|9D6AYkfX?;gGj^_IQLRZAV(2F2at#;aPFn~K#n4V4j>Ux;M_~N zf*eH#9YG?Zz`2+F1~`fgI)g+-f&4BJ0dN!;bO(uw0{C502;e9&=nfJT1@OBB9l=pz z&>SQw3gCChQiG$!pg2fh6#eeF=0uADIm(OB9+#pBeu_joI7AGAgDyoA{1l;daETZK z2VIIS_$YGd;1V$f4!aa*@KHq2!6ae|9Cs<_;G;+&hafo+5CQ-M05d}aPykSGWzUpC z0F>Xi&F#Orp~a!b$-~^4^d2WztqTErZ-HBH6p18f3Gcr_`2hf$nKL2)00t-lzrecK z7Y4lWeKB0P8}NWKOlqR+e(y0+CU2cuNd=oc0Y=yaAjc2C7n0$>=jO^w ziO`*N=id24XY-|3e?Rq;Prvh_x1*oG`uW(gpPc$FZvKh$cYiv~SM4v}e0`apPW0*2 zxkbNk{twsvHT@TvAFR+X^voOii#Pv$=HEK?rIm;C(U(5WoAKuPIG@^2?NPDWU;6S# zfBK(OUIgW@Nmy*OWS&sfqOcSXn3_{3X5QE%Cq2$XigoFL%8l|q^*5)m%m4b9vh!XB z-Q>Ng@sy_|a1>fH@=pk1XBLFXXjkl`oSd!L$@d@Qd9!hTypC?CdIh}up9WIko1NTe z8j1>}4>d24og}D1_bkYE14>30;|Co?xann^>(SuOJQNi&K1dfkoZuc7!7Qw@WVX^% zo}0*saMR2;*P_9kc_=EIJ3$kPG#q==qa&>^Xfb0-?YnS`R`ZDQDjGqdTU{V3&voe~AYw1?0lTr@Jx z^=R;Co{9>1APqpHXw0od^i=1>8ps_2OL)cME|U?ir-N_vL{vCrP*v+~C8bpL*tCif zX5C6ts$Sb4f{1X%-P3y-e3>Vr!We}~f}v{|Pe2lcP1jk-UZ0O{yc-d(xNmwygE;e0 zRDpwL8M4-p5=GiVXD9o?$}2RD$s@uQcTMkT@MoTc3g&wK==3PR`NXx)&ho9$A9)`A zXmPV0Edl?uyPA}8f)v1jHX}$(yE|ZZdd@#wJAFZSTl*(t(U&oyiS>+HsqwUPs&F;}>JG-r{hmY44i)gcl zvNJ!53#{L3{h*$P$+@%cU8Lp1AGf)=dfOz~V~wU!nt>b{$bF#xtVVgj!oOawd**^| zoQYgFg-8sTq(4FFt^J}v=~bpjx6_kA?-Q&P)?XY*kv&hE6MZ7LW(P9)#c%8-H~XK@ z(XwGK`y=9VuF!siG?b=qRPPvdkidvDYAo|E{6#_lH#U9eUX0`M-09;^273?6sOa@p zt^W*ke4tv#gP>n>)ppzui>Z+wS-@u#cRFx5rTBUW{O zk!VzBz)$iyMXiakF6T*X-p9{OZ{m-2+j0M`Lu$9TpTc18b`E^YB?CV8>s_h8EuogG zwN9Kpvo7F&nAlu3Ls<-BM&?ubo3vfxi6I|Pa=f}+bFh_z`PK>bbdnPY^?6Cu)G40O zpE>@FV8Ln*8R|KU34O}=Y`MF7&-=}@n1#Tl^GUvFeJX(C)gd+rG89?RCXB`Mp=d(#@M3iIu>Al5-4 zUr4!)VYESoP7i0hO{eerqJeWc-%d?O2MwP2+n9OkLzPsoo?~ zR&zhQRj{JyzazZhj;t$L=r5fCpDdn+CIDVqDr9|%-hI%Y3aAdSHL}5XVz8>zC<0Mj zhvhqq;TCqURrJZrfaCEB5_2syTpYk0T5dkx-Nto}*e#5@bG(X!VlL0QpbqF)?u)4c z*^n29*PS+as&uGk3fixTjCmCXF6oM{m?n}DMDEfY)lnsH5c!XqgCFbOFt`^2YgiFR zTLI-K0~8MoMDe0_Q)F6@)hHSt%klSkOWlF6nm<(LBAZU1EqvN$=z1&P8kw$e`jdYy zEfPx22bU7$S;qercf`qx4m&( z>~cG>!k>5FSGqbqy@qw_W6`wX`T7;xrnxavg@cD56jit5hr3%T=i<0Zi6Qj%5-~VN zzy6UIB0nSCps%WGs6t!HlM}nmh}ozBrQk7YRjs#omTg3owww*-0C z4ROZ)lTzbjr+&~_3>n$jltipfJ6#tL3p*FAljQMgk0B7{-*8N+u(SDo&wS87(2JwNu&A9vlla;Nr( zKLKZKxY#2YoH~{k?EPNF2HZD9iyU1c{P7l+)ExRmyzZA1QXJ;R2XE|wrA}q^Q35Q3 z`K`GKFM}LhC8_WJ0LhQ8^?lW(tJ7b(f^1VW>FxEX6-b0P3nZ#OPc>8lvDY+giH}gj zAPM9(u0hmeL;*6UH?-^^HXNCP=kb2E^*uEpf#erP0jo&?jwjY;(}L%aK^d!Ajf~w8 zBfll`ddBKpR-yI2SZ$DR2D<0B>Uz(v|8OLz2@3{d?UR3>q~PmfGSkhjzUVyy23|-!!>?C#iPpEUs^;}i(ej4BMRgYh&jLA!Lj(`23xdGt z1>wwZ$D}a^Y12=%TPsH(kwgG)xS6x3KEwvz)P4yg}h8iUW{+P+u5Zh_pYv zyRBD$E0$U?9AoF8UtinD{8myuAqP>O*l43 z4;tIjdEhD=)CXR+Ia-0mY+gz{-!D2zd{OEC8Jcxsb%()zy=2#msFMkLf6W2zTm##9 z-u`I7sJnz05qQy|_>Oj6_KUF4A3nc0?lnK4ufuUk_57yTZmb!fT1-OPivPH^$Zn#B z0_HPD^Q(F1C?zYX60t+KBrwT=YDq%it=%iU4Dpm;O5_G9(WMSL(_J`0+dZmg(y%nq zmkl{gQ4XRVTeYRbkwH}zF1}v*b-zoE%g%1}QdsUa-=i+UG@ATkr41zfViqkL;~C?^ zETa`Zz=_^xF%TFz{jNZ2vN_0!G6%8P%qH`}r5po=v$ zGL5b|HliXz<5BP%l&4VaG!H_xg)fQ9%MESVXFbm{(P)lf7Pi5D^M<$tBY#V5aB95k zo1ufV*Ynv5@<2{E3%*mfp;z9kMQmR>A!ulSya!HOFN3pvrrISb@P6C;i)h>7Mt5ij z0ge40`Tl^DM_b^i#k{JmELbNekV`UcdWcimW~Rkeb#m>p#gnQ&u563siQt_N8s+y1 zs>c=kjN@67s^lpBSnmV&T>F^^juJ-A{Mh>A2%?@Fz|o>#kGvUU^^{iC7}SP@1$xko zt=9>Dc=~3)r12cYSmLUX%X42Insf2`t1Kr%PC2)3n&X!CNggBp@pFV7O1tF|#Ea60 z-M^vh=g{{WTOSc^$l5lbri#%>jORXRj>m8tUz9BP&b-q3rw%OL^@|K91~@blr}Vhh zMc_;@(E-g)Yg9oFsFTaExIx=ZomSaY$Pa|~&XhPEQ`@GYpt_%oxwO;R|5C3WT>Z~< zw=J1?y@r2b6kjHAUcP05VS|0tIb_Q0=BUuqI$g{_Vup~ZBPap~AO4Hq#O~aaSVLp- z3zv-%>DrbND1A|Fx1<`#!ty5kt=S=8-?g=H9a|{|PqKBb;OVbA`!7ULw3ON?M~Pn} zmp-U44s)@Xb$6~6mVd0EYSf@sqZP7f=NngErr-60CSb;?FmLbu1SXn(Di95?z{m0E|mX&eoG znNI|27qPB2799O})C4rL)?3p=x1!y?$`Nj9P@k`ozjA1K>etPUa}6w4;6l?Q=bMUh?yIzjD*3Bh`2Ur4nQL2I?!#Qjo&l8a!Ow0^1+dFm%nw8?{_oP0( z=;e6BOnO(t;;1j_tdF+X3Z^P z+Nwd4>6!MmbTrI~prf3RAZq_!YA4aN=Mh^u?$di~FW*9V|vE`fpIR$l^N_%mZ^CH)fGB(#mrFg5%a?EW!oY+npC)Ingj#5EPa6Z{GtmQ35V} zIz4`gT@9HUUzOST>)*1XWZAhc4#>bHqaq>hN~D!6<6Bd(O&vj0Qqd3HP_V?O*@lu$ zZi@qb-F=TxH-GV`9q+L_$aQ+-Ul^>+XNJ!18)&2qt6V_WY=IQNlk{WJ@Fh+!ejKyxsJ9ycpjkg2ev~d&mhueU-5lseJ`e5)(EMVHn-SN$pUrcQTQ_s( z7|?l+pyE@dMJv!%Y1bEiAM>R|x~kM+xy%eo;gHe!7!h0Quv14`jv=lJgpfMg2ui3p3SXS^3VqbCAT5{Bh?&j+w$hP!mJms(w zxW8hh;acIgbq-v#uIadRRp6!>T#M`zI*Ys)tmaP1+2O5D+WYlLDDl@iSi>CQi4vZ4 z4wZ!?d}ji&D}rEPXA0;=V?_}Q@9pqRxI`tl5`rk-Wq0Tma#+E=x@XUM!>6PB)>Ev^ zcQgm;B^gT*Y#dJso?o~Ra?cJsq^6VQae_Jj4m}LrYJdK~5}nEPQdV0?3i!)Pbf?6} z8Knvm%f#U>os(FI`d2a1FLC>~xWC}`VFdl+n%YLS=eFSA<-9s6+4XqIZWDR=GD|gt z6)v;8w=r>iqlQ4CrV~{{e7QLFUDdye%RAsWHtS&zyT{!)aI#Qj<>Y7g9 zU+S|YYkyHuU>Qd$$(!g$6%}f87~d75<}p(dS%;(j%&cuI9Jt}Ok~2}o%f{BAFnPV( zrvUvd$00obo|*Y^nU3u>YlPe0u)xE#Ws$&C^|v8eKurjraURZc7E<3U;3xE~huTx2 z?@2dV8y6BCsdhqq>U!s2z%0$KBUo6Ez9Lq*#bM$Hco~_t^9xupSaH(&-$ih!Vq`Yv zW;5t-qQ43}6lcN@QXo-)P>e$2p;H6nkPm{_pJq~`y62n31wjmAmdGbGbLoZ|aMN5o zGC!IQ+g2O|Qd|~i|8vHLwuGI=d}gN~PuK?j7({KP$P^K?K9Gz~|H;1zI1y0_F%brN zwp<#QJm~S6<%@NADDr-MkL^hglx=b5e#;JqN0*j{J~fV=#B+#q5oJQBKL;g)teHd- zA8p1l>UC4x>5txLhzyd0&7%+^huR+3pc_%WV|~r{?{&wNFBNh2Exa-$%ZOkgyMyM! zvTYkdwF;S@w*&LNgL5Ox@(YuIEib}Zzyrn$@C)qfGm`u`JoSzJ*BzQQ=>0eIBFF>k zX%=V6eR`L^6cNqe1Gvg*p^+?E+$^0S{`a}V2!Mx!my+YD zsH-z-IzsmsH1ehI=kvVub2@V`>b^jB;+DqSPJqESs_LKW(y~3_6GTbvh>>Wizu(PW zEOby1ta9U^{`n@_t+f5Y=b1sgQE$qJ0nS5iY-&g@*`~Qc4W&1#eyQ^zTsBOj`@(f!ySThl5F4*`qVfBQa%~tOCWIDONV-2rz&@ z+{~f%S=14zdlZ1Ys0zUZK`34N_YVOVIS_*IasaEE^pS+%BgYismR!Huz`HEA2FuW9 zDOLlO2QlVco~VCZWfNgSTQQ<>Aa_Psl}bzy)qon;XTG8ATA9k;|CkJ$4vQ0^G={;f zfGQbjqKf5bIl)NK7h)aVhD%l94WS?@8I@`E_vNy>PLwu3l@z7o9~j2+B#Fu&dB?D{ zigvVgf3q}Ad8U1>YKO_n9ujmBRB_Al47AJk0F;;>0ZnT~Fqyc*%Ag~K4Cj_n+m7dC ztsYc^M0Pi^m5v0-!o)QF_OSGdk^NKBK#ebDm*kUBMkZY2>c+#Pikg5;#Ol_V&|KO6 z9~o$^Wj#^WLPpc=W;L6J(p|+(zguP#>ViW8bHkh|h9nkG!v_2f!Ig^H;#vf?Ij>M= zQU$;dw%jT?YE7xQy5UbIys8`E2mALqJMTm^%YGP*w+{-&+{h-SF#FDDUX>;&OF;SW zGBXI?P)*ZPLESIiQ>iXFVL?H|T~QCT$nUPill{WK++9doN(j=N*N^RhncnG@7gBgO z*6!9p>HuA1NsZg;?v*83X_sv38+nz?yW8%DIGMPsz7)WZHxhFqoy`r?vEPWiISaZ9 z^uP*GM?%GY>cb9Bg9sm%)oC{?{n?PpD`WT5gC8~g^r(lO;_~xEbhGb-Rhe;65gc z_0=Y@ZQx=F=?O~(KMtP(mVl&Rt|MEtCGaV_+juA z5tR@<;;6`_2r_o*-Ykjo_Q#aFOo@yqe}p3%_p=)FJXtz~U%Yd{Zk1paf>4EZ<|iy- zQAY{ca=S`Yvt%iwb_xM#7OzMjqED9BJl)PG6K^#jh0Y4jCTB^RTD(pyFghLrVikBb z1IWKcpt#13r!~*wm&yi2J+*#*zrmE>L!mDV3IZAheTn{MlG_(L>tKvW*L4e@ObFD{ zlE)}?QlbmMRQlO>rVwvb>UT$;OlV$5Wu}`WXN`NdB=HwZaoVORvG)D5_C&)2B?Es^ zgiScWJP8?o9E}{dAkFYIm=i@a7FIk>=iex>WEk1qk%%DIjP1xnDwM5mZ@ZwPPt`98@+%Yl;y!!+@YF6g@+{h|{Q~BwP$(^|+VLn;UyJ);f-S`-8K`oWJuXC4 zn?iQ1sjabbpFJ;m_6l{&2mr@w8P*zcl7K z)P+t}JO$TY{1F)>kZdg0FO_%W$!?7WokKPdIiM`0B}1rCNoIU4O<1Pby1RpKava^- zkFIY_0toI(G_F#rqjA%u&MKE5bTzs`PYA}Rz~8q(8$v4JhIBrB^;WP;vJA6>EWB9{ zl=%yqeBS(grpg2+;^bUdqe!F>#Jbzkmul4`n^;wtKuL=P$KeXk(7~}-#d)KxER{fd z0LwvQ1ihF&)eJ=x>)*NtwmI+yF(t9@$I=Vw&q$F?{0l%Sri&Tck{gi-o1ILoOUZHs zS;CM`zy$#oQKqbvRI&qkJ$kJ-gf}&NyU!00(<1rsJ%xLz(7SAoi4b|RJ#+ja!{Z?x z`I0b=2`(gdM|erzF%>%xQHwpfJW}JkD|bWE7rU_#G`S)H%YntOV78Bkexr~fK=rcP zia&OLsmfu+?38Ae`!uO}Fj|EvAIH{{;Z;+`)SAhK+(tHSi~n5nO{o-nc*L7dA0$K{ z#&z>|g-s^L_^|>v#?|7ayf9vTM&2m!xo}dvHna(s8njq|W{M?SC0k~=;*{_<>}LrU z{3&x`K>UzC2&d9Ly2umYcnbN^_ng>q!0YTmQtrmv6Rl_|(BAT^->1($im6P+_A_u5 z15>gLou;}cI-sLJA~;~40Dk`OPSesxJ#tayQ6ZmX+XR=QeG?GUcwD<3xM( zPo}Zfg+gVcgaV>|!#Q6$=QN_7M~PnMeYMj3yJ7m*fPr%b$B^rI)XBa%|! zMg1_y92XbSiZUjb;rNqv zL%=+Z0DH)UK#o$~;JOYp`JNt44Ab=3(Pv)5<+!=CD)VK0?14-%hG1GK)O8tL1};8y z@&|7}GQolU>aS2|vk$H%Teta(`IKi(ACEnfcE`)i7+s&wu9%y~rUvP<1Iwp?<5;85 zy*=-e7c^l!3gl7&*dKkriNF&s1BtCvuHX-sX215YM1p}T$DX;*E}|*gW7ibIW=FY~ z#a*(m#>rkOgb~uh(8Hl49O^%cPBY~J6w@k&L&cQC_Qn^Zz{ zpyfmuPLimI)8C^!X%!=g6V%5E5$FC+AM@;sw z2BmP^ZZ5JrOCM3{#tZAzdnj8sFYeu5RZjbF^L-OL2rB9CfQUleDB-wvosl(g zV_DEL;9zCesKmAthHyZ{u0*^oP&ylcOk_}V`A7M*CtVPGJ{hD9e+YU}RhDB%`A9T= zhR%#4CNkVu7R}&KM_DIAFlo3~Y^Zhw_Pu&pmQ8QL)FcFoj^@=2y2~G9Qe89)DTxH_ zDzoI!WiMk^+)W&NjZ(L}WNhzy-Y|SC*Yk|FPmZQ1#YB6~%;2AW>pM`jRI%?!gis(3 z>md0oAPfKyB@>WDJ5b$DC?|!rPk&oj?e7j?&TuldF@EezG?z8<=J4}p@eXF+FNjeP z5QPN+WKe!O5H53i&FS@f$B7gf3`GnXC^rmk5w{t1fp}=yXi^SO1ld_S-zy?V_13F; zgzQp(RmBwmxtt$`Vy>=o%mapQ2vsSXbHHU9^F$#bDF_GvOkNp6K2ClpK%O5*KwnCG z)A%xv?w8k(d46#yB(7THEi+;_az{i`4M?!lydR`)#`-_Ld>C~yJoXVdUwm{9P0`;q`97~`y=iL6=sY3d zX%2O6TV1cuXn}r}ZjziRf$f75v&pmvxq;W@h)oou!GoY&W>swsvj5 zm0c71-jSk{|MkA}erwQ0?|YRiFnG1``P_vE{^6c@D)&=DdYI-a)_Onaj4{_zI2bW( z9nG@N*`?7p%M;OC&CX8NiBsB3Ed{9#S}HbycEsd9oV_&ehbX5J8~Q|H4R6YevasbV zfe72%F1=VpXT+9%zte;Cl1`)qIL=1hp+ z%_CpUjpL~`*GK9U)T5$V%%H=UM@EJ=H+%mExrvcdee!Xdn^xx!Jwbah@?Up6F6g%x zPtVh@F}KX?l6-fLVm-Wzz8I3`*X^U*f*4-^8QboF9xPt(r|p00BRK0-a0>$`jvW_Zt-DGF)Fk$?n()aU0!-Ec+QnXa~W zmo9Hstc%9Cm&ZrK%RM2X51Se(g)7dp>x?*3VNM2?-E9m8!QL&V-!}ED-~`GNq#Gei zTUS|JnVW~K@;83#)|nEZlEb}xuYHaUR`~uaaN}`8b0ub@c)A1|`)I)P*7qauE9nDp z)PB9!HnEqZPl<-D0V)a}wKPm<#zLNqVNG+6kyr;M(NEc`y)L0IH8nk}M>*%lw^vg% zKJGC)Qf5Q}@;}knIe;~iY6vFcn;s5^j1ar4bu;Ft$A{O}ww(8g+NYy8nho$}64SbX zD@t3Q*A!Rue2-!O!yBnLJ*5jjTbY~E*$0ndBOAIrEgVtqV{ke~l@TZoG~{$A=7;px zfcaCe7}T!=GMx5m`WEdvT#OkU+wj}g4tTJF7BsO|TF)BbpSqqJpDV(Bw=@{kg$nv` z>F#}y5t>7?Val9O9dRO?-Ye=|@!a%3~B@G$$c62i&7M{vo^=-F& z4~EpLzM6gsXQ#Yp9DEQoEWL#JNQYrKina(J<1TW~6kZcmhVLCo_)d=WJav_~bGZ{Y z1#>G&?uUl1ZTP}jO0|w0yO4b~55M??*?3x*Cz>xhpJ-66E6jO(1{E@`0vnBMisdo3 z0=%`lsmkVcDcOhB8eLC`WoGAh zsr|OW#phJ1kGyuj<=*W{#J6va_Vx_aj_Po<$wpY9Y^d_4qZ(*@exNx4NPCqjZ&dYp zM3+lIq5wJfrF0$FqjfXhY1uca$-?@(YVfxy=`^yQ`4Qt2D&Q68tVv8lC)1IMbAleG zecgpp&W2g>Y|qHT)+nz_bOs_s-zvoJCJNkz8V+|pQ0JodHY2E`D=*@0e{{P=bcJ$m z9s6Kj@39{kHEqw8(=ct-J{O$MN2HdN^)PMf4k_Tk>%@?hg3E-A@K6u*dc%x4OluPy z?t}KFI!Ie?OM_uL#rEz272?%H|hpY4t9S3iZAHiEZ!^g8&tRA z1MS%$eH^=NITWKk4EIr~i!U0gjfL=Bt9N64&zz9t@mmlajdW>SKAFTt6}*cZl1SBe z>gCP@%d>s9)!z>f61afs@KQM?&B{&xu<7Psa~(*f6NU=hJznLHweQ+IV}lIc`0EXW zG@|Gm9b%Uiw@%+biwi4qd_q1rWo<^a>^df6DiQYyqxNHH+lrS;F_N+K4N!3V5}F1h z(c(%we%5Hmo0MbPb6YdlmP+$8Mehu0O^fUzyN~HzFy7ob)!lIm`$Hd#{aAN|=h^g4 zh-NF{-FZGvD((bBz!=2+JYdx8vP3hii6F_XV2H?VkZEW$>vPj@z*6N4vBiapS0|n=89Wp|>*z≀*X{t7m;zMs=o5E46 z&!%TW2(VpCG2khk(~5Xuud!6Gu7>1gWG+{Zk|=ZJ#UBz$LV9@#Lf<{cxy^nX+v++h zuJ;&uy*X|jB4;J3j1&&x++*qPOv&h4S4;b&hCn={!&nw+zV_GQ$w&5BU%vpLKa6CMbj*&Z5!5xj97B4IP z#T_XCnkahi!Y4%wd(bP(b}PTlChWoZ}P z-7{Q2O^G29mLWQv+ZTQOfIYRWeTW*r1m4HipD{n39mLx&rm$>jGS~>=i}210&nTDH zLR9$T&hMe671jWXs>w!O?+aI`C{n6~3l-zamVUiUx>*~NuMq@lDmfpY{mwff(GC-a zm~BJ(1m~=iOTUjfSk>bvnM?Ojdifkf;EAvk1?o8&6N<&4? zE}N5_+aXWf6=R4PfyN1i+QYt4!c2ON-}Fetsogy?Kl&VpLYb$dP)1%;CSH<^T}HFh zgWpZYmcp4C@Xn@(xBkIZGzu#bvee>miROEJwU70bWI?qU!C}oGJLqnn)o$W1?sQ%% zWmG=YBwC(14C4vTkPa$Y{slt2fUI-o*h_qf|1|_)%-I7g3y~{rVi(Yd8d%aDHAzz@ zIgND=i}taVV%(S%&%`&BY&*WmddC<3y~^iH}S%nO9>08#M7DCiy!4@`P z1$MPHf}CQZ&a*iv-nDIQJi8mqt$uKX7?G3lx%8rtd=$OK(klcyvC!~3>6b0FRC!VN zImT8EncgwPJkP?8T*^{CG({qr?c9sxt@fook7Ahpcxqz?S0(mXbgi2aig@XS#oik- z8lIb*pX|VOj&WQvW1^>W71z?a_@s=}>chxa>wUd{;uWi-&F^)_+;N_CRu)e0!1AT1 z)#efXm|+taLnhN7CL1u;IkIW;Yh)>os0~&ULFy-m|~ybVLYD0@P^+cp@oi~wKwW^4y$HY2RsPXuNqjt zIT_FMZ8I!h5h~nuSG=%}n}Ig?Vp<<&Q12Lf9J8IZd#f|M49RK9u1ZJ#qYjj~7q_1L zW+Dl!A$ndV=F=KWi&sGuCkN0sDF^QOTjlL@Mt!@LIm$5}9g5{uQq%|4_nqmuj&i_u zeA*an2jnAH{E;gLER}1@!*uGbMaSWoD_LEul0U~+lIr~rTq(LHD?CF-to5F_k80mK zQiW$44mRw~6z;H}DY7dYJ6=YlUMU^ggXw>3sA?3>DPH%Vu(SG6>6Mf`GI;RBv!S0U z&=}8QII60HhR!9P$we#8q*-I)Jb zHvx+(58Q@-2NNkb5jc5<3CA3R5Xm5(4{hn!Czs#QhK0s7L}N^Wd0|WShYto5nKa?2 zAu2u#0a>vjFai5p`9B{`z!0lo{4k#(!ZpWwmi}iYS_{>m@frrLITW?`mC}_KdhtK6RLILGl#vPhDGjMnL2i+h{_}6CtMuYUh z+Fpa3h!_gsm!Khd4et&nQg12{@C_g%4I*#>@H~l+{3G{lQ`&VoLY~+ZIUtRntOB_; zhv7d@vKPOJc>W-Rr|~OQ1%hCHC%|d~OzA&=SWxL}DIog)kjtlYy0GM3 z!l3?#fbE1l6HMrTS=va4nEOK^-)}_@?VXMEpC!n1LH_@|5HOQREDi@J;zvGB^TCx4 z+@_#3BpLEsq+oBy|KrXW0w1H1q8-*^gi;eW9!JpkbU7yF4c zwbB1_z=^7_8%ovBPcA>~Ol8miy|}*o-EkZ|1y#V z zr#rl_ayc&*I9<;RDW9H)LI@Bfw;~%%-M8SODHz86{d0|pR&QA;a(9L{bl$oj6|T#6 zlYBmR_XHgO2zWlHlR~;~)A$<3n)zzp@73f!ybT}h^*T-`0k06BZ>N$X;5?h2QcaqB zl-?9)wJ)hTY`@2Ia`MHN*%qsmimQB^=#RN}2})YU#rZTgAEoRESzwi0%gJ~josePT zGYxv?X-RpC1uFa>Y@bt38HsSXVAA5+0eQ)@()7})It@~+VFI-jM6C; z=KpM*@R`ygcqp5W0X{q=eSG4-Q0Vb$$?4H9vHGr1HfJN#HW&xg&LPQG?=Nx;ooh~L zY*y!Rm&m=I^7524oi2{uHNGx3wb>D zxJzItMomrUBw1WaQt(iAOrUxF73(@GPg^@$T78wpD=A5zf7u&*Uuw@nwLyF{ECfz= zeMERQ)O`KJVhPY}Ky19Dru%7FITW}rQneh#BhO0trN!0NRrI__Z(gONRjp=KS4}s&enzdm4g1#Q@#t-;mF>Z5*;=qt>pVfvHKl-GaH>|)d3Ru^dy~^;9(Znj z@RF%#r{leuS>gsfxfiYRc6;nl{vxJT^ae_OG`X&x$yQZ9@#*kMAE&)4%S!sQ5K(S= zGORcunJ}b6+7Cs(JqJc-Hk;Ab&LBFTaQvg+SYX00`t3H^k;BKh(MgU$Jyob}l>eGQ z>Nm}%!hlE4)Z$^cDJ13jishZ~m3>+ysf8|I#6xXxeU`uA5Cn~alI`K^lSlv6P$XHw zcsYwIoZ0zK-Ij0Trb+2Mc&A|Adzo^%3i(h45X!lq@#SpcKG93*+d6RRMZUOCAp__jQG~81zQ-bL^~kH=*MJH^^6m=lM$BJL38I6}wcgsbab(jd~0c z6DsZ^825$Ovl~p_lIY<|+)^ZHqf6<6f0^`|SuX^Zr)|PmL=-u0yt1Uz=>KvQ)vYbA z+x+mu$R0UsvUL3ka$~BodjE@Htl*S+*Um|UNr?>pR ztT01&H~cTNUEAXM&brdankAw=o)ZUiT?0xB7u7h@XLsX5a-P7p2fXA>rSKidW#`ah z5u#vvroyyq`k<*o(xqjx3I%3GNO6%ug9?*~d||f9uE@8iIP} z@jRW^jV%rMRLdRmNwV!5-C8t^fLB2|xXqGurByrZ>fp+dnS}_p>?3X3<#hl|8^>}A zhE(;;D*uIKnkHZRm9@ZAhaHu4DN#)!mUx+l^!QMlLDJe9smO^RPzZ8KB(eeLd#ife zMHB|EuKSHdXD=Vc`)iZ(TqQrlG{OZEr3Qz~V+&szUy!732DXKCoRu`oZIog-RkXW( z&0g7xkRpoJ>V9W{I!#`1+u$D-yuDDa*#Q69^ckL@$n;C*F-z){ufi*P_Sl#PDumt@ zkwzyHs8e^BG}_0NE(D+GC`rrMlB4k5-`WI}btU+)@P065;yV>jWqElHiMTF*K$qWC z;BiuB^nzy0TBA4ii{`P&;xuqP2~o7%XRc=^G_Jr`?}nlFk|m+D?g@30&Y%UF`qXgc z?2m4KUzyAD;~O z|9#n$v|9ibveu+;0vyv>QAcb{p!Dwh(g&?8k$F?%FmlbZ{Kf@IUmjz8*jua!eR25r zMBWL`&O}5F(-}JUDXT7%CS-Nq<|fI9O;7>{r%#K&s0{lS07IJ!j(?6uAoo8RHCs#; zla!m;0FCEiV`-)X>d_fSOz>@9Mjf+n!AxyzazX+e4xb4;_8hirWuT1KjM0O;p40-_20%6h=d42R+N$;>E|+yWl9~2gpdC* zB84gs#%OTyUxU?%Xsjc%+8)MN#5t}tl1&F66h1O|l4&B*dB{YbXZ1&%n6yhALXK`d z?z?ji25-yra4(zUq?vb(A3YK=; zc4oz7RBHTgf9fk3EG>jGO$#iIwX`k#!^4FCd;&ym*0$IYNJaxnZRBJf4Hg3%uEQVW zPUj<^Mp6kG7b+cxlzem@)RkXH1zZ-J8Es~FqeI_tlB~9PhS9D?R|FhIk0V)o|Lv+U z7*Ql^hAeFun=*w;c!Vgl0r%ith{}&+>PeQf7S1_#+Q)EA`bced!%Jyy z^rkRjP@6iU-9n8~XCHSeiIsxH8cc^;R!%b`EaHLQ9AV=z{-Z$#@hn~w<2?x9$j}nZ z+H<;Q%9nPUa4aJ+r;ae4|52l0V;fPn&n=cou^Am35*s))w97Ahe#8JX+Q3*hlQip; z$u;R~LVSdyNUpWa{k(0Oko0zac;oN$ zNmawJcT*k=ZDe3OFrkV4)3C`Pwyn`+oB5lJ!^f`USu3LF_m`d7WRb0x!EEAMT?Z7Z z=dKuCkH0))-g2}*)zns2TgyFfhRl@4EE(O>(K*tX!;^c3wGS=Y00u@npWOCJ|(B7 z&-OmMqv^USLvjWCH41ekMAv9f+3(M}(K?!fy$EGq+*Y+td#;q2se_qXlH|-JR%U@A zO6@RtWW|uxC1qjP6-}I5_~%q>_?Mmc154KtGJUdxZA_EkgpoxNp$sUT8O9){e{LWF zJ*jk=9^=>lPz7GpDAKzc+WuwxQKEV^*+H>U9CN}0n)j@APGSBg^>Jj=F?2GexTQ!m z(;Z}DH^cYFEs9tSHFtrB9Pc2gZu~32IUaU9X6yPu^ce-1^>%zMJR@X#zp*R}hy(ZM zWZ${O^0IcT)$sQyO1S9f^rT|SZqPp*-HCn`U9jz{(e);DCGIBae1&;~AG-l>q=d*G zqrc`SJMnCyU0k-V@y_{twBBx~q}tp$uV+19&jVHyN{DdzOVl4DUb&tO?wR{{^`@HY z5f@@w7FE8?c%qy2pG}xiG=1vD%NtFEVM8TGb_e>+8e-&Zb9rBnaMBMq9eW?rUWYz* zpY44LZtiyrJ}ag4x^DIo>L1oBsNLEq$YA8o@#`+eL=J0~zW56H=lK&2*6SoGm;Jno zmpX?~)ervdzku}Q@Fu-hDQLrI!mPa0ONbI(v*%M&079n$qOR!92PU`gsRRR%O;~2C zK4u<@b&KY`$b6XYhhlIRp6p}TS|qrousW=etU^uPqp8+fb=;MAu6tmkQ!ri_AH8c< zjXb>0fpi(yends}v`tKX8ez7{>o+isVSPZOUW}Pwhh8R88#O*dFC;KA)dR7q6b=8( zwltL%iN0F(?nFvDutARc`s3{S_nT&xGC?i4dhJa96p^1GLC-6)&(jzM6&ES|$f>JN zw&?JULr=l7kbL=ykg1phs@2aX*^^-DK07s(G7`KCmFgxFyY80NsVW1IMVO|l zkt8N4Cdtf=0v?>55gp5t$3uZLpr)b@=oE`-Y)?3}^x(2u`T)v_@nd^%3ZHkn50Jci zQHKRm-Ku3Cuy5)d)(9xAbN2Zk`QQCs3=M5C4fPZ6VhAC;hvOWM#adt1z5`kntpDCt zz12dtHr6$GcXn*EK`**71yx*JjgI!F91&xVasbmMUUw@KY2bj`m-2c;9@8#uZqXzj z-0V5^)#m23bEKcCgl!rg4nf%i+YNJ8rzQ*6&1mjVfp|TwsbOtDd(*%(aJob>997+E zBCoJenXG+*!$t`o6FuOjhnE!&O$^dUe7x$}xB@SBjVmB$vD9yWnLj0$K%I=AiXAt) zC3+6`&S~;ss3#-Z#-`O33Z*%%Q-8Pp%p!5pGR4!;n;L4S`wg&uRm5thx{$z>+#j^* z{vMM`%>a0Ui|;?VI(^A}$E#MCNItW}K;p=@YwM{ZiPS*ZM_Nyqyk6I!V=*wBiOqX9 zgBcP%W7Us7H(kg>3Wtlr0>@zr*;~ur_zBUJ*yKnauy)P$7q~VXb~)7xYKX9cX7N6X zRHBwAa}=|4c=dM%kEBg&fWaxdW1O-MEpzg4eB6A+Pih(sZ`7nbluh3SP3xw`@1vH% zN8nTWM>rEKMM1m=Tx&8~7uO=h(x-Nh>MDT?+eW8vF3b`pE;# z&Y2~2YPPDfLA3U5*+>aGxNcr_n;$iR)Da0`qUun;=?5$L4@ca2 z9dtl6;Q%(CG4*!1I2h++tQ3U5wXslk!aY&0(z7z*bcEez3Rg~;Y$E(^J%p~p?%~Oy z1!TMOq_U))ZVF!|f~U3b+=#<0OkYnTnV_$D&0Mqz-XF^s7d`#vdPXiz;en#*_Z!5E zw5hYv-hrPGlq4wr_ax6*gleS$ckk|f#r%u#XRBUBy-31PO6*M{#|e+6ETG@$eeCmu zzKQvfzTW#MuEUefs2lB_HIOoMHq}L024I;DQIEUw$H~-`DH%{l*FE*%W4c{(ZwM(y zeOp>w2zee|b$QUMo;P_iKA>;!Uw;gw%$N;p2&p>Qb1|&|=?-pxa8Q-1ilHSkJIp>D zd6H)>N^Q)9S!SYUf>sF@ardC=&X#{SSkSub*M2(5Jw$bJ6D77{kJK>Pn*3qCO}hs& zH0NZ&Uk_*@0Mxg^p_M84XX$uAR#w~qqO~IN4U+0ddWO%#Q&%2!Q!1J40kt^q7*gFR zEB#?lM=sd386+kVzZf=wjwW2M41@k3nVT0KZ*A3Eix3qPFKN92xdkFD(T`u48GcV$ zN$b9jDN03ok0~GAMTgmj;-8o`wXV+hreYH|a6U%0@#}4yUk+x?{V6%wU7rv)%ah)S zYrkT0<<4Q>m*d7;lofL7vLiU&2I`~cR`vC9tr^CXZ{_ZYsO*-w#lUKAFyKZFv1*=z z0tvjT&9fB^JFYgc0DEy?_`0W@a$8pTnE{0;&z*u;Gb|-jubJbK8pao?&aYfKZ`~*A zpN@0TtT(tq>h8IK7t+R5`rIsAmM3pr>sg@vK)O1~nfF(=Wj9v^aQ* zzva3*p*#7~ULJDM&bynsF^PCylV_H7iqDEX3EXEEF}`M_1E!1vyBUR-l|R`#>#sPr zY)A_OS-C4M*_?=7s2ZN;qL$stu%kJcqu(=PHm2&Nhgj@FHgKa{Qc<1;xEu714tWW_ z`^oZFf3VN4h2?08rXeEi8$}HJSYQX&66w(CptWVPUx1H(DwD+Kqc(EOSy8vg`nWj! zks3)Iu`lmL+(~fI$WpY++;DfAmow*$@v444JOTi(V6 ziJ)D=k0e}ac9)eSI#jR$W1vKc>@*R8o?-}B4N)#FYLAvtvA|mg9KHQ+{HtS2I2;W$hJZ_m?5N2Z zKbV*8foD?*3-AbZPuvX^CqzlxgMvg?z=4F+%WbLjY%javX_lgpNd!luIb$hg!eBe9 z9Q{9{&M`cbCs_MWY?~X~wrzW3+fFvNZQHi(WMkX5@$Ube>pJh(u9>Ro>HaX&RdxTA zttf9zhhL0X+=@5g8PUv2egdlt)VeJJ&bbpo?ED$Rm$Ccu$OIzW28DC59Qj5dDpbV(@7+YCWsBN2)z zMnI5FPfqo#>K;7e)99wNfn`EyP5|J)rIL_Mk54r?NK|jGE-z|?xrnw@y@G<57H~5e zmxNY;IC$<38Nq2348B&yjSZ59qOmI&&Wthi%gQUGzr z3KxazNto$0iz|YpoK#HFhs$JOn+aNFD=RTR6;lG-4*gwz_$weU1gYbn>`=1U(wu=F znRHi~5RUn;I%i`p8O@&zBm}r*RVLlY5Y?eZ@aqcFZ1SIo5qY^?LknC9C1OyZ8~I;@ z$tMuAal;4)Lx;V3HPk24QbCInU8;c{>C*yuO7w&r^JG|KBiY3;W+kwG#x z`F?L;_%H6{c)P-k_da>#!VVHFm?t%8113n2crIAx2m;hxeLzkTb^{8Lji$!#b%87v z{(XE}k~1@Cpy&+6uaArZK^=|L*#La^n9$gb5!(WI3%FW2W`A&aJ= z>XGJ2P!CIS$wj0X~Q5T$3&sCIMLbBc#K(eVvE<@k_54Br|5oKMc-Iwq#mqvk#12=OI1VO*xSt4P8>0j~Of)f4-W<6bqS$tM z+}-C)s5=1IU_$S6$p{mX0sK?NN~byjtL$nNrq_;ab_R zBO*!rHaA9#sAa2GW@#W{M7)!2N*2hEe;~up^`xZmfm$kZGFU~%eBBwcz)2FSGE2yC z;f7H(5D@c_R}7!&7aB>Q*JTW*BVdFQj+~phy-_X`GeSB7S=f_JYRRG`!fporOj|{y z$RLl$*kURnGRHEL%G5_q1Y@mp*>@~HgpSk75e0{GqQyR{T^&St=d#q<6LuGa@p-;2 zH5**L|50(1l-!E+8ev5jJthH(G`tlJvXh*u-ls1{gyXv5IdvzwE{as66{@rU;D+A! zMjhpg`qx<<;{&q%xG}*uyA-D?>Z&isomF3HbQ}I# z0XfP)9OWIZ``3l#5cj|i!G2atP!c94729g$#=q>q%G;Tni`CqWWasoevJR;u3mNOF zOFYBx^2UA;<%2j5$|}Y@3>NB&^orFzO<}J4r+m_WM}KY6}eSmDvs`wCcNYdlJeLoCj4){Fmq%IGt!hF z#2Z@b9OR)`d8%0dr1zM@tJ@h3$3y>0pi&@plY%G5|BA2N?pq)7GD@#g8(VGKM>kofX_k~a*vklOa|deDXC-Gu#3Z=xczX*l1Oz9<-m%*gkCP_DrH7J zUu$LMm$<7e$hyt?1goDCAQP(~PFCn>YNj1XFouFaTD;?L`-L+yGv zrt$nh(!=>k`Bp6lao-1i_XkmllBy?|LAUm}HrPRp_KRi&d2U{asuF6bY1RC5(F*>I zo9rYx1eFOkyd=BXoSuY%0r4s(KHzE0x=2@pQRSzGCE!69>ZC^c9b*?ZPj zT(%sEq02?AMc5c*mV=HjZp=5DK&qpg`f&^*w<*^;Udk|Xp=Pu@~9QDI~#sDr-I5-^FNvXpim zS&i;Qf5HJso?Ke?iGS6i8)%E}T*N#BU^qpN-WhMcpv(a>ZrxqbiY3(tLrFT^!99*$ z1&Nmztn68BQ$~tgvap7vRVj+r7%@ogn&E|9zad6 z4-jEp7Z8bfah}`IT5(%&qkh~*!IP5#rbL*+iZzTJBuJ>y_oauPSNx4jU3C;W2Qqua zP6HD@t~$Yr7LQ7rrTE*J$WlRL8Ice#$JvJiN9OiTZc5n zl$jjL3|W)9odDS~HKr^@JsFXFWLhAB2YkO(OH_e6zTOiZjd~c`Mrxw5PG6+L>}8>| zW)TlduLT*2n$vFMAC0+7=+YmB@lJdoaep?loebf(#a~lL@nZo<#z}#wMiKiV{6mJw zF*9@ZF_y%os=Z8<&el=HiM>Vi3$4sSvZRe=^f%OdXe#;DE-dbyTvh*@_uJmzs(c;M zuU?EM_$^^t6kbV0z z!e!TVFreO&Nd5_|V-6|~_v@`{e54p(LdI%@SELuJM*TmjPP5zP8L|mP54FZ2 z^&uTmvtjDysDK>6u9ZH1{TYr`kBpe8^P?|*i zdt$9Q-6}j#7nL_lY?ZU&>!h715V*3plTlAscLjQ=%zoMKw!Y5U5Lyvpn$V2L34wwc zXTu)sN*_2DWEp+f^K-TqJv1Go-lSVvCJp@B<)WRi43+7TTi!TJb)o)Qm@8POh?5Bn zHz8&WM54K4`l$TH0p;;PF5f4zuZ&C!qVOc6MOa@#q%Bm3^J_K=3RMbPWHd^_Ll>y$ZHI{4$WR1e6{?wRys^wdIKTVio64#mMtUsjvnO zcd0+I=HduD9uH=`^`&!HgP5%gHjA;u<(kC-7*xGssI)SJ030aP9RPq0z{UdjfiqW3 zFSXm+{(jz0ExtE8@1(fouUuDBPX9q-aoqAzovh+gZ}X`q4n`_^GJ8{IT^0h>&kOZ zCI0nH56c77`|~UL(}s860C$m+IsxC2ZpIRAFk56Ktk&zs$I@eAd{otKJ_m=~Q<`0N zM}z(D`e8f!S7;=?pAR9#@rRF_dXC1=2mVSoeRmIk_GbF4NpIFY(e&2Kq(=I$1sy1n z-tj&6RsQ~w0tF&@{iE0ZXdE$E5%VRQ)&!`7c97)htW!aI)H|X1;;2hFAv;01iG}%^ zLsE|i0e`XAQcELD1cyNu@odDoJh3Xum>g;a&3s&R#pD3E4p4!);$>a7faX5btZ}Rd z9X}~B7DmF57-MoS=rSk~>L6RA1K|M@xb}qP6DXj5fkq14InaO%#T7`$HCZI#=rs!U z24r6Cyrv<)lnSBIKQnAeapGurActu-c^|8Z)8JHoJ0m>sXlg?zfZPJk^1S5SicMf18`&UA>zJvx%FxX-q316Uw zolG)>#G-kMn~Tm}hs5?gTTpo9AqG^zBxw*KIAWr~Srd#;VAD`EloC!6!4U~s$VaSX z2DGG$DmscN%mFE;b+09DiP}+66{@R(g}EBJ#DS0GiY72w z-l4w^2o~gIWp{vx7^7_2@qv!0yRJo*f>X9|0n1l1A85-(4n}kQ$0?MwLGKxrNXJ-6 zXw#B7feJlFDEK74kFnl2Bc|mSvc7A|R7a6^fUE|KBxIoxdMfq@oA*g{eqh|H!a+w$6N_i`iyz z9J{GY@v!^+M1GSg`*hs14utNs#8DhaZ9NIJOf^mO0UOnl&7t$!&CAu(A-5m$C7DT@#i4JaTO6EkpXUqqjxXVKDuP5f$aEqyFsWCN_-}5N< z-t$kQl_LXxx=c$Bq2yWb0C@JDm0KGwaP0u&6A|D;@F8AFrJ20@HF zNU~UxO8ib8ztG{Kr^8;ONHSGQWokY)AcyQ!N?ZGBYG8~IbUdCu*xx@G zXzluIJ7bZu!Vpzrlyk!L{E>=!aMK1fbe(y65+?Glp~g{>bOF0p4pj|v3Fktl#eF(+ z(cEOZHDALA*L6sP&;0|z4Tn;;w9oP5*qK*Y51o5Ok){DIFuL2+GuVncIp~(3oSp-B zJJ-0!FWmRuK9c*Y);4K;2suqa-&Q+t-g-N+YD^6+n?0y&Ui5SEMD6^sYZLI!g@ojS%#K{ZC4ia< z0nTZSM4BP-_P_F2GOipvv)}CM#Y!7cLVQk*oa7&?1yH{Xz!pJt*J!fie$^&QE!>Op zoh>%U^fTXfkbzM5MWn_LYf$J4Mi`^mLprU+zerL7_|+@GAU>R8!-HAw%Hp?e zCYRoU?N44&)m&QUoEqB>96m?zs1cO$?z4Oiq;=jm{2I#(Te(85E{E2WJKc-bg zvaG?i5h}1pELs69lvT#s@dR=9!vPRO*0az*U45j*8&vE@0_HwoXC+?OClef5hL| zhAxjK+Fj-ClfUl+?%hhn4LO&_T z;cSgmU9;pfrQ;Oz!AP$#LAW-_=a;?B#|_^#5^m>q(~bCR6_N;vb)D32HyRd?6G^Q5 z*Pcln#}@V>V{T+~hL-r#3u8t>?~XTW>6_fFy8Mel6-g9^2v$E;cjd=(D~ zW*ItOOjy||&H+jM!TMSShL{cXae6d(;pTIR9`aA0e%O&-KlC-@wJukb=7HH&L@VJo+%RU;Ka zPXWU2I+=bhaoUuhz5#aFD(uaf3Jbx9OZ(?tM!M&!WqF}}!ft^-fuk{ltMg&w2OkAFtz}}Aa1}N>FtI;zwkRU#N-VRK zEEqb@vgp5dLapU*ri*W?a8ZSuv*sm4qdPNe{Yz#%$cP4PjnxpuVX&p^0!9rpd#C8k zN<4X+0*ehvJsYB;-xSr_nhyaDnPuj=h;6N`@)#(1Bz6Mh}GvoH91M z1NqQyecLe9MVHl~$aA-O8p{D%yl}8#$Q$F@VAE5v(4E-;?+a5s z(YH9eYr?85u_}=}^s)Q_3JiGlP*>;x!n4plL6Gh%r4$8UZVG@}g$*$#q8&2u#@b(RWANnx^~maKl!i6+<6 zJSbLyHIN%;4YPC*{o@PwnjnDYt=c_jp%eJMT09RCIZn10I|znU)&gzTF|Gl z9SL?ilplP0#d($pHx5UfDQHPHId^ZH_D9|=b4q%|XDRkcroKp3 zZKQHlJ>>y4=>8|Rg`Jd@*3PaZ}s@m78qOkXNJB4H3Fjf z+UoDQRs?Wi6O<7_UV*JM9~Z04eM8rciDH>&&1KAJww2!yF7FNYrDxBK?*Cq7cYMh~ z9pk^EkD1|8Q^UEGLQoc0jln6wzudy1GGT6wXUHtM)wjnSX~(PwubQ z!iqb=?uzUC)+xdd-;&F>ansV7^Oo*e{J@CX=2zWHw zEjPNGii+IbA6@5F;xbfm(iA6CqJ5_m9b^bPNSq#!UfOE@G}~7MK#&bw zeoE#N=hIEk*B5Id<4o=RYgdf`lDU(!0U>bx%DgwqQ)UYXdb?pd*h$3<7tkv+Skp=6@lY4i58Js|`L zuv)o@9^QXujI1hZ(uH1}Eu8ND0{gkl2_#L|X{PWW(&t$?Z%o%>&WL&&-RW%9@2w)xt=Ak{sQv*mS_FzOSvS>3WzhOz7B-or(t-VjHQz~oZ@SX0@UC{uX@D8~PE;-&x>DiWZyy`pY=tU5@iqXBQL;8rgRWrkfC0S*; z@pH2%&WO0p+7qq<<=lf>vU;@3ae|V4Pv0=N=4C{ zSF=ebZ`0!wX!G=XG_e=-EC;p7SU#eWAolxHp|U&PD$F*Q#-;Ul#IICuFtz?i6~0gW z5}mf6?Y8;>;~hHeB8`()Y8zxw?I~6|`B17N6P5K1^yB-@%7YLSCOZydLnEbWoZKDv zitlNTxQ#5#4ss?l*oynf5rxs#m!b7{m16E_T{LagJX$X)-rt)l#=`OqiNwA{7YjHu zAAvRUmSh_ym9<*chz;YFOg-K}E;PuwIzOs#w>A$l11HHe!Ac}eo@Qfcc^MdareuYVGyViLy zo2jxuV|%kOYj0^ED}PX!z3Ki%tnbL9wY$yqrf5p)aH;O&{Y6T8Fw?^0kY9epAPj^Rn zD`eMQ59RR(s3yruj-n0*P2xsW2dB>_A#YG!vMStzU+BiXXN}Qy2db}X#|?ef%-418 zR7qwF*KtlJ|PGasICHP%p?P(-l&` z^xhv%xbIzE$s@9RnmJ{+SocZ^+0u`gq9Q;nTZMUH2iQ=&d636Or>8oF=EB6kh!ZcK z_4RHY?C*JdzFrG#jo+@1d8Kh`Z!C>R3xAv2sc;|rOeK$^eEJDT_B5tLzEA`5wvti% zS8-I*=soN0Zt3Ln&FwIv%kZCTeu3UW(zv{9xZL0I+SlFI)LeJik)&MgHmsdHrd#-j zZjR=U^XO9WHX2`h?xu+I_Pm~fPS80W;iLUP5R*2KX~3I@l&*SEBKf%tlqSt)mG-tbO1%3ATGK!+*D4FgpeClj@Y?*8Q> z$xpe#Rgj+lJj?=@LRyiGQH9Q%KR2^Y&k^Inb!tM+Fu>HaK%|NNcCN;4PhXC~k_(+r zk^VEh<=O&iSpNu3GRFz3VnP2lAJ!LwgycsZiwg9xbJUsY;4f<$t31K4v2$DyZK2)}ExO;oBw3XvCkJ8dK$!+zF@H&I+oMEo_4Z zu2+`r3M18Jt{btF2#&Hb-V@?p!<8&6o52PX+PZLc7b`7+sSbGIn`ru&J({OIeVec zoMvc@4-k5wydMi02Z0*W>@c((U=2zte;;2AE{Qo?mE_!ooch(CElR;4r`fGWxKJj? z*40WE&OP&ZYusRh0F+@?Qe47oW@GhrLd(B^UVwykqXWQ(okqgwTUCix@QCjroKHi;@%d;)e%@3 z%)#zO581;u*cTK7WYZzC>=7N$lvyypk_~UJW;sgBUSLF*CTP6`ku0&8z;bM9O97Ce z#3Kt9y9R`v;7tv;i)=ATI?UZipbyqa_yW^KjRQ$jm@F!!-2U(nb%hvjLJcyO#SFlq z${A&N0u+eq!hP*?c+RJb&9x>y0z*rQkP6wPj!YwcA$bxUQEEC?O#U!0KD%OlPnO5oaVX@n)o3M(bl@9@XcWw=19@5BOlbs*yv=Yl8v{iKVD97FcUB$}Zm-ed+M z!x@)JDiLpN`+A)Y&O154nvx_dh1G=NGR)J22&u*g@`pANyTFACFd;nxYnj_h{xlRb zr4UOQ1)p$}B}uTb6I||#5d$g8rUE&(k>Qz)yx;?g=i^I;aWZg^L8*z=2kR@*h%IY} zcS0jSNBwTN0x?!`Ba3cTglu{IB4-3K%3;Vy0r+D8!%@!IHxV%AL~tspz(LbYE1cR` zeO|-H&ufTm{sRna!b`R93IlF)pwhJj^O#|WZUjAxTZNm=)B4(niNx>cP)MR#u=f86 zs-dP(au+7BxCG8qcjDEEj)0ERE>gfg6GMV*A3dcVYx-f#0J9hp!XT(eP75|S{&&B0 z7-E!A6gEd3lVN53lxX$5G+lzbf`ShGezpy04ebc$7AU+Gqb@Znn54-G*|7pKnVS-b z%Y8?FDmQARE0m5{l-9X)Dx83?5}sm})B8_uQSQ0m-T4P>{6(02dEylk^XkU-+TNA} z8_i~BN3g6zPST3XD(6}ouMJ6dhZ~sooChgD(> z2_IR_(VClmL4P($QXZ}f1?0T;v3TSSnvzo3E^A3(uKnDF6tm?r@-8VNbC?14jnXCs zOCRS%5sW-F4oW#08V&tq6#5)^_o_sAfv_n^hyd*(P*oDKEVYH#B&ex>Z6qJzMI?Cp z3P95IJKfFNfFH5*_APK<-U*wYlWXcY1%$B)g@h7j#?r(=N7H?KUJDZG!OA=@?T|4( zLpYdG6yH2<++A)P+8I4Oo&;Pw`UNuOAzC@`AyKZ6Mb6HDJ~&}{V6J~ph|KSw8U_hP znPQIrWEP3NZdT_68VtsxmjBQ#et2@0Q2n4+;jKU=!=*LF6Kvj|u#Q=rMu0GnkR!Ei zi3oL%iln|wXL~;AwHpK%%+Q>lKWG!E)b(^fsO72CoDMv)z)bkHpV{83x^x_33`kU% zRrnraJ`px;l7@k%9brY|?No(`Qr4)#6m&@lWn7R^6s{9gfX3u6LoS%%j6Bi^>1GTR z(K{U*phZMv@C*BJD84Kg^l&5|P~ZR*06f~JWs#r30aVO%7Y<=)$b76 z6_P56!RFCmW}$0O#~Mbpg_cv15GGGK%7hY|bJ{csJs9ypkTS?fbYNn-995W9eOfr~ zUv9&eaRz4ZQxV!(P9%AigG3F*mML`=8t7Tr_*AD;v6ur=GW!4rX!!wmgb`X5l#n-x zdniPTaGpBNDQ&_GElS7xWWG8NvAR*hmWN)etx#EK({(s=wNcvUL@srAds z*LpE#PeGAX!H5c3YOz%P^#&CYOXjdRjRPV{xJ?0wI0ZidZ5b))z#2?wpCB5}ogEs@ ztZVxPu-hgEMJUy~W%Si&ifZ5IYU4JMQs=5Xj=Cw%0V%}N6{;FN0>!Du{%f7 zuB)6!LIr*RPEG&}vang-91pD~h~^AT@7A}68SG2obkzimS#&f5MTEu~pk<8!j;Nz$ z&!EKia9@TvGu=1%H$sIGT+AGB=nmtEpBFEe6;(Wq4C1%}RH=ea5!GZb^t4(w$t=1* zPmQ;wz{nQNT&XfZXfBE_RF%9cMDyS^6Cbrz#2;v7y`rZP^|G}*vif5;viah!VYVW< z^yrq69`bKXcWEr`iRswv4EbYRk}pf`vh6#3khk>c^Vh2bw<2|HaNj+Fy@t0T_e2Zs ztcF+7_sI_>(^}~S_sbdjfcnzc{q0)mMrL# z*Y^PPBdNDkIZS|Yhd&{|Mz@WcQI64bJ^qhZlW6kx(;|$a|01*QpQn(E{cq$dq(80P z4*wh3B-*6=|3~(I{@=*NH8^f*AOYD!?@*s&I&9YtEdTjesQNE^3-(|3mK6Yy5xG)) z1q|udfYR-d_MHLN+wOu$8a4J~fI7C=gOPEhq<&&5{{TQu;X_OTbNPS)6e!DUgw$K{ zE-3n-RD!=eaK2=5D8vLvGA%zOlN~n52Wq)TCuLtR%$Qs2Ys5{M(W9y0VgS~#5f;-a zNhP0Ozs5xrqHVc21pSxlDIZ>&su;z*+Xfs@mF zHs3dS>`y$`c74c5mP7H%03RonG6&JX93WfKsps~Re95sU2Ub@6eAahw!0au50PW#^ zY?h}&I8qTIW}MvpK<{ZAD@IP;?jG0s6-U0|xt$#)H|a-(g1zSr0-mly&gffQxc%kZ z`{eIn?DX7y$)xK1BLw?Ql1~)^%j~GfQ5$Z^bI^_~1J+cY)?NGUv(VyqT9Ov&2r9_~ zO3+_>D~|h`C9QyT&x^sFTANn{6USnPxkHKsuNMjt)lvjLd@=>zWec;XImHel*t~E< zSzwy7wn8X}KENeU$bcBVl6GAkHW(qb3nHoc0B8o$GId{QM1VLR1_eTLOnH%J6=59X zGNa$6QIa3Bux{EsXdh7oHC!Mg{Q;!@XunZFbFRj%MskZj>l-SDnsqg139Ely*gmvH zz9VdCc2L(OyGC-Ei)?eVLVg#iRv%)9`SSmGkd1^BXEKpYr|`OJS~0q|Sbb4k-mLzO z5uRiPtdBH|1}#(qs>PSAP{ONo*QG3M{JR+}MiCtT|7H*XgTyd@R-?bkH{zLwftmnf zVbKR`8;&fSM`PFq>`>MubCVC4?=#9tfrZuh)4UH1Sc_p0A=CQbr(-WLPUEWxA8@=B zMJ&iar(WE1T+u}RXSe)c`@y&HR9iOOvZkS*7$hPlQUVyuA>FDMP2@cp!(+lAOk0d+ z83t|y$&i&?(ww?DyIh<&xX#j+D?C!cC)AMWKf)CZ8Z?)GDxdy9ywq3!+4+SUgN3XK zu&%~Gd)I$r@%T0ieN%h1ioT#)MDx^rF%d4Uj>KR9gf1T* zv?gyE-Wr@U;fi32h7a>c2^2siRZR*@e_AMtGq*yqS;SEBK(?HkhDq{}uR-@EDEfaM z0wW@VLKgiOM5;KRnI{i&1l1;Z(uzC58agHZ#{*?edt1j_R_WIw^$i18Hd=n+{f|>b zbe$q5t41r9VmwlA7($jwQCCt;mk2ihkdD#(8N&ICZn_aplSDV3(7$R2cWMocDp9Np?0=#Wac$xqs}Rid=CWHP7gpft-A(y% z|1^J@SKR2-!E_~o_BdL7gWiTRj8P74P}YomD5qM2m0TTFIXGrdKf(;*ZCU*YhbhQP z*NPih0VJxN@e$+wE@G5~MZBx$aVFpKpJkDfOj0hEu~LD=Q7KkOu$9^DD3; zvYa-X8g7cVqDE2~RZeXkJZdC~J;F*x1Dv`DvojB4>mn|z0FgZ|$i=pI0b192;ZcgfT?JoNP$d?Bg2d*pJh_U$aBWm9PkHpk?ojS#jSI zN_Z)t_wB1=g<}_-%i+KFDE-<5;JztNo5Z^EmN>nji2ccpxU5L;ID}=ormIRTg+?z7 zD<3l-LK=e^dlYnO+Vjxv6pB8^xy{A7L*I1ZJ zEpBI@SX~=I!NdeS((yZ8#)g+bR0;E7vH(ukIgo76Wv6c)xPQ$n5Z#4n zgJoI^UOzeBf1f4f(A8V-RA~|5xbhX`ixn{N6eN-xDx-17t{pCC^PkX7Z_!L}Bc%OJ zT1Y-*f60^@0R1Em`jzQ$ZR9_;O0@JDaJ~_-3AFgPjsF?-q;>7=naho)x7fHD{~UwDV8(x=CuLAzl`)Lf4L+#v7K|-KGRG;65a}iw)t@ z0x}V9N*~C&Xa3rfe%H$F*)M(gZp|pqZEWH02HNs<<SXJ1I-k7#1~EnW56C&ol}6rH)- zXwejQgf#i|s4j7t3%+xkt#ms795E3Z%LI1S^W`@`-ww6=r485x_rht^9}nCTDtHlE zSje3m4uNjpD?bGUterUCqg;Zxgsh|P?%0)NU9QBZ4L*!oX}%I~&CE*7kI@tA1wSKlWP7ojM{L*v&RzOp*#Phg(n z7&}GFS-1uv9I^@p!+bHVxg}J98=#fVF%4BLA3havJ|={H9r3x3F+GgheP%eQ=6Pd0 zWK;d?qUv4(Kzc7f13XzcqGL1*9J|w&)E<{+Ymwt0wqK%wW?#7TGlk>H>3xaDyHX~l zBPNQybfZry(K}Oek?Mvk>~3VNZmFxk z04@oDk)MewTjk&}n@|;VQ|wsNgWe%r(K*|fHP!`==vt=j;x5#X^0H%7XEx5LUYDL0 z2k%8}DP)P~6C|}tIIw4|j(FHqH?;bk-+wch(eP?7mBL!X->4^7>+hs_O5e1_%gls8 z@zYc+-T$B%Kw`5Uavj6EoYM8=mp01|we#selNryMFLxsKgwF~`wW`GJHE znLBd3*PB7t0rZaSy1+S8Oc(YwezlW)eQqm;??!l+nOimLv;E##f>2iLlv!k{S6A0& z*t*@n)ar$OD8cxUbQ*9Z?WJpO?e){nS8|jH9z!U~fv%m{YWB6-JYTG;nThsLJYS?N zS&HKu<)CEzhvplyW3KK+k}AJ{fvU}>%tm)_V-8L0sXoHLdh-mKoLaYKA8nEEJIEK+ z-!fh;5e$4~bR_19L#`cN`EW*%9gVEXO+xg%T#h~&P&E%l38`H zJ^^}+@k1^)BC&y+Gbj~psPhE0=V^9lczHN`1|;J`FS1?s2F?So1&NJnJ!~WTrG|TH ze|_om@3&@dvXWFw=y(uJ!YyuR;Yk_Z`W1t{%}>Sr)H_dkQO?*^B7vBT1GMZ`SmrhF zY}B$b1*5*VuwHkR$rqHS2hpH2-+MZ%!bya zgt}nG%}l~RId{A^d6sx4S?dE?Cl({$%c?C&o$|du+|{CmxWoRdRkj9Yo@r&;#o6x( z*c+wE-dL)x|5y_h<#3&{^!~L_U*~~yzn+uhUoW3at>gxjx-}^~ni{Sn1TGhdl&i&S zNY2qd7gt$}rsofKxzzMLx;-(J^?%n^E&9EDfnVy;MnFITx?nQB1%e;%$n%X(6m{cvLy@$VB_Bhzcc0=TmAO2t>OFAZWzzw`U-id zE^{f#`fE*Y?oe3*42EjEHfn{>t~4ZO0`Tzp0qoInLP+ z6GM^T>qjBwc5ml++`_}+76}vi&Un)%QgX8cagoYs)etd!DAfDujF(5x)tCh5F zQ66Yr7;{j9^f6*MZ$#*@#{BJRKWc-NAHR)YkVwFC44@`ewFhp225ji6-a@$0cxnW5 zmu2a9Bus1=3#GHD1ZIk23N0sJvY{-8zcMtF4~k^bLQ~8@Pi>)=lHAY=|MtS~Iz1X< zPeVW@vmhcvIf0WlZ$zuUIUf|F=Xd6*(ru^~SGWv7c>3ZuqTik^{&8;v*HmD@ZXe7v4U0fTB@ftrL; z3&hV)56RkNlhjc~G7VIbjxnT&vE0arTMn^JaRGq=8j4Dc@AscRz9FV}Z3nS0qs|Of zAq>c zt!)lv6GZC9Kv)S1Cg1uFqCqKAiV;VDwGyh6dgvl0sSFjrBxf+3fCo%tTg?vuH4+I! z-u-+5{60QK_i&PAU4nrV(6#8+OG_5r=Wk^#lfqc1ly}*W(5{kpaR4H@OdxEpuLnsuq3E5XWyW%yoRM7Bc9&q+MwZLPY@H(4AEw7 z4F-7%OA)TPTOjFalwM`f6kLuRok(&<4^BUTOnFhW&?OBC{6#!8bD5aP;C|-4TUI|% zoY(2h@L3%;K^B#+FO{8FOq#=2F=4#J=bxnmpU`!^Gt-ET#N)F#X;5FHd+I)`h+P*- zaL{cir!*s{0MaHiYz!DCO^0ace_D=8N(ai6}_-D+FC!oW}f=H&9){u`wNDE0o zO{lII0lMG<>tYIg*b$VxW?*C`4p2fD+gYMHAfZIOU4pV1Sb0_<>=U$N=s8W?4^~Pu zrM-DDQK**?Ap(?u@*3NBw6V8DhnY=iNT8kpJCm}f7+o2xs_B|jwhzeFlk%eGVESmIDCG4}|6h1fiAis~sNhkhyp6<1_ zhIFc%FyZUOHlKwxjYrTx`@gQUcStD+a8pNvQpl`4?xdg@B3H+7k?yqja1liVTKCu%SrMQDFZ>%k zQwV^nx!p??*ytUKSvB`NYDE~v6iN}aCRq*z0hc|_;g!H}h(!P)9bP!6Vq(fl)D&u} zQ+X>Hc^_ZIBSQ6GVYtz2B&N-BN*FA)G(c)3brQ;%keY0vd-t_A&NPZJZX1$Gow*y4 zSmpu@2$Ey9uy9DxR;IQTk!B%zn4i8{68GRW-^x9g3ZIq&= zj-Efou`C>cTK;@sGJiQVOUET9q~1Wa&%*D%abR)(}{ zagEg}@yNyR;c2&1op9gmBz6VJ3LxZ3$(@ECLZz}WgArJ1>aZl?4vw0?|F*2I|0GQC z;PQ{r0NQMy&SlC7XK?WMG2GJu?}MH)anFGCncERd762m{FHMG=FP_!7zq za=8|00C>JQF=e@vQ7qUgU&c7kiz)^wJtUM8<10QpT9z*~X+$u1ulVy_~Ka>0^*Tnv%Czj%65x&(tU zwzd$am6l+7>aq${xuM5OPtAlUIEc44$y|Z~5tU;o+K~ za31lD0ry>G#s7@ktCn27hd-ikQ`U=l3(OA3^K-uE{t=Z@ zKvDuM0GJ7>;Y;L3#x0o^X~~csY?kj#t#JA6_I3CC<-M%`?)HJ!^1UCtJ6~O;p)Hb= z?`p3--*RZ}d7wiZ^!Rw!>xw}l=VS9U+AF9O!cxVvazCh_mC!?&#Pb4??bGBrX<>bx z^MbvM{Cei>RKO8+{)-&K6^Eig)xmJRZo6HdX`T}AhZ@dY8KL~tmtwe_nO}|R^0BSg;J{~ZP!D>2Luk_9I+H8% z$+I)~S^XS(SobtgK-Bq%_8~`oicjqv!G1q-lpwUaDMNWe&hza5QC9jztIkxjL;AQs zKCs(B*Kbnyxr0Nl(G9+K*G4W=eR{7#AM~|%L7$|7?#}#o75YY0Uj*IyjOY@cHlY8=)Msck&|Vo2Sbx0aF>&aW{kLx8isQl;UynD?;}pWp z`PAD^_|VYx=f4clMBH}k*7vl1Cj+nOt6wVv_ynA9wkT36a)mHr+g}SNiqQ19A0a^9 zz>E$=!{;?<=!V054s=_?ZLYa^yg>d?eFW{U@8>VObGh|BJ=&q)KV*17{8|6nH@Fr^ zox-8`zVE9u-Knom2gC2dz5NIVt?wqh!|L~p+64u>{1Ck3ccH2+;T)`|gI-qU8yeMU zKDqMX9>9aU$#v?E4rS2Emz}b%`;TUGm#wQ?SJ7OS`|C*Oj{@pHfbp5-a z42fO+<%V<^kI87!3pPR=`N^+fetb4<`u;#>=BfE?RsNI26?Ye=PZji4T-AXIQ9p=S;dl-eB1f5`%e zEZ)X8T}_OV88wZS|^eR>4Eyc^oF^lOm5CX<$JZPSjX+!$`3`}6SdGj z#*U$uN+{5p`VPIoU`w&DdH%l1UVI{w-LV0=Pl@0pORg zVLABpe?N=IU<`|7q+QIKzsoA}<8GY|LW~z&fZ$VY`-qkh5CZ@P07F9rAOJvbRQoEe zfbu&3rtIgd#F6Hg05WATLfa(-e%vhC-Ev}}1k@$|eJ%e02%0fGA^<>u0xNZVd;Kq+ z48pVF>(74n3j<$x_OD;mg(QPA@NL;{xyfWCw#Z(7hsD?5|Mm*_eC5XeeEMZKS2+@g zm|;7)IW`9`TWLGoIWjLb;f=N?DKL-(J^%n_0BB|a?$*qWSX7jnND^S)nx)+>?PG{9 z5>oU?el-x0BaP3ttGE?HXk=+pu5)YkmP<}ay0Tt?bTQb&_{Z@5@6K8N<}&92Lynwj z3R*rINKJy^Q;UWmX7NK$zVq&x<##TXjbCW^`JdeQJU8AhnL}^*&=>gJ_lunQ{5kZ} zxh&2&4}ZRehySK{jo;ayKNSBaykx%Ja$gKBB&5=sQm@CpRnkrb`BuiuQTOfgp;9Y>CJmmlO_+{ah4pFhF>k(II;@|4Kk^b=~hsV_K_0PED3 zP)@PkU~18V&~BS!1>TIKMl0WptnWL|9<546czyo5`p~mqpH=`&R`l|UG2K$uPIyHq z*Uy%(s4x-pyrEP=CZ@w8z&+F@WRc`!xwSJW4+*DssbAPb13G_io~F^@=iQ!hwS z9Kh0+E}p$McqJhdT6EWDTEMMKDJutrglumBc)uM#}YAvPpa%((+JJte2*c!Mm#0WQZmyTRroJokC+^MTX z3jx$#N;k&eX#mK_ zf>r<1_QQ4!>DtMVx=pkcKntbdeLHm$i)^3$9KzhITs_NES5DXvE4hSATQUR04j0cEzad zOWJ!ukct;2C4Z3jV?$+1OsfjwgfeomF|qG*@USrZFsku?UA|+?|5pz{_FuD`IjorM zdLtZyFUqZAOY%Z6WM8~rwsr|>mFa;H`-{me^A$_VNT6tRr_ljgQb}98@rt#QOJed6 z7yDb;l7`rCEXkX(zm+VhBcP&p%6};a<(14@)YD0AH63yTt)v$=Su(`zV`65EREnl{ z3Lk#0$LgQhHnt~5>tdGKK|K&+y|`Z3g-sUEn&PTlAM9jTYwvY<<1Je28I1v1;LNGJ z`wU+CDaZaGS+KpSZP#nd7X0T&{^fw?@;(+VUL*GhUt%S~JDQ^r)UQc-?vq}1X1*|) zn=_|&vms1b`}Ow2FI*aHb@^S;@jgPacYW%Kh|74crX<9nTLi3i8|?3o!CBUPTt+S@ z4&5$)iOYY*#lXSxvUUw43tx16yye)>vy~uncXq$&XD(#|nisE6+BtF_SuIv7_ZIv7 z@(Y}$FY+I@PxmGGP1X%~3wJN^>W9%j^o=(#@(!nT(bK29@ zxN!k0K-csi@ArX(K*0NHqh8i}^J8bN{AmS>72YtwkkILG(k8i(dU8U)|cQ-6wwB-RNo4%?P z7Zm{P>;MDsHkS)^V?E%+)q^$eqVm)=*>&$@y+D<(Z9yPh+-Zji4C5Q9Hv6X4UdbJP z)AN>T0vo`X+x>u%&$z8c!v?uu z5Bo51n#=7i=PZ(n)D@-C1Ce`lPo$D4RUW9_iz$U7*+|7vnmtgv7pDI zW++u2sNaiLh9X%=#Zj6)PQdE>h4@B`ad+PquM1hLI=>Q9%FbX3Lo}${$3od)HD-f zJ}EJtgJioAZv7Np4Y{13I2{Fb`f&0%dDi#~UaQs3qKvId2MA}}nnlF|Ntsj!Zi}AS zn3(uFxSP5+`*;3J>i;b)!O|Jd%0;EtOgQ)DCIQBw6?CiVR05K@564ch3wiKy9XWE? z7c1ZDB5~xv>{xmAkL$g^cdzL0ib;{tswb1Bu|O2Cy3|Wu){2rW*p`xAYnPVT_|~{y zWF4tgMMV)QvZg|jB4?W6Zlx1gl(eNShG;;*+S$YDjgDAV(G)?`TbUDuIW{%>Aj_C& zN`eB2lDf5fJGy^Zq0x>(Ra_L}NI3V8v_Tg&_fsmZeBmIyfLm6^UeLl)$%;B6s5gr( zsU(V$qHt$K>NDaNB5f+8w%$gWJ!%)xMg&!EQAuNjv+W4#$W#M1QsTENFo+ft#5LL#V2i(}AoA?Bh+5Q8e15OTJBv~7^ArTl&3r){KA6&6JWV{Fc? z2Ei7(9(zh%?z}k#Wn1q4iausl#z@U7>WZL)O>~)i_@vqO`jg>WG)=#cUm883NQrP( zFndmIBS{62b1SwybTKx4uf~h5)`^RWkBNWQhc9jxQ^(8KwGb^{l#!QDx#u7Ld-Vp*VTjZuCL_bH2qB_XcCJBC-($t|kSe zFYnfo{>sVPA4^GPvp3!ksQqnx%&$2+d}1ftMSRjmL@E<0^S!zex{EP7Af7X#j87 za)cnzp(wbw7pAl&es~?Lg>$kv<QqnCr=LbK?F8 z@DcX=bZu-%oTeK0!}TOReyLWsq}wj01ZWOuElLsD;Ivgty|eY^%;jV(a}E7ZbxrAO za|;mEdk1$0%}i;?QUt0hfQvWv(Uo^^@!?p0svgDxzrZ9ClY$ULSUI*(qJwcqky1I- z&CFBp??y5IsT2tplhiOnD3TZnf{RLsxgA?}l!1-R!T|Clo&bZPnHEdwR}XKvc2E9HKN` z&>haKv8j&@FAjOd|Jf%V0k^IM5fp@!m-JY2u1>gxY1*RP^}W~}TU%kdF<4kV`1i^C zB8iQUi}7V1%s-DaFLBaU@uj23$5sB0O?sC8#G{G@^^f5?Z2PU=`AMr}Km>0c2(G?bSUf+&~RN)6V3&6{2MD$*a^qTB25|>%oe$?W~;O zzreN1&v@hkVq9HDSYZg+1Va-uf~|^j&lOe7i>lnwJ9^Z`zPVZ*6m1e5zMLRw=x8BJ z!-kTo3v6X?=2&ZZ;8iGP*@$Gy#F7hvrmb5yytv+Pj8~4D4a;u)00#!33xKb zkSYglyo-5@CU00kdM?EZh&$!Jcd4XuvfXvXFJ>-pP7P?Lf1&yODW&RkLv5y;HSN

7=nno>)g3o++Wigv>F=Nd9$H39hR&Y#1MI(9g~B_OvufGcG1DOKgHV(ea3nmC6BR zdh_j6tc|B|&{iDVw%(0r=Co7Z9jR_&tg~b$2pqXIWi$2xZQ7DBQg%SN9^_7QX|z_C z)sczh>gnliby*`4iXhCenf-F@pG}odb>LazWU;wRcc{U0r9||r-rJt^$BET-hQCP8wG+ z-aDWo*XRbe1#IA=hEz;pme>RXR%*rx{0nVYbcd=d(UA*cnpKwqWn}jlYb>b=!nm{2 z<_dHBac5&D`Z>_ziV)8S-VXZ>wB3)ak)&b>v$!UAHaK;@5Ng@216{N{)9D~fU1u)7 z#X{9K(y182EItX)N~uW^u6D__<{Vt=UFJqNtdY(J-fdmawlqvyxmkL-{MTt;Du+ff zR>pFWar;bT*a-W!-xasQAiITg=UQocCxwZn>O3p`-B#@}Q<8@u%!jGb8h}%;+2aTg zE>zb^9Y68!^p~DwUv)FPGxt+_ah86)$)zr)EQQmYVj$rhnzdnyA^IP9G*?OS)Q|2M6l`{(v09JK~4&#-uuXN%)%PSx=nj z;N^7Tqv%vg#1LlLO$+`aubO=;&d2?mpSJVNdkl{(4rF*aEO6NC;nH!h@>Lx9-` zku%IYcDWS~lD{zTKeY!O5cWehH(p08G(^EW=;IEb`B}B_U1@|*qt80Xzqk=bI?i$J zWDbtA+nET#$yRCbgov5q2)l9cD%4>u6!T^!7(Z&^!Z1_&HIFm`^`lH{SS@~~mVGYy z?z@&@{j%MccNTbM=8_Aa)OKO|M}=vDqwR{ND!6&99~l^hued#+d(g*co|;rNUjA0d z5;5YG#Ut$6GV^({tVeFmfH$)A=$D@DG4kB$q6cW^V5xYu-cXvkmlZ!d4cjLVtp3uE zrPV)o)=B%U67s>)lP^0Ja7Y5F0D z7x#x>>ROuqo+|s&D-r({u)EcGB!2lj(Gqpw$9_*cL^rxT%qvR9h*Rx?Rr51aN*w}+ zO$RycN&z^Jc>?|?U#OcR*~YyN^2$B*`H$};+<3-I9of)NrS(60zCo&QWBVrOCeItv zYZlY@tapqs76mxJ7YDuc&n9y}o_AL+U(Q?eZFJm`O5(ZFL>#eh;MLMioYkuZ2Y6}` z@Ee$^>llNP1qW%M=-r%f*-D0OT@ai6hB3bwTt$4S75b0GJ1_+OTCU-3O0bna{q<5V z>dka#Bdz&SFVp#%Cdgv(ZW^Lx+BYA)E2N$1M(PwQtxpnPej5&V`fD3;vSmRSA2o|N zBagQ%bTZ&=JS7fUhY?H`q~qC%PUa95i6bow!kn)OI+*%9Jer8^!i{$F?osA$Sha&4 zp|+W4z4F$7Jub*U)7{O_W%FT6wZz(%1YsrCXZxLE3iE*jNDlJIAV%IG+c&L1uy)Sd zaO(dJJZM;oB1SMvHH(v@>lPoEVS)Jl{PnTv#CFr*A{Vk6c$hZPw0TU-3B(X)^Guj{ z$<4JrV)87`$gS^Ob=1%^DM`gzpee$TNy(O_wJ{8Y@G+Nn|2mUQ+GM@ z$HUS3P;ym-9ekOrir1ec!q3t@x4sv%lxv{=!!1=M^R)yb00J0zct{S_8vnEVT{JW+Oi1AIB1Ys1eqg$i}A{6(lE5Ar& zXK8%(isbUqhUgW;PALf@dY^ecU@~6WRjnwMIq8z|20qn=XJIp&O*^8Up&=akbTYdu zKK~^Sw(JPwiY70n%^7uyplHFUjjj;^&48Y1%%!GYQ-JyJUKL=BVV2YcD9%z{d>yLbD5yI4jY@=40@lQ}%%0NJBw`4&rY4#$ z##~IsN}yy6i)PHq@H(1Yur`&^y@{Z#l&I zmVIH&oCLQ{(5cD9=H_H&f8=2kwHIJ$vPPhyI<~C8wqzNXDc1D2_{FesYPPn^Ll$kk zu(9DC)jWl2)bYCADi)jI?`D$Y24^&g$|SYM7Hm>8dkd4B^7WFWj(3%|1d~A~gbD%30~%m{)0OLNKXf(M9*-@*$e{OV-uFQcMc_hMKI;Q+P26 z(h`MWiPepfudw;JuN>-3D;lb-z3MdsNiCR^2@g=tB~@+o=gAW@w<}xk>k~fY@04tn z=Zb4|tZQBTx%kU$7*C8kCIrZLMTBh2(3(yM2NWf`Gh@jvFk6_ii@`9u*lZfWt)>7) z_z)+c1T_#+>UbL?vSz|jd|45Wii(g%W>X}Zxnk6{#G{ZeVy#HwkxY$`tz=OcU`#{B zd*#YHo~W6u-&!OQ&aIY%vbxrYU3-y>E@fdDU`#~CDqbuWKwqo(r{an>jK;(TsZ=BD zmm_40n5|4%#bB93p%m4yfoyEckwO$)Vt`bkaY;wkbvH9hDGC^jps2LU=~O9J77_J2 zTd?XRAGi%S8A(<-*;15+48~Pd_5k`;q@A=@YYL1I2-{7yH9*MvS?5MeQxq{6icqex zRE@E=l*!gr-l|NnyBfss7fGAkY$eLV24e>*IjvKR0YTu3DC#c)0CdL|SG4!2SN~+^ zn66A|#b9Pbv6`f!i=o;?Il0PUGwrb`l~2t|w30<(gE4X!Ro@k<6N}(CvB5zIl1?w8 zWU8@(@asv*G7Kf(gu|j@do+q@?A2&hMWu@n3Rr*`G_ohW7_e5k*-Dg!48}TCq)Ki= z(FU8%?AY52OHm9kX{BU6Idn?)h0(?oSq%EI%-o0X1AG+9b%I3h>7L+&D)#^TzYJ6$ z;wA3eb9;01`yIo-y!{kOaSgPy?uRfBTP%e z*L~*a@%OiWlrDk>=&BViJ%o_%9GsJ|i5`CyzBW7UxcJai(YmGrtVv{qyZMQ*6@r2# zlH&ib0$Sqlb;+rF^#sA1oLqV?HUxr)3YGW5Yg;Au?yKv2|MC)&rc}MQWDv^eK)#4Q zXh6-hiGr&z!~XZqY4LghBi>^$Ngvp$UMiBoBo+64wZpvHpx=Dn>%8^B5+=_1=*eYc zq<@HcpsYwQEXJKm9JB@76S7emM>~9Y56IW)p2ctL8=f=hhr$_)cT(}j>s7ixd#PY% z6s2+uL&6cOo=ZxH^cu=R$r`mz4z^Bityjp(OSg#`#*|qM|FP2A|M~}Rnrh5B6GgWf z@d74QSCtwEv^G3taGOV`xs~>flDFtSJUU*kuvMP3?FF!n7x1d%e8BpG^YMOq0X9`= zsZ{etCUk}!MZl~Hx2li=aQk^XD|zr7W-*vMIavkNtwn))1_xjPe#EDTVcE(n?pC#7bjXcG7bsjfrn@pZY@D~6q|#ngt0P8KK!d0jdcY7z0; zP>RjetE!L^%B(LBxh@5s$LtGZCMQh{xmNzN)rOc6ODbHAbTlbbpR^pqoQ2877KVFH zrs(p{R5J^z@(XFj=#5#-g*SGeJ^P^MYn+Z*7N&Aek2WWJnAZH#BkHvSRBXzXT5S95 z8Lqb)xmy#AEDRK!#gY^;qfX#iUjxYqn9PbvVO##JH5qrd7h@PEI9Uj3vbAc1M71R! zk}4?&O0P@lj_>CR$2&)$f-!|*os%g=*kH}UPC$Mmq^pGur6g6QKT+l8*@jx+blw-CKs~Jf7Hn*iYRh1g<+$UzD2b{W2JHtS`lzCbX3TqO3py? z`M>MdF?C^LmxYsqCMBwifDyGq)Mi{z4YfK^$18OOjg@ouMu)R;Pi+YY;AI%m2titt z(dDaX>E7$b))ZBXscU8ix=oJV%N4>=IawF-lR8AcSrzf7F_@eX`c$5-_bn?=&!NuL z?9yx;Fl))egwnSX$hlc$gj7QgbAM#~ca*Hb}ttx1#mySTHm&(IEbvE&l)rq5&%+fU^JsaBVm@XJ6S1 z11C@13tz(3aP>I7Tv_5Q;ap2*cd2%HGLv7pBeti1xI*SrQ&4IkHE=bs4ZI9&hHYUz zsExEOVIEEj1O`Az003kFj%EtrHo>IKj0FIp4ImP`H+r>6y$gUEs5sZ z6fzxk+sa3-8}^sGUcjVbll1)W_~XyL_{(&37eCVBf97{KS2x$(p8kKqyDwd?f6dy# zVd^-3J@y9QN9-T7+>c=Ei+X1;6dC;#j7ef;BJ#p#po1Qn!VMfiYi(}L19QgYg+9!bqwe(1|%XY60t zJR$pog!=z*M6&rO;^qxx8|!?+pT!*$7f-K|08ObiJgn`cflny z6wx-3{E%_7Dk>Eq?Nx1Fb*8m2U{ut)!Ps*iM4?q~jh=AhV~BNKRTzNEx>n5VYUgL# z41-41tqZtRF*r9Nj9jqR%@$Bjx?F;x+~l9-&Uog`>h74Zs%BjnwI^7dV-(UBFdpT*q*;av8d_H3d@lvZp9B>L$kM^IFQc=+D|` z!)MhF3r0?@*oxjHP52}a_1vM-j6tzcA(gd<%-7BR6HiqP3r0_^7X&5;#8YxQZ}cst zCZ(lOQPdl0cV5)t7$~Y@T`)pwv=;)UpW+M&rrdzJuBgK)7tcH^((lvF&a@ZCjH+K3 zlk)dY`WC%#!%|N{onLr+B|mRn@}=-~{rinBcc&IU=qn|Be%4=aPOVR;^S8e~5mTtP zQ;6-&1j6UMxRXTix6+=IbPnF=#1`+&%Lr4dEwqS-NZWYQvxwg;w@>c&{bX@lNxUkt zNyG?z(2Vv2g}lZDRgSW)c4qqZ$o%d0u%WfWVAiXO%^BOy?On!lxNs6&7?W&=A`{7! zi?1|S+uDnV{#=Q_kyh`xX|Imlmig_j734g!^X516!S;izn~ycrQJAFOF>aL1sII3j z0KY7izw7ys;-$W3TbH>{*`3<#0~mVdKhiNDWmfC+{tonJR`(m17{3K0{;y`dBA2F? zdXD-P?HcQGzf86!#h)&17=}!$Ulp6@&&PM|;?zYuue6cdsc?-!04(MzbA^*I&Li=a-(oPvWv&lX#a6lF2b&t46y#XuudyuBk{LQ+Eh!CV< zCFXh7SF_quPFpGkfRnA7#CJmM!z=A*|_?QTcUNQmMnnNu9}t#`}9Y&1N@39j|aa8508vTua)>C=Glwi?>`EP z>P(i}1mk(tCOp#{NNSU%Nz2pQC;Tlsr<}UJ2oLMp-*?p#)tO1XYJyR?JelEASkTBs z+yy#E+#+gfrI54l-R=Dii7jh|f=RJz248TeF__1lCEv+P1epNeLF9d0YvJF`-|Wt` z8-^yWstFY59q^PB=N3?09}*jozMka+H8;6|!ErT~ncKC~hApZIA;-&DyNw;B;D=Y$ zGI7NS2Yy3L>zLU-HI^CIwbte>uL(b?*@&1Wmk2O=W97kv^0>nBdRU^LV|jT=OP#bO zCg3Ei%cY@eJry8LTv12HUYa~b-Qbi(*0sIdCP}q3Txt`{_f=Hh^vG@xE(B?Rx+iJm z(j;vVaMKgK>E-E2Tbnc?3;*XD-xM7`L+~>v|`59@N{0B@iPA?<@ZR zJG~x{BvzNAqWlK4?XFI}e}wHGaSN;S9BG`7zTZH&WBpsV+SX_C4xQc~m z%eZ&}A>H5VTvy-z|Cv(1n6tB15ua8SciO!vphR6cjCu@|jFyuw_<$3}NsixE(rg#& z%`>MK`-SfoFm83dBA6Y!@<<aF-~@>Tv=-$M9<@bA`HkncUa-<~vE)4aV7 z+`BbQW?ilblE}&lAWPt_0C@_MXh8mj(c=?`3$vF?|2C-6Sde0M{%U?#h}YU{|@D>T9VPP^=}8E2l@ctfzC()ii+ z%_==j&TOA%7_XTbwulpFpD@Gf=i_hp)#p;Bi;UnRN>QVKi=F1;;?T_i;CSx$){4E9 z(|F9h>O}z#l`5B~P8Tuu?i13_{HO8C@>C=m>abZ%6la*Z$Dd4DQV}IEy?y|oz}c}rE9JA=qMp>U__CcDuE=CPA01;3kDEH#4}>7 zA;(}!uZ+q$`~OHG6~O`{Dpg5@V2_Z(2}Ed5GA`O|B-t&3%T9iuU_cEsP+}!8o>U0( zCmB-ElPVK|#%gP5DjLok%4Jjh7BNVn65wm9^E+i*Iu=|_BETxO2txX$HwNXLPJJHg z2nGtZ07pudeq9o!Qz*e`pz(>apGpNhA%e~e$Ys+u)-VGlRRVJ>2^S*4jOFLpO2PJ| zg@q9jCVrapu3p&EdSHQ(m?|DbJ;a^q*C3(5J4`^rTT%7ktuBV;W`(R_21=>~)mjmy z6GduXiAPv=xcl7BqsFEN|{4KE-CpIe5orvqDp#TfsvOg3!#7)qKYl$8Ia2d zBBDy7G7@>K;&RMTiABIjN|iF{!9V$dI3nI zG%Z6Q-m36eW)Q?CV5X!>Yyy*ndjXi>kb{0H!oo|F(uK>0*nW@W6Elo>R0$NQCB|&4 zrQU#FXP~qgETy7Cyfk0l^wq|UmDmZ)yi_(BrMP6Yi5QclxhWYz+2W!}n^%_0#`Y{? zMoOv#F{0g)lSGn)W*8z9>AOx%%6ysg-g3-n>O}z#m?}!H$zq_0AT|oNm|iisT`&s; zTUEvOIRtx{i4rP-dXWZ|<3S^^UJ`Q9*re|yQp~)O!{^`9fI@m;fsxxQ)ZOLPuW9N> zrVi_Nup3odP%@$uil@0K*7wE2NV)A!pNH1cy7gKbUD{kN>{b&{HZz!!JphS#)cQ0cTnzZQ~leEsP^y)&mZ0Gl!fb_7%_wP;VPZLI)&Rl7taqhP9*bKmVk$+oODp=yTa>kKDVM?KJE9wkDL9^r`TjPDP~# z=;WVGIP{7!sej=1PI;rwRSgS9`m6?Do_5bU{^&iR2TaB#gGd00C8$b^d{?o@a|syK*V19Q&j}W7At^uxF<9y=4^KfwlxpSHaZa99eP)@v zBTOS-*8@jS&=~yHWqVSjqT-P6lBnI4+MApWL}3X9wwvE3zosrw_&-5o;la`(9xH4B zhsxsjCDN?`B<%`Kyu?f<15Pj0qKwd|^-6}Wub28O0-ks;1{im=h*D=PtTgAIi{Oz+ zK}eOv*Av!yZG_7^xaEm; zEg1+;<_n|(k+lI{NGV}iRzO>u(Ny@-*ll2@___|5+P&I&+?*WEJ?%BtXwzUxc2E8m zjBipHXPiYvUTl}`(Qj;x58Wt%O0>x5vwa_|mLOT$H~PhHz^NyZ(Spu4^gUB8guXHz zHh3$8tIrhEJib^c%$8LNmJG~=wqnsqEtra}Kp{GbOq5kIX}gS8QXeHSlvEWJF-k+u zHqj`8zSank79>TNFFT_8CwlvYV8r=K5R8Q8#2TtGD4iM;pb{#vtu4!5LiWJPXmtcQ zhN?nC6NA!5S}JkH2LegZk_;QHZNMpeK5dC^OYqbgsw#4 zF~+0<#1?bHq@rgn@C*8eb30lGlZ8rvVW^=574uNvt3_mVO41AoE?^pk>Ah}8buhq4 zmzA-f@$kIJFYK@&?dC|EjV;x4DL2J%ZO*=kA(RktK1~6eOs71foem1Wa)z00&RCc= z=UATp{QTXwKW8>$@jCnV(C=#il-y{qEZnLf_9x972}m@;m9;M6$fsFfF}F{xJE3T1 zfW^T_)!{8~{pp^9@Nq3y_mf*z63?M~N-*$#_#>}b{7mV{+guA~z+W)OH zfQtUInjpal88ONOb5ES6qbn_IlYi|R|7-a3cUtW`e2Bu6q@6r#St3uSexJ|SKVxoj z2%GUBwiH@3G376wL=h?}Igzw>%)ONCqkpeIJ%v+-o+5$}oa06-8B0{{R3Gc^Mz z0APMqeyWNBs&h7<@7t2?iEjcF(!oF4CBdYTwvg@Hp=hu|BnkcZE&l)rq5-ra06c&K zf?V)k_cIcB@bvM%@GQi>whte8g>Qp!O?(s5yR6;4vc2ave}PG=@_$o!jKWW163(P+ zXC=#lYKT?ftH3#$IdBbmAz8rA4Wfwg000aD)QkZfF4$?zF4A+V;C0$=tNNsDfnafe z7{IAYo!tnXqg`_^oONQrwO;GCb8|j>x4Bi?o=5_a00H3d-*@5pbdXp;PoIA7Vb`zu z`s;dG{ee%v_oYwI_R^J~@1d@K^)-B~OpJ_7D;#itp<|Pumzf{&>D#~a26G?(e(t5m zUFlrCnO2 zB_uyBNbU;1cW0CeO?7+j8JSsG85#uN_vc73Ulx_{zR)k(QSsPt=A25C73=dNFNCKp zCg;1d_G`?&=LZYFXIHCrbcIxcfQ-zwYShQZ>AqfI#`JnY zAZH*w(ZbBXp37HH;X}=R`z))@aufyMgpF?)-WHKk>6*-LJhP*!Fkav1XJ~Wgp`TAH zdisKXePx6@9@%F!eGj#Su1yHvht^K+G8W z6oHgH1|sBPDi#Bn1Ks|-)hylWz3izHvKjtz_X#+Eume|bH744|YC(Y*IuwTXMM5l| zh~-GK$_chx-<7 zl!5{=cPLKyC2V`jIjnLjwO9eFL*cAGrkCRfcdU3;)hcXfxP>a!M2-JItxR0+-`7BI^YkA(F*3hYs~va zz8k$P^i^}?vr6xEAbmV#)^-(-P33Td_8m7e3M-h9oX=&SLM+1J^G0>*vM@cf{JY%z z-l`>YtkL96AGw21hqD4}ZTkV6kW22Zi4XC=6oTu*AQ_3tchaid>_*=_GsH6&9NQ+} zWECx3CsyHdx;nq_D=`!lCetl|U2Ry1venemVDa7)x$sd#$X(Ga{LYRiJ8d;c5>HbH zQs{-4!h%`An>QwD&d36X+8|p_;7qgu16CNd$*=3H$6%H%?ReJ=BAeX|Rk;-BCb5;v{!Qs;W$J+T27 z*R}9}y$*j+zuqh9nsOxgR;)4D4wpX!CbdiVsA3JeKWP1Q&7sxCjQyOft-d^O=@KW_ zTr$m#y$;8;V`EVsobcNn@Z5nb*$59C2xP95t?aA@9A2OzeII$faD=;tSY0n3*xCGR#*Izi}v1YdJ@DOcy% z35JYIv$((%GViM)T9bQ|-SET&XPTWL+dju`^>#UQ$0SgK<)#~L#i0m5i$HoTkfhAd zbL<_q`p!=Kf^3MiB9}j!1%!KIum%?|2Rad-;)bYz&f;Ye!O@WQaZLvP&dcVQH~yXu zw`@KzbqQwb1mf#ch-?i>%~=ZXn|amu@S{H-vanYL-O`hR^_#y~`z1>dS+U9+6sg-e z)UkQT5mJ>jB?LEVBpmm4dA^JCq`Kj6C6ii^AchY`SSE^H_MN>kapaypjXzNRzDl_| zzlT!K@HUdiBgha#haw35+-NDW{MZ@Bk;@+*lEui+yW9`7#RL|uUW+%ru(xs55VM9p zMIhM^3FEBwHqP~JL8cg)NPKk6UZu~)g#v-NO12+cz$A`oPUHr)&y zk8LrJc$D)E+m>#{*$vCT0Y{y>R}UW-j$-#4m;9zaAZ9T|=-*@G@$}ev_;_dA{Wl!( zi5g3h@1Elc%Nr<%p7M>mTlWEa(SN}qiVSKXKbjH`IMK=K78 zW^l*Uz0K8v4miv2P5LQmubz;onI;EFAxUf_yL~+sJx##YC}ISR4`iu+g>a~8V(t)8 znJx!NI7tYEW*q~tDaHj8HQ~&=$tk@2wxpzWil(Bznm{0BA05%c%foc|3Z)^FoHJp! zaw#k@0X<@u1i65Nu$~D?y;N3I2=to zoLa;CkB(@0b0FVX^C@cH)v5u_O96e2Hg*+Xx|*waO3ui})Hi;MEgHY#P?#Tv_(hWODty)5gZrL>Q&Qu(D< zt5ByURsp^i&UO6emG()xpws9~)fXT1}X^CkVYv08rE~VOss@Sljq` zt35YZ8`z*`KFsdWqDf=X`I=Ixoltf6n2D;Y%ERH(KD2{>$>gh|U~w9nEU13;>praV zXRTX(oZUL*lIEjhN25jnP`-e zXI4YHQ~@QFZLq2Lzs~5yWMEnQ95V6R>=@yzN5NE5$>cHXjfGAFN(UE@Mk=(D;--)D zhq7d~@|$gW|A9{w8&gvU_ReoHys;6e-zzx-Vr}GHR)m?QRHif|#C96t zRah8lqQ5lvdCxid+F8P07OpkFueW@yT=~*EI+~;mF2Vb2b11Xq^R3QYCH9086{M*2 zt8_epRDl2~f2o_kh5kSH9|tVI;vXY|F(X_H@uCAzHl@Ka68I($ipG)mht==%V~*uj zVN!nzz=V5Wj=Y??;W{8qH^U{ULMDu9)-9o#dy2OvOgPu%S#^vs00C0%}~Hmmsr9f zB>4ts;l?o&upK2(-qqY#T74QpfD|%RXnVU=fVK}hOeQx`UKoj(t;MacVO@#2L0S|l zRDeA&2W;v=i9j%1Fj%6wyCPStIee9p$`Q}K0{qN*bQQ{UDnRmDTz(c4_bwbtiwxO(khC>Kmki;il=jg$-)4Z)pz zy#%}wpXzou7#TSkhR>Z>|Hh<~d2TtP?cP1&#(hNMpXh%dHt)Lo1+FOyn9ZlSeZ!GNePu62g;a)E%|W(B$9$Es8H^iFHnz4nXR6csQyLc zXa5x_>ZFZTfNYSI7!?HzX)MQ(My+0IJ*N|pX0kLi!2O2pW_;6$;UdyG8G~{=yUc$Ol*CPbX5Z zf5A}#{~KPDkVcv=;Ghnawuh7n_)Z!jxrl4*xFk1QcTd2X6HMu+K*n@RI&~bFH2v`~ z!uF4vtT`tqg^ZGtiC)XS9Ai51nv7A-&DRzF=B}7Ju644H)!!iVetWvyY_(tOcGFb7uz`yBeM?p+?1Qf@UY<`XQwvV)`(XH%z}XD_~Xz0qZt0EacTPr$vj1*&NHr zj8ma?jFQK%x|? zRDes7PI7h24qXlRVAQC2W)Qbc-;%{$XC733lTN5o3J^+?hXCzJ;hC)kbFYw|6m#46 zPu`wpGw0a6Nhc}OsQ^_YK_!goWlSeJx;>*?9XSy3f8;^l!J;paVfF9nV2$F z$(E_HmJTGS!fiulKsyPe7tv-Rzw9zn>6`YmID9LtX$K(YJT)Yh$e2Fuap^wPiBAI3 zi_`d)RZWLcQ_3I{GhG@Gc#!haAT`aE+2CeQNkEys2^w3}GwoMv_90J~E}xOZK;s_GkZ3X`%d)VRqX3{7z-LpAQyJ2{Eua z=6slQ6BuV|cx@@U4nlS(>CalF+0?$Vd%k$u7O%>F-yiAVf=tsOPPxoUxCTJ6!PI=` ziIitHCS7Lhx|SS$NK)McXAl82Q?LZ@>m;#&oD3C}flWK7L|ZoSjlGB|-f>9_#f(A= zW(-oLMO#!1{(Ur^we_$^t1t90bMmMk9Fq*FhSVw=<6^WX&qV1%TQ_?&qXV*i=9h&s zWUHdrg!gb8){7avAh9T@PxLffg|mNw(tUv>p;BWps8WoniWhIe(_BgcF%u9$(o?L{umPmJLBR8pXr(A(ww_*g*8b54;W9%km(c4(f|4UQ zF-;a)L8%1ibe>yJLti-8yO_1B1QIN&&3a_1w3JpfY$pJPsdq}Ro@nX57iU^aLk6ef zNKR5xs-smG>9Nj}oW_1Z0GJRE0{{mAGeZO?0AOBK{VE~Q#7U1?^W7(PB8~e8kYQk; zjRX+zcemSqb}Cd*aU=crR{sEq$sExT0GvPp2`avweFDIP|5?EO_g2y~x;l1je`<-e2z3xlStT`_6nYsPo^Nyecmv{MIznsYz z@$s+laWD4!A9D=LfnOJr4xys+<37Fzn*Ep;>%Q0jM_#|VslI(bW!+2peA4l-{jyia zS1M-2c~1}N{QGr>>NgCGzO0IGyzC=?0}qdnj_TK+^6*aldS8^pi~xo*h%`e?oJiaG zl}f%n`#`qI>itEnQDsNjV$W)+DZ|BIQc;wvt4HT|#WNMb{x zy|m_~a1}6>N6fMiu8X}LGDy0yCKB=sJO90CcW2nxB$2>=>5@Qj1Xiv~ARSBAZ@nvN zSS>5CP$G{0*y2}sB+(2OtFKzs)kIaaM08=jSWo_((V}2hK#6npe>HFM6uE#&zO=2r zbtFh!3S)#7Uqwm~*T|Ow8cV-o=IZ!LmD(f`W&#H~`$`M}`dp=9rr8tc3gTU@lo+80 zwx}cyLUy5cmLM?R+e*1N%^o{x7;$>b-UHKaxI_Gicu4pXbVps`4ZA4w)ubRehr^HSkVs zJ>*4<>tv!LS*jc0VGWjS^ug-M4(yk8JUNftCKtD|IGD6}-#zL(p(p6ZK3J(1es*Dp zBWLyo|A&~{daiXx73P-LLNjls9M;P_9?GmYCC0s4xoeer61xeVaLu?)N8Y->$;5El zye_)RX7lK6xc=SE!HjNCzfrYowTR+aA$hN(<02+itX&iN1T7r!Gf_~H~j z$C|4U-ax1%5T^_Y6f|L~Ix4D}5*d&=!sAnCdz1QfGt}WlVAUFIue9S}_VfKS+-xsR zUZ%a5C@=1q89AR1Io`~7}o6h&V^lNx*VLNtL&cRDreki z_~Ouf@X9&zqi?J2ego zUw;Yqj=nrJoNRB7Uq$&$<@yYLJo#gvQhBiy6|f{$I(Y(`gn+q<)l@!yJmTv&m1(6Z z@xXpAI+LFRS?it)zb;q(ITq$YAXY_ zUWX=fosBc))|TEoz0KIK>NaV2+u^k|IR1V0+xPyF&K$9ndbxjDtA-R4TyZ>&v)CaHMZn9qFste6?mg8cBO?;kugk6!X+ zlc`4^5uc@|)13PH2$2$o#GAYy+xu9%bJ0-DQN;Sln~}%A4}! z+i5r|Sw6ik>=Em-b>qo_+LZY#&Ro1!Pq;akUsqlWGNhUN;**c%C|#Og_4;37#4uKw zMae{+Z7!EbrLDzS>%HS>RgTMb>6=F4o z**wm$7gpL+q6;(oU9;IcGixjAc4ntzEqncCY(@2?#_3nhsHc>DeO}o&Uj7VIgWtTV z^2Sl-o&HWueLX>=pJ-%<-F{VM?-!T;oluF0v$hi@hxbqyt$$Z3xoP~lh6M`kr(d<( zpXr-XZYjuoW!=VGf5~TIlQZ7VbN}Zc_ne+xUod%xaPYT+KH23Rf&bRo!yHMoqJ*Q_ zd1R4gaby<2)S)~rJ_wY_CX*ho{~+fd6^Og~fNzLt-T_XbmTkQuZKui-y;%d-hA>F8 zW|omu5;Ubzh`QdVS@LYX%SuZ?NLhFR3?8ooXc~P97oPShr_F|rWH!{ju6zb%p#*4A>Km6QGt-sU}WzP|BN*T?jEsY|Q zSv4!RRZ33_lji!p>#E&A*gQKtN$jBe>!VL%LbRXEYvXAVfOV`(rez(i-k#HnvWoR| z%{Av?1)rX;9~BZ@qJ3l**}0yumQ=Z?N$0vG3=79@(0nYzDDWV(RQ{T4Z1!$}`mBS`BvE#Xw?XK9OXHLgr5&d*jqLIiU5W>Z_ zR7b)*fJVbMQS>j|4htoQmgZ5*dl%q+c8+3?XF$?xCcyaO+T{)K#!!c7Q4Iov4AMT4 zBB7+{OM#YH4{aI^VZ^PR0`i~%2`y$tn4*iQZKB#HkWOy(l}EOQNkhbQ>c+L`=O?1` zgpi?&8o`WSPK!!%xVQo;W5Xa4F|JVC#-1r!SOyc{eoNh!x-QpTXA86ovm7~i!>ARt z?4qtADPCv@8oHl9(E7V-^|`IWUa2|5UF2-346cT?L5eq`ti-hycgaBIYoW9hp}lQF zBtn?ljpx%zDokv)_by52H~)7!R_2z?(FFW0@gaeCkD@rAXARIOE^$$~ox0ZoQz@S9 zVjuEdv@m?VLt~g6ceogM)R!6T*-4H@gu=B&W8`ely;>xF)IKFWZlp=&bqeEWLpgm> z;}#{crM9;u$Tz9A8oLYfU7yl&!+kS)Rg}~h!cLBE3nkKiEpC&6A#2CAwZ7C)o`J=C z_U)}7VVq(!{?EVs=Ixrd9Jc!OeGxX-!_zCO)UbqlYPj3`k{e`hJgy}z~2X#EP&#mX@gJ-&#a{nNYw33c`M zI+bf<_49h}(fC)JtmdkJxM4wZ_#(+wQ{nHdJcGCL_7JBJYv^c@Rk+$Nn0m)J2PXp?h8EZ#q4fOj z0-OHs%ymiP=R^uVj4Nxvx}XWjeillyf~peIl2(-|fqkd&^LWEe{}cYK^@d2=h(`Zf zl|*EV+S73!@%)bz-s`$Vn^{*Q(=dPePo7n~alwiir3%{xD^DE+_bw@I5?B4+hpx6Fef zS*6IjoqHWs@yQS}{_W6(1{BmTglhD^7(Z-eIS5@C`K2*RwMSx>lqLK2OO+UwJ|)G@ zcL?nt*#!{=KcG9s;7ekxT$`OBF>*o->Xrk+~n_1UJ} z#R)CbYT;XH|0rdS_8`wGPdLabC#Zj_9Y4M;GKw5_cPncQn(5HwstV~zC09@D(; z_(C(sAokiqeO*1354W@~m#Vrt8ie_kjP@%nRYXlk zZ}gbEu zYG3y<&PrKgKqAzlh0^dIs2?Pw9ovJad<$5ORQs)aq@g+3Y;PzcXN|ERn!WR=CV~XG7$)cO$%7_EMDyeToUM zH`=jn2HzW}%D}+c?dLUAC(g>)afQaWyLCOHW2VgRu&0r>xoIja_tM8|=o!B0_lyAx zn)Z00c`J*mfjcYSaMrQh1y^G1mWlvXK&rnGJ4&@jZqkfF&^3-1j@2zz2DOA5n_VAg zEZ8BxLmP^YmT2i0^(V*vuWH+7$CXr;`QmHX;lML({y_#zk2?j8e9P`zK9QH5OhV@C z_()?*`(wBOsGxBPWHH*0ofdO}F&PnFNqA%5$>pun!HgBcS-MKN?|Q21>yNDsoXJaVzZoy5CTcJDO=%S!~v2eA%H@8Ow~k;oV0LIR4$h=c+Kbb2lRq5 z^AcnkI2glHhN?YROHlA2ouT4#tV!YtoaNil&C>5r(5ZjV8u8LTV~KW zXi*ZR-E+S__*9GtItCdr(MpS>7DOjO6qSwC5g~LaTe(@RJd3TI9uWvJ13-$Q{dwA^ zPR0z>FjG=CL^h}CM-;uyW2~ zs1Ae!#W!Hir4&u&XB zPCefeO0izjho)_G8w6nLBnTWtBv>k`cyQ$*(kivuQem(@+5vfBsI3fQQZ%YGFrx9) zagc{IN;MRbwm>J&Kpuk)$ZQ2keZ1*!gqRr&Bpc=lQbVN;RZkZ}m?OQK%^gcgs9bss zG)F*9pwTkJC~U1g7)#9+qFytUaciLMz*-@pbyI?>S{8s8(eW`HRf60p5C9DvIiPlP zh{KS~gIgfM)G5U9$Ozd(7ztQXq6>3LEdW#M&Npl;WpsGFHqpNkxPWwOG8iTpaAL&A ziGVWp5>SD-l#)|L!}^0tc-AR5CDo0V^glW(7i<< z&U)CTh!q4fsbP!^nao-PJIk$H>b-*?{k*c;Z0^AT8c;$ceAywq}$ zH8H9KRXpYqWkrn&PbTI`=qBW)J`@^}X8Qt3)yCKou`tH+nnuRvA9R`a{sH`{b@EX+D?)7Os3> z5e@;#8IFcBhl5TDu{juCN-=rtPAF_y`D*}Z$i@jNQ*c)EscPz#)Z{s~S0II9V$fcq z|D$?Km7tb9=6sk->3j&1?vOQ&sPQDTD}98MMJ- z$?vJgY9%sZ=3$PN4pfOhL7LzH@g3%QFESk^A)0eFlT!@@muHZk8j;d7h{J(1qaSeH z!R~BQiU*n6BT%qH-iNeEah)Rqp`$)oO3x&K#QkY3WR(h~jU6Z;Yb3}G4GBPN#`7LE zL(Luwg-jw1Xh5$^H~|!agW|#7X&s%Wj!70to(DrW8rSEpHaS#5rU!xPdlKz)RxX)c zBL|;Z7{#Ez!|~%`=)%!J!6NGr*1<8tK;)6Bmnxt-N4Z<#xbbhCKpF(|q1;)HsFEn2 zA`Ez8%tOu(sn{vPGzX@LjTLe3Btqp$@naP;aRU|{1bdKF&_$rZU|nJ)NiJ@{Ss-I9 z7nBYKEkJO4>ov@(wXx@=q6Z>@67Ga&A(-Q6p zeGu-e44hJ}Hd^K*#73DxsW>19K~|E14@y5ogpV{L#GpxHOhJT>ogQ%^(-Z4vgdx&e zZK)Kz4`JluYs5~-LPGqSBv24RTFa8FY<`s9a~F~(o(Cl-T%VLwCp1LFk4Yl0o2I*F zdtqC47G3q->DeqF3xRBBHrIdO40Bvwf4l#s0e_fYvs5C8(^O5A4h_5_Q7oAu^=gw2Ar+r(lDoc-$QPgrDwZpRl;i~I9L67F z4>i~Z668`FKVJ)02UC7~-6(%uh{CsoC^Jc8SbI8AY7!9;KPHKFjq|IUxCasOBa#T? zVDSFvK0gco!uN0ZI*PJ2yJob*8rh!a>m{`8@;&cvU7A17c z8$l7zY3~pc18|@UniN2S%Y>en=CS(X_bKCOQWV>~3?BI*@K;;`!czw~Lwh!Q|2duT?iB{(n*f-goBs|lmwu>;Vi>& zhKR!HFV`0n3yEBbB5K0Lo|*%kRsqCVgB6w=Bnpf}qlksXG0>6`m>Fb&9EO!JJtEZ) zh-U_&KuZA&1*f8K;$8}+efx2%&Qd*a43qHA^{@}n8rhb2Ie3{s(CZs^gkP4;jOEI ze?0a{0NDKu_+?KbK1?nMadZ;*e@^C~Px}wkTrn4YIzvzrDkQSc&)_H_W>U*Efg-M? zgfTY7*H!KKm=Tx=pdLztrU{CgF<_9!LE2d^xIG??l9& z$wDDJO-5_plZa-Mib6b^gz0wkdS%{;h&+>oLU)>8SG=bY(Iy#%cr*#}?z3aD^Fzd* z$wDC)O#kPKtj+&r%#0)Km45(aDv(m0{}1s03t&GP-XxQ`~e#< z@k8T$xWf5R`PduQlLkpF$=Q}SZM|;Bkp&chQwDHdz$R0+>ykTrNlxSc`(-l6fA60B z_oqyZe2cH;(fY>cDo_0U&wB0(x_tC)&deu#xGU!Ina?~+kMz!5jAaF$TdCDzf#e=bIfer*1QLg@J~0x9 zI*`@Qet>^NfA(Mc;5G^D~HP4Ptaa^4M@n&I@uB|ynvMHJATQ7sQG#)?QHb%se&uTl@v%CaHta*<}!pM z$h!p7Hsm=T5d=Ge>S2d}Vpqz$lKNPWb7JG=@H0uCvCE}8iM+JHJqv}yhz9`-XdI)B zv~hhXPbA(T$F({_0uowM> zsc0trmUhMB9(uwu4^<2@kyizh)3xPL8xN^n0-7R2Q4O6qh+Mpk945X89$gn-5;{_@ z&kgYuX@GmA26~K5eKm0`u5}~mx2zl6zF;>3IXKmy20twrnB3S}X@NtnU} z640r~71~WGD4P-f?pAhzLl*MD#rHs5Qf!QdEpWh0EM4-@)`-WZ<>tLzc3|B<3b;<; znt)(DnNEAK`Yp2KBcu85X>IT6zr6^Cxxy2GE6D7E)U!jq{Q#-EgfFc%aDMPw$5uKk zhVe-ZcT7)OoDfk-W@epYBb$B*p>Y~VR$t7vK3-3a^j>dPpU;H!IVALdH8cLg9=M9f zn*96T@LuM{`gQ60zlPYZGC=A7^g<^HH-J>Ck@?7j+>p7sDtyd%u7vT6tG<2GRv!;S zyroKK7vb2EMFiSQDR4d98XgMbpHpZwTncIuq*$MQUhSQqZ03lS?o7`KXrG=3eU|Q0 z1Z@urEPu$yliR{Zd+}mY`^dlvx>s%fvW|4g+SX=IFHG#6lFUDCoO4akRLmZY$Z$PT zqNLoMY(rZ~i57#)Cvoy|a%trNA|PQ~k?5Up!5a?DbM!HD#?@Ffxu|GjSkrOmkK|(W zN=_ahN4Y~D?ynwZ?sXp9iy8T}npp>_V>N4Xns)%_x**6yrEa7`t(p+Zw9xCv%i6RQ zs;d_e(T};BvW;T4p|aj#$z>9WXB=i<76%)Xi`nvKU|{6UX=37W2po2@S!<}pd8JN+$zzO~OakhLx%Z#q= zYBlj#`L^lY0LgQzD=K)qPWoWTvvYd$R@B%CrCdvitlOf#yPk7ckb)HN1chR!sE$vg z>_J@@agC`NXM)m;IJ>*2o)CO{CoV)heS7Wywsuo(v$(bUvJqz?=O5=EH%_6DpstYc zz^^9V%25lT>U$F~Jj6he*hG;~L!eM8jnmb#X5Y-D49~e0n%>hVbYkHAT^+i@4O0lJ zw)74|^yi9`%Qaj<>Xe0`w;u|N`?S3JGQF2G1esRacS7c>yWiY69b2MKjbi=h=g~@S zL4a{U)vZ_juH*Igae13O;Vs%@$icKO1W9S|;#gw<2gUHw| zm!@>2<+0q(_Yjbss~{qyvF^;#Jp)v7H371ta51{}t+V6pn4%a-f~g>0ycRw?EE0@8 zTcPY5QFI|$29hf^)W&b8nPh=lVpz-^*$XW0D+D%?JL@|LhCL`wU?iGS7^puqVEZI% z0F@!i!frluXPoOEt|5(JyA%x)$eHJKEQ(uB40m}!Als5I^h}d;({k#_*yxHQ|{#F_AZ?` zqHk9g0=>r*IXkp-u_)Y5R^y@YV6yPA_8hIgOfwh%s??|4dGgm?`A;vovdMI=YCUoO zVM6%}mue+{A02sX&iTEYIjc7HI*$vGb}5kk(<_~+;`8fF*;u#AA?SHGJ1N}sBK0gA6@b6m5H0?%bQgQp{`Q1K$%9oq8Mo#d62uo`@5OI`=dD${EtiK z&UkFVd!zM@d)bQI`2 zolLPB?kq-Le)Q){Y4$-dr0zs#XDq(|2qy~HjVQo(HpSOc0MX!WlRS9s5{wTdS9W zGPo@vV9iUMaYGF;fEr&?V+)3BBMiV$!7Oa)PCmF~GI@2hM1>c^s+B+mm$gzvx8zEv z=Rhjpp9I|wbqTNtnc$}=HK@*xEP}5G8RW6}QaTvmmvWRoFG}p^eP;pCNh?WOUf6~u zG)dObK)l|{9<%8QS-`AaN0r10E^8xK&#XXONbD@EO*6$+DlN1f>wZ8SWMbB-3U=Z+ znJ5oAHgDy-p>p~4luhL?uEW+WwffUzJYdz zL$$^K;24-#((nSL*+zkGpG&E3+Wy@BE*0H-No~pk=0u>fb^E{<7aX;uir98vLpO5< z7q_gB+6oxnzV-IEg&I4+JBRV7?m>HU;vKqWCJcSO>yZ&>we*8)_X9`1+Wpjb{k@Z2 z_jniCO*K>E>lSyHpLZ8l>QPzk?PU{|#~23bYZN|F;I;sxr)Gy&&`U+jJc**9It*x+ z%?Ms@7{u=-*KRXDzLo15&G&@|!s|TPQ5Jd4fN|NB+bs+N0XvFWi%4(ihHDrSV3)0U zI8)i#Vb*nqfpw>fmZ2%EP>2>w@5e}evV0j)v#HwIm(g*}h||>R6j`6{M)>3g+WCSl zX>{nIn&31xGjm@+H6CQb1RONyePu2qWk8mpm-+@XFW__bGj6ajaNe#t^i?Aq;GE?n z*mPOzUg^H1n%snWJn~vz#gC2;4%uBVFBt`VkKpG~yC+-G987>N56{XjOLujKt8pvp^ax^I>^AfRBc-m);+eW{= zyQU-7wjNj89X_rvnpl|BiAU=P3;$~8hV|s3cqlPCm2K(iwnd@t4&fIM zqHzKQ_(|T48|p>i{3Hn4^Y%zyk)3gN(F0bd=x+?XY-J&lh5=3ysO$M}dB>T|!e9bq zS6v>TG_I2)7BH&=Cemf|7!QH zU65>soA8W4TL12%M8|EI;l}%VMQHpeHXU>3(qQkH<_V2P&)!%gCZgu#L+D!5H9xn; zERT+YKW|4IJ2g;hC%zlxkHt-qFS&X>MCo&w+7DG$r3sklEzR9Dd z@R7;+G28^PuJ1LzLS_QjW$v{*m(8~6Ko500G7o<_9BRofdjK@&=*;5?9X3*+#8!LuO zr*zZy-I6e==Agj9_UtGe`d~&iZe3qU3zpPIN?N9FxlFe|D+K@&Xt(~X(*+(`69XrRHOjE6ar?j`-0@plR!&tR6 zQ;q_w&%R|E@Mq>$PX`XZaW~LN|A4RIt}@-;rIJ0XdUW<~`#jHtj`D_3yCmE7^|#AC z->?0k+MojL0&02(2uTGmWB%hOVBT!{&51yDyU%C4vcOlQaM+sN4ZH!nR805|qwtYt zAi4G0+zB|m9XXM5e#XJo7C3(|K+qAKN#gS63wXY!6>-s*tnI zp(uE$*UPROn1SX%CA%BMOl=p310(I|#vwm$Nu&WVaFjMns!uMko1+xNgA0q+;DQFN z3HY)vJ?|^=0Wi2d-M--n4;j(xd%a#(C}nohLD&Sk@kkI@Qe2k>9SPD^L+JYRtg zEuLE-4J#f!rUs4Y5`FAj5?&qDBas6{WdPs~(&k%!e00-OcKD-a%IJ^G%hzYUzJN=# z(tq1cQBVlA6k=?}8UVf8A-Ewp3?F5W+$U_9=*}(78dYdBSkGVyMvt3$C0m z9$g|jCljvjm+Qf4a}uHP9z8mYlAv6Ve94j3_$MFFndQno`pcYWsrg>7BtfjAbAj=T z1mI6be2(1uGh3ynPAUiz6A8ng6qQ_z=#nEUca;V)jMIazGN~iq8Jsv4C@eL)lE?QV9E!O8KYNmO!RZ7w>>tI35&= z(!G5Sfr=I=ibxRuv_W!!`&5r}CAV@@1s8j)*j4EfzB=*NT!(H-94mIKaai4J7PSil zARqu4k7yo6a8P+4OpYAS}{fAuvn zC-Q1LTsQ;)#D>UWxRx8eVbE?AwFs<`nunx!K9IAhsyXrb+uq_Eyx+TQh-L3>4QId& zKqAbg-i^4LNdi)0p;V3mF`65Vh`a2-&QFSipZk;K2U9HC3Lj6+1Hr=+zFV1rKa@%{ zYY+~PAVfoH5eN`~;tin#L>9imRffb2rMYlB4IC*gR!~FWkU+3d1F1xa<>K0ZePrNb z~Xqo1(_fPx@|GkEW4#4XiA zOd?iC1U)TYfh~0p=m6SE7&-h&Ps5Nr#z3h=6zhnZ7>twFdA&Tln`Tt#CQS4$_kWm6raZm zQV$1-h0j1&hmlZDyjBApwIV`i#DKh7R`1PD=ff32m}+JWQPRP}RDxLvH3FdI!s7*u zNE_moIui5%eKrg%l(R!q(C9pn5FkLP#nJ?7JP*#YlQq@pfzg;qpd3036ku;v1_+sq z0}WvYZ*pM#a1pnx+6E5*gm`O$RxkoNKrjvvahveRF10QsanFDUL$X zo~Q*}2&Dyq#Nps}anXNZAb@-4ww0n8Vo+WL93x5)V;=U$6czF>j_f6EY!>QQdk8fb zbX&HS1$edOe$H)dqU_8_@r+fje);o`j=H=-K7(1^ul0S%GnmyGYwC{#H~`BkR?lOK zN@ax*Nhrc7Etr;6dzi8b`+0xKEkzZHfrXF7PV&UlusIBR6=O~U3@T;7LT5Y{IV6Nz z&m&AFf|*GUxmG9eXcV%`2^@39yqQr+xD0c=Mi7Isj=}|Lc>s&bQmTM* zMm)T3ERf#SlE9}L{tfLL7*PrW`=<)Hv)(@mR*3vN1SJqKzEU9tgmnyBATabe0=0@G zXSn5TlsQ0iObrNJ3bo=Yg#+}&N`ODu6;52AqwR zmx+c0BDY*EGZ<$um~pjot<0POurb6LqC4}WSdW|(7`T$np^$T-AWLjQ&`m5$&cvtW z$YWqzZTfG8KhV9;C}O~#UmL!$pUYOJ^TqC6yWwDp`PeZp!8+dWGze&nmQv+198ZZu zdQt;Y{K1JUZ}xNb`rCygf+H+WQMK_hOB#9q8sn;RC5h7gePh@ZZwU{t-Wvpml`ikM34yC;|apt$cG6m_2+z5PMY`<;L zkO+$8F5p{YLv8z}_Hy|_ydro4-xeFU-6Y$utog&&ACKSovFMOk3bxap**{Uo1sIAb z5Zj|bXZ%DS7hou&Kyi;9knj_DT!EpA0>(Y$OuQqpPo+g6tJ2evkP~mjat#*>MkmNEE!rRf#?~8p z1h@;-twTFoS<||%TN+8;u`jaa$iCIjMs0o6g{`SN?LJvgiKc#=CI4 zaQ?H#e`^2!KnA#1(V8o@^D!o1)`2X}X^oJmv0Pya0ZcA`K1NFiEPF9;xO z=s^@KAygO~fI3X)-ryxx3j-3^GtVqs?>{biYJ?ybIfayQ>>7bMz*6bP)@78UY1%iN zCykBc$zx#q`3^TaSkh;XA0=&icIZw=UP)%m=V<2of3)B2!jJW(fn}%&0tk^CEV_bT zappn?j44?;Qe;pW{g`^l;3d2NPaFH_<*EsZ41M%iuDaA#)TH2g<>~~6W3(1A>%wxa z@KXv9L$|Qmm@-&*E(oMqBnEBs-lT!42o@gYCsU0TmgWh9sg<_#(()?|eLM`dojhYl z9fV^dHj+hsDN>YhV0ZXC=^u~5!>GuGwtpK~{J(y^`m^xOL3?T}evr@$fdxVUwOV4ySV{?Pw?72oz^EEh!cJwpm=RjOYQ=fTuL&QWHM64 z`nzj@u5JHLLK@I)(~cKjwNN^2I<2G;J3FpA7?6EVD+kK9546HS?6$*&3rWir1c1^Q zDgXeP0i%%v02wG*>RqU~qB@Peo$kKd?e2h_2KSdFO=;5ONVbY5Ee7l=;xiJl7lnc> z4UUD=CjIx-|ED*+@|&;ePxTL1KGvQ3>W^NdN9W7(bM&)IeNC5_naHKl&Ckx}SE||RU5V-hxiPp&aJ%Yp>$!ETnXV0b0< z|CKL9ZdeKN6^byxV5Jo;OkzcJYMcuY`xsnBk149`L5#X{B4Js%tr~Y3SRMRsy{O zi^0OQ&RTPWNTqY8Ko%s9=%Bv}?oAC9fE8ACgtI=Qup-x^3)z<=V3l8CdcyfYu!bgB>T)E}=_?%b!e>m8rA ze%uVA1GSidRRjPbw$6&mlqWEzyR7OG0@`FB9XB)c%c(6^9)Au+uk8l595!NsOGw;Ek&$a^7+1#S zPITw3EjKsoKQ}*{JLzoHUdY?_k@xA8JS(b@#2F*Fulo8i+=RK1c3#Y@((L|z9(vB& zJj-lDYJ`*4!7>VL<^>TgSPFJSE!PQ{U=cQ@nLlrq&Cqe2MYQG$Fg=&F=?DcZWZHnx zvLf=f5|2K6W-$W8t*MMDZvicKG#ipGdB5Q6N6KUS=$4NR0XlZCSn2d9A`QAS%F3Lj9*N&o?t&=608=TmeR*7(GnE z!HHS4aFZCFg4%Ng#T1gy(dNo?=yx-})>-+iydUkbG9Eg2W|J?=Y*xS9zV%u>evSV` z@k~Gx_vUTRI@9NeGEd{Vr>;wzSF(FoI1;rJh z5=zq23!B^J8))WI_&p-Tr@7CA)PAQT49@c49Nu-rXAS z9#zO~gpnB0LhR6==j(F!^KyJ(*GSBw1{+4~=(8^Xff&i%ECHRtFV|}|-|U62#5mU` zGLqv(@`AfaRC1y!u#?cbfYK*1dleHfMDe0@pIb!OxEw^fQV&3%@=nR48AAiT;lC%) z+V)P1;fqOB9p;#1GWS3Q<#2MT5*X&Y307@-E_c7CXdBS&)Er^TK?g)WJB3qtTm9lf z>|?7L!05mhS}RaRYQqsovvYwsrFbJ`^*I8<%oyCohpf{x1D#UhMAASuAZ393WoNm- z5<+me@2(XI3PdHi?z1>1x>i%)YKbD}&^XIgO!Vpeb)KrA_%f}tJWJzY24+K+=yzW+tAH??f}wOdnw)ab7tz2!+MKOm+f^c|j>VdwPPdo_VeM#}vf@Fh5ee8z-!=pu z<7ei)yvtS_<58sCJfP2W<<4yllImrin2&@Yp<7iz#7)>B2wBYo*%HcVFh!+H%KCMQ z&R~f|JQnW?h&zev(iQQrJ8gy3_G#-oiwj439l5$A*s`z@HjZ;sKh*JC0ORnsLEkTH+SohEun=-L zVhj7+8plCwAr>DK26`^wS|oxza_2ak-1#R2n6K4tOlw!3{A`RX6LmF$Z(4|HLMK~i zKlMOCyabz;cI5Dw8{*_{RWVB|P_acBMUNn6f!XZ3*-ba>kJS}>;Qy|u5+cwIXB;G} zLv6pDq8lb=`_NB@LkADf%hwJzGrQWgYiQ(0Ags|FQ>;QQ+LB5Fx>T!=m0il1f1P>+uVPG$Gf%G7xp?zxCPf~@8DBWRSK-`uN4PXGZzZ&@ zt3N*#>&w?@^B)NMcI$FI^w#$UKGZ3}nJ?*sE%?h#)pDDw|QyHtW}vw{9h=kBpH zGTALAh$nY#leB#n4_96@FWEjl{I{vklhf_g!rbgm`7t})q!$0MeJc#F6X5m46u|MH z8?0$s(JhutTs=f>80E z#tp&=+)QJssziuk)0QM>nTjc=@1vHv3K_Vj#feu{1)K@vly}CYY`LAg)_K>8Q7|m$ zZ+u^4Tz?f$2~EH!`FSo;sO3W@n-;OkhBMk64&vB_dZGu=f(s&Z1JrbU57Sq zMy+Dx%#qtxHg8fN>w9pPU=3MFyD5nTc!NyDtEKrZbsPa)BM~3ZD)}w>@vi(kM59#2pY6bHQc~SgAL*P3+Ol~?~_|6f-WH&Vv~)^_Q2`W zX+;q%Kw*zaW)|Yc+&g-je@7pmv$IE#WFJ;&`98=7x+mBZkg46|-P`*2XaIJOE`;8! zJW8Y{6R@}8qD^NT92ml8Qes$zZb^)UWd62)2-$CK{wK33d){yEkN?A-dQ2QfGCtD! z;*a}j24gLjexRH14bcg@{mp&w7D=4apdeJIJ12tl?DIF!u|h+ishC>a*Fw2NADt`A z&a$>{k1rpeGq%pJV%Dfx)_MMqe~vcD&~&P=hizs=1VQY!7%X0qDZXwPNcLgTE#%5? z^7_uo9EG>tP~|GN9-XAj7A0hTH(!ZIZw?c3V+TFu8KDH?D{2ID*(-eC1<&L=M{S#( zCnq0EyxaBovzV12>c;15T-YPsO9dZGTZi?E5g*GByRE~R*R1{mX;TUKk&Kvl3%R4C3{;6fRTcX|ar`dEMddRKo5 zr#dkYC~q5aKN8XL3S_+u^-prO)!=@r_9>Kl^Bk~4sCDPWr zBP7ltK0*cn`MqbmF4J8w8P{Q1@L9_#?^wJWcY`O~r-#R+a< zW0lje2?e|G@60%m;qB7u&o-+1mngWAshN`t>u~@68JL_nj1iouv~0|P@ea#;F6PKJ#?!4xzC*tPql#mS)n=no<3Yi&6T~|f&+(JLI9oUJAM#Y>hPp~Bt7wQCJ zrml~|tH*gbhLe%o&q%A`<2;NXL<5tXH<7!<0o3^%(lY# zovl~a&(0FoB&RNgJpyF-?(xlCqbzQSrzpPz){3wn_`&zJSQ?!mS$9h|=cFz7U3?EH z3X8As9|FGO!;9bE6Ux{d@@Be@r=Q^=Ad(jf+Yp_iD&k4;gOuR;%|PnzhNaoH9$%8> zx7tb=le*C`ecWfTL6gmtu6NgG!hn%j7^x`U7>laN&-a3rt;20*Jr$ZjGVOjUQ%w%C ziGW=XF;uulsAIE-^LZw_AesnnKnd?JiIGx#Zi5Mf zF^iX&iPglR(lWY6uAD?t1Ca!1{Lt;*5FAjrZZ#oQnCuKvj4QX;{$i@3Q^z2am zc@mad{%vP?G@ga65E<^ex#qh@f;PdBCcDeAxZODaJ~i|1J9o0icoU8D`=jwZMv!{n z%$MGkFNH0g`J$-D3V{hUL;+vMd-lcFXCw(&-X!%C#0F?!Nsq|ZEK(Mm`J8b7^AKr*jp!cw`^9pSZaTX8%8q%k z%{I${3;u8!pNeQT-AQ)lpJn&{Ev)>+PZpzb&Eii)^QsyAuzxak29HH#V|i3A-7KeQ ze$egH!?r=r1THI76)|swSH`%%uc3uZnXX15hJ!dMRbxC(E&OFr&rA?4Z@Rq1n%*PfPpiL0Jt4c3l;+OX5 zcBssbiV#8AxF+#)c1?^2YR9Vu?|4fhAGaq8;B29c6K743NITdhe}ZMvG5(60HEQrA zjCMr9`=L$Vq1eA|p?}}+AC5D3xWt4kj-& zM$}swld}Td+snYK&F_ z^LW93_0kl`k<{O8#;^?!8#2e-59BDb8kX?Mu9t)|WEnx3Be}majwl)8|C|&@T+U!l zL0U|_EX#9FX<*?x()(NeSl^(X8{WHNt-CSs)eINe$gB90-8jWba}6Dn|H2|)TW|aq zmx|1q6)X0YiVGRQdmfcOu(Xi(H!LOoNP5wlAsBO3jl(a}#6n<<4oRHE$w2x4R-^=E zgBHHH9Rsr_C^ zNtP#|Y%-1-1N?Ff>(h2!PF!F@CWkJD{?Y#YatuE@|1-9Yq&~@;8Or0&wO;}%`lYdk z2J!xAb1@-07JoWL<1md4;}shDu}>e2Pa$msWmX_E^;K90rzhFs98(L0x8aYuW_`%(3i6(Hl^ z>}SdDQj3Jde}i26XBqjE$x5pd$R#Xa`yz{*-&U&fA1ZOs+v$`4Z{~s{FQX#uD6~M^ z6=>Kg2W3(fl0XUnp1Fu=Nn46REW<)b4SEW|v*Kj-r2^&kJCh429^g5z)L2%95sDxS zprKIpKm%P(%|gzW(&ib-S52qwfC4NjE>5FV4lAI*f0SId{Ru|jSv3_F)e0H8(x~-j+J@_BB?eycH1P9i%kH00?%@^cA0k|MK&1wiP5Ke0$RvY1GpA2`GSG}1R zpJgG&r#PD+`R@Mhp{IBlBKMW`>Fp0`oMYwXVpN1>Fi$|No-(fsL?EmV;`r z9U$7Ouu*r^c!7Yw{< z^2>s*2qFr`A`5C_KT8*n<{$3u$+VC;pGpxyz!iZj0BeKVnXEfB$y+sWWp?H*Y2nYF zFhd6Lhz>!t*=<$C0B=B$zjq^{9U)Zsq1O#srkyIqLIlz=&_j^gn2R061EnCL%82ag zzq)1)-&KD{_pf(!b65IrBWgnsvU z^5kUfq*RmYHo$6WW!Ft)5DNtZ(lEZZ|9FmHVnO<32r%%NoKe|dA_d3TU_pFrrv|n^qOED_0F^kRy?kn z3M@@$057*P$bJVR#)EEU++irQCnAiAsrA$6q)}Z9p!onLv3P++5mLZO^$-ZHqbeg1 z*_aCgtmR9E^nL+@oJA8UaM%HSBaXR#sc=Q$VVFPcPUrc%FBQEJ{lg}El>(%hr#3q1g zB=2}yiWM1fOOPmHun1a8_d-?petjdyEv!BLRtwUhdFtfWmrl(g4ugUxLPf2#X^WTQ z?v(0#xWC3E-g!Vmm=1`GaURIn_ zM5GUqp@%7FKp>i9E}>wopjtW7a@->a^hxe4)GKU+IU^I_BLJoSQ4wldN4}0b=TQ2j z2M@>xWYoZ{n)dc0Z7m&QnOBa-zNO`-^pc;HU~w?SR}7HE5<$As1gcEM4m6&!_>mFh zPv)|mh=X%+x*#cYP74&m%n;lnrt*gxP~*~&@qA-?8U;Ye0kf7CE)vmUB2$={P&;z` zCkf6c?En!eDTD&aARU@yE3L$A3DqOZ$DINopOjWwsHlnS6u>3ZMdX9e#skD4_4e>B zyc$8NY3?8(EbtD(9a5WES^Jyls~7}F)1NGmva_Dt4PM4i@Py>c_E=pq#W1&1uEeH1Jl=6MZM?6h~V4jsc? zE^;K9!g&EHP~gFWQzG_1kgN@sS!a0G3I8R|5@RF%Dj`I5f$5^`lpV@(WNcEOf)R0# z86YwHC>LC&u?3tIS&XP3Kc2I3wwq?EQEWA2xPVlx1`Uz{wOC~HHd(aOQR9@gHLZi> zf?DpdJs=0_>>T%1YydktrPjwzP6Yb4U5^pyzf$_ni&%Yl@-(Z3t&Fn~< z(ZrTpNd?rD@BkWV9~*7nb_G%DKDym)W=Mz=Z57}mpjKhT1dK@`C~*N!Um1@}^$C5F z9EB;)=u#@8V1fey@h_!BIjC!tlDFh|@;;_dmD5=%2+6~l-LMzzH98_eP@y#o?k};BGp0yi`1_RWIh}HBYYG)3Jd06I zD2Nt|=&@U6kx}2yzrww4R`l?&%5#RRgkUC-G&ua7Qk_vbnInw9U8}@+Agh|C!MIs4 zVxVt1!$bigT8Tk26xdSu2z5*(KBs+ceBoQhDMCtfmA4&^Z$ur+I%y=`(Hs$IU?|Hh znn)87=e_J`q%--QK8nWcJY+<|8nCG-?T}zpq;f6bCP}E5{C&zH#_K!8ftb07DN&Wd zNL-mhOYpEuy2Rdx&BfEnh)!_5Tw;NEK2Y7Pe1m!y1ca#;-5|N?I%zGKW6D&L@jNkz zOHrs`fH+NcC>edEeC(Z!Dmqyqnh5*gR2xq{k^~q86+P`rtEHT7obq`D3lf$k3MN5@ z^L{CC#aPm)+&RfOlQNF36_G8l6A8h&R;$UA0^U~4o+$}18%&qKAvX8}T^F~)&bU8` z{_&+6=n>VWmj4Dh+?WGlBniG(&gBknfq@fxhBPisSV8A3ubFB^q zoiVa87&HAUW}E?_?6nRmDH2+5LctVQDpt@pthwYe z;05%n6hpj~b54R3CGw`hDEnd@npz;C1vi;rfZ{4hz?|R?gVx})vSNR4Ma6@(Uj+e> z)t)7$K%38l5d;y0B^GG7JEs`3em7hWRvb#T z!zG`4M6rY_8lbdOd+P>i{|#1r9kO_^W+ACkklY+95n@{kiyCHQ!@*JR1mL1coaE;W z$r>z&MivSZVN|6duY&NkL{t?c9kx8O2eFB?2q?g%l&#wxE~jd=M##vfrs&Rb5`e5K z+=`K88FDJP&HAYZa?lg5imjN5H0DaRR!NgJ@lAoAcksl0!Anv`*i-@~sB;Fp3@X9< zTYV(cf*r)4InkqzU4gw7?TXJW3p0xdYkSCm;OG7Ct-o8cMa&N)jm;lFX^L zORJ$=mPPhKCB?~t%V((}QpB!>wHk6ZcW}5B3fAh9>K;q5H0% zGQSyTa;?Q{vyV!DHou88x$FLS7F+`Z=ah_c9b$`2bkaxy@PZ0<3u#+CZwj<0QoulT z7bE-kL#Ys68%V@W#7IG~7*CL@9lCXIB72wHo!7hV_FM4><5$?PQ*YO?Q?{wk*Zx~+ zfx_)w`+jGwv^v1p#fzCF1$k>s_?*ZfWrDHz&&YZHGB`Z6fN{BWiiHD-X@L)-s%N4> zY2cb-9k>hxT!3%h=0|d6`}wu8%w;xEKqP=Lq4Ku6uQg1H97nK9=|g{X|8-5|9zA|m z^=B)r<;Wz?4Qa_ z^5^n%ZM2chFOT=*6&903FbUJVMxr2!pNx#wSEE3 zj(V9|0ANVHc(cUglLl(cGtf)}9`I@hTqJg9EP~WRNcI0?_CuN0sFFlDT z5fn2K^PW#D|AWiYZ2qA@u}U%D4z*eIox0R_E$!*=!JR0v7{M?3 zZQVicj(00E>t(M;Dct9a(-ZpiK0U9V^wDa)e(aNXzzn?Z{5_nrw@5|B5;}^g#01HT zCkrf{NovYMmv0@Z0lP^JeyO{(@-zSP1d^8eUWVUx`#lf*`?u>^M6~wT zVQ&6%hF(8+=2_`i%1<89{-5FN(qCupx2LpdkY8{f5PYpdF$tV$#D_7k{`(cp5C7|Z zbu7xwa^x@nfLwqj+kf2tslFm$PwRai(N{g|AN?hbyHC9Q@5>A}Tr7drQq-gxv4(*K zXj;j|pNf179_u?_pEjMH`Jc+VmTRp6RsGcEFGafeJWfQ!Fk0e*IKan5R*Yf{%2NDX z-t4+QrIQPQReyCEOA&$Ncd(;(nHTB1f56|5*^&D7@&?1d{k8IjE_QQ`>?LNUBR??Y z1%LWSf0ulo=l`~@OTS+I`nx_|Wu3kHDsSZy4o)I-}H^|ujv2J zuW(9!FQyh)EDwR&(jdYeB~(XkkPYXpydRy zMsmg6gyd?H084Kf*VbOJNj91uf0xR?00@i#5zzpcKmkB3JUjU(CjszmJeyA^(Fq;! z14Iy^d@)%D6(Eivgn>VIZ{VboZL#;1-*RGru~(~wqjwDC?yn5Y$P zvD2r624aXCQ5XgRo&lI5005x@s1XA=Y_QmFyGnf}wzrhavl-rc$&&hM{!a2zh&*rP z1ZC_}PI9CH3F~$zRN7ePv>tO$Z40E6;)U~f-;c5RCH{{0H_rbp;;m(3abdDD^6&F< zI5K#dxOn+kewoK7-}oOF`hi&Ze;M^3uP-*f9VYvA`=;hYzw&f}--iaknMG0h z=p|*Fb4^pk33Q$UUa@krmEp;to`(Fr?p!ZVHI=S@m>3w9A6#Xt`eDwtc)|X2bYsmm z_P}N^Y4N_&Tl>>JGje>hUw^7^eUAK|42|jk#fOe#Oh8Q#>PAIVMpDBxLhQsfq;7Q1 zyPRqN69u!LKQWhWKmNW)I(P1fmq?&5$eRBYrMLl{1M#4)i@!3cI*+q{a|q$uQ9C!pzHCdR{gqjg=O+)Nwmxg0p8P~+RgW70!Fx;ZfpK6{OzSrlZStU z;mwe8vKX$V#t}_HW@1LQR$^*cAP{!zfdO5Q z5j=$=DV6JiD_lx`zpR&^AJ20$n50{9ciz-Z*xYF;Kn;XC@+P6r|JNf~4N?3IcyQRv zPq!z-FSuHL2mdDrD+>=Rg&W0M!N>K&oO*ez&g{RwvvZ%H{|A$|i zx&wURBd{)(P0$`zU%P*3p?-4}s!J8X%Ku~HK5$)L#l!oDcN;nD4?tc=dUm3CC&Kru z(cz#gxpW{d(7M}xYELK4ozMFJ|JN|d_;cm$_U8iby1udjqpjkVV&IB=#HEo@wxv(j zKK9%DHfkp=RsDLqMZj{xt&rIjR=&=2Ow-E3Pu{3NDwEiIXUO(`R|0Wll}OC@vQ*=^Nxx-xHjMSC}(G{ zo7;V}4g^MedyZ+OsqV&spXc_>50vuH`R%yV_mzv=;qSYB#0&BIb7gRrcRu@HZ)p&3 z%)cvb&}l;xYin1ot!Cpw~*=?pyR+H`CY)<#|;UN`X+yUk0=Bym)brcI1Ee z>%3-Z(@jeUc331`;7XUfL?~mr<`1#2X@aNAVM2O6uD{cR-mc}Ne}jLQ(0>cJEgIwb z=j7Xbdgrh4)|no+&v|0u??CS_gbAGRf9p-#y&t>1i2M7NG(;JoNpNsCr z_h~;bNp-ZF5mLHBBx^ci_oRav6Hqr{Q}^3Mj|}tk#o6wDf8)uYlg(bZr9B7#95!m2 zxLG`_ani>fI2d!+xRSeRjRsM$vozuJ&3I zA2s&5J!Si@(5_%LEs3IZoR<*nHYuGa*sY#2Fs%zlfpcLcmN#|W6?Ui;CnS+w=MDeFo2rb4>jm=*d%T8Dw23m8dbsIoBZ&8BkXCiIBv z=RR@u&d@ZTz3=aNTj!vHD2s;Pgtg&T4LOM^uU%znIOlZ|`}ptLdtxsfmzC~^n?yX- zVnct=6YuhoXL65BXRqIAm$6;mUC)XgRXb?BU{YdlHQOL9wMTt;K;=uWYY4i+z085t zdjjvr;35Eq?o(ktwRQ^zi9MF0;ahPV)jwLM+*bUZxo z{~b4mH?8S~Nqj%dMW-=*Wv3eE>ugKgw%zW84z~7Q+tzcPqom$-H;i9)y_o8s zTh1=MK#kfiyOB3+JI#Yn>3t0FZWbb5rS1BOeI}Z3>%qXZiuG^iq&M4(@zAWQ=5@G+ zoV0z^O#z|pQ~Kd&QSU9JC_iIgZKD`oy8VY7=Dd}5_5@~M7sXjEe6F;scUyz~MzCdz zwLB8BPkkRh^Sr!$ebg6%b2GR23w$_)e)d|6QR{O=U!fj5v-B4~v)WST&BN?U=HQZ&~_}Sq)s7MI*X?6z27v4Wf=H*3J zj1!&C9Hp)gnr_~b!8qlX+0-s4*W%Z&P{3kladZhs=a+J)Ts-m~&Xtjc6V=^E1+IKt zK0CwBSAQ#m-X=$3G&-EqbNHpj?c@tTQ@LlK(LQS$r~rbU)C0ka-CYUt&)bw1SQ-1b zg+~oWNE2%w&|9FrRt=%NiWa>kmH;z%394(h-sN_> zeQt5iwkXPBZP!0=Ek^HdY;^KY?~&$1Nqd1cP0%HtMMr#5)Xrd0 z9>6%;5>JEw{I)!~X+OdHauL9#>NY!k%8TU9G4#1db0{Nbs$5}J8Y0b2Y9Vc0+jK%& z^fi?>e~picqr#oupe<>l4Q<;VMS%92N6=%xo|-kuxp}$U=7vVyp-}9kY&^}3>+3F~ zXaG&@8jz(u`ffm)61N><$+dH*Z}b#|6!!YCT6+v-_ogCh6Nv((WRKB++2*(H0aDrc zJ$!)H*eEaZ-Z#| zce?3~;MRh!bP)&{7lmMaI+xuM@6OLQ&b4_{zPkG@?%HVL)4PWvG9#>pw!FQf^Mv(D zaOXHP96X*Z$mg$CF!0qkJ?Aeb9JpDy&%^O1eV+k->Ae|LtJY@%c=-KO;Iuq2&u2!> zPhN18IQY2OtadoLE`FvC>Dk%W=<$tLC_eG9rm{1W9HD$Xvu?1`ANdE4$^NaoXNC)* z=Sh9>e+G}2cAGvvG;_K>^~&W(Yv+5eIXv*Z^Zf%SY4g;5cTPmzeI?R^dymt2`nqzV zxNyK;-3c4t$Cr6;gY;INs=p883loJ0m4&lAh4$VoX*FK-ogDv4{P4ST^(HHsXPvmR z`FGzsqjJV8gy+0@cdqgp`|AD?^*bi7Cx7#Q%xy&2wyUs#@5A4lSN`X|-!nrZsXGnU ze7n2iPfkLSA^bCcy_cMU3gwA@jDO0XNk4cIB`#2&wx?W}oE%Q?yKRKwC#L{yyoYv) z!lKe$+TVTA|Neutd)=dLXY1So$sn7ewx`iobM2Ism}uzbj)oamMp@2`x*8(L_pahS z@g`>{v%6JyRaJ`p;27W@qNa|cJ~p>r=k#8X@0a&Pt0?vnNN)#$_AS&X}G9;k)yi3pPyhQIs`(KORl?DPGR zWu?qmK>nJ?QC9YkwQEs1vUEyn%d48s!|J`oR+iZm)uy9vL6;<)j}b(C?PK<)|Elfk zX8nBw$X(mK-JLbodV(sdK=JbLwJ{#jP?NXIyJ3R|H-CJYK~H)#<=mydya*`zhx>;6 z3!}I6qudGQifdjM^WN?=8#_&0n8$9Y%^bq|5pMI&FB;X?y;ll-$fX{ok`PA@-Q}Um z1pK&tM}&&L2s=h3x9`_h>S8dGJ+!h35|z=z#%L7Uo;j8(Scl*JboCUx#jI6-+h{Z>4XPQ6FdNYaR&uJ=R}R-*QgTL}^( zzui{c|J`pWpREnb0eEy*c`3&B=27s1d10cAk8%e3SV64EzFs`~z<2+(N~pHF;Cm@~ z&C_wQdTeq2vo2pS!1yfO9xR?GbRXW8>b~TXV`mY= z!sAb&$YzRyu_<$G?u7989HRYUozU$~%ZAfkjNq7Mru)qqzYO0Fkk#fno!fZk1H8Jmo?N zQM?`|^?uXR&YcgSU^D1c>$%)(8^s0d=&ZV1e`2l2T7B&{K@&F|O7G?in&gjeei>N2A3Elxr<=B2HyS42YRF zLPCa6X#(yN^{=_TVjPNz-fJm`JR^o24+#odK%t~bSH8Y2?QSSPAnDR-q(W6iX%-p)gtRUtGU zS|cS~ij7QrxrKNy27p~~#7HvoxHXiSQg=bfG95=1>BIptS&z|%7Pyr3Ny$I}L5P40 zJ?Uujq3v>zWIB&3ScxJIr2bIlC>hR3fHX3c&oL8B+8P?)ge21uR3UeBGYB-+J8*{z z;*f}92sIL`N<^kVS)-UWDHdv zs;k@JjRt~CPZ5jDIZ9#!0cmpLrxDU|siS(MS59GqfTY0zfn^s}t&!d$$Us1vop@0r z21_Qn-g6{nF&bc;!F54nO3O8}Tcv1An#g!SP@D)Ta)#9q%ehq_Gmw@ua5}PzSUX*xntITp%D#PCNs2Vo>h55Ud*O(Uhk- zU?ITd{Vhg|ki-JnY2xAm4Rmqt4Olz_YJ`T=pr|6a#;6C8q>Csza*fD9K$@I*G9U&h zieyp@;S5YX(ScV2aA0F$Zd-C#*g!yd{6?cjO)Dn&NV;};RVS6b7H7u7E<#uF; zi46y&;EAatJ5Q!e$id86FjP5XTp%D#PCO;2cn8!1IhHcE}g5i16gSz;sLF5STL{{7;FKkG2BKh-XK?jOC#xGrFBSK6B!Rk ztrJ$DWk4tb55SHpiKQ{8)>dUWClzi@22Z#^K$@I*!~mFStf6bqQP`liB9KE|(6}Np zsp%j|O8_MMNVzO96~;*1hA4AAjX2J_K*giU1YgM zS$rY`0crT?5w2Szt*RYL6$fcYPy`-mWeT)-dQ-mKfi(Y=ZJ84f8iWpm+8i%}FGUjo zm=fkWno(1zy>|&K7syBx6AzG}X#__G&3lqY{@WjGntt8V6kn~S8?0r>QLMzUGRGe$2-e|y4V}J@hc03q-Y4AcT>(eQwJ@>_+nt?i#atYE{u&%PQSF|fB zJ#7Y`5-=|AJVuEHWsP9l&sGD`0c5)$jPfih)aZV09TK28^Zx+d4~PD*lg^1oMSs{@j= zLefeC=|fl96mtlKdFlq>T-84}gO&XJ9=^3Vbmcrv#nU+ZQyBQI2$Hz1fx`1#6(S=B z(%wU)5?WJto+ig*i;pFdVSwTeq@cuMtyY1ox`GaTj8Qbmr%ObsPY$HZNVAC3SV_Rd zz%lipaEVM=oPpLrFVZnG-(a!O5a=-423oa4XhPV^NjV!)9$gU&lPNJzT8pHF0%Omy zPhAk;v|epT5wt3~k}18XaBs~# zh;b!>>fQwAXiZgy{sq7DNJI_4Q3~_agQ*r{Xai-?ND=*D(CD_Zfdc0vpqGq1PdNz& zDFkz7qJTnyFc4VEA9ER2Oa% z`GEq4M~y^ML4r!oV;W-(W{>gOSD82nVFrFAVbUW&;4nZkU!@$dWt(=rulfKv)T1Ft zq(Cq=6lo;4EAJ+b1Gz?m3iN}Q3mVK)riDTkX#g=y{;6;9F<{%n-uEDW5D)?Y2LMuI z126z^Z)N>d3DBq~CwcSTo?xv&a4;nVzjQZJtlLVqI-~NB&fpwOhTcbZ= z!8+8=*g12OhuGLU*=x>G8nGhwvTL4`F5K9*1yN}f0Du|*8WDhlgEPpGjy!w4cyB7> z1uDO>e;i~<43->4P%ae~UV72lS`39zLSCD@h#R|L*Spd6_PqW|;kQ z{5wB?xf*82xl_r{9s1xGA3o3<=ghwI9xH=3K?=(Z1Z)KDICry#Q5*!h{wc{P9r<(? z&zWW7KUV(sCng{8i4)oL>CSKcudy6ig8lgTU%Z2rlYf8m#Qnee4KzrHY(djt|*N(R}(O!!bj5old!ahMy@BoouX z49&)Wzre)4FqBwru$MSB<(!&PEg?`1)X%A2lXu!X|5I{jK4AVmp#-UeyvtNb+Oz_o zuGV%X^w(#en}sD_Ng{MGL-XMuX%fI5pW5ZhK2j5~lw5RbNIRH!lvKUJp$7CnHnVz9 z8JYF4Ix_~4oFtn)tWOI83|nxf=-8SyjRx|+Su?=Ll)f`CL5PBC^;^6+IF>4B)yaqe z%mKTEOI^l}z@&IMIN6C@2t(B5vE0_4aVX-51c@12I$ag42U{k|XBS{{Z9KYvZsl`s zSe;s{zoTICN}F2E*O)}oA`y)PX0IRT&J%{sqT1V^o(JzBpnR&K3jq`(U`>Nv3C*Yf zvzULAjx^NPZtC|Ak%H`MK=pNmBp?&p==!%&PW~s$j%@cux~`s%ai=?ZP${iTYlebfo*CDrPie|jGm86CO4)ReACtYYXqFgx zQrHTHn*e)PBv^%Rl_u3GuL`quo>5Y2WDz=;p?Ud_-acu+>M!Yo!xW+Ky1~q$P%YLa zbG*_Zla&)usj&_+y+k~rK0@TCuprVCdqXT^sg<@0B-ye;=*s zEWru8_9FJkKEMavG^#w1|I}*igGuCK*Wvo5vJVygm4%7cF(L#VAO+1@L1aPHn<=YH z=X2|9p>9!yOFaMUgO{72bV%hPIvn9)itf0!7NTlOso&YV`hZNJXX_AaYdvj)-d@!3 zLjO0JnE|7W?vfogNA}eoJ($Z_5PfiQXYKZBt(OZ-3RGj(t<*yX+-hpw!o*{O&W!S7 z=I9&Cp{0GaIG61Khy_UNRg6}kUZ8Tc4OIY-F6ng+;R?``!TzF?eJ6i`K{!q9Ev@C3 zoO7Zwctp0AbutDbO-Cig+!>SQj1+lJ} zH12K%T9K3qwkyy_56aV(dDZ61GrOYDTh~nlCrm22kivI2+@z3BYK3tvz;F1}6?!M@ zXPZA{I+$uLZl>?0PcvD&2SMMr1Agj3e}QSa=p(6HY&Fmz${g?aK~=XlFaw&2!(feLHMBA8Jvs^HK!qF!wZo zYiV={l06RmuET@&FO}wzRee6s!;-jmkl0Xd4&le!nfEI}7$qG1?yg!hU!o%0bLCVU zQrJxqGVl4#_1Ti}N`$>R^xsd)B%Iwb^yQD4mQC}WBKCKu{I;?VcZ``KeSPn8(3{}y z)ih4IF!#ImH5ph+Ns-l#ZapJ>vPxV&V+S9+`OTN_0Lc|>g0)PzSgr`y3KFCzYIl2` zOKHnO41uklW##$v+r8H3+okUMS}e~{#a(oAwpqc)#Zs{=`&#*?<{Xx4xbA*?L-hq! znzU)DscuM$u5tc3hTKaJBvp^M>+bL!f^+i8#>(K-AVldBqh$&J@wQYy2YYLzHfVZBE&vDcYB4W^Uwc2 zP{}vZjJ$Dhnd@9!TwLv%4~q}|AZWB_;oU>z4O1?081KI=4w5B}l=j!tl-AmXK2{?y zM%VJXX!5eJTpxcLd+fSP>GRQKdRZwYf;oNkUmj(l;qqqApC+Ip^3bSlGamAirH)Dv-xGn)F?kagmfBgtoVYQkQL+7wBhX2y{yk zRyC-{9&3^N#XfL(KZlrNY3HXx-3+8m0a3f(l_tCBmdf|hB?S@PVQOy!>99=3^7C*q z-e(}4d@KVb?2QzS|5l5Q77ykB4fi^DOC1n!2CInX8ftORs(b?Nuje9Wmv4!KkCXQ2 zi=BUufrD1;u56l0-hZXPKJD`9*mX>0|A~mqanH4xQpc^#@BRA(#``i$Q^J+pl+%gH ziHkdfa_mG21oHPr8-EV>IQ5q}T-+W!?cs&=_T7!LCT`|CT}EI! zWMOl9wX#w!^>$k0>|b^IrPpN282#2E+@mc~t{UJRHsDhi+65hj7ukEJ{iw!0ybfjN z0{Q17WFXRU%wHk!TXFZ13vT$Ho-<#Yca^$iYn4mEO_onFdvPwYuhZ?Yz-7XSW1qM@ zo{%=ncbA8(EQ$S8IvH-$x-v!%?m?HyP5_oFNNG)pV8;rfnR1&4%KZ^qDbGb^{N>ja z-nGwJfxo*=6@&Hl1fchQ=E76XGa*QD7aR3JQGT7{UhI=GpsSi?~i^}5LlvysICIYb@HyeRU)ubML*8V+{ z-*en!4>NoqkXi^dJvqQJ6VlL(-Q)>0sPkkPz2otrjl!-~~#+tn&r#&?bEBAoo4|lCn`% z|DPZQaqKI6$hm9fOuhq$Gthv6dY#4GP}U&4UV{D#^#A|g-igyFN9@XvZkwKR^%V5k z*ZJAplw7Crq2PU!fr<0Qi2GfTuSVp5^p1FLJ}y|R4UUu(eGsPQRn5I#^Lp^RIJh@I zt!FBs&L}4f1lpSVIc4by;BJd%ez(Jmy*5i)&9a_)h8OsD{ZgRd8ze0`{MZ(rvd4~8 zhMoku<0FlW^-+)H$#ziSL%O`Z_ML@B!uWPl-4ZkyR?Rt$_iW{~*)V6p?9*i1!j$u- z;0Kj^Hh!7bplx``O!G zqgIQGrAU(9`P3s&#!B~qCfFe9Jc4Dn$|Pi*-|3J{J`NEP zjlGY5jf=-!#=sEn_3dA%)q!?x950EeO4Lh4wA(ji_vxsFv1chg^>X+Tj#ykW#%}!N z%gvn$e+#5DfV1G9Lgk_N7q9J}{;<@P@(z#lte~7toP=CV;F*w3CMtiRUmSurd$X8? zS+|nne-^XQms|cg;8DL`=&px;Szaf>I}v0~-{rJTO^LA=YsteGm|@6e^9>cTM&q~8v^fJ3JUWf8c?^PAo34v9tZ|nxsSBtwz!lB}yL@u%W@7J_&vUEqN)6%T} z)Bmxqg(~IEr_@)p2oAIQuHSzcO9dJm7gj?kY_J0h!Dajv@2;J@h>=WUfAw;uv}%W-{kXn^SBQc zd$Oi|SH*s;5#R4rZnG{%4+hRJ!p5J)lf?j*Q8iN3J6?5 zwbDz7#MbJ$tT2PnC*!RCN27lD@q9=*9V-YDOGi{v3>b!>M|r6MI)cUsMIpJcQekCP z!gv4MC6%G)LDJy}$IAN1cQz*{7XyivO58&Z2%gz!CRWbaxaBk)s6tYvGSB+D-?6^p=FJ1Shohyx+2O+?ORQRQtYTAR;|%Mu z+=D`bX$eUZvy~0At;?rew;O*3*}}@=6Oz=@oR`lO_;Ub59xU0hVxm&(P|!G+Tg}s- zDNWDCL_-mR;qi|^#sF9o8Q|HyjMR>5h4G7piZU8?Wo2&C=FO&5I1fB5k2XstHx=KO zkOfu*1dhN;Bjv$h)|EtCG?R+yH@k8dESOo{Dv)wG>3R_E6tWVH`^Pr(JHja~9zlpA zRSvTho+|I0B3@Oee-kO1Sh@+DO%!MTYeG?;*#qYSP8h&2lt6@uYg1W@L@KWFflu$s zr?Db&SU`cAPy96l8KQ+mtBDdZvU&%()^KwSC zC8wK~Qmsb?<_^HL!1HmVM4aU;mpTvz2*rItvOxK4la-dpCn3eurzsn5py@Mzw5Tdg z%utl&Xo+YD98y+z>8Tb`k%~QkydL>Yro=Oi&?JdJ#K!BfibM5*bQ^u&Yj>`S`FungN>9R0oI0GNSxd-)!deR(c_^h$jlGab>c{nN>VK| zQbkpmb)mS#0D<5$kKpsaBfHOr$;PH&T4eDD7CMB}?rrgQ~liJMClC;me@sW={jfpj5A zrm;?Oq195Zv4M$+k&mhQdB2OaqAAJD4-}c>Aqnr?$Vmi4i&Bl$q`-6q@XKdK@xL&@ zE;mx^%>s(V|0R$UfuaJ)ENE&&GG5D}hB85*%t34>?0v2XXh4CQPW(;3E2u=^f}n)~ zY~)D@8I zCNh7Zr!(Y~mqGysb6#h`7D2G)V2-B@lTDl$?5*MvI6#4#Z~U=xtMR&TWKRyCQ3$gL zP&CGIja51CU|6gp1tevf(M7_R1~19`($`SA>K9{a^G=Pf4@H${iWCeYu9HTs$#Wk{zc|XWbjE8Tlkng0|BkRl z^X6G6Uq<@?52$MA(T+dI1mjTGz?WQKxISM!$ohABTGgmG8m0qJY(da7h?Ohv448ql z62UbS0LhZ$SU@}Jm>P#P2~i?eLg$0b<;DfUhk%d>uDJ(Dk{rhZj!P&=g2*?0qn&Jr zsgZgKs@zHWhEQ_NI6#o(Iu_POs}&_6LeQ^)n>prMx*~~}eMBEZ$u;8uK$7WLJZMv* zw%|^Ph%-R&4AQ`2f}|{9Bhtz>rhUQ1lXeIc76p*08bxF%DFb5Vle1 zM5bQu`2+gQH5eS7y0@DB8m0NbZr&FlsN@kZQUs)p0WnR_!<1(z4{~T+X2vg6FC&4Y z8vCQM6|Y;Z z?vW2|IzcnzKeRA4f6avr?H;3?4><}EXLF1hT6;k!XzFP($r@o2Z+kPcnHj9+ltBQx z_v@HTYrY@^?ol56kyk*ekT4Xiv<&JD+&i_m1K~Qwd^�PdApGLixT5v@yXRu(`@B zK<6`z1X__%8(n+qKKn59BsY@EIa7LvsXj22(ou4-34t*P6~kPA{(#hPDziH}FxSr$ zFb39Or3u)84b%WDo;eILdhd0!WIzN=pfNv+wx$+6m?j6HP$Nf^+wD*VAS)#Gd5NZ& z4T)G{tR@>uOd`Kc5%5${oG<{9YaG^JQVh7l1b_y0AmL7hqHdt2AtrG`W6H3pQ1`Wm zN~9oKM<4?0k^nW5K#Y^l%OMzCF|tWE^P0Fs-I#X{IaHgry4N5NOa!b!a)d~p=snyz z3?-*OIDp}V(YPVh>^T7hWJ*S~7E!r#L1i#bQmyr);9|YgD@6wkYR-ioq97a_O3=t! z+?V(S3_F-Y5s7vPMUABcLPwNF>$6$ZbLJCj6<-6znD|5IGE%~&*f4t!^NJK4Y>-tN zvx5|MQbd?)4dYM?K#~${Iwxua%L4J-_i!7wiRSTsd>l0%|91ZmpriW9Cv@_E5SPz6 zpX!?v(Us=uEpcOS&kP+mR9n?-&BpmdMECz`xsQf?Pj&s6l@F!nHwne{)B0Vfa>zke z5g@_=LI6XkF<5v70)b>J_^3B{|Jc9>HTzOrJ3n$|n*4i1DrXt`BR>VYfzO3E=L zR@(!TScJ?VlLf*)^`?>>b1+!^y0K~=WOby;WGWYsaQ6Vf5D)_Z0{}Ee1SJ4qUQ~Lj zF9fKouba$so5qWz?g9%He6VuiI(=CP=AXf3z(Nr~d&>U(5UCOXq8Yd=0{~e7-+%yi z*Ixq+pWEpPp76krhH)RIx=i+(Ji|?XK;%VaT_Aza-B6emIiqZf81z#cjsV zPSu7sIv$(@v3BWrcrlUnI=-CZsde@^N9L%GH_ja##3Bfy044wcL}=h@>;TISh>~r& zb~fAF0DFa;UXtHr&5Lb=a*DR|cV0P{fXk970B%5$zX4O&+)kz&Zmd`7?&)kK-TAkY zPQPEK^d>exX3UD?=Vf2!WHaYGC*?P1e!ue%FZqoZxWCx^naiv9$_p>H`VSU=J>G17 zXIplk|Ge_?=D)KyFS8zI&FEjVWt=h0+pn5%pMkO;ne!^E#q-aOMl*9e!wU-=8wVHV zliy)rRr%zL)uQO|{b&B2hse#Q{LU4?Nj1(wT`X&gNr)t>&8d|2=ab~+mAszlVUE&} zb}O;@xaPBEX60vm{f<3pe>X15fE(ldkgeY_zgUOclqDl`V`NlkklQk_WLaw@0*S0~ z-1PV{aA<*-)N>^lRW);eQr(HUk&o-9iFjCEL9m0=b`2PQw^YOqhDrP5xNPlzfmO$tLDTeqwFfH5U8wsAzBBVqaC-+I5mFzHYkM3DepJmmQI{fQ12|1D3}# zD&zR{V=cqT%gM)D=GkNbHduZ2+v;N>*ZiaMKx6%1#<7T0!&pbIyvkTBkYx-j9aJz; zmCif8jrCY?wPUICpLgrY%tLlC=2$0(y;K(t3LV#X-dy{OmXjrno|ZQ}vA^^1+vLXO z=F{jU{Bz$!-X2)~B-xJ>j@q?!D<1iz$AJMW2YgZl*#_CHt7UeYgkRWIy2Qd^v=d*2 z0<-MMmD;YgRJYS-K4*4V?R_oicVOZ!`^d*umMcxSci;Ep)BgBoym9~kV2iTH2XA`w zoAdU^!(Q`NU}}A4-dBddK>eGKrBdnCZ%3Y*_xXeQnJXIdo9aLF>e4gTtiDj>!%gBC zDLnaCvFJB;-ey)jq26Cd->2|3(R_;#JHKQ$BVsn;}q_yV%TDww*#V&-~yh9_++wah?6EGDTXFJ zkVsAg=O~y55iBYNohQ718AF4yUl0#W@(q#aB@*JqrAW8*R_488Iu&&#!x5 zGkBeQALoqx{ulL*XjtTmbpFlMz71mU3oK#B(8$Pu_xWFgO&;nb7Gq{e?I9r~2C=806P=R;M%`FwPr{0x?sI6b^YXGt zH@`J&Y^~q3p6arUboBdl=Dln80!HhwyHnjS6Aivc^Y<147f&k~ectc&U|y4APc!D+ zDv>eE@@Tup%lJ!pn6y`MFerS{{bk|`Zl6v%zb81a>#w67ZwvJg>{J`;qICA|&%D*< zSNdj(*8bJrq!D^u{;d0s3Yw+Mh2rJ--@Erl34sTa+rJ|RU3~t3j8g@Pj4E+cYnjoJ zoWXk?C;f+dm*A74@?MNygGYV+yx9nmn{1W}76PF-~DONay8(+jq1 zPJ=JtdvRds@M&`3Eyc4kd^xkRvHLe%!TDWcav2U+)_EVxRPP6{4y_h3<5LC~0f4gQ zZ$@WbtrvL%zwe?-mH0l|wvG5>+bde8YiR~w6IWq4y!sX%DpZ|%i?65=?#vDy;BOz> z?8Z%eQ4P+-aLjSX%ecxn(q)*&5)O7bG$+R7V{oHn$(M5!+?LYw%bBKfiD&GPA znB9{i4Yb=e!B;z+E0tGnuV&OSHBjq1i_R`b{Z#4cUhU{vzbz)ameon>9WvG$5^u%26f!p+5Kf^# zOD?EX${VjtBZ;p`y>#^E+VXE7Jnysc#M;rb^X{8MXV%7l_3~0SA%;s=uvOrd%0ET- zGma-{{fgadIy5eC`BE|cN^Ug>fo^Me1@%P|D}HRHIAW(K6YI{_mDb1l;sl2*#nM5i z_qLpme@0PAS!kMNDPTXbxlc>nx#4?)gRsCO>LSH??esLP16F3nl8&93CwA*QpNV#e z^8BUCT5MM2Rt1!=jkWgO9_g9e=#$=w+0tD#%xu(GiVxfL@oQalY#^~sEU{Q@1BiA{ zUB-TjoxVzK%#~5H6v_9yen}_;on1%pEFxdLAL9$MGfv&2%4B<#gqi>$^}6M1xD#^i zXiAR{{2h@(!_7!2+OT^HHI>GA-wYsTAhjbizJ2Tr(o$_o;*oD#RKh<$>!k=zIDMw01!vU)p`W+TJHv}tQ*+~F5mHXIn4 zjX`wU$sPxs*toIA5=R8FI@no?AK4;YH)ry_M_L{+e_X)cnZ>*5q3tp; zyFA(QkNc`_l6W~2w$ZLul$~G;G<^K#-cD*f+LzD9>#i>+S)Xw?xlfbsLNCcd-PkHI zynOo>5h!t{|M)ft{MS%ls&VJ=w}mlUAEmqRj`Rb0ZRp^fO z-DB)VGmox=eZ|N6j-U7c%Z-%q&EfIDx{TZ}sc7(F-?8$Ff1^`o!)`u@@K@*h^UY!A zy!q`e&8iQ*Cin1)B}zdcB`O(yxD8s1%;<;P*lf(IXs)%916&fLOnuui#eu_Qe2 zE%y4>_Eoh**YsFk?XSd(-m8D)mTJHUQ0bmnQns|QC7F*?hlXzq-ZGImL;;>j+>ZV& z{oibOB!H$V=>`H?!mB~cxZS`hXOk=f&)^SSC?H!EG(<5XW z8n%DfHMdU6HM{0U_awL-wcx$1@_&m0LlKQj(>MBQb4B@gM8?pV&4@c7ts(P-zr*+Q#&KlYMjK2P~!*bYhEnTBUyiEk& z<-y|Cy+kALDlnNdf8(^bTB#RLEyZRi?|AaM-10il-rHS$9$&Pzb+L}q;s_BvoX?UtLAA@u^g6VjrbKAW;<3sk$#O>$$ftKXG!Z^(y8ddYW z-oc)?(7TJMYJc2aj3$;JL_1TmF5eh`r@hIU;J+wE4%;X@Lrtr4-W%toYIm|^REI3r zZl7!Cm*lsw?ywCxv9f!P3j!x?squ+-3aWAM?83g_9>37wy-Aks${-N%G^^h0tMGXP z<+(MGV!hlsT+~JeKJ@*KF*>c=HhaE$_2B-@4n)4YV;g-|9B0#A2olQMK?MfMZm%YH zm_QF5y?fl;XvaHXlkJn>J1|31=34mhMdo!E>@O?^YM(ogzdPc@5SiL+neVN|21aSz zu?w(%+6QmJAIWq6#T(+XPvgm0mkqG08q<`j!xAwh`&$ph$sxW|qvm;Un0F^D#(5W? zU~af_IEIACKH(367Cq3pL*Hneci4jN>$>Nb<`(q!0sV?Sg4#ZId@B{(BM7$(Pq%xk z&%YcqhdObzW`5l7B%h@dPiwY+>`?b9z80ZicTV5&4p`pF+C*;@q{@{-IPWBzGaqbz zPp6*$Y<~SqtOV{;tv2Xhy{>0;Ryi>ESGb;ezi#vrB;T>=^BTJ}c~qSTFv! zNN4r_J~LNLhsw4Qpw->KX!L2l6_{ELSDL)bc04;A(y{ugaM|wMhUmTyFZUVdy?$5- ze&G%y>3Q|}#_r4Z`Xh(L_RvG_k%+G9qSzRctzPeD`i9DC*O%B0HP_L7;;)m}%B;hYyT(vHnO^lhR z)YTn5+-ce7UaqGMkvz8Oe4w^$8#E+0^*&yMi=~^)1=#&~Lt48CcH&nXqqhtjR*WeE%*y zXsyup@$1=q=1-rNK3X?XPw8*V3{nSVYFov3l<%7RQ6bhz8X5OpG7z|(1VUv|=i4Li zLwWF5TuD)aGlo<2A>o=VZ{M~Z2sPJM?H?4qH6SC~XFSe2^K__QKK?ZyE|wy^NlC&h zo+kZ>t=pCHAKaI??#^Adhlt8RTZV}Qx2*H-hwP!=M;5xA`FI*)QAr=#snFN|_{97d z*LPbcc9Fn@Cu9&I;kah_*t@pV&=ON(NKYROtv+2USVySy1&)-b;CAky4O^StD>S}C zR0$G}Lqc=7n1>p0(D**u)IfjzB zg6V1IBHuJqh#(}SmmsBaj3&9d2XYNj#L67V8d5T85shPHOqhO!Q=lOLq*cy}J(5r% z!`2{Bu1j^OohB?8pK637V+!%kWG!+^&38=Bm4Yx42SJ|8oz4@a3DP5{>QBc-mWAXw zi0#`|*`T~{KZ6O5A-pt1;3;Yog%IORjecZIA;6Fu=vRz_sau0fT=rN1Fj3A35Q2Ox zO{sB@j48w}liH`Q`_1O*u#x=Vb++3N5>T^0=?1ov-%m=0?Bwf{mLdE32c;&m%Tu|Y zwH@(*j_P6m9J=UT|#wOhIF%RrX*Iz+pU%%rq5L?#fe2_dObAjP@T zdNtT1GL=XC$h-cyzmGTjH=)0D#qp_6F(9)nr*RyE2+U}V(pjaX;7pw>DLii9Q-;x% zFmKmn)R*MQwVP0s0al{F^v39ceumh68%2t7uJ6pp z5t)yoI!PGSqEyXCkC~66I!PE^qujV7n9Rpfog@r^gW%dy`w+8QN;8y*K|FM8xE(-p zX;F$g33iFW#zUjw{^I^`Xmhjbk<@ek-i;Wzn(UJWsQfFuMlexWQ715bZGt8$1ag@S zTncM!C;_HD@#zSGuLvgfw-KmIyswV$&}l>J^sL6?|6|Oyieh?7^`sB?4H}*KGo<&> zI5gyA&oWYPkohu&%EEQa6BJu++e~-$cllMDA`hR_GI_7d;H()4bfr^S

@* zKnijJZ#5JSn6$ELZgvWXkXHk<2%|ugd4D2}`mc*xpvX!jEsSXq))7kzDuaU2lrF8N zV>1~Jc%J9w0Tu|%nwlEwz?9AcG15y_Ehq(cKmc<|oa)wH74pmn`r89me-n5CK zDTGwbEn=ug*yR~odkR9-0G%SU9=%CCt~8_#3=}x{)yz4HS|u~4RYC#`oxUv5Y%nIo zDvYFJ>7+t8K$VOXl7&wVe3LNb<@eg0_Nik*1Cdk-I*MomG7Qd%p9kW|7wC?cdpt5=zPZ3O(>a2(ho zhLMttB-Rs&rO=9sW5-Er6XN9v5~$O9$V5sEp4d~sfjHuI*g>gVO+Q}|AYN>kfwkr; zgyYmJC0-IeHn(!R&8hWkK7)>@8BI1WzI8AC;kgqb{fq&avms}7QV@i`Mz^vu83FN3 z-H>0|P%rbylM)&nxFZg1m7pui63*DYbWJR?VfzSpTJmH82^6q7Q%YzITv~mSmWrr` zf-W;!K{x&sGvJ|#vWK;3p$#ED1#=@30?NW^8dH=sAJ!*v>dX-qQaC|-jYU){7{w)6 za|8kwQx6S)=w8g2O+ckE!gJj4l^P_9UrYm~qJn9~)}=^199AB$vAZjmU{B}X;v`}j z(Bu}7s0tHc3)94}wFnV34qwBU4>ya5xeXc?e2J7}WJ3-bf*~~dP!i;Wo4FCyuR!rs z5fz464Gsp}I6UMS;uVT14mnzGhBtrWuWn@+NjSq=uF;Ibpjt8wB|63g5s*5+s75=r zmK1ARaQ5DenOqt`s9NL>pU840z-4m763ydp5m<5%CdFX04s!tJj3}ub5|;N(UG7X= zg2U~l|AdpM^Via65h+aW=h6uzgw3R>bSmIee zKh=Ku;#ducBrF(oZ}13csI`!!xIhq0X}^Nse3S)Zu#{G;2^kmyVπL+g6ay=tnz z_|CrV+8178$f-d=5LjwR!vi8!97&fXoweXH%zwMutb+~LR>h?XGd#6Bu;54pD-d<& z;E*1YxAm@Cxy1eX(kcdH+-bB3V?kAX3aGJE5{g=v`N%NHzRk)S`SQb#MInQ05aWsL zh=EWuWT!?YI8cC_WR#h;b2ExAW-$bo+&~Pbh2<3nj4f|8K!A=+p?Q37UaNV{#6h^y zoJ6P+BnekF)s3~4D!eWPlPl{V@DxeFJhv%7@ZxtIp`~|C`d;!9fypKb_=6EO2oSEXAP*Ud z15@Nx44Qc+9pv99IID>FCA)B+$ovih#-))0ND>0PgA|Ey2-qO7qXr8!CGM3*la2RS zWc~FR&O^Z9LotLfUjq=DNgd&1ZOCON~eD`0sN$@SS-4GhDpfAI3t(!K|B^)DA;t z+dO7rPtyDu*RJEo0W_s1-160Azg^1>9=h^;AA&sD)p&=|!%d|GR2jx$?}JpR!Pr@m zl0&4lUW70Qd=p!!0a$aKRl^j>DOOsox(}88Z$;+oclfB`Q<_i%j5&uH$O4mUp%5X0 zrRf;XKoNMS>HoX0g#AsW!U-;jQNm_|08fd?Yc(f>tX9O9Hg)fpD}Vh1@@5_nj)72j zpzkc5f_?-I#ZalC<{S-J3%#8feyj}%64Dzdk~RB7a0rgx60C*y)NpY)d3+e4xdo1p zT8*Vpj~)@GW>CD45X*-%hLEw88!A;puobBZm0O1N{EBLrb0Pm*@%4WWlPV%=P8Lc) zuyk8FiRTC*0CVrs$jpGLRMGSz;$*M$rC_OHj;J}vI1M$$VB!(f1dJt*rUelt_cS9# z1O+Bx9V^2Lkj!YXr7cfIY>%cE5#A&8r1pN?ITg+4-FN3xG`jbDXI3=1_kX8UG_Lms zPn&3S?+#BCY;o{+VWHn6-%=qy#ga_!9FPMCgGG6oQwdXR=EG7|ru-R%{DKYoDV&5$ z@Yj+`1Kln+_TaJc5=eRJGx8reHmD91g%yz6Kx)uZ%EkhfRJT>?|g5^bJgBi zd}#esQ%DXUVyQ_=j||$%EBJPK@8HHDF}-9-C|a8TNu1}#LZ7}y_L!PO^7;@!O`*3e z&*Ktc*O1at-b&c1gFvZIp>%l7vUyCVA@vj^AqoQ^1HzmIX(C6mXGBO6177Rhg5)?yHXA+(km*PRq(lIrLB=jL%kT307GT@p}oNB-H zA&~kJ?$3XN&@eTIr1T-pp9#-43vP#yUVd`(dTC!w6FIm_YE;}1nJP#(u!S*;VtW+c zt$gGAR}6~GA+2Z*d=yq{#g&|^f^#o1N=KoQuAPpY6IC8uFLY=C@DLCJ z0000)Gz2980A5u*sVV_T0ICpv{|en4l#W*~W3}ZfbD;10CyBW$Zn-!vbN+jj{{Rq~ z0i&4!Fn|I8R*Aa$f&nCmuXxeK4A%j2!kzE|0fb*9sYfFo88^GO9q%~XSoVKs8rQ{7=Nw-yyPQLcD!71*=jl$a(LS=Wv}GM5^!H_b zCxQQ0KVROMD|zqZZ5ylUng#yO#RMi=%q;_#*kr1V%z3Xp@V@`IziIs#cLRSd^mo7B z-_TvepR(nPyfuUP z;C#vhpHrU4){mm3M34f|Cri~NJKO8;hrZr4XJ`Ym zzRfdPCqH!JZiVln9sBPsus7G49l3b<7%5wP#`)>Q1qPQE;jNE7yH5=~eFJ9T=>!lw zb^Nq1sL~kFM~s8`;;-@mJ;2Mk#KgCA!PXs?L}N-Kl91|DMQVtVKPv^c+~WY7D!^2Q z2JsPx360eA47VtFA0?x@KeW52hSb;oA{3N`nc7J~jif+lg!Bu$!NJ1g#M|@fj9-%b z@~p>woE`t|WZUeOF$6#@vRgs@#5tx>z}m|5d#7O~naF;(rji#^)}gDa zM>#lgNKcWsk}(j|QPWuf2_>%U(p&~kyc9-Qzjfm-b)Y;NER4LP^{m4r1UZ9pm&H%c_5B6*-7*}fc)1@(ISiNbtG{-&fEI+~&_>f6trCv=yx@IYVwguI z25rV(AL@2K`vQ(0C80`+W}byXv)~*z1D?XOFspDtgdJ^OJCMFzOK=Wa6i#kX;~xwj z5`-Srit;67NWa#g%rqnzgZXI>MYcevNpLvr&r3XBBBb3kT|H|aAtH7iaNR)k%eW4E zjb7O@B)VsB9Npnf-&e?>Q+PVX7B7gX5wYD-KtY|4wx?yf)*V2LcMOJ;+iTMuJug@k zujNszC#M^Fra&zPRSKgWUORt5u|uP^ida^8b6WlADHzfw;t;}erx2q$8+}m9$GtQj zAu6DtJY4|`UXz-1E!=w|V6TL)K37>dH}Eo{u;Y{TYHJfZ^yq1-&F!wd{_IusCT@Nq za{6rQPxX=vN+2f)J3-oxjz(-U#XPUnM<4|@{U?3x?*&NF)1m6Gk_=fmpZ453Rlimo z(LLb$Q)BtjH*xpT&TzufN+Hdc`(kH+`>ivYr_qoC&WERW+EdVHIF&fC>w+4cT$x{J z=s|tGdChch`}Jxzx>TWHf9~n$tEr$M@;Hq-(L#K**CC=_p|U@3jWrkh-AFd<&>mP_}MsgvRx+Z|n1W{TuD8 zooTs3S{!wqYA-in4QsFJTsUNreW2qa6qZVtSJGm8N-6rFE^dc90`AP4zz8rTV0 zK(V%?-kZ))Of`&v&~=a!7|!LXF1)9@k#)G$Z-jh>qU0(&%^YJ$4g|4%Ec>z`{xpkr zzC=#-%=2uj56gJg6kl@mt$U|gELXm>*+3dfX8_Tao3?8mklZKI($7X?VL$I!I){*B zu(Ie6Qcz^&@0N{PA*dHFT;(bA;M;b~&X8}zRkI8?-YD`iVV2(_S>-EQ3)I^85@`R; z&Uj{p0kfT@L}y(t1&+;+(q~ub86;l4OS0&PR@MIA7KY>0xuHgl`zgduIqtC0HqjEE zt;Vh3>2@`O^vCFZ$OY!t>_h#KTY}TdDb;{bBAHZw2NB$cuu0fC9@~cl_(NYV<4>43 z8WYd~IMF^lDl8BRNH)^5kWl;RJ|Jq;>BPq-hmqfMg|zO)83|oY5(RC6ppXt&Pb5G$ zTAsydC&5dM0u=Q{5@{Q)72*LOm?0=M@ac-dBU)m+h!V|zo(6FUdZXq6t-SMK0|R-a zI-;Gi6C)!Ugo&ZL>El3-nEIH>-+%T$q~y09>h?QuwNwPOp*^gu=__(gT_ZJI<$Y+p z_~fcC6!tTeymd`Sv&>Q8i7Q4rOafn>EQOy&59^)2Pg#4>$@kx{3Y2z(jCJ+onDhxT zMw-lL%x4M=>^6|=v_LDlF9{D+&R~b?j;X7S1kQs}lVC(&Ob1wY(T#PQGrP>n%iug* z+?#3CjT;a9EB|-eK*68tTGI{-G*L0Lxunj~P+#j4-M|VFccxelpE@c2Z3*DL)Ft`=g0RudmM`-wvu^pXW>x=^m{&r@KoJGxKNd2g@ z_`I~0a?-s)dooh~1E=28%P6<)nRs^}5BPczX}dEcXz3Hw^+^pUC{OLKpUw_0?*t{e z;!Sq`%%H~h9*|mSwvf!?7f+Krk|kw44K^%yUw|mB1nYUt6?Y3YCA@e=(%NI(G4&ERb|$=wjsP<75)F?Vf@A zVlEg$>C0x>jR(0paPzJ)!mUn%&b zj-}>2)2xa2(Xr`w`L4eoXm;1rzz2lEK9mWakiz$Dn5qq^-yyQv2k+|N9`~AM;H>L{ z1<@RjveZbMNv$PpYiJDkCDI0)4z0CHdK@0&Tq|X<#}Mx)h_C%^IHWU!Z@gG;7Eo_X z0AZWcOA4JpMBiU>^JnT}?qD;r=~a z&EnhAWW=ZX;%Uo{92h6RFmCB3q$MSJY z;jVw_IrjG)f0e%HDt_YZr~WHVN0Cd6K>_XNZL?*(KP!VXL+Kbw%^{jNBUFB!atN0} zcCM&{KdJR2)m`C!!s}T@Q@)PLVP-}NTsL?ecu#zfY#&}-BFFU!i+$K13PipF?Yiss z=gv!axlL~;4EAUB?pZ4y^*GoEO*#(ivpp|Q=RDAV zf!y{3_2g&4N~yzp(G^6$9^lydVN%~4?pLu_i+g9jr~dY*=KCFM-8iesT+C0^duZ7W2d^w%+oXTb=y-`ccYSF*j~|uwHw@3nf=Z- z$pC+7Aln|~aZB4XnRP;c?XL1oAfWOR&t|R*t=%?miyNH(@YYjFw;u6^)?VqaiO65{ z)rGWq3hvq=3Qi6cMkacHj`G(&G!TEb<$b4m>!qK1yIGHgw<-!xIp72S;2Q(I$({cR zXL9i|a@DdrM*XVO;M0-(I7qKkc>kBjKUwYlH$8*Sf$k8NV7+x(&0@*}v8M`g=NyHq z!oAxG)`MQ?Uq@$G8YbVunzOxdG1HH5PS2>z3W!4BGiK0)Dm8^65ao1O;{nSG1eX) zD-FXORY0J+FO2?qYVHKiE!M2WkHp%l#DKGECUdN?S>^7;72cAP&J0 zF4xT^7^oH~zyr2-OrZdr38ZESbQczf5d=;9StJ9TrFT9pd@|koQj_ESTEt+ZTA~2A z*oO_8QmHZvieWmi z3;|oiVG>^e{O=9t$AA(#44Q*VV38CtLvV&=xr$?;qC2#%(Jy_St`^)p`gKj%+ZShX zh`(dB7EC`C=VZM>M=^&JZIxOa2rTj%Z}d!Mt@`p}7AeT)4E803M&utba_((GDawz) z+eb{viqSR^M%hIx!`z66aJz9DYp*iD#+5%9LNp#J;BO||@5oNkEv4pqHM$}aB zBp8umAk|Q$(7G@hOPX-CcqKjHay35XIQYZH=C{kU%6#-vY;h&7cqp4|lu{|+SKyH%A&y<6G-i$-uR20lN=XPI0o=O+X9 zsBqp>amR%r`kB5FdpVT>NVDF436D|ENQnemOCOL{;lYEo97dNogWBj+!|I>Iy0L#l zEdoG^q7mm$x?@PTgyk4Ua0r`LSZtQkb^E7(oHNOcn9^b$^|aaHggQYGB47Y7F@iD( zJAb3!rOYK!vA^6_63A~rkdhD#1YydQg4!UBVGq4BD5(JYf%9kxXEMs86PvwA!v@Hs z$&FddR%rwJ5||4$MUZo6fErs3qe4u9=Rhx34E|xb6BDj?wlcC&zgVHJZi=`SEBmPC zWSQWUzkaLhX$aKTz%jp~eu+={qUZi(*tCSJ`1|6+h|cPG@3K^;-o$W=vC?l3(ZcC? z?0OR>aN)V>&F1ifxu-X428o~Iw$@FFkZ|N;*C@^rPs+c2WewLe=T}??IZ!$<@FQwG z5E|JP^>z!4zWq1)+Wn#z$^J}N$&{ur2>*GE?w0w_w{;vD~!Q=QH&9tE#KW3!45sL%=dpz7bjLf^8FAN`w94dt)6`I=-77EU5*(KK%7FEGgv0}$`I$f!1FdC4gCz)M4uGVh^&m#NhLF%d2>ye zVtErLuv4|^g2x==HHe_S05L_Q6vzx75w*bt&E^uT6l|yte>ZP8hfBzLGGXq87NRVO zX&jXaErbHeh++;>Q8&zQ1`IZ})~m!qB8T$;phU1hBcUd-nJhiIoPz56KRK)m8*AOH z{SRafLC_1ZM?*$B!$flk!~w0g-hF0BBZ(6-03`#5VG)VlH`BJs z>je8Gl5<1%PNuPpAU`rEOa}}~Q$a?*E#oDxZ?^B>^nejzk(-EDakdTF7WxtvGqbN^ zY~7fZ0CdJD{l-v~mQ3YXNy4g*zx$LP{4R0KDGif(j@D8skkMKxLd{^@h)5`xCh&Lo zE-%@eOE2!(7()tiKXS5p@$8#FFHffQwd1-vE+vhhkQbt9d(|F?5keCoWpt}Z=*kEI z7JJI8gs&1tlP))nm646Yx`bdrD-`uv43Sz4t-=sc2SdgHNK7~8gN00z>JD=X{8fN?t%#6aRj$gU7*R(q{8 z=<)vV#vU)eBl}9R;?{rh;^N|@ESDwWLG{ixgH5y zW6F6iuK$Ho_;*&195XQ}paFmb2}DZ?l61`_{1Qax@+%kLVm0o#CiqDz&IJTOQ2aua zk`l>skWkO0peABcV&U=LZ+Qvc;?bV#Nx+&^QUqjBLDU`x9M&r#K!WCe9Hzrtaa_Ug zDs7|XmY}v0iQoR%4hUjn@#l`R9?%rk$I?g>BJC%2PDDl=S zu*6^>q%Ewu&%QFKI2#BdL;c4?!A$wQxS;Q%@9gQrRWx8OcAw$hK$^#_B~h^H~ji zf04!rA|}?z4F)367R+JZ6-8D*-kCw%I4f8lLu4s8+eH}N7h5jZ3d|%13x$(I&ryg6 zumsLaQ8cUlla8FxjM0CJ(Nr&jtOy`D#XyRLg6ycL0ihuSUb(Hjg67HnNyf>=4luSZ ziu%tuCkub551TvO179^E!~@3V6v|jQkV8f>+;FC>mExg7KpfLO%H_;QXnb|`;rfj+ zXP-TY3tx`d(0e1&0PDC!TA)z_v}ZGxI4GkIY4~C8GSj7M9~Z{0(k1Vf!d#!={~P=^ zo+A9#Cl!9K#4xf)cR%kSpLeo(b35jfDNNT>vG_4FizEC!HI=$sp-=ehimlwfd&Wh~ z1*lK~!ILScG-u>RG)L_VF8DKVE2eKJmv+ky7TrzU|DE*!!fzoIJq9V+WT;7SA z;q($+*#?>4cTsSi{m3j@?c*3W9}!b|BEeM7POLRy;H6q0X0+8jofeL! zra=H)e295r#VdRQZzqp2nlbWOvU!oodGX}$t}b)=@W#z0(Vxrv z@Q&OI|LXrz0RhJ)qGchRAS@-qJc7B15i@l(%}*TiV6oYRr36)D$TIY(;g;7!64hG95^19H?IyFt!)`_lj$oD?H9s=B2b!X@G*OLtJ&r zLc@h1nGVy%$Gjh#iHDrv|H6AaR&bh&pzLYlN9y#!#2)PqR9qewk> zfaRSI&vqxI5uEypOrp2zuMTNY@6#jP(O9G!ruQglr8oLSh#Yr6#ssPf_dsBVgc6}2P*WR?!uiQ!cb(U2_in>IuUC^B9ppx!e4GW6 z$+b##MA32Fo`f-|bKr~OVB=(D;36y0clacE8sg`Wckg^J@LG5zyC-;2PDzf}fH;>j z1R*9e%NprX>0zRXWc@t#^AtXtOMTlPjzZYJ3bE#gAO9E}hoWqJE7~be!uFXa4pe1$ zCpYHNHO8)VL*!7!*^M0P5m)2&=MI*b*JzhoI$=;IY|?DO##{|-tei}}S`lqrcaXjx zIML88`SQW5aSyNSA3Bv(f`iVwEoKezgNN#DiS^F!%(ShG2a%KFZNAInaK>ZNZ*BJB z#MRLk;~NvLoPDO4gr4;EAN_IsuMnkMWH$B4sQMU4wuVUHtcJ34{f}c>B=W^^hr&*# zTKhvz!L;X}vkT=9%np|Ie*?OlrG4Ct0-#*^a-Mvn_T%L8VK21!tf|ahn%%hQdMHFB z^X-GGAlYWMdXxaEZB-}zmT$^(gN3Z}Pmpd8F+l1fY*PPqFK>C>f%erY`wNq@j~QY0 z#?IYJP>313tM^z$0o*yFT?P%1tf$}PHap{oi^Rj2!H+!=!`^-WUy(1AbAR1EL#=TM zHv`_bu#Rat@it!;^l`p&TQD&dvZc!ST(;;w(__oGkMOH=8%|!-AK;e^I_p@W(}`_r zRG)A8i;e0&z1{f5%@V)Dv0ULCMF>Pql1HH?+d4r&>Vq_PGugB*C_zV^+5~mjv3I@> z8|51ffYv*wBf0g8`;>hrr`cGUcN*o(wt$g);r*D9apE?{(ToCcTvSY^~WrRa~YH7fCHkeqz%YQX_NOF8H{=RKiYMGN4`35q>`($wmzZS zVS+Fern$yI6rQZ(O;Kur0|F$-)R$1RQ>m4~@K_NoMLTr@TGfnqBY2YioaXL7a!Z$A z-0obW@Or|ezRO7fs(0Ngr1a=2m2&`>bYCfzupJYgoN<7!X1)t*t^9$lYs_gV8y+wr zG-m7(r_2Q!n72B)e0z`hs?;gPKW6i`1|ES^SZ4FK0!~3nSYWJ=vu#y!p|yz%uG;_R zkNxfN?@#lY_}6XBUir6wq}ik}SI;~sW)MfrW?70=^F`vZ~YL2WEf3Zof)>)?_qoz_GeJTx9r{2IG*pEE0w z{|7SeVY|LV*p#}4AgxbD)|-B8U{GdvOW{b!fX=4Qo9B-2(nlxO(Ob@4By;*PQfF`) zfz-hcK~`fhdJTZ;8Mg6fUS?Jufj)ooeA3C$Ml{^vNrw8!3h%+E@*Z)2FRi0MV{PYh z8~bXYasLg4IIadgt{7Y-L{a2YW*x((qEi5^Ty(y-(LZ9nF_!M)cTFf2)Pl1BXX{Tw zE?r-@jUCx|yE7Zc#M#V#H`;2jx_+=hg|0*Zku`Y0=Nc)MiY|}uZms@8mT+pgtE@H* zOGb&<5f{YW7^7Rj^|$Edf7@(l7zOIwUP>LA&h&M~IJ9Ep`YA>CQ)+&r+tw)nyAYU+ zHcj4{ zp>x|mb?8`hEsq5%PpTiySdQvDfPg8v^gvrDk*vv+U|f?{mL1aZO#QmltLw^}(~q=P*CX>1KmTRxE_T2~9;*L=oOlQU$gYO<9T(q3ePfJf(H3mm zwr$(CZQDI@7! z!}Zn_3io`Rl3L#~`$ePlAf2sk(VVE(5?(4#jQ)y3@JxFzJAcTn({-|Nnj!mT;kX71 zXe_xqI+q0qc`s7h`) zbfGG2`byG8M@_h+Y0V2KT}rpRHhWDzmefSh4h-QZ{O?1(uB9cpLQunu+A)E2&XS|x z42M$PZc{a@M_|7o$9K4&s1INr28gn8E-Zu2m7Lp4mSWP5H**tDkoR9U8EN;&Z+PDY zV%lEOE8-s>l5JOC21d+|Ze3Dg#*a;pZ$yLR!U-Y0ZPX>0UCpj#bkU8{tok5r)U6Vm z)X`wyP}!VX&b2XyO8RymOzAO3!YE@*}m@-H(OU2|U+7B^`D> zEK2yU`KJ4?S}>cq2PnHNNQq1sX;B1&P(E1b&1u+mDKmcu zDvaIX(X45cfAA|q`ItV^08AG;MR-fu=j5PU$?)9LXi;p$_oeSB6C@EqRTHmr)39y& zY8NOHW;W_iat&wR=;6y*b>p{72b1>|iPEtl94^ykEIK%JO2C2M8>}?ynCLF8FOn2# zHNa_9kNDFYKKSc6p7wsoj~`CE>?2|Q1#>8j$xyR64nBVgj$E)_MR)6jJ-1xI~R4i>^EkIl~N#ETka8%Iye1}+@VvPH{?5E4y-R7r5T6WPl4o}+|#%q zv|?@Ae3Oq~N`>iVUXR7;YTDTPUi{7>=B<}#L(#=d#rd3yzZ$|Lz~_j4Xm=fPeyV8! zsTJKmBd|HpUaC=*@$_N*P-xQ z|NZS@?cAh;8Uk)h=^W-LV#@rCQ_Cw=AvbBQ?{(Gf2;`Fzp8kjU@SC8gnoeZT?e_P# z9B*0oc1K&bU(a@zF3V^X$%y~unxN!v3FGSrx^{;Qm(iBfqu>MboMkx(=f%Uvh3Amr z_AQ*rdu(0TA$MsmbJuS_V1w8ZA_qX!&wH7@;6eN^*O#5IBJTFeJkD?Q;QNv*%hq9o z`#jG2oA**;+MRcMVA!WGi&19| zR``F4MM!Y-%)CUcFvO`Pd;10t5bG84JzJljs`+>iMt_ITA%T6ZazD(N-voa>qyrnQ z0QqI~Kc>5*KDL0mSAi&1eM^T2=+5V6Qd)b_>hj!NyKn5h6`>r67xxGRcQ3!6Nb4v* z)+B)fXqUR(z{sbv>sm`y5LERu^{Q4ALnQ7OB5(eGLkaa?6rIO2IgVe+3dl9z|DxS~FFK0f& z1;#ill6`=4O;i*t*Eqva8QR(>07c3^#L$Banm?Kjt1&`;fM2~CB92jea;If?OWb!~ z@8!_8=XUUK`&H{lix=YW12VEZ8*p3;=qtVHpTz;OthM!uhNnt44djl_ey5{b$LA{h z33?&EdN=C0pyS4}tljEL25TI9Z}i5f<>wgH7f+ zrUb6d@2yy=-?C1Ou|75fy?!-G@bKfj`S*B4>xNVIZ3uaRZq3p`Rlk=;t;$hWL)!=d zH{Q0!xyVzjf8a~{3sJ5c?J7}o(C6Cq7wzF)#wsCay;yo|S6#X?gr#}dMv&9gD=Il? zRDa7J)m*t{iZJBMEZe@?pDNROI*i*D=Ps#t7H{#`#hLFpRN{Fk%T@Rx4bO~jHxq`C z|5`P7sa$B)^1F69Kj5+#2q5S>ooKNwtGL<>7m9hJgotrv@=#g?W ziKcgoL2Z4x+lB0 z%3eXY_NvJ|!+NO_4zmNk+|p;#F<&)?zV7zN|FzgE;5lo^^&6PPU*cEbQs~acbzY!k z!?Gwt!H1nc0Fl`X`$sI>J-0Awl1rO?y-s-bv-RvK%9F{H*K(J##9jI8f?h`ER+h;+}agA5OR}X?BVNJn& zei>SpFvuhVm-0YbS|S)Zx^k3S`hzUo(V`$qxLE+KTFTl`2cu4(O38Rx1eOatq!JZK61spcKYs1& zF_s%nJ!2;nPzGxjQF8_*RSu1kj8jaj1U6QQBkf3Ie^J}GXR1YMgiZUpRw4|0kK!#+ zhLA|8ONupBDw;8+cgIX)FE0xCrY zCV_l@b&!@%1g0`f2VcMrP=jz6GcWeg-jH|ebAXwrYM9zvc^bxZ;_DAAqb_@qke z{zvrXkC+>sh0ZwbL3(T&H2A(yVd``Sq2ng`taOEp3vnYjnwCdPOQM~F{_&0LLew4g zaQ^l$>rB`DXUn5vtW})|a41!#*GB@A7#I3skPzww?r4t01e;!Vydv#F;o zF~+dMwaLWVky$)O_tqF|MqZbsG=N#5g$g#O6zK+esT0dmrx<)yHR2U2O&`zkzr6ad zOhY<&|3z>0@$UYM=DybB{STGS{omQ!SF&K#L!IabA!C?F0+=-rAKOF>Eji*f{yx2F z!B;=eoqvYgGJRBT`%x9~5N%;LiHm=?7h!R|Tt0%Z{eF{t>I)e2S2(a{AvEe1_58m2 zklf>=exYD(lqHjA{ag^XNr7U zLnaJO>n;?t%pwDkfdrk3{`*{_B~}g_F#+i7%A~WgcXzNnAx<^|Qp)-$LjfAX8ci7| zN-p%B<9DfS**##Su(`L4k;dNPrF;KCZ`7C7+(qX$6+s2OjHh2_o+5A>C*o1pG2WAt zrl6C!k#|_Hz39U1;PREz-Ke<801}uQP$&s)635ixgR%UXc7kdjfA#fa&{Pe}3 z|LQ^};N6iYPN80#sbLi2u01ZV3c}U$Cp6`Tp2`@Tsp2JZf~-I*z(htaGNYXI<%T_k zGYzYPSk*>ZtY%)QHzBQHG=NM-tHcdNntfE7iT2G!+ZYRm{b)-Y-UdzzB?Mfg zK(BvrUwK&^{@e(dh$7~iNzvDw|AD_4>Ytb&dJrT*gXz2=p$2OggnESfOc`yigT`8e zi)e4WLdjGpiJUIOI0Ox=&NwFmE*8mE%q~@g#qDAX2Kxw(8pQ@&sxAZ!DUgGk0!`^M z0tN&k9i}8D1gX2#L}xczjtDv($(C6Kkh)-FoG^Vtt)omdL|hCtuFFj8kR_~yf&w#A zp2NzH%w*dTGz5jFk|Tm_>8#Rl?4V0Q9U=~uASyG?lmJsM?l{qpHwCT)lboKvU{b%^ zDyIM)jYM>i(yxUSs7j7As3n6uXcAo{F-HWhmNL+|r0uD4BodIJ0WGgQADNOO$}Qn# z-?&biQYpf$CEuH1R4@WWPF=8+#bz#D7hs)6LZvPwH9Bg=m+$m2VD?cz4xFS1O^!}N z&Zz~)9YRF^Y7`ztK$c>J!!l^~A;JnQqbX8TzK#L{W}1?s3_#eF`pGP$xzeMgZe{$> zJKrGX?KyM|dbK!f2bzP;Wk8tN@T@6avRk4uXgeQ_71b2QeIdE{9{7(k<`p0z$&~yl zCtJ~@tx++~AjvNV?&|>F!QD_gKnlRk2?8=L$p~rC1Btp*Ek(nNg(I>ZXhThGTZdmk zNbDfiCd+|Dz{x=q$d6IsN+-4*M44x6)Wwv&iM1nQVECq_1Q>=MRwox#6hY4{jP!z-pTsxo3wQ3st70>6rNd$HMNd5x6O254+4Rlt` zi)9e}=@__QjwPxR)<4=KQvJeUef}+ShnX=Age_Z|kuB)w!{XG(n9#3=XG5m6NOa+}7W7SK6 zo>mT&K#O01Rhj}<);6j*0zQfk3;8EdBKjbHT)Ki-VGA z7f}K&(aDLpbY7S(0&p4zf)N0{$t?7OrH2Yd1(W3+!mb4#)saHXrOMr}5kpU8WCh27 z3x*sjRgJ)$zlg;S?}aI@5oaUe&XyBi6d7oZNhTErknzwg43$9@$&PqgJ@Xv}e|N`aD=g$( zoo_U!1~SqE=a}kNap436+Y5g;&odzmqny8NG9^AsO$>vYhVmSVKm)4-e^<|!FJ$8< zvX~IZaZ!uzNI-Nb8gowfAGQPm3*kjpVi5Qdcx+F($0S7fbzt;)Ojn%!{Q#H%vb2wB z<1qsf9wd;QF(^Dhu?Q{OvA)GOkZR5e6L{J<%u-@Hyx0)!{5&lUgV!uDltegw7D%%O zHv>_G86LH;Q~8-dRMrP=*Z{NClPD?Km*>3eWC9o^FBDCM6jbU8k8gYL1e1WsdVK64 zwCLI(WXq}yvYIZG(M1On`X(L#L9gKgM|1L?q-}Nsj$lqEHuCI43ui%(1|Q1g810!a zhP1wb35bBECCm87@{o9R3wwqSMid{kI9f6nrMw$RB>oRjX*olFIV9*pQUKa1Rxq>) z=rk-eGdwDsnU+)}ZGKM-kLY|5U4XR;e?B;~Ec(REF4Ys;%6hsBO~s-ua}euEf5keq zsoz6_CI2oeh?n<1Q?fL-95EH9=aEZDK*qN7zkE-j$_S9K#r30&h>wPz9%I80=oBAW3WHEQ_! z*os$wX_meE45Tr=q%39EoFKX|?q~CHD|%C_Z^OPk&svtnS}HJSY$IXVlT}!?acZWL zx`ef*qPJb{*d<*f%ZmTZhJb)rM8TMVfDF}UX(B;VPk&5z{0^lPq&(^uS(KIqDXKsg zzt*8)KnSJ#{Kck#fUG2@BY=Q#@^PV565{=*15opz4ewTb@C_-Kp*fUfJwd?I{={md zG%ijKD7;1!Z9NI511Z%T4aKqYlmod{9_Gd=1X1z&^2rCR3lJhe+ASmS!tHF1$beVDrs3|9p45ER25Hd&hrCGR{x?eWjQ{ zrTJSow(LBw>Kex|)3XF#Z%0u8kve*{aMg9Ui~`dWfq^m?xCWOeR583DY6Kv2$-AMP z0Mj~|-pD8*eL|$W_9LyYgE+&HCUpXFI|iZr@R)0~3u+-Y*x-($U(wa0jRxAqTkap9 zT|+xA%BPv8FyjN4aO>4i@(7by`X9z083sLQXqs(@l(9jz6|Plkwehh12*+Cv?D)zb zcS?aWL?O*17oG#20nUEZ;i4Y5l|oMzLBg;L3pR3$6(!uoD*Y1nc2kV> zMH}U7OQ@UxmzxaBm5XhdM@#1=GLw^%WqNkA-I5G@_er~kDP79z$lCs_J?muRmp3;_ zmcPw7#bFhvX`j7@u@I55l!-}!U!;??BK@qU2^imp(?I^TXIxDDrsqQOX1kztj=9-V#c zACueBTEY7nGFN+FhOqdmLu);+K6Y>foe>d8=S@2$jt7=-A==8n|8qW3q3CZtS;20KyTZwgBJ&j2uG)3cL( zeGGSxjQr;RC`$O@O3J0496Oumct+ZJU>Y?2>82k{l}h?8L&XL(S3>~J#90<`T8;;` zwVD}f<9pxm8~Z4i#fhOY6q6Xy&Nhn!PHl%-<#S(GNMDNt=XO!r%?>>VH%HU&1(o|j zOXGdhvTP2z?@9J8&+%#UJ*!z-g_Z8Hr(Eq9?&{7q&A$*E=j9hqbr}Pa(mLWi z$`4ij4g1HW66CawdH;D>;9bug&_STo{p*isxm>SfN*H4nImp{u9s){`yCGZP*cAdN zp>>v@Do0ak&yGrHPmVtyAugN$UUj?YIcSuT#>~dhFsrf^t%=^~kYO=irRduiIfsGP z66Lwo-WceFqvH+rC(+VIvJa*GIa@eh^s4vFj$$tq+CaJ~wP7AM2g_|Lp- zoO->UtWL=WtEy@I>*<8;DTy7m2_bJS2Q&gT5V51-h~Q=(E;8dNp4Jk%D@eNM zS|6s+L;n22M?7=|nc7{eyu6YI9+bpY|WH+K~WJm-krHyoxphiK?#IX9jJe|lMS3dih1@eaNK$k zh@DBtF@-pKuz|!$)tr&S6tPMGHL*2E1QAr6g0qN7qQDr6QWNesVljcV9tpI-j@@OI zfvyh16iz#yYkq+Lu&cf4F^xbZR)da&i_>tu>4x~U@LIW%kx>D!$D7u>{jkX7(%V*` z*W%gM42S(%)2o?L_Ed*a=%7?6ml&(vA+SrEqfRM)NacWHf5^3m!X&&TxH6FjRx6dl znNz2E!zpT!jZ3awbg*b&PM{NQRjPKfQxSvmyUoZK99Axuv?W}^S_9<4MtOxR-I_#B zlWZ3f<8!$iEDFrHOy|N4mh0C30}i*xTaFo;uvTzQ{va*LG?}I&T-wsnmTCXS>IUBj z6KwV#gDR#?eks`vf0Buysm5W^Rwq!XNFviucpGn;ZATuJ9F_cgg;K*5ZQWSOl$4M&|QVt&) zMY{)S1B8!Fx`u-ldO%K`xL%d+6`a80C>DqKt3xyn_ANDH&vmP3S4*q3vJ!9P^BnF} zO$cbNP`-rmvB|!2wCk6?iUj)fka8V+T3&Z?ZPqU>ep|eysnOF+=bbwY4`VIO6Amqh zByYpa_AO&_ZT{vK`~FPBskS5$^z|XeT2-*b+9WY%RShDQ&hWFjH9boVn0FqDktjUn z4SfL8O_0=H-e|KA2Vi8_+<0nx`A~->T(HFvVl&|bMO$lIY5QYLqF4z43Fm^TE`zwz zNRx`T1I$}__LK*p%F+V+O939)Sx^W;XnFcjgN>7}r(yU4YxjvgOKsL$YL{G;x`Hk$ z{_Zn2F;nf;ew~1Jb}+kR?R=>`h@w!f`I69+V)^-M)pv6iHq!NU0%*qivK|aaFqLs< zM8nEqhusw$T`1%h|BYG=_2O`YDl&e4qcMki+(t00c%wHCh9;?QuOh zmE{3-EiveK?Ul!a*p_8upY%>!WaF~$2a(lKEM8Al$Tj(WNohmYRo&{+Rx)h-nrhaw zE3OQ(i%9D+u4CJa7v|RyH5-?D9owQ0*16mDE2-TlqUWxXgdgl`z7!g_-xcP`Y`kwL zs-+gK7OR6Z`^atq28^KU#%xV%b&UgCLu%OUT13}UcZrZzqN503gBQg-z(SnsLUd$F zQbNqt-Ub2~+vErWYuyCBlk@txOHmFE?oi2?t2n;=T5ia1z-s}Txk39qwltKS+09Se z;;2aY3AsTpyW!8;@vyij`D_`ZbH7Iw1NVS2eTe;Esj3L`uQJC&UXGppW_c|>FW#~| zeU9~~@I+HmA=gatn3a%YVwUjJdkv0Rg5Hx5SFi|B=ICv3P({G;Cs!vdD@ zYIan^h^>l^aH&)x24}*p&NrlqxqGfP7=q+9+w616rM1$h*4&b)r-)wKGD3lA2R=_J z_^gvXeQCTME}$lNSQ2PuT90P!|3~~Wnv{T5kc(CWopOT~);Czb^o zNq@D4y*=`6crD(| zs+)0Hou!u~k!G>wD=tHmqbldgAtu*resDd!V!4_VzgTcz*|@HUxA38EBVs`<{#%np z$BUs0X;h0PP`faY1pc+5h7z^USnN~`@^97+gEH9wKoN>hbr;DpUZ>T&SYX?&-h+@L zHTiIuMRj%sbB*Z{7ol{@lC#y%Ax_SiGV<*hLw1#uV?KRZzht?WA{EYp$jiOLa;>!Y zNS4=1cG-VKfOYS~P0RqQ2C9Q20R6oP9aX_ZRz9<{a9xepY?#mfPXu>)=}PvMaj!VA zA5TN*6rN*l)Gf#kSv04E(=X{l8K+v%jaZMsJ52dmo;F)ch*l`q#&Hw{-TeSU>;qXN zE%<{8y)p0o=i1{gWH*7==;>QBC(c60!3&k7LP|+h{}=dp@EJBNX&*s$v2aT5E(U}bQn#V}{Q#|-PP#@4jQ(VVAK46aoS zb@7ilRLalll}{$iscpO)lwX3>sH(xDFrG=1cOdmG!7MwC$ub38y$K{T*k0#;Z7S~b zu9V9|3~A@0+(P@&=q3h`!oy`x3fpkeNU|H-l>Fv2S&tG!JrGZGQS9h-QM%PUW4X1^ z*KGqVUX7@BhL84!TyLIJf@a$a_6`hqpZ&BLo#{Ow4^{s{$mFs;moTnO%+kpF7P@zh zcXofwTz?kM>5yi(e*DwdHp4~>9AWe?^)6ZZ%~rMzu6G&H`{vp$How8HyJeL~6=m@6 z*L@>Cg*7rDuxE#+yU5BEBf?klgNK{2QH-m$1vlPQI6#Fahy?t>G%tJ!m_hK!G2`tB zCP36ju2VF}U@N)IKe{kO+Y>u0uh!u8c5}4BcF71b$)W3j&6VRj zhp}QVXqZ&8h8ux(D%xSj1#xNbfchjsyGF$d9ZjnIg2C0lG)+U>?G;d%!>Kh(>m9{_mStWtD)6k*zbh%^rRTV$S=vy5tCJd8({Z$ptt)r zjlpxoxAEz%rU!1fI6NS{*gsZkEGcmcB;SW+l^3N>_d(vT%Jy;3#`(si_ynGJl@ibh zyJ0Pzr@qN7C}=>Y4KWKQ8`c$~wGHs${`(c91EaXIs0UV4^bX(8b~u8!Y2?oWVzLr_ z+a17s>j?Z;KOHwAJD&7;+9y%bU9MQ-0Ue)@Kc7_$XLCD%6@sU$ZNB5~@h1HHKcPf< ze8n;xO|jSGq4;^m#YBvJINhg1|E)iX7|sc58vWJ?Hmx7WHvz|!W@e`rB;R6!?2q^5 z&{kqNpY%#-#piIjPi)M%wvL6>EwD|+um+|6dT%8Pnc8cHgVD%{>Od z>)y}DXkB+796^Zf1f%qg$}#jxT%GJt=tX@RMS5O)qe95Pt80D06AUVI$Ic_ke_p4W zd{~m7*YK6>!v2b@JPorWV5c8le|^`uY#LH}aA<28VmhjmBbXx*y$2}_qPjKQU{MwxximbD zC6M}Xu)yO|PJ|oY+0k?$=>{%Qb|Z25mTTK*9Zm(w_<^KNotQalmqRU zcpn?~_hd42Xf+d#4fX<#@!jSy*vzZ^vA9N0&tJ1VJ!-wt{4Oq%X*Q7Jl1eD55vk&E zp$K@bOV0=WOhJVsoHBnZJQUH61)Wf#00jPNs5DHC8s;X6W~1p;O4O-^brJ4<>S8ky zSod+08a*N%te6cD(4=x!mXu@;qmcyCOh3q@&rpC)7}EJvb~#qx}b;%tEhnI%G` zAR)P@4Lcf~Q4A_{$frttkNn@pyb#dXnwaAYY7)&R(<#JQLSk|Sxm_?_`%Vf|<;fTc zNj1--c2+b4YVcHGt4~m19-?1EIh`!pCq|?aac&Cs6DFobQ9%5_yu#;v>f|LLdi@0? zDmTnFvI>9kfPMwUCPOPe^nTPJ54j%lOW02U=-yT6MYzbo`b|pWNGse}4^1n>Bj`JT z^HsEvmP>18FF@9sC-Xu8_jv;U!DVxiw4ut1XJI@eX^2&>yH`Ph8jzI9U#Xjji=cc} zkchf9v}#}k=!Y7Bj2kmx1?@XdK9oOXGM!aBI@NIvr*^9EQ#F3=D8AZqb8E9STJkh* zk0$XMc79APYwies>mqcwuXu)Hs!da&VNpL;hL&lh0MjPDO@CznIJf-`Ts&suXvwvw;WR^-B}%~xK8(M`s+d3~;4va&EfY@>N5nUy5ZPiGc{D-&`?Er= z##2i?Ez~~76}=p#){ajO02&Qa4=5JiG9+LsVp@ewxZ@2~ zi}_AZfme+uk{PS^PaLOXcXmJq<+@cw7iH(PJt}}9CyK`!Mn5@ZarV9hG&$e5K)=rY zc}?otBpaGS7hJU*)YR1*Z)&V*zK^v(g3O1z^-c>BFldVX%ufmQMf`O#I@Ov;NXC+I z8;FvA-)Nr$84h>klMlw1E`J!;Zbu}DU@qn_t7(540k85xJbOX-6&^Zl#elpnTRsY? zH?bB`0oHISM=z<@yh{I)9F4^^OLQ*UCvWVJZ)QWr2&=;OwNYV;!%H$1IXo%@#5%I{ z-%%6A5%-K1U#v>O2jD2O!YNRp!zE8RMoR$4fHJL>+e%X5kP;I?%QLMyLg_w!``EKE z#b|XA$f*r&CLV%te^7xQNLK~j*p1=(yQX0{5?%Zfoa9(&QL;VQM^3OJ@RTDuK=!n? zGV)9yB0!e=hwlCt?M9B8U+BLh65=DxCkgC^{l5&|bN^cP5G8Np&=C*r z!0QOkUjecRNHA11M7JqYVzThhZSnqkG$Z(O8l`#bki}6c z?x*D3W5O4TIsszMd?#$)Fvu8sZl!)3E0!X*+sXJhWth4`0qANggT*^5YBM9EAZ|HG zrsvs!K-V(RfPQ65j-SE0b0z44^o^?RveY>Xg^08_ZOK3D7S?bm`ycVX+SyFDr^2PLo7}a zW3YTF$ltZVj-<@AQh1`crfJZ)!l9bGCJ|sd^~yG2ud9azK|CEJHar*ptpQk$*V3<- zQC}Ov+58xyk!$8#+ShCuoyD}6-snhXQmDY`NGvLPb<`>KWsBM5W@-2m6s`hb z?~nxu;T0lra-3=Aia)-d^&;45YMH-t9#hB z4?P}+>ux;@#0WCW5mTz z?k(S_AyI$=yKJtRG)Dnixic(@(CfR}R!uaI`=7ZK7?6k;<3zP&8mLxXu+!%%D3PzFZSZ z!n-?DO8l#U?7Ki*REduM7l2L@&u9;Sa1PQpm6`ZQ9xv@Kt`bEgL<~I!=1q|`QtnIH36eS zUyUMU#q!eGH59A#MWOESR_RxxnCm5W^nva+)`OQEirEf3;u}BwKGcwLP3QBOPl$0o zf|~Q$=BK9SPR`C3Ow0}Sz9qH@N`sFqKY%0FjkoaLBi497m$SLd0?VoXi*j5_-{;_= zx@A|B^`Zj5Y9Cg^`X}!8BEetZppaZozyH2hQ}jj?xP8s^=e(8Ogr8)WG(9+T2lwuA zgBrUWtm&`f{ghD)LWR^}V={eeAlne(fn==) zfQ67N8l!pF5}*@5{_MAn)3s~I8tIv zx;tzVku%>*D&h$F@M8Bc=}{ZzF-v26eKr=x_Y>xFuu_#l7A$PmXU)db)c6-;JQK=_ zc@jz(NHR3S!X{Hv#v)GsbDQ=LJ3po-j*pcTF)FP5Zrii1b7qsMKs#IZY<7OzE@DtA zNGju-`{6nkJUIsP_b!A+6LP84=nzsE0||z3+v-4SZ`yJe6L7>dz$MhHViGt%%NG02 z?rbSqc}NlX<;{MN1hpNDb7l*iPLjw3A|1+uNjFo?GN24a9vQNExyX}yg1#_@BnfcaP+@DAwnx5viWgV!fv)On{dLjJlVP0BHwt^ z7E*P1V;p6fNnIMxq|{C+e9P>SL$^iZKKfFVWStqI30y5>?qq3W`UBMRyTU7!>1kJl z4Xr^@|DPW!jMc6~-U?)%t4o;EF!WutEyI}ZhJjIg*(c0sY z!DaBddE)izJS!mcfgDWK_hd+HFhLZBc=C}R7O-zlOku>;2eG~$ideQ!_64h~S8C?F z7hv^JFm<-lnPQkt2`G@`SPyWTa73yg@uTD#M&z4abNL-gg*Bp;KAlpbcw8Cp$&S}W z>S;incMr86kn%E```7%Jt%_Lz9rqIENnWolvchH#}hj4=LH9QHCn3xnelaj!=mw%rJ$?0eNdKwmc--@$|Ms*& z+$j*woa5Ks_o8&W3fvY`o9}S>?(WSVtS~?0?9!{7?d}_u6i;Od_ufVoEH|*Sl(PN) z66oK4$gOrtp@#M#iEC)NRg#12c&WQbg+v9#e!UpLd(h}5<5-tWpRjDefM)&# zsdAL^rjhO#xe|cNvyZzmdw!Ser~w^-#rC?yUcHC24ewzmIYZM!A@U~K5@Z{Ra93AY zN^O+H5G~J8)6nSXh|5_bxBe~caYVeu?B+`cr8D+JqhM*L*zcQaGDF?j_=}jdluy;7 zq8ercnEY(xzC5z?&IZM}2dS>wT780;RKlKvPf80$Mqod2u7&RWilXI6jHND4 zr&-lHszQbOPOLkGJvzsiW6?uCGuBqM#q%j?U{|H9bNJoO2BR?br?6*(og6oU47Hd% z_OD*&2gd-vT1u@pCV-!8QhMu9Yqg~&+mFYOt()WakJS^LZwt2~4vaHR zCOvG#VsV$_Y%Ix8?H-DmGmL!q=>e2jmkP<6hPw%P4&FvR8fCPn6TzFMnTI&I{PJ0a zt@E#(OLO)GrNUX>J){KVGtx^?!nkMv{@3xPMZzz~bv?>b;km^lrD$QJY{#P4d=+CioI zSJ9K9Hm?4qbyUfph%NKxyR0aqlQG-p42H>%4zQ@rtJ#Cble(x8ZF`H=ABO0ylOo}z zB>UnJ0(X3YV^A;THYkdb>W4nU`JS$iB@Yqu#i-r-@8Oz=+$scSgT;f7)z@lLJ4Vi) z%hSoqJiaTxwsF%4aax4532It-2ihFkL!Fvyu?*F9^%`UbYX7%N?K3ZQJlMW-wlg2k zWpY}HyA2R0NIrw%SgAlBlSSh z=*P{eIqUQhE&NZ*6zFleD+@bYRCYhFA-^$+%~#!IHc%@3QsKC6%=t4k+|$6Kcdzl2 z^>NS!t_m$cc=KoOjunI?S{?Prqe^vqN1shM7DS&X)Ntp}wJu~tgwS(IvU)_v?VS!B z9{^7Fd{2G@H3|T+Z?m3{dPr-Tylv+mrFtdJl_8HkxYLWP_T#A#iQ}7Qw(fCq%Lj(1 zRqfu4r5lRHedE|wHG`JuB89cvXlG4EgrlzTL=A<^&*XSaZvJpC82a@uBu{l00tQd$Tmt%c6e3&ULlY2~9G8DtX}8 z2M>(*o>`0N_zY(`O&$t*-vl=Wi>0+?_H+5MXANxnH*Xzq@Vo$3zI*6<>R+#hKZY3- z7gs~WFa3j_)s#AWsB?3uu;HN3;&~Z+1uJDIr-toalD(H2E4tKbSxv1aJFQ#-rD6mV zzBiTK1dN7(iw?DYV5tCuwV2kg*KDEBR7GtU2tLQPiHE8lzPPhz(eN_%)gUUE_IGaB zvFe6n?iRaV3YS9zYPFm`$aUmu}4BK~@1Ymc1&&O26gXola zQHl0Fa*{pM1~|D^SDPyidz85Ax3LGldg!ei+S_<)xSVBGEHW;(IpG}~Y2w3lA3RQN zL1QX6AfSkJ?#=1`5-$rqAorOmTk)VK9}DFm%4$ult_>MrYcBoUifTf^LY&xEhL2kf z@&sAis$6a0`Ul8x2c^WGe-+|_i|JoJTzdX>c?l_q${Bu?*r)3XG2y+^7>L0PXFb27 zsVCes=Y3&j&eRU~*x*F}Rjzy-KdM{ZjgxNMSY_MYjWOY(dv;1=9)skH;N2cY?%-DQ zj_-S+f(ak$AJqY;JG&#c!EOmY!Zi(+(zBS`ee>w=)D<7j)k+1~Q|wy;@{Aix(#V$R z@UPm*wuBOe!22i%Dayn@V=g^z!JZ~mAI&z=xmu6(ThE&h#<2VFnACwgp(`o*os`p) zd1Ao}$hTp{YqMe1)5^;|CW};%1Gem;CRy))?3(eqV3tX~uMpN%==l~M=4CQdxx+>@ zT1M6^Zj(X-PFI^6h;7j#0%j5nTVm;rOeE6&z?`aETCLf3R78KNcV1=4=te_=_eGjG zj6KvW@}nt`4RIVqOU^9Y&Bvo!WAJXN^4;H)b)g~|dcElb$e{FV!zSIXD0V$4U!u1% z51lfGdA6WNymV`s?Dr>pGcIMH+Z5J!XjjvE7T*#{8XOy$8XtQ&_NL^qEg@v;-ym`)f#O++j|3V#rvYaYBY}1d$+iRL z%-q08S?En?f^DBZ9Jkt|)5Tw2k6EodLISgMP94aqXi!EW@oZVf*8H_1dCYMx0GE{_ zgp2Z>k#Kku1as^;b$QErQ&kJtaluJk4NB`z_ynhG*N^n_F*syYG77VjavIeRnk zlx~??{y=NcyD}nVf+!e^6(^LCV*Ue-RyeP)f|>tW0$t51T+E!5Os@}JV5r;gr}U!! zi2RYnN-X05AJ0yBlvPp*fe$KYWiL3XlWqfndlU!FGbmsZ4VgGqsWx|1#0Gs&)Vq`J z4W1ssE~Sm@1EW%yf)_4y8{7xIMwz&Z(-jF0$TnVBDWq9T7^{@#+)e7OxNuO^VVAfB zSi7|zi3#F7Rd@?(x#paY-OzYl^(ISmf*47U@M%jW` zvlMG*tM$A~+)qDr8WdW!I(S?FGTI~ekw!*2ih682o;Vu2?yO!blt@n5n1u-QxU^!?7ISbQ8n_>Ykhu)_52yOB~oW3SfRj-cn5?Yp!3{f@zG*=XE*6el< zcP|2u>?}-<&cl5O13@ko8Q!pGkPox>4|9Xt@+p5l!=WW9PVQ3vn z58&=5`SP|6@X--o9*_GtBFGzaxGKQ{F%(x>x_o@uAcIv79atl0hN`0P#@GP&t3kT< z)8i>b7#~Snjuq|XmjScL5fpTtoZdFR9-7^F>EDH`mw;-j_Z?i7+igeThh*2& z12;?pv{3^gm=BNQAQ5*X_x>``7fp-b+qj&>yda91g<%({f!07o5D7Zu#5%y;%Hx*9 zBmEP*fArcA@%RSr8XRd3TilzTw48lvk%Mb=%Iid1yk?jmeMJ(kQy^WD!Eu8Fm!-gE zhO1|&T|cyYz0&V3{O>eU1`bUbpjT--9#PMA+Q2|ijKC0-<1@iC(Gq+9<*o+>w~tGq zyxb8&&^G~v2&8}{owz3>k+Vx_kDM4x3kVErJ5g~9p*syLCvYLlxw1ytqDin!4uYc~ z(d0g9$FU9L0f$$hd{GpO-Ax-0SFKpjWx9rl;l`j;at5WSQ_?<5&_s<=|Fm2ZLbYr?os?#wzss zH6Y~0AKgY4S5Q^q<~*=;i0ybsrD78QDlvq#Ch7()xmfJAWvz4R^^jDowD#ta`Gyx4 zUYo~kr1p8rPx6}n{4mcF{;>tCg?Nj>DtfAU{gVg6+t7w%3!g#5$C?&7O;O}U0+k*e zE~|(L=cAkRV5y4*J#R-hP+rLw0dloS;FG&5B-gxM%@NeZbxtC)_wa5zmB)UbjCo)B zC0)BcAnsTfcJ8ipcXpNW3CMCq8!!GkX!kR1^`-iQ>U;m_-}3#2avD*dc|(xK7zpiGn{P7@~|wlIi~dP(ZK0hJZC^ zUE(;q-`_mNCLTWqwhwZ!E0d>YNk3b!n z`TQ@r{l&;W&wOx(AM=!etuit$Qi(hYb_hsSnjXrY;j@=FObfq>e>|=A!H?_UVcEle zhkfp||Lu44(wRO_tJd>H6Wkwf>A*(KaFm}kh->( z_T^}1{Gl&zpOI4c@Q;Zndzq$5zm5BLEi>zSBR7RVa5gx2ZX8zYS2~W}_s_#*1Sd6f zuODGknTQk4uRF9OEadEr898LmdS@~5aI(Gl;-+V5*K770+Sx{Kc9zPp;N#?Doc8ON zYwynt-ma6=eSKc-yq&Ia-`jo(+ms}T#KdBo|34&r7GeqEkGHuga+gToF-h{wR2lg9 zGnai1wkTEjqI0zF)Gh3uQ(^`kWDhTAxHD999fKBlC`_CEY2fEp3+SmPsW;lm0|E`I zM6B8;uc75}iLdqHdDKR(uzANx*U0U-=IJNCU1#^2eI3_4>cHukor_$+8|;yl?vABS z0qcpu;S#9^HBCfWU~9FLD9MQ8Pv1C|FP|49SC7iVWa4;!@Hl3Se|7iPzFR)mf;Sld z+(+j>Zgs8fJ~%u$8`r2NORIArvYxf0K7Qn*5YbN_ zI0A#V`N*Bz^|2-&fQV%BFVyCVRA&I@uV|6Xuk1d} zbiKX!^9 zV~Md-!l9Ki#47KIB?UaKS001`u_B8^(r;v?T3f3ovBrBQWe({L2rRjSaE?R@7XMgp z@YG4l^Ga2U8H<1=N)nIR8giYYjifBN_fpNgFfd`mR2qO)af!E%&Akd+(!uRgu_V~3 z4vLIOC<#%P5|Jydk`Aarl!8Tctf%EtO2^X{x9;$dV!R>-c{oJo)v?6|en%E7)YwYt zS=ltuBGceiL2>Q!-gCv;G-!WY4*!q*8;zq7OOs2DL$BGD5~qP$8BO zx%d}mKN@cR(rWJ?4iUq2mt`O;D)S<;@m^@Vok4YtwMI!4pi2X&`qtW`EYo4)!jK`g zEElMy8SM$6j6)8DXqg}?z~=%=&N9#r>%{9CMiJB#97jIrYo;m_>nTBX6o-)kZMij# z3BvjUl$Hn3tSY#1luxB#v05G2XL5vVa~^;+!8Bz`n3@GHM0t_qR8JcR(w1b>@GMHR zq@x302X*31?+W zpp*Ef0O?@jo2oBEYpg}An>?UrDX**0sWgNzG?eIcm`dC@__yt=?S9~ITWPXPPkR30 z9~1Y4MBYJJ5`qkI;NdDthC(+|N^NGDC5l~t?sW1ik358Y{K)iT17E{Dr9dN!OquIQ z04GMoQ$6Any>FP60-|%4JR=y0pa_A-Azp5kNp-^#k&fOsblm>PrQ$%sZ^ZF|S3t5f zRgOJojz!Gk_dogG$kem^Jue05thk6uSy4p+ib^f00!dFy+K=Lw@*w1(6ndRAs=KJB}L3o%hL-03PJeK zYBM2=@2pYa2pCK4FZC1%)Mfq{7Mqde@2wwM0b9;kKG9#RqpIe@JocFN0ds+wCFFHI z)`PPLUHS*V=1|+-M!st$*gknK!Qh9XAb5rCI-Am?+zZ|tV&UQE8CF~PC+{j|XrR9< zI~ZDSf+d_agU6>Btd-6hjX25)n*7KYdXE!HXB`?{K#Le_uE73MF9T(?&qC4^>iV6r zRs$KudvFj^VW&Za2eMWgoxSO4kcdjL3<%GV#A4Kia46j(q6BHP(N@N+72L5$0-;1q zhBRo~L$3}PhAWYsr|i09B%)F*V}af&0uC~fsg87kq#)8gV(mA8L0Ywrt0#xuE3Ty{35YuCYL!4!xM3BzT_S9)V{C2t=jRrHl zECvIjDHUQmY&45f1IA)R<=Bus)iJ>bL&k$Zpc^Ykl5obFZgk2@dyJ|5IQwErWfmNVcuqB`Z5N6fR3hvlBiO$`xVcbOmxdj3#<9+4si>!(e zhzhWf4SJxi7+d@~cfL}cXU-h--ka%tHuu&W^k&_=j}&nGtO5xTSu=mP1QkUQc&O#=B3d?@U|6?-rcIcBQX<+B?`=(m`c;3ZNafD z0Be>LTgcB7OJkFBtU*C>2e5V@iq@SYB!FBV#JdaMCLcoQ<=$X5^*;=<5NSb!&+w3e z;_ZEJE{(VhjyM`oB*6pafFJ|KH&&(~)ndI7)W&n%vbqP}%)|TiLpgKY- zb|wI45D)_Z0{}Hb0{{R(4^(`rAp}$XcFVi%A+=EAhV-}*5gBLTMakW6g1LlY20{0+ z{QDrZhyaL+z>Ek0a{;`-514RV=Q6d0+QMz&21J9vCw*^}ehHC0EE)NW*N8*4O004~`6%7@DK0yFu zBS4}U=M(=fZO$damfZo%q6hRKtOtZD=7>N@1WW<~Ap*<0f=li$nd~M|h#CI-{+VNc z_1KC(`csmt{`A?WXa6t$_Tjg_|JCphvq=nk@aUX z?mz#2|I4W-`r5lc5B~g-E8q3jPjkQb?UAQ{{@M18_?NH!``lAM^&{-1X8(QZu5Z?# z>>nHNKKR$iUi-1nga01;&6jxjy8e&-?5Pj`-E+4b>TA9G_iaU8O`8WN$}QQrWJIY< zHz1x=?M3ZSd5SC8Sh)$e|KtslHy(se91yWrpz*sQH^XkMgqF40ZH z-je-_pHEb22I>!qVT&rsov~frXh9;I=5GK6Ic=(Fv3A$*yibGKeA2FRsCADeLPp2! zhDBh0h3|KTQ}xD*jm4=t-8L>CxHzeiS0$h0e}GapPV(U6-$0$w7Ml?SS2iY$Zk&w7c&0cREj}I zR-`X0tL}@U-Xn`xky>NX2{0{~c}|UBP9d^m*Y8DJeNCHgAMDwpYXGk8bEpO{d^-sn zTV`c{&3HGZ!8f;D#b6`WWkQidGioI#FwbwgR@c#bYey~)DT8{dJ(+n&iu?Y0%wH`8 zU&W{B@6EmSmVbTTuj2okfAIMLJGa7rZw_6DIQjiL%sgFF@Jq*=&?Qq9y;lk}o$m@L z=1$+BR{ZmG7Gp-?1XuFCYPfD(j5{J{L3pWWfb~uSHD$Zq8aZb(F0(^2V~{g0_9)uD z=jd(fLqCFl$A;RaoNc0%?TWht3fjZmKRM#cC!G)M!a(>?s1<+t^SxiY&PoJR{-M&T zTB#XwA!XPEYl$C|%Pd2~%%A)8mtM2a{FCBa7Ie6XTD6{O4FMnu49z7qthkZwR6i&@ zM(RBfpLh29byUQC5S~H{GnAopSXS{R+jDO}x`nJjha2wK7~tbl>jgJXrVbym{Rfj^ zuDkptFZ9-c-3z=J9T$QEwoI)Om@8ZiI`vYh zY|VIT>|O>t;PPV7*?6qkYgl1)7=Xyv&D@`Y(n}xu_eOrFyMeAh=<`g~%$5U4&H7;5N?=|UP3;h>4H2li78u;_RlTr(_ewTep z==A(l1@uS1|Fzk7G|I*ulSX{jzQW`_t*LYgIGC$kr8xfc+&Rk;*yOJ8(g zau;bs&a%bgOSxYf(F28{&;;d;cv;*VZCIAODXtqnd_~}gyP|%}u;zIRW&|7260yN< zZV$k?H>i3#)U8UeqW5sD00{KQN-9s>RpIYb2fyzFi)2jL+ z)a`Ac+Pb-WlwhtqJBWgA!G&?nJ@79v55M3euElr@!A9;PjkyuhMcOSgy2q0YJMO$} z)+yiS-*gBCrBC(RKK-6&1p0Bi(o_VPWf^Hx`}B)@+mq(8)4C_I_sYs8h&{tpJ`YZt zcoj6Z1LvX6KeD(I(tq>q<6c3#1J8C8uy3P?R5f&=M@hT6{So^voEqG(@=XxZZjD?m zkIC+E{6ONE+G?8I)YyLILhEQMIzt;4CNK9mwlC$85NZ*o=Jsl=x<4J`Gza5@$)$tv ziJboMNJTt+geI}F@TnX3cu@%}=4w*m-*M1Jqmk`{uVN3*&mqyfHdx?E-s1I@q%PQugxP z2>uv9<)u_nXY;Eu0#g;>!>}Lmjvz@rx%47KPHQWxWv~a8F`L?l!Ixu|kms1(*N+#< z?@f_Qy~v0OGEVEdxk{d-|I*fnp`JIGLC|^!bfFpblQ}HmtOc2~^VC$o8=$NQl!mphP z@x?he7P{)rUWe~ZG5Fk~c-yZgQI(flezM+ASaqRK9MmY!*Wj5|GlUypWTvPrXL-&) z)owqF{u~Yc!}FL{4Qj4#*aJR!55jpi=H|=F32tQ(L(|oDZd99LBM&f4;Z)JwwgveR zPP2>OzK8W`;y%Xq^rrU#dHv`^u( zthwJ%;U{#pOKuL$u4&kHU?1-2P?y(n3P1TF^-s?79d~KvCUY?CF7E2mUVYXVaRQ z_Gx!y4&k~kBrSTa@t%OYA>=if$;09{Vs2%gM~-lcXRYfap`lr&&BiwtfkpdrFr;Oi zRiY)EMfd>K7IJmtY&~4r0jGaxx^pu3WjbYF;>S3g#H}_>J-0_~934c%_kGQ1N(szw7sp_Tvx18(p=ygl7T}71~}#M`Go>-UN-xKXsHQrs8nf9%z?w53Bg?ud_mDm8r1K%mriA^*`qXCq8uH>hF_Oga)f zWNFB()9)`3pF5aJMoxT*Ums{FzY-1q3=Hb_n_rNruQkioa@u)`*8Z+ap`qm z;&Jr++&`iHuHN{u-6yEIa+mZYwIpA|6N%|KRx2pNP8$xh;0JouV-A4SDWdT?{i6 zaaY#aKGY4xfANin*fBK`^tgM%==~yg20d~XLDLoU-+S{XE!TECE>V^BH-u>_L{B`t zMgOhf_C;?f^ozm6T^o$LY?D&CuZGJ7`P`Vg;`gso%TH{y^#L$Nu{nar}*;t6`}x^7z@LwqrMWKw(LrEzq>Mh>RS~bqb}Qe z?+{L#y7tU={f^Tx#&~%T!}V@d4e|%9NTAXVxvzX;(KOEU)c{QZov%=G17#17RJP1XyzF`&Nx|$c=oCe2of?09l;CNBJpdO!ycOG&xp5>bBT4lK7$NH$L z?O3jz{7E=(w~Lk!d!R`pR7JC-z=gFf;zsSz+~$Lv*~|I66VZ;HE#!KQT|4K0iB@cE!&F?aYb^MH$hk`vq$-!Hi8E14Bn2I+!< z%V6z^* zD~v{gWgUZy7WwDol;BRERWboKMBR6W?Zr33yMH2d(pw^Mha&$>PIO-8busG522Z|NU2{5gHfsy`1~j@&2b1M6Bz zuedHq+?E@fN$lj1-E+OBt#U#w;)ASb>a&Jg%5to8U!XGD)?Z!|&3)y}41*NjPrOTx zT0v;nZ|?hy^Qu3UQaaB4b!p>34n%?-*82>Or}`0JooO!gbt*!2~A z&F>3+wQApyJ#^#9qpUmJ969yzDzS6B8!yHEyRUxou{wVv8s;Q#^z)+=z^&{)q3A;_ zhTsRt?W{7GTE_3lWk|Mz43!X@R}k=p{#*LQv$3_WxhIXGv67i68V- zJ53U&BK9W5*<#+0^^ThX+=MLj_dvEkSl8xS#obPEod4xRwA8*MgD>Qb`ya(l+?`Xy zUB4j%vHhNaEn0E4kY2q;&G@>*!#4FyRX1EO!TuX_{j%X%3DlOGgHxd1*KLNPyVZ@7 zlXN{bF*m2Sc)~0$FW9?B=Eci;3%y4$fI7mP0mH8`WKgQ3IvqdQC(mKQsJN~}o`b`E z>YnR|N5Y3#9QV#%UdLv|dcoE`b;gR4vgd?8?yjF4wRii?xGazLEO!-u{|~gE=r4nq zjjJ2p-kRYOE$4P4_#?ed)ri+>wHk;84neJ(2j?mkQUy)Tj-`wET(?Q}g65bn{_u?U~ z+im?OK?gsEfgABA+P}9;i2*rru-V36<@W#p`|e6zgguhvD#kh1^Ws!vSR1}$C$_`k zvKTK2#wJjSU2AsSqD$s=2Z8KBFW9h08++pju}O<6Aewgym@K9VX_jWLRY2&R~hrQ}4^@vDnXUCk^B#tf4VnbK%Q z9*vCH6{sAyqc=YIeX>^>ZNj)%*Cb?y3F*NNr-oSNrJ| zkq7ya2ht@y23C1KG?&|~Bu08)^WZ7WOp|k>gJOuhEiX)15R#qN8pRR&6B$wVSYlcNX@?$NSot`^cOQweQ5C7Vs}aZa+%2UaLW^Fi!% z^KkIVsuJ@x>!frMGMNT!--k`B#;sQy=@qaAiF8EAOq2xV$i*x+O=>!2zBattLb8Mr z6JkG7PdL&D$5tx7>%16ipiZ$HzA?qh*$7YTF834WxC2%M6s$CCKG54lLqr|BT+U8 zVQNX(zgl-?#*r$JE2b!?W^jKLXWk0l4Uo61gWD2#T(34rN|7BsNcUDjBTSEwB2oM0 z0W6-33bZWNGe?HJM#i&Xgf!dQby>3UNYSj;7JGCv@SsF(Rt(FK9kj&Q-^I9%1~w1s zJWsFAs-pEhC{acyeK>Hr7rrb;%5qhW*kpgn#crk`k%2pQvWwHCjb94E1j>^~sEmD) z6-Sy~ScKQuZn^JEwuQjCGQ-hwH5m|Tqs|~#$NRy0=LyF<0I#aQ2;m|$e8;4;F=gKb9VcA>0P z^?PJljRmSez%fa0gq-lj7>&-qFC9B{5_w#xLviM~h3zjy*nt*CZ|(Y-(1^ZUt{#_l1ATG7ezX6h10pMY)r~26M`2 zHFj4^eBVvuB1O`s<;-N9}VxZDfhbnSA4k`lZu2x#W3oRk%zcO0lgtt&12 zO`Jt(QFY>`q!Hz_ut{MYv6-&c<=eGg_c#6tN-$9ag9dH_)qy~jV(jmu)5adiSF%n* zn4y*+G+H5JN&=A5xU~ykIj)Jx!Z{}mB}I9WYMYe`HA)FPyg6~Zf|RJMvgn9mZ$i&6 zueK1IK0~rr;p?eoB|mIvM(gwmP2w>mIT~rxA-Xxj+V;{0dHcr8CGaaUG8kS{q5Om( zYvH~wSr&>Tq(sr!dF+}{62)qLJOih)lehez)p^{;tx2kA@|BbhYG$KvFQ8kUE^8LP zq-YZ4IHKlNnJw#wEJXvLmJNI>Y+I%#lZ@1b=8SX(QRtWQd`U4gEtJ<~%);)PdIeJz zsO?=KvFTLG0#*1v*U_fu>`h2#4-2 zwaFh0tR)=J!+o_FMeG`6Bc)ke@O4JAH>=SJ_r$Qdd0KNFj7YM^JEU7G_yv91hE@>4 znEi=M`M4r5PWXr}YvfCAh3`hSk5V;gScm%foNfmv5Kzj|#OJt+yn*tpWy zT2N@Y*5(-yr6h72?O%q%is~Y;1O`TRE>dPEmrVY1u@94r8^3Ll6cTA=qgR+vo7W7T z)4|ouE0Kj;y79#HsRW=wfwEx9qERY@rpbFjx)}f4VwYNJilH7Agm7|+lC`C_Z~?6q zhQpu+l?^i%d`v9+A|DHapH4;kG4}U(cH?jcHU#6nnHU%>ZcS8Hgn30LxV6G?nN0=@ zjs`|lZ^mS987s*eB?iUV@bLQLk~zjV27MJc^3%CHSiQCRIkVi_g)ddtOjt~J>O9bi%#Y`)WoeI)>3@o&Mqb^bk@*F;~cm)!>Hsc zIb>O!ufo?ZUuXvX&I)I>c0vJh*_#9y8R^=oZ@YJe>Lj}9vmahu>OqBbDme|J)vGEy zjbYgMCW9FPu~vOaM%WThUS(4m!kn_U&F&)&U*bDqnmGR_>^NxZ{xAJ$lP;91v06f3 z&MA`(LBLj(Ypl04&zS$4w&$7uAHJ`W+~f-MjY&5_jX}=_L@&;P$T5qV`RT9+n*16* z%>o808_LAgCu3#S|MtJH+nR`|mTws-EKr08?nF-RRl zNzov_H6u)>Q)&pGUOvBK`pl32a=+CteOdOO5BZd9|BDax2jRc`oR|5{_&2@xf|Uf5 zB-KvYpN+tID!^sFgAsW6-fj1XzVZjB+o?YFhmVuoB5$KnLI?s=k!-+SA-Ty@E3Q)- zrLmrIske6N_wAEW<4*FsAb%#%(J{0j9q;m0>c=q}k$YXjEG7z1she?9j z!A9;I=|mDh8cR|>`*0}ad9S0j3KF93?%XsN;h>9Jrpz4RYICKNR#J+4U~A}&#E8Zy z2ug(MW}*>U44WKb&qwyCmS-gA$?7dK1$5FVixum{RVRw=Y%BH>sqQ2)S}|HNTKuWe zQa1Q%57IxXc&U5s5tC7oIFQ&>N69It8Dn%#ET;IHYT1fjz$C3eDPd@=bQCuyUKLW= zG9_YnKjo8q9<5*y;?^SdZ&9PjoQ>ESk6h%-$cPlB*VCh{|jB> zRK6K^8X{Q(ZIWOZ?!=T-vn1Sa%0`w;a`#x!tu!+dJ4WQlbDE424OXlvCWTL~`mxKt&NCEj|GzLR+ zM;yj7EvL%PX33D@AunR}i`jcgWAN_<)hKIhy>j>5n9%4Db%a_&9>IBaS~%ngSQ+Ki z;JFr~Jyw3tC(BQtwG7}@gW}BGrG78T>51pyaJr;p5~;EY$!NG&qzIsLmW7J12<5EJ z9U9R^N`#no0X!Z))J!Yozf$UnawwXMSd&(!QUkgvH#N}#H|fjD#aESb;ze!Yxn$Ei zl_CdO)47R}tXvi9dpUQLC*LRwqvN>P0;Y-TfX|dlSa5nHI3hGX3d1WQ-ELZceB87qPnfK@!FCC^*a&iGg!fD+hEOGY#=J#xF5IGfzogLT7l`I+y+*j<8 zGFaevWYx7s0Bp2X-{@E`ggglC%)u`!3nSlR9I@opZ15oIW`9?Rmvx^T=5(iK@|g5AtSnpfK|;w zuNEf-TadgGbk9>-nS9EK1354yjA)~?iIAuSBv!8ZrgT#@Nn@QR z3bp?B&nwRPI!nlb(Fp~ok6e&iu{}ndvN8CSKd{lqo9_$?E@tR+bPXoq=(V)ib_%&Q zdXvd~Wwf(O;&gv6q1~jI*vJrrsj+s=#`p?3dUb_R6u||p`BO?jaf**PIA&TGJ&&DH=~=O(IfotPbVWElOvN<=*`gH;Q9y#8*>b zilIxTJ&}-T_+tlGF$)JP^tmiw_K4e_@RFY)VgvLk~}4} z@881m001;2Rzv^*3t$63es;45H}S+@{^~CWb>Ihx1hM`)z$U^#27Zu0Wtk@r}8HSh@1PDL?05Ajq zBQgM2UE8gEqwKD%2|)|8LfeS5j{fs!}JH(ztNk6_{Le8 zzdZVf7oPBinYlTiyz{-x{Aa=|`O#N?ji7uNAFa}ZTIZE~UU})aj0^g8JiZ!hxW_s{ zK@w)H( z>z4+rqPdbvr&J|a^GsAh^s|yQIOK215S#7%uoBr3v?*o@;FU(@3AjEkNJdIxkld`P zfE1yzfR&W&L|bKO(sD|Is$gz>iBHUvRe}JKQmzwn+bYAr@_{6q%&7U)<@iStD*@xk zwC20v@VOj~0_mJkuw8Kex)+rz`v^@>j=`m6!A7H>|WV6@d>zxA$6>htT5+a;F zo&c|r25M3RZX85ui}rL(TmMruHVOv|MT)hK-Sn`qPbCT)=ApHgfm zNI0Nes&3~TYxF0f{OlpDcXhs}jbh2POtdtK_BcB zj-+IBM=~p4#Vt`tr2zr9pnEA>hm^Za$0wY49O>ls!a!arX~2N)@N5Z48(vIH3E8MV zQYA&;xBwYM?`w5;v0Mz%-hPrDV!U$~E?(wSYM|+6JS#B&Y5A+YA*Lo=Ij(h5)(0 z@S2HuPAD3eJIs!k9KMeCOaub+4^*q&dW>2lY~KPq6h!bU(^82<3PjJO(^dUOfP$bern zvLeO^`;PXd+!!jY(}g7gF^B9kyy_VUKxB3YOy#jl@stfho0Qn@$hO@V*$uTH_9+d> zME9){yO2cO5MLyXIVU-rHyzMHr;q~&;l#xGyM*>sZ|_EP?eg5}b>s!@25s*vckU3w z=TKdc`t3&W<|zxiNH_Kt5`j^K2Tv_35t9)R-M6R?htcQP1;T(J=9A}S_HlB<7Hawl z5aYf#C_=lbN{J8yisbjic*9K*b+G+9vL8Wi1tpv)RGH-oy)#NyD3> z$36X&aQEf353H1=T|W>wwzLI0v{wL|+g;J4yMo_x@*u#ky(cUc2~bDNhatw?z5)-dPlW0E`9%nuX8JM#RgATG1oLHNm6wpk*UL3b>wjX|Qi-l#vt7)#Zmh7;U2J z4VX z+tbHfX^H;5wj*yU#^ET1&*l;hK_Oj-16fCc$6_QS0+PYo%?mbYjrq~^eL_z{)pS5_ zCGetJ&5`AL(cWLu3L8x^4xaK1e;**7)0OA@flvCg}WCG zyV>dU;WdC%0K+5GPW9xZ-JpDmnGmunOr;GllpN4&8>2QfM`jd)!=L`uF=0pH ztm~rcT*5;L0_xIh${5OuSeT=MPPk}t5MJdsQ>w)Bp31{uQQ%6jdH0Nt(@pe-1`)Z$ zp{lZ?O1l9iRmvRoDGB>*T%0%ohWjSw{e=NO>qvR46Zoj8-umXR1+7pCnwW;)Q~VPI zL%w~DU}KrmFkA=*A+X`K8mm7;J*x7;L-RQTuB;sk8L>7^B$i)|DqiE4T9?2{3Wv;a z$PW(eYmio4F>viN-V8OIXcmrNXoS+`Y2^Z1r>23jY6@+$6-h)+!a*~f z{sYAblQG;Oa0wWCYeREgpdP=LpDc+}GpNl(=r>RatuO?M!#rnf2heGKx#LNoFHta3#!YWcUR6qZr2i74$Q-m!4?AqyE! zexDebb${@Ij8+-IL$Kef&E$nN!F^z9H#nSPRU{|Xei$jtU0wm4Mg?}Q4r6?hL$V2a z>4EOb7VA|yz=3dr$^dP9^A02HIyb_dlkxmSu!SoLNqjXWOHz?dR=nS-WVUc?7@Ng! z94rG^*UJ~5d=N7Fkj4K$tdIay_@Eud|4GQEcJ~j>M|y0%WoY?|7V8w?seNxac(H9Q zP8xrn>0YJOv(=(S@}bAr@ul7ljd}YG^>8T8Vl7M4v(65$7C)ujP=Fh z7D&}*6>KGsO<4D8bVtZ0EET)Z)?kpnPz}Q1H*H;8%jST89r!DGS{u=%EAy3oc6V4U z3aQ$pY_3qu|J+sJQQ4!DfcfuV=iPBvDttCya+@MoFX=+Pxw}og+M5_FAEQC1I_XjI z=?Gi3Jt5Wjb=CwuO1XKj;H=o6ze-iy{AFJ%n>JW!I)HD9nS&v?mg1xIpVTGg_203A z3Q@I**;}cgT?<51{s$YNMNPXb=_9no_kyLuY4d8fSX_)zG_KK|#P$oM4{;m7qcwg7 ziU(ncs!gicstX6cip~C*!K%1%a~bw*Zc zLB1p6?tF3nP=L!-kB+?b--6AFA%3L!Ts4*ebW!TzZMtYSBMu1G9<{7lGk&38(>U$? z{O+PP#oj$g)n=e>*fhtk3PAr0gAsfPr(+S1GdABVTO5hS;p?o6d3p{V9gD~35=mdW z+P!czwTwaf1MGh3p&z+h$FT(9P6K&a8~CG^19HWa;R-he%kIo@P{ic*#%5b(S{Ym! z+qr~#K(s7waK(BenewFJ3<_c#{6qClyY_60IQHtce%Nez{YC`uD^0XPafk~@F5vPQ%j*Yjkwzy(69Yg?yuEl;1ZojCZj4P}=#SF4>|kvZ3w0-E zUf^0Jf4aMVZ=md&WR_5-1?t4Du_20-4)-JdDSQFq;r$6l1(IM+1WeRl9JWIRdcZEg zx~e|d-otd9aG2Vdc_uY8J$p(@z_1?EUkFzlu6RUyk&$nl#NNnb6PRaEeIH)}vk{@M zv4_+Rf~sJBgervFo5smADT&nOpQ`PU1FCeakF#n$3MB7OnH5yv1m@z*2^>_g*^jVJ zO4kyU7N_-58G^iobq~-kUQvr&aM}_(Sy|N91UM+JIK?R&WP9#*?Y^rO)1zQKm0d?u z93)&{s21%Xt3ZMY$*f*Y)kr3UJ2?WhA_;xED{UpkAij-)Do{$3g;7DWQ^rR={O^Z; zIa>VOBPCB?oj&^ETM-tUz5gwU(fb_OoCMZ_><2H$3l3iGA4L4AfAzUhwQgf7bDR{1=eF`Vw=*|YX8 ze-y|NysC8!Kvr#I;EVX89|02@O|hT!Rs9e}L))1*I`=)ix(r7tEsIao4Ul_KHnit74bXBw zPDLKOhGytggIq)g4)j+%M16epXtrm_FRshT_2-wD59sHPr}nkKPbFc-WOAw>IjZS0 zylT8m>LLQ@^BY!(N2!C>ZE{dhk1UN3-LdD#o_t+%pV5AZ-Qao5UsLG)Yvt|cg)%suUg3j{~PaM9ih;wCYMI! z<3^+T#aBlN@m4hq>vxchHP-+7V1g*3--?^d=I&Q*+j2dQ;r^etoS8qLXy7@C6lT2}MBO7id)1h3WtJwXPgjC-?(HO};Kz!e)gmWJdDl8M&Bzo_2i7q+|l+&foS* zaUr3n<3#Q*yv=o|2&~49{w zt3hvi6nyNxbfhigf@IM9z}nP6FIy4WY{Ma`tInjWuE}4C zGHjUHc7`IIf2>T1H+;$x^*WuNbqo0(>r%QeVI}}*z z_+P=;(%Il9dDmNuM=4inX700>0LiG*9MdRa<-oD(=9=zI-2|2+hz2C$F9ts!uJJnf z9#H|4S|z5)R&Sj(Gv?Gv_J~l(MIHZk8TAHC3%OE4{1zn9dEOK{S#`50M~xb9?u^bW zx$sErl8(%n=!n=eoJ43s0gEk+2_zcE zgx18h9#IGeD`t?~YYZM~X+#1G1XXYfMxoeKk+5STbOdgh2s)@jvh71$ciK-;ObRuj z3gouH3|JvYC0Hnkl5q@ZL~V*Ko-hSeV8&63im{$Mod!`tcNSv6>;9d@FA9)K8bgrM z2%*FnB<5}Cn3yzSg6)3gza8te&cRssaCjD%97wQOLVnL)uF(3X_ck*} z2cw+!BCuW3DEQM-Z)0DMJfJ9U-3T zKYKGHlOs0maZeR?_JDoV?i%#+ICr1;%?Xv4!1i49&)7^6kk(j?VbV<*PDvy?*fJPv zTEjI0W`(DF{V7l7`ClCx-=^pA&^Kf6mY%Zb52Z=$tnh1XgpElCcG^n>b37&rwP}%d zAutR|$ho1Va^q*RP3drj@wRRxi63^-CDKdfL59)_ARt*~p_1W|7+FLCXiv54nS}%f z6^rr1Pdb85E|JDd^g(9PIMX4mM^?`RWCNb-nfMxd_7g!LVu5hQMEo6*RlymF>vRw` zQ%^I>ZlzRFroqp3ce6)+EA&2x%Om24As{vwhbRDAsFV=tr9=&ckVCT}b4z67@@MU* zhdwOy^312PnlX0Ak#Ps2Z}6=Y7}nKBu@OS*sneOAOAlu$D8=gciT`=x3Iam zYwLT8Fl|cYU3lw`JqK#6-~xgXAhZ|H3sQ$h&)My|&dj-=4AK@U9f*-AlkZQ?c~t+) zSz{~1fYlg*U`v&vW1~O}j;&5&pa%+$JdvO0UasUAzcHzN)WY0etv^2H!u<}vCwGoS zKVRQPgKcP7&;NHD;iD=9PzoIJc<8w&!2FCP$|@jqLki>$>4X|e83q_f7s_$2?=dpuV34x7;y{N*&}-LBu8BYz zh<3^`x^f|6(+KAq1lNgke|OKUqru>IKw!`4V+(7@kpgRLqS^+n1WFP1NL>J`sKfg$ zLgyb14Lmx~LNP4EQbprTF`YY)F`QutYyi|#)wXYJK;UUG;0b|miqV`CPFBuYSmnY1 z))Ngk0Af{+?+g~y^_daiE@^ote?*SG%toS9fr$(Y_i ztt3LD#E1k5XE}?UhQ-`mKaNo4{gwmpm}b7vPRCp*cq$ASfbjtd3&O-% zFeY)ScGiHAPCCSZr@4N07Yy(dQ8@x=;*<=v0B}H$zt{Vz;X;nrNCJR@Qa4X-sPq;V znxBgFDq>YnfLJ*}Tf`KBjhG0mg-Pb-28^9XWRn(*x<6`tr~*g@!h2<+z=3cR)m zNH&f}h%^d0jIZ&6!G7W@2N)<7({bvH$VgM95)dNrfMzwG2}Dy)V)W`N7~&^TJgqcF zKm`IpC!i4NJRSonQ4*un02pbQ+QHyIaeb%)P1Ie%RM4&|AzTI!YpB#IWrfUTPB{Eb z#3~r8d{xoEi=jI!pj?O1H#4vwUTf#_E2CY*2Sz+AYpOnBF)ao%*)UC<=)&k zM&FtYk9r4HL!JA~ADE+j;3J(xO-LJ?&nzz=EH!T20LSg>^DK;T6ofD=X#go-$Sd4MWrm`9+P zP2JQ_PkR3nYr!BU@gfItCm~6hGfxZ>n2{x5jnGn74LqlMD#O#SJzsH1`35o^B+5-r zy@v-vFb#Gg%EW|kAsaIR<{9sX)H)2YQ}$poDDDj09#KC)0USUH?xb8GoP$-BknWL4 zAvlpv(R;-%%=|MQ?myfBQTJRx9V4)1O1#)8Zxx2pq6ku+sNQiMEC&6ZLEFRXhdCfI zTH`z(Yb6Lzr4UfrA<2xI zDvf{7(_yZ{JT##E0uEcDDY*kUhm zhA@RLP=ECBpO0_0a&r9%Z^}!F07K8zG_h4ch?t%nz)A+FU3;g~SUwj8-*AWKNgIz; zs&9k}dJJHYHe#r!xc}P?5F7nhTTiN7bWt;C8DO)r0?U{TNuu_=3ugDn{IML zOO{$osF@9?kSqZh81Q&yq`N8|lYCF7FA4iZxrhOf!V*oud?G2tFr^T6XpN*#iOkb| z7dpwJ|Lpnx_}PZPTUJutZCrA?*{t(R#b*R31WZto2N11tL={*m!xGKtomI_O$)lC? z?8u%!{1R}fL>S0chO3+sXc-r9jA{q8E2P_br$M(+!H|v&70hr6MGKFF$Tccx&(uW? z*1NpFIiP@wP&Ky+1Z+bLDZ;jz)Hl#d0Nyrl@!ML~Cj?y}JB zx!N)XG*TlY$i^`iE39)$I{tsT-iY7k_gwdVk0-SQ3o-V=Kji{EuN4^Hcdw8~F3*?I z{z`X~Hw^T2JKa8Zf#w51dTinDit}x=z)@gU7KI#wNU4_z>^EM=poS^P=>3$26}JC> zOnK$zr-Ven;yhwX?S~GmF-QxEf>4W>mQfjsuE0+a5CZ@J05dZKFaS^wR6MA{08l^P zR(sn5Yzru{ELFNgaz!if6>Si+y(mm(qsU0VOXc4HfinO_L;!bS0H_V*UO!pF@6Yzv zg?iyH{0Cy;vj}_qHjpYJH`Sz>+en#YPya(xy7oWc1QT+~&CIW3SPrpDcI=#+qd96G z+){S5>m8FdgGkof*3l%LWGV3g02u(9nE*JoI+D5}EWweI{o4Gq&7*2ZMfgYL9Z91g z0%P2E&$riZS+$Qz(MvBAROoT4)*ZM?bih1-mj2`cgZ}%+am;tZkH7HTZ7$ENKfLga zOkd6?E0-sZ#W!E*$S-{HiyuCTBiZ^sS;aRm{pSlz{JYHf(}kb;&{y7Fp8N=h-si&? z`IsLo?+?%1DYWh`JhyGR)J&e%I;r%>Z+YimKFgK+>y?*$^Cz#>ow`!IacsUGI+I7| z&3xVCKmIeyr+nyV&iLtU?qn2RC9%aBQgD zoSWR3(?j>!<(|qxA4+R06`uPI`HQyKBA}fEY(z85u2lt#FLUJn+;e1dGgY)XuS>Wo zNg_1BvnBcgEBs(y28Xb|)0Q}uE&k0b!%Wb7qB-~nxG;M;i*ORVi7ODf13~Il-^Ix$ z@izEt{!39{tVvsaj8wnu+anf80#(pFQ}j4_GRK#H`LNMvluH21z=xzoFdw+kTVOR}y(u2wipjhi zz=R#l%7=?uOZgBn8lFhP_N;Bp4f zqs_N(>j<5k*MjXDYHy6ZW33NvDBgJyZ1K3TM1@yajW;`U=kNY6*06z!1|}OfIw>50 zlWRhx@QW3K)yo@O*;C`M5$w~y)c+=eO#)*Re!{9yOL-GZ;m>wLK%J`O;yv=dnF9@B zf|(@$7pnynM4@%b6@}x$HmZ70s>L7W%kt%4zjwsBH0P1qY;eJ%B^PHSCvlH@`~Mk3 z;gO1VV{lk~g(R|&Ze8@4rkpT_E0VD~TOaxM*bAePH}CPT9Eo3*n@qB|a`X`W!}I{F zKbLJ6QtQtF6`SMw=J{oxSFJB{c*XD4*7lxjW}tkFT870h0;;k8OZ7I}lR*`(vL2WGjtBWu;+Y zgY^x&veZw$uZ=r;0Uj8T|MkC%(wAX4@*lo8E2PHhSTb3*TW^k+(w9UVa2)++`@syp z*%u4U5B%g+j*bnUlw!?+WU~|HbJ8pY~+a`kmfaD<1vE z(y`-brcz{eJ9H%-U*TIpw&Yjt(<+Un1z>Afb^U?sYR+?5Vti4XJ#Fn8_BK0&vD?-5K<(bOlsb(F1d@D*oVccTCiORj3<$MNNC=*=W| z#y%|VS@wo4?QYYVaQBb#Qbv=^FtE&r!A3;GCKu$i4eG(SbA~S3{`y?hgT}@+17c)R z>40LdPE*8ZB)Q+&`YS#5(9#^G{AB_*=5V;!q6CTnf}KXX4X@^`I7+w-l&d&K#%+ zOF=I)aVb!{oMliYQ^W;8&2pxI<4i~wlr{84Y4%v_F!XNZ^(^Gxu7ugiIDDZ7E<6BVF%x4O1FR$}ZGR#{F)GufD zZ8CdXP}Iz43T-b(`A{;j&(xg{9q~5JU8B95 z)!x^c+JD}Vq$K@ih05VQcntWPA?sj8bP21gbpNz>Yx8}K37J%Tbga78Z+4g7m1X8~ zWH!CTdpa7K>|`K)4z%|bGX5JP>%>@=Zr%9PJ!%YRwksbxl{<*4L z+2ndYHWdALq@7Jf{*f?V2cl*0!)Tg5r3T9%-elaToDALe*K@+v-_YF<_@2NAjNQ9{ z39G_oCdK;Zl|QmGAnPmhD4GtmC@4?|2?;?f)i425I*mOLM6y zRb=0f9v}T2W2{~41@zNCbDsBm77^GupqT{TzrKjq!yK&~?GOWyafX z;73V{fc3X1;K%dQQUeJDZ)kVGk(I^!lj*Qwjm#3&iDv=5)sbRrdF@ag(S=J%o6gKu_mj|2$!8XG-+!A>_^Lml3Ob>5 zi`{W-6T$ry_v;l3?DmG@{t4Hw*W?p&@^dpPY#u$m_r(h5DaqP9j5;2DR((T`eDm|Q zbe#7Bbio4+H8PA9Jl_B%dX_EV%Cx|`nzt*BBd5l94%FxwY7*R7ex$>YzL0O~?%%Kt zg*?|S`W~M<&cI&T^sN>;H#^nPf|^?K!Fbu5vdo+f^oOUGf7|tahSy{rj#>7cuEIeO zq(AFQ4#Uz}>u(f#H<3kMBvqByfxUzcP1^q(@3-zI2Hz)bsMp~fz}Qf-r&-$;jLK_baIQpqP`wldVr@3BU)64lcW$4{~-{|%1cDPH~3?se0 z?6*kTW3u$DYS%@&DR!UWW?SlBSA%lslv97k4{jjn$eUyUpAkv;RM;@U5ZBkG@*inkms&iwGM zpd;Y-X$5r$&fP{fi}aU4)f0aVk0o~!7x$|sxZMjcIKmz~n|*OR zDw4%e5u7mJ$j#v?g72^OtMHdU!2EnW40!I|7zyaGGtQ=7+>V-L@l=E-41qCk$2$Yg z_etFBX>aehajpTQH9Dt`x(LQ*kvamod6b+d3^y`$iIu-sISuiVy)7g67bf1wui)~> zBc`x=&zm8vDF*b$Kdxae09SF%7sH0E$vBgRIzdvNEEw+mPC;{V- z#Uw#IQiJxLa->0QdBulk+$FH$K@~4p$4{TpE-ZWzFtB=JA?g^;1h|8O$;p94l6F)nG6^)ea_SyR@4&br_v5gs5dZnH@ zJ04!fF#+q5)+SI2bWz2Uak2ME%kI3I4slOiVQ_&)v3MLEg^fmJh!d!2KWS$K0VET7 zmZQ|v6AJTV((p5Hm`V%D1{&CRyxGyIs=7M%)RX|R)cHAw3ds2DmJPeDj*XQ563k&~Lz zIh%*i5-~Mk;u;kpHlULEOcZ=?$z9-oEFR2>3#C#2MWyaS&z4*WoWu+dl#L4)=?tD34||=9X)MDT1yGw)Y%< z$x?MiS>ZEI--+HW>Mj&JDtXotEw;IV3}KuIItj_IPE!e@y2*J35~npDOkkns8MYK8 z4d|o>TFM#2aJ(uZ)5UmlY*;`^qf||HWPuprpbJ{BI#LOmVf0`?#>2IX?P9dvXM0Jo zTpX0z)WWNoRG21`u&u~Eho+tdNGL5~L=z(f0p;B4KicLJ z^sZ~`Iqa9v6QUn`ExLsJRfXKd%q>MlJjd1%6(ohVc1s2%$OCVk3;N{9aO~yZDB$=8 zi&c|6mMV%ZVYzBjSEDog4oiekjLGCg^(y|snD!NNOhw08sLeVSd&vcoh@I` z32-77lKW;bafCsyffX5BS`-pN$Dk-qQbUoDO-La%>FHVM1JgoWJge*yN=In&OgV;y z{|9(5vH>X%5|&niv{++N3vr_Yc!yfTM7^~G2HLz#8)xMRWy?LSBv?(NEVu7Z;k>rfz870ZRr;iY%z%HRGtFiG?Wtqf+ti>Qjp*eOgfu1}Fu|Ty| zxvjO?Q&+=j73Mj;nRExfJkNf(jzur%g=a5=74lw;KP}HO54)B`X;|uQ!9o>!BP<X)Go}@nle1nkg@)<3j(@fKh!6il%pRRb5O~af=?TNg#}9<7~T;$B4<; zTQHcJ_Rh(m&VgY#u*Mn0{3WN@!mVx!i;XXnTwE6(Q}h5uoP_V!lt(K>0wxs+eq+_1 zX?8BTbu^BIP_&ST;;w=tK}IEcD5|TN+#nGNcp`SWZ85cZ7ZonM>R1_a&cXhSaLZ5ggYs=+QdOV=u$3HSW%PDoI4w!I<3}G z=PyAdf{IL(o~Rvrigb&dR_*;Qo;RnF1F`a${;qR!tSaKm_hkHPP2WdMpvIMgF6bIS zriz5RL3JFi>J@HWIj)_uN71@W${Ao==?lrl6ew`bl|bzxvCe1L#z7ZoUEqu+&-W%)~9&IhKvD%4CmHh1eQbyuIt=< zU&ghg-I~Ru8nk4&QA{>L(9@YZE$g3QWY{VckHGMl3>~UTH+*W76sF1O^%tMlt}BNz zJ6hO^GG}h2C$t*SIFx`pw?K?yD^ol&!$uUG(L?Z(SYe9^1L8rKCrwPAX?8X%XiRV@ z8Kra+2;B}e3qI(e=EA)rwui@kUoooe?!8|0F}m#ctVy}1y-;u8lW zmm9Ccm#F(-?Q4P;TMo*7LO`R?i#DlaFU`p&kOfcdgmLXP`+%*`MG-O*1x-xEh{c>j zHwb|7!nen*l*&Qig(MHw5#l0%Xtt`waediBB%tGBS{8Ds1VFiol}#F8 zyl%`(Vy#^@IRWo`JS>^VeZ(wF2M@WnFSp0>#4mlI$jPK2<{<v%n864tI#DbLOc>8iP?G=$M|J|9BM3a(~Bc@;tDpC3wP2|yl%`aXSZD*-l^h8 z3H7E(8A5DX3gxYmB-+l$*%u$II+qm<>nX5Lk>Y=1pigFLp+Y(60(*~)Oi8O+X zAmB|iKO-x-HbWQJ*rLUKhNUc`2yQxNWJrC6DSgW%PLV2FkRTwoQfC=cVv;9P*0URf zg_Tx1#fYH|xH2atCQZMJJOL5BkUZ|wNGE3pIT|TfD3C-Ml}9%ql#5TrU=ZkOHB(&A zs^F67mMDiYHN_}P%RaXq`<8Wi%Ow5=D)PzxSvQu;W#)5WMLfh2N(wS7t#yhsMwR3W zypRHic9wGLwv)9G@5_c(cq$|%Lm>ziatsL@l~{|5O>)c>Osk;UN{XD*P!vNEwGLd* zD8eX6M%aP(g36nriEFZQh2T;+XwnYLxDi6mGRSmR7sZvQI!{WHe5r?%402D+O1daK z_oHB15$sxk(?^`65E?!XdOy>-|kM8igtU*yTbu-XDp2hQ>FALh9 zsholL@im_ABwf(-Oy>-|j|TE~XX=8WXFO-&eLAM}ds7z!J)b!{4X=dQ(G+&O)KT{!1Z5lvMcOg0lw|_2+pzbfHCoG?nd*!u zx&VI1R;#dBtmdqQdJ_>zsl8Z7iLLu!g%LpiY(gFRGyS7@5^Mo&isJ{y&%uv8yk zPQnPL!RDXZLfj=~aKf0o;0(14dU^;;t~Uw`{}16zS7QRVl&=RbzAYG84bU~+IF7AW z1L43g7}J#J{KXc=WQ@GN)I%!fQ{O*$Qq=ztw|IIh4EJMAp+ zMx^W9aBQGp%duDth9*b=0B8VaWB|Yc%Be{fit|AyX`3urc<;tB?HWJAT_fgzca1Hqvjdm)fuY zxb>YuFaN(f|0og^P`SrPM><7&YE*7JB6U!|x?a0|xYdOG#T(E0nKP}|t*opQ#yAzp z;8W7YxiG1VAR&Yce%JW?DsJ6fU!S%7BWueo{pHP^_<#MIAAI82ojw+N%)76RLbU7d zeVdzV7}nf~7M+hdsOLnFEvRDv#e8*hI$Sw@{cdgSR#nFWz>=aNIn^8vyjdI1EoDow zFVRN2CJ&UYmFLUf_`Ejh18MGV7lU-B;-gEa8_WP!1euZfPOP-^0d*QK;``U^S76?d z6MHd|)^@r@*9*`q^tA{Z;$7a=gEiuBn`fHOEmTeT($3dg6O{0>7sGBK#75y$?OR3y z?ys%3wl;HA&8e?=fc3FFe8D~t6uK70BuzTWws%Or)CMc)k4fV2RekqZk(!%@ZxM;? zEj$op0G!3RZQu+W6gAp>D4*+a>1(C<u3Qzu_FG-T@^G!C_lMb=&7BZyV z^owEF*!MVKGZ+C~F~v2@#DAk@#{T2u8L`Lknoa)HtbZ?9U^md{fSJiRQtVL_rs8$} zecJg4tUYRY&EEjY6}Gc)oDG8Sq>Q5}Ky}*hLr(Cpm2Nk_Yy&BB(Ux>@N!y3zGonN` zn5^N}A$`DEo!7a3uzn~R^Bt^!7oR-DpX=}gU-Ox7JkOKp)__&ft;X8U zK0ordYg^|4j_NJN0KQaR=>V0yd71CA&qH8Lb1_4T98`|7d{M_pps84?PQzF3 zH|B-rc5j08U;jxi!}x_sqzsR{jW%mp??KPGVK?6Hp-;?TuiN}@Li?srotk0hzIT?d zLBDG#!~4>WH{ST(UtP@7JTAYk?lFxQ%Hjd%2u+F$eEiU>7oPT;&Uc-wIi49?wxv%P z>9e(}(90(E#+jG4_lk_Ke=`~Pjc zyQ34J$vLI;({B!cU@JzY++37oS=M@^_2Zt;xLP%Py|nDTNW6t{`NPZ(IKH#CZ9O!P zcV1D!C+A{5yY}q$E46d?Q6yu(`t54c?t5Jiv&Z#wv*+%pY>jrd*5R9mk5pzIPnF3; z=*r#rbGIiRbP3lOsU+WWX8Yh^X1iDkg&99+h{1TM6P_C#ztdiT=VZPJy&9#YU8#Iw zid=nrsdR}~k$&pUxBAw2{SBdqtp;piv0#84b^=2siR{jQ?!T9D2>$LMny#&7Ua^fF zzPDsLV-B2el#Gv3@lc_6H)#LYR?!QO{P^@`+$_iKFdljilL;JC+y0-8b};(fTIMmV zb*)q4VmUrZN!m-3tp3cjG$rZD-Z|zJ5F_DRcW#GUXLR(LC|Yd}VG#kgm0>e1J5V-$ z&?*ynuW+Bt?^x^W`{7t)tuqW-bBDlA* zPhO2&V(YSoD$Lk%;Dy?5NCQq67FSGv!85>{N&_AWS|^knCBpbf^V7`A0t}HDi-@b? z+Z6Ufv*yUkhJ%!)Fv~oVQqm!o+JX9ixH(47r^=kRY?@fwN_+R?@^Fk_C74xpfVeq~ zeF}5Txj%hxo+15w(!gy(d(AXx&m;Jx3MV&Lvf#`&JL2HV z+~~KvTjQJ$rn-x_N&DrK#L3JgopZfYwHHZ8w+%peJafHhaGF`C3I$L}^oe)<-wp}y z_R4+p8CJx&R<&_iuJ6WHZkAr^@z8sF`(byUJ`bDMZjjUCiFDWyL?T;prRw(=uWr7} z>aN-w(5s+!V;YMNC`gNy?8wfbt4yO_8K|CA2Q)W1@yx0(2>H?#krjDvN4>eT)4B}=5_UdY=G6YP6h;|e>*Of|O`EjheNyx+m8tm^RD z6PE4?qw3yFP}F#hXQLJqrC0V{3+4o;vT~BWV#dnSGC3Lpqsn@ev7WLkW)vE~x5sqr zL%AyH)BW)05+9gX*QR!BrE^#6qB{homfw0yL%I(NT6~q#98R;Or_#|i($f;5 z@fLD~=9N`FJke4hYU2wzV9kJB@{7ltqo3F-V#3jtl|MXX2_naHO66A+%iRGJluM? z!>*#Ko3m&oE;$aFIh13dU1hjTe(t_SUqN-vyc61fIX^e~nXtS5qVBSP(ir~jeR#P) zE-Mr2Ndb%MM*NDV0K^ILQ#xF2ul@ede9Vf>FyLoIvT%U#r>#wVP8{nj4 za(crphR50I(YoB=ZcnC)M>NfV4#7s?=-m0C6P`Z))|8Bhf+yO?33Zw1U%>H%oI7L?ewlTyg6tMyfmY0UoRDAA$D&Q zn*v;!W3@m(N4>wL)JnT=xZMxdcc$---D0dhc`H}5n>Wv{Qa1u)H#j`M>E;>F-N{4% zw_GjnCgXn?XlZh;b9dhtKmo3p)j=!wz40B)GvER(D@L;q?C?TSuGRUDu)HHq%}<3| ze^bb|k~@bkw|o((+gz!9q!zmw57QL)93X3G&?#=C$s&Dp!{%m(huQpQ{7T+>%4NRV$Zqt&|_~IvMOd72teEX<8zU!kpTcwqL;RA?`iUhz{ zgKo$r{f*m2*eP4t#&{#oKU%RtRFgt(?s8-*v#^fniyz;5R~B^}R$?|lUHUAg)ec1G z=hX4}`)37nrhyN@f8Gp(w+p+iHUp@Yo>6JM0CjYmt}APfdP@ zGj&?~TNbrmp1I_2hQ-6RY9eKVx0j;1z#(eETYdi0Y6qg_NO}vMT%gsS>|(`tL)+GW zfay@}sGjoDGb*hDAPSnE7TR8MyXWc`DP$f}&**9AuJ^Frx zcYJmC@a*q*r+qH};I%%wY24qMy$JJK&A^k?wq>5G?VXAvtOLN(4d?w@r9f11%1X#ZX0 zyg4XppR2TJVtiK@jG~M8&}SKXUC3q5c-79oxB(UIGnQ7$Tje;mAqL9__@b$gA}l7L zE@N_x^X0mq4YYD&t1EnaSHUGwZ`Hz&zgOCds)jTIe+jemY*y`Tm1jcNwfvHL`A8o7 zOuzWefXUJB_R>ugc)rJ$U#fjO(9zc~2emKdkspS1IjL_(+>hDi!SjSlP?>Wo0E_1{YQ9QhUkwmY@%dxI-Att~Zh+05iHlt+}+ zI$Nc)Ax{qIQ|w=F&0+1i@Tah&E5W6Mq68{hXR@?4+@4ucXo9PObZ9=>hnFuWKFQLnf*Wya;Jbn0~H1X``JRT2EaYq%4X$jASjG^UPI zZqj2xIsp^ePApB;`#Y!4mviP-zQ?=r=U@KImwECxUk@beN80zfyL%@&ue_(-uc-I6 z=|SGpqYaZsEBVMzIUwL%9yT8caxZ-E{1k-?v?!i^k;dzm z{iznMFjh5RrnnQ`Dl;wG*)$1w3Z-lR;7~e|U1RC5Z3BGxMB8ZKL3q4-Fkk*|Z`7`+ z)s1(o`$aDdAWooO)eQ`w<2a?oYDJwKx$tggWgD;a{0mU0BbI=gT*|3L2mF@%XFWBM zKJClD0jmug@38VlzIMtB4r9>spIc{wqwwv+>6ZW(b^lfNnO-c@&~(B&mtVzCcKdiD z=M(Mgz!{gO{62?sJeRp@(ZaXRF_Qn?+e^>^QQYt+-J$Jmqgup!kd5WonxYQS5vwR1 z5NbL_Hc=gljeHM6e+oY1(^P zNCbLqQ*y@5TwLh zE=_38f)Fo=eRQ~N)kKPn^}!k?Wokm#h|niB6^toigFRsG*^z}kh4{kBWKTI8YpfP_ zAiA{B7OSKj5NbL^_OSN}WfctK6ovnRCnL>Ma4VRIEzPqm$~2C8q!TZEw3x`f9C+tm=Y$#^NsX!N~+REk~fGD+AJDn{8>3xco&K!GN~V1Z$n z6%n?JG6oi!=DFTon^6}@lQ7t0SR!bW^iEAV7@Cj`%v+aL1T8pCR?gj4zv)Ku$)Z{a zVi=^*(Fj}+n69`RYzrn}46@HBbR^Jvuok1ii&)Wax~zj1#1k1jM@JV^$(Bw~%0d+= zV!IEkkQopa7^cgK$gU7G0DLosTsSQ*9ZJXs8|UsjgHarAY%Cw=_7%EURP*$oJ-fHwl8Zz4M_Md=;@oGxv*4pg74*3@q z7#*%?BNfSW5C{pBM&yjj*2v^ARxmPvE3m!PQj2p^fkHK-Z6+jJ*dIYVWXH3Sg<`nE z$aHb0Uae735kdo!C@pDV>8msKbNXBRbj9YnNO%!mv=P=KD8|VZj1Addh3ywL8FYfz zQ%y*DQVzO>Aga_f0EX^&9YA_}Cr20{~4RQeHM;V3e)%mO9W3&hzy zq%;`?Rmp+S!o_J|g;Y4Qk`pJ`+AOYeAa2qDqkNH#i*!eCHK`{`R6tU?fDKt}g%Jvta&m?+2L>mW#YXA0 zP-PT%F8_mdcjtFM*u_5kT#_9{0_MGfr3U9pHk?GZ+F-^83n$opKV4lYfzzdzpxEg) zj1xMX0gI-BgQe>K;9Y$pTLq~l~0-da!J@}+MghW0S zg2Nb4SiR!kfL2$W$Om#vp%OtSBMm+!0@uY8Pi`k~z^kiLWT8?y7zXohIUc1l&=7>J z3As4}R;_rPTr%OX;bB{aB+S zF_xr*vNz;M3Y}nB>Z2x<2u1sj#CvS$nl`bNbggI(a@di2CkK`{vTUoE6x-~!7KjdE z!cunGXA(GIs^+wl7f$j18E~r!olygb~Ik4AS^*k^7)`hro5VY6u4;j0x@rlF*)-VRa<^~o&?p`>sX>c~&fXK&>m`8z$&vbJJ8aMdJ`wycRY>AwW-idUS{r`_!r z@#C!?u|F;DtElI76`&Sn^cn_n+gvv0+y==g8#g*s3jBxrefgC*v=Y+~RQ=|sJf@NDEnwl$$dT2tV}hP55olQ^8)ex?3h*{1C)UgJ-~Lp0z*y{SUiRNszc9Ea;5DV2^nhAG zzd+fLURjyAdf#3CV%oQo1{&2ME}L=@?toz>nRMQpG(9%%Fta?;eH9~tEJ0M{a!&Ph z3NaF#6ziaS9&YOz+1gB44T=7r|7;Y(_|kjBEq&KWb07N-`q(K#odggi~&3V96D>9v(D8>HWij-TynApkTOq zyu+i)J;wDu`)YJ3OgItApmmFD9_CV;Gy$$X8*=}5E0Bh-WBp!>%_p|A&deic+YSj2PGk1r6eb zTAY++C%5knKgmO|)f|bVk}}jy80i{`(j-PGRmwSng^q>RL>5IUE|yW-h7N6PZ9!c& zxv6nyLTn9QzaRb-LOwm%@O?sb=fwX8?wU@4gy$lUQK|m}>9v;HTuxY@3vWy`uF+`} zRl&y^qvM8uKLD zhNPegKstaF=1IAa-l{b46NIGWdXZ6JLqIqJDRtX{?7oQ`5H6kHvKu~B4e?i9(sFJ+S)=i)+;CD8s_gE6 zj^1BLF8`*x7aQxq-g&Yf;Y}_r_}$@$#!?SKnY>AGXJiuQL0rM@kYBeR2`^rycB=ug zr7DsMT3+Bk{-*s7vs;m}*th@5ab5I|1_N?XE;1=XXX>9fI7q_0*@x8e z)ZhHRw^zcB^1CG^{^-{!VsO*Snb!t`tifH42!gqlZl=!pGt?)_vkD{{ieSW1R3D3i zGtH5KA&#iO!M)W^TWm2Upt(tVt1QO!7imBnB$2K%8`DRQXJ{EZ*2Oyj!k)>O}MQu@|GMx$V6z!8cub0I0pFRJ6I0R%vL)xMx49V+q%OG4f zhqJ-ulAlv+yND_>p#^CgA1_Wb7XfYwSx+jU>ksFe#Do*(j5P@s3%V*%_%Apn<;-* z&p3K898GG&BBB?k+!hac1s*xG6Hg8xlj0!fZih zL=z^ITr&n@y2#4^es#W+l8Drk@@h6(ghb{^l^--}17@ZEPt_w&TZtl#F_u(xkb#l^ zM$^qfVWD%`75S6-k(bW$x6e~=+b8Pt^!36FMDP3sRD*HT_)V3q{t6 zuO7^^q4(e7E!KE9@Bi1n^f%`nb7E98DoJ4nkW#fSr9>~>y0=i0T~vW`f_Ay0Ef)`w zgCIuqM8t?Enw%7ng6yLIlVGrz*GRyLWKM z$O{r)lbkODwuYe>-L|BHbZ?xwCAMm0t;OiuRNguub>EuKTT=EQ|8@Q#Y%k&h>pFpC zLb}!$3|yfHj3Qr6;`;7Aj#<{?@AqV6yj>di~sGm#fz0kM^Wt4G^wvay+kYKlMmnSKuw zMgRN}I#cs7cjnDyx~M3OHES{#m4u-qXUVv>lZ!|{Vrdt7=pdkg%OV#tVv$LL+bT&5ACGKpC zPC&+dPwNuV8=rqWMc2HKg25(ovJ0-Vd6bORm~AmzCN>F~19RsS(%bqz^o{xWJ-;8f zWdGEz`(^vFrAV-7sR}RwI7vVz)2^7{mV4Ni)-e6eJC1yTQbnxrK~a%K7Pk@AgdumE zw%-LNQC{FpYA78;^}f_?kN zCkX+6bDc&FVXH&o;?7(p82$f%Mw%CjXRtpWjS|BajC0H86dRyvVpc0uk8qZe>%IHt zFiqMyZo~?pNU^v0=MyJYZDeeH=5HP8KRK82z#mL#b+;cB0Kn*QA#q6psEM1K zjv9c(bT&PdHnuuCW#Irr)YhgAkxHxt7Xp^wKrqYz05SwnBL@I-XL0h>-D)pAaPME) zd5&EWxzgi95;=Y>NgRc6_BmyJ*)HdB5tj*;F-gc{wf+`K*pemx{U4RUo(7~GNIZ z`&@a0pYQ+X6At`kCj7a?&w1!?{=K4n2Zyfbzgg$Se7|{XXHL92Yx~)~GIQm>xy>j2 z<#Mq_{l|53~rs!YV_~-=SX&op0_2GUWx%P$`sK$uQG} zu{g|gL4wtWPVCAD6wZ_L&dfY#?gN#!1}(fZ*JMW+Vqr}PW&*LYVA+thU}3;>=C%K` z6-MF~K%aZO76UgMT*u=*rbu;_{(wCQDti{@$d~pF~d*{fz20h)O4&Tq+)cx;y1us5HG}lqfyZ zH9WR$+qQkiwr$(CZQIrv+qP}%jOUx{e!lnLUg=blu3qWYovPZKa(tY#{5?;(ty&Hb z^wBbD_?CJ)QSo(}u!IGzEr+%Mxf@0hHaIst%$*zlJFk|fT~==;jJWK6`f5MaT6n@; zTZ@BP|IfYH6OfAO6AtjYJx#Sd(Eu49AJLQ1EX)v8!(MWTf=J zy+#MH;SL(PXoC++xO68|M1*RSAr{S^EYSQcqsb*|d~Fd^%sf76p}LSHlMcOjzl@as z+P6|k>bV=Iy2EvFoQ5pmLX_3op!9OE7Cw)GW67de{qnVxwK?PwN z(({A-M+IKSiaVJp6ef(5GL*@mg~5B-Kn4oxX3Q5%cKVb8Zh#VRNhwGgM90S}>#^r4 zzS6iMliBnO&PWK?v=l^Q(gLJ-YzpN|Fp4OypD%FI-PebKwcdYN#9fX%|9O35YyPw$ z7jF3jK!H1EDW=!kswDr+m600hh3&>I&e&dWK9t@`L&~|yDrh_j!?i&^^E;1w{)|e< zu*vmoNh7V^Qta4VIk0>vm`7=1!znJ`V_FNj;1?@+u}{v_k~lqgmwX5i@Y28MzQ07* z*V`sXf`#3ZZS|2WUtb#-e_Q$0{%^F zac%fR#HI7hBY$7*e1}Npd7jry8OihU#;=A~F?NxTxS32r&rJCA>${UA&r3QZ+J zEw6plxOtIsT<8h9AK!RBH*9fcrsz@UO;;ezO$U4O#Zc|TtSC>h$I=$FaY$?@MUg3X zJ56&85kY-MyUs84cK$5NL|@+>2jlXH7#X5^^&YcEfR5LNw-`wx!Y6*#)U9rV6!*Hcov@VweQc|=6)el> zwmmx-q<`w!?I8nsj1R3D3~dFdlA<4JHju(X9a%_YWCgJQI?7yUA&{t0E5RDP{Tj_z2uj zqk}?;DC6th^y7FPgwS3X1mG)50j5h8+xERv!ct;50GgOD(!JV@ojmAoi~GHv2d=fl z<}aaTOT#HB06#gWI+w$w8(<PV)I%2DnCL6LuL^^~zL3ER&Y;R$9QrA*Y9Wj*yrIy+V-dE>h%9 zj=A~HM5eOOEks4JJzY*>dWa;rb*S`N=nXzNSI0@`1b}{}%PHwGSDroMIKO>(_!(~J zUvdCeh>W?Z&sG=7}x%0_pBE$eyoic#TaEvtf>!tThCP4TG zTFH`R!{ia3s=5nmG0?P=q?VS*!=htAg$dfV>7oT83Sk*m0FyX3G63B-5tSFqzq6b9 zoE%~?^8HrnZ$gq}G~!&)|BQ6L&^$f%D}~xTG+o+3`3Y#7mWi;G^Ip;-^)C$~xD@lY zo&C!P(OxT{Q(`yiBYrt9iS1LGx^GF?eC5^qXbhk~SDrEFTD3(NnN!$rBPH@(QgIE@ z&P`eX$GD8t_sxM+hXF{Vrk7AI=E8%uMc9pHvFcWxo^TiF&SGbmxoNkD_AkX z!d@R@`o9b!`V#E4br1FF>s(t`m#$kv$#~(r!d3;A!TmkR0B00(f!m_w5Eh45CZb$; z#lOaG58gNZT!MfEVzqUFH6@j>sCk)? zH{_!O8n`#Y?u9Jl#Usg0@A+% z)5p?j$IzH>-aYQLQ*JIsOY;h9pnpr>OneJS?Rd0kW~kE_a)C~s? z%?Jgo$Yw{>fF}~G=cNZ+{x^!%;nA2p#yteovo|OpRO(OHEbYfKd_k==O5JZ?sij+kaWL;ezl2JAx1(`U#o6z%wlQ3Z?ea%Q02 z2|Og8L2yJL4?OYw^t1@QyZcei6b0!j^#W80yE6!?SN}35nPh+`uz_Y$I-!WP?MxFNF6c4uY8k3Aa?7`52?xWV~cp zwJA-W;7Krqmw_z)c7NIE1%hR3J0u-ZMFoMKiGBq!-h!$D9nAr`IgG<38|BdW5Rq;qk>;S&k(R6Z3vO{`Z!(7JH6 z=IN}#T6q*a(yp1Q=8W3faykp7f}()t`g#}Mm;)JY4On=0U3*N>6MMBX z+dXoDae6#5*jkitz|=i|1n&&YMOsyHnGrs`>>ab<4}gEPj}FCO^*an6H^!9GIqRHN zxY)nX+})8MZB~F#>n66>xa&NyDxo%{`kAYyNnWR=z)@nV6$&^No4A1X2_8i+mKzdNP zw;t9kTQVYNBJLd(Sc>V(T)l)Mg^uLTC5?LXAWZ<(*d2AnB)r3TF?M)UFNP{NFzC7! z+(5gy42V#U`)o>~E`sVe7)_M0wUVC8J%U;)+$n3lw^-iuWh<~Z5vzQ|ZV=AzP+SDP z);u&j>i{JP*yG=nGRThmehV(q@WK8kUwZB>T6rMz^2BmO2+c_NfJ!wWuJiIQa$|m- zxSv8Nmfj&Dt^2Y{^}N+L7KYW7-hsY~-iCV`IoES;AK#bqOuO?!SS1}6d+xJ1nvCy8 zq5keHeek`Eh@8Hl{3<(ITAb5+z-`+)abqO@5uuD+YGDF3?gkK$`u{HrF9*6H^V-w!fx z&@ya2ZG(6jdpDtq77tJgNl zjqi+(c(C4B1g{&!wl>b+*iSJBRKbgcB$!Qv7ug&E8KN%q!n-!NhibXhcqTwAfJ$=P z2lpmnGC`B;_()j+wO~zicf;B^H#@4*W-OgGE5C1elp4WkdBfq?TL|J<(jsB)?fo}e zK0pg6qxxN{K-X*x$)pOrsubm^6RGaC#!u0x|&J?5s8V>y?o6 z^8x32s$F~%2ExV>y*V6S5-)skEmTZ!HM$Axe$jEf7Qc1S>y{$h^5}{6577%=46F3I z))$wuXE7h>l9Zm0UX()wt$ZMSizZpJ%)IMji@gthXub>GzqLQW=iMx5ZQ^-W_16>| zBc&t?kzu!IRMhA-2VCFWPwpYDr^k0_`(N8uC46%g2Nn%-Z?i|nwqN=OXq3AiMgaT( z7;s&Q$wdOWH1>Q{WwbTE1=;At801&Hrw?&?T?V~?zfB`%eL3Rx?n&G zit{VA^MeP+a%%2rK;S9!mZOurR867S32oyfd5A+9TjQO`>^0d%(}^8Pm5(jNvg1J? zk*ph3a7|%@hpwQW6@#K)8j5ZszwBhU>G_5u=jq`+;iG&!wU`HLKr0@@HqvsAD1N!G3FN z>r(@Cb;#ipskD!AE@vSazC=qn4?EA58>5k9+Oy7ywPDGkktW5d)A{VSN$(jTmP=wb zNxPqScMnl4?$L9JhfeDHq@eT8_{V9F`Lp3BpCy(c_SPGsx!pA)i1BYAHh8B9-O@JE z!)G6YOTHc6YtyD=QMgoTeE!0cJYhj!liiT<1*Kq*GP5!)JYBV z^hs#B`IKD8?_TIT_@+C3y4!c=;5Sxbmu5RV9?+$ggO7I8gq`{GN_4vQ>6>+h*snhd zi3s(?xlAYc)4ogy8=L7S#7oqY?5pW50bJO!p8_CJya!}`EKYco zn~n`uPREnzNeP98rW$Y?|&>ZacK8a1iELgCMs@=B%AUIlf7r59LSA4a=6uNin_g_)vx!#4IJJLLKr7=x~=N}`0lYt;pEEYpCqtibF0t!H)F09LNh3x zc2Q-xI>DqwhdZy9O6K^B4kHliZgX1Nd=rV2mQxy+clg}#uNx34N@fU6)%Ci3cDgJj2B^A%st=(dOX zV6%dHzcGjRjjTEpij1wpvZG47Z-hZHV)us6l#j%C2ja6!6vqfyLrbL3oTHJWxRv6f}zqg=C>>C9Xee-vlTNTwBSAkf!}tFzW^h(wrO( zj3N%Qg&275arPP^icz@XT~;s|BdHaM@Y*TrgfPjTe16c96^^FiS#cN?!uL_E6()^` zl8}otFa?8ZFvlD)MZM4lX)dY=sMu@*0v09`Z@FR=1+dcJD3CCJ(_^Gr*>u!U>JcFb z@bm$W+|uQ_?H(Ktgf*00d<05pJ>TOAq;DU4^IM=k%S3dMag1;Y1S1QXmAP5gRfU}G zFa3eIE(QGF%N-GZDQx;$K4tcDAq^IFemjNgiKq$itjo>A9`E&**vVGDkh0n8c*N{J z255O@ZX9W4{Xr%W@C-?k>0ce65?GQFYp6BNdQ)f;QVICt6hc3%bXoBtP?12o$J|b9 zi=aOiSwM|wF@Un_l%ULo0}>D{v<&Jdf35~gD!%y?)>J8-;!zqX(Tp!b6|?C%HH8qH zwJL|0Ga9+_>gG-X1`oT1bN0JBSa0*Zi3_4_Uj2P zX*CEa4V9EuCFhy4zccu5r>fJDoQ|6#=XpJQYH*`h)GZ)?3P$Fwovp3Rs6pPUo*E z3H~ixAY`4=NH@cb!z)DG0Xxi7O_uV8!qLJR&=N-O8;DqgrkV>J1Bsu}9|Ak9{qpvP zv!BsD`EQIU4;Nvs(lR0Gjy1&wHi}Ck?ORL$b7mnefmXX;w$5ViY@s%Wu~c80K`a^r zJkatJG*IbAVIFR(va(cYix(TP^#x_1MYO#35o`#RNRu3S;*5I6!2wzDF2ZJL2S~dh z2s!GB5VN!I}eSHr?Niq;hJyQmgGT(2K{{@ zuGE=*P!Z&aM5EC{Rr1$W(yg*$@D3q+A3x8P92X2eWuhy^P_!B8N zZ1G~J-1W-3wZ&=DP`f(g?ta}TTcj^62ms}7l9sG+j>)kEBUIL5(W5x_*H6#`ms_vs zer)VeUTR2-|3b?I+s}-BHaMFw?l@fK&ap3yuXcSi-{^Bj*3=2JiOnHOF+@V96eH0Z z#=;P}`aC8hZN{cLk}ReA#sENEI_p7f>kK-^WBKNYAj&d@R$H`CVj`-(i#&I8=t-qNU=)HG4#LeNr)Zr+C8x?Mt18=D#;?c$iv;!WC5ZEvEbtoS zXY5Mk6^dT~>Z3oSX8jdkr+9S3pI?d_KSjI!mk9O22Aa>9Zv!NS%9W{scwaT7cX-n! zkyuV4=t8H&k^?-Ma$_^loQMa)gr?CZGF}dTxJiSzpt_rwDB`t8yJZizPybO;g?IRK5L2SAtpAtbwT>>ob}04hc2gx+2c zlomY(O{4+J;e=kE*($j-9ogA|ga#S74p-)aArO=^*@ck8DPS_mE8e`(Rq2vxn2JoF z(B}Zq==+zto|VjONU;dVFS;r@ZSc-~9{y%i44*} z6}onJ`TL9Zk@)S`>^BxkD3&d(gi^~4nej1FConrBK83~9J zCM!X$*+w-)ACy8=zz|WU2mnJUY5Y~ql|DqwqEk~YXnBr_m7$CXB+&@M5=2g~#2;Qa z00>1exiA;`izf;MWCRRhC@@BO%mB_ku^q9hv#tCyAd<12{jfG8JIDEN`5;=Jfj3%{;c$E5W<0z1-7 zQkvA?khGCl85l5PA6AbbGXPaT4}~@j-go9+eX_85HKd3J3=)8l@4`$t21BHYX)01E z03iZbgo7eTDwa9z1{Gcq>lA5jC}jV7AtWG0x<+xm`?ToNILjO`RqNc6AO>H=D+xqG zd8s)CbG%5B=?HJ55yt{h3t=I`D+*k~8IfuF2r?og)odpU7AIIft8MSQy1*z%4wyOV}IlU8t4ZFLhDQfXj$Yq3Pq9n+RcFr zIu8YzLVlc~(cf@$?YqKs(E#4a(bm(cK(*l$C=^ASXPb(0>f3DLrm^I~B6Zu%8CZ80 zYdQgi;lfS4M%R8~LnqKk3bd=2^~Z*p8BmHyb(G)w;^*6QVd}B$!6xinfzNn=`s8dw8nz*#5Wu8k{;Ti@553j4N^g!;#lRZR&}9Co zEvbQ=DH1=auri6U5j~ed zMDAp|`GJ+i)t4|V#@!FDR|MJUax#PN0-w*PsO)Vvm=82Iih$HeASiI6zx_`TBt_@_ z5%;Y3LYiz^obFr-{&H+vEq|Q%1$Ca(*ZH;G%}1Ks<5etiiw)=^N_c z&&=L7zo5^)H9cNocc7BoQ(9ZF8u{7Cx{~*;F+dV^{Kc9eOuO`q zLiv@f5bdcEOk7s^rnw)(e$>Y%FDMkAjP%+7!+wvX* zQ(=PCfG9%(I8!*>&z0JaTb_xLYteQ8$W;bGSyy0CG6;+U%|wMUWXZB|j8gwTV^poP zIyYfD$+M7=tJ{CuOIioQPn}t1#s=M!BlsVx3n(xP)&RN}kXo7;S^$dU+TAs+pBf${ zk*oqlMsK6+mDmVyGrw|SA`DV&33^vpLe-{X4v0kKI_}Y0Y1meUrKcQ-IbUd(SKu*P z9C$_)wgkOppZ#je$IW$+s&YNbP~&ZbchWgTmFcQoW;ciehQ85HP3v1*{(U}ztfU|4 z+1CsePg<}Z1vWECq^P37Tr6KC>kke{Ij*DwH%&;}ur22@oc!5Zajs1Fq1@V<P!;26Hka(0B+)DJ`Yc6ByxJKgmL)%*6zSb9KBRrw{sM5&{1DCkd3ioAs1C)+8h zXczF<7*>{cbt2RDYvH)AOvCAuZWe#RKH5XBpPJ|5(x$OMX`3`1 zB?7sYdtk#Gb~4yz8_(I*FFh(TP}xLbrWorF4(T58%K;3EudV7tBP-i|l@o4ZQf0E= zj^K2*<4@Cu9t`8vjC8Emn{2r&t=$?m`F!Tz%}CT0XJFssD)35DnSFL8DxU)wy$^=soNfA)D9 z`il;aYO=lKaBz?X#oZ3E<=Lx7$tisO9^)*gVc38UJsV+s@km>!q`^ zW4v(S^*;-Pot^oOgQ)*u-JPA>|JQ!9^KYZQoh&GS)(D;9jvcPGo#_9^Zi2MWqXcJ7 zo1kFguS6R?ng@L3UjPcS5q1G`<3*KSOy$N`Hh{qB9kj|G#&ct98$e)mwYq}CMoG{F z?dD0CsFN~a{?UcBqCxN>3#ww}*!&&|wyK^dQra)tK8{R;Xplm?` zBlBpTX6!@;DK7uBw4bdjZ={-p0l*a13eUDSW0o+cu?B>>O&elXT)yUMT28rE=2%}j zNn>)ib_=i5LOcG~{qTF{UK8e_C?za4)%*G{W8iCmz8l2gl4dU|Xc0?zbO;u3P%0I1 z_sn;;;uYSv0T%mPpysOh2t?0gzh7OX@H#?%n_;8%rEJv^e$Yuvhd6c=<9-RQ@=!#tR@Tv!!{ZMs1<%wMDywjOalG_h;{Nu7D-iL8yt+nr~D8C51D7FiP_WUOH+PP&$vvQd)a60 zx8K=c1&>vk(_+uEPn}7(l(_ryTN?eUQ}DXcsm#A_xijE2qMR6l4wW}Y;y(J?VaIJb zu$SpON$Pw3yFKVyXxSqi_~gCOEU52m9{I!Wf!F=ZyshjN!|QgIJ4cgy4xEKk9uB`b zR!nm>j+R$rn+{Ie?BV+vCdN0xw*Q6Hy_hC0rgr$xwSXencAE}0tJD%S+W-b@(MYLn zY)}Cp)U>J&*tDilL)d5mIH~dF1NEv|ZqNZB{IqO4OY`S;cD;t#_BO%=uM$c*gY;fc znjnJbt&BG%_5KNU9n|vKrDPE4szdRz1|34!eQUaKb^M?gudVo=;UQ#fHV;eMRLwE5 zYdA&qC)4slzJ&Wo+6jAG2k>v1w2qss;Yfm=8jM#kClU#s7(Jj3cbQPzrAc9YI?sN1 znz4F1i{pD}csL}28w&@`NvISYs=gAYj0H@o1xd|ruefbXHjSp-%fj|nstU+g4Q-iO zr<5P>jMqCdh^mK$zt`cQETu9iD3TO2fFCR&PG|VEEvvm1e z{q5dPgG@c)O^FCC+f7<5Bd6Z@Ox4kcun`*r!QP`|yEBb_u_rxps(_jfgClRv*4oO0 z{0cE1VA9swrtuC~RIS?;e}N4@YR?QQnP?H4fy{2&WJycZkU1gp zTyXP9DH73A_9;dZrx6me##Ep?l$GaPx=KQdUn~ zY6kh^NOLPKs9UCg@~8&8Jl4e42pA*5 z&52Tj4}hlq^=~gTx(IrdN`b1jFW^=bvpF8pTx`RTg{vHjgw>VYj6pFr8?Y(r6ZQ4& zan>gTN)j!9-hx~JTiV)I=3EJzJwjvI20=R1s0Y3*Yrsjgq&X4NTw)`VbAfmn)4I9R z+^kkg1}_ELxT@zoKdQ@|6nQSWxt@}X@-Fb~eX3zb-x?Z?8husVCrfU|tAQfsg&S~B ze?R5@+aLG&>QR~SdeehO*}CatxAV=DUZJc2DL)hIRe8KBvzv-G-kSxzbLu&{m;D+| zpr0Wk-UL=l{!(SIiHkzsQ(s*`eCH`vIVo{#4M)r9ABNSKbY!H>5(KSG+Y`QidFT~JWS|=MWHWDTp{@1a4pEeKTkY$)Usy2%(7*!s*JYo!UMX3XM|Sx&rAg8+{N|#kH=WbU<9m@HlyVWOeB-H@23v{ z$d!r;cE&1MN~;_hA)y{Zk)bcjLvCJ;?)xnm$rP2uXOubijM@ALI0(FST=J~1V1H=7 z1VZq3JT5{$?tFy1zF5muclk`!Wx-VATUCP@9!KgG%yApK`Y|Uhp+Ou?lC!?PbD~l&3uXY z&wi5NJvw!r5_i)01%I5L&;5oc->V7D&f@qxVF78gq8h=Y74^j|jd-`dfT@LOyg|>j zHyMxSNsC>0`5odL!k92P3rwy8jl5ckdK7~-UZLaLTcxWD^l^vpNe`$hWrPkHJ8PY; zR%a$bix5K*<9&w&XPdE23_lg@nBUsvc?U!Tzq?eSE>%@B?Z&v*{QQa8_~>w zj(Y}pK?$9}*+#Zi;|3f&Q>3v2rkthP9W7?` zrIbChC31v3^e!OPrR(6f-D&BI-mznEZCaXxU7YtKZ{EO-5B=7`MG@2bO6cuvve#Ek z2I#c7Nn;J{&%HPlQ4a1UMRP`d80Cm27!pN#44`+^Gnp^Z6DnskzUS^W3rkn~rcFx( zJ;v#c(M^y8z4$75$rXd`oylM8-kon6?NsOw=sXi@@U)AM=;$+D!_LJGAeDWM!R0zs zGW=v;>}b7HZhdIlc)?%gFSyHWneue)s1|z3&hSQNAMJXk^RW&EDaOod$rE&0OaUxK zRNO9Osq77(U#{|bVAXt1X-E7hbdey~99IHgcur?;bus_hM{&EB#X$uXwZly9$}3)W;t4f14=ibEmE8oNO` zB?D6QUSiuPZ1_ER@#Ew}JD^a<_=LG(<1Ca)oZ}-Qou-E*8ped~6zxtn8`MT!bSp)O zR-ynS%H$VTXX&8rRU)W?RHgE9xx5+@c>J3)sjZn0zV< zs4EcP(#`ZM#WGIBwf^p~q)O-ec7%|O6rC^;G)kPJQ1y(*W;um ztzdtiE?#suS`m(zCQ;zA(M?Z>wZz~>9xYyfudcADHZ*{t|IW(50EmTw1pwr2RX!?( z`Y!mqtAD!w*hn6-VDE><7YA)WF;=13dHkLq1DO;1%|7h<&tU;j5w$ZD04Rgq!Tw0n zdhbuRduHqQ(9WPOp{EGe4k(hQ9MMIjq1BKePmEo^Py?R^G7)LDWAR`{e9FwydtUKJvCi z$hP{@ub%G8ZO`QNKBy@bDDgiXedT%S@t>#}#tM_lk$Y!%YT`w$mz|2pB~KzBZ#OX~cpdx>_p`2fuUr z>v<)=cbZo=iU`K<^qFh`w{Mr5mh7W$kRyeIXVJFi>D`F(9otgp1%`g|)_?q*k0W8; zR{1j>Ks-8~#$=5g)t}c5T;<-#adCX)!8=Wdzc&ln!A_w@vlvxsb{lY*G}=4E)#iB{ z09VP?(*bP6due|>Jn*xVbZQF-ZD(?E1z8aoA$1{|F#1vLtpIL{%RUZZQ>({drbi_; zjT(PLoHdp7TNYj)Mwko9-n4q?O_y)I*_5L)tx_+u00bDfhxV*8C&vctzt-jb-6 zRQtBxRMHHU-m))&HOy^CTEqw15q5J7G%DWX~rl<=Zg`TeoZ5yr>MUmMedM zo6^Isy7OhC#0O+w8g#~3876sojc-UU7r^`V+HIF-GxK{rIBguMC&_d83-Ia8gX3W3 z?C*>y73kmM@AYiAy-4qsC>+dVvbvM@>nZ{Nug<^H=#gJd5cD!k)q=o7(8VU?E<8N_jY1l?RFcB_zp*Q2?uYxIr};-Ys|qVvpL!&TM0Bn|my= zjSS!UNY`vtd8sV$2i(b@q&puyvmLI@oaP=^TX&@3E61k={5R78u5H0fsgtd$J)z=i z(PinETTVu=#vtN=R5Jtx|0_*CuimEe=bL#8g28{;nb zzsS7uVUyahoLg>&RDLQ!Lk!-(2Y(HyK}Sk;kM|Lw)O=p{OYXrws>OIQ1Z6rt>5Ru; z^rdL6Om;AzW(m4NL%V_09yJG{(u`8E*tQO@IOV{16ZyUF7N`R4^NiOM>vl>j*JO|z zx=DDLlwi|b&i!6|_Q;~PHw$P)xH~e!<~K|SU#VMNagV-VVE25(d^(!y7ORhUu~Uho zl#+v^bJ@jT%&xIlnXiDYL73X%V8u@VD#C_Fjd(lniZ-W--rD!}@@Wqaa9%$vaHZsx-F7gF&;!>zBq4;G?ee9j!QVx<|H1pr^QDYx z+dfAa-ghIAoI!NGiZ29abtnK8Q?D0}fLk33;lniOgY)4kdbKERyJvc;@o}~%lXbrO zEsYHt71ZS{u_s!OBWjo zmg#p_%Q}y-p>`Sv18`@bRoYNDk3j&sa?FQqs-DFo0$({4I=5BN5fX#19f~yBsTT-~ z!POr|_?Z7cByREl5TfP(LoRWNPQfYM%4Yyo_lofPVW=EBH#UZ?9D_CyKC=)#fA0>`HJuR&1bha5&>ydc zDn9d#`;fCNHR-WIMDWI{)HhmM+p{F;LCgkiCV!}Cx%^w6Baz5;V@k^k2!p~H{=rv3 z`Se=;0K2#8CZ}GkQu}kmTTrnPcb+^Ru}OP>KygxOV{TUrVYbG}u6R>b@F$*U4^QHg zAH8%+r6;rS{G@TKI-a_6G&p6#_vI(FYSOp2SL60Hb+OIr9RbK2S{LT3=P z^0(sPANb4lO9l8OXA@Pg6^MXiEQXZ-pPzQpse}K|Pd%gm=ckqR;x33lJFj)b^*TXe*M~!*PYI!|lc9-jC?Y4>Od`HU$D+mgD2a(lT2FHGs z#C%LgR%K})q<^L5abX`Is@Y=1xE~}%1=uWG8;t>D)L71vDvD($>-GfstIJhE2v*;V zH4o2Od9A95+50jLZ=uHhWirLL_t|%r!iRC`!^J0wQcEYEkt{`UZhqD380&qhRa-dIg{fq-5RGvLdig4tb7r?4@YB*?M^&P&{l!rL^p6gS zsEu<8dn16a%lIhZpZNyTGf7GL5+?XHfhEBTy2O zrGOFTikMoSUUwVW6$Xs-KiYw0#IqFvk(a`Anm$V=t826bDDA3{Qzs~kYHcR;0;|e( zw>1%K(s{Bh@{kZ|2qX3e$}1&7Fbu`%a77!&)Rl^ms*3?9I4uicl`Vmy z91%24wJDyH@>J-=L6y9ppn-x7Nhymb_V)J+$}tRN)M-dBnNE`|HpXJ|x~RKf4vw}o zJ_`P7p3Pr{+82Pu@jo0%?MIeS6&z&_ibA7(%g+zmZ*|it+$T+^=iZ6v=jY1C-yU{9 z&iD(%k0##-?~fu!x^_^NRQWaAxJmLngx!3(Hh#Haf?D2-YA|gM ztjuxKqBc<>KHiXWHsNH|)$xF%ba_fR{;J4Pc9YtidM`;-NVJlFUY=l*^7fc>@Q~vL zN_=KmBx#vSSUVTo?N4KO$>98Ne&%0c*?=+wxkM|~g@~$l#F`My_48!Q^x9Vs3|^7; zk=OEs``tFymc(q#7zP54ohbFWZA)OVf~E4zWL2mQC}Y&ZS~SVID<4D^+YIkm^6G8^NQ*2Go7vao|$0y!2NkThseVULMt!kVI5G#tilt+T7Wshjx{_LGf7`5}^( z8+OdNDjL%7bm<>9s)@$I9yhdE^R(*Wc{4%#tJNRvuer_@9}cq`9K%jTVmqaY{qt!g z?gCaFAx)6P$Oty(U6y?Uqq-3as{uVr)R-NPT@gU3tgaG2aTw?n33F2GKb-ctG8C8f zB%Wq3NzTwRKK+j1V9}*1SRXvANp;`C&YJ8zfgdyv&Y_SoHLk&+LfW2J^C=dv)fs^f z_}Fy5Ng~;>A>6%8>8h-Y{Sx<@%t$_Mw>Lrb$?l#(k@@JP$7@@}R@$EzQ9~G9+Z8Lr zW|EmiUrQPr%+_@+E6((WNh2 zhqABxmbkIw&KgAj9&;m8;_(TOaAylkp9axl;$c}cJYGq} z1;3&hXaveADUrSS^*?)b?@)Q)2Y(`3MS76D0lx{o^pAcpUKe)qvVuHFtj;{*jV9`m z8q`gimWS%&0_!VG?^`z;Tnrylno{a%Ldw84l9%7J?k(L*B# zTv1f9>Xma_B1-NmNMJB7mV#@;=Mt7>v(Vim##1X*2kKEWv3TFUL^fV(+7y%ShE1Jp zI&WqgE1CezBEYpsNKY-6r=IOD@sG^RNAy1U@gbv9K!Vi81cK|7@qn{SQRrLwe(591 zrJGMqOLcDH>gjSF;Dt}sofcjV;81>3pF^fB`tt08hBt1Qm1_TitE0-b)aqs5fNL5k z&#PEv$3g`{E6jbq=m=xe^E-EKe&6c&h)AU-Tmyy zbw4!i60Ke(-a}ns0u+_2f*rdzQgudf)TLKf4b`noWW26Ushlm-dQaT1(An1x&HD^2 z8-7Uh!Q2GGXRF~Ws@4stoWFmM+8B?%yilUHw4!7qn}h(3U~v1t;Z*W!2013QK0A8r z0H#$XuusuS;`~|OG^`|0*~fKN4w!=brk@p_|NGUSd(nNplXv4wXR{&0lM70oBQmOp z3A!0qlTlW9jMR+iMk?N`wpj8LX#}|pWm6NHKA575H0Vc4oLwZ*)@i55%r|fM_ zoI;kpv|)JQ3_k3>IpL5rI8HFWkakq$C0!G$%4Y216vU=cfSN8MdVWW{{kLl8CYDd( z^j0=(fE|9?BeJ(&xP~dOE+!cTSiMUI6eIIIa+OB16cA=-iyP{zOI1M=R{w!zw(EtO z;D5XkzyM6j!1BL}D=L0eXh2l_wjO`COIn9ULBdxv`evLt@R$+YuWR*N1L`3$8ApG9 zmVN-jr(jU$0nz~g{h6%z<*d!GUXZXIWZcQK_bSzRF9D4PfQ0i z4{rSX`%WAu7k}}Zz0@w2g z*51^GFV@h+!`s$p*Ml!R@?Y(n3%Acd=yU1c)z#1{j$q$k{H{z14?mvEkD2)|AG*`F z^c4{P@w>PpUe*zT=$im$Mq5uhnrm#VqpYS+4(x3er%mNCwb8BzVxV>v%#~h#Bk#B3 z=>?8)4U!NT4i=6oZ>eQ=ix7*oJ6cDS$C1iQR}QASX3c~lallv?=rD<#AB)KzQx@%a zAl7Qt{MLlw3qYBbqlg`3SoUqN?n3iZ_A0NbWp;}Yi?usu6?o#HOg#4wvwhf^;ng8V zk`-V{ynutIw%RQ~EY$9AlrCI)Z!xn(P+_l3^PS9MbyKEEyl#&sb4)F?dx2P}-3Hx1 zib@rzGt*ExSYE=`-9}Hd?H0Tyb4+ctYk^q)-_9m;m9Aa-dx}ybm}VJy1|2nLDKlkc zx@xiCVkZ5dTc11m(l6e9o`j^d2EwMJ19@n2l`)KYj%B2ii11d@Pjch@v0qNo$Y0`8 zX^qxD_4R#NtNkXjix8z3qcgBG71hj-TAiL3SD#$3s=J(np=#sZhQy}rCa8sHYa!Rg zJWfv;i(Vs|mDdK66u=FQ2=( zzR^`j zm+{77e?T|NOkE(xw58a+7WatkBk|s-*YSpFw0Lr!JeF3E-)^@rr|FEz^f!K0yZvHp z&?uP@Blspx(+(}8+U^+CV5G^vlMkK>YPwy+oW#2AVs_QpVG!G%QuMcJ1D9sYaE(Bd zod&7;m;2xWUb;QQoW#2AV$9F*uF~bCabXcv2XRaj56?=$v-|~l@SyytmfPhgL&g{Y`au-}h}tIQady z(ARx;TeOD(T1mI=57FT8*t!)_MKy*S-XWx@+dQg~`SV}rtt9qUW)n9flf`>t+~LAE-z{*!*$ZhJP@UYxfPoiKNx_K_C0>(i5i5^^^Tep&u}V?Q36&%l+eYUlu%V zzl#!vTW1a)W%UjFeLtBe?YQsOn3uL6tPiB?aG zqvV2!?k2s1>h0m^<=ze>rFOmfTvpkKtnc@k{qHURCXDqfN>;cEce`IL+{WyIbUC(j zk%}U{z&v(X`K-48bq(81h;`ZK%%ypBkY9T9Cu;ZaP_O7aS;tnVJpRG7yuo=+A5P8g zlWdP9T`v$XXd~Oxj7WYs8TWnbAL7Khai3g#PaYj>SHt1d+i3;e*{oWj^Td=<_7wTZ zXhrVAZS6`H#K+0x!bdv(n1);5RwprFq#38^-%MyGZt-F1@cU-e#B03T-M_jLY&qP>v$w%+ zgL~g-6ODm-elj_)!pMUN8uf!Sxt+Ro0w|8naWpoZf4%quKdzq*KWmc zv)0x3#OVbg}EZ4PkDWW#$+)9^tOnr;iQT z?O%N>d3%4h^=t5f+qJ7Nb=%e(V%B!Qfv2-z4p2rz#h^0Yub8c*>&;H!O}E?C-n!cB zx3O-!4Zg?KyJY+9y{f+t5bbYwEX%$;U3;JCf;;H6wBP@{Z!6VjIN1B|x1v6e&C!1t zanyaEOp3RI%!sAAUS|f33TmF%BQF8DoI9XM?#=>!9qW~Q5S_klaX;gnSFN4E@0L-w zo1vvip{PTBwJ+;Ccfyzq)=IyK<=H(~|7M@OO$(<#_5D74Xf2HsUz4FUbe?&p9~}-a zE1Mh2(eMiYJbK_AT*{Sy{CPU0)1C1<{X?mz(3Oilo8TWkde4T+@~%h^0@ z|BL;6xMIwC^!}VycJyF=qc&Uh{)K~&<~%X==Y8FO3E$NBC3L6VIbknUCx3L1#tkW`&d(C57?rWoDBY%4xt_8b*js<)-yLhLKp{Ky} z>FItgr7Xx39bc8)t&hUJe|V*V(f13QpJAYaX&(RPC1)#gBh#Z~TQk>)TV(el+Kjt> zBG^>D%>&*fv+jHT?`E$Ci0rC7omMF+72waKj>vn)6By)xze$6*9#jX#b*b=N`v16O z=^&TIE;~p|AH_40a#w~vypE~haoMe#C#fjIvM-170 z*M*7p-1hddy*d23e&wCDF7IC#7t(JNeCwsey)W`6Cr;RN=8Z?;!5aSiD10(jE(edF zlaB_Nb=I@XKZVcw!+y>h;k;8Pf4kG+hj{Ea_!z=Hr)KUStLeX=CIE(Yz{vZ>J_B#> z@?o^^m#pQSC|b>U2zce3E)vrt83JP>O!?AXeCxKcT$sDB#vF|pAY_pA9Lp%HAyrU> zf#_e^>)6Th;3JI-S2(5SYJ61v#WOk%%%fbv_tMbI(%_3WI+0q}Ut}FwA?{VBIQb-_ zD}03dZJ^7K$|{18SxHSh#CJf*0!W@v*@!9c|1tFtjHbhoSgDLt;$_s=~iYYX-NcLM6~?f3H5 zX)fot{>B`!$v}m*&Zu*nRTbqF2^Oa_L8HoYXzq5loFtAD>Y}5V!yPwEDg&mO)aMs9 z+5y(@HWr>Wja}SPXzYn-}PM+^!I);Mm_MO{8Ay~Xi;L# z020+Xrm=(&l5WGpQRBsTahq+Zd}VBp1*1vE6J@Tj4WV)IX zl7t1M66v$GGRkr03R~d3JEu(c^b8Bv=uy(LHi}v(LZCHbyekyXmTQCllu8@q&_K=P z&6=98x-|!hA%l38;WKWgy8^we5=6EDZ~Al9M#U2<+UpxG9dzRaj(ZZNMyF6&f1F9B6VI zoMnUrXqyV*)sj)l#e&ul!6M2`>Q~i40|RJ_YV}bht5`8kw$w?`AWS!#01XW8I+^vd zK8&GLF}@Z6Ema0WlT~SR<%UDP32SgIn81l9Vd7M)#Z$sTaE6nM27nK^CRg$xCQt&# zB;T)Zx0HEiC5D71)^ZQxZMO9`rz>CBW^*s))8E+i1G^Q&GR(i! zPkuPJs7CvhV}DO6?^O+P?K&xVQ>Y;_zE+iV67WFYNN+9Arkw&k9vnIo&u`|oLm~H> zS6|_FVJyp%(TU182qefsMibE+Vv^iXY7Yefy%McfjGI)@CMGHdtBaxyr(JYTMz}8! zHnK~gW7EMn@s6(jRq6adBehCfqfQvrs^X}%(3DZ==ni2sACkpsbETu&!l`VJWi3Ni zGnz)5=;>fjGAv-w7%5Z^;X5Y|_RGA%j_lIA5MS~bQbxU^uaW^Myp-{Q1ZCBLVTU`n zYO4#WIr$~$x3OZ(%39-Hx;aKrPl)kaPSlo)XM~NeuP^%ck?X}cd28cBCzTU0B&-9c z(mfWm9)JiI;3J3r@wr6i)1lLnXwjTw9<~M%E?#v({6MI{q)B2IE=kw<#vZ$ZNlFPB zjeGz`Sy;}Kmqdyt*bbal(_Z=WZse_6#Z*VhR_9zYnuBa{f=cPDbQf{9G0A3<-|?m$ zqyQJOV_=HLUY>Csc*(owk@jzF^!EClSCXm=IvUPQxO(aN^>JBAJAF|+1|E4 z6PB9iwmpdVXnZ?Z)_>G=Mp0`-Hs_|WGBS>ElH5>aVlU|dzW6EoYQ>H8?^`!^V>n2X z(T$VpS~MQn-d-hbpjoZeDi1EVSg;zjM|?t zwo~Ecl$zX6idG3Nf>fQ?Ua-+!N<%+y+*vMMF@z0N;+q**<&eEbmIkS9%8dtq%uwwB ztvU1*J{o#H5m{yO&FZU3J!QdM2`4Va7GfH($JXSD;y$Y$q=oQL74%JEYJnHz#Q5xy zhztm>T6{HlN*T5+MkaGkJ{T6VzwR5&%InsWb(JYWlJ+DovN%Ab#X5t5J`EUfNq-07 z!+3DZxe8%5QXOnS3Cdn##2k+bdvcTED}8W3anET{up&ovaqQI%gd!7U164pm)Iy~Y zwzB>)ZgoyT0B5C2shEsW=hI}}d!trku9Wst>@HH2FxH@h&`cJB37$9>XDBQScQ`s!dj5!P#)?(0MywX{mO>PRpgNEVF0&V88Xd)IYOQeaK)l+^D-(W~fYr|k-gn@NG zsL4>~1hDzBURu}ESca{{Mu;N?p~ztcKa4i<>eD$Y9pJcxi9A~9eb`_KF{&_?*+&W% zGtHm@kD!#SF*qr4S_WI#B#pU7ebsgKqnOK);*&uEZKaYcn%->ji>Agy^ciUalR&WvQ0&ZE z(Np5VBeYn#kyN0YDn4~oVBCy|dU0C7PD4;piR|D-Rc1x{XtJ=z3Ue=oU;3^d#iJ}q ziU1iZoF>%^5rBd~<{)1mz%;^(_6)!bLX4C5YQo~8dYN=N2YKw0gb2(E7>(z0P^(uj zhO(fmpjH~35auY;owhU?41n@nofYuFaRst#Aa4>I|Lda!W-!>3U_axQ!c$Nxq)_6L zQnO7Wn86MF`@xQWgaCCD9;Bv*AV)9S8&=jcYFR3_ktq!GU@8cfxCW77uqrVk>T;CP zRX@1I>lkdw>(^HkT=an+rBms!jQD!WbtvLZ%T1w(t$QR;d zR1((t$x;ukkfvW|5ot$fgD8myZcs!2BE7!Ss^OcI04yuAX=HX_XFe!&ZciRCsz97g zWC@&$4a5WK()FDiia?^AQf^*B)d_N`svBZN__Ug8-y9!DZvLm24&T1)sivn#uOOU3 z$&pURX`3*l6mxD=+XCNM95>->?(f(AsD1wRdw;iIyHh#%zXGRGbgGG1btx`F#tum0 z88HTwt<_7#_f>W(8!Jp%5pmYkFfhK@Y%ck*Dzq1PWbsFDS<2p!mQ`Yu3E*TzrN74k z8)$XN*-Yp3Gj?=_Z6JTyYYXQy^tfj#EB{tv4);Q!fEYwtFrd+sb0qK!G0Y;}ld8V>7$Ty+B+`1f8Tbh9%SZ&fw$yH7~SFQ<& zK^r~BIaDI!Nq1$X;n9cw#Bt9}xe&J@^Pi&<3Tun~8iZa-Bjjr2*&Aa%EX~uC8&Rx6 zuas9U8X$%k$VJHX1o_@$U=aAA%O@jD(nu7EQBnD$;CO(Tpl7Q7!o9#-}n_GK?2SuEH;`{u-BNW};aNj4Ag*Nrid@}4$X%FHoN z44sUa0H{<@isFGl+Tz%-e6lZ9_Cm=^XaiDcY?apxX0nK?Qgr#Z&9p5`{-f`zolZGz zx65QtWw;-kxz!P9gBV5PfF}fmGj!ICtc4?2Pfq)7wOPgrRMQF*V)kTP8;LYnIe8Ap zKzsmoSGqcsN}|<>*;ynhQR`!=lF&V|>A>$5A5Yzq?pZ8Nqm+`Sz%wcdWH+6)qiG}m z#cLRUvubyrjyCgZvZr$Qk4L2=jYe1jX_1`3W|Bua`3$v{ZtJw%qQ+%5LFhdb<*A!& zP(@G}0yL*r=*|Y)EqRi#K}4Xfs9$6eP{4^8>5xj`N7&{m@gWKY&PEw^Zq;JAfuSg< zlTecl?)R6_ecEQZr9brjX;jw!^V^c?Q33!#k&c3^bYv0fW@FHv0zL&cnBJa2T4=S* zV<6RymFN|FEFzcI>4X!2nVvRX-wh%we4GM_syK|3%211{$X7$s6<+uD#XjUFib@W+ zu>+d3YO!Q^5LK|r#tz~8)6z%P#y2keq47_R{!_PyPRbUNv=zx()7zsGKxVB7#=x%H z2a|gSX*H4xU8IwP$I)1wY^R9kNhJAjsXcAF%jiTp$a;@F8U$xiY4gO@SB!_S$m@nm z+=tvup%vqcKp3kkRnqo3frzp$L@&XYweN^$GmmDUKRKH+Iot3K{ROzIHlaK!4z$`4 zCQx{3*19Jl%6IDcW}}7nh{_>+5vodaGLYVB)FR93)eB=y4DAd5n=bM=c5})RegnS` z)eoxvLoXc4!2g~`@C^qg2B0OdRW*V&h2?A07mKD|g%dxak^jfa_rE;PhV14Psbn-T zDNaaxu5V5nojT1%1qw?qTsK-*L#ZKHw19N5K4OhVtXfG1m2g$~G0zEX;dYr-lBfY$ zjb_3N#>kB+4ijW6iwvsJA{Gv9(<-~%OklE49;bQn)BD zPRRp`ky)6e`(i6k64fRZNU$2QID`xt=VlcK19rk*oF&Ak04gy?)ESAuJz~R-BU&tw zF$^r)f7s5hg!n+U5{b;PQfZa4Mwn3$MoV+FBsTLbAw|avh>I3AVp2%jW-eq$Qz|8e z+xW-?d$CEBB**BfOM6rln?y&_$YZYpV6DRT!fl64!s!HgDhM~{I|kB|ZnMFO8c{MV z!q)NtR1gpX00RIsR0K8v0AFQY)bRlUh!P;X=ji5eakV^F$7EUc%j1m*{JVP{9YvOy zZSOq(`yi|{07NrjMg;)I09`>O!L?6~fZ@q_HNH)#6FMM4ph(nS49F52#4U3yvn#fw zlI*3Iw6^a*NF)1ivN%}V_;CUOvE#;ZaZ$3^aWvUb>+HB)k<>aJ-nq46hv{kB*kzh6 zN)s9{Sdah!0L%cC$N>P<+3cbS(?sAtPYd$inkvbp66vPyEZN!^+J#O21ej7yDH#5A z*j}4cmTyb$ba$NmbUr;#7x2Hs`~A(#EZ2JrT)Jb z-aiI^>Q_?z%uGDfIqv*#R^-V~`EVdnvLFjVAR&`9;4ajHRDww7)I+SZ`XWJ+xUuiU zv1JXkm8D2Yr<`R^sd1J=Z=QAu`m5mXwA;0x?V$X+Bm_h=`ID=a{f0eh$1B7j5jt z!oR-4#M!0{w5b8s69l9dhf>ALe`iT0`1}oL;6BBw8Z-+hgT zkE_Dg3=#zL+76<Z76J*JW3|8z zQVR(Hba^L%gNuDwTZUF^bcdn377$^dMi12pvMt72 zW6>IkF4`dn55F#m1VO+%3#eJvda?Mk2{xED=>r4Kt7Nl?Y@NJ9fJ&EKASJ?KNkf6i zZd4u5Le1UO*Pfi~CqU>@K@^DR`4sld1(10eF+;2~54IrgD|R~Sf^cI0>$~(wf?Xnk zKg5PtZl;u9uqx_Do4&3iv!GBYB?N;2md~M1*{zToWHlo87Kc`$A$zn4X%aW%(GaE1 zc8~^&m(_p$^uA&~zO=NJk1KQ~(g3&Y|HDEkxyh?bo4Fn<=7*47Z}c0>VO zJ4DuO34w?qb$xxdo4s>bO!=PYuAjF`c8lkMLH}FoSnE56@fZ( z3A8N(2ZH`B)-Y+YpHU~^=ReJcEps$N3xSCJGB&dg0D89o_}v@oLvCovY7;e*Oo$5M z>T%_WasX%~F1@<2|KT8QV4F^TQ;=;LA``m~r07I=h9O}7Dxv?M+Rv&eAhdIkvTNH8 z(S3E|1UAwOvf$qkEF#u!(=$B)U+IM!^cW%^lBi1)y;?^A6Mu;S`@QWpaJ?PTfjM8# z5F0DtJ{0JX?jn*V(HE~XXgEJmovct6UN$Wu|1rMvf%Xp7yadm~*!#!{04O$K z%QLJ{Fk@>PG8hHr-09F4L>aIX+vlcihC;jVdkN=Iuzp#;1gRezdm{&AxvyakAqSr}o-wnC)e}Itueal|yVL=H!{_Fun za{9`vJ*b(0S^(QPpWjTdYaqcb`(%gOMvhiN*p@6zuCLcl*4PrHk`^^V83`6l22Je^ zO$1U)+lK}TFpy#PoD>wgN^M1D2_V5y(ZAd5-g;|2Fs%&-kM$nx{uugkNxEHzooNeH zKr%^i$ELMF*J8FFtN*=qk^laV-*40t22Bf6s7!#fSu%U=3euHe279TrA9f0yhfKV1 zO4Fjz`{pUtL(eZ1F?BI_Pb?BWbhf$j7jV}&E$$kR+J~xtnivF07H$n#oRaa6t@_w| z&N8f!Nn^`)1;{;3Ab~%)|5KI+UDTnF`Y+?nA4os5x1M^`PC=ZW=114Tuo_!PlvTW5 zCm(%|+0z9UX_f{^%iIp1i8Q&jrOFWhw*!z?=VP@zOycFTOBdL-5d)lvXgYWvd?I6z zHpWOahTxnHi(moj64_zXgs4H>0&|vdQC4_DyF+LdwQFS6K7iq~jTw-q{HHR2r`cJY z#f4iJa2lAKB4KRcs?e3!{!;Vkf`sTHeH8;-OfV3ZyKT$ZDG>;9&1#*t@-yCz9}lqL zBI+XGVp58P#O1O&16Wob9k+NDH%OfV1{(BOwXSYQ_82HTy_-~9WK zug<0nVr>LGP0j<4^f)_<^A{K#vaX@t#}QH+ML?JqoWqMPrl~3z1Y+uh;K-t%E*ZDm z)-^7U!_OO(T%?fk$S}zf9HuS^E=Z-W0tGsNs`K~L0|ofguSV(n5eR7_U}Nfp;6tPF zLq~RV-J~9nOh${ZczU)vC!FL!lhj7R%~F5uo=p8$n@skAbz^Q}7Qzz50_LOu_TK{B z%i-(**8Yxdq>f781u)ieH`vo}-3a*y+-v4Y8=Rrs22H+reJ(0H8HEjRnADG_?(|Pp zr2hi_cCn_78~doSnD1?Kwg zPq^lGa8~R^zO%E9Z?}L}epoK|S;|e#q zV>O`HC;m`f*&U_W%b-P#k6z#Ol;?kYN@dk0H>BE4O;W(xwdk`DKG!YuD!eJr zS`9VQuIEVdeN}L*n#&32CU}1FQTF$7YdA1Ec-N!&#vc3*7N{06Diqn}apTGw^7!c0 z)NUS#;>l{;oQa{yaJD%pk8#xkjuGVT4tOcZD~>E2cekI;|A(&GC&QKT?_;&XNpavE zCJXl-6M_3at2~E)CF7@OyKF`U&jPX6^#UMS-Ey)N zc}GQG%l%clxs`G4YWsyNgf47N>0hy<&lc=U5YQA^%5#M8?S8zBwQlUuccRDZO&NQU z(ZAf3lLya{FKf~j`CLhVg1g1nZcq`Np^p@rd!fh!rptEFa4$GdMs%yOG(RydCL^c5 zwr{;!kXn6ZUfUA$1BuDCRa#LCC&$d`_5RNYVe7IBUlYa5X ztRqKx>t#EO?98bGQ2FSC=&f;0?y(K00&E|_+HdFA&zhf*b_PEO|9ykv!Fqg7zQz|} z;@L~^La{Kea6hXW3nH-GztET~E9`)Ir*13Ck?_EkRkf8t?0)?_U1W7RZ2l`1t310H zTgEI^(L=UoHaZkzFLg|3%!;K>a0<$f0fv=Pq1`%Mb zl19z94(9uiz(KQd0bF_1b)Ih27*G10^zZ4Vwm7Y$N5iZ0hS!5($E5_B-C9Cq!@#&( zrCc`EJfO`z2Lm$RQN%yS?;WAJ+2;MYN)Ofj(UpF-^C+hm&v522@T7JD+_?>Pdu{cB zUB(7(8?tZY()FG9_OcH2Gt#qR6vInYmwr*Rk*zh%Ke@JFH)UQA-Xg2F7`iTU`3@-1 z#ao6o0nf_bJvM$-H~IPHMi zjm~e71gYKkq{YxYX8;vD=;TRi7q>YsHy~rDoxFhU2;p~g4rw4^oSe#6YV~#NxE^#4 z2l+B*IR@CTPd;;NPTrY;Aod9a+?}@>S>*h2W!S3yZ=TYi6`41$Q@={PdGWx||) zE>8F0g{7ezuSWK|iCgaZ4Kv=zcy!}`PsuzEe)dBOxxnAT;rRG}`0w3UKQklkr%!&R zFEnm$hpux>pCJ0p%6qEI(>L#UejoY1CeOY~Q^R}wzB(;kjTc5GlV#$YP{jY?TAR!2(EI4BQ-_lWq!|Dr_rV#On~y}jRh6Fz~5)$Y{?_=cS&rv zEy1h$bOR5(lpNN08((5KZh4j%ygOu<=^WGSpYtBdG%AF2<}pfvaroh1d~*in;#%c) zaQ8)cJZ+#TWfF0_iGh=%TMNgOn>F#KuZ+t^sawqk{5%^i|Q<~I1_ z`E#WEX8T%+c$`4Yo149Zgs(V90Jy0IckW(o@AI7?Jv@K-h5WaBNx94uBDFvP%vq#X zFK(tTRB373D~Aw7SsFP&f?99??fu$0guX7|K8+4Dn(tdZcj28`8G!`F!>8{& zED0H6nBQMHLqU}FP-uC%qIXzCP<6BM_C#}S$P4Qt#wZNCnbT`%pgjrn)2e+@bWzA^ z`OUn68*}$)+`OLZk%NiC%fZ6R&IlK|TweGUU>~fpdA&wXUAb^pCpoqV*aK1H^Q|(4 z*}$Kyle}VGHOHZ!FObe0>U!_>zReK!)TZKe)v)bi79d2XQ}59pwsAeOU#HIyLB4|O zU2cS=Fb35Gx^hOcU(pFn+=ikH02>Fh253MGPq{-21jQU$J%E($J}(m_w*SS4F#wq^ z2Rev=oz4O*s?qL*c!+Kw;jxzjNG0yn6v{d^rl#)4KRMx<%hoIK)zc+}%n~ny*Mxq41xYxK!1fFv)&zQZHZkoC2?u}GmAmfFGbYkTVkRRZoNMy$N8Uh zKCIMMAGDuK8r=ogeEgsq3~Av_+?gvo)|(PGOv!i>_P1BW=*TwMnTU6A?T4k_TV-Mb z`#dDQWl=6q@0MZ2}NpBdYXZMd)Zx#^+768`B&T!QNrVJw6xc zh~zDg_Pla>3&NyDFkL!DG6<@S4>s;)Mxn8T`4NhXApE)AAiY$>im~oYqu`FGAQ@ZS zp}}M~L_$V?NRtc_Pz|uDy@fw_z>YVvd)ham-M=nmHD5F;6V;bKNYfD$So;dk%Kp87 zE#sc1QB6_~vx`wB0mVqWb>btd&Io7n*WKdRGCFvG zr)&2({l%Cx;-r1NC8vwLs(?~VUNyOb%x68wO@f{O1`Hn>y9M8I6TvUi%YIh7%1^ zR2TQ$PoF-+Yq@A34Xd1H{hf!-R`(ml<=eYmmiOQb-J-)j>SinOgCo+5W;nBn0$)(Q zx$Ru)Jn@50FMa|_z%w>q2JYVhK~{6a3=nC?S&;|}@ID2Hib5?~ zv6?;WLz8qjwm}7JFl=6uZ;Jy^N(eUBE4S;=d8htf6W0!E;d6!~VEYeMc=;ysDZ-&= z?Cso!(j~w9Ki+Ou@P4g&ZP!3!=Iv7-U3p17Eehg@;@gqyAPn}!l>#eQV^cfU5qA5I zoVRB?u_1S#uCINkyZ6(#4t$WfbDg&Ld^$er9{1|4ZxCtH{tUC|{EbQIb1^EM84Vbaw@aNe$##%u6pyPtpOwcB1Yz6&68fNrnoc&q={pDA+B{n`q}0dcU6-oDdR z7}K!krTG3M!@Uo0sQ;fakacjSkKg0%W6I!?`(>-!e72wFa>r5b$D#$_8K(vsPJ6G%@dX3%nFuVP%<5-7uy-#Pj0k2j#Sf3jl%;9SC7KwM$|49DD^cw~ji+yJGi~8M~mU z4N}vHv>^jBo!)95aK~(7nPDSL!798)uw7y|+JuaTDYVi;N^uGaF%lCPw|t~~R1Z1o zYh~kKd$yn2a+7iGk4vC-ke|5>;!CH@QQR=h)QfZ;XoRMINs5#PGCamGXyV#QJT)I+ z$tk<-!x#Uu4;$09!dWIYhA9A&bDW@9!KIkOg^(i|CCIsDaPaW3aB%VA@ml|Y08?zp z=B5}5Mt0s$IKp@!;1&Zgg01iwMDP~b2OFAnOhY7yR+vhtypIEf34QYWAuFtydvFSZ zOv|xOTPW00;haCF+g4f=pxH_j(%Xpa9p=N>h?zGS;YY&7kd;DlG9VlPo!%<5N}r@3 zms)RM31Vl}_RDXK2FmQcNKp0&q1{y{%$=PrZ$nQjbQT#f*jubNd;X;GEM%-;Td~5m zMGu&$i85Jt%y;iR47oz@w0|+T-n$rI#L7w!8>v8Hw6+{7uO+BddL-6Z&83J=99}{Q z^b2pLQ)h}D^WWDS!X3j_&wag--%|2}{2@c7H8%(o*&(z-SMT<*^7OPqHc_#IZN&<9 zx0}n(QwrC`#0<6;E6iK%IL04I&?gUezPi)vY4#t>UN+d?)-`w_y*i_f2Iaci2psTFo07s zM(w0KCC3CvnE+w|F?(@D26(33!rnuz z2T;+@!$Hgr3EpZQ=PIIt+y-it1#yjFh9D-~?wGa-jC8;#yhQGJ6oP3W0nX*To0a*I zBM6AXip8PN3Yet|Sq|ZV;ILvSsmsw8 z3ZexQZo=}d268}WQ>B32!xy?(Uk|>&FT=(qy7iyBFMV`AczI;lPicfz#`Ygoy(hg1 z&vcAru}BjIg9`7LT3fg=NSYg@T~p&*xSt%7fNU{9N`oLJm_wp|8&pL20Q<7xQw#BxTMB;LuORrI2JoOkk88#&%#;&gq`je z0r2;lH*C=CWjT|0tHz9k1qxUZ13ctT%nWh91^X#8w=$AY_Xk3nXfUU;JjcvXsIY)9 z08&H27-zkmME%_e4;{2%CIAqIrPMkt^)l!7jPr~svDKX)q0xQ8B$>iy&T&oFv{{(E^)zK~_P5qrbhb0Fhl$)U(|CdfJ^#*H*T6@ss2OeedZf4dW4 zSedSDI;Yfe+(Yb-y zS4ckQajg;;ZSP9&+-C}7@(X+K{QgxNbXL{tJHJ<7Zlqr8-+VSwzFYjvnd@&=aN(JM zOd0e`&!^FxmnYrHpn6_<<%0@+qaV6_a`|h<=yxRh^&<%GUdMiVe!_G^sl(>O3&!9) zv|1S(bAPba>rve=41Xy# zMhCi^TY*hyi)^PC#`2jyv&U4?YU;7Dx5UDD_$|L9U$41b`aL@Z63s~{{jYBw zj*2@;_b(BlpP7685Yw=u#^hUOV=<>mm(;tfqZ_B=@1$dvSa{Rvp7#^KbHKh8M&mj6 zE6;!x>n44F=2Kp_XS~e1g+^AdRG*sNgX~euN-LF4Kp*vH?}fib@0;#K)z7zGNvi`@ z(8|N|*IF7p`Q{AFW@j#<%s##w9g;yt?rplstHojvu^efghb+ z4fhXiBKQYmRMCC!I|2V*d9>31(EiXPfqo4ofIf7@Z)cukL%wn%AIZPgr&?B}{zU&^ zcB5KO8%|adPt|vpjWIQW^N#&>h|Nak**My}$4c5x$A8Z4Mv6UuMz>Dp;c?Xb-^6Qe zO4mBQe9@%$4ez?0`+o`QH_4aHntIy<9Vv-{R>_54Fp-CvX(zDKNS);&3rqpGN!t0u;a?OmC|xv< zeK^eydfW3K{Vi9&BWn|dspu|uq1s-Jla^_vtNTCH5JCR0eOA(l5 zkr)D*wVKI6G|@0X6=Xv(PsQHgE8^5f8>Dt|>t@KVC5d2Cp^TTEAsc|_LMVX_5)}1Q zsj0%-vQ?u~TCace7W*+~iEF6HDy~+yXatx588EP42^f)RCf-yIW>WEvFk$|Im}it) zaG_NxhMC@$sp!Y0Qw8HI%OKW{uo`$VQZ7NJh>RuyY+4a_m`jTR#+9B&fy6`_;su0g zhLlAMs6c?NrUgS6Z`kt`0TWB4&{2=IaA-|s+RCAioRA9r|9+WRVtT-amWP<0ae#sm z2?mr+tkQedM*gTJviqh9nGMTwuR{uFITkR9lmH3D z6a;A)cYRUi-}q_LH_pQUpXnWak`BBVrrR2J>ppdKti<$+!@meH*j?0NeH%VF#w)6I zSZs`RC=+MImSwTTLA5txyWUt+?F*+Hr0Fl7f@lUZS@xd=zJ{@y8@LxzN%cVFAQ~&B zH8>BQ+3`neR@?h+Fn>CDMr1H;U&miQol2x{j2P6hS7CXw(^7f9Rx9&_Ar$kyg?ga! zP@_D+NRgo$L193@^* z5VNBD}#{BF;06CjhNd#M&wB0jGNm?4%V00St3cp;wU2om6o!7XYI<5=n$p ze!Md$+jy$g4Y}%wL*Lq@O)?m@FBVw()Zv(X#5`I6AP^7(00#gvL<2SeP<~bYswUv| zo^4k1w$%DHvk585@PLf^WaABz)Z2eD=_tUai_plo>FQ3Z5?N#P&j@Fc% z;z!%jI+V`#nr}&>HnwxsBpQ)75>ny-07C#ZBLHv*XWLfXE4kNtHhX4vZD@6lmy7F` z`VRO74pxg16MDOC-WA=MJd^P|<^KOaqbNVirSj%E z^zM8|Z$0&g_RO1H_sFM%oJy*-P(*U4oU31{yoxUKp2t6*_s^?Ae{cTHjTh5+>u>z= zJa7E|fSqT3=&2r#Qo2zrU48%OeKhpdBh0^dAIZmi{VW`L@9+P{8*;tBcyYP)a_<)# zpWs9O^XO(v7u`d7^j~-UHCq38dFZ@h^=a#s8|Tp6c^>@dX0&h|`IXOZKKf(+KBk&S z8Sse@a8pd8Bd8HnrfQnlY*r^Kpl2Q&sxFRhMrLN8ML#FUjacLIq_O@nR8XHoAM{T; zIZS;}+I6?VpLif64{1vY+~RmT4eI{f(tsH;y+qk2Mc$^Yn_ z9)Q=Q`_uGSTu&yx=o!45#aBjwMlD1QCzOJdb_wBUH9#E6K_b$^%+v5A^z zE0dEF_ibP3J1yQ9c+qLAFIFE>A5H%p+ltHUdg|EGWNK$EB?K~48)A#4>P$5})l*%d zzWT|!k~_7nJUSJuCREku3S=*IDnlWh6C+3ga};3N4vJrk?bVgDs^MfhYH1FEn&n(z zWDf#2scO_|YHdaZ_pg(K0xhleug|KhIkt|bgP>+PSD$;je0r^>qArkv-e9RfAVxkQ!|$usJxIaF;w)uG~uf50nWZuzzUskLgO7U`g446pcmSC#_7yijG>MgP>+PS7}zFJ~V1e7!|56V=Z(V<{7Re zcDe@uz;Rtr)=YE?)GX&!bT_)|oWQ#?%pyqyAhi0gWUgytwMQ+{K~OWCD>=1eQxqa^ zzrqf&roM)LGj`L|CW1G$u5DvMM>EkYP^X;eW>wa$Nt!_0rc1?_Mm2Ik3Fg39cMerL zt`5qYiCls8+|Ui9^FyJ|oIw63;#_(Dx343EiS7xfdq<+_K2l38-Kk=etEY5cT-(sk zKj@-J52akyO8PVq`w_??(*N^i@5vKv9N$giy13=t}SXQ>=m+ zX9215^u(F+<9Ks?e9YYMjQ&fjiXPp8qE?e>wAv#y$xhm)KsyJ(q__6eCtS3mKgepu zWBlTWE>bU3df@OA7cDL3f&lKmG<30rvVPBA*Qp3a?m~d87FQl%jUCIapqjO zP*1jb-Yl&0@^F1HU7f1cOI?HL|I_WKQlCrT?1itKK6AVJ$Qn(__#tZ#-h%!^Hr28>%>~y8)|68 zHk!N@0kkHkTn@;z2W7DsW1|BL1H*l#kb>c3qOf>-Ta3a+mbW#4)Oo-U7c;mcKk|(S z7EG0o+l`l6itD!`n%41#Mi+&R<8R|iO-_=$+Y07f7-|Fl8}0mn1-xgEcVLKaRmq{I zMZBYRTVX)UavH)gGfM}@)B~Ad!5tB0g70Jb%~He)#-Zlq*krBEI`tM=Xn9NnN4xFQ z?T$L3jaAxe;yq;dQCsuZb5$}4q#fT~ZisW|$F|8%`V%HLL*!wO%07i}{x%99<^Su# z^T#=~H}{Ed3v;9D*5J!910|xG=iRuwak;oe(-l>GY+sI^JmQ6`gOQ$`CqI!po^vOD z*S(r-UYI5Ig{J;VJ`Zy}&KBGjinRCetVA5mRypj39B4K9MyxFG@8kL&sP*26}ts7+{T z=gD-XCujCsUiTd({dyA{HSm%B=XFwVRRPbyB-p+Bcheapb9>=kbtCrA&3hC@FBi=^ z6CdOlzO!?N$92u2yEK6IjO#6lWE;;9n5gTNFb$TAa?FEOaIAO#c~3&6ko-|Ago&i| zA0MO2@Zz-xD7Sup{N=(MDl-dGD_O2dPwyz|zL+OphdbA?*GWTY>R~MX+Lx}+bfqR| z#l>Zvpk|!P1eD=tpRO~JW+gwj^KdS8c)MuU~DZQ1G*)$pmWGoN(+-7CTmNrl=%CETGQ3H+SDd=3!E8zlME?#; zH3GiJzVU(&8Qy5zNKUsVl}g|bcL(lV`oFAGJ>rpfHE2Ax6Lj|p`s-`c^~A418b8wl zzr${?TW6|NsEOsyE<5V>$;D^gci|9fQznshn>pT}d(gfaj8*=ur}?@oOWSXSX!98j zw-UG1PN)FSQIg|O;oL+&c$|_GdAyG7?F{P$svE*TZH#j)>2Y7Cw_%(!?>i0X4=t!T zPXe2=YvE!4Irw|vr8i++1YGduyn5*I*^8zRGcRPP1&dL$9A7f z=+2F36DIO`Sw3-}10jp)9O&gA`3BoI914N`2OMjo7TFl3=X#KJ z#1Z1iCH)s=p|jdvjvwfzT+fyi*QAnkPYNl-XrgZ%NR<>G)DVdGE!K*V0$xB2&!t*h z8D~cN>V<42omqY!LAFa|7a=CSTXZ!Skq-9a1vquGs`^bR<2_`^p|y5|L4shCW;r(j zNy9=QztG9q_pvg!j}Li+be@2y=(XgEc|NO==E=y@#+G_JSS`HY z81pWFX@AmD$C1ZHBXX1!=OX$(;4!|l(pH_bke_}cS0@U6vdW2%#T2_lp{X$`B2N## zh6@S$LgZ4a@-rJ|9y&{;gO5lbSG@&N!`uWE<-!Tw@B~ssOh(OEPC8p->{1#}EO#;~ zRzxJWgPgB9LLvc9NF_(N$V(0_2k)iy$U)c`3%!%N5=Dt%i`o{~kg1!47!jrreI6JYBkX8C&i}Hjd@SYyZ0I1r;-~FIkyJ<$lt_iO zCh{6{Y49f+sB?L$zj?&5G=GJ8im|NY269@gOQgZ>3h@~x;$1ezl>|`(owWGee(0+) zx8UlzJXF;fc)`Sw1u`E_>Ti!wVNKd`eN=%@F$5$-bU+kH>Mj8bgXS@sz%SdoBNxn_ zaOOq*oa?o9KZ>JG)0j{lU~-Ig*lu{8N-YU{V(t<)>%w9}TMHEaqD;AP0W2uHB~^}` z+_-Yl#XH(bPsUaY(E@+i6`aCqUafr07j+Fse>t~>E3Y3GPrl~DTBMTE2-whVI_!{` zvRD`}mI0sXch$z)!vB6!JYL@6jl4;IPD)}NUV$E*9mRkvAc{n`O7Ovingiu)*=5Pd zzNm%7n7*U|N@j>ia><*E$QY_c9$bOsr3G>9?x}(qTu%;~)?#ELlMxjoj>^R2GX?vn z**Rc;?}e$#VOr}wwTR*Xx)cL0`t)RMMoAiEeMU8=WQt~5&nO^f4M?RWUU5|z}1VJK< zdM0!loz69m5FU%pQUon@6sXTI8EhA&AjL|fZ}%r_7+Y9zq$GlbwhZ7%>0=#)HGXl1 z6ggd7aBl)|G)zO#me_5znsNPmIZ>j8Z7%<`qc#5LNL$O!vCKfer!$P;$R6S>iI}vG z9I#s}qSr9Dgp$?1cziNBwf*rasVq!Bz=@?KB0yjZ_ZW4JatZhB1Ko{d+?6UEE=Mn< zetE|BI#rTR6Adytz>5~^ojENcz?yUQaHV{q*|| zt&CI7`8}88pmP2}+yw~dP8e5^N)+2;26-z*m^fU=Y+ZF(V?T{IdFUD0i=1h~B%^>SspJ)GzM&J2JbFFJ2lf~< zt5jN$rO^E@G9`}W9rQ^_!;mRT8jJ66SOaz2=-kd{=8n3v7|<11(b#;%qYe745Z&llXgx_4thG^az!U}`{q{jPkzrPPMHw+ zC3$DMKsrU1X&~A$5_X405`=4e%~<2j)8-Jq!CDca6G9f$ti@haLq}*_Xf@W9vCWl{ z;jL}~nTVEHw34q}pzvzJ5`pC8l)AIwa$^ttL!AUI1IMW#8eDuRdSNXm+aIPzXwe6M z#|P8odkoJArr;xW)rbz9g`_b2CXtCxZ?2$A`=gW4(ApEk>sX_g67V>NWWc@Amm6QW0&ORjpN;Jft zpOxxft!Sp0zff@3xR@eeCgV#Fs=;GZt3>khn>?NzuSac;wI4F*QD6ZSWJ2fBw##qYHLCIOD^50!)| zZ*b~OIVI*`@S*m7>YH~l9-o%A@qWANRO?+L*I&KLgiA_zT4Eb)lGGNT=Qu=!L+cJ6 z9Y{C`$e?R|_A&a7kynD=ZWn<(v$)~me$Ou<7#Af^&|oVwn)yl-;xutmNK7L z0Bx6ve!!#yJK_q$5h4N65@eF64N~Q0t>1WB+1Yn>1fq@ulajIA zL^9Wf56t-ygA0Tjs@9ih30$(e#=j5WDClXE6W`=1I9|7Kw042{T~2Gxt`ABGf@r zmciZ99=hNk6k1AXOyN(MEin}6LM$=|Y1mgS$Xkawk&;Crf3@OGr~#JHw&C3tQSMlO z|F3oWr!7*G#HNFu@}emAlka2Bl10=C&Ovkhz<0qwx8YXrK3}pmhhcute$h~BC<3u3 zlBpCSF};_0BymoeSu-Gh)79}P4|0ct+k4?|=L>}tQAtg-EGDQTQY1;qItvriZ9z}9 zOT;iN_S?AI`9l81O#XpG3OH;k_|aoa_&$M_zMJ>zz5#tGg7HP>~ZE{vAofS`w5kljboCTZcPynrht8&2(f06Pm| zTIK;z24|hguQ(H_OtAn;&P0F{FCJ<=c# z@f}$>8ojs@CR5E5yeI@;@TA-^YLfmVtZf*UR{~q$ix*=7XmsH^pi4Xn1;|c=!F7N) zq(Jto$!EP@ax8&dI*QAK(z!khziRF+qPM@S~5$rtk`>hTdA!7=K@zygbf=HI6*1c z)y6s<9I}9Q>}hdWh1l8CbW5b{cDgz;$x?!Jf{vs>004*pXk-8Y5305;i!4~I+m3p9 zb@!}su2_LXhS^DY6b#wGBw1#yYU^vY<#}#)X0xUNYybel3qUjIZ`ASs!-k7+q9PCN%48=v``Z+^$;em0x){`i%D_j&Vha(?50 zl6iCMNawi^yz@iP(arzSG%|T}Z=TJe|Gejy-_-j$Gf(Tzr4Mvcx$TZkFg$>(50ML+*RtAI*Vv`RLi)uXXc_lq|Jep;zM~bJ%k_Bc3ZpR1OQjF>#wM zxyWDX_JZ|)7B!hgJntpk74`Z#C?5d(cv%lP0i!Tr1LXMG{LX>(6?W>`uc{7y>dSdxm#CXlx-@l^R;zN7i90Kc40DVgRI(PD^6A!k7_oTkl(&SOj=2~P< zL5x8o=+>Ct${W`9_%NQlcV4UfLjBgoY&GKE<~$J%bjzt1CtI4SGvftbLaKI=vX@;v z+2Va%D>uCQnLX{1K24aHcI!sMX{HOUexW(lgrRX=INhmm>Icn#CswNvSK7Z@&Y^D~ z?iymf#O$qTW)d*wLZ!Q+cr*LGw1i(ookkoO#qv{GbCqB1R)H#hY+<*Hdl2*${L1Y@ zJA<@|a2tztJN@_VtY_ExE1;G>tDEH_-g!({7Inh+&FrvwROWRAVf<}IvU}kcyF8g# z;Xi_KQ>Thl6?b{Yx*0qgtbA|(!-@9F`Umt}i?=ljB7TWtjW4gpiXjkgrWCmuvjNAV zQ44em=7n1>h#&kZPku8GLr0G{$(iWoabm7o^Bs!;?J^5{2E;EPnD%oe%mOX&NX zv+G}|ZoYxLKlHn^^@K%R#;^YDF#1m###)z{#YfiqbV%0ht-lYNrP<2<|MQtIbuY@U zu4xz3ok+5@b%Rm(a!ZY*7kp|3glp1Xo#l!!?HM`Jv;O}7+mGRLIH~=uC#tQ|T&a@! zE6FiWY&|)O&J#@DJ~=ms=#`pVMa}=Q>r^;~sWpFJ7}1Byrm3>jV{=+YGZo(UmnYsZS$AQk6{X~a&8TwWlq7Z7T8Ut zP@3K##F}=vrgym=EwOY(MbVH-pPIp`Q&0RxZ3SXO!sT(*a``T|FA@}`AGNXwwm(_c zE&XJzG>{a8NX0)t3}oJpw*c98?g2R8znzifW?OG}{zZ7|7i)b=bbqEhJyYV;E~f0( zdC%DMH`UXb&6kM}Z{B0i<&^|fADpB;Ue)!C5@BGE@&jfB0lLk?JL+6(9a?2=`Ei+9 zD%#w|T-|(T{?Wg%KU5nuZ@sSO+#jKq>ge1_QSY*<$22f4>6jnwXd-DE%?vC-wF@@7 z5i>Vh&U70z8fqh1JA-g;w+2;w6)~5g>paVNYCY^@jP@qg3b&B^-_Q!nMc5bYVBrm#Q(%^5 zS9XmX&5O6HvyP_L$3Bw#KXP}XGtjbhm59 zm&!gV=u065AzG`r=KC=T(=!% z9~kRQQKD#WHJe!&WqEcnA`_RkFtWok!$qar!Cy~Zl)6c zyR_`d+X2%DSpJj47JHbwo!;54Q~0N+t^33m5O=hBqDb}wv|MZRsCP74n&>t2H7u4Y%IGt;6Ev4ulZ0})ZaR9iK zPkb}i7q*YP$eZZpcV@FN(bly6HikOP{ovL+mQQsN;Jo3w!?hfvQnmlk=JtV50`U(gA-b5Ex;Nlj86p$R$eds~DX zN{)YMZDv_d?+`4TvI9bb6V>cowwLF*zx&R<;>iitJ@yhfQJlHPggwEry_>0Khvx}6&3 zpziJnrr^Z2&Nm*A%KxjlciJR=?khFywfNUAYoIDUtYf{04#bo7(GRgqU6;L2TB06q zqO7=fYFe{5>4Slmg>3hIV+f19t*vhK{_uOTM*Uq~_beix*edr}5!k|xJ3ymV+{r)r zZVpe}%kewyGI8Gd;6?h@V>g+pFtR&Ty9e%A8>GYU543wnuE<$?{koiVMZE8P^&)+1 zu^Y_P9@#)Qp7lgMSs2d^8JFC9u>QfG{GJ|qjSg5^t|>M_10X zEj*k(zy+GdrZ*eQuZZoP`?u*^jpC;I$Y%QYAzQAY%w}FA^+sR71J3OTZ40%?hOS>F zX}@vk9)5T$Bios&FtTt(J5G!qImm9bgW{R%ZI&tvVAEf?C&UMj348IXW4D>9IkEsJ z2@9lpxIAMTZl+h1&yRVwmKuqPjaSLvtxjy?rjE#F>)|}a@F<`)neW{f+FKq^KMyj;#nn2lsd?&b$>flMb2miFBZz|2-B;bdy8dDuS1jXcX*qS5O{^@ zvU=TLUK)4vT2HkCRx-JS>ErGG_iqcV2I}<_DE{#jPgdgZY8oEUn+Wvw$qW!%q{rID zZ=TNE%l!i@7uULqBcI5V@Y&a(O@J-%?}-bU@0ByPp1fbU%xbJ%1*aCoWOcbud%jUH zu6<}V0{`rhrq_G*ZsTL#+5Y`{G2^!1<_#>7+M9l1B)lv5Hj@VQjvY&^RwcM%fgcsH zbk!4P4(vJYdeqsYIaq;R?M1mXVu%TeuFou-c5rx2_l$ zMZJj8rZ6<<$Q(jSbkXzl+jV-Ij3IBo#LAyW7>ZV&Q~$X?&AxaBqHG)Q0nX5C>hEoSL`R0(nU3T}WRA z9_<(2SvJ4^SvYB3-eq}n`585x8@(HP86nK{0w zOA_9ix-fXH+g9lLp!GSTs6YudVvi{S7H~L5s3TMpR>5g=4t&y8GpTv@CU&}(-Lsd= zQf;%(BRMe^2pc__c%w1Cv*7Gysfi!5Wlf?PUp(UJDtVHrH4riYq$+fQElIZ`BwobF z&rKQ&l~@;dlQt2MiBu0hQxYO!C}eEZ5Fbu7hao``2V_F02l z^oTaFWl;oV&X-_U|Gf?M^VbDF(oOo z;X!>D*nF`;*kQX|#+s3mhN^_Mq!`RONfQeRZqX$t{DO2G|Fo*Hu;>7tUUDnW-)Rj+ zB4wPOFRdK@_aTk5Bu1j38JS6&Mx#ba`m2gT_k9Tf_evsnob2%pr~Y& zR2Vg)W{yz_pM(8ro>NTrJ~pv%{*0+F%&$ULST33(8F414x*+Ep zSQ8K6jj;vsLD{ptu%S>U(WA#=l<7K*sbCQ}>dO52_%E&c(LcOV4W8g-10l&aJsI>P zPQew7K54kiJ$4dj1&nY&kmsh1&i4@jv<6`1bh9-!P1jUXat{i+DfsAdNtZuxr;!!UvMr zpRANcIA!v&mUdf;fl>NT?WNa*{)CX@3v)z01v93XT+q}*uEr2&SYN8-R%A8{~ z079_icX<^cGcM?AT2bmTP(?-|4FLNiRUTbs`wZ1!RPf;(LJ2@}Y4oD0YK?}BP%&3o zLuu~KR=fef_9){Bi}B}S*H8a<%V6h>u@!(yk)qOP7ID@%$@SfAE(~({%F$=#_h!zW zQfo%>6zWCay^$uZ(m6<^qG;ly%DFk=KYl+i*~0B)>YLTnut9H>L?)qdC@B&0Nj3%- zKG<6yoVmPwx6ONM{!%hV192~);bcO6lU(vt9=$55f3!34^D=q4-C23(#7dB$y#}05 z2AraL-Yj}hm_&pP!3IwLB3Jy=U2;;IORX5AJOPEyC`s&eBvK-ov2kw#gOzgRjeN(Gr4|LG z-C|u(djo(GA*YEj(L>Rtb@JpN7u%%IA_^7`=V^*YO_3ansmXSbbOHH!t(@2o;rYaH zK!3Jx8gWlvI{PdQ2D0~azko`S#x`RC+yIDu}IQ2bB|QeM$g-05+MMKBc)Mc zVIhhY-V9cTN%|XkGwGP{ZLFDmxxHV0VD0mQ~o8Z1*$rDP>}i%G0%WextZ zuqz$#u4Z+UGa^zGl_WN+M4GOqq!IXB-X({9EQrdQQ%%34riUgfp*M&!@I?uvyU6xA zJt6Ypj{nq(&)+sI%gn6sKz#_u;-Wd?5zwpiskMh^@OYwyvZoz!V7xie|^C&WTX zVlud(>&+=#1WYZcjapgu^>;M(asGHS8`@xYt**mu+X(L_W5XALkf5&{H(}AO9+e8% z>6iofs!?{PXNiyW9D}P?`8a?src{QNa!T- z+BwOqDZ{olbr0mtYhZ)u#T6?dP2OH1N-kK93OyY~8)O zQeX;HVGD|-FAah-1iFHy`Zln^k~Q~N{_aLT5w9m|Mh{qWp}}M{*k)z5C?kQnvp{c~ z?=7cf%e5^vq1PN*MVFB}t|>J!EF8DF*A3*zKHjruIX1dO-?z5Q%hvzHb<#-6opj#d zYYzt?DhR4(xH0D(jOwKqjlK0k7Ew*H5p-CQT*T7oK@03(V5q2o?LLg%wxh==4LYF* zhD9o<2SFhP`V^z&l7;TFB*gQ7akjHFr9YtjY-N;koPKPeTS8rGynmpiZ1JznrgMuA zaFpqD%|$Bbt_rgT(Hij(D`BCUvSI2d2BSeONE5lt$jBXyWD^S~u`aJpFO%4ky0|zn z!jO`JIZ?`DWlD$yxLj^Pd$Z)IMrf5vnBm_8ITmWFY5=v+w^CbJy(>m}(qx1uHVoiwF=`1(*Wjg8wl$noz}_CAQ&q{evZ6ROS(tTI-=H`bfFeuIq;MF?cmH<&nXU0$xY3m!Rf9`K$fC=RhN z$vGk^Uy3LV^u}b=IH%-b_O^n;C-9vT-WzX^sltSJ)>JM60~5JxNAWEpzO4~Xz|yfQ z4W1;C#{TSobl?wuO@b^u7k<=QEnpBPNF_J7qC?&5!HLwjy`EWH| z?BdQ^(X=0o8%Fk$T8!$bgai>@C>`Gvyc^lM`nh7LPkCoQC!MmNwuHof0PRy4#7aKW ziZ1ZikO0lWNC^8@&w)emN?bP2b)O<4(batsKnEVh__7ip4N9BZ6FbJ=zI_`P!jt#* z<^B_CrR2=L1=4b}=>MjkPRKWuYr5WoFv^RK#Roo7>guV&rKRQ1ZfCH&JZl2y%Fz<& zM2P5{=%nHEMt)(O^Gbppu=r=JdS9?W+LR*bDw|_AxhO)WLFJmSZbjW$O&i(yTom0XWknZ;!DlBTWy-&y+))=d0U`^7YJ5~yUD_CPu5XA z-R2lPlQL-5AZ;7Ka70p}vX!=Lz+Mjj_Dgt43Hkl9^~3ZZ&h(NE%_tdkkIgU`lC(@w z1f1)9`~#6%XX5x~1bkH!VgZmb&53%kZpyJ0l~95u3WPZ;T-a5e*I_<3f>AJ^bQJ2` zof0smM_KtyE?riBFNdc(r3zed?G0bng3Sb0d|TmQ0iQ-Mm{_dJsHGPN&aQdk8H%x$N0qJ^}^q>!~N=sC~c_8Pv97wkl5rS zH8k|Ccn6|H|KC}YD^LI2S1ya6Kd7uK9|}u8EsC720R(%CG*)wo7vR{H56AP$AK}<8 zP<~oWjQ(bU&Pi3211j@QGD)il{I$=SlJbimcc`xFsVGKc*hm>tCdo@kMo2dW)+88r z=FF#hkpO2?=R;g50uw%Ggpw(nr(jw+eP16>a`ZHa0;Xbe3XKAoUNl_uLzaGY`8+$k zdUZ!jlqhM_DLyG6Z>pSHt=Q=N;m*H!-Z8B%ZTRS0q@=tIs5CN16mx-!0yQBFN^$YR z=iycUD9tAm4jXcSOkyQi-$ith7lb-Ee8y+4&7p?aF4hfP0;Uk!IT}tH&QujDNOV%6 zpMiNf#GItL>|XvCaz;D&BWHmxgd9o2_h^ zDUnrnxyzucO9c{YGu&iP6-ui`JO%b94>n0EdT}EVmw{vjcR3^hlzfy8fQ5>aH!`aEI%(%3h#IF0fUIW3 z1P+6NlF_y%pHM^Z^f#1*w(AbI2? z*~Gvk;LR<~0~ZCo`=VNRtcVzaNMI`0r$x0`s+v_pfSF6pE}9dfQg`i$bAe7tjDWu9 z36D`=gf5O?f@{4kD_Cr>{Q^>qY0bn&_sJ5~rNo@33fF=Xx9BKzL5tk5?UgX1?!&q0N4-^0{{d7GDHJF08n04uc~4J>dLvQIXNUb>PpbkY&7t<&@HpZ znxIDhgT+7xtUUM1|NRgt5db2hFe3s0Wq=KM3C~{Jaswy42~Wb)cy^~wb-)ISz(N`WS?oGOV{lz z;bH@lM1TP-zyJUM3=PW6uli4K{phO??qkFI>)CyEbKmyZIy8P9FV|t0 z$)D%!^Kv<~Z=8GVk6ov4fBmp!cyD!*wTNWH6iY4l6luK~2-kl+5EXv&;?D-)Kdqlz zdVcn?V>IU2x^(ZJ?qmA|xj^6R!gEC!O6W?G7HYgt;Z*}A!YTr2{k^1KWGnS^GW)mY zYcgpPydrYTkQ|Ya|FyHZ9!RI_J)oz5%9RA~HT%!-uakU&-VVQee>?`&0E?uj}Dn zI)3CaQL-aM`LBXV?ktugex-Fj)SG7iuM6pd{?wfTOj0Eb8)CUMt9{U6>5Vg^&yib?TUTPR@TYAPlMeiC zBGcoQi7)Ye%hxQaa}kwADD$qIKfmeSQ3Y!QHe+P_WcHwJ_{%_tlsvso{mLv*?mSl5 z6B-`wtL8Fv1U2RREag!xVy<~(t|XW8V9K^aWrXR+AKVFg#EaR$6*%dW$SawoswnZi zpFssEF!LsIG;*eWtHZqg4_oUSllQx?$9aiABjb2t_??&Q#>O4`i;3@SnwMuK)Krh#yUT zFXGve#PhB1{=KiR1#aHn*bR zUU;2NSTap2iZjga8%GMS=mRj-z0P_4$Sr3 zcfG=&DGIDn)*$)DN>p_5i)3QW&{+}B?h7w|Dkg{@=DNJ-gg>BhU#BM<4=*CyT#CdM zkVk(V+YL{`>OZN+@8aJp_~H$kC8p=BcxCNkN*8+zNiQ~rpvm5!=vuE_zH{sNub%F1 zF=lK(E7dsY()S+Wc2KpXWvZ_)`t|mY{kipMDT%B6Z@MbME;D%0#CSuG5AB%HARmdQOZk-@vT*@DoQRK*Dx9mKMmX>&TnF zi&$6aE)j7hG< z`AUjBKCoWi;3yebtrl0tJNlizmds(GR44L0R)n&J$LE}b6CQptl*1?4?{~c1GGkXl z_%#LmEQWcrfNP@4#R2e)r~%#4_xs};Rl1Dp8q*u9w*?_~6CAe>VLkQ8f2?1>n(rIQQNn zhWxAd;DFzo1s>l4Z`iK=ga8l^J5$$bJDx5DAZ1HIrEHJ08ooOhpP`5TF1THhbQfbN zWS4IRCIea&fz6`xi|~(<=}6bQq<)}wx}Y^K`SMCEF!pE@Ik~E^v2g!&3O>G5S1-m< zcCL}2F1l>imO;iwrsOWEG)l3f7`H}}SFpOrJL+}joqB4IKkfu^K`7ZJJp$B?2W0F7 zW}tw=n=0Gl-gH&|@PhSa>T`{CTh6jTCcF&43n(f^phepcNbOPA)Bi@*6ztjm{`2I8 z!+=?^5=tp{7u(_U6aueB87Fd&lpm+Xn%) z*NYEKWC?EZc3f6@XuI}aN!93RH{Cn9W4n)3l6mHmQLjRoW+fxP8;x%(_|SL3|4sJp ztM19o=jE1qV@}0;>g*tkx`UU0zrTKZt8RAtU!I2df`Wu%D?3P5ZzBrReGsY??WXfh z3_K2zPe1SC>B;Wuu&U0`bise>SD8OP1%H`s3+26?s%R5`5P1*^`++`VxI#V`KlH=U*Ua8Djl1O>5iE4 zQaV1;Qj_VjU%oyhJ5d%MC~JbcZhw?d>BM+To!vOO)YVzfuOw3u#fv*RUPp?8K937i zcS&Nz3Q3`!t}52Dk!<^O6g5><3Bz_W(F~-V;Kuc|v09=|tBEcgYzgd2Z zlAU1q3IbQ$MU21~c>83BAN#f+dxN`nPUaT;w-!l!ITz1W9&(X)`zn7gi1ed;WTitI z+YDtlWB)9RNE^k`NjJO zHYt^D^y?FPmz1t9q6scAJ6=!QIu8PKU($^W42NWe?*^|0f zXkMzT^baWfDdGu@JKAJ<(W@q`&B6j6fB7NO#I0enq4CK5HxC6sJu3+yIkA>n+WQ*oygI2smpg>^ARL1>m+99eI!aVs@>F>DPLbk$5l zYbF!sT87q4EK@RkZo;}7biY@dvWxY^IT~-Mp{GQ`q}RE~rXIkFU6w!Z8y&D~Ri~j* zk`p>Mlh>vNC6Gmq%_!#caX$rMGGU7{RIRvbz&2fP-bP+I4PR{>&XXJ36YB^FDPMeJ zel+c0;APg*Pt|XJ6Z#&aV=knlZL!c)k$gSP3et_mG~3=g#UR79!WPhWS>MEIZNIYR zN~<50vG`PVP90~$N4--vpE~|Aoh8uQ3TwyY(JQ^s=gvD`eYYJe(jR*UxAP#PS0b2NIUY2uBUcPd)KYsDklmW=|(xSz?ETd1t-H`kY z(BKs8Prn`lG{5miK1LFGl3bc#yJfRa;k9 zCO#~;qo)@4Yzx}^JXya|XUcO(!b;nn$+im2t(t_smAL8_yJbK7A01sL{=TTksv@s( zO9@iUBfu_gO_|J&kF$VLa|4>Y<lNJUcGI_S5hSpPFK}wVwjdn(co8|O5oLI2Emx|_rv z-f4FE#ugG@Ii9$w&rXJ$mUt~+`SpVfhvB#9v52!T;pH{!zCv&_U*8sn%fMXlYbe!E z7#^pZ8}?oPP3wtEmfCe^vV!aI@O5NEZVPy(wYMziGqPI0Fx+Qv^X#ttNvWy-B|Vf6 zb;hZJQ9n#`4OfF&qeIuaJvz6J{<_@7%HQs!Yi8y=!(M?Zn`Y=KgXSw16ayk1U%KA- z`v`MUOYQ)a+T&UTJaKQ>_f-3OspFp3t9IaNv6BF0ldHe0LzV18^2F(+huQqUN*Cd) zs%sH^OZG#)l!{mP<*IH*#3b9my$7GrGX3dl@Oj!vD2uIpOl?lU5m3S=pt=jhWWakn zU%S@zjepzRV`K|c)FNVcO=T-fDHZvpEE67W4{|i${Qed3=>FHeny6=9Qn{C1SZ&eWALJ|KDR(3DPwlfskv>doV9lA0+$+^JYA>KUoTg&zg3*!B zSwzq5siY)jCeB|txeudUB(+qjs|#|CZ;a6~87YoCbt~c{fyd-2O*LIxHIT&)x5M%zJIiqrmnTaph&DQ=7(?hkoa=FFW&{ z3ga%x!2G}iheJQq`2I)d*?ze;K}!&Wd@}FZ(AveLO5?AgQ}R+KL#fkYXXg)3LQ|di z;PWS^e%_m#zvVd<{HWnUo4&4iRVIcQLUFq(E>Z6#3+!BAwmQEvCgIQ;!C*5Wjx!>Q zvcDu4pml7v<|{@?^Qxr{q$JJYa7uGU%v2moot)4XL9Sss*jYYZooKA{upCK1DzFJ< zP=168_PFqgFieqM!OuUHB`jgVStU)VaBItdFu;p$2IULKqsjpOtLlW*0`~O%?VWSjAVY&7|1~o^4+{W<&S8A(~xPk%)ea zui2yKJY=iGp4r3*4%}Et_!Z1$mDcA{&_UV6JR+nN$~>}>vXeten!ey>lG(srWX#Fz z@vGOY%_rJ~FE#b#x6?%lr#7}<|C{6M1ElLhC!-&g=*TS+UfcKcSJ-}psd`^To z-OcQTtYoh&AJr*!tB1tWnj_4CN&GmB$XLQ>#o}gA_RDzri9eHgRb8k{?`S5>U&jeU z=7+B6XSW}ilF&cA9M0Ol4C>svWGFo8?KpwR{LpNvnX*qgZ(jzAB#V9SGG2Dmrf*Z2 zk&hD#ae(OGu!<+w3M~KBzNPGcih(C%js+RCu}n^gdl^sW1sapdgz${RfJOkRE992) zw0y9Pz=(UwJfw~`C7_TqttV9ZjAS^5GP9i@$uv2S34+LyIITFpyg5XY_~v!TlAx;A zd{GP_;(ojfM3bMydFePYr*k#fEyI4CDAOjmdx=T>Uq+o|J$xcNc7rI3*W}r^%#sbO ze3HqI%+Ew7y0MZW>uTa9Wl%?6ZbFXuHZ5N>qM)g2dwMp{CR9KpwX)Fs1Gl>jHzCKEAmV1A2N|`C z9wX!#ieZlNo`+le^w?~}O~^5%Nq5*sISfM=8?0o6MCr6uyEZ&aYGPh9X^9`bEML3Z z+5}*~Yv-cgwgqIsVyJRYH9INeMVXMoq#EJjvP@y7f7DL->>H^Jmc)?|bJ{6#FWyC1 zWc2rLmhJg$usQjb2P{-XMk@QGhHC@$xaSiKt3k7EU-4@V#OU&R0rem&Nc?jKq$6p? z{R9_xDUyS5Qj=r@e0g|D95hr#+!t#dVv&==8;=~B^Q9nXz`=)$6u_8m&C?92*N3p0 z$i>lXR@H8cwo0b9Vq~Yw4_q_YxaV}dkob+NVxRaY0xx~=LIuXrue=gGExWWOJN@VD z&yB}?>m|^}jGID>l-nr@pV*G7Kk5=c5z;d?(RcH93iL?w^) zxTS-8Xat#%NZI+*6YdHzrtO5FWH@67q0KEIazwQ3)zn)`^z^Z__7my_p((PV7*GV9 zd8Ve=L?tLGB~zEy{xH3Sc<5LPnTc|=u3?0VWOIzQk0lP8VQBu)-Em(aSOHzQaepF)mabmVzq#ROoxHcNs=b?q69{{W@PLw(C=a5 zD0}IYe!B}s^bo(M+FX$N?d+HQ?&Dd9U`sAu@S*~=&S*X^sv z9<5h;wR47g$>u;+Qi28(VU{^Px%-67a7|onsHFao^$=kVaRhj<5E4TKb+QGlbQ4(< zYJk(Xro%<{5Iuo=ONpLML8e6rDq5s$;#sAb9v@Rcxi9F%I6CW25UvG4O75XO7*r06 zt^24oYYf=hS8Rk8jtSa=DUgmWCpI$ou;)z?&v(!CMQ55oAf;eMEMkuD5^>3~tQi-E zI^y}}IfbxU21LMTSQc6^fa0}1b6JRu5PV~f_?UMyf%MXVG!{fWpb(C@jcnq=K~KAL z%-z6QjXo4h2`J;hoFJG$L=IMYjrE}EM(ey#?)vZ&Rfq{9wD}@1F(6}-XSmcNi*?(f zV3Sgd%oBswSo0H)+;!Bk|S#bHLwK2RbuHB^)#^%qI8y%G?+GkhtVG-m$v|FPidtO%JJ3&rJB1}9wtBCYcfrEQ8y zl$%v`=Yl-bC#`y>6UjIP4b~u~MGD}G>}uhVw4RZeF~JX!5KFsL;$mEyVJ`Rr)+8~I zlVg44q#x?!27<%J3KszofutmHEoRafpaT!u3Qtq>(&bNLi+Qqj%rW;0LnHue;t?WWbT?S@v4i^xM3o@Ll6)@%28$*@ zjxmO5&U7eygGDC*I*FWm>=A^l6E4<|Vo3>?tw?iFw>UkcY+yPoK7!LJPa_18Xycd) zJ_SLtodgWuJQ&D8=Qw*ycE=2gk#DdW#wfK=C0Apz1wt^w;<#-w zfl$;*{!Tx>p)mjcXFUdUhIJGVqP{u7-h>8rQs+f0Z08sD#_6PjikC5X+6}%zf{|=a zz$t};5-MNx#LD97tOSM8L9PW_QTUz?7&ORX&N3NNTtr&O(K$R+-s^Shx8FuY-tTYp zo~KcF;brYe7YNE?ttWvRu{&ne3K*vr4bGpI$-OiFY@d%c2{0z%7!x>To&Y9*0+JGi zRN0C(8PX{7HhYTxqZA9xN#04cw@k|eqvSXf)@IyVHStG&<74lktDhdbRe6vx=0==Z zAl0DeD7At8k$^e?Q51vfLyBHr~7!^WWAPEM}IRn)xW1ABeW)&&*xc^@W*}3yezt28# z?EJXnfVpxXxSuE?))pT@SFuDfTsW+?Ufhk%`^1l?$Gd~iZBO~^6bFMSZEOzMMS|$M6|K+ zbGMdHRP^;)Ilbwh?Z};tzcdd=tH)KYe|mQj8#NgfIy!!?#?tNmziKGh!w_@AL` zqi5uE@&T`W=M$(}ss$vgtG|D<(x9CUZ>H!N-|4e^8wufV#D8F65q`fwm$EG9rqD z_oUhI7}IAYsty241}NaI1ZfJpj-*^epp&ArD&0FAe1_@-!*+>;LSTe?Cxy@>zGd7T zCye?-@6N@ls5%0o0gIs}09yrehfHlmw6auToqub)h+es}z31;F1Y64aXd$_P$>kX~_OO z2KQU9G2HHVc7DJ1F&FPsXXgLb8A7mWTuc~bU=>lwq(LV+=oMS}xIS8@$69-({~uAd z>t4`!xg{`XOz@%JlPg02Lnow!T4r6$L3OJ$rH`NYvBQ{&Q#sDQ6$)pTU~QlnsgbP3 z?3rxigS~i32qp0ez9cYKm`Z0sAR=HW$JwC&oTL;81|%nj?_Qh&Lnx83kg-5`a2M)z zddM$&<*r}&Bx*-CV%XZHm6WCoRJc8fwh4xTf`Ph(y}CwLKQ7gjGGkyUE#-2l1;QQB z04n+d^t@b49lW#aU+|0ZhXziJ3w$#Z{Qa2VreyV< z6KZjo7S$k9@)BN|TF54{$66uig`N5y9Sw%FjLLXT)9cgtd!Iie7}`vWcXx36jZci| z15`UPcD3AC=Y&=?DKREE3NJE5ndjc8 z+8|hlkpl_Ffe|gzQ8t+}QenFT{!XYnZ*J+TYhpO4wNB45vOFmekR$^Z&@vip+MO?c za`ki#3@{iMW9&29*aKfDoKLHTnJ{fzVK-@706y5l&ee%tW~({z*G`tJBR zsb?d{o0?XiZhl*fJ_M)JY}$BD)9cgTZ$!9_;BSsv6}o9{eb@V%BF)jO;x|pLPkX<~ zpBus6B(yGc)7$#~_ot<71b9=^n$t~h>wVwggr1EZZ)sY6y8CSs{RF4eY}$BD)9cgU zZ^`O2I88L`<5^A7+S2?6ap@0zhHyki``zreE}Cz-UzNdsZfi14d+XBqdjk4{rR*wY z{`S`Gtlw_{un-Uf00savLBd#(Ne5E@Ce8Gt;10s>e(>*@y^phmnVd=s8L>(K`v@DNcDu}~~J3zKxVbh2Ku zPCxy>z~A2;NT~mJBTOJeL`Csf49BosF@av7F`6Pf~*~^)0#}{pNm`S^o zt4Js@mRSNiA)QWl(&`lzAYmkWQ_{~s3; z2jlzhy!ZP5pj?IeWv?80m(pQaS6>~X`U&v;Aj-=x(fLX90{r}ZTwHv&oZD!!Oas45 z`o#i7tQCqySj?YLYN;EvJOi1Ub7)X8$9b+QRTp_ackNsUuVml=omMV0F!?h2SOJl6o1CeHjFTR<}c4oyz^Oo(Spr6AsC?w&!l%>OW@_H~sWA6NBE@+FdE`3>c zb)E#|!^~=eV(PD-i8JP#Ry06(76PFMva5jh6}J*u3cAsnRx@k)7Q^T>aROW}D+kc@ z<%lCvQxYLf>Zhf(w4s4P>RQ-6XG}5IaJ6@MZq=9MCJ{JxX+MAfCSXcq+?rNgl-Man2aUo<$RjoZo7P;#j2f2MXUO3wWW zVDoAENL38q=v8#64kAH<7`^#{c8H3pXK-@sPbO0;7)qJ)zrHBR2y~$0eB_p0If0j zp*PvfmYh_I$fW}ew6JYTQ>Jk?B~6>UF;{s-K1@ua84KF4tJK;*05>M+GESc@7&XY? zmEEH=w=^r$d<>p%ww~Quakj}vWB{bK)dFdbcsQWEyNoTZ$}dc%CNJLR9+9tSIbfiS zaJFF2sv{}8eH)X{g`BjRV!adrW7NTH{oFe`;_{BnL4W({#%3=Cj~{fqyTAc z9MScK^lSW8&f7-B#Uc)`ko0f_+6-3gMYHZHgIf(YZ$AS(+UT?K+AXm?+;BSHs@G8E zZp5WhG3I}U*d|hAd;|8cSO$8~LU?z)cb$6C@!aHM-zRv`Fo64%aP9O0iOoWZr!1OO z`}U~qeU^&A92$7tg{x}3C*;g`|5D~;K2&bHNmM*4e!5XDN#2Mo<;i`EE65KvCx#FW z)P|aI&~L7wzUpqJ+q@@keDbtNXCT05haX2fzTJca(?jM9nP)!omBtY`4-Q2h>lq!F ztCNun40JT~@Erxq0^!AWa zXjJxZmuElw!4WJ-qe9WODVAYO7rap_CRyc3<8~VI=mV*(WfS+Y>ek{TG?*Di-6M&a z-Cdf^AmC~^maxpEjrCmGk%$OC*2D+NbCHMi#D6rOMdDPtmz@(@Owpb?IY>eoyU#}{ zw*Tz!p#Og}zlZB5E77*NJv^HyjbJ+qRI0aZ^bU@SfGybDb58zpj&^Sz1VcVn``NuV z#sk3X+vxfv{>w#(w=HoNa*@DzzpW;d^DBNbQxSSd6{IlPWu_`c_Fk*sY$Y z8i;-z3BbFTCI`p4qN7&F%!bNrRy`;?OrXbvF#mzOfB?VSghW0Rr#TZB6_wbCZCbtM zosg4sv9rsP`o`;*d_w{E864kZupL_poFK(&qk7Ic%4PGn;v;?7v!A};Rml=yf65q# z&H%yif&^;SQ(P=T9H0}w-i8RVEzl9$Opg)OB5kp89ne5vPsw+CAb7Y{7&|ZxrX9`& z?%n_H3=U5FV5HDOBOD6k9$Pg`DLO@46zObeZ@{*LA`4AUN7mwqn*XQvJ1z>0;t9mG zt#HS2)OIofo@E69)S0x+;Nq9NNhDE|VaK;f$Tq#&Ao6;U>tooaQ4f0lE{*FK*2i(X zUU{i!bJ5uZbl{Pab_IY7%F3sM#+$stzPe}I1eQ*=4~^Z8A(qdT-tn{Hv3_8nM@`;A zJ!T{L>T&`6<30yPADBBx>u%#3KCZGjD<|oy;?LL{+wBIlqDrljO9S2`g{Juzi-vkp z3GFxi9C{qqmj#>Cqk89p%tIN0^s75f0Q3A}()2T@khfd%gr)7RsWC;9o{~3xf?6)g z12{TEQbo5uO0X9z+l%hEtYlu|Ezx@OO6eJSb0;X}(mbH6lZ#s0Y;VaJX!Yveewfxn zY6Nz~w9)!^R>?cyNCHi#d;{QrT#l`!ThbcwRRqMgIw4nd zyk-9YfO6#<^DZCjwQZ7c{PXR+1hh!rLZ3HbK5ZB5Ht)aTuyI7=Xhi?Wos5?Yy{2`kWC&N!2 zlb4h{*Roj~tjx$AOU+%NH4@y{cb*K(YPQXdZ;v<018&)=)N)>)J+bAUGv}JadK=(R z$hP1l0Bx>sgUOA&gO$!9^1EHp%=8wN3c~Rl`Pupx8W-a2DZ5i=Q`g_^qqJpRHA-!` zZaCLkTzHq2pU3EZ^7qvM1qHZ#Y6BkF*S->Xl1(@jke^}^Wl9s4H0|!b0h;IWPn6BS z)OAgPuD5sd{zQ}9OqBruONsq}eU~E0V5Mbajw52k8Q*xl1Ux17B0`f%>25Y90QxdT zfWj`ZoDg#zXM&=Z$VgUmXv0bnk>wIuB>=d~l$`6=8S^T7tmI#SY+!1B{c??sUEvLT zelyC`x_ixH)Gn>wXtbAd$md23?&^Mx^Njm%@v1Pce)TWx%${k)NM=I>)tG3$r#q^T z4^6qk9kY8f#U0a8!ttDu#33qmX(981%Q9S7#N6B2(CEd13`)5J(|} ziLq$Xe9je7V~rDT2aj|z`uk?##^s$j?NB!|p8&vkQgMPO)XTIGfslwhiw7Z4=$)~I zrhB9~rrJ&rxO4dh0Fo!6vrT5JX~ZcgLmWpWT!+}qA!n0TY3pjRej-5TG7127OOuoA zm_)nd`o{lma~|RP419A5_(4AgHSfJ)*hRR~BQ1zB3uX??z?e{xbe9zjAaeuNe}|}7 zbR7s$@hAo^Eu1*o({>C!KiVLn=A7H77Cb~I9QiyT@j62{l!a%B0YmUuS^GF#M&z$} zc=P8q?uZ7wcS**BMD3*3DG?})3RMag*7Mey6X9l|L%_N8NaRByYOxq_2oM^MPwF{s zOVt(xl5u8*pZw8(E}fy0#6&d_dz29yN#$IqITBGCi*Y3*;ePfKi8cofU^AIIabHh=@SmQPx6H9E3RiaG3LgW9HO8jueVSCmE~kd0E0059e2p8vg=D{oS=YOj}2d@o(lB3~2A` zp@rBQuFu22b~7+|{hm}8Lrse8BvKzdDn@d0BD zt8jP#KhMdqFcMO4;h5fB`()=`S=P>K1iVKFcs z7jb5OoIK6F%tpyUzqPhQa1ARC84}eBv!2r=F(XU|$&GgZt(!c_ywYaME;@*55fWq( zhkU8u4R3VOS}C9>45T5>&M)mKeVQVrlXB^1SfVr^Jbv$mAKwXAsyx&{mk{ ztX^C+A_G>G(2x;QI~$qam^jlnggz4)a)KoIosrdp3J#WDBpZS3XnFU`*(_vjy^ru` z3u|B`epC>zt-*yb54Dmr<%P}tgE^w`IwHF#Jyvu@f+>-f4v9U*h;z;Dvot{|&TIeO z^I%_jUB4Jtwdr?8u_cZj?xI-=%+@_zKe67*djK!`l3eTLp{7-NjCrhcl;wz46fJZn zQHX_J8teHdL%=oCBLKp>yrjy983=mmsx^i#K9O>@1v*P{pgzj~^WJGfO*estCjk(3 zd1ACq88}3ALIP~TBB}V&h#b_8<-T@g@(H{=w_q^K3-GPf5+cVT3nE%bIKk&A78x6n z7uV8E-~f$zn?Tr?7ouM{XhUy^R$M8G)LTpU#P*#R3bCu+1j$b}0kHEgfHo_HliNId zwxQbk{qJ`VR*cR)n`6t;IlUxQ1cXe*8N?I3NYIRGh#VmQf3YEXi+hD<&Hyb#Gtyfg zXBPxRF-?0t6I_U*L@2dmQ~x1<>S%Iztkt55Ar~<)7>R^aEXg2G6Q2VuI-FZfJZK=X zSJ0%Y84hD9CqfUQlBu*(Tj6@6b7^7&`)D+jLmy`7KG6tyMN@16#RjF57#E$54;G}F ztQv|8h+&44AbJ!j18j{oTCkX$Q-u+z#K9f~1uijFDZd!4oigttLSf!HJx0bP4q7}j+H z0obGx0bP5pF4lDef!HJx0lj-bL3N!#kT$tQ0Pmi)QdwsZY)v*1fOsZObBPu~ppK|S z&sgnblH@Hl&=pEJhG*^<11kPg>nyAdEX(Q?&f%8(bOJEz{ZSJ&OFLo)$>3)QVnj@` zN^rRzDV;HlOxpCtJ>hNqNTk5syZ~ueE*R~o(u;*vUPqV&Bdzwh+$^EtNINMClqtNN zF9GPOa(?;iqF~~Y!e05`X1%I^_61znqcM*32%-@fI=zAPEwxTdxm|mCrmPExe7ku? ztdPMPV)qIEf$%2dXN>+Oc7*r&cM?&LOV?4j1G4Grx4V>gjfl)2O(os;?>UUw7)oDM zxjzrCPI*53Q|Xr3&t}{4vG1EK77mYQw1D=y>8Rt6+on{icF=LMa(XiTPUBZ1TJvk; zvR&up6dnD`ANEs9`{T&nu|^4Bq$o1~rl{MfQKa`y^u%{6{-+{c{NhA?uR-5EdF}}( zcg*jKp3vnwIJl$^>gvLUiud$|Q(~i+|FybQCUtlp|7ONGOqU-v-0B7wx(W~KMgIA7 zpI6;<_JZlP_h`%3`rG_Z)z{aqRv(?l=2WT@Zuslg-4Sl{S13PH2M$-i`<$LSF4m9r zsfFR7kv||IQ5M2AV;OBlBkyVX_kcjm0MXDu z0TckB0_{aYgoNts2AlXMK8er4*kT7AKy6Yl7F&S~LP=5Mj+V=5;%>r660P06G#a_} zQYndvrN+r2xm;eAX05u{2 z0DpFyY#b>MHJ$D6o!dEUIjpK#wYocW_ppR@DB0m>2XJkJsSJU)+MGxTSTD;zNjyL6 zPVdt`{de-tn7r}Ha&X?2o%rt#89njl*Ju9l<-hmA)nngpez)|`o5Reg!a%<=?+5A@$t)>3go{9^v0KQXD3@*|k5=P&k=^XZ^@A2rf_ zSF6gLQW&jN3N@bMSLEbUWV|@EO8BO{@gDPUtNCI^R-c%e60X4d=lcA^<6VsBMT_+5 zyh@Jot(TR_lV64>CsnOL9nDD7rFQ|bkt>9a8_dtYT;VVO@$W*Q%YNAPwtrlEVDl7U zdh@=Iq3-fEn0{bKZQ}~@WKX=85=)!Ci>D346J!& zJgW43{VB#*WL2YjZT&-+>>8f2x32f)_cQ+3`mo7o#(zX63)aICn1qf#|2@q46BBRI z;gG{eRA{2y^Y{mu~@j54W%PvO$4T7nbDpouN9rMoB}`;DCQ=OH8A!3nlMT#lJep9~O(8L#e!+Sg zS3@;u+F4{uqN6iBqnC4O6MO3#!U%gB6|ur+HR1Po@!VTY9N~uQJB*)C`jZdim+j|8 zdbN=YXS?Wc&}K}>bjDtM2}9B*=~t7SCu7K_e51Mns$d`t)Txd?ZS+v=+a3+PcP>5? zH;z9KeysJ+GM6GviLSs0KSmqbk5g01u;wKS3i`S6g-7#KKz6c2rfDP5;|KKu zG>W-($=61$K>jAAGpW`@6Sm)D4OsXNIvxgv2fRfe&y$fo=DV}Wf&b(0=kUx;zpzgq zC7nozF$?I$VN#9y{ne{M#10Ayxo$fd>v`t z{5DcrxL;u`!uPo;q2Mw^{<1=YO$8J7HEHXkRuY_wgcRnSIE;)3j@hD2fgm6GxQ%le zm8?=TZ=tF+K-Ss}VOd|b*qq;6=Y(>BC{P9 z6TUQV+=z88teRxVTv_#8%UWe|9#7ezbw86BI$ijimeJf5PLhjQm-US8VM8EtZhjkq zj_I81uM^l<$9;r0p6x^P+MtamXhKz*u;}8sCPBNOxt3kklRn!SL)NY*7I5dsT|tiR zWDjPA0-?Y;oa17hYMW}hu+XOJ*Q1)Es@~wtN!e&$rv~jW?);CoAzR0CcpS)i>xFuA zDG*qFwwKc-70|Y|MN@Xqut!QGL{tH@4UT4H%C4*WtfmGGfI5fP%8ogowUmu-IYIzk z(W{X}G-CVBhTE!~=r#W@HW%1a2ewj|gv)SCe37Z4ZSVlmsXC>0($hsNVNy9jVT^cO zRc_*j65}dJPgd612gbaY=+G>5%=WByrGEx1l1-tmW}_aYa@R(#7HsKl)fhvaGAu{Z z{GsR+aicSsmd8CQt~CnO$wJgq)w&QR#n5itdNkYp(#Da>EyUyOA`i(BO$F-wi9IB z60U6Wf_n=&@Rj|GmAc}OJWlM^HKe%7!ggH7)DK+zx_8Yhy1KsWtuaM|FQ3P>^dhcW z8B*bai)PDj@vf=d{*wSmge&W)DZX{Fs>MQXx8Doea~IR)b8F~bD_WQBR)o)E)A(CT zPF#&+jS8z=W8=gtZA!cfL&nG5vy%-|bMeI-xxbA57w1Y}8i7r0C6ZHr^rw}ffcjZn z$1xGJI73mt_|XH4C+^UTFP6rfT@=>1&>5P`(`{_x@#5+WpP0vjs(X~psICkAO)cd% zfim#zId9{;cH~^k@`|)weN{}qSVCCtwBHr0Iv|{<+J#+7lJ$)3j6#FZ;5^PkvGN7L zx0OroXfqHp?>0s09IO);Z&UZhu4YwVgG z{jA^hwH)~klxufi>LMkMBLt@*e^Nbn_# z)(fMvQc&f^)J)euc?CZ>{n5%6rrO6`+jd9S@5-vV%b&=dvk&mQE}4t>O_e`C*!Sh; zoaXQk-clppg4qD{tgZCh73=F10M@2ic9n>(LAy*X-pr_N7HKE?S;jMD^z9kE2TRTl z`l0PD+94@>T~iOb&YZpLvh4jAY4f93b;yW@fFR2xVO>{xY}sv|=WLpHYEC2X%Kg$B zj^pDFcCf005Vm=Xo@{rSrk%R(=ElEz+}p>xV9M^lW|d97o*96-=a^{yP*0<)v3r%7 zy*O~sT|kMQi%#_5A~>BB-|U*RW>p8HJAa>*|TH)-$IqB;#X%2Eq&!CidCw5*1i5+cghaZ479fO z34?_9yg74&>R@j7qgp5qz9$B#-w%sS9oc}@ecBTS zL8 zO_({=*2C?8&f)gq<9c{8b2zX~T$IM=WB6@)Wj)ZWqxOM2(yX(%-9>c+>ImzA)T?T^ zZHdy@(V&%0NOPH~=@&5RqLzW7tBcekaJjL3o zJhH7os1en`Y>9K_XWAq)ce&^F>14!(Vq02aVAbJ^gOgs?m_T zsAW;^+UqIym0ixbwn}x*6{6f}B}|Yi(bdZ+y5O#1PFXNd(foIGCg?YX+aSYfwojKak^gq?pEGZ zOB&ss4TPmER+qN}num6K!lij8x`|8rb>{`G`*@ks!j}7U`q+lt`4$~jvOa+wjvjZ> z_V}I~+LvcSbI5jR+Gh>_Ht4)HdtUeVW(M6^z5SU(mrR<*xvIRH`M9Rm&F8lpn!f>i1j)H=-WzZ!nbeY9jmI`|$$ zx!qH1^aGimylgwvOw1N*Itd%Mb`9MS;HPE$!E>$W?YDmJBqfupS89T03k@9)8H=<< z-3V84t?(2I_I}yOWV|lid#Fo|sF8=iSbO3X?ESChJNSLKN~=`U{&KYyq^9ZWUf=)q z5q7*P#l}TSqv3|nzia0W`C;Q)qn^7ildiZ9u?@Y?s+f`^!wNySi-rVKb@u%OhKuai z@0V)9OmDUuZ{La*pxa)VNB$|((ohf86q%KM!>mtF9I*~le{ueN6Ql*+ms>n4me~d_ zXg0IdkiqtJvo>Hz5QO&ZRSr1{afP9(x#`@kczyIH>vCMoh~I{`yE=Hqb8z8!_#fP_ zs2kP8h0)(Sin2L{&^KJLcQ1WhVLB_jr#@G=p-wxvp-|VXu**fi zvbR~zUKhj*G>q2qUS~kA<+r3W_GG%Vy=!aDZQ`6#xR@sS7!3RzT;+QGcZ~Kj1-;AZ zUjz0C%=vxN$IV#fb?pzI=mI^v@4M$_T4*|+XMKcFTm z{QcwH-&mF&wWcLiGU4f~uQvjPWAEDXNZ0OHe%Nej3jUqG2WSOG z?cKT!ZJfB;b%zXksIzWORnkzq3hEb%D15OTEbw2F)fxTR{iap@iMiw zjo*IoSJ%+(3^|kZHeczli?dkQrwKznp!JWjg0efkpB-&5QBAB0(Ae$zrj)xeTeZqX zb9-Ozfq3vwyxe7o6Zva!VX=+TowYL3^F0TX4f{QMC)lJxO?wfo4JMc`Z{YEZ;(cInKaaNz()-IR2 zlKq$t(f-xbnNxefe!#=w#86;qX7(Kg3F&J9x)kXJ_pdCjHPq?EyVna%&bL!EwAux3 z{k$}_CiR8U4LV3mwbunGQ)<>7XT#qqUi*YYg0W}ao^5sCq6)XE&Y&CeK&Y#j0PIhS zIVa4ec4y6*8-rIh>kcxCozUOys_x%cHHCFlM#19_EzQ@8xw)Ws9K<2%N57)Fkhx4-5 zrCafte(s(^{%71ne%24aOf__xnEjlzne_s}xW~r_z`Qz1^Abn@8 zU_T{u=y2SAaGuB^GxO|)hvUX_@;<32KPV%tvgEPL=pLgwjQ3AA9m!1-3-#7KuoabP>uRDl0GC5X@)je2IW<_UZ+rmw9 z>)TB?z)wuzYfD(=XT^Blu5=N)>Y;#Z;7!2y9xJd&6K&m9H~E3~l$KJW%XPwLU7M2v z9VX7kMz82!^*iX~TRqo)#pm;`V_nwN1$~+JKW)ss)Szd3B}v(odi@<8<8pF!*EsI_ zqkS|3qOOxh4%1u7uXrD$%vVW!HmzeAeAkKGpGkGR*yWe<^Q#sGPWUH2E4>_+!S8W9 zKB3ssK}mOWz6Cv1^oeKui={#{RHOf#_4z0L%2>Ipkn@Eb+g`ARLa$RplImo+jESFn zNGOT$AG=SkkH}ox17!}*`WxMN&q&=Rx$w2??Cj4}ygDYR=8PS65}z&xhn(P1+q<$hV(kVVi~56h(pijwV7TAs^GXR(Q6Xl zw|~<+9WSl94s-}*Ua0%kaK{Z+ZJn=vOxIDQ7{vdd-N;MW+;-OkVvp9v`;Di6Rl)!D zPdiVo4Iq;fgDV;Sy}{xs8?|DPd( zR@UP^R@zZ#%WwD0BH%0THg7+JlYJ2tl;n0^9fR0xdqr;NY=06d^5paqh7ObimK zXfe>C(;awQjz!(xkJv?{!sEbYWH0Ui^R}t|utwGElaT&BhPa|fnVXZu6X|mSG9qJ7 zLl4yAKU`zQaEs<04}r`UUp&hxc!5obmMV*!MREnIbCf0()*>{RLWZf;`jsZX3ngazmh|&fuBGLX@CH@f2N#B?{EwJ{v3R_#77- z|FG|k`!pj&=rapY$*Cxm?w4F7H3}-9QMwJAWhh`cX{#k1bQ$@8De*+bB@$>}lo%SY zQ5u>kP#u&U?8FFL&>*RalHt%11)H0nVc6SD#>Dk^Sg|3=%?)rY_)ZuqF$!ygMDEEg zC1R|%;Lwh3y1T}#THw985HTtWO2b6S$$=A@#afIg%xF{C zsru<2{FIYMI_~}fJu$ZDbRRGj!Z^qR!N!M5EVvr+JPiB=#}S^1?EWhp6PWHl-s$~j z-FUwTbD(`qBVH(hk(ikBL?H>KMRNm`3xP}F!P-K}kcsFyOqh@ouqC%!Dh^3nAoJpI zvCw!1v?xpF{t_4v*r9Z_*Gx&R6s8Tr9BB^QX8RspK~S0}9{vZB0^nLGC-1MPAxrXl3`mG+IM*m{*+=YJ>_(B--aQH%~O5J z$%Cvc&oJeZ&~zGFbI?pP8QnCT!oe?IjMq6@&_gL{1=!LL#5VzRHHR9Q!)Aqc`sld= zzevlmdA;yyeC6A|M=mxdU;#79q(~v8NI8Zl2S2~Ni`<~F%CjSeHyl#UxQ2FN#5apA5i<8v_QfZ&@UQDOQ{rQ0E##jI^r~z z^ek;3KAgQRM5dy2rM0JE0t`!(C%OzkkhD_L=HjH4^&a>Cm#qihn?8!57uje!=JCwE zJ~_@}%uoOeWE4^E$uyA7;e$&xN1{LLUw3>RFTxy&yGSUq9T#G4CzgvZN(_{|rwxdqbsf*6|yA`MbWf^(%vrbHd6uTE^R#ZZnCSmE3}V$wJkBgyTs zQ7O(!(twA-1&eFvL|*kI5T*n=`wbiRrKm7w(u)uym^?h`h+eX#00k3|01}P7V7a`Fw186YbI@<%`Qz{m$IH#^w zb3!SBb8aFDkSwTe8#tHC<|nzYTF#QQA#s4}OgI9wq)bSi#bFX;36v@hwH7WRy@Z9p z>O}G&M2Q1`)Tx%TP?7yq?gd;xk~5rYi{M(C2^P+&Er^7~m?WU&ybM;~C8P^ha&81o zmL$t)ggzV;^S`hpn&@ps)qbRNL|_6j@17z_xUbA=YHDd+fnRxZ=$ei*-a-@hN@|JT$_dj2ZiUy9$5dmZjBq)PThN0Fh5 zYY-3A(@Bc~l8`_NbMSTK4^Ret+%Z&xQ6^)DAOK8i^GxI|d%AIus;P(?DI;dC+T$|0 zS&8a_KtvYpo)bWt6sS~~N<@<}XPb;;GWBbW0@2uF<|kh?0_A9CE&+r&$zW!#y5lnG z`iReGVTy#H0Z&{?ktE%Ih(%8=f}J`wtcXcYeNIE^q0gIKK^b&U8ceB4s&m#}<~k^4 zkPOTq$Xb_H)Kkg!JM=Oq&r_}E9d``IGW)`0n|j17t(>8^m%#aHCcGbK%SbyZs@l^D3d{_6Gle5 z6ejqbgt%YNh&CFfiVZ!j?WUA@oZDc>KxbJ?m0s=pjp$q zEGZOSM6iRxqDiu*p+Syv#<-!6G<1p~hD!!2Qd6>Xgfdbp*=wKI^F)48jO6ZD8#O@_ zoL73=P(`6JeafLOh34zXgnB7aSJu?HO=cnmYeoefK@&C)Bi+O1N+O**)F`Y|ai{pL zhN4PxiU-x67!xe>Ys_e3W5lUYmAW(2?qV0yg^9zV=EDngKc&#VFmN2Wi9L?m?|n`` zn78C*M;3f%RXJKIH%6)k<7~Njl_m1xBQkwgF5ZdztH16cCLVSFmF{a$-pMj@T4Kj5 zlzDqua>&~$(#RRgzWQ+4ocIh}YD_1x!}dw9?EBOe51+mHz`tbvi{N%q`sDE=JZi0c@)qH8j-ZV`m7nkl>L*|e>HBxUNGILd7bmSqB}_TF zyi=!MFChlk<+F`?`IDYOo5|2#`bV4wZ{XPX9v=0P%b$nmA|qhvU zWjR3ya*?p25eQD#O@+BH8A8}(_f{4YlV2(H=4Zb14*M&-T}&-fLRxSj$pniA5k^5p zj|0-MD5K5DlRJJX(M>*zm~9XLVdl^HsvuHEL~1$eSct^eYRwSSI7tP;%Dn@H-gien z2!PoncHpqh{Cvptw#I$!zflar8(KR_)6`oOQz{CAfX;>qib=Q@Ikx$wqWLEN0{=jJ zZ5au3LdX$Mg@#b3@g6pI@(<_J7(VY~D*C)1b|{d1mDgA`>N5 zv__VUmgz?ad{bE*2+gsHqFls>sE`54l@NnUm@H6`iKesI9hCN)9DJUfPDYXY{K@ED znaV*X6cFf{!dk^t(!kDUS7yD}q*@QOM#>I^?ECI3T z6%GRC$N}SuCrhcKc=|9TSMj5tEE>{N!Dax^1~MiE=Ro;m=s<$XbUt?M$r58k<3T+M z@#VH;4MB}cMi-nEebev}@hIo;$6Ht{tZ?}V0v!K$Qla+s{7=M^h8-mcB|~62LAB+~k>)*VX63=8ydSZA`C`RA?DFq?R=>=dzUDnF9E>=~puV)iq+N)Qa@Ix_j7DHCE0h+fs5q$AKUEtg%;g| z85up26h5`){4cO}Jw>FS>}U#2vJ@RyGby3bM{Mnsr6Q~q1{Je`nRQDr)7YH^r59pG zp$4d6gy0H_{ErxP#Qb24LiLR*3@O%Y^g&ci*g*>MhC5)Ta7oEPGbc&n(t|oorWlN+ zBx{7-*eGwj?d)%5`l_S7xrR*X)LXl`3ULFQmB3oplyBL5veOUS0gYS0} z>a@93VUQFYq4T-IE+U+IO1h@l^0;bq<^=4Qbbf%XSys*iU-$>?k4(DQ{-yZhue6;1 zIgd$ZI;|jIT8tzIM>#-x*q#xk41^QPS-!C#bA1V3Ywcw2b`m)NF{bLseozQ`Z?T0k z0_{-;`7hl=q5SyljU89%e*N!Es9 zoDn8Nra_aakVb(}ge&ZJVAdR{VF^6U7SVhb#uk}oaR<%%N1l-j8yjEa3A@Mhkmi#1 zNS(lWz+RQ45h|8B1ZSW?rTX~ccgP>SlmFWF>)UX_mHBLDgUInfR$CaRrRya)11(BM znFGxyze5qiylQlu=QGaZ)4nYxoLN=_TH+6&NnC0&78_Bu0;L5_C_M9*+O@ZADcvuI zGY4Cs6V-m=>z2xF$UJ025%`qAIisp#A7qM{oPw|@mvLOJjfD)p0I(1c0{{j9Lqr25 z08npK`zp9V@2|TmzmtjNT3r}JE87JIgLBKwA@C?g&-(QN1D=TLJROiF(nKuTvhMEnHny!_Ka$eE{v{;q${vmh zkCmw6=roH79AQRkb^K$38);CB-*_?UGswt|v6O`ga3TpR0DvI?8j%3F20Jp@iHJ4} zTX=cKYTNg&g|b+GElxq&3PPiticF}QQdJj(n5eKa$4gVEvZTFIB+W^(PSR2Tzwc-8 z$a&Hq759}#-B;mbcvj@?k9+QU4f$`zmL7X1+u~Qu54Td>^X{JfWBkU|zT^V0;_?fp z1_yonjeo_9+xUrhxS`b?#_#7oSB-~{_Wv%n(t)9qBP?PJN<|N28V6$~_()Fqd(WQU zMo}-Qg{g<{FXQOC^b@Y`J#hc$QmJ?Mc9-rKRhk}Wm)CQa-?-=8-RW|0dnZDm_RMN^ zY#P0zg3aUH!H6k|m4M*+`e~fCjz|AC9SgYlXO;Hmcor5Hdlr`kp`$g=(4%s;L&Q8t zL`7Gh%G(yl8n3T?xH!DnMV{)L-CzFaSCAlD)8D|pxxT!<{P_XTY<%S^n=W1j@nz?5 zU)oXY{lWXI{+$U|khmVhvynoIXY`Me`YLL7zyynjYg+FFp{>j+R)N#jz1(1yiOR+V z>$2m>q^TIRJvUFB11y6lN`2z3&5eeKzviF1&ujhW0#798oVva%2L{)AudnoX13`lD z@0as@zga2ncjQYP`2NGi(980^NO-XESEC%EU0QMi`!I*kbmM4X_h3t7&XFuNNG#*x z7FiaqB`)+Rl^HAKxVWzEX20(Ky!Yk7(q;$htn^FikE^RGUEu!k>$WHR=JM8rfBTj# z47>kvyPVXD-DG}3=R3n*ss5o*`{<*pZa2j+;aSy@1xw&8E@6ILu!{`2GkC7?N zii06dI9PaiN;>}dQ0I)t;lFTv0QtZ1dgF?R>t3};Ru*TTmJvaHfY7D1g{K8iLx?x2 zRRBVXR|_0@o~!}McM}E3>YFdGTGEdVeMICYq&2JsONnC^0wPdi)q+m;0U37_1<1#n z=UZ|%-WuBItN~iA%V=eF^l^#}LlnDOlc`dIn23~;)-30Ka}k=Mm+zUiQ;uI?_%DQ{ zR!_7qpA96GfaMk-(}TEhSh);*UTbOK*93Q)rO(TeVrGrmA3ZgXI-TeoY4zkz-+5>G zbVxcAUpYN;u1ns1S2!~r|1IMV!$0!m`l;X4a4ir=B6KdU&owbZEV4?Cv@xDd5Nk(w zqI1H7(9=FxW+YBp%C=V$@_HS{+j5#K_I_ReXZsdrYpgd8no_PWn2IfPvLO0BP)5V7 zNVcT5r1QA-b@4aPlR6&`55)ft)rm)((~H`bB+;`(po;^v4HqnAv+TCkf838r1ZeWL zE8_(8|4Nyj3+J)q|P}KXr(xHZ#aRRi!bw^8j-m^S`{vJN(pFwe7TLRON0SY`n4aF{?eH ztzZ3@tZ^JX0WB~0oYj}hQk+=BGenltTqO`#oV4o_rUet$RLTue?gP}Z=zaiF#pZoD zeKqt_O8gX;HSp?R*DN{ePS&ws4HT&bm9{gqVslNas*`HSpFt+|_;%@Z{`YR@UES?N zesrCx%XcfVZl;Ge!bU9v8=^wrSb|#xHum-rBegw8?bfHY0s3#63dChlszWjhtqvBc ze0qpZFs89DbWYKb5(O%sk>^*3nfw&(rPFUfnwh04pLyZbxbGyD7yO5u4_KX5>vPyq ztrK5LGV2YfL4kR+=RciqI;ytPaKO^(#tIE-547l1EnJ@u!fsU=)2CvjDTo@eN&!uLhC=^o4?dj@BG#UTL!yTza*Wz zDHIkq*)BpCN0%@+oE)WL!oJYN@{Wj?RqE{Cv2nKc#NZqH{N)xd%|5N}pX_`J^{hA6 zc!2`axp~f|FU89g1Ku#CdIzMM# z^BSF^4>RiUv~R*s$Hq9T&24){eVY4u<$QhFtkdMif8uXK)k~b4u_<+aFJ)sKEcxgp3e?0%9SLEZ_;l=gbzolgAH2yE?Jf0q&@M?Y#)7$;~FWla< zDxEGoce4an;-#&N^SIC_mAlBuhs$rBIP&QP<6+JMlzaA^8+{yjN1Q|bEmQpAeB8e_ z3Baq?$-?LO4E5H@!JGKG=p~INEt1{D8;x#_((hQBzx_U}wytt~59^2h? z@#Ll5mU3wB7N0RcKi&#U@qb`=lzYkbS@)4zTyy$rmv%i z*|L*?+|T1;ba^TMow2+s+!>zVwthW~to(TRIk{`7LsAh~97}CNETc9K*)C6W{;TZT z{C2Ag4vae`fvz_zcNe|A?rO%R^7^goj6cfCCjLx(rge#N{pxDCWAyy-stWY{ojGyq zsc{!*#b>XtYGlMKiyQ$Wo-pvK)OJ0w+e;-~uSy7$x$m8a|e)X$MH0rRo z1#P=WaEBW6VDp^o8cbj>hNX&bF|qObV0&-FA_9e_=?ec?qT9W`+^19BeW!*_<+bl_ ze;r;qd^&%0=mFwpPh2jf0dOLuFhvjZNlAyLxE&_ReE+Czc5YT8#7?DP4p@&)-{NVA(h;SN=k zS@~~Y8+`h@b>mL)q|)sYQ2f)nHDm~=u1DF3K^_-)>U3*h@Z3q|Zk}Ac%+RJJsDU2c zj89`sS7+=g>Qz8kBJqkK3y!KLwi((S&CIC=x#d_5us5{obwjPLB zu-ZF_B@UV0M*xnldK5Ka`F=0S*|Z;|NVAzf!_INjRr5F>5(u_A-I(b@pI6^ojJqB7>-ok}_lVv1Rlnjj+g?1m zqe@8L-#MJ3sH|<7van=crk+`~yTVCebtemk=q5eUp&=!0j-05_*k8AJk8Vem?r4yA zHyQe8H$6(4h&AD_3V{}w^_ zZ~sS0JeT^H(`?QJPkWgHcKy!C;S{CW?M59|LlS6rC5e=%5*@ZoF{rpxzqrr0$}{|m zbI$X3Lp8E69iGCrKWUFS;p}yj=Z)-MR-hA=2HEt=X2UL5i9(hP6aJ{oN39%NIe^rg z$R2JSyv_<1*&2{qJNBSqvaL&7NGyq#IuLxnm-KAP57Kg`UQ5kh7-WxacCz_6x#o^4 zjE2llAwyKy@J^dM?wkD`*5%y=?e*Rtz4XnR%Ky_>={ftKlLprtvhD8d%+}!0kIjPk ztS+8v`p+kAu0Xl=-lhy?#tfOK&D1>01D5G}i)ukdJFqUu+RrfwIy3;SHEbmMTd6X& zf=YB$&L~VBpx(;y(foIJ@>j4vqtzpup82{`O~ZMeMA=P;#IKUuP5VKbuJ-pEptWxz zQ&d=sZC`MZ+q5rj2<#cn?ODjCF;rD~g}8lkzezV*cKe2E@GNWW*D(MYk6{eg*TCd%Z|pUbVC zyUmiWS%PfS$U)c$VA#xWm+p-Mu8`_k+BRp4|GjzVeYZfH&`1C&w8^nTLhffyEh+_s zVebSFt+b3&HVgSljDInSDRH~{lFe(^x{*@7d!I-8$&WC^0OeS;gl8B1)*1mlQj+i{PL@nB{!x zZLjxbk)3+p0yxLeZXqZXOO7jE#$kXU3}L1j$3$-J$>!+PJgD|cKIM8078NTB3yrP_ z;jjX^aG_o~WzqKgFN?3##h8k**hxAquoUt?7m>@DfNQLgALg_}S&jSHjA?=}hvFI# z*;)ckFF650I#2W1nmy+5o~yqwySf;LQ}(@2k-T)dY$*(o34wd9C{d!-TcVNl78Xdj zYQ0YSyb`&%Y6gvx5j4Dbv$_J0oQA|DK!-Sfkh}o-o1&?Ft{=mQp zek)E?7%cE*ZppCYZ6xU};I=l~U^{b|Gq5=MJnW zng}N|PJK>{T~dh&J|M7c*g~k1AcrTS=n6msNycT~87e0eMt>P6d@h*8$|i(FgBlJ+ zg)>SqFv8lg59AwuW&>X*qrQ|2LYGKln-8)t%mOKuDufsnpdCGvYH(zhdOz8nhW%I~^A`EDvEInOXArgC!#99=V#3G*44NSS*LC0NAHd8Cjs zltrf1)upksin%;@stYwbsf%*q>PIGgZ;&+Ovop2u2(^s=XLelG73_^_do=b0Ubf(2TF|H!B`^2lsb{;lW^0PWB?n4upb} zP+(j{vhouv-y|f3C`v7w_vJ@%2fbN%`PS}kD2tmD%5GL4rdUx4@fDsU_#u6EG;6K| zN?(c}Rd;tQRF~rV+u4SeC6G#kKKP1zUHbj-+5#E6EC_wOG6WQI8~2 z+H*+@M(fscMy3oiZZhE4Fm&Y}B8aaI)B=$B1tUG=%%pNzTf9_|BBPuG3qZYxq(7~+ z8dMfnEkn98&QYNNYg}VcTieWgCx~G=#*iiwDniSPdP{UtrI|%TA*sOPP;yt(6tg0cEJi_E8*Om~%aENmX5xx)gNkptpgIVMPZiKnnjjj<2s66! z7E2#x4=Do`Izz&PY%k(Of(ZFVqJqKl_7tl{oM4l!z-x zmoj9ZUmF2J6k#5;0ZWjnUCMO7+93pdq}7)?G4!l0nhPQZbI{UvWFQv6l-F7`ia`@A z1)e>LeUhCPhho02DTruYhJok$skX#@bEkuKslvQ>>&vetxL79;${`_?LFD3qfw=Ko zr{HEw@>bTRh)-KQivq%)W29o8_tFrAtw-YG$^_TnV*AF+!PkPuioo4^6$TZq%NZDp zu$PVjR>{4mqp7@n18yQ6#We*oyLp=VOhFV`%%CVy78dpDxUP2>UAJedZ_D{Uu7|*# zI;pkTJw(J#e2@tOge4J!874|Y4W6`nZp*gvly6_?Iy5l6Q3 zK~c32SL}P=0Z@9UjOt^~c$11i!x!(;77*d;IX5`n3hYYlWWabj3j4ht1! zg~Tp@m52_PzSgmCvnVP__R8`I1Tt5(X zVmc5=Bb#>+IkmLHVu)wjhpifMf(-;+W;9HRJzkFk!Td(~Ne84bki<42lt>W~%4wZb z2PlFxRw$i$OUkC@Xd_NtAUU8+zFiANIxU}PhdGotgF>o^cp00kO6z_)P}E168} z@;;l7nB-z|5J)4N8Q5F~)DrD2&SO~U5($m4Of=1R{u6bJtE*+(3X@6969Ob;^%{(& zTuHW+2ee{|3%4JfpcF-DSJ%tJ7$%aKCIptqa1}ggJL%C#uoxugpmM^B*y4-Oug1&L z943;OCInT;jHz-FchXHU0Ze3TS7MBi@>vk`#JWC(=vPlpk8>pkI$7rkLLiN7##+b? z5>g8CW(@fu#bCu}#5EDo)z7eXs(oSlN|Q%W0!d^O&@#dzs6XH?wk?|{fg>gkGy{f$ ztGVD(AZG?vT8mZ>GD;!&p%Q_LW;(wSBc>Df0mlLLP%R=JL z6!IxYK&A>oKo*SwL@7z|m6#&i4wKgT!D*oL|)CciwK~U5mU(!vWq3sMv0&ZiR#e^-HH_vPZ2`M zz(SHcqS-h5Q@e}^N-|C<9oGRzMk<8CD*{Z3wCAzNC=>p!GbY>Kyfa~zcIucxEYvcF zXMvz&2<1jKNOZ}dMv=fcY#2wWw&=yu07O(GJk#4C!2)DvJc{BZIuKNxHNCKr#13K@ zF!lyt#+hU$zhAB64E67!f#6Duu$5M@&2`szTBbu7$Y;xgnpw&*0;xcBGOlb)W1+~B zUIfO5NCfNYqqA7TQ|9PUy=D;Xg({#RQeg~RafdNSUJu)_55*Mb5z?(WPKV&3%>PxWK#d?(>V;e)=_f{ zDU7mEDiEbiZ6Qv3Nrbs2pIZIXi)BI1KCOfa#B;C%1*xoNq6`+vNwrXpnLI3ez|fe+ zr=UR{LRj{vg=HQsVm{f zVv8vT)R_MpCcpnm{*Slw-X(BcWp-dVn9e8Y}}zON%!YDQDOtsc;se&)`E4eF?EwE1&g>j){C<&L=~8j=U*upGK$c2%y4 ztL;qIB}PrQVGsZS8UUIR0Ki2%H@3v1dy%Vl*B1TXUbB$Bza#>|?MZTAtx+JIy7JxE zU2T?bzOc8}l5MGK03LVuBX0!wz}*lEKY>08#Q%moOFNxM-us_sKQsB{q;_eQpg~zU zgve(p78<2ddLxqrK{qs8ykvo%(U!BIt&CK-T z^KoUXabs&TG<{k5PkgQ5&BdSj@&1p#$;+b1Gk>)4?)=klFs*6muKX@{%*!`t^3*2_ z-9>tD2b0_7pRdl%C-trqhh9fFt4p+Rc}h?$MS)32w}O_jsRFXDN$M}+JWiFZb3!w+ z@noorK_J%1FP$0eq_qy0!9YcE9!Gf=XD%ljUzMGanU7nUk&iZCWVTG6f~t1b!$Bvg zti22L5QwRu6xT*|E;$~bZnpT+dE8w*Wx=i@X%a+`pj5I{)WnrQq#|zGmNj$HW9J!g z5_JkR!`~izp@ePY_D&iNAmU0$G@-scXI8lv?vpm7TmS0lfnbZDhN2986lyXrPpo-(Ulla-ccIr`GS?BA3^`fYdfXX{<`OFr3caqRnj{&k)I2^Vxp^)_N| z!#WpfCA-T@`P&xk3{zY-0xxR`;2rdJolTegMRnOH0i#{50NQ51%y}kmqg{(T_?Pog zS!f!^XThTgVCAacz@+<3cWn{}-{4UgCqZ7(_93}D^Hg0%FPvaqD zzIqa}V@#bdBKLEj3UQ&TcpFtQC#|BO!uH`U{T#2Ad1lXDrVDD1)CP?Dw$u^jsz87s z>dbd3!G=tp#%JTm*k!WvWpYNFHdF=oIJF~g6FY79E$f3B`>4;8owHIUrmwip$A0>; zmd+3+uPv9z6WZ^nvCArP6jh{_@UG->Zb1Pi}imEBL>d1#+zuL4e z&z5WaRqJoQmd;siaNAE+Z#nlMBcz_#L?88!xWh-4pxyHtNqyp>Gtm(5Y#y-T_%>yS z8;~oyD7i1@9-#!}>QuO`Y%<8}_b}#V$~E0^2qEgw1SKx_{R@I-g!gd)a&o@-`#*Vp zirf^;vTjZrON*GeRXB5hTS&FiSbHk zoc&HOgmkM2nhP&C6lppAtQ>l*Y}~4hUe`OfYhYB2?E-Mf+JzRj+3c!pq#q1w328$f zA2j}-&wv>Rs4VZ?s>bHdylAvPyU)mpLow^Nj}6L5p5A(d_OtD#-MH9t>@&#g$IF@E z_!?6Pz@=Mz{)C9AuUYYrE`-2 zd|qe?#v&cjaqdB{7Dwv%)?~;#FjEVfMUtooHAK?yldslT?^P*_INVav z-Q=~%PNXa40$CLu+J~=b$eNkl7L^J^q$P0 zwlWttp2vwaSPYPsChoECMw4#ySK&svu1x`^X*4j^@8zqD zEKH`8-jAPo#gJ)<;tuj_J$ShF>|#Fl!@-!=K^eie^+fAQvX)1zsPJ?P#R6MUW6YfE89atB^EoRlZmvb<8ZN) zwQUO!T+>uJR2f5v^XMa8Dua+KiNy|SW8!$;te4*+cXndDZJ_fU45{$n2l#8Qd8E=^ zvZ8SqAuUbZ2Z8HGhy4oSMUPv;3ib$E*fE5|P3v!j@y^HuL}G`uG;uo;pLy!Ow21f& z3_f8yfI-?sk!Ge-m5*4!A>k5>9n#6f25t=Xi3A(^R*a-pJK$JJ9(>xMnw%Wz5gCS5 zOC)zl`50U}puTr?i57_2_lx?jAeRu{0jfh75FR&A!(_#OYw$0ZcGd(Bztj2lG8|9g zFRnjK6L8bECo3mT1V6b7E<3amErwMCg->3xr?SXTsp9tpx1kY$H&sVuG%~X-8vo8`(aksQpR=c*jytw;rsqsAZ8Kly6S92M zt#-SPxitFr)RX}K`QLsZlkrAX`tF_HzG)as9=gT2~TaOLuHunuWkb{&(!p2kQgl}1+yizzQN7v4X^LwWm+~DeX z=xA*rM$*#|5D_+HH$jcs!>k(pyIoScp(%f+9$rXpd1!umIAtAotD*QAy+dxB_xfPA z-`g&0RNjK@`g;e0P6xAOZmupThj?#I?}1G_9I+!XybU8TEqYsIOT;Ycb;{&+mieCd z-60|Wn!|JWSwOEaeXy*eMknwQ2-v`m6r{TS=V$}^j* zJefd5Z)7Lalm5fjQE#~qZmIPW3t{^(Yg|Xy@W{tkXnKUwtVOWk*Tp3m-%C>!Owm5JbJGPm0L*GHBn!6foP-XR(7g1mAp%yaJ1N6;ti(b#o z=;d^I>)}0oe5>F#FeoUq707QBJLopIVYpr+1uEo1#@*>RJz?L8(0nY;6fS7()D12W z+UA4NX{IYjpaz(m(d@U-7g^dj0leDz-$ueM7s2;@8CM1vK=pU@qxf5J zCQ0>@%zm&!0X!G>zX0y;b~Nt<$X}B?)NmLu5roGi!t9SMLo;>W8P$xvVBizAt%oa} z!gbHr^4M%h@ZWV6bo46i=G{tE*Rh*^^6W^n;1CIi9`~R8Y%?3H?jM9etzVSTt>rE} zmxIfpU-g;wFccp-0KKdf;5|?G_AP+B_orc}lp(1LJnDQX9GQ7#x*kbA^`{yq4}9Ws z-)pjpSxf%JtrRc%3Gm-&RitiWw#RPZ6}BjVs=Gb~vmd6{V zmjJ}2$`YrYBSf15@~nnAHCe<{Z{tMdcqRiWluBChwU2#o5 z;xqpL0O#|b(t|xKX{p>=h_){16u?QNaUtfbGVy#fQ&*1q#)xVUi=J8`oW<}M9bKS^ zgq;;K1tzZl&-yL--t0dcU-@V3auw6z?`!+ccgYMg^3JP-7Z(qy52Lq)+J0ZGXGnW+ z+4@!db85r_OKSoek9s3SQjpu6YYmyHX#Y8VRGx#>{hleo5Q=YJ|zjOp2@-mS;Cx^a-X zn%c$RL)!LOwOyYn%ozo%X%}M+eie@;mmAKdSm1pY^hbi5E$Dovx}Rn!hAj#@JOm&L z92#kWA{K&}l@kvkkB#xkFvhgc3Uhq-}r1C(BYQ(f$V~N04-2kN&J%?@; zHF5s_0tbdax)!P5ex@n2EHaW7(4mP-83k=BLZ}>t2TDS+>}P>|B?ifOy7mtZ zK{8DUg`vg~G+0dlVbtXSBVu;9X8V~|OP_$8{K$`e%*&JSSszzC`kK~o0tEK_p4RY>R0ZZQzqXv(A@!>8%eiF zO%2{Ut;R8eV$5T_q;eLJA300+ZCyFN;!~zG!G90}5v$Ndi3Un1)Ic62GSte#So$yf z9v?<{g1w)Ah5Byswu>H~uzQ`M;Lm;z8PpP1)I2eV;fK{u;g>I3a;$e6=fR;i)d*Zr ztk**5@RiM%*}*SJ8Y67I*5TvFuJ_Wl7xuaKZtLk%4xvpU~MUxrEkpR)^yU%~2!9sIGlM;rl78EN3$E*MxV#W#2xulbq-}sDNKaOr9 zORtC4|Jr87at&0v&dz}(gA5N54;i=yf@`RN1T2uYePDT7e>reANi*Z4K%Qe%ruc_E zLDm>6#4W@jlBThN0c=oBu|@S5{=RQxA^(!geykQTWfX9 z&5;mLW$%ippi4m_)anIu$*wmQ)*!WFN=gXf&FyLS zj5LsA857eS2aTR13mY^j@H}Ek#D;^t=4dj@Uo}XRImR&oNs$6rgdRVM7|S5g&NP%F zhF7(+n_05#2x%b4CngYb6=XYuhykDxHL_L*nWZ4aWnDv(f!!vRo|1WXCRG?RBE(QZ zJ+ozQ&Yj*Vg^fiF2`FU~Z=T7rBcy;F$e1|vv=0U=6qSHt5Ri~sFhwdT)`dk`44i4w z#~3Cc6*38+%o#Yt}xg=t629C;t*+i`(~OfF+vH*fQ%3@C~Xz1 zgS}|lB#OciR5&6AEb9oKG(SR`$T5rwDL(y*bnz{8&6Gb4@#C#*^-bfu{<=RcpJsZR z$6)XkS6QV2K_~W_WT>2CJ+u-sw*S9~)!nPr$Rn4n_{x>rNP49t3KGm~fDDI_#R(3vTqDBN;pv#d}D{m0MErl4wa1j6;d5%QZ z7iy7Ki+^<6|1}A&pT*Iw>BBSP1_^8|-gq$4foB8@Y_-8l2O%mA7S;YU7=Nc3($B>X za_9~Gw9Y+{RPWIagAtFjukhlh+pd@FNHh{eF?K6` z8cPi|zu@17eWInW8zE?qZpN05UY>1*zb>u&(!b+CL8x+Kc9RWm@|NlBiKx>lq)o|BTR-K?7XQ64w$(Pi^I>&-Na-Vuz?R5VE{9R3K^0kSf|d4 zKxRs(u2Dm;F!1Dm|4e@q>=(}Y$pD}Y$J(Y9UQ!HlGlZwui9AU#a%3~~>HI2nljW*V z7k%wGLHy}$0tx*+m2W@ob13x&F z1}z|o6k~g!5;Zt|x|#R8lG8$)PDDiugsbVt;X zQNXiT7yShB9_30cE;MWAYblyzJ$F0@L){6A-EenlE0?@$xhK<%4x-pTi&f(fHuhPjuY=_+t|pm7ZbnJ`?#V zgB>qUO2|SyoFIf^a~_>NhBySCN7ue0FLs}-_E>COuZ(vly_IxS06-8B0{{R3Lo);= z0AOxaeyS7#RDJ#D-`yy+MdB`};b6c*%;nI@|3YZHz_1IfHzxbkma)t#)j-jXBbA$$8IBkk@d2dKb$bPV`K z#OQ>^bR6R#gLKi2H)b&di|BNZeL{-= z{$ejz#vA;>Ql1Ua$XdBpI*2rg+=EwRmWA{VMH$}q+~*f_zlhr!sS20>uI;1zTiexp z^WYbLeRF+(x5uZw^2IN1?(Hr-D>Zz2+MD-R`x3j$65s8W65S>+CO(>6r zVoTh)?t2<1_U179=A;(nuD}FxLAI209Ykx0Ur?njic4PUmiTxOfKkr%XCAN*pg;>E zF)kQPg(!thI!TX*&lT{#`R#xa0_($w;1HO^u+BrI3~4oTNKjr_=V6<0Q>Ty;&iBU< zPCD2~*m6@&OjsCLfJRXBPl(gxoV<6s^1h4z$$8Ja(1c*@M3RG{&aAAuG96ms1bKvY zIV(58oWzU!irj!v7jjTDD;z3Li;T$u%R139Yg{h_A_(pgIIrrymFj`t0FFR$zrjxh zj6^v3fHTdFoYM?-YXE}Jp3W{lkjgXu;v$cg_M-GObd;gvICCj^I^b~%qzks;otszE z2~F)8#ogxLTjEo8X*$Tz+!a?#V>qX90-gbAKt3;Sxz7++5Aq&9wpL-NOE| zM33LP$b`;jb|DSUKt?&P6B(g;Pg+HWE?ySIr1&OxS|;zL?spoTxWND?RxlwQa+~Vz zG{K@vfDjAFjj*fUKLJKzTEY+HT=*jQHbT_&mStu-rV&_~ znb};|NS0vGojee*y&@AY5wk9du{9ZJVV!n@Dy{N>VVr3YC!~53p&RdGVNrs2sNUG|8;NA$)Sf} zE@0Oc7^0K5|1>a3kgFedX5daId3X2+pSP*kYB#y4Rfzt-UUKs;-fK1oJxG6_xTMDM z(wON;A9)@$-*b)5GzsV4HgVrn>{2x)HzTF4MCs6NpqErgwuj{rk)KK85}n@vz3Uo% zll|bHWx~Z7K`=@ex~Ye^AjqV!)#0=u-&3Sn4OpI1&Pkm(G~>Zs)qCL-+VNBe`cgq# zKG@&)mc9?Twyr5kGPXXO1Kw4eDDBoxTg0?s3ljx#e|>YrZ@JXQVTeK7?igS|ggZ0` zsyMb6gk?G>bCHG0V1HM-G&ddar`}he`zo~Yd7@)q^!Y&Plg}9PNil={7Qj&R+D=Gy zf?DRLordPTnU zrh2wp^o@S8WJP+%=Uym}Kg)mLmH6Ui-Zo?1sn9O<)1@v0du#kPo@?co8#{@-+!s7> zSMOhgUmWy2*9Rgd5r!idLZmgej&S{5yJ;_-6SKfY(+58tUN`tsm*261lEp&0=>Cg! z6;Dk?$z&FFqc{3*CNlHFqu6m$=UdQZF`el=6t0Z92+C^u6m)RTain@}xhNc3usF4&;M4QRuWX6Nx<{LK;1856C(ydatJ>=TZ z9uZpMJ)LxBs0Z0;9l$0{B=yY%?TLl-3+csThX~qajW;$sP|Rpm){rF|tePp?Ag+gC z=^Pj{s>iqam_#*6Nc)!O8*n9H_+Vj{eqG3$UwPg`+f#~VZLI6A{j(6pcm@{KT2!A& zGJ@))uS@>eI#G5$zr79A)(v#0w=HTnxmMeX))*)k2!Ftycx%N+Q?=Y!t-e-5sx#7a z#o#pdxQ(7dbWSJUPL~+cX-!&9$XIZSy41j(0sx zpsa>dIZdQse6*vj0>Ab#Rd1ky;HUl06L596{O82d_K|LW(QSjz6*}f$PZ(K9J6BWp zYShY{dQidv>!)i@GO4}0m$kK*VZY)RJtGbtuu$DHTlpikft`@yv!NL%)yn$1lL8{0Ob^`5PcHnhrExJ?dq>F+ z7v{#lVD=lFD_|#qbRDUCN>b;_&Aw(a2r^I*4fQk@!JBWAl1}GXO^l$0k)_VD`qk~d zI;m5cMc}w&-{LnKjZ4I0Mmaq_Y)Oq?Lz$6kkS?uqO)6A%0r13|Ht3)I!tEbL?3ug{ zwmOBY_1Q4e^^P>ttkRad>iU{#3{%&v^Kk7&cQD`ZwW%FRo#zf zEHkMnx;-l@s=1dv?&N5ULJY!d1&w%m*z|((!>B<%HqJH7)lMx-QUL1d10K9Oua;c^t;Kx^!pyjh-@?a#*F5T)$4Y!lgdWxzAJbKtu}!Y{~0Xv zsJ%TF@*gdvt8ZGzbD~_NBu>xwrgX8m8!!Mo(_gkMEcw0N(#}KU>b-32<@Ew%ZYb9; zmYpIZNaQyr&4v0-1AgZj3%aWw8nxgK-EIT#s0lA|)NalPJ1o&LSx-c)$#zIPY$S3i z!gVVWrCW;hPg{k4uzH786lx@~1M&f^@r1 z?2Y(u*^wKJn=|+ad?~JCsBv?0?P7_F$$lc)O!qQ6d?v(wc37F7BXS#a=*(8#kO9+kjpFMtKe1jB#OCu;j{h;e!J`{*0cH?{el*O%f9D zW%}@}i$7hJ3(JiQ+32V5&&EVC&-NeBXd!pzTQeHidU7p==;_(BEL(0yd$9bZ$mJE` zU)A`y`tF%V1-Z$M#@C{K^lXAWC2U3pZTzX z>+AWt^`B~{?=xka=}Lb&-S`#S)IV;lV!B>I^-e<``MS{y^YunB?M&GA%JdlnJG8e*3Z&XU6pxPI8B*4L!(*<&7k$HTe(2X0z)LW7>>S9^ z`%+Kx?o>Xn*vjfc-?1-fTkBAwGXM9B!udoazUr;yfAPKlGn>0#F4J}0h5`u~JLOtH z0rg!qUy#;(_k$WsjT8U=cK@YV1Bw=r`?ZA|Zcy-U^?MA}?p4sqm26uX$_Hdr!O=LZ z^6z`GpQ1>0Kbw#>Lou%Xpina;-F+&mHU=t^(ZD_4H+x0DlO(LMvu|*{Rx_q6RHr+v zD!DArR%+~?UCwO=@$*lrbz$aX;-7wH+`jAX2lZG^6(v2*bfQm7jbzD_Wn}%*-FwB0 zMkz!x~`+J3rzYiSzdgxBP^pD5Ie1h&Kk)f%3*~t6Sf(S#Hz3x+u zt;*S@#vg@V<^WKjSqV35=VMYWiG~^s_x7L;5F!XE>eusX{vBN+1!q*(X_4rA0wD5w zO_J)6mRg5!n!q@xRbHAaRz*3!cN;$#0!Dq{;8*d*RK>R(qdi%g_!Z?rYFD0cz$Hl` zZ>JK$frP-X$coO5m(0xQ_eMtoiDcA1wf7|$=aP&W5Gn+yvZXz|0Zi=!wN)ZerSt*u zTHWwAxQeutPk`y5F_BdeF9XPBaZ+m52#T4CKA7JR|HK_ogBUgTAkGy`fwARKr&g3I zkbEm|{7kI=rvh8?JtY~CdoWXSW@TDJy$FIz=X#d1z|&}cs7Z;i9(W3F*jCu|C81{y z8~MVck7xUkV}oKiRC#3v#)72WJFwL$jFXk)JKAeT{Ac4I8!R#4A~>}Wj-xG!QV|1$ zExfu4krlt(iE+L-Uoh(y*A0a!y4<|xAOAhzyyVJeJq-qYgtZ(F4Uq+FOHiD32F=oE zx7U01Zr3(irVUCF$BI@?;hHDoR4=6s1Ia3uPP}9=X$~xdQA~&&(LlyfW*8MZ=F+*$ zl4>8?^O~AxH&8m5^a5rGSFoXTM=Dzm6ucpl7tNiC#M3?wvT8H26@Jz3TY+1uUXH` zNT8t)QA#D6cg8OxT#z6LtYfMO&DAl1Lo|*WjG@3SL!k5j%+jFdoB&a2O9!0|6`K%R zDzIx!tldMS9!?vbfi+5kQOm8IL$(t8cKme{M)oby&7w7uc^U{qQn0eFuL6@4q&3!9 zE-cr|JlFg1>VT9@DNaj4RAa1HV67pT5S3wNQ0qisvl#3Z=6kNH@){E~RR!$YgN>C@ zC|9K5iTO}*l7rL^6f(6(yvvscO>8|7a(wB1%Gskj+jZKAV`{G9+);`Hnh1`bSUX@- zW)koFhc!&A4M-y>g=p>UlqsMX1mNl#LVRWF)Zo0pk?x0RBMh!E1htiJ-}1z3X}oE8%`SP7m7dQw`{P@v_-T1$YOF7I{}0;%2_%Mk}+qZs1RBS#Xy7G$x?)@@!A@vtYbJ! zQ5O(gtTUoZ40qP0Fi{a91#nOBj>;daY7+o*dr#2^nK7hGneJc7wKAV4*u z{Sa1$N z1hZBImMl>-qh*{0kse$Op(IKwt;$Nx;E8&=>$Al~q@yK_8L;$PYR|c#c{x;gOtT^o zRjnDf@A)ZPJW{HajSunsKiS@j!IP%gpRIi&f}!38*MbH&R;vI8!K)k(N;{MD8wOG&ufRUwmqlz_*fsEpovaiUL8W3?INP!PxR!Wt?Vj1MJgeDz6NgN?+im|{` z#)6DPFu{6muiisGai3bGg#^wj8g~_B9M%IdHyY@a5CxcQTIQ${V-hun1(!;(mrKS9 zj?zF0BZ22#iE<|@1=0*IrOC*VQ)C37&+`7UmIN>DED$T5;- zEmA@Zp@-?<*c>#0v@=lBJ@zR`VJ+ej#v~N3z!Yj^2z3OjH8J}{3P@yev?36zEyq)U zmC?i;WHLaO)>ek4%&X)Gr(VuTp$!h3#87XK?hd3b2QpQE9DFJU4~#&TV7x@rpzH|k z`=o|!43bQI?^;j#8{~!BaN4Q_Gav>-qISxNI9zKD!xD)no?^776m&@&>fFM!6up&r zBvrKOLJgQe>);^*JXKSpvv#!bbd<=AmBlkilw8#k934l25|yR$un6bfZ0z-07KTsG z-INjBdK<6=U&}C>Q!?n%Q0pWf8Y1CN5|ZJRV^MnsLZl)f?aaBx8=awQ#s{F&GM40U zKtLYH{m-j)I{`T%&(4)=6RgYzwu*6ge9x_-Q!^H1zas4b3Mk@pgV*4~h|(CbMSulZ z!!HkDf&HI7;CX$$$>-uA_Xu$O>7xrb>fqXG5jc3Kj#{O{NA`(7Tn&;|n*0!TBZk-J zV_a0>eRdl~kyNw7(R?OE8T#ymxVvn*x`E zy|Lh0L2oI3+f zTqkb;4^_*X6T`_dz{K?O=J0Su3^@^(y#Dq^>;G=!_S<8PU{2-xr0l z<@G3hOlYeQEl{(t%f9Dc)|f|96QP@t*;##{Z@LNEWijES3Fy~`lJ@CExNY*NyO(bF zWH-@N6{1;}^-4bQ((qb>olgBHN*m+_Q@8~( za8fr7HcvHX`r9@gry!A7*u8jfW^cxYE__KM^NWG|;VSIL409#;pDw-^h!@}MeCW1~ zR)>I1nP2e%*xG+O`Jcq=Dle-Jp!P3ahy4)zcRnS)0xiyhJW?){|O~~ zlG;g^UX!YNrKExT#Is1(TjAi;t(~ye$APQO^syFeaBJ*;E}s6G2zrbPW|vFiB;D0j zU5j*|G3tMkAXlnqS(vS8Thu!;!CTg^{rjeMi*Z%^Z*M{$ zXTL5F61>EJ<^@Is6=(X30y`poAM+5M&baHDd^`%IhD$}jime4OB(fYiqv7%@4>~4s zKlgST7vlTV`u*Ir{J$8x{&5+UL`W3aK||1%9;+z9Ypy9&5)vgESEoe4iR?0I=SM4# z)iFNxW(9ws$E{6>f;VS?7yEJ2&qGZy%Rc3dPb5Takk+o}{7U_oE+$P=PyAPDgJ2G_ zglVzL0gZB7Bf$ePN;KoUd#if`&vT7Vb?%k^@Fcx5qbd-W4yic|O96CMGaO01L!zLz z$Y1l$Tt?9Gk3M%5F=`zU(LNeH2uJsIC_hHBfg*e)AYy|jSxo;bw8G9lxFHZsv{eBX zgaTMbpgJ!eX**3<%Kd-sC@KxK#ix4YmxhyB#UhbF)UoXvCXnV0s9I+7V6MG^gKLhU zQgwwZ4WCi#H{gpq=D6;{ZW|$PLfl6>isKXl?G%q$fM=SntdJQv<58*wMx|tH2QyX; z$feOXd!l#J(g`*yqeN_(1U9$$O@eET&YGz~<6B1Xl-yvwMjMOj4yY!f^jp7c9Ba%k zE8AeWDJeBdixuu;M~Y;!Bn|E)L~-7jU}+SFKvbGFH=-#E=la1k$vPAbfuA(7jFf*FD;m zhGsnF97LcPa?J%O8Q2Okm|}<+1Z0j?GQ8NctDm&~qyBPi0nt6ucXAXe0gLnfpRzyV6b; z)E~FMe?-dw0EkA;XaL|9pqCHb*HDFI6|!ADsBP?mY3B zuaDl;Tl(`Zy>rCr$ys`ho|%WzpIdkJKOcR6rXw5snYb7}b?QG}d3#mI&I|qnViq593T)kjbB;@jFKCtOmNVzxd(?~6nXg@h)@&z0si3DrBlXNoJ1QLNl`$2# zxgNPUbs-r0K`VVG=^))j(S-uI`-M76ku01pth{Ig zoeG^;QXPaMC5=0WLD8;SER{_vAkL@f$ctiG#Q@4s=czy@#gZVJvc8gFo|2iA!*@ z*U3)y!*K=s#s6UZe&wW7AuMPvOAz3#R#~OSl9g7!1rlj`IJNwrtDA+otp9wWFZR)$ zt42+j5!AAs;p%^ulQP&^9)*<~LikZNQe( zDu%*v*H%DrB;>Z~Mnz0*pGKK0K?4vf1P}ECxC=T$Rf)oULqLnnHnohmmZ?AjB_3Mq zX9X91v)b+s5r1xLQ<$7zZc2Ad_25ZI+aNX9#YzKp(c{?BJXyR!S!Y3`N?~1?nk|{T zLr938xYqAPv8cTI^ZOateT-eh&i&SQ9p%5)jkgos!+CCcD?>R<*>i8nj7YY}3JK^+6JplI&?+#&1D;G?wlJdsuws_mG*2%;q#eueApS2IU`8|17L zGkhu{AR{KtR(M5~W$ffRRZXV&wi9*x$9YX{b z#O-EDW1MJBcGWu!cvL!j4&$>(lGPJX#H0Y%mN-($7G1CX-vu;F5&(76+AU~G^jbn& zNNs}gbMqq)I#rIx+70Ja)JU5aNZUtJJrx^lZZWL|jex0nPvA~AkKO%dHo6nvbaQhj zFW=NOV_N{?;sv~Ly>@7~?lEjdH0@-xA)%Kd^HnCT_mIqmw@K)!Xq_!K%YyCd@TiMg zU&@O0)Y`90C$*tVd37(R8&@H^LTH;v(yCZuqU}&O4km$@xoy!Kq?A~6YgEbyFlDMa zw;R+^1hxx9X)W{>F4`1N(BX1@=5rnL=;xn@nXhsawadKgReE`N9lv|!b(A*TU6FR? zEvrX);RIZV9_slFT5YQmT3e>!H)Gw8q0xe<#HQU-6fZM>t5X24#B0r_^*Vi@sT9kF zx>Wu0eRL-hiHF_Yr>o<1FK_ErB3u6zWqKDAN!(po5k9sSE~-`dm}Oq)I~Zg5R}nyX zr68x$noLEYQ?vftiDCj|kpmiAD zLL9K-819@di5C03e+%}PLVeOx;TPPJ{%O0oFzviBt_Pp(!nS+gpX~YJF8-!nDnNjE zh|5HH#!ovU14QW2G($6kwK(woeSnA za8SE<*6ejdKEz(69)XiHqN&KX--(U>J@#zgi1zj8(b294e`if>!+?XuCGk-5syyL`B@5CM++DM_SjJjO)3OiS96E0sBrnEtxYySI6c~3cC zBMyzqUhc)aCbeUZOuh8@S8JsU-{dc>T+k%673oIJZBM^_vKU}qf$KZ5zV$%YzFDbe z$yp?{C2gUt)n+JXg`C=q++0k5oQ!`THc<;%^j|NXeRvInn50pQ4}{zWxr?{->ZRQPxjD$ z<*!>)qo=IazAT)kmjF?eXB6~M*ra4$_4r8=Ek;*r33gyz)|*JGPEMXl5p1I_R}f`+ z231+!VJI5uv(G)Z43O(3if_2oY<;X0G)>tdwW(Y{l;s)!mAR{ZZFS?idjFOU|4Yjm z@GI$;3xa-_kJ}U#QklvDL{^@G+sC8_pM{0r1BEF)yfUyzf=^x3R!KoNT5`ovre^@` zl$APkXHZ_$NZM_WguwkJ4rOwhfGKE3FRs|iR16@z@_LeV+%TaACNu3saN#Xn@!^j} zq?$5U3KTh9A(W{ZK-TdIeLF{~BQN-mFG9dpXAJLM#YJ3&-Eh8Lck%rU z4M_))-#Spl)lEEQ_G`3zoPh4oc#s zp#KN$xaLh<(e~+?5BDiMM2s4O3USx%WQ+BbZe!vuN3`j=YbZVUwp{x~Bj$NZ5b|U# z`uOKe|Jct)ZcZV5-kPxp@qZWK8b~uiEK+$gQ;J5%7zt`ke|LkXWriq zdSZ1?T(+lpFJI4$5@9{1F#jZ%E<}^eVFJSTP3>7;a&Zqt(ibaM)_9W`%ybu9aw(TL zMIQ5)egu?EV*7zKKV{ z(!mZczdYj)2D^wcbe=co&28p7;T1mIRGPTOh=iG&1Ulvnme;|0CnbN$McYMHA!zI` zo^E+g^1rS$`<}cOBM@eN61`nCePy}_zWj#QX`+&D#@JFccH}-Usg%pzoVK-HP3BV4^zLBZDlR#-lc6|p~r$OnI-<5lURw{jrm3O(XlZUDDvBvQ}CQyanqsU;L6xkEe^jq}yGml6P1(Ec0+wj=M^cQ76P zNHs2P?X=?ARxiSwJ)7;~?Z&i>BSqiA6g%`f-*M-K+hoM@Z_k~$YdeuCjrff6LqN3H zi`-AWYz^|&yBlng?lB_GH_Tj5CaWE%^E_n>Y8c7hiy|g>tfWNui8($y^}|U{RFnA) zbN4ry>bmqJqGlcv5btj=v+7cec$is9K)=87Q`Myy0Wi~(fP#O5nbf5i(J*t9fPsG} zhN(+2!f7Vogx=tkl%%>MBM@e95;5>;jW~5AMlj9%n?4mhHR4HTF#%yuCX6J%Z+uZN zS8T^<7xO0KE{&7*-PnpWQNESAhJHYGkH$=XyOwSq%u^vgmjEEq^`Gk$v$@``X(*WQiAi?SC=m#WjR)dNB6JB>98y0x zMW4wok}=@x|9k;@jzmDGzZ)q?Qr7~4PUy>o79vEd_*e@s>bm()N1j85)&DfT@!aFR zsUa-F1${M*?7g%!B%fVE+>;5a{Ko$rH&G`h!!i&l0heUJ6SN9yxdDjB*p#wrpkID? z_qP2kSnLt%YnJ9mR|;sENYeS8#nsjN^xvG9CXjuemM^MYgJXaN3@|)Q6ItM(jtLjJt0Xjhv@xLFSTah_xp~kmpnqG&z(4 zWh^zt0)=tBg^q>%rxw`u42P-G=4jhRu&v90z~mH2OtvMW6CP)NL?)>=VNpvF;Lfl_ zy7`$~FX#LQ{wVJ*)Tx^Q;v-KZ;qfT+YGsZPk|ij5E!N}=Irxxpf?RfQJw&; zL~(DjpiH3CA&Tv-|kYaaib^8bYa00DvN7gm4y`VZ>K{>+;G_ zWFALYKp#yL2hmSxEIW??qMl4M)6rqRk7pyFb?en~XBqkSb?gn7mu2~8>}UfFwp%7e z7)*m1gBgL%HAqUe_d13arIJ>{Qc_Z~W-KKSyg8$| z9wEkpNeakxTVgCKy&E|pDAOf{M(XnOV$-ObBaf3@i+vc+dS0cFY?!5VjEsJ;01Tc| zL{zREh1tR@_Z5kM`vBk}DKRE<$3>Q|{gotJEhys-Kuw97YU)21l`El`vAIHspvA@1 zBEzM z0vTg`CPYwaFIg@4cz#}cFXjHsiAC}fHnL2Lv41dU+MwE)IY5U0RN1}M$mY2sY?N*E z+Cf#8PmrvNZ31g2y41Uc{^;_TBHU9F&k{0)tZJRlQ?UYbMajq|G8$9DwtGZIL*;1f zNs@b^_(v{lUa}6VK^jP_FC8Ofa^|Jq{yy3KgM>WS?r zTP)E9m2m}?04Xxuae0u421e-TPFLi5iXKYc-F=AFe9|23yMNwSE?z>Fc8_*)DS zViQ^UGdArjg>iE@ku!bAivmbsYEt$z7|J?}ZQ_;jvA zBIQL=I#d#MR);uP{?MpJJB^1w?#NME6Rr zwShTx=qhqoL&yknkO@!jpSxeVxrMTf+*$B;*PYMxVXtcv{q;>1yLR9|_$_US+05Q> zW*UD|bnrie1FMn4d9&XH8$>?NinwZtgCbsThB;ODD^+mLK#oI{)8`rmK?p*eSCr{h zR=7f^xj2lI5lNWfNQ2~20nS+!XM2h#*@rERjz;bWyjnFnMM@~>o+UQoQ32=j9J;Wb zqnaxp6o|Fn`&zJN^-C(H>G!F3$Y}*?%^;VZ(-Qg|1h^=-5(tF7WFrw^l?j$8AS#M& ztC~h$8Q_2kIo5I&nPQ9ImbOlnM5?TZ0PWEo5rnm**-+q!Y$0bmug0JoK_M!1k6E70 zX@37WxKmLQ(OQ)uQ3r}-TG-WW2B#9IEuc6|jlwZGc#H2B&k!+Xm0S$C5Uap41A9@A z<`H|Hy0jEl;k3w6t^^vVXPO9;MZt{N5gXSsYfirUXMD}y>eXJh|K*3lNvMxxU$~x; z{kU=#;h)6fz6h(DR*Dbmlo7caASeld87+4ryxb@>yo}piUQ*SGW1gNMT+S*9pTky+5x%)t@@lXEKL3f?f|DRyPr@QA`>>3tH(0;mAV zDLn(ytl*J6MbqV<7mcGV=SK{VL8Vi@0x`~{$Q8l_w3&?mqYbq6VLdvmUC{|?0uV+I zEJzoL0Ger}_DLdb9a`laTS%{&dWcJv@_g%)T;{c&l2T1Z&cjPh8Lg%qO@NN+7?din z&}=QFa{-@7$nOwKgQUtkw`*Ni+ATqT38T_EB`N0B>sHY3s|6}QMt8lsFE03k4s#z% zY%3dR@J_7?9zO8+`d4i7@xZ;?!n33{q6jB*g@J=liHI_s*cBoU&Up%w&Irz&*A*fT z&H)xB{Slowu`5IzoQOM;E(pz>)fFNR&et7Duf%3fYYGtu=N1c+j)=~j*cBoU&fXnK z-^6B4YYGtu=WvVZPS7k_jUmF|TvPFSFs6BH#1T&B3M5Zyg3CbIJJw={$c?0ZQMl%M zsfiE1Sq+DY`2L%{F32tMj!vF2lMx79J0!C!YGoEu#jbV*B@%-dfkUNomVb+3q2Y`Nd zAi=iKY8K|P1rJHm6#w)$^Rh8c{9qmt@6)}QJh@L&RT6kdQRSu{1RmzGB?nqhY)%L} zXV4eJ<+wsN(S&)K5+ynM^jS;OSdTS`k~oBb00Vf%k}b8<1iLl=Be4R5$s^nuMG)s? zTItRH=Nw@p`FJHHkwi9YS}G`4U3pze8ejp+LQK8P=9#*@Slxbm@=V*AEQ#4AzkGGr z4)s))sgf?TnMQCjD%TRk9piH)VTI^Qjed%APlZ|Ol8`D>fZNCB^N6Rsx3m}b$2sz< zNz8UQ21~w(6#VJm+(;xF8t-J^gvT46XD4HlWFkCuaJ768h=l6on8PgmFe8kFeu=4C z`b0M?TZ8NV*}1=HJsTYN1&+wh6QDCCqAVs?lBg)2fu@E^FqRC$o<*h7|GUxIqIg;h zgleC%T#YGZi$Ny_pdunbb-3EOvgrf*sW)0%q)#h>5c+c(_kReq`z0#tqb=j!&vQ2~k^ZxbjhhmFjI zB<=pfqCkb1T)*G>?|?`M0MXEZ8597-0(J+_AONh#c5J|%@PLo_=)MlK6KcX12!$YX z$y_crZdv5&CH;z{_WLJtK}7A`bo>YaZn0@iLr%quI(D2iK>_Qr)2ED6T(ORA8fl0P z5DOMYd;k~$0Fj}9GcyALs!6eI!Y2ZP`e$&>8XwY%t&-lBUTs;7GYX1LDqyehIc=ig z*2^wy)~3O`?z69xER&>3z5jlf!wOluzdtzaK#vR@sJ<(>rFgd(pZW#xJ-G0dUwM7vJ2n2-)#Jo|VDz&IJTICR_Gi}e z<{Q0t%$c3?@Tl?4G=1g6VXwFc-Tqskw@^Bl`P7%iC5pzITgz zgMo{QcNRNs{ubX^`xnoj4q>scg9vtDA4`Gic_j_WFB0@_2n~W1@&J0x3JaZ`w2ulc zrLq;i@l*LkG{3QE!SNy`fch6KMb|8QMhYat6tV=hA;Yn zG@M~BGa8OT12$nRJp$CkEpW7W%X0tjjGVSD1ztYuP!S+uqE{58GS?*0@MxNe1H*N4MqP&`ei2WjnqG&sno6+|wLI&db&Hq~ShuDY2* zH$}R+EH}FBK`ceO*+Dl&9{DUcx==vwZW<#mjud(^&y?9^C!A;tst!4{q{)z~Yr`JF z{lfZ#^##=|O!tWXy5x|}LC~ky$Q8CwQ3(POmIJjK0_u|=nC-gW;>671yI){=OBE)N z3P=KVXqAo}KqZW6?nn!{Z4!V*l6hd*SH?fOO!d<*TmCPx%?3HgUIHkg)%M>aHJwWf z+7}@Kl(cAWNGmr#k*cGYSA=>_O*DCwdy9K?5QXtANy`P;SS=B)oqT$~-m0H$TO}H1 zHWDB2eis9Ui+y`%^}@uR#3(DA@O60$jl3c?<12?@N`oAVB*anV+F@xw=mHb+?=|X# z`5EN4PeJ?Uu5LW!3UYy9AdyJ<&?X(*e|L)yHxXiTx$L?UedBs*^Bl|sIrrLj-hjP& zX<%6KvcPtW1Zcx~S!{h-u)DYdU=Bru9Ioili+%6!;Rso$>ysXK){Z&eT+qg!*x=J! zd(dIt=@~^OgRY48=Gp@Y5GPQri8}WdXAAo~jqVoq_P1=Kit(L#lvsU|yCeX|6;+Uw zi4G$d#n-Xe2K&*Q=|tpqATP5-Lh>=F2Tu#+iHR6KJ%Ah`tY|EI{kJpCn>A79D59a^ zr+Qu`dl`!**tW=1pz$#5qc7jH25db2WJ*rhdo;HJ`yxihuIPq(708+}Axw6o(IoaP z?D#wT#dB=avqhzzF35C+K(tRHsEswt2H8HNQS1E0$Uo(bOdaDRMEA7qqyf^?OJ(i7 ze#qL^FpN=RT@)u>?{`yM+eMlUy&rYoJ^ld1h;MEjI3#TGWrp z^d7&$8QNArZtc;sS+a(@HdU_Xv!KYZhM+>(SL_g+1q$TmouYL~Yc*sClJ-2h(&UCv zJG14&361{9mzmkc)=Me?F&jwx69D*tnxjCuhDQn&9oJem1rE%U$-A#t+^mS|hRO$V zhF4!f${(ye&y8j_N=>-ptV0WdO3b#tW3noo`jE;^%tBbKGE|+b8x@ii0wjceq)I5b zOGH1=wGOB{CfB^ILv#vL*ChtM60Ch~h|Oe7wi<#ymyw{rz;q|61DYMpCiqc!+!kl8 zx*b>a)72HjoY-Wxp)9f&bdWAKV4;jk`HrSV7NGt=o+BIFsn~f0-TU=ZnZ@-~aTm?T zQqmiqY8Sjo@Nw*Pao70_CTj<2xR)n%g zk7yX0wN5a{8 zs1bttjDdfzDlu%Kwv2ud`@kLis}pJj=mI#-w#5{2=9Q}va>&_N3y{jQx{|;{3g>Pe zYM7vIUxfRC102^W>{d^=1xz5Cv&v{lD zu2gl_2DEMrK8-1U4i54Tsjdo&RGEAa)*n%LvIx%bb>FP`D#mqzNY29krzH+_{tY3p zYb@4ke6xD~Iep35ua=}iU4`0{a{&us;hD}wg`36keb@Nf)(R}+gt8NDgavk;mg3Tz zsi2sPXnq_~gch=$PKU&ra_fNm`4D=`ig$~ga4d)Bb#qPw3=pxY^RW&ByhSW}dstWP zx4w|N?mm>m4stOmaq+uvu`cj&`0By-DL>7;Ha4(1C^Qcbt(LXT2A?B5W?6&5C}wQ;|5RxLAx53@+2o`JBfVjO z>xTiG4TR1?uG`D)Gb3FqNV~~1g61lFdR_xHMOb#w#01wQE}5P72J+V(jRkMxx|(u) z>~5N5UyC>IXj6R5Zy;&5Sx}}3ta-0m-7!364>tfZkvKwb8Wjfb-G{Q*ZHBWuBnuM7 z;&8IHz*V>uuGN#m`<+X#eas!WCtPwC@cjk(jxGFsf2{1V_*KI>NEe$RI(@(@`CFRs$pyGXNQ9NktB=rw1x$+w0I8ux zsKqTlSZ|GXE3^RHP-4#9QiW{o@sr4Y3tiX|fYmH!c3ZheT<9+c!`jhh@)p1xiq1^t zh2&4S^7=TqZi>R^2=n#43H6G}drJYVArs@$23UJ5xu+}l$oO|n23lEl@0*^{0_x~x z(E{qU&&+FFWOgwm+#s|QRN-heL8*Kvvomf$cdoR@RIY<#EzZ_KYA}w7(mw}`XYNge zg|M*v;q(?ycuHsy6;6Z;PUGTSdfVSWE!T_#(q29{+ z;zR)3P|EIcDM7L#WkC0e2oWDs3DH{DRTUtWvE>_>U3zEQ&D!@C?7^p%QC~}58l`ug z=iX5Ky|~G^lL02))|v;W-}9<|NUF*v$-j_BAGZ^+BPu2!vBZ6cTYsT?9;soTmG$D} zNFRxHNBIz>5OKc2NoNkB>y=r8>rR;CjYF_j*9bF%l(Afpi@JDO9ndO3()ID> zeR4-G4aRmnx`X@HAQYvFdgN*$LM?m(o7m8A*zMt}Aeqst_s@{1tRKI`ckgf=Trd!i z-O~ae=o@N-bSK+*A9~NXg*Aw8u9_pYQjE24#l5`JjtkCYWFz0()C^w*?_RNmK>za# z&LLq8f&c1vN$N7<2!Bn_+K4i`6HZ=q)+_`yz z;8e99+e~n%WmTwadtYq4w@_k>n`+J~Wj6o2qy4x{SsTA&TKtdMZ>ihU)Jg zjjr;*!}I5P1&eKg;tL`~yuqq%?y<{A-WnnTYU9nY4V`!B+KF&t;-V|PCQoVMEq?Q( z5p4IUL>-}BE7UmgB0@L_hYXxr6GtL@Ae74SweU>UCPH47RE*qaPqZ6>{n9tsWy?L^|J8wn+sFm z!kSd$b3n5`1N2^! zPts(91*2gLHp-h^#3J9KT<2~6Eo>0Gor++TBfD*2`g@oL0`eBD+DBWn3p1lMtQgN^ zo#ZAnw2Dcyg8=fM&BMhouQpsZo*o|A6xY|CwYLt6_|eaDs{^9cbLrd4)wAXNGnugO zmEM`JsQ+BXo~6CdS8O)&kqALdf;@&yx!5>XPWwfvWTdbOOf*#%rL|WuxMdegfkR@ z4I+hkx!+96nl4h*Bquzs39bTD3JAGfoIT5QjBRJ9i`HTEO}mU zeX_yc=67CA2inB)nTT=`10aPYnxKS4Qix$nA?nZ@2@e$=SH^37$DX7U-IRrS<+`3+ zxy`(xS%x{x$%7xZ|sMb5A zM`GmU*nqLw8%xY+a~AdN=ASY78g2FSEw$f_^4Ok{#UOw@!?fWVY~{eI&=n=-s8Q{D zK#aPjZ>wOD+;u&uROpdUHQ!M_u-$dbRoZM1w83^?c8AeMW!GssUG=({24VTo{$&S3 z?%lG@8IE+M>)=r*Pof{)I7UU?l8!Yq>(_oo^OrNOj*|8Ej4!(CJ<$%{va&n*IEb9B z>e7Mv7`;)&lH7C7Z}pU<4_-G*h&pu}_sl7()jY$hYkc`rcNhHbpUF0CZ$0$XA{}dc zScCa@~N2?-zxUGkUjVW@q3e>?m)~U<>hVnH4pLFM4hqTvww*P9o2_h6xF(X#{bY~PF?k0tC73YX=1&{kYAzFdXB(C`@&1A$&Tp)z45G}cWOwR41N zJ{ChZ=Ca%QkHZPYQ@9#9RM#&XipAg@lE|soaSkO|c3ED2kB)LTo}v zBdG*IECpj=BAN}XCK({1W_ZUmY6;ZbSFLF5+?Dhh9C=hW02LHbH+dFX^L2A%JQ z+lkfGm&w!`J{907MFX?8wB**fs^CWv8UVE|?VZLY1+$7y061;Yc-)tN)EYh&;3!1{ zakoa;Yg|+?qv#EQ-4?pXaXCS);!^;QTQpvGvL>wbQ^Ag+Gyt|ja88CLj9VEHcmY9z zU_F`$mE>{8-BN^72>E^y(^kwOy$!cqza8(TLO=wT@gII7fRPEKfD-YW%mo<(&qDt{ z;>Bs;Q1NMKqI4g|EkpwTdKmg={5vFzgO2Q1!wuD~ZtvAOufYV<}4< zOT19*Uf=le4HsnGlki6Xm@0!7Izk9D9ETbsaDFowe@6KN3|!yzjDLQ$e4Ba6KgBPK zNpe6)6yaG%5Xxh@N>Le-q-i#({XOuqVByVOJDFnSCh`1ml8YXrum4;y88#EzYK6da z>7FBG=@bwf`rH`UR9*+T?`<05XNv138ZjU?U};23Vv&dlJY$sQJj7eK+tyH!qF4!l zvk-!Jxj|R}B@82^Ofrb`3&F<7=L0H}wh6ZN6!a(_0-&)=qC6gQ9hV6V$HJ|R3?+H( z>-p5gooBQzDA-Xf1VC7b8yLy+q$wO?0pmhp5JJf@9X;V3E}#l2E@elh&`kCJ-w0^~ zLGeE0I+*L>7rE|2XcDE@Re^q(8JbfDyOOZPP9GN@wAZ5+fqgac6nF$f4C z9i#^XHL)qLcj2u6{5l2=3R{o^XkmoR?4$@wQ5QA@jV-LA4FDDz_y>kCzg0kLNZ&EN z@|CEcV!zP&H3tPsS`4rh1C5i^1qD?gYR)$!4cxps+&R8azVFvXj*^LY+V`#jP7#=9 zE^KauKyi%GLIa)+Ba+z54wyh_0JqX9#Gfn}sQnf@&}zbD@ODkDQ2dL$4r+2nwsnHxCjcJhWS?)52l2;(ryEq{UKFxf%7@ zn~7$SR#^$7J89w6fejrEI!IH*L@`w?n~NZkND!rUXv)Tpe54TJI1J;M<&j8C;O@~$ zA55(^%sDv0Xse^h=uoB1;}Bz|bqtqzGbt1ZBB4Nd0N_w;-AzR85pyX?sKU#tl$3Ic zAqeAy5&U^kB2b_`0wItWG(}}qNXnEVDv9QZW`S4`xpx?BMA1ZG4rQk*$jyy&d&$xY zi4lS^d&Fq_VE!-;QIxwQk$y16=c)||l3G2+8bcMtd6g2u$><_cpQ>Ax$0NmAw>Aa+ zjsNh8aV~d6+%!S{&KifERZcz?jdg6f!XckDr+@jgO^h5#`(JYaM_*Vd+ z5D)_Z1OPKb12+I*e^kyWKme5QwqbAm(AE$Rk|X9c+?e!d6o~+I{~#u{rZsNZ2t9x2 z%D(^vW(a6#0L-8O*c!JJ9{_mOz6-A+(+P9J173um;py-z*P7UXHnqt0-JG#a)INWb zbA4Y7z}Rk^I0g)CE@RPdu&M`RB>w^5*>c+|0h*M?M)x%$YCx{v-dem7nFEfAYy=mSaWLYz*{D z3%orOJVj&?2d%{yeSPtcfxa`>jh?Y_F*EWqYd<$19I1>fK+i8eQS|@u;^m)s#vA>~ z==V8!9v^^O^!lgty*dBS&S@0u!Nw=h%MnN%sI=s09RTTFuB} z92nSAq}a%`vL1>KFjZ1Tpvi_N(r{L36hpP?81yCcSkH`fIdXI+coKS{jS9(9CZKSJ zY0@}*={>keL(m6a{O!cTG3x+SfwoX-Zo^z8f9*3glZN9;YL%i{KvE8b6r~Mps3C$z zgqD<*U#Jqdb}E{`!x^PXJhgKaQUSdd5iuwfi^qD%EEly;rA+-ok+`)p(EJ+CEltp< zqIKbcMr(?R#^iMkDhA@fSeU33nqHly=C5#uY0{8V;(|Qna_4Qtqi!oKZLw(xphBqB zs$QL?=C5#uY0}P6h>@}ObZ)S1F-^Q~IRx8G*b-EFT`$g3^Vc{-G--YuBX4y`zZT1j zcID1IcUJm4w1}EYZY)g1PsZ9x1mEzOo`{0A?JnyfhaYN*%-qb}E{<0|ON}z8PrB#W z-CS+cUM4BQqNKR$xiQ!rJ3By;&%Y@B{Su{6|G{FoT74#s^`odCMKK@hb*ZJ^dN9Mt zq20Q)BJSi@>{OAf#+5D2IH~m56x)xUODve0x}8Bd#kISY8wOJWhUYnH@VI-k@1~pN6prR7TGxZiJu4UVd zL)sV55fi?=c5W+In;);u;Zm-=>66p*%-uXaM7Rl>kZqmE0$m)m#iyVSLL~MFB;Iua zD(IAy>1mTnO(B3Rr%Cg^^;+H93KodyO%XO^%qyrp1;r^PaV3Z>gVfleF)W;U>YP+# zCX*~pNq}L#gLuUqtcyZ0gu+TU_bjEoPI=N7rkYJ>)_U#oPcf`YCcV|o0WO>-9GE{O zw(RVj9dWq@ttIp|_#{X-VN+*UU#V0kS(=jo6HhcMh!7<{nHOKd6j>0;sB$(IDSL8B zrJgbg(nJKvc$%dw5P6)|aEmFGjApUV4yy1iG%`bp{LDsgpDk<2`yIw~CaIcC09j6x zz=dMbaIgWDR6V5zB(^Lw>GqCZ!QjrtF13?PvNR?Ec%5qmQ9Qs3I|ix&Wl+QeQs_@G z?kS!N^SR_v6UrbmY`L>f@x{QkS2Sb^`&F3@x(WvY-;Gzm%O#&4xwt#oUD4Z4oO z5)_EV5hc**B=x6KQmvUxvNR?E+=II$)~j#$N(qR6qq>Ak>r?+Vy!rqzC{+6tf?~SB zH}pGnd#9_Csr1w{iT9I3=(&*aN?qT}*w2n;K z81D-TX=fa6oIDm!-F$#VS8EADN80!}`(gtKbLvXKB20p{zs@&RfSdf8z`Vfj>lVD! zskn6y)&mZw;pD(kb$LQQd3EE+_IO5CU^mPa7M?FAmdLhYS2Nq31J9g#d@U~5Lb*AH zf$icMDoGbN8!JACnQq?f?qVCwLE1^}l{EPz$E~cTm0Q+{^K7l{q zH+*$dw>adt^wwDC0yYOEC2g$;El^3q_2wId85*k`Qcl#_8IcH-)4K`I9VvZSs50MD zx`^NK$A5%8v^3g?*adC(&M242Kt~9N`YC9mWCcSNJh(4TnLB^$$^zS%+h#0lX$@ZN z!J>P-G*JCMoS-BlmdWjr7G|RR5vi~{^_Wlx_!c$|qA84q$!vNE@{k;P!tTF$dg9P! zT7ghP@EuAx)d+_*?=76BbR$Wym#EpcAt7?(0e6(XSY>gKcQ^St=FMS=itkj{tT^Ad+|4w3V>zitqTK^2 zL~LmvN*K)>@;{<*$fzy#feWw%-T zS=>l;Mej8N&t|D+NfdH2x%0_<4s_KItrn`SOmtgttsP*`>R{iNSy4^JPP`J{1v9r<`H(m(8xc`psd+Q*8vii_D#U zi@ODUpm2r#aL+$vXOca4;^S*!c}-A)Z9);Mzh2Z^vPAm>9>WhyeYwdf`VzHW&{)-F zTmyWYIyamC2j+{jbbeKoizVsXUxt?)d4cLuw9eVW#yQqWlMQQbtp2{jKaYGmFPGwPF;#?=00mZE)yUO$%6AGeH4!NW zQim_!`nMy4`JApo$0Tku|b^ zp6VLI`?n;dwlqxp`YNmf=3y@E z8eW{D{uZw>a1{!_-Zy#&^{Y!ONB8(6&akBR@2+~eHV@_M%!Y1LpipR^-@Z){YYc*z znRJL4GD-6?5wJK#_|mSnT+(ameW0gCw;_|=2=tocl5)1);gm3dm@W2tjHaaf_cMno zvkqLnx%l`vn4hmlZ^8d|mbU50ON>gf(nZN3$-8oGWfeC9T*$@y(j0$O-gBbJXAj{v zyW#q2^sc;yTYD?N-EtvTvK9$TIQfbsr!F1sNV@~HTi@Dy@P@%@IzzW;Q+*TE#U=5| ziRpzUwkOmF;g>x^lu=|I_Z6?r@6g0IL@pZ>FC&E$?vwf4?9+YxLW$ZyH^6?y=-AA! z8~nS}ECi&VuV>En+DZXbtnbsKTEEz)zX@Af&20ovjwj-Ah4$RiQX|Vs*MR-?9gmM-@JA1?WaDkU|t>@g#7G6efI5nkH8)C-d zAOyeRvS}?EEpyg%2TUruUSP?ClJ%ugmy@Mprm*pAzK({wNXQJEgdjkscUOKY4 zPP6;QRHQ}zWe<39IQf|Q)$+$W&RtLZ$+I65RL>7mVDEL6*daPE&q-eNv>Zg)yUUFr zrugbRvf!6QZI(mli+)ieWi@H1w+VHcf4EqGc{pZcfn zE`pkM5;rxd&fO`RM!d)OS5C0*HEa(6oO=`BC9*!39JO8x@Uy`Lh9e5i2m=A%!Ny(j zK1VzhDv{T@F;ks=dIiH{MYkz{a;P)@0MseGdFSlaq18Qe{v8)tdAK|r=c)iVb9=WvVVm;Ke5@<)$(P`M z50M_Ept;8SH28}fvP9LeJkk^c}dO7d*aK@kwi;5eV}(!Ht<&*9oL#h zw#SSjWnTd=$_d}ehbO$;k3DeaE>w4kM8WoJ8U~)mV06tOZ;bJHYCZMeJM%k(rtpJ9 zkpO^Yw_Y*$Vx34=QSh!2sBI2B@q!&yt-dd|k*Rjl(!{m3T^S1z}huS_mbcxUYGM zVnB`KEGW-ky!pN?Ne3&{`k?+>a6Knpt;|dXz{s>n6j=olIEda$&=0goC51|ffL_VJ zsj-vLgeFOvQvhU4<-Oi1J*Fhd0BjMrG6xlxL4gXBrM4W*ubfPS(uk%2=a{)5I%HT% zA|$qQb}cJ;!?g-MG^L+xCLal%XcDA31(41(Pf=c@ka{G=7|vp?sl-!e_>?DGSgnXa{@`|010t@(3wtn53B|c*)2hR%1A)iK=7_ zhmlx&LMob;!lZK(&}c$y08N?DL8tG8jA3%I)PE#55}X~vCXuvW^hnjfne>Cop%&}^ zVF9ohNQi{eWiD^bvYhv+T@0{1#gaY+@etx^u%;vE@c~jaA;bVfREr6>RUeNV^1q$R zFg^&<@Fw6fIN}b`8jC`qw9X_s#RF0&>7u!j3!YY%@hOmtH$ee`C}~C+7J)(NNiR_j zT#Ob829k}cY|kt&)2$ujf*?I;?BYCK@=hnVU4wr3viIj`^|gpRgME2(&hEJX1fT!2 zr}q}!>MS>vX9jEB81|u86#*cTG^ZFqEweLE@J`1dsDii$=S-u%2Q9j7wi5N(N9Ib(`3h2S+-S@su8jU5n3 zKIof=$(M)e(jw$@4#Yl_>jJ2v1+kImDGat*9 z`SRNgboDXm~~CYl&vYNkcOENUF4AM@zLy>;NiQsL*cgWND34{12i z%O!|fyv0E5jSwqARMYa}PTx0R>itT^qlg$3is4+z;7c~sL=LHD%f@~9e^Y% zN*OQ+h>B}h=M@BCy$^k^c-pT0qFS{_QZUh4r4)z{p_q^ZVS|!-R5QrT+3euJZQayo zZ!XC;-p=!~SpVM4^vdmX`CXhfiv^_wOzfyiO)-)~5Cx2JJe7iEnK{?Hs$2YX3>N|z z5Us)zu168XSXz{aD}_3pZ$2qs>S+@DDkY{8L@p$Hz_2p#@Z5_^s}dbSCG1Qw^d`Rj zKRt2pROS_~!GJ}5fvoPB^;h|Jg`I_Ah1I(k6bo61@P$XY`Qjs#FaEa>klxr|EG z@(f;#fu+!lE(fT%3Nlht3_|MLe%q0iTbWapZ5tnY{Z-orJIjQg_T2)J@F)!W_?rM5`@Eok6R)qO5{tpe$Mx#1fJIWLrq$^r#eZq@O~g}+ z_Rg{90DJw!A6uzXS7)()OW9NA+5Mh+_}+#bPGmcyg+>gu+;MymN??)Q{?mHDZ|B*8 z$>*R1AqBVIubGK+I}i*+A(bM>RamptlK$LjU2$DYo_zeo&Ri@deJQ6$Y&ucrdH(SL zSd7eO-r&cr}CG-^bRs|1^>~m@nWSa*)L3{?tCw)|KTu)}(l$4e6h)Ot- zjHCuiJp^EEA*bZEhCP-;=tV79oKn-mD;!v`XQg~qZ>csx)Jq+cU~*MM4lIh}N0N#l zZAC0&aBjdnnY4`05SW!J=R)Nv#$a8FydL~fz(bqxy7?F^iD76iMKUva1aNSLOmR!F@hb__U$E4 zq#T%Rm=em7Krio^fQyz8RuL3Pvn(d97&Hpa#PkP^DlOtWDDj}z(UAbAYz$`|W+8Bu ziRs`Jpkoro?Y$sis3MJ5Jr)K-6-0D3D%Ar`$f(pxf#~i;$4LUAh&>U}nk1^a36&Wa z0wuse6YB;G!r3zk35Dc2YrvMd;(u1+@$qCTd}fQgK2UXp-e2~4+Nb}cfYt!A4hkbS zWi6&)a4fHtuuvtFNFyKY$H!9Robe2)YY6okSd@&X@(lf$ARxH5btRZ&D;pXcMx3a> z4+BZkR+|4aNN{{ zioKl!Sm+U!nMRRyD6Su82YweAKRt4u>$FIV#2`!^Ku9*n>X;lb6AIxALcjD}D*FW? zB{^Mu*!<*>NPB6>P@)~vi<5`H@dVQ|Z1Gf6lt^o)RLn*fq=}ZZ?9{dS23gq48+Z0~De^9OcXJMW zFrf&M2vW6@Xs#`my#sUN^&s_A=kLPL37~q1#g;0I%hIqd8cH3N_5^8F$I0$)U49M3 zr3Q+z6xWp2Rp{Z6i96>9aj)woNJ+zrzeT?TQeZH)LO@{1K@hPGCyIJUB4SI5wG(>^ zM;hJ(XeN4wsr~AKXHkz&i(K|))$Sk5W@VuN&O6+??fNJFkVz0+6=y*#ONKz2e z1QQLKkE$P~UVfO_Z~G@|?$#nJsLX&7pt2r7Xy7fzsCXNZYBqVcB%Th8q|{N>t@Omijj55F_ zo*|uADaZ0`9;^|@3mQ=6q6{h$kVBzjwL%D}A}PpLK#ObO%n)9l4_EVX$Aw+gN|&A7 zr&13eZ`x?9hQh=sfO=EW#hSF1IH(}L8HkxtN-w2Z#>aN?gx;@D(BsTbNJN8}!3cW} zV_2At19FYdO$B!IeqZwOcd|V!;ZMw6OYdR%=IW6k20z#W6=5kw4p}~1#{w&!w0ZOr zo9oELc=5cHEk#~{v{Hq@4z^fxyp<#EMEZ1Ebi$wyPQJ=l@}-$-nOVJ9OpMj9179_! zl%C#yuvr6P9)v1$7%Pi{sAqGC1EFL)&sn=pN*_-3!iR0#+EU~cq#$YxE9@(gjzuXz zbBVW#55iy2A~QvtJT>-@N&>oN)r((B`zU;|9`j2iT-TaGY>>5|=fNK6BwqtE6a=MLO_iwQJ0D#O470m#^9~coJ5UXD=*@Pzi z37>q?F$Z%10bk+I1S%Q?k^tm1Mz*rt6EPa8>^&dS(CqaNO8&N)8qZiDB+{Vqj)x4e z0ClX#j|UD`(4IOL*0jMoEUrL+N<$$405bppGBa>Ab^sMqvITa^p{0CHpzcCz(x^ux zp5~@)X_H~M8X2ZB-o~DQQ*{`4YABXs5?7YyPl}rAPf7K^{?$cB1}_Vv3lFIphfn2GiRaQ_uJHm>j|nAin9}G(A zTRyJ*xAM=+{xV0E-zH?Su6KX?CWs;ovngc7nGzCI^cH<->oaNr)luvpH!kqb+&D~J z1|Jy-@DDLoKDL}ov{yT-({x3G@-zkFd4FI$5Lo!t!ii3jzZjF~R@MCf z`ps^*qJOzBXptNZ6IGW)@R$#vdafXbmIPL{8aTJ~OCKcS?lr2aK|rroWYH+R{sHhcD9pf2 zZ|PPTJ*9Cga)c7B(io*4s!4#tiogBYY9y}Q%);frUvlHfp7`ZTEAq1%@a);Vs}<&U z`#tA=Veh3+y0I`3(m_M+78RsI4hH~ZYgNsY$bnMIUGgR?Oz?>SV5;O;V;!>8j|J@% z$4rb?0nmV@!NAAl`=_-OO&w#)Jd}hr2wC^~6|g0Rzx$8z6aM(J@hVFjr=xjs%8nB1 zWbPU>jAGZH$=EYw9Jv! zvY@)24eMsIg1mC0e6r+>u2{(#kVUrduvaqTMQe`-!)XE|HL?haO*7Gfys|?M{BmX} z#uiFSZ`7A3aB2u(h{rksgv3pV3tlj zTnb^|Po>nt@Yq?ohArD-&}mdT$bdUPb4sz6pvVpMgIvMe&h^KlSIfR7!$g`m2!FX< zfhFogaply}*7Y^2BH2iS4D3E7W@g<};LLZ}LK@$-im_}%Du}TFJ4kCSJ{EOY@~b;C zmD(Ef^XPG1t2c_+;{M*S{`ta&@BxlChxA z=8m32L#vVH1)}b))?&!ujNkx8J(3}B4T0O)Ww~~Y z<{X|Y23evF_8o>qtGsNS!UP1mXB%_NpRsY+L$tLP`F+soh;)1?g6XtixQnbLM|47Fe$xl3?BBl^UZN=RxH#@NOdcWoMc;Z`(91U$?^lUbKuaBi$-vO*vb0ktn#s#YoMjrR0kvA_AFo_vQ_=*T`;m|23= zq{y&8pgTiW0H_jqCcBhIrY_49zuAPQouQ#_DmbDovOX0#CwpgRWWmYaU`zV887kC! z+8@bE>g+{!th?d_K~={l86DCZZE~Tr)UZ7mTB#6HOlQ&CufxM0oy-C1*KOKn9H_@T zyIWv$wagW{ZExLfq!e;0Mt;bJ$u6Cn@h^`$@xiA@!0d>fv9)qJ3jn}$JLJ{X^Pk}J zbwSho2{O53P6v&N5$B+bPAxOmI9W_GwhiRY6#muDfARVP_MJi1%Y&@l3}YF5HhyhQ z?Y7YH_7&Oxf~5iVYXV?HMc8DQ+KppQ9=W?K?=5nZhqf{fAYCFZAq5Autk%gO|y>i&sM8&(692#+di&&AGw=ux@sC&XV1i z0lK1(PCC8)&gK>FY$PKsl7AK8RZDM0Od86V%t|ho^g4oy}7GQ|$tBNbp#fm@wW> z-LO#)ae`6u`D46HtfYC@2RgcMIU=K$Gmd0Y#A z4o+yYwjgXC(h65MvI*L5od_v6#HCaUOTGdi40OpfsA^g;Dt@)8R%q6rWINfGUg`Lk z*1qdBlK1n{?Xb;hHdA~5YAX$q+!0Q3Xj+JfD^lLCI!TIzkUgB5n_6u;Jv8JQfGDl5 z?Gf63wx}emMX4sbB**1!Q#?s=G6}qGoiAHy0q!u?CyMO&jFFLu6z*U`uSb zkze#;@g{p&S0ACwV%@UibRue3kq|0C<;d*LWtCAYR6&_S_f*iXidI+{+?T2?w~D)$ z)mTb@@$$_i)?4w+w=>SHuujmqdYNXz2!h#0D=L@#33-!+-_ZtVrNLH8pwgC^deH(m z4c7!d$tt+ITCO5Z3hzIShnJX1uvDO7hL*x%6n80U&ff3ETvx1vB(34`f+OyvcIz}0 zAQT^26*t+VZ6E96J{aDb+qH;OJQ73EtfY}|l`bNHGs)&yF=+F!vM$|CW@8-fAQ=vA zyptNLJ7RXlisP>*M8**FRBzLD>1FGtmeHz8zW1`q7vJmgeLfPv86T_F?@Wj#cr zJY+ib9HrA%WEV@k-RXj4<^2xM^FFIxBNvM(fA_awu<1mS2z9EhO>ebP_{#yh{xkEmcCbqhdHW6qFHqf664zJP*T!MYehdcyT2{|~T1Pqf-Y&}O0q7c7k z7mis_nyH3%vZXi!ss&FR8$C2HQ$0lCc-;ES` zJa}|TTCwf5mR#h=e`?^Qp{bS?W=&`Z^hGHYPn*HPzuMt>dGb^ne{Oax+pwdam4DG3 zqQuLZ;R=ei(9nEtMf;&Hs6I_+j^YEhQ@S|rBfi<*6i>XyVEVY_D}#RRPq6KLhggRb z7@v>!gce@vf@{eTAHH>T-Jj!#wJJMtbtlD}oPB4$%!oR_;PR)xQMdB0Z*N%}uG13F zsAPUZTIpLZCsXMrk3;cq>-LV$+zXAN5&c|kp$dB_3>877x~By*87Bp+!4 z!JqX}aqlRhE{Z@;l|~zg)n^k_Y|&qPfQGa=x#Q{ZpCSi?na8l?EF@6OM;1h*irrxp%nQO-MuFpxM=eT+Pkj`MroF+E0sYL^;?)<_!Fc|NIyy3G^e zT4FE?9dh?vAPj{idOgS?j}^cgFKptR7FMwUQZ;p}HoT2ErvrL1rvOe!j{Q?oq}ff^{cQ2Qs97`YUZ)dhxbnf12Rxxa~%kB?KcV8`SZ4J&R5UV4#EUie3fjx1`gcM6>8Wi;raDJLQiTI`+j)>Y#E_FGoaG6D|hrN`yk?B&NiD%P^X&B-c`DeW9P_tbm} z!2i8|-o$4vOM#vaRt*i72KMy4FTO|febT9Wf+*K#6<7O?t+~`NT{-Tx{z*o6HF^rI8uHOX861 zgCiwtAKj$NwvMW7j%CObkiY&5B{n?uZai5eDIO)uB+-j?J*fNN3aoD2%vuD|>wtHd zT(<^(1s)te1~P?fK()B|A8bX9s=!gI^no25(^>;j+Xs3pa=G;LY`^&Cf0xf~a0Yq&z2mKn!`-gdlB{woBXGPo9bP~7FIR%8o>?Ey z+NZxNKiP##%m7_M*&SnQ_&=A}u+%i~iOlv>6iQKscE+|d-KWKg-FK1jgppMpfvmhj z(vvVSSn1Zg?LcodHg=*-e+7HXfmTrO^540JcG&CCVU(EN0~)p>=VRE1X-+3vWODov z$|LNXdwOX$W1q(l9`EQ5x)%-C49_9P2Lv2z>4d-2WgH*F`x0*CF^9s<6cS13b95L~WcMW*0L(&_EDTsW?exB~C6S_B0~1*4 zu?z2I%qHQzhGKB!tETbWbjaf30Ub&Dqm_Joc$N9CvdfHat(x!Q8G2I$YCzI1Z*lr^ zFK4dFMdTk8jK)8A9A10Iw^4nE14|Dh#fekn(v~f}^`HF5^x_WE{NfGvt|Nl-9tvl> zZr_Vn#<5O!byL*&&G}hXL5-f}jn}8f<}NJAUxWfEJuxWTGTQ?=#3i>-&!#T#;cP+A z3~9SH=$taD!d&h#@fV!^2H;7*%NiLS!!5IU(?gG>9cOGurK>{dJaDP%Uu&ttK2_VvE1^8-BnfU zg?7JIzGmmSG!dK)%Is8Osa+?t2IT=6z`<7Dxiz2(dh0q+!3d`4xYg+B9 zrk6*9yty*>csMS6xE!Gl6YOT{dh?Fz(!WsrB<`rAS3yr`97Arp-l;H%x2`$GY={uF zG4Tn!p>tqCg5vrxwAz=2GL~$kL|?(i6(qv4l+$P!aB~HaADNje4VkE?cd9 z*4D{)4p%R+U@=RWt{jj}IbLIDR5a^E?Px$Rq<3{`ptPfcucJkn@84SYzklIfG+pgr zZRiHMv|EA>^_X;M*M}d_!oK(Zdj|6F=DPwp?4!b*_imbgF3D2Z8V0VO;jlUdG-p9W z`RLU2!@Q9-x4x5kX?cMdm&8a?n}7!u5O=*NWOp)l)&|~5WO4?Gn6?g1eEDUr-_mpB zm$%45{N-M&3%Z*5ph0f9^S!SH0aNuWnnKNZJoVAnDBqIn3;MQ6FMxb;CKtPxr1QEr zy{nm_PTA<{67<&%G$~dWkTf>jrk*!KcYa^D4{Deg_s>UHiNX`tU{ZC3L3u&<-!i3k z_MQB7cJ_$C2o!zvOhwz7$Fn(cP(qgXMFpT&P9Tb8&F`;^MA5zfjqkz9bmn>ID0=d0 zHd^%FuVB5|bxUQcVY&RhRmx~bvRDIZHwwG^o~4!gRcvhU#z?R4*V0Fie)=3sAX^`! zI(+}(O{4rboxJ?TISio%?9a<$YO^%&-T%i4yLNF&>iXl{2R8l}J#*s>_W++mF7wyc z?n}3^;=R=1?27xQ&CV%Y*A0z;YtlnLzHZ_cx8UQy!fuHIxg(O=`V>(8v>5=LpoWlK zpoP{dB|r&=tLCLBa@?q>!fOM=A}|50I%mLyfT0}EObDj1 zEiD>I3D9EZ0E!i%8zNR-&6(9A>=a8Lb7{1Hy>eyt3Ac!03E{=ufM+vJfy|%~Oj4CI zDB=;H;Gt$OC`gA&CoSGGwt#!Q_e3Ny6l>`$klR8PETPnToC7H%2AV*p5tAWBu~6|4 z+)k&2*e^X{AnMTsNa(PYKn6+cN*HbD&7>=0z?)n#B@iy_bk@6T2N!VN#vO@EqbicZde`eFU`IV!))r zF0jxGA(uJHssKm*GZ~!6ZCw8KAwGc=1ThJf0Lie3nAX;lqSf1D23~J633T_{CO!xP z6X#aYkBQt$ypm<0tX>c!Qo`&C;^XmPTR499F%A`aW|7KTg>wLl1rEkMLIbyC^zJF9 zowrO53j~+}1rZ4f*@c+pprKWyL{V!XfClfu^8*hbxAuUS#fX^M31evm_5^ATTzN6Y zYRX5-zdA%z@9w$0-a8QV3WqS3JU3(M(4K=Z-D{(w8WCi^#R^Qk%NzcK3<4{n*HVEo zhO3aO>kQavFk>1H%#c>^HAZr&da?M+Bj8dTpd=n!h42Zfw2GAH()B|Q#3?4u^)1B2 zVB%SCjj-l)1E>KCNU2m)f#FcD0bXB`E5?3jpK>goHnQTb$kA=^N@^z*ah%~LDib2* zUCvVg09u=4=jB}qPt}r(i~=eSqDo60iXph+;92Akc@l5aN;Xt|lIoo>1Ls(e*eD7X z(6-*R<2=J^b{R*iy4^M$hz!b8J$4u;aE=KD9xCa|OwFf5E{7#Ty&)}~3+aObwvvXb zfVdb52=i*&epLUvVc+^j!0EAuWjO+J6^Ahk)QN)hnrjrM9HQf8Vc)TKmL_f)KrjVl z3F7qxJ%G|p8COfionpg(*RcESQ^32ADWpMQgvJRq3K)?v2`HwD;31ST(=5|rjksz& z@>k>HL|6a?DhMRbE{#Gv5tdlyfW|qgTdHuO_G#TNzP4lj?wDv_)>|=Osy0kzyc?=a zPquctvTfdfMS{umhxLo+&~l6mc7HcJ4ZY491hZhyHOPh-91*vmx@7C69tw*{I`Gc4CBCm-!m|Jtk=!LOqp*J+p0|(d z2-B=Sta1FmD=Q%FrP2X`H`c+qf?^EQS;jpUv)K`1i7F3X!u_Tz!>7c?-n=0$FL9no zah&|+mkkT`%Smzck~0w$Yszp2Lku(;DOwrtB@@NMm4&~C5_lWmh2etan5CmwGlZh zqh2bAloK|#eLm9XoHur9`gSlDi?m)5g_3Q}?QI@A_-Z|9czC_b?d$3(@%HMM(Oc$? zhbQkJI}KNbm^dkiF(`Bf z&xL?`np4;*_f!C!Pnhd9&?6AFP@wVJ{5+uI8_tB*z_46w&HH44m?t?RV1PHCORb7Q zB$7C+M+S(T*+b8pc)j5R5IrXi#0WTnV+nSg1e~4;4E9*&EF68_z~_BS{MM}3g8}UV zbNQ;UPbB1Txrj_%!h*U*i6HnJYG_thvfyrU34r|V0U)&lgJTy zy?Q!qsyA}fmhR1U$Lbl4;F6hn^T78m%DOXs_1??dC#k;E<^}0(6xGja=nG@0o;6~G z33}=eJBoE0b$wiKKEeeS_x(N+{Wz!L2Q|zx2xBXZG6X6m8X^S35^kGWl`=2(9HdMv zjvNOkV&Aa4e`x(b0eh0F}f-3;;N2Da9hz0D?#?5r9qqBD{TEoCC76r6~$)@u!sNP~7>s3|JOF@56cJEDUC>5~)03uOD2PI4k{8EnW-Wh>6d4lX( znZ*=_Ri*gCJNpnI;sF3eqKKGt2()o+RbCZW6$STtgb0vwzGbUZ!|Z?n5)lX@L!yG5 zhp}rhX$^1hO|Kp1%7kx?jovXoW zjUE`4!2&K@%~La{`sGER9Iz$$QE@!Da=i4uhHh&!$Py|u3BXuo2*6P&#aM@?p05xD zYqZgnL3oCYTnU>o^SAGLt3F@#|Cc2TzljI#gYUVc_haUlnZCg1u(1N=$~f@kPXD`C zVziF7j&54Uoj@I9hV0 zRZE8#+J!YjD&9Q1Y|hmigL!=V`PaCETsPAw-=Ks<9H6;cQ^xMLLOvV|HC{l7pl-&` zbWlGHypt~=n&K%|8>G;1M}P=vxmqy|=NQCH&TigUbT64zlv|IzZtb?W+pczP?RZJx$HovgHUb0W*#2_c|68|KY!fAm@QdUi!pcb?D5C_E z1_Ky>e|^S(J`QI6>!m*{_Tv4g{`b>;dwQ?F9rmx>dEDHM&ew-xcXB=Z(&1i8bE{vs zQ}yjp{|&$)adgYFiRw^7jPb!z3saEaSo^21A3N^vwCQgvc7DGf-Tr(b4(8PRwtcWdE`fXhm`1d&o}*PN!!VEdwH zMgI>vcSeI5uSRUVn}}piE}VGFHuTsU0a#XM8_)NhyIf74{(qKpL+p@sElVP}%)q`T zrN{5SY1<99`t?ftA=KN`)yb>!vBJC1jy_lr?;N(8jBFzv%4@XC74+Z-_lMTjM}yf; z^JYZv9)M9!K^-tO>_tyTqckS};pgtOP++&axA*O#e6How`y?yfQ$4E{vtcWHuz0G{ zKP%lHeKUu2d28xk15bk_=nY zw#~G=5V7Vx^lhR2hL7dU-GBAqy&*ewcP$vjfSJ~jh|soNA9ybIP)~&W2Rh7QZP3iw z()EK(ty_S7ufV&GEm;$qU=}2a4df>MAl&T_=0i6Nc9?Wj^5`xKi}J>;X^(I)j7UWs zwuzGO!`|=naO!64bMaID{~xg4eNWGmb4Trbg%6r;WEB2dTWrZg2CTY|r{D!gyX&^~ zL)U$Recp_J`rC#Z{*^fp1)e{sn0q7z|CzpCM8y2tnf<5sBIPqc1uFR-qM(T==H(H zzh9r9GxpWAGjlXu`tKcjC~|P6^bYi?5DuW%R?6dl)>yBoRGU|wE@*$uW`n#aBRrE!Ic~p;=;#3?ibUh8d(zi_o%LvkIV98$ zBPmL>zi@lVg|4+Pn+lPR^92C^JW>VJ!dJOof3V1wtwnHdu}bi$`&-CcSAIAd{CRV? zo;O2bse9`{x65@J;k!Lo->&^HnL7e?ELp+Ru!4{%2$T^qSz@Rl)Y-IyHwPDJ|NUQ}%>5GC_zC zH_s0CKFuZ|t4(XD(*Yc~07tno@hT zM)^A@678bjij4Jl%|Nd(_8mOWZe?O$nbYfuU=Y6nrxzSd<#AtzbkhXcHD@!kq3~`0 zzA!R2scNyL+*slFZ1MY=cDbQm7+ROtA6l7I%QV88f;v+-ELLlrLWD)ToW`OVvfiF( zcd@_5GTPO8tdF8omnmwuU37en_^Yx`X_?RI@w)b!-D;)4TN@{i20*O9|IXmF{!W`# z@NLfUm@{?1`O{>SD+3EHMu-CJJ{{DxE|2#rVHNMfh`VP_fW2yQYpq=>3@`j5-QMUa zY45UT+0P-}GbX@MI-U?I)yMDTdgwG7+JLS=Urnn9al zi<84#@9l2fRoL5Hmjw;7HuAPF+`fdnP+i#+3*!%{=c;Wp)xA}YZTvKwI6oA9mF>gAYD+bn1Bdb`kc?c*JC0e&T(-;nAJAU_A-2FMu zEO*C!b|0;2vs7qy=01Bi?co|S616n=_Iouh#~zWi=xWTpZ;-7iS3@Tk@Z>UY2m6L> zol7R*0pIgmgbyP-vK~Rx*|E=^q2|sxbuQEE?)JPl9!kP1OC$&a85aXi1EmQ+)7^Q_ zje5V*V2GN1cN(m=mG?JzmyVo4vbAdv_vZ%f>r89uTjTZIjI@nSN5HCWN396CP52KD zXScZ&)tZw_VZx0mO4#l@#;8Mw&iO!L2Rwtuwc0U;XjuxaOQk~4NX%9= z+gMsEYv?S$rY2LcG-}!jKaX{nVyK3Z~ z(@{JnwrtS>TyWT^$Sy-4QrWTg>+Ri-7Jd0?bN@X#r|x0mupt(Tq!P=m^ozu0+RKIe z#An~EffDmWANQ#KN|h8ltA^&M)`QmZ!Zt!c&>BK-M0Qpc0YvS@zC5; zA))qD3+>v*E0%ezvBu#-FrxE9vG zo>5IHww{GqF*Mx`OBZ~6JT&g@u4YOO1ktK-N=yt(8@4djUFnZoE7u8T(%oIg(>UQo zeHNb=KsdgHtTi&R-4wj9GgYd|sZY#_GUfk*@=< z(JvIPa>VO~>G8fBZ%!!JzLQimSVh?HI)z0UlVY96;is|!A3EVWW8S;m5J?~11;r5y z7#|x2CyZi!cZcIlL2UWy>PZ!cr7X8o3*X7Mf}2oAcc&xJ@_i1<>cHENt8mlgmSx_?OcKD>rHf9vG;gAd`L04G8p9A%x2f6u}>NEpslMl(T#(vIcxyQUE^K8k))Cd@SBcuBsJpl4FEt%Nvxq8CrDxU}-R(5x0Lq z#qby(6Gs$I6mGowT>zFJIcON~;FW9rG`PhHUEp~a=Go`*p^zXgZBKx6Z*c8|XD$Fg`Anv#a4fX9v4u)(cE z)R?)5%Ww^KUnLkidfjFv{dfmu1HPF|{~H0bH@6stf%e!LBYFezK{1u!6~V7BA=kf? zx}9w1?9m;UO6O9{%;rD+T`A+Fhs0nf|FV6}Ua9&`JY5{@e7(&wuCb3){;a~XEuhSe z>{g(s87|Jvk;QSPVhn4arZwlqAKgB)zI1=#$|gJO?P+Ivb=`Sx9w2|S5eN8WM*HMS zh~Cxoed6ygc7nS}=Zf9%47eDU{Fxuj+@1PfTjppvbJh6=ON$?sfS%%SI^cr6+_!^z z&Y|rKIdn>C`QF?=ubZVN^`Tw~{@_>Xf&2#Cua~!tK)El(eRd;P?8_3p)=(GtR3{wygN0;)A9F@SWJ+#g7Lv=IkaIZ5JEd zUHhMzojI5NJA8Vk{^pLl!(%{bGFm!rtdvDE%`yRIS;F`!qul8p%#Pz2sU`UygCi$b z9PBM+#PQe0jF*ZIlSkb0-#na`&c8}Lynx4q?5}qdfIg-=jxya2adt|t3(&5s`Tfjp z4u5B{$IeFV=gUtJ>+3%F*3~>KWgqpeE9B*1++#~L!M<_UrR2u&!g79p_ZV2e_u7#g z6Cw{j&_^=yy(ok;!o6RAE-dn0=BMH(U(JC+>90N5upti{?^sO|ZZjdhn`zHBsNC)t zZON4I1?eM-NP;m*7O`k9Q5-Bijeq=Z?iMSj#Zm@u3^LzJ4YbprK4&3)#<9=h%D@VB zc$k09@$L1+N2s)0Zp*|Tx*m0~4A<1+$DXI4GLXkmq{%(b#%AdHbo~_%E#+ruzW4eD z2=xuJ9Inof1|8#-Ws*B}UZ*?PYvw9EQ2bN%%PV*#xtx5hVDhmXF=q@b>%$n07}%oC z(--~8N^SVd2T|OWdg_0El`1tV{P$I>RMh;!t6!z1?iF74Dyvjd+ikDBN>wUS;R>&N zl~pP#{^3>ivQlIjl8cSYvTlXwQ?171@q7z+o5}9&noBEl^trm*or@3ZF}ngOf!{9pT62HCeNGeLTZlZz@T~X4sAYd94r<;gBz>5WEQvlZ zr$#Wdqth97`o}j{Mu)e<={a4H=U=)JFzH^F&G3fP5VFQU@eCncFbp=)xn4`=Wv!(% zdELj;d-*e)xkJF)wW!jvi+21L3TLrO8C$y^!hFJV;+r#u4(?&~<3sl=h^G>`%7zI` z4lxHzNPzjVC(z>i;cI?$*F`!InZv?)eC>AYGSJ5OER3zMDQFt?nhxFb=+%~KuGa{K z@Z*+!aWBg^zZxzo+v{`>=5VkD`Pc-uvK1@f$+~L_@K>~+7w%Y^>htw447MzR)r_nN zZ)bAqsH^4E#c^1kiY;9Anh5h|gxn$EbCwjsyS>{rFdR7J8!enM+T{4J*F%^t>$}#+ zlf9~?K95R}!&Z6+h5*Hovgd?1)aRNWc5my?D^{Ar!P7Z1cvuyYKFA64Z92_0@0-rH zwa6jynLE5a%CAAdjp6ZP8JaXs^Ub^Ab3PpXWFgXQEu!d4_5vp8P~!cT<>uCRo#&b+ zwQC%_DzR99r8*?u&zl~U`)_(pXPQRdb)9QOd2BP%6#Y$xwY1k%>zpb|1-zx)?B7VK zL-+LpM0IiD_~ZAUd^GGIV{m_r-F_*F_tTs648Fd9mNbyQgRkxOidQJIoeE=~L`Dx8 z8^3Ull6ImdM$W%Q2KeXcwq?*qd!|{mWIoiL?Q9u-jN6*F5v=kU3jV4-nSw8HU%N4P zXRB<;9^J{t5x?kHjAF-Olk$01-6GAkaPKlG?p?HT+K#d=Hx zVbACfd?1v>-^kJIz=xz=fLgEgsC=NweoFIcme9{u$C<-)Vf)*SZQb%Zeyu55S<2hCOP>dh4ch=&)-K%xKFPkWrdGpo9m&l6I@Wa49(Lz=fZ)W)Wvf|{&FO1u znl!EoY1qd7RSS zvnJ`!;`HJ^Ud{*)3e1L0vU%BOL4(6!fGcd9l1|tLMp_ottv=xW5wAPKKLa=qS=C6D zO&{n5mt=9Zq-)xwPx&V2WC`Nm<2HcG2eBYc%0ufg)D6VQ>0;4|?OjO)WusHsaL#VB zPx$%Ps>fK8A6I7n^pkojbp+$0{MAg$zB6|5&aH6$5P|`~R~Oj5fn%a>2p|N}|Cx1r zVLiw@F@Vz;OgS^NF34i4Ib0eu9?C7$XwhlGxB2pz^Z)?++|&mb8KRXwmL6Ndp)w1{ zP2kPGh}&n|kbql~WUpo`R$g=>V*^73$fU%GFx5KZBIrsFa#52uUKQNbt(!^Nn0w%0%fPU2AZtsGq6?j zzqc0#US2XYv%Mrt&TTnKR`bjO zL?$*AEOFT%gB0Zj-A6f}DIN`xpOKh?=OY2d6fj3gR%T-DWcPSnfHaTfWBp+u771Yt zDHBr~CbrDTItjs9K+OpG7=IY!7LGl~bJxb#WZ79P8Vm(RN@OOE&t8_!@|e&>&IUv3 zI4xk4QM3|TL_zXSC2D-j$(XG&QG_Cr#DQYK#0;6@7D0GS%)48ME4D7ATjf?jwLO-T zPv!-hf#pOJ6W1!4oa=I9WdZ>Z!IpwbO(>6*4R8$39r+{ZPIdW&vX9b2ilKo9@IWVh z=rNWbTuNp%+sNhKK0Q#dv}*yRimX*4GLVx3nhf`+n&*SOM#@Z$j5Jpf5UCZhK*)pt z?NM$crfV9h)6_Di99+1i)mRb{3`H3u{utb*KrMYg+BePP{(?X(s2cyrO{j5|Wab00FL`21xe8A}Xk2 zhL_*UK?LZlrAmmgC7!&-Wbfjwv-ndPr39;*&3FVLS#w)Y2;#<$?cS33xwAeIMMm=o-x6Z3nq^f zSYTmONTCQs%99pFfur-`Jr#rts_pril1x4tC~^`i6vtWcRY$8x5XB-;nH(2b_JosB zPBmEXtg;5DYnLd5@U?lb2q zm>2}Z*lGF)TgRx$!jNseK`=#-1ZpbL)0ktT zF>YaFt0*ND>P0p2V04M$M5`%7U&{IpcKuf$T$D4bN7Ey%;AwFZ2(}#_u9@{3Vv}q%>XyN*}6!d z;8@RzjObd7uD--T5CX*4YixYswV4JpCgdIrz@c|)DRj^=Hl42TI*^URFeK&JRIM>P zCu}4DM4w)D%U%=XyM<(=j8qE5peeZtAfQ+ih?rtUp}nj`Krnbg&g{v~X(Wbx@c>S5 zD=+t6)^&Gqb!H!Bv^&5)BD-_hrv>SQ}VlytAUS#7uqQQs= zT?ZCpkWxTOQV2K!nT>YG#A77q2JH7f>KZGuB zo&xs_0fSnGK_~@l$nVfy_-V{`mf1{ud3W)7lt=3EkXgA-M_W$R&dwqzq?E*Ggv^g) zPNz{k1WXzkipuZYS|nq}s8^E&5nt;r`WtDbH|Np$XDOKjV~!Y~w^=5L9UO!@@IaxT zLQW$-Ub2Vu@n>1N^E_wPk|UBm6*hEb*rKjQg`7`shG zE({48g#L3CdB`}_OD*}x!bG(eH+ETq(Y-|td7Fq(q#5U}hLm4L-t$&}}qKO;E zkT9NcjiS<|OgQ(n7)>8bt9+)9zQx8eM#I4&2}-86V#d%pPDY{%lM?`+kFl55%E?xX z$&S02j2-yb$c+U}0i9C!BYYuBzizy5vYV4MG2v=F{LDR!i2O7zEv@~IE;#288y(1oyy z%^eeoal4$#4}|uQ(dFsu4T)2BJj`fo)8@e1Q?9de4@?};C?d6e;^pvhw$q}?p%-L5 z7g8;Fl5k1a{AmhVJi0m@*)fm-laI0(=Rsh&V$d|IV0r@U_PkZUGS(pJ#(W^+9N9=F zs1P)4OH~MZI_|tP^VAs)^g40ix40TAx|dsJ0$6++l{$HW@_D{vHw$@V9+Wt;re_bB zj>g5zQuvwXxq@$A>JZXFh)OKRK>`WPil$nGd$5!S zMKwF}aBPRcvvEdE0vF>LPfNjp~T*EGkCJz$GA&HzHC*N2r z&OCGf%yNOqSoWVx(V&nifU+kAJ&-Rmf__dvYhu})bdU`!e|JZczZkyj!-}n&8O}f6 zb&jrwmdJBr9Hzy-D27D2ww_=*Iz-U&QZWZUlUJd=SVWQLoKHd>4nV2GDBtV zV;f-x$@GMqF``@zgdi6~$#{OT;aZLNmYDG>)Ng;n`|3Hi{i*)lSFTc5pJbz}o)4qq z)7Mv@_v-ZLS6=v-{Nnv4l_y5vDaZm$u~vMGk-mixTr+cnO|CtRi- zihe@Z=oiqKnE)2O8^>~3?UY92kD_TOn)$f z+`3$w2J$z62b{3JV@giP!W#om#SkVSOKXPwMRvnh=SALPaw+8B<9v!mAFWuA=?$w7Q3p3xb$zf_citnjiP;BhF!N?1t@{fO{?s zh+Kepnkzn0gIuu$Ra2TCi|>vsT$&cT*F}$kj1kB@SOM=?k&sp%o^*6wx|ToxIg93R zu1*PpEM*ptxhraw7Ai{CQgSlO;~0wQU;Z0H$bjUVw`-pNW}weZ3~Wg68?f%mB*2pu znNGZ%FMoerpT6J64!U5s^8v}moQ56Gi-)euk$H?x3!S*uEd7%_#p&L?>ss82K>WW* zR;7zG172L#)uq92$0-)}H2z z@7!@gr4(DjM#A(wPza+Qpm;||Ym@w)ozVLv@9 zh6p)cjP$yh=>Yb%Q;5>%E1~-7(0`jUS2GhZf3;&G)B*)Ui)k7nhZl!Z9pXb(UFOayGm%+7ToTqr8k*_;sW+Z=3wGzF#KQOyryNwFAWX=jq26lB~p>!GQ%j7)+%oc^6C{{RrF8Ka>9 zFaQDoWAJvqmfr%Ka7{QSd=t(IXBe>f7`RB}NtysX;XlH>ul>W|$8R?)kO61l3swqP zl3;AHsfGap?F~!W$gzbz?|0BD8)j2X&x7=gwC z2$m`B_I9_n-E!iDHUKX#Kz76)M{zve_iT4Em!KvB4gdE8krG0|_l^B0EgHt_O^^Py zU%U3>A71r<;mSc7d?Xh3S`tDjB>Uc4*Oy9u=;@~q`(O6H_GhQRQ2NQf8T#Q z;=AAD{w%$ou2+_yL(iq=vE}Bp*|c*Ry8L{n&YbOc-rwKO(tYPkTlGi9KR)&8_w)2m zEq~gzQ@;B8$J)ocFa6qUFR<39{U7@>yMFpVy#E2Qch#PP7gIgoefYcAEB3iY4M}O1 z9Hg`G<5);G)I-g8nsfW*vUFqe^7OMkx~@FalrOQ6f7Y5?5g{JyCn9`ENp2S-0d*>! z_v+MUXJ+Z>X6|U`2;AiYK%xencr!)^-%uftqpeIPo57{@Y;fGZ8D5@_enXeHE1#vI zm(!hS>ssaz*C~f4gYqO>GC3C;huUhx_7U8bY(6Z5Dtd1>KEJ^u;s$X-`1jo%Com#_ zO}HP{1mDYE#f_!8r`cF6ogdB6*6Zg4Z$gb`qj!o=!X-zTY|@}Rwj0GU<4qT6-*aW- zsMtzQbG6rj;jj`qwu#Dko~CZux>mMJUan5_^2=w^tsS*Ot3}&zx9{C)Y}Pbm!XzPZ zM+Hv~b6%DNkJP2;KFLL02yDek5`IVT(y|y@jmV@sP0Tsat?SP4XIVyXMi+Z4Y^%9P z)q00V5b#g6{yLk?zW>l}k-PUVM>ju!D-an`_pXw==)l6g%LNTp+W3lV6I$ckg~a?X z?ki8HGtQOB;CAS6r<6&Y)!gf}HrA=Hgte{l7{p&6^1kqC=$%^sK0I6w1-~$A17a>{ zJI6P+NfFu#fw(bnYD>QO*23SRcO7{X-QY%N4~6X*6^3uO7(ok7hg$YWUyJej`(Nu|mqC2r1I{H?$H*6KIL#|H^+~FxS+Cb7))b5(QJ4ccB zDtqow9NcNZ?L1EG@X|DSH&-FibZgRPn|p}hj`s^&DTWB0E&u)Jx-UN%zWI^6Etot? z@u-?vIJ9>IJ`uLx1vQWX%+Ag4&58x$%yLXnMPhh3!%<<@~dF+I_FudRc0>;>PsduNryc)Pj+sd&C*4%m%CtY4{qMVa_5YklBI2uFcau5ry%4-MMlLV5QXn!MiLe@hw)V+97pwE?y#82Q ze`|nw_8Wz+35)P~w|@Zh#$Y54aC51qJu2VNwDo+-WzF#ija9Mj3_{&3-?OhV9km znzGiq{AqSGwl~O+-y2ORg_`2mVEK)2lhH*sP0a-D`VoyhytYqRF%s|N?Asa>9stsj z_5G%Vcow_CVZ%_=MGDbf#Aw*IS^l^3%qD_({jP*l=s!g~D5zec#cFr=>_5znlm#*R z%}uA1D3Onp;me$w{h>p9wzqQ3^A3F*^?1 zvYLeZMsTx$!QFjpn%6cThkLr7_rNhm9Bu(t64nSAVu-tXk!SELjMQe`DZcju_)Ua9 zwHr%H`Vf1dR<)59%Z%gcsGIKKv%)cuthT2-N;Qu-o0~?Sd zE%&t~;_4m0Bd+j`6zuGN{zG>L$edYWh#4v0D7xgzuu6=1 zePrC}?+EdYLT>7LTB)-zcu1!uve|4;RGyX-;7@D#4tXd++mG?X_d;SK*CKp+)3xh0Usg;ay|XO5=?@7Y#k{wYwp7=Nn;m7j(x=p!<#D zShA*HRPWy6r7Z_oFACVh;thTg<0)2kOx3r^>aav&TWY$cvou_bYhFbw>?Z)4iVx2RIH*0@)S~K#R z4=wBY>KFf8UDh{|;mUTcHMA3QJog$JU()%l(OaQcT~8nUXTkuNnrCypn()0S*Z$uB%-7d$BhLV=}b8F20#0~a0;5}u)TI-f6Hm4 zZ`DdV$apvZN(}8&r3xEhL(R3K-sPvv1Rttq>2&G(@~*y6)A)y#ZHC%0blv=rxLE^ z8sY*C1&XW>rIs~fYp8e2mCo$rI619!N!paID|4fcy3?v(QwKtMb1hEu^0ce|GRnVG zW$#VYn*FP?_)^I=BaP1J-b=9;^9G9FZ14U#&9!wKrWRJ8YE-FVaTp*PWHPG-v99FS zXH$pet3u6bd^Un;q-VP^Us^154-2Z&vzaTxyseCgap95EO8#cK+;kmM*$5j8H1~?NJTPMol6EKbjPvL7y0|VFqA7m*1ZT z9*xJnW3DJfM#hQ0yPWJ(E}t-TiTm)L{X+Qpw*F(pfQv^QaLIf}Ep!hSaCFrdCgma{ z;759nIHvWw%A7*duv&dP3aR;l(zdO!3<8;d z=hNv*mQG#HDrCr{0NL+2_?F^|K|0;2sWAAiIRA3r!j@h|_~>4%GHrB5muS_%U+lmX z9sl8H%MLwWmPVJO(%&rfC;+TrNbxaEEoZ>Rz@AD_k7|@%0}H;M3;eMR@jC933Kwe? zzRHsCxP3C|xma~ZJI|GtSPyL?igyz$ow1Hy19!!5Gnuiwy0B;ra?ibO&`RzKZWv5W zRl&v@mbKU+U(qDKsW9<|Ys+sKQ3Lx=h2L#@+E0$iq?bsD*6nj^gxkLO8-_eLP2Xt( z7aXI(09EXbml32l7NlK?b46u_PMEAtxi%|-Tb-! z{MmDFN&zjY|YPdPMZ$jc|_(4u!FXW1d ztP8bx6D}O|&Y=7}Ql$#5_|)9KU0U!B#m}Cs8WK-7;#u`u9kjVZeo4;rW~Pqfyz)y4 zQH9Sv!wN1ckNuiapFw{9SD(%@IFcFtFant|!QUFR8mHO4YrnE!j1^}G6faBB&!hC4 zP!CjX2qpdDE%jCFJnE2pf+ZVJar)luPq4>3TJ$PY3Mo!_vKoH-pgLzJQJdB(+m2^H z4r931;(xXLuk5bq=$ZQeS&}dQXT49iE-OzbyjvbBTROcgJ!X|5>^IV{e9aOlvF-sT zPz;Zsk~V)Hx~mPK)mm7Z9X~RAm>rK?5|`O&4nscKbK}1+eHkM8H)vveUeo)s63;{# zF1RH9yweab40rA6-dN)Au{^ne+`*azM=sCO96vKT=4)HwrPPlmcP2LYnCsiF66cu| z!=;2Mh@{ezFx~269EVlF!$swRNUBvlb7FYlj|t11G<_B9&RZ@-Z|I^A2Sz* z$NeIn@X#w)uI+>ORS0ZIcCTha#GZjMTIKh>r>+cFrw5GQQ2|y_Dng>KCQY$3k7L0E8= zj^Gv}rS*ArSs(53T6AAx>u*n0{^x9}c_c53lYY~@O07KD{v_mbGYq{|~X9 znFGr?-pM|^w;ab*M zgjl8)s~G*wd_0Hm*)W&$a#LI{ImqMuVT7OPzIRd+`eMh}sm&cet5$y2Z}#)f6I*Z2 zso~2s3|~2FV*ne8GnzZQlhJ@XmCbWX1ZIT1-%XPL_iZjqR&R)%(H&e^QWupqg=4Jw z@!co$r+)_L#fLHylSg0ggwDcd(IB?$ez6>FzqL^dkvW`F;Vvdh%%eJaKL zl%tHmrXi29?4ZONz~;F`3`J-;3Y^;r`XQ&yG906BVxcCe3!TGX z%Qh0+;B5tKJdcX`2L@Y?UQ=fQFV8_d`!@S|hstO?n^Ko~9mxo%h3aYl4%f*cb-qry zjurr%YskS=j)qNkYdr`h7AE9`PZv&;4|bB=pclC2ToVQNK4UkV1wA7LpRnQ`xsSI~ zkz>bkz2fg{{x0&}<;UWzjE!GnZI{Zy>)4BwL%XN=aC#bvV7i)~Y!=t){Jkf;^1Jd? z7A%S{ndEAp0Kh*6*?4io-M4fqB?N9C$a8qNO3|_$3;peSn}>b9Ai6d!*npMU*$2xE zSs!J|$s@e(*$F`Z^J@g+hkd5AQn;6695Uut3MDiNi7<1YGb#4IzxWS_6-SAk4;X4L zMvPYIVq_b3h#BcDJA>CogOcHjUQiX>t7EOHNA|n#ViO^UccD z$@JO$HwSeqJN2J$svy4{D|L+Riduj??TEpx!sApJ9jh9HmGq$_MJp$f=`L^U$#}j>pu?aQ#YAyZM(w}TIbOcwZ1lA% zeCmXnwXE$s09m=O2J+!CptCKzO}c#1!TZcb9`1(Ly@=m;yR5@6lsT#*L;D^#V20(L zx%d2`v>d?^v#4j9G z_jU&NZ_TN$lYb}(kn;$fH8-XP9&>;3M$u&3V&X!GqQAh{^ur? z?pXQ_ccxTV?wlQ*spI@MHzP~tx(xUq7&0F&yOBGc_sov{s%zQp4qFe=g8H zXk#E`m7^?mx??TgIJi1q(}5%|9|phF|MC+yyRVn}>JFVEm!%MT>rb-*u}1n}ah8asl@3L5#@gqW?B31JeX)P- z*!y#_hjGaA-#^XHj~<2MPn&X(UWrxw*oh#L7+39~WX-br->g=2uImixR@G<_qrzXs zCO2U?z?U$9<5Js0;}+;WeVzH>Ep1yLY3ndPeGXAZdiWPiN;w9|D)W$t0O~5cf*5M|n4CEb-XL)W|Dsryfpr z`e&9)Ltvly>AO2nfPfSiQ>+xyh!t!yX>=>hfkGs)weS>E}oTMJ|tu7Z}NefA=T5T-6 zlCOzV@6u1#F8<=XX_H(eq&#Ud>ghO<)$(Mj|Aa|iCms6sr-Qi@hf|IR+ggJMpaMQg zbjBvq=aP_KXP^Exy#zokVotAyp@qO)O$(XCYikKUF+ncU>qaO&t!q!=*k8>t#`%l!JOESz=4`BAD@ALG@j98D_=|R7 zpcYdW4=gA%X$T2)k0}uiK;Eveuk6@;bZ386n=XC_AVddC?{39=5&=`(w6}JSSfurB zwWG_R>*>D9!pISJZt4Vw_m;RTe~28`rr=1Uc>;#oD8jqgGi2! zH@cSB2KjBXr#Q9%vQknJfg#vRCRi+Oi@H|QIByz?)5#~H4pM<0OJv}fR1T5{yXWSa zXMZzJ9~48N19C{rj#hLuvtiEitkaAB3iIfGr-M5o%@RAz$sjr|!(+H+T~fX z2-BVT(08Ww`M!RqcYyTJ4s4la_Trr)OQ8cO48kHo*N$$c_0E64xD=uCbU(du5O}sx zONff{AO>m^3hLt+BgYOyZ$H;7FG`uC8Y!-j6br#}J!^YhbiB9cjse1TIPcQ5N*9sG zok$sjSV}$L4swmo9GFASbMqccN@(cC878UAoJ4Xe;4J=9B3rba0_Hp$<;in|&T&-1 zT6A$?mfM2B7jjIR6Z>#cnhn4dpNT6hM(YK-8fw*}kX)Q5bMtVJ%RjsJP++4diG%?x z__D_WCZ49UG0x7*v3H(hT8YB}jiqY91x?b%YeOcWJFKDOIp3})q5x$;n!hh$WFDD> z1Skw!7;5XbqFS7%S?cVjWB8I7OH!eZ=%URmB6G6$mJsZ+MC$D(viMEW6eO#lVO%rw zcy%?-QZ4dKs*r9|ZrzK|A*wt80HwWHLQX{r8fdQ8iDGA`vNrO|zf9EW#&7?Z`3=eP zq|GVDg3s|?+`D;^mvWUU|z?Qo)Lk~VOpqNL8d{gc#z6OEqP}%-XA`u4xLBy=m?@*cwve;-&#}>vs_3@ z!f>D!w|P{)>74y&ubwLaNeEnNU{=m?7}R7=C&s}9ktp4ed^UXH&(SLJdnbxkyw>NQ z3^Eb0)8JM%F`2kT%}!lxmJZt366fayTXJ1mMY%budIcjQPz!x#JbgaRRZF7-h99UI zYCxntxr4Ffl1#IiQeJIzX0Ae>EXgM9@wHk^A-FP9Lw@hCu9^JLhnAf;N%Wt+x-Fa> zR0rmm7?K!-d0bu`l1y(WUAv*YBw{k*<5Xk{q=V5=5Mx?UWfByq;hCS;ugELGLW@f= z)8s9Pi1v-e27{DH`-~@spEtm*YQ#zAH|7M#=njgODOfpaPAfgzTz`0|K4zrwnlTf# zK@K4ok6PAAYYqg^_atscmgl}w$bQ?6F<;4QVUa62o@2?RD{Gh-lgM&`t2P^Q6sN+2 z8z+k#ARcoZ)`?;)52oN@E7zQXKCeuna{AFxi)&ATu-T1;SBkL%ql6-=n3jLFV-NB0 zll;*)hW5>R>DI2;pnetU*q||f_h>Ph&QIF%4NxQI%Q zSc-V4U|BRL$t?b~=z|azos(GeH;2W=+*gnwTPWs9$v9%^a4eHC1R)8+0c^dx*WX@K zlP{TT2z<6Pcp$1RpmjvHV$2YXofG8&XQlpf@1b6d zh-N}56oZI>fb6VX>Tf?oMC$Ske|*JP*u^8NNK9THbUn&N;<11LaXdrBs}ZW^5c}Yaxog z?72TUgkK#FKYd?kdQGnX1h`ro6ZCeFB)mY_X_tsOo-+DOs~F6jhTd0Szb@aKdB&=j zGyvij23txe5{AG@piaaj(_}jHoxl7nx9;7Ozkkkqs2|tU`qT9FzW<-T*Z=?1`g-So zPhac)^y$30|Kr?3*kP=eCs08E5XLbD7w((*sY^Wut{i@U$6M}59C8EM3l?0I@wGGF zK?`&iY?|ojob>2FefQy}BnhjuD%?S6#!kEbBMvqhB1Lsc3C2|OORJfk$z9JrH=6MAlva!o_Y$jFCNo_p`SPIik^ee z>m20+K^s*`#Fafu%%dC9=yU#4i+Mln&bxB^pO+*WdYPD&i16g7*u|h4iagQ;EwN;% zu94n+xdLjL05D0BItOKp$-+GqOwk*aaY5@QoS(*c+uSMGnIy0Bixo@E3~ITQJWsWb zsh0Tbx6Hy`)f$u%j4@%8KzUz)iXte^ch~<-Ie`M@zV%1p_oKALZ$0tzKzox*cn$<9 z8I{t#!5S%nu>U&1h9cUv=coPgmf2A1k_eX2<`^7Gh}Z^3qkMN4$7Bhe2n zGOP)SE|7XoBu|nF0oV2G&(F%oTqbSB>ygZbSUfA3Y8c5ZLjo#Z^-Iss=JA&~^8f%> z0;&O>SMRVS2VR zIEfp_z%y)Y;ByLSeRkamfBxp(s^STLkBVU+XwXc=x07xiLmhEoD2Y}8XS?+C22s_K zpe3fB#U+|2+QI|(=vrMfr?i2-&wT}27?maad+kqCbl!XdItu|cGtO%OBMri(YSL9p zKDu`KuYK#a_jwfVq|3s{IOHYk7lNU%+={NGghquNRwM77$=pd#xyqS9D=Z{o_7Qu2 zP0*M`KNGop*ZE|AT(m(dW+56%d!v}U1h(O&Eu!3ZAH3W55P5!+dNW)6&l`a!)E_(g zCqykLi-zUe=zS|016bG&V~k^F8}}G9|&^MG{o25R_bmF#u13XdKzjPd#tf z;-j=!ugkETi(--qgT-bPZ#|I|)i$AMtFw--er7O*?9-z8>?3b;t0Xc#=ZwFDt?r^@iR&UV!wryWJ-rw60^w zGR##|TLN@YYRNhTeRfu(=;bqYG&I05FQ)NTGf2SL&`~uOOv;RFSjD9v=QX&9x#ku5 z=F9B84%D#61lI9D4qG{AN{eXUJ^^|!>vc|}&-ZT`lZhP#O2}X=bSWwV$xu=)BjdMf znbDnjwCM*OO|k(zS&+3oFzXOJVK7}DTlb)Q#PDm`xQ6NCBuE34lvFR8Y>b40C9(If z9R8$@8n5an=jCVSEp+686~)c%<;kiPIu8yCqBAnWwG1F6wmowp!=Lr(&}u@{mp|;G zB{KwBW4BPbMtww9E)mX2OFext3;3j7{qf-O2u7D#c-(3umT?%uZ-x63__e) z%sNUZ)+8xf3{uONhG8}a2Idm(^ttIlCfJf4A!zuFa_D4*m{iUgjW}q{{C`}MEeB6` zokP{7ar%--+-2Y&8aN$?F>&_VObcvI0%L*qubV?Zqc6yn-p8T{q0&BlJ@RSAm_qeL zn3P;55OsNdb@CPVqgK%f!;Bv`ir;fJ@1sOj3LZ5|;zVjS<0_*APFaeC$2s?V2G7knN0vrp2<+%e58zaLDa$+J z4b}H(0HvCRR|=u#WC6jFYlV~GfrN??IwkM60A(5HV+-V#QcHliN#ImEK?v25bw1u{ z1C01&5w$flzY<^wFm^ZlWTZfaZbm=XXlzPIu|iic%b1#4Fm*>9iF6k*Rx`K0TtkT< zg0AA=wFf{jm>j{!uCOMF*U+t_*Z=5kLw~OWo0-AQbIO1(7vbOuH1fHORupm%=Y_Pd zY{l2ti1enuL0oXGKDk97!q}%39#Y8YsUz40KPQi$}&zxJae7=ym?Tk3pg~S?q_ia0 z34F80P>wR2&EjfWW>Dy?b#&#L>Y23$TT51oLK8eQv-k;CV?rmo)*l=dWhL#A$OY3% zzA&F>l@u{#1*0UIWA)^{j~9tqV+uwH3DR7im0X!mz^G%*$XM?Qf+7+v$3%r_ZBrXLO`Gf=WZ$E8|MAc-Y)orpVH=SbR=tecq!R)jc~Q@EApe2hx-f zGCr5190s#e-Rj-w4jL(`ln2-j)siMB9=3t=1fxi6X&KvU-RLeF3#knDq_Zx8u@Vfv znSkcv#vGoN^LFC&%zlr{W|F-4QdTuSRL~Ymn59J&v=KjNz!?w_0sv$HG(-b10AO!q z^ORwLe4gB;-;)LMgVo;Fb?RG>ZQ7Q!15lGBn%MFy?nVmczw71S00f2xXodjHpa2pR z>I@8GJh!g}bHW2&K(xLcw-a{40ip0(2oYWb6CjxIgx9qCf0j(w-A4>?A(kBq9jpK= zOovKAjo36gI+c_mEE zwNKfyoUAx?fSKE}UGo&TA7SehBx*%|pc zLHd96_HSpuoj08QeVp45`~QCE?eFDfpILw8t3#gq|KR9jNA>F6&;Hj_`>yvb$UcpG zx9R%X)gIVqe!1J*ee9thYxSpoI>KL_4P+DR_uaH~?6hai^oysL8v7@E|Jc_5NNhjQ zCdBLlMWPeXs<9}5uY|Ta@qf9C`JR0I#~clr*(~sIhWqJtv|?$jl@)xe0r zZ9yX!itu5G?rqde<&@QoyOy>YhAK1B4R^7Re&kUTA_%#QQ(d=u5xV*zQsVVnZ?XD; zh4%bNqAEcEV{7s4TLP`R!9+k-_gi@n0lLv!E)oQyyI4SaXdx03&}~igUSx|@b7HbM zhKoT|cqUs^4}8is9CG}az6BCCm5YO7exx%qGINe(4b^o=@5tjhj$iiGp8sLWVOifa zLoRLZG&1XPrZhi`CqpYUp)=8?$ju;~TfK>0P)yyoN!MU+8(GaE*0)j8&LDk2DP7IF zZt2~E&I6LpQ+bC-Y_4zFw)y!jM1;DANmlG;cJ?{(`STn4V_j%x&V4=fj9-77C-N^q zXqto>D*&^rZ)sm&cbarF8zP}+pA0z&z4;>n$g{6U= z`~2ISH`f}Ox!E~+EY{?Gw3}hoRyVGLFg7@{c7G2R5)G`$15a;;8%s+s2jlG@+G~gP z-8+5f)=ksnJ(7gCeT8?urHQyEaI^=Zi>~q-YgW0Yxd)X4Ozn|e?W#%S;l_-KYzOY$ zMQxFyTV}1`?9B|-?3~=}EbZ=WUUr0j-H`&i+hX;u1X`P=N4?>a9^y9vc?&4l;5!u2 zHJZenV0v}HYrc1z-bRJX-z!n9`Yk+^W@UDIR#urs%UomU{bSTAye+r)ruG{5+@d)$ zn+$JC#M3wScq*Gkm##ly<1M_oT{9bK5u3QYvZ@w4nQ^GBP?p7WyQGmRECv|C*Cb@P z6<@Ik{4VbD_r%kW>YXUudy-(cw}ga~c=8@v`20hA$URN6x;Nd7BNvpmSe6|G8lj>{M$Rp+JNV6E1yCQ0TTD6Fgab?Umc|)AshA*K@!6a}|I3eCA*O zqx(lX(JQkxMShU&N4|~RIH4B|K| zkY^mII9f#0VUxdH44cN=3GCsG8TfzGC2y6zHnQJ&^xEy4*h5j{1n+*YZUu{C9R<7S zjTf-q9a?g2*$zDiryj?-^fB}n1lDlTtDO~;I+bGk!l!=&Su-aImiUH^agUyTNHO_a zEf@yo_AHwFMDaJ)*o<)I-um0W@Ib&(T%jVWvS{6JZDRGlGWE$|2ifSgFG{`hf85w} z&+1#K;JZvwLr7SDMyn;*t3!;I*BfyFznR~bXIu{78xh^sRidD8q{XhTpS91^jQD4? zSC4)mudlcEY>iAGoq8ilU-stB1HuBjdN*21H(hx*ZN*^`85aIMHik}yJC{F4$?3El zKIVDug|DH%CbNXj&lFXzuc0Zq?CW!|34J`0&Q7tsYf*k<_-MX2y5Fz)0l6DOrAp?> zgqHo2X1sRp!h0u_l+g+ zp9dEA()h3{MUyu+6G;ShtVHhXz6{m41rmeo{*|(`vTKeq(QbYb3FAyKuhJFpG08E6^hO z{I%HqOc5dt;Ojpt6NSpo=+Ne59!aYjt#Yj*QXZSXNJ{J;R>c*JyDrHSGw)x$G6y%3 z*NUKT`Ebip2o3PMcMjevyuMslgz~a1={iaD}qp2D}?zVCa(8 zu8jX{R+QD?bs^awEDV?3W&s|dtGSlG3;wJV(9OZypTpqKjal2*P`;s_93mL>#yj_Q zhF#XX6fIJn@(dZe*_iu$jlHf6@{T4+X`83zr0Xr7jAa_- zM+Hhu;Bf|}fS-lE*+{?|9f{S?t9(VIPgoq`F0@|qj*mFU#YpbpY4 zc_-}N_MD@|UYGQr+Yf#ALd*L<_wxQj#-ED6(SNWX3HhG+e(Zm^50aq0Nq)BE<=z#q zGH$(Y=r>;pVyEJt@^yOiEj^4Zyqu?RO#P#=XkF}nVfdHQp?(0{baJ}&$=#>YBm1bu$9-e!{WjhJtOQ2vm8-(cCOmlkuqLQZsZ zI&^wfe^c7&N=rTQ&zs-p^#579sI!H4oZ^#iM&Y}IyxYgLC%l`$NG*6wjK*dByZEzN zNO(JJ_U)Lrx9*DGdM&aEN}u4_w{+7?AbrE%;hMh5#Yh{8S2QUPP|m}#P-p7_d0SO! zS9;C4o%(WLEU&1368rd196}UV-zK7Q+v#uj?!}j3?F_*G$L?;h9NzcVTzK?bz3zp+ zJ|R1&(ZNbV-mb&ut%h?W>*4*kY=JB%7AlVPe6cG9k(1V2@D~O8qM0e|AiKlsJeP}0sf~b%>O+r0*R3Y3vcmi9 zqt^BnDGea!!{a@p2yio;zjsdyHhpp4SO0^FgqQUNK(B3wyXh{lVV`?lYsWRqyF`Y- zLHtB;Y7J6LqHd+DKdHC3N$%4+F(gszubG_Vxv5ln^&(`s;ry zJW(5NJF{8twBP6d{?l|ReX`Dpfv#yfoA@&@L>D@##Cjx)FRst+qq!Y0qq`c3E1M#%K9PYKQKEjKZyv zJ>45jyJ28%u4+No<$rreb!%$pryGC~pBbdU0{IW;FH{LWil@N|iykv4 zz=L}Y!DK1D7~_~ZeFED(EJknSxCCSDMsT#x1rJ$ZqP0>T*snSR>F$N@tEn5`(mNsm>e_->o+M#sVn7XisxtS40 zi~@%hEmur4r;ImQ2k~>x?D)3;B1-=1{1iIfOWLmfE*m0FK(Ij%Px>=ze;f!PfNnu( zwqUfxZf3$s4eMPpqPmsUK4G{tlNU;~WjLcrrQ)&SX7P~_MzA{WUi&)qWPEIKZ~*ti zeU41lc^@&n_Q+jK+|HqNkc7V74ub$I-zUps{>wcl4=n_0o$hEXFzmg+%W$XaJUf7O zVpsu(zY`$YkoOVr)+GdW})U1v7@oB*i4@i>)58V}e+j(Qc|G@t*u#`1At-Az& zK49QKv;rxQ+Wrz}FZgjZQm=TeuU_6{QD|j?cFycLjQ|~r8u#VB)9<4RnBGs_(0at4 z8gEg&e9a(!=@wry`7T=wH`M&IlS&@jf)DU1EqeTXamSf#i0QUD*V^`fX!d0KZ0BjN z7(~LXd~O2=9|r=^C?$q0OS z3IDoR42!~R;mOZLE{)^`CGiiRVprA%KN=~H-yTVuu!6BRS#<5-`Nv?#fCQNADcuE$ zz|LW1Jo8N%A7whgPHgj^dPnM(9DZqGM=afhhhJS?w@xo}Z;%HZ3BsIZ@$3QCZ~|iS zk*QU6ub0q#BSJvQz#3fA;3o}?V8_`7S|})Aa@6*k!79ZPPJ8vGcVmch_ypjQ5?Jep zl7*NC-FHGUq-`jQsZ90$wfW#tm5o@(Oaz%yp8if@;pBq2{cs-;CGSIjWq18VZz$JN zn&4>Ih|WkJnX@kXNu|thW0qqJ1UD{VpgrjpxX$8uaG(nrY^|UM%QiBkDeT%W%U8!4 z#E-lJc+NEjmh7rLf0Nz#gd6eiY&!VN1aA&tfI4;{petnE)dGr(CfEis--Lc%&J)zc z)4qS^F6XH2JZkL4>cZDIc*>VLz?7&felY+(kD<3G!+SC(d0OyNLXGJvZl?xb#lW*n zsC78w6ul^(d>4-@o0kHLS)TPW{3g7@I#=;+tDt~kCaWxxB)}u7?L?__`o{dbSw1sr z6XGKYb#uP)zU(!T;R6gkj!_madJY2Z{Vq`yXxTk@teu zx#2h1vPIgF{87bcXssr8h<}MbV+Y=r2kOwL#!RVhU0Ie3*IBw z-g*0WCVIIqag%<+?tNdyGZjvmJ`bGd1XdriLcI0P{2{pg8J8_h-v$@}-Yi{eQ`$3} z%ySAo`%phoPAN3sdDXRYiWAq;0e}Fz;pq7Ih7H#c(7m!lyA0hBA`kTSkol8Km7igs z=*m)hfKNWGO5O6rdhAZgoCp8@v3onC_SlbPUgoK9_9VO8Kk^g@zN~UBNEiw)*;ruy zV$N}%eq=fN896>$5Q)SSb|viScD|Gmbl`yO}m{c`U?O(1sVmi^_#rV za|v#8e6pS)sHTe0?d=mry|zHe5cn#t;;p}#yL0Rm;>juu^J^f(ftCZ`xPmlPeZz6_ z8v^jWi;>jxqus3n9QSY^M>y?VG%!mBF*FiIX`LdjY%X6I%c7?#a zx0>d2awDs7fIw$mxYFjpr4dd`vIOH8>(0 zK~&VPp!3Dz=3N>$L^ki=dDh{fc)`-y-pjY2A_pl>`IM}#Bzmwaj}724raAYCcIste zdk6N@9!d=qxLKwxm_7v$MKfM56YaVZU_v!ETCN+5@vza%TwXyZy z8*Pc@Tu^vZ*sh856XULfoElSj>bHM8ZSj%=DVmEiE$%%&JB^SwJK!b2st%zzA+(3-I@)?gXpX+FR|;braIavA=IkM99Jo(K5W zn>E6)=;ofA1~@$J8wYBLYO)~bc~ed5HLt!?p6^S4btZ>_(LyUl`}%H%HfPHi4uJP~ zRMiTDgy+W(&j3&`o}$%KeD|iG9G1kp)f5kS8i4rMC5iBV86q57to*#343B5kdCcEr zJlodcQwrSJM=G&(YZ+madqe?6ouSZ`f9My$?d1BM?lmt4037{x%%dky0F(?ovD0`W z#keChV?5_~Nqt&kRb*0vJWxbpW-+XRDT6tvK2dui5LEVJ?y^!Nthl!vj8Yu=USb{ZY zQgI7NkU=^L*jw+xKDVF~IKbk2t?L$C#`bNkb~2h6W%2$O^BGp5$N=EAI4rRp3{;Bu zfNQozOwE6=jg#q*VtgcezXpf${^b+44K4@KaIv0(rE?XD?Ga#6z2gv;8%iIlus){& zc5DW)X({r~54qZToKz~uVb&Nj)YwN4)OXo`m*0@nb^7f;o;r1!^gMs+b(-`%f9iF5 zx;{U3I{nU{Pn|kF+MYCZ`%hH{-~w~Ogd*8 zinzJw*sfk=z(^6yD*)!)to2W}Nrb~M1*8#c7DIyAg&GYKk8n43i7odUO+0_Uv7@{h zD11JQ`n}tZF&0WvBcYQF77&19=Sn7C`^VbRzN8PwxiwnI;z4wQP+ZC~o_0kIx^aH5 zUsv=cgHy7Kv5+fKVCn#Bpq0gkD21VtEqtl`$0w*BTFa6eO~G7*vEs;}JAy^jP;ys! zC7Ty>tE8SWF@j2~Ad++8pT%h9-&tR(k*My)JXVef=nUzmXrcDM!9e)hM;k@CP6@3s~b+ z1py)?BR2HjW)iT(D<7GoQ*S+}u0HvfUduH}#F%LA9aaZ0TC}n5q72BXfkJNTysaB3 zos)W*%Flf^XE{yERN8$`+#XZ01GJPFu`Eb4ZBid$Y?HI^v>JjK&xZqe*i`c`>4s6Sp-i7X~pBfaGSEO?WUdg>9DVrh4`>mUq^zQS?^qg17wneRylHJ?L{r$HDpi9)Cti3&7bAsndimg`TL zXY~+Z>MAIV97+?G|MY5=fjO-Y$aBbvb_PcEQ0pv_CNSIxg#3z&BQ0gy#d}g6zb|@E za-$nMAX+Si1y@l$aR5ln%*83L*JVZ?VmB$T4MLKr&5%GTGOotX9KEoaI?N&=(R--I zaKVEi^tIL&<{5YZ%or6)J_kMu{HWD-#IDO33WGObzt6f%f`j)GZ6D-lo{xD+I+bwrm*pN&-M(qf`iBr8P{MJFSfQineO#6f zY*zD`cNk-}k`s$8(8N+%PzBn8O>tC6!Iel$5KS3~}ybihXQ@5khlzPvnhq zRKd)Yra(d@UTc5l$TuREl~xr@7Hs!LqdxN%LU=d|;}n_%U&tDCSv0K^wA>ta$FFWgb2zAiR@?Y;|5?6or6gQA8WJ)akWHYu>?y1Poz6^cok4H2=pj6 z6R?Grve0iS5GWKpl7P7%9R09uJ1bXp{KVw1s7AteA}S8{g`suePZg&jd?+66fhx8& zR2$KmemzPEXxIu7SlG#|J`(>#$E9jg1z^jW4v7@t#=#kSv5DX3F^x6SoiF|zaf43MEA5B`i z1$zdJ)+RL)1g>YL|ByKKNVizY&%G&UG=%j2P;B5TVu7cQiJvFdCqKpie2iJ2zB!B> zO$se^pHN0Pwy|2IgzT~TUD(cco!W|`KL2a)5Bj2|#4Z7G)3S>dS##Zm8B7w%_ zRlo)+BqUwuAiAU0zz{(x$Ib+iT1y@93rE4&oMd~$nN~hRv=4JCWSG$cK4eO*nlp!% z*NN#AJYr5(KZd=fP(DkUAR{4mWR8bm3?jr)uLK17R>y|k3s#kFsE7Y%HY-D~lII=? zmG}eb1YIiwjIo~z)|iTcWL+mBzLjn?eq@7tzi%r;@|B#tGYFO9_m{W0R$Kv?D2sE) zP_p}q5=#Xx2=AN=#|5d$4`W3VS`p=l(1~#^_{@}w;x%EAY^p{V#(IitMTcSTv{=Uc z5YqBc1N6rMbxH)o)nLxCr4tkdY7q&r0+n32z>*`0hpG%-Bm0x3k(qV2=YxxtCa$*l zWFf6+gC;}XMLaP}1c;>McS!?mQgB<10ui;atL2!&m@DjQp?>f|H^{it^)}HB*7Gt0_y~uGX1r{e3*jxk?jP(?UhwDsO zuIN%I!*)Ppv-}8Q`knmcvc|`H3XG7qY3;fG*asp^EV3&c8d7UQONZsR;;88r3Otg? zSO>~6NP|JQdL7~s09fZWmI55J zAclm*6l&{2Cx@QDpRwV{2|`#fq$22%t0G&afKGWufYX!O4*9E zAc}%_@x@&{F;w+~{a&WdxzW_aEFT7^feeiW2i z&#B65k;B#TD!oHInvw#u$-v4hYa}ej09=y%`}G~rfBDD;Bk}UDJbd?Snf!D7vir+#wr|tbysne(H+f$}aI{n(7H+9tMr{8{4Po15^@jQ>t8Mi@dQ)SzB3{~Q}jraFM5t}I?Tv_d=3gH%05X5WY+ z#3Z}bXyi68{mlb;o{ezO7D+H>;S`}L^#Djg5Nx_qV<4rn6x?f{7VoNF5!Hqe4?@;* zm{k^pmWicBLkbit>bRN1(W7MNx&HSLRzMX-TA?iW@Vc?|nn=&g zsQVZ?Z=})A^7-=_j5ru*2q4#p^$^M#5wEhQ6rEzlPxzk+sILih@LEDekVI+f0t~8W zqsGe`VykhKi!3_j&PQrC181&hf-&gYU%%q{Yut@2Xi7i)}|Y)yt{6^$QNQ0|W;V zEf(?GTf3cCSrPsPQb&t}YxjvkL2wl+AT=+bse2h1c}$;Uh8{t3*4+a zbMd6CkBa>vwzWS;M;qTR&fHXv+?R(`DW2GZD2J|VE-(Nm;v=kNs!M)Of7VffjlACtD&P8rLl-J!~|pLzs~p4JVQ+sY+)B+03N&I-c`y! z;uVNP+}GtSf`GP{i$UZxD;f zHkAy$i=3y^#@|cwlk)?JK|Dj}q=@Y)8iF!0>X;a!t*5mGF7@ZuX=}xuF8n|*T z0~amT2w;N&c&D=qYdHY*084DmiFDY>+aP`X#k%j`9;$dX-G4y{X1Cx06=I+jEDfh0SbeN z0o%w;ZYT-Q@X)L`N1wx7Ij)){#NJI!A#(>=q>Km^7aJ^&y z^yQ|e+J^y{Db&DrVZ&wjr3(N~Q9 z>-_vP<*$BruXh{uKeDqo{`#rM>ND53f%>=W`>}h_)<4yM@7Mo9vtxnkGQHn?r<+oz zugtA~`q-wOpSn}6I=R>1+Vq49lN?z@bKCP8mMzpU6YdDW|5XyGg*V5l^Qd*+%zF&d z=1wP+RnYlZos=qJH9RO*ql+DtvD)}d`!S1Pr9O}$G_t_m$%X|UAyx_jQ7;tWMV4&z zv3Rfy-ioq7S=7TLVb$p3-ciNo(SigC&=#MMjY%=EQEV2r@km(}%S9rcKtfBasaT)! zZu3!3w$_D@Bs3F`i&a6RKGAi`0UlAafHQsWcA}!hD=8$As(2%;BX>rh2w2S!8ZC1! z_N5gC0+W%!>bz%Y7J8m83#)j07DjpTpT{U@k3_1Y8ZQuSv_YsOPxEc7A;9lb9q-N< z7FX;O11d(Tp?w%ra;MtH^Z?IfuK}5X==7Z2bf34Vvy8I#*3n}6l`3r>=vzgx5}`#V zv(I-GH;CicN7f3NIL8G zCynlr@So3xnN)Zb9kgH_8{`FSd*kHpy6`mPVU*qrg^Rf(#ctcBA7ICL*D!V)MT1kX z{3hP`JZ({@*&;mpBnW%KCZ_MQni``L*X<#ik$&*tGH`dazY#iEHUV^n++*%)QAz9m zGtGs{y3chSjL*ape;#@piB6gNXjezFuKUq6J8|bc-l3W7WN zGq39_xg4aXpOH08%$!GWEv@K#Dnk8OiM8LPN~xbv=Q{dP(~SEQCqK8t3@L3riNy9% z&Fj(=S86HU^;Dng)7O!&3Qpv`x-d-3|ET75VUwpvFqHwPC)j=Vgq5^%d!+nRoruS> zd-|`>2sVz!G_$m4VH8Mu6600<_48$YCI06eI>_%%0Py67!}Z7HhG?%{ES@<(thWCE&D zON;h5^Ynf5+zb}}R}3w!to;3_bvj5>i&F81y#T` z1IxAnf*=j;eY7pysbM0G)7W6>hIKXZjZ_Xqj~B)c`^q=Cee@kI?kt~g&8PFvdh}g= zZVsPr+e5Hz#sXUu2u8P!91YK7%Iu~)k-Up~TV(H zGF+ekKh+<*|GN3C>_lzuxqi$3f8Pal(ZMlA%S9hKiQu$^J$F?d3$Ebrb33nSW<}xk z9oFzNzS0h*Y>3fXaf7D}vil`d-c#)p7lJ~WiAY5oImxQr48IwI^tj^1DHawS=&^*| zTSor3#P(XZPjU{zKzoGytQl}Vb>}YU)=B!7S`-JRq0u;d9Dc=+?M0VxycpV1 z*F!y?9-Y(9Q8iUOuzVLS7{?b<@M6z)TnH}I>Cb%+=%!eC&*cK631>mJb4`-0VU1`H zu#Fy4AAQ$j@w(aTO1u=m2>U1sn!GMIIp)`At+<#HMiT4e-|g?QuTn}S^}M`4bxopI zbMt55e0#vn2(zEUMvWZ)qXfI^0d|H?_YXHm?n?P^oPFTVb87UR;CU|L z?(DREEN?-3GJn$rI~G;mLb;^-xdJq zkyCH0w#jP8etU=6MmxzkSxa|J8jx$%Mol8cU zKh38*(V^3tdgfbNtzia7I{QbTFq9o)XP_b6Tr7r%f3FU!8w(g;(>>@gbI;HK9Ydh-(e8jHK zmwrs(Vtx32Pf`Fla5APqh?LYk-F-|{44hY#({NI>vJjnY?chN?lF?Grj#r^Xk zvc1R6x0nty(T945Zm#oe`_3|HaK>ko{kUy;itn@9ESNE`4vEX-EzK21;!Ug-p~DuOI6UTlS!*Fh3r9_Qo%D2l&(f;9)UQ*2lt3Qu@-Cys$QA2|3MK+LDy5oqlbh1pnwG zfS=l^Los9Hf*iIlA1^Buzz{dRQnsEtTeo%RZ~fF)N&iQ*$cEi_hbJGFO8w~JUx=6M zm+zI3JC3C$-nb?;vInzp+oHBVZMETrQz`Z7uXMDdurY?t`i^^jTwr+r@%zAR#afuo zW4~k;>yeR86W4Fyy_A3b@DKkLd||EBWHMN)B79JWefujm!@76@F18BU-raEb8QFks z$Hd8H4^c6;K_`=bPa%@ySKQ))<^2o?x8gtBXM{}^J#!r{rV$U=SAwg8OjopJ;!jbH zbvb+!bt+X{l(+kTzOU#U?B0<|@*@i~g;Bu$)7w+51ovJ5cc?-Rx5vJeca?G7nG7z< z0o+5$mzYfc+&Fk3Pnn&^`p0=o`$r771l)MwftbmGmyfmmc(_Y_*+A^H+-+|FZ9tO0 z3Ml#gEpDXS^kn=PHtnesd^CX&@m?B@bt%S4{NL7lDciTa_gbHSm6iH$RXCUwtqzm` z3wQiJr;1``$}JYm$jwLb+gr@VzDGaKr#SBzStXAha+RsqWLw@7gEc-;IQ*>QK@#5K zzi-1{)}Hq28-I)OEJp8>{n@wqgW%@&VUnNW1(KzLf3#^v*Si*Yh@D4b#rc!tCWy`ZF0C)tVqf_+$72m**Cc=GeYL?;V~hl zZTFrV6J-h=9zi@G8!p{b-}SLRsaBkr9Rx&y9&>e0yJtfy>%WGTLf(isyF ztCooFPr0|fh&~1g5Cl2FG+A?Teu7=e*|+B{KJ5x~(E@&NPO)Ql>#Zard58YX z(YTP4`=hPTRl)#cg9C+^jq4%To%-f&{n_R3*t;x0Htj?W-HLE}cBW5_I%dT(jMN@U zmT)^39L)wYY9ic_Mb~Gk;n-KKFarcmja*$G43e@7lf< z6lA%(Y(vyaW_)V5A5r~K_rKgNaTns>sMejm_50?Ew<1;G*KzXU4~ua3$n4YM&Wl}9 z#{V|{5e4fRvMCu_S%7Cb&5yCL>Mt-RwC*`m?slI)M5#}qo28l3o$%-FINv(<+!5AU zlL5A%SUlc#wTvcX=BIIJ*|p+@Qh~hmX1%IMYyBqrBk?pfk0Y+6-Uh#5HFm(>lDt6Q z{9{UTF3G*=(@|TQ6ks(nll<=#w=KgDBWLDZ$!q}J?MA~~TJ&I(pki?*pOVsc8R?jg8*YXi zWtIF)R^_3`E*V>rIsWw6@uxuur^gnheVxE0TljNS0L^-H@+L}U@H_jFA16E5yjbze zk4{$G=fx96M?dj&E29O`)n@9s^w`!^9v>l7pQj#Ml3z?Yj;G0sWex+yApW4jxUT9!~pV@dEji5=p=W0sbOxh|)#qOVFZ*3_ZLh05}cpL&vi zokCC9XLt3u))?W22{ zSXj>B9>>FkE2=z%lb;C5h#S~zJR+6n`_7O5l_witC}OKO3gwMP?L`lJH3qthIegdl zi?feT>|Vd`7W)a&9G&vHv4~igU>UE>eTA$S@>}g!;s-hYAwKJaI#8zZ?ZF{Dm#OQU z*)U<)Moc|0L9fK4ql7nn!A>v-1M8dPb$aT`dhVr6Y~U36C|yrMk=mnDpZX13R@xR) zM*MRk;r>?(Z1J1ecH?{UCTWMkSePD65Iahp0S_6<{VPeIJb;r{1yE6Ea_S5_qoS|L z+jsdRBb8najn9HcW1q}+;wUp*EscMk;mIwTfwNWTiP+{d^qG1an%wX1j78qP;mQ%eEE{gj#>QI# zAIs}*6qfXh{vT)8r-A&uj~u&UluEJ2hm!(W)vC-u?f&FLHfC(aO`McA_TC2s>W@uh z2)mM^{biGLjz4i^6`G9fM>KaLlfC@}@Z+Ie<}Hm-;u*gbV@8qA<)k_&?r+M!_fK#r z4Lizea@0kIjghhP@mz%bqNl7!x-y#-SkQb}#uzTlnI@taUgvb{_J3{5c-&ahl`YD`V;_B6U1y_Z=KC zX)WrJt-H7fe>jzycvi+=)uQ*rFEFAO)G{R8Ve6Uvkm=)!gwRWt!MtRA zYBmFtdNs89N$)(*Hg46w>LWJMxB+^L%S>5OD?HM)jVC;H>y-+}aB?X2+{iW~rONQ2>DXt7P%iQMp1H ztBR*V%0LDWB2-%I(i#)@SEjnvl8QkdC4$+h+)otPTdqw_phEf)aof9gM26Bge_UpZ2bZP~LlXB6m#BwMQ z3X>Tf5D8|2(3p4v0g(*RH`v}OS8*wFoJx96L}VLW+f8$l4+BWabosv{?a5^~a?MUBPO9zy{9= zzQs0)PS{EiJX#j~lcG+muK9xn53Py_-f zf0Tp5PRKpQi;R!r5>COXj-9Wq@Zkql!CtIpj>(UPPGYyk zfC|H**$Ebe*3l40T8_4+CuB>sUBWTdy&>sqadZ$>MPZ61inT#w!vt%|Ab%S|M^mdf z5gQ>X8M3DV2>>e~stlgggTfky{-tTZuwyuMC8XD=8YQvB{21>~k-%R~?AV-2*1t|W zE&6xt%?>lXrScNMAw_n3LW&UOS`H9qOTPzk)<9ZbUC*yA|D+bi0TNQY!(9L=tljh< zbYA14U~RsFN=RH#xT54MX2Li&GS_)aR-G4V1Y?L30i6a7mxSIBq}EDg0dGBZ6PH+z zI4rIS3WQ^}1eQ}SWZWONGNXsxb`-og1?M}Fop03di7c&zYCP^bBJR?)+uCu!R7$Y) z4pAclK`TNv7J3YtV8^04zK7n|>7Mp~W|^aT>1-=ODK+@D!WbZ85e`5pm4av_l1wqp z>P%EycnU0((qv*lMYDIVP?#{Ts5yWcN8b;w|Gr6H#t0+lB)A6!L97LqzYYpGQEZw% zB-(s+)BpbM9;q$HS6`)-3Tk`ZRj*P?jS{}IgR2pg2R@G?#x}Lax)_91rPf|VDgp1) zL(|ae%v$-SX=R4Z(XRb(uCsk9)l2IT#A6QR6z)BtaDuS0d*~c;wl6$HK9GSLS28UU z{~?_87-ygtpM#(FVlhr%6|)TE*x0T2W~@|;|dn;BrRZGfGp9Y%@H7Rf*5SP$iNX9`k|dKLx|2xF11Va(>5EqL6|ys1~P z)N<(==}HY;usixg+_0<^7-j*fShB~X7^S7f)tjND%aW6}gNqa*baRoh9oV@%Wju)| zT9qT}6#AcotbTO^=k(OkA+;41??f$-A{EC4Y|l7+s;)GJcSnoz$vQoIl~wAg?z&fB zrIjiwd+=3PsinTvUH>X7wN&~4tE*H}+kLOQN>!@7ZLz^r3UeVAR3^A&W!zbG4Dwb? zJRm=1nF`%p(VqT45yqkN%P0ipg0a4NCS#*U@JPnxoQeiMU-ThZX?d2>w)o!?AmOSiZ2$>A+0X5EsURS)5ra+ zZ{^lc$}%sFNE4L4_mzA6Dpl%K`su6r1~0jTlj~|~gP89*>avn4c)S-Pi7gN!*X5qg zM=^(X{x@g;PorR;`C5_r)LSz_7J$ggp%76&q+n8t(JoHWGXo#lz@H0M{!Bt=*1th(0f24PC;M` zi3M|>@9SHL8xJ7su~}F)w&fzl_A2DgN=@29ZrZ$~U22fN$YT)2Qp>0dShPwb!ox5Q zu{DdiN7ZG(>m7S%kF~GFw~`3e5hSm9HpNX?N_H_?ds~r^F8=drGW~6F)2d2v7-y)HOkZtGUd#M5LA3j49XNe*Cfr;Y$AkCFP^k-ZEEZkgv8aP9uB^% zL&%B&Bof0yofEj;RJn&#H3*j~E#M(D<&BB4*cM2CEhO?rvdGx}eFF-lVkMRZQ;TMm7-AerkPg7rNX?hcV^LdyZ^+1Mt;$N_ zT1{Y9C>_*-Xzh+XX`b4UYDjEMoI*xoFR)^`hbNqh0ALG8dtO>5HiHy@^r(zLf)c6m zFq0*y1Vh#nEGJSs`jNJBidhPDSTLqcgNW!Q8C@$OXOXMycd7eCbyUn=0jw!Sf_cSA zW|fu~MDx5f2h*mV$!@&3#RU=0i6CWq#j{o|E?`LsbY~kyCf4KR^~{`IanF9m0zs~^ z1u3oK!PGu9EYGI8X>cH!P=bh88WF17DwPzl28fH*u^S(Pm;%_CqoX3}eK`SWV$y;s zzAp!nwYO>y#2EGc@7zv7jQq?e|FGfI^U15z;XZEP(^KMxB2leZ_&mr1&9JnJI;V*X zkS)u0@p5mf*+rR;+F)1f~1s_YrteVk3@!-@2O54STm)P&SWLtf|bZo zF*Hdp3%R*K}7R<<*r?Oe-a3ZM%Q*)#81{Sde3V6h%Hg>}!OiXmVy(0_y|m@k(0yB_)H0s*um1k}nAvY1;# zLM9P;sc+Tz;Y#g(l`2(||I>rMi>SWRNm!z4NUP`JwB*>wNRsWA0fN9aSO^DFv0IZ5w-Fhk zL6{Pg8c0}`bW>J_%1%9w1%I@g{__tG%gXf~q!0#Tq*qSDqL73!@0H@*Gzb&Nvi1I| zs%Syril?dS9UUQS+PF|!l-RYcT^k)eI`K(@!#ec*d8_RozCmZh90w^x9Uu}zwi)z> z^jtA$+iC-`-w#xfvj<7QK0BZ-5

zM7tnbSQ%RW+`fPNX$5?e6-`f-6fwY`iRf@5 z&9v0!CG1lQqgn(0Y(AyB%(Z+zE9pTkc3N3Ib4rG((N#1&5-9?SXRKdUgB)usp&n}` zrN!bXMQn^Qhq!{HkY20~UEX#o;KiVDwJjApOl8@@ShGl_m@PexR4~2HhxF1kbFL)d z#1@c^v;bp4rEr>+Fz=PlaanDO^lp#-=h&=k``-gz`av*7i!OkAO=y@}z`=6Xi=8}- z(HHUJlvD|G6DGY#I;`S`MWcB+tGTK zn>_pUaaZ*KWDpPn00aOtLjzC%P!Cm~DTM%2p5Au$-b33$b2vHX+j4A@O_D?oz}ptM z+G@;=H-)tSzxDqBglGnah5*c<03;E{4qXBW5YO&$2@CiVo`mlLx}Xb1geT#Rh%A5! z@QCM)z5OM`=6QYlfB>87(&It}u+a`nB^;b?W()vC!DjaW(>OrW~ufp{`$M;K5efr`@Z(+pO^mswEu1CXYF*)KYn>% z%zf;oKkfF{em%f<IeKIcBv+||@NyL{3cb^5El8tijle?07@Vp7RX1_;eypo8bm z$)IBDqW3HBBi=J}KRp*mUQ;i~mFnbua-W{$+g|&-$Lq;rpM)RVAL``xr}U@3dG?pN zbRRwb)6%!U`^%-f)5<@W{#Uya(p%6L5a1?5GKuyTy8`%OCLnyQMAa{6yAfAmub6}S z>?il*Z*b0UW({rcpCyKm+r2T^a7_oW)zr${ArSb2K}c>N79Qo1@a%`DdOR*e7P6qENPbfLESYc~_PF=^O31R(ouV(Bcc9rQ z;9j|KoZ6gxsRs(8x4LEc19yZe zW#@T4_QHR~gJ+BWN3vfK$--~%tTT?&MX)7{JMD{?)Q0|uD-_8;9(V_w@WG{-zd`m( zX?Nj8Uz@adf19vO!b#>%OcY3vk&23_Z6)jDm>cn3XMIxSJ0l=VC5D0pOBaM&w-{Pj z`A9YLNW|x9y`R00Y6Q${+rzg?8G{8}2E2d7*WS;;jps#LxOycRHYa2070IG4P0qdL z48DVrO`sbkchb?~>B#%oj8t@?wY_cEs|LDEI5^b2JYjA0-Y3W`ynVrBbt80&)M*SK` z_jPzeem=hBB1*B?K`c6*BpZz0VM>3p%1=ed;`Sm9ER5W z4fj4<2{%dFEnSCfa8lRjL3-(Zc2^I1EaXAbW)yL=LP_L~BW&oWCWnx1?svUMPuD)* z;)DK_jx8+uz$V&2hL*a2sA#6!s&HEU)QpSOaIUtEV946d(mx zxa$Ak;CM&(KDzDSKK8G(dAOg(d%S?| zhm9}=cRrZm*@^k|m5AQbN_3&1bp8G9V<;QgO53udqpM0U-@7^w!n!6YG(tj|L_|Lx6 zuNC`{7{)1j(BAFj2=B@_YHdY)ExL|-&6sMRO?zKsza)D2zIvBBwrsW4ZtbzL)oT6l z*!|VldzEBSZ=7d|F$TP*TU_kHQ(Ng!Rv4?lJfTlqoQ*I2&`(WIONye=7ZPT!RdBYC z$)*I3*`?Ui=2P)GtEZHL?x|6PQP%4+6F9`}dv>#wWa`Tx_(L*23e^t@Wi2-AQzK`e z4G6AfjMv^sl~E5J1wfIaZNZ>vt)Eu4868wbu0vzS~|0@ zm{~7!d`dV_`3K)XX>!OlmIY-lR-q~Gb=wi0{Z6qY%bm*(PJz62cUj#V0n8RDW!UEI z38%`wbGu`{4Nd|a&U*J*`-*QttKH4c4z@Xk3&*pyXWgAog<~N7nXI<1fVIW7@BQJr zCe8|#sGXh=g!5OqI+3xE)mRofw?jrQ!#NuKVA8zQlJhKP<+sr7*u7?pZEbS|r-(LT zYUz9B-%uP9vA+ z*6(uCgK6b>YIp30&nhq_teIyqVK&c6d>BFjK z=YZ`;;Et(5X7XB8H8Lm>qAw@!;4HBkx5#raHf~VxjLQ9N)wB1NqaH+O59bQw3Y1-T zhQjQ+mpw;es0>fzpXurl3<*DVhLdp3XByF~2MZYfZ$)Z7vZ-Y5W>vLc3Wo`IezmKK zG9hR7{G7A-drM=w%uJR0wDF+p2nuNNq5do|&9ZcbU0-^<(f?g;9Bk`EJ{ z6>ackL79*knGsx)|(DUSB`k% zmp1>c28NH1tycer$B(UB4ecHtTU*`sACIkD9sM32TedpgKNnl1RezWobi+uB`fB5L zbo15x2kc$@s_|0c%Y6D?>oae&nV%lVH|1yJc2;C-SRpQ@6`JwSY53Pab(Weaf2mEO{6;-- zg@3o99G;&_bHR=ZFA-$jZl|plRk^ef^P^hm_^`~v0N8cCfsdH&u=(ea&Z?$+1m;y?2DFbtkJiKF_i&5o& z5Vph6g+)qHjctQp?i~$WwxtGv?ip$)qLnuKqK*HLFSJrmc2Udr4$EJLu++cu_fjJA z!9;8DvKU#r4Sw_04UDVnlAe+@*IqWrGjVUP_oZ98^@Kk@9s8M+9>e`~A`>oANtWYGGrse0QSx^P$7_-P-Lcw)gUH1|IuJ{->x^%;$D|5TX9Mk_;c?i+(C% zd|V8#&+ov?;mgVM*FE)LKEERkTf0d4nKnNB_UCF+#>*@*`i;*CIp2engEwide1|^L zBlqR%>lf+X00cDeU=zP_pOL42JIi_#+PSikHE6m!?&4a1^=DrmCtgjyNBkb}y=H%(bVkf( zPg_lIK}en{ClZ;X-`9l#k}JNTSEz`6&Oc4_-A_}aj#~eOr=g7OEZDf6@$V&`ZSqWm z$|~V~A2qr#^;a)rqsahpy)zZ#Pua_iBRQ^ZuAI;tk-L;kolgtUsr2Ujxk8*ZXNY`s z+{X-g=4at1bnVX{jz<+1H5o-m_qmhoho8YFZ?^pzAOGgJ=^wtCb-aDS>Zlq@3mV2a z2t)T=4q~JDJCn7dOlG(^CJ5|6eHs^k7zP;YVA9L#^A|}&`|SU(m$!e7w`pbs(S125 z%nn*Pr|#j+kdqQ5!_zGC=U94TJvbj|*Lf!;{5UUoLSZ{$KOHw`y4l3%bp6l%^z_`M;rXxjLLD*(_V?-ew_YWDuuHG~wu zqd;ZH&(2&$>%kVS7aHs+v$}(`8SynQa(^8BMo*c{Kt62nO=FwlzAq}+H8Xkz=}Br~eQBPJ2J-=d zm^-87k*8T2*nS4?I$DR$A^c@BT}y-1{FzMLWGFMCoTu^|*JP7=^@TVLv-kg(=4*s~ zXwq9rRz5rL9YhmwjOb_L8O#=&yB06rclM&y)gZ6u2HnsR60Dw~?q{G|h%Y)n@6Y!Y zj!H-+o7L=GeAo6)*H-SJsfcGdTQV;Y8FVX*SLTnMoIdW%Hr@Lkx2S~T8O|0I92eo& z$VX>rrrZQ1hiAj`VCcc|!+i^-)@Hp5*Z%yDQ`75y3JW#wsB7**pW;LKe;q zJY#q{9*zIu{2!l<`*Y9EE0m$}3}y?}^^Cluf@U*8KkXozSLEEXZG29KMGQ0x@kM9e z!!yMd^Ed@?#SMndv5Re0-pG{1@K_WH1i`G9pClxiX`v`T3C9rg=o3B zAc41&p~A7@H3KdXqE9nt>9rFxP%Xq^mCVL{f{p=xPRUvMg-N!JEIp=ars~Rg2D633 z1PDRf-j6E;T5(OR9U1d@v{$)hIy2BM#0`{ooe1mp#Aa#WamL^XH`{~Ia?}s;3}g#i zksezHGUMAY^GN#5;9gv}&c444R15K0We50B=3x$<3piDO%nG4<_A;Ay(TyQI1KC1i zc8_kGFcGd?2P>6m+jm(o@ppdVb+3^*fBr!_Ui{HlX!2?{17&`Gmg27Dj@{vY&TJ=Y zU(HABI*adNb1n23KN+-dvt%1hexXP4`IgGh-czq(MdZG~eG_?D4jw=K&tPQ%!@B+h@_M_22Q*tLV}QZ>y7; zf1PvE6yBx1&itb7V}u9M&>n%+hfPvpzJ3V2VR~v`Uv_i%?5-SyH88W#E+0iPHGJku z8tBT7qckO6Z?~=b)84$6e{Qi~q(Wqjv2*PvC+F4FKfqU4@Jr37Xw3?hOR*cnpX#b0s`Kien_k{GMpNdwYXYvd$bnZ}ZuF*6NPp zC>Dp-g|o5phagd4UU%KSCup%gq>u_yP|B!ysr$4uwPtj-k`mUa- zpBURD@{p4*LUaJD9w~A72-Fk;_Ec_;pEqC8>dX6S2r}#;+X8w!H&w8Z#1zA+vG<~m z-)ZH&^bczwITVDvq}F7U6qjr+ST`+!DNh>I*XPn&?=MtkT#UtJof8uZD5O{bUBgJK z`0q(s{!UFRN4dpH1(pOwC7!o4K|QyMFxRBs9KF<^)LnZ&O<_IWOG`ofi4r~0S~eyz z$rNB9e^+U#d0!)?f-iZmNNsJMd;CDVrC9{SvVclV^Yt0n! z?u?leT|_8trW%3p#kH6RNDU#SOE+Uoh^O*l5TTUfY^2g6MqvpSv3uDl)O5d+!=IaR zjMjj&_U>UU9-K}ITn>w}Z2^jkr(!<%gHQ>dhrqQd!^LS!<8C04LGxSVgUAd~P$C^TYPO-qQU`q{- z3VQSG1;HiJB2%1P)a6!)H1qC5F@+>iYk$JYso+Gx$4t|n9%kXr)KKjh_bRlbR1>~i z{ger7!W(&%*5up9r$ARN!I+d}x`gk$Z4t$~2O?@-T&~AoY0$;A#tos}%ws%a>uM>P z;+2eGFzqEdQ8kyib0H|V&KaS5>1FQ z_eyc^jTaGR7lbo5VPM5l3zMXFQ-v08A{~_?-X$*LGqpjg!-3~6DON*_yC5SkP@!4x z{i`?)n%skn!-_3<8Q6HBlWii3~CFasGs9iZzZ8zQ!a-~Tt9TpKU zCasB?jX$v7Gcu&DdZ<S6o_~%ut$?u!dpq3 z4mFi(vB{LCWax|W?qLy3#s?57F40?K0cuJglFY={hFvemx&$~$O{SAz6Wy@|Wn;MI zYUHACRG^q7SPDkLb}fXF;0}92e5JDv9V{XiL~NzN@Xlcs-*J2jc@i$)WTOJa zdx=FH0raHiJluvG)5w!gmXH$4+V71P5e5<9i~yz#F34l?&AE|sh0t#8ngko8hTXi4 z$l{SOlmFR;@5|=RY;W|8cp0&jw0Ta>K!qx9!af<(*d&qaSj;ypP{jcfLh9Q$_wo)* z0aT21S1oRL-U&A~L}D5#5Z=2$N;T({^R!k~pXvmzH(3(d$YR|&rldepL6my@mEcBP zgjC60Ur#QTJ1pYl%4}KN`k`HCfh*v4gR!;2RurawZ_FYI(#XY{K_;PdHh{S16O)q% zit87|x1L#9P9Z7fKA^HBOcU2_Ti}{9iK7$oduSFIo1H1jl0r};qeNPO?weHUvnLIq z@44gJI-BQ{`dV731Q8~Z1-4RnJ zCkNpgn`~+oC&nEhHxqVk$np{yeU9hocV#d;3K`F)iZkEN@GjSi3tRrRF_DmRBB4lkbh(4g4x5^6YdN?(fZ0w`Ks1ZPRbXf(cscMiE?$`%}KrYuzS(DPx% zU9iT`jne5ipV}c%F*35GoAe^sqD-OT9X_^_7^AaZygTHeOpw(!v{8cmmr;y5O#Pyt zq7zW*@d9CO z&Dh)A$u%KwK^B@P64~Jyg)`5oo4xg)KW1?u9~?rNtple$L4z=o66BYBLo_CzPu@m% z9lDVTDl@5=bC?F|p>1;rCcOBTlDyHY=a&whJLqwF=}*M}1SPw;LD+TKk=59-D|ufU zCsWbq0y%Pz{Dc^k5;O}Wxvj!v)xHW*z{M4WDwbS= z839o00$C`$hX|J#{Vl=*+Wh!Fzl{10u!Uj}Du}aFMhukXm{2tuL5YI;=W@3G({$If zNgxQe4W>ZCkYqA~Np!o$fl9<2ooU+s^F)n#z-?nw)3F6cI9v(lg^M68akegZpi7iz z`Q}F^d-LI1d#Q;R(j;1N_Qto>cIGw(CycU<`(MAWJ(qsWSfr38Vc(KdY$}jvV}u3x zSgY&wo0N7$MaN`jC7Fk16s$g8?Y*|M4xt8$TmRi>$nsiyIhWU114^(83N4vRk@n!? zIbXvkhxJV@ILzyxo&uH<5QS@$q?VIKJI=NUNTn|M1ruEC^FQR((U;KmX6U@T@e3R*i`oxq_Pa&ECQ1xiQ=_BMZGOt};m0nKaj|9h7;|A=2d zQb0w0jrbi?^tco$zFQqS9zM3VS~@-kwjr(GtV%U%E3Eh{741ZG28MepOyQ&bP!piy z|LR}0cxn$9kavW)0TijwEPqVh<5o*tk}wo{JzYHV!~KYX4=qig1#p#-a!n}ze#Cd_ z8UvN#|Ni%%Wf9w@sW|l}Y#=qR=Q$6ifrCgFUJE4lH-C0HQ#IV@Ndd?KM0jcGp|*A0N9^fj?sJQx z!K;J5Kpb0HPh=A$P;f3^$U+v9E7aR&R3pxooR7ASEv!3}gv2@^*J-7}I7~8IS}I5@ zLRFbxppGr9PtJ!-LY9*_(jNFy^q64U|H2kEq!(zi=Nfa9(Jh`qe3VLR*5R9mZgbHI zQVl2ld<~x3c27*x)T-$+qXrw8)H#UQbv6FI(zx-fBGHnOO=gow$k<$9H92dm6|WnYm-Eg;Dc0vYX-klg zO)*(nDN&{cTWb@CkcK=MLB`6lfJeRQ+%D^8unInG@P!nkeksvfNnM8N%?wXLp&6NXXUGVU!G`2RK z7M)PZ#5p%xENmbV+9qJKu6Xz<8gC&cN;34M0?641qo^&!1PPU2w}-Evfg)%HC?qhX zm{P!GBBtw3$<8@6H5_$Skw@Zi+76dm1~3npTSk^OO6|!Wd$oo}-3p;9Y+Ps=II%V`P_;Go)=m%)egwM~ z+|9V{uSvLp!;p|flr09NX$V}`oMQ{6qToQHyM?Cq!`7Hw#7Xy)5a>{ZB`5=m%<&|< zf&o>|cTjOoraNHVU6(he=@Uf0 zh$c$K0Rn$zvzm}6m!`7AgL`>XgfJgcWG$uW*66w0 zVi`AZIpmvl<*sEL-l@x*1tm<)2pILGjIYJ%zK16)?#aaH%?q?uWI82aYYQdfY(hv-U&9F% ziFbN0Z`0`AxM5yaO%`%Ux!i(1_)+Qsz`mlQvetk{r{&)5@y6S*mx`I*RU^XL2HcXw z*D{6xU=R=k00aOsL<2woP!CkDs>K5Jm2y{mdPvgMl>wyophNH7Ot;aJl#)V5Ps|EK z2U{Nh&X#`wh|vfU5dc6y0T3`BH`#$50rAEGua3U*4(ZRR~fn3rk$o;anw5PG?|Pe$Z~QlHQPR>ulHNY2-*?MEu31 ziNAzc|AN=_lQ;i8^YwT2pO?PCQl`s+)lzy0je&u8N~bk008H|n1>^gc5~ zrrjsDHjhd=$!%(u<7KbQXOU;lb~ckSo@b=WUi>9c-+ z{nXd)Tz#zm(1yG^_F4byLE0m__6{AnjW1*SaBL@|H(mMN9{=gqN1A(U)A*b)HDh|n zIaZBr)IQ|gLA?reVqH0%xlB|UfXUa91~mo`7hy+8=A4a*-k~Z-GxO>dc?5UC_E|ED z>o+P=c!G<}>s?Jvwq;RfZg+Yh6WU*`8xbvcXz$W5p+AaQglD zfebWMqS6xvG6+I7xKAD%-XaI!b@(h)iqqG zIl<$l%goQx(Y^h4Zg+m-8ee*>R-*|vCAZ+Gj~aawrJjYQ@Li_@Ldw!fy3PLQ%{cR# z`Cb*xdXa5h!`u<|KuXAp#kzjVK9>wiD3h*p^n7{F+q~JYnzJe6LQxfBvH>@qz8{^z zrA6D=4xN+5RIq<*lMXcss&q?@9MW+z3B`?l66UtL6@`TVEb+l26c}nL$U|_u!B=6n z_O$hFdBA(hAQzaxgZegSE6H*=aGP3oa0VRWdR@g@(@iWRO#8t=gVgUP;gb^R@x--Z zb{p?Cn+44#!m5f(52cMynf>3Nt7e__tJW8F>z{q0U+?`c^UE2p{-DNp_vzMieShnU zh^2Y#{`!;sv8Tscl2?D>d+viu*Vygq(^FsSU+d51N1aC9OYd`k`+k4(4;1?~1Sj|) zZJM`V4>02AHL)mUF#Sw_{+@Z3u0wC1k>$cR85j-zq#3%mq+ zf=8iO%UW$G)3Z}%t|xz-GX1!;n{z&jyL@z5PdF`P7$Q1)SKv0i8;1<~_1tGiZmCz7 zKAo-V(xe{e9`;dZ+=~j#aLo(r9f5`|ppcIl#=um^IhEA<9&p+nT`-(F!N%Zf5pXA6 z+e_~1#kg*YYe!SMygoQk5_fYYB}6Z#7wmdm8_G&UUvw#?YptC z4r}X@E@K;zKDinhurr!HF?zs_;6}0C`gaJGM^n0aQy;wi)%qBrDqd~7xYHmesyasO z`Qm55iE!isXv#qEZvDEKIjVN#PuCR#75WfB8ck6qw4!OM<~~$FXh0&rc>& zu%sMiAsd~on-$-FWo9!w=HyW5@5VV{jQveQ!TqVgaiUqGZ$nD1Z(26Oqx|x>W~aV< zZgwzzuEd(y*jNpxiOu51N)aYt?L&8#HoY;LQ{%1-UD4iw_`8||o`wYiwr%Eb5pF1o zMpJ!UJvat~am*TX#WpAoE1uTF@6KuQ-orOn@B7sd)=5RB!~BI7xzDJ?ybVqTP!n^ilCffvezT$bK8tYG;OU* zU+`bPS;@wdPE*rqU4-yM%Z}@fVghWZ++COLON2aIifZ?;D$kpc+qn+DlQ26W;Mib? zXPi%biAI=)&-Z&bN&>d-;=JR?mryQ*DBIpj9p4cbbfh>9@HDu*!*$z!uc+MxWWih; zjF-$5NYSn6EjaNQJve<9Y-ntgrmcQsc9_@>JsY4S!RgJ$;;|zY?HeWu`-+R&0tsJH z5yR+6W?ID&J(CN=1}07MjBqYvVcu4=pPyu~{MjjJ)fb$6xx zqa)z7+i^A_!tPw6&~2@qLHkBX+CUR5Bkj?qQ{-NPGA3YfP{yjGQYNcy_t}%&rd`jG z^l)?cKVo_tfh=}W-?CkRE*VEyZLIYxDHAsxPY<>mTVh6TjQf66SM?ht94i?accxN* zY&ydj>KGd{9OCi<{*KHNT$m^(;DAn{(~|UXw&glBZaKpyMXUC^Vs(TCOPRnoBL(56 z=;@4dw^lLPHY$42eRUnrto-dAldc`94>yrd|2fA>!2lh2sNHhfdk$G*>KP69rX%U$ z?Z*6-PEJnJWbkRzs7nvpZhXPzQtoa#oF0rXkufhCrG3B?(TGBe#!DolfXsA!n~tZ4 zCQjVf_AN!xh$=(a9J=CVL?JPDbfi7p3_DZ-dtU(x>;h3BAKJc&=LQ@uyc_j8RjvzMJ9z$ua^??bG+Zrbp9}@?dz9foZUt zAqyOPSlAZzLL?ViBS+G*Zd#lke*c_WU-sy3clUyL?>KvJvYXLE;yVVanx&P{SoFr5rn%Ru07V<9lG6@Wog*!j*;~ zJ{~%ES@^A!A7=98PD{7w2Ae}I9vO(bd_Ou^AuKG5Z}-5mzVEza#x#n-tM-l6U4(bd z+)ax`+jG4*7adDjyAX4vHrF7*EjH{ zqI|dA;A&R9cL8z-RsL`XJ6_wS6yhB5yE##OTaL;t3}zKzZ@?|CrQ*JMq%&ZPf=}zs zjn}t}eJAGQtQeo19vr9PqUQb}zHX;8_g1L!!Nzu@i?=}c+US*HyyG0$*I6_boA0?s z8k+tbCw1`J=pQp~-i46gF4u__PGhV4%KkP2X_}eu(Z>4xvtej%f!3}2R#$oc9g9T)tp2kn{twz(^{3plm9e;i+@HD}W zUD?=>@;B{;CwE&Q->R$e^QJSj+4&lpR$qFYjm26rF9xzn-1l9kmig~3-)|(;>~BkB z(K@sAUU`lK6-M_BowL^tYLKsOB#|~7a}x9*MTwaF@SrgVVU_uLIl_Yy|AB^s#NL%^Xh;<})@l;$TWdby9Gx zTc=_vTNxiR-1Dzo#2ia^H$%&pf1}eax`&=07(n%+jq10Vq_plF9m`KOLj@{ik$v z-TprvN4Nh^>FCn-xbNUcjtHY(A;c!Q5{3uK4S2{Bni9ah{_?py^yM{QZWEHBMBLb| zF`(J(Z#WUg)qK~08%pDD6gGGCoczA=X(bgtL*@!cF&rZ+B4$RNG+8dMVNx=i@gUC9 z^fQe&k`a|8@)LysoAiz-|pC>$(Q)Jpd(s(Hdg zk8VIe|Gu$_deR>^e$z`qPT}QpBjzo(S;*N^eRL^@=~PaiXLge}Tk@Q_U7qA84lhGt zKry*JtLqiAUuogwQl$H;RSNv)@3~wrU~S*u^VEj)^#{+V4DR?B+#>oc+v9SmH8B)Hi{XK0OV-L$~<1I{p0sG!E9KKe$z~Pvy@BYLbdFN2a~5k;8Aia=WIX zVhh5=6{Ypn$NpP0`j@50(A9I}KPh_h-=7G3X0IGW*Pq$}aBxYiLmAZqW*Rg9Gdqo$ ze?L_LTjA4C!B1= z0NF}f9LVK(Bz9U@so?+JJ16PNtSJ^5wAa0Bl;L3KT+3gdJCH>3aZ18Occ+~BG_CA$ zW!8G%VCETA!fSAcbO*Uw-E1}mqkr$bu&ORka8XyT1TH^e6s?wT`+8@Juz*>KPEq{t zHSZzC_VO`o7IUlZjWXX}9{*-Kk2zO_j(|$J`)tzHz4JR_`)tTcEt+E{y=e2*_7Y?t)2l!=U@PF2M)?% zUOJ`lx-0IA^7-Npnj`_Y+{`vh!BJcJot1ixfjg&xK=QcO7;a+QZC!V#8rpYWTRK~E zH7JEW#rE*PcjrUAmb#`f502O6u@}x^myW?Fs(s#7-seaEYMU?Y#AVMhYwY&1_Y7`_ zs#x99jzGTJj%b=f@5pBPx=TMMYQaVA6_?%Z4y&#{eV5)n_TjJVVRn2Y%Z+l0k|4>; z@3uB@Iw#Q3@z1*T+0A@ejepCKgCLi9=Pla452Ndlmz@VFT+;CT=fBnHF%ViKmM&~c zdCNCD9CGM}aO4AOw!@u!z*Kr@`?su|Q}l+HG+XRd7{_MA3FA5dj^O;v-&AE3ex*() z>^*DdD_*UgEu1r4#kZRmQ9ORTcaPiEH%pnB&!6bhe0uI|g?~QAe3_BpTes%N9;q8p z{7R%d&-@`un<9Ai;mTHI1ateTB#u9K}my%k}9JeRQ@UC?9*#C_e zuMV$U?WG@RJN4abMx|s3%D??6JRzHw`fx@wRV~@@UtE<915v*o-%1XlR&PGdx|b(Q zsaKCtg2RW*p-SAn!D?zSk>d|}_zC8~M*T;qyp#|!aUH9?^@XK=H%9LRAYyLtc~sNk zFpL>uuUf+mio&DZb&fYu%>8AqV++T5+bq9{@z^c7%kF$LL%jVmboX-1-aj}e@=BZZ zUS+)?Lsf(8_33Z?`+Du#;#3&f^Tt52Z|qty>KKAc+tINwHI>VM_37JTWR)8#O2TYB zEF<}IcO%%juKPbjQG~pNyv3+$-dwk)Z{62tGM5^3j2^zaZ8w0bCPl?96Occae*Sq}?wsYd>~F6Vm2_BDxS!9A&*A7N zsP)Eo+3KWJv0^fKhr76T^~3PXT=EgL&%UI!*8sr-5+t6dOZZb2#;}*eEJ(QB5$bRpS)}j2ad&;;qPQs zT>I&h?7#k6616?`$c?7!6z18zKSwPW5!=BU{!GKysb_@4mVTE@Lp?3UW0cr%x`gpnN3!;*G6-FCR}L9 z&tlS;PX?~v1M?XR#f-nyk+-WFYb(3PJm_DEV@F6zE-avTGYUQ7A)fN5;pHd8?fBNVJxyqX z8BeIN@PPMx3^Duxd;;5MIdzL5O>BO`lx!}WpWPA+A?hCdbX$IDv!lkQ!VkXiETk4yxA1=>q74_J)~)>N>)zcmbCe*KmlNAU3-@g39i@fn+;>EFydZ@y z15F}Fdlkh#jad&Y#uxGp7d#3HmSg_zdtHwOPA2ec#}+}gAG>2DOqOM>1a{HFp1>Jd zc(wD?uM`VyU}_hd-O`k9|9Y8vzy9H8s?ioF+(dNq^0vTzSKJ)#Vm}<)6~`EN4sL_D z{_TAQtfZ__g7Pt{+zh8-n7PmW@n{8m2&2oK(~Q5jhW98uJeVVk1%;Bt_NaXCKbWwE z^RQ!h^;9OphoyAsZoNB?(yiC(|Mkw1Z-1nI(>*}=3cZRg-TWSNA{g7*Q|fTr z9}o<|ga-C4rY8Q2jiIch#N{7OV&weZD>(Y2ko=MxTVXurt+SQM{wwG4`i7j`|8~+^ zD7ORWYS;Y*7pCM#GJl;f?<;_NiE&Qt8vVy>;Q2J{&SnWeZ^AO!<*3E`6HB~%jx{qZ z1C(MV`MR)n`#X;~b@JpjX4?&>X63xdUudBVw6dVt)MTEY3w`NCnZWZpcKMT`y-I;LDF2oCQge+&H0&lJH+O-e4 zDhr@ZP-Wqr569(*Oo4K=W$C_ZKKD5j7^;7Ufsu%@$~_)fd|&*@&e~e<=KDwgEd|LC zyGdJj(Psl-GPFNlbW;F$J)}4G!Mq>Dh-EC06r(p@nu^(%m)I5*m62yea{A!Ef8iUf z*~|5NWC6HB0Wwb@waMk2YBLd@mqZRV^O%o4$6qIr0b^m)54mDQP@R5yJ1`^Jo0HNv zDZit~5Gjn!Crqs*lF%EU!ZZR%(t4;Brt(xx%>j&WYRVIv7x3bto7nWGy(-0^ZR+^& zCznha;G$x8d{d=h-#kbtH@LN!Zfu@Ff~n+WD?rV)0>;8 zwRLQARH|{JXHzl-Nfr|=!~|9wztX{a-uJBPHqf$}i)@CVVK{RDNk#!`2T_xo?5Et{ zGhOcMndq0Glm_Ww$EiYW1Z9zu95^H)>H?qIc>IActh!*%sWnwh18$TM!!=GZcKuEG z6Bv%DH})O8nGg_3;#;evBIFPl$x16{tXNVX-p0E5WNHzd#zb3dG9t#1bP)nobCosZ z+NpozB0>|>+1Bg}%`pa?Q&2SLu_Y?rYfs#b0}VDckaDp4|6CV$% zhFYW@klETuJ{s`vDK`*MCKzH(Ai*IJx_EzJAPMV?yHgqT2c@vT`#)%Kkg>pvl~kpK zz+y@be0SkRT%1~h$ij>B_F&M>B`Jv09@>b?@Nb!eGOj9!W6araz!Q{EViTdbQcoO2 zxuq%KPpzpx-@PJM5ly~<)F2Qjsg;y%(+vZG2iHQ>eedLI6|A`_8F28iM78#okfIOv2JSQ{ll?3;5Wn`E$8-Obn&MHx0LaWZ?I#UxV1QZo)zl1U47 z`FkL(*XCjbvevmIR;6LG5Fo9`i!1!<+|nuU$VI6^OKUDx7fOJt%}My?z!aiFdskfR zekdG2suvOiD2V4=Ws6D?9gI#L9&H#DPWPs`;CIIr0G+os<3x-$q12{hK`6sA@q!J= z^tBq7zd7>Ld!<3W^}jfq@;L%pd>??N?ST?0NS&ke;KZqYm<>y#eqqHm*5v?wfZ*tnfw^zs@RJA&fZ#->3`u2W0 zE55am?x*yNONx5Ed})E0tvKk!NfEWoCmhrP`{we{^zwE#8)pSW#ycGPx=ipxMHNV( zO_`%Wz86Uga{CYyp0C`dJ>Rd=lc&AaHsdl)m{}}2d=#wbRD*!`u}X7tcyxQ*(}3-V zmO~PhCRDiS$&AYNmy(@16N*`=+MFMLV*&yw65FOrTJe*?#foXr8aQdjFPBR*K4L^I z>@164m@yMYc&))&4+X<10m900?5V?lW51wQ>z56h*o}LoYO5~}LobdqMF64_aU?8ULo#{l2(d zd!AtZnLF*q zt6kCq64ltIO~_W(ns`psh%mtfjiT&E3@754U33{MB!M(1C`uM$w1~Lmv$_*@B!ZE@ zkWCbU0;7yTXPYfqHjK5vup9H697|N-!O#(e7#Lb4Ey?+@_T!Zm%%2ke(1+yBZ|C75 zJt=wYLcL9xCI^JIYk{%s&IYDWbgzp(&5fN*3$`S1?v2-!LIRdnp%{WrtBPfmUQKuDw9~>tgD_H__Bi_!k~^u`Q!6Bx)2euK zan$9|SYrvB2FMSESUL+mLC zOmQAes^)MlP9?piK5=SFNx%xXHVsiMni$xXOA!L>l4%_k@kSb3Ax#O}lFJ2`N|8$q zDc+b{kHa%*>WIZvCv1UL3c&0$LU+z26L4y2@5nWHK}_CKp7>q)(jjV)wT=e@Ne9vd zJOmSoHL#nc-l$(Iq%xB`WJGe~#7QvO##p@few4H3N0_`(x>i_6_a-JqOloT)kqFx= z{DG%YM6PPJi8t8n9a5VtiwHN7X|j_90TEDSo1-h6>r9F_6xI&u(#&(voD4m-L5k+d zwy7~mAbF-!C*CEibV#a+-bFLq6PRJ7wekjS0gD)OrG}|{oX0XDrJ3mh3Q37?oUF;l zN)>Z)Zz)fFN?GcVlL*D+9~3$^2P9Y)iM&K_dg3(WOo!i`NC9O8@Bo0` zqM%WODI&${HWO3}C&jn$z)nlo=RLFWKB>}>3S5bD5jEV_VAaL;B`*~O)H0=Cq|TH0 z)#5UuhOvC!ULn zuel4%z}DAV6Hcm;ZobZoGeUEX+v)$`4$tJx7yU+T1F0aKx4{5kiFAbRpj3NXB`iy> zX>l{NxbyR^kaooJK&6hw%(KSkjT|8!AP2>Z9q{u;{xjigo^Z*ym~tk`gqUBEt`u|L z2vI34nrHY~x40P1AzJ}1gWB7kVmn2saDd-yCMF8WfwzRUjh&gAh;J6Gy_s^d4az2g zQ%OvMXsa}TZe(=YB%U!Kg#*-k`zyR8!{Tad2i}0cp%wzdn8jB)LdubTwWku|0DVVV?UW0_naUAcvX88-ajcc8o(9h8K zek_h~Y$n-agK7aMj#`z{#y}`nN^%86WE1Z!^|${AQAFotZ|B@40JLpF z!C)$eXOy}aSx-wz0(ey;^MK$z))x9@j_v~TVQ&DXJm`^T6M0beTO{fGY%Eo0^MpNf z*iU*lQ280i$0jqg8C;3^KeoHHG`_Yvs?VH%sZ4d|-3) zU;CAc9bFW}Ubu48$Y9PJq&nWDO-yB!xfQ6${7CI$^5+~m4gDt$%gZXYuW?IY@Kuv3 zvt~J9PF7_GVV9}TWTK8)J7?;lacJDR3vF|VLTca?Bp0E{7yKm!NM=tlkX)EXP%mD+ z8;AUlgv~SXJ3li!fy0Y@+(b>;giFZK=0G*&C636-ooE(IKb>QQgbDRpIf*&bq6?QW zjKBcNvqn8L=RckxozJzU;~EB0)-WKDH2Yx^EhHsp9mXn!byc|$l#3XdKpYucjW9~c zlt9V1LQ^CmuCg|vKg6vrxaU=}LP*76V8Z(^wj$9cPZvv8H6=e|f_>1x%$a`Yz(-Kc zGy}Fp?=^#hGqSCT6i2-Ql#Hq01wVfjQ|4s82)fF!08H6|G$UE|fG0`CoF%KBc}e1G zviD3&w4G)Ea1v|DJr|Wk?;Ua@1cItU#>}ZY<;PAnpj52rc-5%!CREzFDFsD>)Jy-H z&x_X5l4qrJgFL?&#FSV|7g8L+TMIM6ig;C6&Xu{z`q?KKk>A?8%8!#UO%iD!7NDgT zpp1gDl^}*qtE%w|^VQ^s(sD|bE(i)>E+u{s?)p6ya;Xbak^x#{9akghrr5U6y%0@lM}SVU zWO5pRsEJl50t&7g8neY3_S+%zA5HP{jwnNSn~%Ty1|P;iU`c!kga#Oa z^B0=jX3K;w>Y6v2H#2!hnIN($79)WOR-(C8fa+O`$~YEH)v%#@YPOlHQ!fCSGNwU&H(&_fTGrc%& z5D)_ZRRA+I126zk4^-x;V1RwjHbGzCXj`NQ{2)zJ79VvvWCfx|*6AS-QQP%v{{uJ^fxiW=<=I zrJeep`O`CZw5LHyxe=h!o7*_;*Po5`nFAswtu>{rdcvBSzL|EOrH_0%Hdlc?=sLL; z4wNpi+_^0D3Rk)ZQxWaAS|A>9|I^)YYLp!Y4wCM}b#XV)%1HC^LlB8V zu6m`2`lP(N4xNckIi{}M=~Van9W`U#D1oOD_KeGaeC_ni^|M-e zdODz#i}BzdB6JS=+PQS)1SPk{ltF-Q^%tA^<_G#`wx9f7_cB5|OXx16L2guZsMF*L zbE0wRNS7%j$9R(6kwYYOPp&8zUDBtm7q`B2_qhUxwmTmr+FJp{m&vI@Jl91+wXN|n zi7<(-*88S{_puUu2p@dz9%KgEhpdu=+Iy;p?| zjLh+V6o%WB$aX)c{&T0!qwe{poLZ+6fGU1&0DNb`o@2S#^hmKD%|EGFr)}LpG|2|n zfU2mF(OkSwXL2^O0`s~`^k+`bzknlvnVp%b3`%ql+FQBp%f`M4p!Y!IDo#)w-=~oD z@89J{b@S9d{^?;IY={hKWN-$auuXe?sOYROB9#Ai(aX=yVlLO>eZ75PVqZ(|6Y%J%%9=ZrXFkGaUfHH}$xx#hp^JM%Z(mJNhcln0YuGM?YVJ3QJ~sLpRMZ{;55|eSbwD~&j1jNr z^168RdSMII`#}wzxG?>om#n6`w%LH332iTM`|0XBaq`)WV#m9d6LVer%dgs5g8#Md zw5f;;mMQb>{P!P=Sa5@|t4;(hFt;crZpD4>cETI2?4PKdcS_uEcNNQ(KygeneYt9i zDhit$$gmb}VY)7xCV&aU$khIt~Ms_Rz9%0lOJ&im|&Ft+g4qce|A>sTMH-=*=3S=ivbL(7{ zGf`z&p3=0Avvha(w~(nnDfo;1Bu(Pth5%;f;)CM$#j>w6=kJ-|Ji1TIoin7>y8^70 z?{D-mYLFG8BPeW8C2+UVueWfi89a_ivv@QD4&{L<&=}Y%WsDUogoUBn-6;nDrBdgb zy)lpDZlio|tv3_}i4j%)9z-jpKRv_$_UEOAMFc3%Z2^$LF#!(zwhQi4_O_lNwdgq0 zjGzCXLNmbc5#N?A*aED!^N^BZJ~t-C`jG+lJ}HBj%%R=ZV-*vJMU}g&CHvsOLH1Wv;x9SiM$rZ!m|RWP?=cJD`x50yTJbt07WZbY|{7 zs7pM4nX2kkdr=o`gmaXaAf_t_WU#wKgoc7ls{B?GGob{kd0 z>hO?H%2Pm{#&1pF;fl{i7zPDqw&N*G-5n-owK1qu>jgC?7%*L}7tNkQPB@v0nUP!f z(B@v9Q)~vPC2O+)B^-iW!wj!CD~Q~t$qq(_kM^?$b+ewsJUOum`uOgo--K85Dg{32s&fH+JHeMLE#1y$HYoa$h&wxEwjnQhv+pSNShl^~! z?}cp=e?et)<9+#7>M6MADl6hU#HzQ(!bLR35^+Mf3TG5CpBwRwhcATl2yYxAYjLR9 za^cpV!?ZLA{5Qb0^OYGkd6NG3aZ}#n%_gz0j9Alq1rEDFje8CZAj^xx(%P^T2@O7t zSZ#rtKRLoYV0@wpW2e?o-23W{Xe+gf!@SIl_1A?@4=nlf_SqgEN$`NkiakF!^kI3E zs~DWfkV;i;&GF|hTS~3d|2eq;>5uw!o|=)~gMWN&r8GkUq)PhR-f70A?j2HR#(SpI zTxbeY7)(8NetR6^l+L}>gnu2AjV?SWT2bQG+vD3^%mk}8s_hN9r)axZ(lEwDy*&QU zz01^MUFpdizM$uqgVF_E)R1)nZT1F4@A=Xn#QURbBP!?jDsVPh=Wd{@Y`t#(UE-7& zD0JRU_s>D;f9k^T$!3#1S~0R+>2>A(q3Tc_hN5`sLH927(JLB~K9lGr&aLUybuY4~XsaN^fnic&9ITBD4U&A#9ytEEoV~?Ni?6o;{ zzh1pWP@2Yjt@V}bXNKoisMX~D+D^8DTkv!(eZ0RdJL(RpdVIBBASetTvBd3MX$w(} zt>Dx~sjm6!$!<*{equA~?nfP6J^I5wg0zeulB)QtS4CGzS~~k;$b5(S);Cnujl5q^ z^lz@cZKg+;B7PB-F6>IJSZ2cL(Ru!^Vsn=Thz#Rd6bBw;T5AQdZ+oqP z2o&$`)*&qE$U!WA_}K=W=n-PPhkK5OoG-Za4xO)$58W_}jHIn-cKG69SZ?_ong?<6 z%A&lG&*ki|{khKqtdI0x`f?uqVF5;{9zVdT+ut;v!|7nO6x9&jr)_fF$C}g7<5W3<9>|nw zN7fn#u;LY_xGf0Q3UydxCMa|0eZox5xxogU`uv?Wk1QshjsPegB%fs9)Zs#5F|u*Vn!!m%VGK z9pR{POd9{4)`svdtrc8}Ih7@%T6i zbn8(*8DC*;>azV#Vw2XLf2-|BJNbs`Bd=hDaO@0b0mU%T7(vM2M9s6^)U=ZyQGSR; zYsN5YhebMYo2g z5N%(VOIzj1`e;61a*+LIP)d#w!y#*P9Q4_jQFMW0!H&kY%Gp{e0TaNZHs_}UTcwv?VZ9ziE} z^L;ykItG=|rbtW1H}SF^m?l`NU(fv6@61dj*?9mDk@p+130b>zsvDBiuKuWkaA!cxk}fZC;AcKQ=1Ml?c@HP;2>>FI+f6GIZLUoPdow<$k(y zw)di~47@H}NwzrEV*%S%MX!1DEh5=yeGtY-SvCs_AqF)j%a4zvuBSy((-GfLDEje@ zypAjYUSVY!j3)?_S=7R8(!0#WV;DExr!(o(^K{2{`$2q!*CJYPLSfUg-VZA(26?gm z_l;ki)hl9+P}6-Hbw{r~oMw+kw-z+~_(tc$cP9(ohTzb5ym79EmJ_>u@P={wjO+gH2sZzA%09vAC8eN#THLqPsp*@R>>H_ zzjdLP?=OO!i}doT_bV;JthoWP$0o99k6|%i@O>*mTqW0Q6stWm|DEkJj_~Aa({XVF z*GSww?CwJ%?oWd*(MAYeTzaP;`s@DOPjBhh+*taPKTJFRgY+%iFW>^ixPrUyJqp%= z3Ci4|@|-I7AD6kx@ZR*dZ=S03Bk%j#@B2i;{k#}tIdD0FwL+qlDwGB@VTDx13Yvvn zJ=3Qy&cj2Oz~f4m#L;DR7I3m7nf=umzW&KD)q#HxmrDH!n*q>ea_H`hLKi8J`s1s- z!V6wF8($2d-K3EXkUiA*X<%Qd4EYLhm&}BgSpj6`%ewcUDvzd}I5HfZayvUiyuadk zA%TgUi(SiWoSVAqh186Dn`&r_NygosefT!StWA83ny&z>xV;YBIQ9zTzj($5;{6Gi z;^DDEGE9sdX5AR8_?-P+Ozavj@`kf*BTadGaQ{BK79d>&>#mEzPCccThTX)TS8hz= zP0J#Ky?W#QPv_6?L1KPkb6mwrC?B?pSF&{*S<}rS3HRKe%;<6VG2HCfA9hMF*k%Cl zW&P5I469_t*ic8(uXsc+Z`>6nE95Gl`(xHz2MM&}+<+5@=ZsrUe(9%w^Y?}xFZ?z) zFLrOfU&=-6bwXRdP%AbDXnk8=&hq%uf<=ES5U2$jTaT*u3yymE8i}Oq@>i$ z|MtR#!2NA*(RqmC;ZT)wv58ei{5x6O%WGQ(hF;-3y2!e}Uqab0JoYbG*W$X65pqgK z$me`SpjU|hj1QNB-jtngPu@y@xKkLTVVMW#;-%W;cdkfX)bS?q@AKoG0UU2+{Z zfc&YEuf#=>F?UsfxEYM8YE?#N!Z$Mt;WqfzDQZI>A;MCI+3dIQ|gI$ z*p%;AKiHA-;`DKWdjeI!U%CB>wX5J*p^jI2(`) z1xbyA?$auTcG%HF*jCNQ@x!Y+?JjuFv>@6Ab^LtJy>!!wV{=*hb0oI4=U9?0`A*9( z`D%B#Ikmsr&ipi5?R)xk9c4}2*H#_XX7KQ^RGCOrI5y*HoSv@%6{V51zF+lr`#Qt= z_k2fAZes(~59c#p=gHq7On4UhZ53;tpDqeG-H!(T3gD{32j_U>AEZi(J#mM8@|7i$ z!aetBBYtr-ZU5hNn?e~6r&o>ZR1Na?omJ7ADc{{oFXZ!N;a09oF>R=RFVCCqpn>&v z?Y8H0-?Dt=_xW5#oPs7ssD592vb<)5do|*TXAJ50kD)ujU!}V9JUq;53yjr{b!6De zuTvFt73VYFip{#NdpqHpnDjrqUCj!-;}LXL&ddANX;tP&%Hh?N(kr1SF2sqVM#UQx6joemvHZ*6~e7uNiz2MD#bTS?dT|a>{8cPXoO3lYsYXr8RS!&PAE>-x|-J!91;;w!n?7`#kWg z_E2weZIxmo3!qu&<lqnaT z4x&n7HF{_N-VBIO@qJIl1QwA%JSaTLmdv4LJnLCt}L5);kPa&d^+*?zwB%r&y24A4%-w z6?B;s_JCU{-7TgBZE{_XN+5s$wbfJyaWS^tThS_In;y9cg*In;#+xtqe?0T zNlV)`{|xZ&k3MfB*vfPi{h>T!_?lKF21_;`h!4)ROd35;e5rfbaq%HJii`l73c1d# zShE=<5-|Fd#69|)Lm)q?fvT2cHp5U#e{qxb?h!21=q=;I}*2CHo`8cuYQXB+WQrF#wLP5lr(Gh&Y?0`AW{&IaX-&&i2tX|*MOnB zTNW4U8Wg6<5WW<9r1u0RE(Q7+4crjfCya?YXi+9x$$48aLsWrl>*>TB)un-_AdlRF zfangoPCNpnGTy+80@K*i@vEBn9(ci}_wsrR#vFrj#*jNr72ira_JZ(d!K?SvY87(l zsiqM8JLu=xVf88g+y2yl|EqsRf2I>E4b48t$1nMW|DrJ&d=DO1+bX0MX9Y?mZ$r|w z_JetPtUN!>S5MO?-}?1*x^vTB1^RUAak~87>5CVb>_{#_b5hn=h?0cI3KEoU^H5?( zOP;H~4~^YCjmd$sXU-i0#s)MJr%bZ3T9hY*eqpYo$rIt+?8@VHZ;q}vl(ZVmV$Tvx zDT#4Xog~U06zrYZ594(f{G{gtWArMc19Sc2!c2*oi9vg3^pwpwMTC*<8=rc}MCmn1 z=9w<-%pPFI_DGv5jN0~~3mO)30>OoQ8y|T=mp#DGv7<$n83*F#Liw&_jZBk`BoPt5 zzMVGwf!&f>2&fA-wo@XAE|%USf7+vRc0#6oF@wGi!WX$81uBluQ z`5*)VkF}TL6GaRp)-%lJQHx3|hO8$hP03DxR(+lG;|T%cb!08R;(7Oh5_ZEF79l2< zr@%iiGk)&ojcF1yrS=%%P#r25fKcuk9z?Fj%Ot^0)_*$3!E`VpWGuSFLkDT(n3#6p zN;X4ezhc}DyOVj&$`nIM#hBfLU;(JXCV>D-S6a=i-rZ1V49VJSXFVBA6RE%*I>yyR z9i^_`{oC$u-2Ok`vsKFW$RSgcwkONP z98xw3=gBAY@!b)k)QJ>%Vj$p3InoK6F{DIGun(4grhbj=Ae>6Fv|@n3A!UkuF-%5A zvkrGgH~Vy{ZwB6)d{XvG$ajm~OVqO0piKkK9>|!-qX2rc%^XcVbuPHb{;+0lr*He8 z-GF`jGaVQm+`N2DNo0j%l?eg5$OQzHW?-hzdg(Q9j7=bvM?v4<-p}p@ITvbYhUXBwLAMSTn2fO>XGU{}V0S$=wu$YGHYj$%ROWK%FOG z3pJ7iPo>SE7u1n88IM71q3Npy`*CAmhf zgoEoloKVh;*Z@sHvcG3s^yXE8`iP=1z3;slXI~j)LwO7eIUz}%FZ#L_E@In=wFo6W>c-c(<1yNr6`&V zN&|Qi<$!A==CB1UhCQEeJl=@V#MOc6Fv&J6hBj?U%r1Z(S(g(88FuH&B&10KmbO+0 zo~agDaaRKy=;yMO3Otx6p)HzQ0^*2FVZuR@qoUsBl*i3{Gpv^LL{e}> zlJn#TtvP5j>4T!mDhmfI->caYejtEC2yelTOKZbM*fb9llaj2}6Zp<#l@Lhn#F7{W z5QQB$A}YSxJee5h=^J)ik+WQjIoykxCt`vo>mooorai-MTxWuo1SF?Q>ke-t42W#v zwTno`WO^>$xyJ;cM4+W;3u^G#9PdGuDGDYqX*ByE=`ezbNWwv&W({wyDT#RrLrfY~ zgEAPrdbCDlWZZ+Zm=;`T0t?EeSZvKhoU$`MdS@%*e->93NC7U4L-3xqJk6*ek>^Q+ zdAVSUHZ$;S#n0+%HPz;UM|nKagTVwlt)q}6K=E_xq>9C8Tg#D^e8?+@Z$V+tPBEIN};<{iN{=; zkuvplcYMFq!FVFEC5}mb3lp{Q8Cyz}YXKtlIisad>CGO=69mO?!5oB*DN2Y4L9DTN z4HoNkmgVs}PhysggQ>O#Bp6F2c1kluL$D?NdD^aPKJiYdzzk9a+s1x8%h^#N4Kb@U z>)0f6CZq20)0#)1dMVb2H)@j&d@=>-Os zF!Xf8ZH$L|QIE+kgb5xfL-5#e@m6t&N_T`(;P0 z75SEIaf`uVCIU)~L?vcB=2vzz_VD{;+XzfTnj#!o4wsX_5{a zL=xA+M5hFTD`;(?54 zEbd8hD{xJ5Ax<=#eZ4uVFG1TC_h}^ZmfCAD*pmeyEFLf|);=VhC-c2(ew`=+T_zjH zHI!LWav>koi9l$z&BKs;V*liwqC`9=Q+bdIt^)t2i<~qAlTs2n&AfdcDkkcN6F|zGwg@9%z1>C? z(d;?OmiYgzPdVK5kLh+3hQcM8k`rmwUj~y>EwT^7zuZ%3=gQAtmcm8u0Ew$iN<;`H z_O%3JrUJq>dv?VXnD_60@gHYNHrOT^_>BoJ80uO*1WB=l&fB2$EsT1eLEmj49`wQl z#e1bR$#l~CpOT|85WAgt@yPFnE01=%I`!mqG~&AwUFZt{voWf%p;E{=80mGtL z)9bjJ2YKSp{!ji||N41a-x70k4FutZ0-yrQI_oY%9fUHOQWtC~@KXE;KZ&`daca_b z3>G?ol0iMK7!@pfCf~gSkd$OWvONZbs|cAUBB^L7f3Rq>XdA#hp|*BNY~~*v@8UPFi5Shp8Ih{KM1CC@PYV{5^_Dj zNRiO&Fpi46_>9My6!Yv-eAJ1FTt~o%<(KyA(gGf3$>8UL%zIKfBGziEqU^Dwg?c}ffxg5=bsTI7IauaB~!-?TYm4q zy1>r1KQEZpM*Mv4JZ$`h92PBNQ@ymsqH8&uJB``U)RQ-#9+zv$7hBK{WAZdog0>5r z#Y0Uq(9O|*UFk!9SJ0KdcQ*Nc&h^d#9swi9AOM3U(L))FD92c>DaNJXQ}GukyrDp6 zq7DQ%^VO=Rw5EJqP zV>2vLqNH(iDPd6fQ8K(=2;9C7E*B`qJV|0uYgq$W07$OggCcoy2TNby!3goi8xjxR zI!2^GWF=3CH$~aCk(#d2%I4IF(~7Ckdr(WM^m}~wq_}HAh8Ae4+P`1`j)3pAS2;>s zz`zx$;u0ajJ40;%TIE~#b2rp%qa2U2DxjdpNycfC>}pYIn<*wE<71)g+~Q<8C%3ug zH{a^=ojY`r;Z+y}CIBGF!xExIL?-b}t-&XqFzJ0frm4_mFidoCz7=uwwqJ=wB4Ed7JPEtIy zctJ#Q2r!_dlO!v}1IZv9mnwmKowD=xIPLD0^8AUTm4aF8fVa(fXViJg*Fe7#Po9_KsXR&P9jDM<6j5UmKIT6BE);07pO5)kp5L zvH}`oO_e}4Bs5JDU|x#B<1#63r)uBdxNw||P}Zy(wEoD%2(-i1Oj)p|EmZu0 zP4u-7=07+1JIYlxP(^LMF2>G`rAa42af{f}auEYMMezd%NUk4}WR+YHtgzIxm>f8* zgds7f5?(l?Y$#z}I6nnE=o;*bahH_Zfie)aRG-f_f15EPF1fsq9|?h2YO*y?GYvIl zdpxCo`@P!Vsk!obUig9Tp$8?PNxkG4Dh;t%f;H$`sKDfnVa%-n;1Cc30A&C}Gy^~Y zP;XTBDWQPnee4pQoj{U6T)getcIM|})@pSIkVz8q*t*L3Zr^RU1pWI!SVjPdh`@{r z0Ehv*0}TNI*k3o(33b9wcnPmO*H{N*ATHrbcp#{N*g!0{AE&9v{@tMip1g9M1srGy zWz^w^BU4<(PMs!9ks>>GnwUhzcI3!eY_S4C2oL`_olnWs3Sa;~Q9qYH+c9J#=^^5f&zz||Ul24K^!XN(sVELg3T|e0B zD@}jr{_wvaeOF`X*y`!D^RB)-mzP)P$hmV5y;WzGAK&@;o4K9(`JPT8_r&u3xEfKaKrXZGP*wUi)qTpI-F{>FF(qQ>3KmDV>PRjS+~%_WhyH-oMbhPVwIz zcq&(_tjX&6I>#ZPY$&#$FsA^=Kjd9|Hxx{|o5^HCkQK)vTNqPqDO$GQsQL7ty5M($ z*HoeMWipwW?-ni6obFX?MZtT*d&lYd>s9(bpaIw+ce|tOxuH3&ilUI<9gf={r{}LX z<_L24o2qF>=gQa$GP2ZVuSo^__pgoR=VVl-y~)*!K`yb9C;?}(Wo;#PR=25F?vYcr z&LbcFp|c;-)cT`TyaMoQ`|ojV0rsjk&9c{p4Hn-6%p^h>`RdhL!iq3y2Kwr=A^<4fIcQl03~va^LMynB|^r&8zy9lKlR zs;`QcfvqBeZsG;^gpleN${t|yO&gVf1!6kg+Y1p%oP$}Z}u47}tYj+`RWqwo6y|K6G(Zck7 z?oBP7F2Elr;IFyejVrS%V#H`*Q>`j8CRAz{+RGG0X`dKj2dw2d7fsb$;S;^cYk*5A7|_~ zz6`IFoEbv_BXTJTdml7Q|InjO(j%|$WplSZ ze#sg|cT{uZrygjx>QBJ=X|pzlANo&B-d23OGm~j&yNVL4+V+G*B)e`F?@-bijg!Cm z9&tDGrD*#lOTQ;~12%91*uhb&4PE2E86J}i-xX4gdAo|K!YfonJ0{<&S-*S1;c&NC z|5sDdpK0a$YA!uSZ|skekyTAwrSA(Eu6Zr z%5>$feIJINh9RZw*1)k|L}VGRno-mdf?W$y3Kz>p4@`BcxWr=3Nw&r&7mnihgem+{8R~0e6V#;ZL53Z>g~2dtNG@| z^9V}Ncz!iJ8g?n7kyw8ltkh@ZvGXmf#L`H!FGin3|e;T2#3or9h^-?Y{X{W94{aWnrO zzpZ6nPM9bwO*qND=vMq6ZKJ})lU24=eTNr|*Q$Xw^pnkGfbXybzJIzj0Ez4ZUSmjp?^8)Gux`kj|i*pheol%1_>wJq3lq2HK9 zBu|-@ckfDGhi*4WUksK0aj>j5TE)Ho3m@d@{WHhTqgv%2w=N!gAbH_OTR6oKmhwW3 zLn^jx!f?rOm;OWjGlk@b4q>xg)kQ17T!ELk3!>I$Dyv93Z0~TtqudJWq{^ULOnIpS zkg!4Ff64`ytx{Kk@XzOrBGu$r15+scvB=HWUhiYa16w;RHXyiY5CF5YwJa#YG zGAo-cGOu}V0h3KE6v9g1jShxvF)0iJ6(mQ=`(qHijfu4U2CkOl?sucI)k1K`>(%mD zjWv`S_jPa|yrVv*b4t6KTxIHWdfqZ2z>ufuPL8b%fYFIi|{o;3Q!9l`M)9)v!gz zSVO6_%tSK9e7;w|K7VW0LtABNZo54+pAv{HGPbk$08G=2G^?<(hV8TWX=!*oa-8z3 z396Ns?crAZ^~T4xVvL1i&%-u0cR|a56ucp3+>-~=fAu@?!SnsYq8GlQ&iU`?eE7;bALMuu7CP-d~L{M|5O~p&Iyel#}Te}${Zz*8l^+X_juMua+fg4vmk0Q2)5k2@h@UUF`G(w#$KdQ(3oR#_F1SLG6j%UvOwN=I; zlINoS0HIF2F?shC+pxBK+cn`R*)JQQC!Qxa%wfro{>q)f1Y^TlZDyD!L`AGLnQaEI zs))c%g%Dg$uutjS+#YpZCRW+qZGO@tR6;9OZ_f&hqrYjB{-^ps!AX7Fy=E7F2;U+T z8H8bZ4wth%3w>OFtIW)Qi38)~ODm`B+xJ^O+{01o-*@%B^rPf|8SfRV2^R=@xE`4U zDig;ILdI>Sk-656_`phHgSc~C#v1wp2q5fnML{(xN!+qOr)0B9UJNs#NV`*B z?H+IO6;9wXuC3O}KFvvA|KbRY0Sh_fzh{`l`!H_dA39QFU#i_sUdOTA>lQM2>7wtU z#YSe%RjklIMv5sT?hp8B+deC#uZc%c;We?e3jTx&rsBDq7_%Plp8E)qrcvP*y znEIV+Hygow7l3!)943J-o3PbCWsk!K_~lAqf^|n~e_{CbIR3S5&2@Y~xGQ1$TaUSR zU!!;vG*sk_nK-9e5EhCc3^?3wTL1HR6zS|b@^=>p@gCRL1OjogFb`TJO5f^f9~_-5 znPr)>uyM<|aue>OSLMq-{*!Thn3m+w4nseW|+d*-n9xe~kb^S||ZLOm#6dqwr${rq?OyZ+iA?!^b- z_kI1h6GHshc|M2O!-7?e2fRXeQ;jBXfbZ;Y{Gss4^J(Waa`*o~)4eCS788=Vnm9dl z6W@@VK)u9eH~WhE@ly=BU?c6woo@ClJdM;yqlg(5f4OQa+xJ9pg2(jXTm|^%T*(&* zi1}Uhgs6y9z`JOS7~1Hd2U*De0B~{4xla$TA&cgUjskvL%dO>J%-bkl%Pf6$4~@7d ze_wD*XQH9JXs2FW?XQ4NFPA;=9++%Fr!);OURu)hLF1$%ww#;kg(>(|nf<5)UE)q` zJ1%rPHx$zeT;dMxDV@uBM8wek5!wW5^ao&I93CjSLFFGpSS?UR~LG3?ra}9xHoOD+J4Uve?X-?X#lGC|zlf z|Ki~q{t3FQXI9tC6K*QQ+-g=zw8f@q=uY3L(CRq4^p5|L(RHE?c5lAX|NQC=e z`@gEwKx2K$zOM*BWC11JeQp#k{d7BJGkz@Ga<|USD>?rq7K?u6&w}w}S#iRYb^TsP z4x>BxzHe@S)AFU7V{?B?;GE-qCw^%t^moQ1;c=n$rF?&*iFWy0nZ2}7LvYMgo^r@x+~H+uRGC6a#RUAYoX z(ZR1>y8(x`s&NBVf~&82-zOSHf941`%@XAE1IvTxLG`i+wo8xXI(yNV-#2LV9Gvgi zGKpjswr+y$;6CH#mG*I>$G`l*9#_C@tEZe+YQYm;5>-o$J&6T;%-9!yRqOEdOk7wj zz0jmThfbWncf&iJq4B#;&x`FJg0%j>_Zy8hKV8*#XNZ>Pp4@W_?c~mnwHJ z$FZt>=SNDOp~zSDu7vgrYHO#UtH?c0Zwtf{UEz3i5qGou0)3eQ{2 z#u^S?=JKie;T?~7SG1tFXr&?_o>}NW@3bR#Dds;_XaDJ0Dl1)X+J;?wysc_kXcqk+ ziRr=eb@{%$ZtmHP)x{zsvNE>ZspD*{FX&f3wkbQ9&<|~oTPLp7wO47w$Q!b}yW`&0 za$eqRMVYzZ3kb6u?)WlG4-z3isdb=pH<7P!X^l#(a@~Kb<||990|Wg*?q@&rVP{v zQ=QAglnh!sv3IorKMM(R*SD|*^DM6ILIj=3lKpb}c-Z;tFk)XUbgr4e>o-N?YduF#Xf65=52l`?%UPJ$!c2B6pz_o;Ka)AxT!=w?jh2Zb1u=dvxIS?EdwRz$oh~iUSHEf1&~xUV zeH~>Oij*Q9x6pkdbxHSfTkv&ln-J(g^~sy zr}p`8KA%(kM=Iq&GhZ6v4zf*KNZ18{*^aNIK%|zbQYr3;Dzb^T0L=^SCrnk)=^MGLv?WJ;+%@u`07%AD{cc2j)iNWWP)rs4t6Byl%xw- znTp1a(=bLuY6cqdg(!4NwmEn>Hl#@@gdUXUKR>_5kG%t0U%&l5Z%baK_4!i@Y8#D& zjN*VMMI70hZ06?e1NjD`_eV}OEI)a~MW#_1uD=*cVnLV`6AZ4JQbN>i(6Fs8boDgy zH6ds6+rs?xUVS@$-;@Lb<})J;P__t44p?V>pySwj-r`NJ79l;a1LMulwhDJwrdHK zGh52fBmLxzHceGcTpBF4)MN#g{e*k+GwH?6G%hqcIuo9?COD7agB6{OAv?drJiSnHlm`$?1t4HC}EOjL6#>}0JX zQZw4)o%G-k%mbI^7>_{-2@TCg6#fkv%a`o=wafG2lgO!G{W7!6VE|`ANnmDA=Xz|O zoGX`b!cBQ6hAby8)|g2w#wip?Le^Wd0SVtE!cz(#l)K4skxRjnB0yT2<}~fPP~_D8 zX>u2urU$#b02^Z5NL-qxAjOC%aQ@zDbbDvf$5_#kyn;Ex-e7EzZKj)OQ1%LJw!Y&y z&ao=gWCd{vLiIvRqLc!=8XXLZ6KARBdrW@fn&O3_B!_oDmL`%Vb0kfC;I63S(K-&| zm-t>wfT4C7gh~?i7@oi*f~km2?B4@?Bu?ZIPvl=*4&>Y+5=1B1qCm}{Fy!%L`9BcB zEEQ^8Au=IQ0x&WOifyw%r^)v)rU!#;MT}RnE}a@KTzs>4$!)y{ec*pD#tNSf5J^gj zZPElGh=WORN{TcJzL9XXs>j9+i3tSXz{lmdJuU zqz8h8<%nb~$p=*=&u6`2GFYWkQjk+6xbkhg?%)IXgcnMdB~m04x55cx3K^U6K4N5G0N1t$l^C9JwnO2{&QD!FH3Y!nzzj2cAia&4kGinV}jwIH@Ghp+-^|)@U1T9p%h9 z00^ZdQrXu?AlMcJQ70Q;HlGp?B`9X8Nt#Q5QPtSdKG?W?4G7II-`!R-1=(7j#7lr= znzAv*LaekB5TG;UcY2_VZAaSsyAXlFa~ZD`jKZZmwrU%mPsxFF$ie`eQn#91$QifQ z#wCO*+@MjxcT`A63d}U*94oHkA4rl^lXgf|BWEkjGb#ghPbMI0+@ znscB#!xA;AVPGySpqf&l+QoQIq;@xanYK!Z=CP2N$P|#0O)w>xT2^e(IYquRJVLYc zARida-7DVKClZ`|Yhv2s`@>Z=J90CIMLoG*zR(`YNqMglmx}(8uZC9xCDM8jsWT!W zbhH$<>^&G@$*w`REe?2=U^xxO35!ir65Em_xRWmTCR@dZA@pVLTWT89;e%KZQ<9Q4 zrJN6L*p+LvDdD3q81m{|`A43@L-2b8Y3LeZCdn9TC?uJtITgaBs9Eas-Gt%vpb^2M zN>X-UlVB23Bte&E?C{tT^~404gRQh71DCJ|O_ZA(hCAkKkW@y!vzhZEt|{3kFLHTQb0oBf z5Yo9x8yhB9DwrIPY2us1M9@PxC&h@lMh;Ey2c?%XTu?vlS>6J&hj9%Z6R;>{-;IqA ze>tNv;V6a#5M)7$4ysfu^xAM<+mm&uZ15a^Ph%h(osy9V-(Z=udF} zfBdj*u~{g@Tq>$yGAY5a1smea!)k_6&4dK0&>(InU`RW1k})YXWfUT~4ytOQVCqY$^W#(Qm7;-=?%?hT-fDZ=KFm58rP zt`VFm8IMqSgmhbELWoV=63oc?5KM{zf;Bjw$hd^`n;Z3PhS!6|7ubpJu=ggTJWV-~ zb-SV(F2yz>N`o{LomW9>K?t#9!iyk581F!hhH$dD6$jj@H;m9tdxV_Ym1cB5ggj(w z@-?ANqBw~^-#FG`q$>kzQBZ_XiQqZAlAGmn36KS(C?*@`6B$cS&JtX0qzs4Brj43U zr_Jy(DGEss?^cSz)i&}29SNSLl!*<1xfV?mA&8ZUoQp9PnnwsTz%v|3gj{lZE_3We zggcCBLWp8?e<~nc2ZS>NPdSk|tgyjinwUyd$Vg896Sf`n8#MMgQ>QHXu(2Uwno}}N z?A0nBHktshUOY8(ols&YqOq+`a2a7`5;j;s0ixJvbQ3-Sgwi?1RD4g@z%%u%M-pSg+q;tNltu<71y&&k(?_y)f!=32OEEW+h4Xp$-Samf`Nj#+fpQ8$+=)B$dt79KO=Lda>|BW zFC3`L@TJ~yjj=fw6NITq2pCw{_MqS@13m|Od2cajmcq5YmCZF>l3HV>yigF|EqmTt z{&W&rIip{bvt}GA`IJ(&K=dA*3|lefkSD@WFH$d0@8eb0eZGufpTBJWaev0`%vFNPBm3$qknT`{bEVT3&d>2ijSlcas`%>fAHl7!J3<-QJL-`_i` zE>Q!pvT#rwk@TJ$L_#yq#fybKY^#%BzGu8%enTs(!6XMs)FPW)z~Gv$G^WHirVke1 zC$0C^h4Soc|C>I!O@5+MS{6>^l3Owe<;I$l)`dhw2UD;9viHrPbP~`)d_!nbqGnt>s}`Z|2bYY6Z5no8pSkH< z72@g0amJ$ZsiIp{F4F=0lx4OM0~Q+5`^Vnq8cm1dkk}~lrPeu(v5i`3sLs-wy2XCh z4`Kwq)LRk@-Owv)Y7~)=vF&`jT}D6rXOPqV`v-0e0gp#Z3L-apf@ftc83~&E@hMQg zP_?b?C=;Whbei()NQljY`6_`RMdq8K;OcFB_6?LqynX2-9-@hid9@M> z5&vrw{6$(MQeRC-2nBiP5Iy!G-)5rR5G7HpkXBng=R=VoBn?1iQt?H0Oyp!m^^%G9 z76-~pVkA(3h-SX*mn(*pC$@fda!=!AKA~dHl*A+x&Ern;o>oHu(W7*{vOZkB`!@kh z{>gv_!y?5yfNfcTk~t-mJ-02?vPs}%S_ZS>1Ds_578uYY#=`nN16<1Ium7TXYk3eAS`g6@ebhxTGy zl1$2#Tqze~suoNli)jU@DYDaN8t>Jp1A4!Hnv*U$TaG2AnZYKXo3Yv>Hl+<`F9(lx zsiL_h?5|C=7!Kl`lk@y-r4=|NmuOd_?;T6c1DgVfWKa`~qM>zz9@_QSlJ%$}k zxQojtS7M-XjePzd9XFztV<81pD&W@B9!ubS+?0e+CdpPkaVI~@nOF56eE@V25CZ^Y z05d}bHULmwRQsq1Ky^RgMdrB|U<6jgZKafo9F3%C6d(Z1%opcV?5i!JZQlv??|@*; z01eTA8596e1NDItU;yl|R$mF}gg)U3&v?J&W&q&* ztUDvnpcyc~ZEgE?+YPcN#Dcv71dJa7>3TW$v$pNJy|!Kp(J#;>o`Rgom6B|~KLh3; z`?5z{ANsS7{m-0t)bzP$e?9hf$MxNZKGRm0{H-^22ai7b(7v|5?;Sg+pL=uqWLw`( zPszn$_BI{;SRHHB!~g$r+wzX8C=pnJ3kC>~NkwviusA`Y zydk$i3_}X+#r`BW>&?{l${b`fxkku;MH~vYO!k`g`2!KWpQ#vzy7=N~=5y?uy=Q*j zL$b6q^j zo-w_9D?7o_cH(Oqg_3=qw{;_6N&V~j-fsO=uh}8)nxh^M-AL|$KkBiOXccQ$Eo4T) zJKxAR!Zo-WK9O8N|2i|5v(_NNGei;?;{~)ZC4IVkA64p47W2g?X`fyjVmg~=OQ2q12-a1^Ly{}VJ{{4{ugo%I5mlcmMIw*iN_kT@z$mY;K{wRqzu2xKNeF@M37q3Ugu~3 z4>@l|(#$-n1=~xlJL%cikIBFL&+4XO`*6V%4P8*Wx14E-ReRPX=L>7}IG6)F4J%9C zN7R4qoc#deu6OJ`#2NE1^JsXN#ZS8+lBJ8kPfB>f9!{GM>SFf=a2#b8%`b$BY;H@( z{mfgE^G)b^rygZmf%Hn8TZQe^>FZVG^s6TrQz64I)^T!^+xuK&! z0vKJ-At~5viuQK*7TcSOQ$eF8qbTvQY>|sM3aRpo%xJ{Rf%%Y*l_Eh(kT%*iLv)p7*X=D-YbM>OO6DZJw;P*0R z%?Ic=V2eaX6CkSGOKXrJ*Tu0!nZC_~MBCs)T|HU9ZWL#C^QCV5*&H{b=b_=fV;7PZ z$hZsQQ`_eJbf+|gcT(+NCTmx8SUI4&=_xJ^iW#DUS;LqvZ1pCBBeXg6fZGH8=?BzO zUhVuX!_pY=<|hXZo&uas`sOqV0 z$D}bWrsg7MGPk=b6KsWCv=m413*LEBlgjRHn_?$tn)@aKyGL|!@M=m|7c0ByQd~^W z{0xpEokWYOz1`yXP}sXpoe-};!yJXh zW``O9rR~E{F`?9Zm~81v1GlZ!ZjQZUi)*&0+R(bw`|*r`F5F9dk@bqwQTXcpb}8t$ z()2Br&(YBrfE*Hh)#nWAJ{!UZO8vuA{*o7y|4)sJ@VqXIs_L_}x+Zw-!C~C>U^Aj{_PNypJb^o z>&QZ1l&eVIIJdjak(XLlHUT%Mx{5!Oqv$$kX-D~t{?YjX#4W&QxI-y;N_vw7Vjgoz zgK1pIZh4~YFM>SX-&e8O&4yMV!TdaWV)+WKFBI9eUd95|)Rs81&p>dBszfRV{e2J1 z?_Sn|?!bq!XS991ULt4vnR-?s2Kc58(vjEbIJ0y2bhO|4o=s683(;RiO?)=lr#r$P zdZLxaI`+#sb9(tcdS1rAUFp>3W<1DfVGiP6*Y(i(pBx3Z5Y*2LP}|s-Wn0hHGpzL> zgdwVg>fbqq!h4}^@mGX6U+%R1IbW7@GnD?igLPa_TsL}W?G*d%{1Tj##GS|Q2%D5> z>Zea6<7ekv>H4!5URZhm$&m-KcpH3S;j`NU=G&ZIDw4LHPaG`|y+6fe>WuHAB0inJ zrD~^-odz0ZRam3jrcsp{WA9)t|NKcoaPua@yf@9`^ec<0xv{#7K?g)kZ4TDVO`dyp zRWMuXVy{x(+gl@4a5xi@qaqG~6G#^zLN-}3EnItRsrbZ{QxQ7+X| zDLM}$sjdokL{IYh+&|FxnsK>h8+(!2;2^UaO<1tSk%itHZSSq&>f{fry6%B{k=fu^ zv%~YpYZ-@XNZAo3?bF1J91tAq2Pjp>b(BXJl&g*Sy%?D&;4^C43~uP;dANSut^pTn zsvu>C)5~p8r2wP?53ndud*kL>Elt;cw3~bV<tq5&zk!M51+6XUdkC5WeAxFO4p*IGzkM)1tL*&G?T;t!u!JHH(^&L+}J zUPM>wemsgDX;Va5vEJ;CfYK#Z=~Q+~c&t;r1oD@0OBiN}r5H|w8h_*;uvx>B?E{hH~h9eRI~U+16C_DAnO??UT4 zRGT}+pY%WWJ&YWxXoi+8E~{5y%;P5D{}A#0n7(P-9hX zfg)gg`2Vr=)>$mqQ1PY2)H->vxT9&1v>zj7Hk2*C{gZ(=dbkO?SWbITKR==LrTgp= z-9HkKenh8zN+?D|z!`bIgvJNew`Rti0+zxA+>&trH3-o1<{vNQR`6x-mNfZ-V>0LX3&0T^eEP(xhA&t5VWZao>fTi|)PiM&k6~ry=vc+@?Oqnn#U=+dm_k z+{`etmt>DDlc~t=I*%FJeUK8rqo(S4a@c;2-Ekb@ zErjpys?b*JdLYQA@`s4?-rkXl9TFd23u1O*PCD>w39@ZhfO8fV^T>1+T zG~mSA;Ml3-yDD8$re3VEb$vJmf2E1{@u5%3(Gc1lY8>_RS>_u6^fyzCNwz5T>&BXM zW9FaE>yDWq<=S!uR^Ql@i~gf+A3)X0ez}kSlYWSP*MIQ$9Gf3N2CuJdv^Oa#)r@hn zX_E_*AilQuLLc1D?wqkaO%Dnur%kXgT_j_Qxc7ZturSwOn)L=5du;@O-(!V1b(NB+ z*JP#pMQiKYMyA)^Dev6cAV&ST?`unncSfMKL=pbF&mMg`R>wV_keqRGXEg2LUx5d^ z!NOLPn`_n8^?gxyeB(ztNWbGrkX(jt{{_K(3|9N2*zG|P;x?w!H6kv$Pj!#4y)Dch z*9E8P05oP?ZZ%?$D+9zNgqXXP_0?YJKyH1{3n%K*56SKeH%18;JIvn6!g|L4*ZYvt zE!5iZ8g|@b_Fu0}8hBrHM-5PiMxCDFBQ8_0ab19}=s0g;sKUl-u8mVNA$~d`zUrk2 zJ?kh#_XO`vmJs|mu~i|@-cF70uQKYxk=%_QGPw#M7c!~e$@PJ*M-4&%Za|U0wMTV( zSnX2_u;<~|5FC*Y5_zwu*QNRCVjX7C3LD@p(spPE{x=UuKEeccXs9pC5gf5+Ri4Qh zsOkLGBQ=rJk2xic#s33xl8oocSp*qhStXvgae66n!-hNJ91zS&d~ufJfLSf|6%K{3dPi^zk9=ql>g*Y)IQXft!*u~^z| zYdiXfjiZpwd88=@-pW$L=J;6a?Y2n;QWxzGW-nK)PwA{?vElF17$V_Q z6ZikKe|^2>l`C|0p?hlAr9ayC2B&Ime2Cu$oc{b~f zqf6kw9;~SA-_vp5J-r{(z_heD;DV~hr3>CI%J-U%f!wTQUpV{QO@%%6o7QddMK(?0 zY_*uIE;KJqUY*-3(Gc<#gwNXP1pT=0{VZ7T>|=tRU-@hz>?#0}Wt%GX&>CRcUwp91 z;>Z?HZ4BPvgjBbls$pSNta4{*t&EGHGEXx}S- zb&Y8_9b1!~uUmxj+HT7MA3xd@_;!mMsJrj^;PdZ&dOo0-Y&)51yBFo6#k%T5+TjQ1 z$8{=Md&T+FxLPa5aUQ9rPod$p6bSzMjqm}cufhD?6;}ElDa2)Ej=xrG3f=_5ZHn)X z2eiKinSDGwOiiH&R!}vug42>2RX)5o2V+v?(zo#HQ-8U-ZZ8w}l(Xu{eBtxKKo&=K zZ&k!C-HH{>cw53Kqb~Tiru?t#tt$L{9>4Y)@vfm;V)IU+zt1u;tiJaA`*S8XdpVyG zcJ6n2V=n?|-zJ0)lP=mYwVQdVCOCKhgIl50->E<_y9|e9SkWfcY8_L$##IVk))_67SlC?0UBZ)LWN=?uk z;f;h#N}_3puNPL4%_3NPN4(}ACeydqA@}I=0|aFp(T@JWrX-){<(O!pWi4Aj%+Lmn zV_=K^zTV$cEqBd*ek#A*Oy1EnPvgL}xW6j#16BQ*$D?@v4w@4QzWn^IbfJ|+8&#{; zRM@y7?q@M3{sfj#(vxJ&eNAUe#$s|ZbLenZ3XVz(Nf*Q7n(V*XHswE-QT2BA=H-)c zns7xq@p0)CW$5PGTW7R#2e^o?=VNLr{xYFe{CS0b8pmTxnkUUir!QH+&fMh3XXGBj z*X+>GeUL)_7Og?XF1$w-JO5I!XK19_+|_dd^2J&&C|<#H{|I~=)~XsCVW;x-bb`2+ zU*n~cSnJ4y_}VjLsv`!D&G>`}SKErW+k9wzPha?EMgscFw;maCkJW~03iXr8$pfMs z{J=O-5E zWDPzczP-S+H(92o+Fud!{g(R$qnX8_8U%$ECH7(Azpy^9!FBhnrhM7F=KuUh=c?$5 zcooU{x3u#~X8HFIs>R{=JYdHUB0{vczys0t}F z$Mrdi6ixvj!+fp?&x&(d<4cwPR*^m#-t@{nLC8$}S)BKTVv4J!2?LUE%m41^%}f1h zwX=pz{Qk8ni2ALX??_>pnL%fglAAs4ezk6FPOa@Jc+x#88Yj-DE-dVpQ;Cn}UeEVl z`d?cx(}Xf^RwJT7?z8u_Ew5P2y9^h8d;fp zY>BRwZjQ58yO+`}i?AL%E=UR>q9GaPD`cVAsJAK=-M;yjm=cnTon>RKrN~aGM0=;X z#Y)u=mL^AMKQE=Fm8as+Qgcgesui0M#4urz7SdafM3S%^WHbN0zu6L05ajhzSU5Fu zGv-vz$`BEZxd&z;hMwSNitASj>Ny=ju;RmF7F)D~6sVS%E9p;fTu^TQ%1;6#SrF^Q zY*-XwF5eC$iskvzzEdUwp!;h{u$XEft{^M%a10Q-4l1#yH1WQdb^@_~TFqtG2tT!I zci6{8gnMy;k2uMU!wTm(Je6}z8st%_U|b+}&=evwAZK-0gQaN!8`JPDBt8TR3pWVx zCJOP$LG4M*uH#A6dz+kDyVX;6WbQ(pInwn2PNlFH&sgfcDF|a@UaBQFyZY5jpB^B$ zi{&o9*q|sywK<0X2wJsMK`$4R80*;`)aD~NV-z6-Ql+KP%n1wA;a~_-Q9vRa^m{m+ z{kc@Q(ZGo!_bHsnK(@gX}A7DW;55WZ8UTu zE;-m?F|@(JBp_kt3^`cq*Pe^1=iC|lT)HYxaLp=eC!Ugiot^S0Vlk8)t)N(QUsoCOrM4!W&RqMP?R3#K+6 zmX-?I1PvxCmK$Q;G5W26J{)&u{j1tfAgBEL=GkJWJku+x}L(=?2+NtK!8(G{mzU`Xow)O?$*GBEnf?oirR>cCPY2{Mq2q1e?azssH1-IPVZxdpcn1(J@6cLKzjsaRtzy&h#%Zs&wU z78}Ss$ZMFXf}AbZl-vMhmiUz|?mN6&5~aYrkW&+1;@=7&BC zl%8du!as@lRx=w4i=BHG zS?sL;@mXiF#lqX2UYrOE>KId+nA|});8w|lgcqb>S-Z+VGI+hbhDUBwF+@@4*tI;w zgh3jBSSO0PG}zXUL#sYF%RwsIwF4*z)B;6^AjwC?TM{o!Rvo_cpMGi@14bCDoug$%H0sZz! z#z9D9#nLgTXbx#IdWc($k&tKB#F~_`o!nrN;I%>YEKHWm3dNL)0!5*gt=jg_#CO)n z%MdgXF-)Lwowixz$W&H@xrJF4WX1mAf%|ypPDHJ!_mMH9RSssO*dC3MIg|YSfG;mg z{hxIXJBwMYvF+_=&ti*hbm#Uo^L)k%ten7EYKhH234;&;!6aa!&LYU?^P6e?_0PgitkrSR3Ns`sC)aGR+jv4{z^`X9Kb2!6FG?%7TItminyS)!cd=!zA9VvsU)0Jfx;97(jrb6M)G_l z1sdBcnDf~>8k!wBf(>*bzDf6Nl<<__RPAF{$*IKx%{MnjSQ$ZU6f-y3?EGrKug&P$ zc!hw##ppxuehg02g7xMaRKt?{l;+VaS}AFu1kf&oxguchbo>=W#ae;FvgUFYLz^25 zy%)dDsGUToh6-d6E=XMFs!>Ca?$09+bc|dJAF@>Ku7@KnK#F2%N$6%-=;e-Y3h-MB zp-$LBK|sfz2)sduF|fBB8p$I1B$ZG?sa1~ZV7eKCfzMLFozyGFB%|nQQi_5kiKc%L z9uXKqBE@Lc7)DU<!V_ zz&k02atRAKhc@RiWNP}HTscDD`Q?{=s$Jk&LB}MfU0yjyR$@^C{W9gmK=c*D`~}r+ zwj)v{21Ouzq{Rn{3Ne&j6Z_z^Bh>m`aK3dPZyUz(nD&geIJlh?B5ewt!W7W3`2 z!%-CCVpJdZALEw2YK)DfvpGZ4je~^Cl~7>BDb+EAvz@MBLI!78WP^E)>AJg{F2osx zcrJpNoQ8bt6%U8S%pr-AW#8Exm8r8SU}L7phAh{*^87BGYY^DZ-VD80xBQUI)=}$H@o^Sl$-jWa!#cs8V7DOe-w7s8@Z;%xNmBedb#Yjsu zffuRPJ)#3)M3KxP9cDbo?v==wu3CKu2#4+wTr5#75!zZxGc1=}DYaiiUM^&5UK#3| zl+Y~y4$A=1hzu;g1$iwcz^#;J;=pt3Eq%@m9B1*3El`R_b700r0Wot({JlqOEV^Hn z|L1RA?!98rtw>5wc3=>J@&aNlgN2mPMH!Qge`zH0`xErf>({45hvZ^QSBotw9%2D; z*yJoX1dT|oH`ZX!WeZL=3SmS=K#YcnxLNU>mwP&62rVq&7G z8TN#5&p}gqoiKh}QSn=vOj{vTZMH2a@L($=n^dhX+rvwGe0w$en zOL13{PegOD;8s2ub}{m?B=m*s7f9%|-$~#!qB>9pP>GPF63w4#43->nx6T|3x>I)v zs^CClY9U!DgHoj1@oZ9ZNE{{RTIQD~DHe!Lp@T3OB%lnqWBnK4dU`=P`IH%`Gs$#@ zCLj)pYJdvb%1W3=I!Mx|$maraP6P*oqx1>!Nh=r^Z0iZzrvn>V5w4yUg5qUZ+Niha zPyr;QwN#>^OM*TgEnNqup(-VEYeo@uFf+fBzhaPoWYMmh7DPtyY=tEl)N+w?ByqP6 z0lmK4Cs?<(xpXt%Furb(ql=KvU~Gj!OUdHHBqN((9D0#MArUWNT-K}B_L7Z58CDnx z&#hT&M8dEjRE#56`&j%s--s&H&%E?Ngdo&gi^ihAo`5i8bi_AFDj3N!B;(lrlD1zrXd#xSQ*_}jeSO|eIc_wSc1tF0* z*g@=5RO0TuF`F^c9&0)F#2U)a<~M|K4f120PLX=Fu2H_w22zSE04#lKGUmQ!vO#bl z2|O?ddZ~Bgn<72U(JQLI<);&@Iqop+tPg zTMQzQ>(zEK@IXOw7Eoh2z8S>Yx33?PaT#o|u8$`T0Gegyt(n$KGb9L#(nG?=TMb4~ zB%ZN;y>z{7HV-ezMtI{PW`+mX2&D%R5VS`|7RQqWwETE%;ILD>UPP(Vw$Nv-P>jWt z2bI^ul(lkFc?(ATsU z>ZjBI&%~os*t4YoNQ7LJoU5l0v4$=G&Cx#`;))`~3u3_(BC3U!&oSCU>at`EaejVA z7c=Lo2H6jA@dy~umHC#d`Kf7}4j5D)_Z1pqTc12zCqZ&c>E!72ryx5v6MpwNn+^3 zLxjZWvElKc5VvDfmI4$pn2`dgxEElC003qNjARM`O2E5s{3e%Z2Y21w!Exk@eu~mm zBuzk?aBKG(!Es5jk!0by{!RS!w+Ys^>&m3kZ>0GD(w8p&e~$n0hZg>=?p&XC?9w-X zKf3zlfqnb;!yoq7Kdt^{)9>%?{&oKI($87z`+fJ(|03ycFa5LSU;FC-KK2jFhwSga zYU;UI{WZs7C>KUiyCKrk446 zn%Y|*si&Knqno9jf22Ra_{09`@joqn{+T3w2bE2OL<>zF^(0jr1PSuEw-RnnI<=Zv zQeXXRg{1Es5hrm|)z-_TUvq&LjWM-T)1u7L>FM)xZnV^q&(pThUFzy5ZuO^`V|mJ7 zI`jaa_{Pnek+OAOL7^n0E#oAtW~Xa}Tg5F|;L)Yfsa0%3FSv6<=S zW@t_4(|fQw!Xj{_-IQTCz> z4o=^_-;`1^x%U^>2eTF9zzGxX{;}Ec~|*v9)b?uvzI&`J4Osb+W)^aDxw1#rxl%`xotgeExg>75owWB$+*?%g^;E|I1P$CyLH@adG^=-OSkrZCG~(ev2?mS>Y_SvkM>&vuC9Ad z=i2WZ-t~Ntt=)Dj?CnEHPUU?Y<X-J6EbK|uK2(Br;Ss%#%Up@17NP_%dviGM_)3$J=Ng=0u zut*lrB&U$~cNYFzAU`$c>HooF6HxkJHquq;h;CAJZuLTjdKdpOzS9NDJ&GuHify(& z`zWJWV(q1mK8h%|*6jDCRr)RrYY~5eiWUp2w}!2Y+DNy-2cVz+PQTjdzaBq7r=x38 zpPQMbbnAM2+g2UG6#q%kBdRzly3I;>kmGbG>Zz{2>#B#+)19=vJtWbz604!B*S|zn z)3XcOMRbg*yaBmTn)!ZOi!0Ho|LVTq=QZL15VymsRiQ0?EbICwa+m$T-DU$Z>E6o& zRHXsyRtRhyWKrcfPFSJKQaiY7NFq3qnmH9?s>{nyYWt5SDujZZfJ zq+8qDoJ+RfpNonG%;}54LN{j_lktYD40N6C6Vv^hz3a4*!;@tX_4mk^KNN<|UWc|@ z&ElcA={YrZdOCUA2|TGmhMnhaFb3IOteLu0I>CJe1<5p#Rh? zsQ))x6Mv2bVYan0Gpck`*Vi4!cXe*auZBvTZmzF?r=Kfyz}{XP82)Y;bcZIajz*R& zk}Ie}YQ?XS17Th_4)5Z=sRDJeeJWEY=P>SsAZ{257##p`ESge&pkglnrPB^d+a)% zSt+%@;ISDn>{@)Hb0YNL@(E#Msar;IdZ9?R zzJ1?#$Mjs!AAA3c3@vXue(#6M9BHj`llas2p!GNyOzX9=hCei0rSE^(d1FhPUj>M+ znL31x$7nTG(<;eZ1iE&+W6Jx!(w-rwuW{P$=$%21d?1cf)v&5I!v03ye!kU@Kj<&5 z%Wo@9{F_zQ;9VXb7T*>!OiG2e-4hcBzVmO5uS@stG4Cs=2`Ou)>i7l7Bs|mp0>ZQ= zfZ{aSH}R8f-BSDeQe6S_O|ZsZr2?b><`(lkwDNREwa2~uMAn-=T-%fJ3V6gZy7KNl zYP?1EsEnEv@3tlygT9I(N3r~`n!?^szmNRliUi$9KV-=%f7SyPH$kiU9IzjWgOS4s zSB(5$gq(}D;9HJ0Q7DEbxf2bGbG zpKqs)m+-G!clHt6!ljq1tOho6a8QJIq20h|QHa3!o1D1s!o5|~o02g5qHk{K;iqS9 z3W_a~g!1p@(taxboswiuBQh)`kD6bW6>pVm4ogJ+g3EC?dNqd z9n?97@!S2G{O*lt28LDR5rE+1PTv?`3;{lUQ5U9NgYfIs{BL+WRbdr)uO4$hnO#JF za3ibhz3+4W{tq7}#~oyyAa`W8{elU-mO(a_^rPX*GMW>|7H9K+??oTBwOozi3=A0C)>+yQCN zyHsy1tH7XXt1raQ;;z0{nJd$E>Cb3qbagrP9Q|I;-fPJ<6aOn91aB&Za3~KMk%Xlh z_SObx|NUWq#WB;iaH69U*$7CiH(XUAZYubOna%okq|bj||F-mJ4xU@D?Xh}$*M7dj z+UI%f@N8b3-G}k(`&fxz`0s^gMMkokhL@XASMUHsD>4Ts7DFzcOLm9;cYmD|&e6)u z9xaZ>TJ=8GXWfc1V6WBvv~o|w>=DG5S!tg9lWp#kZLUWbPlhO)&|p|?Ed~YFtZlud z_jFT|f99*WDNDn@+}SAA{Y`JyM#4BoYWke8>s$0GIa%L$P1HlN4B4Qn#iMQ8T4XP5ASLAg+ z9y52o&VG;mT(?mQ!jB5ThQDDLs>@DRB232fejRa&pYzhS>d^D(nYUWc#Gx%VyN(e zvJ|KWxGz}pMXsm%{8!lMI@%gKo;p{z>`PN>Pfrg!@+!%}12gK3<&R&)e`>N)@LWMs{TnCH8MTdf~t8G5P3hlNBj}!chi+w+fQ#WXx`ske5I_~>9 zCv!@)Bdih$DxB|b;P_?uEJGJEgZ!ItMz2pVr$f%ZupF|J>~$!3JuZdOkL+>Yyv*sj zXO3|iq4Rj`R#^SIJ|^D&?H%p&k}Ue$_b;)^$;ma6Y5d2>f>VHhin~{rPoBPRa`WEqr*k zq`$G3`$lgRN3mk_Hjd#ajbbR)V%_VGaTG_fij6Eh%26A|QS4&h>yCI7qgaZSSUGt6 zZws^X;sw{zI2oX|8~4NpHOEuH&;VH$e$h98$-m(QvsJV9TnGr6VZ8mFJEJz z236(32g!!};c7EtalDXA4fd}D(XvP5MiVn4@WArNpi&Exu<=mlVkqNzX*s8{Xw zNYH9r7(YXvs&Ddfw|Vk~fEUBmOY^a{UHmGT?Ge2Dj>+a*5w5gF%H(|VelSIy9X+{|upD={40%`(Wfy=NbnkOj@F z4u_@sa+-`UnuYDQYsAdD%+u)S^k_J(zmtVpN3u7>s{t5-ES?)@-T*@~^X9*9hS83m zGj+bccb+#-k(OSoFMOLKAYbdHmTg_PBqUB!Cm!&?nH`kZ@fD1F8uONA|4QoQSe0Zg zRQ7b=d1G;dlM&5v{#2fXsA{@Kzoga?6Kd9)hS6pWmrpY3qr7ICkSUjDDZl@1Q#zSh)LM`6+Tp27rk@Jlm@VX8-az{q=8#Qt7MZeu!Vm^CuLMjakR* z(+Ja(4Y*^96Q`trIWhRP;q_J+tE3nrD+5@Ve$y7;Q#pD*Uq7RXSR;-&wj{t97lB*d z1*%Ln*Y@r(>JBs?y#Afp{xySU9{8=xj_1+g@5h+mO@Lk7*D?UYl@KHMuuL+!69BR@qNnp?9*58E>NTW{j~`?HrD1ZBw{W7ydCmM8%l4=K zT@E|f{mO}|WElbG6v;)KL;Cv2kNdug4KB-6OOMf=nfmV#wW-?U@+f<)I)!|=N8NTD z?OzR&!qauIT5ccbd%RBq2N=Bbsj&v9NlD^;R>iT|GE$Sq<@ja=fxgtij> z$lFf*F33JfMog=ypY%M6H8g|Clu+m7hE8w*_!KmJSgPtP^Y1N$CURc?`bwGF^E1(< z_ROw01Gq$FbX@mYR`*s9dFb=uEp*Mm$5H2c8z1hL1E>5Fn9C^J&6n^QRx~_3r}Gxc z!@bgO%G0?IIhviiFC7&dJ%3-Az_Z9-_4-DSpPodrU6>{Z?IuL}@AIM36{5P_m)H&t zDX7iAF`$?`?c88JbU5$x=hUloT{SB|H6A)PAH7uSc`)(BRS6h%Lir&(md!X+zMOPv zG&HPyil$8Nu&AZh&L^DTYc7&bz`;BG$>~GynLe7jUsD8dK79N86~3SgSyT>G4&B1H zw_sD^in;Ho+AGDY{cNvU=4D%P5yxNVTHR@lw4cH@^(C>e%uqOdXY>TN{7V@w|a|fXHy+a>r2Q)|1uyC{F^(U1Bsbs5GkG{^rQ-UltO^pf*&L&qMy2&0 z@-uJx_-~dY+`C+V+8_NgpUx%7Z{FObu(yGVI}cWKUGA@cCKRK^nVXrZa}VO)z@1Gd zjIfq*rp#(?Hr|>-5%kid;SvO2t|obw;`YeW4$}Z?HDsIUpGR;{D`=L$oE@WvDe#$9s{d<2ldjk zZ;I8!x*Dv;Bz0 zRW|aED-8_ffXh>uI37FM4|4^wHhRjENwO2kr%;0|Yz>)-`;AD3n7qgR?p!&{s+WjG z(1lxaFrpdtr+)y*)k`{@hSvJ|b=>~W3i(evMoJCvrc?CYxFUvUQw#8@9Y|d7p2w*^ z-r@Ns^_KV9Cn-Q8i-sp57Th}cXjbc(uE+OyxQSFu0G(n~$J9HA_0CihCWj8!ChF`s zS)NRX3h^|Nn1njzWzgXv3>mZ(gop>WsgB;~;U>|NWVkmN`&QpZMFwF=nH)rIhjpor znCTU92%XX~0;nM&j#~rN2rinGYow1Oda@qoy#Pwh@{)#v;U*aI+B|9SaFU|%;}|{H z#Je)#2oVT)l%wEeh-knAlI)C$u{PcK{yi%a7?4>!oGXadGAY)IxtIe@UYo4nZ9EyD z@Q2be@sLqx?m{dD&iw_2Y!Ppk92z^0&*w}R*O>}(nj-skIK@{%%9MB@tvpn~hgnxw3w2l7}m`*`Lj z<6#NPy-<~Cwau+yT&i$TJ~G=eOey1h{cJzX$$<`Dk8Oi^rHoxeCx?t6EOxBLcRcRT z4)J543PL4_E9lx{d$4m~A`u7>U^nl0`=1!Vl9>#0fh=&Ypj<(O*-Wu;Envik)gL(K9bQqd5OGlnLuTo)w@80|o2;x$C8U#6=$z6&?u9;iaOV@566X}>lUU*%JC zqa08a_CLA3{d8f1VBA`QQ6_qWGnn;-O#tke7!xNJu)|W$e_8&86rcy>;fl?!5;Mnu{)VlMTkA zj*KmdgGQi$1hGHRf}yzH=jo*-1(8xhL<_ZB+EJ58`jzbI^W+bEN`)B^BpFC9fA$T% zVHQx?l`vid8#w>oK8TD+Zh^Kyj8e1>I$>i8Ee@Gf|1y&|Xw*1j#cHydKnk7{H%}NXdg>gaSLt zC!rCoTr!j9er7TEljaGKUakh`5n#29EFDlxi%qi}8f;U#_q<;h+)onC+JCg))6`Ky zMO-0|#xbQ<=QR?E$JVGNgVylN=y;<-odrT0&v7jTEkMAPMCHNa%{-94KlWYx+4P*T zW5Kyhr3H&^!j_2_!qGMs^xdy1%R%_+cBgjRNK!$4_0tuK^*vLyP^ z)7IWeJSQ-10Q0oKu)QrlUBb3$xKbNC7f4Q2)h)a<% zV1p9*#1ex~t_61vF*Q);E$7Rn-nIx5-F0SeL@C-vlia|vSFq2VgC zbI|WJAUupqC#EK8*v1odj^?a++-ktXIfxUI_8{z` zNVNibF-l6J0C*$o8vL8PqoeDc>E{%Ep_YMo@1P1&iVy|IZ0H~fqjm5LX9F9f6rE#~NCReI|MKz`1AJEsqS-XXJ2iU4@nuQ3dPty(mYq6}Ua zll8K{h;R$aI9Zg&KSgO6kV)Lu`5w5e!@Q=b z12Gu1xM;zaihQ&Nl6lRdW&pXuHvVFbNVyK;NrOmRGMzzVe5Q2}X6<>7zOnI!);mN` zmK5r^qFe=cA5d6#KDqjYm9+yu4T4AY@abJO!v$cB7NRG&sgCH97M8e#JoC|W_ zxYNx2kG^Sx3PhZIdV3I~o+mO)!sU|(ef00R46A1cWIPou5%~yd1j!QlPVMO}d=Ae@ zMiaz^2$CSa{q(`ZFmPrufn*uaW*joFj&*f!r?qn(1|^<@SqBj^5_1T!%#y~ZOB9`@ zZQmqxiYReXPLw6oVXq6;sZ|96FC#u;fHjK!Ngk%0){;3Z1;w zjB5Cy<^4V46iZlm=cA8e6dPE1%cGiqgHQ-bVuO)RnglzsbDjxXN^-E1&TO5o*)9I& zi~5*V*Lo!}b^rytEuI(Zo+$+{ooYl$@6E&;HuH6CpbG<|W>9X)qF@Qz9YjeZxJnbY zZIo|kIS^C~Q%J~A%v!;S{=|XxJ1tw%=?UG=xrfS%$N)~0N)6T|0<8lmRhyxW8alT# zK65lnaY>04>y|PocQOa=VH-4VzteV7;OrucpM#wSR;)UBW!MI`9!u3HcADqY)=)A! z%u@y{WI-WmCqdJbz6iH5it>2`r@An`aM6{KrW8{!cA^y9A;^mlAb}C14{JkHt(X26 zZ(b+RPgEQ!Vgx>s@&12Id2Ay6@pr(f$%Y)zni|Te1(FC^MatqKw zh;qna2cgxLV`lRj)=FN&zrj~^+v&IGFo~#AORgkX1f$VPYXRHd1WOiGK2Po2t=IAj zBSMr7c$D#>k}>x}euPry_L<-E9cYshECEJqkIg05QoS}KQ!cX{e$XH%8puIOcH&Yp zTNYx$sDx?lM4rU`;^?PwUCJ4iQ41b4k0~T`?!he>WbkPkPM?Y^Nkw81V}%(bgXbop ztZX1{9+!mWug{7T2r;BEQ}IHz3L<$qM7R`XryU{~(r9k}F()Me&?1lqGC7%fMHgX+ z!kaGKCVTm9;;h5udttYqD5{x7qCp1+vp0YThAH+tiw~PflQbz*9)m&UQ|!luL0dIu z3AiIeCu`w)w$|B46kDOSp zS)5$>YmK1D=Dvzf#gwPXf+1_1Mv81OMeMO#+VLSxJEGEfF)2)#nFu7XY%w5gL}W+64Mb%#RP-kmDUXjH z9sP4gpvp(L9uh2e#7a#tvJs#n{O) z_<6%YF=|D57tqq8ZelayY;hc90~nDIwu~tnWO}E4q`!w= zmPGhY7uD}HN@0^mp!NOb*ok{$<`+UiC6?Rr=V zFzckeKnf5YkW(aicZyJQ6aV`e~5?wsBb^Fc)sQurX3hb5}Hx+ zvgo!Ai9MV$OGtMXW2f&&?xDiHT6N}#6oGzZxzNN4t5OU@K&aTy_nQgN{tl2>R=QMY zTDEUK0ll6~%h%ldGg0&D&i7>N*299GJf}80T za*$udQX%ye$N)L)%QzEtG;bopD2AvYv%jJhT}hU-iE|f1%pUFLjaxwM8)AYe_2kg7 z6t>S#O3!?}ICm<*wQ!SqL|DSIwhQ$y9__bX+Eh#&S4@yk|uB>`O zFB>Q<&Rf1yXgsNOG$zhJ#$%8W$gc`rVJQ=l^FUrdXFLb*W-16mwTjo?WFa_dX2&nl zir=Rz^1X>LV#r45+AK}VUH^uUv;+O{mCO|M@4_d@b`SDsgSr7r!AN@z;~+^}w(uGy zc(Nclm{88~=;*$4(Wj|j{Jm|oi*cf4kX(b1W8@Iri4aQECra#_0PqkH0{{d7Gc;o` z08nmK&!}hs>fCLD`{x081j0m4#MF%39>+bs1p)K6F8?EE^+&~jKlJ*~tejKZul;rC&A%_xee$s$PJQXOef1A}4zbyv zoDPsWKK4h4_F*e8D5XAh(2t${vyYDLTdz>q$auxSRONw> zNi(?J_w`#n?)D^=Kv;+9xnhR`2rLsP5e+?#qI2t^Em?yr^dAd2?JDeyg78Z)2$yb5~hM zQ}XT(TiJ;CA@1C1l{K3aetbH&df)OruFPg$aE%*-0CsmNWA<$TccBTg1vh56veo+L z4ahRTcC=PdnxrydMs&vhxwmet#@=>7zFjwzxC{ExrhCY}Na5W@^>&+j{|?>@JJC*u zU*T1}?A}=1)17?#EOH3_!26B;(;jzORGn-u?%ax1n7>|nKJfMUqgIa zRK>R@cQ2#qPwvG07KrYm#O~qVn^BdLkNZ=#TT zRP4{+Ii?Ju&L!*LTyuHLnJhOJ#%w+>qrHDqF%6cb#;Jc7G3r@=-$qJ8A(4~m;ggMC z!T0;pZo!RR)P8OKZb^$*sC_B@L2mmKe~`O2wq;;R7vG*--KeCrKa>*%$~NAK5n3|! zSGjX=`SMvho_STCbi1^4d2^Y0?fjP=Ylr|4Ye}+jFzAAuasI!1^MuvH#5$t%fwIw? zUAEOn+SYDpF8XZe?7+Kf@7|g76^cu&MTJ1usE=A*KPqJmA>8D4NMdA{!CT$#o0P>w`rXw>A^6#h=v&3X-b^ue8DEZo9>% zl8J59Hd}AqTHg1%v!8M}eD19L-@Q8@#XA#T?rGck z%nHU2=oejXQ6W`N_7rD#ifeaa7&hJGNoKbVWt@H2kK7})9__vz+c(AE!GE0lrT_BU zyg+ILjWHgKLpZ4|E>-f;9xfj|rS#cHZe_zm;v@GXZFUVlx0Ty>V(fS&_dvHxo1d4R z&!79KEh($NrFK$>S5Ahzh>ZqM^5Pu0;pf9#Z!y7pK$dV;j!$OX-`=Ae(&COm{y}vfv`McBZ0wh-Y4S^{)4(agZs0UrUq^L=SQFyG7K+M z3Y>^p5S3T4jR#NQGTSN|$gQL@c6HzGVhM}0tf9jgt9|Qtj9*%xh2&dR`LClUxAH$C zq7PmdZdmoJqIc zSlJ$l-#xgnp*wiCs_icF$MT$OS8mp`Xz4>238mrkmDbcBtKL^ZB-wCfDU4+VrMfZ& zPx4(ZV_5f{SCdz`sXt%ZTuw1SxJ?N@NCoYPFQx4ZjfdC=c-SgoSIng&f9wms%Dosq zA>#bq!JCN_MR@q`mnj(>JZqtG+}gb#GRm;tj8EhmIYbP@SQM_3qd<+ZcjOF*Wb0>t zY@?>`H<#|Mk#{ZTz*s774n}qEP{Q!KPg#DpRXTTL;-%6_1!~v&23z@c-AiVXA;C4#9grrh9?}<{rY)N z_8wjOz8vkBcXT}^Y_E6IaLN#At4IKCh0C|ay9x^LWY2J~caFJEL`HAnf&0;SxDqSc zo0?T|t_k7OkpW8gL`i5 z^ax^Yqro9*2HDz!wcuD+$vx#K?vN}3ZS7TqVX%=2EU}(Y#o?5-tNOWrKgT?7gA-F( z-`w&Z=D!r7)4EQ`1Gn&Ayix0tJ70yi??_8^Y2&t=4oKns1zu0^?1s);oQ7s=DTIq2zql*oGSq448@GNAsrro61s*Hw}uLJEA zxhZAfb@mcjo>NCIdzgi zc0}(J2UL3l@?*Eve6cm{9v;7b6_4<^Dg)dzr^}yL*^BG#CHW>YmLFK=DW1q$tBb+4 zj+GXCRpQyn_(%xx$DOeT?7J=t1E7-pae&`8`RYvms~^tAINxZtywCRl86muNX(7Il zfrW)tgZ5tTWl{oXv2S(~z45UHF33fyRXN4k)0ALu)C#oU^5`U5F&qKImrjtjAH`&{ zGz@oXyVx@9vVY4q5P`Oh{CO)_GW~^Mr?w}R^2EJ8f{CXE$77y}q zGAsRJeHmzfIEw^}ho0YDmfu5DC3-)<-nCbX-}YTQ-KOl^xLE_duonm(!Hq1p#7J## z2t5NX&40FAMjX;)tfU?TVEr+T|0naIzI^=we ze&13&UnqBMtK~gx94O!b{=rQ;k;2|8pBN3cx$7X~m8q-uzmB+JB;8Yf@Q1NJxcPVt ze)4PbqH{YfN{RITElgX?6ZEqEPkGNhdU1WnIMOTRqWI*)kSipz! zZw&NmFs?lN4J)9y!{H%aXZCRaaEou!nijh;|5KzbfZfJiKHbG*S`~8sIls)s&7oJy zcOQSZqv)1DCFF-*_i)Q2PuDf6NBZlx-i?Q0bYmqQ(HE_UaA9rl%66Rw+Sn^TO}+qh z=RADb*Aa>f*R8%YS#Mnr{=vUP_Kh1hLnS^RmiOsc9ic}Hy}?{)?cn)wK5cKqv(B+F z?6#t2q$vk#MwMR z;oXt|k0o5h(b+uwf-A?VaDeq_9`ZT)p>+(yFjEq)yHfwMu{^UEDjH<*eRcBZK^L0y zNv=ud<#3&x+$pKl#LhX08zXgkY+nMd+9Q&XT=H{M06E4;GvV%J}<{`#>zx=s7 z2akz!WZpmDRJyq<{;h&xtQjRWL+d^ z*TcKqd!=Rbch_h4dVN{8vm3h{kk>aG5?4mA4{zcUdMvzNL$-YrQ*p3HU9U1wE6|@GNGBv_Hnl z6S{bd6=^i^+7)t}V&Ct!f|&&EhNW!pfknKMecdxx>2JIedK|oeg4{6?2|c{Z+Nk!# z+Devw%8w=tT^r04k0AkJtlbiD2{BIz;cr(VOaRYhInv79!k*$@$6DxKS+t+NTI+YQ z8rzv>9TBc;QY_W5dayl}--n&b1-*6|ZmjJT?r|+~Tw^`u9|3U@c4HmAj0De)BV7B; z4AF2`keG${XUhuY{W`H$Nj73vv3#XmSWi3hYN%Dfv9Z1|$-Mi7v?j`QLL zZt=-2LgsneIP)o=qA4n(@-&^UQ*??(rd0Q+tZ1XcRr7>hzqRQ+0|?(J7im*C;w_rqd}pMW^T#MMcd~ zGlx%bdL&mmzxJVF7=aAKg)ECGB_?{1qwYAxNB_4xZxHag;!n|Nlh651wbeXQjp!G1 zt8w@{QYr4z!*J}P+WPq+8Yi+ZvTCL4f`wVFB@&7^ zT*v**(8}(it-gO6$lG2d^M}IiA7dtbh^`CZ_x7M!gl>JvNjfsE^ZcN1()T!AI?xAE zJKe?-z2By$(S12-lV_5t*T0Wp`X@DDlxJ#Vimm%Icl0noI}K((+lGCWyitSxIfb{$ z?ib$^yUgJ(PWb|dH@T0y0(gh$$K=l6B0z$|)? z$0z4a0E&nJ$M1C7Tro@%Z;HYED873XIcl5G)1SOOMK`MM95+`bW$lXEM=^b6?gy|x21z;8 zc9;BFjk>?TU5f$bXVA^4rlqN4G0K4+V=A^V&)!Uulq4d9y57w9P9h)~q%$IZ)_%v0 zlX8eJ7TB(-lMzpq712DT95=?g!^us8*Re;D;9wS91{vh%1oBM=nfkZi!yb z!pit&FrKZU^y8QiC`+~Y1G~uxP4;944j#5F^nLn^^|CVMmSNhTc=bstm&4N}AQ~+DzR4Rc-O_H@XU!|0o z7EVVyzuM~z(5-e z7-^_nG}@;J2^ziOZgk4U)mHpltsom9*hV4~whGFH3D}G@XjV#UB>k_im!P}XyRYkR zBIXN9!v^6PFwORYOm+w5WP@L@)mW3B5yIOT_jGmnKhMv#!{<9IrJb|0!RrJCt|iCiPv#rG z^vjWV=DkxPszPxw#L2Mi>~2nK1r8zvYisH_jo(2g5WI-z*q2N;X=2ISn}Y$$6rY2N zM3Of)W||RTOp@d>Mg?0!6SN`*GH*mUs4Ck)VkCaDmBW7*I*mAM666?S`^|lLsrMQs z89(A9HHv2oWRifaNt^?x+6pyDf-O*x@cr}kfd>9mSRIcj6d;0=Fo~96r2(6yO(uy- zYw5I5|Nnqf;aKGqUQx|OB!lx&%2`xI@#V!T5+-mbOS;$k4+_t%XMk}+f>Bp-3y}m6% zHva8|s)=6BOj?m$MrMLy zZXG6}Hfw8OqR7RnjU+OdARMWHgmC<63hBq$0K;ndj6mF0^ zH;Ks>i^aE>69|`SvQ}gc#7Ln@qfWlUjZy;UYEWyU10V@mHjg5a!w)jWte$-m%J{qcQozL>_w+@QIniJ3?-IoFY5C~^!DHZ_}NTw5rYV$Bm)=?TT5jY%|X zf)HW@)m(K?-ZH&Ni5C$hD9)rAHVTwC;o^(c<}LM-wI-W1}F5LvO6&Yg0_;TGMifJDS7U1_j(CQjBRu{592*m3~90pE8 zrkRpUffQXvGz4nWNNMN1lyDzQBiLr4tR)wcKzU$sR+L49egR$TMduOD;XnCr~q5 zw`+z{WI*Wi6v}Ih)aOuLt5|0n)H?Dm9ht9@>=VT(IU;!|gNCs|Kq; z$dd{ApmD0j6ly9!oH)b=<5Z%+n{ufVkv>OksNM!pJQtp>r5gxp2x$uL+PLoJjb-&^&@5_Z~&1PCC z#tw`IDx}G&x8uTt5ijXKH##@@?%QzRQa`_j3J@y?%hD`20}VV>5DA8FM3V6(0O>VE zhOdrym{+6QJ4_a}A^^rf@sw*y)rxP^MfHUF zSOeffon+dU!xFhz7cNdGu*YHzHi<(;$lFBF|Mby4r52T>8jErW69L5%De;&TgNPF~ zlG6R+c0*1VDhTiY6f=yqK%0#=QQ!xX#A{e}eDYhlb3ye@glrLVW=2SxDoKEvR`H-# zIbPYjPj{y$md+&KaVS;Y45kScD32dCRkl@cUZq!-cwM@OK0%V#l3T{K1|4S%NNWNV zB>-ZSgW6gv-6h{CU!Y{JS!7YWl+HO9a4V_obCXc2r7Pd;r=V76jWH6Ca|j_BFvTWo zE#k~`QcI(F97+gYs81mjY>3!XCTC)kHk1%rDyivCQG1xjK1_nOhVerMzv0?xaTx5# z0F;6hwu%()iBA=CDqQNT4-QstMohk{x&C5W!Y#Bz(KXYpvCcO3kb8Qkm}JjLgt($E zLCl*1*gf+9YYUQOB_9W=aTHwy-Ty)!LB!!zKNY$s0mDCs8Ar- zY9skhQu&#TMz3ArhWrZoR#16Cvv4JUmtrY$?HSb%B0(6Ih94|ns;g%xiAnFKF%(M4 zJ)mQ2=_JuYk_y5dK}(*WsJe69J1qH=?=7|5Q=5r}qOm7gC?%ibYsktJC$?On+%Xw4 z7u0A8l!EG|lA#%K7QQH1W8Q(~{7NghP;5m(P%pw_Ym#=N4Eq395I194zfD+)GZwIO z58#jpf+$}5gPIUzgSQnqzZz;|5z^MD-yD`u9!+Xuh{0gxdyHBA-tuLD0T=eh2?a3b z3plspPzX#iZN{u~?<(dYSkL`g3A4d!Kek90OzKS#Qd;ekUt%iSS6&)0O!DhM=Ea;D z?#rpVX|PXlCZK{Q^?a)G^8UZS@(Oj4=v}dD&E|`f;U(;;IBO|o*-i-VrOwS?^J;Cg zDFVlzZ1==e)tMk;97!}Jstto6h!%YQr^f%iLzTPlxId-4P+W4z_SYnYH9-z7gTn+8 zQo&Kv&Kxi92rkr;H6fWJEnsWg|74RcmqRm937LlOxH+P?P_&6Kb}5(?;fkA@E=Y}J z9cG$Ro!;?sL2{uY0S;UCWcPQv|0Y)=M?D2g#HrQh&R_b@;TnIW3!&M!($l6IKuF*- zC^6f~nn^Y*G1g)H*ehr6SLO|8*HcuAo}y-So#9hGMN?FYl2LQ2PRA)YMW^TNuSr*eu;Q7Kxv%W^+OhWvdN!O0R^FKBH9O(^HBUxT&XcQ&U_?1ug6i-nUT}90(I?ktkil-=w&M19qrp+lmMN`y@l2LV9 zPW~xR(G*Rh=lY)2DLzG0v_5Bu$xQ)dN zB~Q%SONETY-19=jK|$O|0P;aK}0CLzcF3}cv`-a+Z;=OZTk7w{?@PEmsfZG?Cj57b-V2S z?xl{uWcI7?Y zmq#AGC^HhMn5vVJ!B-WAKYF)^KYaMq+~?MfDhX%ZD4zDnQkQ^8du}n?XTVFr?<=z83j_>B9o-vg4);K z9@|&K_Kai=s^!N!Z-zluWcy2*`Nb-CXDC zSf2Aic(f{$YKdUng#ci{qR6H)Kf!XTcOQ&dfU5#uX$bg1W+)hw{PHCaK>IHxeFRyprl~S?7#%# ze_x=H43^@1zImCroHkmW=FtTV9A3XQw(*t^x$Fxy*{cMi!cVTo@@>h{1sHsVn(jP1 z!dm=n2OV&D6{s-8`=WhU3>aVC*FHzGMPRrg@z)FED=jJ8vtek|z$)&Z)fMOI4r=IV z=yYtfwR|-fEuo>w!sb<6t7<;GSKZR?&O@v57-pZOl@!6h4?{=(UwuvEsf3uoIg*v?qgtHXCNp<_VGwUf&aiV9X>l)?!0ueiXRGnjQ+D+_H0>Px3=jPm8M3e7~aOv*!4^k z`cg3>SRZ!}3>``9c3R?GE^e+W$~cPBU2}Z|OnB4Hs(B%G|ytDZ34B)x5tIFXN{Z6nXQq_ZmKCQ@6cV1~hpOEiQZR ziEx8=CXJ*t7{j|qv`7%kxeH;uKd%M?g3ph!I=;fLMW~iI8H+c>T^8KD*TxW=~q~d08A=0qpU9 zU#9% zdkszJ3eus{(t4qo&nr)&o>x-X-4~C?YB6IRH2f9nto1kN`9|IwUd(pD5o7x$vQmm| z&!cL|jgQ|v(5AS9<|rNnJ~`e%2WG%7Y**yV&+l%RkVks7kR7@(Jqq&mKE_4gof=(7F1Qd4|VsW zoz~R#txct2BmZH_F*m0vyxllp+*W4GZ`pjQB_L^k+O2y?Po((F=l{vLr6-c&#S9M@ zawELT!PiYRk*|HcW2!1%9a^7;nm-wR2*)8X(pfA{0^RXPDo4Oje30~jZ#`9yLy#PM zGCyaKmyki3h9zi2*Itkzu|^7)KJHgf(GA%o%l0#W9}De{how1$$c**{z&@!tJEb4a zt$yR+`_KOETfLMSni#s%S3-+)e}7nwmcQ7!*TKKRpN@Z8zg84@lD+pod0&!#>~gLiIkn2|cQ;RM zA){4D7Pq&jer3mc2HIH{TQoQ6Jws>ft@GK=rSa#NNg&d}azw!yVxA9j_rCW~>F*~< zzpn#%)NcgP6`*|~ts;?E{CXhZ`xCZcQuMn^ff|q@$+TV%CIVhYj^C`q&HJ_~f-QtQ z-T?VvyZ#}`ZW{6(uE0=bd>^ZJ1KCIcceZEFfcxh{9sTu{Zz_sllQyZ7DyeCjHfobM zsie;8+OAF7q)n>+{daC?69|~n6yD(6WU*w?OaZ|@9NS*=k^k+y#!W( z^A;P$1s~Q`K1}S{FdYMT(JH=(>1_>952;Tssc59(UrLg41f&IG{#Y&=w*T#`upua7 z;>;Kky;py&E_9&%K1bXGkG}TTf60vb$e}H%WFtpHJlqk3y^zvJeaU^gbe_6WzyF2( zj}kHgz_(?7Tg@lBH)Z)A7qO_g5QC@={oJJszpS5ApZf;BYSAN)iC*$@m_ zA!%;U)!YhX(@W;F(Dz2EZJnSX{XqM}bKLzVbyCw6ZPg}iQYIBr(e-T8CTvnB^{W4( zP2QwE`Wc?=5H71vXu{cC`uNX|isAmsKYA;j&u<;?<3m^J(PwG=br-4;zRzC!LdXz~ zz9VBrV)nx}-jYd$KcR>J{m0!!mG$*neaaU>a}B{oE+e1}fR4z$=fU1)gXI}> z5KV7!6Ojy<ha*&D&{&*=QA<?48#M-<>r7oLVj#-W}!d~7K=Wy~^5fue)5eBG71>u~Fa zc2P+l2kr-_mOzz23q!Wbjf}yJ&HucEUGX#CLXyn8^*FvlgYq_7s9bhs87c2n>veZm zLY(w&Y&jC~`(#$3cX!p*5a8x3RWd6Dzbs{=1h~u*CuC@1vh>!yIWA8c63n3#@z)Kl zSUmS3A#UH{u;XcFj*e#HZU!}(&y`IP;{CjD+^1&ww=cI|j_~zj4*nS9rUr$X(;Y~0 z*@u~gwGzmfFP{;2J1cQGoKse2gN9B9MVZr`O>)`ZH~g4hmX+CeUs{?wqZR4V>~G3= zXSw-|l$ZT93$O9AG?l$<%-YktRdJTXU*l|t?2q_XK3`<$BpGiqFsF_dVd&yQf36T2+4M!#J9OI zlW_m}qpi79kI>M3p-&EV$DTfR?cXHD9SUEz6Q#%K zqg48~FO_5bxM5GqMVrPmea|r;9&F4`-isDr!o&quCD_a9tNd=Hhlly zhdPUOgvP`%SV|DTyo^c&Cq%i*?d2yehFqK3$tP5xYjRG5$8T~g@1gu-9FLR7YOuRj z%tveq73=QsNptla@MLwgr-xI;7B{e+6ZzdJxm-uWOnG5^;`qfkZeNCz+hcZ1?<~XS zs|K6xgb8$f<9f+>4UUXh$WIywA=h|#9hIt>0jWsmy zRfwt3Med$Y%HJY=mlo&~-0Otv?)O6L<|yL&%@I0{*S&|Lyvkb%To~jIUnteEU==TZ z!!&c~mDf(4K)HL_v|WH;iYv&8^^skW$ob7dJbOYZyYoBHOIDYF%>ELCRmS29cz%ms zylg2wq1br2*o;TC8~>^xVYvP`wDRRSuYq7HPqh;#&_&7am>Rf{`Nqm&J4=!6>huOWnI6EbeVL5bcHX&!=ylrK79ruY}@0I=_aOlX({m zu(vxrdu{amOH=Yl_~h5tL`~zeb#*2`Cl0sSphH}s#wO44U+{YESc@sktyk)U)>?d*1x6Cx7(>&Pm7sP z#+ijaENK~-4W`u!Td~Aha=XX)Kvw9}!rcT-dS*hj0@=Op=xf>K1yFkP5$6jkh! zGr5*WdOU(%+*{%lk}KNO(bLiU)IQxaotlvtHY^$3lz{&(v*0grl-5 zlgv(j&9ePX9a}x+K|deaW9`;gS9^k>^^gs_Sx`=$`i}N{TIR4FU+`5)rqQPG-~S_j zk45tY>EAK;v}Frc#WV8xesh&r>Xni>jpZjywwU2Qjd=btc`Nf`l-2g32xf1wnKL@S9%X`o!DPM`G|6O zMcfD5X<{YX5K=h}EA2MhM7%xmDhK7%7vfi>o);WNx{_;>t=L?hB!7m3h^FH$`4l)WPOda zd2!9;Ct=r&dw7>lZr|~rsutE`Qg?WcAOLuVnuC7!M-$7!op}!ogL^%Z zWD2Kig~=|{n#o1NNQ45Z*c>rnIlM@EZX&I@)hKIB5+RpkMiqi8@efQe4T2hE4mvrm zaRVqT-L3#LMpJ+RO6I=z{PL|G&ayc1$H9lLv4Jdl&)7_>g%Zj zQk+Dk$C7M>E54_%Q3yfTGeaR;Qr=Mgpn)ssu|ICDk;=_F{hDilkgUNNX%@#VwZ$4j zqFYi#;+uUsdg8xS{pKIt!)sbFj@4?l6)WU02XyJPP|h5SNHCh-ny;^X?GZIbR76n@ z0m(a$ozc-V$uavqc$&(-$DtPqY4hQW9X~_z(L6~DRG+(w>gh-z?6@E!zJ>0IB_xzy zGQZ0iM|$XWeg`IShci=BKti@oBowTsJ&8kF4dWIl$oeJ*G&9C&mNG6Mf^lG&*yco{ zYkCZH47+Tjt9Pv$83|X4L0o%|vMruV;N}=z3=hyYtvx;Wd?T$S$o)04hozQUts1V`{;~ z)Wl#t^ z|6j)U`MEi57m!FnRP{tD2~#Qd;w;%c80-v^C$?GMZ&O6}j3~ayU}RPpi=}geMkgVO zB_wlA$3Am8(e2!kFQIqC=gI??YjO|^n9ONxqSzvVfm|{vo`_nS@fkiUgo2+*C&!{l zlL8bn50To1vUJj_K#i%FFF%|4@HEWAqS`?lyGs_7e2klMs+f#wFO@%PyMdpz1Yp1% zXb2OvnXTj#i7+Nis!xqK3T|qik}c&ahmkkIH(YH;7!HK+0CqcQZg_NoGVzopU{Z~7 z(Lsi{Dq9Q~a!krhjeKPpH8enE#0U%`6I^4Nv`C@}Ydxf_oedl@0wnSpRZ;@kIv8F3 zsCkl_Ai~B2oKo;w17sQ}BIH8f{Yt_flt?c!!69Mrbao-PrY^ayV5p?qCw4iKL5IgU z;uITk(?E-KbaOTGwU_60spG90$u#jTR15v7jy@s<-bohrWa`sjFQSJrX%?m9ig{GW zEt+Az)OsrCj-0&SG=@8zsdSRNKo$mGEOsI|iI>1ENiP-MWG@Z^=!|I;hr<#wzThzw z2hl)DaAx3XK!(0A&G>1K-niI$=`h7Y19-@qBnxFZX<7UsfJq5MG(0E3AO%2RYe{Evk@eI^HXwSUvlO1xZo}LuK{7D}1!fO#J03f=hjA|opCF!*g~G8-DdHW0I`jUQvot;lXyq$Mc8^iqf-busa<>!fM!J`a_3#niJ^o4ZL(>ZGcw+S^TUQc0z%yxmQ2Qctyi zz`~KlzQK|V6_kXc;|2@9COh=}&bf-(+4}lm9$JxFSNhBeh@q`Lr8wX7NYW9M(D)pR zf;$qSZ0$oU2RA*aB zVFTw{NEx${i?$r}pY-(ewH&>@gwD?f`d4eCJ89%fn12gqaAzq*YYz+>V;;vD%t0Vl zd%ioJJktjxBN&Zc{5coM(PEb<_mHZU<&A>;{`9g*t;)QFIZ2$pLwkj400XRqAtPC+ zir?Sx%UbDypH@S0OCDSuDT}8OnA3rX*L;=VXvy1fQ%^#edYP8C!8rK`n?xB*U=ttq z3UF-K`G1a`rRb{!_x#}ynDf{c$Q>>gxr!(urHYYk4CtUqE{g<)TvG^{`V>f_019EY z4nVnNu+t)vgBd}r7%qDk{r?ST*gQ5Wa|W>@IEshLPzm6Gq@Y|TCzh1Z#eAPBlTp$q zR+mzdToaK!)dO!(!3RUS_wEOCN6Fp`-HeH0a>+?aTllesivaAt9caqUgPrUcp-H%u z5GGSdIv6r^P#Ig*6CWmi&UpV)<`@P;v4IHH)U`r$4W}G&N$fg!UJW(og~8Nn-1KUJ zxLoABR~&+*)U#UVsZNrUn1_-WfFsn^&k7*;CFV>VDZHPElN3BgW`NAEw?G5h?d~-J zwMN@9OadK*CwH1DN{&Lgq&*I9fg$E|ewU~&Rbw$k6tU(B(vKNPYG{SYdPIls#JGf( z6R>7plV)W~?aoRwz#)ynP(#!puICXAlM9qNl8BC0m^8)g1e$q}p`cladp3V`st+ zq5pwXt6a2`;}VFVld>0_kI)n5HBwbA0z<3>l}uNxWrOfmA_#rY>wY9fwy+d-R_nM- zRD<$OoLo{$q!dM_yq-r!NQ&%$3n&PAkmxK_zNm*N4e_w(Rrom_JWyf<+DeeT%D*h@Lo;pT4_|15}X*xzdmL1g8?%bJiw@v9_y__Ssme9ghUy5o)hh} zpM)<;i&}sn*)~O@OpEuS;Fdbkq`nS3FlxqxnD7|kbC?7`WI20~&=)mf2sJ^5@f2Gq zy+f)3SQ*84ondsb*WZIk`}ODnSn z|H|L;78DNVt+fVqj^k<^Bqv-Pf=2VEDY)Rp#0WE~#0^*3;F1X>B)zpsD-_X8lCvS< ze>ui6>!h43lGs|P$qHP1NzM*z!))Y6pH%K1<9jTmPzR*WY?wO|(-Fe#G17&ufJ@_$ zg7O5V1d>cD)Vxt4EGjxZIHhde07&VQLt*m1f&#a4Y$l0QFwl+;Qc%iAPbepOXNdq3 zqr*yc^7D_Nr8P*7guvtg;SX)}{ofX@jmuP&lEePZnhLcXNGTx+Fs#tfV0>^ z-fA^9*I^@b|D?B&RP4-wAC_R)o66nB|WJu%3A|}R>QEjrBmNXFQP#kie z%uo)lJ-&leBE|yu>6^HxqLAa#VhWQ3RlvTzb;KeL14~CY=uJFT(YY8ik%FKiiZ8Pg z_d%tD$Vf@iW?Hr?cx(}MVi3HQ_{6~o_#3J(Ezl@5EOg$3 zgzsj010z8oN+h#v2^RnaxxHibMJZ8g%LDH~dmw2QWwogyme#K9#B~`9&Rs|!^*8XN z#L_%nRC4YZWC6t`0FnyRUCM9hAjTaQ zjBiHBxhfbIW4ncKZP8AS@DzNJPALZ_%aEDxH|ju?`iYxtisp=H(+UnhCux`xGxcb? zMjR;QjP zh!f-QPh#qV1G9v_u9vTi>rx*qVcQMOn@i{&&!&!7!*n- zL1G$$1EPt9PVgxvAi$k!5h~3w(4WAI@jdPF(5~i!%rPP&R6)Z_%I*ltkzf)Ncdiu0 zm+RUfiePXq9)3Ai=t!A`7EP`mY;StCiR6qR_!vxnW5Qm2P{_FUlO(9$G>aWiL z7#fO9;L1+^@!LRYQtnXy-{XHK%Frze;l>FYiWwyLHKIhR_gJo0KoI*ws$)#gp9aNd zFZvKP|GyOd8;E?-C-<~+iyb1sm~_MfMS+;fk!m-PRSyMwpYw#Y^#A#nYaCQd|6gOF zN2j6J(yq5I-p`lg?T8ea2)W6`)=sES0s<%miLup0OPGs=X6M!R^ZhwuKXV_5n>6UB z3r`tS5G5lmIWbr=@%7}yxwhr9xou5vZWc(uz7P-t00RIsGXnqsKo3VBPY~X`!6mz#2jAh%1#{X;n{~)kz0Emjw-hR~8 z?{DrOyC1#vwcS4E*H67Txxf4BSC)VI?*Tr2@3jB>!2Ak>AK0-l_rFa!y&?ARKb?E- z!*~Bh>=aH4eSr^?&IVlx4I#=mBKk(tf8X2kW78jV`}FIbI=7CaNA=jJPw@8sm;Idg z@BB&JAD{Xci&x)RyhzkDuA?j2!(>Uz7$bzHwiZKv-M!Cy8PuoY>#u{w*O`wXIHrnT zZ=FqB-mHhPnu7N){POtXIP>uKrP=>3-XVMouPpIOJ2V-buBrr3zlIn*FW{^i{pJJ|9UJ!FtZgwC(IZ8C`Du#8O1s0jE>3f#J;-z z^m9q_!VZUyQ14DJQ+pe5;8A3`m|J@>;J-WLXTRpxlS`(aIe^mCWS-or#V;kWCM4b| z;UTWwiI4TW-u>(3&yW5ro`iio9}dQ#DO$s4vRvDZm8>Y3*x%ZTANAgs|Nh=zy4RBd z$b>nGkayk=!sr~|Qs)Fsx`xKy1xMRh|3{Da2OMSMVBE)X&`HB{OeOu>lW=mh;`hMc z!C$*i6^9qUzN<%--liHEu&JPKn70RmyDvVZH@=-n6WjzGULJc-ztgdQ>+6H<$KBJt zKOc*2a*o5e9soQ^55+_?Q6m`mLOGiH(a<*i`;#Kl$#jC<$%Zk|Ipvob$IcSWiAHGt zcfMsyzwNR8beDeHSG)GdA5V;>Zyt*{9^zr*f<=l$6Feq;=guXGGphdiGB_j)AwY$%7A=++4mpb;C89 zQ{=X%>D!Mv&oNe59t#sM8W)PXf0+lq_J77>KkTJFbf!*QE*l1xbMmlaQ4Pa$801I> z*-|^(1|ikIi(7B$*?aZR9<5hm?Oez3mQutFE;*VRl2}eP#l>L}6r6x}afj<;Pd64{ z;e7Plla9dxOxJ#lw4;4_>x89At~#v~nq0@7I|LaJ^x6x;(9pBm7Di&u-IU z9~Wj6zCRXxC9OJw`Z@ZW=TC0Kg1>XrhbCLp5orq8cInl~M$OQ`kQ+QUcYU0D#Om2Q zb>Qq)!@xd{&)V9 z_-hwjxIg(m%;D#cl`?T#SVG_;%~+!*STs!zNRv&IU*5Wh{@#D+guQzDAN@I>UcX;- z_@8^ih5PJ0JUVg9;l)VMVbO&eGqr-c>LBX>cV9a2bH}R9wsl1x&iD34UandfRb~g= z2fWzpfAit&rO4$q91s}hp{E~P<-B`*)2I_x5X||y^K8TtvTjS$cxKqgn2(y_O9q|Z zvIG|gc3-%wTN(4+dcQ75OW&mY+|VNUkw)b9`bKd+b1T$d54pcWj1vvdq;+Qd?g6FMO5%Lr$22 zUK`fo;p>wPsdQL))lT4hZeny;#~mgLT!hN+RQ;QohbwaY$-Ook<$1U2;`5cYLESn% zEIM@L{i4)jqkXz&rOG&J7&p<~%kxk}CL84q-aAZOXdR~OUTUUGp{VpO6};o`knVZKvAA8bGzG(TRV}VNKLC&w6g`c*K_TNr_q0+Y{+Q?h83I`X2v^%foUmc0@J+TiYG+@eB` z9!R-qGrUW)_B^i{XF|cp_Gef*CY6e;z(lAAQul}R&-kJY>MiB2K`irrl>AbqB(kB} zkIb9A-C;6z$y~^mX0Muqh>VK^wCh`)`bqVyNQA1Bl;!XpbIM-A?KW0q8^*h+kClNr zfDSkfIO5OaRf|5@k+IzTj!R=*XaJNxd-9?ksHH3(gax3yXpI?sBYao3uAOJq{UN?v?U# zASSRMN#(TVcxRZhY|ORF0du|J>Qnu%=Jv$$t z0K90`(C(f9inm*6%R^>!mct*E2UaR>zP1m?ZLWy#peBh2v``b+oke+KxHM6NDxO67 znUF}sHMb99TKsaM>nxkhP7@V@#p_H*1=^XD?v;I>-gn57t|@*@TTc{ z%rjz*0X0*6_Co6xY_fgTTo_f z>>^oeYa3aCj!-olJh)hc>zd5TL_Qqt)QectTUz6tfeI=AcUT;*=*r-wss%oWfqGxC|~;A=5P2`HH)iEvJpziubIAK*dbOUt+AtZ zZmo+;X(3oeSt$_SSx)`poP5frpYhNJZ?^!i_p$|J$v5Te@4+Vsu`Nx0z4i`Tc(ViF z5uavAIiPlSODD5YL6p~Wm=~9YCSOzgv^KN)FHUpuK1S^^VFeFS-k@LnH{o1y6@_%I`q&hTDg>Lj$)(>)>1nu*9-f*d0AVt`qHS4^Mg?H{K}pH zLA}6REBQHs0XD`(d9cKP@7D4yAT?VwN-wEd+o*1F(X9HmQ+;HX%IDz<_*%EpmJi@U zX(8~YBs0Jm7KgNUSN~^lehfx+H=_M4oxbfQ{KMe9&9;43eU}zi;O=o-v!m*E=s;_( zoMHv)&Q&Y`hG&+moV#zx+_op?5wkQ((3Bo?Vd z`xRMeHM@BM*2Mk4bKv=fdZ~T!ms-cgj=m4B_0)d7w~ut8_z~vxaH=~eycn*ewYQ8l;P&QtrixxC#D(v&uC4 zv>Jd<$lGxnu6pGJ^pKa*NIZM;+0IY78ZuieH&KI4L$OyIp^*`Fwq7fZXl6UFd|Fxy zbLqcG!I~j1_I?fV)fHz?vfmHYZ>qs|;{4dyiMpe})hpX9h;_7lFiPrXwGY<4)B-Lhg%`b zf_l`vHBCOCJMm_;eCnsCl;z=gh&prJ=KxY=*CC$AWpu{pS2a}IamnxncP&H}Jsvy& z>~uw1OqOD&u~}=4wzQRVk3nRXrAb~yfI7B$`C9V~hTx6C&T-H6*(=cE^Dv@>C!+oz z?E%3fQKYzb^E3rV%+-24Y!fj~01%wg?KWLU#O=1St~P$Ipx-|A*zLjF3;CZRIm@!>EUnoS}QouE#9&uE=CQ*u5q~*>ksF7QQPMm?3!mkhXx^^W1feE4>@;sz{fHyhRrk! z1F5;9Gw)NUn@dxqg^z|LJOl#erM#Xr0 zS4pJjE_Y1|TJfLxTY(Ord6;D225Hx$y5`BNy}A7O6Zxd_)b+E>jvt>1X)PTUd1O9J z#(v||aRj~fk6zeADDkVWB3-*}4>9%ZBNo_05Rh|4tz=IoKQy|u8oyb2XB#zi~)=jUa^K66}d zKFuoMU4Fc{eeJ-y2yL;DzX&OqEfz8n4<0y2tS>DHX0@j%L5MJ8R0n&=<7yZ9h7M<18K6){GtlUL%Xa7X7BvZrUr}_1@+FgdC8eW z@m1%8E#U2l&X{F(!gD~O-cHJ2_bFX=8WEmMYLEGJ( zP&lnQ)wbq2KBxtJeJTKHK0YL?1H<8X_506p(IhCn~kvb)S-o`x}y4v|NOGL z={o>_v^b44(=uje2dovs+K4I;&Mwl@c`ZY{T}?6R#C59K^M1##nNtf`wV@;y{MNmH zTr1Y%(9Ryzvh!Jk+K&}|POB5Ip)$T%*x!vDOZW8g9T@@E>PJ092q6C1QwKvY4{BiO zrSF?-+jc+9Rc3l%m&__s&V_BLbPnHo@%mW&#Pb~iic^QaqlF|kFs_X^7GHgiiKP%H z$Mapx`!E;1TBMX-9ij7xDV+b7K`qel(--2t{T-hj^l4IanfB=C3?jT^9aaeVI_M2) zpoifc^k%}G!n?QPhV=VWOF+oO4(oKDB4}l2Q|n(jzLr>d-FeULjiilx7gFu52$@qhkxRZzS@lMB7p@8+eTZtgO*t<#j1*3ulx zfv&jUy`>@#i-Op(_jAkc=Dj;2I_GJ|p2a=?#t1qNUYNm5J4zUtv~{zVf2}>xh%I{h z#%YCYD*%|9OFoGLH)w1HtU57e(fa_gHz|qmB=JZFkvHU)b$+H)dffDtS=~)_*D-P0gcT8Fycn zNc)RQJ^R)ecmsiwYe~E<^E+yzcgL%mvO{w{9zy&#KlfmLkuOPs?Ia30Og*LJ(&@Ff z;Q8W7=M)EEb3MGm%1n8MFv>-L^W1n?L$<*?S2N{#)`nR`7=3R{nvEpRP5HaAR?jl>YsgGBwH9r??`a64P#Z#RD4eR-Y;gea8I`?7jn2Rc z*XEmviijd*G0FJC>nVzWk4h1J=+_Rqm+haTQmU0qZ7|drHYpt8a^lU~t0V@UC#0mI zazd3$&aop{q8^cI#h`#Xa#EyHp%+GE!~{Jki&DCnByF`6=->UYv(`vuMjs`zgPYEP zl6MMiNe$tmtvCoMh`6^dmXTaTh;Ab(RRbm;k{mFTI&z9jiq4npa-wM|3X=nc;+$-t zq3$j!V~_#m7n}=Hq|w@nP!QG>iVD$|QKH-P^mP=D9XU2&3WO+)t>`6=EK*T;yr;du zQq%($RygPaL2ZRD11VybYI1Gj7@SiZ42iO?e#F=0QAE43U{pi3m3(MCl!5!;I)-1Q zlA=8`HneFtq!cjK=-{EYp{Ot?ugwEd4HY%o@mKX#1drsckY!TT_dj)cGU=fc z0-t>RJR^N0R7cRqg}Q?;R_sdWMpIgpIt6VqNJvMS;nh`cgz;=t(O|d4Kr+zVg(9S? zrSHHR2yIRkg6&n37y!V=^BQK06iD4EEKBG_qNd14 zBuV{x-}#@OY&8(xon)FxN|}0@Q5zIU?E&6V0A$D{oSMn^1&UY6g*)uhPN;oR@&$Z! zdjg5$NEgBrAo{6`qlG{{gaSR=qu43iRBqpqisD0z-hT}o{RZfJ%cK-2(cI51JkYG*-^ z_$8cRNDhs`Pe`Gy5Oow4$tLWiw-7gEZhj>a|3>JsMtRWhSIT7lj%BSq+=cnQlrgk`cz5mIKs6BW6PTo-<@KNr4qf&-t|piBVEMH5Zka zAL1Q*z8$Hb=+<3(uRi~=`qUkJR}X#ozrHUIDZ&xbloM->vcAdko5nJyZkwVC3TG;Q zq-rbSqruu?;A1Ta*p?IESHOFS%i%KW6d{6ZVol>s?GT2HGb_j*XCqCR3os66? zqo^Ts)Gv4y@OryBF64i`t83}vnxj#iC>D1`i`Mq&FS6~GCk|IC9(c1XCGibLc4vjh zP9kZH^0vQ=#9$lJx|{T24YGG4kqvKmE_f4^gJ8$r_+NHCuw6a zHZt1-8&IKfLI-0qAs3dEUNPp>(cT6xp)mo}Z2Cuo>b1Exl%nKvNF(OUyQcvLDVYJ) zn|{$C1&j|u(qWNm@2wyiJfo(r86gDJ|J+wtktW5FCP^<%`KF$Br4HyE!Enh#0y)4B zFk!D+qDu;(E$v|*k`oyJ1*$cDqd`*+LTQ8-fmx?HfI%K5x#bpv#;uXJA z;UjbdTPMqhd?D%{B^pvDn3~@m376cDS8I6q{fPu(>86I@pqev{;-hHqkBGfE2pV#87UO*haTDUzMNfZT1Ym$T@?!Hp*QXDx;RJDig*;lIX_WM%XHV(c{Q3&BHP4os2*W2#2?Y&c8hs~^ zDVnM8%7<{OO*q?X?p=FvicOdrx?H1$z!%dZ#G3h9n;Wnv@(L`~A595d zAZ&ij1(H3TU~U5N#R*8uFY$=m@D( z%Y|;Jz!oOqQmunHA$cRTG&t=60E1kc%L(ZrlM^5YM`0eMsfAa+o9J zMab7plu2TXHTo<;Gy?BaFZ|_DI?yRfoxlbIOtFh8b6QuU-XuaPtPIdc*MS%{4vvma zicw165nm>z7Kui{8?kIdVT5xv8&q+{Tw@XC3bhc4e|ujoxv{%YM_U}IRS<9zbTkdy zu%{DN#$=N{pyh~sH(bfeGtv|?To6b~?#H8>)ED*z9r|l;J;_CkcxxM#rz>c>fl7gc zV}x5ES1II)kX_>9h1()030;Km^1@BNgDjjo3$S~l5Lq0|-q@ugiUCK8g*RKvnu5Ga z$_hk;g_JEdoKFc`AOtqE9)q#weOLLnvnLRfO70zA&eg*kiy&x3*m$gkJu?961S))>l3PGs<8rIJN8-XezvG{Wr=$-l8pC9jZDiAJFcV>7^@ z2yAr5K_+IRkDKC@^EWGzU!zcvY4aN<>gg2+~eF$tMjYoB$HR2nRdF@-J~u z0$<;3L(Mb-(R+JM5Se70Qux~XPrREZ@{kD@jK#@0hH7O1f&@vO*3c?NM%)sFGPd~U znkBA*o}$BM1s00!O&P6J=)>S`P8(BRMPgKVV$k(qK<_Zu?WZE$1VMQCO3PI))wU`IlIKEDdUGw zRRZ7vhd5Wi)2%xG0OUEL*+gSVMmi_^oukl3_<`UG$G!f18rLe1TGeA-h9?%0#BlO_^3vNOi$lMdgCbk zg=PyFgq(&;80#_zDSQ)lQE=S!|1T%3B%_+KXv%C+^5k9#q;I4#wIDJwRVM$!zVbbs zBtJ;?Q}E7+V*u+L1B=p0I87@!3-y4!%191MUZ7C|wV(*>Z@h`l;w)~d{5x(vC^gzn z7GX~cfP3&3(uuq+(?Q`oLhi3Q?)I6K{RSkF%Oy;tb97?O0l%Wjd?2j-b zK73bdfq3dTpi3at7Ns$^I!u5)dksb7CIc9cL{y>UTPh6A$>H>`DR zK18HG1)8M;i4DOu5s!DIq>l`gV1Q+6D{v7iY~3nYA)}~9VD7{MOBgS-7^Q<7#KsAF zH3%t;Es;Bl4D7dQSa1hDy7sQukG(=$6y-6wBlv~dj1}2h!x7-$<*A8R15tTKheLUR zToFt{_;vHal@>WESrptXfpq_{wHIq}4{$N38wPdSL*75D)_ZQ~*RH0{{R(4^;Q6 zGy(PfNmNO)QnM@pyu4+$?ikGMI<^Zw*%Sb~##DC7LCWvn(DDI*Dx)wW000Fb68v!T z5HssCzl8=)3)jMZxZmzu)D?T+?ukw%P6c`<-;m(*J^$@NCb;OcGEZAVkt+0U-x|qK zLbu@Gxq0(Y>2uo{*+ODyL;VEqzR{@~v))L;Mle}V9amwx-ZAGn|1{qGKc z`ThC*_x}6V-?w|qdSCmKU!Q;L|CT-Y?(q-)aNgT~hd+Dx-@V1$J~t`-m)(Ev_k$-q zfA0JLYjatfvq4oDqDZ{@3>tI;R%L-!{`~gc<9+}6f6l)%ty}Ke`u2PMbMMx#{r2x} zxo7L$zxKOd?c6(d-yYX@I>ff#*ArR)OFzE-uYTYE_*+l^Z?$axAOu~rxyc|U$D>FL zM#f4bMxv(PJ@#;$p)#C^6Dg;QA{L+E#e^_1H7XUE!`hxZW#5p$_kXsG$^f7dd%w-O zY4U6gAOm~Xmi4#|OTa*XfcV^7nE)}VJ9rYdRl!j3;gTT(?+Pb>*Gm5ZOcVmXgTDvY zg1lj%$W5PcD%gcGf-K>aorJ7yrhIxY;Pp)H<$<+XP9gj((1Lp_HaBd=(3Y_`VeJ@u zV~^OmE%zsYv%Lu{NkFTyw*UsZY`w)oVqZ*=FQ8HVPyRzSrG(cVf5q?Q3ipP zY)#NDe_Q#2Q#_{(zaT&3LY65GBVg>kMr?LeC`7lDnULS)Hw0I!E&==>CxOagB0i4I zRVxDc+E!FvgC<8|UP-`C7#~Ci7)_2-w9am>Eev)A8~gR$p1T`A2q$vpFHZai`PtX; z87Zzd%CNRr7EhR+P> zf+#uS!V60a3`pnt#iie3M}(Uo;Sa7gSZ9ClG?4nBEMVGp%E#qmToU(#Yqtk}C0DFy z^ONZa?^gzqL)wmKW_sNlUGFm~1&Cxtv2Msg-$WF|bukX4^L!w|27oDM8bTpX4{Ws{ z_Fd*!56>ZQpmW?cCLS5eEyfoYQN!EJrQ=`*5oLX}CZxQ73il8%f;GahU+{!1w7ha{ zWd??W_W54gCsc8em}!MHq)uTcFnHHue~ZNf`oyFSc~-M$^kSAixdBQC!egMC`~UQ7 z9w(L~H?&-55cl?G)2(mwoP3iUVosjMLTxqV&V~_|=Xv-h!iB+YeA5tbMi}G4V34FXeW4+5 zpmVu3!-3eO!92?s=rq{6_~Op$LE~j7iK$FFKvP^ zF?AiBv&#Zid=Lp4tWMEW!o=OJ@+?x%5(8K`m`o4ep@(4byip&ZVFfmxc8lNoK4%%C zb#Ro^tY{;z%z@A$;FyTch=(ZZ))sU=r4XebP_Qu2`pXZ0j)T_7s_>Z2NJ}4Y@7@qD zR2OeF(6F2F%=<%T-bR}(u@r4P#xJ#-=VOV*NP&>1!22Q2(@@8 z!iL``BzGcgUeO>^;AB<%_im_~w=i9WDlD$Vz5>oaCXXU^K508REMV;-%C$9ReG~;( z2l_zl8)-jYE0NYv8yZX3DZm%RRi{n=6}H!5w?0}3v+>%=G|jhM+Pw6zLa}4M9y00% z&_cYrN#s*+`ErXc$fcdoDdaD6pU__7#|B=0v}?F_NzR&C{b*)a2U>Ci!#+^;snt-^ z(umkHtt7u_5$^WapS`nVG4|)f_m*z$sw=@J((X4SN>rH}h^%sSX?gAges*8W5y^wM zIL#zH@m(A8WdNB=owmE^@EKQ@dy)qI}W-+U&CanWq5;+=B-mky&Da*blhqxcUe(aU9n?MgIiJPGk@BP zc!94GbpG3PoiFr22X0%5~l<)`Ox;*}(MaWk~n2c9k{G}UrHj{H%X>wW5c(A%iY zA5=}u^Tp@8@lE#3OyfypzO8T@Px_Q2k~}mScZPd1mVo)AMx-a=r`1cJ@D?P><(KdZ z9nXhGxRB;JI||+64>H|abudqp{Rh?++p7y`IzDEN-V{0yCc}=E@DS$|b8zVgyrsx1 z%;f7ccc_6KSx;D)0bo|LEC;lKGbbS~d*$Y>Q$}1H`^>urmDe`REBuzGT+y6AshUZo z541X-AdcK}(v`ewB*Lp9S4G)L&?_NMKC0Rzoh-YI*)1uN1@(qSKnmbHkeytXU(>;bRvI zp|?<(pRPy28d$+fq$_Uy8bbIi0&E?_@mFYHJTDKmAJmX*zIN4)$E=2XOyWTB`?WZC zm3}0o$8$qaXa{TFmd3b3re$XevEJKUrFfw2_$)T+=%lv9zW^628`7C`bgZ=wU%D-e zIdIhVffo96JTf&U$A`uckR=eO219#cc{`Mm=*H3)XuRXVYqJ0-vDk(fvp~n?@my#x zJRcBs_=JnB*j1ywj-V@!benYE$hx*MEV%0V?lrN-(XP5(u&i9h8TmE7=#1>%STkFJ z*-$Fb3`T)=TYp0wWzLWX3SXl}{OsX*68ty}9AN1A*+`Dh^EN3Xkc}Q>KiJ5W9n59CcV{3ExFS1t<)C&38R2+)uYMVS48?{?5{!zsb)B$%OxxK$H10quX zo9%DqGE-NfPs!^^cKy`lUr-56h|Zc#7sMdWf>z7(J5e^D_KT4i7x9HlcVQ>JEf~KKDAH6{=|Nl=87hFrFTyIt4Z1NE zh)ZV<6zP0*Gcos!gHqtr2hUnbq{o`CFQ`9A?sY5Mb9I7D;cq15R!8)JTiQ&p40NU~ z&9JHqvSDw+3UdrJx6HYa8ql!I#a&R>yIbaIj%&r1Fa553|EXVwlAu>ldZ0pAm`89a z^tJ1rbX%zO6@xLCemoUJwr!P{@Ck2usQy-=1gztbxy0-`1c=S-sE$P__rp zAkGSQV(S(yr3d^d>1tw6bi<7cQ0iBD?awVe;??QEQxnK{rNpVLHa97J47DjS(vw})#fE+tFM!DsekD~gm*}n-3<4qNMB#l_r0Yr%6`oZXR=Ak zT3yov)LXxn)%?1gKUyVr-PU>6QLV%Vt=sb}dzLV(CVDxg>_?mcc!2d#F5(Pep7gj} zT7ze{uO^^Z8hTUy2y1C__5S~uNiERaahwNh^@x|Y36;};@L}TJ^Z7vkw#-E%JIK#K z7-G4UFA2!%k{&evY^u-b3P@47t96@fjfG&Jm5da+rhka11AqhN+DaYN3L|4pkxw@YrisJaH}^Wpur?120| zc82Z-P{Jw5gxvZrRy6d84zbz5_yn{19i|HyPT%;rW3wHqB>jDOs~NIBmM=i&f;!^I z^doVdYc?*#t`+s3EN7$lv(iXIU{i*W(ht%a?Mv1ax`or7q!I#i8xG?f=*b@6m zJ38$lZ93(7Vk1Mc6DiBvrIyk^Pcznd{*sIfq`#h)nsH%<+kO{%d2j3U-Fn|YpD*f9 z6s-+3ADV$2s`YaA^bK!E=N!aCjm#a2IGff)? z`>Rp1OOW^ac#C&wz+%8CuUtblf&o|d4 z?+a|lS$YX^OYF8gt@Wb^xJ}a1N)I{G%GgM|7iX+06S&rc&_G?79sz`%uWH(adeS5p_B#+cusM zHMmdyNl$-v)~@W3D|Wpk14Oa9#aNHE#gx6fx25gi=;sve+ud`IKv(bSsFyzboEe>i zwF}+)VDDH}c00K|*l4h0^u#=dbZM`>6w*fDU7PC&YYUFhw6p7w`jEq~>E#y&WDt=) zx}4fH>DRQI)tYPB&f59vxY2Z96Wbs@82tuUaIuDp3uV% zwhr>rH=!@<;Y8m;z(XVK(p}bLh}ZIG7P2Q&meESpe&jjFDZII%^M!GeAfx<#O6iVI zZ;{uv{q}`^yV^Xwrvq47-xg=_%=yV*YmXS=z`Xc@pP#v66vQGopRkXuFcPN zK1|jJ7#Z3r^gy+3f2L_vbpHNbWIv$h>39$!dXJQuL;kCBK@` zgLC!HbfKYNvBPBZ19LzzFrbkH@=xSX9zO^^6RO8Bf4{{gI$NXs_wQ?bD>SkpAN}Qevfpq zX1uw|Zn2GiZr3MHYv4m~p)v@*GWO4PNUs^>##+kH2H>^Tcs%jhF*9mII1!VFO^ zMXhJyC{4l-qqjh_AuSg=Yi&=xlRU#A4%J+~FIDx$e;E>=Ha4x)x*)bC-qq^1!-?Je zS(S^Xd551h$qliDKwk7Swr$?)X!Xl$b3Kh{s6@>hpAN^l)NgI&M&=t+wc&yK9N^ji zmBxqX>Nw3lq0@+`+WPcE+%9>^E?x-6N4&lpaxc0P-?15FwyDOmIs@A@Nw3T!ZtoVw zvn3^=006_k?xfAWyp8L~fX8u&|vuGiWni0xH$;xET zlZD(bSuXL~pz|bkzv>8R10>NZ zUx>^XP6qx#Yp2h~ku51TWfZVdXrpW_=OlGv_i==k^)_`kb0nx!>U@bq9~Le@5Vc5y z$xFw%rju zDbk?0fP_-$V0F@8xFAiX%BThu7trgYCP@j|^Gj?j>S!-`F{g`)INPnroUlHoz(mDX zMjkr%4G6|@Y;Dpg324XnbfKxBj1vG|ZK*Fp>76+OkznAQ+UWEHrD>W_(jw(s^0D)P z7I;y*(4>wq+9vbyb)ZWjrNAvloCP&yl88nqI;<98jn^%oN|CLV`XoXMj8SmKnzenm zxcA-$<)-0676Ut@H`P8F_YktEF|;U?4f5!*Ov^{38>j~x;8il@7L$;WYCS00&^nT9Er^0oG?e&`yPV67h(&xlgRnZy*hG4z3=cBkf z249@OrSKoG2RhScu@{x`v>ZsI(csj3C8r*pYeUb*lr78=pq%wafrNBi6C%%twPhox zskeN&fETr(Rir+FX(FvBH7fI=hGFAcK0mTj&7%je7PMEb&Lm1nA;F|k#QT93lzI}M zKYO04gH0*OAt+Tw)0!#)KYib|64eTQW>jR;V8JqyWpl<#qe#FQcHFvvC$`4pY_tvy z_oRkRi!EN#whC=c?emb4H15K@t4q zU>m%a@@x#*fJld2h&8CZMY54PXbV~)-qP)+PNbSFsJ7oN4NPu+;Tk1sVldD;R%Z%D z$_J@zMpkVkAc+nvsdqLZ$U9F;JX`d2ggNTe6~F4JMWcoFGaN)}B?drij?b~N#dPx0 za-YDIxLA`0LmQe|xHkUVb$t>gH6Q~SN?lF7+`^tDiN--qcx_DCkxQzO6(~9%3ktKU zYy-jCkubi~@!a9jA<%;gahQ;-U{tc|loJ9Uoq+?bdOi{ep;3z}1sGIV_~s+3ZZIdl z$lK^lG6=R=l%@wHQaXieAsGg)2X8hL{`gssk8WuGPI+Usv>b$R2Bkn0jnHjnWrZ?A zB%+Nbkehg&B{XOvqp11W-5Yss4P|STe5rK9;AnH$XHP-V1!Y_pj}~cYpErslx`cfK9@ply4?lii~HR&N{#{(QWSB@pZUQuyfcA zFEXL1WJpT1A2kIiU=Fcl6`tpI*Y)?ai+2sjUPM;tY_nJBCCh0eBLhz<$GmP!-H&GX zaerNV$Ijo!JRB;UviB{D-sS^^7-;V?Kc#Du**zZn@g0tLD*kz`o6M0zQ3EC)kYV;9 zpm(0;KHKk4p%cSFtpoxlDM|Vr^QGh>2M2)BrWqca+1r4PqmAUgOkb+Dr*ic{Le+fdn`J^SyT zw`U*wKdqm-esS#nkP6vj2r01wbJDRA=A__+WWR1tCx4`vyFU#vdR-XGTG2+Z#8pk% z=-vLSo@Y= zV&Q;TU)5d-tr`JAE28QvSIS4zqf1 z6-c6sgW1U@Kmc)#)hXST$!Dm363V!Gg5htYSOjB`$L4KqpCdQB+_m=WU3<5#?Ya4O z&^uB)S2+b0+>5OdV&P?Ot1kpVb1dz7U-G>`Hf7t@ZIH$sOSP2kc3LvxMS zV(XjMFUpifQ0NJ4h0(KdZ;x@l%tsW0qk@cRT1Bot7%V(rckBktfG}&NO)AD7 zo7D%9t=2sn8(QtG&G!bbLgJe}lF-uO^#6 z38%i^#*hD8%5VSdQEK|MeVe zoi>*wPUcD}Z>nE8B_Z`ys}Q@{&rKaqNc;)~5K)hE9OcXk<6Jg5Ku>mTag=whQ*Mtf#H2rFKD+u!5u zdcO%ZS0DC9q)yyK^#89_0bF<0|7c6Zy69*eGF6a^wco`?6L2tZsIywtI6%MI0h6ix zc?CHTN3UQ!5JS~zW=0^^HiqMECcTp%bGOkwIWlU} zMT-W76o(iruTd*#DQB$w-qE#hzT@i@Uq>IoM)C4brSwQw^hpd?$kQLq*|%}_wciP3 z0W4p(3^bTvjYK0E&E|g0b~<+LTfQ3fisclrk_OI@K&OJ*(NT+EmVfV&=piy{MSxPU z?LWaVk`78n0)xPL=r()q<{tCy4wIlaA&(HHQB1*F7=y=O-7)Q>J?EADqSaU}L9jRz zaJGX7ttzQfzthUUceT`RYyNPH(itE5MJEQ0UH(Q2MMji?1fSi;yCa|n(kUjPpd@>; zaLS3PJdxPoK9+_$X*e7x`YJl10V-8DSn2M3Yy4ytx1IgPA^1nOu}J+wL&XDuYTh@P zOw?QVaM8j$t(O>r5hlm?O0-O_4_6jYA3vJTm$Lt@|9#P|_u3m9gvcFGqEqa>N^vU# zCFoLPa~$pK9(y>(bYw++dy`|tKuAz$%42>fGKJei*`o}{IAO`bfEppS6dEp016C#D zVMn*2PQ&uej$!$7@3X8LSZimnHCn`mM#m+eUimgFV$6g>sIE<_H<9STdNq3- zXY=C0wfU|JN;)brTg*c$Mh6GFDh3}v!yMVk?zUp|J3ldJfplciI3LV{$fj|tuFcVN zQ@YWEal|E)j91BKr^%ax2J2W>)8-mJ1SU$_A~aB(DqbXk#C*o!3byGu+s!z)!X!?R z5VJ#!mj9DLIp2Z+b~WVYQ@|K|F(H+Fb;KY|v5(cC_%%C||dFbwEVeo|2y|q$&FbODyCa8esyHw}c zJNIQ<9oV*$kWCwVusC_Un#4+P8V_r>@ONo6n%h$$%(5VA}Ou zIyf0~Z@XuI?%Xf>gm0E>ifRGqaMHCX9INyl7^571F?>+^G3}scn9}scgo05<%#=Rr zgZ+->K5ZwTC1MH}ropH!xVoe=$*3)|F>+ktHhfU}RqF`VH4!-UKt^oCR9<@|;o50* zZH@;$NjQoVri_g6%AlaYY_))xI6;$(hi`$>4V+Nxrx6DHDvDae%Dfd~$)vpdls>Tx zK9Vv@YHO8nFG8XumBvV7g&f1TOz1R|n1l-0&7m@6s`pM(H>6R{?uhO09(|8RjQ0c> zBv~e9{EZeTV4xoi$3b7i#h?m}SxwQ!RG-|bxiu|MM7eX@TgYB==u(7*#+3jd z0suoq07Xy)w5uAKgjce=Z(h^4yM1LQt+a!HAl!pIR+bfACOu2~cQ-O*XI{wvf>H>j z#*4u}zx?;f?jh|%FMZN(EGr)TcdbakEj*3Pk)>(u-9&t1~3 z_UfPd;Q&`asJ~C+Klb`W~wWfZrmnrpvyM|{}D+?*06sYxW_B1*GRB#x%R(f^K z{%$wu7e-27nb+2EQSdgSs4;c$v6KkyR`ycbEx%oDW7GUxfLEkF^nA^ko?6I#ks#xg zXesvg-yYsDb-WV12N3^!R5uqQUi;eN{C;;3P;aMQy1&lrt#(r@O(^y>dW$+5_qu}M zZ|86EJahwiUDAfSyxr8ii4dY2EbJGk8syTx$$bAUCDN`RFK>L)vD53xbs1n1rrCOO zsq}VNJX9e09fb2$siw*3>(rICVZ(Fzy;>{ZAXR|NN0f41NEH71g?@d<-Fps%PiD%| z_nk|u9ay`+l0$>Qd6i5?-i;UYHe#jGjCQzYH{;ZgqG4x~)F*pMFyPzKM5f z()QlHIzC$bq&G?urPvP_!vpcgN&$>l4_e}s(A}wG=RKTJQBbs_Enk>B^#P-t#2_C0 zckxQMD7(|E-w9)Vy;SQO6NTsu89tj33Y6hINMAv{OZM!auK8zuyHARu;U!QEl$j=X zt`IM~cvcTtcToQBv~T+o54*n=$O*m=4rtUbz0`6*aQ{X{TrQPQ^Xcor*nbxt1t3n_ z<|g=t(xca}OLq|QiH!#ED!M75^(Ut@<11A^{q#=Au?tvKKS`j4G_L;EmvQbR9N0wC zGed2K-+ue{tO^aoyLEyrM@tHLMAMb{c2BG%$0cF?%ABZ69>WoX!RSJa_qU`Y4%SpA z#dA-YsG_Rl*qIEvittpmVu1HcD$-`Idi+k~lAMTLlV243*4A!?kHC|pgz>c%oFDpW z8e0_QU@|hin&CBDd$Gt%h_s~HW<=;`m<|r^3O5BZYTwCXrvi?zt4kGDHtE^qt+n5p z$VXAP3`fqoFc1YT@A)^DKE7*AV;C3CFrqRp8Ye~yjtxk5*(L1VvDPeXCq?u}Urq*5#B%M~g*VQY76@T}^7?>lP^H`J`wIYm-aO zEys^EMf0z1cyxXJ8XEC|WStR`5Q^xP+`~trTzA~kGk@nKysvH~ONt1SF{AA73Wuk$ zr{IVq-gFrV{wm&;YLfFsMCtW(L-B7vuFGFzCQ~hU9FuB|GSaE!9T9=VqFPak=&y-8 z2g`dyVbyr)HtQF!ZAg|C5vf-yA;{zs&j)QBFKk(?-fH9_K5ILZ;UYrGhJj!2$r>HN z%?DgA7L7$qZq_*DSP_{(dnnmeW8ml!A4$X?Lq|oDm-S{fd?v$2WWN}|YsjsnioguD zd3d=MdB}y)&WE%!xhNu{*k2}i-(v@pnc| z^xjjztfzobf4z%+NMw?fMMqU{xvxtr`&+>9hG^&7>Z{Rf7_!79tBT0r??vDca$J*t zlQ8~+`4VM^M~<9OMfy$imV-M4v}xGs~L!vcB9#6TS6oGr-nhOf*5&*eyW{{BNV0L)Nnd6}XB#!SZ1LLrv$aaQ>&TCsW+ z^)L4Q0eK`F$uXb;kvhnI}N{J<#^*fdIHR_nUL1Z&o=oTo=b^CG+=Xhp~`O4JV=)U z_$Zg<-?B+Qi6=BgO$D00i!qZCGaIySE>>Uu{lBuz-m9 z+Y4^xaM~tLONTRsBy$wohK}Y4Zj7ViNwDY4x^1g1X~hQM(K;4>Sr_(YPTFt_>#iWb znF;af#GGd8MiM_x6cKedZ{foYpZAv&VecE=7<8_khW3vXC9K^o{2PToZ#T=1UA7Gw zvqhDv*_&Hwh;$2td}G7%;7mSt|v zaTp!fa(x6C@f6*>mPjThnRmNQ&0LwS`2W@JT4YwayT8V^`5fJnH{)+6cKym^Uds*h za8(uO{GFGKKJTbi;;$u=2}6^m{3|^|-e9 zgV-JFMA7)fX(G4^=w3@E6F_C&JdDCHI)IS5^Vmg2sPR2zZm%Vi39(x>oZfF^g;ge5 zr6F5kh-nT)tG1U9-Ey%NT7s`uHt%CW>YFoLSCv ziEeN(?Y!l24z#2_;j@!!sG#{J;YWXTCf(+CF>drRcNv>&NqfRkD1Ae?>NqwITad-w zGWLsf&dbTwG;2v?x~yQF`OF;hE>y>u+^>^IJb}XjMfDsZw6Rv{?y4gNT)n2c{#dZmBvpV*x3^i7UiiJYV2>eA zJZW>XLhGtDrM#B1C)*s@qE#%inSWmluG-w1N2@)ExNoeIu7uZ3_D9ALTF^B&J1{Xd6&yZ*g zeu)~Uw_Gq4?-MW_M5?YA8-h|q67YnpN*)eCF}`{u(jvAhWA9jwtjJL z)!BtgY|3l7l}kDkUOURE-LNh@BnmtS)B!+l4(eU!r3XbPFNm{raq_WYQ|50RuiG%30{4WB8AgX2sC#6 z*$o1#!B?6%9XPGGUEA@5r0RI{d=B~|4@(-isAw^E^M9ru>oarjy3OuQ-vr~c-pJbj~cpTu2wbX$6_3=X4pvGUY3Hj>{@>CJ;7x&+l(fXd(Uj zrWs@tpy}Aw$!CICWevD91TJ4@13iCDyrv;!`r|Oh`I?tUAu2fsd9S^EGz>aj&4sY0 zA!Pa|GbvVMi*tYoS~r*S!M9|cUE=fV22DfA^gwhOqoD;F#eD)TT;Y8jIdd3zGDBhw zsna)cAh4{4e)CuY!Nxg>$&tH!czMVTSTv-=-E~)PKIg>Pn^a zvU9^Mkp|{cjDYWT7OW!IQekL3cunJic0+g1GtCWR2&+A}#&7w}JJeVLt$z;71`jYm z%W2{sXKZW^*^9(6BQt5W06Cl%YT7p)zPj)}m;5fXuhZ0a>Ylq-x9g=k_k>sOrr%l` z2TQ>F;z>-UDrbbWpm;}fnSF8RF4;?c^=^7H=nLSrEQ>xxYp#vucbUP&xWNwsLoOAo z>-N|-d%+K#r?RK)y;>bh90`~Lx}M9q24acy@~XStA(t{}Sx$|7emu>%iR)i7(RO<{ ziQ8d_Xf748=jNrmJaC(#zLJEFh_G?<@OOwFwQqS^(9)=P?k8{s&gg3anRp)2$7FO* z?|Brp|GYBMZMjSN(-)8YbY=*k2N8i0 zi<}+>(C3>C`9dcyd*jTYZJPSG1*CHMdqkkifrbOIyPDyIRU$aP&gpolR}K7qu-_v} z6zFi_6&Q09;&Pzswua={bNSHMY_~eq?flm*0YT?l&D*b~JZX`-%O^PF*&5a_AGgqb zT)KJfmc!?3&g(Sn;4ud)l~q8OxjfY;_QSOrfk&D)kLxn;8gYI?(0|z{FUI@Z9Jn$( z8avqrJ3CTD!`M5nlqiGgXPwlY-QnV1w}{-IbrYZ+of^bW@G4N* ztZ@AYQ>ymlB z)@O}7DwN>*Wr=w6)?KXMBR0+G#C??CeYq_G#S;3RXLq-5r!lYwW|8G~aH}?|36r(n zSC1EV3shDa3xCgx`!Fm2SDGv+w5A*geX9{I#0A5`ou6^84?Gxo?gDmp9i6Y?7@ob~ z-3!6>$K2w5yLDTcU(bE-haVr)_F45W|Nm}(X8&b>U1=00+3gXV{^!5_FQ?2wy%5h? z8GiVK`<_WwgA?NhI_?_QKI-ebbj`ipu8L1SUH#2Z9o%z%`%mXS!HLg*Y%FbxYLX_?iX6gNBWrfKIe8|)q3A!ho?gQr`#TqYWb@7+?SZKMqOPQwPBumwG%T} z)_EP&g>=(DyXsflL$g0}FNdd{f17-Wp8V3@%jv9a4V)hkIAG@$cn?hm^Z)DQJ_dxx zSvXoMM@7|MblesXaOK7r_^e~xs+iJ*Im(bgnB4Us=-7z*DTXlrYK9YTvI zqV}h`{a^c+V*33hGC4-bT)teVaf|rSVl%6eSjK#+)bC4PUgq!J4=?xa4X%Ih9&NR} z(%XOMsRDZZke$$dvN+?@7;U`9X*0PY@F=VC?_0F(Puv2I4>Yh3>-FyH4nrJ4R zRqS)35BHbOk2!d~eC^%<gR#ZXF>MnW5+n4N1JTxa#`!!#=hvxcY(eNf zO?v%}{a!1F#?nAT{!6@Ow)l5HW&AY@ZOjGK*_LrX(m6g?({Da7cKw zGuxvqUtJw;7b1P}Vf*&vI87f(8#&{HpHopXdSv;0C*>hy*qeNX>l zsnJPHII4I1U&3(z(4PM}&yPwP<_eJiS1j#ade^?#Uv}xcw7}!NG@?vTcjJHZ6|D8G zJaWpW=K>AU-mD@Exi3@87bo?Gm-tn_p)Y=}o4!aDA)DuCz`8Ex?&yOO`iv45pt zS%|$Zbd$IPlQBrGddUA-Z6OC8gAgX`mo`;;W@OW_*Nkor9o}-P06Zb>4V;pS!G>)r z_%YkbSyU~hoVRQ2);{&&tv&m{o(*TWo9)(jT%qLWW2q<5wyi@?M=AT5y_@7}95!EQ8D&)2JZ>9W85r*3a=pQlDcYB-U!7L*u- zJ@*2nrIWJ{B<6DK*sYJ=>a7D6#U(V&CsQuvpjoqd>vu6WG@?cwi-S-%fwJRb_b{B* zg;`09&6N`q z%D7Nni(b8E#c~fELd}NRCIU9JV$G5T3=YEPTN~-#s^m5$g+l5zS?!#gNtz?Y?LiP) zrj^hQR_WV&c9L7v7D+~=aip3=#lVRXr6hApfPx^vtI2&xjG+}z$!ylyK(hfrSpEBM zu)Di&J(^$Yjs|#u>2AfuWDgizdN(6rNfn~o8r@=n$<&j6@X(|~4WBG#@_GX(!76-z zXdgY-+M?e6<>?$h&A&`q?In&0DflO2anc6vX%DNwT3^bydcJh}#PS zCT580xRV%$CQJXt-kK$PwnUYpH*8Aq35x~Er`o%y)e0n*Lj}n4fjkAwaqt#Aa(scy z*d2IPqd5d(N+B4i0tg6^d_?X99sfdo#$zoG%5z+_*X0S`MKipLZkYp^t09iSRgThv^P(&#! z&dN3gry#j=Q5^)S7?ZIm!Hrv;ZOW4=O8Tk)qcgogavRMs4$LIcX2N7r6DX0qM|+U8 z>d8Hl1P;(doE~+oPD$_!cEA31N>#n_^|0qqNCVvO=Nu2e> zsHwjQX9-Hcnk5^zNmL84R5mgCdte`_v{b7E*Ri24gNdDUI-q73JxpDH3*bW(s3q&4 ztu`ZCnsaOpf-ancBEhM|DuzKhrDTm9$;7PQS~g9HLT$LIvU-8Xlt2I6$hN!QKacIZ zc1_587Q?s5k(28dgwl3GLsi89+s zf~x$wg_`|;TKl^{JcndpcI`2`Cx!;Szxgs@PC4wEurno8U8`wToTwSA78G+lxshIw zQ@ZOc8zZcJNGXYF`HJF?y*M@kACUl%%!*I|U7ACa%P?TtgEp4Hs9^Z=X#ZM=BN>pddk%m)YD)v7|$g6Rpi5Q>8Spa0oiqQ~Buyy_pE<%z%+8 z>TEAilCoJCOl!^~n!Zc^&R)G|m$ggv^%LHJG}JsBnZ%r)3zBb@;BKxRQbSWp^In&0 z2+;&JIc3NOxytxSQ3=A~LX;}Y58F!q^U$HWDYgr{o0`o}Cf`dbDPj-Z)N)m-;{9{x zrf#}Oj8T*VGpb-%ND{E3`Gvr?i7p1(dcn9mDlkKkM61>aS|en=s=PgF{_rhYe4vRq zp^zvW$yd$7R5x#q>S4a2IZQ4#qd>Wf(>9`l^~oam3)Yl%|J!Et)A{CCb4=(qnV>Oj z`Sqk=IE<2D>X|!AfQi}(DWrrlu^)HT7;IK!@1$bx@tg+>Qv4{%qPmZ7)N6QMgwlj1k0SdOT2LgX+olG}s zW*C#CXySeu%laJg(^$nlnS4)(WRk5U7B7z4Sg7oYnff{P>z^qT&69iz zI5{7jlb=g}@L1#(QCBDbv;VTg<{wHRHF(!-!pvO8B&;RHRcdZy*nl}Uh0%ZhQK|X_ z;U-zOtQkhlz1MT86#xg#OJgcWb;9U9I3`-O>7vayDdQ$vbV=IVCvBL`pG>!LR6)BU z|67Z0z6KuB@?;^1Esew$tRif2hKLQYbefurdwXwsg5llZB?qTuI-p(PQ(a z8o2s#EKjY-Vebv3GzZ2l&J_>^;3a|S1{FAW8ti?$^i)1tR!Wu? z*_-Rt;_|hOV&nq@o?UPUM6+w`rT%r%x8%WS3MBr$#+b0pJVdS-1gVJ&F*u2;+g?85 zx%J%sdg9I*0ZLgDXJm3)F;UW9l$$6d zm)gPd>Nfp~%bGz16VtsJ0ZPqglZI?^p!bQyp>X}}(t2?#1__JFgWX+|5iin>d(avw z6`6@VQfTp<7v#XBrxRF&a?+se1zQ`O1FDh^gas&DvzTlnvcZ|=gu%V8IQ$+V$fQZ) zdsmQ<77sFnY(ZX>F#wdIq;EFu_xrj`aSthKtp*)Iw z6_srb$@Po3nuQ&BdV10~nwb!?DOq5zwV-y5Jc3T(;>B_mmip!k5mknw7LyRs4W0ZE zs-BaYvk(whf_3ln!}|Btc#fkEo7gN|gOszg#h#o6gHfOY1u1o&XN8}dY)$AD0QapY2YOuR2&N4|v zbNCi8y&O@=!BGJ}W#RcNOV6b#Ocb9IAR^IxebTm|yl3N+z(BW&FCLlsD)hPga)bsbf%%egC7UFh7GHp0lKvTucB)T_4rl}+<7Tbp-Q)eY46Eb*Q^|B z5iwGrRD`zTTwi2(#)4V^v)YtQw6GFU? z%};Wlo6~LBa=?||YGV(0-@4KuCrzf1M2l`$WPCREk4bV)z<5>k2OD`+1F-;Ot7HKL z4_Yrsa={5u04RAn=5zJ;i;|m!8ua1_IgpaY$8C~Cu+>(xIVQOPHNG3^rx$_*7Bv^F zwVg|%B{L>mwgsi2PR$Dq%?*fKE|bWCC?Cua80@~+QdHgmcWxL#@*s3jZxZUNt%{g6 zWd^Q7#nNVg8s7~TRN}>@rjIL7$Bq<-kT6HJ&tqmw={dv=bC9&8_uItjYV22Qv zJj^;QWDf_^C9Fjdlqa%QKuppB0JdrFxG_LLsq}9Fo>zpLHI~{2F(gb@G&_VO^(u&A zP|Ldu_2)-wI4rrI1GM9i*eYd1UYu4ZRhM@r^jABKUYA?a8 zCDwr?<=SK~gdiV`PjvR}fl`#Shih55c=u#ZLRcoX`_fT2A@DV+d3safVoFdaAhi`X zB*z!M%t?vhguwc$xKsr2 zAqeVNa=GaVr(BWn1-+3iB-(7Lx%Im9@5-bQD@{=l2_}$!f5#SRF;rYSC|-nsKD1Go zUQkX7j5sQo%mSG?+Yp+@wHu*Ohe>l&G1aCFL7@apD{K{cm&k%86o*i#!{j_Fhha=H z3F2mCOR%QNVs4-<4&QN5=a?q(y?P+`rlw5F#AZMfiM3i-ReijO0YnfKQxJafh0{zA zs7PRCVk!n*#TEk1-G~u`A;+F^wlQB5DZY#LVA(qFAD;7%={=W#2NkRu&&0!+=DNJ$P=LX|Jwvs)^*=1saWM6DDj111B_=Rxri zB1}m*5pUQ(Dy8zA;Us~HNyWHY2t0DYkN}Dc(-n)b%08eG)#IH`Dl}?NzSZ){}7fL02!))q5=R` z0QLZffIw?|7T<)GaGUUefLz??1{w)7;Kqm&z#roO2>CJXKM{VO{kH%L5QrNi9h6A~ z+sfa;e|+=m?4I6qQM9VZ~%Z10MU#97=jg@*)!2YJUVRd z-M9O9x2tU%YkH;t3=qHt1RLA7E%!ZlZ`f|!NL1GT0SqLK31G2=#U@z)f6Ng~{chga zkNxXz-`rn4`+a%8&im-azS_69e}DG$Pq)2~`@Z&9$NOQSmy6b){r0n4Kks8BeCypx z`?e3ck2LqJw3=Py-ltF4M9bl&{hhtASy4(NW5e)voMZ0$dfefqr&U9;;?rPrs3x=7~2YT4Md zu@`k533OnPa_Xb^WHvz*Th1++_=ETC?HEJbFgpfaV5TOvK~xg%%e>Q{EfpD26$6yv4R-bYW=J9pYYs^Uzdz{R9+v=fLKFzmVCnSb$4>;IcO?f&Is zMzck~5!bc&jRnC?cw4bwC4}&lHUG&oQ%67FX%%HG(U)+^T(3=}oIRBN*R45OQdM>h zfPSa2LIfC*T!u?*aFdLsD=krQu#&upYW@tTk9JVxxLiQiAy5@63;bcgm3(h5x?FyZ$&s zQtwSmR~3G)(Ss5OuV9ATHAe@87ubfwnfOnp+PW_rni|!27P|bBN`hE2IKxX_;(y!6 zr(j#s)K8|W_un&s@8{EZEKX=9@urDB64b@nWtt%VZ!N36#2pAx9JCjMf zkOThS0W$+0g$cKAeSpR46Hb&%kDH@FQ$Au$@y+Ig^be16qC`SCV>?83J_kynPo>bQ zzs6D(INknNzexio>j&j*qYeZo@V`uY=pXu12SP&Zuf@b}_ZlmZ-IP4K$xxNW!!mKTn&a+nyl6s~<8>j?xD?80VV zT6tx$J%)S#KZ&0p-lhT&g}}em0Xtls6|4XMgd)hsZeyitvlqZaL*IFo)oK4n)beWH zwo@QAwuwz-kAFA11{RRO?rALJ=p7<;*+Su2t}))I;P1?dBV@e+YTG-q0Obl(q{?_Z z-&xs#Z(w>0T0$|0Dq%wl_;b! z!T&4P((N!3*m>pRK5jt+^bEnVzsndgNL&f@lz*xj%D_9;ou~=j1P<6kr1A-Ii|gC3 z5nmv-^^rKuiL{ma)+&%|x8VoTfVaQnAuCIJQ;T2&hOd)YDs{DxRBN}R2hn%2n=`H- zo@?hXR6P<>vGi35JOZfb-AxCJ{Yt|P;l{7E!iTla#f~N4U|wvXc6Sp$V4H6U5p2Wa zcw%t)>d9`qXi`QJ+vu&F5#7yA;G)O5LWrmXp255JDfYJJ{39_n%}bbr{@{MF^eml?GFp7p7&y}ge@?WyUeVHA$YN%*8FY&f32c!`fG4j5Ldzl~-Oys$a_5*HX_MxwMe+cC>N;Zqb z4W-xUJNtF@eh62NHm&PcZ(&TnfcieQRaQeqQMNhnlj6M1=Q*>gC9^eX@zq_VU-933 zLj>cDQvdVMySc&c>|(M@RB1#Poon0S^RbTpRin#<&)Lm-R`Zj4>fXNj^T#ukN?G_( z9?1##yz^K9?I-)_7)oWOcuBj*j%A?MG@Q})FW*F9agpz=u2BX+-ah*qUmx`9`{v%0 z;i8EAh%{#~9&Z*6W$jD#w?KYz~sU8w3xS^OVuR9%wsD&@l1mj5doFLrjI zmVnx~4}R<=`qkcT{|sQjE1c{;CnY(V-}01~DPW1FTKivxmDV1L3p)DSN5e;WNiw&N#>0(&lHQE*lLm8Q_ZH7fz zT{VNnw;ODo|H$91Ntv6apLFRwGre;pjXCX%XOk7zY4WE$pyepAMOG~ExJQZ~(;0mG zxUe7P>Fl%IF>|In$L+JcUX_lHs(`BreIU z|3N%^z~KZ_C>t;0P1`jZxm_{dfR_?tJS&b1w;%Ug@+gVu%{T2+hRW;kA5zJd*XTt! z#gjGw@OPJGY+*WT-{hUxY9Ke`zPi>MKPYZK!8`f#l9kBUA)BYXqhsR8Xt5{2%53@6 z!I5Fe7PtY;iv6&X*<7Vj?RUBU>kod`HS$;6MNz}W!Dg59LXqz`q|MKx(1f3PbPL!t zG&FMucZ;9JrP*%dng*H^g-lUtZo(Vzab&-gQ3iognr^Otem_f@OVHHm^=KX_i9p!L zSJ=c${>_1wN1@7?-JQI1G3d>?bSb_+#5($${;enXzlUK748jqOUn{FQ;!HG%>!y*j zE;zcJpLOo7;0~Q-W)@6K|2g|J3WW(t+2~Hg%RD!4yb^eexKb1Gg?Q!hz8hyN{+IdO z$lUcrE_=Nt^&*O9%RfJIi@iSF40Yb8mFEtMQb$)TlJ|tJ64?U}8Q8W~1t|hQR}A%s zH^rfT{}xN^d+=Fjv5R%AJL*|yv0~?4&pV4*Y_ad}XU}5A+SQ*ui!9dm|6o7SF~iHR z-4#GL|KyC>G&uxM1U!c6BGIbaSOkI22{O*61r7j0I^oysXz|M|V>v z9*i!{Mb`NIhB>smsJ42>Mcow?&g> zu%mzdQjXiZDBp%a*A9MKo4o(>f6aBJ&<1)zF6D3^8SohIL-Pv)IJgEL#>cd?q!+E~kE0{b9t?d$~k+clqFY)oehdy3BJn;># zzQB+2_oo5QAz|d?d0l?Vkys80k@R~GaU`WKcv_d;JkKoRXKPP4Go|(G)o1W(%TXY6 z$0JN(C9e;nmBwjuSI={IBmYr3XDHPzE^{ZpXv3O1^R*#vo|M*ecE`5~9>@!^u1OE) z{`gA2Uahg;L5hU-SD`>DhpfuwlTSa<%gECYb~3UZOP%;B;_riL7D;Vfb(L{XG$4s0 zPentAQsyCA_#yU@yXm;PMmidXS?6iJ^}+4sDng6PI z@4$5wnLMKwGwpNp_LVCe;Zvs%_q`gN?!puINF|+_NAhpS?@8WXwxCi;$Sy>zoE3Ae z(%$(aE=jNDHlCbN6FKA{xhh8J@3FHEa2;arCuyl~gM}7J8Ob*;h_ZaP=_}W3Ift*% zL_52Af4wPp^mj`3(W*UcM|x~1`4;tI_05R%`(YHM@tf`|{WP(+!7Gd2K>H{l&8ryK zzfq7xMt=Dn`Y3ocWt2OQcEz7Wr4;T}cJ9gRN?r0~&l@{53n9lGD(5e|U52M;@jp@h z;Z&X$k+nNKAylcs?!J(G{)d>Z27)W?lk3wyd!^6!)+{)c^F9b!W$>~qd2&_p@_kf) zgy-6I@!G+Md-2@lG{4hf{VRc8hE7S3Tzt22qPfgPH}T}$8082%behy<>qC^yzZ^%q zASW!lok5mjd&^TOEz{ckCR<#Ra)@=ccUL4;Df~uexyKjH|wu;z(hWzZ~WTom%Db) z^Zh|&a^VIYEUO$^H7Dyv%$GS72~Tch%A}~~+Hm#$Y%f37si8ew*KWT*UB1c`*S!9x z(O$}`DJ0?F4 zf>|is;>zP%-#zC(<9t(cxG<`^eB(|a{mg#dpB|X;Q#x`2sz-BRVZ?f6(?NdDRsQUH8tHp?^Jy>Hi7yK~A$Y8e;o%iknImJtxSwwJFQPu| zeK418BxHyT`B?tt7?8;dR~Mt9%c->ZCkE)t!FPw_2XlL?u1Q|F2`QuArMWjRAZ9M4 z*tedx^Iv|Vl4$L5{y!l34lGC~IW!@C`TEiiR-EH%c7*+B|FW!Z@Esbre^Hj@%13+% z2y%kQI>~OCi_YUTY5tdTFeSyZ_SEEk#==6GM)ulVcvFQdXahIweq zB%?P!d7&g;=jST@ogV*VOBL@3l6Q}gUq)0hx#Y)__f2N9iMgvMeFC~y-X-S`L^o^; z9zy-!?kBv|zeLufuz4F~Mduwz;OjHzXSY#5Pot%a+NC?*(L1SMt;n9aXNh~&{5i&<=9-P_K3 z7Fn#Z>uqN}i!9cx{oPs4VrU=nvuCl3ZEQR4S!c1k>v3jFC@sx3`7JppWiK{Gd@_z- zAl#JwyY?F9l`_~q&aNgu5qZa%XCm$f zt|&2zYycCCVWFNtTLvZIr!}sRC^J*fLnb^5xUs(%sY%U7G!P_=Ce0!&Cj&^N*Po$Cy`*m807*1uh7I%4U45UO7HGiIsh(yo9S*vtc0n6 zP+5XZZaAk@t1sTx6Y}~i2~xzjyf3EKYCYXbV#0%xz+8bi8*nEc{Y#gQCuQIR-<6yi z39=r(xC3#>Nwb>07EFP28jbRNnr(SjE49F4stHw?L>GdA#cXcr8ht8Tt#nF64`Kfz z)kxfw5F(_DLF70RSG}t7;2xd_9@weRRvGV!TUax>6)XIr-O+b#iw+lZRgn$q= zT$PTcY3b7raP;giyT|%k z0<6=JvPpQ&NPNteKvTuPZ=MA*gXERLwM?qSoU_e37!>1_lR)VKn`#u-hp{=N+M7ZG zYDt!ikeS*-G(l{n+?wl3SMM@k@d?fRTRZSknN7~JSSC;oA~kSB$lc-;fEAd7dDPx| zP$kYP1x+gisTZLOMgnPOrjV)&H@G@^eeMP++#~EN7MVsI$RhV?Z{iArYBHN?RF8`R z^{3j~vziIoCuX!cwR%Y6h0Uie7mA92sLJmG98OULPHV2USqYPFxmml}aVr+kdsX^^ z*FmW_80eDIkMt=cgb+4MO(--k7Alp|^VpOH{DrXu0xiV`FJ-QhBbnZMMGJV8ZJw*F z3di4&DKkO>ivdn3B_e{Lv;_9Sd#@e-ZMP0Fs#F94)L4rq4C*m_oDDNX$tPbbpbo-L z;~oD22oz`Jq_r`SfeFg)Y_7#tWwa0zG%&ml2zWr`as5?qXka#Ic53kngT zD49kMO*ClrrZxUwvVn5H+7f&4C&Y_<%T#Xx7s6Qy;R3Nlp@=*WvqXkeBmKg(bE;zj zR%A@I$WcosNjA7yEZ0p!7S%J{$MO*8f=mDcN33D=V$rS}Y(-Vw0(I;zEr#ITWIP0I zn^PbV!N5(mU^2C(K(pKTXDx)FI1m=K30LlEZVrSG z)-gUpb+nLkCVVk<#PrP{rG^1#en_R&>?FxJhcS%~a`@N~gk&!uZtL`!tBYmAkW30z z%>wzS7{&uxXq1!H(7Ozwq3TFD*%FF1B<5goqAY{;xm zBkfvCGsI0PqX@D$DOFf3B+%H*2_+JLu2eD@ zxXDcej~E6h!6IQ@Y~r>gE@90IGp|)xh)paHO@Il1Nmu1v3J<{?LxR0@W?!Fy10|P{ zB#=a@CSXdqr8nU+p_*%rnbRlkyb~Hd7eYg%-07@+dSp-~24Ujin#FbyxXC0=@JA&4T3=$$9LK7t2AVbOK`pr?Z&^eD8CJiS*OA0ox>26l>x?zb2&5+S zH_6Efs-{aeLo6X>3a9H@WU_V^j03q5Sq@4_6P`HR)cID$YoOzx5VeT6GD3UAhtsW;) z0>@$kM#Oca;RC1QHI#o?2A>j7Cxv1s4?3HfhKEy;>0(oo%7 zH#8t0o0jS<-JZ^OerAkPm@%Ge{7B82wIME(Hu7Uz)7(r4!Q{{UG) zroZ1@`xqizk>P4ei2+&~{FspWu5zyyDSh?lIy1L45{V^I5uut^9t2bj0plDg5T)#N zsi&mSHFcc|g8`RfBM>rKFq<112cd5|9i~itk8Ytv>Ic;_a%*B@f~%1U18~98M%R}i zn?DxfJ=RL~I0H#F7EA`w$r3r7Aniu!?UZ5Vgmxy-O|Z+L5@hJ(&Ic~dMGwV6l|xn=h{iDEFrV|P zpg#KKT>9_)cuy{OtS4}V#76x=ZM|EF)F7(tY=OZkL;vfgzfu-}VNU{0m0*$zz~v;> zc*uB2RIjW*-fbE;ps*m^Y2DL7eo7OPEXA5ia4j@8_ujzHf~V$Gjs&=K`~AsHlO6Q^ z;}-OWFEI)+pLQSCyo+Lf#kia3ipg_334v4~bQtEzFAwDZqgIPtS&UjWBsxKa9KLqv zU_0rhz=BUHIhv=QyieoFXu*(NHH8-|P&*3-l2Sm#n#HNw7W3t9=&-Z%IP>0_Bvn>G zHjqgzE{qUxqHds!0&Y;M`Yrt&m4`}{aQ49V%>+pjiLowBD3UNv5^PEX^?yFIZ`O#N zQ-_7pTqwSWQf)~F0a$vimxdjbxJjPLpLk+cz=<~{CWGc+5|B3CfhEp%4O@M46DQd7 zmpF#!A+8QS%4keYERIQog@%nSu~A)bgV;B1rvGA(l=M_Ua!bb+t&1~%0mou9T0#Hj zknDOsDQPqm!N{f|%%zK9HCS4+Q`p9OoSXG{V$^Gi5hNS1#;8;bK!d?d6#JniZ?0hd z()-TO(DTPE3>hF-#X~r$#0<^eHDo4G6E+^E&vCSx@hL&2~N><#wM#YroJt066wloQz|oO_xFhz3Lya|mfPw& z=hlC8&xb&-dKDjEe*Iu&c0a$quxiDB{4XycEeDM9DTWa9!HRLeit-;M1bjz1i zk;I8Bha4|n+*>^MX}OX{G5pelQ%W!qm2=D&HOz5}U|M!hdbr6f0cWxI>kuije36+eFavy7y2*VVs+0|CUSu}N4Mn0iIdYO*%J@@La3-#n`3##+_3WOv znx&W`sW~_zj2qiH2AQkG2V+&4ALNyDCSh1fJx(}!^cDq4 zr8!ixr`nG}F%>k*r2sn!Jvjbnx~$%w-N}&0AAArt;xJS2SA?l2wSbX~#x`X^$3FPF zGJ8?x{R4O3!$Pgk4gQf zB>4mzy20Mz$u1RK3)%!qTliq&NQ9;tTq}u%n={E`iPf_a4q7ov;&Uz3a!)d@b(_H+ zKotw+mpHLz0cs@aL_MOHTQ4m?*iTF)+~q*wHOnH(HW5v@A&Ti3Zlr4Fe=UnlQFSHg zxdC&QQPjfQXE#_2@|Qi57Xu5C;aySGDuaHMPT{E4rT1je_!?E5bMS;w##09BG61!E ztL5`pUz-uKL4jz|o5c+)_TI%jvO@5x^8eM0q^KvVvK3J%v4NKi#LS$f3u614@*1r7 zyGX^HB_&GDsF;V+5Xrq@CFnp3lH`z;sQTcgb@)#PfQ-pNgv`qAft(d`5|h;irMBP` z^!HpdC<20mLl6EhZGWwg8kOfy4ufN{x#rEtnAt;o(T&U_`o0aE{`Nn3ylNs*@T}*B-4~ zvDe-Hn)(SEGD4zJCuM9+qI5BUEP1xlBlrIUxyxASC-&sL!Kf0xnV?Z2Bv`l_Qq5Tc zNV!cbZ*`+`%|+H8ehm(^n`u!HzKeGnIC)B^-o8TT(2`_uvW@0rX>v#{F(t*IP^?*( zgHQNgP39%@PO=D+bkQbFV^9#8*h{PN56X~o0B|W$hWeBepc3f?M#SOQK29w3FWx?Q zkqJLF`+m8Ba*lUn6sRdgzG*?MDfev-MHfu-0*W_8u?1^QrqV%Lt>pi3B6c5q8`VJe z5D)_Z1OPKb12+Ire`IHr5CG+Kwj28TTHodd8-b;9v@qG?C?f#w9|WKFYRsT5C)4i< z`S*ZekN^$Yz#S9-a07Nm0=@*)c($HS=MwLPLxkX?Q9ENpH{fo>3t+-C2~Vn>eg~oG z{QeUL0j$jCl@=*S4PYTU?KG!E18!WW(=mYc^+Pm^ne9uHW@LPyprP+5Oo#vg2msNH z0l>A@GOEl5DhVyWUVH8Cx3+C-TEZ}R5|WD5VAQ`uZFjcatIj`EJ&Z}1Qw50P2>;w3 zb?M*U~wX+dAJ5PoF>FfPp!CEu9TLelBZox=ZMN1NP`Q ztw-nCfA{9P_P=+(S3jLUT>XCD>z7OaedN|pXX&3?f8nzuz4YJjW*42|)t~zJU$)W7BVOS5H%h%4QnDpEWH6;hB%Q|tYIhgl6XaMed8?<)QomE z?1wFTL+jPu#hD{}B|z9Cget@$ZP3RG^l05zp^X(gkxr+k8Zt{r3YFIJ7wUemGyPCRyzD?tq_a-tG>&B-|5fZzuvCh-TRW(f8^tD zx6a$sGBmRtCz>bMV9TcH+7j*pxYf?(AF;n-*TbJr&Sq%mX=Z0<^z{1kUYd^GL!U=G zoiokS&fHspg6Y-bTpWYg=GNc~Hi41-5h{0y;%qlRIH!EhP+0D1_iyIh#d9YmDc`>@ z?#bxO*(NyG(9G!5v-FES{imgU=CZ`M$Xts~nneR98uz%6PAzl0{`|^+&Cu!SGxV-> z_fu{Ouu7keL|fn_NfP(q0uh&QS&C?4BW#a2Qrz3Z2^AQnWEm-DROzFw(z5J(M2U#W zV()i>RwSMsV$Wvocca0t@O2l$f<8c-ZW2f$i*D}R@SPnRtv?ChX6@xU*eT$Y}G{wpsViT}01>cU)t}7pLqPzoR zKk*mH352#Gy7YbmQSVw%YGvX)dOMp_AD!`Z(HDtO+xx|7opS73uJ5SqCXzHHoPCb& z=9Cc*g+hqK?Vc5kQfj*&ZR=OZjD3iixIg(0>MgK4v5v24kXdY(b@hp}+jCG%C1H*M zFjLaoZ1H35tyV<)zN0subc2Jk`xe}0C1`{bJUuDxWt<4)7K8W2wTJ0$6hDYSjU?jt z8P0B)rUi$Su}TccgiW(&`SP6(t9%Nuk(*YhGlKv1qMhv}uH5;TF!r=y^<8w4Vs?LjG6ytDCLC%7~$oCY;6As+x1esrkeb~!z)Yy~)7z>U6=`5{IGCD_BzlD_r6 zr>(f58f|ml!?)lzkPSTKTIn1SvR!&iSp;iPeAlwHIR+-agaqMsENIoPL z%PE1?&Nl9*+Jr%+xxzn~_6phTtlH9_Uy<|hCA_@=_1y_1M)mxM6eVbBl;C0;~{&Gq`#Tf2R4DX}y2Z2dZ1cx9i zpyhxc6O^O;-M;Ify~dYXoczjyLA$dCe^-qO#U>U53e(6YM-sQcPuYgt8w8#!U$dHY z1n^2|7svia|LGMP%Ac1b=;hd&5S0o<8W1uGe3u|i>r5pqgbZy*aMpp3k^(U&IjUF8 zYy`F)K$&bDFo9t>6!8o2Smf@?Uoqhepd1TzDc_AiUfUoJ-HATZee>qN%4h1$cYE@Z zY16gN7>1Sw5EVQ%ttiuY+f>cgkhRT<{NmcPBh2Ibi4ntTkKuKRnx(OVwDGl=!x)G- zN!}bI)|McZMC0`by>B5%%lg{QY zz|@X>S2|8I!u|P_QcmBr5f4wg&V7N$r#lh*+A2zAx;Pk1|Be9Dbi+?-I>PxT=$nL& z$7t2Fo9=Cjb)Vl|Un{L&^PfKZjNO9H$Wd=Ax*9ZPET&?VF^Ja|;~$XACNvrPZQaLS zyjz}J=Fx8X^?oivKJkwEJ|{RnA}g>7utXX3atlC2P0n}mP$u5ps);ieIj+%00~trIlm&5c8Ig_(?)5{TRR9Em<{C8R zlq|n*v>{VSO>te{qEVF!`C7I~S6BPr_Y2NrUHbR#{r$2Zb=a@}kuxH?$tJ4Z+tK(! z1ERC(H+9MiZl&8qHzPi+)nSQLmiKmpHHteqAXiAZ?(P|Sxv87C_TJeenBE~${Ya}P zE{L0Pm+aJD%?_e5G62ut%uR^d-kqkyX*k3Uw;Cz9+bFqIA&w-)n{P$pkVbAuYw`jI)V8tqP!-4ImV3a4HpBAh$E_ES!CMrZBPnYG(euNqSq&fO@Sy{2C{ zih(xx+%Y}$ABs{{FQG`N2$jHKRe_J`*_`!03i3OlE#* ziRww(o7Z@Skyw;qIHp-Lo^l-c14V6OO`^GJ9vR|>C4UdXJw_&O%ReJ}hm{!L~0 zmM*g1cnv)MfNo?=bom&Dq*cgF9pa+4LA%Ulh`p|!r@mFEvt2$JLRmo8iIFu_>?Ud1 zHeoWCJQt$cYd#5t=awlocX*z7=_^DS7eni_AI6^a(QGp-zo*nqXWA1 ztJEn)mm%(?N?u| zwaN;A{MA?MdyX!}Kcp>=_^v%aV-v5^po>s$)sHtM^p1z@J8$hrP!sz;Pj^?WON3yH z(b-po6=U*j!#DQX6xTD!*KYLJf2Jn%!e_V|;q0j7VG7UohRnt}{Sm6N@z#7PM4)TC z((hkEq3E2MV;Y5gIN2*DDXV3X>N9^40x5=gDo-~wm@JZhW&=8O(FcFJNpj)?d30|^ zZ@wRUCC05>DYO?s8uLjpj z7rJ%goUH^&i|)YE#(+{iPSLreqRSY6f=c97S7^^4EQhjF0w0;q4GOl5Q~Ix#1G$QC zv66n3bT{miN0*((W{z%-@SP96OE5el>z;;moKfOC|hwWh8SXCS7RUTo=#S?{;S}KjVwXh=Jw)@WCgSI>0PAAX=O zP8u^u{v8GO+!)bF>>T+Uhlf`5>C)!@yQXBh$mRH}`?hQ%gda~&<@UQnbRTEGI`t`h zc^$J}b;i>&@U_T?R3c+m_EWU~ps?2l^x1i8Ll5xSd4sk)D4CuAMh1JR12-1Y=ZHpfthwT6{IH|Mb>7*}|g3ExKHfBloIe&vuE z;BZJC`0bB;88VCRu3*;~Fhr>;{tfJQfvQrtJ;%tp&+h0pMYgbWSCcv`$tD^%N4!*S zN1ncDw;jqo_erotIoC~9KiN7x8v51rP(JS|w(fIr3lU+?ZTHjdd+P37Jp_;CafXP^ z_^*~4oQ9JFrjK0M%{F(fId-)F|I(Vz>AKgGBQgU+qmO7`Kr}C zebdm908KU*-8P2C&T>KxR~_*miyfhA_y^A;4`{*XWK3^XBmF{;r?XjJn_9MKi7RLO zwYwGc`pA6X&!|&Ezc7D-5H+fQ{7Sa@Vy^9BDWGEZHFg%eAOXmjRP?O1kP_$1m9&;@ zDYv%54y3fS`MgQz=2NG;gar{N;wRtyrNke=(l@Xs_NO{`daOCiSLQ>FSjyc-@87QR z@40>ePo+t6YPD`;R8lx|FK6QPxnKcSwNxoz&vjf=^YK;wPOPm1>WY)j!rOHmAPrC3mLaM$bl`f{%`RKT%}sf*d-6WxecEx)*8|^65QK-Pa&7q7 zaT3;w9`A+4A@%ou(; zdXxw1I^Q1Ylw1|VRP%hzhH$R!XZSgZ=XBxlGuu<|W+@UMDoC`yqV1a>ggUmH;d>&U zNnMeyaPg*G^A?eUC)MV%$cicLH{y3~Ji}E$0$6wX%lBNqOPv~!@zLJ7%=pofE;-xP z@I6EFx!8$+o=yojY2Ie&=IB8AJgqi9 zTcQUzH2X=^p|SYzRqa1>NR742 z&0_(trSW;uOa>j`NON1+wYi>cO~AO2)qPc^<|#08x!TZWxKrdedWbrZcY&yvMwDTf z#fTv_92s!XS;x66A}PKu6JcD!Ptt7i#R*2?%hPBr3iEv{R!4D;SCMOYf8IjsfNuBFSjF!$|@-_awiYDijvTbDg%oNa}dI$QN6*nS%-}SA|$!!#sBlWIkPMO>Z!(< zdJ-g2OC@4-8iQ*Jam={bwho(D$E*=qg_3151QSKUTL_Yvm4POB@IZ)70GX6Y!%z$B`~Ienl^isK z=mu6YdI!gpk(jLnBhajd)0!g_;HXm9wiF6R7=bC~uNeV*imea%#{4yOT^t#8V`k}M zNk)WFAeZ23abfta7z{$ar+Ui}w^(Ayp|}QV@E9~0GV(CNqGG54I4^z&ITA)Wk`j*C z6x0cq@{+|AY9YINBXYaC3*5X$Od26jQ^(*8Z;BNsC^=z+!+8s9z|ekZ&tN~({MVQM zDwqhsiq06H%_$m`U@a=eF$@2kM;J#ubp-_+*M!owi!cYmN`!<2P{wRNd3m|r}d=j8sUHJ`ZxNqqKT|H%<}Efq*2pk+wrku}KH#GeocIPmg2X^zqp!FY1#+naz07=z<^06oA; zng>a+5ID394usW4iBnq&cFr3LjH%2_eE=&2Ky1b0@g}LdSQMbVt;V?hV{80Lcc5!U zB4a&tLyqPFB>)1xDRs%h@(i;cV6vcunDhqAaz&6rkt*lj{In%VTE+!64gIGD$kDHV z=r6R4hN42LS}G=_H5mYd-a}j0P+Zg9k95ms^z6B+C?Ak4(lbG`$ikI^1|YE|HjH5^ z;nLlVr5o;_K~9ND1XIqe5@H`7SHZ2wLG)bNIubF zV%!2|yJW^(<{#gglU|b4io}u@$r~V=N#KdQ#Nz!qDx`>e75OddTk+5lx|?d(V|ofIjOVZ2xkkl5$Fv2Y3kK5i%w>Dgp#7z&I=O47n(YZ0!%A z0iJ=p>(O3}DR@-Ow^oc8GPZ;U3lmIbgu(q%?0b8r^ZkCj6vF=;%v*n_VUv&g@b#lI zR(JTXUernq=*&(YF%*nTAQ~;32BE!E`ZZ9wW{*339dHfEGD-7 zNVq3LZB#&*xg-u9P^2OU8ahorcxhJYM4kg+nka;aA{#Oz3V6`mAir;bXfz&0qco{UAtYVd;`J!;;ix86_L zfmawSGA7h%9=2iy*yfx(u(a67Bbh`zNN!2QrigL}gcRa-DaQ?v7PkhnO2iuRY#>mEdz2!J`sWnCFq?o?KpcX&r`Y zlHcH_P?M`f5EKlZ#v{qp#4!wrClW>|tOXfPSFFt`jDsS=0EAHL{TV#Wc$|=y=+1pw zatj$~Vr_RIFs2TAZ7S5@nPzL@y#?0n4<`sGnACs_!UWhX5Uz|`;viB~Fo9-1<`;eS zi~DH!3(LZif)(W4MMXjuQU{Um$h% zd^qz!x@(FLjREyRBwR@Vo=Ucs2XL*tins8AnFM?1!&b0KX#q?=wgVXPfhD)Hx=h?Xcj1 zG~psYBM!2o=#h5#uu{W*7UPwCf`JFr|x z)D-R8#bdV66BW&{kVMum;2-YVU@2?Rrq)L>lyWfJj|{pca4vFv%$RP2EOUn`8eA0* zObf=?5ln$JO>lCNrfhXW$G$OHi;lnx{f3ml#0G*uqxDOoeb_X47e*8jm_Eb4=s75+s1w>j%ZDOe5feJfNwNtq9bF z7lJY)5)2_U6L`j)K`kb6GBw87^S=%KkSQ(!o;GzxN=a!6_5{bx z=d=1~>2h&bmZYT<8)QKVe0eTrGiMr4xY2@w#j3O@i(*=C>=gj*=q) ztQaTG9GD)|c}L16nvvpa8~4W5bllc`-uzpq)wAIL-7H>z?O@TS39Ha8HtkYI=b$Bv zb7piP0+X%JsayM_e0mSf!Kru*6G!6@tBO7Qltd= zvn`#tH4{Sy1`d!~LoR)uJWB)p{O$B+9=f$`sC&-Kfpia+TYG~D5sw~Vj|hPgqmA^ zeD+!2t>G_T@c&_kR(I~NPd&*OVhfdI1|@GB6~_*OHiq@udfI_=509k(&Fb&$H1 znQ)7&7E*~0CXk4ccU;W10(eq~$O#xYq=-Fb*9|Oz@PYhC1OMa!)+wF6>CjnV!V8V5 zhJkZRC=J2dT0r!o_C4p@d;xPjYIQ2?NG2w=iDCpw55^@l!+GsU2_YBWfu|Z{OQB?3 zb~&I^Tg)j&Nnw;XjbsTp(9g=635kW)+LD~-l1QJ{9HMEhYd=b)3!u zyTtSGSb0W5wRM?l^hvjH<8Et86ii9UJ5A_N1~QU0LQViqOo9L>(wn?*!jKhLv*n0~ zNoB;;h#XPyowxMgJ#Y;!2651ecBLSUi7Zc^DriRrL2}d%uP$9U9H_K;#Z{mh7v2UZD-Re}4HQAF3mKf*BVL~?t2J4r4gA;lD^+D^4 zIM3O1ffTR+g^Q*@EHVsBNagh;rIpl4uQzal=B=W&SS&^zk5s`1s6@aWwuYEOqeQ-3 zoWIlHrDRxwN-1dCh`dqe5(FKCfk#%}LrwH&Wchem&c6>Se_p0MYRbfLvgj}!2qM-n z_p~7sXd(^5;+_(Gjo)$FQrH>Tys_cZkZhx+U}k~4*VV`8b8qok0vZuJ)Qf_ggoj$(eb)ylR1_p7hgt^EC8zglXARsR30 zSL>VVqyR?_zkPFHqOb=c05UDpBF~X}Osoyv{R}q`uhW&hb9qmxwG@Pci$OvY)66{y zagJ%8C%%P8crZ2*gd!k-#aUQCxU_ii%Prn(zS(yk(%W)FwS`15WGPVgpA2C zTY8jYSpql#QMX?E(0rpOucue5t?aU2f3<4Wwf+99SL?0ou3vt&)#_{e@>gH2Y{nE5 z(4aaHxyvQ4ImRTA;v7JO}*J4MVdw1k@}uQQU>ybj8rUiR0ulKp>GqMG7wV(pkLIAH}opM#2aQ zHGpIe(i)vG3GV?()3(@d{gA#%jbHNv3r3T~4Xqq|F;Za1L?)$<=*2`Qo9t!dJ{8&1k_UwEa3oGwLQ?fvj>#^`5vRjmajQt^ay^wnD1O zS~M)gX28t7)^S0=Bq1G^uZxcknYqjBY;Yvm4iridLfmXHcMPO}$sW=YK9S@Lt8|K~ zUW_;g1STbSiUwu{ghV65FW#L{Dou`EhnD~B{Pk}QJZBIP0{{d7GeZM608oEqXOs{C z<#V?i*5A-LquRk1pwOs&OqRq zuq16(PWS;|!ZUbww@!Az28e{;5zpaOKrQeo*p>GRY|)rM8x&&Om@o*7Fr`$Pbs9r} zfwra7FjZpd(&^0Tm_DbuiEY{rhO{N^HeiB=gdqR`W&nm}0KgW?ebkVs3=Iypv-R6; z*1mho>7#`ph~O|_9qIM9dZDe|cH1NCgl+o)NdgKq9Vvg1*nlNg8SGR4`?1Vkv44B@ z`w@?Q>(%S@VZYDb`qi!9yX<$``q*8a;8%UQJ81Q(r+(Gip8f0CKK2j78|?k<4ZW5M zpJwb|`+J7iw5U@VD)m2i`cuRH_mobUcq?O9xCZHxqE{(%mdwA4gLr%B@5dHac2;+W zk*S}XYU#SU%p8}FH#a{c_b2raIdj>c^vV9S^|z4RLK!km7+b4}-N;$7 z8SRgtCs#K&(4~QzE>tE2<}pyN$QWIgDdL5p9Nc=rfF?S6fxBXV0%|b{(#SWGO=mxI zjci2~5|rvB>h@@Ap97tdv$X5T-R7hA^-Iwrh2|T*; zY`j~Yr3W^EBfVCGjPvMw=KTKTOTRlO;y=hmGWGX!Ft+o(rE0`lfvP8yK&b=D_hLd( zHG?>Xpi9nd>W(@u32KBlNET-n(6A*1FmQ@cx*4*GoeU+U<>v!j(wSb~%n3RK{uY-)ixAdMD@Fc%>A(k2RvJ?{6ttsdffj*N$A!C*{4(Yl3bY4)M& zhs(=k#yMzg$xzP~9G!%of!Gc2zs|-si{Yq;_Y6aKy>PmdY`}+wB%c2)8}{hT`eu~( z%{-6guFmVzCX}zchg*Rl(!1oKuCPTcJ`t;YL0oD-W2V2GBBr@F8Wgx7FD~mnCt08| z;mOoj=FYNnbF=rejvh+6Z`U^%MDkhLrWoM+xGv4^AZ+w`xFv|>^1^!0zxSfDD&o}< zfwErjOl?p#r+kmd2mOc5g`jT1z#7?p*s?HqE!1TZl*L&i{4RfC?CyP1BwV8$+$NDI zH9$`4$^$`zUu7B?PZcxM-vB_CBQV{l6Nnt*=!|LaN+O2jAcxP9n; zaOTc0WrfqxYa{A(I)zO8lk{<1ANP`Qmu-9ArMi#Q*aMnIup;k+()k*4XtwgoxZw9i zU6*AeZD;d1!(Uico_!|#dl_mc0t^CD8vGY(3+4Z3r)eaoKfdJ=NCG;L@BQ~FL88KK zd6!jjeY4%4rf=6mS46f~ueqAoxi|g0yW*5J%`88zk)LoOG*nQ4*b5F{J>=odRM2M? zcDc4nmR5+#58QPZS@sWqxDd|?6Ys8NQT7zDCI!s0y4d6=USYNezSUIMB?RxH~-|m&7o9a+|boig( zNG$fTZXM={D-`zN%nwn>a@%eT`F3G^kZW2Q*E&J3FFRaKj<4K4A5_$w5JiYwZnRnYsPQ( zA>S{*7~W=|8rWxND{B0_J0iN?RX+1WmB@I9y5g7jvPKJ*MMENeWuDpK{=zN_| zZk9cTnozZczQ)?N;L>a(S^lpTB*Q~l+b+Wt#=Hu0sA*YiDd49Rp-FCsXWip_Fi56u zaFKW?rNjm~RXqYjSJVm$6lP8?P_gYUm?9>@yI9kl8Rb}$RqtxREzw8(Hf-@e0sq6$ zT<{4GI>@2slag!FmF$~%*S-kCOSqbEGRuY$PC~XZotA2Aoo>r?sG<)GOsRpJ-EJ~# zx4j+N1c_Un6blwuzLNMKV`2snsgX`|xi|}DH(AaQ(Lu4W+h`C3ticqnnocK*j=WWh zU0#`XoRKDD6>9&wXYDr}H!{aVpsknkx4v(NQ;n=}7$-}+HcUAkGbhGhU)bWmiLbUP z413$a4e$i%*ejS=O@#0sYSz2k?@gr>>2I?t+`twr4RWx&Zu`Usg(7-z4L(iVK`gq7 zehHrwPCvYab}Viz+$h&an7l*yCdFow>FID z1MMnk4rXZRyhO%_sFvLHoahN>cg#m_L1f@vLU}(=tIK!{wgyLXj;~ZN%YSfjGI-F%`rcp#4+y7?gEFuG~lo7($+e zbDe9`UDHfy?!xMJ<6*)hlZ{CV12-}d;6gI%XPV8S9Y1E~>G}S1xAfkiz+@LoE=xbX zT2ZqR51AeH@^AOA5r2^XyI((C2jfEOFxh{#*LVEq|M(@%rBYzVd@-o7d+KZ00{3;d zqZ=udAcUBNAd|&;Es~ zJ<^X05oZ}2IUEL0AxiU|KK9QjqsJf?9fz0KkhVGGyd=V)U$l* zcm5_ecB&UTwH2>8_wAJnH#=B_N>eQ~Vs@m>XS%UR%>ADFdel1gLfsRa(WHB$r2&(c z)O#CG$@?#7(;&F2@@bzZw^tJm?lym?zoCX1GYYHZj2p;12QW;B{!_gJwC4}2B*A9Q!k*oN58NSUKOjRPx2z<=+tDK!A^a5D%BDhBZ8%iH#I0Y4Rfb>#jkDwV11g;&2y zm1_Ebew8Y<)&KA+SE)*cD!lqttJL}TMr>l(It{qN!ETlQO9|fH?~A=p%egxWjX(LM zud6>hLYHQpI0gf$SvzmZGNp-dK52o-mGGy)41aRDU!cD}&hh*iEBv41mzka8rpPS^ zOL(sZe{pLMa2n0_iPh;Yl}?r>XM#a2&3)*|7Fl*~XI4W)%+iO>fSi@ev8?qy<~As%duT$OTdmRY(<7BrE%}Mz)8(Q0OiZ38DC=gVkfL&(M(Om zr?`;sSJ<6!LwD6C>AYL8UsdI7wv6`IRT?S8+cLO@g6P!YB49`}47Z}qULH7DRZs!o zeXSNQyl|ZgfkXbp69O_3xw&w2mBjwye?3b6#>@V4B-Liu-;W~bX8VYl3Ef7xXGih< zVp!W(>EFk$t*mRlhO&hBV#;PF+-$5Zgjo%^PU$l^`03VK6FeTH(FA3T8TP%1xEWwW zxG;;%MNGV-8aMF&8(hyldsK*GF_Fg-HklZT-oliPm{wXadW=0*5HSeKcNXXcrr_8j zp1FLUIohIQH`SsGT~Mz(#f;MU@3{lkM<`<1?_4&Ib&1@wl^C|#3RjL_c`xGFUen{m z`!!s|C(_QZo5?$egYM?8658#pkR`*wfHB{n-q*Z}9473)IgQpez?@0Ej(gXnjQd?} zC&6lWRes6`vCfSNnq%ZkTGhlmq7zo1!F9z?A6synyJBMo{dbWIogp*Bmlf%ebLd$* zv)sTUQX+-%|lib~oj_D-BqC z^lKC1w4G(t?rRj$=6(IzH3+Eqo0`_xW#cz$z>|h%?MAwAmOw2#LaZdVRa1#*?ob9ysZ) ztQ8812XULxwL&Ah27tB$@9ojFMBVTe_SodnZbaM z`C5sHK8;e|dAn3V88#DUEzg>%=0baVM@`EfdRL^1U&}mV+fk}lx@cC1+q=X}=Uvr= zoVOF*#d%noO+>7b13tGX7+!8D5fgoVgvJl2?f_jJuL&FXd=3kgfms|WR|Cl_(qx4n zY7`!bC~*tdRZY&b-xq&)7rdmQnu$sc)o|2e(V>|B=4rEk=l~qyb(J z(aFWyLhyD7n!{Dpa?&U6J2AwS``)*eFm!!T;a3MA9ZTa|n9l%El>2iS| z^#0&D&TA|Ia&&OQx_A)>^V@{4z`R@@56(UXS>sysL#w(5D7=|MxUyeJtBhv2A&!|U z-@xX@c)(TjKz=bNr?~`@=qx48)7ZArQd32lJiW2 zaN)#m4Zi)b+85Wb=Gb1+zqAOxyUV3Jd|jK#!q)aNvhkJ7XukT55xL4zzf%-NF-aA@BX?ORyn#;KB^2xTVH?YwG&K@ag7pEwX0$ z3i!P3McQ&-9vr+5OesO#YJP;%BoHpJxI0ez%0FV~ObPJeMLxccn*S?+ypfOF<-w~Z zdmj@v=4V8k56)5rHyYne?a!Do4+k^DWlzrIao_*iU0G15H@GxN7S-kH{W=X^dvn22 z{C0!Sc)_~Zs_qYGsDk+XCE-4PR~&UGNQ)$$zd|c?Zsd6RxA>FK3(nGb%L$h|c05E* z)A+QE_cq4;5kTJZ4JXBUXLEPs^9jqJH#>Ixhg1~;d(pm6!)5YCu-zC@#$s*kpSS!$ zv$II23?I!^F?XnrDN$KgTUOF>{ye#30>_;8qo>DVsTRCPWowm+yya{9-W`uATe@xe z+r-A4u)~bwyh*d;(~)70?({>#-VA_=coG2voNltGk*ky#aS*V6LW$tOCb^O<)82}Z zxHL5UhN)aTW3a>;QMw{rmmm$wibQ3>QyasNNx2DZ0Kt$4#+=fT1P5!iH9*xSNJE~y z)@8N)Y=Zh-Jj!Frb7I1@VJ7HET9m4`iUz;*>Rfy6HlcX5QMsfC5(OW0S|ZgDZYjm% zI4DNi_}-fRC23?JS~--%caTT2F*!mjW7_!?)X$b_$Xf8p+Ib-^R(uP1bP4Hum?^9!HIi=oD?5DSu zy^9f(Yo-VvUT-3_oOdM3awg86F3)2_>_7SSj%4otEKk_+ME}%ZV=0aUh*0Z`Wn^kC z1+1%`*hA#v)`P3544p56lWV3o58Eik0t0xYmxNdn-0C_E+M1K_s3Fi_Yz?oDb#acp zPj_jlYM(`Vf?xs~%6^yPV5PwI1#FV4wfMwrZC<5qmOBP}JV0XVPGF#lLeoh^jBE7z zF&6Y=&5Ku#r&lq{ZD%Qmcm8D#5x&qfGEI1(up%UmEA`({0HGDR*Sws_ z>JmI3pTvVfKz!^-pioK}_1ldV#%Hc#2QQ#Xfqz`%^rgvVT46|rSWiM6RG9ftESt;! z`c~8a9=W3rga;sqErLH8fpImo7j_;Z)-V&-9@e#L-U{(4X?P4PNh%(*BF(`ZhnO{h zV1Su>_5QR_JAm;JDFr)|>Jp#QImJK+Emc{kFUKAOzX5QEN$3hAqkTq3O(|I%-I_Kuwm`=kQP zND^@=ltpwh!kGxw0-~8PQ=`7;zM-}Lkn*;V>@aD0ltc@M4wl#?5yhpwBRma|X7#^m z021qy51S-zDTGM@jSqvUCozx;f7A?rPJO@fU#E|tup{ZB1O!CBh*?YHln%N{;~{yP zj?G1T`wWlGQwRWhSwm`hpbZRSs@V)EMfF)e2M%@c-Yj`w?3otJC|g1f;JaQ>Hs*W! zVbA`>24%HW*|CO4s*4X3?O<8TT3|}rwzfQhuHvipW`l?2-0DPLa%NgkWF6#7l^>g@ zV;%9H_!UZz1p~SDSJyzKp=`3Cgv>fqF7rrjXiQ@ukWFH2+9jRME1vt@@k1Kxujc(dd{q2(f&*uBP3^6s=5F-;tCcD)G< zxM|?aDcqOH7z1A{f)!S5k6W3OLb$yO3Y3IGaxW5Ml03O5=hZ}k*s>ij(yL4O-%=%S znW)~1a7Uh3Q?n+H@r+?~SvuhHMZe@C-7*mYDU6C8q$E#d1g*dpj6w;I^n>S) zm-c8KwhR+kVM;l+fH^7d+13G~=5rCG9UosSvxqk?nCvWau@F;4lg_lp=PnV??xIZUlG30!K6O#~iAcn9vZsC=!Vwb~Cz!aH*-6}+BV zwa=cXWBq0t6L3GMlgW@P05vdRj=>rfBTH0(Z)C|0?ke&fu5af~Pt-wYGF`;`3Qf{& z;`=Z$tMkygTNBo8#lxJ#wAX{Y6;bU3)vA_oL_Kj6GC}IG&gym0ZFTtM6C!pv4a`?4 zm=Mk)l8czg5*kEso0W6%5K|K;;{XX$8x z0Z8K3G90D`@G_~>ff;2;!s#eKdJ>tgwz3R=JNYw=ge;ij;1i75CCB1YBjpb_(w|{L zMr~=86FSTdp0Ec6#uyxyLc5~b7c&qbHJ$aGXs^y+JF(B|(mM7}edjpeI!Q-nwY>s> z>iozJP^r4`B*;n`^3GUZ3$Vq17t&Ppwg9=4prADV_u9@KgQ$tT@8fT*2?S<9mTXEc|) zrt+j|FF~9^T?5rl#S~;hVF~0KV|aVsmEHoFW6cC+|WyfXhOf;0;k=)y8%rU}g0Cbekv58w`sDYvo)}$p)fBDz^ zKfB0|(K+WwfL?sTbv*LngrX-gN|4Z3v9r)o$Nd?a^=4v8v@{OO3E)D9!7dh0JUL@l zLfpsRs)k&cRV4+UgdMX!O^=FtUM^sgOf~3nKt0sAIVG&nmF4Cc{Q*>m`2X>Fn66Tl z`f7asRaI)K@4{DKrKR@zUVD{Tr-=Zu+5!leq9Cz%QP$nZQmz9tx#xl9YS-q-bq1I^N5*0>N*x$->>*7?d~wPo38Y=-KG2rS4^St2U_}b0?j#ilj*v~+1b&DQ zW|>)HUROlSSIFjF8UMUc#)n6q>4zCnn0m|WNpEO zMT^g@jcPeV59KrE%X_McZ-p&L6>?OJYZHX>#7YJvF2WAxK)rep`df_%kISS}QiBt6 zoaB)Oq7}yNr05}w+OEIJgCqP(Mb*9hDpjgf`TMJ@)KcC0u6vbL>eTtZt6!y+Dyn?` zRaNS${_<5V)O$m;+R|+o9o=~V~o?wM)+iW<^~!)K%xItxtzlmBQz+jOtnFKMbpt2 ziIjx3Gy{P(wF9BY8ngw_bRo_lKF2m-`af^|Prj$Ej%IJk1B%QSrAd%X28IMFytQ)G zm{B1xpN{^}oq==%?_op(87TrnL|Mrc)lNMuu~LUTFZt7yyMbV_ibHBe1sEZiICY@o zlJP~hvH#t&v#56&U^^;)U{R7Kmqae$x6O=m9Wn7r7|8_ zDN?l(gisRL343R3ql(z)CWUF<(_NVdD~(4qFSy_#~W^ z`Gp?Y!M&Dc=lx|$J@-TTNwea{xWNW%i^9R7)?Y^%yfRI%G_g~j-hEb20SagcJ7el= z$gsdy3C3aO+W(P!CQv3;I{&>7a!DqsCA3!PlnMl$Fq4pT-QBR?y>IqTnu#8Kppoziwo*PILS)dB4$up0 zD|XfvIBgI=zCAOCZp`}={V#DoY}YzKBy-KE(5MhnEaO=y6N8p|9h_Wtvq+=2A{;P+ ze?8-I-;%C&BFLHyRAwlTu6r9|}TKV{{QGBT7de_Q|uolY1(& zU_YU!22z8HW1?1`iX#s(5OvLFQ*`D3d7l||c^szG>{?v-W|lqx1Z@SLR11kZg};{< z_H};S0PkPcdWb4ewIw_e@e`muWg|-99ZTJv`8Xdliy6HJu(RH2WQq#70Lvj$igT)? zj4qL+ym&&-3eV?*+$+LP{_KEadcR}nP0?b4+Az$bX253nl*Jv06VRDqO(hI5t0y`W zJe^^^ph}(<2kf83EInYmwsRph4>D^qy~j*fIf-1Tpp#&Wfd! zMT(Na1ZP^MmJ6;wB`xU8S$Y}NB z;K1~{3IB6L`cHPJ|Gy;g+s7#4GLi{M%913_fdXS=$djH#O7nT^6=!AU^B%JqDqI4L z(dnSVB)qSTE5lFq()bJ7gEFCmEBTVoJsmh$%%X|D$D+S7c*|CI*X`S2>_I5#mBAp2 zCAb*JSzk00C#hq1cgyogo;`J&vljdhv2uNKO3_4!Lk5?!qqd?sesd_KmL^#SGSYi; zS`B(47g`SMP9^|$+1TWX=3;Xisjn}}88|xQuD1v9L>V(;v_(F8xf3M|8P7{U6>^S6 z&^07VM+03@AB)_ha#)~&wuqJ}DoBvcL8&lQDtDAXZRktB&agEE-~?JgwuV@KyVk82 zAejXifwip53r0OGIRs)-7(fw6BI1HH_WS!e*>G#l_wo9*F6+UZBcsB~r6*`Aj3;2W z;zAErlE=%HBK-JyZd+W|;*ud;)0C7_14O|EQ7+q?{N+_B>5(B4cn9E7JhT*uYun-Q z;=4V1ouo70gR--{C``skd!2w5Yt})85rU3oR9>hTU8y;t?Mtz*nCFB4liN5zR+%i$ zO1or8_l*8_$q;Stj16py5DBGD6Cx=Yfm-RqRdnRbi_JZI>a}FxmfKcl$12;)dnF%e-hCc<~0(;t`stPl_a00aO-Qv@~uP;XRPDGC9nyq!7D%yZ|dplt+h$Bj~> z##)U5RQV6)i)|-u*)Q7to2>o-AT=~FGyqTl1P7eXtYQNez+CHm1->S}6221q5{-lt zaPx=-LKE&0AIxL>#Sp6uTXzEsz`og10Rd*_3mSq7)-e_=EwfmxOD;q>q2O7tP=-P= z&)!2pU<4)+;s5{{02!J9xI8QEaNkIsjN8udx9!?audA1SLwW%M#J~h|9qy%fkZb?x zc1FM16{+&zqUF;n{{q?Jt zJx+T*_CuHWU4QNlM*ZidKXv!t{yMxrT}feR`#twP&6YY_XY8fhKWXWwwp8!F>-T@# z{)CcZjIfpFL@L<^EZU1>QfCzY1HU=^%JCH`Qnfayn z3zq+@&+q;BrKY}jey7#drE`CHaV{`E$1v{( z+HqjsoeM4Ey@P6+S~}}D`3o%3*RjrET%llOwaJL5 z0Li<1S*SpBe|Gcs%w~Wqah>-W?bW7pvWIP^*fFAn4_p^}HlIWp6A;|lI5gVAX5H49 z?QE?HZ;KT+X{Y*;)ll_Sr@P^A0qw z|Cn|I`Czrx!u4Vq{;kH_vWsXa6Qfp2t>k>6JA59ywDBxGr4mN#kgmGy^(W5e$BV=-#r)2@<>Sq3Pvu58Fz*hiwP-D33uh?AEo`i!4bC<e-Jpqwc<- zy9Q>v)5v0dm9`evaoIBaJ%_es)6==SJKS#7?1p?R=!bJxf%NSByTA!TC;jUhhH^J* zhZXSh+(AO^igR^xOA$xiC#Cc^P~y_M(eSaMgkF4%Yq#sRaGdT?6^S*=IjFDRI(>Fd z_kk9tl>;XZ$!+V#=9o$LO`y1W>FU|O?d>MDg1!#RK#aGGR4~0uR!9+-?0!BnXZ+S2 zeNN7wZbK{izF=Hn5FIRFC8nej#qV{NoRG920$ts`Ui{yXi>nB1Cw64oc7FjFVRJti zikn*OXB{!s(yY9*-@yJ`w@p<8tz2@MaPK0r7p&NZwO9h-+AhPq(0}NEZw$Q>4SPg1 zJAY9xXt1pv!QgQb2F-Vdiq`Hqx^K8F>@$ax4BxURA^6$__M~LGT|FnjPs*g+%EtJ) z&KX#$y#7N3)_bI)Ji!)W!NFJxSQN!?W_(*GB^esTiFqDdpJi#v84_RkMNDAyZ|=g~ zl;PSY-@gg6?5?O)Qx%vIgk#}6r?VTB7+o%@t;p9A>=jk2%7?XOYR+9y{FX88y{69J z*w+BQ)wOBO-WPn0RWP-CwONO?ubP||+_xJ|6aTtf-l#)Ht|6=2YT90{huhV=&o|Or zdD$A=Y`&viOv&n1*-42FzO}8~B}qs*VGUHr?H0!32$c9GSC>^`bnuUt_Wyj(m38Xz zNJ9vk-=UM``F?2iZY3E7zr2d9TM1e~zRw;wHU&ozvg2K8Z!>aqbUE{FT!i0?TC!fd za@e+9Wy3(iYzte91M6XK49a@wf;O_AG03jp54p!N9#(tvXm(8}46WCk79+rC3RwvtqE^WnV7K=2CX7 z4Qm&^&~vb$GGZ6*^Fi-D-DM8$x1TgAT<2RpCq0*^}4bf2ZHv(C6s( za&yi9Gt*c9(=E5=&|7$iLEN>UZH28N=r4{-uJKY^4*c}M2lU*`6U@&a`$!Yk!uYYJ z(w@}08rt^pdaHk8X7-|8*Sya>tsTw6<~1rXg!re4K0Cx)c_su#&&kr*tkV5@pt(62 z`fr>l7UZb)$hJ&Dg`y@#$A>nk-!)rorxLTep=0LUTpeAh=4zur2-Ps=SKl*eHVIBD z+OBJ}|H=@JC#mL4iMJyjwqyIJ&Xa2s$D^8Q#Q3gN!WZwgcPqEzjR}>;0lQi4b!aRp zn#Cens*SAWprMaw67*jBIG}5Pj%iQc9sLz;!Oqx*RwrEP*ctsIsch~@BHTD6uNVNPFy~Ick){? zdM}rKu-z+HCSnK{a^H6AgWUMC)fz{h>W&in7;dL18G`T5Htl||=Z?=lA8_D@l zATRK!c;0+Zr5jm|Kx8|nX8ZM_SPr>Gw|R*ly&u|iznj=>@`C$a!6 zcexKWh+V6j94a5b^dCl5XmO0W6dR}56})4AW|t@Yi)iF;ZkI2kp_`@N#u&VL_SV}z z`|taDb;_Uo_aRlle~Iw5)-AbAtqYq)<>&iGlP&Ephfh2GF>4=tr!mypOvz$R zFOOO=W8V=p%b!C)gKKkp!*a>zG zGALHdGUON~+3s3;@4N=ioV{C=zJ{qd`9y!8E~+(T)Mk_ZgUUZz^{^igs#6I8fT89PjkIY)hgT0IHwg=q=$~>kB(cWWg>W4 z>?|ixGiKXf`$yOA+8t%3YDmS6@(Ggcm7;LSOC55@Q~LFR{;lVqE`RbjOoUul?IX6a z4W_5VPb#HEdAe{J?S>iOhtru(clPp!or?Zz(cq8^PW-;+wc*~p*YKe5zI#V|u31g? z8_7s(-2`R|efT%e=NA*JoYxwe9(?hmVf<%v^a8hbpg zq5S0U6~;h21*uV?_VHU>v-ObdcltK(aiR!r`9E}a6x-9j2*mt*R^%}as*cWf-sn?d zml3eweP}T<;_n>XyF*;h5^0d~0ao57Nyt5K+?~IDCRg%pMGgAH6mG3%-0b-_-11r- z*zCA-?se;2)rXY~n`EY7xbfF^X#-n&C)nB$eq|P)2hO*s{Cbz=F(*f2 z(L3lcWB8r=L@j~Wv;D`uXz}oyd%L{?E+hwK@7y#8xru<9_cQ+dVl5P)uE_i6vaoY@ z6dUP&xEaI{{x+B=_!QyWXht@)QUKmdlU=Zv4&AXuWMi0;ytOAYdrsv?*88}*H)7{S?BiM!6CHSdbpc|k_Vi&I}2!tyL;+>`O^iL}8O1^4sf0wr(ugdN~=nEs!Kj%V5*@rTK^LXA~Qvz?%r zp}aie1_ki5v@Xt)kGJoW?kwNO5kKH%ga&&*HAFB0hlJzdmt{izD=oX+@b0a1KCcB? z3g>`5%hmrBf0=EoFw@k`-mN=`!B@iUGFw+G7vDhG^_i`Mws44pLY4M+>0e~By|xlB z7B9c@;bQP`0pCXt9n7{0Hg9chkq7{=|$c@Q>_Su_?k|?AeA885q0pumI@zU;kDg*U+In@jIwt&I6`#`zyI3;|vIC zzSoB3RR*8E(D_lUl~8zUaj+p+SFp_YcCtv)&iDOI;V7#6Tp#>r{T!TySD0wGmAJae zd00$8*0q%vM||t{J(T%F`~Can+43FmF27QQhf7ZF$J+9hFEUQz=7=^EZHnvrYTn`@ z2Tt^(*k-}Pnbj!OciWbQZ}^q0P@+^t;r^!QZqmu>X!c#-gG5~0>TJFOc`q>8%5y_} z?(K!n=#*oy0&kz_yREv%wb_;8d`p<){O)I7glG5NeS}ysj<``$d4ipfx?Yz>G48fS zRl|MWRXY9W<*R%8c8_7;>#SCO2+G-sVWZqvSq%*1?iNhoQ4z1H!hH{8{N4IhdYrhn z$qU)JM>a)5Z$3Ko=e2%M$I+cr===^j>w77z<++SJEoL0!PZ-L29%TLr!+X$YrwP6R zquXeb{3hW;3-t`-I5;f0a3cTG*nEG=JC>)W#Kip;#vgY_D%A+IJlDs%UEOC?`fs0c z4}VTQ=(l3qOI0T~Ziyu|$1GNBSN8%%yWzn|k#htHko(ie8^qnG!d zE(6&?IP!N=5T3LQ|HFtW1hvAy4!~`m6Swb^SJ%l^!`mv|=D$Su$RqiF)So8dkFVg{ z8SRNz%d4W{GamtoCio-z9p}S87c)0bM<4kahkX3c{PtQ}!s(u1PT|z>$Hfvik$)^) zKs(gYem=>$i9A>weLLEA=6r2ip-bf#K4iT|sSo3j!R3fTxu2$uvL4s|jwcpg=To5{Wu)J?0K!`*i`;h<>ma0AuVxF$gsXu z!0SMW_PDQJ>E{`d>m232`>d787S+biuzr5e_3E|fh`IP2njYQdE#H>fCwSsM+Rqa+ z=Q6q{lugFr-|>jLiQfkRvGCq;<^Qt)YCiq`vpD~6euvprs#4+gudh;4?+UMel`2*D z_eZ?TZabh6W0S=m@#K5{=GB9S_*W4Wu-G;&PZ|z!pFK3QK5sqROalE)>u2&V(A@Kq znv@l*c;Gy?@e^H#*Z67fsbl9i|1aFdeu2CER~_n3+1Kqes$WMYt6;m)fAlWbSiIqD#_T1S%ZF4P&KgF3{^sS|d*?zqLf=Lc;?d`Qy z_}X$Ie8z}VO5TD{x!b=}>UR!0I`hm=$V%w`vKn!5*8#Og+_O(n!16pfw3b(QXImaT z(QlIof=j@8E-fKKR)=E_D~S<2(S7JAkEBWS)ER$LEefxAm8(>#@#j~sQl-lJUVD{Q z>Qwskt5>N~?bfefrIiYQcz3G+0Ql6a)T#9OS68X2`@&aWrAn<8zWpjysw)5RRqm+< z#P}kez+nI&w#Q=3CJ{=VAklyLJ^(gm;&^ko-#$${UW!BJCsz13ic#Wkrd5+x7f&`M zgu%s>3o_BdO~rxo<*PeI^Mi=T!H@u_O~@u_$)0sm;+6HwKt4kPu41rm(v3`83B|%I z1GXES2f%DOr4(@d9mUD#=4s|=XQ^_ehu=wQ@CX{g8A^E9+AW_CYo|}E6Z_M zSV9@b`O?hh%ztOXi#onB$Y_aa#T1;7{|BK?LdA=fa_XLJ8yoH3Ox$+W=7FqI&ln@Z zk&09CJLTkjuu2=#_o_`B%NiQ0dx2iArV?Nu~juEvYQ^ zM5POPoo2$V)GAxW@- zsl^90DnS&Bb*Fr#BsvH4TfZoy(u7j=gVu6msG1zU1`}yDF^dw4oNM|E zP9}X`-lQg9XI2`*_tyUE(kvK&x*82xXFClK`kN~KP(TZOX8+FnG2zMG?3t4KK3BuS2nNy*X74#PB&8IMUKMlD*i(Ks{z=*vKYX=TzMzmTaO->L( z{Bk36wYdJb1*gf(pHt$}4WX6?&`~mz78t}jux9Kw#}Q6P)T<^3CMg1>Nhrs$O;=!o z;3ajNz(Tq%KTfSz~_ zwdS66$3%&@+L;7NUfd|i$1PiD_LURCj5c)km=}#FoW(XLPZ_W&D0gaGjwx5r6wLW3 zwHx_)dY-(OUT=B$o+G!L7^u{0GOAe_&JZ9m`#LJz4sL#Re-dtyb14_);Et%QZY2XX zr6I(-b<-!Glk_-Df3;!7q)tjs2(=<=rKPi*ud~6ZUVi;%ZkCRXZtEZD%}I&!H5*JD zC)HUABW_NUK+!6CrIS16db!t!VlyhqOfABdWVAQL;FLzG?N^c_D4GfPrmQ_#6A6r5 z3T?^ZY;{WQ)Qmz&fn;iggHfa`>p2-+!4CbUNnSl}_wgwb0HkP!$pV;qL@UoiB|gSq zo=bhx$wR!DWKrW>6b4hx$-sCFloC{Il2%zTeDi*$N|HgCa>d%hBAtj+iEuIy#0UYL zQeJm5J|buUYYnGf`V5OCmm-{Kq8m(dN^srf^k67Hmv=KBeJq89CQnNPuzeA<$}s5RE_;Bim4~dj59?@dXpZrM4tf5*X2z9o8TKY(nU? zdctJ+yB_TdH+i0$ezVoDQcV&4F?Ki&O{Ti+cshIh=|FdO9k`6uoUM{ zDr^DKz)cC~#G%-GO3wXWoHAMcQQi~*N6rXC$?3b|ssxa4JiSprmRdVE1M7{iY_T~Z z2?BJjD2i2V3lxa^qk_mmnKjwNTuB6yA_#e&1PG_tntAiW5UX>BMrM9?j@p;x(|TuR z-fY4W*cnvPD!Kz7^8;mCp{g__xZX8N9giU{P3V|qd!T4k2C-sc~b42rp ze%4NKA`=8T)gVZ#?#2{$Jq%P0#wcy<)ARBAxOy6nT)fY{i~oNUaEW&#v91P;PDm7~ z>ex+K6rh9%;^}JM&m*6?!qWtzf+{6E)+3rSur%XwvW&7c$?vmOubXpr{3(-IFvsQc zUbqj6onE~ZdHa2P z^-m-vp+w+fQWKQ~OYa4_Mq{%H*&PFi5IdloXG`#9kE(S0XhNSaCJ%HV+?W6;vE@S) z1teBNkg3ulD12?j&lX6j{(?+-k^X~Fo9h26ntobz4&M3g#lLp%k+N#My4NG z;t^_BEK>p6i;R}zT#bc>0B{{BjWkv0^Z(crDhSzH6eWou&=^v}WZR6GCWsBGC8u9p zVNa;62}?3H0E*D)W^6&)Q*9FIeRWgmQ55JV#f0J4qD;nyk_Th0$r>vPWD~HO#=LmI z;;l76Ov=D7U`81hMMSAwDkY&$)0&s$R-&9#fGHiu!f4>SYjm&37(ukAhY(4;@| zzfY^}lmGKHDClIK_e7f704l@}x{ypn3;0|xw#AE_$ZPJ`8@u-0E9!VKI0X}ll8beW zZJA^bDi}+p)Vg{oeprTXLZV4&QoSa)2Z;?gk>jiailF6~_fWB0lWY)Rml%qz;wM^I z7XaCcRFLLKFZchxb8~Nyrf@xpjXCm3Hkg9jHDI15zJmey7%NHQTs_qZZsAPo0hk?E z*H!fgz0=uCGjT#FCX{3iLEDnU<2Wfw0yfk_Zx|ig%g5d%YZjEu$dZL?MM~D5Lj@~R zKt}fWid%XgbCD;CnoJ4||H1c+b4vp3G(`oxf5iO_iZDnnl!6y>iLG&8rJ|Gr*RE)# z_XD~hn<)f@^Tr2NIf#;C!YH;O!a#9lZ?U_FVkV^Z)K@FHmoc4SBYyP|w3@s;tqF9ooVpGn)n1Amn@)F6|+z z-^PO3nCiW|({b6FEXEpYx}s{6CJ9=L2r1sfp3Ok|LTGRa)z;%8<|uOPJ*lwxAW6cj zlm^FFM$&RhPZ5TlWl%Ngd_(5{r_$m(>TIEX ze*G|$P@xztXb|!MNMFxW)<&W+*N1v;{$6*H#49;DKo~>c#CQ}X)>19Lf~^X^q2bOA zFdUFufmI%rOn$S#~*a=z!YbVcxM)bA> zlO&-|mGHG5TX>TeFylK;cHV#Yppw1kR@A7nfXUo$wib$j=1r21 zr>Bb_9Bo?fV;m|}0_-og`t&pTJbEKIRQ zIY%)&cpKW)zK%qKXr!dM00E(m-`PY7Mx>lN*#3b*t|&NX)*Lz4UiFkh?N$aLSf-pD zQQdPH{O`J@XYMG(BgngnxRgOuYBZ=?nfjf?kkij2uVF)sHKPP1nu?-2CPK^oTK^~so+i2VGvq^D$B*VndVT+ z!XJYf-aP#mx%?j#?*y^?5K)vYv)tI)(GM;RzN7K)QZ zRpkHN%LwON$sF;NVxB>6G+CO6toW>51@9B`lg{e^kPr|900aOdLj*toP;X>cl{5k6 z>w8t*?Y;Mtx=O2I5~mEwBp`YG2^R~~{bL0{0UsK_e?-d$0H$cnXaE2afF_8*$HG~h zTdpSi65oUaE^u+=8zUeFTo`cz*dxwII1sb;j}0Jz+V?Hu0Rj1gNp1=hBq86}5Y5^E zHtJJD#u01k<2bQRY*{F3?93i`O@ju6H~>Hl0Ek2YjL#1Fnk!_=_$|xt?%jLc?rYtP z8i?WK4^pWof>{<5t41t{VTAuvNALU|z1_w9E+sXelP|5H=mRnNxt-QNBoqYeJq zUO)EhzXm#6Yvhuo63xd$Ee%wniMV~7OTT{o?QM@|-M@Y8t)=WA{?e~c`1P;nzE|S+ zy-WYlnd;Q^=rnbiz5R4!@0Q$Cr}o{yy+7g7+CTK6#p=!9{=WC#w;lT%4gHhr55Ifc zcNzX=_xta)zk2SU_V2d%Z^QQX(Duj^|4=i%HA%UAV|ePp!+8-&zjQQGORJ2p5D5(zYiVhVuN=#kG;44hy5Dl+fE>d z?jCnq%Y_$g7L!bzHoGRuq`zt>z}KZWpZ43^Ju&fkBdC-tO56kODxbq^7(b2(8L7$e zP1Q4V*{^+mX05;c&GuxOeHVKH$jy6$;n&t{d)%HuAKWOZD2Cej))3#)IrhC-KdvYf!3>s(doHCE(g@iFT*1lII_7Nzt zYXg^V7$ukt?_3^TPVnN~aq$-Wq94ik7-wSCQ3XQ$SoSZ6@f&EWmPjcVQUv=B>J`J!e}xLp$t)1#ql1-KrU~;H!Js>MnKzd2V$*at&+nT+ z|K=gM{kYKT-7aiB=pLLGBmAqUlztq>ftU}QCV1TM0IB(VcO7z^^sT8dl9O55oJpU_ z785_?DTxZB$ox4JwbaMyV-lhWOBGTGC8jRKN9sD4ee8lB(WUb{?D+1TQ+Kxlt6RZ6 z7+I6M+Rw^T7>+RdJCZjY-26(H+c2!Yv}0Jye@Wa#3j{a6IlCBC%9#!TeRXKwx?0zq zg(&>#_Ih9US&wxPfDV4aX)5okW@Wse5o(KVqr&426D5pUrv^VJOx2WjOkB6Pka!V# zTHZg2i3lymyY)4^YvwAFDEa!)f;+`4B_@ITPgDVw$0uQCx^7AQ>Fp|M*~i&MFa(R= zj&nvHw~mPIJKd;~+<26w zF1qf*Q%&q=FIRfFxvfguD9*kwYB#`^c5?4jB7vtgu?-H5xQOirJKN=$r)I-(NoZbF z<&ARSDNd{id(_QRC#&mTph^lCTT^LeF5zSQyKVk^IpLB(mYxi54Q?SkIGCf|Shu-H zfj)Cm*?qo)9hk*+uYP^&*w1ZWt}Js3uVknud+0s)*Vd*fKXKBje*LF^kVe=0=-)oa zy*)?q{Q$IZkB(TK5onh$F*0B4zgYDemn zYMt<|zMQ!nb9U@PC3s<2;4xn9ucwTD+%7UHoxlIhl&%@pj#VWS`kda{e6HHLRcmRt zvPV?>9ciYX%`fZSeO7U(Zmm)KPMldPWbIb+j(a#v`IOhY(F0pO3^!Gwhr*88U!qn1 z85Hm1-e2)dOCT}yv>iQfPEJGlnR>SieLYp`UylEGp4C5}=8xik;*`R6+nejVe!Y6V zimrJlFCgQKFoVX$3 ztZ;Kf1h$YVV~eBO;NB>I{&;Zg)rJ%2UAW5^*<=uTs}7zHkDJ-lN)A-oc}_i{XWDlG z7xG)|vaI!T5Fq zpf}Geu&1fi;WiruFT}gN)PrXnkIN^y*h|OKd;8{({;4y-e0cf0;e)l@b*I1bErwC4 z?*`SKuz#5jfS#U1hnY*h&fP(DqkGxoyV+z8ZaxbrO3EIuYjBvuEYhLI->aq=2rIl^ zEcaBIrxlL$sHI9!Nl=D&(2d{XLNHhbFD1Mf465ys!nQBXPGdpd;>s^>Kr zemLea7mg&7%bnu-cZQow5A~qWzgta9g}FB`nvN1@=t@|4qE)Nz%E(iy_uu8E>2r5a zP8#IH?RXgnANhA#6<&p}8hoMW0(Iy)b)TL}SN@NRRY3z5@6+7?$a42W?R)XlfYeu* z%b(G1^Ud`<`ycH`Q=_TUr9r;!I+`c#W(0nUG+aSlOYin@WsBEcOojH*rSs|dG*1q* zFe*cD_kyeL-Pmt+MPH#;qF7sM!RJ@fr|9a~X&NluqH@xEbjD0(2&;pCWpl?%?2;0B zmEDo^W4uh+#4cNz^=IwAI1#M2YofB?TH*%ZbZ7|<|cUE*5t8X1=yu0Om zl~wZQ=nxcW-+dM@O;1m}o1lFno9nxTj9PQlxb3pM3C{)0Y&U*qn&{~``h7nasyuMY z$6iO~-mNL+ItxK4U2vS&qt8K z*KqaWN9C<_owRgfIPUi?>}nYsT;oKk1k-*~rPry#e@=_WQpEbv$v`lYd$}jCFsEIYdE*yh=v=SdmAwy0rW;h9)uHm6%e(McKFtZ<8#m$inD@#a9{W=wTS#Im)utuGxs|gM@b^`z-QOys$PlW30xW z5~JsxXkb{a>aMjH-A(3Sa|xNOtp2 zckAO7(2E?>GdknX**aUMNl^2!zWOwAn}+pRIJelN#ISb^tT*=FOq&Mxjg6G^DjjZI zYyP~R)oTXUJD^k;+zr||z#8Y8@#WcS-~GQI0GpR}ts8saR|0l&9OQf1qmSX=U2hU! z7%^}4pf2UrwrA`LIz5Me-*N`b=`$7^!I?0Y<44O*Zs&vHm-N<*qrvqu%DEfJLwy#0 z>heV}&(1H4y}zn>(4X>TT!Wz@ts^@CR0Q9G2rwo#!~-2Bzi|S5w&mC`n(V@hv8 zna}fs%wC<=#vTv#t{S?$X`M#f%k65VSCT)j_sNg-b} z*b{AD3!zkP8*KYX4&dLhK0U8&Y`DpV*R3w>oOeETAM;H}M@KzH4~U`(D~*lpDKtlF`apuf9rC?r^*9$MLu5QLic~8 zcHx-g))-i^4e|%xABMAZYr*|63i%sXMs36Q&^<&soOx^cj`<1osdCDKp^cu}(g#xUm&q#V3D&*Svh?yv6`%uHG}q|9^{Zn!C1h+KFZsv4Lt z+rcP+IN!c!v$pe8)g4qBR9;@?yDrLM{7hjkv-kFu!+`@XNi|?b-dkp~!tZZ3dX}hv z<{LE#y-NPNyYLKy%>D|tB{7HVGVl33a#LLXUNcw5sV+@ z6>qy#Th-+P*6-n+5|6!AdEo}1QO;I1m4iOS)oP?%8*y9i(HeO_Lxv>h>KHNhWv^z& z4Y}Gb{Hz>BziiZIV%Q>5^NBB?2WMbxhhDYZU+~N$ZVHdlYphz6$q9m4)Is^jt4cMA zHn``3%)8=;-p%~HUD%-E!G5uv?8khrl`8NVuMYVG?z|t4CB7HM`~S!}B<9u4c;G5K zv2j1k^?q+v#egk&mqR@cRrPtapSpzD=uIU0@qZIImduSfo((g z0`mqFcI)i=T=?>uJBOPYLb@l9H+N1o<>XE9mQ2m(sJU<(FwKGG=i%#!Td zt{2T;|5Bhy!*7N(%m_Bg@vz?jZZeuD7Nyd3tVu49LY8gTRU-RPimMTo^rNE zx5FSVqng^T@c9?HXJ*Qqyc?DzMseUwXU_b_w>B%!G`hGAiDY~RLX7VAwm6FF7G0~}it>?7K*Hk=XjGb@G+lZ_) z_05tEu5jp6%OTn^BFuXiC`WGD<~lIXei0KNfOjL)Ug3OHeg?z(v>Bacjx%j__!etV?MK*X*!4D_~j-mlY1WN@c!g&70U6eU4d(#)pEYdQ9iDy z2eS^Th380|;BCp^S2*}Lqrue7r4L^<^w%~2?h2RuRgwA?-GLt&rwYym#pbq)+^ya9 zq{8nQ-U+v&TU@(g;Us2QU7v}X9VR8G@g!(BQx%2%131I>Np`nF#B}mib~^$u^r25+ zA~N*lN}Vd(F9Eo!8}S3 z(Q~D@XxZBpCK2dbyx)6yWF8tNb(N9c{hs_}s#AuWRM(ATSlwS~9$n6QrdDkG-3ZR)({F3dlp$MNUf%M6M;j3a$_k&C_?8;~Pxx;u*TGrAt%d0l?> z?=54iR=B1boN-YU$y5Q?DRICbmONC8v}D z6V>IDAq51J`mXc<>n{7u?I}HaE*;%=V*Y4qr_87YOC-}{Oc)PNwh}ZperLjXXfX{$ zkSR~1(_BIc2s2E!3|NxdUZp?pO0wch3x$ZsLD_BA%wI9W#DUr*TMsSJJt=Q*p&#M< zak>g=c0nSJ@*XNp(d+2Z@Oc7+AJb>ng0)aZkV}kl$fRJcOcJhN(mOTe2*yY=ZatV) z8?l2t$OL-pZxsuq1(Vqv`uOPF+U7(uHA(@A{TxswJFp z1Y=31C6QomS+m|8>sz$+9Xb|DWYZInxjdhu=yGaSd6ksb9J+EInOcPWVV7 zr-T0_B(JU|&}UyX+|81kr4a9*g~|_v6L@E$N+c9AQMsiVETo~e>-WzG2bKBKM7*8| zgn%NTQ<4rK1)2fF`d#zF=*Ky*-J2=1sDTia0bo{?Oh_;jQwpE|AU;0zTpvk}8goeK zffS{kTf7rWr6^OVJsaO~lYIqWYA!Ju00=P@7H8{0f`M`h2W|MBLe{f$;FHDY5AqqA znh<6h)g;q2??F_4eA0(d461sJ#^krj*b-JK+{3qFU02Zea5fNY4au#U%DQ#psz$ zS+|c=v{47SXHqMnexOa0`+ zwT&1u3BJaZTy3I^6Q?sDB?d^Qgq1LT@vq=Q+6u~r6LOVQ6bVy7+jKcIfx`Rj^r6Z%fNnFvhaFpuqilUHEihG_2@i0EcDTuoqewp;sgXomdri2gz~iD$}Noe zFd(vNw8=VGR6l~8Y4GSx9+J4}-bmO?rjc7{!$};rTYBVk1_i+*Oui%;ydBQTu@sof zBU3|iCg#VK!8{%%Xy~F#FV~EVNp@lm6b85s zP98KAOvJd9qKdVtWNMuzB#D&S1N+!2u+iSD5ac|FqoNS6tGdWX+8Aw z;*&ao1#Fe1A-q@gO-%+<5iUIkAwjxU4(Sn8wpqa@S#o1-MdHCYw#wpLqR{`jCx6)t zgx82xl!}!1_M#}YF`0iZ`E#ALo?(;UvzXG_J7@ZCHEpW+4B*C z8Wl{<8(M5x^F)fY$#D6Y+x@C?W@8&hi8+^lT} z#*v0X1niZjazZSHr~7#7-;F{|GS`d=$z;vN(1UG~*qdFuD$U(jPp93P{sZkjJq<2B z+!JtGCQ_vU5V{13C6yMYw1Z8Wz#HFvtLR=T1q?C@K7d_fg3)6zH{~Uf*9?DGs-6;M zWJ9U;NUm?S_);|EPgp}cubuX%#eZt6UU2zq%yv=WQnKdHrJ*K6>m>n08t>Ox)2Dpr zB>0H&A~-N&7>`jWZpK;=NP*aTrO;JBc2NF))nV$)n|&(<0wTE-6bO?w?rf?j6xS=Z zwn@)}k4jMJh)j?aYz9<>q4=<)wt#CUskmNGNd5+wg7h@wU_=T=$m<5*O)j-jnhlL8 zK(hU|ZJ#xT33~%rq!ewGK?~u`<^Nii{*k=^>$Gp_fJ7*p4?V`18xhoOY=pp(2V5|V3b~sWau5>NM6l22F~FKYHZO+7 z?ZAm4-i$uB!y4$!uXu7h$&N#2zBQr9ixP!U(ySRw)Wy0Tp)>z17r-6Q_J8N)U-6@G)RY z!RbPZ-kh?&ruWxysm-x@O597iQIvAp>(*i+IajaiW_mZpv9Y!ZL`!MctUzBuEbZA6 zH4MGi(X5gQ2qIx}p*B_kG3N&IAgEkcIvRXl2jOP%mky~1r=juH&fef7rdQNtWXn_1 z^%_!=6AjW#-{v>eOG|#G%_ND8V}lhD$qU5dikJo4CWt#w{te)w2lF9s(%kqJd2ky! zv?*}rvN0?b#O0l^kbj3f$$C^!=42iM#rAlLCaIdE)&W$o`E?vJrKAPEp9gdI^l4=_ zZs7&F!9>MvkbhVE5@!V_*dV7A}~BR>4{Dlr_?2xDG(wQaw`A97$*}BoPar&n2_v6NgInn+UsZn z+)D>H!pTDe^Q*I%AX@|~P`ZqY=jIWi$s|~>Z4==%6aT~)O=fCH#9Nm#+4@pAiHuFl z7{mT7?yY$=sQmAdak(uvQNSg0u@_Vha#<#{!TBHyEoHv$|Av^5b3z&SD$Wpi8+ zo6No#)*9S*W2`n`+PI2IHya^~Nhb+$k|i++%DS1!^s%}$mcBcOyq`^eAAm;?0eQ)` z7&9wMAdz#~4#8-@jy}^rrAH3?`Oi--3>HNe+XM{_RJjywa-pg?)OSt>%CAxm!qUkn zYBSu57HgO+8p!gL^+l5d_UEC3LIVjCWw@jza*)gq8GXE&+%KOdduIg%k}T}?0y&}C z0s+*Fh^fTD3Y1sYvJM26GqHmZn;6Y%+a}^%+2Ac9(Qt5IDC;2r6D7zAnv|)fjf-Tl z#2}g5qT1oUP1dHcHw#F}N>-!?7Q}nJDcg zYb}qrZ@OtST!S*O!D~WlZ=;`S!)dWF@pdBhk`OdqzkaC?ChkBeqhPr-N$=h3d&2jj zdN#A7gf_sC(wfeMt9=SX9c_+lA;C1vuQNOs_+XoerHrUIAd?YPyJC2YV)-=4qm(9e zD73Om|B+zeA%w;xb(i~++SG(72*{YwOvNUPcn+bV(k?Us&9|QOB5ZB|Q!C`)q=hsg zMz$im_;L^t=+b@k$2`M#Ub4{#`s%a4P7Ik|835xc5F}nW38W1=Of=6;R|$i%5>3JhYUlEA--{qMTFl0Y1t(^N#9)U#d9vn| z2u-(ZJNDMP?a7#RHf(_jSCp(55mkF@I8VOPxct%w)t-+@6MIZMjewKw(qIKlXLHj3 z<=d%nb-vUF)XXOhMl!6lVTVJhCQeS}KqGw1Rpq89i!PwzUqcQq+8CBqYWuSb& zRuhELtj+edHe^aq))Ji(v?zf}h?iW&YX%hAwVE!z++!t(X-~zZMF~a2rDYlQj&3Fn zo`g#>++U)QHKlBb~XYOsT~*7JP+AW*fYkO(KG#U-bJNg5f!yp6($4-`p%JgA!Y23%xnASJO0co=%6|X^5e*el06;(ifiv4(H~7J4 zf4j*RcJMC#{N2eNckl)&#b5EsAaU`R{8ihYcMnJ?&o^w;or^9{nPLNkA3%tox0yY@BP2? z@39a5KX&`z{67DF`@i?Tb+g;{{qF9bTla6-_O};1njby&x5xY1V?VC=4u1FG|Gg+} z#{2*KuYa}IYkvNFx6fVI+^^lW*FOIDUh_c3>6Abb6CaPIG%06d=q*%(<*(ey$p0^Y zG#7pPzh0|D>zQe0b!T()x_bX7&qu`B$=iG|#HO}OZ8A1vl94UW?S=ld3r)S%QAzDv0gDA9Ohq>+e4XMYkK)UYg&i6O2Mp(3IW=!(j z3BcFTUQKu&Tz4!o)`E-%-|B>Qno$E(qa*+Zdlz$?;Nfg`ErOPMy6tW@hOm%lL8$~X zKyMhP4t^Z~_Xiw~Nduk<)s1LvUc+lMIIuN%WR6t;RCme*j^0;v8$Gp!@~snL3Xm6A zuIUR(1@_J#bx|kaaih4l&yh(srh`VlWs3yf<-lmk)k|K07!~xhUgyKi)19w$dg{!I zAoKj)k%piN8MdR73vOWE%$>ytT9d$V=LHwI~Ob9@(2qLhr^){?Ze?^kpp)+hZ63r;fx2f0&|vUAPqst zQ{HfR-?aXjE^Ch@96BBh4o94H1vh*obvyi?ojk%OO>N;fI^Jz`($==kptq)GR7t_w zA_m-IU&X+Nuo?;H-L;-h1&_t!v#FCic>GJj9>CW`1P_tpL>T;mhADMvW@j|=gc@od zt9HxWO#CHrdT}=Q#_>+)hV!hXxI-WlQ{`k0SsuP6&uvP0T!BhTS8qu@hQq5RdBbkY zi{OkRLIh$nE_P$#{5H}?jeRX0rapgmPe<3Kv^jJ1^fP?D_Uj6U0@n)n944GgQ#~{Gg;*d=y_4N&sse%+|SX3=4-o#h{MS7dfKb#Y?U`jh; zPu~H^z$3pgq9twE*5Z`+4~n=@eaM%Kr)`+v;-Q)GX#X>x7Zfp6okE9k0dB@)m; z|2l+UHKn)tNNkYdm|5`#0j%*(H%tNGg#3JrOPc?<4c~5o1sQf~+^zXG09$)8d2DxAWoyfO>*eP+`dhW$!Xx>h&@E#wJDtn!SMM{B1wj*tv z9aW&(d`h>C=RS32S?2?+*n+!QL@?x#ud@mpVr0j)lnjAY|V(q&UcQE45Z+ zi$x0(o+HtBd!#Cz8!w6v)3+RQrj0d6x$OuigfsTnn>c;WhF0INyd)0LuFs}dR zxR$UK4fw-egbpII*He_&tQ3gRrp93JY;&ctO%trxyHm63b;#H4aL(B1(sdY2$;@Fa zP2o1h?|>2rxe4P(H&1$6eLedqzWHM3&t9G0O?-kt7csdO?@hY-YOU>VC7ZFfGYpNB zDgK_$+kflBJ5M^HE&q4v;;VNxh4qJksgB5ZVapZn8!PnOpZ}ks0z?q1Vok9|iy{G> z2IQP-QaO8}uJn;7iJdzNQ{El^=&CBBTw#yb^QDiq~Cx`fC?_piIFbEegc4Rp@+P0cvD)#d5J&Rum%uuZ^T5{CR)^Nwr5pk^ z!W}S0=-3cmAWk%9XKi{~)4J)=di0DuIq^I$(>9S#1aV$ejhg!t3hT<*)+Eg$E*!ufT6& z)j!b@U5+-(G|bQFnQaJ+L4Hiq#YUW8$R;28I;`tr?lvG=0=1WzMOo%ve;!{Iq zTFhD0B#`O4P^O*4?HM$)8`e*asNrxmx9RM1y6J|Y>+@X!_29%y*3p_zntIR7}~% z+*GqDYD`-7PRuko(KhItVF8hajH`@pEQrfOOS-GJi;sX-wescciO(FgX)KFiB?WvV z9aCeDWq(kLTFlWom!8ty&eQSgiC|g$;FMvp3-JfAE>i(sHxUZW*2vBQ6Ylsvo1t4h zV}qAw%G7cdY=v9X!%b%Nh}35L#N)pF)1fqA9 zI=BdIsUitH^mL1MmTgKcQYGA6o6ab^$A93;@*}YYq=)wOZJTlZ+{UFX%1{|bxjbUz*;eJ;dp#EA5QXU#B}2OxEX^z5;gYB3u)nxP6N?;ge>rF@ zi*`g|>O3^7SXVkyOkEOT^38)zp1eOj&GV ztUf(d>~7keT>1WyFLN^}Y#+5^*+f%CtSq;9u>zAL^*D*jO#Ae7_A}ADm+jY?W&M!u zRiXPD;mbc=^Ruq<1fEIj9?YKW`k(Z97C_-)SYO|y3$pqVz~ocbLFG542~VN|bdY%T z(?gtMb<mCHvO!r_pjiSUq>%8k`}qNiM> zVZfeubh12!F+={eGi;VT)nF6h@QA&lD?f6q?BCzn#t+xHBPVuzqFrRL;~&SJttt6} zugNG>gIyFrve0;(H}d6d$#BJal{azwqoyG?O3S%4b6iI`n4CBA9uhVg9_hicFZpC+WXL{UL;Q*EWxN$ftOx|%lj@gOcEXuNdU2j0U zhxX;KMFSO!4J(=VHbF&K9hOviTsAg-&66~LU(7OB6|beE%+$Y|p4kqamY%I=-_%SA zcBMpUl*NaFy(6fS^{)bXJkmMl=t3;8`s@fAC_^|!(fk{)G8F2&>U}gTsV2<3G<5-d zuH$KbxoyTCa9=p(PW^au`kq?Ej)nPgc4Z%@zaGwi3+$7uTbxaEYSO$TAaIfOMU1Ku z?_M4N^K$~b3{fSC$4qw|Xd-hSReHt(0-WGHL|NnG(5D%j$GYn(-RQlu)Bu!!mBH-v zJgYf9Gh!kdbYA6%tgz{ddM=)PkN#${)^9&TR8c8%mQ?yBhUajv?c=AD6ZJE5e{WQ8 z-xQZP#vWy(Y+)8%plTsCJRkRA84fr)($c;A>|Ab;UvKxVygF1sxYEnXK=Fo~BK9|* zJ63$o4Q#f?>Y9TzdBvD$F4dBdA~r>4oTK|@tkz9lod0y-4^A|Uy7l>a4c&gXER*B? z`}Z8ClB=%#dRl+xkA&yO2c2}zu0 zZ~J<>4bQ6@D4rfnpzGIIc@`svHE!-Ip0Bih<$tKtXik^-|GT%Xgnuo|@>t^G+l>f! zXcCpuuhhB+Xb2PM0OV}a^K3Yu7m7ZTwscz|t#*T7xgO{VPMpZw+udxHTo-}R$8u@} z-$GuKWkWa>v3xph&^YwynRr;&B7GYms5wuq`$+AcM!H-9xZl|}XE$u|&+C(uWjV}! zTv6$N$+6@eW$xmXo~vxJ_v9Xn4a1`R;j$E|ud;kg3U@GSQx-I?B!=V^%kOl=UAm7x zR7Io4%>iSWlpPLsS-La?2yxwxy(PCT}M_3@YI!=4Ih_j!B$E$1vFZ1}>mvTRSO zIoI3%=G8bEv#RAwK1E>J`fW>cf`ncefA5V z#R;#@zcapqpPST~2js3mQ&{0XocA_bBsf^ylyvc>ILpdu(^BrMXO8uvvb}p=O`wha zJp2vW!+7<^AzecH$6j?e96v;mQv3ExEbn)2sjKfAfV|58Zl9;3UPq9KzVfs9YY#HG39d?{ns%yJji7{6g~c?;QFG ztEgH^rmuW;+xKd`olbK!z`Q%>7Zu7es|s+*EQgt_*<4aZt}&&Fqtjb-OT2xXiSF&? zJq)r_QBH2%*|NCLNqxG}-fi*J6pXH2bCEJV^Fz$drMvEL30#d%Zq<79uR@Vym@_#N zqkEUXdJk-M9Dd}t>52c}&qM><{qQpo^Q8McbZHdws~1`b(lqK6&xJdp0FOG#`VBNN zG6T7?{FHY2EZCFsCmE23cm{6@83Sk3pZ2M4BA@1;CmX?)!F~PANp&~dVYG6E@rg^?`ojBGmYO|0Wy2t9W&Om9Aq>V){g@u`&^$1g2Dl5VrF zzgaknozC|6SmM6|j#WMu)SF^&wQPHf98Ssbal15f08#t5*!%=PG4o2MHZ=qt>%7EZ zB@;xwGATA^MBlXzNw4FK2ucrB1QAiAae|szHjD8EMDeGxo)3$ zDc(`f@-Veq*93+Jr?wApaU7fgal5-eL@9+(5w<{h8SbkY7mS|<4q`P_#7pV^xICnI zwT!b2qOIfwUw4`*Br9!BFu0)42Z3E|F#rWbi4x68Y8Y7xEq3s7JU>U$&W#CzL0}ju z)Gr6Z%6a$d5b*PJ|HIHm5sE-Uti?|d&}vu05O_N-B!)%8hZFkfJcN`~$(Fc}K@>~v z%K;ub_#qWxa8SR#Z{%W-Yr#h2gU~mHf>$jf+G{dI(2)Lc@V^3Z0;kpvN~E9!%!`m_ zN~Pmx@wIWH8@(O{HDubuQdIaPuQ0@uJkOLQNeiH<{on|De};e|1_23PFru-L*vcJQ zD29zLc_4Lzz>WZfaAH)8Oi7G;lk1a|=)zIB51<7=mvA{4Q}Qp{5r!HxIMpnqfLt}M zdh|g7d{MnjJDMUuwRGca@{^j8*e@XBrA;X55NFOB$tN%uSaJme2TC-EwID5OqL-PR z`*gNOFt~HlhT6dqW;e$?8af*#;`Jx@-dqNzuznn4UeHX=;5k?-FB!Zh3IYvEZ>|SZ z6m@BxoQPrW3*H$~IY#CourR0&n`*<<0vH8K$U!o?O9o6{uoE-V(j++t=lW|a6F?TD z>_H@wX-DWJAXK5ZVkm2t^kdgLdJ6#9$*9EQNyK804V*D0IbLniB;u0<}HIOz?=1mmOb*YL1IebMB640M~d5vHevj zloA4#DB@qhJ9yfULqsoM)3NmRx^tbmG;c{0Qm+n(sgp;MwJG2eBO~UlntV=Y`Hp8l zt^alG)GmO0#_L=7nE(Ar|L~8m(|_upj=yog3>E(51p*cH4%k%8kzr~NjY&X#N(IAQi0NRuG55?wHSTd?{spGyzpy)L^ z)dXxEPjc%I#@$RQB!Kp}HP<$Y^SRG`+iyJh*4;qiVS_Io(1T@gcEK3%kM|T)Jg7a+ zhZM~J(dc1`NEZ{I=o#KQfMqeIBvU2p_bSWV&`llTey>=}CA9EcfQpqKy z-!K{PGBbAXT&#UCqt-B)7 zaZHSRoTxy8e$4j7~D0j1E>4icDDE7TL zD;v}H9eewT`dRy4{(UD0*p}wV0!mUBp=s&(Y1Gn1Qf$$*y*P89_u$-r*FO|;@^_wV zPF@#pQ7*Uyz(INu48Rmf8lLH=Z(~R4@3EbGzn(op$3D8VmgJ+L7;(~UM3ojL#3?%F z+42f3S~TJ|?4}4)O3pCY)Jrpn{bxgaivS759+60kAo=GhC1FcS2^|$QDRm$?lCWZ4 zp+Rq}-dA_`qGZ9fCy~#o#8^M=)EP~KGI|k!(H5GZJ0Pbds7Vg-HH;eBzt2vPO8k=m z?e!Dh(Cky;Yy&EVoq#+?QUFM^a}e|EKyi|BMq=n2@f^vMF;VZuSX@2BGS2uY z#gpKGS4U5e9%ySy?u4N-_9d;;auJNid*tn&5e*Z`?ZCuna?zy}T&%Ffbjz|~Y8l<> zgMzNbnJw6!NHwkogbFEKK_~AQaSr=O-3WPt=pa>OL##FhQ%T{N(_y%9{3X9rR$Yev zvqzl$msafH*FN)R|LnhsH=-I^41f|4CV z*uWB!B!bAj9DEY`1P>-^4q~Pv1}ItxdiEvA;Tza>x+Tt|X$*@_vJP3;=-{~&(pQuM zA_{3Sy3M|$R1F?A1t^vgAmh>CUR#afpYlg1+gsp7BX-CAa5|oM!qCiaQN~}0ffzs~ zG;@v6Lhwc*K9Pw>kdiFdBEi21_Vj>|(U?62lCG=Mew*M}lHq4ia-AelrohbXILO6Z z^P)5w@&`IRhosIKgi{S#2z+#7S5%<{X7^k#^!(p_3Gb!)4Qj}~2gBz{ru~y5<(}`L zr&Ih-FgrwR;EaV#G{>z)#ghYR$C9te@)rguy#7g3K@q=8VAOHB#+Ump9x)>!Xel9~ z%WviYp=@}vjYn~RN7Kx`NfvWU70sVcb-0e`@8+={!%ok29HURpg0G|%TIWzUl5C>ZJ1ONNEyjCd^pH&;J)>eB zpnn2D^2AzHyt|M*8dM&M)=;H*Z3phTQJSLmn*YNQm!fwe7X`;WK?A-qqF@3#Xa70S z`mtZ0KlQKgG~2&=j?A%#;JyP{5+PtRi-!xIlOX1jR+IXdu!?RT-*5lV`M~zgJK;Kg zgh|Tv0Vq8cAgQhu<02qypCC+CXWP2^vzb7k62ekrprxfqxD*6e2Ssi|F%)hDzSUN1YT1?Fd#hWmwes)!lUTkW;=eQ$oNt=3xl!neQGR%>nj-&@~mtF4xP{;gYWTKl@UztvV7>;L>#TWz)Q zeQ$oNt(IE(=eOT#YX6nrd#hWmTKl@UztvV7+V|nN-)gUgdE;cxT&`GdXcCgai;yMV z!L6w%yn1W1^Vf@h=A~Th4^Gr~5W}`(No?X1yS58j$}o^m^EBtxUH9mLD!B+0fg}i> z`n@p9@JgM}EolTT2c>9>7tZTniR~6g21-aR$)pjCl) z0_6lDK#6yrkaoH-U5xE^gZJS{pa6b^an;?<=Ebd0p`9{lmjY0r8J8exphDZ#{~yu% z)sP_(JB?7nNMZ{6C@}Zp9t@6y9?2@66Q#QL(&M@N~$y(x{IgeD82-P4VTJ>F-z)% z2wH*Hl8k8-(HA~-MD+vK#6b}-(0PrRmcqzn2a`~?t#)63m~{{+?ed}oD&__fIBLXF z&OAdi;>R^8`s;Z6zokTwQQ#$H5CkM0mL$M2ytoXmPAtBy#jBtOl190rkUYwR6ZK88 zl6$+tW;w!6{;2g0igd*@o08;nn&VLbfpb_%(Tb|alg>XODp_zteRbVc_2_!Kw-Yth z5DA$hajlR_$5@y=~DOTBev@6FU(37 zODR+!O^O^Qaq7sBK_Rpl$5>P?3RJ;uROl$8#gGRlqzlWRq7g2$Su#-d*o~x}6z7yD z8J?r?rDTX5qUbDsM)QBd6()rUm50v5V>DMQ3xqe3AafpF$n{q z$3-0&y2yx~^lc_(LG2zvP7IWenUKag41AH&2${-(Q2EKQ+Fg5f($se1Buct=2`f=D zJ~MaL$gwu)6Xpij5SRf`wOD9oyc?lV69JlUt+WW^kFC~; zS#bHFmjw75$%MK%K_I<3+2SnY=vbvS#uh1FC`EwQOdeGb%GsZuYWnW_3{3dq8Sv&k z){#N-ahLYrGQx)-O18O9ZT=QS4a7+Wfl3lZLqR0DM42O9yszd&gY#n(q(Q#dOAF74 zWOFl2fuQ-70u`!P|6k82(3w5W+|P07PC8;#F$O6yqKwAY^70r^FHyJ=MMM0c0FF{E z(w0m*9%$K1BOYEC^qxna>juc%lhy_5PSWIs6O$?cP22SAa*^ z?z=noE*4(PXXozN(48OKW3hd|?0=X2Nv%m#Ybf~?!L@TD6J|O1K%vrw1Ao%7_0PdN zJxeEoI08~GMvS^_|4G~kyM$T3rg=A0FS~#5?=u+V^k3>Cqd)#jf90@%J@%nZoGL4R zo3Wv#-u|WOvc95I^zX3N_P?DIUgD~#UXS|?)RL@9{<1A9wuvzR61?qVgrN9Rq{Hd; z+P{?X-J`q9Cs2(>FG8E-Z%>HXqJUd#KO>31%$_&i+8;9HHDif3+uj&pE{U&?DD}g^ zt$6#%ntHl9zpPz>Hrg1K5lPNDP%aVPf6%YrtmST|PW{W46S@P{U^boY;>FsNM+Ju0 zN85J54ca|THt$r8D|;pWaIyYAq(?9Pr_& zziF}A&@B}w?;#fykBw^;b4D@Ozs+m5@5DPM0B7LSQm1epn8r7-^Iwa9YhWmZBmF5x z_PS`z@$TI5E)!E2ATbYWYL^XDO|qnA9k6O~Lpw~oA&m^@lxY}0OGpU8e;@sQS#5gB zgT@Nl5sn3>aF}ErJ=zt+7~)QfQlmS>=L76U(3YgY;XE*n*I1EAC5C=CfE~3>&LsGc z!V^b|7~T|9d(*bls8Eb?D~t}F3e#|S{9YftBnZP-Wf~R#XNzFgT8mhYpzVM)NFd`w zbQ2?;4DW+!UPbIYu@P2Ds9jj@B!}BU_CN*EhZHfqI;LYdZKAyv({TR_cyJ_FN6x)? zK6&?$6o#qCVi?y7v1^|t?kVmbm+@OPaTOK3=OJkf@s}7DO{=^QhbOj*A}c0bbQ-O6p8;$qw}@Ec0NysF3S9iNder88Kdt}D&hndEtt1_@Hcf-5!jD_H$vTpGT zg_G|gDGafjJR#ySdxdppte3V0Yg;>}JGV5p`R(wVGrQ>2y>w%r_t=j+0Q`IQFJ0Gb zRPOM=h4TiqQjSb`&3GeNyh&hi;qvQbH3bi4@6*-UJ+!aOx76rW+&5?N@pArAKK1`8 zwa?{W^PlWTn?}&@&-P!Z;QFHcvFrGYP(~Fnabg_Y3<={gm@(Xju(x{84t-;%*zotv z*)QJs_~sTC4()#c_h;Kr_1sk#QGBp$lto;`83Z~wS}@rzcPe^+_46)PgO^?VV!!)_ zER`#V!f(Fu!T1Hn_3(H4LX@#^rS<(Tf~vbSon0F4Z`!Q(LOojC#%QoKtFW~_#bNof z5KWY&ckX>dU0VF5#}F+<;b@&s;T$mQC>n;WP%<;lG^9S!y42Y|_rF&uK`j2NF$x5a z7yU}}mqf#_H?46)LD+*AAYo}IV1D)_#Av)}gZJ2SsMzn43{o|cZx6{VXbe_`#I z(+c>vVtVi!`UwXaHkCoWFxvRSq~j zHEfJ@N4qMH=_r~j1rtt9a&NkuF3LrOtUGUxFP{0jnD4s|UZ}2vS5ELBLCP6j<)1tH z^%@$ET_}W->Mz&^<4R&5k4<2B7UOkw?lZkj_&aXt{A-`|`&X&KI2BY!hT_*~u7Tsr zSTO!D`yPTv+doq#KBXIe-$B0LHTx+$h_R(~oe|AV$agfbf8>pi;mT*KOuumBoL%1E zE^FNZ?T1iu;lXt&%80?8RV!wj%>Sh~ts7i89uyw5LHa^$Ds)F3$ z6^^mw_Wl~E3w8Ir%sFAgm`X4Z@}S@R+XnOH`WrbTLw5{EnQ|CEtZZ%Y#@Z{76}`*Nu?Pedj+HEy`-rRf$$vrnC~|EQvsN1fPk zlkLrYZqPbjXhuk1yheDHSQ~i~vHP|tZu5>9b#HI>+r53r_ajTf(^hvcE_E8j$cXMD zFBV|eF#W6?!$*4m+&o}zgx#h7b@@77FI0a(aje)KTp)bU+(Q>RO0LmwRGKb{hw%%9 zkA2%<;Btsm+UPs-zVXfZiufGbU$2CU4_!X3wRV3a87mPh67hUWw60Cphu`#<+Q_fE zx5!D3H7jb6V^MOjT@uIr*a8AJgRG>PgXHQL%SH&SYo&(pFFR(nH-s1qy4*H+bj-UnOt{n8HdN( zP~&Nz=3Y`Ke$9bKNlG@_ow8)a(_*fxcxW0vvh++j=F}D%Wv``Z0Xs5n(sE=B!w+7~ z%15>ThOxKy(o=i=?39`|K9nCqZ4^|Ff1i#+^k(JNlzxiL5Rj~sGo21aiRv!?z{*KWMxy^xXQciI}k zZkh9RMg5yK?Zl0&G3{P5+kOll!{F_zxpwN~As=Xt5x;(iYsN~vEmJ;8N+bSlXey#; zd&tc-Cn=^!g@+Hb>QQ#Z>+r93U%Adwv(b+theO)6itfV*agcH9*aZ0$@Gfu@F(sIS z$$~lXDpy_w^}E`_;Dz3=z^GMV1FzkBY*XEtuzOMMRgZZNr6 zns+>6f>8uliU02qpWHYbfrt4VqqdSPBjlNBooBtmN;j+?+`StI0G_8c9CT$u4tp36zw^?H2#<Qt1G6&Ynqm#v>JUqEiLsf$JNc`?xrAasWdrvvE(pQ|x zg%W`txrr)uw{+Vy{1BZ}fLOIFvVj~;RD3GN$Yf{qS*1RrTG_rvm=ych6@AHzjP40lFXGNg_t+AWEC zr1{)^`EMnr;1S{+E^p{M+qapR@x*C)>sqn?hqUQEwBz5O^s~;FF(!%j&aX_s3Lz?_ zz~d6R?JhZF}Rb< zhhwOG1Ke#T;eVGl`TxWm&y#<*i|nO*=6@-?xzM`9zg{l%x78hz_f_R}JVpZTmGJrM zEj^HT4@Wz&Lv)rFcaUS}FJq9Pa$EwMzln&aq{J(X@|D9!9E4% zU>K&Gvse4;_j+$_ci^pC_uK91*iZE2x$U#O4P)u^k2AJ8oFdq7aaD&n|8o1`GBPFH z?L_~0{svTVSNLOwH|FWdkxh5{_}Kld<>pSvzY!{jt~6b66crpalFs6 zo8B%Q&}<%=5}7*Re}fYw0jwc=L;3{N3BKe1m>1A z^=vd7tB{CrVqO{gV~a-4bnUV@TKpcUyO8cb;Pk)pd&QdDoqiTQ7I5xj)Ba>L-jCNK zk+K^7YH{@Vd~HfQ{DogV|MlkT(%WX^Z|TiC^_Cv6=f!5+o1&$-JVuATxX<-`o>Kli zgVKwHFoRUa#nY|du{t`D{*63C7sxMiy$j}KN&32h|LxK5DYB~$?*+@#iqOgZ zMy_JyfgaMac5OBJlv~VyO3=^1sr*;ku{@mFjuznFChs4J5k_Q8(3xu_)wK@(F3kSC zm{zEMEZn6u?*|GpgV`MDxh@Gc%D@H61?ar z#WVj$JJF$e>T~!_r-J?;IU(Bz0Chb2T0h0a2mai8f8pi#sX5)>I;&xWBJ6YD&&pg! z?p6Zl>GFtLx%(}fX77mV&A03*q!GVI~YQj!uI8I z)K$@8Www!;$BL7bBNsFLN%iUaI-fo>V?#sIH_^_`(y7p?L2a1ZR_|Xriw)Pw{%gQ} zU(Is|3!|Rthv{ZGac|AYmB!>_=7|z8#ByWx9PfKCmP}7f*Y5q!Fjp8>$V;|No9yp* z1a({FTDKwaV3a1<^Uu-f>$h~TisY7rBND{XAs`=23GkHQM<<0bbZoCz|2cvs zwjo~9Kiv^3p`GD)gWgO>$6Edm{jF0Uc;k^4gIfF^Hc*pQZR|SyS+iKhs{5XM7Fn#Z?W$*= z#f#0XI_p_yvBjq4pFN8#*6jZNS+m$;-|Ekv#TLt0b(mHhxJ=T{)sa&s+Veqx3dDmad zU;XMvrWo^EOr@G=Eb0rAWe9(hCx^dH|DYz zEk-&w$gNiXET@-qc5a1I+ed~8lvp?%*4{NrJ&7#>5MWHQ_{OTt&Mfm{(})IMxS`1_ z$su9HA9`PVQ#zXmtCxwNx6)Nvtg-E?XS~O?s5Qz9DZpL#7%oN{x??U_0P3jLoBPeZ z8H`-Qn?Ot=ifoqXY|ky^TgH{SQPdUL29zSc_q5~CG-U?D6>2gK+IUB!9sp#Nf!(K- zF77JRS_%n;+Qk4F%ceyZam>w-N`o5J{99Uo4w!+dbNNB&^-|-e^HQQs$gtuYds042 ze2b=`n|2fSseg16@5t5yE@I3t~QuNE~S{NIY=`PA)0;aIM9z~N_R8Oiw%mDiXb1H zaD`?~T_S8Wd(ivn&2MIG71U(lycm&&dnE?Ga#)< z_@>Yv9E`K;?VqNvKUv9o{pU*}E}z$Ob!LPD#Fn+3at~akVTRfRuf6aoFJnO|0Y%7x zlSD?7z_Q-kbd?kTkUMudcGoE>;?XM-_KPhxJ@hQISYp-s&!5GM_4YmWEce*Kl85pV zbde@CiCk(3zUvEt`VQ+SUpff$G+#cMFVm^fyKo@lu$ zDB^Vb>r*Q1GxKyBdVO8n3}27EOPOo*p)E4mnqTaiDH~_fWGF{HYX?^;F{(r#;Lp^l z%*|yup5`SoF=d+^B&D3p5i3$Po6IWowk$GAjUx%N1$tA|B#UXRLBU&jGK2x`T(C;H zh+X|#59P>Co(@b2D-XhkdL%bagPd*2ZbLppRRir<;?<(ADS(leBT}0n*z^n3bCuxt zJn6EUdLBJ?o{feXL_thJ^5Vt0Q1HzgxQ~$KwOjlG)fU#6w`c~6Kp=o6z)n5QM2n8z zQxpXCMEPo4fC_}GGty;gjzrn)Rows&h;J2`KX)jPDzn`(h$+K zwo`@>Qv35hmen#`8&=OZ(}SJIEk5%Iao%g#d+w-=VNNkJEH zgjzV#j2V^IML@vrI(DQg$G9?`Cs1>rdL|`FPxD0pTP21p32NtpZIDWq=krX;ws-#1 z%7-;6-2~(4!9!y3O)x>jBIlauRy`l+k2Yg2D!GUtq!ubh>mMZ!6M_*is$So8jgNn! z-+y>3J3=Ceww$yjv}*9w*!2T(=E_t>X~9_7^91YbO~sK*ip$54hFVj0g+lon8_u>Q z-@ALs-~|+%(LLWjG$Lj)qESCUYLJmzovMREPSX~@Cyt%+)h`ktV+*7#oNja^B%#UEh(Z)i3?H0~KY7xn?v`}K zda{TDN@Y?FC+f)rTZqziy_s*a=O~utbP@>eRB&FIbbT+;jHAzDC0O5dtKCy%N}SaPRZIp5uil;vixM*%*{7w zC$p-*4=iTJ5D7S^|4H#RnM0~9SernKL0)aEQM>!Z?po|R*osrDBC19fLLja&fJ(?! zq1Pk-%QKO1%_Rb3Ya*u*1lpRllm%)op+R|Yg`=v}Hi>GIa|EZ3yC#ZM4Rwfbn5mgL zO&Ym;wThP!f0jG3Fn|nb^AePrPa)AtY)nfa-;NhQr5n(TKE;nYIAkPZ;TfYGBu0mU z*a2kKcC1cs#Ie{?a$Ld7*ULV+MIq4PueVLo{e^hS+U#f+2fxMM6PS!k#BCkO9Ui~Scz!r8ZXEQ z^TmIXH#Nd(23@sgGE#Ws=KAD}kP}dXc_(F^uo5({d0LAxN>w#R zyrcC}X>&>t7XT_a&gh5?3eCI4NtAlZ^2oO>@q+}?bg^UB^pKdMn-v9YDLy!&td@Kh zg>6BWiUEdbq7Yn*=@6BaiTISu+3dWi`5@+O#w&FJM??$WhMQ))RUw5g{WutWlK#;d za&5#h@vZ~|Yz=dWPNYi1i^QRil1X-kYY0nBPDV6vZU7~(R+2ibCSO0WDm~W5<~C98 zrM?9u1xH1B%4jkXf}SOxq^|h-fB)>mLiJPe={p*!Q2m-~sLUXfD|Dsacq=(k?Ewy}~ zPfDS5_ndjCr8HkSz$V_4N){ay0@}%aQq=louL}^7)}oRGPE$@&Q!Lj7E^RGaRO$2O zElfCU*Be^NB%Ti4orD{Kt-2#VsbBhFttBi7D^10*CIrEC$b`&D$aK{(Lc!Ja`W}L6 zC?sOJ>Bqt)ky}a#R!o>q?i{7P`b&BuXH-ckqjt7H`?`U1>F*rEoA0O}<0t4jnOpp3 zwvS8f%RSnw9Ohl=CoMUXF{rIj3kZ4>ZdP0oA42z0lg!1Xvo%fgCx<=8y`|=9P>vyp zC|0gq-K%N@kaI=|OSaGo3QBHG+<_335^2?9>Nfg=U+J-W=Rsd{7V(riXx9mDE;SRg z!B$(UrvmCJg(~+_gCnm^C|c1iL9LK%Qya|pbkv+(n@K&sbM(hcj7`Xb5FL{qjC=|H zm{(cFN|WS@5vpQ;M~nVh0=r6YK2+r=9Z0GwD4giXZIJRPb-G^LQ&(wVQKh*&`N#?M zWTi|v7Aip>o9Z|JO9je$S9q_#xYFz}!*M0Sb zC90Q9-G7~J{KZ~+8<7?m$IT(lC2Ub9$t|=t&&Ego<1GBd&00~Aq)BO2X-~C^1y39n zjMR^7%#p6n+giekX3NnVOvQcwpBec*h zxyM{28KK^YlPw%~q;%vNv)K$KHwX?2PJ`B>-nA!WlVJ$ClS8w$Cu9af z3o7oqwM-JnW`q$e$wvyEZ`iKx8u&kpg4E&+I*xZi2=2^8FPRGTHGi{{Hr}HTg$sS9 za#A&fP_a;)oF?#Dj4%*@Q*al<)Y<1>dDJC|kt#P@F=D`zffGgKbQUWdOl6Y+RQkwI zQrDC~1)(x;t zFXk~8bUCSiB!e|J0Zu#ry~}?9M2G~4h5*c<03aAaXYBx85b)cco3axJyo6`)>|mWA zfu0F2BOH(h5F@2?~{ z(ybjP1h7yWuz-L7aR30B8AO^g0AjlSFC@(eAeDc=-K{(9(sIwkUy)tgR-z5jZnTOVb8>t}v_z^#Ao`g`aP zU(V0d(&W^fdLDhAW{;LrD{7hh(E8&%dh2g-=>PQkS6iR{?klHqlX-t`{r0DSI{JO~ zk)QhPr`GyipFiD?@w)QzMf`72pPoIgr+Sq3roH`2O(oa0pJ(w=Q@@qBN_1JPKe_4% za0WUpX_C(*O$`FiMzM8ggeQ!4M|A$s*>96;+Q}k|Q3&od!A5(=_Q<(`qv=dj>o<=@ zeRO9xT7>l)WO?u|K2R%yZCi))o$i}PPxyfs_y0kC9B0p^Px7DMB}3PFsg;3W6@T(2 ziN;17bOv>7FKz^;s)aVpcJVgmgS2zG^L?C74UbmMsp!~EX(*pXkz};}ySm~KF&x`5 z!$%feN0|dRa~|6+Kgn!evZpvg%>C|(hxl2F0dEZv^uR+^yQZ?PO z`avXE$qx#6bf(12EmjOvDxc9iFZP|yCKM7kJi_&}L(~(1Va9LqKrRIf=${GePNavh>nG+J zgEvLH_JpxR${^dETB5hhXG%xRZA}8@Mp60iAv5p$MBDEm_^Ktr<397*d?&Y~U$lO3 zejQ`D>4z>~aVX1#(S=sb>RS0`G|A@GZ=q(*k-P6uJvsA94C}A`i97>h)7Zl4l5L5?aZf7b_(>9MC zWK@F$e7cgf3_t6a6mu}i@F^5%syXpG@R{PFW*H74mv9KCU@}JYq zbt9<-RmOhM9@RUHa=J-T2@{)ne@6%c7=H`BW}@58rV<2;bty*8br3X1v@YT=Kd+1TJvo? z_m?~6&2MPaUlfJWnec*C7Q?l90hK^Yrdn_RKHlX$sJ-ni=l5=umw)k|j$t|;bG!m!T zk;bL1VO>fE(MQ4Gf3Q()ZYQ7ZPiX23T{fA4a3VDP>*a4JZImrQ-Y)I~YJzRk#MP9J z$B_7!wsFHSxnOkhyyz@tfBg zXZ${GQ_ww7ev6MfQANBFcI5R`niy8-c3TNM82E=r37Vr^Jo+n}cVY|BaWIN9U?`jr z-^b^z7KEpCq5rFN3fueoaYBkBMrKD5QV5p$$A!oE{q^~G_%8qXbkn+E1K-w7?Z9uu zR+ZsuFqAY~bep1_psVxRuxxL+eEB#dKIpcJhw&-D>aqC03#B11OzBiR_3llZ_MpYr zqu&+U0;o#!U^xx+9QT!<&NdZ)cOI6BSURku!rPAM0DJDfQTYFC%c{1z>+907`fVXX zTG}?>JC&h^7ZuobR6rO;gm-n`v{b#sD`2r>xYQ+yc3Y&-Vve7hz@DZ|X?5GhKPWx0?Z5RpUi_Kqyydg% z(veDPbmVlyG5cL04R9kh<}*yIZoWG1N$heDLq9}uw~yoEdUvX2?4t^1eoyyL zJGsL?cg6k!QeHd`!DtNVdic8H4HS0|q&k}3@Kw1hP+Q}(I1tRFLE{26b2nZ*PHdLE zGUw-;N2N<@=TI9kEIx2OMwpBS*S9?HhR?sLaI34l7+xAVd9?6T0(YHp2nM+rRWtIJ z@FZ0ux(sxWYm;4lqi&}}s~2|R_03+TA-QU@#Mpj}18%iXR6Qq)_Kh<8QglYuLpohw z6NIZXsRb>H4Mw}uk@oHJ`|-GZ@i_V+A1R~rJHWOEE-U^CJ`d1!)aV0!^n)&5y+?oR zsWfzN{rZU4UUvhvEmllbBpP)d{sxtD$4(b9m`LzEF?a#z!Hs=?4j4Do1kcXH&+yzD zH;$@ky2Y5n&+WIrg_QaFeA-J4ZF0cqj0*doIEZRZI6X~yNa?okNkVOs+1i21W&M5P0U3K9>^X2h_o`Ck5?hDRg! zKRMB7ecQl7I#Q1+bCZ-b3JlwW&mG&YkD%220F^zW>}~#{SsUL0fiz(?I}+8UGfi|6 z@Ue}Ol$m>4iBr3C1c-el`{$-3^cy_6TdVy4R5dSfBfqc{2p#(m|G%GqXP?3Uex^vG zCa+x&&!6Dq__k-N3b!Fe3jYeCyE{%B&K~wjvG8}C((a6>Rv|BX&-K^Ve(Z00_Qqbx zhv?kcLvHwbRIfg^Qr{%cdhVb6r6!Ds=;Et@)M;a59K>ml{Roh%8(!&_#5E#KJ3YI0Q`>5V`ZlzPN)7g4;3O|Yt+A=S^POBf;c4_gL>dKo#8}p-y zbqdCk>D$k15me!?%o8cU&@ysoC0(>rJ%C9|74fvLJ&q- z|D0Z$dfr~^hoi^S)LWt#(Q|zvOJ95eQmfPkUV~~XQ(5GEBzfWgB7)fTX)w87=#qdc zQ|dl38%W{p&OvVRY*dy7Ih@Vlc6h>!gO&-=wbF-M$mL{1tu` z0_|0V?APhS>{T#0KRdB^{}1+N@TiVN{1T7BFT8($qDh21>PPO=pLFN1y>4TNhb>=? z?bG2Zbxm#4olNnWpoc%35`g4|I<~{-y^8vJ=sNxFBqwjUQf+}I5ATX_zfF=x!m=-p zQPhup8NapCzuHIM=`G%cAM*cCMThf>l+AhvMo`8Ha4ESjYF)Q5ZhE5?*1Ot;e>hMmdA@jfIrYX_~Jev175)9lWE8g=Ne?&EPpwV0QL+ zeD{_S{Kvez=k2JMK3)9}3m3|N8X~m}dIYF2emI8MtwHq^cxC(dEf=Qz_a(pn2Ospm zeQMPe{kp4vwYB~VfBe-~YpwB(U;JuUYg*&dzkjv0^6r0swbd%C{PI^{t*!q3Utg_n zjURWCIFCCwr1`}^Q-|_o2y6^(p{=24plOp^lfB!Ax);53d>F+`>Qj70VIBB*xgL$vS5RYM>(mD5ENYV~BkH9xtuw?FanCvF z$&&cTyG|2qzdW}a(C*<3&(kWaoMKa*__mWP6FLL&#`VN>H1)G|J`Jx=rp$ZWl(q$` z1BPvGN2*j;3^r1gQ+1arUOeIUKd`>{Z)yO`D>7h$w-++?@(RV;SH+uC1m@xJ@Wd?J zFl*kB-n@oMDM0FX?)l$Tk&#obuqQ6F(f0_-k_lChQ572CXM z;UTZo^1P{^O-jMLE|GUYq=pymFd&NTS0*$lScCxYjTe$#oKkeho(jL6}Q zWk4}=FZ2t<*f4g!G%bZP(sm{1Rg#ZUZsBcWZ*CV}D;MUm>1>N)U}F$2w<&PV0jc4z zZHv2Lm6mB$0bZaLm)|eW6BHjp}dQg_s?;QUz6k|q89j^5_7Py+GZjTR5~p3pK*ZsL#n#|!fL9A!SUcoqUZ{+jTSagwBp zaKYw4&qpn^{gBg3r(K(Npo-OYi2u$P` z{(uc=ZbM}FFU_N$*%|Y6p2v6e>7F{99(ZGs2`~XXn-WJd?m0NfhSlR=ErpnFc_Jf` zyyG*V!Dme?CwPNsaKb#|8d7qH_){(9H@k}NaW#v}bLP(EyN>U-y4o>BGQArY^RSMQ zG)U}4`@ucwF-cVN+q+88?=^?io-IIgj zc6qp~gtRQ|+EmRgH8Mp6+wVDUL`@pg#4qpZ+4lCzp*NrHQElQh`%<4gDOk?z;!}Bt zzLYPIXT!;Gtco_20(*dMJi9s0^yeqURFPrxQO>S)P6(tm%W;7%K^J zwr*{wriF5ASDzo&SEl{9M@H2t3R=pjuMIuV4Gt7CSG6f^eoe$at0?bpKkd6v z>CgSJiq9tSz5hN@S{Bc^RiwDxm+~&;!LnTKy;v1YKuUb#5no$F5!Z6{7!NQm6rb+2 zx<6eyiO)W~uW0#Ijx)4%9b-pRn*NnxesKpG1@cSGPVea_dhTd(ba_1SjJg6oQ3*T! zu0yaK@8$Ww|8Nc7Ag8Eo|93cfc+lcmt|AwCG%AFv+HT)+^%<}|H`!=>S-9hOT)N0@ z;lz%9m^&=t+`(>+3duaj&g#SAHY1fdnjQ}ZOsXo5Fx{(e1CrdseYo1I^6vE8N__XZ zg(vlz+KO0{X((^+UHj7<=D4~LLbEWJAJk6%T8Uz4V}IF3^p^R16Z*6I5s9vPvu+nM z@HuQjPS;?I9qS^+*!%4xu(#R5{MCXRRl;ojB$-RCai}K5B$D?(AKjy%_oZwzk2VE} zldomcA1}vLt(?ljzOu?}J-9y`4@yhdqSo^%Q@@QPh;}g8Y9OyuKjT)#*betgfYAoAMQAC&hof+S7|`L zr!ZY-`A<)JjeKxFCr7%SsX281S=w4LNw~=kt)IS&Kki~waF;#EH<3IZnCtoZnR`W{ z>JYDv?nV8@rMl9yt|@(OQe^hya6dDzDer&FRSM}wd)+E!Sijs5NU?}B><#6cc_y5Q zA7yy2fHHbO`rmw*L-O^EK^(Y9(AU9Q3N@DfU=E&a*`FrAeZ!p9w{iH(8PZc8sR=HLDfWYc zB2YXkc9b`9588XShiy3yxG)XEFpJZ57_mV*V5H4tZ6AL)Zw!2nYl-m#&;tXc5JlNB z$PQeOYMrcc-_CX9yI4zjxOkJyApwLlZW@4OqGd{>@4I+8-cdpWiYNo59(&um zhFC6=i%F5&k~SaXjkNMVExnveFP)X{=_={&tx3wRCo0g-r7|Je z24}S*dlyH5fvBF8xa-6yt*6#{o4Ftb?3^50+k#rev~QBV?AWONWJ3%FL6UiFc`5fzbqQ>BLcDph`4i1>nU?psnByeqxf6gbj0$tfTJ-aJ%(P<| zAUOz*3R|Fn)Rs|$ro#yV8RYA~+Sa+a_Rky`dz2A=wSsM0BzI8LrP*KmMTy;%#4@d* zQ!PmvioA7*7)nK&LAKPRQ>Wc>_S4`G9<>n`6WrwcXx7#kBaO9Qo<8;@UA%A>0xdo{ zK@=vYxnx5iuM!~lB*2cx`fv1>6)o^%=W~)W8p?4)M}xt%!z0l#wX8C4bU|$sv=j&y zneCWb6)9xFh!iP@C0G+oUfkTcRhYT&ewyj$wU`dfgEGJfQDVI?hG1HSaLcGuO#fiL z{nc-I2j92#r%J5&)vs2q^!Hz1t!jl8{`af**3wi(dIt~|$%KKIR?n#mIFMY}K$cdH zmIjwZzV5A3r8pymNic<`B+-#91}BA_g3iZ1kKh@YgG=sfSctg+2nE11Xp`8Sizd)k zH90xYJaV&haya#l_8V7^JFe%qe<*=uQ^b`>Tq;3%N*YCbt_e2XQILB^pU-zYrh+*5 zP)9+fS!=J-dWmS0YKh*xE{h(|4EC6EEwfVIBhfI5jC)cGkBM7Dv8|h5a88Lyl18$AJX@lk>tY_x`5&WWi-YE&=hWF1Y5dEq~1yU2oo zOjtxJ=*S>jik&EEMKBpO!^&^x&NO<37|Ag#$|wet%7-5DtyGkt_Ey9KQG{)edAgA( z;$%oA);a9>m@+}0bfMUQt-ztKQf-bWpP12^<`#}HTQ-^&k{4__0PDq$k?gh(Sa_Oe z>GU5F zI?d?!_*#ycoVXCAhE4E$ze+GL=Kgarv23=~kL>amQ(S(pHCZBIws{11Omm&|3#`2B5h zuE&zJh@Mz)^64)`!X;l!67V%R{of7Tfd+j7wH^)I^D!m@#sD+}`>H8A6XR=GA@0sf zmLPb*OI$NG4)UosTrUY0fNLt5>$p3POeZf&HMx~)Mz+uz3XQ-Jp*4J?mpi4Cxk(ZU zfTWxfn%sdGG2k(Z#3WZ=SH(6v&T2)IdZGk~(BZ2iBKHI3Ei<+jUm3lVyNRV1YQxhd z;adSM2AoWj$l^+}cK-B=oBtT8!C(S*lC%+xMIb{ssKrtg@96_G?Nagzo}Ou*#Q+XZ zdM0r9BuPmW7T(vACgg66Nt$bk_Jh_$sv5QsFC8aGpTX8M@f-XcxEqWwG}U5Is1zfO z$wF`hO;R+gX${Wt+Z-qnMnJR{7fF-_f0+i9>0M6Eqh{$*un8{Nanl0uxD;H9kyJzi zXKxaI6oOLQXMGTK-M9|Ypn*v-WHeAsL7!ZU2qfQ7c`tiO&!?8q=+8?HTcmb_-fzV& z7f4HzsPRppI*v*f4A!8+4VrpuoPBpn%@06_W|X)h*JUIj8agQAMepp>gagO)DFuo6vHt)4j>pJW!Phr5HF;S_YgWz&?oEif%wi0J%I;; z9W}UVGRQC_v;@ilvh6eo!3d{iuz(0snUFv&gq9#sgj|)~uCG?&17C`x!9W5h84yF1 zbjOkcMw7?AVqay!)j$kL6hNByBtAB>O-X#FdMQYeuRKj-_a?I?BkjP3ayvVem;z5N zLP2co?Rc7D&2}wN1A;Fmg^n{c5zZR4@i4`-=1)AFtV!CKZ>r}h76#K;)6J!5c@lzVR}0$L)?$u408_UuJ$0$fnnHG3d~{yl6d z@H9up)#PmWz1(FLMy#>YdL?xwFg^?<6-M;&$o86p-cInyhWqJ7vIo5qVNf;XlZTdnt8u$CMzx-}If1wf^dn+wg&2}fbMT}gV3BtTp%v<_9oYhmUlo0h26 z-DYf2(#Q0GEQN!apnxouP;EISTcQ)-BCxa8oP`v@F^QUs85jh}mL|Eu`$?wlNi7(# zsivRU0D^6>dxQyNnk1al6j(4373CF^jID>mh}P9`vBTBWs(NtKKaY|lcl2C+rro@Y)G zAzLB2jMq-wE@NsZH+4pkum|>oGyQP2c&uyx#9uYgKVuOD-4+&fkx6& z#jaTUYr4xRG@y*uK*}_rV;%d!v+zT5bktKm#OtBCn0$8ZD64cYGhv7MimkB zII}J@F^<__UIjCfF!W+du|<FwV$Ew>4`gHn7fqP#WKpkd+Yj; zNA6Q5MKvXg^h@v*(^|kP$Xv`Bgj_1~mI$hh0UK<=`BRt4k^S_#6)}@K;95_>2vH`{ zI5iNGrQTDn1=cYC$>RIo=I+rf9c3WJnD1t2)&O}M2Z83Ue2tLLW;;1EG%eZO-WJ7B^w0t#LB>r ze6bUOsAMGtdn=ku6zG1&onA|eVz!QHIo?ASLIg%A+KtO3mPFqVI6*CN$tE^`+Wt8hD(($<;Yck3#162u7iPy#i1ESTb>ML`#GhnDLsXtiyWCrLt-c^vjY7)0sfi6PUG zCoqy(uCbng#T%GyRV;ZiEm4!TZAu=K7#iF!^L2A;DJQkW<%k7W5ox%oNl6GJG7T=E zjbN2IvmXYa49+P|ibZw+rQT~XfeaZAic3iT>zElGgAahT78}PJTy*OvA^>MVn7?QI zpoPICq6E%mAZIblncN`*S`h#wcu^v}#$-w^ZC3>)%z_!jIp!t^7ZH}EOZJ)h*@`*{ zF()7)a~>1H_OU(FhSu0Dyo206nTR?g9>oT*sXjX+aX!wo^_4 zT(KfEFg~CKFcAQN3;@l{02qQ52ixmv;6<`6Hrw~@?si$*t*nLnHsx4SuI1h~ulw$H z$=XY_&?MkL1R#U}2*HE|q6z;$Kj8SS>fSGX@^{ZY%U&V$e(mKqPks-zA8zJD8++^| zk6tLVzjfvtZhq*`LH&E~LBI8j^p%#rmX^7l^sCQ(eS<37Pg~=c_UT(c`25pB&-WAa zU;oR$t-p_-)-T9!^vaWjy`I%ll_m6*{^ym*eYy5lWpT8yTbzjv#q4gN> zhdMJrhKv}H4Z@2__1KK4UMD?M&ODcnLsvgDH%C+J?3on%{q>%1g@(y@+^@Vl2$k#W|c=7)TxONnkwx0Qz6L^nn%SLoi2Mj;i9DQ&Dw%?Ug94tH_^YsLia6@7KD zICg2}$@<}KYRXxi?Z-p@rDEalAl{z)DNs>$D&GWe zskyc2lXvIJPdC()>F{RQkDX5Q)5ph7r~m$AvD4G^=doj_PS2jlkDZ^cQ`0%&kuZ2; zXn)e}ZKC&lSIc$vUH37s4V|zL@L&Cu)-{&Vej(SGyvbn`qtkM6cMfQ;he zMR$Sh260`Mz@SRUiH$Zo--<&UnWJXvpzc&}H+1VU=I`Jgx$-Uhys{?*#Vdul*eO4? zkN)Cs{|)6-0oq^l|hYf=j!ukx^%rce?CFUr{D8p;`RGt;=&-_ zTKE^(ErXe^2j0djO#Xl8pYM2o&G}pCmtJ{C$H?^ywhNR0b{^eHQw8{J7Z2Tqp?E5F z4&f^B1o?34UrIDLlI+rwl;(Sc(I^_QGG6Kxp9`a#=*)BHZa#O0KUZ6sn1QvFeBW(V zTJ*Mz?yphT_S=cCdq4nvS$ZFuOE-9#Qzyi$=)81iXzK-Kq#N5xbn72%?+m61`vxas zrTU(fUbf3SFTKxBEaXy{KpCv~x9V_%`_k0JNKI zFyOA6-IXcBSM1+pHj~F;-S&gDbxC)$vD_<%c))R%UAnxl-XBdRX20~iD=a(OHf#j& z_TWE!JD=$1uOs3f#sHlwQX1DrJJdDozH+sF91`?PN(JsSinB9#qniuG>ZrL&eMg*% zXpa*g0%XSMT9B}*qA_pKybcvgkMlM6OAbbn5VK@3;F+&Q=D7eHaHjRw@nx?pgS&^p)%B0 z3qLQD)VbjB6Q=kZxR7EjfT0rJv=M-qokD+wg=mj* zSjTRTzL4GUSJWql|MJ3ohPsz>cX&0sk83-{T;vJrD5gtC(jV4xvJww zN31qAhAALE@UpoFWK^CwY7Tsk30$0fpY8wr;t%ip^ag0FzzKbV?$7;nH^0>0_nFkJ zt#gANKiWWAhkXY#=H9nZXnxu8Z^s4abeGlm6xyxQA0XqUW#K!&r}KI1U3&Gy%j0(K z_0Rl4Lkm#iZoB>cbPsNa_1fU)+grPLeh2=I9UawIdG-Cg-z++TpWnmk6Z8A%9$uyX z5nf~oV5i^4LVQuW`rI7)@V4xHLzmRR_*M^{;bJRw3RhUd?xb=d@Eb{daG_T*h(WUW zRHAcTFaL+rKCyeUD|Ps@J8BMZ{oU-+{~>*A%+e}G!dKx7sx!WSxtDJ3##6+PZdV0y zQ}O$<-6R}Zh)d=L&lod%wb^Irc;A58e%vv7lS zb-=e9l)5I}hs0$jIXdu;$>&*Lm;3XyIXaoST>6ggKWBk^$rosR3XaiyOOl?NlpIFu z@c~u;f?2xE>TA7E4iBU09#+u%;Bg@rKZ{i_B0-&7A9acX?Np1Z$=})R!|IpIoww~G zrTO@TYrg#34`08{I(L%83ZKrCIpbC1+OrRld>8^F4WK2d)iTk(Ows8jC!lrugVX!xD2vi%?DZ4Z;Io)VLN+{h<&FP#M+{zo~m z+docE@5f`O)A{qUvD4G@{ju2Tdu3LGqx@KLhZtCB0$y!WkS-c(`)o4`=kk9mF8SR# zo?dQ_N`0H&*YmhEuKL|x2fa&-eFFI6X>Nsvs>FPISKpz;ZSFWBp zq#h=<8@|P-Q&D^BrjFqm%*^iSdM_K(zbvZ|p5LyyTrV)(IF^;F3pl*4rw-e>)7|Ih zwR&SKPPtDx!QJPQoVAZ#4}b$7yJH8r1{J%kUwfyq#_sKC%{5d?TCc+nurX==1bN_G za|uK?$uSc5p8%V^{d<19_&(g@DaC}l4>`S?w+2)Wy2Ltoop^X6N~%-ieB2_1m6S8oFmcN@ZEjQyr^gC%=-)zp;H> zT)C1>8!3k`NHO%`bZe!86L9euu|(sY!7r-3NqJ>YAAXs~!EvX&X8$5zpMYO-mdCCR<}O~&V9N#HRhO*2=KR^ZZkhtR(9MiZXa+fXkYg8mGn61Z@5eE-DyCon$WM|>TfR89Zhbk^zes<+=d-#lJO6W~o_;>%R7TdOubjFG5paa%hy0DJO1DwWi%K`=M>Eed zUUHg$31gk8usFP)9ZeEhB`4yccqA2DuJVF!#;>SKZN2sEx^yp_>I|Zi409VTEhlN= z!tNWZ{($1zNcs2*h2@Jne$GE{h~xC=eLC)3hORsF%rHCZ<>R|tjSXZ7Y}j2Mn;u*u zxDw_=v-Gqy^K*JS?i_&H`|Vdf@@*N!|1q*sZj>kZZfp>xBzdzcoq=cSv;WfL^vyl< zhE8I2cq`74JIdgdWk8Jmi;eDSBBE$t*2#2nTR1Q$^Ir*|!b)!5l3%gU^%R5TQ5&x~ zst7MHUH0)l_PeXXFkz&@Km1B|Z@TARkb~M?QqF!a%tkAHpOou1<3+E=@Izg3(1lsZ zA9VUB9mjH~ue{`V;jHKAIrKjML*748A7-t#>%X>w;JR%6&~O_JREF8m6>tZ2IQRAF z-F$O%jJ-MH{zhc=EFq96IN$?8vze{Q4w;MZRsp_VL*V`Fp%44))ExEk&Dvu^90w{w zj4OIKAhAbkumW>_&$!(P>b5mEc`sRGVx@@q9?<>1-2gHnCYR6W?!p>7Z=>#^fBRlW zOYJK6vN2@?k~k9_y$vD;x6N!Imb}G6feUZ6%`W8 z9&?6V7lyGz?ru<}y=!$|=L&UufM-TrUa#VpGwTnFOFjWotJSc&;cq$jJDvO**1i2{ z51$b?&^@=+XPWv%HOvEoA$;_J4G~?7a}9 z_25qSF1Koxh{o;C&Xk)WL;s^KzlSQ_&(GiF>CrX)RQD{`yS^~_*!r~9CFML0PwlwT zIO{ojF1>E1hak_@f2dlPVDT){lgS!FoV(t;sd{-CmFgRmb(Ly={rN6UWu~RC-{E|$ z)x74QiHAdli7DT&y4cNvXutG5X$*g;=u+=o4fi>3z%Q9KZI4f1T^H|)clyQK6n5t! zG@pFy;BWL5k38A!?I-4m@BCHpSkRLPGNQb;FNOHbU4mFJ!gGHPxKf1cuD>=HedL!8 z-ej7e$!hGc!4oxA=jBw+*KpzoIcrZwOKMrA+=_i=e*$pVhIW5tPjA4(=^4G)MV4H7 ztIgB50m<)Oskvw8zBed8DroO}C;K1mtKRZ)FmUPbvQHRg$!?Xs5O31Lss11ihtu&R z7rwyWx^w%FU5W<5-=f=s&t0hGYRQYkj_$+4WA2i=Rd=GSIdl#Edmqifv%KfKKpteM z{Rn2`JYNTsa=gk|53T6A$oyV+Q+eSb9~; z`nBwWQ!k-2^3llkWHrt++VcHw1@@Gu`1QxMe{~o>9`EqSuzma)d6Txy-fbiw-@H?d zH}II|L*#DGC;S|L8;ia1F2>JnjvkpeLEpi%_kH*;uAFCn&Qo9M_#WGJKE8eC)bN_T zfz~>{JnVQmKK{w@>y~@9^+bw0EE+#yLx{KH)eaAZqX>}YM*EieIz!+Z_Yb#5{~7TI z3J&}@GC$VE%O+Z*=UrZ^D+hXYKBzzYG`xp^W#fIU_2NEw`W+RQ$`2ep7+T~Ts%Gw> z+wMM|FbyoY^n}`sujf2-nP~4hS>IZg2lbWvb@;_Hbh|g$J4`0j0a&Xgh6}IAa~M#i z%XaYV$k}CxgMkCnnMJ3zyZm+P+AAV(gFGay%t$$$GHu_dTx< zx{*Zo@|Sh&-=FZ4{GwS%2f4Vy+(7QH?_KQeXYz8?#K`1Vn-=e*THi+F)(v~=9{mp= z@mj13C<`oX?3C?Gr{y{-km>KOCjw}1JK6*BX;NbGa2e1WFFmD}Gx zgbyIQub(Pk`0~6C^#*?9afV7R^**B(qr(ENl%%7j6icnDU*5Eu*Y7hat)y2G)n0E!UAbGMs z`GN26UN$;7+WWqLJm%T2od?a(XZe2=C3C^Xq}+3}wd~lnDxUV5p>7`VJn^W6bpE~i zOE1F9x03WPM|S)4E#Tv_WZ#qX1)olV{R4@Ut$cLD$_<|So9I7qK^RC*!Ll5}u5$Sn z;PrRowt#!1?zqC&{YyNnYU_8tCC}u_j9TBG- z!4F6QZ^vW7N*wNwd*iKRT%0DWW#FF#M~hIcg~Mxu(|w1mQHN%`UFB%5xj0#11y6%N z!fTao^t-9MU}UE(s5tKausiRLtv=`b_+iZ)t8FqSvagvWzK%EQ+-}DmJ2#l#zCW zxMl@No9-=D3sGStj~e6dNqaZ*sKh`igN)1e*i`bVxOFX)I%7`7SOYCZ+4IOXu-HNW z&@J9nU2ykDy>SqiZEDzTtoY6q_jbgaJ>wp}$%S4d^~TnyI5oxckQ5 z4EJ)<8l7AXuBoObAim;dr5_xu^pyuKwm>OoOD(uLQrec2ti~3UYv3aX0J`O5>_^(1 zCTwB=iVM?!7}pbbVkn8Hn8*Ry}d9>__HSQ9;zRavq*LlNb}AT8mt5sG?3y zusNtK>v4dEujF){72(R5Yc8AsQKwH+mXB7gmlZi!&K(j2)gn!N4`S68eVW0(jC>d~epLcqZ~?#PU2O-6)36JN?&G-#W1P$SrN>Zv6M%Y2AM zb5l>~h*&I4s);4pDI*;W9H{1wN*am?DVG??qb+QkWY13cg>-e9TnF-%V(3+)CIzDA zY%F^2%7Ej5ltKfw+>xWQX#uJ!q*__W2%NUL#?baH%Es%UzLJquqbBc3LK^WCEiY41 z3+V0shVF8(lsnGvV{;mLeUXwuZVW z#W5%vv8P0%9)zQ*5+7=Xcwz`grG=z1PvM~R4hUDimpHrZD$oQ>8Ws+@E^(ra>33LNJ~r_cxswBzAIj5KWl zD)698rgM`Wg;46>U{$CLt#UWwTTag0mW)QQNRu|V{>0*&BSfiRu6iTXaP!nCdm;E_cu?}LHMd!Fc6pWhnJLF>$ z3LsoN${p48c9^-?#VEq8d=LDUmtc}OlbBJ00~kXciw#VH!Z=?MCFzPalkJ5T3<|2aoE>a!XsGEk&K1w&jLX)V4P4;u@$ls6i!#G`TyqYH*cGt zJX6Ideew$&1{xx%@}9go2w$Q2L5-c~zwi!VSZ;MNK6>(DzIXQt&{ug6IN>QQlLjW* z8B}NmHxH?&DPw{&*PRkz0@bylZ_BtT>PadRHPC#|+t$>hJ#KSx@=-`(>RJv#iE^e4 z>Z$o>0&%$mLrCz=)}mukvsE#`r10+PNMkiOwO^KboAS8U;42P8sTG5*4S)O$dlO8PzB4$V57p<2e53zV|2nOm|(!I zQRjHj7$_u8S1t`c@nAOo1%SRH;q7FxnuI9l>(&V{HPM>;yg?G^^z^NFn?S`D$~YAx z=bJ}Di8+EGC8^iW>hiY$MVu^urr5~gpmOFsIOr^xoqd&&1s^RalkuWL^5bXCLY+W0 zz^62tPMF#haluY;7L>9P)DtW#Lr^Rz4F`O$FZ?Os^z^ecSnFdcAZWwls0JEHnHa< z>POTcv-D~-h+om@Y>iVGKl_jbu;X`XwCzcyFY|ghIvx6%W5gK*4GoSBgX?P4oQj%n zYtawX6aA(3(fk&rz^Fju04YvR~6ps>XY63t-*q!zG?v9(al$wpWc%}t_M7?+l|O=*^pjI^+@Dc8Cy zQllZ)qaz5)b5lT@lcYvkUDy*AMQD(a&7-I5Y0-#7)o6mx)n;+KdM={dFD~cAdp3v zNbsPed(u-RqLn&e@R7>1HK$l?6Ea#clQM{-0179NQaXr*S@>h*qF||Xni!5LIVDek zD>?*amXUm<@hoSy?*nhuB4w0JQIsZ|ZmTni>v6(I6wkw!s!$nC)-omwt(k;Ps%C9T zq^4nKk!B2{v^H9tJgRP^jD9iS6m_8b(fd5>qSi@q5k{(TT8$&;WF*)Kolv$YF1BB= z1efv%tK%@tGBx`KC(fuvW73eGY7MA$NIL3$(A!EIC4j9ePk0x4`1Z+1pmk|Ye+-5PFW z#SX$2k0y!~W~P$xQq4%D;lx849#I1^N0Kn2>cu9E4A^F!+-nqU$`{r#j7Jqg3b1#A zV$fuph>Nr}#iW~(n+SJO!}}uj3+%dC|0nDG@iAY(qbu-Iw}`z z;i51YVVj8_^^_#k7SSoS_+}c}HIGj|)@1eRB;yAgPW0uW_E@xO3tfRCX1}TX&KHCX zEQkur4pk!DQ}dFhntCMYX2@K@E#7kkqEN!g{lTactZ$!0*Lmn$FOU}a_H{)}pvWgd zsK()Tix<~uY$;J>R+dH0i``_XJ;^nLTCWivNq7~qU^ps~K?K$GiD3>*vPo4?+z#&| zl!CQlRI&w~BkfX{MTx+pw;;hr6a8cAMXY}@!5Gql|9aq{Yx1Qg0u<@eP@Q({q$sAO zhMS6U!ho1h79+6eM2dyce~2TL9DUOa`qLL_)SH>JYeoYVK$3T@nhk0yRO#bCuL$BO zU2Di0MJdH1jL32eolrUnHSem5KR*!25A`9BgHZ;Kl*rg3J&FabNh4m8O!3J&C-AL1 zTMrNFxWZKZwso)FZg z{ElU;a733R%@w3>*_4q+T!$;5xhM;c@(7o)Y?maMR|tYZWHqGoVo6`#n=?|K=6g4D z^SD-=kWS1Fxn?XjDQrNlc6|>@WDV!$Ds!)+EE6qI`dVtE*da&Gq)4q~bx=NuXjNY{ zG8aaW4V_f*zlmuDf8zZl)xBblyf>Tu~>uJsZW>S1;pZ;fX z11Gshpo?NsDX12~u_*SMah~m|;~dUvtdxGh z&)L;ddGjb4i5$43L8*a8rV4Z&#ANypyFqBLBRp*C$k>rdnyPPADW^45jE*0Qa`+fTI{2wXbUHPQf3=nV&ph8^efC#x_?t(s z?%hCFi>u}6(#b(tYqnx)8>tW{5|wTdv#~Y5y*+>ru05}}dhGDoefMX7PeZ5IMr>m? z0Tv_`Hws887t!8=LFYEYOl^$*4K*45|2gdx)Y=_Sf*4?c8r7FDJQ*n8Bhif#Ot_2G z_&!iY==);*s|02SY%15Dl&MZO4;1Q%ZUnZqtVeJ5Ge_d^@X7S>`o9N_kNDrCFMkJ{ zB1l2!#eo`w$VID`2}8*Mpt54t_`eTCEhlVsg`dkMb*vI=NoN^Aum;u<8fGAub$g)u zaMECvn@^>iF8w>Nb)DQ=#A9rr<6O?l5}#4hA?N~SxHeuTE5oj6nIvmcQiNp>j1VQM zOhp=Xnoti|;``iM0u!WsH(NX)_*k@+@;)=|wMVUQzu@(z#h2psfboLG)RF}^;Tqk(7x6tkqi=`S?7J!c)`!UC3*QoE9efe91tiC@BPJ;0ddI^`#l z9{~ODw!6vNvRWd$UjScV<9}YAO`nhQzfI-`9sGx{`K$Y$_}U20LW7(yM4D-g^{eWAK@9~60uH)^H1q$jK01@7_PlelZPT`l>FJ+s>ER|nf` z28!JTaO zC_s5ve7W4ed30I1mbQLYCRM%-xX|xP5O;Duu7K|-q7xZs%r+wbGAZBsjWL=BUze!f2hk(zX#li6pHHnb&TNy#c&p>fzv|bu2H0hg+uo%zT_rT-s`okkh(Fp0 zh>?n11e*KL-F_?d=DWhlhD{&}nFHl-6)c!=`(68Z9b9)6PTF?~i-H|GVgoD|w;8p=w`<+)f0yCHNejx@LkP1d=%h>;I(&4mQpe%ncyGX` zpb}fuWmf#V-|n{!-3Z0p zU6k{8r>qFw+IS;WSDq_3x0k+zVlW4>hUw!evI;aUHro4ZJGT_&724dsX(j3h^J24A zs|K6p-FJ7tqJEd}tfdNtZrgPdE~sYNwi=ik@20K~Iq@-@8E)&{p{;FON5Z&^S`ide z4Yv|?VzdbrFr4F+pHyv%cw5Xz&u#1FW-Bu>4ljAjTWb|>;5rG`tn{*>f|}+g(kOaU4#;q9DLi=sOiePidVw>P~BWis18t^_N^1&nPC4^v!H!| zebZD=99o$9dsCZZj@ygLzZ7CTM=;b`Enb9*)x3*T?qoRSl%vGr1I zRr|+Ot!`q`xDoGxNYJtJ{a$~6$)$DY*81er4}5j&tB<7FyTuaPmt$czj@rR7RTpYd zOW+-Lw4c-qbme#r^YVHe=PcdW_-q?;ozLjDfH}Jkh`Tei{S3|~k4#bRJJ}lVEkSe5+s`cA7d>*{MZ=BEJ&;d;k=8(?_zEDY_GHxI7L z!KB5vRJmH4AEYF%CfONW*V3yk_P3TQr!6^X;My%dgMhGy8j5%q|1J-)Y;tZ3Eg#h# z7p?*wfuuV4*pul8_q(4KH!(0U%=f=ldnFnC1>No@5=@`wuV?vcI*#ctgq7pPQ{jA_ ztL$(O-lx@tS8rG1&z-G-U;NCyO0qV&oj9V3Um-TiX$TO-w~4h}bwj2Pvr--Ve@{N& z-^R@wF=W;$07d4jUg@_y!JJwR8zgTANt|DWE%Gqm=`l-r?zv|uJ zkixF61Y{#s+o@^Qyl)*X^iGV{;1<51 z6x~b4F=~X|eByl1v5OY2!5wP9TPo;?w=X$G632uczSf9bUiT*YA>!-pHt4^~jrx5S zg}W_5mYJ(!9pQLz;@ow~YY$l8-2a+zqRIEqQeUThHl>7qhUZOAoc{kUR5nw}Ybiy8 z?ggsrYKd->(Yh`&rAD>>N>xTndLq3xB1AuneciWNsfOU%5i#rpmSeq1L-zDzYf1(5 zUQoL3+psL9g+T;hJ5ql?e~YQYRDJNZUM%`0eciih7^`nNiGBiMH!AN?HUxfZKZU-2 zLYv)veCwULUv3OvNvqw0Csr-^hw%@?*a5_c6t98@IOJbhzZCI5`2hKr{-Knpw)!yh zD^gZzF#c>9nS_Yic4tcN|7ud#gUV;wJsfeQ{ta-N#vNv_meG;#7A8?d+)l0;sHVuG zh96e=l0C*OHT;dS{S=D9vhnG^G#Y>J?mkg?yiK&~} z<(jK+Yb@4`8Y=vk1=oeJ{S<=1we;W7;l+>Coo#o!`P~Hf7OwV3Rh#&BUNTxcOpO}YxA0wiwxUXI@@bK{Pis)d~^F7wn`7Q|3>8Z5$PpBW9-W|l;1s1e- z`tRcywPEq2bkzkv{QY7q5Z z3F%vE|D3;`=9d-j1&|1T$eTNq{&twfEMkl;YSbltv z-EnI|K8|VzzlO)I)?+WXygiC6X+@bEZd zQngXFCFY-M0k=qXxN#Lcm82cwHaY9^Cg7Ldg;|c^^x~1#W6BC|vXB!jGt~}hye-!` zcXRNzWCMANk5<-8R70HlmQZ>|OW^IR#pTZgqJ4zw78%ej48eTi5KL6(WLJcp?F_u( zRUz%RdRA2l0D6^vs*lmTi9RmqLED=X?a*`dI`f?wye!V#Dp&G@U;Duesx$@eeN=mA zvsNsgFN@6fi-I0SvUK*Y_@H(iwW$*G1F;{Kt3gUK{-d{Wxb_-*ujm(#b03G<4lj#r zX%GnXUnEtA5yy~aLTg2tX6JHpeEQD(U4F_3I8ku0uj-nAR-#fq@0X18ks&vg*-||- z?(8R@otf^HXmey78k4mAn8Adk%>S3v?A=vZaHAitp~rGuck@}apT6%R{(L`Ym!qV~ znZ`1DyTo|LAPrdD|7skGeZn4K zC?CF}L6;iy>e(^>o3dlSBYa`9#(5Rsf6JzI`HCCdWlWolw=Tx_pw{SiEt5D)5yOU= zyBLZBFZkdPHHAQ5^+L2;*go5q7sKUzUyU9UqH2?_9OBzy#F_`AciH=WG2AOOP8e zWuOzT0ti7i`nx%b`|^LNyo(1L3NJLV8(tM-{*BVJRHWXELIuvedH1ZG$o;Y_hi9?F z*mhax2Ll0eC^x5)>OUnL`4DDD}l&JO#6 zbZCi_UX!M477|s-@XNx0I3cSaTe$Y4SiL!E0FqF?F+ZS z1P)`G-o8nk$0Yq^Vk92N^55lef})!Fga+r|9`XH+xx~Gf>?TPTat9BfO=I>21K#VG^_RgoONUYl<()RLmc0&)SnBKoZbUUXoZSP-I<3*KK|a{RQ{P?-O=G6;Zox}u5&#MGGaPuBe2|B-EhQJ4k zXD;RD^K)6by?J&!x%2y(y0@C$LRn%Qx7iy1AyE{Eb>aC9?nTnccERtTeyP`8F^Su| z&+)3dlyv{!9WSo7?X_5HM;GItI>cs&dFne0RDQ)AwQAwYQulG>-a`7qA7w21tt0B% zzIDGo*~dNgY7^Ho)&4f_PL+K3^@QTaeN!p{wc?$>1vHBC@6TIbGqVr%LvMxfz%t*o zYfo2({aWMy4P8Y3e`Y|D)1UnTkB=SHxi$<$SQaH>N4}+qm35b^b@pVyt&L8KzcZkr z0dC3aFVZH<@VTjxo%fXsOXQO^;_^A>Rw)aX>({AI{O^x_LnRhg>lwTJlD%|G6P2a6Ov$?`}d(5$|ne zC9e8j^=%g`XrWwZ-XFO0x6SX3znZpW%0>3H`jxU0p8{LToPC(7Og!jsIq!}N#i)cy zUT`I{@1aGr$xR=1x1}59%|@K}y@M8mNxTYfkDz&f6Jwz@tI~g3wYsC5MkDvlft+3A zk331zj zL~BfM_9da2DtJCg}AL1y0S?>al50>3uiWb2fbjYuAJ#-+CKt@k6h`|W@QG_#K}+t$MFaE!PxyoG$}6M z>h|5;-G#8UR&H%(6fewP3^^qK0`hJ4=TBs$2mG?ar91h80U#Zc5%Igq9Q&#JhCwDm zaGNqREFA1qrCdB#+^KXr%pf#e ztTB2kqTi@tt#QRF1NTlcRwi@=9qtfX8%KW()drpf9vTL~*Rft>JqVeQse(D&KxifJ zg7Mgcd>O+GddShY1>TES7`*9NI@}=iXzYA0*Epi=_)H-AE{@!!!Cpv{M>0Rv?7)Z6 zZxh~e;ly!AU9DnF-+r2&lTl@Na^UWCx*hruj}DWhExfL&i8mj;M@^o!O2@cb547SW z9NdwEywF&8YR=vXP)wtI<7&ns9Ivg7KDoikImC}Rvi*exb`sD=Vc`tYyeVceeAcW} zn5CLL0z5-rQ-xmI@JTzklLKBVMzG{LQ};1u6(m)0DO9{L zU2Nix!2aYidZ-I-0fY9WM`q!NcNJsJfiX0ncG~cXZ>*dcP0{AUTH6bgro;9VQ)4W; z!!_eY;h6G6&I4sPOx;)-2NyD#{|0e}VB-j0BNNIC zLbNb2Hku(D?_)=NwVDRJ&g4ic4lc+fS6s!LD)St}ty40=dIg6|)jhI-^KaPBad1T@ zx-Q3|{uzyvp1Fr@hRZ*!#O00^$029Y_y2$G09^2=XAI6Z2nMP_axp68UV0#bI%#%u z+k`RTO8>E4;dv>}kYp!M07lr^)#i^uIfz(ljE0TX99?!l1d|D55o%2aA#x`Gqrg(D z`kMbI@v*hX^T1o>l_E<MQ|o zByJjuH_>b&nR8!Y4B`eeRD?dA9`9BmDWUqI1i%QsWCEfHif&2bLz{U;&iof}Jlx8> zLrfRaW-RlP^-7#OR1t!BTuWcaIK$WIT{iCNVm+i)yS)b1c@9i8O7i1vi2C z3h$-ZZNiFlC}CtaDb?qM04*oMR7pXwg4hBn^q#QVoN>q|i!B5hH|;FWGl`Q-0ZvMq z$0pK>FsH>LrzC0}17l%A5*>tA!VnWnF$YqxC7~YoIhBGFk44==OQM6&_K=>ub22cO zCyc~3DWPCYrk9}sc1|m28$aGCrU^MbY#y}-)=nO(ab$F;jKHIu37y{h-uw}d`Gqk3 zxkvUvC_z&tlXDC-FHIvc6k^KO1W-aR(7|m2u|NdG4Tx=y#aR#vr;>UAqb2BCDIHu( z6TM~12^GN1`A~~Nr&GoiHF`j|-ZY&i08@wHz$sL+@}AFMlrl~W>`ZsA%tPPJWiBn= zedI@u;WiGOg_A@JHXRJWDV97z$iSBz(5MP=5pAbvLLu~W^?fY5NpTdA(ncjvf-+Ks zb~>E8H-rR(<(y&^l2g`DtEC1JVhc`yzl9F$1(!SrGR1HLKOsetP8t|6DI)b$)-)cU zCt(aFINJ-UJxK@*$Qmxn%xfj$w4jjFf^vWeO3s>Da>W~yDKoY$16QIMc(w}jwaFQw zm=ubqw-^XHIRcu9wiJS%q1o4y!WD!Lh1#S&Z4D@aPSvz3kfdRyGxFRy&g`jwFT|-e zIqr#+GsQ)5m~vPn*|e1=JDu}_$B6N`hICR3Gs1vElv2P?69}e~MK9kT2=pMGF=2;- zD7FNcg!@=>4l&(AQUra00KGVgNZQOOIa3OOCf$pCY*s*0lnU*I0sY|;Qk!h?^<>b4 zH{;4!TPY$*w&(+t?58S)HYeiD2rn~9TOe_cpi2RpC>2i+a1sHkh!=4!h(ef90?o47 zAOlb)bd4x~p=t9G%TGp-oN7`EIM%V+*f4ib*teMoMm<31(B2c8C?_*yh+LH*380`< zA3YXx=FG(eR!5uH4n>gpW~79oPa~XonHRsYm`H^8lI(?L1u&HW(v8lHr!IcH$qQ@Z zNrREAVkxt3$f{aU3g(j3=qrojW0^zBsw1xTVboNx$ikXw}EBEY%FTV|aS|7j4!F>s2J&`7!EHIl>& zXo4J6q}}wL&V95?hKJUpshJ`#yn!aziG|V-E0NzN&Ep<6Hjfi&ETpJ$CUtG{Y>6;v z#sEV=yua+D4!mDu9w9qDH(E#l=PovCP{UN(b85-jn!gc89r&_Uz0J{b#dBplZErr+ zty(IfBpe=D0`E1wnYOwgL>mYInUm9l(s_9lc{bN0zijvI-t-5~O@T?73?TPE{O(y|C7Da2Tk zEKqbor53$DpuLKzfCQQ||B!!U^(QX2;b7l~PNEw0`o+A|K>(+8tX!JAo^(8w~^ zKxfWH3kDBRF`P!%-yD~Ht}~CyfeJuLntl$AqIe6Wi3Y|t&j%fgiGX1tj+vhHuN26l$`5zzrXMS}5%;l?fAJG4F-;L;PyT5qf zs^`F=?1GZ9Q2t!=aRMWJP=Wi45POUIUVZoa!1h`HAAh99chQ0F7u+r(ADj{yo9mId zAVNvE$an7DX^p?u+4y5JsVE=jur^KCA%8m4s(l4OGn-ItV^GX_Alq&ZfF!BX{Gv%g6Yt1R7LW@1li;Z%@fevdevUwrs z6YtyH*zal?v6-YOF$#=0axp=YOp>9(z~=x#w=j8mdxpEdh|OF%j@m_iOh|!kmqY0w zY!b&onY?|w-4UbFs0=qNnwf{3dd5zIE=AT(Bx`!u{xb>fyr};5i~S)4$RG|Jw;Amc zvE-Wy<`RaQj(zjPTWTXnGgGaJbVAXz9xlR2GVClgu?sm~(QbA+SNVffh$!Sp)y#^N z5*FhUIOnc!l|;2Pm!|s8{uSOD#gQ`Y02iJXqHURpS?! z4Z=8ra~;S&L+0^C4T=fa=Eb{jI`Agq&^0YDYzongq#9JUwgm4oFjKhqXK~;2w)MMxKP88AyQ+RhC@9g z7JNZZt}7$o*3p0M7dbHxz9cD>RB);6?;7PG$}|$M=sTD>4jgJzEe%EDJ_u2VvEvR9 zQmG}N5A(i7h5k+o&&?qI!kFc86j4i*GjP(rpttpU%1JS%Le!whm=sw^+5$t@CM>En z09LP)$oX%^CKm%?aVB|RGCS;Q^MoBjkz`$cuN&fFW zy&S#VtPuZ6{-BG8LPcuyVWAS{KLKbms;P8L$&jtYq#ENPQbkWx6`o+Y>e3HMjf;bbNcrGRvmSjzN4?uEYy5~n%r%)dsysVSEaICN3*Q?m2{Tln{c3DBoywRd zN{Jzi2{TU6TO~{FCAZOWJEG?I(seWlu~ErA)?ni$1`kBe2H>8AHjS|ulepz@Vt$(M zO(w8gOxfgcJ>aHiuDM!9lwXZ>Z=8ZfBB3X4ieQsq(W*5hguyyJ z7kZjQ$1Is5K)%?-=Q5+KVNF6)?rS|6maPEt+c zggD0r-)gpJbcF%^7Blu7xxlT47Lb%g3&3Jc7A9`y$U_m@$nkOWTj6;mm{Td{)|A*7 zwgpHAz@~^cZdASRGbT7uPL^_`^&U`?(*(}N8cB#2(|6Hu{!UC>Dr`SRshg4XTpQL@htiCI`ZaqRot*5n|1(w8n37`yG<^rQ= zl>D=%O4Rd2*k-^c;47iDC^>zMa5!Pn%(Oi`Sjqe?wUf@V9JN7&sZ9#aH>u)97+y%z zhnbo4&?fWspdz^yW269*$eXBC1ZXq%F&P@>_QH6;4W?iXI>BQ}Fc!I)53DHh&L5!E zpLv+VfKgLuD%n^9Swsi@WF=85YTpZB9%x=bd6$+u3Y`3>5X7;Pk0k`BfzPj&$fH!O zCHQ3KtW$1bwPFI*7_iz=HqWm@KjKsd2~4#LTG>QGN!gXag!z)w84avn&LGRMh)C9= zLr?+$0+3^o@#Zw5FD$1)(*m z1u-{R(enHqL!OV?#giR&?0>p1=UrPzOIT(tK2~~g@XVOsnTXkrYNX785IQQqe>*dH zr;1aZ+U*acZqcFX&%gUSV=q6>i_YBh20ArcLK7eXOF=7XJzPSJ!06(-IU}{MMu&C1 z+d8lIBU=wA6_gZcpl-6%LyX5rn&Dz+p_@bgMMW*OC}!k>w@w%u8wTeg8@Lrk&z4#I z`uiT=oFQhixYI?n&Uy1q8`I+w8KHO?!xHKa62ditG7(fZc-C^)>CDhixSaOwQRi;P zw7?8&9NZq`kdlFqMUaz3sfnQ4rT+>^?)*Pz#_z--VHg+~oKxTvmY|!P`3l!-${w6wa6ar@Y>-j`IUE5*)BBoJeArY$(ncp!Ob};TaFrquA|Yse zs54FoZP(Ayp?|v{kD$T7UQZ*J|E+UOLctovfopMVn&fiJAXZrFCD8g$C+_|Ex&FV4 zM#`1T&bIbCE%76031ozc)CG%NZzTvCB=S$hf_rq@fBi4Ret5vo&gaT`?LBO7T}g}{ zb3By56tOgcKG7uWDQg9U4gYD`$eW$^$ietTL$H7N;3NWKfN9ndbioEvkTb?yOcq-0 ze|i6{oi9EsY0U|ZV=p`Z0NV?ZzGfkE$Fw8C? zaZ`L99nIT1NoP8|ILDZhps9s&35l2hPBrxjhY;xf_SRcQn~O6Mg&tH0!LSH#)R?q7 zhltQxrk!Le2#GBPi>)`+<0&3&NX367ABLH^`0`+ZzNodp7v?rb4zXIiB07EojGynhyPzBJytNd8G z1v}v-d;r1tcE?UT;6PI_Mg$GG0Tu!XuYlKeeg7n}==KK%Cf~Y;!3b`|rJXVg5}~ei zD0D)A>G(rb+k)xWDUcbM>TcnowA#8fdLWw?2mlxX0Fj}9n=1ob!rQRZ_@U#re`^fX zZXXGnfWJvIg@j;ygxh{-TM$a-gY@|m^e0LA?-Gf`Oqg1)IT~6qxPj1tCExh@mAgLA z`o8s3hksD~*MDw)w$L|^`upi)Kgr4E&U0lMy3^d`>pgX6f6lLU>7PC9W8|NDW!N9( z$NpyjS3}=^>rPIYMfd$W^qv3x>+6}-pZ@EyN3PP(`v3J|T8L-<`3=^UwNk5-m2GV}6>&;Qk)xyvRiX2u(~TVz zu6znDP1Z1Q<}S8&uV2F3VfF#g1@ew_t>>%Lp;LeL@_N0UnP*?`t&q~i7`avm*gy=c z#8S)zwn#$zVggVU!Z*&VL-*6Adn#%UKpW?{U8M}B8Er8VuN}q>d5U9n1Pz?OUivid z+_kLb-+9d14Av|4>IKoZZkHq^JXaFVm0B%*)5j$IQs&uzhm_8r*T8&OuwH$G$=yu*OKcge0 z&Iles`ZI!-}hpv_P|1^RY12~1-i6x*MBw-d!&A^_G zd3_cCu1Zt)1SD)M*qN<+6DFr1fuXM1N>y}o@^!#zvt)|agY@Dq+eFFP6E0Gc|M&I* zn7Pq*Q-$rLX5rRvb~>;M1h;IiZS=NEJB5_V(6`y7)nGAlYovPtd%9gK$3kax0}cK9 zp!X-=W{pUjuW)}(gErV=x@d)2TLN*@P661xLbus<&jdX-HNUzaUy!#QTL}I(PWRAw zAJ6t5V+h^ObO%(U7APbIrAAJ{)?W6e?bHrlf?6N(gG&Bge%%nYYn`Gyc4Do-*0H-H z7Y2p|Sk+<4X2z;{dHoP`nfY;=@bz%1V+yQ>< zA;KQX1#KVvf$ufVeXYx=7BlK8Nu{OP7$GK%8~O(S6DvcJv$oG(7C&x~E?)$McRr-P zEbB!(Z*PX(C6o5$UNo%_&U=G^r;U(8_)2XyE6N09sf7QpJx6<;U^e)4+DnvrU$=H; z=kapq{%77ELj;)2>y1*gc3?3e8@A-VGwzHH+JRbdrhvcG-G*RPo56Ofd{Ex3l8Kv3 zwf6eP!J@EA>R%?q`1SiFx1s*%^o9>s)O4;)>fhQP%2+S(9wA@y{q;Mw70KwM_My~T z`z>swYEzsKY(Km!J-Z19YfE6I?RG&v%qzdg-_@;p>Mnh{q?^B9ziK5>WAVA0Z1%G} z8@^1p@8`e8qWW!xa}W34cT&+B#H%8_T4pWBi;tt}x$Q&v5^zrXXxSv%J7 zOYl6;)X;r*VJ1ASO`55ez3{uz5a4w*!XB7S4y;mYSLti|?~Mfq_yyqtb!4lucv}sF z+QE5LdnRI6tL@zeTXVo$6C$)?HD1|c4t}m5yr^cbAeQX6*70Q;nmZTBs_qKyf47XA z=iP%Xs!VrlM{T7TT5^3UwIoA=u#E-aq+W0*)ov%MsS#t5sXo{!5Icn1pSXFX?G4&r z-|Vfg$5_ECX+*)8?%(0Im}afshA%gg4-vO&j8`7?fHmr? zyY8{L`CeHqwzZF-Y14ndK|pveaJDVT2{&xOnHl)#Z5(WVm+^iPhtCs;^ zuwDq7)e0|#?9_!y=*z#Nr@u2jjWz~j!i1S8GQ$Pf1v(iw+_L^Ur%FGEp0QLfVGe~F z?^Ek1+%;_fO8d&3=M*eE=|;AlZKll$!v#37G}VlCQC$jfVi_+iPSTFKZCRt|Jkdbu&Ndm7vX=VEA7 z{A$L+XH-4|>5AieXP;U3s=wg75Wios3IJ`|zJ=#2T+%PaHv=3>boUguomt4xHxf+6 z2df=-YU92{3ClgmI+V@dten$J4+2|TM=Iiu*so{#(ulxG@*84lrA36Ci{{F^)&3%TT=Gt&ygS++-`^kS5g{9U!7vRN2 z?G8ij7Qb3vg&U;EI32o<91UM%O`~<{>K>!Bzwp*eyI`bEtxUfOCrvnQ_`ETdJf1r> zafV@2m>iT_kLlNIpDJ~9cL>0_yO)^SfX4zvVDIWeD08?8S$1vY6rlsZ?yEmKM6G7K zZ93s#hVbF^Te3af6EgVQ+S;mhGJlq(Q!Z&zuX>1Z7*c?7O3$%sYpdJHxF#g#NM4rLMd} zr{uXMa4^!=n!#UH*DdFFfK9UItNQ?h%UjypTBWXLA)i*Eul0}hcm1!W5g3@PHR79( z5h%OH!24&`(T5r}TaZ-YFJ32XU$hSpEn)su6wpiFi>>VgHi=ZUlP?;ZxKe_HBC~(` z)I=ClAAlWIrrF+|5_^}0BfYao%sFk>LDstt7Tv7MQ*7}y>B+YnEcA9doyD)YZfyPb z_3&~ntFNpT+8|$HuDjXcXcp(SVO%BAQuFy8y6hZRZXYW%GtfKp=$JWs`62$CZs8!` zKlF6(6>d4rr^D+5f)Lsiyo!vZG*uqs>zf|dK&t%CnvN3HnA;HMty)(6ZbA3tm7F?r zz_aq-es(ZM!B7C!aw+9{Yn!ah9)t;9E1DooU;W}izIV}vys?#qmpcU;r*|@3gC;)U zw`Z#YO?qb8IQMz3M7x^eW9=)}M?r0-<+?FB zIo!E+{xC&$3c0dy$JUu_#&n^D|F^~taI*`)`Z?Rqj-_pS}iV{4d~(T2085hV~E0fyc?? z=JWEAttjywc{KcgjOxFRIGQ+edb>nT=9RGq9Zn)(ek^hz1JGDlgn4tC^pdo3znJ?mt&H z{tfOT&XtitiH)r(dmubAl);9yJ6QyvJFY2;;_qo6D@~u@q|~&s>%P{1uT?dwHcx}- z!!=m&g_KQC%=wq?AtCHBgKjxLz_*Sdf)~{7FzoQV4N@vn@KFRlHB)cj^eyb3;8xeO6BLoQ(Xcp%$-ML=%VF(h&(SGF-ZJ}pK!{xjP!C&!U_2mD53Che{?#IXssbQg$bkHx^31L zzw>b1&^7*eSst?eh3UYe%Xl;ZI(e&yN$A|Y`d#dld`q(4E7L%Fjzig}dxF2}D$k1D3+ozWC*KUY4WVy$fBL`K$1i9K_O! z;XCLK?PxC$Ui_P=0;e6Hu6bXvOKD{mLt-hpx!CS;q~FyBU>Op+#JH9tsGpraL+H*} z)3;VcMM4TNtlwecm$h5+RksNRjIUUg7UYGAa%oh9 zHFu*>i{~)#WO`=@YM-4k9;V&h;Zy9w6m$ih?!7fF_=WHtN~{#?75>*_tlWfFE&ud` zwqS~^cvu2dX6pS(sld|fHGur3n!kI3Dk$DOyV+jVtxQf3ywLV5Et>;>L_Y9`lkanR zc49kd&k7rhd5aYywlg%E{khJf2NsMBvwZ-vX<6_k$b#_c{R{1dKC}PLS$L~s+0Jls z7)=YZ&SY;2vL)Pr<6|#8Xa$=I1f)?ZS>F`unx=Jy4NqiHuJmZf^xef#A4jjgYUHk7t0p64>~Nm z;uE|#MOm2(U`yDbo|>G;juL_v!Y`DX{q@d*ea9KEDtZ<5yN2<2uLSS9mM>G(ApI}S zn$$|XcSx@BkO{U|INFOBVPIDb4IlS*dF!P1+0@~4{9C8*r4^HL-v+!1s~=xy9@ApL zO0(DB@V6zgRA##GWL$jnYX!us+v_`;J*Ev6kX^UKtnu$MZdA6<6`=)6!vQ;#?^!z} zb_)e&|EsQTJHSMQpydQ`3runx=En#YxBapvE9aaQHa2Fc>A zEi?{oj)e&aEW>hJt#p(#J8c9;UqAo0s9S{>>u~_To@Zs-%jdG}5&IR4OS?0?wLL9c zZ1(~)RvqjT)&g#=alw+$yncfo!nHQ#yAM}jzKXSa ztE;Jxy}o!EFLz(kme_A^LqqadEQV8c1hEhmIu0ptJ(?D~j!?jx=k$+}zZ`;V5fu2> z>aweXr`iW|svxLWxf`3+iIv6c3N3;IZ@yXuK=asGa3y|RFUl-}jt>6%Sl1O=1Pi`5 z66B1xMGS#kQwMwbva$+@i-{(#P$IbbrNcjxx-1-jj!aAD^Iw$?(e>#kh%{al7FQdzY#1*IRV-YJ#jtr%PDUACztv z16C$MR7mfLdiA)#eXDphl`oE@-~Qvd74pc*MfX`M{+F(ErQE5lU+;686)ZH_ErrU| zkB6g$gKqb6AiJ_S+j-fdR4ztYIAA-}WvC;ZKdVaV%3uD;n_D1F*c>bvE|W51Zw|P& zzV+(!ObWJa_hopL?vVjw?5{`q(#nSywjvZd^Yd@VIe7c;Z!H3%!++y`jMgJ!)XOoD z@TI1E7pL6+AU=g_cDq8s=$pcHhuv#v|BbCDWf!&<$^^?o*~~xf+44fZ?bd&=HRa>^ zrrtWo@#V`jd~;y%@r(pXQ%QuSFT7@7IIXAmw!3BzE1h`O-gvk3kw0T!{yQstmK2Nh+4Tb1bKT`SyjdRm1U+NA z{8Btz#a)e$8z1z%>IQf?+=I_Gufsq8#eSu;vh29@DR%Zz2>64s_T|q_L$>*k93F6n z=nNhfq*^4s_tdjd2GVUEa6DZo5QN4X9}fM>e5l=9{k`eCI0~F2H1Uy|2mgzFPb% zUEn{B^6~wOvVGvxZXTZb%QKR9Ru;RjW%yMBPUH-)a+V%ev8jVkm^=NR=HQ|u>7Z4glyZxxE5b+DVr8&j#6%S0q*3zo zlbyO+UmxPCE6;QC-%GIIhq~dYcScM?{y$bImc{8Ix^|0SsGZr*FAvveT)QM)$MI>W ze<2Be^6NF1_TCzz6>ol*W?WM^vtJE~S23&u?>s}$jG#B{HpZ-hxIzu=Ok~KKV7QR1)V2f zQ)aCW@w{K;H}m7X`9*Le4y?C7x1#9Nj_bgqw+b#L zCGPQR^Du^LTzKhffj`8`HL;BpZOV4417EFTfJnk3xUdRYo(kS=qHJ&5e7EGoNAm`Tg!3y`Ycf$#;JYYus%2drqD=R)a6_X+owbSb}y< zn4Fr>eWbdCw;|b@Yv}gv!!7t z(gi{R40;a;Q(nHWFEgPEjIUK=Yh0qczmZD?xP$ZRO@uI@t2!Km+=b!rf@%h6YrjTi z5#0||O%0sICX%QM*b1)JL<{)JO^IG|zlUyz@Do0{Xfni?oWdE2%5{6QbrVu}LbCfm z)F!E7OUG1YqQx|D3K)XEq?-xD+?&tl$rKKoOKK#;dZMriA`uFb50z@;x zWItR}=95nxrO^H$YYIu5g1kZY+yXO=-hnc(zoO>>gAZ|64MDeSUm2qH%Ok~2(dxaNvoR&@S3{iK&6d3ZFwf-dK zIk?~f(kEOlX@oB4i~=(zY%b?LNFPIQMmTtMns%8KE+EeFf{Kn+`)mLT(#BYShJEl4 zuae!ALqgrKO;(D$`9aMwClc(_6ds^QcHWuZ+(r}BQ8ghT*Pfo*%JKrx?#;;pd;y(b zc$x{2;`90;1_m&&$?R;CGK&pcn}AL+JmG~*H#irP%rS(5V2VNqBUv1aHCQRRSsZz< z?B`2SY6N$Sd&1J?f-@CqQh#lmw$26AOzheJoB8;DQ+oD6xN<0nz;0laOFPwpu-a@X z=%s6KL1^><8s|XgjL9f`4GHzqns%u#0;z=CP_*_%I0vb$8?Y5dCPHry8WcH85S`h6 z1B~Xr_)BUY$T+8^V&ljmD6R=lGU!{|R~r0cOP!k{P*7w zyNb`TASDHPi=^1Dlc}{FTn^Q9k^es2qFMe!OX;Y4A0~r@09-UDkXKi&H5o8Ll!pkgW&EIUZ;WEbP?LZx zR7|+Sr>+%eg32xv9z3BX-GS_;DvJy;iOyPj2n2i&Qch0NM9l!*EG5#@0ZN*cYpEw# zl0zHPvW%B%=n@VcpYf6R+N%qZ;UnK zQu`7xvKTpTSufHAlW*1q+)+W2H;E?IF*4VHdJsxCWd;<|6J{n#|0#p;L9Kuua=^?R zQ;85@jIN0~YW55F|7K8|3XRQcBes@MnuAM*P}R+`<&?B9J;Y@=;fkRJfEIPkI8j9; zkP}nrn!7Km{8$S__+$nIV4Ez})+`}_L8QT;(dfM-^ANSN7hN+UaZE5M&GkfZf3fmLC_pUIVqE*%^-qYbP9xG0Q>@c@?LbONO|W(n*m-inwoRh6-Z7LTI|7>v`IIU z@d}mPC$4-gfq9uikel@~4OEJl(rZN#E5;&ZELUhCD^GG>u(9}|MzJM~F(QG0%IGRpQm;wS#ds8j>m_AEZez#UwjXd&!?U9Zb1293c2wZA4(I*@*IZO?N zb*ZJF(jEHTFs9WX*$Gnbtu4R=DA;Bry(}37!jmjSi%s=!ULQC8FUs2J16wq*CSnZt zkS1u_1{~;GB{u6HbWiWn8_vhp#+CDIoqtYiZ2X6f%tY;w-tCfsHe?DRltHiY{;WZe ze3ZCP7u$G5F~@)J&Ek>+!cAMbqz=hVTt7uLK5gLUgT(Rzl^VJX`Gh8YA2N*Y5G))0jrnhV)x!sn-smV4gsVBiV~r8Os93D9yS{?A%YwJ8teu z4(+&e*$gHy8$epxOh>Z+49_jWlX~qzr5w5`{)$rmJuPz7V?bzx%x#>x1U+;86YVek z`HU$U*%Ev)w?H#MR>)N1_c8LNTyWVxx0k!+=;VO@@(wTkP|uI$zC^kqK-5p-t@uD^ zOf@HD?P1+nd|o25k^l1;(`V0_GCC6#)2M~>Ir-wzYF(nKv&u2558 z56ZobOzCw**}SRO+6j$w{Jr=OfC(hP#R1!Csw|6IZxrXZ89zxsOWy`KFh9Wm1m3)i z<}~F|!s4203Wn@Gh4PI zq6#WnF$f*&EvJl(_kw{ECG=dmkA(2YLrYD%DUc3U3mgB5fNW}UT0y5VTU`ADTEWSA z3IoE}SR@2Q#4wIBNdTWNcgaC}Zchm<1$>gmAl8(*mneS1zKKpfbIly_yD?&dfk`A( zgDS{1GYGV}kci3-_> zH?u)o0f!WzQ@Fh<5uFQzGnmJZ02HsmspfgJJr)~?C>=8{NU^x;~_pXv>MGU4O zvX)3Z-p`yjPw_8iYk^L3WYcQFH+)c$ki>AK+7N>v(6bl6JX?!eFkT|roGB)JY}DKV z6eIG31SeM~0Ut$XOYyxELahjCrjz!bgp(1YW;r`vYRkU>KWCkwl|aR^wj&pfVpDU3 zfdeJPKCHnmY^xYPN%uyGrY4_7fOBdpUV&{F?wzG}{GuW#v)?Z5`H{`W&hqH({JVu@ zWC_k`rGad3VyfZ7h=Ir^o4II4=e2**!xdSHn+au(g!LqDN}^0@Gb1!_p3aktpXJ1H zZ5Z{~ye{dGJ&LFcJ1H}iv@^7)TjPmfjgIlA$ac+L-|*$20S5lm7pjHYuC zX2OXgZscMU5~+N-Sip8^^=Y_CwxVX6F)_h9Ap7eAy&#;N#GvWZX1{pRC95M8v^CfA zL*zo^SS1A%0$-@KXMHvl)Iz~bfFnel7O|lAS$f^lKy|k(`hq-z8u-PsX)t zvV`W94aXFXMs=Sjj{^O6bSGw7#3Kv~d8o}2i1@4sG!@k6=wSlscy+xdty-6>SH?v&I{Hp^_pUO6X=b{=w*rb@E zp;PjtRwrpUBk6iT@ko@GpcP7Mg5Ht^(~qeGVKiR*XCO$e*)&50z&2rD1eIirfqQ$2 z2%k{Gxa!BAdjD1eb&c$kD#4&hlm$(NAQupk2?w>&V74yg-!HX|sc9)d1Uy*$Pc#Wm zNJwau0O_FcHFTTeQCv1-HYfatfwAD3`P{jIbo1sD|43bCq=2m1YdIGumQhou&8(>jf(+Uubcv-hEg7ubub@Y= zBTq)%KIq3|76&q(n`(zzTa%b4ZjvcFc%gCk8LhZdrVme6-a|EeCZUBlVH4&Z`F7r?wH@B#G)0uiWI{}8Q-!1*BzdTl=|b7_ zcC57#{QyBY=5n6Ul%~{KK_@Z`sS1kGPvu78&zw{ROZHis85C3IK)CeaKwJw)XqP*p zJ}I`6v&le7sgsd0q`pjL4J$X7ME|Z|pXfq}7GwhXSa3DPTQY-UOs4{qElLp0^XUJ5 zkk6U=aWLc>W?OC%#-)QqTu)RHG~6_yv3ni>AP^7&00RIsL<3L&P!CnUC`PiR$PyO~kNznCWcV;4i-^gxTldJHDb?7$imQ$&c9X}rr zZHS$=Yn-Zs?Y~=$Q5CsI;NsZ;Q2+oL8oQY*fZ6~=y2iU;F11T<*4^5%WYRlCdjSG2 z09Lg-&i|(TcCGHv!G}Oa^cUp$-)ATM?w%dJZ|m24oNGPiZ-;*V=TCS3)IZOyn;-i7 z)~jFr`AZG_v+eJHcJ5F1pEEyyva^5Q`C9+(+wQ;E{?~mU_Wka?uE(bydSCQ@?%HS8 z`v<>!bf5hrbtCQl@2~#cS1tGWBwO|V?YD0p-u36F{i~&k0=|feM9hIF;Y~_hBJpke zXLEM&rR<;k-_Vou>YTZ+-hHf}p8LUc!0CM-9oo`DGxy*PA>O%z3C2|r_(`E|gQFB) zt^4uezB=>u^6&lpb8d~hw+nnUgZZi@N=8N7v~}TZN5%!bOu;z6Y`ti>O@m$i_wl<4 zA|#A8r@U+8g;&8&KyTqN+jCJ$>ZJXOe@FZgAKbfJ>GDPu1eSO$O~`Mcm+6glKGuzO z?61B1XucZ3_l?-H2jFGZB=AZRip&K)TygS^Z4jF82ya^5_j>n#-SlfWenen{TPibh z?W&t=%M%i7yt9~hv?6+Yl;8G`_wbp0c8}}(T#o9pUMwmgL_8tgn#{ZYj*pl+7CV; zuQVVE;57$gDG<@`N_i6@H*~Ut_tN*LE}>rh=sRMywS!CQQU}rcgH$Dj*Z;+V07*@8 zqWSj$nH}t3eg1J**Zb7EdPl)J|Ao3L;25kHoRs(CqJ2l04YrMVr*c|#{F>g7v1m!y zR+wKp5h{On74p7`3+FOFOY`O)I_(j<__hVA2BqY8F1JcZSFt&^AGE8a~~aK;m*dZ3BkEPp*yMC zld#^cjKicAMKk4f*;HLpKB_K|V;a`&ye^7K_c~bO;5WKWZOLubb_v+KRgg?RI0r{P zYy>6sVEy#ARsSjm?Cjw6jv*J^cyp@GYVb_Kdv@au*m7ZSTo0)4<1@F8Ik`f96<|5S zgux1I_iq^%EW4Y?hqNVdU)WXK_w2h&uGX5>wOd*&Q#$4%YATT=P2 ze$ul(y!NlYx~8TqvZ=n9!PPWfWSzb(mG`l%P3{gYc{>R}|3URz9dqDdMIlZ{R>TYP z;(1LwC1u8;fp@kyVGjEF8rUT&koL-A;OO@989f|0K>i~?k_*bBF1 z#BzmhP9xoKDfTws#WLpdwF}-IURG1)6dSe%!tzz{#%7l%D=~kr^RDVc{)uH6&8vTz zQ5J-2*k;GI4_)zh?OAN1kFRVrm^xUe|?;`FP#mRUqpnacgq6WqB(X@?~D|x`spfH|>nFd~bjxuPNq- zD58K^-hiVori$j zgM$2k!^8IQrk2pn6X@({7344ctJFYi>4t3y+rH4M1V)MGw)spF7l1(-xR$~3f}tDt zSNMsKyJdPf`Iu*2O@Q~ZLk6|mjW6Q-DcvV`G`#wc&d{;*wp==|?$fVx=)A9$gIwa9 zoe4+o`uPmRhzD;xX%WCe|9V0BhCO!;s$v@9isiI$=1gqm7q&K9!tTUvDyI`yKVJsR zXLXHzKtD=FwZU-}ZJ2-6N?A@IXM<&#e;RLKNmq(!+nPGcklCsN-hHxKg9>xOTWi0* z><-pDL?w#$?8iEf_lfzO3(NlB_0Cl8!F0IDymlOkRmoesNw;Bw(2W&cM$l8~Wr4mb zEjgN94djLLn3!aLKcLL7ts14rf2n6)@cXEL6oZTu6?rEvHf@dDwqvrMb6W&2T&YBw zPt-lFk|k@ICxN&!Kdcq!J{${1w`L<8*gIVV>19V!BpsyMt)VqshekcS4f0}HVxQ4} zyR8yk?Ft`wNgxQ5{_rHqpuW7t{JDScS9FyuHE6#*x{{QbAvZ@>2R_#d!*La*6ZM|hIF`=9a6D&pm|gY)d2 zG0uF!RqvzFhia<+5_ly62EJ$bIv?)$TY&=iO@@ez=8@T7U4iYB&oX!2 zOLvzu$&2}K5+L0BvWUa3@LApY!4~q@TOWUes$R>9wZ+|VzrJe%0%qB{(o`p=chr7h z-f|vfR&TAJIN+lGO!GIDfR&stXU&T;>#>fposrKf04xmx}&D&#a0xPb7wV$`I4H#$XDg~%O;WdhDBr{DXr z{o!2(next^L3HDkh?XvQ$G0Iv{Gc!40?hO?fcEg#UIkg|P0J!$%0)#g6#N&)LYgRi zQ%a9;5~kUK6BCnj+}Uo-j*Xd5bgNta&u=ZY@wGbARl4WE`32QXb2WKai{a}xyTJo8uzJaMt2<$Y$~4homfxef9L$5;dDg=iPUt4?xUV&N7k5o} z`yJ0U(Al0-Qb43=vx=1j;PSq(}Ek4ef$|&+M(=(7%;_H1Hu-9H#Q$43k+W z>`9dHaHrmj(tmHd2K~JMqxbP5Tb4eb_{k+c-KmumSE}rs4!=9hH{Dm#Xk!n4_s_lD zg`S_ff4_Di{o{Q4|Cs4twjb*M&2Ki1Q#T)8uj0Ax2mV8nbR>Pq(j^x{KCx>nMl6kw zKaOFX|Necx&yM|9xg`Yk-2K9T64~m9<@y(S51pqnUe0?iS|h87qhBHCtEutT^aGuF zXI^u|etmRi?KX7kb+sI>%iXW>BFv-m`x(7nnB7H=Z&6pnm}8|FEj)f9If0$pn@Ysv zyhipYtQ|hzv9w~}^lWb0=VQR9A@BEFTK&&apGWD@KJ`22gPE?T_opK~N~kcf?%c>* zuPjOi$iLnLb12)nh$S?1+HWqMw{1b4D(kTBrx{p^jB8#pZ*Zc6XgACd)y<=nN7_w5 zl1+o9o<8J1Ndq39ED(gv$vX+(G)j8uBAyL;kdVg7C}9HP8|<@}_*S>cS4rVzMrl&o zQ@8clCHE@6cr=&Q;j#|i&diK(3bxS9EiX8o-zYP;Zr|wCF3nb*6+gwrj@eWec7xf( zI+A^(bLzMM^Xz~1;vK~PxY)|*WrH*jmYBW%VTR-J)KoK{3Rv1N>Adyq<-W!r19xTc ztgD5b+gNUMLeBofy2sWUcyJE`9{YpO%^I^wb^S`idEbCQmoVk3amSPZ*xGH(m z!(ZOMQaHSxtCGJx($u+{Y5T2z^DMKW=eamB*=tKXmzu{X~`=_Hz{_NzI+mH&swp%+2-O;n|?U1a1g++Pi+Y0dKpIJ@) ze!8o#^Q*iBi)Oy{aFhD{ovl8v`(V7`n)Ds$6sCcj!F;s7xtZR)SEtt3+|*eHZTMv| zVp3JtGI<)T7@TG9M+f=5-x}*h&8>#lV@hv(8j7s!X;!`QyboChw>{#FN{X*jUq9(2 zUV3u));h@H8!szovxDxVrAmgCD&@7C2>uv7Jt^5H?Fy)HJAC+W^Udyt(;qEI&(lCjyZs8tE{pUYTAn44hDlTmPaE;m+?H&hkH-o#K>EZ7*kf% z`NqKmX2N)SuqMfmnq3yu+DcjBs}?)DW2}T({C%0IA&2s9JSJeVU3lcp6Mz*jQFLS7 z1sjz)dymITIl>hx%G*K=cPaJnp*wdp##l|$chTFt**(I_Qet!((DJDGS)xg0-BBB3 zSBXQaSe8FL`nV;|p}_5?^K)@-yaXL3G1jWQ`Sk6tbl~j2lZR4A(c+lzS{$QU<>pwN z1IMOMadJ7rhk=X?GH2~<%AqO5wfQdgD(%+aV<%-J#5rSU=>6zVE zNO6>{tg{qilLty^IV;Kb*k+c6$V{kAu#R5WqbkO_QX&49e!tdA)v5KCW_H>_RP1Xr zCd{uCZmltHJ_`LTVD8A-C4!adxE!B097l*yB1=@%Sa&JJPto?4x1BvtXH}LW&osyF z*fV$V;8pHuh_Q24>F_v};0CN`{d=h3=@q?ik zr1^f8Kal9qvF=caKJC_oTA|wZ(`RWHh*wU08rS|zcT~h!JSh)?pLTZIpq&wqS~L%3 zdswQ+&bahnSa&PLLXh_v6IZY1_;L)z(5+@#!+ei!njv4Qd|m-AY+?yHr77kA(98aE zG*(V4au;KBT+sT$H66m|HsG!%@wY1gRCDvA>}u`nU3BN0dFMD4-BA!@@1*M+cn+Mk zPcgVWVucn{Hv5Vc5$kuf#8_J?j?8JpAz1?{Esp1llQ2!Z8}kQ&E&$>TDY>@CGk{V&m$b*8{KGJ1JmWp zXDl}_QT{TM(Z1jR&+jwpI~V$q`A>NWBNWB8dE=9LWW7JUmDmakd+T8Tc}v^A7y0fd z{ZVD3=ilvV^TT&cat^h5Mc>ZM`wW!1erG{|`ud|hk87yCSF_u_D_u>l#KA;+S{k@= zc#(XIl}fF1*Ucb*anKP**Me$|D4)v@pq1ebed_QlSGs`CuOc)bP87#T*kbWh3U%bP zBR1ld(6`cvu`Olm$zq-s64L_7MBiQ+KW2-+Pq!SX>M4(Y?{9ILG(=H-Cv#& zA46$K z66R+9H}GUPI0WD)V}F0{v*~v1-a5|qdZ_mYGPl#_o{KA2kTq4dE}r6za;F^(emNHF z`bPYOER>$BwZHb+{^*6Y`tS)0`?6pR@`a;)DJpUsc84*OqgVer-Noz9Ja%&a^2@Lz z65+A>X{{kgkYUpS`KEul3E4?b5e}f=h+cX0xZnMszYPtDKzyYY{iVJH1KZ92Rw{c} z6qA})79Yb8jp@li8fm^V$)2`Y7K8-;x;ngd&~tFt4M-+zjC6LOxKt{@3zS$X=0PO1Q>GUqs90 z9+BYEQIznzRsk0Q$stZBd?+!INx71Z4iy`=u20cZDfKBE;wv%Q9gu?pLem5ro zwdJ}%7g2Nz=s7I7Jhx-8Tw~5D#O-y-mlf^Mm4PLriZm1uf5~!JwJctg zE(xI~x9~W2%|4XVw3vjsi?v8fn>bb=1*;>Jv1Itc;by%F<%84(Y7q{cBWzp;!CpHn zx%Ke6RCJ`z9f_KU;$^qwqNxPp91|Dn;24Yi@g|ZaZ53csge@cx)=Z9>=?a4b!J_r!^{QA?X`Di~FaYBJG=Yw%nsgJUr9kYiFZlxAV6 ztUK>iR+JmU3F0nP!7(EEYNI4w&M~$X2?2{YyZK$HZWU`c9~^Uv3u0c%7IDN`Z?JNbpTEe!<=EXPE508vO>23`&40M1v@kB{MF`ZAT;mg6=(!y=7? zFb&CL7;!8@7IG|y$E~<|YObKW<;Y4^NT5gPI+(%I&egI0!$+v`# ze3s-iO~g)x<6id>B}~CKl5fsn2w|zcAd>avCGWcLF zC_T+qd99k1s;6mCBsql(?<#3{CKkuf+K za>*u?7m9McM9OByc7>4ptTy^EqBPCPHsd+rHuB>W&p^x8X6yYacdO&JzegggGaffp2U9p&r{xKVhPk zJidL^ns6?W;TuwNe8;(_IS)k(YH1YKyl<>#nn?z&2n7qqf_zL)hEl@3gCbFZ@x8K| zOv#>HHRmLtz=-%5sTd_}Yqi*U8E-_Zup|RnqY#`Kw&K_WP1#azfo>@a>eY00`bKhr zJDO;7o=8)$lU$5K>unNKqDay8=o=V&wDlm4Xeq5IO@f-X{AYADdeM#ODf5$V3JG3R z-2VJ0=A3m`3$}#^*C}sAXp(pt#Ox>;-O_}Zg#faImz&Wi=z8&ujXBhkQ^NmYiMVkq zURx7JV>`X5Msx-En{90p8AC=jxDjK@MfFUOV!~b&Bf7|Y%4icKnVe(zkU`sxK_uuz z;V>@>2VIMMiCj=E1hzqjr(H`j9((m730q#Y4%(vjW5df@-fAT5vqYF%hjHu;t34M@ zgSAL$AeW^tsLoG)#b$RH!jbE1=t8u;>m5l7$Hsv~lylcowiN>jTZCh9MP;DvQ15dF zL4zo6&5p#~y1OM&39y=|FD%|cT9TFt_ZyVNS);kn6&D_$^c{9SpjScfdCnz+S%fq( z4St|h0(_I|v!)k)gSO?out=%rq2_`W1?Q&R6!Ed+L9T-^gUtz zX)}_HPW9W1-a({PFxgQ?WMZ@u_<$COwoGe2sEo9|UV2SJq+~)FLQ@DGyBPFlRFXp~ z%0eCVA>(ri4$ob~C~HhQk_QVMqKm@CUUUxH3-K|F_f{vR62;X8_0ewimpEI0-Qwo0|dvVpAN~Fs?;tyDikM+FtJtAE0yn zM)H|W4u{1&TyQp>#<{ZO+l$>nJ>eM7s*r6ji@lN!O&sKx`$&q?Z7+8RiA&UyS!}?? zoHEhCvI$&D?G6beCKR{?5`x1~Il-l}#w_obhZ+d@#Vvj^5Y}bub3L<1vlx}S!Q)*rN>-UiY zLGWR$n*cMFB4l&{2sCC)iBrN#qJMr*>x?<|F82nPDL|4DJyKA@ZAv>^D{RVFSSV*p zdq(NfPt)_(f;OpC9E3iJwI&=IMab7;I=27w7ynM(H>c>?J#(-(L=iA_A4U)fw=0|$ zQds4blpSOiVVTYxPARCAojThgpFwi?W$#{PIesn8V1DjAeeDwH}| zeCbz!wHHlO~tDI+p ze`5FPSBKQsy!9dDPzYl(8#L338s&Kq5~j@uRBe?G&~^RkKf05Y5d|ecG>2L!rllt= z!bz;A`bFsN`SYIIM$hn%EL5OFPq4xe5|h(JSuzN%U2t1AJo=~p+}wJJxs+p@lSv1)a1%WG{r$>9NjoeJ<4#fS&+-BBC3W#^S{Yxg-~# z_W$?RNMAL!3M8Td8JSEyOeiZ|X1r?&0@)K?o$WYLIf#3WP{pL28O4lSn-spJi5AcI zTCE_C!Nj4jDvnfK^0^^PH zl*%Pv0fB(g1-{=FO?}P8b9QWC$9|cB2(_BgDfA6MgL^ zCR3cDj(gT@Fu{GIsI!1gt=A@^;@@3eIwvG$Rtip}_KLgCL03tWP{NvV^ccSjC6$=c z2*JIg_VZV(>ZgTI>5mpL(8RRR|CEyjV1szaB+R4Rp5*j1RK<5+`{17bQ$^f!pmLdv$dG!FJl8xx|NHl?*@NzI>i$`3C?6CpnRAZQ#>%{5q?$>l`q750mBT*mP{ z2x)1^9Y0!6yq+AaoR{bxp_pb6V8gg@txbej9zRF!?%~tr;`BW@N`zz$Yl5R(1#5!E zDQnH4;dE@%? z+G~@bE@WJ5R1vRJj8@J>@rV=%gtSY=n6}Leba57=#ue3ItJxw(V{-#x02f7giLRIv zG}2g`i+~v8UN;!6{fQEUGMs7H$E^qmaitnVTlE0K8zE>lQN$u_jB=B~9*kKK$jE+f zYFQL3-MBR?#AxhNR3LWNm%k6E=DASImGPRcn#gxlF`63{DF~3gscB0@u1Jhb6F?kv z2p^T1+lmFRUKAA)^1V=+ThPW_awbpW6M^%HAlENQOSBknkF{`So5R zQ$ng$twpU^`O|ntAQOP53Eff_JijlIGX=%jdT0pFz$C@IjW`pKPA$`E&ujIk zn8wVg=H$`H_YJvBZUVbR4Xv=9er0~p)VS0XVXxxSAvKmuBPU6E7SF9g{+0bes&Q29 ziYp`?(5QM0GKtD{Pz$>Y{j&X_t#J_>DF`(4Stuwly?}M+1gZ!D%`Ur|`iD5sQ@NQa zQM7_>mF7t<90q0t{OjBR$Unf7ONmfJKE*W$;KEKR%KOA_+OLKO!9RQQ<``OSY!OWi zOm}vU$)s1o1Np@B;RLZLYtjn>+*DntgHlT(u6jo0cs4U*|IZ1mGzXusaxun;6fz!n zID&E`%-?us?KtId1Q_GejJ2c?CA^98^F_qJBo9e_#F68rxWR34v?c`HWlw;!)0BvR zNFEIPJy>c`E!WnT_#)*zAtZz-g&6)Fc_8j1MFbMATx^2CL`s8gi9x}Pmqf=ZBp(HS zt10AH3-$t3heq=;pMrrVzC2gHArF)MIT%uIPu?|Qr-0Q8iWAKZw@msiNAgnW52Pvx zTM!f4$$DN}#3ZF&hK%&W|G;$yXl-7cf~eut=9@%Q85i%mDF%n;ozZ9Tkye2h72EW_ z#ahzM;4W9Trcg`k&S)k0R92{&GNjv4Gvgmb9_CbUk#12#Ga3obfmH@cyVYb9hoZ3d zCHYFLy1NSGJfqIwgsT!_*P4QC84;Bd(C}z?1a6&h-x+lV0$PmL2}c-Isg$>bS1uPv zwn@5b&Zsl^uc|IVdow9yIJU6Z3~-g6VuJEU&a&zZAfkmJ38~3ManIBgOAe=GKQ6vZ zILoRtNN6G|q2-FMEv~E=GRa??#%lB}d}q}eOeMNF4pr&eKzA^yl8A+v>7mMS?~FQw z5u;*+n+QZfa%rfT9q|~`2r3~loMqJ+vIRs^IGO@TVR0La8#PPG?P{BZ{3=|g{`2+m zKl}I9=Tvyz5D)_Z1OPKL15f}!4^+;mK>*ZecN4p90Br%`s;m$c>pT$7rE$RAfHqAW8rL zGy_C41ptv|ou>;BM#AL)x6N*Q+V0x_5Yk?NFLCA=+p%Me?=I<1B$+0U3k`_r@Ivnk zbNu`7hu`10`@MS~_q~t(`tA|$n2ISOmnfHP$rxD+ZO-70pNsw5+P~lSKkohSXRrTM z_Pzi5`;=>cKk)b1|Go9po;$0Tdg!;lxZQpC!`D98Z@1dH_UbY}&;Ivgzd!WUe|!D6 zwa@?f)N5Yr=bvkT`@P@(zUKb%_a6J~+r8h9w|}7gQ$LT||Hstjc2DX2T_1)Yo&ICb zw%Ej%_f+5kl=GbshJCI7igbGM6)=N8z(X|22Gj+WDEW}mUpM&QCRGtJAYKPQRULv0 z|As%>c=6{KRHvH#B4p}t>nH*`I}@!$U@=U*B;T%(v@|bG_TNNf#=aO>j(Nr(;l_vY zAF9@WSgerqWkbDZXHRwU20uR^(h}RBN1u4**LEJQE+$(-O zpHBVth1Uu)VgHT>3bLl=AHx`%FIO`P0bW#GEv#pqpMBVCllXqSNUA=J4{#wDX$x?Y zZ2OF0WDY~8Gg?!49Z^beeu-8y-yY~ZtX27emao6TvFu`@a3`;#yY#=l@UuLHh6T+X zx7{H(GW?qzWN_kC+J%5ED&UKiVDrOKK*{L)6~vh~uv;C(%PW*PILbSMB`SPF<=K?^ zW+62*=mr1_3>T0I&rSYpmNQcXS_x*a5hK z1u>4b1h(zA(hA_)eiJ3B#JYbcdh$2PT=^MFNn8-Og~ia2UEQ4{nig!%Xm`aRc6*U0KUtz-GJ_ zngXLSbjljsG0W_77iMVu1o_qFr~%Pp zEO&56-6~!C0ZdM}^G7aSm0^9?{=xY`>9FbyN=1jf^k!*S)ydpjNd#@b1LHuji?$^7ha7IRvn5T7ccs|ZZc~JfBUq0oqMgTQU!SMQhKxsH17S205xbi z|M{%ljQ`h|Qz6-}7pWlXcfPVbH=+HgpCpE)`T})(dX$u zxx0Gkj$RM{*Y#fZ3~-CvC2ej81hMR|Dz}^f&;wi{2D z{x6fPmh?y>-l0AA-ER64&1&ZtPrm_oR`YY}eJ3~-*6|GT1C6Ekdg$CCe)P%aP8;JF zSzXrh<2kA*;%V?1)rOU?Z3F)m6!d;u*0ebWWc!x{SsPLKdX9jR%WPwM%C@i0uT$aN z)gWk4x5Ki5(4s6AczyBy+6zmlmRF&4Y~G)d6&0J^OGS{V!Yq&f``6aRayc~^JCu^m z_%Qi-jN-DSZ2dq@8$qJ490jH}Yp_1T~*)A^!a6i99ejd8o3cvTW{mk9Uu~oY% z>19uS+q-w`-!JOdkZsX&QfVBc?1$e0>F%e%cjMvDv`$UR3phcxK-Fi|k=7KKT67e! zPBqM6;!c4reeV&c2zH@ML;YD^=33!8+^7Tlvoe0*7($I2jW|NE{F0=(&2k*@O3O`F zfbc=gdE`YE`Lph(T@nluLO;t{M9z`?D&!S+d|R$&_I^Zv&h3H;b3>9w-L8cy{P|~U zDV3{=50vsCIEBKE|$#vzUT2uk2$#@Qkf@2Xma^)Pg zs|DHsgSb8=>;S*};dxW9-?KyYBZb>aY+B`)tt+%jZ^N|xofWl$LJoI#*wpDLHKPxM zHwRQYq~N>7%%0?V-bT#HZ|8Ks_UoNH@K34S;~=Tb&oa-kXEq(=n7d*%asx@PJBBvZ zJ^R;-^wUi}?w~TQ#T$~_uP2@J?tQ9+IK8bBYyWJQtnwOJ!+pATRNA+gbo&cN6q5}< z%vKWlPAD27wh7Hj)20{ikz=U==pQV4x|GJ#pXXu~YB%Pms}hv>zi;_>D${oE8a+Bl zV!OK@9RHCSt1!@Vp2)dD6!#P>S~^o7=(YQHt{ngp*YWqPPD3%0;tEq|dQFvg3L?hP zDW-r;knlqS@oyH0fFFQ3j{Xz18g0&`@@7c1Hih&9+!6CF%zO#mA&#^$RUJG!Bn(9N zRT2X>5%k^EysDq>=)=#2(e92fXnDgXt1e${-@UxS zO_Y|BmESWl|Dp7DS;__RqeyW25l8bC^#jy9QD=$k4V`@W=x6&eUo$_ZIh*PrlIZWZ zfVx#gLJW7PGv40xU1E1$TiIyk3|F{5dJ!pHLd$9L4TV1W^)pwyyT=Kjd7{nyk4TJP z*FBkl0y7uBcPKO7hxJP}nNf&~E3@r*T?qyuK`+8Iit$-C>g9cQLvP!)L)>C*SVO|? z5Pn{KqiR99lB`5NFUrFPn)=*b_h2U{quAJ!vaIps zp$u)mb)~RlO?i3uQgGuJd@?@m83f8DPz1N%BGA%;%8DO{Rf8eT94#qnAXX$d(p5ua z-+qfgk&&K%nJ3OuCXd4qspguq#tNQu&`H0)A)uA7YYkSMBH4xt=!M*_32-8mW6iYJ z)cE&CFJ+YjRSnD2#fmRFSK2@f60dxcgM`#4S|d{v9Z=W4t6N@x@y2s1ysa=hkMjbM z@c-0qF+eJz*X|S7HM{ztn%(;)7qm|K5Hu)yq zre8YIkfxmT!tb&ho*l;6ftQD}pLIW`M+1+WAZ|b&`87DFZ6AmkvJH4CCL6VODYx06 zD$SL*7D|U$I^^T7&Quk+{SGLbg?1+qfrCT0>rr>{oUE=cBIdxksHv0Xrfxyt9$q@S=)5JN7F0A$Mmnw4Y}A!I?keIO zzlx#KmYm<;@oKmWdM#Bc3>q>6MceX!h>>fC2r96X9Oh!mD(}*nX`{%RW@up~u(-uLcv(iwU+a-~!@2kLT}Xi2ND<*=%pb+WoB@EalS zoY9+KwM12fo$?n}|5&Dup0QUs>?ionzuSI7YoEZ|D_$W9klzNLC!;?@$o;hw0Q8l_v{l(0C(iZ#Cwo>Lbwhb;u5t z=l^j!*_W=ZpIWrY2+g%Ae0$oT-^-+-KMrYx8*p%jdRzxD8PCXncw*&mX&{Leb!ueF#Ib4%F!K1r zEVF!D=IK~X*jmC(D(Q6;Sd{L8a=6-{DoMj=Y4bh z49zQ`f9>=L{W~Yl!wl`-zh;w-Y6F+`YJR*3I^zahoZ&1VCEV+Ef>PlhW4q5r zst8$VNw|H__r^;KN;YV=zkU<}C-D5(isu5$z&zlaJG2z;&Sn;?Pi-8o)|JuITu2h^ zspzMjuplsQ>)kziOP@H6d1z-Y2tR))B_0xU!LkfwY&*Oq(^-(+eE?I>C9hRKvk?$$biXbze#vdJmfy*f2&?< zDhFf`Lx)Y#`VxtjiOrsOO&`$Jb;MQCfHfJf=>Bob0Q6WD&H_`_$_op!vdmn%3JSoQ zpYdPidgh__oKKHbVymHv<%Z5CnB9aR%V*k z@xbSwbp!h61J?ji9&XfMi2kbPjUV9|9p6_O=&ODDZxq{ecx1HA)Axmj@aY7P6~fUnr`?ujmr~H&DO!yd)p&3g=J8 zQnjS+lI@I!)&N=PDx?1^l!QeHwR_!zBUUY-Wm$EuhOG2H)_GIop+f$DyN_-i5~WP_ z3$0ITxGFNU4ViOU|EXg}4e0K=RNC%Q`IpW%6}{84_2svo(p2KwKCO*$J!i>s%=u7S zcHg(o3^}i~|Irk#9F_2F&v&dL%-pal@M;@c+3xt&D7&(9BUu7^0Q>lt*5_Y-os%^M z87S}2&UOu_x4O6*LypJ`J_1)j$nq_7=V2#`_bjD9cJ}si2~bv5^S1M9^R3krZ8N%m z0w=b6XZq|5-2Mo?;b$^h{-%fc{8sy%l04z8vBKF)7oq#?d%3MOwkcTQZazHOQ|{X>)~_x9m#v9b&h*(Y%gKh$41>nB zUsq>J_*8y-1)D2pEY8u4=ycDYv$L0%sXtHvZch1VE7^7Ze$?(zp{X8?0-8Phyd0Om z{igI)J+HN%q7^d#73Cc^Bix&+&b03z{dJxmdA9J&w0M!#bMx~}OPh4h>bxkEzF;km z=?X2h4)U^j{mMRh`@GPO%`xccA?)m*HQmcOO@VKre2_|>%`VH!+bp5auK&A3{I{R{ zh{}7a0v93Q8VszhW;Rv0wX27W<=VMFM97BQ!e0xKt*1$wmt{ZZ=#zBak4^?TFfYvd z&OhXso4(sZC?L+qk5k_ke>pp95<2Tg_$lW9Dc_0b+;qVf^8+i(!dtmALm<_~3Jo*( zNIZ`|6H>S-jXgVI0AS72BaA6ok$MtRlQ(kF3>JACP^@mca1W-C8T1TBrY9x?5GuEM z@)?6tKS=Cuo?c!Sn0l+pW%83b&`m*;pvI&%=~6cZ$_L{`NEk~FVu}pdjab!7^Xvix zdjsBV(u+(}p%jTPA*P`@O5}6_GnF-AgmNx6wh5#_t@n&*5um?AN*kH%%>kSciQ2bW zfowAqmWzY48K3yYrqIAZU2_37axXsW0ogsmCif^aN+ERBreNoxyWi@vW+k%SdIDsv za&pQE+nAaEH6m}h%{!)0y3ol=LontPh}&k(vWA^R5`RLjXhqZ^7us1#Od9n|V3c`i zb4ETWa40WL6*jl)7jRigQVo)HT(@&pwN*{pAd1ba5vt#}h`KB3E+7g3wRKU+HnosI z=4R~wuGrY=E?~Bv2R(qL8-x^DRWC)n1i}U+Yf>zTPmdj2GCe_oYYQP=lv#Qh1gt0)ew~6rlE+@gBc|u#@eKD=|EWf&C!c^G?}29W5ZKoXOlb`#9nWh zM6>JZ7-Liuw4}~0dX9-3 z?jPsBxyQcexd+1hw$b)4kL&-5)Yy(|*^d~%{94`9V#9khvla2(@<;4HfJO^fk6pFn zryg{%BzbQn1!OWP7eYR*s9}5|(*G&M1KQvH{dD)v{d2QrrtsIJA(ynoUPuY32Fas~ zZ33l2DJX*LV;Ng-$xDCtL0L!KJaNrC0Y#457*ErrOewvL?)tU3j;tc8(@i6#FWh^h zK)vvI!C8_k`y8u|fh}6g(yp;{otpU*_UbM@;$1+CEo_ifbV-}kL8!%q!GPQ4n{R&sEPP(L3|cqf*~zJ^>8_M|MJ|83ru^^u#s(dDbAx=?F#WKP_)CMDc8 zGS&y>SivTWj@Gvs`jb%(OajIQdXgw#OAsT7?mafMdzbgz-lH7-fA4B8FF*GFg!R4O z^`}4j5e$=yn_M_#7m=C*NcV(hLE7=qZ_W16;SWw<_V&Izuh0JVb5Ew}P^US8M@a+b z)|QwQ&9!M0$slGkG^5<^Yx>sdL@XB;a1!RQoTB+=pj#ky6d_;PyKC(34Rjecr2#O4 z6`VjQSjkY=R10TJZ5m(?iNY51;p>zI`&g0lPnE>fItroOK zSWV{n5Q$%;G!#2;$0KT-1h8QdP%08N69h{QSF?OPLC6ige4x(b*fF&SW6qdjphQij zH*c1>s(Ng-%3jU~;yi%mja*EP9@z;3ym2F3g~S?;$kqo6JkG76+5zH{9GX%xat7aI zcWnVwcZwchg?<)|EUCyAuC<;*zJ&!h<;W=p zB_oFg=KhbKMvx>ZE+&YZ=mh~{N=ZSzf(#Cr+ub_171yD7uAzBH%hc4;& z>FNH%J=<{2e7ukX5lglRao|O9n~#E$(39A;|C=Gyss1?P5KXSB#bR`@TlL4NmcTX1 zd`_m|QwSVThbWnx!3uB0dm+QkW(d z7WRAY2aqF97;G)I4rH5~MHxynIZ?{IV@oaA9RqbXd%Fk*Q{d+x{Eq_jtqFrsAWjfB zwut+NPvbr&?QBVI7V#6Z)wMmBr%PPDoeOq4uAp~sm66ISUc!kN)f^EiLIB(l9~(n%JQTyhlT4XEhvB?n+iXZzkrgVY$O2$LoVg#vW7F5Zd3VM9SB zdx;>I5oqBJ#5Osb#l)~|?yVVM=g66E7|eg!a`i|kNxoiyBhFr-bZ<@ouO*;*x1tw{ zH5V%;qJvq`GO}KweeU@G9?k@3S^_3)kSm_W2vNxpyok7IgH0|E?M)(79N8q|P?2gW z8@vMtvZc?jy#IR6yIaiYNz%QQk2rs_Hx9EoI1pzrQZ2P)$dK~hFg8uoawL@bioi0- zIw^||nheJ9)}{|$!Zwt4HsFiFGfpd!I#whxPPL>Z=D-Qo4yvA&)&Cv~FaKKa^+f-2WMU|(+|;a0odhpYZEP&++b@8 zwOr)>KyqaupUN9~JO&aBdv1Ykw4mgmVH1q4kV=ZwH|*l*iUYyOr=W^8OnexVZ%$`& z#2W_+e?vU_p+MS{DrQF*&RO+}XV!Aci!H{$p=k1YC(1Eb%Gahqfmd}W8Sk@8GTHy0KH zbxsG$C^_bbVxU0V%k7pG3`7Lfs30ff5Sl1XpdpiN4`h)|isi4!c>F@hNKb@=wBj$R zIC9WDBb4nx70Y^zm0~8T+}FsMZNyIyF>l3NTaz8AV!7t9C4>M(lC^+MlcQ!BDM&OC zYykREMB&c15zV7hnkAIb8v=N5wi!#{fn&;IT?g;z+-BfonobyxVB+3}GO?N&fk>cG z-gfnlla4ptAU;j0w(?{{|0X2h%q@|97qc6nV>1hlF(v}?A&WnHa~Y@9&CsK_biFN{ zi6hOwf^!R1(zPu|v1n72^tQ2gq9r9x88DHISa(G&DHU6-2IL2-=xtN)r^%$i5Y9kR zl2SlKHi{JLM?&pD9le|D!5851>``EgDwQfgSeuV>{s(rTj^1ka9)c={x@^T;nfJ=O zwde@y=*f1Vj^4oaEx5p99^k`9LP2p%#oD@&s2sN)y`xQOg^xU-;9lNsC`D>UyL^M~ zW);_uUZIfwT8xI_{$kVb|hNiI@NQUau+JJ3gO5PPXOX;W$?1UBVZA_)>^U4p(g*uY_nj0GT_ z7`SB|F>RsJ~fqHt|*E>l!OK@732ML3iU4Q#@QL~TPLe=+8lLp51Y zdp277wujn*V$8JnV%W8`=*E^vGAs&nPT3tb?1gs3_hO)+ic)FZO;bh6bIDstvBfJJ zh}lBmiY{`bCQ}rsfpwCxsMy}Nm2&KrZN!?bq*z!i%;Z*q;Ld_{LDh8Oj`8@7sk)hq zkn#*otr^MuEAEO!%jnFKUMTXr5_NuXf;&Y-at7Fo?5`S{ECCc|T`#)$lW9#!I}&nZ zAty~?da%sZ^Fdiipaic z3Pzd_F)qqXe2Pfp*G$zm6qj(K;7Vt3MKmqmzFWo*vBK=v{&ljLqO?Vp0f%ZP4t3(9LekshqPNk+ZKO;Myq$MmQ!#5Sy{9_3I)e^M#_;5Ie0Q$czD{JB!cy z=aRNJty(fPJj1|gGA7d3xiW9AKA9~r6ILQ-b@2Wjjdtbo1nr5i?@h567G+YU3`!S` zuB&5dD%THf%y8BME=5gDM9(YYlC%(0p_CoXJ6O9&$^1XtBF+``7mTZlz2gO^YflZlgp}B<4aLqwla?-cKzVae+RVLNH#iZd zqe3r#H+i!^Rjy)lQA( ztqZ`-lcBg=Xh7bd_Rk5y9)AMPX-i2y5F{VLd&RjNDY?Zr7G}dIhPM_A*?So#5 z^P&=(du?jg16iqNN5RWGz)(ile(jW>&|0z?1xQFuT`S~$SQl;~rIDMBd7Hb@nLclF zAO3IZvsvM>toXco>9b^{z1U-pW(92wQ>08LYp0syq2K-K4ln~sFfpPjoKU&El6whc z%}Ue6g%Op#Fnucy1_4vKWtJ zi~b2sL5x)v4aZ<5!X5xfK)1ibdDU@3XoxB+wE~m7QR`l4LVQ-zZ~+#WlSi3i>cuHk zig0HLnk&U1HmmF!j=(yz5V_?bOC`5dU*3bEw_YyEJ!Ug*d}ufU%VHpgCPJl|PdQsC z4&$s|H*zACmBVpSMKrTWMG{OIYMLqWf<0ckRL2VfpIM>9@qa{rmzMw4=q0SF2*Nzk z*eIE(cm0AJiZ^=#a@0~=qG;;%LGtt25 z?(TR02mv#9G4(~XFj&R0<#l+!T}$6-r!Da zAT{9$5JAKUhzRo62RVz_{oV;k?z|f?KoIX>X$})oz?)o$`@>HLFN~U<$ zojVN_U_s0=f)tb>TmS$x12!`S03%@8M&qR+7dE+V``UIo*&DtQUPO8F0%Z>=C)wQE zer@Y?mXeeHLJ&g65C1O@`G3jWW9A|}?d)3@{@}BZ zJ?p^_J~9%o1%-N9DoNTVD7fa~nyWZJ@bMS7J>T|y?adDNr_$dO{XX#chtN57=x%*x zo>y^H+KFzU-3hke?Ro`KN&hFmml`-&|m%RZ*&JMfB3u3eGk3=wESS>0K-(C-RVVFQnXI_#LQk^bbRH&@po$5xCZwV zHeWwoYbJj|JEd>a#3BTON~AXAX*337;@94_YWvJ{boqH)eTJ@HhD&!!E9_&HX<~Ht*9^jA${%0Hve!>vm~0>YEj z4f@&8y7Kf~`t1DPt3ReYg?{*vo^nn5ZO@Pu)6#wx{i?OO9zvjT24MUR%~j4}edI#R+)j-Qx=80S~P>qS789 z`PsXA8;ZecoMhxMygY6GURirjud^gxvu*0{gQinc_9(%7U|)I;CmkD_ZSwU&OM78f zFK~qHz7rstCX5inDrcI2rLXDHP}36~jI2zpNp7)cz^D}|K3f~?aES_3uZ?IQ@VF1| z^lcEIG6Y~R9d1MoMVbV!spwSciI$nKmt(<4h0|U%@|2K*VH@DW2-RyNS~!2O*K9eg zmhOGHjJk~dbmhEkJa4R7X2r4icwhEZxTRXoK`&!?mrN2ud22gtb1}=Oadcr_v1-^} z1B%DO`}gqe@TchQ)n%+Kvt_!9y;hr1WmrERxgrP}r{5c9uzGK_nwHt|QM5#J!aa>? zH_zl;6dkJ;&L`x82GMFFdhN!iGla*+j$|!uigdl%DZeO|ulVXvI!JUf@x$K2+$SjVR?8M%wl|hOjnQY0-V}MTMA&6eGf-TVb9fd?4{7l z`7-i-qTb1?z%}ouFH2$~s=IfqHWmBTY4_8}KE`xmw`EsqJW*tilCppq#*-}xcCl@p zQs-R9($@@v=b^4T?i$%*o|zSaJ&F#g?_#Trj*ez|x_o)B{*|l4pF1GWPNRWVd;aiN zI3+Y-uo$WrKv=oCZJe{e?CQq(`nR4juQK|cCFRg%h1X+hM%CQ~55w_^aKBC&y2QTJ z$9vOQpK8vftB6vynbO_mHcmD+usYA^{pQg+bwoEq0;6`N_GRFNRe>zOb7ojGrD|imCb6^8rcMRjkJX*hkqVTv_ znrBS&nLA(iIPeSWMtF@>J6!j#jiR%mtr6w1ylX~hsXedb2?nju9_vStYEskJ1o&~#r7>$b^V9oG)6TOHWq+mcvLAFaxp zEI^e@Ox}f{-ES|b4emWRivt77<@OM9%m(`yUz8skP z?@t`nSK`dcMC#q(`=uD%Vy=q<_iwTKqZM8ZP4z+MtMeW`^UZ944UZ?T*T*`i&0vYg zawo$@O`RT#qd?KAx-j84`>WXVANl!t+5GwHFej70fGIXo9E@_`+urRXAQOf_*r@Iv zQS)yzKmPeMh?&MZAYk$z%!lGHgn(=cGlW1WxCa=HI8*# zD8M~m-E`V!=dtuUMO_`v3}=qkOWDsS;MM1=6$}mP+5v{sKAaqvn<9$hRVol$n8Z2} z{_afwz!rX4+eoX*V8J2Ww7OU2;?3Zc!-UTxf7-L1`izakde_pPTkHPZ?#Kr*Kw&{% zaf{l-AsqJZ^^JIx8V9Gleh;ki^^)(-e~#KyZ+^DZUza8_qF!^ zRq#u8(z^o_-pno(86g?&ja?|sb%Ia%Urg21YL>hGhFe1%<@dMPu3rxAN>ku4`fPZ%8$a(N+iJ&gn6h{? zQ3YCHckUecz|~Vf?Dws_P$&Mgx3%?SV}<*MWP_}_fCOtbk-Idul5o`DG!vaMsbfXFi2hjaCW5@X$=|%>rEwnqshE^*=kFh_n)e#5!h6se zpRU2{Z$m%PH~a%F-Avt|JK>WLUc~VCjUoWXf~?uuHUVLGH~67r`$P}NJU{i3rM3i- z6(8Rn<;6*F^XYG_tB?NfsXupH(q-s;=SyQMTV<{i3ya&gNyZQVvwhvF40T#d*nzv# z>D(@O%v$gRTcj#QAOTm^t5r72!Pc@LH^Gi}*XD(?N_g|k;w8I(Ld|>z92KjQy7}tA z*Qnf6tsOJ!UpU>aeRav+`d_a}vA(_T11N*pN+S--uqRbcS7nwZ)D?!Wz? zJq)b}YVwU87waf*(9qC3V*wiMZ$+!mmEE1lp0gtvP($DETz%Qp z3NO0gn)uP?6aDV&j9AV`grscu6L8e;@dnm4EZA@IC}m=0u(zvYQTp@G{eIG-$4?Vl zx>@Vg8kD64n?KMn8uv2a3m8l8bHYWd6Ru2v&%bt{+PGa#0#FB0Hn>~9x-=MawJScV z)GT^+ReONmolw=3*7)p1FV`ldbW>%nYTsMycZUgWXdOsXHp0HJ3d(N5>+H+X%O}6f zx5~??vI+01VTanJ+t7QVg==SAQNQ=E&fWQijIDAHTt0SR&&RX<0507^_{xd{W-oT% z!J3}kkmbvS1z?`m4bKPV=nrQw^mCQdyIvaZJm>V}!0R@vFi!R{b2WcEIK~@&d(qJ0 z6)Gv%5!1;m?*r$29rW>P10{leH*0KPp+)Q(^TAs-{kGd8w6y$(q^Rg-dpBmje*})2y2*#aQL#U z;2ua9843&eWy>9tei-M99`iMtz3Q1pS&g+V$;WME$b!A@raAPx(=wX|KQ`>0sI3a| zvu1+-2u%?xM$fIh&Cl(IkBcSxG08{M79VYKx*e1I?I*=k1Z3kk_jc-~a@a0A_m7_X z7Jl}bwPiQ$lI}|7dc}l$!*Ght6-7$3z;EZU{9YU|nNr+_$Vt4D1j_Yqd?3RDKiDE7 zKj$9#SJ=Zp?U8oPqWXaj{(nKd=nrSARv_M%%W z0Zk(N^*+fxOxHMY$#Qw84vWOzJN{7s`|Ev`VdzB@kH1VR3kJ6O$dQV-E~#>ikgvuXSxM+fwJ6!xN8dh}QJ6I~eVupfmt|3ZXy;$%Wi5S4@sZd9 zi*>M;z~;N&g^R z#^@(~nfsk>*e+Ml_?rFIhH#QkMQDguF)|QB8^@$)G}*sJhV3{J1O(!_7vNm^Z^$Wu ziscs5Z2M2F{>3iE3<|3>^6WJ0y$!^7?<@rL76atM5&-Jz-=V_Ij;^c`9KZ@9Mga_h zT*;ALtN4LBp!;b0e4JB*w zW>zh0!%_mxO(tb%B7gIP(Q&70G?9jn2N7?_9ljZcV^CaDZQn3h0QGOoU|zs~l{ld& zpbNXW39y%?TgXKvhKKC_mK2PMQ7ZIU$JS!w*@gX6g}p1$7~&&MtZyB`=p+rISiJWc z)g>_xIbk(hb}spIF^VYXXhwh21{IgJ2E|X_ws6xOpVzMAr6u6blA1E#I)TlnE}lA$ zOHl56A(!M$E>ybf2JRixxp6e3zexcyvVeEOzJ?LeLPUA_#0D9H;2P|Z1djaQvZ@9CuMpqcEFf%4SalBJQHNaA+ z^x zH*Q$t{KPxT*D2rsvyZbpsrf#`Q7iLu_om#zvpETl3Gq}DS#aW_i2G=U`0Itc_QMiv zp{j`wavi&w^Zh9L6&U&RV{cUTBF8F|R?Mp(`rC8S&(c;sS=AIr?>jynmH^l$7}Tk7HoYb=%_hqt9@C}Z7n+w@LX zC%_*v6nCePyvG@rINA6(k&}Cl`&;*!<#7o%jdsSf`%Qm?RnuN-A8wHu@veUohh=r) zSYZLX3-y6_ClI->gIk4?tH07taP2f9j=9wH4R2$ zw|K84mqGW!m6n*z*}eWtJU_7i4ovTM&fj;A z1*>rdl0E}>;fElP@sE288B4+kZMAm9C64;RA#X<+aA|*?$DONHx zZ4L3|^cK4$on{>pQHW5A#Thya6$MObCL*W&Y}S+OhRzbs@j;VROXMPqogi^&#+nY= zu$FUa%5h2LVQQezn3f%a=zHIB$RhPE4^@g4?F6 z38RH1N+9alOfL5(aKu4@m>`g}&RwAf$Q_E@CW}Zmqsx5?oJdlolDQ?7U@JMY1_4Z9 z0#Ew7{d$}KnMO}~>-o~^MNo8#4B%GA2t|Rh2R;lrqla_QLq)ZFsS*~NT)OCF5v~Z^ zI0U7iP33a84hjl75sbhrq-h0{P_>NIMp^2=PMU0&?zsp-L)K>}!P-KIV7CxSyianB z6nPNtv*TRwR0ls6M@g|rOs1_!Q6W92<~}h!ODB2=H&o(^u<}S`W5ttLZTo(^Uy++$4DfMLnx<2Jl_SJfKRwz zkn1Ko+|swUo~OOBHEE!mJ$lH%?_6HaXA{E5Efnwf5LP3SNphkoh~>foeD{TG-sAYM zIk$j-6LH zg+`$XiALn3da)OLZ=8hOlsgdjJ>vry(kO?P#Z< z5hx1(w!YBSMmeC#AQDit?mS+i;YdJ5CbOautgIyQo<#%XHY7&(*~kB`GObvMsZ2Ui z5$`F%awed9)gwaQs3ASkxQhmtVy~^yQ|kwk8Wv2s5Ng5Dy771yhcT`iGpzO*%Mc`3 zaUKeB;K@nbOdjv(5R$gbfQ!-u(K0cLNTyx|NK|MxAIJGSj0&Y>lEC&0Sfmvv@soqK z1bYUJ9`QyV(sQC6iDzr|_#jj+GQIdZr?Md3_~U0E##BVHNLYf&!~J~+E(KkTBx;-2439PH7mqiF zNR?x8AaccMG=-e}KkWSXfO**O9z1{%W8)y|Aq-@us({6}EC`C_!7&+vC(bQ_QHrV)Ab1U~a59qk4(PPaQKSeaPfjumVC0}W zsl#E{N-Z6HE#F&~iMGfD<4T05T3}m5&7Ju`uk(#dL7q7|_5@|(th&QY45LuA+?Wf) zZCZU@Tfzg2EJ}*g{0l8WG{8?&{g~gwX(o`MgPmt{DGZV&YhxWTMZ5=NZlvsncNv&6 z=>sEjEt`s!Bf=0O);-fgk!eEB*KC@CjuTrbnWMj6|A8eVqe7}oV8@VJp67vEo(TeY z2M1obc(jx*3`T1Uoh?WVb8q;My`DiuEesR}PmD-Hg7Z$GlO=Tx({eaaTpQMbyrl+m z2^P=+`64nPKG+O6Ouyl=Od;VAdW!PYnuRL0>a}P)NAn1rPH8ym1gNk?PC}_?F&q_U z+{uHBt53H4pIVeOb#gOY`sib03nQJ(q)?P*%NDY%=4|Z)lqnsWtFb+?9CA|dOwfT_ z5~_tUaB-0K^?{UD)7iNUeOcb50>2u8;)W8TP+D@O!x7{Ra-zkW2hX_S=s$K*(5aAL z9r`>zxep}TNhSz4EtmtD)2o)7X~rag@5bJTW_GU%gpt5A218#v2oYArM~XK9TU|L6 zc}sttGcmS`xE5v7Nl0rb?;4&%OT-8Li7_gEJIBP2?~B zQ(4_09%i>76hr9;-Qs~1nWvtt2t>#vCAg8bPHFheY`xZn>O=B_F#<&zfR^VEw)tbv zeg2;yQBxl_(2Z+H$cr({vs!1NDM~XNNimRQhQ9| z7A8RSZ@oIK9HRdjZYV_VNvU-tpTxloB+!bjhl;Oh9N$hx_z57Ng&4ER=&YmdF_V&- zC>nTs4R2@A{9CPrOcax7n##yjwBHgdN!Oj^D{};PGR^ zFxH@ErA$*xbzxO~Ac@n9sl^te4c6q^i?9}&UsclAfFju zZq8N8EY@lvbVSJq23&d}V@Yw;s1$?#&qk+6Juwo7(ib+Q$QgnMN~Hvl$4|TbXQhn8 z!Jd{7blRk%jgr<9Bx9gJx=~K&NMD_=eq&oZ986F^G+XiMn$a;iq3FQLNQg>r&+vbI zyNB-jHuN#~%R$^I#j71l;MU~pGi#AA+Fd!3_@mDm@xslGr2Dc0hMePAh?qV@#3B!1 zjA<_nCfiNh4QC%8G@qYy&!|0QOfHB6P4YE$b7QL)6}17>j{Di)a*}HF{8ZIF(@PO? zmJE0Xm%eILPhS=(3Yr?F`KLyg)SFu&bYXwI`3&K2``dpG(H8*<#w0vjPn8;?6eVOP zt9qgDKA&TM>r&&dKPrPBF*N5dQ$V`(PV6jHa`6J7B<%>Yb{Ii13Dd0n*>HR^vEXW4 z;7{a)iKv`NBjksa07WgeqsarF+qJ0g>Z-jUTOo8&aevmVb%#yD4W)4f@kbUFVPFI!I)3mfSm|o+$J$lNbRJUQ=nr6@&Bfu(YvS7*dduZtl1(!NMi07nbLw{@)SsD z)PSdbRgPJL(GOt86+%n+)(tvYixCNOF#~)5L@!74>4|Y<&Z*_d7!OoDdV1e>3{5?o zY-4QZTqo+q(ey0|T~YQq*snzcl=_X=GKqrGS`92*xdC74tpv8V_s#e_y{@MzLUq$Wyt(G$-mkD6YI zMQot(s4Q2CB$;>#>l(nRUS zT4bn#>vIgCv;(?BF1HtFPspP;R})Ljq@z(#5}ttwiPER!0fTr3A55Qq{)mVW9Aqb8 zVA_iV5-7d=L%iDLD2E#J&!O|R-oUkWMC6z+V-~$p93}@c049?3jz#@7=tu!~phdVQ z?+U`zQ6(Lw+x3qhIf>+~MG}SVt(-YJDuP8i_cTYw(VlnelaY{yTONc-vr9=08bA~T zQqg5K%+m9ObEsNKGLDlR=%ffFmAZj>#09i9OyTpnG=poD+#|7(1%ueulX4R1j_9=6 z(K)`cPxtNqdNtRRpLYMeIVryq|Gv4E-&60JGOQE3MemI_2v;HDS+{HER^6r4Oiw9BI6BQ;GYdjJOq?ZgNdVmT-AkR|XkCF+h&K#9PpRsNmx{XHlCUITT4*2F^g_ zfuZ=5GR!+D1P?Vo&3~W|%JH)(+vDN?Uc0I2sWORlU+qZXd+)GR3_!?F0!k$(THgP? zbFT~@TkQr8`Tn;YrVe`@W5l^ag1y-5Q$Ng zk?R=VlBV>)>-hOyIes%>QkX0kitatDO$r{(OK%ltSlMis@%s1~8lTxLJi6wPU>IdU zAX_hH4$%Qc83+V1P)m+qH2(8o?%vE_zK99;-lWKQr1vBgG`Y67sbEyBPygJ2OwH~ZV3 z?4X&bx8#;vx{S&c#V9yc?(r;=g4g*s?&Yg7i?oBw%3#bbHtk=C2_ib9J_02sq21yVx;hjU`W0c=|B&~@5kxMp0G zZ%lD~S4O(lTUy1UNTdWh5T}WKnADrS`(K>!zqxas69OpCNw)&Ls{@)5gR%wjB-?%X z2HiRR?>CvFv(Nt$SIJ`)XX~(PAV^&8dpD7MndLFusLZ~_ac`IOkA8~)fDjM^00aO+ zGy^~YKyPJNm92pCH{_=B@0~=9G|T|7+FLYPy5Mh}LUt#aV3dJw0l(k*??7nL01;IH z6chmI0=xoSf0A^BpV<*JAd%xM-q_D=oUhjox`B85E?AVu<`||xS|99!$dxQE% z-TU2sy=TAtvx86Az54g}?^D0>-p?-k>0q(Vp@T6~h!m#{0ta(30d(O%3-wD||Bv84 za@hZA?KJ;?I{$bMmwNPmJyVZ6OV_1#=dnA<9%*O!bsCy49be?n)xY-7&FSX9em?o| z$G3huNB`{mbMGDa+mb)U`+N7R-|XG{Q26oaKlGuqY2NnZuWJ*Fo}|{OB%u^29|q8W zEjAc`p8e;fn%@FoBnj}>i`#n6-^cgjd{O@5n>y(=`3^WsZ|142FBY2Km$0B~nmc!1 zNsal)V2WB(7XQ!vF{rR|*{)r_Dc9z8X<*Km{k`OSPcj5ZPAMXA+w!IXO3%Zwj* zjqZ6&4R3`DRpsUst17`A*Ji1AfxSyR%y-KeF4YLHA&h=xMl`PGCf#0>&kdy4F!VNm zqM#+abWa}d+o|{Rm+);iVf8H7M2-wC5B$ZrNGMcO82ne){`%qHl6wW-*R!dDqyE9x zQPK9-IDU$ih3_>kLCf6Ixv00;f`XtpnH~On*}p`v6nZ`zH2jFvwYIf& zofhup+lkErqI$%8#6G0l+gu{4o*=~(rdP&;#0nuB1PSGLE?ElR{tCgiSXXR6|FDYp zb|zty(SzAv!f+ivn9tJvwhIEc(pv`%cySbic$HA@f|=V$TL7x`cESg#WKY8K!*ET? z2bu$AqDPPYp?u%ldKH{`N|wh~~C zqFm203y7<69E~?VeSdDBJJ+Fo>96DF&=z@5cVE!f$cC|0@X3&J!s56BL49%L*C${x zS2J{Kv<*SWuPy_&7mK}?mWDEm=@8B2D^_{HtCLUCF*vM*otq#EecjLBIbk#fw53oB zWYzHO?RR9|`vSf8>|_3N$)c868QMX0Y*zB*6=n0U@WPy`ko%C?n|%Jyez8Nu*`|uU zUqBmKQiZ~GaxC&wJm?!a*A<#-g@2oN>OcE-A4e~NR5e6Mz#a4hS95Lkm98H`Ecce}-xGQ+!QgQO#_?|VKEs#V!EajeuwCOUHn-`gziucP2Gz-J zjo@b=i~Qp`qXr(}ej(N$(mVYHTgimCgpJvg=Db_$LS5T*!BqT6VY7dhnVv{L;GiTK zXQI)l;1^%v5#bmb(9TD9;pcxrpV#<8kkZXWlJ;~cm0z;%3L1+%dVS*K1B0czr|Ir; z`XW!T_p{hXHWeIhDVTa6xhN=b-zx1saLW9bo-- z)0!?r%Czp`es3S|xi8a$5oXot5hdeWCy+7foWaKc1WsXC+nq7c&(Hje_94e(#G97z zEmLT$cD@VM2IFRCYjEsmQ~!CBX3y|w6o1B8JnY<{8Q+^heMQ-KT*!&qhh11iw?kRv?6=#=tD z;FKt*<3*G!1jov;-%&-P9&-iwc(D;UQx7{t^T4O+g;cU+?58H}gERH&vj&g`n@7&{ z>B>lcRa92NL1*>AI@ZS2ZUfM-&7S-bm(ZPa$do56A~^D<>jS}WL2Ro)GmnVoDho znw@H}8srOeFmt_soYn8QtsrG+w(2ttp1UH?w2jy9O9YrfE4CbS89w^Co)4N;TVr(4)^XXZgHuCQD zaRTjN=T29&TSBkls(W}gD7O;ld_#xoE+$_T;auevZ?W?BBDJv{M4prT;w)J!_$0r* z4dIR3UN@Pj;;DbCh`8V=dr)S_l9m_h)wjT09U_w-;>vv9zg2SwQ9$GgD6QU|)xD1f zqZ4;z+P9({FKm~t%7+VyvJ^k6*-vgZmdcTa614nvUxKmsT(0CmkK>CPc!b~w+yAIf=PHr!4q`Z)`&0#c{y$93s?ElmB7 z{zEfMJ1q7eocn4!8iM4IQwu(kG2vQZ*~v}aI89#8l?gTtGpY)Wz<&haQzIc3)ZQU^Z@Q2+>X3R=xsr6>$KRW=s6{ z%}Y*7C*%K>&@P)a0+-y~TDC&e5PZ3}Onx$&WPPRj@$C%Cn104(r~DRWw|5*xR_lZ> zsAqR|(*G;CkKWGt?J8;cHE^`#)vpO5@qCpy>oY^r#pfTscK;4KdC5I5QxkEA5%^-I z7+#3}E~`6J9E&|=B5h~-HWVJ|m20zswImbG@LKgOp&8Fk$cVg;0%^#+UzmF1n*x@b z@bsLt+eMv!12qBSZH$~+Q|DL49)l-Rrp?hy1;WQTB!;Pu_DfFuTuQ3*FTXS49+;_{ z@NJUQW#>P4^)+rYFCm;+=;ns&>NE5@y7pB`e-}NlvE^cl2QAlZYeV1Dgi9JCmlt_=BY)FL-zp{g z_>S~q#7egtSf^Dv*noK8ylIR#o%H=sl9YKDyOkH;Zcux(y6Z_LE{jO>uK%Wax;_1R z(msqjL?mP}Hmtnr{Rez13cEOzKgw00sb>H6AQ0#&sE~Zxt#Piq0dgI@M04UUDoeRr zC4g$Y-Yo^uttVl;qJ5nMgC$j%MYGCoe^J5eh|olC#;Y8+fzlki-bQjIec7@ zivm`fijHnqf15+&&vM8Ta#BJ;vud_~iGdKfL9f*sD6HaYtyp#G1zsR~V!YrTOlE9_ zaJq~IeiLs#q(3&*hf09S@Uq-fKjU&!mdcQv=vJu-*!+4dlJ-S-YIIzX1oMQvQ;&Z6 ztpY!M@PzXY+9Shdd42QH95i&ixsA=2Ua2yf4VI6eoamAM$p-m-$2d>jDh?ZV+lDxZ zuh-sLhA(mw2feMH<-%3?`1z4-klR;2zP)DwtGTo&n?{Th(=*qUiJ|zE$5;_Al7{80 zs5%k>uSs_FAM8+a2+l4xhm93&7JZwc^^ufUY^#%9z)6zr8z3_w-~4KKNVA-#d|vR( z{R=>Ah04kO2-+W8rX2E>o0$^VLNJLR^3%~SUAN~_DF(fFso|1)3&zR|ztPyFvIe@gy@|D^s@sh~H1 z^XWID`#k*>5UX5>9V4YlV$}@T%a)M7YQ8^x_crt1J%8!HGh5!BxcZ;{>DHdy^a;D{ zQujEQx-hD>el6Fot1n>w^sI>OHhs9;>uF>AWd1zj-wqLE3u9 zAXw2p*O`WO_xml8L%ip=&w5Gic$-`n=4=sdQAcl-C6c~)!`U{e@!Y!{?i*%MQEZN& zziBI!B-Z#3&fh3!6MqZ%As?wiah}3*1fJv++5WkguYZ}j*8WdW<<9X2;?zP4)|7<7|2^`klJ zTXQz3F9yp?UD^}r&i>HR#qFPS=lyzrKA5+@GvC&~Uj5$i-^IT1@T{RegtRpj*UP%E{4%n|$&+@%zH(Wo$R&_Cb(c;;hfY2gDK)?bkIGK|{4;QgmmhBI zy)Ciq&BmAh|Ia2O9!m8ZzuwocCdbL)JUo$czV7m`g{~(~vR}GG|1jo34&t5WMvlFW z3o)#lR#!Qr9`$xAqW)hycTuB_gXKDQx~ETTnyf#SA760Gl{XlEebnK5@ZDUdzr!Q{ z?%tVAw-H=ECFes^W~)10mQ?v~QPc%@@P7O%)%pFJC8sf)@YL9PDuy*#_AM`|yY>#)6UnL9xK zD^5|WtrfRDQtbbwE_FQ!hm=Q{mvAw+E+Z#$i_v0aP%tIFr787xpC%kNOO7rvALDns z>VGScA+?oleFC5NmiD0?`cn#|-SxA#t{e=>*L>a#Q&*@$?9s3o`xIL5+3`>O_;f-^ z{%?SNEi-8COg4FLxT7yhc6`aEU9l`4-sv`JbNNm^8=lH5Zspri74%{s<%&DrG37y; zTKoHxf0yoh?tvypnF?%=%0t!4@0yjc^^2kEaxw>_aRvn24){|D+C{JscD|Q^eET9Y^JP$ zA7fpdS0M+m)BWd*P)9nPucggL8 z@jCM?&+vuhcnn*`bV^%ZEI&PZ8(rPppWnay@W>vHrKpKB7+eYXQd24#dMI9M2)|W( z$Iot|B2QO5=?};n z%7H|G3R2>mj<0(6$K5*54)$-ox##YpX73%Q1Uheo21TYMD(I7^U!d9NE}cmebE$-Kgg?#CXk59QNsMepA*xaOfS5xz5XInh zQBdxaO(aioOA2NWrt1Gdi^o#DlCK)orqI$QjcYw07zk6llw3xYJ3h~SJ|cg2qu`JE zjU>1Q)Xz}4G_C=6sG8TJH?qxk`n3J?_a5MH(Da2O2|YhkkeMnjWmN8{iyZK+0v5ToJqWO7OC$1-B#Z>eH7*`F zg&6{hTrfb!FzLn;s-a?9#)!G?87%)xSl$rz2Qr(WQwwIBPxUXvD3duMgptQf6At!u z1~Ck$-l+PdC!{9Dh|xhlDgh3l2kPmlYO((Pq5#xOlJ;b#Nx33%Dr`T97SbK0l1vSW zVuHC$aiPs|)nKBeQPjpi8Sb2&v5*LZT*$Ow>%t&3DHR~Lu!g@WxBoxpVXO1WMT3xL zd|}%)Zx^O?Gcl@r7JyLLO?HKy5Ws8#s?)R3;r=^!{+&42HLuex@&8y` zJ@lc*2{-CCT!Xvu_0s2qUGt%d-n$?tF2*5o1TzpmMi@gW=dRe2CCQ6=J+O%Xyf|-w z@5-hdhJa`&V4M<^ab+Mhg(I+SwFfvQAXGyA-k~3m`Rx9@l{w9cY$g_TkqtLrc?{>CtRwRGpbt3#!F{wi1yg5kWzlN>nC%Ivz*AF;-Wp;U-yREGD`n zk_pwA21*Er@1Ibw{WqI{U3D4Fn(7Z_4rqZAcY0(4J?r)L=67?q8lL)euUt=3L z=cuYTO)dT**#CqGBu*5H6Br`xxtX8p!}cvHU1$kdfW81ijFGpP5~evAk?glU!CAvL z`b15D^#76vIado63&yDzGRdh~ds4Zil@k$A=)al+ti<5pHJH^VET!I)1IE&fgn@u+ z=v!6;Txz(8?FN&M>tX?lAV=t0Y*+%Q(BDM{9jOTELZv4jzLc^NilfM8NJ%}U_1|m( zB5ELohJi|fri4hvwfr>HPa7~ z;`J&dKobcvqh%(MR5ja&fcpW3h@ldjXiby@P=!&p9D`A7kT!q+2e?pVsDy#ows;dtlwd^870omBH zwpNfNu&DAp~3IKxYaKSwipH3!T)W;uEh%`?^MJR28-38U4)!c8Ys!WQA5c#Atno%fI z5=};8mq1j$X=rb%^;~x_9EHKix3QsVVCj%eITrv0LTkl9MQR}RfRLatlQLoeP2n#@=YLX^g^7PT!U>ML6D`wOQ1i({)b|>?|s61YfNco%}ATFun$+6V^964JbUw_~WY2Hpby zo1)cLm;mNX`T3kenNXp!*8@+wYe~(F7Q-3?7)|I3-AYb?5;utI5pQJc2Gl;7ps?C1;qLHwAU@`X^G*j`7Bq zuKkzk%5#54e{uve6QLNJ4Ux815e8GVgBDqGE^4nD`x`6D=ww5#@{Lg;q7wqhaOdA$ zHFHS-Q^EO1bG?|PO|`-Yh;vj#0O$)jEqElXbwXVfbrTCLWxo?%A$h=*O2TrjzRUH`=iw*I{1E6Z}(@=f{Q?oDa3n` z(B`^;c~cTeoH$;T+!316o>x%%K>_nY-Z6;-oLYJbW28n2P*_S6`u>~vhRX(mBGn2o z$q!<_1GM0bmz8G)W(u6juLt8INt0t!(oIQ{x9Ngfw-zaAY2Z&)LkFMCBHtrSC;;v} zj867iTckn;O>i~P4?qw_2U$@@=1dnH_yROOI9H;%rKDkedEnpNS@D~Pa=u0)CZY+> zwI>VE$&2h(86g2OrZMoorE@<#$W=GOGCrwL28d(E)VU)eO9tM?K8Ng-<(%XsAeBPf zf~m41xYd}0gK%#tQhAxG8T&;7OKKI>)GRjop%@6^+Jd*Ky-`y-HK~PWWV$VvL@`o| zuuOxU*-~z;Zq$c^dL_ z(QURg@lR8Z)EKfvCUU4rLKtU-HWL`AN`>$eH3X6eT3_{v%>Sp)@`j=qnPey=uo&1v zk=xPSO&2L)R@0;ZqVU@5=<0p_?O*{{76fU49hF+UgNY^gO5&L@GdWO2g%j#B)(ME| zQCiw50~L%3P`4pLP`rq$Xj>t_eV8DVq+H4NtwBcdbZ``5FkMhpg%33qc$1Pm#nypt zak-X!Qco9Off7`q;R0c%OQJ@MOH*)$mV<&Sl$^DRkqv6dpMVctw`MIWNe6oDX4(Lw z7m6h@7fQD`562*-MJa*G(u{(T_tFU*7N1EdEp*JDKWWcgFLL(7+lLA_O?oJ)*fePq zqyom}2dJLHw-o=Z_NxeCUN$iW8?M`m`87{M8iu*x-<*umb&Xjl-JDzE50jDM@(!80 z$wWk}i5?ME-Fk>xDmcw1i0%-Qri;O;XewnKk4DTEd}#@EMkJg_z+%OMmI;v*;9Bqn zl#}S+Bf)ltD7kN`8jvR<2@t(oCo?;ND^*Mnyg>u1Y z1&!8>&iITf3%n%UjOkG>G+FarY&j#v>7`YmqXfNp)gUZ7PDuts|3t>1>Hv;MRAgDA zA0$=576A|`l2QVMAOuQFu1@iRMd%R9i3Z)U%{H1T{hw*CEf!Z!fXy6l%E$&Q>$S~9 zQ9?>lA_O#Zi5n=%&{auK6t_dNaVGWFjSx~B6PEE8z$Jc`hM4HMOh=3u!jQHZV=Hi? z!IZiaQGBSmb$pM0mg`lDX5wj=)W?Ym5H8(tyDm56U;tD;&%0t@v2YpfVo6-1g=DZT z_e`@cArS#6;8cITuwj!)0)bNn_;3^%+P39FaJNdgsT2Ce8}$JkgYC9f7CKC+rl&o* zis*4;9q|QSp!Jg3e8Gm`lBiq`@!CqedRK8KDL^1$MFIu@sWE|nqe>b`L<)l0 zPLBbn*z1UGqH8E@rch!^zTp21s8}an%<6Dzz24r2#i=pF1#^Q>P>n^9a* zjL>tCnIwHT6R2;v0oeyxuv-k_l53#%OCYNX7w;=*3rR2{6VhUhkiS zgA)fOrV4RJK+}=A)th4>BZ&I4uV-}7nM(+ga+rifw^%MgaFoHOObN0lO%)CuksR(p zJ{Ow|vW=|ye}BA`zjI zpsnh?6L=_YzJe4jQnbRvdYkjkL?^wOqK>A6Q}Pt!@I433(g93StCcnveoMx+ zz}T`_f|*Ds!}AkFPIHtJ;uz$cNGqt#gakltDMTYx)7Mx&;Gf~vFajY#Tu4B{8=8WX zWkT~v*~4A{vH6$aC7Cy2Qy~+5$|RB&Wo`LLiNkgL0KgCs0{{d7Gc*H0069w-r^U;@X3L6P~QAb+EussoGNpBJ(N(lTwc}{hW4Q|>}|%R3-Z-% z-WD;@M7iX)y@iaD!EMfL*Fs9!k?0^?08sz{AsV2WG63AOuSNJ$p~u|1*|t`1apXe0 zmslXuFA!FQ-F^VfJDswu-bRMC28rhx--}N4yQf3%*{>hc^mESr+RuOL+n3yfIOwP5 zvROc9Nu(=7(`{&5pKblp)o*_HhZOqSTiyR6={FyH{eZ16Q2Tr8hu?GOxwQS+MlMH( zJ4-`HLrZh)zj;55p;P_IXMUqA-}?IGyWhO}>+Jn=>yLhRyYJihU$V1vo%)@Q+7G*j z3H&?vFRfpTqrr>)Es@$@=RVTh>e4KA?Wxr4fTeLgSd*c|iqgWOpeybI8JSX}9v!~f zxf7nFnTyW_Tg0JzZvu;cZtjpQ2Wrf*p!`%&wLr5s_d4xRF(MDyt~B)))fJU4M69O@ zqXYWMM*DMTLISc~SObHkZ?4{ZXvi0;82_M~X-A#?RUXVIV6MJ{a!)wAiA-8T_s644 zeS5mP&tH)<`pTE|;f5PT>E7Ka9|6J!bX%047xRs^FOBT;K69Jf40xr$R0F~by(Ft6XUf8S3qLX3g6BRarJ(QL%Iml?gw>ph5v)lyX!I>m@ zfud)8t8~VsWh~sPjk@nH>Dn1>&}1^HJU6l>35f*>+wXiKuL8Put`kb7&-%`@{^*y+ z*)x0QmlVCt%8kpp#L{xbw7=lA8#LV&NtZ5YeVBCYQamX}y*Kuv_s%)`!nNJI%_al7 zj`&h|{r$SWz8oc8&g#D{GS8SBIL3)*o_eF(J4pz2rK9McG;>^ecaB3dmrLxOqNZ^M z6IN;Qc(RiVCRlCvNsxjNO$lmT3g93rES7+G6D&z|Ye{_~Z`84(bmuB|Rp|+EvRyg& z-#|AQ_lgSHZ^Ghx|Mjw-zb;q*h7b*+IylCYC^B-dE`tn_6BAoE08a$MT%BzL6GTtk zl^eWV1V;qb#erKV$QYH$W72T)vMVkC5Ie^Y_=$knr^Utyg9-1n0#MkRK$$ zS{BO27*qdTJrJ9)-51Li3Y=9*YhVodas%olv)z zbV)t7$4Fjkkng2}$Z`@Co+`^5dahV^y`{QHw12oBlp~BH|3qa^38(~4Z3!u zY(n5GZ6TV%fB&RxWMy8KaOm!2=w^WIIDWc+PcbELmMZ)I-!|UHUr&GH(b=pnefpza z_&{$uEM~aPv9lc6EBunZRh+)7b|22^$CCvNB0*8Bc^%CsJ$a_H~DIG*Rt1sAmq zWs+B{A~>t*Hu=ztpZixTyEh*DMCBbRSnq}oWVUaD;ZpUEEoKo2Hzwg(M{dv9_Re@M z3;T|Cxr5!z3OPU+#4Oz8`uRir;RjZ#+w^NeWOBFKqmSg#9D9DduEDn_fuE)%Pqs)# zzBfr9cyk}!3E*B>c8M@~r}qw_gwNo@Pl@vy36FQfA;c0s8oC%jO&6APyELEf;8(k^ z1@jNw>D$4|$_3yDnlhtcl!ck%IHF>;)s>h8sk-0Y!y5ib((5rnM#_sZ}pw{ zoLYx3a-Lz>o|BU0)fyR1NeiYEx{*0(bTW9V9~wtv-0hM=Ao^}Cxg))9B)r?tr^OB@ zX9b97rdhq8eW>Y@yn8?Tt#fCzW{Oj;+8+1O7H^w2UZ>pezuOjeO6dis`t|);j~fno zxqzWkwtF4OV>aUQR@lo1y2#`424cpoI-m?aPX0%COGkCg%@vTE$!R?Ql>opRjlHzU z39SOy@9B4^W4`Ve%13iuH@)qWM2ifkFpl?{I8I8m?^&;BOYfbtxYdH4@~m^Gj%;`# zj)PkT^uc3@?qafaN;)v||2Mm$TFGrP^Xyfhk z6W*4c!CaXY1bxod3*W^GtQOuY!G& zVK=)h>L6W!V-JM+VpJ+)W%2lp$sS(vE+JSr2YWVM6Tek`p@}~B0Zg!_K>f6)$pmr_ z-=mDYsdsjS`czY4AqtADyoFPL0kHs2Z> zhGWd|%|U2yMNPB}YyQgEnddJ$x|eOJ4 zn7r)VZ>eq=&;Few+S2qs{oETIiUkN@Z)=8a(hnBV`B%PGG!_1Pv8K|e=;l9jbkCQL zqB?U4x2@>>iWhcek22#Vggjthv=l(Zs{FTn1+Up$`&IRyd}{4%r4sfMPIyY9BymEpudEm68Ms8g0vKTRMm?@jI$hU>LB7-7FRr+6ZXFPr1{CIxP3 zuU*J!S1is>Wx4X@JEDP!SDyY*o%V(3;DB>t3`26=V!4yu^m?*XX>ONkj0(&r2BJ^_mZ~)$mHaIkBfIU2iEbwi!eYj(tL{ z!q&le$atp9zn|To^A#>l`|Ed7r#~gMI=HX5{Nxy!H)^GfaL`xPZvQr#X^>uS*$7`ApQW@QXC-yrsGTzNw3^^LkgW8<)=o(OX$kma% zy-NGtZxfaavR5BVTL5vNP_T#XlVr!~WfK*ph@+9YaJQS>c|FFR@33dD&uatM zSzoH9(67_2Q6`#mTH)ugS)q+lYtoG7mz!%GT9(`lg>?}TqSmfAO)Atg{8K_!n zd~xt??gUl3@7^o9+X^U>k+0k*OU?RdXE`LJ!UyBo)gcQ??00WUE*%*IQQwfsBv-90 z@`p^}_#pS>C^g=Vo|RIQV^*DsKhOuRS=@G`jb!*}nama+kO|F?kktCh=zNoF zP}?PC$rov^!d|q$;z+j|VUg}8eq>ozT#7%|Bq_$%SAxSn;!~eE;u5-kofOm*dvO!;g4-_>qU#18`iiee24^X(=T|M7GuTh)hX1Tq^_&H7Es*$zHuw(o( zNwir1Kf4b^aQzx4Pj8pw(OV-ICGqMQV)eyxV}AG@Gp8iI#`MMi^rIC z?tPdjGzEY8naaC%xY>3lz-+-}%^&ze>{E`qu&ugGE3LZj_fDR=ThH04wue7j@52u% zrc5}o9*c!BpXMRH`5`>n3!A*=8d@bEzYCGja_PG%!#u>5RKMhW7uqsk<{F5f*TXW) zfRHV1#LrPQNWf^tfj=`@M^%jwx8E#7|0%D9&YyFd=+1iSHe~HO~`C6dauQ#phard(wP4h_8>2I61WM2K>wd>61 z%t9G4H-@1Y1%gLx^f!;!rVMu+bjMxS&oKWMXT&<{7%F`>4aWEW0@~w{ZPTn_86rL$ zYhirG>;3VXaPW*H#YYu%)dV<9z2QQ$oaXm-Gn(~w(RWdk9>A)O^*&=jr z<2Ia$9!G<%U~kJDirYmJW@bzr+J?2;Ey6>Rm2<-5mooQGe?82t>y3QRm6%hdJr3R$ ziT`9V*lQ}}?Gt)SaoA5%Fo0x(b~+jieM8uxvcH_`3FaHWng6n<;+L|vDIoUiOeNYk zavhNK@vVLgD^QN%8z5wH)FWI5x`&+kNRhN}(K?Ic@!Um$Zoh-5>NVM0|D_WrrQk#A z5q_kZG-ItYvNx$X$AzB8%Um+LELuL69_Sb-P2K<7yQ2p3A)Xe3-aF`u3Hck3=WLMN zpm_9RsYgjX>*kE+s(rxI_vRhQ1ek_dZZ&_tq=)o3rbm+Y`9p=@Jj4iI#LecML@+Db z+3KG5$E|)nn5cDEW-*rAMF(g6Z`#0E;PSs_U4MEf?hIYhM|tmV*LaBW_R_UtIA%M^ zhg91dSBoP*kB44F$>ZOp3gcvsx%w|A)ZgTeaTEzskKz%xo7Jb{^?Q&+joy1J{3opL zkKeR!WDt|8lEhRfC0ZoV~eo$p>4U@^&URPj)H`m`C?R;`Ra5>!IbukuH2SwD-3%Cgw;*|eu zuEoa;hDowXmKDKxgVeKWf9}jfZ$Sr&PZ(eu>RYlpz_j~a+vduM_I9cibfBI&JGa9> z;e8{s;2+3M9V?dUFRs&ztyKe`R_k@<191@3*hct6gQ@lonv3WBaYt8W#aZkp-cVip zDz_eZ#fcuaPyT;CfJ;FAy$HJAJhh3@n8xw3^qA+>(6f*4vv}U%<@FQraQiZTv^6zx zF9Xx5E4qWW(a&Cty|+{1-mY|`5={AeFXOG5^9SBKq8m#e^!*rPr5O#2crlSWuu|t3 zZ9|&nbz8bCX)N8d$kCXQ7v?K-)|**T4Wp%=9Xn5Zr{lzQV&1OI43uu>Ab5348VMB)I>+gG4~iI{51Zw&r$gSiu^|CiEAeJBL?= z*s5zhteWsmm!y1*T&>{-jpNDT7Zm|e&ckv|19G@z&5tT9u&m}+*#ngiqggG9R#{vn z;Q~&+{y2sc;G7#@1smWvaX4g&&?|QQ>LfP+B5?)tLtcmjofF$;igR}bT{7TxZT+z7 z59xZis*ez})AxKReXszYotfib^!2?x;}Nh$0@Tj%>mGb6*}{0m1loJYdi6h?7J+eu zmI-;YLkbe!=ZC$zvY@+zGTFTvsr9-oz^wfV5YaiLDB)9qH7nliuk+9~lfFMeb6bDk zPh(NN+|8qeq=#`rRTpe{F0^L)mxbgtov2mMG3u4Ub=wb62#0frh)EDBs*8ULxU{?`DIdhO>vKR-bI*gIr2SKSvVbZac)Hb8Y^<$ff3B6O0XwH^%w z600IudNH@80*Z}=LE6TPC^bi)E!zWoC_H@f9>Rv0)%=GJ7tu}%CUZlk ziN6h8(t&#J{29F>q(-5UCN0*rpO0ts2Lb{i?I=4Yoe2wrh!&c)#4f2$q10oU8rtGR|-4FdvZZ0 zk+UXBf)i=&7J4Ry7f~!F4q+^#9!!q#zrP^b^|}Bda7>|0sTHNjZk%LK#rAB`WXVL3 zBPTE=-DH}B8q}y|6U)+!y0~~U7K}3R37d0?XrLrxu)`C}l8S^0X%?(-xCq4>2FFIi zj1j2c6U!%)doebpO(aSZlG4F~d&$$uST%`dMXXckeT`DXAef8jPzlf&MkR_G>E}s# zAZtuYELi8F$dJGZMmCd6#F(rE`fGo_@=xw1p?HaJSQ^)BX#D5k1tq~bY>YK^7w}4F zd9ifo9(gmik2gEa?3YWBMVnd;2hI~@izu&!d!Py1#MQwK4BanSnwp)dU>cy07%bB% z&}#YDxRhsZ%4Ouyits6vV(tQ$JP5fGCNaABTHPOFYBg@@qrc(Aq@6005fD;*I)*e6 zToMBF19FL9RLxz#+M#9Fg3ih!X%nmw)%UCJv}TRWzm%bEThParoTQX6lhg)l$a;#Q z8j_spAGH$XOc=PP0i|jcjlnd4hnk@^Od*}-`A38VR9s^%@uqiFs{Zfi`^##h!a}7h zdHaF{Y|~~Ys@5h;2`U-4v?ytl&Lx+EM@}q{WhUifc@4@Xrv^DP*6cuus=KOcDXg zfdSNnujnU#8d}=N>42VBfS#1|*AhTY*h0|AF{7L)I}x@ewAH_^`cF0w1h6C_nhaWt zovea5#g5oA_+TWbo~Ss73gDlR1$oGd*;YW7X^ z295<%X~AZ47jrQ_U;$2yMBZD2H%qR}@x6uAg&aHcR3P)FzHU>iacz)HJ^O!6Yu{EM zy#BgFfm0XDvo%tL3989K0(|hxVk%5q@i_GkWDE~ZwUYz$U3;MfG!u3uaA`1w#p3~g zYio&ER)jW#qA7Bdmmpd{II9lRLp*rH(WOqAm{TVah*)u#5YVXvhi@Kk;~_928AzH1 z`J~jmF4?}(XPL1SrjmFZl7~gfYi=KnF*Fh)2QorIl4~vw8#}*0Uq+=@y3v>NuWoJM zt3TG(_Oz!tuLgd2D!K_;K&YE)`P@)7#6OzUeRbsjv`pN;Ut1^G$K)ROsgyL68I@Zs z(KQ+zn1f)t)bgFxrK2Bwl|%K)#(9;?`p!N2l@95##fV2~6{QfQTuQkTOg#%t!JMHM zIjj~ba~B*dmXI$xniFS8d>xNWKT@a8)(3U@Q@coYp@xY za6W~7d+4Q4_s^5B{53{=zG_Zq_`Fl~#fWv~(mFi*x!%owcsI|8NPbVj zBw}f26?qP}6@@6dl{(7#cIGnk2Hz*4Dn_1jY*EHsN{mr*)4+dWVbYh=amvL2SdlfOpcIUv zWYfUt>1_C4>WlDl8Cg&yHY1G`j?t)^1S5~h=W9kSe00<~rMy0^$Ow{qMF~<0jNoxl zQ4}kUNAvdX$~8a!75f7iz82_4Bsg=?5E!;yHjQeBOcHB5^zeJD1x08*7=wf>5}>ma zlX>Dui+X73dH7A$P;I3|g1?pAp%`s1DXN(RiYoneG+pn0}k%k;=1- z$c!7K?fofuXm6PdJqU{Hbcz4(fX5^H72+5m&%-k-&Pj^iPn>=qa50*kFy>a@aqwPA z!)OwpscLCibfGv!Ckb|dFU_r-CdS_<{<9vy#ApZ`#RXj{84ATG#KhX_hFm4kX^L9~ z#K6^VaS^y~3 z6Rp%PRNr{wx%h`!q%JI_-f{X7L6qGB-S9tD48VUy~rbvw}~!Q zix*WVT|!qy1$b zv*)n!{U0M&%xj%$nI5!5K*rJ-Ae=Rbq$1>a14U7R{jlmB;bo*KYAK*#3R#pC7mMfb zV9R&)zr)A$%d|P^VD3~%Ld4YxP;8GzvGt;h)Kjm04`BTogH+UlNTk(X6S8D8vfOB7 z>Ee>5SYi6BDwrvxnn+A&YKEmKL+Grf8d4_3Ni4*sIXtXf=0^~(5=@Y$xXZITf_y*| znl{A$_`(Ho*n;^aks+O$H5F27QdX@@8PmX3c123$m~2vM2_FywWW7WkrPQZD2HM1` zCB-1s7SUC>1ZFftR)e7(f`FAMNd}c#QGZma8HFf5HYb`%sfk+zGKd;U*HUrK#<2*g zyyy~QB!rvtwjBKySyc+bwIs1qCSIv(5(kVpIGr&qPE%M@*#yu+tW6rwxSAz-I;~tf zzL!8g#Fp$O5a2o#&(Esf=6lsNB-Vxxg+4w?l52yAvQz^|*c=v%7HpN1C^g%k`Ksvm z28<-$Wv?hV4Nc92LMbK{+sF^51S;to?5{0$^sm@O`hLWIzayE7-mNAeNc82R+v=Ng z6#))VC4c`vTMcT{HxcX;o?DdJr{WDEt%6u@XvN}EP81Y%wQW z?k(Y)wj^ZLH>u zh-=@wnd)FkU+UGr6m02x!Pwhux&>%s=W>|+jRhMN=}l@h;c8ChPk#KuAvFYVgb7wl zRr%bgv*A%tS5uf@{P!5Y@jWg2nucHioVjbK3X5`T4WbxSMGA{m(ar?<77Y2Z*5FS> znw<`TN&v9lp*5yTvyVBy^tj%9%7cW)q(mn&&qoS#RriKAg*g@l3?A8kvDeO26OF`QNX;`sZ>kJ3QGutWZP4d4YvKIeA4c{kcz39 z!orM*OrFR@ERCgT?doo~XhR10#|GD^Xh%G1fP7dil1NjW-)cNfVeM_eSW|Kl63`4~ zLXcQ&rmZ>k4GwlnC$KeH5n&{nYG@aPq$NUQi^td$!zPAtpR{Q&2+0b85Y_`g(u}aQ^RHoDgqN*;=VK6ieAAP!Q0?zG481nw-{MH3;!CPsHMUq2{8bQe-O- zl6@VKNE;uux=i&{Z(8GIH91eB%!!p$2*vQf)Mz_zWoki;Dn8?S%@&EmA1D_(gh?8x z-CTQ0nh`$ z{etrrgk1s<_Zk+gt0c`^7jtbK)}cmCw-o4aQiPa1Z$Th%TMIElDegCiaIH=kY{&#V zlO7iA2La?M1exNJLbQBPjf`yzbrVS+uk+SwU!WNQnI7cY8ukc^)wae5^Og&Oe6)B7 ziJ%ZPH3_L*8`*>;=SABkrjB-=;IM;G0#s3%wa>*Ag79Jx8NweD?WhT?Ud%b^DUUG# zZVqR%bZF^PtS!_M4Q?mZBg~p7x=j-IYL~u-6EpvGgA+?U|2V*fJYSV7E&6xvJaGgB zqQQVN>9Lq{RM6TY+a)XEHC^?4{&>O?(_xRxSogV#A>^xL--{@;f=h4M%BbTY-KOAi@ZSL9>j@2Edsc!xBf4?C3E0vg6MZcWq>KcUS(Cmu{5t8N-+r`J-CImf z2*qw8TvVy&HzdUP_h3+(J&7n5_0b-BbJcE6P;!M&?jghMxOuXP!WNP%Yn%DMv^KG3o@8_&yN3<4uFWA9 zHsxzI0)cAenzcH~32#uhCpEPwOe{1X<4t;L2%}S+iV%+lrJ?BFjep#{68WvIjMGjU z>5-Ml6>D!j#9#m()JV+P?&^(n3rV2~R_>s`D9~UUDWMX|t!YXD+`Jj#-=jLC8!1WLi0{{d7G%^DK z06-5_&ngIkD$jez>#d}EO4}eCj~gLLvAghytthy+IB{V}iLw8m_5T2&MFd1d08l^x zAPY}kE&~}j!gJxuxNlrr_bqA*7dR?BRN|y?6G6Zc^xW+aZpa1NMBQx(#UKpQNNrHI zZH&f1Q_wK^`CC&Y1##pyZ(9u02USUkCGG&20st8sFdCo&OJaK#DHi{3mTVA`(x>+~ zKbd?Qx+U6BkQ5&WzkgoKLx=XOuRZzC_Y=>)pS11E=YG~({=R-Wvrqr~`Mdcg_+`ib zd9fG$?4@4P*}otA_nJNV*3rNAM;kNofBDsyef3^{^7Ee3|Ec;Hi$6WK^M5J+P)W6l zt9z5W%2>f8eYi_7$qE1O{f9@-Kit3HC;957`t%PS&{x^*>H6x?z51svr$_$h_aE*j zUwZv()jR+GzWMXV@BX7pdxp=hli!JSC|DYlA8y;Wpvvb9?1lI_t7D zN9+4dO-dqg2IKG@f$_)2)A{u3JuH%(AeHJQaU~grzTzA!vb@3UalCzOUyjdjdFYSc z(5rvxQwR0ZuQ0cU`bWp!I!*1#Fk~^pO?$*>v2$N@ z8gJ`j$S>;5%Q$D>-2aEg=be4_>VNUSzx|)eu*hTNlvxnWMe(f_zWo@9%a|VVns8VTPuewsj9>((cz59<& z>z`|WVGk;Xe9mPxC(*|l&*v&mUf9CQ{3lHxQdtIqaBfd zFe|=CO&=Fu|!W-8wFCF7j9X@V|i!;!#f|>O|a5*S0$GK4h9=*NZ-W^(N+Ho%*VOF=hXJ%2)L`-Cs!cPx9{ z`T+qX@G0TbP;xa519LmR$UJHZ+=2s-ckT7GXpuZa6e3jdbna&BPHYrj77G z#x(K`g^+QUzxKU9ZvBU~8}ojlf6JW~BdwiQ_rkD~G$WAjr@B7aJ@odD?K}~?+g!|Z zS3&3K>GGV#)~$BBM{Z+#@As8g86vWU&*p~_XlwJjXwY5`NgKX}`^f6hEOnkf#gUza zX4fJB-*$K(jB$g;+n^HU*TJnvNz?OJeAqNpmWm+JtkZxF(<+J`*4_;>x8SkibiD9= z=I}yPtG8xtj@O)RYF23i{=Q~4h8(fwaNTNB%axwey9iQxDQNFpm;DOtEchkrxnuDD z+by&{?)|;?XK%>Z)nL`zA!lOT>2y5TOq-f6zK`Gw?f}T#ckt-*V1s#ij#{Q6;efS7 zi-pq>Tv4yS`&_LH`TSL}<=rDtK+~pMbfIj0;ZIKUY~ru8A04SwmtCrlGWKHoN@a3y%DwuRej&m#d{sK66gnpjgY5cg|MqMroWS9J!Dk z9@`(b-Wj@Z<%FNli;=nHVbdB0iBT+Q8rMTs*oW_%+Be$>H_fK3d=R%N7xTRF7guyP zY}}VU+g;&8SaY{)R%Qr^6^8HJDFTI8@eSWd&Mobj1+hAgn| zF!pN8Ztmm!XFCPRU(v(66&P}spFYlZKAShpyU~?ZhflK*@#zMCF{T8$oQ~m*O=l?l zxIH#Px=q{{Eh0-2pxQ%fMC9OJ$!TU-e5j7nO;-ueQrLkD)`2CHx z!N=|ha?LyDbnNRV1mB4^b`}_d-@;r4zDHu`->>#&U8 zXbbQ0y^=6{dDKUEk4F_gNHM**UmPwtEfYV&+N(O3d(}pTx*IsyZ|ZaIT&6!=Fczzs zJ=Ht0JB2OGSpWxrHkRMm#e7V*EX&muZErd(A+uunb2X-N~w1;sRw%a zr=MZS-4WXo5e)`r@Lf>a#+um|{@w5ItnCnl*Y8l?_v^WJsi6lK0Ko4jU=q&oF5Sfy zy@S2|z~lf)K(@cq&y)N2C)4Sm&+PYsZ8XNefXs^YwS9#mZ_o?64;i%cPElZ?ytLQGAquuS7 z<<$MYUp+Uz8^TV*@3OxwclATtf&9<(Fl7-@N)y($9Str zXWH<%+}*_iT#hj=>&gFwf!m}RX#5(XJUeQ92&DtVy`pnQ@BhN$i@Kd=^Z*!zqP_KgWQg5=l?DXgHkJN<-E+a628_u z?J?umLHcAFc`<7XdoTVWmapb#iRCi@N@svr{wB&Fufyb%(bhlexhmBZH$uW3|&?+fs?g8uum^^@EH41>95~w zyS$hK^een7tb=E6kCi4Rcle+^a=Q(rhBE?8(p<}ChVMtXhRZL;SI=l%GW-TO|Fl#G z4g46dRtwkbQ4;rk#`DquUby584v%hWU$EV+FN4kj4Y*d+QC5@Nzr3r=aDbgJ#ePd! zfA!3|ep`28ajkr1Kcl;3X7YKwV?do+`MIsYrs^h?nl;hK9ZY+A9&KSAcriA$-PpgL z^ACiuo_sR9`<@@Eee@=PS>d!I z-#n6QWn1qSzx2ZoS@ik7RZ*zQ&{_5YE$=g*<8<}HIES&ab+X`}*Ih+6XR=H2GD_x6 z>fh|NN2q%=%*Vt(WSZx7uS*OeW7z6FPx6GocSbRer_#xCf$T3Uf-YGCofa}mB7nR zaEI;Og!HKkk&=D|Uselidz_T#XdeCpNtMCQ+Q00bp%&(a2!%&Fa&0jqbkXs|qo>P@ z_=^vyTL@}>YkZh}msV6j&U(V5^J!EVTKn+#C07O)yTT!Fy6X*)!RFiarw+XD?>B%) z2;n78a9aDv(c3Yv2Hoau{+=fstzg}CFJ=Y8OUU4J0^HbSy~{t7{1t?cP0RJm?{I0c zW{!cxOBMR+!J3y#)fdLbq9XIix49Kv55GaO+g?0xExWlmK+$df*FHWtY@Ag|%1W{; zSPgCak{pA3H2*T`)PXa?jjk~KS+jv-SLSvnrAvO^L^v4m z$NLGcn8HiT;2sV_GG4`WuU68QCM^utBhSYFLEgekX5hp-Tpom}*LKlc3#JOWo^85LDx=*8uS+;3BjtJ9F zSO0H@b+8iSan2?kbs;y{!XSXxw(BTgqSw86U;ec1faN^njDnxsFEvQ;wesjo zp$v(RIiqqgv7kB`FFVKmIYG}wc=);1o0l_$=sx?K2{r8GI&K@_`TuN%KE)WKJCmBe zwYpH?=?a7C*j1f_(PFlV$L_z%eXlXAM9YhQM_R-hH5l(|&J79MHIMYh3Gda>pDspN zH@dCsSm!U-RG0O&AHK33H$shIo8#+wzB|IzP zC(}D~`^87pZ%SX%+^)G7Hdaalg<9$Bsa zikHTv@1W0fJ>Tyt%Pm=aocFE=yM~j?VtHfWLdKPQ-d)K&_$KgAKkv*iE|m+6HzPU6 zSZh45o%=rz-8o1A)xXApFuB@(Glj8Lc_+jk<;0HnU0HtE9q2q5NN#Dlfpg#PcISSs zjNk5%Dh^kd*aw^WT>hfYTH-GUeaC4ru#RUg>N*9Fq+rUh1J83{MEXgKk7(=T{hJjV zB&J>HXbm5UZrO8ju&B;v!84BCUe_;O0k=me$f5La6i3$BBC8m=Ba?S*axO3Kpd;A& ztiLp!Y5p?Sy_P9`inU+oV2Pgkd8^g4YQ}E&cW!ZNsqVwow|Qt=%mX0fU{akL^v*Uz zVl#LzK^^6M6gCpg{eym~Taayo+?%{lu@8$G?K`sF61mD*UY6b+&P@=+8CT;JJ+fu2 zZQRx6Lp6W2bk{IiKz_u<-$E2_rr?)bIMjl*d3{o^VKyj#%KBSqkQqty56$B z-TsB&HlZu^oUiOS)RJEmRi3;IpsM=&IPV=*(P>g-bB&%mhDaz)nx~6yK1wZ(W9A$; zzTYWTMTIV5F#NDr{;Kn}-=0{!Zy7J9x=+hxoBExXKBYtYyKWLxPv>lMC)*yDgLKN@ zRhLoq8N-&ETn7(dS`AMp`Wa?@Xtk4vE^(C)+bzwrb`sn|+ulB9BYMA2c0>N%>a>L_ zU!b(c^q+nWLpH)we}W2c*?<2xu}1UgDz8^MXm^N-07Q`?!KWUO zr(3`dVUwwwKg}o()r(-e)OWF0a3@?^vU&$GfBIb?+6SeKkH&8Qn!7J!>n|K^iLgKP zeH8mBjkQaw{d3*=fqjK8O??WKc2HfYFMi|nafuJ^M9R)NKRm0|esPi2Tv{JS{;s^!&neH} z&CDWtgCpzD&*uNUKYr};fy*wCXue2QvAHT4j}aL>iX5zzc)d$(cH*F%16Qs zO;NDen(;R$X0uMZdl>QeD{E2e9A(KP8m-(59~+4klxByMjwIZr6*(dJ1zX6aCKf_G z4kt=%`)LYeEpoa!4X<1wYxs$hf5+b z3#>=Cq@%9E28!QxqUwOkkdBv3aTg&ex(S6|B@QRL^SyZ137N#u7HpcZeXz~VUat$>qtM^Ra22|9% z2j2kC7sUEL!IDuW-kAUgD=+?bVzh?#hGXm;X-EhhuZ9a1V3yCj`&)e130YLiIB7Fp znexfut2A2i`pF3owl?=+k})W0olF=1=!uu|3Pu)0|5$MGKPPVDV!3$+DdJTmOazWq zH=%N4D}Y=V4?3|^Y$&H>sEJ~!LeW7zYar7-NDr1?yy?USyg6>#Uli5N35xRr$0Y(w zd6#qOr}}iCKK0$-e$Y?;`=O`w=np^WtJ(Pm435sz&BYgvip)AL`*QcU7fYkyC0%-e zgWQBI_%Uk$Ydjlk3`qmUJl)27wnLZp+13|d{7~epzj^2A{3tO*HWm@%BPKGfI{8GC zWi!1~tbru>|NNj?=||{1AwZC|*O%C8Z- zd#F>8h31o+Fp^og@O-DMaI8sGr2Z%ixfvs# zL@Hy?wcUPL{9@mkG|IH3asZmb#tkT+bb2)mxA@7457aMYLGjLducU}ZYn9HP-G~Nn z*CPE+@o)YCtO&(a%EgQtZ}}jw|JSG+;pAm4p_5LmI?3TYc)U|p1s9IsFl1C`911MrBtj6KoXHJkagBG!BoRUJKTG6Ht>=-C- zee2EkSLWbroV3b4*gkklE@DJB#HTqJ%vL7vb9e9adWxy}YOXy@no}Eus59PTlu7hx zd|Ait&$J{eMlyj=Cyv$Xt%X!LkEzj_yU*F7U-%oKteW*84XmyN**Wc?wP=)DO>^%3 z`4O`7!ZrHs;$6pLrQ~YbGVKp zA&v=@yl`sogBpnmNXn>Ge94kd;IKTJbTb{W8!ysIkvc=L;PxtOjbtb{@HieoQrMbf zq^Yz?IV8e3c-eot2tT>;A{wS?@@S~Y8A)Qt5v&3IB{O<>9LMfqC_wz>I1D}|lj z_bT$xDY0C_T6A@E;yu9k=ruN#H0Sx>V5G=yTp^^g7)25|83(66I0+u5NYaOH$id!? zvg3t`4pS4AU;`+Q&Dq4R%Y&Pu$WiSXoyJz#itno_u*0Dj1LjeUv)_=L!ie!@i&s-% z%B8b(WLTrR*(#!K*vP|{h^w%SML7T>z(#JAymH=Aim6-(w-0tX1|f)$?O$SgDUst~ zF;xnAZ#?@&iYf;N(r8l(mX)!M5Sx#%BwWJ?&w3#1e^>@Ze8e1bs?^m4?iy4mu~q7g z@dZjAxiBQC%ol4tMe4f?%FyJBs0kD&3=g>rChBUW(LPC^%t+eI&Ekc4mb~wj_>nGFe+vqm(mOtB=B;Anf>Y_QrT|$l&u*5eE^? z$yR&hpV<2ev|16Sag+cm?0O&k%UF7MA9}LqYt<# zVGt%_MuX-`*;=&#_mT|pLJg|pkq2#hkW;!%I3}PlPE?3f+;1hlX6=ZTql)h;QGCL( zi5RFVpL?=d*){{u;roEJN&$^GlQD`l9|S1|p|FfrA;`YO@iv{mz7iQx5e%R?S@F4; z5~@5cQjfSMVNqyU5S7s+L`f=_?8YJC7z@eABXknl>ECQT2rnd@sYqsVZ`a6`47nwI z4jc>-!yI#)G>ZiTG!SMulIEItJsw$;I8vrwlndCSrhmI@`9;|aHzi#i8;QqiSq-^; zCjot;QsJLWX8~|_M=RmKBXkm7!gG_1=#!X`VAXqCXVf`1!C6)k$K-Un_y$a79m+x_ z8!K1yXs>jUq8!^c^gbD!ZMC;poY&vR(A;%IGfw48u^tDhB{lL#__Lr+DRVF8;tayJ z>{hd0_}oO=Tx)Jw%~=qXRg{UBi^UHjim>D2Z=YIw0_qxDj6wk98)jrFPm-I64GnH< zwYgl1g$@FgC9sxcQCeptP7MRM!OlpiH3vdSH~1)m$^^_NX@<%smDbBmqbjBAi=aw{NVcZ@4fQJIRR}af`PO7Y zN}Tz50PAyj84Xq{{Co8Ug5F&jAHIwtI3P)Bt*L-4%=jDXRY6BWiWINENqCiEIGF%) zB7G5S_f>dC>r*mDk^Dk-|N!=ir0h$lwHQb;U`hHfil$B*Td-toG zZX%uKo5NA37Eke(!LLWsM|C}AVnJzMQWuGbiNI_TI+95@L0wp z@pv&bkO&eZF9&NyxHut3p(btYES|FzJg~@$Kq{p8@bIREx{gY%Idx#pve0-TnQR2~ z4O@L!yPyop_k&Xv63cYXay}##RA@;($QI8*lB3MiWLS;L?r%%?o*ov$=xKX-yN=d4 zY7hn#7yV;B&A5fOUkan?j&YG4y8MY`U5?V-Qkci9lFkk@U$`Sbdd!mz~B7VP-*O5tt)};^f;Z;qtO5 zXI56;7tS5Rh6R+mr#UFLd5h_;2{F-s)KwEtT@N=3A8rnr1FOC=fv1!zy9~Y?-PY0X zGtV|cA9GJtk~TS56h3@aSXEp>nSJ8;=5F)x@xu`ul1n;0Cc}gvm5?T#2l7&T#^L5l z*bY={FJ_2zus|4RwYhNr$Iq%hV|?=>b7VDQMLw%SyGSjMI*XCCN+-gM9CHJ$H}G7n z7~_qVBsEsa>nYS5DH}NEOTghl>IAP%h2fX`DJ^UjmG7Gz05di>@2U;X929{NqhL|7 z=mlkq1H!Kulr!$}&5x;Ln{7BnCF`yQtZ;;*2{_urY5*gD^V?Z!m6fcHFEUq3vqixN zA1KDu&5>#OfU~`BwwXU`Jn3FU%36t)#~&HxD)+$ao5Rf|Bz_Q!?Xe~mgE$CJFqSrI zWd6x7AQNJSV4`XZd zJhyO}cmlqI*m{{@$6!XStpP-nk}W)W@hrYNXC+3HNsWpBW2>0G`a|YoGP3RuFbX%c zysiS!2{j(ZCTVpJ)}$&2&Yds4qko{a%?{0&YidN4(NJkhnTf6uHOXS^tKXMZItr5r zn=c94TKqcJzc-3MmMnwsyTKGAA$kWT)@>X~J`qwW1Z&mzDY6H<@9N1~GLb|xTtRf1 z?(e~lYymAwNP?Yg@oM%a0iK*^Y-(j7=eCD1b)?u0t9r{{ovS-_>M=MMwHZJOHPVT| zv8GKpFCHdoYUEan{D{6th1eSw5Iic8f@Ecq!f#H}O1DLW=Q=Ehn}w7U(gIlOl*o%K z5eiYIbC} z%Q`1+orxJU=(bj4GA{x}YGbvL#%FX`Du4cZX6^Q41MR)8SP4i}41gYh%H>e80{Q*h zDRJ~sm#CsbGNWzFmoSw?W$nagX#^9B|yD zpL|S(0PeQLxXkgB)haEBwxYjP83SwMFr#=OQiE%ql zwTg|58-f-sX${m^+2`0w*6{W|q7oik_Csru(#pl43>sXeq`Z*yIpy0Rbbhvrw@de6Ue=YKl? zozV9m`|6wZbNJ`bpZ@IBpD_QwHl#3Z@cSLjA}Eo)OXjfb`MrR2V_T2lw5z*7Xp5$o%#ONn4ZdgKdGmLo?s?i}GOf z8&`|DM+`}n2y8lYrb5=WK|5$0xRKwnp!+)jc*THP>+?3ju3}AOQ`4%i|H`3s>16k} za@#DXw4Q|0%WuPXCpPG!8fi zg~xUIdpKX0&QSP05KkL_0J#9|y#l-Ut%JeOqK+DVv5w zs{Ce&udQW>d+OY_Gk>i78{Gp<256YA6z{%$ByjdNVynM;?f`+e{Pkw|vFtBdD^_Fe;7PQ9IWj;8;^$ZA2`qLYn} zZ?ug-+8i86;`QNpt@O^yaC`r6eFo=@D#?ysa^)ZUY3tYz>_5`9YI+QRKZhy7s)I9i@9zPVnzdgkgZf<97z_tlr!wvgee4K$D zd+URG_T!)5Ehm`q`tbKJ=X}DGCORct`bL`OVrN}Mf865vmL2-MPtXrN`e#m?JI+y< z{jPL(Y_FWL;(k|l`MtiM|LlwWRr_;uc%M(-?o=l)T$F>iy_FJgF8A!ek2U z@eo_S+knWh;1j^uFMNXfUjGqZ7B{D%pXJJ)`m-yaRs4$>v|H5p)!rJw4`xnAPqp-S z0H}!0aaZWs9gYX1l4WL(vlGWLKoW~@kSs-}yWgfi+&zVIFV{XDc$L2F9*X7An-$4O zjFQ8tq;-zhzb=4UOsy^GUE*k#=9WCJX5kZ0jJ&Zj;I_NjUH*XYrqreG=O>Z-i*+LF zeP#|GLZs@Bo6CUg^|EPY0PHG?5ZP3H`<{)%z3Hgieb6P(?I;DfZi)xSD&H>=!&^>L zCey3#nU8+2JL}i>bzk~=R<~s-bAmCE9DJL|3i|=Yo@Bu+^35j3E$4LV^kh5P92GS_eW?N4p*o=x&n z1G1^2HvX~14FzC-mypr+ZMwM}ZQLDviE4kVH)ZcCmMN2WetS_id|dXpPu$Dt-e4r+5L_{i!q&L;L`Ac^ z3&gIFqpcHjpImxp-*QB;zoe39h1-F9;!b~zW4e~2Vz6Udsn9;a-HX^+31Ha2Ybjp7 z>38??4zv_3uk{JuXD~kUJiLO?zV3&Re7g%sLAu9wFE%Dmh41&N#M@C=DuUR@l6+oN zMf~r6jk!G|BDTfC~6~-*yLEf%hxIaZMY<6HN5+ud)BIP z`z0NIkHtn{_zORb;iBIw&4rIdzJPI_HytCF4ik!tBakjz+lc+L;rLlvd-VF`CwkotdeUng?gMati+P`r4jS7St>yp#i=BL-E zZpG8;2=n$GyJ=1pe{Mgs@b_BLcEazxO{cEK)1L^=7gwd<_Iv%Qm38NiJv(<@>7D)F=cYT^LEQ7S51y;%Ugp=6-?(n-zksba2#W3C zExQH)j}#laR??2##leRTrnVxk<^c~e*0;%K@J;Yv{@h81>9dFC(0zK3PMu5V&4vEh zN3oTNFN(345e;R)*1QJFeodKEp>AAG2P76`kI|qZb^y71*;C&0Bvs zW!PYRVX1|(tKc8t>)9!_A~RT8@+EDmD^ z{>{3GbK(A_^2p}EbNh9;Grb#sUe`nO>36(dRHrTP8+Bhb;e@|N*A5?5{JxU46tw_Q zgVx`4=sNwjj`lIxw({LCJ6wVR#P!|=(hRqIoi@%K0G=BpM>Ra3TGds^2;_5`))vX|T%;%PlgEXGsSVDzD@nbj2$@VwP_>x*LEC=dzmQgm8w^KLlzq#`&U6hV5 z@&^^Y3!htWjO5G;*tgY64+7D+^b5%q@U! zL#GenJC&ePx3Cc8+92aQyl*SJpBC+sPqE>uPI4Y0_jAGcosO)ehb_N0^El0b^=xbQ zw)OmNLvYEAZ7FMhh?vD(-e=Ms26ot^JkIsMnTLso+?E2-D3_N;fp5d$w=GBEKH5!P z`%U+4LvYD6CbkQU{x)&om~T23Pi``v(yLs5NjoTPIm9z__cqlx2M+On&Neip!TQLMzvVQDKt1F?-(<1x}*9#8zJGk;k{o93ZDVJpp@(bAqz(~V> z|JzWLb&+lz>x-Bv^RwgS9qEbn_#FJ>N<-g;|M2bf>KW{f;hdc@H$dMdhl@NJLvcj>vM)qiR& z1oPNwUe}s9IGh!|P#V4&xBgVU^!9J#^h)qu{f{4bCx0p5f3~+X2iiG(CWQOE9kB$g zvQajYU-;z^cb|HT^&zaGKfBI3_0D|xYW{rhhAZy()i8l3kE8q#x>jCkCojNvE-++I z@Yh}T;abPeT#-vo{~dltZ?dqz8l56~w~+!%+5Qwe8NyZjr}OB1y4_vT(+9CdzBTpN zW5;j!aobZ3u>G1%HmbSdc6_UaSFi3iyk@3uC<8;uB_oyLB&}_2d0m^5?A7W2J6IjK zyQ2dc12E>ttdF z2imrer>o=TyAL1qj-68ylqkC_H;x2&e~d+5a^1AwR*M&`>}B1I|M~df>{q9goy|-$ zaU9E%arqjm+u|pE?_d4Gc#u|pPcHpuliz8T5|ppZ3z%m7yg5hlw|e!tm>nHYZ|K>t z^Bp&D4wXxJ;tKXCAG&4CYYPsRJ9uS0xyd|-b9#wz+HLnw50g`Evow5h8BwW6YV70k zp`Zi9mnZwY=E!jD*R-p3+ROjb+G~P803L+fQLK@*Ld3beYKBYQs-KjhT1%*4tCM_TPTu(^kD~@~j`EWhj2P zKOTuiq07#lBH8~hRPv*T5bm4*Q%&G_TEl&L;|GsS=4D0yW&0(ui+Qlmq%F&Rc9|?~ z;e~ug@qf|o{3*q|P{hEKGS3V^k|&ud?@N{>X?JqxN!JGaa5U#WhTh8UVKvXDr~!0j z@7#IH7SGpbur&JVj}Yz70BrvH(|6oiws~&*-YaK0miIxGy?{1O4vW})`|Nw+aa-t* z979Q91>=vI-rak(zLxNjyhn`S`N+=>m%!b0r@&S0Fv^8c!z=$mKpS7U&! zV@jWjf>+a7$dp#s#f&}9sy;o{x76#{c^J2J4IXx$n0Zo`X{Bdkc5k=I$*a@# zIoM+z{l5{#7J1mL=+*>or3`y{A(ddTJQs(&)qeZc@9*s8lxLQFhAgPtT|XJ^zs2mr zWbJB3>hG-QK=;-zdEI62ISk)p;7r0Jx4qzybEbFCbwcKS%wT@2#rk`$vS(j^0|sy2 zfsZXnjCKk#(~Wk=j;bhKh3@tOK546OhsLd7Zp*>7m|<>+Y_3{gehqj9rpDs}Jf-qD z+wpDz?wd9@0a^WP4RN2T@S)t1?c;bC*JmT4t4Lt8>QPisX-xcpQ^ zO$vUC7iR?3n>RA#W)R0^6M>wMRfStAIrr6xqnra^jB3G94ZSVhUVET z@s4Man8pJBu$C*B{`06+g$B>dLYbPchW#ORm43hxH{$xrQoM}@=jFf8RbmF&$#DK> zXOM6d={W7nN8B(sDQv3gqjy!r!AM!x`Mu}g9Z%rg^W2(a5_9a3zY(gts*vD+v&bJ; z7*dvP_gJL6U1rBk9Us0mC?T;|XS;oXkHV^hv*CSen$3o!E1O9_)8k>Gj#=TydquCN z@_y!uQ`lFQ&yvq_H!CHR^H=uxR%BN3@x18Y-sovg*vy=oIewN_O6yg=gmh$w567;N z97*HJbu{jGP3`Ii5XPfrz8Q=XlZ?^v^O-@L=JSqaySp0$PNJj3RLLz{q)yYQ4 zMIZ0|ZW-Woh8(I0o` zAS-|GhWubWrQA$SAKY`D(4IpyKbnWv&g_R*t6Sc~Bv3V)olVK2{;H@z8yp87Qd?B+ zk-x$6-yDHM!R}@8WcRWGo75rWIFRO2{@XZu{b)sb6kXexsdL{(A{ce4%}L|SwTk1G zLvAY4dfZogn9httJK0vql-;ESY*3?*=Y~XEw>Z#+ce?UB_*X#Xt|!_s20I$zy!3*;9Mu}_trb2>Lw5de=U|4}~vjFC7<+Id_%q&zPeEnf_AEd7wq&Eg!^ zmMr5Ca;R#@b0N)1A^xN@{EqI>h zVZgkWBPN<N)^}j4wQ5-7dP)@1T%iBv7b>A|STs|jLFI=k~`G;5N2 zri=LqeTJC3`rPdpeAvUN-Fy%tHInfg)diAhxt0rYs7Uh%VE}@KMGGeG5TcS2f(r@b z&Hq#{tFlM^A&B@?Ok|9&^#XXaItU*?h)k3ki8|w|O@R~lMW!mg znzU=DVHP~1(g3nRDztWM)ZzYUZWKBs5e(;r)5- z5##>GPeNP_rmEKIf@)4ZMPu_Q0-Wh3+e4)d%}E)XZ*f}$5L|m%(@we=Ws_^VLGyH8 zIsK;(zoTL~$Oa2;E)Fb=aaUPBC3jgzWQ(f2U}Bh>HE(gm4cj|6vzl}rYSjT z77F&Eau39PP3seV`x$Q$aS}=9h15uCr+-sJl>*9$GPT3&P}raS=yPA4vH$iQkT<`5 zVyAYB0DTZJ3TA7lBB6`TOEe=vC3-}mVII3Uv?B}MN9$3^Up&O&%SH7`osaUJwQDwz{?2lwVLr(x85SdZ^o|`V@=FrZtID5=mw56KsxPQboA$5`A4sSi04~U7^I82ppL$#WYi)F zcWQug##gUIya5F#kZGb6O`{GWOx-mGj8jh9fkk~WqH76C5+LmfEpn?292lRHN(MSp zpGkBer-U|&-tUrpYBwbjO(L^HqP|YgGI3_DfNOG7l1OXAwYXLsJi+N2o*v_iXTKUH z;jIakv4$WqJf>+>bm(Sjthrjn`$c?La#A{DPA1n%HhdzkRY=C^*hL8Vb;S8aSDR}{ z9DEVwhma2>rk6)|I~ zJ;az9Sw#Qdz-(=7(nQ}&_rvf%-}GP`T)AA)xZyyZd&+Xu3b|%nBdMrW;xD z7>twymq9imD2oOtX`VRf=$eQ7T{s{P3@0gxl-8gOUMoVyT#6n%t4{W1JU%>CZ`bc- zqpLNvP)Nk5WK0xhptZTtS}j2HFw{mHNWB(jXfW3-<`h!bD2vY7jITQQjj_r&X95+q zh!|dy5K-JFbY+Vp84uH&G}yqmh8D@W>3dKGT?WLZg60B!bmmoGuCq6~uRppT_qECF zDF`%KG>EFR+vHT6QBqc^o}a(Dhv!~j!z@qt-+w((sYU&h`npFK>4J)*SArjey0B5N z8k_&v#gp4yd5vV92}mJAsUp`)j%#WSBP`~bk}Wui?nuO~3Rd?hGTx&ik0M8^*6TgiL77A}GFy$V?xSx9r5ePD#AvK+ zQS%8Rq7+1}8q4A_AX)wh?{HBxkfoRoO2LUccrEB#l@{j%SsG$DAo*CG3wtra))+Ad zyT+Ye<+8XF$b%`SqMXDm_}eHJvyBTx1=102)dQ|bIY6L-3K2F=1_Xke_l3-@)bU(l zW2oGKwQ4YU2U}ASCcs-CmCe0u;rUksU%7NI0vMHS!${O|jj|4N1U!+T)|!S!`p=xL zb3#7nR+c1E;vzJHO^_Sdz@@3S7Ftr!Y{u$uo!jnwvhcgH$0_C%^l4K~3Q>wv&NNqv}n+5YEwdV$$-BBpI3G1jyg4i26P|hRI2TWDQWJ=cb=72odFm#3IV3q}D6j?2!1QPeMi?}a z;oX5$5&Ws-;60FaaXur#6*f4akL<0YlrhEqgj0RN`5(!qV=BgclLw>Kw3s_iImeXf zw6&taPd%z?IdnbLd!)oCpr= ze2b$=QH!yud@82Onl2oWsdyud8-A)Z_`pWOS`B2B^ioZ^}u+SqLv?#IC0} zEP6Iki-f8sqJi%Fr~1omJ$DE5({B-`O*%^|0{euO^LjU$v4%S|HIo@Ao%6toEW#kzgawk|B7<{RtJT@)337Tv zC+K>N-LhOzQ%0#+KvA*kzSV7?r_jt_{`LbcJ)jYC${3_A_H>On*HXchehMOJz-KkR z9D)~OP7=f-FQDOmHIG8!Z={!1X!0m#jtUg$-5w?%C|odoA49&|=s}^Qf4(m>bcp7LF3yYpSBqxoWAx z$1n}qlWZ};q|;fXNgaU$b*hd%bjLlB=>aUNLJRds=~O@c-?Pq-laRj)sxk??NW+#|2I4)OL^UXlO7~s5 zh)QncOu43@Vts;vb7-`HrPIM(U9tZxq9kGUm~ghvqHdFKv43eKu&PG3nw0UIF0&{+ zYNVm6pTx+KsIqAUe^s|`-^7t969W| z(-fTImG(qTx-nsdQ}kjM3Ru^L8&>=%LBlOZLqZ~3jkDl&i;d#&Yw-~y2GJPt~6e9k% zZc>nsKzJlouZ^B+5|Z$6!BunCLL|Wj+BX$wDH6tB)$bpJmC?Z#ja=q68<~yKEd0_6 z7TP(d-R1$mBRMB}glCH+k#9OQDdyG;(jeEbPxlY(3+TW{agEJ2qVYtcG0KG^gHp;a zS|Z@mRa9G2w?=C;($o{FnYv5ogYG6e@Oj`ODJ?k3_RaY)xm64Z{KVhliyYOWU}jO!V*>PG+eY{Z)r;v0aDT)8n- zL2nwlIGxPyU3uX~H}M82ojJ43nl!7#RHR;xCb)}Lic`)OLdK4d5ONKBXkE*c!Zt%t08>D$zav{6;C}jhkZlo8 z)RK^b;(V~l0>;M2TN3Sbk?_K_6C2K=r{Dy4+oUxLk%%cdwVQGqCqYDl(_&SG6ZrCK z7EKDONkEEsYFzo=N-`-H>O`_dF134vLnF6{s|8xLePW?w$&!x!uHWvR2%zT5fww&|5EJ=$INJw>#9$(SF^!3U& zzO<=2oYA7LjJ0f0L81a+(Anyuo~!q5-Z?L?=AB(FgqXG7AwHZ2G;dB>yN+b7qAaR1 z((iKTUivG)^QBpkq><=U2QsKPAVe6_FfI$Hbmbai{Hj;}utH|&sYpnh76=sh*S^KT z;y0wht6Kf_mP+y9B71^vn)Fd-nQ#flnIlB1J>8(*5D)_ZWdJiY126zkZ&dpzFhJgC zO;G#q0BwQrkrRjFaT`eTInof|-dm*hX~A2xjA(Dp`u8B9XaIr*5sa{ev4JSEVi-O3TXpw zT)YFhci$8DotfS2Yu7&iBw_XXRz-GjqA}esogOo8X++BHLUq`&wGP2zw$}n|)~8y}dDQ zw%sPVy-^E+z19G5=WR%D5}{kT%DbD@p`)omRj2`b1pG*nOo*G!pj8!aZreh$>yzn7 zgErV%Et#I3>+W~g`=YlsL$V@d6yTXw#oogP0B&>}y<(GU5Vw6cu6(|i=H9(`%-5s+_38iUy-CHq3qvyT zsW-Rq6p#`iPfyIB)-}k z!IRt?wVRoZ|L^@+t8co`-SEMOpi_W11`VX z4UFGC9rp&^-<^w)!P8*dwGky=xMkZgAY(_y&TQDW>wOsx?#dtGhNq!4l?i+ACAi8b zn5t1vW224-rzl|JXI8&Y8zxp{^6Mi3uu_A$H*h;&No?K8bQ<0${kut+rWKj?cX!{q zw(X}qm1NwI-GFM+v~K@i3O4KF+70i`M)fP@r`}CpU{4PCs@Ov77}2edx^N z1mRgUCVNipd&j5Z->E5Z(}S5(e*s-=C9L4-*cjtcjn=imdcx{rYUTTT4TVrpc3q#a zg{Oa8M9849!)>LXgrR9Mb>SK@dPZxPFALx{wtgS12XJb!!nf~HO1g@s3sWvbQVH0W zG4ARMUmwwzTj{Gu>dM}G2UrSa0WJ-1-GqjF;V9WK1urm&8E(Oja9vnc_Mrg&yY~Cy zNC(v@ECPX_cG~i zY@Jp^nnZK&ZST$GsyFEMa&7zD59mfFPPl^f?Ff05^@gi7>847)B7VD1%7je!RceS; z4tuw$_9+FG>nbIOi9NkV$;yjT-vpNEaV~P0scF;*iW{ii9v|N%K!O0pBVX9J%1*9v z>PCoCU?=ahzqHED`q1LPMz~j5SjHCA*=k7Zu7 zOVl*O^C_#uQnH2Z?#4Ipg~t&nCoinN5l&DH7ouY3CyZTF&$7V6onvF2JaEj->W>@Y z<6z!=@V34O^HT#j-alIcd$=xW9@s+QdHJ9D%iH$Nsx)5f7Z7{6UmFWYj2QeTI*rxW zf@&kXNf)*oSqoh%Km+@54g4BItQWv5dWT%K%%+uVii_@|yzz}+ir3ux--%Zx8`&Ct z)34%+P<6Po46fVtX9XdId;`h#hOP@Ltq-eptd{W&K89$iU5G`n{eJk{gn(Gax@I-A zKJUP2+lLn~Ty4X}=)mr#tMM;|1jIz)WriD9O2;`7kal3HJKQbM1z5Z9R=j)%7zR4r zOQZMpaH$ItJ5sJQ-t6sdyMRZ$&+P@errPo|2n*6-ikm}0aNR%;?ZL#M-Os#e2|eMQ zA%HB75?mPH1CAz^cVXSnYqrY{*21CZ$iu9eRaW?N6JrL@?qjIPZ~ZTl(Vu~v>aH;5_WioS1dGdGn>>C~go0qJg+?sP)mQ>*e+a8s(g zOUHI>Z^*Gz+M~u%+Ft4E&Yz|u%dj&XGq9=n=5Cf@X|@cI|bPxjpX54_8C@rn*+`v9`v>}MKOWe^XL9( z8UbQok16)DS>vcisI_;d>)k6*V@DmT)Z78*&SyT@_S>F?{6d4Te9}G;fAW0X+A5s#qr>- zXO!MNPmk-~g74zA@`~Uh@ix|TVYn(}_#CN8hPuRBvm3VZE zmBcP#h;hSTtocLuyidNadwEEn$07zaN8L11_Qbm{_S$4z(BlHcqT}nf|97ts0rG$w zAJ3@<)q#jSKASKL-<`$ z3zEwWIrC@NN`sqNw|tQWS} zQEJNPo!F*c_oo3jHHLdZ@C+wTQd}*Yjvn}@8U!nqUlOC4WzW`jJ8xa; zczAiUv$nHsUX{0g#rptRRo*`1~e>a`Y)#6}5AT zE&p}&WwSx=8r%i1?M0!vUZC6P?i#z7A*bXo&+K5%!fFYA#ogLn+yiFj*;sOGA5Kzd z!*ExGgSi?|7>_{9pD0PZ^H-kqaA8!#Cc{*)WdvbalJVejw`hsC$KN)T)yF8Ta0 z_366(fj?yYxL01}g<7J0j&(L_HCCJ8c0A&CI7vlw-!^*Qh=(mpF0b(dlf70TqTmc% z<6D_a!=V$=72}Jr2>n>74C5RdS3@Wn@EhBQ1|eQi^k~g}yun+TA8}2OE$WBj;oZ=Y zt8kH6m7Sv!;kQ=6sHuWSUc$OdU$0AWjH<;rsrfv$=r#V3qk9;3ZMW`5v`Mp}fxvA(>1QBl)v{v{kro^b?M(DX%zBc z9w)bMf?JNrpW*Lv7KD7*I(@oNdEhTy-{4TB4~DW+g+yv|`}!g4@Ug}g3|vq9_ZYuu zdNW+!dqtC9sy!%*6ZkLqB~om0B0si&yKCZZUz8iV&7AJ90#{WWvfc@!`;5I+m~h`U z@Y0_rpmk#Iv~0~gQ|o!P_{1&i<3;Ox8f5!! z6wZ5D8(ea%NGx^YTb3v-AK9u1hxkb+cT;iRhrvdWo&1PT`=e`MdX3wzmwXXly&u@? z|4?RTTz#*+rLE7)%gu!3F%NYP66(?MJ#5~Y#?}+7JI0DPydXjv?~AFAu^Jp_WtS)( z*K^n~*XS6iX8vE2x92-^jCMosM=PJ9`bes=4lw;cX^0(PEm^?#WsdE=n#2^by>Ijm zak~b!DR}PnW7*DiUf{$C`IBy)xmKOg`slj%Qt076eCqfSL}QaWjvumD43n{smOrRe zdf${8oR>L4-|iD;crK7kWa8eBKd`7Xd%&VB?fiUMU+UoTJDcIrRc;q!d}Cv$V37c_ z5zoAN_2_5cw5udP#C~zr#j*OAFhAYQ;*|R2_%J>PrZaZ2kGx7E#EjtB0Ih|7|$Ys%&|T?Vq7u_l7jQ za_4&amlZ0O*C?Bt=+5|P{=x27zcAKVzDIq`)ojI$=UPZSu}p4hccP;HeCwg$ z@>uU=af!}6!)sJs6^XmY_VwYN1;DoxwfvD=ozyyR!yAMhA@$7SYVw8krA5XQ>9@z> z>a(UTV`n-)%E@@+CjV+kt+xzOvE$vWlM!Ym|EdSJ8Sv;{+{f*PW?{c`JOI*=aF2LN ze=E3B`|YpbH8J86zvC4cm2h^))4)rnLsw>*{JYi@diQ}n?fywW)4#|0Kkpm*hV(a+ zu5I)8_>caa4)zvsawg|k;~9)vEpKU0-U%*@Zq@bA*-D{pexznZ=dts>W9 zwl^ZV2uqUvY*j;L&v`zlP?fJ|#$eybF2J}QzPs{qOswo|O&w^R6L`SCR|YRbJ2%lw zl!r)vr@!Wa+ZbPz3tmoe9|>FY-8*#lo~T~Ayrufl?-(~cTeHX$wGQQQn_!jIXZy4z z;nq&nd6_v{&0ly4nQiI4SGE#TQxEHA{*Y53YgVh4VSrI3R#yM+dZO{>+gO?U!`p^+ zP476&eXNs!d~V5S8M%lLb9dp$!+l})#dhx}FFS9);!8f7j}>1cwdfs8M#v7lRP*dU zrERg*6NOu)L${Tc$;>sf2JBa6-G=GD4FJqekacB1(~@bv;RE<3`|96Y)pnrW{&R_E zZTPi=#mNo>Rw@W$WcTkY?tRM~R31X`KwP+-)JE}7 z;uZ2ZgX_HwroKYjRwYb3h!$v8wF#A*jIt?)Kakk%{%Fe$sR^ zuXFiqmF~QTCD=<{m$p_04z=qLG0e$rVvt^5Zpt&h&m=H_?h{=qX}z3!P+ zJjg9s-%f$JU-jbUX@T!wsFJs@d1nq?=Vxx<=ewqf`7?TmQ}6P~Wgs}Ac2<2_ND}gn ze|>k(=Ir?8#qLgMr*Vn8J~~TizkM=o_x{!ptZ->oG_5^P(EFP`vD(~t$#9&gy|VdY z9Ts+WE?;%HrxQavk3#*-)j>VJFK>pKOw(9B*>H${##6g=rDf+t_0P2O!#g80w#K=i zn@{|*FT&!%jC`DxN>Ze;=lVNy$M*-@r{jp;O!}8ZRy>jvSrH4@5Y%dXEA(&4M(R(wB>$ZT&O(#Ryf3j zFt{Ve7>;%ODqD5kZa}F9@cCH@P?-9-X?^{p{oCxStd3YsUkm)x5_vx^WVA*E$nk$) z>tiwgnA_lsKI5GqOsuAvN>71Uq-?pkt|kl3<(})}vD!)l6JRf9MF$X#N{XISEu8|>u-BJd zX`zW?V)o~1S_lbNY>TIqCaAQ7CIhd%1c?Ke@`Zy>*7+u6MwD(^Ax&b_k%gAQJ9v&+ zsW!%dX+Vu0cNoIggvkvrjj6s-Su-w$~Yn^CW1q3tmTZ^0hb?pOc}11Z|D@l zNwqHXJ_fj%Ld}`jFuEE-Y=WwjyzE`hnXkvg+r91kVlGUxryc{riUX+R(x{x1fV;*s z!*zb7a{5vFwDx|vxqF1-59y|ggQ&FDXvVM?yQXUqhoZ|VcGa47OV(b2zlf-}p z%z;`+yosYEn-`|hhVGbN|MA7#cr`kyQ7hUwH%R)mOv)A+amq-(hXNi#LU&Vw{L-ku6DU)FLTD7>LU*`%28x zef`cHUUrvf5sUx!;Bb@Gks7{0k`UNY=Zu3Q;ZR#lk#@ck`|uPflFar3x{$Fp(Tsu> zQ3rFg>9lB4;XBIvi!Xt?b4n%`PCn|8N+uqfgZ9OcN5RNj#!35?rlW8eCz`q_fIv(PzwZCloMaIKGLgmRYirMXk*xbEGUKjSl(l2UWvb zfE5$X04UA_n@XZUz}5u8b^WsX#6Qp23{RotfAq|>GzaHc8yeXrgdk-;wSTuF0WFQLy#5ra-T;KDrbu&1XCoMcLAF%wnqJ)_oc^|$ zwtuF^a7Zw|ueEWow$QOq0akFF~7o(FpGxQ6n0#RJ+fKD0;V!;`8{!aAV6osa-ZK z6Dgc}hXQ6kqAuS##OYAZ^S=f7U=5oubA?Q@_YJ&{C-h9W-NO8nZO{3nhddzs1e zz-dnCqZAWbE*9DePtt4!19pi5%qh`PXgquMX&qOe)SCz|JX~b|ri)yxEaj&O9VH_1 zQc_HXsoD}TC|FPR{?^==Z+`2Qd1%4-rv^;gEm>ErvI4591V9AZ#kOSaDjD}}>y>8c z|M~d3?&PV7RGJPTCPPi2Nr{R~3|gUJx^6tcE4i^a65|bg87F5fYy`m?L6j-2Q3?5; zR&p267nDXMcumA0??IemX-qS%b!_lz7T-`#6;gz(6EdJvWReV8xR@ZNDO288Mj28K z$sVaa*?E;_0IDQ262{I%IxgQcP%e+bG&h_`fpHW90{#-|LlXC#TuYzaz~eS4VaZ7n zY1Rb`CQHaM(Q}ptVAt(h=kc)noB$2?B=hV@s9Mu88&TPWYb^t<@5esw=Y8$i>ItrZlp={?y%_}b7&kMB0(ZxlGZVF3PBZMgkd1cZRZG!aTJI*{Zd zzESdUF#&V|WY?u@$gE&2rPYg32qxMk`}HLK9>y_G-NO?gp$RposSugn6UmhYnu#KT z7ghsmoilz(0*1Jv&9MsD7b9pgN|=p0rI~2D)W~k0{xw>&+1SzR%%S$mJ2U3dTMNaW7R~*J1(^x* z#7xi03~BBt(YsCLB80HAUvs!Nf6ek|lO&-imh-=<+@X#>E*Fw(#y2J<4o;ac3@#=l z;LIKZrs8K*M_=XA6DqiuAjEV`w4O^Q0F$AbN^G!W>RFPX0$_h>=Ubj$Sup4g^!>YS3-T{J6wVC}fNP{+$Q#Af?#D#wHsjK{mJ@!dJCA7e1x-?m zz!v=e;-+>~Ub9curI~Fmpc5*dgHQ6Ol3f#eN~y9UW{RnlGso>Qf>J)dyNvWN4xYXI z^o5sFQ@PM<%E+YDi#ZH7B-_9fLtC%=>dnBKf#T&tAQxpLOk{4HolRv**AGFLlYCE! zCt)N^Irw|A*dicF5-Q6?mJBucgrsJz+AeV6yEzC=@JSo3T^*8HeVdwPX44Q`S$WZ(=hs06v2)pWO5+E zmJAWs!R&nLN~E`;srxty-_?bE!*TcW4pMcVy`TiV#lB_@=p4pX8N3MVdG09qhYZ&6Y z7oY<;E0YpK3q%oBE4L4fzWGrxDG@}A z2^}^%Ff3G*dr|PxvO%L%(q~QmOlY@ecBF(X5t*o1X380hx(-Hv{)1zG-F`EeAy5Kk zh)fej?@}f2V9yS%Lx{gtCO)wCzyhC@n)=KD9nSULIik~aT;4%tt3-cU4y;_4$fhh0>_ejYq*`#nmBF6kb6TcW7!*F zidZU%l7l)W;#1zU2c!Z;&ytUVFM;99Y_a;pL3$aGFtZ`BHag<__lJ?lcR*3fIukn$#qg7vQ@{xMRG94)^jFPY=h>;T#?b2OZRmSPgBt8tg0zA=uT(hHu&UXpX?88l*NOZoj6$93YoWUL zV_o~^<697mCKQxtqK#RR0-J#;04ZRxG&H--#yRX0KYEKOD$d5Jf(oV-ZLub`2oTe? zw1`h6QEc}_=jW>Tqhx?0FE*Mc5=gDJY)H12*nmD!`FXf~q9i6DN%x9ODAC|V9k!&Y z6NFwUG5KF+H{>Rp*kidR5x|SIqheHpwdqE*{C(?v4~Y|I(wy@|{+SAH0N7K1%JSQV z>XS*#Ef@qVg(Q3~YZMwxk}y%=&M7YxznZUI7DU0wYUnSX$yAp%0mx#F-xJp~qmvUc zB{_S~rI2mGq6e5#Ad4~OOVdIhtMg#hE5a!uYU=o2PIDmEKgOV+kpH;#)*EQ@(KUv~xoN<#4{dYlrB|_v6<)nB<6Q@=4Cxf<3OX>;EDjj9a)PzHS{&_u`Q?t${(H#UwB#lR@d)l!Ypr z+$S9${;p5Q?x|yRmi?2VdO|7DW+03C4_0GKA{2yc<(Be6)v>czFVW|sDA@^4nc$e4 zOD<|*wPrYptt1Rb8Ugd^4P50fh6q}~%V3ZqPN@LP|7f93?VQTVm9Y7LFK$*05{QBt zY;yo-+L)x`a&1g*v81IEcwV$(MghMP8PjM^EEJSxqyxd1At^Om>CBhH@9xWghhXt(}wZvnSvG&vJgyYw{pc+4*kR60smQG^K346OHu8e_3s< z>l}E03SlIqW3eRBg_{O*K}JC+QS)3IyKWgs9)0ntn>*8~@VW?Ra5;SZd2?%`V{)@# zMrxcb-6r>WUgV`qY9ND@reTN?Td_4)VXGp5q-g8lql zd@U~A0!XZhFVmMM8H~;nRyHtA(uXpn|!T zesHe94wx@ZrPWn6{VVY7R zMOja#U{X*FV=W;Cmhh?9A5;3LF#Qk^0{~G&kf3 zDUG*@NhTy30N`&yYB_66tWA<_&k5gufbs!=DxxqV000Is4O;xmlpEZToBWGk@vFag zTo)Vs266mcKp4XHPbF8uI}j6Y-|k6zWcPcbAbnKFTcb@>gKu8sZ0*^$pCgvE_Ra+e72|ZZ zByFZWuK&B&bh$PceIa^5_XPp|=+J0sW@lz;a(2-AR*(8ev7i6?o2~xNUapT$f9&=B z=RWl7H8c0;)ZcyWe!tXTPW`^rYuCH=Nre-DT74!=Fbsqd`T7yQ?ubtqGRed^zu z_pxWk@3lQBeZ;k|rKRfCcGmuVlcwMO_toQj|EszGDFj-OwHU*xP6*dZCzDV@q3#kf z?EUGy2Yh7j8QsaY$p;yb>L{b!bL3|-##@6f9}lg6F5=fd`}M17!Z zmd5R-tsgu??}vlm)_b#TqTp)h>@|JOm9aE|=TSpT{amk(RA%Kb52=}56X5c0{8mPXz{I4 zY?L(MF2d}V1@ptZw&8Pu&W71Zuni*Kg^A+_p*NqAqnY&eoV{buq1hUJK5t+OMaGhF z7SD=sybpGPWyjGaT}R&xLaTiF+n~DD@vax{W{an%yppLMiTRtBP!w2vrr1Yh(PEh%)j0a@KB+?oCFQ?u`M zK^q^@`x(wn+_QS2KN!4QLr;Y-n#pl4b~R&!-mJ4rbfhWdK6SFp+M&aTGjv(0OUhYz zvHF$Qrwczj_qBacEAu7LbQKr+UdV4C)h7kUH~gh|UT;>&RE@9O{cj(1t)EGG=I3SU zbM$_+3%x_>^ksXe%Y**J|FUq?R*H=4cEPIRKT6)03 zb|M>u7p&-^Khe%ULq|rRT_3lV0D5JBdc&K`_Ev41Yz&g0qEx?s)2+|Qa=zeFSZ`L( zBKLn5Tadlk0>8&v_q??d-S(Ot&prVBzfgq)@QHoq{+{>qCs*PyMW+OKzvWZ3@8{zF zz-*ediqS*b8SiA=dsZzKM30-OtKUA< zyVv+a%GfwQz_)gU_w!kYJ-LHi)h-#YBa|ACL*3)Kz~7bFo!M-m=Kk~s{2c5&&g!)M z2~DHtosn|P+q?`vob;P+X8HL zeAB>Nmn6u7;dpe@^5sq^+JBYtK6>BnyI<{vk&;%dO+#A8GS5O>>=q)V1o!}I%O{$mgRXySB zuiCh^ojq2(V|>5`eg}nv8K&rGv{SAOVyD_gb?Vgm6s%9WDnj5T&$Y(G?BU7kkv0sy z)Avam%)#gAGIX~7dHYKdpl-d?Fo~x)^jmxDTW=*Kx2|_CjSq2xHP@z7w@5lV`RZ=!W=jSu>Uxnlb z=l#rq9lt#|5Wa+3Nw$8o@W)J|u>6Z7Ew28&*xn(f3KPzhleNBe#oNhB{cDW0`{rzW z!WL>~(ePob@5(qm!c0ryCqJyJdP$-I`Ai?2-blO7R*iDA-U5UpeTt#h*uB2biB9G; z;sJTLmvw=Z58+^W%9__B4RE7klYNrn?e;!)cELKcPTfZ)?{@ZgCF5$E7m~EKEiTA* z*h$~+e_Kwt|Mn9kvfd_N&l{(_TRET2xem8AceMlq4lF6Oti67s9r+@?u=`F(HDR{4 z*6_Qe`onqhq-dwqKj@xZ(tE2>+q%l!y0GEw7rF9b4DN|A6tej3{h)brKyNz}w|zGu zm5F<8PD8s$x6Zxl->)UbqvzYnUV4*D4sYl7&kS4D7@9IBydQOB25dpQ$KgUrE z83=gvzf&)BWb z_UA7p%j{ML?O(GmeX@mW3IPtKL-8w8P1co+7{fYU9lAnhXuy+#Fi!9yeF( z0xPiKe>Q}_TZOG~X#@8eMbPjxG#G^8CJ`%@vy~BTFjn@Bn0c*oDW5RrP9eVWSFWeA zUkG=RSG$e4^x}mX?YdMW0^$87H2fRyouQed+tE<*h`(dcRIafY!c~M@aH}Wxm&z)> z)K`tDRJ=5qAKLy1sta`}R5)3N~}CSN0>kRoYQLs#0Z0z-i*j{XMK!ckWh2IsX;5$s^zd z=mk7wUIs9nK;cj%IGfsi`LjkFUb|?&zE4Tv-3%f)%R|<(lKjyskT|H?faj7WdXn$r zo*p{`9!`lg2LTt}yrYbj7}9_>ydY(%r|R8!w?3*5XmqE-8Fl>jQ!fSz)>V&oW!JW@ z;fy{p@Ez3;^58VtvoIo)N44t%Q{!0pSu=aI?qnlVZ1Ef(Yd>%obw%-DuH$VJ6aUc$ zDcWDOww1k!ciQ6<_Z?C3723Y)d?oLrR&RiP89Z%<%hk9b#CjpAr`b3Rc=yC-*mFu@ zeBy~Oz3-O?(ktb)hf2oZfYV1&Sqh2q`Rhv9|N0|MJidn=T6cZD6H=gQZ6*Uvf_4n!3_)kBCx~p8$1g` zMrax#OTiu2yP%1jF12$dP#RZWvr~BIzOSD@$20luKD_+yOG-WBbM#}Ch1)RmmfN<_ zxju?vWqzwbP`ryhlHeN5M#Gewl_9>z;zI0H}nWaOO z6@IB%aBagc&+}Rk!`h{d{b$b3uMohc4l^O%NOdV+{iCeIRWf& z*bPg7o8~LkF9pQhVF}w&xduqtRQ6~pJ0JeBc2IzeDl}GnGx`+eV#O=MTYp)-ppDV6 z6L!1}Q};O_ZGFhTF}ULieFUPtxBIlC#KV22;P zVOq%4ZXI8aCrjz;h9V&Lo|_8T5dQF8)?JDWxx0*w_yFh&6cwHJuQuyg73OtK^6(<> zGsHhrnjZI`RgU%)Z5mj00_*bI>3FAthc8R4puKUDZaX8;o}#AJ9@%)s#k^Qpw@MN3 zmuGi{wlKHzRE*w9|AvN{%4hKjoRmW^$ieL;&SX$ZWmP20M2J=C1e~{T&k}V4UllC)Zi zALU$YJ24ep;7)+4fH&XO+a+v<46zoDojdV;VXlcc7DvyxFFid63h{XM~RDj0!fExrho25$3!3sb$qMEAZ5m?hdLq%D)5Rp1KC+ z%*=*Bp7B{T2xB>0#c_H(|+-Ci!cv+txht;mR z2KmBgp$sW_e5nm%aX9tBvtWK_e&+fkN!#-88S-u&>-(JhzwYs0(I2CEMe#BTgQsU4 z+<9!a<~+2Ga8nio)KM`4dquNX*z4$N34P zG{B@Ou6#yzs*l;^#qYC2EWQc3iBw&=tO`>nEC*{4d>5N+DJq};&khaG-udhS(bB)S z9=^wFB_+YG(6MRm-?rSr`yAByHqujfpRLsRp`}+X<5h`uxl?QS?Zd0m;cM!~9m{v2 zNz?1g{cbOFnDifmDGmQ#R?YZK!6Tc@^Nrj(x)Vm3`rY~ETh6!}I@{luIHn2}#iOsx zzT2(AoWeu9q7Jghfin=-eYrT9<3GqRrmlBULwz0*4&K>Jp<-_6BWLVf z-hQh1`9o&t0hw&$nYkbSiS{!4_3Fp$)S)`}tKKic@6Bwn<}4re_igX{fl4^+EGOCO zvs_Fw`s8uH^I|DyK9)DoZ?zbd^4}u;71Z~kLJ^+-X8QgE9Vp%!V!sTKH(r#S9m~tT z?-85_?w;c%Q(XRSK>0A!KscTEl-OrKtuy`a){e*M+ABwU^3vito0!ecvxbalZiF|4 z^sFby2QPE!*74IvOiqXHLr>59M35#t9;{uI5-W?hEij|X*Zb&b7vphcy-mnG5#**p z*LXEVtqQqgaeIcBV{9F^E|e$eGEW3KzFqCi!497PzVJ(Xks5of-$mFoDr;0=Bl0i; z9prU6F*{kP9@@-WV?wISj_cb3U$lrGsv;n4Xla4(JzOTKwpYYRSIo?}>ss%*>S&g# zd+pr$Mel>sVNQGgyIx3>p5yL;hiYRiaNQ*BceGP}cg(hFzj0%ke~qRo_jn0B_a&Tm zAG2j0si%Li)J5VaFwS?K{8eQ_QRl)D7$p75wt7L@Oy$^A=svd=alEV{(Qw?0BAkv% z3Q-oT6yj1$f9s`8{3DhB{>qDAa&l8;}3r=Rx$j)v^!U7&)TW9=`pspT1YO*u1b{z0 z-LNn|esj~?C9Qyd$NEyv0N8e~@)U>{Xf`|UAQ>b6UmxbdOEH!Ca^a((1&oQ3DF+-tiSR-uII_j69dqpv6Qm3xp7X1r%8a;LbM#*wsh7QUx_ zd4L;PC*jRk@x?%&aVOg1pYX1Xn|~*&YQ1Y!NOvnM%A>w3=+4K`lne-8xTWhPXo&HY zciptdFb?4Klu0A=X>_ylt9#clP30Mf`!f2hhXEAy&nu~U5+1)8M%K0KV~iGgTEg2z zi^EZI-0eK>vKH_EUy9~w2uGRRGxVj%Uw*`0`c&g&sE&|WUS*3|X|(h7njx!giTy4g zZa!XZrK>dba7UzaP6EHXyr&_KT|GX`MruG3IG*AzT}}Gx=Vg|?=brCo2Y)aizVeTG zAfKgi9S- z-Cbp^D)BKmr60@vIKY8fZIRs;H019aVz$vX{JP?qWfI7E{6G2M%9ha=Q{;`zZ1H5k z-)ys0>TP%Z<>|*99?Iy7y2CC$+ws`qkg9Mjf7EN}IDX;6`^^UX!@5`_fLKozIwC(k z)>Ywm4vNr@i7UsD+>~n=K=Sz)&WV-vd$I^Q$v%p)1a|S)y-fqB|G;PQ-4$YZdzR=yyF*jWr#>FGn7qNdbnw zRBwQvV0B5xm%>I>a0kN{8{^J_0FP%m2l{wz#&|~L;Q!eE8OL>|rjod^ngfUXU{_Dx zqrO|y*@Fq=EY9z$ubR15C*kA!fEzG5#@ik{yjeCqM?1^t8IHj8{tp~dvtXTwh_BFX z^dn_agH{pRJdckUxCxoB7M6Qm%3#x&w@GeV5a^h|;hksqO$?7()S^wk(tCA*q(ZF^ zF68kEx(mqzaAQ~PG=|Gd@TFW1xjrWP{8DEY_|;$Hfb6)Z&|MK6NeNP5u;XaT!3axp z>Vf2BaI`em4e`!h)N4hiH$mhjx}Zaa1~E3UN=Z&uz%?NCYtG4hm12l54z}ZG+JvBq=~``vgNqPaBtt;iA;Ik=my+=_$FZ>#L(LMBcNp?s zBZP7hEEYG4*~G>y1d0_)AI) z&dw+bOiu74aYR#atocm*l!jL6=mO!!V;V4S^Q9|b=l4j9jV6Tc`F@g1f2G*Pq4nlZ zMj(+@O#`Y+GhQ7NY6TwsXd6Gd`qmy#Upml2;wgl$vds_`r&>Qfv}-8U3E`{DB=69i zcqCs5xfGL;XvI4DB(y0~L40}@N-t;yHV7@naC0xy>!AgdY(QX1Q>DzP%(SQ@Cy=E= zK6}$W=ecP`MuRb>7BRhpnyZkZtsOZUYruuXnC~kj+o8Yw`!hf}6<*B=#!8#8 zH7GVO6v={n602kWFGa!a>Z1f?d;}qAPPI5n515vzO_-7-mrW1Z87-auEOm|}d)t{5 z$3p9vZqO9Psd%o^v;yS{?B#UtMxFVEyTCLC=9I&<;!+z)*BQmarX`~z>MuWr|Ni!h zVchl4=z0#+fG2}*x$wE0!D3LH^aj2a2}e;G+8y~D8e{B>G!LUq$7G3==K^NJ$pB5Q zMm<*l8V|_~$0WKGsdgmNQ=;6S7iYXUOtOqwr9>8>7o(g;{46BBarBkH&*faRc^Bp}vEslGZC z$m`7@OR{6IhA5Lrp`2_?#JWNFsLz4O%enUPo^q*b7=>)zgGvID9)g5yFB0GAYyaCf zL)s@h^P!G>(!eBRFvKF7pdc{ZR3gaFx2{yrC%(KtOCHg_Lme-bd6z$&J-sTeZX|A>c)*h7e^0oK}QA2>LWXb?VsO zdsFx8t!=t9`UQXDG@F=hpr!=}MnxvVKm|l@i_e~~Z|&9GLxz?Vz$)NT*rby^r|1BP zHK2Nf!6c(-x^zT<(SI_}bPtqFglR~UgGoqI3Os};-$4lVppKJ5xzK<9+ux6+7&MGm zIbaJ)xj89uHWO$g$u6t3r%DouT7&C_6xbLL5wS@)e+D&cs=e794P%edE;+dj9YDX; zL(Yl_DJnkWG66kbSR&GFqmOlhq_0oxp{_m1rt78kr19_SH?Nm^r}N zQOqpll=}7R)7ox9{c^A1oGCbDi>Fozj6=!Y!63B-!lpX!JC3wCVF&Dc;Lw>Rqr<@m|#wgA(oWZ z`cgeXGZlmev>+zdWwM9rV~w-_jj5`dI|oUN5$Y#tJ& zJ^~f1A=^Gw`%6&s34nCSUfe+U0B*L3GE5<#(;jcV$a`uo7)e5Mq)bxD)IZF!m{PaA zebG98Gb*(yStL*-+}>*Y<&s=1?V7ZJ8Tl(NQ9tKNesU z$VlRXWQRhd>WSv%R(bnPe}SUipl&7~Yr+ZxJ5!V;IQC=&3@emP)pMS^G8lXXA!1TL zBZ~Wd3m|@MAT=f_$`TE}_j@7D8+yww|8PocPO)$!a9>0RHa5xl{mK+VG85T}BdSe% zAcs)pq|6AGq%YBKTazOxUvVv&gT)CqOJLWALJhna% zI3q=kQW(ddgNkf9 z5wgXfQX4s1tXSQg{r-xfg)=lveylu|=J^3Q4@#~UY&?hK*j7TQ_@ii(&*#%EcG=i` z3lFBHLR14NC97BsJ@!WWN0PfYmY4omKql3o>IZW6pdhXO>cRoD1Qs5mJPD&Qa5GlDH3b6 z##cvgP8FIdhSZa}v|N)5#$1zRC~%ZHC}o73Mj-V?$cWS6G1MBnD?&C&a@vfcsnav5 z(_jPZP2Fr{_y5SP_O-VY(tUlaLCvSa3c;8VQ5+}o+L(;ixEq{wUGR_^m1eIIo+&Am z4=Bd0K}5p1)W)F#JeqDbHTyTeUPG4Xzuni|=H6H1zj`6(KKeLkY+5ncV3I-e3fqin z5b8aoV`|0HXj=XXvt$Tl>F#>6@^6Es2;GDiV+8T|45 zXFH!prPED)nBYR2YGuwpMC|0RKFL8*p1_1u7R3Hc?neS<}aG);pvj&G?CI^Tw;TWdiAF<4VM z0j?~q0T#oyN&P6!J?2m7G(7HSW=ZUB`j=`hZ#7!+q_lyTSSujH+NLIGXkaPrbh!ot zOnC{YNeUR1jT+nJ8pJGul;ezc8l#79`Yxw5p#%9jbG(&h)D|GQuRr<2h>#v)Nl zaBV~gFmkP+nv~fCc#kZh@MF>%AJQ%^O0T+=;6Srck>Wqctb4)BR4qKbWCtOXJq)f0Mh(jlSQ#WT{ zODCh9zvK^XK#5wEE@Bq*`kw#BC5^KBemxB1y8bivW+NQt$l~b!`+)Ci&Td^~v9Lf8 znomAdn0bTKfseS-)7q;9OfF>Qj5ZQJ&HX`v4`cbBI*Z7wSqwMF4f#*ZDkN%TOD*1b zjVcm>ong~A(Jy?&G=cSt1`3ru;b_U3Oi2lwk8kAH)iUVU6ZmlZwvau?o+OUXsid08 z_9RHPfP=u3nc^vQ175mht4WnEgxoR%g8hPO??hNO3SWqfQ|S zureZ1N^32)5Wxa%$q6>w^!-;zL)O%dtYZx-js}`safAgoF^Z|<(>`bh7AUEZF${|r zryQh$=9khH%_gUMF7maDFb*xCbn`|$u9uiusB^}^g7DvKN^K9Th^01>gtAHWHMJ(e z0)sOT9=D6+c<6@i$Z0~N8A@VQ0cRAq_tv14_nJoW!z3^k-K2{^)rOj6q%!~#WCErW z6`GD5lm-pyrPYL6t*4}5!Lccf#Uyhu#Nrnf;$d4r9+V0c<6AwY8YPfcC^e{(&vK-} zrr0(qkU@LIVn%`bAQtp3r;>{=LXUJyQ8e)!Daf7<$Y2sHu2({?F|#(txbkX=Ul^f_ zf#KR3TtSwdAIwFTa%91Rlyhgm^$-vP08{`oGy_loKn+ChQ6K*e17fkgvEQ~*#=0Iv%zgSi7`Ama1*+NZX?!MFJE zwPI(V3w{?*PL+#x@fCbXw{UyyhK1Bn=X+ZjLoLXIox~frF&jf$XcE`fTV5wp&TeBd zsmixGj*{4t$mFwt;Q#<40wWPB0Le8Oewki6Sf~I>H)n=d7H_(!%U=S@?C-ky_wG~P z!?}l@`l)+w|9bTqAHVwdsn(%>_@7Ve&o%XqeW|b1(tYOYp}PA1yr-t~O4ZJ1`{>p6 zH)DVQ^`l#V>Qi&nn~(j!|L{}4epf$#X8x7Ir~m!@yZAx(ClCJj*1P?=&$|zB{y+Zn zl-d2|d_Vqsg$MsbxC8h7@2~!?SGv|c_;bI1s{Og#ua52iw{rg=3orpfix+Ct$YW7P z8jR=X6!9k%b3H?wW5^WI-B{o+&!?K9z~G7c^Rqv|h&?7?yZ9+vN;_iXybTKH2dYWIxVASmAI8 zLp+!j!u40ssX3{}$8l*g1>6N-@=)fG@EPp3$m79v;Lcsl|5d^GAJ;nJ$9}JY@nCz4 z6f5F(7*K{6z2CQ2;Q5| zYgh)zJt>sUgW7YZDN|VH@8=5yhor!!nNLb-AN9Dh^5)!9i8Skz z(NW%HI}JZd?oBsT1rXaEYpHgfbk zJlVU71>r75o(8czeU;b$ae|GX7wWGqgQmp+VmGCj5W%e@d_KLHAkB zoAc_wy%By->-(GQkmvQN*7^Q0>RQ2@>!-QN>aaU}Z#>==$@qjq;r*uj>^su{U7r9@NXa`X$@vcDwNl)ZO+ z?jA?-dTUo32+Z9)7*YOjov?hmnMfI4)YJMo_{ZL*Gw(k=b#L!|?)%Ar*hwE`JUp3- z9^^cK{Rtz2S;2;(n}`@+4gG&ppJQ`(n0_dNdzyJyIzjVOJBmEs8!7`Sk8Gy?`s2MRzgDggw5TvY4K&L{?Dh ze9yz~YcQly9WnCL!Fz`+p!)8P$6tXc!ia57tyE{q_w+~VmUn;D+V$yAJ~iT69-t8SuToitYaO~StmG-=zy)$>^sURG?cMSjqHpb=*-FYU&4j8hF727E#mSD%qZuRt3T0C!pu=xo4{5>(KS*)OY*@)|p+Ixv35C-MpaP?kQ57oSg93 zwX)jA;}{gFh{_rvXZ#+29ZNB|tT~txR^Q1!7M(C-mCSFGe(NUMSE~p3=D|VhkWzZF z+Pvf7H+sjeN5!`u_Nm;Rv9E`WEsjA-lJce>RmThlZ_m$HP;2T;l$*}s&cUwA+tgXH zs=VXFH!CW&2Wt6E_Fsh8@XdFVC)BxS`Axm+=R5?!PJ)MSw>`t@nVYXDF3Qm*lFl|$ z9rAdIjdKx(ckav0+$wIMQx912Bh%SnMW*`Y@!}4@&8*pHVpY_(f-^dVv)#O}kK3Dt zN1sK1T6!{Qy~=%W#;Dq5`p9t^JC($>vUJHM9|YM=VRWDh0fIQ}gBrcyoEHjJsT=#85pG%>!0kb6{a=-_8hir~A<=eb|q)V^Um> z$78fNgAi?lmK2`q^V_Ai$E+6Iy|xABUyz4}TwOjEtoGx2{Ne9AyQE%%`E{qC-j-6u z2*K^f_`PXD%Hhe`fbAyn*6L{9%jy9X|A25-3dMgX2h6@X&zaf|5_;Ho>gipF^`>r| ze`8&wfwI32_0=N;)ntgI9Iqc>XSczu5?)6x7RxN~h*;t}^}bq1wNcnE*!yD`A3=$(@OCj1aXTMr zcIN%^_TubV{!2X;d`?kglpVf zVM=zHZB*ag&(rJs+Y_8TP-y9tzzOu4eQYBm8!cZs!kqS85`dV3!8zic|)3jA=>^Thzt5|8*B4#Ue4A?TRxmC8kv9N8Ha=EN?yKxn zVJkkz1jP1pZ#=!va}sBvg{i(e-@SToe<*-$DQ9+ZOUd&a#UczweY^I0DunX|j(JwO z+PyblO?ntB^UV>y53auT`l=l*H~gJ;{We2YUA}IkPPbI#aj+IxWSd~cSc{EY-0f-+ zajTmZdbnXo>*wVahP>`V+FT1mOQ&p06BTc#99RWfZl==hZ4T%n&T=2W{O+_F;xAZg zAC-%4SZTd$9GDfsAKp^45`BC+Z z-8=F$28s#-Br5NDbEKDPIWADuT)AZg9NR9(6~ zF7vY+AC&|_j)?j1#gJ`lRpo?S@rc-UZ|pBUeFog%{QH-1Kyr|tP)l6HYqUOOyI(B{=iWuR3##T}1wnQr^HLe@II z)V?{x@A%i{I4;d&t-EM5-=>z{S*<@huR%Ln#<1mk(y+Sv@1r~jjh}&emV@>Hu(S-F zOFO5_fa9$#<6v_CsRM2tJowi^yN;7h_ooF@qyMr|W&!j~N&l&Uadon5g@rgl#dCJ} zoU776ptcOGSV*Ivy4LrT1&?DPwRd$&Y#-0)zhfdpac4BRpm%Co-%MRP5+WMK8N?)uil)4w#1u*V54lB0bc*D5ldd0QMUEx22(nD z8+g_Su&Gy)#un*8SLdo%D9aohw{+!LC}~$V-r6 zIy~Am!Dp%nT(X&OfJ=5gAy(>n3`S-5v5UKw)E5Zv|&S7XfeRyN7b%Z0A8YbUY?jH?$=)Ggwm)L$RujgGi(y$X+d_eVXEeQST!SAXf% zA(bB{m>Dj!HWe2I(x;4)de~B}7^8f{D(cT|t$s}Y`Z7=!^3KPxw8*R$Xjet2qE4SR z-iv7AWc9wi_X*CO{%0zW6vsuAUIj`gbhFKn4LbMcYt=2cUjUVSUIl+U!cRIF4JOq zvKG&GfiA!i?>2a=@~uV2TQs$_m5Xg@%3WWW#V%b(FdIItP@nV{K^QYm*xJ4>>Jlx* z!2tsyikx~m?$sB7zIV$=pRMcJ3hZV}tFw~N`G`i-_KF|#A-Z|On$m6NMd(_6o`1-( ziZ2a2llOX+P2lAd(|!m`$1%Wug-3S=`UZK)$D@zWSs`UBWi?5=nBWNu8M?25?R~*^ zaFxht%?=pxR&P+(|XobiM{g7Pq(4IKkEpoa9{DTd4)pV*|AEKcGCEt1@rK6#3w zfiAx{MwU(VrMVR{?bDQ%t?J_79_~gQ?H>HJ45OxpMNwqdaciAD+dZ){q7QWG^WB{LlvsamDdZrsWwLj#e3vgKK)BLTx&|d918P4u!X)`YJX-dt4|Hbjq z^{wsmL`owLig9q2BJsrM}PXyR-E7X8&9b``@`2%$rLPxSXs&c|0J- zQ#XdvFt4eUL;4@t1n_-_XZF)bF|sq^4Y3{#D*^;|`_UJ`inh5(BgfMrqr}tG0hLXo zmpyXX-v68+7HA2VPmZHIyI>Z@_K@!cEwk7+(xD4^{Ks&K*a$STiTiVsHG{3#?Q(>Ld7U`O4tQMpt!XT`xXwH55z`< z_FNWAPZc6k_|N7z7D1qJ>n88s1?f{3B?4t)_tAe=+~fB&?#x+0G4+q*5B-t1ILwIJ znPEHZPi zp8~RP=iOxg4wsw#^AaA&HiUc>&)^5Ns6E$_25_R^K?p%=+N_M)!`TmgMQ)i#L85~0 z%%3i3g2j-5?l`l?sOhGpMPLD_N#rI0gBPD%)N88k(WPaNr55 zs0&)gPEOZh=hSM6roBT&X}@0IqVJMtz(oa~D>6ke@>Bah^GnYd8-HntPPLNTo`B>0 zvJYHaT2=CV`%m+Cmd|-O^s@(Ty^-)!7})Z)Is7^lp1FUK#`guxGw3i#&f8d;B`(gj zAdJqXGRb>K;nA~huF{&S=DGO)_Ssv1^8?$Zl{MhJ7mA+^JC5mBlvinzHvZEE4I1>GnSq96p z;v3d+Uo!h@6IbK(QU8!TKD|=#-Kho$9vDwaFl~>RDt$_Xh z)+E51;Od|b4GJx#K#(8QWqY5MDktw0mD*z>*l>bIq}hmMG0&;P{JbX$c*&PU4~3 zg!QY~8Gd>NkKX2362rPG4TQ&|zLOk{qpzSrl6AnlUPr?$ES_X`TNKOuxi=*k2%{&Llcgdll_%jQm zVM9$kMYkw}5Y!Bvlri`hTG}VJgH%p!-d|BHPICjXX8xT-<#5X16v~r8gV$KenTu{- z(_?b?)Fi-gPG5_kRXKDXy_9x-UvqSk3usZGEEWyIA)squOi=b6@+x0FUxPpR-tc9g zRLrx0IT6sBiY9}+`(adwF&hl7n*aZZ5TX5V`7H>*r1D=C@H4(O6KFfAB`%glH>&UO zAM%0*3Mm~>GPJ9JWC_#l5RMc^Dt@QlzaUm208%xVa-&8nyRsGN`d{&v>?|MwR_WCD za$O{RRIjeZD2p-yjY5kgoiYm~1%K+Oyst=9a~d(mBb+X7FVus3a)9DVi_Bs%9+cj@ zi^Y^mw{sHd9Iz24*1J!y31Ak0@|FXfaYrXJ03@+nd@lV>nvgUP75rf&vt~U43~6)# z5>|^%oTpA;$SkJVfd`@xj3)uXAeq;o!2ikl4)8HSI(p3z{M@_ZnY5Oljtb0)v2y9ivf4Z^AN%WDn*?Swq4hY=}{_zjlSW> z^9e0*0nE1wn{qL4ujfLK$dXt5Z)gOb1%PFIw0Sy@aOVDBU=Qsq`?QGA}&b3Gw#I;1m@bIstEu5%ArK4sgiI+=_m@hi_PF8C+2QDXY$}! z;2^%u*>m#rn4Y8x_f^cJDXbOxUvF8RGgZy(-?#I*2Q;=^Tz7BS^-I1!zS?ntVj291 zVuKrm;$;+dBS{sRcdseYbZc`!mK+5GQ4Q;&Tn}w=HT*}mibswhG=kwMC74@So_(mm zo%nD<7!r@@YfyKjawd~bHBf`<8oa&+-29HWpkOo#QXHk5kJv7P*mCKsD$VO*z<4Cj z&6kSB;U2Q%}$~;$fGP29KER=d+^>k<%US4PYT<}Ia>-4R&Q)~5wzs))B?Oud4!8F z#u7?K)-d{g*%DG3U1K|~r@TJz{lNM(u8A}zDWdaC;vS{P0$@s!^|1k(i-)S=-E{6z zCsgpH!7Q$Q!NwS4&ZI=kOn2fS8q`vp3TqgYiB1t?n;-{;oI#h=7rXz_!-=g`6l>~9 zl15=^!AM30oEi{Mdleizt|o2ZHyC6 z7*3Us|0rbE$<5egQdI;42YV2B3{*L)Pl;LlKyx1HVo`EV2h(UtROuWesJSS=pVU>R z4Jw7Ni)qX6{O@mgd-oFcdaobMg!78_7k5F*&MBgV7$7K~(Q>gpY-gE;dL94j9!Uy9gLRWi>6nsaaQU8!%@tgz0@1vl4YvH`e$Tkk zh}U2y6ht>sx=%+m-??Pt6LV3Y(!1Smz`sJ&24hQ#p2C&54!N(9({juT=S2*#<OC&)_1)6Os55)s#8_1zo=H2kJ=dY)|%=PpgI*&fK9<;)Uq9{^D+9q>g!A9fA zf1JhjNzOC7KMrKc&`@!Rwg!hvgM*4p36x~&J8JKL^9lS%4VJV-=}<~vTy)q9Qlwyt z(5MFbHUG-g*lRzWAA2D7k#7D&;UXDRZ-HE`C>9-Uwo*`x3^OB}qlJj;)c@kD2xtT( zwrZeFQ0FGKpc!Fq#cQD-7i4=Ei;zQ^tiRb}K22tGe=KNr-78f;&c=3)M8 z6B3MH60XEnKcT=yM(SFGgo4^APWHkz5z#%>ar_VCp)f+&Ra=~6KD)gs2Pg@F_GokqK+c#&JC7tn62ADg5NDupS z5ZKf?_d5A$L|uMZ4F;k-;7wdh_Yv`%aR=j~O*Hl*( ze-qdrs)zUH>l#yhQ}Y1B;GcfsGJiky}FM1=Sue;XS>-UYqBU6u-i!G${)B;FSWL zLF3*;o<$a4)i?Ja0mBDR?{twyVbebPUbDyz?0O+GL|?v2R`r#2}qp3Vhk&RJYzI&+fpT`llYLul3HbzFu%R zIg{EFjeI4TgH*&6n&8QpUC82AAH}`Us|4dh@XR8>g%!6V=YkAVai$D8q~Z_@$eq6Y zQ%l%2NQSI1Lsz4HF(?&6q;UAbX83flduXbLs*FxUXvHVt4s&$k&59sarNRAW!Z8$V zBu*q}d=h^^h!2vRG}QslTV%yf_@gWKno5bG5suJPN<`=3W8GC;{Bf$>WUlsn5jSO2 z$-qaq7$F+^wff3s`8w|PiScs+PSn0rq@Nlr@2%|wnn_-ZHSdsuix1YC132FrBTMX;1A=@E zO6YvOYHdZ5Gkw)ze|PI9%c+w0{_LkFiGnjEq!;3^!0gjUtw0(WUoY!?m&AjQBFS;C z!kofV$-WdyPJ4unGJh)Ry`lS3I8+~Ka7e%~x(PCOu`}ZKddn9=zLTv(-^l`m>_x_u z=4f2M(u0W}cgk%HnT=9|1;u1aJ;*uM;GD%QNkHX^Uwz<~Vnrbd&zd~Eb6B{Wo#oUe z2iy!VbzR;b@&THsqcJLTO%qPta|1dBZZ77+Zg}~I$efJ`+KJ$7JxnO2&@(~QdS_9- z#ByFpBqP3R6IA4tViH4}1z!b%DtOWdmKiU~6EctXHg1I-jJQcuN`Qz8627S?&p9s& z6}iI*kUutZAflrs(s8Oa0TVmZ06vVfZ$SD6obL1xNuh#Y6-C&-MWBd0bS%uXYWly= zX;n?(;3P`Z7NT4P(8hF>auuP~#J@EF6V>!)ULXy|j0Fu!21eY2r%z9 za*+(G`Q2RDBnXcl^_sznI)q8pCPR2OH;@!biw!59$jNY2qp?lBfSOA3px<)#%h6WvFae<=79)2M>@%9FFZ4>|D!Ryo%ijNMcq@7Mr-uzO`VNu#+Z|!^O z1&;2ScMO6{jgh_%Em<^a)2&Il(9py>{i&lsOY(mPRjQ#-O7upp*p0GN+OvI5f9rVdn7{*A0 zZ^2$JX8(Zq^L{Sdr`gm297r|mL8?y^D_=D?Jk} zB%C!2QAgXvj{x4Kl0guXZl|35wn2=^p~7ODG5wnKhF^W7Rv+le7=mU~wAcU7ot<1T zd<|u>=cChp|MF00>c5)Y>)dO=)+4Evb2&!4?U;{L;(uQ7WiWSx^4dCKHgPcob_!Q6 zM&DdoBGsTlO?*>f^7Hc zr`L^zL}#(}=^Y--!Zsg_Do~h178D0vlGx7RDUY@=^W2xO`H7MvJ3mw~`mXfv1QE2y z3Gm2s$?9U>$0SN#>6dse5KoXLkOEKIe*YB*a!7W5H*SHV`Y3C+FGz}blgGY~;O|%8rO=`3)%0j|b-KB_zBG2KPo0|f zh%r8I{r%N1P5WCMI;Y-$>+DI_e}pp!7j4ds zTm+5QY(XITa7Yy|n?C(lp3bkjk1cgp$vJHiM#6bu%2jR71{Kwv+H3=_>YskqyX*L| z+r!#lxr@HkW)`7{ob}Xn(`f`zG~5ghHGT97%QUQeTQ2!l4p!H@8$z@F zv+Hqu=q_a+s@paS)lu0i2#6dR_!XwE-z4q>-NOK!jQ=0SKAf_!giv*Io|Ij z|2L;y*z94~9KzpOy3}pu?KnG*bF-3sqjdJiYirhlK}Eh2lkdub{o-FNdl8nW*eT-w z#_{?!^nan1lCl(jqF~rI`5ez{^!ac1a(F;%1JTEW);Gy7`}w9|V;jLTSy6MRXY%-{__3q;B1IjO}S*VF~0EHrF77e?6P#Y;Nqw-yAj>3fbeeIT*Acn ztDBs4dKW(taYB1#gXn(Z-+u|o+hV)b!aFF>V^(z4*zq0~Wy@doW!ha`Q)p$b&BPps zdg*N1Ca98%`D1aq8l6Zn3(=#sEN%Fkr)QgoYt_WxQBf9|VwHn$PZNJK-mnG2VR4EN zfcXNB{ol7^pQ9A8CxoM$rdxtaV;6}l?6G{!C=YmPyXVm~bUHQ8oQ9^cuj``~`>ux^ zrFuAD2ng!x{(DOS+y~uZddj+GMK)&RbOY}{ zx?pA9IY<)$+?)Lm%}Y;O`zjr;!#>DVlq8sm`IZB;gB}Qze|)2V!xE(}o6Inz+i$Cd`#$oR z2&Js!4^nE>T?f2&OQA%k zN}jGmmw%a4pE35nOW4ED$+4s??1mrNhGlcI|M|wq;aw$S-o3y4b+XK9+-`#oSaYGj zMX3pYw%c*yY!d@RPphBk&F^VC^dp|9FDl{Li85Srm$S4zoZ0^Pcc|TA`Peam=I&m? z136VmH7t|F)2qW!2imA{vobx1k2lJIyPfhdHUe`!{~7Z#Y<|so5pqYv_JD7<1p&A! zzdo#Fcw5tpU}$)@OF@=$(BPn^^>67q#`~$8{yR@oN9&m!a6gsVaNk?3){~krU=)8p zp*4o@;ooXHG{05hxa}}OmOlzQV~?i#uefqJ75%2;ovCQFZv=gxYP>?i*izUAG7?#sf#tLJo8S!~t%e%M8n^AmKy5$9#_bKOa3l$*4V;PjkNiKHX#E(_oOu@VPRb z%raNuC+UY9wv=hD4aUohjZmZ3>m=*$ez}ir@2P|R?zH~T(?o&~S9rDJNf=fvw|iZY zd|k%>)4eNrq00zzqzT@Bdt>JNzW0$mF1=m{=;I}Z{Ucdh9vrQGqgPiuLR|buhPEyt zynpqdf}MB%?QRdf#B$&Du;_Spw`OSST7l0PkfFELw^gl7Mby&21ur3}~J z;ka+c&jnINct52dF&A+DI^^{UixH79W}-~Z`*0hMuBW6Fk&Ev0s3-34PkQye>1uyx z19)adW48;g_-(qdfold~8NTYIahT@6KCAk1z~*jv)SP)R9&rjymjjMW2H9<#V+QnrB-4~S+BW+vr@L7$=k}R6bVU89XQ`pop+@sxUjRx#wZF-2uA9A{nbDR8 zx7jnR%l@68e^~8En|-|0J^-yNnRX6ox!QBXS1-ZMcXhx1sWbCa%ODURSR|9ikj}%I z@ta#IjISf40qB{!K7CHUUf4oRfgaz7Q|$*lBTJ|S&1bIWucs%_H&0HceEr(YM$s}m2qZlG=rXEs()BCW zf-H7Kzp_5A3<;y6L%c37`o9T{sw#TdnK=l$;v%`?oK6#~MDA#PBrJFiHG!^4+2r*^0;fWeFAfyI!M*0xU)d z&C-OMvWO&qVdMMc1bIY0l@_B`dbl_TI7w;&_Duu9vR_=hGXx!lTc%YFxa%Z(JEepm zJB#l^9*FLAL9_67o zcb=9n5cBOUsPe>oF&g}t{tn>eHy5W;GM-jamt$pTQ}RU0;GrLmm);cpqWhntth2~- zy%CiLSA_CYm=ORsXkPC}$@@HBSM^UH8I#&&Zmd;CgOoo)`;|hR_3=$v?a54geOvJV z`nCo5>FRp)zIso;N=N^&`i1`;#w;JL4B@Uh;m&8}HZ+a$yb|_5G&MstN6L>f2*)cs zkJ+Rs@LmY-m$x@`kIhXs0PcD8g}W~I#tU$ss4y?uBP? z6ZNkm&g)HPvZI6q8s)%`MabdRpZ=Rua+=6^`=cKEJ*Fc0{-A$`In&QmIkauIqgEi6m)Tj# zXQ()B$qw#;xP^aIr^SY~;YDV&{kWh1DI|dN%P!Ad7$N*vSp|Ra({~O!i{Hs#)_}Y= zT#WYb70BpUOi$9{l9qp~$K3PU&XCPmBu~wyk`y0(UH`hnyhC+Q32>UVN7{fk^5&x~ z8FrV&YBj}KXWIf#$PYsJkGdKBW1AX~cV%0)5`+N9rucwZY~f8g+!>EL8r*LiX7WLK z70tj+8Ey=tK08E=&JXW&s*>P(gyc&&LZ`!!PI9F!Xxqih{1 zdRgNiZ^Y2LhoMZ@_z0fiN97Fuvdu?NT#}V%a!RfXp8t0hfe~KkKrU=!epJxl-P@L* zS+4%sGtQd29{KUZ;}`d@`RC%u|D$FGa@b2TtS393d?DaS%u%w?(#-<-J947V98wz^ zPGfS@e)#|>M9nd`2lHpb(+d7@Lre? zGDUVUU4({$2L?Q`sHIFMUcpNdIf=mtHi@H+>I6Z z9w`kC+NtBi-eW9T_r3w@bq@6~_XEC^D_rHxa2#!B4Ud^^52?{Fwa5PV7fD-glPmHv zn(pnVUq75lA67-il3%aT3Ud2Y{*q*rSm%Hwd1f7FUMTZv9?<`GPCaxVa9soWfQkq-<;VqhJLFtLXsli zDu;9B(POxTq=AtkRq1fM84+1X6WwU?#d7BMV4f>x*M+;kypwJFKz_t}sSw$9(F z!M4^OPIPPwd>sTRYgJd(4$m`61Rf8NH z`!nL+7Jf+dw98rZWuPw}BUe9o`zb{=YUio1!5h4CKJp4$@@Y2g=9|`xbd#FQE*sfV zq#j2Y8imd4>l1__NPoBqmio&DuZtiv|KWjWT1W=utuuIgK!5+e^>`i%i#p#fS*Dds z{G04uP4t~uY3~_6*@FFE=?t!)m~g)%z*3rjLnwDQfnzt+N18;|HI5Y)S>a}1)oe2J zLGExguz-1jd*FGHuN4k&KbJbm@TfW5J5XNAv&jXP`*)9WkZTw5CzNrfjIF<182g9K z-?#ET%K!>He_6*UPBwaQWZ>Dy^XZ+rMNGLOQJk0q;h`X(%yVH($aZ;?5Jo~dB~G4S zyO{@sn}~M*{87s2e@V`_QhiP0TQfUqr{c_DrT7iV{Y;cSWDWb)J}!A61m8JZI^RB$ zzb->hw{X)~g=zAcu1DWh>N6Q+s%1wxa#v+)!&##>e=J9i*Jzho0-GB)@8cp--I>)H zyU)(*S_8}~ib_w-1OIWKpuX_{&RWwnkCXa>z}H9X2qme^{dsE(myFwTpeAnE930@G zeW8v=>sX*$Yty}}JstMTAH!>0Zr8m2P)!}S=|aXPq zEGdSNGtg#Oa$Y3vjdiD2ij?||RU0$IOPUWNjQZTx(!B9`C*!{tasQvW4Xx1jU2P?k zjc*2vs1NK{tIp(j>E3CS=~OH5>gOi?W=%ci_?t|ga`7!ce74E4xjC^65>I_vR^R7u zqKaAdG;{D$vX9Q#d{-3rS{u3MxN}t)Gh64Mx-%)HPoKGe(g>O zt_|mZYJPiZd^%L#dqFNe(x-=IpTi0HiiG8DFgw_&gS4edK+}WJ@jXP%%LvU z4Jv}Ci+kM>@|4B!h`#>x38}y1wLA|J*0mqnj_LWSZyz6!Jo@JEW+iV;bNtccN~x;Z z?hQY~hx|itpPBS|8#?Mvdh~Yx@vy6&+JxcXA@w)^dYQ)~hq;wo_o-Jz{$2faq~B7d zq1+04oqe-HkY_{v;oT@gNj}wInVt3hB{NP>zU_cI(q(ov$p_1`PSh%doe}X zSA)J4fRO0XT;Um~^+@%)jXi%JYw`5&4eJsn7gYQv<;1~*HXkq&3*sJQ*RUQ9;m&$y z)G&m?N!!i~WCC+aK%g`YYXz1DeG(3$Gyy7QWv70?+2*fFa%49p6qMG15756UV7<@WFE`HRQC zr8Cgddgud>(9U)HWQVD}8<5Zjl$4nOa>l?ZxRjwp+pp5o(bQ?VwRAvz)lP2yjE@KT z15(N-du~@8z6hdlq3*slN`?FOt@!86&aPg69{+a&CN;(7`6R4>#gr}13n#u*#_(0Q zWI8+u>M*tXd%FugewF<_`}t?b{*!<8e}? z##9;j(Yd}QgYAvUjx{jfK z^TM(Ez4m}xcg0lkLU`b|1tL_*+G7(k>7?dtQ%-|ZySLv@EcVa)g>yfuG8h&EKsBkj zYZWmVFiVPzbAY{89-Xzn?xA;mYAyltADg~OxZ;sYASi*9C4pZoggdtnmuAygsI9!1 zZc3RwCGj3io!OemSa7DeEvi>nS|qqP_y@Z_!-afQP|((rI;Tb>Gp;35w(xY#^`5s+ zsk?vto_ywgAl{SMj%;Lzskp;Jc>gUWvX(4I+v!ucr9(X7IS65^VML533FEQ3EsB)T zf#!d8e{WN3=GWJH6O3SkwI4c8dGu*)tvK( z*E7(1q_^~fETIk>Mug_sq%RWX0$qv=x=nlbFFn#dsGb)1lvFiUA}~2c!ri%GkH{Om zPUrpJd8Z$`J%Pr~H7P-h8lX-oHi&s}Er18ia#4&1d#}XC*KPloe;Ht-;TnPvHf&=L zkyMs@DbpUTNSCR~+tdbFjOsE{;{ zk|2wuNhvq@VZ?+DFp|nx&btrZSwprwB_Axpj`_91$;>BGZNB5fjFyXsl&f_rPh9MRKjoc@=Nr@=K<2lhwqD zLk2iD7WQx`UwqvO-8G@(3op(^P!4FR2V0^C7O4>Zn}F&}yzi2FG3(=7WdJQC4V@>h z=R%9OLSz!#om+Dcz7*~>ZaHa$&_3a7U|d|CB?TQ!@&nQ-o^D6 zu^;$z>H*sYlQL*jqtrwlagPE*VDu1PWih<(21ev%3$0d+WTa$ZqKbw!T}sSDJzb*Y z6Dos|rj%KX_h>1^lLSz$c;CeWyPqLO5w!@k4h&o|>yo{Fm|L7+54 zZF>g9njM&j`?*swkiytwHK<4&Mhif$cr=uQyx?L0{r*vkadW-Jsmlq@P-qn)q)8FC z@UDvkuBV!k+1H(;h;TB0!{ql*gH3)T-LD7c_zqnP; zIg-r`?&~BJl<7g*MM-0D!e;MfxNy{uX)&S=0OkvKTe42k+?r`(og|Co$EEXidiaH` zC?{!6K}c81k!7}NkPQ`;%SEnQyMLP2?0;XMAwCqry|;oIFhSf}si>sS8zsqkd*>c- zDLNX897J`I<_(*x+`OlO&?$ScBn~*^KGaxp|6C#T=Emb6B<6`!C{7jEbQHx~2BAnq z4PaosE?-Ol;T#`az=Iam;LwGnOcvKtT8Lghw9nf8X2%7I<^&fh=!^#tNIq3Gb{SJS ze_T73fA+C~F0ptC!Dtk0?+g$PrIRBRm7+8#9?Y#*fCG;EyzB(QiXf^fC2ea)A-Ph< z--}kSN00JP=z5%eYDNV;fXp}oDbZv?1z}IZY(wSLRSl2N4Hd*_9D0jML~%j@CIe5( zD2z$*UDf&ck0%T^x9ARB((I85=DHE}Xx*x9)4PBB?e6&Ws}rb$Zo4l|pqJm)ve>xL#f-BPC z*`2EWzq11_g%F#}VP=&9!n;#1#^kT5UBEIW^Q?f&ZNKLvkx6zNAE~lNClIJTc{kg^ z?Tx(UC|wCB$(#jJAStB_=_ZvZG)4+m_^OWmkDXUx9We)`Z8?GjHCqcrgkn!%B$<7v zE9RJI&W``|OVZir#@m+)@^MWngH&+l8g+5daXH{E>)kQ)U(G#%n>h8~8gJ;J)42_M z!sMGNXk1dFRW|>xMot9%8EK2o03_OiKG&HMTs%=M?;s8k7%;(3X5&U}S>0oG@)xaF2{lJEX+J=#br| zTJN4WLNZ@8L}bRC*ct@mg|gbx`dC>Q`rQc6KN+fGOE8PLEKQSFTG5Z*0PgS6>b?3ZOrHB`a{j$%tf3FH&3qK;8CP|I=*Z8*vw@K%ra?6HbF5(~)1J zT`310DW!2&@29%+$~>c&Q74f^A}Y0}%t=yMNMszh5(0PDT2oX_Q>Kw}H>Z!>P>SXf zkyH(_sPxBs0G-RNBS~={Qi`Kb;vBh&4k^nU_xDV+3 z3noq#jcSf27-ih(h7KXVIr%?AfGF1E(SjJ^q&>j4Q4OMD;EPFHk~Pjr|Dl~9xCRCt z$-OT0akI@n^1Aeu~<4IdtJIzp$bho9SLE9t#`u<5FjlG{byD`Ifoei z7ejLKIyvhiht`ncX9G1DFogq-HMap@LI#PH*A4r$AHcL8(=yQ&q@9gwCTS+Q1Nuea zC?P6?@gKDReKt~&spg>|?fwU}jwH(1QE-n*@!K}r{m zpalL#sv|5p7iLf)Y|`)TT7Vb6c{6W(3NkQSk#j77Ld zD`k|ktads^6?^@+lU;l3T|aQp_3+7JA^<(b&~{Bax3nJxczGP0yt8=m1q}-Z`CK>w zVd!HbLQ#8bLsU`<-@UZ_CI!2!HpFaCFU~nOVBoj4`MgZNukF!;@j~O@8ut+AjFN4R zfhJBa%3Ya?THTyC%?GVKzW+u>a*9zwm>Ug)V$m7pFG4Ld@O3s}9&0JLbW-PH%}6

Hl>CB?@Ha!UBQ-%Nask(Ntij^JHF7PQ35Q**I^x&d7Q89v zJtOdSEn`KIA@8JNRjrf-+FhIoPZ-{6Wvy%QX(~W$g;9hiG?p?^DGiOrqydk^MQ6a7Ocms{kkhD^?GC@g3L_@q($yo|)+AVa|J@per z`_YFx6xL{CVWh;`h<+!{sTmW+jYvurzt?uxYOoQGC9XA@qVY`<<@QEM>eAe&${vlk zBI6};6#-614(OayDYhf!#W(`-yQW2dx4@$71xzTogR?l>3=%{Iljf!xK?<8SF8UT` z-KZB+C$th5k=RCfD{YRO8g%|e<#1^_=M%9<*&fkNuqmQsAcY#Ni|+HDnOH0`P2>M7 z?*F|+u~ASqAcF@1G%~DUV9~i!pFC7E)wS~Hsv`((gGMA7afY^oV=Yogf{Ov@dsdIr z>g<1e^xFrVr8q4J8%&*uj~>V$5MG84q(8T8zL4r@Gr$ydTNUJz*rE~-GbW)l^l#IY(`U6mgZkd(y15ydqnl=2Ghgb>?VzfZ&InEQva^ktxNGQyyX zBLEQ<8>1?78Hcu#ceq+b|CAI97KIDW;A3nPDkD9SW>!SV(IPr|Q;SLk%r3$f zWnZeu_SZb+PpvK{i4oByWK*FiB2>9?G8*kH?WgenKN3ezjhH%G+B8Uv z6x}Kk=MphRPQn3HowEt%n}q1oI`c0T&=zKgd<;{XO`LOzGA2D|0B7^g=y7Og< zCJC6bDAJ~#iz6z`1DC>uyo~&?eYj1h6srLVRLZ^;*yx!HQ5DgGRWC`Bm5D4DCo2j!`J>1|8ZJD{+{-3dznXV7*yhmVGcHaY;#36F|gsh9YYX%mF?~ z|F6$@C?gay&NdO!wHJs&Q!&IYZNi@_6ZJpb<719|uXl>&gXB;iLR1MaoGdNXIP@v3 z6DL8bysD?@09+6d0{{d7GeiS006*8Jf`03&{_YBD5bb(bu zo)E!Lh4$NheL_LmaGP%~Yp51H6YFqW?3f*cEp$=#+c9I}!?&KDv65B0yBZOLGhRgS z03ZVZG(!M1PzAJY+E|(K1B~7c+wR%6n``Hlx_U!P!-7CRIY4G*wwtDbP{MgXjEPONY$5h>T0QV@RplQyCUd;y9@5Z?=qV8Gk$EDAk|2l>~B(! z`i_skcVDS9>G#c-(KgAeBGy?+$x)9XTnOVEt!MDlJP-Eiian+Z16*uL?o2i0(5aJD z&_=~?C+t!Kkiw(mm!qF|*4Xi zxTNgQc4`SfyiDG5Yw)HhLiBrg@iOl^l%43_&F~jU{!P$kX`*tMp%*2l9VNyT!r-`Y zpDB6Jy*nBi+F@n2>qH@<6qWBb#T%Hgw~FsfB0&(e*5+#?jl{( z`?sRW-hHBJU@;inV5jXiNT0v;P)K(>6dtuf+a+?Wn+aB=Q2^Um;$h9V_te{Zn=_-K z?xikM54aE{5uFwp^Pp8k?=IAN(l9wn$?vNMvpi#nD zyHa=KQ_*pw?nI^aXx?dbNS7akf${UcSk@>6#L@4L?l|BEH%O)94pYpMWvW-|B6q=W zc(l3ecSm=V^Mz-)B+uJPhpCOAy;<y}gM3Zq;4(Q&BJ9 zZu^_&1b2+`hWp}I9U*$t_irwH`k;#u>$|wT5+|;4u8q7Hv<>8s5gE^>G;|R7zWJ5b z;WA(pz1tuX;1DzRuK;9sWrGS%jJQZy?D1*pXJ+MSF4O9sJt2oZ+Of=(^KpnJpQ926~V(AotSk=336WPq9}=C<4XM5K z?aXBw{k3koPjNiy{d*`A)jlg`CAhx6NGbX4@?)F1Bh!0LNcJv+7VWN4y#u9NwT)~u z&P7z<*WYA`Y}Z!=Qi2Pv!y|q%ZM0`%nRmhl;8t&{#P52tyDv@AM{&LZU*~9q@xp#6 zv@Qb&3d%h)Tfsn`Gjr*@m6~Q>GNN|8#H|dhH?%!y1Pj}JU%F@l!WWT5R<2M3D z!3V(OEzGr#UPt`m8x!^F!sz-c=7r{*roOPa8K2(K=jna(e6cgxLPFj{uL}PP;0d^& zXJC)MsvX>l!5@CWyuP^GXHBhqVLF1}6MYMJzlRsKiMXgGh-<(<=C2iC3vk<1U*3uI zseikD(Y1^}ZY$vGQS*RNc zN;oMbTYrx8Ftp`iW@gRF;&->APw>g@+!#Y%-A#HcV1;cj@EZJl$}>*xnKsDR?Ji(U z4eu>=dGF&&BDKRP+Jn*AYfM9L@-bP?!dXb~-cppe-mNz~VFQAA+`ARKk3xMvHTy4c zArM`=;*V>`tvmD7)0|%v-`}xCBq?C6mBoGE^U?~Q%oDE=bnZty8Sju$nBWpgYHj&~ zcSmMgLC3qzO`wL3@mnEy?HA>)pd-m@qLI3bzo?G~;RbH7 zGT`nO4{l~}#{>bFZJDo0-g~(azJ-%FEEu&CcG?G@q-U>hCPy)koNa zJehtI{Tf%%x$?nPeeLJWG+J~s$b2JHKjqbTQ7I9dn0zS)yvjpYC+@BWgQm~W=g@QI zm#O@Ta>Ro17vQ|g4iq6KJUbi+S>u&cc{ZN3VP0&|UAwrfH* z@?B;jS+?>OUB$4<<{vGtwsUWe#oR@~!fk`6zw^r+?PWBTs@pQ$T)y9hI9jfd#Akl@ z8yvlcG(7$wF@_cH0jpa6go_q26+35%isG&R;P{oWrRB>u&x>l$_8Lc}Zk_r6`*iNv z%b$plT27Gi2oLb8?&vB7-|h*>oVYgLwyN@pEz||-rWHT($h?<9R>LopqltOAw`jKf z_67IjrB8V8`!e&1i0IuSIn$P3xOTe1sKl$>rPiiuJn!oj8h3g3;;y;cTC^z4IN8N> zm)-}&8GURzvF}c_dt|0jVqCr~6#tjegATpBCHv=Bz^#-2O8zDOTv8usOuJ^cy)XRX zixsZj+9XTTeP6P-x5Q}MTT)}`u+AmkdbNEqp~@?7eQn~Oa6vq9L{VGnM)!k1sYea| za^|{Q>s((|eZcmfu68d8Q}M(5&i?-T{~3NngGS%>0nGq-+p2yg97 zKOHT|m7}Gh%%|zfXl7|;@p<&N#Q$M!Q5Iq@<}0|Xwa`SSVMZ-1pf(WQOqrC76cLi~n-dV4Vn z1=rzyCbnl{f(NMDH`>w*`tQy@j#irSBRbw?-Zom^!soB(SH#EzSDJ(3(pa})r3E-JtN(Z%9|RE&QYMxjC)Z<(i&_Sxw2OXojB zh|Q%P_?{K`lu^56B36ACe(7`(*(*+b?Mm|A)<{i63QnD51nhC(SNOYK{fFt@61b&XGsH(DmZCC}Rc2P>l@Bs_y!%}CsVuL%;Xn9*Rkfg~dm)&dMBq@=t{uX*Nj?4D zK!d=l4l{3>Ya3?M58iOoN3RgO;$aMQr&v}KE-%fdrs)K$dt~nF^6b5L5@NJmB^~mz94|9$qVHqHeV@jzHj)k z()p%8y_tBs+HcB4%*>bI>1f2_sSVdOs?1?wct}3K?(enS3qActw!w#K6?G@8)hZ{r zpK9)Zs6r0p7q4MCoJeY5uJ~#l|B9D;p;feW{Ie6I0si#o*ffRAm8bg8)VJL_++ESB zFsdAYdkK&sWw)VQd1Z&^u>yEi?wGD_eN?1^hmVe4ex(KR$AdU+BB$bz=F{TUH)owI zc=>ZPiaqy?el9m18sfFl(}!Qe!@}WZ&E55_uOjplzjWpkeP`8MPY?BC0Xmb!^s@s@ zR_$Kqaa#I3i4t0GM#l@C+)wAz`)Ao1eR|&vD`PuL`Pzd_2lq%}zV$OY7G4WKulcyn zOYZX_omg=0eFq8SpiH0Lh!$=*F)pI+lLYUth@S4 zwSeXXuz1o(VG1|*JLb7d6!Ic6pP>jEm(ADFEt9Y-7~@pqVVZXCI%oWoI&0z` z3&60h_o7?zekBt3{n0fVd%urgnL8Vg-&ifxE?lkbDf~*yF*v_Y2eg83Z~8H`!&J8J zn_ueC|MbIicTFKKXU=g5uR>O!yjKu@GJao7DX9L3DW9bjvYxAqH<;IcYXg*ihjjT% z<@)b<8?s?Ke(ooQxABcr7X`%z*=@%xbX{v@56DIw@O;+a=xUhiQgD1HR@{^shL%eS zSSG{lImA4;M)-S}&u@RGl^^_|^ZYWBjb-?<;XSdp8^Si9n7XBX#_1^>yk`s)wh^ZV zIu3Ccz`(#~yP&!AWG7=EXQ$7+$YYLX;^-0Z#E=#{KS3@HsZVO-#or#EgWtbr#dG0G zFy3t8xUcF)?HhQuQ9bb491cvS=|6d9hWDTTEAH@-lUVQ!b%)_$RQQ&iw(n*VoXq5t z$JT%QrEiJLJX_M8{$rM&kNJyTf3HCdjW)8hKMJD)`szPh;rO?ef6K@-r-pGA66{Qr-=Jdy5($Gcw)!P^#KgKdsS7?!d@ z;N=|;w0@rYSMKmqKDi2VNR7%j+Gkk{@i#P@YUN%As$+OV3+Uk3e8DmUd6 zl*Zb-8@)Y=U_7#TocEOYf_!*Ze!!Uf>)> zTI8aUcoYTix&GX_{@j<&uuqsR4{b;TYi1Hh|Rb#m@v;u!uLt)&If+1rR z{UDCWPEvHk_kQ;AMOM)A1t;;EjLZHMco64t2#@rMU|8Vad%(4%lE%~KN}rQ;QAdWrMdFn##{K00zcIbR zPT+0VZVKG%^X8Lv4*|D`4mrs`8ntCCMEoq**;4FVL*2clH}pSCE|l_yGn$4Yk~cWY z#*QY@xJz)vc37@d#uv&XJ&3w2o>M16Vo@9QzWHEyr>#wXTeeB>E3Vv4pZn*{_Dhua zL+DUZbL5WuRXl~W{h4focyrGDF13ZG-pwjgj(pN%F3r?kXw_-l8+ zL=#e6N#FT*wSndD^oJYwX-CNsR9b z5j&8tr?eh!U^I8RN6h>-On-howW$((1Fj~fDSm&?U~7OY;&70 zgAi=^1-HK6mV6xb%)92z0n}&kGnmV|J`jKO#S_=@cPqHro-}Rh<1XJTb?uS)%lAD( zjH<#wT{5cm_~us*JHatTrVUKmfWN%faB32mXFulKdiAyc+Lv|gm}jPidR0M`Zs`e4A~@~Wx$+X!}?1F>b^gAb+I3s zQw4twX<3H&RQZSrzs}b!9vgA?WnWm9+L!~Z)zW@B?mBY&BYlsI6!>zL+bbo)S;ML8 zIJHSW9+fX2@}JEGdF;;5mvIB1Jl1NT2i*C4_=QIK5$xM)tce4vAL#e@|LKH~SF(xy ze%SDh2#3T$SDQr+vj2mqOXAJon;cXF6fxJ&t(9596ARP}^x?uPx5h@@48+bj5qsK@ zsPNY`zBxL z-+A3x9&KOO@!kSZ0y$qF6>DT+l{}JRT-(B+Zb8KV6@xB3a>3u?Hy`SA-NaJ7VLui2 zgim7Rwq?Pkp5qBO?^3-qZz^Yu2$$pFf0IYo^w?XuAdE%)J2xp~zJ~~vtiNnz9=(99 z4zI}?SW4=iJ~`Pf@*FQ#|D|Yp1BW1lzJ^CZlz;Fa{#emKSH<}?ldP%+{dJ+CkDtQ! zv|sYoX(1`D8Bz%%hP_SLQY%mrEsUuNdfc!6KRI*0?s{YfdRd-hUvKC~={iycyJ5@v*s3LIne-+Eel3sH*-HpE z@wow7WYJ`hGr)h??yEicJZ3G0*OMj)Mm(#Imr5x#D6L&Gh`q%BNDY)Mj@81|HG~kX z#Cf+Mib1ViEhqYiKvfZ3lv8vvB*0s5)T}TL&R9&)FHO_;fRYid!C-sH311Vap!*mR zS0qUSHF($iGv0Y}Wvb2yfe#_cTDFO;!E}Hm(>3q6Q_knRiZ*OXiYK_>mcT?zFOU?J zT%Z6`f7Ps}d;ZB_gUPp`+Y@R2o9RT@3$)5w|8>8kS}|UOufdIMWQBJN?QkzhtrH&lWPU>RHf@&# zJrrtigV4g0aY}?u&ejX3Y4AIB*Teqz2~#As>y40lnSd@an@G7PhzyjLTB{!Yi%b8} zQoRNRTa2107vr4*kpdnHTD2wwcB8+uLiCf~R%usEyapr|B*nWRng^HI8bJ@_0IL~# ze_3L0gKg!~WGJTCN-iZFVGB>8+MAup7fzj{)uZ2!81bkb&3TyV#fzfG&bKZ+gh!?S zRz+w4SD$HpYzixoAB$28sb7&5PfkUYL#|rf^VYQTgZ+K&K4c=woAX(Evayjg%_R+V zoKB{QG1L(yLMH!`H$&ps?`fik-h5_N6e}eN14geH;P*A9Rm=>%<6{jZMO)C)=*shG zQTZm~GbKYv`DVtLbg%_IL|LcnOAZ8m-nTi7LpRk5YRZ?Niy%yvK9xDFjWB9zudYIXs{-Fz{J&gdn@rxm94Z!^y5U6QG11w05H$ z6lGnwn<4~4p~P4+**4M_;~pdT$*FrtMoBHSV8YFW{T5}_OwOZR;8vlrz8nZe4@y~T zH8dj=6fxNL3PML}F;ry#g>bLMlzmK^y=7ZdE5_V>QuEke161f^??$4Gbn^(O$-!Z2 zgs$Mk1;Rll0Z`bFf{i&%jgn*x#M}`!SA278k&?6t1NLMdHEUQn2=xU$gb~&xQUqk; zehjUE-XVlOVrbZ4+`yX(DQzZ{5R{2b2hQq}aR4Lq1U1{$0PdV?h%H}>xfKIZ8++^& zJO;|hQ*xA=@2QJz0~QBrvX#GE8H|vwAMY^|A}E4z(cWCtrOCV`nN(gQ(?lVaKIULV zd@N|*&~#c1lT5WKRf;02spX`O$32V4C+1ueM%ajGO_Pk%A|rxYNC{Z4^D*Wk2&{(1 z*q9ceA!v)VBi_}-q$|gN7NJ=2|9G;L7?Q=M6(y#nsn-<15IWig zuo?6ibRy6sYM?Whynxoqv8KtO7L*j&1Gd2*3KJ%0mV%60V4Q-~hzK=NZl)@66QB|w zpC$bDZ^=<(OdzSvwEg9hbOTc&JfzIW5s3*asy&TIdxEu*qO<~-2G>n8Ln?gyj);*> zVaBW|20>G^315=EwNthpkfI;=i0C7oz?#RJoSaF???zDFsg))Z2Y5a9h6q_3kPDG! zOnl&;SevGW21^krAK>)(2_jU;nQQGa5_3-VN-f3SG=Q78kL@2qF=3mJFj-BA*G)td zWMEv9a0(%PKK4BXB{hw$WTg;;Jtulk#%zI3&>Ta`e5`fIg9)f&D@7b!j;E5lw1vio zoDxW5kADuK@JTUABrMLU+BntZ=Jr!y%?LqW@stq!VA=~r$OP6@;>;Aq(?Hla+O$wZ zj|qn00)?DY*-+dZwU}J&r_`-YHWFAf^l_9SFE!S3WkIkV^kADA;(?QFP^XW9458LE z0WdXKV=bQI5F0_|H|N`0P-Tw;h1gK!om&7FM#;lQ9Yh0ep%hqbt;S=(3!y+drKC+p zCTmIOgz@bJl0e3cP$7>A3YjRO5OU4cdTG#1%$O#pQd@ziAuIYz#J1nrb}GSM?I%p=aXPEP&|MQ&~_y05DbDTL0S;2Q2DSB zAsLbrCX+1)HgQs|UYx_|-MG7G8dYm>Y-CI^WDs2&91Co3D`bA0z-_5d76OeV*Jf(Y z9#kOZMii=qwqjH_G%-Ggn6t9_2>~~9gdvH5U9V&EQY1x8vF~G4iBL3;CsxADYfFfM zJy=B6kZn?fL6ka@&P#ZwANw+cqmMp7QtwPvTr(M64#DC46&+Yw6yOc4bCDa6_63g& zeVli1)3tx5NW3QJz8eq`HHn(c3fLk_kqlTr|8mj8$LYMYi)X-N^`c}k#@2XGNimQI z&#j6Pe`$W*d#{wbR7WAfJ!oU?GarS5_~uqZQ7Yg)R+9d(Ur(rS$Xmj2ntYJ8XQ9jm zxKx9M7-RPUIuYDUuiP~467OK+!{*c=bHX4?IlIm^N&_IDsRc5j^<&kC=%HX6eBln* zQ!_gk)KqxAB3W(TV>*HVwts6XX5JHo@Km8vwh~T|STGu~<;A|{+j6Qx$mt zlng@ol6E3;De=)I6?6zRk-R;u6(8tUjM}gumP%!ErGa}d2VX&pkPi;*DgT?m#$Xzf zK!=$S%`KW@TlEiMHIxvC;Jtn8UR<;$V7a83_n6wwfoWzoV{gP<0!)Le_2^13`Th*~ zN;47GFmO1fX*n8_p_OZkrHnHXAJq~+rM?00I!gtqD8 zMl`q`Rm~f0ihnjOKnsDGAiV?m@L;M*Q*+|Ou!UbdhadJ=*?f2t;sbWQ#70pRyp(KW zh$0Zc9|UJG_EdUWJ_rKAXpJt8fb9J!L@X1 z060L$zhO(SwBjHj1+<{8i^%5Q8>X+DhcSu8M(5s#ib=SV%$x`mwWyTvA^#W7LBwDSQ zBrOY{u8|OwewdhCQdOsRp{sI#ivN7}w5|*(XEcWj!6PnkO5(L_X6Ag9gc?XgYQUr%97f=#G;}Nbi0LP`NZ-w4|-?S_sfZn*?6OZJ;kV)$yl69W>i!m<#3k4 zsrY)%H&kt5+cgDX@Y6B&@fN9;D4CQ|4a@`4f?6*CNNZOKLlY1}RM`Zu$wf>!m0llI zZZ7=>dmF+8sCHnOpcW<>GhD1VbzUD$uAuNPrn9B((`C z2zD+u>0B@>21N4ZI7mdPL6eFkAlM=dg@{FLmogQ}K=E5$KI#3$Sto218fR!7tEZeU`r5pdx!qgx0uz7O_o#Z=;nej;p9r7 z#r4vyNsr%_?-+`Ff^2OAP(mUw9@b8?^Rx*am9R>b3unl^7v>-gwc8~TmBA(n;S5cq zTlft*|DtHP2dGxnA`IiOfdP{fBvK)>iB%K}^(B`{5*adyt-U~qF-q!rD3%n2NNLJx zt2`R>&6}bx#xYE+Ydz=7o(!LWRIeX%53L?U`r`6x0zgMsoFv&<^$4sHvS{k za&uiEbFj40oCYAINhzmKjCu4&$vBEFT})ctSY_X6wSocC9xw|6V|;MmkaQ$f9)ev{ zfY~NsEJ{uJnx2Z0xGllfT(G*A2kn9jBDaykxXnWeBMLQHW5hNFXQFuJ%kHAY9%C9S z6NqCISUDSxv?MbVOt32E3v@gTAU31E5h4Sca`B9UsMWq-9q!PsDL9yr5&gyEv0HLtW_;&Vuol7FEN(q9J zST7m=85E}Frv6g)zlsPajKQ^nB4(MjV%nkcnng;BuaiLktV33cTS;P9Ly>6@zLtyN zA{AtV+;s*IK)6?gcPUp3L4VW)`2}aGCFK3_E2%L0FPd?Co0s{s^jjZ|3g zzo=KcdH?_r5CZ@N05e4dAOHYQRIRFu0`=9tUNh&q5?t~b34lxkSkjFPNs_sY2?Qm# zjs1J6{s0i75hEf1Fn|KVY7sZ>r3M0c?R-vOC+dU;e1u;V>!%E1zy%mh({V|r8WHHW zuTwSE{_Y1N%4Bb|M2oFd$A^JaWVnr=hCyYq(@$3ivDi)@hEQ$W=`cyO?aOrFVm7LU z000mH0GXM9su^ ztgucXK-iC9FA#tq2!Djoe=~O0k^T9{ZlSGS{G6&Nc1tE^O681%0|ll9NOL-@1%4vX zcfS0zy6e?6bRB4K{EwZ_^w6Ev_1U33_iSw3>7kB=(@6O|HjB?(oeuaw~;zA zSV49B?AbXQ+8q>5ok!+IOpR(>Ky6+`X@W~Vz)*++hNmbaLQQb0HuD3z(iXph_f?=) zdPf|vI(E`wnAJ3tgL80J>P{E>1yYV>n|UGu3aA-k7&ZCPdvccW1pIrr%mKtz&miC+ zp$9=C7hFm$mNN&1&YP%xkBY>^n0x}C6<}r6OZKb!jH<$7BETWZsO?*LS#JHJT+oa;55pteY*pl7qV({-;k_qx;=h3)QBur%&~cihRgFJ`5mYZ+MkKt)p_t^g`2(ijD! z>lX&5zaw%I5ZNW#x8l4AVRe8j5DzQ=YhhTXsj!NnV7?JO4*i0XtIE`9EZ9_@yo3nE z%3)mK)2bF93m=#Z*kc?~we57Ibv$R4UV_y?Np_%NkZq{K2W;>t%tuS7ILtaPj82NzIx^ecER=P2@>=q zRL%&UC`(WGnh4!F%7S3+Cv? z7L{xxkvGMkQfdJo-w zI+K``;e0f+83JtD)m%`*S|nxzl!uZy4Mwq9=q?(G!M<$u;}PTd4!OUy%_vM~g#|5y zvq_L8rZ^If#XZ4kclPOUbQ9g|Oe03t)f@*RL1aa+8n^&UuUH?9uOvexu8(c(m1pJ; z_p?g|8OqRr+`qa&WT{YHRgo-(eC?&!a&CJvA+hiry?~12^+b%_tcl*4GRnH-2wBk< zOakDucIm?4#v}ByeY5`au>WU!JQotiV9v21}qu!5b5o-Cy zhRfNAr~wRu3Y0`svamo_>Ml-#UVFV#WmFTr6bH;MQkr1!jOb)VPl#MYxi18&*f!cXXRj%Z`zREt@bAg@zE7~spPn>+7#9u z%7~ht!OM3TK43yDp5k8|k&XYsj!iaq1uy}SsBjKGY2l==MG|ndDD5T)&Du#?v=x;s zjhl!7j|=Cxr{!DsnyVF+i(;u28(j|%siqJlKpxH`I2n$`elcBAN|v;oUxpM)ueet@ zRH#qimW-GvI1BV*PhX~g&1LlW#iUUdW_#9SahiJTCnQ3dIJ!YBr_ z)W$T7T#Vue7!o|&Sa7omMTZtFu-WlNFzTQI^!233ME(YYNzk>jxz*8JyRKrYYp&LK zKbK|jQt+wkdpUv);t1B(mRZi=R)|@fxNrD8QsOkrEVm5kEIbFwF`RKrgBDV_9$wW= zC>}u)-|%9HDe``KWYHUV_UWsH09^)X%(=GFxK+^Am8KFa5Vc`Q@{DwbVQ{T9JW^@# zBzM=@hpdXe0tLA*ZM(|kH_qV66o$TtD*K9Laj!=N#_k8tb+B!sNO$B#%4~A=)rSl; z$`y&bPFL^K7h43l7K6L>9AGnDJfo`;i*)w~+(bs+%e_7Em^CR^)4xnem-8bTr&_47&?!om?{aQU-idu+X_aM~YA5Vw67u zaf$~N)FW)~1jrQHg`|qpmdgk9!4YhNXoHzo_6ItNS!9b{(?;N0qkG_f=~wtkeux+bacnZ~4k#Z0IP%4f?rTWzt;jdq(v3rW2DBE$vbqSGMYnjHONDTOc$vB=F`lG@Mdb8;V~@#;q4d%} zAZ{{5Cl8>Zy9|QzT782!qv{5nEx{16zdEuXkiOKdt>|h;?2#0so#w@ zJtkHbUN#0+CLVUAFAo@N<~L22(Sp%Fi(b^Z6TPF)RRycPCx4Je@K+!JIPmJS+M+ML z)C%5f0=xp!&gnEpr2_aC)*i_PEhn|4-P~;3O=~^6yD6VhpYQ0ufg~8b3-ghgca6Yq zv4f(0OIgzRvPOJ2THnDnCSVTtXVq#2f(l?KpT?`zjk6f#bbQ#s_IMt*lz}ACt8Vuw zN8ODc{xB0*1YOqt$GeF7h2dUdd0l2O)KZsZu$cyXDuAwCCy6rPjkrhGUo>ipWzTCO z6D`Hv+6@&$Ee+;wKqIaKcz-}dlE-js%C%swIxTY`O-*@Alq`^a-e6ycj;Axz_=a>; za@$ST*}WT*m6tznS$4-6BurkqIjudtJHIVMLD-J!My_bi`%fQwD z{+cEi_}PJJ?5kkhvVy7=@3wlHq)=BDA1ZMA-l8Ey6BE>xk|U+o0!#4bEr)Nm7f7K zX)AK__^z9lS$1e6d7D51+beC(uGd>g8oj>i|Mj~9t97pOPH3$Fn?LipN7p{Z-yVp2 zt_df$wwV;X3q?zv<-@ywJXIFPUjdz96o(#q%n274Xc(^Fao0n+~N(0q2rQL7;8 zyVvY6FGpkRceP#D1qAPI4~0IUaf=_R*V~?)5$;Pb&8x7xtG2D?ZG$(n%)3H6p895B z6yhFgU^{B=-w#ToR}`0QA0 zf^_&_o0C!~yyG6oQ7+PdUPo8EwgCIZ*$ZbDb~sB$nFY9)JDWn+aH}}B3C|y?L(tLo z(z`Hv8XpiOr7zc0%MbZlE+q!VCyjb}m#Bgd(3!cDTkaR%(=n8|m^UxEO!z(`?0ELR z!wEdzxm}-h8MG0b4nDPN*RTtUOU32bRSj^^t|ic*d#~MR8`T&_hH-$Yl>oYO^*Vcw z8td{}xbcEHegQ;OLZ)_WJ22g4{@SR&Mgx2@p3^RW_2V88cnI={ag)W8GMa1*>9>oC zG6%X&+alG1pgN=tG||hxe4&>o!S05$RS&Ek#%fbSo`UWms?=~|Hl-{yo|6G-Zg0`= zCti0?*d3@{EQYIz0?&KIz3(Cag>8Sr+)KoI?Nqpnh6OMHew5Af#mGu8h8B2q^DmYo zN3Am_wo6;eL-br!o{K~^>%X=o>!`1M2}m&VueRM9(aA%z&+A=yyU&&{9~_zna-Nd? z%8hjIvjwp6!#<#i0QR}jg%V+EmCHXDoYBszaPcjjf$wU02W-oJ4If(K*D~v^scS!> z3Nc!9kx)}y8SwrU5t#?m*OYin7iQAw801xpcXsK%eY5;8=S%WTZ{^$XI4Kb1wf<~| zNA~OE@HM=sy;-)ox88M&b*891jX=s$Z!eKcM<%Aw*flqA%OjYBQ*>8dM{!%tYpW`k zQz*!bNJk2XH6)|~oMwL;cTq=v^^I*&ubeHFe)I;N@JdaP2~Eo{^b@lbMU0m*Nb4z+`c5$#+E3(c4|w zsBhyo6Uj8pM{%dW!3ufSKU3ZcOf}U~oX%oI@#a-t=VcMicBt~sK_mAd?Rgu4>Wz89 z7)Z?hvM00J#lMd0u!9itexMTY5{@7M_N>{YYxh|h5`@$0wyqfUa5QX&o)pI}s zWjN$WxumEhHg1=KbR&}(bgBE3fnt-(GyYuW?ilk|P{ztgYD`uodb*`<8cSnCW z6FVml185G*Khx<_zBlD%FL0CJr7riRN>IMu&&e7kkIi&3Vjr-P$g2p(@;|VS8n=WJ zlZa&TL^DC%!{@ojOtz(L6p?}ckDNft#VzVoAwH9@bG+C~N*jn>%_Zx^pC7V>+_RK0qpyz0SjRvI-xJTvw+ z^jS5~`FrB{^y+K&&*visvL}8rxBFjxu;d%v$|$51>mG&}>My(HNfWJaL1NTfvHn{( zU-~;^#fK=*-5dJLRQ!d6TCBo*EjHouf2*0-7baC?^)4oNUX{g*nMaMuzz@M&AACUb zv~C(fCCX)LkM8ACo~`SXHXP%Eq4YdXFArvuscwPXE%Xiky-F{;+f>+pCDt0uFR92s zi^$C6n}g?cKe2K%KNB|#9~z$SN%~a!8Z~!-x-7QJxSZuaO=^^HDzIiq3dJi&4EULP24u z+1_V+-VIW1+lJZSg)Ic#$AMcf|K`+P z{bjjj-c1SYpn$ys5~9k(3)j`<@PcB7H$c_A@%jLn+U%KN^&LC+XPJXb4)3c#xxb)V zOx-jxKg`xVRY8{4qjtl&f;1uO{S%3qGu}VBXd!sm9@*FL!B!YvnRywc?DyLkQCeEh zFXif5`$wA`{@qU7s|6#it{%s}`F4T6MQX0x1Q$XG%Orrm#sMC6F)4(DX#p8Va6p3?2jfOQ=>9z^tAI_hhjtS-}vC0$+^z!NI_I;HX z-t0AF-IgoXL_s61-@$o5#B}F9@DDg$=cMMFC7RK+_Q--BLQ(0x{I}&Il7A10=aX4{ zjeJnd($P#r8dYEF#xK%VKI`9zio#R>*LQnq2SEZ4Pe1yb4>ebk@N994>pnq~P-0Yf z3!nR4EFMgy&g+6V7dSG(?I<6)(4dBujnLn#Tt(Hd-|yew@FuqI>Wk`pcA=!Q-R|8@ z>VJQ(mv*=8)q}xUf2Egdcf=hRqzUR`Bx{aLlDEYhD=|l#rq6}fzwX=iYXG^Lfo%7! z6;kE=Du=Z*-L+4(=7a3+U-@fNHSVG$2y(-Nn;EI(C>|Xo>u>Yo#s!`Kzu|@X4d%!U zc>RHV!$Ncb`pnk3(K!S&-kOkDuT+FKq=Pa`MZ(6-z4BDBgq|={d+CU{f6I0J&q&@5Tipg=s+l>H%Ke#_=V8^5n7|SAhR@h`Z= zcKDyapa8;*6g-dINxp#!5REmVJxQQUQz;X8=5bW3iAihTIr9uC46%BkF^o8|W+_gV z2^$Pj6fP#VXVM58Iza}9<8%(BIh zLXT;?05Jqbj830{*IE#`cTZ2X;|145$YFj@3_yla9n=s?jG(-;o#yLIKTG4is&OIutP)*ykkI^$Sjq{s=7QVK^UiW($- z)qLmAJ>x)_699pD%`;kv77f91&eIGnAnI(7vT#Vlar2rUdwRnzykFk@tS>t2C;mM$ zalnUrROVEg_NdWPPjgI8r9la0zv`zjby@md*f$@#G#Q+DU}hVyr5sxfK}{=e8Qf#E zWDo(x4l}vvuDClOx2)cLUPawN4+!4{1jGo9@kxb67zeq+aHQ~B=Q=^*=bjn290q>w z)o3?r%%w!drOYUpbL0FOT&k>g>b{x4nk24wis&V1`Kg1f&<1bw(4RtV1Kdp#Fh5(R0Obd;$UiC z=m@fNV1q;hsb5pz8r}XrCo@spz)vg`IgvI|X#rl(lu#Rlwpq&%fHiAbZ>DU*Nb-3C z(z>MOlI4YfAfb0MNw}ky2l0Z!bNCwRRB3#-{tKamaWQuag~0-pmH5^vyX z4gvoOP(>jlM7PKcm0U@+77+B$Yf?Ocv1+>{$SAZ{cp0-w3NlpXB&Slg&BMO%T$+jL z25AMMR)Dcm0fxY6e0$ZeLi!49Qs*}dg*UJhZ&yZZphzGkGZ!U+xl;sOsO+TYIc>@t z*c_xViuBa#xl~CA;VbmQcrC?RBsV97=g{(EH;@tL$!Q$c0W1MY#&Hs8xt@KSMi)S@KC_^LJpub1B0za;V@B96)uzBzfuU|sb)$G#Z^&8hWC%Tu|C>YdQnD)O< zN}>(TaV{A&hv8(%MHG7Z)E5$P5x=6~7^-m_Cia3XG)!r?v>E5ua0pvV%Ry3ViU=){jse zFb>AT%wg?*>jNy4mUJ0~a|y1_=w29zqF^NShOF53a~yZ;nPHtI0gO*c#JRq&4z|JjD zGnH^M?X$RsIXr+g2i@xbm3V9Vc`u$AGTi*w;}PKk#RcF)oCo| zmYYSncR7$t-wG!m(N@rOi)|o{IKlz35_7|m5QdNvVHpu(uaSzcPS>f6cBya$jf2hS z&+6Kux_4YhUv}j>JMV7E@GF%TDxBgn3*?xNB#L-|B-vs| z8Lv9ZHTrj$N^t+Wf45(oNFveHzOG|dfQZ2w0(KH8DGC6kFl&UgjzJMx-u9ELf1SPP zIY?k(#*Nj}L;LK0Ig8d5KX>@7%>=O_YKN#4BRuhO>Y$R!F@y_Fa{a4fo7-si>2Ytk zC$z!+MQYk(kd71%VKipK6W0Sb3$AsIPW8`@;SK)|<;pxAhH(P27>GQcL%dY_!X-yV zCBkO!-(kty>8<^#m0yM?1=PQy#|(4(ufp8^(kl7+SAf6hoeF>5W&FQ5Tz-0z z{bL?xnsj2!|ItaB{^-K2^d4Fn{YQjX;l{q{z`x&1hpWKD$brP@*m-^Zqlak!G~?s! ziS+gRv~3QfBhlI4XVf9|q(Hv}$|NnhFVWJ-HU;X1s$Z%+IvY-8@8~4h% z<1iDZ+%WW#V%c0p?e8!D7~icr1_rWn$2^YdF2a6$w2&JAM!lu44?mo0w3dgOe%qOP zu&qz%Fu#YBz>$OQk$AieB9B-q=)cjcOVrQ|`P^+SEwT!=x-Y&fN`~tl^y|OjfX>Ig zC`Z4a0@>-w$j!!#%N7Ge7wPmm)XMAopny)5L)Ke+lN~yg{&*;mo}8Wkofm123esBT zQ1Wz#V5xpSbi=5hozB{+$!)jy>&@Ns`t0Az%;2R1ZqPr@{V;}8;1@Ihr$WVrAgTUk zVm@@kvcEIZ8}mQ|2QxDk4-eR{|K1zdM>G$x<2sj z%&{LPpA{5=;~cOvN;DpXfYNCyt`P3PH5_^h!8jM|@Lw`C-%b>+LQ$`w8ch)vdZ@q{ zV`Yx1G*l^!@WFbKjmd@o>s9z`;D%AF7oq>S4SOHh;~1ep%jb{=?4?hE=eA%ED2WYUJ9Of()WHry53_2MLKsYc+p8{;Tw1VuPUPR@G1D<7SemqQ>Bd{p)|lk zgp3$p+K({W`|+jB2D5YEQ>C|0+n7 z%!jOyD_D^ZVd%uDQQJAM;C&}#SP6uXak0}_3_6U@Ti~jJ?AVCCO(@77)Y8X)9(X55 z8OV8{QbQ(1!;Bh{Pz|muAkAQsuutoQ8or(K3V?U_(88^qqCo6Xl3f!(l*JsF80_TQ zB*xR{pxAH6RuY03hY4jBjt3RmP`MTDBWna+Bf%*Rg6C;=Duw-hY~@&eJv66Hu81Md zICSrU7{YtlhZaih{xu4*2Z!{@p9|gwF^Ggi$E1v8v|4L{X8K2ja!y9INR6k?K?UDC zd58N;qJ$k7oUd+a-r#w+WRni}$sBz5CJcl0KQ(q?aDFDukM;rj`#*8#&%uHEo8MR> z_248Gul{fl}hy+x*x?_OoH5Xn?GTn;8(gyyttC((rA%pS=KnRdGI#iE6~)wx1)LL6YT*n{ z9e7g!uRjBa8;Wsz>|u+Rkf0pMAPJ{xC9Z`C(;5mYQf@TI7e8qj|2?iO$r;bUMCLib zQLs}6z7TLpI?{c?7~n6D(4fcu_Hs;2p~F!iMe!Q#smM75!4U-FR#BNs;BepQ7)W8b zAyOyGh*Vn~1W-%?z~Q)TWUnKgm3}s(bUD}{UTiU%LIiYa0dYh-0X1R?fGHm3!EL8L z7N$&42$2^_WbjG_oen`FQihafG$S)cVjz z{@Z6gRtcqWMzX`vgmVCC92x;EmQyNGL}9O7tURpo4oXkNp4!G2*NM+j`7@o0sG2H- z(izGF*pxlJcU}tTsj%DsjUwy9Vg(?3X68&#(W({_j;w&5VMb$r**Eo`*E)XbLY)(3pffiw_JplR;5CZ^n076s)FaS`0Wqy?q@cgmzsoUP$-s4hG z;sKI@9+D%u8zhbYh3Ib3up1b0kN*3V{{e^$&C$>R*gyd>EAI-o{V8e=2tZr51pf1evkYjzTXq+ymFhbn*uR$x<|5;_n7U2CVM zzz?ljOP0d3#Mn+#@g!z3v}j-tAOOYy07QnsYzzQh&bG5~r%@GmPzRY^Wv=eYQ*_e0 z<5HHlNM%XTSfRB!6V{xt_c)Z|2PSaUc03LxBgY z!TDj%yf3jq_HwzjNij{Ps_lya|IqZZf5OM3D5MWjPQRqgn;|ytUsv`}4-- zTeI7}zCU@rY!)652NUlf69Ws2kIBa4=n5!U(dXKzI-_QxBD=kl@tRg zDZ~paB8F_FL?V>dmipeS8g$CXSmMB+P>#3@4<9p+8;OO1k)gl9nFOOF#wW7Ci!9_2 zbUY4RC0)_H65sO=Q-O)Zjm4?7$AOb(X$nUiaLlr;{GcOI5i0vMt3eTOGHavCGiIRK z!Id3=vqIaj)DnX=Oc0X*w=%+$t9RDwqy3cEMm4$AjMk6bxU@PN`8VLtopRze^XkTR z{=sp?#`nds9G@${uQ%ySJ$$wT?i-u%olLICZZS0>@$#M> zINgr;k9b%<+(kA+&)b^QNhsTbT#KmuX@&CG;F<~qs!Uyx7V9+06iLF%CJ- zv|B8=+y*f-p&4bWGyG2Bva?HNHTcY`yf~{>DMzp|YG*>atYzK$jR~jxAmrm?hfwI~ z0Hay)nbMr0ji7;sqvUFr7mfN zk1zRB7F8(iZ(R_ALpv$0OnDV;&GF0Y8X@fHTOZu^ITiz)UmrBzLPbl0xnhi=KDZ=T0R%H;;BR)%eu02Qj z!lUv0qbJ%9#>uv~E?)9**4r|>%%L(VN*a{)T0fk#G^k99QU+zcmKO?kw1R@>z9a_#%8?(3K%js5lXb6@8T-U=QUuMa>W#LA&^ib9&}-R!tJ4ueo?H9_%(U$@6A$Lk*T>iy@P2#y z^xhnwY1^|q?Q|`;oX#H|T?}X%9#ZM#uw6z1x9Jw`9S*eS)1?o=s-=AShuml!Y%grk zH#j+H{rll9p_xUljYRkLmpl8MdeBEdi%U(n68AjO*wz1co99n`bh1|#Tl@U`JNr7) zIk&p8oU@hju%&~16e4vufjhVw*baylzD1&g%)bR$1bURLTFMt&Uz8v4c4v|5`u@*5 zJ)Pg=yO+W9hkSAue#s-T^1eJ^vsd1aV|lvpI+K$*bG3ZHJaM5^-AVP-2FYY{T7Ca) zS^h_&5eDA1NsAWQ$S$q1!-?Bv z>X(Kx_e+bh|JLj2+dTSAfJ^h(yEZ5`-V|N>Kqt+isgDQb%iHtEz`Y7WnlD(l? zbat`r%xp26jnhhbYNTsU=lWBc(%yav3D%upbWU!W&>N@n`=bN3jY2;g&3?L#%E=(W zMy%6@E-F;Eb9w>W2Kp^e&A8c1&ob>xiDU21_JrR4tXxk7`RhH&+U0HYjBR{c+jHl> z`T1iz{M*+DA1eow2Z!kA(fVY<=D&;$67fAy1*Vp=wI>tckyrWlT0??9L;!`;oPPKp zH_d_gkDe?3Q_P&l3fJq~;o|7Na@eYVJBr50&R$MQ0lp4X36byi=54hCJtrzZv5S0p zTw}fV*!*WdXw&Pw{a|fQ&V2f<@AG+muCXc4Xdu?WPl~@tN#89 z`Mq!7N8V;*R}Ny&r9W@y%nDfFH*8VEd|1?LW=s=jJcVttIPnyXM*NS}{luhLtY``ML7!{AKdJZ{Ka%dfV?~ zi?8tJfuC~Z&o+BorOMVHT`$i1Uj6j-@&2A#~td6S(S~AiI-sJ`pfkb z>>t=KusU4ecN07OzShZj<%XfRYk4UBl8j9Q0r!DBEL*EFxBcN^q4;l1JTxAA%&+9Q zZ$5o0SXp#Tyo-!?#qoAZD1a>nZs;qCQf?&K`nzVAAqExlMzRtPJ=xGPsFB+{Vx%OP zJs^VB*~n+$!o=lA+qx1}2Gr%7Hg8{jA5XkJIP~c!GoDp89w$!U5+v5N&dGu$w7XddM}8BknwerN}AL*o-=L*aIN-0t+_83=WWz47$u(BBdoHptPX`e?OW#5;qm zvNA0V(1r<$2Dy!0t1dSNQ*yNFJ|=CifV7m3z|@;KmB(rc*E2Cr8{8GG!OtB2y)Q0! z`6{}-yVhqoY(sxm3PwJ#7T&b_x3`^t&?YwVZP!Sw+Y2A#`mDR5o+gazu+$L`sW~^xR(%iM{qA%Zfw**Qj94?v@n+O&?x4L=<+N?6+gvR_)ogxUy{(ygJ&?!BSu$y1(115!rY_CJRHEl<%1|ihl@gu<2C|uKF`@`OOD2S0C zq$xoZLfWe|rK?KSzBv!Rk~q?KuHINFxk*|>m-%ygSyOzuD@Nf7=vpaeTR8)rQW2Kl zm;Q6+(hDL%*}XcB_-+k#)Ah)UnoUvcI&OICg=vzey&5fF1oa=fHtr2XUFf=gH-?D% zzSv2_V=-``6U@JCZ{6nVlv%6zVzr$MCGPbj&{E!3F(Qi(|7AExvs$uAlG9#0?A^7x zyTd&tfraZHs>$kK*>J;@G?tUF%fa8D{6|6Xjos|-LZ$6f+@=ocqF>l>!&x>gs{Pcj znp5P)eqlfeU+9Y7Y%>L3-{-@BVek!1;Bn_Y>S?VF)BW+&HWtPi{xrXK`rd1I=K|z$ zt=P%9)N-SB4UN@O@dn!cKK~AHj9kw8bG^HN(ctn)%}{q<&g8f&Y#2uR%5?$ICump6 z#xJTP8y^EtC*G*TnLjY4C-|PxbsV!QZ{BF}%DG;?pIWh<8IxfzZ}h!V`01%Ewbb5l zzs~M4+~2j_9T|c6Nf$*|(HhlB2TeCyGL7-#RrvV+creWNtxg*cIS2T_!Ro}mD`@b$6t16xJ~}7UAqDA9!0?FkAX=m zG<*XLu-w+4)Oz~bPan72O=l9og0H+@11BYb<}<`!yz!wAgTp}C@TjIPI%&#sA2P2z zadwfQuKJ!ygz7q(>i@^2fly6db*X!+9;5WS*QiGJ(5&`ieUetsyr`ePhv?8yO*ee; zz(+HAym6|X_^#EbA6Xx``_Jtt`?vS8L;7l))gHMXde@=|n>N{t?Tc(D$_k-9R6Ej* zb9}cXCmv@voWdr_>AkX*Teb`tYCwvxCaI3@}K+JBJo$RSu!sqRaCD zpB7#}s<1uzUGz2ITy4QGY5!8&C%^Mo@U^HM_XFv};W<$|$b7c6e6})=w-&AR-qZWM z_w*XtY{rNa=P4veyLNXNH%G5u!;id?bnWBXV+}3`ypl8ZG5;P22G8}=u0Lq6Xvq2* zy?B?q@p)uSCmwDOF2;>?+jBu0P~E79G`ePJ_D`$1TWm3FBaKh9J_9{|Z8}hgzympj@Voz`ysWY&+<`*|zh#9UMnh5B9Ct8!wL@ z|HzOIV;09+NoJGUURVb4>05eYug)RnvEf`8VS(&3)rC zDIyUp7la;Hw5(L%xI)Q|b@Sy3Ck{bqzFFOk0Z3&KJTLiC7|(4%_E8Q#EQAxdY`)Z!X^+7QKTALOkZR(I zwxZ?;DUu{Afy!ajr4aScayDKB4|Jx-L!A20?Zh_r?wT3?3yEd1rs@rwE-l0(gD>tB z;3}CNjF$yfoG4~oP;AdpLbh&J_f-BSCjIBNU{(Hnw`gWr(rBb?nGAUKgh79|FCCst zl9?Jduz5V^(Lv9DYyag$8m+@n3{gg6RkFD(wE3_v(wiGl8T1>_ozcvdNRAYRQL_Z( z7=zHZjwT^PeU`?B_TCB@l@PYyYw-DyFt|q!W{FT0T-~mKDdDyQP&PzKw*u0uc^;KQ zP$&*HF#-h&nWeV_J~So-!rZiU&!keJ)-V)aV<$LHKp)WFhJAlCZvoI0jc*5HQA;4Z zVQPuhvPe}X5Sq3pR^B`R{g5Gno&e)TGL9swg7JLi!nsM4P`cD~;>ZV#%}W;_7M1yu z_K&!&tFciST0^9}c^YJbt24LcHV6VF5m-+9zd`{}k<^c0_PNO(dA-D=W2zMSLNo?kq zO_g+4v>(yPn9em=uQL^kj4T?OiGIkE4v_*$Q;EVTA_X~rC1F0|n+h7DYZeg#FgORF z47mq#XUc}8QHHM;MfqkHXQZhZhfV3PV=ns!- z#f5TOTWErzHj~w99*2+5%H{H+X&RL?2e8+jMxfN3)scj0PHHZn7s=(GBmCe^3ffXw z5)hfmdQ^4kIi`_$q0#>+322hYzybXfxaI6B#Ysn2DB_x#l1TdO46&sY<=c{+bIsKW zkr2^9L8SS19mKNi$DoO&?@t~wFOH0pN3(GJq!=ShITb{@m3Iqk2PP&W^bu+J1jY{X z5o& zBckOL71W3-{Xjd-Id6-b;O3e0bArcn0!x@ds28Ire_&#$gW(p_VNl+=85h_E=A-mW z{{xS03p2Au(`*_~n9OM{{K4l2-|9G;11V35 zFl2xU3^L-Liq40r$$ZPsK~{VxWKcO<<=1A!Y21-fLCzJU$@`YZUK>8<1)ArvYJpfJ zR=smvP{Jp9Zz{ZoqzlvrNo7)DA)_S$2~XmRX^|1|XYc#~Hb~0rL;!nEVkHEuN6sBa zt+N0Kz2~kp>R~jo$MQnON^mT1!QqnP3N|M8>zy@2CKxU$vt%Ml)N)6|6g|nw7kENZ z*RIbRT;nja+q#h%LDqB17#<$Myv>* zKZ%pyw(B<;CD^G|N5oM;_I&QTP=SJau9~@hp=J9LQaWg1=b_p)1&ao^*6^4hlvdb+ zZMNU@R-}m_>2v_kJdjLTq9-2he%GItf?SK64(26DiO8KvDd-C%ZQe20!x+Va)=CX* z!lajYG4)6IQ{*7U#>-iYX!ENL!KEw*Y21rSFRBPh0p5Zvq|Iu6QBkzm)-ts-n!RL+ zAqK@CgtZ8Xa$~C1EdZoITfbsyW;!wm)4Bf$FWh2CKq(0@2yuig4#vot7ZZg!65OG> zdm86uDv8vXF)l@HGxF$3)^MRk0~P>J%C>ms6p}!NJaP~l!Z1Y!=}sX$X|naH&4Xoo ziD%Lq0|jIAJAqY;g&IX#}Y$UTi&dGRPioR6lPC4BcY5wx^Mu3_})3P(ekD7Rwc$ z&Z=XGR=;nuL^|{wUyThFBr-%vqg*SPAa4PbG%7)~_?5JdfouAfgHq`%8hS{AmP9&; zN>cRX=&-0xn|SZeNt^8wL&B9X+8{Qj1CjDg0)lV=?THS9yYti6v_y`BBPy>e8@nwi zYj5UU$tbvBA==)Ld3R|VZWdr_=VK`@d(7*BF_2=4WK-+@{|BV{Y~4>*|FjbiM(l@j z*2^Thy;l5#PE8b$!o7;^GTb}5B@r9xpPlLgLRhV`?LDYw)OW@gcHWcT#zac3G-3K) zESE;ra#!DxFch7XSx^!GqM5H-4$6$wnxKHR1cE}aSrW+3^m=VUIDNc$@NQy-b&#pS z)z}rHlwi@FF+sNVTb@U31vN79TKik^)*Opfm^u0D4_<)Nt)=CX7i|2o&s=R5v&$~X zYUlIf2r@varbAV6j96)R)iJL5(7l~B^1Yd`@8ouDab6vJ9a(PU8&;gkt`8!$qgibtl~b`gP3 zSTpl@w|ow^LW^Q5lcXmy*n_y>Nm2!TKzh1C_p&5lg-Xnls`_M8Nkn_cR-vo1O@@$G ztaRO#kbr2JMFevxQ4Uy?D*K+G6k-n@uudO&P!Fki*dP+TVS>8U&Z_17EA+ymqFkrc zGi=*KSSt*06_H8COgt(elNFr;KStiecQJ@q)qfpMKmIq3JI#_7JwSa5F~M4tHse_( zok-nbv}1<*KK49Bi_~qyzGl$tWE{nGw4Z;wevQKx^l{loz&TIOHeBc zmP*UmJ4o3+IJIN?wSG)0^bTq>+@4ExOrfCmaa3)}_aNg9Z)2c3N2*LFJ{6HGU$^2J zS=jP;R#T|g%-XGaLuj|#dvX72Da;*_awbxSlz~N+KJs{&NmdopCB7siVo5=DLI-TC z*IOJI(Bt+)q`;FbC8nS&Ix+Q9*_eRJDcdq8Y-Li&z0m6#A&m&`wvmCnPqCVEt*Oz5 z1gQjrqLmE1m5tiu=Q1Abr>;<(Lss@71f#( zEr&Rg8_EZ{7orP#hSrgi1cErCKp9lv1s`iQ)OlqldSEnGgoF}M1(T4eQpH|{14f|# zBLRS7u-m1(5dmfDw?j2wMU0=3NFu38L@_f`Ua;M$2^Wc=Q6-W~1n>a0G)p9;%o)>8 zw+M9i9)=~tk&Wn5-59+CV@k2gBMa@w4c0+#`g^HQTE^u=!;j3sC-lg8VV+RO$PcoQPvFHS5?_BCRxa(8O6wYL}dpmVWWXO3h1>dG6*h#1io;2(g%YvC{ z-UTl3LAvpPB9yAkqitwGfgn3be)sdKZBWbOy{{{Z``G+=t zHU_mNud8HKTad?Cpds)2n8JUyu%#|KrlBl&niX!HT=;emf* zaDEpFrXMP&p8zV2q;yQO2o{i0E($P_S@{6JYDe=VqbbS=^5y9o={U<(ImFrEh)%s3 zM8MpWBsYq1u$&<=aFMJ@7<=ZLA|2Fs&6j!PUw)U1X_pG_6x4SdO+f;I7*8Vv+qLro zB3yJy{I}#$oUWuL=w2wQ%u;CzmI;f7sv7G2jFCj@=fv@T7LQ589M%-i0L9)>c53Dv z;4-zi(tzy+MQ~(NA{Uk3xfKz|l!4=nruMEe5@Cpww;q$7Euz%3xpWxuxHw<={6C7H zOdJ{?|CGE+k5;iD9wCT_v)EO56sz%BNp$>we={uho{X|byNcWXyz05{@ecHgutI@^ ztPbM2prt7WUwA0J}xH~|Bp!f&xRHQ=l_*?SsG&YL|;eDlKn>a z|8ES;~^{^>xq^dGi?@QnZzALDK}IvUYpLKo+!7zLAvIRFLt?cJ(gS9FqRy~0r0LJ zd^Cv`>@5sxF?QG@)Jfu|UdoIG_t^4j2VdRw%a!`)%OU^dO=i!wTF|sz{g(wm8ST;- zpWSuCG5O2l`VvF-#{0Uh|GvC5?^4)<4TK(qP!-Tqt0wD#V-S?ggt%4hT!|sx*|>Zd zj9h+PgFmM-qxO%5bgQ2=-bsDXeW3lXZ?7JIpV)dy1*V>y9Z!C+L90tgPj-|sxS#+H zo?BEcwNR3S)CA$BlWuhdyyEOdPWtAzGQmri<;|HGS}+hnNn+Dvq!M8(*N`KczL!24 z=}U5$000mW0ssI2Gc*J>003T9yr_c%1i&PL-~U6m1s3vlQ%BtTvE`lNp90D5Wk*}F zBV+ydEdKx?G6PpM0B`^XkYI)O`=J3?e(k;!&m(!l0g`~^VIDsMun;yR+wQhI_Nvva zEav^6H(H3|GkZ|3`r=1I|hWxYJePI%U*ot;+>VUox4nt)bFtD<2#+QtK54Z_urRS zw|LmsS-90$W1eoYa`N*skrkJjZo>!9{j~R4pLp{teW#NjdwqXeodeyOIB&vv_6=ue zjhEd~d8_W^`x2TZ@*ploE9ZMB#k~5(`fT!TcSZq|r~k~ljgkUnmln$$0za;?bUjuH0|Po+mn1%k3;%u& z9tI8#u0DmY`-?m3*M?U!cnQ*hVDS{BRlI~;3v>Y#^`wPD-4&O6fml63U1x6zVzBh~ z?I*CVcq(~2%RWvJ7;kfd?O?fX;)C5@)%LXw{|U=4QvR`x+?m@>J7uc%4Edq%hyjRx z21dJh(yE%BA9Rh1_19BQbc8JdN+P9|D(&COvp(R4PP0X8Rbrfn?)4`IWjWjn-W<&* zzlTC^h$i*#aSFHLYm@jq?ww6$V+X0^S-7}gv%qI3=|?7U7I&1OGZ_2n6Hf5&`rS18 zsLOo9D|*Jv>|~}IH}iiwYlU>jpAplvt_D@$+$&O!F6tTbZc<-1@a-NmXGwBnI0tS} zEbM-qa1pw@2!($yi(@{vkQXf;ra^7puc=z{ROsuXM;~4}Qx)6Ja&MU#lZ`u(T0v@; z+{?!Sn;g}u`{UoLKD;mMP>1iJ;1Hs!9G9hdA=iCB$-LppYAaEnb=kjN8u4dfe0OyW zovB>L_~(Vfu9`~s$jCo--F-azJo8ZVbKaSG)4kcVmgvcczpe<&p-H{6PeL z$BKn_l3s&tGq7gv4&iZ5zwDh350$)BgKS|_C-{yjNQLI}w@LV8xHrbUaqjxEunxR2 zo%C47yef8%Y0u#@EXr$-dC$u;`6O3nCRfLTw|R%6P>fJ-`>$GF9>pP{jygb<=mXx)y?@SJMr|0 z`Kp?QD5B)?2`ItFCW1&(vxK?;N!~ zaS{#n9pJzNxaMhVP8IHmp+w$rL}LxP+~2^3&S9qavqkR$Fa*4vuCfv$g*ozjsqEAX zCnL18>|uA-*0W736U@!}PkybLI+rI}9kMb{F3Wd!Q1*GD*_5T{lIRuB%s0!HZT})ZA<|7yUxxS$#UsJ@av)zP&cQSOnG>YkRwlI*Z?=7~%8>zkQP_2L({_u6; zy|tka(bQErWsZrOZtPh$M`e#-(Nja6&gFaEk2ZEHypG%_LG`sBR=4|}ZQLuGb?&|Q zaTeiDx{j89S^emKv6;V6--l6rWY`h5s^}Gp_3OV7iJxynFM@*5;rgrN`<(L3E)?_Z z<>q_aNn&W3gPGBhZ{_lFGwtOfpDM5Ei_lLBUFw5{hlk&Le-Dq|iL(7JzB>=@`rUa} z^Lhv6QzJ99yvSFfS7>4HL{4Sr-0MD-R8TD=9I8?7X5blx6BGf~_L`|H)sX+2WZoEgU}B(M?aL721yoBkO#x&FTSjq6*!K8TGw ztGzFr<6=Kgac4Vti+-wmp+gQ%S}YyS5*=Orf!$jR`9Ht)-7P53U&AzL32U?7 zc<8!7o4xNvo-{|` zr0#pwV6jDY_@dXSnw9kr>S2i=J((hJ`|kXaNg29BFDG9xqe}B6@I|VMLE1%z6nB63$xDi;=20NvufA zWT_SpJf+maSQbDNp{U4aVrE50P7BAaPpjylNBvUXlS1#KAt};Hr%~cE;-Mv1HgH@)?ZLdm}Lg$P$o4`~a*cEItq$vhtTdub+0R|C0W z?SDg?pD0n_W;R$il8t2R35d^QE%WvZmoExSLG-pM1Vpc!D{46)k)&my+;IRTMHL_{ zEaoi-VCuv|^000#`-B_p%&RY4tlhi1w2g)3HgeFxkLPk5tolaqE^V>2aU~ZT12J>_ z0k4#6zviI9s!Z9ewZ62C-lY(+Zw5WQOLJT1*<&GzZU57=;Yvruk}}ku<$Cg4ju2Sn z3Ge=viPz-`eaxi-3i(JET2-e*1a%7OGLFyP>OPuMgR+#H&76@iqY>A!@uT?ACH%FU10MR9JUu9G{Zzc28G8sI|A@&ajbz4@tN`om~v$Tt7V^Pr1 zsfi^N?q%5i)np<`Bu4rK0CedGnp3gTC+59J(xrQxpE4bkX2-r~zekc>E6-xX7+ZY$ zhz=V4`&)kmrCS~c0-s?$v91Nk!XbnwOE&+CL7_MA@ryRMqItY=xJBE`@+jy>wH3J| z(2|Ys9?$FsAub-ZoXPpqEQCI5+m{aTtGHDV-&|x-p@bQ|EaNK_eL`&43@zZ_d)@^e zd$Z~1DFGDHTS#Zm)U#r_VW{SVg z{H$l(G~+*j{35_Bozx4P`Uc|bPF-s+w|ivm zXd@BDO6R?F*cdIq0G6uYDnM_zbUa z=k0sKNZ2MroV{}!%a&=FRwP+UNkrncn5b-v(hz>nH#leZO^$Cik@g% z{jDx!L^rgo^QpN@MA23*_n}ZRXziNa!A{|U$Oti}3#Q_Rl?l`XBTgECVusPVBSRq= zs=Gj#nKN5~ZpvX{5NkcRFlLH?Tt-64^tu6gPsJ;rf8_Vh!qv4=I;AIE$2f{(JQ83_ zhk}BbXgbH4&9}tESD%j3Ozy%D$tMU}B@*V;*ch-vXQ04$+FI0MNM`0rn zR6>vRpf;+Wwc`TCA$Y`dJvNQZa3FiTV#wq9R4NIEa;?=Kp(i6qHYXCaTc;E{!@hN) z56tNM(C34p#zI?K1P%Y#HM1A9_^@Vs8ZAd%TGq-$4El*cz_gn^rd=`teZCeDFl}ZJ zYu6?orcDz>OqB{9IR^Tyx*<-l>sA{yQt<5tLfsYg0VG1N<(0w{r|b1Wz3@sn*`ZnlKY z0%jyOQVKBGNYxO7E27d=qb&|88pOM4Y;4VZlAAOck;n2POR(h1fS;7L?ldbZjbI6l zG~>D-A}?$3l1i9?Vc`bGV^NLOq&3cjScYR$q}#t~Gc`=8n(slr9f*-eSFDGMq<)x#KQ5<7R^)W!NU z0kBI>R@AB)hEbywX`yRUXPgQUPo(t3@0;m~dk`h!OXC%W0WkAQP)BlrZ-r!SFvE$I ztNgt?zPx9j@3gAwoBxnnWa=CV6eR;9R+i^EqG7*S`w9g1Jy<_~`t*odafocG*juTC zN~EJ21{@SZl;PRqES%)t?@8F+`BwO+F0kdWE`C~*mdUnJClByCCTY#mjNp!ds3a>a zk=i_*01^qLvzUT4W~nNLl4v3N1jN3Z3?Mz-AA(ySv4)r;TkaA7qk)ic9MUZ!k#1C` zdlH56k^db`CWb1aFR9KlWYUUR@}t;)7apbUJBO6mH!A}%BC(4rIZ~vO_OrHDw1fiA zluTO|`0P7)7mDk106&&Vs7Rij?9~%&c4X2oy!CuaqGBB7dxWD3NGZ|@1S0_`6HWp( zNK|xao&ox zS9{zeTec`Q^tRu-VIxQx<%DDx#X(>bc7M57BWYA#3x(1!0VYvkw_294K5BXPlFhp< zC@+Gje=`w#2zDs}mfWJfLOGZ-O5;>khdBYJIg*T2=-PY^nq0JBY^*6K`x5;vceFX= zhaBRtUl4FsMN(ri>PbLL!3V1(?aV_6a&doI5tHTwXMe9j6hC&!erfiyUyvHIUw+aUoh8P@1OtZSXyS}`|!^8-a zOi{!>svg3mQ!GOZh}{`pck;5Xr?k7f`v2%D_kX%*sc^#==6tW>R9t{5`tecXV4B?} z5LgwVSR|pyExeXNf_fR1XrupQWPDHD#KYOe7P*kI1OOb@Gwefi{~@6lWrzfF0kT>F zO3UMx@(L5{jAhmO5$wV*tZj%30^9k(3;QJu#E0r6KxDPK0K_hv1i@BnL50d`HdZ5~ z?F@=~3=#q(gvc|7pGUnzr|;L|4>xvUiW5tOTmlPHyF<MFFlrV zn>v<6N05z7z);zjAV%Iy01?Ngjo63uQZ&ebOlSn)L+3Rb3A9To)mZWbQdXIo*S;lc zAjNDvUuei?L9?WO-#@9w5g#)kL9AXQl?FJ5hDNly2x5%n0_h1}oNlt~VE*!#;(XKr zdf1o#9c*Fjg1KR+2MZNg5ujv1h#dq^mPGIAmY{d<7T2O0{g4QM$Bq=_P0gF}f*k}j zg+Les+Kd2!op(Eo(N;wy#26(@aM5-xV&BXF1N^Y5AklNl1s1KmOJjIds=zd3V9(_M zvH|KW>(_{WGXW0p!={(mXO*WgEtSA=i8fn?g9_`F)EXdlD{LcAEf9e@uB3F%k4k^U zYn>|tJmc@e>EuZ)X$Xq_gmnv~qKKv?f)OPI5iao-20-Wp`%1>!ki`(kOjo#5r&NoMDvk480+E~p z)rIvA=mk(|wU<-EG$ve>)Ny8as=Tp^jxksxs8$eY16Xf>X{5Mlfbcnj@&-nk7BPtu z0`D?_=%n2N(?oDlTgs05hKW{5wRAuSpjb^H$a=DcZey>n^sFpd)2jZnb>d5~>>N(I(yit!GE4D9jTFfM_#s)7GZ{ z0~EB0H$d%~R%I~R07Y%;4G{U}N9-}_w7EIN@`^MsG-gQ6N&rUCUO`CJtkPTzPdrz8 zb}{zzR+mxCSSq0o{cCIu0piD4ZxPUFfTVED&{$cBB((409PlBgdSo3=q8CjC0jk^l z#2Cw{o=}uhX{WXVZX5zAfLBAI)u?&38;MItY*P6HIkq|N-jN`}4m8+8F(G140R}y( z+uXF)Vzx~L0jk^lw-QUF6gspvBclSihze#!fr|PO@W!;3;3|R#sI3*>XY9<)C z9606FM}a`|Dx+MAl52Y^0MHN+0ssI2GeiS00AO!aoGA$bO?kiHZQIQaqzI>p+?bAx z(>((`w=I+EHZk1LZhHH7u>1f(5e*$t0Gt941Lq-pIRCyC7QO=~3ulFEIJa>ds|Q?# zs!Mm3wO&aVtq=#ftZIEV*^by$^383iEs>7S zUmr;z;OG68k`Vt(=l@SKC(U)|1ApY*mi zGfX9=3Mt@%ou-tRDY}kPXEF7gxBlL%`U7Xa;96gQ(#@y)=9{j4JMqU}!2IXW=V)_k zx^yiahF*`RKS%jG>C|)R!F~n5U41`4H1_p#zkYe^zn61Eks{L@L>fo9O`hLU($=o=yXHBGiWw5~(=JobCk-JM2 zlkX5rG=@YClQ7zhtT25B-P~T=lVdt-nK9#vVhpVXi~x*NuW{yARuwwculmg~F16D2 zUFXoNN2hzb9}!0C%bp&;`{YS+;FG|cUr#U3x`$78BMryRaZ|-+Ql)!>3CI$nE_{|Y z=-c$^GqrE@KD|SK&1uV;QYNr;bCwx*L4;XqSKY(@uq&Y%Sfz!fT^a zwmYma!ddVu$%6PuLze&JA_(u(?Zv|Fr78CY!pt%bTUV!{oQ!xM$8ST(S4Xc>mX443 zJBAp?F$Bhw0&K}xp$l4!b=@GZTKZagEjha*-8$5ct99Hkzy5t%OHbWbfMzGpOA`9= zCHuv+Tv#mHawknkC&U_A7`Xr2Cv zpZ-9PGj=9r#b)Nrc6+f@N{C_nm1{6L!fOkvVgBc;F$lqS_E$Um9GQb+d2?lYv3-Qk zh0)QcIy_GoE2^8Bd5m1Z+Xhy`nOMN-b&Vz4KRty7tF+ z(b(10(9vzlS3~R0?i-w@a*FvDf*n=I@)p@({1#G~_xI`>U;CNOE zVif|RKs~ob!;M9VZXrhj{K7h~Dp8Y^M&*#VJYj_*PQed0frqbvVHjfr;(q4zu2X)4Ru<>QtOoBhgnQpPk<%JvUu%y1m5rQmim5vhMv`qs_F{M@dm*acBne> zi}c@Aybaru>iR)Eyw+`@s9tU<4~Fwv=jOzy`!H6 zf!0OY%Kih-`G8(H{#!|#4*el4=*cDc z=E2GEw2Ngix0!>Jw0uOw;nXhcLl6F>>(%Zcasyrz_~l5}*4I)E;_HSx;%z;g;_%vz zPaV{?ulAb=;Z(%^x7tJn|DQCd^Br`4kYp)lSSWYMLoLquOHmyi3DxFZfRkygZ|VHt zy6f=-dHcDSj|uA#kq=)BG_K;|CDLtXfog-lE$<567EM@gEZE=)$k4q|OW1x=qHNBW z6?OsRb~f2>h1BS^#}Cbr1+t@+Dc~KVJ5x^|pmUgRb%N;L2D&W%8v#gRb%N@yb{MeewlDgRb%N)XNre zrF9lm=vpp6ulzBiuU&RImq2h{lq}1cck{iB-|Hl1g4)%{7XVzI@D8e2BMSgjd0xnH zJqcM*pc?N2+shU`l6+w6ADg8}Y>$hSjmxq-+xCt{RH0H5dQi(oI)~Z`N`enc*+}MF z9gCY6HS!X50y6*&E-w+Nq4>CfkC{AvZ?)6q5b&VHtL`de0mvk!F|4_Noz{pDmk zRBNgK^0T#T3p^V!R9}IJ_s8>B=-SVR%C7^05`xIb`OYEkHSiH?sjKG9+}T`lSS6ZO z@`6Te22|Z$x2~PEzl*Owi7dXM;pdn<6cBsd#No+(RIDy^RVY#6B;fjQMkj-Rk(UW( zK*`eea^j-D-s^v~&V`4;OEW`9o0MLK2Lf@(U}mAo(!Kl5OC=R|UnKpJm@Nsdw69W* zQEp6dhcQhV{9^YZK0+jLJ;wb%vm!T6kNas~h#7KnRN&y$Ir`+8*?yj|W5Wh7;||{=&|~Py+nv71 z$EUg7eSy`!OqL6ENE(3pxUZ7((u3YMfhJHpNqOl(bsIvlPsatSC@CX7v~F1F<>6&O z2PK!KpF?wfX{cYa4lou_Z;?A@2>W6>zhO`#ZabkN&cBCsaz&V#1MJ>9+gBuNH=OU9&YO{bNM zFV>oJobWj1MIuv6y6GVx#Ux*_LI9Q|NUDWA1fguM4Z4&5S6k4}Ncs&X{Su66n+~0< z{;+}yegmti(QzdfqAcgX=;wmkOfHz1j7_4FLng_hV!dn-Cr>t|^QjZ_l}-&vqIsE7 zwvYpRF_{?<%e1e2jA*dxi5X(2ElK5iur#UPXWK!$SP_8D*vnrefK^S*5=)HVb$aONxC{H_;J0YB6ctDgi=vD0I|`*zPPU>}@g0 zXQC8riZ2ga-vWdzUgXYnnn=@*5-lxwgi+t4ZCRZew*={y2>_WRiNY55z3Ft&w3O4` zf+dGRwt&jo`?NP>kTH@vGu1QtRhr3u7lRkBQH9rU@o9`{bu?0(S<$&gSSHPyD_xTCJL^xZZ0zH z;=D!2FkzKDq$KnpkqjaT{Va+5yI&ttx#j>Jy!&PxS%RD;%UaE;LIk!^kFJn1<$PCy zH3?!*ftaGa1@S(-*z?8&{fd&OU=s+Po-&z%HlHy{A)LuK1nylaiS>tGK1cD><2s=^ zG&2m2n`0&i1NAvIIM0)8SxjUc;3Tb|)j7xq5KtN%hx0vtzHV9?qq= z>8)4WNAdQyq}>0xj(OTcLFfgq!mTEDEMIfVHEyKh;#z9yb#&T!TsmLPrbpFa&eZ7A z8v5-w8;x;Rg0BUe5WPh}h)LNqX(%(LFrKUeQENv{&vF3;XT5TK-By0Bh1#sX(L_+6Ew+GNd%WO~Kc zK}gt`&_ohSO~DcOlxeK;QL8Xb%{wtM^5auBDXGngvU~$qStrKEQM(37r-`r^lw|5H z-as?c47jP3k*Q@?p{UITfQLjJYtgAx(+R$KWZ2_&jc=m1W@3U2U|yaBG)!U8{fZuF zaSOZHzg5kw)BDHgu{4#8;W(Q5KOku##dAt4s9KOowT1NdpqsQW<^qaob(u53N`Iv>Mk?N4S(6w zC;izei2EEwY=P4t>dspxp)Xu?#j~49Zc!13%QCBbXQ`#Ux?1yDy8G4p^RYMQR1urf+W>hxEDetz5I1u)tCrhh)8C@cwEjW8b-TST`QRmYx9VURJD~@l$pvr-D@LFj)G_`~ zhHh8uF^S{uzuvXv%$CRKZ&q3N!vUkB2hCxUnj;%m+Y2v%m`>e16wBQ>_-Y@cj@zPx zvDlJnps58Fi6tgXzH#Rm2BpYVQ(LQbjQ(za4mx3ru$lyjzz`Kmq&eXv++BLff6dx1 zt((+f`(w~?TXeu4Tx3AlJI1vbXsK^hjQ1(bkTd2=l$2IZ)@~21Xk;A}#1_Cg@&l3g znoK=pTZbvl_NuV8x6xNen^We@{b;`|R`Id}$}@`&m0>nCCL-H3!2@bf38PA-JiQ6Y z9u-5EJ3}*9JTd{R8CeJ2k412X;YUILmL+%vGurvNTKV4PfI9|*t(@-_%?+t| zq}=@4KCKOZQ^yFo9@8_2d5q-BlMYRYglGWWka9FBi*G-43purwq?QuS)32tn;#ERw z>;N7Z_~;yj<@d}?+Q0t;!}jpdd3|%_K~)a_hpyp4WIYxh8g+b7s9GmHX7imn2c5Ka zoh>zp7PRzjS-(v5M9h(31!~kINCZX9ktYRe)FVg)%FJx{Z7Re-fO;8;Ync{VVxT}h zj6^Qou=&-gkplwiW+a5^7CCaDKs}5^GTkB-4%DbekqDWY*wNZlh=Bq1GZIrXEfT~) zfO;8;wV4+AVxT}hw?!~9Sejhx*<#^ZGZLLMEwaQwfO;8;+nE+gVxT}hj6~_Dn}@s4&n{kfQ?kGPS&|qj$d+P` zu&xktzu?~%c$?dX);~VV{t|upw*UH*{Y{;Z^~gSH&VRo0-=6x{(&PH*zrN0`bLake zSAX-&-S{p~CVfuI=(S6?{iRQT^r!#1>6s!;Md)Q}6gkr(^o_re5h+)=!%KzhYk4WS1YW-bt~?^v=HXPj~v%n_ZdS{WtrC zf8l;xyWU}*KVJ**Nxv^FZg`}51UoA2meRLXZP_~{MM{U-lNAmTZ;ToHi_1zbRap5b>Kq&Nd>v(i8JUX=&ZGDbrx zlNFvhGJf19fei&*Y=X?{H$?k8{Jsxbi>#X`{!oQ2I2@adFJ`LIqvTkOmW^bU*P}U|6W^P%`yH+ zLmTeZz^Caba(xQ(M%e6%TU?C|_LqmL{^GFEh)p9>$D~&W(Mk#MLb||@)liavSVFeA z6FVu~T!DfG8C^1%bI(@OLCU}j=R2fSAzb%at*o&h!aWt3Sirj^v+!G%0>oWyP^Q}J zcuQD|o@3$=+~OxTQ@FSS1Pjigog03ico#@Z1#}PaZ}I^FJw}u3i;J;k!aWt3SisOG zm{EXPJ9m%~G?XET%A97qZmNdaV#kGhD=@HtUQN;z>PNd&^YAj`W_w}b5Yk9#6^_Nl zY`Jhx1*R5oRSBex;VRN*nUPo(m|^73>JN6)G|VUVQ@FSS1Pfm8&8-s_X$NaCc)bmt z=}1RaNKB40EiT3X#%sp;#Jwf4fSXFNK!7s01ag-2oX#dyjL>`_(*h-?wZ;0KJr;Pv zz!fG~TD`yrk4o@ywjHTe&sE^hvoLdM$aVcz8Vfw(;0h8fOPb;Mrlhse(4sT_2Pek> zSgU=*jm1L0xWxib3%JSzpAKikH~v8wQz{O>t-QBddy2YvV#(Ip3;p2|3Op>}juHzh zQKN*L_SqFwq3nQ9bZT*~TTI_tVWB77T!DfGMOw0?0i7-D^sL)~9=GKR6o{XU8$Sb@ zg??~_1)dggqzPeE(qd6HB7p^Ka^Cgr1^*s(7H7BCSm+5iSKwd)KACyl@)T&jN=rWB zPYt(#R|Lu%oLZCadt&f}fGg3kbm&ff{lLpbzWGAGwwqB~JCgO0S4PZ0$Vu ze-C^aTZS=j^SPe-uZQW+_ik>9zzYJd$;bOl3;g{0M-R`vq^(PM@4)w#hfd}49JEtf zPw%*B0za_5)3C#Uzdm}g1E!ng3eB9`V-(2_oHL)Xfe^M`YR~Qdo^f?gYvDWJIv+d7 z4st;6@7?;3$KQUrO!a8ew+e^`XmEAQ2i+P_@o8TZX=(9iL74s8aUUF=DRA)K;$7jh z4Q~uMRX>ug`EUC`B`-bqbz&qPf$3=bq(#-;HG{piPmTb0?}grxu<;Mv>xV+VcM!e# z?%`^wOXc}2pp6F(H@Un`8}!+ub*20Hbcwr~Z?AZ-@$PP0?*dk5sot)f?Zh*6sA;Og;7U=2K;Eh5N1O+eh@j*6tHO20inyIXI!AFytRXqUHjBeJB=B z_!2YlQi*{*)2seqe7h(%C;IML$@h0bf`)0OYxcRni3g8DjODSLO)!xd?U(1`lKZ-+~+xzQ;58_AqH}Iep`*y8p zG2b`0ng3@i5l8F9am3&LlZXDc`zC7bM>^-G6(1UIb}Pd;tHk8*_MY(2jbdH7n0%*3 zzW4feT~0P?+=?G#I~DtS#(4g|aM=ewNQtO?&5R3a1n}egMHjJd6i0hIDHA8fC7(x< zg@G4-dF#&*On7?k^Zaf_rSZGPDbFAN_l@?kr=Kddhb+a`-c9y z^b$WMiXn*4E^_6~YgLSvgAePZ`zq_o{qx+PVnB}Z-;Hxm49@w?*-?*Ah%@mmPga|* z!P7Dt-_WC@?YFzh>g5C)zPA$04ONc*D4D2_t*Am<+wTcz^1+(Np*D`c{s)?UPklU%a?I2@?-=qi`rz z41WTbE@AG0P9HCCz<&R}Z!(MZ8%=w!JGVG;mo+}W*%|-N^9NA?dHL-2{+y#^{Ko2l z*QEJzM?aTe*Ud5WIlKUV@TDn~j0dMT6yfAy3<#3HfcffIGlUp^hWL;EUxxuKkA2qJEHG$e#Vk3dtcnVjGaGc+IV`o&HOiRUn39P$C*3& ziSF=wZh?6PT7p_K%&))ZR}lhOOKBUhuH#+DH^39!a5(J!{?*<;RQlXbQd1L;KdNvS zC!WOt>oo+pJ2rcdzw|c1<+v3OsId5D!7)=pR~Q*;HDQ*Xo4?iJ&Y{V!pAylP=%hj(8n*lKqg2yUF;dz>^A z`*Y#@`ZpGi8>w(Lq5q2X1Y`>;uCK zmW?gL_`v&3OkeicUSP2oADkb!vH; zPA68R#isY2ePICjMj>pSr7=K4t>cwY=_K_{h;|su&(rEkj1NS+$ee!kgl3L8S(pAHB>&bL01QP;=e;tv>D71DF5mJ=i@L z=GDA8{&=mnE=Qj)4cxkfxCg6IPYdUZ0=F(lV3C44>5 z>BD;LuimCd;nkbm&n*6(2Sd(yecb=Ckg~A7jN?bs-}B)8RlO4H8d~MEF}DtssLY#b zY?1oaZXE1K@-OQnH|Lp8pVRSAC-d$mNF8X!2*ajYg!Qb!p_G$MIXnf^p+Db4BQj?; z%8-qaB5ga1uxj0tC^hHI$_pamv9DkbN$k^#z#j+JM9Zs0u8xNoK( z-rD+{1|8k!z6cnNjJ&KMAV6&es=U_ub4W0Z_gC&qeN0m6#o6Ii?LRYp=di=^d>_;`)%%~^vCzz_k8(d0Dsw;Iwc;h1C2(3 zLtzVjg*41o>MkGuzA+|NrDOL`1&cNl`&b$xlq3i0Rw`t%opD~UlJb!EG|nqZNW>U` zDXddfF-T#+Bq7#)hb}7G(mVpzKxG^bR`M(4{>;be8 zqn1sS{*`YP=tg2FTKlSQnV54{W=am+If_Bj@N@XF>#=jlN)YCz(i!(aB}M8S#>QEI zZJ_v;+x%?Ew2#C9Z3B%;N~bSE22;8`&WoGu`szW~lQFmDMXOexD=NzwEH-QpmAaGb zf{!Hl_#mjbu#%G!x>fgvpU9&I_Cn(gb@Na{#SR;2 zZZ;>a{-~%9>xm@O9iXgAsew5vxnS+wNjRVDY=Ww*Z~_f-5}Xuqlw(pmWpu81u3Ab9 zcL@48O^`(nPLtO~CCgAC>V&P1S0nXB0~>ShMl}vhszU9o5=jBRKH7_-#Z0J;1O=QM zP_4s~8juGNJ}DO!T9{(pLshetQO9#M%CP@YUYxV zi5v?>XGBD0f170#2}(Wev(Z#D0Ba(+W&19R-?dm( zi0XcgBS9z_RI>`B@=>9g@V|TYX+^3ls8;6)eB=N}K)Aow*18PFW4^3i{ zP{=Qc_#j$mF@e5QH57F)q_#vii^_l&n~Jw1NY*uE!)iJCi5|byzo2-ER`k z$T&I303_csvrft^Y93((psdovXe}rs)r3^?tBE*Z zC#@373ZN>SZv|%?>Pn57>Qbs3TDTUeUKNe{IclTqB&3mQ8#GHvam9c(z#MruaDE>_ zGLH<-faG96GZ(QbS&SoVr%z@VG@VdM_&fx;dk3zg2I8zoBvKs$rU-GTG^kt7K4G}S zNqr%!wna!3MM680m1&gLuZFtFZy`u(l6&;&fY>-X?Gw5yFoZHRl3i)ALK%wnC|Z?T z-M}Q>W*AV~kr(O-zlI=bLxEN}D;BeVN{#P>uvp`boma|zP!jZH2u87CFtT)_vS%ZF zPQi>Q?pv{}6U^@mNYP?MY#LcuF4RQmIwOS8NHpK}gGq@CFFz?E!xkn=NQ^ZirVHw8 z*`-L@r^z9lRX61RV2K#AK*=JI^q4#Y-(HS(&v4elsWuWa?uToYyd(=rN{k`&iCIx5 zMNlENa@;do!X@m2!Yo*Gko!RlTNMr?v5cgI=NW6&#@!bOzc|28)!IU$9B|?BK}E}5mpO%QMxcTj;(=>s0J_#e~mvByE&pN0wl{y>l=?! zdm*jRY6u!3G$*^kZjL8PNg;+j8A_&<4`~{f1Dahhr?NZhX3-=Q$N)ChbD`9OMx!06 zRD@!IUb|54C?&^8j-0?2qV<@yV@;4U)~2Hf1a`ySk4c7x93-iHGFK-`APTR9k<#o` z7i;NnvL1zUjLIaNPtU~+k%yd}0KO(R(z`8`U1WDh`PLwNE=C}hM{QSv)t$p66IO*~ z*Vqj)J_5*r(}|NPh8s_;H5f}ST9nGsZW*2kKBMGMF zDT^)GQlY00{MTZ8)QXJ|NGHiv>sN7lpzhvCkSn99$A=C^h}H!M*B4sn<+qw zX_z@V)jT(%UTD`vw+5x_M_`LiHaRXFzlS0 zAS`0C(y%e{(XA}h|C;-((HAGBSy)A0=CvRTqggg`D8765LqRt)y0_^%%Hr<14npCy zaS{P1Rm9PWk<~JJ@&3)DGvR;!LxDJs0b1i0^^$JVfeV9ZXGa?v#aE-wc<(HO;y-ox zYtBK^CpZOWb(v1Z(W^+cZ?7y^`RYh0FT&KUQ~KsVz10C3&v*oER{krHQI^Iz8PP>j zC`b-(R!nLGBM!1B#}56~e~nO&e!AGOk*gC~S`;KDl%{DeQF792U6hgz#=HsFtE)xrls7>#yz}5$;lJzmD2Kns5AY4oTXEtH=A?Q z)c~n2&O{ne3YLS`Cuu@t(~;lH->UeO7Ih?|iC6@$kBw+lk|(sYMziqPj!9S4ibRE> zUTPJq4K?j{C_tbW`7a@I;@|wCQ*`P+y)@xsv^R}tZI!OfN{PThCjw#%aMoXQ&x>nv zKA;UG4b12%Pf{tg($y(ptf#WQEi5hDbYgc6#Iy^A6e2;$_+k|5VnmpnE6JXvzl+%M zk-)M^#w!;^?J?~RW6`jg`9=Fb*{&U{PKB62!!)Z6z+uZ+AWB7%wi|5d(Y|A=>8q;e z^TJMQ=}@tzeb?1~OP}0E&M0kSRYj-Hf^@a88g({wihGt`g}uu<-i_Qhe(x{j)W317 zD_<=Zh)kTQ2$RwS5`sE4MmuZh@HS=fS&GGhYS zWAn2=Tgs7s<4RZVJ_Gv25laZPZ%ani1|kqaUAlU?j@QZeLhB$J zOs`~lFk5Ks-q1Kvto0xyq?QqqUU)W)XO1K_Ne9*jyU{B`(gbA)F;_8BZB2P;pEMA# zF4P?YVjLsR4&9qMnw(63>%`<*0~O1A{}{fMbCSvmj7unoI;FGWV0<8l@{>K<`QH2+ zcjnQr@)h>9qE$eHBn-2ALPbhp9h`%E3TrF_Y4cld{(lFP`B!fFCY*>N9TXcJP>Ydf z1pq^XSgM)WaFu8J=WZN(Uq(H(!MJg$AVpWbtRQ!eRF$x24T5%g^xr(+{+6ss9HAO9 z(pH{Url@l|5NEP>{Uxvq*Y(2|1JumFiYcq1lu9a5tL=2{Zw{Lm#{fJK5CZ@O05dZL zFaS_rROTo!fRvY+6|>)fJAfj~uB9VvS=csSkw*cI`C~8$j^N{eXVt#|finO^MF4kT z03Z+QyZ>T~@P4~|7oSbC3+q635N;5GPw?3?x0m^9*|%i2EEsLu@0n!Q|Mv`wdZ_1m ze$9)`rIl^$JYKR1cF3;YIW?(~-r78ERhtvU1yn3kiU0sZ05&23aCK%p1;R^}UTnzh z{{Z6InSaESPMuCp=p^fd5s2m*?6~mT1vV`ba^v;a5|UNDMsOeiS@bPQCx741<{u*N zue7u*yv>XpEl$28mq#lvOO+>;pOc|wUi)W#uYK=#=KF(L89qAy`v>0l#hJM;eSYLa z2RZkC-XZk#gU7W_&Z1FOG_Wg zD|qMq+hUi+z3LTe2?ER5LI`Yk+&-y8; zhR)FE<>lnjO%)2D2`M&1DCZ(ViWI0{4ItL8wnTL0FlMXlPT-^e+eaLz`UlK-p@Iyf!Yucbm=arIQAyKv`6d4I=G;uBDRD#<-IThD=W9 z**P|92P6psPW2wPJkL#6_IqG^F0T9#;UZPi=`EH7n{Er9(O z)CNJs*F{N=7FYq*WLgmwNhvyJWqtN`!6+sb0SlXXfH1Io8)eHSQ#uxKlSHl~lEjXoKT|L~Xe zGV?NzyL$`|N|qx#kkX7FD0FDmV61I6sM3O>nRiB&Csk;+x1-i~r-*(NP!7RM+r8KD zI?-Guw9$0?P7nXP!$cjqa^A__5iyY6rAaPHfM)z z2r{}mZh9?1Un3=}qea?OY1~5Bi2|)XFurOqO(N~r5(%} zdq@5G`fIwWXhHF%mJ$nBNGE6IZek5+maD6L5Q7eo_T3m>e#WSW(d>cCLC<2`0k0y1 z^>|#obif`TeXH7xd z`XT6)rqju_%?uSB137OPOXntApt;@m!8MEJj@CM6PU}?zm(oP+a(irw3<42?A}#G{ zxM{n$2PJ8YvdY@qAiJxIqBrFM%L~ZKUFyGbf82%nH00n>XeU>dL(0a@%e~8Zh*>)N za`NBT?k9BVL@=xrTKpT6nJGdEzin@GQQKh%WRz`(qJUqt5aF7O z!h6q(9`g+4nqEm=!~bsP=se&>$YJ7IwIOs4_T5_yB%{g0Xm-0`H@Z)CK2wTy@9YGv zL)GeyX5AYcM5M{?_n?y8a>nC9)x2xJ^zN|MS@yBdtaLhH?`$l*eRF7ihvQK_4V8< zgb{lu41I{kp2KC^<%@PSRH-w$^c8-8J=k#<8@om;c-;OLHs<=`{?FR6G=-l5>v(TM z4&>E`HshAIAY}m~Hr;n!rYOi@?s>O!+Oi zOk3E%RbO-JsFkgFJ49@1l?jrghsn&kv!pg;<}G~RFSPQwGVRlZvfJO+i6qq#u=}{Y zLNH1WlSk>Y^I2x4Pa(D{0V}G(7du0UbD{1Ho0qU{=6CyOGs>s2+wloI#8%Gk=-AV6 z?e<&1c0z2WHq1OXn@cOpmBGwj_jWs2#vvTAQiTkr_j7Huu(5t$ynSCr^B(-!YYEkZ zT^VlYjl@L`UIxSc^>0MOuo&*;j%Q`(<+pKBJnWEuQM(rhhz+qea?K0_#7w97Yhd3r zL%XUL;BC8o9dv!ohc#+g^zY8ah6<}JqdP?}Gd%cyn=N%=twBRpt5UudMOJloJI1vq z5t4oCO!#e`(Yy&E%}mdcXf{ZL!0i$J7G^D~%o1M0WK{zOEpS>@l86r|9ALZM)%u;$!qP3w!Cf6> z^5(;86Jy#H6;PXOy9De~yzRT|o|G2$d5thRI#v9E4AEj8`DtKsX{ z-*2s)3G>(LA>aFMwSJsDW1~89{!To`Zk~8IHxbscUHkhNvz9gw9Dz{0a7g>l_V5PD zT#4(<$K=STfA98kv97a^A1T$tgOexe0lC~6akp;C>wMiIeURS zui(8h+#2Hq&13firz&cZli@C=K}rAwDLbP_;t4B-D!u;BiphI8^u2Vz3_^!V$y?~5 zkO3wsN)mvGj2H($cr_S*OV9*K85Dkq-vB&&p`_hI~r?HzL-gkSx?r?h~9P0D=@NU!*_Wbl)Zz zS;%kHbwj$fzOyU5BQ9h529M<>?~L(y>-!h-8?_31m$tz2QFy5WryJAf)qk%Amj9WI zm2+sh!1c82dF9_=f#q8oWA{I(mtMX1dT;rSELi!N#;dzu@{GM+X}r4r6D>TsmkNit zK;nHEZhjRdFTborw^MAlS+dhQe+wT+Lz64@b=8Gl5#QdVY>FSNWGwWUGB5j`6^cC76W3pzyPdv;16N z?k6io!fuvtb}+cv9Q4((0aVyk)WOj|8%|Js3#9)wQxZtZqURo$WGg?Dj{r9cy)NaW6@Ipz@l_&zt6wQPHT{Je!@S@iPdJMHLNv zSG5)J)`cfKNzZo@FPA?;zRBUd@fTm{$lEiz4O(3pbCmn${y>u{KA#=-4`<>OUtnIn zh1TSWJC#x(UWU;hGM6`Al8Har%%4A_XAH80IK-*GrqCv(mtn;~%a!bHx6b}J;b?zlsnvJL=qT|q^rj*KAmv{=GH2o5Up#!Df48oCn;6w2{ z`jO2!H#WWhcP95IKxGAQBNsp?FPC!9hstfA9RPZ~vh6+-kQkVi!aAtX&}~Iz%4-1{ zg9X#`xtyE(Fmf|MX(kL@gMvkMTuQJVbWtb8UfQ(xbAuS0SSXJW`@7!QnIiF%5Ra^uf>WSSSlmi1D6ST~=0caq9Dh3~jPdO9&J{YAT)J~d z9u+>Xf7o{^9q5K~k0prqe}x>=KfzpNDG`|GE^jF@ zcw$Wi)w(iTBQ>`N?jexL0&X2Wg;Q;11YnY*L<9V+H?goe&Dhwd7{pVNOp8Or6@jiu z%0W{@uZt&Nn;QdUE25q1>7Qjy@N7EP+X?l#k}O_QQ$3a`>kr@v{^*Z{sD@ggG>y-r zl+n(adIV;^%VH>kR3{xGF_Ow?IZ1Cxjzd5kO^R%GqST8p%UvcQ=*^{^A+0MaIaX|HK%) zy;;=8@$B8?K3t0Vl8s#{r8MtvoUM9pD%~W>txE6bOQHQ|b?n|Vt}yaHjepj<#^0mq z)bu+kZ)l8SAy*2?9c1{%n@rjM=n?pBVz!>z|@IW zSCvEw!lkHi+x;A#YIG+7AHy1U9?+P?5|t2bK?Z3~GCc238x3Urzk72l2jn_TZg+bJ z+{hg?gzLO=FeX_`1arHCo32X+lal2`U}CYp@N<2~(0;dAc7dA zmW)8Eh-)XNOfVi2W9ek0lhcmur16mw04%1)!a$ut4rmJW>W8ZgMGTd0c4T)FkEKX) zsrA5fKrawkG>jLtPzNH4jAqBO(8!*EM4L_*SqQEG6fK$n^G>uhTgN=PW+3u(uM!o; zwE_kp2A#B1&4`GmoU^2M3^QsVB0|+mF|~{dfCWznLWol;J?r_Q)Xa`#y)i)P3LylR z1R*69U9TXx6jAR+zF47=**e9?-8vX9A_!yzazSEMI2W7oyhs>-td7h*_a6TI=ewll zbb+19Zm|v9w&niK`;|8VCLGIIz`JJ=UFnr_fH22j7Tx8h`c6)AsCAB(Me2PF;!LlW z1AsZtvR%EE*?{TCauzW6S-6LJ(_mt;JO#{rmLUV(G?-T`4FPlhWE?r;b{zS7*Zq)u z5>peT;?*^SamHY)AQ*XzScsgYEv2OYOcE#bWqLB8whqr0mcVB^Mb2um(*QnazCL|> zdRfO9ZtTUWj-PcepToa5Wp2xbUQcWvp_USC3{?L7`g53Iy(Qxj0NsI*U0dn|QJU7N zAu~Hj^yAOR(~5s5LN4s71g&sNk5$kr5DwK#awHOP4EB8QOCYuOvk)3$YIxAkEKWy6 zwuh+PdO2civ9f1>Z$OS9r<~93>_twKdsm$`^`HOS%TGin)A_{iqogxnnb&=wS-YbM zSr0A*Y?VaH(?g+k5_=GqC4&A>e8|+(E}}W#Er4V>j1*T!l_?b{>xLzetJLWAOM!d! zj_{xUeQjR;QvwVvnoFH(^lY1DcJH1#5KBa-5c&c9x*b$Kbc zUZpvZT2v7dVK9hEuwafZ(@JtT`4#`)H9#4HOk&v0IbdWEbf|)&t)b2LAf>zM1mCAe z8FI?%Kpbj==5+;YVCMlEaV4i&$4SP<_tH}^oC;dB$CP4Pz@B6%5O1M?bEaU@X6Hr??cM%R3A+cXEYcC$o2fvcte)6W@mt;2El|8n1nRa|?!C-7X z*DNs<4_FYb_%KYXp)^Xn(6w^XoD~(UJrY7VNQmeytpTfORu$Gi6bn(Rx9mTUH<_2H z|5KQMxK`*b4rll8Rvux1`c`5xqv5DhQF0Lo8Db!KFdOP8Ie%50C7knF^Q{zdN})`k ziGe9wiKPWcK<>qqM3zptZmKQ{QyVgPoKj&!+6^+Lrd8G8tk~Ao5Q|&4Fp}uuw^?;zO^3 zN~IOhBE7c|h^rPrac)oqVwv==5{e{X+?ZLuXR$TTBjzG%uGyjVfYek_t(ZxXca%EFN~D^B>W77v1=O}kAqav$fJ0@c=5!Mc0JR7cq=+CGDjDN5 zXQ2|Hflv4vb#GurS#= z>6IGU5AuYz2vmx(vqL3i2%y0jg<9xhAgNspKRKa5h&2*{ByK^O5<;jdOfXngsx~S| z4+a~Y#kaKw)GJ@!ca{g2MZvI8K_b{8EAfIPai#Y`8sdX8PQlQEeB#9QNSqpxr@v#C1qt6I2y+kNbAEClSh60-r zDLEHcLID~K7{QM+enrfTy%vM6l>-6pkm`9+7(pX)1X&`1C&#!RF(BwMtykPjEu4ZB z)m`rxN=t#c%6BWZl7x_^4pxMym{kZb8MGBMk=D%BY87?l-Xs*PB}mFe#TaQ>VFh0V zyblN(aubC-O(GY>>>zWo_CfEnkWL(cintf-wGmXELsO|F2asC|mdJu*1j+s$RG35< zh>e{}G&0mFRhWHnP~JjmFDXJyLrVy97>L0pVABwRr`NL}A-4*qwbp7mz=Z+D0#d;5 zI9r7_aRz2Y&vC?)AXW-+BxEsp09i>^5+>4iU^P^hgUl(JM-$-@Mig{}E2;vmq@v<% zMT;_hzyh_)pRMgO4RAT>)q(nq9 zy%`s00uZ5AdzYfQP%Fv%yr{p$dU4K$1OY^duMCw`7)6weZHJI5qBVgE5}s~X;NU>e z=vo>8KoAfD0Am1CQv*N%P;OQCsWE`n{jC-)=ajd!G;$N0WaPxPnIoBKdJ6+>%Zq7a z^JshDOZ@jhu+ab&5x^Z70M`S4VuISNcfBVaXcs>CT(uoL@Zf9GcKQvOmor)9GMSa` zvS(Epvff=^O2Ga0y*$CV+j_oVq`{tcUONX?A|bnWevQh(cH6FY9x+*I+uT|(l7WF3 zMgRb+0T_`301qpHP2kvD*g)`S2LxsL9VvX5WS8N&lTZOwPe?|LQs4bR-Ea4oVh4ZX;Wo5yn(nC?{V(_Ud2iKj^=Y{9&c)FP{8N ze?R&ABl>S&AM>fYc@4dG9+j`5r}@afTJ@&Ad}ki#m+MD)Y1Uul&_DG5W0CLw_M2aB zqm_S;{QEakzwgdpHuKzDe|+mN`+w2()Elz&o7ds37ypRrJ3syPuYWc50@Z(CJ-ST6 zzgkT?Wpixk21s`#HQ`pZl^}1Qt|1xkl>?``xiViifzj33=KZP3r}E_7xxbFDf6&qB z)U|(~3%=EPcIVfmSGftTl6$J>KU>c~9gr8tKK3Ty(1Hu$gzDIU=_D{~T5dQ*-%J#&eHME3eSwE*@aBhKk>;&9LCTF-vcUKSXCN7;bcac}+&$e|lpY%pl zinh!#*P`GiSu(Yo=&o&;Y#p^_XR^Ae#<_Ig{Cb<8Ww9@x2hE{nyhSfgFYK53LmyGH z6qy3J2pfCBm=vx}P7Q37>NNJ0`pM~&yn#Cs`TI(few6JNr3zlo9FQ_(DXh!p&bjX@ z_rUxX6L>BsMCdw`AFqM!VVi!7sBLSN3p;#vSIIGs?$h+L6(oo6K|5-fY0THRxy|nO ze!jQYvyW5iu?9^ftoEp?JB0udw!?;1gX~M%XV~!uXT`|{bkoS@D(E&CE{Z7M<~6&1 z`j+c%BKc1;;ko5#xFMl0Z z7hNR_k6gc3bFh9z5`m~E-Iqk{0_*CB>b+V7Kl+s|W>d0=P!c41u;td4wO-;0&P}71 z&@jTUNSm$k**?LwvV;4nnp+dM9k|;EURiJXXy0l(pn;3$O&73--#&z)DwrQgsmlp%{LE$Omc`vG5qPabWgl<_yB<}`*B z63v7|`2;I(R4-`Qa2vRny>Pg{ZmQ`>Dsgq2O3{q;=QK3@`EHKE{4bpzzm8Vkp9h|P z19y-C1zYbwCLZ32QFyNa77Xa260@;z&scv1J@>^owN*drezfvuzDIJIO7+nL`ayDO zNljS`tPdi}f^hfeSfVlL5tsQYyCnbTeLWQ67+>j@_4uDWBv%wY<5@{L`+?*GL<$fo z*eio&U;dsgrXO0~xFV&_m>q@+J0wM}*mpqNTw6WIZPyxE3?Ln&J5lB>Mim@Rca1pi zYp*?Lr+8CmD*%REx=0hitJuEHcC3ru_C);*909 zUruo2FN=8M7h|YOG4V!89J*UjgKA4T^2B|#!JN>&jv3(%IF^W{@SuT)F&RSP4N}?r z6orXsD--P@2Vj^aymvwp3@KQ6+otigSftG93DxO)=N`}C)OJ)jj_$1DwAvu$IJ-xp z0H=>~yNt0sp#Z{Rdksz6$ueN-@op<@$Rfr zwu=`Ip+gu{H)-eK@C6&R082Y`mFkj?VO`jBJx6{RLv%4-jRPFWsyBw+5y}D}tTmpS zq+_&R=F#CxW=NCo)u1Q;Z@4L-?rPn22V}V|){gwM(X?&D)z#BhA*c6FsU``3*lpP? z?n8;*v}M1VbI2}4s_dnE9`Qqn_6=Q@Y+pTu+tqCl^2a14tj)GkA`kX#0<fyRj}By8>^0NEvO{D_8>)VlW#f2CeNT!VKifO`TduW$=`eB+%BAyb*&) z&NIfG^5b-$1?YsnE;vf`#td)Ht6)p+gm@r0Sdyi9AevV@>hFp&tDHF55dHai3cgQq zu&a*=q0l{2wjoo>!zM@pz6=-sJ6j)x>@i|J*SN!DwSe#@6idmqAa}`%B%eeZ4&B&g z2a)*oOI}0yNXEGC)5}#iLPHk^hAUsWN37~6ZWGUlvxZI&9`^g1MSU2-WoHBd3=W+z zWwcMcnfVQrbhN-(3~C`+kmhH|?SzY|t_5M}q<;FR zW@Q?-UfP1f<8Axl;Jz8OY8vj@H3r{q61&k&0!=<0?2mHveKJZM0?diMf?xS@i`jLS z^6io^JT(T?Iid71HO9IYG`IZhbdGd}M7<)GM`Okf#i@l7OxJ$H3dK{S-D()<&PHUM zQ{s?!N-36I0%u`O@c#(ihoM>K&pdSUzNaajp(*RJm*<-CNF= z-2_l;aK^Fpi)*|wB-QPmc8IDfTs`&?{rzxSt)tG^l@ zvff)WP064ZhDzQsnj@=L#e9-XG3BK8GWV9KlYD{=35V4`lEbfqU#OUOHb(`8HY%g- zzZ|LTcj@T+Dw`hWcjyJ!Y4q~Bd0S!LV0wJV59mAk-0`Eyb{MKRm>MN_%It;A{CD}C z$N%7` z{u7k2ix~VpeVM`VnU0}w;BF}jtzSSofwr=sYx(+ypE4iH60)H(?m$E4wv z1yM@z9quf^p-i2TBmPCQhZGiwcT^_3cyOg&$(yaUrA?M&DBN^HjoCeyz7j*V`#y#sy?*(12vix8D zB#*b|^==227kh(u@#`bD$~b0ptK8X2mzHI%4kfHfNUz&g6y)uN?!nzA89^>!GnT#O zWQq_8H+b((+Le!SyJIF1BeHf*PzlW4+lLrC#lyBTINuGldvCWyB>0b>>aST{p0NQ> z&B>|cFWbc5u8(-4Y@y=*F)xR1@%>EV88xLE{#)S5ez>JDdHGNI8kMHu1#CQjzP5^! z?5XG4obvCt_3{IAuck(kQ;(Jov7Rs2U@gvPc&Am(5o;y?OY4Alf-g)}%PLk#BmM566sWKl^FOoTV`^(ry zoz7^xfd(?p+AekG1UOobQZtBDin6+^_`~*X6333&ALPkqtyb(Tx=ZsA6%1PT6^Z2k+LR7;_Gi+d)j%7 zr?=naH*|)@)QETgb;qGOa+F;B*jCOg{{;GBf>Gn~jVe$WOh)*w(e05m!OVU6DEu4i zvSS7#n|9`#2HBzFVf;-NvomW}1Nde>I=)A4l)kJsa0)TZAeBU_`!jAQ-O7mKSzHWY3nH=i4 zr^{&T93Qcrc{Q$O?-yQd-L4P&+T6OgGxCI1oqSQjJZ9_c5$A2JS@Sf zIc+(mwr@Kp6nMY`!fRa0-X6TWXL5dq1ev-K)$@xPq+3=D_0QL9+3LdoQu{zc7KPnp zU%jN{-sqR#W?-S%aM!w!)Ff*)zU^2@rF_4W)aj&VX5+b?y5z zm$9*D`GPWVvn000x>0$qQ0_BwrxoLknLJOk?3d00KP^kUCpg-~&-RKx_Jm9Bk;R3z zcS1(kZ{pid&S-Hb=6Y}c+humxi-mP}!q(B4;?q*-(wX_?`*Fn4N7Gsq|C)ckJ)s{8 zM4$hcrx*ktt#cfD?D3d0>{1`|y~MfZoI#lwX1jy9;HU_v&z9^}nF!^h;_y*|2ZN2t zrJhbNhmgio0D~xe;)z52wQLc)xXcrabceqC%<8!cMG$SfDwjDUaqdFypO{6JOEwF4 ze+i>Bh#=aX{cHJov~N78Tz=j6KG!E0k2R~!7sbnxoUU;A(Z~Q+7!jXyCS8xTmFxZX z@fx{b2#65@iU#l6vEiLO>Gya2*Gu>j%fY7Xc>1`I2t3PnpEw4~h3xEp>1Nf*{Yk-#C(hYrf-2{U8;@6&8#spQV+{-fXV?O{`OJkHz4_;_>RcFU1FRikBuktlU?%ZUn&45{J$9enBX?S;)+z~ci$JV-j7G0qpGw^&fumpEQ zW8NEXk)Js6?ZUbvh-HrJPL1bs`?LF9$K1GI1%sXiXOIOjP`zwz{u!3gb1a+Mj(s!v zt~~*2Oj`L5T|+O-l_c-eW@q$ekzTn+Hu^h83kP}}`JAhnL&2PA<8C^aGq=cj^ve8L zT+W89J`|7aGoGw%X-e`C^W@EMS`@)<>c=i@Q~9m)!V}2Ae1V?nUjF@m$8ITO7bY6< zY|`CM!z;IDTohK>r)bCKE`zEv{paKNf!_gNk;&5j(H8|1-3)8>g38L4j7~mBCE9v> z;rrw5zW`9UtO-6UkVq1Y8eCN$m$g+}vef1m?46I+_Q?WU(cp|Zv~g^h09QCQG>D3I zvW^$ri|Em}Z}18I&tXpqf6c-PvU4F&Q}kp4#W9E^ut?c#e81yEM_IxoxZE?c#bzQy zkQJ3_I^0}anD)g}pzMMRHiMK?Zb-v3h9Ws)2+aU6j1^#~wy!t~t3Npr1e;n0bes#>TNFk>k+8xtf}n@XmO1UyI! zHqp_h_`?sS;5WbJLrwfQgSY6=#oHN6i?jIfLD)6firFzOi70K!nPbljmetr=>h9Rt zCE%j(P0aR8O^HmiHbs+6NCOx;2iPdMb9$HLvSGnsD!rw8@Hib3!W>aVVz|k3DnE@` zht7G0APF{HYE;V*S3#MvK$9TqSZU7qauepf9(nY7U36+4ISmcd^Go`_N8~!oTzpTo z)$a*|*UbbuC$2pof*TZ+;5G{SH1W7|@is6WgPW6(6p)*g(Z*KXvLUm!PLdv`u>R4e zE_DOr?d06L&pLjO96#*t`ONgu)>I&gT+%Sfgx0TZTD1mk1;0ODJtjx;*C+6B-?l$| z3MnKMN)(2N9*Nqe--tMBmOj|0rsvHbX6YXJ*6f^32_#T*CK_Z2MpBZ6Bx^y?WSaNX z4y|tl7OSX<1bprb%~^598YjLYCPco)lnt$6gZ#Q4t%rVfD;Yxz76}(Yh+ct2;T559 zGTTmSZ~&>b+d>LlcA5+L6bu66kb{k8NLx$IByxka^f&q6M7IADqGEgN_t>}$r-@pd z94Bojt4(8WFv~U) z87lzi*4`pXcpBHU|M>Z( z*eP*w$9S)PR2rBRVS@;+$pjTvdQG&GEZ~@9mHTOqY_Vl_=KgDtr{2Vz3Haj_|AXNv zr+tUC)QHM<6VIT%L2SwZRJr)p3uIh+Z73DOJ(`N?v^jI$oW%66GXqa|*TG-hRSCG@ z{{&%bP8t~WAR-D%goM_x#Ue{O13uf#E>O6|LN;t?HgGbjD-$_IfTqUkrPfK}XO^|S ze(Z9WJ|qziQ3TpxQ#R z#guN-Vxe3(8&kFt7X%emKFXclsk6?f=J#EHj*aKd>4yEE|GtE6LZ)j-OF^In=$5T! z)FH*Ka__H)M}DE#=Xr`wSm7jARR0pX7P;Wep?#HbVl4ON^?RqMXgk0Cwtx22goHv^ zlO_eq%{~M|5TMO`bE@FenT@LNKR^`k$t;jCnxcDhDF216w>jY_TpgP^wU4}kmq*js zo-!#~+{|A>_Q93#bs;yIsDP6#ZKWCZ;%n?h|G~Q%+KcAUp^ffmt|Y_g4vxBvK*yF^ z45jGHArzs0a3g2O$CNHY zTt@v|up9`wxTFTy0>b1;GP;gAYt;B8zHf)Qu)3~lb0?>32~q>?mX?x+NH>&Rs z{(g~_rrLfTn|D6KnTK?qq4{;g^-?nT;^qGo{Cf*5n4X(?&=9~7q9RH@)~j;@O^<(b zoWW>!tNgketjDQ}?K{zOdL(+m#S|iM-l>fvGrCbs?nfcP0 zu!0ciSg}EnAivcEs=P3h_b8n&!q8fHv(%F}gCtoC*5g*7fhk3StULP;^-%>^1waK< zk~auyDo!?lDv1FcnQaxqWnk*de|v9f z$=b3*aEjdG#U)psL3zzm1iJU0PsiFrG5`ozL)Dz)QC0Lw<0(!Y{J6J=mTRdQfPaMR zY2x;RvYp6YuwnIsdJ8h8h&roe;vruHXcl2Qstf7+ZSDxHP{wfKt+P`202c>>B>?kE znyz7)WEP>R?H$4J@)LgLcnVW8XH0UQHMXcI2v)L*DTNZZvsgq8TP^?h(r$F?CnbK| zRz^ZW%wMylNQqHHs({j_T3Zg1MPICM!mS)kQA*}fU@L;t)Z1Fk2Qf^oaz&T2G3HSG zUK&Okp*55U0ozN+2?1Gx2^QID+qAQlVtEHwu1)xs<0%NooX)LCiC&)zsAdeN#X=Av z+~X=e*iq{QgWycis!6DnLS!#6-&I3w1OD1rl9=}F+aTCwRbvLQ+)k8JXa=LEIokH< zt&uHa5U`UMOoFq5s6wkfp#jIOi6D#@v!uIJJT&sQ9(&CBB*uaUb(~_A0L`dsXo-cQ zKsD9MHo&Jg1cC{0_7GKQRU=eTRF5#Rs9rD{&KjZ`t#gK_Tw5VhlqiXaW{)A8HZs;!2i3@7Wni002#i41 zJ(Y#$#PUf#C>}cnp@gF;;N??!0u3;9E*TpsGLfmxs=k5sU^Ai! zGjT<#vq}JDK%2ka76>KAg+>$X>;*XPhvHFa4C*k&0N0{)Du=cT)>7KoUe9$);&ou7oV}u|R#l;@0X`)r2~%Lj!L(QsiowP~ zXUP=qR!A8O8Pr3Pg{Fubiw&iPdycnMZP73j_BhrREA-f=Zy z+l)0OOv_0QE7lHbSTnY&^S{N*pOZ6%xINSkNG=#i1B5Htr3PzeiXa$~GCJ0*KZoSs zm)Pk6i#^_pA*ku9FfE9Sb&g`&)I=J0OZSbBT%bn>6f~^~S1ByM2C);Ub7^4)xB$3r z#`tXI2yNq=pa$_^OOHsTn~1nnkPE0uGW;t-L}Sy5+JhZgNfeY2#n<~3!pM-G<4 z+>c)eHqWQ5NDz>N2f|6Ux_E28E|k_c{{LVqf`JmJ$VoJ3DzW-np}nRzjY>BnQemD` z&By`o6rAc#lMz+K7zqkNf2=Eo;f!4h#f2~|939Wdv;@VHy6*vA`sF;whBw)T3gwn0)o5Y zstPPQ`CgT+DE&*p)O04qFF=(<)FrB6MWjFr^qC~t$H6CSj;I80yQ!)To~l5UXc*X^ z2AoR3^&}wMkxsi!!35LPTjP!EMkZS=d)lX9T-;Dl8cZ_6c#or?a|fnA%m$dcF(-cN zk}9TJo7acjk42(HN|%!j!KNX!t?5&*48_u0++eK5Fk?fGK3%AFw z6d{&17&kLMTw2V=0+SW4NKP;m8pOr=WpYst%Gvwo{h zO{>s?6pEW_VM)$3xM1S7f#!9-Wiu~N$5&e-EiTr=pqSyH!csyDqLLbW&gsL*(~90$ zIu3;c%V8%|!HGmLng!X;xU&pkTCQ>`AFehGuaxmMtU1S*_>31nhyPr(|Zf*Wrj+ z1WxwKDax%#DobkWl^6c=&$CPD^pS=>*Oz|tzow_w7lXJd#~d$35K{yZt&#o)pprg| z?!okpoA&+m;}4%oxrnJEjG+SZ->74xvn@%d~p<;emm79BO)xWr;h!bnUaVxN|S;xrY4P|y9suHUIRYpa&9Wp$daI@ z!9)mQ+`$4{4-Lbm?dHJq5D)_ZbO16$17H9^e^mV{SiropuBzWnHR-D>U`PrNzrjA5 zT^@noNeVnRj1_=xJ8l22lz#z;%*+wd0GvPpBr@a%T>!wZzi!J3cf#w4I^jY zh$pJH$m>pk1h=g{?+7Nc`7ay*VC=RU8l(_x?X|QR80+k~nrs<$>@--2Xmx#9C$Z$F z!(zC$mSMpRC8S6|7(W02nE|7b1AxFQEVSL#*Vq;K_dDBmQ@ctBPOEw!D2cU|++vL# zux!w7-EhXXvoMJ)616`~Kb_ithhFsAK%Q2@BF_1>UVGclPiCA{E46L`srXlGaWkhnSbZfeOvU1Zhtw-gkI8p z-+n&1M|bql9=+LbH*ah9%kF8Bbmad{ZKZnT2wk=NWTmMeM4hsshFtwfno_h-Gu4$U zYBxq(`_SYfJM`xTzx%}K8tIBNi*H7a)g_q}n2t3v&OUO|Z@Vg{k2vTrG18YcsTqZF zZu9rlKD3BH;oOEAVb;c};?N@n#T6ZVK|oFqNujQ}iTHl@RZiC&@1j#^ya1P;kM1Wf zpFiUMl^${wK06N47STN+k)dL!)_c_17raDwb7+0G+`Lb%nlBhNM6&8;Orfv|pKi&l z8q~9VbmIMdNSUY7Cts^660WnTM{Th&0d&47Rd_pn&}cJzG!Z{LJbMKvK-6iwd{gQ= zHATw^D&tHYmVWaL?de?d&-|Z5KkQRGMvBg`1Np8co2T$l5QEWo&69OHu3mMvwg~5R z)1RY$Hhb=SZ(iLhkxyT|x?z=m`beR_`{#c+I_bLg!2X{-d-mVlFLTFP4^#8Gd;2ew z{N8M*-(Ca(v#U@9qUgRXYfCE*(|Y?L{e$Agc=PVuz?b5vH~l*F&j;|=qe$uo4+!bh zT|l{UFl<9@Aza2NsYz7m9sSHV>+9&B<8`T|7@)(}xKk&SGJTW!&8ZATxl)UsLn!@t zS`DR(z7E=KB+IF(NjZb6QSPU@dKHc4s~Kof3t!8DQKyLRe(Lp3iNuOU*f^X>LnxCx z@#(I-EGN1D=*+zHIPWz2|BzCBmJwmWE=em+t@)R!7|iVTP$Jw9P^|82e`dM89s;9y z%(-8&W?K5^D7I?+gnB6PZJbSoVwDQWj(EZKN}a`x%BBr%Ia`o z(Noj~Rs)r@nZSt?q)Kh-@EACXn_tW5X9ryje~xe4&uyRTl<{1cd+hpqv-QSHob|xJ zH+UlG@KmvPGmgNX@a@Kcs7;=p2WBMN2S3v-9xYC*x7E}@ufoQss7DvEr#tC|B*AXNYhV*L*c4B#_MKEG zPIIJ1(*D8?|92f^2i=VRI~5S*LHkX_N;US>UMy5Q+!|(!LD&^S+1AdM-O%?Qd;gpT)nmm#tx}vU@3y!2ZYiAMB??rhC_ad#_b-a_{(I%{L$xEdjNX zi;Lk~Hm*tIllF6uZA-Vx4e}f~*9q?MjG%^DS22mOp{bA@im;7Zbz0YyL{cD%?9M_2 zs=(D9rUyffZ=W%q@^q;v#v~pU8Z{uw(7~*YkW^+$?G02x@wLIJLa&l9R8dK=K~&I+ zkd2$sE$wn<_T<48(#x!?kp_Nk}_e3JO+qpTgX#q=qPL|Hawm_7CXT+B? z^2r%#0JUbFZ6hK}ao7sVv{a}!#46-HG!1XW=9{>2&YUAXU_TUZtSc6?e(LDEQYEf< z{3Ep_P}RWgwuEB%lI2g~9~2GO4oK6%7O)!x--=7ofwp^bn{;y)?eF-7z_# zv~%lWv(7D>clgbT{dUf<$3`18t5BzgbJ^-t zO&YH?xhWR_lk9K9h4D=dLTbXJulcuo8OF{IsY{Y+IW0oZPq%Gk#P709Ph9hYRs~o9 zEbSMR;U#ikmm)e@N1dx}0v3)??;>;~Yjas8pdzyDvR!XPT%FYE+IG^hdrNSHP+@yu zideJB&iCYYM$BboqfXVfC6SS}%M%`x5KP`ouvwA8-59<{Ibk zdL}wrnmRfehHCaWfMjA@{dmjq@z`eie44`!P63aWnmnPdqVGzm$Ir)kN4sh=4Wopn z;T*@KPvMrXQjVNZd8E$Qb!wRKX^+~LqQlZRW!kh<+CiGKb*Qk)wp9qg;a zjg6457+ucWs2Ybgt~aU0#bl}$^oFa;rz!}#agis-EY%LX<59z~qwAz6jc;I|oEMt4 zvc=798*0I#hg+vtulCHdJU?Jw3*XjSb*6OK_zsij1Dc9v zBidkm&o8b&j+|eAQ+T7~uLNNs*vlrXFO@nhNVK>rFTW0hrQC;J3@7?MR4{_?%G7Bw z09Q&|?d~-ZA5hRn>iS)azti<-3y_R9@aD&#AlFNJrSud$%P0;y$ zos7hz%0Z5FD{UEW!f(J) zTP(&)d+g%TW_6Dz-lI2**G=HY?ddEomGzEWFFTHXOqdj1j!C7`95F7N%wHLT$%}(q z&RK$IOiQyQLqV4eAF0_0`xqrzpPGSSX|uS1z~wF*?)7}61fv+b?%-AA179t~uP)SC z#lk8boug1vq@(`levZ-PU~Q~h| zlvEw2(zqcFd%i&-)iS4aC3>%Wduj0)v9vOhEi6-kfr!54jmkMtZ&`FluP?X~^gnjb zCz42kU2%Pjieu{eOngH{ur_H@Z`MOu5T)d1rjY=qx4eLNtcIfDRyUK!d?!)M?o`ku z?#4&bBmC*eS-;LwPkFFX-gydH))$C15ZxJO|GVyss`7VCodn=;#V%P)Zqu@YXzCWLR~nTXuWzO*K{T_P9vM*45x&SVgih)TEx~5KaHU>OBN+^> z?S9xKTySuaqbfQLTVlf;JdQ3vD66a&6 zY4=$uDH2xJ2744-qZ{79Rv7`0?I`+Yn#E)2oZX(JA3-jB0s|^bIKv>jf|uX&6O4ns zAR5{IdkV4Rye>2(L}g&3d)djuV6bKUoSRtJ?KV~=+XCOEIxwO3A+*}#L@W9Lea3Cu206Y z!yTK-%ew$Rb=i$$3Z@C}n~AhT8fTU1gmvIeZR1cz2V>9@>fb|Ji>#HqJtJ z{DDb{CasaZyt^6%U@U(PN0fZ;cqxww+}wke#vKg#2)VyRnGjxwz`9&R7stPTSzzbW>11Hr!#P5|D~+4SA`?Xr397FmSR z?eRc4R*sp6bt@0J5`^WmbMf4`eSNZJF-(;Qi^E$mDKNURk9k#~HtOOqdEqs`Fytd< zhryJJ@fyC{aB>H_{UC_m+1UWoLtk%+sL%X-x$pg}on_gVTvipED13f%agX0Yjx2lP zyb|?)1Z0gF@1KHmbBJ0DJcbb4a6&QciL3$L#jT$Evc46%W8ymX(S9S7irXz`1&g$+ zQv(%--{42?EX$d2zi2fc(XAzscO~M%kCmSpKbGL^`?9;9B=rQYV*-bQ=UOH3Q}f`F zMO0#NN99onwX+iSZ)$2>W(F;2^<7kiA22raFq`mr?o+(e^*u?{Y*>2s;v;(;ssJy) z{I0gQPAodGbe}$ce)T-J++e56{7CKOe$*gR(#Q&{J-g;5_%CmhJy3L5U3g zUhb7*okRQe4}{qC(Uvf;FwyE#Qek%P0RBXig!_a?dpF;tQ+Q7+D8k@A;7h6q;G2SC z;NUfw`WC>aT>#znyU-$kzh>^0PxsH^9TplRF4*|Ex)4!vP5gYfXeoc$ z@{nJg-l2kka?xpt+sTu0=Qj2*auCS2K7_A6c#X=bD`Nn?ur|25=V*|ct^VScdtip; z{?+mZmd{}!##DA!&kmboIk!3Ht9z`;{K1zj+;Z*Vw~kNCw;2^ggWXt6J6*)b8r*@b zq@uQZnYBTtg98hpr?%N>j$A)?;itaLE-J`36G7kO=AcwwJ6wl;f*q`ZfDLIJalcTeLD_952( z9Wolcg&B`!N?!0tIz)!r{Uh7`C$SG+M%F%gat(Sd-_6>7*JAegMd9_5yH2;Z7A?eg z3lGo4;lh1wZ_z2GxTwnT@{wei#+GFO)0f7N;>WcIxpbXWJ`PX%!de~iGo0lvr~BiYND52;vcoJ3 z)?e%oCKm=!NW;OQ{`ODejo+WVaRPs-K)$fsm>t9}0IGM`)`?`jv$L66xQ*Pem}6zd ze2@Xwg*_y^)?I`ejMa%ZaYFEQ5%&tn=6ih0#=a!x_VE{fb5C)GcuG}joBK@gM|C@V zTS#7+aOqp_D6?>KFV2z46(K}pi!a*k z|LSQA!&MwdJ;H0Oa%j$QzA}Obe8=EQI`LKM+u$=QYbJpmsJmZyLsf>8sc~6`yh*t> zK2p0q+aw&`_+T4f_)1-PrfJ6+uMo4D0#uc^S>QK#2P8ZB!8sFt&9y3poE%3xC4P3y ze1>7AWj%HGzs>=J@oi4 z8KIl~xp&dEYD4OJ>*)n5pV$|yvr70Vj>~3v|D7?k> zwpYirY+Y-K`3_JT{0dJReZGU;QP``3r2MRWt~f&;i}JZ8t}EVKwVuP+9Yv5Umi~yU zTaw?s$$GX57t~>{d|I<+NEPmTpe^yqH2Q)fYcUYaPu+;8zF`t;WjkSrI*v7itDi0W zt#bPD^crTZClx!zTuNaVw(#)B-tR`S=CZ^g(J1>mWR??#K=?hhjQ{n?{oEphZe3`D z)iVA8;XhQla1rsc98fc=Pif}D2;~)KXO?!NtqFE^r$e>*<@b(PCj3Fsh!@RH-dIE0 zARFenFE!B${aB;ohv0N-zn8QLUHu60^tLkvK52W*G&YoiieZTI%VHW+Jp=2c!TeInL)Wve80j)d{ElVw69V;%9!CP zWlSLWJ(CJnFnn3~;6E0*y;2Bqj^LT*c=dc0G5z3|Oo9un0wn6#1?<16bZ8QfzUU9Z z2v;Q)qi*tL&t;ZBKIIlTw$tCjClRlMKb9cF)b1$z%%jnR4z~Exy6#stR*6v5%B~|O z;|mZt#fN_q64#*}bM$tkrn3S+Qq6q>6K{Wl>%h-@-m;Tp`_9EHen{PVA+&h1Br%@$gK|D-}Qp`cvX!`Ao zBcpe7Pt8s|FJCBfi#~AdC{PSbE>9G zChJuMC=nBBewMF|-#ghxJ(FomF-efJf@lG|O}3P~m~RU}qEv~$^QjhSizW&RKtl*n zJ!H{gV4D@e;3RT@;ahAx3$b6^^fRbwghnT)j;UZ&BE&FF={O3$l7ruBl6EIIqp3Ln zYN6P4DfP>yTq$T>ISCOslS3f0V3de(Bp{oW$cmumwzgUjERN7{ZsU4w_MA^4)mI{D z>t$Y2hB0!iGH#a4c>xb{$88@uW++8x*ig3)u z3_8k9qf*2b%FQVh*_Pn4d~;F;ph|EHV$f~wjY>lh0NYrbMcHC&_#%ahD>^2M4C>A; zQwhRY;A*|e7bjFC#ff}U=;S9bPzhLN`QtaD?WfTfgZ$~Fzgs&AdGrt6yE|xyfAmkv z_t<|A)Gwp||BUF<=|^w$=k|AhIOONu{k9>F-h8fU7hZnfdaeaivJG=98DV}JJ)svv zL?y8h|IxdD^W$(lUIa^*9C+y5j5rX0L$fF*$V9tfT4`K&p2PZ68e9B%`uBc&N>;FQ z#lOp|;zB1Outl0`CvqcpcWEh0{^^&lf)PoLNdgweH%{oav6;DIamQBMmY=zrQ!y6} zmdFJWOwDT3;nX%FY)@U8y@aLTMs-9^LXOx*tcx*~&78#KA(5Db)-|gMH1}&!lo${_ zogzuj3hD?INEzJKWz)cDH9NRt4Rh-2+dktdw`LNnqvh6bRh7ZS7>`Jq|HgY z%))FA7ai(0eo2)v&03;!4HD+ex^>jkee{nGva!kUex!7{8@H_l=AO3xByPM6zbvQN z%n6s2@3Dnhvbi9WiwrBAu4&H2zPl0l<-~b$PQ2z`9#G?)2|ig|wPd7yFI#X_MamR$ zrjj_C8#ly{dgF)RHz>|&99+rPf|J(dFF6KeV{Q#eP6R^K`N2+HSnf`H0&-(6&|=|A z1O<}f9fOQ3FG=E34$GN&TKr@vLZO`U1q3%t>Bb2|k+3Z?nq&ssdGq>NDe}ZkA?YBH zHnkBg#Xww=r{*HCuq;m=nI9jTq21oR5?{{hjiLg0k`|IfT5-@Gr<8(nAX>Y`VX4Zm zua47L#`jJj%$GA3 zR=ymb@xH&jY|=JSf`kSTi$O+k9ZNM8hayPFpMO+by&t~*e`4J;T3-`;$8YqeZ@P5o z8~1$^_snrGWg=Vd0{^20BM_T1CZX)i)YzQJC@DyN+R|=Z@n^X#2flv9KJ(4RlO=KH zAsDm?dIB5`VB*qV~EwOpco#Xv*qhx9;UQ&WSQiWh_hrMo~R zEy+l-(y1NNNrh>W83IifoHKtw9UX$byJ#>_x6%&z%9ruuOg!Vgc-ytP(l4L+lAn@{ zTngGOk`ZhM;!~$Vba7-fdeDSvGoSg;-k-xhOD@w`k`?6U#2hDM4#qi&CkeN>hc9Lx ze|8rq<&C@Wqw2h~U*2^WcJh>rnQRRzScGHHkF82ihA!!ZKnE!a?Sgg? zkjrDp3iWN;?@I7pHgpTZ1ro^-2zQU64OtAjrebr#uJl5yf^(-{`+Iu}Rs}Yvg^Nmy zqS?bpS8+$L5>yp#t0ktIQBO(rF$?08y8F^How-7x2HybA0Jrfw1kK6rWSU@83C-)B zYo687ge9ijzfIRv&IA-}jk%LD;;k+gP-#4vL14-jbZl#2EmZboT3c{vl^*ET2v4Dy zGRF~uNF`u9Vsn)DCPbpy*2RB+^}9VwRp+@6?>(KO%f0kZ6xfYHynq=WGRj&?sr$MK z1sls0=Wag>cm9dTw#6=eC_c@fYvx(P0!t6RxCpY46k>Ev1t(oF9Cb6EY;02(@7yOV z;(2rP9j>{8{J9U$-+m-0au^?EB_&kv*J8;j2z1M$MOm=SBVVT_A^HG|v+~rqNB+Tl zi;E3GrE^*aW+^ISz)-f}!!nM%Do?)n^Ycj4Qc6x{RBH-93z8yP1xw8Znh_o6<0H9* zOk4+@{JfwnbcrUxg4M$oIyG+9loKM6^>{%?nccw!dQchTt*wleBz$hyaZLr0eFLx%rDuL-;%u+XcW0U zjM7qEg|Gsv*(9K;8AD!0d%OVxLQJ*)S64#p_X4stsTLzK2uo<8leDJX8>|gG_iv@7 ze&JIv3j!lV0|`%1`cj0hvrr@h!8!^)uf@#u%C)hkHWO~KqX0O zK_z(dOx-s!O^AeOl>bxu@T~~~D=uMYDl;xLb=<%nYBQspxfTfxP0gt#lJV&v9jt&x zncEm26dFpngfhWqIfz4uBaY6q|%{YTfx7q^EI;r^D7?P0S?3AB1$)Azj zjNd5VVs&c53R)g(luiQCs04^4vC(=tJQ8eF+89b0nlny84P0nws(@WBdyB30nR9!e zieG?0Rz+Hpq#7c=gMrrC#5I%AU#y(oFK*({et92XH{Hu8apOb(=excj?vwK!?y!*J z<-T#X-&ly0z(`pDb-(S`0dC4 zZ{tGuq|OV8Bjt`^iFEUk<~>0D~c+Io)k zdxOyZVQoTTah|a?B;=}>1Vt>Ny-L$ztb~9$v;VvMziYF-&HuV|5ap5c8vJi=y3@V+ zcRtsjzrLlJo$T1{YloQn_U$Z|_9m=Pdr@{LZ8!AxCah2PQLHC>H+FtuubIxA0GUOx zo$UJ9N&i0&v;6;mTln`Y+B+}Z%q#rkGk_@K5kvwxlcdCAWDT*zc*x6>_Cha@&dF!W zo_H%q*t_ZFH+b(MC@V6lpfyFLlslqeF$o!I2I-G?;J3Wg$pK!ePK$ghHj#48N^r?W z6cf9au1RPDVWb51po&y85m%s#yrncFqQNm@>_apZR3)Y&W|9)Uj(n0U$zblGIyp{HpqyB#v?>rKjeE&LP=vYUTkMHo;|v=$8k(pC{tW*< z)@1Nf)j(c??rXa5ws9D`@^>{P+(rK@ZSd?6?z2FhLNETyRp{k&K}PCU;qj0XtiVS0hP?U#UPRG36wi zrj?fnL{ZA6LEspqGj>-jT+_)GE~+^d7-JUABH>$`Kscmfb{I7@llXy}TVa+2k+YDE zs-cp6Y~pWO51?a*#ZroQ2phTuaM++Jq24tG=;HMHKv@nS#m3-@nSf@n7eR`x5{xC{ zDZP?_0GU6~mp5u$e)+CX{TWB@)Ae+>-TdoKCk3vh+iS=uZNX&Gm&p!%jY?G-JA27f zGY>I%gwg}m%|cvK6Tl*LZBHK@{!0NT<`c=bIA{^vrYMkbQpuu1PbIpGn^Y8?qD0QM zXmFpDh-BVKdo6U4H0gcKhp(_VE$7)W#geNsK=d03Y>Zin`kvHfRLi{d-vc03b9oRx|)`2Lyn#6x-_qd%_7< zM!XZg2-Rl~>_=th{^|I~H$MH&>})gK@BDP*Z$3|-_}2>k9eR@w^Uu7m zdALyj_&lL=_{+`Q(RbXrL)r0_H~#DGKKk>J+cb~sN?!8StGcUS6V1>NA z_3LDR1u^K(q02{D^W}+odFOw+9API)w$PtltGk<4#ZHACT0Fiw9z>n3kZmr0h?4E> zVEl37`eS8X)j%s<&mhL%M~CO3bnD&uH&1s5y%_~he3Ay@Q%++8LabdpE*TbX=Fz>R zHM$bIIoZ>v1%fd^_!B?76$qNdh=&_CAS&L!{FN8U>Q6@6V&g}I62CTqFYD@t0Ahw2 zsm%5wHdI%=^B?U%5>QgFK3xx4ubR+9{Nyjp(383Ioqpr)uT*$YPt2bEja|8O3GZoL zpl+Ux02RON=g8f8&|!<~=*1=T)3VH){^z0+rHh>c5=L4um$hf6-gMBohh3*Kp%oaG zr-%MSD_y9n=iX7fT0(1-7tZh4&#N=wGz zO}{n8Mapr%AAUDnG}2p=OfT};rKyL|-a>ob$Z#b~7GDmMn<2RPQsHcpgYwJ& zr7v2HE{~3o+AX`>4HY1ZZ`c^j>=&17tZfY=@hrI8* z^%X^;3f=%!#q7 zY2|X}Z*-d3S9hvk-O8eU8LN(Qa6h@e@-CQp3hyHB?PCgZw|Xz!L%I;M-Ewh6w%vF0 zy@NYJ>O5Hn9GdINANlAjU*6Gp{^tW2U{)%jKYtPvVk|K6%FBqkD1zGl_ms_DnAHyL<7>Ai8e^1B_48c)`PP(R2* z1t4!lhGDz)l=p6_fHmzN^YmhIj;y2P^m6_rj*IZ zoL+cN7^I)}cFT1#+l_e9qWlMyek_HcDv&-70qL`f;x+Gm>TbV?xKXuRt@x2U;)`hL z=H)waLjR!7kL3{51+v1i)tb=mYo(2_Zda`+W!I9r0Cz6sBK&jn&+bqg$9f3r0a@O^ zm0~xoHKI5Md#2h)69r=izP)mVw-I4|3#$Ft3qf-rCUMX0%@pc+Db2hoPCJ7|D|XxD zhLGm(>L}O=LH!^LSH!z->AAk0`&&7({NB#+!h7#0o6lDb1tHAeR86rHg8D!fMarkF5~Y4YK|65>7)?QF|LyL)lx3=Kmf?w)&sBE=UtfjYIIpg4xu%^Hv1)^DOYs zBI_Xzt&KHflDKav|ATpS@`c`$Ve%{2;28e7kQ`d6+zdVBA81%~|7;ZwuIC}V)x75b zTP_!X3UycFZFrkEBsqR-J^JCo_`<_+Xa#pK4&HsBZ=V?b;ood}X`J>Q4<)01kFb)nf4Y+|=H$HbOPy8qvP;!IE>n8egZtOHuZa8dH!>N77Tr2! z`39?V!*dL~-39Tsp`EVsyZCC>eRec!Gt1Ug=6WCRtFcyn<)SN!NqR^-X74a62!clV zSQNVPs%khFRpYx!x=|+Y)6IyW^d72oFax!83SR~<-_=f}O}N~c)o$)n*UTnRJj}Vy z{(fW)gwe7s`s?+t>)YKe_6Lu|d;JI3s70Rr?kzFoDOtc872y#^62p7w>Y|U_Zu>@l z6K30g%2 z!G_IlBfmp-8WqO>TM8ySzj4|>y#S3(`2#`*QhW1f_;Po?p(|{W+q;G*6? z-M<6;=y-hlq3C^6_xq>(erG!vTRsYX$Yi@s_hZnpX1mAcCj4hK-?4kN3vL;=OWhWO zdAXA?*oGJT5f7=o3I{f&TQz47z^A%!>1=1jt62+pcQT$6{@AB)H@!OEu|=`h%xd0W zp3WvsSO*$!OwR3uNbI5NYd19^c!PF(ob8?aUcE@q$8IegK6Keqc@y3=^4r9frE zjeQ=7Kf3mW-|*((Uwh;hC+^$MJtf+nC)VF?UPU%gZ}goEOdrb|6#29R44!EYM}vTpuFL-f5=C{5I#9=ct~kySPu10a2eSg zzkXP99ZjBDaqDJvE2*PLuFQeF z7QFpRtR_2k7R_Ps@pZ`7lH~oxRUDcee>-pB6I|_M*S22-8_U8T)-OB0zILp~CnIdb zkPVXix6tYGi2u%Ffg4@cxvS~JU=KEdhU~$0-z`1vD?;i&hSQesJ|<2DNZ(&u_gi3a z_3fU8ZW4#TZIAvgG9Y_d=(oR!Q@dm@+p?N`Vb5}}6!{HczM5?%W;I3rn-m(7J6kF* zqR8tdUJc62C^8&wCYr|pCFD5CIi)rYe4WS_-k^oPp>jZxedKQpas>e>p)cT#24^Sd zxPJEF-G4Q2rodTD*{@~qrND4^k@x2F?`DZcW$cs7tbVE zQM_LSm35qq>E1)}B?PO>+-J_B*nRkx)F@uI&3*7Mj!{WmkzMuI#qBnq?t*V7=s8(xe!sWO2E_#<(cy7xi#be z*6~g(4zm&>$e9kpdO`@*)eCMgkh)(gdM|W*7K?PO{_z~@Cv7MAe!VhY_@=NYUT#S| zetf3H5;j^}Z&-sgkPRi8sUldDt+-ms=9sa`qISv{u8u&FW(y;%2qp~{ZyJtUq7L|= zk4lET$UFY87Qf`}s~>hZcps*@{Vh$>!McmLFq(khyDPQ}6x>%<$KC7J^{p%gP|eIHYrEHzwseJ8oExuc*9fy|Dr9!sj@RujsAFa!fLa&UJ39!+ zzhIuV^Jeo=7di~I*BqEoA@+!>DMeAjKRE{o-@wgeEDiSCe}>2>^3fl$<)P*1(A`?e z*k~$etm>w9&o6=X|LXSDwMwirZDXrCPh#ldZi1u7CYuQmjJfZW(!$ep1r8FBv!Y&j zFFP|Y_eX|4|7SLtuJUc7KwtPYFhqjE#gx%JM(MA_7xQAx-se6`1g(p)28N>)QAndA zMug~krb&hLdWW4H5Di`LIr?9m*-tmx>{r9_OD#CZ`?6chj}AqjiXojMdmu=Ph_ty7 zfofOKY6|2XpFzlK^_V7eu_%_f18NC1YgLQOQqBi*Qe@vhI_Up|M-nKM>SE?>NL zRRhQuj)5c<66cWC-iu<2ZaT05C+;gBU@wQhokzb+l|QY}M&O!4JjDoUU_H0CK3r;( zOimSS!BlYasq|DuQ%wm9g0&|Tbjhb-3B77^<(fX&IVJf}|GxJ74p~WYsuo@gMQU!* zIVhZx$yQ#_+cmQjREP!uqcqP2bxO4qDM-)2o9UUtAaz4W*Wjt@X|8QOVa z9MA3NWBTW)bB-Ow)H26&$vK*y9QDreD{RfCJV%*x>3dPP)x@V%k~9Pes@lyG(swvK z51Xn8M*shu>|>QHOBk#60C+bvtifq~%|?k!;5BRtZxnqb zh~9-)#@w8~;Myc~ImRbw;VT@3zvK-@A7ubhmp#QoaG=?OAg;|^2a+&8Qiy>Q5|nqr z;4uZ&9MN2|K}?EG={?{FFP4^qjH=iRQpS#(Hgck{*@zU3w}eZ+ABDU!&?^`tjiFJG1=0qF=2$zE&wpl0ht)4?;f|zXsAuSq0_-dg;oY^zu9OCd*%LsOO*D zQOzs-O)v>|<9kRDCNg3xMWnnY52l-tj><>WGe<)^e=Gl4Rn1&+NvSkuK{Y@qq2|<0 zB#ksmUIF}|j*Yys#Gw~ww|zHz%|Z6WQX?QsR-+kl7|BKHz>Rf24@|%9uG-WRIH`~ey2V?Y08EBZQ8O$uNneI?>$SXx%s8f#eH4GGPjN^aFRrX55xq&! zti4?jq40|o-A4GYxw$^uZ1iJYn=ngJVF6%BPN$)Cc+F5)8)vx^hp%!joKqDcwZM3+ z3_oB-EK&#=SYm zkO-pD8@TWe{PL`v{QT|AS1S$eEgX|bk@}+)rxbAYB&9g`KdtP%XU{*k7P=N~RMntV zAC%qU_(J6y2N(k61SDN0Ho>}@gfQOYNrZ zWO1#DWu(ps0W_`_ieQ|3yvC!ifK+PQk^YsMkrI8*n1Sx=zWi9@1=jc!uAvSE+N#Mdu?0F`>20Sr z<&zWQwR!LM0{@gGJyA%m$wYW^!J_Jq1P#~0v4>Z#s}plubF?7llyPn79O+IP5(Ww9 z7_RJmA19M5W#npUHe8&5hZkokP)I0Sv7w9ZfFUJtHRM{^{CdpnHvR&i!`Q)CC_CJ9HHhEM^D2(XYIh&O^MJ6Ckg3%K%g<%hFW}$5w$7X?#nZK+KaV@%uy$k z7=ZLWBaApF5AU95hh7;I?M%=~p{T0XK{305YYm3MFsDofYq!7s--p3Pq-*_22_yza zJlOdhupGpuQk&)xD`K2&8kNS$L_y0*w1~5#Z7Nxqe&4lmEo|m;HnJjY1wW5QZ;97WW9LH3a++bb5v6vk%%3@+6di$`1Xn7R5`H)B5PVx z3Mv#mMfnGAS`zw)nOVf%>pk)=I_tk`INKJd2w$uh!bx;e_OZ1bHE8ABDg5&R}nSUq#jhHy|#<& zChRtbuI8hVvsP)0k|em)q!%V-?nz@kKkb3<*Wza|=@3;UMnwh*(KYI6!qHobh1>D6 z{rUceWCJm3(1VH&4R(ahCm6y4lkX3;82hk(q*GgKGO&Vig2L1GV-B*UUT`BPY~2x} zF2Za9!Q#SDf^Wmx1|tTlN~S;5!N!WQn0qwG`Im$gS&xt$Xm#-*;*FJlTG0mK`tNhW68!D#Q53m3Li&RCG(Tb3BmPz{)4b}&@T&suHQ+!yc z%orjeqm&i^-kM(K?@Rr8Ul<1ebsYx8&Vx2mL9Ik50cA02Sx(Ze0GtQ44X(VlFA^=i z6CN95QVJ+-jSLi&B{0&eqkquG0Uwi1$K+SEk`UG4JRy^f7=wur7zHC%ercK@`P|vK zJORcDYHd(X1}tw5Alv>kj_+^#dgLnNB5YfX#Yq+KOd}s*kDN7Z@Dp$_MiwUX6s7Fz zt&P$N)-H!lh&ibMa6pg0I<|o?&N(7#IzE%4b2iBIcSKNg#ukN4RRb>~M=pZB1yF=e zQ#6PZ7fxhsJsBrI*f%e+i~aU@T`(|{N-fu7%{ng1#+z-W)Pmu|({!i*pCt_V6X6-B z@QovvlIwgp7|5jc;8ZqD33UYbrlSYUso83Gdp{*vT2dMtdGy-y}sTqgL2qOs;CDI=ws@mM*I~b4PxSLaS351%pAXvi{!&sut zjkTh0A|sf!=@&cD3E4T>~oIrsFD(&x;yi)D25?2vV zV2ihH{I=Cr?^iddN@o|LeV6?xKHirhY}gh z=D$N3J3{ea>}dVz|31D~3bCRnOR2Da|M)*IKt+9lld%mEoQ=;fPP5_-%zd$^dLblR zgNS}nv77@D1zU}TfKTlFGuU7L^|U2yQ`TPr#gYSaQ~FjBF`R9bTHb3#M<;5^#`n`z zX<`fX_MsC}F&b0JsRWp>WQXE>66;`i$Z_2imkZ`93Eitb5w%FleaiZ*ld z?07DK&NapY=JaqeYCu?m99c4vUSH}>$E*K#cBWH~CfHKJ=0ah0bbnnd8nfPVjDJbd z>Z#*}96h@aBnDcdpnx(AKn!vG76%%vNiMtqa1amz0000pLjynnU~g2MDUSiBJZ~%Q z-;e|*NB6j7Gi=zB)&bAIrD9v#fRBtGV*7Wn`~W}^4OtNY+yW2}tM?>Z?>m)+4qvqsUYbO82#M5|2lM}p1pdXJ@eeZ{`%Fvn(T*i>HhWWzu$TFyEJuA z^M2&>cdrMnPweN})B4%Rp7&0V)%>sP;racmk9y~i+q&gJovDxc=X2lIbC2w2W7eyk z9X@@=c1Oqmw@$fJU$54sPwuaoAO1?)$MxAyeT&yB9cwn+Ou^`_uW9_v5y{#zCi_@} z`~BzN;}+UizYe!Ll@7ffSnkzHHClOHz0Lbb1e-QPg`> zkWpPhScm~e6If>wzeVAu;-4O>za8CIPSV(F=QQ&+@;4 zdB<9gxPK_*r|C@COPB5E?;c6B&-SrB^PY{XpS{~ezbVYz@8Y-Nuezl|kqS&bC(mqq zpI7^-mJ`GQY3O}b}h6qkL{h-hs<*hC*wT5q1(D_iE& ztc$=0HlAfx6@z$15N{0WdrFyauvgU~$nGd|%E5nbw^Oq$0v*_NmJ|HaRr_5&cQG~` ziz&?|szoGS@inFF-Aux>5O!b=Uss3Pr#~Cs2V0LG)?VtZrylHY(4qFS7N!y|^vHz_ z8$&{lVgS*bh}VPm=~stMEBT*ooCJxE_}I5Mke_j05P#>NueaGfyFXi3w3UJ?S%Ywi znUg7sN)n3e#UKwOZA&| zq9Pepfhkv&pD?pjlz68h501Eh7+U+^x~!eQa@&lqkbmBQH*USbcNO$(it}T}A9F6N z#=_?VwVq<;E`wpSmO}mg-6Gxa;&cBGk83ji^2fm%>?PIgVa5Axw}@$+ zmWvPX9*d%Lo9N<|?=PpeeB%ul)3-X_(rG>W16RiClbj0{#{#pNFUt8+lkfQL-qObQ z=6DJ}QYL80m~ru2V_Pw~cQEeOa#mnJwYsjscX9!|dZ`r8ecb0fuZc4%KUKDp2BsLea>aPyCg4aG^J=r)qEVxo@BLB6-GmcSHFz(z$cCdfd|FVHk#0ONm2qjv)z{w`Kzz&zbJHC#%a_HFpb5i^CiY ziIp&`YKvJqp2jBx4~gH(j0}5d+)%ceqnXJInzgnG%NLh(09j zPvQQLxDASEt{d*DVsPVj&g8;s7cwynL#ibV)*`Gf&XS5WTUYz^z2=zhNb5_Tsw4K_UAN7-z&m-%GY4H*cI?*lk{r6g` z(4#a`h5p4pCqUk^aqZi8x-e)%;w2194qRYpMduraSMmKWDZwY%|k~U{!`Hn}) zV=xSGm4NZ{&r}U~N37^LH~Fmsq8b_Ca5)S9yPnnA$A0CP*3hSiwiQD#Bw514LAjuc z_)({Ojr3xOMLq6I-w|bS~caSks2M(wCX*SvJiJ3qdmq;Z&r zA$k?i-+#FqM#U10(j7u#p%?!U8m2-q3tV>*iVC z^2I~>jOl>`Lwllgfpbebz*;Qm*LXf|@ge?dIrYR)HWIcLkH#~l2M!GMiHL41uRJ{_ zGRgg9R?jnwo_7ryye<|>*jPN6&XgWHF!CqU5WQ$643@vZgU9FI;Q4Q_HF}R7?F8JH z_kN&9;enP1K37HgmY1FbC%v?XWhO6j-Q(euI&&C?j~LCLFsb8I+GxG^prd3^UT)`uAw z5-MTj`^Dog1by?k!`<}o2VTIU&k;FxgTO|eJZUg~(lA6>!qaGm4z5G>dzGnb`6D7& z-#bixN4Ciu*gCu>+ejRRVFh0c=N0BO%MlBPj3XrKe;RMv%na_so!htyHGkm19n^@y~N%e<1hzcj3uV8*||1|4^qmQ#UVVkA83GgScz$2V1x*0I@`s+d+ zhrQ35)Y5Gn?q->Al#f4pV8BqH=(fo0*&%<2s|OZT{HYBbF_uoE-)X^xukOUW3xd* zGH7DK${0wBp;OwE?xToesNoiti;gLk*$J$=iXJ9mNU(%mf?6OEU(kT( z6h+XYESB08%$QrEs~mHXNw3J%da;H~ipSP*rGcxeGBTC|ZMlxRiXJ9mNbr`MZZ)H= zM&w$(4sT1)mKKeGC?hwve6v`$4%+;Ie_w^}9gFBuM(Ui!xozpVW)kkB8Ni^oL(f{3 z2QT*01BJ;I9e7t`#w}Tck|G5$g`k-ORc!_H0+VLv0(#)UP@m`}CyEs@Bd?>B8QoOW zB*b3JJu;InFb94NrHKxE^XOPhNz{Z~C;?&8dc3H)T?wpqp$}Xb3Kbm}T!Y1}+F{JI zUH4$Cvf!(Tkv@P@lG7{*p5yT>4@rkzg{#{^3KXnVKBZix2SSQDbF?N}l_o6K1#uXL zA%ha2;;|R46P4>)*cM&ti;W7T8errTT_g{}FeFtrWfVAlhBEHgtFK8!u~1S+M%D#! z7=|ID5;p;m&7zDt^<8in9U~xBRYbGq!qEltFosNHMG0RBxzcdz9}aNkeyGW{MG>1f zXIXHJ$B;M*!@RqFY7`@{%9&JkA=VZRMOAfuK~@vR-2B{24-_UytQv zENy8kdbR{4VBN(J6EGxI!V4~3Qj{w89$t)0whv$-?48m~WY%4A7=|HU7COJ!J?hl< z|HqYA;;$-+g%&^{w*n-)nA$E(wj)9+c>ibt>#dp9&F|!Ye(%!|{2lSt^zl9`;*0we z?;qXbzpWCnp@gZV9AwBzihPwbCXz&Dh7O!dZC882mpjPZPpw@rX}Y3XR7B@zq^nSt zW=JODnk~4>lSM&WgV9TtwhqHgE3POq>}^ahR=ouyfL~N01UgrcvLs8piic6A6;~9< zHNplU@KVMNbRn>e%lOh;IB9n&G4De#x$rACnyZcV${1=SX00%>Ixg@VXdTgf#G21Y3Wp~aa>QytqR%CBD0 z4`cFag%yR`(BgzWmvqr|#vM~_x!hn>-o~0e(swh)Q^jG0X~A0&u_C3urmAv~_Abh* zY?_o4t%{3^T$W^l?}|AGFA%C&jj`z*6egmqDHEp9TnMq-6yv{S#_x7Hfh&sls0ND0 z0cvzV)2B`k~rJJl5I@vz#l0C<;(^s4ykI6r&BV z0=X4{pzkfAPvy+%*L{|thEEQa_Hd`TsHTjPNaC@9|McIP6NsKH(U1nUm zikqxC)vwd727WH_M!msu4i>Ek1D!1e#R_s*tS=zhk_{CnQvd}K1@R`j!Ez2nvdh8b zVstB46Aa2XYM2NPA%^S^%^9n_k!^6C!;!3VFzVQ<(c@DKI+-S@HtCDbH|!}(PB)ni zj&q=rl@2BWTYXUt7KN%y57y#HI#igtYRWy_xzisx0<_7@SGF9?DPvMiNp*-t= ztkl^MT5-ODH`og*=U~xtF#5}+d;h-}|5HCmsS*4h_>b80F#b(L_eqtrLY`AH$49jg zwbGn*DU0a;%ERfQ3#qHh%KmG|-m9VMuXAZjGoNwVpPf^(I(`p^(^N089NC8BRms0507-zBrfoBeCSGmu zQ6vPr*@c*qd@F5dIp4nme0D}Sc{b&HUu8g_bKt5A) zHYlQGYXCBKs%%PV>vR+UlE1|5f00kii}DyoKIQZC+WCtkU&_k!<(#=TZYNIq3tTxX ze=N#>tCtgv$eYVQ^UDwN<{x?Gg{wsYlZr9vnryj3A?6}$spN-CM1JJ*FP?eFiM*3q z<*jx3!`A0Ngv_aYoDWV92ZF>YeR)=FXfsvF4?Jb1xHZkH_TonPrSS5V9zP{(ju`!DpR6r6`&#uDt%>)!L(g z>Y9wQV7vC<45jOVB+X3SK-v#GBXvo`$HK_s-njJq+mufTnq~SbA%13S>~JC3&%CW+ z1N0^2-VVX(n}A5}%qN3+K7}Q@6)#GqJ$UDK#YxGf^A{4CnJLdr$a!~XfJp9doF^g5 zb~WC#juNG%9~+aeAUqU5-jy%!R20pZRYL3amyPc442RB*JymMF7dkX^=tVTsqb3Vv z9k6jc^ek{$z;0aOq_r@Woc;{6=1H1lk#OJPTXk~lW1bVtjDpi%4up)B9Nj8H0UA=A z8)#Q_=!LxXXbgX-qGZo4A#V(v&h#@^o1%42@Ue&>ng|pgt>Ld#jj9>cOV3SN){XpD z;4kE(Lr{ZmAdQ@@bCn*OnMy;S*@6TK*=y*Aj$X*y8$>-W4y0tGHM7$LGa?=REIx-f zus$ac{dhsVsX;-$1r@^aaCo?xdE>Jge9)m=jBF1>%ixVA^}st3uIDt`{VpeXl58CP zJ-vD6Q`N6#&0~HbIUTRZ8-L33CtR#8=$9&t-blK*U@PZ~ERa%|f`8?6ZBY zn>@654)S+=d1E_VtSAM+9AnSknKPR}!0^tO!f#vu6afu=*OQH5is5IYBms_fNdfqYBj7SC<(Zc+&Kx_kywm zw~Kq=i>$J%&_Y0zt!e;n_X>Zza!bvGMxpx6)bu1y>hmlmQ$g7iSMrC9u05QZ{iqey z2!OI)4TJOi*hc<2XR67IwwnNt7}<1frh2ltw^{ov{S?q;s~Q0Hy{`J5J(Ozd13=lY z2EWFqezd54t_q&6w2Bw~I6||FzZ<00RQdp*pH~IN=i-R`)tOR%^`>-C6|s0qwJ5vP z2LS!QDl8t}kjcyBG_D46`r-wjk96~{cxqgrno|P+^nQ#R zsQuI`0NJ2UxHWYKK25AM7U* ztvW4MtJPZUL7Z&U>u$7?3E+8BTKLDDxO@y2K8g2Aus1U7yH;JQQ(9u0#)zq^@6n&u zNBnkbag&xcVSgo18H1j+qig03l7(F}bpIS}ozdBR?ufDpS+5e&$ z>Sn&i=RmTRS^1`mfL#{J$LGT0;$hl5@bNGT{aUioU&MNUg&nc#oY^vtzGz*%ojLj* zyeMD(_&Zmx(1mcCuh1Uhla+pb*qFZh*zzZcbcgZ&yjJJvHqMxzEkmL-S{o*(TPH{KWMJqnog~;N_Y+rAWm}z91sbx&a@XVs#U;fdR}!!F$dIJKji9M@o!x|-g{wP z9^M?vf7bqHvgRlA4h89Om4!WcF|eQFig9IM{&?)U@U49D40GlGa;#@cwtyfRl2q*- zR73_4uGdXwZo-Cmz8f=>i=1WgO4t9V|4{F;U4^!hF=eXA8GGh%l(*Rb4uyLqNq#wb z4GrFH<)GIr``0%ZHy8tU2~7(|mH` zBfCG9mAWtFQtxD3c#lg6!sfc^G4mG2^6tBMPmPw31d)+ za#-;csJN1=X@m@ZWtUp*Bg1iJ`R2;!-+EGi-bc{7@+XJB>OSuGP z2+sQpj5AY#+8~NICb287-n)4#i=DRhDC)oWMf-+NHza_24GJa-w%(DEcJWHobC|S@ zjS(Ecp>_T%y!|sb^!FK?$*xo(5+Q(NyI!12iP?OY=bPyCg`OawPeFft`B(1Fe!lbW zBAFipeVHGw_1kvJzWyltKeex4qF>XRq=)u@g+Dlk;Uk0&tZP z;<}@mZHVtS4dY$HcJ$`+x+*y636f*H*=`-CqGMsVaMw9QBhk%x5%Dg@l?2SYSg~De zDPutu4JO)%cC>A7q}S!t{M>kOLcZuYeIe|3v}=x%?d?Nq4{UEqy4FsBdOOwv2Sh{k>(WvmOQmpSW%mlt z`X7{iwt}7LNohe(t!i7}J9;GR!rIS_vh)wvNyVRPYrVJ6u>H)Qud@NHL*BdS?k24B z9sh}|u8w6WZ60}`Ex>tl=kUI&{(ctdZY=7wp)F004jqVwLiE~enL7$;%mqyF-@3QC z1)V&f15|o*;T}0J94^hXp?VqFcz*EN7*1J-n!4FF)~^>&|DfKbyP2qwx@lPTro^eW z7uVIij6O@C7*V?Ke5F5|K!MmlFkN8^AXn2Sw%_-A4P2dza|{3ibPLQ^x8pMktv}Q?Av8FaM`w*40+p7 z+vkoq)h`R&nM--1-<^Dr(rv#ne(q0HUyI@wk}I$@ip8Q9J>G%vM1Kehf`z;`xN?pM z?&nKacA_zCtIRxWs#8&OMvrc5duuFh`<``*Zh+4pOu?enoqo!DiXDMq9A4CG_(&F_ zTft)^=$l~53oaT(2LftlpE5CVYA4!KM~i%G61|KE{>H55pA0@vAKJvPaOTUzQLE(7 z!{KgWn!#HJY6<>O){0ikSDev{=2E)PPSHo&Zu5W{yKycvSoculU8VJ<H|WjGK!6?3x4m~ZnWZ?M!OcvdVgpdzK&?zv#}Hm8y#g!#9`y_aM|iXhYNdK z_NX5LuSB&5yHN*o3Bm5fJI(EMLfcIB`p|*A1BaWYL~a2L!3BYyU=?ks#m?$X5Q$EG zqb<#9g2#5xomuxI@ljw?UVEmLVwH0N)Wfwz1HaHbrwtuA5`_VUx9eZM9^3iijWMr6 z+3r?~mESZja|s>77I#70Pn2GN+_VwhW{zd!%vmFD{ zOl(aNStrpB+uu5Reg`FRy5jygBu}3I3PzSWg53k#CQc&dq{;8>be4VaD8?6@z#s5T z^#1E5c{6l9_`MU`kfS6Q;@MW8MlH5Kr*K6@Ud8=i50lr0%~^mP2(o<$c>UC6;N1sy zXyx2hZ!LhD==C=~WxC0oYL$-`oOcmuq|4K;;0OG-r-?=TV9_OSGs^2o&@kY%pYk>- zxIP9H@L9ZFvaOUs{m~Y0G?u+(UdBzIJpNhK{J@sL-QIYC4B9O1E9s49;IE$8hEbc} zWh9#y<((7D$o?z8S)Z~~!{?~CQJo4{Mw*F{&D5PwUFgOdyHd*jPJ(tC`Z#O@%bS6& zwbwUjE1S1ndTOVl9s%(Blz%N%Qx1KP?~?ELlUK=|r?6t=R;Y93gaWMgeN@(!q5=2J zY|NnR-1axYliSS3HHsb}uExd_ zP{{;YOW>Mpi{8doaBZex?F{F;t6tFttAr{ny27B6BPeC zYfA`7MkiTpo;Zl?N=-OGFQ^SQH~t+C)NH;~ z?8^%)k6e^dhFru*;FdrJcX7=wHIq=4U_M$GYNO_k!qQ%U&;OYg$LN9Z;~;cPlQi3B zJroATTn44P5T#V4M$2($d;6=TUg4#joKZ~@hys(ylLe#kc}X-`KhwWQUtrq!+Ks57^{$&my?#c*(PhLA2GCNarCf^jXR#@T*; zNDb`X+1|iSfPC%2ScQu#ppm$pyH8)eQZ7$X%x z`ybs7N(@O7#9GMCJJQ$+n6=;`s*;o15}QYwA0+&#DHo!Q~d`ilZdMnT6xjIOA-oC_<`W ziU6ev-6{z<0nI%LTv1g{+fN=bb8v9n9F!>=z>7XsN;~f$xRb>OW#3;V%=B$S(fHci zb3ztSZ9#)WQs&m@0_GPc4~N}-i;kIG;`({HAB>B{wcStI>qHlCMx0cXfzVB+L^}DHu#8*lcAt_yJWUW`J+f~;I7$rr{8k`U*n#^4ZO5Tg8-{ zE<9;UUgT>OQwOpv2Y~>FvRh)8jHq7Lgh7NdEWMQr$!DlN2a+j~jq_qGcs$Cn#I~ee zswOF%E}Ht< zS{b=fvH}5AOg8_?>W#Iu=nk-A zuNmmciIi+97y}d$8K6-SV3tyD!PQ{gn3SAR9Elm&I)Ka4O^Zo~*tGs+UHjUJZmhi| zbc72~z{0ro0wSb!@xrMqqO>zn9%PCMZ$dI#;uKlNH7^94BnEREyNl6hBt;nMF0HK) zf)$cdC5A&P>Dtir#wu6~VTP1klL-RADT$KAK?WtFBHUCj2A_LHC~9)&)Z`+hxn1V# z98jZ~*If%KkPo?g&E>P|Ot6Qi54rnNCH<`DeId0aIb#!2iqvAY_9Ed@f&!$jpGbhu zUw#up`4ESKxW}3iC7g^2PGDyqNzRNd(Mm-bd3+dYWx^H|hX!HKtyNl@o!OKqvSf;k zkaOJB2CJU^3Kf%&b5??z@l3(Va*m>=$gYQ?F6x6^-#x4iR4}X-0hKtoH*ne7OsS=e zQ&Qc0o2J#lkvR%1v1fvFA&6!nMT|5|R-IQyR6A)m!37$N>@(t-O1cG;Q~6yiMJkm? zD0%H(n5jleL}486EzM#V$0)xnG@M`j?nhzZdWlcno|ZTl1xbzLL3gNH+t zYZDo8*pf0xOd*^@BLE5vwkPvuVpD0gq*lbYf!sJElv6j*ATb3)vQV>l)q;@^V693~ z1RN<=El$TnO->?FSw2FtB0G7L-^GU(@zDIG;|m8A=NvF=Oc&cMqGd;bR**0e6;9er z@&TW{Bzi0+CV9ioT@-4_mgbm8RCajJ4kc{GI1A!x)Cd;Z&Q+( zHVujwFCPN(Xz-83Kqdxewc(>r^mBUFL|kh?-05KO`DD~~+3Z?Gr@jZe>WWgv;#!0^ zNFu6pY~s)+Vr^a%b#?N7**Fx+L;T#j=}4=_=cdSz+?CmNf5i96LK)UdW*OasFv zTsP)qo}U0jH4TSmb`CuVBKlH=FD*cbx%Hr~jZvTE0q zf|?PtfP?2e7E)4|STr^jA=o;Y0HUR1FEwS5 z++WcLNxlmjYI_hU?{L8-SQ5hCgNxD0))b7I{wW=(oEwo&H~&v~O$@}-EwDladzjYX z9C+iaElG=m$|z!_&QVvw-~JDi&90Gs_VsG<>E5m4FHQp-xm}Vx_=>$+@ z6K#oRNb5a9rHYiiqh_au_2($z0I{uEpge^W;QM#XYI@d-3h*t@O`g)a(ZH zF{*z2_}8Lc6}Vu+!9teS(6#~&%(?Aag8AOB_vzt{n~R0Lhnd0LyOWQeWiskpC!Ssy zd$imSGima`rTjV&rc1l{erU`bpW_GJw$WbDe{#Sw`DN#n?w+hACQtK3?c(I6d$lHH z&Y;Z_m4?t}+?o9~Zl23Y>D@;#-J0xtf8xLc*KA*gi<<_8iZ?FH>soYo90a@v|G2#G zmna+-$@2)ik)3@M`p;i34&*L)V{3daz@mp1!X>5(CzqBIpldg_+TJ2f*Rd_E1@Rlf zwKx_)x34CE_FgUBG+{LaCz4*MCgcpphdV)wNCRK_jr@vqY;g4Ou^sqaEH8Uftsm)X z9QR!6?a(P(7j(9Ns8hG-g+}FG$eOZ)t;Hts_MCBv;+8-JmYXA&D=f(UtiMNDV}rKq zAKQBIT>3G@%;Co7_}3GDtmj$0tMT86@@;ofpw8~gJ}i9xZE78dEuP9&^Rd~m?#ezm zx!(In9uEV#9@p=_aemwq*G=vbcw^#Y;wOBqj(bHswTr)->Os!3d{^ZDX%`o(@mLgp z_~Oju;nrk1r2Ivz>zgk#U*BGImB-hn{;8F59b6kHUV9glkJfyY;kR5W!V9>?WMCo3 zVAL?1rmEmy5YJo98k=>igU-*p-unrK>yhEb0RfGR0t&&IOi2Xkup%ftrq|eaR&4!; zS1!(KN4H0mlR4wo5|H8KHrF{Ou0ILZJ>7q6eP`q1_xFFD*s+uMv3U4M`ts8Gcz=1i z#QWCKkIKennR03W&?oiLJ{GtLr6Yr!^OM9o5mcLd-r`8xsR37akAev~l1Z`77J|Q&$eI6*Uf}Y0i!F=G{3L`=eTO1>Vzq z1^3FoBk29sXdj#+|E^lhY9f2mw1L>Xn#ZI|YWyGW#2>Y@>ccBqS&sWZEYHTJZ)v)M zHkfT*6q~su3^C+uu9z+mlH}}{Yv8X(w`+yh?_$TR`hSd`puqnIq1wQUvt-CE*DYeo zLX-;*jz@&yRIQ6vo&QnA)!wX2)To7IP8ABwOm2)wD6Y918Dul>^&DIL?xvePN9d+h zj7HXL0>o>MLEubOaG4qY=hv|az_NSTq@aK)0>xYzh-xvwP>I&yjJ5TWS&V-#=0Q&$aX<D|pa7Fw}RNllmV)*K|%qCQsn zHP>PH_@nq0^$f+T>6Aud6I#I_lp*61k)=Q}S*!o$&dd*5?PT4Cu5=d6L19B2B{A9< zO!)$hG<6I6WM}`~+|gR~&-^meQDAB{=tx2ZdW=i;64(taMhpqD#@hM5we8J|v#IkF zdN6jRl8&WCP`Pl)on843=R}G2Zb`D1jH5X>{;WTV)rU+E^Bo46+l7YgZxh6)r`$jJJXr@+}hU$Z_`?ucsH7uL}KoAfE0000( zGXy070A5vos^S8ukDsL5?>DI^5|nVXa5yKGTov^0Ul!aIT4sPfSAYLR$^ZanX3l5; z0QaD5!i9$L_16kF;pd1t;R6Uqyx>JiG-Cl4@aaF=Eo@84ZMS;+Bhu{mlaNM?UP=*1 z5Ufj*X`*5Y%SXSjG%%h_Dp`DB=x(82|v887LS60Klfe8f78a zv=hLsY>P1+W1g0cixa0|ra~~V?b{Rupg}!t$vISnBUO25vyP*qBsFc*U^Hp}ljZ*S z$|IjS_ryvjR~2Tz1LAk#UR<$>kHIs?p$73bE;}Z#F?erl+>5K5oGi?29N`Z-<H&@ms&o%qJM_+B)iN?c$}e11GmRo|yj-je<2CV>y2#k{+| zyRrU>BSIH_=9wDrdfx^1#g84W#{cc&5(IWwZ#SvL4|_AW>B+JGata5J_F#=hEv${P5_ND+}V8NanM_a58{0a>23q#E>{_w7ezT`Rtjt{p? z{gGZSMmacPef0Mm-;)=t&`@TLH_uYYj89Vl*~OdVh4Zn3jnCvO&VaQ(wks^!7bWCD z^>CrIuRqB!KxKedio$>K6Meqb-Nwxylh%WIOR^3t{LT;tcT_;U!4h(+Os7&t5}YI< zpj_E+yn!$GjuN|g;h1)+QUFWJ;t<` zo`M^(&i$;Pi(wst6`q?gDiteK}AaU<{`EQxi&u8(+rJGFN0SFk_xpH0TZ z#L~m#oMYj)T2Wwiib-IDG(dAP4bnmC5VON%$R<1+D!^cyUzWakY_?Z~b^>;4uPVJ8 z>7xZ1I>w&cXZ_V8A;2j|5pNgO1-mnT!Id2^guYMsvTil6Hs2^<`lpeg7DiQFB@JQZ zOala3ZUWM;g%6GBaDLTKYw;=bzKeyO$7|5HhS(95vg%;Yx|2NAP?h{yKHGHZlH4vD z*_T8}!tg$y4I(SZ4)kk6sBF6Qzl#sUA^6&gMwiQ^GfCjHjj6os#qa3X8XA0xV zM(ZN%31Dh!8DvpYBU>=7=nGi7Q?$fn+<;STF<@!hS9VFj(p5Ji=?aL9a$ybmHV%lT z!^;cMOK&qq+q(Rb^q=0a8bl+&2uKT$n*LQ@3(63pd^DU!uMn!dCP#Fn%Q)q2SZZ`( z>yP23R9wY~^A3vcm3=|L)r*!UZIvM)LO2R|zSy&_Eb6?$75B~WRTp%!wsKh1(?-ZD zOH*|S)OAjkE*+*V4-v@7R1-(7sTK>Rnp)qI>xkQ(&sRtZo?f45s#qsf6U=bZ6M6oEMv=&)9o0hb>w9&e*HVW?`&}&v?Wf%xqfxmY zh^HzHE468FdzL_8ulm*d%thN1Qx!yRviLxteyfgyI@Dy{#fr0AmLqNVkcwJL3(#U( z$9jc7ynjj14 z3tY;U=0n*~Dsz29D7=Vh^5u4#5RGljO1xTJuS&=zLv&0dg1xptMge*=|h5N$;v7W5Xg$;8H%jAb#bx7D&oJ2%*MAAerDYS(SD zkSl9-0I;~X(NSI-pQKa7)qlXq?lbTQ82HY zYoO6R?z;}IGSlK%v;k?IK45O3TBnRaA|j2QHaC6E{KnUsGWd@T(EWv}#wEJppsB^C zMpNC?a3b{uO%Mucu#*%Ntzfm&U}ZhqQ`=Kw2PH=E*E*&p*7S3You{j@PME3tP$6K^ zI){r%7T~|wnJ-`;8)s}J+_o=kX3G|#O(B!cKka==bhcm(wA^0Hm?|UZ@z$=#M*P}P z^cM&9t;<$YiC$fsyuehhp1P3T)QE2X)kjlb8?@HIdDCc48(XXF^!C+NCf0d#7Si^> zbw+vDDZ3ha!&P4L1RP!^k@u3w*P2eaUh>`Y~& z15)O#ZNB7nIM45ovzz+g>AZ$i;e@vSZ zGq%Ghd+j@|p`ASU=90ns{nhk-Y@1c}{^kbj{^@b>ORlf(rYT1~pD?pC-OOp_xI1;r*bz@w%k=ZLaoXiwlWfRbd^~Q+3sPej{nYEF-EfL-sID$er$3+a zJOh9JCVcwzeSGGT0ebPq(|>1$gPF$+)BMZ8KDgeOX7}H+9{w zf@5Wm!LEJ|21FNz|6*n;cfZ7Mr{fB6=zei3+_pcR5BSUCDE~cl`sbNtP89Z(&Sqv+ zLOt~0oA0tj5SJ z{ttckp+BV3X@R}=b#{3^Cb1V@sef}%&dJ=Zj=9sobvsLQa54(Oa}N4Q=EFw@#%$&E z)}N|}jrPi{D=vM-Y--B_+Yn#pR%JIGeV)3T?-x!L!*)0}aQ zr%C$j=z$lxk&uDRwf5kf5P@-mXS%q-#Ha0u|H~X)j9*%Y-{eu~O=YOfq=bCYxV(14jO?XKG%_IAmEFZCY37&%@)o=@%g9M9oxNw#!hUW*&f zUiaQj;RA=W5(7Vr{MtB=5`FySna^bO9-b@f`Q?mFGtm7|887^4NjjW(ka$=qmFwi2 zFcE*i->|{YgO7(@$!$qL{BXo>bnn9IOS+-#f3ipXe{+j7#_^%+<1;NL`Koa5#P#s< zxa3a}2FLCnscZSH8rk1~-0bgt)-g5gD_(znFCP7pGhyXE^1sowis@pRU&)8#;d5Ey9lVd4xIr27FlfbM28N6YUn zLg1z^b`#^Zfi6zUA@ru^Ir(?P3Gb9&s-8goh;0G7FgbA1owxkXIp*bx5|E5xr~(tv zjZ!NK);ne+p8-6-NC8-7(em0~4470Ob=KALc2=Ychr6C7pselTgc;Fpv$k~i&Q-(J zy6uvFuTAVEw0A6e*SGFEi6?D=iIgByH=3#EUGolA0wH8Rz2n(zn^ZNPy%?u%c5PFT zv><6+0ol4D0jCn8x=7r8_bfL=L!`C)2>?H?oZIb(r0Z?wd2)B8A=!n3An-DGsqT{( zIB&CZxH?sI`dKs{ou`jiLtitx}S{*cI*BE&DJV+gUU)E1S^hH>wBI_f_xw z=u6#iXR+WsH?@0+9eL@trN!`W#rSe?tisChc=P^p&@Cbd0CHV4zgn-!I4xobUb;wW zYhr^}m5{AVD9Gv$p~OSTx78BWBpVZ;a)@DSO3&QO_G-b)eN6|$r4*&Rt8kUzNWtb} z!-D%n**BM+BDWeP&G zP;-b#|MqqpETNQm>fU@H##T8??#lP#xn)c~uiGz^(y1H)Ku(JWkoMCJcDda?a17nc zVJ)_D4eypT%~J9sbk2dF7vs$W`lmq)t}C1{T{MI{ujsSowaJOrcx|4Gdt6g*2=(o0 zEy~gz50b!RH4~JtP)JcWj#GJu&6Q-P$mQ^T&Gq1!sDEV8c0YO-sIRYmlYx zc5`d~OW06U&VQY$_r+fIm-lepB^f&!0HA|~p?>rHC3?y8kLQZ&@mwJRmki^y$^jta zK_M~(DFD_{(qow-hc}om1bAt28-Sx1QEN-!UP_z;Nuz23oWtU+u~V?>0OKpmF~TP- z$WxUDI}8^{qp6E3HMMnJUvHu?qI@0uGau7!o3DRKHv}QAjysr=V@xzcEP(=|SeZr1 zI_|Kxggc)oz9>h>+svzUbg{=a#RDWKFlRK%Zz(|-5|lES0XbM>OSTR* z>BT6#FC7Z8@-W;XgZH#VAeKrp&@QYNF*$|aUvFS@n3QQOzeESt9fm zTaSof8e~M-z&I&@3dQ3XqpW~1E>>n)Sex=kkqM|TInKr0bBAf;(z1Y6DAho_vRaYn z^0^7p-*YlR`inJyofAXo{Bjd}oCLz6Fw$^O6b6B~KoFG`V5||h-0kZNZ2j(5uL{N} zQNevP-kUd{RWCNQV@o#x!>KjqIz|ItAcdSuiRN&{`K7Gbgx#uO_0qtwiv+!&M%aFKK4LUX(51b6LRne%2m`JSQ=ujs!a+LJTly5{bUKck0cl@b%x`LA8Df?avhS7~m#Q z=zxGZoCa77CD^7VkU|(|1({#3a+(juo|KHSM1UkwifW`s_@EVMr z+%mZ{IVki9d8sxLH_LUnp8ao+4iJr&K#xL>2^B;cfs*+JU*RY+0-yTr^xv#HR}hN1 zUSg?)NXgYquD!e=H9{+~B#QFwr5iVwR=9}48Ul6_C@Bg6r7&xRw2na$M1Fct#~H5A zHu%2%qEn6g?lgq|oqY=E@4X;d_hz>wqc{H1(p0gx6Ggdr!*g3RTi>_pqPGj5Z|+Wg z-WB_b=6&zJh2Ae9=2eb0R6voDJ4?Yp%sCoajDl$ZkR1qYjZgn0i7$RON3#o3svGPx z7Z&|9bx-a|Ijw*HcgFPA(H_9q?{5t%@$P+MWv{$*(XYk3l7kCdvwtUKoTDI%7Sst5 znqrCcFpN+NUurAo86gCo-02l=7ROvxs36^Xo-YIx_sq8J)E_YqP)MbQh=!C0A!lWt zrit4U2uwUmC#P`UGx7sKu8Sl9y6I$ z$Q$Z+-N>SbR4{s}pjDR8gIHH$_+sCPLymDKKt*IqOQA@4I@(drqAdntQ^9B|#`(AT zaH90C5g9;*6y;RdHw&Ma8{RTEB=x{8)_9!5Xo`^*Cxx0Ab*df6$2^eppTJZu0GKzC z3IIeW0Rnl=7SxuiyyOsNN6ZBY%5%iQ+QQ|GM4~En>Yo4q7%wE1fmnI zkq+&Fka#2%q=UR2a{hZ1a_PXNi39++I#I3HCGLO_LPI6c74OPCc|&WXsi{d%xxgxy z07RQO1%ROw1_=qqK?gOGrG**FId9=k3sd=GameOwnacn!O*8_)(uo0qPGO~&G9_@1 zM2H4KjR&RfBqnD*ToMqe;s5|{UKIarfdygSD@_q4AC+_E5RMW+1)YQ#q=qtvR~F(p zz!~s@V#7RIF^Nfal>{D4-v{@8dG4Dq>#u_7!iqpLm&+pOc99k zBH=~Ar5un;g!CBZw}e?F3ke$|&jY}CIFJctWCr0NX#fij&69F7A|}BY#z34WDkzfx zuB6sEQpeXqX0+KbMiOJ^ieoYGID*%PMm^bgrY%luATcx~ImEm8BiuKxkMduNHtP>m0_OLNNPN0QiZpO z=8c^|myjoCk=$btUO>{5v4BD_+GqiDK!N#?I#QcOb_^^0q{`PDk_u#;+(R89V#Qp} z7N`i|D$IbK9Q$jJ`%sSSO=lW0O;=Z{~#+%RJ-@N*$Cv>zz zbc~wvhjS7rf)Pkcl<Vkhx6(-&kAq8zY6&6&_Jw-&}%*V)&TS5WKv(HhG!!-p?;zM620X4WBO{UOAJFj!plVDQuKT-7k| zRlR`c5D)_Z1pqTc12zC)UR36&Ab{0*eHdE4!U1vw8-1ggnUP5&fG*pDsDF*I!$u-; z|IVv_00c$=XovvJpa1|H**2dbf>=CTPbbj{9q@pU@a#OD0VNj$V!+49a&vS{W|0|P zz7H9q!2Np%4PXH*s`xGiID=5^WT%}*O^DJyoia(1Y^Q0=jLYoOO-DLNh5#Xe0E7Sl zMraUg>;TakjBLsY$Mdaj_xHKB%GL=3{0Hzs26UMu4;pJ*UR~?v?O3-~%X+QpEnBH3 z&=i70+<|`tzzN@Xrukl8PcEklkB$117oW>F|K!U56k!_#!_JH?Em$K%kyL3R&T-Xe z2Y&d&wp zV^<4RqAyrum5=G_?1y{;3r!9qt)ix*$us~QRL!Fdl4(U(XG^1P9~Ym;JR9;sv42Sf zjfWZX^P8+Vns)l;xyG377)Kgqd7gxW0mWQZ7QKMD!lg|!@x<}6-*|T_<5oFLRNpX- zTY5G1bM;X=t&eUTe(HzGr)Cpu@b){VFcUjx;j}U*PBs?@sf{;IXbb|MKvZV(28i%Z zni@4CVQ(ZJm9!ni6js&&Tkqt8rR{twF$qZnAet{3abZ4ik$?ZqKMgV~Bcsoq%%vOj z*qN&{AJQ+VK1e>0&X?rr9J^5e6_sFJzy1>ER-qgRE45llEL1gD!_JpUkJfzO@v%Iz zS&A4L6Zu%w%Z?wnhWX}$NjMoe9Yf@_nWnLILM;(%9sG@@Cmr}FOgikWey~sXpUzX% zh5Q{9OKNADTdUqNLBX#ta+Z*cAVW*ZBY&8C%Mrz=un1mjz^0Xl`W)a9rZ~pbPru5r zr+j(iE8ywXKj*{D^>Ms>?Hrs-0-o%t&T>rY>7$e)C3CIZipE))veuTf%4N=Rhg&&V z&)Hf#(6ZGz)>^HT(op-B6_2wr4yDk>FShpB!88D~IjC<1r&G12LbkY+>D+ZH^KIsz zqhViqp3|+}D@U6%0_!zFa10BGSbbV&3JsLm z4s)T}!~@{Kl{e3=Gat{fN0qsZ^X9gt<~o5c1w*f!nM4>-rmWC6 z5Y?_5eYh>t_7g;?Bnb&}1|*=G)Wd|{l0ew)3Y6+NTO8iOHI3ywfDB!5IBdQ=Y))3{ zDv07pk_072VJ!&e4OO)sJjZOXiUJ0g6A?)yt<3(;-uIXe^yKeco!3!INe4h2Ns_vC za3q#Gc9si$KWlks-o$L@9hWTAK?Mw6u|M3_Cp6G2j4r+WtVLPl z7sPcw?sy~#9f~L53~O2?spd>K5P|0z>_x4h3iiqX&fP?>Bpm{AAW7OIU$ZGOh7ig6 z`pEX+;Jm==U43QF+^zJgGC>eWk|fI=Tm~2%>9T7~0iH=)D;5=A<5$X@zPt1aQbG_% zkR+ys@cqw}7VBneT^qUjyoYSa_B$9$47q7Cpv} z?ANIov`wd2iTiNM&)0)hw}=I`d3l`A?Rbv?;Tzloi6YsL*}!zmx-B@{C4;keO|R|i zrvPA&HZK;pDHS5R&^8AX4Km6>h3$mpk;&`&sXjo|W$(_n>zP59%fP>I-s*63dQV{{E6`>KKIcC>-zrY%RV_ zL(8!aJKeah&91^(%jl_-02j0Qs^=M%Or}~WC&x`dt$6#O)pe}u)@C~I(KyT%MZd^# z`7LgB1$>yZ7eZ@O2+%4ja@7vx&!FOpeDP1tTt|&=99(bS(M^KLwVula@NAAzUG;n* zrs21IUwprGM*G6$_Xyh%kYjO-suH@Y(bf|-MmiVT>UkL%Ys47js*$h-TRg2Iw_Wn? zFyjeU<;+Keo*qn87dOkB{@04fV*l1&6LP|-R#V6A=wkPMqkP7C7E_N4H*w*U&jKz= zM}7h)j&Apht*VPvxpCnpa&O85bL47ze&+vBk{A^gRMFtV?Nko3k>G*1!`teXQz?cF zw8c5HywuFlj?GnO)3Y3L*;w7MgM5$3qGYhPXRn3$BicTmzh<|JW-0{`-?cC6xv&${ zxC@ScUThNU6AQ1YTj+(mCWz^Flrw=&mLA%LzLo*828s*d@3V#wBFbx6_Y4qAKc{76WhMnVR6~%r0&tF;T7xPk zaiOkcj@pUYPL%C}3QJL){4P5|EP$ge@H;U^wvAlNW57Q>)OQhM+01b)C;L~~<#3B+ z>v(=dh>%sQ(l~xP;nq|`%p)zEHWdXL6nfP{mJG_-newEO`HWB9eriH>6CGh2bgY@k zt<*mkpIaL|re))w`%bp7@;d9&8Bi%N0`EZQXpa_f`AYDvCQH4(!PrL{$l3Peg>!`U z?bJ%Q1}lFq6+Eq-v%Gg8l16)0YTZAuQM;uD?iU}f{q4B}B0`!KMHBmnP)7OeGhWU- zoNahc(p&YmHlkkJqo_KiiKWQywS*arogRsPt428fs35JYUvx)9t^ zTN-dbG$E86;MML{6BQ#9apIU6Nd6;pjS&=5@)iuP_9?OS;4DFR!W3j)Aniyb+|8?| z*3s(#B(8hG$$(vXc7;|dRuOE6qXtj3#A=RHuF3GB2!t&$9!gllQPIHHG+O{J&Z6%& z&G=sGY_nha;zPGB>W@>=D1xpe^Y*+!zr^RrXKv7qsQI?zIuBo{J7SHf(z&zigLSLA zk_CIkMa}9Qg9`I6D~=<(6EQOy?=}gJxsJV@nm5YUe8&| z=#W*m;GO~pd*1E8SRdwVfkU%$4HH?mgMNFN^$fPidF%%-ps1g=kheo2|0qLoZZ+kM z&2-#dBQf`Ebbu!~a)I_ynM)I!rwU1zT?C*q8kdD65TBUz-w@ z`1}FghI{lim(!lTmtk}}%DF->ZSCv^wwnp@#gQqa_c01Uvr(%0yVGP%bD#fr2gHWm zFJb*aV6_WNJvNTlNx|0uQ zLkByxWR+uvT=-?c;G6VPu`SzO*cXQ|FIBBagM&ArK8ISnGcKwsNXfpm;v=#fl6x7(uW9rQOc zPC?+qht%SBt7((Jllp!nfqoh9^+Lvy-bE^C>EY>MX@yQS01DmIl)5BB+fYZlF>Q{R z4_dC&-b3a(TxD>o3sUs=4ANZ?#cfs=g**L{Ea_P=Rxd)!vq=c&Bv8!DRaQR z-}las+fJFrhtbqybk5aXURx~=4lH5c;$d*$_vgo(RZPtG{dh)tY29w%bo&uFd*SbW z%0;l~Y>~oP?-)&iY9B}0P(lzP3%x;qS=}x;^M}J0!o=6bhDh{K>%|rQt>iW%?ruBR z&CeM}5BEO7}Cc zHc2hU8@gp?Q${o47NN(*ipZiy1*WB?Ji_r;w~!mbl%Ugj!Fhs%ztwA_HpfJoTE)Z* z@Z@FbrEXUhcy+XQ7bRk?>GFZYU3l2^nrV6mz_Xsw_Y7On%54jxJ-vLk@YZut>*&9J zk=BBCl>_p>aq{{2I~cN8xP9voVQ5v;qV5%rC1&^EYp1#a$mwpJk0+0Vm5q;)>Rgjm zgt==b=iJWU&C->&ZZj*6<$5*n-`PNFh%24#1!wMpzGarNU4zl{Mp%1S>jBZhxm!{4 zAEHJYYve}%J477-GDqgrU)DcuMZp-FtnS!NU2{={JKF(Y(VO{@?~nVW&)ZG4jw!hx zmQa%ldvg8W<=nCGzcN}(Yw2sc04&wc$SKog)BzH-jhzq@sq`oYBF-bYpZI{U*4Sh4 zYE&g*5~I2n(7>qVBul**G8SYhs?s=DHP@5*z{-uv&f+kIGH1okDuF^C$%tz+Yig~W zV#X75x-fjG>rGFL(kt~wB^F!s_Qw*RjL(!;s$zuXq*n%%wv%@e69l!tgSjj z2UE~70w`-FLL(=ZN{xCxArZm`2CRgDC5Blj;;V2dh8Sp9m9>G9la0j1^Vh)6pj$mC zGQ&d%kFdmAm7{>LM#jA(2RzYH${DFLJI#39hB?|BErBY}uRsog;Z81B8&8%BH6}5N zIMJ4r<1NB_2AZ>HK-y`p-F_AGi$li~DdkpDVx-=J;ClEP>M0O&UT?))+p6fPKX^aEdVT^YQrjvA9>!5S&vAA&8w{V~Eil4%gsGfrb{< z^C~^;Reb$e6(}<2LWIkm-Z22>>NwDX2r?qE$NlL#_HRMh^$55SBoR(BISj;#4=S2d zz%{j1z_ky#gBXr80H$Z)(6x#{BTe7~>gBYf*TIXofMYW&%e(}ys?v6>2*D6b6w^Y> z@ZQT}TDYssa6XVTSkUG;!6>h7MMkL*6icvEgK$)0)&8w1^2(xPk+Fw$MS>$$=G+dY z4mzDwB5%P;m1wY>$xV383^<9yG3b{4Nj1PYTW*lFe7@gG10SWuAbhGrg)6eSIF8uK zS!+|$04gLxpbyiNpot+OV8?7Io`IRcD==SCfEWTdM;?SUD`e~XHN(6Td|VeFcksSE zP9}ULYNJ}pkNHPRGfc!8&03rRfc3;Gw>T~y_fBNNMM-05_=u<_NI}3P`;}=y00F|( zvbDxH_^pqlt&}`nWenmOi-KEO?MehCMiO%!r_u7sYjX9TwrTQ5VwoHn8RAurPgodB zyq+c1q^!n3xyAUnRM_#bsWH7-WBF*{3>1gz4m>uJWTlonu`^6)gMHWg{j2@bO71Y} zZ*}uz^3YHDSPvX1BIeRq1h9Qb@aPi9SDzkgE)4#Pc%AyV{NK429_70sn%c`xYt&Q0 zaasrBW9q-t+e$0;KNZ1eFYoEhC43A~nb->}+9=Kj-2oN=1=3cqF9C!@N`_DU2nKj-`cZJ^EcS zL(VSTPd=QJqx=<#-YAGfBXF0HdZ}1Uo&x8w&6OrNfDIOB77qi=Mwu$|B0*wK9-I>L zArJ{(k{Y3pN02}njwaMX!&6FTcj=w?vO^LHd?i7IV-2*MyV$9VGXgA3Ah7Mg^&+(cmNm(sp61N`>+%cjq+5ad82m{g{7Pz9dRTHRudIa zTCZ~8h>?X{g^B3Am-dZ=N)?eeODQ*0$`x8MvSly}f|LwEG4w90@o`vqkXt1cNE}9~ zCGt85Gt|!%ArX-SDrl7k!x3I$pJuT*ptEh1v?7W|Q%dcy5EP6vMVee|Az@Rcc9!Uo zv5>C!Nzw8~K`LG%t#(NehhT!0)oCOF3kX|!nE}r0G%gPCHcC>FgjnX=!DiVmM>aMpOkQ zyX&t(V5c~zk?&@Q%mIm`C>2EBaGjoGatq+Isb#25{(~atl#0_ZJ+iylN@9^YjZ#VE z2bjr1V$UQTYF%$ z7&JQ_y8}=6QDTb3ZurQH%cmz5;FmP zsG@`MS4Kdj9AeNQ)DzA*y+1hA9A&9U@fKXEs)d*CQ1J@Bs)zpH`f<{BmKi_FfPkzC%$#TctsWh`Po&AOXPN(chqU+~#OJTJA?^GR&b>#00%`Em zsXV;iN8bBJZaC)LxA(`c=;2nIH`}AP%V%=4yz>Euk^XzDftCLIIEJOl#;uYVIp$kJ zzfiPkKoBe|Qxoi?(&6U+u$ndS$0OdzoOPJS&-;ke2h-}`o@qLl#5(E`9)vV!No1qU zjv)yIuWvxsR#nM)>77JWa_z|6iThsf{DX~YJM~IGQ>|Z#KSM_U&?ySZysK0?D6=7t z;mYtB*m|f`L+%BN$|6=%x+0?=9j@^(PyTVgh#*qe>&w?D>nH0E`HSj<1j^g^FpwNs z7~^oK^^Q;+9$X!BDi8?9YtFXcWRjB(j4fUw z#*+Jh-U_?>?b<^`^|jpXQ+(ta*V#|RqK$^l{S+~6$p;YOnoK!2a}2cg^G5(U5D)_Z z1OP)r12zCaZ&a=*AOMu#n^8&rx&SmF$lqnB)uh%oS7tGQ?j|VAjTN+I6xRKFSpEPY zG&5E-0AK(F1hC+3+7}JDgsZ~Y7klXed%{mRKtRG-BvNw)5Q&q7|^gSZmu7Bew8225eVPV;&1}_^T4p zPf<^m(|_b&y!h{|NjXvT=FI$M@~HVT&2j(E${)Y@^&d9=13xYHW}gnfTw9<4Q+zzozkv3q4LxkS7kjqm-)Hg6^^NfZ_kQ^qDzC6-(dbfcnp zFHUKCj#_hSr^-(Zf!3O!}nd!hQTFGf_bfsd1G@Yv4UkMK{ zi64=bjgNPi=gCrAI?{G%B{U_V{%1hhttMQ2Ki=m+y?BKyyM!t@9Q8uiUGxL6qK02c&HAVF^ z>;3F^=GalE1qQr%pT38E2LD$k57zf)iSPYjQ+O1vAI0>L99)wYiRkx-<}UokvsTXCP_GLNVDNr^tU;=k&xBk z9NFra*COP@o|Vk-a1WC{LednqUofh0TPx_;=U=Bvw7$nHKFm%BH(8&rNVBxma}I#%v}dRkELj9-~LS~Hn@?wp$E3<`vd_$pbgTK@ZrYnT3^CG zB>w`J_S_ROXM_fNQ-g!kl~(j~l}TKaJl~zVBsNoAUbR7lnIWQ^9fxKFD#+@F6N5f^YSQvYi(q?o3n$+0vISBu|^ z`1946{Li+#oC~PVPF=nWn^P>I)f`9Jm+KSjH`WpZzPScdn*S7H3+|R&6NivC0MoYE zI-INE+#j?~RsML-1|wjmf5~7)OYjzgY?;kUTU^#8aX%~a=AU9S>`M)o!}}Gka1iTu zJNSnaIzpw_`(s>-$Nqc<4;vHlB%s5q>r4mBow@b?hNe~C+mAhld~>>&`~o@}Tc9vV zUV6I2b*_f~d*Ngi%=_@*n`^`NJO?Ej+oqcW)xqsc`yM@ZYXq(tq%9MmX;rU%Btz3FBLQc%rW5233q`9y!A#Y5>!=om zvOdKBp4EO?syz+?RDr)e+d9*Cv>Uv5hUQGWp}^GuZr0zEO$bA(v9)h&XGz?F^@DD_ zM7SmDyUr^Ru+IY3ldv zmcQ`Czrc(0qN+>l_Rd^=A-_CWuir9b%)bzBXJ0$*aZ74zCzop|?n`_2o?K<@9~#)F++zxi!S3jfnfLqPRb|bT{pf$tm zc5q8;`_I*I{>x9)W&r`T1P_jCe88`rzVz%TqYE<ll zRS&Ftl?JVl1yIze>H)Xg4PY;SyIsaZxCyrnr*AH`;1!a>aRG3*Y@fd(3lHQco!OmY z*#WIG1UlZ^7C294&fRvGp*E3DnJk@7>LXL_zHau)wM2zQ#;XsDdsSb!$j)e1R005M zSM|iY*~iriS^z+esvcSQyRus$4WOt|)dTKc$1D}H0LmKms-V`rj(Jwd1L$g0^#Hn8 z|IZE8Y5+iusvcPUZbnwf0%&Sf^#I~m&0vM>fNDl951@WkQzpnx=vGt%0BTqD#NzhN zxk4U5RHJ+qOuSt{Es}$|g#OlG-q1FkZRB|V zU?hXx=d|4U<`(iQSWkGJ78$;q27e#B)fhK!L1x2xsCqT5{i*X` zW}kW!y)q<`k>^v;zRQ^Xsn>6a-?5Dz`x;H)Bia5Xv)pg6 zpYGHDAEG76%hbG&FDLY6y&99_tbYpcZ44yw9v&q=z^$=+I*_=}6uc1S0^S|kX1v-W zzA>;HPX$fFkbS0xuC&j}mhWB&#Q1_C<>xn0z1)uQ?Fp1f^Gi(_-D%zIG_#H6*$2Y& zLGG_7+x6j8o;8i}UPkO{HLP8$wPAHyaa-2eST|O2!@9F-@Z{V%J{|;ah3OaJ=o2;Rz=1yaVj3>v^WQ=5%i(Rk-=^BYpJO9^z}6;`iCL^lNIj z-c8q$C!%2Z<5HspE^zL^n17SvI=sfoB3h0CjB>VZ*X1}i5p)sbc8Y8?`dlcGfH6b4|ZR^ zRr9~L#>mS@)x`~2(96)k5UkGPjNbD87Bqw+y6k=Uy*qaM2K*T`;iFY`1Am;^bQC~cyP zwbzUjF-g#p{#oCjk?q~a6negCt!NvrPIVP4YewX}kckmA6s0MIH|m2{qZU@!#V}}3 z`uZvk0d;q%zAk%nO;^k&)TpWffTmFe9sKT-z$AD7;8@_t>>&RI;|)`6IwnD{@IXI<@JO`lk8^&9y5vemLcO#JAgP~2A~iJ#7BIc01n$rU;lODls%V#;`dLLTq?7>AqN*E9 zB{sRhaUmIVd;<>Pl4@v~M<>aWD3a9!08Oe2lzOz=;R zkBd#C3IK7c5TtVqq}b)9wFQ%}+zcs|aSy9!$YcTZrm6*iAXS8#V9rln3yujL*c-bk zni?8FB`UL;sH0T`08Oe2WD_FLC6{wVPm8YGNE4)-7QB?&o!6ilRSf_%swxE~Z$T0_ z1`?W?M%HpDGlq&2)bo>7P^78{0Gd@5At++(st#_xHWRQR z^P1PxU7ro0G*v19FRIi^gs1D^B(h48L`k6L=|Sauo>Kbkfa+8=0MJjWAnEqMt5xiQ zGjqzf$8KJ$@2qaRcHRH#6`v0=5?mFKN*KxPf~_HiUD6f2hN2fY2iPM6cq9JRhBjYS z(g%YuH<|9FpoVlJ!QU@nK$;ae}_ zRf+`}6TzHf&9+IhGBx`yiDAr%Br?V;pS2&toI|C9DYWk7N8 zV{LC@0JS(>f&fZjHY4!0ffO^|+zFWk-ULXMXF=nIG3Hg zXLVF?l&{=;q&egZ>V6hDMqS;O?79P12xjFgRvzB^& z`|tHEM4=vn^O>NcntZB-MLHe*Fm1&fL8V=ZoE~hKLa^r0PdU7pz}|}H_oNZD@=#9< z5!dSW=w%n~(n3ip4QTfHFm_gOA<> zYHH(%RCSu3m4`0T{G99SCwA}}lXR^pQV;G$5+-O`8=H|b3S1L}Xj8Y5rrU!SfRL*z zR}un)F>E@Sq4U%SB-nw$mBhg~@LVGyyE_Dv5iah1AQYckl<+1Q6N*JLjnHuq-%N1- zBtQ(6aP-Vtjx6zKPYR=d`bZ@dlgWZ^^Sfx#mPBI+6sM>?#f+fH{=zIhUA&+6r%>5>!nGPU5veuO`;65cb4&IADKqK%{=j3oMo^lxu z8cepAjA$g8P%2lPSDq&J)(Dmo8tDrKSyCYuyb0vNgR3B8Kdm17*#Ni~K!QsvG1go# zTkj-v8|SB%eir9R>uglYf%NY|!JRp?1S)JV#AFEqfDtd&zq7VJ@IQNZI+|;x0aI!* zKm$USh=W2(G;r{t=zQIvn#pKW(V8SA<)qRigW1r<88ezU@tkU9Qux+Hq{jJXqLFY> zHh`0JMZjW^L1R||Yx;K;bX@>S^hku0xfozM&eaM9eF&6YRFT%q2uN{GpOYaXL1{1z zhU(U-^e-i8);UDW%*ONSm67Pjub=O{HFxpu z``Q1V%;CBZ=+z$bPyr%qghCTJ3kI~FlB^8qngY+O#CyC4te|7b?xK}KfIBU)rw0wEJ3gv=PCC$VvjP3nTi|N?cCXJ zO=;jh)EGgefN)4YqEovwK+c?)RP;Ihq`*34RBQ%GV=?cfNpm=K7a=5l2Cq`lJTghm z%|&Afr4p)1Vsavw*k-^BNC~iT)$<4Ux>{dU2B@f{P-#u3NXZViq~`S^j+Epy%Om2# zA<~}~(3~TZ1~c4UqQ+$cAt;$kN)1`%HKm02CfjedI&jcd)k=g3mX;x@=oKfE)h6D@ z#ZV5n(a8DY0_s<@pav)o-*3T7aq8#pc2tC}b;(zfVOb)hH=-I9&{r#ikGgh9(dc(UUJvO!Y6j znc!c3Gr>d(vtix30ZJpJcZgcuww~|FdTFRcH8ZyKDKI9bOdT(z)=S9gvcb`8Fz&rj z{~IjS^%~WDF|mSPA_~a3G?#Q7*Pv=TVRXJ&pYcDjcN?X4*w8KMfhom}bWbT!6hN8j zjyxylljvRaQn#l&0hD6t0FCy+@ywJ%xeaf^SxZl%5Nz_dQNpM2R zyTkpz4>hlgqNzNA30cQAl@lhrlK{eSq~H-M5k36>y^zV+Q*1~QK@=Ios;vccCDQGj z^37BSi#%HI?8RlBW%qu}yEkYUS~C*8$zq}ef`)dJ9FhywYfe3#;-W9{;`f0rNKndIHkb~@<7vK z%s2bgo5XD<7L8wRyso8R-vlU2XMipH7m6{|VusZnMvyEAS6We^xwh)Q-EZe{^~` zTEPmQwJDN~g+Po@@$O!O)P=o{3%2#h=}X3VS(>s3>wQ!Ngl>#YmP=gNKrcCc@(ihE zW1qWetv)E8o;wGOf2i-a^?7Y-u`9auRRU;y)dBWLHSG13aFf3B_nXWTTYc#tsrRnC zm9l4Oqus%h@E#=rjdS~;J#_-^P>T}eLuy*U+x;g3-ixwesQV@Uvg?`A6ix~lMF(k9 z%dLV`7U|gCLiTM0^pna}!^au$3LoKPwCyPYn!*VrF*s?jNXtziix;JwvH=!R%hmPp z$-5IyMup~qv&8{K2iG4Vhkd7@J{UZD8o5VZ{CnD)@*7!x)cB)cd&#d@6B0*waY3|` zCIuy9*pncnd6xJ0icbB1eLB|G$wRo;vz^V74>p-Jm!y#(g$(=L&Ak@|jlmUc#IO0H zmY+OXZy1w}rox!QGLhqZt_cL^PE9ULGay}nC7=0HPFsn`|B27KgH6WF)Ld&KOk>ZR z(~3h80`65>CD^V^n8&Mr4vDs9XD+ItCsgS(tM-qlr@9m4$e<}c%r$bwHGn3uWE`QD zdoG@l?S?nWd)cK?fuLF{H>4>CL=S*XH}Q%|P->OIyIgcRsD57gCyR9E&!YD@{YbMi zinN`xPW~ilIUNqNWKxo*;mjZ=WZW_EdS130PUqszd1`tFPk}&Uv)HUT%moTKDV*9$ zj&db`N|~R#a?;nu%BV0q)Z$%Wg!#yNTILV*J2RVS^%!P1S`62_SpFAnY-5exIDQZi z0{{d7LPP^K08kHAuPO_H$}i`xlVn7)v92E=9St^Ud{f*ECh(o4-RznbKpPSF|6le0 z0HQ+zMKl0-U;qS-Y#)CC2ymbK=Y&1s37;V7pC0Q8n(!q2fnc`&*<70~IW|rvHjegw zUxK*qyQ~cXP%T*eagH-!ppAAs_=qmrsBzO|GqKbuiPCmAYZIazs-I8nr+yoHYfYvZukYN3jcd%SFOGv6t zNg5OMKS|AhuV2KMrT#6h7QXd=!~CEA&&-}a>wmd)-?ttv%xAy(=C7keFAvX!|GeZ4 zC3JTV;miwtH{Tx4M^EOVnfct=9=^L}XXe*VKG1!B-~K+=Gl#G0^-HXLFaP?TOr8)W zC={~IWL#TLx@7Pc|qp75Pb;6!3x4zG zq-p2Z(F)z4TL1aqaKCh-c)@+(*|Ge7#FQh1QCI;?l1c}{ZKOy@^ktdlck$dYp!8Gf z1OM8wKX?vvo@*v0ZmcF?PU&E6;%>cJ`1xHt*9>U=RQdq9wm>PPJgq4d&lD&3EttGQ zrHlo(G_T6m%KFwZp!8Gf0~p&bCL*3<%R{g$V98l5Ww9iRYh9CHm93lgtztmvr`ZQT z{+LO`i6qt%P9|=laJAT`Rt90d&K6RBRnK*n=Brps?bRpws_4pk^UufsYt0+W=bJz0 z(7p84ge5V_t?xf&rh7Imsu*#VVuI6P-@2VSd6~I9z?)28cA{TJtURIyLT z?$Lg;T&Cg~uyM))*z3W4k3<)dy@V`cBY7%}-`294Rj8I!2LSc9N?H@Wxpu0h zAmSM=1>(d8F;C1dDoOVmY_-!By8%>sswIF0Tcw01wjqg@dIs4EA;H37-5h)cN)(i} zwP>o;1_1S)NyO$>dnEdBeSLI%gBlP{Mjv$FHM9D0Q+*{(34-BObQ4Z(b7W;R zad0hs{NL;H>SpZ`>q}!;hu&g4H7csuFJu2`-`KA1y7{gkJCNp2N2TTK%VLY39(xnCR96V!%h5lavt1<~`PB zZI^%JPA^{?xpQ{>d2!#wvOfa2XaKWto&2Z`JD0ki{bLbP%o7X}k?+*G^uQ;N?Q3%W zo*W)tPS0=ovLgl41pE6Uskg1u^-tqI=Nu2ML2LV3Jkm*9kg`Mzj++@S&QC8*<{slykSAHmBpAtM?dG@5e|Q>R<`>)#A{7QPNkvs71#n%8D4Cn;N#Z zo#d%YDT(%2A0DYq+aeHV)?Q{DWs?oPe-7Tm?7dGRwofgKcx;z&YQ(R$d$?zxhz|nQ z$f3>t?J)%23Om@Jz`$r%Pml3-DAUJEwnLP)&EsyIj{bD|gkqCl!Iu)ib|enJ;3~wr z{v9HoysS-KzIMGBm<90mdX?Iq{>fw4d2jonjLaHXWHawy7OWwwJ7HB=y&t;bPV;%k z()d1$^c&Iu7!CZYe|m><(e4{HwHE5W%>(SF`%HZ?q0iJ=hx;~_FW$6svz(C@%dP?~ zC)Acd{O!d_FRL+kBZ9;jPY1yov_EUFkna}#e1yA>sca{aLC4gxE!$s$ax&|6(QjyE z?eN?t9lxebfWe-y3CQ^#WewQBupY#k8s*QpIyoK!Jt5e6Z64w3aRHxC=^m#<7G^#9 zQ?gt1_7I&U1rs2Y`e-;KV9D{pKr0S8y@8mqOdhGaWFbzS~?^m`LEK#xwKD4MtCIL zc}H$HFS(DL^n#j{tSz|zS(BCAZC2nF)#GiqU*YIw;znR0Cu$eJaEdutS$!r*_e;4{ z%rE8rA9t&y9NXrG5ttyv5q>vr<`&Zu@F&(C6||>kA@&nK>r2U9%z%DdeYRy-$#Ri- z*Nos8B#V-^83{(_?*g8y_`fT&ZWNuxyy(}}2V%Etst0i=C%ubKbm zi5w@Z*I9ok7t{j)^_@z;xhvX~XnRWI&PhBs?cSjL7T@DG=Z2eK^b&0Uo<;Tn%01N* zK$xwUi}QE0w|J305}=#6{chh+@gB6WPg_eu|4=Te1_0`8l~lxP&u{07M22(SAXxHx zJP5uWd^)7T-ft<9`G9gyZ3Iwavnk2Etsz>Gw>gReuXmSh@&6%O5(EX#XPJh4`8WO^ zIxkPvpMU3k6?N#;EI_@dO3JCtCjP-Sr666<`GfuW<#@uEe~IyFW{&fxTYpb4*-xr| zRJX97TIHJY{cev%$NQ_p!=v7Pa65FgIq~faa$&TC= zrG7Hg=zXt`w9yiUOdLp@6GxdI+D*=UtGs;QkK`Ah^bT@~hYtU0-8*Cm)Q#ud_EETqC}kJ!oT85di(a z`fS`bgM?@^p!8Gf1IO|srB|_X%3~wctq0_r8OyegdTKWt+n`Za9RRvuHA~d<(Vt}^ zNSXd`3p*AGWz>&3TkD7imqF??T3r6#Chquj@T&KI6Ue?8pT3y*Q+H($U zJ3mn)NDLyR8q)gJ|7;uG^+Rs|8PJ`T=>79QDEr(AB2*`$uRczgYmY>6Gki(AUU%-M6t zy}#GF-H9E<{vA?Hb6NnXyww3a{bX-`jglgl*iwneSI;^Q5Fi%m7+SYEihTAd5?W-X zp6ZbP_tow_iS5+)%if@vdGoB<(jCjBc3B7{H4FiplcS(8 zXfR5lh#1MRsd=d093zxJ&ZWjm@|}K~sxzLFj4R1%Mc{-vgob3;O=U1&+B(JYsuULq zj%)v7(*T8s%#Z}ZYb))wqwdeAc?BS26F{JpDJB#N)Dk!Z;W=$3^C)uh+sq? z73Xdd))N^Mkf~XSYRwR9%a){)HK)S=P#Z6r{%>ZTWFHyU^BLPuEJqFLpV6oG-}>@z zxK@4`Gq$u;5eW^Pn&F2-O#g}_5vhV7FuPXr?7z14ziUpFUI(LO$r*#jJx#=^fP$${ z6>s03ld2F${+_A)rHQM#x_1}pmT|IUnn4sbElWBgLnw3NJr)6z+~k?Af2U4WUOm1G zmz8Ux`#>t0nn)5w%7hh%S`M0oKyDPbNeyz#mm$0=xcz~bx;3sq)#8*AAkjUV2VR#k?tK9>S485$fRZ7r&J3 z;PCbSqXHY$4^E%PEbE2;(KRrdat(f)lvo2^nh}Q1#KUS%u#%*6@@#({AOFO)AGOF& zZ+8spXqRr3A*P&?il-zoxgaRQTp^6#IZ)dSxK=U_j?BlI9z(r=6C@Odq{JR7!W1!6 zmE5hH@F|$hVi1s-BoMfG;WIjco-P~s&KHQ>JJ(Z*Rq#ztlF6Kia;znmTahpxihEdY z($OtfV`_~T-;;rCpz6(pQnl&0pRWIj*EqGD5Mca3U@_ZKA0A&lddzkd@U_e z&F+dIcC_HlsWwJu=cENHBvv<409yAY*; zf(J62D2jtjDe=}KEQg=`!pvDq;bUsb`T{igYF6&A*0o7gy1ct}^a{JR?KZxl!ixWW_YY-%_vpKyqYbVU-0N?<&!gz0p9Ocb z(lT$da@TFlNq?UFW#%uh9?_fT-EW%6XvW`b+MP-v)z^!1hk3#udeyr6BJT1MRzp8Y zH(fNa!f)}sIL=?y({s;{(fvK(22vsKHQvkMFM^e7PS%u7mTSl+$dkn}m@6WBlJ)jf zf1?kW!1VkQl!caOG$^E6xoj~(uow_tKw;#jw1*Ztg-Ju4LM~JVQldR2k!!vnoWzLq z5F)-&RdA+Jg|$F(5vBlyQcj{QcoT*<154a5EA4)%_)fT!5vrAEm4BYmEmutcx{R}^ z6j%%ykrRaSJB|rX33CqgUQ?aK{&4ly(S%=-U0)S`WR7vzZO(DZ3~xMUOShP;(C0QY{f@cjadOc-G)Eca<+HYe>cf zDIpmnki~#%qQ25B@T`YNv5ZN#}c2l zfjEy#D%et>n1zx!wkSEu-VGqq++c&bh6#Wu6%B+5IM68;&?rgtsL|ZH1YFX@g@R#7 zAw;ua%8PNRNLGmcXiWzwu?tOskufbFN+J7;V3wp)jX3k}zq7vTHxotim6*n4oJ4Mj z5Eg{e(g3pz>i7>mAHS~9u}*q~QZbVoH27joDrgi8%vxXWU#llb6)Y964B1SsIble` zV8Kse1j-1XHEjBH&bX*HSs$cMrQwX5ea3+YA*!_yP0RvN#{@A7PKH!eZO0yQ#s%-a zQX+iP`Xm2%8ykNM#?a=qp_`c+Yrj~Yq2r~;>D;UL!`SQ#8X{vz*3zK0NT5VP2IKw7 z_8sSTi||YMRMZV-%1x8}(KVg~xs&3>93nV=Atag>Sd=c~P4Mv46k=l|PMbgl(XEjo zNkW2)Fw)>$C!3>Je0{%z9$wXo(kx-(XiEe ziMTqUNP%iDJppUGsJT;F*wT(>y+xOgifC3}a!QB76XHPK+1aO&Z&z*d+k%-vz2NG%~q7o{QqJPDcOqy#1OX0WNsWqusJrP|Mo4G3xm?^4eTff7s0JR`Rt4ixEfeM}&G@ew~kh z^~qpLaF^tppt&?+u{M*5oJv~%&WQaUJfq4iskk|#ngo<;4UvKvd-0-_B2RwM>G|Nj zIc0ybZ1qO(%LUz$AXmbl>Qj{ofqV-^)bS-&g(*+y65;w|j18j7pIXgE=bgC6;7g z$E2X~!JtA&*^1z7tcS5;)Y8_f7lv;yge{V$E1Jnt0T+x)M9j5j*|0b?#a+qn;0pY| zYGGzd2ZJtg7M(~B5~63xE~D`Hd;Tw6U3+HY-qP5uQ8Z6TIvkToh{i9BP}X2O)srXD zv(^nwSBf>IUXd8)oWbM=@216)ObZ2WxG2uDRs+1WNe;>jNTr}pEm>T)7@H4rR&KZ` z&Z0ijlI2PpFks>3n8Zo;H~XTQfwMB%e5S@%Rw1l=B9i)Mi?p_8ug>&p6X_5&xw9Ka ziLb0A9bE*fHAGN|p2?&Tq_{TO9B!Pm8$gAwtWym%6_uK=JeJ^o$|iB@v7j#LIyk$n zlQC$NH*uB{i^$3BjZl+Q6S+N_!t)^@NRY@dwkOcC7jjatR6V#UoMm++ zaR@b~kYP}eOi%2P-Y?hDzcqD?G$6Togp9WX4U&r@+@8dlM|Tdf82p#ujT> zR7|FOk*nvb)qW zS^1=#6sd?e2q&lvIfYRyO<`C~*N?}jfQY9QgF9~_#stc1p__XgCrW1OlN&eJn~uq7 zJf3fEi4pX!=l<_$Hv^$bg9upQDTOab;Y&jIf&d4ZS&MvbTfmPJnf|pv9ibGhVHYe? zMTvqOZwxdrQmSe5qoF@(Ygp)(8~Y8cb9df?BG`)QjNN!f8LG`O|u z$P?Fekq*~5^~9&NqCt%21~bB-TOTCX3Dt7r``Obeo~l0wTQ=Z)0q)>jb5DUsnRKB5UYY!NZIm|)3` zSGKAYyF{uc82JXekx2GKijzvpNU93vzLOG*)f3U6QZ$qvFOySxCl#dN@DNW{ zD#9}t#X+Q%o?Eau6=X`es5C5rEJLjMmgmlM7X?YGt;Qu>Z7tw~NCc7tm~tM?geRBf zb(xJ;YqBot$xdPyGXJ(@B2O4f6H9{5L-nzTV~UNp67e}mfk6vdOyCS0*W%_G-TXVR z{E>xRrTtD!_C{QgNCB|th9Jzb;K z4h)aVHqqqOQ{wceY8_hDAsbmrb|#m zFXsnBMT}}xgl!mxDDA9c)~E(jj|^VDTT%XT#lvU-NRMhcX>pgCAh;Gj+#_FpXX2g! zfDjM^00RI+LL#MREzC@*4K$DJ-6El@grJcpDh9X=f$z#uyIVLI5_b{*Cjq99%f&lK1gg#ZAd z0kaVUfT}Zg3kX^X4Sd+m^Z&DKw{>^c59nJs%aF0CpqHzAwu}qeW#mq9TmckRTpH=< zOYqD4B_jWGXFfGuzti8E`s|K=>YtvQR;%juuTwu=`e}95D`@6_(&TcO^$)Ggsj2lI zd+N}2X&t-#e4hSZE;BVICm)kn7aubtH#;|(rC$1{o}sHA{g$FI(GY>L%E_(7BBirp zpaKlr4SX?)Qufh`5Bo6qw)TJeb1pqUj(@n)r~l@>Q}68l)H8=tndIqi|H#R&?U?T5 zep&h~U4Lwk^64DcJsbC5+>y2r{_}p>@xg~6m;^eh6m>|wLM7qv^{IlXYH-crm7AYb z{N~R!_~+;SV>YgKCL<&Up=-&~%E{KK%4-17Lr4~k7}8CQ8>BC0KAxuzG{b+!j4E@oyvM)PKnS3{C+CQ7ZzP~8V}If2^F zhPG=LOT+KT1NOLbC&f@{Egd`cASk#145AFII7k)y5HeLmKz&{3x#DWM^OWK4{=9d$ zQux{bT~(A&gI?1L`30Xja4<*ON`m{kGhd;G?+kvfZnvKfddQY?%mTUB(1xvMX(ne3 zoS^sEp~WLKBEp-;p^niK4jnKuGq>gLIu==00l~v$&?F0C40CMA`2EwH?(QA&`@6AI zqX`&UtxVg_o1Pf7+HF8i!CmvvsbgJq@!dNy^}f0uv||bNrEIKrZ!|Lth3e}Bafx)TflbPN?XH!Gn8`R^-YsrEe@~?KDJinMgSplL z0btLR0oq#Z*87#_*K39|lhU(m(!I1dlDxk*`FFm*vWgJ(m5{fm>Pl>~f?3EJ1I|C! z_D@Ik>TYzLbF786m=~RS*xV*wlfL8dZ8!l{Ckf$MCGZe8JaPne=a{s}@3>0v>0w_0 zE_Y7V6&te<20F-NfD_G@st!ja*v=g=bj7~i<1zlLn$$!JNN{Z-WT!)S69tt3e=dYO z&!MaBSk5gikdtT%Tae!~=nBFB+!Yc5AhNxh(%?oufIl3s=3he?LyLj=cf`K1%`yp@ z(y0pw@9G28t50{~ulng*zk<~rkyvFg;c^>Aeoa!`XkNw?gaI5mt! zt`W-)99`<+{LH9b6q9gA9!?yZa+GfTQ_Ai9v6`$zkQ6HUQz(q!xxu;RSIBXoUr z1#P+fB!`{8N*P0#0E_|Rox0O8y1=`mOtiMj7mMLlTYSD|pU!mgkjxl3s%#DW`dz#| zUA9hcly~~}-d&2O(T;AUI$!qp|FyG>5N|gfaAh}}bwMv2QQb;Vg+A;ZAn@%)<#fI zusgSXE&2gU7FFs2f5g6&ultNwqUGm)X?l({a1Fj8n|QWSh4@ZA%BEgfjmVJ38#@caX0%L4Fo8KpH~pJyK9PdF zrtE-tLy(J9B_?ARV}-D!{dT;i_rkfFbqI=_eJQB_0}OzbL(r? zIILra7aQ>nkY`Hei_(x%jd%;8d|6Ucduj+U67cc@h%9>Vt@O^*v-9@tr~=IMuilD- zG4Ne`1lBsV12#xQ*zHXw-tA$97bW1&#LQG^rD)9;cT-1zhW8-uyWU8k8#1>4v`w3c zm-o?RLSF<(LiDevsCAoig)SW*me7x6%1g2QaKMZZ($UX>8wFb((Gmj z2AvPzy@l4lw=eJ_dQD9lwObrR+F_CMx_A_C9{c+^F3S79xyt(Vx#fI*Zd4#&cXU4W zNe=O2yBU`$k3#6KSvzavZ&5^`r(Bu3b{is+C0;>I1m9mQaw-T;ff(kniftyS^&+@- zUR<~0=n#VIJK}P(CN&C)zN9CrC|ZO7f4{X0^>(|4%rm(O3Lw|-z4{JhJypu$kuq2j6+x?Dg&lzfYb3yPpLoEb4jkXMD{wEh%%_I= zc{;EMgE#gEF2EDJ@X5~S#C+@CJr9fG?UyOhwRXNsP}IT{{;+B57*O2@z$tYf>x_{3 zR}VK&M_N(bl&xEEL3o-2xgf!|7*Lfr*Xl6*AYB0B_npyP5Uu+WLS{`!1Lm#p!5b#+ zD9H;EMNf_h$CCcfdJ;?c84&mdDKeCTIf+ z?bc{^00iau{H`p_MLdYg2iDEck!-I$ApnDBnrwP9GJe1iLC1n-<^ z$r_k8aSkd~EvY<7LZ`{!Byn4vB91;-G}OXWi!UK(Hz%6EgM-I&((n4&mA=;VM`wubr_0#mB@W(@^* z(0BI7crh@y!J*@~yu45h-cHX}%zyZLuOd6ET6lu$W_D?*8L{`=E$Vz-Om_!V9y4>> zzUE5dhw+wgE2(4CL3lTn*}H zulXmN31+_z9D@^?qeForkyp3LnVFD~tJQ3PRa88OnEcEK0>KZDdqja)uxt^~^lzmw zwU59uUvhOr7?`ramU!Z>9}73%C4=4WJ)IWjML}^Cr9$IWK?rbn2^o)e;DN3eLpl54%+CO*{iQpq89Dd-ImQ9RA@$+LLPIl12Si(Fb6e1O=?d$Hc=9i8;w-H8 zj_J$@N_Lsc^)ADg$JfPf9@O1^Xc+BOeD@f)?vo@?FYiP$C*Ex**RUu&$=RkJ)DTI* zz}OSA2W)vJ%Se!~t6cW-GS{R|QX@-PoN?Ypjyn03+30=aK@lYDLcF~!3+2n!9=#V_ z@u;&CR|&r=fQwYvx5oCD2>x|?^LSZ2a1iER8mECb3zpxV*%^Y1X2_c6)<*1(0?w zSE$TorEIVnokxo12ihC|Zk1m!Y?i4!*|!W_@`i=8jI6<d#ft&;`@>RTmox%7vL|?Gil~yE!Sven@q8*%LHK6nE#+dp!aU){T;oC;f^;4 zn=S(JO*JW|O^Qp*D_}rwGW+K?ot89uP+OQ=HuL0jWS-lx;hlN@$r;dm_t!qtiEfGC zTWu%V1_zwAQs-d2x)?N|(5^E3=OZx8bV*ZYwt;~AMTC*kEX+L7GQ;FS*Y0Cp!o=Q& zFZMKaupde&dp0?~)fA)wBitWKA%E|N)zhF()ZXWClH;3Yw&I=LeEINTtug5CTlY>!uk9x79Z@3EVo){H0F?pz zcSZRiwy=yoWF0BJW?>+`h|u!R6es==AHO{mj-E|OX+YQ^lX%pRhw+IblI5-w`gb{Fu-F6Gc=B`<)%77Elwr}o zEx1&8$#eHX{Tsj5DEmj58=r>0-#JO?QbFgA6q0c+Q~mfoiomNj7_&iP{} z%C9)zL?UAsSgi1QiDuVIidS!3nxvpE1=Q%5sHxO`U&zwXzL0Ohw(pwIAJ1c8h; z>@OBBZK?#!fakjy`J;2bSwc=-Ff8WfH!FWYiKZ%?)7~)bMp7o@?*V#1w6Z0n;p{r&H4n2i{io47BpF28WmlOsv9R2e4 zh62_9eCOvoE4qys{(ded^zozo{S+niv%mRrw#XhbuTS=#c+h+eT}|lE3L>LP;2po1 zc=p3v4n072UUq^3k9VQ|%ls_!M@yD_&din;&|cGb{l+{W&QAECWH>VbJ?aJ(-=OU8 zjxU#(wZIWJloYhu82T_AYH_ubp4%k|=LwA+JINBmEm#l&~M6}%}*=fc8cx@s`Ru5<6B z3pO~;)&)F zXg`2(6#PqRvt<6sJ@w1K@{{r`Ul{}b&wBz$So!7GS0rg6P8visec{%=&wL8z5*t{=p$!8Gbjx_{Y>1X&#=sbe=0tv zeXjp8*35~YmU;|Yh59zrYG`!KBUAUGa^tAhuT{_wxQ*Ao7L5mThn@8Or*`FOl<+xx zMB}bi=~Ox|+g;tS9y=~1qxBv>b9vbE&GBqU=7f0b8U@Jns%&a-Ia z{8yqn`+xQGCs#M4Bb||t8oGRE4tD&FT}LNRRv*Dnoo;7Uc<+gJMETz_mG`RtxXv01 zxig~vQ%C==RB_BWSt#{a(nllOQC(Vm)%>5#&oOVK+L7XsA5XK5)W3Qs$?h}df)867 z#TFHp?~IyhmfP>-&rho_zqvP&QFQN~xyRs-%Jzw7jHg|Evu0#<>VB&C0#y!s^r{}E z-RsPmKkx1pfy&Ce%p<6Gc|=$X_~WS_Bi#M3Yh(CdxFK3=-1e&_Zuc_f;*Y7Q4)lmn zRrFFC9ea{;_3yObF;}as{J$LCbZ=_18Tot9TH}J3;fwxePA@K(eFaza*K+X=eewc` z1#w1}*y0#aYMD?oflSlLQM_?}(S2H|x#S;n7oc5S<{+ZMfC>n$_th>)S%pSZ>VSk5 zk*Oq9D8XKKYhp1IIQvUA2VlsQhL5NQ5V;4}26`~R+~Vxa$i&8-;Sd5nfoTh;9L9jy zYP>{R#u8d0o$sdrd-?O3x%ru%SPhpgYXk<~`!3;dW7+ZCJOZy;%xFw6RgB^`IOB#m z1@dD~KhLY_>R&a;r1!Wb8YBt&>3X(E*;3g3I}p)VxaDKRSsVZV@AJu<6(Ga{2>`P& zzlns2rz?hGoWiM|IF~?|e2z@EjsQq~kpC<&B3} zE|ZLZH5Qgr48@nZ+^X#ZmBkL+^i$8eAr>z1YEb4-mqlAr;7#vG_*(qJ=$P_Qy4_{ z8b^iHag~KQ1M$ooYb=-0DPjQt%`FlN3Sv%!EX8OOOzep{juzT(EnPBguBAUjE&%vu z(FuTn76XlpNVkw4*_qRF2lYnGAs$Oa)pl;VET9v`0sxv`Br$*z%m=adV5Uw9IT{kE zMnU6!j=ghsF1eZZcSHNHl|)I5lja)qAVsxQ7N7i zZ63zg#d8?`6JJ!{i|k(-dGVzOmC}Mh^^Jq4y=W{RA)A^Lj4mLY03>hA_~g(a=i}q< zbBlb+@d)r90|fFjEcG0rtT5Qdo-8EXAdSfD7v@~~GL}?+U(7xbt{HyqzZO&tH%g~U z8mLnMLTAWfnM5PGQyJ0Hm!`>Q+Dk5wx)(Z^yzw2_h)M-3%*CTzs69 z$w$vf&G63%oTd&$s1h=nRv=8)8e=(5c!_G53Ivo0A5kR08ru;GH)z8(P9}-c21CLv zjy!dy)D~OD*{Hz~Wwj8XnBF1<7ZV9HSUNDG%7zaGry4*8RzW!wGKpbfYe>tCB3v#T zO7UH*nGgvnY*r@|I31RO~*aDq*jfB*5PD>m`QbJGR!pXIiI|bC&MsrgU0OK_XSOm0T zsP|NhF+e(nA=TirZo6n|^3y!A0Usd;|ED3g8ERq`L@I^A0-5tz)kDIpsNNgBBT(Q6ND+;j zCA0OXcA19yiGkE=tGK5z2xd&7Ez4VIP6X4#<{UtFen&?dA5f|#E%v2 zy~gG&H}Z<5zQS8zj4Ju^!J~_5o;mkr2S`iD9Fga6P$y=*0pnT6q!l!z&(X{?*j*|Kaf3 zIfdpkrN@%qFx13jfr5J(&ZqW$mA+a1hOBFgEPcn}d2dkvzv}Vt`;B)1mdS=t%#e;P zs7N!rGje7{0l*NYg&`yoWnZr4N<4mvEJ`c^kj0{z=KV^{q5JH?q=HcJQ)t+9HZ7DTd2ImS(frvYZ0yQM) zJOEm^w_Iav%uKA`Mg1`!EjT#ZxQJ*rRFLZ!oXs2mh}kfJINd;os>>n6d#O%_j2KI7 z)q*rjl=regD~bk!DDW>+Dq=!xkrHzt(=AEjIYw|Wp@_haS-WF)!(T7-Lr+)?)-M_4 zng%#Ziy+?302&CjGe}i5(#0eUTcrRk`}T2)e~TMB+gA(RmO>a3qQS%(04gmMU@T&I zWTIS%ylNXbZ5Nm*2%;lGCw{DI{{ZGuTn0c&i)0jmp+G7CR0-*T(5aCMa#X4ju=xv6 znQQegG3;vC0Dz(v4WW_>D&Wqih|+E#LLBJo1bv?saEGEuxl`s`??XrepDbgvFp^8UCcPA4?_nD8twAtI0A*y?&VS|CHNRp^h1rZsfnRXD^L3c&@ zmcZ}Gve$Hxr0TLPOD&!M`*U6#xhJnY_ji8Dk-zGGraJ~n(uzZ%FpxRl_q_8a)7y0*Lf6)24@-N@WoAQ;*8TIvtKX%IhhCr%rJS%6*pZ>`8 zk<1Bsu(*;A5R*rb$Q$TN01R3xRSj^p2WQ}PuG0u4BTkSWWd=S{HtrQ1K7F+Lq`X{{ zp1HoygI)3!?5@rK@JE>w_#By1J;eIt_3n>tiZoBudn9BY+lc?E<|(W|iC4qlI)sj* ziHsYJB~3;h51^<#?ONDrc`|9rGf&mv6i`8`Hs#tB0G$ZBG}3dN)l~8KsD}__kQxHB zflz?RG6-FA!qQs7LQ6wP74zbHc?6!f+;AG=AYh~scQfoYSUoe;JVF!_%^n-*;?M<2 z)m06{mt0*Kfe-W+ovR7xD-}1!OO1!-$QSkD%)V!OOa8%gjGCxW3llwciaySkTGHIE z&P|eD5*gZ6MgBN{Otw{GGnL6E?7UZAp89A((WW5{H4Ah~0rrt{8ka`;EtiUKzFkpf zeDVZd`jo=x#b2@T3gK%7jlxdE^C;;|jT2~vkvUe@%w8x5Y96zk2b``Tw{7bL1KQb} zQ3e{haGrczcVz$C^3I2=n6D3nkzfTV^bIU)0q5tUtryyhzs7w(X9$}x=YoRuSwV^r zr)coy)S=E}?96P_av2g1jX!UX$ZPn(V1Y183#yt{4$Pb$E5D)YWZsz#iRZ_;a?WuC zT}B|0>F5+?Kq%7LstGe1C_F=P5x-Cl^s_bz%A4gOM1d|B2rZpQ3F(?TRF*eyAYuM9fg#HH2HVF~|vB`oew&`iYR?NR&Ei z3rw6>l!`TC6Jj|_i4FIhX~Gt@W}6DsUZ4WgmEBd@J#8LAsZ)V4M-2v?d5&kHR9crwO!wlpG^xJM{s#hN^z zB7yHGC+%eKXNDOv+Z@T@=?v|w%uUhx4y+xwj7eTn;)y2=RA~Y!l{i-|E@y4oaDVKD@{Yw5@p}q2qiS8*WHvcX}rY`d%yOXRs?yZ8oxF*?ZcwNA)#3 z7x1;4I+a~>tn)a+rm*UujWX{Wh8JxZy7G?qbj~`2NKj@Nw1w1`lkFN7>TV^PDw^T7 zKJ4ipe1fa>T%Sy(pGua6U z))k>k4?#ulC3TG9aO}>Vw`Z)pK`gWo;yMWg>7DH(qB@D454so0~K172;WXh#-PNK)~lJGSzV_TRy;}ya^k*S_>Q{Tq%>jH79-0Pj99W+N^d7mzTEr=6>!tpKVm z4Uaelx1vMpwr##Eypa-&#B{8^y28rE%`Nq8$Is)B62w>0!3MJ?OvlXXEW`w{9iNe6Y zmB^e4;j-gdizVfHl3D~~sKE)J_ZGvz$Q2*h!eGa+MI@%qKe!GZ&C;!O+tGRwE~Zy# zi;9k#m;#xH5cW~lS{q&8O%zp~=2`<5-(g^=cpq2laZ5K=lBEF}r0Ub{XBv6zRoLdXC(44uD>lZ7g68}X_uow4- zjbl@8HFw^6eS*V8)HM@dx@w6Xmz=QILneHrYtPVbe0+o~bC)|JWzx9RLEB~?fw z4bX_G#!`=>uQ0KWG^@u}eP%t3?GjCHkKGnDTM|w+sIhB0F@$LUj7zw3Dj(-BNxGj5 z@ad~}rv+@^^q_Zt1${)Booszf7jJ>vDD2idbWvwH3wqo7+qK`#>@8FFWM|fA=()k< zx%wQf0zlWfQ4;RLyNfhl{1wFRi`5Y?sb+ttt!9F%{UcFsd-^$LUO>8@8!sM3b|1 z$GR17Lv(LtOFxe#vHLM-&v&g^Yeo0V5}-&~BFbyHGv7`3(%>F1x7UeH{B=H0rvX0g zf&3At>gwiRvl0hY35l!0E5X9(#qe?C@MGn5Q5|8TUe|XY%tPe50R97`QAre;XQ_i^ z+qdF$jRfA>{1dbijFh&e{7YgtM7&S_^Qtjz$#vG&Eke}2ZGapmaH?!?@ zv~)Sg-!%1S(!%M$)LllbC2}5@@1`>`bdgoway#_0cS7q(qHmS#h1OdDTHq1WEu}78 zOf5WK=X%-PO$314e4rz>4odUg`L}10{M9yL_}_YppSzHk-4zQ9(`t{R3zPvf0PQ9k z33p|ahIjwY^5&jYzWRJDwymJI_A$8uX>vE^uAVY^)$X*I5hc0XdGWJjHG3z}b=$&j ziJo|(n z*-_LJ7qU7Vc$U)Jh+l?-=F9)^ zi}&aT`-UyUai8vokP3QJ{kwew%KnxL=FZip#yato&6uB0UQ%hSBL)u$vUIhfaww@~sr0VKQ1)|efvi{O*P~F{zDRxQeqVO#KD+{kU8wuG|_Kt zQGDAeOWv`o6=}Z&YkheN5$P@#FEz}O$Q%NBA48+Q@E0~8%GZA2bqWb~a-+%fZVFoV zBGNTJkuMxfc}SUqqYbZ#muM9Po-N%wL3SeBx@GT~?oGG6Y14~TU%6j6oI0}vatB}@ zL*^E6HtbXM?WXWKHBdF0N%w_3vlY7lhGLSD#nq?5BmvaHn1_%#yTyo)u6@B}Zf=6E zv~ksbB;~KZeI1Nc#FNUwV17gD9L#RWvHEKs?qL+#*SlKp%C5QPp|GmtSMjk@Y9}@W z?qJMA$Q@$}8P}YsO2~ zmQht&?SW3Rxxe(+9%_L|IFhXdo(drgcR&u%K6tUxU;Fk z9sWdz823LXrrTZny2r@R`TI`$-Q+A|U;a0ZJ3daVt6zPwy0dn}S^t~*d%_^Bzfa?q zUabP_^Ghut*o)Jy7a3{x^RTpIWy5^tynN&FIdkh7;GxFV0XIVro8r2fJz6$$t#`ca z1sje%i;s~y7oMjMNPj}#uX1Iy?Zxvsgh$h!g#W{I0OkJ5PJP>Yb@kY~sRKskNMV=- zdP=zrI7b?gje$}jVFpRTDjjbr>dBT1tkbtPKK<_ zjU`yDV;s~-iPAWbh@$KlzvrA8kMBF%r%9w>MmQQGb-++@NJ6=l5}<3)EMU0AaSzUh zub?{q(3WJOw`=q#Z_)Fq*^8Ob^AoGQV>Cwh8aw8c?dMrPJ<;gC-RbW z?LoLr#-!FyhzO8-98uPlu%sF^N;fGEae*Vbpcz{0=Ow^_A+Ew2IVET!k&bMjq+8`q zKe;ryYcZxBN)3owDMxt-;nJtUGB6BT!ic!5!SDOk2)Muba!0$5ul8G~dygSgV`m2$ zDUBt3bRKR&k%Q0Ynpl8P%-sCRZ7kmj?_(P@Y_sNkD-i}8eDwJYNu9%lqL5Zo7_*A` zv2o^c=*3Mmfg^Fpby$fQpb$ayv5*AKVXr1LwLjOJ`*ydEXc3{-*ePi+m5_`X?hb?z z|H)p|aYb}qhKYAC#)!ehQ!JuRsH8{& zG(NuA)?gWwE2c@xKth4ur3825$8HlY?F+{CX~v9yDyoIZ{*4cS6iO_Z#h}YUgmuBp z`PGdqG&O|JpoDT~;*uff1u2Rwo_UqT*hngyI{8@#u#96|<}{jE4Wv2jQQ8IAyMrMh zr&1|q$NJh+QMuN+w%~5K;xTX^OwA@)#pb8s1v}Krn2O>TNdrI>Bbj5lQ(+7Pi9m=V zCll+2QqPx`P@_y*8n&pvF z0r85YOd#)(d01dth+!lV0#T1-ihF5Iih)cZNRfRKt9Px|Og-Q+Pa=4fk_qcQ>lhIv zBmy9ckxW+aTH#+{4Tw=BWCD7R+P?$SKm;Or6Nq~x1@@R$Vi-vTKomZi_Pf>#rk?O9 zClgM}BMIW)T1jDF5r|PFWCGvK)HwjBx5=c1GQAJ!#eqzIU4!M6$!H8&24Ee3sS@8R za;-z@CY1Kt9{c{S$rs#qHA$mj1deJQrw}9~Q$#V`GXVsq872LM_+^08+E@0w{GVa} zB=bGhq3cg;%~Ad~x@iz`P7Z_FAK9$KKhXO^0|TZSJU#`!zDo9;kcRui=|4|*9Cv0j zPDjP?1R2CjLx3pMD+mV-UBWo)qTDf`4jtqDQOAQ!(qH7!pk|aZVZ$oZnB_Q42i1*M zD`TPM#|J_8^f#@#tH&Cl58S-OF195l^;_zP(~B<+%`e?A-!cQm9*hX}?B?*8y&=#W zfM7}O6tx*GSqj)LP z7$z|lqN(Yl`#w90tTx~O-Qe8liYnyS1m`_AmB6hzk~zFWf_ZQCM%4a277jl)rGdu0 zC|TY^0)T2U(1O?|C=lfo7+aaqGxu)#m-p#I|b%^{C8b-J3pc!YkPZBs)0c>- zXI89RCK4E=zGqBOP#GYFd8H_vJCNJV3KM~}#Q?elg&syI;k4^ul@3B+ENTuL0{@6G zEQ2~?!=U>AFbm3Z3ZfzgCZ2K?6BEHu3|xqNJl7J$$iSV>Gez_eEkPf!Oqgg~N011AwBb&+3a^L%wBUFjM*2rPD5fz8q8Q3)7Q|o~b-9U{^J7FPmBA@5 z^#pC0eob5lq7;N7C0JnN7o@>~ZC(;0PI5irG3nwSViCvI2sD5TZW(6IfD;l}hC<5` zQG>YywjGLaPU;!(hO6Ckv$Vrg@Z%S}1qTEfP5kXE1TOqyN|%{5eF#9D+O9wCTDlfN zutt=l#IeC9CCPItwEA|r$Jr9hX%+!l3>{b8_2}c|HzAWQ%24|=4=Y`o`QH(~uo<)k2f(;gVvgy+dd=t2xG+k5pl(>l8N>w8 zqnN>3TTj6b?Ijz_S5~stW;?c89X_KjW8rRkxWZ3ZMd|R%WP0r>fVP1e0BP7!xl<#m z@tlRU4rGVbF0{73F*1HJAUlj+#K8eH0S%)O+A@Lj$I@^>$Ya5`%BJiu3bba#kqT`+ zo?9yd5ExAf=i`c7o;D@`yRfkx=iW_v;@0#_X*1YY(CH7oapRaDav&qr1Gb1s-W zr0W!NBTv>A-Z02&CPc5s=ZG9r$0kblHLfQ17C+eI^*hODiC3_6n0R=&lo{H7OBoZZ z$4bGv0p+VPkXfgeaZDi$N|A&zNI-EHUq?gN1DPerDlX1PPI4V}8pV2?MCrXW2*7vF zDWywnyrZ&lBB6m^03bU{p&I0ok7+9abbBCqH+hwno(cz`s+@{wmxW0r%W#PTSfldL zZsk*#rYW$WHl!d9cHG945M(%Ftr!esN7UqWf&Z4T5D)_Z1OPHa1W*7_UsSCsX#$nk z=T$RvnYpgiF0B%L2p2g5VGw5K(;2Tmmi}WUXve>&U;nl{8P$P`r;eEk&%Dp z78={I-|Vm0Ke0V#wU<4^znRY$tJQl{q@5hZxnlVxA9}Z#a4kqlsa7FO%mW_>nJ382 zW#JM3J{L5H3%W7knsDP%uc$uT_e74(caCkb7@9X8WmYf%XBz~Qr_6_J&!&@Up;4{w z^&o)ItMIYEGnuQD5;yp4tF%KzvWcpLN%TU-)mCVmctCG{XX0x4PH|HWK{V1yfwL>Z z{W{#U$d0OE0g#iGo7K%jM4P>2X<7z>N{FiWSzB!<9kmQ)9|wRv7$n-t0AIgQ$uOpg4m&HBlG5mU{VE| zXc@D8-IDjIrDw360L53YRn#fir{b)Yn9GAD=&2jWDB}FSs4?F7BrrV-nHyVEmap)7js6RC2Tu6WYEwep^F%O<){;pezJDX5z z<-lfj+i67!V0m0)Z=WE%n8J{b(SS253Y{kp{EKWu|9H1h4%tt2W#T6eq>lhju z()7e${1X?Raha)zGYjLK6l_*c&&FZJ5@}Xt1IQD#gWJk8+Trz^OE6U4Rm|QyBkmp8AyN8PBwoT=0USFh$g+g;1Zb@40DTtxF zHfkDu&81auv1QxR4c-n4h}XFnR$4l%Dc*OlUTPSqqdg^EP#n;t`G8K`CS^JTB%gG$ z(R$au+*JqWV=Ip6!TQvmFBr~0cjL08Uw*@%a^<;luAEdyao_LA$}S6j|5M)>Luqca zOPR_;rCeUJd)}7h&GKytYKENld&f_);nA<97##L95MF4%vS(bqr>(?wu~mxFH$s&s zkhjh9$$2R3V1<>Syk|=RLi9wdP-JQ8q$2Yp^fXM1sAAf*HN>m_4Wh5=H_4anI$_Qt zhL~0UX+1bG&iq9tFGuHxeMP))d6(REHE9r zz&fYNodMLgja-)ojftJ#RBUVBUrDVGEkm8NnM3`2abMkm4^p$S6LY| zdu6VeX0Qv*t#?IO8`{+rYgE&j^RI)2BEG|m2j=6`D(q=Zj?M}3q}(~9(HvoZvLaWs zTW5;xcG%X5!S64%2XS}%z;Cx}U%`zbk-y__;oIJaSWbtQ=HJ%e@}-CD-v*cVuGuNM zUa=F1SuJO)*2%Cv6Rlm&4zHw*cvEd))|&)}yXxrOc60dy9xI6!Pu0{ao4tmdCnAD% zY>OoGStM-rpS(PGtzy3q&CF%9FL3c>@;gq|v#QN#I9OJMA+^-av_?5!UOe?bODD~l z(#0nxbyM0x-iR|E`IUu*W*gry2|~k_FSXT1&1}|}G_yJNBvt1X)y@9Ow!GHb>!AM7 zc~4GXbLK19BrSvHcUug$Lm6KHyAZb`ibT57J`~I~w&tv2Fq>O&cB>r@=MFO1iDvj4 zHo|q)_@U^XYBT0u2i&v~ohr1We1+_T#jL#%=>;G3xU#C{OzuiiBT$`EL$?IO9qwb(~@%MLlh7@1C zBSU9Y99~H)-Fd!ej$b&xiaF!SmlU&{?`59+^)3Eds@qH;Q~Fb4iOyDRt}v5 z1G1JTl=T8eTr9=`ajMNNa0Dr?pK8GbO*pXfM|EUJJtOUOljREDZ}z(E37raui{!7| z#hF;0Vf0XTkZ_LiQ46AmjBu0pl39j3=X`ouQz*JTcoHBjlw#B5P#KP=*?w+ z)5v`3rnUIZOb>upR`aSH+RpKplw8Wx@%u%jX7C>PfnCbSi~T@`rTw$G_OJX$k@n~Y zRbmWgb%BXt3mRjNFdGcZ0L?6PC}D4+BcTVa{@#-(wv* zY;;0rzk_$$9rF}sEcS&lKz-#|&aTA9F~3*K4;R?QFjTHQ5-0iMynM8c-#IpAocqIn zxepJM3aW_|Q$t2l>ZZDGs0(jwq2mGA_b<&UFAmBRkh%Sjf1roQ@d0mNUp z@8m84SkI&_7|Q(wwLRSaSH58*k1+OO!ZU`y=zj^HY-qf8LqkqUP*~Eatcw>jx>9V% zn*{Io^3DGEmsdq`;nX)4$ErjqROZ1p~Pn4cRQ@^Ta@XptK=Cr&yKTZqGHi{6ZmFzSB4h0U% zwx)Sba4z+eoh0n4aY6Ox+MpI0T^vQxUT z_QHY@*1!Z^nl8iQHMht)CUp@cu7P^!HNosqMf0;8$XG2%;JbP!og@*(cr;FjTOpZs zDA7O=?>xYCuA+D&!v0m_F>Z8I%=Q$p3LFWyZnqiozmFk~RB%lPQX_0Sq8(>H4Gs_u zUa>zTt_yG^X4t}_VrQu&m58uu`+bRl(~Cld8&i}#pS#++ZKG6tjS6j@5HU=;;yr4f z;ZgLj+-nrI?{LEM`Po9~Vd|H(#=R;jZO+&4*ZrPop1ojOq8N7_)>62IL|dkhvB3-? z3ourN0JfKo7AIYA?P8a(!tSpl=9wYe5`7cX*&dNe~{;uEM~BbeLCr#>jb2cGRC*EuHc z<0>LeCqpAE#FP8663e)Kx$-W2RzAZ`eWtj#pR||YmjisUxBUGIhhpJ(j65hyb+OOy z1-{$v!w~QHN6l_DdqyEnA2D5$E`Lz2ffrfdf=a~lLbjYZRHd6hKZ?X@B^2|#4}$!? zY}bMH=zqb17lYZC#5hQu(?UgHIHf^&iWm+jYpZPjBMiHJ^l^1Zjj#~Kbt18(*vfzY zUHP(Ex4QX7jV6@=1crGDiH(OYgt9Utj%AnKOrT;JVcN{WA8(zNiUNeB&;p^)^ zoV$BP&w{oxe>Q#ldgcrl?2*o$9^}2-c+EZqK>;E+$LwJYx@E^7*w(fM6Bz)P&u>rf z$=oS(9F?vFcIE59xGn4)`8x(}++w%pZ2_Uhp)>PAIr6@I#VvM`=HGmAUG5UY(tcUo z?>F4TuhZ1KmmOG$WVk{DfamLMw3@6$nQRCzs{?EI$jx!$`z}5CXMR`yS&6EC8Ry` z{0(lG2$#VAd_iN7@+kVo#=hUlTvya{2Qee#Ax$SE)+;Vt2S2r9vT-HykLwRZa27uO z^MM|{U#6W;)?BA3+8ZY0VYfL2{{eHh!rxoqhS{sGfA_?3_=O{DbQL~UVLN|4nR724 z+ohXN%IQ9LbgY#9zO%_NuO1Mdy8Xs67}_blg@ZBqbs|IesY3SU@j-%CeuGx1{dhhZr)Ke^XCoW7ECY^Ats!u8YFq%H^^+pyPkeiv(G{fqq9W+>`E+WI4r z(zV)&K=JYEA%KI##%il(viSB8;{4na1!dNc*^|b4;V)nMxaou0a-%9WGhfEJSuPCK zPgEfoi5vX&2uQQQeUhG=4D~)||HzFtm?5f@13vM5b_+&N4>5fW1a^(l?ea0x7BBjH zURg$$FMZQX%I8Oo))oujyK+bQ=Ns_#?pb@4?FdPKRLDFkU7d}*zXGLGoJKEr9eOFA zn#s3|MRTX)Fk*g))4G`l4xn@5Ub^$Y753J3CF4fLs2CQ%<1D6*OD`C~NOZTX9Gxk< zIFuckpH9N3Qh&}|DcKl06(iRF@9=Pxa$A|8=LvMZ?8r{ULx&F(e)$`J>7Ne$Pan^t z=%nP|42S;(a~czTgG*v*t9Jyge|B6LhW4jMIHTYGpZSeOXFbM!#hTwZ>7YXX@9t9I zN_Bqa)8zRXSzV9ecrZ@Pypj#jIr`ELb(8LL>6ucxJ6yY8qnDLP@tT5hfAxSZ?2UL> znbJvwOe~WaU>Rbl{WzWsr=M-=NA{fCu4Trkm^XAcAX`3g#llsZ?Dyl#7mhiUZ{EvN z*tBnFzE^F0*ST9}h!N|-v`fa%@v^Rmp%CTFCv>yIPX@lO8l{tSOm-?}Pz!zHX*`lk zVAG&#ykmT)DCNF$`g|TeL#IB8ubvw9VT`+ii01^~yHFeAv-CKaV)saO!IpgTs?ABv z@q~%e>ru-g;qRjktb4W;H%1x2=+GSfcdk9I>ArK$g}D{kPHx=;_ldkP=rz~)&!Sur z!(KxZlN*hSR(bWys3|$@cd~*@!pBVPY^U}rZX?Ww#_y{x7UMgC(2LpIpDTuf5b-d( zd;ZHVyo@7T_z&md&YrSOAgKNJVI|gS^+sI#^kwUM4%u@Q@T+z-Ega9F_1jmK%&X@7 ztUoDVHqv-t;^U^)^%*^`64ZMeOr@YLY=`fakMTAbtL7SH`YYE=gV|+@&S~CuO{vsT z&r}#S$CoC?5gotVuhs_{g>m~lf;w+IrEDNQe(bg}EMKW?m%uR$Q=*Dp7293XJ_M58 zIF4dE>KV(Gu*G2;M_&vsFYJ4<;wpNl-3aBncm!3|7V#DUZL)m&idw#?;gVWf9r=@C z+3m+C!yeVOf$=vv{Y%Pqhh_1tIHPg|8iB^+F4D*1hIu_^?4KL^)rc!QNCMEHvfH*yG&cOkGee{i3+q{hR zqgr1km@s{cG(M{#p-~ysKYa4=C;hJU!A|FgcU4cw3&dXCSU1-gbs>U%LGd0GK@^`} z*FSac=$mfSij)(!?>jO#?oJ{#caN490ejFS{$^i7oj;l@JeTBgh`%7d;JWS;@4r3p zOB~ODWCqOPgbUhS#-~8s?EeyO4cXj#WHvFIW$gEoA8_0U2XlYOQA_57`ttsq_LQT% z%)|ghBYx-L%VHG8WbqU>(V@*+htxx+^;>30HdYE4n~Lf=9sN93R~a}<{fbrbmqd)O zqo$*Xuf7>}4SMLHu{~t-KVy+~d5*#$0Ym@ypo~WLlLgx9g-s=yRp#=*nBm z!B+<1-TO9#QhGhZ72laIhmN#Z#{yl#i4^M(o5UknuAlwt1wtI8Z6<*^!GBAdy@2N* zwgQOISnPtwGNWgSl05o>Jz|^ zInF^p>HW;=PUIMwPd?8=Fy5tt0XSK@x$zlvdme25@BGbE^s76)t&`bEB?(*VZjgZ~ z3W?STjMxOu5b86}<<42wxIhC*B^XaK^u1_mzkwj}IjNA-NIrR9H7MLbTY`32Ryrz@IGt}v=+GA%3WLc) zqA8_`2k{oUSSyMWh{}E|N0+h%>K?7(wt$ihMUMCZRD)3psgkc%-dm_lT* zc}XJ01HdL2$DGn{TIw}#vOz^mdMWB$36<6$bb@1~Aw>AUk98)Rg48j|5L_`Ki85B9 z*bz0u3DJ4(l9s#(1QAWCo@;e+X?;L9Q;uweAZq&kBUezsW75gs$jO483hP5sP>Rfw znkAkLtFKvEx&%WES_~WX_C4-3@Lnm2fxdo2$fcSy(9qbDL4_!9cL$a6?u(PTBBuM> zBiG3?n=0^T+k&hlYUC!YDlGz86KH?)loFBBL=y2H&}5NO5kWX%mD(uC^AemZBB368 zn&7!)LDX&r*qn{2D0)hu+}|I$N~A(y3Gzv(V@(SNIMPWEVdtAbQoo7hl%xPZn?R-- zQ$8L-cydyMYskwBwSI8OpmQ|%h2F9{C`d&@DgIjy8Yip-VbA1b32ZE?8gzo%#wBYm z0>b2)6zJ@?^C{4bi4q{8F-^``Yz8`LlnL#tOrYA$iYqS*<2*W=Jn0(hto7B06+n$Z zS-)~m)s_sRR6t_9t=Nsumw*U7v|&yn^8Qkugi6#JN>p8Ngn*DNTy895-T9wDS-&+; z@J&>cv8NU>D>Uty3&xh3r)DM4)NkTbGDs$ZMfIwRi>#pjX|3i=4c1NqqG!qG)Pv2m z03(w(4vyqXwzx~U0!43j>#7M8%q4vUdO`IaC6)wrlcvP9e{-kUO}UvlbFzj+QwfC> zyM&qxPL3DaH?y03DKz$=;F~@J=etl4LNR){VBbwy%KEo^)I_ki5yF%+=h#xFZwQrP zXtzCbO8O^y$pi_E%|NIO9%47K%S{t`rrjALG`8BvLJI&Klyi|qIwoPkq%E@TKVtah zOMLMO??36`M=bxbY9H-`adJiP!i5soC7KWvoh%#t&yHyAD{@yvGieH^P6(R6FU&r*!?%-Qa0o zdO`t4gJ@4hmvW>Ca0-JUIRbLQU^7kP^z80H~x_9;vXZ3Zy#gwv9i~ za^c%XKz+2o_TdNT!s)+9t~+~6veICinvg9LR4@S)Fc<9}1hc^Z_zCoTmo7Bg0=B{A zL{0*quqg0Uglq?=&F3JtpUyDz5<@b%l5d=95=_>xk#blljK>kS{K*Rrs#*O1zcQ&? z_D8M5Upn*QWc!V@HO(!l6N5enV=Ez{fn>PkDEx0oPe$OmOVK4~mPW8Yb){9NJ;ZvB zo7!#;1RI1kOLK$`%d^*-q8eaKa}qQYku~c}9@BRM@sGKL`D^+YQri=jP#8xDwtVLc_RF_r|cn_n1*Y44Uy!pRM4gC(kMTy0wY04lMD~e=< zMAwAmYaN2kJ;e~bp3>Bw=VVbPi>w8NgvL;t8K!8h2{;k(Ghys*lQr7#R_jy8?>}3b zwG-%Qqu(G@SoT|U)!wBg&ZKe(QPUa)-DWm}|Ni^;)yFU|1t&L?lxQG@U81IA2C*!X zDM`lEC&!NDIyvrsYcg(uX14_c2hR}2NoqFJv(>OU4ld=NWQ=P|Dqd5BOgVyPd2N7G zdm%p5>zwZClweA=B{Q?hOjxMaWxcTp6w{-*HMHM1=-)myg=PBDJ6!ZAJ2=9}qLSM%3MXHq-`qcKmd75>t0If0Tb8o5EW~P(MVtYWyqq}JmyA$7< z$9xQmpo#jJw1`L)^mbIF*;I-}xE*~)Vvj*cn~fsj*LbRlpj?xqSYr{hQ?6_Habo~7 zy_al;UUX9i%HB(<`CtZ4G2O{F{mn%)tDl1+!~k)@ zg_C+Sgcv!e0Wjcf43CL1?58r-m3k~t5{o^@?HMaXrGug|r}m>a?)@Y-`0_Fm&7-h? zjGl)5bm$NE_T27&+d1kByIS+Nq%@920%*simDFK`t0)L~iHu?Uc@vD2+WG$>-*{Ok zbX>=LAubdM2C_6r&6j|(XkCQG$NO^=FMy5@^l^hr>)hJKiwMsTBM0g+AMs- zxi{w!z5t5>{yZu)wofEp9^WgU5XLY5aYyxBDlqQZ2g@@x=^q<4wC^NyXH~)A6{63t z9{fx_QBxS_@+($({Ljh9Kwu#CG~EEr(X{0!b#;-Y7DRFJ16AI#NV(|ZcE35e&9eRY zc<=3`t+~;i6p_qHGyw-O&M5~F%7{%0@QSYn<5Ynv#>egv^l&nqt7Va-8j;ntMF)JY4N0aD~YL? ziz#&uBBZroEydY$Y?!OA5}Q9L0{rKuZplCU#kkeJzulO%M$+g60nQ>Zf>m2D>Kk;7 zyyS4u^ZDELCq%VtHqU9~!1NDe#H;`+lh7sA7&xicNI+4~ERuNGue`34y|5)b6W2sj zwF;bUq~I+=%0inkh$JzqNFJWi!puzA{*Z~W#T<)LHKeR7y50&&&mcr5=xWgUW_qcl zT<8v9=5rXpC{>vt+=9rw9C?#3_^duk)@qba)Mj9{oP)`lP&u18>LyNsJ!B*g&|&jY z5}HneC?w5;iwQWxsMOQc5Q3OvB#%gG^HIcxPS&BKvLPD%68 z%w|Ej6faD{BuZfmveh1FZ0u&G$)i;o7+cD57!_$DlHO7*hb9U(wmEuIPf~`=@V^bK zd^*#GhayM3P@JlTGP%QI5-hl;+}L^4IU_L-LGlbOgOG6E6>3yC4XI*>iY<8t@~Amw zk3#gGY^8}xP6$VFsTVM9dNj}3w|E{khD_~j{Bkg-+Ds>>BC(#RNOmk_RC4i@4x%XX zdctZx(_S2M^{JTFaym0gSd4HfY7&r2;+vH#oi&Rfv=|CRT?3|R4=@AzQN~YPB)pL! zo*vx@X#8;G_OzNDnUF6f!6t-`0{b-Mp9C@`Lurj^Y7L_ekTg?^)ir|v^rWT9kTGi- z(samwQmA2WoNlMw5)8EW6AsvTjelB#4wR^LcXX90#O5oTEC~v6riFn(3J9=d$_Ysn zbo-!XhUL%eT3tv6O(;<>he;3?13sZcR=L(tBgMiBUxKPBN_7D>oK|oR=xjH1$||1G zS2MT_Y8(`qb5|tfpMt3cIaHPV)8*8QMqo&Y1LcMMC$4a@)|(5Jbf_wKPRt=LxEH%+ zT41L1=ssF-j0$#Y)e`&MjOJ2`->t#G;6znNJ|=X+m0sj^9h%A=b+fKLFo03s&6yzr zKqk*hHPA z2#H~*Z!JhBX?-Dub2EpKv4~Pp)+7Y7e$|6`rA(ff0QIjyGB&6%rYQ>wjwfqheVZiP@Rm56rFK179pWmu(6dEB0%EIQs5IwWF!5R0&pj}4H4Chgv(_WKH#-ZIMh*|=0d&Tu80oHuHa(+E2n z0vkd|&9js-P~4h~HI|oR;i)QDdH+XjW(~YT;BuCTB^RR89~OuxLSv%I+Crxq!21y29gjaOI?Y z*q0C9NbUgM5D)_Z2LMt-12+I*UR3?6LZH=o{a9MQ#*-wJCV>QUPcjDQ3i@p;fchYu zPGHA1-@nl61AwZTvmyY11}JxwB@#UQxd|;i7QTh&@bzcA-hpKhvhapT%Uf)6Z@Dcm zb6$j-zn7J5{LfCJkbR0ZZ$32%2HwECc*nag*MS#t$X$0_bs-JiDR-7Nd_#~*7=8c% znE|Mg0x;aN6HrQ)YS9ziCVx?%hDw~uQ&VgjQfkZ5ajt{ic$)zexUD2@ zw1g(;M53wb|NrQM?+1*0i;kO_IPyQA>QBRZ)0_I}ES=8GUS3reTq%u=FE&FP>K}&O zGiM!|&b0l{cHTpO_cyFL+#|HnPU{Jh)Jq|uY7CMF2fZ%^eB_nCXVRTbCl3E^`2tWs zHutF&XwRJ3r~b2T??Vrh^^xSy@#KGh4j0Rp_y745R=zz({aJ|*^q*fkb6(ZM`Oi*0 zuY8?BaxY_Gl=_Hs2B8C*7nxX!b*>6XOtm4bJWwiBT$Wr)1jYvB49A(qJ!muM#a^kr zbD2uJrl>AnlCGo`7X))bQ=3+1LS3Nm0-8XWAlQn8<%MKrMCHAv1E^#$;S?7q9tGEC z(Fr3}=6X7Pp#ls>E{-xKXN@hG%v>4t z7Oq2)CV=U5A1KIUrb{cI0$v+?z50+XP*a_OBuwY$*DQafzaXRGQ+jl2XN4jU-@lxKc0`a+)9&pILl@!wgc5yttTs z%nKeSsJhrngf@@EsaUR-9lUFB{l=wwWqvOZQ$2%*73?vW;b2*pRD$0JF-vk5M{~ZA zjlB7%#y507WsNAAApitXfAVE#gDPo;fd52TrKc$rYjQ~7>_AhgW!^o znB5SQiRrfr|C(%r7WfBn$Ao+JCgF=w<760S7^_0tHY;EBF~}ZfAajyA?AQ~vqCF_s zpH+f@q9K-v-}73j-yAchFWhO3*c;Aa3T>O1ae^ot+me3Gx-zGMuwEmX z6PkA(ajaG$zTyql<$;GJQMmP8PcT({G{jm^(6mS_yiL*938!@d5vEBRL&?Og`S>1n!_E-}lFPL_X zP&E87^noIg;x=KutpPGl7^fB|c;u;=rpHXt_~l#P65($X=|x&FDMuFs6~`i}4b~;z z#!&28Z{Q4xnzys_1anK~6R4sz0RvtasV>6yrjVeS{aZer)8Y_BGz|g;Qai*U{r#d(0)6 zxa!ZhwQIGOjTNXdyk)7EmvmqXvD9NLU0;;#s(s zW`zcM>9sLU*x!)Hc-ytFahkF&m`}P!pt9`BSo5ol;IeQP)AesPf9J#+*J^Z`JD%%Q zg{ubM3iXAk6wxF=9cm_T+XBy_u48=69+W)k3Yg2BA)#W~0J1eAw+#f3hOg{HgnL49 zJ-*eg%tmH}=hy=n z=1F%25P9Genpt#tLpxI*;I_KovC zJ(sqkG`=gh*=gNmDs(alsbcV!H{*aLUc8vbm`yGAJ+Qs6Jzf+3+o+ROhqnP7H;oz+ zMcC#NwIH)5#X+E%udgJ%<#FCNe@u3-IW`41n#SSdM%KFE8=ZAWB7h*{sfvf&B_ctC zaA8bc$32#H&!>g_dqQS<*-Ri!%9A<20)U|MH8D;Y%*pi#UuBrH+TfM%6zv@4^9&P@?zUgD>Nj%qs7xw^< zp}zz6GM*Qa2_>7#Dz7@MXf3gfI!8UX_jM!i`}BWIGEb3Tn95HcXdGtIFeiAn+st%| zO07h^9rIFpaTnS#T?jo~SQQ;r+^($5SbDj#xLA}}X;L-&&FhyJO>6YCk|f^TQMYb7 z3hkPo-Fw=5e=T-_4ni54$3VI1Hnbg&tDwf$*n3e-y*kg*dfy+a8~-Sgc>#z>o%!-U z!MbqKmCv{AyR-gxG{I*izx=3bH0wUCq~Bo{Km@s@-5_t-7jbd#gSrO1gm(FWt%gDd9KN6^g>12a1k={{cxTvE?qBIk!>`}O$m|Wl20b%UBhi8s~u4bi2aY4L9Dok8he9Tx%e9>Nbuk!qRt>d9Rzvcpum15U0j<&m~ z3#f+_%EwdhlaGJ1s*6|}Vi1(H!w%MDl3rIRN;c{)ZC9lv=ElrnEFGMzz5r`Ll)s3J zI%VcnrY6Q7^Svq?)+NKvRpDOnD=wtM$fe82#fPP}kywe>VLq~E=cuzRE(TjApa#NwvjtJc0gbS?Q zPPI8(dzd%9%0|%4oD)(PD-SOt3(6Om$^nfy*Ypc`F^QmnV8;97b3!{3ED&qtyA*ND zN0X)4%F7*c+w{Ir*?aM7`#sp(&0?A7Ru`-H)p_@PS=XJ#R^x5H6;&wZQ*srG+@y}{B>BeIV`XvR{HMr z++|;0phZVQ;eQ^q*F!Ss{ha^S>-Wxg9q56-%9S2R`tEYchu`+qf-6*}9Vbqqkg(9= zPxHeB=BS0Y?3Tkz#iPtJLwi+j)1Y5dyAvx^3KaVeLloifMezPzQ1@1{NZ4id=6{Fq;Xhp zC*sED<>#~1hcrW<9ndZM^0Ohk1VO+#d`Ej50Wo?Xa7qXLby#91KFO8K%f`&|mqWDK zqHp_AY$f<3?Vs>B+Az6iv@LwA@lU=ESWz7$x?;VAjRBlQh@l$gO+E0 zPknJ($I5mVzPxTymYlcaYHzvnoG1{x73AGkWNu4NPN(gX>jZZ9guJBND<#R2dwSd2 zECnJiK%Sn~&}>UgoIXm_Hb*koM{RpL*SEK=t!0ws9X4C!rC7Hnd&4>*skPdn3!0+I z!`3lL9f#f7n>+vay^p*fsMd=x-}JlvPMcs|y zWe(U)hhU@b4(5KhJ7nBPFd=LXUSGHYNO128j+}FJeb5rUlyvM+2MLP7DI5^unUVmG z4%BY(* z7X`m?ykHY={x)r#1ID@+n!e3rqJyq~lUz~kF;^nFq6I^Ilz z%*~(eE0*)KNqPs?i?K`n&d@t?qDB??1f+r>jz1}R=Ah#GU|4cr+xDg)=mlH81cYm< zq7Z#YCrsE;o(1-sCSCb>fM{zku+%!t?kofa zRny!E`mQWXt1alS(I|**cGJO$LSWR0O-LdF;!2a(A0Hr30*!a+P@h+W2>csLb(+u< z`XNn<_K2EDDgxq3lgoU8NmHVD2Nc*mKgLDaP;w+@OFaaq36<@LF-Rf;;!2YSEiq(v zVc!TpK}0$)Tw6m3?KMrz_^9wL7g!Kc$~NN5(Ou>-Tn-(QQF z5NSfA#%ux-K@dlp6bgO51HQ87e<16BNrOXD?fYS10rvV()M}b4C_!{bG87P5nylwr zANSCKNk;PE1Ry`~^z2VjaN$$SQC+qm?jwl`i1m+`G-ZP|wjIi*mlx_~4NS0@JcmDs z=(VMd9Ph${Xz?hIO%&*FkM`}l4*-5(>W(dV2L~HwvsetzJp|aL7{?lN53-zvrJ}{8 z+CEnogJ?5b>g0-U@Z*8se#a6VVU9k%cbPf-*@OtWlgfQ<;B|bgw)Omp^2X@RBOK_k zNM385;X7Qt;yM%gz$4=P-~WBa(zh_$*V_sV-)h7AJPU?74LfqL1Ys}+XOn{cGP#`u z!aI1W7kgWn;{fg+feoi?2?Eky?MG?#g&bX>=W|2vF=lm?ugyF=vPMluKC)7t#;P%sT%3SX_)M z3ccFn?wNYe&g}r@Il}Q8N^Ajy7wS*L#l`d=R1Z&^FJ?^ z@1u_X*!%+bB_JF%CSf3h93?WQ(oLxPgB|q9`NF~rZsbp5=lb-~a$|T!2?Y&6IY8K2 zeN36Tg=f#^T~8#m8jn9Py>rmOHNE8`3N6n70>a7yIX}@HD99cU!<(fSpKOI82;(8j z6S9{osin&8pa9l}YbcWH3uOL2jLpd%YohZk@tANlgMg-o!IXiwSCUF#IH*A(!KyK9 z$Xb+zn8T^WItg_eE1^{DnH>dnno_t+A9}Rtl(A}z5-oLVgJeKoI#H}$3@|Wtg2hmA zm})>LGYi26S?N*N)`A?A2Q#ekAJ_^KI1?x|MgsF82JE%8TPn_{%txg_IKk45pm7tQ zb71sO8_(8R09MGPxpZ;{Au6p-9l#o>Eq^q&AoBzGF_{;>zF+vL5h1le<8p>iG0=H1 z!CB{^oQ8Dgd;$qr<)Zj5_m4zirDlRyiChC>t<7VX? z4SQWy;|O(uqSAB*p)9#QX@6kohLt3yk)sujufUTIz`A43NpkR3kZ=gjNVUXR!{`_s zd`SqRDSWLw0(eFZEt4|60$|Dj&Y^dM&xUlQ2)+*DP!co{NK!)sPYWU7YcV!+KnfIQ znug`5eHCY%9!DO79pDIvJEp=kW5a|7V~nATW>4mSEm&>e2xMLqf^k-NFX$7 z1}Df&J8}m<yK%{kA=GP!vf)m*D zaKrD&HTkhY0??c#5OYe$21>*Dj<4PLr#nWUxnIU970pJ`MmY>w-Bx z$-e;67N0G>&fE@;?&@oyIm7eaHym7$kr>1%&wRwjHwrWo4JL}(75gToWMqxTg2>6t z#AY5x`x_f@ZG}CsXts~Se{gU9!ch_tnkh`-RwqG5W14!{j*u;uP(nkK4Bzu!Xl)}I ztr22hlc2{;n^RB)+Yk(Cz}80akz6v-2D+`X*V{%iS|h}=CMG$65g`}`s5K{B>6c7^ ziAwlI617Vj9H}9QB~3<$V5yB7G=s!}NM)f3N@wF+#-bjo$j52a5X6!uBPp{>=F-ro zi~}SKK~zmVBuuRb5voXzs38(1sYZxfOiraNddE4Pq)E?pXQMSX(%AlPHCZxpclEO{ z4k1L5BuN8xs}*>~p@N8#BxxXSH8r<5ln}p?d<{gcCN|qchw+NZ13)A{(y_yi7uFd- zNy8}4Ta1xdkb*F!fC7)j0lTbCG|0>J!hG>f%nx|J>PId`3y(Ne@}jr@NN@s|%@3#c zeRlL#OohN@aV3W0EHFS*8=gZr$SuN?6nU{iG!UDfOaf8;Nd@cCpTGK_7m>g{J?(P` zmpf5SEA(>{ltiUWN{TaC5cp0G79J9mu$*+WJA<29FrkNfVV>Sb)Cw@DG3OR-of2sX zCrOp!2C@|$QtoclPGYTP8n)h^R2vDm42K|+f|GKWM&G{*%7}PDKyx4(xSWaBlP;T3!A95G&vm0L)%&fr{X;s;wzQ+3>9dZ2h>9fou(n9^nATAcb&(VwRu@Ut zhKrUFhe-fo6^`^}@YP`n9rrP~qp4Qo8hUUYrffs;JB7d8uI{YUN7SiyMN3)aR|XlF03g`)Cai%bJYr!4e~k zhdbhT4z&%O6=Y*b7>pTRk)it*1JN2GmNgj;y`VZF3N=(}pjniML7aOi$O%l}6%e{% zF&V89VqcTcS)4eghtdGaoJ3<=5TppL93qG!Ns|TxS7CO=p@aC6k2 zX%z9!{7sLU@|^+C&3orOrD#Tu0V@Zj+yx5BVHgB^OP5%K4lKJ+ka_u{2IL^*lK8@;C{IRUf!>*$r^mS`w?&jg0rzc~%*M^G+u}mx1 zlgpaH!-c-cYWG#D2e3~kE;V%Jtatn5?M$qs`|gzTkM`hN1)ScRjhS3Sf804m?P_PK zGa3GPY{O}e|JlUeUmulqux=`6_^Weo68x~TPpsA9w?5i<)YSj1<6n)#c;kKD3;QOE zNgx`v{*VVtf~7_SLePP^au`kl-DjX5LW55W8`~oScJWH^x%=qNDdEkFY9ozsGURO(XU$(uNp+fLEN;;kZAP^7(00aOtMFb@P0AEzC zDi;FEEB~&u&*c(CT9OW#cHscW-lQ8Bl9KtzM8Fd9jsMoFe*i>g28f0L%%A`W7T*^8 z00vT5x736Oya`Xd*hL3A-~lfXa4{CSAX{!`Hq2xcvvq2V9N6w((;MveRzc&6rs5Al zA)6*2ks9C4u6l1Hm)6)TitXQX}oNeSuXn+D#fdBwA05u{20B3i|CRDlK z1NJuC-YP2ihR+>Yy6MD((~Fu4wwLWueHs;uPhDYh;=i8$|BYRVlgPp4 z$A$90@#9mT{sRxP`z0@@{;u}Et`a}}|EUkj-#_Q8^{=dyPwww*e0-;`oXOKp3INjT38$6YnZq4wH|XJ7eW^m#o5F<3EM}QzkdrL}4kbx;lnWpi}ktQ`*hK(vC?@J|h#Uc0n_;x%Rx;ocQ4HOk+ zQdA^`(2M!$6Zg9Yl*p7QTq`eL6`_k^@?yv{>8VV<${l^A>o<+pG=)4UPyirRa2Sc7 z+Q9n4ltn9vrUnlwb!3KnvVx&lQvd>((5ALx#WFR0)F(iuXi3>L4LGS+Dbl8klGUMC z1?-eRtnZVTD#*uAb{`+G71P#9fjNK$m8Q&fgiHnAprB%0T5;4+5Y(EmyuMHD4uTg= z`V97y<2$Nn`wPTvI$qLjl04i*#C;t`tkZIIrCI66KF^R6#!IW3F(sEwh7S<8*#-|r z_Ut7Knty>eB4JMy7^SMhu*MnAghv}R@EVPc=i#JD)lCRS2G<8W0(fK`S#*w0=xZmF zHLR4ZY}J_RE6;BuBWJj56#qK%8gISV5&%(CcftZ-1NLGn(*%<|E1m$IA4&gSx}`9q z@XB<+8)hL57@i`0A{jW?tnHCkK30_nCjxlWL9y8pL3>MtaMU5 zrayXrP9VT$1ZOacaBB8Af=MgV5Q2@77+J9mfGd-S>5J?Me^fHLyY+f7;X;%^iRFn< zYSAg}Y6gH9uN&!7nK&p$Cc)dLRx02SvsgoN2u#;d0lif(21-5Cl>;^*f`@s2=Slc1 zd=fcWxc4{Au!2j~V;0V+fo1g{QD97FMvFX`Ie0<^!i3j2V66ZA#;L3TTL0N9?Dx4XAzKGJUbjq+!*;C9O|3W zJpPQj&0-pGCQ`;I6qkDER4I9;rQwJP+QG3dk^l1Z29?ajgS^8!k9lj(j9*2S7-xxs zjwP*8(g#6jZqhE-Ebb1OS9yuUgW|%dRKZEvz-za`{}T)OE9n9&?iao6V$Z50`Uv;5 z7n>b;jeECg`y7^&HR*7id9G?a(=TPV-~)jU*ugUMg-u=%cY-+8jUH$ynl$hau%M_V zUH#{hq4ZQD0V=KzRmoHZmku+!td?nZLxCTuajdqj#A{-9$dEWqrCB($&6$b=0-O{rPNdl4t*v`P24JETB?mQ z((Z|priYS6(~(LZ^Rj0q3ucbJz1%)SWQ_cY25NK127ufuI?6b;ltQje-$6K&0|@*9 z%e{9hQ9oXERnkhgca@Clg6L#o6a(Y+9qr!j z=2n}$CY#>ua6EUm==-A9u}zgJD!-~C1YCLnq2&4Em2`0!wSmh2!T}+@V?gN0u<1H% zRCgbu%XN{`A(D*^<&NfbSRQ}EVh+@bJk3}T> z`-SUHK;xI0f_YwR_K+IOKF_v3l^dy=+Yk$mf(j?McL-htg7yq8T^S!)NNDYWc7E$D zVzOw_N-eQ7)P@-qKk8kAqNyg9q(ZDO$$rc0#58Y7?u*gJ?W0orgAMz@zk z;`Bg**bSUSGTCqx*`%BZ&88u#k(M}~$B7(Q?IyX39yUY5&d3>86h~JQ8=DUn0LP#! z*pWl3JtX((!)6^Gf^@GHP^LvIgruGdq0XPmRiIjXvJh_%)0k;fRH{pW(k$8a$hrZI zlRIPem!K?rvJh|b(qqt{>8oMap`b4HXf8G8tp^#aL$DD&S;V^+HzOa*L}T}f%#k0Zb!FY4?KgY4(M)|&;FUV+W8?m;prri6zR;Eup1x8)tz z=c^M0PUhV`FA6=!s^mFsGYcejflJa{uNe1zjbvrgdHv*^i)xI7uWp=VhjV09u6IJ0 zqrO<(wK{Sam6=RhIja$WJqnlh@`P_@th(aRU+XpYpR7Pe@h1>HHL^j^CWux_BhCqt zl9q|^V{jmsIBjhnN?YaDfyTkW8hbCgbY#$aP@>$gX+7LXMBT*8m)*NqBRFzpGLcJ(he3Jp z-|Q}U=!bVws#&47gC<&p>7|(3oqO3cJ&&A3JPr~@@(EmfCEjI#{5x80eFQQz6CS?v zk36fe@jpc7<$SR9PFs_-*qDaZirOl+p%joS0n1gPuOVRkFu44;7OPS0R7arl*d5`A zwbB*KI;I{xV@v2&5`_T*BSiP-$wUsoJN&PpJ4-jK@W2fm6QJV&LR7)BN;Uiogm-%Z zmzrzNaM?O0Qs}3tmf3RCgX#lhddyI-)M&4P@dXGg)$J%t7d_|E+4@-!w(KoWhc##j zYlRzodBX>ewhoo6)h{hxLj8PJkmew2ExgVV_)>Eyl1JeCu5DRsNp;y1i0sPOwpj`l z_$As-GvHftnBTH`CV$ikbX`_!%DIB2u`%pUx6|4h#t#Da4iE07i8b(<4i=6bmy=&a zo8}tR_M``kmRMs~SyK4$ocC-KQ58{(upQ*&Wcw$wuQkEQ1x;};M&>d zOSBAz!+y~0b0*px)6P|q*~6Rwor9n*-wQF4}Yc1On+A-=9CvfT#W!U=K6r%@=$ z1aaWtH6f~dw3~2s+uK__sqhqy{ia$!iJ~SjW5J}#@R8>`rVA;rZ1^bB>c(ESYCmaA z)!=G+kgEDaCIT(cbm_+E(uDMY2)C}xEvk+KfP(~f;$TCS_+&-p+H<3?IV7ei40;Ym z$G^tPvq2r51yDm;wm0v^ODQ6(iz99cM6|k9%j#8EvIMn@AHBtZ*<~#wWnfGc{Ld7Y z^EaD-LX}NwwKkh*(159n!K4MPVb^`?*nqD<<#W{=mabRjIffi_T|eh?!o$3aybi0q z>c75~yQ9K^Zbxk!FKy?_h}r#b-Q7!yLFE(#ANIux|H8`B(ux4OBmcu4;L9Sy$%1o) zkA@M>a>eWO0QN0UbuGc!&_Cj#pT-T`6*sx3^7l6o_P^qhv76IuiwPg|8sOo-r#ECw zUFy2!UKv%26rz77d-!mVT#y+`{RB>NnR`*^?DBFI9sGBAJp0S^R8#L?yN-vVws$67 z>YCG3ROw_@JkX&xA1a04M9%}e!YY;BB%}5HqTDuDaVEv+UzI<&E1>C0H3rXP zE}X@i>Ht_}im&~T|Hj%4Cie9z;|97a2#q+9b!giw`U7NyY;0A7O?0q#71GjxLKmKX zTN4CTg}bH$w^}`p$ah(W&yM@Z%}u1**D|r)+{TEc?&j*s9zBeUbfN06RoGeI7Hf0n zRBmwp?RF#}4K-PsjzQx(tvcTQ$01~{;?9xp`qGAu1Y{hTm=Ks%$dSNL+uO!coR{gn zB^afsw3!khU>GB7ReZ0a+Bf;%wpsFbqTE+G}LoT74 z&(S_7{n-WBSIMf%EwzF)-Du)R#hq~qOJioTH>8dJEnfs)koYCb|O+!f&lGhK>yyunp*F8LId6}-> zYyDDnHfij(Nww|w{?=yA&SUx2EL~QuUs-|~UAW{eU-b8{lqXMztPSE6t_!cXS-}la zPhAYf*E{crs-&sDyjvo?H`p_CXeSH6FS04EzJcIL{H$QOF)DsrJj;TWVU3^Z4f$VR z3S-yIIO6o|@PDc#zhhg;3YX4PM%EYH;#O_LfD~~DG5Np8_jkzq?z7foJC1Tq{sIfp z)j-;SP3k+}8+37cH4?F6uW4q#q*c@+G&okJ;(D)^-&I)S5vMH1Ag%dpYbQ zA0vtL0=UnQU;NtCT`^br#_~2yg zWz&GNnI;3TW{TtP@BjQV+o>d%^+?wp?+(St9}*a^*$-D;!`i;h<}Bj5kd*82X=_uo zU9Ep`y5wQY2$pn61QzwqZS=F}64=!; zw^OX-G-pJwh@p5bz37bc$Wt(au7v??JsCis7Qh&u!5<2t0kd_f8n58d)+cDTB(?jb$RIAu+|v^n^sUEA2#CfZW#kIi0Y zJ4?iE!GKDYOk8XSWSgpfxp@EAem>ONCxklp5Whc1W=7nnl`52+7Z-hSk+2weqWrRN z*$hp?V^~8yjljXqet>cqS!`7@+LPwZ^^^VKT?24>b8J4&cTk{;)@h6t%y^@B zq=j2!vv7F?^oaR+trgt*8{a|#ZvuPpNMbU2by-oHCiE@>+Vdsi&MT)v4n4G*FxE!1 zP9ah~8iDw_vbII};Nn#+Pf@5&pYE;kj^QA=FzGRCRADW5Gk#5anHPvoRaJ#0O6Rwq ztRX?#ep5f>SohK0tyHJ4CAdWTKEwpjt3B706pKchFb`kN6TiE6;w{{7SlW>(2vfB) zttt#Q_BU5?vpZN{r}}IO3t*(dWuj?jZD-|W<^8Ok++-Em_BlS&bVg52*bgJ|EhKL{ zT$t0mx#L~UQ8)|U&TfF-@FTl?h(-cy+&2@2Lqxr1i$g`h`zwwKkZ!MMXRNM6DMCP4 zf!I72d0=|I4aykJ?f8$Eg3+;4rjxkMg&nnuy4{moO=yrV_*k2}(<&Znx4X(u1OPB6 z%kgs{OlC6MY7O|jaRtqo%oqH>CynYYRw!$>>~ujtrpX2Q*Eh6qDc3Xga*sBIBeVvP%`+MMK6aPPyri(tv?;7J z6TjCF+&>cyh?{9LAZBJ=;mP>#iLRRWt}{d#S_1JX7b&7T(Z(>Hx6jH?ybefaB$tD3 z>4f>KZC}M>-{0Q8eSJIUmAJy>+jpj+S+N+te#BCDK*teFHxH8F>`TB!*0HDUI!v=p6~5C!t^_X*Sz~7fBY#yB%60Q zhjHM$FGcA4MRj0yI6ZLsp?Z(-Y| z=76^b6mR;`b;XXHSG_9^v$f*S;NcMnGZ0}JOBHAd4NwS> z(L@l4FS3i=E42UPVcBtXa1Oo3?Y3+QYue$=CN@D^z3Wd;?`)U+{LH~X8E2Ki5ri@g zCtJbi%f=XBNjUMN`FIgA1th3moAgDrk-VN9-P2n3n5A=gqTT@ zg>7>j0es)5kX4QJ&pgvI;C-etpkn62zpDKEJnx}y_GRb)3|V19vQ@3aBo!b_je@Tt2{p<NWz$AchDb^Du-6Bjgno|1NhIK|fz# zS4ZBZFu9Od}DaZ;#SHpR|O{V5DujhKru521|z~2 za}&*?7!RPsTrqMOx%Jy87!&t+_b${MKhk*#d&IYmRtzJc0}x{{R1P`cYY;n0!UXB& zMsAy%kG`S)%r@O5J^=aTicbYr5U`O$tI20Xd5=KgL^TTzEG1vaZm)}&x{L3#gYkR# znvJz!2uElkK(*Ipb)|&QsJ%yPM2-I?g*L&+>)ZK`~q9sHmtY$*z7#e!;6brIg z(L>|TKFB@WcMR&U{z{SW;f4UIhgZp5;jkuRV1b0^(6vKpjV6k9yFWtQtC*T--F@s* zp%ofDqZM!gMRkCbJk$#TCgz&?h|L)E$E>3hPkUPS79DFYVp1$qxAX#l4NfCG!6HaC zNT@Z)0FZX(n!mC)T0e=aI14k>03d*3>r&Qch!k@)69A*JO5M*pFpNxY(R5x+8QeLX z2R~vY%23-L;Kg#mfDg?S68wNtN zykn#VH_7k4c3ep8K~e2voXWfkQxWYu-3&RMA|gY~jK9-zI(5Bj$+}CO(Ba}( ziztiFt-Xc6+PhaIBI(XnLH0waX55D{&98H?9dDiU)!oQ(t_9aU@;_^xx^}?EaL=GWwt;X# zd(nU2sxI{%6A2 zTw_3n(1VnoP!!}RK()L}ELX}695o^U)U-a|2{LX{EL|aQNY;*GwwvEQ#jwOkYvD|d z5Z-er!yCtTQp3Cko-|)y9$|Wp!KC303K3 z=YtdDlagjM@H7=k1l7z=1P~Lj05RgUkRUi{1BxlYNU_>QR{kp(@yv3hqiI2Lp2sE9 zp&>$G%B;}c+5e0M%&jNXf!PU?+SB%*G2pFWXdq8qs1h0e<3N9vPv(3^A@U)`Ty zhhT1&oZ!69SOj872#I;vd?#KCAo34Gtg0-Ub5H;g3B(0Dy+ znGPuw`~l`d0ii|@h=K@bVc?c)7!E3~<^utNVd3vwct}_sIChK;;v5ASbmZRA)*VmC zL^Lwec*x*UJ0FJ%8}HwZg7o`VsL(&Ye`sx{luBb1(h@3NzA+8kU)}>GrzR*bXt^oM z#<{SF44T^@CDYxrjDE6C!2w#Qw3so5l!${=7y07ddd&tSG{#9F(?YAZT<(zhObF>x znnEnVEH{6#olNcb-CuLI;cESTs@VVfV9cAg+C@V@z1wxg2#!h_$8*FxTS7C8vRmz( z2S8y7@QY$uGD&+fFROIWT_UIz#$dMhJx!uw12puPx^Cvuc{;1Ek?k_f$wTe%}B zj22L{3>e}J1_H{m@~kQl4$tN;of0sLLPv0Kkr*ntl4~uY=0iXzLs@N~1i%Dqg^)4+ zq>GHDO3i2dq6a5v<*1<&9MTFytpH=C0uF&_d_U&Fy+PcW6vwl{3{AXV8LWXIft1W& zlmauS2)RwoN#&oCXdH+R5*S5#YV};IB!qCad11VkVl9#<6B(KigNBTlXQXjh2eSku z830Y7<$7kD-O4*4;fC<{Me#GIXYnr%Xtm5kw|PFZS9N)J5%>NOkYf|Z6BRaLB;*#u z9l{HplLTph#80n(8xgvI32uQ%I255{s5rySE7A$@jNJ@>+kphT;B713i3Jl_Kpp3M zC}Kbzq@LB4L_@?1yeAB)=F_$b#gl{AnqiqlaCTITv0f4cLjeyZL^XrsPhox$@a|8j zRa_Ddrt58nAT$R$NHvi8HA$)e$#1Zml`{|mQ5S*$wbF46#eKup161hfF_i>@&Pqbo z)+o!PGs9in^5R}}B5Yq}{P_)%>!`2Q$P7SsgYUKu#JSg%5#?!TaN>Mfhx*Z`o_2V*8=Va)Uc`xGN z4&y3j0a9ZvB`GdvMj=qddc1*oXQuYOBS%p(eM%CZSSWHLZKBcxyq_sTKNH$!EkOV| zv(>qHEO=5hfAwJ^WruU_B02WmX!Q!E=iU*BL%X`wOtuR>>oH~kQ0$<&bGNfpA%zXD z1e6=D*>*Hx4g@5F4Ae6b1B0zQ~R(}IRgAa&%?lQ#x@i{dk=lUF{MQ9Fvc zJ7E4khZuUKo~`sR>&$=!5X&v?oK~2@SRx6yi&a{|rPc}!GN4ZO5NS3-Poq{Djj^B% ziWkKJkU9Zjf}s%-VHB`CB4UOquuM|0%)?ls1Hp?I0tFOQ7?JaGkFpS`yiy2|;#SWr zSb$(faje{gahTNz3S}okLa@>QPUsU15TH4Qu|@oW7YU$17=cDRP3MxpmAvK?)HYZd zDY2mTfkx|dkEDtW5%VI&iX$cZSB#;SR5)f0D%I( z_4TOjFMFp_#|BB$lWEds{7I(dlivH4lTA<1LvOn=v%|Hj3)-Ovx23wZUwc$sse9KhJ)Hr)6I?@3_z5&*>ta?+FY};gX6hK*4TSEe*i#c0A_{&&(RF~ z`{!+4p8d7j=5Fn6^GT<-ZY^!novcaLo$k&_|D?$Yua`843n7prrr?}_Xx^O0fCmhW z>H-FS0REWF|9Ld_-_X&Z(^vb?T$D%7eD0H@*t#rC9E0x_=(5V2Q6?_0V_L(N`ghp*Xb%xRzf>XpvYR8>i78Iht8LJbL#h6PX( zNuhzTE{4(Qo=~=(%XGc8l+<+1IUNN_E!}qBnbOUKdvXxas6BtApii~^djtbmTPy&E zuvsMvgzVClSvk3`MG;!fUIOU9^8McP8^Qvj+?5Vi9jB@ZP3qJvb!}-F@%IGY>CgY9 z*08S|$#lIz?juMGU@eZ4=*sJfY%U@d1tn2b<&Rq)DsFpuxodwX`7_e3%vNYW}@V@jsJSVA;~+DI)-?p9U+W5Jug z>+e0;T_W$K>=qUkNsT}krvOElz#t0^Tqr_iis421O1+rpck8`9yDH)eD#I=>VkV6L z%|>G4VqKIb;T0E6w(P2}90vpVuD$nXcMQBpvW&2etC?+TEhLxMtCGZdzyYnyN|a!k zuh)xve!Je^v;Bu8fb*`d2lx1Qz4>QaRl}WnT2~cTwFn+cFVy$#e_d(M;!h%ZMv(vl z8L%}0Cv|~b(<*Hd1zICi`vi46T)Y14+(e}MAdJI=f(wZ`GafM-o7>hzSJGT;dVwEZV>6GJqB!>Lr zE>P3^zq4QbR>Q*s7 z&1z~|CV}vPRi4~pHj?zIXe4yUD}?n3SqY1?ugVohY7UI)o_@yxekG;deKi*5RL z4w|BZG0})w3F#Uuj3$+waI4C-E-9(X2HA>6qty>I+*fMz+hlqyDj)h$_;mTIio!`y zwj!shs;2U;K$WZb@E&^iq6imS{v@+B5x73mG#w(y>9s{8!0ODtj<&w)u=2Qr$8|lX0{YMVuB@TwNbT)ade`>sD1w*1+8Hy=VF!-v}$7tR)hK zUC8cDF2F@`ERiOfg+vNxP9Eh5lPzEndq)UfX)ef7L0UD?B>@b3oke9$aVua|O&Re2 zmEKRYyW;(#i!#jfj#zcyEt;^!zlZ`!7gm<{z5L4bPYoI^We+`7#bxxm3gCC`LNx(? z2LKBi1H0T6xP(=mEz(%j3u`ldB`+sEfAei)+q|~uukvgI_^~MiehaVw)7q1SR#{SE zZADkE6`s)6{X*zS+uI<47 zKV9zW_ROsLFsF>obM@S7R?$~^!&4yKXa57rTy?C@jg^n%L)qo__gXc@joVP?&Zm9g zFBNtB1>zC|^5I*`3fFwH__lD}*ZF7c_{IJn{MD>(X-9-abhWF!S)sd5 z|5(|5*X2{1+*;d$IeSHM`t=U79oE;u|KF8)R`NkbV?Wwn_H$<^ogB|h6YG4w{#U)9 z^zSvYabxiRv^}=k$I@5($DVI=BUW0W)#63sj;9bym=7?)w4vtKiY%g#dW&zXRX=p? z#s8E|0$z=w)rNI%=l-IEjf*b#D@QoR2Jh6jNwjZt)+(3YLfq>lfqHXpMP)sE*k485 zm^@t5CZpVTV+}{_2s(6Z17lYPp4^b>9bL&Z>1N!G%{YAF;l143wBuJh>NT+PRL`9~ zRc_{*KGOY)GP@J45UQ`ShFmz+?YezlauZk?IIT1(jSZXT21XCAmSwffYL|}Du&K1Y zm+5NCzJtBg>%3qgl(zmZW`DZ>j|qz;Wi<|ADR4Yzr&J(BL~&gLrnjcJny?Cjx_j?i z&!293Q|~GMFZbibnm*M&S*k=i;YvI2>O3OKz}27#OAoC4m#@T~*Ao_I%)-9OCIvDA zfuAz!s>6H74S!8`-QI?h6r;+JDee!R@f* zy+if%6s^nO%id+Rmfr_%FG9Y1O+Fn}<_G0gDEGDA(l%4TVp1aTe>KV^%V)4}cAtPQGE|m0! z#2a^~Zd;9^8@1K_`V9>k66(sj>inhjRNL$sx{dIjy00~@cXBvCcyN6jgX~o^#7)wl zx>gtbRBbfIr`u!mru}>OUBZs<&Q&$_m$zDcD~S)&1k`PA@rsWL+@e?8s51F|aKOX} zks{!!+Xd@vE zm3(LmOB(z;{$JEEo_Ef!kF2rr&H<9~;%w?#E9QN;(Oh<0Mqyt&f7V#oUVYHhX7TWj z?uXkdwanIU)h=bc@0@HJ2StxZO_#=Hyh&c3I;}7GC;{+4#=R2btGna)=#{C>+DObx zTZhWxQ){G!0Ka*D`*1T&y~I@_qGY*WA=VHD0II0sV=3qKvd@$oEC@ohmh z)`|V+xBSJ7nexXm!?=xc5Z_aa6Kl;9aF}ukygUASOMSHg{L9Fj>>9)mHEBu(!Lu9q`xKtmHoWWP#y-{#%amFq4e3 zZl^fgrpNOly@Ehf`@dVhQZWYnrH*q6YPXeAS>^TReIW<;*=}15$D{72ZkwXekPze{ ztjObSk?YhQ-Ccv3vUU<;(u!ne4*g%vWM03w7ANPK#UI^Wk3+JZYHxT70zC6gh%aQv zVvYr?Up@8r1dfMBr-cHm$d_GK*hS#xUV5t@a^LIL*v-Bb`hCwYl);pnTWzMt4_hBU z4cww>%vS@&S8Cnh#;H7$Z+*)7Tkd6U+w?aJJ}$th3OB7bfXMYt#}ntQte5&Qm%=2K zudt3@#He|OsNfqJPDA~&314p>296M=@>SLYl&!oXfrFx-ynTQa?q)c~>s%*67M=2j z3cPo9dZv-&#RKek+X17h4Uu;O4K`kw*0AtB=0=5%f{&)0McU3$G`hHy>2W6~^>kWh3;OeQjCOoRon~5xRxX%8R`^UT%(t|N+?SLRbmyej8ZXV5eY}MrN1WgF4yiR z-GXGm`-00LU(@r_QBu?NXgXEp9E&FZl%(2GLFqxc5fw1K=v&p=?8qNxAU}db<;YL) z(nu$2gxH2yxq7`U77}eFIk@pF`#jmE~ zaKFacbU9X0yj=nbR(^`KVb>Mc?$RTcHsywlU$}|Q6TTx~86AahblcV*8^2Wkrq3lzU4|_@k}HLMo~a;^a$wB4cx>sb8w@shhQ)jBP;eqPbQm z84i?KGu#F&OY;kKnSRBrcznn~F5~cYdo77PHX2Rd-86cjGSH|FU%j1Ov?Vn(4&6+t z2hz^dQviKHg1=@^f+mzYT@TCIoWZy&?qrcwAS(hm3Qn<(9NzOuNn{wrKJ< z@q zehSJdq7nxp&%F%%B0f>l>Newg*w?;5)wT)2fv~~`+@z5Yvh=!bo56$iMy$-iHy&A% zbz47!VSHfuqrkInVroTH__uv|v1Fbb)$n16ZUfx61vlFQ*z=L60{L=AN8SU>sq22} z1cyaK1L5GQKe#caR=uR?CQ*k7c^CF8Jo66@|8Q;%%duAnl0Qd7b3 z>(un0&kFHIvX>C~o?uC$Sd;My2os$)tb@3ZHb{hx`3X@3RS(&jVeqM(9(I2o)TZiI zqj_5qh?=}{bMu1qvBkSwcA0|~QpUPXWXMyV;sdY5uCaD~9*fdeSNn1q+os{E=kOKguEx5< zf**b@_bWtBlkM0_+|_YQXWz9?!-p-eSZLh2S|t*!-?jl#XU`#Ie4B+*o7c&{B|TWfE1H+l_xa0E-; z*DP0gWVZS=J;u^Sm!~Wu%jw}TA)IovN@iaKi*HHpm4-q*iT z{Cuufd(F5{uNF4O(0Fbeqo<}*yoJxo$Ad;4TgLUf4J}O#+z!ROQv9rB8_7L&(-Z<7 zfjsgMTH@GW)Aqsw#KUY2%QpFMD~6VxvhLITT;Gmb;c`Qv?Zep9KG=rxE8p+b)scgG zM8&$zd9_VhHId(R(Sj-C-8MW=<@O+#2vvN3mPe1_R?Mx^d&l1|=^3=6*W8sKbt!E{ z^VE6eLw-z|X`J}|<)r07`J=SFR`VCU?~dh1wX{q;yM5AcT1gvKJarq=$Rpc`gy(K; zv>gBSCuo~#NUY?C&Bs1%t7&ibPtF+TkL&FW!(+CmBrF`iz52#W3{X!d@e_2tZugy* zqi$k-jj7u9z};tKT?e;nxIHM}@YgR7TZ86$IoU5XTU|7s+rrnWSv~~w5ADHqO}6a> zfDOTVFgqWhCosHY#RERNT~EidLY?=emI;&R;I{{~cDZSKgWhE&axDX7|H6@lbi0>u_}je6=@V!mFb` z?vd~xmoupSmOi{s)j#*HzU$?8{GGz_ds7<^v~$)C`3#XLpT1de<%NWqBkhNE_ZGoN z#4wJLZDSKJ`F>ZwtpGLfd`+4+XZXv)d$y|i){Z)N2Z-m6*Vp&+29_T2vc7SKZVT48#!gEtu2oeV^8+8$dDi5a@+>|m zWFj>uA~8kE84$O~*`O04dtqMCo$k2Qy3GY|)PGQ!{d?>SO$MX)eIJ*i*_iFz;>R5L zWaWprXQ`=IO}WsI?L1MZRa^7qNl;-*>bAj$r`orXTK7F<$ZJDB`lClXbMMk{n>0do zQwjoZm>36`gaS;3NXsgASRE9VTfvESs2~SEw^623Zg+Y78j?9G&kfj1``QoeOCFD}{d8+W zQuD=ce!aIEO!2;yFJ`mO9%zY!*xbD9`Eo<~6j;8N&pMAJH!B&|H5FqQ1R?W`n>yVh zWmYBatieJa6DgQrkLjwP0GXW!V9(ls0&3D6{S^L*!=%kjbi_^WGH|t=T=`~tr>57o zYdWj_;^!Wh3M)mZQ5JiyNcNY)VXu)h+kJVK3&AeUO-er%KsB0nqki4v=p^vGfTo?u z4&W5L2fs+OxQQtn9;xXlZfPwIlO!p(a@Wm&q}kj^QVBB)h*t};MLS+yWP2veaL9;o zu5i3zWksk%-B$B;wtd?8%*a+^=kt)gQnynvTn%T1n5tG%P!(d4fj}iJh`81*Gk-_4V~n8F9`qcg5IP z@*kih)nTU)q+-_t0XrVxhlh|8)7y2R%{g=?5gfa<9pUwK zFPZnO`+8%f!1M7OU$;#NT!8?L&aC?tCCEe*BU?TipKIOirR_)DqdlW>XoRTg=IPX7 zpUzijsJe_%FJV{=wW50#6KKjC;yEoU)~7|>o^=~lw8(iBXUeFg7={`uQD?04@oj8^ zOod{lU(j8ic{OC`+h0%y$X33OVn$ZnWE>fcY!kRmbq^jb59#^V?_dvGWSDJet7qjk9iC0uA2um&o(CC>OC?E^MS2^`>Zh zW=Pek>dLnFlx63|`%7r;^R*;|3VFzz$L&KP7IxT}tV?McdNk%p z<0&6xo|niL$nqwZQ7`r4^G;gSsJ75w5h{pb56w>7+C+I)q%_Iw^(@>_#8%5iO)T!S_8dVh&L>6xxT`O)z zSn9l3R=EIxlk_+9Va>bdf8WSRsWv8<6lJr(I(rlqI594t9UdJLW2dv$&{KfIK-idr zMmw#?pihY?=eGr)-sR{S171KkoZHk?`p)e43#~{(7(bJltLcu!S{cHE1&n%U)rn`-k1>iPe&^OFJA z{I<;Vyg%tP2@K&f67V=Nz@Ba<>D$j^nZR$nZ?|eDfFUQQs1r5{|NJQU{I)3inVCh< z3Ur^V^BdC&V7&Fw!!g;%gja{8)O${}9y8WAQ8Mgy6uf zmcwvx&oA%5==g~MJoCnLhH6F%IAs9y^bF>GHKtfBPbU!6Qgg+@!U(z2~U+$4*A=`0@L^IAQOeJh&ugkzhTUQ8jNq2(gHhi3Ok` z4*j{F>p2Jbwn<>3={qfHLM*7h94ESK(l%S7T!YUFN`F_cC6d*qt!6J)#8K0yf zmS9e@DGeu>ldN=zT=e({{HPh3LV-2m`pA6f1IPmNnXhw3X#GQrzlHiJba}4hL?tZJ zRuBl7!a!vOQzms;0#`+YH+&}3p*zYUW5#C>&rYuDyS%y;M?#KcW6=E5(mXyCou@3z zZhD)deVYCoTpZxuoltbmbUv9)5VzS8TGYI9v07`bl%rz%3Wg0PI7e;cc-C+Y_5@HU%BC2)u=1*UWOdFhd$;6^b`8+yS^&p1;u#sV($f}uN)XtJD` z+E4(eKgI90V1jxRV1i&1fC-#U0VaVpK-aa&fv-?bvIJp0P)@QUpN$MP$rQ8NnV^;M z;1=LP_x5l5ylQKl2_Xt)827?Cw@?lOl%T*(_k*JZ7I@7w`jR-yvK&}wN|@b7Ut>nv zK?w=(ZByC#{-j&t*ykLrO9&<^cWqQ znE0YrCnmEK6BVQIPP_mm2Ea;Z@#!Wa`^FmTe%^IkUQ%f%RKg=+{3 zN}_4pMD_2s>sFTEx9w z<4OFErsZg_o^q1M=6?R*Z$i`lfW|QlCnnH7HbH=%F3>|JBsSYZC$1Bvb9;>c$tD0m z%P}7BL^3E~uFN>!0$@_pTgEVBB_5YBAQQw;Cv;NcgcBZ#kOlJipL9s@+ob-iQ(`F+ z{I-epn-XagCW;2B8pvdG zu&BPOtWYQbx@K@5J@X&Ra~_&1F^_-gpQ=$S740VHS;FNLM6Nq2{IAX zoET6~+eX&&7!vTOHn_k35t0}`h;%k7dFrB}&ajw?wM_{Sm%DXgvC0q_QI->>kZFo6 zFsr4KMB3KC5`H=KGfS5fdY?_!B`@2e81#G@O1CH&31t%#{)tMgJe04u2ZX?eggO%w z>WQ4$=e0wuSuvYI2A3W;r_SlcP|BU9h){82(>x^cglKS+)*w$I;M> zSXM+RX{rD$L=6*~kAkno-N&!S7iA}7s{)S6dCBDWh7R77IdnCVsn_LcOc5tep}>=Z zN#E8FPPYxQ-4?oRks2FU8k;BV^!>_{25k5MI$3y(fRHM~u%?SdA}KbBYi(WBsvu<7 z3Bn&lSy5Sd%j>fz<)^Ee@c+!Yxau5-(%EVB;Z4^JslLSKW2bXJci4s%Usgo@??t;W z-CVLZS*a2J21rt=qFD;s!YWK;E(w9cL1jsHVOBsMlEUqq;ilar#AdPif;GSQXj%)qThOV$ywh6OO78Q&jGfuhk z+z*mbIJScb)@{doBKo%x8~-yVz6CpqVm!(185h>^F{VR283!!=FWqHJFZL68LU{L_ zER!oly>7yrf}zurl4vU?{V9M4fF$$V6sE!s90W+hz)hfoN=YdU&S3aZN>j!`!WvR) z(}W(3cn1E9cC`LyGXzG$HW&$(xEqP67It)9QA#aZXcIzRPOj8tY1+KAcdLg^rT=aO zcvu<#D@Fx|dpG$RDH6nqN$TH5>Yvb?CZ~#t>c|aDJ->xX=eIGf|2D`DImLYx$hB$J zbnL1A<--YjtyL!n!_*MQ2h2B#x1iCCVj0FY8s;-490z|+hBQP!iQk?yBnO6ne>Hwu z)P9=rf|+Dyq*AO;7^ZRh6E|+Lqo%dMxDS}9ah!+dT5n;yX)AtZPh#fyQoI#!UcL0- zuCSn6@}^(JV1V}tIR#=uJ#pxT32n(~gp`J`D$6N=6_pFs0w9n!h(?82%!-HtFWwC@ z%Z&4)Y9La3?L{3s0})%;%H%W3i4#)P|2F;Na%Nt4tFrXqSViuiU{QIgQ7Vapy&1Ji z`d#(=rMqS_Y8WLNaWIp?VxwR69_MYmj}^lc-GaNHde^uV6cN{Leh2L=&gWQD92!sO z?9YRy)Hz5>h)SH8U2s&4Zv*z4LmoCQle6e*~x7ogLG#)VqZjZ`gn(%p=2^K954TFff8+OnUX&2k0|6DJg^(D-CB z53;`&t{wX@GTPi=!vOOflz0|7rRZ+wvG@6$b$@-Op_`?rWzc)R`KjjL{$S$RHndC~ zg46)xilM6Gp+1vC>WMxW)ECyXYcOA6nM}|1`gXvSF%zFS0q_c5{S@{4*tg)4;8BN) z-0byLV2NU)J#qdOw*w{60|JQ?g8YFOK4FO9WyRnI#f%1JkiencC>zSMDvTM(7F{r{ z6euEXG7-`=BWff7i#LPJFk=zbmQ-&hq_vTP#EA;(zio6pmvs`_DIv>>k!9=FN8^2= zkiLcr6DLTh{I&@7zYStNZwoii2JM6`bL1(xdYe7>ij1Hh3@; z)ld@+i4z#>ejE6F>GAOm#^naBtN!RkLuQMa!O`SDXSd}%Y*(KPKM^uOx zGAucX)n86iNski~zKn#q+kn{f@R!@t;z6NMR8=BXWn_hx6=+IyNH}CR(cCxuK`OpC zyd=rk$Lp{x!S+O{iTuO}b>cQ8p5I!ky9R86!YUEK zX%y2GXe$1q56UFI*u3k>Eypm-kee}}oj40c&u&C)*e=cw>+um2X1{(5xj`qU>qSzmF8fhp`w zXwI{!M7>l@!%(gcMCz_}KDpY75E1+~k@mI__52Z${x*L$U~VhMFepzbuz%k1cszFNH@&25;QR)1T19OGHZ&^gsL)C!Zc?hu=bm9PYnO_%AUr~ z{Z7v>a6q1-hK8r2$LZ5stv=kYGo#&jA~J5HNvDed@o)GVl-{B5%cW_4Y0Lanyw_^J zQd$iFow}ef5O(Gu1Rx092s&a3p~J{cYH#@xK%EyuT|)@XLtsN%oOHT^VS-t984-md zOmP8in;oVMBf10&1c2bp8T0Vi%W3V@nYm7VDd5D36!=mw<#e%2DCC@&piZ}e>+b*n z5D)_Z1pqTsL?8eFZ)HD~V*x0weXZPcfDUR| z`)&XJjE)Te%m|p(001ZewLjDTZ`M7m`pKG$X(pDYk_H@FE!W9!>7^PD7tmN6%MG1F zgt}?t4{=#)wI_zKo7QWO6FNZ4R;JfOCoSc138bjy%fsV9U@KS|WezW>Xk}F;4zeAh zOBFt!CaFZ5003wJXoLX39m;R@Rd?2}we@S)>T1rrw%)6&^LDDMn7f#}z-$2s0-G{) z1W3CfWCBcpnV*t8{(G#DJJod+W__w@MvXe5%$i%*v+Q;CYAoM+>|I-!#8PQH*C~Nq z#1D0BtFJD5H|btZ*nb`S@X&po<$3m&dn;--lBt>Hw>xRpwbCtRaf;R~*6FC9w{CW~ zVmrgsR1{is%}KQfQCkyeWDs9Bie5FTrkd6%RMKv0SssHO3<~J}u6+OY+j8^VQcL07 zJIhs1TTw|<*GXtibL_ghikif#X18l-Ep<~?qg`fKyXY39mU>aM>`&}8>;zW;+0SnZ zu8G&cKs&~1aoOyJOJv*)>bA+7Ek%l5opryJtlL!9*``&s%@h~-7cFJ;ylqp~N$~5( zo~x_71L)`s=BL#3(VtFxvWkoE>wESmz{xhF`K#v0XDU`-*7oP70(Lsv+9^#s^#pGo z_PwZg*3)x!UV3e%Nu^R{7kt;i)j1j5bqH_uYH=lAf!(U&!NVW`20OwOc##VG%1OLx zP(6_%`{J<*T@OOqh)_nZhH-WXMb4Ja0xQ4>#4d{V-x+&BhLYAGQ{3 zFyle_u86$8y?ZdWNqZc<*6a?KQJBj}gnc#Qq}`1qcYO+JgJIfTi$Yx7WC%WDsNr%b zASC48M9voky^)69J@9>0#cOlCvA=|MKNsL$1#v18VPC;L_BkGui}uml=uK91Z_g>W z^|Va23U8mY(LMYGmq$q04&5d3Vc+aMN%d!{R(jx~#7TXT|A@}|=s)!Vc-ZUCUmzO*PE)r$Ma+MP0L14EuZqt{Bp5Z{E_d=*}8+4sGCaA!+u( zUla+_gneXbJ}^e)NeJRF{O>*<;wr4#v^PlY+UkV1qUVx`-x@_>>S*q^+PBdk>2Cjn zJ@$jIly9x5sjU34;`|n3s$oxCOsecb$A?hZxBmd{#5aGZw%rBpAfMk$-<;(FoJYq3 z>oV4EqUvN0K0=ei+}Tgl;A8vV8kZqXB$b9{z21l%+^5%yNYjFvjPiH|L=7iH#7X&v zlmY)XA#jmlRyYB|0ulY=RM-8;*caKj!>@_dSokaKJYi2^Kb*?I_tp@hD{0IyoNZ)| zbs-@4Iqd9&gbmD>O$#92W7k{22n_J*CXin@?QP&4ca<*J)Bmfl-_@mV>bu9s>6uFp z(SL}7wisW75^pc*2i-=Tb^v{g>LfjCp!aPi;(r2o4P{@zgwO`k;Gt>eo^HN4?hY zR@8fSF4C;~@TC5RwrGZ-Hn7(4QFm|m>UOoM2weOc206m&KmAcS_$jH+cPL_KJ^4SE z4ZPT20ZIqZz!$mp-<*A!*VG7=3ZoWKE3LRYvvpY10ZwR8=IB$jkhI(VyYnOAmYeZG z5kuA2O|9&T84mjC$q5hbq_u9j&Wrw3_8lLK@P67u(|fw;Bb-DvCUf_7{2-252ke29 zW8V}8UB@!mP`+CVrEi_KN=0K^AGxTE5=HBPsqEY!?~<=5j>sUoN4D&PWhlLQC(d49 zRffmszg>H>SLs|31~vam>zS*zozrDoivf#o2e1Gzh&fy(*-MXDS9Y@7I~U$Ct@bkI zUw;?pG84YEtZ@10{Lh3aS|xdZ*(K)4XE!?3w-Eb^+Vo z!!FMRZ$V|r7Q8*h#PPVxPB4aB20h*AmT$$3T|AtQe|HG-rmm7G24$~AZ5=CKDJBMo z&3pKQZzkqH_qx;2Fx1=K2eEa>>GdZq2_#!F#ZSPwY$MZqzNQ(NvC zb?77a(W+;N-g!tKw3;Hg@GZu*O(`$CYRHUMT@euKkLfW~-J@Gcl0q_Kdxi;m-HINqB(l=$>UGzzi{fMNxUawfZui2QBDrF+yiH|7} zAKu-@kB6K`VvcnqZ}nvpNFP4p0*zN2&a*(${c+iyYm}AcY(cN zbANVV*b6*&U>9QMDOCGgGk3)nO!kkMx+AZH{LhXSZ2Jc7j+%4eDI-euz_QxRuRBZ- z5d#eH^BcZnu*_>{Eo3*71ju=~@+6+>TV7?$a@IA89$hjf=5lxvqF^n?etdG)&X_1k$ z!VNK~_6U8AAvC#Vmqqk)sN>f@CsWFP0u~}=lFLpbzklALmG9k?(xN(R#s}&WPCLb zZ-kS1`(Q2eJMI{>gB{x4yAW#uX;W|t&0+_I6km_^+Ffu(35jL!w50WzUeIHj!REot z(oQ$C4HB3Rbl8NKAYbd@o zE1RL(jm7+$11;OqH$InV`M5Eeu#Ym2A6r&tycBHZe#yAnYHqp?Wd?P^Gt08P%y>n* z30_F}E040TLsBQ1Ua(}E!JEFw=6Yai%o6>PhO4r_dsnBoydnsi8F``k;RFCiHZ&n& z0H+y{P9hA=x8`Bfefy2Y_?oTh>5x6mH9?m0<%@$RUgV!1SJGE)C7cX&iiZ7eCoi_^ zptODJy(xw8(6Uib&QT=k0G#bg^Qx|dhJhKG$C2p;MWz?5%%n2enI#VwYq*h;1-BLD za&=oc5*l94GJ!VMD=duZSJ;?iWu|Xq#bDjV?@_l{d09QYdlJKqO8K8m*q50{?>ctA z4?kME^<=_6$vl0vnS>yd3j3aI_Qgq7=`U{O?On}K^8$ZQK@5*1+=s=>%TXQc%P(W* zSw+#0Yv39EwnB?uiT-D!3&8P}4q|>J=02KfBYU=3S>Wfnc;=az_zESn_a!Vd>Dgyz zsODC9h4LDk_PN9&2o)I=XG^Z8koPjDioCfDD{3+}mW=|}LM}9d89)e&%i0VD`qr;( zduBEk@M}QsbW8HUGE>Hi%=k@GnFCu^Rk6<(gR>rCJTp!v zF>|G6UN)>f<(rr7&h+$-Hh%Ub>XJ3Sr_3=JpR3$u{+4cOAsl_(b(G26f=*`gTuP=F zADLzFli(@kGI`%UY+lB{#G{5m*f8$hF?3IhX&C(x!6huC^UAg&-R+0$& zAM^G_j28*Wg?(PlB$M}zF!83+%wVUKN7yBqtIwNS*b(d;H!q<0$;l<%{qhYp1`Usv zggFH%_jTr-<@6buaxl9v=)8|;_ARI<3nJ?dtn9xMw$hriLzb*k+DlQ2ZR!2py3d4u z5BbwRF(ViDYx2hqP`Roh$a*q*&tE7c^mk!kzd@C(0hxS>#@8I)Ha=Q5sM zd)2EnImwoi3j2_``yxOIxiSm^-E$KZ;j)`KJRmc>H(_uj*=)m$VlM8RE2$^dHWu(} zAMiM2%DYPKm(19wnMZFgys-OqFc_=3GU;Ep6MrcYc}b|12>U4W_kn3MeH%ILk`)t*{<%PO*& zh@K-aPtK_5sAuvw@YMO#-be7?)f`In8jjhtU|Wi-9VU@Mr7Ya_J11z-a6ThtS(U|6 z?2+Vg9G5QWRYw+y^r~0Uee!~9vI8rs)6~XNOrHiG~W92>UVfYNvDL)Tv%j3@VvuNC<43n~X>rT(Xhb=OEREZK;@o<_PGh zCh0Wj8JgDb(d(D&ew1Fe*V8TRj!o#G2;HK+;pP@zyytQ>*P(OX-*0D=$|Z(}x3^SU zjvET6M9#8fx|y=CgU;JbFIc^DMYJUBe#XoseY%**OaPe889jdOnP~-^vFW=UFc{6c zEi-T5oK>iSQ!n-)(+fNC;b2;tE@r|(%i4M6srYTW?i@p3Xib?cugEj8UnWgsWkNxn ziF&z~}P7J5WJ`y#HePB_Os8`ozDwascj3MEMGQ9qVW>9L48!>XKVZY)%@GK zf#Dus0z6Rt)lm;F0o7Dg;&X`(uzB@rZGKHVK8u~(_2SXEI(xdsV2`f?+|};GsZEG+ zt3IDUw(RD4HR{cJ%01RI)8^^tEwxvt&E{M)^bw8PQ#`dYQ(b;mD&;zLa(Ff56OWgE z`>u$t#xobs4LtOxvPn9;i*3xeH`MN|c(2;7^Ys&yesqS`Zgnl;rbB4ZrsvJpZfEx3 zn}W`<&QbdzLFu9D48R+>(Df&fli#wzJgi;#8UYxTmSG-svB)zA5kO$JR%Ov{ZJm zcd1hIMXg&=%vJq7>JOitFPIJxS2OY0E&^uAJg))PnTs?-c>GywwQQAl!QJr<|M!gy z@3GxPzgU(V2kW>kUH^LGsQy5_DIU~9?aiX9HK$DW@omuOvD~N`C)Fm@*~WkU0~vmD zml15$t~s9(@j-UAKP?d#W31Tj&6g#7f>W{UQrp+o&%Af?_ssCur~0s-%Nj)IPA#ji zo$mK<%J#e7Px`Z++no7YUE=Y*Z1W2KqB!;M=wnd+HG3o;C0_&n1p5qM&2Y6h;lCB` zTUU?#pBRq9|I2#3rte9v{sQDiisy_w^zB918)~(-aaTb0ea+9Dw-+XatJ&>o99q!I z_^jfuW7v|dd_e)5Wsl0`6z{)>sj$XE`=76crkg1h;n#I?4e5iADI z4VQ6_dx$5$TODhyJDCyJ=|k0A)wH#J&xe!)PSJ+$FPe8#YT8A&$jJn6qC%Rg;o+BA zdz(S%*3#j7B&nz@FUPWZrie>6vV0d<3Aeu%fwqW zbJ>IPtSIxOn$KgyUCX?@Hn2cB36lDbpL4*5;faGJtCJv3jJ)8c(fhAPApT=PC(AceQEs+DMgWlM)c4WH%{R+^7@VzC9L5Xsa z;mz?fqsJwh+`ztW6TP?yR87;=HPff!O{1>6ga>p`er3CjZ9H|~VvqZq zN5%B`<D(mmK+1j(V>X;8$r{~<%T!?&{@-w{ILUu`aJ4J@%62)7jy*|wc_LXluznPT0JZr?d<5o4?08Yehc}9$+*QcJL z9CPqb|9`M$Li6Sh3sI$BcW7&ZG}gkdi)uYP6-8v=K4eqJC^P;r0M_@eIGM)U_UH8# z8~?Kh$$fQ$eopsmTIOXjuG(?rF-nTLM!(ucxjog^T>0he=zPzbXxlA zegvxj72I_dtDY&+w&}*kAv4kW-*lb)`^lzgL|X2<>rHx}8!g&hqeg{9I7od^c+dU& zCVV>qX{Kj1D5aAbR!2gdS6dn$h4Go zAGp_rl-_6Q(qG>E67tuVjX|W4$d5%YNr)2Zk{F25TKe|2AvIWJdchWXRuDF|hmZ~j z$qd(koymRpQTjYdv3`}_eL*jUZ0z6cNng^T|IX8&l8YMJMy|GjwblfY0J3A>kI<#k zUJ&_EMcC+P;j7Ut#V1rmaI`mb#|GJ!=Sa`Ink;4w==046#+ZC-IZTcERncklTae18C|$wl8Gfk!aYMMhA%*a2kCV60!ngFs z7j+^M6CnFs4zy;>8`_^^ZmfM|s{Y@P8w74~PiW{IV|UCCf3NRyz04l|DynK8<6bZ< zm=icaVG!xCmz7az&(5&MFxwNhX+K=-5XD}k%`~+re3k!$MjDXNcXdZH*$~RYGa3XA zIA~oppiHMSf-=3$n8|_NCMPYkd!N4*xR8+@NkC~dS4>`Cj8X8U;{`4s0?1q9 z&M<8&m_6Ca3JM#zL^>)ClILlBoHJ-YdXky@tSg59|)~uQ=w5#7To0gYPe?9k|toXI(uRi%V$5Ddz8H^I}UBaVjSt5Pi%;-;V z#iC&kqd8p8kq<&2GjTf27#AUJnnT#tz1^6`N(sWrxpYYUS@$YlJBoNxJPM&V+M9#7 z1jj#h5d6fK9DgIMH@EZT_Z04UcXmqQ9UZC{Dp3=^#b>#H9RH}hg1pq9v-dQN@0dFJ zA?n-tYJikAACWNF3$(zvVB6LscDMst*#gCc2!;}Z1Jec3LD$X0qj{U4^y@0r-b7lB z;rl_}B3W;O2hVeL{_7p~$5(9(d=neQX$2v{jd3EgD;oif(sqZtK}!=1S%qe&@a90` z3)}nMMzTZquM_67jssvfK|Soqln1+VYXM_Z13TuURm^wJJz%h0dK{51qVr~P6UFP0 zy6hwf>@JiCD}d=8<6N*pEMAxZ_-uQcmk3U?N=7n-5i|cM#>kmO9-2-pS$xDLcSZ3< zO76XyL>t{=GPZ>h8e0G=61uiij%Fd#tSAllNUdu&m%~Eo;;hkCh%14VSt~PG8HR8O z?i9%a$QB)d0+>G){1cfuKSg$Z8$OAjp)orC+le zSCy_xQYEbjxN8XF2y5!N#CVXnga9Z(cEBN02Dd%Z0-Qis%Rbv<^ng|cptC6H0*DNl z<`7L_lz~E^1PI&6E^t|u3$!k(p6J{6

$xWvb-0~u@yMTyavBh0raDHu3TxdW7b z&dOZ{#g(9|2UNCJF-id)uqoJ6VncfywlW60rtLNY(yv*atHM{IsStGtC-+pX!-9jc z4GQqk85FrQ!>vm^D)XL$nKLOpNU zjOl>;tuA0iJ7@P`#^#9Nf);{7WXy3%?=YbpJh~2TsRF73s6xDe&TH#Hne2d~unV9b zb^^)+-2f$lkSPEtbF8}G6k=19HM(E6_2TI-Io40zfify;`BOD{F@&mhcg-}2WV0WE7LHr!M3}QlvWvpCpI2dFNnP-4M>c7b2 z$^`_qpY4CqsvOjb1!G!0uGVMZ@h~nORljzZ_3#T&O3bR?VcQ6|z~&Q`5YuD?LS0X* za+H>B*^aGsa)lNcbqE_GvJABpb${0iqNdWCfze-3{z0xh$nP(>{H#XgVBfkcllwD< zg70!3X5jS*0I6UXAmvs{Hj+4;hyo>LS2&Jbb211(xH1@{CHF{;yaK%d)o?1nssOy@ zUoItZfD*q^AuP~W;3@z$HuC<1$S;A21QeT;O4#e`ZqST}8SD*oJAodsP*4Z#C6a*M zX!0~@-gV8BsHyy?O5V|3K!o*m1nOWHp*%?m%HL`8mSrZ)cE(_fmhBupRWMmpd<*VDQ zU}JFt8=e*z>j)n1l1e0~G^qe3NR&}10*eVs#jO3L~>URAHy zHY8HXRB!Drj2tMO&_Sh7sL<@?V2e_YsY}1|=Mu zVgl2v#}{-V_6$9TUl`Ys&)Dt!KYW>1X7ieUWycftlap;ry*s)&Q5P)!r|@Q=u=}_- zdymn2;^2E#BA97f*mmO*Ll?Fu&S4OPu-J`}DX(>%`xt?^nQkE8czbLW(UH!)y}lj) z2VDeql%$8oJzy6x19lM9zz#%tunSW!1epcw)1>MAbl6Dpet%jZhScyN0cxYkLj3wV ziSjTf_CC4AEP$PCII#!A#%aq#!ovjxoH^nWB{O|83D`g5JJWz#{ zpFDw{eKoZVa>XbAsnL`5&nXkrO;4{D_x&?^%=US&A&@k*;IzBY9F7@I2*7yuM!*Kl z*jikfbSL(gXS$kpT@}DG8T*b5?(0h)D5R+*RaR92R7q3?uH}=1d9+sj5m6`+83l?s zUpJ;?p*3%|anv}p)FGIkcjEsOK5^WwMsIv05JN?9BmoxDT`75eGesk?T4Z2%2R)$v z7^k}A*$;8_Oq1Dbr>2a@Nx11)5r&{KhhT4CiB*%AS&g+EuK!8K<1%H4I4rVL?7D;` z+ClAPSfCQoGUR~crEJ|t)eIjMOEq*TYI?COE}Hg0n?aiR=i77W4Kfv;J*i{bP$9e( zqii#m$Hc5gfRi;Q5uTO@V9Hsu`Xwu%l~I)m%D`1XExd6yEQ}W}L;}g#uGa<23`s)~ zk1Z8qI%+zh9k>!mn70!R=Zdq>DY*plix)VsBmdAXQdrbo>TU@Nj7$bzXTiFT{-fAWsdP_*B}6mmjFyTLWal% zl+S5n1eQ+1;g+DL%ACEg9*7cnlXimc$MbDG%jpxXI|Hd$N2W;2G~k-y=4^{x$+!eh zSLalCRq!gn9YV@|Iq4vsKCq(h6UvO1i;C803p_9xP&jtumYo(-Q;dZ)<=QE+V?puW z>~tp19U(&F!czfP7AP@Vfu*b6+|sV~5&F2reO;Q81PTZ2-JlH*GT6PRjv#u#6=WUQ z_b)&sok5j>pYhLo>*^l97wOIh_kg{y$UCq@m>$V1Q%UXU@8L<5V*X%& z=?bE0Kv}k9PSPIU0nSX03lYhri<@ADFc;r-D!abP`7h#0XQ=k1BX>|CtQA7VZRrx1 zl`X-D02`!nO#~B27SvqVr{ znL!$lDY&BkA&EE-at^)vA%P4JW;PTOG_H%duQ8`HTy(3Dkyh^G7sZdpev};Vlh~t3?!O5}+zy|T*eVHYb zuL0)MlV$>_qErY|%&L$PT>zP~^pcbTI5ZTHFYR*04GRc@tq4>jQ=_U1g2xhy#_|N+ zQV=Z3nM+C|WEqYh-JUiU@2oS^=3WhjAtd=-IJ%~MgfoPov+npKUnNmVb1FM*8LdXT|3IihJpzR+lWo5!J z*Gh5OXXlu6R0mh572;pj&n3tN;#}G&MhY-A1U5N}KzWN=9f*RWwiA;)i2?pBDGE*T)Kvkq7#?W_Sa+Wjze?Wl0vZ3JGxDW(WuFRZv znJ`cQ34Li*hzd}^t76FuQZCCSw6Sdk1i%T}*upTF!J$P=JOAq}wLtZ+G9?2@iE1xI zB5}Yc?K1|8h$-S=*udC~y9L_S&UyN7bvuA$(kZbL3T@kv3&F_(R8|tWz!2N6IN%E< zrY@_c0J_x=0g_3i#7iicDZ^ovfmYCFg{GzC?B22wCpLnLbUgjHx~f2AKq;~12{pJ7 z+F@J7b({d0>?w$w!h9Oc`+^`;B}f&P3?U`7Ji`fsFE4VaF|;zW5O&KUdZ3YK1*YqB zbnk!_Vvn4NX5sKLwwY8)ES5skz0+n~ zNUm#Gc0n5qTw{oYK_LO`wt_)aB}f&P3?U`3JaU~uu!xlCXjno7VekkFQP{}DDFRqQ zRe)5%gjhmXj0qg$2pdNl0~bQ3ERKb?+{8A)M5+>{3S!9@9Odb-EygvSn`Ht z*lTfi#3DeU_o(6R$GL6_hr;;Ty%bjhVsVrCz;`n0LdwQ*s< zc9bKa4ds|3OJob#vd`o2jV5du{+ra7_x3BAlbR>y%`NlSCeH|Pz+-25DNt^9x1>|) z-n%<HQKt;3ZBjn;CN-m-KEA}QcO zzn^ox2W*lFn{;_doGt?&XO6Tu5c3XI%peM+E9)LsyyS7r`v10o_@?dFv!7^%l6+ON z)9^sG4X=Ea9Ao=F2DZ8z)B_pl9t&wf(sf!-9+KNS;<+kGS<7;GQyuWbs8pcb* zd^Q>y&pUI89>%T=qS0wZOfSGgfJhF&H~;|55ZuTa0R3D7VO}@j$I#kxH9y-ktxOAX zNv0-3kV$oN$$g@d(>97f`9FCtNS*&b8&y{y<5Nbv)F%M_Bb{( zjr-c$E+4<|+#Yvp@Mi7dTlbT_d+YWyd-mBpfB)Zjdv_*r5EQebcMcIzOgLc>Fhg>G zE;D7_w;aB<8{gf!ar5$P+?e)%8;c!v&x5uVcZw;vNMO@9bUI@7|r($e!G2t!*|mChH%H8`Me_6zL$1b7*c9HdoSeE~1?b{a7xq8m)W-z6<7E~l83&_H1#bQ&0* zv{D-Bd{Yw+slC4T3`WQpQdXQu91T^XY;{&jyfQ0S zA?BjW?vxf3IJyR9?dGVA6OCtWE@md7QZP)Z96F_m0?3A5gN>8O7}^dhPD*6o7gFod$%u{LSzu1$IiQU11BFMK1<@GR%5ax{w<&1Mw zFEvsQH4BipUgubrTLD~B)bKRfV3c8p9eRFSkN5JjT>jKZhmaN^C!tCsMWh`U#wm{H z(Yw0j+S$C+iqCz}bMQkRe6WWX0UQI@h3i;>pUlpg3UZl(Lv&K#{HBB0oL)>rYy0C` zma3O*-ApFp21Tn!DXI}nAxN=h$G}IQGL`RkgR40GD$8x;C_UuR{FP;!Rk;WCd4BAN z0|2hL^hZl$uh+Hmj@;KF3`SUmzZLWzX_k*I(|mjJG`*EPm|3K_u%VB}SE3?Tl&qB8 zVE~OvA3{G%YCHmw55*cE5g@$bL!9pZF?mWpaxH`IDL{;MMb4aQR=Th#4W2YlXf?5R zWta}*GdN5FLPq37vF}h93MmvKDB{9%$`i%u$?j}zoMZ$PhA@{P7BaLdO~`IyjkAbt z-T!vYu{bsohJgqN@iqrZcOKZHiEK};Gn5i`B&3ekPILi_|n;KbAEWYfCw{)k4WCSTL7F{bvxkp!q@rvd< zM*}$`k)By$VrBr$X zevrHL$q|_G8tFrV{Dh85=vC^_2fDBzQFCKqIN4FF5g*eokTT>keNoDIaE7f<%NC@% zFmk_ zegkDk4P9HVJ-<*=G;B5IWQ-9!FEvsYH46}FT_KaSV)xU6j*VG$hlXkmxA_Rb8|vg} z78BovJly9=K&k*z2%-VE*domLcr%g|^%@J}%4x6+dpTW0qF=Ec>L_v9#$oQ-W}vSEjbXCJGHrQKdI`_l;Z9ZZ|Y%p*k72)7@Lo>++A{LFjpAncO7+^36!=~owhenEVzQl)e4MWki zu&V82AQ>H3{M}5N9rjlp1ZO%61@<>pTOmD{`mg0^Jq+Ps06bFEtZ?I{q!KW6WFcQ6P40~V&iRG>}sqM5P~B~P*OrE z3c4B$RV4(wby_A!T*Y`L(F6+zy^_-#CcZu+e6Ry?ADU3UH+mjd*)T4^Bt?Q(BT&J@ z*u~F8H^Laj<69#XQC)zB6*yhuu$?_J zQA3NqgA4fY#l87G$Kx3V&%NKyhE82~A0(fVf3WF;L!hXQjogn?Oz zN(7y&fW|#g?L7WAuN|w>9i_W;Ko5FVlc>d!un~MA{yi3r16&0)Qed<%DMqSFgIm4U zvneLTcr$GpphE&M15{Y|{bovniZY@qu}Bz(KT3cF0Y-{)#}YOL4T-qz)Pu13@&*;nl@Z0dz9wk)mHV`EY!$EWGGtka?sa ze56dUN;A^(#i(~qF+}K)1fnt;DJ<4cx}>^L ze_@P;)rEw%5Y16|8fEn?=``m?EvgGXwH+k%fyeWxG|!`gK-ik3mk9~d@JImEULS4dv6GNV^d32a?pQD#nT z7-7sCT2?$XKsxj@S^^miVbl8Z^;#bdga&opDS!wDlEqPL#cj2jt*v{dUr9YBFCLj< zMh^4Rsm`>xiG(raH?qS&69}7aYo+upxh;A*Bg1D?^5nY4GC#4Fh*%&2<*(Mc(ITW> z(%}bpr+2*m^bW_`t&3l%j!mO7`L0T-+v(gzxLYrOZ# zOrf8s+^$;Fd+zd&z)1g~GBDM~0hRvrn%6ECSEKcuT|Xq|16#AAV_N=TWlV3_Ucp*R zvJ=`4wXZfrTJ%e;I#ovYm`kNGq4_YD;#er)JVt9kt&T_`2hx;D_p1c@>qdHXwjcMG z(Y{(C*P~ccAE3`6P{y2$~QY zDc9Lc8^4W}D!YiU)+&Y*Uza3su+S{|y>0NU{=1gV@|(ujOwvtWNniCd>tvOjZyn8p zi}pLV?+uuY z3+D*zeQO@$K8%<8|C=f76PGB-1=KOoCPTeu{n=;P^ONSJ%VPDe1=p?!DgZ}p(*5mm zQi`B80EIfue?5hmLReTvC-Iv>CySy?uBSpZ@sD0No?$hDRQ^8<=PR9u=VHmlwSq$# zP63qJr19xIe-u|uji_WR0(?2MD|1H8wvYPb1sO!2gd~TJ>Rp9gGpqEP53EY~>m^_J zi4q{ofZywiQ#a@FjEsLEFt!FPfm&NB)N&T*==$bDX@h;Z<~Xm*;3Yh5%)tNt1#d=O zl; zFd9HXU9TIuwn3xch(Iw4Ft#lwD)2$@d3;1r7}-`o*LYn|?yFC);W^yL7z3fDtY-9zUh1ED?~AqX;|nO`;Rg~&ipwZyzlaFN zrp1(HHYq(6RsPr=JIsdpA3hqzm47;7$aIQ^`KLJ2Pen3$I=h)Z+>;qwHov!z`-hpC z4(_-AA#f)x{O!6h@b6x3CPOiMvE4V#v|i2_$1IdSQfg9DG-hlcr@mt2zIkE&vfh#R zcN46uTeZEW#SJloqR2r&Rr4%ti`+TLZ^S|hc$0*B1VUPPn3O3>?>njTve5#X`QuN1 zL)(&FTQ(0 zqbaIu?!gY)#MMzQb%*$SFipE}q zQWZoaMi&x@k-KnA1x)BL_7SR2}^`w86P=B3KP?fEeHe7qq1E2sv`5Oum(ijw&qk(QSY(^0x+R)unjvTmY-mDlwX=BMu4n&43 z3-yi)K`-3w$uG|qqpIF%nTEzORz;Ylz!g5Dw0rd= z(?acGFmAdYr;i&y5BG1bVV|@*70TBl$HEI-Q6YvKW!MIHN~NU_Tq0x(Nq!XGv^Hbq zKXEaASy-ON_sy9Xf)?6=y1I|EMiR%u>b&LwMlP!-=_||%r^E5+1Fgbry!;OwC zRRQVrRFyBmkxCSvV#E{ur()>bNWVm@^gx7y&?Cjj z8-h1l8Xl)hwwbA{tSOf1FEz1A^&{*A`T)&F;VTwJ6(boE9jhZp%&ae)f@aBT$Kqo9vOYz%tlCVZsC{D+UbJcfE`h$X}`rwU)_8YE{tJ*t|vsnMCo%3*>MG7WYGU4p458ZL%p zzq!#lWCwq#aS6x7>Ok5vRV1Y*Zf9T8B+>z-Sb1acCQCzLJKdj+t(hd&SY25;#44~k zpfvqLWl?x&gbvE71tsd}ORUxy8%WIQsVhT-8e@gpdknfE24bK#22VVFN^D<`Ec%_M zI2+r@)NGFFeTs|u%VTLBy=75SRK76@uxMunMiQq=WqihPCeg(Ho*9FN@0AfEN|Es1 z2HO%-JFks_Rmz%2P&2w#DxfnUK@1cIY9%Ic3k%N#sNBJs(M+xf<(RLol6dAw&aAkW zzdLSK(v=n|7Ty@VQPL2Yt>$@*m7Ujwrg};+p~A|Hp;K~L3lbxc5%BQ)<24=)92qMe z%Ln~RJEg}eM*gxA3Ik0>%4MzXG&fEhL#ii}rjmg#0iNygcquC17z9{ot0EvVSTl}@ zN^C^N3ld(2T~sF&1E?@O*p@S7AE^QqogZv;pb}#iN1_ru23qR$QcSGqJI<9H{aa5I zj;R79ov>h_{jd&$1pw+*kU+mZm7|Mnj8cTH|AGXasbD1iunwdQzLt+u2Y5|jt)%8+-2-sv zgg5~IBu5U>%EXzbSY+y7&{0^OdJ!6f{*$TBLPaAQBYscL;gzO}XnJfElatyi4zVf! zn~xexs-8*K|DGlG9B=RBz3Y-jigz>H7tGh**Wcdxd)u3_>=FIkyNC7H-vEH-eXUJs z+f=@Muk8u=qfrdgNXVPy>pU^b<>nA57sAkyre9E1hEKriQ!m;SjE#NenbEUWus+Y_ z+3t_KEsafSzw_ZFt;q3h+imW*ZF>K%gKPRT`h1J^JVCebbKf=FDewK(fVOb09nBYY z?|ej`r*Gt-^s`8g$Vibz*0z=zw^+t%r}QJRwp&uq|1j?7zSqN`z?uC_w|j#- z&p7;P#F3(tsD(4@i_l`cHEC~y29B*5DML57L_+ZQ(G92VU(LPOwsBv;wXW^oeS!bW z3`@Ch&w#1o^CQ=v_C3SV{fT)E*v7V@+EGG`6sc$xq)su5o`J94ymP-mQHts`Ml7t- zIys_3W(&ntj)ySP=%Jw-s`pB(cYFqSdw+s&0Odx?zQd25J;6)~Uf@j-s)CG0iV{C5 z4x+Jg+quX7*LP_BI!>+9p(zsP7(yW-#YDwmE|Jbp(1pZo?|Lwov=wR^*KE1Ksi1eJ zYyB-KzZ!-dDJEl0W%{aw>K|CC!G#03LMfj77!;BF+QJnnCd;wqGTr;{_IC}ty)x$e z`u%%|2F96~8Qg!kL$K}LtG{U_SMj?||PUF+_cj zw@{}2aOC)LCC5na7eilbZ|K@x0 z<%7ALG(P;)?n5#{_G1#x%30?cYs57(EX~`^B zLsKLv4)Yi)?~S;tyhrYI$B8bzJ_y?tH-D)_(gH7I_K2b zuF!2h(c+xmBN&W%$O99A@C(U1#N7Wqr_g=h+@-TmEwJhwhvtCdr!f{A`V-2EMO{X- zH7T0SvBLPq1?IkgmF9Qj&W8|2ide0t{6*eM|9Lm=_x~{ zaFmfFMfg|yoAr@`LP~#;Vk(Uq3oV5>sZ)&dK<+G*fFKuuf?2CwD1++kv*}6mNUG>= zo}jB&H((W9nKDwP)coXuIyyxNsvs_Jp$C3I<~p;VV~J>u+u7&!)2*~bj42L?8rY2~ z@&%sQ{_E!58=z`Yb;jx|ZoHKuL8_5^itf8#o`1Ei+Y-kWG&BTmy+LLXT>$C{5H&!B zg=xq0$PcQoQ)JTSIR}GYYaGg#J?b%|`@q_@zZUnt*7N3XW3P2>*cd;lyYbQBGpzoP z%ItlJfH*iFi;+(m9OxN-y72e5A}-rMn_qtmV%^|#*7tpFN9U%Vg`wJ$LW~rwX*$@` zRE3z+cm@OyZW6*ql2O2q3fo8lHS@dOCg}i>|5tpVm|&=Y_3~CEgdqWClXr#JzSQxH z8}{8}@`teWzU>u_gWPQQUU+}mcXrmiJ152ghVfXk?u-u({Vf~SeWc&6_M0}UdoLrG zbN`_9Hb?q%{XdAeEr!0e!^cl=?&i{G^KWs-wxlA_00>DnNE!nPhh>=XoGOisI+>F< zSinw0s3d1oHx+hix2ovBX{TfBe4pvZwfw7ZXudvm4cEO1C*C!?7w@~#)L9_{NEAc0 zecDR?Jw`w97bY1re&E+Qe@iO_FUYq zZSijL$}|AZdc3Tw&L&=U=iHX$%%}Q$J&faSug2rEX#+f$yrDyiMLb3pm!$nSu^I6& zo_=rzU52Cm9(iA5o>P%&00Sirl&Crqm>fSk5y29Y3pA4vgLa7MJaU3{gVU~xHpsFY zd#Zk*^!Vvf_IPk}SpHqD#w`hoNIypLI)6xfR%UooO!+a4)~J9_r)l{gHHcVpN>4Np zg-0Y#OCn)WiBoVx_n@3p-P@gQ{`e1{o?^vDia$SJ;#1Ve!i*GQeq@a`2L(Sb7i+x= zTFY9E6gQ1vX$%Wpnus~Yvwu2h*>sAR`L|tQ0tYnCfzdcp0V2`R7KP!1T}@l_|8m6c z>omBTjY@T>YGb6AHlg`-IH^E!Kr&(oi4N1BPDPKlmM-#7$oq;TXg^3K@*D3Yc*7hi?(>)W!9 zX-Gk00Wx6&fzn2cdNJToCCDKJDWJy#bSoiBqswmfn8J;lXUG2jUpDZ!*86tSZd0Hu zSIKELfPw?4SP{tLqA#`@68Tx9>o)Jl1uh*(=7I1X`rR=dHn8(FTd9{&+8Omtx z=3xMuliT*|LSNkeUWH)%b;><9*zlgV^#*J(0OiT8+O{@r;{mh)7$d=v22*Hr3KAN> zzfn-7D8z8E_bim>#r2rYZme$na=);>%5$r*?apfEY{yo}v^S46#e}5gtC-w0Q>%- zyDBrFB7iqkEM+n--}{=4y1nAwV*~V)ocG^){01;GL`5?IU;qH;HGlTe2gaZ7`SDoN zti|F+iAnx8D%HOBT+V9728~g{k`kD>M;Ke%@oXd@>)jJ1Be3rEgJA}c%9O7T2Y^(l z{CP8Pbt)g-J)o;D2MUZPtf-vm%_F33Dv|E9W=kBcRsaYM0L)Cm)tSNnySrVwtnU8Z z?r+!2mb+}XyewPFaV+^amThcEjlqxzKX5`dfJhUDKqe$!AkQ&g9N+)>6?ZNw-1V}n zRZ$U~QO=%I)D(32)7`9QMuwK2d!eY$&vRxov>lbGNh6&q;*a1-;+4zYt5;NBC1jNq z<-9dNQ=dms&F5y|Emp1gW9B{1S!=-GdGBo^5@5G;>nfQ^vIsbb-O_4U=l4i*ouv@a zUc(k%U6r+q!cJQBHqsH(^V3j^-A_f^Ig~*)_p>fF9SlkgnKF+{*DNIQBU<Hs;hy$)p2z4snm;ZdLn z3(Mx+TM6^n3+6QoXXq&z^vJ?JdS6C8|Cb%l^VdjUFFl{tf~1J5ucXmp={PHbWt}qC zE<08HRi?kOVdQNE3=S7ZC})iN?V|BiA5uY=8cXT+{cafiWlKUQ{<5Qi|8(nWWFwc# z#Y8G6MUsM!lAV?ov`m^}Zr*-vWJ!$P3d`TT%W~PV)aA? zPJZ)y*|$_5g$Wxo!qo=<9~}J?AXJ^4CkW?-x2Y*_AAI?OAMi(qG+cNs4Dt7&8S$Rz zjDYVWETQwCp8^&}#N+pS$45KQKQCy+W!Yw7fw_rl}g0W4$&^c7k*`1ac;CHaS;xdb#qCAV!Q5>?Kxpi1>tRf)58Q<4b zVBF}2VEy=%N7%_pj5;(&*4<~(i1SSLf^^61Pk5O4h6nBe!SM}`)deUbD)Sq7&utr# z%U41Ma;01d@R*9Xx?K_eC?(=)msy&uq<~??SD}$0=ACHt7I~Cl(K75b2K`h<1&)67 zohiKoLmKLo2%ukeP_C@n^BB%Aw_!v8QVa_|s|8Brh16``zLu{lr9q=fKW0HwQ_<3B z=B04Pjs$D5_eSnwsxwHnaLER#r0mQfwRFxGyZNZe|9adR3k= zW}c{>MA7J+7=1%7TLM^c!cL4ZAx`dbHKAU%o0P@yfWxrS-CDj@L~oD9r=w`RZ5AL| z8BR@>hBb%KnVM!qVfSKOG^HF}$xmVlTzM|bXR@mr)q%)bOU|C|9C6uge#aZ?tnEDZ zJce%fq2it&!0n*RUTk#)oreP1n;YV`A-y_Oonu{$w{6~)+=yO-OE z{9)l-BZR#1J*hw`hA)OvoU+$3m#lRm+r0W}4i<$3mTUuhxaOj%r}L?K(k11Z=u~M7 zbcK6QCgr1Dtlo6^EQn~qnHiI@%lJgPI=$&ni|Vqhbp~!6i=UZbGp6e^_9K*n6FeA+ zr;5i2fZ)XkTLF~;IapBKh+`7?%e7(i&8DmfCZUb8G51k|EQ07{%GSPUT6!RgR$0rP z>B4nXPW0&6-n4Q$1{_-T^!X;`#Ck4ul69-VI>XQzvWnvGiiDGUVlvd2842Ks$KI6( z=5cCfs|@vy+^Zx72zZ2KW=?hp(1wM>#w5yYFG+No6&sd)c38Uh0ybv8+nCANwk+x! z%CuKuaj{{t(KTZ&ER9$}ywP1IQc^kOK*QIOCt{Yk4a$*@DpDO*Us;mz@kK(q3MqPf z{!2CQLq4YnXZhEh-#+owuo88mpr3PY>-K)_+_g@mZ~g}Ee;fda=hKTh=0*K zkoXrBXRTqZM;{h;5Wxb;8cdDZmr#iD?tV@|#0IXXMu3H!8(Wl<`d-|ja zX4FtD{a9esTLE8rp~embPxv_jh~b^guW(bhK#`kkwT?;L&NSxVl$6b!nIjZwL#B{)w8fT96`1 z4#{*(Hi1;Cu8HA^LXK;tU8g)%(TF+epvOBADQicrT2K8DtGWmdf!`P0Fx+K@oy9et zbA6s4=e}6Z^i=5@1hCw&z;ltUjDT>Eu^^k$u~Ez*s-$`WtaQoix>GK-^!? zjZ#xRZ(Yv^p~iQFg^GSrsx&ZWfpx<=o45xo?J9w^B8VUes{+1zbKm#)!CDIgb*V)xEk<5025n)i8A@)!7)}x{%eG|myb;odE&G6 z)!J2MExjsI?g%eA(uu|1tKY)#)jACpNK$e7eVnK3nFE}SV=kr;fa53wZEezi0h|_9 zB8PveKDzh$?iYzvYPi+$PK{noC{B`y*gyB%0a=H7hX+so8xGOz-0x;Bt95m#U5xx- zySVwP0hw&7zSmS?1JY~9s+ksHayxdPR78RcNKq7UHo*)_Ei2y2G#kj+9#Gl+7$&eSBkgLcPaL>_W{GN+Ct2^Y^k_HA8oZEIwN7`unM>e zT)7ykC2MK8OB!jRW>0&s21W?ks8|r2^b+4YeY?J@roi0{UVl9{!>F@konjM)1%?kQ zYKWq0CYGf*ni%mJzpn}^QAl!eS+SaIICS?;*X!$0TJH+kCDR08`gTxI@MKsDc+KN*eHAfi`Es*m zI5L|2Le|~(CCUG`ID1v!pto24xQt*YPa0_6dlC!CvXZL)(O0s{vjjxa z*?vN4G!~!Q37l2CyQIPO3tKZ9f)*Aq{H80YR~sdjJ-vGPYO>H-I zR~t^f9gM)O8?>FEt7?8Jyr4u}Pl9IK45H%ZQbvN@I&b32jVOj`}rb zEu<5Pm6gn&Ju`%fpf-6)TTD;o)(B?u#0FE>qpy-x&|w2wB~@Gy2Y~kN!zEFPo>=yj zmh~FgEMMcMC5(u<^9=U1F*RD3dOEh+rVTThj^VXqtu{u%Ld@j5CRXS5Q8Hz@HTl3o zv|__@>C@rYh?+jn9nen;AZ-juUDmUD^vq_*=a-7amX@~F0KWCr9YsYP6^xFh+3*Mv z@WNDEicAcfkJ#DS>`ji14}6vDYnS7m=Qk_G5lmV<*=J!)7u4}}vPo(M=L4e8FoC<7 zCP_$AiNfVSxNbo6H5;*WGRMNPVJpSX|E-3Eo-Qdlj;YeJH-Y5B*Xr~yX1s#9L{fdQ$9mW}AH)3BA>%X&!82 zHRP{Gcze10g^u($MTujK`j;(8J7VT(w#^?fi$zL2G{Q*h zu_jIc&Ji%23pl9wgV3_an1LmTx8m+g>WT!8#&41O z45sy@*Ee^M?J5@7-;%^-BeG@;^R182fMMUHg!fV}Y)fXgLnf4CcTOge!2~5U-}PG2 zw|-mNiYsdvu2z?=Fqn2Z_qwmbE|HoQ=F;9F+0pZqHO3zDODUaI_Zev>#Rw|h_{Y)Xxa`=q$b_1L9+SdMMNvyzb8Ohx&Lswfg-4Fb@+QPvzmwj^t(k~HHq|XiLRpb zGqm25D>X!0i;7k*apm;LsQ61%+~<&0N!Z54FHJCq!`(fSc+qdqQFVR#rkUyP>(?Fy z$FGHGM(|@R8p$VGbsTDip?aE9cEVCI<2ZLEH$tKY$gIZdCoX} zNp`h$%kPvUjs?twrJ_SLW~)Nv2uw)K+Fu80&4>hYSaCdrdeqq?d(ifKVIam&Zt?ew zyAabXvcLuDu~HZ^0B>GyiGBhfuQ++?l5H0IrP#nE#ule46ct5D96KWVBo5~f*>K8? z!`h72$iBEJMLf;PA>Ta_%yNZ$B zrc0-h5nKOuqs1SKVI}(rgHset8$gXPoZy(PW2XsA*?cvTWGFUGmkT7criiE)m*&AJ z>F=oV4TG6dzy9f#_@|dEslPA5I%#l&vCcMw*O8e0Ezp{EX7TUhoEk_S{j))5cDC%c zB|<|#!bgslxlPE;&5LV8m|b@C(bI!(vaO5FM}OIR#alMH-FCPK!*fRIaP{cFO```k z(;of&jn^&HqkMmQ^w;l>-uBC*2l{={)4%C@SyMfQZS?54&7>!nYtOI7UR|UHf_0Xz zRCcT8=c6CguUi=M!&mqTD}S2ajI#zTD0@MvnW&oBY4%$w*3k3jtDGiBa$i%h z%f{HBhIQjDdoQ6HPC+P6z+eG#qDSB*FKki29=v)``SckpuIE5oVSod< zy8$FIJ?9=2+&OWmi#d4~t)B~)FKNqpHC$D6X*bo%NE+NNrwUct5+h%dA0NC~RmxH! z*?P^NmX&0+)uk_8&|3|?r0BP0QBP%^$}5%q=QhFec4C|I=@o8u)3w)4S9*In3V!;M zf{ug{p`c0U%=B?3@4J+rgMTidS)ixiBOvFUKit_anF8Kwj(@zyg>`Ly4k+x6HW$)J z_ob(4%fo)zit~R*x$ssEWGkJIyFG2OF8OMk%PEOp9S7O$*2f>#OzJFd6tcUfo@nab z}B-z@v=hH*ZcP;TB61k@2WCQ5z*>uwyvsCKAYJKyrm~MbeG{KX4>XX zuUTEI@vi8m4F#89pd)vL=kN2^4BVc3i{DqbcH-qfHoNWJ&zsa<@MZ~;H0f)0#llPd zHDr=-t;*}%r|@X6>i1CZwfyZ)H2%nt>DjDXa=+t8oa|D*T0#!pkz&gwCl&Pbb*Iim zUtU{3*MvK@-@CuG@{FDn>Q3X*t~%x;=biqmdjF^L(UO+?`YI>eZCl^(HAlG(0ps_K zOk8aEce=J`|lY<&cfNtD0#F7ZAS!O8MIGG-m%2kfZq#e$Aziq41 ztO{U+e9FIS+@AmbXdtqca$P#KoNl$Il59z1GV;ly)|STHmj|6*CFMB(+?IUyD^@KA zJTjWHZ>s5gib+N|ou%P>b@yK)B{w4hw*US{-eS5|lECye_2^b-My+&(;Oom__v zrw9w4+$jgXef_j4_rbi6)5RDnF#H~}!irh*sX99UVtV?SdWO2cT91loYf%a zX-;60zom}=cja8wnxZi#>F1AXM$!pIfuw9`OdX21H zv8&mhVKrL0mC7h)BXHq;*j_`4g$VLg6gX=>1C2sQ{ywIeC5YHcoh)qOh|0`G9{-K+YERC?9 zvvlr(g2$BnxtyI)NU8be5xx_OZ=6T38uEx%am4S%@iIgU%Gn5(ZoL55W!v$+rghzt z+d5E%-m?&BIL`;<^s449?^lOC?yB;vKP!Gq)h&ufuToGK#LW?!zUe;35|u>#Z0Yh3 zFTQTpz_7DM*L;`;!R84xh*MPHN7gFg-PPs6hlksDZiC{s#$_hqgb4?T=T|&Sloz%S z1r!e3Jur9pp3qdus>@&MRX(4SQL(VS+AK2x(Fq8M=u|`-aS@^V`QMs9riK}e6>g%c z>IL7wdLz2M0F-N!Wk?uDScO^O1*GW5ue4lWpOFfm&Bk5M<3?LK=aO`j@>CBYUukRS zSf*bfK)(#cA}SViDBHhoRjH#k74M6>xW3Jy74-L0^!>ZS4X%1{aZ=7-w+yFa5Y#UQ z(Ta-n46XN-ZMU4~3CO<%{e8JB*fqpYAAJBHv4Y;hh=gM&93Y-i@xtRk{ZCc$wjkw% zfO#2+C|5)i+L5)S3510JT|lD0nsr`K`wnuKW=gR_*MXb^u)J{2&5RRL09RCC}`H8lXx~xS!(psl|Xe&FLGGAMHz&#AS2rm*R=u-vYZG;~p zCs@Mi7R0qC6Gs>XnkUg9IZr3a8rcvzzp$x!r|{(1P&?)D^X!Q6+4sP( z#Qtsud4^#j`x~FWJf`6*n#m^cDh)he)ao{{I{kuB{)AH=le@RdGNeh{@Q{WDY%P{2 zkrxDU=~HhU%=NuhdihyiRVX7a#T1@Efq80Sjrg{+hOfbPZS=(uB9ppaA91)eQU%R% z0x8$yMwFgISZI1$f>WRI(pTXOC7MJ${cP6^O9T<`ELzbdC*Ep0G}UlY<-0xiPWY*( zJ2NntHPt$~?RRK%I?+hVgn*j`RSA|!!58tvd1Om}b3ygI9PTycM-jAH+?glsnoiVW zBSg9m5(p6%!{&T-<*A8ifxuxwA08x&xb-#tc_G;I1QGA#uZc(5f1cu$=mb1W1NwP8 z^DoTD0HFa8ICH1s#jo$o$W7S^e34AESOCR>zsu^aWr82@4|3bP+xwjeGtB!OY!yT@ zP``nJh+*^b@j@}Y+z5S%{k)7zArFyIIT)X@-UIX;5Du_#8^aI!e=ku~EVUH^LX7D3UjCvGS_M+#*x1h$u}&Cx#4>-ZPG!$SF@$6Y459L|h9= zJPbEMJ^134L1MMPmL@zT(k}=l4l1%X1R<4UBbpxT#BJpA^lJowj5iWr-9wk#&*$aP zE{JC(n5YpJN7J}niA%CkpmKZQQhfQT_`aLRJT|rN;^Rh}CTfO-pdQ}ei=qwY->uG| za}YjVsCJ~AzVwXyx>2S z7#8a~@9=u}K|dgx9@{UG>}d87OEqZ}fP| zsLP&mK>;0M0ANU7KF$uQQx!!PQ==dRzp}Hk8r&0IwTi`DM4SZ% zeT01+=Y=!q=zVQ?XaGcmg!395WucW09c3cbzeCmbN2S^0dSM?k)Atn+R}K+7X6DsH;Ny^foZuWv49zlSu# z!nfM(zab({5g`&)Yl(*VR?{J2gJC|BEPb?T^X$K`44qq}1E)u4bRZ zuYQ(62mrDGty23P<66UA!GSw^b*mK(SeQpx`qypEOzRB#7^uM@{bcun9hs|Avg;+< zC%TjA8$_-L!aZdW;e5OeUmw!=7n=Kna2gL@;jf&<@i>ndjoe|dT5pO&Bubk`i8fJF2n(tI zg~a>d9zJO56l_6pZ($|;0FDn{Pqyr<3}LM0yj_DU3yb*(bC!b0TgYANU>rwSeUfXt zFCN5#FCPplu83B9|E-o+8F$S=BM}QJYlbM}((d0s(8#3z;+qg5gLQukxn_mO``{=# zP_8dPty^-ic_CmcJZijjneg&0A^Q^)``2M0B{Vs3>qJuy^ z2l1)O(EE@roUo61Q~Hr#1?YW*m4k8m5fLbQ5RjgLgn()>T7IqU$)9DsU2^B)t1egHfB^4D!=|GHfI&Xw{iJ0 zvg-9@QuGTTISb(5_7wW@(+fHG%y3Sd!?cJ+Oe`20$sqckDJVh{Ji68qDr)$b|C|{Zc7#2pIT2R6{kIVv)3r|N3pq-o-b&Uez z3sL96L;>K1!{_lP8w|-9G&%8|KXhD93a3yI#HT6kP(Z>0JlBf?!3)5=9K7-P%h&Bu zURApNb@m!b`UvJvDRFaXRCM&zwKVS&cb+{n&p%{S(#RfcFxz;)Ved9sGf)~tB`1c; z?(cIL6wEq%56oS;&Ng$Nwmwr#ckHFS)*@B`BMgIfy8(sGzRgbKIs&QEfEw^9jj(mx z?7W8S#><-*L!yKQA|S^ugwiJzK!D~1`IO$NR>OcM1o>gK|NEtAlR98$~LB5Ki@QEEbAI#FH!@Hx#2;HeRN7pnPfQAKx z`-6t5pd@-vBj<;%@$?809gEKb@aCh(vZTU7em4^J>4JqW#b=NySNc2eP?kT-M!1-L zSpgJQ3{-`oCp9j9FA!jK#(p8AK9bk&D2vK`eP<40ft9;^9Ku3VPAl zZ=!hsUex~yQFND8TS{fHGzy|Yk#?G7K)(m!VG9r9&=Y_V)11ViTYgF?5h7KIRopa& zOqDDob1}$EPYGH8F-Kq`1%r(KU=Z=Y41(Yn2EqCZAQ*nZ5DdRy2nJs;!Q=}DVD1Hj z&HZ7p=f%LEpfn!58gRS-?tXOU)8FJ??VL+@dwGys`?dSwfw-(gf6kLY#Hz|Td1`;^ z=|P9GAQn`)c834X<`~huwSgheEp#3lW^By@EHH8-d){+ma5BkGl+0sN*ds#IH^S*q zTU4#pb#=QO-wf~n#JgZ5a+jU?eRyp82jSNVY68^@RBMytOWP!`#DX2T`j!<(&QNOG z-1G(lGf^JIaVKWjASCZNe0e!3bS+TIeqeGi$tMrMX#At$?_B;a_T1Lcxn9vT8T z+);j9^ zaVQSLpcB`n5!eKz!tWsBamHcc@NU~pwwR~B`8(G6B9wC^h`b+JNZEn6*dOr0Mc54i z80;XNJmClNii!(-P6kIQx$M7h{W~mA2T4NZ+!2AYAe1+uT+yA|U5tlOb2ksQNUOARapLcSal1pgjm7a&Lr)-$ZA7%qtFYfk0s)Xy!=K zun;(SKcDxC?V4Y4YIl9}yNXN=ImfwbDa`<=?{tmaMwK4J|)?H6Bs8a6$AZ-bG* zV=V98GTbpC?T6DgCac#n#Pa7OA1_GTMla~UV!p6g@`xjWEu|`jky#(B1F9@<%ezdY>DMUP&S%^dDR6F zdW0-d2rpT&dx62sIpXSs(9tt!=)WCS^aG;FmN~3;*a-VDC|K}-HfcBUPV6i-!~@M9 z{PL5R!aiE8h=3)pLPX6Xyitfx<104q%grvmp7utxmAlI>VX0?{WPuly(1RdZ!3$l) zQj;9^v(s8tl~twvgyh#f!|w6pGJrc4`3T&y@42<|>>ptmQENgqY*`4VmN9daG8Wdp zqob9-l9q#LHbs7ifeXvG%Hw`(7Ue&`u_GgGD34Pzd|{`dD9aJ~L-@@moFw5O*Ee?L zZ9%%mGfF2ZJcz?ha>RDST+?M6DAZQCH50b>INQ1_K%f@Tm=rifwCP^SGj1aW)mVHtZRT3GUvO%h_M zve>ESVmBZvnSyoAX{bKpk?8$!qJBQP|Q8htJZ_s*jnow9^X=Dp{&?p?da^4~g zYVNsfcqyD~_eCjKQy%TiHAn=iTV?F8&{4Mc6)EVCEtVc230RaoKo=I|G$laRz|+C8 zx;Z_}6~^8a7x<{7W%{-VyPOFF1|KBesxO$0v`2`-5R1K7g=1U%m^C`gGsYUl7!iQl z?UgBQs08fQS&Qi9|AP+Dt@egLcl;tH*v6i{{z)#uA7Q=6q6e{703Z+$0{{d7 zGgLPv003`wv+7sCsd)`*gXH(OY}@skWN>0631mi~tnr0d+4h(^Fda$gZzjJV`0v2z z5CP4|Kp7YSSO5;a(1DMBEICrMmuVG$VpelW)Z9mvOOjfHL&fDD*RW8IRBv(PPG)(8 z*tYipG+0^hZ<-r*%4bQ)u=3?}X<&xR%V{)>z~!r&2cV2DRoAnDfR$F|?vOM@mYkio z7E6R<002e|if91N+^)_2_uV(2-F?p7-F@5LTyAo?Gs|Tzkj%Md%Z#3UWm{1amr)|5 zAS6f(2lOJMLBJOQAfSW{7_A zbU9QCj-xbHd(1gWuqT!E)_e3VhA+d`JqWf|_LZ>G>Rm~+Z}8BX?}xLokGu1*HoK$= zVW)segU{X#dv&I}jea$i+Ud0LV4`s4*7*q7?$`Fa-?@@Sr>})wsun!-*eDNZ66Ss@ z+v{Cg-U@5O+$MJ<-Te8c_@N^@?B}snmPr)Fq7jPwg#ndrQNW-RgZENBrQW#9N)*0E zt2qgukdeNBq_un}_tO`O%GoRvin08lwX$EnQyn}c8Ugf1sPF&zdOuiv+g(P$!~*wz zzGIj$q7l@!Pj3s&FR~m9SQjjDK1I&b8yl5Xej$N4ei|F!&=5v=&XAO`=mKI<#$DnU z5%Pw_D*QM!!@DbnFA~VkYlNdK-1K3-bRmN+3kq7O%*tWo7CZe~d1vim*g6I3K$=j~tVcThKU4IkuipKQT-uUXz!Q0#W zttG(|$1Y@ibjZXSbs)bz1`9)8+n9TJes=qBzZvi620KL_*w|QKjm%;P{en(Oa== zkXuP1W_}|mK1GzN-@>p>Yy?0^3f_#w+!&FMcCjXCVdNIOxxtPYti?rcx!b@Oaub~! zrNvOyWXrP%?po~GcW#PfXcfY?@Yx9Mweu)xccjXzV0XyF8*XoJ-s`88)_voz+Kr0; zT{cv<_*uEGSqOK2t@_%Ved;Fx{{~m?&prccT*T3ctj)ihC)eZHfgOWuw(8k%)9l1> z#&=HLi@Y4>FCEdiTtoJv#D>cTX*^%mKn#OhKUdRofL$hyHqGahhvGe{MWerk>==bs;JE=DXR(+s0L zR23-vL={og0!=oGPX#M!fuzB&$S_A#FI+{fBe>DgptOfyi@=oqqG7y$urFbpj5e3Bst0NnntdsteaNX)>B~9Pb1)2oZZmXC5J&{WHFsX zPAC)s;~`Xkf6G$hY64I4lYWtU_{#4B{c;|lkg+8n(Nvz?LGS|)uc<==DbngUEG?-g zL%CgB$sTc%roo-j5t^~0mB?Yyj-!~3%#;l?$*DL!5S9f}feYbvX~K91wZ=Mi>iW8h zxu)QaP4cGr!&OnwQZ)9Cc&va8C(&@7*?{h<7Hi&c+rmWCGunbPRx}Vf!PT55AOTz^ zpaP)|pqYYvu7u{Ajuav$L7J+bx|S%HQGpk%GdwAa(*aZoV%(tf2P%HsN@c`6ILsl) znlM4tl^`=L2HP^ABRpe843W#(4Ijv2lEFNFI9zuJ6e&R94+wG=wB#&Q&mQ zG3NC!ITa)fZon5RKQXBeM?_>%$C|W0uNelz<#|l5Bpb`8SXd>sxJfM~Go0ilG(s_5!gh8E zxImPkkp^;ryoV_k2}E~6W37SBkwOqq|EG05Wp%Mes^vx23Fi&Kj8Yo%ikqTF zBwKbjMRIsc`Um?oGD(z$RXtA7IPCO??CQQ8$7M8dIab#YbS}htb?i)RC18m%CzDwe z8H(m44FdfrW3CUQ(tzqwXqYu$QhDe?`7ya97Z94taKlcUG#$leXar-r6Lg`#tbD1w znaf9%2Yz1XB~Jkj`&(%o`$V;}6c{F}rFu=DC&K}RE*iU-RADAon*z?HOEKJ*I@pZz zz+^=^L}1sFC}PzLtK8~o>1qG65o^|BAIj(e3uzdbxXxQ5=-FPDmb1m>CCp)~_nIk{ zIHSld)t3b+9Ffxwq)0+cx8l5H#x)0(%#FSoqb!@)I7sWOXk~l7=3GNZGLK`xt%c?& z{G6saBm-2E4AeISTrZiUiC6GJfZE5jUm{yo(2ZU~%p51+3_a%9I9p$81fhT~Z#}Mb z4sZ@g3#N5l1;)0NUC`6@lM`?!BG*)37yM>IdKPE!ZZ3UKUR5?Q`B`LNuLZQ!Z(QC^r&1mw+>^9~XL6flP=olyWm?{jl@2txHtb*V9zja%<-K zpR5EH+HfeH%1-lXj|jP-v)?>_h|(pxxF@VHPw^{kLz_)o%8KG1Gn(Afc8NhtxqmVy zN>CnTQEX>a%RC4}AuC*}-Et6BS$ zsz^MqhhJFPM)#NezCW~FP%=jq?#OJu%zMg0aiYE49t(o%>yCcT!|z*n*?h&i4>jE| zxRl)^n%1^V-&;pFRZ*|3rL4}!&5K>8it#&75e5e)p?zs`v7>RU#}0ss&HY<7q<`y; zehCTGqCj}%5TnfnaBSJUx)!%U{bXHf<4V?z>~MTVP*^nrI;+%NalGadW{N7IBlW5TosO_zU)zeqkRrM+tuHILp)m+Y;QCv|jPuGMuo#UE>xl-KT z@1YF&$SNMZZv5M3-3zelttj2$`)CM@Skb8FW_1-Bm5?R8vo=U`2H2cOLXW6Et^+j& zbzi}(u<4vz_R|+We_UC9*5B4s>Ql3#o9F}Rp7=Eo0+gAgP%^4NqUW5#AS?$9v#Jin^Jib>X$1!mRX@56ojeiq%uY4c9<4&h4x3N#^c6 z==(+lLLYQHx#u2WeJR_p-*woka0K8?kWSu?G)6^>o5)GkGQTH^;*?r8w0vmfq%9h> z_@8-WbD-#P8eWQW=Get_kw#c}x}YD4!Oz^glkF7Hj2-Jl8R7kof<4bulwgQ@ZknMJ zHAwJ&n4e6j$hZAN8wKHRnCehjeLE64D_X(!_mq!X5T&Re~*UTGWQ>^%8FWQ!c~AITKNNb!p1b zOx+}VxagyZak+ii~nF`Jq8&a{N0Ar;{ z44CZO1~h6x#ip@e&6N1XJ8Ldd))^aMp>N@ALDa$VQVoKV%kxDhIh#p}Qkx>?{@xCs z8Fi5)(R(0iNok53P|8(zE8|B^7kngF3)H8US;m%FPXZBIbO@6C=xl~#H$W3wKV@W0sJi* zP!K~wo(;6*hLcO$dZ@faSJ5%Mi0*UuF)q(7ipJn1F%y#0`J#N#Xubi0L(YiUzNKH{g9Hc_z}mcg9*)(##G@>*=TWZ+sSvuYqy?7As%*P1$=UL z!>(xaByL?9qbO&PlGXDN@{3OO#oV1<)6bJ-Jw`}CGCGKdu zC#B(U8QEBRHEu%>7#c0M*%g-D7h-Q`xXW*3EdvT+(ekNfPM^5paoH$|xE2gsEaPP( zhVNJCm~np>Ywhv$!(A3XGjspC<^4#5J!@tMsQKY;UOt>Rx1jJenL+lwaDmi znI;Rh_#&xmX1k#>Yx0!q1$My_6Qb_44VCI&4w=CVu^e3Vw9-{!I8pk+y!5X;{R3YD ztH*-SeJx#8KUGxPyLb(Hrv$8}Vf&g*Y{uf+k&8$bw$sAhI4U*o<1NNo=gx2^-o>au zv0|jsT$fd;^Kbzr?!`BbXD$_paJi-9E* zduc0^S`niR;OCtYOirJTnR@iN6G8q-bxdF>Cc8TB-atRb0_+x-+G`3>;sg z{jqg#%E!JOb_rY?-OBDvjln@;wSK!cM_vW@yxz4j%e_pej7EE}a;4iMM@Jr(j+2Vj zECod)B~AdWzA!kMGo~D;_D%259Q*p_dsMtO{XZuRkNW%)#o1z{Od;L~d)5KDi=x`8 z3gp-IRV__DUoYlcA87-Q(#}N5)L?n$0XSFPXF)RM(qDg8CiC>ZTIf2`nx8)Q)bZeQ z-*#JHyXb;?b2cSVE$dv*r0Z|?VNi*K#?8BS|xmyts@ z*t2B(jDG}&93_$Y(q8aRa96+OpIz;?rhd8j)2FSla**FL4`2=3INrB2?Bc?UImM9~ zKKyF7+g0i+|Cg93TCUIiX`7X4u#ofG4^Poeb|$7)CDIA87~H}deal1s*#zc592@Zq zaKy6&+r8xLxrX=`SSS9>BvGB2vBqPwKSTv-q3I(!-Da=mQiXqOj=FA=Cb;EJa96R& zbB1!_ZD>)uhB~#|x)hQBa}X0;GYB&O)IeuL9=RHEpSEP*S?EoZNxErTV!b&?U-UT} zaT2aVi;j#>8BcXdEemuc?i12fe;@|ULHZAAh$e<@PyKHC-q{UafnpB{n2(3dd*^My z6u(7$k2DN28?7taHFDZ)juYmhD%a6@rxcOsu+PNJbbmeG`T8F!U`mwC6v2GZ;Oa*! z$9Khm%?~5amOCiB%}}Q(e1ExZM}4h*#0U5BzRycm*a$q%dFR-{cZ%HYFuyn1ZP4&?ycq3e3LH5 z@K-_p{e7E{3~jS4G{WLbd!62xEXC|9J}uWay*wu;=*aQ!{b2~6xE9bcH6?6tWnpLJ zw~g|*N~~LglaAdWuLO>YZj#0)V4dNPDD6g4I#RrxHn{DxXSG@5MCJnLcV5b{=0Cqo z%;-y=(oC*tuetHR=$oVBf-&xzFszIxuU1`8x5@`iR~O@D8w+R0)`+*+z#T8r6bn)p z5jD9fqVm`^y|?j&n7)VH1ItQhZwT#`oHc6F&5auLBP<(tA;myz+ob2TzmbQ)H>8x~%6Z0PjX7kF%r*5uQ%5*KB-Sj?%vRwlmG!0+-WJM;{>d& zJ`}POdlpI>8X=7)kSN=_yvTP!=$=H7+)PqkMQLjUoCE?-eV&H8i!>uJCq)=I?eerD`B|jHe%_7$a$-{Wd|JAN2xCUf;aMpf0s0AWz8!cg2vAMY^PY=)5Pi41 zdY&Aq1IFO3Apt8IrqkhjZy%tT6pe%I6H@r2F-BOrfE=AU!@sD1jF{zZBP=>a7vCqd zZx`E>YjL?SN@+k?6mk-9jaWLa*6Rb`EI-*4~A~e(k2NLYG<(zpiW9z80OcNJp{G!qRUy;+aM_ zl9pa_Ucnxq9!dzL;4pYEoaxNfKzdJh11$jd*e_-+fATKw z1{bq?Z6t82@IQ#8PSY;0MU{#cS8O@bQ9 zQ-5MfxQG<$U6hKi6~Yk((Fo8?qahL0)GFn$2D92GBY00X2E7GB6Lr1k+_56J4@ z^K;yWQ2tQbr`TGX|E&nW7?!dTnfCbH_Im4bg-oU=<(ABIDws(?mP!Xwj-Kv}ljd{V zCwKPIuaK)T=K0{A@uPn|eJx*gOI_?yO3{}tC}{oJP-s8IP3EDQE*eoJBP}n}jTsDO z!dxwmP6O;+1xZ|xc$==J78(lgsBRs%G#!7M+sOalzaFPNP7Uji( zp`0X3Me&3pw)dHR%2MJVW3{nr2oN*Tzn_o*O}W2N;;LjLBKM*Z1mH-<7GV4&7h0)N zRXikJIneHMO2(mqGOY#NyhIMI7=V>Cb&Wl(mDvmZ$7x8i#%>IfT|m>eZI&~wy#OJ{ zo}{ZHmNF^*js8y@l-V1-W;KvB7mX(YfpRy3nhc;)IZC;thd4ybM9kgf5UDZ*Z{S&x zZe-Bc=sLn=q&Gw5LAgzHBPhH`04yN7wTULuJ&-Zqv(&9Q*HbJHSGY^F-3Wiql!N6N zKcNA)M99Frb&a(xZWP|x7v`j{Y>W<KcMuC>r5_O<7e>K^0sS!-&{l8t;j7)(AbRhtExvpg4uQlMNSur$R1;N0Y*@yC~#4 z750)<@xILrZ4{TL|0%FIVvSRywYJn@hH;7ZQ0c3{pVz5jj(Fm1Q=h-Nb(qAlV zNo%&5&VVB{yhw8_kddEv5y+ip8n%h(UA&*^3Eu$_3sX-@qTn^xxQbks44~yooLy^N zG^^s}g*m9JP1b&SK+Z%XB1cXa&xnHg(^Ss(@7d2O1ofxco$ZFjc<$>00(lpfUPLe! zqb{atw&sl-x0jAX4VSm$VcGRdThyuyB?9cPm6!pK`ru8Ba|s!-w{{ zsqlbAu}1A$1t7PbLX075BO6%PZE1f8zs?t0WkF`<`0bCw7dL6MJ(y-;LP{h@fKpDn z=>lBxCTgU*g`Fz#?WsBsUAGD4AyTT~E5ijCmVj_cmxrTI4k zlR5)SaUMj8hX>19ZW}V;pn#2ypwN<`a1U6BfE;%@>x=}wMp&rZyTI#_sJQfS;_M4e z54nfTH(cEgZ^WSqSIySew9^^i8sUg1=7ksY1HL0be`FmM4G(D0>0M+tloe6p*a&u3 z$)RDpqA2b{%HEnBgeeML*9fLj6szbBXGyL`Y}Z3HZtdRL-d}*y3M>naL$PfXZ(86m z-;FgazB-bQ*+h5Y1aDAbO&}4VmZHnCg{Y;_a;*vAp$oe%6u|N#f&wl#cp*p*0N{i! zEI^$uyidJC3H>Ktyk67SJk=xYvx+zeQh;m1U+0OfC*f_P)MZ0 zR^ zsfhEQva8TS+z6?&h(J1BLy-R7ctv`fwSZ(bPGU%wh(?uL*Yv9XH|z4MiJZBAYsIbs zxL5;Wl~FCcF31u@dx^VY%*VRG@FJnH8g=(y)xdhBZ@aU@!YpwUs-SQd&qmR|0Ey3a zd$$x_AYYROM_ng@N+N7BigNT&JCX4mtXbyk1sOrm&E%H=qP&?t&#}Cbd-3)CIO$)K zQI6fj+ZtaZ)1A~p_Knytk3uK;=d*L4qQQ+Rid>*;n@JS)4}!@8F1U@ROS2Fvz6<}oZHY{XSviYV0q7Tk);uD z04a=(vY>S#ewUgOF3l88sE@+Sn8ij&A+g(ezuMG1wWfOb6>o@WVGofEFnaV=vu9r2 zLShjy1ZAXX6WzVE8JPVQ{V~lj)XXpXS^3Z6C(p36`n_5>0EGeMONkqv{`C(FL8N_! zeGDSMp zcrFI{G+`<+?d^mo`(5Mkgz&cNTDv@0oI*lUp`;q2#n#--W^3N!f+JHjwONHxz9e4J z@G!TH(wp>5AKjpL=@#hP=K^pODTzWMT-*T+tekkS}+2-o$gt^+w6F-wT+w9p z`M9ay$QrxrLad>gDH`(h;5v%sOj{-C{;|bOPNLBWL{346gRXpv@e{JOL+~C4vk`%O zA(dd@0_08Xj5_#Bb%Sg%|Pq6Vc}X(FsDXHtr;o(FbMCy57gL0TSCYyTMY5}>hkMI;5U`PuAUAb2x`)EWh=|VL%~OlcHl->w%!O4_YB2VS?er=jnJpV z*4cl-zuz3xc*?*tMtF~iwdb*e zg&Y8@JKIi>WJ%YBG*3s+P?if_@^lx#Y(jeeJN9!HFw2B4fJ6`w0{{a6LSsfY003WQ zKGkahD3KkDZo=OEneHz#r3|YKQYcJY6UPfp(7lxP%eJBIl7oLf;h%t!Ap)9_04p#6 z%mi6~C+pw3JxO|+EN&~@Rs8r_@hYk%_PMDfz%X&IXt~{MVw81GTQ_9A_iY1Mu=TrI z-l)`_J{~kwR(|aYKvq^cZS@{qm6I2Y11nYzasVH&gL3k2UbAD795V(>N!?~<0KxzO zGc$KJM*w|)yY|iJzO~xh>-x2KSdzc(NAihuG|S79k82xgHjdiZuxT+sge1TuViN#q zK`;<1qz^7Y^bwzoE{1dgu!{s-(j50o6W{#dJ|z1fZ}fce1~fydr)KY6II7PKnW23f z-SDB+GExXtcROixY*ni6wx&Mm!54!XqGBOiZL6+9vW_+IR;n92{NTPTXZkPk=1NY4 z3+Y7B_tb2|6l>a6TX!V00UJ*HU(?vHQK7hLD%H;G>DV`RqY9wkBw=b@q6S9-$51b; zseGR1fRSH8z@F4Yx>l&Ip1!BLr^0@~)uE+LDiyXW=C)<1O*^&Y?LP-TuE(vaZ|i}` zZr#JbxEpMPO3>@F>u#g?)3A)uW1Xk14j%e716*!69WNz~HWg35pr}!_>(RC7)RcYt z1!a>CL;&m320rY;#b9N1PjbFZv+vknVL%@^?NijMUDWdjiRKifW}3j@<(Yb(5GQy+ zTNTyO;y}013-GC;n|evRFiz9+Y~AcKL~uOCh36S|q)Znnjq#{_qL_fi!l82~Lrt$w z=WZ3{;Ge$-HSK> z2)2kD3XQ~xirV)OLJB*&fah(LsSt~t;qJpF-~An4dRhe>)O8!*6%R|XxU5QCKEn`& zHW3_LvH+^Zs@kfttLk)n3hA+dyg}E8s8%!Is<2aapRkzUY!9w0u>KBjs~AW&?nF9p z@~b@86>7%Lq3hSoiCcvG*WTCE#8iG?G)zT7xkpqbJrdRLAySkQ`Gn%}B_`7$=!sK! z(edFWc&RD)6+4I@4hj$HZoHl~v`MWu5fm9LU14g5I~}Znd<5zOUEf~S)5eK~tZ3Ph?4mJ;XJXOGw1zJI*sz|thvN;$q9rA{@AEjX3hgDZ|LFK9Tp^a@88K0DeZUfl0wr4mQbm zCyTssxZOed$9Q+5Zg9I*DcHXm@gjtsTmAgT&^<-P`!?yAqR>75{-xtYBbS{ZT_cK7j9wxfzhc7Ry#fc9VF7EEto!`QxoLkL zs%=AfOCg-(h?7h?mM8)5PaFAnng?>Fsftzj(U?TeVK5RQ3)_DGZxq8dG2^bSx~wtp zr6Y?Po4r%GPmH9R9fd^I*7yL5f)1<)87=%?rKr9qvKD~;b4h`YxbaW-?1H|8MKzR zL}1sjXM0+BrN*G3y~rolgW%5)D{U5YL}+=q1!oy{cGrQ(87~meBflcjY)-;Ywnz`M zNmxZ;1NOT06*VmlRqPu#ObjS(jh|n)t3#Ln)U41^L*(r#ni@VmD65netVlVMSV&9~ zVQ>yGM5%}%Y5<~%Xnd97kB^XB@B8NasK2zSd;MSIG8PjaY2$1gsMouLJ89*QRgwKv z)Tp93J5F9B2AMnoVvU(Z%V)d&a(Dv-De-n3{dAz7)SW*gXCycL%}QR8`%1z}p+t|0 zu?WKF^F#4n7=`yk4=(bTl41hF$tBw{z2b@pgokr%jpLLhact0_yA=Q@??Hs}y0wwl zl@CHBf#nArJkH(c%u>0504bzowNL_XzXRz-DmyJ+yrBV*#}eJDjHpLPgTT5lDB`VU zDiB49lQJ(aASzh%4FG9CmcKA_i(jSgoZgK;s=e_AQ z1SBL_A|Le-n91X2X3+$c?YfY7OGm1D6q2f-f*U?HiQak)GlXQsL?93%`|Ac@kCf9F%!JOWrfAqm^3g(%U57BW4y4T6c`ExVT=$YFXh^b zqlA?Y4Ir7w*wDaGTJ)@HBucnK-RPU+NB}E@J=kgoiqpyQ($-9Vw{^UmA6NmU^Jc9l z0h901BzWzPi`G8FMDdhy)EZ|MwsQYsgg%*mymKfs$kQ+)LiL3-i^}9A1QKv5emokX z5yuj16Zo*8LIG1y=7jm0A z&kpCrgB&3!7cz2SQ6wQzhj1<dPhc(r2>HHzFvwY_K>NvyA|%PKT74>t=ygRx43tSY2_+ z;2`iAVfWImHqm>eKT1@$RxUbxsTD>9y#|P%Q;F4NZGF zyb|H)#bZ^}ov>8b-P5bz{5!hn0%gX$K9@~c2j;T)zK9kF@G5n+Wvi~8Pra3SMO0DC zmLkk=K4m$|C&#)sXOnV0p~Ftcrd*Fh@@2nUT^towlhfPpYE^y6v`Q!^tp9)_*{-4Uq4{6kAxskgRGcN9Sp>VS<2CXCt4FhRZ8i9t)2V|qtM zTV7W1j0{Wq)|bnmIM~KjRAD12_ODc~q`AA|!v)!prmKV~@x0&3+MUMJ62>q4OH^3x z9?jNr)_pRdfsL;<(T+Bct|&RSc3Iz%m%hmHl8ikj++#yMJ+AVvBVHr50jG98c>1fu z!Ii-MGzeC6jkv$h!<(0!l#y*SEQCoqM-UBu;?{qjc@Na&NZ*X-cw~aES~|&%p@F6t#=|`{Q)De66>Xyx z0tgkBppMHPS7zNMy9CDosm(+pBx2w*UO6|xzR))Rb$v&I3ANL>B^-XbMsSFdC*XI=gUER!8Efx8;jx4LG ziyDVQ!@?#EZq+o_@{@^eeb5`Y5v@w$Ls2H-M7A9*QZZDNIMgOvKCQQ-v*Ss+X9q8o z3p~I3$JFn%G?cXcx+Z0ZvMK0>?t3#^7zOEL2FFHdjEUfRhFQF?N;_vWYagK zZy@K|6Lpz>xh8SLS}oey=?2^nL7JDM@DHLHmw@8!2zR@|H&# z4U0S#+X2rl0Sq(JzBvU&bnH#?D}<63wOBmh8I>pcmoI@~W|1&5ftvGjyt7o591ESE zd_i7V&RSe|d3|@N%duQr9T1S_us*u7785heZIlJ1i-gSa5_G3SKa=vN?w;@Hxg_J} zw_1LQcSf&@$H`Nf2(KoKXZH4oQ~>@@dkvjd3SV}cr}o+36|}?Wj_!u7=10{&rpqHa zbrpiG#SxaxJF<4WI*q7(VHloT;_xgJ!qF68WkDV;ph#7c{i5z<|@Qh{P8Oxmc8Uo-G%M@yZjWcJ2^_sQNXK4wJm~$#U zvqwd&wYa`_7?X#w^X2tZu@tNG^%c_Syy$uJHopGFXKh_$M2Q#AYTxhsN%f5zJ?v&U z^kZZRK;OztQ|9{ESoJWIsY5L|@oTgv+n>*W<*X|I@X-?Y%q<~vef&C7OWaH?fy@*V z!s*vbGqprVJXDz`EBI=*mS1L;kY$dEd0~nQPrUN7{-0#TGFsV*(EyXFC4H#?iu&{z z?;^+4r>~bk)W|DTPAbH&dLJOkkVg0k8DbA|1lXhUI{kp8*w+4!api<1H+lVSJ>^%A z2LW1q%RA+f^XOO6n=6LMaGih)zX9)0rPch6IwqpkC>iB^7vI!>mT zkOFhj`?aW9177?to^MMp$8YS~$Etp?m@tvbS@cRz!JqHMQ%^p^QwIkM8?UXMChn6_ zu9@Dm`h<E1GsU?Cgj_TeFTVpjwIx_JU>MQFsYtjqAt+H(qo?>23Jmc`M{s%8?~F#e75;eu(3oviU8v(`XYDkR-e~B zK-4Eu+afI9SWwg&w_0`>g)q~#EWo^Z;-3Ck&7Vg0g+IoycW`e+a82c_Darn^RRJO4 zcW_sPRE=DjSb}G^WaHxf$7JBIz3dYN@72jZx{#+j#a;w8AxKeKdl4fY&6xzJnzx6T zWk5nZ^0fF%;&I2}P3Nz2t66i(t&}ZThBmSp=)ozsKD0jkB)Kqn_+D?O2N9MI8d#5A z<_NW;A7lJ!n_WG{xrr#82)BgQ)i?&oZdcI%Y^l7vO^SCwwws)5b0?50+ywC5NRzXj zxE!)^AoLJY6N82@iS{xC>4?NpgpW=p07s7@V}=$!uySy{3&B-*b89Z#SLpenB@8RQ z&R=q6bH}+?eI(qt*S?eVwpfIXL|Af%#Z^!6dPGnx)$>s}F-1$qz<_Y%^yfe{=R~fw zr1REwkrIS1vquR+)3zI{iG= z>4V?p=x5@IoRnw$V372Pp;YHX{y38WNJ@cHe=>KX>~_}bR#A%qDO*|)_?h`9*xOQ5;5~k*mhg(9YdX-GIxjCcCu)%62011bW zPL;g8Zcw|1VK?a~5;k;U=#?rEDE#rD>Bp5#ginXUm0~333}fT39?>%h+VE3~9!kk< zrq4o}oq7&HQmdevsE>5qS8}YGkV1=bcQR!}kG)*GMs0c`Ah|}3EzIt(UMt0qZxl}? z5pAM_w~C?B>tgf5hfbPyAXM(kC4MYnrk3E)sfI5Rf+iD0B=s|KGRj=RwMat#9sZ_|5ibJhU@h_2=UeHif(j#kNAmO+*X z4JnqQ#74ki1O-=$g3LsTpR1}Aot-5YgUmnkQPu5rB_eH}y~cx1VeoRnLB$e<2MTuc zWyiACQ9#lXCcNfil+K0)UIo-wfA&g7{5(S|4ITJxt^ z&X)hULP_{)E7MH-O@|_?^z8LJxMXvO#(=T0b^mEj$Ud@SS8$9dNkaOzP_kl$8(d=9 zA;8FI=Kbzdk(m0y4IL#025dl0^!><~8Ib@gxX9U{OEeX4H}w;)HzGa$-ojE3MOE=y z;>|r8lj#xaIc@5IOB#7=4a`ua%M4%_ERPV_Wss$dy}4%zt3DOJ7`>{3HVxPsff%NN zbuV4S4NdHU#JD29s!F+gi_3`=3FSPle}l=tF0psObes(FJFDGii!Hjy0AXkf zTU>gd$41y>aWm&Px{B<%p1{*vtY$r~dXfF!Lwa3Y_PHHlvYWXI{fg?Y-*1>K-*+OZ zQq#VGH(E@}UBBx)Q%hVkMFg8@#b4U~O40qeK8j~&u}y^3m%488QqIiZJSegZEMKnx zsShm5nea>;pcY}YTjV^f+dZv2U&-XB86Q&wBK@mTav5j1o>L~i`IKiXGvq$rnX$}g zUNTiw$4`o$2_=G7s!Z^~`fx4cOf6x~6cQy;*VEi!I#f&Ht>T$t;?&Wupq9bp6?jnU zOjst&?+xsl?52t4y0d*3EW2vcT%vAri|GQrOj=#9;!*SUO`M{YH%w`@lGPF0JRoS{$ zlz8LB+gf?fY*oL^hZeQgSYZr+Cjhxc+nba#yOXu&iI=%?#clV1t_jaz$ z$-bW@cwvw31KR%{yX(te`DY?IXX?7qneQCF*?2PFna*K2-{Y63Gsyrm-oKq2M}FU& z&L;#;dh~b6q5bAKoi!4E(~o(xHv*^GxpvMo{BK^<+4F%nU7Y88^L09%{BzRhxAUIP zeteziTIM5f9!_WTy~n$LI}b7JH`nQ^$;hwG1L^Fp*Wq^G&X+)OPTM&Y>P+wx z?z}E&o>FD&KgCP{rizP`P1annVgd2UMH@88CQ?x=7;2Z-Z)IB)Jni4;QcIAItX zhRY~RKtp4DI7QM{6uVKv=}Tq(f2s2;1O)P1pKN)?B?E!T0pxCgsa5! zAhpxiW2EZ1LWxUo1Q)eL1>vBz+%`Z_lDJN0^r*+tKbOFag-VTXJNiybdy2mJ12}in z%oCQ@aptZ|#8O0*>xsrv-oej^lnEnOweAehGIED0gtXEshmd7?LU^^u!e+t}nA0rh zERdy12g&R*HX!ovT3m!26|&+4O42bqZoH|86%UuCB%OpL4k_>N$5;!gNu9=V#%Jy7 z%?Djb+m&>+Oh8qEbB=3AYE7a*zueMEUUw^52`q-tBoyt~6@oGvyL2ahBJB&70*~B zeuR;iC}M(=oxFl~+VUp6C7ESwx4T0)^Q2;oQC^v8CRc7V($9hc3M)M9&V_5Ov6s7! zYnJhWi+G4$Ccb+DXcfC8&9N&Y)qI+Q(p1a-t*?6Q<`L@=EiBfe$T+`U0r`%H#42?zpjp=i#Rzu7;vBme z$JiBdzFna-$_kEG?eI9$vX19x7DR4)KRiUDWnkbFJV=l0LG%Nldt)bp^CA~g= zd;?I|>r-?3@Z9x4g0JAm1S>q?&T@#)2!?4NSdd3X7A(210QS^M`lS12yfZ9n_=2+R z%u_O%-WhM7Y4s{FL0BRRiZt`JEZ~IFviI-k$#(g({6M}WR6hkB+VGwwI#;n;T^urv z@^5RZ+MKzsmL}AB)Dz*%4*E>rYuA62^4uYwXECf+^jhJs8mh*-SCM7ie? zgrU0;m{B>cB=STht!O~VL~mg)@)K0cf&d#UJb&5NLyGr|&o=H6 zEeIf_o;%&gqHl3z`d0tCAIXWEzT@5agGgxgL_9fo0k5KGMc8rE3yD}>V;JoX$OplW zy+ZkVQM*jQV38Vf`vw%2Xv0Xv(&BA*QoxGUTZ9#@IV~SQD(<_-r#PX_RV8@zfy;Ty z2~DBL82X`mY%;;7N^mHnuhpBzYw-}fmhl!FhJc+h5jjs^A!SCn`~M36*|WbZ9nE-^ zjtYF2tEUSndKvJG#SxSeHoN;qUxzJUwZBQzVUSTYVCD)Fp(%-p>U2C%67!;B8sep* zDvpVW1y}bYh$PQ;{|g!Nttbc}FV=*a?V&8wzOnn=`Wt9rD-PDQXX zQiGCb(RYBOLBMA?EFw0!M$0T*Eq;)SRt>x-=HgITs74k?kB@<5YlkHT?ktn)=oO() z+aV5wMR!Z<3;hP`XqY@XU)uuxt!o2Dl2E+SpWV>>y^~cUFlk#wc$k|(nKV?{ZO|;; ziSKA$rl*3Tk|N}VK~g3F0P*&XLJ}|FtY;V`O{Uzlbw$GU0M#BQ-d+N)CX2#>cer1q z-1oTmJM9@_%-np?y!4LzABKgVhI}?xSAGD>@WENs6I|}6Q(l~Wz^lg4_~+5@GZbjm`Mfp4Ui-CGiR|wcFC(U=O&<1XypT{a#J|ms_Z_ei0J5G1^ty zKY06;G)(Z8Q&(8$VmyXdi@lepv<)k7RSYxzpH^NRkpjcJCFzFhDYl05o!WH9uRb)& zZrarQ`RtorR#kUHB-Cc3t&yx7N1*I?GluEab%6nb z<9n=zbPe>J_%UB}zx$A$qOrJQ`hQV395_g%V zOkYbUtxbehhd+WTr6qBvmWnD4goQehBqrvg0>hZHfGiG;`xhWuFsDrSR#JT7f}NA< zQjzbQ_pIN|L^Of{t{D%_-No(Rt>6JwnF+>)#MgMomK7AS+hOsAUzh;k71_>Sp$rTa zoGIntwD`?<#_=W+;r`n=o*GxNiA$j9bP6c@tK-aO(-y13uW9y;pPazp6^E zU8He-dK`U6|1B$JF!o)w@n8zEME+;N912+n=>BUjy8OuRzxzF^T6dI66I}fwG~8vn zz^`G?O54!hS6je?mclzCL*%hq{USKsU>MS8-HV36e2FUPUb(Hl<=tthrAh6${Ivmi z4zNVp--5ukJSBo#2f96m5JGhyfd8_X-n9#a7m~N^X&7<^ws8O^!d_krHpV-`S~A=s zfa_(z@k$ON)#*5KBBW|VVpXaHog7oX24G1sJLG>jtCzHK_3g&Oif|(_4B6Q*?mT=; zMfCU%utZQ+u($BFi~+I>%v>Whmdh*B&pE(d!Nrb?yax~~JQ=WXATF;+TAB&XP_*e? z0U5@n5$fvqHvb{WK}eSPC0F;`=KuX7)}CS35`GQUSFkZ$1C#d>v2ekQHApQl4P93* zxQ{3?Shv!Eth@r(NQfmhSRm%-8#3WL`T@WtUI2*w3i{GuGE0(B-FB+-K!41dDZ+Un%@4Ny(wv5=_jj91i9Hsy1piDsx=#pPyM7g zOPl>qaEx*iS8VK1TZAX9Ov)ix_<0`1jQ=vU?R(dMzGw98Df1&J37O6TyEv4wL`yai zC;z*mz=OWx?{hi|KYcs?t)~-(%VfMjAEaG;)c>q8^wGZ@wM0NRu~-=fXuSIC1EnYG zY`}dXUeRWBMRR-(F=*SOXvR=T)FlGFiJ#Q}q0@r>qM0O7)PC8sm?vpeoJ1i@gwYLy zD!US%4^p(S=X1zwW0#CCmg18Au!;#&{kj0uhCxXN6CUq!=pR4i=~ebw^axXz7mO>W z8iImNTEXPQwJXRcK+C3^4F;CnF5E`#?^GFs#Qw3PX{E#4MQ>1CZQ3-62gDn1$aM08#+F$JAE?&)#g z>c8Mw^+S%$HXGIijO;MnrT{-@A|r7NP%9*^vC0CJT1d}JbiyU&QpOZ&e46YaS-96ZiKXbUtdfbjaRp`z zd+gA@l-0`}{|s-?jADsY*al&twdmT*!wYjj+%)R-53^ z2o4TC3pqXXoYvn?WaBx+NQ6i0PV%cL=}Z7)qNdZOq(Y_SEUA(YXyk^>qVg#hCH+)( zPu8SpYErfJtB13Z2urRN5F5rNM>kcmi&bWpe<5*fUdZ!`1MCV3Kpd0u%5n_&o$QQ_ zR}mQOFf=OgD-)o+g0xdtcw@(@9zstV3FhA%S(JDj4{RccBnt1tKM)WD00aOtL`5I~ z0A5wEs%`-#Wig09MtS$yyu};Habh{-xC54Xc~Q{1f0;tC02>L)to`>L{{R>nBBB|9 zy8r{tOiuszu;@!9Ph$E(%;7gaS9cX!QhumsNnS&&Eppw*(A}!cVjDVVkC>#=JKqc$ zSbCd>!P{C?4mlijP{^v4!=)JmR;-*=7!zQSm6bR9fPl&=@6G{5OC_!rkCMcJ#Q*>i z10tFLum>RazyI#<{(rZ7-{vmv=4ShDTb5gr+bhdunR3gQTgNS#B|=hEMvaJ3RH9%o z(I^4PNxUc|f`TF#oJixII}Gf)?7QZlStbcx=_wH74$)wDI<|UUID!b(QNq>uj<@$<=4gtrD7GJH`uNAm5poCz>@#ahJy5 zzP!xHuj+h%w5z?)()8&{f3@@oMBdnOt9FCvF0}`-=@>t{lI%`!t1ycB1H}gCeR119 z^;D$tOCpUVl#PH@j5tKWvc|rrJcYXU^~lHaK~o7;*DPKaQ`Uw&?AxTG$?!CI*QzhH zo%-_PYF}PgTL|2x@wOc!zZqk3vs*vK+kQ>PMq@Mv4srG!sMXb;tQQr60l%Rd+wauG z&c5)+#}y+_oI3)}9)^-vmr>NkQdGSfLnYCXnxbpznu07UiA;)OEVl4Wgm9*$F74kR zzg9qGCVY4LUvK^MnmDy`$WskKSdruNUS5%E7pfi)h%Exal<7aYn3T5& znK0^z!d{x#FeT`mbC)48@wc91;ANH$9ao$8f7D2DCJ3xu{o%%uNhgagodz#kv(>@Y zue(}dZ53CP*L}rpXK_iqsn<$s?yi{d)+(XO^7v}FQ}};kMlhT%0$Rvnj=O$!eAL!{ z6`q=!n$Xq4Z*s2g)wDuwtsnL-PI6Z?F5hQWpJKjqgKO7@7e`(^9~#>_j3|E8ceL4A zl@$s{H2O)8545pn-~On%^3MRaKs*c-=9t=sb9|3(UeC#d2&)dWg_Y|C$o5*Y6m z&K2<%Un;nG#RsDbiIaMj=m_c-oGqS#oKMHD zvKZj7!WaCb107Cy{zX;-C;qMf`vg&1Bw>hYV51|ohut;jR>ylqaV=dY6{wHU(;~$I zhW8hSByxitV6aUpXWNhq&-t$(-0L-F)y0?P(VHoa`v^SG$?jO76QZgA)HgF>0`$$0Cle7?)mB{*R$U2A)2T@#`_6 z*HSVqKc*_Xsuu|lzcar>O}$GZ*0Bu;>9%(k$-gbPs$=1A|D6h`w#CA9jnHArae*o# zxwyImNE~5@8o4?07Jy!pN+bB>7mWaQj0gae8{agjqdUMZe5<;BhhK;(uX#xDR$oo@ zbG;J$FVfKBVlHao3Z=WWD|SpG4_ySkoHQ3S+G{2+&aK79Vtu6h@YMc4?# z$LUkG25U96<7F&%|49s-fhByA9R7Dbmof%)0(>D9)tC|C`B86>Kiyu+B~uIGQ<1gm z&)?~jM9Sc|j>9@ywwG=j*&5zGzrcB--icGuk6xHpNhMuU^UOLh4&?|vH*l&FdOEe@ z?c6TDjyL0b%>N~SUsz)jR>*y751vON=H#cKT^hdf&oKCBtn{ZT1t9DjPEbmWAR<`J z_EUAquQ>54tB;nfYGUmM&dFc%taw#ug#V~4cU2U=W;Y z)~6yvjZDwa-34Kdg@Y}K%+uV6QAB|eu^l&W$9^8eJMS-U>yOJcq#@n$_)88LPl8^v z!+|i`@WepIj|_83yCeZ1zsUEe4KJok{mQ*-!NjPTFMwmGauW@6&>Sh6v)DlFi@Q;2 zO_VZkU4F64Muc(44Njr*lRre>BL_PIkytHO)$3C^x9YK0lgii}0p-Qy>xQ`V3K2|~ zj3FM;Lj*%+bXSOD;!>cWl3!bjQD6V!A&|xgtH&o6Sc>9dTwk%VM#oe@ra0?cmORET z?m z(*$9B@?uMmfDv)siyaN79#@alq&n&?ns_vjfF%MEKnXq&8W z*8Bl6kYe@{GX$dKS|h)Weor(hiE|`<2?d$I*W+x33>2mNU{Lma?@c ze(U&1p|ECHe1L3D#Q_~j%FYe<_|-= zxek?6A6sR^j&HxL5;3;dYvkzSrfl`z4z2MGe;x0|r1-A^YBL;(uqkcfvDQh;E`rB52aI@N~vJrSQYtP(y z**!1-{ zM!lQ<)QjdXbQ?H*y}|R?n{>fI<-HqUXS_cbKG|W9KnfP^S6L~4Pt?v;)l^h_M7McA zsJm;Rk{;dnu)qk}l3mtbIe$lAdkI|Md7q_XPD)=SrxPiKfd-Q{q=2sPMK^$dHHxpKoIcm3;3@lSUX_CC#f zssPpzaA0fI=Y38*-fJ1Drzq?O5YuzB}vl*MSsOSD7jy)1l~gL;>~ms7>{aS2X-Gvm!nHA{*Q*y=u*+&(xCe1 zzi!I>ntA~v3G2`6Q!DuID&()Ycb+md&eqqrLmh9@HZ20kQTx!ZkoB+5Bl%;|ec+Q- zeg6i&9Wvg=WTP_(EZVfMS}Vf;z0a(xR8#qmU$YwEUHBJQT3ch@b=o}N`Y!J`cNCkN zjsZs17;DiJd8ug6Fr@w+_c_`X{p8sr&>@Kdmnd8+j`=J7mc-E_;7--NmpnhsB)wps z(ox7`Nk0=fBSlFb(>H5rK|2_=Oo;7WkMG93X||XASp6k1WqGIdg&D?VDgfo~>{CCz zZ8tO()wc4RCquM;c&tuO`}XQdIXwfHKk#%l{68Nn@#NPB|En94uKx@t^R7(8=m2e$ zBM?#y#DDD1v84sOXf(lzK;u>nhB&?ckPbZkGaXw=lN|x$%^oZtw#78v^-pva@mbVV z@oFrr$Ij%8Q`ERn(XZ2s|Gh9+?G#B7m9eSW^~19D5k7T31s{laHMTwM#ok(cyKnvP z5Ehq{pEFsJcUi%v_@Q(MAFGZ!~N!*&BW~nXEWkzj=lHpY^ z%`QVl<)kAKSpAEacCfM*4L(n2q846+fYzOup<-HKRhZa&_A76Gay}YIqou1_`W>qA z>|YTL7Sx|o)?_WElWFs?sIGOBu^L#U>L@&RJ;g3%(0ss<<%&rll zTHw*>L8X9URpZ%4j0SD@Y+3*4=z7G7GAGY6;+3G}Io$Ys-*MbezJc3*#s_(T5%#0x z*UDOt_#V&Nmi&n4@vm+CqyqA`>|&4HZsSk<;1Tk(BOHwZalRSW(ViczN&mH;A8luD z*+4Q@+s_XcF}Li%7_4pQCmWhZZFzpTq#ASN;d8g}5nHrSxw7zz+c-dNPu1SH;!j@@ zm!xbRrVQO^{BcBAAQ{i`HmE8a`%*V?_=gw=o?|41R-wbQ{cp#GXQN#Q%2)o6h)T_1 z0ig3vY)V64(Y=%|OTpGR_d1w|GH=h&+&Q|Q@V!WH*YiUmz#h2~QqH63Y|U6xRu&7a zYKp>Rh*%4TJ&_>0s$j~!&qRhyB=PV7Bf@iwh^N!|*C<>Y`Fg z;EF2dTY3WhqXo5kW34!227~_d^(FEhTt#4c>WXSWNV_#wo`6ft@qOkT2dRzIUPt(? zLx!pJez0x;(^8AX6frhRZ7Jw9QTy*tyt(t~f1j&~wkD)_c z{^^?OO?XbbPchmgPdNQ;X!MT@DzX?jqO}N9FFf!J4}e{?)9Sc9&9w;rFY@=N1Fxsw zOVl&}$=HReV$?h*Js|e8s6ZyW2yETj*9OAwTKk+3S*v8jaT0tFsgKy1uvL#URY*<5 z$$FYE-)b_8JzZfQj*PVfSzXZWJckZ#u5AyFg*~a%W`U72y@+1& zz;fs2D(&Pc7MG#Mt5I6oC;{%(GorH;wj_=i8{Y77W*D(E1IUZ6$?lpQ=ipdIrW zJ!`U+v9<$Dy16a|o8vNUZswbU$vKH(u9pkcl9*qGkg^G)7{fwZwnE>r!_8~ji;L#f zgmQCOt@D(Y6I*W7=14w_SlLWHze*urBZWd6fyOP_*xNP3LIY`H(q0(6S-IdCY1AY) z#+xT-6`UjaIPlFfxmDckeY3YFpJ|q*W@0}+fmRfE37+90XtGu38ht3Qm)o&gq8sItQ z9WOqUbDvCh-*rj()Ro%F?t>=Z`3H&&o~i8lHOQUWMOTfjCR?Xj**n|#hVEooYIQuyC zz}~8_FS!6#`JC2>S^|%ZJ>}m-*12)vzl@kq*T0$rXB!U%O+c24dAOuEEr$X6uR>jZ zM$_t$)cF2*{PR>KJ^_s3nP!A}^$!CwmQ2Nx?>R8@CQ)(a#SF7SAb?-xSmsNj zg&x*CO|)J2ze}4(^P`GIpl=Qe#jn?H*E z>3l2)+0#J>$u_~+p>B3+VoJ!G&q zHEe5``Q4)L>&oE*w@x=RTr-m5Z1d?|Et|GeLt4*+KBnW8B=g)BpT>WVBddCu{7i=v zeimwx{NBeJy&8U>nrZzR_a)Q8C#^NZS696OZ}_1{ zoH;%6@#s&xKG>ugPFv4m7YPB}mjgzuaKJbQb?4|_h66@(XcuJY^gFa?d@delZM!Y7 zoY1VNr9M?XA75OTlGaJQ_*h+Y_+tcjO?csIisAgt2jXac5WWXlpQ{fXT%uM${v{Z{)e4pAAn)uV` zH%E7Y!I~D7QP&w+vpouN%nyQGbw+=&r0@PY2`IMuGd{<}=@F2VYBy+9>)ZGzU_Qri z?CMZdKb=zh2iaYj9Rz<;VELk>(mLk2Cac5)}jl4r7!Epm1x_-UP9HIjVp0~hAZhjvEZUG=`1kZs@S z&d1nIHV++Vg?6_tp|;!9YNp+c`4L+!0-a#AbL6->evQE6mYZy5Xrq7aav4sU5r3u~ z$=TH8qwYc!L>JwU_}iKowjO+`fx9igMTjSaoAwj&^q0HX!e))CTv4eCW>A@}kk z;}-o*qyG@a;Jt_(@mU0!VGp+?}KKOfVkMM%_e0|YnB4J&`4des?Pb|(xTG0s`lgT&VLU4q>|f7>#ugQjGE|X z1Rv$!hZ$l}=uz7vTS4v~dSShNWa;;tIz&r>jRzS-G0Q;VLbqSL0u|B(^{U<=-N1;3 zjBD2IT)lQkKKCyXXzoQ?3T7r-g5Lk>;3W5*TI@Qh$n8MVLM;NKH#|XDJAd8EHU@s} z$vd?=kjAnRSZ`|ox%iLz5?zrN))8P_W={8&RPDkviR=jDo)r{eSSV~pzPUOg`IhMP zG)&G=vuH4FB><(pUYVeJg4rDcJT8H;`^b98oai6|&LJ|44QBAdZrv^qVv*Zy4+dgq zWsxroq8Gac!?#M19NsgjK@1l4-bgoQzzy~^Qg|7X#~1iTlO1S;0eM-e)Fa)Jj={UdY*Ny*?-xItNOBT+k{;fArV-( zdC46~*2C9VFOvU-@3)z&UtGJ+VeY$j!7zKY2rbx>Zh8~YOYZ05L8?l#3!sVZMUL#F zgtwnb1LfEVJg2?)k%LH2SaCgaEUd+_k~Fwkk6$a z$3dT#wI3gMc-+1bsRCjQEsGf7_TOrLcgseSaoPqWz77ka$C~{Io-5pbpjO$9<6Z`! zo*1s}=ZWrvr{pm*GV+5ZxedtMlD$Rmw5>jjprg|x&}_S z%6J?eGqYJdXy=K4tZ17T0spZHn}HlAsHTFW9zhF<2H=4li8p2je^~8G<3IEI(?dpP zDg(X|Uj()`XU`-3N3CBmT`*ZiU_b5=>jSAMEfzVq2<2`dLaSuRaWaDdn==L5coW?Q(qCmFU9dc%WekJd zeisXCKrQkVSpm&=Zl7ddo^^GhWyM;4!qAiH!uI-En}5y&-KnNV-~x7Nh0SgQ$eMEa zyFAe`_Bv^3zLi@--a&t$;0IPOmXA@l*8ivrbIG7D+SFr4Ksk5ZDK6sufbbom!elF| zMf57bywW3EuXCFUA9cd)6<~1YWGGm!71GB=Ks2gd@JBRiMfEFgs(pEF9scEhPeaBY z7rVC-<$Fb81h6;w$$5VqB*t1P;REKrnaa9GkH z!yAXBz4WejdS_t-Y(ySO$`QoAUD1{L8^{4G$TrMi{w{p@86M&ha8r^8f--}owFrtW z0|E+K20`Fu5U;F|xiT2c(6+mC=ir1aLTefBE74a*2rUC|4}OgX++~W9y4)(@aaGQP zY?{`zJ%g*y19wwYzDiYJtN*aH>`siF7fH{-amS7TgtCjymwI8Id-d_WHLRaf0wR#) z=VOd&&vxnTKb?n= zq{>LzD$XCsu|Ma>e4@}1SdFo%351xVM+~KP>>~CzXnV7haTFthoHLP0)-GYtV0SqA z%KXdKHj#yBo|M^tp0@SFNB{!nP8S<;t*A_S&-{FgZ~BT=~qFlgdOIG%nI z@%1EabwW?th7i*7=5`m;LtTqT6b`Ct9Fm|1T-1ZtWqNa(3Bje&Fg0$#kRSK*Z}X1c z!$mCuKoVNZsXQMy%~;D4EdtkhZZw=HLz;!sc=UI8h!9wi*Yayn!ma%?c+GHIoFa_9lX<=^UF~}V# zV3Zyoz5#gsitq#;BwCvR!g3gVrt?U?`}S%e$NF!Oob3zEYsdP2TodSnfIsZ0L|VHD zzgQu0O-~|8QFJcjD~EV)u|ybw!K7v&qsKwJ;tV^1T&uvs?~DUxXE9+w+kh9dAUM#^ zIkyYw2sGi%3I1W(`#>W9z+qO|kK<1a$oG`JXfI{En4b69^Dj9IxnZe7q69#?~q}%0z zGlLdv&<*_<7PyRVsHNv}Za)nMa`gP2=+>Byfyby8(wuJ0gH|o_LT{f?1Gf=& ze$lN(q&r+2m`hG(!T>5P!*X&}cm zl`&`s2j56m3K>dO2~?Mq+~v!kje+{8QjCNOfgy<&W*~OPVQD0!JCU(OqG%CVd$B!d zWB!HXA9H4r={uU}^bOW}a;yFQE$aw4dGxgm^5}bs~{M$Bd);y7RJJGTfMSm9uImoNALyYnOL^_M#%exad7 zU>WSpJ8N@=w;xZ5tPjX^&v>`>HOK-v^YuKP?p<@QzDy=xcyfVeY8U&fFDZUqNk4`9 zQa(v}m;|3rzIjbas*{Y9$mfik(VYl=h6H(15( zl8Vkid&-*s&*AdLNJk>DDbx%YZk5nDcV@?NywKQn6DOJ(fltvVU?q1($6d_GR_eOi z)%%H%+CMyW^jf2IHy8v1mEDj40r(;yhtjMwvfE?awgJ+m6U#jln*1xjpOd`csr>Js z8}_|6D{of8WaIj3^ekn#1e*6*GGPBr>!Hs=V(^0YV`)!JkM02{su+0s(J~Am)w~?> zf6R1mL{FC)ZGL5rH}Cs;1F0-9!VI{_nc5uA^(Mmz^9l^C8~Q4-Dwf zHCTk$ur$>oIwfy__fSHu|9@ABpEe$`N%){n@h<5WV3ukTmAbo7kKf;0jFJ4Ga}y^C zWPt8dplPN>)zZIVlXJagW4WT9wf~1M z$^UT_tcwcW8vQ*Jpg#rgGMxfXQ7vlUtF9;Z-_zxPP7{OWh8@{80NK+bS7EMts);h= zdWEYZh_q(X5!iTp29zLbRLho2^Nb0oXm$}8OnZizPil|2!ZaGooT;EO*>Tz)8iw$} zNNR=+X761NLjSCh0$tO`}jkdF(K?$;%*06)l z=hiVvte3ulF|g|GI}9+ZQ90$X;RdA3c5)h6vT}J2FmPbymBSq)0bMKiI|Cb(S{<$% z!7Qmg%q&1!002e?j))2X-|ct1et+HG-rm3McXv0pGBeBNTyFBYiq=~>EtOc6B&?QU zgbejz8Ai4$2&51|o`iW400{7e&xpt%@jerP$oTmHb4?eg$dSB9P{nSQCC8h5y#kJLsi;tpDTOk@Z=c__=RgO0e_`tiJ@JpomCcdhA zzP3T1bWv#0>Z_Hs)U`_boQk3LR3&-lJB|G4uQbEzFYE9*fI9;G7ByO7b?#?rqiS5^ z*>>??FkpbKwQE6^U(hxM)1qNhQt$#zRgD%@>MDQ((FCI?U4kX$kz^}50MDzs$rrW1 zxdW0Oo0C@mw%HXh@Cy=HCQ^JEgMCICamZYvkBjSu%MeaM`lfBHlP~z1X+)ABd=8q5 zg1WsHc>0|sJwEK@DXb7-5w3cno)CwyR!-Hlv8AGdxK?hMkG7SLi=$z|d|^93bK&Jr zKeuSaI7?VV=Z`!0+uQe0eN_Tn(Jut;Hk^KXPorxB3`n4nrmU(Xq$cq!gbff(>=IZ< zOB*{|i`f`c$F_`BgHNhKK~~Oe=q6 zhT{vr zbF=RRqm0l~IoWsd&2Fs?mWm*b>LTauGrRCF>8~x)t`s~D!t(W{wE##COVv~{R8!0J zi2`mvo8m=z+JhR?UAuCsU*XXo^R8bcrOhFRvN%8u9B;TURkg=wGVRLGMg@=9HoyTt z{a0JLJ==Gzw-Nx+9alTz_HDIEeQ;0w;)PPQ8bk;v9cjoGE_!^!wRz6nbzxHY)w!2< z*H~or#2JKhrW13~mvQ9_orV4eEnG47qU^7h$8c^Pb*Y*m4RNSw5Wf$h(C?NWr&8@a_Hd5O3&HL6nq@#KvWeEY#W zQMViw1mj;fKnXB)X<6vW9C~0cu&d*`trd=5?xT75Uxi3&Stf*pN%G-3AYcy#B`x;4 zQCWA4v8L(nKiv#r3`eky|8GuxLo|G0NjnRq+NCWK-*enY*Lm^>lK`cJXTqhLT+<42 zgd;eSC`S~oVM&Nl!{bwE|a4A)v{v zxRi=p=NUY%m%)NDHa`U0%uNB=khFNZYUqG0sV;h&+AyJQ&gP8!bW9_bM7yt|0mpvDlGgx?9()I8oyC|vTDMPA30K%&H) zESA(ARnJY2bk32@bV)!8E{0a^wzqRdD zWL;hg)O_;ee}z%kK2#!kt{ZTRHipwpMbTtXWJd&r@Sx;WqQH0%P^xTSCFsWrR)Tx( zzufK;*?ucH70ZwRH@O>KX5RXY=1I>;uLlBkOJeZXOe zD3QUFzS1*{&pTwuS{9=4VxXE3naTnUxcMkT4bh}uiP4$ek%R$HRiZgwayv!mk3Wg@lkxMa#t{^ zloB;W{D{k%@`mbYftD(PwHrlACLl(F@}o|Zt@J5#H$>uof-%9vQC}|Lz-&h}fMa1p zyhsiu!Gm)_hXmP2#W$1;+>=dNLM`GN+5D@@M*7T~mfMSXQ3-813Y*ReXqgC-; zmh{Rz4tCvj)PtkovH9%2SeT$FhEOZ9W9|4rVg>rIv@Dbnfe0F6$VP&3G+uSDX&l8- zJUF}4g43~1@khoGA(q3g9)3!ZytfytkG?(ngC>PV3)jS>{2dEU(*#gLK2IVaQj^0U z%kiTLMv<2kl+ib%?#F2N?=eFF=EFaY@ z7%%H%Q2@D8OoJkhT7%dF6}$J84F)`vjT#*cq;7yW9$ly>kVl8A(mLI z+U^M^A9m41$1W35yM)jls+K-QA3P>&LWcS-US^mOUkOPrK&+dhw@=$p%KnHa4{Ly; zV3#d!d6|PQUX3nwcr5etT_2NYwbU(yXKSOe>ol*0p4L4ZNq1iu#PZ-=2|Ido>&ag- z3067QR!Wx~eHz<6xl7Rst^L7Y64xUY=Ex~gWFa2i1?Rbpoa|OUTEo7Ob2P(Mlcede zG7F32%(a1$aH>Sfyv~DduO-6%*90s>Ee>`*3rQLs4r{QCdac~qXi)qp) z{*;>1iK07I3~HDJEwv$(qhwv`flTVHCgnG7CjH zkoE8b52-(lMUa#L(fFd$n=!*Wqg8L(?rvWYRY6Z%=+0rPV-Yq4X5VN`l9~SaTNz$v zR8PaSj$i=@ti$|hjDXTAMaHPJh08-c(RD+w-pkfcufoBM$4{rwNe`h|$x*03AVYbv zoEA^8@%(|~mX;r-7Z8~qyFi47ZOi9XYpTYj(y1jx2#C6F3nUYf=sK{Iu&056T)r6XVZD*!lsW-n#fms+0BNm08y!<(a!k^UT>0OYn0+8fSfY6c0c$rR?Jk(y;?HC1u4 zD?wBm_DhWlb6;aX@stoHZ>8pp~p4IH7vxQk@gE6 znZlI$Jk_(bypwk2MOCge(`ErgBym3@@gZTbX6WBngnhY04rE zyL%*c31YD*>J7bR;;^=hB^&&m8ML;qM6*gZC6px`s@NK%PQ%9-w1YBp4MwQk4e_Sw zOM870xhb$o6vWgGTqQBgl4E0)oL*F&6aBgpDr%bat{Nm%MNK z4nXwNoYN=uRA|(#7mOOMs?`7dph=PXQ(D`sj#)0DQX5Sl`WS@wo3-)b-YX!ZrL;h6 z?Y-ADPx~f~}tu(5d=T6M~xgXjut6 zNfpX)UN=&LrQ^l5=Y1F>FNJk4(|5Kw`|ead=6$ABnMxL=hKNE{1R5BS=z zpKm!x@&>!yf+S`R*3Z;NT))4F&=D*h8F%D4JxJF6i6|PL0>QokK6tn~z&TO*) z?mx^pnD_jcj^T<+1bLtrBkn?5LBAQ*Xkc?V^fQ9EBcF3r$*0z0YKrO=yYeU3!PB6C z!{ujQiUDyLCWtDLH)UqxlEUi{{u1M+<+%qOIZx9Q8uX_EMYxC^n4eOLunIg9N{~8n zC3JZ>8XiSYCKG7l6)}o9c3QhGOj2VT7DCGg8Ac95nVCY7Yfxpjl=XRe>8^61@)CZL zBe@K-81+zL? zbQ(|_eQRFINQ1|+G<}$1SvgNuNF_{-!TduTMJ85dVWcPi8j|}xxO%EB=+^c-(2dZl z;dA4y=%-^jcq~zolw&bFjCWql<#01imnIR^sE6f&2XB%Kgk*My-3?)XpU!Y|=>Tx?{ZUV|!U zl{%ye61s14N#d8|xM7n($&eC%Fr?d{VT0gq-YqU=SXoI8)UbiF>j?~Gl|c0^!EK)A zW7}?FE#6SsVMh_K5J9}gK*`49_PpFdu^C!EQIkx~BX&*n`A7G=6`39gO`dJ4u;FjF zM$oUZ-3Bn0?v})iw{huX$_Hb&R>DV5>`2_HM|m!9F^y4GYbMRobmp2=jXi9jO)lIK zb;M)0A7HF6@>p@IDn${Loky@YR}nXqF67SKG+X1?jPkkBj&r^;2eAT z-xk)fx9l9+5wqRe?~hwvpt7TmB3_o=<_Ghx$8;!npdy*qgu;_FZC7&bz$`0VIFQsm z7**8bM9;V_7&!y(<{c>ynJ#(*s%qs?0jr@|ebfWZ>kcVmUlei_*lFy#sPLd7h}UGG zUSptSgKB$TgA$YL{Ga=T6`O)tdPcx++KsEJdKn9g4sSa~fqsqYG>VIS0+P5b6!4BuYrLEjlJ4=YM@?YhJPwM@C4#D z3@FzaK!e6!zq}edxZ6-PF&s0m6rRR$RKT9J=B88`6WGTB3TBU@W@I)tT0JGRKfc>t zGt6j8FOI5{C>R?ONRk-?Zzd#k-}N|FGouGXTV0YNUV(TG1By0~295fk>~nrGfVOk` zXICGDz#g1xvrW;@^Ix{xo6;R>TAf64m(FP}K;edqDYe>v`9n!wr`!vh>GpEeJ zORQ0ztZZ}v-_)uNA6DO}adeu|-hEn>&-~n9VR#gbd_7g$g*h zl7}G}ZnS+KTOXePa$%m0tW%N#JKezW?!~HdiJZE-AFrq?4;=o-(x2K*-y7i9T+cnN zwSwobZ)!hpS5?4S`hoYdW-AJWA7;LB#d4T7I}YyE9113(yUpoIT`xZTpdi>aL{WAq zVFPxtt{D*0m9LE3>>i^i`&zI8KN|!e+IN|)4{9aAZ2BhJ_<7Wy)uP4s)mA$IM;mJ9 zI-2h|Z~zy|p>bCeQj;}z;R``T3zaf63K3d2%ePuj@>x2h-6BwsHxq!Yuios^<9qo^--;(@R0niVe)n`SJzWkE9o_Kj4`(TCYH=} zFgtR~&~Zz0AJm&fuzK}F-gR9YlKruL>DTlsF_na#JD?WZqTha0VlnJ7my%Ys_uHdk-P6bP+ZL1r)z`(X5W`)7G|Nk7f&CX66|}c|&sa zkAA5t9;WQ8N}e8SS^hjwsj+*-T!!x(-lN634M~)3Ddz1Getd1k15oh;e1G*7jFTZ)H>OPTK?>Jqz*zYyk zo!a+Q7jERwx+HL6dFnFi?fF<795+CR#!ET1KYwlWl6dTPuG^W?>%A~D?MrF;clzcE zSiz4^dZEjgIGFE2xQS}9(Sp_xQ7y8B4L=fvS}a&-0gtHJ1o!u?`mKw_H*@gqS9wLb z$y`mx6-DhmCzvZJm^MFFDwTkM0G?#7cTs}-*(u|ws}i^R7VFO~wCbaLY?e)(DQVhY zT(2q06y$*ORhahQ zV&4L{X54$V$9@@Xa+$gMc$m`mLD)~&HuryQM|2{4up!)@E&d5X(#0 zL~=y-SqqFZ+ySTjKVfa~6Jtt(H*E{5Vx}vNaSeUzNEykg_3M~P0M@9e(5#7kfP)je zHZwN_CnK0JWC(d$b&*U14Tr8SYRbr96>`)wjld^8>0O8=K(t9Vbsyq4O_;F(B=*s<)yLjaqOZ|x6FJ~{>z2clP~eh1~EO4OXwHaefchy zfnsdfeqDaZnZeQ#wzQ#t!9e=mC;lhe z9I+5M;GJVbD=I&#iS~6xLf;?V#qaKi#s}R1_|j~i65pu~tPs|ZR_ur(Q=@dff^5$G zmgm1%r8{GpcTTc6m&QXJf`1mvedfX#AWrTS8j61N33qvoozNr0YF<+y6}}EoM^zf- z8wJyY7Xkq_q&9|2^VGXe_2U%x=aV%77DRXPb(_6YRw~k|`7gbbz$!OHAJI4%2=Cjby{h1WYfEOxNJM-9_kk1zm+ zfe>A-1AzmuNWXv`>m4M;Icb0ZLon1>q5*J!?;~!T0uZGc7!GSn9}V_%ssbhDfNwHWrXfa(<`J zTQ5&Do-jlGi@7)0s2{qg-yY_w?KAQvHH349RwRE1N-)R42J$I(;(cn__2DG2aNPfqtnc85?$Tpa=Ng%$+-!TezjVT8MsFp!zrP2$!Nj2USiyCGRG z^g++*XYB3fwtQXW0w!>5w}xKSC|_p#ZeBVS#;eo3M8Dx!o69f4qqcb-$p1GHv-%Rn z4FO7Ew!FN|mF{eDi8Y-HOj7pS!8pe<|1)eG%*%jZzU?NPM^S4CcN%@@FSGInY$1&` z@Eh4in3tUj!(vBXZPE!~h-58n6GFkMJDisJmsogV?>l!gUhi@dJU|2Fe#FB9z|$J1*F{}6l>aWZ(4o)I|qnzP+2 zn$IoKtYHa>MB|Dz8e3qp_XRj!TQ|R=N+&?lLpWksc+P$~3Ld=cTh_Om>@4gY|2yQV zG@*}>))49#!t(-im)AhhLw&ocd-Cs3AL#S{4$%}skR;X+Lm54W;gO-V*v7>ofrSkb zS&a{M_nS~V6Y5-GJA1Dn`kYbl8FVay04~-LSQ(!cxU2ow7D7m`6iFg+GaIygP@LMA zThqxemfHUr+<4RTjKl+85Q~i2kv*T%&*iEOU}DLJuheWDna(rvrsapKNU8!%BbOQZ zY2Yj;VVP7#JQLHS{blzTouIGY1>@aJ?K&1-PTtDSVtcfqjVCjwHS?tO&}OIs{=@~* z{eYL^&XQtzUNVj8`KWiGhk6uAPF~p%lY~4@>r1?%H(R~v8}t}I9KqG+zgo?WMePVk zac-R^oaOkd6{FpMYKufgbwhOXuht4`q}3hb2dh3g@+uxG_lLo$6177B3T8ZjFOj~T zPML+#GF#yD_wUxkuw6dZ_6|ssfYK^anW&m+>~4(m>qtEQQN*x3gP>Hy1ZI<_xLp8; z;c1am)v`r{%J=38VWc_W`DZ&(ftqDCI8Tf>xb^Qyv9C-MVaNWR+^o^Yqa+iF=@Nj7 zl(QEn<`EPDFpGsLDTN=8t2fM8r!lVHVc<<@Xk?;$eVM3QBcuSPXczxJ2WEnCsCnw z_E(m62yo{3~Bo2?b5*u1jI?2fk}%T)YyE(5+)|E)rvz=S{9-A z{t5gw|C=f3KI^LYLr4M1*9}cJ=oy}gMV=>;uwWz;fYWA5E3HgCQ?vp>yTj60#!ok9 zB7L!;ZCWrCXb-++Kr|ySNQU`SZ{q?aO3`5RjFCy^q-i&y%5hvQWqtl-nS723LjbyH zW$;KK&6il$Q)!XEsF*-vF0seQS#6=mbauliUKMrsA{2} zEN8q))isMkD_UBvcTULNKX;Xz5?d%aAZg_IW5*W-dedx21QLD}MBXSDX=#CNPNc2Q zAZoEA&|twpBMmrYFVW%`BG*|K;oCvkg#of0L;#>AWLW~HDVBmX#exK}Q;+xthVAjN zUg8NUB_RIwW!9=_^Z%bLE&+%ju!aCAu}hX7dRVZYm>65TiJL_MNFud{cv&yZ>EmAd zb?u3L+^FH4Sk^2UACv}qoBFMl$^tJF&Letww=6DfH-95-B87%n8MS0{#zTCgT?=7K z?tfvc7Nv$@Ua>uJmA3+GFY{A4Ut!3 zefM9QTL;ATPBN$eaMEO{Wz->*ORW7?%g=L#5%`3jAxC3Af*8W}!)=yQhFC1Ie<_6i zxi^w-W|t3bu7K41kjE*t2xby%%>CQNd8wi)n;W2Z{jI6)!5@d4eo&2ep~QIWm^_pF zRn1iRP&sKNDkWzBw3ZQh^5x4nY4*13*j(Oi4p7w)4CDtyoQdJt{kw?fUdE@*dpDqh zxgpE7HgAhG>%TsWphF!{M=rf#k2TM0a~56XZHCEloZhtlQ^utcj{Ww!mjeE8{SWT` z#IqWRu#{^E{}r^4+dM2~FW}YpTzD%*0rv~u%uQLT#=sOaBnu6ZvT8B(y4XCI$9n&0 z#Qx?ktjtzwS(q9^cEyHsh|UM2E9IRk-cwSEhwi~JVm~u#ZbncoVyUhh@y^}4kTXn7 zUGSZmkZvYfZwN9?n9jQI>01q3gUwf_>!@>PW0-X_vdAOLRgL1Y)f(DG+%}$m^RwxI z!Ohlv=6EODZ$6yp@H)O8X@#ho1hj)S`*MsxgaQ+sslqJkD}tkO$#MgxSjnm>Dw)Bm z?y2tYc&^l-?2-RxeX5!hiV!*E#x%FWfh>swA!gLFHfopJ5X+F#``(xD#Dj73DMSqs zbl5SQ2~h2vX_WXcZK8~slA02VYwUVPy_Fn)i?Y}d7275`rr&9C;On+T&&+SZ)lAHy z(hx&75{*;sj6MiC48?){pkUo8s>An6_kPHBJEGE(IGspC8v4CDRt4mT4SBK=7%2}0 zvsf@m5VSBQwic*9io{?|93y&!P@aCb;CP}PQ{V2Pc~LUC5K@mD3NXmHFh+9wqID4=~ioM+BJGQ%8G`$C3JBng=iK$ z69RnBmP92`sj7X*cq)T4T-Wj`mtRe+lJWm^*qt26iWjV|PN04I-+20Z?rGL<^xitM z2Ut4K-BJ(Tr|a|=u8*&)RM1t_t3Z@RGTBJ@j7%65pud8omE{|)g&-1uQ|z=3a6>LY5`kA(B$9R$5V3Px>sUr@VU}|EUh~Vy1U!0UOu3Azm8wD{YrT zZlQ7R+|<-(#>E4$Mm`6Wu(^S3~fYTB2tH z3TGvv*~kD6ZI|Ah-B>aQyhX~{3i%j{hDhngcpoPaJ`mL{F_F! z)BVkq$m$$stsx-SH2Vo_C`ezgpc=%pi8ZI_XJ7@G@pdiC*jyZZZhL{&2xt{+q~+$y zj+0J!v|PB69#lg_eR;~7R!gCR8YOpOK>>|akTfX1DHKyBBP9VZpGA5txeB4hhfI(> zmw`N~J9+5yH0cUY&YpV@cM(lZtu3lP(YL?UAkIFD6O=26A;6}sG|VrNMsIC6oFliB z|E##Z)7AsSxKQFSS&_v@I7pMV2rLvH_wgnNNoadkacMFX`&9iW@o=jSS;F?TLw-J> zKzd2Mj9Nm9lRJ==QLq+PyhVAJpQ#hPmAd6EiuK1xr} zO&bamL_xdH8K1I8kQb`R@zvw z%u^H(_S58yb+cxp2Wgy{;sMn~FaNk(3tW=7ik_;(_>o8>OB_{Gr&eaF3uJh6T=3%9Aln@swT-;!6aC&dlrH^+z{LAa|fpXs)^gpS6$X zlr=2PgtLG(c+L5Kf7kMyIy0sVr-DyKC-SPAIZ=QFYGIP5q-UvOe=UTlp5h>-aRc1_ z&l$}1w`0Hi=MVI2zSY-PAes`c2v-#Rbt|`y)qr6Wqo!=qyH|TXb^hP+92fCNhQ!WW zL;k=GAgRB+u+j<<@)& z8tgX%MF0C|0(z5M!~=7k$K)UAytJ%qS#+H@+-CWRcK*4ZhqCco$-c0Jc@%Fd(G}!S zB#IE_ND6`;06C|j@v0v!(xx8xhFGJp63kfa$L_~`C7N&8qdN@Ewr{)@!4e4Pg=|mu z>=OQ2Vf+%r(3_9d!tUjhMVC8BNN04s!-bovrW zb@Z|$qwIE6iIy5db;ai%9X`iT4eqiiHpF6OcnXhyKD1odjAFUAFP)12N#wU>t>ewi zvoJLT(u%Kt&sNz{w!~SK8=~btPz6Nh^1Hs&``(=7KJ^p|y7g6Ka46A+7_#Ht*LU$m z#V-4fpvc%IC`xvToi$PQmjIe#y1;~@kG`W)GfX)(Bw$-Z$IFM$j~zQXO{fJ-iKZy( zm$C4UqJ%)nOT#S*oSNUPsLR9h+ct8n;JdnagaU*$v4BP{amZeR9Dj0zD&biC&9&AL zHm9+CKF^=HYN?=WRc$H#xq@!x=vAp)9_xGOLKPXxz5 zp49Y&+0&+v%xlkOT!n$pep6WmB>B^*lv~mg*3gXI={4rjyle4Dpx&$xWn&xa>xHwi zA(fRUkAp~;<=L4*!pfC1Iv|j&QaL$m2Ux9g>b%FGHhC&6Xj&}!@WcQh0sura07U== zZtr{UyV>r&&FhqrT$}Aqgah( zynT?Zxyi4uVRM{y>5Ph9Lbq+Ws!mRi*EQ8elAZ0gZHMdbV|#INSX!udYMmA~*9sdt z(@iSgyVM&>yulsY9pEPYF5c6@E1N}~pt|>>5C5%O-m9-x&ARy>{n}~dxqo%E3%^IB z>ERN-tuOvupl$&_6%}QH^KKP4lVv-bz8dP|hxeqbTi0qjZcUQD-lA&P>S*XGU8~pE z^?oB_PMR_4B+-lHQyn16(&XYcWPIc8VXjD6ruV*q7zLs)?whUsf^P0^)e6sk7#bLP1Fg$Lh)5J|q%>Bsy?+$~8$wg#ZZ&@y!~H?^ZdbMIH1(yB)YE@= z@QqS1>9L6+)wV*wXTg;fIefjk2d#ujmONMj#zz;u88DA}>V);h4}6vSdv-P_ElTHH zd1c_(d01h)clblIzJ+OvXspcpv>M?Bqf$ou>ULn&wlkWFC0c4IT zI`e}+*SqU3FL*|-*HU`$^E=?_2`8YH-V2hNFF2EW7a)+m1xdTc!X0OWx(TdO?ly9< zN=A&j;`DVwW92cN(H|?>XIXo@xFNJKXgIfqMO3%i?{J8f!_#;L)JU$F2A*-H(Zs;jyoi|+8%1h1*JPyT5Oqn0Q6 zMuk($?D@h!ABTr8<`-=oIIh1U5FRK?;s%d0hzs>fl{9@-EiHRf<2OA|5=4=GI@Q@S z5<@dVS&$V%vwcGhUXAXl?(U(%?vC~Esrw`dP>G+iqm)*YsoJs@Sc-DQ>ziSsD7o)5 zndHTt6y&L@=_)EJ>M2|!wQ0I^?ae0}T*-l4T_YimdEmE&r5+kv;El8IHgs;F|LM0_ zp2hesv6ycE?6#KQt~m9qmV9A*txcn+9{vmh;wne+y+mFkQv*WSkM&^%FTxta%I_?E zI3e9tVByj-8n3BLR$FIU!LL*9kHtUo>X{d#{zj|>DxAT!#pdxU$kImS)?Bg;wZYXo z`YrP-2ro-Ko8`&feW-$Qj zpS|;iK>r6kCtnj1OmHZUm$-7Sc(mUN`2*oB>6XDbPi_Bys!?UutHAJl0f`tI@<*-~ z-E2_c0_yUv&?# zm$=ogvbhPrpKr~FnH<%j0}c*wZu%tZZ$pRAmVk*Wj&i0F1VDDhJvEJoQ<1J!ohT9e z_=iO>P9$;FtBTiL>nPEO=3ccIIj<>5!5mJ&SQX0ockS*3oVbT-j&*tcwr$U-dQrSm5E29UzqT##?0%Fj`9@d7fKygXapWV^6LJP# z-zu&$I=%v)s#v(iZjVtg@~L|q_x5bA*@TaECKv!Jh9$M+Xm}Gj+~9(iG5K&b#S)K> zKe;3z&sBBOE>^N^n?+ZH`{i66&N|B2d-D-Pd{l6rk#i(HwF+4rD2q2_W`{El<&<5& zH}&(f8a4f%!+#pkzz?J^T=uQOVAZ)l zr|j&T5n!{B@2mO7(bF#1raT@8rBaQP*^j$}8o#;ke1*z;pIWcIRhcdQCliEZ$H{V` z*voJ@i4)n&ySn{aG2t!2cm4F#Ae4?Z6*`y;30~=Vr-JrQR3pv z`n0~vQ=>;!YSaF@VVmi$Drw(0lWYzA^KEeG!?g}iJnSA&SB1nNkeMm>AaRhf5cv5~ zYKgxy{HVG!I%^yFL|KGBmH_Y`8#6on!-Pi&$b=0&}rTDh_COVSf z&5|V1clwwN@jy`C6)hc1*BH$r_#p8?Du-C2PzD+aaqI(cJS20KVedk2i`J|}-S2bB z?ya9o71*x*TyeN}gIH9JqU}G*@Oh-K*_pCAUb!x0fjlVsMK^6jElsmFNn24@%}My| zK!X#&F)ID!cH1#`LwU-ZN&LtXfk02xgat2)d43`V?`CbV{5+u+{G;hk43K*h^zMI? zj06z2QK_e|Qp5hU6XyYJXCZDaz*|n1O%dRvDiato;Bn)=$h0y8XB+u+NrjwkT$q+! zvC<1!aJ1V+i;04F%tm@9$yrI>n=oMzl3P7cheK?I5v3WQ`5s*V$jSi5g?30+@VT96le5e>?Z6b(G?m@@A&2`WMjxK@4qPEo5;Yjbw3RcIdPS#kQQ08Z-kG@* zs)B3qf9a*io41tnMz2QmW>NDK53(C%g=?N~@Wq^`EU$Eo=Ga^{COiMr&^$-mb$`>R z-MmGApmLQ`LP;x53w0?e_@HOTbX7SlUN*l-bFFH!V~PZx3W@eJW}+Wz=#lIKfJVFE zV-`r#7nNx2qeGOe0D*@k^}JU>;7Wm5=7Yo$aIGvp@PoHWT8J4pWk@2k*w>@#Kh-c; zm7aCe-r&`vD(jR8I*C3u@o%RQ_#e&2_1b#M`ad-VU{RRnx{HgT(YvT0K#dZR+QUdCokITV#V)*RSE%g8*;22{bH@2)sVr%1Vg>=wO)LU3nRMm`Z++r;_Rt)3qnyIm2be3 znj*ltk~$g7o*PDz9kyaE;;tG-3nX{_nq8bT8M;bWj_L*VVNaXDz@Z~tIcg@^Ac7== z^#m4wMD%8$^hBo4OJk0Vi zk<<}z93G$>lw^GL=Od}y8$(N-#^0-nuw%lCah#H(4f;*f@-P)%8Cc~7R}E{1a3 z>mHJsB35v7^prU)mM?5t^opsj5kJ4llbD|G03~P>u+(j{PGn=^^oxXt+FTP!(6*T| zf{~V1^Trqe&CqaN7=S#U%8G(qSWP4K2m}AgI`eUg6A|N8M13Q#$MHa41Z0F~l16$0 zjn682GEmqx!Q!@fe72vAx~@yIX@~3MvvOPDw{bv`Q?GsFA;ErloW6jK=a2hiUn{of z@7j3908&7$zv{r{3<8?8SeiFzXfbQmQv#f{TXl(XvJ!@MKP$x~M;=A8IVEP0>U0J} z9o$L8-KVc#^M)oFh3VjrD##mMK!#3Efn-Y zfB2&m&z3mI{I#%GC|R)03}Q~5UR!h+F~R3#(!pnBs&T0s`26_yFDu`rrERT51)^QayoxS`DEpR}bE$hPBG6J|c8a z`drgR#8$51(=?q`{ql_om zIdy9iH85q(Ws%*MI}hCiO7-Z5KYSr6Pe|YnAh*@u677O$hBCq;g@^4*+}9Q7rG5i* z92T?f0qv&iaa~)$%rg>s4`2S5<9U$!sW|ld#MK06e?Q*72Eo0qiB8j$+Z(g49yk^DM$TuZWn&!SXDK?5g}Hq3YMAf$sPfrl0B zI6PzrY{u^&(Q#P_^iM>M%sX}vh33w}b@1n? zN>h6@SJ*Lg!i2F7cf6%D>aSC;Yy1P}SP2vKwM6tMeANBgdQDC5M7+E{rM-GK2XT<( z2!s7Tp3ZI7xHjlJ?aygA-^+`O;8JdgmISXO#JpuS2@W*X0G+ORWN}g(7-)z#bs1g6^IoEg;RBuw< zIX4lJ3FwgP)jD-}&OStEm4E3Dub&FCO)?766igB^J>#yJ>GJ2|g82%uR52v2hVav?sbNa~_Uc=qX71lzL$; zBODVN@6aMfW#;bb2ZK6Ij_*CbS&P>JYF&}AFs z=+d7UF3t$efvJD)#CcYVT24iX7DTwR^?*Fi6g>pAM3=J8QaLZ54Lk2kLk7924g($A zXYn7BW=zynSpkq}JFTWDqCdfRCPTOQXnTQS=O&z@jva==oHwMdz<;?)^f&1`tl)5} zo^(mS0Lz`*dA8giRU-iT4idIZiB)fmp7pS08Uu$vpPv~w8Iu?1UG^%!>z8Hl*g_mb z7j=12|8=J3T>sVeQT0@+dOAvWU9B)nH_R(&+E*poUc4gK6FkR=etSKu2d$kVr2XcW z_`RkVEbU|CDSh4oW=!nBYp|70g|pgw^43j}2{7Px<-~5m-x=&nPdpEEu}D5Z(`+UA zCa+nDe*1$~26)11Ki9a4W90?jaS;77n&QJ{zSQQtt)dMLao|B3yB1HRshKKdDdv`#tfuA3l4&CWl5!H2M&5NP z-iqS&k4OXrKo!MD!sG?@dy|p*Wj~g%dCNQ`3)`U7Nl&!lOeD=#;)Faj4wc+RWyz8a zIa?{jd>n@v=^`seo}brjA_s9yt5LT zIh?byoR=ZK|^!Z88YV`?jTycOcdKD;%_$IHsGXXqbX_O@ErKHS%B z&NOf+@=864+Bt(wHAMnDYJ3%&$-|Ob^u{q__Ay9M1dI1-Yf*aEw6b4)1$CJQK~Q2W z0gp}yxPK?}(3Y|a5-f=laFo9E>ub;1DG+4_YR{L`64UvgfOeQ=F)9o!Gt9C9oM^0Z z0Aj3khK6ihkjkMn%{CrvV%6Q=-^xgVhRZF>?t5KQV%Cn2>wAd8O?*t&Fuc>83 zBiVV{-NYV*BM7`T^4bfTiOQEia+vw3e6PtSRHH^&JiCDKaWu=z7sjX3-P643NRPe= zJDhi00^{O%md7pt8W+3nA~!7aq)cE09Ot$cmJRWT=!mcYa&b#chZiL58bEQ2yaXu( zw9An7-@0jaF*hgfLgE+kiMY#}b%|Plg`Ju4wDMFOR%E{9)hAz*As#ljiF6>!&2-#? z0=BTr@2du%y$^;H5r5{e>EqlMN|1ySz?a)>QOD&0D}aWim~c!zFZ#hX8QH!kz6+r1 zy=WNA;4;x?YZ?i0?7ScX{22(ZHDg(m5vf=kmap+9j4uP)Rwm5?nzL{?^I;bon5w9C z+?YpurT=;Zoc2f7b=p{L^;n$#)`xW%=axY!`oRPQJWS$x+C>Gs8~+LrA}j$RGC0^} zaKGw3gA$&qjlQoCGGGD?tX)Tf*^*^g0wG)9`w}0{9ofHC8)W`E^bf>8KhLiK1y7t3 zAa=q2CMqi9FEPFhm}k8>x~r?5H0LYUxR)?oY_2E_B$#GX7G>G!w2!e-KX{an@b^Ju zf&vbxQvQLL%%Y&UXL)g) z@!{U*)+U_L6ds3A9i!goY-FG&IKUx^C11YpW6KsZ+jw`bbFWpXgaOa)Gq{meuO<7g zSoofR=3xo6-(QQn*fy=yn;q-{4^#OuUn1n)gVIhyWbFYX3D~9lRLDv1>oWIQ3UENj z5|(>lx+>=hK-HhL774`X1yZ=AsDlpV?TO2mQ_z@a1? zGUru;^)Xk0137kjUO)_7@Ud$G$Q$v6pV8PvbgWi8Q#o-tcuqX|nje^?FFS$)5XW*h z^0(JUW+Vi7*~>zW7=o9vj6sIfTIN>(6Mjsrs&?7SvOyJN8dTpdn?&cwy+ga~*ohRH zg~^I)Ae_a|Qfa{HmfXkH7WGx1R7icQ`}>>RT(LCbsHCUU>~SBUqgVn+6Bit;W4vtZ z>icJw2IzZ&G<`v7#|Dc0WAsEp7EUA+EjUor@ffzJs#&N$#7WXxEba+&d^c*3*i0$F zf&@!|K^MC;nR^$5jG2KkIkGvK@iCSzn_1ZbV~(WZ3(R8yk~DTCNn;n1Kz4!4Gvo#1 z-pCR-N_Y(K{sZboJka?Qz#=C$W4F~4XOkj!fzLDA1sc#7K;@97a+}-Y8H~hLgB*&_ z1nIVtrLVTLnkLv;Xo=36#Ugl{9Ed4%*(H>n>*R0sv8zXh+nV=b8L}!&K%9l$e8viIFC)2dr;td5Rn%WaN&}OSHmuL;a4nxR?hQ zoQ&hbXih+kgls6#x^ZV>+L*!elM(9K&YZPE;&^&XMjTyHC*T(oz&n46HD2iqhv^1;oxqccHec%|CDi#Jb;OrTeRbSe zemb58rUD?9TW&gi)jABOukdRd3}~WmFa|$f9ugVPjSBz}w#Av!+7(4j4~a#iL^w@| zl#@tSRy*C8k;3{i?4FOg zx*Zvpi;`*8)CYQ?)OBS-a5gzHtO0q1HW5jxL zkRFLVadKxDWx3cR!H(E)TqWR_fh?~j?pI&e(=)5}=VyWeD9c86&s1-MrK$G;Ga`J@ ze7Rpvlh_5pBaV4FCwU=UTHE0`QSz87PYqCTJP2nznqGhrR(V*vAkP>VDB5A6OYse` z{3{b!coI)kOk{!r7&v9}Rz|_i#k_NW>lgF^IDOg9c2z>&^l|6r{v0=7UF2~!Jq87b zA_5w1W`P(2=eF{ZMuO*P?1LVC&21{VNIdA$-MHL+^h8zAu0YNba3H}hK(xgL2|NE% zt@qO#A+9VvADr*)!W46=S1q50tx%xc37B?eu;GT{fq2F{_Q@~y|C?*H$^+7$nM@*S z@<`MI7_?yUzFdB>=H9KBzjn&oY8NlvpTxL-T9#!&u%fT6j>DcHU@Y1a&}zd1y~b&M z_vV;AQBw54SjYSu^eC6J{{rEQVd0`#OEO{JBE>%Y*k>S+>8Q8Z6wd zoqe5F9)c{F*UI*N3)IA=C z=SOYZ`?P1>`)O7vq?g{J)5~6r9g|#Ge9;$RL4f4EoyeGXQ@r_}P1&NP zs_NDye&0_~SkYvpASg>sg^IWPLC2HbW}95xSvBui#U}0wEd3d)*~Znzi1adhwVnzm zV#er*BZ9pGmOJ%WHx%GtZbu#K%C>Innmzya;Z39%x%)@q{t;~8$v{b&CI43-u8N@q zegc+@SIA!hlkt`RBy`bBP(Z`-O0O%e_M5nw)VSbd*9DNC+Lc-hZjC+3v+_GFJ)2EB zx0?UfX&_tau}T`A9~0dUo6U{p)BmQ*a;=CcAro+N20-IOqe?EVj~#$ye0+jxaJN>6 z?PVY4Y`HeGBGlz#_M*;Yg8;ImP3Qj$L|dvrw+7gE2$+)eHSR>j*wI{qfj6k{zk+sGTH?GOaK$2=_KZ{Yl6n&?ayap z=C1RO{#Bc=5A*4?w>&WoL=0JMo=o4Qa2b+eRvt@6IdU8lYh|Gb$<3{MXmKl3-pP%u znr3bqcV_avzX(ICuP|ZaF=0>doA*O`Yii#nLc84Gd$!d1D( zNl!yEeqF3y8+?%GB^0(W6ux3`@{KW^ ze3Z2`okVzW!SMGWH(293;o~a+$%iFjRmZUE7sgSrF9TCd&Yh<=!G0DZ@ZXnbx&PQY zIts?p^W@#P)q;r0qAUSYJ2$8KCrT@29{eZi6=!U(y#)t3RmZt}kt1))&PTjkwXOPEO0;Urai8w5x>B}x}YA0T? zFpBWu{Sj;GL@VL-tIF{zulDm5Ld&RS?7#CBup>l(C9aVe$Ic5Y*S;*%D$~iQSVZlq z$>!<=nkbylr2?Hh$F#+j&Y1Qxu?8xFpg|fCMp;-T!2E_Jtfg;`m29wh7Ly4rw7nz* z>6yjoS)Ty<_S47Y>vKbfDG(3?00aO-V?ZPT0AFN2)z<>18lZu@C+z0h9mt|(Ng+8A z7=POrf}y*>j_kuE%sPeseI5S;7#XUY82~^41WO)2`ZcTIljkyBW5nh1@>TNq_ckgj z*Oy=W<@o^Ex-Hpm8;#LOlUz2p6@YcE&jx2e)>)fn1|($2%9U4Ulz>!L{!B=Ntgtea zf$@>9m6S``fdDCaxpL0qrJ~DTUJywD02vx1ngT$5yxslx+qZx2es=4&U9#`b7>ofpzs(meoQbHLX!ZGX&}l0en0{cfM9@lff)od;EeFG{T=l|Ks4#U z65|UMnzT9f$f_B|P{1f%^T$t{&8pPags9aUAU}50I#9&-D){2+?57R-2w79Jv)EHv z(>vuhOZ?5IU=iu9KY|H2LFn{oFucMOW+6r_SUSxfm6EzOxtpEV2=Y}lRWPYCVAo2y2}ObL>)Qd!fQ({g?(g-9s}YW&MKS}v2YAOw{`b2(C0!Zs7C zjA>8wMU3wCuFiI$gKFpzs@cxPgi0e{YU+rD(gYny3h7E1gvDVYh>8e?-ldUikmi20 zQxooIZLy=_igVL^;a*ovR13O>VPE44`l%TZ`slyf7da=Dq6w8%^6VHK^|cD;Z$KJ$ z8}AR!4?n$f7h$qVQ8r!dm6AGN1sBpHsgsSG8Y+*2E?hy+oYQq0)ouTMd$i@`Povmp zG>w$y9SKB7L`IVLE(AhCH!j#%GMD1@ue7(irDZkE_Wc?Z^YKt&gi+uw)o^dae;vF3 z-*PW6vjI+3K$BCNt3lcQ&_!R+onB6%xo55uwEbB~Qag@_#!Hffr}sE3k`D6VbULQr ze8l_dDVsT(uF1=GZ|u2Y5;*11Nq2NVt#?E24>eP8Kcr_^>P0Eruv@V9I=IU|?SJ!> z#jf#9Md7KJAkviNqMjI%EASUfqd3*`Y!B(ZE@`9HQ%fS9cHL@FU+* z5IhfDG$Q2$>^udzzT5Lsl{H_$||t=wWjs~W-7F3(6iDFMx_cEhCv%wmjUh@ zE8kXB(rX|)Pn$s!OXrzKno)<@-el3z$z3pBxLC8PtDK;sp{MF#XgcrceGIfyI0zrq zD0yGwAb1ZX)kOrz#=#)DFdK9>9LpiIKi|iG_S*)$PLpeo1KR-P?MWLefuTNI1&SQE4##*Su)2o5x`w?ihY2_WfeQHM&F3fHI zET_KTuZ-3zfa<9|d_&_MO5@~m3M&*MgyxIkgU?{+IG>brFwN=ni!g4H|9U^~bzkFS zF&2qVD)?I9?F#8gAyz)4P*I+j&)W~5G{=&Y_yrOgRT@yi)pf3o*Iz2(0#^ihLR^4F zwjrhvOoRKXQl_yFCTKg27sGlqSSJbjPfw>}7uYvZX{x29;O@{kBHD;s#m1Z8&$!Gh z#@`mV)bO^TnCn&6`z*q?vZ7u<1;Kx(ZL6rx#4KW<90UGf-TUVjvuY7M1wecRDv1mf zh8St2j5Ms_Z>vqqB10GRi7VZU7j?oYE_(aT2Hma|Xt&*M zYV3m^oZD|wjG_wU@2Y9wJ^+P)aqCro;>zU`4nqO00`yxb6m5V*+1UGa!7CR1Rrp^0 ze;1IeQ0}VHw>8!7hXrLS)bYO$S7!3m1^PDDT{`-(rp)}h;1!EHtN|Jgby2MhMr{o- zY1RO7*1N$LZ1%Jn=L)o^sBQdZe`DB|njdgB0P*MURTFt4-`r+L-t5rIUG3M|taxWi zvd~vu>|evKjW14i=&m*0yD#IM_=3q;Dcu>+3>i(kS&=mC-Bi=!Qt>);9H+E@8Zldj za*N#7DrD7L*;F`Fhy^$tL;f({5VYdUo0NH3W{Cfn%uqDn8fwR$uC z_Lag`Ai;Gla~2=c2HDM=c1j6-6~;eNN~>~@?w|r*@0Fz#fp07p2XBe? zAij6rHdPkl`3e|(q0{OO99E&gdD2P?@D(pI+v#LuoBHB{7u9adX%JF$m|qiTKubL6)?FXE(I2zShnF@9@=|wIvoEWliZHE=!gdQa0zc= zcH>BfR*Q#Sr>wV(5r{K+BTaMj_7uJfxg}=c2?6FLRR z>z33e4f-Rh&h@yJ)dh{$cXw*&le>V%TPuvHyIks*O&5e#@D(_`R?b5Id3)u8Yl~B*z1SZ+{zp_`y1l zT>p7pIz9VXK<)p0XUu*dnRT*d`%ub(b(?Y3cA4)nihWrW$2#lG9}Wub_k)t0@#k-% zY8s-TAnGdryq~{Y{AGQ0x&;#BbRVlD1Re;jTPMS)7Cbc0cx8cWY_nl8F;Q~`uI1f; z%p(yP#Lt@;1=_b*TpXkKgkRive84E%&P~fE!Trsl#{%~EUhLrqOf0PxSXOmot=a$$ zEs!|Y!1FCSXH$?Jk7aQOMF61AU_btB6bVH$Xhd6PhJZ+mRbiU##;^1cIh-R-imWHv z=e|T=3Vt8>6heYHpq24>>HD_j_dlcT)-!=Tv)u)y`kom-??XBL7;nr*FK#^KzzmR3 zyaCZTh6VBl4FUJGOuveaxwt2V;7@O$u&Y%_fxvhdZNdwsnnS)ldLN@YMBVU5P}w@j zp6~TWf17Xo{|uT>L7g49S+I8LupCLN3NK-JmPcI}P>)i=gkxMM_*dl@=|B={6?))f zE90oJmy27Z4T&M9V+u#W7=GV!M8y(FGVyUZP8X3DDF5u^$!4*mC*Edo3+5U1A*H_s2)7LAkyid>I<9?O(Q9ZdxdYfT6hyo#r>*^4Nd@zhh zd|`pa*J2VWISBc^ZfaX?=d@c%PQ=H^5!4)=XCVhn&IcJFI*V7z>Q%WSXt7YJ71dQ+ zciU2r%Y75-u*F)xT8r<1noa1)KH9T21-vW9(FC0DCh?1D%;C+-f&3zlhlyo2d<+3F zP^qTErK5xZi%R1D&qHugg^b@J9RKLVN-o780jTWXpNP*%D+Ik3{U0~Y3sb_=GeDkT z6<^hu7rdeJqQil4q9gBIiLM{VB$HEkdx%Ut-IQqEc#>A;gG4QXZem{-ZXB*9XQLRd(I%oWvJlBPZe-^qNGNxYif*n&d!3%Z&oH1s zu@MB^t+l1Wp$%h;4nd09+W14aaN)gVz%TCH((0sqU1$EF~rm(>27ij?wKt_?_#4(f7vuR;}OhOt4t zstw@)2YxgXDBKMBE8bz%g?EfNFb6M_BnU9YMB%)Nk)#3{K2KfcWTnnwV{!2|b>i(& z2$Fl?U{Y1;^X`{X{tyU(_*!~C1b47tl_|~VATJw;$99R(sc+56;Anf?gx-yu9D)+4 z&?=xeuRtQUtNf21Au~6P+`ag&xRTMW2^?1S$lBt|mc!rt?R)t8&c5|GO1Qr)*;g6B z?t)}hkN1TP;A_@a8-?S7-w{PE&tDAVfI!dtnj8xOQjniUNm`DMF8=hduuP3ekg#f( zyd?8e6ES7`!Z~nE22Lhpy;ycf1qkDCT$Pj<-NwQ+7GvQ?tnfT5#DCX4ZmFVrac=1w zGZ#l?XGR>0IiTKVWg#YBD~tC4$%R$c?;sf)r=3GGKu|%6wwux*8Jnb}LSQVZ8uE^p zo#)53R>J(%));*dJ`{y`h=BQn^RpaQa)iV%O`DSgq)b3oV~aXCzWClI{pQFz4x)Hw z<6F3rakd}W92}Eel)LOFECC|B{7Csf6Po0W+HjDsO7rN{AX=Lv&aMGowi-Cg$Hp)p zNXpiReIZE7hEj1-JbjcG6YPpA*6OK1GB%^EQv%7^5avu83Wa;eKuVS@CCZbOBs&iA z9Z3e}t?@n4Z$!UbxSW5j#Z80gRzCiaIqm8{E}8lyLuwJyue|Qyfsa+@`^iv_0#Dg~ zs_XPYGPY=U)qq%1HrTB-{0lDS;2X$TWxswwTDAblQlfnwhdeur0X$u40`^r~I}nick{q;g*V=$v|AmFxUhStJ$L~)>a!2+10}wDOZGy$Li%c$+g1Fli)>O(If{B za$>Mm&Ip3$nsv0*D7!Ru)H1KgAHv2tlWd9YzJxC^72fL516uDxH{zd*4zhM zt7Q9vA#bfhmMS3V*0dN2_k72+`WORI!Xm<8W26JHHbo}5;R!iIUAS;He{8*K8WEs5 zbneyRA^Q*Vs<{@mRu!^VvE8?3A#2sCe$)FQzZJnwYoJ2MDs!|KT-s8eH%3Qe_IF+n zVQ)PE0;8$}N!nOaame8S{sM}gs^54AyKf>-Tm&Bo^Barf9SpGeE#~c6G+NIgAsEK} zIZI)x0x*qK4RWeDE=CTrqw9?hvZ*~2Z6Dh3M$!S&4vocP(W~v+Qn)9LH-PyGsbU5A z#z$M!J&3ke(FsCRwt_Tln0cmv14`L_z6839%<1gJvOT0GdFEoJX6=FiY{XAGK_ zMJ9`Lw?V5K%vUw)xeQ3k21s*e2WiT&+<`V1nYSw`8!MmNywyAAp0W|MnBaHfeepj3 zrQs9H%W(T?N5agkuvgpZ@pu_Y2po%!A~$PUXVf43%3A0AZkyhN2pMex_lV{wBKu^A zHb3f9jT%?|eQ6aW9N&pU{_ z?4sGSABj8b=}(ros3M)K8NmGf``C@5z4QB#N4~q}mrE~L?KA4l%jhpN=4W0bOKDzy z+L=#~K2O%Shf3P?9B;YX5`WMymzt!TmxSYPyy`4CyK6gmxbrR+{`c1>l?!rMfCLjMEk=#bYjHJbj%%w-Ye# z{`gK~{8=7$)^Dfb1#aY}g^<7#KW3BWL4~`1QCagrY2R6&g}kldZ++hu2&e4*C23XgDhGU(cJCWry^Cnr~A7#`ECc#4qF_jeld? z=Ut}OPjP>ZUw<8A`E23B)!!h40LSv@ew(e81*QwGw9})S3AFRRJTTskmP=Dmt-9x@ zefx6UnlN=|h+zqj&-aE=yYs#p%V;x5{dZ6G*Vh(FZ&k6I`aALwc{TPRzLnYM_|oiy z-I~sL-};1&+)%wP@(K28{sH6*Cfqdz^P9M(dAgR)On0{o;xJiow+pPgy|w-GHx;Z3 zHX8qT*R0HU(58?&DkoM-8=0Kr{?t3Zq-GPxleky9eHV5jf5adC+*6rfcDH7yS&gG2 z5r~FYrO8ObOYk|!(jv+wj(!f!PRwuh8=m*tvo>v~5SM)I{?bBUK=NX%4vnf${G{dqedD(W|-% zaG0(4;aYPK>9YK|^FaS(F8F@=nO~pCTNA$FDRm2O-QO``=OU^+>9cup?61y>wlV0Z zKK_2{8;QV4dfWZRd_~C6$|IBgXm3jz7R=VFA^L7sV#6xB<(PhrwQj5DDGOOK8GsYn zW7{&nlWm@Cx+-u{sV}uLiC1Ntp@q&-HA+$cz+Eja3T_=BoUsa5taV|9d$&!vO*0O@ zdHV2)O_YluF@IG=@)}U!z0;D50PbWG-4$55R8Fo9Fk!0~&58ITQhjB%H;F*C#|(ZyCl70vrm&& zMQaz{Uw+vfZqwAREe9Al^Lv6)p#y>5}S*@ znuno=Raxryk;jewP(9>Kb0r%tRrJo#7XPyN?|=B)u4L}BtbM0$z4xfGaud)5CGEV< z0tW|GU55UqWc(n+t9I0~QC?;B`+_Z=)`h_)ZM>xKB@^I*5&NY8V;7@mGcSsi-yK`8 zPbEe?`#MXge6eTWVp#I&01gGKL->-@Ehb{(BA4)WHJA-DmHA-SDsI)mfK{kjdy!2l zI_e{ZFM|Ii-4uhhsz-<%K$7>QERp=sJDU(g3l%r`D%rosQmvn^AIJBW^N2M^Ouna=;TV3RiabbkAXex-0d`(Chv2dhwfTR6lfFFE9!6T0xazftZ!7_dqmjGC05 zO&Z`w7FYCvFroCsA>kPVJ(QHLY8&}+jd_957{gL?K04ax@HA%05Qvx7u+*1!nmsVv zx=|@r?CLUI^=*y%-Ga&(4aNJ3F@r;&ZZRE$5BUk`))yRA#TE3FGPAW(-Y%Gw4cg(i z!eB?Lnbf@m53(^bn(2;Ou-nrnpKj3mBqviwi$tNZwEs@bC|;tiRS2v6s78hQ6=R2Q zzk*%dny{mlLi1nBEcPjB%JtlVHn*C6C`4Ps&kp5ii)5HHxeclnj~g2V%toGPg>)Xd zSYS=6iqgFVvrbOf2Q1H{r$n)y`VsxY?%&Svwh&)e8|c5(VwB73HrlWdC%7Z=g%L7A z2rG<FDs6s+*kSc<4JsW5tVOfw0Hy8F!Edf9+j6f6kr)r@tWYEohApYDAOy%&*Dy&3s3kooBCAz7z%3 z{Ok+|^yR7w5L&3i)7rn(#TusW&}N|0=oG|+1Y0Q zOsz>6Zs7E+Z}dpvtFrFw*&wWrBf3$oDqK)2dg{eJT1(PpKRw#BSD}6-o$qE-qyj@FBvveGZRl{4u3Gyda0??Zq2hAr41>TskacSn7i_u4eJy z-r)IiQ6%UiN>74j+u4_5@M?U3vITDmu}gggv{`w{{|XuI6bF)5MkegTE53;Sb7Qkt$6VAxXw+u$EX66}TwYUNeg&bL-QhY5kQkkyWIj@jbJbVa!Z z3OZH&xjkcs8V#8-7%-EtWG?Pa^9WMzy@wB$9KlzYjYg9@GZs$vD#%=2m4w(I?%yYe zuS&G2OcV+_AO$`HmyMsrs*Esf66|}?4Ka9@hc3fUkDqPvx zyIV+a6x4^$VP!jRNQISVoh>doY@Zxkklqdc18T?Ee@>`}2X?7h4j?(I3MpBt|DRRT zNo)FmFiY?S1P;Nsa{JhooK!9Mt0Z2r3Su-A#X1R#eLZa=_!xdgaaDnoM%`j_J(S7j zh#DXm2Nm8HUSwEuoRCJMQGpyAL)_RI3QO|7ogQW@ZftFU{Xx2vl2vDYP97&>?LGxT z^erAh4Xh+Jh3K)Z`t(L?t=V7RjnhbhYw>7&@c*RlVZ%_XFTeYypIGJm=E;-GRFD78 z$Zjsyl)Dsk)2^&5_1pR6Q2}3z9tsRQu^0kDnz@+{?R$n^MJMR~rWHl@1b&inZcb+v zAna7P_lY%rODC!<=DvHel<>tK$TEm98*A1vIuTPkVkc_`VF|Roj_$F{I$C+vy@k9p z@?m0~>y(+u*7(xoD(Hm8egfJRFzi%etS7)p;7F}k;^g7~2ao`1skBv9`(R(-B|sK# z6@E z6If!E)MnQG(G*@e=$mfi0~`AiXpQ(`lEF;u)N`ExRZWq#X?Yz-MQZZg?jVs7 z2uUJ}X9hBW3J!(jaA}S<;w5q*4rb!!Vjg&S@4f1uQZQcFjk^<=U@>Mt`0sPK|Mrn3 zP)s?5i^(;Z`;2ZB3@R2m@!&$NTxT|$+uA1{TZnK2kTnx9orTF);-!H*k3%&@HO^qv z=Qy~i8WYkv)}TjtNdg{7kcy^aIY$N%Y#l99WTdx&`!+zVI1@8^FuFayO?qW7O0OG` zFz|J%qo_Uoth$DHAt?J`HEsdzi#MbGRa*o>L#hltO_ zM36`yYOE?;@0YqxN%!i^6q5{!y38u@dt?<(}4J3bN$U$c0G*;M2XBG5dlOB7E@}h*d0)_i!sn|Fe*^X}Y6mn`FgA zfcwH#$Cz~bzyj0I{S-th77Foq!{G=|tc2q{%&Ik#ha*7lQki@FX^moQOiBo|EIX;H zB=eA4LGpvqZREQqh~11)x(k!R#0Wumx$~A?7I45Aw@&JaDg*z6kypjqkCnF1~Z-lGCmIT!c}>6(O@FuM3*|77zqg*Y%{`(nXWOV*TaK$ zemccUQ38(;Z2>~BVhk17>$+@ZncPo~h1#ELDJ84CFp*VLGB>=7nzmvpH88RjP}V|= zozUsF1%)0wsEgo7a6uXo!?! zCTC-)9IAl{y#9g5*lbi54B^0XI%?ZkpGT*dP0V)FWJ3*-eg%)_pe{$!E$3y`M+$oiTC(Lcqu8{!^uHHlrXDSnd*FU6?#th$*Bp~4 z^qIF=FUBpOPB8-O6$dNJf2{QN%#Z6N4l}WnA7A zmZe*D=82q$Nk);;zjQpgu-AMM^9&AvIVC|I9h1%XGmEalMa!X^V2@m{z>d3rtJy zL~v~S;3{l)ZIB?{D%J;c^nOEKy^A;U+Exy=lLh`d7>+;gJ`bN}OB`o;7wXk(DJjuP z%ay);mkp>6#OyEL4c;)?i_3j$fJ;BPXZcBZyom*j#dWCA;^y^COd2m{O#pV`GuZ)z zzzdiiaIhtT;btN9+&o(w&=PYzR?K;s}JDI$L0rtDDuB0RTHk`eNa`*tZMDMf~R&dF3` za|-Z(hE0BMOKYCD)u+8Ot{c;%)-`M%HJNMLuwQGAM(#dwQ?qq!_sx3@+>Sv3FmYIy7Gq~C)68q1bK~;Z2@K=!DdN%pA=_~G6=xkf{vTp0X-K{Z ztdM$D1xgzFdIorEEon-99+@h{iFC#%*70fkF{#g$S^KIX;HI06($gW!k4ilzWyB%g zY4AqIWu6W^r0z}6$1JT)9A;6r&WN*P(2NlX2B_Vo|ee9 zfurGpID(xELX2MGc!Sv@XJCpunznvSWog@*F)`)dA0DFWcBd5&I640nYJ0daiuCh1 zgt36eV%ETGpN^nG{zu^Pbnuyr^THt_rl>}{jffAxI9IXWh&Qe{8jV>Sf1@2*)d_#5 zBZwCvp3@bKQ0SX)^7I3om;~v#`_Z!2gP6>oT3J9zEiCiR3c-{Y|fb@pj=CdQn`#WL*G4Ks#^=jeok!vM5XPra!Sl6sT9w8^S#Ug1*F^83)0|0@csuPj& zWW+WEBhbcth`Oz_f=lm~pseoc-Nw*4IYXaR1}n8r>=MaWoJX z(g}qo1Z`4F3iP?{^g~`p-lulfF5@k<_JWg1yFVnm^Cc|2FcEZjdkI++f+L96@!@)d z*t7MeT-m3@-lPoQK5=vTx2kjdr4>dA$yH#yQI737s+>lpXps~ah{up%kzo!XW9Nuq zq7me({hc?ME~(54m$)K&93uX&Ls2{;vlF?tURnG-<|J(khIkbx+}%=oJ<9n#d)7lw zO;OGYe9KfTFG2nTKM#N+d+{rvFZQU(%1{&Gc1#5HMDbYat}CAxJ;jh45G}vX3RJL2 z#IxMgW~cvp^>=n$B;M)_qDc=57#XUkBN?v{Die1C5v~#^2p02e1lgkr6s;~B7ZkXU z8o+Wg*~F#>TPQk*EKdA+PM=1d61?|V1&wBTtcg64&2jw2rxzx!v018yI{@s#ps!-g6x2SU zkl6tfFN!pJgKyaN6~_PPpL|Kftw#pa?oYWCYTfotPsMhkTZeMlOCG~BfwtBcwxv3_ zB-wX%xv5h4-u*HN{9e#D;t zIrVX=x*^M_@~3BY)+Qv17j@h9lJK(jR(5o_kPj~t^Po&*xsJw4^0sW!&YZ_(z;Ze{ zH}5OM7^Wbte;MjFf68t5Es<%3Df;3{CY^FO=u5*MiXzlh`8O^mc?5Ni{c!|4WAX-&~CkvwhzGrCc*$#Py>5 z=a92%USe8nESpa`9nK`UJLFWX2n#UH7?ixA(F&s$F!3t;mTNiyN#1^r@uio>$x7J; z*}j3yL--lR@P#2f1Zdg$DCd6nYEO5DIv`Sy965I0agp0@i!524jWK7&R)Juh- z@Cl}zuas4v=R9wQbj106>HlZvmJWPjA|Ru2BPL>PQWGh4{4O!*@4{^%LtQSdxToLV z-KJ&v`uisZz%R3_wl>Wk2?!i9w_+Jpfh|Lueej`Yf=QYfB?EzRq`Z0nU_hV0SX~A} zQ4}b~FN9oloeSVD$YmfmX7iNzlepO{X}XUblym%mNK3088EKVdz5AJtv`Jc^(o5tU zl`L_V%AJH@P0F#P8jO;!hZ$z11U2O{^cdpPcSpTP1h#^p5X`=`>)9qrurTYaec)Qc z4!`Z#_C)W;^&%y#;QatdHQeunWWiFV$$J+0+DMg?%kzXG(=-b)RW2G(f|JDW`CzTX zq$PkwHxK!IGU9OA*i77FF@bX7WlJH$;waKh+tWRl=}xQ-;@h+aS>Ip1)Uw^5S);bD zng3(Eb6JG+3HOLe1ab4^nkv!0r)XL+t+|g5J3-H)^#An+a*_+veD}_zZhT;v#JR1k z8&5_cA{FIRe_h@>{$|EeXxGAQf})?yWkxJ3XtHHu(Dq1%|+_yuAl>ZccZFUe#0A9O&A3u3?| zW>1+6v`OpKq2)N3RV=yV{jDGjd>xB8ztzZ8Q^GbWsh?R-CWUQMQa#h2ObhL#l0QSA zDHG5;r=%DBtXT_Hds?!cN#ScSU|Kgp*(Ldc&%&2l^N)O(=j$F zo1s;gWuD;ua^}Y!Tiz+1G^9hFdoDWb6Y@4G%b_sNFY6%wYSf*#a27Kty48;piEG8t);VgMU+ z#U5GT9UGG}_h?3a^M$k=yxHto&Gd@)KRa9c5e;1wV|qtrbOiF70B* zaxK7HfVYgkCWFBsfLw(tJgo~%1Z|WI6i5Zr)-2-qWwqm$8Ygym2N5o$g#vTJ&?Y}U z09#<}X<3Fe8Tsk{z;9d^xTCVV21+b%yV*XU`8mXr-B1A?<=RpvA#I(syrF0mTSL+& zRs^f=7BE;WdW=E8&xXp4YxifkAnD8R&Ql^b|K6+9@<#JlUqD_zcO59Ux0Xb5p7j1vkS(!kJv4FH! z2hns*igoqBikdjdm#Jt^F>wa{`m!%;byGWbDCs;-wfbK7+TrZgB`E1*H#_jCDq!uX zSaOu0~HQ6EHVa)dxZP*p6*aSihKR{f<|V!<%^ z8xLE6(YJ$BV31T5NX%+ra;5`BB2@!!9s{^y(HbP-`zw%?RiO8a*>4Q5v#y^zaO1pa z{QH2Br>Z3EHE^p_pE2rf`uTXcv9n{Ohf4UqyL|UC5lH4{nc4R~oYO}-fUXrl(sTCnW&G#ZV5XnUi_=$CWDe8>(Y?L%W9fFX1dvQbR)&7>r{4 z3r)lb6o>|KVJuv-;WAQg0B8^p0{{d7Gebl*003`fSCo1H6v>D~)->IJ*4-kBj@qR* zZrday*=Z;gzd;+b81;taM0%r>-&gVPfWaXG8WMoBH~?S=zkGeTea~INNiPkOj6XlK z@r1&kzEdaJ*pPQ+9X2(1m^x2niE`%N7UtXYucy5zo$KmXVXsl?N?$#tDJtY;PY)I# zNM3na(nq-Sw{&b>BfPoO*uoYma7|1)(A)qZ0su2Z09S|x>-YAyTbsY_^>6yRt=Vn6 zws&vVv`uuKqm$0oPCMk4Nmh%~5q?Gm0}9bT00971`Az|Zj`#%Ne-J;Q{Rp>bv4MlH zTvgN{KvyQ#jkz^*-FkjicD;G4ANcm~tFToQiUGou?S+%QdKG*9-B!KqJ->g>v>%gWDtB-%CU9nJS91TheovKTO3F_Ul z@BXPT`CbRzn$D8GOGveQ+WNZM$ojsaA;4~1fWvh?YT8;P8(CNd5XS_9W{D?{ZIjcc2M~;CW+N^+y%)|*KL`&A1_J!VH8W24Yj`fx zYeH@J-_gHosj!}FGw;=N>sFp^%n+c);|R3N(x}=aDq(LotfQC-`!cC)LpEv4!%qnImt{litTM|>7M;^uKv%ru#OepbwM?_F0x1UG}m*Md-> z@=a)TQ=m8BgscWngH*k7QzqlXPJla!7<$*#wS?1 zsWBAxeD6{AM%5jIa;r2m=>o?G#wZu+WCTdX+Y2_2W zF5%+JSqNbZrdhfOmIkzlsGQ0mr2}WUH0n0oxcgVrU|&wVpN^l%$;?^R5FFTBbzpwA zTLFUKU(8`%phtYwy$$wfFCF&EJ9Jpy_k~05F)f>iysHgGCBm zLxaDDUn3`9*oUg5nDPdh4&}Q%@k-L^Hs9U1*G(FgFIki0K-;EUZCkANlv>~P5A)il ze&{DE93nme?Ln-oL*S|Qn-3N$ZgZ;5stuB>M}vX)D!mYk5Wj<|gRiT37Q?Gd`#`7C zZ{Zk>xH4W4zJBvFK>`B5ZGwwTuMaq4iW-A%jDKw%5m%v0(vW-Wp6^n@weKpdwF&kN zdvyHuCaiK4cvh~imes|hoqF^3ye$XJT}bk+Fb#Q}op$$~!6?`8d^8&+V6j~!-%XKp z?sb;fsCb$^r9qDy)-JI6gPUKzRezNB+V=_c!*8wj#}%iY z)5;EdGX^j~(!}HJqIfXb5f;Q4LLxCn6SyJR8eG1LZI*kZ!m!zzvB!(G>B#H$%D;X( z-=&s#`ssg{t*fs(V}rWys*kSQ*Z%cQ24D5ZYr5O2{;p2RWrQlyj2^TPs7Co#^%HSp7y@( zo=b>-(Cj>Do!4ro#JkV{l4}6VwxI28mo0_nJ~f__qKb=_QBP{nz3Io!C-@o>MZIPR z2FV6z<~`fT2$CT|aOIwHB4#)omN*3y$25{EzJGbiw!-xafxmp8ja}_i3xr4GEnq^BNH#6nYxZnFwq!DZ5YO2``F+#f z>d~oabT#hs4JK1iioq+XJMs*Z)>qorCDw$v9!G9qiVHmC&ODC{ciAfxiIJb5Nx>2) zhb|V3+Q1Pat`RPD8QU2H6b(~&%MQ=)isF`*mXa)4RGlgdKMHOJGxR_C`JH6Qv7Ywb z8c}RF0_`NrWJ}UYT2D!m+a9Dht_~VXR!xtZEKk9(4|W4Jh<)Feg(@UZ7YOhfav{M< znS#zEC>dl?NF)XztXW@nkbjr1q*KJ0-N<%_^G6bkJkH#}0T*+~%`q_MH$RCZv8e?R zcVybYfL#`p>|usVTTo5m2?4mf%U*PUEZTx!b!B3J9_aG8i)(lIcJkR*1~FV0wY6M+ z^C+*OTn#mO&Ic==JM85WO*XuJ^Fl7B^Mw;hcAGJOc1B&}jyJAugRR!BwCpM{Dsp9= zeVc1Ss_UKqc<0Qj{}#tLowZ;h`P3dO*F@ddcIj+i2rs=>U_9HgB*9OmY0xF;%!$*~ z3)%uHy8y0jtY8z8fhHuheK8qnBpUDlW)7dG(bP~<$hwMMS%&-#3&WD#D&v_M2v+f_ z(j78KC`oyzWd)TD*k$f1VTYu3U#Sp`FMCSAP8yYtjZ9KeoOHi`hgGVP=T{RF7UYo@ zyF1joy0Z!JMsgd0Z5t=WD~~17G*y&Tp4wcAR0nH3EiKPc2JX%A5UE3QK^Djn)Y}nR zkp{lFBYC%l>)G0Et=QsI&fLvB6kH*9qPrjHdG^-BbL2QR^sBM~tr5~~q+l7?;yn@O zWD{KosWz^DacX*0;;&$u7Fg2vE4`Fv`CLt0E5=y+caF#YG`phPEBSl&k#~Sm`J1JS zwzTOvjT_#ukl8l^WX~cSWL=Db=A`G7(i=YmdX4lP%Z<797N*{Xx5*QV&oUJcIxS?) zP1H=W7e=eb)=m#ovPq4}V0l|Pdjl00KP~)I;$EYZDbuTQkFrI(>+Z7J$9cOAN&V2c z6N5011vhfT8y^0&Lqio>@5mq(a(H zYP`CG>nqv0xg?g}89Atw+J^v7iVswba)dQbFgg+o6;H{8lR?hhc*~}TV$4J1-VMd5 zM@Yi&VXL@T87e607|E5qrX9am99OFC=}9LoEGTg0s%2LTC#s{Q@q5@R?$v}6Jnmo2 z4z+hf+%I#3NW9BEB6X+I8#ZU){VgN*|9bc`$kuBnfGVQ0i>J<{yG^?~CUoT=rdFs$cp%y z>hfTo3vT3sL_UNxa)PlNZjg3E^7jnyITFZWjY3=@!G|-84LM-c*s~9EyM+4fq3pj$ z%tQsYCYKa4i5wXncY2qZ_|KE^O;=Gxfr5s`>8R+bD6&^%=%|!5$3Fv2d)okLxu8KZ zcbKT2!Kmo}KzJ4N9TZsntGJfwz3N-jmJT!5uCmJAXY$ZqMmOw#2Qx*^dKljW4J)Ax z`s4a0^hJ3G-}Tnuz`S|(Dy8VwE~en4?m+!3^$RY#!C=O`TW+`c=Z02_G7eY8p#}%$ z+`N_-C|_z`nAyn#*|#?zZ#0FF0M4KhtHqNxF_D0OUs|?(Q|yY_iv{Ey;*RPlskY6; zd4KQL%3a0Ixs*(VVms*kTMxj0?)dsM94o4T^ zbF`oicXXNiCz2l2Zs{OfV^4WI6Y5jE^P9!`?w{HPhi|MOkYho6TF7R;lLhTU?ysL^ zrfBrSCb;xawK`{I#41d;N{Xj5WPvS^7bW9*nO++TnI-ygrys((IiADz1;3Nrez+S3 zIS`7T3!X@~4p21v@26GtcYgC}uazCqp=^a}U}~dm9Vl$uMHy*Gc-XR=C`Gam_FY3t zwc+6E`+ZS|$5!mRGtFdKkAq&?n#S0jxIDjNUl`oJEaOG3?m1t|4K*^_Lt4fpjC+QR z({vCl%ZMv{cZ9H0l$wE=F#UBbILK1|!Uz7I-*IG}L8|%3r`vVneksD^ zubE$W7RI!dp|PRvy>Np+A#W9(=?euKYqo;#+x>qJTfN`dQSUkQIZP49-2XoqI>L+_ z-AweJ6Rx3)QvaZVYv8-dzFPfKO~Wvf+PK7K9FrS4IFG9RiHT7!GT?xpgBY@8^1U!? zB^r2~Fx8ofyrgg z9o!lQJPR6yInz zNZGWVl=Y$7-g;$|ihIVhM_5*cJ~Tl|bdL!`K`96Fk+gS6_S5z5gc-9}m z79_RH{K(3Stbl~8`T6JtJg(fp85eWNS^IO|EN9~SM9~WRJ&NWpzpf{xz54zPQEAc|?8Uco9vy2V*fmxF12RJ9O>xAx zj~imV=)%M+Gn`hV4*Bhtw$7#LW-I~3pRp9xU8O}#Wp3{_E|h3?C$kvM8Re|@YPW`v zRfux@B?(P$-7;K{m*n%XadR+y){`@Y|KmsS2*bs}sv{UT8N8#V;~BzS%)ZjIv6mndKiG zJU9tPGxWR$^`KxRqkLHyd-+`*4a$e(dxY4J%Lg6|XUv*7*aPq#1=>O8z?pz@(H zHrW<-2Rc8UndeFRXJv4o@H0`8Pv_phP8~$wVD+356v<%7K zc%;TF`JVG7M@N=u0s3qXf`LeE<{C++U1^$DXx$DzEmubx7n)_mX%h+QP z^SE#Whg{Dgas2ZDZ>ln3EFGEZJJ@v|tW8om*gmTBVRIER)H$&ExPc=s-H@tW`wYOX zDf?QR&c9q$X}!Jkcw&Yv9%n>l>d^NLd+(>*Ls5U!;7Lw}I+|u_5Ael}u*zR;#*Zgche z9YBB9+)wX$Yts(B+5Pz6#Ck1(Z%NZ z;I^ldoQEgE4pu#{9}KhMo|Y;Ulcp`P=KkkWci_q_tNDMikfRcjEyq5p3J*RNgmhTl ze`+7G7v`x~kzaHMc8V+SxVL!YsuGnC+$LU^1|ncy!rW}uv{Ee3nY24vD14J~f!pHB z9Pp7h934kh;H9gQECA@Izv`$_iE+rka0bfOffDC&%NNcmC6p|NhIe#y9V|MR79OJx z1UeYjps>%`uqr=y9IZ_nr%sNK6g6s+Q`BlwXz4p~lpbR?947beA?^f8cZG;vPZzC;sA4vV{nSIol~ zIL-6kySsJnk5*|#8d^SD7>rJ87xivUnwwY*_yP)BHKv%@CO(b{tNDa8QXlP$joPw( zJ@oYlR3A1oUC(_3ETn^MqHA*fV>3)WdR!F3j`i!U#FDFBuHUf7w+LhUGMXLsn4Uz~ zYO_f{bkV>YuJ6ROL1Fc09>zUS)0g`i&I=AU zFsyC}VM{BEGQk;@jGP(GNN2Jcr`diDhybV+cq;lTT4l{s?7#NLb%7y^bhG@+~X0Tw{2c#8N8fqGz;l4zu%;Uig=_8q)T7nZ~GB@1l>5$bnaBj88)w+LXKoV8-`jM216FYfSCFz1J*e= z0`_dlp6fyOP!;f0=v5HI*W`sVgjI8G@d|e6w#?+s*40)DF-r#6%E<11uTWIgcxv!! zt{PsMtg?^>HrBaxjMyQ|t}tRYEuoXHW((?PRjO4y6?jfpGOO7ArR|M!khPiJ(s{r* z1ZJ8*zaR?X{mxERj;8~!>Z)QDXu${#LB-Qdm=i{W0(vvs9=XvpFN>jS0aavW&D^~M z!ts;ntREZTi8#3a8kVQH02}xDtCy z9#=tN2-4vyzZ8KA=ql@Hb6u?; zI5Wb8h*nU}LE;l*WZL`ASX)#$iAV`7%8!JZ$?BT99t-I0Y+e1B0cs))u{IRS-L{3H z0$jTYh&H$iiBG-vkE@`{st~!!9-HX>5?%ASJw8Kz4LL~JA$Nkh$RWaRoK@_Gq<(4U z8Z~^nUelg|9JScFz7#pRa%X{TnaAt$g<@{VqM)2quMmzD7;4ryKsqbKgSKZc0t(?F z3?gZ>>@cw-ZrJre4*&x}Ev)H=pNTIE!}b2iwzm{tSED&XNuDKWF0+m$A+tmzSqLl) zGv3BK*ZF@8Dvf!{P-U>PT@gY8P6GR61WYd<7_)_7wVZT~q7gTtNU5HrM@k=ZyWaym z0jtneun~kn%e<~Q)M>@arYA$LJTjFBTCk+b_m!2Bl~fE^%;V13J4M})sFWLWGN?n& z6L!b}qi&>2(x+@x^r$cUV@h@Xr%?w}Ra=(W+~ki7WiyyMLrw;Dq#Ew+xB7$Q$u?OS z1d(LPg{(=7Sp^`oU1DaemT1EUr-qAgRD;=48v2HL?hWq!r-E~#70Ni8wiVok&_7Z3 zxaWZ+?zy3Adp&gmCtzAY_JI-fb6#rRmE=I-8^CsLI4^4uArVE0aqDfOU&BV9i=rn@ zxH~oX9q_5@w`tT~;Pj#+9#`XVm|AttvpA+?;pxcO1BD&2bwJEN?Y68(yz5u{##z54 zbNQ2d3OHE|qp=RC52?JVHFym>eGV!7S1)~TaK9b1!)3>f4w?TK z_YC`RTUVvmnpNlqH(};jZ)TB`na5uk!S$L69VjwoEE_zo?Ye|F|M5K2bD+NH~J{zoP~9H9@y$KNr$Ma ztNrs%8%(K$ppHBafXLXtgSmmM3rQB1=Ps&~YLo$IZZvGs>U z6ALbnYP<4#-4tC9l`Q9b-(c>R1!`Y)Sdh^EPxPRmdEDA{yFTAq;#K+DJR`35&GX*2 zu_d8l)`4f@(3l8pC3rF9mNB zBC(`-`+KVqRlF&h96~(q+`u9iC{=;d*|5<@2;22r!WUZHE<*q_1R||qM#D*k?PzvkoivcH_yXb*mWhMqg-afqokRsD%_g z(F&Ae^7AZ4Gb%qifg26HBV7i(8*+qC%d#b;z#J}ou!9DMR=Xv_SeXec7?y1llcTr8 zmjg{mBu8~9N}4NOAh^1Jzy$fjrDLU|v7q_?u_TZ!9-x6*I%{zt2Ijcn=`txM=G)(E zH`GG8Hi0F^*cyu(V%A6~@Y{n4YBnuJ4;6Kn)HJ@7ED6cBFsKvd2>X7JQbkM+?HV|S z@2WwKOFw{yx?G6hcBj|2MoEOpBZe#9xM;Ty1g@s4Tw|;GV?hn}na33REU`PA84K7g zH@jn(L$~Z~U@QZ--t5m^O!-H>2JN9{ugFHx>fa=QZwh6XB_z(5jhFNZ(^7j}8V?UZH_k64XM zip-PxPfZzt6Ge!p@>97C^)&euPajQm#h@9TjD5pXzDB-HqL$$3Yg0KnTS=l_aeP~e z&rVk)Fp`4V&nSuzjSpuG)n1Vi_o5sg`cdRBdGv*!oEDQ8^mKfI_t^eBvMBBK|3Ht; z;mBh5LAm$W`Dg)wAE;(Gl*Id16eW!#^+4U z|JBUW011TR8@I@nhMsnWHx_!R&=L7e9m4p-L6Z4R6a5Xxhe>t^r0PNb@)|8N%8O%1~%m1*osI z8sL=|yw%u}4_2;;5AJH~eh19(_S+t3U3t?S&)P0>y*#F-k|>bL6wfuLv1*Z3UH%FWd&hv#CV)7FJ?m)+b}~&0_th7LTt%nuJMOA zDc-RfUX52nKw!(`AivnuC-0+J3_%f-*jUF>2!VGc zSe38Jt0L5BzaGk*to49Y@Z0$z(;eer^cD;TgW8p)%Nq@*ZX8%pF%WU0&qz@No8 zFr|C%)6ouq{Eu~1y&O^DJzKv7SG4}*u5GFkVS5R{qJB73KJ$J#oF(jr1ESrKf$Lq(*w1F3Ma2UoC#pM1d03_%t$13+~l^JQxep6|nVOTl0+UpO4%51N) zd9I@-mkr~?Z?bJlIn^MHW}Ff8J9lhTC_@`eBTym;1Vio}w8>p2nkMxsdjxx9wdT76 z$(yef+TwbJ7}o|uWXbjl5pxcfNyFzgq}a8~x#BWzHvaBe$1% z`_&Z4H8y#iADdt>8*+@YLoNe#kQ0R6a$~t0spx4ashYI$i}?q6R;>DJIjD~)DPeU* zfqB!(0aPo^6u3G9+Abkzdk3k+V0YxDdS~)sxPDxu4&(gk- z19{QnWm}MTSHkcxL=R)TIPYVia$+{PM0{hi2*LnL7k%gWOKBkRG-g{5cBU4C{-h>R z%)z4$;j7W<)b}y{#Rh9pjxQ@iq_M!Z8;hxPjp%iz%*c360F$sNsg%gQab@I0*0<48 z)6;6vO{}@P4zzst(s5DFqpR^Tcg%1e)zFYbl-)V2)C~?4c0+{{Zpg&x#7vsBxL-&VNqWW5wE{|`5?1kJ8*`I~Zi??TFPxly~S`T+ez4&c+D?q5AU;?4P? zGeaq#wq>82CB$wA&@eX2Sy(cHjf65_j1!qH6tH9{GK^H=<%up|DwwqVW4@Ln7pg`L zT7op{XCB@ur3IiiJkH#}9v8S)wu~JV36uAGOJlK2%9oXGPNt2MMw38+LT@7E&~Hk}l{iYUD-c0jY!luta0CWY1P~)E zLGpX`bR@5OxI6TV8ZtGG8f+?r6V{QPe-&tm5NB2ZFcPMT)vrU4*Q^y*MNogGKnL>`>ZaI#^qeAIA*-^mFUfc|CJ{JP!CfH!f) z>t_|j6+A(Gkx-n++Bho*-H_*(|QhTKT(8*=%vrmM43e&F2b*Dy$C3b=6=4(D=J zJXNI&W>!@wFzdD!x9icCQQ))-Au5md5{yk00&?zDspLW#sBXAVsuu3T( zDRXh{_;;b>kXg{GOsE2@Z&q^M#OJ`pFwn99jSE^X0=7)kQTL?GS&6EIsKl#|8UV$Mmx@RT)v4Rv~6I8rlgNM%n?)*Zp4 zLW}~E_^fnDL3a*zZt-HrZ2334c$_~0z@Nc#E!jKR3p?)^_WLexZo%0DSlEB2)d1w7 zaw|=)D551Z8`KPUpQy^Es6o?(>-5eyNaWQt4WS2B!qs$aPl;X$QzBJ>D`i1o zWQ1_CXeIupWU~!&nw3`^WS0roO@FB&tKn+IeR6XOU}&%vR-BM>nv*dhk(LY%VMr{Z z4b#%zvnC=3B->g$$85thAku86l{M_ z^xwe1%plQ>99|p%Is@x`J@;?zlm5@qlxFaX0{*YCYvUYnJUW$laU0yr0 z8z3~fD$PmDhl>zYksHm4eRJjI3fd6v$nt|>Gw&c4Tgf{TGlFMdG=WZ^+ z$?W%#DgHf|D*wY}Law#ArG;zj5H;4dkXBUT>gWr*${NDc?1i5?)Me}2w3&bQd;ei3 zGg^18^{Q;vaWK~xJ$q-n_u0E$Z8rApyWt&I(DjzJz0PWRt?l}C8|(cZeix^*u}$u) zt2(yAueQ`pE^D?mqkmE8u|zIJ3feY}_ukB{yD(YgNdJa>yLGM2FfP;=5Bv4dclO5~ zgtB4pr75Abd-m3sb8hhikLvH-xQCZpBo&MSX$%R49S={bDhI^Njk=@TuQJX`(&I9$ zI;;yu6cRh63?yQ3@r-OzHV=itLn?4&FsPZx5>>a;6XtYy7LF+>c2F5m#sFtbOCCUK zAII7ttSsPu9+fKV(b;M8EFb|Bb%WP1VE$!MF-RWbCg?^;L)aEf)>RW)ONPRO*}TU| zNYTAagp`OB2s@w(r(`_Oa9`MA-udQLm(!_Tm0OHJ)}84vHYh0!b{Iq$0yY@b4a_(U z8K%$`Uv0bLhs)bj^TfbogcRA!fk*>M0I>$5wkdmF-p!M7;yCw6)+g)Ln^#x#$q7h# zy-bRfloS*@Fbeo#!kd?6qy$%9Bie2wp6#T=*g&Lk*x_2>q&6W>VF#s>`iQ@q4wrYRYN#F;$%#5mIxKcn zLL})zc0d(Cl6JOK?9%P3Iu;10H|t{exm8H9t)=$;f z*VZfQ?ty0XZX6Dlb?cGa<7RDNX1n{|I=q@?8%-WkxI8^fQYyiSqOSJ7=~PZ-c6&8$ zdncm)jz)*X)m7Nk4F<#1$zCY9m0GD6izZ*)b2hbZMVNZEQph=(uw`asyp6Udy*BK92EG_(pNfTnh`wPzLEpd9AngrT^C0^R zzN2kaT~D#2)UEpIy1KaSNZ{4A z>%ws5n#6JE{q)k?U(;)?Oc5NBz^{?Z_~%T3Mf??`EdoC8Uq>B2U8Wh^N!DnL>M+_) zTLeX;0B1Lx5+4mYrk$o90=JD?T`yr%)>Y$ZBGx{P;vqYSqdOoo2rh22xgY)A;c21ari78rPXyesl6}c zla!9DkQ;p2kPtu&K;)k)S?;Lk=a#x=bIV$@a|>Rx+@ja)4xf+BV`t&5d!zK{-Kb}G z|ECBxpy=xp7NQ2`7h224D)I&2+k1FEfmGxb^T{U%$m0o#mM$$`@FI>r{+^;XB3vF||)>W6o?Yl?^btdcD zFFP%*jXq z1QWt_McxqJFPD5%y^`i2(n8W;y%-4|>+0&O{dAjd%#NG?N9^@M#8Y%T=n%u{W^H;j zg4>sK4r)XHBlyP43I0df;cZAW>nt~~SGIHMg{H4>{MNV~Zq|4AZoR*ps62|CX>2-(GNm@jpWa;7;Qw*2cr*%hIeL*0()b4sl;$NYS@qNYNu-0~pgi zrX@zQ4e2rWgR$A|_x!>OfPO+*hf;Qd4<#vz)-y`^(Cs+Q*VDxFVT`7UL0Z?;oFyfK z_}0=-NDGikPVgbcmhl>p>|1m??i6P>iz(b|uEitH1@5aIr5Cf2e!^Iw5snt~?fOaZ zc2WMBJHg-qq^!nh+K;zna!1u~68X7SW;kqF(7i0cOokF%2Mh~z;N_r_znG&BJcy(l z5XzOnXnh-}pzKr6cTQ|tOGDYEIB_!M;9{VhpgS*Ll?25He)w}7U_4lmav%1aKvNrW z+1(R6f)eE}NExY&kV=cm!-H54g6`QG$?L?w3AoU zX;#a6t`5SovO@Y*?H%mlD9MkJU@bwUgj5mxj7%ib3mgUo!^jlEq6Yivt zi$dT{hzql6sx%BlVQy<=K!m)Zl!0l1=>RMb$h6;zjw-g%BTo(=04F7V^Cox(HDVSy z@!E`s${R` zVsakzZe%O&CUf06#}GvTpW0q&f><<=#M4C_Y>yqdG9>b53@3iH>PK+M@i`BAH*z&} z$+rs`#3xcyao4V{cy+`(NiTl;ZQOj@DI(|%s0>gG5C?kk@(*!0wq<7CH`$gejY`}R z5#rGm)R}j+QrnE>PJM%FLwZLp?#PL(?*qjsAo7PLXyEhJPo!GJH&QI(Bk33MC8Z*M z(d<{&YSnQo={_3ux;p(Yi`c%fUR?Wn#O#zg@=9|=13y1SPO?e-d1$$d@<-k}MECTc z;;)Z;Mk1Ux5!)cu%27u^avqDxGp+CK^h$BqG#7QXdex3UxUc?{7VjK{N(j1QyGP) zhhd1@?;dsdiTT)nG|xp@xqs_&HBQ7_h?bMFg5*G!@Oz<||IhbzIrB}iYh|rFK++OS zT>c%eyA9cZofJG=?u5q0C?8Nhuy^!IOkA_RrJNtv?sWh5xLMQ-twIRNF4{`^>(=k> zudRXrKFs!xb>hhSIqx+LTKrBs#!+GK>AX?i>B)Kup$@Nb&EChg?S$;lU_66)<4Sg~ zi|}O~bgH~%&Yd3n$J#IcEywJ84@s_h`H$EzXEX7yuD?9zj+dMBvXuYbE$90-@5a;f z+CsJL|FJ%RdB3cscdU*T-fm<6P1GtZ?E?f$soe(Rc|2u>*ce=Uy6@damleXUaQU{l zc4lpwT}LJeOx;U3aQbG^@c-@Jknm(n8U$Q_f%M-}RgiEK`o7DI7Dr%{zr~ zoVcWu?1NTZm19)2x3|j~!<~yAshh#-$u}+=@9+q{&8zp8i|{GwtTj{M(lz7qX^0O5 zh@ktl<$qycrKhh!wPnhdvK&Cfb#OXQo9J0P#GH7FdX}|nGMUCCN=y4Vao80QCJb>H zXCIlFT(-x18Nf~U=IvFXUMvr@+J9DUj(VwkCKa}hKY5eWi_O8Y=mDQDd4P3&Cz`lR`afJnp>0;V|te8`gjksJ)bdW+=N==PPfFReWEL6uA{XjBAG`6 zX6>Ba$E@RB;@!=UH`VT3UhZJVg%%BgwteLV!jzeVaa}O7;C$!Bof*yq0=({-SSDF% z)QB4AQrR);RaFUu_iku`wCMa#>H)(3ZS_(wu;J7kI%D}(>C~ku+v1cvnY~fUbS`s> zy@glK59zI!)^`@%@b8oe#Sz?F&dWiFiOmQ_I773WDaL9v(&L5lH8t>Q>c|_N@Ex$g{GRD3J7F7SYYg??% zZl9a~M4`>0T$jpWxm!EIr?TYn`0sJdn6^FJp^cj1YbciUy;a2TgL-Kfq;5H)ITUtf z=3vv^&^yyjH_}I`y<^3MAxeikoNXU9?2?hd1B46)q8^*mJTHe6$2=xP<`ZJKD+?1g zD(Gjj>raWgmS@OGw0t1JKtKawhvsPD^VGZNDq5b?XxKihVSCZyJ<_)40B}H$zbXbj z^G&%IU2li<-i~nXIf1mCjNSIjKzTxP`Pkb)r%yAu{u21kvB7RCiyIHh7I5&VZRcZ2 z`ke}Al#A>)O6ta%`;9d?p2{-892#kfBLAIT1!b6IE@!aBz1dm4Tyv+G&lS?)EZ^vB z7ijK9{c^cDo!(mWbtn1LvIbY(jH)xzd1@!m<0vsepVE9R6=>%Z-|j0}Xng>spJFZx zC?RRh{FH*(S=vQ8IS5aziox%yQnYlO+bKzx3LIJOaH@B0sO!UOt`n%21GF)%g@%(T zQ7q+wyiU0IVJ{sVaqP?{+@2S-8FhsP;VO7Ri%>}OWKBXmU zJXv1yxc_#>{sFb$=xYYO{lFc$yp;sCfXrKBh^8UVSXGjeJK5vEU7yQYfZ5r1j?cfW!m_eq4ooJ|cxbtrD^OF{@ag(<~*K+65$DhqM#Cx9_alCi!o`a;ABzCl`f7}=ciJwDWHh&Kpk7?ew?TAS-z6`WR z-DSM92+OKS&sA*J$gNL1d-m;F_!=_)wr8U?WPEt6$$Y21w;lI8d+Bq`w-1qNjT!^m zKY`)Gdhof_xdV8Bp_ftn^`~ws3+rEcbhv61_Z|PH&OYn!07s1)1LsW}Hx3W_iU_+B zRTtdH54tAbuk+1As3-wi2EZ7b;S%YIewr&O9_hB1ad}&ECLNnN<~rWv%FfFE;<((s zHi~yf*0H&+n2j2TB~x8YD8hbWIbM~W+SWE;qUa2%;P*$v_uqMwffOS4#s#DFr@#Jj zS8MFpK5jw}R$HN7NFKlTxEnnym;I{_J8*rj`WLDgKSZ)WWVr$`K4>S;?qnuo4EU+2 zv3ITw@Y7m;k+Ze>*F6I(tA2|+MK6Bv&6Kj=!80?$`!UfD{&_q%+YBdpj^HzSW0PkF zt}Qm(RmflX<@o1#x$od#p9y^c13}B6ikFj|6C4d|oSKZ)xW?5g3jI$c&WU&vnDUB9 za_vMqF~3^wHBrCRrX=UKN-uP*)6a?A4rvTdz0zYN;+n4MMxDkuhqGOM!5agsuTb%- zF>TvdAXP=In|a%~o;Lp-Qq}#+5WVgwue8(LwSQcJb15Z-!(CUXUFfdM92EGlIVIy6 z_#@r?6yin1t>Dr93cOmJfrNGzh&kH-ml5!revdH@Fx78#Ry5MUTRRd zYpO^cvvayLZR=m)tE%JT;Gyb%OyTtP0MczY23B97I|$aYPIb9x+gxlI~S1H zXLIf!igUxG`+eEB?kZ(}s}W7L_vT~YNXK1V0`bvq^#x92a?XbV`jo?1N$^$58;s{v z(*8rEm}r#*-`=TA8`;^5Uq<>~J@?AiZfp1{nVNNLPczD+FOsGmC>8ko$JslYcU#+L z+#lR5n{d*$)O5i7-q~(Vzwhn|o^m3AA0J-NC-Kw$_>OR|$lY$|#-f&_`>)<^zB0H% z<}ansz#s4UsXB`Vm@MWUF`7{65o4trBe54y+Wg)w89B#P=0f}zLN(n9`5Cvucb^!a zffdx$>Q#J%<52*JA1b=a`M>9z0S9-4=>78HceV}9rzjX72i>`h!`NP!?vktm?_RO4H7rb)9MzU@FW{{QVfV;|ME@C zwUrIx5)S`#hotlZzZkr~G04w`-VsVL^+oW0YIg?2Mt0p}kxOfS0&FZ)-_EAvzD=K| zcUhYaEE)Kd*mdd}Hb#v}lOT<6d@y~on|d{=c+1@jgZ#+cNzxEs!McdXk_tl(5fP;{ zl)OP(XT>YX5gn7+>vgg*FD2R4fXWw9zn}Y4noUJm+VDHUD;k2)oPeRiQtls)Tw|pE zYms=`k6uL`*Dk(v#=>U!VfPi)b(S?_907TxokHXVenfoYH{vW{$l3DfJm-+15WK;Z zf(_3&fh9px2)qV}BDaCX$zkSXKzT4%Br7n2!JHY<*%3kr7>+D)qq!oDfxA$&NIEql z)aP^s6~HeRue~c(7%^1oHLwyHK}H-$3IcPIx??bKC;w!`L7^iu(lBA%(9Cd=Jd~9= z|9iN|Sks_EPtN4gHu#O<6(gZQP>dACkJOERWoj&EhQ{KS&Ho2OI-LO(_|VbC`KES^ zx2Rj7!G1_}244lI@?q27TO{7EUM%|n@2?IQ!|7W)TIkzMczA*lJYVvhfz^c)KUrb& z{q;b+dxs`c_Tkg?ArG^ZrLvsT-NoG-B;RH4m&a8zOH$PzMp=QXe|qruxT&M5u-Ed{ zb(YmC8Q~MH2j92EJnC`g7t?p&&`?Dge)PBJ-g5Mr91|5Q@O&=3C9@LMNteiW3XBlm zsT0Cln(E-vC3AQJ*V19{l(Q-GJR1jiV@X7I$m_(_F(@(^gp4OqRl_-SIEFYQbHfo(hy1fR7DQm7cT49 z!N)PMEQal(xe|aMR>gsN#Hz3QscNSg{}k$l!4MF8w6e_u3P&x@fa;uaN4N$@K-E4l3Cucm9~fxU{#zJ1bu{rrioT$w@{ z_?I*EWSZNB5{v!LHE5dmVm*fseC%uc?5!Eez_XMBzxcVFss3Uv2ws4%t@V=&AshdY zV|$rOfZmyJIZM=2)|DY@+|qT{jo}b^lb9Kg>(VlnPr}kg{E*>YjIJ!LD_?za>1tjC zCmSX5Z}_F)74ybhFsAQPY>Ql3Np<==dd43=Jj*2|$x6w7iWUcUhSy$R$}nSD{Gl@h zE*~|QR-+g)sevDeq3;gM{qy&?q?`5#W`x4wU<8skH$slCNn>E^ z90z01=T~8oO&i=WE|`a28Hyr}VIzehYf=rIHp`91_v zUrE-=o%@o$VbTKx6mAId+670(qVENJQ+`oPbl z(6G$6@Key(PjK$LC8v8@rn_2KPUzEdn$rut9e*{5SKID&Z?~7-DDz>vPu5Y%C~ath%JmXIOrexvRf&Si#_!mi(R zgHlfp`-ZdD88m7?+E~Q6EK72hrnuL%c+e-{cRyDhfN8~1Gqjt$2xefZwc)Ai>cwV< ztYqLn$smBmOfb@Xl~77Z$j0al=}=||hH-a>mIw1v;bll2%uZkRyIvKP(#MPCE3P{3 zsB+1+s{r&0X2}}!iPqXS=H)$Tcs1+WLT&%1?PWv2PhPGx+vT1H#t%!cz$p7CMla&2 z`B?G2;6=x>uDDEr-?(1^!-yYpzXFC4zvq4i3?hEg{SFvK{E7RSfW!~vUov5cU&+5^ z!cPG8`$85a48c&*RDa=b4c~f**k64kC^Chn7oPyoo7@b`X#-?gi|Pf0%rvoQ!i{1r%-nt;!aUA zg}h?veyb^s{t)F{`610U6XvLlg8!%wX3=ne(STg}VHBfN$HX3L+tRC+9$x@oT&oDILF`8)0_@HJ0)oRFQV?$%|bRERdB z<1B6KCF<7c4Efv0eX|O;gIV|<&FRtVYJWTI%RKIXHEIpN>%aKHpOLJpq2Kpz`(|P( zDWCuX&NfajZ&t%`NT{%b0wp-othG%;$xL{kvd*P)k?glK*U{lHHGt??VnCS*6M z_cb{c7IB*H8&3ec`k{sq_wO+*ghtz1%|C0mHGt2p$IL(~UwfU|#ir zG|ewlXDjgZTe~n}1i1LDE5ZMQs1pKPA$%n;h%zCt6>=y@ULipHCzoIrK@SAjS%|kF zu&#L>q80dKukLQ02*nS%jMm>kg83&F-vEX6Q0K)&V!$fqp_H>iK=aQox{RV)2*nJv zUCDBc?hyXxg_L*h8m9a1e$eVCixfq`kKDrCT|(A60i0 z!VGZfgxegoRuNmsv{aN`-MrXL;z=hPcQlRc-GyrbEvr{ij_>N+Eh0>%**U*th6#}L z`#{pzOjf$$94Y)6_(X`-Y`Y3+%9(;ROomsqBD6FOgwEEmG7xi!#RF!3UZbov)ziKN znxp=Y_m>6#`j098bMam#e^b)g;{cehz^U2QH$wY-`lI{6TujV{Op|A6C{AR8sK_&2 zQU)3tHl9#S6NkFAhj1V+m^r3UoJgji*cBA)n#iQWH~>>-PjYc35C%AfLgqS3C=7rK zh0Fz&U=twT_d(ZH!cYJ(R*<ZEUI| z;=U%4<2Wfo-5etI57i3)ABNoSCsN*0Oqd>*he3=$PVyll7{sK4V1SZUPi9q87ztpl z>clKg3Oxb!RiT&wN~$Nb$SD{ENLuw{Rw{*_0CKB<%!bH_0IQzNnxv2vKxY-otVRlu z0pQDoxG=;(#{UVJ#mGwqPzd_SYXx8k`pAm~a0vRys|A1v`pC-#kO=z7>&>tNT#d$! z0Sqg@)o9ci(is+htGV^c`4VoB%GC@azxmCikI7uk0PI_TtZe*6e%Tv-C5i^52ealn zZXyB#b&hmqD28n#N=cDqWT$mgSyGX!V3|NtwLa)Je(BR^>D~+S4^7Fxz<(rLJ8Qv zS5ZTL`@as$bwzRgUaByyy}(yP^EI7-s;rsmfHWrFp2fdrIRI1EOd>#l%s`~pOwvCg z%mc|7mzltSti}b%pb0?m>N2h+1)u;Kt)Ou*DK!(Uj|j6#?9(Ck%HL61fmS-%njqx8 z%2I`M2&bt-TQ-hP%8cpX^N)=PNvWUt?eB^FvG~Mcf2ho>_XUxEgY$mB;+*hXSxBl> z5wsQAEi^QdFcUzV*9lrCHZft^wy!|OM@0v1p9CSz^X-robMFx7o)`1%x;ld(k;=G) zQDP3Un_#a;dk2gEavoQPn7d$>Tq&E&Tl3agh#J8<`_cK1eL}W_@$#6 zYIPkUOmqnlPH2g$t%5wl-hnceHm?~Qmsdlf&p&pETAw>6GJy5rZx-n3YTc0qIHwOL zoj;eDBnz_-Nv*&cG>qCf?@Yr;kZbXhYi1TefH#1;zc@_~3@h}RQayhpkFy>ary zh#){+y15F=-+{EDUOQc}NY$tvJF$C)&NmCM5UbPJviUoPC-Ub$6J28!4qaW{=+B%f zKDWAwdPyQWz{^kmw31`c-`gPVXusANRJm zm7e+xH`(g?=X-mQ+y+0T93A+e3}B19mrml$*ah=0%9T(0$;;>R+`ZM?Upl`vjVfK%(TZ~2zw>$FUW>aqbIh&imTbOu zx?)p6bxQ}Ld}6VUK}{g91STXnJBJzj%^?vkZa?8}5%`T1nsF8@>)+COLz`!V=+%0B)3vT+ z-nY}@p!Sh){-WPch5F&On@xWj3%edv<4Tf5?{Mn9(8@o<6eGktWjIcgEp-JHvTCFYx3hRS`cXHVL3TMCSL1Dsed(#HJtR5h1H>z@$c*Dvx@EcK56g>IvaF!ut z+)3!hZg3Q#oTITKJkUEN=JbUawxr)XLUu}E$624+d{G$uk!Rt6j)x>|(pC{MUMIbO z)fLiBKH!Odqkaa_k^D$CN~I0)E2k$@*bzS|XNcdWyYWMqC;16_Yw*w>M9xS6zz`4v z00savLq#(H01sq+)D*w~EO3j~w72i=eM#L6GQ?2~^2UvgBp~4+5N_M(*2-13%-A+_ zIN!em;|BmELRLfo00(gPA+6ur-dDdDdQ8ZGWIUs#@vMw>?6vHbn0i{1|01I~Fns zKr+b;NdN#04H3xzm^&0V{S;vS-%U483j*yH+S~3;!QeiM36@7JS;iuGqmC`knMAD>fG3YP%7j+-* z|9GX#7Q4n!K(_ri?_$sH(Mb38-7dkz z^BZX^FWE9fU_~?P>tPNud!``j(2<)o1w*utw?B;)auSo5m?J_Za9&FkTQLbZWF=s- z!}xXrFYed19U*F+VMXL-8GVb|&HrvaAKNAu4J?s`W`%u~kk5Kco4tulhA&1o=|}qr z{?7R5;Oi_fxCopo%jN8yeRZX+mFH~LVOCZh{|uaJ)-VDonkdNoop4aP_+(6mSbvRp zaDHt!rr-f@a&Tq1Ir%&sog}^Bk1x>}5<(X28ZZD-)=d2Y2$B>KMRWnwyGDp!#9QJ| zcrT%*_!@mLc=2(4yS=)&)~&!zH~r#_SqlQFVmnY?41xL)Hg1`)j24H$Praqvh!BvM z%)}3CpO@}v-1Vh=7Kk*c8EGH!j`1c?zlq&5sO%-+&V7}6w5xTI$aoEBo$hQwdtqTv z)REkoQA%&Nd9fR!Qkugr&I5y^Pa%&eh-o-Llw4+d;EBXEOo&di=Fh>2&I~|t$#X%T zKm|HxNWn{Ji%q=IugtU3k<`U}r=oB(V@6Lvv0;wvX9&;ufZqw|#lfy}$hsJ4@_TzM zjn2H<88d^&Pom10qczR#`5W*CEz^Gb>UF0qOT+DzMm-oh(cyZCF%);G2{>x79H)nPZ<{UF!yf{t* zNt;x7i!_Xgc$ds=U1@K)>*t%ln7+t@v5&^YqVmGu<1LWR+Xj%jWUTA+Z1K5U*Y8DH zh6~~&OC5Z}yfY-(CBIvFAuqm4jM7F{U=!mu<+pO1W`fKzW0qY>WP41E`@|wy;1f5S zlIYB2M(nyabg5cxI%vI_bIcH3m-1)PW~{kd<#y7ifm~i3O^;vQq9DT3K|3#BKuPJF zaHuaOGZ9cu0OCcD#kb&b?b5t6s#GP3h|&}0u(dl`(98jAE$<@If}tQG#(uC?`AI4& z2BQl|5tebChNAkI@m|DU;?iQKe!HGoJ#*FR1x(@;bARMLLOM-2*LewbkFTiZwjO|I zA$#Swk$)g-E=_5i$c`o;k}W;+iEE`ZCaEQkU|V62oBSwZ=^Vm*)=*Yib1VKiD*3Fi zEVJgCtR%7Cg?j>K8i;*2?5B6Uu>?O8v%Fv(*8^Ln_q3YuuB#Kzbke`q7^io~v9vyy zvzl-{9zl(&|I1l-ED3nz;PJCT<#%_3r+=PVifg%<;T&eYN|M?B)nAIZ2qMC)Cet*} zUwF}tK?oF0M&T6-fEF=rAL2&sM>9+IbyR1vv`hS9%^rP;7Id&|26#`D;I(!JEFDRCB=HI{75nAo3nlDpx~ zn)jLX89(bKb`hge5bnYhKd;;KQc71F#>hRYtGm_CWQxyfD`&Mpvd(7*1fGB?$ylEq z5#iA@BmnPp2PJ!K_Co?ax@(dEKRYJbqq8S~{oN509zU}LkcBy>cle%tIef4DLrEWa zJx}bQ#zopQsI4agR`8?+j76d}Swo^IOq;M#5rT~3kQJ#yHE5i5Xo4ug6WUX?l@P+s9hJ|vxF22#9pL_Z67W|{*v_T(*4wD&Z<#N38j z_f>B=G1lzmNi}e!EzHYuw9JsjpGlF-F@7rs?>pP@ufokQGj)H6Q(e)!-r1@h?!`TR z-V_QxAeW~jZ*94hZ%Boy54!P|^2#$cva5q15V=#tt?{XCt2)jPXg&dVrwV%d0VdTb z@BxWD^;|a~g=PM%B>@%n0XH{FUVDB9>gVH{(2yn*@O0`+cb5S0!P<`|MDUpE6Ss3D zPU%a)5^0X4^Y33v8wD+ncj`$j>+39Lp(R?(5VW2(aq9`Nj8st)KtrprhEWm9D3G91 zRA3}eMZIpB#JcW?Jk7uBuk=&;YL=N#c^!@BvmK{yr{tJFqiEXtpfbZKeqW`UjjCEy z{JPQ$L;9XX8CBZj`tc{KKlJR8{$V_;uIJKUdXn*sD%HbH93eQDJq}8TnUF zuX(k1XAC?~uY;XTuj$nNn+n z=hAG?*U1Csw04G;pHIgg0(&guFPOAyil-iH7TMwSOEw|VvCi{e+>lW8kv6V%7lOXYTD$A9VxPxrogM4=&?ouziG<9+f3t8 z`|>%W#qj*eg>7IouJ(|{rA2jf<4ODZk^XCz`M=ck$-+yGO$qWY;0e#I7!? zhn}pfMrMPbSv|9Ck+@_*xGXS>c4=owox~XjGjq71`X0l~+dLby*A|=G?PMXDY%ee5 z#&J1+<2kqA60K`2C;68JTE(`u#%*MqdpVmA)*JrWFd;oIneuJOjaq)m#W&IH?wK-H z)O)rpmsa<;R*(^9VI*5XCM@+sgYwAVA$Iy&Hg^U+7;Ua=d64D~_MLT6UyJj}i0M|l zjD^u&cB?1eRo{31=G7duR*5)RM8qp9Qp1ULRYW4tje03!(Nk=CkRk;=+^Xkgx6gA~ z7n%uH!3_M1vo;XW4RK3ImFm|S-@TWZs%{l&y1{zcR=uVX=uMvTbW z%cF!3(+p={UuAXz?iET>} zaIBW#?5Hl5-0~R?B-*G*nH>nQQ7I)l5LlyAigh66MM4VdKq`uel+}S25l|_`fkm1# z3`q5a93|QiE3-JKj#gPPQx+H0bt>z=$l?Mz&t;tfSzN&PS=L>RRRwIU#ocvSWx%Cd zTwRw{)=Y=R1*XQNmv8P|T>F1J>j08aM8$!0)NOXPP8>)NUbip#*;M%K$n7!>UeH%x znpmBh6t!PKSYMjo&o)~~N^x^8>9-D(tL<)Aq;b_B7%rk=KK*y8_Rk>GPm&qg=KQ`2 z53Kk`e(YWI<41Id2uZvk!1{_<9KKS%U-k9c*Bd*D41_ZWt+faNXaJq#cj%f9+iTf zE53ETGD)P1wr?wG&fq-9m!JGh8q;sL%RLDkSpG6SU{2_XbJ;AC)~$3WFzqEm-c=J! z|L(HsmzC4pphJDOEC`L7&>})5Gbw9DkMQOJfGe5uciXq=AE!hE!b3J@Na{+IsHuCY3?k_= zWA;|W?f+j71BOL>{-J=MbGjPwzT!8#`_e}0!xpOxm=yZj-jIB0=8;MHj|YXgW$37K zto}8gLloIEL*!QNT~G0bL6EF3;8gt+^V?cg)-w!c?O@?mS>V=CC3-S@?UO35C$iVF zsqK0ydruaxT|{N;$?Ua^s=J=bUdgJp>#FRX%)NF-_{pQPWL9Il@N!C8W3cdKD!s;F z;mK5sjljZ_sW%&eg_B*^9D#+CU3VUVg_B(uAc2J@Q*S^G3q)%Sj^WquAgS`i;=&Kh zLnM80F7y&zcD$_5FZvP$+-<*_$ky9@f9p;XaQE{eTOaZk(@!q-mfo^BzU^|AxqjXB z#3L}vG8#+%B-;+#%Y;hzKygjH?CHH>MAtP@P>EJ!8!-x8kz)WQpcqCrUS6&1lk>uj z>zjQv*WokrZAZ1_R&Jg10*h-Ba~A&XKe1Ze17d63NG0Ix=vlj6ct0`I|K9R(0n+FZ zJ<+fR`0r&&l3+`kyS>k}DrJ86mhp6yVN3i<mZ{xJ*Z zt55d%6*s$E%^qztD04LMC8?==RfKHJsI-+eO)MP@OIyi}y&yxSCR&{`ZpQaCjfj5b z=7(gvcY`RI%#e*Uz-uLx+`>UtcMPQZy;Qo@s_Rwhs)nHwd|(F@GhC3sl~SnIM2FAD{-F0k;jR4?lV3oeWBvPG~n3C zAEG5o26ck8{o$C_o)=z*YgvC?cw?`rbl@g`tSoJ&3Bj%Ya%9?;Q8BpNp9)T&;W4N2^56T*OekENS&{hLMe!u zugX#gBvZl4UMR&lkVmt;Nh3hy1j;6nL?;+<79^;_$g?;>rHllN6I48i5IDj5vopL1 z^;#T61gTPs1ByZ`g*XsMv{|Y^RBC2nR_N65zPv?>g1Vvr+rE_)*A_GZ3Nlt}Yn+5s zH1LP$l<&So`6>b+6I9N*lw2}gIUm8KQz*z7kw>TAjZ)IfHPG z4s}mtRb__h{oP`zx_Gp_Wq=z#4&7c1~aJF4Q0C zzuijEl2_Jy*pXREgO}LlFj%d>N34{YAyR#~xo(PZ;U>4)9m?{_46JzOsHGMomdh5o z)4NYaWnGy`i>0=BhX|U>3=jGChld_V6F;o=sE1vQIYHBqBmNBM7I;4GyiCL z#e`|&_TyZ)pq>6eqXQ5mEApyU^jABuAM*~IKEm?&yp-vYLQMj`Wa4(XM9=&OFE+RJ z1&^lxwn8B4Xh#!}X-6hKSumZ)jk)Y#T@=Q*~&?_OwIoOJvW z;GY12oE_B4!w6_;W}&sEM1(aEYHM_Aun}ml^muvT_t+C!eTsl(l)uv7Vg%u$HH`%i z-Vd+#Mc)df%KXXi9bUM^-V@{GLM+Wjel5wUf&`u;Q0Nh_@n`~>+*&W(Xr#>l{q*V_ zS6;W0L-}*PrdlRRdqTE?NRE^56h8^HFL88ve^EWMm+TJrDBn)}b{XnM{nYdZ(i!hA z!%1w`(|?n;S0mei1oAWc+2EQ(rijQ&X3Xk{d&Z=0r{V2$aIH>i4iKtKDeV7L5piaY z-P*=#oHn0E^X83_3LS7v;~!%H^s!RJ0@-#P_ZM<}XgR7llehju8Q;nKsX!_r~{Hr=p(# z0%Qh)u0i}4cg?{siQ~N==-g_Z?VEkI(SIAK2V*YN%LAAM3e6@EiRvV@*I=8{p)&c% z1h~>80hIx$1E61KRbwz=+Omt2T5#b6h*{>^85Vs&D8+uGbL^+Rlj{{mDABm_CNcN-fk{*)}yeMb9T#*5V}eL0<94#d42E3`a#2AX`W-ldnRqVlHa7} zeG)f=h-j)}jrTEu-XLw7LSqEH@5F*gt4Ji@$K`iKh!8+eJ*76ClTyJ&Jpu_#P@C#jQJvn3~ZDB+}EZ23gPjMn5`8k?XYPt$<|Vdfc_Hm+=`z{R z1pHZ@Dqa1ED2N4xs22nxUJSrPKsZS;%v2dk*2yRl%v)c-jfq1~3ppVHj{L#wO3A?? z!pRJFacLQ^&T(!al%G(HkA<4GV^xk zF%-CFM8!)EKx$zjQ7+8nmAFJH!GV6}@Q8;TH(R~!(?cWG@*)HQnNr+zy|3)_O0{FL z+poclAR|!qGN&h2m;>H;s%*YdFaArIy_ofh^%#k| zs~49Wyr8NwBWK^a;)qnY%naI9t}``>GXYh_6d3EbkM|Gf$;e;baET z_0;Mq^@Q~`C6#etThrJz3_Ar#2`$QW5tPJ5KCKR^M-Bht`E7@3Eb}p}NQI885{eOe zpL;%8P~h+&t1L$7eaxwO{B`FUk@J$DPy-$FkgGsu0I*66Xke{GauW%8?iJO>WV~bu zRu<-jrH45)-F~heRtmBQgwJtCN+DOJ#40RjOyJp~yC7RYsvW66JT2U`UuPP!vNFS1 zcezzDCogemo=pDQO}mpH$^RSr_mq>MAk2VMI*xn z#J75^&pmn-{So=K>2_GN8}lzOxsC`LD?L^VJM)D%ozH#t{7Od1EQo9a0>ij$_C1>H zE(TY6qLDyF0{3f*7?W0ToH3ZJ6XE~oKpIBp6y}jkHro)gEo2hA2@RA2$RqX-5zdq~ z_bd+QRUxH!AoCj5Ge2#;V3)q)%OwdYW+#hBFcP>W+kuE!+JZd0+@QC5w+lRe<%Zdm zjZh%&j@Wz`eg4@MOM&}RlW5Yu?irIBvI?ZMk!lT3O$&uIlh0}M@;+UhExH?nv5Eus z2l2NByjb{%9`pgO@3c7sidQmfJly|0m5RbLBSr7)Z%do0z9;}@fayxHF*)7x+)==0 zNdHTUg1TdKcgiea2MuV<-6*;Q6;na+a->zX7CXyCL~~SZUG=cMhTJH2%>=3TAdKHp zzJ((u<4S@70A^8*6$=oIqEuxlVJ2$M2_Wd-_M?p1*C5?@KhK#F2$C7Pt00{NfX|xz zG*3EMm+w=N?63pfS+&pu1X$ccyps#-B`yeyZo|KEz&*QjsJXpO#$&~QMHS99xIHSW z#CZq`LN`v8yKZ9K(GzQWcTAa40d|>P#ILLBb}2;)vJ1reJ82{{Aay1GZgQ6$$N6hB zHA!We5w$Cn)^7yQ*c&7_OPd+Y>*0+4!xKi}MFAjoF=q!Qu^_mBJv0pSCniiOlOz!I zM>5Ug^9PPD9aP_BT8{<}qMnvjW=s(F&yQ&$!zXbJWAIR;mH;_vDgZI#yJ zOXE!!$~Jo0dIS(70PnI|8vOi~;9nAl?cW-_^M!}%#A!4pkSI#vUBGy8yqtmt(kaL$ zko`=u%51dXF>0={ba~=T)LyJu^ocLixmWv%T-DBXbFEw0P~}iN0>-?w2vrM zW5+`h*kKl7qX-Z=nrd=Bro*?c4Xm=zv{zZ)UqAPsYrm|v^Js7e-+@r+M{f=lUyo?q zuRr7yp?_C^FiAFnRE}Q4a?7vsUmy0AUP~fsza8qIg;P~Sl0Z-pYyT{H$P~h42C%<~ zLKo%`=yQPf9(v!BSx5m{bK7e;uNhPQlKVQWx!$#Wg&88hm)F&U3SXEi#DS3se)br^ z#giN4Ei4PwGji#t(`rr$UoZmJN72*QL}j!hVF^ZQ{qb40T)cQ?zppC=a>*7TV7hmi zg$um{!mrU2`a8YGI)YM22`qsiuLv3isaw{X^+L-*DwZ{9{m`fR310O?-DHL|y(b1(>!>iyn7Wq(4XJSw>XQIWWqH66L1l`p zajB4Ha+I1iE9%UpFNZ~+HLCWS1F_Eq=|@YDsFx!Z)KH)E0lP>lBxZo|UW)%Yq|=3l z%ds5cRW*(v9u0bi#-SI!Y}WN2*xT6GCM{~yl1w0F?`L|hhWX{Jf76Ra`7=W9C9n8A zdZNk|BVT*UE)1YH+JR7-N^C#`%JT&g^p&F?NXgg9XU1)&htkbias^V2Nk);>-i`D4 z2wlKv;y{*JjH}(T`!ujCN7KB>(ukE!!N!wi3w8ujbJe8)3spvI0nPN3tOFBM}>r(2Y$0UDNeH`#D=h z5E4Sr@rZc!1W$NRj%e1FbMJlsd`vUVK<2v)6Yz8nEj5i9Igv-?R!yoZrzjA{eZ`O3 z=tHj~vkDLF0h8WGlj8hV+5)LGwD98nS6k;`-bZJxigTgzBXj z36Ajm9prl;7N1x`^Rt(zVplmTKNhMW&wwK1%$L?fzE|^;d@3J+T1yw5#~IX)$zkRW zubEC>h$VObKm1_Z$nA||!gm>?|yE(GVi6$Y*6sQa~2G!Mnp$^>;R%hW! zIJ+b7b^iM>GDH9~BTz;M0DA}PnaMhH^?$@VE!;d!!m(JpDHZr}YmW+;+5fpY`z<*Wk>kPOmRf3x1ey4}}d7&gk3L&t$5E0k}eZH<+ckA;mkRw!>;#&4`BXW83v zR8qU7VHQYBY|Ih>!Ug~|BVa^k0QU}iyYAlK%zJyccQbP>cg(W8-I>|4Ws=KF#*|yO zd>&#v74iU&(ImzPh?inn@2yQK+KP zr_t4E=fAyI!N~zU2uWqq$LZ+#GZfvaARhFd?x&idJ94CiQHeGb$1~&Vxx6}d_AU`R zN-6_AP9ndA4mCARRX!~OiZP*v#>$BIk)~zsrrt55V1@sVCd&E4tKM5S;*-8_J8I}C zD4-(82i|!>ml#pkg+y*3i-uI4RO{FB`zsv;lggMxlLn(GIW!?jWhue8fPAx+;RGk2 zi%iZ20Gw185<~A=dddj@ksU}#guS!cCElxe+|wmg#-Yt;Ui;Xg9folB+f(06?4I@s z>H!5Lm7TeIp=={{$S3Er0ZT$;<9x`*lLN`$_nD15ax{H6++{3$Eo2V{yIybT47Br7 z#@=aI+;a(zG_u!XuH5xN-y;>keo>B9>8bh>)g zy0$A9HK$tuVzx@Qir3;xT~F7xYv|m#*jS9qn9Hr%ZrgDAFjq8!nD%M}?>bj1_n&rVGnq?mN9r=lvf;;LMmWxRQol+d$aU)Auk|C?I;*bi4zY`Mn1cP$ z7>2f2zAhxeObA}CHtnHo-c+6}>dzSIUzGnlvdw)Zo;bpeZvTDZ`a!}K^aP5oD?6&` z8EPcJwx$H|xGk&-fN-joR5WF9GYQ1QT90tvjkm(MV`v{BJZ58+grAAIeU?S?ybSSd zR^7#1*4-Yr_Yhmni!7X%=>%Af>%DKXvH4mbyORdux{H<&U2zY0_K+Q=aw#H`| zJ1erJAogUk)j()za%I9zRw02qnmWz&j^e#f7r;BhyLo-FI)U9YQoUDrb+N^|r7L?b zZ<%J$)z)?CKxeynvL5lIykdV}1hE8k>1xc|G?&>@yEfh1mE@%v!9=e(egrD8)C6a^ zzzLR~(XcVLB&5Q=3~UBv)Qde)Lq*aJKPn9S;-omFG6nNZH7I3`m=OXiGjbCf2(N+w zM#gradNKoHjt>_eIYi!8#$9UPURF!d=CWc1WkpqACC}MON2Q>tsPd%BF^g_TJ8JFD z3=C%sJEWQ!4sKHFaB(zOgQ6-k-891jelwF_RhIwCWz19*l{Nsf-wQ_%;N?VB*-vBD zz<8^|wE=_JP*Du55XA(+Ak1*)?Vc(D8T!fy|<=@uIK)1 zd|Rzn`|LrV{+vE^BxT*%;T8mX|P%I={%8WHds zQ#_XyV^Q|_zmwCuiCepV^PKC~Mlv7;@*@ytDzd!>{#d;4fYVTv2;{!mHO9sAyeF-`&kHFKOw7tBojizX zIG1U2#w{;MW1iRM@=lnjkodBrnI&3=zTz-xUcA z_q3o>;_bgI@n4ItleuDB=jbi@RRLQoOI5YB{FB;rzMY{t5USfzKgL9yRPW2xb|?}s z21LYe8)Pv6SP2&c*ANAO4EFb1$}>h7cMa(X9r>P?0k;2U!)seU#RramHneAfeJ{FP zPnNkfSV8D~S4+K~sEw~3d(uH=G|Wj;aOGT#4+IrN;v-R3)=UGfWgm81{9+Db9aiXX!DgbOhZ&PIxeBhO{6DlkHS}(N1*w!(p2=WxyJbn%Qr|n1M>>pv-5cy%en?VxF)Jd!| zoD8x%*QPY%kig@naT=vk_)o+-Jj$XBoV+2#)GU(?-z+c-S~u<{VAZ;tli?tWeY@(<*^{()@S6GfxB9q3o?-|IghU+~V!l{RZ`^=F za3eWXR}bzGucfpK7y%ep#QQj=NQMcn5v3W%xzgs4BXN$G{p?Zf)w}PlVpae$I!)*qt=bVq(3b#2!4vP9o~uW%R_E2%M@=sQf>YN$*=MI++s_8k zbW{I6Y5oc6F}5M0b_>dTctRbvmp)b1F@&&}#T5w9Vqy`)2|FHmmCB&02{5$n*%xs} zSyyzxQJRUynrxGAj6hTajS?G)Ez}-1t{%hFMA1g0G1{>IwzFRh@cpaKPBOyxug&gH z(rX8`z=1un>i|VSy1%!c`nJ?QCaDI-dwIf?Tp3zxWEWbdh}HKi?QGkJLsO8O zsUi%%kZ%z8QNmDzlRZ&UQzgI-;)!u(6bWTe9ZV1C=huS7Qj^Cizdvml+4cwRIM46? z8?OCm@sB!KLM*eR$-RQCH~^K=SefJC)P`ltwlTI^A^#h};BVt`%WT4tQX4h(0z4(w zwD!mTDkH)HsCN?Ues2>hN$-pZ%&ZfW8-@(Oj3{YI13lxr5lT)r5b~{ zFbX`AJabRK^*p~>uaxQJf(Lmdf!<3_@1aRWMC*DI#mcPa1Qii_DkU76$$0h>Ss}6& zR*J^vOT-R$Rw?BC+xA9r6sMg~TI=jymEl~M0Q5u~B)1JCCX+NsBwIl;+!QlAZ9oVT zqK!yp6K!J}U~0LGAbuvv!yJaH-Wl`e7O zM$%Ixn9r;kr}JKsWcz(F&yQId({)1f+5X8b;|s}T7m~^5kPJ7$%nlpVw?r=_Or5Um z`%GCqpE0Xvhb6Sx2mW>H@~=~if2|FTv`&%BKlo6e2qHirghe#mEE6SGj`k-$0cvD~f;l-t_rK)D!4b4ML^|&oWpaRDTJMG9!7 z&HqN?82jMEs%rk6C}CiUKi$l?XH^t)etgP5r5~VcRH2!){=|55K6E^WGumZFT}F%r zcc>X<2E*NFTzH^w@SZtFbp7DlNBHupqw2gL1I*!FHFQcB`|?vLe!zuekM17Xz2q;V zdGBi4o$>XLg;4qa;G6l4j(ORayHmFeIO4~(fBj_Ozv}u z%VE%Nrg+dAu7%0p$E`PUZbaZ)4Xfqr%C5SMzP+!1>xkd$_`Isa!^lD677~0KUf+M_ zveWfdNI#4Doq3y;C`5cu*{p0o0gjMY+|MQyJ6iVC{ZIT(@Kf-{{nGzsz+XL9^$(1{ zxx3qr*#6)3TxkchOuzd>zoYLPVA|o~)`S$6V|w4RPmA{MMD8`&ca;tHIl6OE-|?`= zLkGhwXleTo6F&Ls8%Qm`iu8M4qQO+=mj2+*Z^jQ%AderVK?@tg-lBJoK^lCB`iM#G z(R+8JE_Sq_LZ6O z%Y1HH3C6O9+PPP%PCnp+dFaekH(+}!ex>*e7z!OPekfsUx)G;NSmG@UI254OSOYr( zfEYiXti|}Tqm;&uIaeugrUS7be%^HJY?@C2nudM;x7IVeK26_XW0XV(qQb%s5AdJF zAc{D0+cpXUR-fp3xZQ=ldhdW-ID2DBDukGK0OoWx+tmv(VaJy{xR+M{Qd4$LUZB7C z8h@AZC)9n+5PksM#Ka-2KVVn4P(m@>@p6~jstdIxx!|70tp3ToqBTeGQheU;0rR(Bof`0{rRS!*G2lf3w4Zi=-7>=x>M%@~!6 zn4iI^E{P^sww{jaHR{_~O9-r064i}NNV?a4EF^+2^>mtp4(d6of>bx>E>3x%)9FII}ys|#d zJGfxePKl@xsSNifguB-Gr;{_hNKX9rVcG7t)p^8a#PdrpSHFDNndESxM1V)KF!CbW@v(o`C$i}yw=_hY#ruXDdEToX<76Zi-q`|G3htWo>(VP7!3*SUmCOu>!lX$y z_It-`y=*Vx{rxe4{z)9&HU>;N#D&^D`@Tz@Tx^y&;MY&I5TEp94^PyWpK4`Iu_vzX0% zo}kh#7c1W_YUa2+r7h9pPL5g08{1v0e~Xz)I&v#YSa~TkyNw@&$(fTU-XzCY{F`Q_ zXxe;AgHo*!y!&}dioyea5+3dm>A`oVeT_H1lk%1iH&(gW&Pr9z>FlvaztcaRiD%#^UaCepO`Cc?nyRjnMU&{AoUQ5geP>s8)Echy ze8p#FSJDeS%pLPmVk!g4%zesL^-E+OV&=M^kx5oko_(0CA-Tx!%rQZDIm8o^_V?^` zFAPe`SLreN@n!H=m&ISDv5xY%&)L(uKl0RPH!QuS5Pl|KZW#5Ij~He|`@YYT5GInV z=$Cuy^UW_0tC?0^c5zP2xy7AJPZ;&1GjD`gPfJ@1AuXtz{5qz4?P9HadE9Jrzlx=I z{hd`M^u;z7?;!U^)@vigM6q2og3=s(!RfQZ4@>nGw(uXG5MQ|cHDzW7jJqlR64n#C zfT)`;_oGoh{-#{va(POBSCVU<>HVoGON@6zx$K^ruxxMMcS?bYN_M^++wDw;>_Cb} z5-xv|ze3=)Igt2h3$*n;GuRpqNR)AK{?h$1guRBBsaC>aZ$9bxC*k@zW|26k%JH-3f=L)~MnZ9fsC1x^$ z%Yt&cX*l@D7QqOVJSOi_E z0q?ecBN;m^TbatbU4qI0TH~?^>2S}~dxlN+b=3MVpZ&G!mzIzt6MQjhinKUly_prW zi2RjVl5#ut3va{WK+Pe!3~BzXjJ~2_a~^3quZ-tAb3Wws@!7SxIm}Nsoot4DOdrhD z!%+TQ!lg|HS&=5Wn>@BSdq|?j+Sq$d?PR<9ik@i>>}#GZt@u4f@3pGjb#E-&pM{N6 z(1o5}_tbQ~_##6mBe&LPk|Y#$Cd);J$zRu;-1oeUo0)$Vz9xe{@%__Vd*qzbf|~rW zNxp2d@{Zx^sGs_rajd|_&+wm`_o{R2rB}WX)(NCH%B-Eo2PL7hD)SV+q%*PQ=PqGh z@Ou%_k=`sn3+1rzxvv zG$z{YUxzH2>UP3rPFJbTW_1L=o@(buea(`tg8moMdM)2jm3%jU|NQMdiYC1CZi~Rj zJVyVWWJ&MwRT$~70vAx`r!i<@c}hj74#KfW^;aNxvh99*_ihxGsE~aq0yEF3W+0Jr zUJ6jTIMJX$CinavH{F~%3P5xII{qG%a^t8(m6Sept1l=aNso=~X7K_g3 zPvI>`q^wRx!*LAm$ztpK)GToBQA zfLxKv&k^dkXm>=bNo9T~tMoCpy5_se#*x6?RB(pGh*Z4Z-1HjU6zz;@m#N$-5SHz3 zrqlJIUaW`%bIB}^a;XjlE3+V#G8h2Bs-C#N?A7MtfldNM)^&=g37{dY*T!XnQ#1fs z&nUoLICmK76#IAmxa%#OMW*`Y4h{haAhNai*r z_-YG3EoI?Hx=(7#UAjdTcTPt|K}iR|d(6uU%D9Q!&Av`lbvMJoEFBFrU;NZ(Tj7sLr;YYEavg68_K#L(>gu`AJK`R(y)tE_GgjcCCE{BcE`Vpk>nnf?0QF!4 z4@O%=1lNLqX95K%>jo=_6u;fYZ(demlz}w$!-xLkwA{q4Iqlm#4m7rHo@8-gX{zWd zwCUw`OeOGqNzl_J2~@(GFe>7jHC0WK&Xw1wv;1}s);q0oMPE@>9PSFcDg)?DA)536Y=d$zuqh3| za7kSSW{Fi26GW|kywmkNqq$ts(Jj>S0`4j!Bt@h)^HKDnD}=)G3~$PH^{&Rc8)|Nh zcg+?!xovqt$dB>H7byJow}J4PH|+~4vK{=)NWe{SR~Z*E%*{gXgT(*pM~AANr>W=9s^uH9zB000zNSWh{QGT4a+xKd(#UU$)bHS|;2aV_M!o&KcW-ZD9ci6=2m31+>{y3-K^!Z?nyiQ3$!qAQ zPp{EgQx{k+b)&&a& zq8wxasPHNw4#XIU05zNo2ZmcXfqvpsoPhUjnRPdhZyT;Roax*O>jO}K2Fe6}N@H&6 z5L&_fj34PDsC-Si|2SciGv?uQt8$vyEXNG-1gQq}i`2j1Nwz{UIET9j;USFZQmZ$f zt)`R5Kb&6s;r@=JHA!6=))Y2PT@^%Sh;k&dzm1co$n&mQDjVm>PtBlTy?2jD+TyQg zyThJa%8*Lh`H!|SRo^c-g73{$NWK}3&0cEfd5Fu(wHv+=yr1*`lIiXFFOd4Qx){oE zMcM)<+W=K=TH^()KKF;=#`Tq@YP|KttKVr`H%&$m)>e>q`yxkhzKw8ytQH$Rio-*& zPAUXMlc)d!F2J3#Y_Y1Is!74hi3)+RIOid&qe;=HoX&|6l>vz$v=MLMIr>)3bBfrx z8IlN68rIK1d`4W9e64%RVJlbKP$DH3`l^ec$!peIcwWIagFAWN#kv!wg!=2*o4YW}Me&B<{>+@D@H#Bt=^ z1Nm0QeLVPt?=Ze;dYjF>jdZ@1H2ZJCas-zGwaJsvD zq`VS%7-KZ1Jc?U3(<8~_a`{}Q0FJ}jq1BE1qcOavc$bg$<=vGX0i_&vI<*-gC|5ue zp2u57*(KJU;bFlk18VQ}ct~l^CPF7S- z+9~_@KyZ;}b=9YHUyT2xeL#16cIw|tM;bv~sSJP=!`l4u-?*UekHball@YtcqFLII zufw3R{E-<_l$bONP(Gbj3fvUAmcpPyah4PX8B@er(i3eoIyH8Un#TFyi0sAeX+3a| z_4F9eH^{CA-@^&=aE^y`hmdJZB`o;8!;#S{^po6@ny)VPuAo7xgc8ne>Hj0i(Z+}m zad4@#SJKWq5;)2bQjl#xClG(q;M`A5Pk1UR{k18Uwy)mfh*p!zHkDOV`%MYDfuq=~ z!-OvhoxkS9vTAF33qo4<@0#@y{MWYQC3|L^a(HGytnp~9WD+6=sk#FqMb?5JgA!k;=YF+zH)iz&Gcc_$GW4?9}YrFe9jq`eKb|6shP!dDw4+HL-^{gDk1>iF##- zXk^B7Ywh=W!a#>YK+{NNqA8~~zVB%Yq78j%nz(3V=b80r*nmoHp1Ia#kXbWt5U#u( zs?t=#mE;CL4uxaqp4DZ@y|=r>Fp<%6tVor$utB$4crF!lGS5^a8UVKuWi<@kt9|rx zW(-3A4OnfnVEUjw{H%2)U2KnmEm2tVaKp$cG3%Z+f%HTVN1AsYlTqiXkay=}^LV^HJ6+uPK8WEKh;5dN?xO3jN2AM2v zDUQ9)?ZJs;vV$-i|2(<8mT7Rx9W5_*W@k zQ_M?ircu5-G9WRtXczq=_YlVpTvc}dr;fT3A#1XhVUO zv@t?U+GtfJoewO)y?4{}TU|2Nt^@bEhY*W!WjHrU$i4Ro3ID&=^^m()MZG*7*fQj- zr9^P+l>v{L1OXAM{!WqR9&tA%rXAh?USeklNgae#nCYL+({k zmjgHBnX}YHU=u1S1R+`hQv_0*#XY&Qnu7u6lJyI?oU)l3kiMR)w+m)S(R6|l%7{Uc zZAesQgB+hTX(_Dzv#~J+%9R?3VHaurbX%_SYAF7z2#;4qvHu{!4~%6rxlC{zo7#ND z0Uk}Xxi2hVkMK8FHs7U7IrZvQ#o0eFaH~RnGtVhTk#?Fcwmwiz3RDoB<$zdLMIzNi zM^TyPnsN8@J7jmY#TtivFhSi~ySR_yt;!?!S<5?m9wf3dT9vgSfR$iY0X+q^L`^?! zOMep$XS>M)zha*Gd;5GJ{%xFBp_66Du3Ku|M zSAu$2ehkV8_S!=V-o^wogix9`;fscG%Z!@sufEd#?a$QrbA>V>bgumO$(g&XR$M`y z%vl2UZAfinVJ9{w#E2UW_EVU&hLI{+|dN+6qK9Csk zw8ZIXS@d1{y9Cs?G5~t9r`ddgm&HaHnpFQMq-75TZyN#A)QXL)iN0X%(E9^2)+#6) zi;m;>WW4`Q zcfKrzENeEtd7#ZhYYFeF=O)I&`D@(marX=ms;)(=QB|Hv9G4&=w~dkFZsX*9Pr*o2 zYi8}6;OQ?mT`O1F%`b9Do4<9l$?4mxd0IAR1VHmVXNpz}NQPwy)OmG*62M7CW;h-8 zVtVb0#~j!=xTXD{LNvmO0cDq!asiD${?F-J7L>o-uXakd( z+6WUQ_dRJMqM9(OtFgE;Wtmb#wgoF{s3vt_6A_+i$ou%^;E3J6?+apTQW-QU(FO@T zHljj_4QUFZjcIwJumiT*g#WuQG{Lsv(Ee@mt4R6qBRpj)FY*K)U zYQ_HBkb`d$ zw(+q3ZHTnL4JhxoQ1>WEtc+w_8xrhLG0jV~G*3)zJEj+v^z!Sjsh-DJn)smimtIq( zSB6ua8}u3Ctat1mZ=*@?>B6kEzFBGChIBU0B?nJN?EoGc4^CNfPD z*cA2xOyWv$#ohO(cKcuVIQ}XpS$-3-GoN2N`j(bI|J<-e#t~ymH7m$O8;$H-TyTyE zQyV@+2N1}sbK;6nR?mA+#P72riD>$O--e^U9n|f&uQMb1!DsK~FA!|sx$wZ#r?7d& zzXjSMh(j3=tz6hD$$dFK2(ufJl6GL$@JW1SFLp*X_&*V_I=xZgAaU1{Q~#5JN;ph} zE-j}%{U^ue%H7dSe(CpSy#21Pl9n8o%9!cyYUHq?G*HiN)mq0uw_3430X73bi)bYe z8~tOS1vAD2m(vhFe%cL~QVa95$go6EIBgQNPa6gC#svM_qJZ0I$it%D+Hesh+5l)J zZG_Yk8&C33A?8f94QMW-B1gG4_WSclF3BACL*f=I6BR@ok;rJHNRYMRv?731i8euM zP#fm*+IXBKH~qdI`_irVrG1z7U)q;@5D)_Z1OP)*MI--?_5P4KKIY>A8O0SKUS?i+k001)pG&2BT4pzJSZFk?U+ilu) zw9UzKn>Nn1bU0(}vJ@j*b!3_(As|Q)U_t?AaWH+Tu_Az9Y}XE=Y94oMwf)8FKy@hYudjH>@;d@4N6rJTEhy>axR=n0HPB` zGk~YWIdONID;9UBmJ0$y0ig)#rz(YKRoK;ZGuSm$P8jvh<-btStLHk`lWs*xX3;38 zpu2J*C;Y-1bJpWxoFz0ES_*+01;=V(3+>jbq?Wt?s)U`m3ocVlaA~ z+op1R%Lo2^A6lvy)9p78x>C!X2 z1K(z_&k@|)6g5ZJ!B|HhX|{cpL*NTghVEoDhJWhUAc9Dw5^hh41dSd-sheEBQJ7lV zVTtNUGfjHAnlVArM;L7kc!}UxGwpD6jAllznY=`5R)kZ`r#gRmd6K53;gNHz zW%K&A#J5UOi!#k?4;A!FvAutu_MM+G3elY$T^ug9=Vp9f%Cx-BYWH_FUPrZgY>9Q` zv*+qo$fHW^ z<}gzqtk!+rolcLN)2U&zFZE@jz->)OxmEeu2JL`;)6E+PtE0&bGh>CliA3i$Yy0~9 znTF-N`oL@OKW4p4zuUq^_M`XkZjs_6o-B=egiAGI6J!V)xT-x4m{kHe6;x-Wt1fN{ zY~jR_ID6q#78}jabZ40p|EaUSk2Ow8vT(E?k3ICtUj4Y@y0O0Z%lUuKq46K^6S04~v;yIVELuzV<3#8~%0=-x%hDkF0S^7sPWW%s?uKxTwGO?&jW(T5k(+&~ zA`t*T#2EO8Qm&5L&i5cDD(a~nJVq+MdF&pp8~9kq8?S?|JmPX#9T&Alm;7GgnI^_z zzrz%B=JGge#-Vv!*w(4l9;2)2QR~OZYi*AjF;O*0L%MY|%40sQpQ_Vy^vkL{_}sas zjQeVtdyLrDbxNmebFlX}*%`^1yQ)fL081WU0x)=t*yiObBd-3dryb?>P)pR~oH;}kOmxE*```-U#E;~2@hOhm&~cgK2q6h{=bqp?6wvW=%Ix|lcn zpPNw4&&|O)ja+nJI!+nPX~m<1 za4%A5So}XyC6M>zs6)GV>3IwpMMUT})Pf?qcv)mhWH$rzQA}78? z;#P7+pl9?kG8_m65oc=EqYR#lydFmx-q0Pj;cjqA$?J zq4#%*no>FvQ_l%tY~3bJiUdId?1h5XEGepq5c0FG$l>I!775RuDSY~=)(k&;H#wa< zDEtEAU%BMbe@fTz=%CjOQH@;(<<cFnjq((4Hp+#JJ2yg!Vr4tW1D0HR9EQ2DBJM&$KcC0T_9v z(jC`U!id-*erV>i$Yh74^_Xnz$fww_B4c9Wl~F^8C* z0#3Br#>YTsH9Xh8!|HpXmUJsbPb>~3%zpfXa?B}^u)CGsoxPzauZ3n%x`Y8-WEaCn7j7VsjL4a$BDb0L?GKpzKn*;>WY6F48C-Ue{BrFcZtVs#JeH`T2{Y|iEL&s$IQ$A z>t3H~p%%Zx8eBbd(ybQTlJg5G+`uSqlDX1@<$7LAq&$~A+ts#xaMKbTaj+&m9)8)&L!uKaS9zgJPkylJEZz5qLk_4Woj4L`Fnw;-epk&3EsmB0%T*Vs$_z~O+X^=+?!ljJ+NLW(9et5+8mFJ01t#S)jRblVc0=VG4*hJg7zrj zL>-Dx0+i8u_dSgS`mA)rN_^uXl^SRQ#VT=Ce=S}dv(p3XfUuglBE5P~4fR9*F6Qp} zEYG$tzNkXuYa`1(7NM+?w6FYK*D-8-kEmNc_oWf72#hGK29D%fgg$p}tMRCBKkALb zyJyl3-^DRiQTN+1f1dcX<-QT;61TIrQI=Ny<~l5Inxo9dIVKciE7OeSR$FHF(3{i5 zg>ES9^;GXqr$T?K6>?KOaQU~_)D*3p<)^#1y3 zr$Wk3snE026?&sDyItS%*;~t>{(M>9bw4$(2ljOO?(enKUT?B|X)fNCv@G|{?Td9Y z1LN6Dw0JAiS-hKR7w=`-v3zJ1Ul5L##NCeR(LYE(0{?}>(#qH%aa`cz3_R_HzSy$P6>6ssjpNTV?BkB4x z-wd6!GUL|Le2`2rb89m+bS4#j^Rri$$~1c#9c3W!IkwZSwo_Yy-I%r*P~_&%pESU6 zKkXU&nrG$m&$jOu*&|6$R;_}*Bn~}+-Cx-UAMC7qMrq>mVK>~;wLGw*kEt{R|F)J9 zo%~HJq*?ZPpZ^-e?&-jX3fklxSF&IUe!yFfnn9SBmiC54szV9pHnSq>)tq+o{N`{$e&u?T?HTsauD)500ouWHbSdh!+U`mF+%nM7 z3~n9Q8mV9N?d0#TopJl0#m~O`c$3Zx1E5sLZ`o_ij$;i|N?8_{dt=aRKiBcSJ5k$X zaha=T+?L^;Yc>j6edo3yQyWHJzU8KxdAn=W%Ba};=;sZ0oBNXa=1)R5@!?bGIcdTE z|IA#!^s9K^)$$sXHtYLbzDE?!z_cp8)Bk7MjL*x2Qbo~jd;Sy1Xn&gBtzYrKO8TLn z5BgV%j<^1=_vodY#CP}&6MO(Z74LNGX~SFzh_SdHY+K`D8Hd?&8%Ss6aPVpt;r7(! zdVi)qP=m^AbL`T*g9}ob?gsOTxblZ8a(naD<4+5C#5K@iI^Wu%<$H7d z{7XjPYhu3JmKXiWt6_UCRp7dM2_Kz1?@BzP_LVm<vDoe7f$Xy zxVle7wHCHjI-z7^i;f}%=l0jNKp*CYpne zFkD>dP%tlCtnDu902p;CT+kLUFI@k8O*uw>%XtPiC3X3t`i$j@8U9N9`sMT)%$2hg zb|EXUx+68bb~^ZE`ZrVsSHFxFK?U86vj$ekRAFMqy5~AmS|!43n@3f(pU2oSBuC|7+{!|S_5-H;r}iX|`Qs~@S#mb> z{$n*wNxA#(dgApy?R*Kta_6Jvuq$D=xG`lXV>bx5`IJ7lDZ<1&A_3I4b2(8hwN0`R z4(C%Pe&^g2l*BI@sT5u5SX5)&%3nB5lE^2QFUKWog{XM(A&m?{!aMtX9tXD^2?|<_Yt7 z{YrnhTgCu8t=<{!EUufGuAsgPaEpMy<<)8DuUnW8 z>ix@q;>*jfjh0}E#!PK4>X-g=`poZbaiGjc){@e4$_f;R*BJ(#hjOg&GwXUCUAnE8 zxvtq7%FJJeS8gv}b=`8~tn9bhfqq@bXKP(HyBTEljr-T&LgoL{+O{|pPrhb<>+Jew0K*or@kH0we|uP$!l})mw7=qszX5LbEcX% z)4I$-4YF~6FMsg_Spl25FVRDw#&Du{drg@KJmHt=+0w>E5Agii@$b1ZM`cznXKxj4 zp6nz^2-oNnp8jkQE2q2DgD2IaK=yBCb_n^`TShk7egW*=<&qC)N6X<3j-|x>OGz&H z%xy3p=y{8vQZsp5 zf55gu6F$BqTf>{BmpVE(J~b;#e`j-*?E7*#n6rv7kx6jEpW5ZH&dPCif6jJqC8O4wS!!q=&V_Z-O%gu ze5x5hs&)p*&Zzo#Ml#+kJ>#;9RXd>ZX9WyH_K?r!FP^y+Jbm)tj50c3(0*@dK%WPB z`JG7pA%ySXu;1cT61%0hFl^{|kUs>LVj!Nk z>ny{_*LGt5%ej7*xsuk+%X&gr-U{A=FUE(hXw;r>+lW>eHuP3NN8c|LJs;l6WY#BWjS z+fh+N835`jbmfk6#!cmp_YkS-;Zl6diC(;ALcFnSK(w;e$NoS&^6~~C@QC4Z-pgZ< z{HFX`w{sz%TkS^70)QY=E|P*i!!}}wgs;Ppfb#fn!tXm6zL>`eJ2cNXvk5;_$P@1& zB~iZ0NCYHG-$x=wbKG;tRb0OB7Z@FHNf)3m{*m$zujP_=I39PX!yudT*~5fbZUy-F zvgXu_{!`PH7um|?)V%~llPuuh>)?%?khFUj#T3qb(jjHn;9dt|L4A!QLnu>@M~oo9 zN^q^Mn=;=VK_EVaVtJ9+>vjFZR8bi7K3nZH;hLGZH)+9avs>AVarg37(f!ca%uc1G z#v9>>1srxOg}ooX4VV0?xf+9fE)W+Rb=Dpi+t_V#VvHLq9vwwI`bT?PwTcnBUsbI=& z!`HdeGMX0ORG_l9RIp~gRItjvi`(rD=NHV1$vu28)7*{wag6c;V`3NMGz<%73ua<+ zOweX<(~}80ugUY(OJ)N`kAESAKYNGyThGg}2#>HWGL?1NsQjU*{NbzGgMBQ`yT$f04G(C+L%*yisqJ z$+&kRj}^(mI?VBpu$9RTa6#Y1_WQidNpQ`#OH3rg+(yfrsMPC(;VMeAU4@qVBvWZI zB2IL4CBu(X@v2i)FNxt#3tMu`jB90+IgUra2`n7dZjkfEY$f(P*ml-mPRKz{a`LPQ zG>BRgWk_j>WQJoJpPQeWP||a9Si_|3NB`*R8&2*+VtN*%$qh1lVWnq@wGqypJKpC2 z!fS;agUO^ySF1`TCdhHa%t?OUsu&Z^4Uo|uW1n3@)Gx3Vh^TgDQ7wXfXWr4By3SaJ ztoHS)_9|uCtd7dZf&4A^v6YMh37=8#{W;{Jm;3zEafP7$Dae&%Rw@QXo)giYbLjqG z4emH%r(@D1`_w8+MOG8?^_CaCi#>`%$jFfu#)?umBP-@5g|%j6WRKKCid&aK1pmxyNRX~!M^yoMUadjNnr%M~&N^PL^nO z103b1M9g`)JtT|V5A4T=df&q3UPeIUmbl-w=Qg5+kw~wWcKlbv&fHrqJgF-2(5T1> zqw!NfbxFEJsK)xj6wrG)>^8Bfagjz~m>*1C>uY8s%4nV;8oO96*G4mYlUFM_kbN)>FL*0H1^0lw`l}i6qD>Bf_ZX+g|KRSWD{{FhJY>52) z|MUevL=?S^T{()dXhh`7$YeMA@^~*mjK(v?+epW!o~n9L4+Nne4P9426h2Tz(THiF z>ZeWE))Xp0*D-=H89^HK?jBj6II9`MxlzORJt(Uss{ZkuJ?<8%yq(*k^^K(`yq#B} z6gcEvehW6>%vyR-m z3I6STl?S{lOl55Z|B1kMJK7>;WqF<_5LGnQa|?zaz;RSng1|7#+MZxk@Bx2*jRxKX zc6Pkb8|Fh3o;TQP;L{p4N(AsGpan?%?6GoA+owY%a z5oW#sMRimaVIgWWriWF4g*5?KFsPLL(=$_(p!eT+Wdlf7uHmsNP-QMrMYDsARSldm z!UL9?^k5~6P4Yus{cAvvK{ctKq^7{Y=xGb6E1Qa%jc2M94%S1A8Xo9$DCo0i`|M@I z+1shAaU!<5Y6O~U4S)j*(E!&99JDlI!bovqSsV1&8W1iC$%-VN5>s;30qAKF(6B@m zi*l2NpK#e<4Aa!?Z|t&p0s9Id%C@j8%y|?bVG(IyXoN$SIfjq%<2%_2ZRBHT3ecLV zR=7tJY>Xr>P);TX&J!?5>LQb_#UwGf)4wXf3yL(Ty;vqX`lTU^0obAd4>c`Gt5(Ep z4{9S&J8Od;BniZT9x!@>o?)taa-3+l4r^7d3Sg)B?`byJ)m#n*3iWo1i+W4KyP}#* zN%xJ`Q}BTj2|Peq($z{-`K0i9|oCuS!V_-W?V%v`MUi{fw$vBYtpR}I=wa%BiGO!~k7PjO}@;Yo1w!(#)X)Ktkf-lz7lR>Uwr!FN>M z0a=EL)e!=OTRUtDY6$ybgvqtFoRX2@VgF?xw`);Y7C);T;1Fs2!|nJE`g`0V2(rSE|!GW}GC4S;^y91H@^< zZR9rDf-Y5ICLm&ZrvX+Qd7=r)+gs<7Jnw~oe(nF(j{r`l6Ew%X%?QR!-FG$u>au+# zR}Zj8uAQt4Au(wK0G3#j71aYdiiRsEp|Ax^z-_{o=i`B{j_K843R6H}2xw|3RnHT2 zqL0m zaql8)h^oac)_gPXpcm>XNDNGa>bh{6JrWi*>H&$>Gnyd)a6pg0g8Uxulh<-D+uX&k z4Zl8QN@s1#QZbsTq@L?oh%iZiCk@aL`wIB~v1&jp`d?H}yMv*H=fDGGyV4x7X;Uvqbf~c_F zQara@VsG;xNf2R^4`osfLfr8dHXwLZ1++Zzk`J7GF*C?&L6PpVT0 zz&!l%tg<4E>+sa`TR3B$|IeVbnK3RqUU#=quFbpR+(uzZOKrqu-5vQ1k~Q+!83?3A z`dh%tLD`B_(o4g=s16Jij1X=R4+-zY+z|;Twkap}k=Imm0&(mFAxIMz)1)4;Btm{0fqYq!C|34-jZNajrsPf9 zh;n6QG8=sbOkwrz8-YL^=__hrkD%di6h?WdrUI7)iPk6IC=fc_&GArpjCT)|-AeE$V?w}eBUVR89IMRx;e@AkJRh`p+%a|x9J54?Jh`!C>O1hs4jI$z z%$@ly1jZhJ?0d2h?8j&Rx09Kby#ID26=~SN&qA6I25BR~nqrUx{z-ni#r7vprUMAX z#1g%;Hj=wvmiUAtk~wQ(a&BUcM}Nv~y0{WLTD>@Nh#S^^KVLUsJkt=xL^3V2HWQ2f zr`U-dYtL^M0gdBpBRD901ii{o#hPUJ`>YozqcO|wKc^qcD6v%pcC$D}f|=Z6VA{{w zG0D!i5aPc(Faw5&LlH5YwX}FQ+rg!O8;;ePYeP3^1RHTxSryGx`3!Txnh#BEBa=MQ zI+%B0=+KI5BRM(MRqRj5-&p!YBicwu&X{z!GpcW5Z<+2yQfFF#L1fBjZS^M0 zR;HLjt48Z<FoisFAniV+eQ}+enmz;G2Stgz~VSQG48ano|%F zp_#S3c%aqafQ}u!c@S?>Mw?B?YQ75 zC%`13HTD|J+up(`#`f-?6|J*Yn-ob*)zjqEKnd7`-W8r*6K#Q6sIv;*WINOCHn4i> zw*jS+CPjkHL&mG9A;zFlun?<;QP(i-#7)Uh4C5UESRLaa&aB{P7^mR`9=Vn@;u=z$ z#xDpj5I{&IYBOyySRZTjLLP{pD>XtGbR%F77$8vCUzC#stE9#sQ1wD*%t=EL>6EpZ z9x@-KtnXTb8i6crq&jCg8l-NmHUP_n?G+%66s zFMveEF=uTSoTjCt!QoV80T9;-*C5A;g7A!cqvY(2iPTTzIgo8S>3sxllh3{^e^w_N ziFC&x2Op7q7Xg7XL1#WFfJd6q%oub9uqcD)6HEv;0-Tp&Z6rj`d=$t>MB2*COtoP}WA8b1Mb(_HSfiF#Jc2#RNGl1X&hWbs%2uA>3I0pC%^8 zhN8bQ++2%we{NG;to=*0rW*ddDF?wCqQxv9#Jm5Tv(21wX9?_*yTdrsorX`-G%!I0 zu%UGVh`<@~I6MUV7rW9admH1zJW$VSpr6P7?y9&PEWC=3qu^M933Ua-!r??1_9$AG zHHiwSFg2476l;JD70kh_m|d3^h7n#qX-M}97Ag#Yxa(=EBso`54&yskp;)BJ7ixsE zM4-=pBUg9SW<{6Q1V7tkz@VTU&3gv{Q7q|11M(lV^ZgTjr`Wwi!sySn5mA@xBh~43 zGQfmLjX#Y<{A6nXY1lQPzMi!JVSEHc%aH&)^8mv6h!CG~fHNN;(nlWZ%n%UfBM5Yn z2s-lwg!zaNpP7I&AA*1%X{0j&K{Fp9(wc-Wd=*BCfzos=NWd=Ume6GKNLi`6b&{0? zM4KdM0?C5dNlz0!c7*#85y`aBJ`kHDPD1SffDjM^00jUuGetE30B>X+l)?ZEnABS4 zZTEkQy@Dplk)hcmN4DiN9st1pgPml{3cYEL?UO?P=B9rD1cnG`W&p~-01*qF?)qiv zyT&h?K8^w6=geHW0D+(IR0#))=pymZT6aCc8rn)*HCi0Tx_#5IX4c!MG@4k%SzV1c z;?k9qHn!rW(#|F#*K&Aj@W&p~;3bwnw z`|bO7x9ig1ttD$sva)3?Tf3=}CN5M%;O<}>SMu(XG z4zOC!ZF+s2?DBRJht0~HsN)ZH>P>z3*RPnlZr#d@wX2%x@KLsPHWS?g1`{E!s~ORI zaqG}nV_wZ*ENq+xtcS^6EtQp*h22xUW1ZTPLc2}(8?m!>{set{yZV;ch{fPAtl%(U zm1=m_T~dG@-N@Zvz*lm^R_{+WYDk~D8ojz+bz8&MuKVg~$#ef2ecZ=7V0`k4Ccb+C15k0acnsvYZEbZ8=(K27DDocuN4x1g(?tK<@a(0OYD%` zP4n=ehqU2ut1t0JllqqhV6CiH)b{Fn70tSAT|>v|6wXlqwigR=We{&^R`IsQe?sgs zAvg^(Jcv6S?)Iubv*rL*I)^WJF43_V{5W>XyEYB=cM@MZ{gHmRPAzke^uDILzWDES zsy>~31o-_(SXGE!IxEKPJ^i|~Zq!{${2z{;`uIL$O;V+B`1B5YqPgPhwk+&-n+_5F zzSbpYiC<-?-+8BZU6RBJOR3Ud*bxty-fZ~DV}55ZWKH_<@%uLKsPE$EFJ{9N%BhaW zRbn3(x;gP4kjW-B#eUuD0B#%X%dnTUcVN65)oF8H3MZ+cJhAk>;#hX$4}BNxDp0&X zl)92Smbm*k?D#!a9sBoi*kFz{{Z^AoP4QTRagsLi(^SF8hqGFQheh;KlRlPD$3MQc z$uFO4d-7vABH`Ux)wS2|;=IGZdTXBic!A6~qusC^AZ1`-7KLHcZdYAMm$l1j#iqbt z{%Ui^)5em2E+3SAV;M{wL~S@i67!d{Ud}vz|To2=e{h zsCN)ZScM;?AME3l>A$m!s9_Uu5>(0^%{rhyRq!>P@bT$-PnMlN9fU8&hjR#xAUTw; z(CLV)dx6Z%PS_x|tIOK5ODD*^b?(&-?EA7(>M;kwPAzg*1%e6gv0UB7xfr;$cUoW( zWA(ND{qsH2_1(&ISyPj2kaHBlYa4zxpMP{`!xLe_PZJ}9ya?XO-`Nz^u>O@-;E&JR z8F*YzTZ8Doy%&noe17;YC#}zk?nLI!y3p^c|InS5g>0F{qyQAKb;7o|&KqHFjb{P4 zF)hq*;SrpXQ&v&N<~|e^C^agI+LgK=F@cHu6%8I$b?}|<8te2Lc2mMWqZ46`AIW9AEd6XK5tPeWgJR!g%D|&TW;XX3$|pQTHxd z@cGNj(PLHrr%aXGY_w2g%WrmzJdDNE8T9N7n6`8+l)5wK%olI)*hx#5Z0K?5vucF? zoqNkVmd#y#4nK2Xtb`eGseT^_=P(SF5oA{oIZwF<7?yZOY3tNH>$5l*36%~L1U9`o zI8dm5@%ygMw#&6vC@VV^t6&{UEvnC3LOqU z^9!LKLRTn%NABmVYE$rSfya0U+&y(ySEp9$#||@kz7QCSe1n;zL%**0k64sblXx}c z!E=*R$ri*c*%aHZoSujAVmlTc^Gu#6sOixf^XU?=|Cq#c`R8HUj6-=&sAHBg&tJIs zQc`yKBQV<6pUrnW$5EJcNHnvf2z%=(WSrl|MAkcPluDh$6-BZ;-ZqNCjyqMB{bl#1 zY#f!kn%(@_*mpqk<0s@zbTXS|D6&S0%(QD>K{H4FI7EHtoAE}?BsG%OtJmh>jM>7z zEeQA8@7+ z`O$CtnI)U_u{U1g+a&rG@yfcl&VSZN_>wHNRC;L1#(pTRj9a^3Vfuu($x+?fzE})` z+PA{8K$$k!6?3-EJb^1JFL5o_RlG8eVmt-*o^=N??q~5gJunk#Z?LrAgsp!Z8mSz& zAkdr^g%?|hS<82Ol+7B^OqGk4-~)LseS2eA>241`ZKPBdxbtxA6l_`lY^v+jA={~p zO$01k@2^vJy`lb{&WZw^>i#bMI=*gKv!1F__G@3VWOJgfTh*=bsZBi!kB%C<{X^|J*J!>&nY~yZ__zNVso;x@|c#cu8(C?QQCjpE4{sxuK;>-=|JGa?0V^n zaNTd-UkZ_&S{;UA%GbO2b*%Hml=N~x$>{_PQFqAi2rJLy!pJ*vndBW@UU{dQ8z-lF z!`occeHVIfUyr&K-Pz7IDv$ow(i=FPA?RAZ%r@&ZQ4BUIw-8hTTx6JIV!RDc3h()> zQiQ;q>Z_iOEe@fMcvS4+{QdKE|HPkAzrTvb;uSzWau=QZn&I^w5#RxQ1m zY79@OvL;LaBquQF+faRUEZ4CQND0RL^?W~WBq5nhl1F)C>HpSkbw-A>uft!z#|>i? z`^ii2YVox@vT9*`O-$v@rCV7tHq*aTwpjA<@>LC#YX7+&Nf!r$pO;;w*J8rgNf|4} zEPlXIkQ~o3MlYo@=$uSpe`T~s>NVdQEW zqa>&3?41hfEG%%VfA9u{u*YACQ2Al@OnLR`!WAc$jxnELG!~f0&-&XGKEP^QRzqN2 z#e!8r(Sc@MoxTYrWBT&!T9f|!yVkHiGzMma*9Us>f1dZhfsU7A~&0BubJ zd^kYndMo z=my25FI zJCD)p+FR^$#n0KJF>UsIM^8}k{z#`%By+w!ej_fxoS4nSmTNkj@d-s{H;{g`lc~#z#p|Xp&bqS_k<~)KC#iC+xU^J8cnE_ad!T+E~%BptSTR z9hX~Mxz3NRu&)o1#Fec?z4-7NNoc`$2~{#I zcrKAm=CzEuA_+&$+9hbXnl6_zvm&;0Yq<-a+iUH=^pzln)<(|c(Z>j$=N<6v;TZT9 z!&+5JTS0nP^*wT4E+}3k2`*-`<+K_qt|o$5C<&85o^G|N*RHYuiJya`*M6+aVmKC! zDx@t1*@?3sQ=F0}!s&>tltI$#vM=E42avP zbko%FDjA_D9tUM9GGA6(nULJWDzA`a6}}&vs%dkTPM8xQ?>m?6$nF(1xS7!BXKN!x2qkqCA^OcS;kU~uASSffEB~M_V-Wh%Fj<#1_pv;)=#_|M=iH==c=y zbz4yAd!R@cwQA>r?4Nm8oybS~%65K8p8YD;`5^d*tSRRT(tTjzOFG%(4=zUBL(j^m z>QK3p{g?PsLKHqm6r%hmbNZcxTkMOHG0ICz6(})wvZtR_yMiJga_~lW?#IvRU&}jV zFW;9rrLl0xAo;$__;=vt-=!eo{n&p2u@3y-P+lwL^xRlM?PjLiKpzH z1vq_((?)Puic$Wp+@q3ksB=jF=z`-PKo~{?+)aWhuBz~Sw1Pu!WXmbEz9Z}4cvP46 zv5)@O)8oENV01ZW9)TG1xp4-F#pu26VjVD>^zx2Bn%eZFvfdWOet!}Hc9TuRN;(zZ zkwrJ*OaZs4(y#G^hg0u3;K5N(XYbq2a6bJxVHF(ub{r(+6r%jca6NjfQ3?)A)FU09 zg2&QupaN6wSPBkHGPWN;H?82YR7Um9;%vy=2CGh_Ez7jC+LvQ6FNfFD+mOaC z2l=l|QP$ebeSHQr$H|%gBkmw;DRJS0 z{au4bU%|2Oo!6qE(PGB=oILA;?Q;(}WT>_>susr+)hmws*0|kAw{g59ZW`6%;78nXoa|rst>_jU<%nDI{kTO} zk1N=>xJgIvB1{yvNSvr`k?~NyA~@WxJ4ef+6f5xFu`ejQm**GkYe>pPUs;q-JKfU} zQ9r?=FB9}}w{@dlJ=$Kbufe3JX^a{{LB~5XNBnzga!tDGn3{@edj(T(CmkIK3SYtg zVndE%rFOAt(m7;{kJ&~C*mDJsr8vyZD|;-_!&&c=fmyh~Wc%uGmIEgB%Df6HvW@b$ zi+MY5!;}I={3_>dLFDqCCX1ixrd+hgJI?*~pCn;zbSH9b+w!dV*rGkUn=iL6i1V;v zG#59IolDocqd{e~tG_{t+|TAkl}$wYI%-ejuGU*1pt~9sZ>Ad>|30 zuPM>4AoI78=LLyBjv+CHvd^E9-35t0dg6^@LFkW~Y=5qh3@Jz~N#S+$E9T(-%y5ZT zkXX7B^mX5wqok(p+rAOqNd4w3sr!$3lE&yu1Gr*q^tUClm$XkZg;Nda^gs4=2kn)N#1Tlb( zs$v+0yf6kg20zuzA#oevu&_#P6?wK_{OlUAG+)^fivYnKAu4v<>H6%>xV2OMfsbqe z2@jt!=+IL9QXUb9*5DVf7(pQcjI51-F{&{P#|(ggZhpnFJ$^-nI`|bR;wZqv-293{ zdjgEijjt#_p?mFIp_q-gxz!04Iv5B-r$;h{Oimd-m)K!DM!d+*B_i@L>j4Ykd z$_+ZdE=SDa?CC_@>d0wFTiGOzC>xdI8=c|r_&oe9LE)LRT{6Py5P48eou<#0QKeH6 zMCjg1zFL*8>G{`5-p9<1OZfEOxgJDs*x6wXv%JRn8J#O8q>%6L{yvgRzu2L;oX4zw!+=g=Iy_zZ|$p5!UL$CrD|crx(j1EI!O1q0Qlf5U4%HU zcH3MU;1y-{+B-^Z!GN5cyWj+~_h#*gKALhAYRMBYugqUm2IKuZ*L}ec&N~ z@A7S*>UtdWtNV02E0Y)qpwbzx<$qV;Y*CZd)_rtW5aH9z$Nk&1skK0T$vT8=R3oVv zd+s-RYJa@01r@$>b@7bb(178NbC_$`3cKu-kQ8B1>D;z${+RexRp@^k_b{)1Z2Q)X zIY$0eI%sXm9aL1P>EpsFc%V6q%rZ(k*Dq9YiL1?7jlu9aS-yZrLgi@Lb|OX+DGqA; zMAh&GIdtCbLzF9(Xr)thnL5`od-;#=Ni*#&W6}gwjg^l43p^hnFB275)<^gqa33li z-|vKs&z23C5i;P;2We(ek9=Y#2^|qNF6x{8J>X3HnD%;A75}myVRS~DsKbz>_$=Ev zD5XPonNE2u^49rrZ$3f4I(H6>onvl{^{8|%m&qOlCY8=r6ST%oWhU~F%8$Yw>)9+A zop}fR53xHHy0h=;1mbhPMiDkggcp4?%!#~1jE%hUjZX0;{rabP%x!)aa({5!nn_yG zgrS2WMrep|salstulF)HM&ghy`j_mwkV>cOg#)Pd#X(iqmyyxOWR67(mDRCCacWbc zKX!UMgP&;qgw1Ae*OO!pXbY8vtWNxQDOp%@+T2}!07b{`!+*C1zOgebpJAyT!Jn_k zxtYhg@Y}FemNY#uqe>^;ifWsBsSEQ^fN;i?jdw!3UFcM7gLj)`hjR zv#Hq+>E^h~J3g!xAojOp^`;M5N$}V#)2uItR8$U*1XD0h%U+~ZD!^W5MBN5}g)$MG zHH-sw1t`_IS?VfX!Z?#TVMS_q<8CEy3$s4hXOsnK5bV=c$OXn~ON%;o*kQG(b z*Cfhx29mZ&oPCE|`if&Gl((>CD-OD8HfUhfR~)|Hxy`_rDvZ%-29a|4RqFUe6V4I` zDq&g`-h`P3Cz8(5m&~HMo{G@Y0{c=;8mTX>J#)m$DlDCx+WSUYGfl+HHYy!CDs|ji zRm>tWtb>Sc3r8|^M{004klOau@%8INznX`-1kTE`uKlaOTI7?a>M*F44&h5X!CBhS zn8GT^JFArT3{<*)rq)$1a0L`bXrf$fU~8UAZ~xy6kjOJEd(ah(xaC-zTWsBYd0VPGugry4Ise5K)g zLRf`M$4Hi)t4HMB3$KQv?yNmBy(j1I2GiqMqF#EDZu*TXP^fg$uRu|{E=-~`xU|5x zke)&|1%%@)D~*B7+Sw`$Eexogu~J!dub*FjVb{4nGNpR$N2vW`_o)~h@3nbhDA!^)4t%cdVSKS?bC{>aaVZ!HSdMk| zL_SOOuZ|<{vub=@B)eXztdvvfq(;B>9Y2&F{l;8+yes>0*Q)CQTvgSE&CZ}cmp$MS z#Cp^QK*$hFhu=X3{MtJJSj}JEM6hCRRW!h4v)n3&*@z&3#5W!c6GRJzJWSzc&+yzk zt9^(6j|EnMn>o_&nCVy63oE~3@i)n@kZDY2FEWMEO}OnwcnQ zZMyi8Rl{acgiC`2ma6ce+5u$t{si4rqY%7Rb5_?v+0Z! zW*x#V?ZkEx%H*AvY`qFmez{1r-k#F3&Qpn{zUA=rju`a=1W&z7hXo5hO2~w^!b^WZ zGZ1C=&Wbbd5GP+SmYP$`hYJ|_8t-;o(&`q8+_C8oP?rtI{xDZ%&sW`&reN_jq`9=w z;IT%f-b*RF>O0u*?jVjDjMo=;gPtH{wPVpEC4)F>3tPPgwhnwLgF93+<9x?xYwr6 za|vfpzo&QobU?~1owoc45+d&h`BNLY0HTGxuEW^Ktq=nh?{M5mi%&NXRVnaG-r-B~ zXX94$HszBpJUSoG-szmRdP%o{WUgpy|c0s+*no`;#w+3Dk%nO?a+SBOhK^9IDqRD0XYjWoq>%+4uV-rtVq?IU{l7D zWsa$gmX-FHRn>7-$j)2GXKnlZEAR|E`M3um6{Xh!e@GGt@wX7dO}Rl z=cBG6^F8N~l%`r&i>ViC)?4ub@v-QqZ_j)R6X&W$OW9CPb(iv%!_zye@%HNTvsb6z z0cMY`uh;yD`spLttc#TKXP2ka3DBcW5lf-(jEqunEZF*}^N>qrhwAyrJQ5;PFoUG-eXX$&7|R4^1i{e8X=g&e0>%5B zaDddRaS(4@bysH#jHbr-jqiW_{am6;$Imt!h6l?P4{Z8ZJy$wRy0&cn=k@#kN9}~% zOeoT-VEO6>c_wP-nwD&acAhEouK0?q%CvM6DsZzVi7*u{9f<@m5}$4OQjTzJ_Sw6< z1s>nZ@KBDQDGT&83pxT}%TZZov`kF<%W(h&vBj)!Xx3C}&ARp1tfn`IRD?>!$bPnM zJn(VFR7r(6kYF@dp*KD36IZh7T*Pu^;r333jqL!ieP?_6F6tmRO(#4o@v|=9!%z4x z)dNN-`!=zw4J0j2KMR%Cq3F#Bd^9U8QSSp99qD25pOo^t=qyvE6G)jKN_KEdr#wfc zP|C@$jF*l+OFC7Y`q;DI8JE(jDsi;K(O*8IyPuP9^Qjz1nsi97s0L0lCOgG8^HRK* zp!sOUDeX67R?($K^UDl-E`?qbFMOGt;#1xzn5h8J(tuZv1qAXt0CCi6z}eUU%;cS| zS+GCo`5-gsXTTAqBcMlB1dO4q$}F?dm7f)|B9_ph3vC0`fm<`+M1TpUGh{+rV*Eby zvhA{OXsngi;?gN-+IDq@_HF}E&=~VN202t0dVRJV{kI?vh5YVsNq=ly+7>Mr!JF)b zehq^IpDJuFo$`lfPR9xkd4OI&TRt*dmB^gxR|rlZdYtI~f2kMBkYEf>p+}`91QX}4 zC+I4$<`>$6=pAWb6jJEf%+*(zq7jfSokSZ3|1Lc>r@xb1i4Zy+(p)Zd>ZN@*MKZsHyGneSI#)I$a+ciA$%$M+OPr zv6n{*OOx6wo(>p}mS88HFnr`*n%6}eW*u=KEj&BU7zOp?H{KzPKzgS&j#o+Pwe9iP z_;Zxes_B?^bY0w;{rks59EZcl%v^rgLH&N|UvKucnCvoucAE9Ko(cJf^#|YgV;Sv) z^L{IhUDi`hf209fAT1bHHu~TVh7Bi0_AhZL@ zKQ(i&3zbHoRog6WBAA7Q2($p?$Q2N;WrBM`%_i&Inzo5jt~yJcsjFC#6U12Z za#M_Zas*rkGmu+gPEt1LGR}t5>?0E{bVw5J)90|ZaZ+;sf(rDN*+sS}yKG#ts}TwB z*5yj6lE~c);{&6#uGeO58=-_^_Hs)qvtr1mZI!WwCp}x7*E)g;RCfl8ukR41D5Y2yEYpG1* z(#bkImVDIgCOg3L$YALPm%@v|6k0lsIE2xWcWi1uUkNC-{8LBG>d+~S095Ivqv;08 ze`crR9}Y&IhlbZwG;X<=Bv0=i#OE@4dW(a1s`ICp2JcuYW55-!cf*r97>)~o3J?$j z00aOsL`60L0AFQi)we*F26iCd1I~E^Z&w>Z0;=Q`@XL^?c8gNj-Ec}vpGco>0l%~Q z?_hL>5N2fHtN;LH5v_lR`oGwFsP?4WoaJSb%kr&ZN#s8_*2&$2cxQ3xBa(G6bmC4D z>a9&p(gdgq^=lJnZLqbLCr_blE9LRQe`w{)bSDENm3jU+YP9moj7{Q6kwrDg0698@ zQj&eiT>v5l075i?G~j=i;4&9D3GR+U#*ZS|J^>#kbuYWCP}xV~e|+`adinF-(s zxq%P~KM4sZ3?bzN0`Lg|2#6;>0l@!PDL2vN&=o0TRUwaj(SaU`eoyrVgL;`6RbHeU z3}yj}1}VZUYM=}G=LP$d`S+p)-!^q|F8UCtlRl^Hr%$olMo@}%X?wbY1$5(V>Y56= zk=lkAt)!%OVOx43Vfs+3m_6O8i)Eoyw$99JW(qsdYGXDbQ!(}1Q=`Lqx9m(?3av9f zWFDqsgLFRoL}n1koA+CXX=*EYDl`=|)Y(1knwI7Tn&CcaU8$O8rH-N)-LEzCM>)(5 zU5ZAYlU$-IZob^h8b*)GGcvIb->by1x zyhV8-B}~z{{XTk9y3OVtOqIas>3*unX34>iZrIUor<&ULN^eUPJ?)BSUqc~J@6Mnn z=qBeq@)^g(ek8iZKFo=F?s0;(OzqMf4ICAG@CPY%Ly_7jtGB?5(VCZ_D|hs*FUk4E z+is!Mzp-m6$;wV!DZj7c(}RxeLl&sOdcEyNAa(ZbrK8U#-*@(txZFp$pH8d1rRH^t zC_Y3HrPPsxsKlq2*AJPWS!1@5g?79M~o+}?oC4DQsv#wpP`EIq3 zes1@FumjIqYS%zI^>}M`FY4LH`ST!LT*E= z99?6F4$s@3z)%%t@^zj9p-dhM;Yl7Of|WdI1T%Sm2MLSdDO{_kp-+L09NC~sj!fv; zZ?0syru$BHAY472Jg29_&=VpwmH-f4mNhFxqwQS64G=ZU7FrvWw)dHl{XuV$t6pH8 zThGZQnSK6cxryRFRKldZ2G2aek3}t*a;U`<>Wlc)Q8y= zMsp}+35P<&7Z9@#oz}7*!pi^R72}K@k|+u9+Ka%=@i%^1N-_=6z!~JG#Oi(>#fLWG zT{G)?I-ZE}vZ5$Kh$eLNMfH81VuD?lS!}S<#~)O~VIHvxl9T$*{%wyOQ!X&fioZ#H z#T`sp4=BKdx}TVuVG7+#Ms9m-)1r>vh`nx*{RQ=>g2=VW3kk| z1?t(AYdV^nHmr#fpL*197w3MYs)3~9q^ga0ApV(SG{1d|m2zm~NsoPe6zq?sWF3>* z(SBxnq4I_-F@Dy{ciP92Cfu4!%GO>`+)%W8 z`Yg&)$6tS>Zz&3KpsTr?pjO|RP3m2Lw1nWG_Gj8^gdDy8vnNUR%_8!`ti6~VuA-wq zv^(~76bif-eJ=g`xRk^8*2?*BznU*pvZU(Z9ewCYzQMDN7@=-MRmJSZgY^aQMmDu% zPi%ozWI%3MBwfrRJ}BfMjGzU#ti^XWt-f+t&UNqm!D=T^tlTF7-ZlAuNz~K&#^bZU)3^S_|CguT%uQ7w~otPP88+TRKHNpzE>Vj3qs4j8<2e(qSs@|h6Rj=`DYt`IE$OC`)5(U8a z=Q8|#$c#xnbR{qIZd!=sy??O(j0-OVh$YRHl4#dkBhiFfIF&0b`vvX*@^ zX+ywO$~e82Hi(c7mLC>D7N$b#jveDk1L zh79_H;H%LFnM;>>_y=uNBsJ$Zl~bW*8V5cCJj1K`(v3Mq4K_ufTQul-m7rF1X;#$A zh#J|Ti>0HzX_znWf}___(JMtkDrTqcx0(`)mb4^74c$rarL(*;_{yd#m%9#0@4KvQ z>aPnx%uQ?W^R8(3wt4f-?Cl5V=lK*&NrV2IG0dHisawkX!OTLl>l1WzY73wKY-MkM zb>ARw`7FEX*X_(#xSI|Zq>9|`2}^^x+MgZO|5VCcY_`n})sc74+OA8!SI&k&!oPYC zsNA8KMBQ4bevP^N^WP{`?rPm=;tae_*;gy~Ay<0Cno&!S|Fg?pq3E7Xe4wCZ&AAq5 zOZ{Y1CN)9KlpONx<;7~7C7r71ob*r5+j<1{C}s3+uNA$bf4)}e&>CVU9_nV3Vk+?K zX){HVUhT5IjY$iyb>F31hQyew97i`TEz%Hnaceq*1-`aO-jk2JayH|&2Vx`r?c3g5 z9A&5b{`-66`oZr7cu|V5wG^li*=xLxWeH46*#kv;NAcO_^!>q#|JsS%9-GVFI`8x? zcJC!_2`4Q<0{xp{KjcaUJ9bS~^QEvaET3ua<@a0f7q>h`M>2HrFh}0&^8q|7u+Fhd^TRq`o9-t3 zNevlLoOk^%jU9a_b6ycO~w(>oLy-N8P;PQ^7AM(xDJMvdW?2M3T92H6l zThg_a2Ly_dWfzz{^8u}|pqvxeU8{M~4LE6^VlOTI`?kI(+I@Pps#E)A6?SzC(Lb~_ zRO;`Hfi^HNK_~WgH;~(4WL4Y1CU3yF)5?Q}jB(nIhRw#bh3;~la=%K;+BeGIcs5_| zPqsketF9VpGcGq;a>YTtK&83D7^=w2?d#Uq@9q3HE9t-v2xtC2tvJkkpuBobAm@AT z$2R02FKhG;%dS6X3+10alk1~5EBKd98N8tDPRB5wZB*B2E9rYUy6G3uXN>}9Ks40v ze-JzK9Q+gf7UZt8MdhgFV4oM>ZCb;`_a?`Z@23u#r`n(O={kLY14)wW+Bnsqop*6=XLt>mA`s4B7DbsuEtCq9Acde&BuJ zJ89b_|4+64v5ZKghe>tdsBRJ2T~>E%JStG9)oQAdl2S{(!S9+4T5TJiS!Z%?pU5U3A5EyrzYs8}9IE2$ z)Vr(y+V_MsHRrpHDn)bA2e{YTU=QS&=_74R#xv*hvlO0D%uFik>-u52(tE|Vz?kQ6 zdet4+6-fQMLfH#XLdhmJ^<3xry}P1q|546qJMAcJC35vdYJA@HlI)YLI1qqBOk3<==*);qZ$QKFeVc9csMmfM8>6He*s1rxSIYern0y)k&uGsy zeXUY`CIR;fHCo`OE{v)Y%^_EWN_P&=ec*&nd9t$rRBCczAMV^!PI7n2W7y5BUY+`) zu#-=+?68Bc`IV~|cBkUfGX6#GrwfJxnx|ESfQY1XQ$!2+yF8eBg8vJ`nxPPAtMMoKhs2VCy-|+yP z;}))zctu9CyXON(6M96|gst)vz_9g5y6jUdcICrKcpqLuEUJ(`+=WjyeTTtNz?iu@ zn2~od#&T_8tN$MM`QB380* zpNI{yBK39k$iHF>Q314fF2)NQwOBbF<(pZ&R?Y{lU$jLd1|hCTKgdP-E^jg z%U0HbkbiF}@G>eq_Q>90CEoxeWAwD_~}H?IQg)Ja%xK^U5cLK51v)qr^@v5QOfyF}P7kqWaKRo?s-0+k9i^hc?N6Dw)C$8L2{0lr9+sHKU>+-^jI> z2xu`q>XT2@fKVCXd8753>f-XH%7$GVRtjxpu&#nzx0IWUVC4F2*S}yZ+~xhcatLb9 z8r4KfW~r3t)k?bd47_h9<@%^m+jVwt+Mma4ejVFU5&r0rF2j1b3FP1k;~}#@_H-(U za%ksMuGD=a%6`8iB1Owq6Y4|Vc{lR#Sbi4O_tpe%c6w@uZc1@_a*4Lzt*QQVIdYcH zzH&nsLWfS2)b_H1?9Ubd>I-{&7`P=)C6vX+LEBDd13L>g#gL-hW%R@q=0ML*rjWf$ zuK4G@N_M-AWNFei4m9bQ`-Que-d^)N#-1U&xs}FRg+U9)F7^zQ6#Z&|2!$@rlnpYKU^NrVuA+8hk?v2sZ{%f}b0CaD_UGub zGp7mkW_4s(Ezsj^-_Ce0hqLjcr?62gz=`yB%ou}>MPH+_r>1#`#L`Ex>DK8mPRkT+61O(#j}8 zS8rqAkJ0mnKJxi}=f7F#w^(N5gRv$Foym=MdR#L26W7x*is-CuOBOO8@;7hieq*la zOnT^+QcW=ujseZEt+&B z9L;#p&un??o1Usxad3y@1sZvc*o zhxs|#;G(u;jwW=4H_%gkuTBG!2JDwi{d$gjYLz89Q?1-62Jta1@~jz_yI~gVvijj*&%kxFY->D8hH<0Yhz}4@rK^E=_@^t;-*s*e0~}4YqDcz10F0;Ft@jW#POT1;H{MF@p^(_~KKG=7wSYiDq@43#}&CtzFzVZ0^Ea*N& z*rZ0A!;sqbbv+}TbmWdkT1G(>0qzZmfO}MTS-hy-xT9@ZUg_I@w*5psxSner%(QG_c|4FE8iK6;YxSLOJ>FNmV1E*!(3iQNppiwx+FqZ++nw#c-XfXBZsfa-<;$=#;il9W9lvbvo548 zv;Vf@NIl%)TG5%K{wr%^R>;*i{L7XC zQOtcKtcJxggli=FPJv z=|A_M^AKXnVXKizuZ{jN;T$%;A~ohOt7Sfg#fuE5n{2WlH4c!SGsckhr~1o19)zaE zLUg@T+ppj9_F}zqSL^%J%OXSO5!i9=0+AoCKH<};%WEUU7tCe@yO6qgvJk_!m?q6-V44>B9{-F!OCHA307C&Htwc_UY8?V7fzR zO6sn%aPS!}5s`txELLo6Hn0HJDVDOvS;xG?v9h84q$1}T-n~msTm{cGYH_WGVq#$pcQMfnC7^-^bAzL z>d=sik#^3!>?e-Xpuf#AY~A-S+{&;F`jAYM1LCjqUN5c|%laQnC#+04PF5c*4htQz zGbehPc6tVir?K@}Za&xD9U!*%5iJ<}A z^$AoRq&@?uIlNBEs_kJR&F+8aoHH)9n<%UK{1W}emO*}>*hBRma<<_}s|q29)69r1GO>{L zb_88jl!2ISV8ia;1Sa*1Jw@GY^T;;x#mjg~o$rzf;K&Vs~j>WVCg<`;_ib(dgVK<3t&>WMkE*~QyLHc0H zfl18q#Xzv+>yS@%zq+QKNpayqWmd3a7-!oGq{2;XRuL!~FdQx$w$G8M9?UV>T+Y9Q zvatF8B_kt&?hEwd%y)u^B%}i$R*B41x0Y&XE4UdN*IX6`VB6wGOv=SgR2%0<+OA&g z7_sL6c-UsFwmC?{`;gu!Lj&&I0@{zv$r?mOL&Trz6B7|=0toDAl>t@TO2vWYOB9Tp z4K5>greJaBR>Ub@Dtcod@f!7zxc3TEA**WaS$z_Q)mC)C!#;+;J})XPvy)hAPCX2Z zG3o>^K~hV#U_SCRA-~tCyqMjvF_-t|Tx7^`Vky%jXo(KfI$YMpTC7JCTQi6WA(i1sN`Myj@LG)vDBmxs zJXf&o?`ashi0S!`(JV#A8CN4lN%K~znix1{69mwzFc~I7qjg7^3|LMJmo>&+j4G7xmsG+XbMxPk@G>3rGjU&M=wwUy zhpd~~>F|x0TpioUL3|Ii_N6i%gd9T$ChkRBRS3yL5Y7*Q(M;l6MDps$y6V)YGpsr| zunV?e%Gs_nt}@usz-5}5#?9hcm4eV-s5Y9I1iLQ4y)P9>W86ItRr`lD@mVR|AD3(L z`ifik>5eowdb`xw%i@IWObjUDSFXtj6BZdwHG+ERaKSMK0uFXIv&4cBemAMOn^M5_ zAA{TWj+5k5?L*e%3LLyXsEh~GkPT%hb4A>VsW%xJOf|5FQ#&RmWu8_DD@2sVhmPm5 z_!U(mB@Yri5%^6BaC!Go`#L?9WlOwXwsT{-L!APZAt5aF_ssKK<%)TYunlO~=Y8c) zh`@V@&>uL#R74s*_(74+m|tz;4`G^Omhf}KPC5~F4ixpJ1v8fyecJc*Q4YxWGG}0< zC`2|$v$d+K2;u`wEEvkLZ^vp?AFs}Hz)jY0^vA9vbAm>OoS*ifk&E(?`L*9G__I}V zT@-HYLEM$$joH-kBJ|U?RwyGOhbV5!c^>IVvE^zOc2)tL&~9W!dY-t}uxq0JbJyGO3=Ej!bg$3T^&h5vo^I zJ~NWj0v@YF5{boO7+6cS7AgxFxNJhX3=Yj2sDjgu9Ow zYA>Dcsg)Fj_NiZPHOR`Q)izLRcSiNDjhoh`<8);J` zD!X+T-DYhrzuirujL{lW?gRwj9gT@#ipJR%1|by(y;(Bx0>vr*o!C9qU(%WJU(HF& zoYRA&IKsx7D-Vc6?rx=7Hp)5J5yEf{b~i;-NX8404DPMhQQ4}ydur}6rxfy6S<+55 z9mV5Em*g;JC2GQ^cSj{0by;PASXvk@IIJ-;v{u1H6CC(ucjO0Eph=#aA#`Y7P&)l- zf}tsB@>-D3mF~;kQ5C4FMT%uv)qzczW3(8s#*xXZlKf+FD{LiMiRkA#7$!}gJHt-6 zE)dE%9L+S12_qC!khNAA8zZw!D8IWifhFWQ)$3~|_aWaCg{i)oToeq8*F2m_1WW}> z9F_uLiv!6tsEqN*jZc!H#F29JouB;9ia2g|mEb?$2Nc!KQSvGArJdi=#_s^JZ)rd- zs*Ic~nt#khR~^8dC`1@@g(!v%Are_bh=z(-gHjI>Nnc}JKE4az9#0Rs+1%7kDR6;# z@$*td7rI*1)aIo=c4oIT-+fec8t(Q zSQ}xNaHWvUp_O5`?}j=;yTTm-p{c6`Shr&whGlY?a;?1;tDS%``HNyP&^xfMz|KBY zJoD*eI%9fF1u&)#ITWdbF@=#(L)F2_Q;xlz*Au?%o$h%}unh>bn0@HSL*ZG;?8E?< zA?}zuBj;^}Os2r8OREMjW0(mD0mQw5E6hw$@s$(Dlg!6SOK~G(vkOD=rPfFo+h(?0 zW-u!iz*@b7Uv5)_^c~X#sR!BlkFFq(9k$>YhX`KTXF8-SqsKrLVd`fk4_PrM^3Y>& z3YDxnKQk@t&Sh+c*5aS)Ph};rhd?ls3zb~5Nd&b5Rqxn*(ZDJgg34sFAZ4IA69rqA z6t!%nnPaI8>r`5crMOI{#>fKL5djT`T*FZucm;N08<;ANdf(5~wg!3N7M1I_&Jw^e z4-LPvxYi<-OdeF?dZ_k9Lq_t@Rf!6bxEx025TDNhRni_Er#t$pm2>;Qwx5{ufuj4+ zo+(wJB@Y8&MzRkmi4=vf2y=r;{^E*JnT&;)^l@8Ixz)ROECTH3(@9}41A zArY|TLnBzphe)8350zXdC37xmTlmLYE_|Y>keMy}kbsA*Ig^sz05k~j2DezTSQX{o~P2*^+WP}aYDtD;Nvy8#Q z8}Rt}gia!s{(lK8<`{x+$3|P-xZDB-9}3D+sJhlrq9HXDhzJjbIR*!f@apqMqJGrx z^nutSRC>!kNMJ)oSjl#ly-oGKAlLvpPtZobv0|rP5F8s*Nd{f{|5+n65ryV)JWkd0oX!vY5C13OZ=y%u z-VeGf3Tb^)x+L^Vco&_6c5ooV`_O&3LP|7^}>@d$T~TB zhmM1j$Q*ADrT*!;w6-dv=ZcF4ZFI>)omp;|+t;+O zb|5<(RdC)inIBHa^qy*pRM*$^UJEd%4KHWu+S-_aXA)M6<&QQ?}fxLC6mv~j(dQW$)YTdk# z9;l+0a(d~NY0AjyXKRa_;Pj^x2U>$!*&wZFgIeOm0i^ZZg~MisbU*IYhCE<4B8bqZkPU0fGzQK!gAbxEO#$BV2$> zLR=T=zepJWDXD5{s%fjLg9PS|cJnJxKlJO?SK3HkEh=|* zdoA~3rl6XMRYOg8)!U%3SlL!qsc2TTKiz5X9kw~mRsF7x*SoIP7qG?%6ToT%2()CY z6c|Y(7BHW--VgkGsJ)QT_U*wJ!L@W}81zq9+UtD2NSfh>=~u_^%Z<5-ZkSXdtX!x_ z3jr1cMG0Y9@TQX?5eRz{)kTaCaXB+r;wa@nC1KUzky$8=vb3~{lr{p4 z+6Kn=Q`N3}viuM9%T+#jnN1RBm6MB*H7XfGlRs9#na~7FY#Uf-0W>DWcjXv?5rCd3 zO~i-bj9Dxrtr4OyX@E*Be5W@(fi%^~LUSNaR!%ZONHyZcT~ZL7A^5i$QP%CGl2Kvp zcN)aQl;((>xd<+xZXm!`Q53Rp3)2-gORxl!8lb}x1ZNn_fhUjOnj7RoIY~FAqY#Oe zVjz`FF}t;iwUgDeQMQ&#>*-md8gdijPCdd)nKZ zSwWo=bTV-p7VyU-joVYCk+SQa0e^-c;T@+XB)JNOvENyT;7ftK0%Lv+t_>i+A>i9~ z<2aPyxa|Mgf&*Qd=Q4@lElP{hj(?H{u!_;hF4&$cDY{V+iekbDvv{L6+%538pu?UH zvaY1B(WHuh4w(+BsmOk++c|}jx$zXhh9bfwNt%PnH3!nZl0((#mt0biKuvgK-1xbZ zU7lnBQp=Np9N9p)=O{LLPJ_x#c8yZoS!O7efJFcmbX=}74Fo0p!1`%wk6bgcS0N%e zo7_QgGb2ipGPVRJnNu0hx>|*N=dA7lT-{?TxJO{Ve37$Y z9vE0`daqi3v$F4BQa~jj^`@ zwr;=(L3o-`FD(4Lb1rhKr%FvC63%RPP9jEUyFkx)N;14O63<+EpBPicySdZPo^z&# z#!qaIA#eBoOe!Ktz^KoZ#@NG(xRb4dGzVR4Rcv=3_`GvY>8buSrP{m5mm>!V-uqs% z7dO(lYf`bs?ClnaY_ixWUlURoEF-}8^&fRTDLnN(={}p|a=ce}&l}g7)M724@VmvU zj4XhkE4trX14yU-r>-Z3rM{KO*(tFTevjPFr-PZRP(ugu+)*-27s4)#v&J`~&7$bSK|Q6z*!h7?!GQC)5+tAU!4-R;T8 z=wB)7o-{yxs$r$+0}FC1)Fuj{%#Jv7RY zR3373ZD9wtX_2?>lavb8WYS`s3;aYj@Z_7aXU=5uI(1i?*b|P4o2yc&4e9<(O*$0g zZt?;MB~1PuUUFdvye}W;Rh9Cx#*^NMD?GY6$WAG;k(p1S>f%w;ZH69sg?@}_wcaa& z&Uq?7Wsff99t~)QnD5&}?Y`O!8>DGtwwNUJYtJ*a!7}N>KN(oJKbCVUEe@rNQ z1A2*@pNT9RkR{V$4D|FyA`w2b8~A@W9kf{Isr+hJ$7lD=6sFyrvBnJwvNcg0N)~%& zBzRU;SXs0QZKL(CV>zSpkGhaP;xRu;a{(H6P`idsVXNA7^}IP_?U0epp8LjkesM3xKrqSslqc|Ja`OI_@og$LJb{!hR9FD^-U_5OnNCdc|08G4Uk`Q ziY?0M#1*;oa@F^r2fCzOpM z_XArLJWPL9WRCXuLC<~1^lo>&e@}i~&c*xBpMXDHB_B)9f)d;*WIl{(nXd4OB5-^e z_!-HDnZad~}?Llj9U$~XwO2QfPcr;%-gh_nenfpqoAG9k9o#NtiJ z<@Zs;TOC!C-1Ll>t`|sDXJ44*;joez$X2=OGKprog9{RC@oHu8VInZl3@$`;WhGb5 zgac67)xR>cXU7c@u&E9lVG>iQtZQy2Be7~oX4lwfXK1au2~xZ~2Y;5qKRZhb@93pj zUH6n`>;;UY-~!z~c0gulcdd22bP4e#A~rS}Kp{`T6@Vd0$C4|(x~i+jg@`+B>=nLZ z^1>aK&<(00xBZJIqLUR8S~iAB(`Wa5yj`se{Pj-1IUe!&K3 ziC@B*y&<`FT1kW~nj|z-6E+>?SyM#}^0b+$*}bYgeRAFxQ?f~xujbq8t&^Q3bMsb1 z266wO9RfX5vAn@mJOA8|7_Jv&_q?sJ=&@>RV7!jW%lnb{HE(3-SVwe93g2{{?1)J; zBbE){@h$RcW*3Bt#w*@Xb>o|!QB%-So6U;oM|NG~Bq_964bsWLK>Dl!l>53h6{yX` zJfpSbcM4w*D_N4EojAl&Tzew_#e!}+dT#47AyN*$%V-Fv=Z5b(T=pICS$oWHxX-(XmiV|fOk7_T#Ri2BcOf&kn*wX6RLsLM`&oS2c4Hm1 z#h1%p6OZ<jbpfNI&3i$oTpfuq?w6ZaJ7+j~%~DUI~T1CM0ekvG1zxgQysN1mkpy z)YO^yG8NfgIMT)uDZx|IV3Fx>XS*A5LINw3aad&;alEP5+^Va}j8#X6VxH3}p;P*) z&=QBtffcX5I3BHVb({**Om;okNP+@M`3TL9SB&G=WoN~Tm|(Bb|4-) zf9dP61QHsUcaBr6^SIRie)VHvlV##)*NV8Z_;}y1_-A?haK*uc3VY4_%YUh=NBruh zJ-bWJi4pD;oKAWV3qAdSPUMTY;lgi&?SUia{4jnnUl=ClhZnqrbO`(rw%)hy*X{s4 zJ4(38^bc=D)PW}4CHjpM^#|wcTO^U=-_Q5rPp_(1A)(}Ua1*TSAo=#i8}gSoZl-k& z9dwaz!VSfQ^q|KPI11_$zf+i@SQcD+>NCGt%+@Rmu0Qh^52eh|EDP>S^B0ewGx*B_ z>lpfl$CBCl%Z+f7sULbOWr6LD{lX(jX6%*)S3dO%4<%;cGBU^%>tHX6%*)7Zv&pFOSU7e`Mhp^$A}f%*HKHNA^8U9Dh*edsOS3d)P@ojQt>@ z>t0EDi;AjCzp$T;l|d>5O>@XQeDbRxzVuVZQAJ5j{8F=Q+4z@!dZRpAaDnyln|bQd zh-K{jHl^fHL*F$fI4{EL*C{Xha+D!1Q?IJ&0O*~1Tt(e?<|!|zi9SbU)J7+8J=@8@ zqkQLa%U)Jb<^37!`g$aviwNly^QkCUpZEAiy-w##V`7lW=@fjagzR*APLY?IE$rlx zN~p_p>wI~fnXs8o-EZSw;mPR~{FWR{G$o(cC-b_Jwb#Zs+u9 z!&Rz1)W^}>%j&j_-Mnesy*r#Xl@zztJl|~UdPi=XLGDHat)RGQ@*kaHP?K@ zOVGx(te~5=s|=o%>6eXtEzMIsH}kzldH+HE{=Li>zTX0O%8xwUOwD>l89j1htbGG9 zD*uz?;tlzuU+3)T{ZWS4^7O<~%c8>o{I6_XN3fo>>(%nxiotu*Pg&7+d;01}-d9J> zZQZFKdtM(sv_z|Y)En^8N9(ZKo;_`kKH6#3>h85Y`)KD?(X`v{+DE;vkE&Wv)jsTj zdGyk*ReLIr7>`fdWop#yrg(eOFH}cWVtsBJlzcJytv10O@;VchJ)3bucXLFji((k0 zD62W-qYVr#ftWL~y1PC7CKuJFPVxFQn40*-_no`&J(*gL9*=vS9*sL5$H)9qcjGPv z1G0`YsjR_f zjM?PkW3E%lLDfq-7hNJ3Ci!=JV&?PmzJ?NyJX}+rwG_FVnLTz63LEb`@^JEfwaT-b zth-kRwM^O^`M}z(U{|S^ix{Y1tYZujN?qekDay!-td#`-`)@ZBfO7O!>?hkhM zcJ1H4=t&;s40S?p>t(X5%gT&Rd@{Ke_>AwS^}_5ZQ!Hw@0zYgnivo`iuvwMI6UZ2QSi9e-_fs=q)(ThN8`?V(!KDG z#~lgVj*i6NyPUb9b+Hc=;v*M>tLBuq=$a^~JEx0|)Pv`jHHw~o9*a(>r>-prmR72s zpQ@%$^yN=Y1TxO~fIpwH@;?=iIb5QedP`J2C$WE1-#(A>od%_Q2_8E;?R5_xWr({y z+W3K4(OMhzi)iExrVB`YU|gLVm<=r{-r;HT^Wcy{r>k9c^Prq5k%wEtax+XHnRn@d z(-2_NeSh4#DP3M6M2up$wZ=vA4y_rhnu)HoF%X=vx_Q%TaJ=TxN>;dy3NgbkXxiAxKkZ{5&|B(|MGHfnQzvo{@1|V zTK+J#YwzzGnb)An{Uf{9{zcqfzsA7b7UM8j{rQ?n332R{!TJ$FGF|?H&DEJ@)#)Jv zkx_M#qirihCWTNLZGbvJn-{QEV4ikH9B4xFWSfMa?Inoi3KcVV37VYxg52!$uq*cz z<>~BEDrz;fjha+FmgC?m@npkRnGGk?Yi~r8GqFP#rs28*qiiBgXSy(>qU<|8Rd)F7 zIkl*o^Maa2I%V-_whVJHQ7lITdGsNUP7yBV}Bi9|A80)#oc+%xv)*ueilq)&Jv6C1eXeTsU$07F z1X>EOlz{QDy!2uD2+=Ssq(O+96oFaNm{v>+yP{8dx(Z%x?q+LjO1CCTAY5?jB+O+O z$=JM0 z{<{amYxRP=JwbBJwbjsHSN8RTj9lUlWV?91u6;G8GSzcN44oL$P6@%AqA^+qKwyI+ zDvE(1GO|fU8Wt$2PulttY?I2GyCZrF$ra_6tsC=~nWmdgguzsq6M#r#iHp`mYaa5-$pC<8)FS~ZR0BqpIjBxjg*936u z?6*&QHeC#|zzy7$x@K%P0{|fE6gJbjy}jQLEkLxuu)iSyw&Z zlu^IzjT%-BY{6w=(g3oF)g@yCFhwPiU{|h5DQGWAw5sU;p;n7VwWF0_W#ak&K27C;JAq^y+{rA=fKDL2?6eSyC6VqXJ^bjN;D326sthJQCJZo zreW!_iH}*hC2flt%eIXnibT@#@&=DS%BQP)MF~;fuywxc`x^m+zfJ<+bcsvAf?#8t zuMIhOH2^}cW$|rN%0L<=_?l!`uQ~3N*+;JF43$_S#ugiQf1%*vzC9lne*T{433L>x z8|q+F54gMg6xNL*CXqzeTMUKEx`-}|EXta&JlE_qyJvn*2&PNp7xptMho3x0-I$7Y z?Cv;w=gk%;KL?+*w$+pV|DBCLGOO4BAVNs-bN3T!1PB7i_F#;QXiOTM)~nzSNiiPN_;@7GKW=g>ZuZ zv55`k{{+{Nknn4ze=M~X!Lj%sUWg^sVJxq)qwsC~!ZcF^b*Qmdf9;4@h|1HCnL`T% z*x2t6mLYEZ)u`? zBqCv(Ya5s@NgGpyU{%_JJ@M{6U;CslA3EGH3&UOWJ_JTNPqq8_6Vp+D;8L;fn@&B& z3xlvEK?Wg(1non^Nm%5L%CZT`gD2@-CP&l!yUxdPt7ZFtRj#K*_+=993gk(Ea2`|F zq5^hVCP0fKL?Q^%@kCrIkHG}|C!F{w@D6y00Gkvryy;|EZXuHH1pxE7<2GGFlV(k9 z14fEyD9hJ>IgsyUq&!}(WYEd}2M0b5{V{yLDwtiFl`>rs3N@~bc$!BU#j444anz>C|B#H+>+$4FYY9^#B)PX7$M2K+^e_X%NFs@eL={TI!>AG@ z7~%+2X%bZ>!dZV_F9|@BLjG(Y?qmJr&$GDyz`EQiF@GK;HJMBpqKS692G;1pd*vxI zu%-i-7+?zCVVQV}H%-SI8!^n}|D`9IF5{6b&rVItz*)vwX04Rzo3){)H)|_p95t2< z#kS(CYZ=}Z!aGZ4%3k;+@TY5_i9DFM@=Zu}Cs&6=h^Ti8!_~gjf9LJP$@+vS9J`TN z@J`E?5K+^WQDw>$66!+ex+3jlhR2gwHkYfV5@qvJu2g=`Vr^-`X6lK+ znNHh&-ngf6r1r)UDS*t`0;6*TuebYL>yYZ6W zI>qQ^oxAtU2F8&T(553GbR|;Ru1txUt_Vq)t_;bTS12z{yscAGl2nML z-SYLE^9SNsisf^5LML5`f-<@S)P|Yc2ZOJFW3J5VNWfOcw%bX=2BugTWdqihC`cHo zY7o178}vN|N>qKSnkJ)?Q%6lrPgm!q9v(-llo6Gdld#FQsi@5r5Sl@C6D|G(wY#pB22A{2#`gI z+rTt!i;9W}6)QMxQGwphp>#K7A`KF!jE(O(ZDbAJ|h z_VQr(@x!o;)`ie7%$YwGE1^>JK-9x6hd)G?dFyIigbc^iMG|H@*-sJq-;l`8#kNx*PlEO@}TuEvC0i%{6L{1a3e7 zMItnZ`+w>+>_a@wIKi(T(h(~tggbuI(Xl(`EDLF;-p^EzGjR7NT@5eivRywAZZ*c; zy1wlSyLCgLoAjGOe{I<~iv8}|kchIgbp&)u-_nZ%vWQbFu5bi_@p+hg!}`u}T1a&s zW()l0()e}8e(+h1N6tuK))Lbx0ZR5?_Z_%_ir?w^J@kf^H{d=!_~0MT9qhM!XNHL; zq9M6cjh9t{{!jf)+nh%HodTT9HPMuJqUXwDE4r(j)Tw^c_@e3PDk`O^5<&(}^h)QT zXzhx&j4S{QOhOA{uuR1^AZ!?st!|>F#SLm{o3#1t|Go-!@nEEQ|IY%#XKHMSmTAo4 zUE>E;>t=G;-}$94Q%gmdb4ZMq=!aZX=+l84&gwondD2OR|MwRKUcUQQgxo9uIrj}H zMc~(5Jdz)|K#c-sB*}#wcM60uaQ0wKK<`*C8s|Hu?T1(}nXW%d#IYf4mSIpDfo+>4 zEocTVs>qFMBqAG`-EZY6{~x0;fO+1KzX@<$bjpvWhH1rfTL3eMbd6G!*Uf>b|3@1< za?SfgAM-w8#2o@Prc@(opK3 z=sBGt_QNP9x-#Ttne4J^gR*GiQB;vl0;ZE9;cNjhCZGhdMZ{Jd2_0w{RYlCe#ne0w zy)24F%ybe}Wx4_?$GeG@Z|2coRjR}yba`J}^N!jUN00;>c&B6RrYcNVM5RzyLYI}1 zC(}G`VxeqKr8>)Wu2`eWku|0(u*&HQvY2#5Sju!I6WOLKoKQ;+-AFiVT80CTt1;pYO8a4cL(cBuS3|l0XODhJfMi7=1vr zlfbGgIsf$N54c|0ohJ`!>tQs&8+v)@mZrw4!^Y5{HE2w`Q2W|-+xlnZ4ey{^UV$~y zmfmhaf!D38W{`(an+daj3QO4f_|hgelqBP>afUtve5UYuFMLdRyj$p|yt)>|{k8Um z_^PfK)1|8DfB#HTSclY*bZQheB>Gu12<&)2D>^N0DqSZXlC?+ubZInw{6}T?&Ag`0 zVACiC>!#g9SCODoeAffVf92f#j`hslwUb?ochuMOE?Y-mVS8I3^J&rRnO1z>W{hfO)-yk|Mbp6c&W)yY8&)w<#|$Y+1^P%)ShS38LzOb z>7iY*ReIA?Yji_@JbLUO#pa-+9YO;1Zk3k)RkPL@+A}^!70PT-Godm-`hh>7PxFT0 znXcTkfp`YE4zZ!?zQbd@m0eoXrTZs`2@E`A9;^-TAKOlDFWmR)_S+wF_9qXX`hJL4 zgbjpRwgv{(HNy?|F|V-t+M8EPVvHl+BbR4e-t{j!eP)Zt?_C>lIjE0;ON`*+Vcf)iwUa8GEH>8i%C85{cSUmLwuXlw|_cFsi>c^Ke*# z&pkVO)va;sKLs&u&i+{2&Gdq0tBOF8h{YPnq+MCn#x)cL1WZ>DY3iDBLLwiBh;$ML zl>kf%xh$YEW+e*ns}RT=UbGa-62q~wS3TaBOCp= z)~GGfN0iK=$fP1qB}Bl5w#m00kjy{Yv1lH>Qznh3E_-)0v4!Z;P^qw_uCUL5S<_2a zJjW>_BhvxZA>7lVb?I*(_pPWI<2C0wNAD@)SKs^()cXY#WF3hHkJVx9f@I*mYDXFG zbc>$#8UTtwPNA=xm2zM3Nkwt`yiG9Y6EsKAsu!kHL+fVQ=Vfus#mZ|s!2Hg`*&YT9 zdprWCIwg8$Rd+%jr+}SI^0)*}Apa~ln$G<-0SF(yDSD?&sAY<9lj$$Y4Qnra{xdd1 zan6whzXC>gk%4jb%wxsx?W=g`xMKhZM-E*{gvodpDrUHg7N}WnEa$LPKmercP9p4e?h$YKO~yTy<_fNEKy%Z{%RD`S(SR~ z2dNGO8V1s<5^%|L0VfkDG3{(zVq$moWTJG+=*O=51X2{Sj_JgM|MmOpnQheNMYi<* z*@JNm%1BpsN|w_VZXc;OOJcu5=kovaz2>YCk64Q$;}xNhPNLoo1unmKt)AG5tY2Dn zDA+Vm*|^3RU-pmT{oU+OoKD0y3U4|kA!N4Z&Y&Xy7?y_T?aa6B{bq80a`B!Wki**C zt++ds6rC)>KlH_q&N-kN3w7=a>%bZ4_21-uX$tHVGwIg8BE!%!zlRJvw6{)i?2Wz& z#))0$(tIgu`1EfEM{NWfO{Z@z1+`=7BZwTg7LF~!Ud72d=4VcsqRt}tvnwoeMC5{Z zxGvY2k>_9MyjboEIV^LSA;EO_0S-7X8hpooJF3kMI?a?ZrRjy=M16+&{JGp8`)RG= z=tF`g0)9T1a$z+DbP89~1#ots{Ds?q91NMWG1Qqn?gH6qQ>wnR_3`P7O{lsOacL72 zIo+3Pde*PSl}%&rF%XTA0DX<0tL0pE<1*`%{}eTVx~>A*3Q$~j_^VcAf3-|-_Vp@# zhtINkcv$deIP!+iG!0Ycr%2>w5?X1x3w80p8&Nu*6EClKM(p9_c*dL5bx@PDnu0rJ zWjehiZa+37I97$*3;z~;)w@+#{*{kU!zkZ10ICq5aP`Q(W*v8ZIuH^_VfeZYes z$98waK!u@YHE$l|vAO-k-v^zAN9>aCg0mkkIOM=nV}*NkTD&TdQz(nSq6v#bV}gX`?e(TS@=w%O{auFWmi4i zp5Zmh-?;)STiokcH5o=uSUPz=L-g4xEg7y*md}#$cnlz!x8ZqEG^Twb z=2I*WyciFCt=isvQF2tyWT#hLd)W#q*QdWfl|SI%S1HE%=bUJf&?tBK0q4!L?a6Px z!rgdC6icP)$9=X3vqpS*X5l3o^g2M?LV9X7-Oj8;d0k$!?*d-fCnbP!O{XHoYr3+~ zUV_)!SO1){{0~bY9q{sdvAvad|M>86U(yqV8hkOI>)sc3XCO`qn9Dv4q$~aUj@aK` zksFWbvL0=NCc$Z!(oD|~NTKT9Dh}TDJp=skxq+QB(loxoinC<9zBt>P^HWtrx_?Xn zxPpoBf528DGduIRA1B;W$G4f|mMaPUV&a7wX*#^BeJk;T5!~(Hd(LfdI-RPan6^5vQoq;HuQuAQu1?#nIE4CDmjxL)~+g!wN9e`Hb1+!m4++aw!~qMqfA+r43lnefxD>|jnLoL8S89!!{dxfOO0_W$lvQ4*rPHlf?XRV8Y~6Mz!4WIcDRzF>c< z4)4M*hZDb5d-<@_V#YQd@xZW!gWq!dYZdnWwW9>lF^gTa?aKd>kb$brlBrW;yVgyw z+5F48BVXrz3AOfw_wwyx)$uEb+&*x#Qn{d{@y>Ym25;t|&hY~eqLIxyQ zOTxiR&5hq5Oc?(Cmhd%EE4E+4U0UCh_W+@5$sA1DERA>$Ji}C|gsP8WJg4V)CeQ0alVdin0@^_To+#A!8l zYo<~6=--iT@E)vn%{qkG>QRk8(qsLOvg5DQ`MQR*`__}B_z)QVilQ8+$FD--8{ruNPj@Vxzf4gszya+D0ZnpVW3r$es=aG_ZLM)gY z<}}yef1LVr{O}`x>;;VMuR?N5elxp#9yoboIUMZ5?v*3eE;6rtTJL7G((Y$GB0@Gn zD4rmROKicdS2fgbY;YzWR|ozU1lroG@HVwMd{aMlgtb-iMaJuzqT-PdF;y~c?!{*P z126hh1suZ%-%g+8t03$%Gg*Cp36}09q&w(|1V?;b1Y|uf#N~YlKerGAa&O|5?AkOH z*6(#>5hVkyUZkZ(O?EJfHFj&OQCnAyvV{zP#A_ZD&%2B-vwO(_F?ZBSMJ98HOSHqH zcW&@eS^kzcW)Z1&YrRpW2-&UlMm?g+Zu2uEB3(w9fg;tno*88peZ#ZS7_%HOd<|~& zOzsO04*ZaR{J#>`6@g)l*mXquIb52$D3+q)rC&msQ9{y%FW8v}V>Ofbe}{|qY+L`{41b?ceN{5mwTdn0!6d9K$~=OV483#>Q*T%EY}XTkdf?n|?hZb{H~XgjTgW}- zSOBzP$%61=Kldl;*7pLG3h$JAZoLulE1X29AY_TjK;2<@L!rD`)xcq#`>m{;ucv5Y zi^}}qH|5|6K0;BQZCEil%Ch;Ns0xl_!$&!?cVptGLH)_YUmRzhMpRAjhqRkYC z!tWFO#-W-B_Ze{_LqR+YkRO&hHZNlP+ArZy%)Vert}-xRSk<^YKJ$;D_<|W~!-Gnw zh4^yV`gGAk-amR6LqU4FRRkp-0@7S9n9~pYBGt;^<0(D?!;rg zTr%?)D`76^+vfxYw`=N0c8*)BmSpVQ^A7IY(lgk{hqhcES&>K(M)+^CM^-xDue^u3LRjXE0sz+0{sdtrM0lo@#ug5<^ z&V9925oP0@h?nt#2OMkFP4=s0jox*zyvjegfH~z?VQ%L;%A>@+nJ%N;)7uSvIiOTu z1`w$1l9U~CrF&MHmGfproz~~x70{4(X!wrGOV>`KOQQJLgkCP)_YmFGWq+9gCC??W zyL|p`P58;%#kbfJG%b22C7z!1m)(eRB(>BxQ}s&$(QZxY$?zP<`8Q`FuRERUt1JE- zHFE5^G%w>LQIz;U6S7;qj9=wDb^l$_9lT32+0goj*X9bEoi?U)pYL3ZK9;|OcDhBB zT)7#I(oqHoc6ulCU09yr|F@E$^P%GWJjwFCjD0cN<3-$`Z0F3tEf>r^*k}ILZ-Z7V z2ew|(I3P!n%l(rQ$`0PrDb$I;AA0}&rm?qrsKi;Uhq-JtKV+v1;zkK)W zskc;qRl_>zRR=746zI1aCfEVs%_LW~)YNe?QkN8FzOgbsfFpT+m8~ABrltSAooCbY zz>Mma3_cCv8sX1T!0hbDixY@niRkaVDqL$(!wO6xKj&>`F=ShM7c8n^1UZ*i|$Arb(sFh*(+NKCZ+FTowW$l7?x7%H2Ch1<3bVKrK z=zDD5=Dv&0YJVcde#SE9H<0bZr6&W9TSrQzJR((*NZSMUXe3BwQDBRRh&!`?VLxFX zJ=t!#B28LOJ!zM}s?vee-{`8UshxC3A7G0IuT;`Xcz>bs6)<2sGxD?jpq4Jd4PbKR z?B1&@@*mXFMWE!4^qiGF3A1~?r%UyJF?SO69Ud6a5+wuAp5kelx<&lwJw(fv3^;$! zcI-IQjp#0D%z7#6s(jedk!JegNb@SB%e-`2Rlpwf5DXE#B_DCkJW>vm_%JF)71o21nSTsNIMMZ< z#zJQfkK-s%mL&slgN|Hfw>}wq<|_9bG-~TzmCp|1v0E;fq3q9d?!})NE9qZ|cXv5t zhU0zbC5^ksB<%bVUk#}0lW}2>d(YNm(V(n}6(J3|$}a&45}AQ;mB8b`CdR75ltLp6 z1eL)-x83ndE@TgC>9y;|?r?)HUCc=6`LLXm9Pu>khQ~1HS%0?Q%HllJ;L0)Ivc?Qy zgT#k_9w|4BFKVV*kC|d_1Gpk@zF`}p6a86bQPJQml zl>ch8fjrS=2jLj6eI+;!dJs+M@eE7Vb4y%K$$?xHnW-Q-%4M>DGGDaVNw@b|6Yj>Z z`f*98qs3{_2|s9-Xj8{~+${R~D_!zs7MaYrjE#5u;a;5R;VqB^grFft@nmKZWSIEb z82F*bn(*hRejS;zVU5d#rPj!GO?%0L3NlS=U?-=^a&|M_?MZtF`lHS<>e}Avz4IH% zM7NtWQ&GFu_2j!2T;u-b{9ExV`t{M}JoY<-3qOlXk3h z3x3J2zlC?5Q9^tJP7?(F8bo`)irpKbq2-3Z)eD9<(uJ}{mF<~2R?@Pxs z3S;k0z+OxKF~Mn=zA+@(IEydt8@%=9qZy`&jt%uSYbtp8<{1GOas0gJ;bc5RH=WSa zqtnxF=ShYRMO+(o#B@+6GY5Q%+0&)8X=$20NM_#mne)C8vRhBSvNnj~s`7a1`Y)Hn7qQoVTib(C8IUV?e*0OoaWFaoF_RA zPVV9dP@=-0s-Q_!_nx%Z7ccveGFwuZ=_}6Jt-VIfLB@=OZkc6*jZ5exEX~V7?H!Go zvQ$a0&``_&!Ou9G zKI_aitSh~pI|_XRV?Q!*zfDkklA#$%CCfN5ZlZ)yM8w2gX_=-s|Y6zE62vPxr*$qRR}xgK|3Bnte(Lhsxj!|IvV@yes< zyszR9=-9A@?3IhnD9_9sBkgRQgZ^emTT8IZ`uSXLmAdgP5Bj~kT8{|fmB|2#ZQrr@ z-4ix^VRj5m+a`!8*F=T@<1tmZWJRBf=6=!G+hDP-R~VwBLZcQET-eLs5^L1*9={pV z#O3{p?zc$3-waIHmXfPz>yone?$!HRQw0BLnZ_#(>}-g*Aos-|@9>%)e4Uc3{`SW$ zr28jj7ffC*Nt_1Tmq>Z9XNZ6Tu1%`j@znE{OSYEstx!jn46E4nZg(8NUw`2pizGfH zx?Vzo%j0|CG2f(p1d}eMreo7J<$oz8h84Yv=(1ju*acy^j|uwCUG*(841CMMU)-Yd zxl}@y4AI%5zeQ=~FmH9>^%kF(9IcH0d6oM?R>wJdf1gf}lC>1Y6o2a&YHE{7=N58& z1MaAR(ruXb6CA_W+@-y+C4QD!lfvmpyh&4%okm1kV|W$U{rKSP7a|uUqhWHGV*kyo z5x32XPrIj{)Srr@KUDWU+C~jQo6-Fpgh^=@-wsW?JBFbo(&Whz!#&ryD~m387ujCP zvkn8*i>P9@1$9jI3mpbpzQK{s}?yh+Mi*X2|~q9r=d;F(5n6+ zOJ%_P<*VFq0Jp|cQMT9do!gaX82@}Os;U{}tdX$Rm|4XT7putQEOPVrHW|0~zEkeM+N8jPly<-3Y?A^3@6+c&=50&-B5^V~fu#{Y4pSs0$C>7(tgm;4! zn(81wIElB?JKvVkET`@Cb2#v`lBKe?v8uTHl)Kq4-YGOM%mLy(mt^OdCUrXHxX1xx zJ=?o!71omjXI>4B`#v;G4M11O+KX=~$3JgJA(M&i$<$hG*oN zq^I0jpFW#eOhhpIsVWi>w2 z|J5$^XgZpIU!a|Oih2tET(O%39gFJ-gya}O>j;@Z@ZEAa8IhrIF*0W^+e3xj{Vb%jtyg!m%lQ&AYQ`ODSa48*|a zLFg`_GJKLBw(}P$;aTtrJa)Cu9}c!N$pSa&;Fr2*I1nz8^i35(yBHQy+E?YGCGim5 z;&)c%j_!=Mwre? zL+rK4mxPK{G*=oC&(zx}{{9ceAyHDtLwgX&&R|sZWs*@`#~5^Y6do4HxC}Fg1`3sD zV3%JYD6^>}FxSuaKwivhQIY}g%WKyn^_(5f$(6eUo5_(g+g&f3SD)Wpp^(Vf9~-R| z+1tr8)7U+TlgSs;++s82@1QBMRc?0Fy}`|#oHO0G8&W66jO6!O=--$Dfq&ojH_R{U zNoQc6BWFUMNmWPy1=q}cR{D(<*wzC4y4qv4CZ|`~@3`ej2>m6ISqf#mD@C2WlX~W< z+;2gE2-fA6Pe}lr+WYA|bZ`hAy9@iV2j^TeCVUzVk6^(38c+$slEc zAWO`K*X}~+f8OI9>>&y-+mrN){T+mY!D#Hz%kq7>iK?U7(=>9z)J>=-4K@$ z$bpIXl2l|8Jp>#Xpmr}OMv!h5;K@L;doeHbMRR^=LojAS&6;bI7KbqunlY2grekJh z{5MB)cvD|Ob7s=sbx+&QT-y+{%-A#W} zO_kF{kM7hn9)W49lB9yOogu-L3?&08AKV5i3T6gpND0lQ^JpGjN7*dghwt-q(riLy zW(B>(NnVPf_3MK>R<8SaWZZVOuh{?V{eT~f@>rL#WGw&lE+uYZ9_RD= zUyajgm{|MNOJC&3XV{*ir(G_Xv47Q(h^KyfK4Kjl!jV6ERkO^R1QUAq_d88ZXk+8BSZDNotsqygqm5o5sa=GBvQi&sy)`kPUt zp9#y|egID|sLC1QCy9 z;Iy}>zT(xLezC;fsWdTfG`5HQUPN60BxBD=nGENfIj!0{ZBq|Ia<1UC=s%jr9m-X9 zeguxhRvCzMy2~A@JESwDq|l7afC%@u?Osd3?OA0aaKRAW*Ad*w0W}mGL9go$Cc4N3 z(NbkVEkkxy%^U~W|3?D3gR&l-T9dcl$UbQQ*LltI zhG`qMKPiXCiuLX)&_}6&K#UpK=C32~GZ4M=WcM5RI?>!}PJJLr3JeI>xte3pExg0J zvMHjM0ioSsNS5WmUcYiYZ4g$d8a)YVq_qi~2&8Ci!c~bRb}A#GtQbj%w@LB9C4`$_MFhh z`M@+L&f-PIIh^H5Yg>Vv`ucIIsLSzE{y?dTGv7((5Z-J~gj>UR>&91RW?x~iTU@oD z)nDZ=Yzz6cQwp`v8>p5o84MD(4zseG$U`?M!8K}AJd0_utPAnSJ&SHJyLe$e3>;+> z><{rX13Dzz{v-1OVz)t&eFd8eBq9_Kgb4)*6c-YO5iy`{@;4FxZYYi|Srz+9+F5>8 z%rjXK+9TU4P1HjR8yT$|irIw?!5r=I`@%G>W!q8Fg34q2rm8bv{qxNkKYg8oN-hK3 zO>QRwuY?)|iZKZ8NrQ?m1C2`Xy3_Icr@F03Lrw-9w>X%b|MqY|TAKAsOo|A)qBhD8 znS&C0M1=Q}S&zQF@u)v!2I4b$R)Z>>uU2B|cn+TA#sEz)c8I34bsRmeENi3iBQS!* z$O*Fr4Jmf5sDhJkf@GpcygvGtmI;7=Mlv+2XZVZk#Zoyf6nr5+InJ% zsZ#!;dSpPTu5d7)sM`ab#84_`fMx-K&t2}MQOm%5?+z%mPsOLj@u>1Rs8v@SJU=M6 z-T+l$b|1vK<`7jgc8IE<9k8H~s#iD|RiGZsoJXn-s%{-X&T{acSN+VvWDq252k53sUIK7|2q~ND*{91Ob}KW=k^>1qg@oco z&;EpjvILT=4Z|~qUXqJewkT5NOhBzF9I+99c2sE;NnHc6GaKn37pd$ZqD~pZP;zJ0xwuPGbU>74fE)AQc$Zyi9A8@(fUp$NKs2>Y`!P zUQHM#{UN-G!W@{wdw*ElV0@J_ePq_V!$rz7P`QHJ5HFORS; z1G#mn%)^>z=gel0;ef;|8APJU9R8JMdI7K2J5D#eP^B+D4op)%Sn;iaWECd)_rLG6<=NyD|_@p{`{Z4$G*kpW4IoYT?Lpw8*x`|`j4S8-XbmVOuf z5zWfVh6>xh>R4&st8tu?f$7sugb@7nk;lOUD23%Lw#j~fws>1Sy>Hf*zAd@*Iz5N8XAjRFX`lm`SK3sEs|pIm;|s3b|wz#B%9mvpJ8{VyB8dN=;) zxX&(dsp&cz@CK?f_pYJNtW0#wpZBXk=t$!I710Q^#e1MuUxFt_tl_Ozq{|K$GmXUTk1?v zAZG}hf$b;$fA<%N#g*7@-f$)rA)_50X6E=slaRGy+xafE#nse@9PLCIB|sz140tF9 z(GNDbFXj#Sr$=YgW`}SuZ3*k^mK)ECV0t2?OFK)A2ULYf6Ml^(1JVXYZ1WGFwifK> zJK6ePaEN|TyvA>5{)c$(cAvgI;)ets5Wjc_ZC}j~&AQ9#qlbhUiZ$W{!Uk+JAiOk4 zL$Vys#uA;u7)jYcFu!mVHqsJ}>oif8HF8yxCXi@ho0M#aJd~;!qq(H6bUTwumTAf| zFsM`=4mob2SVsnU!>ne$5)?@m3B1@4DS^P)kr2xFDL?apGv=4(vo;C@ z;YtQbM9?*ld|1*_xKJcpBwZz_HbjR2>dEZlPH41h5R(wE>0p^Sh4BlgOF2UiI17nS>u=r&eayW~deFlo+HAMbWan zB6~#>X-E#6S?D<{+P0(1;=3CZa5_!qk0fHpt1aBDmE(+ z4;A($K~)xTl)FjlLVT}qT5qQHw{`i8eL!T^$%Nxg4r|A$YbT(oFCd9FGfdk!T@#$r zq^7enFicXefzE<2b#4TuW2Ptgs>V7bh+!GXO_ZDgZp`AO%c^)BVy(wyjRK;^ zkQGE#Z6+|-#CwFSZ5h#P8j2<~hzE>HWDC@(azR*tswo+WD%m+=JZy?Ojg(4CP);iy zY*~VIr*;hBxBDLw2CmmF0I@J27J?vf)$3w@RjNCdgaxO!l zh_mvV^`~)}d6ZYt_#mEDn$cuAaUyl!+tXxl!*qy0mk=Widx|g9dv+=v_TcL!X7af4qjxxIK+rJfQMFq zLoFQ;BgugjP8>*JjWERLbs#pIIfJ~%WJJStn7_F%;lG&;q7q~2faBH&l_xQ>xc@~w zAoqiP3ohzYj*|ZjJkzI35<%>zvWD;W}2)0DWUKzbjlxa8yBpq?mt2h{UT}j%~o$mk2q^jsw zMOIZ+nOOxES?O$i34J79dp~iI`Np%e;!QIDLv*ZR#S9QT;v|4Mm<2Hd>Qb3jyf9?v zInd5&>6Em7M`V}pdbR0&bT%#Jfv9Z%IK#N-F^oQgXLh+nDnMf{9IyNl5Dubi=JbFe z&!mhHr^*?v=guq<2x$zb1CCoc82>+k>Ku^NnLm?+^7xa1YiUH8fksF;p!8T(&26J_nO;s{bN&)2&*iE}|P$;!Hcxqe@ zAZcT8OL{9HqHgR2wZ;xn;&vcKHWvpv!(Cnn#n~6-iJ%Sm{17UY3?>Q}4pHcEKq#^} zs8msK@N&NcsLh4cNW2_THDd=VZ+0LRG95^Olm{dECxRyjq;xai`|&lYg0X|ssM~pC zmGQJ3ElSpof>1=`4E|)Bt;RMgk)HiNf;SCl&x#zzsG{3rk}6008_J?IiV3s4+VPg&rJ%WP$*=yA8vS2r4Y>RZ z%@~VDRqI(u5|N6}q-0@b(6)5d!Uhq?wpKKtBV=GusInZ3pJePV zC4xv~pb@RX6RpD_$3G4#f}duOOdL1G@YLUp_mPPh%uysI0}*YR1E8CL4pA;t(anH& zlsGPzq3-fgR-0&DI#*?+Nkx_@GOEJ4s4*?lwBv*OvZ6;1r*VG2W>;%`KM*qJ3|H(o zs}4gOkT6w|Y79*AmJhZ zFj+0qpi0cd>#ve6UY}GYW_rvh_e%{k(oi;pdHA!EE#5sL>#Q@r0S~gRHyj8Zq@jE& z9W$T&mw4Z?aV!Ia+c<+uLAbg0x8*nQLfHkOV*!1Y*1dXqXEET}c24 zati@ng#2RGQdy@F(I(KYLVA;-_f_YzcIo_Y6>%3;ZFf9dT~kw{MQG4U?M+R$YnPAM zTGgnoR)+TWt=E~V#!adQXQ`m7WrS-y&XLvQSR@e>2B@lu?p z#cg47s=@26q&ZcK-p-_b)99o0DY|r88gGlKqobuW=)*}jZ%h7b*V7XXFGL4I)seHONS?1MS0DOtf0Eu+`!Agn-vmbje9+;#qK&j9Jz5;dm%S^Z zOk9!g^G%LfU7A-t(50<%tcm(gH-VIHeje_Mgy!GKSz&`TKLcWajZ531(I+4!1Znq&&a)($H2*2GzJfJ z1c3osR7Clm>-#>8NfhR6K-WUHeJkWaAJ?oS$68BovLTmU^>?8!k46l+{~sUyHM;;L zA7cZ1>{z{A!+;a@_&`fIrGzlDmaiyTfMpABWl1%Hx^0UMpU$bA>`T*R|}8#wLk0mpY(nzIes?GF8)^hf}_ha12?BeihD9AZ`-QBrs8OhejS4m*EIPZ7yvHO()wm-^ahyeG zih>#vODSFl#u!E(Xw8LcC%HHbnbRU?)G2CoDwLF!^jRLEv+u+%7)xq;-gg|4M#r#2$SHP;>-_ zK^(L)kc8Jm@|UQZu>F-s9SoFP^;jHh4dz)b13Xz}(C4h?;b{$B9o>kdqbi22%&Ox` z?6Z!HUlipq{BiceIj_(YV?S^!-OpsPRYTS}anOKbuU|uo_(A}gy-E&+AtBskOPhGP!Y{Vl$KGzgX?5Y)=cr4aUj=i-ujp=wq2WOde;|!uSrJ|?^mp9-roV5b zDqRD@_e3x&!m8nm4HYMN6}LODVZOFC-h`W2-|)WfJ-CkdY^veYh&ID_xwyHUMe#aG zt-XC}UDg!XMfIxW)pgp1u`W) zmJY%sG7GiLL~w+Rv|=?Xi7Nq_i`U#gaa{&}KbXgfB^d0Pi|c#_d>KqRnY3z{GA{+B z36`&q$}2td8Qu`#ZV2spimfKhZohMSEtfQ&FnJ72@K4C<|v0f*; zvcF89m&S;hQ6z1#De4)JVnyoNfVD?Fu(Mc@uB_vLwij*A$%tJ6ja;NS4!Ri6>?^`S zI8Q?WE9mM5FI|;2Qzh8jZ*rjScmo{RF`cdXqx+9MQi%qT#03Tp%N9#TT08!;5vDc_ zJo@*^Q>aS~tNV-l*cum|D8PRgv$P~^amSd<%VAQkL+sd_88QXtuvRNIoH^2lEDTZV z3iw)OxlYT+9V>d`2c`*^G_&yxfgslVQ77r(n6I_s zi{k%A=(E^t)xdGCHFJ!_#XII8X1F*ZOATXCEBkgIE&#oGv#pgKkDDb zDu-QFO}C((QuX=Y@fZYRqW4rmS$@T=b`H}S!~sibsgCf z+ElirWkeke-%9CG-L}7l-)oJ1J2hBup+=vfwXMF_8Z(D%iQ>ib7f9b|4dz>|5pQe8 zr)jl|z9Sp5M#Ml=r0i`XBfW8EhZAl=gK)h~WXB zQ3x&(-VY*rnx9I37nwq(pQxuC$}T>5s{YRlZ_NgTv^U5saN>&C4I+z8UqNYd4?$=)H5`B=Oekh;s6irQxEc%Ji-Hux4;Qd|cSM$e5#BPSh&REU1 z&Je7gsS$0^WU(mo$Q@U%u+|Hk+7{d6gj zQR~-5_%%GSQ9OI1!%$?N|A&Si{kGCwz5ZTRtexJ=%8I>d#;vxUZ{g-}6o&Mp#(S<$ zH>mU>!VK5;B=!A|5}z1g}PP2IbLeOji{hz8?r3hS#?bkxxraQ=+0Y`FxbW zNFTsT9C|leL%VSrw06~;fB;HRbRc!Vrwd87^}Pkcgw8I z_$~LI@d`evFNMA4@4Pba_d8ddeImV&AA73*@e!6yrjS?Wc5${r=Xll}=X?E5`2-JY zr})Y=#Q(J4c;q4*$x%5&6G=rgJ>ZO$8!ZY>wd_1fqezNT<`fTs%phvGt*a<>r@mAv zoFV%B+^K^DAh<}29L4ZS0Hm(oi!NUc)rZC9Wz#HfdPzFT!45w=N)qwLYl_U$+R|LU zjyv_;)f!}3GU8g&K5>gSJ}b*qWOVcqwa)uoq}-2+zDb|{&;4MS*K`U7G8T;-0Uz1;Dm*u}O7WasgVf=KzA3(mqX%8XUd{vVk9CbY zZ(`PTC}@D{qO@pIdagh5(%Ocox@(N%goS;a?S z;P#D=1)`K3hc>efuGCOPlhZZ&%=6_FI#ygv1vhzP9QjIJU!x$Vr2Nht&q<%9Q8a-3 zwERm2(HLa+lU~73kKU@L;SIc~=U}}xb6W$m{(EFEA~0p-YnNQv@uSFZNiM@vJFBQH zbL`$@^yiReJ$_b*5F5brWrDVYrsz7l#e#zSAqF^f*+JXEQ=^@S$IZa3grYXKE!d!o zsA8&sb>u3R3dAhUN5iZ~JH$uHv;!AHyyeV3=(gyLv24Ti9Tyg5Ln2}zI@M78CIDh0n__0RJG&J- zGg0fv7LlcYZhq)nbmlhpY#=#3X1`rzQduLP00riAuS{g{L53qOtFqiGT-6z3<1SJc zd%P3Y1M5+pVL-`wMqfIX`Su>|8@dc*E+}YcHu>nsxt{*xOlSR6{Q(OhtxC1j8g5j~ zUirXM+rM$5>ZGRW&VDAPucNil8nCunW47@_wEtR9rem=>oi-pZTG>{a;rn>l7Lnz( zA!PK;TWhaFBA9EO$XIO6hG4~{e?PofF+;4BrE)yK$O(ht*N^te@8`>h5^x0?Iks0E1nN;p8368ZR<|hpdZ)ImnB!73SG%GU#Q(WFZ10|xP&LVz z%aT$SIZ)hYY{f0AU`Cw-PpEg(skdHmb^{_xMU^?by^=W|eqU|SXs$M9WBJj~%>S7= z+qWmo>yV#Y@=R;(HtupS!5P}Q$BZjHm0}7-jM;z-PO;508^q}+kTfa?TyR7>fc5$3 zUiu}MtR8yyBeSjDkR-#e5_gZX=$C%nfz9-N`ilnOL-f)gwMmtfp~1$|(qQNvg@YtE z<|ED#cSe!(9-18G{+-%tH)dH_W-W4khKt z`$V+zE4xq>!o5jPaZ7I}OehsOwgboLC+gkE+elAD%(is{=s9I|0ohu!*mHACR&~e^ z_nE1o9@-|EegAtH=?tIe;^)Y`lXLdi{l;ZKBy_3|Vs6tm+yz?4jI&(g)_-~)v(KuD zTS2;Q`#{8K*;{O;h~s5jo0f-$M1|ZLnaYJ?eyQJL5KY1<-=we;P4ANB6CdyY7)2$EEDYFYkPKTdUb&-@NY&PV&LQc*2-B zvTK;I_q|f8&MEtM`Q1rP${e1AP@4M{_eoa3MUBm^!*fR@7@DggI$_0QXasfCBixv%>u zE18z&%{9u+Ly*d=)@M#b|3j}>cZ#f0dMqOwu#IH{#9t`|M18e@|6^pI##@tG(@D~= zb`HX3{Cfb>`TS8Pd%wRFxqFl>C6wnGaHYB_8&ehXbiT}u7V0LEg_AlGb)C!@HuLWp zK>TZLj@vPaz!MDv$%PVbn3=dlj{v8bcdi4>d(C7ejRLze8|5uJJ(`)xxT$PJ_&%(% zaY5ww=H|d3c6+&9Pl}wFA|?F6@K>f0?8{gd&wD5Nzb+X84*0V9jgi=s+M0F|Hzvq& z>@S&}*8l+Ho4KkRHZEvcVQ~f|YG{c`9ubb?P$iV0ba7)cTp8)?xv~_@_~q{IQs$Wh zBH=^>iT46XnlCV=DFOqfK>~yS(xxE-12pSk&}Ll>oU{wU({_P?nl3O=vjqlf*1$ju zyka0M2S$nsTJlIpRZ*iQO>m2xNdl~1wE9;IRi9wz2DWO1G1qA3cpkS+O&ruOw|AhaQxRJZB%%R~t(g(+)RJ_72VBtv zNr3@LU_k_Yfk6^rAmdlJuCQpzo`59X*pXluC{CRh*fM06!TXi>Eu>uS=AZm5<|mH9 z6<5gE?vLciy}C{SCMVHWYBOktJ4wuNA}cT=$uM}5DF8(+ViCU@29me~DM>BvO)q{h zCCsDlYs*nY3fO>`OOO^8x!W1?#q^EELrnM>+<-q0`+R-6`qr^1@ky5kC{Bu=`-Bc> zA#@lVZ=m;elWP^EyHPpt(nX8Wfc!)1IK8JD>?%r{Dw%&pPtTsw)O=HJpL0MRy(BgM z^lIXIFXZQ~^n|>43EZh0z~;%sQZ$mC7@MRd$uMw|DfdW5{1I!$HC3%+?d1!pDit+l zO-RwsZfs5g-j#w@W*&I@FYx#MT4=;QbRF(?~?{DVli6Y2?dlgM%usB}xn z#GSqhx@ECDt(RjoV%S40V`^EQP4Z!u4Syw$VP~=0FDH}4e&6*z7;MB!cMKrH3cw&p zoog6h0b)TTHa45A_T|p5C#Bi4*yq-O{?Cj6vlnTN11AOvYufHuXUwxjtxvuQL@{&9 z)bsX6>|)qNI`D&a=1Ou&cXKL6abFZOha+cgXSx?!rY9VUdYnk)dTOjVip+rOQx`~< z9ZQUu@!|)W9pNX<%!0!%iD18a^W~V*oryxg0zp}Muo$~*;$3eKy@ugtX{*4gF0RRG zVvi_-R;UNjnS6;Dh%5^aHZwPxEdldnj@i@W%|9sRIb(4$B%xV(uqT@%XBucue%MBo zEL|1~cQ9M@U^);6(*s~Gls0l9dq-dnKVWXU+Q4%XYhi`}Eof(==n)J#aAF{XUDUrn z#GfNLj0xko0b|Z643!vz8Rm{(db3Ywz-t`0GmndZwAxnykDzA~v8}E@Zr`$Y!r!ap15o z8sIsM#4<;kDGZ?b#>l4Ggk=yquggGpSxBX7#vpNCG>T&~2IKo|1MK2zS;Iej!2Bhe z{Am?B1%Po;G}eB69475ci=$Ds>)td%-*MADb|NgG2~#wb^!~XKlHdraWu-QN$12fP zQjjy~%fvg1q^9Iaf|I0{gxfL|Sv*Tl`{TH^P&ce&H7)ip+v=35!a3VQT5QSQ2v+-D zbg9XLyZ+_WM_Z!tjNGi!GqVA6Ipm2GgJw7V_moEn3@lHV7%ph?o~J3e=dQ%ucKlTU ztXdiaNqN>ZfVGao9f-bWjy`0OqyS7nv%i++M0s4ekCn18#nzTI>0xfIT@(oeNM^VG z^v>*A8u#dBRP?F)x8u+NEE^f@1Lu?i!ShUk0D7dryPAY1MMHD=j5)S1kag49l-W?C z7$m+GIoW2Mn-MB!bN4s({XJ;J^-i+c+iy~-n{mAHl+^(XI-&yxUIONgbvO}ik6mNY z_>8^rWp|#Z`p=s~T$lEMThz?DU6xHDfabj2x^&JQqZ3J(1JP-K0~ZF5G&#>)QAI{b zk#DUR0mW($*WFt>hw>M-9QX3ep0ZeeJRnq-v95c2_}Gf1HUM;N-1|fN+vhjNIZ7VC z^6T}#^wwTJZtrtABqb5Vq5*YONEebBqJD!UTm&c%lNiA-!4gb?fQgsDUDHjFWCoYr za3U5lXWkQobakLv$R3)r`xb%_20*RNFwq^LA`BoRP&7+z29n=q^5{s3){ywkeQXx! z%}mkHhw*67ig1AC-PjC(CI;x+@ZN)Fl_HvVU2f_heV4!P``r$je+jCrsAMN@&vex|ryt;sez0NF%IUY{9$R{AH3rJc)<~Zc169o15f4NIx@(RyUM$ za@{5}Zps<3WMVE!8D4Lyz*7R}tiKzv-VuT)>+3a zlRl2YYHUqiceghM<6A6oO|O^xF%F{GaRW6Q7)U9VUHSrhx|nGFbFhCw7%Cz}gx}Ao z0=`ulk`Kn~NQz~HSlJuU=_*_PW&LU-tfU6ITBs_^%8CIkaw;CCrCEX?ZA_Qz2G4Jy zLG(c(gi@rCU+m&Dy|8t0MC0pn#@I}mLiSOLaRw>3_1};dAuy0I8)Hh|%;vP^U{Qd= zF>c1m3>H%g1`II;gN82?l2JH}6c`xAF?ik<18BMeFo@|Z0t0Efz#ufGV4xaPFjxaF z226MbV9m#0b*10HllhaZeH988wbMen6Yq^8gRQNUBgfT$MP z637Jx#4!ScIN)HQT2krTs-5R7{7*TDK|vqN%WjdLL2a*YtDxR_!y$IJ|MF_CV-3&u zK`;wk0l~?pHwm9H6uO%NRPKl;f6)9B+O^2D+%J+X&54$ll59=6r{~b9UKpBuwIZK7 zNjl=CKEeR2QLlJ6p*Q`kY^n1B8AUH2zNDLea&4$cj(PeQB};AACiNJG zSy50oerHBSHIweCR~-LsXz^_y%UGZ7-z~XErk+{RC4H&eE-AXN*ay?)>09bJWWp46 z03Y<;@c08~1vRlpyy=!+)aJg_r~eh_O{>-8ZQw>NfqL{CXt&Eh(x7PPo;?oF9W}CD zTB?OkvM-X}(VK@yY(_?jJ#4)uv|T1}PLa9pzTyV_nmyfL1Rpy#^9_S=nqk_ba24JT z0bb~J8ip#U`}T4Oe875eX8X?Uo%CF&34qqxJL2nKiy?XcKv*)|9MZC_b*JyVHsJeP zG|iT}-kBbs_88^{`N=fQs9k&?!Dp{Z_6S?_g=~sphwH8)b5}%yzw$vu_8mBt=QXhb#|z@hPNy!Q_mWFhV&TcZkk&SYl^w9xrLch;K(R z9B-uE#a7n#01`PS7S`nzmB&?VV;R~_s=zwcqIREdpS8OB^(`?dRayNxCHrd-d$YBJ~PI)lS2mW!w{0mPB-@@E1M^^rGDFge{L zs~xgdd)l}dNR$)}X9WL!?lt#H>y(;j)^$v~0m^2vqR4^4$U{dwA8x97I`V`2Z+-Om zUAw|reRI=j_&p(z1OME!>^tXYxuT^Bh9;Aqn#M(l0~iNICwUK<3yC9sRUbR%1R_0t z0Djh9lLTl$rJ;{;MECw@i|6INqTdP?u2_Z3(Ez(IB?NEzPy`mOL<6$BfB|aEw`FnV@5-ifihiW*4QL{XXc^WH zBmZB=11xBl?7{p6b&Q?Ur;(SAgMLM2_x?Y(5S=+zO!$(LCPe{{xUnEKVhjsF!b@4{ zmweWP#OW1$8W3A5zq2J%(v-J)aMY#z0pCG=(Lj znG&w@+>7Xvs5`>qgfZBFYw0Vs87RJ*O>UoM`0<(s4N%|Y9~uAFS6>4~gcvPQV)!;+yf&_AUYilYN~JJxHYmrXGJ~1p?EZ+q zCkme2ovmG%@2zg1Q`vW^uY6l&QyhNf;*@i7;K8zOScgR_C^HC}uV zrv^@rk)4qLkWXP(=%*E800v~yzva2z_M|hA7M8q6OQsseul!z2RXY>Sx&9J^iu>;! zxZ@lCUGd(s_J1X`T$Qo8S&_3nuZ6kVB<^(KdHCL1&(80p#_HBP!BcDbG9KMCW zY9qSb&wh-l#g`1frEC@{^ti5jtR#8JG=O^*6dD3?~`;cz&05C`^t0D?NfUe;ez4luCC5M?hKd$V{HJ!f6sa7i&I#i{T$YK`hEtbj5Df^|z$Ifo`t#;u+l@G>KH6oP zbvfK1*l4_=Wv};p?;DO;2cppc_Z;Zp5D)_Z1OPH*R5btqUu0I*a)G3+jnqCCnfr{H zwYvyGE5ZnXZjdUiFG|pRT;)C_Mv|K{{d=AM02mn}q8R|N00XNVJ?`lV(I-8elIY3J z;$P&iv#3{6l5d7f*F5H4%I0hg+^FG0?6F*~Y{xt%BkFot4?-NQ%GZIt2IW;prx|N1 zDraQ|22@!2`Pghw!KzictbsLDf!I;J?jiFt07L))hG@V@tNbL?C;_&v@UaL6qig*D97qeg zIkQ;D+iS6y0W2F99~(QEc&F(metPQ)>gHbI*w?*xZfu?cT-_DD`!8u~=BQ_1>%aPJ zf3Jmhu~e7^=SE)wA9sS)u$ZX2B~x&J5!PSb9&=&Pfp-22W8<)MxSD-!Mty0#|uPOYjJ75`k*O}pbbTnAjE z2n{#}um%Q<*hFs0KCNpB@3a|@jg4&4thH;m%}DdZ?cMPWDy4KPG<90FYD$itmYPeS zPgSIc$Yj++VLa>){!AtC1e-&yiwj`F3)nH3E{ATCgHLM$P8de;80LV3_+R8#X8zG}psF`jOIb@%z*BZ_!MC@BB2V3VB?O&gHIUunR#rmT;@SQP z!sT%F;r}ju+4U0P`+A&-GHWv{5|_Y+Tyo7Kh7FD!$HXIJv(V=EFL#wQFlnF|!TVk6 zcQ5f5NztP5z5_CKgXkMJl|P+7TPdd!1vk6fkLCnHm;Pog3c01rtZSERGT$i{S1He0 zx5X3CF3`a7z+frMTj*jlip8_pgP)95BnXC;W9K)XU7#lA6$3|i_@zOU2aslaIy1%l z+1hi$>=v)FZ*Cw%@lK$!!SO<+;|L$wRAyBz-Mpzv0?tqLzN(;BFY-fTsBJvU}n^~S&9IZib%DV#VOxj$2)y0Z%aL}OaeaUE4UOI14+i{IW6c3+1_JaejN4;3( zAC%xY?Xpy#Sy0h7d1yR~*gLhT6t!Qqo?~w(O-)l#tV<(~eaem|;gdqtKll&^?N*w+-g^j%0F`Bvi9h3K|zHUF7{;(V#VYV-cxv=Wy+v|qy zOJly!-n|NqhwV#*a__C%USOMmrf}LnEdnof_969X%~$VE1L^dNlRM>(D*dKrw*3J zCrn(Ibwr_U-wb>OH!Fm}z;`jQ*B0d=!#VNXT@r_$AYXs*Ng}L?d8RkAP`9^_L@y?fG;}4&9CIU7N8>?61 zLQMGEyJp#k23>DX7U+;Q^VyFdY&Jxgc7Uz5#6>YTGQ%6PnBLJAv|!(Jd>^YtSLw8i zSR>RJu#l61o}Hh)7Qy?x(8Eu~?{?n{C<0rIU(=^ede%a9bX91(dF zl{`(0xT06s2{}*cv}eo%Ho0Y<1%=XsWU3m%kUruR#Fi z9;FP5+>9=;f4DraYy=e?N`lJRfer?h&~hrtQ5M0-DcdDhm)0C;PhgD5dZu16EkpH1 zPhMvZi~XCtP0T~)j*PO_BjGApD@W@SxFAZF!9OG@yv~q!>q(iBW&X{L zQ*-4qUn;$3{AhPBJkt*T45-?dP8%!BEfZv1&Ly5c6edTDs#uFEh@Xq&7tsBcNuP zDRG970i|QQTZ;_gXn@))yLKTwBI{$(P>S-d0h3pXQBkI=)6}|DI{0n8yk$zqSLQGX zonxUaJULMMx$-t~#hutP+D?Yp8BrOsDQ-JcOv)(+Ese)4`b)}_#?xt>>6oQ+b@o|4 zbhwFo2;B_5RJ8$j^Ktx~2?ff1KIjs_dC9w31CE`d7ps&iRzA-A2!oa=q{_P!C5j{1 zvTOymCe9nw*cYI)0&)PezhNy&lW(It_zB5{3O;W5-_qgj?6+ND!n5>h*$CnOex{$% zQogpr{u0}ZukXfkow1u=|1w3bd0CGt-1y1iwSFltTCaN z2XB{voU)vGkAv+?YI?$o7rx!UlI!xMKKdyPQGGBt;5c*t{KJ=t_wIjEkMFDcAn`Ay z0t4(zo5ve<2++^^sf-0VVbP6Cg>MzXeoQWbV0 z7i44CXT9~vjILsY@KrJj2nIRJq-KOsIbhhrFmjT+c0FTX9We;`rYkk;t(sP4Ri~w? zyM>EdCC}*TdEp5Sd%mXT^S4U?AN-LM`f3f z5!Etxc0J8pDI*{=ZHh@x(;aVVveX?Ynu;~Ev8+EugDdheOTq8#WRpvRiqjyV^3oxt z@)AOfYo|UtkwlvwvlEAbd_yBV=3$(>qyPHk0}>e5;@T3RiwMm0%~_fHd^J#Ldfbi`rX zdu2oW9=7%g*P+F(TwYRMs(#DwI1{9QImpkHyAH5`P&xSIuO12)OYRSRvmM;IS+b`C z#xcRU%!adJ9-nIMTttPHg`5R$ZJa`!*&WX%y=M(qtBKUsYSs1WAGO;hOuasv`e0|uS-&>fS zyAge;t_A6fcW729Ca$n7vfK)65_gYJmfbI|F&;*m$f26JCo>rMJ*RL0d92M?AIxn zTPhnNrz;{|%k|~l?H&KZfeJ4E3h71qGXk4Lac1SVwTZ=4wTXpPwTW_8+Qdz&v{&g4 z?#p{?cq=;%ouceEEwMhtR(_QK9LVjbG;cXCvK9IdKUv8T z3tQIWH+N0h3lwkq{YA}ZF}j7#eT{~lX#LPj(s+MvEckD0qF|T%J>7K7@$8}Q&GZua zo$a6>c8%S$S&0+%4_U6cjue5Cl>E&Au!y)g3Z501rH&VGZl!;){-JNy7|`%jB*uH~sF zfn1D&^#BO)L5Di)x)!yr1dKGWd`Y`qT-VIk{JQ!GcKhtz^YvUb(4z~?OCdDxKjrmN zzBMEu{yp$))`{#@n(*%otE8rH&~8BSxN4!4k6>n8f4Ks`riIhhrE2y|K}(o%H6@Vv zdDu@Sw6Lr@giB4KBltfo5A*x%TwOP(@Icl!CAq#(v8#RgEpBjgCHr#rgA01?K4W|g z?70-8e!}51jH@zk;Qq zU-iHH5^)Ii$0E@iHm{@ogx-aV_Drj6Vh985AB$*huI!ZMWm^d%AHJ^E|9Ql{g+w1hJsxSj8x&ey|)}H5{uVd-G@S$2o z$jy%(=(6J(XzVHa1vv7rIRE7?zxf}uZ-(o%k&onFGPXm3L~?<>73PH%*ST-jh?Ce4 z`qsxD*LL6DFWnOm5|bc5U$L=c|EmNe`t*NaQo8nbhEiPyKGExl|BiGR!LOX%d$~^# zmcq-`1N&~(W!*-uk{|M}9Y)*I;jr&dz!o6`PBG~x|aXm;LT|qp?!QPe$Q2;JsVN;$#4H3eh$KqXL*BP$1kq?q|I!& z&DSwtu72|ta(9JGFPU?yqOVi)TCQB&&rUVQI z>>Sm8L1l}Dh_Q?Sg0&H1yS z)3$Y*TSjd=v-abKU4~SRX9_r&v>h~2c3_O=+)gv4puX8A&YkXgtve{(yWQ<=MU{Wt zxLaOU`r^XfsEtaM2Xlw5=wx}P|IU3^;co3lZrd*V5k~K#!mGGhwt3RfV%d;kvgC6t zcR>~i z?sPy3Q{_V@8{9RHQ7aJ+zA#^Mf_5Wwye!%Y+ecMl-3{3?4y^Oq^~RwKup85XZRe~M zj2YM251(WEPzJ)Czyv1C7~R4Xn`biDW`LV3;ZjxHCF(_e3c9WV9}p4YDryEl@j`>t0T91HANq*npq14m+; z`E+=88*hLZf#!h2wl`;A%NdxT9q(z1Zi2~fzby_Y#>~2{6vjQ{q8-C)Mbk22vI-zIK1@<&0UG@%R-P#?|67 zKm@bgWtLzJkzCis!s4eZs}p2QzcrrS(Pw%JdY!b+S{KheBUJV!b1{6)8vFBHzHm0i zt$Aago<|pH(b)EB&3@%Uhh_EgE&q5$3J7Ok&dZu-EG7=QHjedc+*rZ|zv9iN`%*+y zY+w{0w3u_uHv6(*?)%dMMYR8Pm=n~@6ty1JVzeeu%o0>UYw9XySymAah|_7ov6ff# zA|-tGh?VSO(L4j#T5a?8aE8y0s!w6*v^ovv*S~}qd^s=2XT)Xcx+;|2BeJI}Bf)VV zhjYY-A3o4RM-ytt19GJ7l+6*IUFq|m1vFal^x7t}r!#qEpn9dj&LY?P z>obsvWWK0Pkl~tc4s&)Xb4m23WvdbQ>YVFfKJb8x-y0xvd^>J{<(O65)o%#UrHL!Sv)3kY$W5?F^3pe!pRe+J~(7R z0l6l-lRnPbD<1vtx97rW3CZT`XN7SkR&a@2(M~&Z zjHy{PXcm)8)jCkzcSYD=HUB518fIlZPc@^&w3*l!^!*r7#XqjZCG%`4zP+dx4XOT%_Mba_jV)pX3$s2#kep> zE?zUu`eALFDnL}VnuF`p#^>ECHFPq3ghQ2>t0^GIbwv=}%vY4A#Ge=9Pa5ApPqTQi-@^68fk5YAvqo`dg#hf_fF|Id?lo^FvMD z&V{vOM{Pel(rWbi?kKnG47TL!S-wkFiRxhHbiQ5{*xyAfRm~MXUUze?oq)CN`0(5S zl?0SGKSGX_9a9DZ_oNvo;|1j zg)GEp;k!F41LfUV>!-)EN9Em|kZI}4RI>A)BgR%% z*!xKgO_p^fWhldiNbW%V#b9V;vss9L?&LyRxV1`p%I=zK;;0;>j3ENNxZO=Jf5GiJ zn|pasJ?SRx;nt(oG{1-OQ~lBuLeN69y1C!}Yg;j0#=&`a0>&wGr@-QH>|nO8iauA# zh%m-BUdK^q=h0VNj)Olo)Svxo$J{1@9$`{<;xWsp?U=Y^Aya{KoRTt5M24Y2d||qC zH;%!4!WM3X^kw`?p}lf7F$gKqpNp8U2t+J(H#T4lW1JTuAS*!|Xk5%M1Po~bvd!5Y zeu`#lyt1B(rqo{Ed|`b{nxuMB#)8UX=4fH&XPstJC|c0S!9-I8Ze+GGxWTLE%dT;P z#k12oF)DrGxhck=@mCu+;4~$5S3xWZDWV}j;#tQaSncGP6`(OUIGQdI{5j7K+?UMeNv|%`R_sVLLWv z%&q|xV=<^r`0g_2pIPsfK>}HH1d}2Ps6L3uDfFjtULs#qIJFd9n!MV*yhpvj!5hFU zUAdc6yfD^-s6OkVmmXrB@)G}^LGzh4IvDiBm+xbK!}WWw;(P6~WuH^L1NUl4(PfVg zrBkJ+p|mVs=v@hTQ+?OfWV!5X=a0QvVQuV7`m&Q17j5315n?wi{CRjR$Q7ZULax|0 z+6n;ZaexdBg0=-TGuUY*1%KOpy*cTTzp4vcs_(mh`VaRNFhwX_HR04-5_{K^rTfx? z_9epov${I-bU2)!~C=b@PyxGyo(Qz>ts@jJzY%b}L>|VB;c_51zJzS$dv*QW$qIyvkWepy7%IP1^01XY&vT2iWo>~g zH?(ko_odnzB6!M6MnII8l3@D{5stD8nI_Fb?VxHErWQ zAT(!RzIGcSRNV%8f4la1`ELzvg`jE6<_-tYN?6sGWLl%VFC7*u9hMq=5PPwh60M8L z0vTcgFvjkJF!9*9%mU_!*BHECu}PZ+l}WdpStg=;vfaB0$34K^Z};}z*Fn17KHI^n zFAbt7ULr462z3cK&DV2d8=9HG`ckr|`OsUqZB6-qI`n@X_o9{~S**!#P^fum_I_b{ z-!S;*KoTWWPW2}LW`AJ+eXs2{uglOhws`4?ynWxqJ8`!yzp)E`iyit)sj4CR_TK3Z zN6kR8C3INzE39;X+)Tf?X2$!ZykI>4Xe9Qi;n&vSvrU3S9A~Oc9I2E?iedL|ISTlJ z7UFCxumvN>(q@D+Wn`Bq`DofSlkIS3uKP`0y9m6wx> z-d>9v)n$0)+2iw?d*YZ{IV&|GQ%4_e{>4mkbVt#%P4 zUqXy(xo=xMU%_!g*6+gDbx+V+(+CL`hz+5a$6r#JRQ8f?9>Pgezx8KR>%-7IVS_2#KyoEx zD)${l$8ts6BbOz#M&*)K1@tH^^%CF=*V}$Xm~fbFn6bg~LuVFvUkZ?M6cBkyC`RYq zZ2RxC=lncA<2nV58o&|Lp}mbk3=PLZ5khu`J$U6GeAOHD^br?u^; zic48j|KAqnQcXhDVg{9@M3%i&sMLVvA*_2@1_$VEsdRvSX4BJ4{PJ(mI-JI038ff| zS;oQL$~YW=ASh}H$_B{EEzZMw98Dh#DDqAdcGFXUho69=v2(;z1}oFqHUaC*25j<( zXo^jbHruJ?5JZ^HeQ69*yhIAA=I&L{LB@ueLzoz6>_H&3TxekHgwg9K?#dqD%WoKR z?#wteb-1EG8gii>b&MyE9;z`|O%V zM?Pc?AqdEQv}D4t&{i{mJ9JI8aN48tKrX_d&QT?IIB?s=v4(7uvd1MN-+NY|wjv9%kkvFdR9B|VhRmLqiB^5-{nkc- zS^x;cMy#%EHUw9>L1JM(9Brv-KJ{w)O zdsJtOrYdF&to3WcfYLUFQqK4n5yQslk_sJgvZA&^Ty$0Hti9GMfFD%I)9Uk5 zB}9FCnjVdcrbE%Md$UasjOdRJ9*8Ol=*-%u33@y)-l!|vt``u&jt-{<381WTW}7E{ z;y9x`)D2*bxcwOPWM?P?9Ye7$bA)S&$#N8l>T~}&(nmQ!sTd*qqM%|hvrW@JakNn$ z5l6r2*EF4zVOJ*?2q~~b%xgyv_#S%;**;SY0ldoH32x*$b9F>`BkNawF zB8jT-geH^QAW*fQiVmlJBJrp`h@{!{{^kS~XV(e@nQfl*h~$j&Qb!jo0g*0%j?oo# z6?0{erl|*6?J1z=k$b$_#CekgFjF`lO@uzP@Y5cVZH!sG@$$?;{Fy|?+TAF9A_=HI zb;SiMfW=G}7=OdY5rxZaH?|TS&eom8iUFsoiQy-tCJiOKtPQGm}a>UMp_MLl#n}ZIM`1P2AyXP zjS9Je3De9rQ2RuKMR`Xw)uw|uc%qB0lPYN5v5!)uB20BGWSSBLummd_F<{6@7Ft>j z+U1Q!b2ybf1{?GVDLS9_h)1IOCY~zS>|@OwKFozPbUjh}#8XCjsXHfJCp%~ZYh=^l zf-bEDxv;~?lswGFyHj&Gs4AS%wu!xY+0Hn0#L>j|j2m<$ooVdWQ@!3$HMnNqV^tc6K@kaj`1L35>H zT#R~30_O3-DAVcY(+!o`uvIkBtG++m22#eRCxV-&xY>5P^BU&xWDasftg)H!PV*0LZh72bo*(ri#!e!8~q;`K=dsIc4 z1zYYi5(1fRM)q2S$|G{ok9!)8Gq@E=PtjvU+qA~MNs(}E1~w6waMzRz!~rpQoNA$M z62UIYlr&8LnPXc;fVeTqSm5dksww?UbUtLvp;mp2#qJw*W#5dlT@MY*&k;t=3y z&KheFX}JXvOk9{-B;*?90l)Rh8AOVnfwsW8HW5|MyNpzFqrB@yRpShqkQ2KJkb*=& zQGFLk&Qf3uAPO0)BjPZBL#YY*dOu-3E;JYfW=5X;Js50GOk<>w+t)$(P?H$t+OkSzidk-!{O z7w%k6m&B1I000^Qni&8vwjyo)T)Taet-n{2wq+$bcW-TNbL5w7jU}14Q)*CKV+LGI z00Kf>gg_W147i*T;6ecw@Ph9}g7|N+?ODyg8||!#R&Q&sSIyBhE&|(YPJ6#`3vJpH zby*R~=Gv_6g|7YD)LkrVitbM&6KC%H)>!GOf(FU9E4LDrRnMhtY182}O^GV*;^|gb zB^{g!BFR*LGWQ8g==(DbyrHQ<+=+%p?V}m<{f92K2`V?X?E_%NUh~zYG&JEeG`Ih3hfHbME`u zz&;CkH;a`lsV?+RH8ISwJ4v`1E@sNAsXO(E?co@*SC%wcL}%jC%f?MpO;r+C`o2^B zGkW0yqGmyqaDRA{TcsHuGM(9wsqivMT~Z!NJ$P@KeuulMbZO69D(mWL^r zoJC=z>}l?^!{92>xu>BKhvABv39+njA>anCL>vrUxsuIIj&d_=P198_&cbA>3ok6j z$JG6ub;ujSDR}Y5UeZGoE)W&Er!?YBv1C5+)h}!}EqyjcrhfTtw;dXCqiVPia8^qj zhk+Lu?gXpp*Ue5>Y?iJtZY+z@(qTYG{>HZ8Tl4jSp(IKe5ngbfwvCNY;!3#pSAm=A zr?#8JZfHamsL(o$7#_Zv(aLaVe#?2D5)Jd~lDQUf_83=TLlj`pt=%zsG zx|R_nT3$m8aF4RyY=yMK!|) zjHJE!kO%}tGX)vXN6yktHUx+5zyom;{z_4yHz)Kq8|%_$c8L}3<(}EK1+jv) z*>;P!o5*yUg|CPmZ82kEmL;kP#uLZ^%xwq)hRAl>jq@rTic@*VCr#Me>xVn4`O!UcrNojBS? z;1u-Sb*JG9`C0sTmGYOc&kDPTWyiP`=QgAoBb0EBxUCe{_uv)d`XvhhnG(b<4pU5gN#U5hK5d$yYWY^*G8Au|*Q02fCo zdSqLRiFNiv!vUoLAaIOpg>q^}^F#wu&v6L1AD-GR_o%eTK>0q~-3`#tE=Mkequn&Z zRx38U-Dk^o&urLizNA8hQTQ>c2E5(Yjb^gf@xuyUi5uu}A#~Gm_v;8WA|#e%Wcj-X zA63Q(a%*X9Se=tCZfW7sZ4~VNkrCUnO){7i7OU{=-k=8`tOu?2{osf-{fgUUll7Wi z;X9~CV}pgYfQ-j7abEex%vNa#A>@X)1maxjm`q53#KYb6jj9H5n~F_KpHrr*s;nvK zF!RqWYj_#1oTwK7^HIXtgMO^sKEF#JbiB#0&_mBC~I+fS?q<9Co$hShqisL1S&iuS4ECh~s0# zL;^M5O$rC)m2_+Fa!7>?uu!X8p>gA)1@-zb^gTWvK>UT#}uRH9Sr`JVconznK5 z3ZFkKYX=z%EgLbjyL%zr$;(+t9jLs^v6$&4F3;lW{jd={9;u|ml8icRmq^|vR1rB= zAK#WmQTFyUy)`8l+25?|WfeOURn*We=KER5mr-jctSpn;DCH9TXz|Mu7_ZM*v21^W z2W`L;`pH&&>{8-Cb9;N_3~b6a4X-h?tNRGi3Lo+*Ys-rZRyqq^nMGfrTR}~%w|EZ2UtRTMYu-J6aes*l|67PV+LtVpO!%|VohdZoVnyd?%velh z6~Lk}k>_)Yao%u295>`xK$1A29r4$@6gks4-sb=Po0${4rB7+l4Z52q`9ZqGP$#-Z zy*4`Fqn0Q6c5S&EhkdTH=d!QR_`%GCh9C)>*MS) zD~ih~h^0oX9bLsmSDlS6v*O-AYCp?6)}Q?GI5XKzOLQ6wx{QSzhK%iL`_|q-%}wl- zZ=ni^qyds3=&@Z02|jlR*ed}1&1@$W`a*^KsL$sN5#N>c>LA;9#iSaT5R2Olta$q< zYPL&E_&PkF$b0y#Gl4)J^+$xe2ut{R-c;Rj(YdgM=h4Uk6JCgf;)!1eVu}Tjj`t`1 z@P3G2g{z2{*LrWFPRfLGsTwnlgR{zk7RkAX@;D|2wy+BuPa!rZD5LpK=5SN|;Ud}e z>%%7`3*FIA%yuWdI^tR3`iforsLc75!1m~QEL?;0?=mZ%%P2^+MyzLDWJPrO6{mTg zWpvQeETybH5)-&=kiB~e64FpEpYY_7;JBBD*9`fccqIc$yvq39P^YKviK`pb#yPe{ z)PQ1C!_eONwx-Xvm{lbLuUqk$+Ubtd{G>&psE>$nxwRRa5Du<#O7q?wzKNweDSkbP z+W0aH{RKmKwd;)6q~JToY0M-&l*j%ZLd+ku8I_0=f|PAX+k_iT*nkS34jL?9Q2sXzr0c`5 zcWc8Qs?>ANegf6T*6zsl8=u(^`G!39$&%DCBYaqxlho2-dPXa4%LWUbhjqg?%w&Gn zIAXQBK4G_dl3(A&DkE{CwKwAk@qn7gT{}H z(Q6lZKwGB38{NdB6#nm!^$lqH(5`F6IVaDCPf85DI_K}g?Q02tkVdwCjX~`H6ii)0 z=)3dU?3_ZQ%ok1>HNdjMPT4jKA`}-cybi8P#j>F>7gw_a{msl#xVVCUzL2hCR|a8` z!IEnmux<_J&93=~wM}E`-Dt~x$!u4*+pSX`9p3nv{uSH_m|3dL`6L$H1Zj}cp&T!D+(_$fo8(C} zyUuxV`*6m))byTxtQT| z8w+V4vJCa-xg%v@4ejd2`wO|B+&Nu#!W+rPC@XTm!11S-Rn%$LHR{YAhl}l{m=(P2 zRJx6YosTiSxCEbBp|l3BfP4A<3Q)yG?u|UduF{YdUeZm7(rc{FL6ZaJi7weK-~R6O z>&#?@qBmj$8LfQh z@7S6T4V&L)lv^@-Wtm`3kBaRu>kCd9nBx)BWM3?tIqx5vfHMVm zk}cmjS|{V*`wXzB&aWbUHYk52g4LA!upYR#a>J*{0@DtYA`dcrdM&SU%}QTrZ-hmL zfvwyTeKx8-G5r%vU>DLGr-G2pn#4byzbFEo#Qe+>Sx8$hg<||K7c|X`UAo1=oJs&Nqxu&ae^PfHu zi-7+Yd>A}qy=|Mwa_Q2vw3yVpc<>o(pH$vduexd32?qcteB9b6jS%1&sUHIN30biA zC)lqUrVI2IVoWmD2lwEdAZ+ALpapMMGX&NoHVJV99paxG(PI2(p!x58`bRZ~0e)2H z3W>Ns@$9`W8%F#~pYZKfrLge9;m~^S8Eh{oJZ~J$@e0SS zYmhujp@9&|CW+gZFE=s6_^w5xex*Nr{e`Njs^q1wiEYH>zbY%bq{g2*(%6g4Zs8)2 zS^YV13CAAdc9c_=_){rW8nePA9x3DVtEx|F?MX*78Wk>ipUNM=buiDt`;|X|3u2yc ze#AhtVg$?%?IR69IkC9TvF{aZps_IMlQkR1x<&J6xz*;IUMTaGdr#N$(5m@1^Ea0K zz{B+$%dV`?K`+UP8S;;NP#e{1frsp=TeL%gc|}F0OUgR@qj+>u4?dSB7S* zs&dkGw1SiZw~`I@a^=7@Nm!w+=B~^uC$iiliUhBwjq^_h87KZ-D;njOY!oFW*u3Ud z;N-%b#h@oNb4JuFTskO;;9YX!lY|2};S^3#4jT$<#wzrM$K+|f6_CqyGQCUG)QUcu zx)yyTi$j3w%GlrhTm4JUM8m=0@i}>d@D3l|WtCU-6r=v>Z!j4rAMY|UBtSoD;V2m= zU+*$Z95T-?Q88v2K9CkV(sW~1?MnJXqti0P6XFxw7^A5 z${4sVla~m`B@A2(af5>O`bRfkVdrC$Fq+nT$M5}IM|u*jG{8~e(*9V+6`RuhIyuJb zOIdZ;p$K5OfW%zc@D;$rzyh2TT&-uU1vV3`mvzw$;7I`s7n3qv#YqeVmy%1a`ajbb%YyYQyWQ+Gba>`IOu3$MzJCDrgK+aXDiyAEYYh72m`#rw ziO#pR6J7e$3Ix?t#McsycsrPO}YZ!K`o-^aYK?Q3NDzbCLra z@yQWfEf6zHuQw#a)q=nr!`McxY6iD8W4i9vXCKJL33Qy-DsgMQ8;>YAU0+3?S_50= zczSq@Ak^7_f>UB0kDKP4NWw{aqTorGGljUCvSVg+JT#d4ObYT@;Wqrz@O9vE=(-32 zv}_5sDNc+b5Jz%)G(o0s(#-q9CAq{JF7)7CV&+_`qL`Zv7pAFG(Q)}m8ad?tT$g_8 z_5Zji!1!Sjj@>S6<~QJ^FY7Ulv(URl*;c8xrW?!7<27mppVXdy9zdwLO1`lZ2?#|* z6z_~B2#!g*1HtRML37f=G$Tvd*ICqiM?Tm@;JQkV_)&USdE1Jm>-D(Nd$M(*D_-F9 z``w=B->g~u-F)xO=&=5|xfz`ydraAvC1-{gLi0u_WOUL;kdA1;HwNS}+D_PM0GoxN zPpyciWs0x*z{)czYtw)ibSYo1o^wD-b7h>-!lcPl&SR=dLEI*tBBXVIlLkGoX;9n1 zJK(fa9GO5{0D8%ZY2TI-*6!LoTYuP{FLcP^I(>0m5wK~mB;XnAx;TM)xPby74H9S_ zNKK5gMij^Lh^NaPR$bUmG@T)jZSkmFe0S-^#MA%sU&xz+;SAp6y@_&_D(T265g=P9;qWv`+F}+k_%gZ1!%kf6(;IEB|1ucy;4L<$UQ2339iF zJa%|E4!RJw1d7v6Iw^if>=2O>f-qjxN+!nGSAtAlUq3TL$#7|Zw9qyJJG6nb5l4is zco8~0r3ehfRx+qb9RQ|aE|Myzo;Us9&@ofptRRvBDanMd5xgwkkM(8Vxo55z3_*X-hWpwUnn>mGCj_zTamPK(7Rk8iV8lIb6WDm z!sN69E@chxoNx&Zw(20xYt#bdAyOorG?dWRwn4}}n!u3WUj3!J+~3r|-LU9Hwrb9; zu%v1k+rK7BTYDa`4aKvYiSGmE${kg3k%0cVK$%#n9M+rFy;odFPTLh9x!I(^7AwFp z!|+5xQow< z6bxL$mn!2@eckvvL|NfH+DZWx7ZsGir4+=23q>JmxWq8JBnt2#RYd^iu@j0UG_N%% zD!R7f*)g(cJA3q%0v*K^;#0#lZ91;U%NK=5iCCQ5-iT})i*lo1^;LdY2Xm?^&R=jj~fm~NWUwTu6W(yVYs zIh?(5>b1p)fvhbh5t+{emv<2B$*fZBJP4v-z&==WC+qqd@X#U)b;-S8?pl*}d`c7sH;NJ96?h+nIjd ztm8In+J3B_cdxIQxbq-Ymtw~DF1bzZE7c4D^0*rz{}Yvs>Phpz)M?Qyue3nK5L^RM z=(Nr~4}L6^oWYiHm z)M__fCGn0gOD4O`yr#zB(k+E`li#9O5zbS6bb*t<^6vf5c4M%cH>X+0>OOzjj^3<$ zNg#dWMg!*Z<4>FARBJanaq3)ZzlGC_tM1Ncv;1nand!V^a2=ifpPs)|ca7bol11%@ zUVJ*YBoDYV?u@#2{_~fev+H%ID)y%SsQYH`!NaykgT_1cgAQWsr|MIhq{Pl)yd~!5 zR}FM+4H|d(7U75ehF$=B=-l936VI~3JAFGQd5*j5WR|XZ%M6BJvY?a3cE|OT+O6{E zeZqc;Zh!K_asTgKi8t`J5Nai>Zp9y7bF~Q~<|}La>}nbM>sc;x|NpT5T?p8{XYE;m$e4w7nxAZC(=_$i$-h9A3IT zv~mN|cl#&XG-24CIH~)Cv48-!dX7^K@l2&q-dSI5O2}{Z88!B%w}TY6dAiSsr(k(# zUuQThTiQ%~RAiW%n)m9i8@+v37s{par%}B%_5SZ;)#=)Ja~k;8JlE)&{04T<#{mxC zVSJ27$Xl%s&6dKZS>ZbTW>8`oxDyUw z{03L<9f1_WrT(#az>5q18AVmsu<=+($H$pCX-MA34=e9LbLRP|9h-jYQkMya3ulHgd^Ucy0Fa9ia$3*~ zTuW}!21_oJ=El!sm3TXU9koon<3?z<%7{hoP!>56#xwdnMQ5ks3NmsY89N{x*@uCl zOWxN6k6yTbWlxF~*Q0@4!yzjWy>SsNa;;RW1et+watmU}k5#DTV=n|oThc#1^S7I4V~SLdfa_R&NAJ`#aesWIPtMU0NE_bAhZ*1{#Bvkjp$aK@MJ*LHv8SzgSG zEOzjB@-OD~W%uc{vE$fmP6u#Y#N;f6dKt`7@88N6`(w_eHb)_GbX@+nSUQ8keHQ>R z9=sm-<&*i}2v2=Bq(u!kMVbH5bRA0m44AP1uOp-?s8JiE3{1zMH1_U{nD<_})}Lr> zRf7IpmL08a{X-z415G>BjUhIo1VC|~k6rJ;37DSn@1~_>eyu+o(>70z2b||;egSzM zKpaSnDS$EU4f+s4`CQ_SjrFI8w%7<5n}$fHfNPL5yU(-Prnz;g zD`pr!itAdzEACU6U+YiAX@#IbBgX@sNy0OO6Hg1`Jcc7SIDdkJhKD~fGpxTLq$PGi z0|0Cs5XK4JhAt-p;*o(cJ+0*?t@(ZaNI112A}B|85*N@RLLfQ?g_0qu;E+{A_??WfKc9S1>$kkbUqfeX!`VW zX+gK>L+=q%j0cRMac6`cFoH1olRD*M>Gh3<)3J0=g7{Do6nRA!qU+juhQ|@Zf!JV$ z3~?KL;z0@JV`?}dnJ6fAd9=~n2EqZ16C=nFjTDapf+38CxOo4rkEfnGL5W`|C^LF1 zrx`$S+K^7DZSVre$G}LESA!PB`{`m0`iTYz`H1>l;pchrN*-Mq^&ly|CP@y6jUTse zw#R~vs%}2zbLGkp1we>w-BkCxHYN5a1w;WT18heuYJQ6a<(iLOI`RYc5zcU<5rG!bKwr_5r+Vio@P88I*Js?1IA^}DwcD_lm2dhVRwTzEHRzXePW1yd8 zsT8!jJn|&){Za!NO8g*vb&@zcqmqK#M?p2sV=YZ3E1{qd-Ih2dx8*1Vbdm&v+Y$gg zk$@}ih^qY^3v}uxxd2dbzmmlTwpK8&=R+&G>{`k+&2Dcpuf9aIUs(F?-?&VaTw>C2o%LjoKTlD{95Wu1WdZAj3b4Xy<}+}%Zm~|- z*#GuxyL#2|&$5G1gcmLlCDSY_)X{af2|*G%BFXb)0k*Lq3AV@OCAfF>=H|21Gw)TM zDKPW!Dv}mC#0l!ajiGoSbOOZ%r6VDM?T+SnkdwW`?{J^DPnMScnd*5U4>WHc@tQg6 za1|fm)WyS?3^3BKfg!~{P50ngFfIqDIZ~*A+m9pSI)ebum*Kt2BnOfSC6vMWyWFRP zDb4#QOHiK#%}qPys9g%6b)~xD7(xq@Ysyjj;az5!2PSRS^HtGAasYvEj%ie5yHJDj zjwl|lI=~V){@24G``?e{OG$IjbE`%U8OA8a6QOu>bEJ@*4k5+S)L_UdlDnUtw>X^g ze5$Ae(R7Ie$Rna^fdfFnox>z0d0LZ?Q!_w-LEI4sF}04AnsrZFC-S zrHG?J3Y}uR`+0ftIrCgqQAflx0Ntg1xZf?s5XRobh8Z+V1MtI7Wa~x`iq|ShGbrdG z#c*1@f*vrOjynQN#v)*jTx3Z5wsg6>Zv0^8Hu79i(DKfAKpR?*ZHV8&J@HZ+`=dCG zn0wwWepC@1l7=5*+B{c{@dX{A;M5 zH-g5qjv5aqunC@n1U9%U+A?GaE+Pv6IsJV&bbp;7hCwq?-*?g!6hoPKQUU!aoW|Za zxEySKj0)XO98A7uOTL3$qS7cjQxuatO$AjnQo?}0HpvoiE}`Y?#L=HaB2yGsx@=9A z5O5wjMmECLg5KQ{XQ0`oZw^IYCom>Tvr`{JrX&s`lsu5MVjAgmG;9YEWZff_)Z$R> zb)Mx4ddfO%a|v2!#AHJM$Rs1=o#D1qLLHzEHD4z?CZ5YKVIdd!FDwEq{w!2BqU@I2EcT2{M?rH67ofv|tLKsX)0Q@#Uj4g>aGQcT&mxJBCYaJyoxOs9 zA`Z)%vlBi~+JQu_85hmwALX&7=LQQaT=XBgS*8zFm$lz_%|B}-D|PbXck-ftZ3ds1 zw){D=a9P(iNFH&`vE3e>^(PMq$65;Wc?2>hl9E8S)%Yb>hDoAM=h0aQ}a4_ z!x)Bl+M-_IjC~3O@H?X#0O@`^WLUYscJ+V5R<8$rqX&P~KfkX7+RvJ9#Wx_~?KHfF zD{tnMM>DeYfVjk$Si>a~Ts2NtRXW8q>T&#=5>xbPA}EQfsMINr>(!$>ChB8Casv{I zq=rF8XL|QWNvh)ZU8Fx9xK!x`-F1~#vJ7rd|2(LTF!-0IfWy-Jo7w{>yDHvU;Vj|c zsnb0ZKD?a+c3fxvEEt4B8f4)5bn(gQ8$9W3U^MIjP{O7D&wxv9+{PkK(cJ$90Aq0i zAXr@V+`{jL3|$=Exl}O?6FeBRTlKA|KFTx5lwcxxW(`NTg)~^>-{Zc>MM9f z-Br?%c;$>uEfiLx3wE)#(%{ZA%&wr36&Un>*RIvv$JrCttatlw{{5>y%Q`49V{Pn? zK5rK50Va*yf%k;ne7BKdOhS?f ztbkFq-IhwtEzsSW&-(x}Gc8H3+kgLzj1d5g3|P?t0LH=8*R%9r(&m639g#FKH&kMQ ze>YQAGv#-1iMz-7mo2$j3~i8>>pe)6v~_16kVv}p60?SEtjfa;KJsF08+*J|ffY?M!++!X|@@j4XAaejSGXO?s1~%`z+u!l|X}A zrMKKLK9{(2JHGql0g2vxp08@KayRaOJ6yGKdKmPVmP399S2 z%AAvB_HE^Kvojw=p0sK!Zpv}Tp^_js?$K%l=+BL$TbnHF%*=<701U%BC2P^!9X3Bv z>7=<<)QTH%C#(s2^Ung&anR1T(;Az2I|Ft0>q_-AMDLp# zmgMzl_t7l1{>wP|KNuzEa^88IYkR62n~0<9i`IyJE2d7M$%?hBJ1&Fjg8QO+gE!Ud zFC-qT>hD{GVZAb)ibTJ0Hf6s3yc88?_K%h{IyE%(p*|Ua(=j9*cGuKJlzA(MCe~?5 zgE`{USfYvv;*t2qH?reAYUfKxfZ1eNImF8e%tfI9R6Qi=O^T>GC-FQz8s8Y`M?wFV z=>9DcQ&1)n;M&QC>jTJ`@ji-NcStF<0mAuyjep85-w_NAqEk?i0Fd)&d|4r~@k@)4s%KUe(ZYT*8C~Xp>JyR=XsF-#c zHoRONjdn{jiW{bUsVVLQKLIuFEy2AyKdG(Tu^}8lc_I^?-t;WqCB27_4%p=I|=(7M>4654Hi5nj_q8CdWe_+G)X4LNCl3+ z!U`D?YZmHs*jNj3B%4-f zU0H|PwfSIKNv(zi!7?HWd5w}s!l&LbRgy#uFT=+PG(#QB5%6hJ?C0uhP_6~gC8orgUjS^?JHL%MPGB^RS$o_n5q@}Q1Ztusl z5U*haG1^zYleOnil}6Iv39p=kB0pnt`fD@*N|=x?uyYiGeU~r0`u0Sd1&FHpbpOMH zTqj_sl{gRyz>W(GG;W6H2k=$Sg7MHYLaK2)D^uE4v0f?fZkT|RS@L=KHeY;rHbW(5X2?<-iU%0 zahlbAk1HY6eQgw}>E~&vsq`}^Zepj~Shl}~1WN!a3P9w+T2Uuv+?4d55_S3~uiG)g zn>39Hz*rk-Twxc_6VFnd4Lfa5P1{N}G|xK`P=ZI$AX&q^PgB+R)*QGUZ|5hr6;I^0 zyMtIPFt8kmNp*?expc}`^YLjs8P?Sc>~zcG?j)S>qzno1bAJcil}JC%u!3 zbf`oLSJuLYh6@bp@K1+HOZSB#qMC!RC+yV~e#>b$l}@njID8MxuJ_;~6TS>WaGGPC zJAzZYt2GfZ0ckQ2d}16Q3SPNyvUtI*>r-$TDKcdQ+6(MqcOXnB95>gPPZ@q4UCoBMB4 zi|X!bU#xLgs<*_RuNcad<9Sks4UqIG7t3gR-pWU05a9(+>s91IH%8u5gW{F~IAcP% zz@KWJqMT*{C=UGSNo5f>crvE@n==C9H2_EUkTTv^&A)misMICj>8ij#drV8`+eWiW z0+0Z;^4`v)sd#1N`%an2Z&{|Wqz?&rZ!P;^*n|Xu#?^2?JDeuH6cdq^0|509&B?&Q zZ69YWa_=jneN#AkN3GKBu`>GJi8rO_5ka&}V&d!=pFQ3(R#^A~OyA2ek)A5GZ1^%v zU|J3g-we^U3Jc`)C6<70dt}4QIrsxG2H+1rH%LV{%>a$xkeJ4<4A}lt=3;|cX5fSk z360m>vVccSNEd)<3#o9Iy<)mvU}o*DQnf2DnZ%O1z-E=>%P?^-3xtKAz$S}CgB!lj z686dplih2(U66j_*_-@%iBPJvZIH`u*`PVFgrw;t0Nzt?l4CJ-w3`s1T zo&6=?cwRP%%2|N$dIctRT%b)74Py3{(W!cfhh;kUcQVHtoHG*{HYt3{Xji$m*>TGO z7BL}QfM+%5Cupaq*{d0=1en!vdJ);=m7v>l$_V$FWmt|}C2g){9nZOt005a5F3!-; zw?r+Ny=CjKUT&)_wLY%^-MFV_K);ua)|RWIUDd2#o(T|HfS!8=CInP7&r(ha)~r{F z&Nh=F9#(;j!1=NSipN zuB%~(+P3U0?LGdYB)DEO+E}kUofS>Cmnk@y*c~%yUG0W!n-{kxTvx*nwQkvxE;@fE zwGymYuV`JUllBS)#}hk;1rjV*u5Gqyz!Kmf6T<}!RlO(7WRB5oUNTx&ud8a|eG2U8 z_B{my!u2tT*4l0wIYBu4d<65P8iPl}c%B@^G(Y=6y zslZN}fva9JT2`(ZZ?|OtOPG)@z_J=XTumA!SgT&Ey9%hL_B#ay0xXBF5-(MN8Nkyf zBnv>ah0D`dPW4yPG*qv>T>?s`_B#ay0*V`02wWxJrOq;?Ykzf3P_Kpu6sh49y>ssr z`!xG4wELg52ShuX8*%J~49G}CdqRnp4JtbJQ zUR>$MzGIotZ98Rz`^_>eXs#0WTeFUNRv>=?Ci-QVh@=f>pt6h_`<2n-dKYnCLBP~t zr=vhcae#fiZkA>1-PnZnYJh!=Tg$Os{W|Lx_)g>TI2@${JIgXGr>+ujT!0xs-3FMj zuXzh=5{qX0($NZfmHXsEgLh@e_M9>k8#Xh38E9L%%Gq_zwxw8r`~{flmtexXHO4K$ zTJICc7s}vpj38h7u*khJr zLG(<%_O{K%YPK)H1cNPv{0mhbZN6`bPB;9K_f*kE>?=7%2K5JPkh!Fk8#w_FUMf>6 zUktw|-!k>oAJ6ZSKQ-?_d3}2DR}^#G8;>Fle%2FR(&IEK0uq3C757tr_xL6MO60!n zEvp*kuE*@yy4lj2zf&6mfCQTmLeTUI36ObejgK!c5l`dArk33D*27@0b#agKUqXAF zA0Yw5XSLk4Z(X2!^3UmjP(ZMjN2*=6(0pA*x2St7n}eYE?fRPK3Uwo8#Lkya*zPi!=x!g(Ki7~ zx-HdooAQS=4&x{<0#YE~DN3>mCUWuf=8JIF0*nmNui$~_z`&ITh((m-wlnlo-VIf8 zxRshYP>lo?CEI>j;URlI^UUDJN8{^9w&^(rt4t>*8!VkDlg1-(R*eKMtYAH($oDy` zW}j;MJVNLe-Di)&uSEETk61ok1ASls?W`rZ*~dN;-*;u(^k)~=oTMjj?XG0z%JZkx^DW(B zBg(##8ls<|p&Oo*jMV1BaD2TH-Ev#0 zDLQk5J^YCOA21hO_eA#U*=T#`?y;l3TIYU95>rD1-0rrA7&zJVZQWRAuW&Mbom;Ek zQ*0JC#rga6;Wo96M&j?@{2Wc+U4swlshP9lgSn-D#+aX-r%%k!dy*qpq*pbnFSmh* zK5ya5P#NfqPT9~o86i3Pn>H-tb7m|*#Ydp&1bEZ%!E(>q@{g}(-Kq&g^GiB;WhfKD zb8CLTOWZyS??2Zces-N3ZvVFotIuD?Gr$NLFLu&d^_E*s@-Z%|hL-RJ9ff9+Pj<=8 z??`!!|K|3&MgFQAglbXWuwv+7)unT2lVUq9A1d1S+da(w&6V9kh1On-8(W@)ypa2J6SF%l@I*f^-lqf^Q74? z?f&+6%74)1D{U9D}&41{;PLTIg}hh&p)}ezk zSi`<=6aKn_?Fl*?1bj%(Kk082(YS-U1!_dFKk|gTJGK^b?)DpkAQa}UeL!=HZFBsk zZ3E0kpYIND3D1X`@^W)-s7fwf+KK$`JgdMArg82S(-$|rOF47}KZxJbWaJvN;%y@R zrr9*G#GsX$CEixetPec_Z=#~Hsx`_(OYNQRH8aK58&Bo0e*S2^%Gm`Eg&X~|B@P<; zw-qdmmRuZ28ZP;<)k>Hg98W$@GmpuWV?7FZ59nv^d{%FzF5y@TO5L7 zXorer6z7(Mgdk>tY< zVF`-Dto?Vk+!MNe{#+!`-9zCxFWjHXN`<+T-m*10Doa_Hs%C$%cE4x1$pxR2L=^7v z-^a%f)}B00cZY6$Lc40CMmF{iht?w!VU?b#zKR-W{;Vnyl*%|h9u=~z z`a6yBkrH4c75MtXt-AU=F3wlh);iU~OH5tErAMv+hBQvs?*S`$^CvchoHZfFV5_08 zLsZ941zk9}`=PEpWyY`p6X6;i>@acY zBhPQ`T#j-QG(5uyO#b<~!!Ln+2Qg0(*DCp*htaIjes2I6=N~7+d*B)g`})0Ldpje{uz;fpgaMm?o+|S$;#hePq$ByJ%O(w%^&0%gIPpiNhX+a1S7f~LIEDUG4PC^ zcm9OGWC`~{LQ*D_9_6E>##28vfdS=b%z{zX>@NkT`48k+770#AVWjVK-fA5FA=YS0 zO7~XXq=8@cu_;?7>J9V?*dHMP1Qbqlj@(?$*!`-XI7Wejz1*)15gBrik5?XTg|>2@ z+OZn31%wbzfF2dlw345=UD7#ykEoOhM-o8m6U&D71GO^fm>hGqsuN&lep&y%vrsKV z>lN8RJgfz(6ut=Et)?D!`dK@{`{gX%uC&f% zlu+@I09e*s;F>72`DuRLLyoDxm7({^Gn)VNn_lN}=m>d$Thy&d68Bz}LNI}YgjI(1MY!H7KH?QTUVkRAg~uT9#1Y&@M}y_Q+LF(8z(x!R_%hXTb6>zwh~}V zmWTLDq5>%3SO>m>Y`9)uq=&6~C(!IM`kTt*U;&n*Ax@P)F%V+3;e`A6+ixbsVhO+w z4;=0w$hFtc<@TUIcAL6uf;~O+Lt?Mc^bH9Q91w$uA!GoUBMIOQ4WiyK?u6lC+3+ zT8r9S_kj_RYzzssocNS-N?M1#K7=1ADPsbn)?i^fTt1|Z%@|aJLkSj@5)7rN;lgn; zOq%mTmU0}kmj*B61tdVnGWi0FL&tU}w1-(ONlt3pINB!!a8ZX`;PNsUsp_6DW0dG# z25Vf5TVYx|!Vfedu6ZONMl1obSAnBscIO|t`QmZp=Mfuvz)NsKUm7HDJ5iq+=O-?` z61KwRu>#uwArunec_Fr!C;2-mKrQf)zParmYY}CDq!vr^CMl+*8bSROYbmRbX3nE% zed0p>fKHtPi;v;5p~jQil3<$S1kC)Vk#K<*scf%M_Tcyo2^?&|Qv&|{FLdkuj*Y=- z8nG!HiT#7u#KCoXSLK*jlVfL89e^6b1ZPRDcix36S;lcgTNR0LLKEQZdLWL43&b9* zy6;t6ti}FS#=ll#$X0!jpJMAg&<6D@ZdOX|vs%t<=sNy3ly0N-+nAz(Igm682@-aT zi+KV4KhK3!u7a3HJ}(URf)VPVI0^|BXve@GV#)2EN4u%|3A+0Q(Qa{fvRlw7=CB(} zaFzgOY{6pmg*vbNxo^kkC1;d{hENChJ0l+iaTR#SHY#yoe&*Da3oou9l zo{oRIZS}invf^i1zwF}`*515`S*w25XQ`RK=LCd zK!Hj<-Gs_Z{bVu;v)vMeNeOL}V`jMxJNSbl{R!GU8E z5CmXyg#`n^!1Bj28fFnlfFIcxqKv>V;I|?NqHuw6>S4HZ#)PUsBxC}EYpRjo>2biO z8c3XiVbjTtzp15^1H%R5(%L%^k!6KQfVodFcdi(jXUI6f9EAz>9Hztkfy@IQksQbg z;PemYKyZOtvc@?7(;V^oArk=R8-XCcz{oyECQhdU{v2kd)gHiUImNtWn@hk2=0I{P zB<}XY1ntD|$plcW$U&N1V8$l_T8bd@=j=HeWWxmqVS52y-31%K)JK~8`?LlAu#3tUv?KHmenBq zs{}ScGBYG+&GSFvTsoS;t62SsPc)0LE}8wJWPA^Dja%a`&fz@X=-j>A{@Z`EH4AKk zdax`d1ys5s$}kj+X6^nkyM7Lm30h zAYh#*OeWe?+C6|uJHU=bY}jMA6&QDX06J#fMZiZqjm2l=|B)+o{ng^()y=GrW>bqt zPYaUyX&lI%L zcfXK@V076aTk*Wr|8*!mQxH>hG*F4rlj1lud#*u{T&ZDorv@6p|EBV&%|EG*dBA_& z^%03ggY!kNS3HbkwS~ab75}B)$y&mACd*SQ$ zz(kLN)OZbKR@>Z(Oik7jy#UUokddv2KT@A%nM$BJM8zZ=2hG$1K}63EgK|J6jNldW zux??P1ae&kafg{C%lP87&9|s_x)hU}1csmi5b+@dTAmzGnrdNsCZ2}{k<_OixhM$} z)H6kZQSB2UyN0vNUwFZ&G+Od+OsWj=<~TMpI)WW0z&yTPF?r;bwhtK+Pyw22G8m;7 zaEuEJJb8vs_qZ@L-FC?Pb8)*mr9>n3_lfN;#;WrwK_s zIZ?FEBBfL*2u=giT;$f=!Y~OXyS*gWOis#adH|;FN-`c#Y@STOYTjx-FrEe>0jMc( z0sX2@I&o@%!~06f$fqhmoP-1t$HN81S#Sa3xVXUmSMNwR7lIzqf$w8)hMcIs&OuI%Wh$e z1c%uP8u*9cPxo-N_cqJM&?Y#vK_Cah1@Nwg&zj~eTy;Xd@3SyQSU$c;xP46Fa{8>o z<+p~$J|!4;g97T;_v8EVRm@F$fa)p90wnwYAHldZenAEwE<@tH8BEjieIrwd?>&|8 zqKa*B>3HE6Gy5mwl{)Z8je_j&uZDA!4sG~yj(I{8pq(k+MwAzPcucGkz1?T41>6@= zLwEA_ojI009axd(!?`tC|2_|2cfKB)d2@pg1M*`nxa3PwlJ!K!Nk6x;>0n1OT?Y%3 zCvNS|e|JO&l-64%QaUOXW{_osVF$r#s5yt#N`a81W7MthF0Qf(Ige~|RsRx&VL$m2 z`s?1M_EyQYzW zh!S8R7Z+f<3Ymu90k9T;lT0R7qrkQ^uO?L1k_PDig08p9k}Wgen&$!5I{D`krkW1^ z;CY}^)}UL;AS_dqa^K>s`9M>ZcV+VA=_oDy_0tsMz=b>KiV6Nc?b@(UnYhY}>h1xVrx zD6fSA%QNsVG=!;!cEm29WPdSciUYpgs>k|z@3@%UP-IcHYlLl>HJH|_&+%i;eeg^@KD6(vk`S#){ktj~Oe#rmxstf_memuIC=RBnshAoN z>L#jtD$kUMNSGz)P(dn8|CW-m_{*Us49vTRJxYJj;|cY+D(y<)3q2D;G{8#UNikt09JfV{0lUu zgasU`!sJ~M8LL8&994>3Zq*KPFKuGw>`O|3n1lq5#=`}qS#SZ;xVS)`XGP`73&bzo z-B6kwEqRX;cy?_!m~E1nc2YmCO$O6V(p;`2F1^+D1f)Y_a&nF;DMdk&AUPyia+Ip7 zkwFfs>eFY{BrLviXb8ixU+^dnzphDYxDo(IyR&)XA|&DK>OMq%GQ$-QwNt_ZidNw_ z@`=U{j%LmKdK^>aC7I=5oP-1#$HN83S#Sa4xVXT~S%0n} zwalNH0}5SdH2?`Xmcz<1&`jkCpl*}$khs7+Y`euI%G2`2N}yz_f#jG`)X6n$P7U>= zEXlpQMxMMzTHqE5L-U;i3soM>%rkH&tfO7nyivQ`JnSat`AC3Pe3F1PQwWsQR8CYZ z%2KklR6vstbP-iN&e^p#4gfCiGKNehIUaokfJx#yMaNgU@bL(y*l#`>@5_>D@ttfo z<;`QX2VD*j}(*0ECVI6(6!$e$j=_Ox%!l+CTXXmPrK;C?vB{Ow%Zy9*K>Bxe*dA=eNEUH~QayV-1gx066073v)2M zz~8D6WZ?o%LsWO3BP6zz>VWh?8T^oMN7Fb}9mA7Quz=)TNT^ox9-17gZbwN;lq95s zLXx7Oie-9Q7MCdX1$TEQ58xKcNXh71FJ*=#evx-q<%eP0zW9v+I6 zLmWv7;>#*?G(ixO630?J0DKYoqiWkUT^gf&-vIdbJVM(a?$%IocZV>ceSmgAE<*xr zJQ@I)V^-LZ=LA5)hW#<_YRNj0U)HCI_IgAwY+C2HKMNZnZU6;LNMJ!yUTV7hJjPCX z&1}1ozCPxcjejcWgSjpa5meFWsk`32g%YcYqQCt}8~_Z4oMs2n$EUHr);G~zDi=@w zUQr86KYW7x^VCnyX@t$ABjAJ^32Uh2+|!VMSS76?KkcVc+i=t3wdN`R+D6Wq$VpZb z0CN_>AJkUHDc+bozBlGCbS>hFkAP#|mjxd`46^QjGPL0M8h>~AaqTazdx z0I@mmQWxpYoL&p6J{qqfnFX+rC>u(PxV{vCH=%MJ*T0B5@e?Q9Ea>n8rY zyi7}eaH%z0nwfGHT`8_9U}bIEEmTiuftebbYM5Oki9ntv=EHeMsCfybEbCNTN@Mqy zLkbf8!arJD(LC=NXoqxj(ZLT+4(qed?Uw1z1v~}OVm!kvIqiR8_Dtw84LEF;hTVh+keKbW0#sCl6 zo)##8#*!CdZGmHyZ~(F;zNuh=WXEuT&JYj-00aO+Lq#?K0AFQ3)oX!G8mkfC49$75 z<}2nv2u#T+3_FsQZWkq?yJYnoBt!b!0{?x}e*mLW1T-W7c5nd94c7O%{U3EXo!<^J zNhUXvOz@}soD#Zh!6BU%|c7|bjh>F^-WiQYnYMb2dbkyCodmUd2HBVWx6`iP_ zDm%-aNS-RGY*~h3sL^E<8*DxCbWOHw2m+q+Z@`oR0LaW3%^d)~LwCEjcD~=Y-QyY( zT-Jr%ZqtGo5N*vujwN97)0$r(ibE2(k*R>BCMy2^drA6=`0o1tfr`nCo_f?2=3}Yn zVxU7+s0>jKTGfitv8g<}>rpg@s=pr=wzjI#Hd#|jZ0jlh6lzvD-_yaJOugz~w>-M`gEhlH2`Bb65k&4H^-V|lc3`fMwioi#Y z)ur`QKczck^snA1l%VU4P)fK#REBB74uhyYW(x78}6~W3ow3{AaWdtePR1;m`m%Pa$OV_q+ zX_*vimW$fHBC81d6Nv4+QvP1_U$3NDrJ-uq4x&YcCu0lDl?S#xAMN4+gbaYQ2A4(= zFd5zvC}pgN58q!co4LJ+Qb)1+74yFj&Ycb=XC!N1YU|wl?%K#4;g7h!gWFYOwO4Ah zW|Y~_+etGg%HOk`{`7p)z+y#KI5I=ypCgc{&oD8PfOjvz5KT| z?mS}Wz_Z5mANCT)Xs=-&)kA|H?u+gCyU88lAMziA@>y(2rCxFf``*pG%jN(V3X)J* zu%nr6nZOv)l`9*zS^>5LvO${Z6%dbab@9J>TJGyMJ)MvCp^2f%!R=%6=fxCAy?$uN zV}JQte$BQBzV=QZ-z?!-P?JVX9T5@df*|mWx)OvPdUg(8-(Te>GyLWIkSRUy6x(2SMU}wThI$@5i;Q_)@{>GtgA)44htsyOc2^KpK4E`e$QH4 zIG3uzx+?r`o0|hp{O=wY*{{piq&pGdx)*-R-v~{hqw3Yf8ina!aHr(nYMv34mdnkd7MopLM5iwvBTUTWS1I{6Z4C9rCDmzk*IRlM&~=z zoux*XQYo@;VYqO_?oyd?$UEpNd8!-XcJ1}ZKCc+?lj5=$N{2nToEn$;y@vL2U`OxhMuvAwyL56?|gVGNmRh&XG@(3zfvheIp=7F}P`xXIfIu-=(@O1FOz zCQY0)VWMNTX}HWbA0Af)*q2#W;J^|w)+=k#akVEUzJXtsJ*qV|Cobn;GYTkcE^1gxpZI)xv^NMT{o{FZGx16@_ZAj>gY;S{!r`%3?A=IR0F6qS<;;1LBF`Bj@_d1zQ?;^qx`7qg}tg4UT2wB9FuG~8gT_4+N92OqeN9SYk+E1i!hR^j9ggQUJxTgS z(JCz=#C)OWbceTTiU?6WZBh2tRsze6stW+`2_oWlH&eQWo(wCF z=-*b;kGm$}Nh>>*cFGc=t?WD|hI9(E=SVThL+m7&t1 zhI(Zp^3tXdr{|<||D(=i_srWdJF^O8Z02!0tF8n?2j=XKd|9hv&c^xs73Q6=P317! z7?3u-g+omf$fcsN7Onu=uOzEn!;#`HlA&wmv6@znj$Jsg`t*HkrMX;gP<$ezO7YGx z81w1%KWU-i*3eG!waoQ25tQ4#QDdoNIo0awe=Z#Fy;$_r$Nq~If2#07wYP_mcgQ-G zNTkmHW@A%qmj;JgcgpybG~=15Y!kmA*acQs$~$L#=jE|4Qb;sj#+%AJXMCjNV`PPL zTnZ`gp79mdX)*nfY{*j{KjZE&ESP?J&;zU>4ugJ-yt+&+J(A(pvf2M_2bTz-M4`97|+*3w4P3s2@9MtbsX z$DAUAtMvw+9PK-HG6*A%E@h6*$E!)hY#piorOb6Ts81y`CPnX`x=?l9Bo(x?FS#!i ze4RH1y_`1WZ0-9s+^?a+{d$|q z;Iq13nEP>BzgIpn^woNrRc(wH(-?imUhurYp2{z{AYq`ThrO19_5uwS$@IMdgMpbL z!ro0mus2ii>_rtUMm>((??rFhezx`aEjs2G&T&uKv(&|{^|}h%oWE*ExvD2O&_OU| z;J-I^d}wWT6^k1c)YyvK#UY#BlT&s4TYXjiXuAdY%TNW(XnplpO1SH-?%S7=AXZiC z2BB%w{^i(o9>3!BTld?P?M(Gls(xikC{U4UmC4tQ=%o{v^8zo9aWkN6b(OERG3{hE7G2wfS1qp~!GZnBEdxbtwkj<zwPX!_{jg9qq3Skhl@uQ&_(jE@EgvdWQsjHnQBi4h5t1__LTe`DfO!=xMfXo?n8e; zr`r*~m5y8b_|USaM*p+aIrnOa2|3n|U)jpX@hmDIxC`$`fDidz`pb8|{M*N;>HjZ^ znbZ+_UVi4ImG`n$eb9@eDSTB^+gW2vvsG8~=Sy$u)E{X0sr^jwo$?1w2NB8UqNY)c zUVm2B+o8G=xemB&mhZ|N+EV%VzW%REf1l$UwU5X0g30VcnzqeO|I~P&*R8Ystmt>= zu9lIE_+Gr3qJJ2U{ew~2;yH8)78A6mczFFCfb;0g_iD|@M?4V6tEzB)vqJ47{OxlJEH51j%?z^TG9y*P z;qmJ-D(YgH2ch-UMcQa8o3IX>y%P9yKngG~f9THi*G2AQ?|&^~paf6jc9frdW!D;8{EL@bNzcj&gLkKM&gHD2q+*1C%CPeFbzitI@opSH$B6>FzwT;; z(z^QiYXv))rj$)ln=gfVin@+n{MOOmq zN`aB{b|o#4zZNNTFuI@^z~Dy{cHxA#(Uo0wFF4?YJXedto#!Cv^AxS9%lWWZVs{UW zoQIZ-D7&l(!XO}5Z8yrg%&)44Ut{hk_y;c))-!ubflF%$GxsK00~Q%fN?9pjNpC<=x(=HHYqY4}m^eyPa%f&p9{NCqT~IHL z9)IFyOym>D`!vk6#{xOPh6etWe@BAxJ3nS_CQIV@4Wbx15EDjI&ILkUZt>k7${A$^eX-7-zA+!{`;5l?!A3AIFQ3vgkUlyR%L0y+ zl`fh1C^yZmSWlj(nn^lEU!r1C2 zM=rYU3RXE115iQ6nG0<|-(V8Vm`9hHR+wvSzGN8i8vT_lG@X-_H=SeB*!lCLPsKv&t@fvl1O7E?AQM?& zh4ped-g{8}mXpWl&du`lw}w!DmXv2dm<@tNpMWH=tNz_p{x}P7vv>*XWHVhJq53r^ z^CL=w0R|m=6uZB*Z~JPOB+Nhq{7+njEiEk_J7#9&+_vT~1S!J$*erL^>8X7Bh})#& z&cwHTcW1y9lQUv0k9rE9jQuKItl0Q$Z&*k?cGL!rRNWd=NOKqX zgdJ5FT_K|$t6AWqM-w#cTJ(B~+8;jxe~NmJ{J=*pdb3qMrWQ|&i}>zWlmh5s3OI6`d^)t{&Y4#J%cekVWadUsn;L<^nb|oZ|;gFOi;f*A1^qW-qqAp^}Ig0#J zOY(Zph)BWhS_Z3lP4T|U=u0Z^g(7Q56RU2M>~TB3S?g=aojzS}@ARu?Qc~O$8Mb0w zX;&9aFG|U`_7qC0to83$c{7)+17Z#y3nh904<9oH(1RHE@-qNhSlv@WF)#V#t>C=a z4Y$GqbnLtnG~(!Q%z0E9954PUe4RWirZV3~u%sEz1kzxJ9+Bf$?JC}omYZtTX8!o; z0-WdUXTEfuzpXlnVNfTIkdR0MzV@&fp^2Q4tZ_`U)Hmok613Rtwz78gUQ;(e8RI<8 zB_IkcBBkiw(7sKQ>b|6N%9!~Rf6Bp3vkpo4fvyV&zDzL0%8uHehUM03SO95 za1oVLz;n4wWh*gQse3E&UJ=0Td9U1rk-&s`1;PCjWIxyk4#DNF$B{e$BR^GSi)cR; zV_j@cV(~T}seABX=YQ#6B`y&kM+zdonT6xua;@}NBX)n=+4K{=xrpF2lP8rai@e|? zrLGe=(pkz<7y*8ngPCaea^&o*{}%{z<`r`jp$8M@2Q%iG*%ZWs3-g^n6JKX9g-N_~ zxuw&CECmr5^vO$>o4%Rnc@sWKQMRp#VU&@M8&`>)5j60ZtHxlde)0bDoOYYTc2m(q z$~P9j8y#x~fs(1YcPN%BZQEjnTSblY)J=Y{ynhKnVQxH)*TQRkaS1E zOJGA~Ad^6FIdqg)dExUz%yiuz2AK%>fI5wvP`E=Uw2bY-l?~p8wcW*->}tftoW;y0 z?6Q5{;x|dvh=PK`6-bp9Q~+91l;^du6VPihWS|u1ik@T&6yFSAjom<&rA=C{l;^9k za^yaI9P#sDZ${!h9Ee*VY?Wzsoy(l&Gxgg?;!xl1EPQ+PK{v{v1L=XK^O~cjtt~7LPmxZ zOlVEmw6TGg^y`7ikaVR{D~~X5WEKfQU7HtXVqA4={>B2?FR8{qsj|UK^g$}?nk;&(!dwyIEV3G6gmVS4EYykZKi*5z(TS-WvdN{!7T^R(POB<{ zwls=1FcY*=*x(!i-7eO)SP6ktjdWqTVV9*x1>w;UmLQNu>aLXRnXN3>g2q+_&0}tm zu9!zM$40VJg+3t~Ak>YF!yt(31g@}(fMC?z#2Ks&mgrjpd}e`f^pS4>68=>{KLvzS zz0;b{)&SO3Q4FiLu!;)lV(9-n1(y1G`sjI1023wp9b>W(P{($GJzR2r?u@H z3lIT1ukM%rumUu}8OTd)c`yF_k>?sKItezLVJkZO+DJ5^nD00a6{#U9R>0qP{CVg8 zE0GBziaJ^sh%Ida-BzqKL8@mNY7MId5JG|$cVu5kLFG~>H^8|stnJ)3YMsX|0rAlQ z04FIR7e6$E_x@Is0fh-oxqnq_YEC@f4zIh?aeaS9N+Cy|XD!b72#S)r5~WM95eLS0mBlODoh4(6-{8&5?K48bb#ux`cj!(O-w+2{gb;2g*$8jhGzP+#8+1^7Go45uv4_Mu)EsDhjso*P$(=i zQicMa^hp7pQiZ5a|F2bCz*ewg&blJ72?u8G5rq#f$H*MQA&aM^m4GS>H3{Y<1|YCP zEwfCFokJoEEgQ}N^Ku3{)Ja+7k`2i6$XanPda3;EjcLs0T34sAm z0y&QrNdf3n0x~*%Pbf42x(b^LV6+AvDRzFo;`F(*^JdJ>z{)3xPkFB%>$@{K>|NLm zN7$ZuDBnCoumn6rB?YWZfu}uvmM8=~MzjPxxzHuxR09+6--%x1_k~0)AujKL<0(ee zS2w81n%$3GfC8q*9dpWaI#>$mnMx3e*%@T6f0JzsrGP#k?CmHt*>y=#-YNW2`Bc-v zzFVxBly}IKm|S7-#S~mPGVlJCNJi1Q;%JUAPDRi2-}(u(1>qK$_fTLw8EYL^mu~`) zQm`ku0~hl=bv5Nk|6}CW)<=o=XTSIi{uPz{?W$SnZ~WG|3VRwl=Y4+b!7SIKu7CEY zl}tlRIr+c9XuHjE%Z}%Hr|d@UWS2B3kdg<;PI=SK8e?eTgbXThsT)Ue_9I%hdL{ywI+^L60RRU7#M4r48VW(*o^MX2G zOsV={wn`W_oCTcdmjK)hy?3BW2%WM;>#ySWu#zu_LPUG_8D^?cx z=(#e@h_n8c{MBPS!27Jl59?cJhYwX&7ko{{p{v2B4|X2pv%7vCK~5#5&On0m$!S7e zz{FLZ3bFzoA`n#bi(Az)0;^Tyd8f4Z;8l3rl=7mlSJlA#zDGQ`_vg2i>EfX+qKJ-f zbdB4;A3C?!4{C*5t;<3A=+UJ9W-flfkKY4}`{|L}mH$bmiCf5%=Ssnp9=_lyZO=s- z0goXp0gn?&xn@t`YSNU4?-pCOZw{27Y36*ou|hjl`OJDu{~eY#cg+C4<{brnLZJzG zqMQUgD8Wxzri4kKQFPIs)SC?=mUzT+d^Y28GL8n}OuN{S9z$(ZvM@}u)FN5AfIrln zaiCNP9a2Z;M#>>u3ze4(6$itA8;os4I<>+4_rp^5(rBup0p?-6(w3bRYThYK(!8$V? znk`Cm2{PSPp#hT`Dv1J6E4=~!F?>8x>8ut^-m$S$mR8}N=`DyayM%2_8QBwE+eMax z**h0T&qMn+DZ7zV8Tr;L$4pLnH_tZolGVK$Ir}Ra6$~md8oR^i_4!&5t#cFMqT#ugY6YgmA05$4CeGglm9l| z_Qy2&CA^@kh9!ZnV+!y9Ph^6b33!BQ33z9qrhpjjfrkW*{2APD=;w1K8AZzZn0FV_ zhh-|^b0Zla*7C|bd3Pe(m3;6RZei%;xyf!k%dF*{eKWESlTi_Sypp<@H>j98gg7_w zp9$xuX7lJGb(K1^%0)q|SHrTf_rV3|kY%k9ZtjAJb`_q3qE65CT`7RTt8zF|ZL*N4VQ$UzBg=imDnlZ~G%w{{y<;>` zPczmY-EIMoF-T>3`={;+TW>C{vJ?DeqBfLRfg&j`@d`hZ}x#=pb#{e|5s% zc&qE5%B8Q!Di|jVjqQj2wBC>svag^xIQQqHeQUL^{Zj|Bj^!HjIR|6>rkvYPx;TXi z$6QN!K3ARN7}agTtFO;3l92jc{_Dg9&^eGc7R{<(=_8#jZOtJLFr+M>jvm zE_5l#otwUV0@K0lzQ0UMvW^MJFTYQB63)!ufrj#qu9owP3*_lmvv5UonTA9DFeY~@ z{gkKsuu|{4W>gFwA$#%?}+;;Z}(kHogppdDZ<|Iizz5){vcpkJMDVpWh?Da%vdFs=lqEN+{C7z)aQ2$wv>-#PTX#7dih zqHhdTNxI6B0vf-4XpDne7(pRcQr>~P{RBoIjeK2IZZ3CWbLkJ=XuTyRWUnEmV8^}{ zB3lW_{I)G4A%Ht(e9DEwc&_saArhw&^Y-^`SVFMSCLrwF$V!EUHUU!KR8~kVwh0pY zrnNYgJ40y7{S-zXhJ4*XZZ3Cf*exGgpm_;_j2+98fSt3|p4X>{XSCW}r z`L>{v{(1=mkXdaLrSn8VpljPEO6ZJ+R3nV`ecO~UMq~s8ecMn;zzZvB0t&uusI*2w zAQ9UpO6)X>8ex3`ioO6;O!$Ned57Om&8uM>`2;v72^LQBBodDZ z$0Wf5dOoGI7WnfC7)}WmPV*KR^a-8S0wq4diiv^+6MYL5`2l~pc(ZS&&#M$l%|4BoOgu2%jNXy z^vp_R-;s?C&jA9S7E$H72sF^OCKDxp+1=-HcFs_Q&%pAIlNnhUyi;|icz|jNJi)O9 z9$}0GjJXovlPJHK2zfv^*O!%iJsGawkL+q{zPwnM8X|lIOWFk%n%6O zp3RgX1x)L?yM=H)=Wqh9^b8iK0Qe9P0{{d7Gek!w003Wfv+A{gsm5-g-2~p>x$Y~H zgp90gkt8!f)h!{`x_ht%EIuUoWrcrV$G-qZXb5OV0Ia|OZV_jFo~-(;%|oMSNzAMj zC{5sRo~Tf)W}m?&+PXZT!*-ho^&qB`z3!6kcW47bN$UHW$F6jzFx_C~mBV)L0p$!{15O6TWPZB_cv>_0e@__*e zA8`n{M!5R{MEMK4(X5{Qf|`YZR~#+ba&g{9{L!C{tI2h-QfudOo<+l5sf(UtUeHQX zVyn)!UF>txm0WIZI_hHAQgl^y+ac44kM`N~&g-%uEK7-k%j&B~q9jf?bnp7q7jTo- zRzzI8T}P#)p(5(eMz?*Hw40rf9idJ~#8F=8ioklkQ}1P0VP)vm8Z@olt_s#QPnAMZ z)$9sd^~%>)-B9X!;@8GMy0QSOL$Vc{|2CF>^%bK|+0fSrZmB@yjh2-A&?iEjZCBj? zo14?^U3g8tw!-C|)$iTfmo`OH*H5VG?#LPuj;fZjh?4b;_yb@*wkR##ls?gquj{2> z+}DMEVncMWmY_g&5ZvY<8IyO%3jkHbBI*>?1F z9#2R~e(gWN%j=6?wc1(BjY4(a-vVc;tXWmvj~9ZP(w=O=k@x7*n%pnz`l~7xvC=(= zsMgb`Ay6v`$I2T0jS2%LSGFWrH2z-esy01JKN8o%%TA+T7K^Tq_aVBlMD<$Tx06}96))}0Bpt4dX>>tMISef|9pDG-VOg~ zad0b*zqs6M9V_i0VZIVypF5-YapcHVZ!p1;@uhjkT#pb|g&JD>@yAN*e$NjLw;xRq zSyW8D;G;|DdkTY}G-{h}p-qGu*#d%VVS5^J%5JJ zo<3}Og*Q2V(Zhq|q|$in(`0i(5NDk=$cy~pDYrLyUzL2bUH}5J(;YxoZqAz);T=lz z-|0Artg)eZ%WbyZeqUFd7M6v>xWx^&Et7ZYD{xhH6Rx#N^@B^lsX+`%%_iGl=~v-C z1wozS{SRlE*ZN;}UAy!w<1lejtYrIHrD;f_Q4J4611UMvl~N}y5M7;kuj#usgj@6} z|5EVpeYG^F*j*Bo@L17Yy)H^Zf|w*GM{!}E8cVzc=?QjXyLK-ZWVT7MQI-Ix(X@qo zO;=M?GvBgiqD%MouU*|d{pO8uK9vs`f3_KYFY82Te&@}-!2%Ks#c%&~ePsp3@D^f! z;G<=9e~0bG22X$<{T)bN+9fMbp1U00bN@VI`{R5-`ghMH`>^4e_}5L@y!hw7kAa`B zs;$|Z-2Q9bEP`gg81BVs>nwb?Fqa`l|H40oZ^-+hAA*H8QtYm(jPnmRc1ymIpzpRV zC#?$ha?i$7$&r9pcUNr;Wbp0-Mhl19S9v9=vgI$hk(xbQ}3G>WP|TG9KHx?l4Rq?wV^WYg|cj1jykjD;f%Z5n{^4 zAvj++ihxBcr!T7!TUl4arDmz46m$sezMeiK1^)=4tFUp~7-&KS8UbW0M0HnEL-7CD z$E&)BNJUD7vVy_w3k)p25u(nbLDi%&J#!dqA6Pk9gha4tb5rLGO4deD9g1<`1Z-fA zR`GYy@r| z3(t!psPukl!fOE<9cq)8RNWN${&l9P()1^7)?ImSox<~lQp}2g$e&$LDmuWM6zwX% zkEWziDeLEG^rwq2gvh370g{HFn-WWP(LE7iK3@_Lq7lK9_%4#ym9pB4RS}E%4bKOw zwiWx8-=y(!f@F#nE?4lAh-~cFSKNNk!s$<4B)|xYQ_)c*W}VH>8fcctMHYos7oH>+ zddptA=DJ3FMgXUaq~hh`VetIh>U}Txp)+Q~i?3Q8FFp~Nrm^*57hd`^aPo>YKx1|M zw)ISMdEb4a@ZS7R-dz0VesPVai2#5#ZIKN&5@a(Ejd=NbuyPg@4xG4LT} zWXI-}5~iXN@K&I#Cbc3ER_1U`!Yl&b^JE4ajamtT4SIRuXo0bd^3jwUf3u{9>~;O| z4tiqG69mo2BN_$aF78_tIB#yrJ>7<99dYVMxLM}1Pr=LNbqbW8RZPDM#LV>wRh-J; zurL+&P*&LrKIKV{nFr}*w&pobC8(g!?hU8B1d4j0Q_ma2a>G&yMtHx*fT)UDc(pq8 zzpAO`*8c={txDck;};F`_7XXt;p3e&(uNc@#|CPx6sfU zkA2>8@qauA^wLtd$4U52(L32AJpG@sdbDc44liOq^-g&;cS*%Rg;uNbvkvytOF#DJ z#`kZ15KC3{GwB%mRicdmDi@%NYpPM2rpAPUTc~89YC>n_PbGoZq61rri^^?L#na3C zBEQ2eClVqXvJq6-Bu~gJ0gSKuB?zGfc~E3wv5R29MI@uJSl7`+`j7khP8{l>69f^M zXR^lWbga4^Sh;K>{lI&uNzk|JK^~de?5@y@g zcdWz8VBEQ>0tT{F>CqZI_|$(yn?>~Rom1XpExm!>@WZM-t1WT#i_e6J8*IH>7fhD9 z;Q{3HkVJ=#XQxe1x~h7*f-1i$ikfPKY@s>qBgXhXP^7^|Q`AR&(uFp{{zO0&L>5-5 z%Blw@m9i93*G4L2wNVXbBmcFlj3qJB8pbM>!C#fqRD6I%GMnHbv$ckU5noyO8&|M# z^J5)^Gq>Md2KT})7Or07Ye&=@hVrb(vFdxyFE=p?hQngUQ;F*!(jp{bSq>a6q2Bq= zl2ft3uIemYF41Z(6eq=MG66}{6I5a6s|jztn*w_ILe7YrkiQ3xzZgE1!o-a@hJ9;? zw|mYGGW@SR{H**@Mqu-i$F3HdB1pzU2z~pIe5Iei%SWKl%P2T|ULzrgdH+y+@~Q+P zzWn#}gC(LxQ6o!H1xua>t`P;}P}Exs)i(;~^`-2Oe|lHXt4He9dUb;rLPTRXzxv}) zCo+-7ICit372v6PnI0uzy<=ow=xU0d7Ki6PI66Q{sNY)we0fTdh0LwG~g>?P!&K!Ofi`HOoOfoWAe%>MoVN>@!XX9vt@- z8~NA9Z<0+(0MJ+}DTEX?`qV{D9~C2#)ImE{4UU~k?LDF;V7fwGJ6G-`bf@T%+JYcv zz?Dnmvgajz6@K>S&d(DV@$(9VtYnG}af}+*os9>-16{QqRCC2FT2Q^`96jc%(+e$$ zKvRpMZ1bBJ;&6Z)B8k8KzkXxtNwt|_RLaZcEIm|`hN-u&et`vMkDbm6iT4o#)gBK( zy>{#Led<3Eh3IF|aTP8(6Jf>Y(m3d8b?S6qHLWFTBcrDd@qgQs45?J|P6uCNI$&DJ>#FIB$= zZyg0Gs8Q6Ve9=9sWGtXUun`O7e})zOirndUN^}bgVp~41U|EE(H$sVJNtafWT@Ooj z4n%6o9H{TT6P?4?T|&Slq;fstbEMdih$U0i|4vGe$*;jcEJc#aAsbmbWR!-`31t^G zo@4V2Klt(tu`tPOs_1bSdf^6Gil*F;SLB_)$umU3S@%s*_}4>ButjVHJTxpYj>b<_ zzeU%rukrNQwhe2_<7Q7aR@->(>t-3NZu>cPBKE0|I(NRu>*t3>IJtNh>}CQOQYPG} zbx&PpQR4cibKYd;;@%jlxE26Qktms|K!3zR)hTF!QxWd3_Yc5}rpv zU3Ks2Ib}=f>_jbL16+*G|1u6eF{)~%$sCd(17?$r1jhYCNe?=@82@)JFM!1@oIGC` zVMZyC^()Ww+*A_+Z>I}Il z2Z!}y3HZUUm;y?u*8mh1U7RyZ#-^Pe3Vxag$~)T6X@b^RqwWS!JE5f)Oi%zXCW zSEQ{>JM+w0ycq%FqN>mFnKX;;Ue6kzg2F$S+$aQGTKM@@kui>>BWvYgxpD(YI zVqc1PxVYER(E?IYh482aj(O0V-R+g|*#m)Z#?~w_j}Qodwm!hOly)T+k3JIL$ZBx! z$a%b8q+y1vT=?#suz+!L=}4u&)a?Ntge+PU~uF7SQ(4>SNG zaCVJc|8K-YA$RA14cWH)e)O7K^a+G>uhdydZ)AjC?eQ;H3WC381`Pl0=oN6ugvgvA zqd81l1>q+f($CWH!_PzMpYf9~lpsIJDA^+ZnVXS*VVyfaZf_Kh7c?@u=UlM3u(;M_ z=bkVR)7EM@w+1+=25XtN9K$a*>!57y_u$a2by4X|sUsEX#JH~5t~R|+3v&Te)B%0t zV~n*3&bTowr>#<=j-BkrfpH`nz#6Yh93RiEY`0XkBqnJasl;Wt&wr0fh+V?H8t5rf z1FBOF(VcWjv6jkk$>w^M74AQUaYqBos%rEpO1dX~d~7|sHC?AB?oqxP@h3LIlmEOZ zN~mLJDKV8h2f%T!Lovk?m+S-IqmH}olTuI1Jn0aNv$zD3uWXD+7k=Z*kr_Sf$VDnD zpailJOb{$Y$BNmx81kG=Bdp9@e8cuJal`dsU80ugj^T2}KIN2dG7WEmlsWP|rf#01 z^hW_sGuifDstr6jDlcPR7<7T(shAD8jC2FvXHz3(pFqetx5mWyCrf15)M{9KNIa=!Y%-C%w;^Bglc7DjSI* zl>g+J`qW9=kBwR?Ib%lO|Hv|0XCaD{uZnGxL=f+iOh!(^6;cTWu;%ZAK5NKJo7SsS z+|xGF*qCnzZfFV>Li%FG?y(-2g8#1yzsyhVsS%rIUCBm}f&(%(&owg(Xk?}9DOIB$ zsoF@aXk=^zf!=;c?_uW4)4{q-ZD@?{rQD*7R;~#ESeL2EJx-P;VQrj9gXI}p7|ysg ze)ZF>0?YPMuJ8pcIVag5#Y~@i1eKgZgXR%(9{|j1-P=@D<>p#wPDO@pE`^a@p-4x3 zppI@f3g>Rlh2}Z48o&n?$D&MCM=&T$5}aR6Tnd<4I~mENXieLxXrAC|Z&HPKT41pk zWQ_zvuQqQobE`q;);KxQM)caZ{+wH*o!VmnOk0`f-WuoJ8f<6U5IDxxS95QTb9RkH z+;6JKzjJJjIcM0&@wU>*=Se_0eAzZ=r*Ecz|vA(SN(; zcGk(ah>g%Yo$`3w_(UDA?T30 zjlc~OA`ASDc$stt&bc>!bT8CqK+0Sh5c!~795LHa_-yb9!nFnV%ef^XtNalz@0>JZ zCoE`$9+9cBc^z{x<(_n*;$?VOW};klY>hp3q=7#G3nWe}84pvJrYDtSznWpN%`ftn{pEt^4LY-haK>sb^sotM%FW z8J7oZZUi;@iW+K)EIr|ek&|n9IAaF59=B7YMo(8q9`8fS8c`Ovs&!WTn%>^r>;?QI zKL7vX$0xqbQ|lT_-RyqF|19|2f+Pkk+hqEAjQ*b`JrN=6iABCMzD0f_3;Q)Q`ebn~ zjihmH6=0e;$VR3{uy83f3+F=9;bdxa9abT?sd{9?y*0wgHU4wF3_Nse1_81FzXxbLYQyC8*(=;LYU`Yy>}B7QS~LJ1ydyp1X)^ zfaF-x{(IN%t*!O^052_plYlvY)H(=k^7^XEG&MC!T8f|QFHG`o;5~bOXfT{ z?c2=`-W86<^BlNCH*(WyS?w)(|GnIhE6%Mhzqbq`S=S3)+9H(XnzH%zIaWo05uW9+ zn#~6l(oPFlqp5H}CDn}pxfB4d3IZZ)_qX+&oqcX{9go_RJI!CrU&e?4BSg($K9+o0 z)cJ(?3x(h#Kc}cq^)bySc<1mdg9DEs2}IZk8WS}5#rj@Ae!d4Opg8z2NI0(eq1Zs5iEA~@F8!jarXcWX)A(_i1S64K3heBHGvRP(z@ z_|Kn{B)vQWjljMXliP3Os+F?f17S8otW?IE=Z)ugt-mZeFRx3})=hhV`+DZS=dLT| zFn9tGPRNw_0{q|@#En*>@_}2ndkKpIFEKlHnrMizTA-XtDY9Z5mW61!dM2Q3`+s3P zvXa*`9NMuF?l+Oxy-XYYjpn61TzSNA%wcBRj4;R~Yy>-`5rj4i0?*)ojz^4y5Xr%R z5zGH6v8%M8kVJfq;oOO1D|eI9p;07#LFWWkN(#sO!IOCph=glC?L`4U6lkOoj$JG) z;mvdq7C_NOD>s%Efr%<=8VpUq1d!ldsckn`ZF2Q8DiHbr0dtXWBvP)xz1t9U3n#-W06B8vHyUH)BV`Kd0Ko0iAIf~z1T zq!F-4|3dKExinp?3Z7BW+z3g_Uv)-qM=(7pG|S5WE9$gt95Vl)_0d#a!BfTsZ``p0 z7Eu-HH*T3_inX=r);aSNh($+X{}7>@HGmP8&8(wE;Q}{q7x>f8`$2*ejDXk(fY!s) z_7+ec#4FG&B8_qEXTg>S1x+ax6$5isG>-YCQMgGXRb5?+i3=#@y4t?ZjGja=!hn7R~6p7d0|yE6L7)Fzv39KY&6 zGuG3wIfzP1vW+YWT~I}co4}hds|B32+R@x)>TCw$$E>1d*=z*Y+vcyJrR9hbmXNVn_RIne z6{7%vF=oqvgHgNrvRJ}63yLg-jNWTk>)&NS3GgfyjTTT@fQ%QS1w|GB-3tl(A_73j zf`GZg0=USv!D+WJzhD4wS^&%z8uOb60Hy_?`{4n z(-?5H0NvRwGvvmca2lpX7T(YpP+4$;iiHQeoa?;9L?2apK3Pna48}zfAdjMATXyu0 zPCNk2WroHOLCcMM{s!0^D`wieMEZ2z^SU2sl^8wZcrtYS>fFD|$imaV$WT)v3sEB?3(ov3BpHhZ#R-vx#d49tu>x=n&JUUZ{w>3E(<%Ke zK9J!su>#{>Hca^JmnTjZ8f2q5i-|0-2YwSHfZ3NPP7xrqvC1PhIs^&RLh^ep^Bks- zJQ?mW8L$Vi2knEGS$mBD9s{!mCYA+x(rTd(3V=D`%rIow4;yVI|F7=QW6=oc36X_R zb}S@Wi-H1>$YFs~WB{NhvS1*~S>2|AKxCl;Oa%uwm^|~hEDx}ijR9{01THtZ<%qs7 zl&FYkgcO&es#-|X%aFHFA{SW*j24!yMSKjV_pbN@2J+*M9&H5tMox7E91BfcBC_jF zv)Xm7;kj!Ir|=Y8sz=x`_E4ReU)_4&@6=xy>66R=f7C{mXe+!eJoIHi~_OYEgU zwG3=9T>~oEF#trMfwWL43)IwNHBF4xB;dAXQxhj94GYuiEE57;&RI4&D99j>cN8pU zHrui2p%D{DqX0AOCn0ZA{oMKd+(cm`Jo!jt*9*{PGGMFxyWC|FqI9x+YEh0uqxk?x z6v;+094geN-5Bp-QN3vjBU%8HZZHZqEegXeG`~T?nN(yJ9#TbQ0iskz7Gyb}g;|b1 z#9=smT_`|gBN))Ff zy*_@}Sn_2F6#_MK65pxm9U?tok8A`llrR9zEIDy9v@;jPnlRaf20m;2w*>nrk`4gh z2zYy%RN$RcAI@QY7!cx(@a!T1ax!NyUNp#;ujoWKa6wkyo_ixfzm8k|g^AGa*;}J> z(7Szi-`5(CA1>OnrO5Cha+@1m9DTdsWx8f?&+7C2%Fnt7Id=`zu5;qhR$py#areGAv*I5vwmbzsfuq|Yf+Byi}JN{gkH3Q7Qj6xJQH!eMo zk^aM;Z%s!7$UKaaMxqg=Nt*>2XwksRYtmuX!UEC&LbFCSgyo**?zaO{)9>^5RF+UA zQu@Jf>XCvof(!kZ>de?0rbb{GvyE&mG}uL3vYZY?7UB8dX4%o%@`s-hDKTU}VfY^( zIKjUZvcZ-dcLLPFH=)Pb_h?Ct4p!|qgb1^=-9q%tH~xh(XDn+H=dlq#t5Y002FXSY zROTS&06HI`)f{qJU}hH1Gb}V?iphdw7YmP{I5OeVNem6ZUIH`)Hw699LP*p|o+4Rs z>}Ek=Z;X(zJS(%#lj+6KQ6In&0Nt=)rj=Q;JkUHQvTz<2Sx14@N@tc9p75K19&cLo zaMMB(f3O5HWV842)u1qyjh5mTXhjwPLS|!{ZDrmu0L}DU@QR!grP8{i)L^B^mJt|2 zqJ;(wk?F00Zfe2FRf86T06_>rfKrXa_*bi!`O@;_whVd<0>4L>5`stff>jlq<^J<5 zv1Nd2C74RI4 zzuKe?wPxBGFp(3J#@evMHnmA@YJ?^yX_1A}FbhzSF^GuHSwF7R3t21RZ43_QAAl$j z7*RMIA(ag%3X3d70g;7JP|O0+X)sEOEE1%W5-t4 z?J9Y3gmDCgoU^P`vf1xv@TX)r_j4!5&h|}8cH3Y`#*0QfZi<9SGWv%9uqPl~F3nsh&PTpp|Nku_39++pq*R>e z%w-b*c<1Y{3&dW|HZEnvc}v;)=oGKCNC-QtX_GRAT3JgaievXlmyn(VcCEitL;cRK4XdWaJD0fDjM^00aOsL_jnE z0B>bqmAinG2FpZ$B=`GZZ~@jiAOKV((H(DHUH?T*y0WLeY=GVI6#n~;{{V~(5z&kQ zQ~&_nBR&1m0|TF3n=M|tFk+T^R8*3!O;1*4<^Xe}&53#p&;w2<+-5)}+r4ZDBoXTL zjt_yzSSjB=21imVXFd`QR94>37&TTar-UXqR;#l6NCB0h+Eo}ak&D%STQN%rB>(`- z9MQ}Hz&lvm{;s=!x4YZhx?QKyZD-rsc4k*uySW@1#Zp51HwN;MhLDfK1JM*G}Yju|c` z3Re)GXoXRFEF~}&r9w$S2}qNgt{aLrD0zjeK<-&~FKWFiYQ;PS9fmH7f{%jFXfpf{ z`)|3LI@6`J(buZ!yj*nuxc7D*<|xDB;W;Uzv9%$+2+@P(EFX;E z$LzxPnJF@il!`(^ER-geUCG`GZQ6^OJq$~UIhp>Da#+3xu(gAB=To0DN|M`eRT>pO zI=`W?7Ycd-51fwe7eIWJ%1B~jCdzw=NIOyt~uPPJ_@x6<^59upkB#bxc#oVHLs#zhR{Ut6CI5Hc!M4-F_iu)+a2X zqfpN&XcawLU-?qFo}q#C=ALIqor1CvF0bTo*-gZiiH>B0I4DcEbmwznp@ABDcOb&( z?kjn-_F*XoJwu1kpeo3^q?bWgnc;30%dbID)QtqS)ah6%OlEgnFEQ+lDf2vIKz+QY ziiY5v&cU@TfMo)nX)p{03>u~a1|!cOD!CmAUc<;FfG{rB^=R{(H)bp1wwvei8y^eB zD}5z0f}k!k0Va<-8ag|X=VC2177~KgAVrgq71caIZ%}ebuuCb<#KYCTe^(Voc$Pkn z z_H0Y_0~bW+748Y|^{^LCX`%HbJj2&5hCC@z)aWe<)F6#z=Z2!M7-lc7rx2pepeg3G zGw^U{&}@2x{zE;2z0aUC=Gr->4Cd+P@^UT3EIP&B!L3^+rOQ- zGXMlNeRzPFqf9g2$OKTJhZeuj4v}Fu7J%h$NQ9xZ7rp3cgjYqWDY;d=SE)c}@WzAr3MXE2;^^jR#awF?bz9Ks7GaIBi#gCRt zoi=*<=KQ@p0iXfT&WN_%m|A)RWB`xn zm_fkPdNegXh|*CsDKW$6#V*_fx+&VeT<*Q|; zr8im?fKRtx(6$})scmBPu)9jOd7kA{*dr~?r=&r(r7j(o#E36LU-#L#rrhdkcb_s+ zE4B3^8xLd(?NZIN8!u9C{hou09Lwb!ty+(GRi4PYqQfp923|fgo8n60TFoPC{EGrL|LL0=bp9Egt}7RBaYw7jSYp;L;V$40DCKDt zkzGX7rxU*kS9@1yfuoeV`P9f9DM`2rxZ4ohq>-$}C&3DDJ%e?lv?Oq+I-yqRe@o3% z2)&Mr_yJoPh!+9LeTdr7C%sh{kw?n$!wuL2|6{E+eoe;m#NM;vsc#|!@oLuHkiQ^d z`wO9qgmJvtjf#O@Ws!E8(9 zu|`euMhTa87kBHfdqTDgLz*=o(~70vY9GQ7>yv)a3=}dUvN^MxqJ#uF(riaSwn>gQ`@>-O|qCQSgX+C zOr+;YCO{rh%wtHY!GyT%;;4Z(64(>3Q@I6#z?|knF`wx6_i4uBL)i9GoTv zJRV{Lp}^amuC(=}_D$R_!|Ocyqzr#=&C9;n0sF=EdrIPxZf^f10ORX4$^>ZVgkdk> zV^19w9##*x!w*dY9z2Uwa-=X@%aIRBt-rYYyG_tj{x347CNh|w)wpgtykENySNBx& z=wx1?a0&3_35@OT>59Z*lJK^5Ag_l|^1B_^Do_+}m5zf86qJseF(~A9`+o2PP$>R0 zZ?aZe(Cn9vD>RgNx5QE=7F4s;hi6S6SSmr#n;;5RbS+}251iH;~h6b&EA)brzjO7CJ)MxOd5_20kH#!>haAiXU` z8Gr$)uMo2bmfg}~zq{16;n!wwU$U{^P@@2C8@~^XsNGur64#u*ji@nJe{4fMHgN)? zs4+4*YghEeH20}A((%V-YE$!@E5IJ|QqzQg=bB!#rAlNiy44c#FR5#2@ER{QbDjG? zT-)E*^KUp-{6;27nxp3+e01PYbR|9wv$(`f6t+s1(c`nH!j-V}`@^enr=DL2^_(2D ztD*p)edI7$n$1&05M=&N>dCuSUM3#JZ?nF#Pa-XV!66g;ui0A~d~I>?U5j1sZtA1D zO?<;~7nG2rb1+THe}6b<>WJA{>=PoD9#p~l@T1h?7K6}tULpS?|*d2OL&~mzMW`yp7v;YNmOyYzatkdAJih?gy z?0kwi9mJ|l`cH*nbU@~g7G9moP~kgR)ji5Z*4JY-2~20zte_#}(O}pK;DjZF zN2FrMQ7mCvdTDK-Tc}Dq*c;nNRwd3gHR~Z6veG}39_OCUtj-x7 z>3TvU1`$pmEBtZ%u(6biIFUdsh=fsbajaG6Bbq%LnI@1L`Ob~WBx#Zk3Vt0>k`+qSWYb?)idsVcq3Arga<6~i zw_E`6vvD{|W1~#Db;F4!C#I?hAsH~(_aV<(U_PpRaiVO!1?&<#X&;I9Fc^nOku#2K z>~JI@tqZEc@4FRD@GC)NU=X$YSYgN|XoR^{sa5pa^1h&K%q;^o-n@G%n)M%2P}PoM zO*?EI4|0AaRIr4EiWBtnz>`G+5fP9U3&n|$RuNv>->s=}ji?AAERT9tYC(bX3reK1 zb>SJ@P*+AO+TbPrZ6MGVh=U{OFx8f9O>$}@`J3xCI02GcGR4C_Nmas`Se^A~V6#3B ztm~tH7<$Qadml)D8}>9y&CUr#FYf=NZB2lOEZ|up8_UV6gfp=O>qNB`>FMWuS^-~{ z7j#d(N=tkyuIZ6VU!(&_p>3?}bYDY7x_Lnr=9BcSH%%&eM5N5Wz|GePsUjiJyH{eG z3r$fv6&2zVhzlU#+pC0tRz$4B3M*$dTZgc&_a|)c?KzNFqzqM=NCUQLiL9x~X_;T@ zTC!Xx*0G2p2Dx9BpKG=WVM-(y9?>3!N3R4H@@0C)ZZWYwA>~>qNlD^DMKDr_`0b9C zSCv2=_8irYyE$JIK%*s8?Cdx7IAmKoE6~7ag&kN{NP%@V%WVr`+c1EJEv|=p9HOk6 z6)vQDBrwLYQ(St7#zQ~OpJrtq0|D$CD6xzTGNJ-g%WjhKMXKO3khCk2|N>%;ELiuc{fYIKh!+^PE9{mcz?beBK7R%jF{oLvKs0&um>bIvMywYl_(F5MZG z^msqmRQF^iU#yV&#Z3>}OGW)O76{W8N-;_z6ND;OvbsJAaccQr%+hpVNQFe9=YGb0 z&OE7#Xj)oVvxMmC%5q1?)+c)lV9;VSF+dO)`z+@yPBT7cg){?IT6i7IQ*q_JF?LpsxkqGxN(xjRA}(7 zCye=|1*hWRnYml_ z+0HcEKVj?Zfv1H1J$(C8y$Kp(teG~S`S`NMC{B{MD%tl>QBm!>uTwo^)>qOT438ue z+!CAbmY<2vpIFeqRyjL#J0vo9D-93%70yUuM=i0>`+>NwNcCeAewPgZGR%5g(iRcWp%)%xU~9{Gcafk&i<3cr$6uaOztff zq-3EdGpmv7ABC?&Aj_al~^U7II{q!`%~?m8vQxo4~>r}kM0)hMQ>=A zlRfrj6wKyv==v{prk5C*?LyS#UnKa*g}CdlLpxIkgSG|T5{YBgjdiE`j4#i8HXhjN z#r)(~*4OozV2%5>ZUrCY#X3}(P?S>*ClGKN;ovnabf1sWxt3N}t5jeT?MaVt=OZo_A7pQYNoA|eB00@3t`OLwex;l{rmwt|j z;0;>#Hf1gE)V8uuy*=616g>~<)f z=_dTYJv{U9DUn^0#+2|6g>*o~Q4Zp+TdvT3rK<9pc>$j%G>nF+woi`^|G5F7um6sj zhkujO<7ntteL0ICAH3d8+0XZpf&1g}nO}lT^?~}^FX=PC#D!)@T;Cz^2^T=pL<24H z%rBui{%)Q>CMW0OGY20@Cw%%wdI3~|mAYfYobi`2Lh|ZS_ReGjMFuegf;@s3vuzLy zeFx|JcbIC^^cUyiFOHlz$JXMYLKOcJ2e{TMk@ zOq;3FJkI@|qY&3{lDwf$)tSOfRK7@fTBrFYYsc!lG^$g65>f(S$3ntSKsyHHX;H-^PJ^U;pNg6mlXBG zEL&E`jLIuwou#IrZBcEg7DH3=oG8nO~yL+@d7#$_bz)4a~2} zp|0s+TP88O6ggLCZOXCBAjt}E*)9Hbd$sU>^oNNCrRYzavwelz!JDm8f30GGu^tjq zh6Z7TuRhS}e`G&YSOjp=hh}z|G=WF@^IuTGm@dkZ`FBSOhms0ok)4{r{F)!K;mdf{ zX0#DtVX)vo+0LRrYIhDk{%W2#fM~yss-82yg!{R_><%UkKNUC!5dP1k-J=nieFCai zWm%a@kLd%lZEGg!W9?KmbMUz{U7uXj1l=?H^8nRW^3J|`pcS>9{lGlWshW76LOu4} zYHX_>jxhnY@cX#uBa;8qt+w2UJg6|5DD+`Xnm#q_9POt1Isvfw^f~23mny2RVTV&n zJd%N`Y@X%Cv`?5XUoZ+2T6uP)_zK(r$VN+mpkv@C2U=C%t~#8TktpmSP;dh3X}`IA z8+8*|jj#=n*p~@VNkD-vV6Z?FFkm2#7%ZR`aKVqI!JQSWaf&D*6xo?BCWf|1fTe7G z&P6^^!&PJgIMrhCOd2o)5bYae?kd)N-bWSb<1Iz)0sO%&VoKqnobcY$EyP$L4M@cz zDMeG#LxVV4%nm^kExCUWCryz+JMF0#pzN>-eyI=rjyiEEB|vpJ+&S12TaPqH@8W9Na&P#nh5=_sqHQa;k8k?q5uzn8IdA@!A@cTA)u{!Kk?u5{K(ti&G_(onSq*kn5od7(Zb7mU{XGIeR>o&!vf((^?^bm6a$R z)H#$A;Bp=?Zpfm5hROsfpn)jBz)@NO1agd?Xzf0FQVF6HE&H&=>_AIV^3_m8P}9YKs#-{-KdUBoaXD6pM!>TnyB(B3wvgMKJ-46)y+s zDu4I~Rpz)rk|!w)&~PDrAzbB*LO`4sq89?1s3E~Mab%1_e~}WLYpAZ0wM{9uKc}^~ z-Aqc!lf)ptlgqIdNxEJcXf%!}AWz7Hoazwyk>n*dYDf}=1eBx$1|>;=fs?qv02jm1mG|{Z*fbN;UrBt}*}h7ZcVGR248PT#8us63^{h@XqzF3jHIuYw zRxYv^p>;0%u|%t=3UXlW0xoiKa#z=pA4uy=|!1@lkQfOc|N9|fe{5}HBjqdK~~0XI}h zN6wk%(8-3wPNjo2E1zGVqvRV_bm#B)b!r@TH$3Xx^s~^YW$-h&!rgpZ87NXc^pgg0 z!T%lA|9hQ#uJ$dbdL5DUtm~DRC%&@~lKQRh;8Z#7RQwx=?1bI_@7+Vyxs7>d-SnL~ zt-mkG(!jkxW%=3ZWOmV5@sb)hk9<0|L=Si;@-u0?6R$)X0Oq9i&CpQLWzG8k=@>fE zsvDIj2AC91)a%vLoi~TNJ3N0GK0N7HgY72(GvT?qkSbW;@^dJBz?oN{ z%p}F6w@~2Ybm3r#n|P*`n_xSW7-owu%ZhYBZGC8|dd9aW8HB+{IPMHIVo=Oi8Qm zmT%l(`JJkUSKE1Q8INUTJi9j;+#`}zcDLrxUt~h9qJB?3{}jQ)_S#idJI{Zo+7Eqr z(Ax#KR#~r$Tz?ky%GTJah(MFF-Mo;VQ%@eiNSaog=Z+>Z`{+9aa z01#v$ZU68pqiyJc)Frr$zG)gio9?~Z?6ce7h#Q}?JUc39ePA%`mdJC?(%}Io^iPV1 zt*+S#5`*B_E+DpW7Tw94-kCF+xV&AfWP3miu|Y13vn5vAzQTVN6ND83uUawSw$w~} zXAJ1h)FfS%i=4}~?MlVnPARvQ{AYWs+FpRrDXjNBtRHF>cV$={G)-xBBsxi9z78mf zQCX%Q#71&LsH23S1C3X1-qa56XgS3<0iJE#wn1};0u?j17d7 zC_IXjl8{eRTXz15+pFn);&$5Tzz)cl{yel(NJRVRziI+L;dhU&CHE;v8os&hz%PwW zLgn>YVcwNBvnsJ=GlVhF!5!yxa*jgquVmxpEZ)+aqV0UYJ+>8#c}6?@o7)JJ*a%ns zlv-_|M!rmLBAvA7Ll5c5$WoRs;qMP3?atRVipMN~#aBq3?w{_OJsY1@G3QiH_Kh}9 zSRS*u7)@hyjJHS>lVWBm;)1`no|+RO0c2M{O0~i)@aY2+4vt5w5HWcPQJ9xHKVp8e z&>SKm0mPdHMzBplc3QdsZng^^7a;+-P5^n0K4|zj5DFN3(et)hw<%@2ZxUTusxrqW zz}evj7_9>P_)Ev%J?e<>ZM{PFcCJ=WrTJ~uD?Sh17`pzf>bdI>llsP>XVK4ZP+8cG z5|9A`c#B8Ds1MCZ5xyC=Fo zS|v#HR?gQn{q>Jw`#?!?6Or9uVE!uUDdX=Evj><;%_q+@{PCXo39OR%opB;Oj)`&s zE7J=6QxOQ#puuBRv~zi6jx1_Z67Jh z5rhlij#V*Rg7TsOB2K^}VwfKo=NZdm&|)<(2MO@a<81)uq5~`5dh=s8Px8vQB{X~qaB>WI$+ovZ zu)WgOCJYHc@ohq04_o$C+r_oqFX2^$Yj3%|vG9e~t~efxVaGCFcwL2Ni+MMwxNN;F)Ia5g&S9$n`W6zIe~nyG^4UZ`=*e!Gl_v1H zLGMP`1~6lXp^f4**=R&`2kE{>D0erV@4GQCCLoO@H@2@&sI4+E*~LFJZ+WR-2TooP zIE+Sdx+S}2{?BDc`O~h9*9pMx4%utW>w>jr4NW$X04VM?oh^8oDD1|=mnR&>15Z-V zJ#T2XBwJF*L@CW7E{)HZn{hs(XQz^Knxv@?6qWQ28z* ziY=21DR3)6;wI^Y3U!oq;jC!}rtnK-mCreEgD1)+9r-}9Jq4G_wKL9(DNZ$gs_;Iu z^%6BD+pQDK$Ig#&Bp%7~yp$##MC3#$iA{CnzE&&bKr|Cplv(bBF_Lb^r)a01`@t+% zNuEC|zU!nl|KxzJml%<$O|?t68^oU0Z6w$GmMt9H;P)%qpV#N|&aKC|xPhe~*N)Ro@4+@pp6iqei-C)zsU!PFN z%b;omfGXP`GH)k8?gak%KII|?zv#cVKjYZLgUNPj-8Uzdl?{0x<+t1I?;gbsX9-2k zlPBAv9j8h5n>|Z}KZ@u0>&c|resbR{ z{9XD0Jz8FDL<*;DvU&4pq#hfOB6h9QEa~Wi=5jq--`=n37k&FM zo}Toz{-gix+;8Ep{o}{UoCn|CJ=VF;r{E3$liV@g%$$`!=6>jH(?4?c)~*d*Mp8fI z+HFVxaxYw)_axW+=@P&kEytKYyld*F>OjMu$Zvo^$$4rpEG13qw6tv#D)X_G<3i?k_Z?;k_{M=qyq+R z>Mw)Pgf>b-1prF-kia%V9wl$ZIatib1X2|POw<7wXlD$70X*&u44&GJO1SmFw+K*C zOl=@5Pc1S0LFF<$pp~BQe+Y4ERRXrRXXcUn$cnuZtb81X;?Y=Kreg(WO0V3$UVO0Nm{pR z$LXz8j@^i5&Rd)9zTK(0rtuHfh67!gEV^}&1DTSP)izf~@VC02YbF7|(u^ChPG0-XPY-|=?kh15hO(^#H-VA7sX#tq-rJL= zWZ_q6XuR8%-8{J}h&b2h-rG6x<1@qj``T{rENjii40P?iz36>b^jntOrDhac6W6V+ z-hI6?nYSdlTOxQH&)Bt_VDP{W^{YuyUlxiaahVR7aIjefETvI{Sg)3W?gxj@(v%sJ za4ALzUJf#WasFe+!MXMXgR~gai^iGq#WJDyjzAj07)9xo4PevM|4bSp6py8ZF!vJL zp=Fwh5}67(T+)N2d>V%CTp|BdOfu-BXr^@4nqQ9qBh>Hmo{Ig*R5ObWt+iT}~5wZAlot*Oe zvUu3~ozpEtoO1I1za$=W&db9mW*g^kuW{biZsBvOG_wZjxa!kB!oYHO$_0p++xs*e|^F1U7;60GUcuka( zQxj3RZv`tk0;;&nf&V~q%9HTa5^i(LdUM8ro`eJr$O8s})?fhjK2Z7$B*+8?6fOfE zBWX*4&=O$ZAKiCG0ab^-qXIB}!<@yTimYZNShmkjSf?(;o5dhc^+qQ1?0NM>R zz~c=OV1>T&_<=PXH!DoxvRAuryLgqQp7noKzPj4&mOEX%BP&0z_tX8}ukF78RuB*a z00aO-V?ZPT08eE<)oTGJjj(}tC$gKg+yux~mP+znfM2^IRd#o)Oa}vmnfZ`jx4-`+ z;{^aBLv}O(00nURo@~56;I>m|ZP~YH8gsKhD^iC0ZbRAM>;Y#=HZ;i-YNQ}F*vTeY zYFelMsDY@_*3}0>ojqqom8k4<$qtl|%2qCNgBzhGii)@*H~WK{F*8S=-uah6 zVgLY!#*AhN0KU!L{@b$KeeJf}maZf&H@4)B+088*kED_FV>QGAoQ%N&Nn8K}A{ifx ziFk|=fB}o)0st3XCjlJW6msP0iCzJ>F*)fV^nq4lml>$d-PT+M8r$N@G~fR#YldDsQ{ysee<#5}aK6 zm%f(Hs3XUKsLSa!%^683r+3Kqc}Ggg>0`!M$bGwf(!UEILdwEx*4j6^ePZzrm?kqi zlAWY5M+cO|C@j+t;v+dBR8d0EdBrOq@3T*&dGU0=te^9%S<~I3LY~8?ib)k+SwgB7 zDg}CJq8tYbSyGtoKRY?qE^G_$-6|PGLSc{+J_r4S62UDT23Va zxq0)RxksuqBLS`-?^u#2>oryKt3g%BVX#I^)08aG$`{tAMeV;?`QF5!gF7s5|9EW7 zkPug8rC?huO~WM>N8*ntwemme&0Vu!hUV#-5lxwMvZOobx6~VT%l{@)StwO)avW!V zTkyB%%hdS)hCe5DCz)O`KU?H#kd8A^*OWn=YToons4dp9P_3Hw+{TT&+gM0?k1S>! z+26cqpsJmgPFfL=4OiMUKh{4LBUZRJ64Bw(aQ$x=55DpkRE-ZusR0rjAzuVVE4bQF zmWBkrVT)}-E92*+QdoS21kZ>SS=(yKut`ZHjXOKhG&MiEbPly1sR0;bA^ldXMe2CV zwr74odn`$iw9wX8BW8Q0wo}IIetM8JFJA(#_zpOtn2nP*gDNp6MM!|uW+0Di2Q1E6 zlls}Y|HFKvfsGT97^=v-UCQoe)6J?{Tp8(E$^*NB#3jJx?3$4qn$7-*#@QjvUrE_i zsny_p2_mfWXHHvJ?f*B5 zlP}fMG*7BnQJ&!wTeVZ>j%`{b-J@k?y7ZiD=9rz4Lz4`gM?Um*X zI-4k-m6JxuR+g3YP2n1unG4d0Vl$e9c$t-)Mw{oX?)s4{Epn>WUDrYwwl0H79fZT*OOu`2qso#|CeEV&60z)VbchRfnt!1%a=R3{FvkpU-w;Iv zep-brne(9r+N%~DfTO6nhRk}WXS+tGj323~!4(sygsISz5YV2!LsU$c7Bp-Xq+utw z__t3xd)&wht7B$`kjaw*bZ}_9?BJhmwL@I7BWAM4 zXUMn5yYRhwVZJF{MmZgr4j$%Q?L^Ne zMtf?(o-NN#Bd508SY$7ycC1tNKu(ZNzSD!2_Ts8j$9G&VT|MQ|_Hw43(wb&Rrq*KV zxC-~?$2XdZRR$g$gc0`1UZ_LowMvS;y@wym1U@4vX|GvjBxSN#Tx;qs5cS7QxtO#= zR(hLer0bSeVoc12<_A;Qb4Rg~s;ot+VL_&tCWum(QVE+DHNHGl)wrtEv1ZpY#Mi>w zH|IbwXm^114IJ|a%Gpr*h9Xsf5;yEvm|PvV+`upnI;G5;eV3R)8r5=!$w+`OaXR1z zW6-Dg@m{N z%f`{5?6|;`p}^4|CTY?Eq;b%YGz~hG=0OM2xaq+8^#_>9K|0U}4$uKq+T7#bh31$W zZLH5-7cKp;fkbES&}+%NIjxob`K^77=Q+L`XrA%Tuxr{s|rCe5=#=ulDQ3*Pl2yvEXwVF9D z$a4fLl@eSp(P!|@bAWS}6Th=~u%k&qsG#QqYLcvhRFs1Ws!^biMZ6PCEn5A_!y94X z*{~m$hu@T*57u9dJu_g9M)w&b3{L*XT`N&BdM>J9mPZlcsLt_4<=%?hqLku+UFgfmr&4o-gu5-l&YsiS(%oxbf_k`Sv_9S zLEd@J6B<2Lq6e-7C+`I$@Eod5zSDI^y>B$e`cFV>G)Mvo(CvXZ=YtO5c@K3CXRL93 z7MSH-c``5idOhFD~>C#N0u&1C;=>~Si& za6Gk(IBQ?fk z)c9xI_ycZ71P|l%qyI(%lMIHHP$1bX+Mh%HiCn`0A3iir92(8e8IS;L_>Ev(Tmn4G zLIRPv5SS1LvW!tmNt~tmoh}1ZpcaZJ+4B;*m(`~ist++YsbNA26{~OWoxA5FgJ_}~ zf8*)(3(#O9_Iqw5bj)C|LkRkl!C}XYzzrE4c3`Ai#?QXSyxoC@_O#aG^oxAC)za&d zt^m%Tkz(A74lBGWjaDfC*mos3qJlngZs64u#ow?HgV=7yxE~A;JI+kKLmm>XiiCEN zv8w-v>d6ih-uWGiqphX%r+@P4LK*2}MQPd~PSyq&6}&LPr4mO7H$pBvY%mp8J0s3((1 z0Qh@z^afw3{c)BKB*&ezJXc<$h^0y`2Ut`qAl?WpVe7THvf$m56T|zn_l5f>nHc~0 zzt(}`yTz}p%<^Ugc)f>^HI6rYZBM7QFEHG%7V(&56Qd*~%L~F^VqQGNUbNnio!#%u zYw=SF0Jyn>VGeZd;xIS;ZE@Jg{x?)^_BY?aGB@Z4n8-mo&<76C0R~&xUA1p^S#TU# zYj4=8!C^-RyPczMhei#N_Um$>%R_Z!hx_l%I|oEzHdEHn#x5DOq`oX{e`L zo78HlG^cf=P0BTv&oe-UJkh-2znneJvb;~Ee~b?dCFEt(C~dpad{#uuQTd}(j_EtG z&g%K|gsFr3%rYDvWy4|Ii7#fF7s$}?DY^%sLVVdJTgD7_!FiL?bTUlW%E-#ir9%H&Et!q*} z{WkU5@c55k+g$!otAK7CcAYhT#cHEpjQ+j9E^C`tnKhYb8vFQPl=cKyCZgI;?FDS7 z_ppAeSrlnZ`A%WtL$$kRJK6P$bI%JWDE0R>?(?@#fL-rz@BqnSRg5 zQ_Iq@Hrdrlp7>R) zlH(Ot?N1zEP3;r?nP-b~zV|c67IUN2HRiMDTDdZ9_p@gf{!6mgEq!IS9-94|GB$?` zdPO<%`g;CAhh0(L$geO(gGbubP2w`P=~=8TiDO(c>W|Yr9s4=Ms-+d~$iw#>)p!zK)jiy>WjgHo%!H$mPv_?_aI~?h|0p zGxcGV%%qIouw%59VGZbmo`ep0(i$ncb`nWGMd-bq1uN#f2^s6RTz&k=)@p6uc|H46 z24i|)Whf9GZh!!MK!d;2)>@c%ow@wwcG0}E%)lL$@63xZ%R57f$>se% zLAo;d|8nvNVt0vahpoY&EU;85QbT)y0O+SWn6=?$RA_+ zO?6yz4gtS;SFkgE?+a}96EYs}q}jd9^q)vb&3_q})VGylM~cg@yh&IW-MfDawE)Y{ z)6x+9Yd;Nv-y@!1%hkp|C$7Nk-N*<2sxtyWVPuKOX^t8k6G2RSWgS_GZbh;V% z%#6LPQD(fX8uP{?ynJBgT+*r=)5(VhBCn#~tO(_HXM_zg@qf^}ju0}E=e?pa4}b#UMZNjtB49>1)Uh|V0ioZ%S{Tf=JKtl1>j z{Se`xG{+L?YLCnsmwizpa{jM6;pV$aJGf5o))8`9;2onfXw~tR%~|?2Uw7xVh_zF} z0k`#fDv8+Ek3%4FdRa6hrb%%#?H6dG)Mj(W9mS{OtQ$tV<7)p&FUw2}8@(j@MLv~l z*^2nJb4DW{8(&B+`144T&)?egCs!EfxiqmLs!b_a!>baG+?ei{dz7MGN&gS7PBZCsdKq+RhDc*w+Fx!CQ$@M3tvGGxkKk`! zw~ueec$k#t|FBk>T#uQ3G&|TQ`byc<;gs_sp_WUpmFsK~Lt(j-%^+O~%MyZD9e~_L zB6vNW;x@0lHb1JM(WaJWJbjY4XjiyN#@Ib*n`j}OtBu(0+M8IPh{2!tlt*9ukl@*G z!LX$IaT(sbf5SB2=UTff?C`x$C<@^dlcl~dF{9ioHVwidWr!Z5R`5u5^!%U|-<&u0eNdu&X*(ch|9~S!cB#oGeGi zAR`FP6S9;8i?jNxiq=+D&SGoud~}=AeQJB^vS>J-J0$6iYfjAEfOy)MO4XX5ifZPc z&2~||tMmGkpeZ2%9ko-=+jx5d-gE19I%%3ci$lizj?2cJ~1=4w7dIx+@6D8#O}B!@}j7Ai(jv27azOjKKS%9 zE*L;OUFAda*Yk$h3#^6!?D`kEp-&tqM?FROu8!KC8T2@9EZ+<{5$f zycN+g46-k|z04mk8`pm?6~8jTjNXyC8)sO6kM`9GqRea3`hXeZH?eBWmCt3optX+q zpYd<5Q-=GJb!XPd=83@n$Bl}!B8#J^R*=y`f7)VZFd5UjNV6>4mTy8D-N9D-a@wYl zM+)UKt_W{~2BZMr^!#L?NA`Nz?}9dtay|cr&M2?~BL2M$flK$drX2j5nd78#&sd1x z*zwng8F{pFKUfsr#}2!@SSDNegM4WrPstMTa^H0u$C&jpv6)?G*jTrVS$WlRdKov- zZj&*$ho1ugh4fFbAA1vQzE^Ag^qX&=S~RK78Sr)NXeO9kDwgYoH{D0Y(fWgUOW93C zbbSC{fuj3ixqfU0f>;st;v&W2va27PtfMIC@2Z#Na&ecwdiC@(?#b^BF}ss1S+CQ| zF58Y;*1fI+sY3o+et+9>fyLLXJrIdD z?-AC9XAQybx(%sA#l@rAT&8Bcx?VqDOXlj?n43G_#1>@T!FS*fDM!m7w3iFb64rdZ z#mk}w`=IH1eWj;H$HJAlHfD0*-EPEd5TVp)i28$SeMr~>+nSTu$UfU52^`$ zZ-B6au0C4Fuh;pbI!{iypt=IzW@QO!Nhw|iFTpLZt*C~*ey>r`4S(BO1#rjBO+WB% zDB!ZzF7{A%Ng>|+WsqOY>}B>RTlruwX8#bL>p=HJn=YFRPS4l-#$EQ|oSd%ZjVO)O zW{fR{xe1QXExw9#-((%c-Z@W7R%6>srlXIQQ|>R%M)$wHKVE-IL~Rj9Nu$@AcgI7j zzBKL~&(=2SO0hB>_2oG|emJ4Fy8hjQUGXx;2li&)V~t@-ixJl=-*7oDUaK;`rSh`I z8}@}gUJ@E$`Hy5vm%J|{Br-N@g)uCRba=l#J+d-bHSc#^p%0(^bZi$w^~cVP_{*yr zQxVQH!g2^-KDUgEFZ zVQfwLVYSPbvqmIiv%`%bZE)fndedHX>{dfwBPC;8F*Z4H4sZtcehkt}<7FN%YZNdx z7TR(hLCzPO`}EG0;{XVAdhhl{R-B#mamAVLhoM(uFlY_qtPSiDW*gYWRz0nmk!cKf z>P(hdzs6mgwoDcQG4d@-zc|x337pt-oT}GlZR30vSFZT1x$MkvaJ?ZLdz`?ek}C)J z!qfQa|3qu))-<2oRb8o+_Wq)OotUww`Scr&CFsN3Xh^?n=^y@ZZc8XD0G&E#1NDVh zCvM4UV@s#J59!d!hj)&`TlUbZF8LDmNJ z_V{j?V~o$T9MGCD%G5*w=CZGi5;+A__IO^BQ;ZF=dC(|n@|)h zBf{T6YldHEhGhfW_|eN&6-CtO94Z|HBE@bhNDkXKgL4dh262B>KOB(K?PVID9_;;M zy3#j;%zwW94uv*RXb?0kaSXkT@Vzt43WaQbhHWvr(s`t_=dwKxg`J4!kIq7zdx|$U z?(IG*?0~uXGsBdSaOk}R62%2n31<<`9h{!XPzTW~va@(;Z=&kw@QvwJ-CQ2W1tUVk zE-qWZ6=yzEnn5id;rOhjL$P3E3PhF5^{OOl4iL)*{?$nJ5Fi2y*30!s97f9zpZ%o; z1Hc=8^~&uWH{q0$>b@hVv%rfXqS%mJ0HW8+3_)|x{@j@iFn$v9K8^tA7>(h4XDDS) zAI!#jK$qG{a|36lWlK@a#(JKgnzZ^S&WOv70NJD&2&hIwIzM!FUe?OWkrgU(Tt=$R zTo$Fq&1DPnv)Fn&-rfPDYY3g0 zl){!bS_sgp5pwZ<#~foI^PYhmdyaC9IR-NBNPseK(1E^b_F3wz2JLJFjZ^)5CZ~0H zxO%SR7$!IY3|2hq1dWNikgOl60h%=|z!4gBZL)G)w{y#gPb^n9(Js`zg#WwYNGUcSKDUNL@3b&LD7 z_BKt#HT1k8ZBZOeZ~{LoK^Rz;j}=H`OmcE7^r=185)mN*g4sAGTu^lq_HlKAlyY(N zMLrWZ@KZ>upfn8$`7Q)JCBedT-(0o;pziKoNM#v40T%2pk7sD*)2NEMS8^k8CukPB z&)#8e<&R*1hXn0T`CE+FGQ#uVJE^Z#N;_Jv;$)=C_O_jIw^x+3mf+Vm71+Z%08QzT z_`&0Kt!|c^6vbxvN|OP=RHcUH{PmH}jg$6{j*lh8w2SP6<7{OApwuoHRKUv%P2DZ?1O+&>Tqw(%;;~tdNSfW zm({D?h|9(H)pY<73KM+GM<9%PR&P37_hpQgH%JKh{4Rr^5*iM*0wk+LUx`9J_amN9 z?KG8)(Z9iPwSW$`KjXrAM_d9Zszdx;IRek4P9qIhqjvLkF`Q68Ls;F5)j!&eD=q;R zt05!cyB(TSFT#e%?wFS{{6#;Ckip~*P{4rs#uD(d4TA}C)|J2wf&!_Hz;zW{fsl1k zXeNdPNUI>MjvviwDSPO3bTi*zqSD+)kZm%Im!lJ%C4gv+&Y(^60p`D|UaP?ym1s(4 zdTE=+Df;~$_$FKiJYYit(^I6nfMUf2ce-#q4LUq>!NXTkq8wHIPEYiD9yDEAsHI&5 z35NMPVAwup&Vg}3fJA%=iPES8`Mi++b8s!}RD+th1W>BKIPCHcl3a`ESC3qbEKY6$ zB5Z?T87^VCW^UY8Bg()$ehG%w)PYnj*Ica=_%?@`D<>~4=B|g|o|P@9vz#^RQ65q9 zN6!GqZAcFw{01ABI#L2Wt3#TOw^_%)Q^K^bz1yG?A>^?)0SdAq92HLT5PAr5YB>%R z`tE&9xPX^JM^6BS-%V}qSfB?TK=?Yqu@684Kj;o5paY=z9eCyk0D>EI+y+%x=N{x+ zFPbJ|uPt5khv?gS0qFUG)0G*HF5=9vvowEJ({-D}315I5e+j&4dN}t(!ko4kP*_0n zH6$Mm><{u1gIdg(iT~)6s*1$y;{rgL8WLl-kP7nKj5txc?P?4N&AV;O=83WXIn9dv z(RHbxV5tiePWf{r=m69znvF5!b|`5KhAuB=HhIVjCF$r$3E-Y*G-Y@qJ{@Rn&;f;2 z(=|X6ci_81|DYGqnzZu=CKp;_XHtm_mfgsdtVHj#$pgoc$w+c_9CaDgNWpapgw&abb*_{8b6?IA0hYuI*i5T=zgPLjt2r z&1OAYoiBlS75LuE38%m|4xUJo65yKlHvD{Y?Tott^~fMaLjsy)P_Kn>p)`=33<(gw zZE<;VRbgCvLhm~08Vd=z!#Ca)x=%(fWMvZ907|crEuVr8cC>(HE{_5 z&595ryh6GSx&ghbHa+xs*Y@n5Xy~_jR=ZgI65#O_-^dDXsQA7?4~FfiXeeAs@20WG z0A$rmQ}&uRz`j$^sG(b{9vcC0@M-N?TRN{31V>1Kr&kO1X=b`y&nb$qJWξ)8_Q z*RKnpHf*H01W!xJ8n;f;o3>?B!^| zXdTdT4WuDri7No+S4gVY@2tL=FCq~X75`k^!3Y>5ixS3&2)RCO=%DsO( zE#km;F6JJ)1>=;QO*k^Lc6}G|t$Pv|08m<(7~=PbJD&jt_k1C*4rU<%@|9}o9NNv6 z7?7jq05TLNlkefpjv3K1HU0#G0AeFO`H|*HM%>?D%YB9*0TNIlp3Il?{<41%8|jVs zpxtgudh`TPcZKe+pY0Z0x5~EZARodMB*3UEIMmS$^Jy?lLIOywpxFy|gB=47ub}Ck z;rn-TIn_%hA&(5~Bd!6ST_G30S_KY0cS2Osm4%H*^-q8a4;7SmK+t`u2>{{>GVG7v zM{=>S^$9i>WHhdfsfA{pnKMC_8Tg^|>|}auo*yURMW@m|>+4 z$@(TfM%j@v0{+xs*QbyZn*i#W{MJ;o8;~=hv1&Uni2S@3KJ?>&QeqnR;BXZZ2(gz< zBUNv^7oWRtC3>ri>-G3I{6x0XBI-22y^yOK#ED1%3|D<0!VkXN8an^STJs$HM>-Z$ z^#tN@BtXxv7_DtUMt^^n=Apy;or$32*{5=O1(=>!t=amXn^$Gy10M&leJ=61N z2p1w2#D5(^aT_Zx0h(PQZ}H|d_pba6FvG!G)~aj*^NH2OyMnXO#?4c}z~L4W2cDuq zBOd74tpquyy_VU1ZDgkWqbiUSkO0lEs;31+KygPsP$um8FF@lb@&F_N9yc9Ghz9f#SGJJgp{8W-qi1|?`jUJX(%>%7;^=VK zxQI}sg#?Xp6(n=39{cm|HHq+^WA!&OCiv82ZL2gHagDGv3JI3s$W0s&ArT_;11_la zgA7&m0x;7;=|Gp9NumMgY0z7h5vBg68Y6&o6vo2)x}z*eNUxHmCjRxuh;zl|z+)>U zh33souLGk=1@@j^EBdS+Z}J1ilqb2D9WRXf0U)^{zyUkxAdrI&k8N@r7#?TZsH%$K zHUDVgtLZD?-YHcKs3ZXr=`Y_d;rDf>8CCj%%J03EL#bjgmU-G?i~=YSLjpkXIu*Km6I@zX;@AQG{pki>L1GeMg}tTu z-q$8p>**lM3Ba(05QE2&>q&2VKT-lTVqrmGbil|P)5J!N$HX_pJIE&xMR`aw;w&7~ z5VYYSq|#ASC?cTg-(oYtYPHwI)gt9va^;y)iAjriFC~i5G1oWem#5N_``hoNJ>suLu|s;$M>+N`905Vk9^97II$mDCkYK~j`rQdMN>L!LFB zNRUCQ`~irz^f{FBN(w8Bm6OVsQuWd@;*RqX`T^$#=Wa!q)trfb^MKb?>I`4m!xtJ` z5~H3w9w=!_XPrXo9%;u}l8_PvhKY(C7HdvY9f|tO`>QEY@|HWK&mG1LNEu`!cf^o3 zBLP!sV~N#-NRABBk|Jaw(1~H2ODO~lQ7R?Rb}DJgTQ28fx{c|^9Lf^`ni!P3M(MVw z6V_{a(tV0a1|(QwF~w5Bo+HVLp`fOPMY5i(pmG{y!m}kxXDPBFQ&h5?Y`K)Aw4|A{ zb4h9Hb9}bQBYG#fvpz4I@%DF$q*9r94DRRn>GB5F>i4TZ2$7(qomS#tqVk9a^DXM0?uS9BjRzGd1<>j(6 z3Y;gOx{!Ep-%aIpVeJ0&pQ12j%)(r3f5w*&8xem25QPNCp2s6%3(`UsC`1QJVy2u$ zXgZw~swj^MWc_?OdQSq*tXE%(kaZo96KwQ7#tz)H!aTd8HWayPmzDX$oP6f#&E7Y} z`lH;dNV{RlAeW7sys~Rdy9C)ALZ;H)Oli-Nb-QI?^^bI}$tiVRA+wo5#!R`XLe<1|WWRO_5C+3=0xTi(+*XZ&F1e%Ej!{U?l(=pFP#E zZ|!-W?(~_$YGLuBDxGExZR=uGCMuD!5-3GTPBf!fD2>mAWJ|}WZ#jYRtYyP?I?awu z>cteShTMi$yqHyGSO*N0fgnK4PqMoxv7`u9kS|KDEJQ22!1ZULjb7Z+TN>2YZkt-~a5B}qI;Xp;`bHlZTm z9u`!OwK{4)-|Bp(W@m>-Xe58^%=Q&N@nTeWbTmPScod*^PPCLTqsPu6bz^M4m%bF9cXC>oJBzg#zSI%0`Hf!>(lf$l0E~_9lAN)-GRXh{N1MC zae>x8c%%(S2hfizz3bHC*6EB%$#rk*X9U&rHU^|J8Y{iP$SwYKchMv&QWDyslu?5Y zMu9p|f`QeCLv>^ahVF!}VN*JLLD!CkApwuFqDj`2^A=wD$Wo91g4z6XmXrGF{b0F= zY5Ec%*d2b8R%M(L7KZRf0Bzoo18uaS#;MSOG2MrnpWca9KZe`F6jhn^(Q3m__7E6U zm!L*B*9N_1E{x;|m0}8p2%s*{U zu&6$aF^jO^W}b1TiE46F)h6L>G_3v`o;Hv6S1UQ^f@(R1H<~34d`5 z_Djl<`%~!u!;wgUxO`o@mIG)%BpobJsN@^SMzqIyGSf{`B>daAgc?h8mT!-N6XQnD z|BG^%BmhJ{I;5m&>Oq%qOcIkcFpJ)V)e++@HCZ5-wcaGPf2)URfLAa37)Wvpj#6Ba zi2SRy##}fw36PZ!#%YS8oJOa5Nf`GDbtHI6RgDk@J4Xdg*=joUJ(#lL@S;ewJh`J}k0w{b+4 zZjo5bLW&e-1&(aGx|0rr8=+V)9kMj-$ddxzbR;n0DuSp%+LTBgB7-Yec!vbwe4HGYuj`;wU0aw@ z?si$QG0Gr|lTb*&1qg_!h!5Sp2*?Ha1bPqXjZ}byi3o!{1pdrNEo-=E>ixH^+P~}9 z>#FN(y(_im-haL4>EdEDwY^2R8SZJbaKGl3x78~zduxVU>uv7(tK?Psn(S_|tGjQs zeqYTxzRkw!E&na-+vEBDfv3nHR!KAWYjHJrHh)$Y>lgKBge`larS9&}wOMtJ4_&eN zvIccuy4^Iz8r285Me|+?+VTR^DZGX{z51QqSF0xF@DS6x5Wa} z##rLM&eqf7Q^jj*)L|>&zH#D`p2@5Js&Bc^F5F?O0#IdPa90e1qi_g3vPNvdSY)+n zhm5V2+uK`STb%3eqTwsm&P{I}UOaYVHg=scTf!HvVEhU@m95@YxWAWf4Y|#)H2Bqo zaix}jsp@WDb(P|Sr)7b+%Tfs$_Ukq53%~W3+0-@IvHXezCx(#9Gb1+f;FCwH(1T=tWQNWshBjH)R#6I;knw>&c91KZ667u`2@}5M z@wVl~Sk>!6LkvD43Uz-8d{dYpWfOUDG)Z08rOW^iAJI4=ss+64zCdet?{Hu86F3{k zNkOqok>VUn%MZ!TfYZC;<6bPYGQ93ryJoOm37pNE6lKm>lI;3$gE!#PLZbm zfcmpGwhfh_!f`lB6-@>;gwP(G6DLR2)Ik3UCaSwyC!|o$M2%h6-gk5b3&NF>D3W&j z0vHeZcu>Hf;A*1M`-=d{Fl2ORnXu!-G>#@P;V02PTyU3!Ym?kiO_hkb@eb9@Hhc)+ zL`^*}oc{tzVor{a%L4kVlLL~RH|+{MI`(0?`|NkuzpKd^RlWQ{P|;7wWSrW4!=VcM zQ)R0N4Gxr|G>s_1Eh5acXcnjCgBwA$s<`!KRZ~AfXGh$?#n8Yk3CT0qRGE$Ee044f$a%ppu)*W{$~#K(J&<6)sAaEJ0e>Yz`@K z5QzBtZC|B=1p4*8=&d@I%Ch3pS>D!8r)B$G`|)Or``U-|randB*~j#2eJc4jQgCEK z&L=}gheB!tK(z+gyKW4h=VUUGvHZQ@s6}Y5;dtumJ-Xg)FR6-kr)8Bwc2)D)J2pOx zoh0eb-z{-wVpL>P9Q|NXKS`K)qcjA9h(fd!bq_Y5nME;itTbU^P7In*OqqQo0GBH; z0WoaY)PZDNDyYGo{UM0sv=k)}R>Eu5R=L- zK#xeuOMxFjG+5$3B4o;@FspzT$FOM{?e+P-?~>8-L2o1T$-ztdDG-Ex3n-wm-#&Ox zczpUw6h{7_xq(V}mE=3i5`l|@qd7h52@f|@X~-RDFe)s&^=FrhUlyCROamxn<+Oe5 zj#`9h={)Oy*S{qP->qUCV=>QW_femBzLTup;sX2;1szva8cFSvZ|8q!0l0f>J7_Zg zeP6x7m!)_G1}F2AN8bjNM?;X8_;EgJG0Ka`wrv)e8xVL9*B-vN$yp+Z-TH$(dsZB( zt~U{#`d-%@<4NbMgt%O_JVxGCq`Lp_d~Lu68sAq9*Zb>`aNng%+^}G7A^v12Qzy$k zIsRIn_d7QCOAfaktF7~|cwDV_HjaC>eLdQK@UB(a(WOarZv*?Pq!85!6EfbpZvsvt z4ueQfRu53XKLdqa#>QhcHqs3Ow=oo=vj)Bp+d-DIb(fgo;l4?_3p0yrENSE5`^Q*lT{+*Ztm3aUc6bb~G5=tgqwgi#u!!HOt8_bB}H5EiNYQo~}T&=FV2< zxlkuu=-A>Sw*;f!hRJ6EdjsS{18s*{jfxSI}Pap-l$3#q*C7o$gf*Ck`sK zAHJ)qX)j}GiJ`z4RGr-F7cj%A2bH-`U}e#VgiOx-pEt8`3)BQ-glIC1+a|gKh)rb@ zbaHh;r|3WZlS&i$D1Y<(rv~9MI1Tn{9~Cug9Rkp|Jgj4v!~pMFhji9CFe{qx=f;*O zrg*pR@>trpectCR&Kg^P0^W*HAp`hIhH@!&j0d_Sd8SP%&tpgT8OyBbmZaV-;rAF} zWI}2uV`FE;kfQd?Ycp3RTGh@zw%tLrrQ84RIf_tCAwwgAGbL}Q?H(cq&)(*Zl$YY0 zIImw2GsJ{-$z(%b zuqiJ(`QjSoEV*Ln{i8{I7rBV*G_r*@$aDO-vSYWT;m?$ zG8DZNZ?CTlOr@*zCAh7!XTlkaUFk5r_^Em(-YZ9DetGeG91z!@X!}<^RpvdMvu4=L zxkvqx`YBK0EjhW@o_~d(lsX7-PRPdJ$lC4%HuuR4kR$wSeJx^xoSO2t)(i$;CuHNP zmK@Y~Z6Nxw9N}b$hbPHj+(OuMq>`Gd3$T_}X9j@BFEN7@Ofmh0U~hJ|ZB}SZxk4yD z)?#t*=iOV7xcCaeM=hcu^5l!5<69|m-Y@ieUUiPc*41n4`nAz02HBs?F_da-Ncbz@ z+O}A~`kB04==vvA2MJ7-Wrp0C>8BJ@s^7}atH%?SS6;PEr^PVfHRaJlEdwXx(xT$x zqn<5ahY@HyX#Z^4bbk(^Sy znf58&!^+J3uJit7`v<`uWE7c2?ohIsg|t0C-lnKRY~A>R3z5f8)p zgDp7E!4F{zwY zGRU+tP{Sx1vv14J?zzjWPz<0#$GgRr@(hiJWmV2a7wWMu()3(rU4dF5s zyB>DoE8^rChp)~Ad(6}XCSpK0Lq<*4yJ@O)gqyDVzN&J+OZq*ZUaQYdNZLwV|AHG= zX$r`uRL?J;s2`SyA#^e@#vpeUb`5g?Lmj^9@8Vm({gYunzt&w{jdu1;uAL#9 z9P6+21;$c_cK{f72-H}+#d(mw{l&99X}F%O$PhVoS)0$PyXt5#CY?!0Gzd(VEh?>+MKGTpX zh@Q}jL1b))n4{!|vb*W)oSoXbf=2?c>sYXl!+g!^Wu4u0DQB$W0Q-Zl+Xt88Sg4kU z%^IzgpRjrZcX6fuXKnLOxAw58nzZ}D?)#;XIDB>nHygGm*sHNiS6z;_%_B#Ts;;Z) zVqyN})S?(NQLy5MS%P9Zs53TI1sYiZ{IuDWig+FT%O_7)e?PKPHoedj`0HnKU|Ht- zm3fRiea+ES-RdKjw|o;V8&i5eOK=^XT*t7ih513I8`R( zZjj2XUk$S(*HwIR9!!}k6%FCNXDn!Lsky!DZBo0ms5gn^Emo{nZU5L74^kV!)}k)g z(q$VS#9&a{YqDFC#8z19uI1HN^vuteg8nzR@W0Mqxl6Z{3_Xk5 z7CQv;w0d&4^}u%tW=hQiG;KnLfqC?ij-&Z$N?@EeLl{A)P?}64N~`g!mh_2}6Jt!U z*-!oWaVi`Gu9htu<&rqP-|OTn508PYcmlzLq-^@7Pv~?HdN?v=%o9aTfpRH*43$c= zS7v9MS%{kSNQmw&BGetG?W$#Mf!k9uC8xM#njNTCW2>6dxYZVfv&c8i(md})C3OQ6 z`F${uzyola#fbTb#@hhd z_XLM!Ne`GD`jM(ks9`r`)-!Tu`saOzXf|tXp5t{u0lJXY_2Cu5ES(poShns~>%g8Q z0JW;Q+D*|PCfOII*Wh56`~x=0+M5H>#QKFFiQCA8lxB?J8twO^KYnM`Ak%R%Tk5E> zeuQnx#L@E!=Is#Pq32&>Zh1q_cQG@C)v(K%Z5t;OwVa{eMxztkEjN#DZXI!2KOUBo z_l7i&oJ^*(aXgmg?1_-S%Pj*V+}oYLSw{Jei(?f-SZ+{)hr@GqKDJc-_{PW-9bo-b z=*7_--&&uM{;1BxkCLXaaZG4Gn?{lrHtqGS+Z3*$pSUVNo`PgmSuU2UP z)9n8Sm$U{+jMX&ImH8wNExW#^q_h9`9$2tk&qpC-HR?bs2}C<(rA53K>;+V_RBh?Y zIKaRveYQUc_zl%BO#2!)honn4|KNVc19NEnuDTPKTup!JW+_x$^{iP;zp*rSlXf>A zdbze%StjW(+W)c~stZnMndUdD>Te08VpaBivB9TWD8%DuG>4MH@#hoDV}t-xYHK)B z6HNC0eVqRaT2Jnro%00PmAjUtq}m>UEE_K?A74M*?Pgo3?^SdhaNL+bYH1L7^FM3c zd-k7AYUT@5O!(x4IwPTXQc9eBLVsDQ!qcl<`+*yXGcGa2bys;(Tej`D7 z^HtnO#+W{%KwQ?3cWILF!uOeK><;NmdxD(Q|2tySVbln}$57 z{C#5A=;_U@9A}3Ci;AhpNHcS$6Vxjt8yY;GfKtfkxigBlr`H94_l z_8QU026hc-hApCeihk`A+x0M-#Emz***w6QV4Zx)I)l@P$Z3kK$c8#VjHL0u|P z5ZBjVDQWW7&~C@YaxGcp+GZB6Mm#MZrX;9yOpx3wdCX+G#BwQkU<|LuGX1#9A|HP)T7t= z>hJ|<3_XD3!IN2Uu3Pr#bTze`rXeWp5oU~)KkT?ln+7~lFn0os+B1wk#&{+{Re+@~ z8LNm}Hb+c9k-E|j>uJl>ehkxQI)LLa)8LeH)-zLlo^Tn;L&>-s94&B-fd?KW`FocR z>EG4~Gm@mL`gd#2x1ilZS`;Yiy0r-{_e;0YKaY}~-JDF>iiYjLDL5^AUpk1y!L-x%V?8-5u z+vSdz;&d4?nA*sG86&l~*C@HDr#xpD%w2=2 zZ_|+cS_Np7Nu4&m>J22-fbOP@4f!%kEV6I#saT+cM8bv4;VU!1y|l&{;HMA@C+??< zC;~BL4^{aq+)$X(k<2|~Zc0lZ&77IDVi#CAI1CEAQRV;EfnE!87}bPPRp3V#t+%Do z$xuSPCUMyDo+|JDdlc3~P}^KKLT2Re6f~Ks5aLeADI~d_*wMc0y-}GIO}SK1hRnxo z=CC-;b8Y(fB)a#qlCjhxfzk{pW`^0l1yO02$cR)EGHhqoc9F$M0N|7FLT6gCicoF* zCsQKbMIE7}pOE`pgI*%dOf7m_0u4YbCv)K^IP)4tm0=rL<|))Alu&jpI5Gnl zSV72sew7}Si|@skk*}$@u!TZKVSRxD?IQ7~49r-86#~=X04~&VFn+rD*?BVak!+?G zz%K%E{-k`$5X2i3s46xx__6?=DrKsTfWrVGL|*6^{?inVxb6?H^nX9yEYRpzF# z&7$o$Vw*F7gdCU`%^OH#xIq6#;jY&ATMc&ZP5&j6BGIPiG8YcS=43w3MP?oQo8*lE ztlR*_m2nXSQh@@5z#6mjlksNuavo|gonm)IFYNCedu+VSllhV1Q+ucjg$&^<8OoB> zqp7UuR^#8XBJPn=QHQA}+>oQxBI+V}6H!TAngn~sgDf-Qcc+2&`eiqoaP72p6+;Ny z%qdy8RG4u5l{4Z8aZKbcEh7Lz-}6zyavg4F25dCKg52h3Kw=>N!VwYj3 zZb-plqL*i8@>AO zUB2gVXuP;kszHKNwipcl4f*RMCJ0npuqqu|S@4Es3L7=;{p7MPioq;ek?@%+R?xhp zC1{9utWMW`e7#h!!_Mtvs>F20ckz-3h8jK?{NGz4oxn#ZxdFJaN=V3v@L?o(u!Ho> z4?cy=SpTFF(KDiarc^F^miW(1i$x&k#19oAD6)&HsVx64+rlOb*Wd{lbHX1UI$Yz! ziS>q6PB?qMiu2xP#HoHPiItILF+~7 z%n0h~BJ2>@XGpqt=sOtVuH!3iSz4U8**y?YWJ)D74BggoP<<-L5&}bJT{6c|XB`gJ zsO&%p88YvZIEFs!Ypl#K$}I^QhUM%ys6J(PLPW?^OJ*3pu;a1%exhw*$XF~-$1(M3 zBtr|SBbGA+;U#elecJX=Nag!mGo;Za$PGSqYrM>lV=fai4a;@tvp@413-cnWcLsk1 z=nX%08ng5BsSAZn06kd*Kd37JO7 z9(I`^%ozLWA;UVIDZ@XViEPuEK&;al5%4-gl6_|?Bu>s)gr7En8TS6w_AeVjqkD3| zyvgfycoX{W02@O337Hk`J2Q;VAMu)Q3{r>y-5fv!O%Vv-Fn_#@ctUtK!a8eZ4jI3V zUdmE#a~>sj@j$R{+dBu&csgZjhhiL?^3QzZ&1g0F4Nw_@@(dJSc4k$5ebZ@AE+zku zqr2B$ad9{EZ9V>~1OHgqPyg?fvxGjmMpo50Y z&|};s63-@a++>%Y*xGW>w0O&+Olfw zs_T8@ejRQ&C3NGHl(3X+PsnM1c_p<=lC-YGYU^aCzbBOI1^-+hNc{kR6Ee)-|KlF@ zr%%JLNb-t*2^lr_a`pBUxxIi;kg0yo(;|t^j-tjx?GE&m(jp5E4H@Yd{Exh3Xd{M9 zx{Xn3;zYs_C^B!kHr;XD*`}3U3KUJkBc>>z%HyYsG>}$h=ooZQKJU)pRf>Dh_U?2v z71((zhL?l~g+G4PH$vS23YFDQZ(yl5jw=IL-wFNxg2oe}SsB4uRkj;iksM@v5feN$ z(ieh~1o*P6!DOUL_~H|Wb2JQGyabbrfE}<&O5;@pUlaE$DQRUkydvY^PSrsZ4VnEC zA(gqEx0>ibokEKi6bF=QXvjQ_X0oPsO3)x$1h-lE4{Q{ zRn`Y$eu)0_SN=NZ`D1-X!2}Zwxgl`pv!=Yx2gp1{(;~2jG9r=`=7Cx)zqYZh6X9e= zi!+AYZ+5a!_xK7Nytz|b<2$P*bL zh|@Ea>ZcbYSCf9_@-Z}OqRI{KGPPs4|5D>fNHm)|I82#J@(Hf<{j;Dp#$tRzGXWu| z(-|lAKFx6!4tRnMOaI z08k3!*2d*pH#bee06}RX^GFxT(r4-8=^A310YjgVHZR-$)Fv7fLWTx;ovAE2PG|S` zYcD40*kWWt+&diZVt~*ydu9HeoMbnv>_YA}`cv{dMy@_%WJrZQHXzM;1L=?{lg)_$ z-kI)l59(}{cCU)-c804R&gS#~ZvF}9Bu>awu}(7<#;2J;($kF~qrIX2h-8TbBKEO9JA_)h?_J+X*oi3PiWPREEPi3M1^Sb!Oy0b)^Nix3MCz7ykJu&01nl2|hZfUu9>Nw?HJ0W6|9J{@;V{9gk!wPnDJd zr;#F)yBDgo+fw~497uPL|NV?k5de$~SkVCh41o1{p`PdJJ*m2yEpCR;3VzgTuacw| zpSh)G-oQa8UZgyR0CJL(>t>{LeT*E`(mkCT!RmF--+-|z%EL~9fK;$@@*V@Q2bET( zzCkrqy1JYLX}ZdtlflN2q_VP+v7`tk004{t7104exmj-Bd+)os=e_$mE_dec+-~l+ zKUquL%w@N+Co{|J!fLRDu4(KfPf)@enC8e-~)XSBf=2lm(Q@8 zLayesyMLhNVl{;t4?0$n=Qu|Y`N-{-m=9|tHeI8e&!e>I9J-4Bq?2jOuhQ4mXHlXy zgoM{ffCKgw`S7ZHl?)bI4;HA8S5sEirq^AqRBtQ#b<|&Dyjg2hNC!4O2@nKj-AKS? z!tw{al@y_FR`h&2M^}NFwG-x5{<&&@Xnb~ATd3pn)O_k|Rg|USg{)0YCseQ0WgD85 zp-rfPQ*kFWVt z>({ZC-VXT+{AwBwZA*{wP-xM4G+O#wiaT%ort4y?D-B)K&^mM|DD78ZugtA_`&C!Q z!D=e9-PvfDzwZ)7cXkD9o&`m?hQC`9<96>!m(ip*Y0`+-*Vopcz=Q=GOA5LieRM?~ z)wK3w8%ad!RQv=YFyB~G&vU@#*`yj)1M&#)FSj!uy<2u|a3VN|ShY1gKYlM6)IK%Z zK<#}hPm!2wY~QqW;rdJHs_&E@Qw<$rjjB#-s~#*DJ%n_0X0`5o6-xD#3I;j|8lqj4 z14p*nN^>-Z3bQC6&k(Zhes|sQQ`6&2_-a&?>s`-l*clv@f*2ax`o61 z@cwhBfZQ&(yLh4aBWXQ&uO)UYD-d-f%H7`=;tAS!oUw>8hy&9=FZX zb`U8}+5$*T+i*dN0xHKiK#fG))gceUU>r`luz-F+H*WT%i*C+D1W1Gf*A;->_QH~F zls6nGsg3t+R|@qRCm?PjD4}GNkH7V{IoEI8ZLm`qsjn1@@%;sk+f4IKxkY5Zi$K9r7aaO&2}^yO6H#3_{IxaFXUu`!7|~%#PSZqj(OnMC6>;puq-0 z%;fr&lzQ61SHUV0n%gIdy~EuZWPHi1AriFW#R|yY`V!|@79Z`W`uCdojwOgq6j(_aT_O#*ugvS- zXG-E^AwJ}QMOY%H&RGf)00lXY9#Iytf-+5eO2QLN*w!aK9D|ZSAC25aVZ>m*2#5a< z2Q!^83{5SLfC;u?<%xO&$$;Ys0$-J-%CCocx0fJXZs%)Vd2YG4_lmBZZxM@B8ko~H$!i9Ah95@1-oIM<0GuO z3Vg&@B~ODFv}!uLPN`%o*#GB&KkVp;FuepsWdxf`RT+)|zaDSJt-jM2cW_d%MDTpT zt~i)tSJi7Qq}^)teRst`w1Rd{WYT6Q*8+-+ywFeJ!H^i)vV?@0OOw=|MAo+=T)tO{ zA`%%f5Q!IGB;y8yGs}Os&jruuD{Z;GFK25QJ@BF^EJ+k8$7h+t>F&ErN^cO zEWKP1fur5rKeL`DW?5*w+37d6Z0aD#RUStCS5VC7HH_b6iMG7K6N1|}3$Ov;K%yi( zC27oR>39~x!;2+J5M{I@-U~?IF7|{D%=u578ro%OEMQwM+l#%~=B+Px?yX(@W6L)0 zT-!p~MxARm-(1U%?ANm5JIgxnT&n5@;nK<~CnMCRF`&y=WCv0B7%qL1V?AnYE+;ic838mtlo4R+8E&1T+ z`4ePRs`+lAk*8zRrRsQQctx*IO%YLu%co9IZG3T{Rj!e62U&(mYGQ6Q%XHXA@0X6A zLoKO(c9Up*tf%cJT8Y43Q`(GcB~8BDqX;Z9XHy6x3O2)7bq^)Sc8+22t+d16WeMr4x>M*X=5K4bJ3Z)! zRVfH-Jclmp)o)+B)UVf~xnin+u(S&jwEV;g00jC6>%8GF%bN*2Jx!nP63B@Cp_j`t z`KV>gy?=wf8Y5pJBB@)JtvtNF9?kPqh~?!*Lm`266COP^Lf&P0v!UhB{fspr#%F42nk0Zxys7GvL}NN~gKT>xu+YVI z_fFjyL|7+l5KTQ-ZQquPiE84tW;n9&M2viisJot`I6sOA4!V(nyM^a5d0aUUKb+s| zalZK$$2jwZa$@4m0a_xeSc*BJ;vynPTMP_BMORHJt zH8MR$F=QGUf|Qd_n$0M@6=`fWwC5nP42qG}XQ_%PeTcG?Z^{bi?8f!aYyOn*IXeN9YO%#C$QAA*P$7oQqSEZld3&X61Aypk>@mRgO)hnJ~Yx4EJ zFr4EEJZHvs6ivsDZzQHNESFXFXtmPLKF2!z`LCbt68Y1FJRc{%ZE#;QT8rJDd}Td< zi6uefv}$earMIrQu74dS60-zWrpO|+imClesvg%Tufo)+($wurSYJir%UZ|#`c}+f zJYNs+#Hpd)?LCERNNt|L@6_~J%M-r)%P`8o$k7Vj}^!l`l zZb6f1vFRukJ<(qy`o@2kC?YiMMqy@li{1Sk;V+r4)YK{}$Pa1A<*0XMfw7@}R|&74 zww?5&Z)|QHcQz5;aUMK%7VOawpYhb6-=?1e=D{}1+7q$@_@do7y0v69I0;E_*qHMhc~km-g)GYp!NV*-JmiFFYC- zGijfG()}qnh_XpyPq>GWN9-P~yk`@re99$AvWlupMhUoLqwB5MG$n>uOa!Sc?y4(k z(l4xf3#{T=l0CU5@>eZIx^Xo$S+bA{@1Uk6R3qUo3cXl`jogeLQ(f{yyD^sH1e@b# zy`(Dg_DnAUQYCM#%F$yk%+yPj{65UjcD=3w_EH=X-F_*Wy+?Pf8NOEA{u!%xB z?G8d@-;sm4N<=hD#HKfNqa~`hif)`0LU^vnn1aY@kQI2g^<4e+QE|lj+l*9J} z`2jG_|8a8QD>PF8({sAi)Oqy%+^8(%Lb=iP)&tiFk0_VI-1DBp5{d8C{_Tx{^CqSK zND-<#BDM);LUm&WoF&`um1cf zKy_QZ17vt*`c@!ME4#yj651^bl4jW5__e&Th#8=exFP_^SYZXmqnE>`W3iCVumzJei1jM5JyKdw4rIL5nyhUTxoa@es*!>%Y?Vau+tj2b3kA zj40}U{scrlx+yRIk&Ax&Nhb~4`*Oq2YJTIvtMa8=LO~ym=WU~Z|>#h5|cjcO5Wt2@>-|rWf8&w0qr9u zj1y%))1~lOjSjVJ2Y+sG(qs_+kVH_N!C36Ue)C!!a_fDNDpg_{px`^g1B@jhcr(7U z5CA)T{uI|!dhfyku#-xViqiPSLT=R~A6&H0JD%4B8{$oRGIcmD-tq%5NrUF8Fnn$B z6jG0yRc$jfJR)!RoTJ^4i7?B-FG>_%q*f0fX@a4Ky z)&^fSJPqc%e0q*_$4d7@Z_uK)(&GChLV;_t!13!M^t&aL*ViTG$b>6vJBZ88)}!F= z^=xk85spi((BsYyv6{{}Q4spk;=E#cq^Mm)Uh@9+C(;j@1f0u|SDTzu+Hq~tsJ>$- zhrm{Em#WS(;o7a&uWUGL7IYpuON71A%2sjC@%F=hSPpg^vy)|MuqcP^B4JR)IXNdpx+k_J3|QZDq`Zm}B}1L66ELsk8JGKZOq zqyuaa@NHJKm6Wt@*Gb=sFm@t|2SJJzK-l6sff?|wnR;T8E-0e2u+{+;7%AHG@1NNW ztglm+74fObv+a$ml;5yW41tZYv{8-49-Y zdeu}4ArP-3k2lQKxlMiP3EY>+xHi2;%L`vk{!R)Ao~7C*@~F>E)0f6Ube?t(KqNxRA)NAo1r#|=mX{L?v5Qe|iAIx+u(gWn~8D|ye9T&{y6JkeOHD?^hz(FCk^%6F5C0BuHfWasNpbQzj~ zWV(+e^HE~(W9iJU0_~k$;_ZwRqa$mpu((@2z64Et$I3UK`v8`(U-FaXofQ_#*qSoL-*NFfv%Z%U!9-w`x6QPz zv=n0n&TOq3kSr0IWdL^OoS8Hrvyn}LlWQc$fpLYOhH!Clc&hGs`^QZ9#CmTgr9M0n zt&Zg~5sf{_BJm2{^kjEoCu5k`#*i$TiC)O2saIL*$6=P+1mQylAzCPaJRW`d&VEj% z)zFDBmp8hlLQ}rwa!6ftso3@V zLmHQG;JX4)1d~^1FsNgL#BmNbBbYVdX4TYL5w-Mwf@(^o0brOA=|y2_s1T;OLa9;R z$2{oE^eZs~UzqzB`l;hL|Bc9HE5MwUiPfnMIN7vX*ulzVdmY{Ua_>1bYb+Ws_46$& z@_YjwNJvsf3glp**IOeug<}{3{ z9sUPR>rqXeBST9!d|@qp3PU%a12_~V12;r-@^MP0a0m}`oTdjAj`{i)n9{t=0_3BT zCiWE=aJ>S}oYuvlG~BX_0PzZmzD%N{NZ8a($xkG7ID6kt+FHakIFKV5G>$21gr8;_ zQ_dDaw*;mNODi;xv992c!t4rgK40PRW)+a$=WQ(sxn{Ji16Kg!$@gs*HJBWY+9gG4 zZv@5ANZSmuQ_RB6`nw-3Gj|zTA27HPnl3Dv=@y*UU0Ha`cJG~V2_x#Fc>26>e0itQ z)TE@2wL+P0zkpiDbD0Pv^w0>AG=P~PX;>m^he&*OS(~q!kx-=3!v;45KnhER!z}w5 z?F3~DO9yxKJ^#18<% z@5fg*Cx0-_uVSJF>*7nzI4F%Bj1K)kArDXlWD`q!Q#2Fm0~qbZ9m8lM zB%4^D;Rf`$cMs6T-G6{Y0Ijgusb)dgN@2S(Ioh%9^2r2qj`!*l2FwC}onE)2ZCoQb z4$3Qthgjd%emw^cK7WGb#v*vsgnM;h?}X7rc&)dQ@Vvq!nhvIungBaMz+zXGZ|s;p zw*yom@x&5F-yGA{qB*2)YKxZF?GK;I|9*f(06npB(IfVQVqO6vDAHJyAh}}lFqPr~ z;~MrN0C>pq2PMMd$_k8H`_Sy=t~|U<>}Z2^Z1@Oyu>v9bE5beQ#KP*x0g2$;VtP=r zFYRvutL^|qct^2sjjuD#Jl(%uxs8-eCo=-{V_p7DuY9uR+3<9zAP5I0mLB2e^$--+ z=X6e(e)IAbW>WzoAhuXHU>H)c1n!Yzikks&d_ol^La&KBz{c@&2oLKS)_{M&dN3#J zji{IO%}pB;)tu3S1#?AN(Ao)Q*LH<4E66Jv-X8JW9sN4emkEFYO3>7iiAvI`VO9pg z0gGJ*Sex!Ug0TI03Ek}BJGf5tO>>7vSZ!t9BF@BW9~+i}a^ zs!KgTt#6b+va7Vv=+)J})|+iJXedgFfb4HbBw<%mTLrLcm#LDX^d*8Qfv&JL#0QHd zl`>#TZ=zT;iV7tnFsp9Wurz|X*?VrHo*co#`7(TtqD6b5ai^vlsFa^LR|Z+dj?VMr z9Uq4SFfyqa?F45MOKx*h#J2c&@5)87IQIwTsK(b983waFEVchzUPVzh-M-lk)8b8{ z+7+Il+C{w)Y!3?%mC;5$jF{|x1jME8X0e(8`i$oDQ(=Dy6TPR6%jiJZ|yP*$-9@JyVv z1P8P#)j+O)p(*dK^x0tddb+(NrXno3SXu(paasy&g({5o%88u_3@w-A^*uQtR`(5m z_rP6EQI-gR?Vji><@x;T-V9`Wt;Fq?5q5)do2OJu1X&ay{6ew~uiQJyi|?9WtoIOv z>5m^`t=)0`a(knAtM7@U6RAcL;i<*54ZWaSVI#Z`$5F<2s{3=+Ih#>I>JA4i5o#+y zc9U5bweHFTu3`w<1i1gE0FP_dFo!ijS4<&w0;Ly zE$G(p%ez-+67%RLf)oXQ@%pn5?3w&3-^}e~5 znC~l&5p_Z$h9pvPC<6dS=`7gO!BZVUQV9hIKvkgXu5_$$HScK@JG%7`t;b*EGTvB# z=rf(Kr}W7nw71TZ$+X!}Uf3Vw2~o%&MFa)iNWfjf^24|RZnfO!hGRAa#yU@8Af+~i zCaavKFT|(v8Y_s%q0ah_n&F+Or1NkHPO6+c9~ZjYG{7tk4N%Y%!yD>CWMls)Ck0za zC%ZN$n}ny=NMa5O2Q&F<1cE~g%gEFd>p+n0MB4Of%uN9LNK~zQGIV%&?d_1-G0S-Z zfNCG21_wyNP%p=+UY_QJk*}c1Zk!`&k(M|2aOKiZ&B0`J;K4AL`zYcw`}O2CHruex zc--`NJcHLcYTsxF=FFETpB^`7`Aci)%Cy@2x8{*kJtRb%Bh@Cw2B3;G3lViKIl_P? zQkqw)XC^sOC;>zr@V0sTpPj+<(hWV5E}Nbd{=K`GxcHftTv3Oz4{Uaqm#N{X=p3Aa ztxV81{*Egf(f>GM0=!BmK48Y>^Oa6 zA~6tN;hoP%#02>`lC@b(=MG3n$`Z80(6q1IW!%1W+DbM#e;1eU|M5p9=BEJDsMNIj zKjR5hiZ>IbD+S(@k%5#|c>{rp!b%@l*<>l@WUd^*R!so$Km}`s49cGm+6>O8A81!G zqsd_T$*oM?uw?FA?MhEXXd}jggBH6!Y2pO>Deiu+7xwADb8+&Ae@%psoB~DWPvm>Q z{fa=);SmnVD{veO2r@KhtXC)S?{?TIjw<#CIY@wKS=p?CiJ@Rgyr%szeZVcXn1+I- zY~8VtY!R41ELUjY8q0Be1g;^HZMAi7+&M`j!XBuA1;YWUvLCvIq4XE9QQ~^*Z5#By zRfk?ysYa1QIY@*9*9wSa@yAUA8N^g=R}9Zn6L^(jk_u=dB=1*;I+=oYF-nwzoB$MH zi6~0tEBal18y4MQ;6zw_$5Aj{fi$A8(36#%zh$20P#xM?&g>jH#`9z)6du_u5#)6d z?14RSEH$#?zzh}^s@#2LoCYO~&(f}h>^tQh&eaP!$J8Qs<0gP3X*iIQ>VQETB;^^J z8kK}jLA}<^hE-nmzg4>dK<%5~*3Jn?U@h~nrcK?g1odmU?p@^pER_@L-fjo2B8nLc zP3{W9b#CRZxJBU+7!fR8p?8XMEOFEl!8gZ;7)W1=prD0hIf*Ky=O%G|4~Atbw~sr1 zN8j@12{Zv;YnQ}!q#%0^ysT^4C!wp~GDj!29u2NF?GF`+q~ zUlgu{({P;0S-H-x{L{}xN;Y0J9}=MIp=n{Bs(OOY{Wwz;@+nW#-#T=RDxin-=o)Y1 zkNBw!q_Xh7;}>*t3>;1FItq7NgMD#vHnJZi&9EzgCdw;N)QTSmD&iq1O>rUsA1qD2 zD|-wlLlz_$w>&3UJ+JJU<_`dwlQli075xMDT9C25(;kbeW*9wp7{3!)3=6EYr zygby2a9-z&5JGMlE#YS1u1tKluGUFn2|DT6#XO_aqOg*;5=z!ez;fOKR`6B{Od87p zisjfdkz3oW|3s{4VB`t7q%ASfwq1s_47>*?MJc4#aiCUy- zPygRj2w8J#o@(B;VXn4s+5T9p!N3w&gUh^Rl}!$_bW1YX6}lNr&|Ak?z_$Pe^b3F% z5G?=;m=*xG(6EJIf!_iaFf0IAK(+w3g>V+Z8agb11$Yav0Br$83t|m8?0^Me3$X?* zc31<~xS0drWn`wl)qn+l3s^w601L1Q01yxZ00aOsQ${cV0AFQi)we)N8_uFl828<` z?~RdCG76FdNuw=hib5=Q_ez!J6v?)24E^^`{{V;#5z)*5Sbza(CQtW$OMcz^j`JMF z05g{^@Fjjg-QN`)kl^016{#)FtQxZ`2enB^I$p6vZ??K!_p9l9cble)tB=x6#HC%e zjcvpVnU&CKD_1%=sJ)GiQ0}!rH#MGN<|02t{)YSjKm-70h5*jt3hnp(ZEySgwykZ; zy0vv=>+Z4Hk|Zo{ySnbb?i*{6VwY2cknR#P;>3a@Kp5jrEC?Cp3!D&8&qVksUvbjFSxMJLo9*rY^_wA^Rv7u&axk}hYio;cmi;zu)oXvi zwe>np_cvO?WAdyn(N?=bE}(XjQZ+1ti4({qiQ&` z;Vi7*|HglBn=%!$#e7!lBA9noALP};GnxM-lE_%MPTp*|^R~6iX>|Ispz2eF*jj%pyljvl#)$+L4U(#gTKW!c9t~<*|CrKh6swNRh z;6O2GmcgfO)TUOV9E@^<3D4NSWM*l`)otTv#VGctq7NmuvbnYS-T0`0b$oq%!23S3 zbU9sw@|Q52DCVcBc`ufioi#2p-pl}$@7cG<9%EtcuzNNh8*RVr*>dc(71*!8@k&|H zfn+9pFLC?~H3I*99HK;d4g>r>GaJSQXC|MliUy-osgh+mQD>Pl=R^O*AJyR-!cUf9?8pZjE}it#6+bpZLJayt~!ze_5wmrjAfW zGnD8Inz6_ro{?1|&A4hIbT)5kpRTpouk2Vp`;EK3J-_!p_Em+PA=(@%w2oq?&69pt ztFp98wTsH9FZRuG<4U=^-7iXnvMOn;OajUqN*KTR`sHGIrC&mSE9<)gKi=Aqzk&MA zFhlwW0o{G5Q@0i;?q{XWaZ@tx%ZRhhFhl-uO>_9)VMd(6=D$Bson`j>)@!(I&IUgh zO!~6tt%1#~LYEeyWya6UvZ6Tii$X^YZ?Io$+otlK|8@OaZ^7iV`*Mc~nUM2dGihAL zg~!Mxc-|F_;9>IcO}2@X%ifgLZe6D#V|G59+WKs0;%r5#sh|uFKiT50MH-kxmv%Ze z_MGm%S#QWSG2_+F*>U}oPR&%#rL=1hQuL*8xffUIHtB1K+^+0QcboCiOyw|@Z56GJ ziC~}^0p|t=Au5B3RwRDp$%IE1H$k4|e3l8^cW%g&uQyka*VU_~D{|cVIM|D4To;z_ zqCs6AN<29|vu>#S8PvEE-jjc}x0W7k(J?fv%Co?(C5ws7qlTWs%A6dF{1#=I3+{L6TZ;WLqiAyV*XDA%+| zv!1EMyfeTp^)IL|Hjm}lX>nEo2P$+1Fd<1j4Fx3QZdnb(dh73;H|M0(-!|REksi$q zL#dYHu4$l@hEiFcHbZ4BY-BO884xy~d3jj=3>YieY&&=Ez0;I&g87$LUg}HP448q0 zML@wxqu024ow&MX3u$R!p=zoPJL*X-;|L zR~;O6_bCHwYMQ^b#crFPV6DJg?e)KM+%CtjWzEd8YfMm7(NZu>_i1*6p7!OHe5%Fz zOB|&G>V9dPLu8+yu9vUEIrs%{Ndh^da>0=PN2^|+5tVcj%+3FVZn^81`hR+UBDY@r zJ5!XBl`ee z<@X8wE!cQ(-qLNf^1Aaqa2#d6`!y5s>w9zu@+Wk^p*c#JIcIah(A-@*Lojg z9hg6$U{Kkcr-pc33ckC0-C|BQTZrT4h#}w3frhWmkI~*5)6_IDSG!(C!UlRRXfm+U zQQRbgOptLEG;YFo>O17Slahr^%<)2xdJbHyKjl2(4dmO_XdLEJXZXaHL!<; z44*GNiiR!+fn`bjKky+$#ye!Z|GY2pLx#&!=*}1FpFVGLP`hyF?@IJ*q1f4iKuWDNa#TzH{YzbJJ7mx4AAnG*+OEN(hYqT92f zQ@6-E%+RJpm50pL#f%1LZnDq0PiOAjlc!Jhe_Ivqa-=`>kS~b1a;U3DT4I_U?~7Q^ zGfpKAczk&e|~%VbN7uyKL7U1rC<4Ty*+F8x7#;4`up#<#Iq}R zNB@)_h4G9;t&An}_WX7{o69+A=y+4J@%pgnhpMGZPZSz6iN(&oWGqtetI~lc&Z4fK zSQx~~!H{PdA8s9G+pe;(um9P*vbc|VROr^o#p+c(8KQ5jl@`-KFC{BF4PRifQ{}(H zO|8}vGTuU_YL-IaDC!wTyi%1B;QOgA0hw@;Z|P9cjp5&ZNpq$8e_zddvu@Je@Tm&w zVv(QJu1xrzu~JwbieihXCjWzpNNdq>zc9Tbou)ni%_5LPNkE)4#VpmjnwpHYpGY|< zYU*ieHkWdRlu;}h%FgMf!`r7u^x-$Uh9KHmw{Q0P+Qk3VJ+rZM=CoHI^=Q?vL<-gb zqe1m;<=OI8y@yPpMwYagv!t~p4Xur5cjd8Qsg<4McT?$EZG)1?fL?T|Iy3PsHO6o% zn<5N^Y=$01^`cJTA!QN6n)0G2$JaL_=DFqsfA_9&uk#Ls%DwX@$`_CVQ$+<tVi!m(2oeIAu9&L)-iA6HSh6| znz&-mNAJeGQ;XrB8pAp36?s0w9kCemT``;+VK@4y$K9kO8Gd(Dc$kTKg=yiK?TMFun`Sn7~@vx(?IY<^oKpwwWyt6Dc!42Q17yIIi~ zLK^d8kf*lR&#f5urip_PuL;L;sY!4HeogaG5+lxFbE}^*pM+zB)M6DeVSviQ@l$H< zY?JT=%ZedivWb3B@{Jb$kl>8V~TO# z`FK7y;UxV^ma-f-Px!Ut{f2LZ#T;1-hQPC^w>0TBpDl9}v^9qk5&y+35s1O(MvtT0 zRG;A<3%9WYH|bPj+2q(iFu)dop~+$~1UBHskPnq=p3W1`6z`o@5+ig7ezbx*gxqUv zk@zze=LlT^_J#YfQkRpZf5BcuCSm1ECmp(Yj#o)(u#0#MDH|u=?!>%T*Gz{}|C6wg z!&gbxz56J`tMS?DF81(Fyu7-7J#LHp+PZ{4yffRdGX0YiGxjR#2)2h=C5w{K6{L?Q zAS|wTavq^S$gc1b zR=R)XW(hyy*w?tE=?ou{Ok!Ng860}COhRBz7!`-!@k!?%d1WwI6okh~=NyH~fbuRI zN=(f6J$-aV@eh`bpQql%dG;1_J}ioS-8=G8g!5`R=hC9|7mRO^0|oU()9;p+pCN&t z34ww18Aq{24t3m@fx{^j+*Vl*hFsmXqgoV)Oo@YOv&WDbm=;C8XR&^zMc&V4V%>M) z(O4AunkddmvBdeEXq*nszYvZTWt&*XgpDW&N6j+3vrobhEG&wCK@;=7Ew%0)W1^_H z#Ffu1aXiB6%z-@0M1}S z>bVhvzG7c&3nZ-d* zx18fMR4>&I0!kIVz4-Y&;v}!6F?1Q}Fts-x6VV|YDav5EI1GIU76=!FA$;T4t;N#H z9e%=KJUGgAw7~PTIQ-pyvc)Vteq}IO9QlGr^@J6xzX#yQ4%o8bMvgB?D+fd3AT+sf zF!_!NB~|g#cNNDW`=F0U7uOYdzH0Ss17L9&IypRv?@uV|??W>yK ztdtC*Cye;#@oj7ddz<&2KQiyV^mFz!>z-)D+djXQ|0|nM+xR#2;4){$%fom72bemu z%m|v`96x4wAXyDb7>4_Yti_VE90Z{RgR_h5%*4(}Fh9Fspz@FlP*2jZGZGAeA9z{8 z<`_>R!Sn3kIw8U0>?;Nap@I>|Lolv+$Wbgh%5)GijE5d2957rk!Uoe>{dz4>tT4a< z(^++XEn%u*01Kv{4vOo#F?0jyhTjctjNO3WncYab0o}m60XNWYKsT^%Kn?91&<(5` z(3rmg-N3p5-9x$tbj0sKH_UFs>jrcU=^M}pzX9F+yU-1!8$dVsZs>;A4Za6BLw$`q z_~-`S4Z6X118%V0fbSu?o<)yno-6RONkB!{B?=2?jnEtX!)@SEBmO(}8A|19iVkbf z+M{=_rqouVou6e4un^1l0}E(^gj{NLTxlo1jTwVv0Q@`f zwx0>Dez;Zp+2gU`p#Mgp9q;xS^VG_~v0A@fW1amu6cJ?PkYuxwzSp?cpK<$Q$DQ`e z5_xNm#c?;S=if^IFpuh~IR^PJWG;Ocfi-=yZ^#f!UUx->82>ZlSa820<9^1HlbK3C zo>kcK4DRl3tpq8-Ut3=f-~0&nE%ne4B|%P^3hW6|`4&;{-pT@=;f&kj?tWm&SKR`V zXKv34-50^u3H7V14pJHl8>SVq!04)^Z%^= zV4UD>WHM-E!A=1dU%(9-Q^7MPTL0Zz{v8dkzFAME6&xaxXPk%aJ8g{J!dzo z^Pj=$ww1N3Kp`t4>xE@poZpR5RuqcjJ*KMDm<(ri4dDPeH5d<#pE)Bzj18G#F1w1Q z|DOATr4f;kA(@|jN4m;PvH9_LlLy>bR%p+nw=@y)%tgcU!OhKI6l}WWjmf^2Lggs- zOtX!5-!<_ihXA=@$c5eN>FYOvrz^izrpm|y(`FVfD4t*+=F9CZHh%Uyf(O_1E?VAM~*rnJ#;ri@>=$_(0pF<`LNrnIfJ;ERE&6uHje3 zff3chL@Iw_U%A`w#j6=Ln=(QXL4i|v91Ag^`S15Ra9jN+8fw7Ymq_MbjDrPLO%Nfs^v#N-va+Uj~k!Y zduZU^+$h2T8dYP@^+}Ow2!RzHx?%}%#9{B06fB1+lhvNdkx}G4W2Ah|0x%UeC~;c> zJp#a(7=TaX+8!RTRAy_(FTAhc*3#sT@j~{b-OwUts(Qk|k40!aWGI$Q<#_b8H-L(I z*91QXZF7fE5#yQ0+Hm1|!pDzAbRlG1(^SNJhTtZf1Znir-a`TP zT_F-0{EQtToqT99_7bRpUwBziGK!@}I1G9KWcyty1pJJ;5yk9E4)_xiNaGps+^5hq z$hyQ6!5d)b3s~v|F4D4VnXVdXgc$WYFO<)e z%wj1Cj)R_re4i26gS+nJyv!g6{COt{C3oa54@>qO@FJZ8W12KjEz`Q@| zsDuKUs@Dk&C|L4>qqS#?cS3H@h_xT2+{`FY@(c;{`5tn9NwN-O6+l09STT#?_>$M5 zEIFRi$)^|*=X9WDH3Sa8di%|XvoCo(b!_PdNASGp1j=d{a@XMmo-m~8k@gH_tRlBH z#mC=nm=rgGT}p(4C)$6SC52I`Knrx%B`|TTEw+fB`c<#kqIA_3nb=rSPpk8s%94j1 z#i66h@qIR*SThGo60#fyU{-tCLNFEYn#=%TK%c+kr8ebXO7M-CReKHdaw?=A2v&6H z8|7FP1YgRjmP4#bwP!74R9V+dxq9D~{8tiup{RAQSYK3m@{prgXMo_U5_}V=c|1?3 zBRG3L+*mI;0K*I^nf8+HB;Ss|SaDR(1-z_Ew1@pw<)yzQFI827HC062*v30FHy7}enB#f2t4_T^ZT^Th9tO}2ZP^x%HzVs1~PyxWt2GxPCAyd@L z0L;fT$Zwk8{3t&=_6x`U&QDJbkHYxC?_FPKzy5pL-S&G|@q&y)^}Lp~ zr*0r12^sV49NppR%i6Y6351@It=F8KzhJAQ{(Y&*83FAH+4cNH7y_)9_}?VKf6HV9 zgP{{L^V~Tdf@qS%NX#^3eA*4*rc(+0hDy~c z8~9fV#mC>^yA^`!#90E^O@Uyb0)$s#WcXOqObi}(X}q!M+?!r<`)@XS`A9`xW?2L0O>Ydm8ERe)CGl`W zvS0D{p%(a?XdKl$0~sJfZ(D2w0t1EW1!mtapcMQbyTSvE*_Y^T%y_x{rDrwhMxwm6 zTg{9!hgs!~#WvNaojIiV$r&^~a31S3cC0)5hV5q{0gh)n3kf~VI41RkCR;Rsj#K)BV zsjK=~ArsQyKl;nHZ}`9BB15EbaA9Q;mfQ+iaKNT)N*dX+J9fGb3zW8aAW-UJCSp}N z5Y#BzXy%2Dw19NuZ-HNFUdcpvJ7f;{LpR9dHQfnKfK5*_#(iv@va4jvelCKbW?HZc zy$PXaJ|)>htMDDF3@Ss0cu_gFLl1*juHrp}_3ea=!~KL|zuD3#8h|#;)CQQAqAFi2 zRPaEK`xSH-nTVZ`C~~@M7P$>xB@-bsgk@j+-!#}EsR|=omH{9Zx<;0e!T%8Rc%PYy z*9i3!BxXxqZGjFOnk3qi4 z6QGu^f2rYsa`Hl@Zxvl*uduq#vcX&N&^Q&Y5CBFr%{_m&MNJ^cCnke0N>}`*`3^oV z>fA`4RZ4{nQ7oCtb?*JTs#vcgK?nPEqWHVlSGf~q5-T72uR`>zeQ0V_7wctxBV+@* z(IE(3Oek^o2n{^XPM7JN8n=@c-F9<2DJ^71{5uZqcNIc0-mU=ml@0mC9J9mv6M|S= z%C6?*KwKrGsAE-lAiuxPf~VPf^EX;Z$Pk5Ia%BFQDV~(Mfea0Bt}>L^iNK?vqJ>ei zx?nR-^b1Yr-_A) z5D)_Z1^_ZsL@)pVZdLoLSinl#Mkr=D?(XJh$T3Q|9a%t9q!m+~g`hD1EGk8`47R^* z-+$5Z1OOQ!yP5#N0yzDrHNSn|+jrG(D!<$v@YlPS8Sn#m_e;@$?*JW0iml8Atb6Xv zYkE6!#AuQByW#Xm$lAs;(`0AGjcK13L>6dqG_G-wu3}Lvk;d?SzKTEbJD$fK;05d8 zj`#o|asV_l09OD8cklmg_uk&ScJJ-lc6-gb*LL%2#BFw#ZrWbgtlO2PK!V*;s#M*k zR!gvkHb4f80hCFWitqpefP&-4z$d?c0679I`Th_DIG<~(9q@y(v}@U}4Zn6}+0!uf zS61%9)ifvjdMlQdANN@z$Li}VkNWjyXLrHbVOw3pOgCJ$ODkKOag$s79wOSp{mE7WDv1yE4=eDI%bm~gVV~Jyd)9kRWQH`XUcqLv84;M*=XST?%aYMnbX!qZ z8@bC0s_?L&wyzMj0CKwejo;?FXV3d~y9Mw&d%ADw)-82Y+w{BsPUicwSx*+-qq^W* z(uW@G?b%v(KTRPZDIojYAnrjaLp%VR#CTM%$v2tOR3 zD6u&vW-?>3x9h_0pz+QWM`Z4%#nJBDW8-cDZ<%-ECK8J!reX^VogFD}>qo+jipAom z>H1LbZ7eZ`mdbbbx-X0IvMuqh-JZFor)$pmkbGT~YhvSn~E)cpoIh^o8 zuoEurhK-#&E$UQ_Ii_wJAMK5e-H<=!*}4;7{$#g8&$jYeo{%YKBOX+js}tk6lnfee zZrMZz*Cq4#^6u}1$1B#Fn>-$55xeiT-_1a{CY}1~b06!dg}%;uQydTX2<;+fB~SSF zr?2QdfAgD3E!Dkv+lSR$QcnKS;2f)lRR7|vc<(xDwr`uAz8&%ct&}+L#6ijjAI$u0 zpD}@Wzj)GZ>}&iq*osH{bufhuWBFkw+-Xoj(Ur?M&bB;HXr;wN@c+~6?0nMq=IMh6 zGX)mM01>3|{AdOtFcX9`5}V1y((&`*7Z`6MN(XN@}{3beOp znUg14+UT@bc?g;Ji}#mDlz1X|Ki8U$>%q zG9H2D?sn0-`UJl44ao(@1FOMT`#R&(>YSahLC<>1%Fb@BTcbTstW%l$HZ0nS9AtRf z-|^H?aC(#s1Es(i;poU+M@E0$(~Z7B2TtP$v218`1u=w_Og6$}J+D=K%FKaMpo~&< z02@?vAR9MyTTub%U42(aTdQXUs}ITHcbc*{O~G%AIc!*2kL!AD)O)}4}!OEhz-;Yi!Si`jxZ_I+g^+s1K$zP`Uqys4M3bGt~}*c=|@ z!-^7J4n{yD~y(ZdTtU4%?ZXTKELn{U($AOc}DA4V>tylv3yRDMtD=&zZG3RZl3MVM@|K*X#zw+)P z5(S`?uxv&LEc?-clQHc9GcJ@s*?10Yev0N%l2w=4CHFJ3{px)UyX6ioGHr7^Zq{E0=orPjo zwlzoIo;uC9{?Ky+JJmN$>A|Hg)3T@fB5$Fm__VC&b$lFF^RzdcAm&6P?JTj)i+ZAC zjj3(DzFo|&xS9iZaMge9MXg}WZ!9KQQak#bMlo{68zygGox5gLe}mmgW>8|De-3~+ zn2+dd^aT?m86+M!DR6(fU#J#{}8O|_xz18!!b>CB8u0KcCmR3+>PTFAZvdH|< z<@8?pEL|0fm9LgLy${_87*inh(r)|Dg57cJJ!{)^PirNY)>GNRHS;g$!G?Z)I#>77 zw?_73XGS11Q&6;e`ERMc&Mfvu*mO1pB7RNnTX)t5v7_{+1zUx>*oE(Db7b18r1-Ji zu&nda4I1#B_8lrx>#FB`$t|@+^VGm&8B>sDw^A_(`GA)Bu7WWirB8a#lFr)~JkmX*-gU?@V#esWZrK1GDIW)mEQ=tKDy2NE*0&f~k{@RA(20S~oV zJ>07Iq1S@J)0nsX!I8hmUf9YRp3SvqYMv@2{}? z#BvKMeW={PRPgUn>_BFMDV^wm9ET`@>8D5b(3Nc#&p=5WrvVPN}f39FZ5oMd{F0ute;u1T3@_8y$? zn9$=7solJs2>nm!!w@KrxRtR%)4sGn$oHd+=sXenrqFtEMW|<5=u6jI-x8`TUuvA= zr6~j6x^W}EL|4t#L6cZnW@G{@+HT@ za&w4~#reeA&&!_hmAf+Eo{N6qU+_Ng`?WvtgHC6Q1hy%nfkklRbs53mfyFto2mYy? z&0i)^+3#x8>uN>*1ojT8^L5(-XRs)XwQ5%#PhHqZ^@%7(!ztz(_5hn-;sl*$VQmBN zPJA9BZG$MjE*vcUPRl?O3_QhKyI*qlGP(L{^fB3#c6wwYx)A%-X0Xg_OR`vOG={wz z3DzP8S7gP zp$!dpHZm!*GqbPi;+K|REYrhYq)7z*`X}NyTVaiv&^+iH@@>+bw2gf>vN^xTc1LAf z=~<1P_Dg;a$29n_c@IBo>$jvQLj_cNTIW~=-$D0jU!3_B;G%Dxe+0%p1{Px<1K2ZL z1Jo{S^rUAO%D(UY{%?LlQRMLN4DeUke^v|pz@MK*Pf_Pocl*})KSX&)EbE`2@@~ty z4+fIb1}6^nQ>vf359aVtJLUeV1#v?UmQy-XaEERsW)SlLZ>7X?P5G!XYINP0s9}74 z8-+a#V1i<==0$iyOe6kABqlC{ROZ%XqNXaVZd!DQjHzfSoWemlxhXsK1z(#WHmtTr zatbHzr?e)=m*(DXO(~bR%mqp0EBg+HkZW#Bn+I~f_Z4jSaJV7Gj@zcXQJ?Io8mB|^ zZGs#(!XPsRn`CkSea>&h59_H(LpeB&DlJV_so?9Y19_1MlnOn1eBKH^{E6IKB3c)R z7PmZ-esAJ$1wx#^pakr22!N+ZB4bv#i5{(XFH*4laC1s)o zX$Vn31OV-#7!V6e{zHqBKr|>l6tz21SVU=)jd8LNZMfeN_lrWJV~U7gsp;U4Jfar7 zAV@#^8dLsBRTeB09#gwGl_&+DB9qDMS=dlif`5_8BzG+A_ohNAQ}igM(eKnsH=vHE z6U|d#$Q_EmiYPdyqT&j4@Nzjuee|;L!t|1!bYN2;MV4E9r2Gf+0I5>;cQ&>C@#nse z|GI;^hL&~YhyMNpzrz;J&n19L6BSd=o@FQPpdt9T?4Z43z<>FJdHYZA;(9jBvA_3d zm2*7@_(ElUb;u82?hv0oye8w*j?*5%ibIO1;m;P@o!vBA4ltnf5JR#R0%Jw)@EM@G0 zb)6>OshQ5<#*FMbJLmMasbbc{Mh*kuI{Kkq_LkY$4XcfSS4;^X6I*^JVt0+T6&;eHb z1DZYV5cjYJeoiEv85K@oQ)&90cv2=|io}eH@T#j^3Am&>R9xv}_D&Y#XCZpbH}uAG zo3~)DH787ylLA2cVSnqYbhU2X0BR~~rUYqmsOWhD69b7GKQcT!NvDoUsJPmvK%S!C ziGqxhitHGQ8l|ElDTI1MBAD;@(oy&Acybaa7WHpq(Yw^5sM`IeGZNjmX32$V=tPFn zF(*cNdZamNC&&n$#QByOf~K?Kt_z)ube_LFH-KC>WW2MSGf5jZ+DTHEF)c**{n3q@ zD#@kXmo|zXDGT1wH)_Hdn3VYU9LO@IQ*)^BikdEMK{3H7_!ULEGev?@iVCGq#1KW~ z6ctLxDh!w@V3ZUUO7KND4MmKSQStOd!k~kqMk%PMilDA$ik77cXc)4h<7DBdNl~Mu zREQ-~y(p0rR1lF;k28)xp2S8W5sGf5Y!I|>{m2SGD~WL?sCvSZOK0-vwm3XkzWEhp z{AAoO(9}etatc=_fYslhW#`3ThDjhfnSU_F?85^!j7yh`#PQqa#c}<}F1@;1GuQKg z^X|@Mxa5*slK*P%FkMdyXE=gPQ+K*yx!b%gd@ULQ!F90>;MMAZF8k4PChHU1=A63Zm3|^`r<#6UK7CD=a$}}xUL1tfbfV->-t^L8cbOxb z#MZnGIKHp0Pg$r_)YiIcJkGWGsSQz6_Sjd`&Z;HLHo z0?p-CCGs;5{|d8ZRjj$g(GR zWJe;CU}(~&5aWgupW5TnL%;lm&y*mdaQl$brl2;@Ir6B{@)-BtIxqRk%dKbIVJUMw ziH)6h7JhYLNVm(-sgrhj3riJ{O?PxHY8Fk6u1;O2sIBSief777&ES?9P65##|BSJ0 zkZE8{fzewjUO%*3DbU$E^7*FqJi*UdhS5rXdM9lfQgG9JZFv)j-jHOqeGY%Uj+;os z#^z@V=)B7l+O~q`84?+n3Cv0Pyf5J^4{4ggxLO*MHEwYsD8=xKA ze-oDU>^chBOOL?l(nL&60XA<=vRd!kBR=;+NF_Upy13V7%p1+MUy)!bI?cbcpZuDw zY-146>BFbwuQT$Y*nF*zVY z&nWc2BjF5n3M+hK_=cY$cf>+X@G%c$?VjH^QW~9e znW(Aw`Ho7d#&EE?Lq7}f$VeZ!(4lb_K#+ufg+;iEiebU}cDpO1%ffwSG||E#cQ$q$6eHNoS7~^>y4pX=un{T1TR>&T)+ee; zU5!^E;g@MMt_{IPO@V7J8zcb@F7045dz9%SD;v;(d`n3w7>#Yaoi~OUi_Vi;NS4EhY-`P!ZYl$p}q=Dkfa+Qf7uzpQ(cTX|;5Nq`*}9zk9dmQJ`dd<>%ZfO-zFA zRCg=BB5H!`Dw}&=B5VZWZtuY`X-c+JHtY~g*%aDRs-(MKB47pOdpNUZo%$CU6JU2Z zfy}Awwq7nmNnlXvVz$sObtmmg5wyW}=}B!a5+t7BE+al5P3GDIr0=Szb=UG=er%_@ z5I0p3wYFuyX?ct$hFDe#2H_qc%#|RH2a3@{B!2)Cqjfe#J2?Ay@+$ z#Grs7+~^u1ItwOQKL&*CENo=y$d{1v-MdG}N+7b-apWKhblwDVOSeZZyAYt1Da7ai zA=w8?xU>SyU{Pd+iw=5`Q;44h4oBUneg{HY3AC1sx%qlZPajCc;KEpRD2gMV0|H#y zf?;4$5R8isVi5%+tphL^M+uCG7BUEZ*|3-wZH&>ZM$X4J_>GF9;Ds5Rt<^vs-z+@+R?5fq0mTfYD zs%I^m@_}c<;4+1N+26ttISWbmdvc6k1j8-Ph$)%}#W&~!Hoh4$I)IQXfy_wJFoqf( zGbD6CYH$5|%SVVgxH12QTHgc4TO$f?yNyuPoj@ZSBV7YSp`s)jp;nF)R`JxfzjJL z(2S2MR|M(eO(SE18zB>1F&q&&*hn#fSem6A!6<*pF)5Mmg0gF4?24EIEX^r1HA>k? z=z#GiAg-g20faZwQ?|yVf;G6V935OmXF&&_jirdl{#|2Iurx|ZhIoMzxA%Y<8&h57 zOpv!^l*SvSU1d6;iXmA1v0~(Y#-xd2uzdi)5D)_Z1pqQbMK=HdZ*{rqE#RzevWTA% zdw2KVF$a`zm81YdN2wM$p>f@P$`9L8+m<*6zu)-p!05~X&CJ{t7yvK=>wn+cy=(F% zs}m?B_-RB%27sU_mj(#&7-{JMTL=khXh#O2*ktR94`XF(x{sSiWZia6k+Etxp5;jz z4WDx%k%fkr$+k$t;fZmrYIt0uu{8~MePqVM!GMz#BEa9#FbDvE%mK~J09YRoZ{PP_ z+uLt%E^F(ywXJO1*_M)JN&mKFb?dm+ZPNpxZ5#-ZaY*1qk%0!qK?yMlhyo8zLWm<= z5aUoF2^XaMCj5NB1f$3&lP-ZK2j{KIR;%Tt73!_6zUpK@)6P|A!&ntnKU?~b8jxD~ z`%a<$E!y>pN}H#?*rsV$QhxNm>g8vco#U*rt7W!YvbuV`f9<2v?537=TZasJGgNp_ z>CA`j?Bup2+RTv>zwQZ^CY)-)DLXp_@-SJPG3*mYh4WG&4O=vq}3 z0XTgttNuHxOHb3SdUZ;g9xvnWvSp@b^17XLUq3X#PUHacuR1FMtfrv)^yz4y@h^99 zR;lmnpc-QIg?RnqnN5NFOZ!x@(?OWK0BURP*EQqii<;~t`~^R!)l3;hI^ThvF5A!z z;?!h7=kC?71I6s9^mU!od}K&sk3mUz1Z9(mx<^G=P+QwdEfkM504}w(syDT~;o0IF z^}aLu)U@B4zTkqtC4CLAY#=Ht>Z`y0pLH{Ko;H#HW;uqp!v+e1pNchTMH0S{Na2gR zGbSq6+Dny;@N@bB)uJiuv?=t|uDXG9p8JOfcfO2}= z{u2uAi|t`2N5-L2n*rK5^(FBYadD%D$`~Ij92A67w7iOnQ#?(>7er6(J7v;lUhVM4 zs%s%Q6?T-C99qsNXN%4KcJeC_wQcKVxni{FAi?xBAZVvcm{CdWJ{PdQc;GbheXS2 z!#5c6z}C$9*u20Pgv)I}6v~*FPqg9Ab5;Y&87Rea%_pj>?X0y}_&Tk!p5J`~n>fY9 zBBFSLNrS$`SSZ%Cf?0lHQxy3&jEBPmNq@qp`{^B4k5^t@+B9RYW{ktA;t12jerhST zUN!BU4&Y9VJdxQ9WZc&Qb|~Nq>Pu)o_2`urY|$VvIjRV3EvszRBTZ^5fhY}^s(YLI z_1AV%ZH>l7v?!WJ#phI{(;`{oEnYWd%9Tf>42}9yUV4+hu2=M@y3A_IW=)!!j7f>n zP+}WHjz0nYtcv6m8JNeh2}%JK;v5;Pq3wRV z2`jsu3)IkF@WH7@$$m`dUNP;=LgbamnzHEwoK38HBz}unqX}%#0-lvBB%7j_PL?Vz=ToWVwDotm~Hmv)w zgJhb1SDW`uB=Kr9ftB5uN246YOp01y28T~Z4dUqFFD1%M?@T=6txlM4m)|{OMWtWB zL!U0&@3?$}sY1dRFi1>$_zJ2EqKz2I04}Olj2u@&(m>$sg9chjX!wpS>#-2k3Vm}r=m)@^i z>FV%l>Z7G;f%4lLZw<(6QSu>2plMD99Jx1$2POu#@(P{A(MLyl;t3h>gvWvuI`Kp< z(){8>$qVss?2dshJX)koLIsspqez<*l+GFr`-fn)Iz`8ud4wDOp}_ z8y%oL%`mwNyfD~G!Wv^yllN56VQNt<+pW0?r7+7i{50Rga$3roR(EVhGVWfR%H7@+ zK8nplT`r>2`Sz%!s-rI+naSIJti-}DX#*;LGL%9#GOWeK6LId76R~BMc(?uTr{~;` zfiW(bh#Scb*nCCJlWgA_uy}W-$LY>K`kH!G>Q_V;2FglYgNN~Q@$^}F3OheYh;qGy z#>EUsNx!_h4v7f5SwE<|8JOC0LavECzE22JBxAzTl~eLv0wt^o8Hos`2K^@QSz-W1 ziObcAx09G{xxtn-ORv);Y*eu-HX8OtBuZ{!6TQZbPlN&CH!6P!cU?rmc8$hXf z-@7{5$aR6_p1Gegf*bF}UXm&JOk|1+%l5WKNxE&HwbUf7_8FPDWCrf`jZc*>;mfU= zNM7f!B;+E2dm-4xmWyTkAzCX4sf?RZymh!+@ss`NjW{1A_g6<{i4mEB$;^C z&PJ8*&}@UtSef%wdc@-PXeQ1jwS)qEf_XROFrFVXGMs-fy2FrzN7q?k*a7HV_dx}t z2L*Fs2cMMQ1{OPbp(*#OPL>1sEsp_1w4;7nm3XVg$HU+(5PFsJ4RkUP$aR6_dc0~e zjlE{Q*8K)1iC(L;hK-yuoQl28T#{-lrVU$J4=io7#usZgN;os{{4!KCVe-Ode6QCO zQodSkUWfsWY&G?8A{hHCJ_N0^Ytt=hZ3-P-wSG`?WQ>|n|azCr^ssdBNa)qUF68=R^RjI?Lr%dFc4 z)4#*`%j&0X^y^>OY*}!tR=MjuK&iaUk}AZ4SLyu#N#Lq95h}t=SgAy%=l!fKEG?JH zFWQ;LMt{E|58P}Y`7aC>rJ=Q~r}w_nb(TrSvZF?FKiB00V2>YYuZ^obuChi-td;1J zgeveys_OUXrReIZ+Ur?sK6|TDd!uvd9MZa;2aEo-g)r5Gi%pg8nMf|Clpx&{QP+7( zC1TgUy87t)0mru_up}ijavL^SSpRQZsD!eEx)6axnYn=*1`|}~1Z^8oc;K*_%4oK zx7R1Zip%Rn$Ax$6#|2Vwn+o1ur89rJJPofc32&sx)8ZQckkx1zT<_*Z|7KClwuoVG zi&x;8U7a{Xi-b|DvQYM`CSNuEE5!;kGiU6L60zA>;wxk8k?50eI&PS;I8*zu!#vfv zR8^es9$(A=JS9@%@rQBf`u3)~QJJcIgDjCOm1L!1BXLTYiQ3s@4O_(z0cST)bXRU% z3;5*lOS@uM-F|0R0af0QSBZ$o>u>gE2Z}(lFZfeSZ%4VS^h4B{-`_0>AyY4`mY%nE zdcw>4iBUbq{hjptF5fRdPj89Fj-rq}KLZs8M%M&# zC|Y5DwCMR!(Vy6Tz8+XRciwyg%W$l}+~3s$V*SneRb{AKFjzXxFsP z8a4le`_Fiv-E8CBU+8!5t<)C-(}PJiVsx{mJRi@p!!ckS7`x1B6*F zu;Dl2{VpsGXBiC=gF;-Vkgpp&^_E@DS5=2Cw)(2nLieb?MeU<5a#l;*=gwB5ptjB0Px@vqQNKw^n5XQ8@}%DO zp1bVQKt(MxXXaJ!tw4`CW_!^X-SfQnM|W6wEp*gZnSA`g4IT~T(Y);2rVJBe_TB|^ zv#(R|y}-Dd-c0y*Wk4qUrQJo=t%hX++&hOSm!WWTsh;<|(tdLy;1+EEIC@blK7%*( zx#+#|Cy52{q0dtnRq1&hi@!%5E8hL8?DFzEVCyz)fiIoOYJ5b>V{)>zT(gNq)Rb5d zj<_gltvs5*P)oNEDC_$A-#snP$NL#G3S%)(JJXGev$nt6fV-a5W@E=?KilB@Csn?h zv-Q@v&TioUzHCfMa?!=3eWq6J8O-B*?p`9rbmE_neS|4*?9DMCv0ZQ1Cf#4Xx&C-* zXk9@4u6c$p2(rNTOlZ+63Utngb`RDch^?6zLT9db+oMs$JB~!`@9-swHa9 z*-1O@u}h#ddYZ}wrE1fN|Jd-OQ#X^4?Ir!sR+Q8@-%HerZNA6wt!&h|Tk~ta(`6U^ z&5JWIl`*EkWbJJ4+Wn+j>GT~lgR|TQqyKV|umdccln{DX23FQ&=u|bM^v6Q7buGpe z+LF|h%uK3wP0wf7J5PhI9doMQxZ_q(7V_6hTy&w{o{Hp~T_krcBu0yxBOBy@_?~3y zLr*iK^D|I|FIV6o(gL)K4Z`PURq2_`bA^9F#5eU4JBFHE;y3-kh*Q{Aqmw3A73v#W*-W!as$w#jtrieRTswekO4ud>4 zT~B%NA&i%SfVbUYsE2lnMj10e`nX~jf~B7mdc?U_M_aU{pm*)JmoeF~)K@@PD#@yj z|7-aTUn*wL>)n&KeS>G{Qgz;0V5dT6vv1~C%FWC=d;q_ns2RZ7PPN$i)d)#*#oo?d zD&1}Ps8wNTlR9kJ3(emymnC>Qcq|#1!Lj9Y+5rV0Nj_fK8gs*oJ%F#g%p z%|M$D`vqkq7vCJ%o_S}txwe2DjTxOjXGY}U8$F6jE3A;e)pJj9vzGfIETV;vI2PB0 zA)h(i>b^y09Gn#5>&nuki7cvUO81*Fd3jf2(Yq~ZpV81|ikp=5=>CzLUK3hmT%x+X zg?cCHBxxV=nFyUAXrYhv((o5k+9Ahot5a#yG~_(L3>hTHgK0f(Jn#m0HLo=~Rcol!4=yTA0z9YM#bOmIE8i}?*FX1=lQ%9%fj zZ}h&$F-gpKd%`{JhsENg^Tb1Tie8TG-Wp=V&HPIy>J69QWELtz+)eV|{-}bkt&a=j zmE&DZC*zJ>2vVL-)f4Al=)Fuv=yUx0ku!K5y4$CXtF4)gqxfTngU!1FIgu;b`2to) zTh(&N!ho{_2j}S@oIS?l{SL)AGjnYU$3A6{-d-vB|J2nHuS;29X35F8qrMH>`A0=c zGG0Z+_UX)w9?DK zJdUsSGJ(3~YGEr_5KhN1}Tn1Lv4H;}qQiZpp|=DMbkqxV;? z+vp9AYGmIOGd&;+^`@AqB3sLwVW$68mA6F57_ya8EK?>_8?&0Evk=*EOLTwHb7YH9 zWyORJhiY3tjyFSt8bxjMhl(4eHwDb|7x!--nXY=4o9{HFW4D3m50_R`QnV5d>_ERI zHlCRIk@>?{OeVMty?FW}RQ+cDR+hbj-%swXtQ8&FY(bFkiJ)k_{buuJbOaYR84%<; zE_SrDS|mTXrl=$E%CSLN8@lNQN*bh7x!=*JZ5^sZJgxS-oe&?olQ8+;~wVwpUO4n*8a`MpDci+ zs-vJdb%ql|&Oh)7PDJefi1QuB+~!wrRwp0*CF(#gd3x`QGVz=K$@KgTV%7OIG#DS( z#yTvs?b_Qt?H|1(4xAfZ(;>mq84B%+b9L=DGgOO0xud75a)&#*Vw5ZGb1Q$Pg4_3P z$k4GpOzV7{kUw)I7r(}#PVu9e8t{e<6AKYn@5R$gZY*;#Vg{^y4>_R^|c z&?tMzb4~uJPo}?rPU`iCjwLBTI=;AP+qgYz+_@R7qUc@azZy3lKF%S9-wZP=k7IdQ zx#V&~J-29OADZ4s)_*m05r>k_^UFdU=Go6qf^5xMis@C88l3)AKPZ#g2a%jfy)b4d9_h0>uE zBNXy0XJEM=%LhUo6j^wR8HJ~L;aRx_Fzy#l$0QHP>Q0Y;^39SoR*?x$F(c!f`^ScM zG_ZJzJ6O?z!n4;Y!5r>jNm@#R3r{d3&6=AAwLR|089FAHJ`pzZ$yF(cVliH!<(h#=G(WhKI zf@9qo*M7D`QQt$<2q$C)`ZjJ*Z*}wB=lu02H-!ws*1X=NcJ<7Mf*I(W$F8Q%!bSv5 z7y|yLpE>o{H%EzOn1NpH@0-q!mGHOFPFC;2ZweVa1cmAD3S4tfKN%&Wo zH$@DkhsN!Ev~u4R-UDB@HFE%H|DDK+L_@g@am0ntZXmMc++d2A`5r~RFxi&JsX7Lz zNN6yF0(^rV%5lNq9=B(v->}Z z630_9I0GW+Kovr7u9yluq8-=wqmC9B9Lu|vl%7)5O`IUgb~5LFbl8PA5or!aX30QS z!fiJwY@a^X%h^TH$@nvF1JCg|^C@Qi8Mp)JT&F~i&l``#o?$nTMW37=7D2;KR4CsD z5`LZJ>~CR09-f>l8Q%u>fn3n~A(MVSx4PsRG6O;)0zr$SDovC$*eGgfL@3GENM^^% zs-$jP?+j1UJY&6~)n9{z!9v)$zIGzCYmEqUmjQ(1EGkKR^o+?CEm_$m2O^QONm!Sp zh9D5C!HxUDicnQOB1qL6qW{AYQW9|oP{k88=muj~pwTvTqu7FID=Sngw#HHLnjRUX+AS|D8oB*B zoC^MiZ?a+{2PYc#4K{L}FgaarPk;wFp6|2tibiID zMpVD7Dqw+#L)clnav2$Bsu$;Iv(_01)eCk%Hae4Gc6;29Uqp+y{{~;|8>mxq;|&ajeI_0(E9!{9cme z+kjx02!?{!gsNl)`bF181wj%|9;z#XhqaR>H8nnm+fpLpFRr@m@&yA!^)h5;4Tyxf zH3CIEWd|7d20w+e%XDj*N00lH1fHnG|N=G+&yG+W?w` z+aME`8%WA>gK0r-sh~_P^9ECEgoC&z4tSiP`)zo(Ed?c zZ2(Hk2P1?QvG7sbKNyFOZy@(rvc1dUiT!9=$oh*5`EBFVvFL(bx4aV#aKagog?x!h zd4ps0_Q~Q`nJZXupeR{yZg~;5V_{L##xqHiiX`NSs?ms`8PF{eho+Nl!g z!DZkPpWJK-14u+}YN}juY%P+COhrWYL?pGP3KHHDs~~Y+HHPfnGA5;b?#%EeC%i;r zxC{eHdUEc?vI`e$n8aOgrwqMCnDh6^1eh71gmBIc8mFW)`EQurom$|w_m}XnjD*e% z!eKoJos?~IOeL=A_YcuDb8YfkftBWj0=JF+Q@B71d>V$w_y8)3I;U^uGzJLvzv{w9E*gI)H8T zBU40B9Ym^yfke>QndL%lFcIo>vl(aph8ln(F6;B^^Fv_;i(D%Tn0};+y+$4Zv!?b7vfP-+y$)5d}tBvWA`~B+E=dRuNx2jurG(`tXL{@lfXOJ73?h&W6rL!BXHJ0>NOY6qIU$j~qxUNFXUcrZ$3H1)j^cADkwg+P$R=U$5bQ1PQh? z(v9pyxeSVAhe7O|Czu!^#Ci-vlbaOEO@bHzVnCh0l`c{Bg&A~=t48E+u?LEoY$Kb_>& zoqM3+fMC0W;9vPYZXe7Q_CCX0L=r(HDHJnnBm8`{2!$dr17YF~>E2*Mf;T+nFHf>H zVGt5RO;R^Va-cVeuyPqVD1wsZ4{pQ;Nfz{i6A@~g$CQ{S1CCrb5O(oeq=q2B4YZGZ z%UL$oRq;%Ct*gmQ-NK-0*fq=)Z!IbgO#I7^dpY(3jC*$H$47kO{-3Q4|8C_AuRJ7| z!L#>y-8D%+b(PxVtjn^4#Pjlq_*@2xK>Q69Uxa$#8PwSwH#=L*dm5za03+81ku3h= z5or)_1EI&`pI`E576|XaG-%8}$@1(_!-O3WBMUpmAi@qZsHX$$PI>8222k6v?>4!) zt=R)7Zrf!MqA~#8z6_M(_CnSjjFou<;_`W)M~Z9l#1>Fa2yx8xP<-S; zhCEOB48YApyAB{?$h&}(y)3tZbk(^U!4vRyvXK^|XPBWrP;YSy{g6k}6f9>?!!mZ% z`uj?dOPdzH1x?%|4Gf4fxvHkW^_2aYai)g)yyWj}uzs=rh)#)rG#BmtW*9qj8TLa@ zJZ}XB=w=b3Zi8(5TBSn?1jbY6xlzaw*}*l;$>XdzI8Bg|Lkm0$1h)sBf;`a93_5_6 zIEFoZhoG2e1`b)F;tico-_GQ$%8?6l=*0_~*{-y8r+X5CZ@N z076qmHUI!$WLDK>fw(q2(KEZ>I~a4Q#svbv#E^ok8!oPUAs?6tQAs6?CElig|3s$- z0A_})hydUb;OmFZeYSne`rqV{RxXPYe}LhJ9W?@w-;K^12^XNWc5bnW%(5vQVPxy| zCN;8T+qcF^u5};ck;dZjqkE&-IDAqNS=;!WB#~?zXJ>3=i{i}P*2dzr^W@lEoUTcd z1O(1V0RRAu09DNafV)9E_xHK)-Of9_^K;j>pZ1^I+S+EM>vmiAzqY@lt4pU$Q2NC{z|iVOP=_;R1Eh>JOdl!nIW#Vv=UE%b3-rwfnLl6Wdzd-R)UVL5Z?i}~?8g@!{%F_itJd|;8lR2hSH9;FHfXQS ztsl;|mmk80g@y~gT5hh9u&sO3cZ=@eU0Lh5v`c3`fDs?B%yx#v!_R7)x{JGv(TfQf zxLb{Ezb?GinHOw`xW8+|vDFrrUE6p>L&Kpj!UeAROyidV&$}7oyD`48YsGtIm-=u1 z=Yq!gB{tVr@d}Kv>;bo*aMnMp85a5q*QCW9h*%t9$h)JcX=lUb@G1Q9@n{8C0Rs<$ zL5MbGI^_6ip_qk1ImslZ zrz>-cC}tRJWHFw`r74fHTKO9EVG}wQF@3$Y#lPK(gqQz)#*BoVUVSF5>#KT{u0>IZ zDwr%_&Y0FHMpReUP+?QSNUPo%#-er31EpCUR)~T79};xyKn&%^5;w-tu{>(o6Ey3} zT6XO9U8uF_Bx*NuLU>r8bZwqG>eG)2*E}&S!{R^_D?Z+@}_5)U^7|iqF9uG z9KAz1&JbmT6lG&HF@$Vztn=P9QrDKZc1m33zWDe_KtqX!*)%L!8t;`-R`F0Mr)E;) zW49%AgIxXX$opHfO>G8dW)LA>d-qOD;y=BrPq!`kr<_H~I!uA#Y`^C}*|WRR~v zzBkL(TPMc?RCv267@C314scZh&YeLUzgUx@Kg1&G!yuLB^Gi&`NL&TRP=f>*I+i}n z1zdnGx#cF+IJM=XMW|b>o!25S`l#$s>Y2+T;m=%RV!$(lulm`>f>ouQ?_%?{D!U-# zT_a@kK%lTj`8d!R)`t`#>%FP-q~A}UXm>}}-di|4mBewP`j+m`!lOl3)R+3)x7VZQ zM`1}N_RbtG#>_Ikq0+-qm5mk8<1oqV@!Cc(`KQr5Sm;tCSQzFND1ddTFlh@*F$aTPi3#7U;5I-R!6ccx0DEG2hvem z;SF189+?%Lb^!^|@*v^kg7rif5k+DJte*4m?1oRRx?IcOd-9b+}r} z(i1bSndP-n`;xf<`CWmDzqg*KRnoDDd{XZfc(QOE94(n!QA108EV_Z?>aGD{eSbxS z!+>8a3k-_?cfZJpEA81t?5zNI2|c5@Z+K1#&rrV@Lh6_(jfVhu`|w1IG?Z`nIt≷ap?{hpT)u>5^J z%5EJ6CLVF0p^D>8`<$URVb``RMsaDCn2`3b>m^Ax;iB1PxJuf6Ex%{uVhe!{W z>q-8xt7p0uYOJsHT&)Ke{!=d*liX@gz{5W zlN%PC2Ng9AMKaz7gMqNK{=H$NrlbjSYQ%{o%VoqTp4>;sg$0_tV8pHmP6BYfbfkq> ztYrp(NE*~K-h}P` z5j$k(jGe(01&pZf3ivm6@WfoO@yxl8v28c?Edi)ASc&p1^GvLj_F~hRQ9-}2Lk>*2 z<+yts&8%rlZ!+LasJ=>7yQ*Wl^kn%K!7jspH#B6nY2nq}U{bWR0`(PV_ez4rV{5395i?&4V3q+qIlQeS{6l4w*YaT=3O#j}ew1Tf zkyUt_$!?WAHokFpp_c0T79>gnLDlEzPSQs>63YsS&JIaqSof5eLsnTikkMP2CZCk` zGZHh%FV%MF@KKkp76;^c@KEkd{oh<=%1I3Gh9+#bn-1R?#Bpzi>q`(WpyitY|tXi^^vNZrt= zT0b^@Nnkp9R)paKlruS8<+?z!J$-=|rTUp$t~s^&D#M4$i1JmC?8= zvk(+>6;RnnU{NTQ(_oxxw0*Pq&%p|wnV1Jr@03*;j-tu(zDmvmHD=R`^qv78dXjwg zjH3Kj0GW-VTuC53Icm{KS@_l!ko|&BnE6GRYTfuJ^O@jvQRNNT0SsaB%B&Ta#acKJ zzBbBr^rWRtx&qTTw7PWVH13|P@YENE5AJTR@X8AlaMJ}75Wxlf$oqA70<5|6ibKC( z=Anq~w!@~;FWlWf?VBs+85lGO)aJKr8|OvzAl$45ViFel2CbB~CgEmT%%W=RwI$Q@ zQ!gjuM!h*n!)M;K^7HHOncQ@D#&t~Lypl8}U&sy`(C*kFOVgM&b7D+H7^_A{$>sfK z?y*6nvfyt?(D@N17jI`c3&XoJwbE*vcv^|Lr=V za~)!#1w-dXnYA)2QNH}jW{)r#45b!WXLk#cHCC$pO`5Yw2%DW2jI8jW?9>(H!jVsG zM9!rr{?4;pM{lf~H~@NY1#GqzWi9dVnq9iX5wik4cptoYAJptA;bW=jw}I%rB@v@Y zcX=Hi^1HJpUsBjPjtMepe~4?y4D558+&+^#L(5G2eVy-fuVUDFEX5c|VRyby7|4;m zWwp1=4Ys-sGpYGQacM61xn#E4unL4F;djiYL?wr5Vb6X^Gqd*wYAC+Dy@wN;&g>}5 zze9a-+bg>+W+v@oFDIJD6}Op5@{9F96Kr?Z*ZN(N^;TSt6t#g5GoR?cjk1b!q{qOySw#-bWNfeZx)^-p?Cb|k|Avo+&vBpp zlJQ<8-NRk16fMu1I+a}`g?kmvu1s6wT`hlk_Q*2R3Z+bNBwfFp%I_Iv|2k1_$uM8djVGPa|LWk{8lhn*ZAex6+qklV;_;PrRw33 zP5vfFcqwQ4A8%G_(RSUcY0l5Ci#(PB(#o@@^{$Y}uV|9iQktr7m!Y5Khzg3*O~NVrQSx0J z=Opjsb@o9@-y9b-@5EuXpDy3RaS8MGv`XI`7cehR+ab~8mjaWwPEa)D2+h2$P^H~` z*NWeN+cyBm%46CD;Oge2lZJYj)DJEt(K-4`;AJ&G-F0SK%>sXu>+NgKe0Xlp5?Sf3 z`sY51=jp7O^wOt!YH9D!pS&$}{I#z;8FzKX`#7(AxgT(%S;y1+-9Gn75=Ofk-c~2*?OAvs`F1Z9)hl} z2CJNrDXi*^TqCU6yC{>~L+THwl?=X5pu>ssof+HzzN)!`~_?X=be zTOhrrb|&^9xbaR=*mt_}QIq2V3J+Hv!|m(t{Hete;znG*#=S?WvCZOfLE54GuZ1`}aRL3>KqB0ALUdW-=KA3slS^Tf@4 z3-^Y%lO698$8t7u&z;wpO_yMMT_aXQSsf_ z<=T>GEs?RMenLY}_x$!f#6Rdz5TJZ{a;?M`Q{p_2JM0wIu@VN8MaFWsb-;&k%VT}h zs%coz^(V~_ykhA9bww+FKA)bOyDZk>ymVl1`&l?L#~qJ};x)3Vvz+z3L37}$Wn(h? zT~2o6)=3mt0nRv>NM$-{N%XCgC66QjbeBu58D+{0#FYMivU%lc>+Pvnas5mJpD{8w z?;~6ZeEqQ|DjV>koIy?i4>D$_ha0xUjSST7&9OUxa}2F0xm1;`a*CVX0hu(8-pb2q z_bVf0j)!d5s+;{bmwR_&FR43uhpCgM)SbuXdzA|#c8b2F`?d$ky8M@U0>HG=m?i8O zzE(h=f_5tH<{(S%tNU4KkOd7dm5oWm#WpPSYim4I_#ur>b1hz>uKr!Ko*{1()`}50^ z=a3;~2OYQ}5aX9@lF}-iDAwrisT7r1+_$Xc8#_<69i|Sh)Q8Q~o!ueo&u1T#V`f3u z;~pG1du{4fwq@++iWE0>|0sa2dud=6bY0GFl+M+Dfc9MCH8|SD!_ya`CqWKbXy9Spxwnp+cW&l&NbnlNveM*&{dMimlo#b>D^RA&MdAV@=D~S;1-aoc zI{g^@HhdyGo|Jb^TM9+t%S#Ct!c=a+q&mRroR<|Q!i1OHE+(vd(m!F4Cz$0JUWQdr z+OqLq3V|D z21>m7vrX8{jyJ06gjM~DSN~}f62Ag}O9GT(vi*a*+ryl!KD}uW+F?- z)2}ky)9sU7#*>H2&6?$3Ju|6to#o6$&-6t>LB%vwRf?ZtoO^aY)93V}|NeKkd${rG z&KFO6zs-BLc=J5;H{VkWa;N-1R=OgoNU%9e&G+DL1Ef}- z{CiY?CSzi+0#W5Ubz9^tQ(9!iRkL%QFEM|WALWvn+yUSIWCEa-ZxKXUZ>eGGukA>S z^r<5u>p59eO6l&d4oD@D@pvI|SIED$gW@Rf?*DBfneE~V&|jNlct4MjhN%@9Gw+|l zgi_jL*($_DlmF#@G_3p;pvir8BJew{b|Dekw8Xv#&Rl2JO$hRg|5u!Mh5Q@AHg)}H zkkYaRU;T)VrKvsTSkXuCB$Rr3Hf5X&>U~6jK>x@I5bb@l1Yna%$`keQCgu&x0lJ^C zHF1(HkoIAp*2dMyKYyW3icZibUCi@-F|9+_Uyk=WN5W*qoP-r{s#ZuYW^Ib=;;4?6 z1Zgk>p;)i$XLU7wBhJ+`eJdkr2%(qfSN|Z6vK%AAHcN)5CjY@rHB?Pgmxid~MfRve zugsV&zBxooZHWnudd~mH%3n!mXURD-eJd1c2uX!6S+#Up+oWYg^}H_){Kqk$%P&~g z=qzh|OCa+9RTu|3%A!OZ2MTH=9)HGL9ULq&e3=?(!c=uR84${l9&i;*PcjLuXoj(5 z`EIRC_WOLVW=To@y3mDSz_!KBoCiUQ&$VhjdW}YE^K2QQOePh_reRC$rq#W_%K(5} zzu`u%zt`w_7k7O$jBP-61R7{u1r8K>0(kV`QAIUfZ))Zspol9NS#%Nw`qy5+RKr-- zkuUl+o?&e82stY>F9HyhRRyrL)$U%_)2WB71!c)VRC}*YnqS=i)s8ivbv(Z5L0JKu z$(SI)5kNsSCbWhA>{VQ0#+oQ#1q{-ifk!9@l#tXx|C(+45=N6!#-dOwiHnk}Ih5UD z&Cy=%3&}iLZrSH!z!D^huSlNna!b-sc6~l8%l+YgkGuf&RXvdX_a;nEM6LoN3RMD0 zmJgm7t2JT&U@GkEe|HP@OO~`4RD%`2(pZYxfj6fTYzawJ;5@_QREFkntw#`$D769v zsgA+q=l|(G=yYCY1%Sa<`;%ZtR}m4j0#Z^SMIIrMk_Kg>lUPqXLsr?97KB37zRAlA~v4xF_NdM-~@imiGvoh%ap+Fzt zOyDXYrXL~b(=tyn*;0W&Kc<*Fcz?M~697$0Dh3EdQ^6h5bU^~ipQb`Pn4h^&_o(S) z1sbP;hQADO9ETE6e?U+YN5G&#j;c%(-v#Y?j{F_cXEXG_xkvo~=fP_J-j5Y3yw6X* zN$I}xoBvlwkM^x0O!|f1{Kw@b&4^-G0mX_W5NWtxbE`(<$AAOceAUd;J!h8YY=N5} zGp?uHch^9P;;Va>ugS_-0Xj3!roQV@kNgq0Z#^>CSD_hae~G9K9!c6yBlSc{))r)z zQC(G#Bt<=N#P;^OIxYLM7FEOHr=VN^Tl!n9L&m}iOfb6?vakZ{U-8>$8U;JX|MKA6 zOJC3i&3$4-7s6Djly*Lt2-$(^FiF+lHP0gPnLP)7nyzaznk+dm#4;GngVTU3ZGp83I)HI8HJ^ z^u+kap;v)%6i2`(p&FgZW2>~&XwM{s6|L|H=HQuH?KyhM@l{yS)dcrmsG${>m0X)w_1{Ec!lD~x1xMxN zR(Ri~XjXW-V}U8ZAY)T$%=uh@r9e62Drkgc5;>F^tiAH1f0Y*ys+}>k0R~6S`Si^_ zbE71dW_Jr#c)knCKDuauArx1@BV?0RsVVKTM=zN{(xtGb?=O7?*CfQOKtsoD(r7CU zRd})XyepVpnvGGOL#wPpWNtMW3 z;StQiG_KdaihUuEk;(&;Ijzoe=V0)VqE`cZ294HcbH^ilx(jzuKnOSD8 z;z`pqnow9I(I~>fyPRX>5$3|g^mc=~8|{v_3YFm<*EhOJg?@fJkQB`pwgWZ24?!Xi zeH8tzz}ZN)!?(82_uVO|l2q8Ap>1K*imsC+(Gqagr!kZuBy%MCvlA8L#S&e;>*K3R zj0y~UxRtF5zTj!*?mMqIS;Y+kUx9xDaV(qI2f6;%!t?T&ugh;+Hv}O~GdHF`{DM~y z;A4^)?e)5TpagB?x=CarepCS3&wu7V!dxO0BF5N-pwRA0+u#r`P63GpUPJByhRwAbxIp?32Llo`FuL)!WlO6 zIAu?8+St8k=KFfhD&4c+(HL5MPls>UdgNNJu2Xmd&J(nzS|%XkZD|79m1H%oFrg!- z$z2Rt7Hl}Aja3s)5mz@oMQgEH^j5^(T)pgyGB1!U@6Vp~=`A{cCJ#wV_3o+v5btcw zdShLIOx|Ue)zag}luQMMGS$SuGZU013K4+Y{aP<;Yc1S(Bg<6D@hbuJLKAlL>z+-J zzqP76@O(Btx9g6_EL-&|KmSjC1CGVhIZiX<*bP?7A&$;_qxxO(tZ{w@X@whP|Wrhir;x7Xc! zLuSx0n4ttF>Cw2Z;?J;$==T9Ev#O#S$r}+R`0GFUo*GtXU9DrN&KurrEGoI8$xy2* z&{X0GIPOU=MwsII($H*KI2JMeP07N6CL-tPjqSpe91}%{q?!CR()Iq5lxo-t2uaOB zwQGmTS|aXhQ*KE>6z2#m`=W=!4j^&Mbjk4*wnDts;!OS}YyuP@u9{|Z1T($@PT)9L z`s=den{VEQ9gOY4(^S|oFzgPN9^GmGtJoN#W?TjMa=0Zf9m#fV564xu2i+q>UjmKo zRoECDXLAHIvK@pht;fl@3XDhF_?Ze@r}7IhZ#>Sp3i{w)UJLGsf^8BBkO9djCgl8* z!1?@$-lfqGjzLPt=8X&aqk&XU^nh$-g&OVixm)zt0UIH z5Fm~%eRio+u8c|nNX8uC-iXBF5l9CM39VjBb9zZ&LOE8TQl}E{fp7I!nr(Jn;s3@C z9CNuXb{E9v?^?*&8yEUzg|nBCz<0QAXw4uF$z6s1zdH&wh(@vs1%AsZh!tLib4I^8 z%*c~*`h36US2H&PC{~GXTR2_&=k_1N4tEee>Rred9(^*j?375-Mh=Ui7^lAQ5fe4|-!DI&8Cq^7NeV!e)@4dEwnXcF9mG+9 z^zwvtM|u6pk-!v6t-rA;{!moL+JJhIR2tEP1~;|np$;@T0yM}31aI8I@HN;VZ)kKI z9?`0cA@@@lhd|I(H$kE|OV<0K@j8fE@dPA}sbd^4L6jp*$DM?5bDC&z1k=%n8eMP! zF=;A~jm3zbg-5&b|FwNn7BcYb^LE7gej%IW-dFT5NsMTj3OIfx@X1>mG65*K9F*Up zXdncWI{#p@KBWG+n~SuFV5$RJ0gAI!xkcrPc^YY71zYfqvD%bHHRO=ATMUBYW4fw& zsRNpHIi%LyoYHxYRIUO-3Qz)qoIg*$a&A@iFt}yG!S8s?3evfmG{%W&!d62BJycoL z_4nT5ezbGeXegjo|9)BewXd$faIa2_1CgFWgb}X*N*hXAxq(Qy9Bto#Bnpm!Np&d= zn3?{irmD?iUwLCX^s=PLAJMYIWLHjvcaYH(?q(<&9r*{cUM`f0!lh&S$F z_!{i(yBacsXFIjg)k@4Sve{262WsNekP1L3%YmqNDlTu*G&usQ-mAtm4cWn6B_%*~ zO2}BL9gA8}V=K_?)%yyXO1>|7?BG!1DiGAl5$02B)Lm`-e(GwL_@A4q+}c!dmD*IR zlWU#wp5ADyZW%@X6S6o!q9N=sQ5JR-MPUa#Q$f?+*LQ$!%U18Es(y24`+5odA72P) z7!?rhn*G28=eHJC6*SeTYAqhy6EO-(A$prUtOL~1e9nlWJ-Y>=O~MvVbT5b4B;r;* z*$vG$t+c{5TY0&{Mo_GC4|YQ%n+=Ut^G_(cLcnn^N)~7UKoAfE00sauLq#wE0AFQ& z)h*D|#w2K-B=c_0dCW0NS#?kWPf1!upP`Amd*T<>maJ_zX8)bje*mIG14J`$R&W5) z2)F(3+ArO{rF2dh#Q)x*B6a`+2>WGg28BR@t!pVwn&_M+mc<2Z=NAS;&5h6(n6wuMr0rW07ed~ zW&ptbpq=~s+;{Hhz215M>*lsw*SB?aS!>s(q|TUax68R2Yukc_CAA35kYa@(B=C_) z3=u&9ih_dQAou`y2Ko!|6GZxiZ!w-E1c~w=0L=m3#@*H|r*`f8{_OSmoP~X|#h>F#OJ4oE zKE)m$1RTMUYs0t+3LD1xW^!y$2PTVIL~CSm2xI&EW%zCEHdheRvry?P_^s{#w9D)P z+OQ@8zm^0xkRJ7@DU*MTgT_m);}y-76$=lXenXx7<}r)`b>{uy?>+x;JZ%?Jh~c(j zXCc9CLe`-ic3#237&}mO!_wB?ky-8f zZnw36!eoD{wY?2V&BF(~+u2h2Gji(4I9tQH3WTMEo z=F99W#g+bDnvpzUpk#I})ZE#QH^{on5AMgd&*qU0;WNHj+n;&|3UXfgTI6hXN91j; zZ}#{s(ngMruhmsRrYnm}Tjz`PS5MLGABcq`r&hT(S;@*uQN~vjngdx@%6{b*X~mf& z*4f+*@f-WA>RR>4`D;1D9P)LVE;(<_nMBjQ4$(T5thS$XqUU&cPzIOMq^|?_8^tgO z)8Oy`RaDcpJA-c7hefWIPv*6d%rf|Cr{?mFI?Tm5qWH8qNN;73ag0r6R4lCJuhY(P z3Ar<5$AQZ0*(RwpAXWO=4>QKUYEvoZAgw9>W0uSGCoF%=S%wPA#&OeKS)5`dmL0I& z@OUnbt9YdLSzpWpA1#aSi-rL9hS}qh8$&f^htS8)XNUpDGyt{ymYHCcn}h?eP9&DSgNereQVMS-+nKR zQhel_FU7(oR>!l!b1Q!I&|GK#u+4q9mZ@L!uBzbM6blaMSXhK|E3>!6ep#u{Priz^unPMM>y6F3e!^GEwq3jL{{FGDZotOvfKV1J z3VH^Mos)U0&CLkQ99v7fPJ0<9JDIsx*S#Eetx?0&tTRzHZ6le#1LiNG@zt-sb`ETV zXPZ8;`pj{C)Bn}3yqfc)3C-E4dv<^^gA@ul4b?*pM3FLdEd|4X{#iceMVga4OCyt> zrO71{6>2v$8!Jn7R1HBMK)G@E3 zT>A$)idQEqfJDlUJ9*d7oSD6cjvb>3YQ1AIC+wX3R@=QR#O%FjSWQaRdCV+vU$Exz zex)T>?k~)gZ-_Cqx0|>S1NW|JvAFY0^M1$WY-s`$^zuxLx3DYC?9#*!dcF0MY(Ri>b_6OKup@MR8=5@x4I&UfbMQQ9bH=|{!14dI>m4UhgflxFa*XTz=x21%l|W?Y z?Vio2=_b9JCI%&uOr*0W{y!z#`|oYo_D1(Tv(y|7;!u0S-`}&*u1Nig!MZ<(Hl2hZuz~swe8u{JbrszA;b=>yZ;CD5*v?BTWgb&xs}$m z1J3PCT7E=6!54jyvdeCXpW6Ay4kPj+34mAy?S^L>uo<0ip&exo^G$0^(zVU{KvaID zg!By~WEjn(9jkZoqAg8d^yitK(G1;ofLrnl?B2PLPe$FN;HyU{+ePE3R1oxS{6&=J zd6uDxBXwjs=W9`QilLYFOF8`Thg*keYnJ8L%_Cee4K>b=ZwE4HeF(-~i*bfC)@z?H^p93Y9aWe-VmN3-ytNfDW|0|8@ZleQk& zQ5q$7K=pb|L^=(fhn#x{*y)+7kYKj_n_U%^!AhOMM$uGlf1CxyRTJ2gI=muEU&4r0Q< zF~JNXd(XYdNcnzsZy#+C^6F-9_*s>iITbo~LPl=ZxvA0MN!L3?bcUg3#{lGIlkfR- z8W1s@>`jn)l2P9AgFAB6WgieEdmULQRj_q|J5A1!&j_dDC2=+c~M})f6!1`4o z!lCauf;Ujw)%r5im>*r989FOoo4v_@#rA+aj>uF@TXG;EQa3~$S zZGEwDo6k3rd)fhENC9E*ecp4~ZFJhYD_QJ;w|_lf{xdv)DRa@3SS&C#q{?TlEidn z+XVo2owK^EQR=QF4JH6-dg3(xul-2ZrV&ZlD%iKi*v!&FNbrlo!nlktPuRn5@bL;; zN3W{;t`E<{lgF~@8S2-f>3Nz~64c9(WoA>=P$#-Yl(_M1c(AVRu&JjAy`8~DngJ^A zps4y4q2M=W7w=^*Q?(>H5IRfxloPqIt&O6_4bE% zA)HoI*IIPKe}`6odsVvY*_yT9`UlF-<7YH>h_Z@G*!W$yJ)2efd}@7l)ce2+*j5u2 zJA@+l)-UbfP0mxiMm*yCO)5&IN-^Ro6m~F2PRJ(hdS18CQ4^u-S-R@p8FH4O_l8bO zbn9_C>)si#m7w>AZb@|O?E~a_wQmDPRy$K*YAD8m9l2?K3{$@;h71M1ng;h`TJa;h za8PX7%(2*ryUtM9u|>AU42zxJg+p=2F8^YNLXL#X#YrTgBMt<$_Wj=Rd79m@omab( zd4^)nRaMWq170;Fy9~uYx9V4DWR{`cx37Z8yhE|)E5TyvS4d=@p}m87&$6<`&Tb-= zcg%YfhvqV0{gBCqqTdJi-7T5&&LxjZonONAR~TfBp|rCvR}e$h4>9jh{L93D^&k5T zML(f-L1W1IxeCNJFwAI^cRV$c1%d9`yadlYB%D_i}%pwg=-V_l)M!&V9gzAJ@&+*A@c<$v@N){{(!tP9)E2xWx_|t0m*Sd`1dKfhdegp4iT((ZrYNpTUYNu z(+u{I&rg*Y_OiFcZMZ4Bp-T-tfAi4R?9#J3oWCmBq<%f+n=iuYZv~^j?zDVX#D0C~ z$d9kt?K<_z+J`Him@IY)&L45q{)2w?==O#cfpI+}TH5rV(Z?mrO?8Ryk>4Fk%LJ8m<6RB>*I%W>upco4=rYm*f@ zm>3ArQy)TEf)Gq|k%TE#S{7z9Z&;r>eb0ebsm8aSh?0IRcq-xVb49qr;>={cSgds{ZO2XKu;qT8({Hk!p;>^o|5}) z*s{4hVgc^C&yLBl7RuVfzdCipxZn8m$a{Wy@QRScE)RDJsL>ddmyBy_b|ylzhURE& zqPbq(lXsQDYrpoYUDdCn?7kIL#}mv0qmi^iCeIq~)Q1ckP-Rn~o}@k8+J%>XBQ5H@ zaVPhRW7oV~_P(o>MHZKT_}qH<3N}1y=IC1 z`qt2=PwD&DM)Gspq#KL3t)`|PI}9FZXFV)+KARVL40v+nT>KBa?k@Z>XO*F}1NBu8 z!qX3{wS-n58vmMCrthl=cY6lbOOwLGLjufw)4&0#KZvpuchOw1k_U>PUa{hjwQoCp zN^56E!WZ8Mf2iL*T}jVljD??T_8I2C@pF$Ln5JR?Yk|7EO*wic_RpD22cAm^3Hl?| zDX058dA)U21<=YXkJMPa>VlBiY0#?E>}j|_74_3Pfan?I{OEtnV?Fcbd0~k2gB%iM zfJZP56g5Yx5I(RDctYn+dqd0#eSV;+NGhS{Z+%YH0-QRvgDK${F_QE(7$$MDmnzCaf!R>PGbt#EJVV_YmLo8xBj`Y zg?_W@QLk8oAk37#6B@ttxOo&mQ2yE%a{X~9!3T^}(K8$aJ1&I_EV_-Yt-;j#VS%|{ zQmCPq(2Od9ezSH=(?EZMeHsQrTaIx(_e|!@4)@J7(ldSi7e>GMoU_f|&hUBE_sBY!_EMA6#OGzyzEb z{Y40o6)b1EegIO2%W&J;iCc1f%}}*7I}*YGz~4>R^NC3bj~x)`d*4ZJQfHx#LLEP3 z?e$&iC=UiE&;Sum&nc>=?GJy6L4hJF)GyrwlZF@*;cCrc(za4jG=^y+8d!y9T&kLt zDn0D{!e+@-RqUyL>4+TEfk!X~Bs!P*55KOf@Z`1mO?Dw=XR5UQb!5vXQcMRu&w~$g zV_TQ^GQM5vQka;x+85Jz@WSn+u&7`j{$nGpU)QdC_Lm*5s&A`)end00+)Aj%od@Kv*sVgOaAmh?)-+tIpGFf7!`LcVXKog7!JJy<41R zCJ2S4nruw6qAsqe+B~oT1rH*ex_#}LhdDzfG7EHWQ)-N*^J0aa-By|dLRDT%+Qk}t zyK2>!CHo7ea|%MQ=^o_;cshbX5Cum&yOV}v=RcyB2Jt1YSlO{XYKPV=>)TF!@~tj2ZOjV0N@Ky=g! z3lMvWTqd$jlybDu>l}p>VD_&>z4TV?i3w@EAxkmQ?*VIP#UpBf5*NU5ii&SXGGFa{=5?*Xc; zvplm_O7SDVUWmdvcP@YIrptp&qI#7Z0AQalZTBp3?(U*&Q1sPyrEhj<9vj+aVj49| zR8q#4P3}@x_R#3Zj2R(juZiPUwpN~dHqGw_M)<>Sb_$jQLn*HTBEp_CP)*7;5WHEd zk;tj0p+1lZhQQ=v(9zwXrt29^qcl*Rw+#qSjs~o@f{pHhG1H!88a)Gj4pv~M{0iV{ z>9W_A`6);>T%i04c5_V(SAahz(+789@` zT_P?`UpA^DFvl%|FFVL*{fs8LJN4FSCqYQBD_yHR2z6c1ra9%#rZ}J$b+iKq3y69L z{Ql|vO((CtH37{i5<5Vg-UsT{n-lQ+FN*$ZNjgxdU`2XG??hFY4&Xgu1*Dfu2PG9x zcuaa7nDThr4t`s|(ij&xY94`r$GO;5UR}?12OasYJ)RYk!2zln-Wu8cHy>wBpL&8S>2W~&TRp&voR zm!kG#gu4;?eUtQoIO-;J7Dy^HB7r#SCq`|tvZ4zJ<}ucIYY;jaU#D4>DxzbHd>gNfCU*L-uz z0B^9ddeS_94jFzAMk3DuscO*Ydl%`j_rJdd{%aP>FklDx&LYwph?fl_!~rQzo=*Ts zc5^TtX*&Y2BhZngBS1&^j=4!DJDzEL9d_kVlb4nQ+yT$KulXhYIJNGZ`nC^V>o7%=_E;th-9i>QI-r=^-^WtfiVArJ3pUp_N=!zfkkEm5fQXe zRx}`;ncHeJ_Dd>JEjus(d9`N(3cy^eM`tkZiA`MLo*EU65~GwXUz6V3mqldzrC?zu zYV%8K_!4EC;MZP)@~AOir+^Bhsuai}s~Vl1UWF zu|)br+%<|j$eW>A62K5j?R(t&qkv@LW1yZ* zZIK~)uISRU&#qNX-w@upwbr1^Mzmd-N**dg3MVDY$|5GVo`n;GBZ4Q>_59)ID1Y;n zDu9=eb=N;Bh`Mz4FXF;F*_LG0* z+liFrfCZ)L5Tg3Q=er_s4Wy0Ms;%&1QW2hkf^-Z-0`?#Yb=~217wLkSH%xX_3DKMv zP=YiKm8?YrLBt;jp^NK z9Kjl(o0nN4Gf-H_Z9qUCV+?57=#K)NME;*@u{||^w;n3f^v8gF;a%b|njIuoXafNI zE4j2x+>lOWB?*sH29{G)Vr7|UO0(Rm?^l2x6pPUgI#ob4r^bgqylY#o0WP+5pHn;H z#!09z@8{aw<@0MCcy?dVt$v){!Ndooe{?Qjm!{JI;s?}-=m%OVKs7wtT3`^8f0r0X zWEQ|0uW1avqYVYDC4M84-||qZOEp4KB0_lv0XUB+?C4GbCPK#sgi;Jp2!=rAIod4H zMEP2_kUB>zq8QN~0^bdHc+vHvhiE=#Zgh->I!Ulk(NRH>R9EUwBVdZr4d1{U5KIGw zm9tbD&p=WMXagMl#~f}~j{YRrDr9MZYRaK1sk*%v=|wyv#j8IMNTXZ|S|{@(178{# za}Nj;22u~|5Q+XGDdf*Us3ZoW`FcoERX6b>yr@OR-7t$(;^UU{5%)0kDo29`6Mu*b z&wycP(Q1nyRI(37PQ@euuR|(d4JAv}%fnVO^`tNN^OwXArtfFjY`AzLPBRZ+_{oC91JBE}s zDyd8dyoZ_R6K=Hlwe}tz%ZdZeEKY=^UI$B3rU5PCmgN{yY|2r?*MT6P-xzqSmVqM_ zq*+9pqHL8>%~ld`?G+1=UINA}Wotal)ur=nM72PVP4V{k72E(tSI>$nf4kn=1oar9s!UHZHk8b>rn#XnwvCRN1z&rW zxcNqt+#OEqw9}%@|FcYQ@zw8UG)n|YXa{j9ulP~l}mv^wc7YG2vw^F zjGNx_KcaqC3QQoX2V<9$xePlX$5-Ngn5sz{{nJd}Sr5dD*c{Oq^?f8Qq%t^joUm0z%@b9eCSfQPD{1R}ZR=Ua z+#02E_yUpGLZS#7?PLC}9K|G)B9W8u@87}k0RWnzD;fZ}1Tg<%*K_V~_TAyh)~+Ul z#BUI4AqQ6ggTIIls{|#8;jyiSL}H||cJj>b?skvIY^>W0ZzRaB@v+HbE1qYWMiz_n zEV7ZM;-wqx-KF?(r?I;!Zyvl6q@Lo5B=DdtE+jxyLa#1 zJ!kf^w#(|u_q@6PPj#kjNrwDqhg2N!P5AWQt^FFIn(`M*H=*65r0U zxyjEP*oE+|*v<}YwL|~b;d6B?+mg2C0w3|jMXKv>=D+_=$RB9HJkmNI!cVle$XYDs zwpPEkEOyuTW&M9|j~#VdXLIjcJ6f}m&98@noDY$liFK4WN9LyPS zzhf}q(bOvaJbdCXX8_v``yHr!Z^*Zc8RZ*mmR5gfUC46$uAAFBk+<||tp{-I@zS3G zZKs``A_hGj{rSJH2f`T`@8Gpq+TZfYc`}~zp+W2w09X+G7yzt27q}$#`E}gJM24~TUOqh{^qfoeYTX<%Yb_B1tyhu zD?nDd^;2IyKo4CD58wX;XM5q0#=hi?sDySI*KfCDJDYY%j4k|jca&Q=KI;w+`D^!y zV-3PH#oJ+|Uo!9U@@z@?Kz*J`X$DbX1g9>uuU8M82B5)RuSzdlK2AWlCHFKItg@cdp9?xR4@CIe9qI&4#bgRccDGN)N}rT3H`UHAIk zdrDhNGd6h#Afz{IY`LwL{d>&(*P6Z5%!)6QkL7Pjj_I>#d1Y~6QzPgr=gU(v)Xp_~ zY2oeFIC{={&UNh1H!~L(8MozV83y!z$XcQ-wJ2FUZ5A7pi(s;A5 zr_95y$I)auCX30ivYaZ~-YR)cmJqbC$G^3uV)-HB?2{KiEk1R3dfV6SS|=mgD>uwY z;Gz4xHr!hc$og+@=<-3js$4Wv`ZO+Wm@HNG1Zs-`TP}1lXB5rIw2R6AJfjm!?Fl|2 z25AQV;c#Pb_sF%yPnYX&^E7|pnw{jGX^YpI-w7{e2aZ(FGg#Y7+lW+U#8qZV>?NEZ zEI(+{qa-tE>yB|9&Fq{1$=zYcFo!7q>i*W9eY|PWaV1QA@$^!7Ok$C2MrAX)!c;Y_ z8|#n0il(YP8GtZ!C97HKJkn%yV=ezR{C*nlIAc2;U0F5pcc(KlZGrERXsi})_nnGz zF;7p%%^Q+T`64*WZ{X()NXW)ZzIyyeU?m>g{z>suuP$32t;1Z_#Ykd&<=r*t$+~CT zkUvB%J&*@B(&H=AIulQ&>zwL3Oq!5hnN+wuU*H*VGZ33Yoahe!v+D|m1ST>-GVgm1 z;RJBfU$CA0_lSc%>2TSDhN22k)$1_0FTR?7nJ3s;T9LHK@!nXgtmdfff*Bo&@mnnI zd+lJR1sHyOO(X@i=bpTv^ZlRk(mt~5MW-cInR|qQ)n~D*$l08>v#dUet#sFprN!TF zvSYy7VZ^9GpD2>Vg=b{o=K=m+#r27{TEZGfEZ!7dy`_%7%ai%^4YcYPKn$#8=6b@W ziw!JQ?dq3iu~p;X-bl<#%!#UP*tjdt>wj*hwyV3<*N(e&tL)V_Uz~2MO~8O^7^Q|8 zH*C*lH5m`0@;v}B2FU(y?$EEla5|8pyBVX<{Z`$ZI|kxgas`Z$=kOjmX;QbF65c9* z=!=_;yB!tlSju-ZWlM^1{9}SZ7$Ha+=CL$_)1bc^Mm0TCQffAg)^(l~LNU+ezzY}L zW~i*C-rnP_ELtN2f*v7=MwIGi5FDK0oA+KG!;VF5S=LvyBt!A)3=)bWU6Ut}Yg;~R zXPuvi`$}o@mQV)%l*;#!K0k%nuxIV+9G1jy13+R(`wQxzrJ5_ zQ0Q*b3q>@OmN0le4WUY$_AtxC_+O)jQu>wLH2*`dPVZ)D zQjzFS88o&%9#W86)>37ZKwK2BEHl3Y*ak^!HeSs;6{c~-__OY{;I9~zVPn|3tL}Ao zyY-(PL2c0sF9VT{t^n@lhJA6n_hqp#eOJkLmjV1q{p{baxNGgKIw_mF%Z1ZJZp`CP zac^a74*ft5lt0AtC>(eOD?b$gdr$@euPmo`V@=+LdtS_#+-LR|dShx1;@U>)H zf*`OQ*RQc1#I0Q>s)eS_fVRQ=Cb_;&APhMzEUgwxJGC>Ay_?7TK-8=(Gy{9~FvyC2 zPYQ+vG@lP1ma%116^(k9XiYfDoC?o)vSy!;MQZbwztUS=*?1{I=Qyn|&)BqI?Aj=M zwrZ!X*oH<5fFc{wt|=FhjXwoFCX+%s#W(b5cx?SmGx9CV&*JKmKPHBiP-Zyr!BBrn z?`&(uiv0{_r!*Iq%mk<57Uswq$1*-10hG#|YM550nAvN3#`ulWs-DQ?Y`1rli<4@I z`N;#ik|In#n4W(SIbwD82aIlN5V2Yfb^^g8^LBh%W0C#Ng8csixncVGm{`QK(7) zFw)yg3zP{>x^X5qa9=AY>k&GwP7$OBZZyM8B!I#yvusbCp%bp&=S9qm=UJK;=_8S; zMvgo;dB%o4>%>RMg-z~RnwVRp5WG5PZn_d-$=R5ARD!vK+^<$vSlER=30@qY`V*-> z`KJ9?k+^yCXm8`SZlA)@>O1^0@Q`&gPY0rt#c&UqgU+9oLG{j~izf)8CCe?ku`y`T z$5z_5Htsk((GV8lmq~KyoY|9q%IbXM%fD{3$MDx38uu1mPk*ZCwzysBeOt@UvTH!7 zqP4=IJOj2JXXCV8wCx8|1!can1sG-ZXU+C?*9e|v8K}V6*U6E=;sOV!&-8fVO>FcC zqe9>r?ZU<)J93gUm-5#jtVV3?n0Iur|HK7-XGSB!v1BaxI{C+y-eR>`v~|XuJt@}` z7mrFFX!*1zh;Ht@F|THY2HJwy3=pL0ku)nHv$?V04~i;$iwooVpVoRrV~1nRp7Nod zZq(|2();Jbbf%rw3`~c^)HKnB?t1aLQTM{a+w93D6Po*`%V|#Pq&(YvAo}GjH~O2y z{U^J2c5b`UxM`-K57C-w7G9M4!|KLO5e=Can3R-lwX?r%>K?+TtmPqnu2S90;wsbs>9${{H;4lx~P#nYgA ziGtVJ>ussdtMD2FbuHO*+{Z0{zIkPv?WH^oDd3O=Y;Bv6R8PbaWmDU5oO}K$3uSDf z3sc=MK22J! zvvNs>=E8L1X*&xyh@o}?D@SEG%K%)ssI=S_NG@mPCkA=(F5HS)o(=dqfH0Z3Xy`O; zc5cwd@Pjb!r+CM{X-ReKb*J2uYud~IbfM}5{(`N)dwsqEzyO(|H}fY@iUdqa^zfM< zv6l9+&JDLIZ0lCr3bo8Q{(RNC+a*%uXYQj7Pg?Fn-P*04{QGzx`Ucm|XGa!(ql>GE zH>|Z)1oO4YY}q?&4@<*#(lCIuv&)!1voZU7ejUO+u-7rK=8wBF!cBYT;c2D@&?Tcw z27WDuam;0HNXCtd9bN%9*++SDcqLnuf7Z1ege6iGX3koUH67^IIHn8D?Eb8KH&1ux zuQ>E}{3<8+g+~l`^GlOZc(Gsh2SL#IgA(7LoT+JoCRQY6Te(g}Uw`Mk##;or}}%=AoU3rFatR$tHLJPJm`v}rim^$hzc zw(`O&4s!v0eEf3$OsJg<+1_DVa|uMc?x^Uz)Cg&7Lfa5W`Ee<6$t1zo0+rsKx$o3& zF}gueVRY0#d-%stUrOUvsx&7NlX>2|Mtkb(r~l-!Bk{`RdfMwVCfw)6()DdSKWU8V ztB8kmg0&m>+M162yXx6*By+Rr`qxW8z^r4*#05{!Al1^-{ftO4O~v^MR@7E)%etYg zAf;XuP4=7a4-)RO&A7(4$+JGQ$=5IWT7YB#>%G;sy`K}5d(zF5h#+^moXDc`e`2Jr zvsC}2a9@irO?G-bh%*BC3<&SQga-Iev-2nHVwHPCm-=0XE)JVXp1PZ1+4P?t(>n_3 zhM@?ppra1VNRb>x9Zwm2Eilp?dOHgw0p_6ptjF!=<_z^dp}C^PN}-(ry9$)Q^=lOR znx5h_M-i8)8`V7&>%7bu&mC*O_&&;ux30n0faoM%E|c7=o`;$g)0%|9Tu&Ki`EJkL zl{q({@mV+FPfIpzq7>Dkwu29fk&E3E$=#41O zoMZwnJ`tM1sXN-CXq*d0X-1zag4`7DO`U!jV5Dhu?u}k2DKk4!m^pwan%nzHteH&z zX12zEvllvE>cnWK!|q+B|D1h}xiS32cU<0qXw%`-C<|W(5?ENEsCW?qTRG#-Cqj7~ z;n$zxM9BQYJa%J1^oBzGpC&3ZA{0|-H#EaLKCg+8jFZ*F5I)3-cV6w2oJ^(&X$IM( z026?{s^QcHB%LvN=zjW!cYp}pP>Ixx2c1vt?B||Q^5!tiLj7fby3D3DecR0DHcT6L z@6F&mjMsx-H`sb{-2Vez-^ZoO_O{;6+j0y*TEpt|B4}BM)nkcbU%<`;GioUD(2LDj zFyJ|7zsp-J?SUm8Gl!hRgy*$z(m4%=4*iK7zvat#u?v5TWxN;!ti^OnMd=lNmK7rT zswujsFzU`nhg50sm5iPnQ#*bVhR(Vk*?Ahn7H+efZgj^??w#nL{X<{HYegM}#r3?6 z!;D0?`qL%#r8NW9=rAf6$Ve!MM98MnCTS)5d#j8?i4)#v@6a(KODd|)QYAxsCh|ri zo%e~)9w1S5+aM0uP_EG9XxAPQ)DuTiH{29XADF)<@f5=I-?eCx%e0y0xTJ6|xX2D% z9rvfz4mg8sF~>2uIV3Ea|B5!UAIHSLw|koX0X;sJW_WLsh~ECUq(+Fs#V6eR=YN|L z*OYVi&pvG~Tl4_`7pMA4m(%#v1=QSlr!FHnJZ!VIgoZ6#UQGOwlr9;~JBiZ_OQGaS zytznnF_7Kt6zQBuH}xuVTDbR|n)7<(i6lldIE7)7)a>HDS3MlCs63(fdEpfC&eKHj z?@atU4?H0@GEfKpZ^*d3ScRy}zq)4Z&V|=-J$dI}4>RMfeD&vrCwV9V)B{-1`0CJ$ z+g7_e^&)mOyZZJTFQxWPq#Z4f;6HW0^%^BAu7j4G28d>LOSPTFkDXgtnQF6S286&}j^qt=>cXeTVVCG| z&x5FZwii6~#VO14*rQoSexb!vZ2|SDWhJ-+NUUexADJ(S>6wxS@!n>uJkODkG2G3n zjtf!40}^yPB)pU5#;UrQS52-}|8bpeaxqEJ5)&C*JCzUcrfzGj>ghWTLrjdw(-lC0d<(XY2=$@h~i9le4QW}aV)5`rbl`g(-HOYptPt*Q4eYqV}a7TAYm4GEjkn=L`8n_ z09Jt*o9aHzqy6mYfV2!q(+qhADhewAUhqCla011Y>V>!?&r+@}u78n{i=NKXE1tJD4 z1iX7dic^IGycF&{MKKR2xI1CxKnah#(-dB%l@PlEq6mkc+?`x=Ktt~ehEOdaB2S7U zLMpI$E0{#Za7Hp5VF4bj-y_gxkcLe?0TczM#*bmoD@8}|XXb{W6{v;Q*AySU&*()V zZ#g4J96aZ;<;-#6UQ$MmId{4GNMs9)b^=jU#{#qSQK*Y(|Iz3yDH31-jiW-G;33mjL;|q@X4Z)CEg<^@z#y8sIP)SR#syM!V*$;u5n(PMt}_KD z_&R_x`&iQK6%oe*Gho+ofMz_Bq8>?=1t7!FQ-0%s#2>gA5`7_c9S0JRp(!V`7}7~S zX)^^P_taeC5J~$AiM&lX1W${{yY^nqqH`i@g+uHVl^IbyIZr8?ne15LWq4?kT>(ts zT|kaY4*9UWVN6usu#Uf>lPexX5|wado0`3pc@3IaW)kTR;zh1vJg~+nl?$-&m(w4R^ZF@?OVIv8r(u2FQ z?cD7c71sRsD!^`(`fSh27wd@iFV%JCo8MMa%(z+kKw{s*BgbD;YigXZRF^aZ6DCRe zec$fvY!{6xO@%xTEN`_2(452IN`I4km8ngSm3 z$@pXWEbgRer;40`n`v@n@#k*7QTB+(pqO0-B~>dqS91?y#^friG#+CT&jpobM25MD zi}xf;?v-HnDVLR;b5i_HyuKJR&ZLKZ&)6yX?$tZPGCLI>H!WHUouv|owh~0HJ28g; zez*M{)G~(^Vr=vi1`l{Yu#P~aYQ|KRK)f8O^xI>cYt#fj1ET^ustFf}pn<ke5qWl#FQE$27ye!do_wY6rL-nIaXt|}_f21^V`e4Q{Er!J}>lfxc9 zV!{>~69hd=hCF{3cZz8U1Ye2u$a))lvVQ?{V;kU;}LdQOq5iEs%^%Q zNs6JSO&O0SUC-hd>AceJwzqraw{ch6TXto+=x3(_X~r`^dZ1Ocx5@VT305}6_>(J3~ zaKt{ZqUTqDRe99{X7M&581b4R9KJckLKb;XIZ~(9vjhj#1Ltt!k-8o9K3{buW^m0R zIe26y0pJg!HedoIh|_`sT0s9tFhL(JdUhEAdO%@|0@Zw-5!QF%_Ex@9xEtGD0N4{e zg)@Oc-)hIog2Q_pt4?M0%bQ6FPA^p&)dEK8ttPXq z7*Pk$zK(zltroM4GJH#lq|$A3dC&0?nIt}<0@32i5aeZ;Uw!&5e^s;Gym_FKwO_Y< z)#l6Xn>Xg)*m1=#V)R!9EVlyQWq@hky$T_&g@rs|9{}k&!Dv#QU42kbx$y;^2jA&pLf489hKp;bVnR(hVxq|rQ(74Uj6s8CT4?wH=LKU|73 zs=Ay7rW6)ihsA8)01mpl2NQ!_SY#)xil z7Kxyi7$)aKEo>5&a~^xj&E^BfFlw3n6&Np7^|Mqk3_OLp0uXh(0YO4t0)zI(B%h`? z9hhE4L=>G27<^iQxR+}11th?BOw>RNl+MZmHK+#_X{A#Q>A}8F*u93!i~2F+fU2n( zZ1mN@6%hE|7}eJm+58a?BGz37>Qhw7HkD2GNF))VSYl|CyC&xZ$n)u?@={er*!fI3 zpQ(7VYYBCJ`in8{GyC!T-KX=8HM2h9-TwPI?aEKpTfeHtWI)Wf!SsgWFr!S%Y8eKo zCVc-^)_1a>#*fq2!OFaD#}&5L{v^HFE^hxV={>u?K&2bb)GJwMG$$we2A&^E*w+Kt z0qBR4znORdXF!62E??wb#;L@mW>>^_###m9(;PWWc_t1~O{b;uM?)M&qWNeBIx+!8 zKo;wG$>3@M|JHNQR7!?E7pfP~W=hO(7NCL$ckg){b-fcx?Y7r%5x}QEaIOFGub%gO z>T(7oN4{PYC%!j&TaC}Y)6W2IGHz6q#|#!oKN1wMBGMn)#+-;C3q`<^Drw+m_q^4g z<0HCMaMxPEdUnb(@V&p8CiyjBGdEsvN%U+kH+Tojh{IOpGsiWRwH#Nkd(D>mdU@GaVlG-3fMRNcJWXT<1 z2bCVFM}TgDroT?DlIbx$PNl>T8G!Vxi*A&8fOBu=M5245E-byof5j!++XMbSsy)P*xyYJY$K_&6{`>WnCYbbSRP zVm%B<)an1)o2}b$AyY?lc;|ZzQ_z6a`n;`8cJl@%4|v|UJ)rPW{hLWtwzRi=%a2vL z>cY*#Sq-)p`sOz{&Ll6I>Ak$*@O1%UZ*}dhj1m7X_f_iLg>@ss9z-Xi1;}iv5iLL( zlv=|Aw86dPWjG5^>Ko3f<1QcK=_SWctf1+PIu=)nA>z#>$SY*%382=t zWK1?yOj}WeGZqRJxinbg-+h=aB_eqzqr>Oa>0*+Xi|lr<=sG!Dl=dP1UpSDkEv5sAkFP|DD>ab0>g{!KJ{uMn0sAz!qyMVDB0tVxfKwJBeF zxZl^Fv)wjG78zBL>OR?MZ%KHXUC@z5V@`2Zin3J$iDX9K$%v8ci5}z8Ra6s|LOnAn zo-V9?xA=2LB0m8_1f2vh3P_Y%n;;ZuDN{2rWud88g6&9zJ)lrbfvV1EYezcz_5rA? zN~woO)g9E0qBNyWn!+Tb-yBqt1~28g(^TpAdGPVpFnx*5`5<*07Bq&A^8ZZK65H}110_yYaQiT@>ECSY@}cxO?=+j&cC4?LT+At=rO!~d+U?bqA( z_ZWQFHytC{kf$mX8F(%Faq-ZAqzA|v@9B0o?6w`Z-t9FlFlX&!h^pZkJFLY5TTv1OO3@k^sQxfJG5<-Y1XW+w4^(doO@3fk*4;1q zmyLh8X5MC=1?+ZXq#!)}NX^ukEU@D1bk@5wolREXq)^dJ! zO@@3VxK*odxN~hq8ziun-9OCh+I3D*Bw2lt^mK%u(8^)?bnDRU$bl2 zzAKLnBqO{xEmSg4zw8F%yGvX6&ST2rsbgn2HZ~w0lN^$9#+_*f(ql!Ho_T3j5>!+| zIQFs@>f9?vAy}p8-Wh&9>`*RwzH2>RQ8-uSy6*OD%2 zLcazeL1HC9{8wm8Uh;x7u4^W(vH-NT!MGoLMBYHXG^#zk5aei)NsKV7%d#^nIWW`+ z%&yCx8X23%KAS%=KU*BbF;6*51uI9_a;kIOFKQto(uD8r+H;m@$()!08V;BU85dBY z>k0xwP{B}AxRS-!kDs;H1#WkkmA+KV2y%IivW-GhW}v5m=7ha&=|PXz>;4AvOIy;d zTkQt;F*Bw$JL1f{aXSvsayG6TU_yi=K>Vd`Keo*;^j9n2Ebw|d8xU*r{6vS;fLqc2 zeAZI$k91QS3Bk`pCj$mz!a+lM*S)D3s8q5+W249}-g&EdudMH}x4CTCwY4JoAc~D< zk7oQ$LC#pM;Kkg8BbG{fE^K|SBhCv`6|tG9k{DmYv68mz`*mhb!`9ei0rJ<|e(c(Z z_VL1^M{#rmY?CpQ#s>o*^$(CBCP|n|qXMm!6Lkv8Bg(j(c0I-S z+^GOg+yo;fodDm^F5$7xHIyccnfJ_~l(bW;t=eQ~_0O)eJg(NpXUA*U3j1d(r@8TD zC@Ox28Mqcj?;6g9rz9&t`$41jyvs!RJZk^i8=R>BCvvmxUP=s9D$(69!~ryWp2>R3_v^1udE(X8Tkb) zG0vg++UXmgpU&;@u38xwGa&pdpUfy&pR?nr%DVZ?aSWp zJ^A?F&eul0Cq~b0b33hvI_Kq)vh2>a_eN-Wq~mXaacjdlZseEnw`NX){#cDGI#$~T z7b~9aj_Pv%mh&#f97F?Y_11a1KLD&Hr_1a{v9vVs6)Y2a2=?aZX!hnJnPVJ(GaEYk z#3?*8=xB|Bfuw^~jg4-jf>h4|xmwGAKI~8OmE-`L$Ezm?5^{TslBV%A7CL|H_3= z9y2MBC5(Z*29IrSy5-mTeRBC^T^i(Bx4B3%^2>$foO5{kWGIGvIpgL(lVA7O{-}&i z$QjE+dIn2~&OX*Ec6pphEs3FkFr#-G5qn4SS*Mntxp!cia9k_VEKYQQcSj~Q0{}fN*ZJQy7K4S*r_vh=#%Na9e zanM{gzK2}7OE%)-JnI~(bk=w%q8Y+60f;w#tUO;p=&=y8;bQCbGxk!olmg8_-<1=sIYYzbAF6hFgkWJVjyS%CCX!dY=_9_>p{#NbIEeyOm0cRK~*S& ztIh*kFl=U58EMGLM^sX(nd5bvqwXvD^2t&&8*dZ;z9-J@4aDKelY0Kgr&`f*{+vH0 zRyAF80m-e9;RJ0eDcv{g-ItVIiU=RA-=Z!pAxRnJnxqYxmoE7auZ2AOp`&qu_ZPg% z9o`0w7zs6h<6Lau)zl?T2278Vze8h;^b zWuti^8zkU=mMr`Rmj~Z@db*A-A(25HEzn?CRq{UlYNF)X(ssho=Zpr;(MFCGVlp`6 zoPr7qhbaUvfWP3Ee-k;CUBwJgG0;de?@eCnD>x23+fGuRrWZZO6*+Nb&*}2%6_PUp z@Y;kM;;9%o-_|bS(X;hE3pr@ghinX`h@Ai#w=8*Ln-xSJ7gTzPjI`wJS_U!8k$*2| z)(ZFExx(bdedp@W9k=cDx9px98dr(iWp2^Y=$q=Cmi`tJ84IG?CCBxqD4Zx&(JcIsOe{GBC?`d6!KUS|N0oP3RNr^JS>RUj}pt%Vb3V0y_L<<8YVZ4$m12)P8a}^JRy_ zUuF)snK1Bt+28e-!l5s78=f-BBKxd{z6_i7LYu*czYNk_UT^5Ys2a*)-R>MgLs6z! zXkW%qn*p@SGxsINS7CHVz(q;%dkRL9g@ss^x!j7wuoyQpIvOOKC}=Qa?aLSnG9zF8 z$GQYjC|qD+_RPr8sRc#ChQeMK9CuXxf~ulLDu(<_7mw0phTV)Tc)mPhOwA?2GVx#1 zsSib@hQiD@-oG*wWd`;6GCmY6*)qX|inl_lLPc> z4Od=JUt8L=wrqBvdyXkmnOzZ=eQIcS)=-%#WWyGqo%YdB*|Q_8J?+D0`EduIEzayZ0oFQR{raV3?fSERrm@1kLXk(#7P32s zN~-KkxT;)~5B@5fqbq9pz&BB5LZ;7ez9VkIaQ-VCTSI2%{)roA%+591=jiRxfVt&~ ze7nR{L0msE5%9qb;I#jffN9>XbsG6Hq~R~a$<5!Z_N|}0Te?ZFLdtmHp6^KH@3z3;ypl!%AL}mlcVa8jTKKLseqd3d(mkA8d znW~umk~^cG+2I)mzfhnxQ6rS9iOT3;9A{`M)bdp`Z7z45R_6(Q15ldab*!p+Nku4JLT{vMa#V@V=iCfOxE*;x1MA-l80m zWTb6dQe~ykwyc_}RwHD_Z6tawb4$+Aa5ZyM*DwIJ?eZpX1?G?+Zg zs0!QszqNd8FG$0p6d1;p?SYbLO=_Q|6|vFYmRo7#jRu=Y%9?Q-V8W{Uw@S@r7Bfs6 z(0L{KU!~a&8GKb@dN4>q3sAFG3f++z-FZU+?;vX&2TfYX@g%=$up4ir$hL z|1zN%QZ#m`2=YTg_mwWhm!` ze{<4{@^*VoxkKp^v!oYexi*ePMGYHtO1lN|6Dyu>AiG<(Knom`4Gsu+w(SKD2 zpm|Zd#iW)qq>JnjBr}j^I>Rq9Uwn1s17@lNLGK1cV_i|7@NK_+hvxL&P+jXXh7x1j zj1JxmpiYdBW#h4m_-Be&Zc1OV{j?Eeblb-Q_3Ix6CMvE0AJ>2W{hxdT{qc zaU<=G=AM-@bm$s?XSdB{=g#$QS{>Q5<$o8L?9u55%L7dIP0EoCFQFCuN!OA-r~Ea8 z9UK=HDn9x@U8jp3*x7b#mc3)!9H2dW)0R;CKv@taLDmeIVbE)=sQ2(P41=4aw!l7N z?wVX=n*Vdr6UF$*NU)5}Vl}_0cby{9=1;1b{1y#`8OCm+8|r$B_oFD>32v?FAP(OZ zYw}eh8i&4&`8*-2v6CVLsRhlO+4BC+(;wdJZ5T5kt~B7)Jz{EBOkXJ_p#N3Rk(tA) z=1bRVx{%Id_Lup3^@|HvlHn z7F7buHc|xijh-uSyz0FKv9p>&Sm~$V1cxHv`*} zEfjC}?ti*!o#X$1dcoe9m|8UR)J*$`>8X0s6yGz-FnH+A_p2wj^hMcKBnF7q4)poD zXZE>9_7q;%>pxS&mE0XUmz4;owk*=3LRY#p>vHd+$)|d_^(!6Ij1KPsRr97IIIL#u zKy)86t%r7$#y~PaQ|zLn@^fs5zYLEPXt)@6@yl*GbaZcSRJbKvm`v-0H133xlBwPE zI=3e}oHt-9*kyg3l*XL`7>Hg#R6mre`;_@74IR4t=V$G8x2837Bkeg8XR(c_A|fK) zo=2lGa=je;-<_oeza!_B`tGe!v4%LytG4kZDL?j~t50cVUc$f;7Qm+bJX89Z{`m}$ zM4D#ClJaf_GMQfA?$tVz?z_F^&Z{a-ukTO(zIXLCSnaI|_g&s{iqF|M(chz zUS<_j-#S#S2a^q_fWpdKld!IeP!Uk8)tnjMtGu0va8$AS{5(uzx$+78c|flG#Cmxk67ch&g8Muec>WKFjX%Lt(&qrG`13@SejcCu zsnX8_RH5j>FDXjjX$ogtn&+x%pl*X1gXT@W`(_Q;D+dY*RMlrd8#Uujix@akb6%_5 zRfMI^%x*@{&+xkf!8WYAS5UW*yHGuA;ob(IDsSv+b&}Z}-4ULdfr|yCpUtg{MuX|f z0aO2*Cvz26fEu}E_$T#1t{e@ew?%Has&zm$eaYO(`tOL8vt;Ivdq4^qz(bU`x$PhV zO%E3_0+FB5*9$uGYxA)DN4)~*nf6JX>Zu}qWI&hi;_Sf0zIAa0#^!N2OeD<=FOY`x zR|B2@n|g=&_E=~Xo=s_bC@vbs@Cx%S*6n3u$yIL3<<@)7(#CX>w10Go(GPO?QpIL~ z+K2J1NYq3cXa-eMP!ZWF^t}clI|aBmA%&#?)1YVE51yMHL+131r2v_mdVp+H@?~6n zgka8qiZc|LKyXCw=V$vHqJcd)=~7|#n9g5s+P&#*lp95_5s1Pjm=AZWE0 z0Wu!!<$8X`6DB85gHpJz1P$qdWWyGiYY5PA3s71GJ=py!40@&+O+sQ5y_Uo%?AM>(iacX?=Fqsan5$B<@2|TOXfZ0f2*f+ z)vU%$*`-UDZx`S1HL~6=FMRKJ_D!0U!~;Bdg!w#xAa+1xVXz_s3rM^Ni3ck%C7`eX z0b~%O4;BU7P>HcDFnY2py#I;)SI-QP!qa_mA>Ni38q2{d-WeIOw@Dy^D9^Z&6{Td7 zv1p1pkH6WpS6A5BXwa>Mli35Y1t9FGR5~~;31@We4V3b)EnUxN5cVn*;U8v^43i5U z<>1`7*YmorYHLK5(hU7oR@~KYmbNvwwVZd4ChH&9wfv&K7eWk3F1r|^!YiNiWinPB z$XdHwJ1d7iXKTTGe8ujwvwYtD(@W=R{U*Rv9L-r@Z(GNoeaMB$@)C)Kgf ztX5P(XLTZ|RW&sOL^y)%gghlhVHXg#6;W-}(N*?58k%GR2Wzrc*@nv}^3fom>PqVT z(IGM5XX-{j{-2<*^Dh}r##-ed5k;fAB?B~^2c+StBf1Mb@Jx54bY;84cD?S<>B@G8 z%3DJhr@#E-3Q%N#1hNAm-P9l2b&vZ08MI7!w^e=Ix8O&36!YwDxtQLwpKu=_fA5`q zBSGEqtC=v`_t72^c7FtV&g#K1fQ;5<$?z}nWb0)m765=if4@7dniyt;=RjndFc+Ek zJt*9W$kr9o@E%d+e^iVa;y-t_zh+u8BnBwCXCQq1E1Xe7tnMy@jJg6G=0_y+pL%67 z#4PPXThAkhxrh-NXGq2U3UI;_#QLxFVbm3J z_;|%7+>~5H=Uq{)<1~;A5TejPt1j>oZ!;2zko)sNq5FpePs6gxj!}rx}m~R(WrylYskP)Z>0_d4U2QBdFUXj886!WeWk*7cg zVhTtE{CP$_HKELZJw(n7RJJC`N7lbYM4SamHeZ2=gdU8kejpM4JR~AKczF8=X@H# z2xdUIobijj?3pD1#qsV2cD{Je09X8~s>MscHtt{+V|~I3SAZfg*S$jZxW|HatNA0|*+Iwt2c}So9p(ouZjAjXEu-dnN5N z<@?1VA0A?9PsN}2h?-MqZh&E$xC*730V!NpzvacAA5sT8QGl2u&1sVbs)VCVH(Fo~ zC*5JQH>+$As%KvbB)~)1$&i870!4+QNLL`pbwHv*S57R?BO=xVis;Wl5zhn4-2LWd z33YFCZBf-EQczLvG87pV7*gIqC|xZLRgWOM0y$rHO-%ZiCFv2eU0{fjN)tA0WK0b* z7rGpa(OLCX#D!bzjb?~;Ew;A*OjQh0*AE#`YDb-`$}_69VbZGvqaYH{WfF_?h;j5d zX?=!3+Tzyz-gWPT;83w1Q9gKF$mLJCQH4RNiD!$Ax4Ag3U8EZnr>ol@t>ggY{qFcB`Hy z`UW|AKotvHBFL9Lct!`#b7fzH8>s6*WYY|R@FJ3T1;wEt5uhu;M3lD~eY=Or_%wYe z24Dt$K7b&nr4le7v7q104xa){n;pjlC_I6~(m`wWO3grGOq(Y?UI1ti5CZ@N05VfW zHvj-{b+hVQz=@Aov?fV=_nY5itR-9}DS%KxE1A5+#k(*0p<7DZa)V_1asU2^jt~IN z%vliuz$(D@OKi_|zgfSTeXu&JO^LsNP@p-o5wQF)H7he7h+ys1jm7ZCHO`Gime!l! zNU3akj~l7j?OfUwY*>80-ZwUjlWSyTOT~}3jo7BeNwtZx#qmxjwn*G*Aty00l$$3^ z`~aj10A^;uYODb58~djB?%r)~?QYj&?MvFVB{eBWm1!hw%gc_9tg(qw3^XJfH*H7+ zu}z4KglU3g2#{bBCJ8o$06ZT&Cjcji=V4wK2tbhX3lR;E>(qJgF?w_-Jw5vfc_-g{vfy?_=d(bS&YI}?Id(&!vWp|eC7j)Enh-mu`mvJH9 zvCl7MXTxY$XxiD_+|3}@e`W;$PCys@F?G5*)i0Y2hDX$-AbK2N8 zTNUmbJBa$u?;0wLE!$RJJKdWuY?w5ZP__=Z=VL?TY?Zggz00*4SBL*$TWi;yBMe?- zH@D`T1>e(8kGQc}*^_>@3eLhAM{XM9vWr))imX9PqSGR%O0t?`C*Tv{Ifgz;mpX#U z>fl4^fDV3|0RBK_;@WAJcr)xyCW#wub^WAqYcX$w=D!0oJ0B2jVT5U_zq=B(vM-m- z3mx7KYn^Y3zhEB@!(`%1>JyL1BFa{$@kRL?AX`3=}n!!c3Zzu;MVoBbjhppUn%8eXC;>tXJg*u>QOIolqc1UB{Fv3 zcHJhQk$so&>RX4esQRuu%Q-yj*pNgLmQu#ikhW2~2&4;Y(mg2M@Sf!u7P>OP!Za&H zlK{yV>XXCH0y2nWw_Co83AgEDxD!qfo(@o_?H=D*Mq^oJTT8L46p5H8EM6JBUpONO zH>)w-;lX1hXLWuanEnC=#ERn}+Xyl>zNMva=_VVQHfsQ67{zs7n^#Ddh(mM?zm8-K zNsdl&^W>%KxVt-dH^cEcxyxs69b22PU9PZc)9?DZ0ga?OP*`GU3YfJ?jrTrtq2y<= zx|$W`@$SIw+iMkCwOyTAZ-@30XOU2}1EUQ_9Gq~%-& zMZT8t;+d>lg0e_aCQ)s{BS&6Yr2B}xgV2T(m}IQle)rars8grwa?HB;DRh-Eb7=~8 zh7OW5mSM>w1>Ho|gzV;0kif=_yCbvzy=^OTE}%9<+(%d9W-CW;+@nWMlm{k?O(%6- zugZ8CJT-KAjXF?IZ1qx%*A%dx*topd6s4Z8>qrt!f$fQDTwjs+LO^mkS!L#P=(%;~ zV)#9{^qD@WpPE3*>OI7^)VlWFPuI*U0lvV^=e@a;AT(KwV(ktNzNrBH0b<5Rq^v9i zzY~Qr(cLY2v9E32`YqSrkgnaAAx94I_cYGGUehro1@6Ev8KM1?I?cVl0!t-Y|b7t~X$>C1W-9@?UzVF7AC(}D9KG9X?X97Nc}w>zRK=~H}) z^(yZiyftq?3{u5PWa2OwqEVLJt*FdovddW?!wK2r!z{%$lW)b3&?CSRF-tPp0UfX) z^i({!Qkfm^)U;*RlMc-h$G*<5Wkdtr4$sj#TbqkuJS~y!EFSOWtNkFpGx)IAd_+-Q zoYAEt<82%9Hm-%3ySAQmi*i9acryBV!duK(#hy;#ifq#4%oK;K>9<)?#fkd8r#{IE zC+Ln2NWSd=7Qv_o{D2HMS`I`9D>8XKbh*?-8ly1w@(SPWo?-`ETU*iFCC2`L4r0;* zyLMo7gQ$_91wN{~KTDt4aO~X3nY0c!ceizljA75MB>JA^+of2?E+5K;Pj*UPMJNwv zy@YE}21xWBIvF?jIcnJ$%DE0odB#~;wEN&@`hv@w1YjsZhg_XK;WH1Wfw8Wf`SsVm zx^z9=qC0SE2BINP`pHqcnP|&{ok$yo|1yp%`tM9H3`Y#jRaly|inz)$kCMB!|I>Qy zBFiP8R$4S=y@qvLo2p;9>gz$Z>mOe{`UbXG3X(Otaq`-aJa`0B`|iu=I5P#FYUOTP zQvYT|qcuvm@zKzm6BxL-khsx;4Ft zZ(U~3uAH+}$)cINsVTdmxPQ{UzR+O!f$&eX2OPX+}-BO9&0?fxwMdy@YUW+^wO$70N941@@JRP4%KmCWFSL$U%W(<7Mf$QiAB}Y87)2mWN{>RMF zfjG|P@)~t(Wu?T~(bBlpQR@m|U5T36f!w&!&qrHEvR8p>aNj9Kqe=$R{h%Uhb}W0N1u(l@ zlx+%fwO?eEH0E}q0z2*4X(*XX>?Z6wMT%?kIRkG-v^r+-g)QB%E-$VYz-LEG53bo<8t>UekkXW(;|S3C@X>k9F8Ov1-=k zVQ6nPu*#Z^yfd%WJtX)6z-R5OtO4E?W&>AexvY~Gh&zOkFY;Wj^4Z*NS@95lNBSjB zdJvYO9Ybe&W0f_n+Co0z9oN=>P_jC7Kw{EO!IFILt=@Or^lb4hF+IN^hr|Mxi3m3_ zTi+7z7`96fZFl_q&>>}kp)}kN(U93t-V@yumJqJWVu#yjbGRPl@&!CQ+J3!Br*4lw zAcqgcSt-kkI{1$1_IV}4u!%g?K_eNoE19Dcx@*PfU@rW$Ww`tuqE$LIbKMCZ$h%bY z;hPIED{n>YTC$C62%@mVe@`5YDj1nXysW%yyDTef^5$O6Ra0WOiKgrt%)H5*6blY- zT}M-mW!er~IYX$BQ8l$n>D+@3QbH;=J` z!O0LAPezWb=a`fJ&t%B(EN(5kreRIguXJit-MH4mUpXDTj?I{7RgxXgI|v$Ms`bR% z-7uI^(*U2_@bmX=%vmiuVDN>&EV%QEGU-{U!~!fvp;p#BsI0iKsD{yUA$2>NjC|Rpld_AB&Q#O;_U2 z>`W*r<`Wzfb3{&5W8Z|&?P=Gy=a@J&9cx|P7C3%9pZ=sJ?#OHTN{wFMzp6+R)NFad z@X_$=e`?Eo+d60ReC9~jSp_e1U1~L2j@T<0*Q`^`;Lr8bQY3&hVqTE>;=xw==I+DIsE-F{4MKSF6%iJjbXWu0P#pN*oI*s(`x>9uyN%iA(q zJY;oE09az#lFrOC&oE_BF0VGfkTv);3haNL%kn%>Z_N(+!|qh{=!tSb<*@0d&hBY} zW!U(gUasSt4{8kkURtW=tMtMf?-g~}_@!QC?)ZUT*yEiajQ)U2jep^x0SipwN`P%& z`B%u69`ozn@~;<_#xI?-tDAUVQu@%@JTu3e8;pKq`ya5W%kMpWp

WES+b=36oMc z>HgeV@dpel%Gi)GcayTaIp#J($KL5Dg|=rZ-k*?Ry$GOA<&OTjSqepVKw*ocDnFQ8 znXh4xrFh3as)UMu!sg22%5Em+E$TCrN%_AXaajuHOfY(>p#nnfsAorHxfY=69*S3l zqYuAnRZ+#?u!1wxsF-{BeuRl&>WwOPc5yXeRJh~YxS^jY4W6R45X4gL;@}Q_HfXti z-OCxbrCl@I$O(6@qlfXr`Pnytl-8i3d%DBB-h6p-?eYX(>G3^PJWv|Y?EMj8<~NKb zWxviQ^#t=7VH{!9QHOJ!al+zTSYS>|mV_Ltj4#jW!MO4*AF#fWZoLEtU#QFdT7+45 zwLgO<$}jz{jLlGCQP7TZlC4W0tao9cC?81q%hj}*5WV~*t+qphe)@N5htIjC@+~I? z%{@dqJ36}sub*9=|I)4vRa9d8UoEa$jOCZ4vwvidtj z-Yzrmdefsq%1=D8v)`X=JK`51AZcrk>Hzn6OwKN$Wa|&PMrV`f`0(K8Qw{Il&37sr$r?MWPxr6?=9rrYX=D>;?CtEL zGOpc}$Ghce>;Kk6Fp||7kIvnnJ5kBfIl@^LSMtp2M4D%8juUs$oLBdcn(rn<3g5!H z`7+))U-ixR)`sy-|FK-uze7@Gxz2k%PS?H%yuV}d>s#Y#T%kJwGB4C7hk*s#@^h*m zy?lkT=L1wpzUb!+rKd*QknvSZ6Lqw0E+SHFKDavSx|y(!Hg4XFENyJx6RTi~XTyJ|F7l<3l}u46Rjtb)jUT z${n31!!K0echJlhs^(izwcneZG@p5GkzEbZU?X`oj?BaPw*MQxG84e;;9Lk4s@N&> zH-n1#W@@)95bNeYZd2j`PdxKHMsD*8+V#0tK^r@uRvpD{jb3!?yrfLA+r7mjqmDQ( zXo?fOClCKDk8e(QjDpPjTnzz{aer%tT}Gsi|I{F*)Lkq8yh4App>=#{=l}j)eob7) zhF%X)pU##l#`uFXc8VTDB=bw8?M8S|2OPdGKm}aw1|ughRV;s=_L6VnZCCi+bP_Uk zitIpU8O@I;g=HmiJ{dcFx^{f0tW}L!hKaVZYjWO=hO1FhKFz0U$DQhHg1$P?YAodT zqjXyt)A7HmVg5DE8jGr170NhiuT-L_`xolC!|#pg)uk4eRL@`Dn1v1q0hw)4Wb@}S z?`Ic*CKDMl3aGaTDZfPyw+j1PyEF4;{;PK;lJ=iqZ@x_L-n95g&=m8kvl(Y_j-<%r zOwB?0q8`yR;YFsa+J}`Ao%L(|wRUY?uPE%&e3Aop{wFbZ+6~?FaZjb6V}CRX%Ne|R z^sg=LI0 zkEfM9nUgVI-$Mu8@NP++qEejUwE6kqq+Ec6|0$Y+ zQ_a^LB~;Wnl{;!m8u;x;J+Jh?M3?;Iq$L3-r;)-~1onLQ9&>tqIIG zPSH*=m0Ef`KYvq>EAO{=LjdAjkMP^$UwLJtzZmqA`~P}jeL&eMvI8~Aso1%2(zimp zwAc9h(mbbL&QOxxPyG5@_A&2LBD4cuWT_f+8A7}V#^q?QF7oB~8gC$P!VM@&#K9kQct4qc`&6(UnEvgj zPiJPZXf3>JKDK$!C7vk)fWH@!CRE{}4mo@(V6hN9WFXrE!*teQJjX~ps83Q`e_DQ& zxM&rm^kCQ150i_$xFnL(@aL1H%%*@7 zuNO2g>AB=XNT4Ul?Ee8rT9_<-{kZTr%j~IkfbR$$|2ZT1mcQia#zFqyxYeu`azXu{ zzW$ZY`)A76I@psBc5`|FL{r+QqHWDyHAK8+mnuA(VtQ-O<^ zO(3dTQ$SQ)Q`q*@GrxXYQKBC~kdB52q>y0rdMCr!_zTG^2&zjCjD4E{Qo2oGsy$lW ziC{JZ3Uc&QXYQ8nd9WvR_MK#!y!#uzJoAsN?87J(Jq}dBo4~4RQ@ASD6o%IB`@JOl z|C?B5ZRmzko!Zu9O`}FQ3Y*)!rVZMBXu0oNDd_ESTz$|*Kl_Pc{Hh0{aRTK)Sj2Qd zvRzYPSX5st{BZRSo`8`>fCq@aP?#K(7S{K5Xtwc<=Wp1C-|>^J4#jis@239hhwXQ^ z9ZBQiTRn00=j;GMGdSmc@%K*aOZD!pzx<+~@anC&{dSl0e{1-iwSQTTJw2<&qW9lM zL;X++4N6B($Sz)=&$X6|lTZ=cJ1kCsW#a5yN(>9hEq@48PqD75>*%hvKEwXKQA8KT z4j-JB9d)CAI1tzQ9S&cMb-E<|K!HLPz&;piSn^ozRO_6}@K9v3)Rz=s_Jg*(f%LMh}!GX2tE)p{3zP$>Dze?y$zu7 zp|Cv|(Lo)y3jf?FydMy^jKIQ77vK(5CFcUL<`xm(3JWK(=q~)gLO$8{GGMfUA zlwcW@DHOP)+>&?-M3QK25PE3IPBKPQKyN5-1fxiR7%5YNH>Eem7zE^3~wHk|U^FpTUD*wEXWa}cR z3T)yq`FGUb$+1c@-x!ybN~RW}&w>k7g(Bp1Sx~^1+ zAbf2Py|xnM5Fmmu$V@wfM{EH8fD11@%3v};Qxu>n+%mmWps+yP6nZ4UWqqbVG~uSw z8z82jDd0)up(H1^X`0VG0=yB8f?zU0Q^BLi8)=LJl@sQg`cuFrW)!%T)(S+JZ5CXy zew@vuFw_ul5YJqesq0d1YM1JVMZmBt6CnH=KbcSTU&3NLznZjfD&V!-5~wBEv;ITh;^9G|yI0Z+@@ zxDaY-g9ev|n8LC;-6ZOS6DV>2_)eydQ@_Ub{ruYBtKd`aI}YUmiqX=29wPlZEBPOy z(V}tNFwrqJB57F^wuc4ar81p#T!O^!DyFd(Dc6nNx;=^9N2kNRKjd3aNU>Z9@CS@z46pUW}P z6!5P1E?2d?j10kIohZ-i;Y8ss#2t|2gOQRBjT0O=DU*;J-a6%S#L5AZ zgf`E>xV`BTj{@XNnFXe?Hy7s$P%dQ@sPEi$9j1WmQcZ#J&WeayARiqO(G(E2(5&Np zd-;&}%L;FHK$=zpgKomT&5FeF{b0IQT0RXa2>2CA*5*&fj`q~Q#T(q;y_u|9?Ah9D zM4X(E6)o3;yhur4kqtYw*FK`BYeT~W7q_$lk%$D{6bi{#6zk!qz4jD66^?`yrMKw_ zBwumxrOYT?GzO1Vf81Q>7`R2lB4K;!x?ruZp_rs~+Xr@p@mW}_%q>djs$iUT zgZNQ!5uX`X=cQD)Yq_EFUvZ(;dA&OjJ=OqRuR}up@b!{1L;=Hue&%7opuFL zc=V_P%A)b$Rp8KzP@8Hj(@h8O5{Cv&0#bV@JqOW3;{!2=`6Lu8E??*y4nM&Ji%M^& zJ3`~FJ8sOLBzKg?Pj`fvTSDAXdOzI}8gAWjWAq}rq1PLz0uaFe?N%wqu`&~ z{8DOB4Xfa^q$LE?(ZO0@L)S@l8dDav!5&3uSxV#JIN*j&-8p8#)n&jsUrNxsR{eR; zVRgnk>ua_aGc0PlJDIsH_k!7x3p;Q?m}shVfl?P3^r|1sfZ}fdor$`pO+15lrO86l z0s4no^I`LUZkk5(~>A%LJGbvtlCRNvXyON z+6HC#|4=B0z|d!6-V-4XR3^;lMo2*iVw0iWR;zZ$L)TWsM`__i6rm0{d|5z=)ed?B z<)L#VN=*mKsHUo`t0E*!5O1^p-iUdiIyht(tdtV7)`Wn~H_{yCFUFyLCEcc(soJMHB5MzycLi^s_9YpMJ>G z6&K#%S=i9qlIKIgu~vjuVUU+K5=0^Jb`KYh+LYePn55L!)JFj|EVXqu)(ku)Pr#Lh z=|EH>vn=VeTr0UNQ&f6%Kr*vX#DgRaO`Oz~QQZ>QCcM?9gpcmaD#(NKn!d84%TfGm zdFGpbY1|mpS!GunHq>dM_z7v4hLTs0qB9?lGXwpafdQ!s(*mPd=u;xBqa3H9JxsMG zNe;97BUOgfTMBp_UgA0RR{mZ!c?IUckB3faCsf3CfPwC6*AJ%X-EMY}8X^TL~?@jY{5$-^Hg$Rzox~W;X>H!x`qd*i5xPS z{4Nbc$rMfQfcJ#pBjV6Fzc2F zj^gpkwCHZCG5?>|$KH?Td~uboxe%i7fbvH(gP;6MBL_{3HZQ5b;cJQ|kw%8&(*%0t zNMUv8B(~=R%j!e@ckC33(kU?Dln@XD00aOsQ$;rb0B?1l>a~DljU+*S1HJdb-nhuw z7RDtq1UcH6$qTXQ?vz}wzqBol1Aou)-+<8>0-6~Bvj6}G1)u)=QuIj;55;=q+~vYx z$t7vN;do6hpU!XYKp(=aOPyMGsns3(BtVb=0EVWDW(oj%p6=A2fC9HKN)>&OsPfMkuLub#)^Rrc_rH!ol>fh|mv{lwq zEBn!C52>xEtDSLT0PyeM@3a@43;25 zA%{_{;aCM#p+Sri6S`-P4%w!*Ry(`yVr(CQ{_QL;6@7DjCtyU6o}4j%kcSAiRK*7# zM34QtY4ic=hSiy1>abNr)lCgkrr@i((-&oT|HesYt1E1J#|$}YW!WQ zUw8OuYbo@UbSHh3PN}ztj=NO47t309uIh$J`sn|zuGh=SQ$cuE(sRZ24^6@>UM1W%>OcmeDgD)?$$MqzpAg#= zBGNsO{pOp%ZPlU8%@XaoAiuf!W^kK=Xy)dT_FNF(+fk z7tz5PIpr}-MF<6Vd1Z0^-q?CUxw zXP{Z4R_>#cYP3zpS}?f8o}{W;k59~X;~=k7b=IDmgl-)*TG~|{8`%Xwi?pj{f7MR? z+$|m2749r{e}%JA57W|8Q4vOerky?Zpu4mIj=7itC9V$LK~jS6dj7d_s}h#oqm%@4 z=jfh>E!`M*GlGE%uqLaU1S%9Z_Fr%sq{WN~6EcPwc?(J_sy=ADguY@-y-LwY2!C}0 zg%vf*jK(TYhRyzx)?chiq(~ZH{dDO zRC-0-Uc3c#`+~Cf+)6o47Sp*M-(c8Yj5!ax*~0uUY^!apS?{Rt4fA(d=NyhHF|&bJ zS7S^3$;wSvhg2}VvG7<-6ck5Y$a~(9QRC`f9qz~>qMdA_Qxp!VM~Y_pnm^Ne8UsLH z89rJnuHUU^Z+~}?IHCfG*E;3XsH{Vv(g+MTgY-H0TA3wj=bqLW!vn2p(nOIYs?J~3 zLka3llxqpX8bpOd-LWv{VNhyL6>{mj|z-UDcbNge_kA zY)}L1(1kiL(|6eU=x4;4-?cc4S`L7bO`_YUt1Hy&tn2pF(^<1F{kbi28x)dA9ZSJ?#+_3zd2en)cl7C0RN9$6YD*8cwTqJ4Lv4B!!bh3)Y zQ_!F_Y1+9;5BsEXkLWBzM7yq*u`&ci{=5gk2zCwYs$Z-dnAWb^HLsvOcm;(?au*Flp+QWd~49k|LE-23qf#*N88V@0cZng1cFWsWc!go?IPfco#&aBr3Z* zy}nvvFB%qgh~ls)|1WcaJ(!o;-yE|$0g~Vq4{pSvGjrD2$V3yi6u<{3Y%@k*Xq8~^ z=xZ#?tp)I1XRGu$F+1az?oc2;>kp7MyQsnE2m8|&lj!H`kl8KEod_$icWSHHsS3eKN9zkB{;9r7#xG z^ZzAhMh1(>^(*_&gZc9ZiT*0p6^q9QU%L~Vx;I*;8um|Zsa&>a4*OTnlcu&*-gU5w zm^O3d6I!k{oz*=!p2p0_!Ahg|Scj+(SHgCXd}B6w-(>_>re;xpqdC5?aLgJVn(kjS zheA`VdL$FpgE|BgxHVeEY=?qxSr`F>NOiJ^Mk_mj=L-{bW#Vsaq4yh5@a?DUNa1-C zTXD~0X%!8I77d4r&nRdTvm?-6e=X}A5X|=dxV&fThW1hFmv(i+_xz=-WAisMd-D5K z2M4y{*PIZm9~1t6+dlm#Tt}PXpILJB+=fOuLR-Ivb?YSLJ+6)E;Sf^&O{)|5^#4*5 z2H%y!xh->~`)(-j?C;r~+f!xlnPJ=PIP#}@IC;<64dYDkn|F742T_m5`^>R$=GJ?$ zmBiZCqOXmb_P=U&mO!9}!LwzRb~lUfDmICC2U^59eAe2Y^nk8i!Yw!m^I7*6B{``tW4*W}m$Qvfoqw32V?> zO;uaw(0cQJorr0z8kSx&I>uJ!((37FSie=}4C}V()3Wr+4wY5KYfAo9Rb%PlNO7&Y zjl*6b&6ZCa9_3QK-tg=>H>nE2Ct8qep{yLp*-| zEIXB?J4Vw^IynF}c~~mf6`75sOHuRa4iNr}YMssaRncu$tCwawyzw4KjWht-)nqL$ zoZ+R-nccd(`R^0i34gP`Ta(Z3lGs0AcnSRASJK<5)Y#Yx)VHi{jErqjQrufl%TWUX z#QikIevkc&j!*J3zSZu+kGDN97TR`N=ww?Y;Ys+yC~{ z2l_O@TW_~o$X2blbH8-h-yN%VXUu%9S*ML9n%~o#$Nv{N!mmCu_HVsIkUz_R0{@WZ z1^x-}C^1dn+4k_Siv6R<*Y7Nequ&39JzVVr)-Rq74e#jh9l~~@L2J5oQKTMk8Acno z_a=O+#XG9CVJb%Wh2!tT*qWo#z#(gC-@fFjBzYU1MYTtL5FO{v93H})z;!BeOQEFvt8||g4bj;MY;N7&n`t7Tr z6!u;JkTWB$b>5%O|5?U^XONChp)rF<*<2h&TbMcn6!456j)!Y>Pjyus%6%Xogyw{Gsx<5}#?7b&uLR`orzk zJ*~SG>37p~^f<7OJ@Vc!Ai!Ofe+l5ZILr(9P&uy9t(L3RQo35XUtw;$!vqITC+clzn<|xpim-a<6N^3D&D9=u#-v&Qw*eQ?h!S znL}qGBFNRj7PaPW-gwjBimy`zhLOVlw=rLuxg)s_mHMwTB)uRi!+N*6OKy2lNv;mF zKRPZ$Awfpf1nO!G_*vTXbrT#4z>aXrJ8)H~8CTymB5E;<#}kOHLjljYb8qUi25$~& z!wfZUvGD92C{txWkPK!DJ|J&dm#P6R-q4n{l6PiUAf`e*7YHNzV9+Uyj(doJycWtb4l6RAu0LUK`^;y*B$hy zr0y8+`=$#nx3B?{$*#BeU}~eEoY4au*5non3|FU%xQcF-;a=6>2)BY@DLO_-z3tCj zDxo{Us#HPUMvlJ zLM`}*AI8#03fVJbF1Wx>74We0eBP3rTzb+F$N%QJ6CEU4u1)<#xZ{+=X7#JT?u5g*;!WAZ39|7Ne!hI z+D?ha!H9PyQ^*!1l(DD0BQK#IrbzB=hvg+D-miPxUAJyDCtBom=RiNs?^hrU#kt$q z^E}x!{|oZ}%UL%P!cq`>HI?i&RmsTlTJc1hU;yei)>^UbdgEQkGVc~}Uk3jGKUtOi9{c)3$@0JXrhR#16Psf%xt!zv+b&(o`krlz>JzEUE zZkRulUSlI!?b6ka`sPd>U8iTNOnfymI`ZQ=H$XmZ$`&Xm@jder^#; z2ZM^6J^yb9OiiBIj9^mB5(-Rp_9#AW{h&$I&cY20t4t#+7@Q; zyqB>IPY45PR91EszSQF!R}XX1y)3xh#vgr!*ZNtpxqjW3$JdR)_mT(Vd>#wG<5aK@ zbO8{vqgZEc3h0b)e5!s1rl+R;#jwuc$9OS|toewPs8oV=h-GuS2YcGzat}N$N8xVh zwXSIJ=BF2b;x%9UM}1Np-NEkOi<;SlmbVf>&YT4BJHVgkV;)B>u@s|rVQ7Fi%B9GH zD-_F~8~yi=dF4!I;baKLe+KLNn_AZW*b!e3d32{L2Ok%g%RUw|Dla+G963qI!jhJp zlCO0GChzQXc$jjNXB+U%!|7{xdakyq=(>k?^D0jnbj>MwHeyZ zx5Su>fRKT0u?Ur((yw-x7CG0Katm zfx9KsR|av>hVz@WZC7oTx?gqajoevs>j%b8{VvFKa!9Urk?U+PAMJPFyvaj+J?sjk z_npR)?B5zXfRc8Gvn%qCc+wx(&pV>;isVbrjLv2lvXY&k8_$qWdPEAS*OJ_I7+^~@ zd`m%@s};+^lqV>A;IEmD!|hh=56DTRI;=y)frPDd{MCr|{*4;%U&mn*(*^h<-clqM|tvf1!4JRx{)&kWfKO1Y0HSdtKe)7oGiEZ)1Dd>x*yLa zfdLdJY(lq{F0z$L8C8iFO*S*Jj1~i&u^3;D0|lrYXtOq&_Pw^q)-&}Alub{jo#dh| zDK{10dT(UX!szJ<`g^iYz13@5vj{u^7puiD$IQBNjay>l^2~oZ;FV#Z6>D&m6ABH= zF2m;&1+B5Bb_vpOdhcxskzJ0^&MoyDkbUHvlCAa_UaRS^NnJ$|+s^mD5m-K#nJ`)| z7^=##uo%Pteuc+bFo38|R^jyD8xtaL9HTwGrQx7c}8UdUxYMt3Z*)~)%2*0 zE%$V)nN&XLuK#M4jIeOLc1` zm!WZT)-$VE;Z=lMp13i|bX;ybN_7lbA4f&DzF{3OFc@UQb$w@ZDGrqhuG{97UrG$e zsADd1i{|dnC`&LmMtCy)amj+wUW2*sZNf{(wrL|9lh7pk^eq~bv(m44^VsLBM%rIn zGcVOdTO*r@nwNxfe?DK4-RSU3b=Lv6D|Qy-++(WUuloY8Z}*pF z2!}|7t6TY6UtJ8b*cBdlB$OLL%A9jBUg@K1z{yW^9aolJ6hVHxgF%j}Ljzkq;T&hr zq~Y%RKG%P~m*q5Fc!IWf_97SGBB}bU>_Bn8W+DC6p(DW^c2;bTEw-5`LAbKMHKbek zb+GJ$u=3D889m|UZxZbvwP||2*TUIMLM6u>*iSaRYLv@~?fu=!$y_-ZX=b)!IotC4 z%h#HBMU5G%ZF*pnvizyl%-76WRjAu|U_6i2XFkn}No3eN*;*X0ms8_z){chvmuM+6 zN?aWq6)LlB7-ZN9w)uKIzgAAOXdGunhtLD}l{3choB47-AqU-AhW7hkYsr{nz~rDq z%IB*TEVJ9MmpL{|adyQdC&r)2T@p~a#%BqoHO1xOTK+Gj1#d#rTUOV}zCL%Eymk2@ zhQ)5KKvxSmmMYQ!)9>Y$SF<^B+q7G?So#|DmTRz$?bAm?{V!mfy5+hiAw_smJ@u#Y zri?RVtL&O#kX8SB-N*kYlH8GXNJem(-J(gt{qJGP%AZayx|>4~{Pbpsy;p}52T^16 zy>C+`Lq%YsC<5Ro$Eq)7VzofQ!+fk<&+R3o{m&#m=^ebu-YMD+TOnh?)n3AzBk&0K zee+tOTyysbc{!K%S=4{YyLD}iJVS?vs}dH+>r7s9oM2Z?oc*D(<0w{{X5!vW3Zl^r z{;JKIa6PZK|4B$Kng%!5IqPJKY@w}to+oeJVUA(u5(TWdh1m0TJZPTLR{Q?rL*Bgu z_41CEmtf*;-gEnyTSHaOpyAJ3HJ=h{#3^>eJv&X8;7-bBdg?U&(*@*o{O#ya3W-Ji z9PY_pN4C35*sIKLCI(w8xa}!xc^Jwge1ktq9%&EWR0cWi-e9>4xU*M0~9qy(`kef+QUO43+ z*}`X_8_X@coz}=YWGc92HUK~}Z?tMK5dgDtIOQ8MK+3ThMoeTvjO;L+6r*LWi)5!E z{`wd^`n!_wW{IqAR^kkY4h~n#IanVgSVK*%l(Hzas(>|Cslw~W1;Dq2Cg(J`4!0nX z@+gz)s&L>2WSlq8UY)g)p&suXc?5>II+imgLE*}FT?iN{8S^^Nr~)ulg1%-dSl*=! za_{YgY|5EjF#7JBJt>!F0kGA&^zPqXN*zyMFQOr=LyiAR4AViV^dN6|DxPZyT89P( zSNeKY7(rC~1_Q1VGXgN{QBcgNt`h-<`^h+YFNg&5j9S-P$~^4`>fjzrcx9D7&|ZTx z)S3TQl_`FSO5|n!uZ#?I%rO{Vtixm|@K|yJ(68y~gzsZ`e%D`bpfcC4 zRcRN_Si_@`>KRk64)lDO`{}B)Y%9&8Wklh)Iz%Tg9$pML$Fy^n5!z6f2M$46f zsKicZmEmi-xskKWnE&KTKs}f7`H5{CJd@3NB_k+t67E+6z%7KSG(&`jnL>;;D9ra6 zbun2XDk8z#ALZ)cG0&);|2gr;B7G#M9#JiIQ3b#%Q%s~?0bi@ZU(*^fLTAqkl)ks$ zg66*YC^OY>|M3s+`hBQGI8=uRw${_xe9HnLs%!b0g>O$7VIyD|jTjI`D1r8U_cunX7y$Qq0Q zfspd}k&MoS`^H~~L*XDqt++aECum|=qisxF`Z9oBq=91GSOLrFYbvjlD^c3^X9?FE z2^S=2GN!H{W()OuwZCVnq(hU3tK~F1mdJl5ASbI#RE>z8GK-M%;8m0dFq4o8m&AXB ztbmREMAPCDGiW*LP|o0aSQ>pqqas>Wb;co;My&$GMHa}!PA_%|OBufn5vA(p1BD;j z%{$7y)U!l6f1z=~)n5Q)K%2k9QEdwleXA8NV3ZWfk4hvWToj5#g@LzqoeAyNe{p6n zfcLWf`qDT^_owu-6%MWr+5Xug%sU!;)9w5{N zDL)$tVHl}uFdq;_;QRtHdEZn$4ow}d%Sn_CbZK1KDi|npMH&Q`e z?Hu$H@0`vcLqr#3!8CmX@kEqw|G0<723NpxouQVd0$8LH7$A&2gp8PrUni*ONMgi6}7%5{4{5W9!!HbuU zdAx{7P;RWNCH?SE_N%2OiW=1+sl&U3hq2-Be!e<8>%vu41eW5tO$Ux;@4;b9U3ny= zGHy(qsStycvV6+F=@`|apTl?w7;!3v-)nD441EDmfuIgG#?sh1zO&IVyzug{H4@t; zxGR<$CVh!7rpYSrM*d{g7_p;#o^Jv8tW~2{$nkY$>T22Pg=0SNfq|<-go6RRK*pS% zq8!$PLme?50$?AqMRF5W=q+-=-!WL^X71sM-{zq} z)uAH6+%=N!GE+mV${|vS69x_NgY z<2s3J*bcxlEQ#m7dQVp-IDDCc>Ja1M%0m46pOjBkPT<{WMmtsj%UH^^BBfewf^vOl z-d5xu46NdhaDK%eqD#=D)6w%qGv98zwK8KwFYu$CGR$O;(NbryFZ~SwC@jaAO|7Y@ z2@^s<7%+3w$^zSKZ^lH{xHApa?h}IGKLq+MUluMLQDjoTAcoeuv4dGKnvsUos3Av7 zTrB#4)VKC;43P!yt>upvx54PsSu`s8Cu%0cJX6Us>+Rww`+aZ6Rncn;Oax^XLW{sS z-3WqZ1i6%{GGSYNZ^uN|xKlkH$K`&}wGcg-E!|KY0^a&((4EE*dMjVU6Vr-W( zLp%~?Y+d2y>FRmQhV=?&6uL-W@T52c``DD;_iSVxFN zX)^?Ff@neIAR?f+5S0mLk#Xg&h;&x2qx|wR_Dbk&9pKL`I$zYN3LN z{N#TLLrDQRr&K#L0qm7rhmNXOG*$)C55+W_{vFbc!e^LmE<=W}ti2Pf#A>J@RICtZ zi?s%_-&ls+bdFDFKTi4o2#M{N86#M=(r62t%%f;Veqi4+;?BnStrxH!HlTkP< z=D<}MAq2gNnICEMK{yR>DkI>ra}I5UpV|VsX~C#ain)`Z>r6F~LJF(0lqnl1IeK@E z(Q${jZD{D=2zaL5>N0i}K}3EmutK^nGRs&+pmW*!%=10SRsE!=ob@i`i{rc=) zG_1Q71WsAhiiXF^dRsF}%Y;#;tF%ocSz|+}dMl_Y6!ffE%b87}G`#WDIF>z0G{oA? znl<6b4AW#mi|nY8v8q|Gf>^?boM7~3DQkSVMfZxLQPaav7P!0TSrgAB1v$ayK=DV7 zC9M#>OHeg|)5fw%m7xQ&iu?g)U7DLyNqF=|bZ6akk~TY=-O{3$M*oYBK||w2Zv!tC zrXqd)N7v`4#a=S0x4wh(tGPbo3vlvgP8S;l#VdgcKh|++Q3dhfv)P$zjFAYQfwD|i zCP4(dXX1qmbMti|a`L+P(4%Pk7SH`BIW6tX^+ze9%&gm5$MUJ88~uGB-|*If%=-ig z;ySc`0%TRn^F&Q`w zZ$?cg%fYE=_a;3V-d{1B!mOoxs|re#qnQGf89An5GLtFl@W|PStX9NZZz6A^zELI$ zcEmJ-!#c#EC`6cag{Y$r5E-bUBFZ`xbPR_=oQKgUyY^(9bul;BqTqFCQJX-)3nEa8 zf+*DCKN6u%L>vwU6*i7txnZ+T0zfXTG9pce&`n0`-+R)YTU%9iVV@^S~y9_~y%KE#$zZ0+<7cNLSF z?V03A#J?19vt;Ck24kz9uc)mg_3AR?o<5S2Mx-ps}=j2kd! zrog~QNZQdzHG~k)!2&&Gk$o(I+hO7&GLw5SE?SnR{f}BS1wiyn2I!J0fU2TDS}hfb zUON9nguFefOQ^6+M!_yIBC`Y_fTFb5W6~o7F=Rq9H;zI%qCy&IZF`OmF6A9^vkpTi zjujNb_BX&~tV5&RCP6_Ik#ek9N+FoX2GKQrAfm8sW^=G(bAT6GQ*2(-xPUDp{ zgl{jK0aMK?wMtl3R&Wbryak;}W$i1<5l3>&$_Uab0D}?2OaL?%Bw$cXk)zDojc*`s z&<(<)8HdXUHx!7F>kXM0;j|las?3Iov4jwee1lAYD$GGKc9e-3*6bblaO;9d?)iy&(|0qZNJd;uD8Y13E3Z+&in6mR~S}1(1 zLdGUoP9eoLukrlRYm+1jAd*-7pf>fYL+nsNh3gza@HMG$1)M=dpmGqMP+UZlC>IeB z$pwnJtSOg-TkL|DIEYJC_Vu9tZ(z(fqu z`mPho%f#*Q_wJ~vO#~M;tMV(t`gs0KrFUWDTPF+gp*73ij|Q^-qkY(e0iS2z!x>e0XOz2z;I@1u~?bJ>|{cXFcG1& zPgxvtT&4iN8)fFpuojxNL|JD%J8#S!DuvW#BLn(AM($*nwCh&E1_P{F;{cbpFw1t~ z9-LuFho-MtW0zG{*Z(sN7jOo~s`Cgik9;XyP8OKT$Q44oVl`AKd?EPaZ(!vfll?_M zq@CBCK&NW<6?F0YVeA~b0`k0tOy;yJLdhKvlZK}%Y8*zO$HIVLesEjJ#=}?2v zt)SIW1*%DI=e)d|Y2!qyMgsC%08Begy1d;hebV4>!1x>omc;#cP5%H!ga~M60IUE2 z5770is~<9-8F|fPJ6L9^O(l}VOW;y#i(e&7{t1gEwk0lmbuLky$=!T>-Z zge1@aFfj-O@(1a~>9%)0z4@nVD^|}|nn8JfBIwsV*RFjvlW}gn<*cjUUtcS9tH6r7 z3(Gj7SnscQSM~*t$Rny`?9RXkPDehuJ_+p?wPiFHns%1CDz5FSD#4zboA4>e72avi zDy;M0N|lPNO`tGE{(R8Z?d`q=P%A2ma^uRN2RMw^iZ!oj;!S)vK_-&gZkz7hN@- zSG^7Lb}_KnbAZ|wMg4<)e>E=(&vg&=c|EoVLP8_@QX<3cp+SPCrU-(fg-K)+fbd%@ zP&aRo35rKUj(niiy?(!jYKH;RsA=a3oKwfPky+$gdvtJLVnB(?`J8u&#q;)vCH)c?G`Nj<+W< zZ+h69C6jS`eFNb;JOuw4#jA@>{M#Hqv<)(d-rkv+DM@rcisXA3B&VU{?cVe{)(L&C zq3Bx(a~sV$KZ2azAGGR!0%~T zh?(bT3nB$LOGb1B`d=Arjt*o6>tr;*RWf9$$mG{Sovu+mM@`GM_d|4$dbCOkdTLlY z6hi0FD5xrWx?_M2RN%x$6m3#6K31WyLc+gR(#7xW)X{WkoiRdvFBwGJY|MyI+Kzkm zK27tPXZDnjsOo0OuTEb^%hv!CBabz)RUR`7Nyo>>96td>mkc#iK8$Q?;a2U^Wy+4b zNDyRZA<;)5&L)Z2I1+eODR+2}Loazq0s`ZEn0Li`M1&U zI$Bd&I=bBFoiBAAIdm4phK!y|i^XYn8Rv`dA#kZ%>n zArQZk#n!GAJ=!}fnLsn#4&L0J-;l*Cl?Aoyy%nE!M$S!z-~I0wGQkPV^t`H5_bB=74f-_=q#S^wGXw@V*~LhBtM16JSQk}U6=wWmjB?T} zqHBOAjUfegu6Dv6Yo@$qMO^I@(J50*V@juSRxrR|C@=-U!wAa=4!U^P&iGs z^$ic|4#Rj)MDYv$X=Z(?=y84Nf4(zt>Up9t83JrB_9$!8ACeSsVE6I!AfPiOK|8x2 z76RIi?BEi;{~2F*E|M>>`hrb8VtF-f!c)<6{%YU~M;n3hmsnF{RI-Tb+5avB?*?cV zspsb@16=HUjJu}rB}4Fnp+KD-1;8si9TCYcJ)pwHy2k!4*F8k!Ja#*fOBf6p>&qa9 z9C>vtRyaQ0()&xJa8FFfNZyDf12TtUcH}50>=7GuB|}Ng!B5hV_)&Lo5{kxp{=RPK zg(vbcSBH|r6GkBr=aPHD%h@q<8yFyrLn7od(}*j6wX?;}Zu1D$Zoz3eP2 z4N1sP#`J^{B|{La()0;=H)erw$&j2~(UYAimx=ga^mu54?@p?@0ugyJ18MjuodB7PWz{oofdH<1zOUY!C zGczl$caN3sOn;Fyob4GRx|cF>9vCG)T8)UfG93oPb~#A#MzS9t3|E`PGM?|)Zxt^Rmr5Ud%yQDsak07euhLE*)!qAb zwhl&7;#q<(3Q7yMl@(l3{dR0(_6$Lf)@*poS$Ql^rua>2vR%FD%bZNe>3z7?D}8p- zOil@%y^ofTW=xs%3yr*wZAS5W4EV3jABzl%?%Et~LVmc`NPN!RE@bLHTImcPC}T{`+W>A;UyZkxL5hy9Jp)GAt4&ln?t;zYF-n>5z|st>Kv)%eI`x(hhydUznNXv84BSgc0!QD8 zH}7v6DI)4qSu4V#CNo@2T#ooQAV{c!e931mPwr$-niI1Uc6baFYVTx?_P>9jh!KPr6+Z| zv94adKJ^ao$A^3A%TDiPYLupa^Z8w4cyPC|liRjEcQu!ct;Nmy1vfth$j|a%+g2q* zB;0}pT(MsZ5NKTTNICsd*IE_m*cccLzp#K$ zVc(kBy6F#S;Fvuef46TLkgjSGXZyxi46w2BHalv-G;t!EiD80PRP{IV%Bp@QQ81idnjp57a;$j#Q+)ebVu}qquF->_R9a&nXumm zZ=i2`L!{3a$OYL5 ztz_hZ$T?irW>>gibzI0|`H&|>6H;*ki*8a_CqTrjD>N`;W6WDGyz!N$AryO=EvSAX zZw7)2R<{();PoELF`B(nCoe!elC0DVS5_uTWLDge5Gw?6`rbQPrq{Xre9! zz#>T29(^On6xs+5ad9vuf1<8%;`I zae+uxGhi>@A>rn6b^-9dmeQC#u~q`n%&dE!Ti3L z&=i>=+jabYT#gwrZu$A#eKT>bAaKj>#=Wbk&G~E9;ZncsbgI~?hz-t;!`TqSGE!PP zDjw&1c3M|&y_!&7Yw{y*O zI9Jl1s_Iq9YCtHXl$vOJ3?}7A-&rf0PUqpV5D`rcCxis$pjGx0v$4*<3}K0CBACe6 zTH5vg%EH8hi6Khiu8Vx4C3=0P{`>kAf-%DK<3CfDzrF&&TFx9CFqyN~j=FjAD3xV)#setXbTUF}+0z zk=9*z7u9QfL+m?MBB_ED5Nj%8Ydqp(NnH_J^oy`00a^U_R#Yk5lsYO}PYHZyBaLQ$ zi0?~=IJw6vks1GKJ7m!xwI{QO4wRnnergy1hdNb2u3!U|e%9D+xun5G(8JmY~15{8ar4D&wW$p?lgMN#*z zZZ+4|fFSn&I8A`5^cuRM3=7p?JpQoP8McNV)j|_-+M{C0E%4=nFN4O2WshkLYYvi( zQBxsVguT2Xoxi<`{r!eO>PvcDP5xvN8vVnVjzZ7l@EgBz`><8-+I2cR$g@XY)12~0 zFDAF`YaS#zG&9qbW!t(So(eWTzW0@UEcO0qf4G-3Hw4-HagBYJi4Xgrdlk!Wmqt=^ z^JhqbW`#9`u z)$Dq4=UO)1&k)F&EWeGaEzO~2;gWRjVa(lqAK63`CKzGZi_~PLMP|JUlGDv`b?&CzsfJRQT3Qol%5{b9Q;V7;LZpho|%z=-=w10yhphHs9Q_?#0?Jrdr5g?IW;WH5OgRDn6O|yx8ICcl2<)d_h%;T^2xFmf{NLmzXtqU zdY|CC70<>`D3#6z>qBf&@+IR%NJ4HCn-pdydbl1I@cO2&Gugv6>tQ5Bdc6#xk(RYL zV-b!H!UZ&H?24RZoUarBN!fS{F5#;>pKNy}nzT?p{ci{zTVMnHgL2(5$+yseGGr)T zAIj?VLegbb7>=#Y*caUk3}tH{>NgixEeLLmAGf6zCWrijG~ou_h5+)(s}@l`&!5uK zZSXA~ofp14=(@Y{p%;9(e>{p?VM38*&A5}SXWfKu*8D$?9`O99w()^DmJDL#@xn?J zpD(q>J{ojglr&Mae~pdKFV&p$Lyf_Q&S!0Q!$XKccl<(NCVhESY&QszQPg(Hy2M}|TRJVO?a zhIBasH-|9P$dTsr2sCQpjzokO;fN>Kk;$RLIYKo$3qPoNu>8iIr>InB5o4AN9-4{g zFUKU;1~F{IDKeDavd>vEKGVs`usA+b!pThJC;LJR*=HU((u|TLiDLr%o&5F?let>9 zEg4-j62A{meDRV&GlZxn5mC^>I5L1)9C_d@904FL90|ZG9D(FI68R=M8#*0)pH1AnMdHsbb86qJqj!a<{j! z7qwZ4YdKU$*XhY8%#rA-iAP2Sm3U;~KM?M^qn zp7J-V{F^m!KZAk!n{Mk_)pW1jftpex6_geL$ec>d=j2alke<}MIQm_=*v4*H^R{fgR+TTXXS=c}0j{QQ47=ww*a zR#@5d?%Y|QVw_J0s;G>H+2ymUtFLDm@~4x}yK1`X$EfOL<@!GEE6FNrNTIM{FDchj zk;g$iQ=FbS9&q~q!Nl~o1nx`RV?gpzV(&Gm%JL;G7Y`lHBiFUG?HMHv*$LdNI#?() z^lkK1dq;*I{q<)L&U53Z@4RA>^KR6xIC@8+x-mO+DWY@fKfQ3#cRmOFVK*+Y?Ow)U zJ=*$|b$je(mX`q%KkFZ)%+JTFalN^LwNt!#-fY#spp49$y4gE^{iK?%1mo=Khd%4` zmFcgp7G|fY=Ffb^@|OL{ZjOVZ%QuSRW3l~NmElK8574*gu9Uid`a|P6gSmxprp{sX zpUMAx<{Faz(Yx<2^!L%bs0d#zS9Kxi5$eZ(EnpQ!dyiV2J|Pf1&}|RwW@s+JJwYyP z-SPF0MUnIRp?Bjup99!23RKtJbApd|eM54$fvYpqj&?df5B9j~8wouCim_YQ)O%4o zGj58P{VSsMp!{8n`4NV%7NN8lDD122XW4b%cE|4bvi_?2h5RJ+t&{obmj8d}bjNk9 zp&fVgT@#;$N}S&-4l_iIN^tG}du0j^H5&yYIbV(cis2}};kaA7%YQ1@Pwjrbf8iW; z`X3DGBi+otfVT;GDD5c1}SF*B=m;&)5f@HDA$CrlNx=`CjjlAxmN z1fa>H2C%OJEf+m^_uf}s!KdvM`Y+mN6KlpS4>YV2gs7Dn!oVV|q9I_aL{Z8>D@ak* z7I9|miIOJEut1PN3Xq4x8is*cqO7wZR%Hc--!+=5J;?#wmlKHlfyoVU0yF}m3ktKY zLJh=!aop?@PyH{~9T4CpP&lOjxIldkM&;xExj7IcYt4?7$iHFe_e6;;uBE`b z8CuB0>rZF{s_oBWJD3@7La!r!Vbh zgV&qH$qdI`*q9C@z+<(4S#ufH`74-=yeouD^e&jsu4fw_aXP+KodnxmSUCO;pJ_Qr zgpmkEvSdX4d@Bq792By-<w*$zg(`n{e2egTm=z>kb^CM6|9Ygg_nWF{YT1%`OkaVH;*mm$J0F!rcaB}0*ZBCZ%&{oijc zG^?TSBg*GBg-!-{LcE=IHU*MyGMW)V$P6)C61Ez@w(!avfEZwVXnUwXnKRlEbTP}V zMpATk<_LsmS@JxHz(jCJ?$h-n;?>L@X$D7zw8OwKfBc}&Z^`D9AUAiKG8@z*6rN^C zE_QfUBT~zpy})OiyicYdV%YT34NsYoP&AGRj6KMpZ{Y)e@uHx}40%Ys0AvbB0<;cC zKDmxSw@z}zdE~}Dvjzq6wuq<`htXuAbY^#+1u&##sG`x(Q~IL+AG|{*sWC=zBE!=} z?BC<;rI#V2qS>4w<%=7uMM-+fBLlIrWS_PmIATu}wI))PHgXkCwrI8pa)b=8+MeX7 zZ?9lxY(k{5G2qfw%#=+VoDOk`jWmYGunu5xYgYDJ2QFC`ubT#95 zepB0bJsoJm>GAGt1V39H*QPIvK|QM%f@p~h#-mEIyRallVZy5dqpB!K0Gdl&77^&` z=xC@YTj}+K_qF@Am0rCkrk$DTl;2vxN!!@Epgkasj|0I%2ojR8uqpYV%gS9-1-jP~U@{wci*=j|0?drci1r7E$~BqwzMMf-VJ>6jaQ|wP||4MmZs1VJ=89P zCSt`6P-d9PwNSLprDT~m8~d^#da+k@K!{Xv{V$;+L2Fx$8}&dv;xedT||2uI|hv({&-S&CISWU1-oV!RQEsLX}O3+PJv z=0`bzQy9}k%@%4sBm!45m0|&q_3;rC=fVjhA(Fk49k7l}r`qw?GL0|XU0spj8AA4u zgD&T-C5(oM^-8&^ZO=O*GG7g%Lx%k^h~GH!|5u#Xf6ni)^v~`Y$e{oO8IJm^1Ig9Z zc6sFw7nuDVH~WWq7~KI($P6a9gPy}dbdDjgW78cjczX#rmJIG0e{vr425#<-nzua- z^tezPYP%A|L!ike-9kw8(c|16)NEfJfu{Xp!i+s$u~x5zO3B~Z?a2Zi(zlkLAaWw% zml+&2kx6dJ;D<|$M1&(NDKm&5a6}NR;m8?ga^&=E>`2I*x{WfWfyXFc`|MfrXagZ( zY@T$7ws|`g!P5VpQ+18G{Mh{J<$cfc977`{hzQ9LBvroJ!lA>=ku;j==F^l0qCqnx zO&$rnY6a4c4#&17Im#Am*P4TPh%~ZfN_vCIF z@$ea0&5|U&1Hcl~sE2~84}?Ww3YRI$stIkv(Q#!1jeRn6j+l5ibBvXOL@Z`qE?hfv z^D|ny9GLM~+I9Cm- zG%$QduQFT*m-MU(1gOx&RT%ITA{yzf8H(nd1mze)0MZgtpR5b-Bq#!r+-XA$6o8?G zAAa!W-YGeI)Bx{uS1S|HM7K7#ix$cgfv%JcqrdM0HGQgr1gNYB*3R2t6oA&zm?%_N zg8@mnTZ!%Ny@dhCN=lMElOa#8Ba@(#p$?LP zi>5uv=IdFdR~ah=OZ(e6s5@q`o;rq5^K1niSSy8JPM(q#`SvIq`^r}d22B|n0_%DX ztf*tkDO{kW8W2rDK}6`PG2bSA`lH01vtt1z(APJ}=+DtFj0f0MRp}ZU6??<79!=t+ zEEIauT9tUV-+6*CjCu399B7055uw=(YRfY8cRD3m?2+m1)aX1(4`7}l{lv|ufH<9w zd~!Jw(kFUc1+5ka17M5_h@Q%TO~V-`24z7}DGu~S^G%1m#+jUh(8#ECDKJS8mu6{X zq=7ar9#>HV)%InSI6iva4TyKEq_1L;5a5y_1h(Tym6Lx$jbGr;;kT67SnnYcrJvM4 zHV{dN(L)n&$={GENiNg-^<*xlt^pvl7Kl}8 zJdh(PUi{KKZ~&}8lze|CgO^5|A*9Gir)1;_v2ee6YS`)9mz&$;o`2ger}(?#zXUm` zab|HtQ^`P(Hbeb#5hJ6nDhvsm>2FC^ZejBfEv0E#OxNb<&;~+w}Q=`lzl@pCm*IU1^}8PMwtUCzzCpm(p@HxqsI-`^hIp2#ypgDe3NIvn`q zawJ7uM($$?Os+M^pa?EQMq?&bq<<6tCO0SZ5+YlQS&+gcA)4#=Rsl`mL|AkX96#yX zp~NS&?$aS>P>yEjId>NsT|9`%N#lw@kSK)ANE{Z94=cY2VhN;~>VHT?I(0H+<6mEo zHIm3C+m978^5?h9w|6O#j379zlu~f1~DW*OL98mNOm#=$#qEZ&g3rrTutS@fZpfh zcOikK#tg^zF*x*0I^#&WNfsFr?~Uf=B<*cS?S1=~D@3x%44FpBglbiC)xAG;quq1p z|Nlc5R)W{A_9`i5L@2Q{C>HB6`OvGe&08;&f+j7xgB~CW#>lCn$RfBJ5!oy3OR240 zrAa-3!{Aspf_Z+h#vrGi!)*HF}hEu-~sg zi2h4Q+cTycrn3Ijfx#T-rpXL>%9bNwkA>KZ!*Y%>5&&FMNSMiGn%8RwRj=m%bbKCE zB*(PC9W-<#fjYSiw;dzVMy@`<}DrR+L z*va;bEgJt-b{bPxhESP$x!+8Uc0}paj*N%9{lVJd)cJ-yoO%a8JJ({?2nJhkSC9>> z1Y|}O7Zo%;Ra#G!O+RifRdLXOuGM03Wy_tr?vu7t2^GEsvtum zPA)>eNL1>MZRe^XLnclxM6gg){En#9=ZJ94N5(%M9w8n_v$cozkdx%w;$!o797qY! zL&k)n83NXGWKWy|&rgGS=l%LKGFRFR8jSZXggg)~Wk_<&|E5Jo4uAv_A2TxNa3rL$ z3r9@z7LEute&Hixk&-gvTR5>_+#6#sJEb$CX2>FM>OVwW@yEVXiloJB)MpcMpb2xQ zrLjM=x7ofZ1j<1X7KJ5Ew~qy$NmSAUD`|-^+9dkari?m4nacV_a*^bj*PlZ2GwZW*6fIo7Fgtt z24BNFB$N$zZmL2S*U<{CSkLO$Z!wVXiJo&ciN1$(T1}>>(#47{FfJLSA>B%omMo+tLf=< zc&Vc4(c`@qMLDSHO$Xgj4T!4QY#-iJh(2b~xCKkeOh&Pu03c%kGc<5VRR!DM?zSY` zw*PI}Tb{p>v7{y2P4bb=Z{v6#eBKcAFdFD&DIo&R!Yhsv2B78^Ygdd$6>zO9(S&dw_ zm)4uE>Y>%~F6Iu>ePW{>IUg!y+9@&Ajp%Ap3G!(YM$GES~np3Q;g|dxr&BgdnqGy_;oui?pnw{#L z?)3djGYuwH9@N(OR4PS~_nt^3pV{86R-^#|y|TJK@|&V=D$Chg8#WuH*d0MW8P|J_ zYStT+!=#UX)6Rf0#wG2mvpo~^Pk)|dre7t{01LB`#;L*q!!p4*tD)3jgBg3Ia5l9< zU}@diI+baytIr`DEMnaUq1Y3xXFZl!RYMkQU$8LXAeHrS8+tAKqa{>07=KXYANorvZ#r`?T{$FC=x<8c{|l3ac;C?_YgbLS9GI zVlN@fkAyMuw#;$*tj1qCJEjC%wi!zSZr|IsXF-d)t*-6(QCczb<>0Ze*v#!?tHu)j zl5I9Zj;BR~$KrT{q?Jkz#j1>|RJW>Lmke@Ez~^^7Cg%-0DGKu1f`)c(ii+hu=R-uR zN7ht*fJw4KjxEgkK;crg36P7dZsAykT&PKcG^|ARxfE()I7i66dlbV8=P_AcBzc4@ zIFam`)NEV)%EcQk-Lx%-_Lj6_QJZCjgu+ z0mTytq89o;Slg{j?uoB#8@k9?*vrB}2z10u6V9C%T|INnE2|S713-MJmMtcbXx_2>Tm&G{d&TPu8nY5yietb>o4!R zemF<;p`eOy8Y|j%RHo{wK(*r%PuMZ(qOw&`0INfri;ZnFtF3irj5~+ks^8lE zu&iSO2Hz+vBMw4L1Y=txt)UpGm&dFa39yWDoS?*>d-a$UJgMo(lx1*Lx|N8fs93&_ zL7W1%UBl}URPxW)^}YIQxK#?%?*g+wu#rZB-dwZp5{nc;d>O|>vh8r5O8A}zqd zKO~s8*!hTDKi(BZUFEkKWjIKsjBcEQ&egb@mo2$SO8*Nw&{I*(MZwXEmew10^qa46 z&@HsaR7f01UIx~rC>NZ&-VI+l6N&40<2~Dp_Bfab^m>s%^N~8ZU&yu(+%Vl9lkb^tJnNj-qQa zrK+8rnxEh5)2Su^{jtjT1X2+ze5^mrK%7U)!3%p?JUzQqptyIM-cuJ%H#-7klZc?zIB$NrD(t%fEc*L+M*da0J z6M&VNAK+38IRRf;fcWdSCt52jLcTy2%n-gxK}1>|y(g+#jspSr1FN%v(W%fhE`b}$ zKg^@H+Zrmhyl%?=ywzI*&yX2)s${#anb=M2CO{#(d9OM5>W9||n86b$vfH3iWkR1^X&>y`I z98jGNR!$NJ0&$@));IBEW(tYkuAoXU*lem7WlBCn3ZYOS;!oj#Nr% znc%-xSu|U9`&s^OueCXc@>dG;oB(sS1Qw_qA;9x}qElLPB-AkQ#G4;XsC7AZK+MSm zFXqh&P%AN$-)*3>iXc{{5(iJJ5-x_3jU_kA3v9+KK9M6znSe$qc=NWr|6cp9q+MmE z@-nNQ9*MFdB@l?+(ro^&2Zd_k6yje@bPZUmT}cdVg*Y?>*mQs^X{ntRzRu0mMtfSm&o}S@srSLCWNG(8IIA4{ZJ^0)+IEA z{e4jCH)a(sQ{ep!;{BkaU@s+?DGz@pU2%X+nU%X4-TH=MUjW__kxMYJm;u@h@xMee zuNN*1kZn3W&eMKx;J|AfZp2sp;uNQhH6UxOu~Ol_VFR8{+?ZtjV?p=dUm=2t3oxOI zBi6Q(j~=kknNnh*ha7iYf}q859VL?f$^@1z9UIf^P~s9w_<=C(hiE+Ff(aD|bLVLG zMJJ#Fgx=rK3yauaf^GGs65#-<{~v|P_R~>mut9-$J5>!d?z8eT>pwt7d!c7nlkiS@Pw^6Z-MbAoiHc?%#6toeJ=jWO zG@JB)Yr7-2myJc7UOGx$<($v)lSA=S;wCHzEIJot(ab|5yO759Re+rUs@9lN+XRbR z1Da8LgvkqXM5z(^jSquT{bfCI&F{?$Jy40vB}jYw4F@kSvpqgRZHJ9)B#JeZ#0nEB z((OMu{r}P+iB;h0(%j+3MG83^R+L}fJ-rr{a?eVdTb$f4>8zs$oLw8$Ui+AbVhnJR z5gq#oz3C9*0KKh0=lHuB&r!Wj>cQP16FZ*nNNUJDFHAE7ztb@d8*TG0e%6zrJ(wpG z;6y1=iiW_Z4-@T^_$kTIOevS;&FNha4!Da#b$H%3g)7h9gu}EO;Iw7QTnKNHw5k_% zUxo@#_13QA&N+CbbSZ@pPfwYNogz!M5^3aGOnm`NDLg<#=>bBw@Fn;NFMmQ(I)!A9 zk7}17lyiwtVkN>@&kg42BPH9S4*6V*(k?+(ZNIVMLORFp>1nNsD}o$1PeF-V2Oxj% zF|r!vx{_x8@v{B9Gq{$I0dJQxcK62;?(wEnE*q6|iNC>AA|Y>4=NJjFfb z=6jEoa*0#=awt>IC8o4X?9!K!mw7Ia(k|gGdQ#DkNc)Vvo(p zk@)PS#%XDWR`&S<*tS$|tfG%dyptRIw`qU1+L@|h!x^#%mB=#F)j~W|i(yl7m<9{f zM>U7AYo@3yMbV7wn!gXKN@tqjQG{Bw+J?U9=z=;dls{1X-)n*a%$5lfs*;Y-cZ}@b7DTR{hnb3^YuB|3Q^_|ciGaM5^g80 zs%ziqY%6Q$(fj*)XZDLvKTTnU1SPa8Ydx}gHvh)W&dN@6ept-xOG@o;h3=ls@?`wI zZdd=0h$1}_K57)_yUqKnxDD~6iEF!D|7Y5N)aZNom)G%@|AszXy$55w_M4O5A@+-c zy@e-O^U?PQFLG9Bei^$H;N^5YxS@?$n_$Ml#+V1lc~S_tsID+r}|()6MsP zuUg%_TjU07HF9fiH~gczvt)zgR?V8Y9m6?oT|P;C#W?O)d9p5hmIky7lp@%1rx7eS z>!odho}Aq6bQ#28Gh*#Euw`4?e6MgJEQGt_LjGDSWAkSk@R+GuvKDLN?tHuD{w^l8 zn@aw>y{FB**8mC9xRBkDM|D*NUK8<5b||Xway%pO;i)Mw*B75n zywsKrWb0?YA=CKx>dZ_5GmTcFJm_m)H`5>%m7`*ERy&S8%Cge&O*tofcg-H&qmSh6 z9#+;QSurgy=H&oA;4#t1V}Kjw%Kunf4t9ehM`XuH&3g~!pLGrAdS8=~Z5QNF;N0@Z z3qn+L;)^eA&53X7`OlTmNeFvX}S@T*10E! z4f8y%ohfm@L?N@@{y0?hePoKSy}PFG8~D~g7RQsSO>TB;tqqlqE>6&gT2(^br@g@V z#OhK*?Z%x>(I@Q%5u`*I5-Gf5TgZ{Wo$55t_FNP`k5JX;LMz~Ei8v&eXa2}Xkq`bB zFdz@)!MmO)T&~X7w6wl--4xaJ#48de2AI&ZR@_+iqK{WXlf(LQ3zlP^+EZsjqP~fI zi{SqLyTRy>p9Stj$qkKxq};yHqBPs9^c~YkrF5=Ptn^Jajr)RikV)h9L7;o9`q&9e z{4R0)V@BXkFpbw@56~wumjJt9i3TQ`BXZ-~3yH0~KP7fZ5(`ZJ2j$WeW~q&80s z^TGY`kAF=xmkFsy&u#s3nem6W|3ANqtcg}8PKx^cma{aMDWic#L^(uSxU&c2@5E4P z$BWxs00B#7E}YcDHkagsRJ6VRW9W@fL^q)<*(A^UhQ|DS40w%NP4}`Qx$;%ml}h|L zq31bDwc=E4fR$39G<7y1IuWWuakq_~5qT};^M>AcT!)EVP0%XJEbwLja`-33E|8)P z<|8$;;QHQ7-y|)S_`k8-H>h!=O2UNYyNbrO0az+2Kp;wu&}9$|AWz}kc=UmuV0hy+ zO6!&u{MEoS9)Qt>xLiW<#mc5B2fRE1T}5e^ka;<3iih{nQ}Q6~kJ0;@C}G0F=qE}J zP?UH^Xq>NDlzpLbU?obwP}$C;R0#REKc6%KnW?i1(T9)?MZb2by!Vj9QbN-ilyeE{ zr+RArhIB6I%|X;KkyP{nr3Prl-kQT@(k>B6Yy_ORxu(p`T`Z}W07)r?J)XHQH#$I9 zk}lEBbiMfO1qkD8Nx6iQ&NX2Z*GUKQVZ1f$#ck)mkx1sy5*PI0PL6C zTqvjh;qH7;IXWA0orH=Ts(k2BwN&*_#LW|c?9YSFs(48Gs;-OY5-~^OciUWA%$G3M zHKA5JedY@V@pnXOp_H4un=)fyVnJuz_Uv(s@;{b;j}xUC?fKwqMIHxwL6TA^jX}35 zPdrlqi!v+Pro{q4{O~Jhu=CU_vOlR=5&!u@h!_GQOF(6$3a9}tVm*;R-cKnH#8aH z-PXLh9r1*=dEx&PU@;rUAf4n$ft)&Fp1sX=^RoS&9QFTT+3(}7??%hc?|Mkr7lUPd zZ+P7qn0?R*x1#!+BY^&<^N@r9#eGQsNg32a2>=V(m_~&tH^$b<#~kK9+%Qi#=REnG z!{oz%&}werfGanE16bz)2NKNyjd0t5vbb(QU!*pORpuvgUn|leqGRHh5C>hAj5uyw5GfVUs_p^jv&NG8)HZibFup?cvMX{_liPP323T}@?5#$P=XKjqD&wfW`8r^;-cdu}MY z&~jd(y483%Muz#<83F{JG)4F3dOm0$TS&d$Qz7U&MwS7iYaa58fjZKidoWbna<6gA ze>+yCNB0CeJe+$y?Gw&;+T7D=;(ngo)5+s)?mHI%%kz*27_b2#g&%MOX~2P^egg>l zfF#HR4r@|qa#g)#->JpTB8WhUsW*HZ?ADidl>fk*yC-bL;x|kLq zcQ&ooJ9WWsx@Wo5%9F~p*tE^=+JqgA0K7K%BP8iV0`3)%31gY0?mn$UW4);xWoFiL@W(K!5!+7J;tH!=v8Tc(?l|Cx;=h( z6BdG)-iP`5*{>jW+*~)vi^43kp{5o?ydouFvq|!rCotu*8A*VArnuQAEGffbNkdqkrW0PgzYblMY_>U&LCKr93 zYIcqQyVm>o@7JUww4tNLo~L4IXtZ(J7~9n208VhG*uzzZfAvN;7;7Fs1{1w2HMy&A z2L7(F2*sS_&|GBKRA!XU?~qO9kxj;+kh~s*0OWV9uKGd@)X0c6tof|~6{ZBRX4qVSg)oY3Ytt774 zzJnBfcV_NHx3i!rveSE@Lg348KJ80{C<6YHw=RW_?%bd=pA zn*s8cFMxz(^yyM~z{QVGz@u6&Gb5We(Ras!me-5nC_dhxqS3@N^)poZsb1u{Gef-V zWoOSzv}fQsw(>pqbLk}0!z;&w8+3Z}N(;GaI(X{Z=qSmhwPw9m^I*48ez9xXDMYe3 z0)_;fOUriWkIEw|Or0u1Yj<7OXEK^Kdt;Oe_bg^PjjyLMy-lk(lMAU)dbeo$fdAMI z*yA+svNuXQu%5Q_4lgRXVI~ur**e>M8N2lIg@An;eTnOCwtcv7W+iR9QFws3KEvQ6 z@9dZn*NI8o#DBpS1j(j`?}<@KO z=#Tjjwrvyk9n5h2`vQj#+9B-_nkn z0dj{-QjL0??z0r>2nltpvOT={&D2j<8)M+5a*0}Q7*?E2)h2!GN!{1fN6ID{={LrE z0sr=MUH0=H5cQEgS?zN=8Qp(9eh=S^$ve&{TaHgW&R&n^p7otwO>W#y#}lJ8y}YTf zZY_BnF)~(V(mOuga(0L^( zJIKecQC*2f;e8`CBy9Q7JXf_u|7AvN;E(DiWz%cRCeq@VYnaW}1?-=f{}<9|+95Yp z12J$z3Zqo%mAl1A2B>a=`=Jq{l* zzD@G9cq|A*0^lW>4##OfaW)=cd;jj$Tf6amfZox#vG@yMit^b3e+^mkH00-I6Y6=> zMYRGvhxnXYc`-vV-}(I;$ms%Tc)4N#?Bz@j z7-xp04>X%nyNwQ>aQ7Xq>$U9Gz=Zl1_Fdx}$;kWEW8Fnd52=YG;wi=VBY^5;ad{-2hezmeX8 z>8R*U(-@a-n^PK`nh=$Z`eoC2)BiqakGtDTdyNYeEq60pdfr9Zwngi`y_=$+o|>Pa zqvWA|hBGWCRq)G;)bF9^fX0D~^X=Ux6x_?VP1&uxafUni5=qN#g5h!vhY66As{gg) zu=;ixYoCsqozBMSV&^AAFLsjH;F(id*bmZ1*TMV@zare*@mVFV)3X(#!YBws0@^S% zf$(IBCcM|O8Hxtveph+ur{SNwq%O{Lz^OH_Hkbo_PoWUAe~$RD616W>gQVyew+_1g z{=Z-?gJ`4>5PjdRF7IK&NZEvbRDCi^FB9=jZ&(9%R1OxK_D$iKj~nhkMk9M9NLITk z`8M%F*BvDO9*&F3ig@#!=^p(N@Fq*4pmWb%UnILa@w zFuT^Z%YeuY2?tnYcg(cMT|iPRBn!|4RO2DxQGGQfpU%}N9IK>|0CwuIGD8S*+8j_% z27pOg{T*Bj$4l~<09#d$Fa9B=_r@Bjy*AIn32Lq-f2EBPFG5R5^a;Qz4FgQq6ETK) z$o4rE_y8&OkeU3=9u`V);0g%>^a9B85bo`FtXo0n)?@0ScE)9enxfIFn*t=LL%lFm z5)lUmc2=qZ2j8GAcEaA`izncy;P`Tf%Ja$jqcb8NCQ{7_z^e??YMpiE2Im6LbRvor z)i42{HV!Nz1GhoEk^c^cQWJNL(xq-%c7|c3RBpx0$5L*(XZ>ZzN3+3F51fP6*=*3z zg;M+Op{oS}QZ_JF3>-L{MPTE`6AG$m*k>&k#z9|LA`DL90*EevB>y0!X~2OVahakC zNAT~Ia9^jQPX(1see^DRJg5j^0&-EsYTmZq((mRz*hsfQB?>RD^vmfPez0!BTJGgt z7D0W1Xn>VhNEV<7u%{nz}+svKP@ACoy z64odU88P6Bz2Jb*D^?2}1RSo*z5o_hNQsky@o|O;w&1`)Yj!I2z}& z#c9ZF`0d0ea^pZIVx1QQ)_k2SMX=bVz%Z&GK@c z6W{(7e;kKkrH&G$QE@KUkezo<&i^dlSWo4`qfNvQhYB(TM>9**c$?JQ5u9PPz z#|fbH3d;fx0>D?VK2Xrqyuf?{-3UxZSx5kiV}jd()cOd8ga?jj5~#3{PakR7kK$Nc zoUP*5a?ba{e;0WMT#_)dHkcU=I=% zh_V96*lC~g^)(_AfV&t=HkkI$f9};kU3g@E{A;|!>>eqcWu0K&aFmQ80hFT~_tukz z7vo(UCCG?kFj>dJ#?zyi({HASLF(lX6W)VoxNX$}TojX0&B9g$Sc!&7tqfH;4)BR* z2~Fq>B|mO%7E9&DRNbt_e5+~6x^cP)`0)1Letr_cB%O6*?Cg@XO5@ebfH-NwVA-J^NB{m+5@}YaL{w&^Vb`=o;6!I`> zFr=qu@e_x79~>e@EKGoOUw|nCah=W!IDu?|)GG(`hr;*qTL8yDnHT>d*9Ch3h_8?= zKp>EOYIZdh!9|LPIcNCYw|JvKMrF_jXOo>OQ9{r zol#HnQ6@UmZN#6xWEY)sxdR|&3-MH=q;yPSA;1LFk+25!3?Au{ z`~ti(O)T^YaH_t^jOkEm-KLinPmS;CPB=;VFol18-XYYepRPf)W;9A9Bf(i6eG(=i z0WzN5sDQ!d4ds#tPD8I`1T^K(O`2BAgcT1KOF@}4!p?DMfDyE4LpuVIFJC$!>r(0 zlAGEd*4gN1Qfpux*$5>hhxrvhV>PnC4wG4GyZMmJF;_)DR{&E)WEK_MaQlsx!~q8q_8eea2LgW}r5kYcn;fbG4!^Ncd2j$?A3&ly;P~4r z6@UW@{ehK!z)O|k0L|?C zc`M@j75r|nUgSs^^N2ycWT}s)ASZh z=cZ4ZviP`CZ|IjCt5E_Ok&4{?aqbxHo*Mr(XS$&@Q^OB8!vyt(SPH|39w7)cNk z03aDNAb9$`yq>U#gpd%E2^Kuk>~`{m__rhWMrax(;Y-y)XI%7#YYDy6+-DdEY6&k@ zXGj43V)fyS`%a|AwBNJxO|WIhk~s>vyvEO*5Y4NUm}v=Cvy zQjG}@P#&NT<;56F6wz65D5}kDdo>%I-_184xD9A?2>=VbnD7~3(MMwl70iT?0Q|<& zrnVXRYwQ=`(uUd@jWch$Ou;5v6-SvXdSX=xkcSLRHlWt+^w3f6rEE^z%TU;<;7=SB zi}b66jh*;!W;DtqKu7?+WS97O!Wl$D(xT30)sV0Z3A>iyj8;-1E1+Tx2^DL{fr&QX zbAb*weYQV)aa7OR>J&r*uq8v|)DoDy9nS9z-GFII1GR6S@B2bL4VH47i&3B_)1|XK#d0iL7|s{qYlOsm7*Zv0OB&d z4|^DWG8TaFOJW%FzIjrZX24W6O9~x}9b1K!(o6vVnP2KBMMUG%plB)k^@;I{=n1f2 z4$tQVN4C=USk^R10Q7QE37v3RN?3nK)4**sS`gESfo); z!;_VqhXaYvq&)QK!C?6h6Ok}+fKV4|5#vBUoBFR!wqCcX!E!af4gxk7-0g++#Fyo22F)@`?WC7(-p_I&TT}b z(41fifO1A0?%dIsQvgYSp7hp8FAxv|00aOtLp3)50B>|N>OX*h0y80_sOx?AZAGeD zAQq0;m|3HF9HY4i2HHLb+#We1$>vDT>3{zWj0^zG%#_gq04adlXQlmH`)}#Li$G9T zE&+f1iHHUUg2a!>fe0c3s?@ejwi3b3UDco}>2+(#l-SzclSy1z_n#Rn4TY0(j;!JE zWsuO(aIl84&~-S^WPpW+fzOeJaM+{LN*#QRU_b-_90(u)K*j)OW&o_s3U$xl+c|eO zx9i&1tz=p2ma#P}yV{Ze^VV+pS(CKLZ2_Y=HtfU)Lupf+G>8C1K!7eGhT1d>1R$uy z^DYUx*b)PvPk=5Wx~2GE_~8$3UAI{N?CKwykz%&%>i4o-%{Oja4*T8D?!Wdv^${D` zt$2^wl9MD)NwEQ)*~X3hO@S{X@J4)Y8{_VCZFzBxx!15-*Y|e4HW$NMZd_O0Td`di zivV7GjpG?6WRS{Q=^Kro`^TqNNT4C%caw1>;>Le%27S+O8{=|UxD}75r93i8qY{++ z^}Tzy#kN^WU^fL7L{XO%XQ2ZzbvdjVa61?w?L_!5=w~S zuJ6j88AJjvH2HOO90Y`HF(iOCe&itj$cs}pPT|(3hK<5|@Uq*Un^AmJ*}%)};A}J0 z<-@Hu<@sE&^LA6+^1G{yTgz6v+rHuEKFU^`vVShvNv|EZ?iV+vI~e7g$z^3wHgkh9b3#=0x3p5b_yE5J$AX45|4V;y;0 z*~i*jO#fPrY36(-JjS?#&xmVwunA>MK}&~9KHSX7+Bae$3-lN+q3zl(uQhU^D3uN} z-d%bA-o6HKC(GrMJRJ9tbc1KwIc2x>-Xx{&xnKvqZ>(1^`P;|u{UIs1&oetR&S`!> ziyix4f1UlF)z{vOB`BvIn_Aoh%anC;rrX1JT*xw`?c7}%cEt?;IcBH#Q2y4sc5z_H zbJyC}n_V2-?dbFTI+%ny1U6Wy5RVICOWGkHF;{q?=H}Vm2nPz!={vnV`lA*&`!`Xc|VIs?ojq7ujMu+&h6Yh@EJj|hUK2Kzw6*jqzQ2^4pg$yXJ&Wz;T*`)0Pcl0%nARPYvsz1X z;coxUKje1-E9;<_l5(f-o|`1&zL%ZXwQ|^y+svDarVyWnc14h-6zZw~XrO6ppo8~S zZ&}?mmtkC^B#CUscB|XPjRTWivp00tMy@72MRPf{7k}EzcPo8Zh|}0@cmB&2h7^iA z#TNeDPCv`M+Ir8V-1gUUZ~juJ3$-o5-0Qy zO#U$6y7jeo z*{o5vb{Q4`M0dzJ9)wE`xn$m)P`tP{*}wlKe|@!S)qzYef%eS-(9rpg_kL7ZX@bAr>cE$0xiJS1j!v z7MJ}$qRV+(+ZKOQp56AyBAm;9)KhrZo%9~E-y+F(Po8$)IG^a}e>tA7 z=+PUwyLgc0m+{Uorx4n0+5S1Xc&0DM%4cb@udlAU@*n)Re~rh53pu$>uemYWl5^@| zG4jS6YpgEmqBgG2!P$xhe$zA{p6&W2bTX-p9XW_ULRUL0AD9ZnDgi8$rq*Fv|0gh!TwH}mQV7`L zRl>mWX~bdK@ zw}L;l%@@XI=^Xd|l=14CUAK1Fa>^NUTXvdrfkUn(v!L>l#EI_kRG?{M*opfH6dzW5 zIHXO#*v^YvHYqzn5nI#gqd{dX14kz3SdRc|6PZk$kzCTIljkwXZ#HhW!|~V7EwyJL z-f)L97inmchWV|^(gx50mL+v$^Yk6m(AG%=QX>Zit@iig%B#q?1_FEU0(t-CFRe; z)@)axJF{jSmP*kQ%@)0$dQ&vNI{apt&B!bU5(IqF+>!y=dVBDys?wa`{Cad~oefrM z^$~`UN@eL;Z1gsHzEbgkqYlOz}! zm6lbL-BuV(PGPc)cGUiH$L@SanZ(*zI+Ik|$Z=7u<=Z;tVcd?QaAuAiQ~dQ7t)4qG zG}b!Kk z?ND88S!W3{x>;L7N3*(SR?{dP1ACngX$bYIFNya}M5z<6dEd@DQY8Fqh|=k0whL{# zp@YoRc4uk>^^hC@#vEWgT}~K<4H{I5tzt$LdfRs2PC!A$({j$l5gh`51{@CeoYXZ|2Qf;w&^+iho>BA%5Unn++Saocpy(2*hGAJBX6S zk14=1#9Tfny)CtHzqaK~c;9k>a~E>15K{0hn{1=#A>z_tCx|qIc9!W**E40o7~i|m z%wdfCBR%~+qE4>n_lS*uI-x-Xdo9H2y2)3nO&ubPp(yTTu)JOF z77U5fz|@cH3S0>%wM`WnELOD_!D0{>EKS<_ugEzJmOEq^36EUum6xMXem>Xd?zhY> zrbB&$f~$^0q~owHH;I0)HZe@Yt(doN-F|AbgXA3iy(-hC`aUkKA^m@X$=m)mP|CVf zNZov802FzqZ`SUcUeD#->?Qp5`TzW4=~&wA?8<94iJjkJ-;m%l)X4|@%45)!doT=G znlY>_x@i(83GLH29OBGzi2GvXNMB?9uvi$OGL#M@m3rmZ%N3e!0ib=LL1N%L#2uyC zD1QC~Q5qs(i5}N_AT^eI1)ASEmba~`rnw0m?5VW}K!@d8+j`y8_FCoo+yVZ}i@$68 zPDRX(Y39A`S)ZifJx}d?5x7X(cQg2e$kYEXwZfM*oS^yo*Qp*bbA6_mZD9=3eX#44 z>tg@N(!tG)PyOIoETza2PL=q(0MqHjZZ)T;a<-tVlqX#{c&UD!WQ3`dwnM5e2L25E z+Ah#ir8^QO29YY*DN+{$sotIK;i~aoN>$1;9ZMJG-IXf0@p;(ZZ5RIW^V=3kK^H2C zF{R)br6eSJM*?=5-t;Y{@Y7OZG2x5N;Z6m;6CyWR6|t9TkUOLhW5~k(e7<=Czs5bP z7zOd0D%$C|CpJ|@GyW>u%0mxiAWWk!I?tS!07Y_7IMo_QGY`x zJ{lths?MEeIozp>8i~b=1FB_IsgCyM!xM4I45&(WY;r3~+2E(cVy!b|j8im8OY_^L zu;fA)J1)zr6b6WhjRZI@egl)KQW*W-xbpn()WOZl!|o6xhN{kRRpcl^NK?xMZz7=( zOGxQ{MAs*^2(O)OVbr7@sVWIC#S8|sG< zqN~_txmP%X=A=4z^l4N2!R|hNI;G}|9c4pZsxJmp9WfEHVGqsH@i)Kh$XZsZ`kOro zO4)}f@@{Ng?&D)*P^h!p72@t@Ze9E`bov#FU7f=za9tNwr9({>u$)u_JG|Zdkp7Na z)5|-&tS&a!b_Skq>)y2u&D+|Zefiwqz9LRIXPLJ64%$)Y*gLK)3hL}Jod(!Esezpx z>z$o$eDTBma5oiu8_SFHW~g?_aCfVr@S|q*2!0Trrouq%y<+l5~hduEF5hkW$1esw^fzRmC_Rjcw{f zEuGC#5#k#ScI61LQ=@UtRCU297z=hRD{A&kP@jE}B9weExbGaWtYeD-JJ}+^4n^D@ zhxCELSOwVP6AyM2nRc$34fCxnq?97TP84Z&=0yUX5+s5VP9xayM6DgKX(FnOZq!)2 zL@JxnEJh-It)W6}-CW~bZc(jjF;XJdj!)D@?gxOsciw?}GMvp@JD!>mmF5f2FE65+ z-<=A{XV#eYzl3~eskee#nLtvV-tetKCqzVxnKlJ;(VEd$)xSQQj?Yg7J61E`aU-hi z3{`-(kC-D-uzDh(NaI^5BKts{Tt6v&r!)`R{*uye5~*+tzZw zOFQD_y#LFOJj=9(-E~3)J`e1_{Gy5Z3F}i`yN!K)ji7}OJ3rU3R~u!7jD617X$3Aq z|eTrAT&G zrF|E|Mo9~`MViG%U)RyRMrF*oWOr#h=b>v$8}E?4tMp;PLXz5AzJ;h4v#tA~U$=er z(w*1tC>}~1-<$KwG%9Rq;?U)$2cr$0o@>bRsKeji1f6h)$X=HdA)-o7XmIa$_ba}? z{SM*9|86)7H4EyfsvXyyzclOQS9v2$=h;K44L8!Mp zZnA}h$hA`;ECMxGG%wseyU_ujvXc><_)C^I+owsVTog^d<~*WWZ&8b3Q_Rj8g4eN@ z_Wu=IY0mADzhH7ivK9)Tfi}m8M@iJET zei{XAlBf#^H=Od3DFtn+Pix1h^22#9u=}pSf2Pj05X#RTF7~^|Smy3+*K)S+=k&`a zUFf0Kjufnz$_8o1rt+0t9UEoI-*fZH*vJcIxo2r&U*8BDsU!U_X*E#j+S+O~{zpZW zI%JWJpK&vN3Fb7yzQ6sC68D$y5+&~JyR%x^vUY52I<&R?**{y?&{x^U!iW|6c4HI` z5uw1+Qw5Pew zn0WILDEJYB*zkgUQBji$x(!u!l#8eq^j^lABxg857nU4GN{7idqoz8R{ovug~d*!u|rju4D7IOEhM6GC5pKrEx*EDI%WtLa}14Q#G&tuqUc;xZsQgZ z)~4gfEg`Io)CgQNbjlXJ$t0O9|J)qgQ%zGdf9RVuT zcR*q&=i>EWypEPGM1Y+JkzgkfnRb#d4N!Kc`xIc|KE2ZSmv|M2%sa&41x^Vlt(@ZH>4S$|9#Tf+g&VxM-{_M1Y;fcZj7#81NA?HM~F49~dJP#UVvE zw4`_OM$wCTM5Gwgh+;8jM6sANq7^uZICmt%yJP&`z2X<{9lY?p0~g+RjKaHz_q=;} zFRynD!_F;>!92DfsCUuQUf%I}r!T)Q9f@gLh$n)Tf`Udo!cE)APq9TM-+sgH9z5X$<3qKN&0Pv_`izwMKH(!%Mn0LBh#@9chrs9i4_$A^d(X}G%m$m8_+ zgI&ECk8)*|9eFsnb1pZtZN&Y&wv}aEWY}qg*zkbOYRnQ8c1hT@eV@K$jUix~*}QWX z0z@oX)`lf85dpKCYE9%QK$yZ?7Wi}jvxV7p$ie`=mx`^rUyn?(sN60G?*I>Khvt7-q^=dOVkaMHe%c@QIXcLZlT`DQ%uCg$ zg(f#L1sVe}vtW#nl5x|6b(WcKO@fp{0=8w$S$8Go#}`a9{8z|Uk<2)*RHNHCN{tdP z1z4FZZ1pH(#U06=<>Ao3{uVXmtWWc!4>?*8pq%d>B3hN%kdPBv^`dK4yEw*XNqV77 zty$GAJI`v*ab(`JcxS3@3PHi8fpkc*q@5r4Sk$W5sf5s_L!A9O4Xd!}tk8oH8e$g~ zZM4KGj^)se8>snLT}~Av>dQ#FZoSgW85&?F=_w4PG$fn)g*~QlZbBpTm6MXL%IR|< zqmt5mc(v!Qvnk+U-9$Gzhib2 zmsW8uL|d1|X+W^T$VkePv~|^%riop1z?Ln<%VV|lEY_FD2=0uVp&;EiD#|%en_Q<&T~x-J z!u-XO$ppBN-G!KVsCJQu63CVKbqr|U|7^!wI|m^3ha9wrEt*FCoy6Tg0rjmGgW0>u zuRPx2FK{xZ+Z_TLjVBm$Ga>Hy7xBWO$=M-7+$QcS%gb;&fM_Ec(-he1nRDzO2@rhZ z#IP3$c|)dNLF&N}YI@KftWsSG8X*?qpuf==)nA>_1jNHl+mXkM)73RUiQ87Ela32T ziil}ThdQo`FhhpvK@%NUiqatw^k&WUA-=kt!ze@y)MP7lk0v=A61|4eNu}VFQy$fyrxEB=^e|&~pHzJTOfiwB89` zI2OS{`0lSBv=#Errd1?*Dqzfo1T^)U(lC0AWZ1Tp=r@(u}Al#fglmrv(- zl$s)!UkAe)1r{jPh1JnwGM6rr&}%xj^l4JsIF6x;okzHmoJcjKbRV(sf~a1Is6J@C zz>G?mhF4GVBM4i0;gYrGBe2N%2v}I&B=1sC##>@PRf+51i(wI8lxL*osd@8@Z>!cJ#jdpq{4ur4(aZ86UTo6+ENIZSYvP>eKhN2*T zgn%v*N8Y57Q7eAn*Fs>RA%-|WLtG-nhBO@hh$@8gryuVO%4yDEsD|TyYUqN~J2<6Z z@AWG%h03~JlWovn{daT7F%atZ?d7Fx(}67z-A!}WV|MZd)4I!@1riXM!RrX4G(mY} zJ?1E7)2L^y3l}Pfv5EkNQYuDN`eYWPvgsa4T-AkW97!v*A&=a@24mRYjaAaZ#_Y?W zG6N`wR2OH&BKm%Ab`W7p-&0j}b{s70el=ATcWE2bB@F{d4;P*Vv8)ZQ+K6S5X`zr` zGXiHDWj~9nSKH6x?K~yk(aHuH}EtL^* zQe21e=y4kQ&eU@`MAQ_v;Z!NDg-C^;TCjDYYl9ozAqWDwg47?GmWo6%xxI7}*dt)E z@dO9fkEE*PY&3=8p$O7Io?AawB3wE-z%lvRWBx{4-(OL!Q3?hXW(bv}bRVget)g>h zMYovoo-v8}5!8fyWTLcFteQkN(P6whJ+&^%|nvZT5|@4%y%rWXHolAYf1D)jc` z-IF=5BL2=g=dRv$17p$HT?6;zw7OToEEU*GIl=l<&||n)!I~IuoO|67H+LbTMETbg z$5N|XD}kyaC(iXKzyrI$ur0EZ%wHtf(di@?NKh5D3XZ}iw#Qw>xZBuGPc)@<*e#l6 zr4$7(N$wWXOPIopL_4s<5iAPDkP9Ab@d_X`FuMaJ^;^h`$U7wAL`-ChX++YP<@CSq zQJsP+6#;gOM1vhwg#og3ab#@09w{tHd;_9Rv_uw|$HAize)VSF9Mut^@MD4kt`jT z|FEnR4gXC`JOMKK|NTHb4`PN%hy*)wKiBQk@jL+98vPz}kqMg|FK>vgO%=~bAai^? z7Oi9ky_}XdO<&!FPr_2uy_q@-XxK7g+0})d{yAju6s_eI-Bkv6W+>FqK69=;IOToo z0sgY@ujU3yE=Y?sbCF8|-FV05S6GW^2PJOxv}(3z)z4c1Ni*Q3?cPKV7D*#)f3#KA z0>%ICqFi^>;MxVD6-$22f`NXG%jbuMmSfa31krdyv{Bn;3WN) z1ZpwBK9j7wYgwSO4`nPeLhK}q0y}$+zp|~|%<%XsXZc49?beRnA+ug;)?Y?-y`oJ_ z`wtCn9w#JiQ=N8Iz5qF7j!axY`f6vsAhz}nJHh_DE16gWRSpqK!bgTm%h|d=#$o6* zqFV^LAm0ukMG`vY?up)Z-`0Bz+NcQ|z(7z;RVnjCFzNuPQ81z^TC2Y+toHSJR1hG< zig{!O*bs0H+^;JdbRJdV^4}p(snsD=39YoszO2tk%yZBRvxFkFeD$l!6^>a{C3T17 zw-RaiFo(ruI=!zgbc|Z!)gj_*-Rp1{31V{A)Um(4cMa!aX0Bvw@L_oxm#0?{b)(a5 zM!}neK=6<9a5`jAQs|F3cVAi&!@U(%zKw=E?c)O4MuHt@`1Uv*B1?n1%1ZBG_rn7G zB1m``Tty%O>Oj0LFu9-#6^wLmhen~uwOwi;hU{nu4!XT03&h2dNffP)Pz|f*nGYghwiL>5ka7hoJdr|A5>} zLPG>0rTUQ;T`wRZL*FY8nlH4%2n~_L!6Cpg*ddIdAsF8wQ_rAX?*u9gtPm<~=~Cn7 zw=aYEy$cpIF(CkBK%Bo;UfM8LBO+ksBO^HFBUcpVk$%OvfN9i^1l9y|!H+bsv2!8V zHqQ&``5_gaxVQhd*!%upQ}2@bS4$#NN8_Cp@zSw+qoZ8RN8_7Vv{M7mL`=SXqXEpU zk6ScEXLefy37ip39t~|mv|Q^<67mq>=g^Lj;P&lm_e||p1`k$`1v{^|9u0Q*w+#lj z$&NZZZ5Gjo2lg&hH(d=Y1nVEF+P>QF|}P|3av=+0?g#|BmOZ~d+HL{8N$nR-Ih`dOU#ef{BdToGc2 zvL-~TyMJ@1dUnyO^D7=vvBM1GhX7(@2@cdBd6thx;L7Q09G8(D{-YlFwD&nad7F3j zk*KMBmkz;8e@+oN4b!?l5cEu0Q%x=pMc^=ksWI6w7V!RheM4*)@Wn%{Nwgw3{6B8= zt*qi2PQcirl3US>?~ofNbyulAlGyj6O6N4aek*-r|7+Qu&qYnYCMTG7HBIbs7|^O) zY%XZW+Ov(Jc#1e%8b7X}N;+QzufQ+ub3(7Sv#~Uwh!B8Pu|r!N60A`^GFe(bSK6tu z^GildNM&;QPzAYTSC$Cjjcp)IqzthPX227WL0v{nykK6?Sl3F25rM$?5D)_Z1OPHq zR5t(sZ*{ZkU%LSSHtIF8h+Qp84ZUELr7%d;Vo;dtgzgrX(SBHJVYP@ z_^Zf*00592-OK@iKR~wqec!iszwNH;?beoMY}w1!(k07Q>7>0S(q?{2{O$+>zyrM~ zl^1u2STIv0pPQfv0&w_%#s_0QhrJO#5Ac1A9S1k(zW31r)~q$$d)Fk(Dw6kw2cLW3 zzV#RiBiJ*QudxL_<+eC$S85Hn>A5Z zxUHBbX}8RnZ>@cYrM)(jdp6c+ZLMvr1+Z?c->>uGAB&2ENWGAedhbQOhJ|Uv;~Lh7 z4dT3osdZk&bK|ZXZ^Vv)h_?egjUhOKb|$7v?$#}?BXAaX-+0>Cc3&~qwB6!_AtM&! zHhVX|X=}@BR(7tPS`^FwL|?V>&H9Fo;nN_=WQM*m2tLg8mh6y$sB)xduBV8vLwx%@ z#9Y47_7W|&em7-n?K55`@wRu}xn;+)tJ!PqB`agrjk6zP;MsgXqP+h%8=ADZ2xqh# z*13cINI-cpNYr;<+5z71Zu29~Zlf`6<_FueM%v9=u$S=HoZ%~EHvX;UHFnBex7KqE zwFqyM2Q%CvTQ7Eo4AQ_UU&#Bbczza7*ln@xw**Aj=fiz2?#Id9Cf-^a$6}fZlV`66 zrWQEM3^99`T*)Qvjb_BNTnk)dl;OEA`0w+FzK;5L%nk2zX(hwN_IK9W;t~K)C*|pJ z%Ha<;R=ez$>hjwuB=h#%Gn4!?GO8#(a3kL4Aj=ulHM-t-0Om|NS8>Cwz7_bl34h{2 zsQqY?i~Vkl>OTvl`07Z*eME5CyxY|nBhZ|+#wf>1^Tj5RAziI+tJ}}>F!dM+hK%bs zkKmmd+J$AuAB@~-uhA_oeX_OIT-*MBThxAPTeL45A>?rFo*j5Y9utt6QTXiIwf36T zN9~R)y|+*uW5^^v&oi^TSK3C_BkS!~ZR}8@w&71l2 zCRKd%1^(npB&q?Qka6G_N!fUAJgy59rVS*5lfsQS(&IZXMG7v6(clo{^|Ay0{$lDG zWU3V>cW*yW;_w$3PDt?AOlaTr2n!$2#O&_yf1a8b7J;6YsW2hk-#)5-Jzau%hCKd4 z(8rmw`wQM`kggh@Tg$3kJinXsEep(hhg#qSF(gWTOU&+y&?l!o5LHG?aT|`XC~T@3?=sI zWMC}*0qMvPgikX?A*W|5cuyH=#M5;?$IIh)jPc$fp>H9yw{!X6z2NF@Ki-?Z2L54?;HK|H?;H5>xERijLiwEg?n6R# zwG*iD<*EwvjysSs1g=m{@A}c1%OEhE_Jv~pSG~*Z$E~jCNG&-h3^li(=af86zk1c- z|LPmXzR@*X-sm{@_V+B7ZM94#AM>5I+^^dib=s$x*%@U>(boT{rUp+{(!lq%R`$Ny z;xQU`>lY5w=Kpkf98#^B$CXX3RWz9q1`Q!I@rF5(Z``(Je214a8ClplVTiqU{Q3!F zn>XO&c23e0`ESWNqUfn70XY!rzZ*i(-qwy+ZSKDOmv;LW-D6Lcd}BU~&1ln>QBfSt~lOVasbC z3R5s-FyO7I1rIH_B;&1Ef{DW@rYi)$Sp`B+4PP06D;i!Y=y5jfp|f1W-D2G3D>4Nr z*rBiCcj80i!oEw@??jF|+JNAc3)N2LkOjQ&a~C%C7T5h&5N{?x8$)me44hl{B41XC zKl?NvQ6Pb~D!S@#z=yWHZuYh@CEIq}w9;*K2cNO_1y=pr1%eQiwJkPZoBqFf6aTg@!wk9IZ7kQxf^_#zhNWS zCT_J5+rsCcX0NqI?Xg%qH#sEp6>+X#1b6)(fS0aCy>Azn-qxFU=y<9wAo(r~lO;lE zTFPt+Ig%h*{Kvb&>k3o|@nYxU(hz+hPfos2ySmx@$7ciWO?RUJc8M0%RTah0PkCc6gx2<3?S(t+dhv zt31(x)Cf0-NNC^gQIHg12h%MVx&OuQF!TJ-sYinjS3Q$=gxsx#V};Gdhx=GtF;I}Uc$UA^J>oU#IB5Bd z0nZ;Y!js_i4&lM~=6C*8z(il`nGq2W3xS!0I-M-md3F{}{I)ehh71Tc8R8b&td}&1 zUmYF1$dvY9cGeQq48SUBD7h87*Kwg)1}@<7KxH8;Suoa144{1l!*1-cD{E_iHJ#Pz zdwHGbr&LNUvWNg=9@Hr@jIlEq37^whl38xx!V4eoxK`VX<73pnVCv;0hD^3^)XbIF z^kT@QGb-RJ6#!pb1|7gbR_2yfSuTp2P5XbXdu8jez4l>;?J{+RvVO9@xNMc!en`?h ztQ4M$Pe!h$^G!g?r05tWXy~Dw2*1~{VBDu!_oI6k`_t-juHQMnDj{QO(u~JN1(2g( zhw)1*nPeUFcHAiGc2AcbvgDp<%-gnQieit^Mq#^Gru=k$s%e>8? zLd7Y|dgL5aa(tb+YI@Z=O8$f~qnT31U3NbsjEUBkpeb#FNJ%OO@*t-u?u^MWDQE82 zNdod@eMAQ-b(|RNvy4nRcgP>V5xvh)KtYNlU#8>CnPiapU=oBrQRYRY95@*HVHyxv zT?yH&TXxMF&t|V(Y}(Fsp-agKJSetBWhPik{5OfJOW%Bz?cI7Ze~1MrPr9t{XS1MR zkV_#Lh76(~CU>DRp4b<00IIi4+A$mYm`FF~G-ns&i%iXu@U}t#)&;D@P1-B$dN#h! zhBy$NLZ(%Ar!&Q&&&V*g+TznlF9iJgdoWZNK_U`Y zWh&+>*!k!D+H)fj=#M7aR~+BK4osl`Y;i&cbbl-knTI8R4KyE7GmNs5CCfjfR+3yh zsI4pdJ8RtwzII{{1)$jv*rH>50lo|*Bg+TYYL8-EVl<>mP%M-4-k$G+EVdo`vV;kQx$@zF>G zGGxLD)0yJCw)4LAuov3nmyj}*of|R%(s?4!E7s-o=DTcRN&D6C2j|%4bj{T5cvy8=UA;%Sd~5CLyAJa~Xj5%;RW>z>e-BphK4W6 ziw+1yYRSnOj#`BxD)uTk$s4<_f9z5)a^?=SYJR3vJY?rrpM$@GOdeewZiz9?A>{+a zjW+{m*-AhO{@qg1A!m3R6dF5pgetcfe<&BqYrnWZvazwUYqsen$DjF%S8i+fN$4cu zM=e5w)c7QEnm5xwa`r7Z8`2q=R3LB9>+C+Wb|BybPLk&Ak@~fcU4yk{ry5|p9Ulx7y-x~))|2sv=ej3Ztw5_o6+gq7< za%XJfBAHU-UX26C7BhXJCg+Q<)ErR$cgQZkv$|!Y7504j16#gk@SD0xN)3Jp3l(hXV zZf&;G%){YF64F%eq@s;41WM#XpDxb?Ncm;2o~+jN+C2v!|C7wQWlVY;Me2x7&Wu#1 z^`aQpk+A15m_ zou8Qr+Ls)%`L01sW+BaBfu>uCqw7M$e9WO%H$?>8QPm!@2#VaXZd_j@#@J~5h}y1K zLHn6=+ixulnf@QuoseLO7%lUo(8uVUUV;+M%SF7r4C)( zZYi1KX`~@TrGgBZS?-iL+|IVu5F|IbZ2mATEVp(~Duz09?w0%X7&S;-hFr0we>_}R zrD{CksdJBQsvohXdOY(S##D}XOx<`J75xz~(c@M7oidH%hD`c+SE|SR$Dv^A$9tC= z@%k$I+hK0U1*UVnS*af{+WnH{OZ`Kpo(8uleRN_16@7>!kf~n?Q>Tz1HNNdH2o9I( z^zchBAHRhWDl$%(?S<2puw6gwqg%UrxfpO2BX8^LUUkWvOY{E<3tTy4Z0{$ql=_{K z1b>$p4s88{lBxwP`@sKdpO-1&ckt*?5aM z8_;2pOm0ueX#Nu8Fc_$~Fk~*V z0PYQ476zZ%_VgBfq;l(0wRQKuF{F@F9=N85(4>0l2L;l|*Z~0dh8X69s?YIk^Tf$H z!G8&v{?%zle?X|qRN$SZqfVQ}^^ntsmdQ>H8D5|2hT!B&%~VuxRhBkitA0PdZjQG< zmy$A+sS}<*t6VY|B15Y|carI^# z-|=3QvB96@AK==8t7~XG z*vs47Pf4zm!%$~u=HSg8`6S$f{Qq@#sxOCz!QQ)QQ1(+EX$dyt=J;bL$9N#U&xB@ z3YD^4lnFK@=!WQ zhn&SCsC)=LR4)ffi{O+r^fAN_WF|Z`CQTET z&2%au3>lVIeZOvLfO9h>^3SG(`*}E#3bP`vg06=dX?Ru=NJ3)BmaM0kr|_!%rQO@k zH2|JxqZ56kfFcH44I$q zTpD8rn|(|l_FE@WLrut93Nt!nQg(~;%9ZDtG}F`cG~0MO0+Uk!m)+WrQviqH50Cp* z?K1g!iv1CI%aDNk&Wyh4o|ug>JTrg#aY`31w9|Z?YEwgoU8fo@JwbzrtCt?*WJrrA z>&t7#GDU9~sU)N5c-lPEQviq4dyjPzxI0tQ8c(fxF2xJ!y1ZJa zAZwE&|4CyCV8$a6rXe^o{V3DB{o#;ThD_gmhu$gA5zvBo6EX&oV`q+F&P;p5 zMgHjwA>!!_t>Joc7oeuNxB{n+31R`DLAk6S-T*uy!4r)YmaXF4$bi6N>H?s0bgl(3 zs>WqPibnjEO~NuTRc0OXv<=qL~)2XgqTYo>Sw52klkrQV|`C+x9 zLSjZ(R5FCjRpjgppEn_;Je?^;rJY^4sY*VbaSHLmD(^c3EG7xnKAkw_czZ_pPiHfI zNjuEcEVJ6%by8w9RG1nvj~k?dr!%R*=}c4a_jT~4^p-$urp42MBzN#K4V?}*@pvEw z)0xq)H$7XwV{L?;RsC^`8nvky_F)?P{~xZftgrXz@95WKzV3G&M@y+eG{wk>?@k8M z_g&K<VmrpW(Hob$|VNPr#UBGSk%)b@`F@YnQ_EYBq>znZ+vo{>KH;6!hZ0 zqt`8p*mkK!kd5vOd$3}@VMQ{O_8C~-VS+ox$Pf=tpOCI$dyT64ocR7<885NuGmUkM zkSWcbmOg+C-82hjefHDUBXmQIUez|sKO3fN|M-u&a@AtN^M>2OfuNYA9m91VLqGh{N-0~roS zXrFned;IPyVawRF$XBCOb%#6gyPSZ?T(x5e@4gjf$&e<$YWl%ONTE*15a$N?D0j8Ea4^e>Zfv3G;|xGZhDYM5g~q_hafVk$#*t3SH0W7s0u{c&d;<<2{FO6 zFn$}g$3vf{Jc^NkTX62V^TeL`UpT$^ashit4<(46HrhjUrjI!Q&v1^>=n=v z07Sp2u($Orgo3KIY~^RQxN*X!^;z5kpztfC2)0xWd;^e~`Nn0J0_4gzshYs1NLqo3 zm^MaDt41qXk&AFv>>DCND|xx~u98&p5Z3B1j$|2%Aq|0A9H(6Gu;oq3ItOR!#-9`s zW5|wR&Q!P6P!J9Z)&IE6!3By$jw_6(Gjk^D4GUF*7;#Qg#$`VTqHmpKI+py$gL0%~klw59Xhq{JQoK5RM7|V0YhZGe` zFKT*?iQjRps)-C4cim2evg^yDb$9t4h%}T2Nh2`_KJ-MABT_aEGR_GZ8Re2lk*!}b zG)>#G)2t!PyihF9lQI@Qx<9EfXR(keMV{$Qw)Iq*>ly?s9f8TFcu6DELrjDs1|YP< zY=t|`>y!({u=1q>D!~~x9bCc0lScY$7jioRpZ#3GyUj3F2^l8yIumMro(EJTwHMpH zD^^h50IaLuDrO!?xs*)Onj*w@CuA*@vK7LnDdWZnLUDn@fFRkTMTYj&cOaQio4N>V zgv=)LV`q+Fz)^jMOsg^hJ@f%Ws)CW)MEOcZ0RhUD8Nrcy3EA|g1dePo_ZQ4zCLvN4 zbj>IlzZYEEG‘XLGN5PABzkYz&`u_ggGCpSPC;{|VpjFA(Bkr~24fMgk9YQHY)3aem%{AVW32sMGKab-Eg zuo)ZG41pz^XgAhh2$%$+6qAxmRiqYG*8o$GENp?4LLt%mkwe_4U#MV|tYA_N1g>S9 z$B<_MF?74MwQB9{@f~xU3<>gt&J-%Xf-4ysrS^4Imz4 zdrqT2*y`}KC8$cmdQAOq@Qak}LS_nfotc6@XQ)h1Go;t2Qa+_1&ok!As-mA~Pt6eU zt-poNXF!#o{Lf6N+4P7k&(4UDW>o!jrb%vBsmqxag|0LGlWS=b1tN zBL(VjKkBO5zY@m(tM5>75JUz@>gt$4W7WYx+yu|1uBs0NO%OcFs`^3V1R{(2Np(8Vc3`L{dsylUw}H3#ZvFZBU2DmQ1~lIBkW^LNivNmmIY z8!(@LBhl|_G?LUDtN%{p0!|AppMjT}J&DcV{%ZShq*p|`Z=Zj^{G@X*enPCTsQDQQ z0yk-{5-_xTurU!wion%=qh1o3l4ZpcRX4r-B1ndpxzx44VI;01L)(_fs6x~Ps29hd z8$t6kq0iJeOKQMN3QrNZ$VtFa$x-;~h|vN{SxDU!_&3p@(O?K!T$F)ruF39-=)c^$?o*b2~&Nw7mGlT)=@an`VDjM#|rTPf2ww%6} zRTtNEuw@)DYKy}v;d5Z24`S%Nd>_C~Pl|@Ztaj)2saM2z(V?DxKNI;^Zpk1{A zUDS#^3Ia6g8YOF3P-dP}Omw3bkmNZ~S1LyX*E73ZNOcLf0vta@N1KD6Ktu>ho1*@> z4E<24j5j(mSSuo>0EI3%3V9>?Sw)pGNH*X#A4NMP)gAedm_7X8l9z~r)Yk@{h+q&G zq)3s+Bf#jB)6F2lgyc<;f07&|L(OJkpvVCmXccdvJD%DgL2dp~qT)rTLI{G|X3Ibn za@z!MU{YsDI8S}cDDaEbCf;n;09-}39-5UC!Mt+QMZpv?+JNE+^eS#Y2YtpZSI9~b z3{(0%vjhp3L%UEmy_B%s8>v=*o^M8_F+68LV513+mz~-#6kISe5D)_Z1OPHaRWJYm zZ)HD~aRDZcCW4<6-utlkt&wOUnM)D)x@lP2UzNc5>A1FOAlunv`|mpb05CE%Rxk6tqdp^20aQ)H3CX`)Jgv_G`D^{!7c+v$nl!y0&b`>#~w{-8lYkKai9tpsj!<5}O#}a04hG zg}EohF3bY4hG5DikuD2xqxcr;*y*ZSE4KRU^Ng)kp1EOL<6PFZy1vJ@Q)Nk0(xmLt zTkXn5y0*r_jqQy!R%2Bam9@_HxS!}y7PcB2b-!V+PPbP!b7||cAcHYm0?JMlH@2W7 zyN&Oi!e+~@X`a7#xz%4?GQTI%*|E1rwK}WVWvjl1)dKxdyJfS`TUXm{^;$l*s{$iC zY0C_DR#sOzIU;-SY1JMzT_becB)8JAq4#jO{q!CyNB2DLt5w(-&-YxbI0CJ=!~VAl zcKPoOLr?YY8uo}deHC?u^^MbaVfj66=vCegQQ6tFNjV>IR!cw(z&gGe`o0zj=bh-|<_b6YM<*%q~Log7?@_mcq2pb+Nyum$a!G%m*-RK ztWPxa!(E=l>m@LqY_ZUGx=$Ph~Z(ZIkV)UN-rj0ip5FC#Q zksK3wac=wLCzO^_R6!lB0kWyT4on=sv5C?iss z=O78kYE!DIbSh1~_f2@-O>bf-!4v3>s5PX2fegxye-@@PMC5|9=64dzQZ6F4!H}j6 z$YieVuE==q5}yX^mUT*M%~=(+sxU*@YyMiUC~MVO9XG}=#L=>5R)vAlzI2bR@_quv z2+Et@2ALJg`&SaGonUUFWz8J~a&JT?_reJ){Zd*8q3gOShwsor3>w%2dM9u@U=sD6 z-|5P(-U(2CAmBPd5DpCBI>D{e*7Pk<9lN7{rUcf8F}WZ2wx}MX$&}Yeu>X9$-oTm; zR_#}#CoU7=5;WdVd;qvA$9zNIOdrv$fZq!<02cvlFL+iJ=gNE59Ok69;X>8@ZT33V z(6*`S#Xd zZtFLQ@awLzyL9{F*!NOde`f+Uf0F_ezo>ziUsJ%tFR9?@JW|*VyKUYI#WSvNtpBR6 z@apu7{{bMpy{H8s`=7s*$R! zjq$hdgFDNU(tks76LcCz3lsK07s35Y4t>^1yGat>-kXXdJY7FVCqEwGKZC_LgT`~t zKlo#9)*H2~ie@H&Z580y`lT!!BQBo>d7xR99OD#x%4 z!Zx&HqwA|=m7A@XjYAKqILct&P(h5hX%LHrUWFnu5mH4kK72Aq3u_?2E;d&Ha8SOq z66LYZ6q1%EL~x7Rq$_~MRPZImrlK1c1K`OJ1b?UG_)8nzHXi{4M3LrjU&_P4UILEc zO?M4y)4PNCZ&q>h#qM0hHV=Q%Qquo>P4Ip^7sBrtS3&eknW0DK>Prmv<>nLU zRuGu8*0SE-PtBB`cmby424Mw^~MWs3)mSG7;-s{BhFp7PA+Zv>&Pitl3iE9p=)03x@6*p ztZ^)8dbHNl=!f&L;{Guf{P_#z>KncHGUxMu*Kx=0FdZ7SXlvT+YT^)m#aeRWk%5HQJaPutWGCbFM*Kx=0-~sBP z5vTaJy~+Ts+UqtDmYcM*KAKcZdNV>8(QRrms;`Bf!}Q0W8K23aqe}2?`IXBzYd&YQ zd1*Rg+7S2c$;T+(hW+6R-q6)$pljRA7ZyweM=qAa{PP8BKM!EVLs#bC3|OPU`||}J zlX2XiD=;h(UG`FrH%hnW*kQxQf87gVOe!P(lkq^cY$Y!Vbg2(`CJMSufGLTQ}OX{SL=`OgorIv0+u zNWQhQbA8`dn{>@8d3-h?Hwu@E`*EeqYkAH21xl zM=jRBtx_f1nzg6yO;KB=p*@4W1@^S1RMIU{y6@+!8}+XHN3{_t4*qW^sc%KvrKm684iot{F?c+vuLYrxMmu|j4>(H9CE*(rg3dhyV zDBWtRp)*H6IJHjgkEfZ*YBAe-jTu{9RZYiNe7Sk!YN2c9 z7xR-$ZdEZe>U$lEs8C-=&gLU#!BI_ z!9|`g3;DxkvUyV87uV-rR*7SUn{ny*qe-q#UZ<=4@_UOCH{@&>G_?6o6@&9p;tL0#x z7vGbDJA``C*z&PS>kVC9ee5$}XWxZG$J=-lHP*X(W&-USiN6*9J&yD2=L{UE_~|>* zBjvX5)>yAGKlLvz#b0i3+3Fj=uNPIiCm&y3!41c7Z9J?lk&gR_C&P8|P4~$|tGTX; z)AU3i)ebvJYPv9~FE@5gT=|ZqV)(TcSJetkzS!a0)OoDtFR%<*CElE}%QEv(S0VNF ztaVngy7G~KP^E{avkCIB`4zSgfl{h@`Jt0-8|B9yZ1|paIEa_jGotjs%qhA&lEb|E zPT5}kb%$fnXXn+s_DMt@dfIl}>cckvTI>6<$MFB-t~F`;EB=dq z5z3-?t{q=vUh0te?$)8uO=5xUb=X+>(~R7&>UFQWl1xu54h1_NWy;C*t>)-9G`6Y2 zET$4>uC40Zv~+2UTQ<5XxTfk#xg61TiE!qHxxVVw^}IVz45yL@a@IUNr`xi(lr7&Z zBZ~MXWVmtIya;!vlSCD!H&@8T5lqgJ?FG`7@4M@=+Gk?WV4WmCnclia%C$Yd)nc}+ z;;TO{2aCLgUAkQ*-&(KXn#3CMtq$(So|yCmsVoO_e#F`}w2!YzcCC=ZTdTOWws*e% zU-hE=Yk@`!zsBeJ{08%^4>&n*A99(DOT~5R^i+JllFR}t6?Q*YQj%ivEpUeV(;n)K zq>{LPO!@N*Od(ldszNjEpSYD&`9E^p`a-G7yb``vXz|MTi8b}JO?CS9eM&VAmOQ`# zh1Zsvcx8St;59+p5RvYj{k#-+cJl%|6&8zZ8;ZM_WWC3;bzr!C6yj!L_;vq+qYQR> zxIXCHJ9}92E}vn2t$9wDJ0MW2>QtZg(e(mv7tZ*aykxCwV)=(v$^$bNL{|z7ScoZ` z6XmI?Wos9~tNWIsR0L8i{)%Nd4!1M2f7KNMa2BjKh2BNo7ogEi)w`w8}8{PSh6 zyrADELipRxmsxOYVP;#daiZ_KI)}V@aJy51>|dckvdb07`g8XnIV!5oONRRs@fK9L zt$QrQl-AR51G9W0|CBrLYr7^W@P2=t3$=MRcNqc$my^(EB1QZ=F_^!l>oN?EoM*xh zde-CFASl1m!7ASCuMwg5m}11o`Q{Hd-8CS=Xg5R3+^-ZD#aF|Zxrgs%v4||jE{max z&u}2kXeEz=nL{G{8o$bfg7q9l@UF94s8fAe?w#*im3en@&wZ=A(Xf2+V*RuU(Q@ro z8>s-9v1^K1VE%3k9dc@~-kT|7RpE;8zl|s>D(@c9o8pCJ+QzXfmeAJI*01!3f_T z!X-b{xRR4+dJvxFpLf%SEm@)&6{gs2CF8pFve=-r}4!GWA`@F+ugJ>)9J$`WTZO^$R|X)bS$E5Oj0-ezou?Pf znC=}%?7sp-<_7dm`SMtJK0E%wCnI`!4B!}+r3vWW1%k`22^Iy4J`zj!@e~V^ffVLY+7;W`o)y@@ZtwibN%L7wr+DXqnp{og{%5i3m1 zREo8*MmYUhEHP!tM*AtK>2exd*FFK;EPT5|{V&EKC)^Vpt7_*(-8`|Q;>@0lYKJA? zP126dSB_|fs3t$t@{LwCKk1n?8O=1*G?pw}?SD<#veq$=w155zv@w}@@|W#?dJ|@r z&}2354=%0pO+yzl=?>G#K0Gw@`sh(3+?MD-;s4piIw;KPFAa1(E%HwzI~<#2vF68tTk{ zVb^yH-k92K>0$0N(hu1?Z$JP}d{!UV`jUAl%>R(w&^Y={8Z2mGAnP~J0wfbb2?h%O z@|S|Mm=VSilz<=&U8fwv(=kIO1&rC%JaVO@(aYf;3zHa?pdWqdp;CPb`cGr8MoX{E z*sE{$>t!Ccw!*)yTW#z104fDv%AQgce1YAEooAn(r^0(lRYyv zlwQ^TD=DS_yZU;nf8*@-D0=XS3)7G}&OXf_KOnxIa&BwC3mxdaPC(_t zf>No^YZ>{DNk7)9DQcQ@PO4X{q^ObhB|pfERhaB`W^CwhpG-S_iyhxFSZj`T9e8Hy zsV+tK&NmKPY%9iguFt9A1&bvFDonB4oyPFeE>k!Zff5a~w9o*6AV@Q~Gh8!nvboDM zbN3zeWTQv>*IA;SM*w_(58g3`V$*AOm^1ypIg+40KTL zc+ih};@zO_Fi=DQtHJ<`Un(G0$pBe>xi9bBx>E0i4)7zG2qX`Bni1a?W`Iv>T{YMi?iocir^q=zm-a zCh{)?GZ=j9w9ocXlf~U4a3B6yr*gM`Gy+wtWlkb2DonB4o5Mq;5v~Z<3}9fRX=HN_ z{GlU2pABep0Tjy{bkwg%zOU+!o1#aJgPMEuv%KH79C=GS`F=0dp>)P03Jrx4cZ?D%Ri~UZFM#zFIXOnkguXDojg+q`l$@1x>JmI7C3W zqchlUcF++7*sisOO1s~ev%VRJtgHRG%T|0@ryX~K!-$)skCv0wg1~v#6z+sh*xcJz z`Wwvmc9$FQt27A+SB2O_#A@?`zFDRqM-|!=FeCe#-c`U)~IUJGg3M$INbZWUIxqE_rTm~5F(`P-2{2zV)sTZK4we@VM507IoQIr{HV$dDO*1rrJw zDQDT0Lrxd*-kU~%`|V+6<&AzvvrxhTYvB=s^cRn7D#G+`UJ^!dO+oS&0SR!(A$ z@6PS(*9lGpTJWPjFc7!bS{dNM@7&1R3f}FIDNn>2rHD#*W3Qkiy z=LC5)OAD^QLU29>;3f-`PCzwUQk_{R(71L8=l}-HhmIdhMx4MwHXz!`rZ=OO>a2B= z7?<<{dPBVs9YtJ6qf-C~aLiPTF=Nq$Y1fF*bSCX<6WviTb=Eq`jLUifJtAHRv!I}N zM2=$9nlT+HKEgWOru*wg;fUGW!qHbiB)nR-;jEU#qAD0w3DtbcF@PmZ8`?o-rM3fL zJ!YXJ=4_4$BOAUw#Y+OHM)VMRLA?so+K6Kl4e{pcxEC&li}2tXy^ehZAg+-i8u|rb|n3kr$nENfgS3QjIi9 zslG%?Ec|AQ|96{0ZpfEo3T>67nChn+2qJ<;=Hd}1qOGwN$Dz|kLniKay#g$Uq~lKR z+;J`x`jB>2gXfnJrgg{u#cjBBU`2hI5%qZfdR6rLdHU=)E)t7)N)R$Y=L3CgW zO2LE))|ZamUmASPQ4Ht*9e!?xGhk*(CUR^R3WoES180{OPsl(tyUn~Y87s};Mw~VP z7TVNo@DP(u`vf9rufhOwK#ji?lN50DM!~a_ zPD{BB2yPs?xD%aeXtL9AL2?RgCBT8$1vd^ox%!P+{5{V4hJa;R^g>D&m{ZP=Y__Nt zB-|sgt}YapCJP`9YrB03gF4+Z?nsP&_XwCc_rZ3MdWgMpuR7=JG<)UiG><**jgdRv zV2nRKg9V)j7sukS(`8R6W}f3V33pj3qlXjESk zs8nAX=u%%qP%6L5Oi=J%!4PKlEimIw!d{~c6;SZHqS{7D6%0n+T9Qm(f^|ok3^BlH zW-G=ZPUFs3#D-&sQ0fl!;1=+p+R*2p&Pz`kKrvkZHC>ZgsCevNJiu8eu&X+;Sh%os zJkprc(Q{6^{k~aStL(F`miqRvC9K*y&nk~t>&9*8{S`WYeP?}{Y0qepX4z0%)wZs% zgWPt^F|>i|h!NW#iI^ifw?)jkcFMTw)7A8`AJ(L$(*HSjRN!&ClxU!h7Rf_`#lI^P z_~{R3yoq8#Db_`4B-I1Zv~YyQopsz0hZ!fNEepumG`VeMRy6J7?2(~zt#EF$lAVX3$$=$xT-j}vC2-L!fj z2&Z*c4g=lVY`KvB?iI%hJ%RIad+lD;Bg2ej;Bj%+fj$ty2jDaUE$$L1 z5PSfH&XamDJ@X#!8NJejTSO5IVAq)?i&fu zw8K^dg>fQ6*JjfeF6R6SIZV)W)CdmN<;ODd|WY5fsX^_M$GqVhI){YVM^|MtSKix=1~Oc_TAFP8vw)m(hR6f%(r zAeRIv)igjVzsOAEmqbHNLFMs66?oq&OmbmECIJEbk|9%QJeNF&JQ#i1b{=gQ%P`7I zG=*esTy6x+lr99|hzEc?dX6K{vg_2^v|VbnZ|tTJhN8R=Q3+@u9duh00SyJXvIELZ zM~DE-Xk6|_PJ_*ZD@tmAYIz$!=X7e{x@7B=DmfMI1r-7d)0UYoUZ9I7cmSk;7f>&N z7fdgJ7f3IF7ez00mjhY9hZWo*c;GF4Qh)#fykL3{y(W{{8W<69;j}J0?jsgo1BH)F zT+kXvQn8H4{9YhSlWEmjHC?JmML;loGQeP=?UHk7NW4UrRoVbqIp8825KjrTYA}K> zVaVtW5WkbF99|d)ybzcR6KFp{nCeSHl9V{DaGOORFvM}4<(ooa0TwRgA^i(?s>-3DC>43h!$wgJwm(E zqc&=)x(AS{sn6CO#_}3fsxras$N137u?Qw?JaiZfHX&QPelWJ(xGu z19lB_h>JRuQ(F+k;07OB(W?F-e>0M|^xp&j{90RgkP4V*VR`LIj8c7Rj8lDyj7fb` z8Ke4=8KU~(cJ(zp^|t&G^^tFQ)(S67NBJz{-d{pUQqa2*d9g}p9`R_vmQ;LYSoSjE z$~3gAZ4WLb5k3Nm$w(+^02;MFP1UZN6mHOtF;f+O>u6dNB}{+`Es~Kf2AxK8b(R#c zfWOHo`~gA)YOu^A4EfoGIHKA#Gf>nuK~WUOgJ&o~sNMrj%2C2`EX1Uaa`a6;A{&zB00fjS<`zMB_#)LADGdC!)i> z0)-^f&nP|$lZvUdIB*piY$F6T476dR-G_MY61D*`2!lFNKuo=({E?EeFe;~1U@~P? zUpl2!UqaCk638THxwB-Lm3 z8LQ6|1zXv_<5|`42g1u8dB6HzCkhlkNmtQ?~ zMWAmmUD&@A`4YY1BK0h`6wb9&Gra&t;Fa+(f!V)+nD~8V1Jncnh47Q^sKDe#fewm` zeS>^BD1-DJ0`3~+lpROQ9xko6bB6%;A4&QFF_rDCGJRP`&C}JH`p=9H%?}#l>)_8$ z=Krz&<3!|%z?6jx(sXvP%Krzh#^R^Zh+h>g=cWcrj+Hp7FwO9*9;&};*BUjTIAp-a z!ZZBhRi)x#I@wkK)`#d-wP$X@*Xd$~38}%#Y5BUts?2|Qhdbf3D}k}Q%KoiP{{V~(5z&kQlz;)(27S8q3qlWXa+{$_ix%@) zr7HNl(YdO7>;s&c0=Bvy+rc5S?hRPPyPd6!WLAGW3=oL`cjaS|354>>Dc^t%C|16u zH@sC{WgG?`tXP$`Yne!ZV#sM>-P{u@Ym!(1K>z@m8L*lo0KUI_+iUOpt!>+G?cdwU z*1I;KYnG#BTgTREBPyu^5KM?lXc10GzztGuuttDfk_1AUBnCnS0xr&Sv2cxlh(3td zl5=M}3+dCW*qD2B=C^!jELFdz<1!hsmTE;Y*qZK1&7+=eF_kimmC;ohbLzTN+xMBm zoLq*<9$ofnRs^S({WaT?Idi5I8y(q|T5Q+D^d&xdvwO0pQk$o9&zh85D$7V=j!b8r z!ZUQXGw@nOwlbi-q@}bUP5RfE9gTO95K)X*A=@iF=^7}?EAvwBnLKIXI^nAwcEMCl;W~glC4DD)AkG1U4#&6}V zMP{}@>X&XqMRKp_(=r-Yqy*Eaf?amX0Ev-@Np++vT_SGFETj^K<2Xv?Z%}*^@#D!W ze?cq_$WXE^a!F|HBRPQraRSkz*NA+N4H$uQCAL;VY~mGTWu%DH(C*5dM9PpxlXv|a zeRBL`xfzpdQri%eBt7htGNzks04b*GRXu?~F2N7&Rk= zwgbv0b^qdOhK9jT@zBADH5dY%C^B7WC`CU-aAf4Iun-M zTA)p@nS=0x?QuroFRm_!1tO1<>y()pO)p%9pZ`YrO=vIhVy30irn2(^nzV^V$dFX# zbknH1I_Le`nB#6DyAxIoEuB%WD!8uG^)iU%K8#F2Hc_l3|FdP|zOaME4WgT7B&w!DHJL3^fDq7$zXoE~IK^ZdI7Zm8# zqJ?WRaDbx63TmR7DQmir3CbciKvdGUDMOEVJNHMiy9))M`%<0~LnbqXhi(+JUvHW3 zsj+_~*o)TZ<^pY4nNoCmG=Awq6|7It3G0)20)3KBV4uVjSSPUr)|1Qv>yuKVRSdd; zFhSrCWprg{l_L&xNjukl4dYaPRaKKUP5JUZ6>)(%{*`w=$t2j5)&lFwEHgcG3u@*K zEyMEq&5!TA*z}_)Tb}B0E$TZsc10{+$qUKlZUUsEnKIbe))KRUcSx8$OkHutp-F7X|y=Axt^qEwR zC77USQL{18b=W?nBvws0!e$f%KxI}|V_AX_K`ID!CIzP8SsSn8RM%A~aIJgK66-#b zFPAy$6b7IBBo53z&hPRuuCR!(hx28RE%h}nfz{Ecu!-V|C5pZP83YXqzgeT~(Q*>p zEe+W@FqfcJ<=;ZENA^jlLas;lfjVn+J+}<#KneEyHYGn|X(iN26IhltRSMP~hZmqA zJ!v6nELXs|FjzyfS-UFdJf3P7e{rSILu9>s0QLUD>NQ|^v46e@aqGrS&_&(KmQb*GDC{|fOuAOAb(JBfH7y=37!k{g~9 z_nf%fjZ=zl(bAF)TOs}mSRlJc1`G`8QCyC}%PPxxbRA5HgD41;E{+q>2>X8VmM0QN zfpUQ<=TvmjA5D0wztiukbrPhw6qVs;CI}xLGI%zV$_*N&a1^g7aMkcqC>2pvF?x>z z8=;_e_KkLL<|7fm5x>zoD8ZBSFZ>QzuahG+4^2}=AsNwcQh&oH+K`mM-=Egz*`Z5} z$uX(X%MoQUr%MYio+cA2NRpgbz}YM;?X@@mGadGOF3B%vR63~aj`=fE@AFIYxSuES z*H$E?B{DLsd`D^q98I|Bk61#AL4Y$_ZDT3RY=@^B7cD5+RL|WaUgI>WsrGYzTBB~G zL!hNJ>LEVNNAf%W=2Ik|kr6h+m5Jsva{1B7Cl}1eF5t2YxVm1 z|6o|g{_0ZOUglLT#I-x>>xS4b_X_QV$=59(*8D5(HS6P3lFwD~bk*vq8`RY4)T@;6 zvsxw~#`J{A+lia$dSC6%ZG~;a7g@bmb@9SG?i96MEPa~0r0qy_A->&Qe}tHZurOB0 z&_}<2-iZ@#bc=T&iA*u?w$WWdO{^6pX>dHnv1ig%Upu62VI@6V~>>Ti%r(PQDY z*)R4{;BJv)g{juL;wZ16S=wQ3

*E;=s?j-pA?Pc`x&+mQh=76=VZ`N&TAC)#XnK3pF>M^J4wzjm*vJvE?wu0_4 zn?cSPg@Z$phm{b0^R3}T{1Cnnk^4^>3q3T6#t(smtop1F$zAs$*&NS1(s}*g*$NQ2 z%7zq=u_fw^V{GINJUIOuC;fZzn*Xm=_3l7}>yO@FH>+H9?Ps-YB+5>a3TbbI5-=p z@)#T_jExg{fP?@d*h-Pd=0Ia?oXCMB0ush{&M)8O%a)02Y)Fl*-qZMK+7N}&xNNCB zl`Yd8WVR}KX;bcI&!$L#wxynwW6G0wKwT5DV(|tG)(Nm6Xu6BKSP)Jy1+nFa3t+4T zVF56|OQ%O=-gM;)w5j%_+gh^3Ldq{>7K98J5KPx(hE!1|ua&YKtN>#x+a28}2Mb0S z&z7#gFqd{*+0y@!4Y6H}OY&{WODp(x`mRzd#=E#F&+fnoG0H#5Rhm4cF&3k;Ffuy) zT2csyI2IA(7#2#zSzXFr(l;EXO!?Q((?u%YwP|?siaRO+D;!5<%j;aMhC>o>6wCAS zu?{W3Dl&wVAyH#Mi{U2<07#s$2_pgw0iZ--0PAzJagM+t09Yt2NYEhTf!qKh0Z0oY z$|0=*E_Nc3d_Y?%-7wkzqih6`X*;?}kJSVPWkbnFO9ZuWV7X_u2?=rG`y`18apAfo zPsB&U1sQUJ8OP~H>Y_LnGs^-fh;ly^03|Fa1)%v2I)yC&30d%_6jieKRQeBN0QsEr00J0;d9b>-M1y3smop^yy7mi#o(q`7RQ1G^6)-fT2im_hp zm|kUnJtAS&mUP<6cj}`yNOzku*h{)ogL4D5L9*GFoKbAdzGA|n5G^RF<9SCs6VZt5 zyO?~hB!xreQjh&X7_auRq)3G4IjAZdUO!@84&w1vu`Dk@>o6V&BGWiAkVOH71UM{= zK!=P32qzHIDZr5ckc9y1bF*=9z#$GqC=5WHa^Z*s5C@GQVP=p80OaJ7M9BPrU3s*a z_571J28tnVYTablwu79Mqc|FQuiP_hh=f28gnbamT|g&d1mX-3pc4T>(R31ZnIJ%! z>5vkTlpiF3kQRmn!u;TztQPZvFL;KMkIGWAx);oxPn--Nk$*mR^B8y(t5ht;l0Vqj3QFnqfC^x{EN|R;l49kQnV@?6gCPTjI&VP1~b z^)ZkrF`zugC&~plM5b_pB#a0!!GaToE{M&|-7(~A673sD_Qch&zR=J1S2oSLc;zF!L+1m5rSp-?iH4t}ZOh*~o`c z_uzC{cZUAOaujucjs-8|1G~zBQrK3ut=84y z*UZn^k>}Z+W^HyxKX;kM#;j)0+RAjBr=(+SN@}%$fQuXN6Ac*9F|RuaN{q;!|7adg zsZiIZbkF?rYgqo<gHg}qGwF^0-y37cjqG`wUcRTD zko!D<3Rw=Ii?y|NJ7HEyS=k@mRWBcN73KgI{aI4j;mB;9nXLm6u@T0MV=HbL(6@iP zVrOF{lr{{U(soahq5B?KUt;&Wkn;22%_L-ORyN_!G8Y(I3hbr~S>cJLu#;}fnic6- znKimap#Y*a{N9v-?pR;Y~?azW=>_t(P!5BsrlUJA~}zE5Ur=W>`XjNDJSIA zDlxkv{~6-{$TQZ3e&+Jp_Rk%Dl?^r?A8-TT=WDHfhnyVW(W7c_j$5qtWd%>0se`Aq zd~{X(cf#uPc(hwwMrAh3=bmX}B1vr=CMg?1u}f**gBfMx{j+QZ@Ti+X^%(13`t$D- zJ1^ypJqsTQMYQzv@G;+SlllCC2&eFTdXPqUOowaurS9C{c?)ZqcT!5lomOKVoZ;fcerES zE06pT!wVL{TR_dCxu!xj9LkNiGQpJ2w#Dlv^!tQxj7c|7K$%_g7U$kbFkIEetjIl$? z9%C!5FC=XKiSKEOZvfBc#)Kv?V2uT!xOKe|qbkWOlZTs6Vf8#8mGEp!tEjq0cWp7% z?6?rycGAYJILGULV$+$|Ne}O5de$~l+ghI z#KF4PBz-gb&d@r|#67y4VzHl5R)OQ5&s8jL`Qxp;rMEY*K?yDEya5%qq=o7L3j+es z0(F%mk0Xth%GsxZ8z@zq-+&q@Q5EHk*#?YNt2VY72CJq@-I$nJ=GEp-Qy-@*dO2TJ&OWK-vz~ZUHM_@i&$Y11PRs1{W}R;y zJv})`&!Om1P#wRY9gCtuUB9Dr$P#gyo2Oyk7O5JE;P}-gL~CBsXiR+7t7s{Z)pV3`1`|2Rc*%&Ld%ecV9D6cfET@xGl1m`{;eIhx~l7u zipo7|o$sw1GgY+5$m}Uo3*%}X07O_VNt6I2;=)ixy(WXUA!UkLGSM*^y8^a6~Ay9D!df$P$TyM<5EQ*7MZ?ucKf!FVwH!z;I z;|pq?>#64}D{oA{it$#8S#8SOF#{dr*mvKP1^>%Kah$cvKJ`JEKcuQvqob?Rv`eP3 zpjQxPmmXJpG+pWLcj@LFRoS?Uore3>-uQOk99y2%jcmG3e0`p)+r>Mbu2OXgW(agE zsgoe=gF)ATHEq8|{Zy}-%#Qc$ry_3W=Ute&STEicnIT}fRhKi7PBF*xcOWFW`+(j* zYAd`!Ge;mIhrdB&Swk1mtY3BX6rIaiB3>>)9`)*jT5vCtj3cbYr|o%n zVE)a@UY}?Gdb8ILyBod(?q<8mom<(O?OWO02i6OEB`+)Zi`uPq?$YM&!~C%amIU(P z;DAXx-u3OF)xG3zy)TWoaKUD~jwJw@ya`HPd%;dJJ2$-uB+5iUv~YM|Nbgbg|fXZ_fs zo=FG7RQn;kB(=J0))Mds)FMW8Ou`*j&k?dNs-&}%hT4QhZSp!?e1vWjVm$`gp~MjM2U+RDN6v%eI+(hm#Hl(O|9ZZ9hI!u}Ki5C@ zww$gg-*D@xl$-FDP024nsrChQSF;NPpq{FLRO2R0!I~1P7GX$mo^?)_kT$h*;V!#V zs)M%It~hNbTEQ5+lZ+(TH;#t%i!clcvz<1Y@vQ_BYaW3g8m07Dk1eOzzJgGCFVI2F zR<-92Qv}ai@+^!*W1CDbNL7YF%u7jr5W#=!{Bdgx}}nXQkXMDr125YccI&2DSoNr zHnC8`yskR)PrXVF?5D2eLv3uw5`I6%0A7u2kQ9hx5(mq>1Y0U*7tnP@)~ZDqVg)~j z0lMne?)W?*|!mr5`HljI(5hXmhu!s1RbO#uGQHXm}Mg3eqW2nzD|p z0joewBh7-i`1jJP;L;A`^m)lsyy^4bz3Ai<$6{+~7Jmv4XX|Xn^4H%>W3H%PUWh8P zg~az`9h^BkTq38AvTHON0j-gkKXJ=1O&vtmU({v4_8vOw)UJ{t4fEhJ5rqd;d$gb^ zce-pYe%}kB42g)*3t>Nlr$rr)aP6|ky#3PgBNS%H;9Vee!VzG>5?q%+m3%~qv~U86 zaXDx{$dN@kNNR>i-(X}C7J;Lqk|QPHIeL9&c;{xrDt+d+@}wu->oP*ohEQ%~D7E0Z zAHP_x!zoo}9159A7KU{SS+_836tT60Xm=U#S1g$zhkJT3&yU zEU!Q4;&RfQg(EVpS~y3Btq!3alN@CZz3Yre)4@q`3j=C*9RE)=3eE zChRx5^-%#+lu={PX)R5hQFqdvXMQ^u>Oh8WMR%7!ssE#iXtw3cQR}%g;oVf%x)W|b zhmLJUtuu-aor7aL^Ur?gQv7%?X7WxPvmLIa$#%PIt7#Y8!Zi)MvoOUr>|jJFS@d(^i1tH|HAkOC+|Q$tPSU0SU)If}TSezT zR$Pck{m3X#y{4RbCiba^UK+lG`k}HJmlg9^E<7WT;4ZHD-eMB5%Q?f)a#L+7!(Igf2 zXbTIC2-Lk~3+>T%g(H)`4|yeBdcjb+vI*SHLI5hVBr3rZ2%}h~kGF18^o;fN10CM4 zb)t?C{$KEQI?3c?e<)MmI_HYW;(TQYa@Z2W8tiLyW9eTI^-MzseR#38K+kStAC@?A~p zqSJMp>6cM6yI2SMzIGyhqDt#{v*;~5l7U0=>1f)yx(Vzl1ohcxhKzkn@mFj^+k#%-3d+=ornC(YR=g**7TJrC;dG~_@WD5(AXKi z+T?VyVRX*G)P?Qjh8DPK*g(-rmeXzyL3hQ?fRSWKAHM2>wu5SVFc}#lLna5TP7&S!b2?H~-}sI9y;GU1!{z zrB7&feAJY~=FE(E$2M=BVEl+(T(*_QW$&JrtUS(^?`HqQ`Cdh9bM~<5^1(E|A{Jxf zGcIAf_WI<9(ZA49a3p?szzLT>oC-(0SbXh=oBy~4rax#7SD$&+ciY5K>&?z;{Pz;5 z7C-+eK?$d&rl<4ey?M({!!%aSlCBxe6RT!Y#NEzR^Q&GrH{)u0Vo1-)ub%Z+O^KwZ zEQL*#eJ*%JH zKDN8eUj*ifTf^#(GRR(~AAlgy+IKcINbYw;mxzn@Y21^nU;x4@3+nH-T|aHQ=uOL~e@%14uC3J6wy`B1m@=!X zxSQN)9Kz*3fmEM@&cI&9bH*^77ALLKBzP9c5eR}9ma=1b(~NG*l^B(q2WwX2#(tYp zJ1#9yKX{G0%VrdM$4dFuI`K@rTT2NGBmc*BUVApb04Q2g8y4{!udfLUqIO@Mq9JZArYILCTL6ckcZDX%_}0vAFB?2j?@g1 zAC^OrmiNC-^%vLM5&j@f>p; zEA5KPH&(wRHtU(c_2ml3dnBIbA7y$psxA4}_j3EE;z-UU`h{FSN z#CL4$-O~9(#ZgG#d@e|5STfgh7I%GxmvqN<8FMF#BBr<*E2o&tg9SnR&j+U(!1J3g z&2Z0(ioesS;PH2Lrh$j!$+WGuhB0-XV;mu-I+Heyn!>i zmKtnhdL+cF2L2Hh{IE}E(1FRJTJDdw#geIvE!ynUY|^aT})m2Lrxt zxAK}Y_cipZF7=l*U3sam7x3i&bfz+ybk1e`GxT|Vi~|t9?lI(AP`k*=iN50uh1BE6 zyfF0$UQj?$Ig80l82Cl~bx;1P$WnNzX3&~m^BrFbU{JVAv4#woTg>tLT9;`7UB(AU zj#fzXbqjGAA31NS!!M1!kPW2jGyqPCNVuZkNp&9YMif_-@qAjF^9W; z!_`#AUKSY{xyO(liub~XAn(D9X`A?}J!vxbH#EG`$@@%jS^ojWHAQKu!WOyuPeQ5oNotY%UuRDI z-a+p6{U0s`ac zeJt)jrPj$yHzTheC~pPY9rP^M8yPXTht6i`vqXWU$p{sF$oj*qx8wTY93>&ctBnf>OwIvW<4+vGp zqow-yyu`cg*1x%Q<*1C`W*nw+mr4R1XeV#p_jkr^UN>eUZ6}`6BweF7rIRZs z8CT`o^B_@^&Bhrb;X9Akj!bqO9|YYbCC~5q#0%kL!jO=&C}$dP|?5BeRPR`)IzQ z^n};eROg47r#Xk**h_aI*|HWV>_kBRC-pJ;@il!+*~Z*Qx3iPaJRBuE9AU+PvMO83 zcGWceXqv)llU&{o|AK~NBez-PD3aIqI&{|BDzF24y)mTZ2hD)Vj4Qp~R7Lk9tp6* znVRkj$l`Ux=mk^s?%AC-bVtW4}% zG;4vj%-nuSR!vAT1ig_1oVkjJf`c0L4?YxTGE%yuWu_(JDs zwCK}32&&HAiD*y-3|*pvsp1L>P-{S8JzblwC>!Zo^8YD2bN_K1s*5v3n|y6DsDw|o zQ#X!xA7ShB&_B<#QgK%cS}A1rcO9-nbjs}`30-mP=*>zesNpa;hph6}g;4);IQ*jE zMC_u5G8f1hbg*zLGV7N9x4@bOZD|=}%-P>GcKnK!zK5U1m3x{T zez*vP%w^j#&z-*Wod|pcA+c0Jf5l#3l*+f{VX-~rpsg!HMe>Z=&nD=fs_9=fjjxlt zXFoHheg`r961B-0%Tb3vllpp7{i>zhoqGPitR{q(WQdcgVAX(4;=s-b?dOMyD%x~S zvx5RB^@~qO9i-#m|0Lcu(c*o)n~JwEh>yI+=S*r3^XiN6uIhD2j+DRwhN zffPd|%QuCoIWnq!%C(0$SGd&*r4JY}^9z4HxbMjgs3sa!9?Hv_wW#6khE__O$S`SE z!ll)v<_^0leH{7Ohg#Rir%G?Dlf}pRnD{^w_f8S0g0xl0F3B1-@jRNUfKqkRK|!FR z-^i2RG|VSsjS_T(iT4w*dvax>|93e*ibY}nh5*xJ_eZ!7gb^7Mx{e58R*s;nW!M&8 z1TX~tkRAL9EeyBGuY__qz~1|KrbYMZ{0acxA(Q!%Awa^B!1)LzZQ&&1uxg#7a$5oa zH*`Qz8S*23IQspBdaq- zP1puS%c}ixHCVC3v9#fNIm#zZOSqf2O%w80Q@WTdA&!t}+sP6rn5 z^xclN`TZ}cr7!h}B0-cHiI%|ziw|8LnHR&iK(;evm#zMUcx8iJX$Xw1+w^vJSXN!4 zH`Xr|Y!oFWMYNpx-Yf`Yj)2}5u-}9T6pj&5_%%RQ+NP9A!-gs=S0<5ZjfpX(fGX}& zMJE;}3SwYAplv^OK7>kw@}h#0uNK-9g%J8ds?S!mzIA#?X=_m0hR+M3Ubz^(NfCA%C4OE9<7kD52uQ z$^ySAkhrMv!UPn@{phJki5wwP_L#N=D$`*IFdIX=VBIPbm>`nEOhCi)r&iz{A)K*| zf&7i=Dln8bD_j&F_moE#v~WGHT6h(b$P}Vv$cSO#aD|Yhh|*C=$FNY0G{k?E16Qm_cC{WUI77q~0O?_lsd(0SARDe2R{bGFBWTPD$}DRfVDhd&S)WH#?*g4# zMIU=8f>bg?Ro4;HE*y}Ag(K1a<5yPe)fg~MoglRBLQMXG3PZqNrX}dB)bs5brwn8| zA(4ub5lOMgm;O|%Oj00_f_=-*GG$~)RWhNZmmK=kHPW()KJtj-8Wiylqj5pjr;vlH zGj@GnC?nZr4}d4G6Y2-jGv#E+OsjANW3r#ARN^><`^vk!eyFr8xg(r@x*L2zThSi~Dwzj@9qu_= zIRZ;6_nwmH8^nD_62-t708T)$zcI|f#aQa@4Lg4@El6^}k_?eRlpLAsz#&Y?094^9 z5DP~Twnv_z3Iv4W*IjW!V8Z<&sNsGgM6Z9~E&GMpgmhIQcU8G$m~GN0hU%IZ zf>ir}zWaq7m~a9kkEDffK=h1|#9O@fiZO=9JUTKpKY&vnH9MP2b z{{qJS1hBw?KS4l}Awr~uBP7nR3HZsz0JIO0NQlBClF)_7Bzxf*;w>CdA{LJS#t+nm zBLG^3BLWl)NAD#9(?y{W0e#6Fev(LsKS2TnS!4);qHrV#yhkLo3L_K1g~)(b;e>*` zaGppCM?ka+M?#bfM-h3#5sJ`o1bwro*-zeL3Wnz+wL_vFIE`S46n){Q2n$DkZY<3b z+1SQaUquQIOmr~7HA#b@q?<&62a+v+C>;3L<%a@vg$w#?OJ?RqsdgR|{~nJyU4Knv z+xnTiRJ$1-=`us^QUpj;a+TjE*Yitx@9(JTQoiGm%4SH7S5$4T@Zq397N`MAiUEWJ zJrLF!l`bh+n^hw1pE9beKu`L}{Ic)F>O>Yyy{c@jikUP4>y%^y+6bB^30jz@8*FIL z*{gX7kD}~SYzz@;l}8|JB^;WjgO&IIBxVFfUYD?xp5kPTI5nZNedrTqr`9AQNhlea zq;ebsMEsxT6~b9n+-gFpy|E(O=u8ZWTLKYuv=JMVKI6QyzgMgCt=XQE8FDs!h!hb%j-rpz5@&0)#0_hEv!a z5#!c^_*DV%7n^`VLP!&#bdRP960kB^he^M49Wsr-_wJQf*~RGe6Vp>h(wcxX1d^^2 zs*-331h4Rp|G%1tc?z}}J0VhRoy>f9@!}DRTBd*unRcAZ0>+d!M+)wQjoXC$js6HM zBpD2*ckUT51k4bgbtDWta!!Yr+JJEe%5E2x%ML3LF}BW)S3QYDR2L=nOpU_oPHSWU zB$~8g;FwksMDkZt_!=}{361pwXrNgJpaYZwB8f^4A*}2!NDz=FRgxj45(Z=pfwajR zQZ@JXvJ}&Xt!ZFt6aUFch7lO)Wf>=DOPPk03^GRKIL)hu1j-w#jf5H(Gd{6VMp=m& z+u|FBv4;}LkU&Mv5v**o%_M={2$F;iyoA7+6o3LTMVq8)0a<1@3c_uE3X_)zR1YEU*E!w+B?18^z2fs%$fvcu^#Bd}Cw21V?<)--yN61KP;f_#{7Dpbf z4gwrAIZ-P``S`SOY%?T^788K?W-Y5)`~}DssSUzw;kX<$r{TyMYb_iRO5(^9isi@_ z!@SvEc9U;?IFA;fo!tLaKNd4@DAK#B+r#-;w6pWG^S;h+FUvf{9L8?i{p?o8Zf@-C z#>Q?y>X-IrQJR7|yb4?ttU!>9E7D{-)!55-{xeU^r7KO{eReDMH(P1_{iNz=J@6^FRXTgCqh5ftU$woW(Cp z(Bs5j8OQ*lWC#Ud;r*P!reJUu{3>qwbuG<~{`~qobE*IMA*t`mmZMOBs{Ioi@pbH32x1A(`823pg{rFin^icPkv?NBOhtPR~A*CE{rA3u7Md zN@{GU-^#wtmMi}s)|tax3ow%>Vp=dOi()21YS3rUtwTn;B~&O?&;1lKXRBs><`7Hy zQU|&K6V`jD>3j9`G`;tkY83mF{hfcrGliKcvs;*%FJOfPF-wNb9E)w{=4@eRVzL&A zV%ksqb>_`ts+k3*jl7Z>GGsdbEVj&ajBY-EOir@yv& zORrr~{>&fN#Ll)lU&lpq4`TFAm0`t?$^|dQihnKNPxFt=#~vU_(Vh-Gq>v^yJ%Yk5~37r z-mj@?qv8*G#(9hMe;lvBpmJ{8HAHo`g3P~n>Az7&|Fxzc?g178G7U(|=9Qa})-;l>*v{R*7CU&7B%gVg<1g5GYtvJn_U<%mt)9K# zuimGbd!aM4QT@dhfVWp_*{Q>vWqmU~h}Dl+&47A24xuA;HNjdl1_&%lh6t3?;dCP6 zXZ}opPfX6*iJKX~t^jio5CZ^o076qlHUI!$b-(HhbZHqDG=}W%Zsu-`<;Juw5Ik2& z4s8ler}s*dFhj1%>45ax6#uU2zkrb$LYk2PyFdVZ1*iTe?VqgtSoQdlOUvt*nHg^7778paU$lJj{`hwXi(> z(W~XljFwRnugen|S0Gi1Y`Z%o$@|5V`~V;W05dZHMqmZE@7-Oub-V4hyKTDX*105i zZ7XX{wzXU3#I%X4E6f|%fB=CKfDnuT!2mXcz4k)P3-}@Gg@_l>U!{v)vAwB!COxGK zvFM(@y?%)biQZmX4HWySnG9Z08wF;pRcmZZZO=va^Yp7lr}zK2x68c=8A;!LE^sep z#co5LS(hG`R9BzXrTyzw+Ww7mn2tn1qiJH^&g5LL9ymDkp?T3by< zO`^u4w#Eh^HcZt{$Q7OVxEBqB+e=-QJY_xX)!gm|Zq$?w+FbS(|fVP z25XnzR@t5@C~E6&s@Ny$>oekXsO^n*cGbpjeIHtWX+7N!^!@dB7?26?rH1#v;!d@9 zc@i9I!)eHYfCh(4qtPnMLam7+wqJ$p?cOg}-91!6*uthsx2tgK*0g9o`v0Gl4Er!^ zPg_&AqpVv|vlV)2>eE(z;ncP`pbvuEV!@8$d0tK>&#?%a#Y2VyCf{8xB}6?T8E{F! zK3?o}x0S6|>vp4iwG51_y*qSnN*dk}Y{_x?c551{;G=Id@S>z$Go$^hrh%0vG!t}JxxUhP62rDC-C}_!1%<8brFP;!DT4Xo7}FwSmSf&6Na_ixD@&BuPW0h;$U%?~xDyG^3oEv}mPuvEaR+GQ>B z58S^R>xU<`a@Y3M!?l0pe#Gx`y{awhOX$u6{Em|jLkQI%qq3)r3H}Ma#L8 zFY;O(I?Zz~>S;Y~VceSN-75AK>w;S;G1D< z68pS)`-O_=;-acipfZB^HfAz1Yy>WCdH-C*g{I@qR7)nd3oafNNTFqmH!7aJ>L*vd zPPZTtQ^8m>m1M})f!+Z+0C8rDGMK1idLGebdF|qHT!ZU?afDeeBV0W)IBceXGO!cy zE~yK|nQ6QTHwoKG#;{P>RAQ0P?t=cwhOwuSzm&Ul7JZi%Rhs{)XW~NQk z=(l-k`X6HL_~q!2Z`~iQlHf`kTkh*aF=@%s5oby0THS zHa(06lg*sLW)8rW#X-K%9gaH_XOoK<|EDxH1XLJvLHr+=T#HE!8H>|Kkt^gh+`Ec#ABv29 zy#uV9O9FD`onEl1tBGkLYpDwTq;{v=e?#O_=Plz|ZgwrgzE2P5h5{;Di zw*_WBiwR|@WliQGEp~Y8<-BIK4~#ISX>q-dZ#z=<97{7DZG;giWDRfer5YB-AhsP^ zU+hhdX;@rrg6#nr;1(EFJBovWUddvN!R(e2vN#eMkl~Pd%Vaw3FGB!{AzVl9%AXLg zmzwfN9LDW3*4-KN1S0z5i~-gF;xd!b6EN2hH*(_t^+_wculRH>7g9mXM%TyUmg9#) z>y}|>!{9QZIPRIr+BHp2|FcGqTTlZj>xfe58&pmv=Wi*zbuX_~(14F~(Ru5Yl4gNi?`+|xUNsol0od&uOfu>4dx)7!;t8gJQ6UJb5Ix$fQ( zHLF&<0eVP2$KUH}Dw<h9Aghi+2@mFl@{uH=MSo zC#;9`bJCkA%X9cyM28GA8%m53nr_omJjO#PtBob}2$`rKp@1?YG@7?2l3D!qoyPT^ z$0ksELJ^clp(f96RrAY-#bJWhwQ$6q;{?q_6N$CVqz5-+md1wMLl!?tVR%iNf`^Xj z_B6H0I-$z3-Z^I&L@9nyU;Ixa;P}(!4%x|vXkxi;Rq|*})mn9iVMcL!VOS_EQB7K;)>B(ag!Wwxe!#g8i(QDYmg21hSB z`s_k>!Mf0@oEhL#Y$Kn zA}j~;&=O6nxO6Nk9GF>WH34Xpv&?R7H>ev`9!Phx^3mj3RLiY$)&)8(nHHPMw7R9% zqEDUg&1}{H?Ho;stZE*1q&m{onP!1L8yMVJR;EpBtD-pI$#PjfZRvC@Jh5u4!9Y8l z7`v*jGOOCksT-|a9-)!onGyMN8TB^xKx6_qMT!>R)NPvA=Yn(5A%UD~cwS6Y=k zFiE`3Y%7ptZ4v1vW=>;Q2@4dkHih*9aWy!aa!!rT>a)zOwr1*}T&@iDFbRxCvui|W zx5F~OShUDdFLGgnFJ@K%)w>DSmcoyb;#SewB>^tAiK8xSg5q>%q)sn@k*#70^H5=G zaNNuRpn%z+?GHKvbGo`@>ebAftOtoz9j~zEi>9*jp;ew{Isnyo0j({zM_s5(L{*%= zoT5G`%VgGKUP$>1(G#{GIp&}q%vlXon+O02^F-SZ>H~K16l*FrCRnVnlnFH7t$=}L zPmWLq56!Fqsyq}s%8qLHpyV!F-Rf1UI7UmF#b#c;{t{!!x&Sd?N}1I_wJf-XNu%uo zcH|!a=Ab7NEvy)X#aNpk;Nr_d_PkYsDzQwQK-ZcX->G-om8VQwPnl$ta%H~U#4{77 zgdX;wV98lGsqzq9Kc$kZ#0GE6{G${dfXd{j?WdD+uDMKKRK}b#QIbE+v) z%s5`&39d|`+Il)7|3Zecez;5+W`u=6i5pmO$SdSVb2YSm|W@1;8>=$I^?OA~$z<-r9hr);$7q*uE6j9DZD;Y=8aoa-<7fJCMM9@ThMA3< z?^tk6XYsfW9ZYMxP?&!?pYV3)ul~=X5SvlNXDTtU_)pIXP2nvWw;rCjbgD9%T^Y!* z+VEXLvhO%2#7lqajiuKN}ONF!Y^^VKSi!`NRD|4;gtNI+Cii$c%ciQI_nnVo5XzG z{QQ4%NTUvqjOYwW!&stis||fEC1I-U>}w7XLJ9sQ#r0~?wSIji@-K}*%8(Ur;VTYtxZ_0=q#N>R!^LIUSi&Q=k-$)fgU;h#!sCH|Hd?`*M;3J zMy_u^KP3pLpIrUAfP>!l)^V@bk9H<*4}$mkbNtKlg}?s#<6b=N#n}1zzK7b?PgDxS znf>)#>OZ<_#`N=5?a(hVNKEA|g+$-<{|^kS8VlbvXv}e@xFWoOQ?xmZ>C~)PuD;H2^X0x&L?E{?iLYqK<=m6!Uk~@C}t#Y%%$!V za6L>fm-@jnh{rwRcm0vgo-%J{98aPnotnRR(r;;k4N+)1o5@`0V)f|TxY=bhs}n<| zxwb%mVF3GE`?Q?#71=*2EpbL9XKg5WJIm0gxjErvPGY|o(QL+# z=gaQAhdDGVIkRo-t#J@dt|0K5)I1po%I?U``H%y@N^R1=2ZXbUyIJSDa4X*?yWjTv zAW>1@{{KIu z=}a`~<1&83TN!Wn`+v@I2&5eKkCoLd8zY%f`BoP7vZR$|zs;T=!aHB?gQhwD)zA0j z_i;Nic+gqOo~1{-^}<(lQfTJIk7>?>yrI%blTAM%3bV7<7H5TPgRja^W`Ko8Ruf^& zFO^JTTNFn@O)WN=vd(>Z@4Z}#&N`E{@F;0IwM)zvoj;#~{{$Lkx987=_f4AjByH1v zX}|~lOT|$d7Yq^0Wkxd@cfIMtu1B}}8NET)3-qe>e}l$19vHH;o_3x0r?GQ;F1kT7 zjK~nXP6Cm3vgFDhHuA)}mmg{aVFp)`3j}}7&vcPOjyW*vlwOSmS zpWU%Os(G91Y_?1HrT>}emEJJ=O2c=~?aD&cu$tebT0JqManYN9gUD$Cil30^mxwXQo|q#j;1cKUK6+T`Omr!< zwEsC9BM2T)-LQA|^rhcA_aCbB3FCOyp(T9?9x{W}6Lv?=m8Exf-T^W>m5`TXA32HA za}Uvr0+n2LiTbE{VjKgK|A;qM|H}~$7xgQIOm_E3%JG$iOf2HvT#cOe^XNv2VcR zm#-+(TXW?hrDjv|ok4 zUrx7|?)kE`M|sOaH~+Zg!W(^VfxW$FJ;!N4AeXf0uYa*MZMAK~`vpEzRTgqJ+K?{` zS0#t|tMu<}SCEJZQvy;5edtyPQxqp*cY$dle7ax0mbDEXTXpXV*M#)iOThDbBB(oJ zc|GNAZ9`wtqW5eKRN6phZAFT~1sb-8Dz}#Yv{Ux8_Nu5x*eNrtLCtnBru!Amg zS|wi}ZEB1H1q8GQp#IA?+1yvurhK{v#J#rmP5ElHH|x{Xbo0JKUCozkN&dA}=cYwH zOTD4pgG~$5W9icO(j9&J^TMvB=~+vpd_f;v(bHz@P(m*$zcIT+chOR|=vANV!1%un z-MejlnQOJoU2}I>+8(Xvl0X9Mwg4*MQE^1-=%RHPK+D%^XU|RYk z8(V4r{L7=&_FIs(i@Nj)jZ0pHbMOAIL+H{OZdX;Ym#Nq)xu~d%bTfYvdZOd4kP01c zP#~Z@>{<+_cz~Nl9Vr7qQmn4DWfipm7pHrEVl?>Q-aP5sAXw9DgJ4iz-Ki)d-or8K)Lni{H$(y7MGC-z`PBHPYU)P`o&PI`0_o8DYK18Cq{%*|W!c2BVF; z_d<7CZ>PH8c*DZCefm%oi&Atnh~Shjb|Ui1m)=EZNxfXW*A}aPiMEcMyTV4*st|YO zj(pT|{o23~m$`H1()94f>$%;pJaUstxb`P&)?OhF5JptGJBW%l(?!)7WUbEe6(9su zR=!*^D{uS5hasndJ8Uk*)bBkrH`E6tzaSBt!Q z=**@HM}MfrLg-n>;enX2O=GK87(+~zWdRjnRRN8!psW|;E=9f7uJLR=1^=!6T(_>x zm4szinNe*`Sq8G^mx4)nHU>Py^-{qpH~I(MtOd4WxUfDmO_SlV`mabuRse%JP3 zacL_g{ui^bJ)0MSzknDEWI+%`RGA2dW$B!Q-H8KlS^cy(W9fhnC{Ou2$$dyW@Sb%h z2;=d0=*j%56H;;$xBxRwxTrtnzmPwB8J3T|Yj?*2V6-K!Nrm$5rKQ-B! z0X**cXSUg&14D(l;djulf|m*xD|y&1#XCHByevz)q2UJf3ziy9nD7XCbDjtzB4P=@C&~t zHAlP)I{A@=41DQv$f)pr-C%2>XS-Pg}mR)fG%6?tsA!+O!cg=PuuBwa;QKMXxMVM3-QcDL=| z>hTjfz2@!XOz2HFYJ`_Na5;F$ST|3tsFIfngbA5$(*r!iLtgnNfOUjZynGT4`T*mG zj3YfXl%*p!Exi$Dt!Y1b#6V|LkbD91+b5&{iBN`ZR_Lr_H~}OHnWfdKsq9K@u<@4N z`)!lITp2R`4JtWDXp&EZ7Rmu2-|`Vg?5Dj4=5{?NKb2UDZ4as|`Rqpyt`FoUqmSBm ziKdb3&?qT_d|||f5lgmaQlxT(B;t&^5TLl{X4K|^MSA^~9@zRn*zyhnJrM@+?tv8uxpxyT5OPVXj+ z@2DjwWJg5rx&HTt92mQ#hi#nfe|mttv5XmS$bSCN5RZ;Qd+$L+u9_-!9M3y#`&0t6 zD`QVs$H|fnI70b-rj0_xYqVG*p19ONO~{n}PTIJK#w;2`BLZJyaa<`%)s~w?#lys;f_Zi~Z3CXC}(|RaFrp_a#sCk4m*5e~r_gbKw zeBt5xmaB%9;uiEF&D8kv>t-tl&bAG{#~^R0SCE-2owf1q6P^`L|a8Nl%+XTkPv=s`spGCwnz=DTD3X1pti5@g6_`B0RO z(7650*jEk(izEf)`?df(KFGOk|MRuNUZSp7$NLn$FOhYYK&YoHa2-Dw8zV}Gp(7po z4U_Hh?EaYBb#w}=s&A^RU-pa8m=r0_4n#OFOr~xB#;rZ;Z08h zPa6bbzHf&QZV4E#jdPFft@cg1zXDxHw}aYo|A{M0bH;ORVMZm?ovq`HzVA*+U48^6P$pe#o1>A5EG|w5FEV2B z7?dH653EauA`yr0npDbfQc-EQ<4rwXEGPH8goAw(GOOm~fo2<2mwK2{ySHGWf!wGN zhGfVD&Y`IuAJUtN2>cUEk(t8%3Cr&rfj9l&?W3}Q^HY1F#JjL3J=dTctBhZagN#Gx z7}sH&=3MF-cmt|FA+yYN0r5ywxkDz;c{nfO?R*NcmHvOWlmypJCiYU=Y(>UVQ3)Bo z`Dn-av?HNyfA{i^-pRPa0?78Gq zLQxEKyU1AkPFwcyheH2yO$)$a_rFG2r=GNm>KZf#lzBpE!beBIxRqxt58W>L3v2Aq zP;rhCnnlx#v6|~UZ-roII<@F^HeCG9?cefg4%Ui_aA|3s^S>)METk_>F;m=#bMq&& zM$nVBISjV1L`dpU7jOAlcOb^3`y==6b|pXZzDr`eelvxao$S;wC#(Mba#vy1zm{zM ziO5!}KgifA=lS8PKMdNB5L)$}uSHR1Ur?@ewUks;dfl{n2>CqrrXN)TlJKmlD~Ii> z7f{@F@QdxY{G1eP12@(DLfJNsArzy5eIPUdEtn}oOKy7OJXKw#(5$77x-ZrD^|YOS z)SlPc5`i?w`dpV5#MyH7e=)&i#p=BRefhqtD&t_7kE=?CUxd$;F+G0A>OUv?!4|o5 z+vR>;+7flXP9amWI`xDNKZs*lZcAN)vADw#hl8JUdB7cK=+tL!%5H)^ogTV`Y#3wJ zICSg%`VCd-H~r4=J1orQhJJoS8RubapL4n*VnE^rK77* z(Ye^lV6tBb3Z(HcQ6;cdz#@~T?IPQovTZAQ1>sl1=n1rTsSJ8#{ z{-Oa{^id|1iyV2#gwSUI2+#;nk2Dn0Bbous5gGz_7MFV$-{BRI#vQwpmnGU%b*W!i zw-?U`Fok)d9V~V;WWxLS?2)(m4a3%<0q09+`h)loA{?56N<$+^i8NI6I2o58p|5AR zQ?d1Q>A{J7({ZQyIR0)#w)gom^*AH^kf#2*MuvaV`_ez($p0>n?#>1utjgB?HD63n zw+or5^CMh4LQ(nPv_lEQL(Ho*L%t)`|Bg~dHn&BE%W@>n!aq=|)YQ!Zyui7icHoiyomahlG0yEWC6*I-sV6wXQjn5^eb7+jt9?RzW4%Y&kHk--cGjcE(cwG~nJ;1Z zf| zgBq5P{V#DKC2@XXe^0+~9Ppm}AF0n-$^yJGGn?icy3gmn{@SWaxzPhKPwi6TZ`<>H zmGqYKsK~h+ZXiIp0?G=qsf@bSw8N4ZLfq74jUC(-ec&UlH{{#hxb>lvUA8LJ&}1*$h2MuHd|7i?YO0SOs2B+}9!CFjqX z4>=l$`%cIWb?XRr`NC#}ar(UH3EI=T_V|Y~GZYX*X4hZH^YU{hd-J19Bb?S%E@Ydo z3ym<!H@3gZT8e_7>4 zWsdk5fr-Oy(-Vd4min1P8&STV>1Te>>T*U-DvORwQAgW-qo-o#rT;Xvb@7k5s>H6_ z>y^YbsH?yLe1~jI8muZTQUuSsu33v3Am8Y|SW9UYB^BOw1@)^NS2*NuONehmrs|U) z5^)WK(|ykKM#)LJ*!W$8#4ke`E%k>Zs8E5fY+IPD0#?|KD=Vl*KpWS%3Xr-<`Nd22 zrcRndO1n<_Kxc&ZmZ+$POkciMfsE@yF4?H8cyWv0!x_4)fr!W;4u%aZ#kvYSTKXUw zntnOCf(Vye(5hVEGz;9O3Mw+iLAEPunitsr+=GY$OZ3Hr3dQv=~E;k$>B7xd0YnNJC` zh^TKkQEu_^)lA5INdFdAD2$F7%X|%luTLJ#G~uaHUlHY@{%BYcZLpA*-LO&pJ>f>g zSB1XSoiNhz%H``+HgYgzrt&p}o(7Z-hdx0Kd{idj1~Q@i8iJ=p0di=sF{W;B3kt|= z1PotK$cB6P68A5_Ukn-egfx|(Bpgs;@}%E^t>P)#Jd&@1js?0uHwh?vzI~&BK(Ib# zH}y=J=3lS}$f)Gno_~jgr6*+neJL3GhapzPq1FF@P(ow|0m`z*0#4hqDy->3HY^*& zN~<@i)objCWYfGB>&R5U4M^nqo)uv=Zc;1edD63?#4dN=QZDXPq2&GZGfGR{? z;&-!s;0lA%(e%vB!niD9)>egFP&l2&1VEui;VPb9Aqher|MOvKq4VmGoNfy)oL~VK zFj&_piv(9%n2cme@fM3pj6FoM7Jlw8dvtsK^?F)b`nQxRSBqpxzxz$F-=I7}u=lPx z+UM#prt`wL{gs{kL3vXAK#%udaKA-9uXmSZ4>+zZ%KNnt*Ja2@nC;3^uKj29zo|U# zkYpr{OT-2;1$Y_IM`$caU0=_qB#x`uIQczT#$5sf588DN&6syjR+N(#vr&8IYL9tr zUR{AO&CEc~6ZCjso->}&)#{17=P}O^-q7v%%e*J4x#uC1>z2P8*g;H@ZO5$`F(7O} zaf=hWhB=BHV9SEmqRmn*8@hgCmSE0qhg*h##%M|*Q>QpykKV8rg$&(;&RcjnaAl|_4?cMD*X2`H|K=7|2QIvODsr?s9*d%ZyxfX1{W8Z&~ z@dAL6Au^f(fB-OhwOP-lK8N(r*sP{XODvYRN+pS}+p1QU-^?YYH8x(crIg@!gQMiz zj5b0*@9PXV00^vf-<$wCpg?x=b=!bJ<;v+Y#x|-}-P1iVl$Fzc28+qXUUfHW5fn2l zNk7#V3_Z%}+R*qMYP#*s&kybAQj)`_^?1S`h)V zx_8$9;!8ZkTo+cmyQ8lb9-Bn0u&?UHUg|FP{F@Q4(#Cv3ZmUr}zJ8q)5f1;Ns;ME0 z?Hb0ONa~x%{#w9>tw6vD2b$G3RTG%EO=S@+wdF*7&BrGCfS-y@tVS)Jo^I{f5a(6> zeQI2;9qkpB;n=FV*Sn%_zYXi@N}R^Z)EX1ls7`n2c=k2udRWAWcustkl?!(}JX4rST?cp$ zMPf{a+OtEauOH#xrcENf~V3!vSa<^ysM!9)He*GRK zj0rTqO}`^xoR+YfvP(%Y?ms-HEzYXQCJeBbm^F3yn+N1~=%4SDTJ zh0k|({5=hw!kN|GAcAwP@+LIEIF2!kjB9Sb^HG=8rk7ss`kus$J>_8mXJ|w=jtET3@!Q=p zg-a22wY7oP{x;1;qpVM8)OGa!Gz?6?Z(ab(d4y|xs4xIqIsd@$quxrCm>DY4CcPp7 zkyv$6>aCP8y8NnY4iw8%uNVqTwv0A7!ECiOgx=T3?Sse)cy!`R`NTOax|1ni*v~S8 zIUy$OP$vFG=$2h;+q6HG^9~OSi*YZoX|pcIAf`UDvJtce&_<^Q&et^l(442M*pR+P zdCk`~afbtPtZ=etR;(RBbP6Lt;JQM;FQzaW)vS6$d#P7W@|$HX_8cl&gyO3|!pbgQ z340}5mzNr38%Hu_|8IeVwq5b2k!j=GuD$~?-hd=;x+uN(WfnvfQ_I~xJ<_8znFkVD zoHAtTPlZeAvkqRB#S4CO9?s?Ft2GZb^?wi^(G0n}=FO?8_1nAPXYg)&vB{9UHRn)w z=hq!x*lpiJ2Ty>uWqW`PEDX?@-{Qx_%|+zxLagb;wT+CJwLuU(fIXKQw$M#7;7wuw z>7Q;@PvEc2Q!SRZ(uPv97#M z(QgF}v_;%h!!%2dx2v8}RnnyDQ!b|rG$dVhGG%}xcFr&{7g3*qfMKAFfgPygj30dD zRo>ZOItC2fDmZgcsWHsOBJFsk57|c#VqLp1Vc7-!{Ep>GJyv=}H^yA95}ja`c>9%C z#|YKahVcp2`G&yuNSy10NSGtV*I-?WSlaYHjiZj-Nps#oBl)!6X{HTl)37~NtxQ!| z{;*hOmYPg-eaFdhhGwjm57K~VpvMZyB90sDPeMbX5}&m^3>7NF{)BNmRPkA7M2ZW3 zx)3Q;Mzc1_{YW78S01y)4nyppwaV;wCj{}#5;nHh$Q%HyiAOd^+{*#SF$=MITZqHd zh-uWr{D!$$9ek*rFz9A-O)$TdPj1Eb>+REB&HI$jh<&aK*|nHYXhv(jZ%s??p=hbT z^=#wM?NZ{e)4GGFr3GItb@)2JJZ=`nNeJXi+jzP#S2a#{FwT#|aUe?6Z`OYNf&yNSp$B4Qi_Q63i{<>M zbJ1534-Dx6_C5M|>MeT;w1`XK^I@~&SVgyMHCT+*C2Q+hq9X{)Sgj~D)+ERBkh~)f z;01fcIzz&I1EkJ;y}qxnzc0(2*MvehFfWO1jTq-_s%N8PXQ_TGVu7Ll{6F>Uh!r{$ z9@%&k&ZC=WNA$1OGfp??lRu!p3SN^fa<;Ck(`=9=5J(1^I%Mq%?dz?baeMv!iNDF5 z0pwlyqx41-L6k8C;p4zJybpYyzI*h#*#TLLI*Yg}vMm{ULTslxJ%Y~(L7?3Tm_Ak5>>P&AH3d;#A_|sd82<3$Q z^y!^th<8FdKfNzvFd^pfN-TEyiyTnAfzV?MXpR`mh_K#&g9ro7XTt(Gs>u)W1p*h567yhX=cXk~Z zmP3jm0@R3lFe9_yzBXwrQP0TQw}?$rQ8}S#v7?`A>cuefGp=ThEAX?9MO)yvAz<9L z?0wX(@?a?YrQcbS+2)T$RJL$;Lguk&d#KQxhn46k*?)aI@ACN48|fUc zr1!#(>NR<~Nto*5{gJDKi(zVaxJ(-{2aUAi4w##o9S`$?{sFvB()_R7vaj`BRo+-D zL5^-yX_<5Hy)#+@nM2NqKMZna%*9XAzRhDjR!f+kraqLKWb9i9?_e%#rR;3EdKyp2 z))FUNK{kP98IVJki6|K>e;afS<+GoeIp%~YK<>g3Ce-74S?mVJHVaI)b{FxYK(3z| z7+a#Ke`(ViwXc2F!g*m8-^kKJ7%5cCf61AQ#&OD^kJmQOE3vdMGYR*T98GNW%SAu)td^&=**8uc<^UPi0MrFR$=mhy1AW!v_N!(7TfT2TaP z_)rnd+A!VKW~YwE5X=078OtCuWQLs8XSyaPmmQk{^~!pOw`nouTWfig9v^e|MCW9a z%JlZ{tW>JhC*p2;#U5YE#m4be8vlGHNl|OcurkPj0hudVZ#;XnGMOhoe5bFPed3<> z?5?eLTUo7WeOi&4H<@2!`A@SU&Z=1>||5T7vFhv|W)K^s4uJT^wNnggho{WT=wS|AI zf?DFrp^N2+q0fgCA+$FV#+7olxr56IAln8IAR)6a2dX^Tr9$)i+jQm8#SQK5Z7SfPfc&^vgx%J%DNw2%&Z$Zr|MaDIUQ@c9wu_z|c4Ar6cz zT={r~;~$rLJM_ytgtje!L@V_CggK1+_&eVlIR5gLJ)L*-L9dg;M?5@>9~{1?6zLEO z3?1R_^g@4`<-YapuTsbhqahV?fxpys5ef`A_%_B^e`}V~uZ%?u8M=qZZXLJcC82kH zfqjbb_gZ+X>;Bvp;vJHQey_n;NDO%|kF>D!TYNCe!px5hSh+z#mR2D%wC7t5@fBWt zi$e0Rpah@vDd_x=+#{$^`M=dkiFEh0A#jg>(wBSe2B)SKRzpj!m4%_-H-*aA%Td<{ zR>mC++1$8jW>=1iE07%yL_u9%%iM{HoXt6NL1SxIwQXRdsIWZ07jv&SIu21?SC84N zeU^E$Nal)a)Y`ucTc@r$J8CSbg!oc}mn+oE+yu>2IP>it+u6co{-z91IP)QtCY-zd5(olaLu%2UvTR-pYVh15tYL8iOd8x2cjGohV{|coct-ZAK zsEdNjDted|;kZO(Sv$dK3Jas5Z>q>hZWe)QXW=vysGh>nuX~>EO&sQj#~4);bpEbP zg`Ek7q5isoeKVub7+OLysF4_8DNh{?O_&Vbgb2{Ps=?XTFZg0YU`R)H?RHt|XyaPSn&moDW!?d-qL z?Yz02^WnK`r9msrIJetN{z)9?Q6t*&%o_6@=ek7cUIcD<2&bz?*d0yt8+~t`kAOC! z=iR@zdM$p;!7U+9#2~0Np99|2{GX1GR@e6N1o(Y>(!;0VlsI7MDusGZIfpIkq+p%c zU`XuGUabxbf}viN4qV1;IVRx;;!mx&>#>$o0;NzeLcgE)n@a=HU$V8AYZp=-d2E=G zO}00N1T$%w5j9OC{iu!m*bh6?e9{CH2Y&PCWLlUn7(b~4W zWk?*MI5AiHv4fvS+mfn(f0JQIPvIf`fN%D1c?G*Hx{8K|b?3gI=7cM&C3Kbq2Y`E1#6Dn`iiR4$TQIDj%a!q%<1W579Nct53)Z?aXknk%3s?=H1 zc_P0;$}}rNKhz8;3_u*Oaq*umEQ1Z=Gr5~jVHQ}?D!@zSQHz84j9(okcUV6(Y7?gN$AQGRiOl z9m5IpX6+o}#1P5QQy1NJa zH7+^LS9M-kzP~&5Qg;LU#h&LUJrJ7c^lJCCpH}cgI-=|-LUog&QXQ`d7$5P<5b;c} zjKE4o3**!sK^LcODrmbLG#(f8R+i zn|)8cjHiMW)tld`RgurCKJ0<3zx2-j%Xa2^ZDHSJ9({ZMl?&k_>4_|(-(NtiZ%?QAGlad2IFESnQ@KmTi>#afGnc9E;DoktB@{Vn`s?mR=U z|D8Al8nJ6O%5RFQnSQ2!jo;};*yYmEl%@9veyC9LQ(37}v#x2dw8Wovh2ilnK>X9# zr%pBytTE@g=1-izGAddP4J)God9p?--~y9?UHYQcjC(72E>-* zSf%FPtE*r0+H@TIW7duPuEXlCMZGbb_mj~tb50n9L%H8@m5dGh(FebD+~<3%+%DVs-KnR|9G<&p zN=y+s4#vTMtj5v2Y93QtC;bokC%&Tj!0Z2Z^nbh+D zOPzidl)$lw+ws4p9;~`5=Gv`T zx--vC#z=Rj+K~U&y-MtpfRtHY_K@U^b#46572Bj{9fty8ft%)5t}ug|oyh{#vdX|l zSlHK#y;Dc;x_edb?&|xm;0J?iYm%a_Fl(yfoJ0+1!{jb&2qskp91x5eZG80?oSrfr z3~&R4Kv}!8HV!T8&#udG7*}w0cPsqf?C5a^GHLqWLZyysXUOC=1p{#ENs9UefuEXcQ^ zvIUGBM>vM?_}M=nbUdM!`4}MKbY9hTF^I;U&L3R!S2py}vF` z;8&Y}+Bc2;C5KC!);1t<1*Sv2vyOZ(+xxI3ZtEGV;wj1m?}VYHq~?D27+aW&C+*`@ z>URp5M1}x)cqKjdH^Jnhx|i3ue%Bqxv)}pGb`C99k9Fc8m&JxWt`^hz4A?1oKBcCf z$)Apzl#&xF?bwIqAB%5=81f(c?7|U_yYisiti3`V6Dp|KA9s%K_g{0|eF0`&umrDN z8A{$+}J5;;;D)^b1AECPSV<-PrtH^K8JJZGl_SDb_fdZSCY{ z$Jo6~0ebvR@UA5OSaCyT3PK^x5G~2C(BfXH_?ky8(vg|l2XExDu$qch_Jp&$jJ=TO zdg`p-zOKQ87fLBHU19b_c}Rx$mCut{Prp>a{5*(2KuzP7n#L81IOzyV9j`*X@Z7&6 zcm0s*8O%@+26>X4O>QKN6Dm~WAFss{D|ySoCzwFkzrv_oHCif;=o0g>aA0JB8Bp8)TPW1(27*Mc!Mw{<+F(k&sjd z%rg;-Xe6J9*VuNyhF_l#xZXcE+}K|V{>6`#`f4LdQ!P1o^Y-#y_@?=}azE3aWL?CJIP~klN6>L~RHj}j0S=#DAc2)IzvEB6S13a0X~4@{ z6pTfjK0_cxTE-VycPHVSq|f!e9nTOjXQ;rKV>R~XO_aY0axX9f(H7W=5>6@>*jDpNQab8A+g z{)Xmyjc_jWyX1kd*g*}bp`Q{4^80VV!`TVi_?yIgHkqL^6e`b;wceN|Hxxo2mfa|? ze`A@Y;73UMx|X)iujzBGgkeCB_!o|n6LN}BDTV5kuY6Sk7`wW%e)vDkYI%KspNf!l zo(G~zI?5SJrBI(Q+GlpKuMm&p@-jJer)Q8E1CqnEs=h*{3Vc_r8jqE$Sn4&jlQqXH zHH}w*ypj?eLcQJ_?AO{PuNefK!INe2h6+1|{ig@!*Ff-I1&a|l&``VL3~L^*h((fD zfs>_b_joeB^Z|muJ^im(#z}HXdA#Tsjc?ye(3^%L{lG0S)nhoZC+(9t+>A)#GrLmp_x=Sr|J8}+Ovp5VkglyvO?#U#icS;hibD|t zH*JYpRRIZn7(Ykt+OvS98ekcKG+{KZnI&gg6-H%Ou5pn-s9jwv)CA)C9`} z(oo>4qe25@GHpf{$)Y}qO|-}+iY(Y6N8j(u}IIUBlVbS52r0xE*S<4-O{k83#38hV6rG12xDpTxq6dQC7Mz z7rWF}X=0mLTx@*zITelpVi;i?K@GJGDowb7;;5#{smrLkg7Hpq0W|JJ-A#Rv%AjJK zp{6ZUN@FaWpswOVI*rZEjDW6=vEa;v9i&p zob2i%M=qFRhO2WKTx>4XfntA{(@AM%Y`M_g(Cy1PngS z%Y>T9Q7RBHGE2x6hBZbP&!rn0;}jeTzz7V_M>bSMPXmtd&9el?+5l`_&3Kzu+)OXZDfFor=cCu zm}jzy0UkuMulh-M^UJr4;MzpVAh@r8E|ra zG#Hn2kYmvT4i3qKTf{XCK27$k^y$AxIk(IKccj<(k4w|!RL}rDR02#X`QVZX`3Y`s zDTtV?H3)5-7MJP*(Wp)piR%Tfd>rToWLhErfifZ2L4z5egI|zAr?Hj^ze0ls3132) zbYK_3Vr_&3MOjVUlXb9R!0lDIZ6cps3jl{F=9;3l!>CQmwN(^4)-n?+n&_%OSs8Fs zZNQB|T~$$KYBkpAfD*BaN}orObV=**ZDoSt*_=fG1!aThls?#b7!c2#1pP`<30h#_ zgi0p*{ol(_`3#JdYB{YT18^CHWEhERH?lHx!n(Z|Z3U+He(?r`W}HM&24X0Exg(~k z)~0G)IyGgjX+TqhrB9%arZQSxZFDCOS!@QT?BZ}KRsiO1nI;Z!@2VCL)m9kS5*QVMpe>=IO-V}0g0WKqV>(n z=D4aQvGY`g>NHB3VkSN*(Uj`zbn2=)C#5bh38m1i5Z6_lfK{%eyz;4J_70qZA~%*=IlAytSNl?`B4 z+kn8d^#oD85QBF>$1x6Dn!%I(0g}Bw!gTf76o#I2E+N!I#)gtCFy|AX`-#R<)OP z=RWSt;*Xxj>zKe;cz<|B-TpBOl~f#-GXQveGnM)m6)^7!U*QC%Nri7Z2$)nCY!3h+ z5D)|a1OPKcH6{Q6e{@^RslZjO0`1$@^q!KQl18Idh7ZAu^tP!7-E9@!o+K@U27ki` zyknhN|Ne{`(E-c|l+ghICcvwQXY_eOu(KFC$&F%lsKf<-<6qVC@=4Cj*Bd~)%Q5sA znsF;>Wf)Mh#yWM_#*MLc{m~xKQqE3CvQbq&KE}3HRz80a0V`OMbyYKzC&KTf#P@f;KgkV6o9t03El`SLf|+Sx3P_k@wiG& zSz?o#YDtn>{N24)ByIktd~3U9`R`fl21&6I&@N%s&y_(@#tw7FJfjHk4n1yx?u@dA zYN?omTBftI&Z1RS!;ZjG>g>CkwO5lbKDzYLndej+1GVQlMNLONJwJJ+6-L=kV=6r6 z_2kI|F1o0*@A+s1@xkk(Ie{}Mz#a*zCV)tq~!oi{w@JBf} zZz&qI<%PHhIC%nXX(JA|nxT$XF6|ZD^faLM)%F~;)A@V)^rlRg`g39kM3OUY?KyA5 zGm+adG1M9rgJgl>YWp3|tEqk4Nu4@vs@gs}efeJI`PobTdfIw!WRX>nk)&xvke)pl zrjS~=5Mg683|3}6AH2)7K=Rh|tMH9b+@|VV@sT;Vv2Zf0$KtlvbekW2Dq#fDb$zN! zPX&Zcf$Y|^BFpQF2?`g2pzV@v zg2qYWEM}Njyjr`SUJblV)1m-ak|qD){&t8rNK4&)j?%&}2_@273sNEZ147=)a!B5i z@h2p-(?)@Ag_9spQ@?2=^wETTP^#3r>JhW5iwuPWI^;3L(k7?~M>|`90bAQeKl;j# ztOZ&H38m6oBnBqWmCcO2!sYAHGWh}1O&bKdD1i+f1PSAh`sSjcAkrBfVDql7yP2rR zCECAe#g&x+56-{<=z*)WU;G$TBaEa;7v$Wc?-7<9yb%Fz1 zCwa49@J+QuMYyfHzJc74;KfJc@^Zvd*NO7BMr0E;6jX>oC9a8cB!*R&nnrvY8I2?y zfR!vBwh?L)$$Iy*C4|I$Ey5XSR(;;US4z|D1bp0DWm)e%fxf@=j;YnZO#&;MC){1y z|3@(_S0ep5STe)&&eO0`vtofOSb#gmEGbmIOPy_z+;V@D@DD zJ&DuhTH2H+8WcT^ZxO11xyE|`r6Fk+u2tCH5AVs7_BFC`XK1>#5;zfTaV_If z^Z;6PBLHCDxEH7}GBuUvuwLI0fUQY!6Isey`$+j+~AF0ql zw;1iUlcuLf)1Hn{znT!RV1#QUFpOQj!7apXBcYmX0KShvK#eXD{BFRuVMz&2z^D>1 zzyNKJ1finsKFV%#E*IR)Ooj`;&5}WQ>#lC0C?KAd;1Grbs+xr-C`p@oYhnl(BEb%4 zNzrc*lMf}x58R2OAQqA;cr6?s?q{cpfvsrXb2oS~D+aMv8W<1B2OyYtU!>oRce@u= zOs=N279@me*&=e!qeF&(zf0rlVd!{0h#v#VLtB@0<3qqNnwWXO!uES)Gqb?mO~5%@rXjgL`K<0BDJ z@evB8d_+lfO!MoY&{x0LJ~i?EN8227S40W%o?}&4+(m5kPMs06oqpM#hHczw@zEj< zYvVw&W8XcBx+m+bK>S}fWC(*2bgi$Drr8Rm$M-5Z{d@7Jq38cX`E^37f&WVUzjJ@y zG#&Rh&96^?OIKT}bXrjz^;kY=Ke8lERDJOXn-NK1_w}2jzpwkEO(!t*+=fO$_1Gg) z$A6&jb6@*d=Ku59BgFcDlm8h5yXOA0(?cZ%I#jy1I?hT@miGMdCn1>-J+^2SC%eC4 z7`^f@yG){9wF-vhToEq$*IRBY$d*hOi*SMgDR*d&3&y zBpnacWbhTnbRVvRbsxp;2^eoSVkd67Ks_p<_>1>{mL~tu5QH=^Q{_bqA4U1h7h4Cs;khLb(!Z#9Tk5{F*l`BtE zr9Fi2;$pyWD4kc!*#_)iElFQGd75Tv+5DEY)1}p%x=#M^st7Btr)NuhRcZ%xRS%ik z`_!=N=!G$qd}#`)X+JjZ;ZlQ{;0#({;}LaciSj(@UP~5?o5h~sCX1w%_>RWpPfDoA zy23rr$=a)SY+d1X$4GN*0|lUdKKy5o~;f&N*_?7KeMV)OoW)bL&>7W)@uTT#AF z+_s5s#~+ZSeMIe(xZVdt-gr$S5jFs2%PGvlXW4C`FOY|cgtAdtFI$qq<;Q)A;T`DG zyNau!;%BK2wvpr>O@}@de@+ZQZ?d@A?faHXR1C|eAMHG|b)=?9mQo)@HyOvlBGO$| zV~Fr&lORl72=_{0dl{hkAlBwkA@H8LI!2I-^et>k!M-$%Dxpxs-pgM8q@okTP^8|= z5%t|HgfhyWUVahts+3WtY$Y%amU?H`s%(5u(8h?Y@-jbMg}cG}KITm=yn`R=CS-jrq}z%?E$lW0LI^ilu(x7VM%cXXgEFMHh6huJ{W}VdChlxo97f7^VH5F)#hvGPdxHJZQAcV4w2@BSuPzioh?#X*rtQD|G4zT% zz@vl;v9gD4oacPRe|P2a2v=xj+DQ3swN?-MH6w~M(^s~2(%nb@_`An22qb3Oh+C5p zmA#ypP-XPBUQ-po9_~sk8<_Dd${ORhKp*shWvh@YOj}Lj%Bx%vD`-Mu8HSW32Xgg#g8dRp7Hs z>G@U81hr10&ut|RLF7X9xi-90m3BIVW2Tna63WKonFJ}uVoV_w31vf?G!{WaZLM6& z-l685bCyNalLvyAg4}!u7MuCwm6@V^{R(cH(C2U9kI#mYvwUrNNP%4f8{jz+02JCRl;*O1)o z6kf2pgm5U~`eMxJ8joa|+w#ldRu#Gz#`1MN5?dzco6b@u4QN}{&4$=!HEpE*^XbJw320hRc z`AM|VmJ5%8)y<1^8$Y zW82tdFKX6^ciJ^cM?dyL72=e&%398$)?NvfFglEG|K{QEmgSg(&}Wli0vP}e2WSB) z9CG5;F3Zf42*GPxFKxGJ&`Rx%qQu@>=%%n`*5+7ga9bO0pmm!%h1J(ZtXrWwSbJH% z@;`PT#DwNC?XhiLebgP-M<(1#y;HfT8LIGy`}I3At>>_9+;ZJxd&jpWzI0nm)Sq>a zbQW;v-GgFe?~HiJ>nOY<0k|S+|k~enol%;7@FA5;bwJeSooe=Kog_V&5 zEN(T#INJHz%V-wb3Ihh^LsK~mzClBrmP3JKt-MT4+P*!% z_nTb$tG`s}_urmN^O|X{^m~>^6b4Asl_fb&*A{SsILugsm}Z6tuxJS@`s4e(&o@I( zJ2)9YPT6|u>v4BAWe~6J!**2Fv(o(fF;msg`DtAbBt`AoOjK>mqWL{$z_hdxOWr{V z9bRGA0KMwSSLP@J*Q}kWp$SoF7my!U->IfD3&}b~*W>UORVhPy7G3FZl9^A9rQG-< zimSK&7$^pyq`-2MnpN;TU*H^KI%GC)v+Bdr(z!^vOv(R!^^5$u>zc zRnEP!SGK2{QF#uW-$cQ@~Xa;)1`*G+cgKgap38>Nt#Ui z4bpwfBT#>AQm;+es|WmLxjQOr*68oB#CEB(?(K##_CPG zA6Xl)DC|*tSylDm2}d#&0*M(b7Y=w-A-RI@MOOC|wN_)qjsmYX0UP|^hk~A^=#4dU zqOm(DNHBYqvum=V(cr522A9q6xI}&oWobjellU#?-_og?UT)O zZ!_Q5o0m1xLON zRb)H<26S2d?6fI(F??MVSx-unOLO-)W9PQ;q(7^(sH=bcmz|Xu&foPm4Vpg1xI3#( z5Bi>Ga?jhC`q8NF7Pg_s)zoeMQ#FE9&UZ0rE3fS=UAIHDQQe47_AKSmS)B|!(nU9X zYx=i!2Y7Y}2RK6Lgsyq;tP4lGyEp9!W<|Ezb;oVpPO?~Ew0FPfm}Lw4euy>&>!q#Q zgAS`f=h&&))~;MqKO<^v1x?~D*Re`@-kr2`ko3vWmDO2nLI0{MASr;$F}-QGFMCKO z`V91W;IrQNoAA9W)TTbZrCw*9du4T%v$xZn(M_Fu!#m`EZMMxb&@B#8t#0rRDvAXS(RV&@|98*T+dY@LJ$t)n z=8o2NM=M*=NZi;JApOpK*d1%VH%^haF1umR(UxI#o;_>^k@wD{`fnFnI=G)-1O1g6 z;;Ms>6t%fiFXh`3Ki!^9P1LPtPnm~RuNH1iPj%=#{+0aJ#~~R<8vP+0o+8rIaBwj7 z9!D|Ncj;^v^qSm;c6U4?%bug=zcUjbpU(ml9 zPVb)Dt?2K$WrH*T7HC4}9Z@hzTDyk59J+-J#$ad1y9oB!f z;%9v$?*qIHVYg@dV)wN2&{f>D<~p-5QoA`ns@DUqzure{-daEBycgVazTZ0bNLsI> z2_UK}gYI*(=fA7kPdz@<&U$NW=Vx@q%=fF!g#8Y1?mrJ3QG9YH6f@_1kN8m-4cMmf zcXmDft8)J6;w$$S*^%9U%N|$0!6XacbBZ0nKH|)GxgpaHt6KG_&S33*121^D)h21H z5xYjYGA2*?SmmQ5VUm-qx`!+t?N&QTEynq2P^N`{@Y`$Kytl$^Rs;y}-R<;8cagsY|Cc5#5HfeV{a*#Mrd0>b98` zws-uxH70?@pe>!oL2O?$+CQVgrleh|Vrrwi^y{fcz@F-D)qD4PDA&Azp=8+XT6e$G zDC~;vIB=xV#uMxm3SywA7$z`9nkX{qLIxhRAF8=uUEAcR9XHJ zKzHFn*!uy=Du4l!1xRGU^}*JQ5_eHJfBoRmNi3x0UzEYJF@6v zmX_4x+DI*C6kAQDyIwa*bU0PjHB}xf+5+1l+&Ut7<2EVAXXoZ7zO-vkXv)u=?}mh* zNFb(-WPdAaFZCT;s@g|Z57&(u0gi(gPa(`~#~WP=nyPAQUY$u1MGTEhkESK-U2i@y zMh}S;wR9SHJD|D9e$Za6tG#>N;0VH+4r7hdBkt+-iQy3n(X@BWrrIfS=IyN-k4@wX z9k)iRM$@%-dpg;aaCg7|J%mf^kzJ|h5qlDkJb{r17PjMDxX1tx{s>SO-093R6qN2p z`Yl-K67rfh9;!hz7jt)&s}D3T+X(C@0=j%8U1oy8?mV~Ch!m!cYA7NVfInIMS~b4P zWA-v18K$>7k_>UoirurGLIFdz_CR07hsB8eyLPsU3B)w7FSNBdcQ^@( zZRGzmS5B~)*6A02tiJ&BVJK=JQPuWBVXz1YXWE+Q!NZ@S-~JewUERbjJE7@ZZP2gj zVJw=i&!JFHP{Si3X>5hrdjcQH@Or-2dodhr_@W6A_Cr7kza?zZ(7m+8+K9kqJy(wI zD(QT6LSVDDCC`N4`Hv8OGS$R3{QDoF{~71?|MR!)suAu-e_+os%1pNpHXXU+fDU`V z2@~`~k5*dcoIi|Gki$qSMjk8EHf}!x4~GGmj{)Ao}#CENADNerP#04Dt|BIo-%#%qSoZrnnddqbHfNoU@Dri$>39*_{;LZya;P5F^8 zcLJaS`1}ZSsYqiRflJ6E(D*e?9O|XUS8c!BT3J24*eiiAz7gry!RD9N8?NWkF=B6D zRtH}G_20&OtSJ&Vo*0Azf2f0$xqJ0uHLYH{rs>5c_u-*<8wZgD6H(?*g?e55^SD@OH(IaEgl z(F|D~#qps?m&Jhjt&Gm;lBKXd=BvNeu>rQ=9q6c9BO%&Vps?; z8r%OD5T?8PHS&|v#8b;s&>rljletr^K5a}C(Oz1HBVna!0!=hNtsGL7boZrvWnIDr ziqFyR3S05ZE_$pZF)@S^M3`DNNt^b8<*0YNB)2$f${#y>DS|TLSyd{oh#1rOMt9WU%My7n*#UC$hk4&wN_c|Hyfqv&f-?hUHgwc8muwB4-5)9q{ zy+*)6iZOiCRp+)!Ry;#R+Q=vDF7~uG2%rQ0S{*%~MOo!t{$?lsC)8!=NcaoeI8-jb zEik-dKTjaZN{QI^3SA_kgHz};{E<_M5fmC9=?TkZG9!s{v=MdNgwT;Gukm8Yijw>h zs0g6E!^Z(+ST?sCHt5Z2#ScGDZo_^C%@BuDKPE*JTK-xmnYMK959}aJXRSwabZeEg zd>ra?KYvUWST}fwPnBsS;-V#r*91b$ZE={U^hW3Y;;vOg8v!a!Bcajg(m37J*A8f; z&bJ@G1qHZ7*Hk9{?c7HUjX-p=GeH#mjCvOD>CFp&!-kaUyJjlP!Qe&u40%LHrj2Wf zX}3jfIDd113|sKqAf$N3v5lSSs zs@=v%0AJ8+vF~qE{V};tQ9JTNFpkV2^z04wW)|!$cKvFK_-}tGYB5WT?eK?yFm!cT zrtQ2Xr;jHaA-~Rb3^rM3M%#jytZAp(#-_nhKNofgHUhGkcR6O7M_A4Xv2D!#;Y|HX z!lkz9pgl1xBqT9y@^1F41Oq~{5Z%Pn$W*iu+sdMi@JDkL4VmBXI7Fbhp6e6U=G8 z{T&a7DHybovDmrHS~{(@uWECc-0-vqI{^Z;jE4vXXxfpnnLbC4Vf-%#e7if*3i})s zja0*?-1##Oz1n8~u`mZjw2`#fp_U8GLpTpTo8)UgRKi98L(@1omP@n47kEa(E7P&l z6Cdg+INg=tJgm+FeAzdln&*?OZ;oxQI4%rVPtrq9P!ee)wu_6MG!k3!pME z0BA-cXww7$#z)>MeF7V$WgJNEur1FDTQ%`iT}!L@AH#x?`ai(ZLsOCxX(RHByveJ$ zzD)>4*bh3-_K_qfwit^Y!AZ)=I(W_FMeryN zgt{?pctY^IfUu!GAviL?ZKQ}cEziS-CgZFNLJb>vF=Q21N5y?eB+94?MnFo_kr24^ z#ufI8p`wJ>I9|qmR+46pzQ6n@G_)--HUhPnT4OU#N&qSWiOzX|*E5M>BLZe@l6u^n zE=3!WWM%mgc8-($IkHS)rj3I9AEEUdqzZ3*1JU@%n%^S;f8zr5#z)BiM*BLTmuTU{<)K)1wsF!u9YNqWKq_VmqKcgwMI0RG*rj0V1 z!%=QpHR`WXG;J(*rgbH{O9Uk{N(5BAesS+yM#u2!F1qiX^a~f#UeI+X=Xez2R8v1s zig8g?LWU726}RGyX*jcTo(FQ{jcu;G@}S0*5=EFcT!#d=A&UFaqlj=oZA3tXU3oD6 zo8>MS)du?b?foHnh)us^UrPV(IE0NzEvC4)yW^?1V;19BF|DK=+iM*(Cw$y==pA>o z1_-Da8<|&3-47Wn>KAt_rrcpY@$c{kYjyRG_%O@T^otvzSWHvh-nPSawr_#6=ekh) zL+-iGRGdLEHd4Bnj&bg*!E)jOEr9R(A!u%cDFQEth7|}SHu77UuyOnm|1t~2F~^2q z=neuU(Jx6v0yk5$=bjqIl5h=U1W~e$rZV)n3=baexhV(K3<-$=2!5oeGmOr8op*8= z2vWA*L9(XDCpa-PIIkyGW3={DPzi8}M)c7%mM(@(^8_#x~j;Zey6N@A3B;o`}GHsOI&o80#DhRDK zKoX{nZ7(xr%9a9!kw`DMwf7_-J|d#cwD}{Fx#I!Mn@?na5cO+)_9H4b!DMp{MyPJy zo)|}W?Hz_crM5xuMa_A5Vxl$G*F3Xp$NKq&S;A^-a8|f|?o{i8v$zM_2JIU6`6QZO z6!ECJg*SV`yRkW^0MX9h0O;78ggvFWW~E&8N~wO0FVNH;3^jUDrJWraLkJCMM84f|9(`pPi^X`a7r2jY`Zc&_Ut_3ad6S0#gv; z3K#&KnI`j8%ftptu+a6heRH3WqxnsT5Z}Z-ppiVC>!-t(u3_2DLF*Wy8j%$C6VzBi zE(m<0u`o;75G())Bfj>|W+*^wz$*YM15}$^+Ot5@L86vv0u>}kRV1krvm}TojR{~T zP}?_8+r#kBG^-jE2WmMI{^TK=>HQ~XlAxW2(d3+6<|!tqbEbQC;k$bJs}nr zV^vz#K?(+DEs`i%k}|$|`yO?;q&%pXa-j{|hdc8Gf~6V?G%an;1fQVWISFgVPyyfq zu`px6Dm(z9xU4*jf#WRIU>Cfj7{4TumqOb4(m{Yrr z9%MKKTxj4llB!)JLRCJZH9)L|@JU72Y<$}VLPb+?FTE)zB%8Moo@7{evR(0^1FFNq zfh+))mBo2_29zPHLqJ+*_j(M}s^?>(9!pzq$vy*vcIZ6NTXSzd<`XTu7Cgif+5d2|R7iQ(EbxLfBxwn|svzEr5~wN(m=x<7 zov6i}xACufE66%Y!|rJ+V2)wMdOWXN)H7h~xnP=gnRgDww-K*VP zt;kvcOK1VV&~qT>b4%GtANsNWL5=DW0_N(a=HCjFY61W3*@#X1$r&#W{!5Tt3v+Du z(1DdjNfWkoMIkVODHv8&Mnyze3<$6)1pH)j3U7;}^Xd~;c4R!riD}p*4-ouZDj(w- z5Y{9>5Z6(Xhh_x-Mho^O&@zfHn-1*Ca~@&Jk^JCT{~SA)l&m3V(ncz*DYK%eh^s0I z=+gEC8j&T7vSj*+OY{p+0qwhWK4b-;HG0!jAsT2B1gxWkv?x*q5`v8i06(FeF&;NZ zEgGR~I1t|{w)2=16=*O~)ibS&8qu@~M}roy$b_r)!lb@Ikw%?q<@WFO=uT)oz*aJ) z$~KWp6Wc5xA$x04NCIV{@c=X=1knH*U|9rVpRdrVYs!X_{d*iw&~+F!t=AG5`*1Yu$`=(b6Bi0h7CuQyAM4@Cvqg7X#J|HjUW$8C+}05j$Dj9 z=p_yOPNQ2K;2~uYxK@j8p^c58(2`bDlfc0VvS|xH<(3S+xu&)p3XHRRpfsoBbDu@M zNKciCmQ<@>VMSJfQ5ct&C{%(lX`mK1pAxFPHKStB7cjP4;Yg8NFzdAdwACnsz#m;o zP$d;nx&)`^46jbD9Z9CFf#3I2U46VCAF8-w(H1cXCM{-2% zATo(gP8%cIVmr}DjX^8X>~ZI9jC1OLA0rExd)dLC@x0+$s(vL;m4}YzLH@)EEpCkS4~g5*ad07^f0D zaHv=l&{HUD**XrWiwj%o!44gnHFPcjY-h%wAcN@=g05LCw26$81EgHl3`|)fPZWTB zY8~Oc0XPCu0o&1YU26gc=lN(;O-g|cU8b<DpD1R_eTLR;8{r4UJ01%lW ztC;{efCJZNKI?tf{hfSg>Kz<__{(>hGw|a8`Ag9P9QT~HZ;6sPMzxyw7js)*Jvk%m z-m{#wwD&)WqJ4O3$ki;q7;7cgXgu+RZKTn7yqq+9kKg!ItjES0^^KCnVb2}NA%O=f zLI(fmK{yd;fm#zX##BgHMnCvVdzA3}Iw1DT<~h!WMjMs1pl(34cNUdJn>f{P+rUdZjNN z;eX*lr$pgU0gmHczrz)O+nQZy*SaAMS-5M9Jw$i+8l}=H4=w?W*D^!8Y;Sne+7>P* zY;AUI6jjyq?{^C=;s1cGy)0If4g1Eu%i`_bkd};tAOga`7@-(ctfSY`1=7(~f^1^I z#2Y1Vvv}KIApPiK4d;d!CiyZkjGZ#NRtuYDPmAIt!XKA!klctf31Yxb-^j;}h%g(k zGMM4J{X1K;&AqdwRyPs%gvRg3i-$xDpJjg%ZgoUqma+&pyg^ZWr?bnEyJO?HG&jy) z^!yY%GCuS=djaW6pgRiPcj&rAgj4;J_+TAf3-8`1@Ss4HetZnV60zwNc&W-q5;#xu z-T_l^1#@@2-+k`w)A)0@#bztSBTm0s;ySza%C#%CDHeMuoZ12-^qw%WSnTIp+FJ{xMvy;mD>UF`YTbXFk=HUBzeE53 z`A`l2v+%W`33W>D4x?|B5T8_O+t9k^YG9DdFa>ZLw{rF;1D6ntX)g z9*4TZ58CZtwqBHu;}c{uf$fy{*kgEk8D~7jVY%J@?yF3`9ma$5Fph8e$z(>n=l^J7 zJN&S#`@9Y8D79M-F>gme3Va*0RvwVk${=&wjxjRg*K!=rf0M~w->v?Tbl2jwlQ)mA zt?5S8{0v(VNJ>P~bV}4GYHl8fQ+VXQ)LYW3DSvzZIQRr{KkkhA&mO~D z0(RjyA@;@?V{cyAx%_b(0oVQW{n8ut>feN@_ z|0JAg)~Z3T&=&QvMN16;*KA<|17{&)BDchnCW~1&>h^a|``mtkF33OLjfsiA`2VaS z&*NG!p<1}e6s16GGRclVn`M)ZiBJtWu(txQAB1;pr)A4b5fhzQvN;MJcS62r53@}$ z_3fy_;!kGWIV`JWYQ67e$$yRg>9A@9b+P}-Se>|(m9P~@;G5$VcW(+g1(dGTDAXx8 zK6(sxrEhEC%-en9eKdPzUnx=d-GG0vS2o@8lOj*!uD+=2_1M|Hpn!?R9l@WoeRLlf!q% zmx$uHkEHHAmFJZ=jmY&i@FkVJc5~6xy^)!1o)6`N&A-Jbo;KlTzp5%Fzlpb(&#S7iuW7)1>aWr7eb_e2 zbyv5RA7fDw4HDqDimVOETCaH9U5Z z^NYTe!6NFrcc#OeA9#WO_CgQ*{87r}w0eRnDF%UJc`IhdAsw`5%6K7 zjca`k4;No1Q7IzhSKFwC@u|Yn&ia&s9T%c`sb$+bKE(bGuX@X!Sn=v8=y6#Hu!(CK zNsg0jBaSXRLy>JH5&*eT*vx+{4X5mSbn=_KvQ23RVE`M55!6SlqD6YVIagqJ?0QE$ zR?t}^f?mtL?5-En%b?WoHSCli6y!LE=RZP;@z_)%U}1i?Gm+HmeJd$9(KJxBfvBv5 zso{*UAR9{c1Hoefz%~fKW2wxWSSd`LHEpmrJZ8WtB6`!RJX)K3x~dAl%Cu3Yu$i!s zw%*DntazV7j3ADTb2&`A<-UD>*w=fj728}xI;W}K^Ahf`foUsQi)*Z1)XldOu`7nVl~c6H7nVuXl=X~I!xVYet%5Vmj8 zkrn?>w2MJ(_Oe4er3nQ#PVJMZVp&*rhBpA5LHsNR%%)l$ZiP{2(j(evBNcRo8-j<4fw>*AQDE`QdW(6=lV zp188p*`x^5f!^F#<> zUqY|XGJ%+SGG+7yJB|oz3pi)b;6#{nrXJ7N7FAJ^6NBQ;!i9XI0P#$Z*W#TMZN5q< z@G{!!F->2vez5jXnQ03DuZ@_UGD32Kofm}99pjd^uAF=+vLYqduuxSVBLM6#N@J$U zk~0Tf$9GPPgMD0mSqr^N@}(h$9m`oax499@)nfk2461cIg`1)U>fB49&p6P^;_K&< z3@C{H<^INF0cq|JdPp5}_0eA2ZFbW?wki%?8^s?g-pPvD;pH%B-8LS730#ep9K8)x z6RUILAmP50oh~bLlCM>x>HXU6N>798X?2&7!P-P30jU1A#!zLKlWmfX=`u%9k|OGn zU+-Mg$9DcMa_rThYfgjrEf$;zeGf9x_8IoX7X8EA6MqA}Aw2#*@Sq< zY;9yMkOM20cC8&%|E#k7v8~37?q>zIOc}OSrnU)g$}OFtA6ouRcm^{OdnMq3IQ0Y|cx* z|8!q@tR>gWzdCg*nzx4l?67HSyPh+#Uzro~@W^PF1#N|gbtZuL{;;D9t|LSz;G99A zquJG5!5&~;llZ>|bC)<+%u-K_=Hcxo)0aGNkD2t;m{it_VEop{KQs5lhb?>jm~oBM zs9!Hn`mbhb(sc@3*`zLA7=-pQQH?Q079^TH>hgHVF8f?a{`>bAO;zCh3~m2GqFn1y1Pc;=s0gcL;%E(*8)pd%mV5!gC4)w%vlB33_K| zjW$HYXL@=&v2@r~2){i(Fdl)%pZN3qna93VQ$>nr-1$SQa-AT7nZKdENb?*3!JVVu zY?ep@s81Vw-egtHga=17PIfsaA2d}zJ3Fq@aQzA~CP^_k*9DAHo=lPAiivB|n{DViY z|EU#P+-}_NS5XX6LehDIV$%ss8yqBJ0R~I*ukjv~mZNCAH8#B+*E9$z zp;*~<5dsk7qk1ofVzWl!ef7W{j%)&twBK%5Y*AHN8i*-x7<4oJnOe#5J9h z^mEP*fQe9;w!cBS0s!5{Mu2cghycV)g+RWh9A&{Ad$LR%rAfszMtLo^<`YL}q92Bar>G<&95kTSDC|FR4V_Y3H#HW@3^!D>;3sgiFBa(%fQ?=xT-lAx6W{iW>?*ysB7QPG ziT#{hXk{C zsynN#52cEX4S|yYHyMJ6)#{mFn+mK{_Yxz|zW+^XBSsv`}@suj8?*chY z;Gn@dBD2Pg*kX1Z%)I}V_t$hGV;vLAvK7#2(Y$||4(H93&!q`!0Us8YX&!V+Tz5R! z)Rj@7+nEvsM))2;%3o%%^F#?#+a1SB#Av8GMeS=JtJjo0ibi3bG6zV;#nE zj^sbpH5@D1-4fucKIfFDxB+wm4skicpw23Z~qOIB{Q*=_Mv43|x zJ(l)PE#U7{zo3g6OrWy~?wdr4GsLN=M=vdzx=aB~iAN=;hs7&uwKpJNX#-n4l)k&H z#1R?w-y&G0f+L?#zK^dH#a;o1Ln1kqyN660#W(7x(erWI?dq~Z9i7?n&AqOE3WtcH z*YH=V>MrBlr1%N^8N?YZStYtD7VKJ;>=8`ST`iJ7$kc8Slbtf6(YYJa?#sJP#*iy* zJXhLyOx)L{+xL1jj3lqU^kvbsE8IQ%%hI_i;l5JX0i|g(dg-v7kPb{Tq=U5+0#t+pG8!N^w^i(>y6nx2cPOzqvyKANUmEvp)P3B63}TJe5QA+Est z*Mu+E;QHE6=}=K*r>v6aoz9G|$-Jw?q?LM(!}aguK`PVU8q8M&rraf!Hk$+Xhnz%g z=d?w*!sr=FOUfc-*)+zELekcf!B5|$KJItvT81bU;*^!9E-)6({+~#DF<%H>)lQOL zDeMrXF*9?ry4tzd201f!cAT5e6b0H+w86QO+1qctoi;3@W(S`R&Af+woCy1j9oME@ zW@Nu8t`gqOouW(Sm7AVMl+bmZc=r%M*@06N`L#5?W08=kriW04)R$F(z{4TU53y0= z`Ugw4t$iQWA1ZA&YZ|slL5Nbyz-xBZ=~yiCJ<_FG@$IwQkwp8r{8a3Yv2J!j7HBmt zifKC#&_bQgnMAnwqHMSFvyUj?cmFx=iT#jsDgLd#lwW=izG8Wyn6Nl}_eEtkVxn;N zMt%4NJtgXgf=x5lygjmrS!MY@IY^dDrNeYEOG-~Bs&AjRgmB;c7dpblQp{4=>1KF! zWOK9WusW9g#rS3_$Ecv}XaRGcYejwf7K4ps7{ zGBrE){6CiBUUH}&cv+0?WTm~?O+tTn=9=shf&1S?t5gfz$-O&0&wXaqDO^=%R0|OQ zN?~U!jUDr(nbMt`!1Kn$(#DHe8hBgy%x8-?a~wE*PBYU$%Kd_c?PztThiW0T`_GpuDwL!4s*%W2klF3#*l`>A|M*Yq7Aln!<57#EnbwbMfB3nr0_ zlJl21y2hx_u0y8kNMR?Iv-WrDM`a(4$LQ z78lMAFH^~t!Mxl0-b-$>?oM~C?*PCGh7dR{$)@Axt>DwXc6z>Tkh7(%im}y16BoRb zD_3J;H%pmK(@nr9#XGzd2ZzmCYbN1cnNu=*39XzI4UYFInH}%;m*hh5zIug}8ptch zaNsIqWzuQt-l!V#-cldR&-~c7sNe$51zk;s4lm^{a9jXfQ04%2_`S7fuK`hoQk^n* zGC&5ja>6$S;047Fz=LllU1SH-DMBfSx^fH#u3c6A@4if7#p)0j)-5VH5%~f_Jyn*z zY)CKU#%A{X>Ms_}*WvqX4Sh+7FggVchedK$cYIN;`IdEkt@-nxwAmeH5-&UOytC`c zTi4Vf*jf7JO)G8iDveuL(>3j0(h{o0oxSZd%}LN}@SYu?#xb--2mw2c2AQt#m0b|q zp8E6*_>Lr|23JJ}zMZdSpE~og=0cfix(}SYzMC7|f3I2zYks!W1HbN!T_|BqSN@X# z{^0HB@z3XT#g>_8_i1UdYp$Y8r@|PnRGgXp=9Guz@xV*_JAemb&EY{;qAyMGI|0%~ z!vVvFUT)3~yMA^4Eh&;q)8o&;GmFHU$jVg9bPSha*wZVWKU>4W9a-9!e&}g1AjTa| zi!>qdQ<1yq;DcCJ*?Pvb*L~GwyRXEv2`gc1`DJ#=U&x4ujxfch{r8R8pZxg(D z`rh9fr*$g{MBPr}%kyKFO@d6P2;oo}j+0#mk4IqH(kArm@Z+Ac84itCsFI<2rC;tR z{-~L9bV;{gK@Ew>g!$TQeI~IKn2W-zfm`}|g1xHuG?VtTHLR@lt?HA7S|UoWQ+Ugu zSoI1W+-%9kqD1H^pb}NzDb%MU!c3HLuP|WSmHD}`^W#lm(l^dt0!c~yd~stbG;H}O zEGXc1=QLIdMO1cG2)rwbRF$Y%*_H2I0hg4die*=IQ)ySXaUuU1!Rxfm@T2`x#ws07 znX2NI065fyV{})?vD;U7XQHbR_shGRZFw)0QI+mG*foQ%Heq8#Tl)Ic?=kqg8ej%$MxN3JZ~ze~vm@_%1dDr@X5ZPWFyh2{EE3+fcx9sVS>lccjHD}9nK zvY0%Rn^GQD>eD@vn6l#lh-vO-)L?{%)EPtI&ci`3V^I{x#W;1 zEm5Ik?zg3bLi|BBhSp@lg5cNGA7?r1i1KE_#v(;s@Fr^KVkFRxckG$I9kuQ>a5q2C zH|J2T?*pM`iSh*B1lN9AlA>u|y}KRBm)1}8v@8jllalYJN~a9yP0ZG5awMw=fv))0q!_(M)=?w^;tw^HG1QZDb?3pMtUCTPFpQrqRppwYQ1fqXoRGb*jCSlz9~qT(YkVbBNG`Lgwc8{QDX1+g+8l-A z%N`<42;RZvm+C)?l-1!ie$})VAL&z50wJc;6}vLV*04UYOW^EM!VJ)L zr)4Z>-HK@tK}@fiA_^re?#3WhIo&JqYKad@G^goms9G1=tAM{-cBuTwR?{+OYw!?C zuf5I=fg$8HM%IB1!-C=^X+%>rOcDi2y4s|oRU`-?1Gf^t+r|HVmJf?>JsP$q5uGxNFtet0?;*AlR26D#(>00dN)VnaQP-wG z5KLFP@YZRa@l6+A69G0Q1bXh4-l3R8_!SXF*=5Mgbdays@*P+Lw9Rc@lOB4VWUeIN z+n4r*S#8S)-l4V{&IM+Wh$qoCxB6zJiE2CSYGMPN77_joQ6hQm*FXq~Fw&6^{NeCZSsvAR;~ zX%6CyVIu0YQ`zhQwNO_lelw+)`^3dugIl9BMeQ=@An2nY9*;o| z8IV!Hzh43x2JmNGN|tIj$Sxu-R4D{5)A~wRC`hxSs&u7l*;k@rO%+g2)1EOQMl6jb z+_iZZM@d!n%_&o2(<}bR4!+qctrZbj)5-|C=}IuZCkujYS-#25aZvFgftXIAf;C;LU`$s; zBATwdom*47pm}vf1OWo+PVsha8Zc@VNn+^ABt7&5Aw#c-^Lj;y7=!AcI<7?VnXZ87nk&-6rj+NEX$aF-!gx(9V#22R z=e)oedWDQ0deqR+D;nQ=rAQiHi6n+z0ndg_!nQiq7_kEqK@y?aDN3AK4}wC8jOmrM zBz7h4ZG!NoD-h>&WkST<6@5~>LeQxZSW=N`y4U9l1y>@?p#<)$uta~>qYWp>k7C$B z7^YL@k6PHjAQMPXz2sVJDbe~iWo79aV z1|`&sJ3T)vG^ncgLbdg4{U3Oa@z&`~D;?rfM6MkKrxhZydF=yHe+!A*Khiu zI_rlI@hKxt(|v@WsP~m)E(FkrbsA@-ori6)#n`9g*y;$ACP&v;#{q0b#>yB@A>W!+ zXLi{&cGa~^QB>O3*LKr9Rll=l#$KCnI&OdTn%p?Ov${LMG^c=W zP3DU^`ru#U=S;wTN$aJ{)nr0!K>~!b?WzGOyWicU%_+)n30G80d}(r}i$z^4PSm!G zHF}RbWq2;HwHKji&F3NerZM$C1;il)E?WPp*ec*L=K)tbS4vR61+bWV`rDRc_j2pO zpLK0+^9wG+GGJi>VYZFSl9ds^lxI_LL(;Yo>Z+Uo;Sdl500#gfLsVA)0DpBp%M*CE z?1N0HaNXT^@1eT{O9oUDQDrJJ%V%VI|AM?{yu>+~0{?x-e*lC=5Qv5Vtl03g3nZ3qjy8zhtEmbaBbc4jZlSeffPmq>AL?|Vi1Z#Pb} zB*?|4Szf^+D`C^b2a}QF#!E+sjAV<(oq9w+gg}>|Kwu!LA^-py02?6yCG{q;={i^+ry}7e>K@=?Eqna?Ct%T8f&%XX=XRWvOFvJPo@ZsXWD!1 zT-utW($!|p&ATJK_Xa=V-mlx(D)5u-EySI`zdRZ}?9G&(x042=usQC);~wtWOj2C> zj=H(qxOKVSu#x;7wiDN=9ppcyhh5n=ZF_iUk44JI{9d-qL0;n!-)r^q5Z)VDRkBBH z*!{g}(ugVOu!-PF;%gh z{e!>T;#EKD6pf-$8hNjG-`;(alLQe%9_hBgjr`}rpRX}&~nCNJK2d|GUQbct$!2LRaY=ygCq zYRfx=2&ZP@U}A>a&2F7px7e+_YS7P`z(%db!yC%!+y1o7+ae-h22jc|LoxRVSu4lC zFZ63UgZX9S!a5Yn8vSkz*PBGujXyHpox7OpWNLXz2*T4VYwt7m6}|@s<@^p3!?>;~ zSZz6P`ZphIH(v+C&u!seyt^WKe7SAe`Ll9cVr>(f6UK=q-#k{%tK(5!8MDMuk35E2 zSqYn6IOB1=@?uO18p9bc-IH?YyH~8PN`dJ)5ksbn8#o`@sx4^DC;r* zb?~{aZP}bVZs7{X)r2Z{%F8%L+~-cO8(=QKSM`cJeB-*f>%cYNM_CJ9TAphs)>vu@ zFQ`T8=1udnAg z`XC*4ipP`;CUd95S<=m}#pnOzA4ZciWrr|hGU~-v22bh(sm7i@A^gsVsf+^rJLmxx z<^o_~iR(VxRa^J>4ys#h)_OH|olU#y-0ET>2cnc&igRVlrEd)rT!)Ol9AOpOXG>fz zw%3ZSm&dl=Wn0|dTfFXDJx2*I-Y^0J-cb_;cV#k+C_09w2t7I_Srtj&EH*3i1`9&=4TyLvyX3WqxFZKe zSN#1=)CmMBWAsFGqe2`Dh|#}+4ZDnEASQ;(+{+JX#=5`OVEeaI5u%g?A)&{GgGT@) z&V#@t7JXZQX1ff^HQvaFsiT@dJ1cXQ{Owu0Ue&#tcYUp{Zouo&5fu+=hRS-o^a>0O zl_AlNM=ubUvhyng!M0glO*%&LtXpNzx0I5OBNQ4i)!mhI1WBk0XOSvtvTTg+-i3gc zY9$xhNxNcU?WptC)b{HFNFh2(FRUq-;uw9y0@95^q^_bS5KCQfF3h*Y_s<$E{Tu;8 za8&cb&~(@C5O8~MYr3=P_?)VQYj4UVGz(41h&!zg{jrJ6b>^L54r|J5I{sU~DVFB* z`?Hz`CNyONG-!>hGMg92ewrE6ykz{Y`pqOcAQ*e>7?AiF}>B6Vsm@C?8Tr6yoEIwLR@9q8C4Be5QU%r0f6oWTI|4a5ISJe6miIiTon9oy4Vmgr5CV6wYOl7TxVQyX-8X0C zvM(RqxW+;$=WHLv-OsZf-`Dn?9=46|J1J%IYd<1Z_J6z5)fnT%`C)4P>IsWrH>jXy zwz+=aw$2>pHd|dg{Rdx9HElD$fyxo%dkV)NW+6I5PIPi_$^H@brrQvA;-k>7%GdH+ znaCR7AY3iEtv;l+AX~&{nmRX4*+W+x{}%u7cy?@&|7~NtuZ?@|rvqHn`7Q0+-BZ%* z81>GPQ<-bd0PmUacEkDqenj+uH~)72Kip5hV=X~NPPM8o`!8-cG#$M@*|faM<1qI^ zKcC%uJ^dfgjFAF&yL+y0JWF<_&<#`BpQ!C)+uXinb7#xa`NEItnK}07pDNiNfu9xtda$~sOywDXYL(2w5rbzVDmRT0Sfi9x!g)A_pGAHgTz~Bm4+;mL{ z(QRsd8O!kHsLNY9q$>0ofOntBaItnynV&Z5ea{6qr*Q`6I({GpN?M`ws zBsG+B*~$;uWPM)wqSyzXuYHr&*szCN>qRz8w!J@nz0ZB2V@lo}^j;-)Wlew5LsUVz zmuAYCc)&y1V~54D#Ho3Mp=5-n*rA75oub*{JQmwF?AuE7oO(9q!QdTg+Bfq9?$O4!_%(=Oyo-7h)0n?oL*?HY|Ec-=? zX0xg5s@>wTbeloT^LC{`rfc;LY{b}pih{axCR&<%_M+{n`6h3&gq-h_6p=63uq6b=|gpad;K#n6`l$&a)D=h)S0&93c zk2ZbbX+G$*L`fD&LLF$K)5*ID+M+a|z1?Z&+3|!L%@SJn%NWfcOB(wnTJ{@R%!qgC zDPZ2}>GfickDWF)pXZP5KhhT zW@gqhpG(+JGp7;^ZE{+E2*P&9Y((l1w5AC;k_p^*v$NC*hK9*4`CdK-fA`v ze19A{7I;|r8N$XE!1{go-4^$z=k0R7wpvy3cRg!SkFc_N|M{hFg$+BNC2`*tAvLqC zW_QM%ffbvb{=iwj4Pe7dV2(d+Yqz@IsaE;v^5GxvaLgJ#8zNQPN z42@?^ni~#hL*G1~?|5uI>RIzCSL+f7<%l+X+GcJx*_qXm3msCI8pzwm7%^pbk*7%w zvu}$gXS5NjTz7OxU5l0|4J}F15|LxHi^)SUMYL9lRNK*Fb0%7$gtR2dK!c&Uha%lR zn-@ERXu_03tA4d9$>&Hy=H07qSz6CE{r*4zdX&%SZv3m(de7>5l3P+%8()-+ElPfMEnR^#y)OCx#Y-YH$>uOQX?5YNB~CrnWc40{ zV6r~bygqDJA99D*tr&U@^0f{Fj_;ETt!QJ()JMXNEldjBn%JTgzXGDZ*rPN~lu!-s zidvLm2sRq%lWFD)E1AMbPqwecGGa2zI^|+RQv?T&$=aEP4U@4#X<|$F^D=s(nKc~@ z;<&N$cN@O>3t3)`s$eQv&Va*60bMtL-%B^5{?re$?WuQ)O-Q>q+PAw>vmf4s^eef$ zf*UhD7&WGL7s)T>F|5_fV5?B57D<$vVu=#zAkJceQXby+9i=KZOib*UnqpPdSv10p z5+znBp%N>UQer=n5G;riLwsfHzSw{3yxB)srsampGId_*zpHKyN4SQYBP-uO%w74V zND=BARUtNqeSZmFTVlO?#@MQ>Jj6?ux}n5}sbo!+P~zefTc$RhJ&8?9%UCcJiIt-= zXUtG6QOmhaY|3zP!2|x=kL;tZV2NVOl(mqe$IilXu!x~7FHQd}p;gZX%X8GXM>8y$ z!u?g#Qm9&P8B&(2*gLf!%&B6@)cFX2Vu8{dv6pFOafmHS$7MsXc*K?|Lso?@A<_M9%O#H8PhY~PyQtq0llSw>aH3yxaM0A(!4Y&3zwfg- z)M>|w>C$-}z_KDYv!i$0s)QK3pJCm*4~L-lxIuT^9iDz%riLZ(OFEllJf3|7#%}Jl zrDxwDHy9^-9`(2tz65ss|9=5#l`CEVxwvG^$|;%>OQ!lFNfUd!IoZ)198W{T-H&s0 z_vsOW6CzZNw?Y)8vdOA!^N=*LRw`6Qda-RgKN!88VtK^g>FZz!x?cVKkBFF*xkRDI zV30(wW` zWuT}gBY8ZsbH@;fLLE~T5*=ef5}?q~F$pD&juGXHj$CCz$H9t$j?5@(bS5hZIx(dF z&~o;?VYda7Gcqm+i~=3G*N4dn;Bzku6=5csg??oae)vT2gdJT#^yxO|9=`82_bMmM z(y>t~W>LxzwB=fJZ5ky^vE;;i!-I;YoU0s>If4wq2ml7`LBML0*_kOg4m331C(?1? zI%(Jn=lo6FRL6cJmGaztZ4?l6eAW~1@f*b01 zsPzJXLzto&h$e#)Uki-q&=Mx*;3;RFh-1i1!@(LXdMM=#EZ`ap1Cf#wgBas0ABhdu zrC@!(h;?dadB7SG?ET=F>$noRQ2>=;$__5&48|y24wI90RhVn!^#x8|gGy-O84>97 zn1?W9GP=pd4JT;Dt*k7>vw&rryWh8}Gks<*Eu~eXfD8g?as;K6$t1}lPVyLQY*U07 z9atAf$6utCXsrlE31Ov%$Vu%po3is9cEl4 zIyHlWcy26P7J0?Gcj;vKVU(=4kG#8IvtWI|5h^z@N^Br!5FG?Qd7K#qrNqIQoageC zYeL6Zm_)|_j6}zDkS1USIv9c8=;p#LI>E4ojx#U<9VWvyIzuo79ZbPKbc{7XbQmx& z`WGK#+##i+Q&KeW!zlJtZi46u)2$M z0!~PU2L#Gej8@LM2BVZ^O_pL|*#;YpQW=Acj${Kz$IdE2ZC_Qn1XRoXNrIKb!;dPw z+hFW6tV|gj&ppB;7u8veYtyu0q8g{Y1LRh=WzHW~VT|AI6?2(ltbC;mzEY-Tf*oVB z5FG=^0(4BWc^xBV3SM(dXqh+}fS7`q1)l+IU-)XCsRgCe!4cDzJM{pK=}lhYxTz;Z zg~>UlB&-vfFJm;<>Fkp(nw(`6No|`BS;yJxeoUV*y2hj!YPWvdWapnXK{}=a?B{35JI%_asl;pQL9ntYt(YJ>cr+MNB3@N?;b5$2f!r za5jyP^wY-70!o?D6Y$t{z_(?3q&n>g@!Z%=2pq1Cm`3gd5U?#vyYQ7aym4ILbsB+& z`vI}Gv^=9`RMsOvQ_ECg$$UWto7JwcNRKX4cnO@XQrorU=ER`HDvX@Z5T+e7cQ;Li&Esc`i7{pDh!|@3Te&;aHvJ4PII}C>a5x zl;z8nQWoU00QYOJt+Bv8P2Mn};@q~zbBr9BxY03DO+!3gCJ3l00)&orfpm-lRx#jA(K(*sieWP1QVW48 z$q``7G6ujfXo*iRa4vfVPUFU5MA>DIa+E7uPX9+U6~vU=x(5&?UjP&41*)c5>^gub z{EC?z`Vs}`*IuG)dc}y1h1Yqa^DAbiXLuKR%;Cq+h>%mSLqh;59;PQqnvWUrBMiIf zn1X@w7(eNE@~lV66x@X@V$Zk-$m7=*Lt)+xz**+UeQfW@x?J483kVNS{ zF+%c>f;O^`GmBl|ZllA>cU0?K3V`3(9#b4I<+K7+uS zGCgH!esO-oQIT=xnBVjj9mBqT;yRGT`=wdu$WTYZ(vZEGJ}Q6C(nxwKLz+fc%h{G8 z=A}#u8;-FBjE(_Sj?SE`g49;exlA0&b>_iT&j+2Cnh-p z2A2&B8L&$V@GaBrxc~GT{IP142Ep?aM4*(piY%{bDO%VZ%x50f6u; zesJhZ6xAOJiPO{5E*rq)++4yL9A?T6VF(oI^(wZwO=$3iDMBGqH&IGbJ|H?Ku4r8= zW#r3Q$XE8~arD+`5B^DvxE-&o;3+e8iC~r-4QZQd@|t?Ds{t$k4-*6tZ+V<}FlCz7TB33EdeiVf3-@MUUu#Db)vEx&FN z8tJTE7pS)+z(H6qTV!ayb%}@rwv(Hp=dE(ZD+=PKwZk=Hp$B@JSnT^p&*Wg{RC{q_VKdW9f)U2+U&~!UI@Otw$+z zw)GUKFgQmlk=Habh~UPo4zy6j;sD^cdFDp5Xug0O*+Ltx2j?{#eN1W7z;vmXuuA@} z;MB}ALDZOtUc5$S>k#v4id^D|O&J0y0*JTOr13x?=NfQ)5qP6CMR@4VD+@ZOgJ!1S z5FNl?Z53js=17{yTrfe?V>YaDbGLizagpk8m}=~HRQcJ$oEkIN0(NQ@8jdZwr)$;q zwbmWIMq72)ACwvY#=H1BCR`vohW8tjTuce@m`p)qEI;G`o6s>Y&*OaQw|(KamI9=Z z4*myturxFM|BY1s_tO{yFh&4N-xDI92{>>M*2bj>G*HSQ*K_$6CT~0I0r`e)W+pid zMw_N~AT++r)S0mvN^gbwV{FyS%Plj1F z#-@xFo}4?IeBZ~_m=rhs*ycb?BLUE(l&225!j9;79`00#ul&6|EvxW_{@S$pc+E_d z2@j+1|E$mb=QnuN7ENJ)lMUbd7P@CU2;)qdvLmKODR(dE?aht0lNkG-taNL++7F(( z!b)aR=01!(y1?jvJC|3mQ`b$Y!+egW8!%@mWlXcwkR9Tiy=%xS$c=ZD8TO*uqMhcC zgB0Z1H5~o;%mE~ ztGu>d+-+0f)$j^@;zKQe*#6-@V&!4h&%{07c*%~uZr#SE;&Kx$Ds3|Yh)ljVwLM)8 zJpc}uuS`ce+ZjBRGF5dtHg>I7vmfdhUk_pC99eaqKp)JtVz;`!#5T@$hGj@@D5j}s zrbbSgGF(k{C+sf!UhXt2cXtiXu)p0x!?!!N{qwxl3$1*`jhkj;5vwUpfm}8`Wz zh1fx*Om+A%AaqaeRN$Gs2wZ4cedc_eLYpo=Nm<4y7%@igzeo?c)qq2;r7;hDwymWVw^|6 zZ@pdG+}Zx(=1lGXVSEii45!O{P#ITJzW8I$WUmeNcwq-6Q`bhh`F=Ov%-OjV&0NnM z;%}hdU4L!gS_ydFdviBu!sA@3MOVsfK$LHB6uaK5F0srlvE`lP-f?gHaa_^vS@X7i zJ6tlj2RGYw#3Sx}+FQl6RocFO-OYxCmPEr|Ayw3rE9EGk#6DO`(+g zCMMsPZEcO63TeJsp~;FRV~-`3ams3=VPRjQO^E|s~RxA)Dn=%;kmz`XY6f^kdb z8#2LFR9^SI5{E|1h>wl<>f`VN`Qa4x%@x-sZ`bGcXH;<8#BX;w`}pzOvSxGrYAw@8tOY-Ttk7`})+oqs0v7Z)KuIa%Yum~K3t_QnA_%qpD4oFvaE z-raP46OMrG$2FC4DiiCA;_UkmqO|#cMRcf~H&)v*q8T-*l3Du51M_1yjOrZLMZUQ9 zQ)j2oIZrMJw&7)z3{lBwRf7o)9Y1!h?T%aPWgkA|gsLt}rjERCZmO!z_j=k#cqm!B z20U#QS7;G*yCg(5%>nD^acjfI&)4&0BlbcglWwEHOHHc15f}RX*>B_Pxp(%I-Bf&_ zzthT2*LIydNz?fuJVxQz;s|GEXM`1}$Nd5L(4d^aPO4-MWXD)q0DM4$zn_SkhOcq& z=ea#vcXi>p%SDRbPBE~MmuQL|^?&7lhk>cAskL!;Z#q+E-Mz^R3^DZ3fxx60zUQGNYpXsFuf&1;jQKhPi&2h`Trs5*LqlvfQu)54tq!Rhe( zU~IJkj=|sZH04UlL&&Bj5?=e5cglG@Se}++o%UVbKhJ$je)^77L}XO>xL;i*U@LrL zWAWNGd!sPpoZGkhex>Web~Vo0KXo(`{K}HSDenNLnhNC|Og=2C@9>%lpnPk}D-fr=zY zgxNYQI#G(~-9~J1+W+zpEww=eR5AiCfF8kA)o7}p-hNAd9H0qjTFOWl|IGip)z`=P zXU&k}^W+NzX%TI-0C&w$$M`RaoH!asR%7lcd3bEh2uT4*Dj5TrV}`QS`+LOwxz(%d zeb@bC6H$MzH z+vi?+(l1ruwQlWsLUroGXDXGhKv2^gl;rl zpI1NPW%1;_eGdgxN&oakTMfeS9KJ;bYtI}60gQr&k$yMw)waFseNpV%Hg4ZKS@6{7 zEC3}FkC$kKXHlKD>SQ0HJ>_0|R$F*>6?fq{8K~frF?LRkVU6G+FVX$d|1sy2mI zh-8Un?|NQ~U1db0R3G|i+qs9y+h^I^_3M9@JCH->5aU_}@qzJoe^lS~g_PaF{0H6A z{UFTKC?ZxmlQ4`g3psL)8LAVq&wM?L_0<4hU3^vig9{D1TJULnrXH7ft@wylI~d=f zwWTn;RRw5>jSl!p=^9$*TsxI>b((5%1xV2u+zPDk=pncr~Tc zFfH*az=@W=K3>b-C`Z9x{flH?qywZ!iDoq*%hML0{)&Bm*rjV5?*Vebp}SSy1pnCJ zGtzKQ(`(2-eg1`xoW$3jG}23F)xSuyXy^%x>vR3cNya3FdNVG(z>MoKey4%g4W)SjRqj3up>4TJP~_4)i0(b@fL%l;U{ zWUh|6&C7;H)2-pG^gQXcy;Q zmr6#sCrBq-gh9@{r8(`nG&S^mh=-K*ea)ZMuf*hFg8aFkp)YTk-h(QT!ek|@eVPa) zp6;OMYt|bNi4(4P&&}5bMr!Tst*x$Y_BHpm-5R!jTi;y4$M7BVB2Aj*mNd39`Q{$O z-UXR30Yj4JjU@*dPntmvZ~ie{FTOw>uL0k?3P)pyE8)9?Sl<+^Ud_>5h%0+nw(ik$ z&9tM})iNn%qB(5In{DM6 z6g{8$E+C#0aM8_pBY{j@plx6tXI zPKxV34eRi{ITr_^^|%R%(2^bG*2azF2(^lb55@5qr~qKwunZ3^XE8f8^q@Uo7Y|y3 z^unBGahpOZoNrX%vqoDGk{QmU9z!R_n55rg7Q@l!4E8OS#&It}KR$5$fRTrS?vRBgBh2GRdM{6f|3#H)lWYOyqf9(r}*;@^Kzix&9oYB4D zG*cmE(2{sx+&mQKO(9DRtbtv#Y0LiUKZ_t=s^HYy1VPKaBLym~6ua*kXKm~KD?5^Z zt?U17hK(811m(fSV-4c56WH3Can(=UW&iAtwgl#%H7*3#lLPSA~fc6UaIt+t-I0~l&P^814q^F~> zbTB^ge-w>wnT78X$q93>>C?bA;n_e4mCp4C=M$ku&%+G^*&)=_dpUvJrP*{z8*=H; zeAJ>boYq5Qe~`3Kj zY@Vx_okgJw*=yriVMV;wIrtBuBT;!+^tRxQ=}le-s!g-p?z)v*=`1TV1YK!5mikmE z1*_U|DDL&LmaB2w!?ixIeN}h43Ws-0#V%%cDND^?ORg1H4rqUxi9)7>(3@SO^(fBE zUW&D=%9pL>$a7cWtm{Gb`1$IM4=9-8Y))pROh z1DRurzQ_p{ro+&|!=S;YqL6VaGb3c6VAHkq*EDZ(J@D(io^-QYNc+YZOjlC;c=veu zN&=-1#ovul<#*K~l;0JOJm05oyKl6({4Ot~7j`etZy%#&UoeTmzt9nbnfKxW1@Tq< z0vM$HTW^$Z*0fsMcd2)`0RPwim&m4+01~Z}3jnJ40y^vYBHGpM%%%9zeEC{6Bet(4 zKg4EvD`EX7*WJT2^Q82D*Fo>TSt&Zr6iZi%lx%zZN{;(#*tl0fM=4Fs7fT=rKmg>W zm7)z?O_c1pD1a)Av#+K}2%6N#mAsh!t7$L&$q$#bTPd<%uCcA+;GL~zc&>h}g;jms zw`z7AxC&^4OGfo1Z9RqPD;SJ!*C;9V5Q?MU`pHo_CVa~HAylT%mOrg32TbK{^A z_3b&iLM>}Zd~#7TR%CePxKMQ(gHojny{f-PzGNWGaNG2YR#x%L^WDAwO_2_}JWcYR zcOB?k&=RO#6dHK^*~`K?G_D}SIw8$jm**~b+9`~?EuGZ_({X;XGq7#Wf=*g?kO0k@ z+Avj1zF>L`-(wRBX-w+jU+y*gg+e^h!Z0IDV18_*hA<9)9Hw{*kbdf@|5z_UY|+5R zSsjvmeF6MvrDRRPj9S#4svm%gvM1on%@j#yjK zc3sXib8<38>~E}Oy5s<2^sodMrH|z5>`63i9MqJ`v;>{SZ!BpFT!@q?To4Y^QFsFR zzzzODr#bZSlBK{a`urcIjw3*H}%xo3TIX} z*p(kq#nt4vq4!=)d|y-_rG|+0uFrMLR^5F;f7=hx&CwlC)kHU?TmM7^EYoI==vCy2 zFc{Lm&NXk4LTAML@A@hm6SjSQr{F8yDp;Af)sLu~E0@1-dzPVpFTS8%G8*Pv|AfNI zS)9Tg)iU$cpHwK;t^)Kl_`^4QsHE&o88*FZIy* zh`nUVhwW{<{%6f$#`R_Yrm4t_D9=h}A%Z54aF@1K6ebm7glz_e*(wSh1vo8RjbZB` z6l7*H1$Ql5Lg8}!-QlJ0;p6vi$jI9&3{kCakY

n|}<;otFj8{ywi5wu+?|c8llw zoP@3G->!zzvg&-4~ScLNdoEBz=l!9`r*Al zj+WzSmkeT^N9H?L*ncce~c^Q>@P=GAtU*lvFFNDZeudBIO&U zJT3^R9VZtU;BCXYt4ku^j59Uix4vgx^P#ru9TSIbPUFtj_uHgE5yamlzAX#PEM1ECznTkQl=+e2_e*s*-%6nCP8PSrYZ|sjEsnppZcU zDArH_S9H5E?l62*ahoS8TvGs8bg=vt z+gDMY6_KLz6=6vEj^;Tr%X}{BeF{nbiueSTDBYLLjXWWxQIA}5$`~C}RtR(q%tfhc zOny^gJtb?Gi#m^Mt$(Grt)22rLS5L6k^xwt$5^IDF&8`0F#(Lw#|RciV+I(Zjv?%f z#}wZ}gJBLGRSk4Z9%O(2MGVWprC&bCkGbI$6RH(Ms_{c3ofPq;>N)zm)6|qzj-wH! z%**pMEX&^TW@UAlIDvY&AOaS$aTs})vRPAY9MMvZDjCK(OsPq9NpCz;c{L@2G^sF* zV=A@!10-thk7$fzTwXDDH!AlZQ~i$h0LCgAUyEzyept8>8Jrlcfw7l{L{Z)-a9%ag8U&IW8$NPq*dy_)n~;lChSc$6W7{ zPZgr)DOvK@_PY~Or@CbK*0*8OoX@mSyx1^85xy#MMFnJqLtF#U;RljtDEDlDEs}fs7nE^2Dm{em#V54J3xYyk3^{Umu&_CSkA$5j?k4h9bi`zY3OMwR^?V9;9 zPpV;Usqj_DTp$~3v#Mx7IIUI=n=C1DhZmM%*Cf?BCqf%WT@H5c=H9nBfLPl)`~BDI z&mIR<*0+y*65~sz=Oln&qhpo;(J?r#CBstF#i|5m67W$^T+99gi*5U|s{0ZhP!S2ws;4av%` zCf|aQb#3TKL&Uve<7KNyrk|~g>gE_h$I>E*XOf?vE1IDW#XlkMU zpsv3(jB|k9-+lrx4xFr^wPb4h*RuHZTH}Z2bFAac-~-3cUH{ZwZTW`1Qlm4a_d%TR zAK|A|^hvCL|5H-&k_mYCM)(#>_mSzBh*2S9gO17=)njhL!G?s6rXpE9K!yh!sjby0 z3VM3Yhyz$;P{~{*M#ltFLdQlB2s$x?DbZsHVxq?sEV0!pB)HazU#1an7*}pxgJ5(Z zbBs>wGPaS4R@e+Y{p%AJ0Bh7@{7|8iMMcSA zEKp-AQ=>5eJJA>mM(8mYh0&ORM(AS%JEJiJx6mQjfsUqNGCIMqgN~{q`Ix{5#bb(i zXsnlFHNn#F-`M(7;+2uS6onNyAy)802Qdc*C5XF3vlriQF2kcvddRKz-_$2FW7>$q56I~Dt>q{V|(KqU&0=$I2+0Fclz3|#!REjG=m zaZ3Pkp}Fa?dQ(P{00a+Bk9Pot)l~=<@dr*+K0p_AU<1WqfP@%+i;ROmau)t9OAL#A z4?mB0evhP#^jR*bzy=_P%=nUe3&zI~%S6W%GO<&fMh7~XC}nB2V2jap%CsxOU1ix- zmc+*&B`|1~I8Si!v`B;<{9PMWy9h+*^p=&LtKk`oOfBjWnCm(A(p1Gb#$^kvsSi(; zGSVhof=WhQk3CH3U@a~(9W#vse+gF%xrhu+$X5otD~76(o*%h>y}s%H=@O~dSOp>| zD8O8cqOylP+ zQ}w$(;U533HT&); zZ`a&?bbZo}8HEmDd9UnIt#SnMlEGu(s^K1NQm&Atoo~Pe5ZE8&$6PI`FsSI5VwmhP zCvWEUO_px$y>Ckk@Q%3W=TqIjZQMrpN*Tb}u9QlWKukrHOI&6R$qIB`!-WM#6^2lN$@fU8 z9%}y!ciSwYvVUqjTt4~I*M7Ewd2~PK43LMG)kZ3fW=tOuFgp1W=14J)bQxXcdDyo{ zU|wy!Neg7!1z4sd4Fe%fBO+5J!@Y<51I|K?W&}`6UYGvz8XI(!DTI5atZT*=t8;{n zK%Zgbln!8ouh_b_sK7gU)qfCSQx#Jsa3BvLb#2#w1<1g~5=#OXt{BbRm(qoQ<<9>~ zVD+E-E5dzKP`)ggU7EhSAu$#*|KAc8tT0Ki^GW0rKW&e;DfKUbLFd1=8mWkOP|1Kp zy*(#HuaL#y3OOHZa@9~t;Ka52T*uZiL!w(S) zMoKy#kuT4O>SEPr4B}R0XG#?|s{&93fsoq#yx1Dy%M&dKLy+NdDoQ=N)QrEXql#5w zQhq8Yov#%W`#5l+0%HfHyC)+vUC~Bb(8bHn<{xMntri+~5kg7q)F>v8;ZLy;~ zJ+BL$276;mQ0iwLx4&-KZSjT)R=GftlBvhbfWUP$0yO-A6IBnC2Aw}p7%2xzgU%l) z`IVXTP|PVm^&OTdzssdxtc-vdK0i29vkJuUS!HtgtPj*BSno%~gC)O;xtT>J(w1A>r*rQ+{`(+0GypR* zU{?nKy#VjaX{La>Z2R;aA*}4uN631qf=Z37MS$9v; z7-_66-<)l=<+i3=qh30x%&y4DlZk`3PS`4CgcuYa(0SIatEInv zE$)AKxNWzvO}9_0il>(Qb-UfP(s07w%g)GCh*U4E1ju{wHQBYd447>jXKQJ3UtiX( z^=cejvj()VwX^%g2mEAl&iA&p?+aCXrw(s#vABEo3TK1_-56uO2O`}@qVU4N5Em?- zf ztQh=zcpm4ZtrZorRH1Ih|KRZFeD1;NwqY-rTM`&nNIu7{uljb7h{?T_!(n=C=sPc` zlzDZ=SWw&L&h@oeYS#X>vkP$-vyi3^sVjT#dZiZ?l^IX_{qeL~Q9iCV>}@M~yHJgn zC*S-Y_HTF1tYK^I^H-l6{|S(5KcdHw-x`PYxZ_c#mU&NHt7G<1@E9B_^QW=i)9~xLdGZCnpN+gbE{} z{S29#5Jp7eoZ&fvNJ;ry4qw9o3=|?^%n$K06N%jPy6PCJ_(-Bu{6mUCF z-vNhgXL@4@kz_M@k0H4eLRAlbaTyuft}ncSTPVEaFqjXA=n^>SvGg|-TcIWVDPk12W`e!aCe{k6JYe7c{|fysb~CWBOd z0SE*{^BnMdDLO4(g-Q%8F=p&|@xRdMJH zR$!W^&UJa2zk;1+d6qoGZyO;Zkr?l!WbE zt*qIt*H(7y)K$kroT>9Am^6m9GCL|3l^Boy1-ZctH0HDp!aT4T&CMw!2S8WPysR|# z%&^NNiR{*Kd0Aa=({|8gt2l#{0o+WhmZ*I8u|IKZqxBNqOYOp<)G>R-m`xJ>pYp~s;w5B0OXNb?J0UU3)Fl}!*Gn8? zVk$VY3YC-T9dq4GktptFSv zsC&%JXNhJ;OLQ5TF?ydaT&lgB$Ld!T*_%jw?=~!Z==ftwZ-&d4D-{a1%NvQ$5qOn- zOBL0X?Jw}JSXiy+d>;Lt`p0<}Uby*s^tP=JAx{icsgQ!$*)^^~lC8$|`XznthJ!Bm z;c$Pe(}??=_k~>IUs&_s2j7$O=kPd#-(k(i+cVqnZG$$qZBKFSVGq;#wrW%=fm;Yl z;1*0O9ocAj&?{&_o(7$1F!;Pb+2c-s12DyuIesOQ_U24pWch4CfVk=@ONbUK|va?6D>ATrm?gMnAv>Oa*mmwOrhq zu4Ip9Q$md&!@?O;v3f}$S47T34VN6vF@GMH%F5Q0FxI=2 z$o3{tk&Y+mrl8aruk$%Wzuiq`rGQ%i?R?4fkJnvl%od7qUdH6ujE%9p3&D69gQGI` zQ1&OV%TY^b+IsTs=abZ#!*?E^B3#OY>DsW#Lw<{W8ThJ(l|Q; zBhdSC=hZmEk0p?rxTH90V+5}*2BO_Hyvw$@>M}}qx9l=j@7LryyV{JNJMNOS3pX`m zb%2#!R1;uc86$RZ_Dr*X{5aPC3b|pH9NRySk$Eo>;B$5A3qM_T=(jdJ`pNomvzV~1 zHhm4*<>on$|7oRTPW_`oaG7<+UTxdg8tU4lZkes+_PqT9yGH(EyK^tNUsG7zD(4$R zG4XtxJ6ohicJ4H#HNtDppR_$r({wWp$`MREOIz(!Y_hgzRkR#OF(-GMQyuK@$UC;V zbxn7jtzm+&-_PDHVUUuK-CS1Pb&iT$=JiGn}vWeH$c8c4W z)^utnGO(_g%MSgwJB+W0XX7#P$)Gi9ok3?zV_j44uWzTv9~X5|(Qj8b1aU_hOgV*k zpyBs-hSfw!_TV*e++*i7O`Rl$j49On$z93)zk7jZJK$+3f zgoOCUxR&vgE6|O9UptJgdGaz*e%&S1t8O)60ajN`lz+3v;;sf4u}#)zo`ihc`wQGT z(0ppv3ZT%K<<;UkDiPo%EbH4goqdI^_MLOzYWDK|_0jE6hWMw|r|@Nfr%F27V~+th zKl_i$@IBv?8eL6I5v;`&KX^)@vbeGGA9VCCe^8BvtU+Hh;#tse2zi%~!!PhQxcUnpqH{E2dn*o~&Kz?Mf2gxfg03p|P%fm$%l+!^5)U z>&gk}Ivt=LbR{F3k@#t0;IHw z8dIBh>gXjJ-mg(})+r+`rkCn8AJrHhHaOBbuJ1Lm{s)Sq};C}se$L-Kbf{ zC}q;Hrdg2wra&D!t8KAeM#jMN`|^w_ZsI~E7Q4;Kv2xL%oUVh$8j=7#p%Ie6e=-Lc zJ;3i+GRmZpbP)QEF8)(zJdRs;LeSVqan?Myk%U%El0{k?N01AP`n{OEyQY@Co?YL& z$E%>l-d!%sUC-6;#pvB#y6iM(?Ox}Nb_JVxsS%acJZG3 zZ|oiyV1}uqf|@$M3!Toh(m4_;jK30kr6c*bkcZ4WaJk=(J-mCI^Hba|0g#F*ZvH{? z6qOvlW>c{;ZKv*bdwlA>Q1(uUhVnmdM>XB}J`IPa%$1mu;oK~b`;gmwXO4sTZeQTn zIns;dUVFNyG8VO%IEIGm`k&MI5#N(%w)>7W$1%5dRbWiNM> z##=~t-YoJ=Z@Uie$c9*d5gC?>ffFSvU9__?1Crm!c;M3&ARK9xaKT;d$Zjj zubl|wKHu@jTN$DGi4Hczx#)5>jb}R!1B1sHd9nhYoTJHl=i0KH*RCsUTQ=%ifB)C2 zYwf=%(%ajysmqqhF@>kPtuU<8$t(X8LsBXu$HuNzite;MG&Xzgv?kJy8$NO$v&T>2rfz%iXbJCdQ z=h8_Y81_O>se#CfhKir+1r*29$xF{vM*~c7ie?)B78>;qPu4GEh}j0f4uhtUemA3I z``dwhI}T%$fRMRkmU!DSRn)jFv3VVLF~_C7epcU(%^3V9_g$^4U+T)=TW%Cf)22pA z`f|G&Q)8yC_UgKo#EILu?7cp+d+$_A_B+axo`24J@3K)YFOB}#zsd8e-_KW+>>gjd)f`jVaR|vYAhIa^(!J} zV;%O5#xiv{OJg0e>T9^83cvixKfdX%eE1{i2gh@45Oq1aoL_@8eA4qSSgX%~^M;4_ zcHfix)HC&%`cdgUk(9@3%nFQUa&WK4bbxL#Kt4hX?|tf5q5W-qDD#q%l1%0xA!8Kroem-358@3N@dO%Q zw%W70L0KsKt>eazVc`wQ91Rj(>NiB+aESNK8o%^ix=18mx=4ClS~*7FBvl&-$B@ZG zX0PsYUiM$m&}vTw@`auk=m(oo1Uf3+YWB!R>im#iSJR5yuD_E<`xBi%CNVU#&YHVD{{BblK)WOteR3&nPj6OY<+wbSpi^6qRwNpjuacuwSrWE7JF!ZNA-mJ>n@A|WW!&HqkMYLOBs5N|YZ2Ib$Bx}Te}hecC6+i!}un0FJp_zcRO=OfAA!wjZ+ z2z1InV2s1NEqecjs#(^p(Q?t=2pr|-V~>9EiC|tNDDOSe$0h#|K0^aAOVV;dlj}~P zD5oGEkB@{`7WKBrt{T&~l=%pG%n@&D5TftEKC4TIAI^su2L-oFZ=84t{OrD|lYGW& zP}fq{Ya_dLCt55lw3b|r&+hzPcZF&*CujpaLiqu-Rvfi;o7H6RzcrxdpnImaJu6i5DO6Gkj)s(Y4KKgoAbya7!V#_C7R=+w!PxxgdtRJz0MD&LO8eE85K_Ei02A_V9O*l! z8L7c{Ai#hKw_I&IRI0k}7i5%V;#yIceWe#Kv03;WH^FMVEGWj2-J#WNS zE2c`N0D=S@U@?T?(qH~$mh=Je1{+4f?Fp>cYue7F3?mDIaKb}o1K=>Fec&Uqbpi}8 z{3C-GqW++-Sn7d231PtMF*Pb(o>Ay4$_efu<(=hmz~k`7Go8F`4r6$Gx;muY-7Tz* zF3sw>Wxic8{WJ+lg23N4xh^;YLm$CuVFDvzNQmwux95YuV}WaP>F`N{C{5Jyti{MN z8j|FGXn|k{3% zzHe396L(BLFTmaUUqjK~q&h-?6;rgIl>=QB?lnjOt%lPQoL68_Wc%Vh*+78F?-WRL z&cl;Ce*zN$PL)0=Ei`NY*RMF$fS*%E&KoiotD;k)BfuD{32GAe78S1YpEKkDpfO>F zP=Qv%%oGUeT<uRejW?Z82R9TXn%3W6}whUR7Q&{2Sc9DC%_z2E7~!% zb?~ZsCExLn-Rc@Zmi8AssrxF`Ora!JP;JJpqSO3ORZ3oR3CN5gEb8yo++G&!70Aso z$VXIyi!Oo3X*x1gKkU#Ii?iX z(>W=B&u_yyF&M|xpEyD$U7@z)SE%5GD^yO8lj-4jm~{FY zGn6^1tY)clj*bdZl{xVW>KuE8#V7LGr;6l!noeJo)1`jvIHQz1n;R6)(19zaHY94O z_0a+-s;>IdUUJ|wPDsjk2!RmL@VC1e#NYsYK~NH)qwniv`}GbiUAx$_xbC|m*^h1R zMyL`MwHP>tLsIwHZ6L>?5EC&q&{;!8&r*95o6 zqcf8QU#D33`afHLZBa#L=Q;XYO%8u&xPT%5Bz~umHQgm@R@e^7{z7zGuS5TV1CJS@ zIA127CV0A0uiGvhf8j(*?eQ<8R-@d>ldT|pm@*{tw)FdT`g>7yHRw39`f0!;G4Is> zQ=0VPF?Eus2uP?9hgaNurKq9o4H0kVmjmq_;567ra_N|EIZaKV^TM#i#T3e}9$m!8 z$<|x5N+v1U-L2mG@_o;8N&Z$$^&vuxxh1jfpB>up>+%n0Bk&zl{uYw+8xPU_6agQ` z`$yZ{^QS*JCAyd@&aFjb`X}|h7Tc$qV%@|k&%+mLDU>hrH|T9Uw>@RLO9Kvi+t3$x zQq{SdcBh=C&Q2|+j$xrfIjIO^RGXzMOG*W2Mf_4S4oAY+=JPQZ6~Xql*EaeUVIt^bR3Xw z7zH?+O~8ZKP&tJJpW-OU?wk-&V~sBLE!ct!nozSTmGq=EkqDE16Aqd&$b=_WNJAk*0*zQ%7eQq93&+IHv=d z10?t-*dr8}5d-u}6vu(!a3CJ(9w8qXY8aZYHmf=tf$#jBU`!QL!iaRJ-n1j=p%VL9 z8fD(1-c=Ciii|;HV@{zeon4k&TrY2Q7u~!#E7XLZL3^f<8&mhpuZqvvYP5T2q1u?w zwPw#z8DYiL+ppH7;kQUtEjL6)%-V=~1q6(NTimN{0)11% zGfrVE2i&iJ<{`tF4K(nTU^Yxlg2D(4A!IsW^HM_oJ%(}Lw0(Ki9zGx67cb5=!PkppfQJ*n_#%y0&4d7nJ{RcuA5}J88d9eH{JYyfIqpj4F@>n2HZp#wOk#!# zOXsjDq%#8N1WcF;1g)VG@Lu*LHAufgBw!zy39t|_g^D3+3RMvGh03XPIz(8Z3Xyz; zZDp-c0!3b-LitvxiK4Gi3AmIpg=&R==N0}fS`|f#UoqqK=lkeJ7#!wc;{IiLWJ8Kb z9qFR1f!VCHZ{% zf++KWn2YI#-UNvO6r?d>W3Zc#=URsU^VT{!&H84AyT%9C(^hNs+WKPcFyF-#U}71n z$@X@B&;DUyjVXmI|D4{T*_P<*h1LI0WQY&f;XLNd8e!*{cp)lcnj4HW@(~0M;69Rw zV48@MnJ|OGy9D9F>2L=W;y#Z4=do~tL2^>hCQ5kb3t**=+}5RRM0C`EJyPAYfPKx` zz^$%*KxrY(YK{gRp)#DOtgJ2UU+(@)v(FW(3Z;LA{alKEBr+V2gXwJoIuL?D3&0H%iWZq57&U9bU2MKgOZjSKm}0*cd#Bb4_s9*%2Dt81la)cASEA|73#C#^l+ zi9M!@ohwKHXMliP8%DXVDbFTggunFXdw^+_BF0kiWl*A$oUm`Z$^z8f_ruJi=Q-zTg z3YBT?E<5a*bv|4%IN~tdfzYia`MTo>5O{u!rkHpn^e~*B{!C9~!z555)7dz_5)29t zfjIFE#`6g9&{Ok^P0~VUt(Z39q1vxqE6?j0C_2gfxr`&*ZH67_a5$tA01$iwIK&H| zbjU`dO^|;whbb7~fE*nV9N<7t1Cnf-B?J*JzO=1Ul|1;CvahU|sDv$7jfJhh(-$`2 zF*WI20tvp69Z&=>yw9EJ1b)MQKBU|Tj2(i|G@k@&mvZ8bhc?+z`9d*WARy!rr5*Ac zt<`JS+BzCzas(4gltg*PDlT22j;-4_IS2p4G+lQ;o|Iq@?@S;N(?nLl3WMu1%@qIlgw%H@h6m4Nc(HfZz=z4TkcY7IcdbCQaw z3dxs-oO)l6Td4%5)CO?H0EjnKESy9Ye!Fu909nSA$sZqA;D^(n75HCQ1fn&Dlq)b8 zjY{Z2yX&C;<)!&iKTcC!FtmHLF!#|$9X@M zi;W0xgD+-AUHZnSE1>Q26n;eK!2eNqNhB&Hq@fAKWemW2@TInU@b_K0J}taaw(=oq zfS@2UV@Rq%sL=mvkkGauR;bW^R08Z$o@#dZEm?o;noeC4s0M`ui=7AkYo>pD0$Odg z@@K=={NokZ&9?wOS(6A5F%_fG=%~zY^%iwaS5;!)O1?p30T-bfo~hONDc}ULii${r zs7miwPl9E}zd|HHI@MaCBvFznDT2Nit;TWEcVRDkDJIyixUB9PUiRKT*si#&?iyb9 zRgCZ5&()tNUPlOWR7MI^^2pdjy3Zm!hSDpI=SOiXp!a; zHJh0@R=^Q!s-XGawQo$rGG(SV#W^6z4i&bG^Al0uOh8kC8y#9T2_mjgH<>{M8>$x0 zq9Xs%EF&sJS)sA8MWy#v(da4{{;`OtF?H*!I{mipTeI&aE0faiBGybHqG>CthH9U# z5znhYF0H3e=hEu_e)5WFF%{vwDq*@REI%4WrlIVNRHPCsP?eL_=-ow(URxseOquj* zz59+De@j+{6p>@<{0}v9pMOqx3?>vL@wZ^4q$3_6ogrTe&j1~XdoYZbS2uhAT;N4) z;B5^C0@O`>L!_v5#t}MlX6qG_N!h`c3Kc|S%tWEupQ{AUDqwyX>+}Bg-%_%p5s7di z11C7BP)f0-w}k`Gb*1C|8-`2OzRvV|h9`Tqe*Og`XH1ci87f42s$q92`6pE&J^e-m zm?HhGETFfjd6Y*8W$NiG;eY_qVSs@=XTZYWDF-wTPgT*O6Y=TC01prl0{{d7Gebl+ z003WPSJY(y1rpJMj#h4Nx_LyAqZTNQZ48sUW#?60gHXoYG2rgF(nu3%{(T((01z1( ztC;{efCI}{zxIA>Ga5+z_w2dc`<}13JbazR2_C!ar ztvx@9!Funx8dny7A4lAZD**e3-*(%5cXzjLE^EuWnyqZf$##q^OOCB%T)7dpNyXy|Kxkr;a6%BU zVx6RoQ+U`IO#(l$5)wy3KZ!pgmv}JY|NpH5DvV{Uv%t6vtjaMe5wcG@@O8R1&C0%B zw#v7@TV0W_u4UNOEBqNN${J_w_rHA1QVp%2xU)a%P}122x@zu^_IukDwK1u4R`;)% zI|+BNl@Rhz=YA%1!Bf8n+qbr{t5GdR@$KRl*g5uf&9-T~*K1SamX>1faCZYgcDl71 z;@WM?h;jR#QlxXYfN|rtWNN2E+z4|2q*LGbaYDw&S2{2L>2y<-r@(gkH}btTcX!u+ zYvc*SE+D-%o6=`Xz#ZJ#7oy-Qr$T2FPa$ z0z#<;Wq)n&5WI*{@vE+$=WhyM+^p}mQ^!-Obl&8hcr}cZY|Q)1ZjoQ!Dye59Yi--O z1>_0!+t~G4OU!>cTGq1dVWd%U-#Tofkq0I_Zu2Wz)4UA2R3!T?9f@sM^hSjZ-^ghdF8 z7?Vp!B@y2lwM5yr+augqyK&pDW;gxSB7)LlDjf(hODsh|DOVv@ez_P7p?gelq}3Ul zEw3e4r|RDKiOnbGrzwdU@~*&eTh^{1>HOPv*ep+L-BWapYDuM27(t@%Plj7f`F)|R zZ_8(Exq-|zs}v%Kg|%He6_E8z)t|l9*YG zSzl2S>5xTG=sT*HxU=K1V{zZtMa?lem5!PiWtvylrR1|Ds|{FJUr+4h92g<;)>;Dv7Il=m}j)PF3@k01G1UZd`3^wryst zjY0QbmUc-jmKj-QrrBv#5rP}i>NPfZzf@Z=WI*>V@Vkqj`<$+B9R{TXxyI8%2(H8& z89=GY95T3ZZP%M|Cy8{zB>-VSp1-L2&hRDi@5CDd#8f)TVqEa-qlJvV1Y!YkX*$a! z?-tP23}#u&KHTRuf9Ylb7ORX+3kD>OP&O-!=zT9<~ zdAZqQuHxHmIT91;6p2w3|5yFL?LN=Tt>BE!9q7zJ0Hp(He{1fx zxj%|q_80G2#}>j9@_&fQW#-su4rc*@K>$sqHRk8E74%E5%>ByaU27yy?_u$+Bi60? z>V9Co7Li0_v6!X8T4(Uw(iZm^+~e-I8+I1|w|p3H7l<)BS2|i|2l?CTdA=Q2vt?iS zu!vF}VG%9e3LUl-+@xwCUWb&kgT45P&uvHiTwCzLy;j@)XTjSS)O{ED8G&8dnPNLhTsyJql;K?mk643wzdis)=E2 zw0rh8MJo9B*4S~iDUtqG{!J&OjtFIjr3)Th&~hJ%@=t+y0H@tbJKLw+#6L~%_W^n! zHxrJ@TlrA*PO&L>E8aM|wt#Qd{JtgC0}A)KAHr6**DEw?1IM}{pd+;81D&(?-P{VU zDk)W+VYu)7YDB4ezfk_8b1S=ks5A4>Rw3Hd<1-OBGHhceOq77SAeYZMVprjNkW-Jd>WP z%4X?64=SCmopj7uubjp`m9y^Q#NDy3>*If-G91(T;^Dltwue&A<$;z0e!nB}*iRd2 z^ljztY0lVMq`&~|x~zn&ER}4zcAT_8*|2Ik$d>2R&bgUqUnqEb4?zzk+za>g^qU)+u!kO z@jQNKo~^pGc6qHR?2v>}>7m8CgIf}ZBvn;b&x1|SeDxTSMVbloUVjLa152P&zU=k= zOx|mz>%kqBPFWmCxGGk#t(awU9yhko18mF_^rd_5bNGThuE~hIpQ~=;mhCX`%$H}q zY+T9`{J30jH|}RE$#<+T<0V75TdyIzzKcqT3!?A6U9GjQ#abX2N4SQS&X*b3BLG>U zGYL_{c4o^$Zw+H#k?4x>e@?ijecIx)KU~8~r#6Z8KOBi0|E%VIdihF8RJ>t#C7gXk zHs1{nXVFPsi!o1Yi){lZz#5u3r?JdB#y@0}skEu)aQo2{_x)vqjF zy}u8!fv~Ym)g&fVI!+NG`peA_t%NgU$`~0`=_kyAhwZ#6y-aFYZ^9JHHLk;aD=z0{ zVDwN?Ip}6$=j?UAVx82r5kyS5(>&ZTIjihz>l7xcak6xgu^LF0jm^EYpqrnF(Gv`j z^6t&h9cP;c*Gc(QGIjHVoFTmo4|<*<1nGcdWhSpTBgve!ICs@^JxMZ} zirsobj0l&M#5!SPR6KO9!+=tgjsQPcAh2|@4~B6Un7agw%WU{dPCmn`?aW^U`l_1#afQ4SYH!l^%Px zwpCH3gp(!_JcRsZi;`V)1)+RpVRX%g8JSH6rQ%Ig=EgZj3iBx~mkPz+VSnFIX2Ri- zaupF(I>#{Y0Kn1mWxHt|f^XTyO#Hl|<)zhEuxy~EvleICSgK@cP_xFtet&UxFd^EzwZ_Ii zbPimL#yi7C2{wcnqLn2R$p(#Tlg_GVo$f510dgUM!_|z<^v(_D32eG*C16GD@>(8B z$3~9F%b9(0v87K`!c&5`B@P^gbl~>JI8v$=D`T${D+mNlGV4jj`V+*0BAyff#+;)i<$Zd@^}6vqYPbU>HSF8PgPNMI`%cr zzda{-MneqKGPyONl61(ZsE-emu?Sq$mP@B$pA|N)LN^VT&h z{?N~Vl3rh>fAL{Nczy0pRMVq7L&whH;scLH!4D>}^(uZ~zAX+w=TJ3L*L?Q_nXX-X zNOv`vJLPM%j`_a(cI_fODnW>>iJlPzi5eV>s_A??sq>&;v(}aj(%Fi>ZQiBJHD*c6 zTyth0cXNcFEcqG!yZvO_Z(7`S++rLlJG`pDF%;Rb+P2l%CIk7Ho^NG-O%OTvcZTxJ z@Iby@B|J8F*Q&sW8H}8NWG~P*v1F#d*izp6%ti1<%MZFm!nvj;cgQoc_L+C&W?aMmYbG)H|fDtb-xrDI%Ta= z8)-8gwwG-IiJo3nbIK~2QVCo3aR&|$fK4YaI!+N~eKgIy@u)^=x8q}?m+g*Y=JW~0 zOGA12JYNe8+{k{xw}6`JutFyUTByN0fiBwFZ&yul)WpQ9bdF))84Qn5=b(FcM&^uV zhReQ9;)*=Zr1WcmPC`oCn)yYRFC71v=f~hri&?hj8H75PK&TPvAeCeP>A8~J%5$oM zaO(L_2pFsAm$fv_+4NtO=6<@96P_N7?Yr66O!CFK+ue@&JBVjNB}=8w8$m6DZ8&-I zKdU?G+U@9BRqH9LRZ-~#f4;J7Yft+ks!PYw8$s=Z9rK!1D|^xrsoQac)21X z-WzG2yt|z7>9}vQ+PCG8I%eU8U&XCn#<|a;PgFARA{hn0EQ|hc6N~C=tJ{pd!zC_y zUZuu+MitCe9L@cl(eoe%r8|#ZW_1B4)!epxW=-Jvt*hG5g6=X#?xgbO)FHAd%Zf`hX)+?kCVdeS&vxGlpD> zkj{S*mgJ{yX_UV|)YJ*rjXdn|@AFFuTlnc&LhwWlp0F6^tWQWHf#IH^r5mMkiXK80 z1a3SPf!^r|1WvIx$2Gd&@FAIm^6vI-aB1Jmef(~};cuL;lWUggXD#6%hPL^4J!+s( zNqFFVG+3A(pC9o9Sq?)l#~L~sSVqTKvNQw3k!C=U;5YkcPt&9I{#*RsXw;?g@iQ!n zcswl&l(=6pMRI47x7O$rqCuy}sHw1^Gs=of@y$Y>(m-1{j;*6Vd5?D4Mcw^(1y4;B zan(J0I+kpw5^0?@VIHR)%q*?EnsDp^$I;-NhKh58$#kj|3H9+UF1jSA?y;Dg^#tqN zIW0SmT}ZpT>-22-Z$TV0DTD#jPaS+)&(9 zv03GWp~0zH;a-yLh3&#=hvp@8DxMmtn}7%6xr=Z9Y!0a1orfizqNS>It3@xdPDLP7 zf%u`45n^^EHx)X_x{xNmKbx1|DKhhC;@R#Fp0oh)-0(UTZrm!JA zN3WXCF*Wila=mPWfv^4O{NpcWeE1}9Y5fpkrFC?JS<@99#3K)h7VYe}H_fsMSW_=- z)qJcc8VQh=PTq^2#&24>eOLuOp|#I)jyhnnd5V|HI(7N^G`h-uM5|8387{!YgrrSd^{*kN#m zpVZ*$sH2~aeJkP~eQ)d+5pnJj6coIJbkX;a|5lcMo{Udt2!0z!TKSN+<`KUz`aFq_ z=z3ds?rp7TfQ@@Au4(D=mmME7UZufl5=eTSTE9szPQy}$JMyklU%$dggV|}Q=DhY1 zMS^GEIa4p;+M<$!^1~8p2Y0Wt`_mP+_@_FElvkF_ml&x(5&ip3Hy{2E(eCzyezs=o zwcD)D%@w}@Yn)=-I`mrV_*RZt3Tu&`_f_{j=J5Q{k7l8wH5k9{-Fv@Nr;1k%4k`4s zuk#nhqGz8FZS@-6(K%J1ty4)lgiTb1|8qI|W?%cw{nv}XHp&TL+-S2K;#bFX3Y)0o zSnn9``ZZZTR!onmbh?`M!>2!OfkZq%J9grJ|0D^g1CrrYQc*dXOE+IkN)WGu&o_P& znKvY8DV0L6_?#v{2sDer;8z3(r%(`vu?weB5Z9#jXF8d6Y>#B723TTq<0a(cqhnzH zrc5vukdJh>XVRGE|2Yx8iqd}C|6xRMKG)qw($g=#5u7r)fhsFaxIzEYJ}POOekJPJ z(kkdAv~xnH8>#CqzZjGg(K z-~UT)Ynw}=YQq#-Iuj(zsTADWbF}A9hajfHygbHS8qPm-Is(b9J^-Njd!kk9Hi*k@ zhFO0MSh^h7Q5ZxFL9o zcnF?Ed-nm~z7h_9bd~$ZA`ya5AU6cL$c5kt;$iTNpV99GuR}+#a8%Hs^%XeiZ07l9i8dP9pp&g?k7Zo4c^P4u^+XdoDX z(%ki$5#|C$39h?~5a6ukn`J3m*0X6)UH3~)(Z`g@+7_5eUtDF*SQ4%U6H|fHEHI8T zBaOpBL4J|Bd;3$5x~x7iW}wnlRV0bPUn%c8cZfQ%kWCt;3OvLY6d&8%@DyG|2skY%(bh-7^l z3C9X!UBuNWV&`IvN;Iyn<6$_jw$&h2T*_66xB$RJ2*Oc?Qcr}^5t*X}!%C)C=vW~r z2L+Ryaef!DkuWOQ8LWu5kNu@*eImn^CDIuwqf`~9TLOgrn%7w)S~-~5)-7Nx6rt`& zDJWu)O;PFT%qm(q%Lc$#*vtZ{xU!5p{*F`Vf)+3Px<6UCL`tWwj06aKS!~lKs$EwN zk$|O1sak?9GtiWxlzn1D6Dl2?IRYcbUEh~d6;`_I_!hE7jKD`&BM}j+z8Uo9yy4f% zN`9Z|(5m)L&}6!R+&0GFnf@A-b9itEKbR5Rh_Ix~iTePD_VdfkaMh9Knyej&vEa(3 z;}Lw&g!R^xXm3Q3V~yNqg}uV85m4~?=@Palwjvj->%Zc5h5}{=&N@;**9HbRA`B@? zUVOM14bXO5N? z9G_y)enz%f&#H5D`eDq+B#25^V=B2q75AxS?gYF6DnjKzupxNotG{FLOJ}h%gYDXm z14I=%VO3ORj8g5p79GL0zm5Y?^&P<~D$My&%p0m5!MVJ}11hTN5LQt&GDtOEQOyi4 z;nh2ag;Y9>RQW(zOiy)lzl1mM*!)$va+VG?f~*VCcL%OqpnWIuA7iYOVG%CCkuy3h z2!MobGk_5Sw1fo@D0LwO&s->hM=?x0!zt>rqx8d+c8_-?Q7dQ1XsJsIMD7f?DE;o?bqdI^)3mfq&D1<~z^)~N)~(ysGNdyy#jkxWYuOuaY*ghHjU1VG;>h#!58b{E?}Ib4EJ z=?Hb%FFVghr*d_Mm+pa(@WNDio8556G*;8>b?9OMr!Y@aC5x=29-?pvxs^_`K`a5H2A`UkRc5a?~W}csG4o5zQl> zdtXAkNxI(zogvOIHSy%zePpI}pafPLv2b-kxMmG+mKg)UKyMvFcvd|kyS1u0#k0S; z*|18Vs_K5_e3Bc0v1;(iUJL1!atIckTRY;kvoD3MGN3ek>R5&T(x$q1bK*Ic0WIaZ z0!Nf;-pXgw6SolQFC!O0{)W3lO46n0(-fk9rwjAo8N$>;K<65xewIEx=QU4x7N!T% z0ZgFZvCq=4Zar(kfap8Rc=Vm-Q1hPX?GYxT(!=V7VJF=zGB|F4vDHN@{mHDsLoI7% zK=wH;baiEVjyW_7=0To1LlIQ{4xJf$4?G%<4#$torKM90LcU|@{Akst$1x|Wd~~XY zx~CuJxd%h<`r+&~*Z5c&GqRS$%WyCU09Q*R`GKOpV}*Hm zf)^1Hwzt~u!E8iZtO$BMZ~ZBJror-2rAn;M1xuG)O*SW`NdmEORVEV(lb{sR5!RyI zmQ`~m+%2sb3q%1Vc@j6?2D88Z6iRjVf+qh$ngdn+1uDw5GDuN6Ta zU}Xfshb-CAcdwE{DFj_3@ZKxQ4!(1hj7oXv8U#-ueLhT~3lO}j_muKhK`cN@_ZBjC z^$(R}mGm9fQTtkxD{k6xw&uZ81<$4QL>&-K{bBkhWY?ydgd^tdvw@K5SRrOYQ0R9K z)oaqZ0My{x^h>LOv2eAS9V0@VrJUHQ z4gAfjtF&|$7ICXe6%V+My$jvqR+TD`b)^JWu`A*Q-Hzaa+sh5kr3;mDt8NzXgltEK z`_Sc;&Z`R+aft3m@HTAahECB7m2s44cB$O0KzxVKqm0=bIsM3nAz zkCznnI|UufC0F_wbt$Ap-;jcS$5(ne?(R3~y4!yT@7txR)sxXq-l?Mpk&L!!2{n2# zZpx$5sUy%p@$`3ljj2D@w{r8r43%r8WB0lP3V3y(ZkWY|C-{RDJ05j&z7NsGP0vXhG+dPR0hkW!%34zp)R#`mv5Sdt;T6rItC0Z>2v#g3*O{$ERjk|DEMpod+~RF@ zWtPq-VB3pFOcsLofZ+OZm)V;q3Sd@b0bHax%rSqY-$VewGzRmibPs4qd;fQtx4&rR z$=n(YafAU}VlcwS$3Q%TBVlZ$VA6vkXu@PKoq~#7FCK&J4KHB$&#q2d2I(eOWrJzb za|&h+3pF^u-Pl4J;=vwlIby7HU8yR}(tLGY|CK4=0l(~)se!Ac?494GW1WA=1JaF$f#GP~ut%7xGBieLTcS6|8vXP6qeM`_HsT$myNZnDk7$Vk8($qC)kf5H6> z6OQ~pE3XZ%torJJ&aU5H*nZ@f)f%nLl)}=Yx7}mGR5O60rB73dfd_XpWy9#x!$*BOY2sN;<~Y17Yzed zk!aizW)_(-4<|5n8R3<`Yl_~VSB-&tQv2_09B!l^(vS@h5CZ@M05VflKmY)5Wj~d7 z0VR?x70#~R|JdDBOK>Snuz4vChT2G9Xwds`#d$DWn2&4!p5wm&qB8?UGjMls0NM=K z{qNduyWhIMf?_kzWSRKjuRwCABS3v%bvPs4l30mjZQV$9WzudtskW}`ULRpwd-rOM zv>MN^)l!b}bW*L-`2M7m9mbcZjkU(c7bl`L8H{^&#%?46KVSh%BqDzR5CH(182~dd z1G{&7cX{vL-Ff$Sx9e_g*4?z7ce}0&X_}>EZ8o-mYF#6$WM@q)!iufw>Y}z#AOR#` z5HpGp;ur)MD2(!b0#71#&bszieQonK@}0VCU;gmj3yYThM}}{k^R^du5&AyS;XgMLJ2%GBzuKWAkcxu))?H9kON$J*2yOS=~ zw%Xddc3pj?wYIL*|2t|XJ^Pop8Xh~r#lvBr=f$#+6tNl{|9%byr-F)M=M9JFjeY@I z50&PN>o|w5RlB!}yodSWb>1hqgMRBd4p4ySYPI;o@d5|0|26QM*9SgM zWBahPb@PI|Te$jp43n)} z-Kx)@V{5t|lz{lSYkZ*Cb?nJh_T3iUX|e2i7w1Oygc^G>BC#>QyI*^zntt@2Yw#va zcl#-s_hSC%JH*|UC@HiZqI~x7J@Tf>;~XpX{CiDk42J0|tY+my8QNU*dDjd zuYv4TzAjlZ&Rhd8a*Md`yeYAF3_TYD*X$>E^~yT#dXK!zU0d5z?}kU+`K|gHFTV4| zn4uZ@qZtJb%TW&Nh(WRQl_C~!zh7Eui|$0V8%`S3*S9RjydodI-eaHUzbfV?(j`L% zqa-6^bOc8=0wMH|pcftxO^&fL`Wf=Jt@`*U-KuA{wFAbfRrT$b7M|7x$j;AP?6kGu z)fJt30c%iv-w2+9iPcS84&=~2J4VJukr6);$Keb2DSu#mBFBx=hJ&WG7ZmyR>dRU! zU8Se*j+YQcP@Y0=TYB&M(>}3SV0(_Pmvn$+W*KRONU>m%J014lqCO=Y^-NzcE=?%l zuxry4GNKYm7RY zQpOYhNj-%fVo)qu9fm{d!Tm+?6G_k3GH{F;@Ai$3x0B!FL&|&a#%Y<&)~`9#rD)hsZ&Jt;dCbDsBPT8 zyV13M_B3mCzC`s&ALy6024}8FB$zEHDzqZ$c?}e9Sz&S`h2wM?Ob1%BI9`o7Kf$xU zVxpbuHEWBcgIQ zSe#iq6gk?*;jZnOd1p*rTF29~203W}nUJ|MQhP!Eok&pa$G>~%-rekU!Va`G=v-y~ zWyi62W^tTW1LGjF1puWq6{95F<(9SW)RkUsikx}XpdrkC*-f%W##=s&v^l@aN0Dj+ zoH-#C6%YgjmL4KWcs>+OyVB>oLDwG2_X_(}YUNn9{otDF__75>{ics}j6sJjt4U7b zC%WhLSs6>k=&*qL@!3z|KQtf1JJit31g>?*n67j{6Rd$o+8AhvEdfEDdno?RNKSD< z;%tE_uprO2;0PhI1x{fZh2C{<20i*#`nM^m=9UocSf`_AR&-p=fnc6MTgq z=#1)F4R&svsv713I^g`w)yN^%1v=x9lxN#dVU(3_cJ21DbC^GsXgYS$D%wQJ5#9ag zk)nFy+X zEJ25Hj(Y8aC1RW&6SP(LJ}n;d_$?~tYv^gLc9mxrB{d-Et++Zazf9g;=FIQg2EoZr zXmbm42zddU-M;TBduaWwx)W`7$%AycS#@^Mxj?hTlH{aL43b~hem45hujujm=Wl48 zh^UTp_ty2^Te~{FcFFg!;B+FbBtr0?UZR^~oxLiQndC^pTM~I3DgDkc9k8l2A!aMh zv3HFcR4~w=Yra)JuZ_}u=KeNJ`ZXY1-0OJs&lR|bcffk3aUO1M7r2YFdk$ zJXXh+wdCB7kPerN&x|N^^ia==`8xL;Jn2V&9>+eLXZe3tp1M5zmIDLYT6=VZ9UCK8 z@Myt%Q**X*2nDBNc)o@1>X`F$>rdmrcSLTDY+I|c(SJ^E*0px={p3M`yt~8mc~@d( zG9QV(`ja?9jOL*pcz~Io?rBrDt7_7Hd&Y0lwfc5lOS4w(wm>Tq_O10jWW7XJ+eP;+ zed+&J#8q#6;OP6$pC6;ac#!{xNNCbb_~(tdoBcY~U|MKE=vixey->$mNzJmxQP8Tk zEQdO;0mlEHs;UI+qwKLq@uM>IzPz`fqs_a9cR=)gM}~@V|43+r%k7QRCI9 zn%N*v-C6;S>UsK3FTt7LU(_R$SLn0{C+FgA^&{RW1Qi~M^J1<}xyZ~_3%0E4*1EK1 zU9GLqq%8HDevw(R(%$-i1(b9}tu;pK8-M+7FNs0%5D)tw)_(LSc7n}V&uSDn76oWp z^Qg@LS|i6)D=H?Z&;Z)j9&=l@y&o_hRenz<*u^NMnN3-gJlvzfO}FKciwH@7}jI=mMhkfr4M z;g3Gg%6{MCZUh9v_N?G!C zX={R&IP@3KNy8A=$WEl(H{T9SM8*Z)Nhn6nEd3=s3k?)DYiO4I4y}xfQfMV@6LtYD zYu>q=+EuC5M@FDr4IIKH*5ill-JLuL)xZCIc&ataS+o0vEH6Z>mD5+w!2Ehn}uf@L> zoSSjQyW#duuQ>UsX3$RN8F;m^6h`!&OwTTh=XL%O&rxuVU4sQ~fYQ5;?|MIsQ(gNh zO`=>`aBj8|j}5n9Xjbz}c{MgbOB$54)S96~m7ka1P(sXDKA$M?hh?FD*c)4k`P~y` z3D)+!{Qqv6!DVX1Ed@G&Q_$ItZ1*or5^jS1fWb%%&>8vL9A<=|LG32kWyqKUy4Fl+ zR6_uGSphVx5vR5^e$LTrkdRFIGOc8k;4$;OO?Z{nHA=0CJ{~>AINp|n)f@XKaleCx z+v>DX^8x79`82mg_-27=YAV{4KJ>~6tlnst$a!6m?mJi-S#5vqs*Jy&)JrWaI5U-F zKQM0m8Z&s?4+4)-&T(eAXC?4t@%R@LQaR2ai`L=4P)HT~MCar;Q9j2!O(_4nQh)K0 z%z`t^y~6#*t!D!(yesd~sv;Bs&<30#&LLf&2{{QnkPh8*E}$FtwLr38n1;*?4VblS zC^Z?cLf+j0-=?o(?QwflCG15keN33X{3%&uJMI+sZl=E;k%qT^e82bHm1lzZlcAq5 z#LMNCwF&B$U)N+~C$c;ki6@_8c+`(`xuy5EdcyRT+fZxc3C!O&S8QX@8pEQG6Ibeg|uim0H#_98>OD_7oljR8{%mN5I8;tt`+;=)*jTJy=37`^SxNc-_d%tf zu6XJ^r#7@bxn({`$Un;L+YdW&?r02q?`ZjJ+vn}OlfT&)cYUB-&bgC@x4$cA``oc+ z-1aXW`wMq7XyGHCV)Js+8mEERS)6DCv$3;TOl^MbWm5lmJ$jIg#+Egw$Sy*^_db@D zn~NE;2-^J~%MX3Uz~qFi2K}`J7lg%rnPqLMkFNk>@n2S1Q_o}Nfex8VUSnB%&SGgc z(qmt0SxWm7r)3_s=f{?bx`L&J#hSIvUy_QBkxcxG#~o-Y7OhdwXOln6IiD0JBQ>!y z5)xY_vpi)bmPXR{QCo|oC=dtA^K0h$D||-&C%s0M&A888&$+z9bDP12&}hf>V;zCS|8DV^@Hoq=Y2aMcBj7ft6#FKtBYu1BaXklLJl382zWvv>eA`?YUf?*NC-T^CK3%de>#YI02t)gn zXJ5?MTMVXL{N0b9*r3# zA#6KENj1b8h?~^JdPt`n<)~}-OtK~(fumRvbKseyjS6M zhIA*I^L=~2jjxHd^E zn^?Y+L$gPl`NXWJhq8aTx9bk}e3>~kg&2(xese2 zwXh{p{#G$QAf!oI^2KUHTq@VB?flsxwniR0Wnw24vzPLWzW=Fqd%R|YG|Cj%?skRo zvh7-~JddVfv0CMN%ihD5wGV677}i{xe47C3^Ev%Tro%?H=&Y2JK5|)pShBWZ#TvjF z%3mRq4K+AXa!EjrHivDIcz%|%ujFBO*s^x8*{$mm=; z*K0}9jgkZ#*a@SOCAQ1rn~5JLHkfUH?g#aOC+}N^4ngTYtGcmVU~AjD(OYmg6bn#m zW^6vqvc=R;(TN|k2Ez&~1|)A$zR-zUk`O~jf`>2{44^kL{udC|UZxR4vJ5Z@MVKWp zVkk+&;M(oDvVg=aTS*ME1vE?Xqh^XVP&k`zc-ewtlop%JE~Hb%Sf@J8{!i!3KHptW zIyL_va}Ax+kdW=3(y~h$jPd3+NlV+9i_<^dF@PLv)?wHdl!nP$U|BQQ^KKTNtV(Fu z)X~-yQU)g$vuLcd1=1j73s6IXFOnbJy<##AI>KBa9NJv_JKn}^Nn%rMWz7CTu~~%>?_Kr1JZ~l!VoSQ;^vOs3Ni!q=m{YP-lW{L1EC@0`=RbCE~-uFf6Np zm=U%Mil$^OFfod3!OW6iI5NfX=k=!YnDrM$4q1K4Fsue;%G(C=J`888_hXi4twm?I zpEG7Tbr$Bvc~}h~N3(4v^3Q;|dO2c8f`>409%yF+o9sQ;l9i^g2~MbLkSEJ6P=|zU zK?0Sr1sF(`EuAd!b2&^i+{~VKRwr7bbRuvvcLFDOCwdW+)o>zrBA-PQr+Sm9(ltmS zVYWf#&dHryy-gz6>YOQ^2{WZLfm5wAUDRz#idhXNWv~Tsk|kRKN>XeKQk`T_T4Iou znItw=w{s|!7Sv8dr_KSZ=Dq5-TriYbl0cMPl3(3Fy1gm&X&Mxiuv=g#GPdBPMA!mI zD!OeZdTMA}y;CYfeG5Ayv4gHmRzyc&3&fJh&*aK>-b?b1U?h}FmeC?1F4NdaVvX6} zwdPkzmpC0gV6;3(7FTcCE=V0JN$QA6f?0E4`8TO`=$#;}1_%$TZlr+7AWLw!FR%XJFPuh_U-+T>%C=| z6}EDaLfIOduUV{6l3J2890TJ!Tf$jRA!Z8|lC}WKCVg{{LfVg0JVCk+tqPFY1)Q}R zVq4ItHWvdPzxi@Eyv4$bH(78Lm#m$iSNB|lS%mpmyPmmU50)c$cQx~JV=zpMYo20t z$kc~bo_IU6`8&=Kps^Ym-a^?oOaE*zx?3(WBuT=ub%ABp03~IROl)4|lP@!dWADzB zx3Tv~p@w)Ah7voxN$bW8?=gvWVKP{FGc*K5?e0Cy0zIVJ>Qp8w?M^RiFkxEcu;v9i zsr>WOU7}kPj}gfO$*1vTbo9VNM(hYE5y!9!WasniAL+CU1J=9>3yh%a@C!8CJl*ci zKIRU$tJNK7RDH9KPLPTy<;^wVCI#mIv1LT!38g9XRH=ib4!rJoYwG7AZ)2R%Q{)jG zJ&a1;#|Y1k@2CJ7r6j*pPGOeEqmdpfI2*Hi50cgOo>FXAFKbsY<#B6WO#VI}uQa{B zP9#J>@gNC~QOZa|b6^q0eDN!^!!7bxR|DM!3^cz*-sS4XlmBnIR53{n3e9Rk{&j&s z)_1kk>=5HqV8>0}EfiT_&DP$7gA!H?5R_zX2*)HfNaw3{xc(HQdO~!ofi4NzfUG9?tk}}x~N~vToFl;6Z&ZK480w85<=3G6h=%wC15BN7x!CHfjpv{A+|opcEv^PhImn&& z1yathaoAn4)TIycxp;x1#Udo=GlhKof@ef0OsW&md^1E}Jgs@6`n}rrKP#l46>vW>I8aRZ!K*85veH>|2O@6prlui|1&M8o}Jy;jk}TIF&EYR;+SwGPfW;=5hn2#5jyxqN_zjKPy_t#}8L%1)koIHU zoz~{67!d6XQdwt!AW^9CkQ1UK;-)Z{0i(y2}W}FlP(Wvh;W2|7y>Z5JDsrjyx(<5af)dOEZG+KtZXQ zR?-H8b2S)@V84La&2|nkt;(=V5`@+f6?nSpL`MW5puVGHiZmV+#gq_PTRi1%^5oT_ z7aAoYjDCB=fX^#rzL&c1#@o0#$k#&bOa|v_U^v2-F7dypPFsN9I(CO&`Nb2O%&y1; zVRY&c(FyP>^?oSv$K*~VeiXfRMIccSraYgPFgGtHl{@ro6jNLvjfB--pseOykzhJ> zWS1l;u7U{XD9heN5zJ>mVLoKJIOKo8!_1%C2g~u~QzQrCVhHMIjK82q6j9@NU-`E+ z`H2Hy>TM6EY2lm=1SD837`&8z>-P_Fb`ozO)Mqu1TBH+5i0M1G5(S808XYPKL|;-* zh`jCp@=u=)kVG*-lMVv%YfK2?c-}~cbP`b@`WZ=0JM;OVjD*!&VACILT=nkW{{CX= zSjmGPx(uu2x%DoFG#VU%*T;)jevDZNS3rMg?(p0>(0{0D34na;tIeo97CrYGwq{*` zia?XDHOz*BMAp}y^(5_R-A<^YIi2IXclCFab=r%qfiQHsV!{iEXPp-~U85AT1xmqN zK<+hNcC6>vouYCs?@E1zO`0$<>_tr-obOC2r*Lm&7H=s+S6e{&DJ;H2PwkPy1ws1y zHz9*vu`}{tw`K(LcaR(r>BtzVJ-DM3nPtz_>5wB$92Zzp$*lWBD zy(C;N?_MtPhxg}y)5VWVE+p648m6%~ipu{aeU9{IXS#;x23A}~+**EpEYOuAj0mCIvsgy&{mz( zeScVi_;-r=Yr5uR2+u=D9U~EqNsbAs>jF1d#5|+gWZ~(_`91t~MmsqUZ|n6vAmo7< z2UO5!!c1aR0yaY<3ydTG>#cr(h zhEVthXh3z8SBz9eao>Ns(LzGHfuLt7{+g$J6UXVZa#jONHRZ$J3Uy$J=+q}Bksc`H zNdxzuAOv@keM_!3Z>~Y4Io3&MSDY-@-~%<#0jmp706D8FdQYhp(rf=KOF}!oueCjG zr&`)!dQ!DWqo_6N(`JfRNK1&Q7pz@dv1ngPC zK>m2@I{8eSP(YBxYM>x6w-|?87Xes{yD*$v!vbW%K}D?x&{g`-HziWn85wyzOr@h2 zJ8ARqbO<3mb(<8-7sM3~0xFYp>Z-K6qIq^wWV2!VSY^OVV14Hu4t zT_x|!*8!1ss&ERcf{V@F7#wmbXFdtF{vA79;TP}}h?tyY6mW1;aXBa@6&M3TUO zmln`aCq#utA+Ie%-xRfCe_tQJQHa#J8aRZyVDFEGXX93vPhOdXKh~S~y|Fm04D%|E znrtGhRCKt*$At) z!0|t*vACw(zgPHqXh~DSNw=>6fGfD35xb6mCI<`pVRgk?R*41w@kFI+#PVCa#oh5nz(UBxni&ul zu!ZfdBcw(;wgZ_#0^Q0pr$B6EtFBH122io;<*@NsVAaamgGpfJRoSlw4JZ$>Ra#hM zN%X|60LTCU%*;U9Spmy==eD;zZJ+jbZ2RldmTfJ|@7vOL+uFp91PzWHCN{u0Kun1V zMD+eKEnU_tB&tGS(sL;YARfLP{Zt^+QNrQvK?xwDypj5=+OByZtjncDzZf_nmbSn z>CLGsd8sZYa0P}FB;g!6)3_K%S?#!?jJW`ZK?gC>##GIT!7ZKi-5Nf;U`d`AYyN5z zex6CN&yywsB^N>aF`tU^du8ThOud>wxdyAUtG)+-}Tb?Vk&kI(n-E+SCIL!}T5lhxvzjfh*pxdNxVxP`hX?D%`v9G5Z!M%iE z=hiALSBtIW-IS{%&urXyb8GE69~FO%bIlH#MSDj*%{{s27ke2&ufX4;>SKI$4a+ZE zp_QVmp81#@!3qO?S`B?c4MD+LO?_GoeSr;6ux|9VIV5O38vY{~W-wxNp{*Zw|IhAW zS#!3funmenYo*mHzO_mF+fmp-tx&`zmh;E7D3A&3J?+IzE-g92VT&w9twn6Dx#f_r z8vaSW3Rb=0AxS6~augt#gRO4ci-r)Ig?Zrf>C@czbL%_R*b3VncJ*1wLY?d00g~WX zezhahRY^}(XUdv0Zf&@2eOiu28R28Q^JtfpT%h^WjBMe?N_re^Wn!9YtcJg?ZUrfQu2Gk4h2A1!YyAYHdc2esT?Umw#_RXH1b?5&^ESI<@>v%<{# zuGtF^@R(Y<6B|`ekN>sKVx&N#yZEA>=FobN-j@EsYX;Art!7P`#ZGM8+tR79?)e{8 zYxh-0<*9d|DM$SvEyRsJOM9e8Xo_v!MXPcmFx2F#aW@TZuqAqLk?aTHk)`0b2j84s zPR*%pt_Kt`@X|ewszvS8yYVZU+^XI$ubtpN&93l^cDy-x!)|-}d$D)<`@rS$8>!US zd@78`ZEv)Ns<1M)g{HaBjcg?)+DiBLWk0eT>^|Ge|8@QVTj2FB*uA^7Ci +R^!v zn2-0Vb+7um)>?e~uKdsSeskOJnv?@MV6U_geEM4Nf9tQq`c|18R`a@3U;9foy0_Qt zbiWCX{U0^1z*S~Dc_3m(CI1TKyg$uuXE(=x)$%PzpYmI>$KC&9dxZIppj`b9Eq?F@ z*>~@JMwkt$T-)6JV0t`eEp2Y+P3%>B_0j~DJB+@4`Ew}NrRCND0aJbNzT@h4-bHIc zVx8XO-%Q6iY{=d&smbWJ@73){N7`%mL3}N>=jhVYf!)phY(Ec8=iKV5-YwLJtGTFI zA@kxNX$Ko48oJp?y<1V!wb=-odanv0lA=Q0HnMd44Sp*)3akuS))-#iw=&p8u|nx+ zGGQvk=2~Vx*t~0|w*~K{`BmkQ!K(&d{E%|?TJM`~mj28t9!F&~?h4if1ri<{P0PRx znK@u9ENtjS(icPTv}tfUIP(WRje80I@bzzd{y-o2`sK%bZUzwPpI7@} zGbWMM%kAH)Zj{@ePNM4bcCE;19C}4(!q3#Fa8&h~Hn}*nsE79tiH_2V zrYdnd7X0l)rPET+tu``c4b z@rLQu&UaRoY6=sagPg&ZmDn+tz8_kym*!5#C*s^Q4BdzK88^QQeW9*ZSK6?+miW{B zQ7^mWGoxT1^3?VMr4ZU*sXq7F|8UGGvVWK3(+gZu=}P;mqSeveJ*=O?AnKp!lmMHHnybJlaYVQSaAQGH&z(s-FX;J zz0cSvT^#~Xn!7RTR7StyeXDGl($2p-bq8!|ULMVhZRWSrul63Xg4yrs-?vl?{ui;& zw;o?WKGwR&bYqTQs*TuvlK)A!$6v=jH`KY{)2M7(W@4Y_2?fIT>^6)eF-AHvOtLIgP&z;HtkL*U_h$Wek?uH{?^;fZP==ET~frlPweShB8PYTpEfKffzWBp6) zW1ISxCAXlo#kYS@clC=%Xa7Xm6%tSU5>4LndoZ7Tq2Zf3FRS|%>if*Fsl{$PBZbg5 z;mwU0RkueA+HiHcY_S$4@#$qGvD+1X2D+{NR`!^!#jmX)0v_R))iA-AZhya!eHpNi z_ANDhUvxuLLx@AwwZJ`Nr>9YciHvf%0uOs@T-wR}cARs;X{Al*j?*Z|=0r^J@c#Px90SD7Woi50=n0AJ6moUU>84uhBXnK82jf`(bjZ;lZ)c zNlP64`B#Wh)WksXawB(JARsRCPss0SIzq|VWMA$JS5I)6)L7RxWE{eKPvAAmRpUKl z{-BUVk`qS;{o12~0vR}J;?<|FWf|c>r*ON;08{^V*b#%XaV$`0lxD z4>EX>jn{5fo?qUfRTif}n=f!9l)x@66^?-=pl)qwH{6?o@xyxLC3mNB)zSVUc!jwM2id%LQ zmzo=N$IahhUtRf?wf1jk5(s4^?&qq>mwgJQuiFk=|0Rm7aDU+aF69;Kf4TZvM6KCF zWf*EFf5*~;doD{M;+zKhWsR=#?DILZ2nzYoFv-lp_UZr^EH|7C7%eF1>y9S|MOQQ2 zOL8yv8B)*I!qVVtDd=-Jqh^3R_(q=>ZfI)4-jQu4+u^OB;IA6vILE`7%(Oj?v#!u_ zQfRI?eF%C+vMYu@8Tiodw9q)bj*EDKQb7{IaA^^Epp<={n^%s9s2CU8M2}WI703Dx zv1+JGOV-L2@u#@G;K+U67gxY>s`42*qmFq5T=myd3gZ^n@8?xTmhtfKc~rV120tH_ zmx|Xar7-n*ux_xiv=-b24Pk~ZKuA`U3s)_J0D0_mdTge~nB=tv`k`oWRADhwE5Fu> zY3~y&IAy35KJV$P#oYErBEyF|RG(c&2rD+)wm*4%;9`kmTLG*IB7{*xE(}3$Np7kE zy5@dfE}Zx=K+1yQz6#z4%?%z$=aj^3r4EXB{3m+k1Op*$CRmEO9V_IVNq9O z6_Pz-4yPCKPMvD#t@KHL`!;T=u6h-!o&%?xQd4tWnX53^o+ACy`|70@;FDvj+G5CU zme#kZaAx#88ELRwN-8g#S;|iS+8v5-Aj#TOt1qjXy`59{+kW>3v%T3?XE|eBP!6_%dB$J$-q}&Cip%@UG7bk3 z(0<5)hhLTR8IZD=(L;8~nb>$|3E4YW3sJRhDa5pAIqmaLc3ztZ&h{R)>)AMSKEnl< z0v$R$KJWUg9yqS7VAo=)e#ZtTaYwO+CB$U#Hcc7_G)5Z$?wD;ulG__$n=d=PyGhQ4 zO5#`zez+8Vzbu0+y~j1}mg}Fi!ZNj~T`J>;mW&q}$B)3)QEO<2Lq|wr<;#7f0oXym z<9&DIW!f$Gd+9FD!SKZkY53bEW6V6cEtMmUyDLqTB3GIB#)X#LM>SPdoN4Lfpa*jB zf=MM#JhG$uAC=)GT_6`QJq9pfDAU{^z=~Q|rI54-c38<}sU(MPBT?|T*zNbH2J-vf z$%P9P$>lK7Kt!&F~<}-Zz}75=$1J&OOCk zR#w@bxw55fRl2x0UgDoZYAe|+USG9NYI zJx-GDjv8Pj*KSizb=WDP-?5je#7QjHvk@hOwspBZn3j zUp68xa#!zsh(jZD_$n90e;jF8+_g611*0MeRwM{0oa?=U%5cfOb|6z2h5D2!R#eVx zz2e4!9S}MscI_FNLS6{$i0vhEjXRp4jx|M8XTdQZW?QXA)#)I~bT~~l*5u+|o*J2L zmU0ZxD?V>^zy~$AYH86}XX*>|^g99%iJmJX0hh~M0rYV?=ZzWFwi3HTV}6Gm7zSh# zH*wB*CLWOFr}@@MYWI-j*&99WeNw1?WJ$D;#Z2{i#9tm6=ot)gUg<^c8?htg1i=|& zh&?q#hk1qs+R&a581>a2BAk%#6Aqn ziKK~r8KCM&6Z`N6{vAUONa>^ueMkR@Ey83_PUAn?2Q zk7kT&nX9FYeIwfV2<#jro6|0_#bbVrvBlJ!L6S7=gDYxTUqK{QP412XTkY#VW0n&; z{i5-&T^pA*xl52mb;gH4mGaH@i^alQH_IdCq9Dsi16%u=URj1tJ%f17bO$OrJ{p&A z&7d;_jg$Beo}J@=Sn7xEoC!XO zoFZP-Z;d(n&(NsosHf;Co-BG}&QH%#=ufXX$Xm{C8OMG6h#g3XipuH7*2x*0$$nRQ zkvG84%Af~+y4BLcv8B$4-i-@FWY=K_E(RV+!?0&z2N2R`_&JbID&@$>6mL3=>^$vF zgKSY(*D;hKmiVu1UPUWTvn@E#PfVyjnZ~^wj>V^$@j(|q!A%)?B%X^kj)#L{S7#=? zq%?s3*%>5#Zv{h~lm3DX76nEkNo)#RUPpCQxLK>K+5UY|v^g9)tu3kCvk*mPjZ&~s ze`pG?QuEPO-kDK-GNFkV#S%4+jT{&o9ibewk;e$fG;?L+ies);B~2i@(x;{r!&I}` zh$3WC%A#9`AvcwFnkJ_#vuQ|s z`BZJe#P=Fj0~4{3OTCIEZ=HH4Yiy*y;zKK=O_YzTa6S4eBgVUp^1c)^U}xWf$g-&= zVmqY3NQRY8;42@26>~u!kVeFTd51^!S}sa zOq5EhAM|CLHZuIs%$GLlq;Ps`9div2Iw6Zxr`zs11{Ee!v)PIwbP{cpnUlbmCS~uN z*TzX>qnLn@HN3WUdjf747z9b5*KqA7+!lE}caJE7R3A=OGf+&m|s-zStYnWH%njP7W^G0a>Cjn5?w; zvuzEuAj&=@yP{k3d3grDdcjP9#K-cXyk=u`t%GPshmhz`-ZC!Zn~Bnxszi`V^Vd| zE;GH!CYvWcs!>(58l8=@7n8e0Lhr-JjQjS zEg45>k_&EB*dgJpNk;l%3G4#moeOqM%T7evzs&n5^m|jCayprcp&b9X)k&x`IVVb# zu{%zBovA=U_Dow!`nK9fcI}xg`K(v~O5_c{5E%B|VyIHodwgw(*>i6|`H&KSV$Lq5 znnVzNGG?lx*)fyi7uwtJNpyi$6Ot#Voq6o=L^=EFu3e?lB$=6{m(sGe7jowz5Y02K=1>Z4KRsIrO4dV=WjdhcH=yN#42om*xGMiILU@{;SC#3K!cV`$H zC`A)*J)_g9M4EVH32C0uNB{Eg*F?2^DTF!pNeSlCO1vV;*U#MzQ1!+$J~E6%64|f* ztD@D?bN|jHI?bUb9 zeEpyPFFW061mr<+Zt=g7F7ty|dq1cb8o`kNQmRLUPDl`1XVwa(6LJN&uHI=$r&eRQ zz)@Qo^KRO`%w3D}@^K>wiw-2k@CEg^s&MY}U)ay+rUoB6r{yumURv zPrhaTfZ$D6I99+2oAqugHh@y3NmbK$OS8Sg7>|8k3{h534{-)wwdVpAP;&4lH%7#v z5zOe3G;w7F9(o-_Gz~O!&(}tHpJ$|1IwPB3p;I%>9OPKKr+|k>RG(gCaPlVk5eAAb zfcenDfao+~x`Eqf4muxF4Qlerem@D22qkoOEoNsfiKNjPoR}xxg1pUoE0;I3_PlS9 zh(jbqYntGQ30TU&5)LkuFfQ4yWZkx`7`WOnnRq@Q$de@%bej=Z^x0bW+P9FO__g=@0Wti0Xo-?UWZX8(l#ILz%cM zi2PeY} zkxQ6%oiPM5yKs(Tio^rjZz7${85kZPk{OK2sNBH>&3Y!4YgYWnd%~BdGbX?{oBoER zG@`RkH#pk}UtD73*8vm|ELb}yvMbPrh|fe!6rDiP`V#4tW4>biX1$Zk%O781RI+4T z?u3`r*qdvAVxO)SB~7}`(9sc7HgYsT#MqPrjLdDtu#o*4GHM+@kV#MHNO}na#}6T0 zR659(r;l)gA#~cEYLx}_6hd{FX)-BC(nw_FIHqhHE=*j}pd)}of(VG{K<6ZJQ1*?; zz3)i~>yVt(32CI#6h7VneC1|d$gku{7P9-H6CCq77ee)UkXpY4)67-#Jv!>MfU3nOdI3Wm zuRsqcKvvK=0Sb|gfF0Ye94EU}03*8!fegf&Aq(FDF81uzCR9dM;Xjzf0=fj}a%0?qrKvi!ogmnDSU|uixFQ)Lx(ppggF9XkRVtC>o|Vae&?50^N?E9bV651Vz)fqj0Eqk$Lj(SUDyFzAOa?VQw<^RfvKt!UV>-u z9PmVUASE||Ri8kZ)g#b~6(G;*C~x`DsAFBss3vECRi8klUpk}iL&ZQ~@yOvbR0E>= zR}kyGB^yv(AQ32n!_F_R@?e02ab?Ol;|?|g<+44>7Zc+ItT)pBy7=jhZLPpAz3K}m z>J$s@RZV`>0V{~@>^M@)5YSe2qH52=r^e~;PI_~13F}zS^FoN~gCaqUw25*Br&y6) zkk=q!5j`kb0h?wUeHdtz3_OX*()r#zx6!S)OC`~f(lDbF4lwrM+!pq*@I;ZG(vW|tr1#rd*E4Y(P zThEhz;Gc4{2{&?=?cdpqw{G;Rj=tmBh;O_U3F(;8pkm96ebk%+&qE=q}8BGuM82$ls$;v8A+GXteQ;ALF7(I zw~z{dqK^%{fO}%^Sp9w!n;#{fWCTeZ(g`*e39RdLT1L1{4WZTN6B*IP?jUp>tq7nT z0uWqQt7Q!XLon;Eq&53V6#2F^j#lz+C7-RBYBx9O3L}}3FbsoMG9+l$k{-ML)zV_O zbn<^1eKYzLMhHQPjG3K>Iw4$gZ|ONf=eWq)fCu_I>r2K{wAP-~wuWOth#^i$l#pS( z5AKz!GRzJW;4))uoSNq`FZSwBtd5pzHsCdeeclXF;t95Mt^iEiSFTY|fuO=}G<0hQ zX~sZ&<)RhYT2)-xuH$XwTrxug9qqA4OMD7rEkmGY160-%scZ{ry`*Mim%Yz;Moxx7 zmXU_Kj#Xo1OA4fr^?6iAT=BXMn_wYQCOTe?h!J`gWw1NiL?e|kf+wMd;h))Ro!EsP z-u)9oe80*>-}%Qod&tB$LpjS`(Tre{I*wFEDs&ayy5lfq3O3XF7vjN@WOaRH841-? zZdG>eRpU!qWOwIX5!G@f3!i6NVH&ohTfsswfYX#UT+}G*JR{jN>2j_$A@Owu7Iu)O z2`QY>v!Y25(h1TVce<4;gK*7yO_e2r>Hc43&?6k;HLudqy0|j!oko{sMLr$FAfa7l z8@9!2M25%L<*`_G%#kOrbg><9`Pjzx@zl#%Vb-A=zoJ`zauoHt28e1jS3 z=2W;j%~5+K5QCkNvLSbPP4`RkrF7?A5!G^KIC}6M|BQzO; zeo}PZWvflav?_JGQYoV|bu=nwE=T!8uy_J^=N{A4xbmY1a8^7RSc=$hwF9HX10-cg zfXEV0os)TuF4+-R)#t7p7F9ORAxx>GMgk+4uB!s;*C-en4qUJztEp{8LC?(fFWu2U z9dJeQ+u76w`z^hJAJ};9`1?-#RmqZJaT%GPGFG@81W-88?~tfI_0SS$!Gy^oL#2H_ z$Ibpf&3{0>yNs&Oz<{xOOj@fK%@qmgzXekM+-wBYdBR%tG>qK8^u?Q@fLdu7G4XvK zm{F9sjf>dOfN`TBEp)i94aV+DCR6Dp>aVp$gW_FWV@vqblpGzfCkH***;a9CfZHH~{I%QF48NgQquxfbRn z&V7V5hUj3fdC3VWr!vgr;qbwPF7DNJ-%q8Q!*at*;1S~q1SVxjXT(@-{1PB!8L2R< zJU#lt-qC<1$>DvToly)t+7<)@90^4c>SA)hk&$)@0NX~6JRUaNMSn*N;-k#5#VzOT zlZ2Y;?WH(jo@1?3B*eHqx?0r2jBX)@tann`zF8ipafd`|$6lv*#?3Pil@TBXF?u(Io7JD z#O&a=lJTVQ;W7j@C2{Jt?J!Bhots#@Dyr(~1ik*jQ-QPS$K0_0qg8X!$DBVg#m(m& z#qk?j-!C`dfmHfDK%%VPCd4Cf#j;`|b6Ti4+e@*PC0j?3Ri6q1V)dZ3R?mG-{hg9Z z2FaNfmHpKBr`z++F76qkO9=J&LFccqUG)|h4YBT*fHfET5Y;#Ji(?Ko|t+9!6^QV0edJctNb&h0pR@ua&Q~KlPAfYm(Y}U?+&|#W` zl4kJA#SCH_O}&i1iHOzb!n%XQ0fNvpg3N*$1~?@^a{6(ukqNCJ4g`(XlqCwvv)#1< zBas&_Ua7p2qxyI%v9?1pQyAgM|h(hfr=XEjJ2*Gl4h(1c2p)N|XS- z&kHfCgC_`$LBe56gBuwE03i&~T*w1#20siz%K~n0o7=N{X)x?7#gJm+M;aX#UR6Aj zqxyI%t{^8aVgPWmydoXYLp$a&$Y?G*ngOQL>bCKxZeaE-UfK*IOh%cJK)%!~pLb|f zvw9K`G=h&cOiK_`dI8GZ7^HbuS@jTxSUm%+UI~F-^!*G47kycfQ`&kt4 z&*9Hd`hK{EPf!zcKlBf=FN>l@^X329Q1;5LtMcgrkrO+I`Y5M-@5thU-IzzQ`$sh4 z7vCT;{kJln@$%qsTfdomR(yTyLo`i;Z#`n>wLvzyH& zFZh!B`r>^aH^oZ?n9225oqU+42nafKHRxo4Y@s3mH5!JB$3||3I4|w*`B&-vRI{n! z-uNf-Z~q&L@KTPl9BAUv91mqTPHH)MPuT=#p9exzdJMQWTfi6~3^|>4ToGV9h#ibm zc1SbD#4x=VtG{cl19k6tx2FTl3@ZDRYQ=OvmQ3l#8=#FOgtX^e28fS6Z6$~Zbh ziE{0aXkv^`f$N&K8?9g1RDMws!MrtHV9szVqhE)3r!4abjOw7Nb>Wq;ka}-S9ko#4&^bQu(5M2MFcg^J4l{?iTS!|8hz+RY!WbPy#1K}EzYYDI z;Qvzjeq(@-%#HdlG%(I|Vy|o}ylbNR6Br0VuFK*WL?fIr!eP6NM2&&bwYZqJFow5k zG+QZHnTBT& z(>9fDS+*9g3v5sqkAH_mf9(Hi~@(2ex8)m6kk~%w;Ff{)?;E zy?d=AzVzGoLbCltP8B<6`z3=3`!iV${H~j9X7@ppM8FXwX$Z%rfWItk4V2&SHUc;q zyMo5Bf^HE{tZSeXiu>{s;eYfl;M*3xYApHz|$<3YtnMI#4o#1}0ZGkO=P5 zxwwlMcgR`;_Hw&{WKm}=>wxFZMF)UA_wO|R> zR?$;W)l(#D2L6Gset#q5(7yQkzFQF)O!AZKY2>!EeZ`=o2+nJaF%IIc1_%S4LA$El zq)+Nv_58nlqMxSvY)z*M{v_oF8B{g>ML%5D8^Ov+{w=c-_+28&B{yu*Tv~`waK_pI zPAp)EeH~#4mB9|C#zmoK5|9OZudYK)XP*5N@sn^95D)_Z0{}Ba1U3KwUt}KC_y7Q` z*oK!_=DSJhY#`{jCf#aD#fC1F1-si906o06^vdW`+QauLxVek}bR9 z)i2z}H*rgjZ@cUETaHa0w%cmiF#P~O0WMquX#1A;L;o7a@}28bYWr;NEudnal z7O*W-zt!R2mr2bVu;T_hxBmaC`5*2r53mFI?6ik}DJ2(oDLB2sy1mcTD{K1oTdyC5 zkCgsnUN2jzZ`E%;;C2cD6)fU>{HP8v{T3Zpo*Pp%`R+FkJpWi6@B;osu7c*+IH`fdt)DwmOAf#QXgoIER zY6Y`$gjZ_!i$ zjH`8VO8~GlSbPRNL1v5;ek2fId^rbpFd-N6OL&nLO9@5s4vTx3E+;&gb&bG3mCAPu zs^S+y75fD{2aPDb#AuyCGOFTIL{U=6Gji|%;f3ZW>8GbEY(aB9tnHQVPmoi8IqC$R zi^(+tnf5KS3q=2KmF+tSVK<=S?#jqx^Qhn?+}%ZDDV7Kt8@$UTXFwDAw*o2%Q_EG- zhE97}wrLa?jBWV%e>6%h%UG1l^6ApB{} z&)6gD9VYfL7*BL}KQ)TcMVoi9G&gB~6@ga<9&=L+A~Ag%p2u+a^UR&@2b>4}+;M-l zV}olFZsp}{57V|;2=GhU>+0?7*(J|f+xDexZ)Gg{2JuBou0%@j-ly zeZ^HNt5Uu$drbJr^q={eF+~(*M*arP=~prL;_w#R$SxZ4K9hMD5n6eWdavgY}hr9Tl*&r?Cm{mt)=ZI00#IYqrr|vlHL)C< zWj$AaTGrXv8KaEmqV=C&(E@cwhpXL|%i<$yE zPmnMT`Qdirm76M=!oO)fw^_BZtm`bRENeHciaU_(#8U?s7E6P_vw0qpz@dUrri!bL z#}ZM(TnKt)9VFCLi3HQ|9uk_^kIg|oOREZ7-P)DSx|FEwc#`0QTx!`?wf z+?9{V>yt$b4G1 znBY06vr!Qs&`i~B+@W?)4Ep_JkYxGV-2;RMBKQ>pO$KB*f0ce41|5Y~!c-Io&&UKI zbEo@81=FsfL5iRvl*T@0tTbYZ&d76Apiaz7n_;-jrmo)4RFpoGq(us?uPF7jKe46sjNY1^jg2^nZ_4cnpsi}PgNXtf}YT) z`MdsZs&Zz&FDtLIQUU2=GrKyUcc^M??>MR$NYzdxwvr(;s7{b8@OR!^B~ABK#4@zj zhH=Orcwxt3?n<}vnGN&5cSi`u2`vb+Wu4yRg0WO^#k)*0@jb0I0-5ehRnt9f>>F5y zsVh75$LINKNrw-Ae_$#n9g~>UAj!dl%*>8<4q=9W>C}zCDidVlO)*&%GyCevsY+$; zt%>w#c~&#o`cvXB^3?M(CiYRUXrevp@O+S$3QtL+&P{CJ49!;vDh2X7&l{SbQWsBE z%hXyEzug2rsh}|QvF9pOmjRvG_n&7DK2oEmMIn_z$J`W$f6gQBB&jr0P>xtqMy8sC zktzM^;!jT~<`qbiQL@Yw<(w4LQOs9bm6AQpbnms&-}wE?c^?qN$&Nt1_AX2wm|PP15@`hQMBxYFUNSi1NH2Yl8X6uA zg(%gUyHiyx2oFhOyzX<_DTdK~rp{$F*OWz#kk)7Wj3-M&@dOmD?K|2n}~ zTc4ADCYu5jTnKOKjWv4Av#D{WgHq`7tIcF(2M?!5EelDNd~#W+tV{N;I+cm14j+6l z`)V32`_zJ`To~{suW7SeTGrlkjdK|-w1O!xNMT&=CH3;hG1V&zbx94SPyIZ7#f?a}<(vEFgz-`h!C zWWK1H7Y@c~U1E%@)!OW=?^$#TE>^*Nva5IW#upr()hqg0zRhQ6Kv=n(Jy+T1F6>cb zO;V6RR=e|q_fXU*PtC0f%vf5d9(-tB0Vji}fgWTb#l3!YtK*`Ek3v5#?%rIbzHe;j zzMB>kW*5fIh2X|)Ig@Os&^m?++`sS6MvekKzQW~PWvy;)^sE$3QDyhpbEomdXRPeZ zs;#Z9Mf98`8t79O&5So`uzqqk80ZCL4eq%-Q@(=rq#e%7TvE`LhUdp^K`@C@D(|;$ zad)KrM2Fk0%G-nal&OXGbLcJ9NoI=176ff@STk!j^C3FR%kjgt!v;Lw~B zp$E-RT17ZiLhTjQB!Gk>)02@T)sqtD9RpbP#xI8lQO`iB)JuV9k=n!4WX;}zap{sR$YB^-^3j8BUG*pH5cj%-y zU}l}Nj5FsHKc8==ze5qy*o|*OLxIFX$~v4~t?%=uJ(uzPzx|_d_g5Yx&~G}Oujg&% zan`x9Htro}4q*%`=B`LQbfyS@!S8kUtM_bm`NXIa*1UNz0~k@^C)XF(zfDB1BPFN9 z-JSn>SuE=;xL>WkX&fL9b^-bGdTUw8RxAB^5>z2Mmvf9qhx4v>x zHdC)`-HpR<%vQXWGw-I#Wn9gXbF?)LZerH1#F+TeDO$_@b!arL>{=%;N`)knZSv7R z7JN&)IV=6J;qBSt@qSBKWa``EI0Sp_YYX13FPVYzF6&e~pHWpe?Up%S- zxSKxvHrBHbW9>Up);>u(_Sv7YKI~~6y!L;sdDr-`>px8D$TA90y{xm7$e{D2#b_>q zenhEAMNCa2YhV6+l!*cEP0#Gi7D)-QUlo!_s7md=E9~W^Y?1Z0FB z2dtg_t{2mSgd&CL3aVWOn^iJpOfKx?y3;QGun%%s zc~m7?$t0P;9W#$mAxU96PHPjKEwS>x1IRl}n!y~z(FQsQ{^oqYNh*PpW;262lOA|L zN8O)pR`O<<)6;$&jcKi3lhAR{AA@pRme-`?IGIKhreo<*Cqyj_M`;d3rp=r)cTAOdNH7cWo18t`D=?lMZul`du|iWq z(LzT+NDGbdzJ*^0_orRmKAwMQ+NO|{FKhE0m>gN*DIsa$Bp{-NnOXF$V|nQ=fBgpWKEk_(=vnu1&SbiRfN_Hb9 zP#L?7R}wZ&QLu?N{B1cN>pa0KT|zCSV-(LD?yj;tP!esv+O7ZYE~XuHX=ERtQcN5( zb)H~#35jHDnY1w=HNQ=j_wZY7wz(VS`b1PaJRKXNyH;X+>P*4v5*kU@GihT&@Wy*< zAD1W8IbX3{<;Qi98NQ{u9-M-e?hKjytMde_ONdJ@qDdPAwbEB3lRvgV;T< z&!Lkw{*`~4$+1`G4p!O)*uk1PwLM7(w+pypk+)*67mTNoUt*CrVxQMBnvv1#KOf+- z^*Z=#=K~aDecpOCh~Fpm8&2pE&7j0y=pZRFT5T93sJT<*{Nupt#&dl=6a?2yo9=%E zSV*%Prw8E5ixmr}FRhlN9+9$GmKQt*YXC@Me0NHZucs zrk&nUM$fb)v&u<@D3Y?5%iLjcxt0|3RVHh@Z z($L+3zz4Z-8ODEMCF>uJv5SbD&Pw~zSzTRaLa!zb>+P#M)&93!?;HQ$1Sw%U8pO); z=GCkv&RVSdbjTUU@>$;HlCC18I1aUXd^@q#L`)>PP7YAdKI_r#?Dv`ooOa9wvmMjnn7%%Mie50>6HLc z={tPBiu`^&oYlT%RQl6x87ffqOo}Z3U|zpm)+pRQQX^7sHaxb~PrGSp&Mq3%)sD~L zuBVN#zbWt2>ukw(BRLJjz*BVsJ5S>+2bZ=U@m?3@$~Pf44rsP$;P?XnsNo!WJkVue_ zAUVTe)|&M4Tr{$prhBQF1(xz07*0_=^5xo@l1)Xjg@lKP093Gup)kRMX~I>;=cx)y zFelabrWE@Ph!JwEg+hd8frbOk7!Hm#rvn2EArJzXlre~NDd+-3r?`&co)sPvJO@Y& zcVJ7sL?9Q#(g7e+A#8jTlo>Pk6wI3xWF-la0}%$IFf3jut5p|QwW;BXftyWS26Nu*|9&^1A?S!zSh9=00H0h5hz?k&m zeu+6jZ)s3E3Wz`{_5S0yqNE<*Lh>o@SBLw79se~FT9CFR*3aWq4&zX!D zokgO?G$g`SN0NL*RLq1eA4pu6f(U_AJ7hNiC_VLTf%g%IMMEicL90;+1M||x4ddP; zrXmadu*?$ZaR}rYyI?}{$(L!QOkK4~|umLduk{KZ0~%lthO_h!9XC$K{L2 z_}4PvjC+Uq3KI58>7_;1u{`_JWJF?bIy$~4Vi9W>GNU3dxwtaHzHz zZxD#7r3GLX(&j@D4P2{M0~@xjU5QpPylKAI{&zwllJ&w{xVd93fRO1uFjC~$yJTgl zgm5Nen31C*@34r@u^Y?n6!<&>Cea4@pVF<2e8+J-(ud(E-`ChSivnT|Dil;0$VR3L zvXLo+q-2UAXPF|p8I5`S=NVpDL^Y^8R-z#qnRrO)Zb!xm;9*W8P{J@8GGEe^NDVkZ z83+QYeJHxU;BbTcTC4g#hOH<1Lf>FRret)vff5B-A?1Q60ooY|r*>`7F$tLrXqi_> zrw|Qss``0z(;teEI{(_{8)AyppgcfHg_6x-OSHl<~h0M;xJ~Q;-kiq z7?Dg%NOw2RB}{yqV>ot7NMe-ZA;1v@Kq-q=fEOKI(mc{_b@pp0-C4hSPkp&kJY~e}%fw%3@omup2d->x83sr!bHEb?533&CGamIINx@Eo01^W^f*Y)&)-!;i zgIH||f~$u?!)IT#Sxei&%w4^|ZS7Lq-4K51`O5K+>6uj`sa1H58D2AmMqt4Unl9Vq z=nJ5PStU+9U!~=(g|nB_@@BBLJ*@ve6SD0h^iZnrCuQ(GZ%HtVai@}5m5!F7BRk_l z+C~`E3#5ix#ZVR_w3wd#7LC}TNyEN3S-L2G)XM` zhJPuS=V@E@D{p#@guj#K)Mi~0s?SKyD*(Zug-t=o#y9a04_UpR8jtZ%AY9tnThFTaDQVU^~)^;KdhMIrWjZG5??_NZSK{D`VsrRh{ewPhJbP)G0(p1T@cT7?v4*o@O@}ax6P@%kEAeA zaglQ%Jxq~kjZ-X2BNPqJ$i;&*GImGRsPm5c1Zm)fs+Ib zlcySqgi>$`F>&YT6|v}ZNQn`~G8kUKVa_>YK*A6~aVxDP)GC0`GO==NVZxG!p$0&K z&bi2>swQW%Xt1InMnlp^Z28=f)IBfTXhUoYr6&u@dK& z#~};_1Z|;^OAK+v_m3Go$8Q)W3_1)N1{H;^1`|PXfQ?K6N0}mCQHn*=WCk4aio9uI z*VFc(4&7u-LA?j)aHugv;3QM@QQgfo-xj4XrOa-LHX#P&ier_apC~HzoLrHVuTqUI zpHxDf4a7qaBuc2Ei{RxToRX8QR6r|tf`=s82$s$Y%!4n-DIh=e`_7?vTsU8`v$U_O zm)7>1wM$PrqRowZ-!HG!_uFIeUfMq1=~112nd_K;d+DN5kSc~$4MGQ|D6mE;j--)_ zBxht|2^pDtw_WT1=4*A-<##z!?;#m`tiMfXXAS&Nh!st$27$&?JV+xAQSRN0Jbu2Q ze!L2V(VjunKXM&q> zuQIK0Tsdpi%;5yeL37e@sb!2W2nbO(8kmT;S?aSQ{n1U$8TnarMj?pY+s1LUlY!uv z3p^tkLS;s*=2E6LNGTvh2oYgqp#s5u7Mqusv%Z>xx{z+^JKzLyVNpazpulUj+p4_L zIU2=Lgh4%HoeZ2999v663lsqyR29THgrXBf#c4kpdE9-c$q$To3jNSgZp)!*(x(1S7oM?u*Vu8nTc^7Vc-EwFoGi&q8#od> z3pCOvC=7G00(nSL4k3z`!@klw(A$@T?gyZ}1ViK^_^GQ~$5JOla-}0e>c$uWv6Oj@ zU^v1Q5-zA(K8DL$NO2F_sM=G4gUsJ04eZ-5u^b%;nv2by9liBo63ik5ky5VnTA(a~2@rQm z19ZkOg7}uL>f5lk^l2e+E;sGD72wu~-tUhs`#0-Tc$4E@`q2uF@aSY9SuCx1F_cbk zh&1`YTDZj`LDLS6A=D6XfeOp(>(aJb_U@<$-`M)=4!ECgalB}BErDRp>~XCo4O%NG z)${5!ka#Q99OWPo0n4d}1pMEob#{f%UbWOdJ!Iebmw}ZLQg@a{hRH+Git!I&l@X3G zmdv=Ec=8em+R!_<|3hY4$w=FXOsR5&3K4q;6$vpWQjsa3tYnHPX_;cm8Kx-db1woy z$WX85iNoyg{w0T!K)$_x8K^jmITTDxktL0#E@wQ$zA+Sw*{g2^aVB+!boQo%M=NH4 zkTeMaOG(bD^uMWElRfQ5G+lbqx}o8Eu?Wh)1lzYxOS{+8fW9QtSM)p;!($l%3Qlw=76ON763G) z&;!u>Kv<65c8Fh@d%p|>5hOnM!SoBAcc+|;`|vUhP*>)FrV1J;G+E>pif-~H(rC>8 z2)#Stiq5N7b;dBu4;LQ~;SeB&#Fbymgi9O#S|fN?Z9j?TDeF6quAO2{kQtWm30i0# zZwk(gl5uO94&2+F^LNdTOK1$Dm}DtAygNF_#u)OeeqLrug~Vh*Mp!V) zeVj>@KrklGr&@4{u|jDE$N{x@BdcW_){% zD1|d&EjHBS1VmKGhs`--1u%@o63Ri!M-&a#$i;&+G7+JUOvRKlGJ$_B3_bF`F2f25 zl~e?!9HjS5F)58V6oX4OXqP0{zDgqWNI7l;v2N>=3-l_0C65-#s8Jr(n-u9+| zWPj!t{=I(uR)h{S%twst?-%>qAGOUT#(%rDTdqXPF|EAC0Z; z%(sfob>m!HxsC73FvY~GK`NqrFUdPVs0IV#TD65xNSbMwg=DUU?aF!}mJ!E-5~Lis zc%M{u9alECb)~)yr_j~(v6;ya2!)%R)`!ski`%H$OccK%x z7#K&h7#eh|8PHpkKk)qMoGHCerjrV6!^r%5F?-j5*EQHVrfl&tYb z01G-y#GM*Mmpk?W(;)~NiY*5bDy8v!DlLWrzd)-Uz~m4l74> z9;lqsO04HHWAId&8)MLlkMqkjkJCasl#MOii~$44&=ckZ-i)0S9nMrDiZv4EQ~pkd@|kwS5-AYr4-**fJ!0!y?CYw;&=BeF*l*}%;haLe+!jaZ1_ zz{{B!o_l4IMt}^4BLdHZW?+tGlV7rdn=v2}2i!I=S~8343609r@aeH;64+&Q?~!`UeKu|HPy3M5g!xUY%YR9JJbHr7!v8{dJK z;G7eveRVdWE!5t9>Nkk6Jn{u&z!{d74{M`R%a#jsu(Zp|fgGvYE74OgI->JyJNd+vD~}-XSv2b_oj2}S#~uWTYZbdcBXCK&R65HX?DdtJ8286 zpLNxYTfb$l82T@Eu=M~w8)mM(KfTUM4rRdK-t2D2Z=T;@^YhL%SxJY?=ye+ zfE@#j8~Rq=Wv}ClRddqKKfLC=_xEr5ymhAF$~vCAt_$Fvjw<*hUx@>lkG7fOy^C#c zZQXHkdH-?lE`2{cG~G{~|6kkg?K8ilYRrKWYOwPX;okegkO+xY3i?ea&M})|S>Kx6 z(ezDrQ#&+uJ*1rqZg3QJ^X7D4%)n!W9lpuAm!GLQysQk?(44jjsZD{>7>#CNL7WIW zb)K7e2AD_CtZU8w=ujeleB4txBzvta3{QgLF$m*;T45Lhc7PFV+K*3Z%Eg{WnKwO( z*$&UaP($+=$V6aSR4Y*@y;4r^S>rIuVeL zP6k5JDgWa~sy5^M)@t_a2B0KV6xmz|_oq05NUfyU#t`uJ@XiW34{Io8#s|FkTAm~` zHKwEiZGXV`m}luDP3u{;?8Lm&Yc}lpTJyGVX8Bck|EtFp?zlBqnh(6Uec-tkZ`C~o zykEUf_?OL?_L5g+vZ!wL7MuigGn9b0d;uANuY5cdY z`dK!F%~k)KCcL-ozj|i%$rK*h@n@1P1%2MU8m`(IfwF-Q4o@HGMs`rB%Hq+f?JOX~d(a>-%l$Ui$8R z{)GtwD0j{x7`-S3Y&H!sU`?Gl#pv6~$4sG{n(W#C^%N1=Y?;H0`>Cr6`ceqfQ|3U3 z2sdYPIvzj~EKQm58@}*{J90iI0sE%A8I4PoWt6?x89l);Zt1qO*Zw*eAgb=!S1mjW z!vRch3CTfc%59J?XO@To@WoredE|iPP&5L7{c*{gux)KkN%Z*@UopOe+4M93I(;mc zCY{YwtD#^vO>u~?=@4ou(ZM{SlK<4XIvtzzPacWM{vuCmY40bZAwnqU}3Iumf z0wjGkeJSd^RVV=iD-%?Yp>E7+I8Wqmc-a$0&BYFV-7`}BbtSs7`~JE??o2xCjSAG% z5G2qZ!=N;ACG$*xmFcGAbQo}?ST|-suj(nA0|*6JVXk3ReF)V??H+iUdrqH&zN;{J zDvArp(aT@2Y$-rn@xkU8LKs$`Ys^w-fK!wQbAboZV;mP5!ldLO7?&r^QC@FTfSY#+ z1=e9?7+aqn-UN2J3c=YfhP)|;aJv*Hmep5l9R=mKEEX5NS`}XxDF;r>vxX@rtCIH_S-(jFq0f*H`F$eXlg>`fcKTHReF>YrFO! zUR+!E@#nayJ`xG$P3rXs1!)>t^c9Z{rz;?EK%1VMa2tcSm(iG4;S`|R!dqEuTNk}& z%6s*ez37DEcgH1fzq9$vboJ}#U#7;mZM7*!%q^R%2@2FF1w$i(qP7xQ2}$EA=Gy^! zEc6BRr(;>5SIiW&Z?&@V*dyC%bG8b-in!}h>(}!Xs2yrQO`ReGE}p6RDCQH&GMAw# zi$0`!V*>Q8nzfy$#mw^W6Rqk#A)2atZ1TOwEV)8z4g&ShjH$FxusLemsiRAl zErh_Jc%=yK_7Eu>GoaV!6p0OS7%d}^^|Y}n*|0*2pFq8nqLs^FQ*9b}=y2)H4lDH* z)6*uphTU)8m{7iLQZ==Tp1YYXi?e3d*Hzz;x3V{@wPichm%e9BWD4!Ro3M2duI2>m&-?lsdVEB~xy^nZqca%|QcM zBhpPYdFVAf1(TB1wD#(@b~?XBHrm@yXZdd{CHljnnQNa<^F+p7RJJKIEne8ds+>wY z_|T{wd~(zWpC5Jb5Av^XKz91=SCR(~Rl)+KN;LQoS@nNUC()EoV&9IDuvE00w0Y@t zHtAVuM`!B4qOT)C-yxP;l;TK%rG6rS&3bnQA+9*d!v03!731%_r+x!WYU$R?gqY0W_aagWT?beq!uECdj!>9~_W3p+AgL?+}JN-ybS{my1GY-;I9 z{eBG7A=EJCxc4#g?6v$niyF4Xnwy*UiZS0|n3YE3@A12Q|1RCk??r*FMKv;t19Nnd zpo~r|=%Z5xk#vgMaeB*Z;q(pqVCkt2Mu;RVOAB{6ST(jOT4~XFQ|&@h960UMIEHui z=qKeL9XU8XFh_@XBOK4RX@)x>^^1xyn?rKw6i??TCNmO~r->Db9Kz&BV%Hy;xrwc@ z|HS5=F#Sz@7B}hYX+mWD`k#fX!}vBg?j4)&nLYaxV8r$MXSo7CrQ-X*lu7%H%cq&H z9qH@wyD6XhwUnMsq6%(yyy<$)9*+@sO@c7m6A}vL20oM*F6ofCGTW}Z>!0zpIiCBb zq%0~EdEvfKVwpza>tj*&<0#%EvG(CO)+@0yEi?X@Z)J%UIC4SApW!3UiAHOyA;v^5@SgoL^qF z@eUiC#6|!#Wnbn_H_!rE+Ia)+ggMA%jb2XZ#hwoUzwB5^fF|$NF8Gw-z@zSPNKtn< zpr|_z$kM7Ckr`tAj&CI-fG%$>3X>UAW*CfC-88W8v6gZ@de6 z(|Hby{9Hf9=|twxE7*QLy}$c=BG_g;**uc)tVrp=ikZ5GzM)O#LbSsb*A_^rd$QAb z(_XkFM6S-P!WxNl)@*EuokZSrIw9;DYSoyF=^I`M@bp~G*)$Hh%2sT&Vm(6`g*D<1 z__oFbEh+r9i#=snl&Cu_($pOmXzC6{Il6-(jp2hrgx$fBM$TXik))@-FgKx>Mo*LU z(M$N+n3M)vJ05^cQT}ZxD_EgmU|8UF**p?@uDECY{8AJJ35Ijfx7)Ma>M3VZYfc06 z7|RuuT`({#aJg*n$(Tk)+$o)*yFFRX0;i@_%2|x)3js%JKm>1QCzdNHyI^3X!{IR< z^%<*!$BnwdBSziefurttl&CxMC-_(4ZBD{x1i zT;|<8Ghz>DE!mr~&DH4d`4%FaKhjflW{)bTc=Tz?p#TKxnHY>wy3Ux|RBx;-PR`zs zZQexlNWwIL!0J4ND2=#`8zyqGg2ic?Dnwp{Z!pb>JqD*|Z^bqTaRg&X++=1f1TY8Z z=i~jU`O9MBzCpq3G!@T0I{C26aLJI)4pYQ8dylh+J<{d@Je-B&H+-j>a;YRL8hmuI zK6e~BO+Um&LzvCN&gKGB#5Z%Bv(aM`Hq1OxQKoZxLb7Cz#F>6EEk7f7Op%z=$p#i^ zB=WY;Kjb;OL+A{Ck%O4CXzAx(gd&T|94Cy|!pA|Vwe`<`4+ULk;F&0JqrRGiR>jD_ z1gEUlVcn-P(#;R1?7Z|XsH-Cg3Wt3VQ*+jVd78JUt7m@GLZ69wMA1d$^CGuWlBBZ~ zWZ9ePO;CAzE{DNx|2l~jDrdKY;}~Gv<(!#B#0dSz_Jo%(uu4A(B-xwkO;CAz0*k_B zwY)t$xYDQ{Txiq|E;;IhODsE{`Ozs6rHxLC337B`bQ0rT#<-u{*I(aj*d}S%el5u` zIa(By(=0lP|N0rMQCdECvi$Nr|1m?MzbXJ8ChmT=(Q4m_N3$xsbNZ^G zNwLtP6pG-6!ZB)1o9RJ54Ae3WmjnHG4@t^7GzUWt!^I$3nrQR+sB&e7yv#DwW9a*j{8}IIB;bc0I{gC z>@t7Is{eQYl`8D4>Q$icgvyPFK5Qf&S{*VE3gaB|pk`}}1_+1~FubP=Ihd>e@8w~C z{3VVJj8Ovv_=}3m9P8$Nwb654fUVViwpFCnLnHO2A{oz|KJm3RtWt);l(M=FYYEUz^D49KSi9JFl}os|ta z#w#GDZ7biL{e~XIE9;yXug}*nl(n~Wwhm0OkZzgnoW!o5z#EgF8 zZhl7ei$~%`C$ag>BmJ$Qvn<<^oeEnnD(r-#x3~i#k|$a3=K9c)TJHndjo;{RR%amw z3hSJoKqsSq%tU@Nh7DAn5Q`Xu`3mnB1`{7)2P-t%S4K)t{hlPf@iyKL+;()n14R3#ksay?uwTae6lKVKTExDN zfw1=$+R8S2ukQPWM~_8s)8ngkuL?Mn6G>SX6}UTfk~SPu<`&Gg0u8biK^bx2|8{{n zSOBZzX3zydrLo2g{_^g%q@W4!iQQp6OJcgvcZHOG?k{LJNjp<|K^vF$7Px)q(D`(N zumT>twJY!U940+tCsJ(v!Bj-9T&&m3;D4|Ili6B$PaL)}_TnbJ_f?Ml_IGQoxvOj? zk88xbsOl)chDGMPS%LDU(8dn6vz`PCBD`Ma)yqrc6Dn2UEJuS$cT>XVLdx%mjso7fo-q3!-KM2mQo;F*^2eG0#36^f`0lk ziW*8#nK(4o3iZxFU*w0y-=?=J%76rHt!}o{(>wWWRs4&%wW8&s!Aj|P9Bf8OEaB(y zF|nxa#}R!;V#3Mc1Z85F%@o1s=wcWdohZgkrx@;v!&!EjmasRwyz;#Rm8NdpUh~Y| zn?xB%o(%p`k)w2fJ(~lEjeTda{tuSP!V4|b0YyYjI4J56weiTAPKqQHQQ_$AU7yS8 zGd#j6o_X8SX{Gz`zLGm8P%;5mLc5t?aJUrfxb<<@tf9@UWb9rbzoH@y$FJ)u{id#N zY+VOh*k@cMhWPum}gucN|1-*xbgYe+1sMEjPI|vejNU2I^NmU z^&C{&F#30nRsE6*36-oX0m2%3i&DmUyfe?gwLI%%NO7iRoqLNs`1%Z}%q%O71({)6 z92pMXbg3hvmqvi3Ze15jU$N>5Fx1J}e7fnms-!=nDk_3{EZ3doHsbXqn7iNi%As(Jib`5V zvFsF|>5g*IDX^MN$?D*E`TcACw$6>qWdZn+zvZA7D^i3-Mc1tu+~0;@gZ3Th1RvQ2{)( z^QDkfM9x^}R0DJZ$ns5wIweOdiB+6~Z_H@B_wj#@`2IpYpv5e^i7gu(S6$;OZy$tF zH+_C?UD*y5fjkzQ6>%!_q%=0Do^6JH_gLP?FD!Vo?{>+6crq?WUj^&t<@acdS;`g*Yh!bL^NkN^8D$pKSPFEDI_ z0h#q&)xN&|9*z6;n(>YirU%yzumH6|AN;tesP3j zQ8UkRk*~P%lM~*H3alRgGIWw*bAOs%Km-(PVAmXUmBxw)z;VeWM5j_7UgJV5qHBwt zO|GteZNxuE*gm`$6{|N9eVtED!v3-0{rUC@a>P zVhHIKhd372RNdck*zAc1{v~-J85%zm1#iMdQG}?9CdqU#B&T?*M|ACSSfolKK%Ybc zOmSc;f>$lM=ndt8bNX{pKl|hMfqB=S%W>gfRIPap!bY5GtPFA%mxYGq0XH&l#CXIIOr{av$8QF^?y|+D$*Ev(A{? z8^F&uPUY+x#uvie!R}%%z|B1xzSmc~_j!ir-N$?C(nWWM;Iis}%U`rFzp~u;Ws{^S z@5$dlmMv^v6aUsE0hxa1CON@(@7;-iu8O8x^R;IIob}Zhl_*F;0Tt9p!dAd2H~!f3&5?*oz`Mpf z((AGE`2N@U;OWioZY_E<+pT*1Pv@v!5+rv63LO}f$S4$1VdmNorEXTu6t;y$%IUmp zw;!K?L_Z{yGFgTu)+&e;d9~+2?k3d61Bjv39Ha>OjwtMBV@7IMkli~d>655-}9dyjWULkzkG^iQZ`n^Vl(IZt&<#UlnhS{Py1`CwTJ*@Z6b^F^d479tc8`)1ed4 zoFQ{3Z?7dfJ(V0$yRhNPSji^Osj@j42Z z0K=FJFu4=;0u{wB%wg0@8SAmi|1zl%3%CsH`RYjgK%K*$U z)Jc$%8E2t7DEe&N>k{5-O#jWHiB(JKH2u!yE z>RkNqzLGV1yKYg$na!bxnH9pWP@n(x=C=6AFyjc_qud|cn^k|z)yA&>!DAZ~Q@O>xGagEnX|FkTPv%o|GS`yII&{Wdj!PI*D~002nhdC=e2O z8wCMV&$5&Zzfw>y)`hd-s_vrrAb;{dJ$p`RR zh7)v_-eSBSaG+(}2ji&TL$u*br|49I#Ic0Yl868kT5SkSdOWgT>cT8YnLrs75}|ZG zPp0bbmX-q_G6RQ1E5EubDLIV-Ole^QN{5`pV2n2tZi`JTARKC)22AdeuMNY2K@P(( z_(f2eMGze~(2c!VL#bj)%tog$WCIAQSB_DS~1Mgm2@7KPvMxTV}WV6{jni9#a?fD&wwoN(9G;T~>Y|Lk-v z%M4}vc7C??>dbZfaOyRDr&$ROD02Y3H|VmhEMdc@)B%qRicfsjNwrr6W2pcob_GW% zOOS|#1ZcPf-yz0f2k=Z6kIE?k0Wj*tOfgqi;g1zEv-wI^(p8MQe~sEKLVE=StEeq# zNE;*OSPu=(SOdBTOe}~c64!*kWC?oBdFdYT9>OyAYg1e7y_&254QOaVmkg9=@q`j_ zCXt#T(p*>_Mv*jjag+zBW%5vB#sNHP;a1$v1l~FC$7!d+%#Q>{7=H3NlnBo95K->5 zi&9ygvm+03#^jg{O*n1TNK8;J*FJfU9;2{gy>;wh=9^1VuEi#a80}}_Gb=Ga3S0O| zx=DREFDf&A68x`nCKsP+!lW7YZ1)v*`pIFASpXgz`f#5|yC9qrGb9x|uF`}=AQCW8 zEM5lM{tdXdwrf|{RR)CarQaHr_Wn+l-+wf1Djs$eUoI)ghB-Ivgo@%Ei!RxW7ym}l zBfDBW{N=uH1Acd#>>S_W07_o(rm6rj(=;F-H^?XvN9S);0%p0^YLFD%VvN0jGCEef z4xfqcFX`sLlPULBPaO02-?=UfyUt^s^%OPl(~+A+uh4*M+#sXG!i^O~3xISI0kW3O z7)B^Kq#OU#Pf#G(6|u8YZ6-_1aqo^)}26~JKxmZ5r15yH8cV02i@yD&o}G$&7#PBAs^38!*Y!0n78K>VV?bOts|g+l^*ZTD7B zh}1KsB`e87M&z6lQL2`Vme-odUq4+1c3Wg~e|^%1HNOI|X_Y5gpuv=AgaAcY;!{kx zISjc^C9Ne=H*XvHHX8lj4H$#^4zEu@5!_gj4{MOlNCo5Kf@|b*fOIuDxR$-Ng{&s0 zYLVr!_Fbw;(rWr{mA_X~mMe1QumK_x7C8u~EW>3CN2tw`)>lBvxxjgh)NxH06e%6t zdmzKwzq)wq`xh%vWxLsrsUzFVSzZC%<^ZIEjyOC_qnsBgpas$jj0Fg)zuB`58M&iA zsZF|S0OQu@LTVXM5e&pu10yWrdLc@$EXixnJ(i2Hv43*USzZCK0RU1%lo_p8dCGX_jtl_hWU zQ&qS0c7o(i1jm&>`AUW%z(>vn9NIgTbt&R<7+&t{Sx3}sPx}#TG;qRY7(YRMLdB;Qu6v|Pwbtq_7=}vCB#|s8kmu;W5 zbSnK+M^8P}f;Z}tXt_s{)4b*=&6Nc2Qmx4W>sKyoW0811#x5IukbCPQ5oL8;|c zb&}!yJd+^M_XtP~qIhPphKfDOI`#oYWnF+HzHt*-bvJfivFxXT$pivp#Xj7M z(MD1=b4!eehOPmgK(MnaYT)-po?R+P-apkky?^Jf-N>(TKw(*wR|x9Vlm=jAJb(8E zG{B7+mnIs1}X5Ci}O05U^FHUIz*Wv|w)!0N_9l?GsU z_it}$b5OhBlRzR#LDmN4Rjt(C-ImZv;O~=cqm{J&`;GqqMuZ58MgYzL0AKX|t@X{- zFKaGl*Oy5$iR5G?$)@m|lZN)7dXYnV3m4TosHk4mn{<0$_xt5nfor|*SLrBK>7}oo zLaLl9dZh7dw#MkA+P;qwN_W{R!^V$tEZrC%&EfNwOJKy=qC$> zpQ)hOv|n8U{nuJ)K$mn`TQg)=Y1%E_Cb=yGUBX+We!T>Ju2`lSvz`<^VYgsrJhcw2 zo?&_|_x*D{17A7E*fOAAuRk)|?4h4QTgA0tN@@zu+8xQ(Qd?K_w$mcG!VC?ohd5-% zxLX1Gbs#{C+9T<#o~^2qtFU4@IqM%CA#Ym(~Mw6 zE~3Un&1%amttPu-U1&aYIo!ftztgsBxi*rr)|%?3N=@ff+GD6lCAGn47VV(z;zB21 z*(s^^UMQ(%08-ru`^eI5OFxLR*Ti~7jFn*vEfwx)Wt6CNM4oS~`-Tx)99lg)+8J{y(dp}9Mnj(n&)IkLvMFzx}+S?th07v^uS*$FGmT-Sw4hCd5LyH`!%n48{Ox8nJM?;1J!Ni z&S8U0Ia5|ZrE5Ez10M^`ad!LVz#s;SYIl;=zt(4t?w%q~Xxw*puzI**e@-*58Q zeo5IQ0j_QocNLAMQv{%wWmXVoX>tNW1yv@h#zcp#2kN!?%h_Vr_Hv0-E1uQ?Qf#1u znpvUHU(hS^eCW(BDc*{fYOVLT)_$;zN>&AC-QW4nbdS8U2`Cc&#wqm?ShPS;P4pT8 z1a`BiZ09qOW1&ixq#&DT>wqIux(vu;HXg;Epw*_}b`edebSMegpa-tt_j6D%oqlDV zB@d@8t`ycl#o3#(%&nk#2^9rsU6_gf4pbtkiOnHT{LQYLT|-KF{WCN~OjTV{Q%;oy z{hF!gf$#BcIcAAMcFX@)pXf7Y*j(M5^YQUp9jMna7&94ZK>T=B84E^{9}3gO@0+q& zOPXsce(L4|-K^)4;5rr^a@&ftRSI1(eT?2W=)Cd@A98!|rh(J+i0kNT^NIfvCkcuo8TJpWGL+7T-+PsR5{h4Ze z0)^Xx>h+Qrfy(ziy8ejGJJu{Y-dJa1bThifPW~qB9SD?e1KqdP!I7UoegdmCf*_HJ zy4i~0B*Da73tNUuv*>L3lWaKtwO;-W+C^Mu;Jky}+4=U3r*V>P;Vso(q1sbj`*5Mv zo26HlEA|rl{({`yHk(|uDN!#{y>(YcX1U?tE}3-|W^z~e@uex+8Ff&d?idHFl&^08 zutB`I6=!a6Gv)3one;AM*&TG(?`T2uo944?%Q|Z!UYo?$dS!PWC^D6$nE@Ek!X=1d z>_bx7iSEUDz3EDIW!L~z#3=@NjMr#0KpBFMVD1;;~ z@LpYBB^37OAVl-s97fYyM|+a zYXNiCq$*IUu`<9A3I!}Io9&mIg&LX~iZX~^Syko#q-Zwhqx=5HZ)n^O6XesP52NH} z&({`>w$;cpR7~K(WKVX1S&)sb2+R}-U3F-0VReDHV;n zCqw%Ag~?DKohY%b+hg`bup4d!nsBSG+|5L)KB>NR9IozBa19dSHlVp~V3iv!jB>*T zYHF%lS9krfYx_<*=x=qgDC;)Md3pVK^`)ulW{Snzro9BN#RELTByrn7fV0R~WAT62 z{mxJI{ZY9E_xVQM@2kV2^>reF+>~XkH~>G01YGpGe%tt zY!5}3n8T8i6Z}HTgrA&0+%#E0o;GUd>eCcK!=I7eacD9z)m~bKK>zO@>{e*J00Wd5 z0(S%)fo+7&)oUa5aS%ewH9#Kk=)cSGhy=lC)SgQWXClh@#D)Awu0oUg19}~zN?Sq_xcx;Cq=Ob$RO*mI&s^jqGLNtQd zsfbmR{*SrW0Xuje6IslFccX%TLEJ`G>mQf3SewY*Q+PkVkvfZVF~WPdfjC!Srm!>| z_h=bbVKBtkE=GcASsk0?-~yQ3+NdOA*bld4><^@m(C?rh|Jy>Gt5j7gxNHz@9l_tZ z6y^pPJHeQ(=b9#`jBa+(e0+p+x&HM6{hL6>>>j~`S^6C3WgP%Xb_#RzY)gxBmDXYK zbMxrYnD6x}^8YKd9=aa&yx>>t?1`+lLFVcdWgBi3ns6hn+*?KEh80R~xFm2x{D8W`!5RmZJBo{Jc~?iehZm~zY^tbDqL_oV zY!f)bjo}Sq2eBpI?)VjKA?>Oq;&t_L_BG-kn}Fk!PBdGp0!?bC5La?#;||!>K|Ix7EsU1K839A9A>& z*Zr((HeKG5rCQdf@@^ASuZ~@VC*E}Tv|NmUu6I?=o*A>=wM@Kce{|mUx znp6xPF5w+B!=?*FFjZP`HH`6M4Y#yAPIZNP2r3xH_SLX^FsdrivY+@67Osw$ilzI- zmiVs<5llM$)b})U#ZL+TYQ{r}ac^`6-F{}4mV%1Q>hC$~eal~1cB5}z-RWUDYnEK6 z%F)f`(vcL>E5R0ozZN zQ@vEU0jkKlRArh`p`$&4{qXm|_BXX)K>o?S%Z#q@!;)<#&D9ZakhEzjD5)u^NT5e4 zft(>p6?JYNVZNItu5Pk<+PR5e=;o-YQ|{%>px>;(cRD;*A=gJ!n;oCOG_%ZcXJtL; z*UJmdu5O@tw0p>2L_G6~!Fl6Hn2JcOK%uf@9Iiw|Y((%7tj0QCa0Sk*i__?)xM=R_ z?`*yf+CjY!(WkVvelsPc#rtz|cz|m)UZ1fgzVb7_;T%1VgLake-I70u8QTDFs}x zp|()ZZ(OJ?)N>mbYRmN;#s%8)J%`akBjk-2ynSPVg&3`BQe1*DFu{cMO~Xfj5Yq()V2r#L{LR*yg$Ama7km#N>VGI{5mQbxA4IWn6q^nRF>PQ?vhOe$hg?OY`57+&YcJ+S~Rj#m`jO zUDb1t@rc|i+xc<^=xfXNwsOg*o-N!wAk=HnjV=l-K&| zD|jg-d_@N7Dd&|4figl;S_KYM)}L;RKAbl*7kr$hf3|I1()AS$)eXsi9CgL_$-a-@ z_&!?d9c%pz4kcvF$gn3+L0Zo=BVM%p$(24Zl?=WOEORvsRAbS*XzP^3a2d+`(;)Cy zSm3r;?aAN9%Uq~sIJ3$fgPxZypq|a68O5@H)mI z(>qNiPe<-a%=_F_qQ2_{OHJUM@)k|jcZEb&ZLM~dJ`9{HINJ>9MxTd5?LlxwR4pr?!nWz zU-0m8-?&`FCgU-zu?Ewq0Kakjt}~R>nmO(X+hyhfzpi}E%BLm&*4LbvfR+R*G27Gl z2y~EXSSE7Qpot~HV=>W9pdp(;fMmnuLPIiv6Tv8xiH2nY$ABUxG#YjZoPAW8 zL^ZYv?io}}h&1dHUaV*@>@@;afo+TP7$ON&jeVv7IpafZqn*`4YtlPcUPE8bub3_E zIeTJ$u)n^8Vn`FN8;t->QJ@`NHJJR2aS-)}3$a;mPgXDn3iY_c-O)ui%soK7n#cOI zPx(PVMNL4*_DLFcy#(l#^U;bq-MwEwTUTZ0+jwTF4ZDN)Zy$B3ZjnShjmI@hrg4Co zH*0TQ%C1)Nd$w+w^Ln3FDPQvFXW7Kr5{Pm3UgK@X)hGG3eApg)BA|V+I6Go){0KN~ zwAThM0aPsY^hefB>)ZIST85c>AAD+yC_Sf7C+Ec36Q~e2w?5T6i@MnSz5E<;OC-9- zfYqldWrn?*j+o~hjg{|N^5LE^gY)4Mfg+%m=AH*%+T#0*gZm)7&~bD#v()8hFa6d= zHnUzZ3WQf&fC>%p{q*N7btFx_HOv@+BJil+WBSU2OYWOq@$gGjj@iKLuCw$=(^MVS zzR&V)Z^)BhrGM_fq@INf$s(vx)<6G4jv`R1lVh|S62I$EZ zx(Y9!M@i0|d{44(@)^)KGfVzTVj>Dg0C4q1s)n>`oinsElU8<7n1DdcTOCpNOAz4R%y;ksqesFWoHtp?0pm0VH{16Lq25bhWY9gSg!8I0NSQ6O1tw%v z0OV+xGG|ZXN}d(1jOwn79K}g0^d0&hI&sE*AYq-x_hb{+uiOoV1R5{T&PgGGAgc0A zT=g30L>h-1&%jm=8lnxV;KPS#A}drHwh3-*s#;_kha1JTY;G1R(=?CLw1=+8GHe7I zha1VXZ0=|RP+%TzFw?ZTU-l0Fz%X*hQxy?_i(uwW6cOdaDy55%`G8n zpo%@*XvSG{iZ2>bTyuoPjEi6)sObWBg1Cm6mo~s$fG~+eP(Gq*HSKmD`Y8Qd^8#K6wj^*-V_f)k(0_?*Lblf@z+yK#{ zTL5`=TZt!-M>+s9$|%voqLtzVxgKULTo(k2oGjC24GgEs^S8{D48&$)`(Lp%QpG?} zr=Fm)u~=_twO!URANMaGTmBXg{d|Y`u7$I&`lpFfB4Zjxb!>z~Flh;5vtJ?zJd-zUng5nf_XeT6A zB>}=K5kl&=fact&D>oYncZW5XhFfLj8*WURH{22{!)?@-tcN>KUP<#`)$fhq04!*M z1N)%h<^@ohC)4(7#Q;rRA8d?<5>BN6W8v$2gmVLElYS6yAgVJdFgk5SPuA^>HZ4JD zr_1um|8(cINz7zKimCTYM-jAT+Wn*rL<<5 zV%LG)+};A+HPx{;wwF>ATC`ru#<(xmTX7ax<^*O}k3cCw!mtAM7vPGf3C{ZZu z=xEM7OGrtbGiO}6HqJPrm5dzBsCaZN)HHi3#k~2`t({BL%k}k3(vvpZ272Ufw=3k$ z*M&_Hlu7#J16Tj(a>uq%WslI-`tVN{ZSJ4g$D)&!{xTcI`8-Hukk?pjiTwCEeenoE4|p!Up-PRN zRaGDH-f#)qYG`etpk?H$XMO7Or67N?`{LiI`b-w%g|uV4z3_l=TK(^Dm}HZ=Xg%>s zB_AwBr?b-7msXx}j%%vtwZDJ%Y*M2zP{4eZ7oT*p?Y~yEzjXOjDJzYwlc)MnhYolW z-pId|cHnm*UZ_hVeH8c?{BH75YR8>v|82Q`XjZ5BmhRE@|HLA$m0Q4adv`;{j@z&M zlbxOi<%UMCKIR-q`$p_b>-Mz7+G>NHrotFM`&{hj#!)cKTh{KuSN`V4i*N3EA*wP1>4f127L& z?nI$ljqFjg1zA?;_lh23ZKcvJA}ea^?Cwk^0&4?^r6zK>rN)RDxB2VlL?FxH852`BUfY~MJpHP z-dWRH9CYZF!>9jDsna&rn5j&{9jio9z>ZlNl#y7&j-H)7EkX4B;y3Hz#vqP#!UYNi zt{{$OOUq@l7}aMqqghY^q%VZN>Ya?hh408@00szRh$<7IE(}r2!e7Y*gOwHYMvRpX zcPM_w^&#w`qdkJ$BW(9Qh<8HTFMp9t{mYD^-)Ij8jHcd7_!h^^PEf+{Yus<@<)&CU zD(uzEGkY^T#Z-xJ{tTndHPzJj<9$z_GIHuOv1<2hANcq?VS`_I(+UClb*Gh^{s-xR zRrNXZJobr2Qvk?VS#I@2WO8n!8ePx;tHl&#tg6kfP*6XmS65I|ZpWCm&h{?1fG8NE z@4c--_`X62F_-q?`@SYc+kQ^I05JrJ^+KkG)b1p>k#}UM;rcP)0jIlR{gAB3GWS*O z)KqfS@>}AOR25ML>x*b5;_rheblu{9wb--YYX`t_Xx6B>QpFXZk{CSxD+5&O*eYn7 zDSJVF8M`A!0GY|i>Y7Wp?ZhMNjkjQYw@orv(S8q4bJ@Bp00(s&ZE|p-0#JK}+n7V!ZzSE7jvH{}(RKyr>Ii??(K7$u^xj{<=E0Fh3JtPu`|_M$$1%FYib8221VY_n%2kJ zvFttfCEkDn=NG?q8Z{_9JLk+M6D_Vk>!wWV0VF6R2GAdjIfYGs086X|33C-rbsKKG z-xH9>0F&e%Rl?yAZX>d>yNAm5z6fpaax?NrUHj#vnkU0zg18ru|RgvNK$_ z{m5}NNkK!J>z?69I~|u@G-K~ z3_rSUk-Y~W-1~EJS15QP$NbTM^NgpYh)N;~hl}6!?%!G)D%>hcXLfrZV#E;PjtFpk zO!9kX{0zXJs0!W+gk=FLLs2fnF8!s|vFCu`@A6t^-8RWwd5@U3gLxg}Hujn^$(n>m6w z)op*tYbwX}oH9v%T`VLfLGJ3drs95w@RSFxm}prk6^&K71w>B~C9zXBMfY&CBoBVL z73>nDfCzL%PSJ-5WAcfSph}7=J82k>1l0wo>AQg^RsG}0|AL5F1zXyh+s^FfB@cwp zNUr;fJlIqlUp+Dcj(7nwwviF|q*19#>b5xL5p0H0u?xR|w-UMGB%?rpx&-Qnw}mNO zEJK_{h9-1{xQ^Lgs78j{7UR8zzR^LKMpba#8?#7tH{30jRRxM(%(KZ!m>q@D7ckhz zFKWJIjJ_SQl?^*JsuJtAWf{Mpp=I#F_0S`dZZnmcw*cgI17vR^Yapt@7i#DJIcM8o z>ch%TxK;OP@VjWSpggoZY;sC%d%x$_rlmD-I2?gCrJLn}%F`r?spRUm+~mgqJPv2l zJk83F;Wz|6GkcJ$W)~5z+dzw}Yofaihu(?(4<38@(C8x9Ta-1ppXBLET>2H2$tx%X zo){G10V=#u(57g-O9Omh0;24gC%PKM?J+koXIMFvF%ZTl#NQ=)Kkc@f7plS+lQ|LM z7e$Xh0SbUv{0GOv+FB}}yJO)hRV4gcoC3l~5Wkz|PqrJ_a;vHA0##6URA}P@D)WgM zn#kqWAoJ&A2UKrX>wvl{0RwNiP}D)e`LQ91$??mXMz(Gfl(;UIOCsD3G`hb5BBu(7 zIU@)Vz?M|`cm;=4(5!m!wWH?FQ((=&t@@!3TZ{oJS$O|}re?a+^5gWP+R18{$&m#U zPKV{{i#|)6W%?+uAh7#mxeVcO4nXWbVw6l^x=rxQ>j-o2%;^|602;5{%4XeZm0Xhk zKqMw27utX-x~z|5FPR{f@Yy-&&Cj6YuyR;@4@#B-9h#}BzzSQLmvsV~_yp;A_Elqk zIEIg8mHvRLG>VxLD03|{Ob}7SEHITKj%G$>>l#CcW5=Hr%-nzH#{eoOOLnEGc0z7V zTy*bxJq;z_s@~Z;?4-BJum0}w=U=>@UScNmiT@Ip>axKUkYTedrVC=iYfLtcRg~E< z0VGoU8r*OzGp=64bLXmlppoQI{!&m`fs@@f)>4yE`2P%V+n(c3^yjpTbU_`)Yt9J^(yX#+t-{D?t{_Hc1puc|)!hwxcQxTK3P7JJFa7D+O4K*r012l^wknW^ zQ@4NyQ#2juy6vJ?hypgJO20JNUDa3OTTRGw1c)9*i~G=-0wlVvn7M8R3Liwgx7pRe zuS*ojhTFiF2>31>%Z_Z}JN1(8A+*(PKF#sVMea_oL=dan0-E7A&dEgCats^F*T*Pu z8f$t?ulZA#@oi8Gg>u<-l2vw*FqxvnIG|}-yhyak>cTY4@GCq%y5Vxk#Iu+mxX-dL zg%#r}P_aSPvf1^!!Q}J6u7T-?A9vrg4qkDr59MA+$HX7R{=Ya01iv7{9}$`rLIGNJ zV`;_|4mlW@VqmNxg-qFW*>Fc}vCD*HFdyH#Yu%%zsq1_eo)6n2s=QRubqRvY6o3k8 zQ2A?InRqs_mnhOePi8nw6%)&reBQ1%mHQ_)3+caX;_I<{OMLYn3RtRAs^vmdZ zF=8lSe*pyC0!Y%tKsDPKadlgMt!xio(Vc#t;v$RzI()|Sgg?(Ad=daXZPdlp@YVj1 zI~kF32@s+#)fm-n;l!>{GQg_0qL(vz4L8)vxJ^`U8=y0XkvF$Mb`E70dcK3iEC7&L z|KG!zBK~|U0i-PA0!S=FPTx;$u>_}eW6@b3;g3fkwj_6p)_?b&VT28!)(hWWbu^z( zA_0B=w`^GNa_ie$e%2dv)KBC8?>~wWC?FF4NFJqaE9_nLv0rk(b47*rEH#k6Km=+e z;%#x#HjmbIAu^sA0;*f6&FvUb^JB@+%})Tz7TSPc9hO9aCZ2#wb5wx&2Sp>5AI6c@RZeKqTunnSCHAhg+E`ht<7>|D(lQ>uXJ-A;tiS>rxQ*wR60Fuy_W_ zbCq!oz%s%J5sVn7C>Q0ztTL;dbNaYOJGAS#{(Jrp1Uezla}w|Q%IX?yrwnr7PAOEN zImsLKOLc7C$Pa;mUp0@8@|=$I2tRJCY^jP5JKRlb(3FWDHD-vp06-Z^Se1kVA!rL| zQ;Eg|ju7Y}wDB$JD+@}DUwJwqyd`a_$+|^8+&~#Ok@=hN=k`iwDzDuZYI!t&{LN#e z|2=8TYI)?@Bt{|updkwluk##x(rvQzfT+Kx)#}#57SMzO#X5>Q(JlhmKBh*knFtcs zV1lloGQ#TVg)w%;7QY~(5fOkY8LF+v3sDip>p5r&e@(g)@5eF~$x?s{A6;RjWc;e{ zw2@d-0GL=4SwS*`NyC}4DHmy)1e0(hX4h{8{J(^|Vos=W(MPo$W~jY>eboIGJh!DU zs``{eDeGurm`Y^=SB5MgjbTRbJaEKgLoj*2N`WD!@3@wYP22p!(Bc# zo{~iSySzu+X6^_bHc)Nrky(l%^%j^~*W7`=m6SJ(74n8ZEXOv~3Rte`LN*g}PMq3g zrCAXE2nTCad{ev0?x`&9fJ7ZF?A?IIQa)T~s-WvO;?mA%hgeP6l~I{BOFPmgSc6T$ z0z#`IIsui79%own=%;aLS-Npc#LvvPutaU7!_`)m$>CP)o6Mt^$?Ml1xkjl0RG3!pgKbrGY zTciNtbsH~!3t;eY7P>&V;U?j^1_(FY|33K8>R4F!!lB z=70S=!v^;y=FN?&t$%%T%X5;NmU3jV*EP%Uns!zEj6 zdt2DDjyKs@u%xX99wdKktZfw*+19tb_yD5uUhK&nVNc@IHYf%3|sXM=4Ztjg*c z8>EmTQ(=w=9ITQGwZs6B8UUFgu&S^EtzW&jw&nBo@|I-TII?!+WIOATwRv`}BR8cU zwXImFv;Yz_h6Mm)16~>dFtZ2&3qWYh;2Q`KuwS@e<6hNXQYDl^J?WKuD9EDnYN6Se za1K6#9|6%0rPZxbRVS@hU~7&dWvQ+mYVFzQi1qtR=ffw2RRFwIThGgWoYh?TTi0_= z@Bfj6DHV4>rx%hWLdw?SE{$n$3LiTTq)#aMH6@FBPz8^IBSfEBf~7u_>F$tyJ}azR zaEHQOD(|!ZSb093L#L|%#`fbP#mbg^TZhnDWTZl}oi%9}dEDpi$~A?;u`4=sE7|*C z*Jo8Nm2lKui04yz()34@&;fV<;pXKcYXrSKetxpeWu#N{e6%&~#V2*4MMIcDoubpt z&`;%3PP4SLQxs(6Za_CpvTu-3!UCT)UT&lV(Yo}7kW*$;YXodFjnh#Jo!he+0`25f zvvZ=k-zarP_E;k2MsPQ?vo!!uePCsn$X1^b^19pl5j|x+HC1vqnUadu<*DUc>Xl_3 zk4n6qd#Q7+QXM&!eVj3O05tK>+wDwZOXgI_3dmo&o@+rq$JyA-K~C9cnMv~JLor9?iXyi zUfxvmx_moSB|~Rj_U3z_W8jD;Q2-o9r;1UiUcfss6U6Z{#;7onjKw0qXlA78d8x#< zRd-qP%O*)A<5e?R!vfkZPJQ?PW;F}++bS9_x)I51_&e2%_XLqW_V-oKs+8@^pE;<6 z2+mB_VFA&Wz+LvXt~RRf@V+MWAxmu-W{>2o#C6tH`zUd}h1^Q~u@`QM*Ojp#Cdbjb zMx3@@<*Z5o-pOJbZ-|{c6>i#|eP7B0%*p!m;O(po>3TBlNO`i~F_F?F^epnNMbC+I z@<_a7b$3NYMM0cR&Y<}^Pf-C<$r=`-ZW$+ayl*>!Tj=FIPE>e_KUrrbW!OAbQDG$J zkTkB167jj+?whG&f=;A+pv#ht5-<{?v@k`K7gbUvok0EnQFUM7Q2gGX{|48!8(w|l zeBizvzs7P{;r8vCpf0!ivweD|``w~SghMChWPwN)BJ1A!j1sEU3YhWMmbMb8;k&kf zCJi=cg6fi%;+w}t-b=nz(=!N44cjk%VoUVNXbTVc@731f?a=jp8FBO;zL)sQD#UvZ zawRZUbR!Pkgv7Pblc}eaQ%fdKse%Njn{F$`=hD<9G+7$~ud=a|JRwCb3Zd`RgjOMs zv854<3JEjK8cn#*ok9anp#7~%1mB2MFn-+5dfFI2ng9Qy8HpJFXm{eOajh59&h<~4 zfot|_mRbFVQqCKwtl&zl7*Vkvu+f01x)#@uYn3G~Q$cx{5yMBkr#wwki;-7`g^gsw zL>9BlC0B_H>seZ!yMRQEO-)X8NVKIWeAIiDJMDz-PI#Z#by39X;*R@4OhNQ@D8brbT zv8Bn>6y<$PlTW_M%ldz2%Y*cALRBTxRWo2Mrvpu6bR|!h!v5iwcblp3ijC2CWH^nK zt#LbaITE85IeHd;(#gg<<>@W`Jkckifto8RbHB(&sc~H*fa5JGks=(v37U3G@7+$d z&(Av1qoZ=$v_)IB5wVTeu4G<=b<>$_F$Cz70lhH~h#(8>vW#uKzI=Vd3uHA-RZk}X zXn!yR(Wd&iBh_Tci_EJOtl3*vXoawGqA2 zfL0b9qptwg!vf$w79RQ;(g=q`C@Bh3C|*cWv6$c~#{^a&-~#4itti&;+Vl7Q+CCZq zqRAN+FRSAQMM6iG!9EnvzL8j3eyioWIV#|olw^&XY4 z*6;e#9}ihU8eBj6%Cpu8JY%u2h_MSyS_CwfHY~W?vNW!;{ijBxQszc*p~=?;?8j;z z<1!Jz)Ue^P6k^JENa@u^!E9rY1u8 ztoPb%=Jn-q*GjS|wzO_D$ks0wP!e)6khS_*ceQKu6vr(+6VO?Vjx?(C+HP9gkVp2_ zp#`8_?|74l_~xi=+gNU}vzgIfIGn5VwhHEvT15Uc1$Z;UQJ>W-B^(dvxNq5u3N@@t($j4hy6=bhmEEdTx? zAA5VOcGIDEQdFm>B~1xBvn(T{Y;e663Qjfu>(;iR5<*u0V{Z{SENEg$bQ3%+-i*V* zq&NM7dGgqtuG_!YfB=%Hx)ubANt|7&Yb6Iaq5yK89OxjbsVrlUs4kzDd8 z!9Q+6K8k(~_TB>GK~c;a z5O-^@5M%D%MYLn7CPZpcx#i0Lyr{04AuHlulMM;WtLwRZud>EpgvYB~*4NOZfh+m9 zm+IdM4H@2J4aVTY@PhHKBfl~$*fAi-Z!Fi#9_MX9BlU2q9XR}m|DoGFxF_T3>w0`l z%5eP5$VOG9bjSP}(#*%$b)?Gkimv^uIA*Q}fqRNFlCwq*;KwUTn5O~WZenCLm35ph z55H2^eJ~efCyEhv6{X06lu0}F1`)^f$RDe2q+bnR#lmJN={{sfkEFT*zIlHG-3%xe z)$}+;ufXXE7PRf*R(wv+9WiNP4X#7{)fu3$u%{B-<7Met|qCymzCF0 zn45#!A*iXdBOk?Nh7(QtXO%P=hHYxUnHoW${h16zR<2NQygwIs-y811fTvf4N+R6{ z0EJIk{Zwgd!Y1esb7!{>nBOYqMtF|PaW2}FtY&-S&%iArfaByB6p4D+eRy|CThE{G69 z>DtDTL9V$LOw;Y^gq*jbHpu?t&NSmpH^P=tMUrpshK@tkzP}yI@@*W>5q|26Wsm9;vMu-T4vW*-?Fx?&)dY%?aMWONCWTi=2Gn#Yw{96T~H zdV#PG!u%*i4IK)I5H8S=_D0Efq!N{y{F6HBqb8g zdn+|+{rs~k27A{bz6s?fdpk99oc-q;{ZWRNwetKkgkqcYyj`C86cmB9uMzd^-?=)RbLWk&#Qe_ksXqIVD;Vgi92?)_dYw~jt1Tc zG{VZcH(L2qPZ*SclG!5wen^E!?Wa)AI#Qb>qWxdBj=kJNX#DE5McnP<&+Zov%U3!3 zP@X)cCpI{Il#Q)aerbk>po=9TzJ_&_Zr=B++yl5j-)&|d)4I3#zjaen-(7uA+ASI( z8_P#p03D-jxRVXuV>5(}Hq*GcGffs=iGm>oOdzjpCi9bVX4+e6u4J$<^Vh0M=t(a| zZygBggzx_+@GsI+#xI(`@K-pNBi8j_+qhq2ZrabX7LL_8ZO;F!h2x>|vQo`T;Bo54 z{k4S0D;rAram`wcDQCsHT6=!2BRKqDaZQGL&cE;4+Ov#nHL%A0%D8nS{#qvEm5nRS z#x-dobDmsWnWo8aK)I!tld&ap2F4z0@2pyGn`QWYht@d0VSeIYq?>PpY=-i?H->d* z`&s@id)E3$vj_T@39UEP^Aj3jUx4s&;bRfo*wTzf8*IWjU#)X2Y6GCY#(f(;vn7NMI8u$pb29{sHq)~>N{vFa-r_Sgl_IVAa8%$c z;1gMVZ|9?YB|&a5a+`7AMse@r!GA5TOf&1~#yl5zSS*^#@w%je8irso#}INLmxyc- z3=S|fxb)iozu5j;X(7QLS-#&g`qJdLNp-HVP&QWGxW8l7XK{gj${zA!B$pQ{NMkLv zVInT9g;nZAe|8d)@e98Q+^$7@`N1%**H|^`zs3F<+L_77;jaC6HVf+NmM^{c9Z!yY za4fRjv~!79rn+~$4KX>^U+3`_`KbAzi|9jf)fim#{Bg@+@F=PrZWaclUo6d{HPCo6 z-W~g`6#x;58W;!Tg$?rNAj`aBtdhf>4wha)6gFzEl3en!uUK-dNnFjAEyWV8H2pBS+yYn%H@&@qp(nqjk*ni}uKWV~mF%}!_pXUID%gez`aD@iIH@~L}$z1;FTA_x;YQK{j)8L_? zm!!x=I^mOzSqlikXKEKC#{1irCC+CJ?X6STSDbVO#%x_5Gowd6T8)xu`h(B#)&y#U)gh;&51v zNKm9$MgTU)!h_7j6V2Ss{KPL98dWN5Q)O_R26z3;WNkBdqH-OTj4j&82KTC+Rq0&m z!5bs99BW1zg_(!Jl4(tFXIcXXroF&TX|f!f_6D_?D!`m+x3V1ZF$MRpteuV5M`z_( z;xij(Z{*|_RoC!j;$`3GQL^Jmhz~VEaR2Xm8`nx}IQy}XVULxX3V&N?b9Uf>RX6Uh z@Bm%e4jfAz)?Qz$LZq1uyOkR8Yd$W0-eW6gbCgzqq&Jq645g9hHSVGLv8A|`Dtp<1 z0M6ME@m|Et4t5W4zlP3H2m$%ma1Mq9QNK^zH|Vcbh{nK5a4A4dO4!FD|5U7#HN856 z&N^7rnKSe&e`XfJ>W+R_mx=-?kaNgTN{9pQTNhcbSk|z-N`oitkt+;4h~8L zDOV;(;{K;$?2whHf%ape!5&|_Kgm|deiG5Ix^$EIufRHM9{2-Osia zk$5(acull?IzgA(JvqtFS3KAgevMCDH4tdW$jO{N^WfXMDqUZ#_^v zS$?bSul`BeG+gkw#EnsDdA+Op)Q32Ue5^)*)5(+rm(BeXk_~Qf+b5f8o;aqN;%zp0 zHL-cKPu$Zgoi@zGLoJ=vW9*$+-prj~VBh2xvImHJ9kyrt25M#Eh-bPkat`ZWe~ryH z_d0G2<|e;?SFiuHJMzbgzlO}u(tmj?ME#P2u#g`%-04<|HnG98PTbQ7L^e=s_w5$0 z^$fU+t`aA^x1{P$#Zv(0WRuoC$eBq<7oxn{txY)BOr394j+*_AS>GD9o#kge8tSWu z56MaGxwr4cOKsq;aLf;frDSgEV(b9BQzqq!%SLg@nD}PTUm4r1V*UMW@n$9L3R1B^ zYz#d2c=&sN1Gks7I2!RYM~KVitXL4>gAHhfc_@Vg9lJ|GElB?wRSx*Kjftd~wmL?U{xvxi*oo?IJC*gkT2D=AM-JC0QTTu6ikw70K|hde z)(E_CjLyAJg7#98Dx^dLStB>Y(wPE(eeD0S-&#v+LW+l+_yPQDSviElV4~%>YXp8c z{Oxg3(y*8?;N?a}dWNXjS#p6Ngp!tnCm~yVF9lEhFEww_6+ZiR6-UgVlMueWdg>s0 z+E;`Z-*kYp|141&Uq7n2@3Zz*At8uHQDN%XdwX`o2=mgoWn4~%+R4aAWOjGD??6ii zL_sGU0031waNKcYvEx#jSjm&}2}qHas3^&)xuU8mEMN`PRV_G}^#R_SVQ+&s)~D(c zrUg#GLALF{ePgCY2RLhl0wro8&OAGA1Q+7lncJjn-69DQ{E86IT09VsS3Dpdws;_( zwRj+&wRl<|9X5d3Gc545&aeWs7QvCF6ANZ$!hYsHT08pWs9w%eA%Wc*5QZ!$X-!Fq zUsaksi}9=b3dtx)#3GpswXwiJW{nNx3=4tSVZl(FSOC0c{A_{^JdSZA32P@E`40_^ z74c{ZrL{+8RPPsz^`{C70XaqvrC(6O!Z3`eh@i7ZBytyrB2x@_ZQQ;+Hs`|0hP;1c z9j`)uz(14}WLyYJP1eE^HO4&+km~lzv$0QqtpL}CuDw-7r#$zkD@any{Lvs^>c>Bs z7SfP!6TLP5$4>ZX zH3Eva(nzYs8&Dk0&Mb1NHPlRU<5Wc!(i7DNI9nBkcYM_Qw02=R>+R+ zl^l4wW%Y_Qr|=ApNafV;3>qJizz52cj|kETODz^4)Fa)?w%QvF)NV(+FWFY?L}5un z>L%8z;i_>?TOTn$`m`^r)o}KewI7y0&YjeAbksDo6f~1mk0h)Cjn~kEfPEZewFJ38 zA88opvsc~&7o|^x1n?1*=&%(d&~+sNsD-Us{e+E>1hW+kDmD4`$3AA;v6yarfLqWc zB8{=s9Kt|~k~4a5v2_ocSTWvF-^R^`TxbpHV{1xKcc z0e~B0_aK$-IEX49p3k@uwcq9%N)j6Bh)J>Lc=k`aF}LT023J&4lV30qO;aN~jSbTMU*NbOSH80qw1| z$W3vy4fi>VHU)uLOnT;jXwNVWStF4Bfn^4w-{NpDa2m5l4QSm2^Q>VX{R7~WV8@mj zfW_agyP9!1!2LpaY`=kjcp8`b0d%9aC|OVwCDt2Rm_wb$z}^rwiM1M&A8!3DiSyP7 z;z+}S?k&W)SET@kp8J;&#gT1@AGXarTOQgXp0%tI0h*j)A-uXhB6f%%-jB;5 zA_A8-+a&V*-#s8t`IR7oSZZKq2nk2o0d-+P0Gn7?&}J4G$r;*@{8A+3(IjO9_$Vda+K zH)l_IDLtfF2nieCuYgwXGljppvyTddC=gPMh{cZ=4UHP=f!J?=%Zb5>}NC!n#+U+Fl%t2Vp!r^gcR-HZ-3%S@R|b%H?2?LHu!e+#D?(jV~tH}YKjN~ zU36HrSjQlcMu>#XqET2#kz_0=*)|_~FhWjxZl4NQ{Fu*s*CJlt#J(F*T;LfTUFBPZ zy8B7FL=la!nq^VE&yfE`vo15`g8S9>^ql=4b^pF+z6uCDbHAH9ctPhUaOPu>3xfuunVEYRS>kL3FmA`Mzx)!U32fd#4C;R-9)A6ooUM>q<@K^P-;(y*n z-#oI&)f{=Xjfy>~b>#m>Z?TUV0bucJ?_Q=ih5wLc76fHUQIOd@^JtZ15ae`Jvzg2b zJQIsn-$i@bRCtH>S=F9!04)CdpkR~}hq@`5-)E{m`Q~e`t3y?si{{Bkj03^t+_R9^ zd8Kx8v_sv^dPXx5aKXPdl~_4d66i1Ja+xdf@_54W52pm2UE%jXvkC3K#WrNrE8gm( zYOgx0$s!5*YVX9<)O-&`Pyfsb5zonx!QC>Q%X&#aM?Q1&kGHnwB$rBx#k;#6u<#i- z&a{`aLt))`oe31NT$GE}ajjcl^#9-F-E7UvE1$>Op0>$~@@O%)q$GWHK6osjy^>Hf z3AX4HeDZ2$s*R`KdAD@3SDxRQv~*@R_lfyeGeuSDTD_$P%cRicmWVUvHvg7RCwGHA zupa~>?&(%u)@2`6-mZ0DH_nbejBNIBxMyGX0t%7O@*>1DhY#IB=mq3+ zdy}L%*JFTK_-Ub_wxfJoXIUT6D4gkjQQgYzi`fE>dA5zX>X*O!%pK6X>3t4y*wxBY zhpac@$GB9JJk%}F-TSZweSeYo!@7*^Z;9?%zR&RXqWtvK+WRo&%P=Qm^C1G1wW`=!YTW$PC9;Y@GWOnnm~?}-1(S@PaT zlMve=eN_2p43E@N(T!lG>y1J^(yLQ{i}+}J|LlwKayv+_?+&MUWA_ukaOV@k-LRmw z?croaX(XL@;J(e4Pg&?{b@cB;{-l7F$vF)!x@3VK(f7q$Zy>b{1$wVe`u z3h|%?;5`I}b04)R=B3xwEupZ)KCyONhOJkIw&u=I^<2a|r_vb|osaFICsW&g{m*{o z`D+-ewO#rlwQSWobqs4YqOvrOEWnGE%06guVUj4yemITW@WjR#}O(hdS0aBhvOKD;piCSF#5O-vINwHCu7|3W^vZVW~ zbx;}XS*g(_`zXXt4VVAd4Sv~C2Z80cN}3|-<(iV7lIuxQ1C}jKHAAOs+N`r*&HRu` zqeDBe-unNTa2V?V{Z&iwPFTD90AxU$zuAy|z?DvyBNVZZ5+#M>>s)8wz|6=6-r6D$^G-0kr>fB0o_$1i*728q)SL_C<`-nWlv!FP@4)>nh!SCx-evWTSI?K~ zg|Ex}Y52@S!Vt`%!tTQnSuI^l3+a>wqN$1adanQR%~rOmcAcu5+O)M?i{(0SI5vi3 zU(ONr{qv5cw#t8eGf!{ej)I&3h#PYhcmnQ@%-){bU#oY?D_75zpOx%?4^l2q_g#L_=fa=-h2=DI*4K?q`q04BkPHO; z6r8^}FnpCSlj29AJN*bQF&B)iWN6Bwfij;5z6#~`54QxmFEH4dSGDs6Y#{usFf?d9 zc^u6_DI++)Z!$L)fZ8UB8t^DZuw<#m0^&S*&YS$gfd8uZ<=ia&3%%>SZMP`LIuyPq zhvm|_gb>kGKd?kiTXPM$ou!izl54Y2_WxT8(6HG8q1%K3lm%kM#d2esUP_tJ zt(gBwxgZ!SWW>;*Kt)?^?ul6%B!O{Fncn~UutXT5vCRfr$)n)} zM_p_HnlTnh=p{y0rM$)02m{r4ma|4?PaSc|%^+~`s@KMx`$7~K0`19a6%dgZM=dxY zW^=pD7b7Hfama!SlMD+<+J%L-h%gkfz+j8+aRyQwh-eprQ=K&nU|Iw`mR~GIObF|o zKQHbIyE!3tJ3tN$LDXHO+H>6e^K&p#5Qs?LA_m40lH9C8X+2_QmKK(q8JuQ@V39t# zAth_{y~i5v=;kgKFwiuMjmfO!!Q57py`4FHxtoXJo^c%~@xFO=|G!lq8n?8?B z065C0VfMq!19Bvwq~&QmZ2*v|Vg;ToOW@)XWLP~<5gEA_{rRsnK3%t_O#2ky6KHyy z3kUjC9FG5uDu$e(n1�F8@3WD)VDhOJcvgi}qhTwJ*7m+MC?Mj$$N@;gJ(mB`nd? zrBgww0GLa}f_kDs;0kqcH6x-d{_a_jZyo=aA977%?ectYD@dHPMp4}mSy?1@u)@NM zLMRZuTjfHI;+9>Lf^nTw@FD)IUo4KO{Ns*E{^hl?IB{Sg=7g%TqUnfS5cSm{vC>#B z&VdFxc-bbNEl6L+VE=&DHsa3xWgYP-{Px{g&R2?O!B&U4e^5*l(>4O{F6q&+2BCd! zTRfq#qRMy3{pk#uvoc~7WWwAQjg$&%f|;5mii(m-Dio)yk-Ve`1Tz_5k2Iw2N9Vj| zl;^xA@g2`5`2SN%FG}BV>cvKJ_);hdUw5aQsIrc%O#&c~G((a@eFibg_|nC6b5t&m zo(L&CpJgLq*npg7Sdr5V3&!R=Qn%cC86XW265OnX0)wLVEtj3FA%y|~@ET!&$$iN4 zq8bU;1VUY|(jr+{OOvCdL_iN5;L2f%pmIMXb32&#cG+n2InS7{jLQ9~)QgQ-JuAmh zrUTLLWJ?O_q#4@8JAyFxD_@T&dl9sG9}Ea3cHf){5osuJh%`J0j@p2t?wr-MuRR9ol zy%HP;KlWPotny8N%TI*tCHGecZt|<8knmJzjUCti4^;USby4nj(_>_{uy6rXJ+OdW z47&w1JC&OEjaP$%}fTq994CYN-^Ms35W>Rm-c<5ztST<{87oOBXTd)QnpBTh;6NoXqgaS(6CEvtZtN-8Ad?` zcx}O|S>*sRPKy+|I@C3EJ+cg;s*-4IQ3f7G*UTgfvo@wsEMX-hWP+wp9E2_f)= zlOTdOA=IJVu(Ev=)UaRwIv#MCdGskIM0j6YX8f&LM=YoW^2CYsCRQ{=S&!@UWEs@H z%rR$R3J^+rm6&m8s_v-Pz$j?TV8pT)3!U#z&Y%Ao%wT-0giOT(uB4@)pXbiaBGKHJ z35>Rx#m~+(=Gd9!G6~_}HTAa#}h><3?*a@|*Wk+ccwz68Q2) zQjr*d$qK|&HM0~bRuAL~JfadrHuO^Vjl0?MRq`^iRCZc^!qrMy{xI*FI!yG@>nkmz zA1!7@>o@_Mj1%mV6HuAEnf!fp_k_A4k0v1x{P+(hgLt^-1P>*>ugZYNUACt#0wiWC z)$RRzPwo48g*lq5T=5p;;!p}vM!Gdk=6w4nj3Xnzk61pv1IA^Y0Wu>P`(%QTo>d5o zIm%`WCqlR=*Yr-}CSE3GIXjh^=TR%GEdTRY`u@8T_*|0gH`?iJM*5P#V7D(Cxwo}7Rd!-GB_+48@ORTcG< zm#Vu!_3qc(+o|!=fdJ)=&jk?r7fcmvdr?!H- zhSqFe()(I4=LrFxm->w2OC~p|f@+d`%ac&^NIen2M8|o!DoP1M0-n94c=^5{OfDg@ z@kE~tVZCv(=Bz06E(8Qf5F!dBs#T(bnr$hGHY#eEl}mCzdTg_O*{L+Xa_xF9TQU`q z`oNzqtT8EoRRn?oqjD^s$tP-kq)UpKk`$*+1&ZiWEH4&Dk-`aIrZ>MY>52P(#4mITJ0k9`zIVbnm2gaQWq4O}-SOjdO7dvy7DZrNSArd!`tE!82D_tb;iZnh zHuw^$iJC5erkn;z1j9sJ3DNV_L@`s5a+OHv7ZQussN7RG2SgK105vEPdp!c<;}@U( z!dL4zJzGAz9q}#`cQ!g={QP;5NS}*g z=B6V}h*G?5ZT4-s{Zc!*^S7`%bC*YKGYG}Nc;b$#w>~j_9socP5CZ@N0764VHvj-{ zb*t)Mz#6NwR&5&lz1`j0)}U&JNtg*pL0Al}?z=_0-JB9s2*Hr?j{f_O{{W205Y@~8 zoWKFQAfNVrsr`iYW7XrkBz>k9{E}}!OSIw%zYj02xkSJqrJDF~2cY%I!Zw?^0}JiF zVbW!({W2s6(B_qvNe_V>mM>2;NWsclhIY0wT3Yrpz#Y_U%kswNlvJw1eY;#>kN^N^ z28>1s0Dj9`plRT_e#32K3O4X=p1a#TOE3$`%u#?j2BeXqHZ+OhlO|FMpGur3b)Uq2 zQvXTy{`z1vz3ivz6B#>~Ui#EizqVg%cYo{Z#g*N6wf|`9tQ;!=a8W01>%N;NwyRf? z?rT!79pJCp4*R)kEwx{3s}Hy;>6GB$r`oGq-0G>6^*xnUWuh)yld9`>s_hy*b-zZs zstO>#xn1M8HR=a!C9dmh8Q52CS7Fm%@lRFPsNZm|vfa1VUc;`rUq9QrOB?kKJ7=YJ zqy*2eE*dUar%$CDwO+;CR1wD7UpA_tN7?{!JfXz$P&3+W5bx_S#}j*2(!{=h$w4c(@S5 zmg;xEuz>$>_(~B?zfDuvsZvxmYL%0;^=;ipJ>*?p5kNd#oPA4{KkIg&yG&eZuM;ah zO<1^fO&y&3`%jgcwr*?G;%sibFy=qLvNsV3op|V)p5(x+B~> z-ut*}8o2hE-|NP{G1XOReqnVgTNtmG#-43w^KNP1w$d7fr@PhPsw<(5UEP>eX#AilF+fdjz_hd3=14EL6xWI%6Qf~6z;H_kv!4@-S z3w_Q$$-i>%p6I1+Bl_eI*Jdre>+u0y=6zGQa_>|CFE z8UvV$6r(*TybPZe7v4C}xC1GF;`=J}%vqk0vzxvIuG+4i>vPDPj`1X63y1DzfKODb zk8AfUXKI)Df269j?8K8vMf&0co#|n^06OCkFpRG;x)K1msHn#fD z8a($=Oep?fKMw!5vegb`*e?I5{E)<;SxhHW;N^iqz$3aXT&>sS1kss0PKg2)2FU$c zqcI@(-zJr!rfo2^Ff#mv$C-$zpj=Q0M7Q%+!e{8$4hP2(#xR*@}+|7NNOKB1=GID_qDjj>&`k5V# zcmU**b>35IbO$_y5gtb-fxN(#Jd1rL3e=;td^Du?7gfzQRk}WGQ$6)|PgL4f)ahz? zWxv?{wB7nmQP;ZEQ&RN~yL;f_?QTl1tz_)>RBD@Ou6+}FkYL;f<7bSF1sztKT$(8#b->88Ms<9%kzWF z<}caejwBCVb2_iQ>g)UnayQjcU8+z2@278E3iFBo4TX=%w6Tny;V?G6t}O>dUwQT+ z0f_93<>>xX6~MAGAGwxl1hJp-sPK}__hoRM$Qv>08V9=p|KU@i;}|2(6ghSu(86^C zk|Em7K`UsL7BxNPanxTGBh{`lQVg!6o3#$L3wxEXE%9`+;W1X%Ga(x{N?^oxDsgw^ zljgHpv^@poiCh6Sf~i^i)l~+Q!Env4+tLP@J!(Ku8|MT|8`|$9c&ohi1g)i$zPsv}&;n;C#IbN_Lcx&<| z55fMf*jBe!&TSG~9oM{#_Nu$WcFS_zQo~~mdHQ5V1fnBLo$8gGQbDF`dGq5wtv>MC z(g<>U)wQemHGcdlJbO0S`+f4_kaObVv%5Y~Q?5@)WSq!xIKo_!QqQC=C2Ek0vIq>z zsd*1HK3q@aX4o0)ussKgN*r42ur`T4j#X*j*c{w~Gn}|e@A;FqVkr8>Pv9kV@&Y4E zZgL#%c{u>j$>f0>I0@W8%3Tw937o9!cgNc%h4{~3EuOE=b7A+vxjMuAgr0M-ht`+~ zVk2W(lbRC`qU))iKd5i9F)WG%Q$Z)yGr7@uaS!xsYHlF*=Ji%)JeFTqOW8aG& zx@e*kiUrdFf}prJj7SE?o}v2z(cH(-6#p5N&nxe_J;NbUmElN6PVhUfVF?x!m!l`c zbSj3%*6``JYmUwd1Gjdw`I5Af#`JKV8k0j>9e4? zM~BYu%~RLXRL04|13Z>|?dOJ5KS1bHR!VtqzdLZnb>I}>jVQ2xZ;Isd6EZvTcX^+I zbhqq1>v!g1Jj-2WVkfh;Jg9utOjkmi{=QQS27cC50tW-n9Up}L66_uJ9Lakn;8opr z-&q{1ei6_bjlUC7ppuat5|ue5!&d8Zij86En2Hi+clygEG<|<7wNyT3td`v55k;Wd z?;joHZ5hpI=H?*bq))P2p1_iYai0Czk>EFc2JvE07ryy6-f&Q;dxZrf4j5#Io58}K z$~#*^o^(Z?VDYz+w3;eJNJl)R!gD}I`Kj!;WtEM!A66QaFCIS!N={tdKSFPCcMuq1 zZvumBF1}@QXKQIFnNEcA=hED5@x=c^mvdLd#{QuEeSGCSJtZ`P!59bd!RrvaI=kBFbT@EzUCV&ZiFYv;d}lueFQf#W z%DIiVv4c7jS8TcVh_PGRXFKHQro>NS6I^n#k#A>%)5?%u-SEHWmnS?~eS?J}tyfD&0s~b@XvV zqdUeSntzK&mNPyFx`@8aYzlF6&aa?(iNe^t01dam^0kbtWP0Bxw_bDi!eGnjGz+PDi`Ut~o40K{ z+{NK$3}*yj&XQ*CMF2vKCaRW9du5NDx&Kq@I6>~$ecc?vt$Vq<-mvG48%|~@1}9O;21jG2TjbUR=ccf*G!ox}Mv#^~yjO9LSjSjjU!B8M=i|eqiTkn+WjX z;=-A>xuM4mobS0rTVX6H(|~Jf@t!}D+STC%1Kni#e^e+&-H2^OJJ#t ziS0$r1OBdsT7#lA$m~@(6%~Sc>-bK+ZotLsOzPHm**4xbzBex_fypHd#-p1i5J2y@a3Ge3nOo7mHAx>b2Yao#cniB@#Fc0wiq1g>Bj^`|* zLegc#SVrDP&bN0*O*0Xu6BwO`nM~76wCTb^re-E4ZB-^3boQw)-+Oa(!x2R}aeWEX z^ezJ*G|V(soUORE;hx*`&#dL!3h=B#;W-?cgwCQGWwzBvony(ta1)idG1q4H={@wz=kgDBUYFD@}0 zO?u-z+mqpSE{MJ7C`L7T(6WW(4X?p!F3S$jwyJHQm49w*QHimR-z;qdC4h??J&bzT6lr%MY z%`p>ZI*GmyjnDD<$@#DE5}GSdE?o`t6649-og=D>bnW!Bc>B(Uxw<|jBNGR8aj#in^1Z-)9ZSm%s`|)#-KP>0k z`-s~>_e9hER_2h{bK36MquTD+gCWCuNm^yxmipA7k1K&_rE{~>AEqP7{W?+@dqQKG zIb(iD+=2Y%LGXs6yH{iA?34;*m6^S$?f$bRv*_^tgKgxJ$8{?DbVuEwjxTTzO+=ZnkJxTLZg2`T z)Wk*8wdUbf@lP`NSb6E&%#=rKH$GwK42F9JA_g zr%Kw)${0k;3dGqew)e_8{sjub%X9xxb@Kkk0ywnhZhj?3{G|I-T259c&O0M6u6cfH z%g+T#zA$a~xh;oZ<9 z_8+`P(f}ft%{jHT%TflPZ@We4K_{S-(Guxel+HK^4;etCK9?e`Eg0%tA!kk{Fi~-{ zN0KmxQ|El>pRRL5TrMs_J~TRr<{NLaea*kYoiIKST(lcDGV;f?|KSdm-!>btWJV8! zBa}tAF2sV)%zZAz zaX`#YyJFVa1;k3oQk+42hEA>9)sEnwN!5Ma3a8(6Q;V1#_^q3`v3r5@4nnEWvo^8rrPxV&t4EIVKynm z7i?rP@)wTK4a)Rqj)I;m1ikA=PIO);kCl51#8zJn>`{MZs59ar$XzJUg9JKI7{Zqh zcZj1Ji6bAE?<2ENKmD<%P9`gM;G?^*D74dd_EpN)l|8HI(e6=hjaGWsKUu#qD1nj_ zSLo9Em}qEnA%Yw1~90|Gv6=zfwh3ROqg z?^1pEOQ0g{u|%AnIuSHCzH|r(jGh`^K_YZNe4*8q<>zsWS#4dWo(ns_di{QGg!n_% zTXjayn!Bjwjb3KZ{e#_Z7+rQx4z+_F60b8>6cgeu6bU3BwbTd*s1EWgly-V+A5&4P zug76+%*i?0AcvH5Kc6v6LFyrzQ*0xWw{IA!ouw&a5CI5yQIwG_JaxMjRbO$>4 zj8z0@AkqOQQHgv+y^n0DOPTB6e|{?gx7$WhkYf0j;De``O;x6A!Vg5z^SZ>Wm$PxeNHSkE<_9orV6UkO%zO z?q(<5s`!_q0sxs9eA?p}=vTm1(4Yt}d9D!K5S-%~3A}^rfEOEJ3&C$wx7U07jSDKD zxqJ4utMKuM0+>SQ?GYaAil7cNLFmb_)g-EO7Gu5zg))}OM*Wzmfbd&PZozmd^aPKT zK!fOtl?nL>0-;djQ%$9|U?-+Lg+8nk$BqV`#U48`9{6p{h4(Ud?$J-^5EfHzy>TMD zFSh`3LjpsCX2%(KLIbTbpqa<@$F2B}c&Y9|DEBAtLuT%rn)?NTZvTdp_Tg8HvIs7r zwtP&4G@b8sNbyf$sm*f)MU~iTL9VD)_#!B!K2q2@YnlY?P7fDNSI|$>*~U89N!?b< z+Wq*|Pkt!2Vr%@qPA{!4@|RnGvyG|*>w9tY_mTY(xKk)PHh>~@K?(yih}R)Y5DzTp z4Rm|=4!NQUPV?#0c;GDc>UI66R;H}_)RyVD`>a*+<^XrP>jo#yPW$xCA2m01+l!I2 zP)un6%2t_qP>ANXGM%S_uNkc4-X&CR3I(K`!gJnn z!tNXeiJ(OXWe|b>=^UP4t2At{sy zb-W}RVZH(+LvTU74hS{KoTDV$o+V2H9{HSj?RAs%w9T~a9=a8$zuSiWaEXJM!CM)| zq0|cm@2(?(CQoNPxOG(8lsnuM#zrY5-vR=lh6I&75isBqBkW*kO*2i=f1@x?z@~j$ zuh_2HXqx`C*2+3%eLOF39`2nmjsLCB;dg)RF>C8J6?SDp`MtP9`#X9Id=A~XfL)oG z%M2`3?=5<~jGG+@GqaPaiB7rxN!RU^k>i3k_!mUUr?H>b8z!h2vwfjC!Grl1sEzV7 z7sZ$Ghg{rx$HAOESY?J~!{#>xSJ}~z z{=#*^-?-3zXjBilIR9GwfQ&?`a#Oc;Infa4=o97!?G%F>1 zgF1Z#_Y4%A?>f#yCk-`_PyUbGxG&7_noEzVtK8%8{M9p$oT!~g|3B@2!giO^_C+x_ znQee_zPgXSl5P2v2#NqkDS+@Lft11C#)gGY`Vo4xhFHv0R)%Zyha-gxeh$l;|2+TK zr7Xs{gd~}FQ0<3W`v@x7IAR091|%D0AA$~hk+SXD^dQN8ARsXyykkdHQ~?qOun)w< zu|Lq)#HlfZ9Mhc#K$B8pJ{Fq;69tHuq`&5^%aTnLH`MRWrb37YDc3eE{fJ?gKT1;~P_vo=B# z+KdD`e`{r@ZR=8?j~b%|9R{gD>EuI#Q^S4N5m=n4nGQ@0r~Q;wrPoymxBeKwgxlO3L>a*C zKWE}mAT>b}z|dJK3y8qK9Y&@FX>9={>Pg=wmp}^sn9X$CKygN1$BF~s1DL|EbOXT3 z4gsNq=VgCMlo*Rl*%WN^F(6IY7HHP6o@d>O#20O!5 z;Hr1)@q}_`ncglmG%)Za!wAne?Z!yX<2tGPR6)<1*O$O=^ao*#HnbX!s#soSU z_4=LJ+R;@y_~JS}o_pJCs=D(nf@8FMZQP1~2Q4)8r^+LSHlLe_m zkO?|vELVvZS^1{?`60?7yp ze@FwX^D4UcB9b9-K!tvk0>U*QMw^V6iJX5ojY}Xp(20UVMkGX&J{i8z;|;nqA zM15Mt1f5|e}83Za|(j_i1sS8(ZPQJ;^UuAam zkOW!@gg_u6U1SX+fxYQ;Nc+I#$+@l~mb*`R)5%A(KUUsm0ySylZWXT(^^{K@q6{xE z=Ar^4jKT8&NF`J3?ca)TdxEGNqb9g{c^F7W^5P;gWW^9IT#QLtxE*u0a4tlv7Lj9= z+F9(}3AtQ2i7pqm8JVYtYXT5y%;wBa(` zm5#Y+xG(e02*ZW#m3gVJ{49|F7rWSx(t`X$mka?IQep_n5S+L=@uZQ5%X^-5S+b<* zgb8fB!A$|CY(x7Dr^_A7=-4LB+JE>*&OcM^oPOkwA_KvRaVFU|Nnp{u=t&{3Bj`L; zpURZsGlC$%Q^n~Mz4JA?$kK>s@-2OQU5|Ki4H+_q92f#Hq{I-$A_W>yF2Z$D)iMF_ z$cV0cQ>pQtgd~HlF)0NYsbU1h2*B~capL&W{71<+IEu+6E6D$~i1P|#wo7xFgD$j* zUtgdS$Kav(WZ2?~Ac?oNppG!p+0zxmp>)p!pb&?bRLM9H&Vm$PBFWx2MN;d*D2aPa z3p0-1o=GMh29Mz;w3LF3XfXop1aqPkJPS45W%SSq%&Q6rx8;A9Z9u2OHdaAR_b>T) zlaN7?z%WVxFlfXPEu8oqcs1fT6qm#zz-Bv?cLMbT2YG=y58871W%o0X(O9az+r;Bz zF3h>=+2t*ag6vU(CTh@$J95NH5D$Uxl<*ba4da`6#2)8XfJtWyy&xGVa@63(q^>GB zz6n$^adH^|2A~)KFapFG#y$#{0nod2mLPu{be0Ba9<+uCZ`VO069|YcTy!{{CNF-y zR|3rGB<^_SnN&dbn{#g01S}{sD1YjV=|G3CvlZW*%ugZlh1RQf<&7E+1qZLUk}X>p zE7#S{{Z^*DOj6f=0QaYDi+?vJ`^8w3?AuQWmZ> zoYiI*-ykpJg$Fv}43r2VoQg}V>2$UZCXm~saS$agBcB$zq{8iF=Q(od1BfZU^^$S{pP7#Cy|A2A_V0y!re$^^{vC9k zy+l@|_+-5!rJO2>fW zhGgPUFkE0rEx5vQT5yT(%EMeeTw*T}V_amLIeb$901yxZ00jUuLsTFD0B>b;m0iGz z$80t1$o=o#-Nuoi@B~|->@2`EY8TS>{xZ?v(y|1`@&EnCe*i{i28u=i&foy21wZb+ zYx|4CGiHBqljQGTy1d{LIeT5&0Fj}9qB8=i z@6vAV0Z`upq-4UOknMH|-IxTx1@yC@gxtU~Z}UWH60tPaI67yO#0h=)yrk*oll)El zg#A;r)YkSow=}j&S`LfKl0&zqWvj5VudAU*qnz7ESTeG;;wV^TG)^0tT z#_QcJX4jrDT)yO<{f3?H?7uy4L2Ik-RlPsj?Nno>){pL5+Q~9s2JUIwFXCR074mOt zla039TMpng*AY0lswTka82y-ke-O7YnS-nDpw0(>nFhG;b;f9Oqxa*3x0Tg}m(t(D z^TYSU`$7M>sM^%7exjZ70njozTee6nao7o3M1|`K@tw(CEy|Ug(tug3SG+LyTCo; z9V#%YN(jrPh0_O}pgY^bb;1-S$D$yGOrxxdOpX#Vk@g_}M1{GgqKy^tp(2wMJn9Pk znt310yTSa^;T{Vg>V@zt@3nN*aeSL&u+8BR7g(4j*C{i#kcJvh55Er22FkTs7w>9V zi3uP{xVhu}ij-|28?xT_@%PoC3d_&56RIqNBMmGIHGjJWTyw98>PU#7RiMpqFT&$; zw%|Ht9D*3c-^(uIkK35;HF)fcN}ULx3YQ8|p)d(Bv{gcCXudR7={QVhw22tK!h*hQ zVjO6pB0&b|I4=R*6@*ad-mMx4eJE#aNEE77Lk|6W0t4pMJ{7qUquMx@;TT~#9%VR~ zL-CL|87{-(f(twjM3cZT+e3(=La{o6FEg<9=)PhsZCbjF3wlcr-#G+j0t2uV4we(+|5MGBhSd&?GEOJ!qUSNelhy1&Aq*-IQfSd4466t`AA z41sMrkF&=1P%hR!FFP}bPqGkUB2Hq){?v_ySlpc7+5JKYwv;?>ptWg2|KiM5vf*dl zb`TInPb=pf?hz=+j0;*mZSMw;@2X^tZ`S8CtrRz7KLn zPqfV@f|eF@>1}j|mV>v_^wd_Y`?YEZYq^|5!P*UX@R%0&Ek@I*QsyyeL4~?0pBM}s zJS{vOeA~Qs>5Wd#rt#5nX!Bc}Pf~>(KVEVpqIDYHzwCcC&YE`%` z%{N|GW#U8mlG_s3Te-jJ84`)96&>gDeg$L4o3Is#Gwyq_Dx6qovS zbypS&&oU_YU>kC0zD3Ix+lirzWo-?^y`9>LnoAGZcgI3B&G_w-2|l?8V(0wDm`{% zw`r1!r@;3**`EaVZdpHDSTbG8fR^NgRki`FK+DSHNylR)R#viV4QS@<{Z9!T# z;K4!{h`v=52FESafCdZQAnRD^FmFL+Fm%9Ng@hY#+%b*crQ0<4im(q*tMqB87K_2y z_IcjL^{DM+d}c%3K}K+8+cLCs*E-TT`S32`CS zXcN#xrjYx@u?n6h6RQZ}-hCzG2M_t=kqJ-Vl=Ly6i;a)I?xTDc>3PQ>JQb#uc!U^y zot1L0L_}kr5#1R0Fq`C?j@Eed)q%6JZ&xY!qZjT<8#TJ0Ik98DdZMn&s#!xFW1g}M zeU_A;`yY zXMe{4gZ!7`hfb^FN|*ha`bAazd9Om23Wu*g^^4I00Gj8*5i^SP-%!6{$8#Vz?b#=3E@$;XA66ckw0>?9n~!U5{9a!OvY z)pCO0q4Pk@5oBVxMS6`vI&bwdRHbc?o3pml{d_A0dnz;G*NvA!`~LfTX&jlb|oQ zZ@Y^uCN8i+H73GvZ&Bfbav%KtragnX8(qwOzK8`qN7|mfKY_2W-eaPNdNi_JcBV&+ zsmGMY_>MOEN_M@wBmN9O)}vE~V^PIwtt0X9JajH_o5UoZSsJ9AE6e`jqRYDyHFCcm zrVSQby_VKR?}y5~%LK1!UBosLi;!qZa9@QL>I`Q(O%1eQGWgpn2}nd)m*(Iq} zc-fR&S$HL^Rax03mD7G^WtChueOpso+^M^YgWa1qK%QeU+whIz{i9 z#Q{9Y=&I-X*n5DB*tSy@Q zts&Uqnzb&2anlPKZOXP`GR;=$6*gn$0tDNI={;LnBY(5mh!t($`3~jGpV_FzyO;>Ob|cK@+qpJ2^f(=BHX-pfc3+-B=gj$Q>%QiFefSvo|#F0qZ$jWe5=Hz~%N%n5V(*0hbC3XT@5X&?Q$;Z^>wpUZ}Q zoBhe!58_k45*HDRd*hGWvNeBbYKtaNbMI$KRZB^p8b;}wBRq4K=F0biNCzy^JX7dej8rcdOXZp2M8=dFo#2Z2*ip4-r{ za5zTV49h}6pMqYy>Xu*mAK7Q2;od-uQ&5-L@Z-%V;YU+YfZ2B_=fjWYP{R6C0_0!a zzALR;)OxL3?s`1hw$&hYco%hoe_9^D=-UY(&x)z-~=uXR*gmWhS* zZ3NS8#Ou1}R=#`M86NKX2EM6h?L~F;Oy`WGO?gL}r@I-Fq1VTvkb%gG2S?p~t)>S{xt(CkVW_ z+s(1h98Xgso%3LG(+CZK2o6*5VY55lp%}^p@Hoj_C8^_X_|byDdgYxKYpDP zD(Eu*xv=PQcg9dY{{6hnp(c`>N2K)so#t^YCEvplyk50M`gt zU*W-V+cI%MptHQr)q9)e_UmkSG7rKN>jc`kn=WIX7Kp_(tnEvbX3b@|;hQ#D!D~{6 z>jNeDru1CTX7CL{)s~e0z907ahBhA+J2+7|D*QOE&xTR-pdAX+Gr#AN5t;dj)4&UW zvu|}N2#`YuJLO-Z)qc(PW7I&6CrE$ZED#`DGw?vxDKPn_<8URl@4{`a_Sf@Y9oHctZ4A$n(qnpP|3 zO>g4IoXf4~p4fPkP9oSHry|MdT!k$aT3XXK`<~K~uDZ}S&*jr^9Aj%f)N%si!gT1b zU0^xhbsm-Cp7zZf(>j*tdB8^`b`suM&Iv=vII+*}dqB5bQi4h=G9q9p8&wtSYA>Mqe0f z0ZLISNL_$~1ZblZ@qMF(!kmZla>#%<^te&J!w3d6YSYZTTNe6?*5`xyJ*~c-l}h8Z zUzC4A_}&HCLc(HU5c4MU=XqrsTDA^pk&*M6ce@$fv>GxRA8 zUxlBTh#5Djrg-^RidVSP~+^Ye)}OF?Dq)bKI;3R;aSGWHZN(i4x|5{A~XlQKN`k}RhTl!LMAfSLZ&m+LMAiL zLZ<)jlMvb1@I7cWDohFWh*f0DWG!R@L@i_rHBv*FkTcM_@v_^1Y(+9H9fxQm+ zWFmB9KKL=8zkxH&biN#382~|O#A)L?y6juYxjs<$jS%-nY;7WcX<|=`|N8UKPE7)@ zNib%P^C?9K4Yd|0)+?9x@J!Dlm%uf1cf{q(VJab4nM_#=nNCp)nNSWCX51lD9Ctt8 zYPg|aa`F=}xe9x#DE`|WWoU3P!W3K3gwYF`hEWlk;jll2A{0CdP_~j8;(@n?=*Y_o zGLGGgIpRC*`RDnZ!jh_&)<0EMH5MotS$PENHFsXqSUzRwcy-ZY3lqgM;}}HiByaX$W>|J;L-f zAuL2%1!IxX_O^$vH%u^4kO{L5S2P3L>~5|QH|$~avu}&kmQ5`XWEJ^&>-_w`+%Rkv zNYB~HkXGIeYF;oLDVo^AbayL`*~sT{HcHF)o3I!^G0RX>Yz5Q@xKynG@h;G=a1ftl zp823F%y375N(ox|{C`$JDlk=;DzFOUhqQTikhc)p#No!Rm?pZy1EJS-QT|ZM%s_uU@xAgL7{=z#V`Rjxbv=ZQf%QSN&UxN-3N$Ea&$$LAS zyKM_D5P0`dF(x~yiMO)iYMTg3E30Al?R#QD`bwBO9QWG+q-Aah2R8Z4m*sfe3B(sh zAlVE%XYKC^@RZWMbLg&w_>;PwM?QN4gxC{N=X@J>st=gzB$`r3^}GF^Q)nB`J~VsT zX^;@Q@XBJu)6S$hAu@KgG?eJ$84;j;0t{Q0O(U(G^LVd{CLX%Ros)>+5Hlbylb>O} z`sZ{Qld+%sz!+>d>&S^vdLcC4~Lw-k!QLFqvkoC)&MS z#(tK46~eTLiS9DXO~f>VLaupXsl7#UN_9*bHkQ{HCKD5=dAnp>mD@niFh5wU_wEiFv!R|L55HgU+9E% zW<#JOw|SuCOffNX&;2Jq5kbf1Dr}as&DA}w3uHBTk{$BO1O2q1DOdO6^MDsqp zAR~1GTgNXbo_3`R-r%ZttVA^yEuHmW!(gCB2B7D6q_lI%MFTG9(RlIOp2mQEJ~3(p zhB`hJkvDO7pO%+pGhA8y7DVXK0KhDm1NQ$_d%Ico=H6?=J0%Oj(K&ina-pd2)f!g2 z+R=;rBoSdEePdKS=E$q===`at5DOUXK1~Ywt=m$X?%A-{E|KgM#-Vfk_0(^nQsvoK z!+P*EupTDHe=R-e9qVvc$_vjrh3*^WT*@$_4$^a@A3HR)(GN}3+<->C-UEx%4qL zFd^Bi80%+U7Ugb*)mPeVi_pTpdlf-HC{CXGi+V;&uQuh5jlEjK*JXUynJLG~AcJ_Lj7$ONImSX!34$Q`7$tuGf>5^-TYxc~o<5GIa6NL6 z_l-Nmx7lzRbf=+B#HRjByU}|JKH3m)Z-EViQWyi&Y!oxTW{3bX2;iB5Jkzc7<^-jD z8*%RiQjwvmF;ZCd1rQ4NiC~uP0mTk!+c-*ZH%f;J4UW};%Hx738r_YNyr~4~MB@Qv zr6W)|3D;7n`#7C16~qtMFWAg_J{1UcOj$QCnHh1r6zItu7&+a5%N2-iXhr0kZ0D&KJ#o%f4jdHnT$E zIMU3)kWDXMo#V{+4iNxJ15_jO5mS8*hoVhZzS7Bsl0=S%+I<;3}R3wMAmmQ0LDxfT%ymRQrcl{vlj4cqRb(*@i zp0?s62))~jcm&2u36%wt+MixL{wStI3gZ!|q)W!2rJM2b1z5p>V8 z)HW@B!sc9pm`Z6}rDbHtoM`6tz54Lvz^EvCsg0pmvJ+-JLcK?^n!8Q8n2#ovz`WVBYyAaOTW8yqSDi zuNl$jPTgZiFa=zz(_wJuc~H$6Tmh={j1+RVl$G;5a7LAnf#96sGbIos>)!7mC;kp? zuuOhb*qcj1WU(#uK@oOG1xx9fD(hEaI%3GQhk=*>{@)KeYHK|-(qzg^F$!yJGlW!m z=?>Fhc%kVCi-nfreS)A+d*)1e-GeJ%L(l9ANl`1D1dcJ^?)Y-2n!g1vM?vuGK%GBz z+?rczkj$K~I8GcPybqt~qzkVD#URZ)H@L$(JgOg0o7$2-rmxbglVZ#LJYRd1kwks- zn>_KuPpz3kY!v<9%ZqG!fi9I$PeEtL5H3&8ltI@N&acd=+4Zsw;o|}r+Ubl#$lX8| zoQ5G6@YX(+-!_%*&QEsZ=RZngPxiEEibBHqEu(Y}`6lD1rnI}%_u$d@pybNXS7B=| z0&m-M>4Fdh%d~NXo%Zm4HW7$Hmh$j`S%v~A{-zJ=GNOJSVMndvD=glDsn}C@nv}x)*f(qwLWGexD2{9QZ4152h z0qq3O+%I(L6p43ix~Qdv6Y|8SllhD$zgbn)A{gBB9)E~=lQ^CH)|TzUD#nF4qz3}yf7#4J0erCy`Sj1DA^H+ zn#!On?F)A^rg+q4h7_HB;f}gld(UUeKIbjxzbYbqdHUYO1U((X96@^AKV3PGr45LFZg{iR`w}g+Vh0fXq6NPUC>QKs2SCt{F23>5Q{C&o($fU=<3AM}BpEJ;OymE=)IWO(%m|dx z0RSez&Cg@olte)$3B1EttP9KbY;=#{oT4@hjRSs%+7 zN7Ag1Ph^di%E$9TW99i{8&_4{Il$RgSh4xw%|^8( zGg4MW1pw~`-QC^qyZ!g}y}Qrdx!c*6nVDsB$;@jZ%PpB~Ei>)1z_&O{K@5sw2}o)I zzS!^q4~RyDAm7M<2eBc-!#oh+f`XhNobZGL$vHCZt+qmKR190Kn_E@NHP*bbt6}9i zQ)cL-U-NV;!=72ALJdvT4O=Nn5F)00NVg7k;*N75YVD{Q4sHF=c8kixtEzio*=)M3 zloUIeRJG6EqB+o}vuK`_%+4=EgqjIop-wgIYMbu$UFE_@>^Wu5kPG|Ut*OpJ z7Pq6r*3-Lo<84XH_H^26WtPpFcFp&q)ihHrvs0FiP~6Z;C~LV}9}R!NySg-3hyeC3 z_qhT>H*}#wdb7CCc@D5E|IiwW-D+%|>(1-CpmeRigAPca^k|`5_q1*>PQUH-Lto9B zc4`b1)x7CyQSNR*d}>71jYX(xJuOaEbyG#1JXK{e+6pYjsQ-GEc#7mQOfS-H!(L)~ z%IPQtKnKH@+5T5HO?7p#clqj!3;V0vxvl-|dKTK3XzBP+4T+mBqC4l%%8+hm>7bs2 z=dp9?f9SIxf4kX56y0kn)Gny4QF~nwZN3gQ=#s`O)Q!1^mLfHe{;DO%f7#Ce?q&JZ zvv+sa?s2LoTCv?c$-|pStPh zPc@%@O!U@iy{rcxsc9K>VwJch|9qLpXVW$_s_a^;HR^8aRvL$fPd3)1?v13g9*u^M z{q!x&KRpu%1Wz~9dB3Ko(ccPTl}E1ELz+=RNNzr!`>IvZyf=P2jSwr++t%t;of|d5 z%R1_Hm+kFmQ(e6UHQgiKJ+iyWuU7ZIwY6=?-#-gossA9{8LkzI>O8j^o<_BzlMUYUPZ~bd$mF({^*-npK3l6JYN2*`T`W&YNNhgkt15oJ*{~K; zx7WeXJmT-|{@8vO5J zPZW%leZ~Ki;^qE|-#BNQzpnW4vx@knhA-S{Wl2nhG(wn z>Y_?LPgz$B+kq3g)nqo+7pHEx`S#^+BiMALhr11uR9s>k9KPw@*l_Ff-$9yWj!3U-S3_J@A2Q~0rY*;_LI5`a4N>SW zAu2cNO%v5-pBe9h9)wg@LR>N{Ztw1^jMKpKY(A_JysgWa77Y#3Jypd^sn(8s;+M_q zGiB{JKkct{f5l!A@dAgCv*=n^d)4XRRXqY3tFX@c80!v%u#SZ9r}YnO4;)u@34ZBnJMm4q531?obV_o4MZ(26tsg2&5aCSx-1ZOt zz@6%MwENip*A#bo^jHwD?|b(4Q@~xZN9B3zvO*gV74k=14XQZlIZeg7>Zwz_3}$Lo zmgskRCEs;mY6)_z-tv8>Eb#3Pw@WgKXZvO*_6q%5?klQIBDm4W0Xx1~g0mDEodTdT&pW&O{M;x>DZrMttm8bt6d_YWRi?e? ziqHi9Qaj(Yu>*etf|B`z^H9ng>B}UJ$0IPj>KnS&hl<#h-$h|t%!rf3+n0S^Yhw>u zyEpFsG6ZEH8aq8lJgfW2nFn>PbO5tF!ViqXP-u#Z>=dk9Zsdo*xh-Q~h?Z~Nsx7N~ zxK$4RaB%pT&ZdpTCS1GAaA+SF=W zE3!v6nG8-LqsNZzd#!eQ<<0tNn{II}fCWy8QQjqO&f)d6U|0HEPsLOOe|w1$iU>}T zjhcEci;l%h?~&XTU`6Z{mun+I`9bQKp2+6Sy{BE#=38F+gG{{otRka}^R9r-dYNpe zX#x&!_upk|pf^t9QMbWQx5%SJT{Pzaeh3s9z&D`mAHRk<-QC{;9E?Mt_Co*sinGh@ zh;Tphz>X`E<1_tDry>j6zuA%DBfU3 zuUomFw_H$VvdHWdT6>Og7ajc71G`bs+bLJe7)1~LRmU!PVWzqU?(41Fg7YZUk#L(% zmr7>=^VuHYUg}nP9S{59j1&A){{97a)s9ts0!F<0s{hNdMPTukKYa+wE`{e6KTlM(MB78-% z9y=K3a-=lBE&Y+z&08VfTJ!Q~?PTXScKnECIwiVl6JAh1O|@KetY|cM(>D|$d?bM# zv{zu%Rh(`fSt)iLL2$lx)ERYhBE)5ac{}KdPW=p#;jeUAuzMM}BW$T!F=?m*u~W$I zSE@Y?qYlTnVF~nR)(Ku(p1OFSx|XL3_>}1{f38gEhqcy%$@PS%^VqTdshue%CJs)C zxWze%PaQtZPkUE;;HP=cv&~2Ih#zt9z17O{K_5lJM|t)g?4jx#@|M66CHN4|c5g#@ zL%qLx9W;BdJmy;&&*T-g#Y^&;dbP^xm$xS5DX22&W#44@N)R=6+SHr}SGp5;gg`n) zvTNTu)5opG`;w>oM=@ts-wvGz%F-y6%9!$Yvgw~PUYW_tWM+Mg8aZa?b$N1eW5#WDQk@vW&w3-YwZ%#Zb2Hcd9G^FvEV1>!cI&iDV_sSdNk__Zc-QM(JpvAuFt zbyv&j_HbWiy^>76zd{*}B*h*2B_%5l)Srb$iOjI0@**BQ(L3;;+PgKr8~*Kat`08r zP0@!8urtsjf47E%_K*2R{1{gxb}<*v=XqO)GryUX4V^e7kwJEHl}~caJwFKSTl4u+ z2NtzZQbsRCfW6kN7xN+HW+=>h;gCt4M;gdxU)0Kw(4lI3kLOl#7@7xVG38DQr>nC3 z4@rwg4%;FiKQD3sXF&oh;(3gtc{Xy4E!*F@_{uAfK`eKy-6{5syj(ykCise7Ys$t> zzFO5SUY0uHFb`Jo`y=48C%%cnBqSI26a;q4`aL8CzjAboiKOQDEo0p`@{*r^xC%%t zJ8V3O`qjkE?J?<&A{>b{u`_XSMOO2(R$o&?E%b0l-=~(zy%~Ase1|%^{wzhCO+%zZ zXU?2#BK!;A?F>J|KybVl-Rf0|tfeFKNxyf~J2J7bsERIJu;VZ2J#wK&d#FGKgIutq zswf0ohxHZhasiGaqQGUx?%=j^&UHfR$wKX=s z#eJz@c9LsSyH4_eibSvB1(0fU>5tXgUg|Se)8mgYHO7p+-VL^=p{_&aMnA+lAWMBe znj*ZL6qBOTzJx(I)6cN1p>AYY)D>N%H>|ppu!(`P3S=n)z8|HGp*tNiCrXYrTmv<{R-EvVB5{YUyz0)S>+|D@xOw(W&xQU5F`}QVbT^Cop?-|lJIcr~CyP&Uq}r91@Zkh~ul#F%m=9 zzUb{pR8Ud%PsZzY^twv*FLov}O;?F{g~x>!Dz8YsRUwhE?q(YJBjjRnrbQFPCT&g& z;=!crP9ZGvzaZa-D`!FWX7n|+n0-d)xBV=?xdGYBgGZ$Jz&|>$DuN#y_Y>4;oBnZ- z^h(YVzyWdzUw3>i>$&a!4*yK$oOYo=ZNEC%D_*JW9 zlD4gPAeg8|T~h&ZEjVMP#BsjPF&X8O*yI@|%1->e=g*pRXiviWaD|ZG!#7WndeWua19u_VklW{TqPs!Sf<6_9z4 zOzb9-s@N;buo<8amia~m3R&HBt_&H*!s?OIqD=?`QJ9aA=Npsxpip<&RE^^d`Qgxj zmq&6QoiosZN~}xb90gYpOd?PXsWt&Hv?y871`%G=nLN_f+EOJ2 zw@2h_0XxMdzR{ft+Al^WNTQZ)TG*PzvO#k>7PYd54VYJUWNwaiX_5mx*|y*PMaLDL z`TnkW%lKc#3YFP)HA}5EBS}hy2L9WJoY6;IFTq5m=#z>ivz$n#tn7)_d{(A&uB+!| zr56V$at>1f@3Y+q(<%SHoe|w55L{P8)#h|cKd{t7-*DIjO2}1*;OVE29Mf4XfxVlG zAFNL4Lz6DB9rp-HsoC#WlcEr1r-Zpm9oVN-X-L=DPT_ZsMd<3bRdhB#H_g~fQ5xPs ziiQYyB8RA1bV{9N8;j=oq#tN3%8=1?OKtCkxH``eP>@ck(}+BsB+iu|#|fqpC!nV+M7u9b2K4lRqo`SWt+zV$0cIv{UZ*-VD9ym!}i)ZdvR zGU)L%3^x!sM&`J_p3L8(f6-?C5rQHG?YJkyFfzuqL|#V4=#)Bn3hpxZwGxiT6ISTd zJ2qDb7p{QnIb`=!h(yL{}XxJ>cF`JcBY0h>@iVTsC-3BIEAds<^f z8^n;MfYkfr`8M}WSiDF@JI;&({W}-DV)}R8WnH4kR-8mVy8XwYI5eFJClAnK@fNqb zt#(pff%nqNGws6jT}#=#byN>p-}>7P^zVNi=@g9&=8*+%fxv;g#YS z{Dq@Y4XzM!pKIS;ojG>`Q!0N{f`N~8>zj9(Z9%;;;bZ0Dh@)jfhdQ;mG9H4so)KGd zNAa~qP#JNj)Ed2hJ9PRKI;E(E72w!%+BgJ*gE>^CY^hSbT0n=u zxt7>gYL?*b!?UwIVXma13+;CLLxE;T?ob>pa~%ae);)UioZu+_V$@Q}qL@4iK{Us< zr7awQkvtPCFnbqcc0wdY+0BV*95d9)b=RXdQ-Ij9rJoe#T~93m9WxBq zdlqHdC4G&5S9DJCJ{@lOcq|S!@mgXcd)_W4C*7rTs)Db$MapI{1;6T#HD)s%0Oitr z=0(c4r#bb!@@n;?dm57O{c3tnk=@A^DPkqlxH5WX*yVEa(7RXhWi-?~{Ke4Tr$>ax z9jogd)nDb>#QI;;ZWhIo&F^f20S^>X$HL5}CjLFo-`VcO;$}D5oAeyKjndh#MCGf9 zwmx_fIC{Ij%d?FvFT`4hhWwH@qfnxwrlV2PK54Y}iF8vaN~Un7>CB0ieedL}yw_!b zusHwaWJZtPCVN6R?G%!Ki+;>xXvSWiu~^G7YvBt7iZSiS&!TKF1MRYH13(HO@XoEk z0rSmCrg60j8W~{N%6*iCvv2GP-tV`YdWT3%( zZ$bvRLzkhW)1uQ-6@NYM3^n0`MTm{nj4Fcv1m4$jQI zWh8^yQX6RGx3Kk^|(D zQCh^Ly!DcRr>Ny}jk#n^3E;iRYI_acV|z@{#d4lZ(aL?# zcaoi|Q{P?pn27z#4cn{fIUG{mOm+$$!?U#K#e_jH zZ_v=8c(<$ZeW>(*Hx-pKj=rde9vbt;EI-oTkzE!pSr!?Flto(7m*+&|H9 zK37idL$s5zg@nU$tC90Sh|e7x+JRvA@C>Zk*AAh_LyIYhG50@wgL;ea!#tiXUvHeO z$ac#7_WzPXFFe@b4y;o3cAkGsf~wYY*_~RHuVmcLCp`1_ zmTfT*S?k;U$isRJewTA^W&GeReu4>|PH>=^PKGncHaqih-kWeA*JIehJRU+3?7)EB z4E9HRZGNdwH{)pwz^e7ss)`z!Z4=3Q!EWrzgTbNva)&4W<1Ty?_W)uJmQBAp=&nBJ zc_v`L%SvAsGat*2A4`po<_`qwF#v(_qx;7l_rr4Yn1b;!`E5S5!Tq(5_3t;|uLO|I z`WXE1px*Ff{iDryE5mN{9|PZBDw+Vm_I>}p3V?E@L^@Z9$_%>ILykjRhI}-j!5%$} zHtdQzi3FQY)z+Bs3T-CIDwC3nTApD=qbP_;Don68=k8K@QH$Wxe&9u<;7sn@%ia^m zB*CUr01-^CgXIuFnAl@=2iMcp57rH`$RoqL} zS+%=xQz-JaWc?{}Vhu(pMcGJ%|1gT!B7iPw7QuyCO?c~4;~?SNmySxc3w6X%kt-bJ ztNpTT^jYK)Wup|m$5o=->4p!BL?d^n#1TeaJv!iJG`e(( zFv7_d9J=*!7(n4l0G?OGH4RTADu2MmBMhs=9_K908*_DO>6lynP{_lh~ zFp3j4g=tk+6CjdaCo0gtwym+O<|}D|BIA@443A8w3YFdD&` zt~KjTNH|Co8LlYcxB?t&RUlva@q=v8wBE6f0)?_un0;NqB7zi|K}69YyHTkcd?__9 zWs=z@9cOlk^KwqNVO`tQL#<~V5md%bIrhzVH}?4w<+d;uOsr6+9JRSJ#wK^?D}A4< z-SJQDZk{}}jD;vlu2cKv|IH2|Y!>QA${5{AN=49g@DX@StB!uHsD+B;+~h=s3aGZ> z36(Nj5mlR9p>Rx<8?I4R!GibYJH>+@_R0?MCqC?;L3||S9nobPY zQ>qHJxLtRcqVhEo&KzwKA^^{Q73e>*=$eJ#+3y))_W5Dbu^zSZb9) zU&D_gQMe{W5?Qj!Yty9>Ucro#mI)%$SYeq~6#3wNF^2~x(q5-yU0GxbG~IOUvu~bO zFBwOUNj2*J`1%LxW@(_jR0K??5Ry->Q8}0RlGTlo#}0O2qHYD2iWHIIf(87+p$x3p zn+{7sv}eS~LNzVAnWRY-Mr2voJ5eeyu&CglG)G!A?@Xn&+@XX=$FHNleeA46t|4sO zc>|?+1Cb_461hcH8dFVSe3gHDAB2gtDX>vUP7zASWnu<$qCmeg>VYZ>{1wYou2l6* z351Hj1#A@(1pFig{z^InaBfo5#aLmoNgACZ)5LBxk@L;JvD96t$GA1+^Svq&K%ya8 ztBn8|EX%SogDtUaMyS)s_ZnG3`%M8U#+LLTNOh*8Maw`J6MQ7y9n8o4OJ?VCe1|t4 z*cl)DttjDsT20qytmV#SP7&?QP9Vv5_;t+tHVeWeOWVV!BO}N-A?iRfZIFzydZgL^ zeq|U^pM^4N+OUlp1CN_ZQ9-OG1hpnG!J^(0e1szBu-6IewpCHqfOQhs7!W2+wANDA z+BmATU!e=O7o3zLRr$&!V|D_H9S-+{wNkE7o*C~JlIumi0B$-8mG;*u>U^tgRJgY4 z?1}`gv8}EkL9;s}u41GyfJUaxtsDQTrDgXJ;w~_WDx)okU=K;sVNKWl-t8`&eyw3{Ht#R&hslv zbvm3(&&i@3C`v+$1`rb!;IgEkP20dKP#N({uJDic&SX{BU~2{@DVvLg zg9F=mHVSO0uxxJveIR{);l1QnADh?^stXOHg^^U2uuLM8S|HgVs#)9rr@7`|1%PKd z5| zBILevEDm$WLTPuM4$b%8Z_K;CiS;QJJkz*B5^V$fsuP70of4rlu1HfGp}<6Rz}LLr z*bN8@bPD;~5I$pPYo}mg-*u8OaZZ0(VUlaXZ>mOiUIF{q3Co7$vw{{S(_jKjfx@PLX=eLgWgV7UF`V9al&6 z*Ig)%0lDpMYlNGsB`j06Z37}uYQxJS0!?!Q60o%PNy7sQDuZYR}MXm{yVHBuwY??H- zf>wr=NdnquI)xQzhARq5P3GQYXoSg?K=|)|d-PKfsv<ihAStVPzg{5SHe5+KbdJc&L$?Wjkz*{NJNsA7O5*q7%-{FuI2FT z!JU*ZWp&7{lBj74mo`LDWl^;{MVlsZ*^smrm=6>&pXp^9!f=%_f5Vd1z!ES;CJ9cJ zUCRW4U@QV0wG9f|TvE>bmA;)q3N*u&lTFctEOUQ_E(1AF2E4$|qDUw!S{i*p9W=C(8B4T8sBR~%=U>j{%C~h_kR7(*G8 zAQ6i~C~65p!j(kY7FpIC@_sRutvLQ#ZG?7hNE!?ctY~AR7_*gKKSE6}BMcI3WuF47 z$(?V+RS0?s`Kd`BC?}u5-UOxJLz{2x$E|sK!8gV~0ROG4Ejt<23RSb=QA-V#s&lAQ zj#^wH%b!4T5|M4Vwhu&t;)(l}zUf{X3{QR3vk*IJ8ch5$OC17RX@7o&O6nq`Bs02Z2tSab6oS zhMdP6D5s=Iyi;M|e3XJ21w<)-Y{MHI@dr>+az*BTM66|se{!nvBJsI0GZib;_LJ(8 zRV0Qh64@&x5r&B*HC!aIT#?~50wijq94Yg=z>i^MrMOumsr%X>x1pmg-YprK#ksout#q)rNcFMkg8Lz7C8MdJ?nohAk z>&ewu6avw=nbwx7d25{wuKuAXr(0X^Btt0`T+_m+7z6rRQ=_t{{_BpW^QCH0RacK z8)AVgEK!rN%2KsaWmhFZ<7Zj#YHz3LLAn4TIz>Tb*lB@38Xu``uAdPlWdJifgLV02 zKRCRPK7o_)_jo;oXW$ayTAmpn^)t1EIxQ49(`au!Q3 zN9O733ZgnCsD+B;Y2^Q$Ao=ZCLdk*xodO0o#zl>z-j&NoLZwRxGS{`ci(JJ}S}WP7 zq)bRwfdEK!zn6XXPy&it4Ga__Ojw615!9uRp)v)l1@J@iJFQ!hh^{XqH&qQ}AtcvL z!9_v^m7UnR=E?TlZB>lSeF}~%k-<}p@*$BIRETihsq)88Y~1F_l;6$O=f}A*O*H7m za0Y^pbzhrXn1ar|BX551joe1FA&iMc%}y?@Bn07#ld0FY&66>?o2#mi$qg4bnO6ZK zyH3%$=E0{{g8GDAi-003`gbCp`4B;I4uKOy_> z`@R?^__8Bg$T(0HCOEP9|5YkuHVd_ zzkY9m;%76rN)jTcT}veS8@QIt#$?cL6f&SOLF%@vC+W3q?YWP%X*+dBCaiS|Cm8L<7G_Xcdu;GgYise0UoTYGCuc<|XLvLYD% z>{h*Z27S$*tBU&ND9r|gDE6eLp_ZWM6RxT!__3x_dvGKX*m=e!!LqKdRL1pmRhHNK zJ#Jh^wa2ECH5|jyy~_bwBpNjk)0B}Aw8J=qC?w2kli&@zub;;K@*b%K_qR9`uwLwO zl3@033C4nVE7%DI@*)RG2%5nC9d+?kIB!g4iN%Xy>eLxZ4GQpUFBPM)>nbx9`S&XsSF~Ydh~2#(aRgb zV`ipe=2Um9dTAHTRdm{UjfXUW(HQ2^7wo0!0K769zOOJ!I?S@4rL7Nsg?Eo#4VA)F z+O``#nHHIi;oKyZJXQk?H8txjOIuRp!@}kafsbG9O&-mx%;mgiA#HY&8Nh2%*zA@a z4x7^-{r9Eaezdy>kk86^ERq&EA-tK9OWC7gWk6p^@2Kd{KP-7}vv$qiuGJ^{kGI@e z+&L&(WRP7zA~6HcfpLN+tSP~&W4|f~L#U;`je(u5<8!AmO4IiGA-wag)^+Pu(*52G zc!vqTk>r|nTn5#I;pM_Y7+RWv-qZUqJG`wsP8+2zgESCoBG$z zTedSD@{J3WDLb!OtJ`F2o$;VTu&V<9;<&~a?7t;;HB+HkNHX8iZNHcVs>O`i$HbxX zRh}jN@l>2AL?+k3CsG!!7go#y_4Et66{N>a7Qp3Pzmgk@ocBKrD(oY@8@D(6E8+!g zsQ;a=f)A3en|&{Y_`FPJ*ZnT!AtoV}(F8}gEuAQNflnvos|;88JVBCe(138*b(3&> zuhwP{UG{19TNrHP6wit>GQUCV>iq`Kjg zv*<-OJj|qHuQFNL$Nxk6O5#O$F4JAh)744RX8g%=-$i7D3=s3HjWAf<#&nPBPP%1c z%cL|UN(+&{5X`N$05QMwT;!1TwOe5lrpBw934WsfxwqEz3k6Fo{TPo|? z`UlOV#Q3QUN93!+^&v+u!yrfBHkZO95|nI(3WVbgpUjdz5u%Wv*;DAF6|Fi&$(iHk zYdoc%FUy}Xo@I#|E_|Ph@#9Y0*~hJ3VJI?{UsQg}{@ScxX>J(LZ}M(f`&@GI3)ivZ z+Oe$#{joC>9*85=Q4a8r^kErN8U0FV=%|HuxqB@q@rs#$54w5<`aO=`qr75&iZlB& z*`UMx-A}tU{cCmv8dq`!S?_4lN_BwC#k;pW??9bn7t)S+q-2c)AVo6Z&;+XC(NjO; zorkBPh*!$wldblBoDBkQTd(+b0@~Jp(*>0 zp5#~TIR9@*I2j&}O?zFzu&cYrQnh|qr3G-QT6egn%z6CNO6QB%O`^t;mDf3c7kO;e$0V+YyZ4@g1GOl znM%!ThT!3HYE&IAO&NeMQzl3EHa5hW$TOMf8Sc+J)OsHF85n8` znkGbbq*J*^FE$)U$heKqE)E#O%0?W5<^?&|U}ZlWRhNr~WeHJEu_fTBn-x@;#v0+i z_cxzDmUsBIt$yd%H}6+v zp*lW zUQ;K?hUnjC*MIY`7T*Uvy!$H}&mxr0itd=rTRcdda^7zf{@Sk7SD0r&$)o31b8Gg} zh0(8L_*rZ*f3RPkxB56GAD3Mt#F`(fjTGzVn@BV$L;{QJM*xZhCKMQXYz_!+%bzR%FMeTEHNeCx~REbvSDs6yInY^e~r4BhY zJM|x8jokn2zJ~<_y}^v z#y)$0IwlEoW=tj*wG(=U0bS2lRNM-=0W@0;04C7RolpYDBAx(P{btCJa(BF5I)_wl z4!k`qkKq^Cx-Xc>z+M&ROzZzG`&ox=3Gbv)lP8KA2)itCE^qTHKR-`g9bxXD} zyLBiu7pL>aHgSdRat^ISccq07RfDNGs+yP|<`)rQr+%+!rxg&ooZ?70b8}1N2^Te& zGaN-HMO80o()%fD&AtCvnbt1*-qe$lT#+v@vr&gfbEhL>6_EDz;U#IRZ|)_#`zAN% zY#$U%I6skwgN|Nm#GP_;cn|-KA<_Ar;qX7a?eo<9aP!3LDsVSl6kB^IF4L=iwLft$ zL}qz3Kt~XJ=$Q=@hpb4b>@=~T98Zcd6H&rq&VozpT77 z;+g(^>C=DQ+w*xW&i+3+b}ig+U!{~{^ultNuEaSzE^sP0_}{8Fc%hgcwHkDCVz83M z|Cd5dZyOYJm3(5ea<8KHpKpV6$oZ?VQF`qE6Gwo*g)lN^&PH^VR!56lLFAy6Ssk8y zqO?+bOX-QmT&%;Gi6xvg5rhlHm%MX*ku9vuUcR1oD+9b6Eyoy%w@RtkyK@tF6&Od2 z4^@wF6L%F?LviA+LTl(w1Xhg8bT{jK-uWh*0C+;#LFk{AC$gPOyB=*6){7@yn;SDQ z7c1W_H&dm*ueNnwmp3gp)JF&erqjiBn8rg*vK|F&!umFwiYlt@IJ=v>dM zx+#Zjq>r#5v)#l@g&e)xc+8{3YL4Wl64<^yp|#0rW{4|Q=3l~3bP}&Jy_5C{HN zoF*)~G7p|NU9JxwnLJl>`lhjfDXEM@2pw+Aa>;(oA#sZBpDQHI{Noq@8kRW3_3^8z z4*%Rf5cF#l!4+T|hxef7&`>#N<_-^xM`f>f*eGJn4cT9TB;&u~8`jlb^}6^gBYfHH zjx9yZMa?-b;2e_Pc{VY)9B9biuH28ZOuDW`Ej-LF;>{T%7>#ambL-nFhfZvyFPAZd zkh&Ys??0oF#G))_(ph2?kF7NB9T9+gGQEU& z-=2xFib4~<6J}jY685n~Ef4hml^KXNm^FT#bsYB52lVtvZ^WgZ=xuS!9lK^9YiuI{ zwQLjBm5<(_IgiC~ugha|vcxf^&#rN6uIg&5YG$Jp^ugS|tPDaov*?;ffVS<>%__`h zXnmDPd>xuh&27l<_GXso8};oZ-aLio&>6J$yt{T&HQmnYir%c$f1cI@Lm=gbiOtH|u%EZ@ z5E(3Htjd^&lMC2crVHnMqRE2qjqmjM1(FYngwmT=0!o@@yo!6iCN#&Y)x6qX{b_;- zuae5*$BBFxxMc{!N$R><%7x2VCMravbD60GHBJ@>Nw!39I8d_r2rT@073|rGU&>cn z(fc>v?VhX5HXOa%fWyX#xZEHSB?Bd!g#I;mD}#$CO;ztXeue%oHFA4@J+(U*{g}gh zmO%qMk?4yqxr%1?n^^i~S|ATOtJp7%a`~rbDxKQT#Z(zeAuhW&?Dvber^uK= zsGAi(bHn!A^g3r3_ne#@Hn#5DupfcoT8w9^{Qj(&W83As{1eaT5}B1YJl4KsOhlwS zzV-bVucK$ajkT>||J?K64>IM(iwRw>;?B$~82?@UcJI;+%s)22*L3?m72Ib0s14D7 zw!clN?~?6XwzzG*ZA#F5u|5yuNl7Z}nA-WZ?Ka!Omu+QRPj&`= zuul?w?8W_03iMzRO<}Ghm>hT*_kYVuzemh--nCPZ-t-_;%u%+27Qr0xZ{!V7IU-O} zbIGnu__F7{Wi=MMZg|JOYkMwNJ5ycnh<5Q*K*}k!&8n`hvQz(7P2~8Y-vdHUD$bdkTh+*e7D^{2 zAF~4_*WbS&cpBt_JVo`GLj0Ith9Av?oSHirV7Zbg#CHX+u7J^f`Vi`z^if>C+A@9i z8@`<(2~%#`{UNMpDpiX-=nPj7;1!1zLV|!)4CKhNJP{BBRH=liq!q>xs`zpnv(}eb z!jl^ndEkknPxP(zSO!@?FvQz|37S``D>f?-tw``!Y-SgEuLaGZI-ICQT-b~rH>NU< zUf)9eR4!{)E&_|-XGLJes<~i1d3?Hzi^0p_Y~MLA|z6 zPxJX8-cgIX%CxwvL_Mqfsrjn7i^3wVaxAXbDjhjJRE<0Q0U~Y_J>4;nLYfQp&Iod9 zF4o+COhGRWb0wXV+90cCMD0k|4eSV}W~=V5<^bT4${X54uKeB5A}MDQ=(A|Tc`Pn* zpJw-Glil&nSHE3S7Il?kaa*}`)d(5`aoZ4%_6_7{zxnL{DvQ2q?lPgNwF`0b;vp4i$Bkh{cyCSkad`TYp(#O)$y3 zqOY=paXAJSjTH~FcQ7oAE8QuzmF=%)LGxv0Y~!VAc^kV_Ps+}oT`#}R0F8G>1dvn< z|7Gy8f;m&RSwO%+sWMgIe|RaN@s$CTo5}=DJg1GAb)G6br8WqBljd-+gsXAl0MhT+c8u82la9vOm4S`#;Mi-TMaS}sm- z2l}6Mag+Nk*CQ89IQ~Zq^yERhIIBF%uY$tpGZ~q17j+eC&|oeU|8XKidfk%<7AD)> zI1Y?bsD>D?_Q1!Xp-yDO>0egY}&j1ON!nzF3d7C z=QA0{-)rB|3~4FMW4%~DPd|-)HDx3X!D=6&pnHuhcAgA5f z7MB(4!hiLzx-B^njg!ite^o%N*?0EMtCIDE;8a`PRT}&K-0u78xn{|RqnuPZb*S1B z-?Uk{@fYvV!Yb(6v+OKH)@4AyNzt2oRlm(>mSsf6Ns2ielK7H3)j$=F8|d%ErZ(;R zff+@2{#V59W4+nO1PjvsKsTW-9#qj!*0W=Xpqgq8t#eLN0&3uoM!#G~s689tp4BKN z=Z=~kXxh~*9ed9HK<=Q{s0NMwfjmKG?Lmk9{e_>-o=H`Kq(&qfS9Wh}JL8;YsD($f zBhVl*1L`cwkZ$8)drHYjQ^OJ&IlG15bAg#Ru0Wb1W@g#i^o$JH!aG3!{99|syG$;i z1g%w!7|S1WIZaqc2C!fYCUbqIl}V-Df>5##n30EbQfR`W(57w?=)xkR zs6qtbnPoX=Re+fvuzC-Aq%KZbDWR8;N(AJTmUru(mqM!U2?mm!ul5~vl7$lkVgW1g z47Xd^sqBNtwjjU>EU65mmo|Xr;Xqn#OrerCje;)KR6UuG6DnL|38`*r9=^f_ls~P~ z3S8w9AFr~00$fU3DhQy>%2=y<#vtkHd9oTZOYEYL-Bdw9k<~hwLl8mVIw>mNn!emC zDz9dm$chX}h|Q)9NCkyKmYe_!%g&%y_z~skZ&g@UWO?3B#saHYeAOIGYn9RTGQ)A5 zZan`TfQp|fQ~WHFk5tovADOr-biP-0Z?jT!+G)w2AUpw6 zL^)KI5y>!aV_9Zf`t$gA(c^i00Z?XTNGxEO0NDoXFgPR$?QVqHQ|^|-JVsfB*M^vk zR&2~3u-bZB*3C^A2vH=kf1?RXD^K9&_>`AY1Pa`6f|JTqOYwwFwo)gLAii}5NLhjb z{U()Inh*mwqU0z-;9Qe5fG9~~y1@bEI2D3e6-nSKhf57(7YbWmO{DWYDkD2L(u;8l zZ?Bm7#!jBt+6a?W1}1|cCn?IM)Xr+I!-TN!;P(!HmvUo_5SOWhqvIEhCe}0<$@e#G+tp518u{Vz6RiMrp7^@YHVu1n*5u{Cs~{662K&q zf~bnCk{C?+4pUuwLhV7JqJR>^%AunXiAA;{i8r?@4D$#e38@TB9o}t(tI=&z!b1p{ zY<0uqkWjl)l*sm54mi(fWm3vK!!x-0H$N?E4W__Ry^%41CN*Y3wQ-rZg&_e}pO2~FjO*U9l8ndJ6h9fK~4H)JSWE4$Au%|R* zN5%VhmWIK~R6#nHsP_iz5AFXC`g^fj2@4 zVu8+T%~^6bo&AB=L173VXcN@vb`(yuu!%h<1eM! zz^ZPO*%?wJTFL&9fS2Kuqj?*}7_+KdH9Uuek&W<{&UCSO0^WvOPMuE7Q@SU8oo45s zmiy4SzWZs(6BYs?mbphPMNEROTPyv*nQ`?@`dDfjD6cZ_%8ulOzW>-?$5HZ^-EJV( zzjwwxofFFm@*#|xy}?XW0;TQKN*jlB)4uKe+wZ7z-K3wc*lP;`#|6#J86=(Urv3rw zf@=PIJWQED-Y)mJWz%D)QvRv-bwEma&Hi7Xt1rXqJ}U#9(koPUFE-8`omU9^-IImDV&nbC zTXD#5_hCp5--b8pKZG38%_Gl^XGWBgRGjo*9VA@*an7rSS%N0`oV+Xjk@U<9#a=PX zLZom_KHEi(J5{*U*6QcM{_8#HbIb>T#8w8NY+C5T#j+Tt-m@};Zl^jVpeuE0uRf5_ zF&_Wt5ihxlZ$EwfYUjvcj;V~NAyH?i^-tB7-L|gq(JXb~SAE-kS}4qAJY|UAX6#=~ z59`{zcFda-tyD%coy?2v+c=SFWhd`Z7;QX&l7pg*Ty-f30PyjpRs&Bj3<4%U zOJni_?)T{%r*YCpaUjkp=0&Gh#9604N~VP^N>M$o4sCRHZzZ9r&`b> zDxyY}0nqOey!=iv%_5c7Y~$TdIlJ;e@~Mp86T1?fy$JbMhTw=ANme~JS3;G(m6fR5 zG;j-dTc{_BYK4gb#3v;Rgvq3*$1$&m7ip0wP5jZBj`*THQfFl(7TyNFMhZ%eNHVh? zx$mj(Jc08*N=unPI|_I&9DnT*=!P}#p6;olULboJQg2v#Qk+LdQe$s?%!A(dfK!oj zdM6kBbbCeo>%Jlk87Pp)@>2y8RICWhsmP|5WMNj1G$#UTvSmm6Ht#GmLneP8p{Su; zd;p1IWv5e%^}IPQ z@9@O6fn{62`b5%o6;(|xSLZYY_Y-6FoEm_pGLBwtIN0L%gLfK@ z!~bO%MeF#Kv%FBHelM3us+!im|IDDzl56EG?f@2LJo{UB;wdss@rqpFfBl$sEoua* z2-b8gijc_GNI6uH6IGH$Nd-bnAN^ly7PNu_J1YY~O(zv0BYDbb!$=^mdWe^d#KD;m zvTgvqJ{o{E00z(vfY4M#iB;D%nJzJou;oBSk>mt}v=OYH>f)2UD137m-HrYlcr^g; zRF^Q<;BF^^RJ)zAWU`$WfAz=0Qoa3lf=K0tFJZoeGW$S;v&!u*%o`FSb4J_v$3EA; zl4qwv$Of2GR~Jb(wV(WH$1qz=mR@DTE$KG@-Ypo84V71mF`x;4r{HNoP8)~io&H5N z;sA2gv+7cx044asgcGn(MXVk1KDm>7^~~oe`JZj9=UxX421pHnbF^I*OsidRNaX8HITm;@%=a9GAiz_N{y2y+{nY~bZbZ{rXXH&kX}Sf+c{ zV+s-4*P8UhjBjlxinye5PK<(J^CZ4iMn?a0cQ!rciI-#HKx!m3K&%YJ6KR5anyZJ; zj=rkw?SCuB?-HLXLx@Fg1E71wQ&=*2b|wj=G9z?^Y_=i4NKUqOIMi0UqASQ-i?4FQ zJR@2gQTB8`M^iH;<`SQj8wUJFjBSAOlc^E1jmCCl zXh5PuBONzI{g8B>R5)U`(WgtIM$8a*FVu)a`bUiL9F{6Y#Ry%-nb+0>Mg4rZFuzFshoY~%=3#wLS92HK9o5sn)p%p1+*l)(aU9wXaX zk{t40hY?H-=zOwz1Z*R2m8HYSAtzNq0&`OIh}p(#DjCZNrjPIqRhmegcNkYVsR+bh zWilO&27S0Nxg1EzHWKlT2P(2dP64~o$b#g5K)*=b>nL-#koqbJ_6Ri4H9&(^gXKf7 zn6Ja2L8?J{r@w@`2677&q}y%qhl0uBL`$|rg0}HVMM%hDa)@w;+hx;=#BM`F7R^}1 zd*^b_3~NaM@;fc!pz+tivLIY)ECHf*O_c1g>YBTvzwHW zLDroIH*DqC*(m?4@s$xdBxXYvjNBjzzE}z)Qf#3)u=of4YFCAhY-L^2jmEE zX#(-7+z=?`8WcSejsfd3fbJuJ=ULPsQFgH)TmxA_yRQMH2jSxA{Fj_51c`~61EzB} z$m!2ZvGv{o-B9N;A|RwTBoy+v%|5~g021Wj<2EKB$W05pbZ%m82xyZ;o*T{8j;7e$ zaA|cnp7$WsD;v=LWJJ@EZKP>eJw!`_r`=9_w@i~dZo;%FH}iYMnEV2zx z2yq);F6|_ZG2EBl9SXERW#N$l1=N)-QF%G^NXE62~QizT> zKyWVEuXggIu7XD#oOnYd5sr#s9sLkK}aMJU-o6T2pEg+1MOruL;Gcy3IBJ6kgdf}7k$e7i5y!EwlD z*$~oo<3E!BjVxW9W1((ivJ>x>E9rBBoCTs#1CZTkX_OUaSX8 z@!-d3#=>cx!!tGCVcH!l1HG$=9@5Iyu@P(zDQ7#tU{sLN%Z~r{NbN!0u@2a@Px}>~O$_kI?~zmDy-T;%-8yX! z8E-p+VOEgba%i41+i~=6!(EhSRE(Z*Jw8WIpjR0)LM>nDw<}0WFfMkH^yH8L;@gmQ zBt31=RyT5$HwL)8RlH_@^QoVyj7t&f_#nG;$Ws*?q7-Bv4W+BKtd*TNdwMeCvqN*t z>9CA_NLx!tdm*8F$IA8~qd%#z9Y{&uag*FD&gjNf28Q3{*cIfxCWDpBAuyW|5CZ@P z05elSBme+kWj@txfhe&`g54K(^J2*be&nzZw5@=~w-%c2=4a>zCNmFc3xDMOcTE2P zj7$~Phya|x0Z$9^*<+upel7Q~`3AgB&fCZ){Om2&?9Tmo_HQqaI~`k{vX`QFy<3`> z&E8NSR3WmJee5a2gDBG{nsiOmOhnPjbcu$2OByx-dRTeyts>g!7jN5#bk-@BbF%i% zNkCWt0A>WNh7bVn@wdJ9zIOL-``dQ5ySv-}t!;O8yZYwoZjvoz+qSKUF)T8~5=KM- zMgfDbjf(R@75E2$hJqkpF&E1W_Are)$?HXy+$TA-bW^IwKI3%J4eyQ7X^nVsEipYi zKTJFWwFT(1^t@>(fz&C=NmQ;gdPVB~26T5V+6{>@rm~UuN*!PItMj~c$1Lx+b0f8Z zS`Ikazq+Fui?64kZ}Xu)o!RuZ2d1q3=}hO;h_coZQil$5AcT;6J*P)E5@JogjAcJa zL)PZ}+Jn@Vm#8}y7wxZt4J%G%);~ok?)=yQ&$NO0;?35^Y}K7d zb81l@wr4v{MejkU<)x^n<(WFVF^~-A!yboDqIcZHdp#%j)i)vnw@iNbI6d41 z#@M6AYe@InPxHmk#8O`_-G!s<){%x<7gs8jbJ9m+d75YzQHeSU&UGjr4Kxd&3JG#b z8uluZ?2Ip$HSeZb>zdOyWzCTYo!A9t%CNQay*kZ_FYZuw=7_YuUfH7k5o*vfe&5GNpZ_K`<_FU;RrQYq8|^r-2XY4OzpJSN!hEtC zAa?nHXJ1dy=E+7S4Ts^;mxg8r>6?l8ro7qQ_7DZp-Eu%ji>*S3E(2ZXDyZUFkU#|t zF2O~k=Bwx0?>*Q5CTpI&Tq#EZAlo`Oet~juG#W2*E1r%K;c1>;0H-pN27?7@$XGx> zHWxxB3RvOb7ShCvKvIdaEP#$b%z;1`H+&fko7|iQ{cQ|$QwB@GjeoJA7iUby<^h7qd~-%<^)y>N9LkBai@KjKi46N=$%DYXGD%wBgjWz>a8;UymhKwZx4f)>*#* z#B)xr34Zgw9YAqUX=D)GnC~hh=t$rp@Ejb;WymsxP;g91I#eoCBQzaxkEdKUp!hS5 zBlLMmS!wya%s&M~H)!y3r#pExp%ysj$N>`HIWfrQeVTlJ2+Gx)0HVYNmJNf*1u$-w z|M1(syn9I}SR6fn3wk8xet4`yA9Sy?1h0jA71%eUy~Pr*xgC$WazfRUZ*^46Qj5K; zF8O%$ywx??(Gi!=n}kR>)%o3AD-cL7TLu4exvcaMOKQ`zl{VRV`_)nFgH`*#r=n#M z>XrYERDAK-STL8tnrKCe>yS55XHNz?An}@pN$Rt?9;2o@?tY3+XYfvr)^Q=AWP06V z3Ca!&l7MyYdhfmvtf;3Zxzgboo=8lu-CSG1RiA7lAMOR+xUY&lV)d>|jO7w!t(NAO zqDs7CJI7fSKcr1?0{TJAUy>qrq)+!6(UDW<`zYw>XCHCZXHzpQlij=^?UIJ z6)mAE@#q{?y0g}owjha&wwwM#x!sfuAX7)OFYXoWKegUkCX&(jW=!l4Tmp9NZf5i~ z8(ta^rfn}L$V>pdjV~ehB9}eRf8cqJUGrCfo{1NHjk$=s>{R{&2XgF2_@o8^2U)GuY{_THk>G)_yRpxX zWNV8eF9_1b@oQ&b1M+-99(Opbj%H1ElgJBs`xfu32ajC^+pFLg5}P-*`rO!E)R0*7 zxz{SmjUYHIkR%(Hd^Fm76IM_#XkRSo#TgT^`G5sxO&F8p1)P0A_gZaY>>bX#R%Z^Y z4;o%Tbw~?y^a;`n9C8K!?}Xc{2!~zYrFZ`m1}0WXvjU32;r=fE?_M-KZ&DlX@37!& zm4mS|)ZfhZVoQwV7Ux{jz1H5o2~kZ;HNi-A&xSTUZ}=Q7DePK5OSN#%Ln}D@;BEQ! z9DVT9P8aMDgghV2@r4 z7UX7C;F?$`&EIRt#N%nD(_wdW7<1@v8+`SSB#wAroXY>cB~VL=K6(={>WTzn9`M_WE(y1YOn-aEtqHkv3{CC zI_p_R{oh>Rb^a$2TutO@Ke7o4$u8BF%FAU{Xze<0SUT#5yVA>d_h! z6nt=kJEd#b;$>vG;qDcipw8rkwZ{u{%7C?oOR9Eo-A(;sO}hB0MH`PuRC2h#OH^aL zCSpwU7)~{YE1O6V;o$<+)-HDr8vh~g5ib;beYC?6&MzTrS$e7*4muVTifEa|8|^0_ zpXaRqX7>T#vHU!fNNlsOhn{YOsW>rb~dv z9=NO>OI(eX_|+5%qElniRfQ!_HCUpx_2Nw0Sb=J=M5m@p6x0Fo8Y`>v|`h$YC$Z9nBa4tC1hUDLNdP{XVI zJ#UTp4b<(G2(BfAxvYW`AQ$GJ*OE1iWPj4<5d7%t~R zh#ZQ0f$BGAj*f@I*W}+!I>pCqWSKvU4J&I#vJUNFB*^Sx0qx{^|1zOPabTG@5@1)y zJlfzU2loqIV3;kSfi)82fVO}gFOr;{(~B?IWNAOkG>+yCAJ(Q4*UcyLT<9Z!d>uCp zH19A5DT8jWaxpbPz-MJTW^0=n-cCL$PM~lx0pKj5{Y=URmrWL@!E!0ZfJqZ17=%E9 zZfPF4r6X27Tn|%wB@rb&&3cK>tPa@tA!B1yT-uIFWe*}ca1g4(RXH1QsNavHJoYEj~Y)tk1{~UkY1Hf1t(i*Jiz&*r5V5KF1 z2X;;y-5b}h-$&N9I&juMZHi2CV0sMQt=HYHYwA`2`V|w}C`F<9_#rJ$E#aC=&h}Dt zxL(j9I>%3K$p$w36tW|Z_||(8@#U7&TQNb3{Cb>LMQElPOMghIc@whAA490o(OtkK zjlREcejh!WT5!}FE*%RI|EZ?dzN#kZNDzi;RT|CuPKiFe+~x4Ao>YrITUtNNnpS+_ zM)5U=(KWq}w{|$SJ)@(gj-#jYj@8tOM=fE1R1}s=Hc$Wp7-}#ConVcyI0r4xkN{SE zF-H2j1p+p0Q#exZoW|Z4(p~V5w$L~U3AD-NnUns&le2=EZUGz#IJK**IZVVKWQ&A* zy#0U6F@{CpLJiGKWT$VR&6OX>6&(47Zd50PWYY$g9JZmxp4yDLiI08Ao0B#bh#(A|;8C46o zl4@r&w!8SopO?n9?rUashj#ueu7y8G<)s+KtKrX4d8(7}x;pHyt0xV0)%@XqWS>J* z2(VU5;64dItDz!&rqxnSnyj6853Kqd`_;!8FP1k$u!}$c$hTP6Veh>X%7e!*70mKp zWC`NRz-xNf0qqPzV29ya<4F)0ewefsa$!Qx=E`+wxM|%QE?BpQtJj_5Dh^oqJ#b!N zL;u;Q>e(5+oIKp-)H>poWxBl*fQ1}Y4~N%NZ`#?>z&G8aVUI)oQ}BXk^MJZET%~-g zm|U>uG+w?Tf3KPBimC4)^;?Twy6U4s^+rrvp1k?DKP`$BfT#+$xQ@#_RqaYZ-s&9DP2KPh`kCGgJxY-Ds*&?F1`%)I0}6-?-+UVPiX* zn>JdJMZBK7N~P2_Jqa8aYBs?y#q4>~9Zn@Sm5)^Tr`9AD-X%8Y+S3lwsj=RrT};r- z&iqj68M~o0WM1|wUoba1HWX6)9*wDH7G#EjZ(P)sKU~$QadBR!Xdyff!t`t8)S)15 zw5?2GWQE3_$(*6(RTHMds0>`stzz*5#lL*4^dBuf-L5`OvL5kB|FO zWkb5SYt{u+AhD@GT?(lWm_>z1_#WBYw68Yz$A@RshRlC2gq`0Cx|rSNj4C@%ck+&) z&J*Kmz)Gbt?;VCZ@sk}N^e2IPQaB@bREvrP-68yLT~h3a;v|+kJ}T$&2RfT%DSU-Bf|{yX)ayHm8Snw$^FgB!%A0J*{1S)LY7UiPkcxIS{#hbPvaB9 zqPnl3e~R9y{um#WULM@4&1QyZPuR$uozE>!wAi5dd2vV!t^#gyC02HNIe8qo zMAt&92{hqq9BtUSt693ewYGnnm-B91Kd&kRzPsN*{;JfhmATbx$wvhjA+R1SNs5$0 z&_gf1ujc2H=?AwgUiv%G-eKZpC@GAKFR~(OL9i z?U2zkU4QNmR;XA0*xpeR8wmAo@~F~9;rT z!Y)WIv;i0;GNZ>Eb^n#l8ynz7@pm3;&igbc_kdTG^C-6gntCxDnW6i84JV0Qnq95DXTg9C|`m?dIDkH}0=1^40s~6K)Ch;feP8OAe0ai+PEC zSNyy$?x%`Q%}r1gc{7k{BoaVA7@pMPdOtzlK=Y|gUwVY6gA2M)s93y)1homEcql8# z{(F>~`)(m|-9Y0*yF6H77J15Q*+~fox&&Sc!0Emqb1l$pBWgfuedWC4fG5CmkIYyz z^Yb_59UU_nxF_a&=pTZVUCwFmp(>f|lx617`3-*F-*0+0ju{XEGEKP(eBJI6&@?!E zYq{HQ?K8_mgktbQDeVMJvH=z(GVrjY$-Dp>O#%(q*JcAA_o*rBhCMsy`$>ZWICn#HUe7{= zgzR2cF6)zWyWl|#6Ns^-^1A@v3)BDeO=79@TnOy}B-D6{N(&^) zM50izfPZnq>J-`liE(k72Kxf*40-ybX?h8$nV_b#VoiG>|ODE?RokcU&}o zsDOc7H(fVSZUQJ&Vz49_EXyo!%#tZE_%L`dw84cOIun?~Fg%LugwJBGP!qL9Pva`q zlF9ZQ)+uZ+3q1Awd{XXnima1q86WC5f)8Zv*1C$bfqQ(%^X8xlLSGN*4CCLe%=%*w z4%*N!Zcs5?-It37*gFwPyurIRV z3j%Ua4ry;YgHxwY^iZ55YlaA=i=+`q0O)s`vLaKM+yqF_#nPm(fHY_=usq5PDpx=E zQ1#bi7#H`a3=G4cp$k6>P6V+~i;i?!a1y42d(e`hBBrPVY2c_g#HNK}rAK+eiYR@J z$g4}x&}aqFp!FZ4erjA3;rZ|_HLLvOhnGq`fD2Qf?hh7wMo{bnj<{F4`9x@6`2Fk6 zWY>L|X}@Qmp2z+pFz?lyZQ`1N+jS%y- zP;gWvk>VmWxYd+Na2TXM9+5Qk*v6%R5MB1yD+%?s#frv;Zd)&|NHiaD0%UP!$6nM3 zNU9X31_g3jsuXVGKsk#ECpjJvYQf>K^)*f9wKRuR9MMtosQMrS?)FI`;Ka-gM**Db zA(Sjt&o(3pWw$!S!Eg@*Ig+R(WaVHGmCOx$xf2pYmW&hN=@=78zz2UIha_q8e57Pu zQh}%(2%O_;CZI@!Ndeyv5A=b=fT3C>X0!NYo4&OL-6<{^3A|840=Jbm&9h0=; zEFnr#1#~n?4IBjn9dQySMs-OB%Q0@?XJZ%SI)(O}hm-(nZ1r=heTypq$zGh2_UYoC z`bu9DtLBAA1cV$d)9w>d-UQpZCgdPZixXbEOHL+)DLneNx2{@5KJ7vOoWKXs#RIdu zz-`r&221`IfzXnGIYqC)edV{XIE@Ld_bijl#Ih_NTxUU17zj>rAV}2Ju>n%xOemW& zry`|Mwm7s`RB9307g*Z5zxhb>8vu+GnIo10jnKisaWq(X92yo}9sI#ye6PN9jg9$_cQWk@xNK{X5d&Yh2aCd-J#?01r9~G^Is5 z*M3#i`JM#w*=#d%KB&TEw?KvB&(7m*0=BuDW>15v`<~zP%{|+lv&$9-G!viSiZD7X z-~M~d;F4OuA`IgqSfs2^oE#QBf5i{HhybW*OvvQ~Khz&mg`vTv3MhgsRjn803JAZL z+N?iuPQH}p`mEgWV+xHk?!@baDujmW9}&i!tVXJm77zzzkx42!I8Zr?KID;cmYdjE z``gH$YaQa|M-*=sQ<%ME>TRv1@42$9d7tF7mi;A6?Ms&9j)AYv`fjja&`{1fyoLKk5HZ zM|5#bs;JrQPh)={`~KMU$2p=Tqy|Fq!5+m)N#P`5HJm^3*(E*SJ8!&Ds}8vQMtyp> z_IgCwO)sZA{q1>a_EN5Hdd_!n>%SSrw(KoA(qjO8Xb+V_)380T-cPX?EYxvXu)4k@ zV{Nd}?8@HB+}1@}4)Lc)j~mc=u!s8Yl)&C}Q}@(zJGv8SCnb$9vFfR%x9V-z#si|0dg`qz0Qn#NIlc&2P83GwZg!X)=4g-t2^%`MTMgEgR9X z+3c<6)tEIQ0W{$T3xI=uut;{mqY%53K`0zZ0JeVD+>@~BareD>RYEntLcV*rOfcSC z>0Of+t(R=fXBNo>SZsx%D;)WR3<36Ej}PpNj})3}%0Ab#9w zoTVK2NzF*4vrD{L8;@As@AOt|tET4W>zPgR%k8ze#^BrWaa>uaZfluwx%1$>6~~n- zq+C;ZsZEEi`$vM3v`3q>jXbCLL#~|}@O@{%etn|6_*LL)0zqrp#M2ttbf)irX3*1T z+c#KMUuSLG;5Yj&oDlog%OjU}_e);sy*4c$$oEQ|u7Nv_)2Vqw?&b1|Jwb3sQTcP? z76I@tF{Mx^gQ3=JgQ(S-_&&nKmiYH~7O0}Z$!LvmwYJ1fPUVofxJ!^BF>&DjUqSiD zwf%mjjNxvW_+>Vm8YA~S#Z-Rx&KxhDQ1SQn%S4x$0AuJpTzlkUaxzk=-A zg`6-J_VzA%?cD;|d~fqXnylBOL4heB7iIq%2jFYXP^gckZ)A{ct7hx#>1z zfOn(M=UGvnSkk*0Pv}HF`TMd}@rBpi`bFLnif)WN)k$k6-mh}RTR7HT9Qk}r2JgR} z<#bJ3(o6C3Z2gYX4Y@ueJeT!*{&gvMQ@Rc~`KpY=T`Byn8*x zgK;bX-}~gJ44GUH@3?F40X1${m|c0r{=LIVJ^IRDWmVq&y5btX+zp=de-Zfr@q)=F-P*9$VKyJ?x% ziji~X4FJpOn=r`#mW1v*{WLz-OA*=H@GPb<6f3YK+`4&l;|#NlEo>Y1kt5j$d|ZTM z6~7C79|I42PPyqNi2t9ghwFK==Z%V7vYVqu>7JeoFe813t6)9-9<{6j6{nBNyLidH z(agRB8a3|by0QNTw+``)9q;>Wa{z8Yk-ui0o#nA8^eWo1JvF4;jBVRG-ZNv9#jXqU zK)Cx?7c5^rq~XeDTaeE12cy<|H{_6HGUj>x4Gg(%?AQQef8TI+)TTmqss`Xp1Y*UYr|Cc1rE(pEaW~OaCf&3Xys)Ih6CL)#j z=VloZD=WtgB2u~D`5qO#9wdBmz)SKe&O;f{6B%body6y!3PvNEih~4gNr1ZQ6Gt-OQOL9oW&kT#|K`5j$ zDUHPla}!HZfsu;377UK6`J>Mz-)e(SKKJmS$A`|%{$%JMe+%U}<%nbzIEF(4#RfI% zRvNJPt9DlIa4VD=&(O4#*!14e@Wc!W8xpp~#DpXOOfzVy61NvPp}v}ghNT>^@JmeR zy=DA`*5SF`plEIhaGbCtjV(SR%{;b74Lk^H!H)tkkXhEh+$`h{Hl{(5fF^8A?2sm9 z+y-!h#snbI@FaOH8cxy}w~{-+6dI@nh+Apx7c6_q!#LVc1v09IA0x;KYGCM%i54#XI zklw&q7ZQB2_#-N_@GN2pi$=M%e|JWQ%NMiLozuDixsl?aZT}P z;Nh)&^(yOCG9(iK!_PPMR2&}cf_oM0d*D?R6GTYyqw!CGv_CF;1gNf6-p0wNwvY26 z0;Ue(MH8F?ni`a5g@QStriy&yE}0b!^*~)MU2XYXC;YS4*T_GszOVZkq=gp=!RG28 z)(zPPvkl{MLt{_290%=XN^9mfXAG0}i`~r`*q=!l2;M;9Hxgi1usqK#@o#U}qHX&( z6a3lI7>ywTPHVKkw%{{qBtSkbmQuN&98bmt9IzI6@#l*(Vybx+fBtI!-RzMEV{2cz z%2`m*PRmV9Zb_tS;^fm00EeHL$nc`kmobuHAkfK!LMv1$a7m@9iojZqrbYtdzA)xU zns`YxXUiI2_e;^Ha2nQ@Ct7lj4X(!}B+dn@Ivk<|!r_r8*YuGbBP zB~hEZ%~F_I06>NSW@rG6?+RPr-7m>{UiYlG>)*0uWLs_PUfVUv)vevEZ{2V=V8lGP z1Ok{f8D=npfFDUnA%MIz^P&Ze7wZk=FaR(H_yx=4mt$e6ahyonwG35bQ`R(y>4*CC z9z9x-4Qr^DMr)Ivq$gCe(cVNI?Xy;=%f9nFA|Kdpz#s#6QR z*-g&Ze~z3lh&j3xM_W6qesLX7ZO>mDlyRO{`^RjBH?1UGjkrT3)z%|Opf}HojQiEScL-K}G)S^H&!rT;paaLnO||Jqk^-Me7+<@*zD?J3NTEpXCOz*a== zRMk%0+_1QC?Zc6>^aGw79kqrGeoCE%nnvUxzz1o?Z5k~lKQqTr@nd=K+?GETWq_>^ zOYxwzRIU}MT2_O|R;nmX(6;kNuzI=eGk%?PL|n+y9hx%dAIFWSZp}zSfu`#WEjo&j zcO-eHGjrB#8(DCPt~<2&H@8$Ch{UsJV&7E%tug<5jImb5Emm8Bv7Dl5L%GF+ps7rRrLGtt6>1`E-(ED97WkSLx zl6Paq7V-~u6zz7sH3zWhayM1}I75#%A`eFCg{QkJ-Zre{(m0gP! z7j+O()51eeg^;HJsBJke?gPu)t>!SJk>SpeX0F;`cLekOh+-~jbaWIxLo*$64wehz z@GS3S?oE?MbD!pF&Ha{UL~2+mK(?U^6*vxEf`T)HwL4W- zERo8Zr^V!oHC_D^#GVOwYh#2EfTHk^CtpCt_PjA{)L85B=E$yKvYYH9}SScw=@w%k|F7@ zse_zP^z*58c=2X9!C8K1L*h(90xRo56ePrkT~abahqMCKvuei|0o{Fg9xX=kK?dJy zY^N=aSJjJM%g9n^T__cKo1~&E7K;!#$+wEQC%O4;^U`Xn%S`3V%Gv%~HY$xD(F3yV zb|~W-StkLGogDv6`8#<@`o_&~wD?kxs8DO83}C`Gx}j-Af@QfF67u$3IbY46R@BK z$t)}R9EKlUTD;|A&5j%7OIOYywX*qO`O$2_WroG686pIm;`V}m)N$CY<5lA8>mt{TGQ5#y`dVB|q-2o*{mK!JpB+v~xSvI$>p;zn$Kw0I zss3d`83Ih2A}|X_w^XK!MuS?el8Tuj2EXK&a69M5*v?U_&tSmkr@L!j^fCxLzb#)Fae~X!BIsK?Q7FawS0TC0KTMI zq@wXFyLB!ax;QABPjL@)C>(GoBT(6!zPX&SGOh_xbL6Z7W0@@iO;+@I@ z$!5hohK$~8l%EUYHzQt*hPGnTM4&8fHqiu)#bBX1h!j69{VjPow! zrkWv>Q7w>(x6HWWif$(<@&3$wC+MSJAiqe1C$Gzl?*6?K!^PCvhJdAOv>m##Es>LP z$EsN^(_EK`gQx+b!DFhf$(2bJ?sKcKjkT%(pe$)Q-Lcc1J1rP(mJIF zyc21AdlfHdj2EMM&F|~*HlWTg;R|smSXyCHygTjpArZxy$a=YMr`hd&z0vV&#QeC- z&CvUG3K}Kj`B65kpTM0S1#fFovBQ^iXsEDJM!-7-$x0T=0De&}cT}w#Pb2rgOB)QD znk+S!ZZ3py?ny%ZAJNEh=|KI5+`$Fi{T-R1F}N$Zw8!~m84xq%^j_xv2EPax>tw+( zlOtKCnW+I*RMdU3NKt8aYFdwP#WDsb@xSnrg%?B&Ei<%BdQ>19I7uVJ$+8R^!3S#R zLm;_25uYPl8s+Q(AAv*wr6{}_prfsYNEiUOYxzfkLq*M-zVMxJ4h=VZAu{!VTRoVp zAwzoVZGEuoj8ai%Cd?&6M>iL;Ra4ik5=&*-h44w@cAZ|w849SD)2tzHWO!`p@IulB zxcmjX@cag-_rg~o2w4)iH0t3qB9>_MYRfe%&X*-;7soXaO2!xZE}f*7`YtOSeCQxI zG@~ipwdzi=tEMtr4UG7;cH$RhZ*GjlN^xsinaiO7}PVj)4@F*%|Y1mLglL*sj3q zG9v}m+d_lamhP^^9sbELMKEXzzTi;B*9w^#REkzsX-C>c1>P1$Qq)3Ot@yU?%^* znGREfa{LQs@b8#0p(synaqCo@@A}ac7z~iv_b;lII;EwpKq3j}mc72-6-DPW(`>Vs~vZ#8Ej38xy_k zd83aF0O>-8QaT{K@-oE2W~FzRJ$nomlG+pR!AvQGFSK90G?|0Kyid#GCKmK-Y5=;v z2=*`x1yjKn3oC;mqPGxnW?vK4!$~9v5*)PFTUT#axjA)*-oq9<$(QlctA*ZMEy~?W3K>VLA zpvbn$^5bXf)o4*oP0_nc&PHpp9;Ccf>sQAte_p~Ff6=CJPrXsfFPznU#^fuGg}3D$ ze}27;8SlM^hHs#!QbE`h(gfw9;C9C09FN$Am9cz4rZh$WJ%jFSLH=gshD@JjLWPMr zedufv&NZ*W5$;Qg3AQEr1v5XMljO7`QvVFYaclh6CQ}= z5ogKw?8L#2RX$|qd!HA_&r70-gaPvS#F=z`I5DU`AD=Q)bx)h%kEO~onYc1X*wc&t z$P=PDS$yKmJ`i={*bEn+GsEFB7+*>ki7&Hz&f&zR-YGl{U=>I zw7A?T>M(S-HIHzj9NS1Nnx&*G~Zv8SXJpJtx&WS^Xz4sz`670e55 z;%>prxlbm+UyD?Mr1rW?Hsk;A)Gb(lUF6Z=FPH`OKJ9=HsefmxJ;n|m)xXN^ikD<& zJ^P@%_jV;=)8yZ>gaIxwMrUij2z%odXsmjaO{06~6nHFjL+!GqR72{vT^Yksyy+OAA^o@mQ02Zj<4;7mmF zThU?E!6?xc%xpM1KcmHM)UQbX?g%~X(ba~AkAfkGMK#tzgNw8k-T%R~ANtmUvxY6x zE^NeyB=zsB>tt=h_T1VZgx|XB$ihJGYK!C(X9TfbkMEt)uUxBgb>LNB)z%!&@~JY2 zn01liF3i@~$|u}yD=xoMwkAde6#5*g*Tp;m)zrxAU`fS!kT|{Q7^F&EqGW3j5N?o^iza zzI?_{!C)@5%ex&j)OE&G$3yXm83SW0S5s!=KiZ*nqN1(gVLmX1INWKa47|3&Jth1q z&r0YiHBnP5CX2p&!OY@^x+>Z1u6tm9E3XnamFZ;EPHZ_P3fBCK6PozY-?hqQFB-Am z;}!l9?8ORI+4I;bk` zVUziR>KsgJFufsPE6JFjdFx%knP5SX5Hf_a_A=Mve*)E%XSJMUl=$j@o^(EThfvqB zE*W=yjJY8NT+{O|th+Vl@)uh`pmJmgy}Y@kNl-LzLjrs_cqp20rIYqx4-D7}C~Mr3 zxUZEEypYrj}Q^65RvB6 z;YYHk(Ps1Ib`<+2es5HQLnv7%pSj0yHE`W-4x=#VS3e<7VkBV$dWP$9N_Pln*K!*e z(B=K(kR5aH9Gf*pGDZLPkWh3yL5p{l{Y zmoDFE=U*>Nt?1k{TeLXUFiL%+Op*4%_Kh=uga_j}HT2V)JS=yRhIejfaO34X-w0E1 zxii=6$=uk|n-oFt*ONv~U$8?Qy`a>CN6_6aMNe=r9j$h)oz<`F#$$ceOYEC-{;c7B zk8{6qCIH)Y`yQFzZNzR7Km>p3uk&HPtdju8PL7oBbl*!?zs2Gg*)^_5I5N^z0b)KY zx$`rgMF~OXEKkZFlvZa5-B)5h`nk=Va}w@>wZ3xhVD^w`3$A5EyEZVy7qM%Op8SCRe=WX$i8A5ZM_*HaszqQT?kCh9oS*ziho{Fa$lKcDbETM060_QdMAFSZ+ab^0T(AN{B4n9sN$j2t9# zgl&fDr!UiAy*s&}`&sgw|NT77l>B+?W;&M+t(-;X_#F|iSIIBLZ#F8|ONtWVSKjbF z5uvNdGtXu+w%Vl|wx&bfe>#EJQ!+#%J2R~FqhCw6%)>QcN__C&c?A?ACv3>?y)&~F zg!K<*^*d&yhz-645BBL2nxZ}2-g-)+hEuXY<Iv@CceDB)s zJc?I?)6ASISKSiymUn)sOyxVl?)F<}z9HY$t|Dpu^+(Lfx_gZ;bN6;dyZt&Da?FG+ zJ^w=x(^LMzi99)vxSxpK1FwzWuuaCF&RZV;`BP>xzX%47uV7U#O;zxyXN7WcI=^y6 zy$Y+rUPHWc@)yoLv$jdq^h8&)0P^U}9{N@ehM&j9{A( zx0vyhIEK<6n)?2pSFKObN9~P$<=8b<^7WJIt-LLl;2odomWLveA4kETC-aV3^1DoS zek~lLR-~Kwc=6&Xdqe!7bUJ+s-OnDh|B_e7)bE_R-#fO0^MBJiMMnFEjq^kL1v9_V z#z=T|*LucB^EFTNewqxBN6&sm-9E&^zXVPs50$gVZL)$&i;68j_0w84DB1W`c5UCy zzIFxfD|*84Sm{6fg*zB9_~%+OO}}YfOmX-o^c`MJRs!Ic&X8sWg|>LN7t)V>K<-CYM6EBqDr;Ej$#1?!vF} zy}tV*-UJ5s1!Kc0p?>`|x^2_?$BW0|qspXy!OU-T;m}@}hv1>t%%TxAWib+yDvgVx z48wz_q${AZ;AQ$kJSz7CD&z2(98I=z!Sfk249XL|hR?~$gcm)WeyW(m}hAA zR!H_l2p274r~xaAuA(IXL9*}u@-NH#O{=m@^sBBn`nv$7ACU_FcTPhFQ8Q5lI0Be; zNaXM3YS;j(8w*LZp@|V5kTOUU)bt7xrLtU*ZZLLh^^)9%5YFu0NH>5eFH^#n!Jfkv-oH)4+7puKwI_9B&YWC;4=SP$Vs4|5Sg>oozWj6t4E zH>}@dPYw4zoD*Evb?+b@r2T>!59+DcH=A2{N(^Q1^#j2!f!de)%wSLS$ZZga@60>G z^g!WAAb6GhRyukh_id2Pxm!1#eRi~_hQ6wIn?hOtxszlhP!CFm04O-}=v8|l01B0n zU2P}Sq$_%B$L$_7*-)mX`|_F=)XB1Td`kcnogs9z?OBEvGlNAj1aO^>IA(H0{5ogP z=;+)zK|#F=$|Yv%Z8#>J7T$+P@+SZ33E&**Hmj~zN%D{}EY697_S#icUk=`Idf_@= z>@Lg3o*!=NK>js4Ms^xG41rRWag;j}`Y(Y=4BXF@X6k#J;abp z>1~%?Fj^zhV1;bcx7h8yQw_7F=3FVaL3B3ObSciinRAycbBcCWt4hW?Er_^(K+*{9 zP1Tf5j)7mwEQqr)UERBwN~P+1&Mt8?33`$v=ay05-w7)A%)9qboT4s%< zVMld)H+7jg=Ff6DcQTGzXwcTZhjMl>B|8opS%40Uk7jo==eVeapyyS1ut8<72IrmhuDt`F;Svp1-v!4I@zA9LeY!%wWJSs`n;yqMb-XFB&d|6_a zd;A{1rdDmWG*o37i#`@{dOkW-(>cJfIoG#lRY~h2rue}TS(Pt({P^8Xh`%I*fcmf%XA zU&l37?^rhNj)|2aR1!M%eOCKW@AY@izv%l&6?3qG2lqm^=hzr8Zdz&$Y!o7*1v<(d6%!(|cl)2e&rI|p0-V@357a;~x<`%Rd7gbxizsYW>fFhkPu*2A?n3j0CT}P%;6*V_q*%8 z?Fbn|EUolt$G~V_?)|vkd!5r(v{|_+HA7$Xu+2Tk!!V6WVF$(kkQ6c+xlS zi{dueYj@X}<@C{Qs~!1>)>_(d&=qaxuBG}x2_eb#|Io67V5_cLavx0Zbu!>~sRo^6 z)!ce4VjBjQ%+WsfQ)!k0BGn|ZtZfOqg_LiBWgu)ZGLkvF!Pul{sis<4+-CgECY>_% z%~vO_SKGeiNwwt#4wSm3S-yeFUGQA*}oe4 z?S<089n|mqc2ePxupdX@8h#U#SJk_b-Oe@1b&>!F%misHM^h_jvr(W;;27L%9lGGvnd5@ESYU0tQF; z#3D08$d?)KMR&3?wa*MLN``B-Np8T@=hYc=KA)+%?pIM(5woS%2*iA5(P({IxF^5%CfvB_MV`s?M6C9tw z;}~A0PX%wJns6G6;;jSXWXK(`rk6UVwb+t=KpnEus>K3kk{N)^I1)TqrMFU7XVqT~ zb;nm1U)Cp&YHRvDuu}e0l(=U7)wGmNW}d~FC{5Zk4jO9i6ge3pKP*sEZz@*!b39QW zo%r&R*hdex?62fu8MKxRr~|)Rqx=51jMx9wTZ!)0B3C|`W z41uxAEt>Czyt0=XuxId4YfL(wa?Eptv6?kl@`G=9ugaG*Z$f(WUcOmlnLX9kC;RFE zjwQmG40(yqQn$giYX=<=3}a^rwVwbkN`|PvbqkI8qUaLTDj7)aBLZ@--WK!~1`U9# z<2OnzAw!s#k~8d;KD(W}KzyrxtBB^T!bO*wHLucdOz*ST^dFIaQS@ZRW(c)>Nt%f? zdL0Sv%n_<(bz{TQFF2?N@A(B^hD@JJcXCba&KayH{d)ecZl_R4XNG9i5f5|ZL7OlN zk}{=s5b!q7kI*0r@Ex-cJf1K1dgQPlP4r~?vT#_v zk&!Ui3vFzWCos2OJ0hdTcA<=f34Ps*=8C*J^c-jn*p*31}9g#NT zNw%zi6B8`l7Ak% zoXcFXY&nah3=z+lC@aIAP=#d3L8th=K+@twpACN3c`2H4OowOAd*LfEZob&c5@|0P zRn^$qBvoKXHl1VmS4pt_kKi-0scfrm75ZQ+2nD}n~GxWCzpVQ zWJr$g`#yiM+0U~wfhr;-D;XIQ!yGQQNsl-J9#$lh>u||2$q^az{l!RW-cKiJhw_t@ znIV|>#|+}xn0PZwaw~+wJ~I&G*gOQ zXKoYYB!NYGzM6$y76oNVRgV=kLmCJ?f*!=o*S?D1g?IKbW|-&k2X*4dsu&)!-Hr^N z*nx0zqIc(^3(n^p0HAn-xFS`MvY`-?*0pv+9tDvTRh3Xl7zuoD1_1-@1#$qogxiXK zATbMytfLKfZlc>nO`uKa7QAT^kpY?@uqi9c6tHJc)v6<58rX`-Hn|(^fN|*ddK+&P zzys>K+C*uBm=!8aKCR zO+ui~!CM)m6fEz@ow;&Kh5 zyC^6qGyrR=A_hcv5v`lhtOy>H${#Hn3!ngTsrMEDo#)((xdgw{G(d_P}I; zK@r&mD`~{PxSPaH+Y?QsJI}ZmK|ru!6}am@L+u5^z=TbeRHk2FeGke1aJPut)NSWB zi=C3(UrWgQ$|9_17rWEvRUjx)kgyD3Ga^ylfV**n^(GKNP;Oiv^;ZPjX?p!%5&)^H zK?@hI9og!74K-6=zIM=ht{f^2U-MbWG`lcvz<5xe5CGQ6r(=d<4lMjP(9Qeu&!-V- z)};hwY0`_VYXNY4+bzqTeduG`U-|cgtA!16*~#h{A$#)BUn=sft8>00<*^eTJz;2- z>IargAJA~A0j!t$i8i7AL|T1z2@f0bt8+^&kcl47U6>Wdb2qBCgz8u_F4?19b-}i69fSHCo8%ra(4Z1sDq3W|59?(WAVqj>ri|_Xrg2JHO z83G!rN%H2%Qb zjy|9vVUna#QCZLf(Yi*#j0pzyECu_9Z5pxeG)rGRFzve^klfUI1aFE01?i=JfEY`Q zgr1TzLkqC#RW)5jHTJt3nlEtgiwXxV&Ll4J8#0!f5IO{R@b+N}Mp>?}r>jC~3InXH zZ6K>OtSF?{+o(NXIEH3Pi-ybf0v!YHBzWVgMQKG=SOp+KL)e6Uq5_XYY*hDUz}WxY zeCSUZ)n?+G;^z|*Z*kPMbi)kEJT>1i^3`j)|DB!ZB&~u9tcn5>K5A{!ue#q z96Ycu{uRcov~z29$qAq4HXZ(Bt=KrP^MV+vVjhmHVtp}Pg=w@DO?nyQ4(4{E-@pzNMua#S=#u6Uc_=c&4di2fA)|69nL24VW^~g zJ;#Vsp6=K%qP#cCD1)M=rpp}CLn^QcOVWTaP1OX3S&+a!PwZwFrtmCaAYy-5z0x-Ut56u#2DJ#d~ig78S?%ubHoL4 zKDD=304ZjMmE0smws0aMb2z8f92pxdzHMV zl+H(jS#OYt;fUsEozegA-plVLJ#{f&_@GU44r$ zCEJ$=&YErsz+BLr0B8^p0{{d7GE;On003WQK9zofN@Hmt_k`Vi$Z>(NoIwG?qri!e zsx;l*q5slx%Uh6b+nE2(>A!%HnE@IafU`INV+CLPZ{4rEU)*~#+JrP$OVgxLte1-; zhe5C7`1A7d6evG zYk6`(BuyoM0K^OcW@g}Mt^l?hrQ6POw(E82=$3Z%J8N&dt=(6) zyR53KUn#56Hv5qPO&cErUXYOy&JP737wSWRlAs9m|NDjgO;3shkBX^d)Yo=v?OH{R zvp3hLYE<;Ko!Um7UC-CFHEbHSedYr{ zgXBKrtBhORrYp6t{PsZIjUmF3^EJ2r@YcbNREFNO>+64Hb%8Lo&^m3^XW)^wOw{Zv zvb7vL0*;lC0Xc8Y7Z z|J-THs6hnOYr1%&#*ic5+bZ;isPp@9t8Mz!+l$pJXkWTjL3wuR)RbKOI$O(bU(*sF z8^c@_2>)o_{$?2wX|Qc1;_jt&t+ueMsH~Im=DRhwf0dO}(xH|qyRNrU+^>37vdvJG zrimvraBd;Md%&D)NC>FPY7@p8xdVDvM2z|p+{O}94(|81jk?)n#IFW6%q3?X=ec69 z=&U+1dvUkxv2hW5m<*Vd#bi`1tqLi`*+;Cf1K?(VOr&D-syVy@;Vmi;cn-@Zp(ThGP*oX;Sth#}JUfI#)Gh z2@Vm77=RE(gBaf>ZE>t}@=S7niKVO*k-H>y#<1YULz5&X@T7~$N7ss`LzG`CA4L&W zhAAyJ0WWu1rE;$P9TaTb6-h0UJAwd#W?TmiLLs(fYhul932Lvqi{oDr`?Y8I&F zoWyAn40kGboT2x1bUhv;OM5iqV<=x}wgpG7p|(Ci`RK_T0z)Yammrp)LxL3>Ayjl^ zMiFILze_mowc}hhu8Z87G|aIv+#)-`K*=t}>lHCX6SNL96dtjtU~AUiAo;QVmG-Z0 z73wRB->KcaVOw8W6eC@k98*9vnLByXb7)w@r$aZ&xDcKP0ZbHu7#(p~; znHzN;_zDi*+!zZ_l2I`kWh739Xjc87_rhC@gk5uU8$;cRT|G>51B}loZVZYhj|^nI zAsR20(@?1lAZoB57fvW1OJve=m|zsvIjUsXOEl&Y+Z#od?w@$zqnAcFrU+pmi;aT7 zOokvyli@uQxy49=VP!-t$*|jzVHe8Yg}xhU+A5!(E66@>Jh4BG*8laB`(1q3d^7RkbU9&b#^#U2Zf&Jt#N-)XlV45ganlP~u(#H?cU$K2SY>FO)41jZulg$0%I+6%axOV;FO)s3*6 zOA(nFk$Sk;0~Ez8x&3-)c&VqaN8W#74NC0D@-^x?{;J-Cz^6^W#60%IDxri^7}i^D z7N@dN66|>fiLgkVkF%5C`xAQp?b^$RPisIIp&p~XUS42}>)7Yta|SpML(|BY9Veii z%jp-^#^h%IamFDYcuDmF?GY|8O!Oe*y~im`5t`gMA;C~fhC!@yQZx2X)Dti3mvm2r zXHh5ZG@89YNB97lvd(J?xoVIFYq^&Y`31i+*zk2~9s3S#V+5`}!Goy%;5-;i6nL@b zag77fW(Exbo>*VRFEJ`JY+Dq9`;9TsG z9Gp|+M`lu*yIgT53yJv+TROSt-ZY)cg!o1E1-3S?je{UK&=4>!b7LHHSiQ6~nN9qT zEuG!-&pxeP)7I#07hx0#EDpA%yT2cg4&LU;%U+bGT;1exBvJ;eZHwBplz1Ui~~4T zatk}@qw8=$<;E;gNKVgWT3XH&AoC^;lx^Lch|saZ#>%}EWB7*vy7F8{ zeTJ2h7ITsWSo8esj_~+2=J}mzz?YEdGAu7&|NZE*&{FjB7p_{?6alOVcw8T1$#}^cJd84c|NYm7zJnNA(Bx12K?|9>7GA#UJ-gSGA%3#p! z-o~qVn)ft)Pgto8KYq!IbN=I!$wO~LBSw4E0Wbb(33WDx-t&g9EQ;C+fC7{3iHaV(0(cT=fWdJL&@HD2=SA2c0Humjl!=04J9kvA;fj; z-`b{QgPwWDZYadoWskE>Z~a^W+bf0#DmE!I5j%WLYR zJ@&&crcE%sd116O{P87T~O0Q8$-{9Q^U#fe$R!ye_e<{8fX3L#lQx(bLVG)s%}23vf8hv z1bdCrjK9C(`l|YxAFhvm8YpSA)sb8^jh%|ee$i;-=FjCzDy@GHijjC zLqsSh8NIvz!k*6eeNAcS%za<#d0->&FB{G$qvF+BHT*<;aw41SryT3PilYAFi;k{u z!Mcfulp7Ma_dJzGrik}!l?(?XUZ`h#i%LdSxVP~DYU`zDR8@`t@n8QubOJy1e(-ci z@%s$R3~p|zJd4uZCT|^hwo|RJ(wAdsK4NVQ)z7K>!DqIGWF3xdyV!~hxKyrhKK*w- z_GR7?ejb2R(e-sZPxbea;h>`-{Cck>gy=|ZxSHV&JI&o z`MRh;>F%tHI`p+?Qe0k|Q_ukM|7tI$+}78(qey#rVO!^Vr|>^`n&J*HfqQ!XKC;+A zH*l!={JT=T@ZC7ylrQ`q9-binbkijm7<^)5bn<2iqG+nDR?V1H@;w_0G?Dleis3z1 zTEI2F4DN1_+r!sXM1AhQx2BPb6;}UM@(L^2E0hzK7d%^;24kN_#`}4{nyK6;D3oYp zUr&(FQE9?O5;s&CZK&ZhR4&g-*@D?uJacF=P}sknCyszuhsG~Y3O;BfJj%h&*Im)E*h;xf+85|93SO&^Z61$a`6L*;?Xk8_uToA*^YeEdl81k!Q=YBzouJf%W1BWTK+Z`_r$vdlejtGPvS`r3Q8p zb#-#bA|Ls_NqvLzq~l@z3{Mws5|O}*!QffSwN;#?aA0Q%ketmzE0LL8GRsGZ}S z`;syJdCCVa@HqewGLlHijZE4d4Rg@*wGNZH{J?^sctyFUw~s z&W!nDxM$KsweH+#PWT0V^m8_z_mqAXN;03MKTmoQs{AQzdMuXM8B6Cf#LwF( zX60mPNyU@l(Gr*p;j&7YIf;AsDk|(VRHn~LS*1@=FQ1~a9#M)+Vrt6Reu+%(*p9@z zl|6rzx%_CbxfGR^6;}1$XLRHtmd-u7xy9l`Mk{mPpra=@b6%bcad^?PU~Y?ex3NT+ znUQ89w2|qjEe4uze=Z}h!85PCojiS`Ki8+jcfjchZ2x-oKYf;x@Ym+Si->PwhP}7m zY36m+vUc9>E`K$H4ZL>UeZ?E~K#qX}njTyIzMzvHezAw8Y*h8%HpvI!60d%JTU$Ng z(r;7)&>Q2twKL$Z09X6&$*^loWa{2?GqB~dU!c1C_4f7kznnVtNTTQ zZ9SFh`rnp^wb|R$unV5As5j3apCZp^d+rCf|Kr{Je?8m@+P%NM9n1I3Yc|kV^4lq- zf8ReCv4c+R+{unX_ur=-cg8iaD{%EyX>hwvI_Itaa25+|pfA4mY^Et(f|J)hG@l4t(6z}+7?^SHW`;GatH`%``_@cMZ_b=J; z`Txv4iqls?SO37ti~6g+qxZ{U)9iR{H}`b)anb>eeXCFB+uMnSwZvEI9o;d8FCG3m znhq-H4In%p_AhFrdiLF$%WWkwzx@9GUckkEyMAL&3~yaO0$X<-%5nKWhf9~ocgd@t zDxEa{r!@m1x~}y8W`AoU@WA}0I+62b-Q-Qq&0Euh!gDnkU#>!?w&L6`wCi@Be-EC) zD)Bw^V7{$pz+dmg-0f1Ts;bt(r|qrvHEAka@qfFoqW);U3iu)+Fr)voWXDa~U#rLtsC#8je@-Y5UfdhY%vH1}D56YuD{^`!}+Ij#VKRG>^* z<(jG_M8KSK!HA?3F!^fLbEW1Wjxl8INs0#PTAC)-|yzKjW=VxUwV~fsLTh`~*Hp8-x$u|A}u%lvl z#c|Z#NY^~8R{d>m#ZNSO+b4yuWgU1~=hu;S$9J6+S(Q0C61-Tl91R8tJMO#b(5~ERjHAztf{KiXHQ?V1dElW zpTACL!4`|j+%ZH&u{XjQCgM^s&CXi4rfbP*q^4Ox$B%;fD9x$Qp|3c4OiF8cy85_L zDs>xm8C5kuQeDk==icf9pSewk=Nnm^eC~tT`uwBcvGlIl^X~6GHm5nJBJk;S6>uUDr2z?bH@8q*Pr%}7u?5YwO#-s z<{dt4xY*Q2RDXH1@g>& zV#90KV`SxAh~6KON*CJ_VmTK*3vre<|9SiF4B?+S4mL(zm5x*T)!`K5U3A%m{fD>F zpXgbs+)o!B99P-RO|v(xwEWF@J4@e0cV*sP1iD{~mIHIb4k|YW$V3n2WvCrWGyT3&6&K% z%8rlD+l$QyCzAK&r$;C|lRPGFQ`~==+j+%wDc@3sdi49<55J=!&*QU(-5X<*E`Ie| z>hjR!QF%(1_d7TH4{>=D!;M_$;p+2k+#=@r**l7)c}o9(ke>%5a=LIcpt=cPb+0>3 z`$>Gi&9H^|c{dt_3fMm_lV@ENT^rm+-kr~;j>xNWd0X0t(T;lVN_a;8ZjCdmBlnOD zFP?!)Oo?F|V{tv)eNvh~3vY+QI9!@{r!F6RQIBi)qeeGgk{wNLI6c4$iDL#g?CqaN zM{(|MJ%4_U8%fIZt;G1LtZzfmGQvO`k>$_0@drxu=DXq(4A2omTw((s5HZn`X&n^29 zjr8qz}E)Uxu^B^rrT703OZrc;*IhaJp364C#}tk zMv|CiwJeH2+7oonk)li-6|kb#@aq|D*J0#QY&5n^@bGssA7fepf^wcGw1M;15h+on z+!ud!F=JW%cHS|5y`Rd`UG)W%{Fhz;UZtLYNHYOQ{jnAaEXHcURU89koIwLr1Ikv^ zxamtfo`}_qb z6e0i)NS$<0XFD2&W(xz47RH1|>DLSCv{Qd$3v|cTZC9U*J^n;60{|VR(Bmvr3BW=K z6(g)NEn^An2BJ?GW?Qy^8cltBNN!cukSG)!1Bte$-d*1{G4_=4vqglb&VhoWJyLkt z9vP&q81V~7h>|E8=yBu?9uSC3V2!IsMg5UlB*Xg!Plq(}xR9Q7$R8#u1O`tfc+Zy1Bhp5pwF6*)V$pB!);Zv*$Y_2@nCWF)Yh8*Ow)d>V*2y_HhRf>6Suj7+feB;G|n{ zG1?*}kXpqv05TCZZlykZL-0mCq?l+2)Bu+$VWS471zG_bw6tP>v%jPlR7cd1w&wyo zq@Yj;D~XU<5d8gRd&`ZA0A9Qjh+mfzs@3SVY@uP3ubSN`fJjfac$d5Fji5==FfAxB zCJEy*2+D-THPmnHjqS)f#thmLP}~^Z$?R#xWC#~%+-7B3O!>li4#Z^9qp}}unUR(n z!gkg{6tp@r5tkApe~u!qFGXKqUm)g%we$WT(Oj4e)%^y}2yt>Dby8cg!f^~W08xsd z-ZE2~GbnCA3X2^|U?PW3XE#Pv@5J2B9 z13qupMrMB4@}Z1Ka@3wX%Q8hAG*o7;nE7IMC7cox9z28p1W={{xke05Ni1I+ zonwf?W|#$3)G`3&EKt9%cf63;!kL|-o8loAKbB}y$5WO76-YS+uvra;&PN4tmEfsw zpipkq6CP3qauBRRI06Yx)I}T`!67DbST1{nKQE#8S6Iu7t7$?s4-9e;sDhGXv5}cq z-TaUg0s`oS8I7B%Pc2opbBR`(YR^MX439Ag>IGDUGqTZK(8A0DFmDTfK`*F}s8DXy zI8wYIsD@SyEtNI97%9izX=cGJSu}~gq=rGYhFJvh(hNfhU6c?J5L#|hSSdIJQMfsQ zYmyS|IVVyPw-S$+$W7&Jj7>?Hj1#6!gtBU(zQbO*J+9P2_$`!U+@J#B8lvK8f>kkry?|nJ z%2F-eu=dRD9i`6qcS2bT-XdU*25N6{7|j(oGAP5-(n`56VV%_4>pJZeIe0tKor0%B zbR!!swlYjQa&U?egp0{LtlaH$srL;L!YV^TS|S=todB2x=^oP-kc;#QCX zZw~cYqt&Z+YRnSjHx2J4NYRim7f=uw9hbU{0fT5ex|Bk4K*WqwE2w^`k8MwuAVkCK zT-0iXB_o2gAk<0?ECe_SF|0OB=e?lwL-gfJ|Fozy1ky$FR+U>Kg%XHLrA898BP`Hb zGf~V7%0JXjG71+twShDZIBOpXso*F`f$4TD13;2!p7(G>%iGjP^+tVZdvXGy90g8* zI2e=&MmgG)kFo9uEg(A*Lv#4lxhnO|<+>oNs4?sC7-N{vXchOEj4P5c8AnVj$T1mD zC@>RgXrcs?r%2#}Ato**RU9oS)Yk#D&G%I`Cu;!wBPv4lBh*1K|hv z@z#AE`6ZAcg5fOsCL#oNZ^)7QZ9RixUW-dvTt>xk-;@qwvIIgL!vf5?BXb@l6;Elu zXLnMsupn(kMSVm-vsDUfg`|P$USL5J%!#Q82?XcrH&J2`Kg*L|u8VL|Fc{g5RVmG8 zrVst)%c0!CcMv+iIpGcJGdEO#wg)IFm_%(5SPfS>&S+a)Atq(ZnHmdPOG(2Y7#>jo z+8&{$V2RK}rM&^!N${ZzhZIl-3z;f%At;Z1VS7dZavqJPVE_MA%OG=Ct7s9zh*Lmf zjSLWRb?@Q{)pGPMNWO-4PETUq2;C$O2pb6qzU0?{%%CV*X%=&Z)arNkM(qg$mN6s~ zxudo+EJ$Ju&8C>-E8!UulSYTK-{VHq@urwb9LHoMeC-69V_D<%8PLm@^aMFqo?-qQ z9nF3mU}GRKNwx%-Wg(Mpjj12QY!{T0>V*2@_Q3*=D9hQC89@RyY%382V>y&5qjVO* zv7`#>k>oEq0IK!W=3sD$k^ub$<6)@DQ}B`3DtL&&+rwsT5v>hSzknCqo+ljVVlG`&-UORBlVGRi>IBPn0Pxt-WDLzHm%Z8o4w+kU(RDHPG;W(>ALM#PtR zh}19a4cjXgkTUtag?p6?-IWYD1Li`C%(Rd*=S6~mtx~_RM{Up9Ae4#dEzl{Vr!$S% za=e_`%wgu2yN(@I+ ziUENImdG**(-6UnfxopkP~Lz5+U9!C+rU)~bsAs*Pp`TlHOPQM5m^R?)=Z+CwE)xq zw1`Rvv~QbAK6%x0U!lpn&w@mbJKWH0I1sbpE9cJCQ_Qc}YSdcKV)xD1b4dy6k9}0^ zPE3%##av@Rw3RY8<4qj93LUyKSxfKv%?G z&Cg4!QS{g#o5#F9e$?#u0JqHtCJi*;NKi4#PJAG$uSE;Bt5<5Z=+0HKr=Cav+U9$c z+bk6^Z4eCWq*y^C9=bu<1VIuCocb+2l6!*!Y0Wbxw>l((0*~=@aY7b$T9tCMzyu}M zNcGElB{u!VFPp2Br7>ZRp+2F@^wnuDnLS~Ku4vee1l_n5U2WuujAQLOydz3_y`|VHZQR!xMo_e*k zbK_NdidW|pRfJ9m6z6-YY9kJ9a{!RWn^-S_2*CtQ60|n7oFgbygiV1ilV^Z*v$|YM zpJwzH)Y%y99BkE{(t;K=1#5%?SSq-MRt6m;!!juY+1zCGYtyDA{w=Ldmq&=uPEK($ zbiXH^ORTzd4pDWU{)6;OeR?9_mUhv&$i^@+Ock+)Ac{`OZg6p&b&BqPo~usuS1x*X zmya&bg^@xVLtGS9?L|vcIAutWOI@A1J-t8pX?y+Mxb7dprr}AWlT-aE6f#7Abe7pR z1#~j$e~4W&7Jqb-{0oFS8RS1ib{PvlI<#mO2y`;geh~L$Eb-_tgkyn6Ck2cPL^>H? zJRnHPSmMz>^KEg_g6!gPE~#ze(H`Y)anTpv;syaW#*ap~7B+}^GHlr#gJLovQKOS& zxd|eZVSE(r>e0s&{vZ|@o*UgY5&%#T5CQ-I03$P1Z~$-*WuBDD0YhLxC^_f<-roO> z^twozwwo2~5An&>7=m@q8BiA=u-|_I@&EusBvnNKPzyjmy8P__zCSrWC-dY~qAAiW z(FSy&?;r?(j=J6GCFBy-h!bfS6bQ5+k{yS^63qY@0tN_D0;OODjDVyQrJ+cAK!-G> zxshf?niS~(Ul58fyM8PKWdDD3sf)bLetEZ97Ww7RUYker(7!w^-1+q1{Mlze`qM-G^;>Vyoqg#u z5Aw=4fBEw-{j<^Nk>=Ug``9~k=;nT>&pP&>9@R_!_4P2lxsM*ut9$*QJozj6PhXzT zHhziiJ)aY|Z64kK(DQ}Nd^=miyZh+w9M{MB^t<2wdc?<_|8wfUzFlektyfNyBlFCi ze$L#-PR|}3wl{A0*rkJJ9_v*%+|C<|{XaT3##MY->h9tx7dhE6t?s;M4Vz_(b;)#R46~~t7o9^;oJ#EPDR$_T)<(xNd zcLLh6Wf$iJoX(O5?I`&ZxRqIXFeN_{9b{^Avp-AgOCEcDul9fM7qh90`#gJp?)p3X zmRi(`Me4Leq$aIc`ThPR{^z~x+_H(@J>7AWgC?)-)IN{0n}@ei6LG+U1E|S3;lPQg z2^{EfU}_T5H}lxutRLAn+uBfz1;b~ezrabSA(2S-NiLEeXWUn&NXh$-6&?IPaE*J= zyLCw9&csGq5tIco4dNCW;`F^U3e=gk}vpk8TmXOJg$s<@Ub$^{G&g= zu?0+5=gMrf@N%)g9YNoVT_&6!**NZ@_ytDFyOZFLE$%qG+hqbyuoymJ1P>Ky3!iYQ!0?QKT8#2n@bC-|Q5GKquJmSw zIE%&ak;i!!f_d?eGJ*JQHRIWa&I?2*7YA+#9z-s(NdkA@aZG|tV1cg3$6Ns>G5=9= zD_!a$BLQwg07cSVD7i@Tgz~~TMUgl>SVhir{7$6Vt`L?sdA&y-=Ku%v+Rjhs2e6{{JkF}K=@&z|KB_6gTH!LU;8CFHiLfpulbgl+ns$Q zS+P6C+JEY}7MPmZ?`7+6$5r#W{Z4&9{7&e5H(!0)Ykl}1&MIqhD*uKz7*bZD-|6-* zv+LcjJP_bt`zs}@-{akSf1ZN7SZMV;yFDAtWz%VF_dPr1W&G@VHp|MKc|U&(KD5^D z>U^93Mz_~2n(o-E}*mXyU(%SFE+I3V}PaT!jQ?1iI^4&|;Qx$7dU2EB06?9aG zY?`0lRk+tGx;UOYxz3BQJE|q(wMO`=RWhhmm9;(o%2XX?>{Tb39PvlROuE#LYPp!r zSsmwH+na=ITB!-C< zXBi#URb5BlI`lWyy=_O|I`lWyy?saDI`lWyy@p5pQLPJm-J+}SsFRDlxWD852h&r4 z7gbjlPpVS3Y+1RgTMVA+q{E~CD8$E?x+Y9n+2_sM9fVz4o6BU6s;I1|>MF~sI?Cj# zt}^PXtE|cDs#CJvEXY=4W!S2={rW}9FKkn< zhXKOZYIMEORdR6`cXymkU>^Cek8R_tEaK0l(APFpEn9Vz6;_>PO&@RQlfQD&y*qlP zhAgn1T<67G8ch;*c&Y;}^uuSLz3te)HaWcgK&$Vv((0S+_+P!~{@1>*wRHGdZN4hA zuS|<3Z*bNN%g%ij?QH@$fAUPUdr1JvwV&x}SLJ2=?DkK&*Pp!avyZAx*_eCv?PhOB zU%}OV8CRcW27U9@TOXD1R!3#h_4`kSo#hSou75kaT6s&{p4Nh}B0K!1YlUaD7w_TpyJHR~2hkUu*7P z74TLSYgS)w^1cC`)k>NAtK{16KFz9=GNkIQ4J86m^*QbJ&n-8m(R-7o=joHv==4cx z^v9=uvr+GRdG0+H_0sNqwDSsoc4|Y2Xeknt#B(`UN9MtQ%4z&gou(=KMY%XMuUl>p zyiYuqO!Ig8L$;WAQQt0)0}~XTC(!(-{;a-xDfs%fZxftM!I>sM%Tym_ME)m5M8NVJ z_qa5T=ZeG|j}^%-9#tg2c>HBdPu_wJ@$r{3J$oyd`kS-_#$(hZ#;w#M<4J0?@PwLN z_(V-Fe4-`}KHVlL7m+*wN}Nfnr6j88if0o4gAqPmBuMysk!j<)A`&-LFV8Leg?ZyQ zHR9qJYEp3_1z$Rr7yK&V&%7tt2Z8w3B8m8)VJp^QqI44?Orm=eVHipONEq4uNMWS^ zBVpwIBf>~IM@SeW=N}1-lz1eX(!Nkd;$L7Qc^B4^xEExRye~*i0uW7#BrtI9 z`R_=fr`wg9X}~|yI#5N#b)bsL>s2f`2Y8blct!F7CvqmBXp(TzJSV-762+qT;;>i zEXfOmHyo&>NGuO-I0%c<1R93YG!tM+(@%grO(wv^)I9_5G@AjyP^M>KorHKm_}XUG zu_k$!ZhcExy@47Jhgd}TbJ$9sTT{BMS4#wI6@dZBA|wVtiX<`uT#^=uFXBSy!w~%t zfD4`w>IrdcVaWPM!Wil2NTw-%b3o~5k&-Co zEJY&hQJQuej3#blrQ~gp)Z*F@YVz7mZ3GZvikwNip8~6NMJP#ZgQ$shqtv9jQEK9D zOq#qKj7^-zN|Wb9QWJ1cP&iCLmvln~{%%wXo^+#G@bisk!Ob^D6{h*p_%LtIyr%hR za=rn1f%&=+rO3ib>+4nYe3hY0mp}k*SG!_&Dzc`;+#uQpA0b)bhR%YQ(+3)bd_N9PRnr+KDDP?Fx8A_2XQm#1UmYOX>Dd5=)tAb}OtZ8K!s~aqKC4y zVb0r$Di4Q@nrva1+H|4Q^cTLUO}cPtdgIpf#D(E))9P50ye~JtHLTu1jfcZVwLUIg z*i}3it_4pQx))8LlMoOD00aOtLq#P30B>cNmRfD^;^Lap6-CrHxP^70S_ z)=hUz2RO;vbQVO~&3$bwZT?&m`dQgWu+w_b5+^Ws3K)S5F)jwSA zFQ0v@wCAz8QrTEwi+tTSRdwf=|yxQGVvs$ekHgGC|wkN=lk5lIo9-+gZ2?0U+t( z+%&jmeGrs-o^g+I`j&Hz?65(`(ed0uKvsN@n6aN~G*tJV5V?`uU|_B1F{P=5=rdOu zI~TrT2cOT(sH$h@M5O@|ZU``AV{YUsSz@vdCJ?2zPY@fFI>BUi?Zd-i2b8!HUGMhl z>o262-KCJDD>qo)R%_|8kqH6w(h8zX;GmkSDTEY==K_k;7~^Y?vjd+lmqA5&4B(4T zSA4>RglX*Hw@+8n!>vq3N({kwYL+9)5d+w79ucqsKT7vIm>(N*BUQ;1?e0Lq1dI}T z3_uF+G02TjO6f6xD#~N!I}LD>&JL=p#<_CZWCGs~tgFUcg;%j$D|!ramYl_at@JhO z+Xf~IJq!rsdlhm91}Z%a5aRR(3MxI10j_*6MbphK)!6Bla+hkkf~3-vx27@D-Oa+z_J&{8rt!6BW}hE7Q@e(8s-fPa#KNR;Qa;rS5)Jo>Vautfg}SRn*uw z?!GL2uR&GK(>>E^ z@LT1qinB~ro;u;omR`EC!(QZ}mU8z7)kD7|D6zV;xJsTPIVz0%%MnAlSrHJv!1=c; zB2ZO}UR4@B6$cSan{tu7(rN5SccyP%1@l>dt2)3GB?+{V^p$Qn%e3X``_BYNv*FdOZL+(cbweyW+%4gPz`{aMzx zWdw|K?UpFMhBn~ww&$Bc-|?o;uk&r?+cvb7HP(ERfkZBT+623-8eos1U1_mfs!+lp zTEB_*xb3Wg6^j@K12;ocNtzToYI9GyL2r`}9bnf+{5>CZ&qsZsnE#= z)etwhP7gcxHA2uKz(YR?kufkF`a*~w10|rHTfq={*zKl%YrY{<0w99GA;G;Y?CGG} z-Y5^v4rHR)>r-9uupagyus)Ccay?z)GCtitJ~}aYdf4|{>gzK1*vDqUs_ya$`?|Y5 z%=oob_UeUkK5gpl)7IX4I%=<#oo_Qs9z7j+9CWgG`;N7qp5QyHJ7L)qIKg5uc%KA; zK382~Wl`|M1txGxN!RxYB@7(KSYZV977Te@H7|%zSNGx;3QCut`)AD5JV`@s?k;J) zu0x;8t#|fa>NL~5e>{6tuAwUf-SDKY{H_Js_Wv5#m$fw+y9^c)zS9O>TiLVim8|Qo zW^1pz8C!vO77XN1Mtsrf2Xxs~cXt{==gudN4GDAF6@R@Qbg>X05Gro_S*;CUVJjMh zEB~aIOy;zzgzbDh)RVJgLtSHK&ie9pO{!Tg-9ej-biuV5w5)oLHK!b%Z)R07f=XGw z!mkA-*o$^;L4z)JVsyKgy*%5N1uR=wt`A?t`CZyJ&D7=f=V`6Wx)trO@JDAwPx@2Z zxw=G_q(67gnbA^|CB@3zgNqWQVWX+sOBeL#ZyP(6rhQG8+FKPp`gX>WIw+dhQAjt@ zO*s|5?6Q}-aQ*))_qJm$U$OSMYqgJ;p4eb|zNF=iiOP4!2kz$h#bZq}c6B3_o!)O= zS=wqB)th}&E3T#~Z}i`r*h@qIW9NTpV6Rypyt8dN^{T8A@}S)3{+}yl%o%Q6Sy;@~ z->}?Ts(DW5kBe>SvHAJvFE8ia4`V|f^fm_Ah7jz_8cIO6qVdWluBvLmtA66UNwv_L zcisJD=pR#C*x}Wy%NkpbzS`h*YrC*4zRs4n$GKN%Gje;(Hh*7j+sU=xb-V1}-%Ua; z=&|^wDwVcfTl$o@hD#V*Mc8Aq%0{=s-8D1`Rv&Hn*`28Ffsu?~XHM_p_VU`r8m|^v zeG>y)BzcmpPH$IrUP@cuN=*Cj{=XrAZRL5by5I#F%v#Ye?bbVAI_>kV75+z+51_Rz z?Xo;xk@@(4w2hj}`MCYto+5rp%5GBry~YcF6YmH$4PVst^uJ2|pT*bRD``hW|1EpD z;s%R8{5}eI`1Oimym%S4VvD1Y9#2`JsdnE9-D|YHD&m?A^WWb8#@mj54#Q%MIXwpg zw{|DCrHk>_86I@aTlL`v{O;B@TiRt?HapTIk~R2&%q_R)=%sO?&9l+BZPX-lNO)z+ z8s)z3P=T&BZ$SR?i3Y(js?D87RouQcjbi&9W!|$^h}GA)Tv97-@AXfT)4|ecxo>ih zEt(PMtOs2|lUi4r{Ry|~n|<^$we7bLov(8GRve|07e7SU%pT09vn&3xYzL3Z7dDNy z#-PGX*g%R^fVza$&rN8X4Z&__KC5}GeP7akieIw#_QV=&u322!HDYa7T5gxikX=Qx zg0ZM5s8E~#jObK5?=D=zz7!`Dn~CujO#6LU7Yk~b_St`1u`{QO1?;Q!e`!jc3lYe_ zIE}l@bQrqhR(aP4;V}}5KeH{y{fh4!@PGM%uN@H3DczVs?vskI-{v6`u6fO&56rsm$q3^=pAn*W=05hT4z?9$2lYQ95gep$i^9By zC)?E7kqJS~)ZvvJERiSlV`gcqE9$Cupz6xFTgY`s@pS^o=`85C{_9Ipvczl4Z;xCA zm47E%r^2U8PE7>W(cd&aQv0d_6oJoK8P0IS4U@rJgI8CiTPMK?BLb_*6VmdB%sjT= z739+%Z*v`IDZ5*{x@SWsgs<@a8g|b)zj6>ExQRTLes(hH?EkIxcl5Lp(mX&`tePAD`9Z4x zD|UC}KA=*1A<~hZ_}x3Y=QZsNe@bHof)@@YZhiPxRgE@J^uL<5qb95u39Zgyh?u{; ztJ?d+mNy9-!fiBiwdLd?&Q6cmQafEU-ohpgwgHducl_&mOCrq6p20;W$gpErR+e85 zZwFi}vHShvAFRX%_%G~|?xLE3lZ*>k**BMUR!o0lq?5w?T7F!Bn~l^yYOA>duh8}L zaq_Qk7{Su5!ZD-C|NZ4j7j;#HC^oOPm73kY`jd`PF{PD^s50Qt>w%us!q%T!IK7kj z?Z-6u_W`_l)+O293A*QKeq6$ozfULEPNy}XOVX|Ucq>aZ4}EP9p*;DDL59GuKftAT z$FlWr*>ZJYA$c7%_thL54HtXP;leW?To`n1AbeZ7MuJCZ!mxUWmHOPjd3`daH&wdC zb`s6bL#XP&WFyYHQVpKYGmhK{gyv3c*o}JDYv#tUs+Rj-<#pHR{KETL zaYPM}7{(B(o-TLYo<0+Y|93z)aZnOCay#$fOU-u0SvC7@pLBgJ&?xA8tNqw*1q6qO zAg(Qpp{OXw4yl}ucHN$1EQ8kwTpCv$j&jOgG8l61 zZ;DUhhi~|9nuTBI#OO9O=ezsSdn{Ptz}3q=u=(8xTf+%2AU^5Q9A|>^@sb&+GD|-d zUEWt`U{TLLQJ~w4`p`L~zRad`W|x#-eNi~+FL?}-HoQQuOn$_NKKX^m)n^n6?U5LT zt3k=os#0E+y~B`sE5=rPpmfh+0_EVEr zVBqH&im1MRvO6!M#V4N;Kh@o_>5*uI{thaYxr^ za?}oa^yU26CsD$=oqYFphA(FtoRzo;2crN*&oviAQFRbKE;tNIk9zdScD%!x!)rR%vS*j9Qqgb}B8ni%>AlRfDvwz|X1}19@|MIAQ|L3pQzxVvM_XOS7VIs|3@$uY4iuadh z?k6kIkKWgY*Yi()Y4I8ExJ8FqWzIt=$$_O<1%X5WCuo-RBYep~YZ>F<7% z7tx@haXSaop@)3ydq2(4vXjFd#YB4`hLw#g6p%xZ)R9<$SAMaI%oR|NRJZZbPsx!s zp(AmFrcxXUp6R>z_xgy%4Kb@;4#S$qW_x*e{YL+LK8nf1V#3|HPag!n;{Aijk^&+6 z6MH13k#3B$gr;gi{b3ik5;224+rpc)DN>^aR?{Jlc&cLT53*gi`!8vYK!3F)Ck;tun^=(3p{Q8z6%M^hvxV($YC`$W( zQQu&9lCPErkm`Srx&<5U{`)$f*$iQxzV96K(WX3&hvN5c0^+;u6n8yj$pPtG3gR-c zffQjtd`Laa`&0z~_-d7N=B)W9)slOn{Nm3qhzaHleegIGKcmWP8^$U8kp&z3Nb(YmG~D2`)UCC5pA}^s6X+2U(Cpy(6QU!k&ceuxiE`4`zwtX zF2qwmG?QE@$wHeCwjkIA^>t++hvII4iI+h!j!EpKE4%l&O;HYcg}sLLLYwYtkC{4Q zWfRA=ciMj7-8BNZ1z-w-{5^sUbD*-pm$pk@?|Bg0Z|Sw$Zp6H%o?hyW=`Z3|SNSr~ z{d!v>8#4s4JC=(S*}b~Cebbyd#f?a`U4_RIa!CtotpY18*FycN+plU9ftQ*<8*W{9 z3ZY>B zh73SNG>&7jZc;CDTfGw=wxcc$ThGZ~);(WPFEgFZvEZpCjND6iLa#ZK+J8o~N)4h^ zdi^oWUUa>2?k%gqFW%X)SFw;s%;sJLf9ti#dD(&}eWq`otQ}4?G>FcH_SLSLA(&Fg zQ`50L(_M?xJaxyt(;l|KQH{u_bQ>DY_>eQ!rSTL)_CgVE^wQf2#NE)R5IT>Q8@*Z_ zyI&Fr(GLr`vy5DKZ^_WTsf_Kh+_k7%8+zhZwbFvN>xJ4>fVIm&KEDDDUdE?xXPwrt zoDtgZ<`LHdyXEQ^Jh+C|vEMvL1tdc!gF=_R6wK~kzPHonlg+%BdARRVQvC49Rit#! zgoGzSH*CX$X#9Q~!v7$H!XLQyhiB87^XABaJmQAgF}g%2f z>O1$U3?2gClUX<}d9$ULF6$z%*I!QF=$v+Rx!F3O*YrUX431yi`YO}$`JA2dW${GX zfop1wu@L(k6@D-tD=R4e?B zSNtldi$~dFh}#O%b`S^BRj=rG;eB|jzlMf^Q3RMvGI^dm3;!y691;|J@L+SEUuV^i zS$sfXkNMZfes8v3*wh8^chYU-JCn(K!OTSmG|E8wZRf(cW#k(6^~V&=8IIi6RgoGD zE>=-SQao5)pcdj5h#b5KWiL!)V|}+Yq~+bwY7dz5{!Pv7BPI1EMe|O@iy)?aLrH$> z<(=)8@*Z=6GQG6dFfN`c+#%ylg7383lDs_jP?N3e#6}<81fAlJfde7>ZIkzQErS^r zA*Ui_^~6OzexCDN0!=@soamw`X%^*qRw1fohTZ|sK6b%b2Gag1vDeqEl8Zlz$v9)n*{B-uGIAUlz-J;whngWAA-F<&tX;iTc^*GJx;Y zgXtD;qj($NtQ{_yyk87G)(5=M_VSv=qjd!ew?FDUF#ZJ;-;BOe!%g4?ROQ1PQ^f^ce$1z5({aNS@e3?#=6`D@FwY#oMt#VRFhp zj{#wx?@BY$Fk)?%Qf`r)&}*^2x{DsnAnMST^xdFUneTY@4L-z+W>ag%uFwhTSN_|TIO&^{sUmxI7>uL@+>MQbZ!37f1GKdP!L zs_jk505>Id&8o5?qkb0gUIIgQXq1Rc85JQ=wQpmuZ?oZ? zA7R)ZxuBHJhUICf^4Sj3${)$HAlA32MK^8Y`ZcKQpRURbtF$sK0Ta3nuj#igKl5a0}lyli1V(xg6W9ZG|dvO^#zYD_SmMaaLi=$l3%N z@i4{ATiM97`coPSsapyOEj3_>@`C*7pHi#+@fFWp*MOs*ri_DBE=(`-*Q=ob#bgo- zP6+vU#e!{5!Bt_9auJN$MZZjc+lJmF_I~nO%1n;R=81bkfJpI}s_+;yR^95tin}j8 zoug83zzB)-zZdzE$5Cw=0+(D&7|fzlZFbCMlXfa#soE-9iwz78{D>xe@y#;bMSk<$ zr^$1lC#HB9l{p~>hF!BDY27?W})#2&hoTZt;tQUlg)PpTJ!O{Y5<|Pibjo9^f+O zgbiRTD&h^2S7duqVje+Iy#>h0{fA9$w9$xa9yWxok>;iRHe986PIg=-2jC}I=w z?d_y)dseH(=@L0n%t6hwbhCh2hFQQe$O;02cRD4w$Uh-ICJA}Sfk9G(En40-YbGK= z{j;#+9dJhdTe8E>c~+`X)7O^T5JLK6g-00!F`FJJ7`nzQW2r2K6aqFyiQ;a`+YFmg z39~4d3`uIIuI%6W9TMI}olQ?kO>0HTQAR=u0lLa*U@(_#{LF$;e#vfCN(jX6X4y(U z4`YHsQWYgNZIF{mVP6fJsq3tK?1_&^pQqxK#==Hm!ghv~l|W#d zYoE5cGlB%pC@^AoLT$2Ia1(Gc7kB3L6oY!W)No;;+Yl*0Vje@D=@z6(CFLM(b&6IT z&IAR1C$l~WRK{U?)899h;4H7|4lB3G5h;Huh!9lL$9l@CamF17md9ajZq&9ZbNSUO zE)ZOMpOTfwUkl;>2G(9DeWY%Cyga1C65Q2OE&10BR;JP=l{z$ z7XuCT*J4P9WEg8>JAMCLU7|ZD1f0qDr>q|0@uCAp3uOoyU3#Cv_v3vsy(8BG(p?#Y zLZD3TV-#TnolNTL>wGGvA~~P8lKanOdFrHwfafHmQv+~}&(nVqF0#^DYB5uV$XlmW)~2{Wc3KNI>S zw%Nh-*<$n<5DfHlLzI`+e100t%Entj4FbFnL7~P|T73o&X7&ha?ZZ2Eo2rh;0o`guq??M%ZAwp1oc^t6y;q!Pl=|U7hwU4RDq9LaCFt6o7vch^=zZRAS?Rj@Pn7ubIEJbc?BSO}~#XX8=e8rNyE^Szl_BK+Pc z9Iozx!%#b_j?1!EwAa^=wMIzwSlpa#tE7~d#5 z)H399wfkgD&s=Et-*N-zL?Xk4U>W2F1ZQgpXSj^i@TMqgDupSP}`=CI`3UFEcR zBm{%JGvn)0E2$ha5&4u{x`T01)JXCVU(0r8!P`F2nv&n=Be2F^}oX+;L#KtLb^7JW*> zo0(pWe!)fH36z`}?gtn=UZ(Oi2K!{l`M#sb9ti2cw>$qoUDZl};eSIDS~|hFrQnY& zl855UXbcI3qkt5)WD#1^KnO55D9GFUGH zt?{m5!;bj6Y%x@uy))K*rRH5rnu$Hlj5zA;wCpgxe6e(7-v0fwF%VSUpIz1cUlxQY zxAn$CU}t}un^ZcDao~#hhHTTY0d4%Ll8=E=t&Rakb(tFGvg_J@+t|_zmId>~eRRn` zRPR4?{q=a#*(}NRjlZt}BagLM{r*rg2?qMNBLDgvuaLf*5To|bpvN~2~~!!bZTrRcW}kDDI)t_i3zW(i`|=nzz{{MLPk?INqN!~jk}vA-uO zkps*$`VkfKSP=P#S2d|<7xIi(-x4BogY)PXo==VIetmgPcjoW^Mt$;=qCu+!9x>8dUp)qv7FiZ> z%Wy+NFDhSdB}ZKWO&x7MPxX|!Ri6lokxd;LfPZJ=%o~9f0_?E4f{kLq>H-sMf>Bl~ z%Sr1OTLO>iXHhdL?HRAS4!556VwrbJv!XI^@byc=Fuuyt69Q$G(m;c;o~7k+$AA>! zOMyZ(WkIN6EYqqi49l=f*HuLNYzshsKXff^(}&xmm%X)=`)lTM4HLb;J;m!-0{eP? z)TaoP=h-+m;M(Sd4PXc{(}g4hAC@0yKwOAvuCp~TFP`ySgz{FbBFY5h0ytb;YoNP1 zCkD0!fG(y&8CAM|w5l}y+SR1$FJ`Lh?x^wMRe;$Pu(?YN2&h#~1J%u04DYOqnhpa} z2N&jS8tY&eb{!yJ5Cip)D6ZCkJ9Cym4hAE(jlv8GT{beE?voGgL6wX^t)Q;SZ60wz&5SiBHategfc zVbzw)g1iVE85T+f9g%bu=M*x`E`^XMhp7pa`F5pg>g{k&AEe^uW}a zA^)d+8v(gt5PyP7RvoiW%tYVgUGao=z!GMLo6JI;3|xtF)PUQ~rV7YiFpXk%m;y%#XB$Skp5~HVota!>^eY`5MX`aKKi6LePBqsWWbl$lhro_%g7O0 zb&eaMvjbRvX@IULK(T$&akb`dlr>TZXxV{EzprJf1C|RN1}?`wO&c)7ItEM^a||G^ zPBH_yatFX?cb$i34N&oanD%!Ph*e4R^2&civ$>6l~*_6ecHuFv;6B1Ok7~uuL5l%vm3#X}5 z!;sAKCClb1Ybp~0sgMS)mBr*TV4+Rrc7T;RU=o>ZdTt0&d<+mp$G|0zxOQDpVevzW zvT6WE5rqx`i%t}r14Wo0P@;bfqNEK}o|7dDz!K17E>S4w5}Pw^JOONI1;h?H1k<~= z`yVatbLcQ$b{@&J!SFR^b-|l*#m`RaE$AVz>gezby439E)x)}UxvQ3AA)$grx?m@Zw@IC${I{^9k2!DMb8^00AYMgc-F z6mkP(MP!`_{iY*%+Dv|=4^EMBWetGS+sKm;hP1|1w$;B~Sbg$;mMv%YZ1v?{+(f4;|CI1wkaIVvcjuluE46sH1gry0n18<=w!6m$cE z02mmgR~iU()P&a;;nxP%lc>UgKkcQqe^j^$!lF@C<-eU=-$p?A#a{Buz`9V#c0vP` zvL%(!Ndw<~B;}u9d+X2kVY2QTZKWSlykB)x!LhJ38x~bU_MW6|#5Dy)KLG{wvAOHB zD%#*ZtbD#;pmp$Od?bc`RY?DRf%y87K>@F&L21KPiz$nDWkWzRIpys)NjYq2vXmnHK(sIe13=(S=m-Ye z8d+%Mk>o;Apxp+E`odZbs7Iv359>R#_~3r*q>B;gf+Y)o}Q>S!PLid>Uvo zG>H9hkcEXMk&%&vfwi$A0Dq81005Z*s+j_SZvgk|z5n;N>AlxB?Om2^F59uxBiY*7 zvg9jWX|x1`5+@xuJR48C6368-{Gxo}V znp$qERh#F+h*uF!_E7KRtu3-K*zhiOn{_)&-Bz=)VcLg9{twF2`~~;R>wa%z%h0#n zSnhRM*v1{47wd#>6D;f$WgIr9Vg;AHYVWJM2|H^?I;-6Iw3V>#w*mQs`;Lxs;UoR;ylRn1#nQ!}dg1z7WWp)7%3<$=C-4+RO9OI~mUgrb%Z z7Nxkivb7G%-}1?Ev~$UjnQsr;1$};acs7zz2w%LWw%Br30v?|)Ip+b+cld`pjnO#2 zzL(Z!FT<9i+D$8qdkZWEKWyU8`&Qd6XJulI?@d%cujL#)oaBWR_xIP1>3*GY;?m!# zWqe00ysY%&zb`GsNY#+L{(pFqj)#&`^%wrR{{g}&$$2)mceaxj>4>}fJ4<(4zZ=&z zO%{(zWoLeEo%DmTG03pkqtjAmQ-^n5W^w|opbeR@AQgaj@hY+L-CO6=gUb1qAwJ(y zz0D7gu=(Z&zYfB5N&d*A>R<`x*$H5%vMaOm+n(cn!S1iV-=R(pLaPXt)#+hRdY;mp zl%}p(zo#`h6rC}pv$2k8*luq~@poLonU>1KLlIEd)W+6jML=yb3xv9} z*S-O8l}#j6;HRt`i#HQ4>b+|Gihk67&&Tp~*p!;Eal%+NQ*s*>p>4nsM!0RA2{I)` zP-HMnf~@luJA2r=chT>XgCxJ!D&)7onB?-+KM`4ptXrq8o6IRIwW|91YkFJzqQXOA zRGeXkoFwr$tKTigBF>*)mRLrzxAwICCdH(ji-uGPGZb=#M@f{`QBF{KP8XX|F!#lO z#6rE4wa~+ouz$`lDepP@%D}PjD&L;)@S-_#Xx06C9PXn~h79@bj6JlB6kj^ch3*3^ zSl#s7aWiAu(qM1ovWM1}_+opTQoAaOW4@#ODJ^uzH1qd-dyTu8o?$Y}@7euF*`MRp zdyBn}3HJdLPuq3kC3AAPs9`b}J7!yqWeOMfv0WIaOepP{Y-Ex9g>8M6lDF{n&wCfX zI)lbYp#m~JET!cH8&Jkqc?$p!TJMSE{;RV# zEQMAKyd`4gmZ7IcJys_tcVkdB#c5en)`pjnV0H7}d=nG1i8(B`e5h9dSQj`<>DJym zA!DbSFOMd~D#d{WR~KA0l8|`*O#Pg4OJO4tIb}!@%u(3Y{yRsNZOmAIqZh2MAnN;b z+aou$+?%0Dd_+vk?_?->{qn>ZKVh)BEp;eXPq8cXPghjZVpgu+n!c$s_2}J{XEm-Q zb_Hv$Dy{C`$IxGW1@sv&V(%wcQa1s;x=gApOu(osxzn8^1I$D6j*HX(yW(E%+*D?D zYgqcJQDti;q`pE0{P?Au7}`}S@8g{ZU67`6SXAap8;KmdQ-lPH@l8egh1kv$yFj$} zo<3o-ok5la<14{q?5uOC)ie_8INDOj0hfV>H4YMGL%aC4;ky+Pu;eR8C=`vr5q+aR zS{&I;sm>hBe$c(u)ut-RVr`qD4eF@-kz8(r2!?b6%#MmX+8yf|m-dglN}$l2JV9FO zfB#KUOV1Kl4i$ga1W1d=(_})sY=6u;k>BKI}fd+0iT*Eaj_OaC}nQtO6d3Gx&xnZ6@kzD>3R zAHlq~fzH^?Z%FK_r6jl^l(r_Rb}bz@)uw7&?b6a_$HF`CYknF3E!)+M&KX1dM%`b# z^Ow-pxOl~)mO|+WkKKPseT{8ZT{=|)E4yS1{+)@NW>%Ku;VsX`1{qOu>}=HhgVp+( zX^-Es)z8;zBi-#1$>QbB{_M~>P#i;n=6}JYh5I2KKsZWRlY6!kip(F@3`ACpNU3^K z$bK_avgTz91vChHV+sn~F@+B0`&5?R8`=wkMc}w|kbZNkez>iGxN~}$@M6Aaic$A9 z-M#c5?@^H2z-eU!azgA3kM~KS$CN;XuPM1VolE(_5`^)Xzxc)A5Q2n?3GT#U=+j2}-O_4yM8I{}GeeRRYsJ-T95^BT5$hu5q0auYNB3s8MN zVx=cwth`G@(<@%KUY@bg+!L_^n7^zIv$#|80|Q_}ZJs|>TRhZz#^tF+j;~L78y+b;#JS{yrrpfU;bTK3!Mw)p|V7OFfI6nYGE%# zEsTX8X#VM2>kGj8@smRO2<4hzNEc_ou(w0BTxTIumvSzTfrB32iy!caZecRyA?9ui zk3BeZVOy)?-Mk&Qit?Y_23C*?PXTz#?s?K?-QqqjRkGGsX9MMEkgxBuI{eE?Pz-*~ z&Wej-;@qmnp*?lwf1!X|%6>wudvpiwXAv*Fh-YPTp;#S#@E0U^sho(zk52n@(b6w< z@tN5V$jAM0&Qf@a_~`dM@IB4G+ESb0K4)9ampoSWxeZ|(HNxKFjywJwJz;X%_5x}4 z*ld2q@W)zQksCGYwl1bpyd*A!g-%xV#@f#I-O6!@-OhVLh=ZwV%(td*b-}F*fuX*$v^1#~{V$$3mnj@QoacsG zER_{zd$V>C-~Us_jCz+4GhvOQR^9Iv{zCe{g}m*)TQ1w-dke#HLiRmhT*yve@7f^Q z>3CLP<2mS+9fxvee~rY*u*cziFO=i!L)9M^?;HczIol2WblcAn$SGflDUo_v>ko6F z3i%KEuR4E-D2kF&Ik8`9#P_L0o9wf+%&>XG+&e0?0G}G%K@=47&=$?SyA#;h~L^?t&K*u4AV z`3=vsl@VEwnyW>Dgo+jZXv*s>={s*XyQyBDdfQ)qd5)+Iw{(HiQ)uHoq03a8F0<6; z98@czlJbgaL>9ScLuU}cs91bbidR+|V^@>TUi5gME=d#zi8TIo+fLD;52vW~ z?z}HSuOX=^b!d{M6vllj>3|&*o&0;ZuS@H)qe4qhm@`pM`{UR?a-z-^_u;t}CEPiJ zp=bo9bZ3bE^xld_wpAT_HI5P#g)~qBfy}l=!qOYxta1NlX<_VagLgNiZqbR5W z&(#c}lFO*KQ`pnj)mHS>jTjSFLyn)hVY67|aQ}a9SKj;j=E*!)?VP<_c5U0&ZGV<} zP@ICGr60o&3g2_7>$vW*_6^Wxbvy-y^$^j~sN6l|*L?NXZQjmjCG`i(B)8bg&biwC zK_=e`-@AO9z;VdZEx$5H(7NRQzyIGFnCsbB!tjRijpr!zhuq`n*gT?;7qSw@L&-ia zjx~OIJvp|lCwXR8k z{>M0Bj@M3@<5`5|UYJZjgi;>BVLE3kM31N?)A4Qze7u#g$771=mr%!R>Q3$L7xE^_ z%-lqthvXurA~7F@1loYG2>qc=)C@x54{GU6PHe&`Z+b8tdz(NCbkfD->g5^h4C;rYZT_%A9UFSO$O z6Q)8&VfrL9C7!!_qUR4ki(%gym$cMY1b#x&T z$hRb4bDMcGk`tI7(}-S$-h-lOUWMlpHA6&L8H%dky399mpD&xV1bkuiZ-acfr2V1W z)0YuMbV|pw=~TCeS;&vhol#y_cJ*KP*}dpn?P&F?RFyr~NzJ%(_?e!%AVIl_M5V(V z-3GtzwtI)yl#A>VSX?8+$Fd+qhPG!UIsZ+TUoj3wIL(nGL(0Hc6k5r>n#;ZSPFt8X;V+z>0hP-N`JSt8Tcp* zjpHSCtpa}B%M8|^S*{UlrBHP760Pt$i<-K}CcN?D;Metsl7~gZhK=>Lry-7>E^<0l z30Zg%6;3(rw#p~G@m^fzIXW@w4Zum4#KkLU0Jacz#lWNf=TWy&3?Ic8V8DZR#>Ar3rb_no}6Jqi)5+2W@wnEdfH|DfEtDC|YT&Y|%&;R&fd7;wk(CnSc-y@^g(roESzbEWePo8sV-JtedwE>fs z2l{yxr*+hdxgtgOzp2RK#<5gggHen`%1Pk8?xy`4eOK9_{QC(9$Ut97;k<0G85C(l z)uzJBXoCB8c-{H*A@_$sXpTWojN_6g$n90nZR;M>nFh(>|L!r<=QW`qho755 z@pk+3oF;^EB<9UC37x#BW_SMaVW+T(q@J^?PbjUD!Q<)iJ?{kCwE82KeV zZ9O-AtV>MxQ&oz>nUCiIg=JigdDfWy`Ts_@p+~ z8+%y}{>~@2Fe%iiTvD&zsJ7ZzM&@VzGOp2R>A8gjkS%@QYs(i;#oI@6b8^;l+Gq@p zkuKeKvJWjRgL%P1@%eR8~ux)&5M&{p6=l}7QuqH8EH<&Bv zFQ6&B_4@bb6fI>m-;6f~OYA+8S4~k#!%gce_;WpP;gX@X>*)t(wY-7FP?^@R9@Tew z5>RrWd8#_=a-JY4zOCD&v$(JDH4&H6kNp`!Ey5>uj!I}a7)CCyhj0T-0? z`s1hjEBoBUrM^Alb}=)2O*{4Di`S*vuAer^;J#zEa@K~7iNgx(SUF*%D?)-sUc>hr z4*!-Xp=%KSk>;g(EJO9@?OzSQ=UM3=9`-=c5~Wtw+jRcdhOE;&4Y@O#lGwt^xmEa1^bKT%dGddyI%PZD>9) zTPqgKQ4r#RJnsXe+Q%D}A#YRwNhc{3L61`cBpplfD`M1jcR3CLijm;a;acq!S`FL*XlHb|6)iK-H_-a1rAskR$Ah z;x5>?)R+`5N>-TrQG4}p02n4zUzRHrQrayY#&1)p;@GS&Q*_8ul>m+oC0pr&yQ?>K zMJf1_)t`Yw@K>k6o~%GLP!WQqQaO#90XEQ3Tz7?{b~a?-A~gpZ z>SCq{+@DeOm{Q{R6#1rD@tDd5uw)EJqo#N|3Za-|lqoC5DZqc9kfba_|5)zjU84#@ zLWMbey`hvAk{^uYR02&i7-E}-sm{stGnlD@%uwqk(-bmi}IpUuw?Pw>y4;KvKX85?qnp&~gwF5H60 zS>jYPPN)=1g~v;-|I0$oc?`*wo`sx$z)e?9y zqoHTfP~KUZ8A+T_Q;4i+ZNsp<;m4&=0;QM9(E+pIO8q@%>zuIEg$fZYMamfsSnNb= z_IYjN8M-PYGo||P^2}3}YpH*|(7>y#Vp%%itT?hNT&w(29Jjn+d{DO058aS6F^@v5 z>zE{iON7g+Ok{~lZZdG#!oQ=lj0(`EayN@Jh8$~iE>%#OI`jYHa1F;4{#?SnnKb_NO> zUBfW48No$qb+Nt&ea+LWnwZ7G~lYg$G09N z8SkdFw$&9vaHAlx)AdYTvMS80HEq9kz&T*#6Drh*s3~)Nguyzdapqasa>cCNNk%k} zS7m}VB2%}**ysZRUg%Z7sXtca|IWrJ4EIAt1w(2W$CQqe{QbzK5Hxj-0Mn80yC%kq z#wq~LCXKKxx>9w3Szr8%*CMsoN|)6RvgN++Z(J%C9vb+HDc3uxH??n9BR*asa(-7P zF`rieTd)-BmfEQ11TsCQkkK(kqvVHCJ;W*%JRSdl78#Ez;W!sSD37Vh&Yx?vJzvl4 zbp1JbH+cFy!FD+C%~j$H-AnuBqp2j(Ax{5}TWXSb9KoR&&8d>;5hvs40?OdjIrNAV z@`N~%IEI_XpLayIJmS**5ho+)>9-_+7AQNe0>DFMO9lYhm;#XV6bh8b41mO3!Oc|} zWUz22>o;YjEU}rRYq@P9htTe>2kGuDXiX+Bew?ue?;kv9!nj2Mazdp7^f6)q@R)Le z;+T{H=En*F*JB3Chl8RZLS>YBOaW1Hm_iiyObJwZOcBy}%=HB+qTI)dQ34I8ks=c? zMbH`|>SgB-B=l|i)`ce96&Q{J!m#IgRV^5s-dVf`qO5$BZ1~WcWnMuMUly3Qb2$)7 zPN+;lRJY`Gh=Iamh8Tu81}LO23^DR}V1noEsY0GmtYB?Zw_pl^dF4X+yfW$fm38ac zk%XMUT*@F^V4|QWh=R&vML|l(J=A9J{C*UlsT6RVz-c9jazcv`%yr|?1!>O^EyBmU zE)gD6wDmDwrVPJ24}KPt6(ZFMCNWGEL9dLp1ytoRLRI^i4mr1AREoRUjdEGud!9Qqjl&HA#4LmY!|4SeQXa``x+0!sp%l_5_G3W+ZD=4#4B z)nk;NJlZKUQ~*sdA|Ew{nGzBRN1JexK?uhb8(pcjD;2KK&8<(4NzTH$)>Wt8eFS^C zTgB%bs94EpSp(0cZ;9vXpzeRez}{$o!)>|cZwG28M=dLZ4V8=?>aRv8Uaplv*9o5C z!>I4YGrs)!{=fF66}}s%dXA`&?`RZhibC5-)<3oEdL0Q!v%+5p-;>s5CHcCeBP}Lp z@TF+(qV*t`bDRb2d_v+M^c}x;+X;+G3N`qIwKb9z8(ROdQ6>EJA>+a)e`rtzG z83~^D<6$!OUmo)xyn4CcIA5{i;LL-^c_s2xHNNEJLJ<=MqQrR z9td5FMfUGoF5|~MKH)|95X}=+9x5|#INJp&&)b@B3Kf)w7XdBsSgA7KZU}B-5~${( z%*1M^ciX{|sT`$ES@brqh%meKW44IRMIs7T5|S`YXNi4%1gXb6jfH=w>&ApP)0{~J z=I5>3v0SmH&rpIll#AxZW?6t{V**B%FH|c>sF0~m^0OUkjp*VCFie%OtiAlj8L&ee zEK}Fz6)25(Z&>~B&6%9P&SD*dLatDmGxG%lc&AA=RCL<`XFLLeNuf?H!p9;w?NYGh z1V@{u2-J)}F2mBUCeF4IvLy@Dvbr#<5u>4#ID1)m2&qsJGM}i*8%0ZS3XmbYEYLpK zu{q?%vf*3K`xjIIkljkf_=G8zOOD5sW$GxwwAV)uTonpLU+cJ04LiZD;~CQO4mp6D zmGSclsSWWFnruiAhP+u^2DRNZz*XWj2!h%j2KsGYBGCyIiSU>*AmYaq7V5BF_&1$5 zuxud1QxG=7Gzekb6jng>k*?g-iqt|0KA}BrP2ktf5EX<75Ls8h@0BY zTo+HMWr)ZzLXo^p5l9EUbrq&cnSahg*V11>yA!jve> zt`M5Y+IKq7$d^zRaYELpQ~HI_;y-*yfZagF23#qQSUEU`6082`SLcBP!^@#C8Z#KD zZEQS+Tr4nL2c7MW{77l?g~KQml;^uS1d4o3SV2djq!di4)MME-mbntl-IkT{)eX!n zSVc^a?#%F)R>ky){LK+{4IESbR(u_+ee$i>9nbE*{ke3hXh z!RE)MHO}`+4mX^WP7*^Tuq~9!=-3>i4C`sHhg{%JcFF7WvaTA3!qOSd{5DMhp)&hA z>6-#nTg<8cFSQ7r(TH-J3&7glq*G zwq5Oxzu5xW7i*(!ce}SQtF4>SKy>Ar{CR8J07wuJ0{{d7 zLPJC_003`gSCzJaO4~Qk&5YjO?%u}SVKp-(h6SVmwuMg9|DqAPNjOO=3j^zP_upjv z0AOZjjAj6!0SrE4tlMe7b-h>cN$R{s5q}_>p8+)D0KSP1#vrk*k#=R2fozc`_5_xa zTK7HNjiT8-FV_ic3UAZo5aHoiWTesXxWFW9G+e%H#u^IOYtkDH;XVpnWMSb*AR`0N zKqUYO01^iPLnDATXaGEK@7nM0d7Ja**5>8yExq>Ep4)ell6-dS+Us7&3FS$`C>jIE zM9e@$kPsk@4|hl^#Q>0CumnPV^fBm(fS>s%zz@6+3n02`O8Tx^qsFmo?AdB+HK|+m zRT>*R`Wm)ZwKYn1)i`5iIc=2i9=)sYwchVr!9UvWwNlHi-`ZGh+p2x#yti$=#Cv-x z<-YAW)mV*qq}u&X^JS-LgAi zqQEwmSxwkkn&2uRI}`WS^@bnIh4)@(%Jw{NZ!5hmb%lMMhgVgNWj9@4WMQ}S!iKfZ zD$DA+8{4kOP3~rG%i>vc_U%0Fh$R)^762o3F1jArf{q@!=2b$%2@i_A5_rkw@TjTR zSKdp#ZjDq=Mo_1~Y#uzT_Aj{A+dkt$tf6mMbo;jCTa734DE)1CwAgX?0|8=J8C!m}eL#~)v(=OJNa zB;w}q*TCNuxh%bOjbHad_7oHkyP4Rr*)v`-` z9_{;8|D9L_nB|;#p>sJ7=@?gbT*nOKjc{aWA*6<=>zHHx8l1yiR&zQZC8z`=)! zrMxxe?7vRCt-}Gqs0_YTLJWbyv)uK+;eM=5Zl@nTS*iSXohL-gC41gO?8n(`DQyiq zi&s~J93-UzZ$rz*<`kiRPwdpIJ=vAFd2i|CG;_(=kaDO1M{tnXH}BSUzYb=J{_fu@ z5&q$+?uS>uWpBmS^|{*Zk(IXasq88&ohGajkp*)vV^lj0}_M;0;EK^vHCC2^~&Sl-m3UyfkHh%+*K^D$#hVy%wnoMj`>aAftDGL9kcaU%Rsy#jJ7; z5WMlJrlKSKxnU~=U?R<`0@IooeBywZtF~Q>%vo}O=2`I-X7R-D?!pypC8l`?EK*e^ zP?Qal#%0ChLhdF3Cz1-uSZUT$C1Ivk7z&G#1eqd=?6wRuIlc;JWbJ0CMFUH9S_BEC zwAtg^QgF(=?dB`~8@*uS0Zr+s=JoBUY}$18mDD>ix+p@$Bx@@lI6x8Tv$Dt!VRg4U zI>>KEgim?P8kJ28j&WI8&1JDmim1jq zgbESX5y>g}-uWX-J8yL4CIq-6;)?JPF0$y|B69LqiHTh{#LQ8f2^ATrFkrBdP#b4+-V0u9-~2d+f|a+r)8TsEsQzPHVYB!buBW<-6RqBcN8jt zP!nLmiZEv}Rr+wOZg=i|*e4UuWfrxef4<0k;drl(V;#L*6?D1fL;Z1Uo`ti}w3F)tyjpy#;V=m+A=gY0B;#Rmn92&PK&se* zV~GyRd$0RfbPw+#7p0o1w<& z;NP^u@2}hPwa}vLeTIvLXT)0QWLj`9oyoi$Bo`rF$JL|G=j4odc};&u2kCZkT&M(< z=36)=`MS?JJV>SzAv?ndfZISTO1!Z^qg{x&TiQOFyK;3_UzSer z9YZP@Y8%oIwY{x-eOa%ASXdch6i)}mD=8`htQgNw*yik2sr(jp*Y2Y&j~1LMaSb7A$B81IL7H@ZMd<{rt2U(LS({@mnRcxH+i^HegO1 zkL@xJrvRdbC1vg*9GT;xzs}$#Sb?~;!JJG)gQ3{vODHl(i1k=YYVQ|*b{lf2;riN) zmq7^5(q@MC4*;FfOl$4Zxh6)vlZNs9oa)pa!j9U%3IjlZ$ zJdU_R{2~;h*D{k0e9X~PWr}NwEpdGac*kaL;@0(x-7;H+-p`E*$%N8%Il7Zl*Klq| zDb}vDtFn22seAwRcDqsUEhDvIi2k;2XF@f;a!ufkRaOs;SNX|Xt0B3%CHicc-=nIK zh5AbJg!)?5wd!qj*v+;kN>5W5|6i{j=?Y^S|9L~j zPGm;`2mMKs%9ulAE=S-_HW(21?%;#{(OD!}?jvk~_P&~X-!-FWu3|Xia=ZSFFEgdc zIUOcDZ6Wva@>WIm+UQ@(Or;FA{b*}B6pqMN_*7~AQu|VN(A@sl0|eV09=!~7@c82` z(7kwDbnq9GoBpFmCy?hn2jDP=>!Q5JLw^EyWPaK5lx2CaR+haJH7C7s>#3NN zP&m&|fx9R?T62t;bb1U4CoGUP7Q&zB>_*`P%qb?255im|@5%Z+E;&yIM1dnq#{keK#TpQkp_^O7^icnO+Qyu{6sZ(L$(<}kzr%}GnwAGBge zfhYPdn0QN^AEZYV*U9`m+J;nGy5^0QfjPV?WOK(#!kn*^mN~}G{Hx~MFBIF~9?Dzo zed=Wv|GG_4ktsUva zr1+_pcJaw`IaJA!FyG~aRF_ooGk<9szE~4$Rvhcqx(dbpJlCXpHog5(|J<7UVN1rO z%TUL8t>Aq)`i-DwTt2zMoZK*U-n+6Jka>T?-PTlMl-_P4OmLb^FeF=_`02cI{*){Yb6?$iS`jqP@u*+1E}&5m2uN3RRm zY>yqk<~X=9%&gV6?bZSM&v|+hX=CNwNgm3FLdf7_KQe!@Jsq=-#RM^CY-o0;5N+qg zXPziZl067@KW6v^n{nhx(;WJwY)(B%%v0=};FAPB9JlW5%fbuBdfekbqqmkCra}88 z(2yRj38iXIhf>IAWZE>$X|Jx&2So5yS(tRE$b{WbuI&WggtX80b*RGwqA*8bmOJF(%9VT=TAO=cma`HENMZzGdYI`M z7m!=I1Rs=NdX5e=(_X`{u@!J@#HSCw*ps+Vu3>LyctenYW2+P#Juwkr+mcOa{zzddF`stL-Q-gybTXh!`)|<}`77#D9*pW1J{@ zyA}4u(Z#H4v%I+L9RX=zYzXmYFc;omb(mihWO5+~I}o?Vr@iY`f#c16U}iqOM^ zYL(Y{Bu@dIWapAK2YRG14(&;76FX#@QJbC2pRKX-yJJ<|cDeJ_tcvgWb)ei-dGnZI zHMwUfZ&t;mYEEKOGzS#n9&2DDyIG5qPP)mR5}Mx5bZk?&#-;iWdrwJ`P1-T}Zwnz5 zmD7GYondyy6eYrtCn+a{?bx#v5zPv&EvwNAcxPx#lB`3LBnXh3Tk56f#M9VIwdlTw z`-C%8STpV?Kg>snEb$k4)`obR$;OdUTK(Ue*|uO1tt6RH?R8Ci8~sn{eeRFX%DW0zmfiis zYZxf^5A6*D<)5J+&EO}Ru~TX6o3;XK5^snw*>pwaFw*YF9GMfNe5ocI^N4VA4^lAa z5u|L61WB5+gJjJ?J|DAY|J;z?0rMt!NWK|L?6norH3tkSnq#YR#Tvk`BVjhJleX!V z%PP*`pRSskHj1ytuoEf zr{;m|U(>*(q%hE&e5ryNGr=h%&Lj$R6iLM9L6W99B1y>{AN)#O;ODfr;*gaYlC!)* zr5;EtH^9MbPKM3z_ELno)d%K%6I$sn3szl2l-{gGy{Zm21pE6m;*23_~bsFl0%B4VBmks&76Et-jtHe|~zO(!+nSDms-Zy8hlc zlRT0*LsHd3=8BYn4O#adHmh#_4@99k8&cijd*dIYU%Jw9T_JHV+-dYE zEjE82gw`w_&j2*>gc{+er)RDw?gP`SNb1rzw5RX;2z%(A9gArox#^OJ9HD@}>R-RI zLWgAar~1FvV)klkUtVE}Vr`zGT)>Kx8a#(I-%(Jj+b2}wW9#t(>x=NL+QFfrUv?HHmd_$16D$g{L1~y%d{Q=No+Qor zQYfcV#5QDp=Y}0_=S&Th7^;PGQYIXR-yPP3?Fq{ypul_=`7gpZiS@^DpR!?(Bmlf| zkHeE9inL;K-xdVO`kp&Q73Y%zL+j(hpL7{wQu)wqxCQ-a+^1n{^hxR=h9*uOZ*`GZ zB`3Yc`##21@_^IXCZ}ZeA8T3Eba+z&D1H(Jh?t3G%jMbx;T&7Jg&*n01WQCRvW(H!O4-`*$@UGW8mvTn6qcc+ zFwKur#iyFZoKboDEJ>9yq4PL>yGPSGL$-9MaFT}ht-UV9hWD84Iu!DJ3Qyxsr-K&X zFKnmwywm(iI?PFTDKvyRzBqCU51}!qg(kWuUvsaNS94=!$oX%>nsKm+d*AP^Y@QMN z_or(<{e^PNI{Q;np`A?sE)8M=a)ISJ{r67Euf=VZ_}X;QXF08o65 zuq!cGe0E?FP=+$D6rN@O_>||esg%h4kO4$`87iRlvWpE^1c%?yA6s@JTHz>tZ5V5K zagi4?y2P%lx)IItpn)eWfv#406^<>wq6|{EtRV7z%LC7)e^Az+aayiqC*Eh=ah0Cy zj`WX4lNvw>CRC*W&oD_kbt2wb5vI<~yb6dm09in$zadP5v?OM2&@>>l!P0;fYF|@{ zlua5;i+D1MG1(Ys!v%+tHf|jpd>5Oh?VspE{-wfaLN~to-4ODp_fA^jeC%zxVoQ-^ zJRCMrc6e^H0A?7)iZVkyJN&XZ#VP-~ES?LENX@S(wia7TM$= z9cR_Bn#WPpntR6JH)7+s+%dt;8Bj&$Wjk}5igWR=`Z&v~Wc#w|m)@bp5@A9M5WWFp zfp=TEv#Tnu>n_vSzIdKpAqB$Z|H7v!FM-dk;dSs|n5%BWmwRZr1ej0~M5VxH@B|A$ z?5#jFAhg1Kf(NA*afe@j&lu!bD*n~e#KfoZLfILyz;9Z@%}qPI`Lv_SfU>>6$1gy< zw|1Uj1QRMcP8KzYnddQtp-lrOx^9_i@q%ZpKri4;Th~69Hl89eSq(h8G97kX&Yr}B zIrmao+@(nxdbK?=8<-kY!VxA|u;>l3?A4@QewY|R6{v_KOkf#`nKEz#7B)-)OVp)< zR-f|;^r$d7TCCitHgIOrOvmPMH02& z%M&`0fe96ng#(r+dKR@pvJsw=WpZQstA zIC51v!Ob9-B*QfWFtZqHC)6=^-iRrhC4y9tRTez>02t z!xqDhB&_JZnElB4h5YIC$)ds&DhUH~c*4xpUMXoP4o0WLt~aAm%C!bkVGI>Fz@10o zskOx6p=+7XLs8p``n`8QPNcn<_ef?IBXeffT1<$ipPdS;XP@(0ygYx!Hr!lDGmA00 zKkrSppx-rw@APM_rTR@8`)W#;u2WBYUSbaz0_>dYEI>Sn+QSqG3vj5l`fb_nJvJ5F zRXDsdrkSBdKSp98(1rmcS9JnJcdgU#xQ~|toi6NzFf5SVNOxFaI77?E^ws%U9LA}J zCS(>&r~wSYQg1Wio%L^-Q03!dfiR&3fJ=eP;0=~LNLI=5|4nyvRdxJrgC3u2)!X)k z4L>ze=eC8s+QqgKK*OOwd9>#O)?Uqb)g=%2Mo3I7i= zi)9zAV>ZJW#g)3z-dcd6A;o!6RmEYU&@iJF0+bA2kKVX`RVNs{wQ4NF+>u1!Ppm5s z*5TmnnF*EblPe}C!`s(gOTQ6-QTyt}9g=m%WNVw(NsitVp}S+p-WnTqii$BPyHSrw z40U0KN_T3xm29&u6QN=`n|%eNN@4^J5Zf#nAgeA$xK)=~msMo~T42Q0n_Qq9^Iv_V zmsL;gxnVw*H4|g`eY5GY{a&M!0Uj@@;}Eq zG7p$@)oK=8^}9c(J>d2CZ^~z!d((pX)fB>Yfxh&L3rhBWukflV`SL04_gIu^TmGX8 z2up>_;02b`6l(7Y=alGzQF>8)b&-@KP&x| zYdzklWVW&$o2kbY2hW>(k$gGfbLf9^gt0u2=K@I%dpP1x7ad`TSH+(9JE{M0hq*A0 zc&=Y#@|ILn0@K6}zvtL^$mez-^zC}Av#YYKul>7nF^QHc!oC;}{cr7_dSd460jLZc zViuBj3CI`k5$a~CFMGSM0P}x53Oy)9`jij5;pI2|zM+!M-?rYy)2%ph4=0$`|y z%e&gQZxH8h)Z+Ooh6s~G1*vT{dtRFhpWmAOT~3ReUIZGBD6=?Fw-+*S**c7@%Dyv8 z3(&k}+xcO|@yaG$o19PbJ8;VCa-qLTD5vUy6e66LxEU&xboN>5#=h&o(5=HUGVczI zScHVZasI4iiK#DEpkykklc3d4#%Stabxq;W`LFj0qkH6%HK)}ZPYLvzP!XbAe=k?E zu71J=?w8GM7CdaNF?V%RmO3v5`vgPw)e(XSPh|+pJSkxHh2LGp^=bL5392k_ovm9- zRdc71e)T%t`$_6jv&WF(n5^voqYom&JG{FV@SbXjDUdIBsD0DyT*_n2a%<+i=h@lw zRrwk2h2kfhFMtV%RvTtD<_Ak+wbGoQ@+bbiCK|v(#TZ}&3tjk zH{2%RaV-paG3c!D1X-5Qz<@8%=pH*oWVL!}lyKLDjjunYef%92KL4_3KXvFgU45=E z=z>D)tJWZjcf6t7Rx(}v%1h2QoCKjgRG+HUdXxX?j2BN2>zWSbW$||Palul`Xb*;& z+Aqx9ulBW->$%8<)Rsf`e+Em=T^}1j(Yf~T?GE4|Cd&FlrIVM{Q8qwr8;QY4ht>sz zY&~C9SK8JW3-DsclIr5n6s7*z8B%tBOS-AxzG?kuk$=l>0bjAJgImi!Q|@tXLl05O zkMN!SRAwLzWLEYZDz1hCvOB>PbaG`m!9k#wkSGYyUB4ZyukGlhE&vLfVIxlXqZ$xT z5kz(kURw_KU+XkeeUcdrIZddh$%jlvQiS?^2;h-Ig-dQqFV)pqS1H*a{uE7)RK8z?TpC}vJ_MLf0%HkV;LgQt{woe~cz#2eyEmX8L( z!vzEZOKY@-OV+c@DU;Yoy7)G^fcke|HGe38@b40L^qj5mKf!?XcavyF*~f6M3nb)F{(C7Um9zd-giSE$Uz7oW@KXr>=n(y6KpU_d*-MC6s@M!z zm#4k>|0Yf(heT)#xW5H18=F&?NMH%LHaOi0&I@*q0mLN?SiCqy&SN+oDqeX4AEfo>;$2JMTOKl@W4f_ z`bI2e+?us^??pF#&v_cOw%=Dqs|5a)5kL+htkGb`*FIyiAPrb8`w<$cFf(AOcVlaO zsRbBDgKEwfCI&1U$u9l-Ku-zZkPDXW1U=9efz1hQ0k914Xi@V*F!b+ec{jYngx@9d z>4d#`Fm@>&+)^H*%W9r1A;VJ|$p{fT1;Ljrmogd`bwVSSAZr7TjUqF!V6GXl9bn-p zLznL?C2JXs%v#e(biT>=_1@8d;+)_Bwh&!)fRrwLwr zF_&+nw?e4j@2A#X$bjt0z^PE*@e|Z)3zuy~bf{DjOxEH#$JcxHxa(ejnh@EHwJy*F zkflOp@CVBXwJlmu2Wpoqx(_|A)=^Ws;jbxprNYpJz}|36()Y3`m-z z#WekAH4tY+5=<@(m8|wvCjKrdf2jRe@yY}|#fdD1nNb~i>8((iP+E~M!QaSGqCw_m zTcLv7mKH%T1q_2vu+z3tQT8}5Wk!_wuBQ~=M|()If6UrIa|+2WhmR^kYuR^-8KC)@ zuh+l6)SSQ0u+e6j3AP$hkYbgndDS)0n9%;~$kEy6KKieYCuhfVkh$X_+moLmW&;|k z&4M>RLFD6?U3DHAR^z)2qS2m$c9Zc?a_sClQ?Gol+N`httCH*QH|77oc83|qnzN*>YsG?`H_qwrIS2b@Saf11Sp#u2={Of44HBi-| zBK*-p%`BxP;2PqUp-c=C)O|6JuH!S%R<7`^HF*vQ@{wczpq0|D0CP_prh@u{gw(g1)E5CZ@M05d~IFaQ8g zWgpaP00vlk3Gd$B+~oT}(`Cs*jUoBWwt>fJ1nllBl%_3P+mw*MkNEGvz{~*6%-9tm z02U(G{=c=}wfL&ln+k;ZH*JLm0Dxdu1_0o|%+^sZ0yNUUPF&(7veMO_P`B1*A5+@o zXtj64X~x3gV|XIg@HjUZDK&i0aUlzZPsNP1!r@bwV+!|Mijjoil^~b`;IIK8006Q8 z05chC_7URD4+k5R&f&bhXhj0xmg`Vxl&EI<2 z&wp`a-Hn#qT>r1 zG?gr#)%-4RnyadHM%eb{c~zFI!tDCnJH1;`rYV{BTPF$BmX1Bx6B70Y zgHr(P`!--0LcM*y&3;Ti5$*A9w{dNKlDDOcZCX#gT-}TN*f5Tu9J4Giw+|j$2ShZ4 zvXX`f(d57ffvb0)z zyJ`Ngv02pnRxO*3O|rkSvN7$kdy4-{);R&f*pW8t_csG z6^a9^+p9bOPC1^{SGyqQxnUokJfZ$pGxqjwmWwskR?fVzmhf-dS(5BW;)5|2;}NDZ z=J$MfF5#pPE3(mS)Jb)pVJ?i!Qs&v5oK+`s~X zaueX-0l$v3G9tcc&c*kz^Xb+){IQ&|T#x!K;IO7#+lJ!S92W2!*U4%=sW4S@7drI< zJhgZ2m&oI!)j<7@ht~H6O8^SLw?nJ1h_r7tYqxu53e!H>UESKnDAkofWOg`U832K< zS!7gwh4&7Yhh_my!)|w1>ttWDmA162ZMj4@9iYs8wjV5f2olK?_&`+)xPvd$XU8Dk zm8n#8b?_%()s_XBF~I|k4I0MgxqjHUFE7fY!=YNWO}HhK3E{?k~IN`UrD1_KW&XEnUAfT~|tF0qt<|^3VFF{l2PD zw!q>v3mJCB0}>gX?Oe;R<~$^|Qqp=;dR{9Q3p|xho`yLKv&1jHa*NA#5lvsSr?d^2 zs$xFG5(m?mjY_3SFIKg_yw>V4Q=~#nA(_tDr7(9t)NakPHVnOeAzJ(hI1=e+0`( zF=fY&BS3$x?hekouxW2L&wudg`_UX%+Icps(4H)Pv`p*v=O#e2?9DQ&@u5lBVB0vitExYs|WNK(xBz~lbPBCvq#FTb8od~LdH z`*xpBe#Vd9TW@!x-X#scjv`GT|EE&Zqr9jPqzkbA0`{(9?_7cl^rV$hpmZ-?pEK9; z?)4B@!2B08j8i>YhZ^V(yR9pB?(2DH>#_WH9k;^T+;jIEn1APC+aX-AtLCpAxybOI zxs==Ug2kQQ;ASiP)*mZ?GMY8@ykL=3 zh45x{S}u~2U0fzO&rIR8fI{8>U7;`1-NTzpNC75kZ}@VJi>?oGP;JGq@JTsspWK&e z3MVqT3;|TcQa}vOJX9fen4dHSb_G;trjAqSd!2E>6=L+Pe52o=8|*-^a^wOZLJE+F zSd?ZiFQF`~5VL@4-0&9Y^xsS!NooF`aH>KUU@i9NGJg4gEfQ(N3tDG9i$mKAXM012 z6gCCzS2BH{ue`s@+mnwV6P=A?-r0)FtgMQJUVFD+fmwf(#jRk7-0Uc+6A#;b|KFqK?gr>M8RboE3fOE0VD(vPw zlm(cJy;bkm`wL&ge+0@eGp3CZy1~VTFL?0S_o~1+gf++YfM_#`bKi?4L*%}EF%2ym zZX1#<`5|PAgSJI!)H>3fn_)+jY@!G*roIYn1enfTSwb%jj}A#ADa_+r&~M>*_zc0h zA52sO56ZpzQaKr;6HqlQfTWp}A5gJR7NpMQp%!4{Pcov(f)NcC0{Tq|R6W{1$W-Dv zIhZx{e?mGf+jB()ilC_-T804qto+vl&ONl9B%JKfT@ahva)XBBI*1)CEJ7M+QR~cT^mcA^8Vss@{^f zIn+Wdu1BRq$S(!#kFr4o!{%j1jB_1*08>}6F;t;KZ)IBfHgPpm=`5hVvV3oZ#X{;D zwaOFj|H}U=?uu;?9W)PwLn2yr8=3iZopqERh zZ?igMlL4X^oYQfCE!(HAzdC3374d1)XlNziuO~{g+bn`yvAJy2oz-Q}UZ#dkFR(b0m;Gxm>`hNgAEM*+j|k-^Zkg~|Fx-Op=ciHE=M z&D>X1cH7ue6OZ;5S38#azu&LM(*u=!m>-C|*sz8^&zhbn5OL=rX(O}Yo~6C6F8Zx+ z{>@qYbs8JFkx{V%*pd7U(4CL|VJSmDKU4E;`J z-y2o);oUPP3swEGZ@gLm7Pp7{7k`TIYl@Bwqy(bgLW0B}Z7jkO{0gs!nY6Tdf_QFk zje=;qAhVbxu4s1EvXC7fJhmSAd^##w@Th78X;6sX;vsMDkIYdDXi-_>rjq|aKP4){ zMp^K%%H}N&=8`(PqBu5KS&lrhFdUUENR8xrqo1K|pvXo7L)Ul7&{o0NmmHNZ1bF!y zc`s%&@26J!+y8X#N9(G|{l!rf{MhjwZN6DR{vMSqPPpV@qno!L-WI>uhkA<3-m334 zuh0{no%sof>a#YWvrXbA8-hu1-@oqm zSNiF@*%AHi5R&#;2`82UDnHGUAyA~h%}~X6S+8Ap&8J=d)M1xBC_!F#DV5JaC(K8Q z!Knm%-$ZKuEL~9h{VX7a_XCAT!4RA^>*$kA3BdxN(n(CR@(Y~INMzyuqWl~BeF3CT zS@}V?sibFJ3sN9_XN%%Tv~_S{UG#GCNBc^99yWV2v6 zkz|gohH&6EG8%gCS;(A-+`MLB;u1XHbyEhT+Qn~3pogFIn~E0h`d7;@l!5iPy1n>}8twA< zgotz@)~;l8Ew@R3oXvjH-1N%xIQz`B7p_fX5xaa282vo25Kc22R03_v*V&(2J@nD^ zObpLWza}8QQ{VoKy{ohlgjm4m)pG_Ga#YJHZ^9gmOd2bou3Hq%U zw+2AG={H+Jy6n0prErttyj2Ns2U^Vh@2;y#Qc~T0B(X@FiKs{M#Q>cP#vLBf&zF(TnAIk>0?SSjYWtupOPB(!^Nzsi- zR7CW7@^q`5Ch>M3>H8>2<^1gh>AIs@d)%^Czn`7SMc!xrU7Oq zV}b{_4kPu7gtEWhl4Y`307mrB|1@{;iGa)iIZj#>6%>79H2%kj;6@o!4N3{HOdbmu z*^i8dcT5M^j+TZN5XN&&vjAa$%zL$?0W3RLqamKomh^uepKCHj$x4t2k33>oz-cnH zKmtyNH$-&q(e5JYX6dYHA$FVsC_vTlelMY`p&Dr^UC9guFm<0)M#foD-xpS|P+YJo zTEdQy5g&F!kOQ9AYa_<6v>6Lu96^-v!KxzF0>wb0@X*)j)PX-o6T_3W1Zyked^>`p zA}jz+)dw;wt8348-B*DMc|iHuTVU28|1-M`krZHO`5eJ5*y-$~qDNE;$H#e4j0}NS z*}E$eT&ry8sBa`Rc`TWsH z3G9Hd0LVZr9mPQL1237Hm*ubi27Y)6{9m3wa7ftG*fDj{?gGL|%lZu?2JP&LpvCP4 zn5TEmj}bXW6Ysp1;^?`BXDd z1br4$ioWVg`>Q-&&-<{fi#=uAi^C?giPly!CHu{s8a&R?M1sQs%-%>~_|l(xf_~j$ zw|$j#jlZ{TBd0~7)J=r-8&3^g)BCBuOa`6GU8v4a3x+Z@5%hRJHFWLdnYh3eL!yvn zo+1qSXlGG%ian4R11Ob^9xJS<)Vh3TskQ1ijmv1pQDOnqH(;{VbKj9I<8rm769JU! zXkTFoZ!Y!hKhIcRY)C)J0tq*KEB!4HHghDqtly>_dauV1Nj0~fQa{fhh5aO^MjUIa ziK&Vm{3{CIxsnV~j7e-@Su7RHK;wbG@i$tl-}kbr`~`CW8|Eo183{7+9-~gtg%dso z^FYZdS{6heFo%weo`&^iS}&u6;n|a17tEk6fX1{NMwUWlAoPHoaa;RkZ+&P4NV&7T z*;eYd)^D46g~Tts?(`Levi`X(coao$+%r7beB`&qVY}BiTdF6EHsHp;v)T=jMzE{R z5KB~hAlCRDKi#F(r9YobW}~#m0)o6AFO&0uqqE5})WSt8i|^rK@l@Kd9txNsmH=fJ z^PRukbi-pSy|&%_a`(qTu<;b5lx*MjB$WqK-!{i&osRDFRZrs8$jZ!O(ZLZwh3Q$a zsvfX{hJ|JDz=kFF0JF5T8Q3E4v9tdD9nq7o_+`+g~M$4(@hL{gy) z#2?6tN@{kji$MR)39(dLK%V|&qEp{w%TMGiZlAC`y&RcX{^Xr!j7w}9dQ>bUSuWy{ z%qjkQYZLbTg#pCGazM4|^V}&TnxTIaA`mRq)RiV&91)B*;|0TyGNqYK znYhAP(Pm{?mCai?F7@U#o}y`s#ulxxNYW6}`m9eL`~R}jqS|thZ6p@Px*jOio<-He z+u{N*yZ%$kuFHsI!BNyI8JR5BV+Dn-Im+w^S;+#Z>{5*f7Tc5=pIqfe4`qt=8sBk? zL15ug>1(D+-x&yG0fd`;ivcV}J3q2lU*#}ngH4dmD~~i*BT?k|8?G#r_E$lUlmS#C zXF>()0Ymge(S&R2F^l5?%K%l+(#BJ8T<^D}?%+ePxIYUJ-F(K8Z*fGk$RyB!QCvL? zrAFEiO*ebj#NFLeOF-uLS&LE1ZInjcYsmio45uS#GdK*y;+eOrX5aoFE#OS0$s244;2rM1T zK%J_k08er1(se{AL*%2apG}B069) z3#G#Yn9k9b1`lNOGy|pO%T0YL8jMBD5EL|QabhV@2A2=k-S{}k5tp3h!pe#2fpM2R*5pzkjqVxM6pzAG%x}A)vAl3ykv*kY*XG z*SNL!uk7t4%D#HaCM@^0&u&V9)v;7A1JVaNiOCfa>D)?f`b{m) zomwgP+Bgn0jx3|J01xRKzxSQC{xpZ9EUh8>JFldiK>CcyrHKgIjI zE*I0f^_2c|!+qW+PoaraLRi460OkRsMz+=lE#U*4t;cKaneuGAt1-e_!#a)v2-MT- z8P;vpWo4TgN5JK>Wy>a;%@GMz_jLWzthOR!)#QQpwAG(qpiT(!`ZqIC`me7KqrCQI zZ|1wLin8#M#(2Q5BcOYI(^nc5`*Ql??uFyZ63*YtD8*D=z@95x&17!7$gYmt!`ig< zZrJuVP4Wz?kA>n%dO11p{Ig}^1LE#|%K*y)EFQ@22n9a6b-sP6(aVe+pQV%w4z8tD z+UW=*8My15$@O8)H&m=y+0`}kb)zn?_t9kjWj{T6CL`ssCnuHyj0nJp@QPptfg!%S zKTDQmNoRPE1v+UOs`T)|wp`KtUGw=Wi(6*qX(1h(O7;03#}+0?`jI6mht*^wU-Q(f!;z&DU6Q(ZtvmU(;(wQGh9x7 z@BlNYmVgW}w3G`TC?f-5MWww5X&I3%$l(ta1yY0pczDTJDu{te2VE*AG;c&Tgx4%D z6$*JBkt{kB4SQ~0+81&U0R> zh*A*@#2uiiB%y37@;pFPTQhnXDk(QaT~#E8V6-YSk{FWoI%vC!j2p1a&)jIL$O_XC zvNFjCrMP56jSv^fdeVUm#2%n9rV*S0V#(mjBH)4lUz6BV^OHaJusyD)jV(H)-d@35Qu- zzT=m_sSS~+Q@=zmmPq$zM6k#g;sU7q!?SE_cRDUp`_#bWYh;Ed54d0Xmaz_X$jv<=#!k1zjEhoNdGt z!Y0)}o07NQ^~H?)WnB27{J#2Nu3WF81>oiYyI6Xjz@VM;s;UVjo99)0SG3NVMV3`6 zT|jtXh8E7&_e;)SJ4sp$zkH*;*+ShcO22cq=*|!Hk3`yL0*`afSO1hcGtKL^7+65g z?k-Psv`>z_R|6J!FVl0Vq_Of!%s`iY?5?lKJL_9#r0Pz6&W2$U}2g;my!0Z>{NwuVApAfq~U_X5e5zu-@ z$N`tvVj1!eV6piy=_2EV3|KMJ?hp_I00aOsWI!|k08eFC)wO`WmJPH!klnl*W0IiC z4FbL@A?mMcs_rfu!^wo1c^??MTmAPL{{R@78lxEiFaQA05%&81x7K%{-;Q+^G}EL; zT3C{A^Bc?8^rN_9k>@tDb*(3Uo&qkg6Aozz#T5J6373UP?aE2xltYm%uMUd|MqD}h z1xQ$+a*z{t4n0)LJ|~RWA|~hONpDl|-f5a(r~m+FW{PMC0KTEQ&2H~+?sl_f=9$Y` zwze%?TV=;tj#3>Z$ybdm5N5`b?PCR`wKA-IP4!tFup z3ug&*P7tHVGt)NAIlH@T6yG^>?Tv_zU|f|-&T_msNtgU|JLl1jL~YJw5Yg-IcBc^7 zwO~;Z@;3}OGWGVhu5hp6D7Mu}pDYTm71g=pO*V(m5CEw2N)&aC!>pjz(SP>ZhB%(D z1Ot1l+B^Iplvx56oR0-GIyG?f=h0cbo#jQilM-hoKzVz)eL(s4fy&^LD@hyWdn&Fe z>{hn5HT}FrJ*T!}Pt)a8#WT28mUth#Bc6vD+HHBwBY!Qf!UaV{i3`J(P%>`^vau)* zN=SlAq?%?#Ql)NF-;=fa_;n>~8mZ5@XTqgMZ*j8mf3Nk620r!HHdkJZ?#lDh-g)*l z*X7s0?vMBuR#aMamH#%!eyB+WcP&5Oe>e4JaR1vppIty1&c-;KB`d4%`|s=LN2K=n zr9FCzMG&>PgY)KdT^fVm?>h4$O=W6~W5B|0BnGEG^Lpj<)YY9|Ie4Sl4T4Ajb8jRB zkDz(B4zWyrxou>V1yRPMYNdnpB>;!zO|;}{?K<~RXlvn~T-P9(GkO@r$lwup6UyiS z5v?)3iH8kJfZ>}w*GJ5+(IVj{fjW>LXi%bNDbvyY)$#`%qUL-c=!V;PzWQRAzlLQT5NrZj*$AW-1JY~_b7XVD z>Oqi4ABD3I#q zkt$qy7`fdN1cjLpd9d%d4d>Px^xZm!2JogEwd0H9k|lticHIC_uvq{dpMF*bWgda#?qak@J9|oJVqoxL-dzj-bE41# z2h|UO^nw=HZh$0JFc{@Du+kA2iz$y=ri0)*HSg%mr_b%wji>90PU)l(#)B*A&cYV2 zJjRS5y4*_TUE&>I9%+{;Z7qmSp+hg zzlb+O$zLK??!&ys;IRYnIg-zWmE*?EG0unKExTE~SKnO_H!9^zsGa*xMYo3hM;bcX znjU>Ri#s(*n8Jc>ygAHx+M{}v}WauRNmHs8&Om}7t;s(QoKeT$Xj%Q8gi%03f82h+lC0o|Kw@L4z3#;+3d!X@U=2L0kz z<|Piw?fSc2jBLkLEOU-iMfg+M(FM(ZW+S3dN)zA$KkH+K{Fe5mI(Djg#Zq<1P>Nb6 zB`1Y}N zf{%Obh8R_qgC*#e_@_QQT?Gu+;NFUr3nhd-ss1AE|GIt)Cic$zDIKe01Vgf&5N2#4 z-A$nDoCK!lKqUjS-M#^Q1}%=oms$JbJBylcUDx-ceSoIJW)#;`4VPX>Bil?nppo^+ zQ}ZlxUjJ1QL)_?^;KTK&J3yN_(>uRP4V*vaLWZLBXw+60wPET;1-;4?=JH`>V1C?@uJE6SNEDEy)I$+Rl1SUn@1vp-KN?(8|W+h zOXBdz?8DC^=aVF;=avElfX>-ll5j9IFvJlu06qQqv(#_*w@4VS1Qcek07zWoyVs!0 z*YV-cs;A4sz$L(We*lKeJ1chM>;SI9&-G$JqexwVQ1rZ$C2=1#E8p!gP{Mo1@UZ z(AD&J4#^&0J31z~t6iB&Y zrrobL4lJNqOtfWU|H5T+o?;7agI&4sG++Ajo(p1;ytmA@MuLo|SsI2iM)fRVAuk={ zeXV|m|0Rx`{$62dSBaT5Vi4`vhn;$3dXe^grU~Gde#yNY2M6*X??9X8 z)6xwTO>NsHoKyV9{?YcWIpDgQmX_s}+dDCt?QP50-uIufw>$P9Mw#v0q<7Y~2r%DX zOZ+zAwuTjxzgu|NZqUFQNA>_~sjI>t-X&PTrnY5_?zCM><#w@cvGt=I`Exa`wY_F+ z`LMQJOD>Bc8dj>?VgYdfFKzkwz3i8_EfS~u|7X=N@s`;8r?;iz0{>sUiFVILmd1U8 zHS${XEcQ4{Uaxh?0&!a<;$!-h^w5o0<1dzBIVgTh04iS_!={a}n%ou%*KK~d%l?^8 z)^l6KI`v*#i^B5RzJ{E*rae~BivCPO#&lc6W;_2aA3C~dV2&eN09ogrTNg&=HiaQ> z!*5#1JveO7a6dIySe_Kglk0&ZI-meh~vBgh%UIYSgm=MzaqRdqEE#tC_{ zmhRh$tU@XTi?(d2-zrNYk%|$5IJW%h-|~gq7O?Cyyv&|v{o1PqLa65-6K)%X2I|q$ z3544yR&?_YC$zf$VZRPL@{BMGL#hS+u%c|Mu6&w8GxAJ4kFQ zBsRs$e>O4{V!vC-S`(FUAfAGv79;Dy>4es9gG7Wwv~ugl%J)QGP|?Dlj_K(lU1ev7 zaQJ;Dw=@jxwuZQ>VSO7Q7kH3dxDb`d`L|pi#w`Kke|nQBzJSQD1g)_oJjPX^+_PNi zS?DpVU_8obV5K9m9sV7A4Bw{#4qu$>chgzgd3y|t{1h-xtVnGZ}g4Qcij3Y z>~)&oHcVXdYn1dy-LUdL=|rN+HWR4x8jwoT^emrZqSQ`0HQVU_7)cMj-XlD)BTAOdU*-=iIpBX~vmK0MqrGU*3F9*u?sW zlc1g)818Sw;^T6?Y|!{yg*mpU9+*3`=pu4 zLs(h;=yxtO?%+S}Q~k50$-%MU7m76?Vlx4Wx3NJkkel4pZiW+XdISNlzn{2+iH>jh zv?CDbfcgw^t5N(JC4vtYl;8Kwu%svn0n0tzm~b-y>)TBjoT*#L{yc0%K+^&ffNEL0VvGIg%`?FnBWIzY@D3ro5L05D41HP& zxf1~1tIt~Nq_0Hp#@i=KlN05B)7=4?QLXBhx_DKfk(G|b9N+o7(1ZXFyv5`8A|7&nKjo&Ks${ry*Dmd=bDXWUk=U%50DjRv^aUUlO1p3|3?kB+09)g$rkGLJc?K#fo z6v*P`Og-{nIK|Q2UvO7lh&QIYUExdrhZhmFWZ|f`naYOc*)mx^Xs!mSa~JyzC*@Q7 zDY+~pTJcAA4W+5)bM`ROPR{w>vTIx1ak)toHJ^N%6McA|JT~*?Ux0qhZJTut>{7+eL0KNqMGcuLWCJD(e`MHntsRjuf z+>8mxLt)`4dTn{1H#(?w!jR{{9bb`*yfV?D@&|u+bdm((7$8t)~5hr?>C*78D zSI6nM=4{MYU&0VlBfdHP@HG)13>=4~O6wQoOo0+(;6ap6GBx93%s0Exo%~b1N>j&x zBMr^=W;Wwxh@3J%X{0=j=?JRom$Wex^!%^B%YSC0JM=^xFfJ|FIn{gjwcw4wwY`@m zTQ^J(1bTJdo!fhRe(Ehgx=DgcFcW2vBoJjXF*E1vO_!H~6s~qHD_6%CVa2Xxt9g9U z>HGvMGo=vWU#&V(@|&C~*)}v<%8?VkgpK3oanqA4!3XrV5fRE*HjN3zu&T?xj&}UD z8hq8R)`mdAHf$oV<+h!<3pj0kC^igO%4AEqR8QD=9NR#2;=&+yBnED1?t7cRp?@jz|9LiM0 ze#k!)lN4v;!5x^duAHbpVrqPIffmo7p!`CKPn$3bu9*#-ruQo6w^@ zR`RF(1S}!Eg^ig|kLj1D-(+S<=|1L?RBRwbh;zRbWM3z8H`pi%@c)h;GP~GpHCSQx zlHPLbhfStSvif^RACjTk;Itn*OmOb<`4}(=8V>16tgX9H=G5b@&5b{_XzU;y zK{10?GFw_*-RGwRQD$aWv7;O{$jK6rEyY;uoJ{3A)|*$Ih4M>=LhUoer-xlG$UYdJ${l4d?*p z{0p#7K116`{t~5bl~uZVyxKkgWA8YZUp4O$Yf;cp`8<;a1vnl&5FzjdrgQEN-rUt2z|YW>DdTOjZ@B6`+BQF zjS1LC9(Fy#;+Y1yA#U-Ce9ws!p+v-1n$GfX)YhzNC}W;d)vfE}=|07&%?Y1SeHZvM zuKHwZUl572+vFgrvY}~_#^s)ZFA3Mm=TS3@J5H7i`>Ep)QLNrbZrz+Y$Ez#-%k&#t zy`-Qo_*FgiMFUVcqP-tkFVqWD{mla;CjB>{TIugtDi2QlShnCynV50a|Hzq$NaU1u zx5@z)kt+&-d-Ddo*y~naVh&El96h$buR$Y&-2jP4XCCs2A?3A>XM$8LrbGP;`~FTX zMT^m(Q!;!|mK0MGdq=$03%xhos#Attb?WJF{O1}5jcqA9KKx-NN#N&qzDgTU`G}Us zv^n56_?aIW4k*g=*qVxQemWyBSE}6idZORG_Xe6W~F=!b-`^8pX zlg7Zm3vDLMna$7?0=?~L1Yn^OhCDOisF0dz8?m?qHt)Q5GE?M~;UIJi{kK~W(xK*~ zRm-SoNU_)4x7fV48h%s0UagzdV&)-qx#@-MpJfR=HzEycByEVmD#5cbSn${9(SMmzeju^!bW! zQ6mzpwaKHQlGv0s3p8pIs)vO0ze}q%@tZZYmYDNax%r-%+R$UdSv710@=m5{&CoAw zI0@My>3wqPzATHpGGVl2=qb}vx(6AXyv}l!1l-R(6NHG|#}Y!^9S|17LiS@~@U6n#7o+=q-Vn z&-&4ZylLC4ob^+w|+4{+r+GV*L3KZ937a11W@X<8J35*EXoZG zaRdl}O~Y@7^6>D-zmoY;@-l#iT1&}E;I43(j2IqHuKLEYXT;ddi7lP8Tl`7`69Y$_Seh0B>y1*KX{r-|z&T*^ z#bC~yX*2<+&xr7Ndb~z&LIO_EzG9 zJ~A{8MGOZ~IRJ+k)3^YS$XCc|D*zS4P^UGmE+9G%8*PO^+}pK>)#&t73&<-$WYdr( z$l~LfO@NOd4fKFKmj~$MrwIU(bL0sDl&7x%)0BP7<&Z>_&a^@$M-7pZczei`!YCaR zR#cQ!{dL!c;`ueypRDs6-cgv>^vHyPY|&tz%mk?~faY;FCf0mHHos%p0SCWATpn*V+mjUYeadGenKztJ5h`#`W#1_oZ05h9eZ%E;##Hi9kKY z{MFhTIQOBaDPID`4t4?EG06-yQ8gXTwG=(PaX3NE7E&@PRS(EZS9bHA@%9*M@F2}_ z`;6JvUEV0m(fQB4R@%22(Fa76XvS^OV;3(Az zQ8Ikbx)fdaibuPo@%I!)CIIP>cS!NR;;wO(^O|3pHl6Hco0Ls>tU|IhPdhF*jfWwPL0Fz554Iozl zfFpez07B2=VgQ7w7XXg7h@@GuMs^c27VK6}cgr2tNX#-F2cO@OW{2|J9nz-?%M z_D3S^CO|Hfv@>I^K?7SHrQo>l#>v;c{=XWBUibU|YaAHXjJs$<*1w=}`o5$7dycPi zq>w?GX#cF|J9dd0a1Hd%j1+F00}^v_>hQXnqX;Zh+*ax$bOPC z+}c2a9TSjt8Z2D8Xeb9cWueWBR{-o8h!_SOg*Ug^F?M+Dt^@$YF&Q4`;5hmWKAE%r zUxrpXxfI9rzE6K_786arCs;s^&jdNnL|IV!c5w_Cs1#{&9s8J|r|K00#b`S(Pl~V{ zF$4oi#{eHMTUU=$H`i+4%12~W-hx}5y7+%jqS%1&6OOA+v0wDNka;PppC=B9% z(#aK`kcR|F1dTv(EDgqx2ADG05F-RwWUc@h<`Kor03jL% zNZttGN6-Ke)z8mDkR&PwD2RUn@`wXV@()QKVSxYq86wbxT?yUNNkU@4{x*PT<|_d} zfM39&^A$i8c{KnXr@rpwQWYMEa+WEt{t@sc=usaL1<%@ZiV8T+RBiL;yIG=kz$*eM z<6}|U3Sdh48Zb7w6mKu|!TVpdr+h}Nn$3a_n@zpNcwyUH&EqJtqvJ#VrkLfXKXuM$ zxW+c2oWnZO2>Z)fsGBA0g_o>ef^2**rQs*ztnJrxfP#Th^;AaX=X<$7(q%E4k|V@O z%@2o?IX1)|tLf*_CyE}Pjhvr81=yaIoRVM9Wxt$w>tOuh4I&pG=GpXj9*^@_e0iI` zmSN6OQJ;EUwT!Fb?y^TQu0Fq?#>KjpvM9GR+(~+U*jPYUp_jUN5-`Wwv8T&OmK`iN zS4V{R-P$OOgDB{k4Be8_R}LSf9qQNn`g6lX9I4EzGI%AblEWT zlGxY~aD7gF?cr0M`Gq6mI&EK>WsR$aRBI0YY-)34_$6IBa~tzcfBtpId~dKPW;HpF zeoR;jA9B;;W>&AMr5WR~)JEZ}Ri!yqKa{dN?%{5&0g@)R6sD@d z+1yP!vr)94-z(c(zR(NyDf*rP54ViSY^CScJc!qic`9Mod;p-iO}p2??vL#NeW~Wpz10y7N`qiBU zsFT8TIbx*{V$cg9ia6&^MI3M4W|4lK`UCm7>2f*5a7ArkAZI%!5*DNfz{fPUTIP0V zz0m6FDfeC@KKiYDtkIiNvkmX0>s4A`A*1AY>W8H7LuTNRn|H4c)dq&jV#lrSg< z)5PK|IS*7LLLq@sE714tg`8cw7&gnN{7c5&JF!9YhXNHnDo$126f#0ZK+jFI;~*i6 z3R77}>rj;gJ6*1ckV+(xc^ITbDuS}8AWCSLHOpC14g%r2P4b`EYFxP^CIXVb>sW#& z5=$#`IV`0J9my$4u$3)Y>W;7dSk(|GCSC79dgQjFD29d~Z72#JkPA;-jf5xE^ya)fZzX9JZhzKl{ z8tFdo;oDHd8d$pt5#}Xm`>p1uXcPOx_G>al0LrJ9yWB(O8f>nRdxiomomVUyP9j-d zspkgjSk2ei{kZ2Atwy2a44<3;Cy3nG{r>M$@N{^9udm^k8}n!xV}>R`azB70=N0Eg zivaF)q!|hD@m&>VFaT=)Hg|_Q%vjmD@-z~I2RTFj!g-u-t>Jmo*ltc-KG_Z=D*^V~ z4zaHIqUS@hWR^?-xok)fyaKM=JF2sCRm|O3zFoS#m;SQS@UWhoG+Xel=*|ATh0bb! zC^Oz1Un-wdsjJN2GQ|Lj=9T5_i-W+2=c#&_C65%<+ant{Z8@2t7FsI-8r$}(0{ed| zchK&a&W0MibPTLGc;Z&Zudxq0Y#j zngCERlgLi>O8iOql>iLkP(WrFosv57)Y^CK{-POru*i!EG6Z4{)0Lp%DJ&E=vYz%K zJ@?GU;n82E;}1Dmn0f!F*IUP*D~bUa>oak$qm9Er8ax0F+hwW)x$sxi?u?$gZfQIN zR|4F*Hk{+`oIuyt;nw1PKY>y3=nPB%2EjO#CIcy#?Cl#7h(eeELGZyHh%pqk=Xkx^ zr!jL#FvS2#r-LD!^^!$G@k9{ua4cR46n{EeHwWs?i+i&FfU(4&5H~Ra7WhaOz5>c(MgSUT zz%uj|u6y4<<*LYN=xNw@=4J}+f++-GW3xbG`xR`|dJ+OBoC;`Zo~nJo1C3Y^kD}x- zPzzSF6E)V1Lf^uSz(-LZ#b3K6t8=@@#^~T#G!q528=;7*($#B;WGbQz+{qGar8;UV zSa(jM1SPnO-7Tcp$3L7)@$gf6K;nAU);y+;MYmT|qf>DE$&Glo<>QW7gMswEX&9zN zDz4Q8fQN*MPFE-v$32?^nESZZo=FkfO>50^e^ed__>c>}92!7h9qSXbG00#u&SM2q z!YG9ln#c!YsVcg=J_L*HYf`k2Yt<#%67kUcz=g$;SeTIKDYOzr9TE^FQZ=EjoJyNg z1iJ0MQj3mjvTj7KsqKqT*!R-e68c3U*@$J4Vj3Ext5TFEOecWNtmP%5=x+NIEw-*n zIy&{Nf==+W0?#8`usjl zpva~|nIxd2TS@R4kAV3GVXgfK-xg}UI8Rul*iD!_+I zKx-rF7;gBM@beDpfoD2>%+)4?T6(+1ePF7;XJ)=9O4&%L_kMuozB4?7>kU~niMg*mEv^PuGy8cc)*AiF5fYL> zR7lX{6G1YOFyNr_d=G?TQJVHD-|3t~W0Q8594$5cMHd^MHL+7syl^NJ&eH@@K~c#h+BU#;bgS0E z11%|3Hv&y{+kK=KJi~rRoAMI$P5F0hftPgW*tRka)NG$S*o4`T#0&4dmLwK8IkUO4V-E2x68#JTu8HxMq2xxl;ke~X5Aot zS1+*jQT)F-Zgbtb%8W5Y0T#b2w=ZixwO|lRzUcjiA~X2{I7F7e*o5u!%O-e|NRDzB z)@R&*8K%cbpb?J~rpXv00}fymu#G3kg@GO25bqcR-uUA|SA)fmemXx{+$#*iFMRSO zask=nPd^oU9`iKxd9SlY!~64vRn;tK}BuItqt1FUHV6GA;)^ zJB8wLOz!F%Uc4?mDTSgL7RdrIe?EPJ`P1fp`;Y4ig`+wl8LHXiNHUg35Ev5#pec90qVufg!%odn2}oL zmtE%K?LWHs|1Txe;`;jOaHDT&K#X;Er9?hmk?+sbv5pahV18Nq*ZpSUOyqM)Zm;bH zeyW)8+d1Mk`w%Wy45NpHJ;9YXj(!7P5KTdEUYL^5=uPN!myHoeYsetE=AZEK{tzUR-ZfRCn=)hNh~heDz-rRs8@s5D)_Z0{}Bq zL^c2be{>JZVgLk)VH`8bcmG>A15LIaN=L|!w{3XIMG~1AlAB$8-;!;8KXQ*CzkdeC z1^{M+&T0Sv65#!F_3PFz)=vW-Nz`T{X_Nk7MhoSV`K7(Ia3Ia`+CCIebD)GSHtqzI zSlZSG4@=2<_DQU;u=4VhJ+ietJR$_Fp=Ha&8*~%P%ea|HvX;wq?p|uOWe>+7=2E0G zrnvwZIRFxpfFrvC-uHXwUA6!Fs=M;$t~l@N>uzF#-Yo;e5(J;C0w6%o1#ToLrGC*ommn^4&B+CtLYhQd)V+#Hhb7s zuQN+Ws-kXRG4-A*-Awzax}5w}~S6_+ri3(Q>1nE zp@{VP@fs3&VI$~+zG}J+6oo85=x(#bYT#@O9*&W=L`gB!&s!qPG`KQ`V zeNWPRcOU3ICtcroRR}}aEMLNQ+Pd8|un$%C)>YljYb`~QS&6Z(RI}i<*NoOzsQlQ4 zdWIR0w9#neD89I?HgN0lv?x0h@Bz-dnR8WxV36 zYF^YJE!V#{d)ssnVo~|ux1a{cHbi{lTf|>_g45k=u%MHwI~-p?lKFYVoruO=fUg&D zME{7vT40b%Bi%H+0Msb;_Ue^4UAao!I@-9ZeU276TI_G=WqP5kxn>Wa)D-K}_$p|C zkC(cMQs25b6=5Y6iK&8S=@krll z&?m^wdp~p%z1jmsRW&nBg7-c;ZGt;?`e|DZIq7i^x*g+xSZx@dhyJczf4tI1*ex}? z7c08{wPpHrC!c%|wZ$xW&HS94J)uZR@)I&FoceVHfYJl5oZuhh)k~*>=D{P~%D^pW zxZ6Rauva436W#beUuNLDAhEWJsW);nvhuCdM~voTm&hih?lJ(80d0Vj4)5ORch6`P zR$?=^!TkRs#D3tzz>%p(2r8~%l+2pBL|{%K@Ea0L!_7|3@gOb_Gm+apqqxJYXsM&G zcWX?JZ~nhbzjtk6Gy8f8t7Uqnp_96S*iqo`-i8T5cZ6{Q7KO9ue!+(;uXMX-9kmm; zXPWfhcZtl*da0a6>}4TsY`0?^h~XT@V835t*`>tzg1gBU-QnzEarbveG_`e=9ntFQ zdMOQRxpk;@`*3WU=O8=HMs5;@SV2qFlc$r>2O+sjMZffjJ5FJga|{!2;vSL$p!)ep)oeO3d%$= zqzleXcky}@VTtxAF%h6YZW?U>3-j!EC(K9;O`gTXJl$Kn5OZ-G#LGS`j;SLD?YhC5 zA6WtOi90KvcDMdwX6$!=VdNR`zQjxNwoAr=|A)i59gzd^xZc^a0T$~G38X79oO?Kq z9o|8kzJQf0AQ5I%j&0nu?0RgY|qiCBDO&@%@T|BE66?1KsW777Fa2>$%Wxz92N^7sWnH?VUoh`c$1wh(c~otbB+ zv2Z?jwa9%;0gp{|ID$1RRFpwd&b^v1c#^sW*OFXd0M=C-U|XgngsgHZaa3Z<6nC zRUZ`UQFX2*TAYY4Kj$V=0u#ll(ScJP?i~dm$f?P(rx!D~k1Spt(74G^Gu*a9Ts*^4 z_-04_C7lh8?HABdaZ&nnJ$g=0*YT97W6|tg9L~6nV^I9_e0~^Gg-l(hn{`^_WaGd& zbWz%A_iWGhMtL>`vj^EW*h1An&GWlo;=Zlehvl*_u*54iZAbfC>St|Fyr&AK3Y#o< z{Qn%7s%;#os%;#ms%;Li)i(84Kb_R=74=tcebp;+g?8O!n29HNl+b7#W*8zjfbW90 z+P`PsLlsWN$;@P2M+82ba+xx2)5~}id_n1bB=V82s!>taXWr#H7XjUstO*br%LEX1 zgfND6wrMOo9py&yzX@Zaev(e4s`R5SqNbstPTDTFCO}*Tz~qkg$*HY@N*x9!b)-y4 z2o1gJlIcygTL<-1#K@iGVFtoU_k%*Mk6oAwU>MY5m{?x+K<(gRK%bE;W}rVzzuwZB zr95_>{?E9K=4_-DAMz&5OORkf${K77yyH=ZJJ}a^cFTN*@|&T(t8ew4y0q-O=_qPH zqe?!K3$HD93-p)lNdJ}>wO2-e7MZmj!yaa;CaMW99r-*u6C!{eCQu^>>FN}UI=?ba zFNy7`@ZcWP?0k_zsV^!;m0vuA$PQNOOb1bQ*MUkM17kV@r`A~9`DkSc_Iit3kypva zul8VKK08FhM*V#EvV)0_#;$k*AThqZ&-nCTT?5uE(7S8TZ+aG0jPN;kHQL6l;)W4B z;J$eI_=9!ht)Gjp)9LG74PwaP)1ex%Yz7|2BKKWCvGoz+U!+YhY1|s4^YgqBz&XR> zn`oOi2|6Rb(xonOoygS?h-?KNqVT%Giiu$Wq*GZd}4UbW<;!#v5G_ zM?(rtsu!>fk&Kf`Dg*8V2LyYCFK^gXBGmHhWmwoDmZ6TA8J_EU8@`fhDE|=aL$AzUY5WQs*X3{4QCX^KITR-Q3 z%Jv=fB|T9`4L;cv)?vKxs`f+23rUG|$_k!lL)(YRZ<%#$+r+et?n3r2l8B(qmzGe1 ze3M+T)E0C!d9RJTvMC3qoFkd$zJ$!FzGN7sf9c>D{nfPn33YDYgNk|esx@NA$&g7Acbz+N1yru4^w?Ms5px5Kf%xYT5 z6RJ9*RbaQV(M;}6-E3Am!V8ZV*Y%{$T2T-IV_D+wxgtHJmZT2T!SwC0RiL!B#vK>A zzpS$p3AoE0LQO3XSH72ZHBV-wD0uaoPB2FhQ}9WBh8c>}#+>AIxIBTBpOEyPd{%tt zf>Y{haH?^77kRX+DGXGBzIFeN_u8?No$rkJ?FGIjwz42=Oaj&l!>9904t9qz;Z1DP z8*Ui^mJ6JC^U2jcXG|knNRxg!s=jQx-6E^83*U$`7?>`000NA=zP9B|WILsnN4KA6 z9wy*ibXjmhs42Q z#9yez(j^IV=eC-u+7wI3FHfg8Qu?#7gbAy_j_r#%i?X*g%v;!EE5D=l zx3gS@IIBGTgt5wjPK)^67qS_HCq{0|a=ZVk{LN;IePfSTFk5&B=A(ufd{w)`9JX7! zZZ6^G0;j;oNsRqi=E{)mL+4IgH~512-a`LJuW{RX`?w|2#0v^c;@r1`n#EQAj>xO%ChN*?hXT-5BvwlMrw}7RR8uUuKDoS|@ zp@)Un8SLobWsoyjZQXewg{=;3eDcvITQE;5X9w7~r5$tl_YCZ1Wm7s9txW7c6HN2h zufeJ!JD_9TG0vGiyN@xM5uAOO&McS7rnVka+(ga8r1y_{ zA$52PfeARqxK-DgccGjtQ|H{3n07JH32cOLtm*Etl)yyV&I1cHpT76B%+i_cYI{^=qM^)~z3!fc z3RQ&^G(yh6kwy9v=H4tHWXw3Y>B#Rb?aV;$b$J6D2qSfQ10i4{>GB5Fp+wW=44lJ= zrpp!hII@L^=Vu;-Xh-~n$etp!bose`Gjb~svb(_xK#>&t%58cMq& z83uy|4kQNhh>UKz3_7dVsm?gFj=F3-MB;B<@gmO;6&}Lx$!dkBUYs8NqDN?UI!p$? zP7dAxx+mxh)FyAG`Dc81h}S#vj)=z*Gx>pAU(G@`+`b8IVbN!bUTV{Ru9>AzZe3t+ z?LE4w3hghd)SHwu(|F0t90=sj<;0s*X!nyDvI6L_Q(4%Y=JrdQq$*lTaA;6wA$aQL z4&=BLUVg`C{8S^nrH<`#I@YJwOTt?Dh^Aq7T_(5%T)}4>&dcD8W&KUXo0-_~ujVHu z5oOXKTcfuUkHv~}+ls{}gqP~X{+>wtzFIlc7n-&mWiz`~Ch3j6Y@H=J$v5n>#y+CV z&Zi&n89r27;~eskV(~==Z|nm&x`=Dt5>P>r0uxTJn-{f4#b-$QJcyyakbz!)z^vHL zl7mbbf7q88bQ24_lMh0Yf`e!dC*g0fV=B5Weg!X8s~ivQW$YTIMnmN@$+@X&K- zC9G%ZHWicQslH6+(hj9>cdn!8mo=u7M+NldyQkL7zPWt+nL{{dU*@{p=!`H%PbX}h zD;sq!$J!;d&Ys5O&|`Q^-lurzJa01PNNw^Sm6&N(8Nc5g>pa)}nq!iGi502jy{F|I z-2T1~EdGNhXcLCFWGB|v1{$heH=j{!UuAu3UuI|Zm?okwXnl<5HN$&V63%&^-z1*e zDr1<&XC80Uo6KEnIt91aL>KJ%deF6R4XQ===ov_A* z;v72q1tv&`$odAy`FFdCTen1>HMLrMG5hvzY&6+^+#$cI?J9Xm=KH{|3I6~H@u7){pA?iz(f_RUv-O8qq3}_y=rdPa?k~)Jy>d8xvI7{ zUAtYFtL?0*J>iU=cn%Ya&43o3zJxz=6c_^H@%VN>61xyl zo@;n0cNibOd*%tTIGfw@(3gyA?GPrlzzUOG;vdXD1T%B#W*AT0V$>YZ49wU&KW7e` zbJx^0Kv&$XmpgAQ)A6_r2`xp(8#F~d`)w+!t1hpMcMT=K`JoEIRbZ9B3)##1#qKQ& z$icc?E6Xmm3Sn~Q?LH6&xhusfVhW~itRE(ETLsg=+k5~8NY-K3NetyA84g_Atau?A z`3OaYA=fr~KI+3uj`P4Yc&pd3+Ca;>&ZFDt9Cm2eiuFLWHGVJEgd2#3M*LH#wj+Ls zNRkzpL3`%22a$=_+faJN4#F|aFxYH>`I8wegvC`+&V62Se)vj96_{vmg|3~U0JKKD zwgT!rVUk(DOCn9G0cnc8<8|c>}fp0Qq{8w>_lR zbpH6L{7mep9)PBwZH@!_az?TsE(P{Zb3{0si9fD~%7IDoXq3YDUF6Dg4c`8XcWdBj7L z;9=Iv#i=v1w|m@OkMH^BtS3gaxN{tSIo-SQ_1YY%qKpcISJVS@KE~&Eb(F*Lzme$3 z(;RuxB+uox*3jP-2N8xg3+3aBtf8;wm1Mhev}LU(bmYBa;%rR>dfmF+fDg9YcPKla zp}{MxAS$BsoKInjzu~qXuy}0WGQ2e(mPfAvTrE8&Sy$%^Lw8XR^UUr!ty~apJX;s- zcjv%joY*fm&ib@>{4CX0n2hVU$Ivkl|9Wk*u>ZtOxb^%e56_FBxOBga`w)TDDliM! z&S2(^cX9xL3O<4%8M=2NFj*(Yu`Dsq&G+Yadbqr_kIscDL6Zth6}BfB#uYjdS~nN4 zfYCSvW(j7Xrfo5y#;X_ba3TNfTV6g2#DN@`R7s7asxOgqsV^!=QD4H&S6}dJcv2LZ z9EmbVRbV;Fr%xezFrAY)0x9jV$fHY?F@fCq9d7sMio&GO13T{7VFcq8qI8kwhh+v3 z$bwWrhFIB!QJ!@bU3`Itr33K!=X1EgFGg)@d!zo0II4}8jRUJ)#)pHouAuIK(XheH z3tJ&B3)>hBL8D}V_$ZRWPx_r*HUR-wZJ+v3W1AKqn1xKD_6toYZV~~9*dE(R8wM0E z$?a(ax^u1L+p-gYifeC0TvRoaRt~-?SjRzaU>fCl(-X!+Sy%|62*$yvr)9|sv)Te# zVFs{)HrjSshD{s1?VI;Lx>hzTb@f&eiLJ2vjn)3`pftIw7v_#fQX80vdKCtWF;_TO zGEmk9VH>z|u49&f8Oqv%x2wfv2jqGDVi&ykzOAGko<#!0xxbYxsFkO>4K&)Q^fKtB{RgIe!#^KgoyGRjjiNiLd^&OKa zXNtN8I_@mvCrDV<4UZ(x(T~g*Vdo(cu1{NujxLR|jBRX7*jk$_EY}Fm2z`88bNgq_ zC%5@>ce^Zez#Sxj=D=J=%srcW%{gEQAhs|KS}PHs%r9Bn6OOjAT)YT_loGqLRV&?H{2?Q#S!d1Q$1gg}R@cwChw2m{WUm}W9)t3oFQ++QP zYOQp9h`%@a$B)H)=)GR{6gU#Z;^fQuZM%Si=6&M#d2 z8@KRi58ly46mw2Td%eezG|xaVC=v&K*J@Hs`(eQ@;W|YAFLl% z7kq3QF`^S$U597@v%(=<<(Q~9AY0hI^@LB@rY={LQ%}~bQc;g{)i7H2MUA0EhfNN- zE&7Rop`CjvHPo~eUQ|{Nu6B~5V^BINFqs)TLunv(!8=5S zaa?AgfT~MiQuu}tzZAaCNeFd*K9vvG|2JvSuPj>YyLEP15-4Y2c2A`-DD`_}eusd^ zQO@ZkZ`nhH6Pvl6XQ{5BuD2RkYDH8nLop+?1S>h%dFdu2@{;kxG7 znYpsSv@lyH24Uws`{+o;zl&>PzXMN`2`fYklBT{3VY^ zWU2;ayD%Ja%IovhE{Ps;*-TIZ?VzR<9XKO9c46DhVJ5SI=;R{Z4{j>DzJF6gp`X;= z+O{p4p=3#TyMgzE0RlXxW-q+dTwX$Q^6pPPQ7JRnb|wPKv*y8UI{M7;2R8j2+Xh6s zZ!*2qQhz1%3QS?AsW0QLXOIRuC-_G^+P_p&)6)p>kpCJT=Ksyn6mNmad{VBVr+JC1Wcq|* z@<*lLH%`=Tf$3OO_y%XedQ$dVeBje%qyl~H_(gc-ZY8+nfg3Y0&ax?(N`0O%&ZP%a z)3g+97>)xXFh){{MK zOvgMX)a^1RR$ryFXZ7hiS$zafrM?*-+I}nJ8YSWg>kNzy6C|>$9fv?<-LubV>YZsS zNo4d&5+_w)Imd&>F^wnWgj*xjI!#@}@YsQgOva`+Y3@2p(+e<_+$s`wwfe~%a(*~k zZe^zh3`|<-VTUMH{`K2<14RjLkd}9Et#HnJfPNtjswkvadZkmqdAaEP4cO0kNza?g)2$j?iy5|B zulh%8LrH6l^2eA-w6SBirg47;8sy{}>Pt1!m&&{F0l31hpI=}wQ_rT&NV#$_L7;%9 z+%~RcgEa3rs{wH>?h1vG14fkW34GfFWt%4qmU?YmK$q-xx{@_3l(PYB9d;Ny4?S{A zB3+Pv>W}sig%dxJVIL@juP4LwWT--=8{l*T7)UqSnr0DB?-=rTK>z6HJ3S4G0FPd^ zzt@L$TPU=pRHorSA}kt5qFrZmS0XVSc0HC%a7;<^1;XCO{Qp5M9UftL+XJeErx4+C z1Y{3fm_%XgAYo~MNqzgE&%;WE0@1dlNdxE6ra@Wh8t|qD%hNKwwYU%DXMyIL1}m7-~P`C_jrJ^`)68Knr!C9HyNR zfMv#!)=y7F^whh2o=9XbeY>fkLLSJ+j>5Ztn~HQmRanUS5hm3 zGj$^wRc;w-KO>)Te{4Z9pcc;hNwDaZZ@74e<|md(3N%-g;g)uSWCPa?zyR9@fKDJq z=?ra614hb`stm6S-kVcWF7syw`N=FprS;oLXn_JCjqYrh4(5l$PcdxS$hdY~UODR3 z#E-)_r@oy;Kg(QFkEul=`i!lUYD)6m)6yjD8_TP5Slp`5tM{|3N#QgW_zV+=Mc578 zm=5Y0u^_jUb);d)6S&JR94;GyLo$#YVf8?FUgM!?qum%YVC5!Q z^O!uPNnlugz2bpk^`(y{q5vp$5ezCY!P5Ft47`^xHr2yo%*YJ@Av9|YgRbNR;b_Zl z0+NEbxq^fp`qW8hK}SbZs!7qX0cbDe0D3OZ+g#TV;FDoo%LAW#Z0s*Aeg5@td8j`= zF8S;yrS8aTY1ajTG=Q8oLMsq4xG+Z8Nrat^r+wVowcZGz;>u{g9_G`zw*s}enPb0n zMaO2+{h~n+3*OR44sT2#{|^?`ZO;Y=-J-xMqh5-5U<$QX5lg_fP*AY}humwv78~MU zU!Oyco{&D=(NMgMZpg!hE(pl3(+p^5t_-jOeBn#WX()J~Kd9L~q;89RFP-tL7a;0Oknc+Xl+Em`P9FJ|04#Fc}&C{(*Z*s z3M7x|;vuwp12vK%vw8yiskM^uH~vR5|HZh*5R*(J>kSb;$S;A6V=BVPut0a8$b|!# z7{XQCVScrZp;p>Pn5&;rgi_k_E(65{aohC;P|F+va@$8)l3b*47yZ_J#1`$v6`&7r z16AXPpZaGURMnqx$5Cn<0Il$PKI0Cg z>N9bWRG*Bap!zrW69POYQ}uMlp}(RQ!1>%U;#tAE5Q22G>M`{$$bw_KC&K~4sxJjn ze&PzsCeuF7lZWI^(jcY$L@uhnmkO!oj70t=DSuy73$26hjzFdm-O=N_1twE#rQ?16 zh?}cB26EOdS5^Gh+a)Saf$2%eo|H**m_Wqv^ri|$$Ya4xB*4tTSLIJl2-KB2TlStR z6>%^rw93WZsr$2A{i@jWG--mI8UFvhzvi3m>~Ycce}1c7w5x!Zt!eP9_TGJ`dg*HR zx2mae6t~Qh;+pQ(s9P`iSMi1QD_ARpegP+p*XWrC`h(Ds@&dY5)Zfpvcu{`+W*t`7 zvbP}i{VL2Q2|up=uCC~;+VqZXO5v@34t6)~}u3tChE6 z{AaAxYuL+V*N~See97~ufMr-|m(mVO-_K=}GgJnyVVY= zZ62E^=pDztLrZLAzpMI>QcNutBx;K4Mt#zd+|oZ+(zj_;mh{)`Gu9hhxOrE;| z3*RbiJo&G6>Z@*%U60)t`?Dzz<`aOQF=IY#+9}oV+BwfU8eNiiZEJmr!xu|Zb&k~5 zwY6v6y#2dX`0G(#TNBByL_}sSq{}+p>)$KeKbt<~&XTrw^tHUCmh4luzJSWk=5cuPj^%2J(*l9t!Um>nUNwSb7?7 zuj<$%MT4P%`}M?cYPPHTic(&z{x9QCBUw+{&LD$%&z`;Ql<&Ng#w!I&zULfPA9@>N!$zx7q#n3DX|Dm^rXEtq$m zuY!HUl&Z`NhpNbQ*SsHJEcl|8IE0kcpetA`AIMi+wv7Nb8fJhiEO3AF=|iaZ-L}Vm zQv?gnZ%Vs$GsR1sl$k3q4JpQf8C*7w21*zhK@it7{!sUh-BzXd+v^07f-w2f-mSxF z-L;@FE<+5Qe_AY~2}Y!!-v#`8#Ry;nL^%W&iD25c-f`H`95~uc&pU3#9qiCG-|r)P zhr9=vUqlJARBOKdi|)aA2LG(W`s2F*_&Y!HedKVJ{K8Y_7rXA-47fRW+W9l741Sv0 z{=7LC-Bz1_{s<_3yH%6-L;jb35yE746+3U8kNr6O)@sD4Sv3Z@2igi7xEtCIhdlT> zy_M~dh3hbh&^X>QB@_I;)5-^KOkfoi)T7nXpy( z{LH-yN!@-|XG!%opledvnvnv^Bg}gY1}s_M&maIu+4?=B)?`!8Joqx9EAP)B11VBY zPRMIOqJ%S`6<%G`wKvXPp!of47mI&1>0Hgo_W@f->%mB{YyY08N+j-V*+x9J8 zUAMPo-*tB6(?22`z z6)dD1{NHTm$6KPG-u{t}FAJ<{-`_u$_#W(EWeTx{l&ro3qfp$hZMFBJrvn7+b#BpZ?PAMf@g6OuUf(T&1}Nec<3* zN~l#Tftumj{GIP(Q`XG3*l~c&Yh0HdH+?a_;+xDwfTE%TS{cBS|EdOlIfup<$=XKmlFiRzEOK)y#mNxbQD-^)ol8B7Y0N2LWsg;mtoQa^y?vJ7251E> zJGc!~?=vu1pNT*m7UE^u#_IakvOS6d2Jh`RPkSubi`!*VOV8_&0>472IfNZthJKvP zE!u*@pt8;U)poBg2*g8ac}lp#!oCbSGz@Jz2%Ye5m(6BuH`#J&_i$#~1u3I$g`uZ$ ztxyS)A-ShuU$T~#|82B%g&!E8$5$EN1YyRVFDI7b#U?ZIPJR0#KYU}Et($|pjdgwO z1G8LUG6MYV{lXmh5%77u(>x6l{`mUElC}6`=BnO@@4y^iX>Ix4Fk{<0&3nn;9_F^z zSO(uMV(i7`GBvp>->J5u#xddsW)y}!Z8pX+}@88~KX zDs(a2G6#~(5ZcxM?$gw3{_+o%U_gxR)+}iPSaKPf-Oaq7PAYDh#}Y6<(S!EZtVdV$>jJ@7nvcCtD&yU=6JZfXrQVLiLtw> zPl2yaH-8wqbIqSrL}rNOUbHOw8X8tD2TV;%hNgP3_(7U4R(#&<8CVrsn8IQQ)A5v) zZJfUpn?po4Gx9!OK-7lKIeA_`8PyqboEE;*;o=pitSX>{g6%RX-blD{B2Xj&zyhKz zM-G>(!Wgb~-sH6^9f7t`mUeBmVJi^w^Gl^e3^&G5g6YhL~o@+0S31!L~SN0RI zmC)FM7ANJG<*32z`dN+Hd7oDuzgGF>Uj1onTVtWIDPbnoV(1C}N)9w)IWh3fGUtoS zkp7dAK&r~v6%-6`v-Wk@@$ha3`gdG)Ywkr|@H}od@$`${2nzIL!>!L5TWC>4C}Wmb zm8uX|%zV|2n!ce&TW5#aDqi9bHvc#L<8Dy+9G$zI1N_%S-6O6g78WK%hw_Hf&!G3o*+!3y3gghSE-s zgk@EC@Q~g9_3sxs@ywba%@LV3Dr>-&8s<`KqpHMYi8*Dv6g-GY;|A3yt(=&7g@Np2bJCu}!-!+kHd*s1Hw5W16n ziF_KcH;?VkW#L2_GS)5J_f2s_gr_r5q|1@!H%>dDl87_AWHh}Xu^tKQatRZbBbP6j zxydGVCtiX(jUDl3!SV|2sM~j4Ws}+CIKFqa&)3u@aSVAQy8_;~8!#LB@8!96?XufL zAmA=dghvu5?TNJ29oAkx@AC;$81KdIGP!FZVh?}rQk+}qTmBOrqY<`duEu;?dDO{> z3>o4nZepq+`uIL4_Jwa-jiDc?u)%C-S*V6Or98sKjcTb(xrk zgwIRitX9a-o{&$r4so7Za1`^C+JpL&HV;N7egmjHX?;}Pv*CXTM6qOeR%)HL_LlC% zn!GP_*CKZ%L)Pc*X2iZ^h*hz6>tX4!>lgB0llg_&S@+pK0HKiv3 z*{b@Mt5s~EO&@v|Pjpc6@HI~3x3^A8ul3jOYJ)xR%}w#D-^S**QB>a`hDG-F*2O!g zf5v=mg^3TNpw2$QrP7`TYoe1!k;@4ugdTuFzYycWfBYKRcZ~kvXN@$H5h~`6B}hVO z^zTId;E5EuHk01!IVZdz1j$Z>FLYIH$++qsSA$Pb$hRxul;KI#*zQe=TP^4ypuk#mkUmnb0JXP^1R_0PGgKH)uyP#f#;^7r&~k zv6wZuO~hC><0`aCIeyqwKT$Y&vl-5G%z9Z0%ZC28%DTR5 z$NR)-Rha3u%j{vfg2lEHA(cd@U@zQTFJob6WnEKeSE-m@`odl_r_EVP`oh7Dh7A)% zg={k5ZWG6jQ|cI%`iH?^OVkA@HYG#;iYeP+JE4AY%;21nSUt=DyyEZ9n(2Ag ze`hI@9nqt0RG^KLA=SI#zitOzxKmR0nj3|`91dm&!Glxf?D2XGcDTzci#n?wCw_g{ zU%=p|-71IkL&2jPe!{oU!0PuK-0iJ z^?`dYn)OYGx=19nWG!XqAV5b3_qD^j7VsXzK5QsRV@rl8MC@{M>;5x)8082?v<#V) z&d0NRBE5j+xP-kT#4Q;o9p&Ehu&eXI5DoTw{@s6mfIaxer?r_A1zKY=geO|f*?n=& zypN*c!90BF#-Gqp@$DVxghEg=hlUc3|u>(!r%eH2BE|SM^qJA(|F2&IH=tmRJ^!}t+tCHA2qx1485CgGmJ-@C_1@;^S#tK@`3w|_Ep*r4gzO~73pItsyR-*9K zN_vRz{~SBi{fx~tX)X@~r)PLad3>9#V9_edv&2%wq?2IIq0%1EAJ>x z%Rje4mTYW56YuiGqnvLdpIAyp`Q?F~+~Qz|Xq0>xuUwZgpMhdO=6|e?Pk#Si_0L5D zkB#kUpk5wgL%Ab*S}$A`l=b4tH#qbsU&YIB>hd#RxSJ^K#R;}9`^p#bN|}24+%H_^ zl=k9E+}wG}GkDmE>UYSXO}U_YIvray&}@yer)S!=qrTy%{BLO^dzM|?xZBl48$8hO zw;7fn_2Q-`%gPt=rq1Azn~%7T!FmW`KVahU^%H5*Qq{RDUozvKV$4--TBf#2tOa?o zRV`%F11U4{MnfUc`x~WfDLhhKhE0XeH+X^e&^!)$Tuyt~wu8v@KrWGU2o7%Njr&dk zt_}0-ki;Uz-n^aqT<`Ql!zF%mG&zJAE4=8?t zsZ*u=u=qb?PD!(hsSJ5Az18peJcV)@0z!6|PYc8M&V>nHh0HWUy135U-9;y-pr=az zMGMqq&1dc`SFZ}8BdpnI_K7rMmjdoixJ`Dp*o`d^DPzfd%Krm;&BfvqN%RT4eYsxD zmkv5?JA%*b3)!het0hD3M9wNX=hQZuAyONMcRzRV>7YJjhT`3|)uafw&n|Rt$$_aq znXzseYNupC)}PFs%J}W;17;-5hVPQ8eMkb9lVpOoe=bzdNWrc=nfJ6Ly0Q} zPpLoF1N}K&;nNYyYK1w5}5L`Za%LGa2MBRi5J$*M)<|k1<0Aq;!l1KaMFQSG~J8I z2ZA@A`Y*__GawQYN$7P>$MuCXCBc!LqTn72(fjJrct_K3a1f2LzIi6VJa)YSB195z zoxRa1y+Q>q87CJYczwYyVvih}S17$5{Ej@7PtG7f!o2#EndybE2X(2*<0s)Q#gOIH z7x9v%p{1o{dG!S|AhJUX)-UQk)!U{(CZWDLGSEN5Q+oO@$S=Iqrt^YuwWu$Gqyhgz zeHY{%;)))bMEZgmMH{0_i+>F13uYGAPAo}_K#)P8zmC7noUSk7Jf*W7vH8Lo@&jwE*I!N&wKGVN|{+cWJTfxFW7XYD;u@?f*A{qlaths@u=I>`Ix^K-dNC| z%vMAC!kG^6q2FeHL7l3@C%z{H`k%;HfztWyNUl*oC!wb%Ck}@OI+LaMCj2#wch?PH>@g zX7nlN2v=6~REpVe&dDUn0M{gprEf9GOs<;8wvM>}Jb5n4Vw0H%4a{nD3f6pbVj;oXj2~ylVw1*g09Ub87MaY$_?V~XsZj9YswTjre-Fcu?#x$UXRN24MKe6v ze#haO?gnSA*m#Miyv<~YRi-Ms!w5I6Iu_V&-`kya(#wX3A64SQMz#Tb?K&~!d&#RdECfA>MS^6-e?_>&fcCAl@SJ1qGIW*K9Pa^qWY51ZU< zu(c@-oJonvklj=7?TZ+na*<@;6uFA1hzCt@1^&)^I<~|Fd?oJXH!zoEr?G~EW^GP5 zr%S;W)FcnV*}SlG;Cz3z|6lUd&ikwem*K-@LZ`bmSn4MY#Vp@4Bl>Zc2e;Wm8X(Z}cGPmf!<9{oip0b({DRRqTowU|u+$57R ziDl9IiA@4CeNlUh&5Z1{R77Z4GB@eVcl2An?21!;yEgi?si6jy3{boLXqu%^HlJkB zOwTlCEX0{vGRJDQEH5fbo+uCX$R zKqUqWIwmG$A_`h{S!4o1j}}XIO=hsDtv?)w-QCxX$n&?;Z8qqQRTXI|u^BQMEUWP^ zHY8#xiISMtU2ObNNnM6ySDxb*%yGod43WKbyc0Yxl%lx|0o<38AbmMJV#|>d?T!T4 zUy?|FIV3UVND22xGORBoLjH140?Uy@sT_$4y^#R-%MvKubp4eo)JI&SpoeDAY+KF1 zP$+3HfrT76pSV<5j_o<{4yckE_mdU)URIudbGOLT^Az{38<;k=D)*M}maST4jbf8T za!E7kOg_RGRu}!mCAb-#azg**-wnz$Ai2>pQ7Rb_exl7*Q&T`T8x)%m(NoE@0^~v1 zw-31uXg7-mu?;u}rU5^A9Hna1j*=k^!4qzvO=|O@uh?*}x7r0f<0RKC1LZ&Eo_yuT zA}H*Welnu=REX|OH*FhG8kB*C^yY-U8qc(;;XNKS0UkgIaIj>uRvhE>G@Eda`(NM< zSdv3*hY3oS4CoAR$7bpv`u_HL7r~|gr&0bT!4j~qtjoQEv&7v!C8D5+xUTb-46X`q z>vn|0wrb9`HBIJ=lb6kE>Sz8xdd-FgF+(DzGjMHAFjf|e)pBAoL?&3<4RG#DlVYQ7 z7P^FNZEPn{LrR7rp78quQdaTrz0M=`*2Do=GW;~fcs6RIy#l~FUcoEixsJF#Se0Mk z_S4Xz@SAzH)3(r_BPBy?gXMrH94EwrU*qI=WTsc8*v(EuGTX&}TIy1OiwuD@l@l;g zGZF5S2Z^e+LC~2Ac9T$NN=$2MGS6(3=l{Dd}6Fw!$;Ms1;_tn|zlZ;uSP2-k0kX?q<$q9hC90`z!C%iw;a=*jF znDgCG{+MT~&B(Hwu1z5#aLJ_tlnJ^PFk59Hydg;k;77P=ZcElsd@5_r+;?s3KlVeW zX5`0|<7kKHGXG_o;mXSKJzZ1&EsH-FY1f?l{p+r3l%&Jk4lduvbsmUw)+pDnD4drj_(X*hDGM<&3?Jrtj}b zci5#>bdA*}a&*>IRE$Zm;Q%zjsu4}fDz2*!1Yt?QESpHpqe;@(gz;Q7AQ+UuL_t*_k>;@M%6h11ESZ$^ zPIb9Ck?gE6Am9uHvKrQ*?3{HYv**SWiP6|<`nZeCMD)A1RdOw@0RjN5st1yeDjClP zflchx0}KKaqVBG6_rEkuT*%8A5~YEmHg-`g%9<*u>4(BGD0QQI0n(6XL?9x1EDSeF04vlIx;Q5H;8=z&3vf!8zhNCC#6GErC(Mp0VyR7BE703mJ4g=bllG2EpA?r9(WO^iGH~QV@S>bSq_2_v~IDBGU6sP-~GZgZo`XtK7f~cYZ z6h+mIe!xQ^dl?YyUgS6(1*R4c^?{@NqnRV#NCT}Kp1C;sU%`tRY2@S9_#fzj>v{g# zgEE8;-0DC}_T>i3-2K3~%ZN5OQcH&6#Qz<^wd#9ZIMJ_MYzzShmiMi;|FL`Mid1AU zaO*d?>G(+p10i8CXuM}i1znBkftDb2k*XY?j0O}7!XYG30d}W}o^{^bMcg5^nDy0- z)kr%FjJL1i9SnIzmk?jzyRUo}d>&^$r|P4oiAFVmun#o^VOrJ->w)RlV^c+0)u1m~ zgQGX-`u?!zy`~x<^jFN87v(W{UXnsHB*Q!D1iL_;<`HxmB9AV-TIhK+(KS1Wx^W!` zt?&VRV&@(ki?Nuv=kbO``x*(?)o6<))n)}H08LnYW*qr+3Z$%}%nmiAM{>PQ62;sN zwqQ>o*2xgceK`{Bc+eUeonV>d2wl&YV}VU0jlzNoq5)?lVcyNDlv5%hcROzIx?T#F z@c|Q;4BpS`G!qL92}hTV58<9CE2c&TS=R!1uLOhtRb zc)WLHWg*agmuRIqlD2za4dQiL%IGZ#Q7q`LyeqOLpivU33lUWcL~)H$1W6Nx+|!<( zEt>*T-ejs@GPyoorx7Zb46;X$9tC|`N-`*1B3S~$GzWTcst}k05*ng1XG$^pAUg_G zxGA;rN#Y1JUQ&Fwn}iB=0(Vp&q^b-FhagJKkSPu1u~Uvnps(~E8^$=xx|R6gIi zNyBSkv}Mg*X?(yK^a8)U1CCpo{Kqu|e7F;mCgUYelZw6l{!Fwp3o0D00%6zWHEPro zN)S2ev%{DGlsFL=^;Jz!mKXN>M8e(#Qn*Q26KFMgEzpFoWaVt1DbhJ#gfnV{*_2>1r5r!-~L5`RcqOx)5supt=TM#AOwQt{mKdu5?GI?Ms%hhLP^S`s-gmh zNwsb@C6R!2$-j$>QtVhWEA9uzR8n~|M8oltsS7=>t!PPQ zBdW;2kMzaqN17{P_B~4uN~gxA2FmUt$;_Int^wmD*I5vYU=&6@l+*<&O*IPNgD)s$ z;QwQtq4mIR2Z2a7rI9?0-Pr%S zAgg`m%XV7`bhl;9%fsqC_v;nqvKX&4Dc_8;F8fZ-HiM`4W<*18!ch(v2n10Ays86>tH%WCG|s;_Tb!xcJVtd+zbCe_JL%$x4QF)*N~$ z{CaEw=^@LVB8`I);Z|Q1dOj9U+{nHMny@J#dFwnUlPx6N&LD#|NktA8bwNq8ru>N2 z_u-dX4U*Rn%2+a2C4(U3!`Osp@cr%A*aqzVkB*al3ygSUqruO8(~q7%Y_;XC`gXIY z$^wGn$CBy`flzI>T$ca!?SqKMIDE7@ug5eYk@b?GE}}w>>6mjXOf-!W5uQgWqcgIy zhBSvO?{lS{Zztt%266ToB2X^^(gA4Hbp~CQZd_Ba;fczKC>q(KNS^{~l-TL`4Xy_I zcbROL3oJ(8wT0oY{V zL@J0efg}kzlUJ06L6VQ>WNLex`hHxh{P|5#1WSgf)C!qYI9$WJFJ0}5rs0?7J6Y+k-aLoYkYsbL0(u`44OG_v)`cPGru5Gf4_u!SD=FqLhg z2!zlik|6a}zy}*O0TR_D2@xg80&05nR#y&bVGgW{``PyKG=66?P3>`qu(4^g>s+m| zr8?V~YlR?)dZix26_@#l_7Y)yYax$1mjJjT2}BlXnuG~l5Q#|9bhTrIKBH$XFGY`I2uGf3TS6c7!544AVRtmO~%fsh@`XtidH!j0xp~(PC1o7 zE{?UBerS>PC@GdE98_5(30Hs$0x%rw0AZ|YOdBw+lRIMNYTWOWR7XL5tRh4VJgcA{ zDkz$IpxsBX3)m#Xl^`m$iygA-Rs5c`$$AuX#7UJ0fkJ%4P@=j?cP8iIp_NrYj=)!Q z;V67K7k>7fyy*8q6Rbx?6_1l~NddBI2$-Ik#x>VXm)UbrVQe}y$l|~Ny~a8E^kV=S zox&x89<8bztD(YVMHo&+&e?TCO#_()DAqJZS)#x(Y?`;2d;0|Km^JsRxXln$1DxmO zNDuoX0biB_Oqg&q7RFEBHJQ<#=p(BL8mOSN1g;E+!on{t0Z7Uyb0wz?iaI1B*MWb) zj7{bCtN(Q?j}KkFh^DP1(~k4+X0`qJ1-w*S@jvWwl=mB~-MlM6&!kIPy*KZuXJeWn zAsv{!UKX$(x$C3YpRW2iMV5eYP>4G#$|PqQ@?S3XyT9`~y2pt<0vQ5ScNG8(WXd2& zKUQTq5l>_hQS>bi#CAFOB)M+bLF^ymI@))M{LKt!U*C5mQr3p5Lri=glJGr_L=0Sd z|9%nQP0auKjOQ4GlZH^zOA$5LNBvNSN{6hlw zE>A&nB&PI>dL||kRxR8D13@9qg>ICRr6oB<6@l6cebjkl#e8oO3ylnb{D*V+hgyPHoYjx6VP~3 z)EflqbSMau1SCN`nFT5rm6TQ5kWQsbQY{&uKG(e$hv0vCXgojS`~1FiwXfjVw$18D zdee&f?2BI8$)noN__i0ws0q8QkDyE5%-;8gJzL8KtqAyFhGiENsVHb5Y7x@`>qL} z6gYl15lALWO>=k)--fkFJrmj2=KHT^sph2<@XBBr65pG7w7?^q(nugC^f{H`J3(@e zE1#-CUK3l;sktIFhKg=SukeN zB>=Xx{_Va5VG5e5e`SRLzz`4v00aOtQbjia0B?1(>RP}dfn-SDaNYcR?*!RxM^PD% zC0jo@3^B9!RZ4a(i?*EG*cssa?=t=XFfuenLjYg^2EQ@&tlO9NyXTv=hm)k_FF&qx z!6Z$;tV?2|ph$V!l4fQsW4JLyQrb(G2{N?cJ~tc)saSV%LJ6Tk<;vO7njlq|^T%wv zoJVoeRpm_#+qx=MI3-L5@>OS#99SyLlA`$l05bqLGXPL;N88?eZ{Fs$``wO`rM5rZ z$XmC&WaB1jyNxa*DHVy>rV!KP#3kWI0TKcl;TPd-3Bm=hHn=#(g>Nuil;uM67v>gw z(JPBfTfTkc{%3*r?w-m<$f~*wtqmG|H7ElhfpG!TC_n)FXR)K=2A$2i$E)40Xqfqb zgJOK&%IpxW?8i5>T5Wa1rPek)*NhwcT7j>HT8&lkUp9lVHO0UE@4xbC1J&<)Ic+uZ z?Y&A2tIOhSe^<-B^&`eIM*YWoe1{(l6xdxHc4`*G@O!|&>QxCM^}To5-@YL0*eII< zx;K`<5lkq}{y59pxnK3=;5AYX+}2*6XMvJu#b$BBP9hw4IJdvW;BbV2yBLSVy?rlE z?``Y2ti?*rL8pB~^4{7Jjfrj9>a5xSsx=<_9$yzfQXB&^W-1vS zzr&uzt`{Q(aw%5s*W1I_v;-OJaBGFfWMcg0QAXcMR<*C}j}Hw`_#lvgf>D^$o1_U1 zipeg8=)fb>h$LBI6Qg2Lx}4Q1#f0&yc%Qr-*8Zxh7B&7bf5I#i)Mv=aizC3erJdEj z&FlP)4+vMs?qz+HZ!zEU%W!3v%(>nT>(iC;0;KKKkSaWwo&i*+?4lEjs--+$hZu8L zsfw7#{uumStbd!s!MpHdU6bO~nG$s=8Al{@3*dio043S3t=={t56wQzoqe7mnULU+P%?g3ah zVIk}FScCjFzIIan^Z49+r7Cpc**qui$Ghx}%Nzelx6L2552orF9UqP45&JS;p}F?~ zK6xFZvv(}{!Nyn!6t86Nd;R1(5)gKq`7WA}meCZrwQaWb7c8KY$p z3cJE_k$#E4{Jb+Sp*Io7!yf2VU}IE*oijtBARF=#G4H~T475sqtP5t~rR%YWKK}&D zB32^H&b{^~BpF+o*jdynVU-$CQU>!9Fd4zEWuvTjFdZX$oV!YFoAi21%vUm#yME+k zUw`v82e*R0EHMT#lgz*XcXr%3o?hmGW1N>1?SJ=~=(l&C{D(PknO9~r=ruFH(oO!~ zzTNzWjmrKOLo4^QTglqWXpRV*4{H$#`xZLy96Pe@KhFWJPAJKjFnA#tQe|Bo#_SJm3z@E481~xeVY@Go2 z@UJ_h!{XhPceIbt+NuPd%h_PRFTp!}CF#s#H9(n}AyZYb{XTwu*e%D?S7Jc_mQ zRqb52D#}}luRFHutaoe5klwxf=3!gx<$TxLTDGHjyF%tO1l%e}lxyMnb0RN}_foR> zBRtW+rI#HC-jTOdem>j3Y)uM_II^x0!L-a~h*?$2Sibk2r_|k;;~^8fl2_tc;cI6n zqAV;KxHx7-$7BdQySvW+46GP2aJi0VpNn2c>(tFp;Nqa#ef_*_(|&buB-)vo<2CcW z%vZB7b2+{kGnx5jn(0;>L>XxAoNwdoR6l|kADQ)KZl3KWvTE}+{V8pL;E2rjGIh-m zt((2~h0pjh+suqx+suG;Qx&|;Z0rqCi_OgJ$+xn1HdPajfF@>6*t>_+YB<#qCvPWZ zj*!eMGmP42$KOhZ!9g(}<;=Ka#V$1c?+?S-i*-E@G=2Hilb!wp=Fl0B+@HSkAtL+z zzdacQZI%Pj|C|o%s)6X|zdj^S=OxG(J+|Ve+_UE6Eg6`mf`49-{oYOai$9fhk2U-P zYW7;OR`iA+bnTVnZF!ici$G<=2k$QJpVl4O+Jkh3KP!eTsm=g^{LD@W1yFB&7^Si;JwKi2o54>V?*Yf83nxk zn6gUHQtJpPLGkaM$F>v@HWL`C8mTZt;h`6hYhxM~EgG0DGHuIg?@QhyoA9su*JH88 z`mN}=>84c@+U)cMEo$CXUNH5HY)*z4`SeO7PaTKkNmWl}AV2&CSp88<`4d_3Pv%np+n+WKy$V_K z7F8ECjD|>Oe(lOr#HS+;VcyJDcF%jeq}nN*d3%Q3C*VUvNk6{puWan{ci+?Xe28`b zw;cCLRd8ca^@OafzTK&iFX_;Q=T#8duC(U>Kla}1)8NxjKVLFuR{tR^nqSX;%kSU& zZ`seax$3xNx!!0W8*dB_pDN(ByR^>Vr6VI@<%)`qT~uhX?>Ny2F855w#BUS z9FL#{oH)3}{>0mQg{TzJb861#;#CjxiDpE}@A}$mdX{GQB|tLh~<@XjmJtIIBSr zxxg?>bTQ;lRcTSF$$U^y&5|K)>op0!E#iNuO~Ya>L?$cRwR9=2qN9N$m0xQc>fV=3HBN>c!W^Ntr6rg*acYoV01$<2 zV5{G%q)2Twnv2NF1A2F_YsnJGQj4qzNDOnR7oG+#mJDoXU}Z$3ni%*MO%G` zymITZC3MJ{gb|s}rO`ib@prk${hZ$37c5+y~8B*_5E`a#2228g1J3Y7`!LHl{W4uh+4XYKW^`>Qj3 zVG4t_?+sNv}*rrCw@_iennKzrA-XOJ`)4%2<|3sLQO~}?IlALTq7E=XSsh7m9CE^>d)*79>4vER`2U2%l)S1lk|7yO{BbdD z?=Itt6NvD$WY*7PwML?(y376^EVL$oXc2O@U_h6$_P5ILY?w1lVL-}DL8?V4(M2-+ z=mr)F(iyGf0bi8uJPI^sx!YP9b{N)3znZhXVT`wNu;(e*hNDncH=s#B&jk@%5uPeG{B3R;ZQf-aVcmpHm&6#zQHzW(bxjs1!Zn?Cp!EJAt{c97&asy#ah-enq%k> z0b0ok#J|?Fvl(;X6){uKU~zX3ln-$NKr9(7>2oHlMUAf3FrS7sAHXaD@~O|G*U#9u z7HKP_r7_=OEOE6lWgy862~dnw%}WipM9-(1G0LVWCSEB5{ou1VQ71hc% zK|N9yjn53vekbTjxzwkSZA{dBhW;^bN1-O;9XvlW$8|A~Cil505K_cL2F{^e8lMTZ z7~UlbfGvdu ziA^LtyN$!b1|*l2Ui3d^NN@5}^3gCuB-kZmv=T?5{hbm^#Uf*NN@PkkGrD($funRP zP`{4)XL`HfHpIa*-G^Yx^g$)2VoPkTzG|G)brVFc3KiUl+qJThBraO z*FRB?Jvp|SW;HB+l)tvsbF1#UCQxnWEW%EK9F!bx{IsLle+yFG3Y^|TJ9&V)=OtXN zIT;cJnfU(AUUlz$CvPj4Y?-!-^R_ja`OA)mNaSYJdZW4Py>z^Y+d%w!=@2y0lYp(L z9(4Jo;C(L0MAK0jgI*23!2d+1W~F&~k4Gn}2ejAvR6M`TrV!+1Bj8UQpvdu&?<8}N z=0TB`s6hX83h#*OjH||3b%nVh>vNvU0xW~@G8ojCdGzrkZwChD*T8ybNF_Q6tZ>rC zG^-hLUpW)}p>!px0^HF=1UEAuu#3fw_Xl^Me{br4wFSF$Wvap%GSn!`9oD&0Msbw7 z`8}7l-rf1HTd?a+nW#k5IUPDwPDkISe!%{?or%!YWus4S{rr%q9(D=+sLs^Ws430c zMGg^Eo;{(z*Tz9ji+e@5HxTP}^^Cf`i(f){8H9Skp{R6E?fBr=lKN<8zLhLY9we)y2X1A_5q}Kl-)H5HTGo!5NX)YP*01d?<@TO-^A1< zLv3K;gh?F4>q9da7ztGb3Kj*G%4iF9W)7xfa5z6sonnDPrJ2fGd#QN#fZ-w(4NsfH zH0_6Dq`FUx0wz!9+%ndjGs)71N;2^F@GiLr+=Nojf1U5RG6TKMpC^3ou*GOm_nG0! zD!5+1ZZ!uZX6}F7^K9>xH`SFbXH?ks9`W1kG!p-4*NBhn76r7`=tc#qZA|5@-M&){^M?nW3Ep8Oo2whFul{ZG~DSL@DVQtRC}K1+7W z8j9|G80t`vAZO3W$rQGjtzn;i+ioQJLo|x&n44r?3Mk{^=D~Lb?e6IDq2Pn@wqgJB zZz;ZzN!`h_qZvNFpl8g>dkQ(Uf3|Rlvr$`yQW{=&iuN+7I-x*@!&TIm*?z4#h4x>_ z{cBI97?=u0t(kS~&g4AKHIM#Y5YlU4{8rzh2~oSIo*G`*j6*Z~VvW*fO*n~5W_XT} zl6y2(sBk?bF+F292hgV}ZD2>i5<=3Anw5St#a&qfrBawsqxQ_4d|{JdLR557T%^%BtBWAmWeCB9!%>qyI`_L+cka{|k|gr!H}G)meaOyeN*kq z1&J494-`q<69!6BtWa05W!9)NqYkps((sHlZJPmKM{Z1_y-91y zKyJhTYExpAERrEVQ^W^x!0t|U)d zx?a3v!VjlFA_l(ooKr4@%Q-`e#2gvA*Im)X=M~3s)S8(~L^rD4!83bOM0TSsT`I-d zH^tJ9Bc$c1z6G!)PHwoV??(tI+ zFl(2bxUzSrVt|Rel*C=LckkrInHVkNtR-OI*8AIsauK(M*=?MJhHc*&4W#be(mPD{J#X9;?@4i-7qe;ExQt_)NIrX``Nr-`6~UO_S=!Osrc*$aY*Slee9sEzh;{+XV#GSwK__` z(_rZ=jED~koR^3->UV7WE_-b0=?G1XpE-wCqVKbUnM3icsSeU9mXBYEWEAY=6T{pL zGi2HaGeBX;DZAm5G}r=|Qd0gY|Fh;`fs;CgXAlj(4qz50N^C<-DAJhe{==?w&>@jZP&i1|FW6? zv$_9Wuui9+zQ}MhB#z3u_VIk2SLDgl7SMK?J7wvfi;867j`vHO<~;$Da#zJFO_ZDUzNqc*Y}Tb9+1 z2>@V9hQ{;_#ybLqI7H(Xj?&PDBQ(0<$k1U%bw9>KsIxOhj5reGTpSSyFGt373$i!R z<+!VIUSFt}&IgqBPC^X`c%o!u9dyZnzeGUk%qcb&e@SV`qjZ zM76MQInTHM$YRQWtP5_hxd#vFU%uq8h*OUcDKgKp23f!|?^60C-Xq>kTRW}To7r+| z?;6X2#yzmg7^JQV!f=j5CZRI=FE6wE<2mvCx85?D`uer%+6&vR8X>OftA6cr60@#0 z2sz%PrbA(xI9(7WU=YqZT_7raUn6(#b)(D)&c~IFms$Iwa`aps z&(rdfA>H3@)@R>cqp@s+M+oJ(WHzD9+(HXpN9w;9BFlYabaBJU5bkfdda$Cj8l98W5b_s^uj`(Zqre&#S0GO0yhzzVhjs)E6x3#Qhaz0WA=Nwa+YBJdAI4jJ-YE>MhpW7Xh80FfmKL`C69M0DW~LnKK{?}09|>PUMF4fXt86Fr=sz2t)l z8|k{q5bSb>Vqc+-Oe(!~gbCt%9fCk2vTzti#lKfq)y1Yz0trn7HvA(6`nV&&?;;j1 z8H`;+G4Oqmp=8PA38HWk5Qg&UnBbA{tcn0_K$5?bKZ(hsrYt~cJwbwyX(Y8aPNeja z%x5Sl0TWE2v2Qnmyss1zfJv6n4K$C_KoRyW$o8;IkvPNyJi3pDglScn?tgQk6C;G` zZo-Ya3WXhG5{!8%w(unsgNtQ!DB`^Z0wP^tqyYr5U^qdK0z{d()BuHL%Rq!w%;@-g zCXYe`i{j)A$KHHL^jcVhMjmSUoYLj*zJfE#pYV` ze(5sJJPcoKN7O^6S|w8^>xKx^k?@$;>lI{%D7qqYJOXuOt?Xj`G2Q3?S8Iucg)g!zaB^6RF73P%x263PN12G&cr5aUY(3eAU1V!p@#RpAE`!jYiz zI07hJM<5~#kqENFM1reunV>BkMrlGJIXe=2BLQ-gAc`T_L9??lf__~HC>eC4-sHqE zoNl(8jS!F1IIkp%m~*5=p%9cD+1gM>b|jw*B)CUJ2@BiXW=%U1 zAP*<4L?SX|epukF>`s}j%3}4~%8SSvdJcy3+ zkR-1oiFHUM-RntWIwJD)!P_aZNg^3CurDY{F-N)mVGC;n2W#L=AqfE!HG+HDNu-wy zMv$++33SOb1bH@WK=%QYATQyL$llN-7O^H!@qRfp2?;yxRM3fbd zjaVBlYp|VM6Dp1Rje?`FqhKg>DA-Ed3O1xSBE4i#>EohO#-Ka7E;F+emGVIxm^_pY z1g=guLKFqqFuk>Og4j5TRQjm6wK3V;c7RiU-BsA6OKHO&Wpv`=T{?LXv>pjT`Z%tX z9PC;z-~2uM26Xf69Z(U*mJE?mh{7X}(S?!+#3vCT<I)iLd2Lrln!*h zPFG((5$Wi{o`XbW$Rye8;9GBgpUqlbJR52CN(jpk`0|c~gcNAlx@qTNfv0Z>g$6V? zsTld;HoVw#vteP;hL|vU2_0c>INcjjHeg`;w&o4daS|!?;J9tY&9Afl*`A&qWsAu; z8aCV#x?}M&1{9dy#wZRUKyc-tCriJthBv0qP42p%vF=0+bilDCbVpU;_Zfv(1=Elk zz%xEhHH8?=A+@>reRdx>^z4LS?lT>*DhZ!)<8;F1V3U~k6gg*bPNs!E{4^98Q*%ck zbnG9#+RNY0_u}qmA3~Xf!$wL%?{Z~`apF730$^AQcMK@5<=`TKf8tgrX2wt;R=gnN z#g7BjMBB#_$XH0>EPoQrP&bLdFC1Wumq_%Qy_T5onZTGFR9TNBJyP3f^)i5g<3y9t z7>S%NhJhODkq6z*0fB=Y{9nE|5#E8IDjcG&9!F@HMYLdw`H^~jDg>I{r4a;QvfqFU`Gc4f&g}3ZvET+wtdO@r23Tu z68`|PfM!=k0q=X#e%_?g%BDM^fuxaU_9(TstvkMv#?{&_uSgqTI9zh_V!{16dK|L_tZ|B9SYr(J}sei@H@+3QVm!M_ox_ zO-rV%s;TOuy5N0Jt<=u%zv}PpI+ksx<+@p`YOJ-VYOnZ``!p>JXN|H(E-diLLDy99 zs8s-VtV-H`sj_&khgBGA)mYcqjo)oGm0i^uiBCeE)l?`brDy znI;|Fon#A(44|ls;JTx_cQuu{wRT(OLO2rc<6AU{Q=U0`uY63hyU`qaGt87Ct z0(th;fA!S5upPJCJH*x%GM+w?e1-KWcL)1Q&+7yf&p;MqZPosjJ@witwWe$Mr*^Px z?Eb-yJTaLm_0keJKk&!jXcEi}CnRgK*|i2m>dWoQ_myEUC%(;!2u1_6bu!@S$c>Iv zFwU%1EbDTU_Pdf%Jc8IDLlg;=A4A~W{(2sHi${M6uG7MeSk2FCG7P-3bb7RxfDK_I!b z__@KGBN=4|6lV7mN+lT~wo~rK?R#cyfmD8is^kK}rqt`XEBFn{vl84VX z=i8{S7r_O|5i>Gk%QvMNnX!l{F0DCZrJIrP+Q_g(O`RmMEV zzNpT=qU@YyZ$ItK9$sv0=RWX1FpNx*Lxa06>hX?i2w!IL$+UIV?z?xbK34 zgwu^jldg44HGIH${9O_;8G^Z(t3})eVlmm2x}d0PO56<~XGo zi?ZIA2e*jWBMZww_pbR$d_ZAMug6Nlm)2Oc*KsMlYXTyOQA9%~K`a1#6QLWm?_Ygin)?H#;02 zFQQzQZ7gZP*f)6bO&_=@3Q$UssqMw7!0rB~hF(V)2CC- z@!<2R@gJQL%_M&6B?k>H+~s}g{wgw_>}VZ4s=M7JX3Up=Ri#vA4U4mw-9^-eFjcs! zeu691o1<3)7vd(7UmyPRK$---W@e_5`;(+y3x+qn^Y?Gvs9zDmGa_CmNRCWy+n{}` zwdqOv0bt?OSy$Drv1$YfX2$JmN*clqNoKfFTS=LkaN~i41z4N7;9%mKhSviWT_lb? z#PaeZi#xm`YLqw~)l)=zd~H*vvAaQiMS-6c)+ohPAQUW+u!m4l5B4hK4P$)@MeSi+ zV<|-nB%#j*_FV%4NQ^i17z46(aD-7eMN>;tPgO-r@JSi})L_HN5gdwR9%aXw6OzIL z=i6h*NlxDBDKe$34@DzbN_1|Pb+ zBrbe?S(fsCHJB~`B}m3JjAS<`w=-mA8`WKeC`l$oBxMx8H<3gA0rH-E1p8fPDv|~m zSxGBNB87MAVh;HbvMJ&jOF5mKVxw0i63M6jiiIi5?VCNNzk5k|SJ5zh$JfgfU8>nt2JCq7H-kHO998IWoGc&mhfVJyf z`fA(IXbrc3BxK{qa-vkz6 z6UNBFGSlzu9SP)-)@2923}^UdY;{m@+e8Nq)*ZU1qW8HVW+QK1XS)5PZ2Z_dr{^C1 zClX90C(g;Ql+8O*TKhkJ;O%IjTw3kA!%lKEv$4fqJf<17ZcnYwpq2;hw!yVr#07J8 zm07Ek*R90*#l9zO=W8;9kFycMNd+?P>FhZ`!KY+Gnf>^da?+OPp(CAin;v!)tj#_; z%Syv#yOK{750pFTLe=Cznbvo9-2hEDeuONpJ7!oc0sPe+?r-jP=;C9mtI?CKG@`5=pZvLLawyKi%DyyOmov`nXChzBHR)P( z|9xYuE(9MY=Q11Af&UT2HoA%zGQLg-b7Si1fgI-MBo#I3G!~Rn) z*slS20TDBxP9#4toENr%Rcmd9^Mx+Pzm6oebJIcJw?{bw0)zvj7Bo+ziPSkKkiblGT{3P>_TX-H4=zFMfw zflZk){v!#$ml6!hE6j*ss`p&l+{V^6tHxO2-$T6xan3H|Ob-7&nF9X(CmaFSZI$=2(NX91p;RX^_giV&qB?_$T&m$)Z z%q;V_m=mPr%;P0ilDo;AU1qa|lW(CJmJ@PMxyq4s3J)ZC8QWhvQVygOVFMc~L_8*o z%)H#a3$_)%%%!=z7krC+GGWK%(1GmH!F|HLQsTlZ^)IHQO=vNH4a#bJK1Gs ze!jq*CPf#;QsqBY9*e%C`dT^21Fhe4K3$9a@e|sU>e}Vpu2v$dK?<3$E)KM(hNG8V zBG5@QE9aQmqg}UCEmY2gC)Q*WJegreE?dba+6c>Bi-59;Rx&V`9-zo3+KG}}wZCwZ z^j<@qel%DM1bAB0rZ+Ae|60zq5Gb8jZi+)>l&yjY4p);O9wCK5I z{3sMmO9q_*O$&2k6a>zXB40u1XA+4orf0n*wKX4)u|qfHS$)4ZuBAHrKi=7!yOUqD zzK^5Nr@l!f{+a%lUf+R9{+a%l2|-xO$yn?KIUb?K22=8D%<50_6tDCjXAgXmp1e*l z-YT8?2cvD)K}22>#tb8-e}|f#&c;43drmNdp6+|2V^-Y^Q5>t-{8kIZ*ZK9F z%<^bNImuoo?x?%`AvZrk`9(K-gV`i3PY#zUQBwx)iZI}5Ce|^K8AWc$*k{M$XC2~0!kH@2ss?Yi$e>!TQdH1~$ zrlhqQQNihPm-I4L5Bol`EIbyXezY3Hu~0s@ZQOe(b}QcKW@+|}%o83^{y68TlE~)O zRsd!#j3$`}?Q;t2-<3=hRQu9A|N z@JXmZDj(XyA~pDV>ijUqVIKa+tXk@K%hS{!69fh3+NbGP#{S{ofGuqeS#J#vx_YzK5zfPy6|*Nhpt8zwpRjL^A;BUB`Ms&t)u!vx)pdg~0uoH$ zymtzq#PT{Jj4eytC0r&t+>C}jJnn`yodJ&}y19S?1zC$;rD4Yzzvce*eksFmg$oL9 ziR?X}qooPop`@+ATjuXZT@Yi5^Z3=j_Eal87bBZ=qX*TuHh7z;cx8YQjU!JTX>(*l_f*do0rYIX#UXz**Y0aqTox1SYnbp|bY|WiV#y`Yk zD=Vv#0Ss|0*ypck3e8#6YsoEJ`zrpF%$oYz+q|&XX272R{C$Vt)YcDT?tOZ^unDo7)NkxvHofF5o=#>&UT~DXdOe4~ zOH;{FJ04sv<~nA3YY>(zYP&|?{|GHm_xbIB7hP3j<={nC>^Jz*uP?>G{_Qh3OBva%*@Dyx^DMn&W9^8D@Pk{`dyo|>^Tn6qa`SzV`@ z=RD?WThUd1<*k=F5zl%^_7&y0om;?B_m zPYR-;ny@rohf+}_KH0+n;OcDtszpQaUB^E((%!jx{$Xi$?)US#$281FFM0ptZ*x;g zx<_R<&pAG`T`uJxZPcGO_-lVO%Is%9XGLcKG@tbIke_Mv{G+p<2&(kdt-2O%Dq2~W z{kMbju!*5LN!$4CeMlvfYZrwZ;52srQ56_wGYx~~L-F3=343;ynXt%pqlvVTNB-Db zsyajPL0( zdgq;~v?s~^hjQ{+d0ai!HI3Fst3~v&CXrpY_0Bhg`We_{=TX%~aVECVU8w=fYkbY1 z1Lu&AZ=RoHCcirQ+7HavO>^hcx0pek^V!~IXXr1x_5bQKI=;vN;$|{CGlV=lpZEYh zGYcqjQ|L6mip+jUVX|WFSKO3T9P*PoW^|Wi)B{W9PTobHSq3*#TfX_^oYRq6fi55H zg~i2NS{)+Cz~PT~ramwof3V0tj;<6#C2XdW8GyK%c+jz`J`Wx6^VK^5yxn%R(8W^& z$u7tmo9>LJC?p{RMwbnMiJ5XH$lx9ILPSo|m?<%mz%~(qhznz8nG~fz{+4F$_qWu% zxBcGXANKn7Cr0=i{BP}DOH6F0&i)6uESpoC^2CT=i!9ol_Re3%sh ze3wxU{i}Fod{OLeo2MSV!yC@}zE+TeihtD?Y36z9f>54i0=+XiA#oH0><7fnJIM!h z&BVmSd3R}}v~L`}!xqwzme03Kfj$`^=8i_>&*qq)8R?||pr0mHvu+IK`t9Ny#n0#{ zDI%)Gb$*e`USYQr^2HK~hM`wcX!z-B1<>QMynlyZ z<@W?VGh4DP163*bh(0S=dY{l&^GW40Hz()%mg5+7%=m)727M`qpc^I0G~NxV5|@`+NE&gQvD$>b?+6{Vg;Rk>-TQS_>^ z17C#=grHj){S8aGoWrfAOz1qzgMyjLRE`@|sf6@KrpANk0jbO#j0)S#HzL2&8pMyF zT>t0^TJf>`t0t0M&QN4E^HL{qh4;w5##2ub%l@A7Wq$_+Gb8uh2HAYV>5RobPqAy& zaL=R)pkl%XZhSr)uEo_)3Tuq1y~opddGz!8mZK7Lu4-A#>ktfL2~FDS_QW8mAQaEM z-*Yx$Ru2s*ZFR_FFDPA`xut6+kF`)P)tfW6q!1kLZJDhd;phz3m0DX9O%MKrr z7B1y40!FQRr6{EKbI4{cS(hpS%(9haC~%MWB5W2?U)~XJPKFqg_sX^V0>Cn3hxb5h z1_cJ;Rt#MM0!Yeu=ye9^4w0tWnd_yq>WNAFMEJAVOMGbV~ML1pi_1R(CH@ws{Y zo$dmyjwk5pnfhDolv{|f=MDA8#U8h{833=71V=q?))oav)%SK}95)`mN#{2yavo6K*Y-e=vh?J}V$q)2gB<<*TXyuE@-;u1a}EyCZ!- zi6b)}$2rm(Zb05oaF9Mw%QEFSwjjP|Ze#VI_(u>D%glO|_T5kQAH_*vmJ#G%NIns6 z#+29Ll%tOu`+fvg8T}v*otaDE^3Wqt;CV`lY`2U|C}3Pid;?01g>b;{uA4>sLpuNT;9 z2ox;$v)tSx%zOj|#xf`=%Z;~cOV1IuOqBxUR4@nI0d)IEl9cwhM}ZOUDxlQlDG!9&BuvcpJY8cPt_|J=ksk6@YYqt?X~)epXB=j;l^8DuBuS-Vtldd#62t zUHR5#>DvC^E&nOEZzXT`PY`Ndj%?&2w+?ez_jdI?Du+8rYo$d%u}a@%y1 zejx_o)9J}jrYTZuP+?@7LJE*{(akJY!q?v0v!+?wznLy~5?TyCzMCCbN#a z$KmC(L;&1)FeiXSC)_lA&gaxlt zDn}hR-_&Se=@wR(kb`G{Z%ZD&w}jb19qxA9chD=J&!7rq86YB;0TCx`73Hv!lmQ6h3>)?6z31n*lh463BS^j6>IipCQ}1MOGRdrh zIDsTFULRutG~JuROKNuCiFl2w7geRfc8qMoj~?Zh_v@0qg8UJU3cpUd#(8uDFxnuN$3ORg1FlkjyuPHZ&!vB^5p;N`;z6Da08QxM_LF}?8>mRX-k)*3=wk7h@d6h zXBr^K4}W$KzmGANjD1xkPi(?;NK}`5=bxheB#kSQps=Dss){R`>s`q3Y-@B`Us*dJ z>Hq1IPvHPJyj!CG%uui@E+m@fP*IvOVUk!yI3a^QP0-hjiZYim=4xe|otn;@OPx_s ztW9U@wW^-^42odkN*D|iccXYJO_i5*Fib~!`l*{L0R)cgA86Cn=TyP4Ow?s&6rY2l zXLG?bQJ|GkN9kUIbbz|cPbHZdy69iEv$>y{s7zS~u=!^$p*D_C>FFpdzbYcN6)#S) z9KGC-$-niOrpnwhmrUMZ$p!{hJ7!fqgc~VW0EzapG`7-|*ws*b-H$BDgNC-nGr(Og zd;4Yx0S;zKlYoWm_HtvlE)5OB1|(lnY)WzOONrm$@CeKdH@1M63ow^2BXm2&hF%9z z=p_i;M)Y}E+%}W1vH-!D3A`)7qok!_4*W;(GQR{y_k$cdvY-TsY6q0>;htH9?8=~i;bt?ElXz2rN3S<15;`CS6(ockxApS%ESH@EIeNJP-=zp9 z0f6b+AZ53M0EEbmK*WSipxl@C3mJX|46r-O5-@}tCJ-|>66~rs0570`?#jKH5L+l8 zUan;cRaZ12*OGw9J(STiIB7OHoke{yChKhQR3J!Zo^S~_D4fC#+(^?c2MF|Pc22(_ z({b2_5TrMvp&fJ0I}3&#AY2OT!wRw;3`y6^jrP}rrd2@^K7fbG^hiC{(iHYUgORer zI!Q@yr>^_77@I4B7Vh)^eE(0Ex+J%+c`T5%QxKRL)x^0$l%Dp9k(*+i%&5xeC6HM6 z%CV1Nk{OT)j~ire%4E@sWdKWe?A{QIGlF0wSX-F|x|~KNKj9<+BsW?Ya$`qiD3J&^ zDsc!mo+utSwy)??5mIG9tt5%^4G`tXBScsGO>z2 zG9#ix+>mr8Y*YN){=qUQ3@XH~ql%|1@kr5?0ZBiW;(%;GNY8NujrkEIjG079r`gZR zU7B`*0#$dU!5h#*BmSsFPC`sfn|(Tf2K7ShHP#6-8EAQ5ILVL>jbJ zNtl-wg=Gj5(!~^fQd0Q!N*x8?x(-*f*s`r!ZEIg?ZQ9h@+Oz>57-U+p)6(gyvKX#q z4UwFseP8@+Y%*H5YM`1o&)#KkYG*goS;w|*)?&-TX>Ij<>#>H4+8njms)?B9!)j@< z4GR{sxR_q~gVz>xUfWoAwV%pDY%&_H`7L8F$7Fk9{%rMX;~2j9lJIxfvh|nn*YtSl z7Khf-+RhO+`mA-Nr`RxNSDzP-l~~^H3kxRew&?(tPGh!(tuL}iinXY5u7_&WH(Xe~ z402@NP5}cerYtPlDX!842^(sNCgdkz>0OUBGGFi&93~&f2Qi1n?=+Fw_7? z_^$Xbn-&atnmmKur(I=b%VxN8SaxAi3C8lh^n)kA_oqDDOI3oo6i@=xGE5&C)ri9K zDvN2`5DAL$H82vIvDk*>-E-zZkF_TX9`ouC6t{62H|dc53=s>dI%$Jd85ZP7y80O)qR5 z?l^B-pRmZ46Y(p+r;Pbs=p8MYvF=-@J;}ngwapW*J#`u~)BQyaYUo(+vc^q^|I{2{ zvk4ScbxO3~t6gf>A3lqp>ZSp_iZl#$z!9-4gWV}r{98Yd zlWe!M1$;TzPT)voc$298C*D`tL5>P5sLD;!ZQm9R?N-2*i`lY7b~G3^k*RK_=nyM* z+gLJstqqNZg^f(3ePY0$>;AP`@2}ApNqWX+c~8mLdt0fgor8A;C->NKY$WUbiyZC? z0OOjmiG87rYZMY0EPjg9@WDH_jSsG}?(3E0lwg$Xjk=_FHi%=SVK^DAmqcl}F+!#k zQr?j7tUb&7HECvDGNd_aKwi=8YWUbFRWZ~lvV$rUIGT{TV@x~-hY|4|*dj{VfI=(^ zO$r6z_c$g}*+}M;>B8qAu36U9eaNhn1$Q@Pid}~fxnV%6#Y1tzc zp>%~DuCN=Cd5{Bg%oEC{B#Sl?Mu=_J@S&TnUvJNdo)7e8CjZrU2XTtD$#f-6MH8=8 z*G1^XiWP5Iz9?g>A`ot&Y4P#bYK&$%*%$PKSp3-JbP7qytZ@Ml*-J)Av9hw+x$?1D zjD=0|$a4UG>A<>IjKZ`v{W31b-c3E3dHanuGF05h(=!_JNH1A9X z#!7rFg@b;-76qAE5>AXo?x1a}ZMc_ z2ka=Wc73ed`{ClT{*38w9=w9U_m2PF8Rn{jxtu~Ow4l^PS85_gv!oG6j<+~Y<~hep ztPj@JyLBipuotT!cB{1&fBJnQ@I17|d&sZO9oFA9O%H-CMBrVg{rH;bdqpvIjnRor zY!d*WI|US-Ho+I-A#2)1pa-W+t8-btKF!lV3T5_np?8N^!B7$$ExVf235l~76`Ihp zML-Taa*t~-V-`&T{8^@nG0+ikFf_Qb6x9KvNL*?6l6G>-Sxv|P*Lv4z=bnwXIjh(3 zO@$qz(w2?E9-?}Z{>E7-_6vQH9iG+iS}q#VOeuM`&^1Qxz zZCSE3GUAq<2vlcRz*Ti>f>VzFD`)Hjo7G-F%e$?gpFFdp$EBvZE0ZvRtI%;HPe4~* z(rZ;lKIk-*uK;9@{k0>?are8^#JDNa8q+vKKaZNcd1bWzE7YaWN;T&5B}}(_Vc+Z& zG<}+K6S9-hXOlNrH@qlNFH zwZvT^PTeN!2&owAl_Rn%TVA!W&9b#B3U~|Ezd!bdTj<(++Cf7}lmNu-o6mgmdG_(O ziy^o*$^0~=`|uu^r9z42iCbu&pAtwhYwPE0qsFc>cT$4VU^8MqZjcl9fD!h^nQGUc z%ov+q8OhZ2YHswpGb*$TJ4G^acz5;6x5QVY8a1w8yWs;ov&h%fLrWC0aZcCed*b~#-`JUG;LII6-`l<(qoxqNp*(?!X*^JwAbY!)5lyJeQ#2+bP(I zvQV4r{`X1#Oc+e36-xNnpSL4m`sw9(rNSROloL>E=LjWiWjaT`E_%HpyCkj*Pu!SH z3aNAS9Ih9Vcdjehse4w~$w7J;s&q5yrww&)zH?j3PTf`9B?swkE3w$l2UGEK5QjIH z;!$?ai^^ynV~51Vgzcd84)HL~P!zeHZQt3;R@H^gyMEDjB)Ns=&Y8ca%3~z@eJ5GNVF~rjq4kmcdgT~&b!7xwL-Ae~K-D6VI zOCTEY)q}|nsU#G*Y}EVo<#Q}gQ}=rBl4PNv$xcd3r*)pP=vn0;?lGy{Quqh9H&;+X zT||DIS0hrNm4qiYoTAzI{e!;Fe=ypSoO-dxSliOmSmv-i>+5yw(X{Z)QFzAJ1rIwr z)4EO9%ot3yvqNW@^9Jk@Cv9Uj?rFX~mjJjYW9|Se+QD%Tr7Y6ugt$ni*MU~s>)xLQ z0Ou~f-goCAy%ogNbQ=NQcKA>C&&~)|ntpcnHw{;Ot@CRuYhm`!DV(XgqCwU+Zd*m4 zKcjn|JS=D04x4QHw(YU@r_Rir{dIjFeddb8{~GyZ*;?#o8CAq-ttOlME!3Kn-&zWtv#l-zw!+a zJ*K_Z7`N2N#{SJv$mx(B7q>i?k8xh))>~rM<2-3H$&QzNI6p2X_9qu);Po-qlgD*z z|M%)LOjh5UPr=L7?7Wv_=qLK?MmaHlQEm}~n*TVPhzE2^9om3T5r1H6<*U*&IoBj* zMPC%9D`oQ11igjPX=n>TCp~Hk7Mvb~w~(n~jlQ(tSxmVYL@^RJpy zCftY$b;{xnj0(nGfSVyX=1%4oJ`1V4*fu`hs3>t}OmVsI2Vpo%+U%gWM!b$~h z5*6TQ%c&7OYK8oV%NWKj%bZ*|LzXgfRNj@1Ag>?JS?jP_0+C6&sGL#YD^X^tP%4O570R9*!Eh&?PhT|{WC`vIA;$ns zMtz|2yqBw@+$kgSyW`ug!uqq{>0r`!rw%-l@YI4Cp{(vrpqOt$WD1lLcBhj79xQu7 z$8D}#YuWX+t@^ii)@22BG{11em26S_1zE&W`Sq!3t$d;>Flc()p&M6t+COgzjsIMZ zK~4pk)N<%JENA}9P9+b3zieGkQOy-uB|r8^$Jz<5(0j9{y-QoxlnYRsEb(A(y0?ShmeUq_*pR@VDF`rCw5d3I>2oi|bH8at46Zj!XtNt+XQ>eDoSM$O zdAG*&A#d6AZ5nk8BOr5ptRV8mMIqwsH>M5}&omjH2jRHCK<=FqZ=OSwE_~5p@zroJ z*?|>~t`N=P#+~E{cFLHhUg@Fi-TCfYIcRg}+hDxoHwr_wtIucH4%^Ckzvl|xL$PFI z>$Tiq0Kl@AxnG)OEXNyk)RP`|y=ION7J84!@<548GG52kt(T|-sVg@s?l%ch*RcXq z?0sYLX-;-OMq8e@>3IG6)wAr#EU#JH$^50a)UQo%{^_grshgwoO)GWOf*)U_8U6OC zC5IyrW|W#pV{+OQn)j=D(G%8u?(*s?;Q!inqWJ+#;7Bd9i#1oKYh-NXElDWmtK}_i z|Hl#bwhp?sNro%o*W#;c{QhZngcoL~aFFea7c7Lb5d-Sy4+c9iWE{$aGoIVJLM}CD ze>91!dRS$wC8bl4oL{?pQHi_z!Jv;nF|CDd?R?v}Z2w2xgBtJUNZLJO&%^_2Hg*hF zar&Lzr-h$kqxR>pF00u!7_~`Wwr@P9DaORxe0pnNhs$U1<(D9{Gj61gLQTB&r90sjjns~kDjU4ST#u_p~4n^<2uO(kq z2+X{3f9+$8{ImZ{FHX6bb^0;xtd9ei^s;zf{7*;Vna1v_#l0u;5phfw+$liFYk>ci zC7}b{VWD{@go;p$BKgPUTf>3ypEdjNFK({ikU!?RP5LWZ@$SjKE+)Tga8jpm$K9a; z_({-`T&DZ|+@if7&Z_%h3{WliuNPg6#Cg3;Ns=2+E- z=GFG2i?T}J_mr~9Aw6eqyhzce|1~L40gN!ov$%|lxW@oecvgS z?${1U<}u37sp@X>Ob9Dl7+{ zWsS)-xuU|!716yT`@T~o?XN@&4iCt_^Psa6ZuLD_=}lbib8ysqd2d0{PsAH>B~$FZ zeioxh&d(m=JAdtzmr8d6g785E|7=@BFZ;oi~kB*v5f*iP2qr7QFsgKHFK6V z0AM}&_!3;Lz@x^ebSOjgQ1Fp)#@8e)v_r{qe!8&WQ4r577qbv0EA1@%D&ub`p{yOfy&VXMEg{kScU61oPbbCtNC z!s8_p40Xv7+7-WBK*TyMGOGTYCXsYlPU7}=p~U84b1A_}xbpXqLw$oe|1@c~NnfS&Gq9pZ>Ehh-v3 zP*^sd;h+jaP&k~;p>RQ(biz2o%}}r3m~unmK{kfML2ib^@ok2}eQ$M3BKb8& zE!pjt8w*f?SFB}aB3NjEDh!R17%Jki_39W}tuZ*I5{1(dAqh1@LgLMI6cSuBCnV8K zLm>h-bV3r%rV~OU&~y_LuBKr$QaiY{zft2?B%KPJFqcIr@4YE)e z2+f4itm&a)P^2Vj=$-hoqELb95@uB0TD=agx@ z+(JZYBX`0638kgkH$43TrNJ2rfxi=iV5oVHKj1LBhC+yM3cC6a)Y_bZ*=ZU+o+%ss?n0Xx~)T(yoNY3Dq`T zL`6+kqY9=gsj|Wx4M7DU5|uSsB!Z*HFls2ctvjIwHZ)Y-Z;qnJM=!P&ma-cC)D{Bo zjh9sksQf+Jsu71eD@F`!6)6nU2v|Rlen-UVhC3TGXNb3I-+#+#K!B%E!BD9jrCs_e zL2+FPK{H(uEvsBBFsQDKyqQPv zMl#<5m9*(oD|V(4x?8JCxwMXzbZim9aZ!~8wnqEzaA6e*P1H(%t5~Js25qa}r&N6I zVw0y(!BD9jt6eHBp&UBL^N8T>cL92!w^3J*O4aUx9pWc83@r&m+s+L{(-w z0PtNRN9pB^>R$tuWg`4}UrrPm(VkH4&QyR7Gi5?wz=9tPL$L*36 zMmA~Mn<_Lb0=pm@f+Ck7K~dAPr3=H!Guju;pZ$l_f8HAJB4+CpLcEBKSE8$(!b<%A zmf;p&b9m#u?Cn2pIv{FY0%%^69b&`MTre1zRO1e39ur1{Vl*j%a>%;m;_()Rth5za zSsA>KkPp{J{ZYK*Pdi@NNfCE6{Dv+#jj|umiii=ck#H`dR7J9$;_>D4{2&f}+1Ie& zJPwt%ivQoes8{~5Up@}QY;z*=odN_yWpZV9|72Dhbh*de)Q{6CEOr1!8wLX2+XT5& zwhd~Er3D_-Nd`Dy*8gVeKw*?+<@iuRTm-6228g)@9E1`fsx6GdRlXxfV1L5=;WIE( z%EalEC5Y8@AERh(KGSb$RgeRw`?85|Fo;eOv6~H`szK`7M5q#&SwvZcRS-mFTv{`2 z4+~o?(VXkYmL0}MvQr9s1u{{XTc+OQWD&!_OhBtDVUXI52W)=u7i+V!Op^+UV0I+c zU5T4^bM0n16pKABRgnyMrLXlD}}X?}zm3!a*s2(DN_q7`fgw8N1wy%nvaPO5vcT zuiwl6^a#iD3YZRc-Qk-qw8%u$B#n2<%So`JkrKil>kM&{RW$5m)$;_YnXZoQK;L}} zvq~-6Q8OnTG6P3J`@2CFy-Oy801*t_3d!#tS?ZP+PY8Gkbchhll?ag8dUH0dGdzDTlCJF8b(Ta}OtX#mC~0u@+BG-=vGv%Rtn39CW?vT%OY^z8g$#1$+%CW&EJ zz|`a%g#zk%!<2xmr&N_=D}hS7EYcBxGhGOn9&t;Ku8@Gy&!9IH^hlB8N;EKcbmJ@1 z`mj1F6JcHf(T6(Xeuq5!VN544y6*nBuZj~LQzq%K`NJ9g(oSvWL@W{L3N;LM$`Ra^ zsLFu}&t(bAkBCkQVdm06*s^+hz*owga^Wb*bc!;>nY+yy6*5-S5>a8gB2f;zOQ#XA zPe?*Pk*5gRBc!3G(^3(%Pe}cIO{qQ9-w|fzD+$K^)j`}TvCU4^2exKiMVLl@fIy3) zAOVSTS;OcnW@*UT1=RJIiV|6eC}N!wMw%-k`?CE`8*|rOTkB~xEo;ULXW+z0v{Cgw z$rT1^sTM9Bc7{~uJ9 zn63#`H(gPI9TpiG{re;h5{Zpy3=G|{2;-oD2A3IFaxShA7M--h46{xdh?r+r@5T~^ zYPv|ln63gsM!TRO$`p?23Ke?qs^N22gEa|(cU`{YDnqxi9`j(VVfI~E*0{)a z3jTeJ+PSAG$b9BJodLn8OzvGr4WiBn#f0gdP*lu8q`51porE|{R~aIsT@d#WA)2lp zbpRqtH1qT7sNs)Oq!qWJZoMkV#}zQu?Py#eOexcf+i1KXPAk-+&*ZHTD3oet?#=YH z9?_c>w#0cDcXmp!d5CeLt~i2rWznw4{}nPa(;`A=SMlmdwuqZ2#dceE3!KpJ0s+QBl?W{tg%0BN41AtZtn90k(8Vcu6+K`3e4r?SCysjt`1po#{fQ0w}AOiq2G5}X_2JZKM zcisJW?{c?0x7lvDU3E@&m_}RMk?(H1dz)zz5hRs^5GfNm7?!ZI$ORI{FNja2j7We1 zT44YIYRGShPZ6IYKDM+8P)7W=w*BnH@49C#?pQ6(YPi$B_tpM;n_Y`#zgyT9Zu{F` z_*tK^uN(OPI@pJ!|5mcy7PDO-JV3J|NF}B!;{3iZ?ETmXUO|~y*o@lM?U~rOw{FC(!`g+~+RQEsUwmJk$6bhFZ`$=t;>e$OUf6B;*z0{-_Jz-F)`V=U zzWT9fV%ULWSPg^||77^R>(chI->Jki0s9OV+~)f0uX}5STkP#Vep+Vh)>d z>$lE25Uu^%zWvXPDw2^2yMu{-GexdxQrxGRpiPmga*E2O#=3p%wmJCwg`7QPENH(w z`NxgH@@-=p^zr%S0`E34mdh4pZ)I<{X}9p&v=%EQ4QQ3Btdg)PMyL`U$J>}-y4JC8 z9G?+gk?(lxU!SZ37NV$#=84;;jAPM42{XS;m5Y3 zO*2OtjG(FCl9CyC8E>SI#wv%yR(uw6mpp4=+o-4cER+SLSVAMrjL(;SpF=`6LMq?m zQl7@AM91W*gjvUhTrmvKiGJJdn~&OT3cf2yir71~Y`e8({qTFFE6Jhj0GE-76)79^ zz0Z;VN|jS~NkuTR(8$xub6Z#WYF#UiXH5D(_hJ<>1A!;u$f75mv?sBQuw&q$(G{hqZonTccz^xgzgIKL&|Pf(zdpEi<{5V$Rwm zGgQ%36!xY&HBoM5t;VHEONVB%uUr2KG6B;g*9PTwRklR0^dYH9GA~EHB$D@1RXK3_ zknGMLw+&Z=x7z$&WUZ}lmu2U?b>^|yeoNDqCag%jeq(-kyzbyIGlwYj{id zRdoy4)wjN>$hZs9$EqlE%o53Hxd}_@qOzNVH89VN!EOUK~nv><*I-oruq{1A~?=*O3;o9 zUig}WiVf{m$uQ09=E>-qur^r-ByfDsy&e`dd7C2Dwf(wgl|Q$!DgEDv5kBk+HdHpg z-K-HLqg~YpjW0%tVBtrM^X9SthJGN(g#>c!z>X z@UB~IZAV!|AnX7Iye7&Btm))6inS>SPV?5agDQy3lX0Pl|rF8X5Dh4a-WnX8zvSbM)!&DLAQ~3 z)~4et{LLu~FG83vHeHz%25Wu3F;kJ8$F0$^8RyPE-tnU6#X-sRwwRQ}#asNDWOUq2 z%+;o9de84kpRQm7{sZI2F@R~o?4$-afT}KsZ$6tdt${8`>eqo)I&wC4x#YJz#o)J^ z22s$-6B>s(*s>IQ&paJZxyh$zW_&7HMiNF4pI!+Cku^=n5O|g?Veg|;=X;9FC)4l; z{hZ~*%UPzM$q=K2>uoTx%DB&Ewk(hAw`~>eg6BN9v#vKvs1atm+h7CzcEWrzFCZnvBYr(6d@Hhf;vFSo+k7QM4{JiV3U&RdOh zs7zkUy#VvlG6Ncyg#;llVA&r&igEPvw4b|Pia6VqJjehX}YS+J5j^d3FS4&6jN zBba*q>lJ7Z;%f9=$Kqi-rT2)!)h_FMzfyPp&rTuX1lQY+0L?uPNFB7MKSUH4!?DR zSBNURJJiu5lMv11>}k~-jE-_}&q&5ful%Z?Mc6gTjO`Mk6(qFS^P> zUDDHycA#S7aT`H(@#G^CjTJ_<)!&*lhm`&d(rpHX@~9e*$}kdgG5lVo$5fa^&zL_p zSu)f=%soQI>m!PkMMYse(qNkNb|?$W4x58%)akL8msr-LVS0UCqkL62T22+oN`vT( zD8{Lnu^zg)I;_ntl#gUj>J+6aqR*%HRhqS0UI|hT7%I38Akp33&po@Hy|y0m?|zGZ zrr+%E@t!@4#?{*aK?T{tU>mnYr+Eo6D};)(0|QbZQ9*8(FYVe12;uyDLlQriJ=MYp zV}^NV2X3TarnsuRUcf7w+JBj_Z{gWmNygxUt%plk%H?yyiPJ z>!>0n8r5_LrB`%)(JiJI@%5KmU89|_uI!M@r8~c)c_pn+Y1*_MGH+0%-BF*Fi|DLf z>-$4WKA|bxhg%g>bIzT~h{pXK*LEJ)QiG_J_8>^q;1fq|+(PzXt8AJXg37=+V>{wDy$(DwVpmOSGDak1G%4mi)fXms(>C5}PDetKo4rDzwlI70vxY)+1((=t-B z#QcErlD7^1^_BnGxc{!eRMGoj?3MM|<}z~;6dnmh^e4?Y7apy2M8qsBJl%HkqdC1@ zLos3F6%Gtx-fm*adk$J=`nfLCpJuq;+RIah(l;7v*a#M~Rvx*%f3L&!e1~C)r7|`; zNp@gma*;e8aoC}T3N|QA;%#8Q#R!GHjz26sYKbG!fOx*@o_$B|hzs)$4Dr3p;y|1W z_4e!_hhM4Ng#ZN6q@;xY#@Jjyzn)zS?GR4tKEQovFVQ!P?84J87N?M7o}RzUgC-pcc1^ zo+;(X*O=waoef%)Iz}a2=6z5vu!-EJP_nIz%oU2!b8p42ky?5(|r3>>of6cgVqR~nFj ziWhe6dJ+$hiRd=w?cEkNJ9<*GiQVii8P`L>bzG>>ZXo5<2q!h0TzEqxf8S8O&W1Mp zn19e6B2=MjeTwt<+o6^9s}G2F0q)vQK=h0U44+)IxGakayqbOZ?CMY;?cYf^OEQ2lI;^W<%Cj-c*vic~jk?Yp7ab3AX+ahBj zr@86JncZekOeFF!v9q#e-=5SXU6j-`D}|!$$48y=DH){+pdl{;y&g$jL)p>6$O~$) z>&LJSBp68T!Q*U5e8r*N5Gy9bJ#=cD<|IS{ULy~~4+tv<(& z=?L$o=1bL%v&_i73(jXR1IOr-F;nS>QOllw+u!Z(f-}_>UQ$}n1EpF}p?xi8t)s{Z`Rq(X;CDj9U{HFg# zCcp5X*ow`so5i5vSI3@b>QmQdy`+uL17TFWvOQFU};^j8+*aQRp9Cq3FJkd2?}0P6J&+F+L){KJNQMSU5L6nsG+UMGp1GdAGM0w+PZEuIxY9UTsEs~ORF$-ItW{zFul zw;)-_b@<^}*YRp#S#^wJ1fXm^(NwM2XjC~+IbN2AtFVZ4hFNLXDTkw$`hNUa>5G2S z0AN>yjBSk*I1F zeWrXyhi;a7opCrzBXCfv8pU8i7aRVkxRjcMa=rnqRyQ%@)rTSGLkKd#` zMy!lIrhEWN#rHd++RD{#j2A1{(S5Lb35Toyj;oA#mTJ`50M^~S7O!?y2rigeNt5uM z4^W=+7eA_Qsw_$uLJJjF=ll@EkXLUiFpSv_QK0CkC(aJt)shMVHTNVaIBLMCZItE;#Q;fI~2`^Gb?p{tz==0gYjDbO2Wa_5?- z0a~lM264Mw!veROgFT_mUM-L~2O@G3JiS(E&P!c<_Xa_nO2YdLK3Mx|{x=2swfpL0 zePzY{(g9laF?e~WVW_H9ULBf|@?I$5Y6?W^yX{bUDKG4o7Y9)9}X1u*L zc0CO;ql2A(Q07h|t$}q}XDD2WUiz-~zx8llz?94x$_kb27%?n{!qpVmlijQ?VER$I zPeFE+P^U1H&BD=O-E%JgZtY$e%-ylQUYlAqIa}-$B!6}pJt%k{B7Uk=OQ=^NC!^O=y1esndDs1jMa%2ehiG*EjuyT?sC37bZ>Yk~ zI=HxyeAr%8vBM|KyD%&{J4H^JLCtl88tY_GgWX?@(Wt17Hj20;gM#c>PQh(sU?Skk zUx-{oc2s897};i2I5!)%W~gp1GjPGhmupbuolhOTwKm+^zwF?N6)=AzenPK+Ds|@n z=i&8z%DS$Tkk>N7j!VXuSM|9DX)ocRNaii-Z5mkLCB)?U9||rk2TP;(s)zdYoqB91H=xeThV>s1^P z0xs8=3cAnY8Ux=6Q-HLb}phT7i zMeg3Fh}sKFa=a9fMI~Vwp}+vhX_DmErH0)+aN5=bua?A!Amlew1fwAlAPa+ z&^thw2ZWY^WDd6`Bhw99)F|V)4HScM8#G2!Gu@Z>oR<#Z%w#juA6n|5;X8;73xRNV zy13R1X!I^tWaM5_g5g>sX_Ot3L*539k3)1*uJP}VNGiw;3W?JOZGnLfw@@_i2C^{h zAW0Z0Ya?nOuMPy)A!9p%M5%XBAy}`Thf*}<2DB2n!QyH_Ma^wW6u1qTD1#f8lq80? z0Y*7NBrmr@jNArC`9!|#b@Y%TMz90Nuni=#z!+K!lM=coHuSW==wiqnQ221MAbK6d z&~;#p;{#|$ujVo3hkZFm+bjMchG4))k@j9TqZRc>I!dVo9PvzL-7?S@eN;Amsj-Y1x62FEiNOwg>c9 zjLTW_rX8TD#%G^DiOXxU1A@i_C2X)Dp)k_sHq+1>Kzzm)ws%n!RjV&KmYjwCL^}|= z28}=iF==iw4V1%WVFR`BEkUYFOBcW6llE&6~AjR-6N;2unwq#_xb7ce~t+VTWkkbBDjJYX6?g&X?HZ zYfRwcXsT)>8fnD_OhJ*&Z;>y2KSW*i++clfhpzz^hL7F=TRT_qGml@PuZt;2L zmRQ(?W5^8#oh7^0c10uoWC&NQdUB?Hnw_Qp6=QOby4 zEtTvQ2FdvBV3_h~WbEx`nE!eY;$P9ixwS3yl-V}*oF!HG^4lzY*z@J`w6Iz_KqTSJ z4JWFsqxgm{*cn396lo$cv`rXw87_0@P|a8orrIdY;{d4brNeYE&6KsP^3?Y~FBH9s z{-C&R*|7cDW9Q^oef|7_AN?Ab4=R8(NSc|0K*nGXO~d>|MZVD?%A2eYO$Y01+CJ;7 z5B+h!Ql->0_7j01+I0+0S%=+cG~Mi|U!f(*)w zM9&qd(@Mh?dy8B|G-$VyT+mR%P)bdmE4GX(f*J1zhDvjQSlin&1A9TI0tnK+YpxGQ zyTfFG0i;xT^<5D%V|#(80t$|`@c;s5#2qM9mImfJ_4DJvs}7r@nw-?pKU^uhypRSv# z^4hq~O^Dm(Cc*9HCP=-U3ViZeYT9zNO9#r~V9mOXPDo^dfsWTuMDh;3tkh<8{vwfs zDDJc##zUszKlrbGK7Q>OYb^-Bq7i+jLL2L~jXQ2v;pXlM3>(Gbwud zOi2)K1A;k-lPv7YF>(Vh=mhjg3jR&wZ}OI5u}+&iP+&oPIPOW@x_@g5p_FwDN@WL8 z2o0b=xiuc=;{pG{3pRV1x=+n>5Ptxn1SY}X5&4-!lEi>q2g4yG2${7++Fi#;*9k4& z41Dj&GOi6BkW!KcQ$gm@*Urb!dnIHf|9-%Q-b2tECWO>TZcxX}4qQ(LWt-bWQ?9H_ zn=?S$0lTRx`kOw%#^E!pYLL)|Xv!GlvPoh3^uYtPD5y1fu|fGNeYzg0w!vG@g zb_iOC2z5JuH3)Kc9sg+^xNgD{8bKM$tXosMp z2$>z7kfIN$g)AvZL1qWUevyQX^m%k{Esjy#N9!oD2 zG41>^k!q?`GRoLdCKFV5TN3l4%v_AV@!zw`<-|Q$eSyzAdB1JP$9vv>)jj@}luGu$ z6Jb;kUqNNo`XF5#JyEKxpVrq`);e?-n!x{uBGf_5`zJ^U!7DXslh5RljQ-DF` zG0e<~M*%ZK*+fOR0lpuZAoa%W%)Kn#m8TRaa2<#ZZaYR0DM~7)jaU-Em(Ps#NK`OS z(((D|Dg8SuVut@pgc&eJBmqGP*UfOXsOcx()_jV|8>hL|;-R^na3r`5Y1 zZ;B`fB$H)e`Z(R?paDgBx^D16p#{02A)SW9ySI?ME?v~Xy0To{Lg2RV-rO!ixVGHh z;4bgl@Wbh#2W}y9TNVoTP4KqT8>GTZAiMC*V^*n?tguf~vG2T9T)1ft3q$t8V~mKe-orVxZI z69b8>G7LJe$O?S9Ie;RQxAYSrU?G_#?tp?P+@OS<>-`WTd`C1dUZ?{)MB3(}NVpB?)gZWJb*#Da7_MHW z5{RVhz@(7@i4V6Dg6xPfEW^n=4L!UYNnV!{e@8bIWCjNJ>Xr(SklY5+{vZf{4mgkH+^>U(04 z*13({OTS)YE*6I|;>qZvD?=Qhww4H%8 z;=>G#F909|05dZHM`s1J-}krOZSJ}&cDglOS1Yz!Y;-wBiS{3E_e<3sQIR4F*l+`2 z3t6KOGzoG5FL;3sgamj1!Fa-g2A%=|5`Y1~pJ@}~3wwyVTivz)*p;E;M0Mky)pAkm zDp|v?wI$odBLXYOb>}_pz;>Qx&#kxq_n-M1fwJGVjcnX{_Ve%ddv9ai8QHtbdn*w& zh^O!*!ML%QqvHqfezd={-i*A9-Ig{=n3mlO@0K@BxVrD#_}zQX%kBb=9h0v&%ZhM4 zGurgKJF~Li_=`pR*GTMA{SJJnK$L*??fmZNZVnM+J=|qg;ogH|A=q`6hByYi@4Ag= zl9ss6=G)3&d$M0)SM7Q1Y=%2sZTr1#OLpTHw#!>%PRrdcRP)%&&mI>Wb4)&(7}1lRsd7>>XS1^XPjS@K)l z8!T^rZ)e^e^ftYOgeAU`=f~vQxc2N1+vJC=-+kA0K`j9ty;~vWIi_v?_B?>ApKB}C zb}7E7EPo}u{V`!9f=6)=ELr8846B1(_loE3^=)H6dtHmSS+buu%4c(GVW96M#X>Wy zV?Ef)8`zWG`>xHOyRhxHvSHrNpSBVHn!no0!oL0X%RDRGCu8DS3CZw@TkRTceYAAI zM9L*ItAj0%GHFF;Yu#*ptxbNyFH*(Y#f|TGy@X?p9z+K4{9R(vn~bJBrj2^oyj|Oo z;`CbDp9@%t0L0xqMHt&9BEnMxI`fU2-wt2fKcdYlNBqe4~Qu!<5xYZY_heU@jkr}dr6rV%8E zqcGw5Qk}T71d-BbWg=Qi>}Zn5?6cC~I_U|TOL35oIU_A{ct+o==Q859!K;3Eqo+GQ zZ|0QSWip(?vrNlzX7#dL&iz@J8LqB)*z^XBt*!JPFuNKSnAWv*YlFXCnJoWe*lT9Z zz1%6fo-o^5L^=HBq1gR@PHk<^X0L7D*qharUv1howyc?)OWi2EB|VfSk!v?Ze7}S& z?(Vt)N<7zouzVo#D@LgTXawTBv1QjszqF(${@QIWz(2Rs^i3{i6oDqhlo^#;>6Mvm z41tfm-WI2)oJOSN3^k%b~Tm=#!;j%&Jj|d z2Xc|Dv?z6g5SHMhl=j%?;{qesC?*yPbh%l;Bx6i$ad*WKhLW6M?tVSH;)iX!wB~~; z0Yv@I2SMT7_{LG`2Nr3voZ+NzVhLGhP6rg;^S=5vBe51HvMg*?W7GD1L0jBU3llro zJ%#BlK|Z}rHy%~Bam|IL)TbbnvoCv=XhRjd!QPmANjGTl<_;3Sn^ zw5_o=^(SY<#MT=Jc-J0VV--a)IesZ$N99V)gWHO*YLn6`=8RU0syDc27Hu9$;j&x3 zZ|&@Rp2W4{XHu}-!$cAJGArKWs4InMV^!tmlLciFDJ(YKbUEhnMoYirxfweKB^a5| z666s+5Vm($QqLzMNpN8}OIVWR2ZnTAukBO03Gs6^ZoQGG?7Fw%@4VErH16y;e#zRH z!j^#ekthUjKUbU4xwEJHbTDMMC6~<}yRMY2CZ}Z+l>yVr82!`}?odPU5R(dP3!XJJ z?`|$|&jh0Mwm?n+RrwZpv8W2)BK|a*DND$Mbp)1FTsD@`$KWamioo1)KM&VE%Zs&@3S-==X zE)H+oZK9Bl@-KFTCr; zjguXU+!izwHq3gN|H>OhVkp7@ufD${FG1Lguc ztPem)+#TPB-LuYHU-9bi)UE$VwlEDO4KStID~p+7%<-FzT)&h|}7~_3_lI6=2Zf3{eqFK!bJemCU=;^vJl;~Qm5to(B zNNt*C?M-2?`?K!J*OssAd)xA826sj$(SODkfe0^-+)wP ziJ*{f{yVbpZ3Ov&X{{M%qLBH0ii7&D4w_Mc-Je`?6q5D#?0*}si$?M8W6rx&Speq) zBR{|n8>?nCumEq-<{R3gAZ}~iEF6chm`wd2U7R+hI=0^%VOu8 z*U;((LCly5}r z>*(maGP=;c@H3n^mv$~#s`n>-v+*$5yxEY>Be#*qf5UuF!7aEs*XuK!WsoehWCE$q zrW%bCx=(U&`kf36{fSO#Lt}#sciY$;WqGKnEmCL75zoK06=LAKhqSh}yu->ebzke+ zRDbfGvA{FKIG4CusG8%w|F3yvUURw0j7zkUI&Uv-vQW0op9lF*PFUhPH5x(iH{y95 z)>w@ajQyR*?gblq78rfHHV2$>kO{0yPY>^9$0M6}>E$32Tt}Z-F4>Nx_qwrl zCF!(S#is;&?x^n|f2vbc7EfkB;=u=hHMT6|(nNb_3F;uq45YbR*miXM?ltNNIvS68 zod12_)?dk+@bTsAi&Ph!zPI+1Jpl*!*T2c$6_1{2pY+Nu`PD4N<^Sszxj^X{CAF_I zseKI354v(cpa}|hV?VV$pM_cd?+)@@Qlht8_>K+gdC#K5TWI3#cS~I1jh#6-B3q#& z(312^|9XyG8F`$$Yy-*5Sfr=XM)+ zHQyqpZ{31pGw69MJ-W+a`}A^Jc+JcoRiRIQ3C0tfA^<$*g@5nbX4lG!U9Lp?=0@`J`R_J@)cLU(yo>Z`PM$;@MDd$`?}DcG z`QfyinagymxMWNb3~=X5+xvyOtIPEMZ&QMND{XzEzgbV$w07)BJ>zMJPU|hnGsLNh zh8SSIkhL#ZpViZ8rK$R%Y>81)TDRv!{Ai|DsdZh8-`OvOe`|q!BaeT)e{jxixI}CT zpBZXI?&y7@_C;c0Rht`?V+-3d@u(=#+j&J|g!ioDo@ZIsJ?)O#bJwdRJb%5ak*PSG zXXPC?sf#vXV~>|3m9UNP(7NKjRStuRJ;WcsHoxmFTYrtOYuBwQ?Io8viPX|Pu_9_j zdnt!BV7Nr@mMI4+9Q%But|haa=1kJ#te!}F?mq0T>0L?fa5u9;PM$Jz%sl;Fqj6DZ z#&NnQ(+{gVM)l=YRS`kJi>QiW+K1;OP^pi4fZQ)F@az_daT2#^z~YLj`M0l^DTsiQ zx^vJ^J`UoWOjIMTsHypB`Ws+Uq`OE|H~SGY)fUPd+N?OUxOASn zBlc|>>kh+Y22fZ{qlo6uH?I)wt`w;dqa|gRoGX<#N@waamD7V(7S*SFpN~1K8ryz& zIXKb`@doxCm6btCJ4VXe!b`|4Ic&2dr`~1?Pu6PA*~RJd!0C#c$-QOGq!_J#BjyCB zXgjJRZqz6Yup~kUmcX5emlRm{+^G6Bg#<0?j0M=~*V6dJX}Ip?CD^9`Y{y;Ms*8LS zzOsbx(l#^#fn2N2BC=BC-+UzvxIFJGtK4_{!tD;ew?eqwhBb_qm}hEw+$$*9!l%UH zsYFbG*=fUG`VXPI?d@9ImS1aU+PO6iP7;tv&bGQG2`1)khbB-X;b>|s`Etm?m@}U6 zED7sEnSQs<8NEFwYZRcp&0Vu@jpmoB#jezPJ%+DQ>cq`Mg;_BZe!v{PHc3|gP|?3=ic(sn`NR8ncB`WDkW+&l3D^DL;8q% zP$wJWzGuH$SUqHAdtMB}&J+|kDarR#>*!`wc0XTA=+!nBztHw{{T8#o-u~6FsP2Uk zf}R@Fd=zAYSeoeOs-|Nr5<%a`38=EpAY#7vpRC)7<;Uvx3{o@iZ||OoHs`%tZB^ap zc+daP?DaK2W2_#T4EtTold?kw1+~%%8jt3lX?R}4Oj=9LcNEQ!^DYndk_ZO*S9XMc zd)d!FI2LU=d69T5&2$5;j#U^H_l`GrzEKzVOoINB2~;>DSf^V^>dc~5O$(isX!@o2 zdK$}h^t?yqizl%&<9&;M+T#8XaS{|V(-Gw&_8^oPB|N1O2PIq9hGApM<%}{B_n=Sp z@J-uizkSizG#zs==VKewV^c0kc;{9;pxwve+=smn<2mcpXv1;1s>(32l5|&Q3SL)b zXiIq7Y5W3AP7tM>C7BW|iM6Rnn_~1dKn$?rMcO zx8|jE{F{QQtie_MvfWA&m(qk0IVFT*fV3^(un1WtjP3_U#5gDk#Dz$8?#I%kA906f zk)DAT(*Fh-3&(0@yZ-L*>F9TD$zj_>U*4#x{b#v&X$s+U0MNZ?>f+wP%2m&^GqkYu z?Oe95xypLGqh;sM3;i#fL{s*1mIT<-r6LC*)XLe0z8diK^C8IPBS zJKFT;>+k+;m*ukZhf&amqmq8TrN6QqmUVbHE7sS;nQ3FRxRG~+I1Pwm{<(L1?d~c& zljoKC$72FDKggfxi+r;Cib1}T^_Jj^h7r#L{Ui5PL$tkdc55G=6;}ek%nj+D(B6uGW zkq!z(Qan6qAA)XS4=ExYbciHSr|5DrXm=5cgJ20gmP9g1AdGSl1tNp=8%SOegbfr^ zpOEgmaT|VKv`$SywI<(Vr&*$6AVN5yq|=A%Me;l4ZFrZvov;`PY1D=uSHfu)4_t`) zqW9k=PDg@N2vC~Id-kc!S4t{-NW3TmkzZ~^F7%+E|ba5cn;CF~$ za6u%&*P*IGl1SEvh6;l^vu6p&O>n$gg$8Rx66tL4ZUJ!+ES|@WNGyq@9R!KM(nL~8 zUxr}wIgh?Q6n|BQWQ9f&hmv+GB5uBQup!b##fap1iWW7X2s(lg383gC<*q`*gG3(% zkq?5JXeOVhjPf23XJL33O;eK+;S|9mc_iX?K<}1h2PNc&hvbWpiuwhQ(JJ$*3z`s) zr4WgwL}8?-Mk2`y9wsmEr}rSsBO8n%J6aL68J+#K)yqu3g5|$mnz0lZH0Rsx7TxxC zrNbVh=x_ohq`|rb#rYl+A|CW2nFJAFT><6i2SOx+o|5xRA=W{HNP{nfcapBP!xcu~ zu|Xt*7}Vs{{X8FNK=^~pyDzxpLACaaHUOaYhRqmLlPzgW5c8@qER5ibqGpK3lW1Db z!^d~rfskXX%&&W{X<=ql0+fm22UNLKMmrxEW_>;^gPjj9vz`x_@y-W`+0_rF)eMPz zP{{QIW69^*vFdA5>!Pe85DEzaB}fn+UQjqq)W!moU#ZF=ggj39F@fG%iQBLQXF@OkFrA2TK-V$Ie z!FYPI@0=3hr6Q!|3&2zgh=@^l5tM_l1Snku)%id$Mgc;j^(uteLp439VnzvHxT!E; z1(f#%Y%0Vk)CxNTGFbPZIOBuNC>0lvRXUikO5%dCss?qe0$iZ1LW63ntQRV)5Fj3t z^4g`zq}7)9GU2uQc0~qdo)wja77w{v(I%P^*6yrM`tdag$EQ`{Q1Yy>thy!3!8L*k zWjr#h@;|_Ao?@|MM;NX3%3*yKLV{xRT#I`j7}SOpZUb>C=O$tdF25_cp7B?@N{XN$ z2En-8_{&l716{+<5Q6Twt_~uu(jvf;iwC5J;pf{hJHxSURYSO+C5l6eX@R*DEWk<- zf$rk5f)GepUFN|f2&|w9DqK!E0D=gd5QXY4fgo%b=FSHgX7UGnp*@9G&>RT$9Jz#6 zQj0?hx>oaR@_*_QRxQ@@(H@sfNostGLTJF zq7chz#ENCD$+VP2aan|ELqCip!5$0xU*wk^OxVTIy&Hu!Js9jo%V|(v9uu zzZN}(nOYYxQq33cRd&9~zW`ju%?o=i>KB}_BY8D%u6)-=H9#XZgcyC3yx{@xwb1)9{U4FL9$ z*VB$#!uszhr}I2yaU~!j%0WRr`o83DPO9`8t!7831akhW+S{sz*Bcdg%jdy0gp-(; zp(q15zt`_H%sgYkaom~JdC^Q?9P%0TtmC~93@%U3+96R?=Mzjj&80*={z^1aL{kD( ziO&a=-nDJ6qvd&IKTL~d2RrGyC{Y~BpU~Y5iO&Ul|s0!G{fk+ zi&nuK5ey_&X*%16L8yt0y`X0V0rN;;`o}ZEAMvm30aO0`mylfhYD=y-)II9TS{TMu=cn5edd9!zHjP zItjoi<0H804Fc`D66QO8Qw5F)UyLFBroAn|Tr!CCn~Fd|w`COfH?7V+{`u+|0m%+k zngrJ(UDX{W5HQcGto?veJCz9^R7^R+sHF3($`u#iRzC}PPc#Qi1tJeJ>4)`Fc zOyWYD6(00dXOt1nbf=fNj3R7eRjM>Hi?^pu0htaOWDo{QU>I@yfj#w5gFhc?c;|zR z5j8H!b*A#{XaZ|6AOzPVKoMZsRt$&(GRpEnVcq}#`(Yu`hmFb z^L3f?0U7Z@b?)>oRHltmRVuh;3RV!8%4wlwO zSx&enIN(<3@v?l2=u35PCfuxQEvEi5Km_D{wLhliGR_C^Hxbg41t2iqMNkgF5-^h@ zsACB;APfM(MHUc=-Jl5MOzHoP?+xrhK%J91yx)r zh<}wIW1{tmh@gr!UmjFFxGLsxp+Z%I7R9hX7=v{LmKh(oid9@cQt4n=F^UUDsu(0v z495jkS%YQ8tXwFSb*fXCvVQ-VVl_CURJgi+ObBCl5tM_l1V?f)>I9WjKw%g|-WnhE zRs5J(#sLv!Oc23g!eE9uA3%)ixaqI;s{9xz#sVURn<*g-=9^l^}WAft6G z28!z4>SYGFU+u?LnH_R$oe@smR?8wFm(p-0ZFQmwqo%8pKQCOf#A>zrnEtm^hdriW z^AZf;-GSv8EG5PSX&Cw<`eTm2nve0Pd5{>1mWT+!568hE1;gcoAI#BLS;ue{qx0Qq zRh@U0n9Nu|dXSRqmM8~42=Ece$`VAh(N~i(@^58T?$~Sx^udT;EgqBD;)Jx2kR-T(2Iu|=Ai^YpRUAF#yxfgG$Lpp5Y?(I~|v>|OiGX8sx{{W244AIQM)qnvbA>I7F6_qR?ECD}Q3cx~Npc~33{XoR* zlXWxMtZ7-}{SJ2TJ8U6ctb2QGY%OeiHiivNt%D(vu?a$$SCL85x>W#mK#IS_nwRBWQP-N}Pa1X+z#RC6*4cr(f**U$RhKW6TP9Ih zU6p`c#>)BGg|2Mgxt&?rW3yKjZ|ug(EcN2Ldx7>f^A~ok zeY@55&A5|sX7KKvoQQ~-OZ2@G( z69av3br(I=U%hYfoR9Ekt8lBXs;K{~Q(GC`lyyg1Qa06f;|4}fCic_x#kpx09W_5? zy(($Ms%j&u=VSIOwW@q|=}zA?;oQA??wYDeu+$*F%kL!SuP_it3kx3o%lac{(@)O( z?3`DM@6kwm)?LjPW#X@et*`#Nt|RS2?LBY*-~UGNg6hT{e;lI**tzv@~!pmfP4j? zD9B6*&h9M2;jGL{@2gpW!Fm?FAzQ5fta{tu7<(q!0 z`=u0Y8uJVR6}&zl8Z}Ox+zRfhtKn0LAkR9r*v9h1*T;OQm$vyuB%Lo*(Gnyk5-*MX^HjSGP@+a_aJ zB3GL*EKlOHX;3dLERU7%?{1a15ho+Qr`f8GA*k&7Z~rEM90G_Bxim&&DN9Fg__Ic8fJ~ zFaNv0tJik#;%@VNvV5o^OP)va9rmr>l8y2_acfO@*H+bKjhT0Cei_dmm!}^;3*9{I zZnC1Er3J{3^ITT8@_B0?w1pyAml1ZCWmlXCqf+51>NYm1M@JKd zG)V&XYz2Fgwb8P$YRKR4HTQhg#mTBxQ=|CsY1NCQ!K9=Ki(~6*F+9g7oDB#nw$)e_ z#aWRe3=j0$y{~Dc3pd)<_}q##-)@uc>9zh($%+NG8^Tac{wZ>*Cy|ja>d`Q zH%mr-B}G|ToQ6A*_6o(~gQRhuuu0U`b?Z)2K-~&MaP+f)a4HXEq4GZtC-aPQnh^3u z%m}!0$W@UoYJMT>m%~?JiBy$5bi7Ow83(HEhZ{9D{^_sKk60Vs8PaLFUFvQ-T$e-*)s(ogtlR0_XGx$9n1b4JztHVI-`K0ag*jN=x^sd4>1Sr)A+Ps^oXxk_ zz7E$u&ECiPE@)z2`WG6W>HNMK!G|mvUj6awS23G>ALN+Aln}C3r1|3!B~KWxD8bQW zMFoja+#?OV|15OCKPAiGYC@Y(%PVLLZOyTxM$&>aFBzhM)4GHVn2$p?lAAO zCi%ZS66Gk05Gm)za5n}19`?(;+Ho2)45i7J*i~TG4SQ|fbEOzqEa<#HDfl<`7c#5x z>mo}F_CGnPxAs$T0rsZ}EaW0NHT^qJv>J0~A0?yn_yfwhYX zP#bRhqu+gGEEuaQX|_r5)R=sz0fu8p(R_jr-a0%)ss30!;rF{H_Bl%bZ52Iz&JWVm z8%e$#JB0ggB7j{hwAEjnYBM#Vw~W7bTN(+>5I7G@oHaFW$QN-nChQj<t zPd2%=_UgYKQFBq;M#p@flN`i#^m_5CIJ#lh7Ku?(S5CL$uPjY)^eR50kD(rk*=^0{ zx%05=l813sP_jweay9N+SE%?hW5L>y!muif=D)%Xava87J=8Z0x&N1-=l2`W4c%V_ z4Z116m8k2kd3V0C(2&WCsmDjJRB7j8&fyT|HMe=!y(k)Gs}i!`+Sl!}?q6#;G=Gv* zjh}|9OibkHs*evanv}L(1!K01QZh`L(6AZ9s(V^AQ&zI*8bUrIv}ib>#Iite*G;0y{fUlh?7O_l2TE&>ZhkaHQl63S*f=wbQ&s4O6F(j_FIS5 zTqhB)A-<2q=|b;gPG7ygH=kz8>(cG#`8>T>v4v^$PUp%15s`Nc{Z?b9 zGI!uQw|)qxe>qySZ^42IlNdY0|C)s&VI(Exds|K;J3%_iSe2)4 zjF!^MjFWQj>RlrWG8v`4WMn?#1NuPwpDS16WmY)zbYxpbiJ$HY)iCj^(3h6oL|-AG zytf0w=fs?Fr+du)V;0Jvp}KV%)6^Io?XGG`q>gK z)hoGb1h~mAtC;>x-mQ4^UET;LVBNSwxbLe1{DBl2f5(l+yMO1W8fA{kVei$cK}h59 z?2sD*>1b&r?E%)Kc`u+h3*DNvJrd0C|EaiG58v^Ng=9ZH5=be_OvBp{a!G(%3x6#( zfsaHX5<`f54td+mM-0|6~(1hJt+BGRstO8R|2QUt`1^FvRPi z_=9Sj&Cfj=V+1AfEBnCghpqm$Jok_Ez8xsY4qcDt(M|D}{9D5n!R%;Wq-R&>+rX&p z-ez#PpG!ah+J4b_ zO~t@UU7ScUqo1D@{JA%qJ$KO-GU-BDvdh_9VSl$CjK5i=_O7uny}zgWP0xTCn~;v` zZBJ!2qYl-%RaCf5nWI6Mk2p*Hx5-}HOpePCXQP@^x4&>Ra!&FYl=llh6_kb0g7J{5 zxz9oDCq7S~g47O!f?>~e!#1Z1VBuGk%>(yJKdJi`R(h#@CpZkP>C~Pe&eQq%Q4r0s zJv4TBxFDGmF1Y3#3zj*Yf}4)$f?-bEPHc>TtZqmb`GrEL%QS2+83I~k%nbZIbEeZv zKX=%bn0xy}65F1*K)g7mUq`4Kd*vyKbrc!NW(ErM6X2HtdIdToum{ z+m>XdI#zQ!*XBOtRDwjp7-A7kiMj}Q>t_m?ok29`_0Z+v2B{oeDb0v+?so<$p<$(c z%OE>+&5L?&h%q4L1I=ifLvbJ#li_R20OJf(_#5|p9=^Q2zc)VK7V&;t}x>4HiQVL-pvSPK$Fpt+Laz_I(NV850cc36g${*nA>+W02=r(?rsv6l+q0?vOI? zhrs7HQWSv=xIAW*`1_Dz5^~%h(7bAKFdF5u<{;5S%B0?uJVcXnoExF@DXkXZHES}c z^cXU1AQgkkWY2>$4;=uXDOqX-ke@kaXJ9YAFaym@zMW5v^~pR*NwrIv1QpGJ3O!VudrI}+W-F^dWP*CDKKrfG9BJ> z=TKtecsAcq3$JkXyK)xvRMMNB$iDnJh4y6C&uY8UX>JrfCtuj$%3H74nav|LvM%Og&C2c)nrIcXLtmMt>dIQ8Nm>cB+m+dKGfTKwR2_iPv?2lO9B%Dj}?)g zWRcU;k>GMPaK#EkbM#sOXfL?0^%D*uu<|+RLEH#SQ+HzR9HjAUJZ_hTrqayM6?5?NIAt*5y7yI} zR98cNUR)RX-An&=5>|Tk31*y{|_IW~o^Gj1rfhRQLK4bY*i(ngs5V}`MMhV<~IgrwQ`z*Mw6nn<$DsC84 z>moHOAJR!xb~_0H&!Tqskh)@S-5pHk%@A&M-0e`gwp0F`41V$LaT3Nz5qhs8wYsE2Vz4TF`a)-a5mVx*33|RBw!O`BIB%X1X9s*uO+Vvv!bTia6 z(^C`Gh_PC}IkHGdn_-O@E>VxXVrZ-vsxOXR&R}ON5+drl?4%#8O-8z2aH?qxG4|{3 zA_O?Ex3gvfb$oG|vR27d(l#TRDP_fihJ7sSv}Cnw%&OV9*HV7ulb`-aTL}|@^xLoC z?XEQ40S&uzVNc`ya;biz2X!F_V0={I;4j|l2bL-3{{teb+UvKzeBgLKt8WhfEvvFV zLh0Me0|^y+*USqC8-n|37E(h#4HxtD^0XZBW@Ta4kIb$U>XJL=f^t%qF38fg@{fgA z&^#Wbhjjilsr%Nx<@D~&3ly%hUtos1)7=+_>Rgzz)z$fK&{B^UtC~L3KYyQOX#&%O zZU@|<8+#LWJ-X>|#R=-fIoBQm8Rg3=)qA342lqhH4$|j36QzUmJO7A|1Qe$^FyVo4 zS?MLs;~>nFQ9-5v!QfoCn0n5#P(d(5qe~3KdF*pcu*R4n6@#$AN3R7i_nPouIlY^z z#O(PU6;Acf9ty6<{y>E))cBoc{)a12elel^%{{b<5wiy|c(jdjlh?sCAgop@*fIa|NAuhSUQa&*$17Wdrbv8QS#uX z%boNoa1im{*j7Pj&Cz=i=(g2`-z4pk1bF`mkrW_|3qv&hSaTm{M7_$OQ+aRbK>bf{e=abK>c18Q`dky$ z$}oe!_C@_A>!ME5oE+#M^MyY3-u8{&ncJ?03tCIj;mvW=l2gQmjF|D!dF+=bCHu9t z^*_xg(-d44`81I`iu%+X~QZvG_?*a{hjbM#TVqdft+vL9>npuD}X&DHrkaqqR; z&V%TXPQbeMi^?j|NFC}wLVq#Wy`?{Nmm4NeYV&xKUw?l~uGHzs)AK>7OjF+0J*}5- z7U$EaPPW|X0>Gxx2T^B%>l(+7Pa8m+PJ9TbN$=|^~V z?x5%+&ioXuP#zt9RhJKnIZM%+bP#{rr4EYDCo;Hv5DvVWnATn`K&FN5B>2l)D1dXFhTtZb3PCInuQ?BjIcbWo$`7|W2gRKKS=?-5zeBvKB1&o#Q|^lJ>}~N!{SNc5 z?c0%!Gi=*R4XHMwt+EKpTgKLN4k^06xw$*vDuxn=uap#IMR)8qb&s(p#`9llKJE$c z4G}K2KkgN8gowGr!ds{*SMH1Othe}wIEznkhJ~3quAGf$s_)=X28bb$dWA4KC@t`^ zP(x`7?4e?almajg`z!iTGDP12Szs)}_=PnD?|>n`2d>`TA!aCrJ?ZfONJN?te<+B^ zZJ1;96K3K55@+pEFz@Doi0uu7D7~5Nf&LF?gU>rke}6 zgl*D>xysILd-Kw^B#Xq*G}omDm#1)@1?h0qJ#2 z0@JX+)FrcSH)$#`~Rp-)-gm(>kX#i&cUOavCQ3 zR!uZG$C=55$6-pBTPXCD?w94&Ek(K(u}HX4f6L9(Mvzg@qx^Qb@}nd!5|bxaaJZ3a zn!GTp8%<->5I*kJ#NHDjK-1% z;(<3hnp?~ME~>~iMDqz7vbHj8PTHv~8XUS&uDdU8weqIv`8Z{Vv5^@9(mp7TW6Q^N zSGh8bG9}TGLMj+ycyHAv-}{D|EUe*V7!jBuL{*sr;oSaRkEU<3-RqdG;^c;)1Ktem zeRoJWNu?IpE_X?!CV^|qC$d=rFf^!wc!8&%wi#9@*`&qov$jeKn@uORIS-2&~~tqqpOw^*NogIVP_W zC=5U(Te}gD&d~sd@Y7@ptzG-U0unUN4bz)#TIzPj#cF^-tFM^O?}#_A5U=r&i9v>|W1MmTBXyJdg|VbfII zR8=KwlAMIVxWq;mUrRO(rT`ko0g3NzU@{neu0^_RDXHXl8mZFUY z0z%0ds2dlkpKp5g^VkiN<_;T-KC54EriT|bHUydXJb-N6AT>@oFuHI|NrV{!;j-lD zF7}SrpN3eMvFs!Y3BgK)W&yn1K!{UQM7ZKR0U|y39gidQpc2l6J9g3cON`$Ev2*%j ziBUpucv|{^I`yj`@%)Q&RvT5~c+zCZR>Frhpeo@B(ZQ3PX%pH97-)F}?>k!^h1ucK{LA5G@|% z^v_NSZ(Ep^GzRpg{0xR-g3VL1eD!MZ5QyH}fnnF^vLvwEKS1mSG10_jNFy^cO7k#n zMmd)Y5LD35sO@0P)FFNS8-P_-#3i0Y7E5)-raFnaw#9ZAlHfK@G%x=j#o_buS&0II zA+UxoUwZ!?>r)1ZAaPt(m=Iu9ItxlU0m))#*2xM?Sz#?eAs<)*UqIv6gaQm}YYJGS zQ-EWAP+7GpvW8Q@jcveXyr!5nn*tv~I6S%rQ$Tqbc)?eAl%uDH4q^wdcWNBi955q0 zJGBn%4j3aGJGBn%@6_#x{Z86J`kl4IIz1fHO^|E1jyCzzUs!C4(-D9YpN5De#0JU0 zZtOJnU^sg?hNFiAIKVhyL4Kjysiy%VxUkw3gQJdx;%$&5))bP6Q(zHfAtjT_vTV2^ z66s`NQQ8Qn9n-2JjGDl_Pu{|Buc3HHd0QX5Z7PHS>dA!6O936U5Q!xR!0 z-yuYz1C^@3ZZEQ{ziohAKNXYFw|` z{|&Gm2S8>E>qJiD9sbGi(t;Z7(AOu zcH_6{dLC}5IFryu>%YVxd&BtqQ>WZnzGar>mACPYKio6Su!=tk4 zs4CYKst8=bd3(8(&FhF{%%iKSFo|TEOh~gf8#y@91=-wp;ZzM(Dxx8{SC|1TT4^G! zkSxp;$wfTGwf?dyS%B8e5Ehgcq!orm6qroH zKH{i3fstteRer#by1+a+Bjy4G-rGQBqx5F50v2eROnU_`urL(B{n!AI5D)_Z1OPH) zMKu5be|59UT)+}!r5Cbk^`&?sW@-a_wgsRB<+wyk4AXP@uC$oK(( z%n%jL0N^1QKP>B=y=SB^lD~$Yod5}6pb;Pyj?mqHrZ*VoS*(?%49)7XcEHuWtFJ3@ zHP)<;F>|qAyEaLpR~%=Grx6xkpSC>~i*Iiu{)>xmA0syvm8!eMHH+fD24>Irp@3z8 zhWG$r1ORAc0IuN-z2AP%yZzq1^6qZCIor-|k;}7N6s(mRi8pB?~Aa#E5Oy zi9|>Md|3EUN+5tOB~9@uwLs_}!-qi#0E8d1Cwwby5BsZ*s>QCA?5-Mqi`DS4ZQfXG zz;OrYYg8tFRN)0X|bf1mPRRE?G!8E}~2wFpJBf!X}?kb9&d;Mu_9c0{Df( z@Oi$ODSw5HHASmNPiLm8{nSJrU;1G5R!iBgOo$v+;ElS@y3f2!ec!Pwz!NvG9zSop zMiEUAy0*H?ru+Kqo#*bBa1zZsyJfK1&bzO>SL1#cen&tvvkaNyYt|q2Njs^vZ9!o# ziQWdHab6?`{|x(UeBy~;cOUzg@8d~zv5#n3a88~zfT_grk0lsEE>>_PjwXIx$5!-V zdSi0giY${=F#~j93rr?qDEV?mRzpwsm~4wkC_stC3=6G9Ob*nQTvdI3MeFeAV z#(Q>(ooaFs!O9>B_2`nwC>V@jdOKbWTEq!_91$Z>MG(F|XP?)uwd+n%KtM@mj7*dn z-SCNvJioSxtLPP@d94@1uc{T`lF}eVj~S={qnqalDK0#SA^N1}HHgtQC0$TYqfZ-e zX%P9h4_0=cj8{4Eu=?I_&3|gtxnrE%H^4@mK?5jwC4w;VJeTf#rcp^e=lfOaR>OrI@$%$^Odp)QJ04Mvb#2De52#H$=H0X2LY7HzaG$T9k_sUaY#{QEbfv4b> z2Igi}dk`GHDMc71B9s^7LQ`pVR{up)!wNw2k z0rmDAS2O^A0%lICwTKvy@DqJ46xOOc%gSAmUS$E&H!meC? zb|uf1ur=YDm^aSa@9%XPo!T~S1fN5G)gOFzwv#V>^B{rfoR`T#G6MyrZ#99V3#mLl zkp2$xTXuIn`pOMChTZ+Ity;@7=n6zsRe!2jIq%8hj7}co&1gUS*zCLQ%39ymD_**_ zm#Tc=xXm_i=Z zfO^ViFk>!^Ga4pkhy)E#5LGKdC3)Pfg%CT*h$V{}DP0=T#S@NI@^|8SCh%R510yg# z#$7%HBs}gp>eHIFZTdz|U90rJUq|!}8dnP}5O?e&B|}*imwX3~Bwcag;}HG}uecw+ zxa`1fGC=Xqu-zPJlLb92s){7$skZYNWJXmqp3Gd)zv5Z3I68#A5>Xk5C6MjVF2jc(Kabulq>IB5mXk&%NYHmBHLKjWzz+1}g(1 zxPej*TYueOXPurD=sr3`2x$NJaK5PYE`dXWh&i13quUGMaU$|pG!K#o8lBTCgyz~dSbZN)1-{Yo) zXzd2~7-i+jMK&e)s^Xq78H^GL)l=wR5|a-QI>%@`1;;^amyYJ)MI`hD*?n+dR{kQF5e!% zEZK8MbDNCF+6>}cVgb*+w_^-nummcP+_Kfqdo`{~m)ow!(zCq!1K}tgt8TC9-W;9XCDa{3UY`X^2ab73~$P828 zN}2ZcLnJY_Fw4w<@^epdBebas}hg`&Z z0zr9Rj)hTNu@>nEB#$IGK^r4%!Lfs01HaCnZG)@q+&Z;@qvhKfiu*enyec2}K6%Q@ z|EKt=%7CM2Lla&`2XPD{qR7abj?J8xG?5_n-!h~+SH}A+QGRX=2#0+>8uejz{k{Gg16D!d$I zFqzph3@Apo`4Lfb{D1hCbY*WF?JXuD0|N6cn6ZYt=bNRe=9qbe@)htuT~Bu|;-Kac zahR#Hru6?!?2tBcGccSN=B1~g`7Ojgh`by@QfNCK88)|ttjM3IruSKU7h8!i%mAu^ z;83|`uDU%ocZJcKo9VXNq$)T&;Gwl;(y$}+kj}99ldjV%Nygl&`EA5CBqO}u<_Ar2 zD-SXDs!Sq^PvkI&b$KZ#LMY7KtRyrj$&Td6`>pA)kDeXIpGWuEZ3k*jImA_t=}Wr( z;T!i4XRGzAiF^5;rthSAz_1i`bv9o5;+SBEhZD9Kdq>kV5g+r=+9PJaP=a2Rj}L4) zeL-Jc95L)oTS%Wesbz+zp1GvlN7HB?mjTP2Z_-Ro$&>oA(XUUBM30)G-e_l2o+lf91+M2&84*Ix!Jo{7m@n+D{KnYSBKEsb+VR`B4r*7 z@`$m+vKKN&W*n2%!|0duLgXi)=UMwIYAS7dc5DfWG5{jk?hIyVR==*sgsSY9KoaL= z{nxuybsfJ1laMe2#mbujQz?-#b2_Smq5XYf6~FmqKu}s{VgNH3mkjpib(Vi3P%y{d zkHYg`2&W$4fhiD|>@$vcRc61hEZoYhb(wzawx?_0o~+??!)_ha3a-aVrGHMN`F$I95ydx9~HVz@XFEal${LRP~^ z8eTvTw+#H!|8ThD%kC~FnF%?xhwPUZ*Uv^%6xVOxbkfX#`KK|6$B*1vL9)(cpRf@`OtPWL>&Apt(@qnlqWOSWoPUSE?zi8PZue;peE!9t^=6|Pa@F(lcHWRcC`q1I zIfi&RXvH5=>5|8t%eLGzO8Tz8X`*7|1}2eYFOFlmJLg39Kb6awm5zSmVH4+ZfoVk@ z{W+HlufFGWKMa*hqU&*znSoY_K!|Q;wzefIR*n_h%My1hLIAE4ck^y3w30Ow$L@;#oZ( z_*A#W=&Vt$eck7sjkcxUpg?T%HrAR5Nqx4Kk|&7~)K!psJDs6C1#(iTC)>6Ak&Z7E z%%&&ESBx@)s|)lLw6i41EO+%!Jrm6QWX@r-ppX$6l+-nzm(aqH@SkP|?OH}>-(RKD zd0d|bNFsHndFBz;dor=6#fJ@IVT)(S&)yD-W1Fv0H}7ZfS%U%s@PoFt;_v3Cn?g@j@{)3YFS@K(!TM2h^e|U%rnNG=ZquNvO%>L@k>m!U!-&TFRHw}PHmhe~0 z6NIMUfd}4}*4vdp(l^)Tk7MD?!-LDGT)+Coi%n%}yvOZ@M_pM#1Hu2d!I1iQ_ziuN zAH(|+^g9-F%m7MxzCYSDO`ZJu*{3!?OdZW6oQqv%#H6|Jpe5D2pK^s|U6hy~9_kRj zj)tF62M~nX;KX=I=WQe*W?jta;KM?+*4`#jjV)#tZ%z=Cl$%{8JEVNc&0y+JU3jj!a3q| z`>hsrBn0d;VkFDl1$3<u5_F~Q7M|Y+5BIKzPXu5fg=@Yi${uDFva2BF2#ppjUNYughSM<+u zBkoQvXy_>~WTf~(dkI3xqhtLXGlw*Pvb3)gZ~49fqrms3za`)FTa%;A=;rr*hMG}< zEd%4_?<9_ad5nGT{T@gWw+z>lsQ1G3%Ucsl&E)e%C)vUx@_-ZNL>Y^^uw`Un6Ihd9 zGH-+b=}VS*haG<@GAMW-LtiV!blUgnjng}>Z0)b_sIw6KKc8w-oy;>3!ibjq@4AFU z?DYk>Y~NhU-FO*vxqhQbPcD<|J1>)(dg$>=TY4Dr%zyyG?dN9EIy`<}jqwA<-u3H_Kk>qfzp}uvj3FcK z4dodBZS&LBbbb~GxIFpVUpfbg{vwxix_XTG)>1LqE9N;w5g|+WDCWaFna#5tFt~^A z8Y>}HI@z{UVK!5BknnQMkl0Ey(T5Fxol9YD(q_Jek@o<@cQd(R+~~>}k-D~oXGl0~ zBj(R52%j)rWpvF1Zzznc+}3i}>NV8(XES+rCY1VlX3!&R{ZuPt;kooxUQ*x3M~J_j z18>n|Q+O_`$Z!E+)0~-yviRFvL4YpYSy8PHz21F;Ro{18v+wH?yhaF&ScjR|)1-Q} zq3>z|H1(<-PqDMZx;aBCDm8va89IHMey)`qpRuK9m$Eq}T~iFwjMKCq%+mXv8*?mg zG|hYr`=hkW-c<6=8eMINRbkz916JskeJ+{VvYpOaAY+yXtutoA&1*CNo|R>m9t`eb z0zEh#t>qegW#`NmGchfp&$-t379UwF;Nw)si6=&m!;o8d1t{RCzFr%a7X#T58Jm)s;&)6ZI#zOSLJd`I>l7v*DHHPG z=zfFymo{`e?^ype!zyF<)$b*Z154CTJJWc#9TulUeI&jeNr6H)`_eX&+7L4!C1ugE z3cs{a6~-`o|5*ubBsBafXUubT?W`_0Wd0O}nf|*ohmQCY&cxmAMIt77fR6rtm*vMzqcN8x^p3&Ysxl^M7Y0@iR(be(AK9$N5PyN;LHuA&fDaKP z@sh6{;PkXkF5E%_fsNLPsx7)bLh4&KWew0bMb%+DmVuq%^@cuZkwXm8KSSqQ3Q;tZ zzbE~~rk}H0tgCYEyiL8-%-m?t3q7KOs+%B~Q2ajXQ4~Z|j8I6pbb-Y>9bkA7(6v=k z@?43IS{Etk4kJ1~Q6(*Fr%PybzPsIa9ee)tji+ms%YqM5BSH=|Ly1{%_)1{tMlR1gP~v@CoCWgCux8>xS!YqJ=(3}IFp1$vxRVVkT|3=a9$Y||z_!RPnp-)No z)(PQ}U(kk=#-MLYr^mE<{_LvN{nb_tfP`rq3NcK5=q?bp(x89ulq|~tN33l2 zsb%dt%p_4sb(+nvL!A9f@-*7YM2`)3U_FHVrM%vbA1sV&@NNG@ir*xE@5+4G$>ob% z>mGIkJLw$g*EexjwN zRy{8| z@h^r72K-L{kw%E9+%orX zXs=_@#Fm=Dqf!4$YMcxxUbcv>T*(^T0)rWrKoI3J_{ZO0ju^QD!~hj|uEq@lv>C{` zX@MbGi9ux`*SVWehD9h)(hR8Z#5iRjm%ZQkf7bq8iKOESxB>!1`O>73IAd=ag527} zn=AeA8Ut4VxEizwzGcS1ZjiKH*Rj7bF|rJ%T-qPyORWQ;V#l^+V#k%uRVZWR79gCL zhUS4o+?I#9TC{NyiuCm5Ri2R{GXQgG0+H>~XrqwG-!jM;GMG=?zwy87jPV1C3o<~U zkjsM%xdQkbq+cLp#1-R^u7D7Hdv;q!|Bd)@T;WfBRtW@uwmgQ0&j%0T;}0ab?-3J_%5hJz}L1M|HK4U^P&K0lOHo6($0 z7J$-jLk0%Xz+2zAdLpi9533MXK+Xt>dV)ieg z<6Pn)xdMC?4d*}ci2cBLrOhDDy%mQFk?w&5;g z+zb*FEd!wBGMK2_3@C)Q3xflJ;RkH^nq$N>AKSe>?c5WxLZM5l)y3r zG>T>*yM%$u6&6g2A(c$0CFB(1-nh;W)Lw)kIupN6KM-bh#&@&eRK+T zn#jz6VvZZl6znmPt_9wOMad=Jt2&C7@!*+(NCjs=CPqjJz@d!J5p1f+qmy|dADx4t zk4i`PCmx-F#UB!av2o6#06h>}cbO9n^g6uaqZZmqTh&a)?z`O*J8F;z00mxu!Gsr`xyY0tWd__I10l&UgE2Qc2-t`q%M6G(17|Thq${35$qb3O=A%GYK!d#t z$hnw-0qRD3MHZA#%YZa@w{$v22q_FqImy&8W(Gu7AcnJLV2oG9KHO9oD;mF%hN~9&wTvcq6_9$rDf(Bm?>D2QTSiZg1ZP=5!%YkZ zM7CT8k+hu0as?K5Xpg1MK+d8I)%&cMt3?W0`7?UjL>H)D2&jFeG9V_|y9~<308D5U zV6L#fGMZN3qx8CHQ8dxuJ2H=sD=pHm0m62d@=D+DSIa1CQIZf03^*vZ3?8w&Tf`vK zT+tRTqebd1ly^mwxNtUEw~X~>G%6-s5S7F;#*xVkUvLx&3J^Z+q#`GBEd&44Z~wmz zK6U_cMMHrHewQV_Hef}AzjJhbGFpG%mw08>yS*mdT+v?aM(MYV`-*5nY_6DI8Euzt z^4<$K8UmsUBKLlHHAONNDHVzgB(8A>HGc;G`;JOH@P?AMuDe`^ec~NIKKdPm`%;Vs z*SlKc!&WKUi+BL^n9H=UMvG5dJ^d>nAkM+$Uzcj&#a1gCzmZb+6S9s)23xxf10U^Q zsK2n46^((y{->AeTzkC@?cuN#gvf^DsEyQ07Q4R_6< z!xhx~IGMe|@-}ngN`JpQ? z@NSLr?G_*|?PeIob~BLKlo{eF*;p6+w=c-0x(X8(9EFf};P9!gG-Ls}+ie7IR>M$) z>TI=^4Lf%1!P_`6qeYiCAUS(0v{$Q5R9DHVth%#f37#r}8I4Mc3`BmpqxJy5s5(0q zJov~H!c=|_Z3XR~g131j2gjBL)1`i%=TB?3NG)MECU__V2}3I-?&5+6`)E4|04fj= z0{{d7Gebo-002*9R@8lfz-GiDOBy{h_nZ=~#6>9FxS;*rHX{^>9RzO790lZ#rjetl z{acv+02rAWqL~1&00T!x`_}Gh>bsJ!p`H^0@ymi082|{N-xvdmM60Y7-6TY$Vw)LY zU}V+@)>dlmwNtZEy1MR*n61`uI64+tYj~VuhBOU7mu#|z!zC0+li}elYpZKv*pre- z0UVlX1OWIO$btX>i~tqQ0l+<+-23nM-QDi(Tko&Cc6Z&{w!5$(CW z76T?gj8Th(?PaE63y2T%FvbK>B7P_W0Tq7&KtWejALMqh&bnPC+j^oVY--(Ex_eFQ zPJF`NtI;bfja_A@KJacQnx^-+x5}%xx{G{P%`S;=f7;=T5-n}PUxVNeq*rOG`T`Ps zC5Gkb>`d5C*tBA7ID8YH!Lgmi^qs;nz|XIVX|lV!WnCj-rBH*x?#gri?_Hh1Ak208~J$zcEZF9m^uI5l9L! zxR8s7yV@E)oiCnhk%WmRu*gI3A@;0TD=K+Scb#_*-Z0qM*LU|^)%M*#ctql9(nBS( zzPrk_WFNL)_Uh!alx1brT{2-RQX9BT;5fI-BawaxTFJ%sJ!uqp`wX+9o-As}I-mPh zi^LbLnrAhuZ-3Pl4MHhO$~6^DRDf`djF5r+=#qpJbB|Ng=`_XG)~Q8R)qd*C+I)>` z89g@or#m=`@;bj)NmthzCW(qDgF;5h?}^{fj6QDH#$m(OeU}#5(Gm95G%f8DWwz|! zi1a74Nq{*vF*!I3@QHMMX3edowS!gM<ovg=sW1}dvO4zs?x<*||6Wf+WWPwMe#cJv%Wm_&6 zs@Up$b2@P+1&p3-ZKMOq)6IYEyzo3qKG#hBFglq+NlVHSTz}+4{a!<(*N)!IIO~2N zW8xPx8}WPSD{`tglPNFt3k-U2&R_gl*+{Al(M~hxP9o9#3>_36pqI_7;*tE0G!4 z0`cjl10Nh7+tpr*xr@hzRI2#D>yXKvmOkzY`HWu3Yn)`*UR|)BI6)2K~%yIR+(Q_c&P@Ak-ON`CP5Uo%6+48A{ znntea1Kuvf+degQ>e8iUY%pm_ux_Jp=1XARDNcX%nSQ1pvi(gShB2>| zyezr{^k^vt3PG}h;N?f=hqrQNs%4lb|ReZ32-ZwsR_P%sW8 z!GK616MBh8IFokEp)6l@Z-eMW=~Wbv8P40saW-MOHl8iE&Re$q`q9_cL|>C^%M%dQ zzPg4Bb*9~V0_yl#90s#UVKT% zg!@d>34xj8SK5nQOrQQ1)5TW(s%OZv48y`=GgdOzu38mIZAP=PkW9)EOGTG+WUQ4r*X?O3H3UF=$6In)+Xw&W ze4C!k0YV{Cwz572>gG5EX`bYe)S2ygB8co48li1gCke-hd{Zu?ip=iiWu)Xl=8P`#Eu80$>eyCeX)V*VS?{4nr z54FS+wPlEg3{%EG&h}tg=qCDPxr*DQb0CkTSTRk>qRfA=l2FJ$w zk^5E9_oqu5_!^R4W(GyR>e^j_%N|1W>3(@_N=M*GiZJrY;%0iDJ6NjV`T-zD;jh-3WJL`I2KT>r9Il$82cFpZMY-+}TASPw& zymv)Djk*lR7S_V~zRH+jSQl{YHZ)|OufF{aKs{*_UA9^3-awo0$iybC*_E@Udk0CJ zz3CdCYd8*BnvGA!E0hM-=jxWIWlx+k1;QC5uI-E%D^U;JNhAXE%%tc3s|+Pkh66x% zIvsi!qb!&E5-DI@yT(i7WoxezXZ`1OACH~cEI6;aLM6wRlab=xuz7Q*KZJRerx`LM zPd#`CoXla@dAMunJpPZ-xU&-VxsRPuy#Ato<%O%wz|oDtPlCsnK7XRegH^>Zl`tns z01{=+w?seH$f(@FOPACFO7`N~x{<#xTML|Kb1@DXI32aN*tVN}-tLRo^~bLT%=+xUG5LgZ=y1L2%Sk^IQJF7& zW_5fNZ@%T*t&mAuo=THwNWpi>9@Di{Y{I$WRNkv#G4$CfuA4xBe}EUoDWWr5l`FqxOBq{ zN2^rd?%rCz9B$d<3M2_Mt!HM=90f6SNdtns_-v&A`?jhZdRSK;KxbcjV&_^Pif_>E zPU$~X)9GXW{-{blm}G#{Hr3oyk@`Il+Gi`%H2bGo(7eBliTuI*M)a`9R^}Qfq=YC# zCO>U8{^w4fGvPoC8T`Xr`H}JMnVkA}hT4A4l-lnMJUt`Ow+`ALN`*SsNAU8+yx+89 zEk{8{dA>5Y7w2~XKnoY60p(HViVD7vaT1*w3qR^*u*Ma+qM%TxGgV2mGg$dk7(m&4 z_bOK=6mdhszSJ|Qdqx>gXOhq5zD#|51m?ns^IdXOCM-)gg{+-RD_^c%K1O8*su@z; z2}~&;?J$Jmlb%uQe=3rYahsoI5A?y;xl%8Xk#F1#ua`L7LP()uNc{`{*{YE_ck-MN2WZGJsH5@i8ISwK2*15kZM!pu`kkTBwxYX2N=Psx zXA$Cha7No!0sYrU?9P~Htc^L-2*M%Ws9P&9(PBrvfgd{=-LDO!*qix>vk@9Y%p5b| z5skR z=uZ}NaE!SRhng5>Hyl+Z6{)Rv(+Lv{NaTc_soFco&$>8HGTaWVKW2taHKmAIVr8*5 zwIbBV<+9yn2F$9N+(OQ_Mjrb+*Y)cboIh@#o8?29#oUEMMvsNg+yol6f}GJ^X%<9S zjwEjjrW$0>kv{ibq3Nc-@B7yN;pH4olvnr#aij|(*TllQMVgf%d)0xijDX}-ZB|)8Nb6>68@wyU{?J#HJw5;TM5fj->a+6-OOj7*7d;g)j!mT~1S0F|k2d(TR6Di;; z0)e#-=W?R7IKzIT=3Nb{U5xz?UKOuigL~$*d+qhF8PEBrPqHZ<7X_4nP4BhlG`fJn zjBjx{dLc9VrKK@nA*e@6BV~o9UJ@$+fD=Az?CI@!7~nt^B143#M=T{--L@Hy$4lIz z_IAfT4l!tz;7DeHo>-z;`e#&x2kzXitbN-xT)dGR?EL~=Pc3h#8R;gB5>NaJMZ*mE zsi$lSq|U4NA&XD`i3u`f0wE{a8A#hK{6YJ4UgIVcGA#9oTn$ry?WnEhs|3@LX>##T-yu_{z#<0vT>MG)!Bq8J>oGA*rziF5y&v*Il|(?kRlGE9;7 z>6@fxYd+IYVMUTxp3aF*bh2=?75_q6Q&CIW0#xDTsmn(BA^>VU~R0%6e==hV&8~aEJ^VO+V4cpnLpa2Yl5_qH5%yB6} z^0wqlj09B6)<8s?meZ<f~u9!4KTmvQM` z>##CM17~x#%yiLXxF&!TLs;fH!nEF{Ys1DyE$`A9Nf{bLWD`jl`g$~FF>Vssj_mz*?Ek#fbx7pWLJLl4)+s=x8AovX}8fwLlPO5P#E(pZFf%RwFY zO*N9mB8g@5ALcS{owjJ>J&s1Iol%3FaPC}So zG2@V$Ae|M3dP?N?6zF(8g*{%U5aV_yN57Xs{`;&lh~HUZ{�Ej^nQ8$A*Ozw?ne? zN1n7BXGLm75M=gt_olK;i(@`Dh^s|dJ3Lc`;>n$JYq#_akN zlpBGw4lYPdziD}C2ygTdID?4j$07u{>4T^IP;CrPj!JlUaiTaxp^3$_LL6cyHv{D0$^jH?h|vH=%)Ki*&)8cI$T|oV;50l zbQm%!2pKXy+D1*4gbx)*9ql7hEJ+9+Ez6|bH+q@!d{5rW!Zp_oD5*!usbUsu(HTyJ zOp)w&BW(S`O*R3ZjuRm5X#2*VZB6T63)INFYHLpV|GjEX7X*aJRQYM)P}WPBbcM_c zIIA+GDKs%^lPR>~F04fKmAfWp9a-9_IRtWT$Tg=U64pJ;)GRlH0Dm`-qiNe8Z=9LR z0<|$*x3q~yT*$%JT?3D@Aj<|pzt}>vY6PcRGkt1eUCk-^?qHtZYXhw%%ci31TV1^ zN7K%Mg=$|#w7jnOWqWE|UCCO+O-ZT@8FB2s6yojzqfBhwrlj>oMOoQASOClxE+`aK zR7|ffCl<_^iAxO1(cBqXIJ@eRUv(ibeLwZloBTRvMElmrJ2sfktkPsv_sULVyYR2S zic<|_K=3!G{#je9t7+Bs{?bvz#IwgH(TRTK@BCM*F@0Cg+7h^dv*mxL9m4k+MJ$$; z(xwsxLqhQYfhwDHOUTw+A|t*cWTcI$x)L^%744f@(s=zk`@kig@#+7)Mv8UH4|?rU zMK;QFpTiC%j{=TCPSuk`x(4VXeBsX4Oa}$vv{fUzcC#XAo!lo5a@u(F(z|r+#`S0po||IdpFsWEBzuh+GZnh)ElPpd>=Xr~}O! z$!2Y`qGW-+;YkU18mCAp8@pC;bW|CDq};$$Q^ zI=7gbCG(8DTQ*52|1~hO7#nl}#?zWimhKv;qM+WJtcDl@Dsldd?+L@W3i1`4R7(GfS*4p4 zoR||K9MF)VW~Nl+bc___>1GP@bVG$hJ0IP(e+Tsl+4BsA^gL4`{hkSMe$R+7Kjub| zQ7d4@9NdwR!dev~?{DlHDOYGCUJhS8wCv*=sGYcYZx!W2${|ApId-P7hY}NXM#27P zCPj3-mhZ!f6d^-;i3T`>b|2zvYdL58i8>Zr5-2eVaa6)-$Yb~fz%a;=G!{xLlt~2J zhAxg7h3Qgjyk~!DW;MQ>R;IW}59H;Y(`o7dV;IvDmykQEuq{d&j*Pyf0z_SA*4~-g zmqpbuHEoWgHU7_oIVJ?@L#B@)aDib!upul`vM{o$?tuXz6`Hok$+ju7@h$6KZCkHR z7yMOmsisX&SBsZ+&2IWkQ@%rPI^9VJ$eWUm2e7f0T=yu2t!3FNZbQ88_<1|#g0Xlb zgrFh%%dIWwxt^y>`-7Jh$xbg?eDxny-Is!4PD)!*?c23Cro`Gbavk!>kVQ_kGf?Y< zuheJ=9Fd08kT})&iTFoAV?1w7I`M1}?Y+bU90NOz;>lhvt1ZTdt*vKi>Im`-FV|p= z8XLfCon?f;5Ej9?U@B6S=`E{`k3l2pRv29IXZWi|@EbHYfH*bW@VEio(76Et?IRgo zW!0rbU~W&yuns9IOs=w>IiOXiA;v8kd1Oe)GgpiX0y*P>1(D$b9I81Hei-H=&O>G+ z18ow{ZQ4Y4I&A9WxTt?>ag-+7qaYb%Z~#Yjj+?X@LMA{N)#?&CtX>xtMFzy=ks6lP z^mN@uT??)={uWTpQ3}TXVV``zu-crQ}W8TFQ?sa zr|$ak=8#xJqj34@+QtGb~o5DJNv{7|%GmXcR;)&BIUruzK-)ZKNHjv%K=Ju21*z z+GyD9sYbXmQhgh%ZdY5URYB2T8zT_7A!Xn8Or(peX{xNW@5&PvR#H9cH6N`Po%f~7 z62Z=&=pSa*2|zXT{{$UHU<@~Y0jDgOMf>nG*oc;At3|1Z}g&YC<7@0z3`Bd|JT z)Ouz$0z)QwIw=!8og}JHXDe!on`b6UPZ^5R(+r^J=~Gd8It!F~nToHG0F1J-Y(d_9 zRUw)ZwtO5c08O652^y?Y4TPT+<&n$jTt-lGLS|6;bRm>GofOKP&XGVqohFb^XDfCA zlsZGOea--YoSmtFJe>)kI(GpZ;hmk3Rg zX<6^6AxyKi31rn`H@(cKA}Y~t2v;Zk*eb#wZ6-lxs&Ya@ReU;t%AL+t<)<^08=q&W z(({b@_H<$ic}68CWK`R9hNAU_; zu-s;O#)A1WC!n+n7P09N-y4Do00Tv+ZEm>Ql*uY0JJF~3DKSpBT+l~^M?z)^a_I~N z^K_;O?>ZwAadc)x`kkS6e<6<`90?i3_MNE+Idmon@^wZ;`8+ev{y|s<6?nliMA8$P zBGS{0G|23Fft?QjKjYM>{tDGkvsMTb{Q5~yb1z>NXPKq^s7uMNPxNpm<;;Zfgn@Fv zJj)C?CBB5eebh-9GPEZKjPrC?4S_Nib;%OgHWo z%Jln=fEfe?{s?e#<`C^W!KswfnN`fn9D$-%RcKQtOA4qAqqc=km2&4+Z73MLp3z4L zDkpAa4sZy?|L17Rk0ApUIXY9te4Po!JDm}fICN%8`Z_~1drF8h4oYz+WJ#E3Br#5L z;(neaF`l8|egTqxo=YudQ+HXrnIx<`S8ecHIwC!7`+C~`cDV%-=UZFMbDSg~=4{oZ zNjR%@`)Sy=lFOo^iSXkI7)u+%aT=_03x=R`;xPN85iG=(-XsuYiXJDCHGiHU!^X*X zLWytBNE>(q?0+F6)5gkqLIiPWbJAcKK2OM#Fr5*{IE;hw^D>F&842#0GA!sbnOJv} zINM0Ij)XCNk>R#&`rEcsiUGQ{DLl7P!e-7A6AHzFsReL?w8_P(p>TG|S_A?Q)?}oY zQqZM-O3D|JEA-}JuoEbJArX`mw>Pr}xjfsq`?kdrLvi%%OiUU`fS=Bru>?c(ks;&4 zJca_}bOIjFGa$xiD!88nAV1GA4Gee%8%_}Y4(|*jbpAXUar@^pB0tamZLHz|gbX89 zi4la`GAb-pn7|mke0GS~&ngDg(Oq8j4O`J!;XBN>?X66^gId+gtJC6VpaD;&H99 zW?S*n(f7t4snjLCX&GOdo6JyvzyoFgAOZk1GXQ3G2Yc^(x6bc7@7vD3Znk^v*4?_Y zt*z_YEo=8~uS?ol36>uSiYSX=Ga2ejSDc_po3vT>>sdbKx4`5}@zH0`um%OrT7FYJOk-W1vBuBk?RlfcI`1tOj z%S^=~0z1^P3nSxJyv6$pYeOO%ajU-SsD?NY;D_Am68R8V3~j=b%a&3FnXlNhv4y;= z>s^?gpW>rQo9PhUXC6E58!)zIl64I$eBGoLit%;ejkhvz<*MQ9=C(HJ4gdRD+1l7= zGh%7s-B;`m!SlZ1*OZ+EgB=p?EL+vL{b}D@$jJy;j3QUA5G;IOHg?U_$LLGUHpVNj zZFvTQO@~ZBOA864J&2hjYrX}RDGs4;mc&)6H@`>>h=0>h3fKtda#+~f*H&2Z*80Y; zTCLg6{x>%AAMRW3o3i8V(e`ZLRbUV4x|6aEiovy^ec+05Oo)n68ySX)3%?HEW(&$+TT1({=3k?OgrNWk1U148iU)Rg1 zTcE_Pvis^Tf4WXcUmI5U9gQDmSK_^p=;PH8iS@;%LUqRx%u?@>K_$jIJF9xZ&qd&1 zJhAifCfE&UnBPj;$aP0^jLSY^iVPb$Nrke`XLfqo4Kw)}>v}G?o&5}h6>^h? z)9zKge;s$a_AtmHqs`K3`<{PaE%WV*yVBN96mZ!1E4fD`28LQI;ks6E;Y84RkO&`G9I!O7Cy<0hq@x$AeZYd`j+L1^S zW4RcNMPfqEzkEJCTA)^9JhKBaEEJ50Gr{ScZ^ND3@h^R)xfMdff(j#~h=Rb5(v1zY z^^k^hMb%)Z#wve<86O8BqGnvXsBMB0b`elZN^O7zwvJPP zaC6K6=;nzhhy2VRIiDWjm^_<6n$=H7-c^ND4n2Y$4`C_sEKj1h{tLM=HB`rT$Ta(; z8qhqgb@Pww@5&!_1QS1JVU?tBtghkG6fy&(+S|}sxp__8XvhL3^JEpaOYyRXsSS{U zBtqGq9Y|jz)r6%HYuD0<81?J+G!j$Qgl^tLJ%vOKU!1nlCF4b!L|y%YuZfqXl>x2-rhXl_o{zq_6*%L5owKI!y$F|R5~4{gv%t7b@+=Cv zt`LAl*s4qP5Dz4e8f)kIIQG7VtzlRrW;aOGqRd?UVRmyJ$Q+mB!yY`G?4{G|aacTgKa_F3BXNi*kwRVjW_P8Y=!x zyVqF`(XKCrv0t?KY;Xw-46{dTw0^CJ?YnJYm2s$yAVXOAh?QxB!S;x{Y*#(B&B@rh zt+cDDW0R^(f}8D2c@v@^JLpnp@~PLN&inZ<3mM6}dae(6g`k%?dS?b?6a4Hrpoeis zO${S;jkhhJa;XL7tdwe}pMyU)l9=voz|lBj2dh%Tua+U-<7yuf5R^$VT0a0((fjE=+`DV)z$QG)t;48g25=Z-mITrM(8G-Pw1zm zr}-ut1&S#qi4KX{q5syVuFimphXFj#4(%q0G}iAGfc*V-FAJF+>z37slM*P99a5m! zLx6cNJ)hXOh(jh_s8EjPjyAgdRpWV8AIosmim}tFCf^R##~LDTt@fK)Gi4dit&kmK zP8xL!eG`6#pFty=p!Zn2R!28E$OH&mut7yN^deiAMT#5*E=roZ;jwFP>#vOm#4=|KNhL^at60*?J%E?Qt5=V699^aI|c~O>GT`s_+2ucnN zQMHnKwSC>1R+Oj6o0TFjNluvc#WI~Kn>?4N@m?i01;qlt#Em>uyvdav*j^YFmwd#0 zCG`^#mDJZ4%0^R^zMV~~3x&!IRqQ?>(H3?i) zw@ZiYLrDqpq?b5FA8d(%xr^~*X;0!CWgj+TfS5bSUb_ni+_5(94&*4P3k`k9EPETc z#kYIQm_VbHWmBV2zf3uB|J! zELJF}bq`^Muv5+-WhnhS)1SN@wTm*s13=YOW}oc7V>zBnApz~w7V(RD|J15yz3pEV z6_tPs&kuVhM3DT~U$-u&ZSbm|Xa&$-O76F?;}N}vNI;)%1* zW6Ip_jhbM!%t2Xx5o~4Oc{NVfRVwS%XK4$OPfybf>9&H4U@hhE*l{VuvPrf(M(aBY zotU<7ZZb%|9pLQFm+#KD=9m%=KszgH@dM-F@`yXQ$t4euA>w9 zP~@N03ld-?L#iwVdJ7uKNrW|syZ^_NnDSv9ZC!KhXI=s=d-R~u+Syic=<*{(BK9_- z@){sQXe(qY{k&0dyrQE#i`VOXXC0pBvp7fl&afz5#9J&7J6~zoLF$esV_rW$fMwza zkoB-GT*w){QnMoqo57Wx10W1m2x_kLY=)P zo9zUjKrV%LmSadd;>e{?ha9^*5_vmI5BHDXk3{S)xY*50gHE23#L694U1-1kUu|dU zq4{--*yYl(`w+BIeglO{Rfq-jIup$1d2lcg6&(UW(iGxO$nNTZRNuWm5WMbY0O zRPd#gMnJahkfy9AGk8PU)wpR*PxijvT#<)ab(-2W{a#Y9Ej4HYc&@fjqoSuHP2)4W zEwL-Z%7P5cB)s&<^8LC;bv{x9nz#G%)M&YAC@312Jy`4z**3Rc*9vSr>nm#-7` zvDe0C`~_W`W;wV24ZBs>@F3TEb{-we_txOcf8I1ha271-v-F31RBES)X6gi5EuE^i zR!^f;aX#x;m(#8N)Pb$_$hNjJ>ct$Bn47gEmtlXJES8xpQ(OywpgmaN<U5dJ9qe>PFGD~l zZ@uSHyhKX-I*dS5eu>6`(O(^>uOq{d39RjA?0PP|&}oysF>(;ImB&dftZQ7lI1YS# zG<827wzE+y(b*p{oq5fY*uQ@fs1x6_lJkxRm{1? z8KO*Qdogh}wrxo0(?hd{$(AJ4AyzxWUzrHBq1*ovq1q1KzGRH6H5&V9T6R*=X`ZQy zaes(3RWaaCXgJvfvt2ZME{KlF6l{y7^p-1;rMrnJavrr6Z${m-zQbGp*~fuvP0bD^ zI+Qi*HKA&~9o1;FBjI%;7Fx3rfVCa%qW#FVDkaPmXa-h7gC~SkI_;^4Bxi`bMn=#R5-p~E(S;Ut@S)Lb%3A7*Ya&TDPjmt zX5xucMq^K!ua=B)-(lI6(Vm><5+6ER?sRaYD>v`CTE4gwlAd8TO*#+l{QhB8}|tgWsh!r)>ohMc>Dd+oFJ#Iso62Krm?1-rWdiY zro*O=Zs|AwiiKH5r*Q-*`fz^eqLQyY_6!*boOyp3`A}|$SW{-`LKfA_XehZX>P_=8)f^ri~_^5>hR#E3X{h~;H;|3R8y^AG^cn?^=i+w~n*hAH=OwWe)f zOzVZKX3sCvOH~#W{pY!J@{MEjp;hd2oGd7#U`%}yns~%rx_KXFjhcJr>1~w9dScE4 z+0r4Kni^uG^&J6Vy@pb#8SQ>xwqy`xna7$c>@KfMLWj%C(%uNgiyY0Dhtn{?<-Tcv z)(pe9-ihp~C~3fp*kNQlUdTsiKO5*|kMfY^33f;$b8iZ1bXDllArq%5ro^d=8CU-X zO!U{baM*n4uluEjpH4TOzfhD(P7wb%Gdl3%ZI5>B?y$5J{V3l(#nLx!-s|wITG-`r z!$^RSb~1VE<=;r9p=9=tS3C)NLeg-7c1rBza64)mC^np@7!0SiM)9GR7>?(W(NH}M z`fzG@nDz|1>8~kVThnB;UdecwCT?i|nq!*uA`sXu)YPCsAh2oLnRFhT4w@C&Wgn^o z`npZbPVZ{i8?4td4yGB{S-qy1=C!^{HFGxe(6MJL<{Ivpuex&hYLItyy3EjB$i|K~ zVQzOa-KNh3d&g=Q28G2AIw$YHC%YDcT_|9WomGPzJ9%Sul$| zBaGiIwP3c#MH!$bK}jeukIE-Qb)_+%rea4;FAg5i&QAaHscu)|XY;D3$jlt&!%0*8 zpL3A7rQE2=ZQ5YXyk}+YGxwZyivG?yiyAhaeAHCz%>LD(DT>*nJyEb$5@){zT_*AD zbB@O?m9l<`0~|Z?5(U|C0tmvzZdc&@TLc(tys`sKmN2ZEg1fiu+l#G;JH&1~gdzw1 za`x#D7G&zeaJLK)9Ot&kV6mJZQx`*Zi&%^~XqFRWDq=J$#2jPPVtwz%LQ9$jGPZIp zi(3E&*Y>)E{BpZR?zs!Y$GD8sIU$z|=#Lj!puyez!62v1RP3baPM4|PfrZnr_u?G} zsaT=0|MU>Hxo^Rzo{X+(zSAZN4Z@57X4p6MqhE{+|MftYsHU=_s;9Cm>#D4&=d5{c zJqI%eJCKS@#SM4DZ6UxAi-)O;$ts%4Uj%7z;)lXT`li7ubBGk}f$8_KeNthR9GQKt z(z`u3u}lTdB1FWWILIP&$d0N;mk%0{0!zmXvKU`?>5H)r@}`%v82>|W2i5JhG)zVQT>|qt_(ig*Yl!&(c#Y=|`Ny2TA z$-c!}I%1r$qb?maL<_e=EW8(7I%290$?4d+b3C_8ElyaI$mbjnh5+G!g1GNU@L&aK zzAjk!4kT%%Lk2F!3y6r6I5dVKll9V+LnvuVN9nLxdwjFZj!K#d~J^f=4Fc<2QW4I#}Z*QuZ z+yHE`cR1w@KY_v0Av??SO-DJR#F;$J4sB!zHS6uE0-hb#iWd%zIEXc!Xys618loXP zEXQ+*O2K`Js4E>%19t=&J3+r}>C|wBNY97{1s3!&4<%w%VuqxUDRu5{;`)O(Cr0{> zdNt}p?&DG-STJR(B74o~kO|}3w7BYyn{@}{bQVgJI*Ts1Xec zp5s~9rGgrzBXnpO$mqo!hoL=*s(l?u3!!!u`yBxWFP(LN(6!JaRVf__mAxI)Xs;t` z+Mz0a9g>!js_Wd5as~t%Omn+^XOc2RHA_byb~XG*M!-r$*4~aFu(TsqP~hMwF-X>k zhHr>q4bhMt7JN1nJ5Cq7sUvx(M}xXe_aF4F`SCZ!S-B!%*%n-~#DUDUARNpL4uNkX zJI_^qzP?W7uOQ|Yogx7c%ChU~i!r3mkTbq*fp(N>zy^0ls7l*6D3AnE*W7`PskMSr zRi{zLp0Xq}#76B$1iMf&95Xu&6G|TvQ#2$@#sWk`JJ8C+%1N7243HrlyE_u*B>ii~ z_g`ghIRN+nBR{PjVP0Lsy~zo3K}BLQK7}mrW|tmgZ@l2SbY|z71eOj2?J!HR|3fJ8 zQ1nWeb>vL5juFeG5>`5~L>V{!dRq)iccI9$fE#cheVJ0+9vA9>V_!%9v^{?`l4yvB zh#zKQu%aQTcw^eQ&l<`)WJXpUpIkUXT=xD6cpZJ07M=4!kg>bjiSIycM3e5p=vmvGMX%!A;}gV>)6HQi2_jG@xG^ zZ|WliB4kL%E{*_g!51V+2@{Kcih ziAk~@QnG@(Mp(|ahGF5w5ILio-*a2#6$%k{B!$~UfS^z8`i@&dulm;>9Rz(}!6&uQ zj<-Qn4F(YpgJdqELk$+{6rC)LE1y znji_FYtKd+)D0D^fTcqsT%{w75Y3MD?M;JIN_lCCCYKHjreh6EwKN3NMTSUoc8{${ z@ImkzqQvvc0#54)b4Zv0cjVG`O=iE(jz-hJ>)ZGGf4Y`mD{kMN-@Ht9@1CUpgs7{m ztE#Dc^{qd9$dHDK`st9>UBS0uS$$i=!k*#~>RsuttK0YJ-QQ--UAjjqXsqorhZt63 zXN>XE_=985qADE_{Ea8hx~Rs#+4q?@fLTQ69ZeLjm2z9QC|D&;V2>+UwxoIbeNL@j zD8aKiqvBNopna|iG`jVgiv6!bKC)Qp*;=3nVTX*GU0>;Fb?qScpXWY>3A~)&2eYoU)7|fv>ab0;(&L(2-G_uoySE)`~(3!?;T?#^6N;Pe5ut zVQWun{;_Z+QE)~6oP-fih_x@qx#3gMMb?OQgqw$Va)+9m9-GiDaaGJ4+XzQ$j zU(-ne=kcAWQ4XnY&0<-&JMDs$rf#?EcOtOR(|qDCgKfRa!s@!gu7!HjAeFZrX!OXvsq+1LKp3ZL%+`XMLyV}ic7kt?w_Hv zopz46RDalut-Nc_mC2uWr=nDBbzS!;NXGtVrzqr6Xxb%G*QS4+3b;+^X5v4FYD#e65j)SO1p4uWb?J2`6iUVj1 z3z#+=*Hbh!CLt5s(E+{i5*?O9X4Y!R~bh7XC4_-(2u*a1Ua@1O-U2^Xz8v7J>&)YAPKN{EZj2C`Tso za_rVzy*i)xYxfr0j{ap-A?*nJ%!?Vbprgi4@KZ2t6&vJ-hx4Nl&K*;;6Af87roARX zU?2>~LCQAECjgpO4V?ML?J=`9S6riePTG+bn4zN6I_l}vr$MT>Ozih(9Z4S1bX!nZ zWsAt#tX1LKwuW(WQHK^9bUE#(PgT1CfYKoYm+>aWrkjW^Nl4pfff84$YN;VIk-`el z4KHqtX+mtTeoY#>D|!i1Q|`n%GZUifG+;hSrH2(*d(s*GzyKxzEKjzXS(yaXZ<3ti`V7M= z{G$qNa2;F9pcHPn$y$Sb;cnIuO$dIS-1*B^U8`QpEb6}Oa(BW?$A}f#b>vG85#XE9 zS!4vibQ1`hL^p^DdZ0&BU&A??rdqTRY3uD0MtVD@z-C9u*=|q8>{Ho}R1(223A4`R z#+Webh+`K=hPq(jLWw9W9k&2vJjX6aBmiGPpuf0a;6f58Q92Wg(RcwX2t}G`Q6L&p zA1AWF`enSY$U$8w+S|#tj@?Ddd@v!3Vg$E`GpQ;kpkz><3^%nJS?U!qY8k zl>EkcQ@cZ|1HXmqGWW)_r-;vAwhNYALfjA`7wU#%dPin^C|{8Ur6ag|JYX(lCC4BP z2K`2%0q)byDz2|I!TS9s+Jme#zUiQ}5D)_Z0{}BaL@)pVZ)IncH-G~Xhy>n7_wH|Z zG;TG}V%aZH8`3UpNg{s~lHFv5+punImlW^6;P?T6%n%{X0H7Tdf0)(Ry3goe*yljk z#|*+VG)=by1$^yOq65q{;H`B_?(WlCRSh1aZB8YlA(7fzPSK^U(Y;GN$B2kCtC|*z ziVxkJNaEtsmNsMY_)(g#ZZo0s#O436w8MS;Ai+ zfv}Z86o3)}Cjnd9uFC4m@B6ERzFt?;X=kpk_^-d3*@5si>U6(;rD%nXg_WP4`cDDh zHl=ON?Oydgq_Tlo2jYo>-&A~j5-}74eBGT3Te}=(YPRR*TnXB@X5s7Fy9s_TeWlH_ zDO}a#R!wXW_tcjC_$BZ?gLr~MZCC1^EjF_o3VO#B9mbW%qb;YgKx7ELm^`z0(Jmo1# z#<$zmwq1`jsqs^}+PAq{Q?zgho-;=bjY4DYjC=4)WmT9WOBqF+)p9EQxWKUo3&^h+ zU5EOt*DfsUtSdEb%36i*E#<|g?rJ$|ClI6MJBnj~#)H09>f5`fXXdsb1M-q>;*Es0 z42$H-M<|V$beL^^BF~jJuiD=>Bxf*iR0$lxJYc7{Jz0Qtb!6+t?Fh2|3+poeo0Uq* zEn5k)J&p*P@>tsvnMgOw#-xiZ$2#fR?Pzk>iuoviK2&pT;JX=k-<_r%`jA zh8WwUf9TiaA_Aa`teAwe|!SG?M<;@$rGyJ?_rVD5Y*Ye)?uqt;c9iqz*(2gb#U z5{N^=t(N-7$3`+fy`5dG<3{J+Lz#7u$KCUs9&>-2t3qq&-oo815{$>r>@A-olX00_ zcPDeU2hN(g#Yh|8u+35A*Y;&`eO*fTM$4li7-3GVcOi^hG+uKL-%Gz)iyzc?-__G% zTkd(-BbCSIQ~X(g6px>ptvaXgObfujAv#X9hG3&IPc!uyAYL+;V59x6YztPkHWvGp zWes4Say}UbLkN9K#lt`Zs`l>MXy=}#OvyHYw{}lH*iwL%1xppTmu@GNrx)_%f$;*PAPm2ji~-o7O}xn)WFp}w7Vrp^M!aY>=6HV5*L#Bc;z zO0whIxjpUe9q!AI-+mqnxwh+jf~Tu>^8Yq%O`6|DDbHp8$wDXIl(COw%Pv)h-^U`1 zx{Fu5v;p$pU;XUx{wwe#YG(E9eqTO8J)SV+a+U2#IwA{a<=?X7_V7o_+>xOWGSPDmU(y? zVWeAS`CUI1%?tLDD~8I*mcV2K4P71)+SK~oh(Vt9X#wr4&Xrmko)!v`IY1XlKvq`% zpBbWz;M~Fu&^j^Y2^pO z2&O{fhYmVFE}3kEmdK+RsNHR&kh3G{ha41~Poh$q$#{K^vJLKiF>@hz9$z{yU3J2Y zl+4}|Jj?*w*^5q(z1VIT`!ZM-Di%(oal1_3@nkQ7$&0rD$sgAkuIWbk7E9~WCQtR^ zD^35#uPX?RG2<(w_G^!;gEI;uxyrWcY#ZWKom&?Rb;yc+f9m_;@$(kKRhFIF$4prV zumrj`fvUdbVgGKBxCDp$XFGMf!#*qf^k3?|I6iZYQNsTm)~dGzKC_SL^c^lN<&RjL zhH+(GURIHK@n|{Vd6~17*esE`+PanPyQcWHcD9%j|7u~$XXq8lg3I4s!^aR6dn58j zjhC7s>nbdcA~yrMR{_Yq~ zL8;ms5E&46z*3kcq3Q5|@pP_3G>TRZVt{ za<+I94WH~SF~zW~_9BvNx^51s@YhVjX>MvD-#k7W61%cXYVp?XQe_` zD#Ez>V7`FTnq|`pzw+%FRrzpTcwTlb&&G*gn6p^RmY^I<2QYQR2TTN0RCYJYsFbS5 z5e_RIt_gE*^>ioA62tQAxb$}~*h0_q-zO-iIYFGXw2D>$gxcJS=)m|pWkz< zY|n*zq&!*i<(hlGbF|(9Gm>SF2G@;C^w_RSy@=u{@JhVOxU#@dE4|-0(p=* z{;t@&y2CxI?-aQJOws6#zqe23DxOX!##b7m?ps_QF%eDq-Hw&so_E?qHj-UiF}-4t zvjk)CW@vrg>x4L#fB`C+A7XPP7E**DD zFtfH<_gNX`yi|qh+swx_8cbbTbu|+B)TtgnoxqQ@yl?uFyB(&uQ-Nx;5i}?Xp1G5d zsWp*iP1)Oddz=JgvFQ_$YZ>>C&0Ji4_M*nioo_jIDAVSSVXmWbL8kVXdDDm7v1|CU zmbNN83I|}9&l15?26Kk$6U9SETR?)Seg0d1spLS)*RU;2AR~H~0-Fz1z(ONmG;C8z zF7bm0XU8H59uP(c!v~N_ClB^Yx>u$o5aX4Cj}+5iol#dXw_m!p{;w~^)23>vEdKwk ziy}AZw>FtM%!!LcDJV=VR+{oPxXpAz+|=%@%inkOm_~Z)=HaK(`a7q`_%aq&m45KM zpFwYw`l&heeW;NS)p42$mjSrFhVUp`5)`J) z>V-LxAmW$5^i|BL{$$z)E2-bsr;?i#rEBMrI5K0j=s2RW zrdY?qA6Tn6D9`(2SEz?@Q9qEW!FGlrKaynI8>@9xdV{T8*@0Xr_q|h6D$e06b_|DxnIa zO&o}ZA&L=!zA;7>Ykb1g`y4OvZ(aCWh(!)KpWo7wZ)x^=dZrTKLol@955L+~`a*e2 zfx5hfcir-GS*>hxTT8A2ZwdHl^=YpA(DUqs$MFIYFDVpidSF0ytW?nuhAjt*qrEWQ zz)E=|NkWgBVa&jkTb8md!w0canv^t*Ql2JC8&@b}6X7lpF2@w9P<1dmRUn-|A1wh2 z6;v`&)#UUas{TnQCT1(|7}*?WG^F-XZX4=3f`zeUwEm)5>$*m5I}3&$4B)5FN1A4& zQPnreh^kmRrJlTVyd`9^I9tlnW?VRBG|ps9qu%)>#jf`JmlwGi}=nZKts10Mn3{%yd%+b_7CH=riX>cPzGJi?$HR zI_{~?yv}tO9r?#rtX?}Kvwy|{VT+!5rB|9*E1uNJ008Gx2zZC4id_cmR36BWGk)5Z?g zvF^r-<|b0oi~k%3;gfTEMGUz$#fQUf>4-PiQY?&A6-`e z-$+Zcl!~T`r8)9iI|5rA0mim#1$o6Yu9-U8T{(q{z39L(dy054~A(#Y1 zcdCEUbJI&e#7~eOsS@z#oAYJq7`WTR z=eS#%qS@;@91BI_Rq-o^rb^=o=K;0DPu8=aOchHHlMu1jOBG8Cxbk3m zyi5F}x}w|}M)^n-E>$gQN+0v1xFoI z#L_CdNSP&;Qm81xYN}uQ!<7Qen^EGUEClO~f3M9t8{i_+9G$l(=)i|E&h_aPEX1np}4H+IRSg2G5Q4)d!2&&Mi z&ZN`WZre#0<0Za9WW70fy{R6oC>8Xi0(o#3iIu$`y!WzK?GHR zAx&}+^+KwOqCbiREUFBmvoJ#8sVa!bDiS8C7K)k=5U3T10aYiF{>Bo{q-r3VR8>Zm zO&UCK_nM@tB&y}2NK}SKTdIIo;x>h7es#{s)ERpo0zT4VKiBs6@hRUGmejlq zpcg@xt!znG5=$xNyk0FY`dCX#>UGi6^AL5&T%fEvrN@eh@3L#bm{%sI_ihcb4d7YY zE8mOjX&r&;vwD^;UvYuVuiza!I+Am;Yr*_~owg?{0M8Ow-Nam{PEIIWY;`Qjjzf#B zQzdW&^uUAg?*aGl_qkH#n4b<82(9_0JX|Hfc&82)+^mnHClS|24tZj&h$XjtK4eb| z$gW4JY`P#}ZFMXm4&>1)_GW#RiH)?IOG$xo`{3a$fG87qbC2ddbDu*M1=8l$7|Ojt_@+qM(M8$ux_ zTyJM#uncP4b2sF94lZ|$gWxM$u_o!$8UOKHuumYyTT4D+-=joBj6n^_6D$=n+uQl| zN_WLdYNMlaK^Z$Pbyb4I*6w;eH>axY&KIyPZwc#Y)c5yjTC_apOh^&Lx5*RawHy){ zf~k->2t5i(5f42{jk^YV907(ao(gkdcE|M%^+W3)uPB3JBrzkg48#@}WfK++i5FeJn&;}mJk#ML=ZytSD=4{OY*rkD09xT|JC|<5IfCv!993GkXv;M|+m-uD5WpF_@Lu#hx z-OL~PkRuo|(h~3bG4<0iGG_=gr71Bqmw1RiZHKMxNOPd)Z{5C}@BHJQ)VSh$Tkmzz zz3bgIP_N8|gINa)(ghjhi%8?TI87KvHhMx>oiSEj6JKcL4Xtmsm4Ey{?}xEnYu1e< z7Z#@kYLWzE=w7q%XIiVi7|02RB~Qo!-U!)A^%FCBnaY?~v0S5OQLV!WL?M@6z@DqG z)1rKHGnEg8)q$_;>)KpD%so=%=+oq(U?Y^ERq}vA0YW88R@+vD2@H{c8t7sV81Zv! z2P$>L16G2ma5?NeUGpW>SP$=SoQ8Dn{!*2Wd-sNddrRgk*)w|9PBhEG%aNE7cq1UySm*ysEZho!Khp!!YGJ zjZ>~>DazxnN6~B(Qqu_zN~1n^DeF|fY~K*6708UHe6;aCeP36VO?>OBwyH1Vvn+^o zb@@1UTEb^no=Lj0qA%{$6sCYpc}lkLE&Q)hmdsnb=e%utzV5S=yc@-WFUFu9|8!p1 zJ+1`G9`5FM^qg6~B`~$7-~H`OxSDj^-~D#^l^p*g>_2R&_w$%vEqHr&^Gi1wIIibH zzuH&ZMRDxzdKT>N39>q8B4~lCa`b8DwX9?AS$ZxH7C4uN^hQ<6u4r z8CLBQ+CDa;QV^pD8IEI8{?er)=}A?QEWuCZ_j1XI9rFnQL&nKkX+Id@!ty=4Q8#_rWM^~OQXL?n!~y{B18nkE3kyW zjfOrQkq&`kSKyU-i70B=7z+dsyRb4#myHJ!X zrVi!^>HwiBq78EY>yJ1UR+kR*E$PjDnh1nlw4v&JBK?W?Y+$^CxI9V|=NDaFapRK0 zw?f9OGin~MaNDu>SKnn-3;VenyAg#2lGxT-V2OQ8+EKOiRos)K$t0002`(sL1);Ax zl?Fo9DBo3CeVbmz*J*HDjAmKgHj%@_re#1}2T`fBsjbII!_2rUo9X3`H;B*+nsTKp z@_B)`FAO)wY*MO!?--J=2)zCC&835e#I;QB-wB_u%pG;R#1JjtSigATsy-=<#_ zPMR%f8A>lfb|L``!PH2e@PuLwn9EZ?(W!&U3c+xw-C7Y?pvjj>_hEYoEjj=5Rh!k;VlRG zy-)W&9uF5B#YiIJg+a6%+_!izDq>BlvXUB`W+I*wwXX%HB59_zmQ2MhBy zJiU7mp^;Yfau$2gaQ1x+zyHrME<1O40k3qNWsodE1ejlB0qxFZjPpkwjDTM)|GGc$ zPhQ&p7~mua-*c6EW0n{2W}Z&_x?{j%OqR6-ZLh6+#awYll~gRjJryYG-+s@c@!E)D zEP+`N#@gWCqKS^z+VYAx!T1y`_?+$DQZ1G!@niwwTkD}BPz)73W=KXM2_oL7WOz#( zw;6F?Ro1p~=5OXXKhN@gTNjF;^q9V2y`BB3usQMl@U6DPPw;x6(b0VFR!fL{7b~2( zgVQWgn0=`dRo{T(0H=z>niuufCScuP$9ya)Sb{t>{XRa?Q80xW>YH2VG&t<+sg_TS33@P8jo6*Y-x zMurJSFLV^4qURB&?uuUH)a@b8pmN z3xV8S?X@Hw6_B6H((?A}0N!5pkFC3w9L1}^L7dQx_1&*<62>gR5|C!V2TB+{KZ!YL z6sCx=L_y>2i8mHt4{!YhkzQE^KWH^mBstp6%-V5UR8_$eIFVEU`sr;QwuWCp7K;k$ z3tKBIcu#a_3Wy(vHf%Ce>ixa0SJav7T6I`;uDc_9#E*9`-Qhx}`d>%=O&}6jEz1^; z8eZQseLlLg##Ab%1fsu0It!KZ^mT^IW_>7_tAxi6m>@52$p!lWimzq;Wcg_g1NQ9y z&wTDdb9fA=s&EpFbIi%h8g5o5Sk@=AlJYdKWrE8B+)~oPg?_ZU^ z&IDyu8s4<;HbVRIs^Ns|C}cF2X(Cf#4&M7&g<}Mn8L&Wg zVCq;JV7jV8zRQUE<%B&tK}o0x}FDSZH8r6qdAWmH1*arext+!mO*VxEk*BRyq@1 z!;japtm?4z!;%P3DA@$q+_zvnEk)9zKsGq>e`%Zrf{I~OE4Eq!BQjh>0}l{rARb_l zRf;XJ<2i(6LY-a2~B3=(~KkaPTWoe(8NKde9OJJA*4`hY}4^)f+9>14MO=H6sn2WL23POj>J_^$}X0m zZI)%ZQD{Esr`2d>_*iRd#;g^_EpA=yIR2=m^x9oGety@EcEnPQoU4{F1Xqi*WCwmg z`tRkPK_Vhe6$nf?jI7cUZkc~>V?l%RBbWz_ z#nS7Ye{sNbyE~niH&fl&8~7qkoB!6@`rGHKWM5bl$e8gZv7>C)tZX_p1#JUMstQvG zas+z7Ff{MKWd!>A-a)H-|EJjgmNoww&gpbItyjLzja>^Wu+ZSDhL+z!^S*TJ9i+7G zDq7k6j@?!OO!!(sx6fHKIF^QI(}@zx1cC~*aCqUc6QSi?r=hCxG9visiWVm8VjJgu za^0x)W$yFn^e7lwt}ZUK#>@@>9xu&VK9t8}nA5sSTfrP5FB3N^Z=Vs8u<>K_*C5U+ z9l!x8(ur3#Jp8tK5|neEYfL5njHb$})s;6)s>VL-#Aly1!Cf{uab2PIzXsQ~G<$Eo z*?|B65D)_Z1OPKbL^c2bZ&a=*`2YbDBnes4yStm26rsdLXxv+{UyVD`e727Pjrn81 zRC2VDQkCB~@$UeEnF5-bfIBb%1q7%6Z|&{wP5LYS{Q4^dO85c9;m_YHIlzF=0nLqe z8!y2|m(5LvVP#l*`}{pwd+8%7sqXlsIkvVqxI8x2(zrN9G}6xa@iuLoqjAOuU9gG9 z6`PK>;5`Elx4rH)V+Z%fHdh6_+OF-3W0v*+%bV@J!?)tyC8+_xRWyl5whP6gwOJWSwgD!R z0x5qiFMVw8H*J4gvf)_Wwrp%r>}(yw3@Jlifgw18cc$mc-Qq1=kiKsnvv7BP-GpPW zXafM;Zb$Cc2kN{wFq7AYyM4WZ^74(fnr>;fl8k}b_Smtwvi@#-s#?gzUTDfcy=(36 zS?=0yoJ_SU>Td^@kC^dicQ>?s=A~WT@7(e62PQ+I;^Q$hw8?Jo*%}97J)bOTQPkKq z1d|~|)MRK){JL7wmf|*D4p;3|O7_RxPJ6>#g>rNBsFq+8U`2~y)iitLjzM_5FqSt~ zAYsBP;MkO~+huEPD*4-iXwB_&+Sqql0X@F`$I2el@d(a#13saS%CKT_Jfs(vImt#* zOX|gQJ zva)K)o7YLY&o$C~4XX=Yds46o21#A4rjnir(!T8KfAP#`Pn`GQUIS7n6Sh{H)JJ~ z84&}Il*8Pv`JHRZdD|och0IRloq4E%5zode>DZ(R)&@#a@p4pziz7dU6S}}-Cd_2) z-{y{bmpve5P@j0n_)|OuQSB@`++it9nF{0$a>-+epTqq&s|Bv6ec*KRC=V%|6z0s; z-SlJ%lQ%dyCUo3V9!yAKV91VOodHFa#wH6r9Z6o(-hgfpFy$d&7czT-OF{A;-r~RK z{Abs-;$JQmIAH!bNX$tR$(5yxQIb-13HpF`+X&Ycw|3cf{Qxd`jrYbt3zYqcnzQm3 zm#@21VV2~LAq>pG7=5M9-Y@sYmpE4RC`bmTb%Csiw^~?*02i6|b0k>Ld~J58TRR9F ztvlA9xx-+hVHau6pFNQ$dPXjetxDeaX=+K1W7aPDS(}X_rKF7JvValm6t%Hg>hyy# zkIK!eT=fcb^5>YL23KBZ-J{t@kB;NUZGHI{b5u}9WTqcH&kwj)+OqcTB0r>zDu@gj z!-7OFbn})Xwzg-1%G8#6OE}c?@t2VL2%bJieZDp4M2$eeqPVUcX2WkHI zJIcS9xXw4<=6Ojd6V0P1k zl_$Ur3z>4$=vn$zCkUb>+-%IL2p2;}!vlEv<6`hJs^xZO@r-V&a%nw={RLEF(azbN z#D#_k26pTSQ@xyOY;zGnQ}VLF?P?PI=hVe?wmJ+?w9dv7@Z- z=P1XhSP_x%*`;^SFv^Ry<5bepMrvB0o%=$cYqzw~#j>S^pam-#Lc`+l_s*fh{CTlF z(8GSxED!Ry%nEa|@6d<7ewMIzE)VYvLp6N)h79gIri|@7|4_-^WTa&;226r>8SUXL z4xflo&d!sYCDE*aRSHVqGGi4QN$Y2(Eoe#mML}_ChXG z^oYGF%M?9PBk#ZmsPLY5Wl9~x3hcpU=ACn>6uiew)qOD(YTsjrMY)Acs_f1XSS})t`8_ zu~{p^RKG|6D_P9{Rq%9P#~!}aF_`>v&=7GU_A*Y7Jba~^xWCQj!AXWp@QYf}SC$4O zAjX+BQ(k!&6UZw==oxKG`Ke`@89_9wzRa)l%ylXLwe`Zk=n3xZ((&uU;>&(X&s*7C zlhWq7l2D+>mNF#;9Ro08pidme(kaQA5v)=T%C3)P5mT+F_UfKapZIOrtn86_8qZSU z7&0RmXMjv*WkCaPGJt}OPV)MJ|C;TOE;$Y!_Vv+bu+9nZV%jHZCY&XUbeq*a~7%RrWweH;b~&` zB$rDJrk{;5GI%WLeVh3%Bzn*J)*mC&F-^>r`a_dUvS=3dXVXTrO@f;>LnkR*F@glV zx^TB0l8hocE$AgK6tZk&qUSV9W0Oc}=kCjVg(YYjG*he@EbS~UU3cQf^O_x$yHenuz(q+6|{`pPvIIgtEO6ssHY;0dPawcln z3>hA%5+o)v5s0wq91HwRFi*O`lj+9+U6|xkvF^ZI$H{enNi|!F_y($~l+?+K(KHQu z%C(YMLZ$)qlu7yfn`)K@zVp`q8M0s{HU@DMddrXv^7 zTy0zI8%`J1mCllCB9L>_ph(##18U(RF!F~?^g$IvhC=6eMSYMNDabPusI>1tmbAGy z)XiI5JO2Hb4-Lkxn~dAQ64>T^;PaDWioI-qAB)#w3u%{}a1`Jv*kg&ly?%X0sL;y5 z9>trSVvvu`Hl`?-(?T)|0y4-n@LLvc=bg8;kkY2NR4)aNST`jGzeJ;6^h#I|^*AYM z(;({#*6B$~Z3SL8rDH-KC9U%k8O(+Jl5{}R^84(STGGl47OBssv|q0Be!RZK`MzR! za3RbnCc7tvWUqkfLeU4=A#;c%X~=z6sU!z=NqSr=^*!4d97lY`=Sw8|$$*l?D@`mU z+LcUK=&2UR7UTMh7H^^hX~S~|VksM3zt`#rLqy1X8{DGTD-8SR$rU=N_H?Gv)0X4`CB}*(#Vz=?NLw~8R~Xvsg~5BmydMQ7x0&D1Wf>y5ToP(2QV7OM zP|_jl5)B}2PPs@`iK4xJ3iSyW3goyGcrxvbG(AeZ!k4OdrIH=}U+TrD_*3Z;U@8~# z&)}irdZ8-8$zsvop8Bp=oHI22TcAi|Xb=YafaLlrkTgkPLuPa9OF8VPvP;q#Yxe(U zE~!p`##70bcT@OKBRJr|^>p_4BDp&VAgy>;$i)jf{ySQ)UHeckN?XL|L`(7D;dycj zGIKCOz9l1UOGSvV?r`DuOLlFsB* z-t#i@K8EhJ#DkWt!`e}+B6;oZc&C|Y}m-iBLQ|YH6RZUmx z-TbK%L?r&_}J$}cIX5=>ndsf7Kj~x%4oUfLnA5HMm zqd~G?Sb=ugIuM-hoh_t|-QtiTIMS(oSG^6|Uau&3Mm^MB)1;-TbZDX=x@Y|t)q3wF zO7T+`LPo2mv|n9N38z%rEYR8C3nr?QnsLt;dQ-m;H+hr-X)GYWd`Mm|HmKTZMqLg!0Zu+l|KXmFLj>NApt zea#b>T~cx?@BjPyx(8)y5e^eLA(4Gk)=&v#+dJxfLT-McOwodU5H?mm_euR8;e|h| zhWb!ya1%o(OMlw)!r-wkV*%Qt-f_arN%5y8i(~BfkLkaUaw~jlSbANb+OzEt~blGL_^RA#0_bIu6RId*`06?APt7Uud2h zg;cfs={)TV^wclpPmMwt9sfg4{z9D!g&g4hz2;|>x2(j3&7#U@Ihu_hSMc5HpAu)8 zr2Cx$Q7yky($E}t@YKEYR*B7$3lBdsKh__gC0YG*6vlmRza|#P6V|8s`lVE*Q--A> z8<&FW-npngo*oDWxZoQa)U3PL^XU9hF`qSfd}HIC)I9vKZ(oRyk6N2%(FsSDbHR`} z*RM#BCtN|TTywaPMo&`Z;X=?o)-|^G<%rR&Y@0e~`PfTp`bOf?Z4_qiWz)*IidY4% zqY{|-pCOQl*RLwO2JK=wK3}+448aBbeuYTAov>1nTzL663k&yzu!K*z(qW=?o>d8; z;+5&@3x;1Bz6DyCgw6kgK01vH6_)n;VX>ZY(8k?#aQ%5P=9z(2nI~=>Wk`zC0_w?H z8c_>A<&=k1y}>Dag;KnJCSHAs?yTbaOH|9}(Zts;S*Lq`(}QN{oZrTjFJvzx_>g`w z(Ol{3sf==J-ceerf}3i6#zkM?a1fVGyUU`mz)pfMO}L=9E18Kun+lViG+qr4*Jns#E#vu=er z#8=xqrV7s*!%dj5Mlv&G70IPjRFC6FX`u%v<83I3FJz|=+uwrya{Nr?gNMt_fe18M#=JIyFM3+x?J#87MG=+i1{Azg!yGEsh&K3Ta3%&w768aU;W`fwvXPLI}YYCgwFBeSlvH=D3yDASC91zpW!ZK z>e`qmV-#SM#wE{V!5k1L7b>|Z`&H}lzAbO-THQ8nTlSo-4I7NL1oV8W8A>&zT9>|h z?LC(km)w$f_KLws-&% z!*M{(t~C8}WiAkD_sxnKU#x23dVJ&;rVAP0q2-G)JvIH738PGK==9mSnc9EqV8PXS8XM{% zB=Bk*B6U1=w#KG9-%X-V`k)nSPx@dn=Zsh+%IT)~Se9mChvm)V$7!=_)bl|$+1$`rH4-BMi0T*Gde5wSG@(9sQ|35#F$V11&7f&c z4;+_VGWv0D*G+8xO~BvPHDSH$gm3wj&zqSbhfKT5WpOd3T{hQ$dDb;@c1C#p@a0!H zjl6k!?PPiA5~qHNa$U$52cB1jE9=yhsq&IVlWb_?{Me@wLQr*}~Cee~;tA$jEs|XINUx=tap*zH@1*r}QeQNLo=P^OKPO2tOlyxAiP}z1`-=2SoB-yZPcU{Y z)Tp4L=62SowI2JnINEi=Bu3-()CREpRM!xwM$WGCXa&((ohsCB>hJFFXhl>WNL4Rn z=0FTVacV?SE0zdiWZI}}147Ck(eaWd!1UG{PGD5UJEoNC8i`-~5)hmRd z{S^~!S7n4NvuI)pEi09)u>Dvy%}24ePTN67WB`*ll#iG|;`L37l5P~6F@l!n%n*3( zrWz(vUT0FIXDAh9nF`9=Y&;0j>T5RmQr31t`@Ys-zz~%p(nh9HOPK_rDj}y3+kh!x zE;dt;-CN*hrLfmXckPvSQHfs3P}>a&u#ou5Wa@>j)McY+Oan$Hc+y4LizDma zOKGiyfjBF0+2uc$A!6lsiQ&MFUavTI5t+yf5x_nV+dnmwd`SuKXGn)$42ibySEA35 z1Op6k{_NgAfk1bL82l98FErL~`rJpBhQsZJ8efK!`FYhpf4xyuE-n`up1xI2dWHZ8 z0R3l3K*P?Iw$dPALYe|9J4V&fHpg9=4MDgIh-!IEE%1M71I9=xp`izQem|pcc!nbw zGn1pV4lv4Gq?DdBWpQLG#xFVJ$w>?i!qR~&4_>HfVUYSAO+Sa-f_Wl3J{laJHzK_X zfd6{q^Cb)XH7Zp|Z?hVOykaPeY09+;RU2A{e^tPAaY1LU!)a^3_tuRkFH!QJ1+Xd> z0AmuDq-`9VN>h%9+cZohSwKWOAYh}pN-M4+eg$YBdvXjBF+7Jj>7-GBBq3gBfFr-o zj2kEAGz`2qBaD0=u|LiXOud;&gx48Lz1LJCz0O2{uQS(gINV3}hQ)h^;lF33$zIl9 z4ssxGhK5jv!U$exVpzB{5op?(hYp#Bpq=1wGt{lM|C#C-Kf?(*&XCFAGvy_+%awGM zG155e|7T#NdWInGvr2wO2<1X1-2Dn>7aAD69Nz6a0ejWdc zO<~SV;=hgLXh^4C|JRj(13p%%sm*?MN9uZ?3HLzV>P16B^+bfSwKMx|Zv}|Z^?IMx z-+}gWSuI=S#VHyVpcf@`#CuWJQY}NkbfAWFKJ5eV=buvyr?chf)@Jg#g~ypt#|uVO z=ymzrJS!`hM#a5jt?uG`L79e=dWNbQ+8L`(RfVrJQXSeEDci<@VIiEK2y~s1f`JA& zjdmj&8UC=&1FVosB*U)>*V^?^TA>g38tnBi`PbLoF6_}{AP#wqghX~`dAAr;PS)QU zGW${o85%W2J5zJ5vEfLPerKQ4M?QuHP=+e8c1DxGTmpiV-x;~_;=0#-WP-ydL{u+i zjKTTQiUCa#>L;tPVCb1ka6-+{1u5+e23};Yh>eK}zLoI}K_b;C;LT)=rey~gpG?kp zYxVQK2ix!Z;@qTZsQ})PKuru0v3l?TF@TyRMbRkNoC3pQ32fVhp(2%xe&QwPhU>qB zTJ9+@E!O5Fr&e^Ee%DHqNQGjyA<2UXK~2yp0Syr`btSUHe_qZ!8yB*)w&Ru-O&(+> zJVE83hJ+xR65!5ApyA*^ZfG;c*8UgFfhI^OlU_s{e!e9j`3k=Oiwh_Lfk!!l0!Jo( zVakPNVU|@jHfn?bGD5l(*0su-H7s??T&@DnkWh@g5&`)6U*_;YD1lx`5Lm;VzCf=4 z?pQS*LPQ$w5Th3Q(4%Gm<#m}(ft@*mJ41R}E1LZ{tbbe;e+^t9zja&37D_V2s2M3d zubnNSCZF-2yh6AOO4}_TUZ)Nm*ETuVSK_KZ|IGOPjHwDsLq^2Pcc8#PSZPk7P#?&E zU|a1v{?|wMiF*12<(8rvmFu9ivE%x3Fs+qGKfk5G-Nhbk%W4k6)Eh0 zIs42*a6o(2#hk@OM7{#1G-M-IBgFAKGsFWsas+l}#dHfBZ)>wv9o1;B*HNrAi;)OB zRu^0RbysDiW;x>+QoXhpo}iTQ=rQi$Y9`GQbhM;+st*jAZ`96^q1GCya>h>0H@h}g z>Q;ZmN@r<@iU9U&I-IwnsYU?QG17+5fT&=|j$noh0IzjQNxB1s2cGb%>IPB0{wh*E zE^LX}mwvMUyn85&N)Mw(@I z+bVfqZ=x!rd7JF^CTz|oi@g48H>gebjxh;ZCUPMIz@=;Y40B)S5@5rrn9PPu-HKvz zt}|rKlUv%0`lS;SW`wUp^|i`+Kr+Fm8&`i3X?P`xAWGV-4Cz6bF*q$G;dK7P)uP-7 zio7sD6X$6P4Vk+Y)I_f{H686t={}qojquWbx>vU9$`87}W>-0vh737sXG+p%*?XDm zX|dn+8FVOXuaWQCmqF%V=5GY59Go;%yf+t&v;vtY+MAoFQ}iTCaNO1i_g5)R!^RylA8yCnaOy8l{PviOMt z{d{lyzeL|&?$_TP*^%EN^}4gKs`2wB_4r5qsCT3S_iKh<9{XZX_#BLCHAHw_h!VWc zjdE+l14KPkV(;Om=D+tK{@$SqypU8Sz0Ra`uQO6M*O>~H8A-U;kb>(B!q-fY+w1$< zIB<4kXed@_Vte6G{GI+<9H_cE4W|wbuot*^K4+pDkg3VwGvuYS^4q!BdQ4r_5GrRR zZeCoPEnk3fYsl$9fM9hd;p>b5*6RTR*O@W3HxZ_uYt7}n?k#^>9WJe(t@d==K){fp zF}$#%ug?k*&v-K={l4ixgxfU*|NBxmqiSr=DFpHu4WHDZ1cxyoKIN~v~~@r1 zL_Y{g=CVR<*tM}t3j6n9`~YBPW{hS4t^p2T8Fsqeo1}L)zodQ>0?5AzRAvAG3VdZ8 zhydY?9(I!ijY&3MpoWdM?zgrWS=C*pG9>G|r$NYB!{HloT%_UfO}4Ss@VK(sXf&L@ zkv19{7W+7Wg@v7!k)pxC+QB3MphQ3b07edrW&i*l(C+^G+wa}Ich}o(ce}f_Yp&Z( z?b$$3R&uwek+3q~$-Jd=7w9>wG(RZoloY(_LTt!aID3J1tx3=6>yU z0E>Igow28tX{p5Xj1UAnh^y@VVPwZI21I6l{3XWitL^Ret?u3bINnoK>r2J>w!0C0 z-Tc+PWr2TA@B0y3JDWReJDFd*U93)v<5J=y_6=>H#+P``)2lYjt>gq6lDEXJxBS>w zmRQ&BKJbp?9(_l>mgSg^L9nA6n0eydnuNX(%H&x)yt$PAyPrjz% z&h4f(C(>$7(R_ry^aiH5xoXGE9Fmbu-By0y*0RqJYsVeCU30aG!T)ipSW~=tOzVlu z(Eq-(3YycROQvP}NS?D?nPE814I8H>dxxa0khpUl;qUJ|oTYB^v%{8>s~yM6|0Zrf z?BB(zPcG*r>o!5ezxUL}@s!j}r+{-XS@W{hKsJVG?7It`|*8b}(|63lFgJ0yllceRQ;tXLeoIqFvHY~Hm_;Q+g0Cqkc~3>B6AtLon0 z+IF?s_~bM^g)@*bD|R}GC1x%#Nh3R}navIZ&Zga&-aht7p8Xyg&%Fbik~yi)yMKZ` zlbyoip3Tje!XpFmIT2$w3Xi<-?c%S>s*+xpGD;Ym4p`&A!I9ySD4y zHT`@KI}HU=1{JxM269_$!xO|w*<{(3i4<}y-dB9$MdZyXM~)#(iBy8X6gPB}wU1-! zM;3OMwz|Jhn1mjxv3m&&e__wqvo-DG-W$TOC}0hFOUuL)glOD!%CmSjb{BX2F(Y-S zZn-xW5M9pEIk!7Y1D)uhD9Zp zT)dh`!v295V6O1M7vnaLB);5rqF8Q)^%O8&x9=Nn34#w!d}=sH070Lt%K@U;Tof9j z5}uS7a+m*=jL!`Hq+C6MOeI=|Cq7_OOH_P{U>StWDu4Do9YL^p3T40kM~>M%!UiFsMVtm2iztKqg`TzU6A@p+iz z3mK;A{^#v6XSahFS79yB(H@;z3MuD-;gwyRwY|S^6q4Q2oqO_Ml7(ZkuzT_9U0$gC z;NO*A&;JtlXH5ts-xo$)+l#3_P+i~4uYpLmab-2A&~e3*ZVM#Av%ywBxnlp}qCCldc9gkGtCS)|f zz2p7S_X2d3z4yBvcVGQ$91#$yk~w}oVAU1}iyp4}xdo`TJlQkX7$_9V0VTMIryByf zn!b`2CdB57Xugf%)i`96%po$}JY^$)=LG-RnxF4vZuBX8&)kNxZOFF%gpqCYIc5&* z!-*@-*=5;OeqXY4X6^pF&MkrCNPcOi;L&YPnyz_+|LC9WubQ^~`p>qrX~(ZJJ_)em zW;bqixxmC>udOH&jFseoG&gk5W0*^`+rRqc-z6^vNvH%)#g$f^mo!UR zyQlS(Iv3v{rJWcpXRHK#CTn(Aml7@%h|Ka2-*K7s}vjR-g-^3;O%5jtC zSZwyzoKmemTbKG+>f7$D>isa!bMy=!eJ9?Zeh8jjPkiVbOS025?jAy{^AGR~1cBOHZM8&sRP`3oERI~xTBEV(+wY^Mq^+>iI`TSYT3ku@7`8nr( z8Os`dAZ2l`u#9*{_ONT)ULlCN|Z_!j|vBK)RzV2Vxaq_RQ{HrBPDf`iR zhGrDvao{Qx-kX`XRnYL%#aF;o#@-Q0S%;_K^+hw_^8J(urU9GT1ko-b)_wNJhKyqb zP-O|>AJl;yzoAIOOWsng9enaS+O z8O7OCbf7yn{+x8NZ6UM6ymJd}U2T49ymq{@e`pDZSdLKZ9=kIdWosQM(wy9#O^Q^7 z*exxD6{1^i%G@2-$^YF$G~fPeH7R>;J@ZUM`u?o#)c6&y<{AFMH~>*TVZB%+x96dghpV{2c1N0V^^x{$|0`M^6H7*G#WUY{U(pgjePuqJ{3Ox%rN@L`&2Xy1 z2_t`Z3pM4B{_Mrf-LhwR=v0^F65GoIK3bgR%!Vk>mwB0}+Ej&0&0Q8c`Y{;ks&ibF zAp3?Nj9!T3tf$R`w3iwg7m~P_&#VstE=P0!#svr@nO&oj-11xTdOU|1OS5MSohIbz zamn*mwb@puuax^SvrWcXbieu?zPmdK|L8>PYE=TqFBC7oJXqxi<%|tWMk(_7Rn0{s z`;;XHTDu2gqmB1reFP6Z0XeeH#?af5R>XS9km*O`5?@@_K zCrxWxXaS-ZRDAi)W>6$M__pHXo-|h!dG8YDeX9ruA*#QZ?dzfPN%YnDY{LJR+C`t0)-2HB|R@^&E4_2(xFvNcVvD zRL=9_h(!8=>tb}vlbQ3uDyl>n%pP+$uBuzUyOdO;|M$=bYFM^S% zSwNr(KFP;|&W?t{E|8vKV1tmv9$Tu<%$Gw7o*ta7ZY>{@$t85p)ldAQjV3hX&0F=} z(%1LZZE2Yl-EF-0d~PBrf%K1t3x8C|45)PWdsGol#2On1momvhPrf3kh!N#aGiI_A zfvz`G{)kyR`%(_%Yl^T$k*MLKIHO%*&-N5h5tk@HXkDVoqZMI^0)%!U3OMh#n?$@d z)acwr{4NmyN}YQ?{G!mIUAt5$pKs#Jp}9Ud()!{N2j?wz6NvY5l+ZU0=^G@@`|;ka z7N{aOam~;zlQh~B2cd?tgruizR#~-CQ@@SV(>WJvzPlP)YNuh>Bq6$8_55wO` zu4tD%LH_pC9}kffH32?O@Blw=^JHx_5B&PrnExg^?QKod1ky;DYuGPC{|!o6JH|4> zl8ZpHe4z39g)y#4#e+Uw;xajnWw#_xgAHfWSlCJq5l)OLBGvA0`{6>#<*x1C@u{RXJV>sq#NT!B zwC-EJb8DEi&t?snM|+nJI++nMid!r==eJNVOr4g23`t` z{P;*Z5RpjL1;}cTB%*UxJ|j8ZSiC`7#DDoUJ85*>1iX178S_pG|0l z^pE)GIJP`$==rWQ8#j9ELUZo<>Hf7%>Zw|oxiiwW)KIm?F!21X)&r3SQ!hE0;g;qM z8R*TyDIEHS2X)@gWCXBZ%jkoetDwwnQtYK#0tDW%35KLmus1hHq*Aar)`@fkl1Lk1 zfd8SiYodw{1h$ZjK+;0!8Cww>o(&ok|2BDO>9u&$!u<EYu@PfVehSj-vTQ;4p z*dx>Mdx`B0&=#Higv)|95@{slQvf^^2Wu+>H@6CCsrq}7uIC+RHOw7Ijyf{A`_J(3 zrR@3lep-IeE>&O7=reS>HpQ~v3T+!Z@k_mpL9{UPf$|HV`URatJ5~ImKU)M(6@feK z723VEj@NP$On*D-S^f6dIqq&1H*TD&;1YafSWgw00@UL3t^Bv#0b@7_rDJL&!zRLf1pVeFI5Pk|n=}#3)IpV*bdY5XQ zPT{xoSMJ(7SRV`6UMn4~eJ@0*f+^-(aq0){^!MU!7~}5e?IVRl(h8o#kA2smd*WF& zsX07`E`=z|Sw8$6-dPnAtz#5pwX+LQfjRNG!F|*C2dviUz52Q;`)}FfK(PKXEhGmO zF_LcdusZK>&#bGTKYG0C7hcQ6gP=(lNMB(jV_cnV(NMHgrrpi&ZAJ~ZN~2K;oGk0z zt5~Zot4RPMZ}FP;EPUqtil2yACy~@!n-Fc>2(IpvcOunFKtqqT-rAny zVVgU?)3dtXu}ku_^`n8W!!pU~eE%9l9u-@Hq8(H{kZILzx6_Z36Vp^w0;U?l{>Od~ zSO-R@O27wdh%|712=<{`?pXS!{_b-}W?B0#+{UbNRgqI#0=zGmKI2*7`%`g(VK`a} z9wVGC0$4C-vCO5ehaQ^g84JzprRii_zEGyfMvG_Zb-$u?Azpb-33=&JKd1_BFyqUY zEvN9}ppX2wdM1hLQl?ZNs~qT1%J%>+Bq;F_v!(MjkUc*oEX}E5i4boGll|>RM|9bB z!meFLU;2#=tB~BKy6Tob$K`|kO}F81bQBE4Tm6F#R*T1mD843YaffCn}F0qm#@1+YrSf%Z;fi9T)g+ni)<$o1?YxlQ}dPDbSN5$ zRo5Q#UzG*9vUGZ3j+MpMcj3#XvoTwI_AN75W+$Q4nx9zeEW_T66G#3Tb29w7N<8xX zS(hP$^JCVpteU5m)mB?;yRxyBtO~Xwr=q2DXGx}xL9g1pKIf@U#_Nr}-1*s$Vfv#( zrqo}u09e-rVV|_#aZ{xdJ!VfB8DH05m z(tIE{hG6D8krq?z{F%*$bxiNA!4qZ@9WayK`OkN7?c~{iO}2jU;bppLlbD|uuza@B zZtoX8HUiH7EE-U8)ya?6QhzqA=H6qo`D7$tswj?6A8JI2Ki!wmx5ruuqM?}JTQzEE z2zMOV&`tyE9&kmRrd@5C673xxiQ*Bb4_2==XG8Oq&0}}jw!Zb%=WTZRhx0x(y&6_l zD5GU00vk@0r{|e1>22ug&Lq9t+nLIhh8G9lzOKXAF6{W-RXp$WS13{?j z0FGZvEH%2_N7NzX^=py+IR^?vLZ?fW@P9saxcbbqv@Tl196!CUauIsx(QMWb_z>kZ zEB`>c4HazVH?_2FpLO=>PF1YGf9gnpRyqxd$*jLRjaa;wxs7IDiqL&j>e4}6y8C%q zms>m(&CN6#yo`B;0{)PQn<}oLo`aU^Ev25-1wme^l}Y&Hbj>1dProxnbc)n3&8~E( zBb^0-6f1Y57xRNROSUS2Tnl#`br=V|EMh2S3#O)j((GoglJhNE3* zuxOVonuw-BeLaEaw^eWQEAT$T)XC+kMM`k^r2yuT`a3R;z*M#Uo%eZk=Z;l8n3bW{ zar9eQ{}4{Ui?qT?N2G-+Cl2!0VHkH~M*d~YowHp-x936Y#VkR1C%(GF6LV~}WULquyAf|Y8fNO2Ks?oj%p zm~dH)N?Bt%fJQceu!QIiYfdb68R5)vUZ-4-YeN)_WM?q@%Du|X_Ch{#>9Uy8oqFstz#=jJopAS?WM>T>2*5=Xdud*W7HO&JS zD)j(Ldo?}>#F$49B?zNE5G2+iXf?_Z%C|$F7a=alt_VSz-4HYl@Ir-J3d6$z3ue#* z7s}P+qkv(pyPc5!@L*$mKqk&W7}1SDuqHZ0ixg~w4h+bG#wZ?xyun~61eF*e2r;}6 zEPF!Zr4K<^9O0sv7$FGIJwc=5zk*?NSX2z@0Nz_X?fyTCwbjR^@rNC&zFOkqnNZ$W zOHuEM@j8$o4>TJ55E`Qdp~W$b^#p645P0e8+wr#x7qB;ZLV5$PmLFvT9}qMb$1I*0 zn8`?>XP{&gd?1VVd!jjphFh3OB!nR#k#Vc^M};p$vP0jIkkB_I;UP#!xQVfN)+-#o zt+2N`#UG%K_5T~5Qh5Wu)MckzQI#=DfbM~#uns|#LB3(h z(^O>Ft`?fHR|!ZZP#!3_uLY|PWVnqIz7Ci&gI%az=u8|s#LNuCL(9kn0XshkBJUwE zvJ-+pG7^GNvKWG78HONC7D5o3@^gt{B`&ZSDnVr@ElQ71RV*_@5X*oNgfrY?5!Q9_ z3?)d}%o<&?t4q6<6+%e(suSFU2W{!YQZ+hFnJj#Au=n zxjInemjjur(RCqXDRazVZ^xr9Aibx&{;%2owwBA!W<@dtRh+l5Oiw}jJ8g|0ka%9g&GFf+e`eKt_xlf>`7PK}9o*kRS~4-vKdE zFTUy+wMI>*IuaD$)!u!orZT3+hc7{rZ&OeXMM$PP8w8zo>%tHhsS;FsptP(fXoBxG z^;btelnE}FXLc3t0!*&dJKyN`6hwhg34w9H)Ib~^J zgLJ^cLUf?|JsV(|f9ywYpxHjI=avZ9S#T1Gxm#pAm8LehPLPxY7Ne*~@I4Wt#cGYU z5Vm$&%3EUkZ@566%?3Zr_PSSAF?a4snQ#HAOB!Kc`+@z_^X__y%q|7l6>H$;;rFRghH0z)OI-`nSvAC0RCLd6fu5#%CG zb?~bOMoR-^YNb2~eyk_oUhVCf9rIJQqLiqv&D9tx2><4!{$;y^ zQ?_7v!yBS>1iP%R@LDqnC(&y2^rg5#!S^n~ zv}6^*Aecdd4s5i>f#kVJGqRk-K~T{GZi14xFQ=zwq8OWUO@6UeUg znE$qp<3et6=@LUgs`-m9HBPBMj-?=v-{(9WFRpuO35s1wk9g<-tWwYph{KO!QyQST zn${MY#KT&!1kYds5>Hy+&`DqpG70UJx{u?u1h95LT54Lc(DpL$V@k z!!|x`S(uR#YsPhj^M3E_(xDA?w_3=hIDu4O9qA_V13m(*f+eUIQPkqgD$oJqF`)7K zhpuqUn2Z>;JkjiR9iz6Lg|=x%cp794YZ(8Vs(@oKt56BnJ!llpA%;~$5LPs?$_N4= zPcjx`RLm;Sfz)zH+B^}et40T|QXa6uoM?Vro}M5=$p!3F-$gF})V5&6RqY$QOs8iH z>0BiQVO!b$Q@H{lS3p6svgv^p$h%5YFGO^p11O>%9Y&{v z!>Vkvw0tBphOzexa|v>rW-QI7+%B*c=WtVr7D|u^gLJ^gbseZh6KinL0oTZ)1F%6u z2M{9y9f2{}=Tkpi(Caf2A8IHRWKVX^m%N_IACNZ*%AseFA@VtWbi%%KuK%BdHm8mR z2DP|j1vqoxTgd%l{a0up`~EaT>Xcf7ia1_Ns~K)k|6TTf@OC)XvaR$3xJa$dPIbqw zGc58?35q=~VrUTTJ^sJH9jw(+PXN1$m%8;CSLxn=rz${cJne@K@aj)DDlGRU@u9E% z2W@lZTc40aDJTkSXbOH{Oc*54CEZ82kaw_`8ft|KUR*Mrb`UcFfDjM^00jUtQ${ra z0AFQm)mflQBWNI>37LCApKgt4%ce`41%tOFau?E;xli5IEhy*Q2Jd?Q`xu!b02+}v zBLD!t1Jw^#`)}@_>N|LzeGT?A$)_Yqvh+AKA+x`o*$iBsHt#$$H`K+0eL=Kt-rb=O zYEyOf&K;ms)vD>G)3v9n>C%VitJ-Ew4;`YfHk*z%L0fG$+qBjWzQMxo6t9YB%x{=0hHN4YX z_3FxD-!Z0w0k9S|8cdl?vM2EQDfvBb*uThm{NBn zT@oYlk-9gX^366FDL}AJ*Bg1=8Z^KPdscQ@-EHMnr1gqN>r@vTQx3D#%8tibtwm5x zdqSj2LEvgDd)k`{C|iD=;;P(sva3OEd(v}4kVlV2ODj=J&>%kmb4EnVecpMga(?C> zEAn>D%8^(46!dV%2^>eQb8cK9Dbj~Dc{q%Puwrv^G}{M&aH?T$t$z)3BsmbZuw_e2 z8a*mEwv{1~pq?ln#Vx-)q+mg;DsChp#GxFf>T<-Ab|^)3TvL(|tKoF)SEY%lsHmsq z`VnLVLuN!f_j6I)M1IMw7rl1X|E$;%;n0}Gv#-=S;U#M9B!(b>7EZ9UFbre*lT;MI zK$1X8SNbG#y^0p%(#mHJyeBNFYZ|DNMv#}s9+?Hh(qtTA3LG{PS`(@D#^thw+lO=9>dQh1IJlu1&=qp zLkQJapGB<(FC>#eg^ZFzCQYUh5yFwqX&Dk2r&a~UKyjjpu4mG~u!Ipbc~#K(BzP#P zSQ~jINBAFlPE~lQ`fj@>NyOvqNJHSXPbpzkFYquXKnNzUfVK+UkwQdGJ3O7QDheL1 zr$=-xlrBbXkYJ$|wk1Yzz|{<>E>fNE?ov^1bk8W4bY!HsaN-V;^iN`L08WKcCF^}z zqF58w1TQd%JD0SPQ{JlGx{XL~v{BR~6*>MPgG&})W!NwlbOc~&Y$1lvI=X({Q0T$VD7u!gctM3PLQcO;F_m|8jdYX8@|NE_3T z9*l@s-<$5EOQWZg_Fxzh5rh~uu`h#NhxNPVUw!-huJ)DeegSa75zJxTVXD?a&sS%(`RK zODvd=)o?Wwg*ne)a2HFpNVb!=&nDPkf@&EdE7>LNN$RFT4YqaoYx?cV>e||I$GWrG z`U~$xBay?{byCFl8!|%0JAbfj z1{o8zZ11YJgRp58{!s~(zHKE ziqoTT^=94K`%k%)ph3a<=}o!pvn6{A@cQY`w|m;Z5=)82Dz?~39qg<=rZDEes?WBs z0S4l$p9n|Ezej7t86XefkEk2W_FB19#bf(earst@IIZZG-Nw6>2iVX*LWm1td7BB$ zb=-4?soyU>}K%9)vCPW2NzFsTZcSv!AQTC zzB@EvS7oI7V1hm+NO>~G+|XN=OGPPSP+e&tDWu$qS= zLbz8RxHJ(`Q8SVheSubN#w?6(L==OM5Q>wwPC-*CH(xU01+TC3hGl_Cl2cO?_)ZSf zP63qeYNiIOVj0Oo&gjW)WWftT(m? zKh4dF-iRpYjJ!yD0_WDn%(V1=R72B~J+!}6uYN|?nRY9&lr*&wvGvvh*i~-+c{tgX zjBRID);`bRz@3k7uSR&^Cu|waKPm;r4I-H9FpAPP>arBVOkE}G)}eQtcu_xj!2-z% z$BooBl+mD_5hP&m-ky`BVZX7VN*6!k4zGv@Hym4c9OTxf&3NaCFc7 zReON-*8bCl1Qd0V9;3$gk>;ABzDoLwE=f-uOGk%JdLp8iHhrr%ADpjdxguz z?t{i+$(M@pzWDK;V3!c`noPoK-coOhaeqfs$VKoW`_1+$+`z#b5eL_9GRkMKeu~~0 zP9-7^T#z+m@hnr*(Zp=I4h&Wjd7YRaU!|12n{ZyjsQBu%nyO^_pkDT4E)L0ESIssv zIGL+a1_;Nbjnc{eTu1aJmtmMcb`4CKM3`j@U=2mQfK4nUL^aRo!~MBWHRDHlXkMoB z_F)Di;(OKC{6_(aY%+E0E&)9n5$TM)u^*{B4^fhUC5#mdM*~mb76wM;}H=h zjBY)oMQi%E6?|z$onVWD4fldm+L| zPa(?wH@(d@n~}#s``v_!%fdiJK&o6l6*LiV_RoGHJ!v<^gP92d>zSH;K4KHVlV1$H zxXJK}+^^;5auow3l*}EkU_ghcagrz*i-h24ek@^f;m`+0L|xJ}P!kKyf9LO*p}KT$ z3=?HoiIE=QDuQwJYWz~ZPgyet5{-y#*)`!VX>#7wkw$YjpuBooL6968c(5IWK_7Xob2wt zaU%rdF%>G_2zf?I2w8=Zw?U@Qnf=qKjQw=AT;J<9puaM0H;%z(Wb7jSjY^ECg}o6d z5i3wyZcvBDp(W%Am2B2RV;ffynM4(lal6*ztDDl6&2ZvBHLFQQF3c;}fM_1Q^`1|s zp%Uh>lbDWB$t0AFG(&=pzHw};ItsQ&)L0L!#(=F&t0I00o^{%MzVp6Yv<dUM49%|dy10c zaWW!JKsh-yPz@)#u@f5HiiI*W|6FcSDsEYF@^c|4N84OLWlm@p!HeB~fkQ~dAlQ}p zQewvC94r^??PTSX&rBr;ghmyej*7=9bcHFJawgBM41w z#zJG8C`zB^5iXg)(k5ioDPhfZ8D#9Ug}TFZ-K;*Acj+)j(?ef z<%EV2&fWJgc5*~5^9M)uhPk|$)*v*zF{KnhD0fpDq=pRDUH>seIV)0;-sy^89euv$ zYf)bvtvey_Sxp~q;o&>lA~&dkmcm}{MbbmwH4z%~g}c`j$9oLQb59xE{F`_Aqxl6% z<|UkuFWGbSyh>I>2I4Mmru-U?%Qd_BD1O%a6;eR1d9p8OSLeKMWx zZJ);Kw5Lbh)=%n|S%5t`}? zeM+W2rkXeZojdfP7i7K2WxJ35f9lU}3=Dt>$Pyl%mFJ6w|3k-Tj z(rqu<9UK1K>%cGiYyG1P1wFZ~`-GPjf6ws|5&P|mYHDl9Dnj$|LK19p)eG~3h>Kdq z3ckN&C!*t~$8WYPh2*s_GUxZPne*jXR_PF(ruYjjz2KJRW^RQXdE|^Qv4{xPmF-yf z7n6DE#BWeD0_ezPQ0JDV$6Wl~*JInlH-iQdNhIo)K_|LJ6}9T{QK!|gTYd6QCtsC- z;WSWp5Xcd4m?j)POMulCqS$aYb`fuVQ@x{qHK)^lw>Y*E?!n>s9R-qG_1%a4ubi`b zj^@E|e@;Z&??2LE~6GAP4OfRb^6XXgF$x zYk1_c5|k4W;g%j=OlKm+Fef8i7@{i}GsBH^9qQv^QGwAi7MVjSYL9W4>Qh3M4_WCmAjXHZZ|1SYk!l|S|)GvFeb*-=u>}?Bn zvr?Tk?uf$Wh8zla)!|8WTp-905uMrV=9S5MK;9vT8j^*Dt`hU&6xJ6P<|5KW%zByaN7i_Ir zab^0tHyV5MFlvw1IsmZRG>#sZ`sYMTPw^;{^G%4K3n(MYyevX8f47DQ$8-3HQMKYH zyJN^;*)y={*7mw1_~r6`@t)w3kJPl7u3w~_SV79s>$EAR<_OJaq6!vZkPHI!rWvRt6CQQQ3SHizLBY$pyp^gnl z`joTy#X^qDuN6aU0f})_Fiy!BXh`2LV>=f=+q1>Crfp<~Kl4FcoYX8Fe;n@=d(ObM zV^u@GNE#}!50PeAO~~#~u4nQg`-D`hM8SbFWFj>OiySTa!iOz{z0m{QGO2L}>@1$g z8I0sHmR7#7=nVahez5#OD9JCRkkTNHB89!JH^K{J4_)L17D=Pi-HO6{t6;)8!XFWYSsr-iR5%;0l7{3z< z7FhRgE*A47nJms!{!oBmk3ifXX?k2U8KQo$rNLSpx5JK-$Il(!)Fp}dMK6V*f;+(e zoE%3Z-Vkks7`Cc{{BaIN%HU2NUOw^=M$F)Uapuwfs2opV)o-lIu^h+C)|4~oE*GYn zyhuLt3@#Vc)Ddvyc$0aWXDRo)VyrgHliVlA3mSEWY$Xf&54qTHX^_vRI`{p$T{EIO zH7BM)rDIS|ytx$7tPv5KyTq60WbxO2 zLB>%y@lNirI@n@~oTG4ZiAN6s9$oPfTPsXHsyy7X+(@)WM2WDDp;b^mHY2va{K>G; zYlx>YEN=gw6uS68%_JesHVaGiPf}@Z*%g#ugp@tR6TAKbqdUcZS& z28Vfd)H%_Om=zBTB*gQ@MUaqn)}bRD)kOD4T}(y9p`Y(#_zYZ#gyz4oKAtZ=$}gfFw>~ojQd#UE-p!#lEbDYAJ;i3x zK0UqjK8ESKDh|89PKR=BEEKiW!nQb59uY}(C0 zd~Qzv*l_kaGE`8t-T*M5+9tp!#wHlnhhxqYjV41A&bUuJj`Lo{8{7`>!A6z{DAtIY zh^X2VQpr*xKtyV!nCv1sY3*Ofjm996*3$+N%W)Wv6THjcbLZ?NWl3+q`waj2E$Y6d z`m@y+^hM>@@p$d%ZA1hoaa&t=dXO@8&030~5dqaBf{>XisbqyPl&IhjT8-6!EsUgY z4_y@&b-@BK$oG8m;kpR|dpMn4`_)d7LSJjY;8Rq^_Y+1Jw(^0 zDvz3&z#GFC2nRF@0E46e3+}+Ysz+WT-D443(>5{^s!1a<1advQC2QU-(j#0ZoF~Vp zV!er7ZxfLFbLlCC!q-sV~TN4s%Q+u{7;%!0bK0vA?B9%9vxCH9=(+(f> zyjO{U1E(f<-C!B{In*1OwLL<}vU8J^J^+Gq+iixyAS&mxjTW!zTB0B(%v1tSuGea00*kBtE}7De(AB7 ztviw4#`65{)2!>Kwr>n+qmAIi2uB2{1R@5UCR2*XSQaWiu{!;|822CjCYoc48YL}V zDNA6oYa>Fo4mciNY;|RAjk{v{(!ITaxz90qUbKU47(~EvM895!Hlmu-rF$dBB_ft> zGg&d`n>}??V{=ut6xK*N4wz%rT>78RPw$6Q>)1bt=YK# zRjP_{9x%*-y5d}0(wdF-H^lO4j$@u8KuIGBreCgr0bwK~M-gS9h7?#*VNKVRW#m*n zpu^ckRDyF=m{@MTFS5^wCe)1Pye6E*rOCNz%d?ihXa`tybQMvy6rS%hB0N5jxgf0O zCYILis>6#gi|>6FHG?IF8BE`{IEaX}xsXR3IFy`-klf|B>Bl`010gU(J;GRk$;Y{R zC{;nCP>T~54x@g{a>f}#o+Bc~NvVtb<#+0ZeS@7%(10{-xq~hQ3>dRQHQm-!qkt;~ z3Z({%j6sb792yZYPG(IBVh*@XG*C)})9Tbl-%=K@^8WP0+P4h?na6>Rh?D9~Ks#I$ z(Wq07K}|@L4km&Zhr78?SWPUx&Ylu90l-xR<7wA&u^G1E`(e)oWrqEm1$=@7`q-4S z9EY=`P2{BobXFv2xX6g1rU~cap-ntp4>bXVF40p%6ZE9egoN-8P4!nF@RDF^d>KAx z&9`&wD=-DC>zZlkB8I_V+LbNgraB*0PfsRd*>f%d*zf|sIj3^*R*&V* zJ-YK;o7VEJ8W3KdZ#B9*S6*5AvN5mScv&x1U0D>}DYlZz-Np*4zJvsW7i2VJuI0r% z19^_{3@1Jb^?!dbjb%%)lvi85w4b`x(Nj{o(fa688q~T&SLdd5^kvj}bCB3$d-iBY z8iiC{bY}#6^p&TGE%f&2gK9LLTZ1&e1fcTe81 zRlQr<1pt!#+JE4%>rbu8g7N&eGM$}y!s=vZ;_m(HY$vYvZCiTgm*=T|_*#AJw2!2; zfwa!lIi;g`yB7UTcb!FLx{h@mAhuEp?WLv%&~LHR!8v>AP>Sb(<^M}dU_7`p8L0}h zu+@^Za;ZL@+q;>#zz_Xz(jtSS81lSMva~{51NP%^b=+0rYXM0_@%T@)nS?ktc3>&l z5yej*cD-x$?eFAwfraHQRW%TtMRL{Ke_4eEE_pf|aS!5)~cVnT?svPb4uc}}_ z-9FFScCTaevc$*#dsKKMQ~rTs|Ger5@!WiqsJDEl{w9pW_-T5LZ9o64T5r01>%KBK z>i_@!Ay&Kw;QaTU6z}ls4Y2BXiZx=1sH7g<9EbkfdlR~AuiH9_gJU@TZD-F9VBuzN zhB+Mg19-1M$}!%dW2;U&%cIrHf%#^6MxZ%s}1 z1%|ub9k&2xK$*Yab-s}H48TQJbSIHDw{1-yxRWie-vL+%R$0DXVk_M?drwkM7?xoz zsFHeH9@G2i90*m_3btA&n#=qz+-qkl8*qI!z1r(*=v65%dPrXOwI=+{ylSLE9R~(F zxfbk*m?zB=RXs#bA_)tkV*!B^Z^G`=b~oQu{IQ$+f&Loz?ZY8VzBEug{+du-nk*#8 zlM@I)aH2dH{nRJzFz!9fF6j&f=>cLIPl0rf1?$yL<(gpAMj*7`jo}~I6khb7hk*0F zEe=A32BVuI77Ww`12Hj&?};*)mw;dR%BLtyw9Ka%&HX!m)srff;v*z#|NubT`}XRu*KuZC;-V1b{l{0V{O{K5ZpzX7~G z4H04pI?2DU;cZt#6AErZaQ-7b^)~#|J?8ao_ffFoM6+y0mRpzcPk>V?*=~fhaYSb) zl_ZsglBST3E2=9V?|HhF>0WHt;^B=WY%8EERq)B0|MBP<*$E(a>1f?CMOoS-EqiXLu4=8{(MN_qc8W$E$tq?zA{Vv49;B zs8V>b;Z@ss3H#KbwJ!79hyc^x43I+;`>T4Z)bEG1uf%PyM*RI2S&Ql9!M5*Q(b7`C zEW2!2sOS91zBEghOH<6?Va13>;fV72i;n<~e4o|B*ZojbT#ceKUPuPQ!udENm}&aL zqoU9LN0Q+FLp5BfP~q?{kJZYorS(n~nszIup5QVfv#*dr>6r$vxv>}Y#~u^XTxAFj zpPDRIDSFGhctgM6Nc{+#zF)a0H#;SMJ8wzW*1o&)5cSO6mOki#kkY8vT zk(!}+Xu|Mz*9CEGBjN}n1T^)~6VY5nNDfR*L8|mYulQz~G~rKEfhrM!#StLCVUz(` z4iP)Iw)G118ftOeBVqz8fWwC-<9yTvE4nmJNKHr7kw@=RnWto@@g9@*63oWanPRL6 z;aHs!-y$OqWKUrxJ77du&Ua(h%|#k{7;lF>pBo0VFhsy{-EZ`HwKMyDMPjLAjtFN7 z3=W=Mg1sJT2dgXq6f8(ski#@NtT+UrFVzBHeWwFQ%I;L=SK>hkmCv5cPGk0K2VNtX zdP8IKX;W2ne;U(Lu)fn<4wzUTjfiBu#eCZaty*uLc=}quZksm}FvwqT$~e#3@Z=q` ztghX*0iKHyCbyXz{82tC?)8^vnFR>uSBZ@Sw3nkUAPNr-6@e|&?uQNCMc|tFpk+v-woIg(BO);;fZ(f&#e``9oaySJ zbC&b?fl>s*MG?&+25pc_wK00MYyDO1IA4EIIc(5YSRyO7OP;F#Mq&yEV2@LCjt+>h z7R8uxY?7)h9_J;Ja+>iPFsaJ~ z!zM?7h=~5=JBS<;w*_l#G`NU>;Et9*ONnBuPxktROG=iM#Mf5Uxf{5dRd5jzupNzV z8~)w(l)*%VH+M)zgsvhYlsT?FIflzBzZx$ePCTw3KL_{)2HHL0YQ{n0#{uLS$DtU0oAt8|wVy_GC zO@yJydcQ)FsTzK=Xo`!q#u0^5$O-kQFoE5Fci;gk4S-E z+Dr73mjOs(m<2K-T`+lviKf%HTPUP%W>}hV!yag+O*{k-wlx+Th=6P3TeC%$Z|lsd zZ!$BpcUL+xLhj{tyK$;VvAG; z?erV`h+%e!`Rh-a%QH+l7+F*qy3$YgXsRy?SyXI#=;TTKbExoLoz?qVGzFd0(|@!r zl6Ks=BXcF8GoYEHMz!7enlYwnmabgGQTVD146dJNY<5<&T|p#;E|^3I4aFltM$e)S zhmzl?F*p&OU}OJd*76z(W=<+vp!s=hC2qfC{U{8!+sJ2)Rh>=^H3XJpXaTvP9Bc== z8?c#tLtrfdINzN$V-ad#Wc`%b+b%K#UGmcty0ysaxF=GwO5eeW^US}TYW!lV+SXgD zPL&i%0adJqkrfCu- zi-_Z5sbmX{y#}d;rg8XAu~(GJtqjPa>%ajqCWO}=7W<~zYObn>gnyHmB09jxP}S(l z?wQ^AZ3zfTkBDU07VV0;!k_^QH;8g*1uV~G4*(bM6Bszm7%fE4*jUjR^m7dL2C>Fw zxmhrjR$rYl`Wp3C4uickZQ2vtFi;k@*nzgWf&h0)C(c@QWAS5P$@kDS}5>NvQ;yRz>BdP6u zuw|_G?<_iKR~bAc6sXYh%LC~^tmX0>8PKTZmPvHtXv-}Z=2)Csp=zQALr#~3Y%T!6 z3;>PH02qT6v3-KO_stA$+g(#*yK5K+i-EI(3Ww6df=imZm2D!wC6OW}BvFCi<2UPgP(C(Ob~jjz20wY5{f*BR0M?tR~0d#O???!U>w`sUmZV4Ao_+?F@&Ka#rd zm~U;2&7Ji4*ZW0wwZy~z+Nu$Bx~wUD-*&DuXB^A#Z*>zGAsrJ}KQ_HhhIM&d?zgZ9 zVb*_F?RvP5-bT?QJNghl_H3^<-Z|Rh-rPTS-NruX!5J-bXd-|{cdUbv zyB)|0j@;SQeoOkHPZtvZy3m|>h>a1MdXqWp5g0Z!U!uL7dbMK zA0y~IA+G`JAWk{iF&88<+WiM^oP9sRQX{t|Pd(nPPl&zjMWsnRe8~UoZp05C8$r0I z3x4g}t*SgNUlmr|WmHjHca_sWY~8&ry$)W-({+rxa3Kf^VH8KaFv<`-2%QZOfySo5 zQu_59^^Z+`!oAD7ude@O*T(Jq4)_YbJ)7Z#kv|jv)*G$%g7S5Dp_9b5JN!p7F^ z_`{ku+J#+Bm34icZI5g#k%hfeYmR5)7rn}$PlY@$UI( z)mF0KWxw6#@8|Gqf6MYiJvr8|uRgJ{*w$MadJSb!Vy#ND6aj=;RdYQ>CLTSFqxH#m6J6-@bbchya9Noxa zKp$r?h7ufjuR#L|LcC_D>snSFg|#LV;`mB$u^D+mPvIslt~2KqmnZBs&ih$`5fByQ zAx0+E7ek9786D;YtDHlS%Q#zYAwmEAH+ed~)|p)7op zcVQ%Da71G>#NocJ(3d?W;spp*`yWw)l>3t1D-TzjNbi zdWgk?%|bl5$#EHAbd<6yiG&U0ak!m`Q=YF1KN=JQl`^oi*VT3FY}QO@olT{zWr7gb z7=;81iOv2-!Go~?DojssGaUfZgZO#*Ha+M%Ax<+k(%Sl&dwYm@~cG`?=;V!={vDZR;CV zBvEy?y~h`2jP9JcsXNZ^C9F_WY%F;`PBUFalda9z(+9#u9FXmXiHkG$6XTCAwY({X zSR859zHCl{CqljYnYfdZmkCrnw#~$a!`2<1g)1Pmg$qEc3s-?s7B17vh08x%WoeM& z)`~B5DB@Yxb8-z7HF46RWhNIfwH|UBxC-%bG$Fr-PZG4WJ>;(Xzu^oSNB!R&gZ!;! z{0MTjCJ%SiFZ`apzcO8%xDMW!wYNnlvJQnlTFmcom@f(iyp_X)+;d07Q5*;z;~rq9 z#Uo#jKOIpd61zEiMZDOs6YsaX{GW0!x&0G8ezU#~=hmw0mfgnhd2>?f&0l(N+BUdS zlAOd&hJwhRpvUV<9>_Znq|a&l0zY53IJ{Kpj_;FwI^>V304E%_+Ip=mhjwVSmt@Tw z-s2qmA63cg>GarrMtC?}q}GWmL}@V11{;8^Y(aiqahKQ(*+pA)AUJpFk&H_(LzOuB*L|hqg7tSjH1FJRE}yv@B44Nrz& zbZZ^mj(w%KpR-w$*I8G@tetL5nACJM?}m&DxgqEgZ;$pG&)hI4u*w&LHX#(@aTpjb zqX;&{B5b>K^~O;ccQ#ixT~3F6O4YwRXvja;@*FD=*2b?VxcAd-BD{l(H`y3*RZwsZ<13?`yM)XWf54 zd=GY*Ri;AMhR&V72V1%>vahKab|$LNIE||p^DkiZaUI`2>fW=ONVzZ*isQd?2P-_p zyj5ww70WooaYwjQ!wByGMNV6LDu$iKTxm#4%Nmm3a%Z@WUT|)IdKb>eD4CzKUa)?} zF8BnjXH%;2d$)YnRFk&sgiZBLQ7hY{7<{hHcWcOh{QlTl`~^Y6#M=J#R`-rxbUfwx z9UFg3cfnXV${;4G07?90Q`jH_l~Hym3J51HL5YU-VuEpb&XZ;*Rt+-Ce3*~`cYfdMzp zcM5_GNg#_j?Zo7hrUxa$M|Q7NIO_6s%Rr0JceUb+9=^tSgkF-pmbg`r4pz9FoKo1# zV5AWG_!zv`@bFDKu;GAwL6B(1MZi4{!lu3?Kk8+u?)+p`+}hW;u;;Ow_xInnbR_L0 zWW2AWvKv~SAT-oz( zMZCDUPM08ZBi?{ZJBlVjA44|%KOGmSf=Dva;3G}xNdS)yV=eRbe-^=tU5W=(b$0hxQNG=&cdTMcj#loShdmWT-A_O^vrZhW|MmsPDqq1n%v)t7H^T7+??8OF zR|5jJh?ueX4>SAxqokQ=ycY#(-rOYIx2lft{Gqn;jL7~oB0eea5eB-%Gx4d}qwH^B z!9lMw`D++5JJ*FgFV*I!+md8r!AFnE2v8H(wHwPOR9g9${fLm5K+j?j?`-16d~b!O z!X{LVC-?+x+EFn({1Li4%%ABmcsWhgo{iV0zj?$YOM98i+m2gJPnZ96M$+IYDobnP zAxz)+19Ko1X&w?Xi6*L0SFCl%HBQVSOQ=zK?#!GN2&@44YOc&T`A)A2uV@%D=jzOa z+VSas3vFzP419MZ(HI_J<(#X!N)@>C(cS>VmC+ph)A$!~qMYuu);ojo|HZUdm{rG! zjoqLhlMdpsOJpj405){wHt8k`YBwcJp~L+Ye(3m9B`w5WpYv}=@5ud>mKM)hjt1v= z5GVGSEq`@ozz|mMd+e7SGIL7eGXJpitK7}dO@u4PZ zCsxs&UWa4$KkNG5+?eRtaleb?fo{L!QT_u%)1A+q{fQlQnS>YOR08IpSrbX~2i6%g zKM%CnLPL}6HNjh8aY4?(U3Svq#8QGxRAt_or@MPYdw@ocs^nn#!tC0OrZbmZcaGGa zeUS9{`QND!r)=1pAO{}dw5Ds+eRZlX_rCO#(^uP5&S@{RCYsBA=b?&U?1?N) zI6umvpzJc2=3$*Jl=i0OH0&EqTf@;kuV=;LITJ%ovn|JB%)%@-Y^Y81BJ|vzivTmo z;1I!=rP4t2Hi*rNjs%R|Q9i(CU(a*>r3@c#iQE2>J_JydE%Kg`KypM+!&@A=#|;3% zj+21>dBuDA=6OFH#%?GdP_s+R#A28YSuCuaLG#DmPatwE9T$}E_c@>AzC|D~{<#jQ zYf7=(%7@r2>seg&hna?1et3-BE_(SYJ#_eE&fHIj{*4DQB~= z*VkBdEK%X`hKl4zrXJGhB%5wbn$$11IOH$F7dN4UhGXmc~XUh&ow z|M*ZdSdI z-&*D$8ERvZUsG;}Uq7y0&WuZ)EA8!5X`+x8hl{%>1nw<0p(*hYK_vn>-j<{yer;M`vi6|k-&z_{5Fq^Ya z(PYavJ8@6qvelc(c|GC{wr`~`hZ{f6L+Pk&2erW8?)Wd)$f@n+=y8d=`KD!W1blon&f!_JhRqi~J3@+fM@p|l>A`e|Q{Y}M|q2tT*A^!&Pvjk$Ku z%{0DrTK|M5JO4QU>HP6ww;k5G zH(Y_^7u~*YKfA4E&s=dvn@E~iml#P8k;^aJ`oufZnp483JBtXOQ#l9v{(xV8S>`2D z2Q>%F-+3%1@4eeW=B*CO@|`<+8w)urk0$FPcH`3}ylL94{?n;5=&gYAr;caLp4Pr_ zXEq?uuS~!(%aa&+QB;^bDHZPMaO+^tQhva+J16J605o?EjRAjU-A$2-rp<=?R_(jC z8*4__WT6A4BNd=C2I-rRZ}bwHX8AA`+@LmGkb3FnJV;(2C;^ps(4fM;c}JgFdni}r zsJxZ=V2(IWKduHX;FZfA&g0l6ibw%70)EU^s^o8F+8aNZ9PC@Xks6ct&C)vW#CI6Rb95j}As#x25?4AqkiRfB>f>O3PLfq@`JF5iUjU-H8_$tf$HsF{F?Q~Ka*`A>Ue zSy*&es#;w7;M#^^-x+U%aEx3)g>uA6sZ=`!kkY$x2-v`YyyL?rze{s=*Ip;<=QVKj ztZVK?zG8>dF5#CZ?G4txiabRIkjIswll_oP3i0; zu5sBh@?ASCqfMI~RR{Y>1Y~aQXFj3;0S%BDm5{m75GMl5hmsO_JrZgA?05a(B;PFn zEPO0HW;%0g?92**fFnHaNQaREy1|3+W-4#)>o7^(*$3-#DWVtZ+XqyGh5qwn9wJ-O70lxJ1yFu2HBKWTZEr zD`OU^mJT%}xhHK##7b?{fD;24Q7cgWC z8po_GYwY#xsvdZdEodv;p5vZI?%=0xBr_0>p$RZP62cyB-){5ak?keE0iNubQ}zrP>ZC^^21%9jFe z5iNt`xvZIqJIA82hr0N&VuhgN+)*iY(?(Sh&5gmRoN%iqNmpx5o51UV6I>!4F873A zJN@hcd&XM0-J{gP?w;u!PvBuwUt|8LAD-s!KyWWlzi4Z*)xVs!2GMr)^{+%Tuw?Nv zG||LeNVSt>+M64bN$Hzaq;_2p&?umzeyKuNHvnUbK*yO_8jQ};yT)Z%u&b!EqMbVh zC#`j$6xDn@3>e^#lTspZu6!Z|Mtlhmnk*dK)8MPJJ?wp5+Bv%@x!e?f3^g+ZE*fg# zcac&HxQi!S7cOdf`k{)Ywf%~_UyW6^*IAc>J=i?bg!RJ|CqjlT+KX5pBl83+JDQvy$*1_+QdlstGp z8owN#<#Yt@v+)s&htqzahqE)GoKRqZqeGBM$QOYVl|X)8ln1C}L2swEg}G*(W8qHI zGSMsnOYkfKo5q&7H>tI7yD74TS=m_E`PpDJve0DmeB#Rv*|)Y+OT{b!o5q&7AmJw& zA9G3u@ILDB?Ef#K>&ZiQ~|}($j4m%(6_Ck_iJ_rou!{qhB>^V zDKQAam=8IQ;n@yuueeWb6MH}L675d=&b2>tJQqC@ZyN0*0C~BvoXa{P0D?s5%H-` zf)0cNj5~axCxQ>$N6zb^_AD^^uw$gXKu?Io%e{qLKvu$CTiolm)1&aj;W{v>oLI@f z*^W7E-V!$$EX2j71D_Q4>5I}^9^=1VBi3`tdUvd9z z*SmN=H@m?-L|wk6K?fZeO;;xF0t=S7KcX8wC;4=H8x(ba?LTd_VusACi58cEfkSQ} zTjGI)lw>zqL!vd0ug*`Dl!Fv63Re{u?*JqYqy5!+%_#@AQgZA7`7FVzjj&|cHu~re z=j$a6iDyBd5D;nOK+j_(j|=If#e6_GvFKigITg5d7`{Eb@kF~#y#_kEj1D|IF<^BdAtUTY$C+uyBWeIaVn|7V z5rCn?4O>0?h-O9M}4mMAc7&w#)ehWbB2yXQjwAcZl< zbVeKV?2!oFci*}?@SzDw2q%4#;q!6di)*8!TqJf}_SGqli>Zajb!p07Gq!igu_O>%T-wsAl0-iC8@ zafffQbvz>_hDl`j8P0V|K*@0`Zq!c**U-6>^$;Ka(K+6>XXtVpcrnF`rw|WR#v}wl zI440D%H#wJ>FaOdTAf3{sAs#wSh5|?#R{0H_qxR$z(R~fb!e;MtQ|5R1EbvlY2mtB zuB&IUBR!dD0gFHi&YWABymARZ2F~E}D5((KS6o^P($)E}4fy-CoS_{%e2cOYNm3tO zY75QP`7mYo@-z&`YT9Dzj1A&I%xaE6m;iUM-kJw_3@C{Ek0I8=i?7lV>etvfJ`HH- ze4BNZNHNGuR8h8vJm+Ab2c~@>jV=!=erJp3d_%);?)qts_`M#^>S|tN7<4iDOCSJ; z%>A(0nZ6)cA$`UFp#wI)uAyPovroNk&d~KXF?9sROa^Qm)qL}8UX08EIvF)VMiJi-)+NpZK)m=p;Qix{7Wszd)6CMu>H zmE-25!EDdw>FC$NiZIyp<6#?5BC-9gW^DH-3n(r!bteC`re~>RrxuSi=sowf4_)4z zY{VZb6VAVbR}eHq75Xi4`S|pt%)eRt)vmf~92$)InYb;#FEw+`+-BoC{m6X%r*5^U zf3^xt(?;S#X=#3Q=GvQ?T#1@_OHam5lA5SVQwwo{(=Fr9LjNlqQICT;aETbU`_*>6 z|Jg6Mr||o#n{y&xbJPX%TtiPyDJ{6jMrIAW4`+@orMsB3PFJr5otJMz5$XK%b1>o$ zC9XZUpT)E6WMpq=Z_W3yJ1D#-zF;oZHbUS{nQ%KJovBu`cQPH z0DVhb{ArDaVCBP3l=Nj5h5s#a@~6xZWs(W{EpgAL+1Np{7Owc)#G`s#0@@X1wQw~^ z_f;kDbVy4?G@wJ32?XUq;Ct`$pt{GazgVoViQ4|-4uFOCGwSrA+mva=J?j3)WX|&< zdJV2O^7MM+bl3#+*RgrIAk}(YhYew!UMYic~cc+QQaZE|Ss~lFGtWS=y7-tuL9Ykv)^tt*@D@kwhqgTVFC)BWqFu zTe!D?ubs)Y+t3TjTexl638G9&ArYzKCBlYZVCSVKy%a4JhEyS$ zi$0A9LzhpBJ^xff^mgb3xz{RmEwuFLkBcf&qn3ZC#~?EGPfW#yt49(Z))K$xSGfoO z&tDSFxQd*bH*PlIJk~#r)hW6h-MyM8PGFX}joiLde(Oy1Qw@~NhN-^mW@;-2Z)Rxf zl)7FZt>wd+)RBcyZGFycj3fxf)|brH$g@z)eT`ggbj!+#FA}S*Uzs_PRYKgtG9hf? zd{(`F{fp~QLeL7{Ok}d@*D7IwRs5Ka1D_LjSy7?zNQ-mvc4RmLr6N4=Ag7d)jSi0w z7i@?<%1}%?J{?A-UAL%XsjrI$w@rVkmP4Q+N}*fg*88`!MCEyJe`_~_|IdBU(+}8O zTtHq;2=QD&^(~k|oNC&TS?0Rc2pNe>kZ-t#9$Up}DoibSd{q%06BpZCU&phw6$3-E z06HF7rxt5r8FgJw|2YfxjGV*%)oBpTz)X^@hZ`lzzD`W5_Q#!rd@u!ekZeBG?oj<$ z1kHKk!^ZHSFa+c(G-ehWjjFinTI!!`?l^`WvL=I>U`fbT=+F;X=UQgH9S%26uh&20 zYdN!R6_>R@VESBBU>N0Ik*m<8A!v~*nWzDCRbbA@0BF?$pK@%|JU=K0{9G?F)pF3t z{_<&7xP_r@&KF z!k6Bfz@zLXE`4IV->(hkz)Vx8mm{6B#FdDt`pKJ!984SLU}vdQ%Zq=}HvfOs*UNhp zG)geE=P7<-pVN;YyXkHRi8k_|J zHF1ov5=3s{;9l1%(#3HNQ7y#?LG$4jAfGov0AB#Yj!GFm967&3yqyVHRnYm)B!ghm zdT8B0lxUrWi1z@f4i|=}4;06D3YA`BabAqn52a58);Bs(sLjSbh!uC98o=OrKr7~% z&T_S$(9~Xr&gIGAZ<@E}r0?z@q&3J!F?Q$XOC};*5*OCnxzAZ~Q-c3wjahx()q88s zRWb+ouNU#HYNW7){4$}YcS~Cnn$#QjN;Jn6s>w;H zzB+bF`Ro{eTf2q=FHzNU<<88=uTiV5pHrw?DMjrU=W45Xh;??mTChH~QEf0yRx#SA zMz2$l2h6Eek?B!6D=?>4L~cvvtwID(W{lzjv33A}5D)|a1OPKbL?8eFZ)LBRt-$KW z0+l1j?%v+sZSH6{NMKUSU=q?2c~@6-+5Kb-fPqO8l6d|18vg){2oV*H0Gz-9Zzz82 z^{drSlReEknaoLgCzJ3GcAidP>@UyUEGkUu%3gF-G zZF{ZV=DXMKt!qiww=K3?N!IBP2`$(H3=&DKVzNvS#s&-Fv;i702u>mN+9vcHlBUE@ zt)GM*%6_dH#$ueun&s54T(V%Ei>T0y9x^y*7 zl~S8kuB5WFx>DW3uB|B6mfJN>S!JqS-BGmV%l@&MW3SFtga0tusivEYCA+F>aE*># zvEil8*;A->ilm|gQqfh^HFQ2Y&U!}0Tr0A$P>#|G?V)hl5|8cCmh-z>RKdNc%jH_4 zO2@f}*`3dL?i)$N%hRYSlHatq686`C)zuB~(p78g3groubGySv3RgeJvZ&V7`tl5R zI3XApj$C#XDA~fuva5YXF53|R*tMy*$NAHc_w}`9G}pc5)x7e{-R-i@MfSrk%Fn$4 z9HsQ2A61oLQ3vViC?heqeR7ITsZg~+nE%fC6LNc@SZe&wek$?(xoF7JMSa*dF1p&{ z_Z-u(bJ^N-8>_M_EpHzGp{8+9TzSobJmt#M(jn8MuSd<0G89q@DxK{g2?5~K#v zKyF7J>@s$KuXp$7-ChylSlyQna|eOM=sSX#s(Y@}0IadJRT(y*x40%$!a{YVm~m#M zD-sQ7(k4m7Z=sTgeFO970nxyPw=Yg82HR#$^*~&CRLhc2PH!G=&>em+TgQq_a zz8s|!!G}@2q93}O7s}CLaw68f9RMK%0&v$=BUputF1f(1%Q%T_t<|?&+-^+VhNhmD zqL!+P%1tVIX+IVVHnXAhhuFlk-YV%_vr$WbfEAP! z<*hYIdn5if7uRY9x|A#18H?dJSu45LTpbTLEL{aKeb)N{;18~|+LW6TUzH$I)#>Zj zYGpChZCeYh_gVrYJnEYXvYE21?XAyw#<=Y1b`-X=xo!&CKii9UPotNz9%UQG@5cJG z-$cO@SUN)!!-o$M#eK<(^=wpLV&8kFv2ENZEy`G?Q0bZc*)4ci9-(;zAAs(ljyV}Y z!qRX5-SAfs^w^k)Hr$GsAwe5%L>$#_e&_}#tpQ|YZN>U$^B9goUl=bOtLH5@U4hOI8> zuuHx=|HvLxO#}JG__xN&Yk#+UXLbBtQ~(tduou0v^;)Yh;dlEV_)nhEaCa^Dzc2Qg zj5?hsHxD-g>4?Tra?1&ISY}-ToGc)u2HO|Ew-*TI-IJh|`!-X$!9c0WAa{E@gPcmC z3D2U44s^9^;+I_(Zi!c0SY3nP2CuGX1}cmLNh-)z>qI46lUQ~=79AQZHm=_Lg1x<~ zP8|c5(X=t%LkFEvJSuVFwxU&LMln*eMpAVl(apx&6qCxXSb*V9Z3Oh;F1D(4QEqpL zJ?5jOQoWY7=o(ZkbEsKQgk$E9+I0D^PBY#@{0B92rLJ( ztZFy){+6lT`rx5~@D&y?0S5KghkinvbO4;VnSR_=3o{}%j=ONcgOr3TZ!qm`m6P_~ zZ|6phRhxog&0_OaCplwls&WiqTUPBFig#eQFx(cq&=2X!Y+)zJrb-y)2~Wnf9HnfK ztBG7-Ym&Kx;c(4fB6nlnA!{*9x4RzMkNk?}n@lhan%c%Y)EdD|?}zqS>_mbZN`g%qZ`H#uI=Aq? zGb1*wR@=D@ie5e{uCwNq5egkQhwrszIeQgGCgs<{c1;2jOXuP}yPqR2e8R8Px8%1+dr|(dB97f1VY%^C?|S41rg<0J^^(n|7V~0G>)EgFKISEN%)e(TV2gTz#=90S?ytV$FCV>6 zeT{7=F<&_XbS`bG$F8Xi^u~F97=-l4oUhKrL&BG(Wye!|br+{Hhe}y0b4#|XOD2Q7 zV=U|dDlyaS7nxZ#a;surXvcr)neh|wpBtrUNYV)i9z{;%T*XW`x+E2sRW|ZyX-_z`vckOdFl*e%cV9f(*`;VSv=BE zfu<{q^Wr+V@4+#-)k3vF)b)sQt**!`>QQ&3KGS?p9wNX=QYOm1*57?O*7Grscyiby1IJy5#bGz42@WIgV+eKtI_z$kc7cai z0s84&{b2}zoA8@TfsPk)n9&^$!}WL@IzqzOtw2|gam9q%6u^giC_l#ith>Il%N;Jx zu0HowuRO|E-TME^B;UIi!DV`4RT+&nUMFZCmlfmcYTn4O@>1H{rBm9OnBC9s>qApn zI=^2PJoMzWbSq}wu)G?Ta>~_}9Dx!KnxACFIIB*po!_%8et28knJ$K=8OC-Uw&qRQ z;nH2TGtMX)H*2U_8oqhXjc=im-w zd3S{ZgRmz&n$i+N#w-(1D4O;L6GdMwI=c{IdN)za%()Pr1MG#)&jYH?!-5L&ry37S zNHBN6+|&i5#^G4c*ulWA+Qu-eQ?_9i*TpJi)`%zHUMu$ek$5hZ1%H~GE3QU%YLoq3 zW~^>*^D`o9tUWogljovv5ySe@R}|$$w__07?DB|88YV1oO6_qcDTuL(hF`sLvfTIxKL_*ZX)1oR)B43x#9?LjK2(f{UD0daxDVp;*I4T%_L4IEQ>?iG%b*m9!Oab&jD^ ze#2;0HooA)fgS+3Pk7I!-a3U)U1P>&+&2%C>>w&NVg6%!8Ule$7R_KLATop3F7jj# zydY91WCBnyfH`X;9$Pno^nMIiim)=PkYe;;5CSt%wb&*`#jqX8NXI5MiH`hFM!`f& zeO~RUSJ}xEnh4&7^akmO+*B;1@^=hz`7M>~%nNeV+3nEu5K|7IC@KX8E09=a_RE=; z6b{8D%-rKhJ-K>F@YPM#(=` z%^W9_T8Le6OwEIjujh52W|KFp&2F&oMA@($$XJ8B+G+(?#}}(1%Ct%Qnm$hsuLxX4 zbRIAG19@%2{w@AF6}4n`%<_nR(D6KulZCAHnxiQ;%Njd5t712QVJ0t01@9I=&7InetD#*Zie~ zPuh9b{*%`j@-=o_FMaWDfaZbF^K2L&ELGNBGnj7V5`kpgw6(AEHb`3=B(iR-^Fv0?~%0)NkltJ0hF+Sik%{Kc?(lejZ9&^WLEOqQU z`|twRpYXs-m2oCrR8$|2F&$oSMQkE-ke?bRlg28qPbNx;;=<3o21BYFI>LWgU)BCX zW+{Qsp)a8>&*mb2%_vNmO++r6h=?|mQCxlzqnf|>4W(a&)l35Nw>wP{{)Z*CkOmn+ z$l>#rVPm8`4`X!Xh31h#zdaCbGtReWz-Lj`2Owkp8bC;^Ps(&E&Ffy zeXWUyu`XrFf1<9A4goD?L<}>LIA{%)^A%wgzK)X>mH?`;m?iSJ5F25-7srN+>j+)g z!P+Vo{T_H$J93Fnc>rWUo4-W$XbvWQRxFI?@0KmO&+|?VmaLx{R7QUC&Tm9%k(Cc*HaKcwvwb zleLk!u^+xL!0w4uMZwrdTJR%WOHknVcPnW!LV}M3}gm!${ z~F+ z9(QIqG9w$~Z-%v3xF`@ff2x+xMN^Plm4Z7w<9WECbaPQSlXFq`Ir%F46DUE`TR zqk-EeJR)>l(igOba`lf>o&gR_$EylCW%%fOp8KIbvBULN97WtOYT<}n{NAU;Ddf#t z`nN~JWlwk?nU?(a=r8IYcKgt2)ED;q&`;hsTvNiyOF#%O^FUtF-DmKmdF}J^mOd<* z7^}KzOEWn_aS4`Yq;}s6Bz+%CesZ?>HB2xY+rg!Gu`1!%Rf_MP>GVU4xje*Bt(+@w zP-6srl*=ZZM*}FxWh8$S!PEUG801UxW43sfA6+6{oG>OF4EuYgiklf`Zh~#$A~>`T z$K+l~Ug?7h`JIBZ+(ZuC&~3*fR|%05a|U%R!DYMQvAg_PC6;NJNo6$-oqoTii5{H& zQJrNQ}@L@yr&3dQ;|TdD~Sle@dN8#|4tuhM7Uz@NQ&D=3I5lH*sRBY$k}ZV_Z9K=9}PM zNc_=UVy6uU@%gg}plvgk-a!&=p1r7~_1L7A^of}1u_rCYCiErdnTpyaBC^dyoc>Ym zr}rilv7_9{aAKl$S60~lY7{8m#)X@?>`Ob(ZEc zx{OU4*t8|oo5YaMEHd?+5`fKH$}>v7UDB4)pSyJV<#IF)PK5_CTYK;?b_Kv{eE#ays9 z0j08TD@MlFRdr)W$P-G%E;rbhr1e#Im zLz{Y*FrueaIl@i^#l6XVQ#M5=w7{poQ}p-ay%qjsl|O^JjPgWeT;=6X}%7QO~pC znX@xPgnEP3xJx`$PJG^p2g+%VNyf6J6XQhK6T8G<28o_sG}sW8U28>48$+t-GBg&6 zK_2YUu3q$NnL6kUT|WjM)d%r?UBpI%w#OQbN*2;2jsXbij5twy*Q6V(Y!oeyXrqm) zE?MNTa>U92F|OM9wtLqZ4z5nBrk0|Qs-T}0_<9ekpIv`jUsT;2mpp=SCS+eJExB;g zDTAVoJq)M9HtfpTHgO$B$3|5h=y+kp-DQ`V&6l1_N5!M14W>OM{|7ChODKR>>YI48 zu9nq~ZFQNqPjF_WXW%R~FOBXUa3?A+TylHe(%jN>gEmsvnNY9LXlER|J5yg8pRo#-lgxy`Hjr*H-Cx!cll@&9{w^gP}^JQs%!Af@Yr>wQxipXauYx? z0#sLN0BMVCTXg}^*nrE8%j`zZ_&vh}v*rYNRkZxF_qN|pRc5#D<%!V04x55yd7xxe zI$2IVxvT<4shz-VY!t1W31w;7j2c(4>JVX-ufOZ0hw1;cfB|)Y&b-2m=u;wI*k94} z&DD}mTu%&1tVjBXdQjctZF`Jj~37gbA4 z`~`|LM7K6;nK7GWR$g3ay09%wMabaMx_AmbVt$t;9Yi&FvKEB2Ueqqs63X~)pMBza zjUIP)niNH}44E;mf_AH1@N95k5UjOsS8-!5aHqH3m&AMggmKb?Et(i_%84Bz=N)K? zS6Y)*!K(tPwslrQWlBeu=%E8mXl5*R+L(>*UY_Iv!d(LDFd=xPZK$FT0w2@_e_krc z$=h;}RZakl7~?jsE||fEbbySC>&KNRLMY5yIqikK@O{u;*vC?dOQbx5!!jq~tT0(7 z!W-6sD{5Pf&2XzSrVz{w(KbE;(1U{b;H@cz+$-#{Y?WiGbr}B|v@{K@4w9b~ZK_Jf z2Eirg#T;i9HygVw6D)>{5w7lg*9L|M$QNP`oe;*r;R7{@#jtdN(8$K2wqS9)gH-{Ln-~HXK-<6wF2##vl{Ai5B~eu+1OgLz7j(jGoqzQ4UJ(b` z6cBT=GQCS1%lwRIb675_673_|**W{Q!*~16DYJ_5nQWy<*=trOJbQTIju1|Yo@#Hinq^lXY}^!9(r;)^$MwXS^R{$_uF5O$oUBp@O=vva29?gLEzbhS5EE~; zG(@Gu;E2cy5I8~2sK4h$o2ONbU4bGoYzb0OjC$iqbk9f8(og%SUT#d*F9fP){C5I| z`P~rp88p+sc76^6hbQsfvH-AdAF}bfyNCqBn&aGz+y4yUHZ4oUAj8O_X;Cz}Ffkh- zo1yJX6H=K5Iv4@ift`S`+*A0mX&t|sCXb@-8`8fD2XB<2!kfZk@y7=fKILE3;3HJd zr4`RWvEQ-fM9u&u`WGnZJ2Ps|CZQ*-5i{t}x}&q8RN^U5T5lj1xDC}*j>9vf&`O?y z9ZFQ}P?sNP5i?#97KVrDkN3j3IdkQH?ef^_XuRYJG#(-p@w;CVYa@<&PSyTCvoYC zEzSJ`(&D*9XRM+Wf{BNAHbvy{J9#Dkj{0_Wo?0~rF@!_)g89@-i)}n(m)3sPP5x^8 z3GA7l_tuMlPA+z~+}YPGYHvQSUAV4*mp60&HB`Y+?qd5n^*@G3-Da<9i%n)n``_=g z;;z?Kpk2aVfhK5`=IjTz8pr7iMpVgv_vN)6&GzGid1uV0T;;I3z}>t*+*=Z|sIRiQ z=4YO@S+~!vU1`_R?%tnI8`jJmNw?;``?=4vUZ+!rkg-&1uMT&=sDzqF{7l}ehgI;C$@rAnxDY4+TjicXC^TL*a+ zwYD9ql24J(ZNJ{^qOWdG>Y|^WCT`{}HQ+tWSF9U$7ga?wN9?T+od1*O%DSvQ{MPRG zP47{yXI!>&KC0?%K+Lbk2N>t3Z!UFgX5Y87XWc1QE2!#O_|>y?T=z;Y{ZkBOTfg#a zo5fIzg|?Banw~+FELFGdkJ_^=Y903stVUjK%?i_{rVZz}*B7F8K7C!%9L||?Rh81# zH4S!zVsqF%2{gOH_hl>SZV)^s`>`3Rx$Z|8^YPXn!?~^-Tb$gCvg!ExYxSpir(a)$ zXYK{L^pQ_q`=1XpuL!{}z_C)YzN@Qm`QZ%gy0*dWajBoou1$X)mmSdlW8CNLN4pPA zGGEJreACOzk5*3L*0o8FnUWipS5)fTVjX=c&3kkI+$AS(*9U)<<9V9oLmI*Q^>5yF zt=&IXxjpvtq4U;dy`QV&9UtG26mVp}igD*Js|gWH%TIlN$>WuJ3c;b?H2>bGe;QWg z|KWajcV8UD<$zmYu3!(+affinedymHVczhoHIKXwSi@W4)B1K?f}OSGZqnnAnR~?; zi?ee!3~-ol{J!E;ue^=kVvCi1zkJw_Ro#BmUHyi#w%yo|G_HpYqhHB)j$K+lGKN2q zKD$1*o5D}LVKW!}U;%T<+II?wmU3843O$|MP-Ge(=WH^c2v03LvErGtEuaN2ymreG9&*%dLkiXVhHPzb{vS3afD{ToSlO zTPhQ@A;i*10qx4Lfg7=3n7vQV1$F8|nDw1J|LyzgW5&#-62f6D3P9tAZ7J4amJo0O zi;2OGju?}2&Bns?J_DQpAt1_TvTYn&)+93;SQz)fbjKy;=uWgCeeWZGe{dNCG$1ZT zkeUdVY3bdl-Bczyt$*~?VCZliR$lP>nENn%z)w+qtwYWC;%<4*z--lXLh*b=$4R`* zH(HdZ={A1nYm5~+>$D^Ke^>wSdbjb_ToRx48wW1$TvOmqc>dY=05R+a+y69F)WqVN zn`?r$6&uvEG?uVX`{L|7TCSaC>g1wWIuoAAps&1Z1JX6<;<3D;(k%8B<*=@3+3Dz_ z6tA!KtzU8GRM+vrMJk>3A85D?^Kb_5(C-1$*T2mLw~n7&M^Wi)U$1H{`&oL`em2%l z=Vm6K5un`|HZQ8E2I!qI*wbhWHctrRsS323(mc~7g2L%%2Yb1 zM)B^ytC|D%Y67Evr_V)4u5i(pu6P?{k2)YdR4%*23#SJU z#618O1Lju&oJ9AIl?j#%hoSGq?AMU2>z_E3YETUos9!)gC&;Wg1lDk(tgE`mdanfV z0M7$f(W%xgy;Y1~%vRfXsap>!j4kUN`_}^XHEq~Y-&V@TJpXJ&eL4hf#7XBY50IA_Ls04UzXkoQ zc^pqzIB3mL=G%sk{J&d>gW*@6`flbQ z5-{$+YTt?A;_;7~Siy<)HNx@MrTo?W!1}3BR98YO3$k=AFp0xDkuLvOqz7P&O5B@X z+{YTGj<^1VbIXsUNS-1o7WKpvEWxFBvbTY`firxGrL*PAcSo=uOJQN75jDh?j_D2f zu6>HUPq4@tUILFyYc+2K_(?Elc#TTTc`#ENC`;$Y2JuLTq-cp}zit*3Y{g1kI(wO` zLhl%*p{YjY-y2$u?}xUA*6ff0<1YHvS2sB$DbJ2l!aLbz@ZMJ5iN)uE5}jP>p}fs27;< z|B5a;h4xv@sA%|dypACXmaaA5smny~fVrs&M&sXYL_Ge_Hw~SNHv5<3-5g0LvLc6) zd%mhK!6zE1%Wl`z26^AdxHzV9p zNIGRTUU%uom`0AwVyJY=wKLxe<)w z^wT<3coNSIWsp*$@04Pq@0ddI?-`{k)8==TL=vCR)g;I1fL3{~*p~Epe?bAHlyVl3y_&Mb%XB*yM@_?!CG{mFUq|JwytAKMNW zwoU9(^`dX};LE4l&AEK7jiKc-I*K%fQ-3Df$>#HIQn8mer z#-28Tt(G_^|H>^fd8=GTahzsWUH!KUm$E8u>wyUis-khQ1y6FibU3bf?m7Ja_B;o$ z2&E%T*)~I4HkW2GWq$V7m*4*6z| ze)&?WxYf{W6K%C!DK}PGAmtLt7^HI}D_Uancxu|Qp9I1w&!N&gCgAeQ+h}UgfBf?1 zriF$;KebZ7CBVTmWN-WEYhbm zXfq0wd3Fn>BR7X8b`Kfm|IKQLyZ*XH@(Y8Y(LnCBfgS4-D!wxni}X89tlVQL;7Nfx z*LzgQy)`)snVtmF=p@>Sr;vk{m$+sc)K!-ugG?j{7<9})s5@2j@|h>@{WdZ1bbums zKuD&II2og_3Z6;XvJ0;We_sEw@P%51WDt`yxa>ENxCIK=cY&}{oyXjcS zXE@7N%ly1ha+c2Me?ZI5B|Z8P!1@mHEoqquo*hSXyKq;U^_NR7RN*wNWz2D4z+qnJ zS8v_NIX{O37DnT*H9;HLA#_Umvuw>V0z}_gpu1NQYZ_+EXe*eQ+SOHs%`?js3@J0r|N1hBc`UA_BXU!* zjGy1snPCC+o!)$`_}{tBN2cwofLvhBJySQf{h81M289aS~6;dR(8 zIKWX--!2_i3U`YA=TjXo+hZa09U4@9r*R$cfH9))gae`95mrS201yxZ00aOtL_j0} z0B>bymAQbE#_~Y_1iRmHq(G+12uN}TP{reDb-i7ry?WYS8j|j_61_5i|3=0L07iza zXaE4i0Q7l~z9;m4#XZfKHJaRFv3OKelB-(}RT8rstYFnG#k`RR$C8cRz{z%ZMgd3= z>U3uhga~w2&R-iLD_6yG@C~HMs!#=d4H&6_a;OsO0S2U?;_|S~-4fkf!z`&ZO8|h( z0nN++7@ry4yq&kVb^XuUuAJ>#lHIMYw$oR(t!z1dmC+B_BqlL&(||!3lZ~8#NSdZ! zgJ1vxhQ2_Bcnj$h)us9Wev~uoN%E9vgC-x!>H&XZ^(j!)^v)!C*lN_goR>~kNA;Xd zupsEXRMF+KC`m}9$w9d#JJBN3F%F{C95o2hBjik+awOeg1kERrWya=>%p%QCGJ+A* zgnK?$Sq!ss=KsQl@Y##8@>2J5ZBz~ zN=W!~71DunFv6U|7VdeohZ5(b;Mh;rF>%@q?y=f_vwGcGN?FQ$`Zd+hCrjJ;m|2^V zDo&~I5*!B$gTA(jwA31aac@-3t*bwdh(#D}Q&5$gEzB)Ejr{H6DjGY22K~StJGm>3 z9Qd;((RaR}SE8_P@GWQlZd}9>+@L|x6AUxXUw)>ow(aX|nd*#MDg7su^8|MW?1(v( zeCd(g4B9Cb`BilEq?aRGVg$M`O?x(+Vd1LoVm2seEeSV~tMPZJ=O<}dGyTbPwFesU zc4e845|9A!pcpD?v+cloRub}j7eZ77q6Q4Z6QIq7+i6eLekv|Dlqf__MblJlymM))n$1!$*a$lFd%gHb2MtzZF0 z#r>Q8!L_YVqo`+b23r=t@q&EkG6VmeE|4?{355AnKG+zb|1RKju3LQReGROrXzB6Yvx1SJ5`U2KYT z_B%gD&r&YLJB_ZOHsLm-7d_GCd?nOYv=i0iW>`!xD&_?6A!fjz0+DO#>gnjn?xl?H2d_fr8R4);P zXy~w=8O~Q1!7w21O0Mev@{&>4=Ot(eDPcnQ_B|rOVDtNbb2Y$$F8M-$<7eG-M{7zwiXTpY9d} zhSQB|>+s-3_VG=_%$fNlxCOaaqS1!fzMMae`t?Lt-OmRAx$Ve^ExOa5H+sMfK)hP& zGSS-`*a-FnDOZA2g9_J5@(uU-9lM+BEuZRL`-n*?-iTXOd^&;cuDdL8TmrQ<{aG(UPdt@GNVc-yi?opc0 zT~>F~**wlRDfsNzR1fq``tx{j=x@0H%U;BzU^mibWvwJ0?SIx&df}O|XBveQ08QxL zy5K+(TXr8ncU_u?2ftlTVqy7r{9;AZLD`8LUevQql=VQey9ByeUd4Ck6hG*4wWNt{ zi|0g@1mfsMv0Z9(Acjzjl4GsZw*_OWrs?fp?e2KPs>T%y3haGuo%hw8{><+Uf7oM< z84#(7yKZyaH&u}~di0gP#^pC(j?g<$_pfch-JRGLd^FSvo}Hi1Inz&5QBlzI=ajVj zxrZLZJ+oPK(Mn94!>x331d`K;c!}ani3tETq(0tgj40>tvZ0Y&rq^ zTLw*O0h(KKE@)Abe}HD}N^eT+LEsGO3Al9v^~_)8vkCk+j!!7xCUF`bJrcJTIMxr& zP3yF!FKJJmI-NMTMg7v6g3i&0bOPePdhb0{Q0 zHR8t7N|*f?E@@}O#79IDs7Zb$%-JFYMI-=FB39rfU$@H|QI~bFj~-cA;-5sU#Qnav z%X%^OimS&L(#r(g?uEUm8(gowdc1pHCYP&&ZWZsVhbBnj{f3JO5xhj1_*Dp;zWrfG!f*0^;EkZNC0 ziYQDj3r*W4L~VVzHs_V7X|9AXEtSCK|1>tD;TBggoBm3gHmXDTahi|lUm6LabBinT zO@Ad$3ney+eaB_;X<)t0RK=x8fM8IM6+)!uU)l;0e~v5aqxs3#D1uUA)DbKXY7drB zE3oPscSU|Zf~zXD@gm@DR|KcO5={do=-PGxZtE+>X|6;~+b7C#A3J?Q47|F@IKF8O zRz03~o<>ZF=))`!X`ithir4iF*XCo$FghNtl-;B#A5!UUvCzrowFy z20xo>^||j#%I;ixev5uhIb*~!giXWtuM5+=N-gGIlh|maAqi6dUdnW(XpEpParvIk zDeBqLEMB>Ho;=hTZqxxsNIG!XM%$PogsJs{;?S-94#kAw6x;=<$D0hy)Ro2rbBcK$ z8;EG%jF=eKtTv9u;UHWDXt{@Ey*S$Ro_bW6sSYBR0Eurmhp9yHe7-D{BIy5R0hINP zq!>YIoNki&df?hZmWhGDgFNhQoE&N5sz~snD3^1uI1`~FQu@u2i=xwUPBDsk{dH}n zZCxecVuE5Wz3YVuzcxm;lm^Ba^{7ePV~nVzBZWA#-b0HfiUyv!70kpUVFXb0jYlm7 zmZ@=ZMgraoFn?ppsOUUf6eA<`rH5QI=%PG4;fvtTv=vJxO?G-0A-QUDEHutN(<4Mt z#pu_%`)0J`^AsV}6bUqS>EO7R34S&Cq?7a+v}3yw^=C{Tv@!vdR=iUHEgOlZUSx^JjEfqceBt9*MYGamLyF-bJx(<)ODP%W|%03u!?Y#+YuT;I@fl;7ULXby1Ml=;ci2|Ud0<(Ak|Q+@Wwu%rX$=-QEzru&>=E|QV7!*=1257Kjhyq;w7%DxF@ElqHQH=zp8G%{^4HTmxTd@f zTXL{r=UcjWQT2v+IKuvRGqd8rDCqR>-2YBzRcJzw#5#%}NJ=ho8S%*2-?A&si8_yM zMFMY4p+JKi*y|_LEx5ssc_Cjs{%CeY^9VXB5c%@9Y*UNnHg4^rjuYkPcFU+UdT(9x zyUKm)?igxD7WsZJD@w4cx;cv&ayJ2&a^cKmLY+-)HXYgBPh*p6ev55q?OYG_=(P7y zSJQI&*z)bIIyq3#iMcat*2?w z^M-x4iX2y zHj}0r{<_E&w!Awv&B05&yp}G+hJmfW_?9pifk)Bm*;;C&2_@pVxPE?`YHD(o-F!84 zU*+M|!9PPonN9y*!nk>8(2dJyh=gpE}}i?fl){O;JQ3@okuHU0!2<&w?ZW z0T^!M|FRLGk@!>WUxB>bPqQ0(PX4Q{p5{K4|4Z@lw*S~Zj(TTFuG@n-?%?ee@4ffK zV8ReXYds1X5fe{&Pj1_}CLXIsYZ=j660iH)?#(eU$w}J$!;aUx`p;4Yc_g|&YSp%P z-|ckVg*IJ_8+ci8M?TWH-Zq?g#oak@Y3InZk+I#LG+gyVT=EXB2?U) zfvp?T#A5qT*1K5;!JV%-+#)M(@4<^2r^4D~RNa`c#WUobPvGm+GkQE1;Wdiun>#d` z6mGyjXuUG(V=&Y+UVli~@`ZlYPmBJtW`~S(8Xrj>kP{X|3D^veON70}A5M@!aW-NC zeSW(w=%==TMc^sACbn&IunSEOd+P00seCe3e)!|)fr%CgzsTXjO#G3av+VRdm`rj6 zhhpTSlp$P)bDSo1HRa%04w(fpnQ~l9|&2CO`%$Hi905biq zv3DBHpbBlWj6EZEm-Sxdh~~E9-rkL`AoX(2Dh&)*@YnldUVNK3?H{@91o?E28s$ET z!&@zk7#~kZ#->MOslUe_`IgH#_#Vd7q=>KuN5r)FY^Bp z<4<>!b*k1iTz?ixJ>fqv(MUxSss9(EB*S7H<>vX1wtL6SFnfK)Ro4q#z;=-^B)U-l z!#`M;{rfngdvkX!C@NQ-H5%Nv_f3OIIYTwWNXUQ_;4B$X&HFFNYc0}~E_@HDV;SipDH*Yl>&Rbx}@N_9+Dd5~NufciQml zbP#aZ-?$S!I=T4f;l3D?XZ9!T**Tx)-vfIL`qBzSDVEDauZyENDm8ZV_h+Ne4^VcUP7P1%d&vS%55qb%0ccWgWFLd;7IqiruGB|SUf?IxDbF8%ufVH1w5@nc{Bw0Qz1S$9t7xN@y6j0VGNXCRnRNbD~!OVvrJ zAt${YMCnCm6=@4!%=WCGq7VGb8hT7H>Xjf+%E`E)Y82aWYOWB zX(zA{C@y+)2i#^L?tOBRoId$3`-yH=IMCrS_w^q+s9CdX)6Z z(9|rjzKSe3!*_5fAxdH* zz=6a_kdUj!fAmfrCkeWoqLV@QkQ03R8lsFhCr#prG3$~BAzW@sCU$lv z&sajM53-{NxEU#V%2G}gGU(8b_(gDiek}!dbO2W)^-n$O zDN06enre2$WaRBlT&{ZHVoeMrA?KavZKNQ*m9VLJon+29pLsftGXzlw}e*+#iI+>|F_&ZLn9aL9+nS(2hSNRvQhb#zAqYIL|L zf`XoF1gkmjm-P`Tnd1NSS%TE!%#&3dK?(5t3*-{F0AI;I>7zLmtlH|Ab#kB~c6o9i zXCEaWrV^uw8b}{Ct1va+3K#fKek1RO`ME^|st=#!ixmHuX`;X26blIw`@rLyw8#!n z0fD5bz|?5g>5*T4ydWq*f=wopX95aIp@9YZR%lJ{-x)J!BETSL2`i-&f642rprAn- z5;#bP3Jf; zNc9?=bo^~eMUGF`74A=D*Yn3cGsYD9r)LI^GX(B$+VrFUMlxjZ%wh?~6mQk@22WQq zGa$hPfCz?SAq9iyBn=fEL7RH#Sl`Fco&fttz$4t*3P1q(pxFHHLqkJMIgs5lt01mx=< zl}IH5$n~KMl)6$2mOwIXi5J{ndqtaM(p^>4Re9TjYH9)dongkKa8{BA%kuPA&WVjV%a95O{ zA?PKcwwciqfSMFT1;Al7R0ST1Ln;7H8XX+F6yXj5%2djLa)@$3IlVdeLm0_}NYXEU z$>tD_@`H$iv_3=7OShmfuaON~aDCf0b^NJbWWBM}w`x;Vo2J?})mNz|!iWUYKsbrX zqa-Ogoc49Cp5nMkdY|^+eEPmCnEbZUS5ALTdcN(QYPmcAt;#nhp@Eb0(mxrf;`3(Y z-cfCTsdhpEOZh_SD?niGD{g-q%*cmg)X!T#djzpZ$)S!bxbnY!kMRvhoofjB5>_Za zWa6J3vf#$fqynw02y$+E7ioCV}l^>M?$=kGrzxyyOn+8VQKYv#KJ8lwxtOe@^POkS! z@BrpMObyO?~kv zO>#rT4i>YV?4hEz%V4~F>S1M)Eu3;KX1# zv0x%y4QaDOE8lH}nr&K={drSf>P zYHhCNwU))_Cwjkkh7ct>hejK+_UYc|rb@{r@43DKyrI3YIne*al{MbrE_7KFv#%}M zIN_k(PH3P>)9*W=3u|u+IouZRxr1lt?rhy{HWznF&Yl3YY#)c_BIf6|(mx9M^(i9N zwn(DZ%+8)&&KkM8I*s@J1VnJ!Z7f;l zMmE{YOV(>qFvU4Zrbatw2S!QR;*Dth=f;k20sR&1wU|wLfW1U&_*!yD0>?D}utnYJ z5f%>u$L>je@5v&Ff(hWt3`xeoBV4GRZfqv}LPqoViD@EEdavqWe!KEFS5XY+eD%l> z${*D9EM8XocUHH4HU+X~U2>Ytv7<}gI$P>3y*k#nC)^}$@PK;X`V_P&U*~z)CB#Oy zO;4?@wvA1isV3*Sq6f(mcjev!M-H5mSJ=YVR`yu((yOigTWaxtK0iGXa0r$Wei&?= zd0qo{D4%cwtM{DZ(*4_JXKmj8cQNOM_gMdM#hV*do`-o_^kN5SE zn8^OyOxkOLPdax&k3G9;k`u4Fz%Rs3gbg#00Oh@T6`#qXiJuqoZukPl_Vvkp!3p5> z49r;;z5QxBw_;NUfh_;XIGC{yx))p}MFw*G{Di1kK2O zV;}00S4c>JYLRM%G(F(J;4%Ui23WG*8Ou|bPg54!U^#qw6|1o4b8 z!r-TC6-rYrvgsZOF8bl?pqFdc=gURBkvnG=-S@eiBJ608Yqr2?zwPjrs%Hk}_QSBY z_NTcDvu@^PsZME-05kLxDhbpQI^i*v+17-o+8Onng@P#ruKIgwv^;4Ea61p$4d~j- z*4fIMxb!+Ck68jl=-atORcbTw0kA;+usDxH0&U)=RetlXt)Z-AvXXGgXG@YkEbH2ZZGZV75JLi^&Z=#J%^>v_ zP@rFJ0M2#<4>)#+F}6;Tt9IgO00A23A$3!L19GU$Dd2%UR09C7YkCM~n;6GzpSzB# zEez2unKu%~JTqa+cgHVTd-Z-qM6KE-fop@x`ZJjC)6LyoTXd}z|6n3L&D?yo#h2UO z>ry;zS`rWY1}JR`>Ua;ez1ah=$%p$DyX{40@4~KQHo#BZ*f+N{Vu52F-F_bBkLJxe zpPoafpXZ~+_8~;~VG9rp+WvnhdGy0LY*} z2emsQT0d%ZWS7{Z!c90Vlk#--$R2DwNVa9QSwmM-xHyb?u7Lht`qBG_AD3G*rTWPa z>-H^Se2nAyXvkGba4{yfO%bcRw(t(jcV2Og5B$4El#AD~YQFR)7g^aPknGx~M}N&t zn@6#DcXhq{e0XD>XQ=quv2zrvZSBfs(ULru$kQ6jg_Dh^cRQ|y1BQ)bcjfq&se=e4 z0C+gZuP3&mB66%~6o&*b1~Ew@nZuadY)@Ty8P_!;_sW>y0UQ#!Ib8ZQ2yf>5FXdfy z(Y-!m0B+dftv67n%jcc$W2Q~2wy@*mVlS41FGa7`$c;Tl4IHt)eLsM=@Sgv&DHzgjEP+vMlcw_4~`yo-gu`}m6O!w_oH0RpVH7W ze4Vg)v((J*_aPHp)hJo^# z?D-1Sc5HBQahaPH%k@A0@-8?H)9*WzB_^0_`&_u~5s(_GQMGX#-7O;{xSkE(I{3x_ zM|VinsEvY8N}&Rj-sjJ1YF)R-pa5h$B&^@yHx`a?>u=o_gB(jk0(piuI1sk$v_Q;; z1SS6^)oy{ufj(#)NU`JJdVR1MvAw|Z>ix>W+M%pqo+Ob&0;ebXJlDs$0CMF9<8W+7 zlxNeEU|(gEfK_w|>-?k(0Vt_cuSr#dMXShh`C+t{ho*T(F66QC20>Nfl1-v-7CF+B zK+-7b8>Ppzb^g*OIYr0Y9MNu&96xdkQS? zhrlo&Duzi=ferpg&(}8bLQlWi1Zn7<`j58e%6(;G>{!5%aySNm3?@bWYW9&n{tHn5 zAHFbtlC_lPTZQYj3B;*+R;)vvT-b0USXj!**NxJ{05MG%SW{+jFt8 zYL-+@7sjf^vcEl^{S1Z6I#pJ{GI)1!fusLy2!d{P_-#|ruJ@N?Eeisz@;qW)+xoO+ zXy%ohTrHcN(5^<1st^zZ00jUuLq#9}0B>b;m0G|_+}Au2$ppkZhOch34xcPCcNW(ok#&3Em&dF{5l+;weP*R~|B+3lZ6 zvXXObyIGSXE1*erWF|HSl42mSO&Sau6SM#ULc|FRkRrl(A@M~3NH2jUk~8R!8eDs) zX@4U4y#qf}td-#4GwfNg6lyUn<>2hr3iUNu>_A#SBh!9sUu9+*liTV>JF6c-nO}M) z)c0yjjay;XX|YkA^Qq@tU5lz~e8W4{d@@*W1bewETMgUzcB{9icJS%px!_Nm|0v*s zW&f2_WmE>$kMC=nM&s&ngw~8=+4eoWWsQHB{cV01{agAe1VVykfc8in`uj#r9c4B3 zDU~%}A79ioTs#!4P~zCYEA5{9T)+n;C`J&ERD0mn1Zn;e#9(WswT*3Agar7cGQFQf zE5U7Vebd_i=>&6-jB(qE|GUOv_pkR`VYmSpib=d9(dukz>LM$pn_(wYOG#B(QF=wX z=}rA*7iCg!Y_gGW+QdG1!(gask*SQZAGERh`tV=*w!UXyTX7>XmbD~%y?Fno22RDw z4l&oD1vC;!W%T{dTm#Qf*t4Jt!u8szxe{Z@>F-}h^~X=7m52p)T7>HYYc%^qjvUTOM)cH=5r&B~Q} ziPiLL`}$qkBLK7;->$39$6sceyS7lwB83!~9KBC;Ln|21b9ZZhw@a{T@!_oYdRn*{6BbODeO@o`K_oIB~7bP=Z zb{#G826oj{<7(^`Pd-c9_eViiP#_t6D-`d$eEbX&f_bu}vz=>FlY?rHk=ZF+8O9Ri z3FD0Ugc726U9qeRI7#{vkco_d-x9DVTdbpZwujG1+`DBq?)ZC7XmTk%Zun^_P6`iD zE{g+C3-0oBihrcRbzD5CI0fODN)pJMtVJ{P+I&?vQ?8Suam4vnkX>q z%xa3THXN;frT)BR{x3PDdO}^QCS9(!v#L#1?5W!f?3h&rxc{2mPayAkt*hfYt14D+ z)6T=c>?=?HhRf04O7RH0^?HOByc?V$Mo0`+?j`&$OO=Bo1u4X`q%zQlWSKE51aqL6 zX8%Tn%~j8;dJ|R6pS2LsY0QQVNmNPj(z4s{xoc=iX6viB#(%V9?Ch6pg#1iawesz@ z`=;QB##Xh)`hVTVFln~{CLd4~=ZBAlDHF0V#G(O^MnPFu({)QkzN)?8MeIgdXkU8u zAD^YYn3AsmpvvHUq^Ce_Ogj{?Rk8~2O#im(S5(v11MQTcIpn)GzAmwQBi*9E#v`3nrEE=)Q(@7c0f>YHQUqoMn(<@> z#sPzHqO0`48Dp#~j))&BsD7yo(>nCY#dukd*Cq1eqYy|Em(?{*QI8%_t(%dUZ?^kT z0QQs0gso*w5;TQX4I{RUbLoDPdac2BTki-tayNMF#0S&Q>}FwE$s!BZebVm)NaQLb zwN7M`Bh)nmB!LdNV*tbiGqsxWi?J?7W0b)1`n>lA-tEV}R{@TNGhoKR>lbBj1%|bH ztZNlx#OD4g1_^L>UpJqaIBhY_vITuv9a`(^Hed|NqumFjK z1FTJqa|}@u8-QPqzAHh$CY!5G%ntlx?mwDgT5Qf}%y+ifafmt`(zk%^H^w2ukeh!(rbUjgH{ z?fI{1dgqpHTq3*w*RVJ4^2fG7ymg1m`DG4Z47Zc6li;9Wv4t;KL17g8RVGXHz6xR1 zQg)Q^hwmsf^X`eJa0KkVYvNv8L}z0!vG24XXn@7a$AOWn88C4GQJPy+-Df-Nff>eK zL6uEKqOG*-cEy(@mCn@D)TWm{wWr4775CLg2f6}{@s6?|6hh%06>w-H9k9hd^JpaU=mbDRFQGo zsh_@NLJ9dlB3I_4`YRi&_bLhYK2BIUD|M!#jO^OhY}#-w&1ZWnBA43K7_W>;G1<2J z-M7~k}*+)C`Nto=|X!tDgcEJBypAn~@(f%L?OmncS zC`cvr!(kEs3)yiuvq&wC8~!-DdPyCeP=Rp2%8oCocYP)dDe#oPR<<7`Uzi+G z!btUo{eRRwr7d45`%9gd!V3`uGnL=t5Rd5EpX!#V%D1P8*JDI)84(OpmnzaBZX2*G zkmoMO2xBLSc6wz@tVkO~*bQ#%1-FS{Kk;q+!0DCY{4#rV@CGgyK!S~;6XQtE;P2^2 z{v#Hh+>m!B6{`%wu(ml1BulLbb$$u*-`LwYcZ4_ee_nsXjZL(6xDn9aS3QH#Kxzx_uV^`=prTT#c zHPBT=Hq1<{@FX+cQ;ZgvGwQtFUCE^Q?5ayVIDES6mMk2rd{{%GE*tg>pnP_&a1_Ky z((c8x_#3XLySdKFzr8bBkhrgK(Z#CXX}*>c&8NTxRG~bdYydjVP!?IYR|WP+G-maSf-a>}$FM?0ox>=vPIEId^t@lJw)0|btHqxB zQq3<*aS|Y^e7eLm!X&DiF~Ut$7MVM-MrAU-j@)y6JrkwBybhNgmc#UWcFRXP9-rLx zDJpYn=Cy^B*gL|(BYx*0H0^dk`8-SvV$rQ+l%&GLF;=;=`{HHL-)X=*eHUw(RRN8c z0yG#3x)>J&J)cbY(|oSNoC+O zQ)G2COPCuhGs1^n=XfaI#!qv4rVtf681Ik1Ra2~~Yt=Ps=Wh(VOq4N6Re=)?@f?_1FB6^F?GaKP@cGedt;WuW6p8WcnyS| zrZSFSZA95iaSyI>Vq$`U&=6UcR2I?4nx1G^kBuhD%dxG76f~iK<;H{95+1eu@|+I} z9vGtpRsn1xFl0TK#cNJAJi7nfHvHlNo&bw7kR3OE1l@s`<*&QeWCh2==Z@byJx8Rf z?a!JjuS!fGmQl)(LCc+V&1vQAI=Vh}Fq+R`Un|@6R}bc<*Q@d$AKR@nuXwHjvhh`n z%n)#F5vfxiGFfkCMN~gvmnQ)^nR7P<{|3jriJbMS44p~4@J7zY!n+Kve(Rwt>;+Fy z417`E)wwZr5=koqPNALoe|amoQBU=y)OdE;JDlK(#mDMtLm{cW6Nt4BWz(aVh z;~JE!9KK7jX8{VM%HI84{)zwk)ZgJtC-36h1EDCUWy#BWGpli576QO}f`dqs&MFar zA^v)1aN0J`aDp#P0z7kXF8D@4aJ_ilGrffww9i5P!J3*_%Mb1RDg|Ti1Th$6h0SaV zqQ6)ROIM5^h+1^9MiF!PjmW-3DKmsDIbddh>Jl=WWBI)x<3`VtD^)D&W<|1wwmYF_ z75C~x8RBMA2viS5Y8c}=sAj}*GG|Suiav$8-WVJ+yTG#SGhFY~m@(MEz~vTD_9(hx z^GK!p_+(~t+Z?p+jD|`$M7t97uIp?i5ELSgq%xAsrb@8`s`5cZ*cj6@N5u1TL`#WB zstJm#?`n9)0ZZd$!WsL+*A^xLb>a7%nF1-eopF2|jfU=ZdcyaiLlx=jsSF)6WsX&4 z$#dNys{+?!gnf3onQ;w0cO0w{0W14o*@Ei-t_(23gcNTSJ${Tq zY1OhP&Z{@HrNao+wsPVO5_pN@tc;JPE~E|j65yLx$A{+Bd}48zm}5{D&XkE~G&;_O zeo<**50B#YD#mlFIZ99C3a+F0ef*i&Z{zlC7-_|KhI{KU!f*pMet;QQ0+;|;ws1#^ zo~uXyP(K<|@;OtzQ1jQL`Vk_qO z_=Idyu2_J^FIoH9@M?YQQF>D8t@oNqsC&>UgHMwq^}Kq~We=cb8;rS95^n;rv00-G zWk~sQ2uJ#`_M**^`$=CsT8tGf(?4DrN8U8zM(ct)DuDLm)(bwf)&inW80){S1?sH4 zHiZ68$mY2-x6yjC*~?NYz-`7QO;kF{Q`Dg_+6VC)s@^+U58Ge{=RG``B}%BA@%8*a z6JDPV1}G_31mH+*!*JWHo{<96T=vG!Rf|;E?-`hsABR&sXwpD zDD8*0sHu*Ls+KTTZng~J9dPpYA3|%~{O4x{iTzCN74JIS#5){+cPDPY&KTp9ZD{sL z>k=;kP!PTccsSM+n z8;>ng@YU8i=KPnA|KU7X)I`>Nwa#>{X?ippr}L}y(vG|I*vC5sV?L&kz=H0{3emo5 zrt6>dUu%6{&@p*-jzc3@MrUv{cvp$L${mFGNOOEN<@?PwVBJtsy6Qp`Ps+dY?eBZ#U(lImJOH# zj+BN!Rp66NDQ3qR+H^Q?y1e5>a9H=cGnr*b*>Wek(_`Rr^a-~9@^iUM%thoY<2{I- ze`V8~X=g-S;yXS`3yryA!fdazx2>(#9EJR-iF5I#JBMx3i#5v z_cmW9Rq`Upbq-r^j|X3=9+K=KH#W^W zyh`WRv3TRc^~mT27Y9z>Qz>NHHP=z* zhhHmsjH$=1jQ(6|lK_T|Ws{;VI1FS8%Cx5aC}?ISVnM_SY8cF@3wILlXr8YWnP6D_ zQfG1g%IyCQ>!u1iXZF0Y^MAH~bzd;nr@yAA()5Xk6=y%)9Dxscg+_;gQ?@oG|`<7bSr!X@#0eI_`jw;UA?gw}J|x(}zg7t%Wn{=(i_+n|sYEX_acB5#?l zr{q<6-{;~hNb+GPS3$j*e4UfcJI~t&&m{Y8&XYg`WBwtGFoqA7&pTg5?|Aj>rS%Lg6L|Q$Rc>m zG064|sm}gnlEixh?-=)EeqxrP{@6`}7=VL7%TXXsFdc#{IH> zW%&Y(x(Xi}oSOP;W&j4`>29HsRA~JS1A`=2-v1q-F1J(CMh@jtN0(K z2dK$rCw>3lFi?;Ufx2&p(RMbV!JVj^))Q;pd?e(?vBz*<_L8W}k`z?0c|O-uQ6X^^qN9Jxk-d65eubCP)IlGEF zK=@4lv4$x=UtLM{7Um6~asx_Mbhz%V>}8D)^j+HceI~cA{R*7{Bb>?)+K=~3e<)SP z+|ZMIRbHjkE&l1wFn>^DcGnMbkd-NeM8})lDb$k3l-ws!0~}v*Qian$|JoNnl$tmX ziq$y1S^~5<>){nE25Q&tTj9mrr(wAymA`iMtki5bgsM2sM27F`30Crd2FT9*+`G3@ ziIf?>ExW2#L@G*h%8L8iJm{Q-uY*J|*UmGwJN`zNQsBz?)LPyJtKjRab_O;InMz^X zUl`u9Yz$kN4H$Pc86FIFV(hov?-@5$fHKQxiMkO#KM;%d(j~I_<)+~brel{i+^qNR zN%y94rptIXq6gvy6=gXlx%%DpAxzPb0LbM~xI})aJ1Kl#hdbznZ4qTReGDV$E$`GREJ-W3K7&pNhNMWw2 z%8)$CH{F-P8sKT*rz(qU=cwXmoyetl|`gYSdlTFDUrtPIgpZA9=-w9ZHYOKm*nIFggkDnODfp{w1v(*#SD zCjgi$SV|{7MDIWCw*L5(ewL;HxiU8h(TMZ*EBOznatNcc?SL9_!Bj%W+w#68dCw6F*ODg&_h z#%UlxqKyDuHiS-z&o2?>KeuO*G!nWB5=B`V*LeG+JgbucavLE9M-$82fy)17{VRqO zncIFJ@Dr%@iGnKQMM1Rz`!%l8r(^VAoYE0>$^aqlJZZH#r6EG}urlCI)Q01}MVYh_ zqC?t{bR`>8jYLKxAMC%tPDfHNQJcVDo+haQ=(wj24}!}vNE^qg7jJXNbsZ~ z`-9Hgjr^7tPr(`46K=}$O`072g} zdJ1@H0%8S;GlqX5_cX%}B!dRS+n;kS)*` z+EoVp;h8+IOl8&Eyo+Q73l*>m$a;C20kBg=09-F*l;t@OMXxd-IY4d=5Vqdcni>Mh z45iUAl>v8@@c69_gq-;*gToRvmD)VvDkJ!14dJ_~Z%4!om1YS~jOZ7sbq+SZZPvj7 zU$Brf4(LfvnM;*1&CT;^i)`24&^8jj)9PX zrRtQUc4j?VP#9%2zf5o(o7z*|ppe>l;UcWg@%SSgzbdk3TZ^Zw zq^7Bj*Z$$JdFgpHfZuPOt{l%T&PeP8;az znG~ph$*B=vtt?IRPd19Z{NgA9H62@5cBnw7sf^Jja=SQEwjqe*w~devbK410l&o9< z9t&KO(5a4u6A_Cyi$w+GEo9xzr#kXt+L*c|Z#eA=p$}y=h)E462%;NL)I<@ek_d%m z%7Uy)$+5_qLl_7c3j7(c3W>Y-^tB8qC8@*FLVf`_YFCsm-YjOe7F(XheDY+*(3*;ul>gIME^p@O?K6 z{k4Ds`xOmkQO!&@&EPF%v{Q&TVd$(B9`4$Wy1)_V1Rs?uh$CVv5u^b=*FGG1XL9#s zAdJa+vo10zN}^M7u$oLyyDE)4BOQ6P@P*DwP2q;WyUtJ4RDvjuimi6I39h>jp9oCo zUsPpGd3&XDP2_zWhR%tPb{m}ymG^dK`QY??6kil6Z*Wr`zwRy7^%vD68D0_ zN=rnk&>K>z2ox3D#h!z`O`Yz|6xh~A>mcAabUe|WASya-0) zDOMcA+HkDU!V8_w$(AFy8<2!VyUOMX4BndzZAxxMlvLCAJDczey`GnCum7}Ao3U?d z_(b~zC(}PMyfRXAk_%3W>bfi)Z7g(!?`Fc$?A>gyQ$2u&?810j$hgU z#G8V^BRrI7orR4YJHd^JCa1i8(j#sg&kyd&Wx#CaLZYeI-Vx%C&EE?ZYNpy{YW?4G?Y{`%3J6I-aLqblYFL5N{a{u~z_jwDAH#XalC2 zUaoUrBpj7AKaMT_B1t z!64WI*sFrI+GvCz@auZnDd@wzAj-v$nTTNDgL{8!$-qW_*K2AIolFJQi zPP3~WYl57cM6vi06SD0)vgglglh8P6m^3>kYSH+jrZ$hwzWF#p#w3W_(M0C9 zPGoKyi8AivHFW&RX{k`eb040erAaJHgQ&)vnYh?uz9b!)>KYCxN`~s+W+RklvwW}+{M*FaUXIM&L9iPk2 z!mzgq>S+smX3oZ~KRy!Mn*7eV^1WiW8DVI54G}2lJaO~6tzo9lujki@@C*RNd2kgRXw#*TzBET+A3G3n8KXICtcS@)NY~+dp?Y!%z zmsuDis|cCi^i%IuJWR2OOY}pE=HnI@vWQ5jA?~TM<7?Nz|JZv+NI4q#Hf__MP!Q@>|h-xMQxtg2z6>a{jNXZGEud#pMfu_s1N(rrQp6nfXf^ zbQHfdMuCTl*sIb}H%de?Im)9e_ufPumh5!5;+;!*<_HX7p$&fU`c;lYbhNj2y@KmOBUcWLsA{#Z=s!N>6HXNHXu`n``y zcGy4${MFpHto7$Zi zb7hV-#Wl%M^;XUFBe}j_twn;yne3R3wsU(Tv1L7UrJFZ#JH$VXjJnRKZPx5=|GIk#=uT@pf<)Z`;Ik{dF-{HHUPD{f_sC$hn-JV7#))1#rrJCP$l1R>@bi~=+n zz6}phBB6LvJL+nBMcw)ZP5PY?iX|E+n{slmoc%JSvB^0h1-%a?k|#1t4*Po!fN3SM zNxRX_YdRgbmLyF>JEa>Y?YCR;@(AE;W}078B;=pT%xbmiMX-=1TQkWHZo9ty!it+b z6c?15X;MAwh6VDIb$g4~PgOZ1lu5cR1fXRq00*!8gM zt%U;c!jdKx9nfc!{^lnD9AWv@y2j7_kj*YT$<5`hA0sLUpSxK>Yf{|V`}xQxNWZXG zOO8!yE-{}ihbBgsRnTZwNs;NLh~!^+cPM&QntG4wN5YloKRz@2`xU0&|5!~&=|1n( z*B*_UHFIyuODvk`bIhFy(HRbTdvvR=PV^$&BlFM8n_`YVS>cDHY+&Cn9Omp@rrp=t zoqu~xWzPQ-xQhumv2drZW5uO8Oy^hiA*hM%(=ClN7N@>vb`G6uYt2@C>1q4jqs{%M zFSlJoXSZGidNeu4O-^p?$A#DQ->9>t&Rcz&PeoxS@ne#C-8bxC+%dT^Et2Kh#?E-R zx_oA(6dBj~ao;F69WT>+ptMs~!HZXs@<(`$Q%{O11nejXgZNeUufj9^tV0(S^mk z|7Nog0+mtDYI@4ftf6k^8KVuHki5&zBY5372m9bSW&QEud4Ti+!F%`2>|C3CqJFML z0dJ`Ml8Yc8gR;L>fKIYAmS?}t_Ims&1-|;7m}2G5d)uHaJm_Xdg z&QkrJCq6zo<2(#`uj6)Jk8*R`(NAo3z$180%f6y6*vZp$E{=-A-U<6fGOR$dZ4jo6 z5eMOR7HK1}7s}*0{(!Hx$R>KX&$=PTu-ZZeFBU0fESqXO&DyJhOoU>kSp+)0LpK%! zi0s-9Et`!yXZ>wd6*U`OlcahJ7xM%1>8O-7Je2qN*Q{>*Qv*u|`EVlAp=f7pYCjd% zd4zG6-FtTHf0Xtv} zrYUXP`Cd)jgYhmd#u!zZtlSvuY7}=-B4XJg_G~y*c&pB+Cz4qbLByshX%Q$ZI7%f> z)_c0xS2#ZUudnJFJE?9R`*Sbx{ayLq2#U1{cZQ818&^5j(`sQago{mCBRF(@3Z zJ2XBdA4*?E_^v}=l4KQTJBnM1ZwS_9N&Rw~>|+?-Udz<069a7&Dgz+$4HnzyqVkS5 z+X6LF`q~K$*9U)+cu(t8tvVN-ZdrlSZ%y9N+E{kp8{N-eD7;r6I%b#o#6fMVe?d-BF5+cQQC4dW*$~axw5!)dvYDn2}1KN3BNrUy+1lpJ@ zf614CXXW+120n;CTY`j13s)U&6@w~D6poS{IJ2fq*y=M^IJp4WlDeq^x1v^onY+R9 zv|4w@@hn-WvDiXu@ZuS>qGiLPn0P~@BxSCSpf}{ivAbEIjL@{~5ID)+shqV9*4RRPxJYP|<+NUKRE{W@mIFV1w`oJy>>y>?Yp3B+R6>2q5dAWrGeYAJ~t(EUm8m|5s(qNwOTgACC) ztP|C^y{qE7LuN^_M2-@>e*=DKW2@?{i}N54Q#7^xL z8Pj6Y)|u&IXu5?7bq28ue$#7<+nXUELz%g@kg~H;S;K8-P;v-j*v`o2LqmsEb8X^( z8zMVhlWRYS{F_jbY2jSkWZF1nc2YLiIwB1mJUctrg7kfs7owG8+Z)l$Re(eHD_yf6 zwv}%8)m-a&`9PIjijK%8X*2k0#DQbvU}-~>;XG6AwUt5n1NJ?lu6 zh~)DsY{xFa(Oe|Iq&pOKiuOeb}+q5W&A6}nf&O)XN~+Oi?ov7Nrr-Ad<_(n+U;X>O8M z3vdN&@7bmgIo z!rU?a$0lSeR^}U%1m}614R{d6F5ojnC%MCbCA_T9>m#dcFFPkV3GK$bAwv`0d$~OC z=>KR+VE`%6ByO`6w!OIguT8!)KGY>bNWH$L)Xwp6mQYOr2pI5jk4+9-aNH_6erV|*PQR_k#1; zRe-;Ir7rsqUDx&xcP+Yt9BmC#Od5Z~iKJV5y3OE`7+#QmMDAP$rN3RfT~iyO?3kyx zg*U4bh})xN^cGIEsQ#^%DQWF<>45mz5F6M&6ezouOurPFfk~w*pSLa&a}ay)+f8Lv z(qtTIiR%W8sqcwDAh9i^Jf{5w!&b-s`kxTCv3)xM?%KA$hXlZ9LD=tyX^YFcq>K*X z^5Mal(}$W4!yqTiU`!U;b<<&im>doRl(~bH!43kJ#dBHqw(@Nh!=S~`d6;-8x-7yp zI~-X?Tlg>tsqSG&Ut4Q0*t+NY_h$$j>`+N@S?R7sdV)X@;0&I99o!uxOA>3{PRj(~ z+x3VFMRIXEe1gtzC~xJVmdkH^h#j2_=%#p$^-$aa*iw2Ut$Z7WR$$7<3S)~OY&vpELO_vgyI|;o)hE)vERL$H z&oI>lZX{Ya`YDBtRN!EgN{Yg18bd-)x3T69DSR|d?@MA zD2(`fwdoIq9UY36jf!I84ULkNv^t+)t|Plk1sYtPWoN*l@iXUSg{Ve_EIuue&jbA9th;|Ee%?K^;oBA`a(6V7|q?> z_Q6MAH5eIFhFDJQU*u=ck&#u~a}K2&*)${2qKsgY^jmXn=Qu>%P|W)5)YufS1(YEU z$ekoU95@V85;!+fTIG^@Oa4_<*%<==Wn}T(aS@Y4a>q#yrVT0ngHytSc z2y~_C$c)mVrb8&G;B=$uIuvx;6v*T{wRdIRcgCNz(-hlibZ(Cx>~}gYHweu_K8DHH zkTvd%AVxNMbj>WixCC^DvY6uDqfbIba)&T)Xz#yzMjc@D5g|#x9NK00+Hz{ zDt>-#6M@c!3WkU;T2r+YTs8}1a;I$OeRlS2Ow;X9(U)|N)KesvGKWSH>u!fxFEjI}|1t3bFAVI4KUrlzT;)yxO^J+k;8xD9$`{=A=0k zQkE2GvN>l`IuslWSl=V8-403xa0$88kz^y)rzu#E?y`Z#RcF~5aA@AJ z>_X#mCwhx%v)rD?kCC9=PdJB5Q2VA=WB|oUQPuQ7)Q=!NNgu{zj8GW2_QAzSX4Fxaw-_${We23 zH_G>KyD9{2C{B{tVa#XMfaTZ@C9Kc_G$bNXXPi`a1{o0i%+7EUHzMJpo8P4EP5F%H z3hzEZgLKKcQ@*}qk9sAY-uOZ+d{rH$SGFlX--@sH^H)KB3)kvu`Oj}J zvzBd|zIblhMfldFpcs?ROG+g{_7y&6-WMJ$19?MBPn+2~ zjGgKKGu-N22~S6L>2h(%_c>-d>j!68&vIQFy>VVUt~I<7u0z=&$4+HssoW1aC_v?o zk<&6&#_nf<8B%B25OCxT$1XP}Jf}J}-5tC-3T!%q(Mtrsl|=&HF02Hos)}ZXVc3~Q z>BAEhbakhUj1Cd)Dzxd0D+J;Vf_Ln=|FpzI0Ge-v;Sk;sK_)jM=!ruThj<1M1o4eY zKH>)@K4seb65p`Ql^gVi5$j8|;*AhmWke9w#jdn9s|@ByhS8mMOv+&RM_Nudb{Z*nU^CLbusOIT zIHw=Rx+Y$=&9i+i5<4 zf^;~PQgXOK@=tn!e~I(M?nkVG93{FHAGYkZk9>CVoq zPQVx^EDc%jB&RY9(vYt*(3DbM;NAQzZ!e2{q%+PPEVC)XU=-b-bbGLqX^t>sc9P8z zr2d4ReRC%%R9?p}7%BfJZVz>mK;^W8G+?^1C+YECBMnDd*f(~P%@H(?oH0sCnDVV` znbz{d|r=+PV;u5aXFg3q2UtjB`iJvaP+5C-FGz({Tg&x zU$x1apvZDZ8O5*&sIrQ#ri^*Q)m2>=o0Mi%rjr2SZMYOCWSav`zd*zgVUs{1SEyyEQBY;vkDN}}hws|_|P`RYQ2O~4|- zZmQe0(0#uj-VaoWJ4^ke1zkhnc@0lzwfPpVt8yIppyp6{J3~=0L{$@SWL63&KBP9& z_BUi^HUUxS7m%P){3C)j2*z<;5m_5$tYHas2b@`ea^LIAiXx_pt;5^2U1Hg0Yi&h+ zWLM12Z=i!QKsBT@#v~u{U%^l2Iwqt*=wRx`W`a#%4FKCa$`+{y1N14jv#6$wtQ)wJ z9^|i(Av22$?xG-ZjLSj*a7#hjTDNVG?p3o}Lky4Z((E(TMlkyOEM}-Qkj@*HpTsOU z$C&jl77R`VL|vdK@jIpdmVW4_RN)pmwE#ylMu-n}OP$V9nyq

^WCyOx0LlunV;38iG}@~6jmwViIuaybmoM-A$P@~02#S6VJDcbwCoP@B{e(jdNN)T;=M*1EVInQZ(Pn2nPjJotM;s% znXO!7IwQYNL|wlR^QU?K=4P9AhA9xzkj_Nm5pP5PqOWxDkeM^2e7QLpEHXBj0AY~M zOyLl3phC;uc6>$^SM*KitRSE_D>vhfNLLvls!ceQcaXeK=wqFjge1y{jBgA{@TLO@ zuqoAP!ZGGh*g3hq647{rK%X0x`NXiqC*GGh#2XOh@kXIOZwN3GL=h8jEdZ3SfYu|3 zVPtc+C#wrvs*Y38O;ExnG|3YOb#aTpJC+mb2a3}LQoN@KhfXBcoL_-uwdg#jrU{5Q8EM!}=?v5&YPhmo>PUmJluz*6>MT3M4lNrO zUC0QIir&VnMNypCCh(LYCefSr$T7ACFCBh5-OnUySIcR?+I5%_u~Hbw;rZ4at@1B9WZfDB$)1v6+*< zA2agBb52>IIFVM$Nb{PgDN8cR6fjkl)TG39n3LS$CdwJpOfpDk4NAM{no|`8mmNm^ zoO#2{fAN}=76sWEG=$!`efL77Lh#BLJa7DLf;Z`WMhX{IY|6EDwlT}F^GV>OsJ_Ve*DtaHA8buYjZ&+Ls>%LPHj~8MlZtacU#-##5jH_Pk7Y((~ zkXWdITt;Vh>&tPL@1{)E3{m-4*!gp!Kf?wfl ze`~)PedEoxRx7w(@!j~H<*%bG@67wO8rpi(-pPFk4+Q=jZ}D~QJ2lGfc0T88EaN9$Te0z9o3S?Dnu$t&r))H77UR9f&b#dT zKZsc{2Incq&^`#dRdw!6+nsaLwsXg|UD1!Qmp%Qr)xc>;mU|sW-pbwk71rv~+RNR~ zZFB7D9g+lPS7Rr)@oeuy@VjH)wmt7g>vC~*ELV*6_#4)7#NCz;GqA8zuZ%Bgo07gw zp7*%yHh4F#uKw+R3>tm8!*1Gde{KJ-U-Q>P!k&Wb4|DjdgggYUNv~;5=<)LY%FEKb zf9B(wXtLD`u9kk8rs@XH(tqEl{QGPC-8Rna*p2T_>#JWaU+D%mp&B>kT^pW}Z-;qz z&NEqkW+Z1_H zcO7BE${Ok%DgNy!AI)Cm&3Uy>%OQvPn}`M6VNTx1IO1iA8+mg$6ZX5mQM*+vOE-IR z$Gz3otA@S-M=RSoKf;oy+r5G7?0mQ1pS(T4jW3dAjorR}MoH3!J`Z=zcV%oWn1!u5 zG3|aYIr_wKsb`0NWwf5_lS4Tq`qTNNpVN6EeT?3#$Qq$h@UcD`2mw72L2JsP_=N{+K|Fosj@I)1G^%0Mq;u~`9NStW+!S(I*}&h|pr z^8eHLPLSi@OGbt;QlQ-V8$Cl%j+X0S|2Nwc!;gz595#nc0rNpOb5lwlzyAp_#3=+G z+eQXT2n6J>CJHErP;(&!Cfy~T^*lKz+vKWeyK#^O2lYH(lin`a7_tE&?F*xEx8A;S zQJLSmj!skk05YB#>IP#BQ|>f!i#tfkyQZps{?qU+q#OOsEo$N({mnIC;*O8s4oZ71 z+rcay<)^7G)W$O8RLd!agzxU-B5acNuIn_P3)x3DPC<<9{kPF`NZ}c=E_@oeYennD z8T*q;harAja^2#S&YUK9(JtxHo@RPok>Du@U_uxa&6XldSEpdtPWE`4;yQX-qh+)7usQvDN5NM*1&mOc&8 zOl^6lP~{OrzF;hT%b$j57PUN5ILaf1jvgpPRY)nL@=PHX7JJrq`niS&X5}b7O^_L; z@=l>;V#0UCo9)Umg@}>7F-m70cSX)NhJIFG_EI_5AkmUuLn(BVE_v@1RSJ}KJ^kCakk7*CTZ`A(X&X!3JZ}b{8vr=F(mws8A z%N|dg!3Q~s%iGRN$Lrl&&e8H4H-b~oly;z_J}J6@jc^$%MHRO7E7+jJbZ;|D6ehlM z^Lyp~h}wMSXOs+GV=g`Cp3OBQj>Cq97n7LVfUu5;&}24>w!{8}iO#&$f9xIhLkCNP;g4zWC@_X%$#q4%4H&ptikp`vT`DJbm zt>zQ0&<68Ca;l%-zpfZiQuB&^&F@2WsE7Ngzx1RsAiF%Or(jUPQ!dDalm0z{|J@vTe>5^l~O&CHxuP6zh8JRjU(9%~PPeK1JT$6s65~m$aOi&*tG1Ga-a{RxV9_ z?x3ATtizK&A_GmcJnol`dOjBTt<(S953T-&dhZHrC-?Q-FKk;-vE9P{w+;YqfXUz2 z@0;I%j^6L&DV>oo3rmc_Ts7tI1qLY4*jeCrg1?;nuk@vd++DzEqgi&d- zvYI-kT)2YN7{MFjp0E^zd%#A>422>GYhi6J@yv9CdM$Q@OB7Q;ungn-G`#}VGpJs5 z$MbBKReg(mXg(1%vsflUx})yU*V*$lHB9AdO!8^Dm@#!sDgIxYriv*iSRtGOiPzLI z^)4>yHs4J!BhwH_ey`HS2aKs=%HX=mpLIUTyn#+PL_AggHqm6vqoBv87@&XOq%N6| zlxKsmv~tpm5H?fIRAU(>1nJr}QX6Tras7{pDu$<0K(CwDxqY8+H%Iy61~Bh5N5&CE zn~#zEY&DC1NVY?Szxfq!6LRH+?(*WBE{8R`wYtBKzHA=F_9+EG6I4xoin)(>G_!Ub zPZRLk&)n3Bciaf&l5_HctmXtD|kDZA$^78B1E0?swob06)U4(NOco`R^bc-tZQ%vEI zb`?}CP(6j@ILDva8Yq{z^L5M~v)7SMZ)`F7YGfc1{L>P=MJnK4p(UnN#S|sj#a^4i zNm5Kn#O6{e>>q$r zfAfj-Vhhz$xStvd8QWpB{^}0&eYz=}-tmJn5;cf9K3h!S(KMT~@f6V8(#O}@fGM6s3dB>TVGGjuQnSL@Lrno47N45mF>>jd zmEkV&_w;+oG%lVq5`7H^a&~ocW+4T`zVxn|%<5@DA%y(3Q*GM7yw&qK9Y`q&RdR?2 zA(QEMeH*i@@*&q1p^-w2PSUZ325VHMA@X90(BN27^(2K5OpP|0(M2g@!~R;-ZZsnsqnu(`q%@GHg&o@r@m z9wyZK0v^#2$DGp*PcUB!w7}=%Q_mGN1=6<4b8}^#$z-dASak=!(bw^K85-8iWvBBn zK4vR#DI(ihd@jR09Zz|!DM_~j*T=i5ubRX~xLexY>_*N4J$4fRk>|y-vmoo1j7;)iI?5umu)S zD+b4>Q$?u0y%uHts| zv-fLJ-TA2USLOya0W^t8KqpnxREb%Xs-h5%q-{bPH(=9NCc5Kq<%_=E$zV22&|*&P zsd-j^sxSMpe)0C(yD2%q#%KK9b4E|TGfk6zgRtIPUrMjuO=EJ9cR!&oFgDYjFwqmG zDyEh_vdaB371I!lSyif}u#hS=Y=vrbtW2222Ug<>VF4_DE`!`JlExI8E*yhJTMdlhU zD3Ix=R4b{HsqMwHWSNE>g9{Fdnm5r1!wiS@PqmEj&htLUH8wZS~N2=?(IQ;2!T!iet zQ4T%5qG=IG)iHGgum~>T(s{aHCqtNnJjVGsws3Ib*pX`Tj7;k7^n90#Fs|3xvN8-@%LrceU^mpB9VS+>^& zR~pm)3x~eY9oeB&$J(urz7&FgCL8x1ILAGtg1Dz9;g7XKb@4Ad?!NfqH0W4=dY!VV z;pDpwZgbirVc>`Nscy-h5St{*NiO6aVsX;_T=oYucc=YzW%>lhK0=lmrIdjF7V-R3 z!^n3y+;eL1AF1j!#6Kkr$g4WvEuQ?~My1_#@84pbmB7;==Z@!j3bRv~zki?e{gN6N ztiSgiqV4*H#ixJv3*$}hY2_J*bnUfOwhrIe!z(H^?uGbORZ~Kr6BA67u;DJ{^rVA- z*lD4%S#g$V*`aH9$U4?`Z2c^+i%;dzq8+*9RW?(Kf+>ya@ItV(nd!mlVd_R#o57pk zTXT-MtAj3XkOVgd?|8^LN&&Ln?`wc*g;q0*HtAo_%+vd$&5gwbN>Eb@uZLyA&N;mOszD z`+L8r?wpcBcb)=wTx=U|%7M<^c4}ncy9VGXFz1$S8;!kheAMw%2;H#T*&Xk-{B5SM z@Apv;mic{6Y4`P?f979fuJ_k|=a6{>JawS#&tv-2nfcDmJD6u_tvt3zvZwW_(#fEz zMyV?Kh!+ics%VPtiRP)4!a7w_Sf-i^S*UkA);Co#MXG3OPw!#?{0YPqlq1CmCXHgj zlXs00pL@(wub07eTe(Ybo?-}rX_gtu-@}9+rL?o4w`fUmy!oR<8!51fNJ4N4azcO; zU4$TnfKCVuv6~QaG(;MPKq4zcD2NaY!4XIp!Znf@f{&oh1T@`4928tYrv%tACj{9+ zCJ>1Dn8v9DN37$ywq~y*94xOde~u$?YKaO^-60_?04f+%B+ z+IjK{#AH(h<4z<(KypwLf|!$+5Jx`2C_^|eK`g=}uoj==WT9^Si2BXFcrQf;+9FVa zj$ITBMY}P?numkAvebTg3X{f@i7aa{#%2l!w;nf&7!kX&;Zq94KL|I8A=RH6>v^N? zgedPA#7il=G1^~c`LdXl0uipeHy4n48%EqD9*Y|o`PcnKx{n(A2WLf+Equ&>1jm`h26$Vd6Szuk3QvLs*JR`}^ z-fY1}dEkmHrH1$dw(S|-5zmfHpdh=0rcadR*CH5G2;&+h1Z5mC)bUTn4LSv`Fmj)D zmm4oE&XjwaZB_!F&@Uq3am=YMM%WQ)i>4g7U^+v_G+!$_Pa`+pC>-Pdd}YsLuzELF zEM%6sP7Lgp?mC?Ec-pB7)9H_QejUCY2fR-Q;?mmhozeQxKSYYD_|NvWiCxHG&snaM zAQ6nm=CrM%t;jG)DS}9cy1!P`LbAUiRgU{u(l~5L37L9^6EUTW5hsLn7J!Hk$8+;}jr(Z=Y3u2`lt1;8UxGur(|rLH*hG&4soZ@wiXxNw7H zO)mWH^NqU>yF8vKtBTTH7>}4CacVgL8tCz@b>_8Xgrz_tA?gkv8pmraRoZh7OA3g5 zV-bp3HbS_~QVYj?M-f1Tn=vLKTooue!p!LcOuiFACb9`aAPj7i5I6JJX{>Ej^mQ%< zbOwQkUhaR;2#6^VYts}~-%tc-LO{&~^P@930F5F?9zy@oYi(=L`TuFw#C7~c$M=-6 z5WpIYrk6dfch3bhFdEzp;b>Iw)sJd(hWjV&ezT0g64EJpxHd=$K?X^!AekZ~Sn2-A zUc$018|yy0j*)WR*6$@1A|kx5VeYYle{^56R`_$R<95q;IrTJiH1?~#{qJ|RpOjz- zp@6?>5(Q+xJBhkXFCf{1F^H51$kE{Ow}hqZ+kItfEx+cGUB<2XzyF-&QnlP|$?Ns8 zS-ml5Y4p0?kJ83I!nw+qg<)ebAF$(nUFV3%pQfMyHUeXuG*)W$PZk`sR*4iP{?1ix zXOFjSdM#!0jK*0hI8?1Yo4o^>6VMjcdnuW5*hIF@d*^N?rrwkR# z|5y^Xb!ptKW5wcF*28JzvSfv9XE>+(uSF3}hIi_51k*0IkBr=$`Dl}0#t84c^)m&)TWgUJSHZ#kM& zUbx${y{B)v?7)mjDUg|ELQI298A2e#KvD$stT0crtU!cIQ|+BWG3W_QY?9{`?$77* z&Xv1r-&{iaxt7V;I)pPw|4Ku8kpg2@niHQ89QB;1yqe_m!wRfwX^ws&xOO550og$% z1P~`NA%9w4fs!=NGg2@IogpC3I^j@|RwTZ{J&YoP=jQWgBei*F?-LfoJ}{~>nj7PZ zjJ@|*nO(z=Ew`jfv|YJSn&^ys@UjY}z+NEgHl-L$g9;e|vuq5^05pOlysJ162w<7Y z`oXYP2_;4`)Q?jo1ff`44BTT4%L>e~bd>>cn=pm1_`9;Yi`wx7kcio&xvv$eFi9U| z@s3qf3J;1`fe=_^mF{JVp?I8lD`K`v=_P!SU3x+#Gdg5C&+m7bW}I*sSHl{r`df##P(@2Y%s2KLh{x|4O?jx5Yy8aUAl}Qh7FOWbQLjzbG#E4Rwe|M=3;Rd zR$>S%>I4jGF$^nzheui!A%u%1C3Ij{?_B54;@E=DaQ3?JX&HlYmYvfY#!PJU9$Lps zc0_xnwOCk#M=S9K1PLj(5XDd$Eahn!vMDeyNJMbsRFc53vP(njop5D(LS_sl&hyR{ zZ5Nk(7cMeNXNLP5z( z2?Qo5Cbu7$S9SVOc%S@rn&6+#LK9jD+1N2x0A$r@!0!3@0M=tJuvT!4*$8N5X38h!t4 z&@+SxMje5wkA=Cx7>^yf+SnTHV8|%;5YI8AxFRS$pEKYS0@%?$#f-uY;a58rStkT< zJ#z)HCX1w+f~|TmQb-7pkx)VcL6Q;>3^kZ!yURVKFf|2`x>9%$6s4SjA>B!-eNnP7wt1)Oyk|uc0H)yHm|(?45wFfCmE=UW;|j81X(_ZC@HqQ- z|Li_5vE_O4$Ue-pQ`@*>ak{c~#qz7yy||f62v3du z)M81&sBlWMQ|#RmHe$t?0s+_viqF=iI0`=QLsP%(#iqc{qEj$6f^oizE`w#Qg;T|} zK3t-ZL0qPdAsK*0fL=)kcF0VDBj#Iy0U%7DhEhF(VZJq`z;|n801#8BA*^aaG2I$V zA=Fkv1HqU*4cS!)jvbEYS(-8ODd>7D{{30B94a9fa1 zT+Ea-6P>|{Qz>{5CZ@O05d~WAOHYwWj~d5 z0h88wRGlrm|FXL|$pMx*Y;6kz;H7a3iF^OXX&6wJ1#{!~-*o%{U}R{lW&pqe0Dn^K z(^*fUf6wTn(PBV60l#%AVmH8|(igwRL>NB{wZga&~x2F@hBm>>an zN!x|uIid=mqpf16y0j^-wKz~;?qNf!qRjT79ds3QF04CpfmS%ngbQa}p^0|3?VVGr zqOh;q*mF+HeC{0ETP)}lGno`=kFd>KwI>?PIaZ|(#$vd@Mphrtvxd~`$*P&P1IPQ!uxD~UT(M|Gj;%FFt@8vPDh zcGf{(8rN148#^$$eEPcM*fw{^d%ZMe6>f7@)lqb%B9+)r|E|Fy)6a={DM#6m+)a*4LGpThPItuN+-B3$X(o-$tZFGrkZQg>J z<38_Uj4z!fussQN1yp1reL57|O0l}#bfT%NVP9nv;4#n!wLuoo#we@FtyUf7;VQt1V^>+^+!?w+j~__|lFJJ%m3QlnLO`bJZJlT%FtUklKaOgz z`ia!m?@5Kbn~N+>wC|$Wkv+S6a1ON6p=Y2lXyM(@$Ktlm2Gg_W*Fp?bUoK!4nEhAI zw{=TgcI9zK6I*u2atFz!)eGIbi?wPcFDb+|01pW)SNABv@u+Z&5mCi=T_ z(*?&>tH%@%JrKMF>E(=RSC@&Ges?U3xNvpBL zYu>+R<_7i`AL1eiO@&N_v9Amec5=hJ8on*Ec4~XGTSybU?4~+muJ|ag01pZ5e39^H zJnKHJ^a?K3mzG=c`n-$v^0z$Twv$vIJZDnuqbCgRORl-VghRh)^c5}!(>DF%{vNYQ z2SU@)MPxT^f9jeYmnpUXuB=z^?rjCv53dT;^8J(Bh?y#Wai&Drsb%$sjWAv*+*Eze z7Gk?3{?+=PwHaIrYna8(*|7Y0>z0(>HU3n$IMIrYJ=cj4$d`ma)gJsuR-3dswSfzv zZMCT@>tD3G?!U952X3r7#)eVace1a~V{J7bw6*KjapS$)jW3QLx<_H8<@c6VEZSI( z6>RsjJDM{QOv1LOGg`iceb=q1wUR!b-w(@Ct4na~m4wqT z=e7`3u++84cwVY6@4^e5M@}C7n%{lW(5Cx?B71kZ;MG$~#QU%R7J++V(?yWwwM_KU zynXS)8=)iy^eDIe`{O<_`W@RC@u)%iu>9-B#|u12YjaZr_z?OG!ekbqEmh0lp-%j7 zg8)fKE6ZUfEUqB*Vxp}tU3IHHJ)7zip^VWbU~%?+)M}0NAmrBLb-ee5ys)lz%rR#5 zC2?)junGhJ2j`Sc99qhBg>R01aOpk>zZ zqkPo9eRlS~zgd?<0E3QB`^AZXT0KP=BS~ephu6MyI_n?U+O+K zr1cH$1B{f}VgBDM#jj<0!}HhvSIBd9WZ#GR`UVn6-oJQT=mU9RDz2?EHcVh#QrrKQa;vATs^j1iQ|Wk7eYZY7 z^^bNxJxMf6SLfu^GyD{vFr7mM;t6WF4&`m{?xd!4=A)hRf&IT)?z6)#W3aYsZ_FK< z^s~h+=SbUU5y1RC`GkT_^~;I43l7^k%WUuJW$?i{x7@O85xOaC=?!g%CI9`_Fp7m9 z?419mr)AA{kKdO4m|6}qpP!b%#DTb)J$9=_Rn9}@BlEXh&ByF>^k`U$KIq%F7aFx@ z7=fdg-D)w*T5TCyT=q4tjo;KQOuba|ei?Yi98+S>Qd(T98MEMA+Q&hBbuf9}ZC>fk z@b-CjwjnLmfC+meM;Z(PI?!$Sb9sW`pT__cyY0u<|&)2XnZu2DSd|D>-gH8 zsP~awX4To9^55|pJ{&czT4wF9st`fSm&$eVwo&J$uU?`*&$}D6Z*jlM8&Ejxqi;xVGL` z|5dH;+!e!qf`|fSTE4tqb6#)=qo1NzWY_i-KVi4nts{M6r>d} z=CJ9`*sy^ZP{G(usLnSAopdI;ayP!5WFZ4F0jngqC~m{rvh5j(nOLY7b+#8a|4Cj+ zyZfZaP6E(pH#Nd)-EQLK-GjJ+tLBJfltK%Rv#(x$ZRmH}st$}uz43QZJ>l~K<<;YY z;H+!^ohf&e*^mD=VEN;Wp!rwNWPRptrT@Z^HL7BWs7yn81AoBi9-jSxHO}ztU6a&iX-5U8hRn)k`2>5is5nl5{|_!{P@qGDyCBh>@N)b z@?k%hu_laPDtu-cktHybTD@WKBHNu#iq)6dJt2=_FvC4nYg)Ps?zS$eRfFZShNgK= z^KG;FwTBktd%jg=cXR2v zG%9KcS^Ea|UD;ybmHEGeSJO}9;=MKemn#^JYoV{=V3@ra{d1dr${27z8aIv@rJXrW zeTa`XHDf2^U-DK>-3Zx?pAUBTxFZ}6df4hZMg6>P!@fIxvyI2&ebzzo`^PHeeG2<= z3-tx;Lxrp2I~8?S4F&EB|7F}1eIolYG-1TjT##>i6~UhKhCa?O9#d5|uTn5?uWauu zYZEi<|08?S_q7cB^eXPGooJCKy(&!?U69M(Z=wV9-5&8}#k(xq%EUl+J8ZY92zeLFB{;>{}Byn2H~cNjdN z4+THrty@GP`VwTBd2t5KgB14B8-!_574O`$_gfEvWFt_o3m=P0W{k7&BfeA~FulRI zk_wDxaI9s(xYJ`&&fo2#$-%2DfZOqyZau>D=dA2^#h9N3@S?{Z3fRIP_MLMuxuy`wrT&4ti^T^XNWU^V#gg^b#FaU*734=SC>imyaA_YC8p%g>roxxOl$++_GXO-T}`QKeQv| z)*cBEKjwWOz08BqLdf2FYl~koGo|ug^<0}aYE0Q9O7$f>N1NKbUHD)_v*V;K-ig~C zV2xlYVlB6^AU(n&H*}cESw8wbgJEN0TmSTghDCQ*yOG@??GWdT-5_y)qlAVbrV=u* z`r=NGifHfSNpm4l@8H)~E5a3!%_t8WO= z(4b=3(nL0lOMnRF=H6)jJUxGfM;5ffsr@4=9%uZz_vlG9N*u&rBI#A!KT#p9pNXn& z_dI5)Y+HR>qgo1$%NUpJPl9~xO8nWYcF$_djI%Eiq|A5)t9V&8%t{3s;!B_8GgXD5 z^Eea4%nAEue8(Y^)A4xKWNyGZQPPo%=oB3ck$ov~oWjW0la&MzL-_a;l*S=0aWqV~ zBW)AfCWzGu((L@uUL3EFPk_Thq>oyQ>Ct}PpZmrned&6M`Kz!)c2o39>#^p{;8ijE zQ)9p1#u2KnE^O+&UOD#xw)V&_TGBAAcqsNHul}+=b_=K4r`M=`d zA7a>$@|KMF>8zRT#9@KV?S`>9FUf5^@7|L`wba=prD z1^=5ft@0Vgy^E7?8&<>!99_l?@nrqn1}=NhvKHC-y6ev&2XERo}{@ZLL@#PiL}7xw(WNj(DVdqay{# zlGxTsOjyYG4igmK4VPgvT-vS-q!~%og&^(Qt{`sO^)nUuk(Lm0qs`poOb>luaTW!qw@lP$U$TiZFVPA|xQOuLcFMdb9 zWa_OCsWGrHo$pq@E9^0d4eCpg-!hvLd}gEdg|iRFj~AdqyKeHP${yvLJbTlaudONM zI2Uis^6#^$!L+v@H*wIn!{ZxeRyK_Cj|?>Cq+bfxRtg&#RlrG*J-O`ojo?nC>zpaA zy7t}f#CXSJz{6^p|WYMSz_in6q5WqG3CGevDQ<2bW<@h z)v%L&smxIq^(Y$PVq|A>9Cz~xh7Ad0LkZst+TljaM}3r=E$1aMrT4~0w}e9Vrh98s zOTPO~Ld{j0l3&B**x#gII&@S(J-f&j7Q#^OsYW7HS5P1@)_x9^G1&eGpiiC!I z+jaxS_G;5o>QUr|so_^X;9nF)xeV_S$w>)eHX}{J*HOscm#?D~*fPAURh0YRN+y4x zJ($f2Q@)lV6u~RBk3P6UCO>i)98@{h+7zEZp-a_)l*uSpebs6&`~3YC^`%#lZNq5w zrOaLQ;B|Grdhmk|dH&>KAtR9Bq1wl4THFS?YL(A{n-+c2hWEIVe5#%*Gc(cxPOZw`aPer`HC3)A31pl+~g*83s&?zu5WN=ch_m~fgzzk$$#^enZ zJ4xG5mp2aXl>7IHET+&ogPobzYm(P%u65E^pVb4BF7&G7EsitEli}ccVS?n8vjbfP zk-aZpM=7w2lv5L$dN+Bg9~=z4Ft@F0XuHd-iLNno3r{q1f3IO&QAPL5BVQVPRB{S% z?Y`|-MTtqVvyZl+41mKhOkU%-l*mPH2yW(#1qr`VHzMQAp9NldITH%`X8Ownz4G)7 z!G-#iM5UYROFEC+nHVPgH!~&ki&OQoI^^Weix*?fNy+oXtUBscU(|Ud;16fC$WaV~ zxu4&esvBR(SRCgGA)SVG?rToF0j~lf`A|X<@%+qUTsz5IzT7P-8{Eooi@4T7UyoZg zl8<(G%p#9p?2dW`zvbWte6m>u{&O~+%X%)}4u`X{w<3T$Uf5EY8F0MrjxP1ZQCz^g z7FmtmQhw6+;zU~~h00AzXxURQUgFGef2S{#ycWJbMwEZn(D>G=mmQb_?WLS16cFWZ zX3FKSoc{_QDTUEJOO^SFwVE#xGGQ#=7%_Fzfj1zCtY2qsaL?U6A{pPNQEbwwYM2|UpcZs*@wVuI8uZUz(Q2egT}#EgcUJA^REcTcWG3ACRF}tk4T*k zMneU#A;zJ6-zG`SU+nA6IYWZ5cFcx5u|}T0doeU3^Ph>;zOt~BTgy+bn%TxaWK<{IAHZ?yX!E1RykkxjirH$PF%p6F+3=xwNaKA;^x+Wh;%k}kFj!ZR1M zVUv$yMU2W0xu)$n!**t%9kb0O$arY~jZlUY4*|W}MKcu%k}nEKQ}Fe%X$y8nHMkcT zi8dutKsLWlpIaN-^B6PoVtF5}ZP}1MzT693q(v><>c`ab((f9e7OKM_-2kt?d0I`V zMj4q?h~v6+M6~P>(4)IhaIM)g0-V`Cf@V+1kzU-ArtuZA=>clD>Z{2WNv0Q}#I11Z zYnmh|*2Bgjf_BWt`pO+o4w7cvNT*&<)2`XRH6bTwukUB#Vh(nE{Ir@>mfb}yAqxXH zSHJ+^6mq<bUTIugeQaF7L~i9qdWJ4SU=60``k0J^3b&)35N|Lz^Dv-}KlJ*Biz!1v$C!v55i{Fj<+6$6+wzUmho3 z5aYHb!c6v++AlCpSDaitWrf<_fikT?M=%5$H$5oUAipWf%_)qE z6X!J9a~|5nNd=ewBY6r~?9aRxkJipme)Ys_Mw`c3tEh z24C=j0MXt^`JqbK1Ae`C7GdQ>VB6V)J0cUVXn?v7i?U^x>H$XBvKK>2FtmrgXD7{~ zaW90~Vo@eShRcYYy$uZthvUixWDYQ8<7u;%(Yd`q7a)gsnNzep(BAkJ#gr;%4+|GG zZtrpgg>hjBgrO4{FzgtF*6p&}9aIB>R%z#Y_WP zITifKmd+I%z@Rs$%`fIbEhjHTRv>Fb5SXbuwYG7gf<}<4c8r zbKcWlR#3s~L@!*TkIZ7>&IWf3cS=UMV5ZX!WW2KIHf&pw3mk?P)ItBMcWTmSIdLdW zG|Tz+hI&4~#==W<&#`^sCK(>HFPpMD<|<$zQxq_+vly5bvVnszFzK(jKDp+KonE3b2?y$DkP)Y0 zPLQ2lGVW4Rw#%+Kt~78qaRdhw?C+T)g-p##bN${>)g3cm3CymJ2M*GT^m`7u*F&ffjyxI#&3CE_F@ z=7|_7+(>3@thz1C(E#de%Z9Yz5knH_+u8Hl+-c7k*QM<4OSAKZ@^wH%eFyHtxu6z7 z)R={~I`yGKS(CU~0k{GI(|K1@M_L!RzZzu1h$Vsp_nb48DGW>{#!W)66Zt2#LfMbp%TkhGJX(0Qb_56V(l)Jzh+nW(~iYJcCFi_8tz!GGq zfj3Y9U55DNp1!hT!rBY-fKH(0waRT_bW;Fq1`xh539u9}4ImYm2)hb9%3!Cdb*W?( zz^X3>lm$!&ECzdx*)X$%i86gAyMaT@V8@(7C|PzEZMMZ?Z3N$L9t}@;%8zoZKM4C_ zjdC{>+WML_iKsV3%d4G$7!7S8u<1C}nI?+BNZ{g!;t?I&TQ)6hx8smh_JPaS&glxc z*7ja0a00mwrVO5kB?eD{6v5Mng?NYFTWo9{o&#|Z9M8R{nWCU(&nT(Me*{pV2mN@xW;}ms@^(oCNT?W^ z5w0G>;5OW0Ql!=}6oGh4wzdjuqfnx(TX@tHdV1(MlQ1D?!;54Fotro?vS5r3HSI%v z33IkvYX&H+cgn*{cul=A#07Atp8ig;iKEus0GIn|K~n4_P)y z1569;9Mdj>E+H;Z&FKnOkdO%EJ-r|vW=~z}1!!D|tTbb7S0Hd~ZP* z`=R6Mh^c^tL{h-I#wuWeK@~8Rhb(<`aJnwitrtcw1yZ;p=wK3KDcBp&cCU8^%>+`K zyX3k+Al-JX7IipKhQwAO2H1`$HMW{bs<$!49Y>IAO^_bM6vSQ<5I}NWLVt;WBrYZVPM0oj>@A=bN(i?>EL>VHbet!p$Go3xSv4Jw!F znisL!Lg+0JP`e$`8;07|V{niOvQ2A~?PK3|)TzM!j$}*Zi0rr43oxcCG_KgWo7D<1 zkj*(6hN0Sy77%1D4@9W}R&U4;6+~bo6Dn6dH=ttzhtvWv27aTByA6=dOn|1j)Lqu& z+p)P_h74k-kP51Inm?S(kuDI{I#X8fc7Xsbgq*~OwvDyeXznT<*q?<8eF@FIW%Q}u z+tpAgWb0T6Apt;_gmY{~AVG)Of?M8Y4`0%@P|>MS^*H1_ z)?nGN-5^_B@nyqn-(B@QyDxmbU?*@YOTne;?7%~V5MyXKX<;H@(D{`{G{SqR{(y$u)tqS4P`1f86{NEg$B@Y8RwZ(5xVKjlMdM@-pgGa_E z!DpQ|3im`>OvWq)OvgwCCS(Z&^El}`3WI@DVKCt=6->spOv0E9zr?)y$(|+FTF7w% z^`-4n$v2lUoimJfBQV9m_?u3jrTR~w_5$-sFrAzfLXacH?v-*_4ZvZaI}Pe_`x3_N zz9qLov+<4+(uRJEOk4A(F!#pGXmKxH%)VY?YiHythz?)^Sj+`f13$f$AqGrFWyt{l zQU``s8^T>N+YyF17y;;?Ttn(1eCct_UmRCt@2LH4P-nGnp?-2f1GDzb)&bV7?|V>Y zu;io$frobwFLjpf>Q5*7HS}F7TW;28BeTm~&Z<2TX=RxRc^XQ`zRN%<@UcYKeF+y;?CamkO~}M4)xr<;qpEl(1SAu< z0|$5}g-aDM4IQ#ym)bp8)|x}S(5*b{_6J&4@Q@TGn@BgmRl4Ip{o}og&o{4=7;bA>)UpixNpv$kR?!80Ig~5cv6A%FKk*)ASRbN1q zo5|O*%%yH<2Z@7kodizS4I*!sSTzMhf)OCfFM#Pw7IuIE_OoV|_mbxRNdQ-U0n!Af zIo)JmCe0PbFOj~trFRHSs8_tR%?Cauntt6eUA4{(evBg;}rNfP>!`KRnw zSq1D@YJ!#Z{9isDnmW-BT48Gb2dc2r__FYe-??Xj#m(~rUa+#+4krF#OD&pQsI zm(XR^-21l2q2;Tou&f}FT>+{u@Rs8Ss{Uh7h+z8?WH%v%1xzz6&Z;ZhT&N=f5-tJO zDVH%V?HGp`7+x1UxdJy&(}COT-`&%~U(BaAp975hoCa3Lpxl(Rh9%jTOurWKOO zndArpOV^+3?wbtj=?To{o8PRjrZCV70lzSbg;rz47);YqA#RyVa?!%V$NSq2R!)+d zhn~rI%$niR7vN2(Um~w&%JuA=DJl|zE&$h+;7Dkh7melA4x5GrCs5=@;sL|Vz5lJI zin#S$Bs~oMU)wp`eX(+XfKYWZ7q0?%_x7z5EzEO(4ZnZ;`^-DpvS@P$8NA>+ZpA`9 za9>O#Gy9vk%^7r&;J!p~36L6r{p#5xbc|Z+EuzC?Vg5oM>cZ>#IZ##Kdq>PyC_%U1R*G>$SURbMhb zS>vx}zY&WrKBJ}6Q}s;xaY_6M8e(#*YN?i5jNDNC)t8JZ)t9&|d$nfYd>9p=y6OCG0am@Pz-@57q^01V6Fo=SciAb!C6t|ni)+bWo-UOF z{Xh2V0pQS2nv#sz`rhFEUcgA829KXFF2whpU>7Mg0h2FFZYro2xU6+X9Fn07AhfW~ zE8{_cgDFvDz}em@?w8$wi^F8ode6rwFoaNP)t7mDKV|D;l+6`1nicOlYhQ^OObDgR zUiB8)zXhAONkK3nF9H3kUMVSfuYf*n76Xfzt8u64gI zHN$4;VhYTt8Spdj20Uqd@3dd4d@j@@T33h(4@8>cKqDn^#D;?C+A^Svc3&EwsBX7p zatasqcxdt_*oE-66iB*`tabh0jtUGUjVKOj2f}ZHE`&{K=&{FBbqe3C!ehe~KZy$i zVOu!`tE&AP`3-kIy2fHpOSS&-(l|H!oPkW_Yz0#}O97raKqC+k0{{g8LqkU-003`v zpXzG?CXL*Iy9w_5%kF-60kSFIJCG)bS!Hrc1Y_w{W7rZl{IVUD&?DUaQS(?(Y9_Tj_- zP`ls`ejJ#Z5}i8TH!6ju&8A*x7MjiGO-pTyYIfL_b&0K-26j7NE)i@B_99(g0X# zgx?BHAT&%9)=TIm-xtsLDV29SW6*Mx*s3$)mQKE2bg1p+J!JqrG%5V~W9?6uRu-zf zOG)koG;gZ%-lrr~>6%iio<~MXvaFOv3u3VruBUcQm2z0>gzig{|3Hv`p-bN*th=mA zK85Sji!8aOwS+zNe?qNz+?1?UkVUg{JCtM^Y3MSk^t76J>UobjGN#n?^)t!TDg^oG z6h7-X(A%&3k$!0vEmai`x;=&v-L6?f!G`iiAxi9i}5-7a1>sXOWUjfR*#G-L{) z(FlBU=1j$D(@M+{vdjQ56pgT5y+5HmsQRmFVR;_%-}?YEMp&(p-N8QEj`-q>fLIZj zhoY?^XdaPYPN^?Ah=|1cTzM|!t@e&b)f^(bOKWGpXgtK>9s;cqML`6tRh6CNfa>6l zxwoI@peF@njQ}HV$p5#%e$ospbkp@O{i?EP8noRw)N)Vx%BLb^VBBkL_6}ccqfv2z z4Vs7?sAt?N5?V`@_>bMCkfCW+9j7vDTR|CYk)_M0L$^m7ikNw%uMg5)*48{N#LbcHB(;vc;T zY4#n!^US2}!ND#XN@O@HiN)hwuMC=_41&}s)0a39qv8Uv3{jQsz#GhJPRBDVeOiox zFnTw(GgT?rv`MRU=T?|4Yu*WqZnG;~Rc^H#(ww?WqKG}uxj395O2hOlngA?oa#dek z#3vkQCAHlbjP-eXGi!CDKvYE|e$bJz#{rU_uM5I;#_6t@x|nm3vM8cuW}I5;857dV zYCl4xjWjVzg+$EtX(OuCQ))YkcBL9c4%O}*8RTjTp1-8rb7wZZpeVe*C#N`idar;Ese)Oi0}3w%a~0?-D3!BTvraS-TnmY%^gu8X z(!w<{-HdL~vKSc**%-0x?@V{8n*#)Lxl&joJ%mcIE8I}Ebd`POKkZ*R9zs9q+Z?Ax zS=h7(Jo_;F>XFC0uExCf{4Pj3=3S!c-kla-t=&y^5=N1dAL^_W(OWF{qtOAi5g8|_ zT8Qnf!BuD5NE^eu*jq0AjcFvc@-fU3Mp&hhjoSsn(?TdVfF;tUOa@9I8R^9^uFd+R z)HX4(1EDq!+nB@yRYw?+Bi_~;FMZE5CW&kWVZNk%#59je^`L0MC(&Zs$hl1@(4}#5 z9s9&w6g6(un53@eIU`dK2|?XRxDu4pZrBa#w3B3eKPmnENsgus5t=c#EQ77OKEP1= zMZ}`am+ME;Z3Hpow2t9%eSg1T+3X7q6!@O@Mu=730Fl0suoe(9Ur_LhF92wT3kxsd zm?6y}7ukn-mk)QqzyNBE@)9mp=~NnhtD2*AB9YCBPfaXVxnC8mcjpFoQ-M%RH1pYp z(-ct;%o1W*yTM(^C%?R^%CcgqhQX=|dHb`18I~1oli#I^uV$>H5ho>wTO8u`;a_8; zJ^fKq7vEOjY)|XC=}zk|s9u};l_qe+k+zh)B+~~6-cWaUXb>q3V1raHm3X3O94H016HWrb6-$Hjn1Eg{rG2$h zdqX9tgJ8w=R=+nX8aqqD#_vTbgz!sohN_LT2vJe~Rk%_dz<|RIz0YzL@Vd~3wnKj- z^XN8$QA>sAeDmST$ncl2Pw`3J5@%?Mz9hAtZRtEhZxXdz*Z)L}uEbk;YIz4Tq~#mc!Ps1_{iz#iunhK2!KcQ$#j zNZ9-GirF^gSUAQ;@92cOGQf*+$Uv%6m};0(t^=lF10+E_$uYr3Hr`PljlTrOx@b}k z4)w0Z6;c$?8ahx(zqr!klRUPNDE}lEjCR?56RFYh{jm`m=%V1YcUkRY{^>4Gx3e+p zrgsdQncX^&s5m>=o5qin8HXCdgf1{RgHshj^sWHquXRddMvH9e4?YKu`SSj~3O8~% z_Kf~1U%FoVT)g`?5QoCUP&7yD7a;fdQ>zORTHzsSDtsu7K0O={mg+~y>c*G_``p*~ zF&)2xELy>$oHII+4(6hDOZ@--T2F=je~GQaG)-?KbNCHl3qeNHNqM=XT=$?#y;3qo zfVAl*!G$Vh;Jf)|seF<<1Ir=p{T2wAB~I#6+`@&*IQ@1L7r_s+eV-1s|e= zJ=to4vnpo8M}sMYb_m{amwQg*+Xxi%-6#O4LE(~B2t|tZcr#rUR6{H>!A1LYsV0Om zzYo}&GH&l;7c;uvDvkN16zp=V=LQJ%8?))3amD`GRh*xl5`E6hUjXw83yWOgUtp;b zG)|>21TV(vcyHgX+?x@e{_LNI-kxi~ms8iLCu!DF+LOI}$j%ek+`&kN19@(}Hcb2k zZ-?Y-MdU|&>R+xojm3YxKh^d*Ze~J&hdM*nZFKG(Fo-) ziGGBqzFixN#8=0}e>J}>w%RxX&N&`%ZPuPD+6=PDcruDcl}}mGqh14Rw!JftpO=xy zK*PN$bzNq>E#z2LxAO74w2?Fd=~+8-a1AfsGxPR_z(zaIq?MkapS5!8Zf7Dbab-pTK8uq|+2ABQ-SsPLY%wMm zKRUB?Zp$eG=_i7BIqIkWv70ayWg{M2&_JKd`(3U7@AvBQ9Xw))mP!j!i4vo?#Zb z$@ZKz$o`CG(ANl(f-`zsn>o+{A9ROScmJP_wj(mlJivJ)89ZXAfI8e?bL*JjT(frK zdSTcI=NQ3g({ie}GPkh1D7*}88FUSNql}`axuxf6Ox{7`oMCmn^%tDbKd+=78{P+6oU)HaNE3K79p`fCmu%s4pg>U-76Neg&OpRK$C6mYI7zH!}8eTCL7Z&is zPSLC7uKbQ-WR@^X;4dh78FQq3Kb2Bp*npfDrN-OvhJ6$zHqD$#zQw`?NXKB^r zo}Utt4DziMwmfR7I6E2H!6J5INL`C5N(Q__udr++fD0N^1F&_OfPtuSl`MF8;y8`& zwAmW2-~;@`Ud$53MeS(kI(o%?Ej2Y2m$(1*=^vvW547i_^YSX0`59CT#lk~9k1Ip4 zDN|@Y&92{8Sb&N~81o&~Y8jFw$K^?G0Oe2g(&H@a9Ba4+-8-CU=Hb}+T9Lu zrh%S~$)EJsvNTQ~f<5lOC{6fsZ{x%+7O5Ao%5F}aBRgxB-inu#kiF>KkYVh3A^Kc^%c+s61_^V=!^=pP&!Nym95QFy3l>1Eoo415NyD^ph` zPq;Qda|fFVz(!h!_Bav?ZPIOa#__qx`L}VpX;k-_EYS$h-^Tok(IP8;hH&_0+^av` zyA`*W&Ej9VD}F4u@eiLhg6sd0t1zObyP{dGJA;9lYNWSQ?=B_rzH|%iUvRQg>!p~# z=Vh~TY_K+(CB8z6gH{?xjdVc)(V)7^<79hg`1VrMi{(%T?wp!;N}9Lnan&@mk8ZFb zRG*RT{+r#yP0bl`;>oMt!#I-`=HGXnT^XCp&Wj;CunIvq%GOGq%3iB_%b^)rVn|Yg zhV_mQ8Qhj{d;js=0>n7sL_t90Mvln$9cy#f>HL6J@sW>t%cAyK;`W{79%uwb{4ONmQx*fk#67898=Y$FZ!{-KlA|U#gQ>{Wc9OopJSf zpZ_#dsFUF1YU-R^5z^RFKHzF*a+-H)ZH{T!PU*#_P=)kQ{RrY_ui@H4Wb~qLs~S-c z!ni@r?ldYL+LTg+oqm&L!f_p%{HfSbzG-*qwjriw74ADncx9(1n2ER*Srdh6xSTES zcOvS>WRJB@+l$us;^Z$oUibemRtg*BT6Bd&RCTlF_Z^{)h2wRAs?wWt_Tc@Us#AA= zBISqn8Q#_w;+yWCuZ6ba7PEDyr&^Q;B0}A9tYUh$>d=U&+gIl2T=6e$J@Mi!IHIrE zI?X$?_RmKSy8TzB+d*m`U%q5jo6YuSHLu)HyQBX%4Z~aa9>KUd_LK8(SRUw~5Rbaj z{)?^t=sIhD7Uhw5f7d-?fY(v3o`Vce*!Gln;P+@S+3=gSkF!=d?>p^ice`qW?U~e1 zx*Y{DuUmb6I)X+SN*X(0_wP%wAVn7hM&EuXurjTgDcws&^KM<~|NgE*}S zJBKX2A6XhGaGy7xSfdWb<^D?{Jg@G!y8xPoCU>mi;jQ1sj9TTMA;+i7Di(Paw`t=~ zZBu~NkYSBCNo>%J_RuU)6;)F%rAlRl%{np@Ta(tdzH6*kT7651gtm)4XDwH){``WK z(Xow-*g3Of-~o2@OQK9QmNTPaGnFZoB~YRV_+OLvwS~=Dr`Sx*Mt@e%&2x4b1SLF{ z>bl!Kir50K8DT1h&r_^0b~W}TJ?AcW_TiqvEGc(V@^fhzMx+YM%JCGb4E8nUbS1BB z{$ZuuwxEFf#WPs@Lfk|Ie(2A%c@J?hW+xXcRsR&PTNL}a8Kp=kJAfYh?xf}+>;duW zHNhP&ckito{Xugb$$^6QAsTYuY z3^td7Wwj}|1aA@h0>e=>_9Qnsx-PVA@$8iom6a4OEZf7S#2IJ+iAJP;B0Y|Rb9(E| z27U@@*ZsRW^AR+HzDt%v5bz3Jyg9oJhw8$Xp5(Vq)e+fHba6z%v<*B3MI*S2uusPj z3zszh&_J|0l;`_2Cu~DknV*Yw*^grr(}$Bhv(KbJGy%wBU!&6RIl3|tX{iiXl5e-c17$JF|!EEL(v?qgJvs7 z*wFjo;zu}&f-BU{h<(9H8XMNp@Axj@19u%sCVCTjObUYDkU|0A7k84o-s6a;uFiM9 zD=2$-Y&6aV$5gTJD=)W|#%5)0Rcv}Yv2n{RjfaZgE+6e;@5-__oj?9=A69^rwfFIA zvpT9y72)S7V>ow(bUhvC^e#^{>E-t)Hn&!Rqw)_$l-XBY%5{gnTlb#5%rujIM^@Pj zhd}=hfDHw@^6r=>wf}MCxBRk1z}RL?dXeXs~TGIWBpR>@$BK zj;=edOZyOU4gnBo=pBePM77o5_j(ljk<7#WW2cc?WC>fQcq=V%=}}$FzRF)8euuj@159^J@SrtG3l90X7Z_0 z$F+!8l)($(n%bwCn6)VKtNuah30Fy;8GMZp5O2TypulaNxB#hy zHYj;U6yGQ_9`5(KX3XL%KOApd?f5qPC$+4;eKfjF zaL3xN%L_knPOQ$q%EN6cPEgwju9`o5{-PXBx;)Ofm&ve$F?nijONMCsXaqL6lLF!{ z8X>YQ9M}W);FjmfHv`m8*m?DFsr|>W42)!h|qSnYL>Ea}}( zt#GQo5PYYYE3I%!8Ug(+agy?}BP>rv@~G4PjBn$`D>CVE-}s3pQ3-h4O2Q^KUjGYm zf$k|SzdtP^?dN-ygFq=*wp2T%z{nOD80!UdwJNz;vhm~Pov5feezrB*!;(SKeiVEp z9eGnE?Nuxcwx~+70IU>N;icrow@0{GZdrf2hL>><9cVgpR||(0+XG95V{fgN^L#Y| z$Eh*=vljLhr!h3iWFwANUvOCpK}1rK;YltUhrH0z_zTDz{DnLX*y9AZ>3c%V@fl97 z<#bP&ST5`;v)x%vhN_rL0jTm0?$GBKQC0%)^j=`z^9Lqr1%p>GkC>G-J%{b%bIw~; zNm1O^dz&rB;w!vm#q0&O1?>@lb+R`;--QNj=+=#}FBYRU@mSlqvC%NtMI%PfGsgHr z&{KkHt;2*Fc^;3MwPYsNElWrmFV-VC&qdy}%QOg&RoRerFF-Yg&D?V71Q4riUiu=*0HyBt6gwiVOC-? z?M09%@CDepqM!>)ZsAE3e1WhjSyJEpdNo_b6WC@TY=jZMLJJ|teZe>{QILfvr0^}t zMSBW(y|X*w+`YQ;PxZn}9wTN9&6O~+Mu1zlSY%TvuaI(_8+jP^(l*T6^%$;*LYta3 z>8G8(CylV8c4q{ot7uQk^3ovkM@Bpn_AZDW(C-J@BY<2*r|p!}8EussX_8>#zls4` zh&BVXBP`8Z?$X=HY4=|NStmX+Mqtj!v;o)xtqo1^*$9Rf6=LLxAvEH)Xw;$k0gtV^ z4hPu?VKsP^N?)|l04a^WeknbRT=3$(Vl<9*cr|nu3}Eq7htL-CAw7B;4^C-jdmUl9=^LakXN+W=^u zLAEUNSv(pceIjnK0c!->d?#*O>`N_045StEbN`p!q0PyX%H z0a6;_Uo5(uN5m(eJ^y~1Mu1<6E7rSBMS~{1CU%(0Mu>TendO8_Bh(3jgoKx9fsCHB z(j^3~jKaDT7{Bk=Ne;Ar$1C^s=@>KsC<{a*b-nL&_w)w6QW6b6m>STE8Ubr1mPJd! zInbY(a~t(58+NOveYwB?(iuREyl`b5d(!bzVW1kJe<)4ahlyQpj&guKlU=4UbG#`9 z7-BDy#v*|RglCCtBosk4P7x6xX|nVx4FZX}V0(z^XoRM`7n1S9P?`&0Xv+8kGhPcz zc;PS&g)bWQUuf+M;4~M$Y1n+>q%Q*0UieW1>kFlt5@*5}an5`}2#YPz>THW!cQ?@Ref*95K&Chhjlf`O=g)0;U4hd(-d~4C9*Q|ZEJPo9;Pcuq zTcP->OB&Ex&>RwtuHpSLtyGdwv6bhd4ZrO8=p0ooCkhN2N9$;a&}dq3jd>!~ccOcxPuS|%6z zhV-$Y0~xP+ab3f|pXyNCLSsubPliVi{-VO+QKB{iZ7cV(y@;|Ma6XAfVtl@-bAq_r z65*_b!=MPyF3}|)<0LeBdd?dGy(U8BS@3*9%z@uuI*imNK64y5c0I!jVK_Ze!$kW=gnv1o(&tKOuIK_RCZMd!qVrk8LZJ>v22a=oAP zNX0Rbi3H6MAY;5-eL^bdDNLqA+KTQ|OOH<|XJLPia(Gqvh;w--*a)!M7ofSqz7UU+Y48`iwD^+(RFarwrk!DnGrM=WFxL!P6FWz z0$6cz8|{|6rXf>^8RIlISWgP{QaO`rQIL-lLtOz=Ch3KuzoB-n#ViP=nLeLsZ@TE| zY5qY=pOzc;Ms($ro)aOaIE)Lk-SaH_+g+tD|I90|JhQmaDqU{%m2Zr zazEpVJwuHE(3BXF_1ZLnNe;|(;#}hNu9jU%4FyI4S&{%H{<17WJ6BakPCkBudWPAP zH%WB1%p5Jp8Vt*@@Db|BXuxNuLh%4=AyGKgU)-|7sm+!k*a}Q|6I;y8m$x@%qcxvB z@sW#es^#TX#$TBHzVLt*04Z(0=&bgIyfkbN zT5GUU%bLqf|D6LMCmm>SdqR@1w-e3Te_? zDm&qUiyNs#w&ykQ!QXjN2movZL#vm-4w*#7(X69HT@>*=7N@|ecSAhp6qO5DT9&~k zEqX*{G6RUvjiBJgJ(%jtz*6uREHA&XX@Lc11pH{0 z<6qTz0qX^4r|=u~=D*l(7uvZCC(iIJzKyG$w_NuyBP0c|VuxN4^8!WV3}C*`Hun_4 z-|iImtO$Vz`JzPwH%2-fk@68`{l37UN-iqJWs$9LtPM@n2^&9XC5UVyro0wA1aD`~7CjSvEXtjEj- zn-4xM(o5pGya2#PSKk72H#UNs9>pc9v6PhQgo3J^mSv}z5$O(t^tD5r$az?VvcjnJ4EK-J4}1%WKf{hCl@^)xV#5#_}JQLG4x>fH{W-RZ>E^EK<1 zb?x8z()+9>#XL`5Xphx2ig5dr&>}Pl4xhTNh}+T#*}-F3h|!0frBNttSk&qWZx{f`+CfH8EXrx*GMcS5RB()hiQ70=wvpOZMbUFFkboy69AEJ zGvt2D=HO@q0Jamu6j6q>a-<+ARe7t~Vx(9n3PnUwnA==BhK4cfx&C+?eFzeut$6GW zWzXrx={o(?FOdH+_r$e6rs{JS%^jpSq--1VF^At)fxa4{hAo<^Dr<{TiL5S*?`M=T zmf{-H>q(iK98gZXwp-nsZxdg_ME~{9b>e8Y{Xz9+vn1+%1ZTErqAVySV7W3Su1%S| zkCo#n>q*6ds+zeijZXEB7#r9qPyVl9M!IS8S}Kx?C31qSsH$3->tUIqo`)<5Pu0nj z)JbZ|g5z)t#!4(Xh31qzX4308-$uH^6%4TVn{{KvizI$C5@ZR#s%QmL0wS=Eng*V9 zhDu-8-VlJke}S-Q-B;Wr5apmmsvs2xmZnLWsv53EC5f8B4J3mtL1HY%fp0jNX3FzDV`kbr(bXnX>$_Zfe}8rtdw|8CVxBF2*Ka^`WtE*%OT z1G||d6)&ES3N#}q1x04Ytqo?f)@jRmE#HFYKfVD#C>lvQ$?Ey~%1*BVEZ_WtH^WKt zc?{2@EX1oKXpvY3ibiz~F+kf&A$A1jr)WLJY{yMR(FprbxvsB<|Aj1e!#Z4u<(Gp5 zqMH3LuGbewb@}Ied8)|HXkG@I5gd!64BNyS$+KG^es`H@Q|Vq$c6Hu7qncIn7A-gX zD5UVnjg4MG{dH5D0wl&Zafolf58K3&5M30FruY-c3&y2sF33nCiAK>{1!b%J2+=Qq z4u!)gw(rz6GNR<$8HZgVhW@O684-o>Y=lOr1Gt94Og;ueiTxF0iZ%Oj)P0(@{Z;Q* zYGiF@!;v-ue>Dq@E8$@h0oZ~Qs{K5`qc6@tZh4k)g=4;cn(|IXL-h~&B^j1em@CrG zntV0PpIg*5_Sgu3Xaqu_`53Z``bV6(*?ya=6}~e*ed?FQclPtF8f|!|_FF{FePoRg z7!-pfEpIM`utGPzG(y%&D2wqgsv?iKR3Jy(X)u6EY$L8$@_GvO+yg-K!h%cqWcV9f z4DJ&K5B(t!7=f2uCX4_fX_AGqc z>5|xFxs9@{n_Dz)CMFP?2!UclYye;d049pT09InUT>y6BK1RBL=;QkfVad~BrF*q& z_4;A!uKTZ?@soc4@n0D_lGa`SpGKhMl~T%ZI9dE@SI_yUr{+)iUZbV^udugH|EInu z^|{}v`3i+KahBg`oABbcNQg#6OsCE#xX$G}=p<7j zm~n_$S&s>Z@R8^|G18bZnrLYsWWsuCgQ!N{cydTUWWQ-BrA;>SD3g%XU0Q-Q#YN_YVwR zgBp#yv2xs1&D?Bvi#0gWV`q`z5O&hL8!v@d z;8k^X&(}-9f`9ja;6ImNM!p=v6)V_b!NNE)UWM!~yAuaXJPg8n!7WtT$=_z)T~6|C zi7#$ffngA1zc%;%CCnx?7gD-dtoYJZX2Tvat6yHxxNxGSw$qRzF(|6LaLQ}3bMT9kU|&iY!D_L&u< zvb+{(&I@s-n#v$@#W3UTxy$bfzq)&``#n_^>K{}4{ah*rVeVnpmx0T^Aukpc3*Y^H z!o7bhiT?4ku=DzpJosnV6Mz4RJh$?8C8`ymscU!MXMl-$7jAv<&U@7|!~>8Lm58_T zb4?SA6(#pERN3izzA6MSjKd_uWmUX#_hJs0f^ium_#^DA&UzLR4=-KTAV%kpS{b@8 z=^bJw=OPNnkr>fr450xDe$fpSICP3Ya z2o`pk4chneAdRiuy38~*H7eMh=3mLhFnX&Y5fg*RfXhLHfwm?QZ?^7sUhMp zx-8Jt(@c=Bkh+H49`FU4^^?7%8#jofWLV9`O1@<7o@7ZC}P{*JxW z8Ndr2sxSel)e{ZeOf?QB5K%mV@gT<}WG&R9r|;vfJLxg?CYz&4Mf%cgLQKjpn#`5F z9!8gOPRj60g0Q5D_Zpm24#EfvFf+ZHL&R89NYT%G$su#e}u> z7#OAa33+BMQKzG-H29CSr4w1#w2|Z72jYy$kFTy>YxoxAU7<-o##X~Ye-J&|F~ZZ- zVpOLfqpCHFeH!*PII3o2XgVT*p)uP>+t(w#uPy^1aKZrl)GSSZwP3`|%LxVtB_W2< za7pNCj!6h}f~qn>|7zr_WT}(j!(OAwNMh;o*ok7+%6+V0(PPx+nmhiZsZXS?5BhcH z$~>gR2!@S_2`IFkXTR&xY#Jw&xTIVce%rN5iqW7zR9NW|Y(e@4=&NQ(8tkg3dfFo* zmb04dYeFw)R6#M0&)*<4&=RHslwy#ewh{phmdR4A0-$t!S&Q@fRY$8)n0@PGgH^;6 z0)$7z^MZHeW(1-MMYj`;EHf}e-a+NVqvqA|S+63LC1N-0-v_V}v$88AUf;i2on6D7 z!!iq-1q&SHh`>lDcEj3SxGKR(wn1p0bJzvtP^FiMDk#g5r(|0iPvv8&QH z*L@=AG9p>sOh|)_ERWgKU;f3uGrxxvFUso@O&Dr0rs^nSh+Bplz*X)WXqIgs(~8T< zCh?s*f(hy(no?yZEy7nxnqZ!ljyia)bye;9I>j%~gb~|f^WZOCR@iRqmEX$2&|M;& z@iO%jp$Zzp3V}8{b zEj%e{!>*`Lm!-^Dh$pFw0n|7$7iuhr(OQo7w#Mnle-gK;f8S~JGu9d9gZZG&S&$+ixGx21 zGZE06!Vj5{h#MvrH*L*0Uzfr*Gy^&=3mz*5FstPzkFGvYT-Y1Cb_mJk3c?@0HFi_- zX)Aah14#>G)@GX7wKCciU78L}%W!Jd3jar~_^4Ge{rf);S&TQX!+M07k+6tCPd?Z`Q>yQQt#H9h@H?i&DZev>r(WKx}I>Ou{!jk+F|gH>lC)8Q^rr>84;(k(WYOsx)5T?T`vp;Qbn@D9ET8~ zrP~JdkR(kLlDO<5C^Hf<>$2g7 z+2v_7+qtJ!bbdSsYyxlEC%)vLUAhrY#~!hB$lss8%~e|e7oM}gX(Pe8LleHP?``#) zfI!ZOLG+Rgn}x?s);p5K8C3Pq(lWRW42uOG#L}LM5GADIl-&N;@vt*?v8~`kV$>Tm zWx)2CPHj%mO62(~L&HEABnx1nj=sq=r>dpPz#un$fe61I(gbW07YBbmcB z8g$fTDZd(Q)D(NKLf>$>KBJu=zQpS;aBE49D&6lXD@t6d5fQDOA4j7GJ2jYmuU?5L z*{pnwf$u&F^bP(a&dqd#8SXCK&R0GPLQs0X1ym3e+3aCvj&_pb`Tq(#P*|{}?xQpF zmwJ`-qWTv&EjK@A%B>PBe__j)mK)~@uArPyuZq461y89}YSm_GA3Ml4xr;x>PJO@I zqdLf;PQ_`YBBJp;VZnwVIXcexO1d2%T7I_nk5!l&`H$yocOo76dslw9PD2?HK50xm zh0Ln~vHP_mzLl86SP6%IDr@u#;C_?ADtfMd;(!uH^^cGj$iHu#}&smDsbruQbk9O01Lx|fgehECei z_jGFYy6@A)viLmS!iTf5@#=Fs^-%8ohh7w+W#(qxu>JVpBt2t~@VS|9mKjScfAuOd z3r!3gG+k@qer(ZxP*~d)eNAUw`;SbP=T@g8W1mDwk#}m=sd7mQbca!cwg_ra7YXMf zs#B$@71DfD0z2ZEl?AS0v94OI74pE|aV9us)YSelUDt)iYfEV>y;|+fhdhIj2v?!F z5T@kaZ<<>jMS_@Ilem<7cfO-B>fuy`E_Y*0!tpmEEal!-jLezT(cp(R40>ovV0fm+ zWv4S!G+%(hTO>jEB#iA_>w>ok1=u^6Tf{IZi!|VR!ocJ$am1K62H%l29B&#Kv_*8m4R`0JHCk(%X!>NcwEi3p zOME$!#Id;9kQ?b(;ufDOANwTptnbY5sd1ILF;)?f`2@~5yQUF_U&dLgmL=?9>2QK&QWwE{yvcdtZ-%S*SaPQOB8rjtKCXx5~!oatNmKh`Q4n@tAlM&1O!< zIdaOU=!gjV@*`G1`d#VKi1B0|5jI`>o-!5w6HJ-4q@dd(fJ`n;U7J2pQ&ZKYIAJP> zXTAo@t%S};L_IYfEjKMv?QXcPQ~9cn;@0I6(B%=G%C#w1GGqN6KN?k{E+ZmI%^6G5 zujMXMuo)4KvHmOVoW##S^m}vqlxQ4A&zlUPBm2(5M~#x_4*7MJnhXT7&rp9Gq3oU{ z3p`pHwl80x?HI71x`LZxOSc~w3 zX$Xv^?Z>#0$BacWY2W^o!$c!W#`>eeso_{f`JnryY z%njDK;5u}E(jIp4olWQ0)5{9E8e?e!KB?5Kr#FHz$2m1|%a*m~gnjy_Hlp@wy2MPg zTBx0KuojUH$|FDGp(C~B;D$yS>owI`I9?y=}pW;d7QzxZInKKF+PiJ~h50-<$AINP z^P>`Y_>YKwRO~ZPf^^O@e~MH%?u0~e3E#R^DTc70y5tYut0DlLBV-~#X^%`Oy6DMI z$5+mb{b6~JL_bb;rYw0^J^D`RdvZ`jM5#wo3uG%0cP_%}^KwV>+b8~oEF97lj{IPZ zX5Os`DdvbmgS49C+y^2%_TnnZV_(AaUWr(ltx__Ll1*g=y2XKG=EsFwHC6UdZ`EJ@ z!on^=SYOA%E;d-5>9%SJ!q4G42U#>{=!ny8Dwr<+ec6-pYFc#d@ z&#|a+j@I{`KRlY{q=7&W6>`gL@ffFja2#v{F}(B~W=C!alb7Q^La!z6jS#M%7_RLF zTYN(hch(=z9}iz3LU(@KxGf@Sr#)zgh%qVh$v%N^*mDInd#i0-7CFyeKL(*^oal+5 z!%N!wg;QV7STR)%;UwH0cLj{Oj4avmLvkBjeIUN9cOIM@x(x>}-2KjEou0kNj`plAm5k6pUEoqP(TFl{MNx+MAA-s z&`S-iBJ+IZ(0r0O{x3J%^GAEP`ArNsZgT=MQ=V1I|BqJw(&JCrn)y&5N_c+z05&3> zo3ylF93P)i|FdL0yxg$};HZq#i&+2hiTX+Q%jHv~ zb{Tt^!EnxZV}w-vK#Ar=_U?Hk=^}QE!k#;|`i=D+Xn>;OIWVlV6I9p=!mgBjW^ zc09LE9lu2#9B@lg=08C+^!A`F0v?n_3Q)aCc$&eGNiv&mZMC}tF;CppJOYYoh zyEtgW`Gw<*p!@(7`|^SqV~CL>G(YN6`$v7xp&G-%y=`B!1gY^LfZ~w!EeV1m413<$ z8Wi>r$U#H@7C}&V82JodP6~YpWcDMU;m|4OPasn)K@2xe`F*lv3ML5QdMTgJ*Hh*} zAU8hw3|>w(egra^6wh$ol=5elDFA2|a6ybyK5v5p>^MoE9d#_&w_O{R?E=rtO9Y$PaL0L(j+- z?3h4Y5fnO0tfqM*^Vtn+C{zGf>p!ui#Q|WCk^n=LoVdvo#IppT@t2&Afl*U6XNN_d z57{r9c?%UU)YTn6b_iqFs}~*kK4M{~p|}*Xc)aQ(zh$uAK=cs503b z+1F{Zw_$&Tu*K8PaCxPfH$Unyl%6M5SPBXloEV^ya*oNWu&wCek~|0c1pZ?4e1r(E z&g+$Wjqtw>BB2Rq&my%@+6Rb#vKNhN!nh(SbXJGn_}QZug(*{6YRqI5w(9{9Dyp8p zSeRxOYQy_w+Lg~rJY#m0zM(<5H0uN{BG!?7ore8C-L698ga~BPr>$%~@p?yNAmJ$F zI0G=$JS|PqV`AP-+o1>;glNsL(NltQ&)hh?m~wC4@{!cEL&9-qxQfhUyU4@{(!GKF zlcLOn6IUQjncs@kBOrNJfQ4ObfmH=S&T_L#OKL2e33u&o3tscNUVb+<1F^@w((lFF zdSQoy2zoN>_$?w}q?_paCn#OeJh)aVbEmQ$_+2Ui0WUW|_`vn05S@oj6xIQ((qtmM zRxec{jPu2pr2w|v^O(msB1x*3T|t&Mp;<(T=H`guJTfxzJlb_P8-Lmw-8>-%5)^tX z@bY|==%eRYEac4OoIrG3WRZjCng!@NzNQV*; z5xEPR!D|bAfU^l2Y5#4M?!;i`6ASlk!Hr0-sMBh{^CZYeCPd?Pv6R_O^Ev%~vdPdy6ZOb& zA|07e)FTrRnUM)Z)npg1h`bXHLWsx?+L_4$da{yU zW-{PRR^+@u(lQe`63j&P`8?#6*K%l@2hHb~I1^INEv|)#%q+^yGLEi#u`JLt(L*U` zHwkC>sR1}^4m1OPIO#THztou)EK)4Qlt&`;D)>i`Y^$$rW`@*uri7{Ba1P1>RS$uaQa&TlqQy1UA zS6%mQ?AA)yIbqYEbuqFDkB}5?5fx=H*xc8K;V!(C=diKR*cO#|>>MRhG!YSf!SM@N z@5qIJ9fgX4I0dou|N2VW+Lr6PweGR31)RS^p&R7)>UpwgM?6lYd5DPn;P(#q?9|RO z{Dqhub*m64_VniLouj|kaKMIpS8Gq4sEjfZ5%9s+wO^bg!5fQ4z3@6v{9*ST(C-AF zczO4(drrK+48KF%ILhILLo}QbO~4V=ueWU#3V)3mcZ3QN;kO!RXA{K1H`yi}5iS~o zk{Tc^yx%qtEyk>_;ckDB33maUi@nbJ?U z3v~Fux=Nhr&Q+ZR^lV10Vw3%_$LH_2<8pk!A8-4DCnjH(Vr&_$FK;w6oDq@85geQ6 zan&f-u()@)@I=vsG;%~^YNOQ$cOF~%|HfGH!jjy9@_JLvlpFEcf%1 z%s=k^=0!l9Iw9V_vPHxy>4AG0ZU_hDh=;$ac_VOm9FB{$!yk6N>CYS-px1R+w=B6WN~av!y+Oi?tc)b)5j6< zJ`;&lmiMdThOE^;yeZ5MHw2_=M4jCxqSvNO6(=q>7w^OL4X2l)w2}$kEItlt((f$U zUWn!Ih)@63JHhB05ofoFW^1S9#T{lRt5Z6rYr_Cou;Dx(5m5~4Ql7ysB3tl-y%V6{ zO^L{H`V+1QYs!e_zA^zXJUf7W#k0tPN+QBOBH%4p-Gnq(Mw<)X+F}8_Y31E%wLIik zuLQGrMD?R%VZE=0e~5@w@vcL?uZ~_Hh~>Y?g4T<)T87@u{oa#{d*ouhUBeE_&T^he zf0W@70pWIez72||)rbhf#?n{;1>H1x`UDq5L}6ocD<&kiM~V52u`B^bMA@x^*<@2E;=hl%ymyS zuEX|$Zw1w84n3)vsg-NREG$q*L}ZdQX%h@RMQkV-X+dm%FNlX4Eu2LoBJ5W9>}`Tw zt!y=6$UJm?wGGQws@{6VGkM*~Iyft}XBx$#SM>)nw>_`iS-~?)5dXCpOWPYifj*_X z{mk{jU5EhWi1ekUD6eu`d|y}?QKE)ku1{rlf7kQI#8V(K!hED&8Fyep3-Y0bud?py zhGA^{`hJPB>}*egckggSKnF+u?%YeYzeJAu;UiCP@r&N@237^iD7x=khz-_KYFEFiIEzT{}lZZt4nCJ;49zf<%ZBvAC73deCmM)#9=K0ECrr zXw6tB+%K33^Ao+fh9ZLAI9C<@oq2r~V%OI3aKCE{J$`tUu|(r?L@`q%;3w8>b2&Kh zKCY4s9XZkiPQOp#_2QH`i)BRB=F8I$UUshFxiz}I@Xt!ISs(E)-ZH;pRfy;Ih}7lP zu6%XMQ?1`L#S^$suw}#F zY+Rv{97IUWefnyVAY@`tc)>_JGRU1~8+g-!5D0q}x1&ep6vouhiLGO}m} zJx98Xh+Sx|jj6w4Siiz(R#$iN_iwzA8=RWvb61N?N7A0qW!-(kUxlvfxPC4kwzs?3 z&)?~jx4#taUoKkBs8kF`y?#(lP zMt`FX{7VRSvHD75poyIq#o>ezv>XvrU)dQt-OjoR14_vBH5Hgr$^;anM||xBp%anT zBT0gn2^C_fz??eYFk!%=6-2SOt{udc+FSpYZxIygp1U?9GRBM3NXUK7*fSEK9TWTx z|1z#%w2p|HDz>;QyQnSK;L^@DKY)K@@P;Ty#KS*C=R|fFM`v(+dPF>6W}~M?1Tr-r zC&?j6F%jtEKki9j{FCU^nHy!jB{YBQ`qRIa<&-qk|F|p!W=BNHU+CuV2an#8=Telo*O6_v7v-bA(F1_Iji|*O zDCc@&mMlw%si3f25-kSiw&mYw6!lNr2SM*KBSuMK6Mu6oh8MLeM1rgVh*1P1Io=n} z2RXqUIE2exDz$~p-2AcS*VYfPEP5`Y#sPX-$a*YL;787Zb~M$aws^3gG2nux_Ni+MH)#gD zC=yX%6!xfnwv-5UaakyFk)kkXCcx|SNgrT8N9d$g!CmA#(DmHvjBBwdgrP7RtLMe# z_Q9M1YD+{ZS|~oa56%rQGo5O}VV+>P~@K0$Jqdt5r|Y1O#VDHwZ=$~ z9wZ_14rm>vC!Sv*)2*vg{4_g>iu*6UK`2?SV|d34r-Y6K!>tgCsej z0)K4!Mn;XPo7Bn?dE?7z{?Mi?z8-3<`WL)m^yKxPtvMouhXRCnWbv;}Q&QEn>MxaS zBqJhtm{3qJ6Cz#_m=m31vpe!KQqmO%QJX&d+!UD6#Q=a15CZ@O05VfWFaQ8vRoAMq zfF-?Iv=g$40Ki}U&b2@>ht27P;@{RJB-4^C)p@>-f9rQ_Y?`}0ot;9O(mE^Ksxcw5u+gT~b~o?cWaY$_RiBF8 ztbb*qay7fCMQhZ%>F=MWe67^4xnK9KCR$ZrW%83({@-v)%j~Ds@#_!2{*V-wKg? zVh!&ghS9}%i`kSy0%He{9OY_RJf8aF(aKDcvKmsmh3lb$byzE8hx7Ih7)wI-l;ZS?;Ohc(#dV>D3^zskSKP;M=yY zqdD*RTQB0c8Q#9=X6Zf{pgx$NH7bp=^ns#pxZ*xKIP zDHC@Sm^HO50RZSa5G(5#;`r{kF_Th*AGZr*g;XUJk7j=0-^PcX;>y&YDK@?V?yG9K zYG3xS$`)8xfxd5RtI>W~wMuZnvU!=dQp5Xme{Iea|ElY?bo(@l3NC%45($~APKwYfix zVC6|+b*7U+c*pMgn!D*fu{=S;JS2I{rY?)o)%xux;pT0A`ntlrE|<5pKNceR59o< z=@Lg`j%-{&K(MN`u^^rlte(Q>JW zetJ2pnz66hva)cM`c<%TY~I^NUx`Vp2hrzZcl+&rwTj~<_G~7Enar>?|Du&1mX}$h zxo&*0?Bvni#&W}7tf}S`vqc&;HEh2x`E)n8Fjd!zf9v<`EVyif#GUm2vMYq^Y(bwUWElsn+QaIo1tvCNoHFj;OV!ws0l~=zx z_o{7=pN^-JJO3@id_lOSUZjjRi7#R4Ez0Hm7k!<=f#a&MuK%q2P1oth-aC=YMIQ z6vPTw!Q8YQmKK;SIFR{wN|b#FyKQczy?^<4an;Sj*+A3nl-=dYxZCIu@)z-#vysUu zLI3oYETwj$a1vCfo`e&e2)FCI@eIH7v0#Yrl<{A!=L0V-)4$j;Wha|K6}_R`u_C~mPJQRWmBa6PG)}L7ft?eyx!O2-@7Qcdl^H^no|Phz2-~& zQn!h-d@20W!4RH6{$IAoR?pC|uVZiISy?l?c`qwRFKqa->MuaYb}u0A)~m0_VfhH> zi2FC-5-OKZVm=jSz}nFEDfo5SMO$H6J>inP`5z>?vx+UJ?RDB&<#tuK8)zH4Y#F(5 zfN(S0k#hHeD`7v^jA44p|CMeV;drUmW~W6Js=j}_J%73eO`wz`ywAy9Q&Q9P*bMaz ztk?8&%XVO&-~DP%1asx~$aVedReqNs!LR-tQy`dv3_exZm8ABx2mM2-_EJII{YCK! zO8j;$q&#=9Qv=mi9?PD^yWYJ>@d*U~b{)k508$)+F)mdQ$2|?}wz5t9e!?Dn35hCe z>XX0S+J{}Fx3lBd*c)UtWi{L_frkoy^3e?-*9`-?GQO zupC>1!0JampSzIvpH<)aJv@?Ce|Gk~o`|3J%%V?sZRP2g|B*G-qx>O7G@KSz>ySOrzxNGJQzZ<2tI__KGpO%@$ z9ldXSyY2fIVmpZA`^3a~NY&_&yFck>j!ULDk}{{&>Ku=zlU2Lg*lS@H^u0xKZ>+*#irhKyM@ir`s9HJT6PR$nsNY`f$*ju|t4#ZyH}>0+?Vpoq0A_H!&{<<_-Od~aN?w5vbvMfJ2T z9k6fMkRJH`IGtun?U^;zgo{<@`R~Ce&)58_>_vR!_M)uEjwL_0EeHpA5X2j$Yi!Yv zj^`4A*a+6j$Qr#0%whTLcj%&NU_4M0{>LIF0t7m+-q`!@pp9d9 z6ACw!u2soT`Mqfxug6pg$ck~&x{LzL`naYqv$3A8-m8Oar>Zlrp07izuYKCre=(!j zA@k#F&0QHvaKCxpcu(;T@!Glnt5J3Dk0~Eh#%n_fuo-t*wAFa71h?&_ZsLz~2B$yn zIIvzhjVzFgz;nT5%i)S z)Mp@v{aUS>G`UXh9lG?N@6)h5Yi_+Qzo}hn)}8!mIxcc0$cXZQ{-?+>b(i{lnleu0 z!dO`#Ah(*#9-qwFD?4KQ`46ak#?j+w*V__ta1%i}@Ei4QKdsRhe~-;l=By~Xy#wY{ zuQcYuzLubee2I*FB$#lBlE6?A!IYUUu3EBq?&PAe1OcxLUv+M6=~y@Sx>`B7eKEG| zM4f+83lOA)w3o`TP@W}Sg209A(RM<2Wf&zk%nW3Ibes-`Q7(b)GMVvE*eypz8t5|Y zQk{1j{STT>VI4|MCShlED|DAk1!zlCyqAc78vkxpW&Kuo3^zNdqSAQ3o)sUZA&!<( z@goY4ihcR}0N#F+U_wP^=`Ij*P9rU8k^&?xtILa@F3`;Iwa$d@6G`W2LREvelE-jq zDmyA&&3!zkIaVyc#WHAOdPKHIT55_Fi*L{j+NPeSwp^KVjz6zIe8=$wg0#F9^&lm7 z>Nef9NuSfl8Eb1i>R=E5p~<#fnpI?$;66H7HW{qh5;r#yVZQuWHnFGK5|a^wMt|uz zCbGKZUs4*&hJ0k?)XlM8@|GcGKu$8MT^nAL2Zh|nF7sqMqUD()QQ&P$N6S1s6^5l5 z3jN-D9V`Jwbg68TWvxk#sPz0+EQ81_)Am+HiB2vf!k)X{g+xh|FH*S{s*n16p6? zFFjU&%;=Qa)=IV296Eb+pVs6GUsU9y$8#V1(AeX z9jUNyk<0)@N%T2cD1H>Lt0m@2W{*>vg@}?odlqg}O2eC35n9Tj7Q(;0!?1BFfv3Jq z4259FE)5U`M~~s_Uc|8enmm?Ww@L?jfn`_?@NG&m(QvL}X%Dj{eHgAA~2LzVhup#3qc{@*x zh$R9!6v!Y3p>MW z?Saa~{Jg zpR)aU)AUcCn@Q)5slB*A0eO`d6d3sEx6pP~()^6zOh2T^KjJ)=Rk7!t}c@{Z_ZQyTVJm*7x+t_(!$sEZAi1 zA|~Gy#j$IfNC%x0vu<~6=^CIGjT0~Lo?O}oh;GAo*A@?U8uYu4{jD}|cQE;DGf%&P z!Cm`1+!DCowce+lz$mI?-aGLRS|^S{ZN%)z@asS56ZfEaDN9daho$7JKVl6 z1Tp?vRB~AP(rFDk%6e}(T2xp{R>^}&A{ZaJwm1jdq8|h;xcJX@%oYWp?F#VWE!aU@ z6pqRU8ymRb!2#wsELZv|IY&=rrHPUWMFnI|7@Lb>*4PybVw;t0aNDZrL^L-BCcWDK zT2Wu-MTQlWtb(TjmW$$e>zX^IFnSo0GSd9A7D;fLV zk_6b4wtIbB3)t9wD&0Tv2fF}%fvCGh|6!CthH5T&DsizE8sGQf?V@BcT8BkFh<%wc zO8R1WSkC1ZfhB(*g@Fcb+sE#AO^r+G&L-&wY%QXH20ycWE$bdDwd=qU<8(-hF+jq66R{ipSmT33F)JXfTSxL?kwyfR8+R50L(u$?EYY(BDKhtx6!d8}*s%hwmYJ#Mq?$+!CPvxB*~N#&0m zG!67}EA<(BGPU0@uR~y7=rLb#H;|*qKt>iI< zdEvx?RUgJ^Rl`)x>t#WB`l(M#c~3Iw&o+6&^(TLbnOs1e5(AjW9+p+rOlC!NKpx>U zA8X^mEsFzDtjIc@i@doD%d)(=ue;8RlDYHdhe>2`Y?m=tNrj}l^;##_-cTE_We_;G zY~(RDpUSk}DN{&N8WL!VoIM5$Jlp$YE`x_bi|_XtPRtCA$1s<6-0=;Pfw%<>0`b5f zW{q%RU6L>Ac_!C#Mi#NeD{T=z(U4mVyi9MGiQE;vy7ait#q3=j%CJl@KfH@3dqytq zJzGi+ZXg(q`k%SZY9#R}1ss0Qe76mKR&wr36%Fbc-(489e7g%e!hFF!@{}**I5qBM zSzsY@N)23c9h|CP1)2I~ch+%NzgaE;CTB0xX!%!9p|jl&c&R!sNcC&XBj>Vrsdss4 z*jZ(gcGQ9uE%ZPZC2e zgh8l)mF;-0B8YtZ(fz^ePQkLW=Pe(bQgG?o#3BS@iwjHrcDwJUQwvhq!V}~}dT9FJ z!=*A5iJ1~MN=y|tUOo#8bS|8|ZhY@iRYC%^j?*%ilGSA%rS&bQuU-+(y;xK6`n2^Dj5U*PzxtJ+(u zj+_`#EeR?jP8tw5(p>b^d#03zj^2zUX_Td`RE`GBv<6T0$9e@~aNE6z?Ywo<<_G^} z_oL1_#CM$bgU;ZeYdhG$LyTF1nnIz@q`C zzaxWgAk%u{tUN?mgNlGpTpBw8%h-?08l!SYD$SOH?EF|ze3~^M18aN@ z6n0C)1W;Y_F`CH4H9ZEd(J?R@;{)Wt9$43Y46acaxFq+3eSlrxG3Sp_3j{3zvC~Rm3F2^}t7k(lz)*!>7V}OQT$}EoUfJi=l zY!yx_8&iU%6sqtnEyXYT_wnsI5D6U^0=W6r6#T;W<8D~b%Ls_ zQ|?V6N*k-r+D1iB3CJWP*PPKF^?3x!H$8uj^|O9bky8Tbo+T~q5lJ^(6?Y7fxFf)- zC<7T%S{IW(Qevr~5ot=Nix3pli9hPutCrOF#mi-ouYyWQTW0hljf`SJ;t~j9&=Qv5 zE>K4Ag;7#xjV>j#y(Neefd=$Gr3BjG5@L+N#6ueas)AA2)=X&X01b&u5L1F68KNF*zanBCv!K>ys}DOBczdQ!<8d4KYOCNQ9AKgD??U zmu3S=;?TzR7*IyUF@cIYv>hO`QFze#0}u&@B^fG&^y7Lg2M|e=U_j*SG*3xm!%~70 zSVGQ=T)2T2XVU_MNg@UGmoF898oOds<6wRCSif% zwA}0!w%2uK6+WUn<1K=_Bhe|Qt$#CGIfnO7xc>2iU>nbM(JVo9;vg<}G(D*b0+w9$bUju@k)fxv`(Wx)nTo)E3BU0UtoXA!sRWsz!ZnwR3OA|{ zW9c7Yg8{+CEST#JSn!pouS}2zE*LrtV48Y=+DPi*yoJgsXxUYcabcuOki(ThuS%mLJxmb)SZBMco3klA$&SYC_+m%vaNjtyXvLS-~D zke0>NfN3@*lVbyR5(Aa5Pqeo&Ahhf;Fwfq$Vv}`l>JSa@H_B@XY1$eO?(Vn4qeiy7 zw$;AT>DI`{)Ww;zPdz>c!rO+nu2rex8#rreS=UvqV4O9LZ?2M=hPjc^DWur<+u z6`D&5xj@~=$Dl)+8t!lNScYPk*BEar2L?yMxnF~rrVm7++C^|j*A+j zlC-zCpDa@)soeoSnIj{;?o`V?r?t>}M6L>fgP0dePJL4tP9U3Kj(VNL6Uq_@v@Obk zQf|8FZ3|in>p@U`{kLFtC?ycMn1(1)2661v0D~{Lr6{S2hB?t$LJvb~f&mx8(hX!} zi~;Sep-i-vS_>Oc4KGBjYpbhM=nDry412#`UKSkJ9({0JxMWx!1HQ&qsV<*fN8et(DO%u^U$gd5{*rMt=u?yMg|$E7;kkUj65+s(Y%VBR7+O*d*Mf95A|eN>%(N zbiE&G&;ByiZOVm8y>0LF)!f?8Z-4UsW|$J`el;f{9V!81mjjkIWzosdA<|&8V%wy- z1YQPqK;3^(60e0utSJGs%zRTnibW0}QzKSmKf4FK~gkOOTcVtTHzT^Vud<$BSfDuveQ9 zFZa{j5Uga(JhBZI!4-l%DrUQaS^zX<-K&7!?msnB*#ZAIz1R}yQmg^IY5YN$0S0#I z8}}cAf-nNv`*nyJ%W_;72N32c{z?D;s33APJ(i;qWaaJUwL+lKh&qi}R+pghar)yz z4|kdX*boo`00#gwLo`MJ01tJ3>I?7&iCGhN6Sv;EyOA_Skx&~*O`gwauo*D6el*$l zT5e`-?5wf<_ZmY2+gmDS$WW5;B&ifYO!%b2WO)5RlW*T%+888l){j9Bn^o(DK& zaDf890Q?XTMgRbr0V^5FPxV`$%oUn~HzZh5IBKZAB+-+%fX>V!JZSL*Mx_@7A zwvxNxloBI-_axiQG%=y+n^3D~@;kj?i_ppDm>w0Ee3%h=(7N^Fnb6L`%g7v}wfyTgLH$kyPh%p17y$w7OjXemCjPHeB8(`O8;5 zE)>)>Audep+l*0O(|K_5XJf_!7LL%}F!5U1fIM3@wykYA?W{%q`nVv0a(>{p<8jNj zO#R{G*1~UUxw^J{3r1e!KJp({g=5LxA6D*r?X5p$ovjOplek&Vq1oI#bS(<@cZv4} z$J(ER|GQ>sZ<2A9ohm_7K=Dim$}q(bm@`Z@4>_fW!r#WN60xqL6Bg($>i4a8AItov zB`;FnOK$YJU*)0{q+8T<(5zViS=($m6?EAh^yv6e`~#nM`CZpU9mjRX<(B5WoKOCb zj}MKP`pm%G@ z#J}D!WA$43sF|=wlKE=+&s3HR#GODh?Q8?B6kGk99zkUTo`3v(DH_{zj*YtOk7H@YJjM~p8=%6Hurw$#}C^XHgRDu=BL1LKAYq_w*cwV&iRa)A| zpxvIa?vBgNzy6HYO{vqm>EUcJ8M`TD&Wmhrg7o;%=l64;$9?GiIwQyL!&Fs(x4rbU z!9!I(9yH)r6G&@t2dbQGr(+-rCqXw9fYpx2P)JdMf1>y31u%cTo7IN|Kb+buV1T^w zJzqOzkuXdOFzRjFTk@_={qE8p)p}k}jWFp+^LIuMyfMfHH3LQT%wLg5 zB;e?G@ljDOU3w#BPry&ZZ&Te{n4{B{d5jls7&pM08v|ZI5Yi#gWWkt6df1G&CLze9 z_cZ;dH&q8ZGTD@F$|veT%ZZpQTcuQ*cCx+O!~*$SG?8CYu$_P6QDx>km(nrGSLL>e z?>yTvb_Ysl3ctj6DrVyS(?Y@&3@D&-BHCg>A!RX*Qc5|c8*+|XaR63f>tu$e4@mH3 zUS>+Prp)loGK&*U;FOniJv-i>hd9$RN%|EaofH*dX6`S3I6|6`St!n%w`b~~k(@*h zQwn>IY1Vw_q(oKx+M$e_toF@FQC!W7PQ62j6Kx9n<|jpiP9N;PjD7P|6XUl?rrEWhMFY-hcy6!&iTHNKJA;J| z{wqQjpQWZh1c(Co_yVN$*W7_aaw(Y?&xN_AT$U9bLbjhOrkcLvZ{%e9Tt-{!Lrst; zwpaP?Iwg4jpf9a7WdT_;N+ds0PR-&m>>s1PR;nIp%V0dI`;Jf+Ol9z&Edb+b%7TJs zlty~rww}%QTfYL|t44{7I&=K4XJ z9Tor9-*e|JA~G?$<2?oxeFp|`px4$ETsh?|Z`KWmEq{vf-432eA>P7v)?@9ok)7fLuDD!Wdr02 z2;ym|eYvv_@Gi;)rC}>DhB_Zcb?&0i+DB6KNT_6{&qS z1ioW=R(ZnHLeG@V!gT`QDgF)M|1k5aYWsigfMHMU)7REpTS)rXw6-_NS!`VD6vJRr zEyFZ1*@T#$rCJK;OiRgav;Gm4dG5j16BlBKT0g@9c$W_iIN{m1HP7|R>J;ENsD6W90l%Bik61*lFvQd;#=29g zkwdgW$X1VOjbo_R1EoO+d3K7h?BK9GbdbwIWR5H%c#E5VJUu9FIXteV=35A7~mp}o-o)5LT@ zsa-TvI$sEICq6ocmwMc4r{Ved8vu4)$qm zGCAsZ>zw0ox%TdbFGCh|c3m(BpF?W5!7>(%AVzcU30%|-NPRX`a zaNjjdU&~(m`6|M1sg-%6Fo*JJGh6nnAyb>3reGF+O}!aMZEQ|*2=~p$T3ca;pF5Dt^wYG6^Gj_~Boe^M z@~ooG+sWeg-?t&R z{$bTZWZFhOcpOn|oR1CfCH;iAN1KfoZ+$@X&ah1w;f2ho!svq|5sY!OUN{t*gYg@ zfTTvJBH3LBOZTT~MtGZ9nB!WSxj46$F5Nv*VCdoT+Ng|w$sNhi^Tni2}}yk;)_@6~O1Of-zY{qtgF`@XJCWz)h?iR+j$ zK!j|WgIj!ZXTo{mRXwy!!L2#DDDB*+Hl1jcl~>9d@;tZDfs><=`i^Ln&FdI0&1!dFj*b#+R6!ZM+EAF@t zOnK#5Ff{DBryB4E*~DEOaL&ZEzT7=elOxTX$p5n_SXv$tG;tt=AYY0DqQB`vuA8q=3J%)Jh0x$vGxYUrt&@w z(5cZ;T?5C-1Lv+I>M;0sxLzrpoz(TR9AfKmdWx}_OG5cV(RG$>O~^sHsF&t*YLmM@&pJ|GPL9bLHRx@D3!VSSZu-TJy}e-l3SvEKAyL4UtY9^`H1{$ zJTD8uHH`Z6Gm4~q*aBK9GCM_6E_nRDgnrn3M4H>b16}1}p&>}ZV&~gP+?!pXVXvtB zJl(vrigkF`#ulB5*P^&u@COdtHL6|%Mc?a3FZ$y^`b~hWFplENd)-rSyn*A>2YU0_ zyp`BmRNtv=PlKJSteY{ai0AWTGSU!NJEbrDpuxtRb7K;uo(Vm#-KDL?l-9?*(Nlo^ zL5A2$gkjbPgz}X*O2It(3YL;03b-4kuEc2!C`J-xx=;K}P%Iou``PyHa(y$wB{}w-?cNQqIs1_|tzh>wuK~RqqS~xo-N~4|KVkS;X&~B4@zxH>P(Kpgi~6 zTgpsxT5tWheZd|SNP_L;G-by6`98Z}{6~85H{N&e%W0Dk?_0IXR)>-((sTEnien%G zsZ)hBRMf_H0kanTN+m-t7fl7)$uT>Xty@zq%dVMW!ZloX%)0O)sJ3mFoq~RE>~8|$ z^GQJ|zln~#8ym}FEJEvt*4FcsO>g^}HO%G%8f#%%#OK)9fPduLxq(Ei8>hv;ne*lA zP+6m0u)cB-y*0mfr<>Aw&%c{&bJ*>8oplAi68VC79XUVE!;z9$`lSbh%kfZ!upLuS zg&7dfavCLcKMj*>fkxTa6kIar%l>o#C42&4%ZQpFn2bPVQ+z-RvU>B|&LOa6I68Et z2;9NQVJHET1kq^7P_i~UFqs}5kolL0p#w0HnirTb^`%v#W?k<4hneF*ZF{78=JfS!?ZUFxFuPi3t^M9KDG(l)S)2sI`NmtxGYoxTOjm7R zZEticS@LpvhDK2eQiG__`NVX}xLHuNvOL$`nf^^Fo2E~E0$csKA>#Zs)MKxZ#4<(G z0>fpQSL$h9zK%;sv7dgXiN(LD*k>*7RCH^orL3&2ZA4OV7`6ar_5L>k6hBpWmyimw z;bk_mgLeoSAMp(v4Q8eZY#c$b+=8NAqTff1%*D#3*jO5JbVEgBx#fChmamP(6o~ww z)I`hVnR@;7_PWkBdQut17#k2LYAbC+6Og1)0|kxGCS@YLf!TCCH3ay;HmCRi7N+Y! zhG8BMOvFKU2eed2K_UmXNkMuh7$p+nfDGY$C_E<~Yipw*DKHI2OG}G5P=XlAq65f; zNOm2_p&thX5kNYi%qS#<4s7&@3m{QO2?iXA$_aZ>+EWN&O;FP6Fv%E_SrfqnXLs?f z1*Z;R6@)sF3Ntz&RuJfbtz^)FM!`S_fD}1&25EaVm4Tfp!0x46&!wlNaN1F?%GZ=& zsgYtEMSsz?3QBWy)K=%!8s&FcTVXZTj2OUWdiU7ZLzoFLxzMWbcJpRPIYAv)^03{$ z6Nn2x2{b*a^~0*+Q=$qsa#0D!)&pp^7$T-%{Fojf#_oLc#gOj=Mr?534aaSm#tRU-X;Bx&n}~=&irGq zI)jUE*szZL(xa?^5VC@yIh29+OIE>e(dWKjANOKIoC1{VD`pE1Wk`E?J=P{}*;cV( zI68nEZ_WyJeKWM=Rb&dvWopxzLT#EXriA^QcP%?kpziLox_te4Tv*-|wphGex$kQ1 zyLp!L5y)j1ZnI>bGLFbK0^j7qrpF)B3t*;ZW@-f(lPF!Jw?H@FIZY(A)33%&PC?O_ zw*BN3hOM9(i#55ffV9_R-_3Cp^7PZb;^dGiEUE(3|5N?tdt3^35#G^v=X{o z5Zf!xf-G>9krmJZWa#Y_Q36)Z16%UgDPKXZKMxQKh!P@-=7qbj(H=wzI$%}`3zxmf5(s*=_?eJd zy-dLSLMzP+=3e4Gt#k)8i$RqpYTsk*vfh?B35LX%rBs1vVtIW#oQ59PuM;ya@(J_2 zShI=XrUBr!f@gT!AeP^^IiaAcYZ@{%3s~BHRp})bAtfkU(J8qT@_^dfwjv$4!x1S2 zY%96OXqu(;xpOoSD?r&N zKB;b@ZToS8V@}HhVqGW8r(pLu1Ep);8AG;0zF?vE`izfPqXZIM7`6arE$e+993%F; zK{oC*)}bT+Q9u)jNKgkfkGpdXBpf>&-NP!T=n-Gn^-PV7V_R5GLK4tQtlX9fFqkLE z0m*+?V@R)bZa}nPKe;E1ENe&8`It}!vEi}T-2?T?DkkEWU3sZVPd%8B_st54K1B2St z5Z!r!0xVV0!Tkve2#8H!pI=pM^uQhNldD!}F#%Zt)daG`fGF+gpp~yYjh$OtwgS=@ zvcY%t#Wf}vGA$F3@KIj1aMp-2y2KAV(^n~~N`aX$J#aBrU?#Q>W*G87RM`kqfet`3 zQ*>Z6Rdm2G*81(c1uZc|F#$|>Oi;#LDm2=AKwog{-1n}_Q3`Irat^X$1{okbE~YMX zOdv(RGDHFGe9^YcM+cV~UKq}MC9T61KrTHxTt;-D8EgS_RM9WYB@AtB?=C_FyFQJ} zM7IVf9l6~o92u*D_P&d#U@Gd<&(b+-Iq{W$GeQCk0hDBztq=V9%vcTxP>dPtf`(i3 zOrT2f4KwF~Vc}7Nm=PTyP#u_w9Vj;iIR#@eOoZUdu$3^w)d!>R%yb8`2u3qq10u$t zpk=!}M2uTzqXTBd2S(jRSzl4Gq^*mSM*q_;H;w!PEfe!D^99E#4a7e28my7Pf`}Bd zfjEp40m+C?%AM5*tF$unykNQaWB~h%^M!B;4mvPlmj{SlA+9jl1DW=sN{>5N0+Gxm z0wElfXu^sQY;zS42y>WVV?Lu=FPpa@-*dDX@!fe~CNF3r0K-_>zGV45xy`H;ry z2z`fRX0!yE3Fv?rn)jaDGtCA~|N8^4tL4^^X@*U(Btbkd(!6Gh2Z+)~ie^OzN4T-q z=W>w%Fq+wL(P4QeAzdM|LF4p<;}A6p^-cC~7}qhu$N;Sg)rLSB?dZXbt9d~3vtF6D3m0JN z3i0jNFcOOij7(~R4nC{3f;_DR|65429neS^9@rJLH(^_6F%0qm#@G91*`ax_f}!j5a_ml>pmW-g(!JDFwbiCG&GDRgA&uHH(n5G!w$thM3sqgu&QlPWZwle|DyaBm0JCEYWqAqxy0BlLmjuUQyzvmx8h)d)>2+p z7U`?4HPU{u(FPJBN0Zj1eQtY3E_~dVYil<&D&4w0`nMK9P?fW5$|{N`UqzDyzcLUZ zm6}77+t9M9Z zc-1?}QRW>Zo^{<081Z#XaSJoTU6P71+PI4Q`;+&CB0XjrVy@+@3KiF-tE~yad(vy1 zp}S_P8arb7ned-y&ojBWhCS7W@O-l?bOG4^!(MjR$i`-=!%SOchKy$f;Y`LV@E$=&Nrbs!mor{S4N*^ zm99GE<6efJJm|w?u(1LzVbAP|vIXnJ^DjO34=*2T;+gm!{%ggbm`w# zPX(fmndrEUKX$xj#uGc?Y`m*+p<_F48W|Qmkpr!2nMW7ZACQoN@%I^D>>R0YgB6sQ zHXP$r9cpoz1s)uU8(+Sm@ie2~WA?cT8Saf)2Pei^xFfl+PGm1u;YYcplSi0 zfvT|QrZK!uCvbM!_P+UaR0sB|1I`9L1_mU$>mp?pc5jFXs3Ov`(td`^rP-bVdz1;D zKU>ON@t zm(I+<;lir9sPm3noFTyRw82rEl_Wv^aNeRJ;4-z7WPF#hy>mPqopTr`k2cT0_@z4b z3oJWIkk&HkLV!H-im*7CMwSs(NDi#PC#EWRO~EZ;v1a9Gax6sBsfpI`8Tci@F=egU z_nBA!z{h7|tLnkyQ6Rsnu!}-U>zHkYwL;}=G zYXJjeJt1c+W=QEe%H%t~Q^a~lno4-8@U7UWZDo3;cZYv4omb&>oB>03-fY!)3FMUC zLYbsR4Pa{Pf@Gz()~i&KKuu4$+E9@~*p9I79ZgE#zk?Mn!jqERV`EnbXC5XZ=1DNI zj=e$#hI$ds>lneOUlZXSdX%p7smY1;OMkW!4yHk%g6ADW6?a(s6b>A_#}w^Q)AK9n zFF6*RaLsHo$51$3Gm+?ymTk;&$m6dcXj7xNL6oInSs1Uy2}nXJxxiDi1QJA>9RuC5 zjbz^)lSqY0oPbK80fC2pNph5wVZZQxdX_)f154W`2P|ASd8JO*86h3ZOxE4eMz2M! zlt;qj_EXBz*00x~ir7;~-1?kVbxA^*O$soa=k?QFiJxJR>(d+aPuEKasz|0HiWN+w zF!#x+;4>ngNaS9HMr%)9qP>f4uaW{gMHP`V{HGhfC4QrYo3x#X-9HKOTGvcF;sXXu z8jtsX6XV;i?)!Ml6DmR-aNOgJI`Qc>wHKdvuH`e*dg$Ax2V7P*uIqXWt4`%d)lqx) z4G(?hH}sjN%Z@~FbvuFZu~WY(7cPPj64lnL^!eOpOwK!ImS4FM6b(e)8Ga#3%#Pu_ zpXPO`Kb^rRNlOMz7ArtsXFx3HVc3a!%0=&Vf`;puq@IRZ9%B4wb{Kk7s9G%@W2mRD zodR@h-riF;T8;W zD`EePn;d>ss(Sik2_wOd%DMd&1VxyzgBrmq8&xtnMzBzqNGX7rs@%^@bUt4@=OM_z z@oEr2@W}RQ?HXFmGlW&mVpQSSyM`sk(|h|~C$1EohC^ZNwkH;iL4$wis`na{mT#{K zh5#KS+(Kq@_;EbuzJ;e*#}Hov-yqcx?#74FGn9=T)&(C-BAaITjv;}@k-#5K?X{}@ zz>E8yjp|hL$50YoXCgl%wi=F)dC&Qkd92M+?n98II|h|sjPUbFEfd21mw*@eAzMu2 zI2r7~;rwbIGQJg$)34Dx z*G(i^EFr196YhLe8`&fv-f1h`a@P<@;z~@@-?ZiT@fXQ8K1JUQSKy$sV7X;iohcQTwPqT2U!Niv-AYNPtAb4DxvHc9%z+?M-wM>xyY9^tCW*L=(l_Fb=d{{CvxI?mJMUugPtO82qz|DcbRYWy5p2r-V4zq-6-2^;UDksrtz zgDt3;%ZeZA(M*5eW`yl>Y=z=4GXE;)4;Sg}=h{U#^CbR$Ds-voscCB>?I@pS(Wm>- zUb^pfih@yEjv>I^lCP2p|Fn@%`^UvrCHramGl+Z?9aF%WOL%S}Y*CP(q6n?Gt!lek zaggoos|18Ka&}(j%2Pi?cUTk-s4pKbJ2t<8qw;xY$^N|#dX)*>!@ei;?tQ9W&Hbr( zY14$IlMo;X=90D}rv%Io1dph_jcBfB(nV~?#oC8EOU?$EUdK|eD#r0Yz?Run*_9Qr zEnE+T)R;T2Q@m%Uz#z`cK7j|mO}51D)w<9F0@>|p<% zxEtEa5Qf#((PRl)Pie3l`0O9Y_Y>~dH8r1AW@swwuDs1kBX+lb{9HNShJg-t@G2EI z-ti8SaLs}lc2>dzb)-LaU>@g(2hp~g~4?@%6< z7#WT!NzE_^BTEkNf_WcfsW)H)SF%FKa@=!97QxPA!(OMc!~f>+zt`g5Oz7-(BeFs{ z&f)L+UkA#9hO*G1c1z53hIY)!b<>@cOUu%zn9w`s)5v;!>7atkYacl~mY``LmydC= zxyA=n*fKyAg|b?2FtS>x5K+b2iihz)aj6u`I3^;`2sJkjx_htl{NQEAF^@2&IM=v^ zW9;vEq~BK0&whMzd^@|pZG&3~4>g?yVS9u|RyDM}oU$|k z+`=`^ifUJhj7+d1d|92+|6PKewiP;Dc);q2J!B~?<-x+rPXw6Tu7|zO53QYZvU#0$ z#H-U@@3pm=2^;s$p-&x_I@i1UPC7jK!Uo2J(v|rkV9UYWX5nm8%yJ=O1{<7M6$nk* z3XJG=pDhNn%AcV;s;W@)sh(#cH0M-Q{UW#WmE_h+&uPuRgf zsg|AZRPmn3l3Gr^g56jbv~!Gg2_ga1CbvCe=ByW5`e8Q1^3ruiQJYguHP%Vna6iBj>o=JIc#| z88Z9Mk&xxXXkjhw*vFekcLaD1afdNq=aNtbj2+`O^8TiOAR&yJvkY3eG$*6{RpSPO@6!0_959c&{`6Z>~41Ix0|H@z`c~lga|`iEj=s9ao`v z1H5ssg2P^C4Y3{PVR&P(XRq3Zy$+T?H-k5AnhkoLZK&&94aFUYXnG84)az42UI!+U zqE-z+{$dj3&u!5pFQ@Ulw4n83!bj;?E1F- zv-+iS#bt~QtxSeAej{c$>o^R>9l?%!RvGm=V2JAg3&WlHJbR`v>UB3_7>+uPQ1v0j ziq}~f^g6)M*Aa!N&gCS%-9}-X3mF~WBzsyf>~*{F*C|4<2j!(+H$k?%wnj!I$+$4j zsC8*f`eO?jvP%b6V(IF8%FUOIHWaHbYJM3~R9+c+Is`-U2OHyFNQS+R7-Bl+!|;a= z%w8~*b*y6Q);AbRI-Du>YgyRNyzVwHZFa)cx=?p?N@ryk?2ZnUS7zTy$QR!1N<_X; zceEvQ9SnCzC|Oouv^!yQ-60X`4=dlg>{U3l0+`lsN_9mU?>k<%))+TCb+#Bvj-qt! zh@tkltUIHbp1al;?T#$(Zt}vx)ED(SxKP&-7K%Fj(Db3WsMo@Uy$+eBbi!77574pH zLyc4*u*O}qw$HZh;I4MtSKHfZzC8~@SRQi1cn-peeNGhrW%eTVDJ#!DZo9WVJ%zyx zE>mnMZ(nL=Ul4K$L%(q6^Gc4cw%F+5g>lUDl0vlGO9FjTiskfEh1!)Etx*c4Ea)y6}kQUC?X-G+YY zyGJy>w}4+frVOYt(FGRC4AY;B9%o)=)n*8KP@xpe?6UVl?MDpV8s8d9Ix0i)7B~)# zr7&xhyAAltV4cTywskI+mFENNZ?m|h6RDr}qi z&HdbFLs2#e42@-hHY;}<%Cm*_?xG+G+psUa_sIEoh3TG0wY2oP4mqCB*7R~ku}ahI zMYvkeJ=le}3_WGRC@x=YhHHv!-><&OOeKso;&pb08tq{mD1{r=m3KPv?ZE4fEN#zS z)+=TQRNqnY?dBn>ql#6pUJQ60i=nU63{9Okh~0vN z>lk;>?#Y=gT-WaWPk+Z&>o1b-wn1JKXsnI9Y55p0?2H2vzkTre-tBw%n|3ebz@32k zR%3NXp^-|3@xWx$D&a(zR<}tbOs4c3gYE+(;X#n%Xu$ z^o#B^P4lEz%hC8rhu?c%iaGrZ|NSBHd++8K4O^IOJ<3G@60`grNmsN~lej)%Q5XN7 z6dg6t7j^K3&$sPbs~+f0FPNwmU)ZRxmix1&_q?%f(EfB%t+=gxkX^j{mij`Hu4CJ~ z?B5H{XT13aGrenul8ncQrfM4sot%C^MxrWnmOB6>oFx__FRbik?R8|rJ8ljLW5=t3N zmHS1E6c(Y5JUc6@Cr;oD034!#Xk}?*nsiBM4S#|XDjnHZ3AVE{2>^Mc?I73hGzU@;rQxgadF%jR{ zE+7C9T-)N@5G*)XUF;$T!{v0p1e<5a4p12cLc8fg!KB%6O&Ew_B7qgjF+eV6Gy>?- zT!mJ4zWVV5Chw1%cNuIKk6-c^;|v9~j3l??WJ8ayPJJ_C>W*h7s2y=;#M_fI(B*mmaI*gaJdk<+ zvq7d^F~#-SKn7f;wBt1dARp9aVK|P*Dn0DlnAG&EB|XbNUa08 z?LT@tJ-%AGirP8E8aRmD?cx(Smtnv!Zh_PFOqplL5J=@z!?_WHJDLR4HY6B!309FN z3}g^00wT~NGyoCOxCAO%Q{_IH@t!+4r_g*jrrRhm`S+nDAWiTM#>lmH5&xvX(})QHm+%tc15V!*IzSut$U$q zox{^5b|#o1xa$yQ0X+CQ|RF9u@vg7>hUrR?ID+%eob7xwj!!n@4m3w6VBoiknt&YKRh1v1A1 zKhB&{RDMnMkYQuTt7Yp0mckvi$Br`Tm1~Wt&BqIC{;oh(1!1bjl0_^E6ph?dp)_0+ zd1FpLVg$%XLWzSzL0!X_-O>#ZUpv|_|jT#m9UK#2gkpZX*} zRxYR3Yg-?&mi%^VTN~7?HOP9JM@>ypztm~wW=Bf1%C!Do6-6kSVArvjDI}mm-WjWh z^vC#VzFM`GbqrhIY3d9}p#h>0MpZ;n1S=*AT*~bU0-4mv$9kXS*2P-&nmBK2|9Fv^ zs&ce3CIVB)B}KKC5&$kL(M825?}*j5tZ)o{LKg{_bS-tYC@SOGzZ_NP78?WSxwp6osRRl}G}1qN0^Wqr}`LrV%_s?{+1Mz4T)w z=&p5bOcMp68n0O5P&f)v8zK`#f*XgGdf!gHc<|U1YSp@WkVx%*({+Fl$g-lUD5C-r zw5UkI6Nw>|Rw9pJ772ZpPu6m>cCq=) zXxjSpKbi-3X#OH3v9c%^AzBAj8aj(b$OsEcvMrNi`a_oL4GS1i7V4AZlQS;gFFmht zz5R~nHz4aN-s|m!gc>n}Z`qcYA#kGVeJD$0hdy4XU3*!FVF;sfYr5pLJBH*~P!E|7)6`5`2;P88py97J9V1rtIxHRh=gtIRz{gz_oUT7*L|?j8xO+ zydY`Q=Y8i#@aOy)%Dax@_^Vh;lIf#ZOXou~m)9r}F72f6yFV{o_Dhf&tB9s)&1&WBK2>?cgt{~Ew zB23YA*cnNF=p{fhkI+%qO-aG^E|piOjuOgxKX0%?;QrJzJBC=5jNq@1TzENC4x7d1 z@9SSVV_lb?D_E+bJBDP@!HtO`ubfr8wU_6twqFV@8^<$3RF12u65X&7mZB!r2o<$J zWU3W^LCD90h9Tdu0i^q9aIoo0hOZb9i0fH@P(D|)Z8DojT%<%HFiC@4h{QmK1~sm| z7HJS!v%xu2I|#1uuR%)3oE*OFSJkO+T-5JBFMaRsz^148%L;d1c7k(K`U$J<(O<42nzYYvQr7zDR;^8+>Zm^ear4a-ck)hXH$X++UuPdIyk^*cet=FwG$mED7*ZQmz9pZfcjN0Zob2?3h;1Uar-s72FMS zh?Ef~Y-o}&;_R_=z={${CgIy^zw4)Nm7V(Za^1HSvY;2j*WswAy{PdgM^OfZfr_`8 z^}3&*)1&F?c_v`xXwcDZ>zGKm9cPi|JTSpq0j5NWNm^5ewqz=(#G_5c1&S+DGjfDy z_zlDxOa!>&0|4(htTKa;VN?$nn%E#jWCDmFD9X&1G*NHfOHbQKNMMfE_*Y+YGXhby zEwWL#d4NScQBk|D?FiL|7?~uD4T}bwhP|tvoUb+7DTMCObhq?3wm}PVm0^H|oB_{v zO5Vx8!dy({a@=!q#9TP&9281?qbni8YJI;eR<6LI4pGJ)T_9v&Vpr8odH6oj% z+{q21)pp|Cb`9Ot27$-95NO(41Y|&Al7Sm!ql*%cRtTF+ErrowxMUyknE|`GT$b2S zt-ez)_$=K=-k-i1<{oPhx{ehhj&o11)_Q6X3Ai9i>KNk|Gm@Z_b0A)ZES!z==a-w^ zO%OTVtlQ|+D*6`Zyy6+|Oa?p73}3U z4n0JG+%c*GIa42-)98t{(XWYO!dw2o)-$OBW2mmPv}u(xJ3qS0(JYf?=*?fWX6;dc zeNuK_O>Hl-L6NZJIg z*(j*&$W#Q$)HPv90%Y=E(4stg<<*-imCU~LAG|d+{Xh3p;aB~Epz!aoR`k!QJH+{F z`K(Pzn4gpswmJpW12_W|8DYu@gSty2vZhr;*JVfv+fMy`Ph=_A-LxiESEu<+1z|~~ z$Ao-bgoycQ9MO01uv@0_;prJ7#auO9o0{`}oAha;Aq1ygxX` zoGokf}#7YVHFLNQ143?HtR_E_72f>^i%HoYFOag+^Vo@>L%_D%IAABmxK+D#FVu zGYQlj+_Vt%Gx<;YIe9q0HGrL?&$)$ep5}dE(jwF`$1TnTD|C1KuluX}_NlxBqsJo% z+8ttjS8w*HuOA;l5d|?5W!cOK$>g#1x6`s@>=>@Xb0y}J#DLCFK|5!AjUKTHt(ao9 ze;vOh?G^zt&yLHD+yAUQX47h_sF3}X{cmjNaq+vJ&^M=DHYpq(B#E%bU9=+3IoBY8 zP`-sm%P(0J0-%ZU9e&+w)VOubJ=qL+HifG6?C?=5zw-STJ;y(gdm*Nm(L<(PF=J%c z^`^579f--yv#W-L^^Q!x{XCC}EgpW-9aFKN3W}Vem3D6tb!O3;5ydQT_U<>Q@TI$- zGmgUZc>m`yT>o;$TmO8YKtZTu7k6d;117Lc#Un+1ICjTK7iXYw=1h}Tm95ZeMo>17 z7ay))Mw5eb{4~?LBGQ!qLH%D{ku5+05CH%MKb_*00tkVef{>P_1nO^V$Tr( z@MD3B4glbb?-dcmNT7=aZ6HLWoSVmJDVwaD8>O+Vv<^+Q3G2E`8=0Kp@Nr75v9LH7 zC|PTmJ{qPK3tu-;YgR5gJ z0Z4xWm-*IZchjqQFe}=qS6yTX0{(Vac9(aq0)KGFUgKX1VJe4rOS!4^TwTjzZAWb! zd@XLRC$U&BYl+cw{AHfwJiTb%Z8&&sZCYuMjA@Qe7Ew%yX= zw&jF7-?gkg{t{ctY)r$KRZ5YUo?^T2SH)dyuI@jq@v+NT8&f!*sTQ%S%a@mzQt17{ z5Dvl!uLLfBjBF%ZVb-p$RkD4nPR?Chx8&`@{nDMo{kN>bG3~ycH|yViW#P+*jZY23 z5D~^aWd;2jn25IPsH)W%1M%CiceG1Eym2_IdH>(rU{ZnZ6K zZEdG6%XE4Bp2E9sF4z3*^ra}n?sCLZsP4^meKXtnzkBtGd5YyDx%`*p2KL%hPuL1V zrs;nO2X%1hRDm!EQfby6+U7RH!?^_>aF?%?V*?xHBs&|g%1W$MHPk=XX-jiCzR9@f z=FT7Iog?)lg-w$r!&f2SpqhTEZHZSgt<&Ab+SmQA)M7KP(-2viah*HH2t@Hx zcI;XfTgmfoXJ5hUKKBZTC`U)24KeLqy|DdTeYXkB#W;tb=5Qpp$bRMYP$sZW=3$|f z%8jj1H!y??%hDw}<5;hW=C-!kFUih0>?P3Uuv!{`Gnj>ynp^}l-txKTzg9(Fd+27e!K=;)4E(lHLEJX zJgdZ$M#&Ak-+DGdT5M*<{Akha=o1?5$MbsYy$o* z90M7XGEqVenKp5lT(uDX?7wNBtY^-%pb=Z&eDY7;q!lv+5%HI4S!lx=#N(OaH(MwH z#^hCUPnnaC)O@$H$a8;6MCyj1o{%3HQKz%Pi0a>=bDCjDw+KGD`q`x1q^l#-;-c$7NSr+Mbdww=IJB}>D zGP-+qIYyDOrcb-JI+eJ7UKgX3IUIBqQ#?NYa$=C$%SrL##h&$;&8PRM_p z({`9|K8883=z{n8;y)y~>`9xu_ja>cP|vAfhSKvD zJgR6ejy+sro#F9(FceLz7E$^dQk$JEr_IoXMUs6om}JoQPS# zPyKuQhE{s4JZVGZ{kThV{ApYSy>$<#ckO|O6n($lD@Y4S2nHTvQrYnXc4_|_)VtVO z;>@0zT2i2_FNRlC$J0(Ci14d$jTowcLtq1-CgINyhF%OVUI-7O3=Wv{e;nR@n) zVSOHiJ~kmBv5G0PIqDT5X=8$7#S?lTSc3$?Z9)%*9 zzdJ4aXusF{UcZk{YHR7t4}QjV);uu;m1yn_Kw{&k6N@&*@)hV4fJM!vDwZNe{QNLP zxxBkKUHGqDB|b4)+;U1bn%Q|FqQz@$$*6UcxseF&D?Z91O;TKERto*Qr>|bmhq%eH zxJyU0o*z=tG8`sK{051XyD^{bQCP+fF$CHO!88{CuAV9Kt`b^@%`dR8x$Sz9icI4- zIrWwGRvA{xSDRL%c4;%#Q61|dm`=IO5!N<4-7@KI=$5b#0%{B#sC;!m!v4n&SJwL4 zXUVE57!VAB`jxYn+7{DvwH?Ba_f#0zms8`kkZY84$ugXk6}N5_Qo0Cl?&^|6V`q6Q z=k$E!2?a8?5)Z%{@`gW>gbPR#$In%wN%HE#M$c`i6l0_@iX~pCqzh{YM)uF<;CBgi z8#~v1`K5C&(&ix$6M_MWD)}G$Php7Z1%9Nr^}O8Mf0w$qnY`gM$Na2F`tFa5wwS|s zDJA3_7O&r;;kUo{kLt17&uM&{_ZA?R@Rf= z-d|^D)b;z=-ACYm=W7V7f{NZ7D$4!ODIn{;W7{C2Bt!K0eoho@d)V^WYiNyiX>NSc zaFKdKS}r-=Im5k2)8AsAJ|_;Y0y3Sr_`^(vWW?sbJKC)GEz7Yos|@!pv|qBbHt1$? zyu(=5ef(sn6#bg8d2)#H%XsRmP6G&&n`psbF-NO!qQ85dT2DT&4e2U5m2Ne`*qoR( zrW3|hRa{7>SkuMDL^0OG^r>6d+aJz@LlUC*>GRPLPNLn4rb>VJ9X`9(-OM!nQ@(hN z^fQ${SRyu{eb>P^OB(Wg*(dUeZa+? zE(ovG8~4_pABM`jcW?9XT^auFj2G@L7yh$Mu+O8bjaZ{6wrjzh;i4G(-mPcEV)E>y zu0|>=`(?AH1+HEyDwTcymG?V!dOuFQ5r)L8VW{qvzKVvts}P9e$6{3{IQG;I4d|YbAn#=Vl_ITT?==uv1|0YHIjxooz6chqL`)n>KKA0 zwc#I?R{JGtZs^{?VlDo)cO zu$qe23$H=WX66JaHtB0mH6`p*qT7yHAHy#8dGH zhJRPXkUFs5yBmgQ9`A^H=>vO~Z6nle1R-s6`%0ly?D-`6+c`}y#E}(-WwRy)u6re; z;z|iO|JOy12JNr$A^ow~Ulc=Yuz}tY)-cHNF$n?`J~{-S!v6u*@dzJ?4i4)FoW_x& z1klc;an4v_79Gh%W{le2V(Ce)nG={sDiBZ(>mOPl8we_^Ve_Z3FbnG$LS{Wpsa5UI z{OT2|!*7O-uWLFw`kKVXhr`D*1Oz>Q@$s~hxfhJ`l&qtu6~tk|I)+To9_2t?6c89I zoMr_74(v~HdkEGv^nT>$>5+R0)-fdfqgY2UC2V|veLjXR1Hn20hkDQ}z?t6OJ_NIo2WQsm zS@y3z=V4MBJGITO&fRDlid3)g$BB4Kox_r&+x1*hVIM<<8Bf~PR-9p;Lv=kme%lDu zFsgpJ1J+kPAcIOtOgZq?@wD%=FvuTjVmkIe89W!hIs{=DZ@!8F0a)EX&%4ppvjm4p zYh9k^Aj~Up6VRVFYE#tAfE6$0krOf3S(O4PA58R}Y;dlCbq`68jR5Nynlj~dFBVn~ zxP=u6F2J#c^#cmT>$SGv*PM zf}rh&H#jFl+EM*@^;|%RKtYT;rl5d@NL~TqlbRJ@yD6+FID7U!kK(N z48K~44Rh+oEH7ta@GE=q@7WWf@nL~xETP1jx`vZQV;)FHjPfHF3>9b%T`*eOM#05lI~`R!c8S_%QhLF&D3OQRRzoZT4|EZ+7!zPS>v; z?V5oNaU*ydbw(=wrzbt7n+(kwi>!YiBavtw1Q6bFho8oWF0 z+D|@#yhRW2oUmk)A@zGctX}YTNo{zfEQ9@=jXi@DD;uKb$v_5IgGO$Uy1+LU>mOR} zJp~M2-9_e}#7Qu9Xc|q{akwl-H~|&1^eO{s@mtz?%FD8c!ISMlMUm4Ya72)(UzwQ; zey+)_@GIe*&=;H7J5>L;&hnI(MVyG2#eaHJ@>#;Ccd|@R@29!f2>%us27Pr)shXy; zb_EJ+17@TRS`pmj~Y4YT}beE zj$Pe;OiawLY{klmi5$l!Zmk%!`%03N8#7PL>lpvg3rrjll%QGbmyUYCqG+s)nB#Y) zNuS<(dP;g@@fgFq%I&_0C+0+1aH>*KpXPj-We3n5inSv|Cw+dWkth`+*NbO7A0kij zau**zAb^YBdiZ4rxaP5ocXohQqcA8p&&iR0+(1!(F}d*0nCuB(v3fDiSry(hr?6l2 zhfQ6pIuio%&};jAJO9CPE;Zt+ipU{Zw`<74(OBPTEwc+X8E=e9G!AQN>Riw25D8bx zxOjzJY8G#zH(0juFWD13^DFS>r5SA{jOf@32qs0lYk1U+hf*5$bq9XvAw~17X@TqG zOQh~srKYyzb*IO&V~@5^vXRh-ejfvWsSJa3uMtp)f5+-tr6Q25q}Y>Dj1l&kz*z~9 zK9Hqn8K;YMj{h=vgL2 z3XzQ?4A@x1klicl9^h-ac$WdOcx1;=7B)%-(-k4<%^88ku514G-kmc=U)YOn=mPzF zS2w@#Q*Rh;Fyk!mZZ{KX^u;-)MQK<@wuG=`*S_Y3@QR*rcE_HuYfsoC6(HfK2 z>i?OxC;<;Hp8cdEq4CleAKI5M{aV86c}`Y4H0J53tnDF_Tg2Cc;V%Ub280u^2H_!B z7}5s~$X?GqgDrHvjpKarocJ~&c|D5LnG9XGbuLn%OZNF)ac?=Y**E*BZyk#*JtdMs zWKKg=D2{M-FK{GMJ3bCjIAo9lvy;e{hG&n}g*y4^b>D6LY z+;`u~Hj}=Zyx(={(mNAhdPZQch(ks=B4fAMvPsz&Kd}-aUB|x=*imTCQ^y?D;zmyS zU+wmx)&@UT#vh|fczDG(hBrvVe$QCAOgLS$bIgNv8ppZr%88K6CKi(ze8b_$tvLJrrXjVOSRhPzS;v=FpGt&fhCUb+V7I{^?*41h8*rK2| zj2bmE|6b87{NHAt9mS=@2gY68^o5U2ETijqA2}2`HRMp}NI@g3>%a;B|aU5+# z%FdPGy5NMtxODnGQe>sj8)_jLxGrw-h$D3NEAz9DZ}y#`BOe<$S4gLVxj_mvQ1iiK zuN)9P?P^>S1R`TpLv=5hU?n8n@MyGhX-@3{!s)i=+>W!Hq_eyj08Cb~=%0`@iU=^4xi5vOkC?8OSJ0DbXJG`D`@;(p*f1#(qBKrBbNPRvxix8^$ zV8Y`GIq<5;{%A>bVS$H?#!jQ;{WTFw=6D#2uyhT`|0M>@+aWJp?fb*dni;rU`}O(c zD322FDN|u51gH|a7m%_~&PPf7EdmEi!lTF|n%3?na>`L5uoXCba7Fw+7)gGwEUe=M zQqK@VDR~I)WM_L!IZgA&+~znfzJnJ)+XMEqj3aczW2u}UkTs+S1^MBbN(h1qcwwS11gyO@RTT@7)Zry6+=7bg6G0W{1MPjN zaz3#1e=e$@52~0S3>7#7LKyg=`0W8h73Tw0wg*!@^%;e8`mY}x9n++ss68Pb4+WBy zpE@ZLCe2#Cp4%>?{Dk?e{?Wv7Sk;dVK~9y2d^#sao7_V@O#}jKCxxc*Xx&XVb5C(6 z$5%Z+Px`tR300L0ffbReVm`QneK4x-d{PzrJT@$wCT2{96TWRtwVhCLL=j?ETztFn zLMB5WUeD!RhY?lqrI^a(it$YpOgvwe0>wD!<&<`eK;2!09C1V)~j!~ot zDvo9c;%e$uWyKh<1Pnp_RXy!X6dHmcBK=?tPa+grLdN(g4k4aUdlsX?pv+Z`L@kd@ zk7MyBk0mHjRv^P8oK2<3#zo`PZJ10lO~Dyx-b_xc)T}*XnC~@045d{?zcuhfCUtZy zfgz|QsWnJvRFSP1*Q3moNv^7sDV0u*K~>EBQbkE(#J%j1g=k}E9y5|FRjrKyryA^zIdFsM| z=Zvf6URk@Bg*{59C~0rbjkuK+y< z)dS8x5IuTbtrVCBYjF%&l=?f@a3Khc0b?*I-+04&qi=+76n}UliD#)9#Sw!tj;o3j zt00}IJex3Jc51t1V>0-#&hyuZD!HaB^<;7}Oz#*%lu|suJ>W(v0x=jU;jC%cRCZxy zTW~@0MdJQM*<{0F6N*@*Fi>KT=B%;kQgYpkCqf=clul@tB-{D7B;n4!CAM~8o#jJV zHgEb^N46E)#Wfwd`mBDf##7WGJPtumqxR`Fmpvvd{xNT2Jm$Z#{_ZG&JoT(h9Aoj2 zXy@?ydlR!Bot?{%NW%`lHX(jbqD+$g_-eFL2neS6YrU{kDbELa;+2BEP-KsmoabAw zbT&X`iYpaaWjIVxncIaj!KCP% zzsVEp3*CqWb3LfuwKHV6cLUH!K~e||$bV3kQT6Xwc82VsUbk18Qk3%qrsOAo?MzXV zDIo})M|@>dhnAJQviR|%jcHieP-7}Tws~+ zLyPpFfa!Y)4IQ4B^$dMsARC1L>f%H(B@F?8<>GWPWeq|=Lu>IQEtMB0^)khTY33Qm z2ww`mL9@?3*{&OLk!F>{oq`O-Sx}R<%{$kXwc^Y->S=@g``6ub8Ln#du`v|jo4uMC3MXHY184T`22Gkb^|M_8+Q@T1!WN8 zohFNjW@XaG8u4cyFZfdydVijAuxXJt35U&NX_zeN%HZ4*8!F9ZniON#HM@#rJ${3|84Glpg<;4Fb5a{E+n|BwdMlNmDRm5RU)yUK-tGBMNTk5pC z_;G!^XE*P=PRq0Me;qsv3MV()V)Ff0#-eo4ovEoZKmu!jA59VNG_20D^$)$hzr$+j zwn@#SdhV%H)2?09+EEHzlkyM+@zOnqn4w|`$Kg|%;PyT_0 z5r1$VA$~AXJIX8{5VJi{DD8ZUd@h#V5`SEY`kGu+{+G#*NzZc5|LT@eT}0?8!$V-1 z9~rE|RKNBu1hLTNnUp5)n%_bTmM8Qna{&)noic2t+msO2QB2uPcrq2av`rg1k(hht z!_Jx%xcID#_Bg4H{mO6%tQbyvu_NdfyjW^;z&i*rJjPrrj?*G@jbB}R>^-m2xIN-AK`7kW)z1lr3L-;LNT@~=Tp;MY^gBnT;fD8_o<3=n8PP6o`C*k}NC=9SWW9Oc zE9Ua#2LMShjYNKYC)1mpF+wwjQRcW{5)-MSV4&uMDuh+@)3~fAmCW>j8vll@*n~*? zRDX&Av!&7zQ`Hzo48l!4d+E}gNElQMffR|$5lw!eSiv<(`i!T)9~Y86iyzeqUyf*k z3@Vx)2SKfM)p{S5MONgh&z!QJyb<@|N_Iy`r+RzDAi~DxQXy-aJzn&;+Vv2~-A?ADkJ1DAn_?!ll28 zi6OAIrCvQPO;t<@!Wu7(LZ2Th7xecrxe!QuUTFJQOQp$*=|WI9ele8~Oq0Z9>i)rn z5q?15E0v+*2XLNS8k+ZttRa>iE~v?K)>x+A5a4RM6gJ~z@h8MZc~>maRf>6tCWE`y zUBn97B%(R~u&5BW*M1D>RG4a1Qfw{DdiyV~T0#o!SNP9P|6EoR!d^)%QY)Ly5aTSX ziPW7}sR8H6I8B`i)4o3N@EbUeIbplnwcdAoa4lQ%r>bw5L&0Su4Ga>=IZ)>Id;pvf5CZ@O05U^GHvj-{b)V|BfF_Nsf%geJ zzd6_f6Fbr%%=#Iz(IoNRs_x$7g}0@)EyqCLkNo#wbcO(CWWcTt07wDHe!j%`q@*WB zJ%${Yi=!nA{(Qs1nz{QBFU#lqMyZQ*&2hvahS=jDF#@q`PbDmx*7Y8Tg&~$KPfSA) zu%z%{7%B!3iSxDu}+B;GtRh8>7kv2}G`giA(RDA9LK&Aj>hybj?3YOpQy>DyP z%ieBly|rr9tF3LbZLV79?r<(Rhrk>+;V^K|EhG^<2@FIT_9yEh;*2}+PQYi>Vg}uY0Y6bTwd?icNTlB+T3oR{2&Nx zg*{3B9Hvf7PTtfpJw|QIo2W?%AjW>65%?@2a)7`4Wet200jkVF$ zoMKhio-OFQ{yDE7x~^4A)-5YnSZ%wB_E}w%tOGB?V$yA!^%t{f&Y%x~Hg7#i^mmcm z)L$2^oWoYWvR&otWi@F^8f}lIsp4z3rmZ@f9!Q&W)_p&<2a+C1*GN&X*5BEtzpw2@ zG<`*u`c@TKHSPj$vvjG!_g8MAH{c$Kiq@RvzdtztBj?_G?6OsB|9utj2(M>bwQ|0c z?K_3zPyGk$IePJ2$By-G1hdP2@06`q-J~_<-qg=4Y|frtc+4$dgYsiSf3@!Uy5yr( z?UzQ3KDPwVc+ab}>ib!1rkksczPrlRwM$JW&RY1`-FfWJ+2-h<=7qf0zup4t)S6_f znm6@pHuY3fwme&w*66Ao7;`&7{d3iOcJO`iZCI`yXm*8skd z2J6qlerPX)do3`2TJ52>xC7qdYw&7a@{_)BS!!9ZuFtvn?K=+l%buRr zsvAxGfUc(K*C%`ZYqEW$t7rM!&+Shdtlt9sJ=YjV&b4g6^?B+a+eaXroPYBFkn*zs zgg3gChF{nG>|a&>&i30k3&;_Q|7Sg}eglCwo+b@<^n2LY?^;Xd8w8NI zR!fo)!mq8ns#a+J#V^~O23F>H2|9(l6&aM%vv79$%(}`O*ITRi9JgU9HO8N7ZRL9h zdsgumm`rLsAlf4&%4LAkbtoK$J5*5QCXe)Y=eVVJ-Hb!~ zDUV6>ft7V>vaq__5FE#Cip1NZHY6dzY{)r^7ydTsWcDUqx`ch?t6cC(5Q%}_#7|+Q zxZJs?Gq-tp(|>!*8+kWuA7x{DPpbqX{`UbUZwCIzO8`E6w}@#vL8U!*@q3#;^H@!w z?DKSfht}iEA21Jn57t-O1RwXiC+(a+SlHd%_|Tm(Wwa0eO-MM{uAFCg%kd-bdp*Ou zzSMnNqfy^h&ttXs@ZV9Lr{J>fMg;Jymiu2HYR4J7K`9l#blzTFvl!(e@~_>=a8O#h z>Rf25mTR7S*p>{AYFnsWI4+m3UY75UB~}R6INh@FvS-SlV?1^cBzdeUyX&O-Ykyuy zNs89Gx~Z<}-G|DZu1g#%1alsm8+ZS+x61kt-V9%w3MM7(i+*`?+bBV3PG=#~dg#aH9Y?&(h|tudjMsf7XyzTL%-~ zk6~^)WffgpT^(IShLGQM(kc(B?NH+GLda+SK6flUYF&bBg+BJZVz#cn!uGcg8I}Ep zXJhBrYGYVt9J-ur4<1*(;2Pg$T#{$to0O({x?g%Vtx7DP#AAiYpA0MGH6W zT}Sb?+0b;Hy{s`fOFLHnOx;I+Eq?oWJ%+yWs+dyguO>Ck?rmfReZ5kO-ansDO`t6{ zac3c!DHxVIzuEAk#=RIl?I#`YQ5-vyp2w)YIY+9Jrjwg~%-C-ST^Pn0WxW|dhJ?p* zQC4?s$yoc+cmYeyCv=0)2SK zD(6VM`dhKY1%;~LkDT5O)|SlN6TKj}22TE?P|_2P6}fg`EIR3jiNICV3>vFt-8S~k zRk3h)lKf+MN|#&@iFR=pA=F7!Pt#kxl}>WN?_cY;9gFT>EMCONg#a{{h`+zs zTuIwgfDyU^q3L?6uN>AVDTV^`!2Qlq7wyriEF!Q~3`#TGXjHPQOrdqFYx6XEi(lVk zSO1|gx$7o+oYB9N5^HF6IM07K3BJ79L48)C?cvUFEvEEff=ZZ#!}oWRtN5Zpd0R`& z+PA6G-TokcV#dp|(8#cRCm+nKt*xti=+^P~mEPK$W0IHRQo?h;$I+wP}DPYDlu&MavRaI6razg56(ht4eN zZd~|3vem8NzP8oT`}H#ZO8=0*e2!&Tw-|HStx%M;LN2v09zX$HY`1+E-d$P8F=vo> zR8tNEp`I6sNPk(q*EhN>bAKlrKu_M9pv$7G?`7ZiUle!x zy4jta8dDMsk3z82u*WQ}bhDxG8EDPQ@Hhci<{(t*5(M3(*;d}~={QIA(C#-gUEpDz zza7eMcN?CZz=PQe!N$+%r!2`tSF8}(zgAW#xP}6Uy*tGLrz(LaZgo|6^%Z7%&t?@Y9x9=(J}W6qo@*P|o{M$He16 zP#^J5bsb&CLy^{w*Q;=Jr|}PK6HJk3zZ??{@Ej_8fIGnTuM7U3h^JQC$Zu5qlg5z2 zD!soXm1x5XCM;5ZC|X?ep7&>c`xy2lK0nN+d$2pwo)$Vf6y|q08MZKMx4;~$QctRyIfY*$9dnRvd?jSe%EbJLemHL&qpUHJ#>jcv@1@ZLzVVceG(Lo+y4!XJX!Y zx-4lptZr%fx0%Lw#NXrjc$;%YdJlyW&w()sx`xLgSYucfL2|F^)ZAsHH`gUc56ZkR zXxSCo9q!?wbySuFPZ=%YQv}gYR>5?S6(9b%1E0EPFuthJogoP4Se@CIU044QzI>Zm z48_aH@q$6D!he7Cgk4#ag&&q|Ah|gxVufJ8V_64w-SXjHg8jdC*5|>jr`YwHddW@C zJ0)m^4l4wo6P)>~^f5bs`-?7|q zNU=h9Epy=t8e6thVCHMCj2D{K_r`=0gINe$P_>FaCl?^*hD&(L7XLJ!Pwh1R#HweGEUi99&05Iu-?7B=fz zJXZMZdWdvcAwQ%FH>-+Ue?4Ucr3=9ocf0#K<{$|cf-Q6xi}g}feYSRn*Yz1BfW!#{{=1`=vLgFrLU#zMC!o8F)r3WpX*{FH! z7agm>?+sjHe(azVFRLSVmIO!0EE9X+J~{TG-vz$2+Y{#(>Zfyl4Whr+r`gu4Rl5&m z??d+^l;Xr>h1nvKZasR!4%Vrvzj^pMR%}9uPWoAQ$!>nQ#;}~_v(X4{;7`~F#9rqS z|5)7~W?3$e0riQo^_dZXEf#U|@7?>x`}b!) zc_mWVF#W9zrnx(7?^8@iyYdKOPV-HD^ZgP)e#kGeh|`F2Ya5;}qe+_nY=s zIM-;ftrAMl3eet|)j^35=cXECA&BnyxG&Wn3tE|pmkZYzk2^AI{EeL8kI=)(N2kWo zNbTc~KQ@#jeW`*{{Ks>I14sP$3l0>su_+KADna5z2ju(JEs|due>d-}!HvA?)$w@M zjZ_f*vh-Gc3t}A5A73qZ8;eNgL_EBkYmbFIs7q^)g?KPq)*TBy`WnuT!scQ%9zuyy z&xXKrzNlN+#fg(Tm1@k~0Z)=bZnmkk9eQD>-p!951OUv)-AIU9AshGdQf=;XhntvN zK}qYB3EPw@(TuT4E*npCv(cX&jep_ng7D&(EobDZ;B6X{M(Ok#^_r+!N==>mx9?&2 z9pfC=Kw;ngswpb}%X7n3@%y#h6Etn3?tGl&X9PZgl>i%rJ7u@U33bSUv%1lki;mv= zGC@mcjMLe7)3L2DVP`*zb2~C$=M`Cfx~<1^@Tduj4@K}2dD~E=0={qPjj!Xhw8j|y zX+E_d7x#KaQu*gQHy9De=-cNFWQ@IR0^h?F+`vbKJWJ}{A@bp;GLMSky}NUk4j6-) z&X=CU6aqo^^Tl?3CCFaFe;R>0-a?BCu=YrB&B3^NrxzHB-51`lJ80>QF|_KG^jf+- zZ6_^<%`Ik2i>glYvr->oryVIs?n005wQy#V8JCio&T{hluK*8ZkNs5SkT$zT@)r8M zJb00hg(N@WU8iGB?%&#z!tr>x@*{Z*M{piS@)u4rH#NZ3ozhc-=EMi*rKzbY>P=!M z1+-}_dPXVExu9{S=eP%B@EE?h_?>g&seI#q zwEQ7CT!w}rc=cLU&pp`6@q%bwE6w$`cXIq-;%kL7@&~OA2F*^5-OiGP7bIYxfg|9t z>;0kpD<6RKn~Rk4ayc2z)>y?zC&ov|CcT`U-+HDWO7c_J$hTIPuoCdHnpf#?H%eZQ zM-mCO_sQ|r`=1#%)fgT0aDU5#Jh&)< zHd*6=kxfWJ{=GRIPg}Yu@JV~p@^mF#MsX2X@)v4$-X1$s?F4ycZjWc*E9{Akubg2} zNw?fnc_`E1ydCjE543y{hvJ)OFPSBJ;m4lcV|q%k{zTU(ZH1il z)fISX>JxgT<%~EH-%Wcf1dk21bmd5xI6(Q7)A!o@?}0>#TzLp9D&VBJaB)0k{nD~O zAFp+jZ&5UU=QZ(~c9}?fq3&9f+2S7|h-_G;d&;D$CH{7tGXPogaAO(Lp+V&|>C{-@ z``LwflzfuVk%2>w~`4J!0~C|5q>63p@7g z9uk-;=g1oG33cqaz=xs+Gii+pliGj%Ot0WOQ?L6)xjI|b^?MNnMGY%=k9g#QSG&S$ zx~j5$!b>>ub}A-soXmsj2lLlFf1xwVrr)O2EMq*(>_UB9wCiLKcDN$&+phy^f@QyQ1y_R0n$rbcUwNt-N*s9}H zTGy!6-1=MTO0=*lk{h>z`+FvrJG=Y6*5-%aMnij;!ul<>7smN?EoS`EUwYOJC@TcQ z4RpI=e{wgejt7_&VN#a2t9G{~t;u0xO*#!R_nS}O)SPDU8!z0{B zO~^Ed@?x{l5K~T_H@%RWBFK<`bKlDEpg&Wzpvt5VC91INBJkudOxRO5>WPJ$yi`Wa zkDg=>8+i(IMet5S`GM;HH39}qy@LLe(v&E|K8vW6uTbPqy{Ka)+-T3SLWj5?S4HiHbPfQ5MfXeV%}mNelW+N=~#zW)CH{r~-V8+xMd;F%^QzhGx2z%xg)GmbD)XI(J z-6CbNX~>heByEK@zY+%(&p*R?#5zWlv8mV4pHj-tWg_5%%>PMF!KFOCt%~2BZLsgs z$$B^agzAMHdviwcPM>f<;#;%y2s!KVQ@4E$7ILSf0>~L^W)9Ez_=Ogvp3-x+ue_PMU{tF(_zx<5zLsnk-`QZ(u6 zcIT6tOa8{(WpEHawD$zFA>eP1sY0E~j~%#_qckN<+zN~;PdDPP9tQ1v1BkCvZ{g-r z!7}jkIva%!7>~xKFH!YDN1E3F$nsrMd9Ww#ut34vGLmX?2}EW3mYf94L^#}DjzOOpH&Wlm&uV5OQI&`B(PA}q}|bDp~pZ4 z!gciu_izJ%&mmE?ZQ8gMohZN_zWWQ|)cXQ_O9sYAi#0VaM)*|N#kbL23p!@LLLH(_ zshPa=F-j=gAWR_)M>tdwMElUM;J374%p$6^X#Dgv{fz9JBBP^e<#zf@9E0jKI@mh- z%c{P6tEtzr8_Z>Ch&MXKsnWhN--(8#OQxli_OY|srrn?NQ5~laLm@cYS`wF7clB-~ z_uCi9P+Kz_!WDH>_l+gE33ms`u+qLU-_L>S)3j;T^zIlUtqP(QIu@;!6>-*C?p4m){}YDB^qyZDdFy&&r;}mg@#>w%XfoX&$oi!`tJBWy9^ZsNU1Sq#@CxF;{ELvb z%U5HDX6?`RqF7$lyXPmIXK;kILN2utB+_znC;0ymoCJ$mY{YjWXh*Rtg7+R`H$fB@ z8&r!H!Ao%v4CO_;!OYKwOULboFFEjTbwltF46Cg3N#(eBn^GG?DM5kD3wWa#f{Nh8 z$w4xa6)Z+(5w}QWmU;@}tJ8bNBB8bpWdu#iEFPDv2#liVkkja@xHJzZ2>*yJrzMUE zu$|9R#~5;T00i^8t>NWYFVgnJ{Qrjuno%XFqQ<4uPt?+zWXKJEZmABlteRMy19A0| zeAUCOHwmV}pC_0E$L}l+*0u8qdvwR% zMLeJ#V+8j;p=~uc0Fw7WTqG4plJzzh(TT?x6j#vrANQ+3=!1)c+c-Lc1)mizL!j|F z5aK^f?bg)kM&D(Vo6FOhn2NyUfePV*} zm9-UCBwg7LbS1Xj9>*#6O_^rPJ4d|a&0`k$8Yc^~{9D|G9>?n$%d$c| za|}c|V}~r0f2{3WF)k1SPA(8`OoEV3c>{?XB8)f|12;tafM|kV#ftiVZc&%0s_0m_ zfb+kODTrGU>iTRa=NRaCl>->WL2f4xX=fOp0p)oxdh>~sNbl0*R1EJAf60sKZ33m` z<9(hfLhE3koFt$)TW7T8RN1qlGR4`8VisqkjKIt*g774;Z{FL4tb)Om6;POBMKz4L z$Cyp<$^)N4Wa38q5)$8)G$BUm4s^s6J6ywK{L=_D>aFzIFe}@g(xj&4+ja!H2&-u|I8wdIvbX$` z+PIEFQ2ynV+k)c?FC1`!ljF z2o8JJC3a%_d_iUS#)nWB91~x6A)l=d{a$5eg8ITrikC(^kApF+vxx+LHpiAvD z;ydP|?L*dFNCp6in;S5$3;MiJuyh43)P)LA*#f<)UFU4lDa1w&S4(TQ&Z+z6aUsX( z3o>rKMB9_jLB!1Uhpy+Io2Z}Q`rs9gC&6(-3#xhcY^h9fHl$d^*{NiTvw6r(g~{vn zn6BkejtiL;3R6o8XU56L1zWhU=p)CWjTzuS;|gm13T3h)5lVQf8~VaH^2xntGIf&H z9w(Oa*6Pz*Bs48gbc2T?dh)aW@|dr-vJMj~T>9l$H40D&FcoesBL}SHF*>vnfD+7I z;cI#xVo8Sk0Q9w)+82`~;)^-jlsQa6af=J+HyiEII2h;z3G`_ea<~Y;x&uZPK{=XM zhRf@A0j?RrzhWpMcu;5<2m}#OR>hSpxi3EMyG|VLDE4sp3jtAC*1Vv_r*hRWU+UF7CLIZ@;rHi<{VKOrDrRI=|7eyEd@PHt&t6Lylg_y61 zuRboS`%o93YtJ*X5QGCbuJ9I>Lq&WB1OZ>eEz~aW2rU)Di2xzWQJf@`2r^yiNJ31^ z>?Xbgf`PB$mTT7w;9Bnio!*oK5W|-F`;4L_g0#d0BiA`%zyyN9E^di-At|7-d8m|B z03}dR*Qg78D$K&LFT^$ySKBh;@r4!A{=y^P?gk#zgg2cT7DF+v9Aa^1G4|?Mv zAxQU)aCX}fEL{n@RM>qvdcJs;s?t2ZXU1V62xoB^*NR|9$|5LRv7AlvXpoGLMp!0J zF}t`G9_D1+Rr=6YNH|WxCzhYZzzN!UNxClk+o2RK%$y-~gi0i9h4t}#1`M@QT*v7) zdv7Tg?pEzW97Vr)v%#U8c~RVY%ZUb0n!FQeYv)ipvmii_qW2a~b*b#!#SRLehmrHqi>D*M=BQQe$UKTbS3kh2@0? zD@C7i$^soS2%h=x?)%Kan-&%bbeI?ibAVm(eZCywXBr3kj7oP(p4kLa-=>1`{ma)3 z%P_|)`&8TJ&9FQUiy??8XqX7HB7%~v2t!d;1W`&AL4K06e{0me;o>Z1=?4fd1V1e# zC0G%aqHb~95W=HSCj{`+Ha?$loW4&^2i{joC>!#yHN|-1Dh!x-_2HrZmnZKFf{Is} z|1(V@d4W7(2pb{>Dvbm;u*}7b*Nz7qQ8OE7FV&Ctj&1)Fb&@uF#VNLh;5m;3QT1pD zCe+bEU_2TOrlS!N%|vUMSVmAuj|7M6XcsX>Gy#!Vc&b@|P|ovhl-}A!ZH7ood;6d> zetim7ES%)UEshN7wkcmHj)BlXNSLEC5|DrQL7AbJustjpv52*xF=T~2 z=2;PuNmc}yP_iO|Q>+LllJ@vvvr}W{sb~-#T=PFHO^_La;e{4cAP9<4thmON{)!vp zVEu+FjNBNnLrO!eOfy4^WM!5X^^x)q84~Zb=|EW0nse*u^ z?ADMf9OR$ESxB*aT$I#&NEe1Dh?hzSlmTA&MCo5s-4dho1dM~Of;(In9fv*1VeFSc zkyLjYE|m=bLRseB7aBrLWfVLt1 zfKa?uaCDh2)P)NE*K=e#Oz+5h9WspYjTbmdt%Bd%#tET$AHcT5?^vnMDml6iJHN-7 zf%sP!@yhgLb>%T$XuRXPLKtNuz_{*6HF+Gi4a|?L4}5rN6&zi21;k2Bc8$$2ktreuMsnDwiyG`r{2)urra@J!0q{Ub;6G7W4*#Q&-a#m z@B1X~Ti_uH1jRrK$oLRN5)(F; zx-(7#h1cR|Tg)D&ORpwMPj@f1QA8)Ib5G=eZKc~1r4|r<-@3n~5T}bM z!!BYM8|`zdXE`d2X8D@B#E$wM0(uB`*4xHx=6tGkC^{u5OkJs2S}TyQ(#pREq#jw3 zvK-(WuZJUI3odc{C?ZJ@Lg4P0yYedMYAiKUgX_9ey|p%;l3ECeGosX%4M$xzDOqs= zITdHFnx;b@jcZD}btJ{qSkrS=vHP?m012#X@j29`IG%sJ}e zOlSaQAqZ>kLA->5$0jQP+~zeAL}{ntANsW-3j}y&QDetWpnHBeObW6YKk^7A;a<;1G$?~=ZA zyYw-3hD_>c^N?4P7l!(YqTj~xby5VOV}t@?>-H&HVllWL6OK4kwVrS$j}kA&IW@n0 zC_Feglc{5zz_u^x5CZ@N05daXHvj-nbTjHdKtLo?LT?-AzS_K)Xtm@Q zs8%F#*aWOQ2-5egP#czQZ7IC|ElmFa49pA_jR4rd0WURu-218RgVB50zm>%Q*_{;& z{v_4unkCB`T3GnY+!l( zu#U4>UcRH1SXjRAB`qKz_c<)$R4KW6T3RK5OaTDQOq9(P0KMN`-D0?Yc9BJW-jhQ=Gd>%ZoI+S!AIxna(vyEgU#;9LT3I-VQi)2(;9+}ygZ2ZJBX*x}Y3%2^9> za~+1SUT?lW!*Eph7Y`rZ_PXY64Z7a*-;Om;4C%rFlHw)ilmdMRhLB26&me?i+7%=7 z{d;DZKk!#!N4<#QwlL_6D<_=K{K%6BJSXwCYxL+dwx>2#2SJBa6X@IfJ@EY3i)BfX zrg-~IB-G}x@ik?+nH^J1QM#fmA3Ik6vRz{8Ot&0@yo7W9nq#9C^S9`Hub&?Gr(+#R zv?q`zeBNbxw&lcDAr;WZ-LSetqD`fH zS?#+*8%j`HA_5|^n&2M;xLt{u6#{4wD5e6$tN?~UdB1fKU4kmnV7_r8I#Hg%WCEQl>f{Abqdy$(zRJy0@49pks=3y+NF+JIi;l~Bs3(+ zg?#ZBxSK|pP~i9J#Tz;-sL`>rV_U`s3X&c5&qoO(q~M&fCXD++d0mAE=@>M|Z=-|= zUisah8ref~-3es+8ZC5uY^pTM3XD-}$Ab6f!A00q-p^<5`{&WUN(94dXVI#mXKae@rpU~= zyk~;n>BHobEd!PoL&vLUoAF=w*wAdqE1Dd5@5cq&(E`>~*G8KD%E*$5!PNOvef9hb zJ{vHod|Z0LJrke-lLtNI~KZR9RGw9Ttsh|^P3 zCBS!W{nb8vNJ4vM8b_@p5`sc<6X@}`uSP={eRhe*5WB+#i&#yF1p9j~!6mw6VLT)5 zlC{Pxm`8Ob$-ACpBP<3gXLs>o@U5A+66Q`I#$&MG=Sr^AIt}vZ{}FaYb|!6a$gg>m zU>GhyH@MBpzLL0ipxYcH=-Y=u0|bKrz>YWhs`!46w?WHfo1K_%C&zGy`H;Rybnh%K@b4R0m%~raKgwv;XTY5j(3FXf^!vDXqhwt8`^D8hUVD-s%nMf z2YDj_0wPDf&r86SV8D29AvAk@AKe^sPH^MAV9(!UsfaoyiOqpn_jr8*&BIW=KMO2G z8ObFOGwOt|5U+BNE3!tyTmS=dI3AKrZxDum_#G{Qof@V^vh$hM#xvZvj4!NWE$$(U zMa~zzKe)Ca{-HMfVOT$A>fC``oKzwXa`i(PPdcJ7 zkYhL&@ZA+t2*@e-ayT=AAiPQ9jv#svnln5g$m3>N=3$^ zGm}vPV=_?%1~H-%xtVcO<}_#3SPonDiwh>7*HHC1#m&ytYk!EABu@=rbHpxd3lbdu z^lJOw__1xm0`*prXEkOnYrQLx@((gaNlaV#SW~y#*fwVB>vGgJdl%aBE!?8>)eV^2 z`sUFMg@4xk%0?e<2PhigU%k+^`RRNlg6iEw#~%;ktYGJImv>7nbaH$>q8kujtD$=k zs@QZnhqgVE|JXgok1w<5>9Llyww8J}6uqVSbm=cTX>Fu4Ch36&DM70-Du?a@7_aZvwR!vYetV-g4L7_a4nV`gAU>qn8M!)ESS~ZqW*kuQupo*i`%Wow>G7-r4{S zRy9ZzsRTZ)Xs_-q6{-Mz+Ehm!_o>hpO%-mBe#HrtV^d!74OC-OP1{t^O%c^uy#{Fe z-Et*Q0=mFTg3_$1p12tlGEplF%X@FFD4u0M(SwWS(7_>4O&yJ8!sH(4X~&C+1FCBu zPb(0Ttfqv{CaNGIww4?)9I)MfF@m5@^Vl5(gTWqR?_A?94}y#-nonx?5l7Opt?I5l zfUo)6=@zP*&!pZotl+0|)uNb3ETKGV%OmJ-@;`b?Ct6K&7ac^ z_U%c(JLYe%v8s2+(P3QCslh+1s^yXKF;S1YlEFNtGnZ3p?V-1fx%G(U?wdwZvjV|_jEMW@h4*~K+q&t>_8u=}3%A~wnzwF?je z)l{sRxRw)@X*0Oi6V+-n=qxfWzjZtUy4D;fo2qXfBRe@zrVLrRc(*@b@L|Ct`rKI= zb|4-S^l+muMVRBM-EeY(-0Lv6#|d{Eri$WE|3#~)At^nF6n7d%*f1GCihWh8a9V#IoEuH5k2Kr2IU1$xv;)eD$hnO*(Y?w5GHWcBs^d*2 zyJS?z@JxH+X3gY!HQNw~URQz!z`d9z2}xj%GQy8f_u+<@3lTl<DrcD1>VCyTrUV5%pEYttv0LEh!#vls`*~=GzPX^;q`iSab8? zWE7{)l4Vwlh|^W`DX)1l2juB-?fPIM;mx#`Ww`2Q+N`&}TpWYljlZ|5XB;98Zmc&0 zux_+k|CuWT9y?!J9p=#Ebz6%b;@8^=&v{iZ_v=n#*5AQzAkn7G%dFOG`DWeS#2A`7 zFSDvk_q2%{-qLkl8gvwDnbkdXoh`?fc|)g?xzhZ2@6CS~R)EX=MFUcxtfsN(A6xu_ zvgmI<;9qIAU%uz`*wa(?&#-b#gx^$h6j~Z9;k4~rWEY6@=xgCMYAlS?nSZCxtK^0q zx8jI$%yRPi--%t8#P!Afbo0(nqcy*vpjP6r@mQAc9a^O=hmAl%g`%>Ig|ePr>P<)C zybCa{VOJ1*1nnH@xe?}3`2z>tRK7B_HJz=EIagOLHF?LTZ`s&vb#%&2bf#aGIp+?$ ztkx&8VK=j;ZWc|!7Gy;}TVB;oJaz4qZjQC*hL6c^jkn^WA~ zLU|VbDg)-4s%6TOX65egQVY(L*OFF`O3I_FEbDXcSJe_N>l|qrI#U+ywNkHlx@Z;x z(lYF?y}s;gbXF>BlrD^wt+d)7zqn^vg5NyOg0aO4l&sY2o|oi(;2DGRFq&wH@$Nph zu!jx-Jr{nDW#*aHJN zogefwBxD9vTW6`eSAXs*)$2!Ph8K8ftD>XETn%cwcaRa%$GHlsb}VOB>8&QdZgE&%*%f8oxzUGiNYmJW{%p*+>4ME z?dYYh%gOZS3+CaO(OeXJ{Js9Wx)=y7HD$|}&6w-!a`|!MX7$bXwfs?Io7LCh)$&J( zH>+>ftL2XzZzf-LR?8Ykdo%uCF|9tX-t3y>`OHVXh&5M9BVT=hpYhypLQ^^5?nxE{ z^Agw)3_mbOF<{A5dh|(4=3nq-Gv;f3mj&y-{*}RFcSpQm5SBOZu;_bPneSs_uV@xR z?=mU4jdX1ZVhU;0Ps;&RPKZd~SC%u_9Ka_2_>yx<3I z2&@iEfr9He>>Q^o``o@XQExu^Ba1%?j_6}>9u>-bFaaaF^7-FGIxAC#^5whi9EA?2 zkt^>>3R)km{j>#qc5 z@+dG@`s-4)^_VGF`CEHx$>XhD<*(i3m#bI{ z{r?1W8f&Q;J;)kH@uNf?aAkt#;Ch8`HO`HH<&ft@@?cpq=G=V=w5w{=^sG5n=1sMB z7iGChHH+$vmZ(+Lyi-?im)l-J3(>qFqmq} zrN^JPobPa6!t7mbgxx}lXsgS92)9m==k5|`xdW`{o^3V@a<91 z0wt`bYir7HKWhJoMIbQcF^qcLyKQupU71=2VRWcLgSwElS z-GD@1Vh}g$0ai_v=z7+o_cj4UtSP9>b)Fi}AZzrrU1hD$d-9g+aCevfu@#heB-4zf zaBG}G^*}55dN0PVs-Pu&%PUi+S_)O?)`CIuM_l*y)A7}z>RMeoN58-8(-+Qo-+%R4 zewIui@MDgJH(h-uXsD;tN&W+{3E) zQ&&Os5~}eN%M$9*5mEXO`I8=bTcGEQrj(h>c*JC?miB)-)uuX8?4KG>o}Hik`8><_ zQAq6l#i+U};1rv=c`ahEjm~^KUooXqmE5k&1xha2_uPOJpr1{k$11`z8p{Ru&d;9j z`rowq!lly81S%=y@Z0g+6~7Lk#E*DpL_O`s7XVyBJ_!~s0%cL7$EVV@g!w~f)TZU* z0sKhiDK5rbz~`<0C+GVYrJL9KK6zB`gpZDuw|*Fat@mGRn!#aJE1c&8c<_!v1|~sw z8PYOQFH?|FUhv8&o1B3GQ}~JiviV$c!~t*wb~Y9z|9iuJgc$X9DfVR@h|Da*4Vocu->@!Jmfmu{z9HMdnuP zWJpRc_(%Xr0>WjJL^yRMLc_RZPT)8s^Lun5a%C$6=1`k{WgUP3y*iCm$s(3O+ZoIV ziOSTRvbsf(cZMB-QJFs@>pNXGSbJvWK$y5h!hn=fEP+AboItJ<4}=6ee*qcwRYshU z|9r2{@0md`mTMZU-)}{$NA0wc~XC z`i##8!*BBu*R)0`Z#lBXa&T7l>)LnCikcH@De+oUte0ZmvlQCUE7X2RexItB$JM`j zciLQ+mDBsw^KHmnrF`_xSg#nz9Tr8mtU#e@;DCgyaFQyef-6vX^1yjr?c=_$g^!Lq zqMVQ+K46|*St_K>#k7HpLE9jZzI=L4`dBIrln{1a#=ZtA)~{@9lj^bcqf&S~(;W-k zTyVDdvtDlKx$wK|u71B|%qa|d-Qg76oQ{oE?zICrM4$xBYNnZ{tz-}D{ zGErO#Fq(1tuz$7tC!>Qq*}_En5N@rh?;6{VRU=C{s32LZqA7Oap+Bc%W?Sc2GFNlVqfyw=Ia1cCwKWl* zdc&O7ef!>0`pXHI+JKb8ItK3yOilKpa|AIe1%fxJ=vszv&>ttEnjv zU27PI;zB!K0jabNiWnSW3hxCRx-T>2xkP$xTz>I|{Q{g3KTaZyAen0ja{(lK_Y?k{ zrm2IzlfNgwroU;!7n|4sx&Mhfm!iY|&-U^lu}Ig?bI0|HIjwfx9Tyi&;WQC#HkD#D zo1&*|R#RwwOjIkCVbG-{!$6roI^v->1~3`|krSf*{}3hW)M!8IW5Z2nMrO(C?bW@L zmtJoG)0AKY4_Hn+QNf_OVPRYRPrpAY?z(t}{ z()Q$~D^O(BoJ><>cv@&%sw=x{#rEGc8G+SQ8HiYyBp{6r9S(=o3uWMr9t8Kvk^mP1 zjAoL{1Vv=Y64!D=rm24+ei%uQ0s7pg*0K9JZAK|Zv4usM5UP){acp-Hu@c(P)-h#7 zK)4AkPE(m7yHHqx?dO9S2qG3Nme~6_21Y{6gImj3ec8~nxMhz;Xglm`Vu*!X)mR6t zF*CP_u?$$NW-Ezc3l{5WuN?feN>i+OSco$d>s&86$6BR7*&nWM0_C!r$RC^vg67La zcxhB9nAJ^j5G%+hUkS>7H6;pS=r!DZ5G+K72bK|Bgr^V?j|4M3GQNpE8l~Ul`hYw_ zr?*A+z#(4j25W9rlwAUg>eSJytYB5ybf%R;USPg%9R97ho@1A=W4&z{23SsUtfoQ3 zP~6ZvwWgtdRJNXw!-w!qB>i~q0!&3pUPvQH&o~>yruh4sE?`Mj*vVUtB!Zj>`)j3U~lSSPrKu-wP zvaJyp)_UtXW$lSODrnZ4Smh3VZJIU#{pgx9!qbY6F*bwRIv=u{)mjt6eCZg(2h50e zWq1UHE_nn&7A^~Wn&qN}#=gYw|5yU?+%_*oB8o1~rqQC>IaZRMMay$W_pBFHNZkn* z^vtG}wOguP&_t||nG<)H@^BC+rUcTtsf#tz$wZP4CMrEA`j%{LHR=8H_2Vnjr9)$x zUDY)1|MvGDZ+Qj~BOi`)asE%Qzl7!v_wHbfZPt^X@lRr+vf$_VR#iZ zsTbZ{S8u1@Vd3fb_m5Hcr#jL&S~K*1HTgIvFL`nAuGuo_-S;}+_|}Wnj}Aj2Q^{^t zFBB3M4*@c~rX(N?$Z$v~1VlJ+taB?dX_2W1TMUM6Z?_rTUk#)S?EMRbY z3Mgf(E#=Rg$^La89G>WGT6Nd|iE@?CxFb|0_t+yGt{Wqz78m-sjzHiZ036G_b4Hkk zI9A{_}+>%(oN=QuR+(mb3s$~BPxcJ+-Vnv zH_?$>^&Ar=ri?bTNwFxHApi&@oEgD*5K6*i-{Ajv4Cg9<)>yq9c55f&!}iA-#&}`p zeesS(Q-^z6Q<2xfE3zZNhl4Tz2Mpv84E;4cI>2CzRj;|P2&Vt~R|kHtgEHm`&2Y9Y zzvm_i;Hkt+KP@@+X?w6NHHFTZYp$7Tv`$DERSGyZAdqY-_iVvMT2rsG2y}@`Ad*x= z*jOU-%cA@1vBgZ(di9qht`DgqCaaYZ5EH5+C?+Z-GbUDyPhv%D&J&K6*j`=i$!G%% zZ!e*a3BnBAc0iGE&m=cGfL{PrX_2_YwDGuG!>}8UWRM#ETdIyvNcuWmf7Z=U#8AUe z=~wrBd#>3o+l$+~7vpGu^upz)yBgiT9(Jy!|9wiYN}NV=^-qhD+TL*6;}pA!tf*iZ zTvN@B5{LvM_&fp*$(e}5-Vx6zp$N=AFmHQ3!P2d=?_ zAOQk^RMR2v`wGa3Rs2R|Y8=gKKF^3GAt->LLT;dh5D*~=1J1-DDeYUnnCCWa`$>^6 z0_M`5DS}3>X7t7o5D|l}0m+d}U?A~4DES_P7*Q{B?xrITOY#_ztRn4d%ugf&bU-kL z{7@1kDIK%t=K%qoIM6#CQUfRE*?i&i`tNXnbHTYGOZI%TZ?8or(J+;VK|)I21FBbaXgv25Wz+#J_9@; zV`oncY}|GvW{-T*p(mDO7t}T3LNod9Sl+q8&udDrQ`Eq!+5eL`s2^+KhOqxE`vkBkYOKZxw_YWAzQ>&zyf=jC)h{`;YKi@cgo`c z2*p8Nd|#eLgUCY`^503yL<47!_seob=S1&@;X{a^i23(*X7WC}8j3OmNZ+ ze;-elgGpa@eCM`EEYbIJFr-4bz>w~QKm-sN1QQ#0faJr^k^qki^o?nskR9c-7XFJQ z8e=cV`gvSe=|dd>$Akfd3os=Fb{QBhODCzxJIwu&eRbC0xkY1U_nx}BDfAb(O_QP-gI`SjuDBx@A9VbH03+aXf=o@W&20Tnb#PEy&ovywQ zwZNt7TO0QAFuTU8XcmI7Gw)U1TO<^koYi(=TnF!f;JyxLkCbD)P$I((u#6q5JhGpzs!0vbR`8F(D2J zSv{KJDR@+b0Rr^GdUDgx_5JK`{cT@Es){dzN*Nky)` zY0-9krbgnd1z{Z06p%>90$w5zbdD(W_YCy}PA1f!NsIXMHAN6-01?7*`??;XPyhl7 z`#_wJjBg8vWr4JxWSA2`%(aM*sWNP>tV$|VGbR_^Qyole<;bE!3Svc-q?TYrE-FfE z&aXxSqM7smwYA@v)hhXKrh*u`7>$ZbTelN;*%(xQeIlYXDe|s$;kTxSn5lBdGmnKr4MI;6bD_Y zzow)9^-$>yu<5_6$EVh80DOCDhTob(1=g)!znf#^N$_U>^1WiZXBi~zP`UyM=cXfSORF$l)5W5C`|EiDLf+EqH5F{x+Pg=5 zo{0UUuqXNF%m3#?>E!~Sfc6j&0{{d7Gh{#{003WPKGoI&P1?8v-4k~6A{T+NDI}4Q zTmV(Ku~cqu2JXO9yuq~|Na;mA^?#Yu%ZJ11^}(U&hX*`F!$5&!Lnkvo(^QJBAdqHtWVu& zmAm>Xj?CdxnxblTx;`EEaf*vj*=DOwr7Yr0>Wj^oM(Tge{X4V{j0WULF_Pp1Ly0*g zYy;1pbaaB5%ZWG-dqy@qZeD7D8&}yXH5#lgGt&4xcill+&7*)n`qYmGPSefhOIDF1 z>dsT9o^R97L_e9$vZ-nSJ0PYl&KmW{PAS6=zs!Wq+zFpK0Mo5OPbm8E0}7 zu9lrlY%(3m;J;rJX>TsFGvl6aV}Esf*LFKsoSE#TQ?qx&Y$z|)L18#QSvPAjYzED# zc5ZZ%jc>P?gMM*qq{g?a!%;0)i(t*Oo{qJl;R6LN$fCaIh|~Z2M*q%XtkK!G zead_M=ZUMelNZ3W5R!e>cfh55y|_@bn4`8aFg@|7YdYDS zE!FMZP-QsZnx)z)8@T;o)>vvcpgr)OH^`rL4+$-N1&653oUM*Qtd-W3KSc9cRMp)_ z!X~nYzP+b^?}C4I>JMp+NUnrIwPER5i>>~R!TzmNr~9y&Y?^s2EtBtFZ7@69s|EgV z64g?3MU5!TRchb$FZ;72r_3DDNi(nOd-zwC{*=d;-Y;KA=Kroby9y8B-1xtfcYytl zV8Kwswc53uI*(aLwfF}=;B5w*+jP)g!@0L_f78BBOBoyBHsAOl{d+kzbxUp^b3u(X zMKtIB-T2P`UD-LOEvj|Vjt~gZ8v1b36xq%}OaH@5MV;^Vqe?OX7p!|AZVZqADs4d>kc?!R2xtj*op{ZeKMbC;uuCKptDMEUdq6G(OSsWM&KT>mg zJ-64a;#PDAA(SMUc^I=q{y}IHG|lZ9rTRn8zD_ovMei7YE`pdeq-nNQtB>%0E_&0*xu;=fO56=L2>srk-lvw|Gj8Ue*V(0#)k)Mw`DmDe+RaLN z8INb;Mu2StR%tbjAV*ZyTK(etF4)^p*hH9rSw~pM8(r*<>%jI=BMZM-w1#ch|3LOtu^Hfbb&=G$<_5{EPCX`)96)onoann(idhaLhFFx z3SHir+I4eV;+OcYIDWH$Q}leZe7}13@*SxCMX}G0iQ1B085A>UxZFOzbx5>5F6E;PNfyBGOA_BI}H*9gq zL4h`4%lS5$orz-I$L&O39cmS==_SKmj&@9WyCEiek3A7_)o~F|&hb#S@Zxg&%yLpY zQ?m>PrS4Rg3i%a$dMb{Fi+jOFcNMx;e;6qBusDP{_REvyt@ot z?NdN78y4;VNAb?oo8D@Iz3vuv7oCr6LSsJ{@5J#=F)!___>A3M>VkLD4X3%n z3LQXvnz^Wd65#$WLYJqVls#=dD0F!h%7M9QO>c{9p{lvC%ZmL%Qr&gz-xAOsO@ei8 zCG%Ycy|kEx+NIEwhO2~I^h!Np|DI@*F;qlfB3c8B!ZSv^d?l_`-0IaBbb_gP>x zCqSqgrN+A0*u@cAAL^iey0xLc-u=lq^_BtO0q=4C>j#l(kw8t;H4|%Cn&}<{hE<`> ziSMD~4qv{{aCgX$V}_y36Z76&yk?%D%b{gb9oY@odaI6>if)vV5#_TCcLaI|H`I00 zbA2;s9YfDB9|YcP(brX)!0&)U3X(AGWTySwqO1j?RT5g9$YBlKejoIlNzQl#kVMi~ zxO&eA{12nFpa*jGI+#uDKqY46&^FIR_IRd>?|r%{S-^m#x>Q~0 z)4w)Mx$9Wy*KOE)lv#A$485jaqHKv%%`@C^n-gvhW|xmM>{r0dT_P@rQNkCS{&*R% zvS2rqN|tN*Q7)|}@;LzJFUtgGK--sni)&-6pq$RkGumG#E_SOL(qShcau=~nK3Ljy*)y9Gya8&b(sBcu zahXoLUeoOAd=(3QK?L+y{BwJFkGP~S=un0m&Ig%hA?JV3N3dEDnrKN`X&8DY#ut0x z$aGr#FRzyAq@L1-Xjw<2hLGsv`y};WAi{xVg>^SVPp}+6Uu^=SV17dva~+aa4c9MG z*D*O$pPE+m%#Yc3pFDG#z7glcNnD`$VqLCK{Wbpq1)RswT=V{6sRSYT87SLa;+(Pp zHt=+1FAW1P^Ub=zE*bbNKq*!a`H!(uIoIubxwlYGyLhhoBi#cf&o>SnCc|2$$}>Kh zH#`i}HeLp5kRQ+mXXKG$=Inl-x1mQbl0VOY2bA5RY-|P8u>8UqO3_D}qi(1a6P;y^A z3naI&rFos9%AU~APR}aMfTAYs9aw*b{~|O`Fe+9L3se|70u6BJ*{G4iN%G5N(6PV~ zk6ny(;DH-9hmR?yxP?;3*S!Q9-7{CaaP?1Tl4KcgQ)dts2ZDsw?xiz0$&uB1Zd6 z!aP;qIjv|C<`vZy`deOU;m2ts`OU*_PQ%N0A9hmwNV!jwLvM+|xHUHPt`sDagVx>9 zye5YpN=YW$p1W^hma9(2Mx&n_O4AkgW4%uWt&EIDRVKA#E3WiP6*qRM zJ+_@+lVZ!k?y=;M6Y#3gzAnSSb|+z1+TG<&3O)U{)6Q@EELki)p}n9q$}UCPHY$9T zPt7M)-)nq9Jc+u7+s1z-)ACOuu2jISJ&C$>z_&e#uJCj4pkk+Gagj~?gR_b&!l{(#wr4Bb^sYA_J>d-S*I&_Sc4&7~~tHf>4jAm{o zQirm&EvXJNywc8Cc&s6{cG%*Tb;iYG>WquW9a3qBEM8V;SUjxGwRqSem3GGBV|9$h z$NEx>haFz&y)9>4Jl4-xc&wkX@mT6@KI7uCea6LO`izUm^%)kA>oY7KR%lo}tkAJ| zSfOq4R;XJ%!np{Ls^yllQyoV$ylzf$ylzfP+KQ$Tuqa)Tw9Z|Tw9>FPTIMeCS$p_CS$p_CS$p_ zCS$p_CS$p_CS$p_CS&fk2p9bsg)fZBs9|bN7w#AcOPzPP)ONzV2DVivdZgdBQGfW@ z@nF2vPTI87NBUK;^uc~Tf<>j&A4ex9%|2J@=5d!}Wa_75dnyC$vZ&9V@7_O>Xr%wS z`sihAM%cS^-wqvugssV#l>WfN7%$_f7^^v-tQ22OTk7q1ZY#KVHX{}N*oROh^#2^|}9iwzHu2wf<7_6X0pX zx9Dm8xSA?`Q2(nw@8;`|mJitzVFoD6s+M(&~^xYmPyXM)0QQr|3KB zR3@4^=@~J0Sd?TJly@bT#T*Jpf_ozQpL~VAG7?(3rcv~mY7~v3BH&8wz&Q+E_K{&i z^^6}!=i17U7l7?z9U1Xj=|p(wV*93rfDgrFr4%XL+se7>=tof)0Y&?E7mrvJhn^J2 z-cpW-sVI%TuJjH#^TQ52{eYlEqc`>;VZw% z4=CbRU}=ea4BnL30CW5H2#-M1D(tz6Rn5~Z${JBQ?UiPP93?LBY~scW2cVi^A4TC5 z^}x?%xK#dhv!A>J@2V01&dWUMdEB3e$l4rEfH=r5Fkj1LF3src*%u=L3nV78^yJiY zA(0B8z;}(ya0XM++@2P?fpajS+{ART{hP#vaeB zb&Y@k7kHX_o)*YS*a69Ua6Ae-G9QmLnO3T!x|Dwot*OjaIX_(>>cnTF2b70lTxcFx z(!=v$>;Mfqy93#b2b^JHjOt=q15fC%Q9)NhtWeZ@*zPEi2NIiMTI3Qq_kj1Q^lA%~ zumhB^0}Q3HL4MR{n|I)_Xk2s`En45T+&@?>S%lyp?$c4r5 zS6}e-i|0K1eNxbpx7 zJFVx-1VF{%_DUw$H|?JY|KybF_SQCLA8l!FZ&Nf(0Jpe&D%NTUeX0U)6@-_EtBr*p zm9{ppf5V3#*$djxC^xy)B7|v0(CarZZ!>&9;VuMlup*)LdRVV6E7p=vq7W+zQ4gmT zt&f0V4_(lx3_G*}uHz}Z14p{mAju;SS9z$CtdbKyg_3w@sKe(J+NRkg zUp-8$89pt69c=P%?{bx%)$E!fk0|w`O?{vM7hpVYG`YhL`UhsF*nf{I^`_rWm%<^u z!Kvg`T!^M};M}K1JsG%4e#64vucvpDfh{zPO>3V9G&F+>q3G9>=jyt_erjV)RhQ>~ zODc=ZeBdXPHH-dnlwe74CUWy_6thZocs`W_d*$~46Yo@Ia}@mY;=x_Y;5g4o6}aDL zy>`1Lb$_chY9`&&rcgh%t$G|Rz#Sh|D#+lERPcS~G2(=|>(cL|w$Ac<#$D#-pQJ8Z z;Gt%o^WK+4GUOZaQpGq0q`}9}3lf5p+VBh62(Nm#k4t@^E63$d1GZOF{jyxsv#p1o zbt51X_Iy=WGB407(q8FiB>dT&iV6!>!i_}VQ2Eh41~BSF6r#xP)^H-4{U)nO^FgMy z50II2|FW%U728TkWQt-WKgKA*B&Wg8{~JWrK{zHlG%U>D5aL7#igj!W9J_pBgKSC! zT>v44L8}$T76n`Eb3Ws9Q*=P-&EMABla87*^Wgul zpfVlyp_i$VycN+a3}Qq7nU_cvZgb$tqLGcWY@V8mf7xAplygRL z%NIJ0r*PLwmaM7qYEe$a?-~)diB#;4?OoFC)=3r~NEM2SL$pGC)d{*8@TTO$4Y^r9 z(95|`4yuNL15hY$SS}}MQLl?)F^Ocv#_r~d6E$Ym$k8%&v-Qt%G! zRTz(<1C-gRSbMRCj=2n>F|nB%*a${Zn#H)EH|hFJavc94o%zo7=-4~!*FVoz z&7yO@2=rBONFxluGMwNo^pN!F7QC0&D1Xy6tS~LzBLy-p_6(M0Rgmf<7{E-;H$T05 z4B!pe&FT`o@jU-V(i;E&la&>j_Gst%PR&C9{#5t+WZcX-5!Sm3a!YtG#i>(TG_qB#DwM&}p}n*UwW8fpziex; zQCt|lVjp*f4;j7D{i_$X^??Z`mLwcuGiA<~Fo67aA50Pb}Eh}R&sew=Uo$Or&Q!!9{l zP2au!Kj?$y5qTWxn<828bRiw2i2yUW^z+^m?r-#V0B89{FA4H)A4PH2Q$v@)CLkpw zUwoWOg*waM-%x(m+X-LYbTj+s!@@fbaf|E%)vFDGEBRdO#DrLeuOUr>>CE)3;fpTf zvvMNSKw^^+d#;Au9W1MH{7h*lqup2WF#lQL@QRm+Yodup@@TrijTH$P8hi=2z-+}X zHeDEPZ!O+%xqnX0ME;*W)8!ISK!X&zgo-a=Im+Wn$KH5tufe@3$Huj&h`-XzdfMxI z^yTe;ovH3wRID2#Fd^+{CQeNRRo6RlDL<6wxDSZwwJA&mTW_+k3?R?CDHMMnne!rXB+Ax`6!`_&a1?;V#~h z(8Ksg`>z|$ytG#l;M~HK5hD`<@~WXiNDFht&M!V~45Y#7C8wI_fU!_6kfuVW1)8D} zpq|al^v-GDLrXnL|3qF?jYDL_UO;)`JRk5NvGs*e@^$-QImk;DzTii!c7b3v05mY{ zN_;u_ULhbRj2nhZPbd`4wnxSb((Wh+p$izJ9b5+MZj^>;5?v9&O6&9KoED=eO_a@5U2c;tw2zvxJ4`z3hRw0?k;Rif#yjC{zQ@Y2^TP$2FxKUl7@484ziNU20uEQ`-*fAqc=YPMSzOG@A znoCjjm=McogAEFC&-byBa`N^Ld`oWQKTqD=8J%K3A8;S z1R2w-`-sywYD=+=l{ZXMsQ&eV{8ibwqZncTE&M`-<#vCPY+sH3=CVW9zK zEZob*umff6*p>o;e_5iCj6FFsG>uFfg^57*qHT0xK-*&M0Xl6FEMaF)cDaQtgu8{L zDMa_WC6?Eg^l`%Qx&Zwb^OaurPmyaTbc+G^K7z;XWY)HP)2x>uv7i)F}^JBN>2(8q;v_Fha=mN!L zwk=Vy!&icjdu{z2@#dQ{$RmHF#*pm{1r@@ctW2v=BL+8@%Mrs7WyOWKg<@z4Apx&2 zpv{b2tX=@bf4hFA;Aj?hKpKY~(x~h}i!eAj3Nl7*Z~ZKdtP4CsaAF~Ne`=)BV}3Fm`QK}|eTZ1dIv9XoOgffXZZXv z>kUY@o!zl9>eBYDyua_Jmi{ZaOg!)IqaqQba}Zy3LwLqf9{>bv1vu0;e2s&zuh*;N ziOYILaeS#L6HPR(M1k?L61?~9&6Y(82_*AGg^jrk208Hi3_@|f%vm~VB_{k80P_L6 z^wE)L1Eyuu;TW+kxTU=%sO!?uP|%4>&qN802jq1D2<*mbbd(9)qLq=j)}**ltV0)8$vcx!Sr2rQBxuU4VLj1} z1~d)|v+*s`)`5#kTE)klLMN8?i-=H3geb;GT22&lh@-Vc4^MI`qkrOgc(dYs|UBV7x ztjs|tY>b0lDAJ4ysDpEp@Q+b5o_OZn)fA1^H$WhM7j0Aqc9WQnLse**czI@_jl`yW zvP_C(omu1s!@F?)4?{NnqCZx+^t|?*o1UDbqYZ}%l;{FLTsxq%3axv0cPTJk@qnW@ zVrN~cx~QSWua2$UAx-CRXe^Dt3;QZpu|6NTamZb=5j${wbx8a5h(FmZ-F+?rr`hYn4By{qszOS&&jR@iQrSHtigy1cB0e9FD84?D zR;GR1Gt&8n(i*KESfQ8h^=04B|9G>}xGeTPOb7?7L=5qyUqKXIV3dtF8W+S8(YSiz z|0DYZFpv_A7eVrY2Htg37J#=9^B!G5Zf=%#?GklQVc$funPFeEKl%Q$;9&w%_#&Hv z@At!BSULuLVuj-+NJ|NT<0OmLl4ucxf}s50knVddBLErbF21nmLQW0T7mHmJM70hPvgpdKch?{1`wRoMoTOae-FRO+kuLNas) zo@O6OW;-SReI5S*7#Sj>834G01BXTEtdLHJ^nI|_44K@un%*dvB(E7#HFtXe7s|~& zHb}PY(9&a#QPR6QPzlK)y}bYfVG`CV2fji_Rx8KnNDM0JD&+v_L4{SXa#f+8g9fT0 zj&guBS|tDThKj#H$^Za}W{hSE0N=r0ced{J$*;F0S$FHrX6=@4>zmB1)0>;-u>@kq zJ>Ur-m>^hy1fUUsmy1CId;xxk`555{KX1T4z&6zX0Lh3N%}EsqwR!V_1}KK)rJOR+ z)J3_pkkdS)dO~WUJ=?9H*N#Lud$QFu37l(&ueiwCa=)gGx?G^;{4NckU;N1<%f!4w z)+_18k2eihVF)9*n;0jx_VE?sQoFoto?;QQrjw-4T(C149$qyFNiv_%7cA)`gtDfl zq64-j~t(LFb-lskQU^Rw7(4h2}cF--wtIL*mXenYeWBfKN2tpZ zvc+7%EDn@WZv^GJOIg}3c`u{?G2}(r=>vG7I5z8^zF9>{Rp5V@$#eXa^!Dtx>itCZ z%$iNv=8K?Gdu!meOFG+Nnl+q&n~N^85E{KcCdhn9RN17d_+jjiPUQrUl`h)K0*{sM zR=6ZY4`w2Z!?Ha8q@zO+vY?qq(^zY;h}tUQ*Ip5i6&!D+h^T5Bt{yt%s1QZ6Su0*^ zTha%!(;?3FOlqpO&Y@d!xZVhJ6|kQgv`HhXo_j_EW({|roJf0SN4yQJP+(iL1|*M& zEK8whFi;oqe#Nhuq&d?7{dERbn;+G6+qs5dEbNKd>oybxwAD~K2juk>8)cc~;#mY* zvjK6%z2Z;S=3+*ykh#PulJ6@9upB|Sh5i?^O4{u2m9=X*3fme5(ye^|kWOTd;xVrg~F2H|dZ ze=BW*nD{Ju?}+bRc~Gf+2!Hq>-r}ga68Q>JXS~m22a$MqY`F*sp3EdMG&L={kmNcO zb8mMv(l_6YR+}1EbDUaO@Rsw!h;SR{;00}7#^9@M9tYafR&O)NtfrD05-)2H|Aw;D zR9ov7f8i;=+ucft(5~1y-k<}-Nq7h(nj)B+J7JIc4^L7~p zX^z~$G>DOv_0P*_X6a}0XPnd4;|zM-&aA)Mt}wT$O3a0-Dsx?|2GL5ni&cM1OMnhc0sz;x2;Wwdt2`J7Z0GT4l60=T8?{|CG)LWNoj(diCTXiMPcgvpA&K!OC z#ByCR3+I_=C_*P>$RMo^&8j<6&jnBO(0BWL=!R<}6}oNsjqRgrj{bDeT2m{W8*&>Z zMb;GYcTYI~!Q|X*oSO@recmBwNA5gYsk`~oD4HS0e|HVHBdZtxZG|{n8zkACf4?0V`dNe;%-;XPYu{+F zt}MI#rpr%8d!8LFgCDZ* z<_xm>_V?{wN_{^(NB`FJU{tuC8i?oN|K>A(sSlOK0qB+kR3;_U#`bxL^tyH=A&;{r zRHl>cz&cEyZc?T`bs~7qSPp|rie) z7A;QA0=cc!36$vBpN&^>QY+=_!iy{3>OAaea9KsgQV$N z{(p`&e@X;Ci=?u6{MOtGN1li0W0$-bWY;5AwOzO=d|M=yHJ~R)N(9~Z-?#kgABa${ z2PZ_>*0R?+_R49MJRAi98L*2Dv&pOxbSu59#12>O(qnY+(<=|6k*vb1;ZM<;dddS{ zezUNMeJHw{k&w6CF<2Cq8@7X;f4=mbWyaeR? z1;h)oDWWgM%Lv)kBCjmAoUQ07EnD@!!DL~JGO`$>z5O`1YMrA&yP$a^``06PN$dD} zMmED;LcjCNof%i(Irg&Ar$WIx#5xRBYPG1P7JFqy^j2PhGCXLWZX!UnWDy<(rBsXa zvUWFHaFV;8PV1qbJHW{p6fo$p>y3f4R;i7!5E3#&cC`37>jc+q;94(QstX&c*cA4p zii@fi-UY`0QpnB}Wo0=7dT@_zqz;i)U+p8gsZxR^+;Z-*cTgl}Rr0 z4;M&Uc8M6kVO|#0c!W88Q>7|H&9~V&St8D>k2WLH@4N9_*g@E2`<2r>H`4#;JnnoP zp2o*zO^!r(>yF}RfpG|tdMj4nHX+%|;NS7B6rbBWbUwbMJD%p*_FrD@oO&zLH_k~| z{kpk76fj%^hjQ2oUK#VzOkiZS?1Ga^gl0{-`V1?o z_OO;J$4;q-Hh@zRCrQvexUVK`8)XG?JAdCxX|xORvX3Nx2eP-4v2#Er#}V@m6MifS zQF#`lqrP{b3`fgcPx}`l+Bbv7d#i>+Ku5IUgqN@F6NkFhfDYS6LIe z3Y8eT@v4t@!x7?kcM{d;7D3=dQu^WYye?mEG%mC3?)ZO)8ruV^UzI&aywn%Bk2WO_ zR`Z#~X_l5fQUSD()tCJt6j0kzy_S8D@+>uWjJ5B3auS zVqF#319gNcaNo})f8!E<1A&L1+ZwSiE1fWL+ns>84giXj;BeN_FO1k!wGnHolChPl z7*ekU+XqOP3cZ)SxyUvpL|LL56UE5Ld)T`DNBgY5p7^ zRXUvBD69tL$MELb+3cA5dD%G`$}0N8Q6JP;i5%(bg!``SDB#fV7J9`e{{M`r%g&gP zw``Y5A`wcVVJjlf*OrJUY#amCD+CUh#oX7o%34(^1$&9bwg*KX z-PJ&iS5E4i<@o#G;pDPLD( z-zMeOEe`vvgiTn42s4}@1k9t%L^fFA61AEMk?+OK`tEDWXT_6TY42sSn(PeKhWe;~?m4!yr>gntSw9L=aUWjD_SiRy z+9rjKvnfcoM6^74)tZ4b4MfZI)GBKeY|&EjssUT5=r)UHw-h6)nnjmX8{{gVYjB0< zDLpFN%iqAf%t-ZgYbtB*VUFZ^0=1tE;D4@T)=k`s5mpk+9d|B?l?z?c6PBv<>EUYb z)9NR~eZ+z<2aQy!YUHP*Cjuy-C^9P%skw*Qu~n2nFof}EXt;j zMbn^bLkN+8mHA%sXBwP8t{5md2obWz8XQ9Ybx{nAMg=N?jN~S+HfvxxD(q!Cs>(@8 zD#C@Byi89O)g=X@YUiImrla}uC7h}FWKsU0Z@&G|pZ!mIA7hPDdE<|Q!hXfPtYY#Ov07eU#mOuky{}?XRa300ii#msCw@xZG2Y2MkYeo?rD0yd z&Jrh(P!ZQ0zz)W2Jh&NzWmUf^kz7)QRQrPQewr8|6|JiIg}4e8TyJUvmiB6b*Z>b5U2o2h+QTU@dFhw z#gVj?KW0e!2=5Kj_iA)l_C?r@mo+h7UQouoEE#LEg0}K)FxF<++*P~6 zRKhM@s#zDSP@<8l+F9{Zj(bBmKtjkKh&KS2g$-1AjaX=ebjLUL_%f(`0 z7NfN)7D}vG>6NavROpHuSK_J!y4Z6n!Q=cHHv(Ir=pqQLfpM>HEd8*1@eV^h{KIH+ z8XQICQPOA9K)X)z*IbT$vw~8bS0 zggN93gOG|s1PCiAwdtAw zm+?Y6MYj2j|N3=mECgJ!SGzbUPL+sV2@$f}_|1Cpi|jeQ$kiW&Qxx`6FCYs4<~fg5&j5sRhO^LV(T7~QJ5 z!%}x8?(B22T{fz1=T2PHx8aD03+y4ix~E!Q(1~6JPUzLRl%ugNw~&ZQ^rQz#QS=OQ zK*K#GIa8iK+aN=xF1S%8q?Km#E0Gh+;22_JE)H%+mL-l=5cG<;)$yKP0*PLiM($Px zGo!q3yt#m^N%X0k7C5z=7#g*1U}L?FUz+3>L89iYTs(EN)QjixBQfQs>B=Fyb;dMb ztV@WX#^+&)EhuA$VOg5wdECRiEQhsOyG(gH?er(eSU!>aTq81G4-&H+ug+p9{W4Gh zu7s#!*7{@e!=);4(v<0^ILZm3cSDMqZ-xgePtVwv&)Z$|#Pq-acsiv=*NjUvdt8|P z*bA*OF_T>L&A5C^O5a)OOZ)|+)@jkftU+5lYNQlYx0)C{uO`IQW$MB;dOVdC#>CRv zO=OX}C3lV_{U~~&{60BFGL8{eJGMD&=LL zT+;tVcXm<>E6G+X#Rjohk!6?gNykcC72{wz0t0sl-a_Po92Z)?(m{0GVN1Ze$91fQ@`z433h@A-wyLXv9Q40TIc zJ>W5!3zy}lzly;EhzHc=&t>Ehv@^*#u7q3zS(kzvAnIOC^%^~L)sFHyv#QQ@+t0T0 z58@ygr!SD=cDfnJR*aFsQNJ?$n%OE(RCY7vEMH-UdmMW5PH^mmi24Rpu75ydO&t12Ft zSOGdJR7;YU_XkKqE9P8t4s-26oXd?PeCGpQoCB9{73ph<*{H0PukgWKIfGt|RD+Nd zJTbhRdu77;gVXG=d0shs0Kd91?M%$i^1He=ZR%^^h_}Gsm=IFqw`L?2b)!`Z@g+b2 z_*o9hUAu?2Ri$*-%Fxz{$*`GdIf3~88_$1ZnJs5-K}0I2k*}ktwp;Ywz#rip38$!g zXS1@iv^}&Y2kq%(4z3474Qo)m4!n_B-ALliHO=c(7MIMtC~L;zRP?89|@}i)3|LP_| zTOUcadj^M#VP#EQP0-W!B6vrm#brp?FMsa4vH&nG=IjBCCH=ZSo%j-;AvpyUmy*gj zO=Az$H}gNYA(+3>A9|(^Z0uu_V@qE0*}ibSZ$N1JuYrXDS*px*fbdS{K2P^GesEXJ zf%bqzXP-(`wC{Az)*?x31oIouf}fe{AEc^#9n&udKcKk{UbTjK?VFBe z>-Sf4Tx|$e*Wqpo!GC0p{1R03Ca|xcF*eaIv3Gl`I}4WsC=;QLS%|SA-o_D=Ocs8+ zeo1k+UajhaV&Hn^{jlnnZv!JnNLt{W99;bG>ghT_S z&dk{)5!R%7Vs4WnYgJ}7EjpF%GF@EoOWViAi+aILb=F((Xc&nxSJ&+o8v$~VozENx z*k;u!jVU&0L$kNQg0=PyYT?FX?G(vWByiRXHOret0*l8SpPrWs3UWOM zSeQM@{cTu>;Kwy@11)~YGHVPTOog+gby!!L4)x0FXqk6_WVHdm5)W(+7NwH{xR3Aa1q*H&uh2qn+ ztdiUaX}I6Bn~|pBG+#r-BcBTfo?@M&<#KdHFcZV3c1?f4raOn?n0V^y5;2$Of8Tom zqZxC5y18J?0RwT@*bg4t9WgVxx+4z0d(x2cQSw0Xt=H?@TKJSH-Yt2-}T0C*Q*>|k?7BD{;2H$JJTA&2V*#9|P?*%GNB zI<`5X0E@MHIPa+^my+TC_#dr-HWh{%HWq?wGIc6F_iIq7gVVuMS+ei|^5FYPxd!WW zOS%QRu$Z+9eakNmeu!^gr)F3i05yXkIr_lAWx||&-Zxw&f|?YW$_?=GPHLlqJh6)c z-1s{UkcFJ28D3)Pqs=Ndw9h#ZK~0NIW!wz{{O@0ZH@zK^Y}=#7O&}m`kb!fD$VYhG z=pVg~A~5+4Kl`N+6Gd$j1;h+=%SwNTqQ4 z)_dcCjVU=uP$4#-LrCgLH$mL65KhmTp84Z?7NrO3iwj>NO1I1-Y95-V2kL8xKsyo1 zi)Bp;OWI8Vk`(DQ|19i#%Q%(VSzgrw9FOP06@fdK5(9-MrUCV;uV;XQ~Ib?_j*3JmQ{)u`SEcowvfae>EW>!&*HX-aVk2 zS)C-AMTe=&D`<{$Wi{VJ1T`Thm1MfhH5N%GlBBOGnW?O*HHpU%>@_JSm51#j5rB+H z^?G>q0No~Awk@OjI5fu9WdCi9Mj}qmN)Mv z_t;C2Re%#fIq}W{1CGQ0W6;^1k?k(p8gvu3^AxRh}N7Gw`m|QvkVBT z2O3iCKu}5dU|JL^Yxif*W{Y)IGlK-jZhtLBKX^TlZuN7v5sxU15y7{E{^NAHBGwVX#mg4Z`iI(rk-(ip z^+@zpqZ_>f?XC_)hEUTbKuo}>#Rr5iD^?DVM+ZJTD?3B2--gGa)}iOE7Zlu$$2lqV zJxh4`Js_)FJ&sYlPWWH2BFuBF2i9sXSmPisj_17xB10{b(YM@SjE||}8PsM(p4)}j z33;ur@qC!T`Pi z3_z4x<>~?8t^q-?%I455uVNT*q@>s>A$RlJfddcvmE{$=V;s8KDtY+xVB83H`iO~Q z5r6WCrXT{-dhBGGB+CHkLj2E?&|2f0Xp$yEMSfcLkhU;t@ko&K^SQC5JZ;*m0G zCow|l!gs(*(^vrf|J@3;|2)OFk{g?AIKcA9CdynWjF2+-J@4u61_Rtam@o%la#(a0 zz^DydAXW!3UbF(01t{#GOVXDQ6M&N-`%Eazx(%jOUR9%!1G}>a%6%gk*Z__fEt#@= z7-Zl-OCWxY(rwusp^pM3^ z1Wxe8!Fr%rlxtG@F%cO7Zjuz_fc~_Ac9voU#Z|dOZ+LQmCVq}o6jp+k z$7?byDn|@Eh-6Xm@G`ixDO0kIS(mlk;W+5aqXwhZC$6Iq=mfAmjpFB>yF$XyC8 zS2=>yaw5O~LmZfmQM&tNS#ydXdet__{w**F*+wZQzC_)qD?w&NN}KO6qkd?^850>f z$4(=3L?sLd0`U#fJS>RB@_8Hn({!W#uzqnoMcG4i7*y7F`a@}dWH7zR^EDyen9Si& zea&v2?IUp@k(!EV1RCc)946*0RvT8 zt6)(oVmg6j45qMN)i3xD=eH9$X@wrK{a|=-Uc`&Iy}`t?lvz`tlbAWt!|!SWCxJ}3 zi0ziWsUBhZ%%W>_FTQ?lv!PkV*^Tud<^kA(qznuNSt5y$3XI0(kf9wiAQ(m;;shiC zminL*(epNR?K-?Le3MZLs8PslyEfY{R(tad|5Qp&aTU z2SmfC(sFSr1|@FNMHS&Eme6<(We8dzjX33!ksUb#O;hz1#3Tdd4Gb0i!M@TO&3gH@ zl=mm&rnP_n$TTQYLWk@gQBwkvD%Z>q7U^e8KooGrMQ5>9<85w zXP|J-wA=~%*WXjgE9u{|XP5)HtbPCv>SSJI#xe(d33B;)v_OU^dvmR32RQ&Bm@i}d zah{-57*y6Dqih+mW-Z-Pe=`O_!NvwCbiXlxtR}?;vqnTo_*x8tYVMiSc~YQUP2*!m zF>pNNOJlkwwM-mzJzetYN{Jez;pAx{25P2;NM~SK4w_mDBO+;YlG*nk+X=Qmh=0st zOyP+VYZ<3mWLsn4$*FzL4CgxNyVvnNJNdF`Gf}lM@}6AhI>!yyT-CClw7l=+V&B=t z-~SR%c}?Oh#fJg1MhkT!Vu8Qp%XDElE8gP1&`2kf2_!;A4W4{B+tYV{E2e;C9DbO#F|Em zW5pm+2nNnE-N?U0}L=r>mLeta@iR=6Y zGut%e+;E~GPLk9l=nL!f;U5jFc(RD7M$P(P?{dRq$faOF4uiWjk&h8RBuB4X*7R@0 zc`c;m(VSwt@VPX;o`3I+W6QFCAtFbil{fxduaG2xe4;FN{|EUbB`Ao7L#cls1Hj9~ zZ`GFj@NM}2bo@Pj$ zEJC#?5gt)e?=Ve{gdZg}Ss;Qy!3)*Iz?ylDBrvDOu>%#)3W21672IcB8(kir0{x48 ze7@9F$}}Wm*12xC=|M_4L6V)S+tw`fEcM-{TxD*w6#2(B!sNA zoN^$9(4pn!6bE1rEB8E}m9i&hu+ZdECnaele*h2x0GT0xv%~`1Z@=r`etv6f*VguJ z?Vn|D`#DK#q}3(O=(BcUFi9Lq5~9ixavg|@+!LZ8z)^Kr1RMzABOMqd;+~O#1AG7p zCnq7r@t^Zm5l~ihOC{Z%b*jbt?1iqAUa3>R=Q8h{5!vML=!W>nFV8#&b(}e~d{45+pL~CXCfass< z+b701^t0)zWQgiCN(!0`kP?B*B1t2y5j59OJdajpjEMjCtKAxPWrk&@!eguH5&CP5 zdRK)BhCnPSl+WGTS%8Sbu8ICtG$d`=Y}FxHb!@n@)z{xm$R4rm&yb)TDa8#H=U)7D zC1}FhE{GsfxUN;l$q57U7TKRQciOPt;5X8?wqEg=%~n=jJ7)c0a+@MdI9c`fFaOMY z?&N>7xahZJxI;*>Z#KTUxLkjsb!OB^ zM~W)QBNG5>t_VkpqjYsPrvaHcB;A&Zh;w&)@DWkjmCkC?YzHsiBwR*-(ZG0d<>ZcR zp&5;dLTe$;H~CtY)%6vbx7VB?!ZMq0mjlUE1t>~9Ugylw3&@Eu_U9W_7#5e8_S>2+ zJmA__{|qfDq-xo0M$geTYsL2W*em|lu>t}eK_iy}w|?bY*YV0V=^OpU zepOeCX$qElu_k@e{g%BFP%i8g6fFX>E}+b#in@@|MO5Acm7m4ll!-KDk>EQdLP(0o zX9p|S0%^rCRw^GSqv|`lB96b%{pa?W4S_-xH4TZ;GrAg=UG(rNIY_uRc1^VNZ?h8y=i8mDB{g48X*;K01 z+=xPe%2PE3$ir9t&%#{X?`zoW>Ut`zYO-7jnV3#jgs>#jmdh4l%zLxjO8$Vw+FGaz zi$v*JpBNXj=3QI&;>FZ{wW9JXHzd4u6i_l{oQOO9l|B$n^9P1+Gp8sci&Y}&r35Og zs30r1b%P#GBK6AQ>X~h*R|db2`&WpWT~%`2(sONF+N?bu@Jv8)CIyt56kbjIK}t&m zcqs$Gf|!Z`nshwJi(~7ZpsZJWJk)?`|Gk)DrbZ=BfpFa=a&dQwGYKve3LqkIX`-+u zOkIbMpdg~?9UzCp%UyR|8c%&ceW8@t*VR=_>J%w@?^$1o+E=ETcWIgMu`&~$L1c|bRDC4_ZP+&jYE?!Y&KA+kDlH)$XOwUB%bo=x5vyx;s|{27bMe-e zB`QfCHbX`B;9#QJDb!@S68td`Z|WYGJfM7~PAQue2V=FrZN5bo=C`t0TSCy|sp7f+ zI<0-osj#CIG5qT@e9kDY40_BU`LjLfIEAD#JG3hPm;#Z$yZo2Fb}8DSS~Hzi`w=;^ z|4Txqn4i>gNky8NJF<6ICb%w5IrYB&^x3H`-;b##}_ zx-NuUrH3m--JLSW+|lNwc90$T;Y!vaP0)}j-nEdndmXZ#rO1<%vvyZK7B?0TCFyG% zC2=T{H;6~3Q#)Zd%vfiqCMIO?=W0z+kwqY6nUP5_F>(@wRux4=78M!udp;EviC~E@ ze^2Ntwkpb9OcI(fpv{~!7*i?Dk4y!KTp&AvRC~l(Vj@gdbk8Lr!pZ+c^_ZT zXCuLNX#up~QniW)^P&IP(l>Uy@sAHm#20q!#@TvK((v!0UJ;_$52)SE#AcZ2v3GHjDf&KTdg{!DR@Ik&Q63p4D=^@^~@5-C|Fk*ES zef4u07rf@XfPEXIPHN$wKH&KO4bZ0W(oLl^`Ae@~S5lw^F%*i{?0H^<%V#$Q{l2ss z1SdR?Lh<#tb7y$9WgAWdZm9_Ih^i9A*SotCxBC*>>X^@UH5!%kzZaI>jeP1$2-{dV(E9wM<+4+$Y?JQ7 zlI@O?kNU=S>Vvq7bQgB!UYQxq-ZY2^@Rs~KF239J$|+OG*M)+~aP_W#4K1eVt8kPr zzh_-7H{2yDpfA(()<1Kkl+^FLugaE6$m({yhopL%|9$aBR>O!hYJzh#a&*MW2dMc= zXb&xlBWp&tYJo#X=)NzKXR*%d6zI8T>1UZ4a+^+#o?-eq-r^)vNav=boz2+_BNRy2 z?IH(ES7n_mmh6i);bmhK=ChjowRhmQ39V2C{o7(G^G-hhAMN2L3ooJ__5KQ7H|WLM z#FPjrl4jiD#)`iZM!IY*yxcVyuU`N$^U!~6#Ym{M zAdcxukmBY#cR#`Mg>9uK@cz$pC3nC%GXehN!a*62N%)J%z($f0ClKCp4I6?3(JZWp zuwAX%p7XX&BFJS3i({5;k(dzNU$t?A@|4v|@ohy+0~oPTQrBg2K>b$+HPK$DE;zMw zrA)xwNsR8A|MEtjdaH2(&VJfQ6hq8`v8{LW^)puSC~G8khOUBtJ9E1}VXqs%Dcmil zGj%+>;ifk;f9L8VhX$c>q=L6F3jVFDtG_Is;QOIDVa!PARZ11j>&|ummS3Y`~YE3u^+de)B&xK$u)aAZMo%act7` z#~#?|;c@Cj#0r}hO)hW_c$4Nx^8L!$N3DNo_;vZ|Ka*0m1m+61lD4UPIVdxL?v-d& z$`QntYrbAerX))4B*fyEwC!cTZd;e>s4{K4?ES6C1XIO9e22iAw^TUKyQ58%8F={w zW}QVbA>zk*=(&HSm1*nzav$!d0f?a~wg&Tq94!mA9nMm8{67%~E9IGUwon5Inpwsq zU7OlV&S(nj?>WbNVc9LH+_5O-5?AGYgdgq556ipIO?FC6X;(xOH_dBl=7#>WQ_8Zi z^SBI8xo+iXX5lZgb-!cck6v~ZkKwXTAwJF&l;jGV=OmrqBBaipVRW1+=))DIXNQ)U zLeqFDU8>p6J6=-C--F)iY;>_J?7;DpD~@xQ`NBjY<$4jn) zAFR%OxtkWL*2gkm5P0M*P*<2c~~MJ9Pus z!P8C=eE0UZ7O&B(_yoVj{qD0(Af~XP{Ch2Wjc>(Pyr#1t$0?L#*{1uKDcf-w2ZR#i zuGhKSKZPUSx8J-CvF*NFYfKqU?>bv9RMEx(oY}PZ?^Vl$h^*y#on=1#=f1)Aj~{*- z4wp4`D)HpFn3<2tTZPhH=$-ht$@^geC_G)vuUgxxSe9|1oz(aTM@h?r#+p3iqLzs4eR1rNw$ zyl_lx_`n~}cgO!eClWK+DW}DX>DhT{&;Y(^>?_jE`ow`-YHEq?6t@eSD(43O$<7cs z&!$B;9}{;vFSaTQ8;8w?MH4hNVL+=+?r`1acG>82NqfFaw}U69r?V6nzmkI{Y-hdL z)pFa*c0uMbTWny|FONpAxQHz~?UBOEpbz&?FqYgj2z+8nvmz2iT1dI&m0&;|nPN_E z#2N1|jep&)lqcmi6n=T?3ah`7>#8x>GFj@cZAz8Z7jM!Wt8%S1@@Kb zBLI?nG2TW#cRJ4c-FygD#yTF!bZy%PW_ft#*q`pm!tWf{lMM6iuMrVUo(H=cGlYC} zG$(Lc+OxFw>sJM8GMe;V8}Bf9oniVr;`}n|A6e!N2BfeB*5{I#fI?Ktj)mG)2^r8`qs^?>qPA-Q~B9^ zc`35|l@(UzZ4bkT(*Y5Xe19r+@J#GI*TgrP&$dV_5y&5QBK$ zw|LFXwn#en`^+>=k7!dzQx2WSziFO+5yQMGY%2S~Z{Mvo0Xu25-5`BA?afqkFU4#V z-@3WmH~Sl~v&XMjCP^nLq3@%bj`K#tQ^`(HWSs(#e69q2P)Jl4U5@d0&QmRTNA3># zd`_nli{j{~42f|S;u6Y5G;K7~%~N9OM!FsS;5!>;I+5{vD(!u(3r!LG8r5{TX&mnZ zL{7v)J9bu#rn<#T4O?p1r2tUf|C-?(>d>U8Xe zc13PIjf&XQ%+SJV-DnC)$BW#gY3AX_EX!m3rm|X z8>Uqe=UkiiTIf>fwfDx|0c%(n`CQ%P#xB}*BGKWqS|_hrUsYe6%zjnI&SKiV@|~TN z#Zefyv+Lwrcsxs*;5xC~!>I?{SB0>0q7_ry&kL zmITJ={4b5i(>OBwT4ywmm=%pW8ISWoxH~1dFem!yvgoa|pS`AfqR}owx*WV}ogdtF%Fye{eUsO4@E_1f6U*$F@D(e2-1wP}mCl*@ z9zR)Oc^>=akEScP0#?Z6CG(rC^Y;M@5fePKyyI)NvU~Fe8L*9?qBT!OXfq{5%?U<2 z5WVvbwM&A$PP^Ye<=lEUGiaDCBG-idW?vsNHp>e-Bp&sByu-KHd^e%yMW>;fol1W^~xE)sAic8MAKkwlc_j3PhYQN9=^Tmp|%LhcNc){ckm{ zPx|AQSqP0RA06&^OmHk*>pMkijm_Hqu5oFEq0{ib?6`CD)w9EG(zy3|)^q){t}B&2 z4atGyj^kH950!{(+|^rrZKn1O*ULOR1#Z?(p=uU0)4cS`1co7L;=@GWoY z{C=&$!l&VInN4R7U&O{w*hRVI3T^N5a-GnAGa&BQ#BiK1Hl6|D^kLR0p!e;sv+$tP zDYvGp0;g|&UvdZfR=EQHY_&oK;cfW!)VlO))q&V(GmUI z<|e)3qR!ry*Qy}iF~QQZ~byLnTqi(t{K0t<~P&ZV43Yb&*~7nkoy02 zvr7-gy$oz)vGus}tGLZq<9%r}p!AMt`Cf-X*&w)6X0fz-)GUyuQ~%FM56RlpZJ0y; z3Ql9X#sZ;emsgDVj6C4vz=y5`sa7~{rTL=(;M&IP9-lG;Ep8a`%C#>ydkaCiPky>5_NbCr| zo>&^CT>v)YitJ_!U>ZUVNd`nk5HJZzqZg|Da<;148eh$R3j8|hlTHy$nJbu>u+7r4 zyVHoSP1QY&U|D>ULNsfWgs^F@tKq81OG#QdXLic?6&2!b&hs$NQUEL}K?WSSlC%K} zfee>d#CN+5o4>A}*!B31T?2d@R?f_ zLVl0+%dob(tVoclqo%Q8YUwrVSCY_SR$~RPc>6U(f^+&;uGJ`mL8f$#BUZE-FAn(m zTD-5wO_Lu4euiJ+QDZyHnyx^b1hQTe6?WwK<4Q^CpI3TGj}mE_mGn7JtX8e?J7OCv zZfaoaM-bO(O7SmIL1YRRs_Iu36j^K1)F&At1pq?xt*`zoFi`AAopG;vJ?Rbe^|&0I1jty>*P%x7 zY-w<>B{1#QxZFe(S_1|0Qkg~d2?o|Or`ACnt$avU%(ryE>%;N;S#kp0F`cdi+e~EF z8iXzg>vYV@*23UtbIcyE2@CW(T5#6^1&r0}15;t2kc~4Eo zPp~UW&%n4LK+M#bC?mtF0ze?DnnamswY(KmUj*|h{)v?*u`TnLd_7@5m0z#_^}Q1I zS2m7+y>)l@pzHU7y-w#3^y^h_L9k~`lwMR2+VR{tAZX{Odrf>PBGV$zn$T(Ch6UiwDvb!M zKO{zD&K7yMZVaduxbJA(FbCRMwox$Sk3z+rU+O~{*(vCy9RzmXaeN-!=>i9jx=RXS;djcZpatg!n}B?_Ag6A3Lzo=#Sb8uz z(d*AaUZ*%H>-^x>)8SsPe}mG_N5{w6IQJtIL-itdkuc9rd&%*WWt(EN z;3KpvDYpXiUvDbNhlj96zkzT}a{GF#ji0eOZk{$ zgTcMpRHdslKZWemb_6*6tZ1`(&$K$qXfB_iQ+8&Yep0EO2Tbcb#jD$5lCn#quxGN5d@@=d_fPv0_> z>lBgV3KTBoV+ur!0db=Adcu@k6vio1CD}5$_PBN1ib8dTH|4j5h=S`1#mt7mWOn3w zS44CSS4Jodu8@;a1;h#@vEk-7ND9N16)}FLbQ;CScoph~Bn5QJ#msKXv-csgT!~}2 za;1ggmn*|3&-zJRKJsurnk6nE9CI6VI$^LRBu&wXM7~=ikcdqer;G`4>zqbiK!a3( z>FF?TLT3|z%k|47jr{p<+EV^xjdBq(fd$H}+xd!en=RzqR2vo`L?d~K=v-+}H#}E8Ee>1`mdjDur0^&rcJ(xtyX;CIn+l9?UCjDY1C`jTPK#~As_yU|t`t3!U z@j6!~E_3b5w-shzSp7DNQ5u;lk+~vFLL!Y(VE9F4zCt2?ugIh;1~ju3j2J)H7(#Rk z62zIgEoS)qD*}J7V8bp=mPDQxEV;BxlK^`SUSA6Wc_m`Z^a&Y2m`+!SoeW%SqvOuO z$_K5z^iKO79xUumnFmOqyU0{~Vd|wQpo@vhx&*&nM}7g%ZMWUm&N3q%%_<2yi+jh-2MFjZ=Zt%M~1tw_77jj`&k%qhLA{ zI2!7J7cp5SO;|Q0%18!;?0gN11vI5%5V>a|Irw#kaG_Ft5($PYSodg(7~r`iMLQWy{J#~79>bwA^SZhE)P71pj&_eW zpfgABq+LajV>)G!!*I77sNpP1gMP$%T8`XvQcK!xgq{W^6>j)2=hz zkw~scWgB=5OlQ%qpvH>CaD}kf22iY-LGsz83qgR&Xd0dR9xy1?UDqW7YwQX?chnx# zK{Xl7x|JK|+IfZ_&FMq+NCc;ZF-)Og^twc1-(~)OuFCT0!6`x_zwfDfr|o9ABmsAU z`_yeP4kvP&fSDpmrc*0o8%k@hB#FMu+NE@^R&pd!U7?PAt^m+e1v5CGg23v&w$Rxe zX+wBV!pucTBs+|oJ+4WRyAW~e-VKtMgtG;j6?WwK=DP31x%c2{lNXWX zoiZpfDOYCvjAlcC>~;E0m;~%f@{+kCY)@GiZz4p(g>AVxPwf||m|2V+lkiRp9ZJKNscjLo zzbE7000J@qG(-SaU;qaUzU$xJyL)@<@8|%mlae>^I`Socz;AIED}i+&gw>HU8`%=m zxow-VxZ7^y8Ms`%?o5l-SmUM4yjF8jt~g68Ig-J~D~%}`PEY_cg!rishY;`+;x7bB zqzM23NC1jv0H7Oy>-+zIw`|yLx9!Px){K^HV9bzBmznE*yII-3iY!Sk8D>Q-5Jwd- zN5(*a40s?z0FMI1JStHFDdX`%)S0qn5pd!jF%J^uUiRDHR(rZVFGV?7r$4bUyj~iWnIMwZ$I24aM-AFRhBe|hAwgou%bIg&pzN1S)H=*QJnLHDmcB6;P;FUC70_>eoYYtO6Z7Scng z#=Jl}+@@0Y**LrCaf>c*`S11?9{gM%joFQt&&c`0@x}>HvWD*^#(U$w{@fLpM1@w6 z07wK4V8Svkjnba7Z$K3g8&>6M`oj9+H|HsT?wgV`s3%wB+zz^Bl}9q~_THI#(0uZB zV`H+xw6O5EHaPwpU9}q5k>`$+aU&ZnAj|%;L<3p~atd zaBYyMVG@;fvm5fm(}(c9F1()|<%7HTp@>7O60wLyT>0JL->@^Ff0280_b^@n7Y9`7Uw}jK5vq|N99y#P_A}AySpv*F^dbE`lxU{59@5#(P~kJFTYs&$`1z znjb1h0uy#_yIe*|u_di@GynjWE^17?oG};5`{#z}!t}KF_W_r_@qYtP{UK^oi+_$> zzyE2dci(hG~J1PfdN0ZCLg3S6-TkWxwqo5$FvktTVh$Z=`o z+#mq_kMKLjAVI- zDSy+yeD>~Ji~2HEdEwQ5zV)LY++W${{=B^{0qsKCIv)U|2o<{SjN;+tX11#edO~tc zXqhT>lk(H+)@#dOj@&E$d{2G0pC`#x+NLF0q!p&2a#^;M(*)9riF3tKo|XzTs4Q`O zAh;Sf=T*{xOJQcJGGRLgc3qn%^%T}N_EuJw?;F;4A$FKS4v3q|$$=}vpOy+*zC&l5 zALzZmqKdQy4)?XwXSMd=BnUY9%T#Pl`v<`kYR-98T{!xNKJQ#RC$}03`+0BBjQU*O zXHrljcW2Sax1Duoi0fYb{f0Nz)O&hqXKQm|>eYb#l8-l@arc_^oYvU6>|EEO{yMLD z)1%a+<8;H$MpJU3-~UfTLs@lN6^s1e4^Grr zo&IUF9QAx{edbIs?~H$_H&dpgOgW$3{}6b={ca8A+b$cd2 zzx$Q``U5)=y3dFcfNFJz@QVY!)%tFN;x&zb>veb5ExM+ovqMI&j-g>XrQ&$w3Do0f z&U0(zZKuY?*Z!FrbWnvg3fVYmTDHU0lXkR0Sg_%Dg0KvWm-ua7V?H<4C^!-$(x6^Rn@J%+IfZg}LVVpP>aIrQg)*>2_;rP@Gi&$vOB`xlY(EY-a+Cqp zbD?p4J$s)^ovEtBX~bs}L&jpY)3&jo{hUOwxdnCC>j*)!BK;1`1%edZo6f!wwQO5y zMz!D0EpR<-TE$4VA(B(s2yl*V(+C~a$*WFS(6&q)=UQ!QjD=JD=ooJR%obPP=O~V0 z`~K%8>h->G7P|4Y|E`{)7na|jxoyMI#+Cy=tSw37Ck1nx`nBF5ort*;Cn8gukpz8$@p3w%=V9q>)zM8{Fm>GAI6QkO?&RR`o=v9qdKf~)oagz zJ)ia8H{o=?7dF)QYp$%n{x?gQP_a8*u;ZWmZMnF{+P!I=_xQK>^V)_StUm?c@xIDj z33O_R=1QINz;D>L-SyI5|3$P{ zZ^P+*zl0xzBIP0)nHtCr+4s~V`y*izY5%bOYnB_gyig6j5`emCNz%%y z7s6Fu^|ew5ZK6&*uMNWB%07$I#5uA3BLM(xCPhy-)_D806_a|7UJ?vP`}_ilT# zu)|jO8B)HudHO>B`@5gok+(&QWNKA9vsCGR$HL#hNZNDuJ=Vgge8NwgtFRU> zM%CvNxrFl$;b!a*G=9s{;1INzWr!pmY0>~E#F&64_RJVmQ1uCFU_ej)>SC74XMPLq zK}d&4O=Tg#?u)ki==hr^3>$G}=6Do3eqPCt8{Elnx`5-|^l}oX`kXL#kZ6t{SO4PP<|k z^wX?#utQv*fPZ7@c-J&w>wHAH($TADOqJux_nfLxfObV!z?4d@yk%!!a9 zjZ2#tRUe8(uzHmpEjPl+_bvRY*RqNsx3{NW>F5j*@=@S0Nj1ndlL(X*p#mt169rdR z5}_~xiN%5LKp-m3Rc@=`_;_!HBsv)iY}z2OWj&SEQw;b4IdqD0;7VZ|*YCn$+E4xX zOW=T&Q)20;y!jaegsOM30YV`IZVaaKd|SPNbtfeCrPS&uMBAzYOVNXKsy$CYwQTTI zIP%pW+Dmzq+S6rmy63bluURO!I-|XvZBwcup0jyIzJ8najlHoON&pdd-~4vk6Dx6j zFNRWn1&=0F#|7fDVjV<=>9Eu|CjAq;lq4WqDumFtq6Jk6Z*&UO*zp2Ib|{&hJ6_Ef zqH&1Q!MlaHE_rM)QIvIs=NkhkO>tqc#M{MOu%~Si2AR-l@QkIRL<~|o9~rBs6BiKh zM;Py6a}%WaZ_oO@lgq;+ZA-hKa_m)*kV$Fcg3y$T4+Pjr14VXRI2Y{>uCI5k^IG*i z$K{I`(2AZt<4u%W*=zk5SGRoHSJnt!AM_`AwD=~rwL@}WNh=kBC|efRkGt(ZleUkx zbtqlchhuFSA3ABhf%`MrgVyT3k2p_~-HQTBE>Gu!J86vD_Q@TdR(FaU2Bce;pSP(y zwj#>;k9zr+$Hs7O>rDR&p#r@N^IbwgjAPGw+H!XNx_aX8_KPizgMPrTexF~B-vpBV z^qJCoX`t7Ix!W*_Tr~q!-3HR^Wo0ITsORl(6Y*K}AdQ;jSM5G4SL$b4%pl_bY8N?9e%ZIJ zx6hGMa@ndKPS1seMKPoZ%4$e+xkku(LnVXGF<1sgZLampBz#00q`hbaA%C$T^QGx# zV@Ky!gKR?i?c9pW%7S7s2@=v&^ro>A;Mn2ZMIc)YPdXbAI&zP` zb5nstJ6OUD$Uu&r|K)L@T?{UP<@Kw@*?!E#g0Yk}`V?1aV@_Ui*;!=5dmdBse*KK_pWLIWCr+mmY+a zF_#EMY;Mbv`VltMA0)jzMx=gdA@qt_J}4CfdT)aVPy6GPRzk6u35{ZiXq_cpQ}wPhvDW*m+Ye@3wX(|A z6*S)Q+-wfHUd3;PW)lG#?A-ic*V;#0WGEsuX@Lzp+j^%>C$0-n8(A#Q>yd3-o_!rq zH-2GjnMy&`<_;PeKF|omhqzUw8V^(Kdi#GjBVW>tAGtG_C)hh zSQbYqfQ;HPiZWv};#ryi>W^ z9a7`3b_S|gHv#E(t7BmQug=5>Bw~<@Na=n=&c9J;Afeag6GHuAg~l`vxT!G&y>B$6 zp(4PGSN3|L(5MEc#wksMax~fy2o7b%dIpMOL^ zVWk{H$>mZy>F3cVyb=aPl-Qi(K;Uy|F1;XvcECU)ADLc;gj#JeBF-4FCfN|{FYIgl zhg{WR@aT4knmwyY(LScHzB0z0utN!`A_YGhEH#K`8W65O^IRBe9SvCe zVSgkRE90R7qk|Ufs`4bT)Y7t%fSYDvU7VZLrb%hl+(jXG^k7`<&lxHYx1PhczE-mD z-5o2Eb-~=KTuKQ1*CmjRmvhi0KbJd6ZYpY$_m-+EWlk}49E!qGCE!*S zp&?flqajVfq*)RaM&m~p)B0Ukz@dnCS?)g~_YLcw3;-|S@p@IL>oUTrTGj;1N{7kH znUfj4*rj|c;Rk7DC?;d9T`i4O>72LDUBx-NmTLs0(`DLCLB3&yTfGf(Jp|aqM zRzAR2qI?6szWa7)iRL9(Le;xj=8W!@D^}b=v6Iyl{>UuvXFE`Qs!PIzaxC1dKdebE zMA%JI@w>LeL3X_aD#TdSSK?t!9W*;hLlF=7{O;{AWu2EG6iM zFzo8>zJwcabzOUav%g8^m(oc;?=~HhNT3sGUYTFz#^J&D{Gb{T=Muo+RCbx%Sq*4T z6KbrPRD$C?k5opKAF<@z`KhSgEgF~9b4OFva{U3tCE8?QHGc4IND{rA($0ms#6W4l zBN<16R^tKR$RuL`MR&BRUcvI0jn9=mLn^8HpgLr#>q2FG2I}`e;Dila72D&nX&@7Igz1}VeME@z=helB;CibNyVy!*n?7|oZU1zC5)zad>K zKxfDZA$FRee?-f7EDTi8_5)Y)ix}D@S=TV=I$%sv?vIfCox*^s-i_l*WHDNgK;vox z?2s8nKVtE_3Paa*UV9k_?siw!7k@ z6jn|#lO*J?znfnH+vpbXj}8Gp*=%-QeT(x&YOFe74UL0WZF=X{PCi~T(QLv>?1!w) zXPl9^=TS)-Y^zlnoV%kU+oX035#7_OQJ`|1X`|Sz8x!Zc?kb@(%ja{qs0h#bD-X{_ zhT8vPZYWRx?$aCMA;6^Ct#ki?q$~XmC)UW}+G*+^%?rq6Mt0>$4IVb>oSQhwd&#)0 zHdgC^FoKM8G1`RAp?K4M|zmTh0Gr-6ft`OQ2{mtHB>T{0BSq9}f7qc1G>&c5JUG2#a)w zTvz<}SSNIKbl1Lp1Aw-5CPY~o)+WZq7#0r}E)T62$x=Q-&5p;9y<;j({8ECV^*x+zly)8f8h455oQg4{JUzk;#!o{2kX2q)ptgJKO#6`=w z93x2@cz73@>nU-UR3frwyU^{59RJJ-q|4?|}uX}34eRuKJ?7g+}?o1&Ah|(jHcIAG8{6&$& zxu;W|0KrO!^dGv~y>eaD-(xz&5(Ft7M<(aWmi_LQubFRRk5YLBaibbeLEY1CP)CqT zMClPr7yb5sB}NE+xtUG0i*^@mj(Pg#g%z*cCPH`plV}iuNa+P{M0Eq$m%tthfcpbH z$w(I*y@H##cmUxN+FKsrqybeFA$S1#4m^Kh577Amix3y^0PryIxVOt)m9JEBcHvMh zk))Ik#NiIgj`V=rlRTWTj4}aQzvczG>fn5>s%4 zHVmrjqOc1?kFKm!Yr?6+oMUbtYBx4kEPRDup~Tm+Mq3mhA(kcDa%CDnWQqtWm5+2! zth^klhz0>rKO%}6AY>l_K`cPTM`$M=(gBpgKniSV8s#0Ze%zzgDb<018e)PO$pv{Y z!YDM(Lz71b!pl)m*- z6asaKll(kz(i^)Xk~xxbNB4^SLO>0fBqM}!YJappsu0UZ>75lq{D^TxKXR+M2t7_j z;$A9WfF5Low0s3MOAub}yVQ1Z^Lk97Gz7;d^1*vR>XA8xPI9@FN%}~%Qmx!S#IVpV zlx994zShiY-7=0q-1Kdv=57D4KVr;j6y71%CE8B_aR-%JbWUWP*sB+llgcPEA|eKo;E00a;a0{{R3BQ!=f003`fK9%tTER7>T z-3K<#_WQ`Vgj5o<> zgfWaaXWKLyG@hK0##D&7aZi^JpSXd6U;su)i2MLR1^`Be0IuN-ZNK;1mF?Ee?dH^* zt88IiD`~aS%ih}u%id6LS_o|gxI4iMIwZVA&;dRPk~0ECpceuI2?Tr+Xk+3}uOdLe z(kI$?19(2{zX#6u27GH7kpb@S&bMT5ZavlIZ`VE8ym3L^yS)_T9f^;e!_O{vFmK%r z`o7xkv~6zNeKrT)_sHPwAD$nZ^8@=mH~1?E%MMeZ9TLN zQWy6wNN~KcxVwV6;odjQIp2A2YX@=7GNtU3ZG7&=5ZlZ=cfpB?%Nwi94!J$z>d%Nb z_uX>vLtXQP_!9aOl-7#m)NW*Veu2*_s=87wQ720Dmv;uQ$+Lz5l?vpL?y8yLP?1zvXV{ zVVq3PpKN#lOtD1`Lx7WzMR+ta;knU3`PbHb#@nF>*({$&tI8kbZDJ z+Y_AUZ`pKt-09x7@$}LGxx~%=Uw}YUtHR`@_dwke63n?_v~sOkA1*Jyl7XR z4Y~8g_=I3z`xoc7jO}@{6O6P-Oa8gMAHY`R)+ue?;oMvPEP3gl>`}}9X;pBUAC=fXC#~dHvuGZ2UJ|L(iu~<81^DWXi{J(Fh*T8dZHi$l0Q??kVc` z%n-{4r>sV9JZ0poeQRUhx`DuBDDa_o-&(_q*xN~M^t+r2Y!fx|y1{JICO{7uBonXH zrwQ>POj}se=f?AU=jm_1w?OHmac|+@i5qwj=NzE!6ZwAL<(=Qf&TR}LZ;>~k$?wM- zxgN>5`BC;!A2e^G^S*mvTF{vBJzr-t)oI#l+1RY?_O?B{;;!6jSXg-3riH`eH*0_F zkHh!9tefRQo_Po81b~cq0ZmU162}D+-25U0=%Dbd{zUsL?mhZxNPxyXF8h(nA$!u4 zE6&P0+mnoP0_WXtK>78$?GP5eTxf}dph6j;Xc}OE4uWYAX7D9Mw@bKO8iaUq0u=wLPgxTq3) z2k*oH4pT-q%sVacFD`yAoXp>j(6>0J-}3o2)z@*QJfb-6pTWteXo&AZZ!KBSVu5c) z5}Jnl9qXN?b&qFh+qt0THf#sqkN0*fmUdu1MY$$iqzsGd#s7)+;z1k^wMHca{Dld0 zrH+^uz?0U>87U3o__RG;B}e%P7F;qu_1!w{HVckGHiBd{8fQIgicdWTV1Q#-d>t`M zwAF3ft?Xzl&(G|gf40t`3RO&o`J^oL$ga)%#85Xf45C7_OV1#nhJq+|gDC(tJ~!{; z4b)Z7(w=X_+_RQ`_Gc+VfBd;N?T#E6kXA)0-gGBwMhl`NTjw7=kDr#|r=Ya01_ouz6b_;o2m2-Au#qfBXxBG-`lH}gWIWr`6eXs}Dq=M`oy z)}3x^v_ok?L%WlW$SJQ}a=hDbHBkQ811;>bCw}kI&dkTxVb%_AoJ#9r!-X_V?-M4k z@0*cK?~HqyQflhI`F8V?E9dcv7HOG)$VrSwcki#9qQPb!dokTfGDGB?^Kh#;c4R2^ z0i?>1&Sl@lvhe?)Ce)1{-k)by+m*h5L9CuoM)nM|rFB0k*5l5Oaa?!M#gQyZzLEFeH_`>yV3+jmKySz2Rf;+ z{?;kUTCTBgtCsslnxEN=t!=@FS=wGx?1%}n44~ztI+qHK_+j2~A?rESig{vEr7<(4 z)WPmY12qD#{(@fsYQOSS-oDC0?0F^qUl)mx{XeFV zzfP78$ggONq<=JW;p^;Q>6GCtfPt8tCvS@)^v27AjG zu80GudhK7oJHt1Opy+<)-VTSc7wWe7&&s%Svg}I-Q)YbOm_Gv|gCmeibFAxndjp5{ zSaVUXgg|)8t6zu^%E$pKGn%r!y0)s&q3lv#$CGWTo}JvLGb2WQHeTySaDo*sn%;1t zmU8Dup-b(!Y}qvJcORw{c2Z+o#V?l`Ka+_a{0@agnfJ1NM-P2BJ*OOLeO6W|G$y!# zD>}D#%JYZ5SXF+Yp194b(s@0uJ&0miK0dw#4j0RIQ=1u1*(X<+{ar5`{camC zwfJ9f#kTFUe^x4tSchrM%m1RlW(tQ;ObeWmQZ&HB1)JaILF;e~&1MLJl&MbBhk6-| zq0@Ca{{PE&+0zvH&bry3Nc2&N0SqlB@JKe;>nvYPfl8t&d05KP(WIPML2+NO~yX z*Tdy7nt>q;dI-epL#=cP$Dphmohd<)ndgk<{Y?5PMIPVAYjI~|z_q*fJ)5S@)Ki2Ab1J4>B3sFt8MYkn6}~BHdEzgLn1m;_@9Cw% zw1a)_tY}3Ccqg%p=f%pHm+m!VS?9IP6l{(0@(6_bqqTXbt>aVqn6~YlWw2yAwsND% zdaRxirN%iS{^H`BQ%a5_1~|2jqtLLPLdwN-1TB;zT&6heqJlhHU-zeA#qj#(NMdFZ zQ6+$VF_VEaVkQJ-iJ1wU;V9S6Y0B^HRae+q+s{>9v8%ZJ_2tf~Rz!`h`HweDRpMrQ zwl-5!ox^2_&pE26Ax*@VEqE(KXg{^Ru@%%HT|MA;jNU>uTsRme7SX7O^F?2ntW-U% zJw~NZ)LJ6B-4;?xYb!K$ZMfl7E0O$ep%%548!sdkYmpUX6)6I;iJD75`DOK#={(&^ z2f4Ww4yv$~4kD*z4pJpc9<;BvAoptVs_VB8*zEV8O99M_=?m@3u6ZpBN=e>cb=)|K zjvFCYxwhrH5}U1ih}H)w>V3V@wf()lo)!IHYmIx_8F}I0$9saFw0uma1829(ol@G5 z&*sm~F5M{q-uy^<`5#QsCt!>C-JV6(nGh;`Olq~f<#qZMMY&zQL3o+@28wp|9dUIU zX7w!k^4XsSeCu)Xr1*^8AZj2M_OEODlVhHO^W02d?@oF1fcakM>TB;3eZ#0f*rrZ& z0791$$#eE^`W*HvZh8YW&dYt+FlhS0AMNM$Jyj0#Uc3Bn`~bA%hQ|5TI(0&2`)Vo* zIZJr82mPx5bADG-ROV;oUhx&oy;p7ADy&`b0d2_Aq_b*I|35@)Y$%On3%54RL>F{I z7A0Sh84GC)?c6;rqlvBQ*^;IV97j!YLme#oPFi`jP=%uS$3jX$T1G%AmUBtXUW0^j z=-p}#t&=jFqLYZFU55yhFZvVY8PLc{jwTec+j~hKwr4ARl@=K(uV`V&#d8Im@=6^F ziGQ|*l(A*O(#~JeVbZK^CSNsFPC3>_=pQ?m$N;%NiM0=kC3-VtMx@$7WNnK0ji)CI z9h8o>#I!ev&gk6a|AGlAERJuYw%Rk8oc<**TXdu+D74RsdC zN;q?PX0x4AWWRc*ubZb(44XQGKmj`zX-XnTdKV$zt?NUVTSf!HY&3tnitAuNuq<== z?W%h04I;TBLT4N8S+=poWBM9$6XZE5;bl7`WuqCAm`a(!a!y&cTb4`D$23VP0@@YI zx(AE}4#HU1QhF;A6&Cq57sCBLWh#Ahd~FJ0^b0bjVCM&!7C;jpBrDU^B#LAKi4L)I z{5PN@4+|cIEHF_@cP@8WtEoa)VS$6T0@vxo>J=>n-CYF;0*R@bS+KG=R*^bKhy@SI zloosL8{yynx{m`G1PLtD0C5WOYEX}FnQZqV4-mD?4qO^{c?)Vv@SmrVK9-(z! zWoYC{U$bBMX!R#Exj#=SjssCVyav3h%bpbMD*6h1$eIP4QrDvDq3Qa1bYfX#TGM3q zA?cKooy#(r9xAL55ce^CW+8(z%!(CZuC~iMar8waP6mR``}mBC&MD6E5B7$8$v<_=^U@Z$lLSaBDf58)$gsIY zv)Q#Gz^DjVtW5f5T25BnaR!%INU1%n)>QNK7P!b1aXbQK(Z%NynPTV%Xp0F8nmN_i zpW-g^sVHLsgS-W_WQ=3YcB}7tB&I&T!M>1Vuj7@YXs_VroGj)PEsHB|qze2{G&LcK z9SuislsmnqWv);373yk>&Lzam{TeVQ&`xMrF4&H`o?xjsV+Dh*6|_8zbIrh=no0mg zj)tbBEZogu;Rh2yM)|X64})E)457uxy{miEX=_1|I`7w8pL1?`ZP%7!?C6C{?lJWym-w zDO*;i7tp)aY|aKNGIirPG?^x69*zE+RBZtDA*`m<4b$+zg&knWu{>%Q2+JP!fuiZz(B>#YtXc{))JU#tLP6taNO8P(>drOT>zuXJn#2 z!>N`Q>MZ3=90fd~C6G(SPaJHiO zHRE;L(Emum_s?$cuPF1}`NE|)eM$3kasqgM63hLT)Th_EcN=(r@gDBL<80smej>V) zWrR01P7Tj-9h(A-c5KVRy|IrR#pbqU0EW=D2Rd&cgC{umCmD{cbRM)&#O~zy1bvfQ zL6Kz!KQh>79}{%dYi{&Wr99xPK>wH0^Xx<}2 zd;n21u#|y6;Nb%`b0K1v&A5Xl1<{}X`i6SKQ{vhJZP=(jM7oABQB!2MnnLL~n7(@3 z`-H4(VCt|kJY@w93~`)hF2eNm@^opAN(dZAG~jPN z4f0J8$_OG(Z&~M{L=)~ch_@Xl*5sxY#i3nM@DH0 zGjYpUPZpMNXr()s$Oz~?6qQ;6AXLWXl*BWQjm6QFwVjfhJP!0YYSN>D>t3O1QUXD= z#X*2(rGxfnnS zN}O?&QhG3E5ID& zghW0G3bE-;NY!7Ml`k ziBT+dH>JA7Qgfo5ZCy*LT|%i|&fzk{%9M~HHPe)h*t&yl;jK+6?DP#rVl&jyBw`Dn z*wnT@#KdnIQNtuGg?lnorN!5|^A_$&Twm3sbc1DEAClO>3 zmd1R`iGws+l68d=*K7v6i8|6g(SS;vmKf#OkY0-Fh!RW49A#`vy-JP1XB_1iha6MC z8BReb?}YKEVEZ+gU!m_v$MPbv8vB6x2!hdIU-Gacn>_%+^&MQ0055c*mawd8=L_nl zHh`%lQ=~Y2U(;<{e6@nC_E=vemQsvpy69*ne_$Yr17LW9B&5Fs(YzoSq@7O8mF{5( zlQNBvoF1sIW!5$G49($`1RHWRV&@f^&G~HbYp`S8Z9>L4Cd*uo)aP8=(NOhATY#_Wke9+|HftRkqpX z+H&XiXD?p&dF$)$=E|+pyd|;_TA&mG5(3C_Qd$mp0M?R0@&w42F;8D7A@i>To|G&x z*R8m=FWf0>MVl_}?mC;HzHPhRo?EY@z4on4on`F8H(FIIb9HWQrQPka+e&h;+RmR< z+YGn2+`7tKed@NazxF*a>VIW>TIIyALfj}?M5!RQn(%u40AJ0kGyzfHZ7Uav_BY(*QF+YXFzO^m-a>otY5Ixe-n-p<+6S8cXk;0kOOh|L(oRaP8F>lz1P zXce-oNL<-m+T8bXW8t=QG2d<0H=FS+D$web zB+k$$&dqhx{PZ~YYnD|fyqC?%_2IMhlAr6-HOgVUv_c8Stdvnj<9+!PHxMp?wl$?( z4gBlMK&jv*&NJ>27D!}T2#UCB49h$>)|IhkwzN$In2;{x3?ic&vNk`t#=;CZ3WQ8@ zCdTFvDiG%Q0MeB$s+PmbV`-{ke%2|^BH9=e60^g~0~|%Y7IfS#Tir+DtuFdmeuVo$ zimM!HJ_RjD`8fP6+h5YKe z<9kkV6a4Sz-;(y*rufGSg-R`G+jQ=|`9qnK=%bTcO}pi}f8$ML#2_B`>rbbR@nb&( zxfq$FOLfC->vm)Ld~TeG{9)wSD742siy=IFrE*wJTpb6~(ai=+eCP9Sl5Ic1_S@yS z$+2%UVv4nSXK4p4@Lf(ZbTQJ!ufR*de%TuB{x!`r={2RP`Jtx(`au3CSJ(d4>fUY3 zJ!ghX!~StoZExAy-LwS7SwijFHfc}kEjcy@Kk8Fk-{0K(TA1zY<=(4yUD}H`lt0q? zU%}g$4Iilc5A>@Z9`2c1q^ljO9xAlD!MGYV8om$l8X2pZpN?9pt%{9cVN|qq()KUr z_jIPXcL>ybEn1g7`Ow5^48KwaP}3WIYM$FW4Xzj;7w`V_U@PRKJ10v{k7Fw&m+maAHSh*M3UqF zwk@3`oml*U=I&&(w|?y$g!!vGe2eLY<#uaKUT&>8!`Nr+Y85pWdBnCWv$`p97R}h4 z`|#XraLI&aP|0s@&GXiHTg#Sqf2vlxQaZv|S%zb(cR##+WOB}{Az9cZWDXgrmdhUR z6!jrHmVw9}V`1p%Nns)#HK3owR5;0LY4Kt5r%Z(hej_L5%mFaN(nM*yU=4^Ogu!8> zwgoH6rAeOSOml&{D@?fZ3Ua{@Es9EhYo)!8Q0f_p?>?3v`eN}NVF)Ta!{x{hF*fq& zJ1liGlyAyTLgSl1#E;tXCnaX+Kslhnj}eEMh8vah9a_3VGW}x<*K{g;uzI!6{wN`Iz!I=K zp+4}As1W=!Dq6pd1eo$4ledED7p3g6$UmLySEO-EVc6Ec{$1J1TQ2yQCA73FV`+~# zaTvsF>5)2d{>F_@~au~lU_D``a)z%DsMbhGF;3fN;f!hu)mYvt!wAtHs z?aI9Ntqi}*dCwIAn2I(!)fHOc4Yqb3ceAJC+yzeu;%#{EI7OQ}KowfemT=$vPV5XF z_xo2L2&(m2&G_3H%}@1f-VsNk(q*0IwrtiONqg_{3)66ZqWrev<8NWGck)4-npnaD zt)?ORz7-$mGlAk20v9p6>iyAs$W$>`uf{YQrmvQnkDC|z^4J|(ThHRRSlWA>Hg$+R ze4Ti;LEqe+ML4-P!R_+Q6kIrb>|7>rOfy~<`6=*hSGfjv=gvFY*00TlpY>C#lY6(4 zNxNDWU88J=<X@A!vf6JD!stJTu)VRN(7%8#hVg3*{u1V$N^ zOO{1v@CzI5SA*#0Epm4#z>gt<{O3M%b+>_Tj~vJw$17`N(Zi?djN9v0M%YtX*gb8# z#@JPE$NkA0$ElGjWWFw7e0fyg)N4MJvf(wLmcW?I5Q`Y(E#&oSUre1Vew8D=`m1ye z8#$Is^qraU3`G0$y3*_J_G6CC`1lPzi>xuT;xpDYeDKDe4MWTiK2hL)q*9_7H@Do| z%B$noZqC)H#xL&R)?0R+9j=Z%!m^n~vy*Xx0m<*>?7u9ZQ_gKYDP(|P+(rs)j&aeI z#wD<5?sU$j1E{->#U)AV?YB+#@++#PWod0^em^6RRHU0nOaZF4D9wwJVZbzla12@2LUXS%_|?yFU{?ATeQgfn%rOe&rG7YjrA_%yu{ z%NtfsR6Z_$fCjeYSmKOHnUpf2D$h9l>-uI9|Ma({wH1k%6m+Z@wBB%+e`26IMmtpE zQcILG87}wXTo<)DXbd7xFhIe%0HgaK2RJPt>PowNYW*_NOo?l$o=c1WZJgf)k4xNHpEV+}N1u68JAcVdVv5l*_%NtFqX!vi8=oFp!AS zES|zk8z0wVi|l;qd9#t^b1zH6hBC@E*D1$T)>w8U!W!S6@+{x6i~$yj2EzDQO2Ujy1_1S?B%3=bXUMy<@y zYcpv;noI4Z2MN+x%8fH~afA^gMhQ!)!C!-du_=RJMjoh9gg4_}_h=*TTtOO3vGNva zRQUmD^uk@>s#Te~T#nXQN^-1IM`pP<|Iv~YYtokllA%^91-%7YEX-2OyWq!ZoY@4) zFCv`MJIAo&Q$l|$rmBi*USR|oEbW~}WuNk$XjLZ7VAf}XZi$v~VP$Jm!XUyB>xLQP zjaWhoOKErc2)6j{B|OK-HojaKD|7RR7iCQN_0MigMpBtJ+z<)$B{^x*F{HpShP9S6 zr>PT$l$Lnv4)B{9NaYX%EaoAtCCyz`MUXYp>(#->A%mraI(Z}IxZ1>x%ZQew91;EJ zXFLZF6xQK$+U`&!`b0fKu}GW`c|@an{udLr(R*I{SsAR5uAGkxoT=A3K%y-KZW1YN ztu^PhLXL$kmh?$ni4^)BkwRY~a_CzR8T5UuFTarSzyE&0kWamD%b&w##F>;E%?lPOCZuo)@sW@2Rd~kr#JupM;BFE2*|Bhuof1Eu!bEOj1QJhrL6p3 zBFT~FQd$lON5p@bubRoGiAMrULsSQljtrJe`I^hh0qbol4d>t}puk)7=rc#U)%=%A z-BSo_$)OXEG?sW*C?3i5+2?5LEz+(Zy)P1s%_MK!kOTucShce71Bi-JJJqbr69}!0 zHe%_>)al5fPaR40IU^^&ijjd|ZTv-in*PCfL1dg@WU!=nW}mlNmyP=tM!3h~rMP&T zD6a8vanMY|5N=ki&HLDdt#>S5gJ&0cOV{g0 z|4vr=3ZMLwN$aAWfJ!W~GE*?|=nYgcG&3WErKGwrGm?o)M=MKl4D?QAM}+7%^iv~) zrADet&2|RJ$Y9wCy~}MbGK{Jv=ZEb5MmmH=E$xjd1daG~;*lB3_u`|Jih|Ju^2}@x3$R{7s{VYu1`CT z%+4*f6Sd{Eq|R86m!2Ih!>sL}%;;gIDRJ*OhD)b@IUBYs8(j(IXZCU}n%j0=TQyp7 z=o)?aRDJmC7JAyh9@_oRi|-BBVhlJw?~+03SWbG6KlQ&-CIfMI%FUFnpRU7yF$W^O zeEsE>w{DN7VjbfaDygCq*(@CgBr=ghA0_hWGed%XV^$8lMtH*^6(!uqgF7LEB|?Hr zo}~ruitQ@HLKxh-j`;qE_(E7cLjg-?NMOk%`}8z5u!$jnr6y#sbdYJ%s#d{?lJbz` zgajj7uz8Tck`Gc?5|AGfe+0oega?+SD+s)Qxh*uDSJ4}{E(M(U7relNz8Ala(Q3Qk zUk1_tn&*Q0!})?kf-W%(^PPCU3TL2ejsniljrWoFk1bqY+^?hSj{?qqizIRYJ|7>L z<`$LJdlZn$lJM=S$5rSGsBdw-xNb#vFQ^w?rEc(Pn$U^PtMLeVpHaY!f6EIi=za0j z1poj#c989ZFB(MYYgj6Pby$^9>6l7&_dtCxSdSOK!289w#4NnT^zn6g{X&-+>eBM# zVSoclM_`NI82~|fhky@xrvVVXV_~7g3>0`C1F!lJKzA98Xx=iQMUK0>HsD>RyMI5! zyCAHc5C|$gB46DgSZ^7iA$iLg0%&&`)M#%*U-B@*gui341$QVR;CCu~;5$G-@SPw# z^ei7v>f$jfbO!Wvg6ssAViuL|gxWZFxbB4im?vymhf4%19YzS5ko*{3`p#ph# zIn-!xIr<@yL>LcZ^i(<+Tk_6i2*^8Se8@X%faD!UaqtX-i|;Y?s^koIm&u6aEhAdv zxC&|`-ebBW{v9szW9bA$Q0@`>>f*W-F3)(Q%VQEi&?%KI~oglMBS$6==e63PJ9>s zrXK4ndjuMzK+P90xm3S3>}8HxO4oPVe=)r#>Hc%smFp1O{RmF1M=(0E2Pw#O49c|tN{XuK9b;HKl?>XC3Io0MO70CX_odx4 zaPboVqm4Y(v0C;K2B?aq6XCrbVKn;mPZ09c>madDN09kbCuu-pyBr2HZ#^50pmN#$L z)?F_4S(ZQ6D-2{h#^PQ_zYoU25~DJbaUe7mGy@2}E;S0~xAX(|OIn?EdX$gMm&~?p z43j}aRmY`^o)~4d$Mk<#EY+lzP8e1l;63VGo`!8FfMgUeOE7`p+x7hnW>&EYXGE>* zyeKT~vz<^fDusU5)@D`1ih(O_PKpA-Fl?0o&Lbr8Pm2ab|EP4%I0*82hl(ASFH~U( zixGg8MFunL8o97xFh&Ur8V36GG69y-DJG-sozkxnT%}{oL6CP)AS3U5upAUXCQ+~< zEFvmnE|LktHc_S0&FHUEBs3|250#iS8KL7Ur9c7F0RW?S0z#0;I|=My852YsWN%Fr z_J%1JF)#}H&LZ32<{IeIL&tnD6E@K!V0F~+V#B*jyn#7L`jf@~ zL*}j}Y^*Xk1jaz>^eU1FMvU5piD=qDPDZCF&o!KtPK*h82SymY69$FdBbC*Id*Bee z0TLtt4yPNp93zl+mtcuA$nGACtRB25Lb`ihr!5Hy>B2?+#7-UuQg?+oHl?{Ylo z9U&C_PLT<}V_F3u1WU)Bn5z8h9p4qnX z)EU0k(mX@jIE-V^^|rA@jU!?^pws#H2EbB?e%@~tjsW0iMjSPy=yV*3#9 z*px~8e5$-V#b5B5ca~N3J$P|`1l}EERr(&gI6ms$UCLDY9=kX{+V4JPDt%9093K;R zn=qAq4_+J}FL$Fbm3>cM93M4zmoSxmk6s)fFYiuaD)^n(<4gs-LluZiH$NBy+z}xq zj1pEV#D$7Ul{0`~1>;+_O2>VFw76bqPS|@Gs9-T;AHUjU4E;yaYgndt>HCq^afUx= zzAy`pF{qZ{ty@y}(fqM03a@uqczy>3KVrW#7=a%s(7z*|INlj$k2}8w#CHf?kSyNd z$He5*TA~sVcE>dA;G=gc5=%_tpx3XDH$EHe^S^!L&e3V7UrHO`%%nBCdvg~!WC|_H z?iMFeVZbWF!c&G~;hP|mT~YzdxFJeV4tusgtM=R{Cd`BOKWB6H`K9s{%%ExkKZ31d zH}MMV{+@+ene|bRq2hsaOwtn8gJ7telp*+|(uF3|?hi`@(^73Ev?9tv4OOyLR}@hZ z*kPFj2M>XN1oAuIk~kc%q+QY23Jx*x@&qhHXJ0aYTy;%Szgl8{R&TnA(+0G4}j%*j%LK1xBAj?j@ohI~{7J_%Ew zb~d?-G_Is4gaRv6S|tdg-TGMnKFSkIOvzG%UcOpqqr5>d;A6;iuj&pmVf)je&38xx z!Wi&ePPYspkam}Ai39loz~31ain98G!bPKWWKZJ4*eM$Xt%U1yh0~W8S+)| znll8cr3z&nwNm%li3lA#WZ+k7Jx!Qe`iuO4Q0hv~72qqS-ASl)hLs^-A(hG+0859; zQjd3~ssZ(Wstf~~h!psyiY^uJm#VcAf*&x#fbev@(G2U`;MO_YI z-XqiWmar4zg(Or<0!F)i$0VSTx87a8yaQYvlb)yqE_)gi`bsKi|JX z-us^NFiRpd+ z#e;TRmQcvvvTH(mOY^>g_D*FI@`?ognr{vSt3mGzQ11v`z#QJU#4NnNLxF>xVpHVH z0_hzIQ2LGo4tFRZke`scuWfqc+427G`lv$_42!%lAo7mw7fkV;5f%7b$Q?2)D(@5z zd)Ynk*vcXL|2MF08%Ov30vFR?*q@QB07^_#iVtX-s~BQX=^eFUxISQ0n2N|wLhs)@O?QA|ZG z41k6=<17c8agl7Yh2KW4Uy$DGY#RqO<@wsLNvn!-V41C~yz&8$typ=!-hfqGRaIwX zAU3L~Jki~O)cyr93jiQf05dZHWp@R)``&G~-Tv>}+S<1*%U!y*tt>gqwzf8Hw~6G~ zxPx<*M@uFdZPJ{_v1v{KB}5qsLod}d$Me`T1~aH zXz7$ng>(M2oO5eZh~M@SEuCVjYGJGXVcM#7HNfK?~9Tz&$U0rpIP#v*H41d5uum7OIWoL{FdYbgmm(|HHR@YQM)I^n< zHr1zgcKWT&RHRkT`omP8b#2(rQf%s56}9=mmcIRMxavR9<}pHa$hR&#w(nGLLD<{t zjC?NJy6(s23>Z3vj*0evdvJF#VS?T@_iMJ9z~0c{%Xk2{4tvdMPd>KG4!x%}gPiZ( zw5O5!YEE^*uS1zhMWsPgOE$ImY1&y`&|?{)kp+XPqrcjzO{k}#;8eN?H~*_JB&lHA zyTn=N)hMUbcQ@Ss3o-P)Z@0huvu0q|9ApOCux6Nlu;q$B?bd&1&Cq-}HQI7bopf z>FEa6)4s(gqBo%Ya9?OD;gZHT+waZJRDHOV<3787;j?>ufB9~t>*;P$STe+RuZV{) zsr_kLy29wGXr<8Y?vzIo@BvF$-4XI17}^;fv%w9ab6;zJt;(4bp%rgSNzR(QZA5`>+A zC)Mod>cOB~(L@+BbT}tp!}46CR(Oaw5#NVA%J=MV_J%uQ{%7a>Qtox-muz5sx{?Q~ zXlq|ACFl6A`c7DWPlnj0EOjAm4<1(u5Mt7_PP%4}21{L<#?&gUp(>E{POPoSivqtl>imYeVx71`MLY3v8;&P_43k)%x7^_)SfV^o1emsae;Dj;xI@`F2XIslCo?Ep$tv zHW&2hM@Z@=W&3oU%l$(e@LQ=%z6lKnKoW0xTm2)fs5AP4XfTfphEo02-JX4Yn{rLO zm3_gN^&5QuRjga`FHd!>*_5Z`-2NzK=o%*N=hgVG!MZ)u7>VRpNnasfu@-<*9$`A& znk&EnBvD%%Wvdb+kPS~5N*i)lLpd%kKL4%TXXKhDozh~9>= zQj;6X*LPc;0m1+AmF0T%GDisMLT3ofJ#)ojZL#@Q=PJN4Z#U_9n z)-=ml(4$s=FRzDM zbC*ig)Ktw^#PKKU#<|e9n7c2+6dqz!hHe=a)gR6S1*c@%b`i0+vjszMRW>$>_Gfq4 z&}5L%F|51ua1JZpX6Xaz1_()X8F3dUUeX6@v$%l(cytKYVaUE$ zRg*QueQeBP%B-@Zif%0z_3vhNh|l|wE3Uhu@M|<-$7t;Nu*ooPF^$49-jAC{olB1asxyEF1$-3aRbR4S-lwGNpL}(8Vd(Bcx76M&l0pD3bZF}ij0_*AIfx9C!N4X~ zM0_|XYZIq&iKs=o2NHI{kRs_^?H``T>%gs%L6|=LQ2xW&y)oQX_Ago;2%i7_2a)Xo zarOBC79DC`3aAwx@wf!+cb8(oiLc8gj>j%3L6pimW0DydlWTs0p4j$N`Ie#6o?W@C z_WOcbpvU@7nQgbm_xkXoyG{WfhY>>2FO182$FL8biIM2~fxnY&4D4%qiE#G;eB;nT z-IX;5SGW-G66F3;bBJnKyJf~N?KW>}*U7#tY%Bl{n^g_wT>1GwcPxG%C8c+~`Tx8q z9ODd6=W?M|D|3eR^z;P9G!AZmg=e zr;FZQ75i5`Lwh8dbQTLQ_O6T?@N42nmXJbio>lsaXr64dUUGrI2NYhUl|(p zPNKNNRlH+Umzv+_&k5nCN;Pz$u=6n+dpykW40rV0P5=!sbl*KDV7wE;m$r%m?;_+w zv4Np>(P9F0*)0EGZ(BEgsmqPzySy`Y#^Y5=Zx*vMl9vl>S2pgWO^4Ov3GT zqaLG?9}z4|-7#Ek&4h`mDhKtV(nHSrvfth}aQxyCru?@%Z*MW){WEpN*RwDB(^nDbo{}%)cq9hIw{R>nM5euC8N9Qw@9MF3-X9KM z1H5?h+lHTVqapA9?Z(>ox1o4F75Ze)!mR+ZRXl5qFp2PCeeaYNvVBh`1QE}~(5gs$ zD}CB;_^j@!pNHRtx0W4V)s4buJitxA4dem1$|)e{?$xXo+1Yp5-G+Eehp0Pv#r=AE z=LxPx$akDDlvPvDeKpL_`@nH{1DnLxK6qSc4yEDqsNN2}*p~c0B0pXn3a5Or=wA17 zcFmQUEZ8(D#+DcZQxdPT%swl{nkj6VqpYS=lldv5Q(9wmTpzYHFh@f}wj7g8GwjC;^3!?o1XDOV7a zJ!RvtrX^FfPPR=Ov+_1)BLWsoHc*7j2AG%!okZGkZ(h$AiHQ6^df0c92-9V*%dsYZ zXQ{l&-!BC@J3mL<%`Xj*{P3j-q(ugPZFZi2b}3!y?hum5u<_fiVB})uSlHX;j?1~e z<&}!$b$cRH{dW0`-}aLD`nz4cW2>%zb=148cj?gQ5}P0>$mL+fn`Y?GXt$jlvIAa*Vto~B_+pDcKv6{qONP#1COkxy z2|z&Mrpb$rTIP<9^b8L~vDq$triE3iLhFd}D0-;AZzWvGqG0li)Ggd4+)Y(C#ZU>~ z^l*INh44OAC;@2u&@KHg6z=(i!ADa=*G|;pY0Gy5-joC$I?9ism*{)Nlq$Y*^_L!D z<>{S3QdkpxFR09^-x|DEhN9Ken>tV4ym@_7-9dWk>S-}EtXz~a=(jUe_=&IM8a|is zuYXy+eqK@}d?D5(GDwk3U~Rfft}T?Ujkbha8%!l{504IoO~!n8r_yt4NjC-1zv{v@ zxtYLxNz3=by0_Bgaoq;QfEUBLOC@yP?n6-yKPZF&aLLdx%j%m-FAmf8&7GI#{5$)4 z(Klb=e0qCYEh^iLxA1pX!(_IQPb0w1R2H@1tBuBIsP95UPOGwVZ>a=)!!*VtNOT;k zqH>rDi+C|5JdN&ABZUsi+ytIgugWo31IwKN%AF@S%O3K1b=bb6^UpVv-oI_YkSB8j z9HH3Z$C-V+-+sN2M7)=l_wRc@9myI-6uHi;3*611$8<)D8!#h9OBLO=I{&F110d=U zFEjEJg#~wP4X>YDXn`NZ)3jm~ak4dcb+Lsnd6(pbnlZsl>X_8x`at*ZQ!MUQpRY*dD&Ur^$L+2Vlo`65>$vKzl zu}BJg{*&0@*k;$&_eR?u-a{*WPvOgI%19RP_+^x9FxGKb`}1txR5J@XZV?PUn`9{W$o-g*wu<8zZJ8n3{k7TifX%EotMZ+#O@WWbGoa9N z`(ISW7&eRg<7U>Jb&PGA3CwBA+uwO^(mV*K?y)`cVZBp12lS4{&yHe$ZtlFzVW-i| zo&7q{a~xO%-Pl7hFdpL6N_BLkmrW`M$SUHIfhie7gBFBDtC-GhtNUz!X8kU+6|#~Q{;I^t?WlC zd&dzz*UGCns@mK!RWR3DS~ts8S@zY^F6lK!asl6|!#cStht;T5Wk?@?#UnSRP-W4a zT+IQO#k`%kIrf_J8^ZgMA3W?`MPIn)ZTyDOv01 z{GT!Y&pm8++I*{K3;WqkZS_yLq44k7uxrjUk+TfiwNcwMd{>?3ELgi+(vFKTwD_{^ zTf;A^e_*p%PWU~*A~v6M6GwJ~oard4G)M>NoZ2;5@0yCOifyg!PR#n+74-U_y#g|W zC;Oy*SzS#>UClRIbDrIof$jP=eKgAE7UrgMpPw!HT}$I#xvKUMnw7FkRbLjBWV#wT zYZ`J?>}cWw4Fb9WXnoc;;d?i+O-y|DyZ?3fF6v5R?oE41JE-o`r;_VhRCbPn zhAee{<__*jfehOu^*9UI@ z&pG?O`b@Rjyq>K+>h;_U)}lvYxHcfP&-4dZ^Yw!FZAR{VR?oh4@>$<6idi`Rvr9wa zIkfa9Hm|xr|K*`Jr3a^?*;3T=XoltCmiv?boO7bMzZjlbpUEl?a}GbYrjxH^KVv>GZbYH)q#XFJhqf_z81QwQS_} zwN=a5$v5k}$@Gq)?F#QH+aG?njU@;F*mhHaFZ?cuACp{m=Khp9qnqO6+YHqwm!Ee$ z>&vs$kw<$z<~PE9WRTg{?VR)f1NoY}Sf3Uoi6h7DYCMTv=Qyf$Z%W(RN?G@A{+%2A z^=%)fJ{`UQ4pGU_uDAUDOQKz}vnTr5&+Sb;E$#sR-rAgSKM;=p3oz`)hvy=|BIl#> zzsSD&qXY*%)BkN;KY6O=&%u6oZ;u@#^nKZKMI8|F;&4xWhtG$?s7MvsZe7-`$8!eK z#dhJu?lsy!WgE(3r2hl_A!duoIT{F1$n8CMyyDG!mX_?6sPm@IbZ;+h!{KgzqiKL# zRgWyLiwz`ju{*~utsE8B^0s@GCpWG`5V^i-i~FhXhX$rX-*hLTZ*E$e9_H zkjUm8+Q3)V_-D-rB2pSQ1zEj}&$&DeAu)#Wuy1+AbD?L?T27h0-?kmK>Qt-$`Qa~h zZ^gPBGoJMP6C22q%gPmJ7StAEiCzJ8M9Z~T(wx#U_QdEe*p{gmFa`)*UQJ4dbC7YD zsj%EGmmymft^KsVth?E+U61o@=hX$pKW+ANvEeqkCK?>Kz`dAfVJzN#h1=jZOrHuN7YX?rQya422srlwZ+`y38xL6x|4QbFp5ToqT; z-?@e_=+!&R2*6Q<%e&HD_M;>&Eus$>I$B`(vihUln(Qo7@)ecu6ycbpE!}Dd*PX#y z4p31&m)7+jJTTnBKY1#g9?!SbVY!lC49fHbo@Ge!)i?@n4XqA7e_uLV9_nW$RO|#l|363O z^%>#lQMyp|_a4eVET1K1zW(dG+mE;y)ZimoY2q0Q5b9}`_5vH%m)T|eJ?h)O#5CgFN(`*c|1B9Do~H_DdxhT zFm&Gd?TF)tQPrJ{VKV%wjaAmwc>mlaRp%xa^c=$QdRL!P@3EBYF4vk?S z)KdJ}h5KWJA;ASbf*4}Vl?!mv(owM=!K?g~gXDOUFjYawr z_QTe{Oh`k2Cwu?*BZY9dVM!U=4rQ3g(y(^#4UY^Lx zNq5#BorhMFy)bBuCgwLEoU)A#U!PqvE9OvNW5KPP^qwxKE$bT&Zp#tHkfy?s|8M8r z-{`!s^6X8q2aKj3Z(vN!XP&zOF09-`nsu4|=03+Nq+k38db&VIIYSr&7gi2DV*Koz ztmesOlWda@W*_-OJilnNqz3t8Q|8&P(_v#w?r!eq)!7H`F|0mw?_6So>Ytx~?S75< zx@lza!7=!IOw$hbn7e#!yUAazgO^W)Qv0;+qm0LO1Ll7ZZx=wT_Nv|5%11nnT0hEb z$mO7@t;=|%$WLX0(p&Y`vjx-{vc6nV1DLriE^eZ?XRRB=h3JsVWaZC8Zzj`xEd#D( zdbVJfJ*eiDTqBO9E^Y*7jT}1Q30e7*`N#mL-<|IO{ma^!R_6RU;s0;OOZTL9BX+?* z4%liiM}`hVQ4NDY@5+2)%LdwQmo!nF!Zw3O2C%OqJA5NkmSrP=H`nen{%rz&Z(laE zp--7+gaB}jj6b?XIDC0ot2%4+>QMG`=m2F0J_w#|J+)>?!~pcjC3yL)Je2ddU!mW3 zkMsHQHnxhwWem_O+pCmBE+yGuma(jcYf<5tVlT$L7ekxK z7Rzs5#*Yx#VAVSTu3M2qCU>DEd=({%(hHqaq~*Zk{V^|~%o!z735jyya`J}?f|C-! znZ%b9GlpW>L;#W<@F490PsrJpqZajuG=wwGQ3%3a=nf)4_sZN;#A0SZiDk0mRVo!W z1*r@+hC;&EFhqI7h3;?ZZALpphU)pDkEVQDD)G@H*3(SNH3?-N2#;7cqK<5g1P3Fp z-5+)H{6!U=XKFLlw{y%9JfTy;x_@r%Ai4Rf1Ul=l$`noYsiXfI+-!(Ctr=NutqT^C zWH+lAvcyfHQe}`|-j!A1>RJ89Jg{7vqt33wh`?vrA`m##$*Pjv`&F2n7rP zc9{jXRS{EBnXFNiR#q6ZZR7x_aGgBWY?_fIh00Ttd#*^&`dT|=3}p<^68Wh0c$hf%3tj^#ESSR+h!p$t(neD^;}u{El$m>70K$Aah!znC8oyDH0RKrbj+I>4 zhzgldfGevTV1!CN7Db9Sj3d_3#e1`U9tmbwio7Tayk;mZi@}}ae7Hed zJXD$&I!;JYWE!Cs!f07ADlMaFx3U-mQ;`Z6R(xzCEuTDhnwJCi20lGJmG~Q&9P~X? z5od7eLd+3OhKxpltz{zwp|HvAnvE1AC{{MANYa&#>Qg;xI=agIirT;?(b^wk2F58N zf>nx_zz;FVGrNyvYX4Z7z=lpUDVZ}88EfHN*26*!P=yImm4J0(qkvgSt^ZZ0$J;Fn5SEJ!p2ou`rgGhHf-JA zzKBm_3k4FZoBizzx!ybWzrW|xvFyh;#+}UM3c+L7aBLMUZodu%E96~m* zK}?`iscKAz3pEP5Kp=zKiVAHM07-Jh-#@1v#mB)H`TicvCA=8t8zZ*T_-f1}eqZxX zPvUvO8VntjUDV%$?-P~?tg6lEjM!bi3V1)rx+w_Vug+j(XYHjFf70gEY+2)2>FJjG>py6Kf}?0^mfy>NCoP+&tNVO2(s4x zHb$nmuUor;|Hk&EZQ;ClFU{A&V}d*`bju1z+z7-E+l*yScV zQzaW!;j5a3)-zF$(qv+g};oJ|fCL3s~_l1trELCs09Tz^@(IGcI>gEL)9 z{NR!nDcJ-XR9?AKl}r*T;O5 zh1o3ON*=eBX%NS#qbYPPbJbJWHHZlk@Nw^djt*bptXwq*XS45VTaGZ@U zSA$H|?x^;nJ&FD=B!vL1xHGktALYV-`tM+^%SVUw`jHZ_20BHp6dFeyB}N7zTF7i% zmX)f6wwl2~VbUz9?8Fu0D)VEBQAe9qq~5OE?#y+?nRlPiJR?av9yCIQ&KS|rA~A8z z^l226*T66pHdIk%*2GopL|CP);nnU&x-4r%io)4t6uNet`c0xV!?-xy{iSHo1q+>{ zqzRPePP@ffwE`K4RtnHu%cXtl#v`|?-A*Mr6hi|W5$vEDg*jAFIH(WM{l9b7Up%j7 zsE8qA=m8f-xk_Y!x{f_x3NK9!DAy~+a{uQpn`yaoV70aa1`8djq)OnY?O4V%)F2GN zP;48K5tRiX6S7Pw)?~|-SG4i9yR}NBVC$FaS8wqbX-F=sQMsiPe)aI~)+1ZQ$OZwb)Qoqs*mw_Z4$aL3 zlmKrvxU0MVvnHevM%TzDLM?REoL1#r@SEG1$8Y2b00BJwNn4>&-@nvxZkam)M$dRl zgchcY&G$5Oly7c$Hog(EfdY8Lp1=EJ)5d<<%m9p_@e>GUl%K@`jJG*9H&KiNyxZhP z3NeUg*DX?FGd0q=;WxLR9=y>Y0eQ!NF5lBS&S$~vzUTHR!&riZ&dL#DGg8zX0h`-c zliyfW(A^rb)D@Dl2J5HIT$eHB$0TvyDd)$9_!uyj2tYG~Xlx5bvLY2NYD{K`ne#Ny zbdIt3K01bj8C41JOzj;9RF{EIk1jc40Xv~G+5FgwV4k4TOID%mvP_$(3NCa7%xH4H zRY@9Ilf;B<(?$spnxleb1+Rvd84ehJ|5@#uK2#?{XDaDBM`JJJj|Je_un=Y<7}%*Z zr7moj$x8!9Hs41kgoI9om)D?6Lq$i=K~m7pQnd3EwAb5l@;q5=$i8*kWfkBrR$**j8psoTVW1qo_5o@GMe0l%qL8j7!wH$ zD2BPqvQDf*n08IBRGTYC;h}4$JJHfOoP zI}0O%h=XXGWppht)g{JOeOMr1TESb!ciu%5uDWKL6b*WkCQpCWCAKg+6V+g#$y~q& zt?cMnT@*Fz#34Ol$H=B)*9gnn!C5)nPSo)oizr_nNq$1kA!-OE(?20Er^ z7pgR+BQuy(Ln4M=n3(}YmM#NTxyvG7r#uNmS0rZH;oT&=@bOk+9=|8T4Kkv!%{8jC z=U#s3d01qA4+ik}-?Os+zbT#Rj1EXEg~3q?Jnf!kumcZj0tn+B@S=k-xbKW#U?GJ> z;L0loo?l|eK1lz}A${f?95En;PE*{+y@WYC`a4w7qlb?BGQ;VvUkrLo!FmVMO>3yn z)wDz~zbTcenEv3pEhslJbfYlf5q~@7D(2=4odnA+tj1N$nlqI(HZ1HFGN$Zf2imsH z*;(^GlXgx`hxR0AK>%%saZ87u;4C|-gUxnsxmwsQ1^q}}-rgp%AV8An% zzyMGOJmzjS3+rRmp6CJ-=)j@0!4C!50Vlw{CvypCLkiVGHDS6|7*q(G3CmP62?1Jw z829MFYrDP6MQ$xm7^go|#DM>Q4+6vJ)_Vu0OHfselxvhr00fYRRasM-b?Pc&j3+Y( z9)g=+^>@PgTuPrqoJR~M&ntB`?T6*2&Bu8b>V=N2x!m%)hi%sN9US85A2C@a=nVoU}a zK=q3@ErZf+6N-ho;sm%Mja&#hGh|CbOsgUhwvUSx#-?pelc=F=!=M>lwKr!MD1teK z;VCx&Cy2R;B3OpYXlANa6qt|&Yp9^0u{Q+}H!M*Doq>`@$|}3ptk)lAuo4Is*vnK~ zHeV2~vi!ar=m6XTm&h{^hC?T=D+)b;hXC&Ih@2ff08Bu$zawP_4++}=Wx0C6lJD6P z9bGyVSQ*eG@RXb#JSM&bI#w={JdY6o2M~$i;jlti%i2K!NAXY!$*(X?1DK5xliay> zrB_;>=)~i{P}5`1&n`=KP|rDOQ|T&8_5xRzYy*M?QjK7(rBPAaly(LIEYX5e_tM~w z{&kODI`n~V`q$41+TcTE6AG^Np9e$r2fdpL4j87+1IDScfU(@|lET4s|3M`oH~fW1 zMqCkY10q7Q!R(nlonSrnSlvqKZJ`)7Qdy80M1`ZswreavEz8-e`Mb9DL`mlLIfKG z_RwRFg9t-MElCKuazIcz5D)_Z0{}BaR5t(sZ*&jpegJ?ih=iXe`Q6&O~K~yVqL2 zt?q4cF{@3&*KWfk=mr5u0D6UXJenZVf3~XASa}tZjkTv2plah z9S?knI>$wr@r{MwDkab>ZxHNzMKvc!$_8J%ud1=FJ^$vNx5BPt*^v*d1kfp);KGz) zfu}K#872Y+z^3<`qJ!|R8F4{k#>t;@$E}|@b!+`v;Cx;FkAGm6A)X9HeV`sZ5dtQR zN^ZyuK*se>v+Nn;u`2TR(?YlPl<4UPo{XVjMug_u_nu@4I^D?vl8QTTryG`a(@n9S zw72ZpZ`omIZGW8cKX&A+5I5LmQg$rh<(o9g`#8JU`^erW$vMCPO7exmV<8|APoV^+ ziV*q|Lem<1-TH-fm36Lu&a$mz>akU|lJ#dD`dbrjbOsl$gM+G?A)XYUlG9#5O|Wf- z6GK|+UQm=XaOqRdci>aF-N~ge1IzRH_<*v|^3BI>3>^JEz{g{;eDKel8{c&5oVH=0 z%U!?rO)9+Dj7k1gF%H$2rqeUnwF`<;PsA)ym#~E=S(nH0(>Ztxya|F>_*}UwJ?Fa!K9hW?eHd7s>{sP z#XV+aU9Vy-1cAqkq|_e+@8z?U?kSDaPkjishoZH}&zK9(BZKymYj7un&K#UmVKJtrWkAc8s#&bDy|WcI%9?rK z{hCUDYG=G`g1+gL;1JjWn#qL>qcDihV^i2f&3LEMywkJxtYg-$tL*D5wQFsen}Yf( zea)+OK3PG?_ub8xeJX3PZ`Y%xZnpWlE_VIj_4Ym8`@QS!)tn^=;L$@)=mNZRszKiz2TLm{Q7dTM9bUpm)wpdlK;c;|;^K zv`ZI?4g>Ak3@L#+Vwt>eIL-G)(OVi*z33(Ag!<;&1e%lM=yWCr$?2OMb*D{^p40HwXIrdikNPfcEp6Vm zr$~$99EmspQ-c)37T`<{^la>^DLayDTpTly1=Negqldt}kp3+@+LZ5HQ)vjqoT26nP&vYfys0S>&%wMrcXA)LK>@r09Sr3i^!Mt3 z>#M!%H@sTAA)X8eo5oLapp(gG#rziZnPmiL06dQe3yikz(d1C3kp5mxWyAjsPK}UY z^3IQ!GrbORY(GT$-6X!inO~m)%qIfjAvtL@3zRUg`Q{?W&s|fIF~pl;svq$4X7I)o zA#Zqml>W?e0{T2izhV<$Orv;{Tj6dAdi)@s49$DM0N(Lin2FaoU)Sk%AVeH_+`JhH#d0|?vOPBs9Tbr zMqGc({YYmct))>s%2`Tbu*i`4@0@a=9~H!b;5pE(lw&Ud{Th>f9RAL7SP8TJjqXa{ z=+9<9hEv0m=(X-SI6BMsu-XQ>) zz=jbbadL9gXhwX}zkA3dpYD#05NUnw$s#g{_rK4cM~wv6E zyzxfxd(=752aN)LaEX}!Jd+R#;yB{)SMQaU^U})@Eo7^WUrPI=oKlniN{TdcGMS!J zR?<>=A15|5Kqtg@q2x%h7vSG`r*gM4EIj!3uKT%IR~yHlar>qt^X!sh_<3pm{1IGj zPj%+dVbA{7oY3zF1~D+6Z4BvGBHfg9Y2?HcFRJNLToLZ6RVk*uxiah(Ww?CLX8|Kzg7Rbs%uO1BW3&90XgE->I%4G z3{h5I+BfGg@&}Ybt}Hk1=icXv2Ex4Oa-#b$xW9LBsVmy@=d6S+?BDBuZ;I|YsNWo* zGIebi^doj;e|ddAnx;iUIUBLWzau$cx=>wjxwCBQKs+tSMvnn`w(*JNWa^t@wou+R zhuzf-B)P3NTkAYkx&N`1*RuNS;-0y_Hi6$Yv0kc}R%veCQIHL1B& z!V`VxNl(i`?^2RXoIU3mH?3_xzuzalch8>hM{2BR>e#NmmA<)UtQ6KRvh6)s3bys* z@^#-m(6e1b%-^OqvXBgEZft8`gkvl{mLcVXV=}vFthub6>>ZQ3zy`Tr7u zt8rsX-(1n^IpyYs}n9ew z$GCB0jr>e>mg>{STiuW*O0XuQkdDfw0&-?32gyG(a_JO+Ik2Mty;5SwASf0|xu@yN zx`ya5>*V00Ix zhV)L^I=-|-VA#!}5T?x2Y&l&k7}DBU*JlLjr_}RaRcuAq785)=VzqoB z4bl;%WmNtDSM^fZ1~7DxHQy^}CPhdp>;RWy`{u2CR=y(l3fjX~rJg;6g)sA8atxPm z9B8MTa3s&q+YFrb;1hcYpR>Ksf4;5N=uA6({@_?(#Ol&vK3G-H_^tf~Yt>3AUo%Yh zl$BqEBS@OBjJYA)8|jfM^u?xvol~ajKR1MU`)$leUI#NBP(0Z`ty<2-eOGO3Gt0;E z2&s@x#&z$@WjkPDxc6(-zU*gT4=Rf+h;gA{w6Qd_u_fVVc{xwy4^00L@Wg9>NY8XgYa%Bs7@4e`%T|Cgeuf1>5EWdJbXA9?rv{b8e0_P%@C9Vm0^8n znO<_Op*s~SEO)ur9DGIp!{WMz^-v=8Bb!MPiq1QjDA76@7wHc89^GG{pRxjV^;DPK4VukN{QF^m_{~dOXe^a`@EK~SBw({U1OmiG@cn3o3;D< zM@%*}y2d{~=KT`)$o1OT_>Oig+n;_B%_h=1u5Z*`9b|~S_V=EXtRco$MbyUhZiWqf z9DyMB$n^WpP$p|I`rnCVc7woD1g{MXA$9A%@uo)gQq=6ZoILV3J>H`JyQMw%y+5}p*qyC%~{CM=es#a;icgl zs%-C>+dYO@n;=sg^}?8;>bp&O^-^ePr+f}a4c(MI;pjt~rCB&S=yd*UuKGS!qh2@m z%T6sW^bJ+tzRG_~O+#hn*5QmW!oaB+2-R|i`=j{Uix5CO7hW@??i@V8y8ykg#vr7R z?)k;$HLCi0ddwZQRH;w7?$uOeKE2D(=PQjii9}8}BtoObP}M7y^iN$^CaN?|n;}S_ z8{ur{uWKs)*O6e^_42r!gI+S%1aq;WJhhrBJs8O;v8{%wTa}?hhQ`Jr!s1Lt+*IgW zu?2>%8m29Vgwog8QbSL@5f<3SL)QgU7Fz`AYiy{YXVvc#*h)j!y;2i%j1Jn^ESecQ zD~+c&Q(RwNnsL0Y+WR+SU8C`?-kQ+7$j@lmMo-~(9z0*2=|fUIJp|7(#ToyEgx*C@ zzEB{H{&NjGg>L`7in^-&23Bh7`Co3<4}I>V$`pQ#cT1PvKTq(Ip@(g3pG^9aVHtqa z%G~ME8v1{k-9;tupi3j5OJyzadE4q51Bxd$4nu&liS5JC6!UBdhE9+lOQ5Q5%fy^Z z1EH#J%EZ>og-}(u7<+NqB9zr_#$H?k2n7?{D5Tg(ubrM-*h(DN&7qy2#XNsx z#E^-wMk#`T3J5Ur0R-P!`+SDtx)?avl=$j<0*W8IV21GgE{k@`W6_a6IpARv&;S3o<9loNJ8gAn9s(uLU z6vcEx?oMG5vLJ)v=v|=^svzIQSi1?2Rt5Pc1lvf6y(+VfiL#I|dsUYjFhVspu-86< z_9(AeN6HDInNYGvy;7 zJn*2mh6$pp7?L-+{p@P)8;qt?=&>)pOYs%9%;6qfPXTY;W>25h^e{+9gn`k7G~Fb{ z*_bD1D_s#zQA13EY=m;Dtq?7hb2&<~P$(UM3u*iYC=gVEs~2(%FrWqqTmOloYPs68 zGnaTwI|N;0{qwum5C0==(g%Vt8XFSooY;YKQ?WstK;@j&C<`HBU7RJO!zPm zFiS)fV470#gO||E0xNyQq8K5hwAm zw+?gYF6xdo9s%eehmiTKrT3Uj3EF0GBE`#l*v{jeUCXr1hW>gsjPJxDAr-T+KifR^ zryqRj)Bb65m;R8upnB>rQ08n}7Wb+DgD5c#CGm|dlAyarCGR;)7J#10na!8QTc>L} z)=w{vXU)-P!HR5R;cvCTpNA}C&3ZMveVj5?Xdd4N-Qx+O_`G=_fbu3U!0ZYn4?_f8Dyf&v*O%rxC^BC~&xyJOqpC{iyqMLsN_;F>-fXe0lgLh+in3n5G@7VF? z-Q7d-0l5>k`-Yo~#C;~#IH`M?KyUxtAB0Ip2gF#^w#xD!$Gy|x_*a`O@8)R!Si(5} zcnnK>zg>0(p1Ogi4N|VLgy4W3OAzC1q+&kR!@}cbH${@OjagF&1241O>a1h=J=dJo_ZHSx`HQ22WVC_g2@0YD zT#b*rkb`5yn9n>xcpY;o^4-x6Ls-{gL1) zU`Vs)m#X*Z5LaOEu_0@&9=IV){8hnx8k3mgVlq3CVIE==v8xtos34SWf9IthZ@LM{ zyW8L@3|BT1&o!-t$cdW?nG-YP!_%KyBX7nOu^nr!?4?NVb=ePFVO5jwad$0PjSXIN z^VdOMvy!Cws8`VZ+RZWi#e~?>wAvz*5Z#RrI%E6LDaPS9?m;NTunh1KvJ9rlPrnVh zbN2pSv^$X2TVQO*{xk>qk+9CVV+EZR6VH{r*)9=(akp@5i^{~R#s=WfECdI5<{Jut zE<=IImggV=AOy112d*s#gEBb4KSBQ8dwqn#+cNWKmmf$?+NN3|j8q|TK|=3kTwJh2 zFe&>+c;hD`BcvdP`gbs3z=%}8oUnOw6_!dNG0r_yDb$)iLpXXb;>JWNzTAzMHRSM$ z!j9ww%p=}nm6+Bt=b?ftA1Xu`u^HN~wj*#S z$bbV(0bn6_Fi@+Yd=aaSf$tF_v!!>)>$jU}+JDj?Q@29nV?)7RGC@H~V*mj}IU7Zp zgMiRUU=qAut&k`~pSm@*jVFe#2DAuV-!wo(#tCGv-FNl zq*gJOv60%YwlZ)hE-HZUGK%JRZ+VFbiW-uqq(OKB*%Eu=k392e{xPn^b-*<~nc=Rn z1K`JmU>eOzfp+p+Lkt2qx=S$9k+NvN2VLJ&8CDwG5$aV47^z+Im(EK*y!+*?AmIS!!qg2<`Ie=J3W2? zpZQ|e=YiJf{avZRLE~Mcjj*4MlEVnZ^Asm90a6TplktFl$ajGcLA+nmeu6a~OF34^ zyT%N0s@n&?%u8>8lR)sPsHBWSU1E9HSWvP8@|Ab0|1zp5C44KiJmQ-nR8vr5D1jNT zFCbc!ARw{4N{h&lC?>I_4gIPi<9lpqmuq56S$3};7$foDRFfOe8z}7>3#GGe8fqh; zJI68xPkyWy5b9?XA)ply`as#LImmepAPxKdmS+4GU0b+M~D19NJwRr+G zVx6A*3zG~2gCIwKl+bUGVi*}D%WE)nse)F@wo%(PMv7J4`PBn*uy^(5CW}aYx&Gjrv?Y-$I%9%V8TGOk#tK9);JX;x_7cj z$qbJ;00IE8aVFO$rpxF4ehhDC1;_d_|KXLxb&5QP9)tHt;_RYit*(W0(Qe2Us=GW4sBJD1$=EfCCW3Z_k?cytjYU20Dd-Y<%mle`rdB*Vva* zC6vgRP$3}sfFXYWuXy||5C}%F-j*?$sF~~Y1~vW!P~=1Y##A|W8=Lk}opU*{q4PPh zO9yje1ITt_V#0z7PTBu=8`uBWl$UP-GWh?oy#7)p-Q{copKIGdkP|k7GbbZB_UPoQ zh`VDeK6uOcGd_;EhB;iC0V8(GC=HO+jGzjYS6 zfAta%dU>&#II_nDRBRer(ER&)d0%lxY?-kkaz4GDV7639mLa=WR^_(CU!97|sXtqaLmS74yu#F+B4o%?g%CO3s>#1XiPvWg zEi_QQ=xKc;J8XGnnOnhT2~; zXe$bNV++My4(JFNLimgTQcI)`=ZF3h3H{|lSyRivCLGRtfU_dH}&jb7<2vewhn8#Fg1;k82p=wV~rzTmXc3fo`7NQP5nG$g$ z7l9@D>(|mKS2u8bx<|ubsy~UMY(?PzUj;D9+qFFHZ|D0wct5bdI7Ne$cqt$wgM0{M z4M8mQyUA}QEWWnTaa{GCKu)Vjl6AHjZQQVb;uF(`ch-;FF$nur1AtN3(kmNVvm<!GTz4P3imqvP8@WJL|nTmk*=WX^@y>cSdnaU?n@4KBZ;T=dJ zL=?#Qkdz`Qa13t**Mz8KCF)_}vRrLh>8+gtry~Drt6Zwp|NE4YYW1bSXNii2`d>cW zHOj)++1R%piQB;W#U_)RoU3dDNlr$<1j*4E{|?nNi4P44Jn$Dv21m7era8LHRP(iiTg%g8 zdYDbGPNu(}%`w-sHSNFa)_))K^9!qfxYnK4i_I#z+ootU9=Xnqi*2@E0qHj8c#l*Y z4|x~!(S5civ!<|1RJkqHm3wOG4GYyfHT8OWx9%>TNI42DWMiP@^dTDN*3t{6Nn2N2 zSz%F8qDP{pTF^Q)%8J{%U&AT2HMOpZY0mU(T-A}biNfCJV=Eva*Lm1dI~*g)*XNSP z2$rul>b$GI$F4m)*G6y5t!{mFg>BaAwiWlIsc+QNu=X$K*%x6?dPq?BmR#B5C|LW? zN#J}&bntv2HAf=lE_}iy07C6&-fMlf9C<&ZPNU7-xIOK^o4S5W`q8|tf%`P2e#STF z?k&s|FUIAdyGCEL`JL`>+zlkXlG`cNB4Ylr;%S#?Y3-|OS1y`O%+9GK=w)LnFfp}% zF0`W(c=R1`Tl)y2#?)j*c2uaZs?2qTP#MFn6{>~S)k1i~sx4~H6^T5xe*a(D+25Nr zc?#kD#qpDr(>o zN9;_QaQNePVXfZ5eUErvkvksd27fy4*yT5EsvXCfGe>-aNLXa7&skh{xy*1!BxQuL z#wzJzgT)=q3w4qQ=sFJ;bp$NZI38H*d9dH3o>wFfu6AGt$KfrRzCG{L%fK^#r|wO{ zB4ho@E7w#%LzW%FA!7z(TdScWRfmzS#X#1oq{!7{WNTzBYt^f72hTf_16Odc%;TSy z<4m>HICB@NXOwHzS!CRxAanozDai|An6VPN@L*j>!9FgO9c`V<%Z+heaQrbMj#HoI28ZSuNmm)pMOf$$!Gmx`3I9{qoY z)Ys@z^l9{SnmOi=EbU*@naBLhzZT6kv^9QWry?%u`^RWc`qv}kP`G7m1}a**G?$C^ z>YQm0hL(Spnl)0CbYYOOqN^7M8AJMK+E_C%X5ftAK=76zanX<69Xh}WuN`;o?|}4q zvaz)2H*{y_=%{yefAcM*4c+hE%!0A*EPV`j3L1DW5gT7Erp);(Pi12eI$p@59PG$z zc~plT5sg$^9eFH(fN1il1Uu0fQ3ZD7aTFAyn_z#p1}~l<`)k;eE89s~MmH{Wms?~? z?-bA)h=6W80S&k_pB>&uc2=9p&f+2W72A5BF&=bzAUg*06;Zf1uzZNgUhxdUy1z%Rt>;6NZcMfe}|pUY+YZZ_trSE3Feve* zY5Il`VlXXi7_V>RFp6wqFE`^Enlo0EOpVrXiOc$=-gm&@IHuZ;K|pD@DGiN736wYC zIioV*X5!603@XsnRlYXJf5Vdsnm?_UQ|0&-Zsnd!qn_NOxJ(#LdNJsWWVd#9L`>9a zYsGCu#sXpz0CsUYXt&D;qEZV7g=4(oXY=*$m2J2(ZQ6ex!W`anS@gpHz9w&+Vu&AR z{!sNxo_+SF@)u?3lEc08vt6`{l)&4krj!@~HZd0*BOoy-6N61*26BZmF&GUtAeShk zVrp2wDC32SvVKuU24m1B)LP0|U^KUzwft)uqyF32Su1Jd<1+z7?Mt(vQ@lWg4Ro-i z?If|iw+`b8hc46DUU<*x^Nt;%r)LiBhI)gBLqBEre~q{#-fgRYX14n6j>`S7SMwt{ zCI&pvX;?N&A2UFe#Z;hmv{6cJzEl{3EIdPuf{fp_9|!K3HebbMakG z;%A!VHBdNP2b)qh&!hPjWS-=d7>o*=sFHEa%eOHY8#Y1LH{+IuDHGO;+IZXq#2fXe z*vAN60g073J-F?zKpQ>qhqtV3*gEuS6I9gHZ#U4;7jKn6eex&Y>fAeoo<_gaL5I;r zR!c^NjSSwT98#pA(4e&ER8}QdsVrZgvDH3aK(P(IZHOG%I4=qeF$I7(1n|MQsRJ)# zkeOw>tYc^#>1nSi$b2PtE9Cqn_o-GCB-I@CTeLddT^)ft2il zUd6+WnptIb+7NG|9)=i#L7Q*%o6v- z5Xdn`d@VoS3GP7n>!pw<_y#9c1AKiWqz!9ftg+I6HDBs~PAYg5AqJhhr8=Ib@uWOu zSi5?SKc+>nT`|w>?74_VB;IToOrVx~K~k71Q>`kXn0|;~`tvO+01uO-jUF)=NadR= z$HR)>N!Le@6;tir=|-e?l*fuGmg51Pn~h(PWDJ~r%7PG>z)b#3I(t!c)>4WH}28Lq&~58W>s+eRyi;H4&OCi83)xv8Nmn~i;tWGtIr zT-71u8AHPg)RD0Z9wU ztU6XbaB~sV@bgZRgOMkLVm|uTbCnj@_6IzH*@kRixAitAqf zWAcT5S-oLZ?_Eg}jKZ@Re(&hkf$T-yW+h3VE^l7LcC&hk53dZcv*FH#-UC4YOPi**y5#MA`df>idVOoU(A8&X zz3GaUuZ5a?Q_+<3Q*>tScQbpCPXRRS)D(LSb{_imwm!A(TTP{UjCa~rW9Mn80xx8~ zfZnlP+7x3x@=*@l|Fh=m_UmPg)$aE1?Xjq*HrSdkb-G3%=DXvAZ*u8HGM(>heB;et z_opzdY&C!C&Ag_Ye(_fy#HJeB|BCsOwAWUy58%|d+4R}$((hf}u|LzzX3wnlR?~So zwHr)VimIB2{zt|ebGPAg%+VjN_ossJVHp-6 zFMZ<5q8&MN2ivRAIAuW$0t?e{nLe)m&Tz@&Z|h4|F0erL5S9{*p-eAVXTXzf-u zaNduXY)ObK{HKi4053_yX$-l6Sw*@T5P!&L(V?hOs!JN!9rrn$`-Ib?k6 zy*HNX#QSJ0yPVtibE10=&bFTJnl>Bt^bYBcd$e`^ZaBS5?HsyvbZA=+$nGYex_moS zo{O5f{@-0LAc&Nyb9XY;8@JQHv|A`|-z_0}TUT^bt@zzb|E!#{R<|<-mqBfThVDpvEI*=0(Cm4@9{5V6ObG^Yh58?J(RGS&wPL+HLFL!C(M8?(xG!nRvj3dlFS<+> z4_9hRuy59!P5kQTPhUJv_C*gnzE{(XS#7w!X?-d~#eM`h`FGq# zxGKmtrKd9IiP-`lt?{?(^J_~oQzy<9?bk)MqUDQ@z5Pt%O=ORZb+ZjOfC!RA6v}(W z8@j96N-sE*pm@fV7)EcMLncgtPghqeWU^E!aK#I4s)fzgjr>2{9k;(~y(M?|?jt0L z7*idp#f5Mkes?wNzBR^BW!Bg1w+H+Is;-2m_rg5bRRs;bU9E^TJ-o)?GelU`b|0?A zrr;6$pR@N%&rfj*^^IX!$1omTCL^x8{|a{vZSN)SA3di8)3CDdR}C8M?P_P~<^Vm^ zU1^x`O#RQfK+P%o8v0sF4j(BOxZ+)Uh>Uzb@vmfX{MSE@;Zr5GA2roh0hqXYa9L~g z5E((yt-&*;%>VZ0(2LzvOUmVSx7xG2YhTgPQcvjSWvLE6dlk|Z8yogD#)fds?Rqiw z?%fbCoVDUSLdLFn$CryJ`NFhfu5{n>*T7dhc+g9{?+P}+fxP|?N&d=2ePhwv3f2AL z=FInVh;CG94|yp0d|I!SN4mxK9+oE&zGm}5I9(oy1QspULOU+JGUg_gmS;81oj~x7 zPKYgTZOHy>6E?<{xm>@06KLY7egMkEe1EnsBQug&F73bTbI?V%DZyBb;fTjvnOvRf z8uBaU(0Y7t2z_4XGItX|0z5N(}r;p0H8#?pZXRVO8NS(0y z^lDo5eVZ*yQjEZej433#@9=n3eWm0sFYkS*x%(dG(hoRi9=#eKCS&<^WJEd@3QHc` z06e<+3cI5F)bMu2b5c{(=l$E7$qJV**$Y^V>#<3CPZC9JD*WA@?H?<&J1}tl)#nk! z_P)MG!LQsR`2AKI4H@wcy0zbB&{GXm! zrka1|cE9D{tSOW7;v0wW7_h;}&h{ESw{mZKF1~wsjA=NE-Ft+L>-zagOVK_2Y~Ah7 z3Cj*+AWh#um=D&+SapN34=!)Z)=k*qAQ^6eBtk>)Px(e?6rARp@ zlUs7>Nn3M#Pc^CWCEU?nzwc-N@TYH*#JttlANt_4A2s6(`MSq3T|Kp@vK#nv!l`4+ z7Bje~C5MkrlER#KNB+o30J@&;D*xnYf$X%_xMjCLq{m&KXG6>Wmn>@ z>P^a+zl{mW^jkAScEB{~kawx)S96R-W*U|<4Yq$g*i)H4SVCI0Q{NrfLRs}#+*)V9 zW$t7NYt{d9&VI_b1Z=x`{HpA+zTb1XWp-1(SW>OXQ@)rurO3Rz;S37xNXk3^TytnH zi6J)Lp{?5ElRSuaDFAB8$Aug7vX<1l;iV|8GpTYeJMGfw&qWN&t=6@=&_AEm&NAfr z+>YREZZl8v$&*c-@8}Zi&91(%sm59mZ`WDd1L)g<(d> zJ(qlp?3%uzAXCgEd#b{e?RXAcU?hB-I+0Q2gEu4P_JGPZp4a#6L-;`|>_}*6Ho0;VIx`oO5j#AM3&#RQ$pw@Vo5MH93^BLN0a~pX+>$IB?)suIY*) zZgOYz$N0Tb;!)d(gYy&qyq`k{)@tKbd=MdU9enqrF08*oEP?@U(VuiS!=)@Ap-|H)(Z|?kk0+Oom)3>1WgZ%zB{?=nz!giet z>8-Dt)n+FZE#Q65D01~KYo_nJq56W=K@sA9@S8dr9{FD0?JGomjLIC)0Zu6E-Z*!9 z<;xaM&-j16&ok;r$3B+KfvxVc8E_S__<3?3NDkZtfaF{>z@5R{m`utBX1*;DGalfAv&e;V z<80RAu}CI|<(D$$JkF}+rW{9FTwVL6TSwPmarHsu3ii3OZYqF9wbxf{?B1OBk1A(W zR9?k_c9|v3;V$iTipYr^QAh4itzinz6^VMHa3jEUrg)99`B} zxQ>N3)yQ&d0wn_zyNkuKHy3*zK7W;WkNQHjsa|G-$xpm`!ALIF_%E8h)!X;^(>%Y7_i5Xj zh@u9ga3$ElqRzz4M+RiwHu+J?wy%H^8IQWb@Z&@TL^7p-mE!v6wJqs7~gU+7? zr_v_OLtBIm7$5l|l1gx5rqE$Gdc}kGReXxMI+)K)FLE-O{UZ1a3odZj%{D z>b_w+{Jm@Z!5`w4hu8*d{o-cemC-NzRP<%P=Zf+usm!d8n1FF=abY6j!UqUJBY+vb;7o9zI0h&^QEcz+81HEKdg{?P*ie8kh~G&k|~gGh^~oY#+Op5NRWzy3IH3V%+CL5L~>qNH+-8COqHuw zdv5@S@(7nifsSPiXn0Bh5Bzd$`#TLQhyS>h6C3l|6XKAd$Znum@p~o8Iy|qK!&6)$sc;88-)>usZn*8d)2Vy`V}9e> z?NnYm>%(oZjo}ys5eSGF0(#ViDB5Ox_8^ZqHpp+}XqbbbP5q$~Od+XPy26g>4U~lA zfJnKm5o`GxDc=zv(Z^!)^zw*aB%u=s+HNWd5DEj1z@*20x1b1u9Nlh%iU}WSVjfwJ zRU109(ARijKF`oLTiB!nUqOi@pw~u90Z{DM;<%xoudwsPyx!X(5XV8^_)Yqy6L!L& zPdLB~F59MC%^bcX{&bisOtaMJ9)AOtZTYxGi4^hG??Yy*5?5`?l~L3G6{&PX65 zA(}z-M$FTQjEG zwh>Aun)Bv)o@+QWb(#EWFupNV78wV$P(Rk(srR7=LfGHg4gm{CEp;0@ z!nlJ(>KojDeKyaTFCA|h{;5Njjf^{%)a)^8roLS)$^+jT#0jGi$hu&#SDFIWF4>QO-9cnAnV(wUSe^7x+tV0!gk8V}m0hGV#9SOY8e$(%JO(>7R)4=I=bP7y0JoPGiQeGH{nK`NE2g{A`p%Mrfphex!qSt zaK|HOaHxC{GC;8NvjCWsJy+KPhQycwcsNuzYS5rHPghAN$?M%%Jhb@ne0ny6VeRF1 zdyV)1rf*V9z{5sN3G-!vG2gZvAWk8mAb18iA_L8Qf_%Xs=^wfm1pYY6nfin&Aa=k! z-Bd?0HON_3s7$YYRF(W77b{0eqNxJfj9y6fpa#HRImHV|F`1A8xNu7j2OdWb6xJ9t zTQtQ*>Bmb6uneii8b^$E7B)kr{pLUQL}1xCa~z<-hfOisyj7JCo00)*S zUrC*VoKo8+RIjt{&;C?$?z*P@qIRDcWMgNQIL>UUv`dwH+BOZ!-A9>mY!-v*+Sha{ z>Zu^Ef>WZA@n%dcUQXr0PN~r@wCBfHzBG<-4&Pb~y2qgt4bO3R%c~>|i-vFC~5UB)~1zR;f znq{exFdl<_)u$?z<^?GgQy}%T%4(bXmL{J|&DBB8Y*)2zwpG*Ut*V_~MI>%zC zaS?a&jc7NKyypc1J^c=oL8adv zSZ05iJTYa=l|Rm~xage6fZ!e;NW3VY+NBS;d)N|poXRDhrpKVMbiV~L_j{I92r)Si zRW99%|HDZ{eW?vcj!>xI&T2L^tLE5#EEa7D-&0`M8E_3MfFFiu5UG(QLjoyF3=AL$ zW+TGjzyT3QgnAxy4NHS`XmbhN${Mo&OncVHB1b_42s5U_Txx(~g(?E79K%BELmcI* zqN_X_gk><)P>cbM0b@{O0H9zvPQ32Mv2rHJOKJ<1W5CV`;R+Q8^s8MWkA#r5Q3AkM zzL!QY9S{U)Bt5eIzi@if3eDY9+vqEKV8vHV)<=+&B~D%JS3$Vc2x7&N5am!;ZG_;3 zszQ1y6WkR}2v?{O%21);uG&Ofp%7sV74YxK&qe1D!5&q>BcT$hnBB|kYGW}42gYLT zW&%g~vH57@-WsShTdhTnm*%-uAM7R~IBJ&l>2yTT?o#?DNRD@m#5>(roE7y0v zXx{k30f=I@4V(DDF{E>V_9`2ZNTGSNxttv2CV>%UO!T=`VMU%srZD@Qc(eKgfrxmZ z6ViQ-h$Mt|cu=4OIE(}=%L$S|{O8fYW}{KvP1N4dwa+EiX3fwjIqcBkSUR|>F^CnY z$Rcv-yjjTv)K_K2xA^B}=EV!Kc$66@$LfSL0u`zk%^!b~GtkkF#8U{H9CA*ZXLt2R zLLSv5NBP)4aeyEeQwOe41?J41(o^oU@&snbvzQWi#8e}`IGit3ggGmy3PD$>3`tk0 z4)Ssrnl`^Lx=f*Uam9O3ZECK)O4B_8>*AyA)iD(0wF$|TaKk_Ev&9xU`|n55l}-lf zNR^w50rl5Pl(S-Llxl@m(N_My%KDd8T%=q0urphlU8D3<(fw7HzdQQkr+j&?#7q(B zdeYN^Zy2;6k5!6lF>&Awm2st^Nuj1%;#-zOc+#%e)jw6i`gIAQKORu(fqVJ1&-AGw zNd3jdZ!}y>=}-M6zNQXyIV(4H)VqY-GPj+lDqD_YebXn8od)G9n4o5bTv{=pWt(An zRM)2pm~@3I7<7e7m~(|APUwa;x|=att14pg6{?tZh0z$!wOo?Mg!qm5PNlD={+K%E ztf4~GU)6T+3JM%zg{pA=6%r>}p%dsnH{-l{RGbx$isvAsDmcq31AiQ~o$4IahYRv2 z%%MV<#G^TqPP(SMzqKPhJ?eLlgj0V4j!Ozdr($YkcEM#$3!fJw!XEmus2 zmYMG^EJ(@ymc3GN|}!lC61|qP80c5WTY#W zO}IAn1Ue6NK(;QP7l=qWbOk|B_w|n=#JPQ@6TU_tER^X-edC}Vlb z=+|PsOY$z{j?fRdC)DogqIklCp5p&)5J7p>r~GaZ1A`LgB!DTp5r^}R7|rwF^de7F z3*LZczJNQ&7wVwDV%ksN1%h3q1U}CQXu*T91KJ_00a$egY%w zdeIgh>(*t7Av&@RG|<;1f&pn!#>a_C+bE0{9v~Q_dCB{)$8J57x8EP`2$%~}a16#` zo)BbhER2@ITL}>d$KOOJ1975gnm<3+qw-~)g_kzHf+Oe$)1Sf~2)qnY4rgL)2 zb`aa9Lbxl5Ak0wKjsLqCrKLS))&OxN0~+7=S!`G zpIyzT9UN2eGf<)U%r*kRlRiMo=HrMH;TZ3JsJj5;WI>3I6;2{TV%o&7m|tFl79i$8 zNEK5=_(B!evEyp^$Y2n$_lE%Lprd=1d@P|LjDbGad5-ahC_`eVM%OEomor-s5-~+` zUKOg!oPC8O$(4;NI|&TKc<^;Vz5${LHsA^l)4Di_sX7X;m|tFXe-e|07+*1MgcYj5 zh*zj6@FQC&g16j2cA6)UVyze_mB4ur6piDUGh;!R3SO^XUQ9etK&HgbD?&ArvraIJ z?f@MrTszyCk5=|4_;5oLJl7H+LUC-z@l0M>Km=o$?k~gCzlnJ?44q&!o}n7XSy!k- z-03`%1oS0VfaBrR2?vnx3jiGjaUh2(LL}fMV4Q9*zAXxj1dRlioK`HcBww>&aCQPG z8yCbSy@|+Dx5iew1DzzS4jDg~&helL#xdPrwhIj?=8-UVg5Y?CiXvxUpCHzD`_L8((m8G@dE%eG-fsc019CHlyrW%|TrjdlvwIpJTl03^S{; z$3L~*xyV$vOOY73x=Z?1{d~Z{$7ncht!}Mt?Z552Vtb6j2|PSKbPxhZNHGXp{_HG5 z4hm!WC;T?=zUN_Iv)Qw@?0b8UO>p+6mDUg&;PVdFyJ!BsEXd|0INA zsYk+vaF*4L`D!f-^5444!opMFyvs|ymEVi?l&sBQF>9NuY!-JXQs z^W_>xyWADu@eu7I{eQ4UV4aMvbIV$)57Vk27jHA|7wH-Mc|9(7gsxsqPlW8C-_|5F z%)YiV527DF9Qk#&F(&21-bjC~I63!rxNanPDvfnR-T8G1IY7^>@#V0OZ^vD84{@3c z{HCqF%j?_Cd#Asv@8)|X%ZdvVvV^`_BQ<+n`+>LGw0-x!_JXGo^vI(@Unx+r$9AYlMiOU%i(0rl@t_H_peiURPpB$`~7 z-DAhruT1k>2W@W)ZP@&cL02uhCTY`gU0b&MUf0ImT3;mMZ6cHy0M4D!=h2<4Y&GRs8V!)TI;M3-0lKH;yIV39at- zpPOD6to^QZ48_ zPVU`5eJ}KM{@NuT_mMu>TiNXN$MwPXfnC~Wp21q+@+10bQ?L5Dx-`Ltix0_6$;V~= z^)LJlWbEzX-|v$T)z{Lr1fuzF8;XnG<+MUG2JcB!Qe-A~V-Yg?E<%?g)Dpcla&6zv^eL>2`%O>d#swc#E}! z?zBDB^NPj*B1ri+x(ePeEH6N-oALRb$Ja|te{*Uc;&7Q1Wf*}ePb zciQsTn2={|y2t!Nz3*DyEOpsh;=kS5;D%debB)5EuaR#9<>v)|1A~#_FS=i677h8} zv%4GUndp#c#W~Cs)Pk8punC9%AzY!}16Ex~n}__8?oNK^Skj?`*FmQ}TaRxC`ZvTV z9w*LMYowGBNP{}4?|D7RIMrwSE4tUt9p2E791x)<*j+cE0X#o7_{EHlSL1*j7rkyHa?kn9cRi%Y-O>;*;WLgp?@8x`@?Ef8krFM)hjbUm;jBl#*yjh%D z(eJ=SlYrv`MV9zHj^G7MboK}=k!K2XQbZgOA$^?s6%MyRrU=1~4O!55WeM;`Y-Y$Z3??h;sBK7!gWo?oDc;_b6N(gjl$meAmq3%mvkh;mo8?h%Ev$7~!P{(`(+NvsFtptJ+ln z*20g{Dgqt(#Ts9aGHos5-?8rhuzae@o5+1UK>AwV^1P{7zx8~shac8>B`K@S>|%fU ze+1YbJ~IJ-G&$&{omwJNu1lqoG5w_%%IFA~iwP&}@91{|i&*rVorrNN{XZ{FYcqJ- zHKjwW6C`^e8?bQ-1dwNM1&H@{sLPmm%_FkOJt;56+9$;Y(o%lpdOb8vU zi}b5G#>$xmB1SyYdhvIdW8O8Cd8$?RhkQ~b8VNoDJkuPv>wbk9BZNN~hNB5_3+-13_O9t@Iwq+MdiVdpm< zT!4{1PC|eMTVg|1OgD~VPAq;dD1BwvGO}ETX7$HtCJil5A!;hxNNvjU?R5BXsr&FO z`00GvksXAM^%>?C>xGAZ$4F|r(3**l?JpjTc&7D%==9*6uG}$F>R@8lj?$HbJX*Wh z%FjjWC!VR7s=At9;7%AC|1lc#;+^e&gL)BrUqJ{p#m|h_DmyIQUG}fK;S=k;pZQj1 zjZ?K~^@*8f@AY6$UT`YfSaIL>wtV>q0~kz`;u{Ukw`YhxI7VaYnS4RspuYS4k5uI- z*dYg6PXu*;1AHZNp~a2@?AdUhGMgNZa7~O%4toF1n^F1OA2M!6BY}m&>fn+6^x(1L zfw_qKmp^2p*hTad`zDhSgKB1yi1HMrrmT(LrY_&r40lJHTiCxfPfi@QmL7Y1F*J*{ zUP+mcy}?Mk(ONIV)Djr57wqgDQ?WSf4ZT{Uhmn_%LZ!3~vtJuOJ<2Cb1_#c-ln3-) znegy)?$6f$QKw7lVJLPxp^KH9>9=_w5i%?3{q=(2{7azbugks0U{y=8qO4bomaht~ zT2kh$_u2S`PoI6b^f;B#rx)hJ-Jil~Rc()tLMBLQ9imL}sZ~IxMAh zf=eaH|21*1XO}9XjcZOvVAL(yVxs9uao#<}K()VE^He1hi|Rk>+mWlukwK_sO{>R{fvCytI)-J^ z;{@xiw=<{y7kWL~%SCD%_vxyjBiDFnSCg`BP`DU?`f72r>Uzj`s9~=~@cq?1ue&ZH zuV@h+_ZM=w!u0K{DJ`*x60GaFJsgDj(D?mMzH@>K3~OHJd3e%|m0iNl<56 zZ;i@`K`3h&)VelNyP90Kfxg9mN|iC^%w0RSn$#ajni;5BOi#)1^{R6V$m`}y(bb*< zOUlFyJ|U-8zoY90!GjZ;9!3o{I*)6no_{e}LCmalbXgW&KT5JGeNdL3vSx6pdhApe zd!9`4lotC{I5m3*7P}P;?((mD8?$`vd~3d8mK^wIDJI2(`~EHOLD!m74h&Omo|@KT z$xO|$^;2;S9CTcZ#ymTnq$&$Yxa zl9NmsaS_h}Qx!Zc=)P)gr6wg^s*43KMa3v4)BU{A zX@A}Vet4Orpul~q31D2~@`FpG8ocqhfHjU{uaGNtk zLOX@w8f&A2JTA4x*q5SWF-z64sL6Cp>9G))VqzSo>ev)?yu-MT7Nrum6j=kMW*WnW z%R-hYYe}Wc8Y(r`Oj1+rq>5!@lq_qTbXprjWJ<9sBJeIu&tqCn)C%cWO!rXlZ`_Xn;BALE<> z&R&`K8+_jGpGOhnOMIounpbM95$U-$UW&4TSG26Y(q&EdMs@k~mMwuUlFnNT53h~U zn)u#I%Q5#YXR<5i%AG&W+@U?UOxEl9N?vKTw&%=UJ9e5m1(r0@md;{ZT7y$gojpW$ zGz<%O_~8AM^cd6YeoVvV0q!*6j$G?o`!cE`zUb0sZ9PX!F8ayh_TSR7jK0E4g4Hvn zNm!yJx=Z6RkCtL&>+STV#Tdawyhx=o87U|BM1f^Q=}+d|E>T*GZM1}gqnRsr&L@Lz zm-F9Qx#(ouzmuKYy~&#q!@%ako5xhHC4N)yxBd(VZ7&9SwCI@y+TjKYjG0DrOH}xDYC{()it9Xms&1V*5y)V?YI6~*N7=Azc;oox8~T8O1OzkP>> z+PZstV+XJ8eqL}l<)qMO{&y9=#fi>t0?OZg8I@en^~v`}jGw!3;_~*_FDqv6?d;39 zq7vEnAqkYUqX)hP{{b3@h_8qKRO;iva6bt9?D8z5U+pU{E!Jk5QF@_#){XASD~iSS zR#22n`}s;|u`4abbd;)M_mb=@-No!yii`23@R)XRv?!HgzNP0FcPY50U2rTdm1>f; zrOKLHiil%V=lGFh4tBgkwFCSa6#4mRaB;gKb7H}Wz0SU%anvV%WV%#YV@pxBmr9ly zT&S$1rOFyws;p5-w3o(fDy1mey;aK~E?m~BbXjXkQ8h18l&y=JWoncwYrvLB^Onqn zvJ4+)x1wVal~}crGhEejMlUtapsGf{G~+4E;*#KC$#uviRAjmXCsj*#!#{7_mk4J| zmd?0570ezm=aDmUsmYmeD|n$9hcIDcg6Twb;fSCRj*$*O2WO1mBmiG5tD)|?`RcYJ zQ2!*GZ7^9v9O+tU0dc^eDt4*>FjSQo!&WKZmcW=)63n-y0VP#S1Y{RXnxz6cOJsne z)yI?EE^7VW5GD*j93TqAG1$z|CmiUHcnduXfer9iYic63WE|{bXxAsv8Y-eRW0_j1 z%`F{|bQm5=2pfubs}m{pZA9l}^zLOIVj=%o@E=20Z{hy(;cQO5Bd2nIv|cH%q{1t>-@3Sbz{ zlft`ftyAtL+Ovw94~iO(*!Dm6crNm#FcPgjMRZ?89~@ZXfrx(t{6Ij0C!zSxI6)x6 zgsk$bi($qsi40byG3Qgpcd0~WV5LgKpjk4^DW@~0gAT68VRlt)NsYuXRRYFGRa1Nd zF)WoJ=Bko`lA5K4a}n}fDk=o9R3<}euLZ*O^zw!*9R!t$Qcj(KL6~rz?hN6D4;kVK z{QlAifIL7RgTtSrJW@1VF;z>&oK*swJVNm;l@bN^YBLlp##eQJPH7sJND4}_RJVGW z;$AA9GFmEx3Sg-v&X`L|z=W4d!3>tEBp7p2X=2PvCB=xBN{=7PdPO$!DTeS_IvFf9 z0Y!Ep16M71rel7dxUCK%5yxY5Rq>c{sq&Z@Rs#VL(Fr4G%ohxWTtf$(j>tO^1Tod$ zCU~wfkyYa{Od*XqOB#>)mKu*tmdZ!F zs00`#1NkON*Q5f#3UNiA=J>UO&rxTvFM5= znv&wNi~=cDO9P=@O(I#ygi?(Pp%zjiqk;1?Ei>_SkXW@7LRwbjj$UlIBdG-EW8Pq< zvced(kcwux6D1q&gvv$*i=~k6n5#xbCzSH1yft#5FOJ~)s?Pff)()a%05uU}d|ylU z@t*wWZ4>GM&WNYc>IV^Z1mRb`=_p2UN<0l#M|pT7IO9?zI0&v2N$2-L9~iJUo(=$p z9HlGJaCrOZm#fVlzPxMGDm2ZhDV5amo+tR2_^ch+@O9Au<{;z&O6tIHA{`E0*ibk) z1Tcu4cYS|?WQ9>2;!6gDRq25GQUs1mCE;8uaR*%z2%Mz~;r43cRfbcmI>@rCI)l|V zhTc&Q@udL0Bq@ z8}(F!T~q>Nyi^Jdv{FgNz%G@MVO}bg5m+jc8O)`nGcZe)&>}9CI5I9O0ZXHuxXAlU zfy5}k>it^cmOruljU_?os?#8URt9aM{3}C5E#b#NfIq+iXn88w-kdD7| zV0g|c)dY@MvJ{S3vLw!pvLg-PVe)r4U!~H?*Yx6v9QNQJXwMO-8fovP9>RrWbA1>1 z`E&Z!#+-3h@6ZK6M-e+qVTsx!kNO|EGwiF&2 zpXfbdc!L|*ed$I6!qcJQJ`iwNVKbb3&|t2_MG}W*)e}J9SJ2O*b4oR(5Va#@Nkr#m zZ4^Q+q(w&p=d@ZHy&2S2Ep!l<)#$*IjSij4Mq`*l0#5BZS&baNk|T#jWypcqQlust zIX;%Yc1z%gNJkV(Aq4S^c-S5MNO%bS?x<mmV0S&=5!`g2=<)g>SiPf+dhR~-Y+RmOnErOANd zTc|@u8QbrKy*x-U1L2SZp`)LMQ{*W#NL0aM)=pe$ZCg1rA z1XMK`!xvI=YEZq|DCjF}6tJiYSu|VhwK4)KS)~LjcGXg%=#hpI3@ADbhN1}5g@L{h z4g-J+9w1)}6^yiKlAeiTd7r&Cu7SEOA#_&64eixeNC(oE8V+=;ItNl!9Y51Z5ldqO zC5BRvy4W~lyi_s_v{LENz_OZx%*93^;iVDBl*y{cpd>_&!I|`n73q%*--N`@bz(A`#C*uuG+ejFw8t??}cWPjqPn?yikl zT*Q@asqf@51O$6#AJES}B`JZYzp6-ET5eqGuF^YfJua|sBmZ%4%th*+{*tbiz;3pk zz+Y%u|GQKE#o{b2$3xZ%!L3>~&m=rvvdUlK@O!zd)5gLENvoEr<$T?Jzm{~hL{eMu zv%P=QQq5&gx!?RVAzCW_QR*T)L>qV4d9U^@#6 zQ^fPLqSI-Kzuo(97RAD{m;cgV_cM4ac%-DNCC=Q=AsOSDl(oc&&tPa-B?!$BU|wf1 z6W3DNJ;--R#+F1eFO`NPE-De8TXw%t7-X60bY|8bIwrzy6uJc?$36vS$LC zwG70b{{>}LO9q*jN)7@qmB6^lF<KF4cny??XA zQU7^#&Ug;3_Xk%1lV!azOqGJ{XZg+*#2M?!hnB|7wGu)9tmjr`krzvt7rkb%WZCpG zjlTrTYC!n=!te3oneO7urP@DX-M)Jv<2*Ckh2q?t?_;#R6{GzJoL4VY4K!tW<08?vX3|b}l zZv3Zu82a6pDz|_C%B%SPAP=XbJ!vt{wZLp^sY^!Nc|UDwH}9?Qd*`mZ7lnPtrng^g z+BpB8|MF9JG2C$*;vAoB8*>{Uh*aaV4%S&Nu(@rVrnO{Ksd}192NApFR%DY|LZ(uJ zfpLLYDiR1js~@!Cx(({b{ijaq?%sau8~+IJDnKA>DFkICf{Utm=|`(wbXyOg=H?51 zg&6<(#CzI3W3#5uS5zPp&1nRYYdC)wR(@`MovJv9MULAoQOW<2Iw3oevuZ8F{XXl5 z33GwrYrDHC&ys$?%om1(4g;Lhi5I~Ek$eR-h!6*GobcK8$)o=EoF8V{@(=ueTI^&~ z`z8(GPc4-KR;pxOZ8{;gRFx13EUCmldvyHP^#A(gN&yOHEoeuTf;4ZryE^e7=;w)X zpo;PY5D}3=$VPYmBUp~f7uc=)YuUQH_wNqozBjGQw{|g+M=c4OY|_v#s%=Dy{a|#Q zgrLf6+nF;IKyqzY9l`qVM);x2^PK(o$ZMnWX2On}M5D~LUWl`n9xvwp@k298*`=c& zt(3O)TDMW*?^9X|R2H|25h~SY!h%O|>iL|XuhlaDpyX>f3 z5D)VJ_Ye>R00aO+Lq#_L0B>}w>c4<#TfW<)9AEQa|G!E1wzu_n?vUue1c`_Pe!@?`S2KVVVt~_2 zyE!M2sO9b(7eq^1d(ZhkV!d5#T(S1C#!Y8Ve3s>rEEb>NM(2w7F7T1oV#I?wh&GnR zz6?y#NECR-LIfe;4nXDs0AvQPXbk}00lTyB_qTg@d%I`bXRh4ycHO<@T6MGBRc5ct zY(`o~!V@-tUzDT(3(Xa}07#Z$+bd-#EP({u0w3@nz(2wE{|XS`6JLDR)vRo~c6Hr@ zjXL+9$9}it;(X%%Hf1liy6<&4g~pAwtLOf1#G`e$dvE(@fh@zE5#vSK8bjC#g#Mk0 zZ)|a--E8N@+Zx7){7(MX^61^|ESPt1bsLX+t3XU28OeGT$Y6@)VG;t(O*lRH#sG> znu`)9=Z`(^)*E*+UxLSrGB$D&Y{T3)*-Xw~Uuh?M`ktFH*SQ#7Wpg`=mgVhS{ho+_ zv+{4BZDH4&hqH;><)US9940)E%UgHP6Z{?dy)t<|T;~SZVPe`6r+?kfleJSkyFZW| zhCh_q$4Pk^ePLrZ#BIClcNXSnQ>_jArLXVO*~2z)-(e@t4vSt^f5yP=RXo`@8EA|` z8~0@o{62`C(M*7YL6*N|FZi`7+4JP}bLY5cxBTf}azFq4ec>4M#broxyd%2(d>^M% z$2uAOna&J)JeDEqL~I-=h`_mb9lr%pjyE_US<}wI|H+17o=demqi)@+{#l)i-@1F7 zvyRkG6*x%CXb;Wb1TO-NhsU&IHgx<1bEFj6FUNwa&F53K1%F$}wug^*wUwqZL5t8XgJnr zS~#F;kTGe8YDYQ>Nc4_b-fP`PtQxGWJJfKv{)p@O7%cnloT3;Weey;# ze))an!+)u)AOj6*`NxRv(DMzGYwzH(%2*Ok|njgzzTf z0TS_gQt z%}VIA{kxyUfA98&cQ_aDZ8`h(**mR=KLb^sVs;<$(_#G2F~kbV*73%iY+7Y+e2pSb zQf*Th#>&gg^Ub=>@}pnv4Y~OO;R7Bc_O^{~J|?ngs>2L0Y|kyi)+IR4N&|}vK5yY4 zn9x6SW@;xnVkw|AkLBezj%Ro`hR+%MY7XrGoX>U7lCpB8#?6J?0)zYn2p`p$cIX78 zbin>lF=D6jno({k5MJT7Q9RV#7#M00sh*|w72igYPbvI@M~E`h$h*Q_gKwzH+pDiK z>~$R6`Fpo+OVa)BP2TxgXYFC>&L#e1<_p6*J1?)BHMYplSq<%Pb5#6j+N%jzn1XYt z)(TNVYUt0~SEi;9)+a5Bn3i)iSKZbvWZ-?RH#==``}15}W^+GIbLU>ajeSuuhmVRz zOcHPY+|HPaUIjAXzPNBXyKNCrU$2*C&6yEv+ACwF*aYL9Q4*IFyo%+oorYcb#dY7E zu0xDOIwLZwQx5Jj^IcfSW0<6utPV0|3kkTOA-qbmFY-nqRZL8{j}2m2$C++w4k-vA zot2tPppWdJmQyE!No)bYyg#PAn1zeX#oB^3-xE7|#by+)>5KOeY16q$F*63-&nx`K zKBLpObiK=zbH)A@o^-Y*d+llW{-mi&@EXy08ZB1QFSplQ?;g&Czrwtoowi2$zia$i ztsqtJ?6swS+z~#DyexmMP29)xOG;e}PCJ>dVRQe}YkDB-p~fzKAo+A2=q>;94*b5Y zZtnHsx3&Gfv`Tr`Q#*FJ$Xr}oK)#iKZS>Y(*Qh8jPt;aG-?Bzy5c;Mnbzb%sBQpcL zm#ZL~?(>3mx*tccZ`rVueV2W8WoczGa@<&`>gC=>U9DcQ>Q>u@piBSev8qePo%Bx% zCp@7oFzlCmu-?;OMaboB@}@HaMwW4d95(<$h^@=Xf^dQC^;wHTud}A7KGk~J;&pZP zK9LvyS01^VXPCgH2>$2A@HYrpn%Kkdg^?3(nzMs_CV5Qb;Ggy9&IisypFQ_iA` zqGLm_E^OM2J;AflZD$xQRN|25@x=nup?Q_mM0qZ2%@u0dOr)rK<24T|@(BLZplj&o z{6&+DC7ubr{Ww6NFZwm(Hz1|Kv|bzlS;hT zJQBrghKb)ATe$!5%~3{Y87+0}kgn-2nn|>hqtID~VcO@Ma^{;VJh*FmzkA;0m!YKD ztGQ{jYA%XkSm-zvY`{Uc0Bg?0QV?Ul`-8=PbXG&?goNKLnW9B`q>9%t7=s4S2_dOZFdHnnD zwTSdTDBV#5wU}O&&%{qLqK0Fh#4g-fpdJGOjK- zY+A*Bi(y@h=I~wm%Vkjdhw9#l--kU`7G9RxQp3Mv(mytbF6n3btA(!{t3IDWBF*Sa zoi1e8d=!gwkhXTv|5I($&pjMvPq}aXy4lTYTzIE#bBJZioNuRHFjJ>h+2DP*z>dgg zj_m{k=v9W4Fm=sT zt+BVQw2S{nQ`mZF%3IJm9^IpLY>;NLHJaAeL^H2NL>QXKmeD-6G<-=xGfJ!lje(yW54KH)M;h{-Ba1qi zv2`wc^xUflP1LceaxW*6hM{0%{8Tdd?TjZ}sQ%amEwsxW_B^tbn;+qGy^6pKh zFph|_47l{YpvT~u7>A#btnqU+d7F>+t$B?cJxyVYAY6FEUnMBX$C~5)_TN))OPyjk zgqfgmGH9lixYHgaVfovYnsRKiOk*pRDQvBoYgPow#vPA(Y-c+O`z0T@ZH#-C8tZ*m z73#OerSAnh22VeS)!W&9ok3yP&ks=hZ0QPjx|$KfgP$%|sx*04 z{Cw>$$}+Y*nb~jdaprj7z4yl6(t`4Eh^pTl=xR6U(@7h~Ho9aSTPBm(%4Eu0+U6Qn zO0u!SWExv(w05{WGU0jsEpVi&-;V6H8%aoX_@Z+pDb1hWqluC`J(js_g)(JdY4@^% z_I5+Wsx*bWIH0_OuE9f{jfn%^Ca%n53uTg9K1>;lr(9z;$~Lx@Ok=B>R&xlBjChKF zODu2dHzm96h89vCewH-q(;rQqHYp?NNle`<-zj5uo0t8$zZ;fTwKpsyYIZ||u69F8 zt?O`Z?n48serT-JZbM_Oc0)6$b`8y<+S=HkVA`(T=Z-Gh(}`?vD^}+AEBjla$&OCl z63Y}7kwa-LGfGtKjKI%WObn8HTb(gLp<}}hbsqMvgfVtP@Vlq)o~6oAZY0e@!QQD- z>-Z1CS2LblT`ACn(Z#uVGvO_Nacv1>Y@CTDnweE%#j4TbT)CN{qQ}Ln2r^{bOe=A% zM#?va+nniag-miwgGAsS@5yDOk-P^Fnk8_Q zvC7Rnwm5Ux!p!PR-K}F`GmI^1X0cV7!uoYS;?{7GK?)&rm$pF8^ARwMx8vMB+Vf)nyKeH%C|fzpJ$AOBMNtf$m8lBbSUW*+V58uztHk z`98$K2kXVR%Ze(blE2I2Yc`7famxWaGZPnN%W~BjT}yofA1r z!?+@tjWKxW+jShlrkNuaWf;d>=DbxeE|lR~8rcf(^q{;it=*>u<>hB~sC-M6Y5lUD z((zn-SCSN_@t9N_m7gfFgDBb#8xLOwnWF0re0DykUJPP92`om!LVY%=YN!5_b)8ct z5*hD21g!9*{O`7kzAs2UIB#sucOU$jn_mrR6*;4;$#`l^!4bzdD>e4NddAt=Kycrw zBkbue?zo)T`*ANlE|b;Z&sS`A`)jL81-cF!H0NEj{_hsC*iGq5ecdxjih`uN^T!s8 zn->fQaZ6iXjS@29Ih`&@+UHg;yghsfpUTv>J|##hKeKzhCXPyuWJ`%6nXF>ez){J2 z6{98*&VT&#Qq}#nlSPp-nah^JKXEduM1cSN9!lJix_KB`lVom-Y%!q`G#u9wfqN-DG(pwCmG-z33&$ zoDvr?qu}Q?_u+DO*fa$1j)^{={p^@K%G;Z0QPEQ@*~B}`ycFD^@T10rk8AuuL&}3RDKE=13YLp4lnyhJO>RZ zepiGs1h0@bw$Kvdr;(&pXll*r_ZJCUCS2EphN{WMK`^wUT7YO*m7r)not)hcp_7q^ zn73s-T#OABk2r|qldTig`}CbPeSZU^P!)fPR8Qku3AxWX%sd`DwJDsdNkS_@7H&a@Hg@+I*X_Z3+t%60-haE?h<{lshh~_o1lmK2f1(eOF@nR_ z+K8GGXwj&e)~TTer?zuoMh-{a;a_Caw0TBx1eoIqutX?S{4J9D3{}Okf!eR}*tfc? zrCpqr@Qg$YFn4G1$;seju|b>zM46jVstd9VYm?BVF6LeEVdqZH=cMhpb_Pap3sdu( zu+Mfw1D9<$L?|A3nla4a!*_2kR5mu}AbIyHwY^b|lSCr6fDm@i;!6!LG+FcX|7-_Z zZ*gM)?`6%@LR(-uj@X8aaOi>Yp8i`_?#I2taq|skvT5I;)0MJWwxA*7amO9p&b1%0 zv!BO5Fv{3}ZKpu4S#8&TtcNxGa|$&;lj^ti>#`}axU{nV<>SsskXwLnrV-QumYO<@ zsw^XFf-I%L8z9BfC1gViXVmN&nJ zmPmJCgx)Xsw1iMGg^2b9K^t13XfOzvN@+p^OlT@YgDb?HjKsE}HcvBdkb@aMw22!W zkxdSY6-AO%p)^@T9kw;McIXcfdk5J<_Su5+3j#wjbOeqiI7UJ$fg<860a!V!1b>EE z5vv5EJg5X1S9M!fVP)ebOggJ#|gqgs>R^S*gl>*JJRPM8vztz*?j@Fvf>YUrc z-|BCm=$xA0B7#??y-yFX1!Kz?bC~5$L zKz+Y~OqD`?$?2YpJVcMuLQx9_y=5FKm4JOlnK_j7B(V8FY1_Qv8RC&~XP8BN+G9q! z*kM_YsrXtX?-@#)uiVVyQoRGt42SQ$!7J#Cd@iEI9HzFwd9iQ~xlChc3ACM1nE>Q{ zOlxNX4qdDPrvK90Qj!KMc?%o^ zPWAXZAP0b$LbagpU9UvdLD8ygnrB@w?AI1uPN526cxr2Cl$mpAG}pPS8eJ_w&`~A8 z%s*%9Kc?Hi&-$T$L}Z!mptsj`fgDK3+t3dap`k`ReaC|ogZz4KKBL+){gZ1Vt?{wyz2T!O3AN(^(IiY06BN&D(>N z1R+rC0UyAyBi(ew6<)XGN|k{4Bt=7u#yB9nZx@>9)yc1&0iw#1YynYX5isOOnJA|S z4q+w`Xuov>lfF^zA`BzS3CQ!WQh=a{Se1+@RtZFbN^snV?|%qUR_Gm2G$QK|{FictbI z{8fyUR05G=N{}H!V*)AJ5e6|*1O!;uA#*B03}MmN@vneP11vp|ah!$alyAOeZfVnwG<5 z5ka3>l8R78Q&otb$Evv<*?P;_!0ZbvqRg@dkQED~EWMJW!crWXn_OAN!S^};LUT~B zUwgN3!!TvVnX-wYpA0>k9-_tu#PLt_ev}`f6Z&5*QDb`ScMF6Wz|66><>DncmNot| zEw7t)g=(PTSXVP|9xMiXv}Ks{x)rzkBD z*U-*SN-*Sv=mg58a>{Xnrisb~zdL>3=1Y#GZDuJ}^yKueICBPJF8^^**5L2VxO-RAE zX;81W!L(F3o zLw6s6%)}H!8F6BWZj55@gq;96U74uv44M(JSSzy3p$Wppln64DOfb)*vU++s1A0I* zDqBOiP%=VIU{ZTbWF{2hW?~3hw4+dFM-jqoB4GKAaA?Q6T{^(e^Lq2XKi}aX@3um$ zLD2;nda7<#5auX?m)>|^hA>nMw)B&Cfe54)yJEjLQ@H2Q;R#SJi*)O ztzfPQ-@M+CG))M(l2)NbHCI-)uJ-6P5cR8$WiS?)D%OrL?g=02nf_S8G+|{6bMg{q zDgnc6E@1KNBU=;>#;7+O_-b$%Q>J5%CLoSm%Fs~>V8*yg_h)cMM@_UFstL$c=>%)S zn`>=b4;aM6B4GKQrP&}beq!j4<_91ncDCUVbOI{nh@na_#Dpavj8=j|Y*jGCN+ns? zT-~c~M&}X}Kd9emg8&0h;ZN{1`82+brdod*0t8+m>Gsp5@E{~{>oV{pIuoAYh=F50 zN2dY2k`xLpy`rLAh(G@_`DP15MO0lF`1`8CVKJdfVKIYB6aEZx1qP$D&l4>Tz@=d^ zp;}=vtxC`ssogY&QYkyXIvpKBt=-P^Olw{@ea%nT0rfdo6#Y{mO2YF*bc2*{8fWVcV5WG-8^jgZGzZ-c)0ipwS|m~xB_qEF?b3<2t-oaAV3`YY zV9Hy&7#S4dftJ?ah3Y^@;>-1m6H?9e*#amDQfQu~sT75WRVuwPb)yke3`Ou1`jYct zPQyE5e49A7z||e%j5w&v4rdc!@a{0qA!Lc+V29^qn&5hWMUqybT_Gq+lQNy&D?CS3 zDuo}9dlKhUYK8EKOQjTQjj5GF@l~8ZR&X6AAr!wrT)NMsF~_k zeMK_L!3=d22swh|PTlyu(~Ols8FT`qu~mFfr+C{%fT2@c0mgz1HFdx*2xO%aY16CN zkBemd=T>X;b>26e$CA`D~9`*Vc*6UbqFVw}u;f;5N-41wsdY}q)jnK2>5ny>3{Y+X2Q4Aj{+eIK;3 z!D8I|ekDJQb|&KxYl7avyKGyj`*QnElU~$Q#$RrM z1B7qWb3LGI=L6=|YCu5I3lNZHIAH{shp8YF*qMYwstK{Wl|oQ3TBh&gB))np+kQ)r z`SYRmzdLJx_U8ZZ>w+!}balc}4bR0X;`sfBywhWQ6pDwb`xIIgs<~em3V#VQkcLdt z29os51Re~^Q0ba?*cg5ErCd|;)L9wkP`lsD<^Y-5R0YPkmA?%*VqaQv)#XmMWj+dAYJUOSJvH}76nje|0`P3w5h+;@CZ z0zqNfeBM`nOKb7h-e?I?TetM-#pPIrPq7}X%;KPBnPaQ%N9ugG5X)_?%a z5D)|a1OPH)MKu5bUu3V=SV2^Uj_DcL``*@>?$9L1Ed>?$8YKQ|Ql-qjw}iM0JP0h}ARX-{gd$t( z%_T(}WI1)}0qQV-1DV^o^|HaEdsx)$lyIX)GEp=eXMng-^e!rEsv7 zGHxlbAcBAhz$XL<002e|h=u^b8=&R>|KHx--tOM+Zrj`LGMO#Qw%p9++_vtPneB^^ zl8ityf|;YOAOT1u%!mMk03s5;#0Wq@AV5$M1P}s!`5+&KK2eJKg!%gd5|wdPdL}YQ z)VLEtP*$#M3zIaOW!LW|7d=-^4ri7kF>AE$bjnWJ!h%aDTUS|K|I*!iWhk4PG$t$h zL?h^t*Iz|$zD$T5XEwe0JJcCWwV05S-{H`zSGH&Q{Sw`@j1gjOs9Hm`HZ~hJAr{u% zwwAXrn|Rl2y=E(<_#4f^$+j(4=uFtO`84T=1+f9C*jBN$?%zxfnbX_QLU+DSk0#oo z;8g_o2E8r*Q#utkJ-vc|^OmhsCkK1f@wr#$ciAW1&e`zdM7x<0hq#aUm zVK>5~sB#4w_*()P2V$gdo7KcphG8$m=6aArXV0}_8RhHVR#-w(WPi53*0v;(lBNO! zU#2(?j~f*lhIJ|{5ML5cg_YXXk;!ExD35`MFieE`ud)VYs<4^d&7PgMX^k; zEu?We3{@lJ8t)W?f7C@zt+nZjchz^XUw%Ye5k9Xiyu3Y zG3$|qLs&q@CP;6bt{4k;SYpP+y3Y}FnIT8sJ`bjX)Fy4k@0rqy0r^$6*;RZC8dhzM z&vbi{LB)y4bj2MN*<^wiv3#K%Ms-=c)vtNTJyo&*o`szh}QAfvHi}S>+lR~Zn z>@)w9F44@4ks!+JyuXsH32ep#;(2LA_6W*2oe4GHq*Ai1R<)M(R19S)s$_MG8guAk z3;AxDAnubDW)q<-B(YND9W>N>4g0PA{-!XZ;k~x0kh8{ioE67A+g0b7Gc|c2K^YBX z=|D~am0e4tLB0yfin54Yv)Y-O8{u2@_|R}i;`ig8c}db>d1l2USHa3EkeA};n1DI1 zWR)kTA=y)bhcD0^MrF1iPk zLV0@BlM1hU`@!#4eSTJbW2UIQS%Gal-Xq7e9P>z_xC+A87r-4%fxrz&jLv$ZNuhSd zAz~0y|2986ofAZ>UoFHr1fg+wyXXc@>08IU15MhbJ~hwP2z`6 z!TEz9KK%dD#}888kJGb6#IPn;mF=~Evt2OAgbf;15NcsdM5$d@Hw6%Z4T(4wJeKb> zysBzW^-eZ$T9u{#FH07>0R8wQ^{L%WS<(0fYRQrbY9g>k*J#rntR|HsseSI_8UVNI zr}-axrU5{jaaJY~2HqFCJP`ZNM$X}OS3ZqRhzT8JX1olWM~j1^Q) z1j%g$cIfoc5>lGSrN~_sOiAAl!@*QlA#(>5M1SbJk3_WE#)`7O3JiRi;5bNb@@=b$ zQ5b%GQM2)n>>aa9CpsDFj71FcMH)o0ydm~?PaZ{O?+#j%L+@eMWh=I2@3bU2o=;2# zPwaW)*|gVS{?c=FkK1<4Th0)tt^yzu>D+!;@4AlNUcL7oZI*js$^2>mv9V8(Qq!~L zAUVP1G+d!ks9Vcv5b}}7+dbyPupw8jiqJHycBM&_%?Z>oDsRJD_uy3gjOpw2CDM-h zLNsCE!unUnuSvo_tn~V8mET#xXoPJ*8q4PYCwalBwGj#jAX(ccc&X1y4Xkg6|5`JsBU3f$e(rF z)iqb0+Nu=C0+JuEiM18nubo!DIb@jKWzhDLw&cyIow6Pkw0wto69K6u^q%XQkC zM54icom=bndaf7hsa+Ir8uu}JE=i9Qw)r@Yc$T*nlAe$#ZU=p+t^rRu$I($9wgUU_ zem;^8E4aRMgUNckRapr(a7hqXGg!Mp`FBk4h53pD{#8_1P;+t}9>wxI)_4RL=-lTwpe-$X2AR4>fis_JsI6IT8?FQ@UPpy{s#X+v# z(GkmADVr)rr`vbS+&wK7I`v(RPF-$U5Dsw_3}?3+M}KVkhK?$)>v6&& zBN9?`^CX)1#W0k*m>1MF0`k9BGxI%j$E6?IN;Yk6DLulJIBqN8hbNWrf#!IkBdE}d zyYWM}BAG*@Kb9z&&j@TW82Wh#_n9*%#N52Lg;}|4)8>S%=8QdRwhFO5*VZd)Ou6c3 zqzm6SVNCm(fra96LzTW)X!zIkKJT7j~ z`<=6PDeG^$=}=$8?mY!WuUz@*LG$i)D$Km-@ehF%T!H$(`Qv6bdSP&$G8J_A7tv2? zXdq^->%nq`($Lt0q20(KEw_F^G!O61n6T-gMX=Flqo-r(64RKPrxgz50&jee5z&00 z#GsWT8=2fkD>|cj%)DF1{$}$eFoWr<^M+M} z1J`cX_*1lE`+v^s(i;x1xNv%vylR%~i$ypO9V*3gPduKcI&fKU_R1?pY;-+B>6M%1 zJnuH?;!9n&ky+}axpXVPw{yCmiRQhKxx$eD_j~@j?G{mAKsfuLuOi+q*WpsCGQPCv zD8@ZB5Aqs`CbF}#G$V3pgA+1iI|2bPG-d(M)@)=+=Fe1Sz4;F3$PT*7%G$Cm48KoB zT$vcNF{P(HnD^0Xmipo}&L&VpplaDIJ7l;<&+|miW`Y4j<8n_B2j`Yt9L|sn`u8xgWHTp+O}mzp!`a& zr5HV@aHQo`-w&6%zn6^UIW`ane7~ctJ{Dm$K$yAxw>oj&-_u2I;Fd0p)0b+fDr@Yx zs_H$@|Byq9HTxzyIlg7UZoS)gxvrtPCeY&LL#KN0YrHzzFb*|U?b>}+umteDxuDM5 zEru%qI&W{x2N&(?1JELG-Uy#}tQfQEfvCG(y8W2fc{Ef_tgC_?=AzUdx&)2K9+_8f zGd(#Kn*G<*t=xR7pBY#4!8uhh&f)S1ce|DPJn!x?^LEo13eTIn{f8l472qY6U0rS+v#i_mAvC2mnXMQ_zcp<5>s@x>?9u$J? zrE2z=+0Tgsgr}L;r8swPuG@3DoT|%RiPdr!;`g8?T_n}Z6^RJk=&XFZW(W&!3b-0{ zS_*YLvXKx!zgNB}H0m#MPD-BXdLGn1{t_{;}Czs)S@!mrblN4rEEK^p=^wF`}# z1p-=`|-q;vIb$$w}DrxlXAgQVRc;HL`fF^G(rqb7`f;3Y>%Z?&}1#R0d(64l`Ny^`KKgDxhzH{8er4@z61qr%x z8s&l?sdDQg3z933f-E)7k9PS>)>W$O-a6;>z4i2bpqxjdZCp9>!u)dVY>rp4E{U(V z*QG>7go1KiSX#A8j4eEM2;+Dp)UD=}|GHf%eZDI_WcT#6IkMZaw{r`RG?{M2@Tf%m z%}$)5p~IKYca}MI0h^_q8t3)oHBf1F=zzIuLtw(in{KrhK|eVKZD2x5ze8)F!27nA zmXCiGs<|D;Eq-4##Pc_T(26ZROaHAu=<8GFfn?p>5SiR$T=%Bwimap?!bav|^M*V) z{gu*WIr%^;$W;cDA@Bo|({Is;55NS86=*l?K-lY6LqiF5F$AHN zMa%WTxo*(k-OdYYAW>3=Ftkw7144MNJv8w4hDjhYbyhSl(J)F7S9t`Jl@cs_kPqZl z`oL!;@mPcW17Te2Q&*<}PscvcSNTZ#QQxgs(5do00|^!MT+0VCcj`uOTZ*lU^cs+` zkvM->yJoLz7LmV2#eNemp{Tx?SDELm^Y#CQkt1#cdld$nD+-A{!JhfK@a{t|GOoJ>es(9=KRRLT+Vdg0 zW}AvPR+vd_WKgZZD8htMSTQLEAfdjC$PAC%n&!y z_Go-8{t1}t>hpI=|E_xazhQA4L+70PE>Blquj*D+`jtq_RCJ&=VpqDeDK2is+j5H2 z$K2`N^yO7GTIS!)L($J488X!Z)L7?^cCH~u54qx$KlE)HpFQ(JJAfE0u~TH|K7q{2 zIEDp{WgbY_$F7h~lOqtg*eq}-a}FI}e88S&WjgQh<1R9D3oFcDi{n3Ae>IE8>aK|; z5csTQNO!Qw!gXx&d^^co?3%IuW@N7Jc^xa0^b&|zlLxGT5%@cDM)ZY$TU!|xGrSb< zB94+XRcK!3UAz7J2)i`S-=!Prkua8QuX6ZDYBko@y|$vFn9zvCG&x@7@0WcU`d#K= z3LYVCVeI8ZD}-6o&$V|B-`TdUQfRAFV9Cp{s)J{h=dBw@+#f* zKFU;Sy!`kK2h{JT-4}7DFa5#G#ez3)*uz;ulK(%;vb<@>Fdw*UD-%$Ol z8?N;@^f$k6$I0RB#IXTlRA1kgYJS{g^SAk%_auA(S3uvefnhOPZ{f#PoHujHxsoCR zqZNR`&@;Vtdg`9*OS%xLx&q`C!&&Eb?KZA{|Ej{FtPqRy9a|z;X$8LZKR0sJ9A3da zom<@YM>~KU|K1pr66P9_2Mt8b^gjx&RneTvL3nk=W%tzHiA_T*r3uNvWv|Y0(ZtTNO`8wTyoa8x z=k>()$EVM0W=JRmPby-AM1 z;7&6>opW!0|3W0;OMOmzrTP!Jt4Klk3^>_Q$ZvPa{BGT-vS&<5h7$UWEa<70}RlSsJ%jBjB&X0vakosP!-i#;bvVyb2C5SIM-o z2xzY?pkUw*1;pB3LxGeio^KM60wd?IUl)Pb>a+tV8Lz<;h1UTTqSvt2{KEg0Yg6oZ z-63pxX(@>8e-&+~Kg>WP$Lk$TJ9FAviO9DBkqq0Qkb<{?Bs6U>B*QjvoaaDI;E{&g z07=JfM3R;pl1AwUnp&I>Nda-D4`+B5*ORxB+2mA^|pIfC%hGnUPplXev# zDR6OqhV-w41QGlWheP@Bj70D8U=Wj5qH-Uax09}enF=_3ZtzT;%i|vtRf=bGh@L46 zQqTaA|0-?`hxsD%z7G2Efkgkjsc>ut8VG;xr(}OA^pXdJa9)~5nj4Kdc`n8j7$8+Z z?e{>z&XvsP98o$3*Wr}kL2ozrcT{H0H~-@fgq*rTnlhKqhda)3U;?t-K!TlaWvvzM zm8JE(L>@yU%z87({6SENp%0%|$BhSob4H;-1gvDSU5;15=d&LFG5mQzOa&aiH-I{y zjB_1Ou4@K&3n$qJNA4F==qF}VYYxq%cZ;DJ5f5cT8+nUt`P5a9w*8MBBr zq>srC6jigqhc6otA)nrZ*ji)6S&=E(XJgg+e?EQgQg4AKNnBbFPsC|CMpMI~F7`O5 zIpMaNbq7_%(1cTHN@vtMS+CT^hkQn4Oa&aiH*hMK74F-n=91;wqk>`W(cG3O$E;R? z7T_u$pQ^(-Jbc5Bs zBzO&k*}46v_~ICn;5u-m<~E5hDoG>t*TIsE>j0A19Yo1^4kW(4V3Nk`fJoNsG?RE8 zh{<>z7*qE;nXI|NkeTyo$zcwjG|AAU-v$-del>=aG+lE;JD<`FRsLz}uLEfcuY;LV za|6hsA^MSsrCTfd2-5mCuN&Z+;Z|STz3Ras(6_$u=t_f!32p`u@#y0F8zO3dRf8FJ zd}kn$#C0$c%5ByfLe?7)<8aV40B<1Xj&6JWk)@7{6bADuf#ZsO>%G&AbHmW>q&h9; z)Qr~wIF4Ky+N=56YDVioCeWDn<1<294j`5o$n)huaSv>!1dhfg?A!BSyQy z_MII--gA){+y;#914%$`6*$*1j4lR5yxbBv*CiYvPzavu*DrOr2k0jPdlfjGgb~}T zfP+fKRLMb$F#u;*hqhvsYI}kJ_7!GANiawu_YoB|26!78ZA>xy!wnh7SG8SW{YmveblWd8_A7hcjjhhFFhgdcT0%7~fBo%C7rx<;&9YnR z)%c2FQZZjO8l28r{>g4D6S0~-h~<#p>0}Qt!AMo6@7N>5muAM+97$Z zwEVNQjj+Qo#u1XS$KT-PX@SyGrK83djQ_iv)9GJ+D<6FcZ@1cg>8>gZ)pgq+qp37I zzh>boP*;m)i%Gl(qdKX1sjjLsc=zhhtNZJlkI3lDIe68*+*+|v4fY+{i1e(kZPR0Z z@`e3>lCE+mW8M*M27mHCU3>N7@aagOx`_b(|9+w{761E{Pptp?wn|IIY*^by?Fx}j2|0{#tA4OaY1BC?Yn;n9Wvj4-x~e&?Q$C@6 zrf&|Hl8*dQ95@3zZEwbYuQ3hGOl7t*wH3^&({dxv^S9$o&4rzONM0#s!-}oa<|v~b zE*qOj&9)eS;@26;INtrrJ2UTd?uh0>M*wGY;Ed~j+liCK3z96x#WLD{TA{vZuDLl5 zgLw*_w(zrj%SX3o?(d=|Aa@CVERz22*g0ySTM1hfG%neKI2oG8YkNvJD~8719T|C~e*-Y`PP7j> zEk(YG{!7o(d=tchzBK>#vtPef;ty%Q(qHe6wEx^)b0s&x;KuT)c?Vvv2qVMo)`}L- zpgmKxK6G!V663A?udEWA9ImW3wkFngeHjU%3 zw78IG3L(eV0SXviZQHQ?WSL>GauluZLB|@G1ioT9%EGD=MOmtg?frd^CQWBk;bYk= z&Ax(T$?|XyV$8DZl_kkeyX64EMZ;)-fq}UKZ{l*9{CPo>;Qnl2>^R}xY!{;~QxPA(*Zom2I zxF_XxJoeCWz*+WHTy9(@c~Z@9M#2KmF|KJ#p+wtSKkHsH6t$e2%yqk990>|QO6c>} z-#w|6I`u$tPkE)U`{9iZA})vwmlZ_gHjpIa<2P^-;hiZVSApCYh@-p?yT2`CEP3X? zZi~;1Int*rjzx)U%VJoOY`ZA$QF2DaSAk|0n4>%Q!@^j*>i*bR3SWo`;|j>#21AD2 zj=P6Rm27HvXffqmy6?htQbGE2HAN$_?hB2kR9F82ZMz3pRHNvx* z?Ck4T6}3vb*t!Dn6@W9BS~T7X@j7-z!i~V=?nE*jarnOhmTfaY$oRt(#_F`sT?U!C zJe+^Qqab#E_|U!eV<$Xfj1w!+wNCLl*@5>luMX#BNSJ`wwXXqog?RkcEO2FX4WKyz07 zzz;ye0#D|%oY^*jn`9AX+y=_p;b6%jSpmT}4W_ucZa~yv6`#wwgR{B2=5cFw`ktG4 z$CC<(&bVJPP!JDO_M`7=+}SB`M7&@)T~>$X4V*E#gXb-Cp4K;j?LvCY-5^>C6t3T@ zv(kFV-47A#NCn9XF5GCCyJKoff%8KFVc3&H21P_wUWkT+(Wrt|bt9wQnL*-$ef)A6 zRmWVGXYR+&WI(wBwq@KvjDGSMdqY1M*Yh(ORaO^d3?iB`qU>yHyDRB##EXFht-q6@ z5gJAMu=+SBYG>rR&By;5o&i2Lt$FOt^8)08PAcqUcPR+jEW@&3A+sHz6bqMQP^ zRBOw4-EmJv0KG&Lv^JfI=+g9vIhiIBqA?bk3%vry20_9`H(YDucvNu9t7yYt_2g9I6&XLrq=NBofk1@JyWFsMeP8^xz8nm)ya<5zT4s{7%8{kg`db zr6JPViZU$dq=^z?{t)vU)!H&18r;3=R%KzkzUMw0zDNo{@R{PHF89Pp+YVQk1LbzC zpy#UJSh~XFR3PEY1Ibu)|4r@vuTHFAE5*%~pI*=Y^a&`3oi&J)DVj=2(IXZHG*P57itaRs>4BP>bII5wYkP@qYViEb01 z`b+oHWc(&Ov>2?C&JVdbWgkOHJW$ou0Y!0sk*O19`yH07mF)2NKk(x~k{%n~HbCf? zWIWrdk@H5bt9mpVWYS&Xh>OwXC0TSu4Mpo<)4WBSBdTB0Y>9y8?CG)wmCQU>@h1RHW$nj%I%ax{+nQsk}z zmphr8B#&<@qzY_;vLIyx$b-Lmsvih@0f~AfrH2H=$(-Z(U(#ciHmgy;T~X9mW!3r4 zog`K`6=5Wi#${Ed!I+jrOB%D@GRSlZ7ZC{$)fzG$0o=<)LFzOT&k9z`C7sTN9kTU= z5|tGYQgF@7QLqhkVLf`TFsa#SrtVClp4-Wpp{VB+j|qu*!u?00R{<&s&=d7|P~iCul3S{iB%A&)h8?HYD%{!pjBDDx;+7>y=3x}=MyH!sN%kV$G7 zgOO?%AjvwHjXIS%WmT6nhhVaJYteaBxeKnXD&F38Tk~dj4b2{A)pdKH$q01`5-n*> z_FB}CA`Td0NtKloR9#9FLNqM*Y|IXKO->=usi-5# zvUX;&e4?9bs4EX7#lK;1jH1H_{gxC9OM0q#+PZg*Ra5U-|7+*5GxcDln(u|3X}65D)_Z0{}BaR4@PlZ)6^n@c;tEun~XK_V;P&$6&4` z7b*b>vVEh1JWQdAp0KfnY{SBjM37v1~`e3srxg3I@ zKd)y6yW+8Dz$Go7NuxnIiI`G18)b6bO@#y6qYf`)hCqS)@{NJ5UgcFN%s@@$Vox)( zsCIiijaBmI>ZVwAI`wa>q)40^=AII)G1I}{(qjMsGY2#?0ALPRYy0iKza6`6E^B4I zU6z}5ZMU)<=E_#dx7uU#L3Oz>8o+)MMIsX9SP7bjX#hilwv9=fK(K_61TYJPAkxML zFaHby$c`$|B}L!UDz%3Of(nn3z*s-N-=?FV(btA5*_ zW^c2tv5VhU?Qc{6v)%jNE6cA(*9woiUk^^aFW6-tr(M*qHSGH}&>ni~KiBQq@|AY& zFkDCdmNt5qvu(1pv$n6V>en|l&N|MrR`#v8Y?|$7-N)zyzC);|2mkGMwz9sgj}7sC z6E7L$!TaTy>ApMOEwA^{6{uoCwV2?}Oi^)064L4g*&iJE!NV9nb@yw#SPM|!C|DCc zzGKAFDmo+zYdqZA-cPl#tUBKn9Zz6EW?jI)O5&#y9>curZ-g_Zd}91TwiA)JwYL4< zJ3zCMCbl{kmwxW0kV|vfpd6)R^>ehH@vwMPxkE4R>lrx~Yh7$D{NIY+qKOaeuZD8V3xkq!Z``ZI|>9Pqhl0i)h)4z|pFkg-v>l6D;oFMr>`KF(Q{{*r>q+JQ_iT-Ym z@8{)U7Og%ulowI0xAy+hd;|I7(YN@W5}UH;j%A(Qn7}F9sn4HVu10X+iH)1?s(qw3 zS$kT_r2JTUiLKvrhj31sUw~G!tUMto!STmp0g)4GAI~5QhGW7pe^az92j3~}TJn5n zmR=BlyH(U{?eO$$_YjTEKkWA5Hg<)#X0XG~Oonl^%iUER?dvl!v*&MYJZVgH^nMi2 z5Iz{_6Oz~CCj3yJk?rfk{iZGZmorNwcAW9h$UiaNGO1pD^kA7z!whx#K?D~1||*Tln)bW=nSNgcZE^2)2K$m8srWT zGb1Gi8Ak|+YwV9 z9W9hBNaOg6T79pS?9;aWs}6lv)xXNDDOU=PcL))P2$?P>O2L$TDKurmff*p#L&6Qa zDf&+{pZG+S+E>cco@Z;2EiJ7q7d7L!j?mBSSKs412t2NFl8!M7Wylg>qp;5hNIoF; zl(NS;90~J5j~|~fHU?#*gmmdyxdyhDj@}}`+~j_K%qJYu1)3A!K>ZtuetZKTY^Wu$8YF1VpJ_U&8lA)Hj% z1F4NDR_R3Q14uX>1oJ}Ty+R?9qF>=m2{@{g$OnYvxV&5WaLR&bi%>^ zHz%AFHvYrJ%HR&9#!CWxhJHFj4E0kXfb&Xo?>p)ehA}H2@*mX!Oe|!+yald~!OG|F zKc1=UF!1SV&yKB9n$Hadf4$f(dgFKTS=;d05j;b({lD8&-bhx|3W)p(>duvNFPMXjF83i=+|$leSSWDY)|?mY+Mt5ozlB@)T+iR)y3w2 z>3G#N9X-x9X_vQVPP)yZ75p(Sb}d!M0{1W;$_v2pUgZNz-cwJEvjAjpFTQk@kW2#V zjHt?0Yv3fXWchyoNii3c7y{7!h(3(0p8UzMf-lqk#(NI&4U0xYF-OR3+Ld{eFso3YZ(WoC@ z%{9?)U?v1yQ^&VqpIk)XyvPzzL)Kpv=)dVQ4798@+p}$3PI^V6_z*pygH0ipmYixx*Hcqikms&3 z#cK(>rD%O72)HBR!!rY2(&gw^Fp~r>-7)Rf_M}3B-Kr;S&4yA+#MvRLn$=&b$YR=z z@j{iTH-9}c@R@3{uzbN&0h_Hc*RF(O?N-aU?<{LU_9rA2yg(jc9)JQf0+4v5r55KX z-!#TiA%&CCPd|rf{5qzD%=m}%01v_PXKFY{#t?2@Pqrj*P%<(DFT|x(j~pVJqQzri zGcd@0M}4-6>pGp{@WAB<)Pj!A6L3ErX%9YsH*}+bVm|4~Zl#=^EWHa9py$v85t%7v zoGPe)GzuC2+pO^H-WhS$SjyeoqAKvTQtAe#-$zVAb7xa}d-T*K=5{9nqHw0>`?h}i z>OfOx5E$^s6o~7e4kBEz>jD76$jIoE=&2gp}Xkqf1YQZ9B5Ex&^WDMZ{HuGToA~gddiMNB! ze{@+|%zy6uT(WoHiLc*t$I~a2qc&Nd>P5vfXc#AZ0~DAE6w*UnSgKMOyRe?98a?L# z#%#;qg};Wp%m0P%hP=Pekm3MSm2<%syd|7V!6B?{mN#(aHr6)On|(q&D95$TUBtQE zqqW+${D!y(#3pO#$C4k<{j+O}UMm@+o!!N#2eZ~$*H;zob7Oh=*vL{QwmAeS%@fybSq= zM{d3v%tLRuS=WKG7#~FR1p1l_o0Y4ct7W;>t-na=Mf=-b8J@@wiHNw+l)d)$ zCMB@rvY2s~QrHibvLKOM7uZdZ8!rF){&D?Up=bLOy*6=?1h_(OOl)0~6mr7l0;Asx zZ%x0bfSVi)Azz}2`N15v(LUKk~9YI@t;ihvO9br<;bb74QX57SCsX3evnsZ+zaP*^B9z&FS1-&l~*QG!N7 zmRwDur7-AQsG?rUPx!YcL*1=0W97k0?%2YieQPn)Mt-k2 zb=3LQ;z5{mE@f5H^FW6_01>!V3_}40i7mILz-ds~;i#=_Ee<}B)i&0jf3YB)w#>(B4 zl?{i7M?Sb@M`WfWD_kQ-T&_nd0wbJT-XSz(yS!$UOVzTp$IJXgCn&P$CdTz*_MKz- z{6v6#^HAb8K56Z{{EXjn+KitzJbgocw0I-IewR)5`pjL@_Ji&VWsmf^`TWkl)7oO>@ZAacRGh1atKyImsVr_#(&=*pa)Ye$Z%4|1v_||XXzM!7rQG(AIZztT@`AJ$tX6 z(NV`lrz8w%mvlNlfSyp1a~cs)1*5k)aMlD3ye0C1-t~Gp^}NU8p9^{GHk_GtJ$qyC z(4nQE%-5Qm7oHK`pU+oDpk83i`c4aQ8)|)6B`^1 z1yZ9~BQe86HpllZ%W*Jk9@su!6ju^v|8pImLAKRwzM61=AKH zL=mj@UsUC>49}jLhkv;90lK@SaJ;AK8KN?V5r6nYM^#UC^O{=w>u8d%n8Q1+n7A%f zwTk6s2jFl8%iXq_iZ0>{N@j^JBFRW*i7w)WAAZKkOl*(KZQIJ1GPQ&8Ci6rW@rEEX z2G3hNzAQa(c-7?`Lx?fLEWiLFt*HCM*Ui$zU{f;oAHKoKGk~?A!#tQTKP&EMy%5Yh zmiD_JQd->!8|ixewo{JiCbB|jRlhj$#c;Sk;k&%PU-A=?NfSeL%GfWNFJCL~?@Gs6 z7yVOr{=tKdIo{*{u>>188{wWtqRx;z5CwM1Aat{!IDXE38aLC7%h|TI(w|g(=e5t8 zhCI8xv!l)bRcnH3g_kw*(^JV;+9RD`lz;ZB?7P1$IhE4rO;7TnRvnXtq^JxgnApE` z*L&%Vrx>13TPhgpNuF(2?_;E40y-3T90* zb_E_EktQtU%1EB<#A_$EHg!BSnlgwz)bC1PTX8_26m2ol{A z?dtDI$Hz&mgV_3*>^0Qt>W#1#K5%c!@OxF|{@;8L8AfJ2xx~2d&qG&-X?RKTHg|_H zk1#yCiS%f8WMLOrT-w&uq`&sn==3I%yW1yuo3dS_ z&u)#CreA503{`DfB+6d6X60aGHc;(F%zI9k&?D~NZy9$ly6_YK!!3VOEyE`@HtlG# zmQ|bO4PohfS0=^GV<@y;Iq03|C{Fe|^Bn@conD#Dz&&eV2^= z3a?oTms!1+jvt-%2FhcVTO>E11?A>TmFKZt{uff}_hidVP0NvL18hZ$x_*s-tcA<0 zUdw-kbEZ0xBRci2#?PT|bkse3hpM^v(H~z}LKdUjk9-UCb2kyXf8&=#|MLiG{^YC| zW{w$?{^>ie5K4SHxo5+G>u><=jQWCB(q7*1Qk5E4_QK%Ikt38H4FQ;YM8>O6AB zOapR-+%`5}i@PiSrPSm;fw~#2`Yy%_PgZ5Y){r96Dv=ka7I7u?F?s&-Alk^CAt2yQ zCIx^e=J4#tsxmr#;r&ag$$SEJGn)U>IOl#h^WN&Fji&NpChrT5rMIj)X~rO=vAp2` zL<(VEJeLc_t^FIR$$A2nX180%verJA?L%jt%o(H*H?AuCJ(!wAof$AZ;D6~`+(^VX zg0VydvBE&-^orQz4s-h`Z<9|y_>P%UtlcWb)FB8ieMFEJ0THGUNR?1v9nv+`86EJY z*Km}cYNeU%YO?l@c<(BbDMhc+{?Be))%O5{Bq)SLDUo0$+ZESYbuT|n z-UqK7KF>Zgi+Y1GXdgKrKpHyP9qG?_s%x?!oHQL?g2WcTxz5@=ob1$>Gv_SmcF`Ut z%)-PQCSzqJX@z)#L7-uI;JWjN0a~rdrt4gIibqWB7S^`LnA;|6V@?rXZS&&AT(A}| zxevX69%PN3yFXZ&FaM1}8I3FvtuV2$oH_?wqly|C#xp5CuZgfm*TnG-mb-IIh)wI~ zyNQ_XP@O&}{3_D1qfP5E=IA%KQ_03Q_7zfW=9^2}{aAfYMFF1trtMIKiEQX}s3DLP z0Sf6TF-qxY3@2avS`Zy|ks1n-_*)Y0!c-8M;26`M!I%s>e0bE-Xd={FWZ-xF3zFE7SF@3JYMBrxny2diuswTdOqZWCLe2;B`-WgLaPuD(#t`+=ZIdFpsBcq4(?d>KAYha<|FAcRh?KZ`BurtuFLrPif;kR1tIU2G z2Nx`Z+Nm8Al8-g-(y7C9G}F#$2qV4$G^18>2mqGhAk-<`b+AApu-N~YBHjG$bo7A_ z^?$12;*dmBCp-`{o=xgIsc~Zdj{}IQD$F$3$3?y>Z;fXCuhn~dnVV)w@b!iC1L(@4mkeCY1nb4TXe<^h4Qp87H zIL4C+eFoCi#Qymtrm}@3v_uTDiCUrAMyXJ2Bt@ufC9kS)!Plo{IXy*Hr6NHSWV6I3 zHft2IZ#3-={dBl%9mKW&oRt%mO)BRL&z)ozyacbmnl9ANy4Tux)-U(q*z>W^olzrI z08g5L=>iiAh6{e9mlnkD;y|5(P$0ESH+kzk;yUU90E~I<96yeCZ`SKH)9)H~^<@he zHn1J=)jY8aU}It#(=g#Fz;AL8^H`|0F6W)J($gt!+_4eL8aU40B76h{(VEyRzlFOf zxbg&KkPnE~34uC`AWpb@!zLos1<4I9?C1CYWQJ%nf4#jBaIyEaI&1G78+I$>AB5wN zw6L2J+X&|yahED28EF+5OBCsypg!b8`7xC8{kcWb6nzu_jbTK6uB*;Vp#eSaYuSpt z^7zJ9z{kX$#~d$FN;xrt(i1xDWOPRh2r0z*jF_IxZ*8e#yI|*s?b17j(KZ7I^%3;3CIxnU35Z=8oE&9a=$)@=ljdnZu zr@{-w2FAm_B7u>i+ewBZgoZvZ9B(N{?m9S4NFwVrqV4QIrg+N|TL|Z%aIOr%O@&WD zOY+EbOtrk`GMt1GXh0uCLT|!+#7OzHACNrGjd46V(zbCvCSgC)F;@8$P*7=o-lcOA z*6fsyI;LFz2(QGw@k8sU#=~)tT` z6Ouc&<3(NmZ6hNtcY|bG3S%x1LoORNVnO=$o_|WkLyeVtOrnw?^cKX!#CVibc0!)9 zi4`?CpFNDZ+!2Z{8(e3Eduk=`#T_tKP=Q2vVl$#y1l+5A%6*iglHMtErn;8eoJ9-; zZ_v==U?|*l>s#PL>5oGYNT-&{hn3c?#uIirly*dJ=<}mAQ=tKepfRDjjqW>~sqxm& zbc);+A?V#!$Y3bLsEmnfCJ%o6=%WTdPWY)l{vPclND91fquUV<6GoS)bA5pqH?U5w ziwr_Y^2h66F(wpW*ZW_~Sj_*kMm8Q+GwW+^`@xTtjra+^xd}TwzS-LQ?a7K* z$~Gww6@~^rgT#bh8eJjO2@Ro{51kA!9f1xe+-&)5zA^Sy3~#K|{n=RAZ8sm==$N=e z11~{uLibX`z8gq?+?DkKA(Fh}*w@%snh` zn`cY5r>1`l((mfFLH~>fhFtI)?O{d}g5@cL6a*nYw9k2pyYa{_7KYLpqZ9u)F6@03 zZB2ZyuUX!7Gz@&50fVD#!gfk01yWHhr3qlH1W4?P~e;DtU z3tL?&EybX2#9Q|o8^c_0Bb#^*6PS`ShP>`8CEM6(IUNxm3UhhJqNcp-Gp(9;BN2|^ zbXw~BM;vs{0S3^Sun_TiuNCDdnQVTnkl-X+CV8Sr@I4%jRW|pck;>Qq800!KfPw0D zU$8C=?;481P+q>}G!u^kRq-k~`MYL!sc*W3L?l$7T{u6RuiALp!-w7?c_d~Auuxs! z%0?2fu{fi3(!i|VF$OW~^qDwD^?w-Sl}5hH*86~a#dEfTL1)9qw&w!OzGrOayguyv zR@<&QG~kkNX3GUAsw;JjIHVPlH<yXwHoo13E$H4N{s*7aFU%i%k`MNgt!%bNaq1$S+4w6w* z`U&!2s)LkbLq}m;a?6&ys6aeaHXtf0TObiCo4*@fYcZ9{;e?xF8_HofOrFz`K{c_5 z7gh*`$}>b&WfsTpFBR=ix9lN$+o(@r%*dk;q8mHmGL=or3d%N8hEp~n zoNUE!s_oY9Kj}MsWl9qmaZ^SoHu_3_5Bdi9LWm~_Zvew~sMEwSU2Ldbs7~jDU|T9X zE_tKhXovsNvMPyi{udmaXb$-GSOMC2;xHCAU^ON%kt$nYMNOCpm2H^9m8(9Pu@t`@ z{~ZTl3`mQ(05v~xp~3r90nM}_oh$C_=7=y~X8j&l+P{jh(xX%On~pS?xK4I3bpB6- z^EBx$ujDK0?!2oyu7SUY=_`A1K7=fPZ(=JsVJe$+oE@{FvdEC@ZZMP9@S*bUQA6eJ z8ENIIM7-Ym6@ASHcdm1;b0EL~3YgH31QTzM3Y2eal_BYo^ft@#N_SA9!WX(`&Tk-Z zl>I#M(3uR5#{HgaJYMTQJ9X?M=JlKNaM=ZASYSD2#LzJyIwzRVGvbNVA?cKV#IIXn z4VT^jOYa*38z@E$F%eM2pgMMt@m~kR2#<7$9;VC##ZwZ1D6>osnoYnU1_GKGJX^B- z=KwCcAUYC^Fe_;}=yy?G1dhA#Bmj0Xh%zFE5b4AeWB@CefTRK`!toZVF!C11sX*u| zo3$97x}$&KAVdlx z1-A%;Xl{f!L2=+tFuZjcbSPoP&;TKbI@xJc*A+OI8>6MDOXjsH^Hy$<=s^UWR z_bKzHZP4f_ID97yrW?ed5bHiev!=RBbB_Qpq*w zZ*x*afWUk@P>9?3g!jS$;a`W9cVGJ|kM1^GyRWM3)2F&zAV35U2T2^m9pujm6@@`z zHIIQA$!Sbe$kd0QimP4IspIMh-5eO=>$Gu@Y;Ob7!qAy+!b2rDA*K?s`Wt8>$@Av%+Q=Yfc;7*3TiIW%cjxNQrjWYQJFv>uhHjeAjyxzu=X~rJm>+K{2rtz=YVzo7UZ#b1sfpDT(bng=?4fEZer4UexMO z*o1OiHZaJwu4l)sIgPR@-cM{yC4+&A8mT2(KnBuCF_2-DcjR<8>gH-7VT>MNFg}7| zt65p%n>Oo#7*M?s5CZ@N05U{HHUI!$WoOm5K$Zq}AaCH$IYD=Lx9Ag74n+trB&;2x zSa$cRPbK;E$*cgbtiS(}=>mX}AuE~y05~}J$5~G$eM$Pq?Dy!x5{tEr5(@n4iN)1o z`3+p~eHR~eMKSoK1#z+u>hA;pa1p}A>5&>cmFTmh0V7zc20tnz2NJyNaUN(q&rpAcZ zn(9$rDLhfsrBBgPPwv2%8m>|A)TcLB(kWKdRnGfEos=qLsnDnzRKjV42DYhnYD^{j z=`m!5YO5;-uC=l~i_BW8KyK^$AH9K#wA59q-1Vu1w+LOC$}7Nh(l5QZ0C7Vi*V5VV znXT2sdI~Tf<``F<`b~?E^5Co9ECg$8?7Q{mdVyF~XuNwmIz3G-C0Qpy@HeGs;c&EP z%c%@(6L;(5&)DxX_AV>-ke;$i!5)Kf)vAc_TIl=FbUa{GAbMRS-fpPzR3eq0m7uJ& zud1i4mwT(sZT0MpZqEraAXcQ0!U>6yi?Ffg@dz=9u93=iF|U0R;;W#9s?y?88KgZI z;5ep$Kf4SA8ty5~u$l_4wz9sKmUV{8=bYd0*R;-x^=vJ~Z@yEgsVV6^lwC?>VOS08 zSH4jth(c6K{oz+NQcWhtxPxwvcCiUJQZLdcbz`xDGdbEy>grh*9A8?uHAh{Fir)@; zXX>qc|ATTFjapoe==zT);XXQq^IFR=)I!Uc8&timJC3V3?4JGJ;gDnQ*~}d~a>G5G zvs#m=00NV)OzeS$1+>$+SuhxIO9GCiY%#@*c9dLAG(<}&)TxXE1k+osHa zd#CsQPLczsys>k@t;z6Zr?a6kfcX$|$eRdR6fD;;O-X zBb5>0EObS*&rdvR(~=`+bt85lY%Z>p{RK~Ab4bmZ7=XMd1NVrmc#mFE&OiAs}m%m6AXEU2QY zCPl$ml=d_p&^9hE3eK~^JdrGm1=+Z(-ut(n(k4aCb#YmC2a1aB$w88!ggjyb)+leO z=y>eNlMMNh^a-(Qq$cXsj_%5G%MBd?BI>v*sj2BMs$-^2%ByY|lEWz@9{?r$i=9-z zXeY5RI!Wvooh0@ap*^Vpgpnj=RR%(WLPeq!bSy*My>p=v*COt|)Ms~5ngYmt#kgD2 z+ah=9nZVQ36!ui*PtH(VWY475xzqb}L61ZDN#u^6Y%i&QaneW`QXg3*2)8k|k;o7b zsH2hIae$;9H;~xlMv}SQ5Oj8Hj%-4bs+)?C77+=60k@JO8BS;HS(pecH97RY* z)KunT!wpGWxmQbLkq_v@cL*af@h6pLQnHOqY;FUd6!6nCtP)Q`3`o$A&izeFs%jIQ zoDivevqD@VolyuZzZ9eX%^kqD2af^@DR%XW? zP2rwb)x9)6TPdH%_LxZ(fn~2WoJU?O_1B9Z7sB~{R%)NB<9yh%Z}s7qS@ArXrKzEc zudiLdu)X$F!KOW7suX=KH~b$ju4NSi$hc(>cj9vst6T%D96XORePZ|Qv^Q=XKrTqRvU5=t`+DueHTyF2Kl_D^Nd z&Sp|;-^X2)-YK%0O~$g4t}N#VgFJ=LxdqKQ$ZiQujgJ(>Q%9DY(1?u_J)TciJH$o? zxU=K^fh37(ro4a1rY42<2Rf<#z?{T>;fUNa$3_?`LS+C>WC%jgT9gA8Im8xCRT&jd zK>@hT=IMC{B`d)wTytdyn<5iPE&$I!(T zf>cJ9n7F5=sxc}+VP!~EN#}kz32TiALSunsjWq!Rb+;2B(5$MD9{UJSilWnMQwf0dOfdA@we)|(!b)~(rO_XW+jlXm|mHq^IiF;*t)JR zEK+EcUG8A~^3Hv(`7xSdo@hP>um-r#RBneOJkW2@MS64QnZ1XL7Qjsq5$(!_BCS8c z?|t9bhi9l@P}dC)a12M5sgL7#8;~{0g9D$XPyI5&7VO%)t&SfvuFV9q4q{G9@SNDY z54%YvUcOlV2ss)Vkn&y@I5X^5QMj;$joUkUr8Ji#KKlOlnaG&Nuv9))MzQA3na`GI zaQE<>Z;YG~b&BsJ?{DHBSU_%VS;sATdEUy#z%ntmzVxc`%(Tx%QpXF>{D9$2cMQHf zCX6%4%ds-&8QBOV!zAwCC4_V5n9A)@o9wYu>c1DQP98&Ih_z9Il*{Fkz8$&5P7}PF zaN#AHlTA{KI_BgV^Oq*E>?Jnv-%7jM!#Wr`^Yo5tfOi>JXf-P?rCjjmBva%vNvndX zn)9m>IYhv+)aGA-5ScAg?wm{4gvw}X$((c8du~VG-uJIWrCWX@S1M)udrlJjdr1=O zs`&UoT3bp;lOUM;d!1CjXD6}mIfdJvCyYHg35(tF26fTux=c*SPD_SmO#eu}`zNLh z=(hMPgqN3gIjpSLOpr^tt+ox^6R*za2=_>y28TAK;jA|)&+Abs*|4u@@pK4Kd(fbl}>mx zf`Fpj(?t4{SrS#Ci9idF<#k^C8 zRdktEBvRe1=dG)mORjP*zsgwDx;eS%Dv`^sg2vUA|A&N&%dUc3o)zg?c3^MWRky5o zG62((Xkve{Pxd$1B>S6G68oD_5>%U;td<`!n@6Wvz*$s{eAE+~4VwL+sH$(L{pTk{ zOah1lU;#~HukCL#Qu~`J681NhB<(kS*|Z%evYXV){ja+1(o(IpA8p&H%m4XmZT*nj zuJJjJ{#n}J6IcT{I2GH^h>x4@j^+-Q_QOQ>+{n^=kVHt@6xj?~=Y9b8R^?nnshWh1 zT1~iW>ESxUC~$)Cn4FIIBrZ!P6Z;aQgnCPP(`J-MD9npQ-QrVT~H z9xI(eAk1>e$u*F_cx-thZk5&b6^h-*9WzU^0z#A|{s|^j6*K0-dz`)m+J6vuFIAy~dne`MQH~9V?LChV*p5^{i9X z)l1tnz!jHK>*7{L_^H%UQH{RHRqV0YH@74+F7jFCpX;wMkl8uP6Y060LIIXV=@`60 z=P7vV2SA%2QRBL3}}QL-*2kp9bq4jT#zuFo=JpP1E9Ca8{;$ zt!-t@%!;S#CLlcInJ*Y>N&0@0)%YB)_c(AE|3IHD8H^CH-vX zWKX+tIhx8Z#a1H{qMz#Op8peln=9MEsYZYNmel>dEt@w_P0|D`)-Sz!7E#96)#TQi zpSqv-Z1QPT1nysO>+geB58}GduV&q-3DxB+yRLOtF5{CN=sY&}Q^JRUFZsQAo;Vo) z&5Qhg!OX;rAoD`69;&>}y4nZ1IF-SFRdAJR>g@IPV{32TjJ-c2$y9{Hp{AdIn8Y0w?`n>{D!m{Ar3?dmjE))j##*EqE8& zanpbE9#_Y~AUp5pjXRY4kg(&lh>bVzYuF<}1GM(8{21QGo2aiN`iz2yoImJbp{9<8 zK^M~W510H^)bAi$wo;+io4n2M?%$LvT&aeQiV1!u9P<$=bZ`SBSQehGkm3z@kWGND zA6K-();~<;t|qS4xBDnE&>{BJ-HE;4w2)*m;6IPqO6w}ZUQlqm2>Dp>G*}z076J#` z`i$7>+VJ-&Nh+#R)uy3eHC{7P^_BSn!Ww7_U8A^olA{`FVc#;zlC(p z7t^E1l+lq4I3#rS*YjppEL$-TT}+Zt0dVu1lL-z*=PIk3uH(JB5SenM(YKAV`e4ZL zoQDAZ$!jD*0bYbeF76Np#Fg9slHl8u$O zmwKxe=qYyl1>{JttLo_tDlNN6c8?+JqF&gO6M~QSR-=44%)Uo`)LV7DFCO^D&M_>( zx38nA!O+XKyXa36$b6Z)Q@$#1be_(&>1}fAc{vI{?;%DW6{&Rk9=?*2#V?ah>n|H> zKBy(__kLM_7jgulJU>#-J|9be5x)CJVjk>D-4z>*>3D;^hISQC(>X^+Kfn>!V-o3?3cK6^PgULzEsIdJ=#Xh2v4q2qL08C%4)h2{PNtOidPF$rNjvysS3a2=ATImkdnDY4*W4(2O&pfD#c6o?pdCRvG|x5 zj<=p&`>TbR-ldoy}vDy!L5rZZl7wOcr3s3-h$1G&|R2aq-ges9!Y+u2VYkD6%G9Q|Cu|spk5)A>sI4 z<>sAMqnS4d)@MasAuo|s)~Bcwl7dUof5cvt^kw{Go83Q44fCk&84q`jIYeA4LIFJ4 zTlRNpz>bUZ?+uuEy!HharE3P zxK|EaM#l`EGm|hth%%hVq;}n69&X`b+AEmRf^Z=86FV9JUO+YiIG8=YM zU!>lq!(f<_r0oE#6R>AfksUtqxU&r-Fo3Bqy;=)0@B1~8tNJNnnLC{4XL1hb9%pQ# z4))jPZ_1iofBSXT7)6y$A5joxIL~l+`k32Jkx=qn=JemhF=bGgcNOyt$5{3F4#?Oq|dl=eWHk%d0BK3B|)DYU@aO%2ju8>?bX`8Z>Zyb`cm^h=glbPVd>52 z6fjRBOcVqqVIR6Yx%B%v;AsvawXFKkSw?-iaZ*rE-4DL_;P|Egta|IZbUw=AuN`1* zN<{~^q??+t@~WUk#X)wNQ-Pf~dY*XvEuwz@pw4f zETmFNUYCJPhCx}(?HwYt(2Z%}tYtQCbDxlaY*NqX`nTSgU4Le_%V=IT_$%5T(pfmw zTqzMn8^{Qh!!x@U8NuVjm0V@h62g&`LC-IPx@b5S)?9hmH`4%JI1?@lo5HodGPr4% zb|m!nHw}>L*hPML|73%PvU{1dE74ch4i0 zS51;Qi)5Kj<(^>!Uu<`SqPgkvR8=ID%>@qe#!{L^DLT>0hJ+hl1^}a8&43x zWWV_E&}ke;w(li(Gvwxw3Cb^Im?%x~h|8fE9S}tmg;7sfBN0`pa0g7f9(B8~e5+J` zc~t2$^6>Y!NeU(^1Gr^Iga9JM%D+Dqa~~9F^-OOM9W4w55g9>B zSQ|COR^v7mK~3Y~h(oqEp3~$KU~B^thioH>lC~j)N!yrsBq}1{NgT1tXi<|Jz~p2j zIFoE9oUpYFYb73Kj~Y;b6fCQnu07x)0H?9$1TlVV!V<&w@FG}c@^7+FhRmwNaYHJ2 zoG07JX|fF_esi=NkrQMal1pT@$9B@^>^CN;B)idU$$8Q$qqt=a;550uLmw*U`$$rHPAUUOO*^9A9AHP^1MIe@=djj-tlJ(u4v8#JGv!=# z!eb5V*m{H}2c?(F97u*s8eTqTM7OO4tebxEuJNeBlr z8akvK0PSQWK*Me!H1UnP1^nH>R$V2W_c&G~Y0VC-kUw)Xv=f#UO*s!UfMEkyBd$|p zJpr({EK@2UzX9@RE~&Xud;Xm*4E1x0@E&@kSTEjk823R4NJwQIDEc-vFiYvb#Y+xe z*6RhArM6L6(L&0BJS*cGVT`9GAag`0459#$m%xhJ1~@^l&?E=J#QQ_@lpMxzs_J(U zdV!oNR5P*}LzRgm+ENv{0(qNDe{bWpS{RQXJ7Z_1&pzH|q3G4_%w<4yNZCf~6SUA> zH#N%p6A!RnZGC^vB5C;}qeIf0E7XQIWMv5(F?-VAc1Qllu#Aaou023T6K&o@@>rfz zbg9}p`s+zfta`yly?36Yt4Ym7Dk=jqNr@`P5uP?eiUtxCqKN^rz$(lktIdPkU%W$8 zN7cMlZ1qUs9`k-d_?afpMddWPf}+Zy!QW)c{Qyovaz#l~6DhP{0h}so6dnf(bfVh< ztK>{ucUZ9hOVbc8((6tsXsj<%(rfWrPw+E+M;RUw_sR%C;57?e-9!X1H=Qs0=Xj=; zpyOD&fTTyV02Gv_ifNsZoUo=&fYU|hQK<~&EQexJw~v`6)6lQ%dnaHmWYOi$k^{5U z_d#>_(OVjKi$gM$j2TbXT*{OUD1f^Gnbhr_scWKV@*|jEngGVx{AT_H0YKFxztMff zzPQ=*)ovuK!qF3_i-X)!ib5eli}sMAwYvQ2F_uZCl)Q<@_mog>o zW(be>uG`#TxSvlWV?*L$E0mk0S=^Z7+lBv{Nv1L&899tKsqG1koIC&92;4G;aE954 zNb<@{7d4BQ*`)u|Oe#QIu6>J_*(`f55sqZbO z>A5lsTx>X3`@bDxm4Va9*?=Z;W#zs$ysK?|n^&fq5S1b4uyycFU~V`WNN!J!XGOv{ z$IOr~qI86yCZsY6=#8j~`nvxekgt=@iD zRHAecW5m%38VepDD3z7{?SToJfDojj#V4{%!DhjpiK!C1B8myvQu+eS`|VpasWK9P z*R1?Ms|QwKr)W))!K>x@g$-G^O;=mD3?>{>f)8b=nc2yBO(LURxw>)K{yI{%FY3Lcu z4h8p^SG`uj(s#xqGAk?C3Cfju*CGBgtDbYg1pEU@>z4U2(ny75Wzn@`3QunAenulb z*F%ax!=m;4-ytoRh29s!3PqsuFfqE>!OLxfZ9Hs{&1 z4aY6e9%Xcx?tV_M;|p*Zk&;>F?T4;1Sx^Sa3C9fyYK_Tw$9ckWqk`EQc)->ISe|I0 zisU$OLX$*6Dxz%EBW77|S+TsBJ`a(GWiuh#9^p;%6X6L`85j(!En9{;j+vmi+dl!g zXQXyjQ9zW|lGAlGMdj2Wi7Nw|Dna6dg;dv6R)@^OZ2Nmn8ZE%x6C?v5#!E^iTF_`p-B7xC~{)VY7wHs(6L>ZV@J$m8%8Y zW~r@ih(m92cv)|T!^c$dMC!OTXp^)B-Ar`^V6$tgnt!1S+N@%?e!Y|Szx~Cun6XoQ z`i4<+Xz@42RQa{^-axv4WoKmW6Ndc;Ti-3Ks#O>9zW!0?Ao}jk-~Az}h*S7fe!z&- zL*$0VlS~uIZEoDp3URg3-2ocvxNoIM?XYF6jGdaZ0$gpOc5oVZ+(wKyo|qk=M!eRB z*o94r-J97h<$p4!XGd%_hXW1>u}0K`R3!#+wGiJ-jXQ3D0NiLIbp`;I;ezAjHa+$M z1hNg}PbO&qk+|XF?BfB^aS(%*+MpzDL|~FOB+%x-ewctH+X=#Mqg?g@!b!Fff=#xF z;F4{cgWfdAQ|=~`A)X+xGW+xv_98w6AXf$+14h&**`P_u!x6knw$KEu320)}1Zd*c z1T;Zu0&EinMjESW{ju5_tE;iG8XBwPpjla2H7W|pGEtzQP{DCqSXHLmv#VeF`M;?! zg6%XZc(K|guUv;ELYQLvL{de-7`2OV7919|rD@M#VShOG_)ir-V^!cU) zlVwP`Ny3o7vLm;dKT^#zE=6B&QhU4_c>g!F_?s4%!r$~RLX@PH@icBGWtP4T(%b}e zhM);l6Zr|TSv{RfH~;~C~}J}nY}9J<*b(8>@Ak|?~` zhu}tdDwE3IL;)1~W<3#`GV5CZ@O07FwSBme+!Wj~cy0ZkehL;VwM z{V|ULG8{5Uaw8zFjUg_!UEa_dV0U*&cB^;)J;#3lMyBeBL;$Yf0DI@S-yeDPBS{Y= z-JIk(8zVX3Z+Dn>vi)H4`3p_Md)XqAxwB@|ur-_^Z0Ga_B8UQ>;EAD>vx9zs; z{_AbqcHPz`+1--A*(LcKvon({GG>xOAkqd2@EQUb@IYjN!2_7Fenk26H{!?LAJR2r zYO98#c22#iI;Y$9)igCUw0Tq~>#s`fbcyPj+0{oq$?9_Dxz(E#>iUVbx1Y7CA_x~! zqMS&UR_1Bo7!G$+5GhGZRb6o4#Eo0a+r`>BE~`Ot7Ka;?jqK8Phcy(tXmhGmU8*u~ zK!2`|KeFl>v;%KvpK$Wa2P4R1)mr`~Ba2v<$4Lp^lCLI(EMY6oEVjKv_lX-D8RUi{c!y!2&%U`wTqQuDczQnlr z{{RTdn=8-f?SsNntUJTuc)B;+vT-())2r=0P)}5Z4sE1Q&A~;ggacBUnBHl#X@c*c zDa$B?N@p}Swj3mGDUu*WmvcX~C+G9?WcO5Cd(LfsB1ycF08gz26#U}ahEa7=DYD3T zt|y{_q^Ly%NnI9iniXsV5!C6VyR~dwF57B|-zn9dX!#8B<*tFShlK5{k#MYCidST6 z3#LZ?hcE6@=p}ZdO{XardWD!Tu%dCH@2;JIZ&0l zl?K@1Gk|4ZO#YS;0q-Ivw}*L3kie&7S2^Ln6?EN(YFUz8(SqN^^Il!Z{QvNo35|GD zBEc;W%C2}x@r~EBRT(dOl?44AV77L}xY@H4fbgQNn2NTx=lI3yIn9oc03ok+)S(&y z$Lojj8sA8*GXjDHcwC04h5&jUVx0LGI0p^|5VXTU;&Hg3I36y*GI6+Bz&v0JxCiV5 zW&s1h<6v6gIIt|I9WUST1XH*y}NB4~mPy9G4){TkHkK|Km z>bj|=?BqN>DLR2`B-m4o4?8nUS1jvIHC0NF^?jZoGzsi5F)vvTx(T)dhfG-YPNyuA z7{DMB%H#e1y4A{o?ZX)MJ=D|6WveGWAE};k{F)k{KV_q2TzWND*7@P_&pbZx^aj@- zxOZWl72Ryhr+2FYubr+jaO_yMg_uEAnsW3{_qe{!NCqrF`GX+IN5fpo@!o2$z2wLl zGSc2Red}4P3Qv?8+#sv)=9!8|@3c|PT~lqyCLPabrL_I7uYsyUE-3UR+P(2%3Fi}= zPe(rgZ#J=qSFueQccjBL?5!7VS9*NSEJqEc&>N#ex#m)NvPx>P5!cgZP@&4`(kQC= zhFkgax4YUkj=Mu1wZd?W8*19cJW$YX)U9+CvDp;&4B~p%KK}nb&nMOPE}nWl*7I~# z+UldiU=Wf%?LOcs$1ir)Z1$)&@~5Nzl-Gx?+K1}R$5B1;h8_70EuNA7dy=1oOW(JF z4^^{C8Smr45`WM=pP-t!o^53}dbm-7tWu@*QGY17<-chbRT*vL8!-3vv`t=IO;ZD% zUp{x#ke}`~Uu;mDqr89L=X4vg7GL{-S#%kPW7U>&e9-1*4TBqOVJ@$_?*o#p!!x|+ zG$XL9R6FvnYPI3xQ<{59ghxX#t;o?7KO>!!loY8$-&PRt+s zM7C%0GLz0bx)!v&&va{MEkW`XE^M>oL!!RFuh4nu>1%7});s+B#`h~!K2>uveDU$u zhO*~}TK*e4o!6(+{aMfH%6aTA^ZTBs83}(P9Q>~;aq>+a6NwemzBm0Qnj!x*xtgA@ z|4zBD`h4)c!gjR!U&hB(@j%GSZ=&GG@sD{cUQ-6s4a-^csAHrSzmJD(+npv>pQKu0 zU)#Ii{Mh-b1A&l*oIVHrUUu&dq?YD!DNh88K1Yx(=?w0zMn${%^%orVQ5$q@1LId+ zo46n(I&EM-nMa(+f|q!0CH*clBL!ZvT)FcsM{ep%^HaS=x!(agh~{?13SDNP?WysF z#VcVERQ7h2z!EGtIwISS~Pyd(4mRnebriaB9Jt_{q z%5u9?g!C*#3oza+HZ+b$Y@NXO6@_bgySfVyN|N9_3|ykeAx=6$6S2lTn!Nf~Vf<+{ z2|4Kkvv(I`@3LHk?zj!!^^<1|#x9P4g^K=(_bKW7uc5S~6CFq|{%dT(;oSqfRkZ}~ zfVlfp?f$1sT0Sli{C}NHppW~Yvc9@0D;KTZm9Ye8-_^a`O&tDP-JYQx{W!$L31Odz z!ieEI!_imyPxEbY`;-t}g;k>^>L`5HYSRFCl>p?dOpy};$(P~twH9OqP-Dush2&+$ zlWc~v5hTDxEb;YDC;9U-exO*duX3!8m!YnQOB_K0Fvmh%7nFkj83CNLA)8)2 z;-f4RV0ERX$S=9U2)e`T9or@QxKq(omyX%$YrgdK6a>f#@PiGZd^oA^@BXkEpF-w5 z@SgL@>4p#$LIOalLmHOx356x(qyY|>AvjdOj={26`bZE97x*~4!aiorW_%`T5Y?)3cO~Ktu<*`loIsiNkEMgKaDsA8u0o`{w_B?UC*y z>^pw$UYPuieC~A$)?!Xoy$HN1b|iuZs7SP6Yqe6>W2c^ zU&cnLfK2qfL{XvG=hzJlZs-s~>}_IH21a(W0|0M^m7f*~w5eaE1gUXTgAA*Bw&!9VNR`n&y_zu#-lL7(~F4y}->9{zWu{Mb0Qc z*ViOR{SpY9BBQ6W-ocBeUi&(C3mReU0!6Chjfp_F>$nGO;}S8ZeuHs|n9+unTnbin z?IneWXvZF6lEVT=>xPvDeh@L^6aZN-`(KB9@M24w)>&8dvKj zGl>8VTAU=4Z7%~(uo4VC3p{^?g)_J$7uW<_1re!<{vfrd zc=*gE8k-vfKKJ%Vz(x8ef|=GN6gv%tl&Fe~KLu4iZoa1C@zKSWAy?V_Kd;R|?{W?g z^+n%fc~zOc_S7m^&O@zSBKOQZeC>B9>PI%zjALe%hku#O9X-9?ZJC|C4s1gZElJH1 z>g7e*iK`G}bl^^Ts&MzW>N;g>*)vRnGx(6}-k7hmwIg5IexAj+T_^g@cDOn3k}>^j z8B@a|p+q&64-G+GlS}m?u5*D=6Zedb!>#@MyN^nSVU~$^yNF9&R4tV3!?{oH(s4Dp zl)Lbzry5X>+54kyX3ENJ0yv(IqmD#vO6JmJ&-nd>h@r>lqfA-(rh0jjTQ|3I$BkKN z+R0f0_BrJc=&0E#nRcFxwr<&GnaViTPxzUsCQhw?T$w@RGmMxmba*mnq-nluxp}ty zIVqiulZgB~OoObm=80A$aeuxoT|Mi$a7p6!TaqP+0yyy^(4Z` zj|V51q6W0=RTS^rWy8IZtmW{Aq*=S@z0}u2BzZ|!O>7|Ew{qg*SV^)^j|(R7RyE30 zWMAv7d#-WplWT|Tt_-q-u^OyMPcx!e{*|;GWjK1yE_=#9Z2xi|@3x#iH|*;*#Vv{N z>$Ec!R9}2}fRkk!`w{lSiQ@%(VUzI9VHKVNUlilQv?)($x@;u)65TwV5CVRr#t;kw&wCVGl^6;#1@ICReU!MIdgfVIZCMb3#*Ry1Hgtn0{V5>(`8Zz! z729paTNA#uzxqy*uIW#6p2Z6iToZ|ZB34dhX+WqY3E3tI?!1c3?Fj&?`URHYct=l^CAqx)lh(C467#42$UIB<0M(rm|4+p+M|3j- zxXn9<9UHH{uzOTGF}$%2m#97UY~@yk?%rPrer?D^ueou|3aZ9T4-=L(sGz{ioEb;P zNCozozm-+A<17*@2tWLnY&mYuNtdRh!etX9G8?)j%nUX~;=NpC*Wtr6k$ZW(yt)&X zcVbD&9FesGq4l=l3#4pAC2r3Bv=mAbB}qO}zur=R;I5X@+X4wR!+%k|%%f9O3Vq(3 zlTy9%W**5an+ZXBoW6YT4fKtfe;C`430t6NHJYQTvRWzD2~}1*nA&YHgu`dQorrY> zgoG4ZcF2(=A z#|>Ht-6l*dKAj_Lv^UTz@ExyM>3aA9{o>$OwQq3^E(wvC;fmIoq(V|GM=FSH(96B% zV-`v&_L&7MmMK~y;JwFf4A`;$^ssD*4pohZ>`3P}U*bXZF&md+M7YP>C1RYc+s1%_ zx7pNquFbMDhLb$By@auza5d5D*|{VBy_arA}2}^*Tm5f z%c~hl`1>&VV(l9+C1P-%)@Y5A%W9ff1^aA+H+#wQ34ilPF6ziJDr*dW?40qM=du33 zB&Y1DO6Ge-8EcvaF#*}FS@CV~VLZ;&pN_$NJ`H|(oJ><8C4f<{+>|ja?-RY1{6h{V zWL1I`BE_@hs9D4fm{7TU!i;jO<=V5fL>AnLiC%1fOlM`bYtqE=cExz(r>@&Rcz8&J zxBFrr`CstQQDtQkLFar%uy!oS381Z&jP3}Br$q3V)bjS!aZW8B?q}gLWX&xJm2@h& z*An#{hrhJW>8CwM>AxK9-&f;c5JDVe1Yl^)-7vfD>>8W(>-7|0h6;_mmH?cue%k}4 z=|7lEL$u(=OLR#7NFq!CWm;F#sWOZ4-GYx>)4nl$tfQj*zfV7E!EUH2{W7H%j}6A? z8C@P>5I0{UtJ2EqaLqMm+|!r2{2PDw=tq_A)UtZcD+7G6?2QP6kN{27I&b{RrU9kh z%_Zq5k8h5x-!w31&+hL9YhPK!K$1En@P5B7k4I~(7y5$4QY<3HC87`}2(Riunk#uc zo7R~jnY^&?=S?dqqgrml#7Wb?_YqyabH=+gxt{r|S=$#iWg=$&kiCEr91{O~(QCg$ zgy*pu%}PFMOvG-R65I1G3eIyoT7iG@b3dq=|y`TApV!{5=&6G+Ftyqr(D%1-@iVi3hr=hjO|8#kty zsHZ2r<*RNctBb?$m*C8kebW?GZb*cGq{&Cc3B;^?ubM1^NSHNG-@UZ4za#ME)J^G) zz)P(UAOpaHMJ8TdwfYWyJA6jstvktB9vNvYx${DaubWt8?V=dD3}gggPlr9a%GhZh zgZ=+HySnG4SG<_LH;Bsp@O&T}z|u4%6yBwfNqm?!ApxjfpjjJZeWPwk*m1%R zn_C06ErI*Z?-051W1^B9Nk3w4#u)l;X#R|2eHGO78enQkv>S=gT$^~vk8TK@ps3Qz zD#qXW{Q;%Y4K-x9sOY#n{yQ9I!OAB zC*$~ROj}j_kAf#ivl|KHcWw_@+Xut*Pux;o-hO`9JI7SG3zWf4+i2{M;Z7NLDGwbwK>Kb%odHvTdpD_CFy8RQ%B+QEHot#G{ zgTL?TRFft533a{`w9LBgESfBxO6G_O34pB|KD8G})EYqXMP5eyq3Ga%^xPIOv+_rF z6*tMbIMd)cV-*gdmcr%oK^^{9q+ zh*{-kORT!~8h2kH_a8$o{vF35Fwc|?e$SfFHDNhy)Zi${34m~oc+2E7;s0OPB~$5E zqUDS7Rx#VCk(RqLYCyDdUY+z-tHqYfFxHBPkN`^NCCf``;R2=1SC$R-{(cC^3BY9z zvaHMDpz;1;EM^w7;Gi5ZSBEOl{9R=&eW@knG(oPAPwyF@A0Rs6Q%W15U9wx?1u@U>S@y0zrZ$O@89y& zciaA>kYA;VZ4sQPlHgE>$I-Mi164?nQPS&IVKNz)?5dpte77mMN&SWkXV4*tPHIr_$ap=lL;_RU;!wP7qbe z90RHzqlqM+%#-LKA`Qd1l7^?A-vxB7z~ZMpW4-`Pt&ti}#s#Sv<~r?)MZn$SOLFkP z6NMR)C>jJy98Wj_ZL=&6tAW?-0S_mG;IXR{y%&1&r%b8Pb>*Z)rJ~*SsmROi6w0x_ ziF2(4H9YGFlislDgInC2si=4RY2<<=IZWI`kshXrXgaA5`=|QvqDVXvMT_yHZnNgG z)N<4m7nRdrZsq93hCdf901%mwfy1+K4$gOHUsWOkobLoc#Nx_(i-=T(-O&<{&`U7i zK;ly-QPcs&Z+KWzl^0BXfN?lnXdJ~C1-a=;&Z!JIzdwRKzILzYI?8O49pmdHG7%NN z<}b3RhA;q7vzBFN2t(IOo(BXt)rX=hJPt5`-q)Vi7f44A1(b=yt>r=FA}I!WN}v)7 zg;J>+CW@tclBAS&iL>%t^wySUQgj$CoMLHjeywtP_8|f=d0ITEF3{^8=Xk!PJpC}> zsWrgkufODYcHbz31b}+UfZkl-fhJr4pf?vt2o41l+QJVwjh`r-8s~p3gr8Uz%LKM= zuB4UwLdagw{a`xtq4%yWA#f9X)?AxM1KM$1NstzcOe;LkA+^!W5};z$(kyF(B1ZZ< z!|Timf<+Ew1aND^WE=2WP!$?H7iVL3dd6niMc6?`ENE^`u{T?^+Qhaeg0i zlmlG0VD?PG>pZd`B!Iask`@T(tB7xx_#UyLHMDYk2Y6JV-|7DSm8Y(5O~FBs5@5X+ z5#USjcU;oIfuv-!qIUK=^9dlS{WX464gm_soE45~NAk;{G+IB&{y&>WQss9|U5 z=$uNj*{^%O`k!v`);1p5#_AEm0yr!~THFXN@HmhOKi|?anE4@bi#`M+V?SvZ1#g99MIO12 z03@wU`u{n^5J`hM$DPE~LKe6~Nb+z=WpRL-H1L01G?4CWR`we6&uppn$dT@w41y1c2h_;p>NrPnSLyEhccW1Sp1X%7(i%XDb-qhkD8<$zx_2b8V6%ZfsPz5N)#U@Gu##UBn8%- zEmYGLbhFd$p`}HdNEGb^>yyKKfHHZk5ES-4|Bh`a*J59$0bhAFMDPH&Yg2RWmIVZO%Y+L+i-uCWcH*=9Qg7*O@O78bFiQz=*1?K{t&_FXdti(9 z5QrPuykJ7a9n}z2qeL|c4kK4l0vmA%nxsf+k1Ab~0gGxdm=FNMFeFGA4Hw)L8y#ZL zUufm3|1OrAM7AN06F`37W2cuyrpf^pFgO_vykc>lhM{nQVZdI%0w(h)mX@I;01wBW zaNc033_wCeHOe%fFK{y60*D~-X{cTx{?!*y)EaB?%M`TFY@>fzQOGQ|Z9mr>8)sMq z3E-v0HfVoq1GG=JgnWzU`#b8S_wg?BoyUH!2GQH`AWPP>Z7E!1T=FTxiFEUwm^WM^b@^R6j!P{jHpAHc@CoNC354l5?Hin>%L{IkP~CI4}uts+U~%UrOB-RhKB4 z0OA@aCC!xRzK_@RF^^Kx@>A7Z%k#Nqt0Ye=&q+2JWI;@T_ePbt-OWinXU&z1yXL)~ z_d&0Us&0NwdOm#L_Yn$Y1W>buM@p4_>38=uzVTijZdfIa;vC3GJmSSV_|CqeD$XFQ zz@jxIEX40V>tNBT#^)TnqijR)a|dZ6Z*$SR8KVL)XjxygJT^_&UyV-jX@^)xnThjj z&?$9X8_No3ama9#!32}LL185?%>_4AlqRe4ime{CF>_|`{l~Af7Gwl?xrVoA0K7So zbPWL@@iM!c_de0fO$6hw#BAd+On}EWUp0_lN%7C|LJOaMfUiEbq1ytq3Vu%KHCd>!8o#2HT2kP%>67832MqO_;|b5e0$F01(`e!xpG-1r9aih0{!!K70(Mz+6lq$bpyu0gar9{>%j8Ab}eb zS8%{ddToS;hCmA<3o-&IcVone_)=v;On|dLHOix{7+Avv4gaQC1!h=i|F9MmN%E0Y zQZY0KPLi@LP)f>k^{t~;R3dNne5SkG}8MyE)5=(vLh%Y0i66fx?`}p`=aysPelzo@NJ$X)4>LL`i9&4n+uB!=j2s8*K5Tk%-Q* z=re%lD^9rk?6!$n!F;j+0tbHKBL>7mHeSX*sNJl!kRT5ULd_`+(LPTbYlV!`Ga*n& z&$I|Pss>D!tW|9t6a*mwf`GWdr`7_DH1iChb-yeCK!dx-(ygcaWbpR1U0(W= zM*VYM`t>2p2>=BTsrS!!NZk|5r|`H56d^$pWWnH&k>U%0GCfhu1H$d+f(E5gAu@!KS;R3dlP29hL7XuL9=giVFvB?(_G+4_EpYf7q7jUHv#MgoOytv&&0BLQI=j{;v)h~c;PS5VG)Dj0}lBTDK8#n z!v)gCgCoJuK^m4~J6(>8Q$dXSKWZ2_gbS)d0lzv1(5@ZBG zy@duQr5{KEb22zpiEV-G0ExGd7|55CK54;o%Mto&EY}I3ZYGVubRGBj>7&nHypCzN@@!f%ns);PDm`wZ|%K+P!!< z+NOu!$|m=#43I+Rd{Jck)qxgd1c0=Kv=o9qpW9z*6A4ZFc4*QxSptBA3r;Cs!uZcm zZ#5%de1K~tru}4c>EE*ljYWhROaoc`8akF)hbzniyj#DXtrOKKElxNhbn8;(b4)AM z6nKU?XJQIlw6(wZq3iIhqO%T@>FSgou5QztGMg;SLINRhrIu6WY$l%UZSW?GKtoq1 zpv!|KOp6h+a&V$VX@P1e?PDDJ3Q~C#1Mc4sE5}4fz+p8K=)eE&%8s;AkdX z0BI~-VfL?k{b%d*w{_?KWBm%q=FM)3-1O&fJ)WCl2*vDiAZhUvx@o32fI}kUG!!&7 z*%u%ul#3w&o@dn(U1TzUHVR=$d;ECfTEFbym`OQI1iu8b0x;h~ ztK2ipeEZ~Jj~r3d#Qos?fbmaJE@bs1CFv9qkU^j+77{bzeN}f^Y%35!>x+FA58L0t zxw`>*Q|Y2EEjp5w1aRWSKN&y-Fz`;+$mwtac;a~LVxEv=X<=v}p5~L_lk7x^)zTPA z@p%Y7D(gOeuY1esl5 zV0k4IS>plbnQ(#T-f+NqI9zxh3l}$WJjui60MNIPa@;>z+|=NJ9})t^xBzE)jNq{n z%1z~yVxc%Bf)+&Hi6$T@= zAprw1Xydx?#4(i&(c-t5}zQ4{+;g;bJ~?O zgbVh_jzG#ZW@w?2BNOY7iqIlg#9$L%DOOUMgMo?I1`f9ls*zKa5`ySIle8rWjRX`u z9EwSlfjle9FtfdNr5Tox3k#B(zu>O*Jk*H3o^jYD#(beEMgFVnE*r?90`XDND{0^ZNZFzp{YxP@i+j`#C^|r0Iv9L+i3I}qM zswxOMB)H4cA|*w;X_Dm>utA2R^9El-IaK%FWq{;31?4lNjP7- zo<5dv$#f3!P@Z&pg7g0MfJ1#q0ffnL?b8f`=sz%^{r?7*{~rwE4+H7t2jzU|dHR$> zK@bw)ArmeDKN-vX0rz|L*w-%z06-8B0|0dZLqkO*003`wzv>HkX@3RLdv@PMux0t0002stj}lkK1bSttM}d9 zw8CPs{-c`;wYWT2XR(h44P7T|+el-1(%ryVWZOETZNLcix(^x2A?w*0b4{Qss_PDr z=~1bUGbRs}D$f~^fK*o9?MNF?r06+;+yDWq$&ZUAfHVLA%nTUK9RR*xciU`hcE7sq zb=mgctlQn)v$orG+*-SFmK)$mBqjhhAb|uECLsinFo{nPFWz1ZjQ^c7r7WjQG;S1Y zo#I+b0h>9^M3&zwx zvH>=c1A_TRQm$f~baYf|MQ+vn$e?8-LTO9%X;pG8J+>=toyGlAv_%~%b-V=?DIbyQCC{iZwQ&1!(Z5!-w(1hu(k4~;*)YGa9aRN z^I3yd;0sp96_Tu{ zr^_mf%2SJ~@ckqtd2PJIW%;6i?T<%q@kJZ^3J?f;V_bg$Ksfbk7HPg3o2XX<64ih$ z%<<+0Zx3jT-XSt>Uc}9N#itExm$$Dkoh0djyxqh~bY9+2J5z>y{mNgHduLF?)c+0M z*C{N**sq##t!|F`n+AWY#woh#w6^K1(Gs97qo{G86;ItJWG|@7A?j}m8H1c!@b%(* z_$~)F1K1&4E0pR&Tj6R8AHAyvZ2Ma6(3qyY_oa!nsunCriF#VB5&)XW^_eV*m=H#a zsVGK!i|rY+F;Y9^6Nm~wL37hT=gzgRw{?@gP)$c0(m9PmcxuKA_kj1juhb7Z9SBlS zl2vr&9*%BkaUxwwTcx!|Rw;PDkFtm`W|^FjE%x(JvJjCIQxx#kwG@qbCe`b5Kv!6l zgqyMF473JD1{gpoxNM_*UBSxvVdYu7*0Q97-C9)rB0!7G^~^pO!Oa}H03{R)Mv|AN z0-6_FJZ57*7|TtlGh$&_QLHu;m!TRD4`=ZbGzwfK*2oFIn5)5Z$O5(5Z8Sys2RsWR z3yFcJJ58&x-(oxM5etTeH3k4DS2i5Mx!!V?nWg~efAj~Z0V@+I>vsGNs3fm>(vclwhYca7N3Z~t_I=*TDnAl8= zOfVu-`qEJ;O8|ahB&XV;|fKa7wfv8u;)HkA#Te`=$sL1fX6OR7OQllqM zYOx>-5EMaB1237f7pFmRsppJ(lVEUFxSJ#YU*br3=1Eb1C#fieA}#dN4aLnwVEIFE zp>LvzD5^JMn#yZ}xu{#f_I5=@gzuhgv1jIKSQti>@D4S?sKzk>8dMKll5zkmo+>=y zmxkH1kp3U0-^vDDbq-*AHQ)RFtMxrUK{G`=(bC1xo5{GM;^!$yEZu3t>0H$sMP6v9 zNEd+BuxMD1mA8SryH??+YZ?=`HB7~Q4S7jB42TRU3^0IDZ1pIP?CGgm^od^L`0t$1 zfMo}s8*NCaqA1xW#Gq@peB{`XsMyAu1+RuoG=>aic$H8m{;b303wblJd*9(1=O z8^IF^JJhp)XCj_@vdpF$#l|c!EGR5622e)=^%X4!U=b(6Hj`TEtSf(I2wV%G>86LO zSK+&vBVWGc#m44Dcr|1yt~IcK1S|%R61E~Qy4L0D1lD!I0-s&<@YSFmT2iqFD=O^5 z_={VV$TD4P6dN$XFrhKQhCqwU+cxn)BfUTnNN*9O+#6|GB}(ay&orw=%5<~1JgVF6 z)3vuq7PmURt!=sjzLHEi7!qTKkpY1?S0hNPW3-s)bL}+n_3s;q1%8Z0LE^;PdaRp8 zI9x=VG({s5)<`IlmM|-i%#~5V=ihQ zYB7SKiF+}p&RlPL(lr;c#+AnYvt(BNR6Vxp8uIZ%mJO;z4?QcIg-dty5IRI${k|N=&Tg9a8q~&1&Ds-8v2Tt1;rar z)C$W6f+HD65ZR=W%SO$EGSR5F{d`tt47Jmw_}cgedzmy_iEo3ZP0G7bUU^2Xp5nPJ z$?5&c!tBD2uD9-}yD$tL3qz0r5~a=hS@K(2`iD6pfuDV+fv?l7~HqJ{u8hy%B0@ ze-6N(zmLC@443knuH_1k9BL>5_Ho5k23cDtjSxiQHXd7n^Dg&a`EvEl2Ng$4X3|RM zy~9+m*TGSUmb@Ln{~159Nf&SvtnldF?KD}4tJ6G*H|Gn4Sl)F?950yejo#AGZ>|0< z8v+`NhUq#8)f6-inz5>SqAn=Bj7wseV6To7ZACG}*)TcA#Xy=<%|077=Fbpm8_#(x zMvONgous`Hq#|>^OXBM#6Q34UJ$?_<<6&UN^pdYkCE3~NT3S79Zy61JkNBDzn5im~ zj3fL?mO@EttncYcP1e^E#7aA5FvrN{Zua4hKYCyGAFu)8dd-1g7GvmG4zLBr4RtsG zv6^ozxdME6KOQR0l&w(J3TOR~Y!~?ml1tfS{FP+VmC+>oQ^)lyH=^aw7?ZCo=JciD zk|*C$b=}G?TkJx(1~bab_{LFJR_T50be&RZtkl%+ZA6{T4An)!zWngJ9{%a9=}NSE z4dFJxL{cUE?aHdwcX0a7CG$)=q$Vwpq;Wmwj_Hg%H}8 zxGbYAph?7sOHe;!myLeq9JuR&jUQ#=lAuh0q6#&39*e4yYXz|tZMXW^UjO_Vqu+3p z#mA{LDD;D8&s+^Gv5PHgVE(ZyCf$ZZ($*Lg0>$M{mmL%>XZf-4d=h|@zgj9e-8gx&rfTDE zFZO7oX7A80*hzXGna7l0g z?YU!@vN$AQ8i-OPu|5l1|LdIeyh z1gyvSav1YllWWKBC;6~oBfg%wp`X@zzhaW$v)KH+Xn-V6=B|+wC8SG{h3L_o8^+Z| z`%EOW#6jvjaw!|#mXtm$$Vs;5&857s8{6Qc2tT%Z$3}m`o1;0%|FR^H`BLmy#$@DF zcrIA-v2we669Ypz%Yl|0bTU5f`$#UIJoTRbvo_q{^^em18yyOpE91>ws_}HYD6W;a zxD`go0fVh0jPvN@%1C7+=Df}tgs~}7%t}T`LF4C%4#krLi{Vjoc(1)j)pAQL#c$h= zpSP?5e(ph!nnPD(l4_^K<~qfl&)5YDa$a+egoppio!b{r`jT+|U%kv?IVkGE zMtp;F_-N;fF#{#>{F9;&G%E}k?^(K7NsWCL;#-Eb$J^3(YNRqfI!Y^ZsG-_~oMdJE z%zoJKQQnJMc-a#}3|PyF`bb*6T1Zi(Zrc2jPEL#19zonySZs`f^INr+}w#F-gmETe)COqcEv2pN8`+QsJpj4()}%b z{{$hX9~xqEma#u4U_fHPF^TwqfSurA(i@s{jlq**^hTSV@0<`_IFpKl!YNW>8^aq5E!B?^2$NsWm(MuAqZnv&KW&|}$ut*Q~P z+aDpkQ{4)<7@A{-9s$=@4I$e*uY30K5ZVlsdIZy%m!nS8SN<`lfytbAE&(u}a9V@`t5GM5N_crT~w+L*2{ zVn~Ky*2*5OOJeR)zb*;K5JEPdlvwCj+(014j4KvL4`unFUSb%|fSh94w`zyKo5n!( zl&|XhK6nnVh^$)KJZKl&W&GUOdYnG&!9&zrwK62A*Gr1>e@*$?MOR`jju-)Bfst{~ zNF1<#s0*bT%hC;6z`&(P!)@7iNQ`D2sejJA3Dg=Z|H`;sWt018?VhHn&9$`+lhmVg z%UeJVL%wNuV24}Xp_e7HK3a{CiIhOeLEB{|ZJApV-f}!(?KpI!-@;XIa0>V#;$UcH zG^m{u+3}gV8R}@s&}RfpccmPRDXoU3haU9gNpVqK{5%+FIL5jJ^zdIe<%}+@BwOW` z7r1kQC)-C8quwFOGmMmzaa&(mj08ZoA7OLQ>wBt$0y6Mx01f!nq6IB5{SSxK`F zst*5sBv8kuhgqM-Abz2eW_?s0{@Y2QUR4jXHjNPeSV^N>VzpUX0|cNoqvI$Ul!$C>osy__Ua+J zv*iw*HZ=nm%O6!}rQKw*)ia)&nVgZJ*MAg{)eKt!XZeik$b(mMl~r{Aw3UBlzz!^U zDhAKGZ`R9_ei>7KwbI9i8L&q&e+GHj>J>tSaaOxdRF@pwdq0#n#b;5~Yv}+Q#!&9dT!!jZNdOmF zmC==-Dy8SPAsRs0POiQ)nxGsCF0Y!4`E@vKd({d8>%!(tk}Jg6D9?=Wtt-uU(B{ag zy3mfEjPag8D}C&Yhs;|v*X~qx7t(Bi^S4Q6cS&T#kdsAxHA%#Wk~Dl!@<;?de`8!m znv#EI?5B|D7V)wDE&E;w*?{M7zK(p&NkvBrjL{>f%ul}kU+}5IsME-yUaN_&pvlU* zP2>E|v%B!woEp*1AloOJXlRw=mDiH%g4ptcroE^9Q$mK+6qG}S%t4Q%m}xthu%gDqHCKY;H*WchGD&@TBvGkg}Mt zRnXZG!${uPFOT&{IMu~ZNiNtyhepNKPOhvg4G8ah*mKU=-%@TgUwI|zyqf6ev&~m& zgOW2DV9-4=Tip*)^8%oeh>A$r7P0WgLf!D>i;>NSRQ3R%!4gYArlukkYodZAAX_5a zqB3XE4C5w3pUDyBWrO1_ypl&@v~kL9 z;P7JF8Q1(J#{L*Pw^`4-6YN$HY(PJ)5kbhkR+Fh0=BJjR?MEJ#^;k@9IQ{+2@~x{4 z!g@m}26G|Hp_v=tDAGprru0~)y%BUJ&Uu*A>Q#tSDh(f3m&Cbf&86A08h3@l!`k62 zlClkP7U|x2td&4ET5sk;38r6ehFj?wY(zJuDaf{Gj0MpaaJg=;6Fl)5m?eX;-9ISN zEQASyjiM=RK?Dj46&g3oCYg&QD&R-w$|7cM2Z%?I3s@Ns-gZuBASzZTQ8JVf3GUaq zhcjbbN^g~>XXmV4^YeUFzXm;{@vPgn6SixWNhpGDSpNmul#T3=j0fx+Llyu~k=`0e zr8k#EurT@&fI*(X3&vX0mZz2?m;VOo1_44Rl&wOF>#YGu0ux`w&E2QJ1bNB^+)rZ~ zo_*PNs8P743K4~=AuD1%vBbd2q=@;wr#Jj9zD^}62RQX*N%1m8KA)O5gGA zxxDo6e)4`SzWVcQ1r5R*gteSMMoSF2veD$Vz<81<2?in%4Y1KzbuJ*0RJdDF6B>BI zTlb$*lh+VgT4`jsWg~yQ;bo^gnu?K- zf(>eN#e_`_@G==)Dm8e$?zLc8N!cahHO&+==0j&I1Q-%jC<$O`3QI15UdK}zJHfU> zsEo>>^`FKClAaav&RGnOoom#pfPv(Zp3jDXU>2-!QxsJ|y7JPZsS%edaRY)BjqR&S zOYfHjxHvcHlKNXi3t4aXw(fyGR+@trp&9{JhC1DZv8!6Iie={IM(SHwN?E`RZ* zFebgx;Uv-<;VdS-4Z#%Y-gtD9^aezWN^cj|u>fzqwWUB)-e6CXXp4Ygn{U|KxB5m)q(?`>q2_`m%B1H z4BQ&LRY`4K)(!0$rVHH0C`(z+0gClY7I3b2u79VeKoI~ef941r3+C*v*PV{q%V>Og zNB(!9+U(uxoBEYB#=rNyFun0b-yvZB7aA&$88g0ovXWO}S~^RrOjMd#E|ZDl^Z=Z` z?=W#!NlnZQ?Ua_%Y9ADpko2e}5MBwFM_JLOm`q?k22<~RCcp5$f+>bw%1v6e+3T;X zxE1X5K=ucBKv(sfo?Ir2pnhnjaP0{d`EBfb$H@2!QS0_6P|8bZ9r(@PL zMB&|ZyCEo2GN@nry=90q~lpv zw=UH1YTc=_-mQ9R!!PimSo-&!=lTElra&i!)=sp6Srl}+QZ8QF!#~iM%S>_2`o1*Y zZRu1U=IkG3ZtlYf#?VHKtYG$ALdjgHy3}G(ZnJPH9*{fP9HAYsw`lKyO%fX1?shQO zFAXIZK~;BGEExmx4&VX))_;6%$^F2a(u+>U(YML zzr68t6lX)1!QxdoUK(73f8_R(C+N0 zrnSL9u`Bz|M@u$`4U`G?_Mxwk>QXS#PmUP`_H+Odh`YOQahp32xN7cnRvG<(Z(nF} zSaBN{_h~VKEUym(Gy-DFnhEWR6MQ8llq;puxnS$hC(&P0xdHp3_G+;&0a4d@>riW% zX?=X30s9(dG!6k`0Bh;`M8Hn7Kv80zrUy(V2~_An_M6Rn+QBAmrvSgZKe?=TCMr0J zf7V-a1r_cGf6138*NEGg-#imE1imTGiKK1}?_ z`If38(}kG(F~Si;pb^wOY5*pR@T$xo@mxhgue(yZ&Jz&4>hJSGfX9%vjvvB5f%5Mo1|BxQgtgFayu%-WaEnVS|X3B^m4JetE z{R)ZZBeTQQi1iujs9}XHsT3Aw&o|iN7!O-E^Z&p|=?#+-pT_{Mg0@DJ(#iyfNpIv1 zMa8aDoCj4_Vo3*q^U#NJIttBmT|-ZMJ7I*FI3=WPXNs$nT@Tsu*J*ht5A6*xB9=U| zNpJKP?LzO$p*NjBI$+h7)?L%oukq!Pn{w>*I6n)I?72SY_$5qRdggP6V|pcqHXub( zN!*;%;U>plReeQo-jH687u9t^L-01DMN+;xLloZ)Zu{>n65J7wsy_vRe!Lt&sb+LL#ye-jv~sL^1jgBRhltXsxFwDLFHbubSIte9@paw)G3&bILqN zy;M=8A?%X382!t5EBy}Hxxy1vWBb{H^CNC598qru18UR03&`yc^1E)EzXpkWFuNcK z1B4-EXoBS4KJj50-UzJnxNR-Q-?JSVuxmwg&e*zaqIx^NuzTrN_?SlIJ0?3#UC zE*b9r!l|m%j;*aJ6tlWQli8H2bXtTJeoTbDMpmkXZ!Fn2c!B^|0a7TYQzaf%9Kga8 zi?XmHjlUNb(K#^DF<>=MUU23Z#_ONh#*w@+(z0t2#0qMt0(Lw=Dk{(dQ%Ot@4&H44 z(ukmrp`Fj2E@w@MC+8msVa(|k+{Vf(Ez))E#R}Xu76q_%Z4_IIKp~E z7~42^z3~ksf zR>bqyZCW8K)r6@qKeB967z2n%dbgVn1?cv_gu}mk@Bk{hBJpZbR^WybV?a4#o%Rka zapsc${V`$Hs=wYYwa&LuQNMU|v(u9;J-rx>hZoMg+v6d3Yw zxJlWa-M{E9iva1*ee;@R)=iBNM}9)?n-yc?K4`=cBvO&kNq-1-6)fD+aYk0wP`rPLz#IoaGfKOgEM@*pESPFvCbUz)_@) z<_zxhs5ipbq^O+daEIHEGE+U8Oux=Y5+$?+br25b)G7(`aKM(t7WysXDP-@;+K>93 zz>2U%-8_`g=^@dgq!Y{962d_( zq)4`I7+n|fuQ!~;7H;irTP%~sgee4}>GVHer0X_bl=@ealdI9iWwn&LN}NDzLszMa zQvKf}EKMokN_r#yP1w0B@fN@glU@(h{G zK)v<0&C(tBic`J!SDDIvM%%K8=&q?+((9(uiTAT6=7B%Nw&?M#EDcvmc3&_sJ7U|| zmZ;q~Q%zj{eb)_d6Xo)Hf7x5UW>?qc4tNvJ)XQ!_|5#qX$$oZqXWl#~*!EkjgwE^z zXXI`Y!!|@GQgQk39QWMp1M}Fw?Cw3$S^1R(&F>d5gYaMIdh7yh9^!u6u4?+47}=DlSN46;aX&YunY}d{74D&MR+~e;(YTj_f+~d>dOcJS>bSWL|hHilL&u{K@ zaVGr*hS~9noLOtM-q!N{#U>q>wlT;c!*wp2DFHUko-OLzFt=VPZ`e2s|8kRU2KU-Ymcx@I z?0+>aJymW_(e!dPH%!rI(0Vw65{7bzcH5br1De7TfePB8v8MOl%~6^(&LP#PXH z{k2lBhr9DT?aJ_+p`4zgngZ{3jkjdlK>1)WZE0IVMTRa8mcx;9g7349o68 za#m{W@Xo9?NNNr|fP3=EbJ6Lj=3*#$T(SXI?C5APb~WxW@g{F)U^(HIX9d&6XJBk) zj94pRY{=f?lm-Zs^w9(+y>dQDT_Kq48vz?QK}c_jpwx~*3j}m%z1iv-w)BXq=Et(E zs+tJx>$WTpwiVDe4jJWGXF)jEdJw^_WHk$2Y-O%|!4xj{27cs|xTof?Xw}_c%iN`G zHGHJE>M^8m)mvNH)79*P9)5bfS;GvObpt*y$hYcxxU7jMWy$@N2mXTJ(vWdQmtbH7ss%Dv@HRyOAt&Ty7V*=7r$5iZN#^R0rM zN_te)>JR+&o~90un}3uWxc&T(KUwXf=NszWQeqhSmh8p)7K-|!S>*P-2ftT!J0i$k zT2&(OPRNHU$=P_>V>wp60gfV$MUT@ERSee!QAtaUC3Q_eRs^^g2WX6g;XeKYo}-+f;6jc%cbKOS>8L20x(-+pu^ zxawrm&g*u|R}8I}TO~s--7#i_LG*vOlwx_?oUXO#yZ7c1EKcSNbhj_J1MBn z!@llxb(`~!ie#zqt=4bvun_v~s#(YFhNoA_!FtR-mb_-b_EG2JEtIT?$+1VTLR5N5 zPB*Mq>*4keet}8ei1>J$_*YmVyFC8W>z={f>)W2qNw3=CZ+_pN5#fJgH#xb0efasj zJ&pv60%{-{X$};RQ-@r`tyaTT2t`d_ZEbBfo&Ks<-I2TxcCub$9AoO5>$~8NwcbZn zB*+8FeE(=U0ux1NcirPhV3!Gwme_Hi{mT*CSogxi@hk~e+Ueg)n|RLCkaaI>)0mT` zpx)h*Kx2u-WpewCK>#>$H%>T$Ej6N*)Wt-?s}$3+3_l>`&tRTCq5HnoJ+vJ!xH!%&>75FqO4Jris-j#Y75#v9!=hxI(=3{AWeCH=c|r?C5j zkhF6eT!80eb5pv~NZEM!bXYSDFP-jc+afE%BIk(#fVDVL4}xS;cw;@o(to+M3I|s~^=*DB@2H`Sl^@HwiphNY>=t6r z7yy6}5CZ@N05U~HHUI!_Rj;aL0ZTiMh#rULX69~o>#X>LWLD%94BddBbN_`RFp_Zl zR1D}%w_ zBFsE3Afv$D)Yh@s_CH3%Sg_q4nzzv^hkOJ&s95=YJq)M-swm&~7~87l-P>Sf<>d}; zTZZx#W~n!mCdw1Ul9-kN02u+QnF4@rvw7|9-tTUkE;nh`HYMxp(jz2Gb8F4Ywjwvu zcH1-|N#q|61o$-sEhC1H!af2I3J(%~D$itoV*UiZie8;(&+M=*s_Xh%21V|6q5G73 zSnq1u+QKYIBMFKbR<&)!t#M77qNdFzF@Pmq(!obB@ULB|sMXnjY^!hJTYuB`i$d0I zyyv#LVlzOu4pzcny_qPpNB~Km1 zR{-w~{@n07h3#V88Zqw3WnHnjVT!!|*3dv|)O;cGvg$Slz8}&gTSCirBg?F*@(2=bq{ta-zX?0k}W$#!7Gx+rdQA+SPfJ; zwABJ3VN48#D-4T&cpzO{4w%An%MaA#^X0fzn62-bPLss3E6jUdp}#boH}*f?l1KdCW!ki|MkV0Tj%GPB zRyCa!at_lAFQr#@e8~d68VTF5CMP5@Re%NZUrR&inwBnaOJ&Vs*4F&!%E8&%@tjDf zNI7M}wRyE+{Fq#nzhP8(67BNUBx1D^NW;P^M2Iw9<<{C=Eh=5UZCOz6P%;5Colt<7 zu2+H%O{gk%cK=m_SG&afUlFh=LL1mpA!53n$Sr%EC{DK~Ab;!gmZ=M!@X_RN-A>;= zDG#My+-5?#o3$hqUxu7^$Q4%B(1yx2)Wag|5IrL;M>XXMKAFFDR5|!|I#=u1Ay?RZ zwdQLbYHNS+tND*|g#+&_>+tKX;ZDNK6?fQ_sy)W3O?G?Ue^tqD0d?IX(WYwBHGoMT zFz_q#Eh(wE)h~J84Z_}^wX>?+2iM<|tG03&6@K1-DBaHU*|Fm_EhJ6kM4d@XnDSH} zC05?-RDE_q)l!2rhul-q{7h{K!jUI*5S+wfN1OK)dFk8W#C<=UNaY8u zs4s;|1UQkZNhMOap>q_LK#U5~B8{wKdupRjF%sZS_$>r#0H_Di<6JKaOfPP{E*QT3 zuKDHEBEpHat_rG8KZ!c+)cae4XLTN4wTdb?$Q^yrR6466^w?R~*lBK$?;UwxC%%Fk!W~yzTMcWNxw~ri8f^ZOWRkcQ${W_z zLv^^5UNX+1)M9QY0SJaka`3_e`Ak%1r-&_Q9>((!zMZ+rm8F%05|$X75G!M%f`!Re z6^luYjKAO00x>mHAZ2k?SX`UzIA@tthFK{^1Y$a+3T$@XK^+mol!RA0WeH;J3c=ZA z;ksg3z7*!ai$k%v~ zJX%#q{uey1Y6(WZ+_Ik-xf-u5d}zQ=Rljv_ezTMCTh~BP6-=jjwNIb=8grt&I#K>Y zmIAS=Ougle5mpvLQN=J&)Y5nsxT%=}VT+rxDqOB^KN=ZTmD4Gs5~eHbhjrG%w-hqM z?BP~w-52t*W8OD7n>;3`i$IMh@-<#}sm49)rY?O^rnJNWH_+S+n;VN^HN40g*_2Tg zNY=T4IySZqlhiBdajlmHmKHZ6N=QvFCpar`;x?0xI1=|X??tUV^JSHp zuqPP1P>~(GO;iJ`BY;26Sc7Oau z-Nuh^_O)ms;`fYTTSN>J;Fz7cvR4FrO}UDIoo$ensuAujP>!^*E~uu?lxmdFv`nMy zY)lJR)J=ht#r5aFKGz#8X2YG-8i?sDglW0Q_(!!pjiJB%oB5Z8*;KsA*>P2+<}s$S zV(q%F=k0d8WVm+vx?lYHLF9tlPIqc{cPBk<0>7}m!Bgb;ZoEBfin?-O2GleraAvFq zy@dCBoAbd3XekGJt*kJGz+7-HDRxssk0D2D+7o-)M7W@6WCkE^y-VJH1N&51lMx?GJ1 z)?wCvjOl(ra`k*@;G-{0gJr;XlFmN`7<9v$jCuu76wirEaJ}>qr-vFb;*tSQk^hz=iiVl(!MCpwvR8;>`rjF ziRBYnj2ur4X7X9zC{!HTDayA`&>GQH5_XFn{b`_FKqlehZ5VBK)Mw%5@@RCkz>mJO zB4@_a`h0WD#2yOHEKD7T){N;rT9Z zz!S}cW*rxze7n8jl4A}Xsuy)FVh}oYq_GPt#9_32?<`)NcK)vulX4vt$~CJYlN+M=Zw3+HaTa@yBfUwZJc>Nx6A^`tt<7_hI$6;7CP)z6#{T>vS@vfXNVARidYwh9YJWCIas1ea zJzTedl8xp)%{bQ$f>D(>B4Og#MryzHWNd$w-zN;++K;FI-SvgJt6rs>P_hG2c8#LL z1wIQ@Qa(rdROkgx9PAmtbS=r30FuL0OCf(7&!Edh9}2(vnVaWiVGvZd^8-=BZ!#j6 zjiqCf;W$$}1wk+y+^JVETaG@V%{QO46*f1^6_Jt(kVxxWAz+mz>x~!#N9Zm3S1{qy zx67Bb9iiF^If$z7p?bC0(+ato;D@g2OS^hPn!tFD<-3G`M@}%u`sG94` zS_>J_a~sgydf_Gmb7Q2|{jr+2LcpG@_wnV}*Li;D1+{n|TOrG2eytz0xvR{SB7iUY z?lG3+gwUCEP$YOF$|5epD6vRn7~7=7kpVY!PV(#0Sa#ZRohoW6tGjJ-O0BF z16QR??naQRH~IFk2u;J!aK~lkOjK_(_HH4-kx=`^*@L0#5MviBk_WzdX;eTCojXP0~GzkG6I(81oUnGFv zwx5%tp@){=l9jRNm0Ia64M--&-7-&0y9tav7?L-LD6&(U%=(9HJWIr8rf7>zmlUSB z&R(4D=9o^{+gV&D&qIqhxow%Y(j)~!^z48`vj)+OmmoUyc$cq+WVf7UB8yPsiauki zu2rK(V3CBIEHUp(-vz`U%p^udigpTnQdffWO~LX&kw5~sfo5(Q-Z2MOyCGRE+|;mp zrZcm8C;?MFnHUi%I|@G8mDEZUU){PhrvzUzoR*y=N4P76I~2}Y3q#k3`5fzrMxA@N z`9RO9SgWhm*Dk<@XxypGMHr$-4{mZph#Wm=LW6)?+O@$C`bEGnbHL6Y+3fir^`-&d zp;3>0p?K)po1t6!*Zaog>NPuJu~v0HcDK4@fy@2)k7@KhTGJ5uI)!N3q0KII zqVYHEJ@xB#6MnxD`9O2} zF(=mYJ&4b9Mg(w>W^p=9?K3QK({P@^r@gfBY}`aJS)|M}LrX7+P90jbeAGe-?UxE( zLr;i&9YM6~bm;Rjfaur%p>ijg_lEte!i8R)jdykDEcm6NYwL$PE?4&S+*Xilvkhkr zn}5Ys->Gm<@VM$@6rFEl-G^Vux*Q~ho8+-p>EU%q546v2Ay`KK= zF{`Wb*MO-R&6!T&|I5S*@zQj5Y-_m4{5*H9fmZZyAGw1H-QNrvbgTBOVb$?q!7at7 zwj*)z_kZD#$2RHw6PuGCD=Ol}IO>1YN_11+Ujv>Y2khKJd!pLIQbG&i!8LT}-G=8K zj`BQ#Qv)4l(67z$aWbIbfR$0Y!aG}W)%=08mQoLXhWpaFl4S!)`QTt2Lsm)wx5;;Xiz&j!Z2)_XaG5njSklLWv5EXmY5*wQu+&SDpRGeK87m-;`g= z`gCukBV4#L3Kw8Z*jQG@w0mnBpXi<``hUs-Ju8UmH8uR#uD>3(0jzoyQyu*BPu7EJ zK&J@EV;x%JhaA}cbLc+%vx)dp)ij-r-PxW(enp(kE2~?!)R(VhkMa7%tyV4WYM^u2#;_X24Ta96m+%-gq(>pD>jP+cWzCG zl$iYkc8mX}reBUz$o8>uWBjaLEIMzNi2zbgF5I1Q1$4i=h-p%`yY})@2|a!U*BH; z{Jit><#8rk%bKQo_9A*3#bdK{e(zC zTs>y(K;g;4dJcDD5$G2h0Wz}qMk<6DZgz?Rex?Gkh%CLvfKlKp`cuvUlPnXcszHCV zJrkYqS+0P7cm&4%$7&Nefg9~&m4#quI{x}d-i}msRsct*>@UYkq6AK%_0aoHZ+4+K zIcEaeaJ4`Z^fsHX1Llmozd;ah^B#n3bfCIRW;G~RZr`C_2UdR}LJ}hA zABz!6EJ|d`r7-mCgw*c{xm&m2_ldr^DpnNR3IFY-aTm=nA2LT<&YeQcjsWdNk!$h= zI_@#wn`x(JYwdZ`H2Z6=uE>#DQmo^>asUhaI>-8(AG zS4w%F3;Xomdf|5b{Mul|eWkE32K+jAm7lBCzV^Ra6}9dSxMUvLnWggi+S>S(+LRdk z?B2lkw*AxQAUA`59YNPlt=Ye}LBCEx;m*eHzw4l12lnp-qhba-W!gXJ4*NjK#t1?+ zUM>AII5uVdlvpr)QOEnT&}fl%Ut4~@vuq}3AkUN20)hGp+%6sxUJ(`9G{O9Y3LUJd ze91}p*GQ<>xrD}WbuFD9gXy1C2sP_I)7jXLxy{`?d7bxHeJ66}aVqJbm0J5D3u#l1--JM*e|uM;}Ly;Wxk0N4@cy+z*s zox*cFL>nHrdI=#lT^Lyy4+gR~UhHh%TPKB&9l8x6hp5Qgcp$d0ac$duUYZf7R%B;E z)&)f0bfN%VnGBPc+6^C13DtP61nbVB%|%4rbYZT}@9EX7Fge!B2&(B_Aug68>1S8P zU`YYGBCly4Fgy_O<)yIf5b@@0M60F9(Mllf?4Vc(DZs7@+0&KE5clgrLrzq9zeFHX zuZ8*8)2H!BQv^bGiWrwsyX!3=Hv&NXyz_BP0BNTJe-Q9jDEUpY@7^H$rNE0KKySJr z$gWiRn+6C?SN0@%%>=S51pUwSRQB`W$wX64rwZy7X?4>uh0_%Rdu5v6bW^adP`{f+ zB$NT265yYLPKubZ={1GvO5&)^AZDFV8z^lq5GmW2F17_D7pN>ryHycuRDpMOW1&FJ z;#K7sDf+sJmt_1Y+^3KsOcGIUx~LFcks~r%F#fzf$58>iGROYHJB6b3dBbk=YC`ym zpzZU@#<|6JX9vp->c9wydNn=tF9IzJq5t&wc~J*d{LL8@Gu=Cite+0tciQd5WndV@yf1Be8{Cl z70<3=<)n%l<3m+DfQ_fB*tBKcpP%-s#CC=JOOACCLO;8xl_#o_!c)S%cMEyLv9l}G z)*)3jU82EETadblL+*{Ib23`Tyf67Gt^H798uR!4EmBjsC5x;+n+8HpE zivR36Xv!e6>4gx~bR7vaE$6UIoe7Z8u!`-7rbiZ|*tJ4k(*3k+Thju8`U=c09syn< z<>?lI`H|SCNHI(;pnqOSgjc3SpQUEgsdH>9(9jRI@!mOQE7GgQi@Q-1iUcZ(!BX+UB`N%VDTMuy$oo#zklVM#)rLZ#9|6(vZVwDPy2 zBpf@ctxn+i{_n2#dMK6OWxx@zq!1T8A_rl0#M%CL*nohY0;SRd1Z4s}cGOm;E0rMG z*;q9qfN#2hfL*Di(qj9|07Yqxe?%bubtbW1iM4+s%py%R@K3oUEL!4X86!?arWa@W zew@UgNAsG%463xSa7VXpU*0y3od`ic;1c8=k;X9Bn?#>xW>YRDPC6pOYa>#(w8Mo8 z-am)T&bALcik}YT1OgYnjM=sI_8|K1RW^V7r}Uta5={$8h43w68YghjNQda)By(a* znp*pf<#mlrYvRtr#Zpm^olPS3hx`WtqMCm9F@L8lC_ltOW=7*1-S~bYCH)=1Tw3xK zx*vx`eZ7>%Lg327w)ot&0Xw>xTyzv6wZTr>BV1e58huk#HLPIFj}S+_kT1j=#0c(S z9h4}e>4*A6wDaTFkrO3KzbM8g?{mBq5JIqPT5PR|LDY0E2>oa_U@^4W+sz71h@zr4 z%B0c)0oK?q$I;`ir?|D;6qi|;X3|wIl~;doA{9h*3M#^m3+nf!i8&dhIfPa_MNgKh zkaAaU=VgS{bcFC=n4fBa4VrVph=p>Hm|aK+McF&VP40Q{q)l3AmVJCg@Cbhksyg8}eF@KwSazGQvhP*#poR}1S>+yz{nFQtj;O?R z3j4~=5cx^IwK$GHSFPrgT>MoD|BQsMdfxa}YWB|Y(9BH!vNBaPolTloxTm40e;p^& zp3XZb;v6MTV+g9?M9v900aT^>g*s_L+r0&sb_`UNiEdOj=>-6Kf;|n^KNx~+A}Ybj zd@!yBKKRu#C2E$Gs)^~9QL))rFQ(*3C7)NKA&^%byIqkxn=mZX6*N#|+-goH5JqD{ zjW?bA4LT;UkGO3Z2mlQ1lp)0tX5Qa90%DBQDQYa!l^tIeElgS#ePdQUA1-N>Hm!`L z%Ou+t_IjiT4$}f1HB;bOb0$(Aa{W8dnHhO>3Pi;3N>SWzCdi&%kq|Mo1Ef}*CPA%?CNskdy4o?ZfN5|BAWLrxiz(YcN_ zQLEk$VfB&C2@YAWAIFA?;0+eH(PBD)Axn<^!K}rcwg=ms;LWiETicVkM5L{SV5z`T4P6)$hN2k1x%B_ zEEaBP*lq(=Hrp{U2$b6%_aR5*;`Y}ybryBU{!#;WK;KxlRh?SwLdtL)>aZN7==z80 zI*uW#_yb2Io`k+3z9Q3$Gk(7yev28@ln-(AdUxwtc3_YcnA|B9znJMS)9o#SRHjo^ z`b9|Jbg7D0DuGR;%~ys~O-Y-!5LT1EAQAAUD-u|yD*(QnIZp%BCm7I4BETwT6_~X# zVI-s^u0@f6cQps5K+NL3crKV<-t;Au35e+y3YOAs!0UfX0EFo)0!OC0w{qRRA7_^Z z1awLP#M6}s2u)XLI@6V!P;^Bh($ZJ0Qz9BYnP%WLO8egUU$Y(b zcW17?tR_3AQ(=DU=zHpx4OO?-v6tM|?RD&hUCvHdv(~Dl)TrU6Qvve{!c4f{O>iH<;PwywdlUa5`8(^p3cXPHzJVQDa~G0L`p@U=|-6fNhrUQAIkG( z7i8y`AceAE>P9uDQ~iHr)c=UAE)mMEHK|mGzyf646+97X^gfbR`ZrA!Yh}cDvIy7are=ufvp=tWMrO9tvdalu)X3A2IL3-SFOd zdj7=kv#l|Er?pF%0RlIeWP6|dxWB?GUA_1D(Vm71o&TobkcV>kgt#@jtwEg3fKDMX znv-Jot%fMBvck;$)EhFb8cua(zwxp5OIyLS*O=rYk-AgGSg58elA)$fQGC$05+pPw zgkTb|3|u0OgJ@U_BUvQzwJ_+VEiKd(I9WW)vtBsdOPqV(gN=3^O{ROfQy7FoiM+ct z`PuVzHWt>S7)GP*THktP2s$O$g*f5%6DJ%dE7KOS6}OQB!L+RsxS~Z~48}S}qq+ah zBim@<_p8Qs)v`Z%9I_)xnp7H0rz=Bny1h@7n$*4hn!>`%7u$CwQry{2A%FO5*DC6t zwbc)^YnB>0^-7IC*PkFKh>0qgPDoXnuC5A3?7;r&ne-9M*a(xvEnZ`#*Q8Ja2RXDm zWpi?t)^MS5_sr?pqo@pb3gk}DzfPm1oHIPwp zD=Prlutn7Ntp{YKwIDW`zV1#D=7lO9THDk2sL}gd%j6hiy;AN@2}S=3rWIc-hIT2o zq*y%r>q>r=|0OTPGK&(DBsPjd$l{vz{i%BHi9SN^HresRAI!6+l{hKSD{K~#-QKyJXOxTri`#!t0NbW4!dR_0K z1Ca}w-WWGj(zk6}8#UaDDMc?;713GWTs#~zwkqphz~$$rB}SAfMBLpCr-=sBUXz|g z3H}ecK28qd`$hWfIs^{90;=?#>{VA`Br*-topW}id#k0X&*-X7Qy8~*N+J=ih|b!6 z-ddCKlXVJoN*T%TT{4~C6~Xx>A`5lNvELQN@FGS5q=8)%vZgBvCE4wjVAI)x%&rK6 znpY|vP5)1m$LQ7yhjta2f3H!)kK8FW#n#`v_-jrv*Qc7dYAi%6Gk_^-Hx3X z(o?c(z~Cm6PxDC$!1Wl0o`2!^Xjs`FXYESc&vla=7TI4bZf$M~OatOVMKqnCeiT0I z>YJX$-B(LlJ{X?aTkY?_>q3&IQ*e%TRHgX4$X^0PNb8 zuq3f#+Kk11Wq7oR>DKjFg1>xV77)F_qF3Pj8PAL-<-OE^5 z-$DTay%JoRyWcjQ%GQ|G;{bpV5CZ^p05VflHvj-%Wj>X0fhLWpfjtMz%s0p(6H91X zt*r);qze3buiwIj(zm++{d-UQ@16bw7@47~82~r{0N+@@-oNd?UHO*Qv*a!p%}Xwl z6A4S!#N9V|$wnv9v309BvYiCf#d{K)G=DCyJ{3%mfaOfFd9qYd*iYIz? zOIn$3N0x|+l~hQ*Q9U}OGcG=F=tcnkV*gFp|i>i99eOK%Zc_j#ADTxw$jRxi*8 z|5IGi3m`AbO`cjU|4yl(C!20>^r}CBxDHjSLeZ%2_X+$n)YFsgc?|`h;m{**DuaHm z6FrXxg_}i+ z`&LKCZ8T{&Zt#=(|E>wUiqD|)=k(J{IqCKs4yz6M{p-LHyKSnX6>zk^tleL$dj^3% z{A~sGs6X$wbY{JhqMPS#0&+8Ip*jjpsPf+3vo#g@*->l!-UdqgD{DG$N=_^7XvbQ# zI6EqzC7qq0_(4JRIHB%FYw@?*yw%iFE!t8QYD(xOn;TK-R3T|)HM*Pk70~crFNfzthY(- zQZH@WQuku%y)$nobXB0$JWVAo=FR=7rXBN5bKQB~@Kk|5Ue-scB_rE;>$%ih z-Y(o3uG)P~oVlXvTf`h5%s( z(}HLxE7oDlfLIPI2+WoUU>zELw!6JbTC!}Xg>$E*QKY8j{?}rQUv+B=^KzFLUp6mE z<>LSf@}PrI&}Ypoy7ufl%(Ao7X^xbjUj}-qQH2uq=bUn`Fmi0u6<=6jqk*1M+dX?Z zHTRon-Ym`jgM4ar4-`Fq?t^;2oDGC_c75CBQLA>*-SR41<$l?Y2>t&WwTwdnnGSTs z5oa_RN4G|p!$Kov>wU{7lWA}3=W}zz{d9BwUFS}wOz>h2rWNQ#wt2+x_?^0&o6XM; zb;%&=Os&~Y^2wUYi|4PwN@P`Pf1k~ zX^I9@7F4ZXU45=^5L8{6^vp{cR2As&7^gmH=;!d%Q~>@B{;CqprJ86Fn^T`rRqw$I zv8fNzjN0rb?vpn6y@ z{cqPXum3i#k54OPYCj&ye=h@M#{WJdw(+9fvM&3m1(xw!`hSq1y`J0Owq`u)A5@fx zcx!pyfvgC)3?4^(+a)EMYHB)Gs^R>K(KTPH;#<_ZPjwe^%Kd)_oyBxdMsO)$e!!2k z%0BaC3MfTS;;5HGC>| zB#q09uez0Q(6EYc6K{$Ujs=oghJesCb2`2RrL_} zig+Q#dJ=IL1ltTlbJGC!I6$^mcIT%Xp&ugx$!8Itb3fY{5fGBZKq48KduHwu{G-r zT*qeXY9|%UaE++k{<=DO#j=4p+Xl8UBN7qV_>9q4YC$g9ZaqQCo^{Zao_@13dFS_a zH8+Z?Syk*jN#vd$0$j0ZPjQjpCKk;7dM#Wi09zBlz?*RyU`eFsY%4v#VVyipKe*b> z8r6;~)^k^?Tsw|cVyf7m>h0>iI#Ya_bq20uvvsw0lBFCuXmR`N>gE+}K}HZ89YcV} zm{~|{1Cp7Gn9#DEtWKJulIJ-$lY4$xS9PPVnv=zL;ynzmV&c6t5nJhjw1$dlQQ>3P z`q%(wa3H=SS(SFrDVaPD!?OmpV~TY=)4`puht-QfKi9*^#c>!|HeR`le=aRMM#Oq# zTC??60uoztEZJcSTx~FB;5S*0(Xr^S74WgHD=sX0ZqeTUI=IqF$MiGUoUXrP8qX#R z4#3v7>f%LlNFj6XoQ8UCZHjjb(BAvYU$SDQ=V^eX9c#Vvm_M92g`9q(ez`|$W#n8u zf!V>3fzRU|PNkot;F+U3cG6E#da@_B1@ymut{P2><|AB@fEDPkEF?et$4z;uh~=>& zs*jT~D^C?K2NWhe2Efs`#dIEGAYrInPhME{Jfgk${DV)hsV zH=7mmrJ#B2@diGzDgx^%2I;W}CZCJavR?6b+Oz{WBs#tXy<&&*t99u#-OgV%+W30f zwypwJ#mCO#>XAt#!FLH+jgcli?m*Z!#iKm4SOhhid70(wA^GBe@gdtrdd04~QCH34 zuafw~LMzr6kFxt|7r<3))~&jTJ7EHg~xbEbfy?+#}-@2XQHpM z9yDKmLw^0;wOllYNGbjseryd-PToL(nR3d5aQ-L9WjH4Re1?4nwvkR_Kh$8A>)73O z@Z~!EKcW_D5!ZF!`aX6}J@UHue6jbf6omUTMdf}=5y{`_L_4-vS6;4fJ&f zd_J@}MD3-(zk}>-EON2x!0^8Nnp5drW@cW!nbJO0`!{u(w`R|MsDActZ7s3TpYwB> zv$CaISvr_zA+xJ9RCG%Pee>IEyS1)G4VBuSG@?~D({EaGJLVO16WpRh5tl!9(+5uf z%enbmSQ%Wjcl##oxTfb>u6aL^YepdE!{mdPbM<2PEm!Eav6Y>0;_WLuTzg+Do5Dl9 z9F{H@M$Qkn{~G3Eqxhn2e4(J_&3aGQmij5KJTrsMl_qkL`>Z+I(p2H!m0pDXXhf_DwmZ8lUzbZpzTa%4=mCiP|EQ4? z97;Cz{VhKm{uIe!{4~6c-4Fk&SnoM}=IwHI#Qp!<xk=RrH8*eL2JI>Y+_8P5P8dzparO#Qf zi>4S2S4X*(^so3=ti6Cp`%`|yIrS;g|14v0ltkmMP)*<*JUEZVpOhN$td=@vG0 zBl`=@JMP&_iz$ZF^6g)B?(et`pIj<9>{nse*N|;v!zJVe6N~{+K14{*$JLzQMWj4j zRg-aKfFU5(_=_kuY%S}ap@q?Nw($;nuJ+6R(st8Ln^)+dPsas>AG&L_)xF(q$yWy# z1C%BUW7tBMT(Vm~znb%|Hqrqd5bykUQu6TkfOs{VU}r4u$hPDkt=PuqqKEC&aI(D3 ze|?qHYSX^jHR_kz`1^)-KHGhWdVloXN;2iX(2o|ema3LexE?d%ckfJ7*sgeO+56Be zjG=Z9jdGbp<1CwAV#^ze&D83Huew+(bI`3PmSv#6KbdZeZ^o~vrEmDDKq~f%uT;~g zYE!djOX+E8>E0TluF-O%);+>90~R+yx2@ql_`vr!oXaQ8^|0yN7RtnjeOg{#;GkFj zZ;Wg4^HTG-g>`4t5_eKmpw#XUd5T0R@6@__`V)?}RIE)6rvU-e{FBmI(Xn3Ytrj&* z72|Pp_Zzs2hvk`(Fr51PX|ow$(zQwOJfLb5Z$FS&lfS2m|1_1t&X@9a%LZ1LHRGv@ zfizb>Rf4hm{&v@`n|+_~=vmb5yxasm0A)a$zr+3r!VytX!|Gb7eX0gg6CQ;ppC*OyhD22YjA^ywa5 zf_#DIK<2Guz#mXrzaOT3^vw-+`>5Im9w%!ze7eF9iu?zk2IBTB45H{7@EF}1q8VzU zc%R`%My)bfF%Ub_7Vs_`o8}D-!TnY{Q<0+zn1|9*&1__h-1GJRH&v7=5&uu@-QR2# zSQ?QT>s4sMow|B-U^GOrbi#8c+IY2Cfx4gK*n+O@$Qd(khhlqt+zwW+r~s)c&hOR;J8vn=5UVC&2Rt!@cimvLj%XN!vkdS%BjvwBcXMFm? zuA@DPz5E6;2I|f(EI1D>&2vusIkw_&9JnEY!i2*CRI$Uc{C@JSIsz;vJ__w*U(XmI zVqlm11IQR?bys{_jEVi&ci}(t zhM3u9ikIAr+j*{I`*Gc2m5wb$B4%2?e;t$D_W8ahC)dpgYBBtP}BJCbg* zUXH{MS`6(y+Q``+J^q58pM$Qjq*kM+JmGXJ^F8eu@7g0xY4$exA@vN+V1ZkKTx1(L zS&gV*BW%EN`~=H|_$l3zt^~OH#EA{6hImP%5xwCDMVZ>|j$A0iepFz+zWZA=^e}I% zHOGKHz?r8zHNZK)J+ia{B9G@zwfqVCAr*1Pq}9=^gpYR8a!Iz{Ef6no3%PVLOjZx{ z;U433KIw*?*FeZX0yTdgx|#Qz;|*#caUflM0@)E)=32XxUmz)>5=G5*uO;f4JZMbDcTSiFq$ER(>nV!3W;T z4;jVqF6Cs=!-|?9V&EpbowZa)nC;umfd5^sMhOLa`BbkFQXZf1Jy8-NdZ%p#a*_8h zcY4sTT(_$O$+UnEAP90_Rc!bD1bg;vx0Wdmc-9raL9W0(r^hb-$CZPGIu{_@;EL*E zOPWd3X`19NG!Zl!@w>F{RVKG zqH|>_YUV8>dlx>I-wg9+j_V9`#x({!E83N|cj|5cB}cy)j+6qMx3k@jT;7XIq!Fs{ z&CWCQxpSBp-MU#jL_SsTWz|j=_|B+IiB}4M@s^hqE$}(ya&(RhW{WXT!8E-Xey)^M z>etTfxop#GSID5omuAMp9q+cS& zy35|u(CQQ2^_`}(r_d8P6y!qfw0S7+l?=1NM8oREBcMY(W46UIg6(0s*WukQ+a8f( zq6NO+bF^1&lYkdGHBZRE-w>ANl}l{x1)C$;syy&T<8O8A?Xe!+W7}{}^2i#rfwuWP zb3_^+f`}_u@s4#XPJ)tDGu^vu17*GGyB*u3iEKuKMJw&ob|O87+x8LVsAFjUIzHJ2 zJ_BlvW<%oKLlfEb-4gB5RJJF<8p!Qbc@kFsn0(_Q!D1x9(_RxF$joj63_h(UCqtC5`>ySq<=NC4M% zD>u2|*hTY1h`k}>u62A;30MU+cH}3cW@J=vHy(Y(36}696u2wBx!`20*SpvIrThS= zV7zo)0H(_jbpo<*S5CnG{W{&;47=TyJQmB$}SP^I<~`|V>AvB1ArV6hbu-1&{w*eCt_qU z+7{SXE4#a7A=oPr0*eNL0BnX~>xwXDE0{qcNHy^XtHmm&$#V$uGZlG(uy?j?%IH83 zupNfbKz*>63teafXdu@Ibb&C{g3DmC&#;u=*LD^u@^4JzucLprmU;iL2|8`xjE?Ve z*J6Y#AtQrbV4Dp@Fwi)Fq~{ve8Lqq=>TRo@aOFIZIe!}{m?n?Gj&vA zOQKJLB|-0UmuSiS6J-z%vt~e60KwSFj%keu6>wi4E)9sLlxlEk=xMGr?Opsx5vMVV zfv%vDV6&_Q28|35LKk;7<#^Q8Qjso^JrR`%y~`u8ux;07p<&oMDx3J_AtPWK9Zd+* z7tuvkrBsDWLQis~ZST>-Y#O)ibb&GfxZ9y&gzzI0EdyJZwfH{i+Pz-u(J*4uv{Woi`rn(mnz}dFU+l zT>#YQY>=@vpCUGDpcnFZpAHionLjv^r@sC!Qz;hp;6^8Ic%b{M$e4P1fu(*qo>_yjz&z;XtXJ#gAVh)hPn{h}Zd)M{< z-G&1lor+xGnJtKu7=y48fL&v->8{g2Qg+)g+-~VnIUV}zStam6$^M|Rla zUq8;ahBt*X^2qkuT%y2P9}Q-Ex=Il2if(hd6WOhZ;5snbWlbAT1#rdfb04yAQLLN7 zbNP;j=f?Ia{^nmJ`F;{cdvC8U6G9BUWgu{6 z<{XM)Z0Ula*oX-&Ad7h0n{-EU_NDJ9ggdBO9H6upmr zbfpiti&0TFt9F}~6t@(6*zc58-zlXcfe_3)5Hd4IaYu~{)(%#RQASOK(T#xmZu9mi z!YYC+iLmfHK)5di%0MPeJQ1k+-Uv#49tl%@uLP++IKMYWrj7*V=P<_h1SPyf6DiC=(KPhWJE`+ryy-c%S2VCUW?!hx_z^MIi0c|j=kc|uI}ydk#wTku9W z!xv#u6g)j5ssdL8QlDgm-pzzTSkOlR>P!*@f}NlMO*0^zZeX{8b{BlZOh)L|0K%up z{+qNJyv-pK$DajyLP}#o7y-oLhf)U=EKN6X&hz?Lbnp(Oc)&B6*y@qZp1a%qm(WTG79R zt{eT@&r1E|m6uz8z07S3Q_?91fqr_2N(SRdtcM9x^$n6E9mW6wNc7~ge|`xtG9{dN zy+Eo0CkRrXJcz0!!b>)&g>a1w@On9vz3MsMUYp((Ea_Q7){r!xc~w^Zd3b6eW7{Ig;2{kxT~Wf4B4N~s{C@?7dUVZ7I_{4K zuwY`z$q+EznWGX&nQwr=@eq{lo6uxKvuV>V83f#&3(PsK-M|9}zLRv6Fw+6@4@Q@b zf-{agsHTHWga}$j4s<)5?UbvWUAf@`*^J0yc9RL!2(v171PTL6B; zGJMMmp-ECiFYssDl@ds9Huf#TgreU`!iAua26|*th0@jML_zBFQR@1<__QWYLmH|^ zq@2Zi#+I;zQs4B7GhNEbw;~#Wo#}yb?v%fsygZYk(gS6*<~F*uZYI-^e8~VmPeVhb zr%BD$tBc>hs=VOMOE^<=8$4r)GeF zz3YVosWbDyCG(vcKM((z@9aX1Z^P(mRI{mkVmi5YM4^q3&k!Zahnj==Nlyz?gqioG zxIzER;E0q({sME_+48U~mo^jlihvZ%ZlMd#q4T z&&})mbZnU!=ls42R=IM5hk|82#|f**QaJZlUuqwNaMueXZV^3`qDQ}}aR`Ln|3sYj zl4WNYfL$4EhjG(Rkqf}pnKpE7kyU~>lZa^v+y_5Tv_ME-(J~RuD@ZcX`%*nTm||~u zN2&aVkeOYG)#vChGsa0(iwadcWughpu}&cS)53n!9C-{}^gyu>2cdsH{ZIrNIeRVc z4syR;C}$z3@Iu!zA1sX1vz55{9c~}EAq9;kL!?xJBGKN<@7;HA=GR>k!8$ot9i3r( znd$~9m{70_h`SmhQDen!y-hij$wP%Zh<$?|KQ;Bw_##A7f%vw(@3-$=uM^W9O=N}6 zi*SpA4>7#FS7s17Bj7MlArubWc3Y%J6W9|F5?E8|3UV&X4Uvq9wtAL~IYl!D ztPZ59h$*ZobSb&Xkb=FuHhd+^83;-U4kpOJ7-2yqt%+$eViIc-T@r3Oa2db{#=!;4 zi$l`5ap1R|=ul1f1Gdv2RMW;C(+0MTE$c!uM*w|eZZGu6Dw`@|Dr*8=D{hx<*-$|p1uVnH zVI-V@6XH5exFcv?NfQy1S(E6Jb5mh}zzAqCI8Kalbs<{DOEY-71JoiCl~&V9(-G2H zljyi};F;30Ugs&kq-)1rHb`gVadkVBVzVesNK9x=vP)mNm5my=CIba*Bs+pdL~NVL zylR(WploLMRpkMG!*r@<1>U0KA}=hE88z!PUq>~UgfCeTmr`8F#$CJ zNP#0)hBCVl6Cwo-wi+2v7ce(*XV?QV-|JQ70Dgoij{&e*3Z(<&xw1klX9EeYG=lXi z%5}6*o6)~@v9nc`0r(pxk2SGb5hXTxATv9mDFIy@T9=1mK~7AtJ4ITy-7}S&_*JR_ zrXi)Vs!9R;5fxbz;1b{}ZDv7z9so;y0to8! zKuDh_p;X=gN`3Cn?yFew0=FbGv^cPB9D?geB{98GpTdY&aOk?rArWZ-QP0L>2O|1` z111+>?uM0H%uD>Op1kjRI3O`|DA2U&ZG{-Kx{l1jfWvcfaWV+TnJA_!wFp_VRs$t~ z`kaJN>)L>i#_-DpB&R>X`tFNuCH1#B5DNB!C(@h^`szFoIj*YzaglrU>Fp zLqD|C1|4gD#s5#LGw4sTpPHQorhKcBA=fuh@~0;hNmr#?zOSe>-l~qU!iEx0UACdh zd@!jn(#yND2!nOoiGcx--gRmch5ag&3JSg2HkEQ|eAEW+D4v5|MGy=#C=4J2ufrNQ zgESiIpj{xIo`y00XBsKukniKlBgXKUBP}w}cvC$Tm||}zLaF+O6sFZT|14eZiy~$G z`5sIw|5DJ4iR>i#N|9xqVbgbwS**e=8;(%wEz@VnKhf85e6)Yg2H}@az9_ODd0lt ztDXR>gpN<5VgAH+1b6GW8}_z!Az3KcK^m}GN01N^O=3>LCs0y=y@4eIVI${}K-Kfg zQ0nu{nCf|FZ2pIWANkQgbwvJ&!HcTGTd8%d0yjNW?E`aY^jo{X`BPco8~f5(lYaSc zm(@M^qetxMd{4f&GuPd4yT~fgD0)_9viWW4xRV`&|IUb6rM+|i>v+jzy6H~!;8F*C zRiLLOP5bkA0j^6Sdf`z81KbDK*=StwR}m2c0zJT~@V_vH=M5dz9}Q>i_J^&yHNEyz z?1vZSphXtv+w01(v3*{ALcUzDhz<($(xcL`{yArkzPt6}hkCU3O(ETHe$1KEwY;#v zK(Eo_ArO6@AxeMV?3rL2%t=Y^kl*4ZTaeo}bO<<2+}Id1k%QJ5Y?!D0Bw2xJ*_mhd zWr4=<>Grwj6NNLkWgDtjmi)k)`MJx9HxyqV^ArhU^hzqc-Fl1ryUH`rGA^CmP(pzc znCN$@DHJ6qmXJ&xC`EarO!Yic;{7VKTS77ch{K(w*5?=5AtBJsj#KoDd0toSNTdX{ z;Lu2AdoK~7tC6u3B*s-sK@7&SOW4~O#61bf6aLkZZ#B`n{jn&#X)3@}l zlnl-)s#MdI8ey63PnRI51`sJ%kH%k3vYd9HY_)Yu zvdC&0f^t|!XMgEYL>7-6yjaiLiYj>}DD^+jh$aqSk-F%a59!%zHDhp9R54P8oTe-z zrVy?RrXA2satdd((?S42^%+^KxNdp2?=Q2(_dBD=kTz`E9*74}RiJ?2`n-XX{5(IF zK;(h+61}J`(Ic!P;;CD9kP!;v8@|D$$Ox&v7^j9AoWTz>HWglQ3{qM5gCm~dSAp-e zr9S5&mDc%l68S@`&G;e1A-U^T9xS?TiSTcDBB|P6grp6L8A(2yX%&!mf$OU&Hq=Z^ ztgE2)Kjv|x*X_w7CNJw1lA>#FH#y3aEGrHDE(Qq9RjUt{UbPlm(W4T**+wn_pGU}& zk5q|75>h4YRdq3Nt5(y1bq6}LoFEyt>56b!E1e@ot_zAbt@4n=%gFpB5{^h{@Jj?H za0pT{xC(iac}NCq43Pqui}lhjK#2T?0aX!K7?d#sQOH7I2RLjivmsRAL9T(h-Rmwp zi_($F?Rww6#mSq=;7rydzbu3ThCo#Ou7bHD)yQ-tyM(PvTvb&JR|UvnV94PVj$Edl z*vEb2%&)Pc4;D< zI1D5eO+gXG5Z3^k5D)_Z1pq@sL?r+KZ)I1Nv4E4t?m%WjZtiYoyWN&)kOUH@1V(MU zxN`r6LoyJSy(=W?O_ksC{P$pFr~qa};Ls2NKmoV?&-K5}_>}A8aMF`G)6+=@LMEF| z@3-E2PWjXhZVo`T$7%JOCQjqF)y{pWs%@(6_OE%hYx@6MtxDB&^q~gGpqedx-F;A| zv@{m)vuZVcX$K8x35!nFc_%6V0OJM#GBbBHb^!Z+?zV%$f9GKA0NZU^c6YV_rU4dU z;Y$T&X*`ugC5cHalSWid{M*|}Dm^7>zaMD#C@JdFfQ_3pE=X59vx38Qz*s7xL~Grtcx?Ld-Uu2CsAfa=3{knohp=M?<8bYNZ@mz4SDp zg#{lD53bUtPcaou7+PKyy3m~xU_+NzzV=|(kz7Mzxx3nb?xB4b(@0HdKhk|!2))oi zE>|J2q&a4Rw5$`#8oKlSn(7FMX;3uj^f{(Iwa7Ua3p3JELiQ+%`7<;7jF<>RO{dBY z8mO}4ZdlL4qusyTzDL_wUh68?)-Kz?VDqd` zl*KWBfuKuG^Xw$+irPjnU=b4_q73*tDoP?EVkY4WIhwOgHnJuRXy;U9N-@Q%$~WEF z!Hqa0am$T_G$X94XH)Lkkw&VZQ>-djsIJA_)m1_n>Z&S@m>H*$K+6bep{H)AjRw|d zBn=FM`zd~J$kjM@=qdhgOCk4pY%vpCMS_uHSXEf2-kid^Qdu@AVAFYBB4tDb;Hu^L zHh>j(7j0l8GpCz5pq!$aqnzrYXeWcO7JqVvkBaQ3xnAC~KhvZGjn)I5hARHQ&#mcB zgu9u%N>$u+SjJZ-!V9Dk(3;0I!Bc8~ko^kz-g=&f;0JhW^w15M8?*|GgY8{;;sH&c zz8W01sg{(r_Vx@Vpas8FPqb42Dz7lXy18O1^bEZ8$!jprhKs&+@Ju0!1iZtAG5tEu=)07h|;&QL8tzxH8$xXph#xm>XuX>+z$ZQQT_uBMw65_IJ;B77!KSq5xTeacZr)DOnBxspi5q1A1 z-O9}DXNDO#%6n5LbFWZ|Ot4F()&%5mN3SvzHJvSdMtG=Fxw#}Fl@^d?z@n}ays`#B ze@R`w{yMm~)v9f8kcxSDFpKKsr+_R?e`piKjnwp^=WUQ)nD5V_b7#uAC<++wP6@1` zNJd?-mWnUcs{-FLQ)6!Rh@^Ik+4p)g0_)YOu=Ske;?RIF+$TM`^MtB`I)#dDSgNZx zlU-=M3tUF7vEte^epL#gLnQ_h5F=gzl&?G6 zKqo)bW{C9)f5`ANxb~)j7F#h-b);cXQL9A?y-=AI6TRHfYZ6Bm_3v3G-W)8dNC>O8 zu?RII|%r1bz!m+irb5}(ZuIPPxI8V?SU!r)Bg z6$oKR4bmw@Bpk0YX9$3EFt`-9K~b@&(@pu?k+&|O1VOMX>o(VnB2&_LxfO~NZN0FF zJKL~@m7?`@Ii$=YM>)h6o$zwuVkl6{<#qo^88osTu_p~lg~7V8>eIsxO;CfpNCT>} zQ{mkViwLmkz|F`jBEP3<+sQ>+Y~iIY8WAM%Y;OpZVheKNA}>+Pq40L}S^YGr5weve z$J#A>Eb44i4T>j3LzldT65%GTR*;cd$1fS!-L6UQI6M}T3o>Z>!csg4F5I0;uJB2BTYtYHG&7#18< zrfD|1TM_z@Q&!{@(1uA@IEBr5<(j5x_n8Vct*`foT@@pX$~a&j`l=bJaK;7uSXTvW zSXW|htgD4GSXa1j>#A4{>#DH~+BrPRPlUK+24WT&@eQ_LFwj+SK=JZJVN=seGfigh z)05VEO=?xlVP{#>HL32Cigm58JcpS3R|Vw>N?1+dWgx6bYh~*3#lf|eaxT*1arH71 zVauK!?C)tMnWj4TS3*{@YF5lmXI0Z-sacaXcJ8hU+!Ix+6D(IMX$srBBC0oQ0LW;B z5OxDssw;}Ril!y(_hhp5)3p0c44KWkxk;>wI_x!TR3?i1Ulk5pRk3-(vQSgF`AF#w z*k+*;wqHWj0>GF=puVMniokxX=TA*5&orC4rvq8NH>p)Ihn=QQ))UG^O~I=oVe2Z^ zPq->73RfFxaCn9VWz;JYB5ok$e@8^RSptx)=83j}m1~-&+-LX9RZOI2dEX=VSrw_* z#>kkchelf8L=aC{LoK(34GA}5ataO-k-jGNj*IZ(@&k6=dAn5P#zM2D-mrnXi?txh z>hNX$M?HbwH%DLa?)+Vaoxw)bh9HsPV-RimBnU`wI9Nw@cTjvQ!D(!SCYO+W`^k;t z&vu@=dCSg}A<8ZA+=Ws%q0{iqi>1ry(Qcq4FCW;5sh?= zP1uqTFwP@LC|5>j?Q97y3>5_{&1UB117(rQCGEjNI0vdDX@oZ~i zJ5|<|G$YTDK!3Lkhu^utpKXt8AuPOPp9kxc@gcsQSLw7iD#qOGRi-XAj9XBbRTtq= zh>4AmP9(syt8{Uhyc)b_78eZO?Bd}L8RW@Md8En4Mu;1$p(a=vx7Pv--gVq9P3qgz zX7x^{sAWf$7jE;PlR=##=S?PdvHsYvIP7Is6qtnn{2S*$=Xda1lF(mD7HZ|ic1l4_ zHBLgTu`*_@lN1Tzg`;wnY42L)ihqoQFts`kOultmrpKF@{g9}D^{cmqp0W2`lpg>EZ6eC{XX}m_Lu*+bS%pI$NbduzQm==YWe%8^uN2~Mc8jT z&lp2dZ>-*Y$RV_YTM-`V>u4Eu=8szT|M^uJ7JoatqR4~1#UNXSrFru>84 zR2#z%obnKIFgTAm?o2{r7)D&%9d=TUYQK)yPLa!+rr$RX*c>>rFZkedZsXWFPJWF; z$G-Vt5;+O3S|98Es9Nl*IJ%dA=px)49 zPS0mfh;=v^cFs*+77tc8ve+3ui@SeH=@=;|^Xb%+Ia5`fny#Li&-0quDlR&P^x*bMg5!FE^=#V+8(@8AwU9hYAP()x)LO_RRb&H z6RAx!?Vu-B{^MS5$DY~GZ|O^vy2t3>(`(Jy2T*$2jHt?ywqF`gvkz0VfbuRh&WUiRUS`|&<;FCqWF)uB}GV-bS`Ug`Vt=n%NK{+!& z0Ucj&$fUalPZk>=jH{FE&bTh`AZ%c8B60tk^ycPLC75qI|KIbaSM4MYbc(m%Avn*G z9IkLeabOx23U9Cx;3ne2nj-B;!0Tg6k|4+qzq9zyoiu_xI|e)PGCYT!i|`v6yt@a= z`(~(?Y19-(H6QrT>vcw&oA@suue()k`hoV-QSZ!qHeGeb6Do6QxCh6M4W}gmqJBNO1bDcx$T;3XKeo&PuN#MtFUV23Kb# z)*u$}$cEcA6Bl#rVx>fs4)W}%q&^Mu?2M;1X^<%vos=J3*@=qe8+O;-ZFeMEpq(0E7aaS67O>4{o=4-v(gcEjrSsfSz8g|IBQ#Y(x3r16dVdoZcJzLXt zcE%Kb(^;t>OKZEM%qT4lRzsp~q^Ij=4vnd~dsKFWe=q-yzs93uVOt=@7WOt5O3#>) zb&+LM7&es^Tjm|&z_i+>`|tKf(7Ice zJZfHZOlt-H6ub5~wv%5{b)@(P$6xwk5e+rAts7e>!%CW9Sa19QhV6^QT(`z_p!s%Z znnQKhx6@@9(ss&(3U?ZGfofBClWYzu7ZI9j$CfQa1(6_A#h2jE6A5EZWXIxufe@-@!qP>XdyFo6mjB)tR9x^hc9c#Tx+%ZBAFm zGrK*_tpBBQyO~T}Vm#uAkyrb-p$WgCbyr&pmeszBer0pL>0i25)pO?>sgFV~o%_{y zZ*c3g{Sxb2*%oM?qACV3d*vr-JnQDRZ!4}dHSXN{;&%nWhC08|CabmRj`yy45BCZK z(kLUhJ9zTyt>46s=tOj@!B%MtgS^kb(6yNs$|VC#zWT~?{h=JKP2Kl09W`{cIwclwYf`YB#Plz|E5O%(RbZ*m zSY#|FSBNsN>{PplF7ij;W3lAE6p6g)VO9;XXs&NZK{iafD%`;(F9X#gR3%vN=tJC2P)dV9G!>f_I87?p>Ki$WGSu zw)1lL{r1m<9yCwa5|L8e=0-8G-f30AG30OgwfnJdh$(KoKa=@Vp>1)V%2V)d&6+@c ztdq!$L#O(#xju@1v+J#Q`ntU+xpN+e5%%R$ANEEuc;;rF-2wFv@ALudol;T4K~Y0N zMTA8r9dY@GALLx`%}AKEt83f(3;gUjCM1*W3SnVvDOzYKXC|rlbD;AdUS;mVfHUdY zJ?EwVcF-T?B3mRl;QG2`%358_7%RUQL`%h0TkcLW@fbW1gV&C|`t^J7jLbXw-i2^l z@Ifq{G&1baPCw*CcMH|rT+^jkpqfju`F5&0X`I7u-iV)XvoV9V9dD056&_}|oOkWf zv=<9ZpKp1d-;&TClu*9wwuB`58B8pgn-jJbs{*Vo9>XQF0+ayEC<5}X-7lVu-L+BF zog%kGk1Lt~8x=Pk18clyuu<49X=|YoBvt_4aP6vEU0>;!>FF(C;GeMDqPHj&t`?r& zGkbq${zbxez1B_)au{%aEAS~z^tfO^uq-U0?*X(o)0m57zBXPEzNQQQQudivrwlOAPRO zdF1`D>U{jpF%JH2>I0#e!`{T+WA8`Xz!>^!yc#j;TYW!>P-#CYR}?bbFVMSbPp}x{ zt+xy~WT#_#Y*nI2UeAG0#0u*IM50KQfNKQ|(u6v|J$8N~R;$)XBcV@%>6F;KgG^9uR1up*B5e&pR3!@&tEMSUBN8Wpe$Jslj`O=OQCScuwR~wu z)9l^(((Q4(FT>y_J}Ukqu;{G1AT(*%Dv;WwC^5zQ*aUG~LDyV2Epz_3eo5}rpJWMgC--ol+^3a7 zO}!_BNsHt@BWeXzVhvm{pc46Bed+@r^Am}f(>aa5*%@%s^-A+%LKU z1?h)mvDiMaFH@73x4-gcRo(=JVp^X&uXVrQuGWSc)Wno)szx`(V$Ap*Af=nK5ekTA zYLd;w!!BJTg>gf$S2WI77sjrJkayf7F&Fwn=FPr88wVdCnox1m+uUYr+YR>?3FdSYvf~Vr?vWeHAifm;8B|=G=LPWxf z79kiJoiUfRoYfp#E!nd!OC46XcF;$SR5iBla6!Ft15m6j;;L3ruaZq0>~+5WBw<~V zh(_X&QdiZ>lkXY0o$GtwibO?rt>!8(E|3JEQdmJgPWSY7yE;AA1UCk)7)`wBn2l@Q z;3%M#jGys+ZRD!!z~F`M!n^~H94TNd1|YdpOgTW!un_)C@4^xV$-?nk8Ym{HK&3&| zpSYwjCRmG5*#s<;Efc{)3N;CqGL$yK7GjhMC6Z}^0n(aaf|Mp$B&h_85zC=qMy$b2 zeTBakp;JajMa4@kkpCyP;3%2G_X~*Dt_l(fFK5HdAK@zmRW6I z)==#srcP47(RQ)^XN-&2|HOaCP7Oqvhys8@=n+oBz>XvI+8=0|^cL?S&(LZ=pC^8| zDyH9g_BqU+BMNNN_@Pam2m~D!Uml|`Ow~^_(xmq1m`H4jUj81Fv^tTW?w6z&&!$7h zKPbg~+lNM_KZk4*0E67d{3VMX1SGSfP0{Y5Tl434H?|5z+b17&F8VHZv}|tXE8I`ea920usM!9l$iFJ+n-M1=Q-0+_Ls#R`1jt zGx4Zpp}32;$kLkEA4vLFV@|(@CTda7GG@8MX-ocaE$^A0Mawm18%ADm(Uwk?bk6>y z^Y%Zp9&a5D4;oPRIY{;Wf=;6$!+Z=ALm^X7;$H=;FD3dL#`=ZcLBXDSWB`{1XMbl` zRyJvf3Vo%6KI3~kf!gsAo>0y7?P=JE@e6EwaxwoJZ`F7^crv^I#1a`P)z(Hm%2SIq zU5{JlQyJ(}ikdx+tsP~5qUGmyF}l@f>AfD;?-tBSi#t8UE|EriL!+~W& z!XxUN$Ug*eFy9StV>8!(r`T`W`I38O>!|(zeMMKh1|U56eiQE?>n&lwh#A^#ThXJ( zQwE`h_TdTLYOP+HZOo4mA5;825c_$183tg;6FHChx_vj1u@GCG>OaoaTfMvEv}BB9=PJ(Kr;S3R={)M8f7$N^KgTsH+*s(FzhdJ^L)?oA$-mb^q9Z zbw9SPka;4Bnl&m_ruoVMh|CgX0m?*GlLl=`-9%{Le5>33nsng;V*)EkZjs7!BAGV( zjdj^9tpL=QIZ53)ZGrc@lu-Z!i6T@56oz4#TXy=0*Y&UwbJxuG2V3ww^>=|i!`uVS zis0uOTh?bjDR()r&HUql?2p+3;Sc}F^}(U__}5L@yrAoTk3pWTRO4e~o4rmm4ulrJ z=@%--uz32XIx+rsfAVk0-I%tB4P{%t{y!E)H4Jd96-o1dQG{yO2?u^cZEBhceT-v$SH#prT2~Vnba1{Up3Z85?rXmE zCG&g+`IbV9h4N@R<2raz$mxk-D!N)mhwOb370P}4O&OOJ4fmV;^mMeeJo<7H3NcQp zZkjmddAj`q<99W370ys=N$PPqJE_VslSVAIr;v|LqMjn~O9UGV0{ax;p6M6&Ym74Puy_){Go3Hp;a!Uur%3Ef zzB}O0D|xeh#k6!IAdE}f&Uw%`#nu!d$L+M^1j~QWV#5AogfQ+?2(Nc#KGM7CTrL1P*Unua82Er0eqDJe*Q#;=tj(kBCuNR;95J0jKQ!K@y)riC{swN(lFMR0qIzEmKiZtmyWg$QG;C3-S1PX^T|zy)zElBBnY;!t9~-$4-9kX5{tK z6G}Mv$pHi{J(dJUE~lieciuj%P!PQ@#l5)MfFQOns6zUsMl1uWU!ED zWdvw~nzI@f%#iqI$^D+xTVywh>&kUU;MJB~4Ip7Hu${VhAz zzF2j1G~;b)YU;I{*XT(^of17X6xsca+-w#zf`|W_M{n;3+i{S7+}P5s_~ln27=Uv! zOAQy>QveyaxPF^$Z(&C%l*|Zk;J`omF1DuxO-)|&H`Tt(h9QAKC0i8fu<2=IhKxT; z7%V?aj+Yz9uwr$JYwb2WgY6%-WBb-#hB!977->z1BEcgOsC!d!H?#D-)lEsCR!9} z!tD{VnqWTXiWf@Dsq`re4SgJq}6qRkc}jtOXr4wla&j0Z%>EcMT|gw+T`oyj;b z@?@H0?2bL;@u$<&>A)c+as7)5L60bq#HGs$s?cDIJl2a{XMYul&WdDe|#4*hqDp3E1zH{;^n%ii!yq@34Jj`JF9|oW^H4tIq}(#xyFn zQz~Y!8Pu6z34Otfj=9p{30zHbXiUhkWSVUv2x1ju1%!%(3*b!x_!cGZ`l`to##`qM z_$aKwbLK@o(?`$Dr)T&OKHt&M&`f7hzq4*hur4mDWNs#nilWP+t_vB_gk2ey0u?Fg zrq~=4Q5A9MzBTU}cer4wrRN6w23883G#IsXAUD&G(^N$v#z}f)0VEwS>fhagQ|bx} zrnZiqGIXIUaanr-Or~^&WrYPik0AV$zw>a|z`2f0BD^N)BmguLP1`smC4xmoWfK6e zTsWP{o}T%0r%2XN2qSW^Dst_v=ADO_5R)Q{ZmRz7n5ae&R3)@sm`EURP|^xy5iBH8 zA=}gH@VyYLo#Vb46pF3viS^PRXA7*h$bCtdmW7063R|R1GC@)VCrUI~0OG|q@sleN zkb7!=IeYFk*?(!V)U3mHCrf3qH`oDi2Tf||9R>#3!Xh#D!H>EoP6h~ylxdggocr02Vqf%88WB2$qGd}pItC8bl=g$(ByVb91STWd z6Jl*4A~A~EB9e?qs-}_6J&g^jev&wAISTKo{&QzcwEMC#`M+GXW0&+ZJKAJ|SdKCg zMz{!=K(ea}t0)L-NdqiEbsEvWmc(6=)dnPF=tXO;#{M$QDbZ ztE1qKnADoIqJ3T!}-MP(COA_4%T)j{vcYs2IMMgXedwopSacI_=s zO>)TlN0ru4U?YouMm7k$&x#=13f2W}gbhOexNbeO%w#| zW8rNju2HuFu&MlH5NcH;%LFw7O;8a?gR1PQobZ+gU%S1mD=$W3nv(*dM>W1o?4Km> zCiTLwsMvy|RZS5%JF09QScW?&k~#_&bq|42!4g_EuC6r{B>)YDNC2U*`pM@XmnjeT zGO`g1^iJzM4QG}K(+h!+!9wW0=tx{SS>0pk7_O-RnN9#;16F-?Bo|p&K{^3+U=cEz`?;DyX0|f2Kf+KcR z$kF_PV7RWGSkF}*3}&alp_;X!55DQ=y!I5Ko!(;wtVj>Fp}bGyUO5(BaaX2jQb|=Q zksbXy79e;GWYuVx{_^e;jqZEUd4`q# z-r6;jLUT!D8?n_lPyhWcgf`Np>7iX7cJ-qvsS+|cpm6ba>uxm*TJdH|=DCP1DdP0l zOd?&doSDG)^Ss-3t}Et#SF@_O)Zc#7_xL7!lv{ddyovVCUVg6Wk}V|0Db!`x>|)i& zC@c(gp0J_B<2WxoB4~)=Jw&Vew-2P23^ZzoBr%;ra5NLRzDC!CH>V;#TdHm$h9AND zJGa|j&ef#Llt`!P3lQuD-B2%VK?}l!52_S>ck49n5~?+w773*Zpx*7%{gc9Cb>bB7 z{$q|6x)kI7pL+j= z3GkAnla5XamBvx8xc=6m(u*hlor{Vz({v)HG{IfGNe|Os2Xl{o;MMBb<9qNC<+T;$ zG|_a*E!g&92_g^%f&JcjrpIz_*4|5Aj~`D7IQR3$?sq(01%HgBc*`WS-Y*o%^7YA7mrsvHh_kIqd)ugQw4ERh|#zaC4+QI!P45? zinfdS9c!4G(7q6ECH4Q&X=Ao@5yk72VAQY>qj3IHJKK^g1&9yA6z+nml!&J3+o8<+ znRnL=l6I%9dZ-( z2qJKcJk=KqubM}UQzVt9>EW-s;lhY(Su^+C$_2jMpEXRbI+rmvA`~>8cH3q5&37c% z=jL+ep1(|orD{0lI1x=KpwjnCI&a1pNl59G@TGV=-KB0W&xN+#F}|S?;ZE{nWHR~w zJ%qdEN!~ydLh>mUOVcLmqb$<`FHk%npXQG-QjY*;K$*Y&(&DIK8Nq>-J?JxEZ+HO?DQfR(<~i6&bz}NSezO zsiy63KQy{;3u&3%_n4BuFPS%9j7+}wZ+AZYCtE!q#|r4ltX$(JMpJ~xrrn67wekCe z`Vx2PelNDQFA#s{mqVX~Gv=3+hc?0a8&(ivy5UUN2XI|nW$Fh+p$@K~egN`N zbx@-V5y=D)!W05cUM2wGH}-to$s%GqB_VAoIt5iOyx58YzBIx0p5+N|p#IWHG`OdK zyPjjL2p9${@1f%~dSduv==ef&yw{b5_D`=8oR&CT@~qD|f>;x^by-A~kWToM~GU@%Ywisf~2B zr?jzc_?#t{MiF=0EVl-t4G=(D%<&HpF#rG=0V|>c0Bf*T#$7NzQtm z#m%Cb?6b3b)a-_PHg-3jmfqv=t)KM!v0ECp<0x6W?eB-)cB%6_@PF^`$y*uBXySZi z1K_$*V1WPk*;cBU_x`wLx3XbpwCZ46*7)5%z;sM(JN#8rXxyID02ku_u=$;P5mS5+ z`8B1ENl~9~@|IXBR7*`Y_Ds5!o81}|ewcRcRF|Glhf!VcSNE1WS*`j`M*l&WHG?p= z$;b$wQqe(b0>TIF3*Q+9kam6o5s-d&-o-F}P@fP-Y4LBUL-+k*843YCa)loy5IViH z-|yN&$T37uAMe!0iz$WpUWlwEhCTI9KQ6xFn=7T};+55}dzD|Zl4v`owcW) z9*nhXrPl0M*iQCs--J6~8;p0&L{s{+6v`m0>y~P2*22~n*O0aEWiop05B4lS+nW#x zJGKHT?r%z%Ix4oybZTqy>eertbzt>y6U7u$gLT(Yd^&aN+l|MzRZey-+3Mrwu(2$2 zNmOcr#kQgxx4s@&qlOGNg-i{NUCNeRRwD^3Ya3fZNtGOy#l*1`b2f)ek!Q_84%Yid zyQ=<{TgDFL9cNpJVY`P*PRN{jTNqK)6g3n9^Ijwd~n&vXf=u8MhA3EZo&1wmRFE{l3axQ)fM!J{vAYoOOIz`g$lS zGzdx)h;B9P+c~m!j6bA8$`0~Iys~6afpMo(TduC^>e{tKPEjAW?z9qCRF-MCS%zJRoWf;@t^{HK%yZa}B+20niYj2N?H#)XDwN{<4 zL~2$BzHODEM)hSv`6*W0q2tEGwFMF0y&CK5bjIEddCw%d;-hXDDF5%`q*8T9{NmSj z3)FqbN6F1BT3q~LoD|ZLrfmx&H5x}uY)77GK<-6k(;4K(@oQJQs-613W?fxK*k428 zQ!SMO1v`alc_b{iLqV5gj@G(q%MSH|aiREI^~CYD+W#;Nr)^H0f{Zli*1=Xa9ULmU zs@3%+k}?0j2x3tW_ zF06MKYxb5ITW32^1zt z$k4f@;kahDLgEM+KEAUOl}fC9D*#T7KSDmy9cN?K?!J1@%0ce@P3O5i2d`$E<<)V+ zE2Uk3kG2(Jx$tzLtzkRq{9CQwm#vr8QH=cHEDJ_Pif2WzVR7s=2bC=rApt_`340}n=7V1Uu=Hl z@7@n}wUWbAgVbap!m*-*|E{oEA>xv-4qT0zwkJu#*Ux8y9 z$gi?p`V6vEE}gRdzMctOYuP9}h3v+7k7ouuxhrOeycY+qcosOU z_b<_a=ILv0zUDz{ts%Ki8=ZF8uW@W*KQr%P_ugj9TB{wr59x)Cd_V0Ir~v0m#_}js zxq`&qTQ4t4EVF_pLC1EsPCZM*@c6pMd_x%6Qx|^EYJB(Sow_RHg@<`0z=D7wR<$UF^>^1;@ zc8&C(J}=I;^PXSGV6WNbu-R7_{maE~;O&?|$HF7WFijJ{V|_f~@q;_wX-!$zu4clH zx5A6shxqT-7wvnoEM!ifDLffO=l2t}36(X~&r%?Nq+)9ANbv6SV&Pzmqf(=oFSk>yNKK)eT=t4pcDDZ)?S77PvdqX? z#rU>s%$xRE4@c0roAp2}e?Kz3ELt4$I|!qksHAJESgT@r_J3tHYa_vX!!GeY4Zr+w z%8^t2HI^&C-`lDyOY&CM+*=-r%Qyq}tlvJ?#b35ANt{UxY1-vfZdK%OOmiA*VJSKl zxBmBCPyC2}24@{|ny4qR!*dCY-Z<&aS@9VVeYmoiebXwS) z?48VN|J>D{kiCc;jJNpqJRC78G~Z2hRC)2^w3B>fXyk|)fb483M75Kx{`>cJvH#nX z2l;;tQCeQ+w;?hmi@jZ%_=QgRG%P}nR1_kJ?Y|4d&Rk^bc*5;t7xMIR5%c1!rw;;X zqlmQy-ux*SfpCqfTkQPFIeq_o*IoFRN6o9_m9hTuXZ(i6RT*cz?f*Fjv~ueHN5cR6 z=TAVZ#&!M7H?Lj`nh{T)XZ)JaVlR$GlFz|1B04xva>Xao0Tj$3VBJaxuA=aD3V;eH zsXGJ>=$+knjkPcflU950O#_jXLSw~?lI;<&y&>O)$Y3ifj?N(cp1asU&31K#xB>K| zj52QL6hC0aWZ3^&^?kiuT?e$`I|fDLua)b(IjDUZsVPiUh+mA{ciMMM>6e?Szbco! z(_ogE=hgLg#xPDNxwY^$lMc^I_hcPj?wey29K9?)-oF|%UbJ5+@ju~}vft%1$xvS2 z!Gh19{aKh__iMFjVQ|%vNTuBrclmF&MYn8WWeE0PUd)Y2_=Cj1!ylJ@zOj4^-J3D+ zube$F^pI0@;}T75`hyq3b1o0cN^$wa+sB@&+Vib-6&1C0Rh@dRbnlw2fdTc%#Qoo4 zLv=fojV61!W7{@OK3WEbKTcK{2WA^>|H+s}f1Fjn4A0}FO3c!{LzUhTGdHmmLe$G! zd~tuMJ_MZ&&oP^Yk(xq|9VY?a@w&Gb$A!kB?GC=YzkLAEW)h#cP4hMD!-sqhVvsW0 zP^rXnV~^w$dm|IBYH{NL`Za337?yoZFf)awqg_(n&F$PB4As5o#NRMV0n?a!M#&we zRFz~!cwl7FWswWH!teR!dHAqr^p|*d26~oVS22*p-GKamy`E*{+2AZ83%yr`f#cxW z?TJ%KWt7k~#QmJcO`K?DixOTl_4CyQI`o&3JFm3zoROSZcH2C!W@ghqTddDSMg<=5 znErowIX2&tAF1bOz{Od}>Js;b{?^Il^SA0&;0*Nn&TH0B;}Pj0CVZhrJ)6lp3&W9} zfC6N9VGND{`h*t$(FO!PCgXs=!w+&63NO05(KwvIq#_@_EcsCgMG~gV6wyZsqR7^c z-O1bgW|~Pk`ypzb&7kp|!?=LWg5IIyr=A02Y3pfr8(enpzD!qywXq(Y#rMSbJ+7|o zCuTKHBkWy--+imyJ>uD2sm1A2-}87k{+B^*9UOMeziKOu=Ql>?8m7I)l`qfA8=k;9p8QJ&3V@ti8;7% z67Zqo1?N5IqB4q`lv}Bt{cN|NwAhN1kHtWqV@(N;Jw8XCrc5(=MyzmqyBsCAlVgwy z8SP-iaEQ)RcNjL&Y4w^DKlrBLazEJ+?bplmRn1fVauGv#;i4=A&b(f96Uk$VTNomu z_l{?n7Zmb!zWn-H4lsl}g>reN3OiVF#~4p%6BJ47bLu7};+2Z24N=1oiRf)W`K^ zbVQls_(i|$FY19hd*?Krs`o6Pq%vArqwA}>D&O3b!HJk56WB_QBW3vWqWf=Dzkvtr zDN>+ivJ^L;GCkQ=E~n|Lbi(A7x~XeQoPDm{Y*SrC?{z$>-1GVUr*1^oIc_TLyAN|^ z^9N7VR7k&Gsh?WPpTu>a&(zvXe8o|5-!XS4Xq`eg%_~JV^lrN(dn2b!ypP;!-36jhrXK@ zUK!fnBmtH>!?n2QD>jA6Qd0P>G!!Dv<4UJ+rDy8ncr!hv>F{)vrLL~I6srCUT3ZVL zx(QrM)8Ra6OT1=fDc~$6g)2+LATi6adnH9H!s=j7O8^btMMZ3WGGG4$D1LmB$g zj)m=jzF%E?PPqZH(8w!AMZRT^s_GHV#lzHB5}wDnRl zHDTSr_Yq)%x4G*V;9ZwXlYAbBcsUtoeRzml#w+$Ds#O`*)pcqJ-TRX|Qzt$vr6*2% zMgqz0;^q49{nTgxy$=GCCA~NL_&KUH?Df|>hQSP4dXf543g746Gq}(^96YR?#M!UQ zhQl{)AOW|6o*lDqY1Q?1RrL}%W*l*(z+M0qWG}{=gPB%w2nnd$i!+br<4Dz6_9|Je z6gYx{$l!f@t!&=`YRYK;?r;=N{PFWY>RQJGGkH!7%` z?sH@N&-*L{DtLrA^RhD=7rV>tw@x&6jHx0t`SB25Oyp%EVV5>VYWBp3ng@CVK|BhY z{-Y*ZX4{emc~CGqr-?~xi^YwCI>B4&WHp;h`&%2~PyZE<8)QGJAP3$BeN!f%M^z2- zKkMcxN~+u@em8_`1X;_|nYi2#qmKMJ*9ovav4hTa9*d^dFgJsUDH*g(VINsRla!oV z#0m^$rn)k_%$C(W*UJC?*;|V^KlksS9IEi-4{0yCl7%obGy&Up-o!BIp_(hMm|W^9 z;1>@CQkN2;(?cQbi-cFca)_{Mp^m~M(pZ!EjY%0tryDS~`+e0YXr zv2c6T`RVMR1V~8KuD|N9%h#>yX7ic^xT^k(SQHY1t!Oxgf;B7lKV(tF44pz!zDmw_ zh*w$uj^DE4-LD+0?EmbMG~Y5yC4(tKCcd3xRhfC2^B;s|Ljc{;FFs#{((YVuU6KLC z@J2c4AI6KCr^B3dyn_6l-%Nq6n4x1(N+80~x;Ly^yD0p1{)qoe4y|VX2HaDqXc{~1 zOn2YPN0l9%x&|PxzWw|ARokrpXSt_;Y5oY-{Voh!yNrn~53~}47twejD$CwwnEj5^ z1#^d}qa#aT&_5+6_JoW7zCGx82Q%K@k7x_;C=V~5?BlnUs}D2iKn;V!YQrG(kcJ%H z96$NdL6hN~B1{LKhPEbts_1ciI_oLh&iYaMXNqK@;lfPN(A{a=-HN-u{%`KSXlKwl z0*xa!nB^<7;~1&Sd`*(2EafUZ;Hedn&Gcyr8Qt~>6y?YX+q z(ddco^osX2e8*3?{9W9;By-tPydLdXukd8|?OBTJ-rSu=T5UT_+_|_6hbY`=fmVcc z_vb#`v0?7FivHY!?kOs@n4&Tq3f~#FKuKX2XzvEmw~wN^`N7L?+vgN-lr}A|cI%Di zkYM&NsODsRXl8dYZfpkUWt^~kv+jkesx-Ia%PCv$xLGai+9?b zX#R3#QHKRlM^#&9Q;yHN>tj;fx7j5@zjcF5yM4D_#M==?+}158?Lpj2hC$q;h7+3_ z4v$2ShT#FL)*h!P(257*UOwqG!AWdQVuZer`M43xp7Lsa+WOZMbOV4|O;<^iPw{7V zbHP{?GDhW~>6>*Py~AU5$L`KQC$$Gag=0LxXHAE>m?FHyxc6iYH1uQtM}60))UH~+ zpZv3S_x8eZ7x$xjAz%HY>?Yb=O}oc?xk)ZgSD#&i9;tx@TM=+O1*`K-SNW-nF$a34 z&}xmJb~f+%G|0j9j6?wN?#Ih+BT|3gSK}C`87`awJVzO@;2`0<+>G)&n#ThL5vpge1A@{TduNM?S@{k^J{JI8N9`F3q*0>cbkA$UQ0 z=3)7>u?QPyg%!xAtNLvfGg1oZp=344Dfo@(;3|cK9>a1Whjg7$To}vv4)q-n9frmF zt@uv=9cHqq8qyO^m>u|@^%~l>Jy$KRlSqPJO_syTaZ&gi&s7M^+@10OhC}0H`*y!} zOwCLK>pI|4EirPd@)$Xvn-&9&t~#|Lb3{r+=d1}L?AQe8!XkkYz;ObINQ#2x}=s1=0zT z!CC^*!B_$a!zzL2B@J_-9E-#dfkY+CrKhledM;_iMPi6=tW_{0*u-3Jn|?FMwJUsc zg!SwJ**?Kl62Tc4Q4|^yrZ8S;LtNJDc;30NDcg%BK~54Uh$Z7t=SR>OyDgwH9?#>Q zguz4rVHCQ%qzuS?Fc%kpCOA>KfRj?!z;Ra~X`wBfiI|JcaEQv*Fhr(m7@{*Y3=fNr zhU8KJ`=zqs{&NFUyfW-7;O!9g@YM<9=jNEeNb2@3d% z*EBbjKX-6plAXM03RbwezX{0mVQqLl}5^b&9G3FpeK3r1PT}b?Pd2lHV$&j2jt@3Ea6qUIW}^ zBY~pdzyuB8ZND$HVyI6Lq@@rgDpW2xg})IA9HkJYL{Ph^;fTn$Gm-xg6;MecBaIH# z`E=t&>9tI@y7*hCGODeM-iI+8%U4NV_U<5aXNx&o@y01iq|wi+BKP?IpxQ}S*;epA z%MRe<^mYki58gGi_S$6_VLAdp}8j#*N8;&Xz~#jv`@Dz3?VwO znZq_KV+a5&Tft&g`gR!yji$c(h?l-)#_h~4azZ2ujUZ--5G{hYiY4ggEEiLpTwpHg z&ZKbTicBF%;^-8oxaL@0N8HsAR?yZA#d2pmr7u+;(^r>qaffr7UXOreTEscBHJ6kw zdE%~ZcGb~N=YZ>%Z@Z?*x5hGL8Q4Vt69*f-ZP%c<&6qk;h?thRsHCT(bLP&E7+eFx zsbM#X@O)?g4tul`Xtqanf}?Q|iNhukjZP#$M0A`9>6Nq25M%f=y*cRuk#krCqW-zC zqY{W0)(J$w(gG2{S^`nPSOSrONd=-uun-ZuP%Me0`L<8wx?A3a)J-{JlT6uO%mx(t zKLV21Sjb>4Q_gfKh*)jEV8TnIaln-U-4qr#6Ze|LzqfJHTz7vA|JC*Vy0>l-o>^LKawsiR zd7HoW-#i83r8>ezoet$%F)1|Gi;la}2{U-Syv9YIH|1O;BP(>yyIou$CTH-(r&wO! zy%@_vq^O*WzT9|E!$?7tmO{HBmmdPr2g(zSiZM?Ce}b05^X?)Tx1|#<0(!=k8u-x} z(q1VzAB@5aVIII_Udhq68e!xfAgKmQnRAs&p^RbN*wMql&H`nE=+=j1u5sYGqY);8 zp6?Z|g84uRUg3b-3TOp&qKt5Lr!~P6{(@sGfq?Q;2v7z9`-dpZqkO=$C3(6eXN6B( z4#1*0oa+EyZpt|M!D`U5*C8JmC>|L`7XkZ`=mz<}e*LbAyv-u8d<*_uMo?r54Z&7K z9GyXx#|0D_MBd*}P!JhJNupC74fB)qjEE_v16#0-`XG1c<~S6NtvrFhnFL6s~H+%GRFlKT+mT&$x*)Wp+?{%2+vX z`(64&OHebB84L}u6#Vs!xVi-yM{<6Hp3aPEnUJ&PK~Ll-XB zkyB20Fl?8NOp3EN^86m0e^<2#d z`2r-*6lRQ~KphQ7cP@Di{!=zh4n}7Uj3Oa9f3;{OG1Mtn4BPn zh+Cg!`+9zddY<=OIoD|=Km+fXX)62y=O*3|0Bzl6fSv|dvqdgK#nPOqfh=bfH;j1> zk#2~%C?U%b01HDPZVyTr|y`CXHXPO?Ztr(q6yB zT+?kawg2H&0e6H+& zSAS31PL||K*_dj_>#oF>4Mqa&$>Y_8nXO~tjeRlnh8i;ubbgO`(Sc~A zaFb!c0S62_V0@r{PYwBK3QSige5TM8m{W+?InWmr6ElQ7kJ)z0bFWB{eT*Y!fau0C z1A6=Y#{eTcSM-2ZbyLC%yw~a30!PCA7mqv&;9;_rTUH7j!9irTqklf^%?%#&^xO_p z=v<==^Rfe8R-kQw4cNB9Omtcp$AQVcTo5(gN~RQ<5xk4AU-wci#lkoCIxm2M(A& zo{T<*#InVUl+YIJN%0shfdR#bZrCMc-s!XsUv!qT+n3SSX?NT7l13N$%_CNuH==PR za)9Z0={uNvgqszmP1d|;4MjZJv^Y;*_otJ_(%M#q-;$+!I+?r4qJMw1x0b<#v(pv2 zjoB9E60p6lP{hFkB3w4KdKvdLFj`ExjJ;QfVr2GQrEz7SC46xJ3J|K4H*syy9|R1 zl;fg-M`jDY1u5YugolD5g8~@FMR0B|9sqNJXvQ$XWYP^mtp$ehwuVi#1w;!lH^$HC zE`!hmMxYp%E`u6tC{tu~1xYE8cVHMN{VFKVe+@C1${U)vtC+OVHld{;A_7Z6RMhQG z&HU50W>lc>_utZwGZXUx(>K51=F3jl0o>!3?HyBOLZ>Mo-vsl4=zlo8SpP#+!xm~* z|Mio_i?J2mlHam^B&W9gR{ee}`O`N3kO&JVQ}c07&(S4E4!+-FLJ<%@4VgGW7#Tz~ zL?R(I4AB^F28#M3BGL&&5w4oulFQcRAya5u%jGdcibCbf6L$oJ%2+1y1{0%D%gBB$ zKsm)7O*5}tg>^19^TzOuc%G=*= zPD|cIn|#bfxfR%6bk(M-0t~4>%EbJ4zaE(r}V1b7MdUW>h{b#x%e|>DlsxgyUdvLW#%0G z#Z(FEB~HFnw1No!;;LJ3tzYgbViF3J+*zVN4+MXAwi#UO>gH;Nx%xSGz1LOVDRS2- z66aFCVP55L-Lqxx?bfedscxK>+*#3W+Psx#c`Dj5n`2Ipnh97`3Dx=M&GmEo8K$aD zdYsjq+MDY9y1&oY&6{(1yPqs6L53HygwonxKMV^yc1JPikvZy2>N?Kq;r8RGbddWM z`c*uqMEU!s-}Q3vtmyzE_-4DzX7+9L6;il(TWs4Y#Ny1XteLphGDk6SrSZ)aOH?NF zmf#92jPj|BjAb3Sm17x_ac?dy$+}m~M!($o$c7RS(eITjotzu4tn&6QRngjcjFu~n z8-{8PWZc-tA}j#U_zT)8D~gP-gv;p|bzkW)v%!d_BBR`gZ7ekrj3tMcY@TeEG%1sy zjoY%RG3xK*wi^E&<+Ww^-!$l2hKAW1DFV4)+8A8>1S@cHtE`o(cA0)aACIh=f z3tf|eatNR}1}JTUHf8A1kO_esY&FlcC+z5ta&-RqGU?;Xk|WaZFrIu=0ejMt`7--P zd@LZ^reO?i1Q1CK_#l<WXEr_vl8?z*bqaC9ql zyQ%m$?^T6N9ewY{Edk2`)4Zk?X3-8#!>vRB2@?>0|dQD`HpJs&97yuW(H*2HC2h z|N4}Z->&nK`IQzWWCwrg2%leaYs!{GV}`+9;Su-)UDo^?bf)>$+UH zBoQx$(7kfEzw1!Wq&||^vdk15H|!deeDv${jn6;xsT?^!w{*{EYDaH^tR0!}o~Ok+ zYhL#rK_yhReSqJdTZbW6ehp-~^2(Gx=RZDMvyaD3qGs2v%~kmVz8wFcFl`A>nUIf3 zkO`UBW$0l1d6mDom8m9owsN+r_f(mGC4vVp=e$iCZ7>{9l@0)fw~|Yywlu15_2b~- zN42|IQ;M}it4H?4`AmXJ2n+scl&Ow;+K2MnXd7o-LPt<%Mg^ ztmEa-P7rR^t>!NOXRc}J;jWuTh*v^f@QpoB%6u7R)W2hE^engMcSauZLT{<%9V>39 zL^5Zjqe6G*d?SUMk@O)M^qILTvX3bvu$uK-Ew|sb-cGn6L7}s! zJ@?-l0uHSx)k0!pN+EIeD-Vs{KD>Qh{J-aa_4|tSO*^$cyIn1ERlE7JDpuV6My+D) z%J%}yjlAVAcdtAahlV^+Muf<>uT3eVn5+0|b7lOg7}~Dc8h>jxQ<RM#>MlPrl!=s5gv46(+r=}d4w z8b6yQCHCRT%+U9}*=7g+V4~@((t(M_vnN*$2=3wmGPAfPh7$U~zf0Fjo8@e`!7BBA zCF*aa=n8kbrmAZnw{zg!lcNhE=i8~|?O`ZAafIJs#}G|p`+L3vlRvE0FD@bUrqhj71pq^rC+ zM-#6JS+!Io9D_aYEpEx~iDgFWtG}ufv53uRFoR3EjzY>fe&q&Kv$C{sj!TH?Z#+mr zRP%u|TeMhe&`v%?v`gr3C{zLcJoo+AtmOfKL-8BB)R2ki{|;7OZKj)N(W)1B)s@)J z1{qL+g{y6Vm8-0`Wc65aF2kG(Bz^7>CNNEF{@gvb)2n`kjG=htMwI{QY_GQP*8Dw= zj)>IP{dZJdg~E_4uPeP*2F>= zDLez@Y3#tXajSFd#tBaMs0`hg@L``({mwNTOMACsX}x?sC@U@)?Im_5!*%d4OZN!c zB;<;}>hgoGd%wB-6{82NR{Bs`VAcgt_-I4R|3X2)s9Yy22H0XwkPx+qOxp@2F?r})`9P@E~ausXHsn5FC z2i?$%J2U@5wnP$sC3j3YnR(GqG~LZw-N(;~H~o$Aw;VGugi1KFgmBJz$Z7fSHp%Yp zR+To`CzZAR>j^Qbobk=ia=kDIlttvw8FrQjHx`MEr&3?xY({)(k}t!B3_@(8XdjcK z2pb%04$8a$;kWYttj`p9@vgYHH1{uEA=^yq&hERQBg~_C&5Fv~aH_(-5`mCm4`SVK z+Di@*@j-8jER^`leR;m*t@{}Aj4V0R#cpP{ri6S#2)%^zy7IORWXqiy+$fIAyniy` zTdIQtxwRJI)kH&bqjjhHv`Hw=MTlHFtDO)VL!p)vwHD_dWA9ZqRWCdAr2ca%yF>W? zI%^nP`K@7E?+e)|IgPo7&__jx<$!uW6J5qr_v`XRw$ddF&rHpfJG^s!3+^c+9b|z? zR}F2?W>tj~19D(&&$Y_-bWJU87Iepby*n>Gd6Uc5tT_@3-z=`)Pp}b=H~l zF0`B~YrYa8bNA`ntRwR@>JiHKe|f84rfYxO-#^z%&Rz{CBtEQpn){~`I!)N>Pol~^ z47c+0FQ-&6Gw2t6y!yn>X+14w+PZqWw}r`$nM~UstNW;NEC@6$|LqrwZT2Ih%_ojb zoBUHuN=we4bV)O#mFCMevlJaOc5PlPQEO04o5GgSS`Y>4Vg4(Aia+W-SOETa1+4vX+E>8J2F@bR-CKna)4Y7BhcTk z2E|`u>{DdN4)RSifqI*R#rC5 zL(5>fkC$wKKs33?UUwh_(x45+}i%F(y_$FEIHQtxONvO7mjwD5RAL0Ds zJ#r4vSuqw~0xbmRT;0(jcA(4wPFqVq)VF{mZmsf?xbhisa@z%T}DslQxfEpk4p@mc{=8 zhhlD^hnpq7L8w#vxw(w!5^{a1S)oI)(=Li68(^ z^v-g(Zf=Cp6xx^%t1yN~z1#wc<2<+YC)ck&950rHgp#wNp^)QkL)RI@OSqVK%U7Ys z8g2uq&KKhixND&!tD##(9`GBdedfzBtOt9U09>=};y5ffDOlUYUM&|8Ctg`5$6Mii z(cm7S0b~RHJ!8_%p!ZA@$(vs4!Kb_*P{#=xk< zRDMD+OBZrbbjwY$1MQn3#IXc6I(}V3EK3cs5Yq?XR-I~K^TdI)8w;^g5bM%@Ru?Tg zS-obwBZ4>tJ7C*7UAOIB?8dQMs4B3I=lLBUV~-Y@+S(V(DbjwdI`=^mOF;}vhcy$e zBO1i9gf=>UT|q2Mps^6i1WqhLoJ$3<5U~TbF5+kP&+d|?i?y2&`_dn^#KzODiG=?a zvEwz35##M01;EobKeWB6G|8;SAq=48259_7B-!sAWGOZi!p+69w zxBTbkj;O4@rP+|@p=JqyF^29+FAlwru8FK<2c){yy8fOF1}q9cwZO!(>hF*!R2-$* zWmPgqEzk*hoyUR7URZxP!iC|PFhh^hW&h!RCLDSO8|t6wVh=T)=i`0d`42eXY%>6V zJHi>|VZ*qk%$@dTC71Ck^B07Q_&Z4`OTEF#C&uVu@A=|l2tsZW)F*@EcF+3ZdDO5t zV0iqi=kGs#4d}#mO`q~k+p%P4O!-1zHacXuq@#AeJL1Fq1*{K&_|_ZMPelLdSyXtg z4^j3((^;(#iBxMtBU;KLj>R4jx$q`2_j0EWA83pXJxd9C6W^)y)MYotEFCmq4>ACA|(wWG_L&DNE znyL=*fytpikeMP&u9UmQuHsX6GYdmv)#8I>VGE=5K3)0~ibZ~SaVUl-9V{5Wadt}* zOD=EksJPR-7_Jo71_^VGX#$G!RXv@);vktX{q>i)bses2pW0@gTz{|>s670Q|H^rt z!fQHOM`zCeyUgPAc(ljAVOmag^RKABL~r~wBTTQJ3}R|1E#h!zSu~dXJe|M1-|3yd zto>$l>W8;*9cS`ewQauTz2N)-r@`fT$#->?(&4g1(4Qq}l((M-wAYZ9m43I|b@jTi zs!?qzn`n^!g$_b}-KHDj%on?G|67OhxGkSV^fjQV&HkD7V_?(hZ*JciPx{3`TkQBD#acEr=f?iued)MdIRD7@`;@Y1Qvq_q=p{Bn45DMIs?OP@%DH5jJdq+!ENvi zOv*1(ycC-z*HGX^*HiXgpAe*UVs0@fKgrx#-{RtNGoy%CLf7LFmqZZ4XC}Q~*sthB zV%6V~r5p%b?;zE?i%S~W-L{3uM{c+Pki!*T;oGXY|>yNYQjm@ z%CXln?mrK1e96D^ItOJs;M(@>F}IAko82oV?lFIFG|FOcG@{=xQ(a%NpGE#8kCg#s z$?@Zi9mIxrx0Yz@C2rE=>iwmSho$=z;+7WSw!4N)we=DvAGl=AvEf3ygiG5!E4`~9 zD8gqNvfzea{ev{W6{jJL;|lgxWq$g@udA zuGP!lU-x`2oV@s)JjfcCVCiURapw6R<4>8`aiL%Qqbr*h0OMk>%oE?*K5ur&9wnB^(h5 zrqR12OTk$8b}fZzG9gpUEPkR1ui%*3#BL3<87`sJH^T*<&?VURYwr&%d|$R?(syd+ z`>lW{Z@4F8|Ng8$`9j7ZK_vu}f8o&mRF6{zaLgOp@oc{%zT`?V*AtWW#?QY^_v6_E$m_{Ly`Gl#tv;!>@#U@+l+d)ZtgVn3w^+ zm5y{fgxxGJRi1*~m2@StA*b2WrQCJ%jf4#HueN^ggZ&dh4h|aWcz2yzBXj`eA@$84HQ^Jf=3TT9W>*g6=b~;x7c(22fxx9-XNFu# zMChz$Lo+0=vnoU4WFd4Sv(y zeXE|P_a$WD99MHpb$De*-m&)oLAHvLT@P38QPiX zjAcXM9T*a_hcGCF?o&2c9*i#jR#o7wM#_c+j4>2n5e}d>gkDum07MKFnHL%xLQgAX z1palu!Ol`Pgx*&I82am#h|md+hp@*-6pOx5kwU}cSC`ii5sgGrPvje4+o$!D5A}Fe z`fBR8zeih+<9`4x*p_&zr!Lo}3S2@4Zfrhn01-5HGk3lr{2kK7rVd7%$fjku09e~v zKvXMncCaiNvr4<=Y`2E4g{Z;~d#;wQrR?UcZIO_jl@C6wPBozyelr$tjEnuja0WI7 z#$f0IzeO#Ueu|p!TUAz63GL~DM=1}(sREY@x=d=8ywTX7GZnKiJB7yomsn_J$Mf$Q zdd?phNQ6RKs#%U>4=ZzE^J&3}pss5}EUPX904|Jw)1oLRaAs9lnh5OQi0#7S8BtzK zQBgfBp(5vg9$)7(T~2uByK^}z-1QO#Ga>JLGj;P~vG(pun44JFAe=eDX;Fc5k+L*u zs}4S3R}1g{tBIU@pQr6ej*XHe*RD(MMex=7zoU+mBmTmh zO&_I@ndg?ZpIO^5gO#|9D|-tjz-3snv#ZL;ICcyvtittM+r&Iu%NO?Wz7Pj+nYIep z6+!_qYmB8V!Gxv-t3D__WgRs?ACpm0%r*2C9b+D-qf*KlbWlk;2EP&(&|H=(jGM@- z0u{1gOeL@>)^<*4TPhmzZ(N4Iy8GvRMTE=<#C^)yhAab3kWH+I$Y~g^Qhp{|W=$_p z{<+2CRtZ(LR0JH0J;9KAw~X8gN}p}bdFiK`rNXd4)3aS;h$#3I&+OI>TZU z?mQ7aBv7CYmf~v?vbDru2m&TM#c)9oi-il-RYEYZGgRD)yY{#g0Hf`I=L(-fI1&=K z$`D$R0*LBxp&}%#>X;U)9<(TXwlYm6u&g_;7!Kt+c$1QD$SsEO=-T$$^@V0mk~m~S zM73X?YqFaRVrT;h?$%q0K?qmHQ|ex;uY0&Z#l>#;M;;k1kLQt5sflug%5twjC?;Nq z(a0Q(N{~6imOyvjU|39Jftly)a8ng_g|ry!APm+RUOi&lzGc35aEut(v5q;2Rsyq@ zVPP6uwTc^ag|!KB^vmUdPINN4CG_ze2AnS(l(V84mC=r72Q{>1MPvjZ_Q5wQLmP0> zG!Ne9bvJvj!Fp!Fi-0dINb~$|Y$|)0c6(Ulk(DS387g`;52Roz*{lH!MvGuXtT#nAC>Nm0Qzi}*1Z&t3DGLX!wBMF zniwX!4hg^^SKM50M64w2*o~%mzeCzk{nAYR;})1Kn4FL>0xTh%H)qkONHC41qrdp| z8z<2IS5m*ve&JxVzq3u75~Ds zf6-Y6*AlWn^;#z+A}K+8^lXNEd$U{Xs-G=X-|xA-CIa129sp@TmcLz-F1dsT8N2^` zV!+b%e*&-+84;bqGtaUwv&^my0w)a6+7_o}%mf8P4An}AM*2KdsQuePN+4q6tQj^; z=iWe|?ox{=Fx6HSr+a63S+6OClkH3L zIwQXlE_@>4d8jx3^A+|ZHVP9=Aha0REbdpht5htI)HT@!1c(wryP$!r5kzi0|K$Fx zeJT87obbgGNFWN}0dW@|hHSiV4INL)Tkf!P(-uA#vO0c8l5;^N~9*&&AuY$Nn50h~d1ga-SsM9BR-o*{&p z_cJ1<2^C3ShYXjWao)XCRFbDteV!4Op>u;QRj&6?9V2#L^S0E_bOl6^EN+gaA-IIB z$FDB0AQEEb0!HqKh2k{@pPBuy0IQ#JJ69d|-Ib-CkgAPB!_ZY~23&%?F)N>|Dac(( zg|nN{`Ze3{ZXY9CGv0dF=E3semS?98w|KAm(<2bOdDn%5s1OOzJlg75Pjy`f%W3djXpc2ni!$2@`@ zNMQU*Yn{2@*pe~u2wy%;_}Lb*uZJ}&xmJ!sws+sg(lthq2@T0#UKrr;JKnsF>+S2q z6eLr|36aoccq5G_px=V17$yb{hY@%2BW09lsdPW&Zp{kHG+VCg8B<>gIlszI5x2ux z#=dShS>rMVh5gX1*;M)1c*B_9B1nWz<*$b1K}T0vcfF;(J$Ddh)j3x}-{?{V>AMj) zOaugrGNjO(ma7zAep8ktY3M^<@sAWG!cX33gWBjdOftr zx&LmEO(&Gu9D+;erzu{TuDw+lP`s8gBeM6cfN4hnd)=JTF$3B!Cf@)6OQ{8-LRI%y zV*x?av=Osw>gvgw)dZ_>A zseG(pBYp@Xx+dSH!GTxNCiSFbC2UF)Mz{-_xGn6!0Ol!Mif?QgDR5u|I=_^nO^YhJ7PSBARMFi<#HVARo9G8O=60ni1$W{O& zd@U@{S=k|CEwaXc+diJnZ-Gz6`e?IhQ60PJI?FV*cRQZ%cn!2Egl#v=8H03d`&RI^l!{XCJ~DPJSA37NH2bQ~f* zHTV`CFH5K7(=m|^_kg08l;*zuee26#Sx74DxP;-ci5K&t2DjSJWA;{J5&|5*QK%Fw z*+KBsd&v2_0%EK8d9(m(aSAKqge=p)@0?9-DvoF6pMi^Nn&y5=fch!Td~gW~wNy78 z8beWT+WsNKjxdT*9!#_aY-uMZXNhD%OI%lm7lgcg0YVpJz#G|emFvdFTF4||?6Pd; za209iHKALzRPa9KA2&KTCx&xru&^>#sSy9cf6x zOaiFgP!Ls?Kk&=f_W!EQYaKiCSs!KzqVsp(^CaMZlk%t!B_zn3H$L}6gA^03lIrNa zpQ8%Gh~^G6n8ys9C;CN1TS5Tn_#HJ@N49@n5;CdWp;Pwh4(hn}&alL)?HX<|lz?6Y zx+o!ja8)o4=O(Df-%^n-s2ci81V;TlSK179c_@PZsj)yiV>^xk8M*Oh!7j5LQUDdS zmReJ8zm2PepQtccM#a1NBs zk!}XquY`!G`*|AJc&3QT=pTv^LKS4QgcwzJq#AZzn_?RVhTeI$slz3S5hCnJLT1!g zJ#^5@5Hm#p^iZp`5Fn`Zt0a(`kUD}WNFpGz)KZXeHTFv{kin4rf@lsx9wMj1KnkHk z_vb?Z=OHrpc$l0pIt0NW#?P2CUOrVU1W}nx9!x0iAyD-zE)fYWL{p0Xu=%5} z=uo=yN~Rc2lB1u*%LQ#=0FzvRStBa503O})JBExa3qcJrZj=hER8RWO*ANpRTuLJo zk;AFyMS*=EcAxFS^*L-~cMmtN6E}Y+ruVlOqDoKxSM}39vP#6UfvX!RMsRm!at6b$ zF=l26aM_y<#eDqw$b(r4mh%Q#vP<8zcT)Td!r40YN~q5HJOpF@4~0=bL)PHW>BMrR zsnQ|;dpGD)a#jHdEFq%iQuZdCbl=>K@HpcnTtWnD-nq*sh$P>0`CO!QwmYgP`${~2 z7_-AC$a3gP@nSq)(FcB|9iS`UaA5-CGR_qt@sKgX7I(y4*&$ddnphoBvfuVa^K=n* zm&_M_yWipodAVNxD~4}*83>8}npZWz%Xh!vaZ1hpY8R?Jq`$eD#CY2w`Tz-~@0o#u zR8@Q>V?#mH&x^2j6smb?;D1sP&yiH!ZsIN^i(-WR=avg4kTpw{!cp8qu&G~sh5fW( zHeu3c0km4Vm-k+|3JTJ+jLl}i;KmTuahwoS^=q~& zO2M$h*oX)zSK*dM#%&lJKtVcHn;=7Kpua;E|IY^#05ljx=DeJ69`Pf5G}u&W9JL;@ zyuiIblMyZs0>VHw7-TlIk$^2ld?w zIN-L8%*jUErDa{%Syg6TPJmznXnpk}WH&-Nq215&C~mRYZGaXq!K{pG9a#3Z9Y)}u zs7frn);=irG;;IwyC4!OqTof0)5eEE9Mt8Km&HrVF&wj8I^ez%s*sY-E1@FlQXX;C^ia4sjueFUdB_$2(&OGZ&jSq^!DjPDc)_dn&PNjfkxcS(3J8!itUC`y%`p%0;C~ zv%s^US*lskYuyVvr8)(j?48_~3>YRXEtY|ecY$Raj8bdSGEKu<2?+x%XHCum&Vp^J zSsG+sU}uOeG1jGpSy?z?4i>E<>h2dqzv>=&+Dki`I3A)qYqJIXLetrP?kSPzh5zT> z%$Z_Rx*A6<6mp>us91AL#O7th`jg0!RlwP!CEACOA}A*2d+Y(QdkfT^H62|0c4vvspEd9WoaknEDa3LEY5n?)4YOw^TF;*M;IM}VP6V6{Nb)+l|EM0{{d7GE_A-004h=x5`z(lbYN_USQkyYkRddB!M#-2xJCHarY>3?Z1u*=@azH z34orrzyBlS1OPKKW;Fl+3IO{vwtq|e*Zt4jT&tV-E|&vKElEuPe`Cwt1lCS-jXM~u zU|YJ~76aJz>kTJtl(qFHNwQ?^@}$bvqr4uIuvjXeocs001)tG(!Mjes$UU>3*MVw{_XN>21=#HaTV6?rq!dk}bMLB!!xL zX7C7RCJ?q!00{`#lVJT~@ z8EBIP3R-zKFZ7r=Kiyh zldipmOfz@nW(cTsN2#4dpP$gpOi{u{H1TFeUfE#!=R1YBK@ZAmn`+8IqkE>hPO8tT zb+j$UzYkS`6Hz72c7U==?$eO6)XHRrV(405lhz7Fe3qzcdxAC0c@wH>ygU}=m-Lzi zgJ$5SSHJ?^-W*_RqwejfZjXsa%#1j9H$?Hp^iW!oTMkr35>JFEfi1!nx46;Tm|+hB zJGbe_`r{l6tNg;YfvYrFphdzgw2K_noHnf+fMn--!L$D5h@C!~We#KpDz4Et4UtCN z9AU5l1ezxK)l6os-C!eG@LRzlZ@_>jS|^uAM#8T|kv0L6Ddh z9#p?UZgc*U+Uq5=Lv8rRh`v=walZq#tf&5sA!gx1SW6ReUa*P?gIIxO)V_j<%&HPy z=dH%L>dZGIRaz^VL3h7ZF>2&NkwtGE#KBO(ipSFt zJ1sMJ>X>Dn+H;G~z)%rWAy1hhY_bK z`WD6{zGOu~-$3`ynuNVw33CVn9O9{nV1)?DSB@6A!fO{rJ|Y7oZ@9CD*KR#tev5_> zzGOpOR%=786#@ggqPnbTak42L%Mw~}l+EBi@l!GNl23#Bg)Vgvd7g){$)J8aeszc0p@5*i0D%El=3g|Mkqd!}C zr5>K(geVNgf_q-AWG6&0nG{Vt$F88jsEq;DgfC=f_MZc)gnjOTcqwm0p71>_)Yc)n zalc*%J8>)hQq)^SOkl_PTxjoP+QKo&JEV8vLEDL6F&F%^-}&x2*>KMTk{K7O zIu))J&589|VygyNuVgmm_oXt-_N4S??{qFIW|GXnT~)v@drb9U!ChH~W0a%{l7O~l z!4}zLMNzx!t|OWrg$&dR+!o$aSXjDP(VIr?B!+v|p%a<=Wji!A!n-Hxc8?JY=-fzq(dXy(?OOU<;+Fl%}hUiUZv})ZBK4>ZP*|& zKOV&p+DW{98*tm~r3(l?CMVkWv`zX#;e zwL6`?>>Y-Lx@T9sXl!>OKc1sUXVe?-cUNeq&(!$&0Akg&xP(e=XVRzI-dubJVZy#y zgxyUMJLC0D-04fd)PR{^!f*gDtzF$7zV{b0`%6#taw>AWcOgep8@og03$#!%^z!EW z=*8gmis}zd27CSD4e=|hC&Ao~NoT3V$Vl#qGp5;D+1ad&W>L(T|Ccn!UF5{dCo_&& zZ&0hFg*Nf45%*3R%JMH#bW8s=t4gHD5pK16d}hsxvAXWqhL=c-1$3EF@YJP@j0`62 zLftH=36eF5#(=O4Rl54SrwWSU(H8J#j@P^QW&`x{PabBaYenq_^mK36`H^S5>zyG!bGTA%;PG%gl zz5$Py_|jz-`t}cp7T%c=;g1nnv354F@ydlBkOmD$@t^?$YGE1JiM$KE81~ba{7)GT zBaB!SPeN(`LpeIu-EgdGug+xV{zg77m^nAQ^p*XF1#Con?FJk>VRI(WqK{v07+2(3*X6q#xC&` zBBhKFqRtglRB$P~y}96)G7=$}TBxdG)XF^RXW?=uzDP1}sp4;*YNi_}0mI%+rCtx?k5or+ zBHL}nKcCDm&CoB{!C0^BybklIu1mL@o0h?5MutEru$FI0s`YHD>ZKTSo(vI^Ca@*& z%4Q?}bj>R2>Zy%;TF=9ZY}RB0yuEC|8#JMemyw3WTU?FT=+xepgc8aNB(K67kx7J& zNo?aCHNEQM85)ks9-5F6n7-mNg7;`1ZLr8q)05sg+V(1V-QDL1g|H8@FChITOztb{ z+(^8E#Y6h?{N6J311woGXgoJ=qnS_1{vWf0&{L639>X5CddUsnP%JS88-mra3_qbG zOT9kX8BTo(X8h_pq-YU3jj}hkD2HzJwEi3DTC zMcd*N5PJd`DvjWh;R*#lk70<15pOQjFDZB8#^J5bo!HpYUp2SSUA_3}Bw2_V@uQhB zt~(yH2O_T&o1x{R-MVqxMY)v^5wV}3oecCRwr{x% zbiQbvr=fGKit2tN?B_#@=YAB?_4Iy@i-=fHIpz!sYdUX%WpRY;b|<_SH5D=FyiCp1 z!~|59$#4h-mJ&&o&SiDAN@#dpH*=7;C1-R`8CBGh0g|>jG0<5WFi;=A0XAZm zfkfc$>uF6 zwbe>yl62x5N$I{ZsVsV5DnF^_$sU91rX;bR<;B07Twu!|v-FhZZTeEcCqSy8kAs@P z!aEHAzJ@dJ|0@=3Z%;-Il8TDKIYUc@&J zikSlm%=Kd~Stq`ZfBAsRJ~e*x0xR;Zc=wk=de6>p-q8?p!OS)^nJ)C8Z#Ey;wfpAh zJp&%mLWpt9ALYDi-nL?5>|!YKB{TOu{!3$A!D+Vy*fk;7&g9Zy#~F9bZ5MZC8GBQY zANxF`sQN+T9Ly!7hQ3puyQ*4S^2lQ^f1PL;Z*>j3jfnB`U!C2|_=_L; zd9UhYzJW4Zo8`xD5{97pj?1SjbF7QsCZGFUiG%i2^|RfE@;fM+$2aK35QA5ea7j$S z@A51*f9%dfW6t@+tBYLb7jKLgpV@rYH5aELmee$4lKPS36jll{$oZwr^s9Ho5*L;q zRAm<@hhsPOe-!PqOB1qnHNW4PTi=x`7o*HeD7fb0m%+qTX3ehX>4ebyzg-6f4xWZ! zU|c|h81v~`K_ZUnUD4@r4trnu0z);^b!G4p#OQTvN@nrzc>2{3$m%PuV8W!bQ_z0t zAc*tpkHlz|MTLfu1Vu__hwQLIx;H1Y7Ix8Nav%fp(jGeX=dyO%R;T?{oBXD>#SwFu zb}oyfhBnV!^|Z!Ia!jT^j^gBe`26cGBS;^MTqZ0&8GZG0kHs#7ie;C=(R;DjWoYZk zW>tJjYFJ%dy;356<~Jn{wLPw!-IQ&c-0y5s1owb%yFB?ykP?L?4^#Ta;L?offk+V{wn1wav4KU z@Yro2uuI_u>V3<+@y2?=E$Bz<-k7-uUnv<&Y<6WZZ}Ju*yBa zH6aDf7GO5poZ>e;jHd1#T(Ql^cU-Y;7RCNMuD&~MOV^FXE(2B{Q~wd+)$Z)d(npgS z$E$_f&z1vcRitZHV{6F( z#rPB5xN7o~e~StH30hLW;%2u|M^*inuNLMM85Ew9q5HY~Eh1S2Vhd5gWSzrX|GL^_ zA-}|hSNDdPVl~;l2ba|q%S@Mmi{Gm1zA3T0l<>J?nJFnJx8m~4#pzdXm*s60mEVP3 z1hINrX2;@ftFFEK@L6AvT$c1zT7FkC`Q624r(9X*K#tCVuHY`8Jz1KY&d$-z=FQo% z_Iev?aL$aMn#BsI`33NGAEADh6BPRRaZ!O#X8AzjEx)H2{MdZ6)fY>d{n2K7LzAcc zl1X~Wg}~iY=_wV~wW#mjQ9p?F$J-^CLl%H3GAPT=7Ip7p^i)I~$}X=u@ywpz=M5Xa zRsCC9LBtq8fE7-EdKCkEeAgQKz(^Il%NgPjI zX>3cne%#a&F&WcjgUNs7nqchvXw&>!#=D(#+r_i1NxIyutj{ORh<5zxUhZ;s>|{!Y z9TXE{*)=Juy`yIC`RVH3iubB$rZLyo+r!yhylEiR*{(!4?1n0erVQwh9k~C`$<^&t z%UG(d?^(EGj-F(>i~160bp_Pln-5*h*$dLR5=U`2F4;^x)x5Wj{Cg_dDK6s8vh+AL zCm4S8j8)b8L>y5!qMc;Sh?Luw{Q*nvmOEO>L9>BRuWD>dr^@;!euaL6V-}359i7-Y zv*uoJZ_P0lFnPr99nSukbJiQ_3&V`c5MCo>dlzDp=J3=*9)bn3E$QtQ@YTqq^m_I& z*i76WtBv9}+Vo z*OoMg4YZTp|3fj*D%o@p#Kv0w@9 z`3h^STh_i3N0m(*8gUJH7HhNm_L@OJx^n?d<8UHyT>-gOAgrtPY}4SxX1RmaFMBU> z-7G%$S-iWi=K{ia|B3si+kEjS5U2<(@YKdK*AOm3Ww)<>Dd)MEM+ZB2UitdW`_Op6 za8)cpJlpO*YD4zXOS(Uf3#gx#6XvNu_4P}$jQqHz=a!ogj((xNS~gTq+Vh($7%$?g z9>aK=>HF*d$!|pOvRvwh&lWp=0^hS5N^DJHF8<8KSgr9dtp<<#oR=*!1_BH`z3;$f zj3?XV+F~*zV^tOx1AoQ|=^V17^whNUZ;a8^YBgf(L*iF5vt`b4@XStCirvxkevXT0 zw(oaxbR=fR)i;J1Ec&Vva(wGOV#|X{S2CscjmnSv7~?*Lqms;uksV`V>;#+weq)-G zrdW8Xnw6UNd&0OB4Dy?ymz0JrANce=6;U5XwkhvK%%{uUKaf<1|5X0y_+sc!Hb%QF zSl<0qKy%plZ)L!zdE3t0d_hdX^CmM?G=3z_b7C;aTt?}CCQ1%0p9x~dIBB?Uqj#Oz z;60jM7nNq#nM&}+xITYvE3o{*oz|7XRm-mF^_gqhXagYq=3lOb!-A$K@aLoC9;U8cjEP{`s>DeC@wx%@ah#8&9*F>`};h`w2VK*V>FAs3lQ`Em9As?~~pJ+WG; zkq6b=(+twag)?QY6wP0MIhsA45Y8ELm;oNtFZi3B{#HX&-V^;%`LiBG)MM7dUC&+) zKVgyZ1jX~5l^fbN3}3KE7|I%qKOSy#O9sH2IR-4R!dgp$`h`{^!BU!8KMv|U=crRN zepBxB@XEI{GGyE&Z45y_(5=@zGY)&rE^JTRFm#+QQa>Y`_(yjoc^|8JYPZ@ANGO+^ zE>+=f%EC3RDs>eikK;#L0&#WslfB1dxZ~elMBNO{XJ=HPGbZdXpBqst>TSCyFtaff zsy-yPYflOR%I03R%4|*`kZf~{+w27a@XlGBAG~n+xV%E zZpKZRN_44d2YkDXx}zWtt={V zZF*->Oi%0h$T8dy3jg;ml~c(&#Nfj6sEO*AYLws$Y(ljH#?2|iiXNfIYhU9T7ATeI zVa2ce-8{?;@8oqhPPgB1eH0F}n8LC<`^QMp^`)2z)@nulxsiVz5QMkk9tAgRo0<}b zf87mV@6^n^1i1=4wt5d8_yVuY%DCIj5)T>T^O7T+g!4g(FTNG23^%{oO58G|GhSb@ zI$8Zltf7aQe$BNCwVOlILwhovg6(>KwIlYfiihTAyTcjH2pJjBeV2&nnC~|taqbd# z8WKoTOJ>#03Lwa&@(xJTJ6DL1?|>97M~{RWFASODnieU=KGcX+81krxo45@?t$wLK z4UDNj->6%vMRsjPAAYM)quZs;$esIgUk(15zA52X|GzM|P4UNT)%SvPu|Z})q@zIf z$qejaa+S+m>HD?(3=I`@5hyB|gzZKMim?f7)->>J>{kY`K~pubB3@g<1az2yvEPzF z{Law{-i!dQ>?jLFBN|;YBbUa)-;hGNuw))63EE)+dLrvdUK8KKMLIxnfFNs=#ePdN zIDUN8piuX1GS0+?QG*N>GsK}KzCrN9RDzaNh#+YhkOXyQK@n`VR4%q+QrMU=(X6R^|a-8-hrLo}p)sJ1v(v%b-qC?L^f_S=jm8#z$zlVO{#Mn-0jHfbeG# zA!7qVA~Q91+GT}9_IoP312aj0fH1X!uy|n@D3CyspKW>pq9k)_-m9z=5Af1|PjvVi z4+z7BBC(VVRgz{%*h@EbM!+Z@A`}^u`;wdhAi*<0d<1+$VqcPI1rS|Fs9o|m6)0$v zDrg3#CB$iwD4`}UHqC%lOq-xyPe)so2-iB5Ijtw~GX}YOrz42iAQjcEESasqu|+MK zuqZ+skhnk?0q|_4TLzUy0FY!^R!E>*&$7QXYJ=w6a;ID|y&0f{o>!Cyuq6qy79 z)4p5;Bw|Qv_(3xQoF(lNsx_jZt}F|>d$Lwqi2@|>U=MhESjaXDxwmQ1XXX+dcY`=CZCxP zWVp1Lwn!*sD+bfFk{Kb;_Pz`G-BnFWWTHjcLS+e)s6k{HTK0r#L0kM<#5FENN*DZ+ z$4cya&}0+Nab^qHjB4G@`-_EqJia^u&Tk#F-zp;HBu&eNsBO%`c%nWVNWZ`+6F{^G zzW_A}M$oEEYyu*n5rUDKxIEfqNh1|BfnkL<_G}avfft#i0X_;;iY%>*Qs9z6!SX2D zMgBbR1NtzwU6P_O7CUcW)ue{_ZF%px+&IpP#?DX}|H40&wcEOLJdJ2)Go+#=zgc*JsuWrrtm@^^tX}kL&yN)k{O52&?b8ZfoEBC-&cRHZcE6xJy_F5 zOJoAC{h*QnRbE8f@iVrcZshbWb)Mo!*fZh4XB;4GB{PTZr~t>qgi;cPngpeV34jvJ z(L^GcAd;y|mMN(aNHCJZ1ao9cbqV4okia1W;oHd!!e~LXN_+07c!VSZM+RT>Q@!4Q5qz0D~j4O0jPhWBnpC>W{R0t+L6nE1786}ve*G?Ar!30 z4DA#+fJ9#H^uiI&5J{^YT&$A6m$lsifJ7*XfJ8NkOi#k*QAnvJnjjvF0J!Vg&@!!< z*rGjESq4=>P0`3_*OPa;V|+cckndW#Vg3>r&ue!NjAkqy7F2dry)5^pjg|t+k4MW} z;wto0ucgVRg$ElG-ZKMfiH4KxJjb0fmEz2xtJk+9a*VbJDyb*yI6Ud+leU+ zfq>u13RDrlHKYrG6@7V5l}2HD1w&=K^8kERTksg2$I!9yGnCj zln}8YQTMkz074y=E{jXi;3rVO>+!o?CO`T`A%Nm;r(!c0d8YOFk=oXE~Shn4f~a&AR*XED@&s3JxG!!&{we`oa?({E-v}p1R#8g9{a$# z@+;ich62f$Y*$Pm{cq&G8xsrYOfZ zj#=Lj|2U@j`jyGZ+2>A#wSI*x1{JDg2EV~`{Yv!aUvyssz;4&4 zkV5zdzUXOWZv@Muk~)0@;M@;g2V$_&2WCpssLK#s;!mWLDaoriRBTQ2=N}w^iF0lgn zJvrQ!Sm=zqA-qBU^yn)BZ*3sfdyVm2brLyqt+P*UQ&myF2pJhs{*vD_7ikjh^bv$^ z49QN(Dw)RU+sMe|Xy)^oSz4>=lM3Yj#(9q=6)%ZKhG@KGs;LXK+UrO5)kGnxbzR~; zRX8qL<)98aPcWk`jO~om3Z=;msZQuB%*N#l)^@rW*&g1$LUwDsXX z=VK7P>x(5h9F+ba__1`UUzVGoLzm3OrwDjK=0F(wf0NaaqbZp^T>nlq0|MK={N&w% z#3~U$Ee@VBI(LM#$4ED-6Ql1<%Y}E$+7ZsLJ`9^3*8gp0R_-Ae-K)7u)pU53cX|k>Z#+QU9oEAC!h!=6AD1v6iPnR zsVID=V0U_SeN)uC?D(S#g`tOia+JofMigFV0FgtYS$s@Xi*Iw5v-XtR(VKky-|PlN z$T$JwOkZ|&OLJg56@JuPGUJ8%f{KzEqRi-n0n_EHClsRIexudlA3nNg)rL!GqOdHi zfVu);COt(}e}S~ddIUd;@>DP$`bl>&?;97=HgBhsvw2wnuWtpup$OhP?s%|x+Ey;mc>@9XhVck?(STcRw#D$stosB z+bLh32Rd(nv(6YCBGoogRT!8BKuyXX;rm1VIX0qUr)9&jbff@2(`(CP$@KU!*$m zU;So#%vEh{&Ozmbq9xB-;62EzD&S#@GsIA$m+;y1bg16cEn}UXn4*e|kO`?U<<=0_ zyuXq}5zk>@BW6H7GDFH!uI(%OMe&6C>pX0~bYd!xB{M|ilgMY{N}z?42VLg53u3nwDI9Rbk8ewobhKU+H|84=NsU;@ zcPrn&(dj{e8JWDI05}FX=L2yc&fenxlX#}tIGQW`62Fu1aY@pA!d`eI`irPLlH$;S zLTj!g-tdjqZM~P&U)<&sIiQ=%vDNBw{74hHUVcBotu8J@=D@^WE}KQ7 zBvDG8rdBjbK%4*oGjlj21pqK;t>I!QSpSw0h2hnuuHB#7LhHH(`MLVHMh=mZOHvRQ{aDnoAEZ+Lv^-yqAj`nUTBZ&<^|s1Mxq zD~z^mc$kKL&n63yYNDE~)l3+_d_^Ta&kp0m-74;4Zg=9vYp-tDv7L79yVz$xL)+o4 zPhaBMoAye7rN}=VAUq|ch-y}x${9p1i_fbLxDu|O{9ZtR8JA)6Vc}c@#W?n?1^(In z?$C(KqEB}VWy)E?4@Ld+%3;J=2%nwz|L@DEcgHCI`EU4wtl#_nqIf^`TT#|E*uT#H z7vKJdoVomZc|-mJpwLve+&!V0Q_*Bq=F&r>XY_nogWfM3ci=6SsK0yI@Gm~}Z5sTx zVoNvfIyAekuw|fEZ zn#4SnLf#(=-I&|X#*gz+Y?YtAOodB3x&pht_N-prNgchrH`EVb4mT6_uat%$YL=d? zAN8IbduuuXzx@WV%)0~mgYU)0VV`FY{Q0l1;@&X)!0>$er~Tz$ke?4oRyF8{LwDrp z?^R-@!^#Pj21B^$KJ86K#ahM$dnQjS^c8h|@8)7{VMWEYub~V2<~#p>es(>-XP@>D z#pQY2|7F+S_h9j-%89CGto+g5aOchv!`X8$MKKW+XuaW&7R`nlVlVo|#i+{Sj{&%bDf7}w6HCAuymLBdYFy)47AcKdH z{V05a$|<^h6PL@?HJVoc?iJlSvA1R0bGK#c;lcB(4_YSq{`BuVzSrRQ6W%8B zbH_!*UJUc{revyF^0M3TYRx=_n&u{}7LIukXntXcndGj@8&{epiOee(X&um0*V}6@ z@N~iY;pQl*ExxAyv>$FBw#prb)0-1PWmVzlo3TgHB{XWLnyl1RrhCA$V_uq>@~v~h zQrr`N#c#S?jg7M0*pTwru{q_j^rKOJPy)miW-Y45?$Ei1^mSmohFaOf+jh^56DffH zADj5MqrBTcd-oW*oF_To)o5W_1DQiO+_E?Bw|znU+5gwR?O#~`!uVJ^#5gRst8$&2 z=%+aW^k(_rBpK+=cmtJJDl@9zgdOq?RdZ>F`L`(=enmf0Ya>Mw!zonI+WBokbU3gh< zmWPl1*sdFPo=v)2Exf{}yN6A{0HynGg5_?(b zDi|9N=7bdrrV&C6E8rFfEi-aX(S6#0oO}J9vTOC(n|P)@>>oF+-~Nk-&E%WqBIo@6 z74OwNa$An;sEK3BYNnAkslex`_{pfbE6OI~Z6CjMDC+$lvT*{jtC}~T2l^Q`1Rb6Y zsW(f`Q@`xE`${=vExd zpKMnsdDl`|VQhRCKOV#vCo-l1EDmJ6<`QkevlGUPlRAFH2n6K9t9iQa-e+Pr$QbMq zSwo7$(|Z=OaRa>=0V-d}dz65Z^^D|cFxau`$Mi z#>iB_o*np8=ArvE2Icjio58*~a!ni`MHvI~tefU)^QsQNB6%L0nCx*{i3HrJRhchOls+%$4WA{4nlJpH#;SshhX}Ed zp=;v3YDHMnN3v0T_!UXBS;M`=<-|a8uZDP6*}|v0p%F?Cst0v&lz0JDe!_&yR$PQBG~0e z$p(5iK)9{1xN^YWR^D{)0AX}<$N}RO2+o90UUF*s`{(k3&I%4CoIH}H| z2M#?p)w7LNvfQys z12r^xqNm9jO7}1c{DOk`t#Db%=TdvEp_W$OMFo+D&map8RuSGI<5$kCS$42q-;!rl z>#PKHUU;9@?{x63mE3u3E7Vg7wFgp=?^SbWIME>XN##KMa+M-ae%tT5uI?KC`2W7; z4*O{kH(tnc#_N*DjaMX(8!u8G8!zD=O{=$$68F5$d2DzkXViK@>~Xe1&y;d1I4y7Q z3Aa@z{c6xm!NflZgzuKz*tBkecO~1{l8(={aakfZ4qqm+&O;FP@a}r58Egp|hV}T!}P;VX6POet0AGNMe1KMs~^T%>WI@(6srrO$rG4Aw#Z+zCB5JOc^ z{4fH;9PBAqgiRfm#NHcfc4}TGQJEw14A*4odP`j??b%O7_ro_=(AnT5VazN^S}Vwi zB(ajbB;rGqj8WRkc(Y~U!I%doAI1Q4C=f6b8xBQCsJuVZGxQ=>!y=iMQBmgK^#D4< zs9EY98>ik*-O$u^O8zJSa!^p@yM$0rZ(=JFbq<3KXf=zWpUl0_;R-CBi^f@69|$;p zgVO~=vKlq^dc)YY^io5cOYY4NX}mqel|A}9lHp5AvQIyd+k%jJqi|tLhD{ds8mibI z>%HtC%qf6-+V20PAPbb>bQ%~mad(i$DIn}%i74e-3nBl|PK`}HDZ`rc^D=z^b3ly0 zoikjZrJ%^BMWx-~*EkJKHCxr{k|n*RT)HX$N=Hg3=_zIP8{a7Pj^Ka$MQ4dgH!4KX zw32RBVnJtcd%W4NMC7)ShGdBq(1a~Yz*2FiW4N=e%vrVc>aM*>Nx*;MMc)Qf2U*WI zbk$VNvRA8u;@Si;#`HobDG|`Zssr6}l_5|5dl#|9vP<|$!!PMdIclPOuKm7~B`Kv! zx=K@ANN?1kjFI%0;+aF6A%>*7G#&+IJ9I4S@m@u8-f`iUyDmvQHc*hohn!nU-40@- zSDI4ijSAD$kQf$T4ea+my|ekbo*$)G%P`e{Qz4;SlD3S`Q?tBaV@6YIw$R4k@=t?} zp!fpLk{A+SwaI>hWBYnGp~C*oaF%tYoHr5Ma%ef&xJmM;aYx$e2lV3!KV#@)V_(a^ z#@un*Twr9r_TS^qGHh%ldDz%N@*jdJ5eqeW%hChjFS|301vm`^CLU^{u1dXtk8;(< zXT`DMM{Cp#dit5W)O6R>BnFSq^AcI8;ON8L7l_eAZd9-71GeZf4Pw#r#hl2vC9eBz zIqbKYw$>9m8ezO(p+y-pkO6Z_Afg%&exNBf?^nj?B-afM&zbaPzi8k4d)q_CP!i(-L`z%v&{@@<&_0}BEI&4r+;!?A zJ(Y*p!m^ey61q?geAK94;6IM zI}Fb6h27vm0c3SlH!u_iJpr$}xh)d_RW={j(&}tLmiBL7M?dR{xf1(+DhFf?kf$Ev z%R)00+sBQGykga|rm}-zqK))j3}~4Y1uzOI^N>7@Vt&4HWQ!y)5EdX139vgN7=d4M z1cfDOnO_BT$#Um!XUb`GtvUY(W(<_&J*>xf95$h6Af8J1!z4P4)fcN`tH}#cl;9`_ zQo)&n4}dG6 z$~Bm;9SA#)j&exRcYsZ_M z{py;|C)4Xz3)%OO>cvpKXtf1S%luuWeg+CMM;qClf?_LJr%dUe)1&e-KlLdUf@S=t zqETNKg*p9x+!v&vZ*nZEMrs5!dd8OVMXfW&4;kqnI02_`;%8IUtpm`hB+Ip1_72FM zs>J%t`B~@m!i!MY#83}qANB%EiIKmmXXxsd0Xllul0l~wWQ*@+Y|0_<(s(R;Pri3@ zu{_ezt=GVM7G2#l0GmpkUH}Gpr>yeH4e_VBs1Tcu&Kag@>Rp!nW0pDHdH`L^GhwuF z=3faCg0^$>;u*m;Aqae<9dM{w*ILq|&(^c(>Y@SvT<6Gg=hQ`@^6df!^vtll;?)(? zQ}y{r8}mNiJQu4`H~+|h+AL7HX*34`YChqq{-*#r?vJ;$a67sn%e{$}Y)Gi!_=1l| zD%P{;>Zk#03b%azGyrPol_=oLy3=0u{{3c!%A-R>bBNL?+Q}Qb=m5H&YqyTxKXPez z3PJz8lkU}#I{4;c;Ab+Ty%942k4aPxpB>q`o3MufKgK=@1N6(^j>8rh-#^-po0j88s33_c)bcF@h&x32kAKkdQ= z^pA@cBx|JKIcEllUaMMdPP`~4@l*HN`*rI9bS@1%cdofqKkdQ<^s7sn2sMaAdE7?s zjYVAMbH~O|o?OkdJ?hp1=u{rx7C5I0^0#-jNKmW}z346Nj>JC}c)Iz3u2BBO+In_f z-O2$@fqt9hoKpZXy$RMe1DrBIED6?!cC0m>$e&tN>vC0R(bcU4(7R0kZR9*tfEvAX zg484;n>xRWuW`MSU-`+dbuARPo&cnUx`=^N1`Chi0L{P_;*w1jbKjfvL#>0fUaC7Q&d282R|- zqLvwbQVBJpHD+A_QME`&s^ozJfH{Na?Vfg*qY@zmrSBLbV{?RR{q&PQn z?2yO<1CS$Bis|;LnPO_8R*GC9b~sE|`0fjc0)=BV)yMJ3#( z7*b+DXqmO8S_Yjw_sUj4T#47mbHo-91G2N1Q^5g2>_^tEBn`+jZYoevz!j)v_7oI? zP>$zDEs#)Q(wLsk!>X*821hAaY7y~#jV4w|6d2!36@j=AlVUlD0c?6;(?N_cLgOoH zkVjS~l9cGmL7+ipb`%^?dt6Dy@ye(o64Fdu#pyz*j9y~p^BGQ*pD9JqL9*tg%#i|A zYXgx0$p#5cG2JPTz`iiRqk8P;d8%B3)8T%u;?>z9Db7u`I6@goMG=GpNoFZlJHgmf z%iDZMc%bAYLx_}8psRwXMD>;~0Ih1`#T3P4)Q)mDYEKQ56p>Mwx@e2P;HKl;_c&rz zvrTRkO;OXzk&ke6>e&2XEoSIco(|E_48#&atV0wiuS{}8sCIuBGVDZ`4YXnZ-)K;I z9`_+&ZeLITxQpDk;jx1heZE(IiZ|}hKE=?vB&xyD0!cuNNVyR!%_z`@sR&CT_o=n5 z1_JVIedvDq=&S66FM-~##alTIP8L#Wjo8Y-m?Q2)+VWIyrxiu-t@|@q^7LHTHFg0O z0WHAQRCHbtu9~Z+jHWOnqjQ+HQK4%_fOZAE8{1wiBLP2%@qpr_sUyG)0`Uv(Pec%0 z5Y~9qzcdKUjX4PkI`cDWCS^)b7MYrC!xL zcWYQiYvN|b0E!ruT4@4|jrl9Xj!h4NxlpPw%aH!{1c^D~A(}f~R3C^1v1%&+tv2d; z8NarmdvizjL}*QxAe5r5<7I>kHlsM7^x>{t`JK`O!~)_ePPVFn&E_~KqdC5lIMGt% zn9XuWMy5FrCSK@FEnY z*Fj>VNQ9x!XdY5LLEk02mYgSDmxwrINO}lD=>>rh&6b=|q(=KQ%ejU2knx?_F*lKm z;}ti~lhH#aZcJJH5YK{$tg7ag+kg}S5&AQFH?0+0Z{8}INM_yhb1$+?@RZGapB z5()_7F4?0s2w4j~`t&Ywv3DNRfm9b;epsIb|S35ss9l*}EJ zh$P2LZ!q#nOTYpe#D)a2a3pC@K~0%-H^_Fk{P}40hr)9r%;WSgN(+g?P|duYb;w8$h+r2DhR7t z7P_kSGHH^^sGejpYEe2FH7Oa4ny9R^;&&I(y4}hDq2&D~5LHc^(Ur(X%~eMjzOOCU z%_XQ%pETklO}Ne^BXcsX%{gjYTfZ@jgl<(b==&f3i)qUU0kDK@@3}NqSFSJ97?5G-WJzP^4r7{1f&|5O;7X)-!rH{)` zGuNVJ*Vm$D+xqu1CClevJc;eGP6rj*V-fgABV#v6F``JcIN#8F8cSOO86ceIIq0hM z%O+AOqnVV*s8s4?)GlQ*YSh)dB^TTec47s&n+bZAw3dKa2+2dCdn}laNXl$hrGCtTEeu5mbgokFt~%bcxTVR3;m(h9u<7 zY@D_^zOI3Gs`jRi^R@W@)BtlW9AHk2QZA{@^xR@Kl0&KbMg`ha(q(B=t`MmDFaaoP z0dtm(AO|8A0e=h$ot0sBZi)2AVFEIsacL2W$_9MGi9%}W-0uNW5C4XRfI=ryP#T#g z6r&vn`-DU^=$hwWOLR#<8nmFx#o|MlXBB9?NQ3Z4VsKf}(~a0>R!`r@dlVV92blGH zCX3uw3!P;|58@Uou|*+^q$Z=PqRuNNrq`L})5x(0bcZ3q$3#j-Mz&Vc1KvTnb2>`c znoQ_}S~;dUGiyKM!TPRGQ5@ouVP|`CT2!(Lcn3&UH7o4K=S|{BN{c`lHGxWM8rw3! z@ap^ZR5NuYb6r|}fkQ?|xRIV9?0^IVLM3mR`*?*e78uMOC`;*qTI8?=F%B4u3%y;* zuAUoy9dC!P$%gB77f7w=62ZAhp3yagA|CZI3cQz6i?7vKNEaGdzLO}*UE#G-`@Tz6 z=?rw-Q%B|EX}xGfWkv`p7f*b&ml2)CtdY&x)towOn#*L{VF_zoS`OgTP5_fG3`Tpo zrhx)_GLv7jPR$tQ%h60*OWgAmj7^|`$~1Wbpu`0oOL>x1lw=598y(Sk1=Un26@AAf zmkkA*06|W1N^qiCbh@hhGHJ%jsGeamYSB0uHE9@(n#7{(*>Uu^dr&S@4P{l=Fc~$1 z9GnfVm%ZlW*aRhph7A^&fs8D5816v{U!S2{^x2Xeu;*8FPq6S)-=^G2m;Z$cul^wk zjr<)1XA5KZPERpnL5V{XgqCvfyRbGVp0*B*vQJ@*@=zC7b!~Te!ckkLb2~7gj)}Uz zvYGGpE~{U4CjxPq)*CFVhJN5HbP-1(Z)~Q8as#+ zDwWM!@0=1wgV&#w=Ict8o}Ak9uii^Oo;z}ytPSev*}V4EG#OpQQPey!Wi=5T8JdZV zj7>#RM(uiGf7rFP_Oh?r z$brVi3M&m;DtPXZqw~7}|LzWti6O?Cgwv~F>zMAh+hD-ylF;JSvxX#2RJgcBibYKr zY>{YD{8ZQc(*Igf@~54*Z8O^xhCe@xZP3|d z+_|9}p|%9S)h`{1feZ0Fb&yV zM2{#{Z+WKVZFj*WF|b45d5Hu=N+&`PQgHWTbh;$Vv34z-Xm>dw0h0Kh%KS^mnMcw7 zxZ!Twe#Ug*?aKd$u;u>a#{acWGR_Y{7hz6y7G$s>Ih5y7Yxatc2rD!x_tu) zshjYX?bg%e|M~mccrR}Le88Z{psSka)QSe242s*GWllmRNsS^Tr+n#At@YY9A+;h; zKc`2~-J<#8ZA#S`MDkagJykOf2EU&(rYL%Yam{O!y0_MN7b@*r>6pPFq_m2qy?;q8 zh|I3c{TZIeS91_$+Vkziadg)*_i4@?SKL!E*B)VsPLf+O4a9^_JAva;lt#3C{Nmht zvg}&5CXAcEfhl1ZhHoVTS0N+@RnRb0GZFD#rR!L!AzHRKjG1)TT0~38?c?)(ymGZk zj&SZjX8SOr$j_t@inZYx92QeTQpxkX-rOe(<4iy0@Dx^1l!CcT%#G%JX!A>tc&-_6gh^3Qex!-5ne(1%D3$fKs!byNEgaT`jloe5~0x$#mi4ACw-;(x& z0@q^oc}5_PeKM|!(?Vd)G|6Mc5z5ggoJuQ=*z#t{lT4JI``vv)i5N!SMRopAxn?o4 zV~c)n{oo=Zm?I~Z(gZ3<^sYJT$+dIu{IpvG!*W`94&|hty&l3d7d6dyb5k!=|8I## z5<*0&F_m8+JW+GVl++}2WNH>NGBph=8FLTQ4Y!%*hN=JXJ=}a)Vpa3ZZ@8c88_ra7 zi@di9Yz6dcmz{d)%`}e(2k#wnI%p0uia+JccG)67+_lqF5A(C=+tN}IDtB(}EI`2K z{E5{_MwpW9nd>Q^L7^s1n5>IXz>_2gUGTT%8P7kdp;5wceml8FaJbjzkXQ+N&np)U zFXv8?q#hx8XX^=czA(XI6fpLiI)?K$iKzBl&ngBSnU!U1C>|C65zKVYVY;!M?^G~# z4&zhXg~!^iEAOWTP{a9~q#G+M?~^&H2>o9WehhqDlC{AsnHa%nBm}hs0W|CoPR_5S zA4lI=vpeQ6Yc!$+mEh;Zcp#T|ru3S=Yr=FbDFhbvfg~yC7jhAtZ05m?Ta896CecY} zY^l6?ia4ijr$v~c1h~QQVSqu?IhnJfHkmhZWe;li7~YF4HQfI)vsGV`15hG`s&;*})FHQX|tr}VpuJm6uUHp<{dN%Q{pm*Z0( zpnWKPy0j~uo9mrdSctF*ac=}M7*H*0J?}9V82&41|O{pZ)CK_GCXKo15>>j+l$_GelsqZvp9i;xN8=ttbK z1ye>)iCu!|Q%ANK^Rt5L&xcNM1KZC|#O8xQRYFF=G~$lSt$E+9c%GxV$9AXzDRul0Y?4W8=4bKu{ekUf}=^2x0sHfEfT9nE)`q zI<4GlytZS4#qRGdZM`t2-IVN3%MlmM|J|n7a`+h^KYN4l z-V?v^fX>YbQ&OVFNSqGRmm=INo>CeGk9^z-L0<~)!}wl4l;<7p71SRWcNiHaKJY3h z?wT8j|7+avU7_HP&n`TBw>I1v+Zx}}>hj-zX!eWK#@%uLTwCMsTSCQSL(NOXcXav~ z{@yzd_U;|~Gl8Gq{o%#@ULPtKOmL8Xpzrq0iEO^|&{DT)eSB!=4kziE`*=xnZxp{S z+zXN^76g5Lr7J7L-O)q4X{%4>=5*_HW!_d?-0p6hcQ9WZ-o06crA(MahcOU$Jag8D ziAYTrs3^7NRS$3klnf&bf9J{aBTxJ=8rO>9F-+XB_ zs;39@A+(Vl#-CZ2*2St{$}Z0)JKn~R+hd)9oVM>yauXV;iuwy5N~#@N=gf%cULbnH zW6mI3{)BTDxBB)>7Y*z1gqw49Yk2-&Clg6^Xb6Te-)C3Ja1qO&*_5_txy^f2_s@?StWi-$08CbV@Xr8b0t4}BbmhK&T zfMX7Xb%dzH??!~WTXo%s|6lnzCq)q6pZxC>sT-URv@s2`@eP)$trDt~=;}rlK&oFj zW5xJn$Gg(rxq4bU4*A3!UQF;+xB0tK&UDZfkv?E2MF|CZG!{58{&YN8Z#(YDCV%Vv zzU`eNz}|WCc=LPcATs$9Xj&-_8Q`ZAePVGVr7@I4xBvU*ohBGnisa6tpGw6(N3DrU z5l8yY&(`1eyYo~3LYc0{asJHJ`*C#evd8`bplgsRCahWfD>BfHqE6Bm%?YF_|Ei(q zu+T~ixC#WghGbzFH8bH`$)HvHf{SMD2w!(i7a+PIU#DN7z0V49yx{ft@U)kA8}9K8 z`e(KdVrq8I-L7g<(Eh^6fii8F?`ygt$TCRTvoWVI-zUV=%7m_5+;7|M#H`+U1_>16 zG0o1JvoB;?RiW^dK+{9U;UvrwsJJH^=IS2fc459?iZHq`^nn~x@Ci$$o5I6TT#B&` zVW0{`6%C}Hyk1%6JE|Cc4%MW1W7RpfXMC~;l*F)~36{@}a_4y0zHmz{g_L!|dsOnKbMqmy*^*FEY)0}6=Okt1th(pcr2z+ANREo6ucU|61 z6K(9+)3(a1J&wnQ`Jq0ZLQLH0p%drhF=E(rJTO{}X4)>sqr=A3$)ybut0gtcOCK7M z|3G2ICv{%J$mh@V6p)F2`alIOx!NFAfrE2dE%NXpn&i|~W{&r`OlsfwAk&r4i{q-40wIZ|B4i{~EPS=MAnT^+RbDG#(b!5Ogz=E*MqD=svyB_xhyBnm za11g<6k#jKAc~3EJSqnsOc9Y+{xI^^+@i)FU-PDDg-n2qsJ+E_i+f**+v2!|&vpOy zysgWx&C|x9ac#dwLNUvZC3SfTFzw-ve%)ZF*GYXaZkpLAaDR()oJVWS=)EmhZ_S$V3e z3WL2Q>Rvw>$;D+K(pbyWY08xE9Hw{6y|tU-VY8LXshD!(W-SmQ2cid~5m7M2@Q_z| z>V=FwJ~lp`zl+SAIx&x;S69bFKA`^=^A}mq7Vzp)OuV)0FXuk`5>%VIQU!5b<+)K5 zCc04$GwUeZLy?&1Mjto(#C!ZO&nVYc69&aQ{S-V8EDv+F81KB2+K<%^T7-xoi5iT`&w%!7B}y+gqVjqU=e^N>rPXjdupU-JWV zU$yjA&!1T!BSgTiQu^rUhVdY2iIQ{v_q4)Bu8bgkT&}&bMf0mk{PZHa0<_3sFIS2% zP5&8w!w=~^MwIih{as%-H=mGvn1R;v@?g1zmRc>Eka_zrIw>xD;le~$)X^geIAHBB ze|Wt+b$yF0dd&yIN=&wmP%A@Rj2Jtw_vK6z0$j7uN}9 z!1L=eW_}ONx~>mb7EMu%VaA6khz*YtOH82+Fim6vBJpj;qrRfogr5z^@H0ZzK~>6@SD>6&I;*Yuvgtw7sPz6CWXJzH-qSR zod9XlD)rSFBA5%gnKX=D0C7yq`twq(2c3TJQn@c{s>NCB0_HWcpX-0)|6ygfUdcAh zwALw~$6BulzrK9+mr^0);8nk-rqsbN+WUG5NqaYYd##(&eG=^Jg@)-?_G*l5%}{8R_2pHk!Kw9d#)E zy~WMUty$MVB&RUNUOmu=Z`WX%2!&OeR$@lbpP5~LpYlR9`>u=|x5>bJ!s_NgTMQ&>IRd#>f$7Y z!Ts^`4X@W*@ZiK=XRKnOw+ZF@h$ahi%2NCD#D170(f<gtbC)*?kn(JeetdO zJNzA4*jv_(=$di$SvZ&L=JZH^vbb`i2MCquj{=Kl%THN?rc55`e@FLKZ^4JcxcYTz zB2qLVwl&OPQIb;8zalqVDe4KVTv7^^MoUHN(s9jUN2UJu?7UXLYX*=0WDY038{P*$ z=ikos4GP@VMAp%im66B-$Z)Rld+a_6Y;|R_|t(p84EnmJ@k+A2aq)z?|?(r zWo;0?6v7|HVIMk&~>NT`S}njOf9^iKUyvL1MYFU~N!SA`w}x^mXEO zd~K0fokA6K-xxHR=_YC?B0e9vHbSDMi1B(<8l#w0a-*nfbWvO%y8U>a6y67Z-=Xnd z{}CfF$P|Zkef^bb<8)G(eJu^8=$TvBp{RqTOPY{t65c}Zq5fl}>CH%PE*}Mf`JDZZ zMz*=Ox>(+V0ZZ-#6$|CaA6b~nrdVm~C1`|P+mGyl3<&b4tCm+cg2cFHSrUu}*Kdxf z=W6VW57|8RMXiI(L%3F@&cWk#;+TbzRIjZ_1z7%vv-(~ej1?FzvDz{l3h#YRxDx(R4f$2eA6OQHo+CS?y@pw9m4#I7!@p& zODbP=nw8-`{{&gSgcQ(Ub*}Oonb03vD9WZ#a1@eDC_u`m+O0)C*iP3fKiL=C037N| zPzS!>H)Edz=(!e`veY3JJPq?tph4`_Ks&(A3Z4RrkvD8s^!*ZX|J%*H|EH<=(+qnfXYs7~ z|1c)SF_SBbVlE%`{GMX<3|@nK4%uSqHBuz`u7>@tZMZ?DSmkX04UmBvU{xyRr0*3X z6rz*7SISVrPI#|0ntG^aQKP7ra&8pfk6j)dD&fK`fhC~6Ef+_1GrR70#y_w2nTPWE z!7_QDUF_G*mB)k*yjlt+aKc~zp82~wUqpHXpU@!g^>pP<jUf zpVt^LpS^j1&%e#DB=bWZZJlJKYWh5`90sbCtkeU6@Tx|ME`l?Y>I zen0!%89txazx&!>`yrbP*z$$gKRc!6-s?CaDtRC=P<>;_8lzSD#_8xc!3$%ybMv>g z%l7Wy!yNXFRr9{LZML^;+UoLibN(}DZA}A4i<6a{Oy!!po8O@;bSb^}H!8I9gurQ8 z_?9lEnB`rV?0tLl)`!^-zVPCHFRT};;-9Pg#;>b%o73UBwuL83QQf=TW?BzZ!4!D= z9&V$3YUfd9Xyx{&`oy{Dz>+r?Rjm}34_rSFo#@DI3AMKLnKfD133;s*S>DH+_xRdr zPssaKWa1d0mHy-ob%X!HcW8s|EzH-+E-Dqm9L3_79V_rDDK{sk6mg$yNcubJTekIE z{}TUCE!bI^L4JlRk&Ux5hY3LgPVmdqLf57SKtg!nM@)xquVR_{>mFR8S z%Q5|Gg9(|gHE0+S)a735D_&d}yyy7yxUA7;q`0`;y2{UzsHpia;vt|LHGTJRxz}-Wa8( zLc13`5Wv!fo7&fQbj2|u%f}-=?sKqi?XPsxauG-2cW*TI-G<60dB3o#_52J$JBfsDW zp4G#%$an2iS8lYZwAZ${I)nvW#-&KjXVoVF=+g?D-(*)-W#6|4K@4Dd3w#(;4Ey@7 zS=t?q-xk!s^X%*T2WA*b=Q%)?qHA`gA5}5)jr-@iNNY8D`tW_1^lq`lw`;w7Z<$)I zH7O17`gW|G&qL6OoBIbL2{zGV;?4J3OtqmeR1b=;Q_t}+0`Nys) zDx;dQIr23ji4@aLt~76J@27msZqz3!lCM{JTRnzP@*U{Z3bj;1k zkB%dyxSL%$Pr6dHG?DYIs{y>8Xm|H!Vx&D8Orub9L2iUKgQ+C;OZ)3?Q%~oOlsA({ zlCV3tm2QoS;CHrRZ)HElZ2L$<2-)JCRgEsB`x{+#_l+*A`+#0n?Y05k?=@RPlli}% zwQraaSd(FyN~ySSZ`drAh8BV63yYsw;SA3e>qQ)u-;Ij1`&6uSV-<_{8?i>eQEG8N zH}LDWR>GeS*rleYC)kjLV8cdB$yCTvCh#CCmXyk?JAjUDd-PO_b$l#>yGO-$5v-rV zy=?PxxL8->sHHBWV&Q(x0yhF<72>0@$%|ud9AlX(qiXKCjKBKx4p>Y^aE5B(f`!7X zKNKXi)BlN!$@N&zRfxae)?YoPgK|hDQKchtNXU8I<}?rw0G?K{fPTd>H*M0g!j^!{ z2I4xCz?F+2$CaW;aq%#afyUqs--rSNK=*7T#K^h= zP|#`}p3s6r5GqAT>Z5q!pe+fq0V^U_{h22s9=~E-oL90@RHC|4!&6N72?+&=&PzT* z&lve1s3dGkYnC{*3={=MQ6TT5g#U`aXQXSWRiq#{ic(S?#Rvy#Nt6vo(ZWF#4`1;v z&JI~cREitLREHgp?wY2-+G&kGRbirIA8EUK zO)LU}JO~rh0Qb-fc0phihpDR~F@ugIga)=)%;&G#V~j_yXcp&(eBv?Aj#+}G>FlsF z!<8aTanz6rqkL+quRA5-aE6F*cqp+8BojGi3^PayaH29Nr9zN^WqKM;9=O3A1WHkp zx&w@6W#v8rZjiI{0OGNZ=L1kI&K#$T=EYU7KD~&PNDNrOv9O0hgCyFc8OmBQBZQ=! zQEWTHoM7y^)B48RL?DHLOfz_F4O%)Z^ep9tt#TOg6l{oAv6y!L7hD|H*}!do{csU| zp?qR#hYnBnQV>(1g%xK2NpIh=sJoEMGV5opzGp~g;xqHBn1(5=}t}VU=YB=%s`ag~0~tU_l_;zBxBw>jQOF zimTbOXiQK}-DlK8$OnqK9y4 z$x$5q+2W-XNzQJ?l9C%mlcO8rNyCog^16A+?&6xyil602$lPLqwK+?e4tQQFs>M*) zzG-k4I=m&uV%wUoa=nyCk! zQXte>1w>-gI7wYnk_5)Vuwk*F-~gh)Di@1I9ajKJZ{C+lnqJ+}sL)Cm=6N1ak&U1s zDPU_`5yS}8Bsxkw4#*;#`eaKFPYItE_@_~zyYM1eVAj#wYPrBF;*}VSUq-Ro#kR;V2d+DI#789 z9^WcV1Kz-iJ1P~z9LeGkGN`pFf@$8=8VEmlmZn-m5p9K>c{YDlww}oWBKJHz8rgjE z`@~>4DyWO|od7}*;}?-(K4UzqMmNgG~ zv?wJT;F&V-^oSY_fS8qnyP9&4NOl6Q^pv$tiy+gAip5pJBEn-Sb&>S&1WVzl#WM(* z(|yW0wd($48+%OJ|9K)#!8}t;_Yj581|9>CzTN??juw|0bU@0Q4TelS`cVh8H6_`= zG&>uR42xoJ9AcQm0AF0D9e{Zg3@hV7_^2?Xd{1gXh9N?Qq!q8EgeqH~v)ynGMhaQu-14m!)fK^w;>4kN605Ylc zRStMD*GbaiRP6vVZ1i0Yc#m6^$oR0zs#_8j2GwVFoCu8|8Q&Vo8=q-kX@)>Z$QH;j zJdB8){Xe%$=|g2Pz;YftQw>}(Dq#Tiu5iz>yqaVHG^uvLGy%lBhR0kxNfl*w02;RX zZU;PlO_j)?v3gf5X)8K7&|IYuRC^{Tj?&Tx5z=a2s1asDj5wYp)Ulz6?B*uhC+}P$ z2~bei4n_kRK>`?2Y#j+m3Y`G>U&e<*Pyk9^ok=7_ARL1R zC2-Q%1eh3U>jyw)X>p;L(p{xNQ4TW{^1`J+#4u4B#dVqt4Io=D90(Q?lp2`mo?rzO zOIbpI`VdOB0w!qT)0hFF5Gutp>wy0dMP&ntW1u_(Qz&Yz0#yv)o<EVqv(Dt1+WO#|5yY-a2QwksByBW z7_#_KeMS{NDw`}QM#!1R!vLAO}JL5+4WyQUYW)5D1W*Kth1T2kC%>0E7z8 z>=&lNpo<-4fd)yM)|dh^iTXb_1_M1fIk5FJpC!6&r_@W_bNrb0+^+RJKN2SZDA1F2 z`ke0US(Y2@1StFX{>QPE+c$D+8ZxO^N;|+^YkMxTW&n_jv&S)FDWR1v%+BnjScs^U zQ492+Dkn_pT8svLj4Min$kdprlF-d9*5BLOQ$k)Jto?EQ}2N}z^ zohzkggovYnx--JRQ4@7-z91;Z(NbqcGiQFuF*YdUXqYom>$1n0vCnalO4H<#l#I?} z@x{6Ss8>P&v+Z{Rt@f}9bt|+;eUODpodbFU!&&TnU!|O+H6?)OY_ZV}u2L2{SYAzi|2i zfXqx8%>cjx9DcX@=hofUZ-ic;`tt-P{={Fu=%0bud;oL^N-7HvVgWXF=ed!mW!9b6 zR@ju5GT;MkjLr z|J?stwa32HSyc7Jp`G31FZ`uv9o<(7cmD1DFU7j;Qu5W-ogMW8u#*z_s0+TuSEZSK z)}&O~&evVOb>kj(xn?(H$39zp=f3pzfgU^L!}(G!duZQmF_du@a{kDq zU6ns?zh)@9_=CRn-75lMz#n%EOmQnRK2u++6jzLRfNP`PM(8o@eX1oinGsi;Ua!SOp3eJdN>7L9$v~ktwG7$hkEMMREik zi5o}vsl_^{3|*&@kK*a-M?xrgdi{}}9)Bc5!Ftw_c)H91Wyp24m`(}YTd@IqqYiW{Z*>Ny1^*EX z6Iq3k>-B5BbB-WW6vwU<$s_UC^!N9cRT?rs0YK_?iu~AVdEfF7G20169_%{PdlFBx zJy_TYd+L9MAupUcn@OlMr@f1e+s#;E*J|M)yAu2BUv0G?!3(BH5Uk;AOa0gm`hYyj z#>t(?I#^ZeOb0p0P9p#8d1uIv=A9-xcAh7iI=OpKc5^Humt%OR$&Fq9$<%S()1J#Q zd)&-_-9Z%@}4l*tesGtN`S31)7pV?cRa-ojYP z5qC2o^SeEB+mu#@s5w7d9v0=ANkvirsA)oTH`$?nXnBImDn#mNm4m|S;e)Ve)diL5 zGqfby18S>QA_D**mn$#p=>9z1e*A@e!qGZ;;N@}WpoEAf394hwd82%qTl(yh-sa1m zMP?Io^B*$~F_cP(qVr^Bl3BhJAbRE*&qcHV;zQ?AI;0VynO8@WmK%dS!Z?%My99_f z^BsF!h4BXLc6)sU#%E0>Pcw8(4Kmy}29P*k|&~o?LdP1CL#F z*dy`s{?Foc3+r_Bu{<6BNYMP2O{DowfcVDO>9JzO({GP7EpXep7G!^4c8P zPgwmj?fRG9;~{JdeYo=$@%~;Xa5s|pZ*Ws^5X`{c(^M&?vrh_6>QnJ z{#$pfJYqhZyR{#i-}}J_J(@@Bm)$>Zz1QLaX1%`7bn{(~{EB^%7i=!Q8tHgqnLqxa z6y^18CX93erqy%JrNs%a3*TT`j%Uyz5u6&CF#>9wNkvaP_@UNT;q>9ZzV-KA_+NK{ zZr#{+-QhZ^IY;88fS>vnnP+&6$o=m(wT8`x@=p z&j9d@DARHY|9qJM`isqqxMVG${)WR(plH{9%#Yen^K1X1vuM#Ye=h&NXXD;VN23c! zq$yxVL}QY~7%3-#cd>NXkbm)StxfPhs`@p;-gFr{{#|D1P?bd0Wqb*-xS6{@fpA2UGjnYg#ok&BU*JB^h{JIbW{V=!O`+-~q8 zFm7qVMGkkUw&ncQJG*O#I~t8aUmc5|k>O8e=4#c>Us+t!Vrltao5-Ipf%#|T=#%s0 zT1=mN3FAK)Pfr6Y^P#gi)ii)o{#R!4wxZJjAX~rd)yiQ#0Maa-Z^-&qCKX1gn+@aj zcN(TX4&4JWBdNuGJEp8xbLIf+|869!sx~ zysO+a+79%G5BOLna+!@C@TZ3r{hHhK-VXTQzu;KgOFll1d4+}Pu`K<+&FIKKJ>8Vd z+~@YoIZMp>mVt(6FPZpp%wzirJTH6BuZLszw`OjtZux9^iF1vL$^@9E{%+`KtmP#5 z8hs`$U`R{WhQqgcw-fYkhVVCUBiSSIcyk*2n)=SLUvK^|eO|^wLu4F#N!io$$6|5Q z+{-1xe3!uOnfW70|Hq2z^Y3ESb>xh0pd05n#jpj^GwBf3{O@+pm?z5JyNJs3W#tlJzDwZ#+0+i&f45#7iyg63Kku2k zx5ny;fkCxxhEU-JPwbH~QX9!Y+)RX(;;q7s)8`CUnE8+Jr`z@8z1KR@M;9Q*d#PnS ze)hNaqLWODF%Q>2O|H&E+_m4!k3Y`&mVg03UA4q^AH$#8%=`YEH?o?iy|ddeH~xzu zk9|9qs3U!gwxY(c0^qfTap=Ysd$71yegUO(L^ zIKbx8tmRDo(?AoT;xNzvTR^10XV08VYva|?&V|rz7D5AQ@q%%s4?^;7Y|_Oa;WT>I zSw4<}i^>9yCW%dBMyrG*h6#U^UNctS@_=Z#Zo|0tyVaJbsFO#WOCcUdITk}g(;bk+3;=KLHK(B;sc=cP1QZ@HDquET(TWIpei zO9Q~uxi`wg$y6FM%V9&sz&yCcQoj1pMAWtd(yFC~q!)sz9SwC2G)`v3+g zM3WSCW{ziCTCl3|Bt9JzC!K;h6l|M~`f`U;oOtBy{=b1*wg2$JeXH1!mdt>JCfVwU z94@rX%FppzoY0m_3)cLHm=L;+So%V-(8=8wQu=97P-CzNE_&8W&0gXQu%F_&A{r}c z+PwC@8LaQ{#%M3JFBcLkW(eTFG*@CYfhx9L^U=+@mJ@?9MFVB^~Jv=svXC4xnJs@WR7G=afjgb@<%RNF0zT zq&CbFOv@56)CS3ddYK3dt2v3LI^{qb{uSWi`<01y-pUMayb#`J+c-bqAE=jc??azaLTGb8jAy&k4X57q|;+~#PqDh!KT?OBx zcu^nK2@<-{@q_J=i#ASPhjI1j8_myGEg%?c9uRNBa-dX(iyJzL1AHh-P=I^tLdPv} zAtuyBPUl>xypk7+?@a9pEsa1&dW7x_sp3f>M1X02vHUYXaD+pvoGC8J2I%uUm}gTP zD<3+v{g(B1Da(N3RbY3vq34oxXAnt)G&rk<1*M0ahM-@10#3lM>4cV~2ChT1Hjkiv z|C~Q?X^4$N{MHx&I`rv0o>Vshyp>(d=VuprjrK3B2G~X&tjnzMDfG(JdvREGrY+}2pk=n;CNi-(*W;6xuxbI5=+LE$Amc^tVJPYS^zXqgkBG7etojF z>|8mPvL>h~@?Ev@GicvLNl)^m34$g^WkfC{7f=z)FGHE0?S@*XG|7`pi9p|@V0_mS zF^!O0CF4fF_aPMe9YG3(^E?=e=u@Ga$CoXU2F-r&+h`<8(5~a_LdQ)ew>sa|0`lL5 zXl?@riG}wP8bUzAh1dvUp#)MRdAAG|`@Z|xe;IqHu$c@k+LeDDxnF{`QUJhJb)pmy z0x!x5y(AF`Rv6Em0mcYf=8j|m!&wLF%uuBYP3oW`B%n}$4(yORC3|9<9vt2N0Me?O_Gn=A~E=_AXCW zLknd#xv^kv#2YNeGORVs4H#&31({)qEQucon(AO%qz4)QSE)3>@C<5vQR=I@! zkSx|V5zHInz|O^#4seEX2EwWE9AY)ns%fts6h#xNQCUEfEN+>pA%L-(Z5a|VolrI| zK0NI9&#C!%iDI{(@C@Kl*EX#OV~rr(37ys;6f?1D<_ZM8m;lri#tnTJ9ahZK{`*0& zz~<7Z*YGf2rVaFEaXD*O0RRCZ%avlN2vFC!>N381FLww6U-8`b%OwzAv6PDGw|= z=?hb$<>3L8Gs($=#2O?KAE^i;RI)^kq!Ave2$EFtLXHv%#Z=_pZ^mv|fz{s0Hq&Ug z{(}X%tpoxVz_=0{HN_LBvxp}R&OjNmevV1la;MdL_3>U?U&F$Fa0(3PQ>li?V5o5`Hw4-S=-d5e}%gati5H=wP(0O(WN({g6ph1JcEd@M5D1bEWj z(v368q{-}wH7%Fj#9u~&;0NIrrcy8rI|h9XN8l;mXM94iZC4}AuhT>%^NL{$0OOdljX(%Z>d{~t;0@p zl<;hw5H2Nfqx3l5%?V-Oia03IYG@P+$Do8r08a`LEGj-$AgMpjQdUstu#{>EqPHho zeK$({SOO&13xQA)0@wsvq2~~J(~_w+o-aSWE$MmLQM5K@kEhy*5F-hxmzFCzP*aG* zIEuqkEeI`7);&r`q`5+mSrwZ}lpKUaQoTk$TT&d}VWq}8uofw9<$xwN+F2ZhLyUh6 z%thW=nnsY3fwJgeP{K3GmK5>c?XBJ+eK#5#m=OYr5>SE-F(w0LmZ~!IGspUzGD#ds zfCH#owvB9=lBDitTtUfFG*Z$Ok5s3)q>?IUsU*7@kq`N;?i%dQn_`~(VeV8sGs(Ri zn=W{3+Aqdk%q1oX_hV!*AE|}8NF~Fhq>?dcsU&e9;jW&-MXx~2HYD0I0FprL5J=#G z0wV#VvOhu#HC4gmUvJ8-RX3h<@q>waojwxc3|ZZ5gr_0){pnbW-Ykq!#Apy!aIO`= z@{{*7H0vKnUhQCN;cD=FQQ86^0!t_$DFOBxn4M(faw+8+y}Qr06ORcBg~CJh)M){Q z8N*~6!-R`i6Iw#Rtbt1U+q;I$Ospq37Y-%U{dT=pVz=@C*1!vKf4*YFvVbKUIQ7iFtyokagjZ4}oye@uB9ME}BDeSZSSgDhAVUsJwDSHD=0a%w#K2kBElVV1U_ks!l@Z}?h#Em|qXvw<2oa2UP5IGT84;K+XL;z7btWH8_sU*(th_Xj+ zzCPZn&rUF*E+U|2Iexk~fwqAla}z@G0MkEAfC(BV022;O0+`ZabDF#|Ns|Ish-05b z{oh&N6}fYC0E)Dlv9K@;Rg?v+G=3_m;99>`+gLBNhrOi}0Ui;rfnUwA^nt42z`y-& zy%;`yT>p0@oniupAwa98kTN8rSSLT;FkqFS1*FPR+Dmyq-C|xEc8beF4q8@DH zG}c?fV4SEGU`2k%bk|sr=A%O=UzTY+{eADk%94_o3KDq%N8cENl>Yx7WM8fq;AJt6 zE|{EBF=ILf{>#+!rC}%UGNb7jx_By(`fYMASn-Xqs#)~65* z&cT?K9@lvR1>a`HNO2XSkC>E5Gq7#k+>k+p&Oum4I-*)tCG_X}#}1+XWDPy5G6l=? z+j0a@My%gc8jlwm!2pyWw4#AgR{I{2%VCf8c}cZi&JaOs9$O?iTV0OzrH?*~U}`3ryw6y=x&`Zs$L>S&!{cIilS{B#w-BWdWj_# z%rr<71ydLX7X-qkRo&JN3_I@2TqK(01u`Ho)NU~B(+J>xgov$S0dA9q4i%Va znZg+8v5?1Dl^a-4un*TCJ7$x8i0{T|dn>g|t~F`*fcX?eK#Rf`ki+Cb1eraxyYomWE+5 zXmt|C1jdNHRyhH~Q3`C_ibC=X&vE%sb)g9mR9zI%Gs(7t1*WzgL5K*1y zSa|n?isc=ls_V=0tz)-InM`9#T42jtYB({;Fbnhgs~(> z?*<=lzfVO~si@%AHyU$?ooI?v06=M`^2A^WhH3$ZSpqVcJ23TYGo-6C7l|hMgN$E* zLrP09Vpmp0WIE{w6#Gkobr0t?_@E|fVlI^rg2XmEb5 zhU(|z90TLE1$0BoRKjEdMi7P2BjyU4>$e|63?mNp7m5OroJuPiQi5n+ur^qY;M8sf z6fgm{5+&o_b)luEsKm!hzm^o&oeLs^_oU@}zo7~;kp~FvFh`Cp{CooycJkEF?4wj^cdq6)&n#k$D);#22I3I!#G>5bIaTJ zwyw+;5GXs;o*Ty@{_Q?HE20lDfJ3N3a)Mu;PIl_K4iO!20t_3fn4^b2iD#@<5D)?Y z0{}Ba1ZDtWUu9g>>H!Ftn2qn7cXt%+R%~qf3XbVUgKgj!y+a|{OO|X&LL<+`{PRFK zXaHtr;I0e+2?0ZYm;R^M-s<{oK7f2T?i`=_%i7i)E76gy z?Uom3n$UVbl(k~(yW1-?yYA#2Xr3zY>e1|?ommtTOtxEy+{HN)qQ@vCsl8;XOa8g4gXtr zw|((zNvH1G`*ycYwR?B&dvwps|LwkOf8c3z+PMDhH}ymR;^`7fqjL+}kceA+X<%U{lT?;F

|L)|&4Q^rI#K(8v?!7rd z4h4CM#k}huc2Q*b^Ja7pw|&2X4f6rl4}5ge{r0fOm7q$A(!XDWVL+lxj=HH%oML*4CSn$L(;W=BP z8ZinklU_cTuq=)_v7>dJjQQ`dTQ>(?F~OG&b)8gEE6&xWfS2(Du4n(QeYm-OyK~Y6 zX*>+_t*sQNa!FesFmQyR48n~t>RZY^jdwWoH%g9MndJ7)O>%H9m>kYb=riSDy!cM$ z7HQ3BROeXlNpWLXSW|}qdRU^!A)pn1lrxz$@17S~g4f6LWI@ZMW>(IpIfJf%@@hSp zpdr#aS>H;BwSlPBKpfZV=1V_WEIuN0hbaxF>xPgj(Si%=v72BY6WYcTEp_tWB3~vy z4UEYglai>^?2P^#k8fqpl4dNDLC~cJJ~w5`keCW)1za@$StY!Sq>1FDLSv2xMP*!5 z`laVg(@&&O&ZMNv5q*bRX&E;qju-q} zN3|kik_Ebat^0Y$VTl>_(j>7EgQ4p0L}MYt>;_aZ%fS7cB%{l8YidjsdR|GvSI>$LJ)?S9))J+RO!oO-zcOl)JQ^yWxm)n;E4ubWIw{r~n^(?z z9-}X@!_7`|=|^2fpc@#6LXv-e4Y0KXZ_sL7{=xTnep$p%3pXe)BGNmpXN83wx@kdFtt|mWQ=GU~5H0SkSIvKO3pZ_p?zOu+^3Ea8h>`7V z@g0}gJj^OTYZyggGk|V1+mhFFE8B-89<@m(2g`2rem+6xyzx~-_|jqW9X4n4N?^9_ zgO@VrWp+j1TniN)t&^(hM5u!eqN_=e|m6 z*>e@pNpQ1CWah;!gl_xl9v>4EQpE3_NmsL6J+0zl(lT(;gOl9o-+b@O$J3}z=OJ7g zAgH9ID)lcT?@-R9<6Io%nUs%q$f$hm1Y=(8Ak94~6k?^@u+G=3fy8cCTOt|mu!P5W zj;9A)9LGoB(CX5=EN9IJCMBSE{j=HSzU0xJ51jXp$d~$(Duc#(`}g9%7WBy!mPw#~ z5@t|esoJP7KL@gY@c(~rlA>3WRvoKiEE@9?+!gqs;JuD~!HSd|ahVh1 zycMKP960#A-){xuz4|!-yWM*2@>LD(+VA_0j~F|+EdRb+i%-1AtwNB$<0n>hBzeoE z)<>Dhhu}`}W{@r#1s0$b0_n8}}6t9e&?Go8kA3vA**^Af9$tDR`j!f zN$01b&!ypk*mu>+SD$0Ep-KFYfGL6@b_xGJwalc>uzdfDwO5Ol|g3# z!p7~Poh%gUM5ywBKGfTy@?s<}ljWa6rI_$nuJYg4mhzX*q9PiMEnY+sbK_m~u#QG*rQ{0vLjs_)-|8NBt^wNWVMm$pvJ6Z{2d_UNyPLEu6xQk*g%} zY{J&L!`!uPa}`3FM%U5|>u>Ez2UVcF&+5V8xb<7yd|++slxN|>-=7LkJP`SFR6en; zk*Hbpahk`JldeL4aC%yas1B*l#v)eNj4CpxM75ABZfnz2*Y?{uB7ec_BU%-m;!x_F zO9e>rXhb@SI3kI9$6+Lw!l50zD3Jp8q*B=^$Sg!i75GNuJRX@Y7vZifCHTBqNdfuk8OjMTaMM+UK~ z35GxU8Z|zFtLL?6SOo+9&@!ZX+R$i!it#bGXq}jG7Q_2%-8H1vEiUTWJe<(R#Mv{^ znm=<^b+7wE(#I91!?Hgt|Rh!)vmkb-zqeIZ@A%4=OrAW3#aKc;a zj%^IS>!7|x(%yaPEwlGom;6rFd*7~}D`!z|&84O^Rj}%_v1S8vRSnu9RwMn-_op;| zL=iGVOl*-nmf0IsWqT=eE8sBP-c2)cywy79f=Reo# zw1PcHLJ8NQw)NGmN;g_{X0@%iZ>t_)Khj>mNnSt8fiYk;G5IXda*S6qbti9%4WtR+ zU@vGKq=g2}Gv57wn*r~+;x3jpD)_Xz4uJLHI?>O7jYx^&j7RoFgW;PD%xzu8*t7`|4)Y_iJ(W+4{{YCzsVV6*o(5Ti*$Wr~yfO zpn=D){oYn6E?wF)GJ0*;{t@5H1Uuf__w9XK{NH~u=VyEF-<`hhGUK0YJGj=JbMG&D z+o5dzT*hhRpjVa-^Lg<{q{tCX7`TfUwg6N$TXuh`pW{W{?f$*H>YzV@do_AabiY3w z^E35{tooc$C8V#{Y|eKT#4a-DuVl>7$Sq6KrKE=2Cr$a0kJy)XeU-;lTK?v|!A^Ox z*AbF=OGIiFXIuomr*otw=+Vj=B9)@m)~y3sAsjub{iZMiwPQHFDZ|#a6O8V+o3@#+ z319nKa*9BSS5J7L6m~3~tLbXG0Ki@Pwkai}!ZwLY)&zHF2wV>|kIxDf z39$euHRG(;T`KfkpCx2nnbc?BEf$o1su{*h6xDmL?_o9TDXRO})d$1OS10nvT&OW= z`*Km$ZQYyp^QxOLv&PmJft6OEeT)&grL1dxV^MeRV?Y4-gC`CNO(_DBlHs>E)i`$q zV4r60wW?It6DEjoVERF==n?3|der1w+6X#2La3_OwOYGRty+~8=5?ZOa%-<6WCNy% zT{CHVu4VwYMvqmc6Oh64nKcEA5W#v+O(jh5mMCt9fK#UJ*8TtW{?ci=T%DMOet@Qy zH6m@5Xsmn%nGH&NVB4((^e54EB*T+U7k(O;Q><0^%FWli7Ey5%m&JuQp>~PaIG49} z^^+w@N=-vv-tltTL@BY=zhccOQPe!HA5>|Gkwop9Eb5AyUH3Fa51NElCVoTBIcbN+ z|G@&nB{`PuKLdHN5lD zFMYbMZz*KLj#hT65Aqz9CVqL?eI^nYc+`{*IKCiRb-MOQumPP)x7I^h(a3Anx z9_Y4uVS{f;jP19iq>Cuo#nfsYBKXXxm=ZztL*4f)j2kv-f0hd}qwu`)l+O!FaOk#* zE3C!?wR-1Fwf5Q;&l?@}LBJyRv^A35!LodjtSz-)rij`$UkrZ<9<4c{^(?~_AKydt z?pht|`n6ff;A9HdFY<`IZG@_~gdJI5zI+Sz(Hi5AOtNde404(mM~Jej9_oeji?-4B zNfo!{dtR_P97OHQ%lXBi(_R+BZFsgUI=5Y=E7jG8;Wv6}PhCiBJ(J9jleHb3>pAwk zA>N0sCJfWf(ThS$uznlKXjaB2LN@Xi4RqqF%`QQf>=_5N zvhks=`1M*_U9gC?)y*3qFse^^al~;<1RKI$o$`7 zulBpaO(*Tue@`^CJ$F+X?X0?zq;Fb^(e_Cd&4fsD^++M?usO!6@NJPxz5}g_EnhKv z*;yGa^8MydZ(5S1Xua_^bPeH+e={-Z)g$as>bv07L`z=XR%=pw&jNdQwd5Ralv8i^ zP2#g&ynV7nbyCJH{|pX4hWhK|)}up{ihjer%cPy?dvr@*HnYQwa$3 zCow2pniO#yE_ds+I;2CBb$XrAp-K1U?tYKf%vm8?UT7EE)|PevpqBC2vX>8yugAo# zdn0w+rp$3;o_U0^)ab_V$31og%XD<@;dnSUWgI8+xz51m=*07|h}Vko?)@w7&|B<; z7}%pf47jMq<8UTTln=o^_=RfnwQOC#@PGd0^WdC~Js0kDI^l|r4PDDn(7kxG2>iSz zfLsBgFp)?rId%u<8sHE(d4|;-eVQuX$3(RdT;LF~wTcuSn7K_%Di#_s10mu$o)W-@ zcto2rAfp%or2?;hsH<$2D~aL22BMf0qfT#x;AJFIufru5kTJc|ab_{zhYjFR2-a7e z3<@u&Jd9({Miht$KpTaxo;WjsK>|v=AT$s(8_%GY-#G^RVz`fyYC2lMC1MGa;kemK z1JX?L@oFMA1g+j`9j7mAK#Y66I7&@8%0nKGj-fop=XGB--pHsS;t5NwV~2*G6>u2Q z6oNqW80|;O(3Qk%5(e0m<`~CmJR*;6oNQOiQ3{w$qfQ5>!(%BXRWPWJO)ynLBgL}V zOO%WwwUr_y(ayY>COfg$ndArQ(j=9E6DG}NVRs(+#Yrw+XIL>jST15g)OjwZqn-|> z2|8i_eKPTe|DzLGh_8Ch{YyYu5%UTj9uYV+VaijAgSZeYjIkQ+M23U24|UTgwWPFQ z8L_j7iV(8YYX^FhHbpZIcEnIPA$aukzx#qmurx$8VX{Os*tH#_JZW6SU^FQA@r#?D zDDxSqc%JdV#S>gp`d#NqJqA(|A$FvV$(}L^hM>|THOFHsx<0g0 zrbyGs$1wV*+TjOhqUS^~B1A5$`xeF!5l>Q5Id&!E&?sv!q0CJ|#1O2O!r%=6Iq#GT zq8!h_nMNyWOcNP_HqIlB0)Pnc)M|4FQxK{xNO{kb)NY@{#}USg)CP zPP7>UYN9((mh-{4gJ{K)pOT3vvVEaP%N|TBRUbdd9@WYhgN{X&bY)Y&aH6|}6 zXBC(+;6}{>-9r$1*Lm%M9X%fGkFA;=9_pnTk_0A9(&f)LEJI5HCndaMB`yj!fRf38 z1X?xtI_@!q01=UKQE=c21usl7a)}ex%R@HKgjgz`eX-CZEKAV>CndaMaV1+Ul1DQQ zLBwV$6;MTRM(Mp_a|e$ob)Ur#B*I8wMu@j-o1aL8q=M|ERsTo}D_E`w;1QAMGEJA- zuq4QOtielS3Me^esAg--;J%_U5(Tc;z>^7*U?x&@Ul=6s2p% zMz6;%CWjW1_X-gM62j8Zi?9Mvrf7g*Rmkl4uQ5@!z9p8FH*1qz0ZN53n@v;FquA+? zq)^MGssvxbTToNjk1Uge4Fwv8#b1O#onwP4-RB8J=Jc!6^1LXGK`YB&ptsUnEKiFA zCnX$W;&v=pC3MEzmoeNtcGzB244$~GYG4&y@?f~ghzMyIW zk~PFJdo7j>g)_?kk`1m$2jC0nmQZXtTrt2@0?5K7&Tuf(TX3P6jsqM&Q8o`AUZuvv z--v8qj^07nz#N)2Y0y~gg3=1GDKtxs(q3Y`Fl4}HzJkTOzJ()7B4P_RG1fPZtSJ*{ zT#987-hv@GFo2Xwq>oV-xQ3?li>(n;o~CbB_}1wJTrYp~SJIpu2D ztqa8TNzf7T04OHKaTDXsz;nPs3w9j)l^Cd;U`r79G3Ri^1Y8>S#1z5@lnskaNgkG< zQF06@o00TpF2^BIJs<-z#o&;=EFdb0^PH`~;5!_WVrr#~;dsTf3o*s)|C`OU#L9^; z6EQnvHxda73xn~G_0Ln}Vl7QTi877qMA>@4mUN4)5zC915cdwi#8Lvt0x(2LZ$D9b zV%R@Zw(&*XbnG?h7h58lFo~j>++ahXbHIoZrL!2xsMJOsSVA-41lza4YOcuyQTHEY zy-tsa2oY0&oJ;|{V z0ueI~yt$?ypqOcAD4 zL*STm@r%ebf*{aZ25B%VAl#cELE|DX!QR>aP+1ywkAgIOR_t=GC{f80G5}yfsMcXh z-~j(J6FKD&Mtc-7p6I4aEOG3462MXN7APz#%VVsxNGw>OY6u`mX=N%{)G;mi8Ha=E zS22mj$>TXJlqeMoHx|)z3zSmiIBq~k3${XNr@>BI0Z2w&Kqwi>+zy@|8#Dp@4>reW z&yKq~iH4^@36r?gIR<6uI)J1ktlYv!uI*_wh8Sq1AbNZT`42~w2ylX}wGOVsVG}GW zZi%Yo$L$D-!WJ8nx5-q!MV`~W#giAz#LI8?d8IxN|=NQ&st20F^;fD7=dlHx~h}bEv7A(aP z$~rh<F9VlMq&PIbR8Mm`5urrHaiD}rj@WPytOVLF_12s@iA5?y*9;~N zj(UP%1ItZ~_;?aD&-R@&M9FfXgh{*D=m#t#^5?EEOF->Hu&mrU5s?7|4LZRGI1TAQ zhAEXsU#1a``bqO|q`U`8K$+V$W!WHehnGo}0HM^DgNY#!A#Wm7COy_!0!+ZE_%+SH z_ac^2oL+X>4hRt?_g5eNt_OC6Fb=U*j;1s_s*u7m3OS0!NjxoMNR9|@lDrFjsXv8vNrt`N>bFG%tP zjp1WJ%RG=vOAVYp{>Po%Xx&3oBp6~<609-w0H=oWwc}Cc!~y+<8D+E3*-zF)&g}>F z8sZ09ofr_z0^690-Ubb(48bT)Y@kaVs(0$HH!EQJ%rgJvG|G~oFGl})`S36g)YPQ8 zo&i`7V>RI@Wj`1cUE!j|eF*@iW=xk2H>mluc!6pXJ@Ft2Q%r@{3z}QM?Fw-s6i@# z6mj?6ki_j5*ETOgJoF8*Ra8nU$4>sMCcq6PdE-}xg&@os5u;yWm;hLkB4Jt+A&LRd;y7Eqln9hP6xUd2?Vk+D{PfY7w{O{V%xF_9G z)kXz&uo{S4Xo;Pe7y>||lhB|%9pU1{NuiJtQ{yUQw(n+92T2MaV&_ZNDD6~)jS&fon6RRquPj(eLhy*-WGomnnB!u} zM@rm0j}Yt0fY=c6tcw2KWb8sGt<8$RvGPD8#XMX(sWdyRkW^V(q6b`fIByE%_KHLs zQ$ZdSdti|s4l14)s58OMa?(dEj6poGS@oedLXp^NF}aEv5X4LUX$de$jzgjc z?TiR!>#OpprfpN(fsUluQKO_J+U&RjvM85NC~!~Gc$e}hmroSXCyB7jnH20NWz+Sq zk6zxo`#tLKGrgDpY^Ac|fAeJheud8VcaqVO!CEIJLr?p{wDsNa1Ne8~kpAfVZ{Xeq zhbPhhJLd1Ljf(*$h5UW(eirXE@dxR*@~u*-eo`bYb&BT|t@XCC;q;J62|h41wC=(#aB<} zil5fMSbrWq9Up9Z|4D)JEIvMEzOR8_oY6_Lmr2)79{iNr6TiTD&c$~t_LALV8-CaS zU%y4)bXPf8q-5{uO1h*GFQ0^>CwcqMwm8_%J!=1%gJ#h3TK+04zzjI^F+%VF8GUI? zcb=~lR~Zikp@eK%+xUBT06-8B0ssU6BtryN003WQuGIQ~6qph+_oUr?kS%Avm^r1y z43i2+^>*9ho+2~7>2>sGk$Rp1ELa* z9Y@MgKxjnciWd;jVH^?P01N;C%*+7Il>tDnX(KkZb(=(zmgL>S$dPR9fd<{!q+G+iE z;*S6Rzy9v@pLcz^w)38whTD(3Gm}m0me*J}wH;{iA0PR$2Y#-6=JU({RI>5T+g)eA zyJ1oQ_5(K`)r4sCJF~7Y8IxDL;DN_*@4k!OSnqr6@4avM1LunDZhZ6U=Neu2o8$S| z7xyzEltkRWJ3}_#2|G)l^S>TrmcG05{N3elGeJZEdLn?M54qMsy|Uz^K(=ZCvOve_8{gVI^(C1i6UkrazIGXn z*405`Q$Q9aJ2Y>+KRLtMsDAH$;k)yO--hHbHxu%94IQGB_lrV#B>t)FU* z6zQ3mgXFYaJ9qAj6xtf)v!FQ?D=ok=f;aV5JXtZ0~7@$DN-$69Fe>vzce&NEbyb+ zNmeMLi;^K4VkS~Ca%+QrSLhN1a#g26H6fc{*MPXsKuB91xLzM;eR{syO`QQ-4(xN& z1v@$ZxP7~ple7LV8jGkQ+)|kiD^C(N=s-|VFt%bRR7)$J2Bon%!|n{34yISIX)#MxIpi^=SuxZNmO~(pw(oZ=X zbp?Mq9FYmN{;i@md0N#H2zpV{L}Q9Hj$6W?l`NA+)Yh>XW#@#QS}HEqVXHi-lJwJ= zRGVbxBBBI{I|2EI?6@c8);{F4_YV+&rhtbss;-s5V@( zz?UV%G!~&kNs2hLC#Xf*Opcs6eT*OZ9BD8~Cg%>HUr+zLDxO&au_(>QW>yZ9!*++s zSvmBZzZK6P72`hb--d4JeLF}0^5g$|+WXjNn@OA5lG(vbq2);gsYO*B{r4r;pDDd^ zfA7CB*81u59(r!`d}|&ao%hbnz1Nfa_%?9IvGY*$^Z36zPhWE7LeQdQKE}QCI^M{C zF2h^p;m=IQt^9QSuJ9L0@I427lQ(-O{4u$eW;Nd%KGG@+VIU;|BNl!9G4~bjJnsh& z@4F(ozE2fb_8BND-Mrrpc|V_%uc+>($9Meq<~3vB{p9`q4EL_PH2ZG#0RN&oJLZ}2 zwav#=T=!+X6#H3}Hrn@}cJ}b##o;4_+7F7JKTHr zNq*K>_I1rXgJT@aPD3YOhI$lKg~J3HO=6y_=YXjwMwSk%j5pS0xyWVZk2XC!My1*} zQ9xk>&9yWI)YGYzX+eF!%s5_9PtiftJqM$`SZ(lE{ADl&YC4fY55uK~H8{Y16C-zB zd!T+eUr-^H|GUwGMH>o^}&!!FhyXX zS{X_RGW7?!r!1l}_ zh!P^4X@R>4U=E)Wo5xpYl(X`7{RfX-ewH-aC)VUS^`QT0IbD1?tE5e+t`#bXjjmHw zOGeLTM#5TkrK^rx8g*>2IeI#%6%? z;SdMsbIV1}grCs=B0I!WtaH??g5(*{GAIzkCFRD_fsW)t)_~i}<($y0go5g1Q#B+8 z4s~5?a~@0L8$My0HLIWzsUtyg99wzOPd|lnYQT4x>zp-G+d?&SMeaX-{40;Oo(4$* zu_#BQ?g4TC}#miud2YB@c|Js__k(ovzo(rKq4^FrpwagTB1-`f-BrCaG7 zc0g^Q@6FQ&@-Q+TwVHCFPH!nPL@5x6-Q)5#@PDk!|q{ zHTIx5sju~3mu(WC_0+i6-`qQHXmPRABI3*{Hf8pacL8ds1dis-UOGvm+9QNXR_4KyShzA@&pdPgZ>9* z($~6DdIm9oqQ76qw`(%)9&BW4f|R616^v-RE1st^xoX*qfB-zSoH|Bk(U-Cs-(=tJ zq+fS#+-Gq`Bpb~F>Lh3oEmINsF6k84` z<%lh#c3;i;1Qd$!N$reag2IrjMxl74DYp%(;I&@1$g03_k2Xx-6KV5HTIIN$f_4nQ z$}3?-WJ~*lh$-zctF4vkZO41TJX5M(^C}LZ88T9yhsoUh%pz2zU|U-KZ4B=7LOwWW zkhQG_?twcEbZeB2z86BOi4;m`uG;wn2grU7G=`Lgt7oVTs!nRnd)@ zVth9qJCV4r+rJ0kmzovqwbWm`Xkm72m>k(^R$|~djgXYqR^)oZG5)VBZ$;WNBK`K2 zaS1pP2vOdyAB#Fg7V4Bt%vc~O3RZUKaH((~8!8;AA|V%qV59d(d&%#WYlq8?xeu-L z(XK&ZWPMOuUu<%7uajGhfvhYld+pzz7`8CG0d4>LOuz8|2Y>FFhC!bh@6?C?f|eF+ zZZ*?dhi{FJh;Ho1@LU|u1aT_R8|SAjiX>Mr?dm?3J5Im4lQCc3YY4EL>E$L&@#xMV41G; z+GQm*+WsdZSb&j+vCps0=KR!(3s%@sJyNAf)(Tl=OJa)GS+-dJm6YOb+^07B)F(D@ zpPhegS=^MSqU5cxda$~NVjjSExZ#S6o!IQxtJh24u^k2gJTHTtHq=M|qH$))B1*Ep zC><>}@YAm^$iw1HZA})pK-XSv^R>t>TbqZjVkv<)xwGl)+_-wMr+=GeMiDDgaSALz zPeUc;V;rKv>)Btt>FrcJ!A@Fgmq=wHH3;yasf+BM;lmM|Bch$~*|kJ3!B$-Ay2}Bz z5&y&$uv`!eebp-^WT;WnuwzXy)`Cr3)k||lqyswAZQalN5zv>O@kyhRM)V$R>a#gr zfT01R8e*i^<)lg`$}QJTxndUVueGuWvjO?R&+f*$yWn>gSZle&$A;~Zq*!{eZPs&_ zYFlRIneTV-8}!x?ul@)vAY6Vj5UFCVQ7UJhO6MQf*sjO@AzSnIE3q1%faeYwlCuI1 z1vq}&?$^(aGa)O}o4L-h;J)9^Q6J%n+gE18fb5&>n<-}D!}Fc#I^WL9NK%atPUIpbn_L0H)S1rj3`z3H9Eku?oda^!(q`qu%eT^F7>D8U>TEUJ}<&=H+t1?DX_ zI~xu=E#D|{Th9n#_#cOrozBX%27O6aR5&aeKQ~h8df1O;H`R4JCXjn<@3V90!cqfn zNcYRkvj%)WhR<|tbY(!GDzvzeL&T3XO%H^ITsHgb&yRz9Ej}e8br(|uR&meAXuu{) zgRx-bQMF%TGQ1RKxGS zl~U#jryZbuTE*`1Yb0fAgf(a!San7a%y{j7fVidYdf{4(JmwGF+)ke3J)J`lUmHU&tV4FJEcLKv&O9Hg?WeeP zXp?^~QdIqG*j`3Uy*aC3X@DYuTDX3Zlj8r9LpqCD!xkj$b`UM^diH3DUTs=F`#HU~ z*qdXzTYU|?5rQU5{Wzx*&@8|P!Akm3PNJk~+?vS?QXaMAshd(8$yB~Ih4S336QEYY5>7|*^xwJc;$V=ab*0rC3i z=WGr8ZtG9+NNBlN%)Z@+y9I@y^+6v4wR0QGG0C1*3#=W_4(dc>%MNyjXRW_F#AD9w z*Xg8lMOx;_oThslqh&6WIWgI1CQZ1sCLX0XS?<<)-G$5OWj%VEl*@B5S(_(&gh>9d zxzFZ25Q;4l&)PCPHFBvC6l1tl5UoH;f>6{byq@0S2f4+HN&wFxJTr1RoucHc#vP}q zA|T^M&d8X=L%7m}=Q{e}X-IsZE8Wbo+BJYdFn8|^QMPLzguj&;*E1B|gVI@YQ z1csy`qDn*j@j*1!`Eb{uzv#mMWJ2nJoYQaxkv$;U( zkesfL1EI753FQdFy?kOcBry*+#z?i`KVT~z_GE)>(IwAXQ6)*m1_isF#n)x2y#j}E zLPt2B3bAL!u4W+VIHWZ5-rX?Tdpo`HEV)ODN+{FU5_@XORk_ZRCmV}k6EU_2sEP;x zB3r?c9%TqfIt|n%NXa6BsrBIuSVf#^MU+es8?MgR!71qc;YD zA)EvI8FCb0xQ{2qN=yB?t1xVFP=IxaU4Ctqk~Y)@IH2wSM)+YEwCByR1kDJ({RC+K zWIXHO1G?BlF`+P+|L(b#L^WJo0Cd~N61IM7}>%{Y&!<;uj z5;r6H_8VX`?_8U_mljl4(h0=QuX{vtR$Mu0Kv!H_j_G$OD?cp&)sP$87-(KkDC{K z7y?vfQbfRS7+86nASi`{hNQ5-OMyTjuebLzc>F^fK13_KG8E&yq#&ivTM=V3OfU#T zFqBIqv0+Zq+-~ohy*1t*o?Rj+-zDW(vFvTy9c>6Df`&LNyYMA>KeNM#G@?x_i(EU6o1aGDrGIDS0Pi+H8SR8n8qN z22zynjYwmtXVLrC!zbqH3#o8HB{_65C?V4)%Q@C2N`xZ>7b}cx9&>RW#$u;L#I8Je z2wpc1=e1>)yaEikd5q&4ji6e9&%eg&4sG6ggif9TkLQ#S@BxF1Lk=oK{K=)x0i^^% z3QWk^F)28Keecz&<9~amF)d0F@A&+>xJf{3heWnAkdI9Tao8jv?wjO@874`u$8G0y zEr!Ug_#NT5;t!rPf$I8M*54o>a&&)_Op2Bzi`Eu7iI;ypPg1}Bd3$g2$+eCp+uHS> z1Ui-e>lM-s;T9$0*N{|A^74;KL_anrlCeq3|0W5z$C9CUY*G}DO>Z$xS9jA-^b%uK z#0V;&1}RKeOvxOv0<@S95kOHZ_xBE&1sneRLETFt0Dj=dakyjO+FoF2+0RV;`JTz^ zYuzOeG)RhfMHtb58IX(KnUJo++V5#dX*jWZC!-K=wZ=<<(GrJ;8heN6baJwSB%JWi0ESu^ zFD*p@$W;!=C;)ijmU`XuMVxe%+(Jex!lbt`f6B>kHN*0-3ht4ZIT%BvIA)j{dm->r z!c7jD{j}j6y|Jd2%9e0UaFzMDvI9J&;F4YC>Mu<$v7P7g!x?Ml9v&lDD9;876w>O% zA5(7gC9Jig=ZS<|fG~j{%X=*4)e)1DA(&S|CIn6+3~?YEOeY#t5!a)ChQy0HJ9Ejt zJ7>0+2bI`ZdwWNLD9Esi0OEscAxH=)Q2Yp`3Rg0xr>ykK0(Dg4A3dxXt*iXqNkIHc z5s`OLh4$1Gk&cjs)@PV@v|K92JiB}j9KjhpQ^~=#L6dDoF3LC+D#oa=>?atc3< zOIAU2)a^;)9Ma8la~V|tQ31Q=yg56PNotE;W=Vi6Hc0!x;7=_P2t)v)H;4d6Y!(fC z^;(&P=wp9=ZEf%b5W_Qm zy~k-6UDx;bm@Hx_paS?#VQUOV-YJ|A!U;ZK-L{3cgX+*P7Da!#xrA=X0cSSNnIwtx z*!}5mIzU=5qC@DgfGxO?X=FA`YmA@+$um@?iHdR@A_L7x(;Tt-7{%Z4 z*Ll@Ey~^6kF|0=r4KjvBpp-i$R%+smS+H60h4nqq|5RN3bZQ8mOz~6uRJwE#kn;wQ zdcBBv4@5xW5EfbiG-=K>$kULo(c>34h)oXGCK+_jvB?m-L9Iw)r5gn5%_5exz(Pbx zPD1OrWlkki_>kpUD~X7^p`kt2rpa^ou>lU_d*9U^6_g}9TVQorg2yI;cqVDI$2>t} zlOWhhqN%sa>qgJ|s&n^di75z+lKUR^(`E;GT@8p9{eC}q0An-b=Voy6#~;9K2E2Z7 z0>@?me;K^(u^ZqvgG2RV(F}Za2#T>lLrZbmb1~;p=D>mo4Mr;!VhnGI-)`(}XMACR zy|3mTY-hqWSK_6`BgGdTdq?*I2V%W;EGlC|j-dd5kdWnu5WuOFN~zTnU}+TiqKBt7 zlh$GIwIJaL!FsQ~B13r!>sB@;6pT6)_VKd}sc}mHj85@drJQj8?i=bJuXa|g)kuaY zN_s_J^iR1WMGAm<9XB%%HL>1`7hd9(hES-K$jXoaBcWs|r{EmyfFB#Xy)o)WLqgNS zQok$6@D+_p8hb1R53ye87{ZDO#B-{Q);?)Uu~0(5FVtKj<5ll<4cLn^*s32|m(#T3YAt&N4=2|PZ4mN5qQ*weIdZzD&O_H%a?J>K3uQ15I8 zey$_1pcXJCA$m`*Scv5mMFWQ{$_sU$Sopyn4Y0pGohctv&LyJ~>!`PyG&pA(ZLvU( zViZKQ{sEU^V8;Y|v*~&4U}nCY$CAOy=)ywPE2AYzd!k5Uy^>Zt$Nz*{$&{FlmARe* zChnGu0vVy+X3>(Y%>ac`mu6jFdc-8?C*4>dfZg7l&fG`e9jUhSwf}mB3-35;bEr zAa2r60>RIEcK+vx()e`vhmMZPq_siuYeV!V>9Pc@|5EBbhC%Fh7zUM&GE(AjYI9y< z5YjyTz$;D^ThegASwmQR(Ws<~GA&Ak?UE0K7!VKx00aOsLsUip0AFQS)xJQ|xDB+A zO75QR?v31GSTd4HreFl3Hjq^3y($A1co1ftlK;Nxzktyh0-}+)GbjLX1#|tk{XVPV zr5es8OFXZc3S8hT{QX`ojS`P09g`&%SwkmfF`?b^a#IXwh=~i5#@JocRc&XtZ3fSePr+v0|3SQvi$^0EiHr)mZ`R?@=|r zhw|F5pshd92CB7+j-rc=p#K%}uw_rdZgyZWirQd<~1SPQt!tQ+28B-s;$D*>c>V zSGBZ@{boD0ZN2uQHdWjBsdn0wPHmhKhwq&HN27nXr#}6*G-Z8g%hJW)#`qII7}s6% z9z#Ffs2lqoJ9j46_!s}|Av(ctr__|r@eM8yU}vr=+(rO{jJ)_Ra{%hxAFLo zxcEjQ|40&n%in##jSOxxXZ@XkO`dT^b#P`fj46}5qDqJw=}K)zLxXi8G?p~Swv!Kx z0-+Bta184QMz|8l?=^5p1(Z4wG?~WebgwE+pxW0EdrjPLpx!*1DddBr;Kze-Ve2nP z49*6}B`bawE$)`U!Us8{I-W+{+%7Y=p&=YL+i4-wG3mH1R*&bB%#GpjJL73Mb7al` z$$dvzqeMLmT*CU}4|95@h6`My{V)SJRO?J-NSYp&J$M_stO+zhDO08gb+>zeFa<*% z4B$G}UyKn(99SK#$lT4-U|6_l9$1*z-mRe*&2gH5$?wt{D@;2eIY;QtVT(s^@*|ze zzDYe(n}`WgT@tS*%juZq*7z72MnXH9IUaK?@(C9H=6M8%0aP^*hH$AGIG)v3%QF0w zUdGT+9d+3@g+kU|T1QKvk}M&cmFIFgFN;UCk;ZWU!^qGe3V}ccE_3~9;GS^Xo&!A% zT%ZURRv0$*23{^kE-Zw^Hob*@{b* z0xf>i`z@RbFrHn86+nvvESG)vf)Uw7d4-v69IQAagz}_P0rRKX(&*=6aJpR#bOFS_N^{1aBHv>~bj-QV zfGBc-t1f;)r=DR&>ut*h{^qEdnF*FRN)ob-+}tY-9M7m87fBpybV^`jd(Vm>6~vc+ z;y0snzZ~#Y1YUwZS1(T!_O|X=A~-IRj)gfxq)!vg8Mfn2ZlKcT?ObStENta)ilANf z&t+YfhCDBJr7-F#-e8F;xxY*zb=W*Orb`mHO4+A_Uh7yA5o&BGyY+U?GEwKK$zhiGMGSL$n%UV!}C_+t;Lu%NY0!+EBV?d-h7 zB^3cuf9d@e&JLI2s~x;;KqwQuH|LDW!oP)U3Njln9rG}Ycrl#gs5F5~dh`qJ@TCWW2RQ_~dp`i^C&lzca4tkEXIqX8Xu6p?V5yd_-=ER!8LGPq~H>C z9AQ?`rCE&SPd81ry1J5PbFMB;Ql3j7{F&mU(ecBQc!Q!&`>ob>_S<@lXvUod+SmPwNEKpn z8S7b?!^whb4}}JC*U}GS#xQq8d~pT}O^+X$8=B3X)&=}d+BE9mGS^>qTkH|G&nJ=6 zb*^fS1q{1TX0nLmNuVBYXO1A4lsw0Bv~1HRdQNnW{t8As7{HaTzv{NxBUsZGqB}KY z?CvH};n8VMRGt=EE*Rg)%5T|?l|5awZ5Ky4fWO*l0je*asa@RdG2O%}9i+0%i(O@s zO35ad8iED2z=LT(Zn$WjG^X=N!?;T;Y52?@VdwOINe5FVFWxA6{cfFA+hse8Ij4ko z7#q7(epEVJ`M5}(G^F!D!mAX&@`%19;kXJr8H+A{Nr@;~mCT#wlDFL5oWM|-kA_5-e4h zt!_5curmy*@Q2f*c1m%&Nf?pwtO-(1eEKJQGe7r00$4?@B@qq3l1eDk=CzS?W|(nX z%a}Q83Lb|~UYr}gJ>V-_d7L7C7b9xVi#{ow#03YLh;58zC@-G-Oqxagr@-Z==2I-) zrKo+v87dlfLF;7U&%1xvbP1^pcLhqE)iR>xS0NP*8D`YW{ey~biUOeb6Q2X@dGN81 z_@==4)l0>+i!)TG`w>5c=)Yc6)FP|Nh>Fh)e59Squh%JffgFz$f7RM_m*WuTmI)%1 zU1Tz5`TsReF>&M2S3CMX_s;oO3`PC3I*Y4{&kby}ZAwO<{8r%OjHV4)@fM7E^YC_6 ziL%Wd%2G>x*&VrzUpyQqUd$->K=f_>ByH<5qTzD`AATF&M~Rgqa@ay2A6$CKHF%P* zK>fX)PawZ=k+(1AfLvuViEQJl#0P+YJb7JVVPb$MX}P7-!*i(>~qclsd>(2n-yYhJxI zp0k#HVd-8w{NbFP!>Wx6#q9)!wY|<^w~`_kxb)G!b(cY3MN*@l2H%bQ2b6s0t z=U~qv?%JD`>t(=~jt=a$!*3?GHV5h3)M7hv1~VpS>7}=$JzaX&Bd<*{w$v> z9|E6O!nWdg9DMDF=Fgk(Pu&2??r^?%sE&=he4<2PHci>O0(=Pew z$9uaV@fRuxK#3e=0x7~xiV4kDVQBtxrrYS1-%h;n%`22N16kj)o)gZi{>Z#W{ zjFh5xxwCcNZfj`+x@2JI@~be?F#)>hIma6_(Bjwc!+aB1KL@5D)W2d6({K1}QBdRR z@XW<~ktPd+YZDyh&Wv1bo~XQUAx5^)OqBUCyn4C|`6FWb;W)raKryvq9_EHKo8$I4 zM(laEp};I_wLH5Ag~)4PV@Hc{yqm~P>jeSm6(#eu<$_Gap@8PLEd(Vra~Mgc_%BK6 zW(FfVo!o8p#oqp#o}O<1`9{qHP6sa40pz!?18+oUt6EWPLe0+!br9}W<1+j8kBmjg zLVfZ-Z?=^6y!JR)O1iRLYL_R6Q7+QYihT4rUnWBM6L7U1;T7ntu`P+qB-zDF6D*kg zX!M`T`zyVa$MoA3)a_&*sdnlz(Hzr~hqa8*NkSIJTR0oD=U2Jo;*zXwmhKe%-eLva zisj+W>`d4Vsf^4A^D$%FRj3nNWz@9Hx#1y34SSa<*v(>T<~&~CrXZ%*t7!IoC`?pF#@^Lf0#O?^yjsXY8=hje%2j14J!Z8FTTEX6S|Ts+;?ySr!HPk*|ND`Y2aF_;z%U1S==gZvMeW$@O6=Is-`fXw9q&MX>1qQCA zOv2{|-YcG7mgsvwBzkuxT&KvqE`avh{+>kh;#u5*17#+9TzY*z^L@)EhJvOtC- zn>B=Q+oPy5E_UOkmo9^x2KdkRyvPSKn>OD=wt4chaz`KM<#qlq&huSs`qI)6R9IxmKfI-ujHS`)Tm(n#m7!Zveo2{pRJ9 zZga2KE?|9#Yw(u$w97$O&(gdbnt=My#? zyLHoaJ!82B>X^P@p`R;Q(EVtAP~5?G^v`oM_6076`MY@t*buK6XF1#Xzha-JDce#o zOoZVE!LcpI!(~yPWAc?)88mI@Zv;SR0(s&9j2pq_(p3O(3^4K+xFF>nm&o|XHLriW z8FbDXrC!Y~7r#EwTy5PxZRhLS{r^xTGynmH61h0I3gs7J9@(U5Ffuiyc(8J4{<8vrI-zG)*!u0-cS(ojWchcoO?J)L-gak-Gg6h-!ntM2{ z%bx03I-lK(lu#RD&(Q1}MpOn|Yy5mFBq)H46ZnF&LXGhLnM=dZttEIr#$eHDEP~vI ztA2BKT?HHHVXPPhF6Z?4F0s?Poa_EJx(M#)<;!qHiH5sBgoR91gUyPWs@n#i`@-)M zbv7eX7v%e{gJePlj6fYgVI~xHD5ddJ{Prx-lEpFG&^cs@Mw~!aW>{v4bV+o{6V`3q z9<&q$XFNF8{`e;vqChzH{)@MYB%uJOjKP~No7WjgT5X;%Ph8qZzk6;BdBUKLNzvOA zoaEY*>NIQu=W|m)wf+YH3Mru!Krkl+0|3U5U<|-f5eK@6Q7{Sw0|4fjU<|+*5`zJs zFVLOw>hiRv&dN8Fm>N-9&o=Jm?zG$8)aEX7>dLRsvoX++Sr@pC;174*Pjzc<-PyM_ zh3gF1oQ`hY`*h`RC-~4aGuKJKXep@YmEF332KTRC^Apw}Exagb53gl|R9(8^E*gSuKPd7@nII-pI{poe!z()@hOfGc!1&~gSf>HA;ML5PW+HD?b1=zN# zbapa%X^z6uIq?{13KodBjqv+28S<{``eP zS^o@J={;J|x!MCK1h47#>HlX_Kf=XMg~ipUu7twcdQum->r64Y5Al-6OvDVW+0w`WJ>pLIjkS_bp!b4XSd3Eiy=F z;2!Dgp!|+Ns9|m#wk>TPO38QxLq%0=BnVnuqncC*{?@A@2vzZvN`*_#*wJogLOk zOc995Gysg>!2#-ewpwn6UCVl(L+8<$w4aLIF4)rX%a*qh?yyH=qvn3rw3u4yS_oMv zw1Vg@U}ZHW zkA^tYi-5`0Pe{^)1P#e6=xAg-Y)a#fx3+;9W=LhCX~dlNl%M}QAX$6Y*4p#(4{T|f z^v21Z`TmUpTr07Kficqkj)Qj8L;3ZGX`ZU?#CGwNeh2#PgO4WGL%Bi&uUwpyGPZJDy9;&-VZ4H1VFK;8%mmn(9>C*f&-7VnQgJ-x3q2?H>F1cV{i z=RfDMHWvQ%-=}ccH~4yE=g5d|yDcd+}?SJ+0hL?l_D1FVZJrR;yryXbZ z)8AA5!S00PHIui(Gyxd=f&Y33eKzT*e|D>UZO)ym(|he*q!KR zTwECL3&`)A0&BUOY%6nYN3?AYm}Mg=nsT&ft5IbHrV8-lkV(HR~8*wf!J&&#~#c+*ROu@M-g zKa7*^w|!5)=g^dfZRQ$e)Q#e{^*H>)bb_m#h8%bn(}x5aocl3=7WR; zK!FAkh9rSQ0z*MS2?3O$L4_gEAr~h80vv$|Fp%(Ef;x#X2tmLNfh2M{=mA3n%E(2a zlSo4lUl`{=S(a0nOrb{Bxi+O);;k#_G;W1blG#SMbG3D5HretGm(%)3j`gtNf7Ee$ z=;y4mrQ@Vwm~b7%FQq^g{5Q+iyi=edu?=@{UoaL?w&dwozlfRMx)W<$DeO>hq8P1Q zN<0nf%`wQ(L)b8hT>2Eqz1N!c>VSNwmjGfQr?M(C3+U4fvK|KE%6WgXhrimxq;1)hUk$@P z=H10qia4QJ(T^I+^vV+588R8%T45L@KV0R}EN5X$>3wBV@>pzF8cG8cX18<&)<=0p zVWMfI}21+`@=x;F5bK$bQH4?qIl~CrS;0``KfC zMOff7&={_}o+-7EO^H=5lX5-Ol9zEu9V z?#+r!X5c@*vo@O6mY-mF>8ATEBeN2aa=(qYl7yZxivk0JaJcLIBw5J*tM6WYou`@L zz~y9Ku6(=CF+tRsc07DXMMJgQBrlki>;Zc!1<#NY10lEEO%6 zl?C6}Dfs(!W)wi<34W=)J(x#tAG1-_(>rLi>Q};J?KxTUl?AFR2!RWcnrXb+s`?Z~ zwyq)s5sQQY5M%;^x#C*On&WJjy+utXjoD(T=GQ3u0ukQ-s!lSIVl{9^vyi8w4*SUq zeZ&aA&qRJy{P*|vJxmPJ<~4y;O5woYqz1z77{=}k)2?+lB!K1D`Zot^m!8fau)J*O zk2oH}#~4O|0nR^ZPB`Yo18e-dd=J>lb`_7M|ixEY$8dR8N*$B7xi;^A>|`(bG;6T zJzWH=?d=}u*VVJ5E!P5iE!UXkahEp6$nbYmHG&Y=FxGH((l(}Q%clI&+YsDGGLsY} zm7Y?Z5q4mm@g;ffc$c!&N>+31oEkX_BGK#Q01kyCYuJ2B-;D@tbI|tmFOJFV(Gut8 zwGxT5aAB6Qz8t{$D0QI$G83fj~nK0_`B^p&IEap$Ap!+^0@Pft$3iBw6E zL3K_PUVt+F6VJM8j$a{=x_=UY({MQ1`Q0?7rsLdN8u>(pp)uS{d;nxhKnQ@;4QSgS zRw8IcqB8pt#mQJAfeTzL`ul;rAg+=0J9AScT#<{j7qTGI z24YY_wtuT@Kl~vE8cG@>#FZgy zi-nyKEF}f;VTo%j%1M!pSO|QwnSG^E>u{G=((^6rrf_1F6hw?wh5}@)8wDU@CARaV zE+qxeVv?r#Isxj2OFK8QZ(-OBcb-aolE6;2ms5#x+m;Rj2E2NF@?>@;0R>SyL;U(S zE)!6_{ijcn&CGmH0(SgYHv9|fBFAS7VI`6I-5>$y$GYtDa}oQdQ_{1v=yqL6kGKgH zpfS9z%B)_@sudV#J^#vUJ?U4(FE~Ki;@3cB>{GeCj21sF`=ghdI& zGh5u}wJ(_fpc1c2m8Y8LmlqN~1Ndd{tHN7Gj_%k?8oEs|gpSy4%OxGuLC7s&Y_F$p znK~Pe_BVf(GEe|EOam9A8-L^$iZj5+o0k~ZaD0v)=W5G0`oyJ*TvPMoVB;#>znO90 zaec&X%S$4-thVL8vULuTUICEi6)~oj#?8Rmm>rkM_~XKk$v(gN%$D-k{d1ru$`ApO zOFmxsXK!Jc54~4jVPEUir{RT0BZC4u*AjO*-MkPmCk>uhy?`d7cmm1#K#n85iH9Hu$& zkEbe^D5OU`g&m`BEZFOjkO0U_fYCp$|LXs+ALD~2jlH)LAa@tarK$j=Z$1xuXFK0ioLrL7Aj2{Y!dR%R819im)+WU=!%P^1y1L@tsad=g9 zK5Q>_y~tl&bNf?mo23Vp^Z5Kseu)!QyYR!=Yy#l@$@uXD$dR|LJ=KJ~PPu$)L zNQbX8{;{VnckH~1D}91APX~!f&UR_sIMfU_VoL6mTpbR6e7$B$s&N1Q9&4!?G!$=k=%O2c7w%Ula_DU_W^FTLcOxM5~>uyBRjajML*lkD z=3n5*n0j24QA&ot9-m*&~-sn9n5G-JeFe&j;hSHFKjV%W^b8IUZe z2~n71c&M+Z{Fgdf15*x%lZU)I<6IapiBR;b0x;4FfbEOX9J!j4ACRKLS`0?R0E4?A zF8Gw>GH?-eG>E(7Dk{IY3}f_=5yy4ze!29K3q2NuDMK4w5|27RwaDj}wSF=uxtSh*E2;Rc zwq;Vkz-cm|?-D3GSvD_<(6*t_*tDY(>X}kGlr_2`9UDL9s#%;CxdkA2e;o!WJN_C) z7yiFff>P;g;6%!cP8?LTmXk-6?FOoZI#Y##3;c<9509Am0q-(_#WR{k(f>g&E=$Vjy@Au5zuE?~I1d>d27HyZ6r2iG2FofkD4sz+A zM*BBC{Qw}5AuAdHuz&-8Rm-QteINDp5wZ#94oq(T;p7=iH@@S!$u{I5Cwfeqtg^Ox zX_K(py1Nglt+o2P6CbMxa$0)Xp-V*&m5BZ9gRA5@`}R<1TPpk8gD+Lxvb%>RDuC?C zK?@1HnF6^007L^cGXQsPX5askZQW1T_Pr#PWNWu=oz9k7mTe=u$wjN6CP@;3q=Es7 z7LaHIy!8+;ECbBrJkUJ}y{w)y%422TVjhOpQ-`2Kt6J9&H(r|z!Itg6g_l`og@?ZX z*4CqjE_;RLwU)Al2&++dcYjTFT3HXG)z}OQFD)0!dZqOc%b@A&%fw3`Nf}!5rf7)t zFXD2vueGwSv#hSBrqj1sSj{uebXU~ZAlljvFTo928{`;=8m{f6IMg&q5>_`C7V;t?DYestiq>fJw0f`^R3WYB(d?oU0LQ#bag((b(3zEy7zU+0yxDXKZD%pn_t z|Kiw@LTsHkIs|bjvgwfiqDz2RC(xzr5OcKp%fr1E!*G!HsV*_}&4*A~((n1Wn-=uM z?kr?%ZRIf7S!Y2}=gUF6yh@uTNsxfC=`MW@?K_m}&vYwc5Kdk~*Imzg%|qdfK^>)} zZ7U=q4J{h224!}ySlfqwW}2`rw}r*J+ERhjA#_DG?Wk|c`H{1N%UkabX6)CyE^7+S z(JS9&1h*Z-Y$@i*vz=dSXY&r88%X!aWYBcy{wHpeW=41=ZB-a|D;+omtEenlOGbM+Vdl z&st(7X?-(p)EzQWnVrGySZ&??+Fpb1$5>fkUxY=!+Mw)mp>dKZ77^ks65el;5hgAatR#_5Lo1ya zvtn-^BMr+YmV``0fWM||Lmp%Iv_15G6R-;vUP`n^$wLB{xMyJAOBCrMk&w#u2gFhi zK7ZWN%==VQEj~>S>q$u+GEu~Y!fA-!s`t>RrNpM4j2%+{HQQa1F~t7BeZ^2k{n7}xfpk%iMvC_}&nP%1yRALQx28k0oR7w+?Je7;4LR%VE_>_b>>wRDw8icN>}C$r+3 zJ0ra9Z7%iD@f!B*^sX@g9!MR-Uj6~A!9|mKbV#SjWYTnxU@z$^O70LE-9HJMdb`G(hn>Bq|SV%-Jv$~9g618T7k~Vq>cM5(v!~dJ4WElm{4jR3Q zDDyNwsc8yMqRNcILBY-KGCWZ`-gt#mu5GdKd15{Q8gXv-cYAxifB49 z} z+{u!&myY&o#5=^eD`(7~bAu=mZpI>Lw|92+oe)-D`G}Q8>B_zv6%)D+8Qz*6_nB8w z<<}t_cbCfq&~1pE)u!eYNjfAP_jW^@5J!@cNO5DYd+4=_yhEn^rchN4k*fD1sdF2- z*s1cdG`$Xd{LP-`+@Xk-?bVp^Iw-?sd*xAG`HMnJBI}iP>%DR;5Oe~6PvQz~+Ppa} zwD@Al-|u+zLvtUR-gfXrvOYU*a`LZCRE=}^-ScpsMprt?>gB+oPhx znD_Dj3TnN;pV1nxn6~miJDI2?2yKW+LJX0Onw$@)42NMsXPMojdB!8-PhPbuzpU~9 zKJ}u1bjk>vuY{D4DeUaO$}6y4c#(BU;a*`vS+aGzzOShSIEU9wsy!rU_mgy?P+sXM z+Vn8w7aw@wYY2XB$N00*4?P-E{W{->@9p=`rdodx>1)hU9&F$2rgUahmQ9CaC(Ld< zTRa4>812--fi#zZ#ba91vTr|Ab|)M2St*3rBBlNLX6pH0Z_l3G*6?#T6FGL_w-dKW z^iixp@0AU(n;C^+y46LZGS8BF6W;nr$IZ* zkF<7@jwry4$Ih}kJzIfDoTNDoM2;TxjuNiH9bef|E?!LB{QVjb0{1L`RI!0wWfCdV zA?`!>vVG{Sj&C}BS6(?9{gwX$9$wU0IDN~%@-0VG0n;J&Ma%Ch(mRA_E5bUU%`)xh z!r5_{B%Q#kp1{29T@bOUG{z2qzMTrAjF)?4VQpAjmNs1-MA-LLxP}}p}*X1?EjDaE(^2{8PLBKuNnYvig5w%Ka(j2 zPyZ9JxJef}w%csqGKK!Ai0J^|*r@Mv7Cykx=TS69p;@C;_-vCtX zJcVt=b|!rf1TE>PvW8S807xNq$a()Nc>4f8(U-RSqO4Tt6U6@&zvTcMJAg;dfS=|i zNxh97+k!O*piS|=u&7{M1a4CR6^fYOZt9Jen-CD54OJ}5D7zRDyM)`WX}8cx8OJVp ziCS#r{XLZjOi9pn+_eCJRuplc24~4Sr)Hed*Zoq%`37GF0)^bV%tsWY7PgHE|Ux zW|j^)M-#blPNm(~H3Z=lb%O&oX-OBu#&^S66pUfbri%RM<_F9i{_rm>ixAAjgC>x zyN#N^EYvt?1>5Y}*Ea&n6f#X*^6NWz_bL7`kV%skiIv1y;D=|UzK~J6G1y0CwvI>N z+i`~O`kZ_mh5;2jTAUgKkdiCB`p3<_C4Edlf6is=##%tn&UMy|IATh$V@1S>NXc}Q zt!FEA)}W#%Eqr4@1+HDWSD-D@R_E4u;2CK8T@I+q6(#r3Mhw4c=0n2xrUuMsS0Xt# z9qq^77Hz9mK)a68`ik(ahKWMA)C+}?&5(_Tr=fwewu#Jzixh6Y3lRvgkX@6eT=~tn z)nSao&(8o@GV^}d#}aYosc<$e9svcpb$n+cn{AquIhv;1B-(`@jRh~>p(g;V@j1K%A1`L+=)bY7cF?%Mm-_GT zD+cTK=sKEeyKwOVc+wRF9FaSGp4D~W>)hsoZ{lG#zcoYm)pMj7tqW@p!9u!+gq=*~ z%`;zJSu*HjCeNDE*-Pw4MK{RUU+-~?li70Hfpot}hD?Vonml)>+P`j70;mI{sZp%Q zI_Xf(iK<8Wb8yFapP+Ww+B&-^!m`I1fZe=nPU$wlFHVQR%yh`z+mphVvoS!;4#T|= zpiD8crQA76`^oX5qP9q<#^Ax}ao9>|*vM(MNFnKB3zgYBa`S!SOcM1jYyb^Al$;tp z#hNzx-N+!mFg0)+!h3C8eMW~bNui7s>mH^HE<(hd zY(Fe_)d0b5zJ zO{Pn%T@<0?J?L1uD_@_(pYKs?w`4?TI`F*wfbk&CP2*k^XZj{u6H@c_jYBNB-mNhM z=bPuel(G6|{-bmb0qL0l@c>Oal)(Hw1u;(_GM?42H2BK=qyEAM(6K|5zCrAeESEW%%K9n!GkWM8_8{6m*g#_}-o7+_(vP`jE1&FQ>`2g_38>Fc=A)P~l zFSCvoMSxFqx~(_wRMfS(=}egn*F#jfV#3;Nbf!>->!IM>8obM9v(-AJJEXWW=*VmX z-C6ske&aPqSxOwWz*$sreCz^eS7B@s?P}ps3dkZnd83;x75P`HONd2zYwCWUVODdz zF`uAAM-29HnshWT?92iotD+b3sGoY3qqIBK!>+1Ffv;5llbWDo=M_a`Kzc?2?@ZY> z6EgZE(0emHQ$pLB;vb7x^eBAp!!Z2%iP4*X7luUu3u*co6@N@qudH$Ycz z#nyL*2DyNaTr#b%43$vnU1))fJ``lOr8C_@s2gP@tq%;HAmml~pqO_X>nlTQggGuD z)Wd!QedSod}9`C@O+L>R^P#8D5Pq@c-+9HQ_fV!QTqnw&rD ztuZwtA>tOhu+D_m(6^Huxv_QzTm#%0eNC7FlRN7DvJ2VlKnG54M#inQ9b)01BY!KP zO>ylPkX}eewYyLVhz~QkK<6SViO=^hogBa74bHon_)67P96AnHMbdDGHRmF8);AxD zAQOR5q(ev`e0E`)zhf|G_O#DGx3Bmb_tiw>(2hS(ASq(HBq@@Y(;@#w(hGhH+tZ~> ze6JLNebo3Jf2PSLc7Y{_QUXVi0KPXnfjFI0sI9E5)z7%(*%-$y2JL#`l0i1~$lwzn z4&UjaXs*psP9_x8i4S-9_A508yESd|Pg!{E<_0e4lGYzk9Vef7a!X*pu{%Mn3n~Sm z*bnpszZpiCvuvUSiEUbxc#e0|r`$wi0Dv1Tx#LdILJ)mUP$uo1<>Cod&2reVRqih) zvYvuJbKn%Gs;Wci#~!Xm?3mj9HPA>z)P_bizFE4<4r7P;cz96Kiv$IX(iMbRx`3vw z&EhbqD}j`WMpIGQua+iC#C<1Px0&S86T50EjGEV1f~(MnEZr`NPhL7uwuVld@np~7 zWHQ0>(;+{9|1^TSC=zE%pV~KBvp_AZs*yrjuUrW&QX7-XI!}+nr5Yxdb)M3MOEsnl zZ=aZJ@JuXFTr&5wSj$eteTpKzf^Iqi`YB-L(_->z4sXRc)22h2a}p>zWgMI~Efd0Y zs4KJ)H~=sKmFC7~h~gH+VNK)E2E7zwCNV}W2qoQgsYDtgI!+tN(q3a@ML)eqq5d<7 zmR_-hSuQHRoLtj-va{56A_TvQM)5!q^NU0ocl*`YpbYtCqm17s8b*|%ybO3|Mk-C2 z-9Fd+n(hw-yN2m21;1vi)7C+YfE>HbWsqqK@Ah{0v$3frjMYY|4nHys_K8I9o6d<5 zhR~ZmWytgcUiT!m(@`}YY8__+h)ojO0qmSbNKm7uX#xayl?1k7P1N|v{rR$me`|%W znU`OO`Y>v0ImC%+?9&W`(xB3PdMQX5Lm5Hqccx-%B!Zhv;d|XOzHX8L`ZmeXHJsSKfi7B~Gds72B-@lw+HI%c z7<$k8pZRVLssJ5ZJvA$A7Hw-XTyhIETg|KJ^<)1XGe77{F{G*DVu6?)z^+~dNr2on zkr+c@i3=7gQBlHnjtgku6G1^yS&?xJwbmCiVOsh6LY`*T+c}m)rn-i2zhZ%A%*3(H*Ik_do4U84&*LJ3G#%W%?&CXWzX&Ol$q4dtDQhwc zLHd)7EB2PX*;|qqY)M-9B^eap?b8U)iI3DcrUY)E#B<4gOkPNtpQdbXn#6npH5#T& zZl6SG$=>g@NuqmkB=pQZu2a@Pr{cl!(tSdCeVWg?XcDDtX;6t$sMm0<3SRbk3*{~S zg!Dq_YIRvF1P}YHjd6zaW{A}@{hh9|mpiAc-mKD);c-ed_Gy#i%;102lhptWPg4%J zI$yO@4S$$a5}K}u?>h8SSs)KNibcuaNs2ubyK!U1ak%;Y!^o7Zl{vHFYM{Q#UreD) zjq5Z1%=25}j=oNcD1G)&U*fmX*Q&1G-Q1X@si@sVE|Am0fMzHYv`nU_kvqxX0^TBH zPadc1sz0_rmKHT>sz9hnSg0#-ZOD)?0~l33}In@}HV5ZEw0!&X&~E348qyK1h;o4zb=*0QCY;`^V*uu~rz^+N>Ej zC?R7BRdy7!dgg8FcNEDwBowk-u9A@f_H@olZD9M+2#$5%llM$0sJWkkf#e;;d=osA zIUiWczaHOVe^HT#>;~1S1McnUbVX2!Bcn^mA?zeKsg9*WyW{uwK}(8t-4>qzP{)dp zy9Mg;$ldC!8B_N_U4FS6{?wDAZKz08cXv_s1XON_8aetAy<^_z6%P&xoy6Uwk*dZb zT7#Kfc|u1DWBqI?)O4tIw5=LkSThWf5}~UhA{k2=NFsHJ;7ukH>k9;9Jkv}gVqZ`6E?qjhUg%{v(4G>UB3Y$`K{qjC zU3>K5pdT5=}Mj%MLmq%1^uI?K6-hC{-a>QB7s6j;&MTBHA-V zB!k>dLjRFOZzWx2_?i-Y07(QWoT?;a^eg?=Ln4L2&Q}JpV4)Xy0u26wPm@ zP4hJA_g4=!da?QMD7%F`QSq|!E}KHB^`$Bsnj+F7ErgJwMUoY#b!8gbw?V6-HU@$r zlv|l&#_4>vE-5j~Ki?zUVIzz{aJf;B_s0F7llFycjZdEHrbHtJxKLrP0USczHq zeBA?*#&JA-f;44^cgXAR(X&#ua27OlbXB9G`ri$S^AL2X2=M>WXKy-QSZ5s%x-Tc@ zUGeN5^?U{vy~YJr^Zh(7OyD77UfCDe#6?BZ)|MaxV-tW;fCVC>&$6()@!IK)wgxvP z13kvgIq*m6{Bgp2Ps}>)ioiQ0*ei|uHh~xyU>OKQX&NIjG;tFZN=HDV*kD7kT6yYG zSF*qa0VtMzG+A+!z{MlGH@8N(17Io&ONi+6D5T=Xoaz&*3hOmjC;{pYl4wD`CB)pB zM;HiLMHiw$7^r1M1D7~y&AJsv;*A@PH`Ke*Bqv)~J%atbZQSary?5R@2`7Qnnmt}ZALMys2}hrx&6c(9rBWkO-~QzSwQP+uvs6-TTZ&dA#$ zs%a<ccjO&OUr@baq~lDJjkvQf;ksU%H}&yr>s zle)mo!7h#aSLe6S-r~Lg;Hltgf9X&KF+2MpP?fH$|cwT zMVbYWTs9OnT6MTa zkO-jZ!q5HNUZ%mq_k{z=%>n2}joCk!-cN4F3e}n_d*92^HhD;<|8wHa_ z#B>&@cw=qxZiS1RD5|vN+$PJ(sm$u1EJ^q3-59C6lzX5Ay)p!zRU^0|+a;`y(j=jA zn6OzD6jm}|PZNMMm8u5i=Pg zBtuj~NfgQu2?)~=B!q2$K(am6gBLFLO(G)wBhsQ#}H2 zAA2VRjH~(AmM8<)dkgxvbnT$3G#-I^P#)zY4ldL%Fl7EknOm6NJUq4PPrSsVRX;%L zJgUVqQ2PX(b~vVdFJIK6HPWMHSJEQi@RIq}AAUD|@}r(bIL9?Mw(bzh8Lj@fSu$(r zOXS1gwlQj{$m4+vwMeug_khd)JtouHU3OwVt;ts>1$(eZQ)pS_GZUXY9A5K3(@(KnhPi2gl7>*RJqPLZNi%Y*~w1Ru5A&=G<1xjs4IM zbm^L7e>nWjI;-skHz8*ubL(L_C1J$9VSmq-<lknu=JC%71L%^=jd= z%F#a|9vX)-Ws;d8qv03kj&Itkm$VCOm22|+h#&Sl z^=E)*v|b=y)(hn4pEdcZd%mA(BScDkx_w z<)gQH{zJ8U+G|07*YcVZMypGazxNQ2$aD_xu|GS)_#G*iB`#|{uk=#@Bm6YD&DH+< zTAh7q_2at><0$(7_lT`%9^i4^_tU;3@1wzL!_(J(e>aF8P8m=4?YYGAYr76x;;4MX z|0?x~KsK-SY#77wKk|#!qH(}0)h&Imt?!O2?ytMr#=SvrA-c3)`;Xb{`a^eQY1Kkx6bngsx6SUYiTU(UYM=GzGlG=Os(;@pt;rTFZe9rybzGK;r~>)$ENC{cPmQe zYa9xdg)Mq(8i6P&Da!$@!Yl!;`Ji!Qr!9|tmUd=5*}U>!vJXzyjJYCd+a)MjZ1bgo zOxjIDKy}HowSiv})7ov?-+9SCay|@f3IretHLz*h8pawMbM~(7z~C6LKGSj00<@n` z@%96i8XyI!gk+f%hGmeP8YT5^P!_)m}Wv|btS*qV72Z~2lbUw@SKIrEe4zBX?pj>y@keN$>T@J>lq<=FM2 zaR0@rI*B2yEAfE)9a}-0?r&`aG#2Ov7U@KhNCeh&H`beX-+~h=>0khy(;=-v2`=A5m~a3EYb@Kt?X}(qQ<6?7hf+`|V4)1| z=~+B2iEt(g@o12@8w>nwV%pd9J07^9ZlT1>00mSm7`FC(g(WHGPCK@3QLl0C8~N#fX; zqdvNPt2=`^uQNWhzLC%%Rln~k3gK>_$kTd-I=d)U;(4^TVy&lz%IUc2%Z2#T1&Ucc ztV`Qr#2o@vl1Ql}B+5hr=JdsFk4A<5Q0X2eTbiyB;9JBNc61R*gd$a?B&~GFsMLr^ zO?64-9TRpUvUxq{pHHZ&FADbVU|TDdkQc0U94Btv+b#)Bfx$R1ZjvB4 zY79TBv2I*`c6M?0A4XRY1P2kWfLc1X@nK1DW)=ry zu;g+pbM$#q$I@N5{eou$LP=v!G+Wt>U-uK3k zGEl+8mX$)RwQr6=DhZbUT-w($YUI&-zu0DNU3-WZD_cV%f2NA{Afq|AH5d?Jt?bri zA_*EAT`z@3k4;T}MP7~bk0%=U{cZm%l{lBKcQyb2E5Vn0=lAXY7vKIdj>6Q%BYD@X z6iE__J}egI&p`1HKP_h^ z$D=?+Ny%L)0wj`A@|@x1PbU#008c|M#SE?_N0C(~{z^YT9TN@U#by2w8TNa3$N@zS zC+0{e%Jh^IlaR89Z$rUiO{Z`N1P1nnyGabmbQXahesPJrz%1ZZh5v5U{KXvK&XHjY2t-6ySo_L46K+L++8)yj@lJ0H% zb%oD%t6z55{~E5*d)A-*8enkXt9zYthSh85x5MzZVk2YkZ+yN7`up`>+qmzB^K*6n zUNPD*2L@?lr-PuHsnC5A{4aYb6>D_!vFCc(Pt133Sd(`yKY@o)~LPqLDl9(Fu)3+Q$4|HJ#}~S zH#RpJVd$@7+3LrZ%L%(BjpJt8Iny>6&RX%o=*iEHzw9R9&J9;y>lb2Z8 zn>tc1Rjyqz!NAE^WGm>KXFJDXg_Yct83R{LcO7Prci((vC6{ehDfSQJwP*R^|I$%M z*{o;t`|6)fY5URUn6CCSO&gy!f5QoljC(%TlP-x=3g8_#cUFzw*sy)qwjsSc1=gQ` z?R?6|d3?sZ_q5x}u)JJWYL8xScgLK$^;VPf1OM7f7W3}CspcsZJdC`Gw`3-fV;(-s zddg#-0Q^+v-Lq2A6}}a_@5A*wRe1L=&*0l9+D2US+g#O6;*3AL^QgmTY;IO}igTS@ z?{?*J*{!`?%zt}Ot-ar#`E5qqb=u0Ozy`jMPBU=2=s5AjxlQsEtHp-= zKX!5pR-Hr{%-`I2vuSeM_Q8uAk_$U_><@wYa@_AvUfOW`9QNmilo+{e*X4TMal^y3 z{V}q$JK_(veAsW$%XMd~8^$&)^G|som1~XXNa#{7z_?;A~b;Uev>|meUzppAI+L-dfAvSNc){V{nd)Ko5#^qOl zd*0ZHUlJ^UW`(wXx4g-|Ic z3zK6?Uf|3X=WW`g+BHUEaP8p+!`<1*Yo8zXD4WEA%+^HUOVYA>pKy>tLh1k8gejU3 zWy|rn@oC#1Bu;>yZRgozW&QTl@0YFpw-?6##_p`oBENQLKYMNh2ZC(7!#B zu)4hLJb3UsJNg&*v+KCg*Ix$s4#WJFKn}hvOxaA_P$0&31NILXAWuhEBy%u>^Cf&V zu0OxR6K8gXySnnd|36-aPoGfMz#SMQ>g5!!oA7|qv z2uCa02lM%eG>_9i8~y98{$^02BN`o3!}o~dQjvcnu6Nd%ztWb`o_@3EVBOdqwY#sM zF==~T!*#9+i#O3%Wb@FRx!y==KG%I%l302;u_&u!^=$nb zC`cQaCF0%ER&`$%eXLK3E30%Q`ysj2-+(y`@XVX(#A!OWj;ROQzA732(lF%y;F~t= z+kAK)Rg=^zb!xqu(^opF2!0j1k1_c0Vxovt-rxJd!5d#QiM}vhzqvu(T#SGL<6xV= zqa^#G$W0QA$VXQ@@vZ&MI^zV$V`>IQ6g@;SNJX~&*Zxctk*YTdQJEyyti2=t%tM~5<#p7d1ScFmWQ6xaH z_UzfW6HVw4i#bmC4qEAFt&X&8q5LR@982kB&5z*pi^%YW{h^JVq3#<6nV*aTD{Ics z(L*H~)qf-8+~^pR6YkH6#}#mdO&~wHItH_Va4H4aO)v6}`i4W@u2*c?LvIZ+pqHSb z3Pv`jAGBpOjY$9fwY~fO=)V#cJbR7-p&pZJvzPI2-#?lNF@>VFd6-lhD~^ljBD>%< zQtS|EJn;bkS5MROL-Y-`FsgGCHJ#665_g+ayud?ga zk|>@yb8F)s@8z8}7miElVF|rY=V#`u}wst%eixRnA4#{9LBMjome_fAZ<=h_M)_r;4{tgJZ91 zvolXDyrcC^SIkWD)p-9#FMc}2d;b>9C06Y*kD-ubuZxNOKly)#J~Mz5UAD6gU80xo(Lif6k~=_pUAb;D37ryFTh& z*vIism>TEc7?g+v0y(7vz{CM>A@K>!a-Glk4G_RxT}_QLuV!CS3O1(5v^JDu7-PB; zCcV|FXSsN^NZ4Q>IE96xxsK@ER3zjUQc+wf~%x&G?8n*$3!1pZX^M+w80V z`_FB_dxxoh_QUZ(0l3l((wGgtu<{l5c>ZS-xy{T)Dm}}R_4wM_4kZ*YYQB?AAvn#n5wT<;ZFa^E$aliKRt14I#tH%Y}_VTur`Xo?|s2<)usyCr|-U^)&Xsu%A_@C@Sjeo1!N$jJC~cT$fibl z+9`}(F@>PDQ?y%zwz0ye9KVqYr@_I}DjaQNT}6pQI8uD9`B+#S78gWX!E376II{Z` z`WmvigvPN0q)WC@)GBvw6+Ljz&z_9_n>J14juqo79!sC%l^~W~a^tY`J^G_F$#eig z@8bkt1kXRHcSYCrZ38EckC*Pmnv~>!D7To49v4_Q@%Q;mMG5@Dmhw$#3-`erv_e65+n(x7|@nzvW@X7&Yw{b&; zEeLm*Nj3r=lyX`wUky&;-}J*+Jyy_|Z+a^Anq<)BxbTUha&Egn{60l06&2l?$6gR_fTz zE*%PRJCmx*;b0K4b_FowMycF99Mjattn3o9W}pt+)xgG^$34Z%7*jKBpG~PwzzTHW796?OA>H$2K97Fx$*a~@1{-!KjdPxlGVjffr30= zNdZ9TE-jFiBW*v>maK6B_OXfqZg~D9gLU`+naMxo5(oCU{Tlv<-%aAyAJkUyST3US z&Ic(40qwJcZiRcrqVMM$D&n~S+Y|PM1uaYB46PYK_eET|tn?}s6DPoa?dVBse{^sMI>mNIQS;Pt8CER8Wf z%0R8Ndm#r!S!Iyk{Jpe)y6mrveZTC>*1YCD?tiru%Q4ckb8nl|sFcm|D#TXL*xyCT zeOo7ETSa5Iuq7%V4HI0uYvK=Y?`YmQkyD6C2NQUPq+l3-*`VB+X+}RBXUMS_4&4`L zH@0r_SsR#8n7&jL@uSq$GB&P8v5v}#rtXn_Pa>N+SM|ae{XOhD`{7+n0EZhQ9MN{ zlh{|om_^>nyb|E_zR$`$LxdJ&8c{iGO#g+Ba;je+XvlOro$7x4KyL=rl-ZKTH9OXN z^g`@a3mFG&2hIe16mV$+Kg?iql@nk0r{NJP6mYlb^aMWpdQ~o;mqIGDBxBAXG0g{O z44AN!8O%xPnBCvswZom8OWlgRNwAVJf;Ega{+nt@cTxr`8MECu4LKe-AWtUFWn>{t z>z`ao;t)G}k#O!w+T?oP8e{iPQoix2)Z{WcEYMSeNE%k~DIUuUo#f7-QzS_ks>n-^ z)Y%FQHLMr%4DodxMu+!87t1^0kex5c&l?+=0|}u`=HOs3S%8yr3f2CdZ!Xk8+6KlH zI+BQ$Lef_B2_S3>dIv68e{k#M#5d>J;Q{F-=TUCr9^?g1=cK1n#>?-ReLI~{P7d7K zOu=Ut!*D}yPVMH#PDnoVE;Z`-F2_j5GS)P9zP>4?bvmJnoQ!*K$5u0VzJtnVKVs~L zI4mQcx^TUKD@8E9fA6haJ~c)@Mu#Iw*jULJV?|>W+$R?p(OAhC#u~-KLT@G5y>K&p_OM?#IFq<079?(k0KP%Iv zv`qt~50sQq@bU{D@%RO75wLxhUYCE&`bHj@k$%+S()O`)GovON-wdo$53@!#L`0d4 zA5Jnk+(!1f6t+_Cv`1>Xykr??;-~ucZep@GL?ch4cr`;RGDRyJVge&8#|K zs%y2AlV9uU=$BeeRe=E<=}i`OXpBM^J*rnen2Vf>1uw2{a=Iq`hEFUdMD<&Iex+w` zTs;oqA@?9%^3P2jizm$FTX;^LQc|aROqZL+bTFz03?NLj**orU=#_T8ga5E4MGNJ4 z`8(l-%$PgwKHcb7sz_&0DFY;oc-$`oU5a{ZKmAN80Yu@KuPV{NOwI$r z-Qx2r6P$-8)P*{AjM9!jR-+Hh?qt5QAO`tUo$fSWN=@8sL)p;Ny&CrIW!XC^zr9wv z2iO%M+DK4GJ@y4h`1(26SR#MVRVth3se4|Ind6rBL(BO1jO-`FJ<8I?Mf-4uO?g{d zsWf`m4oz{xrL>0_yb*OCVrNq-=7et$0>3gM3 zyQwUNBD^(}jWIZQkBY*fe5~FdcdD;PHYps0D-jr9+SjCf70j_mZ}{@3IR)I;H*_O^ z#*iE%bppzo9ccK4N6YVYyr?p|aHM23A0odU5{^^9?nXqSuSzquK3}+mNTHrUlyzu=EnWn-+^wU+nNW)+F|bhU#vUs?oIzRGUfKy zf4ZHr`}*GG-=ti$?k}SaY<`*GcP$o(iwUqlN7-!ZpfAp#ERPOwQfJXWWroFB_tn1= z+(pl4rVtN005gnV^0Tiv6$pVIZutN}nv26Xg^VF#1`L(a+RRjq;T~9Ty~S*t8X|&5 z>bCeocMg#OI*B#{C4#u(%IckXTpBjfmrzhtpa5HVHP#h0m4Mb!4%oBqF`*|o=RXaCkig8 zXd%IC2_-CU72+79gV(5lc=1@!YB=s)WomK2%^*R(@V-n^QcL9u${9Q|-)Dmf!6WJt zR?$I>7*j%%t?)_Y*Wzr!R6{L^se)@lpo@}pxrD;(;bZV|gfuUV!5kxQx=`B)M;|H5J(`SwaQIS}_#{UPp<6)=>`Fkw9?;Z3l|xz=x~-+FZj3Cg3YSpgvxk zEuJW~G=^t{qC>ZR0>a!iT&_7?-dq73SKtdK8iTBuMMhmmB>IKbWsMk9)3HlvwoN-D z&WHhS28evzgpPf{xBF$of7(M6NRO5&_UodTP1lxC#EMg9NE!^DkLoE?<-b~$g~o(P zh*quAFtiI`C_WLJt^kJ)0EX~0%0wd8a9a6fL#RbTFs}#*{ab8U(bhUo=GUwzObd6cpSq<3a1Rk*$EFhf;A6u7I*#0O{EXl>Y>E zJE6X>K;cr*xR7*txNh8FpsqK>V*@0g2y|10B^okf(xbY+>!KEF9yibcf5|psqT`w| zJs6l|())$6DF`9JS2zS4W|%dHr7QnjSjI~zfm%XUteDbD)T2uAGWbTEa`%X>`?}Hhf zFPOk3n(H} z0qdU*P`&ZIOP@%E5F74Q(t-A0v6GOIJD;Da0daP*g&laW4vXcts75(&u|tz(UNmZwjBzx`rIdzQ(xq5@J4Y5 z2DgYujZ%>Fyw4>UGeva6;6*Ok0OBjA1r+2_EBor#pg@K;a!`Ya!F{C5Lv#{BpEj-w zFQM<8A|00jzHXHYCh!fuCUmo`dW(U^BvqdQEAttgqiaKVQ_iXq(Dw-7UExk4fB}Q@ zEfjk+kFmRO;*;Xs{ta0uj|lb)+x5o@z?}c$mk?ANZ{&5dScKr zh@@tdfDR(n(U>WA7B7R}qNBqV(rRtl+KFh)#&4$~aoXFrjT0{s;UP~;`Gq1rum1;fBV4V^?}HKCkk0$|3N9K1&r#*4wTwU&nQ3w3KoKaz`#f)@RE1y8H;c~MZl6sDA)=Z5~%}HL@EH3;Oge) z2)kL4!9pp7Fph=%N2T_PUt9RG4+7O*J8;uZ8&7=V!b_i8UhcIeiM+U40YSF3(FcpE ztv<7AdTGuFuJhUt*pP8S%|oLMoEQi=(0AoWFM1Dd6;rGlLfJH+ro>S+47H^JAKc&w zzyS%^3B+{>WGzV~05RX=?uQuhd;lKK)gZJv+2XvZG?Q=Zu8dwZ8D7I{*=)!ShGo;x zlV9#b9z_zQim4{VbyT9?SWVVg4S1BLfIZ=nqE$7Wy&?(1gYd z9Ox~4>^}4bMa73kaW)MoDR2~x$7^Q*clY1`zyS%^XaO^%Va=WON}_q1r4E5E+vY<9 zJ#9M2Tda08Pn+f*B^fDWa*Kn$QTo~k#(3IySBCRkpR*pt!jodR8L=G|=y$)N918(U z^0PDdwolyQfNTV5CU5{k23JV(ppbmy!LDdp6?Hd#NWN*cC-gwInXFb!fJc5a`*$^i zy^C1RIJKO1!hM#sJDy9WIhRu|PmB|%&p2gbHqfl-@%05#BN*;g|qAkLn%_ zDi{g{jFF$h-*LsiQfaX|EEMYIFTwxDy6u=>pN819^sl`aNLTx)OMz|XXTCi|_Xh1EFE z-Tq&;cdDz&#QgP~8frC(i9}aS|8KHs|3s$<1-yt+uo zr3@ZZxm8Mq=ITT|v}M(i+l*~}lkF+tQ)j~!QbnUeL8~UV-ync=T@jlofq2_+A;RUh zw)1)#Iv==tn40aaPjBr7B`k{YS#EZRaa}n4}5=hY{O;-#gr~%-U5|I zQhsL>$Mv@7mb--*&;RvV+n3;=QHkQY!?dZa0UA^=*Tzpv^;0`1s!rkWJb3e`@rQxeMlTehAp2mh(oENBJqv5w6gXVyTFf?Bj zTB8m_6e@egaJ1U1KoLqibh?VEk85iv91mj(jv8kObg06@g(Fu?OS>%-kx-N{bjAC8 z5ku5aa>WRSs7T%GiKPWRV3E8G0pA#8G$N$|gMgB}3|Yq{6;o*W^m7uLLL#o1JdUiP zhCFnYY3M-4Y0(`X`orE55jsF1bX8O79~y8XLc}p8IbVb!YKSM1gm!|?h=c&iQfaSs zkS0jP4Oq;j#|8A^!cb*OUNI@{&GU(b0FTgTpK-80PQ)>V5ni%D^HvL4rQO0kIV%Dh zI=FK^(j1zOq2IvJ3~j*xuF?@G5*ovpm$*<$A@VUI8Nh_OM$_E)TS?geY3KnLDjKS- zUwH|gO+yh002)Q9=XHieGa`zqXYlL{kuU%v<*Bn(!|=|UT0kpZoue2E07x+f4_+?& zER+BuKzW`DTUBp1gi-~GQ~;``X>vpiQ=_dO8HKERBM*Gt^LtrV#}vFb`U-}#8i89k z_M6l1edP}FGT@iEEZ#G;@w(9fchYp+k}0N*I}~a&m+z}z{@5O2YBPR*5}qtwPXVsJ z6(9!5Nte*uS7V-XPi&9{5+WDN``iq>uA|32xz z0MVHN8kzvRH~^3Z)BB$8y8Wj8Q}agmErN+ZpwUzfJ#52wP!DuK4NS4E=q_rS$?JF5 za9-W*HWgCqXPdnfIJ!FCvvr%}>6{v@V)1xs6x}tRo{*|LjYm%+!WtTTxPb}WwBiB> zTWk>d0Kkj^&B(xAn-#cz%{e!>|2O&E%eR3+7b3)nLtw!g<;JvvyVOa`RujpziW&q& zXDLKM8YMJ}P1=gS=p^c=kyNryBWWhxKBRT}@28-Ij#1soc-q>t5rYk?YW)cgSwBrd)&xPPymXj=-+274Oe|LKEHLo%itNUt4E4PTBeL*L8O6J6}E9 z!fs`E{@HTedUP!yW6SE}_y#?LG6Rta1C?e(log^4qSx+uq`|5sr#A+B4iviD4=w+t$8& z+lI>bzioDH?;h>o?K^$s@wILHx5c@6i2P6?1dhM(A0d$!h6uovF-eSiQxbzF+XGlz zwl~(pta;`)k|V ztiWM3Dh3W{h%lPbhC|`&6pRqlbkF=n88EqR55`mbx=Z=(Y_7X}WW#n?xm!bRL}aa8 z*w}V#alGt>D&M!<^TGbA1nzL!}4|#R1g`aU?*dB?f>51n?%z-pK?9r~n+;YJ`vk|0*chBL7Rs z6af7CWkNEs4J^4^|8F4^ml)?PVcO%@sf0ee5t_@b!f>654QV0?hKt`r zQKU>NVGm2SpscoXJow;|2xbrvVaA>df#E0-E@li*q7c0^K5WN+y~v~DTjL5N*{nGJ zF={e+MftbtoO4upT;0sf7G8_@0&0vrc1gbn0XjV%8^b~$$0RZ0KdM_&UC=QTVkzp9Hpez@UL7p&0zHdM?dyArLf@G@y&hf*`Si=Z~64-*9_ zg&ZP)iUbHeV;Nm0FoGndoPu}s%7g=u7)XG+1D1TmG_`t>&bdHP$V4cP@}UXugqF(4 zEw@al%ZR&`BNY(bqw9hHNbZn>f!5`U5*7)2ByiE*b$3P~!CDNJ!W?UQ3FAlewb z7|KF;UECHADo{FE{49te>PWOhXQ@(U!Nw~r-4v3VitFA5CN}=M3Ru(gpT!sDUF_Vt zzKKh%(~oStbyadmK$v5@13E%>YDz^wrk0b%9=I<*P)Dn;EmuykIb1Gu!~{2NDXzyi zA{qoqCJ@O7SE|<8;wvcEc-N-ba_RUw2(~u2fi0FDSku-0vvzKSxaAaL@;DKNtc2wN z9k!xM4z5%_guwS*to*dZ>v)YVOjF!O=!(MYD?GdWwt;VuAuOXD5uBC1&T39zrz@evGfM$MG)21 z`B?R_fy37BUnn?@UtJUe84U?#B5)^?05QPQ?Q5YLcP;w$kG$r||bKqGKi zgesSMYnuD-6O2o6MvZ@u*du?l%a(0?tB_K2XO)c~%!s=xVHbF2bdPEFg`MqIkKeHw zg`ulf09in$zZAC)jwPg&AzTBR0#{aXhCSs%U7X;03jpNfrxMegj+Y8q>_Kqph9{MW zb$t&aD;?_90LU^g1w?^eEQ$Fr zB9;%TS~2eR;zly^``7XxH;Wg5GdPD8c5@13JkS(Oa3zLIX0gnv8>TLwU$U{Nc-HvB z%(JWGk5!1g7z#VwtsaN7Sx1(6u__E?wf=7Mb(rvC_?EiLICqZlWIxTIk6#i&2RC~d z9}^*ZmmHo8ym2PNmmn6f5T2(6+0rC6J~H8%z*rhMR)=)+pcPU8sx!ArzZ~_ID?0E? zd6&TFMcG^Hc&_2gjBw|h!xi(iy(f>dg%QWwi~M!>A_bimuFnk-@fDNj|F~}tsYrc+ z#jM1$Ha@?K(;9ia4Zu$A1jCMmVaT;Dw{?rQyYG%M@MCJiuZwlQNN{PT-8(ys=JM_Z z4C8HbitfAiU@n-u_I@4465J{-w%!|G@vYL~H%vH^7n!zZbmNCP?Q(sGGcnhGh^uH$ z6m{=X@*{oVoSZvi4c+$VZMb)1Bej&i{PIe^3fJ&tWwQb1 zSr_AEgAX{rl5QbKTia{yE~0KmS3PRob#tN9$w2xow-nz!@txmwP)m3#4Bm3j_5k?V zY$d4V(fsfEQ?R{V1E?83{EYAA3)D^AB6r~w!D{|$!p(&_faO;4y&lhKN0(7*M!Y)p zR~tOg2{5iHm{r(7E(3q~vMPUc!ian!$5Mqa(qD~xkvmv5v=vlE@7d$RM8!O6|mPEoW%$V6Un8X9sT+Xdr?@bu##MG_3Cdoc&(-7 zJC^8;_mWHepMMVWjrO;SgQ>zMzhC$KFbN;|zzDJ2GOyNtgsbA8R?U6~-vxUWr@0lx z>Ae)^&MYr&@6Iwx4t3;hxihg@LnG&F4l8|O3b&AFE$Q#?w)c4J?K-qy+Phvn^x36y zD|Xg9eh~h?F5SKF+h4aXbELH%_lGK?JtVZ{5Gd?SKnyr~rGEFwOmcQyji^2!u(!zB z+}5`)m|F~3Y@eLIKkN31U(4q5=pXvdGBcsju= zF8eLQuz#(bxUUW4X$GP#x7Tjy2Saeu@mmD9mfXC1?sMEpEk;*vWQn+!?wL#X*|x`A z{+SEmt*=(Pd-K~5UZB$cbM`M*gzKH@6W0?4TW9AE#uSFd`|Gh0H}As^y}h5>r$_ll zf6ooD#K#+od2UO850lYB+~K)6ec6VL8?*K?P-AF>ngTuigKH{IB5#-k=PjSf@zDHT zdzshIPji3i&heM}VDmA z&$v}}r}wOjd_{Vz-4A+tG|Umy>y>UC&ESO5_uu!spT*uXCg|&vwCw6h^1ZW-#dA5s z{%OxFh(9%k{vG-OdcncA(C+L~k|wi-KH~cZiyfmo#>=t$4!wJa`gvSFf9D}(rsKK!ds*K{|28~Cj(WL}Pj|U2^|FT>Q=Sd&ww<*X zif#>c`bGEb;pQfz`Xhe3cs|Wr3HzNc^juy6;?pYv(=wX%}CPzekRx{`#|jK3R?>b0XU0FunB^NK{FLKlw4C*gXyF z&3y_!b0sQO#u-#f{y=xo*+{Rh8t+kc;_jyy!k0ino? zSwtqF$<&6#;q06QIHd*pJ$tPxAGO>r^W9c7B6KLwL#(Mc#%Szt4#OkmOfhva=F(`Y z_WQL0yF<%N{;M7uO><_nGQMP~@vhoeezYJfi z+?h}((Z(0m&clNw*6mUMV)_pL*Y2I)gjC=f^=r5`t%v)Qy~oVOe;AI~>Gs|EGjGtF zH%Obve(KFN%EBA$PGIL<)dnxqjC#4WxTBm_m6r$6+oJD3{HIG6G*-|9Ki=Vb zqmC^tTX`$NzN$C>O&+Jb?#VZLJZ>#(YZXghC6`w9-2oFp8b>FZz`Ff;x8Bwl!LH4pw1|gpduQvctmofLQ~m>JyBUmJ-?BVId$1Vhb)XrU*bBv6 z52DLH3J1O~jNkdtzL8b03uh63f7BqebhR9xMS(+<|5LL)YtX?Xo}XhfIUKJe=pPn! z`6*pJK?vPi&!MnfQf5^h#UXS1EU(3UmUy)Iv(OD3=|-UGyZcc51mlz> z{(DDyx>?q;)~ys(%YLF;)YkV#{-gIr>l_xX%qJ5zb6wqK9!`mg-Z`Ir$QJ>0D=RGM zl#7f)w z?VP;+@BTkM)uLT*wNEODl0-$U)cfO_o2!b#Sw5##DIVMNKQKNvK1qO z=Krk~G&L^hB-K419mQ~7q*9uow49w8CTm;Y-u~IoZr{QeFL%t!!?|^#X;Fo?=$|Fx zvtc7GeE$o{-+mtkpUpg7U|dQo69*)O_AZg->ugb8NPSxXa4q`WNv@RxyXfGYFl^V+BAKOs5Pz z%hz3V_Cy>O67m=4g@xbmtJqwMbA(hh8y`w`c^wj*2)}rchD8^2i zj;4W{&YtuqF_0^@mMrT0u{g39E|HH{%*OGoN^9S7ywzg(Y#u!dm zMqWf`fm)KD)d@fJ4{JeRTWEirYW6%WZqUrl9=VpNxZdf8uc0JLgQ%_5(m7|@wd0bW zhDXI@9Ct8H>7rNgU#O1$h^o)WAzQj^xw8kSP2i=;pv61}*4c537}d*zz4=F3GkLyPa_u}>K}O668&rhFAf zZ<&9e$1h~J**Dbd$G~QOs&&TD&vtDkj5{2#= z8YBDkUDd#g0lYis=4d~UZ7yfzoHhs!a}149{yn~QoXvB+J}NHvHB*+x*`ABRw2r^A z>*f(=kDUAU=7Ncf#W4vmjw#mm~FJ27up?a#ydTPBb?{b#R?LynOWR-H% z%t@bk#v-ROiK-l^S2+?&@u^cb%*=uZxhk(O*w}-D-SffsvHarHOP6k%`-}XUV7&sX zl=yYmE$Mm>146O^{WME-Z~rok|cJ!(297Eo>Nc7Os2smK=p}h&ud|(Qh8AYsaM{d@ z8GzjkW6?Djn4^m)HXh!N2#H<_c|bC`i%1A8p`DP}G&D@>jjkT)Y`2OAE$A}kX49RF zddhWV(1tEKZa3xGD8K-Xq23r7q)13O3LxRmPpAOc?gNXr)Y)7m(^_r?4%^Dk%&u^Q zR&EQHRuvh%?jDN1|c(D1Y*w$Zy|Q!N>$LW(aqL% zMiBue#3>?Q2JWyhiX(thj0h4NQRY!y-CgEe2JDs>c`L7jD9f$vY0`Rh_;eweUanL& zUq9^_xvBMdR4`o`H`5V}9)@!UButa$T~tuGn=!lxBr52I@p0COI8}rtR9hf~mU4v+ zwp~?Km@03br)0A>LP@Vg5;eDh23;c`3+zoQ_TYkq=Bn@%BjDvn(-Ml2ME|5nCY2t{ zT2fWHMM-EvSI@^Lc&&V437aL~m<_5>^2WRN#!Kxi2?PiY`hd)!Ps7m*oT!;6K+W7@ zPu@2KpqX2!*I~t*SZZ~5N&xcSWj!{m`-(;yA_z&;ND7#BF#y$_p)5I8Zou5%H09-0 zX8?4(>rHGtyVjjsk<&#-l7q48c29diCAShqFF;5Zy6!SE|FEhMH=+_6L@_ARj+hSi zBQQ8L<|KwNg9AMzA1u}sZ+iy7md}9SpaJzkp8=skpXa_o$Rr$xIMj@6Hw=5F7MB^U$Y2Xwaw8Zzl2)$j(w!cu0len20Kl0%{sW;)q1Z08KeUHQXA= zw6Vh8@)YPV`olD=FmG<+e^>=#LGL;f8-(wC3J19?39~74AT;Q6AU5a@ga&=7)0$!U z&FJmD&Lc+D8dTX*FLG8g5b>_?v9R9;l_P{r0*D+)f(YYGAWA|o5S*GmYE_17-em?h z-ry#5G|5Oarsl2=#;FTu?E}5&LN&cyDg3oyjRcwUQH+97rBc*|M9~Drj3qn=kW-{v zRSI;Ly@0TmTLpr*ayla=2++#0LH?}JJ@S1T1*IdXFdRuliI9qpp+zwx5X0eZ5X}`K ztmPJkpsifb$P7_hxpfHK%H~XGs2#KCA%g%bqv8lfhA|YYi=r6_0A5JiwXES5BB145 ziM*}l%;f?oXe(Elc@yI@AP9pY(b0zx#}YsR29e$6_h2~@RM^a5nOmZQmU4~rwn{q6 zMN-gKt|ri#0=9CUaa%;$@asaDP zI5U<<5krEM$O#!FBqA7~;UK1_jEtAoDg&!-Aq-l|mBZe0fgH4xHfUT5tLXJ|wfCJAH04lg^;)|@wTi*nG0uDGACAwpoB2KkUA zNsK}Xr8ZS^e)uKYjs&5GMiTl1`bcd8e)?9_CR{nfx8_E#l1 z%W1OC8oBHB?Z^Ez*ERN0$$Z^B^#}u4_X$JDZUNM?6jBKZ1gekDdN3%$Lmz2>>i2i| zddMlnOUx|`xs`mk(bCg4;E}~y><|Lc1=F~2^avr`3e?-jO1)3rz!{5Su>zr;TR{Cl zfJfJEh|5K6U&+Yi1p*w+t;~5DM6`12Ai0$`xMuW92+im~LNmHiuepNsYZ8edMnS10 zhHylK0Ms~|Az})GBoIz@R8J6hb(Dl|iFR{$3mF@hvW>J`Zl_KkR!k@_`r$||SA={n zkKlTelKK>F_rMtXRQ05O*bE7YJ3%S4`xr;|c_o}%CWMxBo$@r=rG##Bp(V7TD~+d5 zE*jtf3?(E46o!yOF-C+#K;#hvyMReda`BpJRol93xi}ml9&SGIRy|*kR&EIgTMrIT zh>e?OzKZ$b%PChD0r5+VX48IK466rd7^N{1A4VpLcH(#tJW%`U9+wXalj)6XV3 z!J&DDo!r)6B?6=xtbt^_3)6bCl0HE~gFZuZgEJ&F=rbfX=!S%|d{M8$h?&nd4dfyr z^?0BA=f=>(AtRE(hY1ajNQRJ)Ac(`&;iD+^tR{qzI(M0Tj$Ozz@j~T>w9I`q*tt4L zUbj$8FIdv~S(i{fm&|~;V9rP=QD}EL`aQT1W_%TP1-rbZGvOCYH}WU={_5?qYzg zTw|QATp|N*<&|Nya?1>~mFx`hYlHKj3`T|ObyqTuE&G~C2JEkj9I-1I5(W{F6hiTe zsEIJFMSJZFvmhSj7B{N`VB}MGJEV ztIyR5C#ioN;Pzp{9U{&n5U~nGl;@u7H<@~*`&@=Jt?Q7yl_H5N7gBkyME_PONh=p6 zP2~z3;)RLF)|FHgI5~zKiy{DsltT_MD1r;!K#Hg%lu*N!lql^Q<+R+36up%yg=poM zDX~N4&bT>ho*40rk&LL2&?Yi^P6T1&m|)>l3=-KZ^oiFgN9ES2pblO4#myzDoUL2} z26pJUH&boEkcg-xcx8lw5fL>iA{2v3NgoZ;4w+!zT5a$=DllE;R>GjQT+wYqH0>9k z5+wfH`+`+rX7R4S&+#eK$@oeeLc*(oqwrhd2#Pw>Q-f#Vtm?Q4B6!@1TIZ^5`{-Ft zIQhH(i{k$Mcn2^#_TG`hV86akw}*~T`}?bxeBidz;R(*!tv7e{(|_)rV>?d~Gg@w8 zWw&+z2BXd&APX}%tt8&u)7rekP%@i7O+te{PiTYZNjl3I^=nLGQnhN+Bqw>oAE!>5 zz(B~PRDoguN=B&^F-SNjQU){`29kR7QzIhT#ZdOr$AYhy`5|1mQy*Q57>^dk*p~ zw?YVSm%V$o0ux~Sve=P)#&GN8AQ{w@K zLK<<*IE;izhk8U=d30;}&e_;}2MSHM(zG*r<{S4TR-q3I`7L+xry=_dx`5Ml<}m6l zmx7GU2dbuI@U90ZF%SeJL`XysNnjAlQr)3aNDK6mJlE&Ivj^SfZt<#&oZKvWuW)V) z-Q{las?3~IYf;jrUZ?wEUlU>oMHomWh~Xy+nx0%S9fC#=n8s4wp&Lr=p}gGC)wRY- zIMgY+=peKl@FcuieEt<9F-GH37!*#7K}yEIMMpOyIw+!!Vh%{Pq~>}-ES6gdfh%;P z{9uj>JTxyba^tHsik|uS^vzO?AVP>JaDc%$pb|r2l8nQqbjU&S)oYkr<(ZZ%muYW3 z^qAxA0leIh(q_5(+iPHy2wO?>nj^U70vKp3R}6ENOJks|Tx6iFTwK3wl(a*0tMxj} z7)dQnk9p+etLy;$CK(JcAyA<~VFl8}97#N8$-hNWKz9`>+<{sz@XZ!XL}`=>U4F1- zKi8As1erOO1ONaK5CZ@O05U^VHvj-{b-C&<;KtlQlVkAB@9y4?>^nX}DS%a57BWdJ za{EGs-lgPQrW{E>Zr^{=@dAL6AuE~y00c08Z`A3so|AaLu}e+bQx*T>UQtQJ>OQF| zO*8WY5i)ZJ*F&x|H#Q1O-rgXvb@gr8fJl1l+-CpV&wt&`1n*ad`n2qQOXp3r1aMuD_6Wb!^7rZYDP!SA1HNWn) zOh#nZDzC3U=cI$DYpdy*Yp!mlw-5eQdAr|T_xFD?k@eMF%t@!56E^3!g67UyEBI?^ zBAP4OZr9Q2R@(FxEgd~49ksr+b2Qc9xzyT8ccf#g>N++p=yYZpmcLq~ZOvF#E~!jA z))OKFXD9~Kg0}$;>~&CjSJCW?^qog4{sxWRhGxa+w>qyrQ1=&d!v- zTzvLj-(b7ha&CTF{1O_ky0e2K7tABWuXR;@?N84S?6+l78EDknxtv5E_Z}ry^EC5pm%{EuQnB=H3Y@CTJroczh z9=Vs|2i#cRF+Qv6N-Lo%t#=%K9irxq4t-BsxwS~AU8`f!8%Y}t_IFqXoQXh5r4_jd zg{z{)ELpklRXLq}+NlvNYt$MJU3Vs&0F6pbGZHhswyKJ`yI|OrDRO_V^er9U$iE%y zRTn*gK|`mwN%GM$NV*cC(|yPCJw832i^_kqjJi_9%8uFQ$}1bgE&@2`w|uNPd$CDq zzVzI;XsphBt#llTySsF( zK)JAWuOjYAcZ05BTiz1AEbCp~t=+AOfj#a8*FXZul>JKG+N`OM=pZqos<9lYzx`bL z@v2H3%~we?;<;yz8I^0k!#G8cK}=z`~I0 zP@u4vcYuDJ@$)<1xfu*#1eh;Bk^0nKbjgMYEG%_B-L`f_Ug#3`Ep^8XZ&jg`qi0EQ z-PAP<<#=3@iy^??0BfK?%0b(e2!&C@*I!Ws6<52zf!(^BhT%`5aM)K%U0+Xt6T4kc zU3t2Rn7;Dif4ya2#!{{Lrh8fM&&Cb0Qd3E;*UGqT-{?{KGhDjt=KWp&OK;xh)U|`S zQ~6eeVK&DIDJ!-n_S;Ma11t5~*eK2Trk9-VA%E|jr^~|TWpN2DA;ydvzV#z^SlbM3 z%Xj~CjykOE3u5@l4d)h2y~NL7_va;Q-w=_{m8OlWtHG@QhKqNcH-nqM@@JFj?jN#T z>TN%@HQfB#flH`4W7dZBT9%IM`a9rqRFnJJ@;7Pc)JNm|&yhPA{=k4FQ!1O-5~Sg# z+ZKLo_0A5el(g>Ea*A@s4)A>+;8+YR%lis|l3goOZLDxL&ewo_7URHnKA)TMTd#GhGyPXxsj>dM zPwyxkwQ`mo+xBENH+! z!NvVz4z(nFEvfSL|IjyIilL_Zseky~6Je@wr~>Js2H^bISRX@v@I($ z#d!f~e-<2l=|O`u9d=Qz3tbehQ_xWKPA>t$K08$F#QrbK+!4!+qDT-F!-HMW)FD_KF^<|?DkmQf)iwL_%gZeh%R(R+T%rBw*6QwNX>HiH zv5!LPi8*EOanfz_MDfM5^I#UjP0hkR#Flzh`oY-7Dw7DTr05qbg`(@ z7OH8O>TU4=Pe}vcf_V5V@x#$+u})rCr-|-^`y38R)NAs)BM#d~L_T$oD~4#2=+C`s zjlbveO51PLSq|LDntqnT;O5QfsPnTi+PERF6kB}d61ZT(SYWg#lbd2n$EeEyvyI{# zg?M65jD)cU_%<|^Xolg^%D=s4+5>zVB1^rqAQ$-4b%FlckvYGUBB4rnlVS=+Lx{w- z7i`IRn9#jg8C17o-X!|tpO6_++LBi$8}>@xxN`U_S;Nr@i0ob>hrN=A=n^jQy)}ou zl8qgGlwF&;SlOvq${9Od{5G=2F3QO{8(a zzU^>)g!OMMdmmR|YX##l4#rwl+|ePgbU7rIhS=_%a>*-F4tu3JM3t7W?sX$ezi@I{ zm)z8v4wl52{#CKGb$0bpAJ!aN)WI0tkw)m2iY8>W;rpluI0J+H9^kY`yfl;Ebz&G+ z1ykPze1`fG$b88P-ghj!+1xNwAHl7+XzaM?qDgDaD~O5v#Dm{3wMFo}(xZ6LVfQt4N(*Anwi{O=j6r4E%{-`+lP z*sTk_>t1aq6x{I*w&K~Z;6~O(>2m??(K+N*Gi-nKG+ zv&CN;Bus2A|3po^9CyP!43j0hC|wtLv_hXB)!a=c2%9Q$yiL9&#VN2Uvy)yw`WFRz zY6@ICc3l$Atsoz2-*r=Fv!Oh{vXGjadX*yn>Ag3;yVH)0in4g@?oeJP7(V2kbZedM(P8tkx;2VzR=HTIxOQ-%VO)~7YWo>{1LUgv zoE-|hrg)qo*|E9{6x#+KH?w^HcH7cUdghAhu+8*3YT8-~uM(@BPcOg0IOWk9<{rQN z1;g2YWX+iF>A+smL10*;xtN!VBe8@9KJ&l~M&egNdv@*kp5+WKHBf?FI^tP%r!`A^ zu@}LY>M>+NHvbc+18>?>=UebE~{hDry zyBKp|($Q9@%CGqqzikEZMB34zS8QE40p1k^wuvP;aC0bPDrrH~8Ub(z;C{^_3JAjo zTc4?Qyg>QHX-ghb#Zz3Oq}POUwuPOuLUVnq+&f?Uetd#I6|Kxpt+$5x}oq`O;O;_AhRJ-<|CCULxx$g{wt z-1DM!seUG%i~Y`Wq7dIDRE%^ThtQY(YnW)HQ; zwhCb$7ln6@e^it&;%y=haIr7zAovwe!`pmEz>{;rJ9ZD+QSyz3$~enw;?X3)+uI1m zW^i4f5eV+9ygfgwb4!JmWS{@&+ko)*czkFhw~nn@MVxG?w9ezR`@ak4YB#&tU(@$; zC%E^kygMi*>Fi6%_8ST&PJQ9sou)_?>&LYD;k0L}85K=_7CVd1pu=AfxZagtc>%eB z;eCXQ&obH7U>bG|J7!-T+rv~BhsRN`;Hc@iKw;m>HOBB4>($8!Ix; z$3-Z2@l&$uY31qz;OwS)Lze(DQ6-@}(@HzYpG$FLvtf^AVU-zI#`9i(zD+^Sp>OBN z;Y&y+V`remN>T$@FvzXm+_+QBu|tEf$=MduUmJXKs8KQjs(wW@Z&UDb`{?^_nnyWy z+7~Nhv@j9?^I%U}p3XFz8^%AF=)4Puc2cb?@MzF8CU2-xzqkxNzrwX9zJLXU1H~5Z>RB0TI=jqRtN3kJ5j1zGh0ND z<)}0V%BrK?uYp6*KhoJ9TI~Z(Mdi*i0X%#Gw>3L&cs$B8XzzP(k#5I$=|c59&{dfr z4!fjqOGe_z$yz(3gH3JI(9!v+|Bbr%tr@Elua~nHziIWqb!G!-BKg7H%kuu}_qbaT zHy0t%3zUQ3s)PmMuGXcfC5vro!u%ecjXyx74V|U^7I`^MzH6-b95Fi~5X&qwy}lf} zx8+lOuYmYO%!%#!>N!Jc+8%_p8uCh>;ja|7RW)9S$Wd4}mXDQri5d@ZHaoE^K`Kfu z(HyS0{hSoz?jT|2{NXznAnE&~OiwLGQ~CE)VrS8?sijnyU)%m&>*||1@#Jz<>-n*)rR-t)Ib;R5cMK`f;DJL+b~IQBt+BzG~P!THCu6JhLlPk9w_Y0 z>46KKC8*H;PWXMrU)L*rVXveYE=qp&@W(pyD3rAPRQUvZR3>!f!GviH5YzEb(+ z>B$z1sSR`KXf1GWVdR)XxV29g9!rVRjY0-d_*~tKFTt)ywu*${!89a-T~6=bH$yoI z5?o&FFz%INm@7$!%aR=Wy&J<`sWDuZhX3KVG&VlUAto5^j*4Fm`psL&dA03wK8-+$vtXJ1+D8h)K;0GAJ0=eRzGX1`RE| z$}kijQPf;~vov~Y=~}otF{^4M4NA79ZRWV()%*+tRebH;ub@^F1Fs9GdUp#+AL!Pp z8yE`MN~bP%WJd&=zqbs_wxQ(NXUre|0uMX?nB)UuR=lMuK#%u&+z08QV4N(?caG#9 z?fqEMx^VS(@>&X+Xo~7kZ!qHN5*9EmX+lo!d3Lh}6&$ltFHV+-J{^aTrZy+Mr1gW% z07~|s>^}Sy*)!bR;)?j5{`&0gN>@ekzsYoK&+1!=zjHl5UGOY(zZgqB_L_f8Qos3L zsq3Hor~5iH#i?HU-*r?6G~dy`jV`%uDs?5xcjj5Cu19(F=(X%9t<3W1`fC>pur$dT zxbiX+P6|eU7vn#Jc7nXOz6|ZU6y4Ni5sOom3)aTHuXg+Cv+i%u)1owE!ay^X=?TJZUXe_OyysBBrt~!zeyx6_% zE`sN<{j$lcp3QdI_sKgsnfG}~H^4Tpgss;P_yIpj#Fgr{d!b)GIkf+XgO*SeX6@AJ zZ~iNn_3oEwc~^BJ46XglXBc8iHwyN)07UZW4h$Yr`=LxLq5QX2E1wc!Pdjt5V4?#6 zP6#GVU%H^5j=+}550VTKXk7`@r`DIKxelFTlmE9UTwOmohHTof_xtP8ai&D+t9qghK~LF(OR{j zJ-RimRi|H2?N-u7;O@-1Pm9h+KlltK5(M_OF>)Km$;L^CN}`#>Xq**V7%d)y6qvPH?GiPaqgG*s`&U;)1I7>r;wA zoOX}Gt8am3^`AQ?b;PT7rqgAON`_(f|C&j`7zhRv%z9(e8zk!7JsGxj>q+)uWEK5b z2W?mIPfjmfigN`GSi8>g!_wMsdjiubOwZl_|k~s;r-nY=&lA!*CX?S?twGaqjppnZ_~Zm z#Prsl)rTkt|I(&!T}&6mUs;a6*5^;ZSNUog-^+R<<_kq7Fsyn7D!IN*Ul!a&^={Rf zL5f`*aE%-IDqe$o$$WGtjNL7*e0I#$LG(25xdy8j7@Z_S0vcNY@I{SY;Vx1))A8II zFS@qfvRrJZw5`J$%k?)TSsLuS64+fJuj0`g8xq7h=hb^M_#XQhNyi`@7_(F$>{gW$ z^OVWM;vvWI^sWSpzx-8Ah2d*|rDNi$o^rL%nDdPMhy8jj74l707u^5+tFvcYN9rUJ zDxbRa8ZAzh(ZhptfUMhlRa?E%eDl+u_5JJp{|8(gH@H-r5uXQg zxBcJV*ZY%9*g^kCOA0)LG!(&CLSJ_Y0gHnI()Jw;SrFjdmAn-DMiXQ_pmRR2o6|@xJ|vk6*}D=NKA&fIb$kO>^Acpc5^-)aJp2VGK+-||Q6HHBV}u4g zvgi`7R*|d-Mem5mX#O?d2FY(>6eU!67*zOM z)@I4Q>Qh1p<1_!&wAo@vI?^Sgs>~7v#34|w%#7fugyT>`yGT^raa5vmXdnMWgk+DZ z5<8+|))qj)6VHqbU3TC5@*s{Nn^f+~B}A-mni5T`c*DzaO-G1H<6LrXXKzS@bdaHj zmY-{<5{^R=<&9J=%3w>aRKTua79m1WR}7W1AeD8NS?s#2wr6drej7MH))> zSQ4t&%m`U*3n73aJ4^$_n5IyUw${+b0EF3{q3U1k4{OdWEfqBc8(A2@2^K|FI6x4t z1J!M_G3sM{v#i4dQQMBsT1tc4VXzlf*8ZHk(o1&eir|7A3rUO`L z1^5Ho;_4s)j@dS39PEcV zOOrSW2@_<82A3WDoomPDA((T3^HxJP6iN_2N+m?$;%ZdHV$P1(-#JX#S&Uny|(vn4$DEmh9Rk#+_*tiMq~-6_*DVg5M*puF-H(E zX($?ruqh4F@=5LQDdZuoB$-4ismu~)EsjG`%O-iGLMZ;x@0y4CQ#n1a!g$K~&kD-C zJGC$9_##Vc_O&m-==kYG*6fK8b=#GV_}<>*SB^)>urRkRA;ACU@YfM7k zku|0&;XFrVXWzIZFA0TNX2!2Na}h9K^9!8x%Ly`O37;#@QSVEgk`A>Z%R+-}SJKTO zVi{eTWxy%RSh28`5W&z0nU7ZX-i1DAUQOz$*8B^y!fd4Dy_Sqo4Cx2k_i#ob|u6;J((_!4jtQ` z-GWe$I_vqjJ^U@9YELY1gRwj#gMAf|8suYOWKe@~=>6Kw3ZMGtHLh4BOvmdPUq}%l z3Pvs(WdSfd4q%jR3{*x{N3C^XBC?`ks~RwkP|S=bG76Zj`kl2&_PwRdWN|huZ(fWm zKgoaqLzR#n(aM?(KDF}?9fW=;!4be+2`V5RhXTaMp@4F6$p6}rYeOg!P)7`0LNklp z&*-N{+!{o%17rlyTngjZh&(uff2xaUce*htn9&Atgf;}O)q&bdF#yXB5Qey;us4P# z+4Yvlk2jNrvZTGa$e*Cogft<6OhPtCX)Dsx&<=M5I2gEHsl^~8b0#jXeMaOXyTtt6 zvisY6Eyo5@#=iWOe;A533s4m$mg2z4p`Ma?&L=<_t(XYRhp~itAmR0&lfBK|iLfZU zNSI6@V8Sh8#(~|dlL=}9rMR-)&tlyBsY$IYj56kLp5!b4oD+g8p(Uc^5Z<|PL@^wX{A?abqxr*Mr67Vt?sJStKKt>B%+=@{%RIGlhH*#W@_T3c-XTi z`(&!M3nq7Ex%MFdYBJMeSWBo_jYoyoZ>*{*@5DX^DWSqMFQ|!Ht3dK*UZ*x@j8{T< zcbi7?+-D3|LO6Jw6s?nyK_x_-kquow6+wOokoJy|e2^jxW9DExZ&^>Jo~Wo~kYE&V z=DRw?RrDza9YJnrjOt3HVT3%@#wwN-5iCFpqg9EaL;(f_T3En~HH1yf|9?U_G>t98 z;#1^i?S~!8OEmfScjqyF3WgZaFjd4|2^Atx4oP>enEJ1Cq!Ko`PbiDZuNW4UT}1b> zmr4o7CRVG8(si&@muF^L8L;0RWHSE-4~7g`LccDT>3;>Lyp%lp9zHY6+5@qY$eBZEd?KquRk%nO>zqd?zH?a7Nx1Y z;j5~}+8Oty;973^sX~kF5TP1bLhNL5NMG5iwJYC|WvwmG><>>*=PHUNG*9Na+8*a3 z72PB9303SzRIv8V5L-1Hiah6KFbL#?3Q4X^ApMA(RO(mM4mrY4oFFY$VJ&5X~VFYYF)b{hn@Ehwal!KtKjL|Rqr-W&4UH0g34*RL*oxhMP=*8)p};Dv1sJGaXAoj( zCJTl}VvvDD2s5_^mTi47cL`UC0#!B6{;u#7Pt5%l(EZA$<@07LdfC{RWdm@UB+{sb*#JO#u6&N z;M6(rV3CffLD5|_;>xiW1vIm+W7;+b8MJW0t1G>+f+538EXRSKLtNFg=5)0RxK*#+ zhLlNPLMN!~^JO*#$XHZ>I%OD(XkeU!QEsiHZ7+o9l+UmIXVbG`1cZP>urPz4!4KIzTv=6^sI-nM?#*Ixyd(LR2)uuC8c*JIo(X zR@jrM7%0XJ0TOO z59Ndgwuboie?cdd3R3Y2ySU>2?RY$HOvWNK2*jv{xvnsqbwgQJ1S*j%a)8OwEtT?v zhfaE^1sIPQ4;7END}y(YphZ6HB7PUJrjssv-_& zfY@SyWtAOb1x>?dfjQR(cShZec*_*3~ff?5UrMF0M$Z+{eo_%95bY!LX zm0%c37{Djr&+`#X0)fF2mn(03ykRNNNi*QdLU-s0=t^pk${~^h2i_ys_lvec z!CMg?34u^(42kb)w=h**Pc5^DL-uWrng4$$Sh=Nd!sxPu6WuR?!|15|_4Goxt{tC% z665_6#U#c0VQn5=YSj`NxWq&pLpc}58f0>)1BTu*^`bL&eh-noUd75kPqpc3a-iMY zcGBgSiGThdDw=h04JDu4@drwN{Kx{0b$?XOXS@U&eQOE$8 zhB!7cT0&rjRVD&u>!Ru|g}!HCYa#&*?$5#zW$5rn2U-LKkRWoF65}&g@ z^IO626y;`QFrdYGTt)@$+l5V7Z?Z5XW;3P&0VBN~-Z<7@1d>5i8PzG;>*4hcY`Yh{X5Rfz$W371#QH@4uuUqJ;i z0)15r5(>4theY)!MV+}~<_E?y?cwtv*^4Y}BeYhi3qlZURa=j6%3k%Vpw$No|3w&D z79&I|btS55Cx;*QVpRpX9)uX)A0K2YbR~z5GyXa)=wpYSb$n zQnW^>X_&B3l`z_1A;P5u+oEV~{RmG_qz9n*0T$TIT}s&eRhme)*s<6Ovqxp9^Uhhn z5cpN}mQXo-rNoXy*i17SFTyq>_66plg}@Rre!0%P`iMN|qtcm?P}v0KDC4|@gqVi- z90Kc^k!OjWiOhnbu7re{9fy(ASjzj4BUuK5cRMB-MLxt&%$)UsuSTq>( z@yr;5bCHk5bCF@30leA?vPUh^ ze2>-AUP4r5`9S^tVL~gHV@}AK_Nsp^{i`%?HSpx^l!Hu@N~mD!G{#3{Re# z6sUJZfU=GVB=>*x4^l$mGg!c@I3&pK8wdJSD=Hj-wr}HqV0l^Hh=A!ztXaLI0qq@8 z8|~1xt#V{QcO?gCjzd(Cd(;515D)_Z1OPGvL@)pVZ)HD~YXMCf(@6gbcfUA7DVYpO zNWy4gzwuRpy}cLO3mvvyn85ej|NR&pApn_?II9ByLx9?krGA(8XX!o2-9>2Ja=Cw0 zdco5sUs@%XHt68_YXqA^8+2%LT0o@Bls2`KO0pqs+5@vfNz3vx7?Hxt<#BgtwR|!- z^RZZYWgPfm&Z=@f*a%R{{eQlUE@tn21B+x zLhIR>HsBxAil|EeYSTFmi4#-BRBCbMk|sA%PU4a#HGcm-@ZW*1jQ%hI_kd+Z{$S{} zpDVJmnf5E_n)PeO^K2j8&_#oM`q7E*wfE1jGPmcuet`Zv3wzLuFMHc%2?sH<=M|H^ z)!sE$hOE@!R8;F!sNS!x+=EQquiML1tsbuG%C4HtuE&I3JNfloI_`&xcdK(dZLBOT zedm2uzK=AxnwIX}w{_X+JzUH$=uvhx%6eh%e5yLDgkkM(H~?-B5-GnW3~yW{ zDCs`k+x9)W?YSRwIQQoaS?=rAMz^0`g;#G=RlRC`?fbyqV*PV_bv6;+GwQ$cruS*l z=DRg2RTZh7irt$1;*Sh}Jui!ce(u_cvKf0Xp}V&8A7*oWy$f~Jbv1M^RWIx6o^0!f zdazf^x`cSSn~jvywZ~eRVe7xG+2gLgvent=c>aTjav z)Z&JET^IZG>&TXMYZ!NX67KKfv}41v^&Iv7<=9IsVq_d|qs3zb-g^(-vxVjFc%hS5-W~$!NM6^=e)ksh`^R;7c+VjI1)Vj0qgUAWGj|-3?e02??QC z&>Tz@A1OFNxLOK9cQ%W*fahEEek?i9z(}|GGB4BSK<8P-^k>ga7|}N2Qbvd<%r+W{ zBYan#J!ck#%hKV4mc;qAo*U<~y!;CL=Gw07w_e7|VWc*qxksmt)TmU|`RMoV51kM4 z*@~tY&5U1;WSwk>wa8%js%1o^MmESO%$9|SW&@Z-Y@w3KTU_GUy+;7Nt&h{$6jQah zy|F!XJB#BTusg%UuWy%u9TvM?4g0at-WSL2)kuIC2KW~zMzUUnXR(Q+saV8ORJ`K2 zu~Fk%eAySgCJS6AyVfOU)*1 z^mu=~57*OKI`vLHrkba+(WsMj9-VFj6(2_WYJwIYum`rL?NKpydq$L5BC{2rJo;x9 z1B*)>gvBV1VDWpSb=QNKqy2AP`&F-}=g$lBvwQ0Hda}FX(-zgD{n$e?UthwIy61`v zYyIxr=)w_iSx?u(V{W^p@)QsMUq5u#75_{Avrd3}#(`m2LI?CD2RGRi-Me2^F;1X# z4ya$hyW^?7@!@;=?fy72btQXmVIN?BJ2ZZ%11e`%VQ2Kv1|4a;U7){y)vJ+iyP&H! zt)Q*e|C%|&x98T`HR}Ud>tz@#J}xZPx;68u8+4dBCEvg6L=FKR2J{Ee{Ih2g`dj68 zW!kS-`K!B^Wmo-rQy*7RH103;WPG3Y(o?i)54E#r@b{d58+DFeMz6Q`x9RDxd%Nm^ z9lMt5yj6}xH}9u9zo-Tay4m>QRRlWfe+_WZe}2XP+0WMYd$XFg`1@z?+OJ=(ytI(I zX{SN-dGpbmCwnuCMq!=#XP>mX)x)Z}29Et~6JPuKE?whHXJ6m^gQ5La7>@h-S5wcV z38UpL`{Vw6MW?8rxyUYZS2bH+mR8!Q`6uvO{reXkbTnN&Szq;Yxj>q==D7{C6=XD? zs`u@yCN88sF8pwx7@u}U?;eVCejluQ5VW6RX5FrNF6-6P*6n-C{FUGHXq?Y)AKYJf zZf)28+Mat3f9Jo$>lek$@(A9GUahO*Gwf{N@8V1xx8t*xUW%jLtcf3P{nviP{M0Z5 zTdrjM;Ty7RTQzI(s=PS({-A-}{hndv`G~k}wx_%I?axm5rM@rzR>rXE;m0XKHLM@{ z@0h=TRk*+P`ACZU#T`I{_gikhA8v^LgYf9TE8{S)o=b(IJwIvxispcSrg*lO;lIlG zqsO=X7w!>w|IR(0)^|-;_khQj;G_EvzmJAls0G?@uj<$1JqPsm9ryvf4L4nBXm#OX z?cQJVv&l!tflWKL{$cKmx5ZDYY2Hq6tNz3KFAw6oH@AFwRNT`lju4db{(kAa+ztn^ z{X01?qlbQeN$%He#?lb+xB9n1ADf%NVEVU)jsPp^I&i|9W79L+IhqjfzCyOf zqVPAkY`e{VH#!Mc!rY0Y3vOG+zG+2ts?)Eo^;2ig{iTBKGqo1{uja3QKku-Ny+lwJ z8~=+l_D%91*0X?m*0|Ae1kD~J_*Q`ZweLwy+=Dppw zO>=?y!*V$oi3l1oI&0QCQu-N6*`bU5u|RNw-jeRDwzj>rRCWN=ufz>~$1= zukPb>#``nx#PPeEFVK9q1VnBy4yR2PA=F<0H@{Pi0L7Q~+vRWW{dcx5;R}&Ezk}>` zr;iv8{vIH&=@R#&xqI2}{*x#TyE)&XFEdZRGWuSf?=sEC%WgjXf;VyBgEzJ{}VF|mKH#-BAUJHDRXtkvMM@Sc9o=Y@X_pU2{w zRPml#s-noJ?V23L^+s0JZuu&j{;aE(pa5{=<48{b#$k{AATRB9{d~=Cq3dYu z`B)VPHkwvpQNv}!e^|Eca?YzT-YUnd+$g1;nU~KfPW%R(#^;gJz{{)9#9_nBlH~^@ zGV`C>aBpAUvGC)vABh-90SH)sQDl5$%}C%y8v{n_Ifo3dWz803DIVG%1YWPPXykV! zmFPXU{+cTZ2=5s$l|_%8^cJnI8{7!_u?JT7_LUlX+>cXxc=uZaq8l$qJ`D!J){E%u zqe+Sxb3EyUethuNIZKKE9Jf57m7|)GdhgzI%q38kK>P;1<*(p7H%5%a?M2gq?A96R z4_CGJ*V%pk_FCap@~Zj&YeteIV}ah?Ljdg7s_Dv2xHV?z$|;C7>f-hM@P3RTBN<^q zfpLoCU_9Pv9=e&u9FJV&kf7f4JuVmp&kcEtMk8A#g+B*3eU#Eh!HgXXeqZme5&SY$ z{Q5s;3=6EmLFKfFNflWL!gIq_$^adn^+Ni8`7|Dk(l?B!tHw~yWc(bO z3&+=+8v8x#6c1*Xu2AJqB>t|NPbb5zs@3Pi+LX#^i65;QNBkahAAdgn^{3o%$)KAaqK;&9$*iLPoFw`|$B zC5Bj4J#2LpyRudlQHvi|JhzwiLFYmAC`Tm2{ASoYQ}&rC+bEMGq|c}MFZS`CTaCK( zM}5I`R8_g@;QJ^6&hE4u3Pa73u7XbDGf(?IfCLwjc@o?_1OGoclGVfgfk<^CcLG~U z7bBgRn*lO2sF8G~_>w!_l!YTsnv^uM(6q-5w@b-E(4%W7T

&5FnS*2+2CKXUJlc zCD2CN2I~3edrLPXZp_NXNo2kma|5QFk%m5+GgHk-rpM~j%zQup5PVFhj>`|X7}j^( z1$rwG(mAdXh;qOR&I>oWrfZhD!kSyssI%XpHhBQ$@Da>*U0!tbm7s+)sZMvF+?J>{`xZ7AG;Cp|e|fB*;T0=nKUG)d3g_Jf2$qK!P!O*EF^ps1vXguAed6YI}r`dB<^}C|+3n%w(!$Y{G0^VViAr=&OOfuyPOo5ahKq`|PhRZ`mCA#wJ=}C9# zO()Exd)QQQeN)OaX_>zn6FqHJGkC_=kQ3|biJ2721txZDHIU( z#H%DWDJWRsI+fNj2S~lMHeI%cqE64LO`tj3Kz?}-ECnb-WE;k578!Ky8qQ5dgjQ4_ z+685Z%G(vj!wZ|nKa)JDl2ryCl^ht_bbt-$d~f-hEL$h(Zd3 zHhIKX??p>j9!$Aj;QKfIMhY0&#JmXTk=Y4&E67D=sFP{w&lR*O2U~t*fEAZpJ5FMiG$0 zDsYYw&JBgLL#F@(pcec>A}8`7(?d;?L~|&(x6h+RQ1!YY5l%fS!yUG7Ion2lyrYk% za8IqtRT)Ql*GE~`*ee?Fm zdhqx!g&UDCYH!q=3P+1t&K-=ew$dg?CqwD+ffs4%1S`c{L14JY#HM3cqy(f-M}fl? zP6GK;GA^yGTUW}g#h?7|k)`g)yA-qwbD~e)2TC|Z)>5QjOG0hqku9R7vlO0ZQ3;kNee5DzpMqwGtLUC3%ZH`+-+cEKz>%T--j4Ih^IAdA6`0tbQKv z2cx#KEk`49RZ~;a5;#y=lDjuJ!n9#SGu;UcN$E}+7eDZnclzK*m0ewEl1S$dwc|g7Qyyq7Fsc1L^rKJuM&Pd5W zvWb!K!n|Cur7&I?gCLKD;5j}7I7C{dNGBG*S{x4i#^PNo7PDE(exmfGMX{jf+1{j< zl1JlPd6t(X(8eO$z4w%Q*`-0uGw%i;AoIB2%iG@bp(!1}Y-HDq#Y4<&m8_zM!KsLv z(h*;OA2JS<32Mzq9M0&|o00m_hNp-3Gh@alH3uXGq-Fyn-k_K@!`B0M@r!B>$SL>r z;zO6fJ>FK(kI)!`v`iCRu8q12kE_&n8j|}Ne8HDl13rwG$y~AkLdW~}izWIK4MEjg z|5n#@|H5*mt-k-br%qPxnyY$_JOCDM0$rXmmpGK_Hz#;HYgT>qoae;6WTbEG9U04) zqs8_zPCg|}=)n;(j3>R49S=u_h=mzaCOJJKXz72E!JC%x)lJbxoQ%#H-fGdvPyXu4 zHM?YxkZ2w9U@$N{_QKpFLOW>k9u|&Bmz$6PaPcmW^q%*)>k>`(yRlbyqoM05*tT6- z!mgUv+SJ-P!lhBZV$BZ9i&0 zXKKZ%r$(YpsjIfpnPF>DL=RUD!FPL~DFsmvoBo&s|ADlDkGWOCl>c2#@7B2>RnKaN1)}tmV5k zb(U$Ef5vF)ORsZ_&YX0PBXQ#Kd0MlMk{1REPIa%B6G z#Ab11_(NTRU+VkmvLk?@Uvoy^Gt84M`71Z}N9=t1{G+zt^|dUn9OS#R1eq8-vT0o-N1udK+gzpF9s zP|)H7vT&(rSmldO25lJGM~Dwo{WEf~82xlUU{b|?i{R9ZZiyT&`jTx#%6e%e$fW;M zF#P-y;TPnMZDZ#zNN=dNfB} z^1paca*>(-qJIFLmsXt$IvmPHwWXJr`xCY(Y-wTtHLzdS>9F9Plwa}KKd5UnHrT|0 zSBd!v{I2>nPrv>W^($4O4VV|okqa$C0LPb%dNe9cl;bvABsGs_9%X|@tdAvoBaIm* z@o#tP#)I`q*sPJFA;EB^-noCnB6p7OpG>WowgFm0aMt`3E4|4}N zQKTwq3{8Iorj3PEg?8)tw`=>SCtaxbbG|b4XYLAnr><~Q`_wD#65lo0wcy><8(OmX z2wj8zxojsw#Q6D2*jeaXk{MfF=IZkU=aZ3L?Suv}`Vhbj=A!8;e`*@f zuD7Y7OO^bs>CtsGj~cc4nod=0pDuGXX(aWhv6{uPY9>dwvl5z8c{-Vhd8l0+&N&;k zALT~8U)c%=8rc$ZP;)x6u@T%nR-gUNBDn6m6AvAjdXUga8X*1QiedROEh+}a6pB~y zWcho^d_3C2oqCr>(@#ut)f+u%#5?NXL2x$2I!B0%Eoc0t*0C&z@RL&-29vp z5NiL-I--Xl7ixR}S-PTr9w_LFH>hQ{U$k<5AP`F+lEJ{S1^8qK0va8W1&V!yMWj;A zKZ?{6nY{fyFH|G^8Hx*{^SnHrf>7-iR+-MnZgdPH3tYa<5EGoCV@8Awhm1r?`FVjr zGEloPgO^QY6bSEI+A=>cX0!$)M%JH>aU$U5*wYvWC=4_>9h6ZZu+3juD>M)hEfjsT zF?*sp(>NDI&3K#`c!~WtmmT1QML|S3LM8&kQ+z3~7-gbF4e+VURKMu!Z=fwR;i8G0 z2#N4A&uT#h2%wX|6fy^72#iV}l*C~m`7}`Clb3&2L{z>Fi6ZC1L2Y$5hEjqMAK7qC zoZni8Qix^n0zf0B>JtS}7;#XfusEFd}&JK_44o2>Z7pQzkmekrUhSm)SZj}oVG zGQ^26@H0>_2!%jUz-7J?v656~B@GQdX)Yo#O1kj}3NIEb4Zx)RC@R6j4csv&3DpCA zKr|m3$puk)6?Hdw5WaXECxpjr-@QD|Ip$^iCE?Nl3I&7&Nr6%!vl!2ZFfl_NAydH& zhaP(`V%kT#hd5mde3bTdFYiakTUv9rC6-|hs7jcd?!X=9@jwZ5Tu3M*vQB}mM*u3p z_z}nu2gbL0#ncXU!Z;Y&a;TSg;KbO(&fX&I6Ac^mgu6br#?A;b7JnS1eB%nD*U1l< zqou2Ns=tCOoC9PdqhhQ(G5gG2RV#vJ5;o+-BFJXeI;|wCWP`3G`L$_oM<-RHi)eBF$6UTB_Jt8JuJYNmF=R* zQ{U%KJ#f=}Xp--U>>Qk90udP50lzB~XM@xT4tM|(K0txj}X#5b#rh1``j_^_^-dLwps26P^Z% z*n*mF+^cp~&V2hoeK=tC+aeC#Y==6+mB2&+FeJ3jL7X1iObCT?o%O;mTO`vF+;j)2 z0*Jls=*Y=-tSd}_gh0NOtW5)}s0zS#N+GU%r_qwcO;>7}xko|j?rN>KFPv zx-w5`6KV9lm>yVXK*8YoKnW4Cz5X03hYOTw-WEe~CW}pH?J0L6C%QwAlzbPKA^l>k zj5Z%L79voH%RUf*UXha|X}Yvr#fi5Q^28$>CN*PAA)DC1sOEFw>Kw7-mzj<`;VUh7 zMt(VO*~WYs135-ZrKAwn6JCk1I3yrUa2U{^$BqO_PIC1JrQ}M}Am=D# zvH?;vwt%uZO(1HHHjp>RZomX_Z)^`;vlTi$Wy@{`I>+=}d&}IhEax{kdC0hU4mudw zLZmVqAti?{+3EmHo_`=gf6FL~2VCq+LRy%kn9z@qFVDD}h|{|VTb?Fd9bIR+_wMC| zX5j^C^9=!6Ar26#as~#$78vITDF{daa0WCk(}Bmz9E0Ch@y6ZIx;G6a0#xwrg((D5 zJ|h5R7>b480wgt7iLk9f=|TtpBa+(%bhb@3w-XVj{OgLkno& zJe~BS)N?tD=rS%(EzSu-Y@?}+B=wn%i4Bn|UwLY9eZu;=H2Eu^HyIZheJhrUN&CT=zVXZ(u4woVX zjBEr_nQej+Lq|ity(LiCpTJH?Fjz1Zh7}*2LudvK;)a?J3*~OJl;N+|@|Sz&al)0| zXbBWofG-q~`cD%=HQ^XSKtRK@4LJD1@!^#s|I#DcIWu^Ww5Md+Rf)r*Wp+wOY#R>02BdtU^&Y=lM7S2LK#ZT}X%B*5M zk}G{D=LBj*#T5xO%s9gkiRc2$19k|qXbwVGTFcPeOu&5)a)$pe&gXx);%d*-)t&TN2qE1_m|93quTh^UnUZ7lYWwBb%6& z+BQd9DmGuIbE+fb^_V`F`cN6!*{Uu_w>)dDzo(^1h^|Mv4>o{(Qv^$h7gWa-STP9r zA*GP>3(DH!GY~G65#rJO^C-~1Z#t$DY)r?~nk)Bg$$7L?Q)MN^53F!Yllw0m9VMdix`{tsb9h z#PIr+4evY0&YKlfEmW0}o!j4a055E!KaHlW=bs=b9oq&i!L(0@Vg8K}!I3@DE-?So zg$s^shYrK>AK&cj3ujl6$!+ko9C5~f|KG?6%sM6m3wKH_j`$oATC&8*+MQJ%7NIOr1OQEb zp-v%N(k}|12=V*db@kEpC>Z&SZEH``E3nM^zR{Fv*z>tiCfK2>T zFa&v23y2e=LcXYT3l;hrMGX=R$V>zR5tfM%4mzR4A@(&zov_n1+=;wqST_p$CPpO` zL2CLISfJqrgDkAEIVwOSH{Ih*$IBBVb;Nv$0ZXAuL%?jTL4=4(2}Pk3?1Zs3G#x^7 z8E+M@GO{A4HiJ@R?I04FhLC;iE^bjAYY=tgku7A zz{;;h@3&~J-<)Rff1Q5+6ot#~nfrFrlTxZs#*iznM3qq^Y(6`o?k>5vRsSV)inLXZWh;d3XAuXa|@x$RBrdqfS&=SvFt ze=2R}!USYPGjkeE*;40{lIv~X*c<@JIkq6F*aUL$K<2XzOC~1_{zu_1HdY~4EuY&w z(cmK+a4Z1wnXNTKo8|}&V_fsP&6KGs7b5(5Y*6vFUiKAfEel91dPpCv}T))d&0w29!_ef$Yn ziM~T^5k>2eQxu1>h(a=x65#<4Si<>6fDFO_vMrz;K#u8Mj3Zc=!nC1Nd~3oldI8gc z1zbb|CBlV8$yS7RXG+gS!1fRj0{{d7Gc!~+003WQXVgAGK*mHuOA+p#?(T>g{1{M? zl51ou5Jv?V^B&NVkz*{IvuQhv|NaE02moegu808O4Z!=k`ls8w=qHTtKz$Z7!sqyG z%uNk2VrjI*081dC7$6Wb005yeo0$UuZ!mLgWLew3j;+%-97$Q0 z*EX#^NVayP``GcD-nRgE;QJ6ba)FT&03;BA8o&+`|Nrm*8ZUSF4O`}g;|_Iib$Qyg zZfpfUwcw|-y=(jCZ@2Gx-*qSLyE}bv|Gs1&_wMbs-kId#1=yw5=T2LHLa#@mhf-Na4XO%yY6+lI0CxUA*yj9__&cxH_;c`j>m}W{#$q6 zYd+j%RNm&r(ZjrG;k)dc_+@l%yHm@#Evj)P9KAmv0p{USM`H5O{HJb!{afyo`_?9x z<|TQ}=XvK(=h5fW?$ulS+y41?rkeuO>xw+k52R%VPb6kE!`(@sB23MXPS9s@V8D;OaIGV_fvs0dino@`$qTYyKk0%@f`kNoo&+iuo=07 zw8ReNryY6Poh~u=Vl$aF2NFQ*)2ye-sJ%A%xweqG$_Xe+YXA0bH&;oG+t$Cy{kZ-; z5%>T1WbPqUa)&vZx_$T8;QP~ zp3h*7#8q)=@~qo|N@x$Qw~!OXppg5%r3cI?vYG$S+!D$%nXP ze3VOmLWwRzy*3$^r&pWf%4dtV%y?NlvM>*4{-koJAYygsQ!Ra^B=Y@^C(82fznU!7 z()SA9HD2Ij%1o`sS`wPew|(i%*^rq!wsBS@lyYx~p0=cAt;`LOKGV2z;D!oB(@EEww`JiTDWMSIklcEzw7iFWF0c*$gWu=a z*FUA|O#1KN?7khh#0<$)Bx*VEjHe!0<{OSMVq)AlOg^jEfHM4ODjZ5~Wl{W|DNsdUqspaZQ@73KMlVef z)T~32Y38zV&Z912Oct(TBod-UWQ|J4%HeufZ}PKw8)rzEaNc~#aHKwoLP;|~2ypXftM8BXHLR1?MxMzHHX|X++r*8Ij^yW_5HOT&RV5+b(w8Sw z;Y*XQsiCIJGJM9Ou98g_cakas$ti)k&l=m8j+G&9vvEtYxRSJU*K%N2QYmHOS3IWr z7MGib${q5${qFs{`~JD)7T@u5LdCKG$hh>WDVCQ+OF?VRZ_g`0Y!2b*(-63iAT$(^ z;_n|#fid}T-X#6TOGA^S8&S4hI@jau>n%XWP@bOMh#WaM;bVwP)jOCGEPo>Hf1O^3 zox_jw@w42Sy`l{z+m^U{OoH&;^`j9rOvY|0O9sSmQA=E%9+<+Z4 zs4g~{mhm9&y7S2+H==QeO+4bj=aqnB+4Nmq8)ZTQh6G;j5&|O~u=(8(^3NTxwAV_4 zoeVu03ak0*hHCW4w8y)+2)ob(pg>35qZ9HLYZCqnElSG=q5A5_IX z$JMrJ8~B7U19`BC6nI;kUync>4IsS)oUiTOk|qCqV(%Vg*+3Lm7|E?Wz2iNtz4)A2 z@fntR;5d!T1DVcu;A0|1%9f{wrq@N$P}K+}eQZr_Z-DF}L_0VTzd?@RcXdW(UBg!y z_@8z!dz-e6tcA}*4h!AA5mueM`@VUMkN{H2wiaXU=PsfDFAFi?4W=_0XioyNXc(<) z6%r;Jw$uV#9bRnMm-aMY_^$DOJE`$fA;Bn;O)U*zZ=6kxT|NRH6is*Jn@=HrURbB3 zk({?dh)7}BZwDM8>}6}`_&>FpK(g4zM(k(jey<3BRRTrUl0FK>27MH24EkfAxBq>q z>Me-Z$MFD0b(K%Ck&Wm}=g-rnI~VCqdp69;6HnTt=1wJo4tigwYli<#vR|O`wUryq zsRv>hZtBVmBjs=2|8L8d0#^(PS@KNoY%Zm7_yA>Pn;D|3WftQKJ%}V|FMq-rJmTxT}BRXf8-F_}-E@JJa&=qE5nZ3n_Nk=q8n)ffs__P~+TJJsD1Bo~Y z{ASNsSyON01vYvfGO9zLk(soEk@D%)9W@Lke#9({4}%(~8Ir@Goq*8H1dTTh4W2Ai znb`;EnWZPl&^@I7qq3o-2ca|3!zhi@CQ5K1-*~#ik!JOLr!qJ^O(C8;IF^lXwA7&Y zfzZl9#2UOEFlr9PtODGK&nAyqWHSgJeKf-pkQ15N(z4J4l$#VWh7YUAzD-bP@0V z+j;`uowfV>`ya|b|KRTxLR8~Ym}PB+qA7b~I{Gj2)8{}JbKt`z9_Hr^bW)+9e@>ha zbXQl0lli3Lq^s**b7j}Ie(b&mbLYIW?ARv0=jNPoPafH4XQQvVN1WPmV&jba@`v|Q zSRdONC)oI3=~s7-{2Cs&cj8|pdl~M1?eT*2Ysiv~{~b-O_Wl`n?e}iqQ@P1O^eg!H zchdU0X_e>D?`c!N`G@!{zQ?=!%RAKH{%#HTzor_1F7l_CmwsA~_ssiGJYc$*@2>7! zCi)@{Yvb;t<=V+aM7~orMBi=6Jg-Jf`pUkWy}7UL>u>eFdy5cNxDxByQu$)x&`ii{ z8gu;aVm6sK>7vVEFP%|t=FO)G6sI9P>fUNYiAA{4YulTv(vETC_tSN=4)%|}`j6Qm zA=mT^ZYQz+8SN}xVUZGWO_2aBOTmblGykwf3p|E-@Wl>>R!TkZ|&_}Tx?E=-oN?%ZHM!EzuP{; zU&7;F)>HeG_xrr>dy)pZm(pV!IOSE`UbvF`Z&!!)8sodRr{3;azEiwaPuksY^v^08 z+xVZRPsv|9mpki5z7f`)t_3V`!H0jgv=LH%I~QVp-TVLjzi+^qqbt1)TC~cfah1^L z&tii6pwMyq9$j0=hkx@H;-UNa_JL2cg zhr}cP!=rc-D?ZFZAnx|UR9>l)vp?Co|9il{+}K`Sc5YwxG;eNmdV7C&`b`g8pLwtQ z=lh8_=5KnrUV6E0?!EmV{E!@ah=%W=&vgeTG;h=EM5LOv8-n>ivgOVL^jz$Qh8Tdxa3;g^?p0N?}RpP5?YVO)12;~Ej)=k7_vj!F1_(7;OXvOa9e|u8togWy|gV;>JFn=pXIGX0&;>_f8;1I2JG5CkQ=bjK7 z`7clT@T2`K@8X#q{8Y~;UVxT8E)-k5%_ISM4`#c!Z z1IeDh0wqj@ZZNndA~A(&9UAP?Dm~J>E&s#4Ddl zia{e#XU)S=&&e27x-y%D*$M|oEL+KPx9`)}@kgqw&V|QOuX9Y=ZS#NMY{pIJX-hB% zA8&{x1G!6a_scz+eH|$!U|KyW@jXX#rJs-V{f6WMeF|M>c#mh3?KIhkCoOV0+J@Z0 z8tRZSF8?4MC_2RS4wrr=>cn*L9(zy)FtXvlvcQM;b2hCp5a$t-1|u}lBX#rE8f#fc zbRIi}heWvHvv6K5HnJ?#C5`R&2eX^ZwmFqG$Nde56|ZSfSxEdk%O5lxb&_-Ml*SaYlS{s={{HhZY+DOu|m ztTV)WHIt*8LkdrBx}05hHc!*%zM{~%3M)_Rsgb(TLyRjevQS?z$FBFXCW)B*a?2al zNk@3_tP%6iK=?&Xk;KpYVg=rhJ43h>8lauF?a!)EOk&x%dNtuXP-0lPO}{2CpeqyC zrVIVBBlAJ^zjf`P<@pXAa?gfAA{Cx(6d*JL3u3y2kmc8pg z-hIzF>7mFPfxP$RAD;*-8xG>WAwGF|4)xW%@&i*|%ip(oOV#Apnu>3*mg&*P&5Fa! zN1~!U&mW!&crWMVQ(BYk!Gqns0QErK^8a0A`1jwjv(=4_i=$utqMz_#O1-0B_OWU~ z^_B-d;#MRhEpQi6X49jM_Fn>Oy6^7MxBXZDSJfj@umEPGk*1VK-vlSV0qozh+aXzT zs;*}=xuau$PnU6Xn7y0CIEEG#{LFn1xvyK~TcO&v?(CX2i_Uu2-`U9JN)_C=Gkjj@ zw(T1?gFhpsVcg|$zWH_I`G3^k-;w)uW2zZ>UG`2BH|s!t}l;A7+9_rT^AO^;_&WBl*%b3HD$Beso86X8?&I^SYnHP$m9=r)*}C>?oj1mvzv7>| zUR#?8!(&Gq6c0r}>c*1ln1}xG6gO3T%f^mK#BBSBQ_8j?@efh7A8cqN80QRhY!4$Y z@n{~lne;LOpKav@+*pkL};L&_Adtf_ZMjL*RUf9t_zMi{I%V9SgMk0{dUd5WWef`Cj zHm+ffmD)wc3QAo1Xx&3IC(xQO1ksW_#$bOlDB9^$_e%({7j>GhM1rtk9bq}L)s5ZW zRNdcKcgzzi#x^(7QbKHTVr<)Ha1Q|vT;Ul z@BaRLoH&Zh{EmRHu7iy=aLQIb$na}i%{O_Qw`BL5IRh{yS)%Akj=%Fd`A+Tb=W53Y7}c+ z*f$#eX=zSzF2&&zmiCVfg*AhiMoQMW8B)M*CNYvmDlSPV6<4bs=&%gCGKo3(yxf2! zC?snbMi>N;1BI#q(zD6{4+dG)0LlYpj08|4fdaEikYQ;vAS#9-NLQYObeI$4JWdU7 zXueP)>@ooZP=|s77kdK$bwG;0xqZ$UmP8#UUBu5Q$w2|wJy2wW0#Ns*0%HFFs((-b zihEE2DE~pJAyM%fLJA8aRiOl%(bEKZV?5(b(Uj`9Q=W)4B>W4Qd$;q$5|9Yj&^H^p z=Xuqm>?0gj14~h{_s585j

ra$<&Z50hJnP33g(VuF^z0>4yv={}{$pEg&ie z4K_soJ5uBtcqFKeYd)1)K}ECK3P%!iU0}d%+r{=q0lqWOM`4KjT0!1kT6&6pdGo!L z^1jC+(37ssYN;45yZVToq9%dMh}xvl^9sZUeO)pE5efh;*FYXqm-})=L?8ed^`i!D zNHL#kfQmHS*#R)Mf+8&sI0gg=E^((G_%uDbRD|(g(hf{FIw<(O4$sS*oSZ`R%``!% zceu)7)+VC%04!f~NMthmx3S){{pV05WCHLA8g z3AKa=FODw4cnLBYd|GN6+NUEys;fe0DWby#gNZ6FLB7+r{J4~e0pIDph)TFZ(c zq5?qVTIgc>EWS(<(G-A6Jx~CY`=J0(>Vg6miUA_~z&x)Is2pdGKplj2strz!(UIpt z36^>F@(3wLh?EhH>;BM5c%B@wSm0m{7#g)0$J8>5!~I3T4POF7loP1f2uWrKf>xg)9!N|$0 zT;_-?Yi=M$ATD)llauXAbd5kR4HXt#0-7vu=l;2$EzWu|D&Q$8!N|u1Lk832_q$Qt}B6+ylokx83F_EO3ba`HcFrd#%#&skKAj`GTCL)j;HPSVDjK@|1 zQqibptXBz09HR!EMoW-3whfStMlgH0N`TS|6tvWYX*8lhBcNBf!ii#w$2f=D=udbX z@PdEqfZNQ%{#$#GMh5BkXblycbk1MZOAK-%qvIlCXBC&taO6fZFuIJY7Fu=&Iz|^L z5rykghzl2tG{Zfq1BEM8oFsi+M=LYfU#w;W3t=;V`W*u zvhA6PZR0wmXbNcA#`2Uw2riZMp+mqoy4y|(kA~-kZ@M5TyLqTd{0O+YgthoeB8<3U zKZZVo%>nd!G!lVMx?`^>;q}eRU-dCIF6m-v<+5;raV3h%!Z<^i!x3S)MuJ#ykwLOZ zhvmTGDiUXOnW-f@O2#>q5l-Mo!w7|Hz*5Sc0FQEm};TCr;p;eNT;S4 zPsJQ8Tw~-l0WTW(63juU0dUbZWK2+YQ9v3AEYqW*YJnsTJ1ii>u%M~{m8eR>X^+;P z0OvaoZK5EraA7pQl`0xbpeFBv6EySawbN`sUt<)PIL{hk=*AgXxRF!)aEE=Qa9!oc z4ocS8e$N*V^(>m^)N5RG5EicGWi%U?c@~T-4i`GrN$%pFWCnfPGxLP>Pf}iSr64D& z5vVB30@Ny9HnnvLWG)RU6|F!Q_sX+LYNnN@VW@EO(8rdN@LLGD?#JIm&>(M2O@wPbu}l+&!Fq% zRX}P{6M>@lUUXHZ^{jDXS0%}_A?=XUnUplgp`j_Ip{@+~k^ByV12QCMeo)hRdo=r+ zXI)ycCzAFlN2n~MM2$;|oi$vc!xo};Z4jA2a;7Grz~`7K9|=s3M6Qx#Hc1=dG86Iu z$1hVW9?7E7rPXCwUbi_A?840CCD0~Scqa%nv#Z$(=Kw4XT<~+(|eP~Lgt5oPX(bJK1{rb-P_jvdIcC5EHh~rZIW+iH_30Cp`n;$q;ln2lG z^#1=6D97;vLT_5I@VN$2ug61-9cc-SzbL>^KmZbBS}+6<5(FfTt2C8rfhO5JLWw7i z0lK6H@}V;b_zcE%BxTntkdVEmi8ELJXTClC+= z00aOtLqs+J0AFNR)MWqwD+q}kCEeZK&56QdG&YJcpv*Rukqa!30UL9pl-!XtpEk?) zjr{vSU}gYlX27lv0AvAnU*G!nep%m{-^o5)0Ez$cpGG>@0WjakIx-QfZP>cCI5(-X zb=@Zox3>G=%A;*{Yhmkb?Qv?j)oc7bBx+}gzZYZHj`+R7&aLryj!D+lIJgUU&}Q6t zl%b6zK@bCm2mkU4O{{Q|#se10Vt87{7BGj5rHgx${fw7(J^ke<{(HUHv3bE1 zGh>*s+1A`{_iJB!_aW%sV$aTRUDT@E+0A=hckgTQjj%hN#p~UZ-Q5p&cEC>#`&jKb zHa+~WdwcO1hjYC9V;S70)@=`$;C!^;PsfH-hr`Csgs&aFzU-M3dV z)5A>%JKi4tOJT2LGx>M-S^xmMyP$7~O?U*fFL&XEQTxY7zU~MzIl&hjP3#cQvGKZt zX5S7K>nZ}6k>uVL1@Hh;_GXNxRrTdx8k#hl{f6EY;3mIc)lPMhu)wqZ-L^o zMW?MV58k`&JF)Z2KtyfW?AMcJ{N9(MDycg;H3Vg0aUi7@~C4S5&2P3%suW1cN2WD`WAtt+O>kM6iG zwzoF__|e$mm`NZ(MEW(0`#)AjNd{sffr8^MMHq%%Mu_`R{$YlAGY(`=a#28d7c2as$?9|JEn4+mi-k=sODq;=ev=^9A&StkJg;80u71=zUNtR0GT>w4;@i?l5)?BV zZA4=!jLFsl9uZ7nQLA8Iug?T8J>(^4E0|inJe(=FvXaDZ!>CNMajA8W(qPEhJV`a2 z)jVM}+0{fb*d!h?%21<$U_iJTVGYA!rrFs0LI=GFH8an%w}U`xP43Ho1D-$wLbg{ z%ilS)45KsaZ0J)b(2e_wfK6O1vUwJfRyYgLNBQeh#9>J z&ywRCR7OHLp~CA~DLEJfh~X~_V~}kSz$2Y_uCmJ{7eC0z;-TiMKfEP0g{?ELPGt^- zvbg>JbO`N2t==XG?!hrb&kGsfOpgz}{MUohfjz<}kXu`a=C){K?nLISbyaV8 zhQ_5edgm(|sSG}qne#HOo_tFo_O%WzJ#Y~5=p-KV;LXh|Nv!>e$aOY! zv?m|(1LlmAm1NKKTc@Z4CICU}hL-Og7yu+dbP3%&%npJYf4J(&j`ut9_@{Zvr`|G3 zJ*^WpN**ao&F&c;QF3Y*<9J5c(@51y{o~QHbusid4fnc8H zwan~xa9wWGVt%()S$7}GckI8p?sQH=9Gz^EY}@{qmM!QXbed66Bgwiz1ca341EnM5 zWeFEHftItqcn83`g|{0&R;3t7s3=wuMJoK8QB13Ee{(w`5Ke7_#q z+7*%3G0@R}mIDV7N1d&6Y68_WTDp}xZY6nw$6;Dw2GeolI`3Sk)m%dC=Z}tdeh;9! zIgf-~b!A5oo~ruT9OO%RnNA_L3)J(-?5gCbg`Kz(jYvrR5|1HU3hH_JXi4J>8mrJ* ze29O6YrG9K_4-LbBH&X*%O**1)c7`{DuPe5O-!wpp@5jbk3tA{=*!8wD%=P{WPsu& z=S^cC3Z{Tk^Os>kB!J^Im-9s|Lm)9HaQUfC`Y~7ZsT`Wl$Lj>%SP83M0*;v8&XeMX zp)P?pXu25I(FDoC%OWn31Uw^k`{$)}sMq{9Z+!?hj+6d<_1Uw(Os$Z_)oiKfw_U5v zRlTLRzH?b~D+{Ib65p{et-)rE#4h?{j!doHGBBO1jrkpQJLJEs%gNjSFpR6!S|mlk z4Hg&+QjMPKvGuI0eI6h6;`iCc_@p7x4GM4q<65;Fdwna2SJM`+72Y`G(FX*cTG8A< z-*~;k_V@aKAN~XHLR-77>$v*xWyFYhGzrnC){Z}p9RpvA`5?dJ(2n?6whhQ|R*cgb zOV!prm8_>AOPwoj4yDtCbn$C-k~MNk z#J_6c%02BmlT1Jq|iDO2aj3g;Be>vaOkPR$NV%E&Hg^X;G>gl^~4Ifb#R- za4#>>7lZW(x5fc!dq4wH68pd(b)4 z_T>n#k+h`PkOWnnoE+d zQj;Dt+2pjPqA%v4c%jKAhn2dcaI9LI=wi67t=G;V?=jjle}9YZmO@b(R({VrSWkP{ zjd#-$qH^=mNCmp)a8_GaRf@&uM{M3EuPqjFJcj-DD9>0m$Ub%RhO|x@Q#zMjOke|3 z=sqLF%c5{V6W)a(K)@TojNO*;dT2TnWme+A35>HN9#O|18Jez}9V@-3LYReR=a zs3x^=do?-Td7h6mivBGt{jx-XX44ix0W5(@sGu03736we^sv zaj#l~A34ugcUW*^Gq^wvG`0=cT+|b6%Bcyng4e3hLWdC9eO=k`{+(iKYq-*_h5c2v zMW>duJtD8JHTtQ`;m|#cWwoqaL8mjZvg7)m^NmO`2RB^0r>+bf{JLk*gn=wU19pR^ zZ~B0JQfLAzQ2a5^P2F%;pav2xd%4L5{SvKcDC`-gx$)<;8O;i3AltH@n=MAc0xJ-D zV-wlKVvZ}*w%#tvqT<@K(m}5YyjJQd+I)O=|CL^03Ijy$&trNC7W5YnZFR6$XD9v!ikk=dd#| zYgLY5>kwxJbTRAIfMD*#a;Nj_vQ{ZS&#~cnr*i_^qm+Cc1%A;&1jLR*Kd$-y{ zlJUW<4Nqpc{?n~NC<0uyr-{BD&wQJD6;xKGp%cUD^Ay7`_pdg zRX3&s-mAYBeNh*;sU%~5J@D|)D}ELH5nG*~Ob;>5wV8X{>0NY4G-evxT5a&D=YIF6 z-ya8KI{9N|HtuS;Y5ZVxL$=N@dM1Qzvl(9Lie#E+m@_6c;x~ln(dyZcwmJfkk^>o>PpY=adpcWZ+M_LTx>lx-fWrp< z>rMZ~RW^GLOIUCvOfMdS0N#L$gD!*Mq^6$UQu@C+{Y`(SpN+W{9XXO|QF`|9@w|Gg6O#>*q&W|E8F_QZ_qCww?Ccj$6yCbN%p^ zCr9rVZ0*!3CraXv%y9<|IUEe0q47-zy2yxeTmz>Sgi6SLVtqo*F7l1`gjW{5Hs07? z3re;(T*0XOi}(e3HlZcGNL2?triPY#sP z2@tm9HkD6Yw-wIOO~-xyS~}*VdV|L-E!mG$O%AeeKXT{xsq|A@b<}Z`XGD_JI#bG* z#GLv}OYL%mo zN_9Kxo}&W`pXFrz{)^6OZ>w$VvPQi2ueldLID5lM`$dKKNqy&O%7f!+GxG=h4t!cR zSUkL0|DpVrD4-2&@_u!$Q2S)fvEeMCW7}eS z`|u>S4&OXyOY=i>!*6BjsV^PJwyaOA1ol{H1v0C{X9gbUMi)8)u=(Qkz|1ks3 z4)5{mGLQY-YpvwViEVUnBf6M8AoKfcFG_G1|8~7?qlZAV_14x%n%QV{q*2!R^sOV% z)oV05A`Du!Yw$fH)s6NoT`{E^{f&a?GNjUPY`#_0o_}oGD`(=jE^~j`wbwyAXC2yp zdtsG8zn^zypkd}5AOQqe{CNri;ilT zG2z=P*>hjuMW$JoXOX}>1$`rNO(e&JcGoAKP^c>7)a;jo>%>Cb}p z{>uwtBQD71uWVnj_-gn=@bvHu`hGr!9HWi*!Iz64&AOnX`|IL=E$#?$_n(~K2+u0* z`eonj@XUHd#RM8aicofTZ8Dyo8SxXdTe`hG(L3f0p0dgSxI-)Eg(84KJo`9wL94yE zO(*7pGbLP~=6r?DDtkBT?s_#ypZ@k1kuv|^yx9x=pNUiUtkVJ<52YoY9Jq?6y|ajdeAE_ZO6B<)EGWN za{t)XWFPaWVW03<^cr%L+NnxRS*=5>liA)BPav|G%_i~NW=T9Oka)5fxehZr>$^Gu z97>?$3BpQ`$R!mSpJU>zdg9UTlMWuz*#VHuD+IRz0AWDOI5Lfl7dOaAcUt=OxK{)r zo#?iu(@VyA{;9*&SihIF_%6?F4`*>>tMz3z+{+r+AgB9@A!^|<;L;2QRF(=scB0H;yN48+=gMBAg&|gZUTBpzFO7dEI zcBNO@e$wSkr6A(^XGzMC5VURK@CRyALeM;DU>I%)WM-iv6R`hu?2V)D@_&%9R_DW& z8U>ZlK$Po%!b%hX6mg;nAQB6Z0Fcn9-DO2kViqd3&VWDoP!Ul)857z69fj60cS`R9 zCJ`WS2}E;^kYQX(K<q5&eG5Wb6ubb0p? z6C@CKOd%`YCBj4kL^vU8HYLU>IplHHF=VCjY`9h~K=|`sLJzf*m8Hf9lwXbzKRlt{ zNgh#%Y*CItl|`sj8H5UzQK&!}MG90=gvXRBn@U5dG6)qiqmY3!iWw-Q2!S$+kSH?< z88V}gfisF3C@BfX<}yeo5rbqBAu(oT@N`U@ryvg(GbuF>D>LE2wOfvZTBNeM>0)lU> zq@2PeARPh9>L?%y0mD>CKobI;J%AttkXRxNAl&oC^qQ&>paeurqC^p<1RH~aFrK#* zr2xU2$3vtH1QiS@B5)9YFigWzkPh013IoC_$KcHIg#2frZ$|`OilE|oMkKOE0RR;g zp-^EF3Kd470AUmgP(~2|6%?UlVrBC&N+m`i0b&#qP^l7x@g$H;A_7S#LYf$LJWN*) z5fu~SR}W>U2rG$?5quKa#OdbUZw~=#0;y7m_(K#`N}xK3;zViUm}!WnN*p*1QJW|W zm2KE+9Wqua9*he@nV1Mu6GXfYK0=*T zwUO#gPB=*>rUktEuC)DJMlWKCsNi{ixB^pSpDsG6@J=AhG%6LLElM6pd#%;auH5BM|gl4p7 zz^{s)#9B5B`sx64*;PCOEi$7RU|(d823C)OLe*0FR61o zT1Q<9XaF!%>k(r*h092WB8mrK+0lIg_lkkx=fB}Ptzkw!8?V(9nM><*M z)G!JM1UZR}LJ0w(;)<>qw-S%4b&LR0@uAR}S5g;c(vnwbVN&nvo9B;++!c*q}7 z2~VUvw9H4Gg!pOuOhB$6XhAD?DE((uc~!{QPe>qR!cMItQM0L>#73er0jPMQYsRe! z1S>OA1wi(Bg5>Yx{)|0@NIXJNNqC0QliKzIg;j&zG-Ln)W(P8WAhpa$03qRq-H6x; z5Zc#Gh|43?jI*mlgifsmE|TRD&$Uj!IJI`KI(5w1s+Uu=0VoMaQZ+9&q&-jh&mO|{ zBefn57%H_-7;q8=h3WVU6M*;}fC(WJArOWzcT-}Q83-KbMjRbfg{}RLLd?CXmU& zLbfj31_6TGGGSkk5z?yv8)i}?)Q{@4AFvGozz`4v00aOtV?-bT0DpC#%C&%#*nd=R zOLq5f?~ZNkM92amV*qaAHpI;RFHGA5g$v-%ZTFl1{TLk~0GW|Qs{;U5fc|$~zp{Q= z|I>Vr`YE}~g`<)S{3Jw|)^qs)?N)qt&JF5=1$AM@foRfgPY+~dZQ7F$Lc-eRIg+fY zd^`=XwN{=#NI)%CzHf6OEy~k|zyVSq?`j$G0q0Yy%ehPZE`VqN0L%;=%@qKC+iu&n z?YrN1x3z80y6v{hchYqox$DxhBpNG3N`{ac)Y}ANg98{OV89^|LIeUYf`ADAVtE0* zL;->Zce_=!-u0_Q4iQftQ?tUqst!A<9>r_SK2I(S-e z#(ANA{;^svzAbs3O|J4q?XCB*tl%=2I&@p?>9y-xY<0Oz^}02hc1<0suA;v%)LWTM zF`DU?Y0F5qO;t9ISfVEK*t-PasRa+RUCASL?A}9_JXJN+Z*u=h+5%-yQeepqLxVbF zdglXgq_|8LKft-Bf}amWA)XH`2gn&osMAaI#$|UhPJT)d~iDrkcX1r$Ja|xqZ@B-~?8O1tS!bHe=@n1^|hqP3!lEc0h%C zLLud40VF~qHIz){@ys9PQG#No9W3uA5qRbFDRlKv-6EyW>>F#}uEH#*abilX3}&>t zmKxM5ZOh_cku%&q-IC+Ip8b^I;`xMa@KTsk-b^ncn0P*wrIJ5%pb!X;pL(ghA?Omv zPAYOnSuw#00eb4Af22ei;X^>(v|i=R3*N!_T+93#;i8U?F&$p)b4LwN z6vYrFGF-D)OJa$$GP8U(b--I*^ZGP8^Eg05s|qfrsZR(7pGtc*jV?uh>J+{!D~fZQ z7pFqqvABWQy1HkT8g@S6w6QT3DAqPK-idaez6eylBs#4w(!37Rc9wdSW z9PWgI3u+jf4|s4|!-i=@g&~-3+Jf-QB$~lmIw(59qFSF-qq1_CxiW3&uG*c^rd^!f zR+UxsT#P**6&0tGX+#D>K>d8>tfaU6%V0TEyhqV>g3=0X;-Z--x2d3t-3`xQxG26k zAqQ4_&q+(9N8_k|xl|(za&O`FhxVWTE^4wKrIx^`DM z%$Kz%c&boqa2pG-6i1`R7;?{1=3oP3zSBQXq}l{06$|rG;TJ^^3|E~3;!FgR?Zy|B z@)33jsGD}HygI>$RA^*ysWKl$+dNB(5FLW=rXm!}PJht@ z13HTOSSZ)I-Gzx8nJ`Ums+R~}Mxc7miu&nuu{l zgq+Y!+3>kAQL@~p^-t%sn23&(J_Mq>Kf}8)1l{NtR+RT%oo&5D-zKgMHyUM!S@aW7 zc4OGOG?9&$t>Bvx=9}eeYPc@& zT-Agz-*Y$9sAe93N!Rv_}M0TZbtv|L@VL^J*4CIb|YZ3tvag&v0S+<6W=J!Gt;c7 zuIui1ecmP0->K=9^wl(9eTRNu__r??@f~u!Z@3Lp)pb-;5`WsEx0{0+ZMys=T|Pb1 z9Fk4we}kcOAsMT;?P8kfaov%etD3>3!#8hZ1YX|_@V$0T6{&)vHga^47hjCddb7tbqyqht` zC4$#xp3QSjEt*cArmCB(rooU8cqt(SRm&&2IyT(u1@UL6E*s>V64MwpilK}%Rz7G3 zQF!r6DR1_ZNa<0NG4=FHI&Hc{HO+-G$exwJLivQNbC@kg#2Yu1b=}!!9L{()6B|3Y zxERSL&8giLJbNaVHkYRU{DmqtC7e&GaTD?wJ_`H&eXW7htX0c!6@Eg}Xh|>krV{?O-Y)E~y}!Gv5Kaj1 zcu?j9iEPX0I+`(U-(?0J_84^b=NM9-C1}!~U@w1zq5dpGGerg+Hd}IK!VF&A=u?&| z5!TwPtgY>RKU@@oSF?5QyU6by9}HPttAuepQ*slg@I$v@FRHexulgYMgxb2N-cL#X z$NSQ(ovo9YpDxi|G`p>UCttlD@Il8*pjQC6-%7N;?%x(_+WTxfj$>n(y68`9uPH9W zvv{+IN2yl&iuC;#b-codJZXbDU#l*^-)+suuQX{j zN`2GgTkgX7+A}Fju5{TdLMDAa1XImxQ)O$>qqS&#n|2G`I-_j=%lXzk z)h_nhbwsT)Vx^T=o6LVJOGOR9`3Yse&-Uj>5WRchpt2=%c;zh5o;SPJY*7zG`g>-x)l2>(dQy=}6t%m*D(<4f_b5_@kpR_|GBu7rIotaxqJ66#pK+@?m+y6Y_;`x7Z2=4N)A zHH4oOcfVV%8MP2v{Hw+~u_V3U^H~WzWcTcqwD#@z*)tyIejolTml(A%<0_vmTS;%7 z@%S&Qcf;Pt{$0@T&OL3o3VcuAeA2%tNB-j)x8t?52vpMLo9{odyzw^~4)><~HwAz6 zSpnaQ^0@oI?jD!v!pzK!?9s@q16Af)|0d~AQEH#v~f z!jb(k(z|(TqMWf~+qQzlo{KldSa05Q7KT}Id5x|=rpJxN*ecq|0#Y|O8- zD{T|imnElz)scDL$sSuaGyQZPoTA>vzAKh%-uS3KS~O)%8Bd+BdVj)41>^;Xv@_&d zn6~Ql-;1{(J=QpXl(dlCR$_fjezc0@*Ruo3EE8MhW9#JTlco3Fy|Y$RC?)6J|JK2I zF2Am|FygSf#0$SR;JKlZe6mCd%1Fh~$0wbhF3xf-(#>*1g2?1$!##Fk3)!_;?FU@$ zFePb!-6^3Ltw%6aGQ6quN&8lfh+}Zn!x~&xU zeH{AZgxpram`IM5jJ}J1dN=EQ=n(-!SZuaGYNE7;%Z|6J3BJi)^u}!>X5+$eX`gf$ z#UM+}A#+kP;1l9@$@pzR?R7$JF-nfl#?@oeQKTiZvaYYgYgSkD<;Smrim4N>oVQc2 zXa4La3U3r=O5>|EldeXZ1P(t$zsnQAKSHbdyqrQ@wx2}m)I zPAs2XY~{DPzw4doxXcLI$CkBTI1bLxJVR4y0_B}i%>S74=Hn@@tdzj3R;AH zW2AA=s#Q}kMm0H4=hefAF@e)081Mll3?`yW{UJJ9HV=zi5OA%H}p+|Jo8QV{im`EI)-F~5AI zaM83C#R#r#PS^VZ%`rripwT}iQDI9W>0b+bqkmq%hJ5KFF~;xf^(=o< z@oCh0I$V12{a*EGq$P~|< zTeyF3&#P%M5AsbD0{7Wv46R8Ux&FEwqNVp-eKT6=OMR~4HHLB-?NHuX9mcYd%pL2mlNi{KrRjrnT~ zL4~P(vK`_v|3|;&o1D30HBYGP?b0%z-l+JbV(Ai3S~UCRF@NI3!16oq(&V3D z=w40jr*)A2)!zyP#+B8zR42ZVElp8ZRZ~kxTj_Xx`X42#wpmMyzRlg9|14>QQJyR( z#2iajdhbKM9@=O7PhOE1UF)uztG3?byP2o{j`OTrP5MtVlcVmyvyJ)z_ji^{&|mjcd${AG&i5yOo(y-`1IqdQ z59md=S`e9knjv6Wg3A0>hPivu{P7U+IxK4*C5`uDB)~$UJ~dv8mHTSKSfEVYpXZ!a%}d+}h`UsI)G$^cRQZ^Hn{PUYD-aE~ToBtK=pj@eP|Kb0sv@ znpkmzLAmUv3JG z9z!jq{MbB`AyNjEvn)$NWn#`3{v(9T+rl-M$c$J2aqd>z>DV;9~Zmx z?j@eJEvBS%3Pk)y7=BWrem#MZ_wJQ9bGs2dYwxUQi~jM8YFiVOq06c159rPQ1f8;g z{hl9^s$A)j#z^b(qZ0z|qfEN`#4Q;xxa8h|yZd>DaNh)WZWk+kKgtkdm+pQ(#QS*= zzxU~#8tRPhSiUzJP=22a(CaVC)*l$R_IXn}(AV!hsGZ9m+qc(q*$J@B$F~0NC-?4# zTIz$8y}Xy+_Pe<{XmR~Hj}Bf)eC|(6j(*v-&99BlNr@vCP&Tyjr+PJoUvJ8SMxV&J zoUe1{`^=C1Il)>MC-)ZGSEa zG(shR#E)Ne@|_U7{;&1~>^)Z)nxJRb79aO++TQSe4#eXn{)&1dEzZGtw{X%FA&B<{ zLpt2Wue{0$wdx%gh8B1X!P=aAyodPX$;9D&IVgDRoPA3eoK2@$NlQ=Y>PX6FuSI*m zA#Ya##C6!w()=Ok_DA_&TACD~L2FMjB$uqi^=hL7HlyT%A>-ENb@7NzxN?kL^1%=v zAIsP83vN8+G7aH%PcY<$D_YWy!P|02hqv^3^5gsVXhsoug=Qrc=HY~1E+8zymTIU_L%ZGTVIf#`GPm1UE&v6Jq27Ku={rQl(uHe$YambfGOT= z49Ep8;Hq;V5iUi_w$H}gUWRSu947?)HfwFPeFxlc{jGeLZWLi)LN7y7E2Miq#O^r~ zo25jzr$g*(_>X$x&=V<) zrQ{`{mZ&+*5@F>1`4k6|cZS+%N105Mcxa-p-n2RIbB^=jXh#y0#ao7-FWjpxZISYRqwW>^GSdrAs5mmVLbrK=#3Cz3_u|2gmUsa_Q{|0 zC1e;pCJvbdr&OM&mBTmre)Mll;0R%aVC(6N$+9Hyc$)|H5+Y1a>@f?W%?SZ!)vx8n zt&(2#0c{v_w4eruA=(?}s&!p~rZs!}au@FP{H&vx$pRM;tR`wm*8&6-u6F;x~5EkYMkNj*CagWBY!XCV<7Ct{hv?tz6)A;PPok&uk z$S;N7+N=|$59hawp^8}6HQaZp_uBc-kMM@PoQA+fDLK~Gt}t@)&bK}KvFZ_L2}Agn z#xpDHMW^l1fxRm=$reQ;T!WeO#S9`PFn5rqBIimiT zj`iw$&_yj}^e0l7iCpo;b-5Mdu892@MucPuD%gym^ z3O7|Y-59ZLov>!yGgladB84-WHS+pdKF{1gT)^ zF+;l5``{n*X(anRiJKg8c)kD0R|ZFN?AlDgx$Z89m@L5|nrtlH97hTpTo|SbS;5;H ztcup$Y%|gOQeY0B4ga0btZApHQPXPsNm?F6Kv?92U|4PZFTG)hY*(&qr$OGso!P%H zwX!7IZP*G-CQ$cs;-fbaJ;PuR>$1`;G;N~8#27?XS7nJRHkoBwiGr3lh~RRU0Cl`N z?XUHP4739A?XH(cgj=H|=RFEZ=~gf3`(XX{Unn3^J|XzlZ4L%i6VWkMN3Nv=5#V8) zT4iidwXNFYw4`rWoF`ey)@59jU1h{nSF5gir;%9{#x_Ocrz6c z-jnYhu{k>A1Qd!gsBUpT)h}kuMdTP&`L-?`Qo2zzag|}Pz`FFA4m1*QkgPP1HGc?- zC2l~sU|F$=Y=?S8heZm*gDn`YI?Dyq9mA@T;iXJihFpx<6Txh4rNILygoAk^b-qF4 zyuG!-PTsee5F7AIYv!D5T%a9*ZK+={%necu8dh)u59f#z)b4Q7-VhPu%aDT)n#d%9ML|#PCSFJB?Kr*k|B#!=L6wX^g7IWX^mJX zLtyK1Wlfhh;;YOuV%UkDVE>M~qo=e>)s?8|j-H1dzmpAxLJ0)dXeT{)NSx0Vi6Y^7 zs2T!H#583Hh|dz}3i%}{MYjqz%&^#)t`n6NM@sKl70xAQeXVBhc+Tb4D`3Zb<3H)b zz-Q%-L$jdutq;2%pzVFW4nVJ#$9KWd2er8bt4o<%o^#pn~zECpTZ^O z+SBcymPj5pGE%m!%IMwL<1&>H*}J_S6@?ZNRJ*_|eJd;W(*Gpl{8&O@u5z6ZK2?dM z383oTnd|lk!6bAJhwtr8kfR78O(M1;TQNhwu?R#A&j(_NA5fG$G8ba0itJP<&=3mt z#1MQ?asFV5`g|kC=L2G#?Oh_q4a(f5YFLQzCJk(}iSe{*NJgdWcH2L+Yh3Ljvmq>B zHxEO*677vaLNE++2V&IEzC9$)j1>rEHjt<>AQ2ej2-P-_lrbeDCcNNTh|F<&Jc|&+ z&Mb?3W(+q3bQHSuno6GDubT5SrX6gS;2J`P(uZ1CpG_iw5@GB|nkp}q{B>YA)Y2(P z2!f>$CcHlwqzwTdJ$G_yhH`hOsKNM}Lf{z!lOL<9u6h+BS2gp1is9R@+mHdZ$_YQH z#zUhGK_UM0fxclZ$~w5}GBb!qV%m;y%@~_FvrEs1M*f|jQf-Tj83J8yU$b!!a_e?(rLoE5SXQ$A6&FLP5ArjEE!*9JNuqZ+oCr4(te(c;>+c-4|~&EIibm# z9)dO28I{FqwM0S%2uS=+`iBvy6ehA7 z`Jh-T1YN6&@f_Wfj zIU%4-e?H2v=Yz$B&j%U!d|>1BnV?iq1jfiG!DW^6!F0Fu!i47sH+kc-`3Eci1`PqZ zlKE;N0D6j^dC#%+I6V{%qehv*5Nxrldi}`$?Eu4A{C`KtwH>dEoa<3T%3uYr;R~E8 zrWI`bLQp?>)ubXdK39(PCxho^&a)+(9RY2hs+hixEO-!D0ZJyLoG^eOMdir17B7Gc#ygWvcg6rrL6XdF?swsy4Q+Zf?OSa9P^a)bZ zYsHSVxkUo;WEiqn7V-r;7FJ8`&01m9U1YVSv1k%UGmsLB_JE z8-lb6WV7aK7gk|S=(?+jEk{Q+x9Bx()g(-;2ImF2hHe{&kPQP$Z0A&h%pb6UdHd$S zy>XYU6zk^@ODvAF2up$`4J1YokO=MGzL%j~^XDvXI|MU1)UZYAThB-CF+}-n3Elue(QVilY-i~c@ zUEDvcyJr2}nqA~LfS_ZC=guzjaDH^u0kbHt-*As~u74=8G%gNm@{L!mciZs71J_b5lbM}bkQ zQQ)fLD)9dIz^mV@ugb3ityJf`uOhDkDsd|C%J;yl-K#F|z^mV@wi=)BuL`dMS5&Wn zS3IwPS30kNzh6ipOz=>5bX)E)D)IcF{XJ5k@PqX8V3iwwrMy2duM4~@3lmyxCEmXZ zi)bGRggjta?EH5=E5TQO5RfRylx64#m0>J`KBz=|pjhPju&nt1gBe0$YsqDi34!3` zgHEd||9~$4bkRQZ37og*^w>+|N4q2j;oY6YWko5B)Sq8#>hBkvPM3&T=8tPE_>WgtrI6?%|!#bMX@e zL>O~}@Z0L}zH`sI(#R5ka_F%H$V6cXL92W~ROLS(cXkIrGEv%wMt9Cm0PuNuIW;ybQl1@ z5D)_Z0{}8bM>PNdZ*{ZkTfmeEj78tHci&-m7RlQZD<=uzXc;*3XqtCl*GqdT_HqZ% z_Z__s3^YH|CdDsdhU*{WNL(*}E# zC%J6{6xwuW50C&_N$+EZsng;5<|&69L!)UIa;5#9jUbcV2!y zlJ2ITrKHcMRMV(v9r`sDd?y^C5cY7`_(ryLRov+4&3Sem2y=PSTV17I4|EkgUOs9E zE!834c1Zyq6iM(>0z9JW25d}_3$=sPC;_1n!GK^Y+ZCka&Vp(1-KtSnRi&C#bV`W( z_<3SkRdjImbPBKTki!HEouKz9@k=}ayz+^MR%DA?LB#$gfk~a_MRmD)f(4zn~_N8EziKCP)nOe_zlyJ*8T_H zn>!}NAczRhw%8zQL>7feU6Bt~t5mD%l)G@nve-64h!SgPN)-(o<=tzmjBklY6lzNZ zMgZ5vd?fom74s=dAZSol^~4p|#78qZ+!jyzZ+^E+k9x$lQC!$x&z5&?@=#)Lh|;y0ixkpi5KH|7UR5si{;n#&)55(az2MRP!_; zMo?G60&UgRTksx!P*8BCLLNd-Ho|Dr{@iV|cW-1%fuR>0cgL*+Uz0s;%ue7;v$e)R zX-3DmsanwDLX0{VZ{4#|j1e}1zb+#awI*j5UuelTy{I@H*&Y`)DF=s>vA7&C(QMC@YFX&Y^QNdSFhe#ZuNmX>ZWtO`o2ww*i%56ZDcevVblp>zah9hZ3~du|irC*f31lG9P=AjhwcQ_9z&ip(T-F z9N{n(a}Jv86_h506mKhuxx656D4Gu~5MaguktC97*o}6f(9nng2oBh_(-si zFB@5QG(J!(rjU~|HBt}67LB#g|1p3bmsu>)h@KW%2?Qbw2z9N?Y+6=v(K#_@3+_@_VD%9{3WVig9yODl8wYz3r*@Wpjxu)=WB6n1nfAiHp&DWMoU)1 zG$9R}wpgYyiwv(-Y`w+HCLn?M7@7^{!di}ZDUD9|2_2rUQ2*`Ep!Jh3FS>+YA z2Llo?f%TscuxGPHEyJ{`Ll@cR5$rTz8WtC^tYi7w9ow|3hZeKMBG_n?t9ocbOMI{~ z4V>)!BfWL(wyiZbS;JH486f<25!|}!j$DZFuJF=Rr09Au=%uOYA?k{^UBVCD-%ha zqb5_qEW(b*#IYN;Eh11y&cm}Np+eBa3u}lk60l5YV420#9<<_)fMUyGfZwKJ^-!#J zL^aX;EEw2p-Ku5dQ+}4`ve%W$>68}kTRK~>Wh3T!i%y+A(zPjQZ9cx-lUGLwc~4^6 zFCEL-TcrvzCt!yxoA8Qnl2GS;URCBucOGG~8nn!xvt^+ziS(cC6FtFf5kXP&#+$OXtFx5x*an_w?Vo?ZTdzd65T76*ZiWriw1cJ@ z7|f&As$M-J$KbxCE;gk)57zf}eTN_-u7=mFPRMn=!}cpcZncdaR^4h>DIka6#9MZn zw%#0Tq7nC6ebF91^MEpT*A~?LG&NC6>0$j=cV9;Suh&Yd#WD@X78?`s%%?xTc-8L= zs^=HA{@o|^vbAX1OC~5P=A4^x7B2xD&pW)5%tivlN;J%hZ-=})@3rm$TltMz5$ zohq(e`QwMH>bA=zU=c*UWFxCAm;B=1tczfA@cV~^pc6YvF`R@Na@+E@I4;=WRZ7#} zYJcnc+_Bz}YKKHScw1a8(IZ30GaK6n(wsi|$8^an$R4jh;H}^f`Vh`I>%L~&Oc8|y zeo%>rw%_p5-{!?9x%0fh`Y`HG^SaJ%`V$crSE5<>t}J5`t_gnh*@}Z$OY07KZoH8@ zL~zsk_3};iX}%kQh&LO8vaarFr!ByoElYQjiz8wcYN?8wn&irJ*944!;5}Dw>7sniYd7T%i$Vo3^SS zXS7f6)dze!cs6D+q6v_3&4xzIagCap*tCM;uh5uh*NAl)U7^M`Xf)zNG@ee}@KG=2 zm0XsrrNt<_X|pq;*`Q0f&a8Di7&rCR8MM;dH)na?kD`o|HtxM+#(ii>$fDdHRYXvmU7kf7C1MpkHJK`xs*Il***dYg4E>cQS5qfN&6!618*0u zvA3Y|F(JR()1zREs^UWTwUejcdX()dP0#P7%i|YI|JYqpTG9(&j8!TU*Hrp@U)N=S1zO=J!{NH@J!aV!b!|q z|Hp^~j-mD#0{;=g?`i6uTKJ5}@1`+w4>TA?jf}!ioH-hPSTfwKtX2yS<38gVs2=I2 zdMOQEi$*IVX=tEillOKCxSAS|BSe*Q88@``%HH*)ZPvXjg#0oGzB2a@?`%aJSK$6# z85ynDJo_x;g=~)FJ|&N^lLh9GyEk_ldz|d!VY4TPZWJl9_ly?o? zR9)1#F86PM#NNQ`dXSI(Dqj&zDK%75Ex%t|s$^nQynL$-z+=6Gn9Fz@-cW z>5x?-|CVt~12$S`xol<-a?VD*am3&8k~xPi=0;9x!Ie$UQgg6Y$vJ79gR)%`)~Qi9 zOwLeqOq>CO|2EpOs$Nsj3!H)tPA)4U1~}bo$Go8D6EIVI_4W4bx(Ji+)Mg{zbLIq- zvCuqiy4kqS#tCq&PZjErqjowKJ>QWvg;QBgNDlBEzj@!J*J^WhkHB)~M&J9BS zZ^NzA4+K&5Efb9pW@euJAX`ISoPN3#d6GUe3gje5UAt6xhdZ;VN#t>08sPBrBps6k zk{h|y@BE%a^rezQXC8(*Wh0b3d^t-k9Pl}Zt$1}u%b{v+DrY$+V#{P|gQ%ux>)5(T za~vN5vYypna)t)~zP4XA3bsC8NLAbq6cydMF9tK~6+!6n zgU{Y)K7t?YBaqX&3BIItwY&fzeDCdfJU<-{H^4`7709<$a)1Vtq{TH`54vkR{2~2Q zyrS;78!w6??pU0nl(RJ8@=Lw`7^%IN5c2i<;MRH? zJz8GyU-sslN6Qa5DCl>fzqTp7lC(xxQ;A}&=QKO`Rf*fzO}>r~%O~v1TC&WB0<%gq z4Zj3TS|5AnF5r{5Sv#VrnDIPoJ61V#8$yQr%2)EFqtP>+e3j}oR0U6&Vw--Ab}WY4*~ zn%;w(>@)Btyc^4c5AVFE`vvW{Xqgf)OE0G{MCK&$z4n)^4&z``o!O1EdP=Tz zbl&mQ6U;a-+g4}ae%MK+$^cWO zu2?-OiR28w`B}MmL7-tR&z6`aT&4d*?-G#tmJ;2YUQ35*a*hV*bj-ORZFKTanG)plx&uUi z<%*yFWxAVy?^Agj{&q?!RovBbMZWU#p<5+%@0Z0#(j)xQd^vi4xCu#I-4DId7lMsNp-k%fqTkp*&n zbY|C;-4Wj8uGX{C+T&mB6YV+eAQnQ?&k%}X+ArU7jKqD?}m0ZD7(Dmi8BRFz(LiMM~3CK!B zZow!I_%?xh2zY#QsZuCQb8!bk2yi!x$7>i_6*Wj*X~RnT6L9Ge4Hz z@6(O%_tSp%WWQ}T7?)xP3%0=Ibv;(#I9w&=+>nT|n@q-yRvZG$?sA$b#O>?+aTAG` zU@rN@bYCuMxQ6(T=0B>`%xXd80B|CWap-12-*o)eTZ~T(;Y6{|*&1sKl>uviT>tTb zCc-ghdrTyh?lm&TJ^}TpLh>GA>={dPca{bqIC8$WF^q$Tg2>hPTxw}a_4?6}dpMMq zq|o(owkCLy&)kOt|BgaH(B0&Kid4X&&`!@%T!sh~Fyl$k1o9v1A#Or#WV9)%DxV-eFGItRa)Eu$lGJ4l1U+>mXNN;me zViHcc0b_SByp=JlHL;dwFV8L$f`d~x$uDKk1;9Y^)noY=Jtdid1@e`rH((kmd18e~ zo1IyrW+Be$vj8AFo^?T4c4i9YSsr9z-b)dc)m49F@VN#+`H8@+osBT@%R?+Q-iv2> zkp;pp%8x}b%;}BrF%q3Kn(n@@j+j zy**}FGMfm{F41Rse13_!il2Q1jSvGega+`PEXG+;4~18 z=bp8fLo&9!ua|>}-%k_~bgTb$W?N8RvJuCcUR91#<(g*jV9`Kicq9G(;-54q9+O5s z5uz}=CfwR;9Fj&zjLy36ids2RvFs}rm&)~Z{7UTutGu4=FS?sTBf+y}nmVqvy>7uI z0LMflp_dT0QZf34L5jUKvgBK;BDVU<%SwxxUSAm)hffq|q7g_;oETbIOO(dRkp*!~ zWTBi>S#akP0&VI2@a&U~-`W5{H=8#M#fs)MO|@vBQX9%?9>C+!!IKeu+b_SMo*E!dQJ>B zW#Ja_>;V(#$YA@G1$7rVdZ#2?DCPhX8SJtBKvoT#x>zRAk-=JI;PhHxI*SB)(##8_ z0kQF`IpIkK91VE9608Wtw z#A5g)gvbfXkO}Pk1O>2Y(sR!+!5`RS3kmmL{R2s6f=B69#?(auDJ+)!6BVon__3vL z1C&9~5>qP0;(+9BM2*SfRZB^KPQL$C1P^5qkSwhw$=8p+KpQ|0I1B*`BEP$WCyG*0 zfB?uwEcmA~`NFgUAp$NNnQw^#A`3v=1)x%qMS+n8flh@*Fp|usvcL^0A`9TCDzXbt zT_ivbh%5_{v@_?q5SlvaO0hcj85;NCd0VycD&M!JBD&q~ z$lP;3E_|vIZr{U&;EU^e^?-5Jx3ZKosW*M~b(ebv>Tmq@%7Z znv7{M`}FSLd{jvK*Bwv3eH_lY2W*QI{Q1g$>YC2#H+$2YsB3qX)Te@E6OCx&Zu8Zu zPg_9fbMT~fw$YF*weo*Um1ugEi8~s6G2xejdGV0)A5nEgIuOAB+9ql6F1sefUF~N_ z!hP$yq?%~yKI%8+E>CI>R?F0RP8k(!^fjM%u^u6YgMK^F$Ty$(NggLuYt*>HHFFGCBxG&&s zs9O4ZKzs(s@+L@$FK2MAxN0t7?V?~_0$+zqD(wW%k7T(o)HlN$>`M7B1^dujLw}X!@%Mk*i}`eGK(6-&6#Our zE$?>gw!wg5mezU%W?*O|y?6n<+AgZTk?9T(-3IKFz^x?cGceGQgLCLE6foYnV_{3C z>_?UyU&?t!uXiCES96i!w%+@X+v~f*F)aJe+e_m^Z-z~F=103{)p7qK&ucc(Q#266f3NKk4B)6tT@z2 z?@Q=A_pYW%6vglDPwv&XdH#u_pk&9AZI_@dNfi)N#6$s(nCFcJD=kPmv3(Qz{Kr^w zlnGD+q%29%S7lU9?Nh1QC0PN{OyFrg7rVpjySyK;{P78+L|t4{(xY-+l0Y0~g<)PO zbh-QW_nS@sqgHhAhg3^{9oIb6Jm9wqm%yG*cMr8O{%n$_ABP8W{^E}WKJLBRer+kM z3*7F=486R4+V&yQ;8W4f_`5CH+Ew75aw(PZC+I)_f)M*5UPvvqw>b1>}lyD%WNYoMP+WsZ<*prZ6fUHjlfA1!&i+Zk%Upw5z?HUZ_X^#*ZISz zHbUiMA8~vy;;Hy_h|2u)gFcC3nE8$1^NDyw6j^*pt2jH|G`$g^hoXFHT8IvN`a0CC z@K$o!Dl-sJAW_ysoi|!3_V2D?tJ$8nK0+iQMI#vrs@gB2@XPb-pc$;v>#YFu;YN^8 z3kruK=ksgldDpVa`#Sax@#hlLufFAaYF#|i-u9o1yOgWHIUFKxOJAp--=(%p7Gq7h8DH@@A}`>!l+_wyJb)&6{W%BRKw)6Ub- zwo@kfY=jv~z?}I}Y@FuJzc5jTb$B@M zx)rt_Z}U;k8zC>1@2c0qQzBPq&l{dz5x`5iC)RcG2w$;C5fqA|!1P*JDTUEZ7ClOd z;LW7JIlU1Wr?C1LB?4Q|ichP6^`0`CcL5g@b*eP7lCg8HtNGX6C}-;b5AAHIG*)IK zNh%xR1xHz^9<*Z?2g1EgRp)nX)^$hm4S}-z^XfM5ufInv=h*FlsSy1E@Se7DLap-1&usnIB^?`DK6o1VRgr-$&MAiwJX~A3U zCu%$~NuO|fBRpJX<-+t8u|n%DBS2C`WFZ(-SxA@=vj7kx=tn%*oms#laC1;j$3}>n z!opR|xq+d4QTMTHLAWn7#?5R5(o8fAiY$VYEX>cSA`ASlCthOvjU!`2FvhHqHTK!G zgMbzRv#$m$gNi0>`Nh9I-@!R6^{`<3NXstx$;-hCx%1A>?g!aO0J@Zo`9L?NTwg`n z)qqLS5mi(PWM2?jOAuL(@xfIq@5TX&y~OA`5DVaD1Cu>`l`o%)(T9 z3y@hjM03b2LgCewzxyMF7#c$2Su_BS6@Vt<^P8<^?s3m*%Fff5vN)O z`r4S~r(vlUA-e-XDNhkZBDKewVj402*z<1eV&eWE%$q_Rzu2Vl%0G{?Fogor?8X?C<@&w63OdTdJTv-zcY@7gG%0}awpgbtD zr*?(KS*b(43(TM*Li47`;5;s}`Vv#Vr787fJWoX<^q9y3J*cw~t3Tu*NT927E(%!+ zFbJ-lS51ReGfy&-P=Q%2RqO9&%?_(;F76SFNS;1Tc#rY3OAjj;41-0v;_38270 zEVXo#i4Bg!|9XEjSFi1G_md$-L*BuD+OqBdiEukA-twCG*;t&@L@MMYBRIN9d>k<= zpqPRHJm8d-^h^O!scBJg33VQRW`DGQ_EO%g<9f3oZ{ zY_rFdGCzX3eWJZ6`Mw76*oz2DrQFW?q+h`Nz$75G=7*Vu8JxSkVI7=n3%CX>VJ@J? zR+7fjP%Jyvg}yQOeEO|9s-@8 z&|Ph->%fvI^7fSl9BtPG?>=2hz;Y)ldS z{p?ELdxRkZHyiXNL;;b7wL<_tm0Ay+!sS%XL7)UhsAx_q7OAtOToZYa;>I}D5%jbu z;HP==Gt36A6DVV=4o^uRDgGGA7imbfTT~;S(VEXynnN8xGeP(>AVfIIW>a&IU zj8BqOvd($BCz-#IUW8uKnr7k(K>9&u;ui5`FjrS&6ULER19A}>U8Fb;&n)KBdzp#2 zg-02wsCI=OsQD_z=hziKz#B3rCd~8 zu#5{ELo*8trXp5Nlka?h`b+0|>j_r~$jBuArw<3v>dlQwB`Fi69Iq&BOGWgnIQhg2 zq`$=}(oqr9uw%vPkAivR(Y7u@Pp#nOQZbPJ6{iqRvD1(i5D)_Z1OP)rKqLSFZ)HD~ za{-f>>_Gp7yWh#AkcrF;$tge~mq)IOUzCIU2y1(3vb)n%RduB2>{>@Ao?U_Hy@4W$MmL%*+LX8r5rAdpN6w?MHd8@ODvOyBI&w)ZAx003qPXl4M+ zyQ=K=w!1%Bw%KgiTYi@0Ex$F1j%6FQoJHbDXJumm=41m52{RNx1d9M36hL54JPUeI zd(aheb)@Nz9x~ql>ibzYry*6?@xE25f3JGV}4o0sB zT9<$T8iMuRnLQ{buydW3fN(M!!b^wB6( zVUn2Tqmr1EAm-^%UqBRK#(|M4mZ{ZRu~?wGKj3KO~+8 zOOYOSk=WOZH#0snp1IS$M>G8blvhmyOWnBj|JplU%W@hC)W0PX|o~p+Mo!1%6cv9 zW}-a)wbGoDM|P)8A=KKmjCa-6VfXb}JWJ1{bwECMmIx~zU~OhC|rk-)(Wl!Zr$i&R)ci}p|S zY+qU0O|-})jNgEdlNMwG0C5`gNp4HYs}ZNymoo+&wkO-oEYL~wmA zN117E!?vM=cn0E;W6ZIvRh*@qh7{B^T2X}=N)OAj9)^DziU{-z%}>qE4=&gEMqA3T z>v&c1h$5gKW|8h{GOMH*DWuNO3?)YDQWCJ%3O1l;&Wtfv@H5F*Z(k;nbkz_rG67U+ zBo6}*}pT6xRik#D{%twzSGW!suue!FHy1PCx){34n7g3sSP3&TuSIQxCUo+CeuQz2R2{yA22sK&uL36dZ ztYwzPk@8FnJFGXVWB9CTM*b^uPbUe{`Gjd>?7Yk)zJGP0pOXIEJlZMqDEnHrnB>BO zBmn?T!r-^(L zq6x}Ek(!i-_Onl-IP!z-hkP1|&UMj8p^bAw(vKXV%v|5_Cll@H=>7}P2rF1{#spT4 z+%63A*8`B$e{T9nH!h2ThEA0F?o0FINBSt;^k=G%btK;SLYF-eiY4tTA0wrDH4yJa zO?9JBj92W}784G=gh_6TzK?dYC6^nMasJg}!-gb8+C39p)Ynjwz8+?d9*V1eq;*>5 zr#h2v_;mTTdLBZ02wwYEOi*rLJK;C&(zW|@PW*#uTy?%N6794XpvG*XYvkSn3%E(& z65P{Jq_+k7thR5KMn^i|lG?2r6XQ+07y018g9*L{z<0f`3l0NC8ZEbM)yo3!ASoigq z%1D1D>P<&4l8s5#jv|GtsMJ}gcpX%=!Da;evd7a$X;~As@f>ey<_KN>86N$7Wj&eJ zZl(XgLDdvw0x0)micSwKNdo~!WZ+e!4j0>FC_6pSWqs}vaFo6tWZiv(_*p>>JOM%i zBmLujgGQLBsev5G`N+>SfS(=pRn{UmTe4ixta;n0A<<&54b^lfXj!NuQ7$y&C-{!J z7S#n?hb<>(D+OhXyUHH>y*(WzKs2%VCcp(xvfS_h7d5OOnylHTUBT(E0}tn2XdIWRZtF&J=D(Z{<~xgD#1RK}&J^dhkARrVM~BgM z=7%V!w=PrSVUrvfB}#VpBL{tn2Tq9vx_yl<4h#}4+xy9ZUqZleG1#gv-N6BtbZ8+8 z5F|TM>PLTmMq+czRGqi9C0TOm0-Roei=xWrLP|o^!(Y09h>_q|*B*08I&dqLQt&u^8 zdVtCLjsI%rW>BDcbraL)nPTf+rB023UqWeA`s-CsRw9_FWT{#xA_*m`cB__6A>na% zUf+WKJ9;*+AEk;Flv%nT)#p!ZuYdYl=B*S$CIEIn11la|oQ5_Hb$ef{0*^{+Y{p>? z`x1fM!ms~hhr9TJ21bc__`G~f1P!C>mD)^?{|^2R$WQza!oW8n4Uv?KJQ0v)-tjmP z6P7(++JWq*4NYxfB0kjZS_o`uJ)DyjW#e3PM290^E7z0mbwE9Y*H@9!h?&-Kb4Q>WT2+l8f%XBKQci3<7> z3d|CVvikb-RZnLZJopNVRcfSWu^7wtIhhEr0^gEyqDK}+qSD?~P;rye)9bRZLg`G1 zFZDS6Ty3MesMn>*<>1{3yS3wl{;$0b>88u-|63?b*~`EmcdGDBlp6$u>2kZn>>Jr@ z!;iL1?0bMYtj{g=|1IBV6~GK7Nv_D00x;e~PQ>Pn`S!_K1!VXYf$-8h!AEY`mEQ&~CB(PSJo)gf!Uzse&7 z5~o?Ep+q{=crLU|>-=jcCV%)$IJQFqSMgj6A`-IvQ|h%+#d6UYnTQ7tR$?4N;>5|F zT$%hukDHMIDYY)hk63mJiUmbnRzHvh(#+|9Ke@!7H$8DQD}nzy z0wVxjK%&1h?t##?^I%m|>^uFD4(vatSp16oJc}?R;ms_24dS5sH_@=FTX=QPpJWtj zH#r`arUa{6DoTR04r3;Lv67Ze&aDi*BfQ!NGUpg%JUip8ZxQCC_OyheQ~{D{BQv%q z*iHx>7I1{@gbk(qIIk*BN2@2@Dmpwer?!AmK$e##|9#-xL2hgW45#I*|OBA{qV+?<=h$OhfKw%)4l7e zPQTY*8B>I3iFv-N9EQa#^`cP=)Y?$%tWYm>OotBRQd2tTI$_+7?=#!=dWRY44QEdy z!_6%MJQ!j<10=B?7kASvluYt9#q01?BVC%Az=!%ALgd1!ktxFVXls!}`4izQQa&YR z*sM|C*DZ5EvSb1&rbxrL$M~O<_&1+QbGEYakhx@YXP1@|X=3ZLzvnedH~#A^ui&-`kjD>$j2+WsIKLKL+fP`Q;tRbc_&d0XL#Yl)5lPm6=g$oj zk%6RoY@b|JBgar$RN+tDD&?HVVVfwdt8)U%{2Bl$X@nVyBE=~xg3_ZvLWT9*ZO+Q( zctaacaT~cJ4&<}27!K#!g~Gu@(Yei!Bcz6Qv@z+qa3fU=%vSogHPdRLxvj-y=_?Z!r?OmwpG}8W(FPr)HU$1VbQZGwE@KQ z<;twXb>?iN^06DZkBmF42vRot5`AAXzWW#o`BwUM2*|dZn-~RNYbEwEYge`MD}p`A zrWn7~@s!h4Me4|@%tgv^13PG`iYk7}+Y2&a1Z?WbnRNY4Ij4b|^5~~Lxe1=(kJsSlQV zbeBM=Tdzazx$d=G4DhL0q*KdzXn^j|7a&6xh-0}fMqK;ET;0?LNkJDd4R8X#V_06w zxpQ}g?<2O8wq#>Hi1$Yxi?VrrlhK9P) z`faF$KASb6PX-OV(-j()IZ3%Ax1Ba?=ui371{|kfxte;a#SHt~CQC?qG>x_zdeLyM z8*7WySrGbl*2g=;$>BXPIE}K3xyIiuowpm*KOBPPS|g2qJaR2;Lng#QECDRfO(f~u z)|g?|!@gAU*k0^;$_)BMvBUJU=ceAN12UqsHJ$K7CO%u&#W|yA{l~reoxy? zOD`=%N4w+A%GKK!%NH_*3e^;Y?w3-ZuXi_fKGSg+U)+VVYeC=V{#<<|Id_l9dLkbg zN~0Pk+J7g>{6H4*jc2{fdG=W2?v*;;FrxbtyDB+<_$GAIiCn5fj-4UP(%+~}JzRR= zWrrHtAf+1IbA^D-v2M16g)_1VmwnYz%23jkzjWbj6ZcXWoD#`P=PsLJM~UpVsn&F3 z7jBX_rFv;~<-PaJn$S!$bz`$gcHC)G&N(YKG9Nn!V^mN^&4OxgXzAmh?CZ)nE*I2| zcB;?td{;B_rXlu0LejYsyeB9bvgz)9#Q(pK%UX4^eA3wjo)dOd&)zDzPLRZxhJ)|x zwIjW`*KW06_Sk9C`)OlWt3Fd~HV1vO8#->9RXmgK>q-7BI%OsPRnW}1bm8-^rGLoB z<7VdYF`F5`rPNI8sHu>=$sd}yaVP1Bq>T34jk|Z0*PJ^iDm3TP;puWdjosZA*AZBLus8;0nqN^R@W{Qk1dr(Zru}auPxMXP#+uUli;{iPaTk3n$7AsSsXemQ z=5t*41{1t6ULEgh>x02!!*bR<#u(|(@8hBHcGX0>GqOL(H9Wtt|Hb|~e&$HW8FN72 zqwK_gl#;ya#6L7eto7ao{p+rqvNnpfyRIW2X;(`cNVUT79IiAz#3V{d@8h3m(JO9; zpS$F@_8ohG1ZK1E6xm8Gjj7*jy){{?>UTq{4Jww)q7Q9Oi;E*)2{92{B|!@;nsKj^ z0gZ-8x~|bp*XY@)R=1DQY}IVv?4e}w5O^%W%=SBQ z(Px={5$5|vs3z$q_uuc*cW%}@Zz*o2;OqZu-gE~-(02V*@l`r@O_bgIMo={NE}e3v z?Nc#F3eNG1YpN>D;kh0{D*Hqsagn`Oh}+}!Scm;s>w9f|v0pd8dgb_{CB4@V0{LI6 zDJ|}dUM@^LWTBEu;#b7y@A#~mp5MJE+?@o071rP9^$&LsELLL^=!{eQ@9MaZ*6ZmU zmxzB_5CnhsnN#01S0lczDeo4zy7#f&vo&izWp2*CnT7=2sC+lKD96_8284d~{$IW# zXb=j7vwvuJSsEha)K3!pCN#osLNcgfekVGeueA?ZfR#&j=Cl#HWr!!*sZm)h>q8SkyG?X`Ts74>I&qMmO`<%Nh@3xvy;0Hi7gw zH$~YId#~h=uQ$AzF$}o4xHMx%6Q=-30PbXV(_Q8+TsZK1zN4%A$JmRJ{Za}{%ptBj z;=m&H02<2#YZiZQA|W3(47WXx)cK-lh{1%sn*XfB;-k2fe9@M|6FE}L4c%YNZ$MVy}J1_SfB_F z31_V;Ze-A40UZ)cIb8HhclheF$M6KWbP2$n4({O(&Fd3)C)+x~dF?*}SF#HNG;3q$ zR4Y6#U94%MJliKBH~>doNF1$yesf7k^G)F06Cet9U8I;S0hkp-z-yRE~B!{5MR8yo^mJGEi->njJ4o;ANvn#FEGwU-ww3j!VpUdC{m;o4f zASg?xCP5_AGXwcfeMHK&ApJdIN8`AVeb7}T&*+ZtEvSI%h~?ons)(7 z0(|`YO+n z@rMkSgDP9)aoXP_2!I4XOCqrFfd4GKg#5pcd2z*?b%hKsk@wt;@kAT$#(DM z;@G7a03iW^g2lf2x+r-@|7-lqIBfv;4tB@D%+MGN2^$+ywqEQ-<;gZ}**dWoTikXK z_Uu(3IBV=*dNDi%U<7arhPEapE8$Jq{@Xw{k*Lvn`6FNBI9js&Hi^pPxtQ$&iv)Oe zh0vnc1B}aV%akN?-}`CpquUwBB9H(#u43H)S^9cuD>fB4RR8$oK+|iw(TcLYiZu4l z%qeR#HBO9Rg-8^$1nvitLE~%(z5|4h-4s$)KJil@IHmfyKJUtLw0{f(Z!-(p6Z=XwTDQX=l zV}``N88(5PAI0A6;U5Jgkm{YQCt?yPcd;Kt>LbuxT- z<7Q3S^I@-Ty5@56c#!{h2UA?rbG?(+KTCU~Tww1=62=7kgg5bp#b|iv@tup>nA8l) zr)Op1=BSl<&K`TJo?g8Z1;8qxEQ<*g{&GE+oi>65SfRzhGz&aME~n$2Z>Ze$*!tFD zNbBXM$xMK^pMv~wKE@tx&H`K>c+eXUJ znkjQ1&q|sAaTyXM&MyyqA77(jV#zr6w+NCz0VflNgckUb2d!+tI1D@jH{ukosF3-4 zcN5uJ6kYX+b|Gm|fD@ns76XePSLhlz#hCLSs{%MhVYOeF;mu76E&8?pY`=N|*?88) z1ks{A0DlghO4CJnSk&NNH@0J7xIKVni{v5Tfo*q1f=6;V?8W@bgPQ=}m`nY9cNuuV zele`l4`W;1Bw;d7{Q@kESW1`*t6>dkMH7IM8Ut%^#+{8#dYAx)({P>z9?q9Ngxu}l zib{}Ce2&k3S+1RGD@xq%vkptq2Z(e5{DG#s$AUSU>s2JGy*aOCvP$20Q5{uRkDCcDPf+5O= z{Y>_05S9Zs0j@nEr~yVQ>@+(h4=mR?5O}~)7J5;*#gE$g7|}i{^J@Q$Q9k8K_mmvQ z{p1}TK>|F)LhX2UGa)6nR!It;L^h>AvQxQx$?A?GL2rF}gFVe5fH=Dm-`!3s{N_(CL+3lL!CQVV(E_Vbs1 z6Zb~~zgS5gSuGhm#7O&_XJFw56J<}67rZC|#$ezn!C~>fK-?~gnKXby0<8~zfd#Ih zFz~x{JLxlAj;60xEj}`AS60vf z^D!i;djL_fBE6tM6DuS%!!dvA*q+^^{5{Vc9w+*q6H10(^XeCmf&x8YU2qbG1j(8? z)FtMo>qzq4?z}@IfJu-N;MNsEi<5E|0_w8T%*;vfhGd^FSZQ{RNOuwGMx=~5l!XM< znP*Y5Km&;8+7m9t;vu9#fD<795mXTgjg)IK0nTPK;)1(&QbjWX7Q!J+O-9M<0VM3q z)Mylk1U3ofG6x*6uep;bmI?3}4oin166DP$01QshySx&PrIH6`aDX1vr7`;fWN_fU zlPs4#kc55gon^5|0F!W)y|65OJ)MN1>;PtPNKBF*oSJJg0cUXb9t6wPvXt9?HN4~k zV)7f@l+HqASX6m}kHg@2@Qt4TE|yR^Tb=DUq%2?C)p5BE*lo!py~x$xY5~c9ICk}q z-{ky}w6wX^B-h(_jcxv@Zg$`&=gXRF$s(5Ys#m*P@18ebP54--R6BCE_0u+2bbS~4 zm+!z##>Z+J%BH}gWnXPH!0|f)Tz$yiL;b8Z-t5naP&Aj{jsS*$#aT$rDMv@L3cvMR zZ7MXV@NbG+NKc$Dwl8va4D8_C2zg+fK;bluEfb!nYfW2w6Er8n_)N^=?;}fBkA;(!&ep z!C37bs$Gl;R*Z>xe+7#X48YPXB(3!0wU^($eD7e9wf3XHGz$r5Adv;ttP$IOHT%PW z+|=J6dEkrr$pYozJE6++^@BQ>+3jkEnd{#bKjc&dDzfjj&Z(99otgd-_u?EmHr;wi z+m@sThuW@b;&8*iJRIKI_S2SI_CPIk)%t+VG<_TS$Hp4BdZY%vyo3MnlTco>=!Q={4k6 zb{y=Dx*$)vt5e`Dv9hZP?jQK*7(Vz;`j!ApynJ}TlPmBRtsa2c$LB}!9YTBH2)3B3$=uiN z2SSkMxrNvf`)5+!%4SLB0Z0J+dA%_I*{XX3`x$F$Wt_Yl=T-bil{(C~7UBd4G`%!j{Jz^Q zR#u1}x75gMr|+~&H(bYGjjxXM&ZnG1C_4sx{EU3nQ$?_X{}3-~XTIHQRX~O$EIa<@ z2{E3HlgCA#BBAsARPz1eDc`&SX&J8R8OV~ZB@Ucd(TmEUnx2?QWlR7tSutj-u}8PA z8B|s5mz3YO^{vNiBv?LKqSTOY2f3yiivG?cIbeEUzk>7^?j2|s!!fN)dMdi@XnBMAt+(dV zyNM2?y6mP_3aQG@9Iqy4&Ra}n`1S8*R5XjRv!w26p-UmsWN@NB>0j%e;eG8b83k|FKZZkDzF9ET zB&4TmA{0hLdF9khDk1?Sv6v1J>GGq+Vq2ogN2je#3h!g&7tY1*8&rU`|I)S3N?s0n z?tS7Lp=F-?qp7J>0|1TP6DlY9)BJ#+Hk8Y8X1479Pm=)y|8iSDO=FkkPc%?kX1;qe zH~rlzfMmtMnFSN~A!|oKTA*>7=dxj$pWfdA|K((VS}`kanE-O26EcN_I2#?>5g(7| zZ<4;$pk8>X_xe#yB#J0R&93B1ECHKora)E`nrim4h7iKud&D2-C#S{@&{?BKn!@+P^=o}Wd;>!f&wmhZm_ z^xhg4fq~+d!>USIrXXkJsF|L>L?orCna5jSIQEa}*ctQmpJU%WF_@OupeJUuWkpU3 zB*NaZtUrXT24->mq-vrlY9^0x(K0Q+>n>m*(+a4`KpsX1RDzr$Cdg809y#^bxU0pUFwLmpbe%P)oVHFzI^E+NX~VZ?6*k1P5J!rFlr& zE}uzgXNvWDG*hWTNmKe%PK)#+EjE%KIsCtz+Gg(f=Rj8mF;XB~hDw@LS(o*qDg~)Q zlBY%L`^;)}JEuDa#Q;WmNZKx@1V?(IoEpTbO{*z^7JAl14#?t`(p02XnRzpbX};J6 zN1&}Qw|SnTNYUFM72MfY#*r@t*=dwiiXN-xIX=~(LDqzR))WU*Ew)b6JHXrO-KNG5iU5xC zkh5J>P)d`6BtTTrbc8@z(}^>0S7Kf9c6`tNuM>mF7nJ;{%b_H!Nu`Q;AgbhtX<~dV zl@G!nG4_)v;ygP;0(QwD(T$@0JVT2`oLS{=7oO*naseP z1;s{|v~xf_N)5B3NHL63B_utVqlNVuC6${Ht&so^y3m5;HKnjqpO$rbOOo1Dx-gcZ z+Ui2Y>1iBsmNrjUt=+>9UdWV`H%)E#a-U-~?Q%JSFCbL)q)euz>P7ycFL_r=Cg)bv zbi*7yj0j@`CAA4bI!q(F*T`yu6g=7>M{6UXt4sLLANufv5Ay1i@syhlH{;X#UDuai zR8!nJ%P5#iY3`nMod+Z4uj|BVaF*x=S*j8kD^i_Gg$qiu9@{9@lxR~c6UVP_#^T4E zx&Oa=*dcbJ0tT}2?HmMX2PgJg-JqLu0)P%<7lvi|y+)9^(#wDS??#Zl0H8!AeYrrc#87nq7jgQF}V zl(Z@_v3nA_C=c2}*I*pHZf7JbIR-hN-fWrVN^;VDMhw z$Bfu$`s8Ys(@rA;H9*yj%Zk~hrhh|dAUpYGumqwz3`nl4IzoXU@gEWrT0Umw6%&LUmV|LyU z5CZ@N05elYAOHYgWoOm5K%|Ya)gDK`@4J0%D}gc;B(=0i0CAoRaogPsMF2ySEqNpN z-!lCGFf%hnGXP)!1|N;~wc5K`?_7Lj_1+@z2R|8Rz(7F0VGIN%${?-m0%YNmT;2hM zY?k)-f*D(^oy~+a+H|j(aJs_b^EF(~@VLSeWpr3hNwyUY4>KB(hK2<`X_4W0Ln3QJ zm=poQ0swpzC;&hN0BD8)tPKdQ@Atd6-?x2s)7#%kww7#}$t05-+m*h%wr{psw#AUC zKrsx#!7~sD0hc&27t2%tZVT`z(x}G=c)+Nj7YBHFtiQ|NUeCsDe_>(T+uYd?THdtp z+r6yu-V;`f64I)bOcY_kqCf_krUa?QmnfCeee)P(Z@|x0_wULXtwFUhB+9}P%ib@Z zcHrw2_lw)g3VQ1Hp6J6>0tP(xcmMQ1?C*d0m1H}|Kke@ot>fR4-PX32(4M`0`{MIG z5M=k^hUT63HE_sRSwp;{A=$m?d-_cHW86RL_rIZz#`bBVNOuS?!lx|#Q0*UQa&0z&OOuJLNO(hp;qSzr$IU#ZEBd+J{3D(vm4;8iG*9 z2+*ydO0{D{3Nb4#&*1vtZHzbX4aW?Ya-=QSQ8nAa*@2>e#$tC2(mzGNV=szbX}L|< z-PTiKC2amXHG^D+@asCX-#iIyn!foZabB^BP|CB!i`Sva8-ba zWpRoy{wb?90jjw$$&l9)vXN|q#I)T?mpgx1-m^uqCPQ|R(CUWk7$&qzt60a81s-FH zQ%#s=M@2FY2}N*0fLV#$1ocfQjj>_s9gboyk70(Oi5zP%cuLCc8-PcoMz|rgoAV~U z3DLCIF^XsbNOOuPCkChsRObs>zrBw0s1mU~T?Bf2QKc>D^t-7PuB%Rt7D>aMPFzuLG7<}m^%-pPL% z72=+v$uj$7LSe(|CAj46Sz_!}VKGBZ)FX9K;FqMTREPC3< zw@4UkZhv>HY7d#u_mk2tjAO`8yvd6x6_TE5Ov{8}a{ZZnqB4P*HBw1JgU(>xeKS1VFezN8Bo>v* zIDy>;Q0Y1e)OMWCoaIsmPe_@vRj5`Jm>4jM3N(?7;j4;@Br@2_>>M;@F@;)*#zRgc zsB|3+>Q2s?vRm0HGv&0x3C`l2wTH^fL(9`u!gYLO3X-=)C*v>5ky1Z9W+gkcWv#EU zslWQEtm^G+t81z$EZ*>M<4;Z2++*!(B0GkXCEuVPZxlmDaz%3Wo7=2){ni%S>SN3G zKLaF{9q7-%(pDgjXOy-iijU2e63iml`9DjfU#nTldE(0D=-aCEIIT$mG8GXEL0A-ffKxd;97-wEkq%7j331!h{OhHMTV`&7WMf8ERchS}D=hWkJ_}!TD z4eanGg89_jdHXbG)|@~C9D}3wYrSzpI@+QSu4lgsE<0?3W`5Z1$8q%`WX!lmcUjt` z4ZCYGH)2_aF4x@T*p`-$N>~vW^Fl~yj|pqwcq9tJQUWKKQ{S|zcFUi}sxsR>tn54a zl`7$WtL@=kO*KUgW>r^JUDbnjf1;*nQ1gBoajg9qVI4!ibBW~7lz>gB-x7yet0sC4 zE|0C_OffulfM{0~HI(O8e9ZfqY1{HbNX!IZcD5AXGK*O)i$%e)_V80k7_SCUPbmG=Az` z`Us+Yg|~aD*;gZyygNqKd0cTzTPEA$Zs3}AD^a7+BNx-aI!tHzq$Zi66_6&G8~`aY zSSYRVtiG|oK5}nfBi!b@<#qjz;^ybb=#ZFo3=7gaVfX7L(4Q2=*zUTyc98=UHe;Ga zJi^45TyFa+%9C!D4nx4)wszNUXlknncL!+Q5U}pNE!I#G(y2>!gfnfDxJgW@$G{#v zCPxc0l|+H4toXvdDpML3)v8(Rx5xR8dHv=(@2=e|+VG!0ZFS(rhvGy2A)bGsYe(gW z^VZ_3dkdK>-qm5~KC#0_=(YQh5i{X;9r*8Bk;qOed74}>DTanq8=V5mBt+4$Mb6A* zn)gF5?B7u`?KhrYFl8w%@hPD_S

oJPvoUY@_k7s z2l7RPWcfnwXyNQZZ{NYya(5{kMG_4HP3+{_xO>*D_Lq0F7H@#o-PTmEN)IQ)3;M2l zynbbiva5hCi;>IENSqtZr@L}W!=4F!aNoY2>@?)4C6On+6nE{ z&6`dnEBh5rE(o%DrYiw7`Bu99PDN2|O>Y@`2#dSD<@Y3Clhn(1RTNeo*tDI?g~x;x zWsD%Pn92tUTb- z1=G`c>|?9qp#zIhpU)#T=QXwLbHEzMkTztdL`8Ex@o}Z6F)!fg4ivV|P=ZKz-6;O8 z=P(UjTR9_7-$u2G#G0N7unqjT9Z@J9Bhrj#F}!LhhV1OL=dx(13-l1EW;zS)-4Gi6 zGvK~(S~11IE*=0HI|yG-qucpJ^#XjU0q*50E2?R=Ct>dJDu(Rm?md5G$+mNl9y4Fw zv}2J|)b~;ETL1j=-w^vAYr%Dd*z-W%sNs~RyoSRU4k?2j4k(u%{DK#n`#iM5ht^s= z#uHq+Q6GILzTUL)-)RSPly&EQ9sccme9r@C4cdb~{swv3EFQzp99xw%GkrInzPLe# zw6U7YbtDP`M9Ir!r?NRPK z|56K6Yh^IgPv!+oQ?@9h21!6MCQSoj63!&4uPO7F%du7ETmLU6Q~0DLvfd(s$yh@E z5PF6QR8De@vRQtBzFVO$`;Vlfzih>nd<#F2`Tnr}y3)(Y+=>_O7yyZh2)dldjAsdv zGaVy&{f4->-C;q`Z+;2&^BK~j92hVd>Vl&+XPzN&-a&7f9Wk#F#PE(+w9)<-rx53Xn)?~dMVCn&ifFsw}$de|9wNh=?Rk-Zwx&&mJfmglZXH1>RweH zlW$cUNeEQubb=PH@}{0fc6aV?1lqMM$T8zc*K&p+jv;I0OmW{wXEZ1?k>Ncuayy3P zsioM?L`qJnD{T6t61-ZRA53D2K3CmKCn=g#d<>UE~I+05zM9%St6^c6Dj zXLZ7z)fJka6^F*Gryr9{q5O66t$J7a=Jg)(AI4WnFYK5UO@36gEUc!M&Yin#yL`$@w3X` zgVLQtw^&|xZ1Z@rz)s1ak;n0@L)>TSGdrRf>n!Q4W6YTRv0r-~Z*|S&k15y%Bpa@C z=Mf9Z8Amp?yM1ggI~Ip`#oKq*An!6%J<)sWG&O-jXSf)K;I>^M{z}sCOS)N1XGz7# zK?>VDFb6l2dw))x3+kQWD$ofRex)CeX zu)lM1sgif~*`709h}bCGO_e@6@bpT-YSaRyc2{i7+ixcLu#1{nT&m&yb=@8CfB)~e zPRma!#M!{0pq)$A;wd=6rCd>_=RI$I4sEyTUR(<2PjM}Kx_?Er==H|l>k&qqp6}zX1+O{xO~Q5~*RS^&d3vVfjMF!~k&S!u z-?~Ici(htxSyB)<2exz@vO}v5vmU`g1NHo+9!G zQS;j3zr6TCk?I(u7-xolAemNl**!-Ts*U?U)!B1bp;g`XQ{0l!Wc<)?CTlrOBHI$s zM#I>Ruh8rNaj3|J%-BCO$LJ{3gQ-A^W@V~K`)CJt8*O+tPzHmoyyASh3LGn(5Kg3zNG-H<1Sql6TjD;~c7DA6OD1l$$h^uv&6 zp*t@d9emL}F4y6#W196NjK|mf?+;b{?vAqNJg;-|yS;1dkV4!Y^TT9f#ud0CHm=yv(N?QXY5+WvW0PgbN#|3suOWxiq> z=+^h!kB$M!yVKn@cl$MSzL6DE7+1SyywkpB$0gQ6wXS1%@*#+nptFPb_7XG1BCcZw z$^q<#xE*ILlndBUb#~fVTRew6m-%O^Dj4*5HAXzy*zI1TQBy*R9fC5zZi$;XGsEn_ zZi(B%MwwhhXV{H!Bh}C*?3rA#uCP5Hj9(x2HR)LprkI1y3fGrM*18rU z$TT*OX5C%YVQ!mTZ9&Q?)*+Gh7T9avv`Q;Zb?U$Ba}Ppaz&X3O+^pJEiq}deNQrU#R-I3c=hxiR1tlg5&~RLxSx`}| z^!FyOk)K}1y9{&pJWVw(4?R0gjhsWH9xC0M8qLaP)gapjXi>xdl#^S$x5JHgz3;~H z@Kzcx%MqwTZnmLk=YyC*&!Gk9xD#T3o-~frjjxhHfl${H{r-7*ccdhMI$sA)Wr7#> z`y1S{9JjYgyL@08%GS`jLmG`4n)a^uQx0Fk`d_+=D_LB2#o!J2AsBst_aipb@QauL zlgsO1dtNJfWdF`~KG&{hFiYyxokpR%DCQ-ppe7RB$JLl{b-L<6gAzxVG=#XDY!7~$ zwy$N{xaE9^wgon9v*pLNHNSLH)&zMNu^8%yqjz&pBMVYC7*9Ckh~xE0l^C@?3*u_B zGKZKX+3`fuE9xN~LxOgljgNxH_4q+l!`46sKG1W_niaVxR$s&G^KQ3H@zix^rX?NY z3~;)pA)m%;kh~u(G7a0THQLdb6Y>Ao%d;+6*C293?{GuHo-c}dF_K-XB|&^2W@$Nr zWrWv1#I}fJ!Qk@s=`&A}N7Z-O4E#DYwCfZ@<4!ZAzi+;XUHvC)jVzWjY`Dk#ozr$n zj)41LES#HR_J~{we(bQ-DQt@99%*Y8c<#rDIxT6N(P38!;`DK<*=)Y#KR=dOioHl? z`06@mNFp7_nXGj2GS$~!=9aNql>5T1og6YN$O)2baj+jgj0cfHW zBQA%+$CyUT@B#@AD-3zo_}u>_Q|w-jp@6&Fcf7|&F0e_hn*-3YIjXPIgJE-wvEm+> z-G#x{eiTG6WDVFlzS|qkgrQTx*oi6j3@!3u3s*LaN6zu`-VQgh_d%MYa681lN3vTS zdsmVr#WTxEnEZs41R7t2aT+*S{2KO7l5Rnm613|ucD+ke*UvLUrAIx?Avbn}BpEt& z$WaV7$@LO+H?FNP!7@SX#3L4|Dzo710x(ZSAWJM8n}|@GbkuGeGnNTAr)grzrTwl} zLz%F5X>uj+Ra>Q=y(_E8> z9$^oqGaw56y#{-nOkz+(vwB6~b zi6wah0Viy8OL1Mk4o6)2q{zVt|0vmIQ<{!(s4uMw-qI>2WkLdssk$Dbl1R`$NZW+U z3H!Hk9FU)-_6Zxd$#R3yb;}L=j};V#`I8FfOC!=K1Bt<5(=ip5nJUpM@~CQ&sbpt5 zD$QWyQ-TB`kHOtQ3~H)iUgw!6$oP3>7;dGlEdKn8Q4Gllb^IS<-=OfV%`dDr|D4BA z;g}N1?lWWfP{nik)DuC^lH>*q?BJk@#N?bQvdtNKo77jY`y8}Tp{(x#V!DnVzT*wf z&mKB;(4y?yxY`MglxG?tBAKvG%IaTD5jl5YDO|2abmMZy{tfeS6Dg7 zlI4y>$1ZoKXfblf8OK$5yo39mA(xCZ#VwjfPMn#6b!Vs?JC0!y8Im*1*dvh|IV6vq z0lSTX+>tXHm>EGa#0*D4&hv#r2c9E0f*s4E2qAizID?$!3siBDGZBe1QH`Aq@Tm;P z83%YDLUtbgI?4WDm5_~fSzyj%LdUP>^v}H=wJfH~Zw=^qwGP^{>x2%Sk8ysI(62+d zWz$CaQh#KZKVF}!ahYj)?F$wPRA(8$wroml8B+|dgG`MSsC-A2~jdqWZ?2Yt~ zKkRm`kJ|?GtD`tBVKYny>2J5?q%%$`aRI0o^oCstIliK5dIAk~cPL8_C*m8|;|2;t`aCoW{IR<8fxN)i2qD z9-9({jy#*c>r+J0GsOwx3>*6;*V1cuX28-P_9E2W!S>hQSc8bbrHF+5j2{s z`ZV}RWrT-HlGCz-#JiE|S1PB3KD* zNzg=&B;MxNk%)78deS?$coy=MOek(q*pQT!$k)jy#iJY$ukaulxX}{b1#lYt<#{qv zxGv!>qpc8pC5a-SvL5DT121;s$wEa{8j~Rp@_v$=IBi$lq{!fA`RnJdkGE6XmWy#7Q=>4)QC8<(O?K&0cq7WFeoRpm3!oG>GvFT1MQ1S@BSD9kS1 z663zgyAw8I({csTbzl?qCZ9nFZyO*zjXqYk30Cq7QJ7sj(rtVY-h@p}&lR$d%b}CC z27`%WKU$C{A(euHn8a?Bm6t+aX5X&eakk zHWL%!#F8C}P{^5`C2OK1#?a0pLLFy~w{od9f>IK4$p&_4XYrczo|CI{!eD1;MCbTk zLr#dtzVIHo>r+VUI7~!4&TXavBR3RL8!ABhZxt|c6Q`$^(!}LQG0p(eNjLexFqu&3 z=l*YuD3tUJ!aB|~L{gI!Fma|8)i^W4?Q5v%xe1!M+)4Xqq%64%h|lJZ7?=p-OgyVO zBaa%4DMrrj-3*y#f)3f`3dSC`X9ajoe8_d!dAa4tT8clrV~8`F@bv2u^p(+`T_OLd#h_=R z;orihT?%a1wT?3PV->45Wp5j-q2RjMSvRp)zV}3%pnc!^Aou4(vWKcOkTKF@*~8|% zfD3xiF|yAn9j>yxEo~jRCN}Zg(uZoB&l^kXFJ7M`4(#935Ee>f!Zg0>YsvEx)t=g2 zmkx@Gp=LNEa#h@`?og^}?Z^z<_B-1qi!47Y$%Zn|`s+Q*Vw@efKl8Y;vN2!s<4^zm z;h@99MhjXf|Jy$z>4IQ6{?goHtg^@UXOKY2_oyJ}Dn$2i0>1yR=nAu|&q+QTzm ziZ4A{f00yi?oRmJKe0<|(avT=q2(QzgK-OfnfJ7%aIUI3_{XMpZ`CIIsDj6nB1GYJ1@ z2z#I8;w2o}F~@xq$eA;njw%?cRzJ&i+5_ z39MoP&WYh;E@LK_xlo2W&cf#yz+;n09PF5wxBeZ%L7tJgcNrjV$0mr~aZ#>D_-uM7 zdxPeCSzC)tU(HR=mXK);exPb{DB;Q7%+tADN=2%)-z3)&-Z+bQ{|R&gbXckDZz>_S^pHNclrHcci>nZZa63 zkNKm1L5r%Sv%(rA`mF6ak&Y23&SUtLGi$59q50CyTPU}NKuSBt=AfmIhOs_Rc%M=- zU_;QI=jHzYL|avz`f^4pEp(5>^}0fFy(4O1eFUjp0Frh?L^fH(mNU6P`Vy99-j*{L zr$j<_OwBfkO#qZl8how{Elom~B@jiCEF>_!vBRa>7%8eAzN_Nyx2!8^E2_J`s+r$I z-+*q*Jyg7^&1Jd?3#cejm;y$G&;Vbqj3BF^SvIbDGOtj$ecrK!W4vk(4KDW>l99Z- zj=rCE3Xj>n6E+CR;zAoDq1(~!2eAm$j09RQnNJ->2eh% zs{dA>@pU~aqll0E*q?0)XRABwPn?SdphllfcQQ6d6E?RvAED}t^Kj=kRmr+#(z@72!kU%8Rfy6k zD=Um)BtFDg*dN`=*0dzcG0_{@HYuyxyo`u-7m$`=xJ1Q*MfDOIB`anyMOI#FVu`^= zs9?CHqc6GucI!Z2$Y?vjv3g>+Xzi!kudfw<*Fqjyb^Hr)+9zv*Fv0vz^W90f1J|NA=Jr^ ziXH5`WS!&DNsc+RF-8Q zd%=O|)P^`KjSBh$I!E^$>=tv#X0jtYHf3Sis$o18t=Xb3A~RLCBSef@-QJ}B3}HT%;8XM24Kw6yW$J5+IQ)X<$D9|I3Hes3}p{pd{o{AL{(2SDnc} zr%HP+C`_f(6LKM3AZay?O;nMEt6T-9@-V(*(X3TgQ}e&$5}O6x06-8B0{{j9GE+o0 z003`gd6g{CY2y(zOvv2b+{_r+DbpZnprqO(L^0L)^Ixd~oI=vRaY*~P|Ncg%3IIlC z&S(Gt72x{UQXj^BL;VivB(0y>Rq^1zB)M3dHa{dSqxagtOS?uQN@O@(cF~J0wsqY} z9HGVT_aQ)7OXcM()jK#z{@GnIr%J zkprTc0JsM*+r9sH_x`$Tc$G|CkLxwcAJ5t0O0KmiJ= z0SqW0@T(yRR070jen0>bs;GVt9|FLSQGogd=0^h*0s5OkMJ=?IreU=#Sxar9g=l_e z2DL5ig>G}Ud)zJEeulHgY+Z%bW2J`-bKZOF)Z7a@Yuxvqi&}?nEZ!D_Lu;Lf4EJAJ z+>fatX|vtZj0>Z*>3_OV+Uj~-)9w4`>28osk1tp92sz}5r?(QITy^#v+- z4t18wHEXi1+toG**)|KgQTrTgWDU1|>7Q&Zg}V8q&>MAYQgXDi!__1E7HWZ2un9E@ zB37=f1B*~$>yn)+cE!5J@Yfr@J!{$1=ldG!m$hes`un7W1a*`KI$l))pj*Yo-5^Uc z8Qpgy3LMKZM z?8^z;?DkF(7@A71SjGg=?vckSVd!6Kq_xnRq(qIqhFwwFqZHhugSIMr&Qe#>?*5@~ z29#4I^{&8uWg72!4|%p&?XS}buC;LL%P@9!O`SFE4QJk~58K?m)B)Ei7k&nCy)spW zO%_A_zf0vU53{S+mo7I4zN2hr3*P~0l~gHQ6rx#Ib9qf#;&?{1xmdeaEMA9xepl<8 ztzkRdXP2_{$M0G1+~4cZ74#DJ{`hsqbOgECx%ggUNzNvf5a z_N@J#cH8PIxPJt--3xJ867?x96n|~@{*oxnn-!StJV6@LU2W?1g`>8sdb*I7va{{g zwJUFlkHxBMwZu0v&-D9s+gdkCi0)qD-Pl;0fBPZsS*lx$zTKU#9v!87oIx#7!|QiL z3x97Pd_h`l3>Fyr$zP4{?%##VN)ybB(DcfqE6O`2N|psIHJqvj%xrpjEFAD_4}J9L zZF)E;dV{tSv1Nr_$K~rH0F!OL(scr>inj>j_2~x5*wCCT?e(~ zc09*+ZO42X+I!=9t==KV#M$HE5cqpc)HQ9F?~5jB6A}_Pxe?cQ>;h?tT+|vgEj@aE z7{F@#8oDXox~ZK4y6fP+B@|_Q4@3Jp5QPWr9h*wJ(Ifv%8hN=GsxDeM#b;$oJUbkL zE`2O5TMPr6(2`rySPiSvFRPoFxy3%KB#1P^=aA(u8b+p9v3N97=1}e_dv+wFYMh(P-qyqGYU>6|W@%WIEnR zm;Mn7xQ`to#+5G>vtamQ9pc87E)BU7aUVKFc4R2wA&(h&4>#gT;gO{(! zWPRZfSuf2=RIAQ8C4U6}6biKK627{RI|m6^Un zo0Las;xekbnzjvUleO){IpNpRu0s3L>iQbn^!$@9)OJJEP8k%7JGm>=)| zt$$&K)nm|X&2P;n(r)P#eYs_JpPk=AdgA`fq_aNKuRaj@zU=_l8?OlL=}I5GUk(~- zOeHZY0x~a0z!$Q}!8b*=C@~c@6Wg;1JRE&V!!DJ-aOn>J-;9B}@RINNY~TYAWNRxW zO5;gbku~1!p$%GFr(b+WtJcDO)sqpB?G)F(S0ojURd=|McxZaDcGkCFg1M|3r!pBd zoicoP+ky{U@f9qSC16(@yA!o2gK``9Uq@ju1ST4}f0&^nBlO-4XkJ2Q{JM5AcG_RT zZt@@Rs#l0U6skJzL0MfH+P6yO_48jb_A-cn>J4LU7^O?ru_b@+X#Bm0%_q-p_N1Lc zzu0DDEg=78O!k%Bi2nK1616N|`-t9uuDI6$39!?BR%Kb+p-tN;)#m>qomdy}6y^GK z4PADHOOx88_H!K?iXOT-^(;$gHC@D^PKmws0KoMMMLP@u-`CER4*4Hln@I)SQ-YGT z#ra#qhI%_^iGIiFn@`&{OHE*sx=Rf(+e8XvcBx;y5H2OxP4R=jSG<3R24s?gt%wQA zV?wwD@TFzlJ+MC8<~{2Qf?g_#8JC$#XZMCP`ztz?02(4y$15!?{Ob@oGpzjDJAqq0 zZqu6C(k&eO7j2_U^v{-) z!|6M|U?8^PIz5!5_QKoRUtLqygUJHn;L@G$Q+&ZCdE5y0{*(tv>#S_wa~{5KSr^6E zon-#y%lFyZ-89k3pGoY-O=7;b?x<$QH|OUIPy|@)cy*YhP2a6)8@=<@sEE~CHT@1T z@)6A+EokCa{~Lh^?+=b>$W3?L{w)1&P0*V&0^~WS8zJLxE@TXT*wO#AsDIB|*ILpb z`oq9h*XPVzAr8d8-(xg_`edvt+JS0AR z?{<(vIJ_r&T4$Jq9fIn%j+sreZ-?vradE7fEDkf?@^bNlb0P;^Zw-`?( zrc>*$&A>!Xf!TYm(-hqph`VcDMqD#1)M=jMyXR#igb&{%hjYI2jjbnkZVRTRlD-@K zGQRkgzO7TedebLLOGCZK(`P6Q}cHvGDKAImSX-PlnVqXpl_{Hyt2Ue)_T5<}__!I_o zA#WsWrc>Fc^gDt3W?jDpc|w{Y(5#T?dAT1K9XEFw+9COP6uJ6Mc*a+Wec)4x*(oCu z7w4()j5u+y^KBh}_u@CzA%I;AVymlTX{#NPv~ha=i63isZ6Q-Ak)|8Gcv@F4xb%A# z80IeQN_V5gN8~amWmIT7AN1UGXDz5L_pqw*Hav|Mu>6SEy1D3MT_Zl71p#$R!1~a9 z;Lh{-5<_cTbL#UP9KJwD$l|Y4^V+cQs4ofN^na{0^LGb56|i4?zJ*NK;wL4dY&!Zm zf8B8LIIKGb8a5*wX?ewb;eYp>hzoQ|xzxJ-Mf@S7MGr#H=;g+?QXgq>@gd;zj8v<% zY$5S%5RXgUC9)?~jv8*jo#wpcWXts~O@Bf@Y)4XG$@A@g5%oYX* zs{HB95q?o(t`P7LLkU)0IU7F6u)Fa;FqQCtd z5qQZ#?xUz+fOxik6rxn_CEyH0oXYyWj;9}MPP)N(5|Nvo+Bv@%dUL-|tZ<>#P62$H zOnh`RaKDzRof4m>2F<({f?(d?C#U^LVgrI;&gvM&3@%&jT+rCrAh;v2W3kqSI#V<6 zvmmsSCi7gdEH;fu_2q7WFnyfI1`o#+swsDYouO2`xGrCxrYbyhRH~*NEl=9_qB%zoN0GSsrgH&0}|~uwjM`vmi@Z}aJv++;O&** zdD?M?86b@JaZUmf?B*Rix2{q<<2Y*R97BL4jLE zHmc9XhMNTpIbfwl#*B(uIbXS+!<3@BBw)otN!mqh{MC80_|!f>(VT(m8SM}+^KS!` z0cV|ogQSAPkGLy64Z0#1`^WI@&yAXiZu|ET(0_G*&rzsp5(pXsMLWq2At0^Sx%Ry> zLyjHy1j7JhOL&|ALcQClBa_4cGRtu)wXt!Ip8mVKt)zL+83qj59B=@RZBnj6?rjcH$K%{ng?Jf|F0p64 z*UQaxa!LAgA<)@zEv0hA%(JAFhK>5>>9?$fpvV|+jPX-!jhEFe6*+oz4l8VqG4r(T zuBHlT#B>DWjk-+{382R$7A(ujeg%ePDD#fui8jm`5ow`L8F;!P7lj;)1f2`5I=KNd(EJ^5vO}#*GT?oEn!ghf zw6Z#b2I>|}gmg0gHl1CXD@?1Cb7*=(Dt4fGJIoC{p!w`SsxsXzlx?#*Fr?6&odk`G zN1#c`CT-?_5K#ab#nU2pFyEMPnD(;{P$`=;-E|3FtqsD^3ag1j1I^cASjX*(lvujy ztt#r(50X3jLRaPVT;IYxS8=(%>n>43Y#b~XQn|Ug6Mra*Fz_+&8mm6_Rdv0rXk0_o z?X=1bRJBNA$Uju<4-z|#Nmf>BT)BIY#$&DJJaE0Z>0JYCDI=v#G_ryO2-!FmK=`F- z_8Z8cJ<3h+{OSs;PL2p@{En`T^MlpS9`#5h`96N*=0xp)2jjxZ_lUJ)6v@F0u_L4y6ZU4?EH;;EWL-nmF306X;T!JRM6AQ-3C?W#n) zY>>wLkc>lW2GSc2)mwOGAc#Vc#RE=U3z46y7K`bv%?^Wn1RFK(|_+CNPPe%?LD#O*_QNdzo z*x_nrWDWilEOtro*qOw-n*(C}fL%%ZSf{;QTelL7bgS4>ee9~DpRg7A<{ny^vPN-5 z`fVa7oaibi4MAcj5R7)tr!F5d`fb45l*wG}KxmJCn&)>91f$ zaW?x7Isk~Tb=YpM&{C#f*->-+`?dmHSG_jf3LX)Itn6E$(N4;*7C=i<%_&oU`iVD6 z#@h3vT|XBnj_b?Ch?S*4iZzG*8EfuUA}uzZc3SL?tE=qRSUauCX>sY4)3QF*uCk}K z`ILG3K}?-OJDw}!_PCa+06-zDcd}F@VyBq?l4H{$KL`{SxNX1cfTmRYTB95_-u zk?LHI@8eGLutXk1TP=eF0DUK+6%_mb>&NG}7Si)1r_q5kjwRAmV&K4^26LibpPITcw1TESr z0)GO0A}LK*!QCQw7Cl^@CCoU%9b(zSHJ8|g-c_9?D9LM@r42a0?$}RhPt_!n-WD>2R~1`W?ee`pZ$iQ>Ja1;BcN2%*`UouI z!f807stD{9ZBxp4;&q(vr(^5ibIIGGs)4yv6LDXd;OSAgbe zom~Ud=n?0nHVBC#RoLSuD>x8=$ShqI*cAf5jcL`TWnoE}GD3wh8Z((Wdg(Lw0pf8z zLlFi7&|Jv3sJx-35*vX_5jMgl3g<<)mla?12D(kK)J$}W;KW4%iU19*`F3#>mL^FO zva3_yX9uQiH@ipjyZMxqWM^uk8QdmqMhIl1rd=bhENm!%;jgb!&%ZTKlXdlQWl0MT zvI#IO4wW^~Qkksi+BA?~Rr7IScnbeeEc&ZCu`^wT&C&ngSOMY6N+K03QPC8&TH1NP#01&UO$+~7 zE=Bv;sr#;`xQmkpbVbmH6BpJP(N^{)d3IA8hLBTO*}@P1&brrCChFx~&gU>%bjskw zsHj;IIJ{v|g@LMZ?2?-*32G9ih`+bucptDHK=+0LG(reiPZO#eWW(tamL_EX;3CbU zd^SOPN`)kM0(sOG%_>V_DDy{*tB{2i%yy3mcp)ViD|b84chxIwWQYz?Fup4iKee7< zGEro@p{UGVx$}md;$ZYV;h_&#Ntk9Xb7+JrjN4CsW!}j32&jeFI6HHV95|hiJLH+n zK+iNHbxN<^1GruR*v!Lo@cJGxr=Y~pdRM>c2K>5U_M=F@XQw8XcV_2PpmUc{H12lF z_j?s8#Mzmt(V5&Sx#}F4oZ90m*(q(rnVECV=5umj!hBAtc%g+Djdm5crv0&$I$5$d zxQ#Xa5xQ|JKnjIZ!x({TQl)AO%_7mve=b7JjC6ULTN={VeZ0*noqEd={-C)tP$~hH z$z2s8mB&V15f@n-0D$3F2^$r%P0JgQz!m)cUthwPNDIc)RhA-S1N~o{M9voAUA&Oj!s%6FijGHZ5O=sH_d1te-Z{ZBK>m?ppfvR8|*N&t6u<@K6QY;zV=QW+pH{(7NgrffrYT5NbIS+1DeAUeTr4v2ReQ7t@D|ZSseuP$Er8oibC& z1?cSxnH>WprYjXt#xEhtsc$i)kSCV2Q%F#zD^Xsk0S2gD#RAPwssjdb0tlTF(Wk0R z0%-&Qc}0c({WSibqyVByEDXID?_cztbOl#wp&INGYK z+PTqJI#jPO0)()O)3^gnV*)B@B%}ix5(uY6Gj{y3psLfzvkFLjq={`)5n-euqRIu|LQyIb9Jth*?->C5%TlRX zR@&gR7xskb{OSN{Os511zpjlGY!AOKuIcBi?SHc8|32OGI~V4>`tTSZVd!qJEOnOs zec1%Orc;)g$^uH84ND0y*+na4HmHssduCgmqJxjZD%cEb2mRyCl(GJ>)XUp{ zVPXC)DdVDvcn~yU?go{1l||{bK(USeHz(_H2XDjwWr+W(W<`0~7v$^z?G@J6clBku z6(e>ER&;gx*S{Ek;ULSXr-dNU?cES+T>bqfbALD4`TCOQx3$yzjUh}+*722%LJE`t zD(!=>)Ts%_E3Z3;vaQHQtcr;*7ImZeiUOWCenO$j5NVtdd&m8o=T_)y-7#@4q4&P` zp8sbS!#!8gOjvT!Q*`gIJLt};(_Rp1y8;m_QAYO_OR~PAJ3`9)0Av?oYXduTx*yMT zb7T{>03A|EGMyokc3ruppWp=Lo!}d{R+YWN=dqqR7 z|1TYS0u{*6*O0qSEP}ROxfdduM1cuy)s!r%;Hz%reA}jErc(+POzix*-QjUK_YTW= z=c~7E5G#S~g|Odt@h-gSm;_}(DG~YGSJF_^dj)*BSHiqdA`CmbJw1O-R;lXZIT>x|4%djIPIM>H=$K& zSymAxCS_w|L|OapE@@XLoM8%7`nuWyeWRh6h+CziJv*Y~+7%dkX!zWf=5+DLqg|n` zIaXm{rYjPeHZTxbq5|Zh%{7qyUDAk+O_J^wF?v;KRE~12#JHwYqybG=jq$oNoM{^T zAzjhywOPm$Q{a_l2$|S|RhAYdFbeyy;Zqo33L8hMBrTabnq+QuZ}n zMb!{8U_%5+uq%WH+tLj~6*I@$zac{`Ql=}QC#H%!u7qltu86psMXKL)slwBhsshs$ zl@l2iFkPuCH(gR;(-lNW=}LfrrYj)d=}JMC(-ny*(-ji|#xKpI))S0H7m88iiPs{l zAl~cB$Nbr1r6R#}01OZi0{{mAGDAc+004h=zRC-Dv~dWclcRfgx4TAqXX2#LNOi&l zCeyJre<6kLEk)ZhB4qn*|Ne-M6adW3qR{~WD!}|lX}`LEtY0*rslMI-M*Q$=02!T` z0RAN5Xg|Ba&^Vi1H9;pyS~_(PN4Chi-P@5|)&1wj$rTo7Rz-3(Gfq5hjde86xM0T7 zthkCnZ{wPXmQuSWdxrPk2nhsKAOipZGXhsM1_1X5ZoB*a@7~>e+um)rv)gtydh1Ks zrFQ$5+iACTg+&BtXtpqp3)-PzC<2j101=3QXOTa`0SN@zen3D{Vo(MAjDkz}5BERH z?*Z*`xf<-*xZL)T+uuxqkmSd6H=s)ku*2i35@8QVpqOx79BcU)Uu zTVDJ3H{xgDoWJ|1HVsv`Eg6@i+g6TEiv^~B*i!fYXILMD3Fg%|qv;lQJ6xM|KN(AF zW!5TB6HSMX_qX8N0u`|YDg*il{ve-vz|Iv;}9_ff)3vSPk+O)4_j{}%F1$y2+DqYej29RUf7X!rYf#GWv?yk8sECV zlgA5l_F6}~7&YRdV$_CXELG0Q*=~h&Cc?vCD62@ZYU^AsCN-Q^_%urwPTY6YSHSC# zqjZdlu&F+-*92C6!j@@deyL6to7=ddGU37;Bl9zx&pt>S0LldKtqZ{eJQ zeF~MF-|eV;5R^l|@2cxnbOv2@?MCN!8``2QiJX!jpE zk#e@Upz!(c)A4M+BYvO$pO_Nre8~?Umv}woK+lo=e?#&h>nCB(<;iaEbtRtnyLmiI z*A*!Q%zNfQym-ITx8>u6E?Z1TDYuLO!6bVR_B>2`H`yS1A)s}B>)mrV=61WvO4Ws+ zKr92ogVK^hmpxe4;Pc;<#3Mp5?)qQl9VvT)tXI-IWe!p2-yaeGAjz8Izo)$TngKr)Fe=hS|?p8CjN1!LgMsnVe^eL#d_= z;h9Ng>f#Xp!5N&N`vis0L=BA(Sv3@mvvkQKq8p$b(n!B%YGEL+DW|a?`H8?!<7_C+ zeIWvmEQRaYExBmN8G#G>FcW-{k0(z}ZizRiUpLdLby}tKC8eUf2g#u-w9z?Zn}f(d zt-qEi>GOUDEv-IQQ+8RELSP>Ihz7XWaiOT>gSL?6&SjTLBbcsBBGXtF<51L-eG-+G zUzhuXeZ7~ZI$=UwoGdoE2C0ZqVgAfv&&*l(Giu)8Z_1Xf+6_$FIjI+0 zF9hJRW^rStO~8WNe9J7uY|U4uerCDA!$wmRWrMn=A2**Kt66K*TL0HXLs^b0xJ}l` zMsdev$~I=|&&HXF!pySLFPhoa^63cNIrW^OWSSM7Cr8sk$MP>V_#Lm9Mt%+rm#!XGArYfrDf0aOwpdHt%PVj+u8ZxIF>0u zPob37gC-_mRd1K6@#fhcezvXmp7JwsEax;Z3c-O`1C*`QJ5ZDg@TmyZB_Y#Ah{5C# zgNxJy^(AMoGEMaSR$ued!aXPQ9 zXC>`|wLY3IdsnkgukS7lT3=nOUn(=Hdb*+Pz}WkS+$i{WhmJvUcbu$%?9D6Zw9z8i zOxRkqOXY9oBiCGWf?^4@_s7jzwsv}C?h>;z-TsthvrKsvz$%`ttPL|o>E@jS6Hg;Xx}{(3P=-z?fV$;3WD(zTTbZR(x_n&1OOeDY}9k%UDz{q$M!l#M}@1JUOm>j(#nN?O;Kq$ajnbd zD=Zu4e>FHCn)L8ZJ5#UCQ?*_OIo{Ph0(0yccs8=lm`TXZbucHR2cDfv5i$6dGu_P* zuMyiU1Mu{R3Cjj;R>BChGM;J<3hx(FEdaX!Y$OQLKB^|2j^r$b%0TG>ao50NrqYw$ z)TcYj{n0uVFA>mx1u#bCZA}c$jcajUZ`W`NU)WaSgi1b5mZlo~LsxxDOa07Es<;}0 zP)Hz(COxkRyEtnlQ$Qy>C<^#2oXb@Yoo9Jc|5vbEG+J&!sq-R>o+rsZIp4eE2`Qzj zMhzk>h_btP^Gmtx=V{BGs8bHXKXM?&l^)d21EovPz^d4HjPpgcY2FLH=-lk4tW4&v zTy9~w%yi{sKDV!nr^9dkf(z0YK49|W78LJ!-K0|f(rH%3W4G&d=SfWCwtU+0Etxsh zz1ES5W}9+YUD-%elFKdsnI(B*eG7bW`0P^i<&yJxuu<@ldQNO)x7Zit&3ft!-_3c* zyD>0XxwSQoJ#EE5!#KLcd24@VF9EkHa6onI>;5xc%|#yGsrSTwsV2zs*}#urCbXEd+bWNgvJ~F%Sot`ej#3j6=h{3P_fuop6Wn&e}?7%Z=Dj~>UXXu zU|{-%R~e^`<+h{b0z&u~-|FRF5Q;idvc`JAUR%q$>4DWBz*rxByXu%O^c|osG;YvX z-r?4vOt#Bn=S)oVq2}ind)p8aaQ(rkYg7;Mw3BQNA9p`H-$Js?rE#hM`E7pohGm)i zer@br8uR>743u3;Lr|JMEP9W^xJU?sxKIefE^dNAE);@L`5%LIsJgwzy`wXQm6+># zSJyNIR}vpE5=4_xz=sV=BGI%H0wpSSy7Hp_` zK&uQf3N9W0Pz`Mq(H~X$3gcE$wusU3QS`ZL5J00CZ7egDid?;1=*DD8{dj}tfX&{up~Md3I#66xX8Uw0sTi<(M1$m-B9xP!Sv?%oXI zX}z28OAJu5Q$qliu2-70ACkH&QE4p=^L%awH(He(o~;g`XiX)Rs$sb|YD6B55{%BF ztGMx5a}PJ~E5I9qyX+nT=7hA`XKDd0EuQ^*Txl7rm&O=x&y$Fgh3*>29o-B06plc% ze43i?>*twPTI%p=*71U~LKum)#gL5zraV2S+)1!Ek4ZchRxbjuZy2K+47J(YF=kWb z$(ImK-O4=_Mz&&^-zy&i@1&Z_|Lq*xPF&(H?K_@+nq#IY3a6s$4kRX{^(**0PtP{L zQDL%yB}bZ>qIELPFe0Vkx@t?<%^dvJ8GKpuHXVVd#+e{w_(BhiuDF0%fY+Y6l^>|z zyJ}T;d}yYME6DNegOsC|Tezl+8{0Kvx zgL>Wd%N%w5Gw~bc0ut~U_Ci}sBxw9DJ|3fQvJd#wz4ttwp2_DPHoEE(&|E29UTb4~ z(RH@d%f&Y5*|zR$aIH1ew<*(ZZDap0BSUjP(`mgX78FK_H18=cBVB`h)rC=V-v;Ts z>u6c4$<3_+=la97`{D2TJ;+(VJ6Lcf<0s zlD8H24^OSa1caL~1>>RPtG-=k|FT37w!K$d2Qui`QY9z(aM8rSi0o z;&6nm<9*(_%0z7PW> zvBw(MfF_Q$`iEler6IKn5HOA8fs5GV8r9N=kV)k>A@Du!&GWX8`98}hgN-^Q@vJ8} zPt9Xjy}-{^cvAnt-F=4Scp{~|nyTvM3!?XYD~gRjUJSM)oR;-t=HRQi#XUj{$9h>| zeAMX3ykG3Pm@#i{iZjf@niS{-iENI(GpQ>OsO{P{uBTA5#HstNF?6(RR;R3wg#X?! zPR~tUXlMDH%j)U8(Wfiv8*{7>t>Vg)oL@h9S{N z=`Af@=nH%p7rcE_QP(+g?kZ|{wDUf9+Z83jp|8fwTETC^^OSs8JOD_>64mQ0;VmHy zZdqYy*7TB4WEl30$T~w|9t(BAX#DP$qGXP9t&Be$Oj5xImiz~V+EmQ&4!&~ zgdq+q3_UA3`3fow7pyx(pX4?!kqndT1dplt+vy|bh*Z{DP6wy)GO?+~vltPqF(i(7 ztkml)jRsH(tmT9g-Z0>?_}d4o3Vl6QXTf{yb$5TG!vad(0jB3@I6afERbryV63CNP z=5^ieuNP$!7L`&7v~co_jy*$c{RwK0mO^46=K-%#NE7y~iSv)G9tn?7+Uw)l{%>jL z-pfN!cRR;y>p(cC&o(M*6I9oOD+sNY^q4uw#xTr} zvknE^sPF-vj8kAq5JOz^`wnQ`y`?TLf?(Y(ymYaW2$KUL5GZ12Qb@}2CKlN7sEmjq zh+s+&AXx*$tNHBj5)v(0*Wy`a4adJ1|)BNiRLDu7)9}P)gVk z%EzXm9jLhY*pML(zvO|aj}3)`Oapgdu;8~lvHaC#`~2DT843#lG5hhhQJ(fda4=~! z2dqqfU1XX3`j_G^=B}JU4Zz#92X|#@WtR}a*?faz8A}^@2$P(6d~&e8@8H3X~yL=E=9+#=L)4p1PLKxHQONZAn7_8r4mADovcI7^Idz7PW>!Pp@e zP^j=bMUDA@;v#t99(py#5DXAROcl@%Ps~-rJ3z1d!+lUyLp(sNAAKlc>hd3Y-at_e z7lI?rJQBeW7WeCED<09s@V_5=(l}L(41o&q4_p=u*nRntg}8`D&*n3XxsVAKao++rO+9OJwV`JhDksrL-~M+Wc4i+*sB_|;8C50!wfOz5D@0REEpkpm9!#V zSBEId@S8%%aQgAmhu~tAK`{CcrZFWD8HhbV3Rce}YK-E6A{oO2J-&3@*DpBl;E@~2 z2MWNen<%}d-}xF&JYM7*fSKd_6N#00>TTW#!6-TKso&G;&p9AFC7woK4V8`J9^nn$ z06#)tO1w3=|8<^l5WgsZX-MH(G2S@1hB3;YKt%6@^$1>XmRB7XzJrM?G< z3w;h0*7*-uFhgZ&^uR$qj75A0Ocz5B9iV4c8Z89s3=u#TCG;)>Js`je#sz!_AQ!D3 zE$8JLz5^l>;L+BGFE9%oF7i8IQSm8G+k+POZ(g(2oyOgjGgXtxH3V{ID8uOo$84yn z2V+6$m>#Ii8gEa$XCh~c%(+bQRrK;yzE9e2jSTmpMleNr^aHZH47LHwbLU*Q4G*lx z#*85d^|&T-L6`y#<6nNEWK8^3TZ3pfDpIcNt2i@cDr|z(ecKt?YJK3juF_#ygvrfa zz6#>dss|UgP6!{KRr1?i-9fByrf-twluSwS)_@Ynq z!V?z)pu`Y=ht(+nzhm$1{m!%OtOQaB#Y$%|`B*bQk6hAzYuG>Z>lYdDT}DH2QaBG7 z0GFpO8=M<6+BE-`>gwZvQ@H01HbpR1mqS%4;*7BcEooRD{`&Vw&m<-4SkjlARGaO+ z(}txJBmaOogs@K0DjEo=(PG6O#FS>mt4#SLCOIgC7G#^{P0wRnH%kg@p= zP{vp~mVxvGeZNUcHS7=EMw)&!JL^79td`O}3F$9xezU|_FcCD~l(ejrvu45Adl&PJ zC^2dAb7|Nq;SybBFYZ^FON)-f=}(IYyl5`tArN<@gV4SMyc_O9@P#2SWIHA~XCVxW z!FWO3e+>I1FNEsF3e)!HzZ7P_$@Mz3gq*3E@rF$3gav>qv3mAm=B~cuYIPNav2~(g zBYQ4NRY$>T*9}q#L5?$R$Sqyy+Qi5IxGdl_dP*;1M>*Yh&7FR;)eYluOlIyZz-LuE zX{-tPt!H2TJLtcvI5z2Y-hObF7+9tusVE0XN2&YHvj$!Hxe5e?=I5_&-pST;P{vL} z<($LNOXgLkAlOirxXF|@tQxYF=rUB)NBaVt)TxRj6BfCm~NxljS!A&eO601c53RicN%qSe`bkm(ykG4?zz@*x2U#JMmYu zh^&Yqr4Sg1d0@oNn$S-htMrm-U-8@8mO5RNWoa|?S-{qHmUddUd)Y^5+UP%RXI|wzjjUXjiy&?f>s?e)V7`|_ zVX=o^6xteNTphMfE;D=6V5~nAG{b7@;w)us?~-NhOEMs3XJiOiV7mB)0yCw~5aV!( z;IfH6E9wZSOi$Gm2-VIvfCysg7zURf@v?eG@&5XyBz2-d+N>KU%9 zLJ*M0E6d+9x*ufXD??SISH;Rq-D0Esq!SCS)HS2d!1$7eBOV7PNPcS1K$-hHc@KN6 zSpAhD5(o^$Js?Le!>GRl>xCeu{T+z)3gKePw%v@IRt;SnV8QG-W7^0Mbzh9?Q1=AI z?Jr;%_&acZ!Vkh_YY1)GK4}m3W^Pp2VZ@onWN2h584RdGEHRAQr{SbkWDkvJWWho0 z1O~n|xL2mBeFxvd!Q*hg167EnKp4}1zSpUAH;ktr#MCo1G8N|mc^UISBb~hx5Uj>% zenGEE2p*aud^~bwB z3k_Xi;~Q<#&W8k5UkLjG%O7|Jo*RYdQ$l+v`8r=p3p{4%OuX8 zKJ@+df7Czb>0y`wi_u{Y@7^ip-US6M{+E9V)2p87cVn&%)*30(wap^^x^Z{Ic;iaC zR8=1y5SY2X7|$?OfPz)-4p3_R2dYJW2Sk(6Xsd^i!h$Ky|&>H8b9!JEqjcvr0-odc%@u&fb*$X3xOo!>A(hJ4^X9D*KfZ4QS=Zh z4`l-aXV-MSyl%Mu5D)_Z1^_ZsMKu5be{`P8WPwd0a0F(i*?Y|Fkz<8&ccc*Jv=y{* z71#M+_m)HHowuOvZXEY-bou~bWQdAp0Kg9p?=^bT)W=A_Zv1)mjGJPqqr`!KyKz;E z%O~a%Zr(R4+o|y&G0HmOZV+qPS!drM;9tOY_a2Zypz_M;>A-+gs2p`YV^Cn_%Eyj? z8&E)X>U(aWq_~x4y)m=O+*=AiAj|*&Gh=2m1OVS)cWrIo`>u9x+1B^&WLrtswzX%u zOSYDEtTuSDc-Y{1jeriOOt2qfga{=efdmmQHGrB11AHP}5al5*i*P`I5C|9o7{58+ zrzte_`g3^?Q=HA8&l$#Zr5k(Ac#oQ)G<9>#irG$+0}$t!p!UsF!-ojlGN62>cz>z> zIZafH{iv$_Z1nYNUoXur-Ak=aW;{OE=YKTwBCqWUS!LCn{lwVq+Eo83O@Tu}pP@1M z!b@5i&)A3nt=qhfgcbcnSvBnH3}$?&Hp4qrw(F@Xx2aQ$>QJq!t+MQe1&y6%w`z2c z?C*n~XKGZ>=~a2Eb-FznvS1fz3_zMDASww@nGo6~skC$55*C)H4=Z*tibQMLr812Z+n<+`_TK#613>lhxyn3JM z_I2WGPkfW^b-|w;GNiG!g5TSiq2TUZ!D$U_1rbOEF~@d zzzwu$I#ew^@h|Az(I0*R~Fzw@WAs6B7kI?_V*+ z+t`#qIfJT(7rQU++CZg@g6{&6R8+EmJ8*BQJ7>!z6A_7584L<$u4>86qW4puL!a9^sFF|l18gF`Li%j<7`6>`VQd@iq!#2d@p=x0Vzk9(`z z6woS`tLB#0ea>i1i3w4!mruA=-e$}^84t=`9ji&Lxa~vFV^ZUh=kiSox}eJ`LTy(< z;fg(B9U)p&Mp^MjavlDJxpwW9#401Qb&OEfq$%+u22ChMvOMD$cq}W*!zG__me1^` znE!ZH7G{2nXQhAoqh=RT(5&WBt7ME3$_6WvKTH0M3I0UorN7xAhG){qy0>~gN6!@0 zDD16im)_pO2kkwh7j6#$JTc{i72Pvc{oEJn zb|^SkeupEcL;0xv-Ka&>JEZx}~LoBpo%mWxjD(^#JpH#E@>Zy_o5i|9Nl9;azU^ znl6F#U&@5FPB-f>Yk@hsG130pEzTXzxtsnZHBv%T867_Kpby#PKR%4Q9b)g z|S_b|UNZdGebOC)CMFvRb z;}67iJvtCG?M0OMRJRxL$9?*~C-9t1xhn(oUq*0j-E-#PwZAi0PFH#|pdq9L4jh>< zyj`6WMtEQ4W0`P&>5{CJh*n0Vb%zyDecK~SpDQN~ zJ48zl?#VXSz1n$+?e#8x)?&M4PMRXF0g~8EpH3#Eh9dTOzy&LF8wuRAa#XTun|>7! z#*NgtiZiJm$4K9u;u)pAmHz4jRIzh()Rj-!1Uo(*fw5nlf_^nVKyz!Xl(KRF=qew% zX=&NERlf!XW2m2?(#y*Al|*~j0%dH^(^5Wjb3>KDcMoqS#7s+=8U-Y@QiLZ%)gELYf3iDq$iseNQv*dEj;SuP@tYSD z@}`?LF`RF*c>gz(lQw@T$ARdp9c#^>t?;0^ z4L-8aUG8|21CWcXjOxkUSx>?MC(Nob9I)2}D|el+0(EE#;-$f;)(0!C6IY136Ll2Z zd@d!suDEw~m)m?*m)1dT4q&uJAFw|#LB)K0f!JHu4Tg_a!o0#{N$y#EaOGs=VAK`B>($e z9Y<{sMe9r*9D;C3u;$i~D>|aBi`}$1vE1o%2k$v=MYY0D_oEO3LTo3K?PKeL6|^o` znR(L9MEA$|TuM6ROCA)cyrSZZoc}u;As%&5Z>?OjLL4td2;`^_a-WQS+7>)HLl~}dlqt=uyeiAA8{E#s&Zr@4-R5RBPuV)m%^Z2v zNpF1cY&e`&7?^>7sWtdxQ)iJr%o%x%=)2D^=Zhsxsf=0bsRn;h;Ee+_CbJ5`SY`EU zsq+{wCm#~4xL@rY;tnJF`bF||@@AK=TzBvpy^oxb*F`VqA$&oFHt6%UVnhAo81La1 zr^i2Zjd<+!j9cN~x=YWYecp4dls}hs5}S|7tqzy7Wr|s#inTI;zb_p_a<`pI6f3u} zFW2}^3cI{}WJa^Nxs5%OMA)znR!;IE!!}riUAuyd3~GIR;^lKRg|I7E%AV0wc)P)6 z2t8v**vkOOK?Dx#+MNXEerD@R&+8Tm3I zH?fTeepv~>Zc?4drl~GuOJ=~pXUzb6X8zWu=D+wD%YPj4rz|^`<<+GtLCP69_%d4w zUa9NZjCCnnGX5kSzRhq&_z9lKo0*!%4tnaBl{mZa+|*I;l3h=tQFpMt`+Yo7TC?M@ou=%&lBx|Pahtih4qLN7(3Ue*H#ea9OD<9?$(#%Emer{%&;T!3zIO|I zg(IVrAR2UJ$#pb}fhWNvR~oEb9k60`Y073*!I}b|x{D+!8&OkF$T837cArdqU6yR2 zw({-s%hO+f2iUJi>b?ia&>a)bmRJ2&{=hLIZTqzBN9P?b=L|X z{j2e`@~=a@lk!F?h23R5WGGAWf-(lS zpu#{|@)wTAIrLClE|?bL$}tp;*OYACI+Cqim$E66E?TkIx2)fc$MRfRl}mPv(KK*M z8T>F5x0_gQB1X8%&0^MzXj|#z#JY*i)}fMfWq=rCj7JG2vR$H0lQ`m4@L5>SWQ0BT zp@4XXt5e;{6O0opl}D4!C1n1Dt`q!U*WTmjgeY{8CXYa^-nS_fALBjp!|)Ps?l z=P#d3QUe|qf@DuJ;r+$c-8?Z!kV45$zWf?zLUD3xFF*R&rh}i^T`Sw21R|Mpu<5mj zcEJkg^Y*!_Kwv@VU=KZqjN}iZ}LZM_QUrr%qBd;Dmv70hL zw+U8hJ2v}xCOc7397fh@wS5uIE~6q#Gd=c5jcv=8ixkqFqR_xjWIDGe?@j!96Lt~lY7mMn z$Dsj^KW>y+)^-#fQ0LvHy1&e>Hm}IV&g)F$=Gp;{h!TM zJN2q(>i$Zt+VPIadh>}NrslbHtt_e>s1?uyCoc~uXTJfox*HydH^&5^~ZeX*ufnz-&!nM>>Ql2g*#0* zQu8rYmCgIocD0P0yI23;e13b&|4JTw7XkTdRlBn@SAG7kqWZ4Q$4uEQ?c~|sF7xXD zXdG>~G4cEEiHj)YFusZWqlmZuCcnYHH2==#r`)IY|1vz*zF#<_{&(E`D&J5P?sVh3&wJ+G@0)$}XaeQT?d&2Qe(m&u3tuExhOD@QU}|Lt`PO zNS8nG|Ngq#Qs3<*H>=smFWc??N4)j5!SO58&U;Is10GU|>{0x@t^1HImoIDjzOmCU z0}~?$y04MHwngh^#D>Z&Xm9ic+2}?ax)oH1N zzH8@d-1ugijopr%UuymZy=~mn4=!fY^?!U={4r}d9CFjySJ8t|*%?1U=z?V(k1AZw zCG}kNA@;%0yY5=jo4$5mLOcFq&6?yaaU5@={!<9)7#$nq8+ED71^FN#%svI^%$YH9 z{1+v$RLS5V=Ovd@z9z@2Y-+lh?k;hUV=u1$XS~FAV^yn==g1Da2+P0gxLhlnO`Poi zm)197c#Q|xCzoBbV`slw^rCg7gFB$!`s|?NVeWzN>Mg-O9d{qMG5>60v*SDf``e0w z{9tEQ_-ngN{K%yaym0I1#(q7LsqLuf=DQwCIaPCPHod+&r%tsNFiq*4Cq!M zxj)HORq;{+ZdSTFBKX|OfL@RQfb*O)X!qWo>PzPy@EJFF&?I8KPlo*aLi_{wM_ zlKCfcZY{dzYg#cw4ciMd!B&Qx_B@UWaI_yB5lNQHdcD8?vpu0{R#N@hXWujfwv_HK zyQzAfYY@Pau^#%8hQEi5nE+);W!D$>m0m1=1;Z@()u_%I!Nu5sL}a}H5~+-$BNu1v z>K?z6=lTcnueue#^E0;lKT;7O@@CSh=s+U_3gs%qOkvPhb*-IsZsP*8* z4m(};=Urbg)f(8SjtLpe#p2)hix%Zr$BX~XTl4gSM$L0s8JyO}BSCO7*=J*)S1p2P zUhB#XdTCq(XZl2pdGiU1JDZBw`>xJ*q}wO{;O%YvM-GK7@)=cp~JF%sr%gJb(| z?(I@-9!w3dRR7##6@A?QORiUkKUWxKKuc%uUa?KM4Yc?;qEQ*&sp!6pU3Yi#(?a2p z2$ITV-<@&E)u)Z&SHG3w+7p^t8QaqUYg`*u-hBVE&09y#pIjMzs`c^u80F?6)dv7R z0zmlzj^8B9mH}WbKX7hkK;vT}3MRlu6w3g~K?V*)6rNvsfTz#03cQSTf z?4@h-E}MTqZxN_)Ul~m?R|zbD!-7iSc%n%lya^o2v$>4|UMR`t>rlUU-t-Fg!iud> zzUDRe53ezyUzdJ|lH61m@zVBOOxgtP+o7yFLRWKWoUVQQuj4-StG}i!?6fqH0%PT9 z2afcMLElhd1cE3+%}ALO)?>8^lU%^3Obg;Q5T(r|;|{V*d*eu}rD~6t_whovw|}~L z@#tTO8<#KFjbAyz_0l`qoGV|_jUYsNHTSQ(rGftcAc~WdFI107$uj4w1Wi+ckbo6g z6CB?~?s6jes-{1u^p`f0j5Nq}G&*`_IS#?blwqdp^IW@FK>#sKWgN7?5u`K3k1xj= z$Lw6~VU+W?|WT>oVfhN)sMF2=L{c-hP5t)}D#c6gjew5g2K5%k;tJ))~)EU&Q9NB*gn zY|na|srgI>lq&JRVF{Cf7^X4~T8j&i4iv1GIUNM_kV7%?1QT~rwxJxUsNf0<2R}uv z`lO#1xNaU?XAj}*KT6#A^RRzEW_`pV-H9QU0aNHVF;@=N>Ctm=U-~3s+gOq^kGP zpvL|`8BckP$S;do+WFQfcIOr6xG}EgJF7Z|8x!GFhUJ?2#E_v!lRmxwnQ)~RF(#77F2LZk|+u*vIGgGp+!>Jg-A6#WMCHPXw%qLDUpTufxgtFHK*h&RPa->kt5jwQV3DK=?0*Cd zkOKullH^K%+Szh)i=aDc#$_I$#01N(jpr)Yl-6h-5D7VsL{b??3bV9Hk1UbfiK>fc z$_a=81pq37AS$e?lDNPQ5mU#dQ<~XH3=qz#!E8#K`Fs=k?d*lEet=HfTAP=ROf0vJeZm9m ziLxZ7jNrj>@-RE%%5~(_y^iI%o8hTVbR@~``9)9CoVRG6Dm=YtPxB?_>AOaw-KJXPk#rfq2CaF(Di zySS?eUzO{e88G`@(CnA*7H-|A!?E4?Sy}BcC}l)aNK*4n)hU5g2+-prRV?9_LUdnA zPo9y=!sGp#1koEi8+<2%$3hm{TfH1iX0eB=%mi)QwSi>sZ+b>^HkR`D``82$$2zI}t`4{q}ghY?~Rn_5GFk3)1ZD zhMjtsUG`%-+5b-4`yd6OFgR!`13E!$UdgfrB2CV&Kx>+iffj`mQ*jH*H3hO>kj()x z7y1~B9~$flR~;??$TQjc>kRhxviLW8i$(YxYR$TO+w7DYWur$FnF$)tYkpPz*?iVh zrZPuZ)xkLK7my%ShKq#5OQeS=s=6W~D^#G zOs0W_;)}l$$&Yi}08N7gviFw|ivYJy zC&egKTn>Xa3btOFEE0G|Wl<9uL`z@;tj1Qs>Y@(;leR-saCk(R=%ZtK!AY6kclyx8 z;n_Bf=pd=gn|(E=p*GBr9+1jTPyRY~fh9yd6D08#1uI;Isw4R{0fhCaAaZREZ54~C z)XmN^#@M&a1V_xX<=iHQ(*`W5jCVSBs$3{=m>CWTQfUt?XvmQSo`%I?%B*lq!i2)- zl7cGPW+LV2ZU|1j?t4>l@vIXqWj{_NT#kXB>g z8Lfz8NrX+WrulV;2C?8td2Tc0Lc{>1GMe!w(MX$cL`et+4!S4;<>!dWRn;dT@{9>6 zsiO%>fN(+*;Qnu6`EfEQc&UsCD!&?Dy@F#v_!r2!d2x6y(gHOCTYM zl|puDvJ0_RO|clsqT}ld1|0Aw&9aL{@9uCTk2XAj?&>epcq_4x7W>v;#%@f0?&3kO#CU2F+0%S z+4#xLj_-h^LxV<|gn9{eHt@qEG;q*C^>6ZBA26tt9dH2B#=Z=as~&rj+^ z_3T(v)I&_v;LM^A0@u~`pC(^7Dshk9P;R$Ni-4nmpSL>&g3o}=~8(Sv5L7140 zMgq{(Rvxy5&m*h|qf|yg%SXrpubgS;a)F?g-d(RUAjy&gs7+3wFzljSt09IuIwN<( zcf6&m!pladICT#_h8w*6TwN&sEJ%yaW5@|$@yZa9khN-25x`X8X_iSkR}&b7D8ot# zD%WKsQDl0#bw5A3OOM+vdpB1FoR#CWH|D;(d|qV~VBGIIiYh}*Ld2?plE4XtJwX}N zYA4~!rm0L&e+$Db`O>BAJ}vG-2X6K2k3Sj&Z$oLExe6Y!o-aN1BxhdwvX0jYj4~P& zq-u_CznoN&F4+9qAf-G*iN-4z67)E9d!%7{MVk_e=ReJnv()crE1(gT@c~7 z>1j=@=_*aph4d3kndtf`D{3O|YwUcfBHjzIoZ!T_rr@Q}ro zxP@g^mgIWqnwg4xaS0ORVqKDxARX;vy(C!$Ka42_sai8Ut&Lkk1y&RaK!KXB$_lFh z31FQvyeg)2LpzCL2QJG=iL@MDwFkpp(vu$!{ zQArSG2#<4}T})zJC0l!@B4%EEo9UE{E`Q=arBmCI4p2jwQd9<$A*PM4&HO*j*%@Hl(iv)dpDAjO(Vh%|)__wwG~j3Sklj3zMGzzw*`C;}zQkn`ob zTh2%zVKGr7m78ZuGlI&hH~<*PqL`?%mXZQG;BpiksXufL`r&pu6Id3?viFORPs||Z zpG9AGKI4vOeWnbZ;Y8rGl#@^O^swB zWrZqLg0830Bo7WH>;r7tlor`&S&*;l@t52u3%GtviXEngopyFS&Lu0S1u_~Fq&c$S zWk9|`SPoVbQJ?rQrqXs{hAiP<4=xlZk&Ix;UA90j8NmtL_L5wJ6ULK-RO%*Y6vEf${dis3=}YipEQyRHX|G!M7S~717JI+fi;1TM5MPodSUEC&6Ur=u65i**lq%zqp>x`OJ1yc=H zsN`32FeoewAmQDJX&%h_r^8I}|vazjbC=hlq$ z_z;ytZ6_6LvtXrXif{=OFypMJ3Vmjjiwf^)bIIs~ENhgYfEY9ul=VE^+}hc-EyN11gn9dv=9&j00RIsQ$#la z0B>{;>Sq7}k`M{3NxS>4yNRaXvdYntRBgfespON)D9p`;lCWfBTa;<@9uZildR935ctn8nrh$&kocaYK^79Gb+)GGL`6BHCfyMQZoIR- zH|uP=cjSyBocst zDF6VOA*dQ60PU@zC3^{_{ZI-|TGc>+fp4GWNdS+Vtft z%{_bf>sB4->T7rR>X$noAFUkRxjQeP@Sg!LadEuhz#xk5ltVh+Z%7ghP!I(6??4H+ z_&4vHcN7;vJ^@~K4d2*%@vTZ3u4=5?wpEGa;M%v_O4-=#)#t4K!+!{^Tfb@8ZoTaF zb$;xub>m>WcYft}!u7DFzb)%}Zo9^0*`Jqt%b4Pi2UFBjw`|AP@xjREeBDK)z=368 zuwa5_I=sV#KJ+&oPw{+~tAWabU7;*cS=^|RMV`IyV)JZi^Kj$UUqIU7)U;qv-mot{ z@YBU>Dfs+srObFuaQyfIyzI^}p6m)|{d}K$2yg~hMBKZ*Kqv-+d;+}QF~fI{2G+2P zHB4EsOO#c-ODZ6hHS@SoPW;hl_ZP=eA%~HdeFcyJ=s@ zSDKHGd75_-dDvjGJdlIM97?@YWSfkS@q87m@xzx`+cIv}P^i?@KSHKl%4}Ql6k1W> zTuHrLNN)ZIs-AejOyq$)J4j*#V*7N_7SDp&yz!oAkKO%iT*U=h)yFFbac2+GWUSh85)s6sh-1G!CZ#lF`lzkv@fjd`ta#{smMGi@pVygR{sX;k%h0e+oPQ6?rC_U-SOw%y(-%4rfWsUY(678`c5 z8h6HPDeGasaXh6Om-7!=^0c=zX;sl&6 zVam_1ve%W^Rt8hnXM4YuU0+qOvuwsHf|ND|w=7hZF&+zC_X%M#)#H(<(D+(n%cwTn zaj#ihC}ab;;B&cL0P8h=`(^y0C*gOf05{fw%F~s3{7S!&YSm>9|H=IW$EKLrAdM>C z@$PBDI4ThgV`)ytToI_$UzpzZ$i0`Iy?M^teZ-s+&K1ys2%wCJ9gghadU}8XDZKc3--?X4SFW>M-)`@B_Sz5jzZP(rb$hBl zuCzj|rbas$mTAHp6&y(_C7_{3cpi$LPq-)j>aUIg^?ST8K>-=aGx;mxV*tILRE~35 z2tz=>t% z;h;@meyy5Utrs|z6B5?8w$N>85#(O`w$S3)d@nn`Nsxsozg3j4In3!Tp2`U zOW?W&TYGIOoPn|sLOekdpny{44jBp_*zR;AfVlV1D!xwHtFp>1+yeRwBuCsVp1T6< zA?D_ecUL~*F9I+ACb^sT&gS8uhv=V7l;dx7l>(|NEX|FP^GcYAh1D<&3o2p|7F5NH zEGWra+~r`Uy=Tu(oBToV(I(ukmXI(;WuoR|JQ}Kd2RKs7ukjwF8SB6kXmi(AzQXyo z(=qM%=)0?sf5hN3pTiAmwtHjliZXP^wzIHS+S~OLMvN4UfAEwieMca?TP}=zX7G+j zZx2qU2Rg@_-{c{K^-xgOHm|#0WvJ{>2sSF8m%`y#sELEHP#VW!p+yeDLf8HFk)N~W zKwc`$-QH{NwFmK7g{Egb>)Ngej4D$2Kb#IhCxm=-2*V^;~t|3f9LNt zpY`*sdlt8Pd%W#lrtv}W{k)A!=UAQhfdEmN0Tbx}kF2xKI0TF)_x~KvTMn4(yHa}R zbGo`I0*wm0rB~dkdl!)~<)bbiS@6qas){ak?IJP{(mD(G_jhi}H>CE>9mGrxAGA^F ziFr{omx2qq*T>$$`w%Vw8UOM1np{P(`Sg5u@SWtmFvOCAEJ?Ex#b?0D` zV{>1oO38<5Sh7K?5QsIE2m=iqyD?YV*8-Ew2EJ;W=Avat?x!71*_RCUsi@k2Dxx=| z!&wQ~Rdj9j8-wGIwf~5AgGWF$PXngM%?z2 zNY z{x)3|}I-BQUYQOcZdNezOv#sx%%`a*3{jKG`#J!6ENuwK4!6UJ}qp>lO z83XfFP|rU+5v5MOQIvp3!U|yMNCD37z>rE00#!IRK{)e2d_YLyhh1uomOn2B5q~@a zOXb|AODP@K!TyG7!GJZ!$41-z$&WCBdQusJVHQSL7FIfbKuPy`t0|sQF&$?|-+gAnm zw61KlCF^Arcx~n@AbP|Oc?*Sg;hGO=06%dTqz%kRqq;HNs@7Lm?Q3M~Xg}6RFqn36 zlHG66!teBUqC%x@1R_7|ecpf&eaV;03S|i`k}srbT4<&ko>zE-fH?;Sau*9Eoc~R) z(9S<}vH3@Q6Q|v4eL;FkKzW#MT2{LnG)0WTMn=!mO(6x(h476|{Bh74ZzF z326bIfn8W?=4bNNnB)MxB|l))a~y_zXjsGCO3GMl+gGLZt)VSjFXy98<*{I5>C0!@ z16#VrJKD&GMxpoz<$nq4IvTrB?pH=@1Ey*q$OAnf7Ir~Do=z|gZI%HD0Z2LUA14h7LiS}R?Zpu`xKJfyiwW?L}$K%r{Q$+)8j(DZz(z^ z*bSGh122k=61x%7Njh5OvXt9Y=CS+Cr7)LqHV$j<6ng!$L6YV9y1i17p8B!fq@Tkj z-Ic@j(>P~iD&tXQQMcXWS0jST&p;69y| zmCVpUaO0k|MvY*lVhfmwK7|YG@BB8AuwzWlP$vsZSyZeEx6pT5vMFOmHZ-oX zYVAzf^^lD|3;T#;hqAQ!uVTQ*oP1{Dt?Ojd|DbSl8A`OPdD3BiRCr*A0~R0=eGk`P zXWUzNF$|fL(YEL1bSHCi*8V^yo;yJ_-OFus2+xm@Jw6NDh+&6gRbORs+;&c#**Y%9 z8*Fxj@GurLN^4f^aX0=^2MWQlqfd=eQf_$5kM z@Jn>E;7e4n;B3407a5^9xIVsTr=TAn-5^Lwe{joiAi4VXLVup)&xHXlobPw$ zlldXYznZ8j>TG)*7X|_81v_(0AAIfy95MkL_0Gv&JKr>A)&kz&%Iv&S!ndk(6tTTZpO-jRR!xMVo2$X^r~` zI|yM7%Q{TPp`9MJQCT8ierh4obmPcB?O|cs$L4!JN*dCZmx^1lf>d0uut4jEhnhYl zS)_dfZHg-nKQLxzfKD$i=xG3BFS2U%sGi|b4S0_HHw(SPAwy-Ct16{6#Qt@DT~?~L zIObKSoOwV-pLVp1>7$ONFjP8EPKi0ZJN`y}Ys@{#qh$AXxMoWUK=E|XGJ6>Q??w!} z1c~Lo3=a!o@Z)Q_FSEWNBvrfkdUk9^Ms^nG8xL>Z;5YGq7O!I@BfA!As$N@5@-8JK zlf*`njz-cx&{w)_o?`hZXqGFGF8Rh6W!C)i-;NsGoeMMbNvG>i&%p{v*K&N^0pZHZeK-JPk2Ckb9^IKc4Ol& z?v8c;=_>?`OYL0!nsoFQ`>Jgpk+`qc%2v3vI7W5xvx}!P9!<)jgYn()E?zds(Zx?Fo( zqqmkH*K>b2GGkClUnAW9Xs8Oeht*W_cC*)@@Y-*Q<=p<*%iQ#q79*Fvqe>qeLH>S? zmB!AkO=>(lXC=i%{-4*l(B%0?0XRD7R$3Z#SBxu-D(q)l9oK$`?3BEmsP_`+znF6H zKrZkMW;kzM0#S&?-C?J4-sE0K0XRDBr4%H&Z!Dr18ws?Haja2={Sk7@dmRG9ZS@{h z(5>3&ex4?;fIMk5Pvs`$RYw6hI(6h07?qY9-74c*qZ0cv zb7putGc+B2LvutqFPS727$WI9B;#Gq*p>3IAv!5 z2R~_#kVaEhwgo&&{fD@|!q8bpk+?X-J-s0V0`CD9nL!qcfLTl?w&0JC6lgX9_dz~V&fPKd8OP=^@%FB8Qe%Nbpbrm4SP1}_C#MH(L@0uf2JO6jnoY-N}v`-H-j`Ptk-nO5W*Rn0-Ohr zaPJVej3sk*22JxqUVw1<5fuq*Gz5S~iFMJ0fs6*&dIF1}FQXeJO%aU*e4A%#%r@YC z(9eEOxN(CQ^whQ7-A(&cGOp1pfHHKEeO$o`M4GRypNe|mh-730UnjWeNSDZtW?sOp zeb#Ml-s%@m?eb|V64z)cfQ}ON3ULWxjiyrozBaP-a8wB*Apl;aFs?VG?tQ}^(7gxr z50E!gk-k1!)1ou9=#5dU6rT!qt%!Da6i#uw@m$~DT)A9zdwM`uolnip&U)$WeVv)Rj-1jR`l@=KEm5I` zy0UVpwt`qtfyJ<)3M15(hdx}|ja+AMzc+8xxp3=@4^kKN2EZywtHx!;uvlDl;RTIR zhNT3=Gamu&6_DXCn84^jl7b{kVOFw6{!%8RcS)lym?~Sfq^W#e;D5EM^Km6SbN6Ni z$Bx>OmP1XnQii;8%JaDR=zu{nW^5ii2zY=;q{|3jFJfgoxSpmYvSt3VknX&oVWmOm>QqRmmS^f$p&7<^6Ny>{}h~1}% z8Qd16fPR0aM1;hEK^#tTWhdT>YF7wvso8O4hlaaRZKb)GM}-P7hznI=3>GTG5G+(@ zkDG$FpZ(iy6jpq_*AduD+l`xCi?~wWde_m+{N-D3uJ=+=7^5Okb1|X|Rbve1E*?NE zSUd1w0JjYq+y6vD6iF{oe%LrV9|#UG2U*5@HoN}N?RqU}E*re|JrZg2KL=YD(C^k& z#|Cws$+S@(jE99GO?iqKbAe;9Pzr}+p%=CJWtF0`ED}dpqxtVzW%0ijb{D&ME#A*? zuNynx^{a=!X@2tQpFjM;VGwsUX0k@l#MfR&@70ME$fj@Bj@tI-7~A9MCI zLat%WL*=X0Rd;PQ8=2EZ{S8)^{ZIbT_wvK?*EVxw*1ts&!D-mbKJ7&mT)V{U+5&x#h;stG& z2YCf|Oc90%k+>`V964-&g^JCL_)z**_8K0c=);C%Az=ya!;7N$o5$6>XLovsjK0u#2#A%&>> z4X>v6${$A}x}eWG9}4;J&4d+L(e_mHR(_o9gS?8NuW~tb#FOplUkEP?VF9l`@!{pu z=g5#ZtM&chsV5@5cyY%5TpoU3ir$ASSG9IiXKqQIQ5El z|4^}-eUuj|!~Y8FJHPw*J@FoTyAdbZDYBw46|=k~5Po4gZ+Iw%&ZDzV$%ep?I5 zZp?$-$lpvILXSg>8!!g#4st&s4hNr_*hV1T7-8UouJT#1*fyL(PpY!LnI71u*Mz_a z4&x{b=WpK;=@^^*;K@t8hN9V}RPT(35A+l)E1Rix+d9*cl8N&S(G0MJFQDx=7$|oE z#h5sfYYuOb%6lPU!(F=vmDJPZ&4<9?z$4wI@9{g%q>hLoKIRO#ngk9m!KG@cn$>-L zONVOoMkSx>+DBxL%tl?jur*Z3)bXzOK&(-&j`!8{EtFZcziqU>N~r#gx;oJyZ&VvE zEC3ap%PE{PJU#+lH)0l72;sY;Y+OJM943*DKui!80KH18thTQ(VLN_4Xc`RG?m(0= zzJ}@uInV&G*t|}ef^Z}$#Cs0{iSHl-kryI_iEw&{@hO4%>?(UsgP zherqv_dVvT-Bd5nkSGC4Y$FcK`4HNHWH#i{n}Ww<>#uN#CjfLni@!DJi@@ABm??Ju zEv!aM3qamOiGZ9zsSCQhVB)<7d?-H55(pqS@)#8m)pN}*=Tcj$ROUi$AehuTBRDcI<{)k*&EX}h2 zEtO`yRn~~@x~MR&D)eKG_}2Ef+rCeZ^EqvQ zKeu+j``-){X~wGapEYCM*Z4wVMW*iOExV=F`>W{&hzeBOA8i*OZtcV$ffFKAr15QK z5{1xjFl8E59?#OJ67@<96`2gunQGz{iVW15Fo(-}k4tjDY&!i_cPoaJd-MkIwYAv4 zYIu19Sao89H>&kE2RnM73)1dK06bvx46cpJF=kMm!?15g)sqqMjIw8tPj4Ur9Wm`g zbHMPx8=xGCLL(8Wum7#Dm9ek5ysrM$IdVlmG%FqE`HZs+w6GscT-5 zk>aCng=8zECV7EIsSI(E)gdf0LS#gy`eGT0i&6I>_%9mV6G$(ObwH;kl2A$;8$^3F|3i7@#79iVz}l&_;-#05dyr? zz&|da0{%3TB#GEooq4Hj>h}e|R$lAP!GE$UiA4`PNrhha9E0EB(yTo+6lWGS-LS`w zNS@gLYrd`f%K}GKG-+U3`6~AGW64|!e?NE;!l$K;Z3$9RGSK97)#BS8_lnRy zDqC{f#r|PpHL7oqH#3y~KQZgZwwcF)->+%xlz-=)k}?^w6(PqOT7TQd149SlPZ!(F zuVrhzG4%Io&zx(nYI_&|KJelDmAuQU8w+ngb=&t8<9bUN!z$T7G#=czOH0c9_jK9F z5oq=;jQ2V!6jhpff63-6zMku6aNv$YuU+hJ=|Vl$vN zWGeBP3P)j~>W?NQEEc{oZzqKg2*WAo+0cK%@W@FUl+s}yv%~>)OSk?%>$ZkISK4vt zMV5YV$-CH^D%5e#HL50)ui4jd;cv@~SY&v5^&c;v*2!>14XYa*EFUF9DwegG)#v_o zsk`#jEVj_NWx|ezi4Cr{i=NnL-E%ayWsTwXp)Y@X|bG|){!vZ$XM3CCJmypQ1x$SYcn(G*fm0guF(3VCe$+JPM)hMSj zVfu=ooP||T%|bFLW}zL_vrybJF+!CAr86?Iy<2P46)`HX6c+leT8WFfNN1GJ6A5g| z5e0;Xu9Scm8B`$t;+&;nwVGs^1D1H&Ry98x&$wlb!XHupDSzym}# zhn_gO_!D7NHK$JnpBccOrP_-J=U&0BPJfY>JGKHEsswtzRGTOlPdmbV5|q^83hgth zA@?Fv7UJ;Lcq#!X3zroPIpl{-{`m$v$@K$`K!TOcC-y=>otDTQqHYgV-Kp`JH>2Hu zUGHCOqvOzPR3bKOYJ`P_6$zaT{r%vQaS0j$b38(kHLPRm;y7G}6K%!$C6TolHr%!_ zKvT8>!V8N=bNGigAJESuCsE@aku&^`@Q0Rco6z%Bw4;>9;ZmZAOyT`y;F6UPI16fs zn1w~e!$OmKv_6}~#zRC(lmJNK+e~zab;B0y$Pg3Uf_WS*>>bhf&~pyU(585YC>)L0 znZkS`i63nztv@vBAV#Wfk2Vn>P=Q+F|6hBevaeX&EaGwO1%oRz-HThR~b!#zNYNsi7G# zs3ic|k*OeYGFAL9RDwRw>iFH0AR05(n9oR5XWU{CMnw#>J&d2*mj4G98V}ieZqvXBY%^fxDdNk-fNn7=x`Q$CST#%v~E@PUo)AW0meB zNG&^Y6Hg95$R(4z|G72htNFs_>1Y0F?X~`>lqIUo(fIAkVt9oXizYi(H z#Tx-B0FF@DUBkMNy7zBDK-TFF9SE~w$_{+M+^AAHeocc_EO$8@>rt%Q+8Z^bS+Odk zy{1^PVjJlJ0TL}0Zp;9XApn`7K%}z*|M%TlvTJvLdRt`M?XhK(^^Uvg8$ULZm*b~a z+qfHskC^}i$TK8nuWp411FS+)@e)A`7cD@9?+YRQa-dzISrrFBb0V4xGY&MArqIA| z6yyx$5crfTF{y=WKp^FDWand?02KF#G> zJuPMpH&okohcZevj`Et0mWrLd{xhF5uM?MUxa92YN*<<$9RxLg zFX~4>oMV}CuKLGH(5wS1x$g}#uBOy~DPZJ`Om%i`@>u_$1$?OtE7!CU+NiS`Xir#i z{%n0<$Q$gllKo(+d)VnRD#K`J$XEY++J7DwP&gsgzZc*${i==Z=5>f!K_*Dg0po^> zgBGZ4ugxbz#R#vtgoJ*uCXd&5xgXoCZ9Z)%J#{wNfh7?C59txwZ21`+s zJ`Ql&m3a&*KFwmOm&~@h4l6@GFSJ|T{lsOU=nG?o+hkH1AI}+@IG} zm6@;>GEnGw`Z+g_pgNG5HHib2nk&i4uo}ujL^h4D;Z>;&cO*SU&MK*xcO;>bfMtql*2SYdI7+*1kIn(IX!`O{e)c+nU60o^ zDP(dWz;yx=9w}FVWl2?6#|=HrNuoc=d6>IgM>_vgd2miXa8f&7ozB~5+sR$)zhRlv z$lLZuljKHZJ61Cm=bznjoO0{jkcCx7+ul`jG>v&EK09Sh(qUcm)T(1Jo7(e`y80%l zsXi%n!|qP4rh41)a0HX6{#t^pF10lYbtC~;Dl=n_mpVXbM5t2kTR*^s7Yvt>6%)1WB$d?`?aOu_i=W z0s=3{?{ArC<$7lB=u&r>%v?tEom7Cwl5NhzWE<~iklAQYT3;WqDx1oRI zR#fZs*l81pc+Ym21v47#hmGtqy(o6?-OF!_ahYU$`1LfiY5UQ3VeQ>yeU>rNZOMVx zFInBtLScR+6hvxidF{K6nCfH({<$7G=;aW~lFB|a#trON<#Yas-{AEt)%W0-8sZBs zx*;o>fHA#aL1vQ%Mo_w;{(fr+3hht#WCg49%cuBi5-!9ZR7(9lHPy>xX7;;gPcn#g z$qZJSIO{#E=?D-t4((BsA|~uHVWWNy7B}i%uN1wHNlzo_T}o3G7ZlrF(7Z=U|4$dC zKfn`JJk#vj4)zkVoQzfjP&E)Q%Az0&j_J)Y9+Qb^Uw^%y&#LTJ$p!DD^}({WapJhu z)gLm(A2Cc?pTB!l9o36NC%7hDc2ZVPy#B88cF$~vs4GCTt^B{QT+e5@DS4bJ%9y~D z4C#@RWGP&gi7V_{Sz9IY2H4+OGlE)JojKCiN=`Wz_a`BwyOo7VMiUX)G0f1SkVqZ8 zY=D_t^?VzDSMC$21`L)nm@)g4M0zU& z|0hk}q#(zteyNhY{5q*MpT9IxqM9|J`C27rdY?Q_{t`%gGMs#*xA7Qves0>=kBegd zJMcPV1@^1@Ddc*p?nb2$gWI5JQ#hPvGMSok=aCflrlUDJ4 zJAslE%7{|mJ2R{P?+lQ~Nlqq!_kkAnJlQh?6n&NW>J>p~drOdy5 zCS2H6?yg&s4Z6IeUT59=Lt6j9t{N4MwFnTiZQ&J(*0$Zh#SGX*ISSM_Bg=W=N#kgOirCh zrDPH~l_}Ayaw<5$-U(nePC(s9e3WMVG~#ipTrvc5!IXzZ@>;$yp19UfMAhrIHAXFFt0wI`*KWf zh<8fIUH6J#pgOR>(>Gz_>d|PDjSe=s)VCCW<2YHdJE-zzL7yAlo9g)O+L>5JvNn^r z6~Phpx{*uCbuPx`SS3*s?mAV05F;vnZ`JMJSVNy3oX*xM*bcvg+r$RCyVK$teyeC5 zVi9A{QSlvk*EFu;?CR8c4f15=&vhx=_;t-Cj2v z{Yh(VeIz4aA3J&?Ojt5fis{0W%*%BwRm89POGW5uoUnpIa|a4Y-1DZ1IYrOm41wsoZQ%hBJa}Vgc z>5*qndV|9o^1QwG{yt~2Y_RbYewSBqig^(!&sfmT0Xs0@uR5VOSL78m^0;eea zDxVmKVTm;co-(f}DK)wvq|Cn7uWw&zXd$T#%RRCl1}rtXSymlMn7|5v6V{0NMK5K< zFHDE@szmjME4?21%7~fWCu6wP8cD0dxSCvp=5L4!bR9Nk9@v$=!Ly{V_nF^OX`pR2 z?AF(x24;w1MvwwmYs1s2hC-9%C>%&_g+sIs9L;?w;YT(HoWSDN307`cs>HBTiQC0g z$zdDc&VgZRiOoe=_hHeV+?N7eh$=w!))knp3P2PfQc>^z@rv?BJ{o`XS`kmUbzC9x zp04=J-|Z(-Hg}6fXq_-$>rnYlj{~HPBMow3J^o(2dm|?ZFx{?J+$i`hQyZzcyQ)OwRdTit_wAD*V?5*Jyb8T1fg2!#ZPQdWq# zL&FS?9WxNiJ$7%6Qc$7ZvoRY?$ThU%F3S$1n>oQ}1KR@tg7~O97vQOc-IM zp#7QxXXwQZ=5RI5U6(gpS1FdF&}8Z*2RTE6;Kjn8A-+$t3-1v0?CS>b&51y{FWQ5a!` z9>uQ}p}A!^DU7g^Ciru7q@fQEtX_9&n;OmgxQ3d_$*Nx+7%csouf5JN#hIfkkt|dY zPH!kY+d@^-EN!9Zs6=)CCG$CI`r3-(iU#p8(x=zp{}N}23H%mKW>e);jJetixXaFs zlkO|&0l&7jHS*3nshIdPG((}#p4#j%!-_ny(_x1dJekp9z!gU7%!m#=^mqbg|Sx7EAR8; zX}PcetiCZvG^D0d*y-D?c%9b5MuZdp<8bfHL6;7c-XcRAWrsmjWxg(y@e5B0de6JPZz1^Xr?G<$R(IIlgd#0dvm%Z zhe)uXj6^C!`c7&IJR7#wx|(9Du$-()uml*;QPf>ndnJBnslLqK)_CM|YJ;&W@ani}gc2 zNk6tn_D{MZ*rn|B1+_99GOjZF@&V6wnp*}-57iq<@N*)mWW~1tiCI{1ADj_(yJ+RS z9D2;lHQhfgJuRk~CV93MHPF;DfI!L06mi;G{l*D<_f$CfP38CsG<-{M{ckK5LeNc| zBDYnGBXMa`)(;JrJ)`ml;Q_c%`@X1-$%CbOf57c)qDRqk+)=ep%^sX;#z#=}J?QUb zSxt;f0&3N__>=|4ON5Lu2usF}^es0cuo#H&Vw^&6+$XaehYB5WpcdoP;q|is@Nkaho&3`-g^7P-I>y3zOs#-j_l0hn2 zx`QhxLJv)PJ4Bgy8yfSoVzj@;Pci8`9$;R(JrCtxB9uwH7yQrq=ZNPV>Xxof^7 zdj?&hW)-7zac6UIIMO%R4(duX5A2%5E4PXmVI^_u??N*;0@i>WQW?B|QlmDU?a5Eh zuX3m>`FA2jNyVLa zT1I6yxrG3Eba9*MhPRxh-{`GqLA|Qm^Xs&zI^Yds&_cVuaTXkgrG!YdNM+jO3*5$I zg0q6l4;CU3mY`bcg{qZfygC&7IeGlhza^3@j`~-dtknh8^&Dyri&TK|s)^TK(uyIu-IZP@n6*mGGh0-~L5|9; z^8lT~NBscwWpyhhQiPquy)(>7+*Z+Ew6fZ>O?@dvdX1;{X3bCYF(oaM4h&+crQ|Bc z*ivN#w!dx1yG)*&a)-(Rg`cX@STL0=x zZ@LpJ+9VwqA#qK~&7uO*+fro+YDu+5MY&6ntx~Z0U0bI3K)UPoydp6hLu1&#z4)}+ z-E4;gyqDCn7Ug$ln{2zHpY-xYo~O#pZjmk~ndnG;cEOu8w|z7ML2?ve8MbJwfKn11~vDo@}V)S#!>5-HAHF<3I8BKG#@>?Ht6}HBsGq4Da`GDe^Q-Jjsbb za=isNh@QnmbwuTH0)n>&W?`luY&CS|5>d6ydFL()hX6;5vn7VyPbb?7)NUmLqG}^ z|9gUS=QYLH75e^=3iY($qrL5J(*B&ha_Cjy!ug#_|NOe(4Lq1ck;)g?3up9phJlLE zAn?*@vJv=k+i2ihC2nJqr21;&UwJxL%-nw%mDo6t+MLUO#RCv#O)F2t~M6YXQS=2N-1IJ>2BWP&72E3&PeAL9>y zC#xrLa2IUX|HhSZIyPC;H`P%*7XC&RZO;YcU#@n4sB-Q5Fa|Zx`n|Gy^pgE3B?(fg(Lul^UfdA2r zlIpu`1KzC>To~_P8*(AN8(}J=h(@l~6w)Gfi8-=@o};!QK}&Ig09yk>VN+Qp;5dV> z9ttUf*y%7;%X|n+wFcnn^v^@*`14O$&%Gb^*Dz2=`2ohU2&L0yHG;@X^CJV2#-kKR%wQvR`8fPj(8 z7ud@dWy))FPC!(-AmKO_6g5N0VOs=t+j>Zo=(T^})9U-lr}2k zxbKz%1kMiHJpD@znV6WiDFoxd6C4XeFnitEtlAy8+s+wRSNL7>bM_dK}MsWAq=F9S@TKbeXJQU}&`9{Byeo2rW3f)>+ zD!GV0k;-eq=W(?%9PAbrEDFAgQ(>>zWY8$^0H`~&;d9AqcqEmD5|f4$j#RtCf{W~` zday36h-#;$l~G)dunTCCg02K=GVNM;$Q@1xBY&sp^@o5v3=v@Tx(MjK;o&@jDnp4z z3k(8{rU^lKbhSaUD>dMTU7e~XU}AOl_X$w$^ukF+638hDaX8fSfTUCgp_XxhO^uNR zg;_Zn(Q`>$!K$9Bpn(TWV<{o%L8j)Wb7<65DX%^!J6#(jr|NltG!e$Lj#TY->QbSi zT;j4xjj)Ldp|GN-=c@Y%)pJ{s5#(CFPpjhcrVf-6S4OlSp*0a8PPQN++mNCqF+oeV zfCSlw^O1>WY@;HUwgDnX+i+1MZ9J@*Ku+*&;;=s!Usx`jMocIYsf>;rz>wrS25c#g zEl?v4=B0EbNoA2>x6$ClSCe5E5gJo9QJB|sNCK;(ga_>16Tq*KWRycnJrB1}`NVhZ zB*N^^{xvpDYwI~$o0#H>>)QHZDQO{|CY8eTY|5f6vE~P*$u`ow2?^_y0LE4%G=|hQ zXPRbf;ZM&r)qa}rzA{a&rxV44q4hPfJ&zucYKk=pHPx16gHPHx%37qXgsLbud5+XH4bQdPh_4i$%8%McF%-rN8&}xa9?Y1dka&Z&K7} z^O_RPiK>)@1z98_5*T?Za>WIw@R;mHuQ8Xt*JuoPlx3oSUGFd2+NDcI=I#WrmEp0w z6TI2R6dc(G6dKt^5E8SE)+8Z4Mz%Jlpvi1QNR7AAydD73CEFZ{$TpAUWE%msWVWI- zSU809y{;b6ot~;{xQYrLI4LV5oi_I~((IZPS{z1t3gOC_THmB~w;}7rE$uEP^JLz# zvDwu)%dlF?&7@KpFeSSUr466hwbJw6%0KUWM*cZ`K_}K@ZIZQ@13&*fs_W;=64o3y z>xH_8?fUD|_7dG;>ITs@vX(;>B<^)L%ySR))%8L1<1jc*8^D~%MlSojzN5MMTJUGO z?l=F2wVAG7#OR2wJI(-&_D$~2f8Nk@)nGhwA&1nU*W{snXVK_&*~vQ_J;)i64~>hL zkJ_JmxXw(L{eb^!O0%4*N$d=-8WJtld31nS(qxCp4<`4S*M#j|Q9JTAm#=HlxNmh; zWg%_`)PF<0WI7dPQ#L~}XFie{295b}-TEyBp8+om{%W;jrn$dTQni=|Spvgm%{&W6 zG`s_PvioQ$4f$*jcHsX%C1~<=Ma=CSs+ga_s2rsW@iwG6hu`+z>E3jSM%+?EMEV63LSB zrFs;&f_Jr8MqT2t4cp(Y>ODd1I?A(Q52q~erCgD!@HRxZzov5Ea{H|Vu4@6$)V*ND zp;<;9#=xDy$ttpuX3qe-nD?g7UBi>eC_T1 zg_>Gk&h2S#;L31VXY{d3a%@dA?3kD!weyt^p;Bd}eY!#)E1Bk&zI&!uGJO}03YD=Q zjhKF}Qx}X_kyM<<8YjuY(N;z{ik=|L6Od3z1+G%g5hq*!t-R-s7xbMX|CN2tv6d5k z`WC2+N5V|k1uR|E!~}tYNdg8SJrUtgy`V8uRatBo0+<1(&lFKP!YHcjmAEt5zDpn; z!%7VQ8r0C8b`fj;AQ%Ez=Lvcw9%st3Ee`kvs5_utOL=(@irE{}ye40D=9187Zi*TVmE`7GOXJjZnS*nni zQW;7yV!N2PnX&PkJpol!^-#)fR_dKBTxMlN>2XVUGaT>7=`*+GUkpL*;$*^+xH4+_ z?;u{)91PXV>DcjxfTOQ{F>kV;)@8&GXP;%)?L*-O;a-pmlFFu-`%SL+1!EuYMq@|B zkNQ7t9qiS|tksb09AA+txX7kNq%vp5aqS91ASvzdkOV0TLkvnPUi;?8f6mc>CY9oB z!<;G^D7OIgC>(fo_&%((&|VCu8>un06qXkAw21L2B$c6k19I<#rol!88QHENCe?k| zB$+ECqa_=Xj${JdM622V9P88K9HtX!0pGZnQ?)hst^jLl4(NE2j0q&EsGc&Yu+Ww( zO)q7R?1eGatPC=H(Ktx9lJ^fNgPDrE%6!)6p2nWurLF>gtp@#P^t*!;-tOeNI>=_Y zc9*}$PYqNvH;+elpa`i9`XiB&_KIJ*|L`q(wdAA6_gc2&*b4|jhU1b{vrv(H_c;0g z5aX6T#e{f8BJ-(TzOT|jQqQPl9BC&|CbYaZf#!J4(443_4gQtZz*}ij#{p#o7fH`2 zxb~z)q%t^M-#BK7_FZ~|)eZc>6NQuTKVK)sGN$~o5O^fp?O)`{-T#1RnkP~?Z)E#9 zzEef@o}aI9N@8YQwx}!nB22(@u`&f`Io7$Cx7tAQtLPr+@Yw7RdrF4d>l?mgH_STe zIb>?z9v=7L5pE1exvYPOSu_o|g}jsd-f^CQc5;mC>Nxh$7l9Sp(4bIu)3nzk>WBm0 z!EemiL0>ZZ`Le8Qq01>8AbJ}To@DivmxV3?SKQX&-97xB2|@Sz7J{ui#67%W`_M}t zUhJ!yk9)Si;iQ-}%gV}_5?Gfr-`AbWpWh@`54x{$|11H;;4<@oV1!hLeUn(5WAZ~! zFH0g0j0UW%uSKHr#PN-`0Nk}7u1QorvLa*613*kFWR{1+WeP}hHXbg?u5MKg1ZJhm zK+s8L%%+I6OyN_O%+9F&z|HXfWrQD=miza)a)wAT8DVo-VG)uKeB{r%vv1EUCb00m zc;g_c_w4c?qx>R-3r#(`6?S=hSB^m9FSc=0Ejvj>Cba2M@oyL20Fl2X-c*$@qum7L zvNE}8Wj`GHAfX3D|7GiUWfs`^K?I@{qlq6YtQG)XiUY?#R=WE+0`l9hxB{XVqvrMD z3=k)&(4{^`?Wqq;Q^u+IJGM70`0Pt?TCVUZ8XqjW)1fQAp@-au4kArxDWFC0=w>tB zI;K3GNo8|B5Isi8@J{*eL%G>U(|BX{f{U?@ubxD>GN354*Ec1aLEJp{qOlCSI?wtH z*y3bQ)&5kuL|a{D^sYvTCE3rU$=>gIP)Ysmon_knt#LA>^stk=ia;x4$u%O9a~src zZ?mcPkbDHiR+!%MrSOpbLD}a0d;hP%x_}cpRz~VvN=vSI#){t6zG9@P$X0X%7e z;H1q?i&@LL_tT3~AdT3~AdS~zL}>21F2GqZSdKw+kO7;i0IK~iu;xS<>&>?;KF z8j$-^o>=dW{0IywB&nw7)6p0>51Zgd!m%+WB$dkXxXBRuWr$=+25|s6G=-AklMy>D;Y^0YlDQ@x%6KV~dxQhv0JllI|0g64-ONj1kW~NE`kB}w144< z5gH|xRTLF-qqSajA^>8_bYM78FoQZ zGk8oBnfVoO;jw`x&(p$e);NM=vJ*>wPwmcZ38xGZnyj%0hT;I=_KR&u80%lC{~UYr zQZK%rR->a4CM(&22+vDp4;sVi*acBn(VK=_t>08kn$q+)H32rxJeqj0{`-}a@CJ~|`ABdt`%2%WMGlu_nl#=MX3 z0p=7}N4WQYeR?%ul@a|Xp#fwYXjhX~WI{iky9NngzJpT(Tp7480IP;*3g1P@4FF^t zH9%-O6j{*S?T&P?K%ox9TXkooCz0&e+f3+J5 z!o4$3P-HMIcmT`FRId#PBfdQZ&v2g`L|9iCzW=_=LyO2AfMhZn?XpOq$!$^2wlTL# z`+I;gSB4e~cI(2c&lT}4C7I)#R7N!1{_+OiD;)tE~{OEJu0-aIL~GD&Zc`l_66kq)O31hQcYVFm(V3NM$apRr~-Z za3DkB^x-b`K27WTT8d>n_+&tX%xz7qMg$eviRbYj_89UzAly>cg+j$YwWb3YNm6ka zSrH(@De&-2^)oDRuf8DUFKm8ZBSP=Klz&T!8HEbPLxUY796Ba8onxE6vN9?o zPE36Zdj*k6M|ulRF?T+z@ZJEjo~@UT6Xb<($_P)A?~^Q7mAptOa%E&W*~QR}#2G=U zbN|9%h$|@qu8eX;Za{hxlp~-#Jj^P=)87-a zo_c%!>6cn&b+ymseP3Yi1zuHq5zZMwWm5cGu96S;x3C`nqztbl%Ke`D*VeC&Xwp(- zj_aoQynZYdDax#jf!5-oM%9|0C7RTMm-J=Pt6WFrzrIAJ>&s5glfG3!3m}MKh?Qe^?x*U;|>~S2&w}l0MxEhIgR;r&a_Ho>}iC7^mn}bO)I=h zJDDjv2>q;#E}uZ{Jc`acBd!R}ssxB23Dl^pNP=|*MAKd9$&cydkB3lw?EsI|rqYo~CQH9En;K0u z@<=>_M-S0~sSKGCY@>RUNC3vnhzZ>3iCkrXzjVT)CU`kdhr|Fn;Y@Lr5BGl?wj2K! z>to})@e4Dm$HVG5sj-w*UPFa0NQDInR~BIchFAaoo_aasemu)s@o`*METV!~CTj`8 zU>~NdHB%^o1aJ?4EL>cP_H#?STQuDQ zv;U2>){(W2{EHavFW_4B!CFPz@}%B$668`H0d{FJsSKJDZezDOeE7H1mcGnyDnp1w zx6zR)Wj}ioUxfjo1^Ds{2E0puZqr?D@j6Pxm`22Y)GWX;HHF~%7`M7+Xyb_?&;#vjtOQ!19fFhQib(YVAPT2 z=0pfM2K?YR=wJoQ8EIHMCdmQUXAUP3acgTYi(-(px{2JlR`;Bm ziYyt!&V0K0?& z`+nc{`@XkpYumSVv;A&&^|tA>y3^UlZQbj-3*8aSAc!ZOgmghx#7Dp=B4MIH$sz?1 z2=VU=1Q5hWq%-%AfRs5;K>Wl9_a=PHk_4no{)K)IDzvusb?xe&=DU40z}Nrx%Ix04 z`}@Kz@YSxE%36ZUSZw%hUp2vJeNRHv;i~nrLe1N=w_Pwc@9f15hK-Bqb~rH{!fqDE zx5^4tt;IX6-YCk(Q5Uf9-*4bEjACR8>o$X8Ygt0wVB5QqYun3%#!YF{sr0IM_v}9y ztHGu>X1SFwqn2lFuD5&lidE6lR=6t*=z{5{*n~`2+o}$08|($oc-Gg`GjZ=8j9PGL z@Yg!EPuv@Jx+<;O%Z_(pR@Lm)_%-XsJ@vM3!mCXO#a#lFE||2j*T>%-U#(!_naQgKO?z6y2) z#(GlHuKd{^DU-N$Fd!DHQW=d+nfxkjD?xH6Dr%QhEynjoI$p{;PTlnC)T;jK9VbMY z21s&3oeBFpbsTCKg*UIWysjMkC3HwULq_~<8_9k>VYln5ndQuY3Y=t&VA-jJn9zH8`#M?HLcuATS!_c8mC zuiy=1@21R3;d#SWT)r)+;=bkT)%9 zws4mAZdf&5YGLW>|2s|2MiO}qScLm^Fkc;yHYVKC4Ulk0TwWIfzTZ4{|2H4T^Oy3r zu;<*4guBHrEgWX5T4`{z5Yv&{%Tg!94{^hDjnOj%!u`?Ck% z7!UI|H4l2Vsp{RQ#&%b$P1n^xRo43JtL}rwvUg$e*)=15F5?!%HkN2yc)l~os4~A$ zUuf5 zJ?qQ5|4Lj-y|V9msh&sAIbz!(h9Fwej7XWKCes(m@f}2A8rGlOmKamwGSfV3el|({ zKMFs_4dU0QJsk@w*#7VCiiB0#`quP--u)F5@*n>)Fx)$<^v7>T9wU4m2|qB7+FdAN zD}JM%5z&}>oK~|Mn*upY0O|oSVNR!GK9pq2zAyqV61cE4VWI2=TkxZref5IqLuLRA zhH`~=QG`3DF&~trLYc#~8JZ#7);rf&*Ws6H%4gd*T`j(M?bQ|SdfQN_t?}yMU&M{U z;GtWr%J#5A7B#tVVR;?z&Q`#`zo#sJ)Y25(oZDezt_h6Km;F!l^B%4CEG)kI7%|!1 zJng3w{oHl+aLxj%D#%5(7LE*p0r;}N|m3)%P)dX_ZHQCT|L20lVX`3$GCEW6|2aSGyu5DjFZRK zxsjwJ8+JZ2Pl>-5dNI>>pDx*nS%p6XWJC!wW{ib)my2lAD=jST{k)EK)7IL$Eo-1Z zhtf~OOU5_1zs?iUx1o84;1Ew)eg-VfrN?B5+cthZvd&kl!;lQwsXCmHXNpN^Yv5OC zg72P@6n*a=nF7U-%D)si%z2u~hTxBJBxv#lo4h7fwu)wG86GyWy~;BZY&|rcGg^oN zErz!KdWv)XXkWzztA<5o1`i?^&=-~#|FJJ<&JJkG(Q7=$gu|^pjHST3N%?oEb-&1` zrmN2TK5bT-0b1CS$SN$Z;^K?E9r7hKB+^WYda>NCR<2#u3VwEY^2fwegLk|aCCTIJ zzohB$@4uMbp0%20YZv$nX#uh2Gh#U*Pi2rj_8Vlq2lYkxsZ1}_w3XLW$<;?`QZ7s6 zLbz>wf+xu_+W1xE*@Tiz=1uKHtEvHPtg!IRxQEf*l+$(fly&86CP6V|@^5&C{Po(e z%K?8@`IG*Sx5@kDS>6?#Wp*K5JDq28Iz-Z9+jGR7ArpU#YlXJHN#^?AKaIy2i}J=9 z1n0C(7r83~qckiSwNXSlyu`c4W&;6}f%5-Tn1;BAUE8kKi1Mgsr2}jLRl^*@mx5I* zQR*t4+`9Z|B}w}|%_|!WQqDkOJ9j50E0w-{6Td^{=RJe^2{#m-E*zs^O#cP)|6YXN?~1L3}F z@qT+bUr1Ju=hr-4Simr9nU4rVQE3SVNz0CUa9mqX$Kyi2tGUoRn5QwY0l%0-G#l8c z?H1jOH>GlGF{wu_9Fv4cvUmyFzM|nU@Bvhi7<`D*9N_MFoDj;Dc>1gGwv}7-3;gw6 zryN`r2d@&3T)9VY1}Agi*Ewi(syN7y-(pPV9`yuZO{r6F%BKEL$|ZV^{w>!|cYOQm z8In}9<_^6U50GuKL2||h zQ()A)#xHjYhNM6_ovFW}f~M%57QN^Htlei@LH6uUzmN*F7))qn#-&-X zL%jbM9&gK`0?M78e7t#XUUP^0Z>}8i779ktZ zgw_=j3U)*VeXccSqxVCZDLv0_f zgh#S?3F?MYP!I(D{J@uc4A=rr!hCLt#dz2e`nM_Cap^>{=6bX(_EQr@f3_&nT#vTJ zeu_9@Iu*fFrXr(d<|FwCxl_y{I0xseQ`t3X`Xll9032{TPrkrs?n9rve2j+^$ zIDdOBn`>|Vl@|FT9K$h0cWy7&IL_ymhxXVJJGYnX4)VDrB-nFHB;9jMB;RvO*U74G z6EfevYQF$hK&ih>F>qjLG&Ujk3Iv>4@)LB{=58K5Kb;D{z9@ci#kqVh)YaY4#6*6mnv@O^{B72g(r`U&b>16pvPXIPx#l%RY%G{8Lq&BdI1Jk9#chN)fJ zt+jRjdKapOTjR?@+8<}W)m*TaQxa777h1K~z2eIH!q9MrhK5>AoO?W|>Y?V!s@S

KFK|Od{FQk02lMp=b>pzX+O8S;E%?upE4!Op7lWdR;W`1Bi8o;H& z%^#^WS^GgN{fGiI5!8T~pSFe(M8Gs+$WRVJA94t8Vj*38n@!|9Q1n6R@Il(!6M-5S zBYi*A4=|lf#wOxBK=nafnk|Agk<@@nN&VnA^vKR4ih~AOW{?uObk9&vJELm?LT&jV zLtrwKc1!umIBgf*hCC8BtiQRuTrL6g?WYMc&_U}k03ggL@*SXohUVka%SH`|xgKC0 zO(G+=1N6{PPjP}}QPic18p|-Ui`zBUO~Ztvtx>t@66etvPlp|QworuqfTBZfO2(g8 zTWgETND0@VOmJC!KQ2SRk= z2TglbD#XB)H~6qryx{2|A}bwOf}$Tv@voIG@yrG~qV1_hzZ!@E4hE!asA+KMgAQUJ zP@jg%YqBCW4FqDt54AI2$xQ9US^BTiMxm-LjJNiS2|7puUT_V(d?F-&Aw8oS#cEp+ z83Bpfprn=^5p~0(51~cFH+7NF04FUVD+cZm9s(JR(AD%0#+sMJ zGXc4o@_}{X@?r8WDH^y|1rS9JH0N2F>*j6JL3!Vi)gMgxDr~t!gZR^5c|lgmWz$VE`2Y$bhlxA#D z4H|wAKf%B?NHr!8hUwo^SXJ_lNrwPVU%M=Ywu!fJ2l6mz;Qn$m9-zm`lpCTgt#oJU zthMdZWFZ4NhSb3}fi{T27D*NTmGd!?Oe+ysUVr?|A(eSfrPx7BXaW}? zg=^G?ma+t-QD9u9cH<-mROXkAIW#YMPvM^3iX47Tu9ZbA2n#fRJQuHV0ly*O`*`}RaGVFKv6~Y17LMV zb?_JI+_j2TAO=WPfDKq?S5*VQa7Tx#i(vU85vvABc!{fd|0Lm>@>D%ld;Y}sy)X$; zI_Z?F2EX`JV)QRNZm%Z!!GI75&<2LutHgbLKt#97v#wZmxP4u?M4fMw8>{d>_(Wp^ z4M>AU4OQa4YD^ux;Uu{qo_C%oH4jn6W7g83mxV6a)Obw`;NMg-#ew*6W_6-;@1gcTd(3%XDBSqd^j&v~|ex9`o;ngKIO`4ASSr%ztE`p&edsPZLkB2%CMRLdnK#EYYZFb4q2N(EU|pTX?&(R5v0-WC*Amk-i#IptjuBS zn3fazF$U0nrdcEvfF*w5lS>W)cY!H2C9>((rqLy> z=3AY%5~)Xu-n{}FTQs)fo1Vn0_>?leu`XV(r4x(A)g?`qNJynM^J8)GYO@#~si?Hf zn`+3+-DzNuh5!H=F*}+AfcHDy-u=Gr{`32HzV>(L*Vg{-_I2$`yM?ySjbD~#E3Gvo zi{^?5s05^hV6&ARVfz3A0wI7e5=E*Mv``U_}{}}GUQlpK3nqFnbs&8HHWygJEwx!&2Q@HP7!U{b1M|&15 zR%#TBy*oSXr|q0OdnOyN-R!Zl?%TQHu5$mAre|kjw9(4>t-ro(+BB`N(#`S~tM=S% zN}TNGcC@p#veRn&W4+ZUhn+fA`~GsF)Lu7kP^rcgEy*s96{By;pzKj*By8oR_3dbP2v;FKqVsk-O#_uqwQm0O$Fw(D`S-}&O=&3#?x>~C*A zO0rjRT=*4x_~X7hd5{$Lt`wW*E#*Rwjko^0idr6FCe zz528KcivYlD$Q1m$8vtK^lpdx6f8fP@Qj_7Rteu5x;&^ci%S_bW!CI4v8qot?HjY3 zwB!O9?C5IzESAEF$r_^UB8E58{VOxM4uEqifC_s`$Q zC#$m+<)%>~oOo9xBG!6m$$;`&7>QT)hb^)Gkxe0-FwQoaVc}+g!%f>l^7^Xv=6^hv zeZOzR(~D@kz43-`*sv>D;CR?r&zvxcC=xAe%2I(D-Q8t4pe-4ewGv}=Ru%b`ReqHn z91zaCzv&pVXW{u-&+5J6mP3rd)Ax0p?| zA}qVosu{6XGpq9|odO(xr^I(2%UJ}mu(Ph+dkz3H`kre5?R_Tz4t+;G6Jis)m|Qau z%sI^`Gov@jRlGE!48&|r6g3kV&vXX9yCEh=;A*Dg!G#QWk?|W@FquosNV1HVU})o+ zjCrmUz)ZK}$!G6XW2(O`eI@h%DbT+sYrx3>#6%AVJnlgj}-6 zR_sDYP3x*SB1rhVbSA#RFA?q}=_A(*Xpyzb5=&X*Efky0EPQRwMGC(WHTTDy*aVPD z#{!4nxywL!{8=P}nO9CpWHK>=Zq{adk&JQ?GNaPNC97A7&G!UBhp;PjfN-cgL7C{4 z=(Cs%Y>h7DkUAJpBexFXC%KY@@d40_h)!P};*Jn^m&3#eJhAk5mxtSbqEr=LA!cjF zhB^9cEK2eb6IwVS@v$N45a3XEibl}rJ5r;4#VdSs(Ec9H4&C>TlGxhxHBx2SxpQJI z6BL(Zi@BiD(ysAkIQu&5Ug4=Oja1O=jJv?H{8}}EE z%3wiDXE|>~+#5VU$}Yabx=Y7^Z;XsBc>d_h7#Hl9juUfIoA4`+dlxbq8#o2Aqac)2 z_}yseA6Mt8Sz~G3&jsC`g~)Ufde{whNiFtWcJ~3}+jzTVOt*wYs43vY*Z2e1-~LM# zNGbp4weQ7PP3g%hWNojz&@XHUZDAROEDv4P_B)TWP08=FmbTXQ3FS@$W|c5gA60?rvFy886Nt69Xo+m?>^A_UIVpP^m`>^k&C^7QhH zH_nVhzL-(hhLjAkbju&i4L5jGk!o_Ge~pRlXSCE~vg>$Tp8M84f5*nGbvmGTTs!O6 zsy;16>vTa8)6*6ap1xts*Iuu^Mgz{0!zA;KP1k&N;BuP!R`cs8D2+-~ZG6Vo1d4V) zYv~7yD}-X-s4f&ACeJ0c-HVsIPTQf)*kebYf{rH<<=fIp=IfTL?AW$)BVXhczAfgg zB(GvpkfUcA>dckkt1K7HB1R4IHuw{J|8jb7MHDOS8|yWg{~*ho{2 z?LmHUO1^bpcJaP*L7@HkTlO!zvTDJ*G|AkZ)#c+ink>#;`iw$U>5k&xA*F_rXBqMy z>CQTyUjIsU9e>%k3?(62I^Y()D1sO8m?Cf0K&5kc+=yRtPQdZ4`&)#mOzzT|_`zci zZ+^3$qmcY;ZPxC}!Cv?be;LW)mC(Cua`^dHL$TFO`9n~Iuz$| zMmar%F4Y(&m!Y?yYxe3OIi_#M-}Qg=Q}OfFzd$Bzl)fA#Nhd3UT`1gQlOvT3>u$)X<6Qf z;J4oP<9(6uQqQ-R^7pF@ab(8QQN-KM{ArkwrK%Yk&FrcYy-sW*)_*H0G}v*?mIoc& z$2qOrkf8Hk2LHMexX zu!H7aAMzjE#r2R#t{MN$JL5E6rKNN4$GWO*tCkfHTcS^NSs4u&VIvpRnO&G8z6LEE z4-U!|D97G9OIU+{Or^Y~qr{!RE--J^PR&j`#?>i!hJZA^-;ycPcvR^xa(syqqs1oA|O zLrJ&EcpY-E`1mX=;39Zqb%w(PkA9Df@Jh!;g;(I;g5?`tENylBF&BZ5sT1r&xP8S; zR}!S_#nV&>E}{`=nJ9dMlG$1^{-+cge)eN%IrAUdhmK;m(S91te6n<_6=BdmEc^1V zv>dw&LK4$U=VeEO%gFsj@Yfc-GDCMrFD}T9QG}wH%@M7oW?gJN8N)V=CT0b;U%pko zfWiKo**mV+d+MTPEo0e-bq)X^q%tvBCS3?qUd~y}`!nXxq}DXl#;Qi@*cEp7z8hon zv8=-4A=0r)zr@kgqN94gyfHNQ8(!rE*bab0mNb0n7~N6)hz4&`$m`h(h&Pfdsj4P)Oe~2 z$h~wE&*>OqWc7@nZ_b5BmW}@n5tZp$8hj7Q6bg2lKaKh}2`tmHM41L9M~S0GegApU zo&+9jXs=EU>eg9Ch_nF2+d5~)iZUU%>KI}Bb1fSerPo(L(o1I?AxJz?>0a=$6p`Ta z_B2nZbk6T-vF{wtOFD7ebocS@S~WZ)O^n@b-_XzAT{82pdg9V9)dfCfq$EzcUp} zX6+#e+)U3P>Mzp~c$uO> zUbzpW-EJs;^xd!)PR}$f5kd1eQ#i<&&i+p4jy@ZTPYOIoaqkR;@_xtAe|4Cz-n0zU z7*ZHRQoW^=Ea>kQ-d(5v_@w6_P9mkAU-SctY{JvWK%+}mj8zq#dT1N(`3((Eczxrb zrM=MjpJT8^^3k%xofS&aM-6eV0XmMEY)!(0(hvo7S)hI?OE3Y((g94?C|EFmX`n;8 zbVrxVzQlqbHWZ%4Wu%wEWK~(!sN8$vcD9$X;8gwWtlBlY+IOE96ksZrsB?xtGvLao zLNZ&?Fo9>2J5lQX^DHfjJn8@!tvRdA23F{z1F*TQ^|tJ7N$TOlVVoCJp>2Kpq3OCUOt5s3-~Z8_9^lei)8epP z>n4-MXwK@&(8k=6b*qOBdHNR48KPZD+I?G=jtGV-3y;_a1(jxpsS1ooaqkR`(9fz% zY8y>otm%avQVcCrZN_fmt9msH>i0Dgqb{Apj{6jA?QcFVE<8e|W3bWa#2?Sm@`86! zgUeDSTjQm{PB6GYIz0$TNL9WuqLo z^wO|+^_qOR)g;E9%UnE&_mt@dB2J}&q-X(o4IQ5dlu#Uq=5krD7 zJn1;icn*nk|HZ^7cvRQs^jClFT$PGVTc@p~Yp8eOlY&=*+xzB2G5IM(s_9*|=6n=4 zD6|`}G`MXnEt%q*EHkJVa@Fk2*V1n6bUC$4wAA`x!VWFnNS&T8u>nUQcyf^uxL$Sd zQiVheFz)C*AIeF=$2P-Jv6t_HAH32xDY|ubf|)?DtI`P>h3?WVbNO+YwYehTA=R;* zv$Ef_kOZa8msKDz+>-i2c5Tu9;6s7Fos4V38+8iA*C}`vXy+|b`-jC$%V1WniGL=* zweEqDU$R~g+uoFAQRm?j{TNv`>$m#vq6tmw&$8st8cyp=3&J=iOX2I;MbRK#U<^)F zk%}KI*_>QbFaGj0wBP`f#gf^&bJkNshX)Kdc=TG|1r96mRRUPsiqe8Gymfbix zQJujvAS@kxToV9eBgTD!Cm|BetSUZ`9aS zX$O(n3A|m7Q)`NR?6dwe&`<2V1z<3Y}ItwN>HaYF>u@8y3~EEp`g zPBCz!C~XVFEGu_aM0j;w6YB=oz|`V>*UIJG@%45;3bt>qvFL9`cR}mHzt}fMh#jMh z&{OmC`kSb1%(wftQoj|Xn+XJtd?Qc~TDC zwLa-G_;dFvcvJd)=TA%s9;H)fLh&R7k7V+5k%+#jibUU7g`w|{RVZEh4wN)~CyE-r zBSnng8Kp$oBU7n2KS#>6ykx#dm!+6gI!qDKcU8>#&Y3E{Q!;^l$L1X00o_L1V+rO( z-w4B??=y^uzC(4;0C?{S&*om^FYhq(g!PS-i#G2cd7)x4iwyQOoWL{n9Pz7~@NkARJ_ zZ=%vFFuoJNhhBkC=^{;8IvDy?fPH6RA0ZV+-#{67EJ!3w1!eYd+$&{$&Ki%Lk z@d8hPJk8G$*!8!wS1~eJz)EL8i4L&_`YcQ&cmr%aKgg0Nj~zGuEL8KI3TgD3&k@Lb zs|g-}7{L=zBJ2qp#T$Y$YXlN9EbQWTk?X)=L)F%SBmGzOaxITJ{n(M#{6B+k_Gf^C zN)7=z`cr_4zA>Oc-*bVEzN&E1cglmGX63%e3X4hsfkEFV1QC5l1QLB`1Q&fke`k?) z*@uL*;E=QfP`PcOM%xCAa)DBUx`0I76UAU%=aF2M(Pv@jO9j*|V738?B!4CCvMm)A z1WtbmX#~b)pa1KhF}?b+1fbFbglX;&bF=)QZmW>psNE$q@zL=w&#v2x3eM1J=wf8i5WlmAG_-Ua6d);XFNZWjf+J^6aR`;2{m``JY&IQ(oQ@&= zmT4d#{`nQTmZ8!MGWOZ4^Zx3+F2r}~RJw4H1HNPagqPm?OM{#b2!sUYsVsO|?Q^p` z#1!gnKigb$lA#`yNq4b#34aVr@l<)E&mO~HUDd^!b&dh%S5BZ0mAv_i|4v@<&YXw* z7Brdz&l>cs_Z=kO{C=f~W>M*y0`yNQ)HvV z?)P2CSNnBO$+GkD9?Y+u;T|fc?(gT;p?`H-dI8gy4&?$Sp2xjwF#tT+U;hg5KG6Ao z1s|bxAe{N7Q>DP^WbpIx5SETcd@e%bcUyWla0wMvfmu3+@b`VfAmFhrpP+c?JE4g5 zI};=$%1XaGtpY>?N@Lc}2n9RR8ENJU&b~uMjo&G-Lf?=2Af;pEhWVPUolhu80hg#U zE7Oz|e}P;C6Rr`s7K=nKvj%=KueF);jx2<<<+bd~l~OM1xHzuHz?UVQ49vo_iG>eA zw0Vp=67K>G<`ml}`hIrRQ~Ld|u<#+rwu#o}zPWk+d^NW{!FYC;oB4g-1e<3v&`PH= zf_=yM5U{gWj>9_v#@^D`0!|@p5GHNZcO~N7wD4gnoev0(5WoFR@;XgVniZEF8qc~# z>q~>Q@=Ip}x((i175xSfH&p44;@>G$(CC~%;a{AVN=c)U_5b}z)Pzw?N4a!4q-;$h z`q^Gc^s~J;^p8m_&7t0Jzram2c$hR7pn^X&a(e-^WQjKZ-=V+(&0>1e8I;gpqJTrt z$^o;XRVcMME)6rXQbp_4Rb8DrQ5QGIU4qxSB|Q`lprHP^TY79|UvQWY4FvpCER>kLZ3X3%PU(w^nFZSBU=8iaC3N zEU0wW%_-VDnjgB^FJ>d_u{uI#R9)*beeZ~KXbx4m8Wz_8aw5>30W&IQDlvxGIu;Bf zTR7|t%ek3mDOei5essf39o;#a#X2A9#73u(*O18_k~1pC8M{h0Y}M#WU^cWc%8?c6 zu45dc^CHFn)2w5TC*FrT4b^GRngui{cxWel_zk!csYZZQIuK@21j21J0A@g$zY#D} zfNL^KPP;}lDw*MP&n zp2Ch59+d_h;*tf)Ln)g7GxJSq)1g{1HZ#VIo!M8BAT@<>10 zlP7TNIT8(CSquB@(eXndm29aB+Wzcul@eeKYpD+W^>rb8oJxkwJ(^u`It>vJZd<5P zwjv6Bb;M5e*Afu{;01A`h$6jNx~qbz;L^ZpsJ7qQmD#u9AD7jU62#1yS4$j$-PEGn zGx{}G>1}^qk2Ag_J8pm5ZBjnoUeM}nTDzy^7xMHsV!YBBgrL7eg-P1DQe;~8m~T@c z>!s9flZrYBt|2Z)83)i~1AllB+YlQGm;qpE2@`F!$$J0k1KZGSPsLUa-tYz!)4N6a zM}X;=;caJbp%(v7r6LRSI@fqxeQQus_(oRX-X@z6JnEZGy-|5)+J61OO3wK{hi#x- zAU?5OV>`=s{wq89kAJ~KF9^op1n(hyFz`VHbgHMb+I&ghaoLuORXU?McYs3Ze_y`o zU0>|uT!#k9NYNM-mQIr1mqrk1m25KY4V@L6|NEyuHnIB8^5km;V6Eb;I4@O2^&ZOA zM7s_HhWxM&LqlOH7it5FQN7Oq@64Zx$ zu}+*rvTQ)9GE%~|OXJwEc9?MDjS4%1#BSw*sWH`JEVb^qoA{Rve<>g+o%+K@SyjLK z?6oIyHMS_&3LFsN5*dQnk&GF`1$TA58mIFHEUh{xLd}v%*t*j|yR5>^P`)i8#FEU| zge#e=hpdKIvI-bz;83MA&qP}hW@T6vWx=?iDkEAKyaS}#I0@HLAxEofe(!naZ2tYV zR&*{K^b>mXW?9^91tlu)C;nAi_pZND9%@yX!HD0P>p&JQMq0PBu_#+=g~(10<&)l< z++@D>m>?WZN{60_fgo9ay4Yuf-I|S&GGh<}>BD;UZsyP$7WPKFTz{W{>UG+&&8S)0 znZnpgde!g$mWLj;7MXFC$d%(w=0#Zi6t~N{18c$pFqXc$eN`8Nf>RR`DUYJkh-WQr zwu@C}0=P-GlJwAw!Ne&ED+VkfV>SQ(3?qUm@7Kus_THEtE&#B}FjP}1jJPWzG$vjd zl9ul-qWG_80P$}^I>t;?8}aleSlF#t6Rg!4&rH)T0W_g->p(-R`b7|)*Pn#NgefZQ zRP~`cPbp5pZquBJtrRDd7b0{Sunj>B{-J>xO4tOQ%RwrgcqZnYRj%d0gB{1gtRyPK zY>?5J?a8Y;S20+A#n=5wtylPqG=N<>{~7{@0bG_52N_H(H7YW8D@|XSVhO1Sp zO>mNBoUjha6O~Imvnp?Eap0MuTgGGb187a(xPx%pT0_rf+JD2>FAT2t{`>SeJ8FIn zF18G*I;(lOhQ0YEnZ6wXQ*D)G8C^L9Co@+;=3qr6if_1p3{GqiBwFma~BW z6JRo|iph;Ys&P3(%$23c&aN*Hfng$A9;p)VnI1L}8tGP+B(XCHQvs|nl$WY)Zs9ss z$pT4iEbUnAw@imCFdqC!E;{%4SB8YYpEowZek z!d_N?#-S<+%7tZ$)kOlYut9RWlh-A<>B2NU!LU~qhPNRZ6uc>BGVdI@uI6;;^KB1e z5SQ+ML{*)rp~M9CdhSI;vlf>bIUK4zTaDB7^FN%x4JFv9t46A0)$k;kLpS231(#ns;Fk+mQu6Pz7a z1Hj`da4VSssL1n2L(C%4E>_B-#Uy{Kzgzmcs>&nTRa*^N7l{Bs5D)_Z0{}8)MK%Bc zZ)HA}Yk^A4=ORgl`M-0{$z+m^nUo+@+Y6FOnkM}huF%s`?aKqQ_i_LIj7|&y%*}Re0clEB-bpa40Kjo!}01$!ZX#gO8h>jj0A&pTsWrQ%17H1b!jjYz49>*f< zb}u)vW!-R+DAs6roZX5w8a`h_Tn)o7R9LFv_=TBjYE)QRQCM0y)S}Wz0yHq$00Mv@ z000OL7||5~zTey3+xNTM-P?C}-ukwca^te@WUW?PTnzv#ws8oOCIlb`8BYle3=lzJ z6oA@bFyR9Uzy|;`1Rw-hSpg8>nW<#@Ji~QI0>8~I)5SVBk1WRCHaA07-oUJzN!#%c)e#pfKwz0Xio%sJ!sTYg* z&8YFJ%VIVIH|-SgT-QfR8T-#nIkoxl3B<@VQ_f_t{!{REW;@k>L;ZptKngk5mk{elI4Tw5pL z@KqnarE+#PAY8B14T#>_%h_#B!qqnSqL&n&@Fl6b@pADGgm93x_?5Ag7QXdbF7Eeh zlxE`B(NWl`fvL8)zN$sSS~y#dP~0Q~+uSj!6it}bTAiONrkwi1_Q>5;3{Em1OQ;Wn z3wZuZwx^n%_AVB7mbTT}A}zMy%i^bgu(B?RYJK2}Af;DA`{UbE&6VwT@v8E@>}FYb zdv$o^N+@dlZben*xNNUxz8R#`j&KC>Mc3Kk}SRzbuRAI;m>c>iboKR?(v`e75b9!%$HV|`*D|I55vJSiEJ$(G8K82uf!K|+3 zgJwCE#t~#yMaI}G<=_gOUcNBz+vijAQ@FAZPx+cCr)9(jIIcp`O+bmYwX|V3q5&KW z#y9^8v~2{0N{Di&{?vfd4lQo%aiL6xLOk9|kF%?=mPbj#eA0ZgV|+Wk({|TUgH&Sb zE};$~Q^&ETcGJk39hQlHPIID%(_a*_@%nzb``;7@pj{`ZB$3!wR#>dRYrwvR*G^Y zy~7%?E=AjNp)chCPK>K?xw6=|*>#TsR1tYaLe(Q!tP57Q%*=LHd#k^wEqr$M*|O(z zw5l7UBqes)wYsXg0h5Hlhp#(vK&5#wwU;BG({>j2j2fc=MAo~KL@jn{0_58qQiu{u zk?Ist5;TlA!Ut7*Yi}LvzUU}WK1*{IjQR@B2LS0F%e(R!xe*LJcj8vKCu?n!|8>rE zSGqTS9|hp^MlS>wrr9FBuOwM4SaZBroV&x<2O-PkUZ*irsH5z^N=SwO#S24~GjWT` z-+-iqhhA%GP{a#a$AwuzPTHvpxw@RNi8arW*nF1IY_44(SKFW_ot%5gvRJ#)xQa_3##c5}qtOZM$J-+^PhqnzCQb?Y5;~36nK-4?@Hb8QV{I5u za{-{PPR$op*pTA6Z#nz*dU1k}x+Me5`(OT6al>_Sg=;GaD04SC?qY>NC<;3wY!c_}2mn1&V}(U#c69S)ppIcBda_HVJaZ zL86YWU~_RLPNmhzg>WPpWz18GYNWaUw18RRR+d$GaTjcqtS&5%9NF3ndenyR_+oq`|Whx zenv25e#|-bnR``D^Z?Zzz@wR{$YNJZ+~-w|^H7xPCXBEC;YWS+E?<6yy5T)dN`wKm z&ahDYL&*U1*_JLX|7%?*9v?g%?Ss(>>eO@640T!OSwsm1zf>d~1wGf>v#+Y1w+bY+ zjjMssGQpLXk6L{TxXO67v+f*|)*5hLG6TCzedVE7a+#=E%DDR<%B=xWQ!DjfXJ*&E zj}#7d1>|*?uFAbv-Pe(DS><1~@s>A__kU^1dOIaV%&FjQqxJ6fwz)KIZdk-4^RHUk zDy#1LzWwg~Hw-Fp(-N~P=OOOym%0x2(TEPh+2b2KXFZ<-L%-U`aeX zH?VToUoD4-e^Q4dS!Ze2HSBC0E~;7EfzWTzZ?)THXXKXL-!3fz`yA>$zIC>tRJ3~Q zEZE*n+Yj&TY(IiO$!qeJOY$KUahdZ3SzMFBkSZ~6%j@*DBFBJlcGitOr-o-&nkXlY zcM&hGIinR|T|)P#@jD_ApE91{`jv^x{)_?rwO)T%{qGj=fAN#b0{w&yTmd>$wCt zaW@V*!dRD?#p?StjEmk4(btWS)1=j?r^V_l!KtagcbeLS4f&vG{?Z@2pAh$ha?2Fp zjF+;SF{eO_3#d&s1I6M$#wy=P9QK&6J(G;D#Kpdi*9w`x?}yyatQWOxPL#6mHkyjB zpXv!w1RF7^7mS%K#Sw005lOuooZ3yqyRR|RWe*9%e$C9eJ8-vT_>jqPDgWf@NN}`E z@BSiwLN~k|AgjrH>Jlq~wDeUf-6Cjp;c*_zF4?``bj7_PdbN@0yB!ZOyqA@BeJeKX z6g6aR%OwrlU?tMpCjL>JJV#DQ{eudXh?&{=?j7bmp0-IoS*@C6H-I(=24#v9A4 z-N1J3GMJZJKEo=l&)8Ye(8E{TqNnF2peQn@75M{sFKqCT207|3LL&z)UuUqA9AD9( zV4y1#hGcH89IMc*(Y$9BPAFz#TQo&Knxj?C*zd>#t5X`ogu;KSVTW2Y;2SlfwaOcQ zX=JUgDdcFAm{==r{lO}B|KX8>HcgSfK$(Sn6YTkk{W$`qrbM;L@-m}UzE;*k+ z+;r@$T(L3oE#CY({RgIRH}Bt`mPj}!CEE`29fd`s^113~2dS|)Su;}d?9bj*)p7~p zrbE9zT(jq=7f(XtJ5}(R?R6RK#>p1vhjC*vg|$GDqnu(Q$Z;oU6PFb2KmZ@3swX{r^)ycjv^#_dA_ZDDXDhCWQo#w@5M}d_ckJH(+LlW-lGNuRZ}~`| zW!?sZI$u&{TTVxS9dqAD2SBK}PMXS|qrzhJEuqdx(0p)XN@`=~m~++|k<3{~uzZt) zFfT7x7(iXqs#T|kHBK4-PhaFZN)IC34j+B%q>e&H*;nCHIuAc1WO@BO{2yN$zJ}SY zRl|G%<{EAwV52sL|Uf=0-rAZ%r9(@k>L)#n3(J6|b?Sl1zBbW~n|d~mTi<@2fCpVXc`oGq zL*N}-&K$#KqHHW*1r6fQUmAai2WDq|V`KiPmRU3E!)^bpOeG~F?`r&z2Kf%k--Z}G zR!Ys7H?dwMSgBZsJTej|cGBK|p00{Eu!O*$$c$@y%2VbtPus&h)~Pz@)KYJY(2qNo zI?LJ|DFax$$hiWKrCoQP<7CFty{2(eKjS+>yTtm9?mcbVliy8|UbNHJfBV3TU0c{| z<8A}nm)4h^gVAo-YbV6sb(PL>XqTUzXI1XmqAYu6*>>f+R6;`2v`etG5tOdOqPOGf z%Y_U=8Ez{d%s9noxiPL+i=mD^gqNK~tG)*JWBi~_b2V4X|fZVl*WZq8!EIp$cC zi664{oMt`0F^%WNyuRWZTRZrUiI((qBRCyD$b7lxh{f>dbb4Dea@s8ADq6>xOC1Uy z9iZC?4ZE8ZY_?=K@@~d^pce8t^AfxfJmh=~>Y^E9YSjAl;(5Gmw0Bszm}5OhX77CiEUBSc+c_;#}`Wke;(mg_#?37Bx!~}K3lk8z`FFzFzw)~#mCzV%rQ>6v)SxL z5FL13@v%-Hya=HJ5<@?uo>~q4#B+i5wOymV=wC04Uq20m@>9YTAK75in+DhQ`|WJ_ zOPyTRUn3BNyX)ZR>1Fg5)j(}&!)d?`oIac@A61wNz(`g$+kwCmeoVrFRbyq2-}twO z;@RU;UZW|w^CaZBJpxWBPKYV_CiY#6f|r$)M7qu;!(>Ie`JI}^AS1kOtiV<_EL$rZ zj5ZmS$g_kTj2M2;j_rGpdC{jWyx>W_nJjnPtYMnsCT+5pSko+NarHGUI+h!Y>^x9& z9ALC+d1i)3GHodXUat9VI4Jp55jiLA{Ew0{Z3=W*4W6|C=5ijCTECuYC+pZ}Dj?r?`6UOOMz92G&64^wC-k zutAcugb)ex?u_!RI=4D-_E|c1%8vQMw|!sOdKB0P97_iJOYhE{bljTZ88e5do0Xep z?NZrnhUHc^xS(hA7Z^sV=dPasu0~Cmu6mp+L9m@t&PP+fNj+|9aK_jgl?5NlzLopX z0x#DQUSg1(q4HGSn&U%$$128#DxwLR-Z)GBQj%0YNuX=&VWg{XU)hroEJHmuX4^a(@k@`t7S2v?ubXM?tQ^y?p-YxGTCd;sT;V3Bj)OMBE!him2}By7&MkN^f@{hJC-{g5p1Senl01N z3R#b=GoXovE|qZiWvu$@lB>ymx9Z*`I$r6%KtcKjeE|6)NSnA!%&Ni!06%vAuB={6 zX0EF+ixinbW9fPHDsYnLnNb(*6<%ry9=#qij(neo&bQAUP-3Kt-Cl)#M^!@B*jGUA z(XsFU{6TIeFh>{e6Z{-H_b5L|I3}e{Ncn93s|ZiG~=1wUaRLdt6nai&`EANpM#9m)N_BA-@%Yj12cCJ zsxx$Zh&ii<67jokuVi`j>TSdK_^45upLMo*BK;pIZ|aqn@k>L*b=3+X<6EYMz0<{g zf6K^?w3@q$8y!`UE`|n8C3wec3_9Uqf&ap>8JdGXKHR8dO{x;Jq# z>2r29mzr`mDM?&*su&MKaX4JKnEK86Y~nanNf_j8L_N ztX>bDOFriz_U&CZmvR%A^m@Ezx)Mv9o<7sZ)l*|lCPHIL+_5Bvd%QHH!4$s81XXE# z^s%6GSm2WjEg)-Hp%`l#mKb$bPgR)ESQ^mh%8~3?`E(LseSjX*i*L^{c70`)Zg1$5 zGZgcDW>e>~ZJO0qp3&EN{4+@b(u@KJud5o*)E#MO8I#mm4jPp2A7~?;Mt(KCU^VEL zQBZ#@E>zE1{W$#zh`FXpdQeqY*=| zRlW-v|5#ru-Oh=gAW71$`sa{o0)l@YAoGWUUZ0OZmW9SHFdPYq<#VE@ZU|}MxT7~l zf(rpgt2ATteER2Drq~y*_7a=-KHDq(Q(lv%oJVy)v=s%sdL(V7j_FD6mPi-<)89EF0 z4o-+kdkP1N!1t>c3Ojl4UkS%OH--t79cvl?^N`ik#HX1Ew`BUEDO0!s5VL z#2DBpgJ~;(BcIW-+px*|SvT|({m*kEW!&{Q#eM2c3VQ@YP(|{V;gJLgjYfP*oHt8F zS$4R(r?`|qLV>4WmQKovMEHmO3Tl_^WofZavdj?;_q&LMrF#5^$WNN0Ta_w=zY-DK zh|&=0dB~9SdFT=Qt{sp?|MQL*D%E+Y<@_E3@_i45fImZ`?$2nH_jyFh`8-t0r99*K z>LG^ODlcx{^(;CR))HaD8!!>V2$LM`l+4Nu@z})KQfLBcC1zXuUzJKBCfe->?>oeZ z!~rY2XD|R2o%v31rvQ;{h8eTKW#y!2u(Ms`duh)~B^Vo7w#I!YPKM0kNF@~!vXGfl zw4!4n%>OVkJ>lfHWS;pGna?Fu{8A8bDD^+?FrI4ay6r(aKBvL#T|)e)Et;cV#G{Ss zD_DxKAz|bzJv7i#9V>#PB1_W}BQCvNnhj&t=OHoW^UxIaS*xYy%8kCAu0skgvM#?8 z%@@P<;FW7IZf&fk>$fd=w2e3;sr?EQ$tFV8YFJ2L%YJw2?m!;$H13}DnB==sPxYu4 zxRbG}vliLOVQ`R;^_5loORf4n#FxFyjIWy~O~pzUq&hv{nsf%c4H{nwpIutuDAL-O z7%~Yc8WH$9lI6B5+PqL0RQ`u0%4^6R`FVGaL2zkH=Xle1@mpX68@$28H0g(M;A&X! zLr8?IcdFkyyiXs0xbm7IFJZ&;t9^u(Sv)0FL9D>S)k9aSmlZ5oMifATx4TN$aHAlA z%<0Tm6ykdkj>_&L4l+T;uBcO?PI? zH0yoZUni?rJkPmy>rcojb<4kh<&~d?eKt}OB_wyOVTI?RqM^QY3-lMzrJ_QFd{}cq z$HQ2&KlH3$*wPJ7VcO-ATS7O?GMPprtitCW(wh_{bojQy^1E*bDb9B!#2uILGK#LQ zdAd45y%O*|MAoTiJxJmBqMJ+dvJBamKI*D*&irQNsVQlQ$hr7~-|dS>f#K)>^8cS% zYpOn}RhmLosakiZjv@NE*mcERYNR&lL+_OPxS^mbRYGk(o_L) zL*6`{$78gI6|^Bz{w%Nr7WTsHHKJr99x_AQx_na=H==llmusq`BeG&|6&#?j5miE? zJXHdq_YxTJ_fYVD4~eovN`|2U7wkk>r99&J5V}U$1*K@*iuSk**U^z-%V`!i>-@8m z{@BK4Zrr=$fz|0R?>7_O_Lh&h5j?N;?K#J9|8+zlzp27@ztwA?^CK20SVGTuLWv%# zD1PI9P~;JTdb&sALMWeyp_I52as=8oxXLO5F#t@DjuC>ecNXL&rB}tPPmhr>sqnY; z=cnpOaA9u-E$4q$FjeCIx>~A`2@MEqCUI>OwHnG`D94yCjZI-|4TQ9P1k@!|ErZFW zVDm#q_WhSMvX9H{#MS?UrEXQguh)9M zD5tKC%GOMhs)Ua>5>M;ZBP{rX#J?p3lz;_sJ`WNiejbL%pNB-0&qEQ*+Sx?BJXOeF z0GfgrhN7V&|0|4;pNA3T^Uy^19oz;UWF9ILx`Rm0fa z`c%`~QTufuh(Gr4Au!}Cp)l9yy$*qD;Aw=!<*&_#fCuR5gvRBskama25uXp0p+DLY z3z&iiGkhx{q4x%@IT6;3H++go>M^!iy2PAB?{C34ud0}^;Qbb zA{+>mrApxV=%JGrcX~iVQ^N(XhXFU1YYtilg$BH%Cs%MaC z^Om;Xhg?v;s+Yvs%3X}=StD7sD>JQxE-EzcBPI-+&I1o7`LD}9oE-!EXnys&H=QAG z@6wPgHwelAE9WdN49U&n^pY}M7*OSszFEdV6TVphYeLihQr+1G2;JBncFPNvIXXj? z%FiKS=I8AHP-~-2C>Z}r!l2JX81Z>%ru!ZuV}9Hf5DTts(_N_Yb=b+o8`iE0+7%5e zb`cok=B}l}HVS;Bc56J!pdL2fJ!af&OUa^mVC%i6vl zgVm&U;#s3Q36)Y`u$4zGKQcQ*D%dwXT@-Yvd?iDc-`oqls;sa!4&wV!0+v!9aQp~e z%LjR&HNOK54|r|x<{bMl!wPgBp(tfz(JzuUpGMbD1axI3knJmQp{S5R2AB9Z&tM9T zS~6y8ZE#eq4(L+hcu|$mA^gTw3D!Fr0D>J{CG6tBlEW?Xw##vI`HL+wkADP5=*)Sw zAz~RV`w>j(tN0NW-=}NyU9*y%yPfuH?Xxp_4WT*0rJfrLSOhr3!%l1hZKj%LL;(_?ub^sV96TRlQnL|B={ zM*DW%qtVjM*&g`)hyuYkghX@b4}Hp@@7?$pt&G*)ru*$y<>#(4knXqYkh=s!W{Brh z%wVt`#Q@ReuLC^r`DpLF3ZqY-lA<9#pFr=h9D-+}ZiOq^CgXlBnjf~uN$+-nOO?R! zD|Guw`F{>IotV!SSYsW|pQHT95>)_Gmr(rQD?PQ&)vSWAVWq0U?cyhdt61Z-iwm@7 zu%?AF%C^xbYS+8$-%R4~p3HOC+hLl(Nvs$i6d9KS*b&!mos3)vT-p?C{fys2#Y zSLN;d#)+vyFiKZA02LFCs|;D=ipQ@b?S|(opbLE$9r4{D`@D4F?*h%&5Zepp7vP+J zX#Z45^`6=d-&flWoX>ApB0hS%5tf{u2*En;!goLt+<+UG0CY1J3uEk3SJ3QKV=_@P z&~%&-sAXJFAWV3p=EJ6{-WC7V)GZBJonfWwAv$=Yio-anOsj^O5E^XNIE+pfoB^XZ zE^A~Ho~N9E4m!f1HzGHTnJRaMf3Uf1&m3AHS&)Xf@&)YZ3Za@qDim~|?eY7bT{>gWo@&95=Q#n%> zw6^QSwd%6?kZ_RD_?2$H&Wc#x@!P+D|7r%uY&@Q{Tr+K5$#PK@XrAwH^&~~ln0i8E zYgh>2eL$-PtunU3%mQsuu6$bZez05TJ^KcB+eJbf~ z{bPHi1(@Ha&)d|%L))_JyMy^k&<(5``FEfr>`eP%ZCfCwyb)q+p$ur;3Ir)5IDUFa zHxEIk=b^jrgmB(;JpSL9A>JBM!aWfg-=kD_M2G%pEaK6K%J?IyB1aK{*`rY?JQ@+zref&wTXLZstYYv{gtp8{HM^+OpC7@ z{%@piyx$F({Qk3cOPoKIerMCcTBTLa7mGM6WJpV>YCWa?(I&WQ(1gjsE;o4^ze`Pi z5I#bN*jmC28=aM2d(*d=M{m!Vs_yL4tDI0QTQCsG;6^(funl{_M#3B8&ZT^BeJbf~ zd+wuCS!FWg^G`nSqVHq2z&uw%!N|`;-mwXjDGxY)gl@AqLpyA7Sfeuz7>yMWuwsVD zjX@QM>uk8UoZ;BHMDVbmpoz$?Y1^5?msMF1B5VmM*zM%b@=Tm6!=mmP0N@Z10{{d7 zGE_u1003WQSJkmVla_Ww%@Ez(%-q{$5L9J@z;hs}->stHF!!92(aN5#t zx56Y_q)ydMaE>Cdi|Rj#{5jSo|%JFK1K*{^kL zf4Y3|4rNoX$7s>V9#>Hmiyq&slYx$*TOoHltnn1AIj`kvtSk+$+h@v4f3KQ&sBUWN zBF5^NPSy_JSD`P~u+Dt37qbhKHgD@s4rA(boBiAB-Eo>$J|%jp@yjJ@;W7+%wrwu4 zHM_RYk+&Tc&iK~RZCQ#Gt>x*m{m~Slg;GYP`o_`H*l_}QUnh*S&YRNmhV)IeqF=3H_J`rLlX1&lN8G~f;?Y6K8AHuTN zkHux4>h{5;BY9@ZOV$!tT>+D|7C-L*?Ckt&+Pu+wN?^Zbz?VQ1@U9UXvlWh^x#coD zZ58Qzri&!ZuC6=qg`tD{meuUFURRhJTMKKrwj=D4z9~B!7%B9-L{o(Acckrhd-*?R zml)nJ-05y&5I|sHO#*;5sj7mF!C`@}4d?`QD!dVj2-cvI0a@EA+I4M>S?WE)s$cdvrCb!QdVl&flS&=(8*~{{9$+6 zxhAhg%L3B)DXP;6u#CLJ#47NGCxa}aHzYM}5`rZP$RAy+_oL^hwBx=GOh2Rn2cDmZoGUV2+#t8I9H@a(f-L+v#{dmzUW*FahGeKLNqY5T zv;y*gDg$DiI&c_3CH@_UHK3+_nINW&;9OHa<28eHRUSqvUb9ti=$#i z$orBLBIh5fyXZuYz|f?WCTlFJ0iL2;2E{2s7|V*S1h5J6QxB+Br>dx{3zhO!9C9W^ zGE<*%CRvbDK`NarV3CcjTpJCN#l|8K6(kL3`Iqq{lZAcA&m)s5j-gutW5mK@9ydI; z#`^y8WhSEoRN3Uy#W1(NtXqqzit1~+t+VRXzbU3#DL}yhh)F8u%v(1DzwidXAzW9c z_yvYR^%sS>qngb1ra!2|GY`rV#CN8n!ySz4bc-*Db$W{gBMV`kc&1 zb5n@al~fRB{6zVXkWsldI)iAL?{1t?+}Bw;&xFe^N@U4p>(#L0Yk8|=$i(EInyWHJ z%XdA7w=zUDJRst&Cp_(b0sx4+&ZNGp2|j{d*zuhf75-~%kXYC2CF&Z5LyPgZUuP&= zD8Ja3rR~n5?T}-wzYue!EWF}jZ@bE0W{y)JK`vVRr#dCksQgpEW{UVrC;#!x;-vDl z&A~i-nUK|&#Mv;v@FVeryDP6>l4nvQ$5I3}GE+Ta`(8Q^bIfIACNsa1j|O!KF=wj#^0a!Fd36LYOd$=qvD?1j zJ?sCt>kWq*T$c=H%Q>-YQ;;Azu~%z)w&jBvO*0?g!%GkerV*SNGsn?mo z?X!h4E|oR!17Q%n%)2es*Bc&gO$u}S3fLEYL-ggV7NU#dOTGuzb;)woDYqCg2}CmG zWp{WC3>u01te0eTOEsRsh&yn>fZSxHI_Up6bbCIUhd%wacwR_L688qy8-g%c{#yO1VfGyi*!@aI6qIHmngB`fS zPnoMboB_?sf@lAk3)1v9sl28ixl=V0ejOLmjjm?@+! z<$(=$f%pRiGcEx1J78?UD^Npc%N=%dk$1+qc3`yKO&msSkZ74M;Mg6sqJ#qyGr!5b z%oHLSI~|kI-q`Pax$PsQX3D+W?Z9U{u{sz+!4B890xm$P=Q3FX^;*HD9a!$Xq`mB& za&C?mn*sN3t`OU~l#6y?{qqUa>YZ|KB?{>RyPY5;3-jy4lU@L(@s%K){KmCge) zaj=gy(1N)PGIAYoD}$t0fFH|cd2QO_umgs8U5P`2u1L=OCigH?5No^g!3I|V*`S!*7zHT`=`wDX}_2wG)S`( z1Ym9BnNzh3t5e;;b0kH8phbJ19xzRyJt)!@==ORSG?A2hBMZ8>BwYKpI)`oP4)^tBY`4p_*);02 z5E^tR$IX;NS!qEbzAeq+cIl0X zo1jp0f%1=p2(0UP2!slP!YYz#z)>i(jIw#I@G*0bguytyXyoG_2?y?N8JBKL)!XHO z5(&$7BNW;BtNnwGgi5+Q%H<`7ty);@z@|c=nYo?$NbX>!pW23;*ZAzZ3!-6T2w^uxV4p~SMDOLoP3oXU z#iKFS+=4ybF|3#Ss$P@ABcZv@I$e4ak?ZGFeVs(}Rvw=HWq5vKR;FGlzxu68>2q>K zt)&{KEsf0iGbJrX`|5OVIxC408_Q$q>?Q1Mgg#dGllCRKze*rFJ3u?{OiAIvU!CTG0LoSoiF1tNKL_WSl_tzolN;5DK6A)y41EC8J2jswSCiLOi1AUD zNw|}3%X2_xW{PuHUHM#wI#a&gFO6RShSi6&BnJG0i*Heed;ZG#rz0zqy z_Dr_sWkfa zPK}?oq9vwyZjMD7BoNClJm;*TBjYQb_ZPB6{i+@-4&CPMD^fi66`^h9{;hgu_*;Hy zaF|xBp2FLymxo~NA|1{oiNIwMSktp;i|*u#p;NKmjCo_%+|YCLFnWS$`d^FHCe9Yx zbk}RqKGocSHoH4}STzdmGl{}A2u1CAd)+(`YMHC{QB_3Fc(#dczg5wsQS}t}0#_Es z5sbs)Q~d}O!xq}2FT>11&E5H}Z%|zKL9tz|v2&b3bDcr6 zU8sh0OoQgSh_{zKa<5F$@#ZxCZ5TY)8Z_5E&@abpj9j&cg0yrD+^yPtx)Klqt2uF9 znJW{fK`~BclXpkrlQ)m?r$aS5fqp*4H^2PRiBK@Zgi09^vh6^JtrGSARmx5|s|AXYZY5bJD#AsXtG7hZpWrGtX;KeK>U62|r zi$uh8Cpc>JJcqMs{?%H&POFn=`&9g6+^HInqjP?xSuwA{3;r(sNtQ?+bEXYkG$^*y zbFYpTrIT)3Trh&lncO|yE!!rYwje#+Tg)=3m{HmzZrkl14i_tvZrjQpnp~*=`8L*_ zlWR#gt+@}k7ihU@F0gBX`%H3dn_TN{^4jU^>JGUkNG4pSGI?sZK=y;rr)nv^gDRQf zzmx6}OoIQQV`k3piS&dz83%os9hBSUwO0izeFrczD92+sG_X@A{gqEDZh9}nbwPJ~TC{tT!+ocb+_z6TSma=-o^}870`QeL8jh=a zPf%rUGwwm@9Yw=)Rnlh*lQkXfIC3vNy;NzEh$^?pem_G{g#l-oogH9rA(xXqN9n4_ z=n-x8z%i-!Dj)TFP2PKieb6Z=m=SCxZSE`QJU2jJ-2FKNBD?*_QP;`J0=i|0QDJZ~ zsxs*VVg=m@DCy$Sn~5!|wQ4z)MY*W9*m+ZcLnjg()3*W5)`=TEd3r0zv5lMNQ~Hdx z<^IL(-YI+TTH!^kAVDuvns7Ag-NDH1M`=6&Nm8O1o++}|2;i=aroBIidNTseS7#O| z#;zXtI{zi9*{Wp<8t+3C?X>f1l#ouwE0JTlcS0z6%np<#3EDWd8T%^~D{T2KlO(n^ zu`%8JU|kx%-5*JQMSpYxCo`F;0DuE)x671`a+U>vGc)%;3kOX@LPQC|L4-h5V)2Yr zk|Yak%62Tw+U&XgbgdCsT@cx2sS?U02;_snvI=e-0HSDIYbS}WwmJMunl_Mv8d9KZ zGM_zFS2QyQJSDPmAShN99A%2NcI{QeRGzk`07_&^+3$e%`nP)XiIbI>b_|jgBG$OHt=TV zjpcncBw@k?Rs{uB8V?`=0-0;^TisZZB&y@qm{NAlnL6%FSALtyDwfLE$`cms0)hs+ zQf{8#PMXnEbc)glUEgJApjlUxTGdK=X&k&o%kLI1E?ltZ_A9wRHa9C0T-@Tr@7)U+ zPMsk1KM){^W=hL;OvhkB3WJTR@D;B2LUas@go!=TvH=jyZ!|9+?ZLZ!>_}y8-kPh^ z?ACg!z3N3(+6XqI&{#sXnE^JfB0}1?)6`AXw)|~bVO2~S44n#bB;L~w(!|HG~JjUNV7qd;4DUu17w=zhfKfjidXU?hH3_IW94l?0=A;huzppFJMNERRw z(KVhDMXE4D1gVx3^GHV3!q=w5ko>E70Ro|u369WP0r-4NAVdZ`gI3Rwo~OhkMJ>z# zOuSuCR5T}Kaj^*i2p~yFhAb@btZjKBWBxT77dslA8KBe9hXjcV*a5UMHJKv)IaA>l z3YsYdDCn7x;9?n5f`$R>?nP5uKhrFG;DlTcs$90eQ6bvV6Z-W4x-N>;LuUuPC=S3$ zAa??@tvspDI83==4R#rBOzum$5a1j22f@31>TP1@Hu<#Oo*bH4gfI3Lw{4oM0RN;M zc)bOUARgj_ZHHXFaqzZCpzT23ZSjNMu~oLYX_B(2S)&YcglwcJ=*F@P(RguXh^St7 zTm;AQ)uS!9j%GucXjDLY$m4^^6VA!m4;1Ag+%l8F3LqctOVm25fBh2WhWm5YoO~&Pp_4$4_^r>=CeHsi zh}P|AA(K-Cel!%c^P|f&8rUJ03~gJcYs7_cj&??(n$P-8M@|f$a&PRu?{_|5MR^jD zqnS$O^cg$~6^ZWIuWFNc?0}8I@JKZU^EROAu^?m@1XXK*GqO z^gs;nC5qrOk)m^36oK2yo0+P&s`#pgd8Ers#4-kj7;Sp6ehvxs}jH>(F0WC$%oHRZSB4yNBvd0xN@oD*O_t+3JZ$0C=yg>KHZ1B7i8O;EbhH<*xYIGIC(~f4xq| zH!B;zZo|wz{@I;ek{-3L2$ehtHxgdpnF%>HvRze>71;`JlL6= zI-*uls~OQU-YQ#~dhV&xe{*|{I3^*t5}plPfmxj<3$`MJB-;&6Sb#Z9kp;QG0!KSaTQ0>8 zVdTWC%8Lv6$qj!;8rzRDiE)`LPYk%b@~6L_mSV3tS>dq-nHcP63PCsBYOLVDzZ!c5 zO^=LRz?!-W>`Snjrx9!%1q)pBK;*1*dv!Uzu@#oHLs~LGtd=0*{LU2PU*?5DuF80| z<&1_hWsKl%g$PYAyH$Nr80<15I;KSOa+v}ydg*+XQjs5J86=fuicP}lpn=pZKc-U_ zAaM8n3mU*`tpIZ6A-FT;(7O+r(*PMcQ)&(p2*9^cY;!A}?FfLkB7(RpBX@8@0N52; zH`K}z(7FsKVRVJp*Wa1(*-%HSFWL=1K=Kf?5a7La{Mx@2x+=+K1NPh5U1L<;=b zCTVN6|GE_FsAY&IGekRXD@0nkts-TKx0a$?nZk0FM>Mwql5$&uH0@S!ZF|YRreklX z`=wF-(p^M(V>+^k=HD%>#{RJ~BKG-jFs4PNyk8fvgE6dYcuYIr${mA2Y(GN(pp@KQ zW2gSC_%iz+96@1kjGt7+`+&fC$J9b2cStVKJG zrN{@GLaN`@s@EOZ_23T@Df{R5A1bqEVpH$q>w*Qlu{=~Nax|)+*1%Q&;obZGD>?bI zf&BIOXta}8w@KjIdY(Y*@Aw0SIqny3T!)(ac5hs*Od4GCrfGA!YR?FC=P$b|^QG@~ z`V_0Ou@+)g+4O2isd`KL;V%7A%lD-;vuLEQ)mgpDT8@9wpSo}B*})~NqslrEEX)qO z`&n1j2qEMud)1MwFFWPD=WjLHysXba&gr^)T(l1vC2S>Dsfv^#FYFozrI~GD<{E2H zsHmV}ANegi##+Ab{Pvw4Z~ej}-1K|b1enkNji29)mUb@p5 zuciChW8?k|_jr6i?nV2@#WYtq1lqhbuiSU?fJc}yOzfIRV+OUCi^;9z?RW`w*3!_j zD=&LK`NHyK9S+o_W(!48`URYCA-zmfvG`{%XbnW*ZtLCXrUl3AmHh~N?Kez@h2uGT zY5BNkgHMLpwy^hV!dE?FlltAw0CH?scOP4|Io$n6zi43$PxV1@&e@AW(Qc<#U}>j8*yp%n@XPBz1Hq82&66cJ2qlRyM2B!Vnb3{ zje7z{0WjWrrdb0bVUYxjRB(X{sfVWCiSw?Tc41r^PXzyM{Pb^{<{oH_l7%9|#9hF| zMPibGP!UCe0j8i;=k%HX z1qh!Cv$HrTWS*&1Lv&XKAva{JY~8&3-&y~)UOV_f5xU6s!?aTVUXG71LPXKNd#9PPZ+8U%+W@ITCRD=U%M6$|&i zhO*{-l6gS6O#d^t;0y6_?2RiGY?S~Yw-Ei=kYzrq|J=jjVf)=EDojLU z#${<1?$lqbDnVxC{r3LznA#M5eLqb)W2aWZ&z4oXPj;!;btSG$U zamy4slfN&29k2e17_GfoY_VSbi88$^!41G8>mPGCLFC^#Evt z^}<)lO`(%aj?S%pfe>{6vt*cN$31pB;K||a(!#mzUQY1g&o*4RmmR0V=}dW^&)8k; zpq8Bl!X-t1bpc_|Ojn4)WBwZVPzfWsOz0H?fhM~SdipuFx;d=>1$u1}a>q;xiLoYH z3?pOQE6H}f{|e9D>Z$Rel0S83ubTV+QT^KNGm4`r!>O0-SZEV=g_cfAgiha*5&2=p zuHF8MuWq$V@6$)^{fbSC;n$&d_l<)L^#_&(qY{+y$fXhF_IMh=!7u-^5R zMGDZW%*4uQ3Q7opi8L;7g_@!-OT=q{M{;iv+w2ciYF@KCqiMVD&Jhc}MC3b+-0v!LR_YCSE^E%F;3wXnBelv_0bRQbC#WHNo(PP`fKLL zk{5Mc9c6dr8RRm)mSb1_xPj;Vp?iKtlnQfSEeK()Ran?sVLPPLO*m<1o?p7XIqoLv zIhg`aay@jnc*@Zh89zBDI+$bO5Q<@ie@le=){pJ8>3=i(yx_*i%!cln5*RurbZ|&7v^*3{M2{hhk*%Glkb!5O7I9^sic5*b@;3TCr;rP1 ztf(x&p&kF8`e&LP-A1P-n_wAJ#7Qpm*}pZiY~g(~E0~ZR|6dgc*&m+zza`?1Sd494 zrpc0qj|p9)o$O2axC5tOjU`E_yp(i`xFJipOtna3fmPTMGL2g<5D~zbxC}rrs7rtb z1^-hmGEWtKHhAh`yyB!%biVA{qmmrMk@a-Cer=cK+)$yOz}Fav9j?omt{KO zGWL)Kuu?T^P$ek1m=ThN4?z}^g^5TLvJ25-x8U1{6F2rDr@buybf0SULEkM9aG5UV zvc_e|e>tWSxN@0&Pn9D;Qoy&bffu@h%Ci*Ct~|+4~G6*!}I8*+QqL3@luH zy{Fr36eAtaMSKC$sr(IJk_QNuzHiU^PNHdnR!b_~yrenZu^5qM1{TS5WO5u-uuPFj zxPi5*VWuI}HQ-`NKx6;{8}U$qp0WZZEH(j~iuzj@+uqgjoW9H0WBk$1E|d4i+50hw z*^rp6VurgBdr!$^+x~Er1AIra}|})&MAM1aGS;1GZvBE+tSD&OFx^ zF`S|Zm#2k1KQgfr@Pl8T>huotb|;IqTKr}tJ<9reSf>BI6`7*M4?xjOw|m*{GULgX zlESE$DQyS^V5-O)U@s^QanmGNAPY?dokY?M1LiFo#_LUrRFxbzr=L_4nmYf5b#K!r(FMi~k8 zToIOx?6ra-QO>x%!Y+;~m9BIQQ%++5a1am!00aOtLqs(I0B>YhlzIRHie$rQTJAsX z?ueq>rl^d!ElC|D8Up;y493lv<)z<9PgaxnX#D$NaE1V8M&Pat0AK;v|D*oD*n8`G zx|a*xbgl3T-+adx3rX_}dMuZ^Lk`VF?$-vgc1$|qyrdhkPEUi}ipW8?%a%q#8NEpSIzz`t$3HwD}VtXO<&l7-w{6%?z8D#9c zSd6#_n@D7R>SJ>D?cD16S!M4%?D>CM|IfmWsA5^yq+Y=hsolD)vi9wrQ6i0Tzp%B+ zRo?Ee$1abn-G3!W)o%SrnAYIm-MiZMb##5QZkj!hz4@^A2IgNp_S_yiUX!oqV0U7X zFWq)f_8zl0BIae0uNs0dtiEshgC49nA;y$z;u$gfZDYb3zfNBF4#Ci2$^|~Q!sveJ zi&Z6J{p`5!Bd@G1W%GM@h4$&6@mW{yUQrGb_kJ+jt%i3>-#GF7l}}KQ505LX~xE{~n2*K#%zOh-=)$7(8ZtCj7t&_D^=Wox{TGha;ZT9vv9gDpofFd794krQw&rIN^0xId_^r2|(ZK*94~efBIT-FL0Hgt!Zz)H4%QF3Xj3?1xWXB?RmW4 zFYvj-N5SCK!K>XSEay*;nq+Bsm9W6^V5|P?ORlGtqAv5I6>N4S!2^JH!!ujD#}(ag z&teaZ0+lYg$LFiyV5NKQ?3*xa>$3QZeCbi{z8f#Zw`^yNd4t_r!`8u!Jy`chG=szo zd1{5@5Ct|0_#u%%BST8~hPjT6EpckPMju@_44~*UaPn1b!FsjX-@&NsC3OY46Ms=+ zTZ(gyyRq-`boDko^2|$xII&;O`9Pq*7wBc;yZv_J12n9{1~ z&&r_3=m!r`3sm=KPUk^j1khulDw-?q-k`68^2+X3xS5HHu*Lu__roiE#W*;TCHoQb ztx6OQyl)>t(S7H7Us2b|i9+u<({bF{pS>{R9&gj{HB{B@JTs=rM@UhL{fxwg>pY?V zis}$T((<2GXjT5(W#pT!=W^Sp@80K*_E+BH)HUkTzEigdkn%(eU2KKU`m8{|2J5U* z^?s_{PTaraO)2ttgv9$>z+vsYcLof->BhQ(1OZ#+)7Kuy=$CW5 z-LYZCNJ z*l2~f#p;ND9)fyEdC+wLK|D%H_xT)j2Iw=~OT)%BVwiSKJAA3T4jx-v(vyopiO$BU z@Y&P#cJJV5Z;09%fFIhIjGW(yNQ%IRo~ZO)Jh0zcMThuq7}I`xZJQj=x^2Pz`qH*n zL8CAND<73dh9j$+`l|7myjwS`EZhW)KkuJkbDFov=S!%YW_>4n1TQbziZ1S#$4nwj zDOR|8(XJnAoTq5(Txf-xp?DrSXIwyTf+5^k%>`4LFCo)z*N*SM>NrLuD>t zTuwRPKvmc*`~G7uW303Q?-%ni|A~yIi@t&A*Ca*1 z9)8!U_6H zfc7Z>r64tM-@WG!cpxZdvOvPBxvDJPhKj1R`Wj8=m-;q zi$Rjcb6XB3!`sJa?pw&6NBT7dpQ zNo55RvH3bA!s5W19t}I${Kyx*#L40KW&7JMHP8I z|FCDje%&O6zI}vxtvY8;pnfmVOc@hU|vVjig>;apNk^% z=vvqB!Wwu-FNhq+dl20`&cR%CUMvp~r*bI$`iY2L!>If{idtun?FThbH|(>0E0?eT ze=10bMeRGgtwKytyvPeUR|( z=p~V+4=pGq6p3t6wEZf2%lVS0DyOb zIvr`PaJ?8C9ii6{FYB{tJboSN^e0Mu&(E%BuDqv>KNT5`zCQ3%U{!i*?!-B$E6<^Y zOAQ*$I-@!ppl@?vD#Z=h@9d~wN)LEOg$BD8zmmU$QbzZ}1$gf*7<=kpA&vv3y50i5 zGa8d=_&0nz9P>kB$5j6A2D8SmS+cKZz7$b@_I(pO1H;lgFVX>j|IqB8*Zsy7+KkI1STDH!fKYVsO zQ@`7KU-?aC)VNEzW;m$vA&2epIrr~xl1A*T^P?8$mpE}1n@)j2jO={Pjt$@RT3*|i z=!#_z`vVpmQ$U{dJlg&N`ez%s?pdzmU~P5GowufAk=De|i(rQMW2OdY5N2Tf(5^C- z{13FdW|rvM?_D6GsQx^O}q7aq-=dKh^*IY1`rx9YfaQ_POPrJd3`y`v35VCS|KgC|{ zaU%J1ywCjy_tu6x!dKIe&F92FpDTA?yVSQ5rd;J!E0P=dJ|hx*%-ss|%&pkJ-&i|i z1r;v#xLUNs1?Sl<*X;MTIJkB1tB?5-<|@0X`#=9}!%6Zl3Y`GBaP}Cw@r!r*ywAzb z%^Zwe=msu-0Q16au(FN(kM5+wU0hspE3boI)XwJ9HnSM+sX$9BTmy2$x|;8DFA7&% z;fa^)e1zayxD6a9iH&EmVRPGzyY*JM_!znI1QxDccDnJk`ucfMcYA=d;sY=ebc-Br zg&bbvzJG;!iW;zMw!UE~C&d3+a6E24%CqqyxX=7^=SJX!{ZtiZ2x({IoeAm_-=Z+-(4GdEI6-!%hF4O;HWqCgVW0Uz;22cUF8z9r@|@eJo`}P!TfZ? zPxk#?IfVS#jrCnV^Hd2h?#^GGt+~?s`MY}}``UuY*Eh*Vq|bX9b?T7I%X@ODC!oQ? zg}CNJQ=xCdQ86Q^g9u3Q!pFh(DB^+&ons%+1mg+6jDmNeb6l$Wv+{0jbKkiB4*o|o zM*3CMa;f4 zQhR4SUdk%l|E&I66t^$8r9}8}Wbv02#nV?6E=r?sw35+e(CLWJ1DGJ=Q}K17IWBRf z?x@*^Il?}TH>zA@pglAuhmJzh_g{bP1f8w!!cu8)p+K!xDV&X|u3QiqV2?MM5Nz0A z@Hlg(op+ztv%kkdcP|p?{;j==3C2pkt+txcX{ccDT~Y(FumdT8jU$0gx11xJwvWux zCESJaY>m^u2wQX$nvE1^TV$&(`U}-?*ef+00_^V5G{5dI1{XYTS|X$pX)TYTAE^0< zxfTb6<|D<~R@v%|KEekY%79e~keUTTCvMtPBOb@7FCUsAKA=BmO}x95!+^YsNn}Uc z^#6RVjb9miihKLbc=d{(eWx($OyabEZCn~;KZCfslfsSOn23nFU*m=$lif$N)~)SGWGh@6P=Hk-fqZX0 zq?`f~n&=NS9)!~Ce(81Gr*E2o>)nCb`G;QQxFf}{uRel>$LZcZO`IkCuN;ij*XrvS zzjHhVK4*sf%7;Cms?F$#3AWz$oNiI15^TZ^EC)KGF`>yRmAd+3pT|7tO#r zuVAO+f?1H@5+qE%5i1hzBl0O8KRf7s_ii0MvV(q7A70xkV0+a+oOiF(sr^%II=lHy zYcqhX6aMhK)*5|O*0A|$USLl=`MGu^>7SM;n{ z@^;;Z>hAEU*b!hQ+h7a3G7fpTGC$jqoS)l`tJ2N+4?BK)+;gx2d5-?VY(UCZsS}jm zKsfU;TC<{2gwa9g?h7>MuwI8r!+#2D$W~u5QTIsZK)vyepILq#Q`+ye&`rsh zQwzuoci_F(X5YGr5ChWZ`%5wkmyPtiOX4F)m+l{hFtbgcAw>asHb;tz@Phw0d%2b| z^ovUwE;_J56jO#t7r}&Xm^_8harVA%lwws1MZ$GZ zw9?8BcsOBNPUgJK6WWg#SF;enfgIWfr@a%g`=LBxX75Ml=CwZa&*wsH^K^i>dad7$ zrW%|pJ!!uV_dbdZzA7K=g%~)gO?uE6EarE~lS=l3W3ewtXV+T=EH8cK^15IDm<17J zpCiRC>9_VW?L0~ye1E~*9rZDEe~x@o7PdDW(@I~yN-}j0!TRyHY^YgQ+E-L?QLet( zqt?{aR@YT-Ys1c^S<1oP$Wu=m7=)QRU1-6`pP*QZ3xT=VotA)@hi$&f+4Q#OvI)_; zFJI&3Q%p-f!O@P28AxZ=0US0qyAKwhI!|v4_B=A=Ir{b3oadsi$2pWPe!l6>*GC&5 zgN4h}XfCWe=}5&t2^%rMX9Em{x`DoX88P3w>3^jHVdgdbbJpGl)+~Dbo%tCq%Fr?8ym^hoaxbBzMqk(h(4gakDN256Bm>!Z0ieu%X z{DoIElo{+!XX1eVz;%)ZvsrGz&Et_RzXk&#y>x?|QE=r?Syzj}rkwJXm=qE5pmJ&zA4Cv^Dw>*KG)0kZZuJ(OD%st^;N{(0XA3Dkbd|5fq6s*c#h=Idbsg8cSj&l&ei zmQ|yKbVb-z`sQlVoW<-RaJRi^1kU_L<;r@UE#b-nBmSPgoB7*&dOYX*n5j|M;}X+X zc|;40aWT2hz0jT}^E}*Y&9$s>V`a>_7Z1`n2Y>6F$)nRPp%?n~u4Ei_81ce{hE6Vk zZ~Q6~tf#i(i}C4m36L$qS`N1-nvN?f6RMkS^Zzz4cHn6~6J974)@ZWE5=5O#+QOLv z6`Zk7rKn=GLYj!b_|`T81@BHApWW}Yr#w*{gCt^wYwnFyJ8^QGsi}vpZHwzFeY*wj|~TX}-6ll*cofi0XoT z9Q)E!<+zE(DDQ$nONJn0elxVlbZJr5R`%-kQU^_2Vww%!Dfjb~zTEkWXXm&e#?+1B z1oVAKxPu?Sv(R{G9N2m@?#Og$QPfpxYkDe*x?LBMS}B^yznX12ohYDB+yVmUm2nVf zypNI}PH{nXLkaMd;k5)e15!+cH1wY?p|s;{*vT>A+b+AD>W=ztQ&~t!;`DXx5x(>} zVTmlA4tOO4F7S@-Td-qvvr)*_X!@=ldvBefw#(~oW6`N^i7S1V5E~0dwGSQe8VOz^ z3LUzh;yHZa0pJ9A4Ukt*>hlndE2f)^LSsj>S=p)9R2t9|EkCkkJ7r#@0Tn~7eE8h! zRA0EWoPonp0&LWJW0qhFKB{mrFIV0_mlQHwWmMO`P}TNG8NiA^k(RV3u6)7MiVXS!5MXlzt6WQ z>K&_GFl~ z9qV|Cg(XmgI-`3EBFOEXr<@1|Ie#yF6T(+hclr5#Q{L>Z;C(AAtS(VmW$^%>p{4A; zPGkk3t?w=9ZBjYDkP=7TbOVRJ>sd@NUCIoI5#8)og|!*dR$H%KQM$8d|4-#`niiKA z0=@9;7GNm^COzi)N5$Ac5N^mf1_Qw}fPsU{(Mcq-?qfcf3oB>er9zpDGOVibsqc%- zLKQzD<#V`=YQ!zxmqi!GeBMa_edTpe7z7@^ARt<;hs~`q-LyzOt7f(D7jlGb*!;sm zPbCNCZ=6{THwoM~6aof`kb-de2+-a94gfgs%FZxOS2A&Bgu)i1vP=-n4i!JV+A*u) zW+S_mDj9TI9@(G8&KAW$1PM}e1{vt-%BIDPP}-ukY#P;_`bCxaFmqrTX)U-PH}+ce zQ+^QQRTr*%Ds*C6Bu{EuH%+OM_TjUnJeSus$SbVzbG0FrwwxI4LSLml_o2&+18ap6 z)Bw=5UDa+Y7{-&)N+-Of@y`F7G!Z#|x=hPY!#_I-z^!l|PZkDG zWd5CFeB|lgC|wfJ37_!=fyhA~NPv6;bzcE1-EIgS{(K0gKbHD2t!)slZlktjC#bB9 zt>e=_RkYvBjEK01M83ODqmi@=>h;RMQ9eV7GeGRqGNA8C7aZC2UFG5(ht>q8ev!>i zP_n=n!9Rcuo;2P74gq)m-V^{$>UrE8Ui^i9C^Z}JddqBOp){2*1NSAo=OTCFoF#hR z?*WxJKBOgmg&G*%1zKSnHc6$8$)e#8+*D+jUo0a8QRCwd2;kvKQW}MM8LaCp#C;D% zHz@p<>uuIBE1RWkbi3!EzC&Oa<>Slf|IVxBChuSO=_M?vwv69l;@4q=P?<4aVQzrx zK#YScYNxvpokgHt>p~e6rNLGJE<~ajA`i(ef(mFP_8G#+3(xyKU{1nUba;Q5b zP!ui%qs9e@HZbAo%1eNuU=^LZY;6`_^`UV{pJAL-y857X-I{x;0f?`#3<#*NMvP4$ zmo&)U+Xy%k=#}Abzkib*3Tqm#ePb_7M2Op+-u=?`0Gv2~1*gB+-P(q7qc##h%5SI3 zzv}HhNx;NE6Y>e{Ys&Tx^35`p5KPquDs;m}sSyLVXKzzjTEvwKym?012GiJIy!e+iO%H6BmG`c>CHt64{@W^cCF+BL$%}zgSF%mW7Fi-iEE76k{>)T z4O@jWz!feTtR+_&s~?%ee7J5e=!0N1KHXyB0u68a(u5^|cMXv<-ySTLR`4S>rK`$O zWxXjgMa{Y-PCIt~D7>ojG%*Ero?VL6IF(_*PTW%)j#TuJPEx4g+u#M1a;3#<#pJVT zCyN2}*^Q5JgO;Jo5ejrS7Gi7^xV^)sL&_`B=-ssCp2{iK((GCQnXzcTLcBr^1xLhY z83pJ@Dt|{$c;le^ao3q-2IrwmoJo>TPqiSj*RcUva0*R;*b2*$qCz2%aOwE#Ofkgp zggc;G_u?)}d9-qN!uqzphA(zo{G7ApDl8;{uz&%(lmKpJ5HAcdAIF_=>e}V#_xnGP~fedE=YZ2nF6U1lI>!%zVWC@5`=Wfmd1y>0aD6qChEHIn!Q+C z7XPvuEd~6NvumW&g~t0L7=;pog*s#5p@&Z~7(k2;LV!m?`i^%~>I?Kw6U`=Rs8ez3 zvc>MPOnmbWpveYzYC0KvHR1WPwiU3saGw7NMO=odoH7J*9l~02A+lPzxQH!Wpvjge z?S7ZlyJyt_wcQ(DMo>m=SzE~R`P>$}EZStDm<;D`Drw+O@Q-rWJk8REi3FkHZ_mSn;8eeGQU zeaB@0fpJCheICHE?_v25>Jtk~{bMc!)SO$_q9yJoh!aN~d z#ITlJ#jKWG#>AGcV`NK3^W)6_@W7)XC9!aRFc){LB^fw=AM{V41DJlm&`|InkUb1u z_pU>O43i&EUKJj3`41Slv*^@~dsj!YQ7Dagf!f-Bj6#~ry8pq0_>xmBta#T5!FrJ% zhn`ZzaFj7Ki2M1K}@t}9P6HOI97eW{!hsbb+$kgjo9 zOD=L&ORjQaOP4vaC1Y$rzdH02Kxo$quwduSXQyhy-DtIaWdHL9(4})+)#*X+&iB(L ziKM_0qHYI#-dF#`;~rqE#!+1Yo)Hf!3n}WkQO$7v`D=wKInICtVYK+tTL*=R3*a+S zNF{;_^E~dmpV5=m6iN=(YSwR>vT)X%g&xT;67oP3UJ$M*K?C5Y@3*thLteUQQl+NM z``IL`S7~utRMc6S&I~t{ch3JgTZAcCxTK_jAxwtcjjfis8;LEs8;dReM7C?}aSAE$ z?{A#I-5o6yfi%?+Fpb4Y#?{|7#-@2@pGHuGQGl<3B!T1|5GX=Nzkn4zQQX*Siq7_7 ztH$+(9kf?;-9kH^j-8>cA7hP2;g+0bz{y2GY)qFSV!6?<1SSC>=1?H&#s>+sDO*!+ zny0Gu*>p_~H|N>gSYK`1wKGnnc7-c4irjeQ5>d9T+p%pTCFCNU#W$Y03gj(t+fhL# zTZ49}0K#P{#cm{W9V%PN8K2%Ao<|CN;BkY6;LGEADG>BIrAq&a!TMHs{Rxv=b-%m{ zn0Jk+vloqx#NcC(y7jn!byWQJTQ}V{+mjO!7{+O%wQ3A)7{l9yMFg!$rey04Af zKmxt^2K^j&Ea4pm7UTx^dC>&ax8~u$%FI)zJw+I0p)+l)4@Y9VduvOQsmL>_Q$RJ_VxN@L9IV-kmpr$|xx; zTpLp2#I@uCg0rCYsA@!1$N0!W0+TqsL&p}|_YxL7T@z=$neVab-7 z_$%s9Ww`s5uO-H{!i}A@t&F9QjMe6Xh#nU%bma^l!zp=)Isxoc$*plK*&H-~_;$af zB#J*W8Y;f5U+gf#(u`NCvjTZig6Ao`2~QA;i)4TX5i{>okALa+mqp6$k_4E? z8_Y;A`4C1X87>*zVmhu-uBI3@ps}&Du-Q<|cn7715fP#=Dh*wOy!(E}cz9VwI8O?V zD5@#8hBj7eCNC?L9SW#iai?;jxIybR1v@lJ_8Yrxjl;%Y{W19M3+blP@MQ3Z2xNdYF~RD9Pc zCt>b)d^QkO{prRgBhjEaO#LFokW;;!8oMHPY_DRtEDeY(X0@$K7yLH zLh?Q;7j#Norm&V=r>vG-sKk~RXR#%y{yMVlN!EYoC`-TG^9AXWFyR83a+q0?EA-W` z7I6H4To`eaEYN`94PrPRJPyXfz0wgkln!Xys-dAZU+#Keud7kot@Bkc@KZyBY03|2 zJxfoa10{LuFp{%u%=7aq(uoJs&&DS{m$J{n0_~GQ6vBC#@-@Yy9n4Ia8s9HD`>fq< z)dof`LMav|4CE>^w*a6J5CZ@P05n5IB>(_lWPR0KpptIJYDuNeot@{7>!Ld0?42N6 z*bxqs#$HHV<}4H7FCz(bs{8jc{QxjBGgdSJZ~zD2)_&Z+>-)jh8)u(z8~o>URxkMc zH(nRh{Hb2=s2x`o+Xcp;jWpWWm8a+eu>~J@2DpvkzV6DpbeepieOoex5vSa?t zcVXcLZwTxtZC|es6fxDgC5b;XaS_1Lxk%-1q!@9fM(s zftj+db-A;wovqw1FAIBX%e(#u=a(_T{~aj zxuQ%Ms8=`_xZ3cmNKGAtMxS={qaeuoJdTLZRrg1{fqgE{ya%`Y!r>ykfT+Ci0C0iy zfo{FV9`pMQHY|wm2}vDto8X+yfQ1PF-fUJ-Zr{k>hPzoo(q&&3zXCt3n*)n@2bupZ zzRomT)SXpVr#5SK&dlBY-OGA@Yx1tz($DIxSK*tt7Pnw-_#)=~&*ElVGke?Yi=RGq ziN_>xFKU^nk1*3nqo&=-Z@p9HTIFF)!%MS844Qd@ZdBtnU+lF&4IEGrY5F4+~LA}9u7{DerE_WeeV#6$5O)dooL4!&b%?zWAEOB-RAHe zed3Ld*)pYLnUuZ=81e3kJY%suZ1>P*0<4iC8kynltq?}TxNEfXpO!(ih+39xP-NpC zzwbiN{P8*LqnRp{dZsP3cs$7iV%@@pcEU|~;B&MYD{R{5Jo7NdRz|Ec((Wu9taKw_ zo=TlFV|@phGJZz{DR&0N;9s4lYD!7i>8|^oy^fSqmWRKE#S1gow}MDaof30*%ox-8 zv0U<}{wF?ZUL+eh7A_2?%ZlJF!?QdPk60rSj$(S}O)_4c)?PQy{uy6#i7IQ1bJui5 zJjacZZ~^sA1&m6<+mv)T%xS^StTNbcZ*g2`7zu!*GOC$XqiNd-_pTBBNmF;PT1B=? zOH7?R7zw_?)a)M{voTc^NWUZQ1;*|$b#X_{$l_q$UwK;5PfECM|HaIWgw!D!$M!3` zSnye7NbzIwy^y}q#05EU94{JID(xy~mFa+B3f?f@Go^y~mXow~TyAr2Zv5?;(i1ge zTn{`b6(OG00#Ygz?|ON6XWAQ7gcs5)bGU7d$UaTmyz=19fDwVM*8sM1!1Ee6Ye&T-T-s7xXB*$FQTn`e{H<#qQK0qF21IvfJ^eRUHH~YwE0S7rc^Kd!~*}aRQ zO>!Ac)v_w7RK&x8x$ z^Si{K2YLjp>*ZbUtriXiAKaLBJ(2SvZNwlkb!^IKT%>*pj&}#2iKmM?npv?dGhqmW zcftG6S+Nb$x>)8fEE~VuWu;|!I<*+Nww=0USv4~C79QAKOWiB|h5qjE?IJ7pYOdyb z-5zX5F-bP{IcJ%(y|r9|DV{f}rZ%E1VnJ_p85!0H0foq!M%T83&9fSuUHpMvt?nkL z3J==f+oPpS9h-5nf=u55p-SJm0#4tAAg1q^JG+1Fh}Syyns;!+(yiv!*!?;&4-x`{ z367~~Q+Gs2>TulgW6ZKYTii5w#xzYE;Q-FY+GlYqoAV4SZZ2YXP!p4s%bQa5+~}Nn z^Q~*TyRz!OIqv$}Z}S)~O!a+k&$QOv8i(l}+T`@t^O)FdT_4O^7Br1NB7$a}^O)9U zg)q`@I#mF(#BHH8a|Xp+oRQY3&6u1cXY4eu9I=JNy@{z#sWhex71MVMEA$|Q~lSgHMoZU2(J~JV6D+MO_ZgZOrmT9kh#r zOxne`C$Cr|<{dH2^u99)ndW!wZk=Mr{F#=pH(=S}VCT9C863PR44a>L+i5~#>SXvN z4M#oggSh6g`vY@Y8@g66KTM&dlJeu{`U9o<^3`Wp#V~geljTZET>gZ8|SIt4({_Y%3L{D)Dg?&CI0_9&^3ZH}Eap zFJ$^TzMk@dBwK#m@m|x+y{1oe_;YIy*3DdP>Zh)`P1d{}Wv*^n&u;H^rbHc5z~?5= z;~Q08exc;7?hMekN0}ufbgpP5QA}V$u?;iiJ@2}nUwi(h_l3`SGiRA%dVQxfep$c; z)2ga00PU#*b7u6}b`5@ZLaAeM%voCUEf@3i7sh=L!`P>JT@!?;GgfBB|1`@_FYErc zgvTPEQqRo{VWt}o*bhFt&Z~a=YdzdIW6js!GVj8-zSg^Y>wEf+T3l*j>URHjw5}f3 z6VDTmgG}lA>)YFP=Uq!e*|0(}btusLcG?MXM0_4c6h``Ike*WeDDM#RrwWSGcPGY7 z$?$pYP?!5wud{g}l1756jI`uTrfpJGa+scdZRIQ0hb!}o4LCUNZGTRv6VLW?ND#nCguan6-@ppD7A`D#A>R?(<8*Rbd=t;9O*Rfpmut zC0spk`CG1z-$!Z%;g>eRKN98f`H&yO?)Xw`v z`u)}qlrx8Gv^k)ZzQ8=ddjb#p`mY0B;Zo!vbh&_Go;X zH@5kwz3Sk&_Z58go#m9Uzrz6uAu|L`si!vawfNCPeKLGX9k*$|J#q#Ot>kxar{rvi zFR4>EO+Obey1}hGSC=}N!c*$CO}C~*_vf~oEaB`h6&{IdKQyIWU=Mowb7=-3oHU4we&P*X-VbVaeVUOn2lu9$bI0TJU=@@Zm6Ed`g|0 zX{&Mb_}p)<5xr-uZ898;M)zj^rA(F1nDA5KSfCA+m!~$%2ka zoQ72k({C~%3yv?`X;kXVLlJZhuruYlHthVC-81=o*dIM3$7GSD<4OK5w~@y})mhuj zbN8yd2`nuF_KlfO8d})?1+G z<%_NOP4h@3!DV4N>ci%wrdfa^1^Sn69os~**;mbhkQ zkhirv(RSJDQ_to^x5ZU&0BJy$zo+V3--5E6%G*bl2feptvxD@z_U+vYHqUyt91{;R zjeR%b-_TZ;yxByyle4fl4@Oii$EbBKA4WHOSVi~90KZBr^(d@Cf4oYo9s9X5YAns0=LBAE-oH;USOS8AZjKbUtLX2 zs`RS03REE6{J_m_xi{|DUuVUQmR%>4od)>+g))8DdueBVKyS6yZl{Qo@5ZyLXE{+*#L*eaGl z;C0OX4c+`%%C9%P%ya&lDw~@d0S`#%Ac4+kGYaikT>Ei2G?Ez&d%?T_Ta5Fgzf1F`G5T&IY<0S0*PKayB1PUQc7cgjzAWd9Q1QKv+kXG#U?Wcd!Zbo0miYjpOq(xdnB(F3`>1!0-En%h$%C zGxca^ecUg4%RZm2@VMEw`gFf5oe7La{|~isWy$8?iw8`!d{a96Q@5<$*7!pPIn_`( z<|PN`ri$p5Tif=|+gqKlx=9IUkGY@ELhm)mDaMyhe}a+LuKd|4b1W^wa;HiCR+{<( z1E9P}1iHU-xv|H7`^l%W3u}eINdm0gKW~xSa^H>@0%6@rrrl(+e2u&ikT{(r#_Qnw zTN)mK5E4>neVYlkY(QJgOz-J92-dGOng=`K$&x8N=S+U0eAeRrtUMB^6i<3%4Jb%! zFBD`7CkgS3e7TI|v~%^HMsQ@wGoE|k!jVndUZtn{HMszflisg?CP6>{S%I>463PgG zsuAd^-iO1^Rx2tHyw-(;0$nRQcz>-%M`RI(fkLYqfBxF5z|@2d=m_Je+D(~1@rOnr zU#cyl=+>wd^GrK(!jRBtPb+4los8h|BJh?5nUXFpnM#ccm8?o_r*{o$7 zxN&~4aBO=m{(dbTGX*dG@orZALR@)~@ZWu-=~wISM32)sIOtQ}1@zUg8hnkG64#bo zzQ;cXWTzj}+j!jt=a+XvfdJlPw)~xyxMlD+_&~;-gA=x9vS)uwLe&?2u|R(BtsTHu zr|oecq3$6*u|R$6T6=cB9SnX-br9Il`i>BO==wCk9t&Rh`JSJUAR_lzy27%T7zKd} z*JD!(LXs=78kl{VDH8iJ@LB9Z#`V%!D>3qwKA2odl%&VOVe%GI34+Vir2SWNZYTuO zyr;^QB@2y`S-Lrrl`BieJ0-LfawN86EV&h`co4Y~?LScEf}TttLh%?yW$KgGrDc*M zYPquHT&S(fk|TP#vgB2$olEZ{^7T~m394KPw%e%k!BHjm_;SYEq^ijo$XxL@ThTFt znJeDbS2dX6&6RH_6&)rRb0ynT#txsvVXRpo;3SCUCIoaxM!ddl~3x_$|FnZdT_ zWMDWgH)o)}&^#)CzhUAnwz3)hmv2WpqWqTfkp%7s=Sq@c$jeJ6k=PgfKp2phf-~C; z8~iW+9-(H|@H`TEyaa`UxoTJ9d_i88IzgSU5V7PXWfV#5sl6po4&?e$?&t`{RW=BOKF{%Agf}pVS7ezoR6;Ts%Tc^1K_(@GQaoX48Dvz6 z6Epxjm_b98I2nC^By8t;E>r2WQz`*_tU+}pxf2kE32UTVfu+_Uwi3wc(7*|6#9FZW z8bnvZDQQW@C9G0;43=1f_DV1(L6#+~lXyU!tU-7strLhKbxJ6RtS}K~7nwC(#a?+$ z7jn|%m%T_!!K%vCGKCu}bVP-Vu5wK4aShIxMwlDMyvs@17`DitrW2}LRacK#4M7wJ z!M?|S&1l%IqAmTuEtx5ia+rY#z%Q+Gq-FcMOXQL7+Z~)6wy@Z=_u(m)j8#Y0FG8k@&>|W(^Xbsp9>uB}?A{ z3re)58$5$`0AmenIN*cJ+#pK>mW5zmI!=B^Q$cH^+(q17ChNJ@ZZNzw)WZd+|3`1p zb0gg-!zQToM+NjJ5TF(vQEY=mOBXxjzqI&r&?w7dChXp-T?Ua2Ujpxd_*UpTsBHTZ zXa;M0mklwLXT*@JV{aMpX{W=66MSu@YBTk=m&lObT>OV*1`^I>9b_F8}cO= z=F(;wGCvxWvrFm_|7AfKgNkZu{!6Q*Ap#YnO)Y*&VuJhQ>M~1ed&;oN5<6<@l1nOP z_RG{ImDJ^jwIaj|28Gnry_L~MYPXexs350K;EJ%y61z*-CUQQF)5~F%CH9xF)E4GS zu}TsCrMr@Z_YCtU;nBCuh{F zaCJE05vXkG00EH*ZFJ2G5w!A`Bp))176#XGY#O>u!Zt+6==ych-Zq8PHnD6z7LL!I zK)%lavh=no40lGhnlIywWyBnZ%4ZtZ+%wHvt^U#bdX|0dpFUOkRYffGTtZ#k zh@NM9J$hr;7PLsv>DO*A~=3ocdTX zTt1Rgim@@Jgq3w|MAqcu18AUJnlLn=UeGwl)bg@%voFTDj+W2hAnE7n907~Z9#)_c z?`f9*5HW8PF1*w!Wb~+67_6r6i88-q?%5BpEj{q-dT(~-AAOo7-FB84C~G^HkLkYm z{_}iezcNu8sbWatN8~Jh?+mHTS&IG+AC~0Pb;sgt*K>qh2g|T+rFV*e zDRrN7js{Bl?1y$MyBAFy?T_b<^W&>k;ErVfdEYX}AEvZ&={F8%sBc#4s+k!Z`p?j> zfs8R?%hW0ge{6gc5)>c5}PGTzL&6L%>KE%0EUs!Qp;iD?0tRN2EJ>R9h{^(A+9 zmv(bD5V?b@I*0fMH!Bsv-RmZX|54=HFY*7|2`>S_>D1~(>HLEO;<;g8FzR}1B}Asq zH>w;)Yy3UlduG84(lpt`ZI5+9GP4ZhLcMi$$%MvUee{L#Ef}e;Z!J5n#8uB+`!Lq| ztQSmA`YpR)b*LbW;8u?&Ock_P5kJ1SCf z_pH3RU$x&?UK~G&R~-GQvHVONL4YrbJPQIuI308_s#y1bH6kcUI)Sv9(hG4af5-{H zVZcWNI<2-&P1n1))t&3v`EGm*cFgLC`(luqeP#lG zqI#C~vgr95Zy$d+T(t&9df65zgYC!?-rux|prUVThSrcVh7$=(I16}~Q5+wPLhBO; zUe&G|6*Z}2HH!UPuE{h2pC&p24oeqaPTC_S2hbH$o#b+6c}p79%1zdh)VcS?C`I~C zR#31Jb;H-z7XXA4LIchUf`u2XS(t!_0Vd0{a&p~S=g!Toe=+L=)dO*Tta7yy>0d7K zNPKdR9Z`2mXOu8~zfI51r@t_*ED`v1p4pN`DE{lUPL)KuAPFQ)FI`cjbff|mlSo&e zWDXQqFw9lfW6rX<-8o>tAmM>biX@T298nBt0<5Nm@5J2McWt|f2&1F&3eS;w-R9;U9NZ!PJyGb;aX4pkJY|(i|93UkOK6&SR*va}xJkSN|H8UFuc zsl)Wq5_9$bPQPsNqRS0{6_b@KcBBFo*iJ4R6H)8#1I3QnD5aGIML=P6 zEO3s1B>>ASp%r30yS7jnR^Xc)h+W&({%&@DRoMcXP@at zbXI941(E2+GLXa4MH5tbZ+q7)`IT2D$J_i7e21UXI`oaJ2aor0+nRrmo@D?>1`(A6 zem!n;6Bw=Pp1LNgid-gvpZCZZrU}B2c+a}pQ^#8uReySB4qbAj>VU*zmf4rI^y|97 zQs*y}P9<#nyDU75Sn$(fP%^WwbfS2qGmd3KKEX4(5mTQ`Mv&4VEUg@U1iVh$Z>H^@ zE_eUhp(3#Bqk(;>|5c;(!~cJ}E-pG8Y-B)iS_r!XJTa|dD?_|1M7G7-W?5Ss8Ra|~m4Pi5JI9Zr z0u!aXx9e-I&}czcKee)96T`Kh#59o2gFsFO_z(h6J&Koep-T!t{vr`>QlWHerj8^K zi0$EWQ4_!&1jR%+DRpE(C91#z8*uKLBDT}IEQ_zpEG}qy6q9v+zjsW6EwPSpX+DI= z>u;kPyvvFyGAT(QdsLA6qTy#JgUWbxdNJ)|(PUdDTK_t?(JT85X7oB1#gwkzN`X=? zz&s~`(PWgD>y`$l7!Zs^X(R9iY2He=m$>F(Xj&MgVMH=4+q!&@5r%}9>L=rntI@}* z`rj8nC&rj%24P)d{!phI!Tk^?#O^PFb_fH)(Fnn$Me6v0Qir{m&~l}`sSl+dmp~=9 z8&aT%g8LYX9b-^RYAFng<1l!ISp%%11lZfa23SfEaZXw4pN29L1Nkm0k6T39mxc)47xonhU~F0!Bo+o^>k19wh5hYiNR6Xbuf!5>RGnTjK9AZ zG<`I;CRL=lz~Vxfm^#d`W6~AzatFo4I1P1%lPRc5aTwlZ;RZFn*l>n*bm+ zD*|f2OP>rZu2iQ^PD-vlgY5<@br;t-Slzrbt;m($)CLvxC~S1eGF_hrB^eB*;39nA z+-VJ!Ko=f?YVK52U0tICq{N^^Sqs1+SfJhGk!f6X0%2QCc5)XDfdt2=$s<=l!9{7H z$nj9B5jKc$?-EHO11IQ=<{e+GzY`P_YN9quXb{jpdN zWQxUh4j?h5TU(g(J@nF{mp+*~STF$I6%x96LGln;QYRCXuSy$*ysd)c4r~Ux#+H~d zwRv>5olpTS) z18)9*fA(>{4m@h1tl}wk1Zxlw0{{d7LPSJ0003`fSCwS}l@_TWW(MZ&=H|P8TU2%# zzv8w8)!m5F*Mz|QTl6^(oA-$T@0$4cz~~GC&B(x6AOMmew|*b$e`oRm?B_0bi$x`u z{$!#BHEH{aew%P4b9!y%(V!$OtPPtRLR(P#_924<{%d*<&w*LxdDb;hw(|18bHG~5 z%fs9p!Sc&E$q}NKmS>D0E3HY{4Bcy!{*~Mn06@e5Xl5X@GY{|Y?{>C({M~o=+q=DP zcHQmTz1yzcv6fr2nQl+N(*CqsO#vbi5sTjlBETTqPz=sr8X;sX!C;C&#}D|>AV5EW zK!67jGX1&b9Q04g&Y)CN>`~fT=B%T4QqL-9X(}qIy0b0|pO(-$>1SFrN*ZlyH5D#Z zmWB_ZL)skuZth|&e%j)Ht8=FzOj|wItCkf-1ynY{Zf)v(?;MC?Rxwz#LA!{o!`6lk zsH`7xyW~$nXV7V>>Z!Rq8FR{qlrWd+;QTfFh!JagX;p0NvHeAKg*slL<8O5QLOvn! z+BBLJwRrT_w?ef_&}{}qZQ_OGNJlM%p+1qQLt!+vt5#!cB#jk$LJe@$qM3kvr%3lq z--olOf_qh=ZdJ8w9X%t9(nnDf>68+e8`Uk(N!f-_KwgC3VV1rNN=WvDg=+u4q?FSa z(ehAiTi?8YRmbx4=h%L3I5Ia)4FtqsR&EYP3DMT@PaRnuDYf<;%D zBS>;llO!@L7>Gj(3JXiNL$V7Y-M8k)fj^YlaLJ8;d4*on zyzR^e^D4=v(oOGXTI^fMLPe!6$!h76aPIRumZs&OG-o4rK=+%F zQ>HGn_vn}%cJ|E6ESEZk6lyYatj#T&s4U==S>@Hm3S1E?LlD&<5(m1=&2+zvrwnh5 z#m@fyO7I5KEt#eIZ94AfGR>dGYtVE00B|}5kZfP?E3ve%n=gdDW2d4^@aWY=hfW$@ z2`P$@Wp-`qCf-v&l-VoEkpP)a8-SCU0Sk!|F)}~_sxn?Fh}(>fh9!TzW5!PRj+w@@ zBpKlr_ETaCyTPP2%+Of1$^_eV&u^eNfl)|0vr}t0E0ooy+0JbUWij~bpCy>nD9pjX z!`hXC%pQijPN`j*HplTd`Ir<2c1rzqsUKgNWkX4(5SZx{5SZ(^!YBmGGE8H-;8rMt zDbr;o$0E{FdT9>b(dpr_jyYO%ZW`E=p2jaKV>?y;h2i<5p?P6!hs@+=^UB+%Z!^!^ z-OSB>q$MH^nVrnRl@V&warz#dWRrc*_T%Jh(sa%AvMfS#nSHG8DyDV zm&`&vHJ!N%RGCTFfUOb$tZcF&EXtxP3ELwRu~r@wi#hBhblRAj zDUqDnNP5jaS*OIs)E_Gn)-`=9`Ea7Q^?__Q++wq1YS_;W~b0_SE{Q_ zxkpMQwe)=dV#^!|s1s6>9oA+;B7Akb$O7q7`r}&W*O*1O&zwo2t*RZ`WtcP#Yc|@d z0DeBN%Z|6PxeLZmiv4xyX7uLzNS-AjKB6x%+3FOeXi^eEw8)n= z$HOuz#wC%`c;llQngmQ^46~W>qZT0!IdXAn z#nnYqN|S9rkvV9k^eH-UK_66caUPTkx#?_DJ{Xbd^I;c7L;&zT$yN7*!P=XHQ{)yJ zf`NXfNupDtY^Z?GXIHFQLt9fXNl)Wd{E=r&OGAK9)xp_O|D2pb`J?_cp0VT!rdR

YQ^K2Ht$bY(pPR6N4$%b(?Fg?_qf)3W z0iL;fXcJ0evCh{Rjz-nrY%y(F_*IbPhN$g=aUr}-Z0}y1oLMgb*vr|}L0jnF)bghK zRXgvN?H+m`{L)!H4wxdA^IkH6uP$tp)RY{_SB=3xuF!A-S0si(M#uBaVMb8pCS^ww1n2fs-g z#FS*J0GyqANj%wx$)Xs66BN&TioSi#?xTLbseqwQ|2{cC}_ zi@li-1gcBI5)44*6-^BuqKCK~)SfLjy5Hs=AgNrvIyM_y>`9pykgg(Xo^6^gL4TQ3 z^qy)jHx_HG6n|YQ0De`ewp+}qeeY+^E9*VAr+aL`j&D&Oof7UfqTbC9g{aGF^}JED z_gmE8yzB(yVNd;)2_OMdDXZ01I$jlLW2RuzWLMCh!y2_vOAQ;-cI`l46VwTJ!A{t@ z2~Lpwj0s7?(&3H30TuyvQAKNQB`wCURD4;$wV*&YA7_arYHPOHwL!I1bP$_(5U|*R z6v?ycl;RqBHt+tQ%26Fut0~6$*+LL zO2!gUlrCa@Ib)|pElVYRki7Y3$YVtBhuIVeYsiGMy3Bjkyql|ui zQAt#SS4o)CNQU;)2eBNAP#C8WsAuwe+wTy;#W}(Ef#-Ab8v4VUXRwR!^71LMx507) zV78o-&RgAE7U_YkiX#$`2h1?fbo zj+$_I)Fu*aF@zX{a5xgk&o{wp$vA-j13|!|pWtZPZZISVVMw6_HOT^l#nW&S+uej* z6$!bbgV!N?3cX5Tg}{RT4#c(8xw`?IP6RwplP!gfPVaf&b~z>J&2@mEj-S zkN{c-Hnv#F+bk$)qOWLArc#i!9NN38$?1qSPX=#{33jLAJohaws|rn3|N3Hb`aw)C zV5cSJO^qaK_}DGuStR-N)MfORq1?zwDH7gVNWI9gSX^MS7Z1ylXh!Kjn}rvzVU z03#-3m0d3Nq=u z3A-mqS1L!1dfKD+)=&CtetmGuPA)N_f625Y&HX9eq@Y|(#UIA(Y;eIsU6teLK$fvVOr^Xr~8IK5= zdbVupE7hN-10foZgPc6^erB=bWUv$*X6)c3#l8;c?65y-<88oAcv|4hyewR7_XW(1 zZ-RzA_{0v_72=@I06S}LmE?J^vQ(*-iL zjqOG~?1DpI{_gXA4uc4aa2QS~S@p)f_j>Ja??)FOnl(bbi(6lC=XXV|&S7Hd{%$zj za&|1@(%#;$n`rjSduMdZ1lZbc8#-T6SJiH_FjF6N{zdL;-kL{&35GlZRoL(5jsL{6 zh42NV=*ZuEIe8cK*B#tn>g)K>(A-B85|aF{^f0xxoV9P>sW+mq9%fgox1<$Cw5hn6 zkX&kWHNAcBEu4`yvh!GkS&XuMX;zW+xaCZ1`EH3XE9pdmBuatkf7d4U@W$F{Ul)d# zug<-(zRK~Px^p@zmye{Q>O(Z7J#~Htjh40y;%bx+Jt{kool&GiuISHS?(O4`UWUSy zHrJDSa6{7->So|YQ4yO>ebock|Fm=8wpC?~)z0^ZML*j@|wxo{#_-Zc4Xs>RuxOh9ZzV!u&ue{m|#7#-*J*{HqdPY;OU6GnYQ>ZbDl454_;MzFMmdY#3g@`Y3-#AbMC$S4&43j6Zo`Hijv3ObsDakv2#Ck+Tl8@=ih2RZ^~$E4$3K{y* z`=aOlo3_-Z#qg3o{e#xsG_v~VI0cJ}K{V1>gRU3!4{P89fP@$mF(28n=5E<}xm~tj zwUK}(K)3`o)fL0H;4OuV4EL6|Eh}#;KYPmDhI4o)jRfznTVv+35{w&G@tk&z67K@{ zf5*K+qvCE25&r>+;L`mL>F2ncerdY|V0k*5i>J%oI9gwSEnnQ(Lnic?zlw{^*&2Gv zHmz&r+hp5O4;~CXem_}|#fBPp_fHC%ejCf0g3R!u$jw}CW|==}!L*IPb++b2o~9MB zXXj_kf%ST?_%lcSj3nQePAr=YAP5%t*899b2oe;Dmg#i0aHDJD6trM?vbL_W9urDa zt%ht}8C;o85m`fO#wFw&!810WibfGZoiaT%s%Zj07wUfF6QV~gWDS8bJ->w0Pd3u@ zt!aB}@|)Z0SBDQ*ep9|<5Jyd??Jkl$Rsp%*0}mJ;yNo-(zxRC%Cb8`Emh8L^c-7y^tQf@A zcjIM<%-CaKQy|0Eav_~&+=9g1eU zk5?J5gkKf`bsKNKT~F9>f7VNs?OG~7H5eAVFPgnBZEU~F>zO9@4MR0>P1-#T6eszF zc@=a#`^vl0fWsJspLb`-bx+>fBXFQoZ&F_<*mvgQ08}! zyr%#7oKMZC(^5dbH~Z{RvlDLiSC5`EI=rCH`O2sl_%(}ibmBPs?4UVlx9;+J^D61! z>!0RacD~I^zKt?!-_nHnP2rfzX(sX{3 zSYQlxe-|b&)_Byj?YS-&KVa?%dGj4c8OQ(Z&f+P1j_=mq!_sG~{m0s->ANENG@UEM zZL-aIjC>!`ek&{+{{kX`kNkU@?x6T*u|sm#2zrCRU4xMM#G#CQr%Y>26Z`hf>3tPH zIHvkD^D8VKFFA`!qTUAiokE;6zbS_aq|}OnJB7^zD^-K0aO8L1A=VpNJATc5$k#{S z8dnW_-FeG?S_^V%x_XRQejl}TJh|h7 z|5Klz##=hV$$q}I4eQx?HF!8O^%jf^g--)s7uz=P&`yS(MmwpzE;|c~*UI3ektt`n zyo?Jz?m$Uz{;KH~3j{;QTDY&LyaSvadXo}DH0*H$gW{iSB48n6_G_+0H!gDc+I=q=1^{mt_&)#A2G=^ zr;ssd?3_{)>AfD5S1KN7A}DqxaBMd{Md|GHbCI0sDS+eGV=wTrX%*Gl@6!^NG@XP~ zIk8^3*fw{HC?$)RNbStOam&v4W9oEN;|9c-K^jkG1@a~lB$CT?2`Q9BWl=$fjw6>F z+8C}_+pCYCaflV?E?={_eUQCcFY9U zyh_CEj6UVAh<&gFbs|ph{a{#+P_bB@x`1aBueHRHPjF|%z>z3NfFn$fu%?{s|FCGo zLy}7T;w347N!)CA=73uyN*Ky?F0@_|oQxw&M3r=k_TKWjWiZfmh&}G`cYz@>Y8+E0 zd$P#DaaSBED5^|X<^Of1#mmHNKskB|N5})eq_*pZcz^nf*e6L@l_um9rE+LGeLecs ziP=%($hwjSy@3_NyG!jqADR$xe%FOHt5@fJL={Y@ z%FiDr#I|}*V$gh92)mj7SHJ!=K!npNlQQSn-IV^$9sWP%>-t|2er;Mp@Dz06b6*FBS1vV>GQMq>9vZiNC-{Ti*?$&lcF^jq& z2NzQ^bhorN*lH)169zCWOA&+#Do>e0V~7xKlc=^!lb8WmjwO{Qm0@PV_0o>!o9j=F zgyQR8_`|7}Bbh|*j=n$16T^$-zEK(1XNego zF2Xy8<;(v4%vf(s5~vGT6J+a6LY7}5`pRzGar6tgQEr$0#nC2wXYLN9Eq?s z5&;{%VZC%-0N$%dX+`&E%huy#)`DKb{A4*e1@?psb2hVWgY;@`iRe~Jik z9ru9B*pvjhw2ORgJeP3ImWcvT#*T755Gss`On{LLsjvw2h^~jQxNwe1T$URzxyJ&P zs3Xv&Xi|Erj&5q?PMXQ;BHYywfmljtAcc^wARA2=6s4q98?2^bY+bLzgH1Qd!+P(eFIygP-Ax*`B?S4K!@aR~ktF4VfNNlfgN0_G#ZVw`?Y ziP9!EY!tAIEJ19$C8E*e0iw7w>#m)f`eeeJ{(tBjC1Cd96S-LmmE9iDXX#K0Z>Qps zr3zhl=Q+D2F5D!$NXBnM`3>1{8zT|~sEiXv3D71_!eONzeJJ9GQ;q@f6(DUrC_ zQF1_x-76GQ7Z%;0bKNcW#@|0?Ah7S0I&W^TvzsdVlRw0ld4ocL-6_j{S0sA7&A|e+l(CTMU75{-cKY_X^~Y$2+I$L4 zG#Cip5HwwFt{0m3y9o>B}>r-m31H8Irq2P>ON`-IqZstb0-bwo)$uRnsLJW_JVce1cfP1Kdns#&;Xw zK%WELD02hcfpY7)wuMz$*k&L}EdX@^1OiQ3z-1;N(KOEwo*VJ&V;cQ$VcaKy|J zaKy?HILdJp9Mw4rjxrnt(1u00k2|bFL;>lF0;em3Q@5LDAA>5csGr#B0PirLFo&6Z zP9ew;l7PhmPyePMof7A| zMexvcsAIqfMXEG<@)!<*El5U`N3GnHBqy|rkWX;Km`$z>?y#dx@|&5^gq}Fuz`UoP zY&RiUnNHtd)Z2C|HvMv|^{l#eY&Yi1B^-1Lb=p23O_N($k*ie`V{ljCqrf|?Q$qsB z3W%ub!4C9Z!fA?#)b%9ZZ&%f@h=T3Pfb`(2;0Yj9{oW`CE;b!OoidHWVcJf6DAccz zQAY5+p`xK)zv@w7u2gWE7l8ve3azkc+tLUTLcoiVl&YZw@JrkK^R|cC`jo z_J2hz^V+;N+}_B|R+_lI<|4EAuO@i8TWy z?EmxN5=j&SpXs8Sg$j9k?V?nd8m~h5U5OAj1%&!`)n>6qF|K`Iw`pEs-E@fXo30Ay z>P2fPD0ZwvGj?qP8PgdSOH`UF2~EJJ1KG44kr0$tj2fA!3LSTDir)!?e{oM-A3FO= zZuW(QWI93xZ@MaQ)0HGj=}I7u(-oq8T?wQ%n6|dB!kbPJftpt&flRIp0Glh5oTe*8 zRJfo}LWya*CBo@Sg|AB_WYiSyPHgKvT%Ki{3LwK;ho-#>VhgfGrv$4^;X*PvlyND9 z4r_ej5YP-MnXXAVP@i{4YWZnFoifgog$xUK1ru-|NWK_p*hwsO} zf85?BJ_(3JO{bZPG|OAg!AYuk*wE4me6R`RqR~tbDg+ zFgKH>Cvb<4=cu|Pk&veVY-ljW2~#v(OyO=$S__dO7qvlQta6AzpaK*bs&<8`5{6M- zJM|l`e%Yq+w=`~un=9*L=*&)3=>w-op=V6>cV*m|Hz8IL5HZdZrom2`>6osNewp6& z26K|Xq2Rwz$5Ax@8?QMibXeZym&S@i+LAgN97?_Ho|wsvN;SuHB_f7)t;~P~v@1$3 zNWi)hBKlns>7hz)(i;-2S0tgN%E&$LfQ9^9RbOAb9?Ffm<%EJv$qnw5&%5t7@>EkE z=^xtYU^;b6g}h`s;3!+d_d6EIX-EVnl*%*j(is0A$T}>IcQ#=2DojxU{;y?8u(#SW z@-bDmeg}Zc?Xn@p39(>qZo#1GUOYEEn-BP8|1W*R;&+G4L=ALGP{(!!>q>cg;hU1Y zRsB-}?YIv>;Qb3|2U9B-p-J0);Kan62vi8uRT|oMl|^I~EJ{O~%Vu<0$@jT>d%y~s zrPF*%Yy=EX;O|@zHY=>Ml!aMTDu7$4BuKbn%K9iGbJ-i4=zbzO_$WH!ls5T?7hh-7*E2WO1OxGbP7V;B}ChF z*dpF5IE{C*z^M#lqzHvT+eKSVRuwS#0cx&B|@o!9y|fFSFxSoU}&MA;P)f8TIF z60il~^&)t4*oqNf3N8raZ4p3)!`_l$5R8o|Sf+bfBs#*Cmw44cD0wnCft}M5xGO|l zLA+fdm^V;C$*x61>`KeN_f>s$e?JhPDUp8N0LvS%gebZa!fUUv^m&m?pIy(dLx`p; z%Qjc0e2pPOG+j{Qny!aT)OeJ1B^)W51q2yfOIZG6_t|thDUlJ`qn_2h6$+D1o0kN6 z6o4}CiRr@g?s4o{KRq|maLhi#7~@RkNP;^hT_VY1E>?PmRpKVJe+rc;(Th@3^iwQa zcKoFZ6eLrG-=@Mzu1I{F5H9J;MYsHPl}T>n2a*us8?Q%oP#@v0GHsPqrYrGaW%tGu zf=HBUlEg{iFp|xZizp-F<&_UK_pT%i@iV7@ zflRK1K$|OKIHqvY0K*Uv0{{g8LPJC~003`gKb2zvO&V4MZU*M=#kS zbDvLIOOqSWt`^-2;ACwqbh$lXfu)i*?STU%OMCmIjXkI)W2|8!WISGIaloO<%TNLG5V6x}ZQ7_P3$}04I=0G{>>`^q6$|W1R2Q;9$kjx^ zYMZUuvrQ3;Rc7uA*l%V*n2I#j%$;fIY^W|K zJ*t~dBD}iaFPd)viQ`vno@RK<+I3mS)u+`YZ9IRMdk2z!&fx1JvEQGeqM*~Ei^M%e zJwKwY)}KXC>(eJEJ9LW**)=;$TH|9sXGfQtr?zIQ-pzyd+*flJ)OwdT>3PM zXLhEl*Mxf~wdTX!sTaR)@zqgH-Sb_emv9umZ);{#V!~y;w82X`E~~LLv2v{3?ez7( z{ZuyiN@s1+7p3%HZ@-Pj*r=pOD{0v+X;1?t6lf>7GsP*m*REh(a?4se_o{8J7pxZR4m48Y5U&;uTdV9jo8?MMRU$w$ zxb6lRaeKsrfML|`PP|@0DL}OuHX9#%RUko5z!f7wz80XP@u~MXC8DL&DKCRf?fmy% zjVc;T-1A?0DeggS&?W-HSEgngcGnE4#f(LUaTNxERp=YjGeZrMJBz4AprM`ikm$&v z0!;{n-p;0A6pcxl;(-KZIr3)u9_H^(5UcJQ^ z-HUQkB_MC#&`?4scBZ%##?)P?c#8(1zK{W%2lg*_60K=>9!v+%SY7%gaO*1I^XAZR?)+lJHHC_d z2Aa!X8*IgW3>8i9fcD=|Lx%c1X9_;C`+acWOBA!RaRd)AwS1g_vI1eRSo#ZW4`R%J z;+Nnz#v(z1naY`+ZyQTPGD+kXGoY={tV4yFD7ynq6D7_F7NPCtadzbFFXm;hwG!1- z(o@#_;*wkM?d-gehzPwD1iu3R=p`LpJaV@yLf(J;#APNPc;C1C-W&Y{DP}g~f#u&o zn)oIW>>pdwFbLoVPhTR-RW`_Zl6dTaJQ#Gis= z@f6N6(YA;J!?pk{7w8Q5E#mRM0sfCTyl>2ZFIRy@0b}PFMosn^qN-xhKvNB(5HDkW&P;#kqU>jw!AAS)7fXoR%JML$3-1~aVC^(bhT!bd zqB5+>LniIyuKS#Q*$4QI{SPXxe^P!!$?X1w&7(};nLKF|89njHD}FJ%v_*=QN5U!% zjt^o!YCOYY#njvFA4aXmvFtGbCDX%Ik!p$t9H-pFz`L%az}D@hCwMsEf^zF0oQLW9 zhq#&mE(P!j?2HWGIy!6R{m=Xl>f*h%H;eQAk?+*bfUJgRu^9A2DzO4b1-~{4Em> zY=P@Dmhi}v7^pMb$qdNr_JV~vD}jJDmzcV9201^flc(;E#fl>$ zt9j^XqhPk-eKvAE)vm^UWG~vs ztKz1J9TaG!8Y$_vomgpG>qI=pQnrE5UCiM}l_sVN2+&DE>5@Wu?JJ8@I;*7szRuGy z1xE*}5`9(+7zLyr6ZcCtg7ITi-frGFx5zzB7J|u7*uF}^<{Lt{8yqL<7WnCOt4 z5zP7f<8a|AsT;6|Sxp!j;aijx9*2Ec zSk_Xw3Bby`av8lKSy5A&wvDwHjnbof80>V_)rtnf6X8(L%ddSn#%QX{8dH9b z>R?K3v6T45v7B*C8Dtfsa?gik@GU3SITta7Y2A7rcc%CXT4)G98M&6>%{h(fE75ns zwncI7Rtf+U;)O}rlJ?$**i+2zK)*dW#%HX3n|YM8?cgV!i|KihywGP#k^W7=>TAe$0o|^zgco!udEkq$IRYnp1B{% z2B`EZtkoorxAxtug0w9Cz-z*rHiB%8*D!L);-QKM8i;c{%e%bgL$t&nTKzvK>Yw6$ z-dj^zufHUFml^Udl|(%b)XFS@8ddTALyCeCe1T6rL+FLVeks@S(1H7}TPzs+9)>Be z4XbY5cx;amiAK{qRC6yvvt6 z9(3b3)+;VUQJt!tqH@-qnwLz#;(;8Hz5AWWi~XA95t&hsUTh+{%IA7{P6U-D@}$gn z@1ZQK7Ws7>_s*^Pma=1O!iX1KBo%G$#{8%eN9bIH`1l|>_)onqqH`tc3IMonj1?2BR%ca z0cYQ18ze`i>`qaK&86EdHHjP=YAuu{-@NN6tb{Zx(g&pcVQccC?~zSecI}9JZQ@I> ztA4#(rx!VE+ES+p_;oF#4nI|vI7fpAZwl;vbH&u9)a$PwE_c;U7qlo!`R8BTmDoJp z>9}PpSF@Xd7g$7Hn)Rn2IRDM)#CYnp zd9()`?YDnkFYbIUVQLFje8bZMr}zx8%MvVL)p<| zvyDx$-DpXtx_alomAswv^j_7`;HA^EntE7YO}2=OI#ua{N>x4V%|i6DP@(w&+nt+g6^yFO$MWD5F^@JGD8h;RQU{!3o}wr+ccFZ@c7 zJCtg;W*${Ro9F#_)+0-IY1k6k#~^b?HsP|bKgs&Jy$1MCT+m%9cp|-KBwE}>PC2U? zKuKgi=%xySzTvG_QpH#B&!BRzaRR1pE+T)!ix00 zTj$#T2{>{uX14fG%`1{#(0`>r^L@X6aS!s-5RF}b|5U(N{Xg*2SdPH{zx9}P+)H>o z37w9LPwPAJK}py)G;HnTt%KS9K|cF$FHQhe6L3-$2Ob%-%bk5XkR_~`hlxv%dO0ej zaP^Hk%;@F){^ZkpdJg9t?LjuGDkHvOw8tMKt&t55U;1}mS}Gs;3;u)|3z%pdeX^N< znnN{#-O|YHP-*m=Ii{6}pK8WCWC-E$^c}5%6}EBd=e^TlX?Rb)H*PC3VpX?7+oL0n zr1ZjLhxn`HI?D3D@0?{+ zf-q7*t1D>h$mR<@_q%199scy(gWmmH_hxFHwJMX4?ez@b2%MH?DrTuWRrOR?NnTahn`7XD+tRJ*~nX@m6UuWbSN>dZ%(n0N@V zmLSTBT(5drH!ZTc?b~(o8$bWeN;ywt0<;0zKd(Dh1&SJUHa z)-~s8DXHlrsp2z=w42=rts06a2lpTAtad!7fB5z!E05YUkpi0L%k;p*mQ7WA19b5_ zLpBV1DtzWv8IpnpnsE@82huYOa2`2po61j;aI?_HqQFO5UK=GEE2P`O!?f2Gwj)F{ z$Drh}ZBG|SNxGNCsIjHJT;!EUn}KHoZ7y^7K$M&OVBxeKQJ>1JF=3ZxU;0?(i>k^R zUoHnK%pgB=%Q5Qv$j|vqB#vcScRNAU;}S_Nuu)+32Uf~nEU&TdIQiNsP@^}R?eLmy zFLwwA0~iI|Ck4i@WXJz@CvFj&vZ!+92;nv*>I}( z!GhQ6t&Orl4(pCQ$e-XsVC2B%!76=kK#cKw+xRUM)m5ZN@#+jbs#cq>k4ui` zvs`l64BTEhXZ!&7n?>CRdRYK`-E4=zB!Rp?eG()yQgU1%NCld-2@4RsZwiM6Z*wkF zYKM6GePz%&fhPkQA`PPL%_%utDgxJ{N-wAB>~JG|jZ;;(^5={m{{7sOtbwfqV;wiS zoIHrpS|$%|C87XcEALf#8L_ z2Jnd<1A~d6kjAt&Ss;6#eu{!1Q z`z9>$rSzBkssR;bByU%Qyx^?7M$3sVn?g@W!7Eo5;V$S{iJW6bhUHS?2sZ95s{@cB zV`nWzPu_t1T!nGc^T;f3)m5B%73!$|;vaM`{1-p0;jWmk=QQ>@mD6jfIqW*qo2U9V zJ)`T(svGC{g$sXH@!&u5Ch(xkS)&5>Y24V0y0B;T;m|8D*b$sXR=-Us+Phu|&lz~IvUrX?FFun`CkLJ*ueYxp@kl1A z6a!Z}g-*ZA)=w>>T5X<0e_n*kQVi+6@X3E2f1QhOE8$G(f1D&yGMBjQhveoejV2uU z5L~4*3?|;L41q8}m?+f8H-b5dhCk&jG6*+(!fw)l*w~=TSu*t3 zvAmLH*IH!$?gb%eQ2DyQS9V@;#lrIN-LD^0(`)MbRa$~1#yS7#Gsk(ulMc1(dz>E) ztcI7T5=Z4!HUg=Ty(@(PDIu$zm1;!(?h7Gk(1?f6C;kvq)i*!QIc4Rn1lg=I{Zwih zr;1Gk>21(HR^83S{aEf49zcSzDjN6XC%L-*@!z z4rT1*!r4YAw}kDo)7!ZZm+@tppG75BAqUE+k@dZE>9c@sDh8Wdal!>@ddB?~Ce>eR z(5EL*;yz+3(`q!-L56>h|E$xD}YPd2KQ%SO_&r(#kuRn^6v z@|?kqt(gl|>B(in8mT2aEO@k;M9%%=cwzV;I_{q=)hc{qN9cHcpLSCeF0#k&RYXvB ztN&c{o{4f-3q-l8|D8uu05AFzy|HvMDws%y17a7uSE5Z5ei4QXCfHY;sGFy=!>tM1 zUC{cfsUg?Ktrs%H>a1P+^%g3gN!&WO{9xzY=Sp6Sa%<5z)D&1%*uN}}u@7*tv&H6V z(8^2W2h>!jdW8jQ`NbZju0!N5frX$6%fZ43T$yokC8Vu)_waI@iHC;hwqZ4+$)`G(e}7HNA_ZI(-hQ62xcN|mu|1Cx*E;>_F049;M@eY|^{l2yx5?$tV!d$maA zUPKfqe$R)z&yiuj z0t^*)BALV^6#fwMJ}_k~u-LD%9nWPh@)mr#xl$D8peR65ITl--2s!62K2cCbCPWL5 zKSG5tWnkT759t{jO_`s0qT$exTnn-V`#>msyXe{7t&$9paAGFnhW8%Z!gi<>P^rG2 z;8exFapO$NkulaPebg;X{-Mc>DKfV&HL~ZrNtwh!6#fwMJ~3rrEn$z8M_+D~qt3xl zw`TLe2$|v}PMAhH0CBUrdn6f<*&vF3nTRDzW0XZ_y6nE?RC87%EyD{8G|0{gsAs4+ zQB)J6&L&VgLjaAYOcQlw&#gnlL|-;r1(pgAG#g7N(Hm(R`1PYBM~g3C_CJ<<`r}gX zUz}|dKngT_BJxMOWBln70PxtY!@K9{pYImR=dis8$b}9-0#yK_z}{Wo3@d(!4xv8; zrcKLTw>DW48K}&8!68%u7seHM5Mazim#g;GPhsZPti3-T)t(92Z+TzgtVs5_OMYLe zGX#bT+Y692sLKL~Ei6i7!mMQ?Gz4z5wc1LbyBPsy&-;doHp{<$i)a2>ys25d@SzFj-7b}^r4NAk*s&bVyEbS+f&uc3w@ucQ@)~H zLSSVF3{dk5XjQbb!nEv*&~9SQ*77Rp?}A`&NNBT)sg0`Ht+;M{U#y3aYiC86Y*v>N zz_y7AIS8ffMhR%KeyTLH+ugeIL~BQIvn}^6v7K^1Mpa1$VdSt=T9m1A)HHy?Hj^df zBKfdYKNiG;D@kzeg3@g63R>6>)T8~DU#G6R@)0-jRKwWS8l{e97q&%-$ycVJX&@)X z2~b+Es=|C3RTFp`NEbUgU)+(t-wS0=)=xiI*i?Ek`@>>U@L;$UTBptj2&V$4lE7Ag z0&N;5-D1XI83b%_zYIYF((x`s$ZyGyp+>!9c?q%#Lmki|MDuct7|f}R@5?Z0f>~BJ zO#ueuEC&z19C_!s=yrq$Zw|VxV8)1@5OF{dP*H)sjIaJEmg2I8P1Q(VjZ#Ez?Rh!G zZtK@hCuZMs`FT|>3GBwf+Wk8w^GFVxIVQZKL|B7OB}R6Q(_0Bfcvv|V-H>&bg5=m zKUy(9x@l{Ol_=0Kv$kE8r$vqPT3_Ho{e0w<2r_t-$I-fG;*@3zlYeK0^?<0-4}pUv_*I zAcdd_au}uqaH3dBR7DN4x2_1x*08HXp2ySW+Mqnt2!8!=n1f=v!NW`<0V!@(wn#9k ztC7f;7n#{%SB0*+{QcVmEo=`w}EzQ&|ns1vWu5;rzs9Pq6T4iG?P1+;>X@E=wkXBya} z#o%8!`DDGaAl4YK%w@1ZMa!Z}4R`66)}~b`oES+j;#mp!paV zGgqb&*cFDbWx}kq&1l$fZQ zN@>hv=hpD-Mcj73ui(q7a@m`w zA2xs*npEMqOWE2cVGJ1(i?qcyQK9F0`lmFHqaz!mPtVd#Nnc|a%W&x^MfjOA71_2U z8ciV(VYq8!nz?MEd{-918ccN+a#cOPi=pcKRE{Qv*WnUiOo1Q86qV2=Y~T{q1-xEv z65uLj7~^7>53zA=$n&gH?LY;6s7I4vc+Ti2P^#c8tN@z5SvdRTJ%X8%bdLb;v zT_VTa8PbhOkKw2^I0$Dh{4Sw{qfl+jS5^_WNx4)AeV5pY19!J18*PH2XVAgI;OsNk znuH?0WX<@O0{H}ZNFrh)fN-Eqq4{BX_$xMqtG;7Ut5Sg!@9NTw`%&_Nq*P6^&!=N4 zoUEoBJkz+14TyoSfb+1bY=NtvWn3CiA~sfOwi~FBs zj6R00vAQq>&M2c*gfAozQBhx`v(rl+_ccry0^d{;(Z$mD$#JGw)h5Q!25*yk433+U z5!@)Ngf}e6mwqlo7^Tto3O#xb187c~6 z$|+d9s_%f7MpoafWgQ|Goco|xGx%9jPb(NRDdxJH6{>O2C8Jn6~c%%jRv7% z;$8P!8o4vAi{nTZsQa96GiI%C6lR5iaYcr~0$>*54NBO?z^kI2D!YcbEDaF4m$fwW z)0yMI_9n3l?WI|;ncVcC5m9h6&|UCxj$keIq3SO=%L!$mhhA0gbwCU8yQR?;hUA~& zj>&U9MgKybcVoVWj@5|9nQa{ZR9iF5>ybS+2oP9rmea3V0i|f8cLhrU{W}@43n_@} z({GAiywpt<#m1RbE3S=Kqti~V5~?h;&5fE(lyr$Uzz2dqRXJ}$%x&x^Ij;}^OVa+3vSc=R*m)W5HR zp{K$n-ci>Vrx;IJ8M1K71`EqEI3To_3q0>4OkdVN&G8I*`(113s~6#=Fb}~QzY9%+ z2~d~HHt(%XR1~>}o$^7Wb8)*_gx%`lVIS5Vw_AU7(6vpU2?N8Qf?IhFTzF%Dm=MBF zWoEumLNIJBKm-@t<#LSO^(5xxNy0&=3wJXaBpZ4@mbmb(swKD~#6F%bK?H72^C*n5YDhE|x4OfGZ9^08JHHI-!@{fE0(Tyy?- zNaudlhB*VNg^snvJ#nz&efxx(z=`V-Qe|#)%Ixq;hW^sHp*Fy~+B9)>I^9+>P#s#>SL92J8LdyCPGm&z?rC-V3yuPIjw(vzH%*kgO*4@Bmbd* z_D>p5f$oJXjq40bbpHhUH(4!gy>bxg|A-_Us!B6fIDxCnM7mWvloVZ~&gTcLhWth^ zXZ2V!pQ7Z>KeXw>mX4LS9$`M#zYSO}W?zqGC9}=T8Ps3RdS}-$Y<3L=wlf{+pH(lm z1|)_S=V;h!id*V{EW6at76zR4fxxi~PqA$uxz7ofOd!u+Yo#|yBQin+U4bSkms60P z5n<`d-)mm2X{-;ZVo5Y_d%4|1-XMQ`!uEkz;*>o zEH8k_Fi`jO+?~C|sLfl>)z{a*pe#fBF4Jq2$a{A%`;~|T4KXE?B+^l-_SJQCNlgWa z0+DynoSNJhUDf~px8G&aKQGX2wnYQjCA#Dd8H@t#FeL#B;1p=RMcJsS#$jg-$D*pW zyyH1h0sefiD0IOoS^zrGSm-D~g&+{mOocye)@gIxcMW|tC*5DJ!4T~7bO2>_2A&w; z&{p4Y>Ni4UfqH@|X(j+hfh<=2QkrfrA2fm$3Q*SFPegh%quI|U-XQYOP`M~NQ&5FU zd&3UV=|kB4JTad#Jrpn~&||rUI;d)8C+yG66fE)+@6neK>;)R{7G7&SexXyUdY(#8 zo&t~zG<-G^{hd0Wo=(UhX`W|aHSGxp<@_z`!e3POREZII*)@$vJde^Z{!GBg3h zn4l?JW`!*}W1)>AJlAo&eRKXF#>*nGxtv>p)U|3}aTU>A@M4`+=)pg;OS|EuN{5Me)Mw z3@I)`ou!|QMJ(ziJ~LCbs7X*U0LjYr6BMfa0}GKj!sR01YFlQiEh_j=epTXB@GJN0 zR;uy(HpdvE6>k?nURkq9^Sn3Qf6Ov~jAoWbX?IVbUI=%bCo+C9BdUWW5R+-V= z?A*jA-6m^O{zJM$x<$V94A!0fW-z8qMfUTCkpFpw)B%#*9npJTEAgHVqU5Ci}O05e2JBme+kWG~hmfkbT! zD3780e%;+AZ7?=O8`#hc=h`l*nLUCG-GP;6h1g)~=KcFT{sR~pBBL1qFoOechW600 z2LYd(*{#t?O)S>EN(%h^w5wXoK95W3_C$jkvKz;)dkk2l&d!ZM=#V{ifCqsL-Q|p_ zU>nGluMUF^R9HF60Uf|IR#e9bY=NwiBEp-DkTI)Mfw9)J#AY=B5IF#unYg340^WDs z?bogCe(ko~b+UDCOIy2=bsf1#k#pVn;%b`&AaRm{gn<|gG!rZe1c)>QAdKGuUIj1^ z;^H|A5HG@jNc~^Cu5;^1e+30BuC$R#ProirQMb$___ML;O>9b&yp(l}&9v zT@GG|P;87)AJ$gd-IuD0V-ni3x$~+cn{8>`RPAld({wik13yN?SI|VV+9&MoW?ue? z4>jSM2RpM*O{kjF&Sukq89?#WgP?$a4pxqMpG0dQP$setuY?qLM0c0>;dKuZkOIZ; z4HJzAHUubaM8TCf+5(#=}g6eEFG@b51uVq~@3`Nrm0w6nxeVEg--3LTOIK@Xh zfns%&yv@G3(|D4dJMCPEBs-O~oLy2L>qjbxh^+2c@@obGYf1*pWK2g!P_#T=Ik{$H z{>7sG^IT(G!8YHMR|U&?3q%8DL}m3Rq&tTT?dqrZ*Q%j#Yu$?#*mG}f#Vzm)4M2FY zFdY&4*bRVWU}vYmY-h=OzPt>&8k9aZe>}|=#C>%7DAA0Mk>{&dJC{)?Z!!nIQ_p6e zWDR1E-XEo!Q86-n_2;Yps+WI69s)%-51wjqU?Qa0BVuWKXe_Z!h@b$P55^2lgz7<1 zFt7(i)A`VtnS|3G)WxHF06+~7O{ig^i8bsrA%{IC7O;m2;OwCyIDBXrCx<4z#LkK< zm|W~$wOCk#T$cNM%g-xw4hM!^HZ3R$EpPt%<}!zi%6{ls7OAl!qDWMB6^6gpqs2?= zO24c9Ddl>5Id5|vtj=_6o|X%^wyCZ4NXUD3gP zLFBJ%qMa)$x_Q@#qj(~Xh%c7-AC-AW8?A25nJT$6g6hpPkNUKWK{sa=XRh_taj4MN zc5@YLMN)k0k$ zRls1UpZa99DpoQf@f#7{9znnKwC$`h+Dd`3JckkT64BZe;H@uNCZ>EV&@sGMZ+Sgs zXIopu9PKImE!Xo=QSH3vZB`Rsq!q$-6%}>bSz6lWtfqR;oz+q{+jrKCH}!$VGe0XwMw}Zr{o}3! z1#}u!Q2Yj7k*!YD%;-5>DqCX`N0HqA`FUxq8=3A6^pg~%m-wctnMZn#HI_9#=b=hs^-ayOQQo?4HV zOaV2kFTHD9e-Y*wba???lO?FnSwlkviGd6wV)!dSwQ2$mcYuJKG<8NA zcC#gt$|tL1g+&1kkeJq>2@MGINFDgn97^q{-3ej--_66)R8>y=frOD4fXq_+lruq) zMsBW1a;B)7f1l~kR99y*SZd`TZAJ%$hS0G@M22i*05BzWGg+{ftRE#kW$cTKD-{7Y zcoYc&#$?iKQQMH>Za1|gvjsg%{3iW7v zQS7uYA(uo0epNXQ6kWmJ!3oL7^s|L|t*+@wovE2Br*T{!X(J-H@iau<`3cfOa3Y}j zBNI{5LqF#g+>6!visQYCwZ3+Df$wr8Nh2bjYr}Wv7piKyX_E*edN=jbQJax_irlfM z*m|9wOA4>jejbtB=a29(m8_$hpqQ3zwJqgXm18wKOkJRcJJ*ufXlZz0SeTYpx?}$6{!A#FEvese)jxr@TPKL)80%l48Tx4|AN*b%9Cb2^HRG^+I z5<81`6`Ao_@jhKy^ylMn_|1sLXO=bdeksW{6&?i|?AP27MfM~bOE*fP@!x=v=#`WE zJpmMby8x|kahv`gtotWFeZY;FXGQpRm2jyjNh5plG`TjI=N3UO-S_+?h)IRO99b?75h1KjaAfYP%%Bd@Z{ z+`xD6kZPm@812|%O%UHu%7aqdWWqpdbJ9U!Ykh4 z&$fEkH46(WS=Hd+IBHc-=Lfobv~fh))gQP0%&DSd`?p)e*zT&m@L&Yd{n?%Z?evSq zWBP8XoZZefeQnEZlD5~^OyBBPWj$gi@?qw?F5AKWC91(+8foSV-}SwBf)$WswMEOZ zo}-`qTF<5q#Y$o#ts^2e>@0xiTB<4|5`vZkysXVd5JqYnnM97K@LMK*S9etjTKEo? zbEkFX`^`2jdHS_|eXv&lBjvMZl@dBOi8i3%x=$oe75(w;tq$C4lk)7vIJX1RFslDdB%Cw<&0@bx}j(mgK-Z0W&( z3?!=xn~IwPBNVtGM7+m)%;fD<2l3VD|^Ho@WG*d|B{%en7lw9&_q-08h^Yi1bu}mIpgK%@}?s8wsV@ z8EFLFnq=XY$LXq&+E794gb{WdIf%k-muxO#E=-A(#{IHjb zvX=aF8}$6S`u&qM9A-p2<7!U>SbM5KIcXk0>~#QK&k>l-sWl7NlumU|!AT0ViV>B+XLyC%GqC;U99f$%l7D*GtE2=7qYKa|Na4q5_ z))qo@@YS5p9KwKTdXJIZ(_P>VqesrJ6l^8Jq~q%DO-1)!8!u z_D}N&VXgxKdmcdRIRe3XH71&zhcw}*Jfevzwer^|FiS)P`;A8h;8?kyD+Ha=Wcp$N zCP(TW{_`NCqX+37l}H~^ICcCzfL)UfQsur>ah zkrujd{WN==WsmvU^9S@2l*aJ|0K(;7mgL-vk;5VFL@G*+vwEnD!=Bw<8i=N6t^t_l z<>4;({rCFp@A|Z$*L9CwC%u>{p zmBq^9gG-sFYfN*0R@$9YKe?{Ve)-|cKHRK)YEbMTqY2$&o46cW%MNzh2m1e4In(;n z=Idt>cPH#>X?(ah+ys)}v>kL~cYpG6%^txv^0Kf0tDG%bjit(F-S5hrMuDf`(iYqQ zkMpK(ShD&W$Qq;tzMqpHkL%Wd-swi+2`Ne<^Ps#Ab?)V*Yck?#E_fFAOQx8(&U3U>?y-u`|@ZuE- z&D!sD7pQhc_EBpGer}B`4*%?m$$c;QF2f%wF51$0s+47B{8;zm*@kP6DAzI2O&-+~m5O(6m{Nb`}z7{?7&Ki#NQ8u*X zhDWcBJGdcaI&R^g)C$aGL%Tb&<-XFa>cZRnpVYln zu-OV@?^4gaILc%AQFM;reTc{#S8K;2y$ZY3AQRgukC6OGX;R{RUg?lQV1t81yRG00 zxRNo+;5+_X#<{Z5FFJ;ZXo-#E*+b7J-Ij8ym@7+uCz9Z=+~{LsC55m9U6-YY>SN^`W9~96yVuoPtEm31IvyV_V$+h8dg$6W=I}>-a~5+7mNuL^@LzVL{n`!+(1Qk zX`SO*MNaH!_D^uK`~&e3lC%-xuhrtwmdqcN^#>ym2O=;CUql2rcxEVjmGjiqY}Y#; zuZg|^dJz$=#b6vvph@dZ&jaWtXSQ|VJz@9=Cwhz?$A=~Y7uji^Xo&Bq!l4!T!;XN} z`^I%_XJj2ug$sK0d1kJw2ST3w;9xdiWY^m&zv zTGqDx4H0=A)JPv-KYeuKAb9xIHYPAfGkHD{(GP>CH#YLW3nKY6IOglzKRQ=K^Lpgp zY-D=QA3hq0w}2|fhi?rKT!l0Y0(Wl5q{yDgcVYY~hq_Pm#pjWL)5cex zL~xWv>-pbq5hyu|IjIurm)zs;8+U6m1=eTpnJT)^FBf!Aw6v1fcK^j0fmc^QqPtt0 zd17Yy7$bs`9{9HhFmZP6mhavdfunNg*&*-wKeOff?RDD<-T~}zg|Piy-^)GA8FsUv z49mQpNsg$ewTKAqryf@ipFkszwk5{~e58%9ZFLS{+Oq5PfwC*gru6XNx)Th*Tw#rXY^%pFL=NLKv*`t(DOvj=$ZzT;34{lHFbDt9_K5F;WUFBAWu^hgem?$xD_44Z$Yh{oN|ag%pn zO+rHKa~+ITzqz4L8Wd5B0%#7VxvEd|HE!vY!Tty9koM*9TxpPpMH;JcUtt#?crs!4%K;$m-NMnD?X$l zoZ^)5r(3V5}W9?bIC->!Muj5<2OrFE!6W(A3@z>m&;e@@Oxx`=-v%(7TzWW-y z^QU?9Ht4v$8T{LfSbvMBv^8IFs-NaZKisCF<}z%EkfO^w-qoPIvvW0eTTKh4dEm^m z|EwG7eIm*6%p*M<2U_t4BQIAjF8l3Md3b-is!{gGYn5&r^mtFVUP`n_%NIRcoi9w3 zq{%P9 z6rUq5Y=~&3#)Jdo&|3JQZCT!DyJy7J6+o24BXLA&;&=k4o()F+n9{Ewj`_*%LwRTN z{$WXwCK{r}yHuhH5 z@;TJMlqcSi(JqZ$yC110E-5EKuXa066d3#X7d(mEObrtx?TWmbQ zyKmT5lmNu1WL8i)@bJdz5>@OvwA-uR-F!mtcTubmCdr}_=G|&G90(rDh`*R8{8vI< z&NMv12;0*tNz*b!L?~_7wxQ>YVed-9s`*2-%gx+M04d3OKBGUEzrou$)ctp3bbv@&p5VMEM_7*&vrY=gLX+rA(b%mprN?&?)UzoafqXE6wQcAzLcq(c@b+T29wqgbv%$qM4F)+ zTO2k-KvQSRNE}8{?gW`cL~40N`%&khNQjWfj}EgHcZnb(VnaXfZ*`4k{Xo z-i?3$43bHfNzN2Z@=TJ9#s0~RmgI;sE9t*`8vT~f&cPVl2O3>|>+%7|A*!?>jzY>O zBVZFcY7$tT=B=$sl<6L_j9dR*@LcfHQ$f@Skm-ny_xF*4wH?b5LDLZ>{{H~f<^6iE z`a^GYY+CQ-_qPOBY}~#x?r$QzB?Dt5Y=~f*j=)=v)O9;_DYl7(3V3V{>PfR9up^>4 zD-a%+g*F+y@ahtPZ4r)E8FmJ=fhRo#ich)|P%l$_JgNHEXl%tETbh)XwRW#z^&-!#AjzsWmM8d53G}i-B5vPyat0KJ4 zDV?ihd6gv&wnQ+^MqaPww@Jd0Wn&B(UmABZA{MkJ9M6WXz=}KyypA!nhp9rHB-v$% z2ib^E`PVpMIDJ|8iA`(U^+FmQnUHoC5zh9@a0hYRUZO=KA{n2w;@wc1>xDfLlJ*vG zjbqDH)QTk;1g-IM$?k?+$AS}!cm(KkL^$I0EenFS+GQ#F-wJ#5A`ub(9Du=jZ2bil zQ+TVHiz0&bJH*SQaxWJ%21G%u|~JYHo}dI znu>&Fb4G*6TyC~ z`T_-U3@)TVU4jiF!mlz*cnngyWr$$I%jcQi2k8Mr*bTE05oZ1-9M*^8VSi|dk)a7D z{w5;ohaoXPG}5@x#0LFMfb0(Q_Z8#@GPt0W*VR-YZEudLnLc5YjkE? zUWoeGq(9jl#e&212o}ISs98}rw4SanH`@FC(vPwrY>0SDDcl+(V=>GQH@E!1PZ;+c8ZXiZ6X z&-f!zEn$`;!V@oYtSrH|HZ3lXgAoxhvi7=VE_TZ;;6W4wL|sNp*3vhZ(7QpQWnqq; z682-loU8@U-Yz-CyJRI1QE43gbQF#6qL5?D!O#BcNb-`qUMX7v+ajckBY23+n0KC& z>rT?&UggP%h;`YP>DY_QlITav$mFt#@Ux*yhWPISI^-QMk6xly)+WJ-2!YwV8^FZ2cpHJklu*w1=sl*Zg=z5#-s*Qz^+bepL?)yUhqlAWmcU?vKqF#Sk-#AY zfJ@il)&`0zOAGg`*+;&?24+T_;1R*Q$PSU>)StPt<^On)F+;BgWTX6$Upk)>@wEJ$NW%GVclhgN;{pKNL57#Mamj>=!?J0~zG-G8zOEuxNlPqPBi-tve zK9eOAn?oQ*Mp{-x1bWmYN`@v3%;1)am;Vrk_!0d?EGBZMaSlX=G66b|5h9xtA+19M z6I#(@mDWTYMZ|~GJWW+oSql877dD89aA(7S;V2#x8K?fN#7Wt{GmoSs1VsePxxaLj^H(y-$Yf@)J^au&_h*%^YnsRA@==vTpvhJnjrUaS} z6$Vv;0y&^lD}@G6Q!H4vLO}TUdD&0Pxq;lx1#?C~_v}5+E0S{fucY^O*`k?W^I6kE zQ$tsKkssHY2mf}uG1(F2QcL)ZeJ4*VlJK|-m|#5RSY<7;ut~v>L*7QiR6S4DMMYIv zRS77a1r)EfXPzpts_xGcf5(~Fn7@EolSz2^r~pi#vWQB?OwV`*O-&Zd6)0f3oGc4f zppUi_F$&KZ=9IS9$k}_I=O<{oZDAd&ILrrY!eu;i?x-n>nj)+VxMW?40wAf2VFjWC z03@I`YgAJyI5D5{%yJs2NGp031!2w%1XW2v45(1+S$Zr8sBGq+ansJ`vz|ScMRP@h zKo;kLaYZ==j3UWJ4NrBZ0RbP`BdxMl%`|(|&pd-8Ylz1tpa^y)83@e+QGiLNCyJ4p zuD~eTq#4qF_rJ(5LWEf8{OAbwzpqglU z>2Ta)pdCzVdJ_jWeA<9K=UYU(oVQ&gi@Wi`=L@)!LBz?-*BE5!(H@AQ*bxzF#>8z- zbtuW=&rvDR>J6gFB+Nl*5RS-$pwvbuoJu(EN3&Dge|q2g#plT(sD^kF4Fw&^l7$_9 z(xQ}I=}jI%Q|y>YUYs2*U_vy2atcWLBhaT=5mE!$GDuxgLB`QHG*#twyCG8mF(LPh z-97|<^m;0)#m%wFZCKWu+^)YnIW|)d*ZC!OnaN)N67W(Co#tqi|*X3!yR-?M<^S&NjcX8i)9_~3y&?5rYCsZ8@6&dS!hlrf0LO2p3)?q`_BH%*2tcafuKjZ^9q_WY$eGyT& z5#pB;2JB@~NK`Qkg0lcnK(D`SJ5@Mx7!0eqiJ+>e61WLArM;s)V()Js207mmN)u|^ zvKkyqigIW46P7L%y$Ms(Ajd-(WHfyB?gx$w1h*$Q{G)iXiEPSoyiG=@+O#oJzx^@R z7=#Egz8@3*1w@S7vKB1oOnSK*!RUIqChZ(RaBKUMFac#mGP{~+A0A;6afh!+&MBLI zN0v+00EQ9awI4EF0wJ!4fqLLbshmZ+TUd{I)=&%(U&Y#-k#gNx-{15DnS2XG|C+6+ zncLEvlle(&BH~atLlY#Yri0v@mwbHEgzws-m`5Sz| zjPrx866sR>4+w7PgDyYzmXktC;8n5PrW7Fs91#iAy+LM$Uma>O3u6%xz^I`K+vLa3 z-3e2w;oT1BXO|R07MNsAa^DHCnXu}|swS+lY9um!sOW+P>Z)a2SPt%HzVWKC&U3%x zrlqWy>it#So|ojQ;+>P4gvsp1Rg)gcTtAgUEzy`m#Kz34L@*XdakPP=nvIy9ns8qInO6tTq8c|-t>9h!t@M@_uO1k?4< z>3{5G1fPO^qG>oHO7by?V=gJ*ORPBbM?|z1;&BCmGI@+Ope7?CPhQ5#zF|=l2o!rX zS$l1xIgrF^h5r!zA@V6e=whm-Bkz=AR& zDrWGqxynf=w9f>7#LEi^G9?j`k<1g>mn{9=g|+OP$2er)OD28n4E*ReL;qj*<|J%) zXc&%&@JV#Be8;DGbB?m_(oPSW*L3k->aq76J?RY9(a;07L^#u9@fbNYc&X{GwTFgm z5VGErU%T3Vu6Vq+uV(6RgN+eT_ZY*YxpQGDrF0^+WXTV;E?IIbq8K7Vk3nZLK$I|0M?}UmIVPKRzi-P%8t5Y;fyQgX zts;1*zR}mHC0;nU>E~~Nv-cb=`Jz9)cJ{7oP+l7s9tklbVdm2j#`aNcYaJ1g(h-`7 z{Tj@x6xtUO#ZghtvIw(C9hFfV__0KYHP#_S1QWH_{5gnZCW^SK%d6GR6>?lgNP=K{ zL=$mDulycxi4*m2&bS`-t(+wDKi05(P>BTBqDH)N< zB4Wl@tJF<^R1{jsYMvNlzqa)0KR(Y;fl45eiHKuG@IS>^8U;*8kA6Xa_kXqf&OB7s z#?&))L!UR0m&ayDm36gj!V^d+PEC)-j?XhX83ExyFc;)BC z2O%drvi(oakJ3f*U*vmA;}~at$v=oY^%eKhg<3=W6_ww2J@+5TcdkE>?L0j#ukZ{1 zm-#*3a@ri4f^y|tv4B9K0ks+mi)wMC+w1R(KT**B+Pgy=DMQ52Muh!8gY!2_YtG}r zjNOApEsIrainf@@*2a-UBtZ$51j#83`F3L^6g#ZSZr!44kf#kYWPaW9)GRZ%UCs+e z^Gr=t)`f}+7N#){RdjlU8h=LpKFc-v5q&@+fh!h-`#{rhLC(%4#ZWyC%Ti`F2@Fa4 z_sCo&GeOc(ACV_>^iqbEF${oIk&i*U5JM$B3J-uOT<}K;szJH<*WXk;b@i2CfZFN8 zk`|haOlO8_>07CsBxe+mZngPkOa@0&`|nT!06&k2lexL9qRHlpU7m%hG*ui70t9J^ z%KVbhjuL!-$9Espl>IB&2({DY#{q(xUMrZL>7^#pz#ugd%tKvC_Si@<5x&X+p$HKX zGWUXW3XT=A+ZF-h1K_6@sAa{%6|eymlwewP$ZB||Qb|y|Sd|tl0a_+KwG34OM+_5> z1s72SzXglgw11H=M5SPckBF1G^MoU(FbvwWY?*K< zGz-qP_ApBhNV7pWq-wGzs_N8y!Z0+*M?}foJ=Z`qZj11P;IiLEE`}!h$P)Thmx~pwJplV_h|h4KwyXfW@he+3;^^1_Rl$bFYD*% zzJ&pXe2QB{6`;WHKUW-RhS5vqS^^fgJPys=_nebQnxn3rw>G!AubA;v=&oy$l8VJ| zS#M3n#UqZ0K1oa?TOsjEW)_F{9UH&^0iXDUK!^YUW(KNe3INW{ZSL;g zxovHKmTWBR+o`cFEXm8ZBrmy%nze1&G;Lqff}27}32_9riH;|VB?cGbl9T|y0=zJ7 z2@nN&7~!4*uMsbVTY#_4?Cl!%rtJmK%=kB4Iq2%$~Zn5Gq(brOF%i!H~%EFWF`|NT&^7g}F>*02X+oebV_t9np2_3VdyQO)ytwv|CGKr+!*S)Z&b>kENx9F?HgnrO@t+Hy zul8?l-#Up1&47l{v2OqHOMEkNtc&Aa{8!_nYgca4+v>%#w0n2CbM@m4e4RRGgq*gc zdy>uFKLdB!V#dtzVIKqF3;&pHgfsReH>+!sbB(s+3&}Dda8VKJk-5yZvxCX+v1jeU zENyFTH~!lyy?Zyqf4AWiv2CIAxCPL;CT66elBB9&o@JP$RrQ`)Rl3B=()d1yp*-AK z@9eT9t?^I1ke{Cr%R7%JhTDjnrprq=EH_E_(6k_nOt_L*xoKD;W&dAexED;|i?hth zrG1_jW3H3Lr*+D`l>jyqf5YQ+GG)b1%gd=7?xW_b!s>jYp#1rSS>DV+ennQ@kg_6` z6yr^iqx5hyp|+n`C5r9Owk#W8$A?KuHg+)Nd~o zT&B0ApeF6y7X42gn4+Z+#)vRc?tk5|H1kD&i+!e@=IT@GfpTIo+}ZkCu0M22hHoZE z=R6BCQ8|f;3RX(nmu1LrwrQHl**#C*D2~tD3$&(7OT`6;rY!HRHq2z_{ZS~sOTG#E^ENymnzBc(p#lk~C{M+!ZP(^=( zsW|I-t@wKJtEA?wYuL%c49U(c_x_V^t(v21XO5krVO zoF84nJ4Wm{znaL??l}S~!byioUN6&DUWnaPmD~alIv)A0O-rJLUJoEcwX%>r7 zTG^X_<-rfu+}!;?chP<3lnHU=i$;brwnSGO3_pfXU@q4onmMEu*Kcx&=UBJ!o>_Z$ zDywt5aEExqe@CvK%84CvtpopwdrfSc?N{9r$2gZ_up#%v0b%6{b8U?X2Ik@loSE=7 zr%B&acF!ie_L}=eZHez5+OB45+l{qRA-pt(JoBX(2#&|xF*of-O9J(1M~hmoNIit0 zyYikqhJ#hE9hrTat8DC6i|(WR z{7H<}?yl-pBIfeA(u>>a_GM699c2j&&>AKoJu&lCXQb&aeWp8NkUa-)Zd@v=Nd_F^ zf0bsGOoBIkf}rW}5b}-`fco-;6X|(YU4f%%RV;9qjjZZP(>yio!!&le-5*d7pIm7B zF<~M+c9{dZI3Bu^a=NVy$qmft^rYbiY8H%vHGgxGrIwTg&6aQd5Brc$f4E_eP=R?u zG)MA`z!Pb>l%ME|oh_c)%$&}8Np7+{>8j}FPB3VP%%D)7c}p3lcjAejVt_Q^*)G=R zL1(1+&McW)Cic5-K}ktaq|XGjI^2VtBZaK!QV1NxKe(DCNj@&KW%ZlJ@>5Fi)okPf zx=hXl?0Rp;yjimMy;T2gS?d%2p0!`o)~^X<1Y-Oz@UCG@{sw6&HZqGzeoC{)&)k~@ z!U_92hTCkt@BZuwi9d)`&C@ZcPCCL6He1)Ovjqqj8XiS-*^$$TU)EvaRDSqh`$wJ) zCCa|$w5?L=_J5y9BZ2+FSK;r=$^>EvBP#R*5NF5o+ws`-%-kot<}G5>z3C0t>%Z(0 zRyH47m4>ZWhr6?+m*IqPETGz11w!LSbeCN8+| ze50iv%~)YP;<)Iv4c$4(GV@Jz4oD^}Y+1GI``R!Xt_>le5KEwP==^*rn@@=cgeGOB zvasy4G%c$OevH@l_PEjgxa7p{edh?QLukQ=pFl&_2yTb8jH0hd5{YJ(KuS|>J`g>!?wX}1Kf&4WD z*R^T40CP6EH|6!=2+H(gdHy~OM)@zb+4Wy5{X+$;i2oZ&gF=1X_zcHA*-WL3^Lc&mF5;UVj8pUHP5sC+N52RRb_#(&Yuna z+eXv)&j*c$X{~y&ESjZg%i2hdjJWD(XuAHA%8DtqjElkKph%=4jD=sK zIq)giEd_pMr&m|wPj?iJsKo)61Qt;=MLzh!_Mzjku{SFambM$aI~$n<674k7UM$|* zKYRx6`kZHLu%*|r+q>c18o792`K{ff#m#!Zw|8k?wLkw?IX6+(sCb4z4_re3vYbFX z=2;Dlwbj49Ei4$uY-5AxLe21+jDLprXb9(XXzimdUF)UVGyKxVK7$BI#8OurmV)2q zDmIR;Hr<&|PsGAri}gZ(_SI;8sh)#Y%C&KroEo#lbI7Hw>+B}A=`He=Go!J&G|ih{ z-2o;zB*RoG`NI1md?Wv#v5(qM>5)T}QX&&lOmd{hxqy%<<`s}cndFD2=}f;GbNLbd z(h7xun=cOqPG`e+7Y7h5Qc}KBO3|Qqu96-Q__tffw_l^_HLE%0iLeMnerb#;w3o@f^?2mz*#4yT zlVXuc6M{Iwx#jg{wsF(vhrjEwq%NQ45D=}N#C6=9y6tQG2z`?xVlWeefsu6j&p1U_ zcGr`V5%`mL+tz0PZOOmhvl$on`%-^$|3vmB;-%k()T>FiX~YDR<}%|8hVcNkaQgmF z-Cvi=CxrcouPG>VbO_*Sztrq>DtAVI8=n5TU}5Io;2D3dv?;|{p2ZbnR7sAQvj{U2 zX7Qw%hJj5~OhNVA%>nsq*xKsZJ`dWnpCqEahC&cj(BG8yu%)3EcTCwFLO}auo8&fv z)7r84pAV~OhG`bwW2<>H5kY6UiQ2D=`L0nO*IuBt)yNHj=0AsBsgbvVi00e5?K^by ztn*RnmMNiocTQMIqEKr$XiV|++*pD)SEJV~ zaLBtj27TsqTLpBE1Y@ZXmX*Ppr#zTEjjBjSm%ysaDrdY&O0egk`B>}K&AFY8&RM^3 zehUMKl#3z=WWG$%liKGto}^-4*!|paH1x*7*JVr1ST}pbRqfiVn*O~Du8OlwX{u?X z$pzjj$hJA5TQN=veQ%Npn^kg+wBy*cd)mdM^0Q7IN+ubC%h&L8z45p`LSHWIa8RGh zsy@y}Q3#m9OE^K{&@W;_zzDeoK6@n)ODTlH* zH=8Wpn(uo9F_Aw%3<>-%I$q0vj`mJ5o?GJYl`dh?G{N+2(w8QJ4bCmkd~QmeDt~w0 zoyX%d<+F}S(?L9!2z+FyI8y%q>7glOja!sSU`+)1uR8es3Mc{*z7!x(9t=ON5ir4bk90QiUgka?!cHwdfr{aV#Ow;}d(0kfC?2;K;& z#8T%SLDiNzK`-WXx?*$gYqio#Umb~pOm&=`o?gmIHqU40V_zJjqob-=Q`W95Y_)_T z=VUby4o**X28}e1Uek%S{UI*SAs|kN9-@EUC_!GdC?C-wF;k@<7c^9@e&`oxq*gkV zW#&at@UX z2dS%paD^7Rr-$Gnb#G1*UX4L-#=)}RSFT?7#?sMOW_zZY!gF;xi-*{e58rC!O>bXI z&LJj7N40T4QLP?uaU6qVV;ha544(1GmZKuLE7>rmTEP&XvB&GYs@4xU?-b{&v_20o zN3BcFVnWqAhMq=0FZ9k@OW<-41@JO3e+K)wZvuCx{;Ph9*;=bQIUmACUoz$5)rr>~6kgwd-)t9ECl>@41^?*Wa z2eewRUue zy41L+d3mYK?7Z`*Fw}CI8W%yosixdpvD9lYB0owPI_-*~uzcz3K*!y$1{SJ^1gp^Y7Idy_aGBL&@!b)ws zj?n!#R3eAHljZ5ccr45?gtS61sCPg-27wZBE^7yDS*u`PdOexS=m9xcSe;pyPy?33 zIkJZ#vX-GD?S^k;4MPcnI_%~%yB=tj4Sx!Upjohr@;&AGT(tMS z;=a`<+%tMQ?RnGnxvCeNNpo<_Uix1t8FVpND;q~$MTZez%Thj`DFvLN^W{$;KO%Pq zLyOYz%)P87)~<^3+3L8%%hWJ*rj{WTAggM!_hO?1H~$|Jre1K~IXVK`*71Pn!}J%M zTI$N?zO#lbIMQ#X(l4%J1n5>x^w_#Ou-y8qbf$N~N8F18-;_E*OLad->r`1+dhEacRiMt9 z)V@yI(IZ^I_L!?vkKj{ZJXr@O_}5ON+9a@>5{7qML)>ROk&;7?>goTyWL;I~2(Ic+ zb?w)*=YlN~81j2a;=bvQe1s&+O)Wz3sdR>P^2xY3FfuaB3MEH)X4z^9HV*EwZ0XHR8xge!fB9POH2xD1m+VG{rg`!Iwn_ zy@X~gDM9z;g&}UEjQjdRMV3kh(2kW_0p(`vZ#{?L!&0^dV!Wl^Y6nU!Lx`LYlUjxv z`V|0x?0dozAqdHf>BVxEIDMk*M@pa4)Ll6@`mbdW>E=_+VM{iT!PZfXr`D#~K%bIL z9V5n@*~W?|X&PpzGm6<{j3Je#@>kiP8)~gy`f(?`m@{AADt|NL^n-P;=*t|CE{9DT}>Bt&sl4)Aj z5M4SU9<9-KBkRux-)pS2Tju-woqDlp3<1r%JlfWo6q-FCf31O|mb3IsNRqgGFbzE+ ze6PM4ei&!}w6Q*N{TA&BFlVhN*a`a6A)wYi$Z-KbWuFDnf>#=q=Z4hrjBqUA2L2(g zW0l5=R!lqu*zGis2iIKB$7$ZeXku+-T1N*@l;JBgu^DH!W@OWd4=gZBt#a_riNwcq zr@(hQt*7W2^l5wF+{_1%LsjC)j7!4OxB z5Lk`BS`J*1l==6ssB_pnip=RY$+KBjEiP_}O4x!41?AYbU)CZ$q0#+Ye&8UpTz~Hn zJUZh#UFjNhw~=6!DFhB;KOjICMZ08Jn8I>(R29q2LZ5OB z;1@Xh3L=Fj9_=X7J|UJauiJPB1i_X!AWT+-AW)%)mBlw{Aq7$ii>Xw^B4jRV2f@sS zv$=}EHHm0(EDIs1Eo8dhax8B=8>5>;WXfWBO! z0*Q~d3~8SbN*BxHfJX#@C@Kj-AQ+*Cu+>$Jf?T<5B|?8=C?kl_c(T8BGI|r0;wL7W zV7mB(R=UaF@rl$WCj`2@`Ji>hdxNG=Fk(}byg^+dj4H+~EEdF?zgcWjmKjBBB9{Uv zco*X-dX?{5#he%b3Z9c{2bVeDzu!tf+TN;R3fpCfd~In`oYh5DB3zNh^;(7R`b3iG zR|=kj4>_=<)YgMg;F+kVSNKlIcp~=%2uVxhvWP4;hpD@UGLB`UDkhsbPvpY-a=ye# z2}!vUwE=NFuC~9=fTBw*3`?ph5Htiq6DJM9{|}3a>HLhG1Y_De%90R)p&r%hajG!1QY~j#3wTL4<_-R2NWdEA5=p>h}b@` zPke}WKe&Pt55$I?!VeIlhad_O4IE}1J}m^K2!;|N5T=Af1gg{!p(-~7u!;*oTxEqI z5Ct`GmTYANe7?x+=-bLDS2((W5V%L_V5rEqCQg37@r_?YM?XMJ&)15?EJNfE>k##W z!+P@xktGO1vL(Sl)A`O8LP;6~kF_&&9~4_Wh)W>Mx%fpKGYSwGhn`)3^;1;#w%h-@ zd+uD`s>kF}Z{eTNW>(`-5-Ff2Jt5oMiH~I*L?{T=yCIN_@GRwO*-Z}Mg1jvZRq+(U^X%A9ORAvTfiB}H+A z58Hca#d`@sL+v8j1B0#V=Td=>8cv=zliW~PSbaVYr(%X8I|TB`q>Q3| z)~UHXOckXNvGS+~#}69UDiS`ZBzCVgtKh<)(O#<}=YvLO{1xvIQIQaYhP4GLuGaKy z-K&!D2pmK9^z8}cr*AOtiZl<>Rn1XvXg9%50v?(@cdy9*Ahp%>y~*uxkkO|%HSdem zb1YX?5OI7TzU%$@_i@w%0*8=2X!jS$C+dbdfdT zpIjZa>(NezBA;Cdh&+)YA$4jr5)JPI@0_3Ce>89*e36ylkVoM*quNIx?N6IV+NYpK z(~F`44mCGfPG}y%Jpw+O%meu%62Tyk!{jMux;t8bonPucWMG(HkrAw@yUBJ!@CfV? zaMj6OoCSyv74kNW(YYRk&X?am@ZMjGzti$JGc>bAjm9`feL$}B{{2mlSKTRxA&3U# zINE6LMQ+C*z)M9Xk1Zfqip0T>4IWz+2Vyzj$oJlAGTAT<{CpZD`G7s~kp6>eVCR;V z15zO12iMlm@x{V%tEnBk8uDzdE16s+;~h{!JboqZj?RpA1i>OG1YwaefXOSL_i$r%mk*V zP)(zMUR7#7O(%h>isQ;3z?!3nu)LZsZfbSv=bpGD5D)_Z2LK~OM=$^YUu1rjE#OGN z97T5nyZ^wtq-YA1C5hXPZyPZ)?p3wyS{}CTU_$Ra`1iob%mK~FfE647jR0@`eW`of z^INNDC`tThiB*=QHfcAOlHX5UNzEdQ6}wxeNL)s}d!aKGq;_f#8xlyUPn+=|**#}hom`o%OB%}xwb&Ms1eS$9 zi$>C>Rn$9mR%~juO`Y0`mj%uu%F;{KTT8Dct=2*-J0B@*mTkn%XpFT+vOjZMyR~7R zrq7pttmO#1yR0nizpHEexxYalD`na*uLw`A;y^e=VIv|yKgX-~kX;v)g}bU6>*12N zP&85pjjWKWt-YIiFvjy!HNp?7X}Nu;Izl~~`wsC7!rFpr8Uel2;SPvC{a!M_bF2JN z^1pWX%9_@~s>bcBs`Bfk|1iU{TluH65c}QPM!ibWD(EZid8;zLB1NZheIN?R6hW(z z)BsM5Qwpu0(qb4aZdTpxz|;3-`x(y2$9Qccl{VnJ>vXGW-z>^Is5;GmLOi>rK(te_ zvJdNbC<9^uZN4k*!K$f$i~6g(6Y!|-QSL|FutDO(FZgYFm#HJe;?DmkXE9F>6cnCy z9Xx^`GCL+-drrU1M9-;PghU-_e3r>d`|5ks_(T0df1ByJ&-#}cq>$9qR{{s5OrFLN zm0U$VGWJPT1MR-hsyY+KF%%6A(2rR38G{-@TSq*6W&tbW5fMn6KIx{Fy6Vs^u!tg! zark9{WA`1ct<}`2Sy;U)hHd_$7b_r*J4Xv3BfaSQy7UemAR$I*w!Y~i5gf>PG^FSR z;(4|-;VQSdvfavB9?RonkV9i$d%U?nkJqlBBI$J2kNWL&D&~qC8^cr;$>KCAg(2rxS{Dicpn&uk z1wiH)q@<^(r>3Q<{L!*!K$n;Lheo5O_0Pjwkm3Pq(Ha&ak#&b?qv0jMMf6L)*2e@F z2w*qYw~p=QN<{0`zKD$-DD1Pjs8HVcRZq(IBjIU+N|brfqTc_o$XJSdPI{{WnHF8C zD#s&ysBojHq^YN>qojP${hwt>nCQ=v#pYtvN z^zMaFZj7-}bl7eLM}csV4Cn$cF4$%u5)KRYdu3WgF0kEPNAxGTlK5;xHFeOBNKw$h zX^n!DTFi?g*;XN~Fam{Yl?jItBE`@|EhDLk^%#S`cELP5Mo@UfKg}}*%JvcZjd(1V z8v&B7c@#7bjEgnU3$_-v4c~>EPr01r5$!t` zTXPF4%m5K=`K<;_T(2qL>V?_$h75u8i11^L0dX=R2i79jR*5P4LJW7f?SEF{6S z1*N2x>|(ciwA2^>ro690R{h<_&mwBbBywQEUK4MvL-jgcnK8;eemHZ1c*uyY(! z00sBU;O17;aQL>HGYyc(#WxTpMm{6Yk#FTf?Pmz|%b$RqdqP){tWY zD~{}>xUu7sjSjwT9Le$D!^03w{`A40<4lbz$;4{pH6iyu4!Zb*NjEwgbG_kG~jT|P_RH?(&;5h`# zZjI-s@mBc~UL>qTzDA0TsWlh=H@fHDEaKrKe)nl3$nY7#=j94-ZQzM<%1XfRI&F-X zEOTtFB5j4XbQ_9n?u7R4MQi_8Bh#OJP(SvHH?IqdY-Clhjf)!tYfOZB{yj_9*z)uU zZ^;b@WkqgncV3md7Tg6%-`c8r{hk<#>gA| z%oZ`)gu58k8LU;r`L+^7D-JYdsyL(#8v)%OiY74rRR!czSA>;6Emd|*QK};>Zg8EN z7G=|{gRQ1KO$6fG7+*-0BQ$hyiOX|PCW6xKLO!c?cxWQbcE2n#xGaiGx6NAZCwF*| zwMIa1xci7TMu2JJN7b@(L5Xix3eyg5lQ6+98Y7HURU^y7RW82wdntFn~u4y2b%6AW;HKQ+5 zlo@YZx?4d=*Q>Zo5f7}I#Ny<&0b;gGQA@3wnPPbbX!L5{yDr1aYUnQPO`r5hP0A9< z?YjJH-`02K5`Q+`C=DJ=#DN&WY`|&GjQAGTTocWRQCEOMN=EFjI)1a4wM?w1rR>M_ zb`Tr-R1J&a*|Ry)@-%1FL=v%Ss<7S)-Q57nGJ6-ryJXeeqji3r@&x+*XXqCOQ6R_prcH2q{ zjQ|g7g^@LNr;q>rC}q~c?R)vVrT6~gZ@j{NEw92~QsRIuf0;h8wKdh^xii4lSm$|r)f+nOsB)7! z9XvcEuSM(us-q;Wn<_-lhaPDJl^xib1{mXt^&cbCoTa)o_#MVV_40Ocwo%Jhc ztEoSBnZ`n@+OJ#Jzif}x5KLGZ%jaM>C%Va_>F(Mu6|hk`@A~tpxwmzRaoD$M?V7Ax ze!`K@IZc(%VQbN85n))v5xlm)>tbaoi(#~9365J0%_@OE@&;P`!F}$R$IAz++@v&{ zv@+OT04JPc=5dCts!>G&(DvAp7<4D~`i6m|#y_Ra`lzX-qo>r-{B)g_q)nx%(Wb5C zi~pph^QdA5+L$1UoA5&bB3miKquDZRT|Brt&7BDw#N0(ySO~zFFHG}ewe{8FCoLo* zp%IA3>*2#4n4>rk_2tm+XVb6xCb;|}2oH(Yvj9&r67$&1^O}7Zjm2bLe$~kWLovSL zkGdlEk;z;Hz1 zw7cMxND|o}%voj#n~q6GlL=`PY{>Ih#}-S52@e1!nu*4%sdSjT`al&Ex0eB>n5(`9Y^a@(DG<5UG?@$ImE?2&_PtQ@j8LWUi97Z})PjI*g`D`c9%B zaI7$>NFyA+0c(^Zmzoc?5P$eDwYCG9%YJ|1GXicWFk8^QE~ zQ?#f8zFCRgbr-dNQ?9+#39!_(WhLr@2+w5Q3Z7ehlb=1?K%rS9cI#-OSA=pAb3tT@ zI9vZ@iWG{ohNDO+RiGAMax^W%Z7@A7Ui53E_JLT zv|~V@xAl5zi%gy#$EA!EHtK;zoTOL>G?$fg;jaT1s}yC5ZHZiGIPeo7TF%JW~< zo*t)`f$K2Q1Sphj5nnP3inYBNCIUB)MViX27NsCBUIEneM{xGlnjBYabb4pYMX%3? zRWhxvE5VMDR}G`YyCvQ{8fN9=mS|kPCt`i4TRUYxW<7`VguqJ>WENc)d7w(Tj>7i^C z^=8-r#za^&lC{#f(NloKYUokSH%ufJki(@UIg_C~nG68Elw}DxPD5+O=75Le>|2y8yOMZ}s&!Y}T42!;!Z1snc=9!gEG8!2F<@4lAs5^)$8O;ZH>Z>uDYHYln3ho{dDZ_=o#f?n zx^{2VzmHjxhCee)k^bGy>4)xE9DS}4$5MW}@A4pKt8$g6dOF#h-UQS``Sne$$)323 z983n{Uq&;|BYY8JU*mL1A^IWJ9HKc!`am&5p@t z-~p(%-Z&xxboh~O%uYQ?eJ$i{ucT9TH9~Z?Il4*5;eJ!&a1D&6CQ{L!TG*&h9M1y3 zeL~GR&)W$(B-m@egGk)(FQ~9fkKd86RCG3(y^Kx%$&k81%x>PaKRaBQZ?SsT| zw1AY!NuohH`(Jm7yyet2D!x{ao^N043ZaZLxp1yp9O|bF24|DB4&Fk6$&j*^nP_xz z#hJ!6m?5av%N;smyVpj)r`pWJ ze~H8yylVxiyn$hA`K}8RF#|?|<-06M#ts@xo$s(9je#|8(%x=C8*ytKw7uMd2kCEu z!sZtpT7&q!#nWrRWWDZ!raY#wEsq(eR+%M#aJLt?#c{7JDk~eawEV?#?q2sU3DRTA z$lKTMWnF(DuF0hHqyy202t*nIlJ2`lA6>}%5f+ZU&(E`xXzP+XnLN6Cn&-+kT#D!!j{t&(d)feLLHeRuq?mCivvNQ6$AtB|@;@d*ghnZBI}4-y-~M<`DK;J?T^32) z&AoY0cCRB>6n4U!7g39swX$$yQow$Aa*gLlz-X?U*`(K74PM!|1mJs32l(JE@0$Q% zgU9JwSCtqMSK-c8buU@NI&}f{46P)&wkB=DL{tNZ1)qM7R!L(u`v#y-6d>4N=f{aFd$} zFO)#Nj_CoZ-n?6_eHl>3bGBpb>18{~JdPFMN1DQrmy79jIo-XzfnCU`IW zJkdr-e376y?6NmWVWRTh2%!6#mvG=M$+Z9gHohY;|69c++E0CV*CbklVfAxjHo>|* z!k+DpD}pg|$EadBqJSC!iQn*uMX%Q2dXJ8$*H99A2ydRUy$Qc<-~or$Qnx0;?7bKP zP4Hvj-tlYNw!u96L~sq(Ps^`)H<6411hE0yzY|T8P~pLg;y1?1l;I&sAsg}^Z?3fk zfI*QgIDE3O(C!s@P(0Pdr*bHXDVz(AX>{>TNzC43*Rx_NJxhrb^+e!zaW~(ccmIzmBX7xIpE>T{%xNO$ z6xFUlMu;TIWPzE53*0+_N~bJJiJ;!KJmAzCPbHxdST*9QD`1{|A~fi6rMj_}y7Q3x z4tlx-AN$^4=C}lB3vRT;{jlVhckWuKx3*pa^K{(xfLh6hr)zAOXGk3=j;nhdLjk6b zKJyVWX+toyB8D0PQp`p3p@6oJzVmz^6NOrq2?N;(4QCW)Wfs2Je{m_iPn)G7lc&}| zVa^j_ynmc1Mzm`LG)T-W7S$MKS#X1hh39XXFY{%Ot_1a)rv87y*32LKOO8Wg2oM+C z!^wAnNdnbA5idf z;{DGw4?rsy!2WPxXvO6JE{r|aWn>4|n#*{E<5*s2YWbN~!a&@(ghse*>}cW76-u3+ z(;KWixiyjL>6$&5Mj;WL$+7TMGPA}q0cxyeQPV98#0i##oU&O^DQgSBNG)M;D`&!q zzLzp6AfgTBar7F2&e4T6m^mj0sWVVuy1b6!BRCypIAXK#_mwfe{CA>qnk)h&q%{^I z|5|LO^V&l7=V%s`wQ>WZ7Qi`Lh2>(q4r{Y9flqk7mk$is%C0RI8;Zz&0Ejj2{9Mz%9AhS@7XKzU)NVh=}q)I z#qy|s(x3||0FY&)G$aeA-2E3X4bjX1@vW@yhhGOL(F8K@-6dx62 z#-pU8r%chZV3Png0&8S|zwn5&O%8fAc;SnM$ETc6rB(bX4=-PjJ-l0)v$FuJC<)*;}QG@yn6C6|r52(?sP&yTY7IYH41BTEH z(#v)(qQm$6W$*&Y@&!pa3sRLVSp{EN$-x3xbIIh1yIMZ-qCt!NJXf^(`B=UCYI%qyZOk-L?0eo8J$xJcs!%@H+p|BJS&eSdGsQj~3t}5o5 znmRT6xJZ#XgtZoSgnJtq2NQR8A4_#5S9hiWOK2!4KBG6 zN+)3GMkX@QZGhR>rCq*oC(?Qxmi1o)8K$YJsB^)DB{OTZtYnlG?kW7Km|{jOv1)0tnVFQP zt1F53-Madf$1fx!{`KDR`N22%U#yZ?_{AFhDr)+*o%MUe&o=8mR5Mq z-@V6Ccch`Gqv@(N^hA9O&C_oM;T<`Gx*7#Yc}iVL7Mx3Hd7~Tx+zNOqDXWj}MEUP5 z@kW*yN39XY373VMb_bXi9IjfA11<~56qW@5@Dv> zT^hC|>;rxa(Jn0s1UC!v%gchmc>zFn6G!n4Ua-!j4%Y6t_zajoU^H*ILAD!OyujqP z%{#vawh$<5)$Upi0ku{@uhkG*YXrVbb#S$@2#U6n2wY*QBkY7-5zQs-IR!mH37QEi zmU~xs9t?mfS8tDaBkG)bwFvMdfZbiNBUmD6S;Jll9ss=1M7fFJm?r{61P)&; zJmJg^$Vbd+Y=9!$M4|{c5iH$8lG!HbE(5h==DfjM?swZqvd?AFH^!~=TpF+?+bhqc z0S;d*H1xaK5u9XN7Kw$~n0TROZ+MavMbMxv3tYme^4%KBVj?8?B1~}!1?_jzzrXNjou)gt^NbJg^iC%=j&w zUl82sl)-wU+v_ZL#79|d1au-}PPvueu#lk#{qdu%>nyU$wB z{mvBzzsdtmd&RL#}?|1v>pFi?fPG?`~AFTgQ-ij4Kn(`{; z7{l3|b8vNQ1Z7Wmx-%$kL038(wB^ei0ZG0n?OcU|aW=vRbl?IB8Sp}H*vlnbHM(~4 z{>t7BODuDi*`k)moiGt)BOB*^8RvKlJG(_H(9&RW(R@|D?Q?}PL}b3IK}Kjh%PbzV z;A}e8j$rf<5CZ@N05VfWHvj-{b+hVUz_hW1nhD|FyZ7$iy&4?p;9^`8fJZ6T$U-c- z`%4vaOG(>ECg1b?_dsN50A^;;t`Gnq0kprj_S^O^>(9*qK`%-#@B;_|G~e0BnQ5e? zC0$8fq`bu?J~sE>lZmoy?fY%#M)h_ll3DM56O%O?KW?vN@px`Nt}~v$jkX%a`@XGQ z@nc6zPBr$fa~LaBvEWT}ZXm#bPyhhT43y0f0DBv~Yp(0t-fit`*R`y*O=r87WGp#J zmXR%E*?zK3Y$yO>)FAmJO=dU5k}iY*F@?D_$jHSYG>`@sfzd8Qh!^6xc+3pzCbC)7 zvSxeS>)UtQLb_Pp^=D;hW1ih_%hs^1`@)X*>FtcIT(5SpvsHIme5Gx5owsjpWY;iM z0p(?I*(}ezQ5x}z5=XXbU1utL+r6G_=M{G3pZ0gQI?jDJmaA;En(DH~z0c13Pa7CB z7&M9qRoo`8Y-|{Ism2LiRk=tJ;rw!a4V{I4Wy{vThj8z;p}A(`*ukx1d{gi#z;|Kf zl-nE{J4^eS55gbWY_qXz-ZktBzB|R$!&;jY&n};v{W3UK850>cEDrW8>j}|JgHo5S zRGGo&k{k!W6V2wncB(Tq^?Oyn&f>15!N}7L9$yLj_crk!0aiE?R{vnVAiaZQpJHFt z>t6{s?P}sBf~!KYuG_36lVj(Th0fC4kz+L+1ifi>a5M5ZTOCkUER^k<{irpEP&59 zc4gZQh`$PQcgNDy{ZTJbR~z7}qSzDOI|4qyyKJ|b^zUvB>HVvy{<)1dbUS~e4!q97 z(sxsDR#aBjE|ylO+U8}-W%HQSn%JlsTXvP|oqcsGOm2ykuq1`6R+;H%y_1NA zVTbMZAZgEU`@N>l-aHYq5!8iq^@)v3aOQyas+N`BQJvpe!&_Tt3nO_Mb1xeA+OX@_ z+Bo((F5uq$t*vA%IYxZ?d5=G1b*8VGfQoD|? zS?j3me?extOqPIs=LD6_9e#C(B*N?ZtN2*4?d(77WWlq#>MTCEs~F8aCFGCzZaQ}oTa5rtqj`X#u(p=7CFVyTwZb#B<@ z>sSFca&4N1Rs=$_HTUt=03HoE%;YUCw_@8l>OF3 zExxxGpp7{$g2-l=;x<9Nv#h(WQmPNC5K}k^O?n{!p%gF>Z02cHhm$@Zk-zb8A){L;hvum$yiq8w{7To%20xf~71+Z(; z51Q6$i52~VroUP$hiP2B{DwSA6J=>VZ~)j>%I|!ua18{6GN(nT~#N)?y;hI6eoP0 zrcm^>OWx=kuA<9^ zZF900wM-V;u0^jZ?ip5DllHjg^5Q$F@8p;wuggA}k%mdg;cDO&I&x55-$7WoxVOH#>D^En%-~bWXhGX~hUEfzd02%WCxVArfhD>u-HVX*Rk7Qa@TV z`g}(zl^sF*))E-p(aI!0z_dV6Mm!%>Mm!(KW%f@h zl)Z&0x<6Fo_@7~Hvi8=iaFr#PW}88d;QM<1KI?1&@w8^boR)xDeQ=yIdZPZEkE2K= z)EUf?v6gPqk^(F32l}W<*W@U6sjoDq5{i=ONs9Q*V{&&!GvaPpI4w)5s_NABy-OMc zo3{k)J0h@c+KO-MIt#M`;NdCmQBMwsM-tolG~(baN&%50<##2+2s+DALwH>Xb2S>D zR~j0kKf&}Z0sGDv7T;5>LGN19Q`cgBaFk`-wYwZ~?TNZFhBq$Dsn@=}2-c$%hM?>Y z-}m;@C;RYnZ-0B{)ruKxEWhadG#05-7zLT#NA<>&Kj*TksVpxaFKYoZWr$HvVGDV! zEcLD)Jf9!V8p`hRuBLhJT7_xv`R6g^otw3kbKaA;Jspc=J|Qjc;httY#ZO4#Qy+D2 zs`!%WRW z17e*ljQcD!XjyKfNGUOo+Rp#}1LFATUGKFCbJFX(K#;rHjwat|QbQ164U-P>@ z_E=IYmg*u)``kZsO7Q4EzYMYODfOy%?d7Q*UL=b3uKv|(Vgw0g)y$@bqqSX89T?}= zmYF6SA*yUXC}UwR;xeC*srT^ZGf_*hpzP{jwW=5{yv(ENuUcUOV@)cYmCoR2|4zae z+e=SrFcOIG!ucTjIJ$W8OTowzEg*MP(xzWG?mJl-e`)(7_=0O!Sc#*!YtR1GFYoJ~ z!dz3`d?iFWHuB3s>B}i$AATEYaijBW@UX7@R*#vNQbdCc1+!paB%luTvU_FTam`km z5YR1ZV5MA_lm2v9=1RTzohGJeooz&gr|2c-m6x~Xm$jz&mHBdFc{T0dUsG96SNSX3 zjxl1S#`reg)WYLgmv4#2*Ly!!kFT2H=T&}Rc+}s7X2YiW1cybz9<(i3s_xgFJ66uC z7ncUkrNN>AzRxY)bFpuRp`&%ymKkS!%I%p>?sKLjXKk_EQnl|h!eBpB%a5Cl+t)l$ zx$<1*m^8l&gu8cvjQa@g@|y9e>1xh;LP8AqRn0|}R^mB@W8D!ns%`Ga1(~xJR8>8`RyM2k zL^9PdmrF2@G~=;4(POjomC#t_g3c04U(_yluACF=L@_$}ji%^OBhpgLU7O76Y4Mlo zOCe76uQPnG(xc|O+~p$WJLm6=h3(qQRARJ3x`}0cvwxx5qf6I})$0Mr*BTT$92RxP zV;Q66(dRj)HFsVH1#h#K|8!qd*E`?KY7#$edWZ_C|1LaKz`0Qem*-^XqcJkc@zbgq z26}nzsH5@LZ!a7#wR+^-`fYR&EvKCittBupIol6AXFL>l48iVaU#pq*sP$`7$r;FE;u;^OU~?8AFzSt1;7?`>_IBzo83$o5k;i zPltYVLuxwpHk#VDjzRU-fCLrvwi84Co|ew?k+bkFerH_^G3YX0N`KCJu6OSXCD~@p zdm~Ag=i3}dRvAx<_uW4^`30S3b)QQ|gi|#4xz3IWv%gw=1v%dKg;)&`OVD7y1k?kt z*2=EB+I|%OC!fC~N{DI|<};qgszz@y3?CDvyP;@?uH7yLwe^y}wRZV{|bDr6Z^J1Nb>vhF2PX2{TR% z?RC*nEiwG)PV&CrPZgJ^1m91_?+8Sp-w(#U!j2t|HcT!Sj3?9j!(NSH`q|UxCVvjn?H{O14=l)MqxaBStqNNl;VX4y( ze!po{726W+Qh44>QYxoC4Y^CpnKCm#nPIY)Fa0)BAi}A*{BWiUxzhDt>>SO{CemT5 z5R@{XdPHu0(|!+KK-YeQ%kr^)17&5QLnguW1`z9 zk4uxS)&?&n|F`a7*p8OXJ~wz2sq13i;7D|cE6)#9)%xoK+(C)W69!2ldo%b}?|6l| zGxIFL#fX~Yp~29Iaqv7a{Da`oKA?8g%p@P=7`1~v2IHU~2KJ!fzIrxVuvj|MlL+rf z6Tlo{mSAF|9|J4(rFL96P*q?2-Ns!pvCyCDWs_L&&t@kKkm?(GmLP$|-C!IP*tS!v z2<(|Ft1GQXvy>m>wAxV(=5xQtfd=1UpOfp0_F7}9)O=p+7HhT!#D^B@eFD~ zkU{b&l2AL!WIYbL-Qy|n4)SF@4+KAhG7)@`H3Net=lKDHuJ&r-t=~oH56vSUXbcYU zODJgliPmos!{Xq+6uCHujss15aodVNJ>;e%z!(ZIP#P4LrbLE6HKWv{L1M`o43{#G zD@IGgjbtX32cy}Pq)WKIb9>tko!9_XM)k(LKW(|WUu)k`g#W}^gFO+PXW|%oiXzLH z3vhwY8juddT0fR(QM8P+^c54pnE~y8P0L!Lg`|nl9}&Ea z?(FBJ|Jgz2<_Ch!QnryZ2>hUu$2q(1CHzWY;O6u(-MQ3r%_^;G_PBtuR(2X|`fq~k zBTC5M`G-Fef7r8Gx99PHTkG(RUPrR$%#ieSbLh7JP~LlgC>$_r?xaohH82x_mLNDJ zimFjr^o%=@tKul_G_jfdtg@x(uSW%A=I7TgN@1_}Rk>JFs1jU6=x@iA%x?B~`G-Ba zqo2+FgM<#9;-7%p8+)Ue{taafhK==dRbDXimhdEB-7)ud$(CaNprbkb|{_cz!A#l>Zk%Z!BSd48FruAx_}?@uT~G>nnO zousAXxsn>riSv_Lb1j#0z!`Wy04v`xAA^}tRSQcUyvhw>$$Z3Sx{V>LydmpX$$n*6 zgGJ#rbJCAW%$#O=qcH6o*kAG=Gx?=yEN}aSaCUX!Ds0UL$pTijSJeSFl%t;yZPvSuhlHOZO|(M%a>0n7OOIc`1=u1TZG) zM4Q>-H|3Yf4pb=>b)HhNL_Q^Ej1U~ZObs{W$C#De%yX*vYV<)=BwKY<7z)SyJ9&kdTrg-N-e8 zs8udsCkJ?mZY$1WYb4IBbE>N)u!78IcaMK0xvS&ryhl#dAhKCoxT~nUG7AeDc+KwX zTd7;r+)mYgh4IOY(>31Mzv6HoP_EBeLb)W*s^xU%e1y0qs9nPdvELsN((r>vuMaGM z)77`zI-9k6YO}?|s+DRj!OJ;6Y((tO2X8+{9?;{1RUa|&4Ds`-up7$=v47`~*)^Hr zRH7{5Z+=r zSQr_YMVBzI1S8Eul3WUfZ%IEHZ7D$+*Ykl5@qB>x^91>n2uxJFE!wJGitO=9!I&Xl zM58;K(xyWjcZ~E*LsC})%F9`-ziz1UDXPw*ez4jRfmj!aVC$L)EV_t-%VHvcSc`~I ztVKjHmLMX)tRy1+A7=Gm-|o{p<;$g;4Nw>7622n)gd{`g0if( zimoxH^So3m%634jC+diX>ZA1zhxwJKI}&xM9w~v^|B8C>LE5J13);b*SUQ@Cs+yh# z>&*2f>|JUx|HE~ebxYW?G>iEWkYy1F%I>AK-Gz3eO!I@apX_Plmdgc zGe}b!ok6=HFC_zpEN`!%An2Wvbh>u(U+yNh&WzH*_3B)TzW2@EoNv z=fte$=vm4w<-jW9`QR$!`2i`v^HTU<<-290{`{V>8t1}PoyA+8tAb)Tl#H(W!`(;f z#*!x@Qv?|Avy96=pbU9DthB3Yqu#0uGLB1&@sgByQ`9i$Vf|K(F7I#v=m%qUvBI9y ze~>kI^lUTF@oiEm{5rtri}|ykTAt=WnBT})lqFX{E~VePABg|D=& zwDNO9_o>yHyf3|{>5~`qU;d`fl)Rn)y)?rKiZW#KJk1t+aO0@rQpLZsZn==o@t5n% zcS>$YjHFkb@WIb1ficn82T%kPBm)YG=Rt+W^MSy@^A1%5>&6Y;gpY)cyG+#c(Ux%Z zg#;7N2L&UQha+d_U2$9nS5NENWb;dlfsrd7)tMPQdUrUTp&Q=>Y*YSIBfsu$K-2RS%7aJUC-R)t8QbSujyz3DgiD1Zte;gJN{f2N)xK zK3L<4A4{!#A;C4}DFGRf^AE})o*$SPi3HfSL{g&AtL$)qvh$RvEPOr)%ak9F`1?hy zs*l2_l4bby$4S>7;ey{EbuG2>HGlQlpd?)!gOp(T?|gc_%yKO*%=P^CUOZe#iO`kk-s)!$#rha;m#g9(HZPED02 z!6g`agpw#fYO^CzOD$@_bOaqTj(!d?3s#Tmf_ z6_}?7f|$<-gJ0;8oP1yr@_Bd~TeZHp!dAmL&uyzAG*zf_+*s=gkK=dw+&$#X9oErv zpx$3udZOqO5Qv<7P~`kRFi3Ykz$$V1fR*!nP-5~@jzq^ml=75dl*su5tBB`=tBmId zr2fv8VnHDX!*q5!v(RAqpbGk*54~tu!XJ`Cl_#oIl^c@B|3%C&FG@!W(U_o))DWBjG7@ra8*#$~buDXWE{3XE9kd7KG z^UH;bGFbwH@4vm}`SV%b`*?s7RQt+^Ks_JuKeXxM-!Z=tjK2}hskE}oYV+_3o9iz` zzux|E$NX%S`In4VU5_C$_w3!<#rIw`e85vd*078_C1QS$eeuFp>F z1c`tQ%?{nDPGvX=3MF(gb}*E9KBLU}05ahNs<`J>WzGjz{T;CYZGXesMjk)RNQycV zi0INyB$fjHAV7mCvWC&epU!WB3&l{h7Kn?$#GN*MH{bby)x)`Tw4 z72(i6#UXstmRHCqp=b#Mk1H04ZkUh+LbyZ>VLuUbLzd1r%am}>?I`#l z;v*s<|7O3+9l%G5FlPx)$)OQM_u9af?QLAeh<9menFQCICAE$*$j1>W?^yi!4mIQ1 zi%jJ{@_FY>ykNqd5;aWu0bBn<%Vp=2=LXtK=!OtPAcjapFvdtCu%Vp8)E``CJOLRy z{FHe-9|wkY&wPL^@;;!Jcpp?yr!upa(D`N;1d{jixh*UAX(F-et^R z?f8^ukDo*@EB3t+G4x*jqRW5;6+5~gyf8-5tuqoZF5AzZGS_?Y(jH$BdVE_tU&bm& z!-iiQNoO%+;CoJTn9QT-oC=3j6VjF)Oaevfc7c}W$3<8N1@$?5reCIrn;lRwJle&PLIE8Yc>e`kgX+RJhjW8=&wi zUSj_QrC+%nJ#CkMswac0VonJVC8Iyih(I&w;G;d`K#=GzQ=Jc3&%JF831v?71DVEK z`ziG7Yt%RyILz7friv*X!+t9%a;2nWON4el_~Qe(JW}BD!bJ#D3Vd zOQfqcz!H?Fo&o)cKjY>dSxv#9Yl6!9Tst_fi=h$hlzsHBmG6F~dtnY* zf>$e82GJkruqVEz$iUSy(4se+TRb9yYqt*o01yxZ00aOtQ#3FD0B>YxlwSY=5~2-P(rtIN+t4CW^i#yP1(MNG zA^`CIF(B8uF-bB{5*#u2@4)y0fXqzU&;Z~8Ab+H~Yqeji?~=cOn&^bUzd+!S9O;0V z-y$8{1H9+bTfGM_)}IG7Pc{9)lgQfI)6+&|?QM>69LQqh>Q$Shg-Pd>5ZrW|P_BB~; z)~|Eq)#S-rLJ}+=_p9wRX2_=X!zt#VO8PjvRCD zZLV?Rl5PL*b*%Q56>*w4qUy@-HliYJ<~T!)*sf8T>)#vybbZmjec#gftt(wV9j32m z|6#(rEoU2MBRuI`nk#vv+i)omM@t_5_w^MUsl^Lxbh^f zLAd6VUW_|?f8N4GS2qE95Rk);-9QB$*>w)jw<-riDF~rPHq1seD-pKUMAa z#hlsg3vOn9bNL!vtFDq|KIAmMtxF@N49!@IG1IJ)qrCd^A$M-t*M4}Jdf}@OR7Jj@ z2hVaTIjtnxT;JTQaU7Cx)DT#szsl9u`GYa< z+gi9+;-zlApS*XHyQyT!H|8>NOzoZ9`n65|>k#s#UYR1f89`kN%6XQJI zIIYrLUf5yGx&%XK2%%fPlge6GH?w5AAIu^#SC~-wHh8QF-UX+K41L_W=JN_(INEh< z`=c&tVQn>CKY}689*BW|2>N@`5e@wRt(r|{e!Wm@z&S&2nyEUQQPq#)zWO|p?A-dc zuq1{ktIVXy&NY>23Ub9pP|A3+N)1EW$nxsf-`!kg#{ada8y&xFEn2y@zDxV(@9PQK z3jxn&aTKyfVuWH@a0BAPRjV?w7|&ali0uvRt?jMJGqtQE-`u@svLT>^m!iDQae$70 z{6~#7dBjG|q}2&kw3zamuqxVr+4XP^K_GD$7MoA%K=tD+9hZK$S;V?b{%4&9B12&M zyY<*Do6d&f&ogIW(D_0PFU=>~XVJMQ?;zOMO7Re~ZH-CL^TU?dswT=|RvT4qX)^+- zZ4(z5qZ}dzE*==!gm3hCU1JZ~`!Yc9V#oWw#%6h6P9i7h-L!~X zL8WBk7M5Z+S%(-~B$H{#f8N{b<=pu#dq^H+2u&tweOf0lDp{cWE?Jc=Li zUH0|%*1MKGOR#$^>i(>zB;A@qYUb5y9Tx(9AqI9T92~ zlYGUyFgX_6Ho|`L&i?A`&zoKkD}5uj3^|;9b+hCsk}Dplb8Cuz?Tjz?Cj5CHcB|{e zII;?%oM~ofGMB}ODF0qi zet?+f^Q2Da*V|(>4wiP)mOYoBb6}G$bKHO1n1YqDwa6I@2Sjm(0wq z#wuvVUC~NdC8Q_WO;+`PmXH!ZMP6o~57GfHc3|a{@fl|h7n4GqyB5G8w&O&ulE93T zbi9jucTX$oA+cXetxM39W&&~<9LcK>P)38YaDT(=X}Px?2fFoH>wu^ssQ61MIxo+` zd8O106SeXt1!*_q!i|<*F<>~NlALzlZWwhV8RgaTyBbjotRk6do2!5RoD2I&D(Nf{ z8c@q8Ywj>nJX}UnU5dH3IIeqdzh$3mxAE@Kch~SM&ybWMqJm3cIc$2m+iE7q)^-!V?f#VDi(0yRsjVDLwYYng% z_~-fC1p~6WY$X2mC+8znTq*NAWovw#m@Ar%X`@z~+G8s=k!7mRTd_72HXEl}jh4b! zG!urN$RwoRG+E;oYw{Mxolf^PF0BpPD;y#QE*&7w{*+#Lh+(y(_N<~fL=0R!P&@p8 znlrUvQCvLzFc>P?4>ItE;N>j?Q=-LysGj}d5I%*vS1hdkWns0SZspzO+;em>1Q(nl zoeSbO8Q*v^>I%ExDsKvdGIldzd&iJYY%-dzXRJ1A&3g$LJx0Uv<;0 ze?K6=X9UCZGIPit4m*ik0*FIj2u;7r)PS-Vd8gSgX{fAv9>tswiWEN?C7e*!*^;}I zw2rMOSM50~mwbb8s7czVLFUKxTl>0gXs|4OA&f;o592S$@~k&`q#Hi+d2)F~n4LpH zeoB3TPqt3Xhn!2sArMT#r63%9dIKCD4E%mfH+w*{3m#B_i-F4D;^~G5ihhf!9b%My zAs9n`9#bf?JW0DOxOo@h;F8T}YBr53n@JUUfO4UHdOHj4So>!am*pV`4BSkP%U5t6iIkqr zJIvi?N~zPb{8Em|!J0EULy)x+%rBr559d$4U0j0pnQmM4TF;GeUmxa;jDLHZ=}~`O zsqODx;Ku*eJ=t65_Gdw5&gMLPMgHZauYTXB2IQz@eNj09CNVm)Uh8gT4OlUy5M}dm zP-+j=f0{ktRwpv=Ps$1WF- z<^7FDC&Wj08RlAro@E;t&$R{1rqx|p+Azyr9civGI(;D-soULNd3)H%yT`22pd^_q z9ocR4PdqOsy*E;lG4Q-q8cvC)el2^dpRI`fZSz`cQNHnph#{__{Pj(BJ6!g$ao^hN ze%~F+$`BQKAGS{J)^WJc5Gz-r+dM?3+#a(H&GZ?N)d(niXw+1I&Ag^MbDoenvnla^ z`ewa~a0n{?XHi!$_&vnvR@6mLv~7uuxN{|!d?5M2eB9Tgzz-k6wvVE9MvG{{uc?%;aD3OjeI>bf+UP+^NrBbr2r` z=(4WvG57ax93#K%Z5%baerE~wZ~Vso@*P4UFss4j++ zS}}YdmtX&fpFGdXztj@oN-}!G)|ywYCU6KGXaWzR-;S&4W})liei4O?4AXCivY~y5 zM+S%bfh{l`LKUWaKyxV`RD{&1u(H3W(raA!X=ljgafXQJasvx<)x(fAQPo)eYSEGv z^V-+{AbP>-FM+2#j%>s*HXzv6Bv!8yY2HB201frq$$SnkQ zpKYl-lC8E55i4pvFv65J@|4fOv4`ZUmj|vqNRzeVz?bJ7b&w9#eB;|6gi$GP@{As> z9UeQbZsA)rColtYWicDixF)l#oRydNk?s_ZK3hRIs#L?l_haJ?-So=0=H*~Y`5|2e3n=Dou|m=27LYt+_%RaS2UM_O=4{9RdX%x1snJ+!Oy(d;KKpqlIO)12yAovXA~OLmem&t-xo3 z%C{Jo_(H^2{}MmsAx0Lc2Tc8-u#-RAzX0Pr#0p;FkZ%zoqELSzP~WkK;S}Ne3HWyc zg&na4_Ok;09YA5nhk<>FKz>J{@N+_<=E1e2>;|lP5C(S9Z!8a>;!_%Y%L7Dws3X>j z<0&8Gb03INDRc5&9{h7da8%2a-|{pU?tJn!AM`{U`q_In@EQ^^7kqkpj9?D<^zT5P zj-IVUYh3TZzuUbF{(I-2eayu9CD1-m%6pnlvmD0^Stqo<==p)qZHmmd$HZV|zuTJ~ zmz+x9Y=CV?&v$Eofr{XLrRLA&FNp&={q-tnJi za`$@wUP0ySu__qs3H(wHJ>D;d{q!#!O=BUqgbvakHw>*mSwA(6tL7-=|GrV$b=DO` zk%+Ux(=lYLTUHqOl3mPyVE*>YGGp%K3?VKni+7D>*UIyfw0$q|4&?D6EzF8#=H~R3 zlJ%RKrK}uG1gX5+C)YRf=rPA*l-Q&oTXOgN>G$TGt5&^uNnBAmwQnjH7djohlZotM zvDi-ZWY4m@=6y}CwM*msD36zq(m4f6;=Sk{KnMCkW-slM^QM$zB->8VkhdeuKAx~7 z{h|YhXmefv9*+|AO^OD42-Gis;D;0<=%1Z;gD21!S|w6WSJ1Sc(AacnP^aZ6SDIpz zgq?<=3_6PBb5e)Ht^l^>tKnY!r_41TOv)j({BV;ui~+=Aa@7iZO}eadn5cvc!Q10R zVk|ut-O1tqoS(P@;0{>f1$_mbaU7U{sxpW9S*AqJ;T%RZu~-PyVk!?o`W@7^-}8o znQ`kGAq*}4DkN`VC4C`*Ts^xKci|K9xyvEJWeiijW|7_h*U{IhK6t{4??NDy`1N1` zhqvTx>pB2g6F|UHLqq6%Yl&gFl15g%x*E?J-tpEA>!Y$%tFs1K^lQ!M9wa4h1s?cf z{!qs+0#DWYX&*RAPAayBfI(RvRC=ct%+wRv=)yvhdLiBqOx06`7#>`(o@Bx2!FuLX z^8c&@K}RUeDAD^$*^y28x|@~y+7ANvb!+L(z7l=cK3)8}(HjY|rC~)G02;i4=5`?57{#R%Q8YA=RfcGo$VjH!0EsGwU0G_oJr1v&tsWO?#y8us!b_zJAj-) z#fc1EqA2vwRRZw8eP7lyZa_0(Se{>b4SJ7=rLuC2!Q$69gSogv`QiW7s#AKd7PO{W zMsQ`W$?D=aX^^c0-A`C$wYY4eqD3_|BEq)g%V}E7&ducrO#fw5Dp66;t`ylQY#HgQ za9p&3O^G*T5OOM0+6-%g>*5(QT=QTw^U~{jGK5)y>CgmxpB$I;ydOlaZ?%@#W{jvq zAnHa}c`w*@sWCEEjmp)-h&cq%#CkyXgr*f)lB4O;>d7cXMLFZj3=2aQ5Yf17mm@?f zj8!+aQ!WlSL6wOVb+lpL+n8pwFHyrE!n6N2;*5Ie5E`6V3+1cl)?dh+(_=#}PbjwAWe4}&b4Zs@SIz|X0`oT6LdphLieT%I$e&gT*@rZ;@`5=h@;^#^rzbCCk=Xr zR=jE!n940{8Z`-xIi5DIK-qrTTT=Dy z8bUw>m!NVd_5TTjK-{_R|2e8BUkP!rZKf`~J)-|(={Ugy`JhZPhc;g^dfw|h@iqGw za=h`m$BpQnyCsJ6u>FUrzY+mw%mS->8rcn3W`<3O#cGf@v|tq~&BU6bE5=ZET(2iA zDPJjmJ~L2lOB*CIDhNifA}z}$s7w?PO}dJ|;S_JdGYaIXq%=kd%!zYwsf~Kz)`Vgj z^{@>I#V+jK28*7jZExlP`T;7CT8WF+43st)Qz-XtUtNzYow^BQ(RKx8Mz^@_+Z$1b zT_aV;f=0|0uN7sThV^9nKk3P4*N(_DtgKjAqq)cXLU442H!)o{FcIUKW!>LWOz4I~_>FHbn$S0$=GJ*my6?mH!Co!C*4?OAXLqlJK_=|GK* zJ#Cde#@5SLA}G|i3g-xh;6uU%V#aLFJ*4Vh48Oj(Juiq15h$_2L>TF>cTr^|L&ziD z!c})N3_L=jvU))Jw(1Le)I$-G5jjA}=Miv2PASiD= zeZ1<^(`!nG4-D!Q4-j@1dBWGD-!~BJdV8D1L9N5CKv8SPzTRJ*GGR#PRPm({9Km`} z{Dj(GNAF1$!lOv4l&kDlltp~h5Lm>}tH_1wr~%$!htOBGa{H;V@dz4IkFaE0qmw{X z)$;-QbS3wU{&^cLhD9JC|jt=S(f60GRCs(tLio`Z4)&z_oNWiTbq(Z^m3S{ z)DQ>bu1Zl4Y&^qMT6N*TSOz{%%edzW>E+MNwW3~o&aYqEqm9kJ@@5c_ebJ?bn9veS z0?Hd3ECB6NNniF@2alXI46Au84+3EsOCdRedSKvuKM(0#vw{NW$multqcGzPr%tn< z9kovr{-2i#-?Yhc;A(k>tMhw8b16L#A4+q=Rr1X{QsevK>^_2vn!W_XtS@YI#(0*APPaV?T}1#?U~qmglv#4S}0&(UZ9Ichlc zE}n1*`Dl|P8zvds97>h3u^T{`(R2J&!7yzNBWlD9p9f}O9#G7iF^kyjN7rTy0HS*} zX6NUj*j5{fEYF}ce}?p$J+NbgN9|?+A24Hij>OCmA-J)@N9%bIh;8bHg9{KB1|NKf zRvlAA2``Tf8hV|!av9zMzo2!2`2clD>_HT!_MqlcJ+M?qTt)W4=5mAUuGQ>qrio?` z-l`Np}{(vJkF zmH$G{pc#dnKWm>VugR2uf4qG<<`(55H3XxZh0ls6-TMV?tH<#y z4ae?ngE-%0YT+Sf0;>}m-#Yb$&V8Qpit9}A`E&of;$M?~i&r4$dU)--OVIA0qLeIA zZo5@HbN=4iN(v z4-kl{h(7}*T6OvZvc)PvOAm!26^3`97yS}aU9$Y+@n1(++ zdGJ=%2;2cNtmhc<>cLCBq-?uoHyoBZ`fVB_6T5HQ!49AXy>3A5D%O|(TFY_MJqQ`v zeAxPG=&UG%XK$Oq#j6!(aV}&TV5K}m#;vLcX1^N5_23I#Av6aQxUfJNy?QeH1|gLl zwT%hedb#7aT}x~-Z#1(z*I7+UA_cO|6w$^}6W!^ph1oj1B?Jcmu2?y{C^v6w%``57 ztlHQWWyi8?%PbK?Y%!};rFKg-Y*gO5868r349hvzVHf2l6%AsZ9vD>02UqH;!ZesD zMLnfO13~T7g|rU_sAhzkk_V399#EX8|1xR*iDlViMG*}_i$7DQZsqlUn`5#m6x|^x zMSTYr@2WL1^j@|E*)+k7K_-baMl8k#F(Ai@s0{R!_22&!ZdDdQzh;Z30z;-3Rh9n0 zVfXQ_RFUVwtl^Q%%SMchGOgX{Vpx)OuR8XcCGAm2S-A=~SMzvXzXH-)>1tq<>V@knAVn!3P=!k#If8mn5xpfU;^26dSmMo`VKJv6_!IoE z_y|~qoDW7yp9fu`M8c~O;(@WmU=t9{wyBZEqo$@#h~fP`vcfE$)tc;vR@1VSg|XxWXtNFq!T z_qKbtySHz9w{_iawrsW8N0TKB*{P9aWVeo!!!`$!*8$)F;v5KI+Xyfi21pQq8rk~= z{1*s72!O~JVP7QxC-7h7EFwUHWoc+t!t?2Z6*Nf{5LL+S$MAu8y{bzN%`4 zrK)4r_No%SCf!nVRQrRy?(F@8)!wRO)z+gAs^>wEQ58P8Ow8?_R$o@F6>~mIuzjwr z(;mQBRpHi^&+n;@?eMenl0Hi443V3a9gti6>@O>J9~pK$-=>9HTvUYxJ#8*MrIS+B zXu&_}Wp~`uH7l+|{DW&d)$gBu*VL-&`ngJoWgyoBRb^e&K&I=$B*hc;m}Nma1ZjEh zQ(skIx4bgJ4Rxw!(6%DNxq*IWeJch%=#NEKlMj+1i`h%2?tjt-~sZH%A#8 z>3{6|$8M^t^@Cj zbj9|b)fH-gbsIN*h_=5=GY>@_-QjF_gI|yt{w^1)rQ)?gj7OxH>pJy$^&VuIscPX2MZ$q3bL6&TBf$HzBNaW4F=0QjZGKW_qhVI> z+7J~+h0k+GnvE*Uwlx`rYv z#Q=7p32;xi7c(uYiboj*3WN_t%KlQ+d828`sBljecuyRc<5y~m5bsH}!YVNBqXthp zF#=e6L14BJ0kB0dK1r!NBNVyfT?Uk8K@;hWUOFr|nO^;yCdeg2NJvTHI6}Z)C9l{h zliw&+!J|}Cq)f6QE(ujo+My2Vrkp0~**!Y_bzz1Gl}hJGSQpTBO`YRI!S+%-g^f`s zGDn1OAy4X(Q?w|nn5>YH|Kr76GLE&0LQYoLF8$)-b&%3^j=#@Xz z9imaC1*|>Pl5H!iac_duv^tm-6Z;;~0nwEVpa?ccY&#u^WG|_aK*?ejoxHj2&G8W0 znKF*yOpQ_*-ErC#l1HR_k!*%Ygi0e*-Gy$Zk#P6I-nX{jg&Y;Z5FCe^w%sic`4Y%^5Ab$oT$<676Q1oYL!l-HS`V2OL4#_HWG>%3p8 zP<80ZnJ(pyacY-@Epymt^RP19#p45Uzler_%u4NE^LXCXPfh9-3^Oay0)fXF7reD7 zv9;}T2)8WKti|?y(}5IYpao>e9{UNrG^V`~0iYP+!daMj;+pUd&BZ;6!FMS7{7Vlv zhM=@GE**-F5B1O;(5=_~(rn4zOCoJHH5&FO#wGic(h}IsaP#D7*`N2N{v^J{pTw8g zN$!dL6L?~Ogk9p>7G-IaC=l=y%Q^=L8p7p1vME{>VMzbqHr>x}Mn`Rz#*BHsJ&U;w z`b`9B+24hw_BYlg`%S2w*S9^Acf{v&3cCG@jRf4l*!tJFKm-bdz^=kjq)%t4E(z?k zI^j|{F#g>G4NDp!kZIP*g2ORKk1v3?9R6RKL*D$;#I0S72V5_XsFnZ%N79@M1<1yv z>563GWubRWCAl>%H3cIV&`)}3#Gn2%!!sQJ{!dMZeDY;kp)l+W!=)lL#2JdRJKw=g z)A5E>_)9moWCH~31O(rAwe7+GPMnI(J8ufxbR-I>azyD|gZLej^tx5B~O@Y5mb_N4ORknEyzIx3;;}Gxfnjt z4Jtl5f=Ya8|8}osnA>mXWeI0UF=46?M;=dhb8-O`>LvP{xjP1B86tNq?)lK| zzan(aVe4$b{U_D{KW`P#Vg3l1J`&&a?qL)T+>JyMpRoh#AL!kDckK3YWkxub=1A%v zNjPLZ5A09cBio22kxKKzHA(DbrVj1*$ns*z0##8s3du{i$?x|L7E23AUb^3j>E@ey z^8G19#nK^?m5w4A=^jsDHY6{d|71}_lBWhULSWOLW@JKRMJLK6lS3QHGh;zL`;)ff z`e#p*&LqrCG$rH6{?~ta_mS;|8QDzOf=PFTln+lQyd*E(dQ-_0XEBsYOY+^JM7nSU zVe1jd7RgVt7TfZqFhvQ>K<<9Lb?cK}eZqAfsfVhPdaCZB(4qZ)Wrc!%`M*P6x&B2A z{qD>(V*Ag`6n%^IxOMKq4RP4>i7t=imSI%*a-_>93F-60CR)=e?i4WQg0k_wdYTQZgVR!*}?jBmb_k z#LwA`@FIO?j`5rB<+-=g7=L?aQ$c!5bm_lqGr9Oab|;CRuz2>8yA=*5S9&Y74=55z zL5*7hjZSTEyNnM<+6Lr{pDvl?f%=L!JT#M%#WVgXWYIhB`rj7r!J_+6 zy|CUHw3ce-a<+(nBLYv*WdSpgXJ8bTuIES#OOjNLIKuHjjj&%GtOvZ33!uW?mX6|) zAUe$aJZL9t&$;zs4X+UW5w*Z^z9tBOg&OJ z#`>@rV1%=fbKOy1cXF9EzQkwxayXdy&0gRZ;;_+MXK09?zhs=j5H1v-d6w}S;#)XQ z6*GQ@KI2D=(?Rr8RJ4GYTkW0-hM@wPZx)jyO3yo0BTo!yC68|@6sFH;a0qSQ*N!t zYSvh4{?u^{%8rA$^_8C1f@_yN*dcS7B<=_bze%lI*O<5=>@)t(WqJ6*trakieR(j-Zfj$fuhE zNmGojo>gIj_NEN)Y`>CTlUy|WdaE-9F4KP!m1aLFFR|llV3MU)xHefTmB^tOy0Y+^ ztO;~kfr=G+h{s^E&Y!dF2s15!(}Ury>y>0H*`MyEgYg%nHi0D%lWH{ko1_x^g0^|P z`L7myJB~l>@%H|vFU?C@d@FbwgV%i@j}+=Ar^G;v2ZKY1^?8=8JvziQ+qRe|O}Co; zDP6I@Qz~MA-d<%!I~;UFsx_~;Myn+}Ap6h&@x>t6UbWvsUBpl@cD80l7!e0sT&Ij~ zi}c@=rP=%LGGfpR2b;Q*{Y_Gu`wO-b7Mn-nUZI8e^yg- zKwc}v6Kaa(@CDDysjl>>T9id?$usR<%&P@pn*AYNVt<8HiTzf41Zk@;!jxgbkMF3k zg&YW2W7*rzJ(iGn>%g$jh%#!;Hq%`}Z zwh|YEJp*OrT0rcN_0pHBW+Pk(wT(A=X#`JnN0XowB!z?)Cjn-jMRRQ%y@eqo_D6JS z{-~+M{ZV^~#9_@`9=?J=gslg{?2%j5Le+5c0&(|BWT8cPiQYShjFkQR>$W8}bf2tu zRIp}$yO$KlUy#@Yl{}C7((Ip*mDqK)IF{L; zC8gM3O_o#@byK-K$o_geSC4g;tJ26DP1lT#;QYp>NX#QiP?TKmC!;IOcE*{egXESZ zs@Qm1or1JBZsxRBonZH^zdo}@-2d-@r%&kDGHLbeIkh<4-eN+EACN4a_EKL{5^6M`ylZu`Fp~s zUQbg#W$?W0MvG0CqNRk(F&){t&;SO?A4gAc=pYqEberYnTXRrD5VjKxH4P8-(YBdy zmd@P?XM~B0zqfsIW~$|^ML^^r{O9e_7wmG#{hi$A06t3T8TK{aw%4{Y_&(%5>2S)# z{t_Z`#@pK&z`-&Ex#x-7N1)ewE4)-cuZ>q+cZQjiv+nqpbQHKV%`WZOS+}vVftQ;b z%E|*6sGSV_OCl8HBC>{Ae?-DyVaO91&9^8+=u$oC6TDrpTTU{<$=k^iBs|tL(|_u# zy!ltoo*%M8l(9He68IHq$j2e$tb-m5DEi29^4e)fo*Q42Pk2Kp2|JdNj)I>Vxl$zmZDlbEVU>lmteQ)5xTw|hi~xvYlWt!L!K6fh;qRKO-l{TS0gC_l$K zYk+u#vLKuT4@jq9ez{MsZ207u*9`Y zjzr__h&0yWlfz?wm~miuJ%)Ydu4nV_oTJ#maUJNIwIqc6bB0MI@`ZB_+A_F9Fo$Ai z)Eb;2s>WYRNE-_Bm&1(+Wy{&pdLEvR3Hezy0p zZ145b&%^7zTwuG#GPm*E(DdG2=6V<48)L*@l~a--%D3-=Q~D-%9;>>u@9VRRw3NqG zI(;aqAHIm4opA>9HeiNuH2>AlbicoUGg+dS0hHREmhNf)-~1{PBrIGL5f~m(B!2`+ znabQijeQ7Kg*zUo$H|tk)E9lZP)z#pWo&G{fMM~*x7`GXULBb-l^8FU-N!J4iAH?y50`In|kcg zoiYi%yXiwS%)|`RiX|CBAx{;sWKoUs)O=zr0m{Qp@D_8*o;G#jEOj8@-_~^wE%Tm- z^@3zlR8=0nfds#w>A7Erw|CaxOYxCU`}?vUaM)*vlnsi19FK~(~l&JqLvh&X4`+k1AnufCrsH0F2s7qWM9nRkGj?#t+LJ+%iVPf? z(IuH70cZxfO<%#Cpi0z)J zO)rt%zZ1+XDUZKNLipp&nKGjv>#>I|*eYvH)G)JFD~%qpdwkx;UaSGhHVZp%$0dID zT0Y`FE`elOrm$@-9~YAsWcx6uRJQep(lPrVJq6HmkQ_6e_U{JS(8GC08JrBe)$iOh zGF#w$cZQkwSBys{vn_7x92?K%Z~S6rYq2 z`v06s!ChT8pCVNVk|9)xjy%jf8&xewF*#m+Qte#gR5%O)Na9zV$7_w;3!AP@Xz);B z1-yFRr3vJmWoN(?oo09g`~o=iU?>-qtw zpg$zZ1Po_L91V$5o%Zq)eA$&M4t)=}u6h}%?Lnc%_ltdf}!zhz&=(DPAxt0<| zRXu)fTDrvNB}0$?3t)x`7+6u(uwe{}dN3gCm5^sh2DBO*@h@`pJk<=T0+o(D{!eme z*jHdyh_NyR2~;@(4{eS_;$eh>9FZa|j!e>HHIMnW{52+7_NZaJ;oGl9x310C0AMR? zAieQ3GpW>+AU{9B%TIw`Qh9YeaS4V5`EWsGM<|;v2)%Umvkd25Z!O=kFFGHt1Xuc7 z4z_VQjq#1TT*R26_=;qRrLF#{!~xYDUD&|a)yDPl;&|F$GNc<@Z8{N7zIS{CR8F#; z?r*n-z@W8P!5Vt-&YxnhrwQZ`m>;Cz>Z6&r>0`>Xy-%Ey$?PIx{BinZhB$*$?sNHUih;7*4KCuRlk@a znbb+sMgNUSH&e!@gg%EIyrb(D{WfJp_Q zQIML1rwvO`J|eldercsqW80~R+3Fqsn?m*FC=aIRKI#wM;;9|L7=Hgb`{QW^0>9AB z63fWs?quG&emF6%J&{Gwj?9Xv5*{cSMcSP#n#W-Jo@{dtYv~dF;tUKf9(^c!A5_+@ z(Z^b;)~jugwK$bOBZMx@7X=eR6UI-^(q<~EP{6NQ(2lnR^$~v+oksQZ$5Eqk5^NHm zJ!tW6!}k;U+1KzMy@rvFY2lGM>uq}GQ5Wjr{&V4 zE#S0tSu}Nh&UOsqp*oQ2kId%d?_Nah0)qYyr#j55(F=e9KmnermN9Hmw`R*J)D#kw zXltpc13$Y-jL#y|pdE%h-b<_7VSw`V0xBV0f}S$yBDy;Y0yd0#1PYW?yI-QH^`-l| zS@#hV1k80ZZ1N~vE0QW=n)|jj-9Pfq0vu6 zSh)V9Gosa<{hdoE_0rKacKDwx1(Kg|rj2LpMDL~;EN{&O5;)G7=GX3TcvnXz| zl#}07YY7ICN26GftX)qRtf!rQ#@PW#k|D{J_=(%hJHT!5iM<^s;C_Yyh8`d!hEV-V z!{aPxapJ*4E%o=1$SVHUm0llHJwj4lYs2j>dv(qYC6H+@or5m zw|Ui4&sIZBP$7m$@@54^Ob}v@H)aWtE*zjeAiSkn4wIA8qztLj$}AG2W#9$|uDv#0 z+FkMsE{z%6)_J@?+-Oawxr5uTSh|dwL0k|K3=xo&j#Qi#Nr!}C`7`v)4}zoJrr=W1 zX;85!u8ph)Yw1LU8S*BH{VQJ()w0!Au~b9B-L9ir4AFKAG)LS|;6*Y7URG@`9ThDl z4l#=B&;pzx(t8i*QpS^sP}iXFEW^+!Sdl{btPIZt&9r5HmL2&r!nW9A+59vovGKrV z@WAG}R1&Occ7mYnD*Ig;T7pXUV_n2w$c#uB&X8HcqG4{6^JPMRPepO0hdtqR3COA} zxt5xR`$+Ib2o!_HpI;@58N(1gqH>TaIL>ay2FKaS3yeeN%Dg>49L4J|fXfKAzGRYl zh(*1Q1EAy81jH}mkgC$lxdG3v-%GLB4WJN2cv*vg_J~=Qct`+OAa)JfuBlSzmCXy~ zJd#R=fP@Q2X8w_0s4r;J@UBnNc2@MEY4U$Uk6w)96S0yZzp}g=2*iqG%$yr~jWrKV8ViBo zmm$xxAEeW`p@_WhFx}++rsFIj6fPe|%1*B{ttug_>UyD)?{N%NIL@-n`N2=Nj zH;fdnEdXGkQ)SHU+Gw(2Vv@)bd;uf{ak)$0GjU|dOsH@K7`@qc&=jvDTY5&v$XM5r zF1^(VNXEU6;>HA$u92CHy$s~u(`~56(QTC$NJ;4-0q^ht03HBag#4E!$&ECJm|*Nk zCIlU!+JQ!RnglHi$|46`i0ZUJSptuArfES?a@o9PK&NDgRH;jjvAc#adBT((L4_Ov zVsbR_m9?JwKu{c3WX;jaKtXSYm=GgTxS6z>FHkMq1qy}xx@R!Dj)cd}f{erchpmnX z@MTIKZg?CI)G_F2*T2!P@|H8Cnj#*`3rC=`;RvX49D&5glvj>Kl@=osm6w@jD;!sL zyP%VVSL?_8&$78^y~nxi(D8Pw``Jxh{&&@oWo53cy61W;rJZJ5(@RpFRn-w!mpMC` z^#}i?{kt0Wobc#@a3J;%D~KWOrW~bm(x!(ZeM~h7-@2VoIBG7+E0P!X<|%&y&p{`E zbKvd1Q%hf8?OQH7S&PrJS+m!z4PpDaRFhS7Y&Bbtcj&m->eM5uCkw7V7h)yaU2UXA z8iu*@m3Dc=kQ~%!htCc^@4thIN`1?1%dj)n?5=e0G^m<&H61q%r&BwkN3r#3E**}J z?u0#i4;GDZ*AAwkozQgDZ}PSI-YZbJpLa}(fV%_OI)D#w-=eHlY|1-~_ z{8uI1)!z5)?vbtMt=dOllyqHzaG#YAS;K~(BIL)KxpgS)PMSfk@Iq(vy{U&IbmB0z zZB6!nf&NO3($(5WMQw{VC_HZIKcb#dP}IL?zWdQqUSsL1QRQ^e{A%>pkIgDckH&Op z9PmhP`Qk}@jx*<_)Or`~fjGL|xITe=>YZV@PSM_8l9(QP4K0;d*W9aHyz9+k{b(^I z4)xCLUn$8tJodMC?Rfmhq6k_2Fnr>Bs^hm=E3BT6&GGfwRj(~`W>t5rF}%A%R*f?9hG};|EwJ+`pysj)Uip_9vxu< z)~!3}J2$)jXLWAgo=-J}S=sdYz2bQNXLP|4e*tX3@mIVEru6wJ@Q+BI;-fwbtQ-69 z6?@WMBYz9`*n9urAUXxy0B`$tLyL~#kNX3j&IlF5T&?w3=YaIDF1+yF?Uq$x=xm0Q zZ}0w+v_&Hw4bFI8plRr-!=@++C;?fxC0lFkfM;OUxyNL8#M?b_?bU=r-Gk?$U!~FxwtHlX~gKT%? zcWpAxZG4Tz-OC^fiO23G1|xyGg}>dHX%Qgj$2~|Vy%p8;b)5Y#ouXo_jl+Hc|7~lm zDDP+d|2$*>lt*&a9@WEb5QQXLgkkXMWC0In?_LP_J6X8`qj_i<&X6}71CF*MW_Vp% zQXi5bYq2E>D=Qkd9ZJ**wG~;lK5lpLx-KR@Gefc3bSEYJ3y)~FnN)h^^L{^r&=46C z@RgxVD;&8aD84=5G`fa}xJnhuJ5t30WevJ+jJuuBW1Mn2fCq72Q_*;ls-v*MYC%uo zAEX`-F+&zCs)FyRec>JjQ4<@hN;e3Y@@9aX9D#o=(9p7vvtO^T?Qd3m${GKF>58>q zpK7dgk}nO^d{#SoI84pymKKYaH-*X=hD2jaD08s*mblY=T`$i4!RX;0WUJhTR6z`p z#g?icI1zu(@Y}z9sTU}RSCGb`{qwDYo%PHHG??nSSULsD88VHPTbQ2-@CtT61#NKe zvV!Y$%3;ir1gb2EZAR77snXI+gTy(^q!2NZ=oyko4FFRpxKdqyPQT{2fplR z4>wyq( zWtH`fF@LJNd#YO_G6@6yL!YnwerPb}nXJtWshS&JBSAK@D0DJMBkaW|Wb3bZt|Kzh zIIv`hceZ557McniJ_~x0F8QG$8B&6q?8QFO*vaDytOj4R=~>g7BC&2J;E$Xk5;o>u z!ss1=9D5Xz~hY5Seeq@(q zr*4hz-xv%LOYxFax3T9uOx6JP7zSloK+z;DAiN}Mx3Hd<>B`Td@_fR-TXtst6v78| z!*zEp%YM(8kvU@t{QO6;>7^;DW%AY^_8o>Ho~b26U0*DBp@=EYqj&e~E$??V=&5>m zE4+8B{;9JM_^eB8N?svg*_emvsgtKSJKQ@1=~YRJv2{WdP+kzF8W@#P2m>idsHk1j z(-j;G>>rA>bpabR4l1uhsI1q;`1=Xk1$8$;J0&-`ADz~ZZ8mphnxv>@5-lzn;daZb z90iwVogLKOl;laV$q>WVm6J1-&Rkq~B59Hp7+uL)da$Z$@df3#?V-E7q9mqGRo0sR z247}^=t^`w&Q~jEOsLCm&s<{Ir348fmkdmy@$z`l;H1YqPSVU$Lnt97l{c(0!UTen zf@c*)B>0L10F5q5RTO}<%x_XxTAv zVqb+PRR$SQi|v{ynaWU5k|BHjCEQ+L42hDIDsQyMV7m6go(81BXw|Lt2?D(&WTP-_ zLKoGOXyCaw2K(}El3-1)YLFolU6~XUczQzUU`KEWarc3pAm|LUo-`o{I;f;c3e&i% z$bygpw9hTOCD~3UtDFSBT z7}Qab(Q~6cWz~FUYD8W(7q!%R=Uf*zRlz6v|mt6_#{i7!^%gHfX8V;`S1!Brfn6qSSWT zu+sj0UX8Sy@KGs`CD~l;6gBA%9(Ff}sQpdevz;OdE*a;1iLdvCt)^ba<|0tk&Ux>E z^|4v+jGd-tJ=oFa<4q!dED5{W!ov{;M=19WOGneHS|y#WonJ9li|`1cXNKd_R3dYZ zka5j6>{FYa_>Tgrk2%$dfvPPWOU{2j&!fO`=757ac?_~hkf=P)560cMb1O%r_HlYk zk*VXtBvi}HUy2cD31r^l*n~>MZ){%`s_68?8g4_Ba z;~4ic)MR;9b4)d)t!ioL4Pk~hAiEQ3VbWAaD1*t8lB!Z0jVWr_O)dr{iputrQ<2pn zZ=jO~H~cXFzo1P+qw3_SoVag;)*xwvhAw3q=MAMw1G1k7U<;@!2%-Rqf2M{ywHx6` zNLwI6-QL(BnuiPd0#zHpo6%k=0q&W+m9KOBMT8W*tiLkoEALvs=na(3ceHO1kb=^W z!Ea?Qt#b4ht0X)@vM7?E_FNj83TrhIV3slpxPnJ8Z&BnYo>*m1?iL2-{MujGT&_!t zZ&D~jc&KU6R!b;2Sk;FMpkB~Ig_5$M3f`O4`pJFnj>VG*<##r2>cN2~Me=JDAr77LFc}9H|g4@&H*lUGwuOZuWUf z7d$j$O(JWT{awJqI5B zIlZ*97(XjQ;=(2n`X<09b$l zhbem6t(Ql?hj}qmD;a`+{?Voj(l+_hx+D`188qyYj*-St(B$qIsL7;#i%SlIILCfXj=C!sQCnJC@E$3#2v{ls|Z?xNLY8gm`wyC5tYtsM>6#$G7 zz>%B*${*Xk{!&}+R@aEA7gf-f>!K@gH%;-@)`jbvJYnwvZjL5N*+66_`^ek}c)!&zOZC$6gxYrJ+kVhe9T<7&|_7#W3Fana4;B(Eb z6rR|-`ZYV3EeGHKhE2B%hkJXKhG6~u%0HUotLi_sbu(7>Hdc~WnvAZ^G|2mn{U+PE zY1adO-@w1g`K|DM>yIpPy0^!`>8rCpE$X_it9F&Gy0Knqn*nd|>PgxE*xx3c4<-!; zEJ&E);gLAm#&E%@l$`hyB41TNyFKWq3?3RC{mN%Iv#~G1N60zR0U{PI9cEu`N5i@f zN&B^df0bcVv#rj<33F3dSJc00T3f8wjrB_dRxJ8CfP;7jly4VU_;gdikM9_(Ly{Wa z0#M>n90&goGYu*7)v)RM!%{U*zHYvnE%TZCsqwe4oa?o=T1zEquCwetMttzoA}v|r z1&78dF=5*A{GN{aSrn%Fj1yLveBBJr;P2LLcfu%1dp29Zx5h8tR0y(`2nR!5tmi$ z`t0oc@0;>wSP*MHJ&XLUHM}ZPl)FhvZ}9YsU=d@Ymc6 zJd-GEyjIhlu2c`&+{SB#Z`#30r$47(!*M|ni6VcIOc=S_&?xH0LXh;TxKXf7^_6!+ z0ajYmv3$=oNq5LI3!4Ret?zf`bjC9Ou$27&CXw10Tl=%0cKlTSiPOhUgNfc#VXn4| zYlTdDv?y$L;An|MuY=*XhDYklT}aG%JeoX8{F%aDmb?6g*u%YJv?%^1y@z~Z_NUED z2lCXtRq#bV4F9+6fZw=(-%FJjpSXC13fGdt01Zs72bHpbg)M2k|S;y*t$T*kvco?v7bv5*H?|`wtf4PpdH{fEk*ujOX zO<{os4keZEAGe7k_&XL81sXVX${o0Bhe4Y6lWud#6|O{uHX1&8h9ZXXju%c`2T1cBK|(di%ONkuU1Xi(VyxU-Oofen znzm)*_HS&A_sRsxN17W6E?l+a?bMyWx-H9QYKb#(;(VsW3iR(>D;v6T#>v7xIZSC##J6yH>m0_W@Q5OnV)546l zNL=E;@`89BmAE_*mu~!kkggLO%=Rz#P-E)!0ht37ri#0G@ahM}u49E2ZKvZIIiYD` z6HX5&Xdi(T8fBh%W1uZ@7pEYyne-n4?tQQMnr`1{ZNJKQbbQ63R@4jE?YI|kw;mOV zXDGhtC*aFmX4XDN=J;gdA{^j-PK@A5zE zre$N;^GAQRCVfel_gif;opjG-?po){(@T=plvLhJoi#Lft{VE_C)U5)BHeB~E1Xj* z=}iapa!_>K88m1lk|AS3P#my4NXoWj&HlQ<35WeEA!B;`5g%^}anA>3Mf$SBC~NCE zRdu61!}v#Vp~ePnlFE!k@i4lUv+!yp24DSR!uo>+xLmC#=fJ95fM1vC$O<3)J}HnK z;NkGl9^21Ps*i?u7?)*>8*|v}-hduR&Kh|r*Wl?bDeeP)T!@Y=C|k@q8r-xKXg&ec z5%)2SuDskSM$Qdm4hD-$ljTY{tf5>!)Dyh<-qPHMz&I;h;3L-dikm?PDqvlasb)`LtC{)8DWlQ?>RKE@Ocfs#8T;IS7)W-d4-TI=VqJ<{=QC zG=MFOWr}~AovcJrxKyeqBb*>I|5Hd0D_r0s*Ko~&gau0JJ#$D)sADjjnK{4~3+NV; z8K1}}g3)Gyhh7`<>U}7xmxlNRcSS?P8tyJ|k`>xuA%i6H;R@bb36ryNh@tOnhX~g= zuN~HEF?7lwEN7YJI?qb{o4q8TzRfyP&ORh_ZPcVWP`2%vUnQyuXbhUyMMnQ^Wb-%qO(s}h&n~#4c&r8 z8^hQFxzIX378G3kP{eJ7A?`%5)n~i>K2pom;5$CtDH@of3l~+K!`N>c6L!U5fx@4> z4!wfqs4RkfvcHZ1>m5q{AxetB`Ae$DtU7$=qFXu)@2bDB)n{qib*#-=eN89tE$TEZ z|NXTe8tdZZyFT*N9v!kZT;xy^>~{TAyk-<}v)84WaAv*Z@YPG9c_{_x@(Ks98A83}@$CiiVdzlcDy{F`L--x5iyl ztLwYyxGx9{lC6K>j(HD~@nQEqI7Q!Za(2shz?t-Kk)OsSD{`8|K1d$Zmu;Y|P<*x` z{7NOv)q`H~>X#8S;U~>7ekDK?Lp-|)oazsS-(x?uY}(t$8e=`4s~6;+cE1rgI$D8y zysGj=KMiWumI+_9a(>R|@C|!8jNfyT@g$h{yG~%(=rB!~R);_u}f3p>4@oechQo{A|W9W9}q8R^;nIq0KAwL6dQ(w=eIF z-R6pg%h;XY=A)8+vUuO~;wx;(H7La!{EI>x!?#ves#eUMX!}oE_8h<*dqd^;Z(Ih^ z%Kq@*dbTMJ*;8=;$(ZE=4)Fz5T$-}`o^g3UzssmH3uWuqA}Qt%DP~eUK0ilhWlwZbO7;}ZXK>45y;ZF@A$fuS3BIG_G3 z7dswpCr9RWEL^*YI;&>kG^aBz4=D|di5(y3Kc3z(uPIyhjSJt87a)@#t~^?bH?N@30=%VT%aLZT1 z`~c+#&VAq*ca(!?|DMbQ99y8iPr@ia=GuSqu&2bK7(_7(GHxig&mjOsJ$f*+Q$&KyG<{YF5%pbG!YF1f$-rl;D9Y$ zw;RRzjzW3LWyQpfi1QsI^O9YNk{x6xwdHaXJA5uiaGs&mQ)C;?EUfc{wS>3}b?pEt z1-@PMd@fR?ud@2Qc!YLxfXwrSQkjBh$Xxv4)MW*y_37Hx7@zG!X}Wpy+{pRgTq*=E zTvC4dI^dpSqED@ib{NiO-%(#DW$-H{F@hg3o$l{+?0c+h?}NXg7fHhT-p{r)iG;Ox zLT2q>o$mN3Sa?QyQGSR-i0>mwd2Rk z!t(*dL$M6hu2i^TxTEa%?znl(g>`1pj?H3SXMcg;U`o_qwATU|D^4r zx6-NX4mfiwCVTIEh6f`DqW$55+!fZZo=9FeG5X{&Ki&Fz16MIT7#_f8fyluDU&%ZpEzOf|s;~Wak#Zp!g|KoviMCJ|{I~b4&%n2$8HqFF|61yViapl7T zQh7u#>;3qG;6+d%C`2d@MLs4*IJv0%r_c1qcU;+lUd4NG#5s;eZ9Djc1iT0i0fz_2 z@nIn~48}-zfcVO$kq!>ck23AF9T5@5R?iqfK|&xAAUS*N%@YI@X_IC+EI9DD;M_OZ zN;&T9yr}k*tZ*DrYW_0AK_j3M zmpOU71(yW|@pe<{XcNwL9ff61kwb*Y z!ZJ_!MzrwS`F8Ng@lQEyC@J=lEHXNLLXsTIaY?J2I8Zt@Z($moRhYjt_V!wnqXY5V zn=?s~1gH=bSFcp1tIWm%g|d^9+^)!`qc3kJx5liPluDWJh{sxGo^+Q_3o zr=gZ7WHUfyA)rez9VD_V*lT0!u<$q*efK^npys*XEedS~%HYcENbck;yqe^cyaHNT z&B13c%PGV}*FEqn5I=E8M*rQ%1w67#c%Gswn`aHjRV}a$Klm@IgJ{Sn(8C8+o#6rP z7T7k%2`1O?S6iBAuOY3J3kaZ+c=_Jdh?f!y1~Au~IG_b|`JK4)J&FS_&{$$2pRL0D zn;g_4&W`TzW9~R|dK}K6KbHo5ds>cJS14-(G=QgGacMmrsYm&VJi<|zf)xJ%2_z&2}E|gFLCXT8QE&@utcA_a>X-SM$9kHs|(~T z%9zv+B4g(7aD^LlN;Qo*cC$RPuDrAB*k&YV35=>eomVJ=qP;?iqMM|RBfp}559Phe z@4~`-3L{GbKBH#60!D(4N?UsEbt~@o(3jIi)AHio3fXbKOTvD$>baUKF zhV5Hc#a}$G{q`la7mg3%ZNv;M8FY}Z`jtD3ItSOxG4M-P0ZgMrF^ z?q|KhEsGPclNIYuc}|5qUwZp&!AG&e7ef}=q3-J5C4gVWO<308z|9{WHs)q; z^iP97IQ#mo-wLIJ(sV9ao9Q-Zh&RA(5YD4EJ}>2BctNSYd|GIg!u>gmnk@^HoZHbs z#j3y}w;Ig`!)~Lz&)-(gP)w)1R0Qg9peQxGxlhBq20G>4FY7(H`V6p0kCih@Z-kw# zP14dp9TvsnrS3BzlW0$v<57H9Jbl zu5iwGypjBEb#9^Ml1~d^U)5)1c%dk<7XMUKVa=Q)6b%-YO&dT<obrLz zbba6VA$C;^j72OFb8%SNQE1FOH4ISM92X1NgbhaAXc>*QIi^K2*G4Wox&IF6NOHa&g z#(BK&6K|8r3R?usxWba=`E;UnqmOCE(yvp0+2P@@mCgxk1 zFSr6=R<-xa_8R!E<;%H}ZG5ge154=#y`xRe65g*C%Ww&PtV%yu*L!!-bOtpT>$e@7 zA?o?+PGE(P&;wfQD*RR_E0SmlUjHMiy&MfBn zEV#C7uo$xL>%J!DXg6r#833pZGEA#k{S>3DMGw!=$eHZfv4raL6VT&cW3fWqx0)>JCXUsWPxN}l7u5=PME(md{x*|r}I^z^7W$QvZ%A^Pf zB*r1mmWsOO`u?>nBuRpR5EcwR_QqR4r@WGd0DD~0AT~k7^RhE2riu#K^+>*}bz`r) z{Y5a71_YcBFnA_`O_=g8M-C=aTez<(lqx#ID;{IvRPBg@*)2GK3!ve3;v?BN`I~8+ zP!LZ7F-hzK{h3Es+cHs61F1%^V&;S9nx@9lfrpun@K?O6Gj?*WS5ox3GHTM#s~U-;2l&|T=w zLkg((aY~k5vL+fl`H2>O_0$nm=vYpZGnZzL#AILdIQn7g zUMi>^V^T)PGq zZYh^a=Y^1Pv$*#FM5JxUq+Wj`A0VRP|5y5}tRdMSi$h)C7t?O~M_!t?z{Qp;B*>~A zdmQ)VD}WfBfyly_0{w&UP3dQ$sqTm)8mR*ArAtY%=gh|mad1Vw1PsLKf8j{rOvPSP z1>JjLXRoT)vA|jNk3ux24#k%-13BMq-aX#i@`>&^wVWryDCp(x0nA7I?K9S+=0C=? z+Xg~gr!C}Ap~?n`CqALf2N4GjjtCh7`P=5(nXLJl=GQ?=!W`{;0)Yid>{aFOw==^c zpaV3Q?(mzW;0$EZnPZIa#>7p4Dm2F@qR9uKka5?WXD3)<#;J=nGM!h2+v}t3sL+-;ZmgFKhJD*O*Zu zk|1OiEMl?uH0jxO#pO!KHEA z#9s|n3%izQS+Fb&nk(OyjpfB_ek;r(gq~XgEQZKgu9o#Zx4;npo-jV9IzzI<%lQ4= zPg`4cTs!*yNzt22(-|DBaNc{a{`C!V{QS9Q;^?3D3~1)_cb2g_I$7c3SB}Hsji%5l zMhX|d%D@=l{&3R&dqQ>)nQcR?aPh0>r48;UUu%^q*CR6v1Z9PYUwWiz3$34t{e=;% zaPg~L&s>rcc3I({RkOE@gN$o?$KtU)E(2SYv6yk1k-nuKk)ADDnuu2S+I=-bFveZqr%zfYhM!yE3jJwhYxWYWv`9CDq-I0gR;}j)bi>NciZAyZX zAgJISjyB>IVGQs<=M-aQP{91BBytTtL=&TjU6D`zUo!1?SP4dSQYKSICBw2i5Z89h3LZIp%IbdY zzA`KP7~307`xAeg-aP3rm;eG-=-t`$_=PL+sb2$@^BKGjkR3JqxsP zBQQv1U$W%T(6&~|uvP@ZI{B`pks-^)2tM7Ws(J)#Zmgv*fwXwU${mzxOmsZ%#`&`+Z+smxH>$(3m&9 zW^a8FjR5lt7s*#3lehxY%yHn%Ea4JYYvf(2lVbd7cQXI4+CnQ0K*oEGrH*U>g4&DD z)K%b5%mt9}>`jd(s>BONQp?f{8cXT-ML4JRuj-?}t| zG%l7PiaU}W$e<@{!%5vneFO&gJGpb)mW)lhE~3gV8pS$s{zu1j#SaUpu-aW+^U*G57u2*7!vAP#+plm&eLaU&+( zhbld2CnkOpR+rgHHDPFv%N_SM^bBU+D;hnV;*a0BL?QI*%td8B z_p*JjleXyO9g^pmx6qcLGrh*l<395dtYR@|XR`H(drnq5NI%$sD zcN8Om4XOR-AocwGoe@WiL0Q`2bd$TN{65g&`8!*#XK@jZnE&pz5%aXg!3R}p{xJhrxsql{Az0v)>4I`hXZ71aQsF&Kv@0h(ie(s8+Zsq<#V8XhY3V8dng3n^AbkUXA_U6j?Th~aOCaJi1q)E zn1=uT^Fgjj*SJWjSXg9oG{}A#>bzU?J_Ex67ZK_>tD_p~DApN^;34xsQ{^x~i%l5Iw;a5LZ73|jdfSOO+l;e$a^2jPm~z}ZxF z8}Y_2-6cK^1q8~odGRPx@GQ!Hed(|L;#m(r>AekmVcs8}Q%iJjF!OO*@Zl1^S#Dzr z{218a@S$6#uz+klFat=qpDguIbXYv-7A0&TBM%&K8LhDZzz`4w00jUtL`Ek70AF=n z>nrG$Y?e|6Soi(9yOK;5@#Fz*0OnG1Wlj0Idm=AyDv6cx(V~gR*4pFx0s zG@6Woa{H0oD5-p$86K-E?~gS>mzT3_LPO=NQ!#^0)kS)p0j&|#W?Gxc&wyb90Fjxn znkxW)zi->NyY9EU_qA)<+Aaicw?^y&5Q0l56gUYQP9z*T1x5~=C@E2AV~zB3K$14v zZ-JizKZJh#+|y)r{Z>jhxjK*4ERu~I_g4k1y0a`9U3E_=sI)XaRS6{*T~$PvPN+ev zsnOG~22$jq&Wr4O-M^ySf1YQjSkYgj|0dgdRi%1*;Jdg%&=?qLyJYnCN|N3CLOos5 zm~Rsyb3;Sg3YN$tBK(E{fcrmIcV)pv^KDj(wNtALd>Tu>y2|i-y4@;vTE1(k^mePY z^Lm!wes16pO)dr^meuI05y;`2@1lMbtD!HeMj!lnp+H|3e17}1>-Sp` zj`9(LLa|6Z-$z6YN-gBBa1xNxNMg?nA}Twomf5#(eqQ_W#b1+sg;xekPeDf%@klPR z^9hgM&flVosv{vE#^Z!zQIM96h!$x;&J!N@4OgK!gBmE;c{#!;Kx?rS0Z-C^Wz~^Q zQKL^`M&AAM2bvk$S8zyo}}xmUBehEz;O*6>4w6BFdJz0Y^a*Ff;!cN7-AjUZB^5{ z6g^EP70q8X8;3>A!Ha|t3dWpKi>Fo7rEGmsha%#xKToHsp=D<@0gXP`<=4HWy$M+& z7R83H1K?i{vC+`4;>aYhON6_AeEij!D||hT`w_7o{$3Xc_kpmHknv)$$_W*PR*{fb z|1-PoIt|q#tj1hKLZ9lrq7q35uOl55BQ8LadO)rf1zrthBeDV_hL(B2>Iwpa;uCOP zBN2=4A1Uf;YCou_d-*U^ULzJayr0D7BV-GD`xEXB(7KpmrQBg&{Rf@iZlAv-( z$Q-Z^J))NCnjE3Bh%6Ef1#KF6Ka4*a1<5Li2m;pE#QDE%+SO)RS);Fvj76xBJ43cst0IIL#|O_e5D2H zk_vlFOc4<@`o7c=;u^3M&3$hc9xMtDYm1W8!#dM(nHm1Lc(JVefTWtY$8Jhq~7&^+M6)cF0gyR+&x#J(k zh($t&i^U`g8%@{|5iZlsvd<+ISwIq1(?$xWAd^D?RjDqd=n12T93R2XV=8iDX`=!K zs0al2Xtd<7l#;C7HYcm+oHq3heS0-H%f1Ia$qLEv=drJP=&2}s)*>OM#5?jPOw24@ z4G*25yioors7HfC-@CxqhbvA0K@PLulTJc1NGuY)N>f)wqT!@dN2>th%KIZjw$ zSv%yCGaO;njuelgoGvK$eM!>(373`&sKRmx7bH*-iw5@lIaC+>^ z`82v*KS@~j%tu0Y9OV!r?;sugthgj0gU2Ix2NFzY5|Bk>m-QfC$LouC=L@I_cA3;1 z34v)C#h%GN@+gJG(rZL*Hbrq$g=0y|b)G0REsWfG(&TAyPl_%->x)wXGw3l@rR#W| zlX3pZ=8A}upc5HWO)pS4EgQ8_t|$7kTd*DwP&m{9j3RSZB`9FJ7^rB0xwS+FmQDRd z*p7%>RL3Jo_$Pzo!XoffQaDu6^LO`gJO`MWvg#Gc5UG%fETo6P6soPNDp;U%Nt{dP z7;Aw9T;jROfj;~^i<5D7@`5l4q{Pk2HGZrtXZ`L*G&R7B1k_kS%p&GdMJ-kn!vEi? z3HYonzn23YzI*lYt@rPjsBmBBas4LiN^1D4<(P6y$YjNjp{@)4{r2@-0yXi7qM{oA ztIMt9NM$B_>vi7SKl}0_ZsM^bBgT<(Rg(lv0R7bBDi&WbN35Ets*5B^7v$>fUDi=# z0vu!LQE2H(`VPH|k`YB2cUMy?o8+$#r-Dl8-}NuHT<5o6?|VC~{P5}a&%boxzC;s7 zTOm&h!(aSVxbvY+ zp4jv3!jrVv!gA%11*R^$Fmhd5&V*qPz3Br9JeKPRkQQJEZ}?w4(|t4nM~_o5reQ>l z>Cxd|)dDI@9ir)0BCp`kJsWi6g4={))X;J572W*=`4RE?8^P@YdaG>6!KjH_YE2IR zd$(vilt(M1MVBgPS>Jbx#aPv8ExcTL6%iqEjkiWGx%@wt7JL{kot9UldZ`0hFRQGq ztGZ6}=A~52qu*6)q`ewCyE@z7?Q68Qry`rJm^!W7;l2^KSIL>|EXFwMA9o(r zy>{p|9|gl`2F@ipEzlT$i1`iO1XPC)I>zEtHZhaK;yyNB<+6)n5LPWozgE|^|Cm3% zN=KwGi>;h&yyP&rQv|%!UYm%%dbp(w!W4(GiOH#N!r2T7zo8S4#pENZfo$rt@A7C{ ztG#0EA|e$+^+YJdis@e@jS<|isyJ|);%wpGhsL#0-nRBccQGt0aXTkf*KE}4^vYd9FX&l%!_K-0#j+vfseZx<)Bc9x~^%Zt; zt6V#h-ynZsZ-NULN5r&lHAu4S%G2&J5$Zn{JC+8Wrl7`cY4%(+K}SSN>W5@dVu*-w zADtQ_=(fyG!mv=V{*I~;vy|q2H;2%S2wQG6d;lgKuvfsi-^jhW4g{u_L(e%Dq*q18 z3~i5A>}~2GAS|lu88xgnIKJV(c-b9^#nU*`PDnfU(C1?AnXhbZ%7V%q&Y^N5;#58X zPyvbS05hkC@&%q%51|W`Yv$lCebwV1Def@2QQDR*FVqwx%{&EF#7Mc#j9f4{?t^rb`Kp8YSJsugu79ANJh$g0iXs4PC5z@wfb?dm zo%!BnX};F_2(sVBQ(_h*DJNPJrW8VVrqnb%!)kFP<7C1}%u|%#3vjpT{|c$TUJ27L z3%K zMtpVSF)FSv?5t$UN0QsWyDG|Qqd>}UM6r}3qVH-BzUMdVFb9%}2!mH-kMks87i3CB z)PM_waS5>#E;W;VOt~C}%txM(;oIQn@Hr62tFML2YPuPhR;2|bYe!BSaFOnbx13{E z_f_nL-vZ*3BjrlHcXE7&id1C?3Xo#Bje;y(td+|Iyu~lZ(|Cv@bc*95BJ(aCHTjCh z3ThZ&3c2Db?B0U{_>|NvLzooAj@nTv8`!HVu!f_p$I|)PJ*T6AYIrB{lUFC1&86p^&_Ne3bBIAi7HfQvVir9Dpgb zy(K3-U3G<9chUU4@mh&C_=T+4##M|$wS0IS8&BvH4ApS)mu*A;Tw2&&{g5%mlZTeD zU{Mp$S&5LA%51r;N_~@gCadb8zd>LLG-BmX{v20MMpDb3y$w69tA16RH~x(SV($uo zwz9jIoZ1*In(#Qi#4$eS&Hb%`jUqMFTwOd)-m7QezBIW@5&H?ohmyM}$(j%KiI zh2bgM3+gcg7qMT#8rZMwj$1dw&mae8s1Y)T`KXF4!ipNFrw=(U*56_>L>0F|i~@Bs zqD?}ws`yT;8qlj+cl@Ny_+VN5`TiRV6S&jhzRxmGke;kP4p*1H?<-RJRpWa&*0KNv zTT{P%b*Ix@ENOozf;Ehnkmp7efM9nl=r?KLjWhSWatyy0k5xo{L_72HYY zIb9|d&;+I1*aMcC>A0UIVm*D1kKYAD7sJrb7&2sucy?G$3dPzEj+sL>#JT1z&vsR5 z#1*qrMZafn&X zC4xIm3uOqVM5X2HCjZPMlG>8(3LWJm)ffCZ4i>?0LXHrw8O-^NFs4fqTqKxiCXMA^ z1{ZT*@3K~qEppyoMDTm@&fdSC*JL@wea|>WzR41d2)Sy0BePh%$nQl+D$ww@fYP|- z?d%vU9YHHg6+A@w)_fw1gXmozR&-})m4K7Ki=fKUM1xmkjPoSMU~sSG1T!-y)Dner zImUqD4!_83nS{I0gf#aqxLv8!ls|Uf7escaFIO}j8Rr4S9EfPmxd0dxJt60cdeO`* zM*fy^0J_c!=qL+-bke)LRr@TEuoSNqMqoaS7y~SVhYEyw+ zzF#Yc=$i2e5fKqeo1TwGOGL-?@i;aP{O5by;n92k%t&G_Q`%j|2%!t3gb@y|9JvZA z`-v)m>9GGwM!C0z7NMGGh$ zvWD6yeuxMi^LG*!vS*bHCT2*mUFq*~7s*6AN15iBmL2|3PAXGatD9F|XQGF!WbJNJ zo@-L3>FC&A?ux^Da9cv0|yv{>=xQr<&nVr;b zWY!wWQ{f`YQl|9KT>d}$F3L&f>l2*?L3VHD-n>W01q44wL>-%0Y4as`QOTx(g@%?h z0iFcYYi1up%)xTfdo_NKo|cJv;T`R)-Wii;4zYcI$IH+FY@Z23F>WSC@LMNKRAmV= z!2?%-IZ}&WSScL8G`lWg_T)H3LtI9r&fN1Zw-$S_c?Nz$Rc@eSzne8`uPh!D{##ji zu2f;e{FzXaT)))!n&NmeFLR4)>($Y<6FF~Fq;tpQQ;^MZ$l+1_QuEM6A zMv_iVGv?M7_nV0k1U@wPppKhN5sO&FCM4sE zrgk#^OXqY|<#W!a$E(f{`WL}mP*3uW5iB?;@;bJRXR&2G(QQPV#(3IWNAnykz&hOG zv$lKjHJdLa9zb)%79@0sCM8OtiHOk91VrX&BBFDeU`8FGiQ%kOG~?jc#6L1wL^*c4 zu*O!=x>)B3(-YM6%V6wO2zNk+ri}W;Jb)M$0l!}nl zr!;8PlxAg^vve>~rs>?ND)$OJ8uTZdo648}S~1_*_td*=x}gwnvS&_3enwSUdvLms zKGpwO&KT}3%+{=<@1DTrvV~v!B?8I)Ry(*|KE5^0EBaG>W#$Z+Le;}zmMomg*-5VP z%UycLm(Q~Q>8(O`Vi!-fe_9pd91=0w-?%?&&a)_$oI0J>p(PL9FV2HLsAOWn#~@ z|5EqocA4Mx670vbqQ>-9DXZ%xvB*{T&R(SCYvrf9W!jteDl_o7@i&j~w=aLGTO-36 z64=K&>&YJf%Jr7mR#Sa0=R2k^8+JO~3tOHt!lgL&pRG(vo;4#C7Da!@`W4>8^=X2o zZ9e~5)xK-@GdoP*_|1Q=54Zv#;N`^Or27v3uLui6OxA)1ube)w8LPSN!U^Ekde@Z? zjIc;+zLojt_?Y7zaSMUQ|6zXrDB^uO?LBZrFjfpZ!Wz0-*ySze<^|vH$`)3)RTb!k(XX{85X&pe z0*gV|I%Q-hw~maa{=vHIL~oh$MLKlOl(%9&tG~khAq<6z7k(%&d%j$*sjs?Ig2sXH zthkoBP!yani&fQQ`_Pyd{EhaIe>NrjP`q8R91`Yce! znvtTOsSpGUG-8}heWxUw6G#ejI|^I}1YjabRMs`oVs_*za#a5{HdhwVq!8{%AZf)c}BT**N+kW*w+&vQ=+;l!ww_j8O`kt`W3l*&6w132RoEWSM{2{M9>nFgM1!OU& zo)+@)IOA1F!rxb^4=*Es85?fiW^SUlrVM*5B0|Q+UC$#w7b*@xY#JaVB0GgLO!)X( z@j6xh|2HXBy@0DWNm$5FDR(k6x$7;D^o~J;X5R$v(sr*Dgxe^xItusJ; zB>(R%H134Z#5{eve-IIffIp4g#m}>nO?SLol1dF_O|`$pmpC*;B}GI`%oEb0P=mJU z_Vr4yO%{HT?$ha)>4V5w41#TmA^V8I`+=SeAm42lgCU8Ls&@{N43Y@xm=6TOKKf zmsT{#qP~QGA=S1eS)-ivJ`s+v7~+TU6EeyJOm(T?pFQKC$ANZ3)FK{fFb*dST0o^- zM5f!@#=<}HR!`W-&;dW-=lGCU~04nw!zKxvigl`9lVhDlGGP-B%ZoKysRg zVkQ=_viBed7uVx}<%|eU+1vDTrx*z$B0S|VP7Y0tgGCb#UQIYkWf2G~!ZrTXb17-c zf3S#WOBu4Ci)VqzYf9xlqsm3G%Vi(pVj^KMBA2d~`4&=7$&gfzh*w?1_!eGI(RorL zVs1ISZ~SSJjU;pdmdX)x)9l#c`W9~y5t$s0n;Om&jOKA3ubODt9CwLuTxOHIXtU4} z&a4s7vqKZJoDKhLxWVNh#E59?!{O{VG)noE|Chkv?*++}9aqNEa?2hBKX{;xh_gH_ z7k?_*J962DlzI6=1}!!j^ce)XOvD@!67(2RwoNRA4kkb{hZ7-xLtJp1V0n-DFK_%B zy{DR;gH3`&G!I9S>8~9z=c%In|JiDVjJYxzk54%=KmQoDaijA@Xu>f#B4aj~$l?|M zWPo-#fW}k)t6G-~W_P*kw6P{!(?dZ-#NlvfJ-(|SKi|}dVGVtt4=y4DuI$_n+QUs87N6dWG8V>SjIi8R6OtJu>>2T`jnk@2| zlLSdTm9Z(<@|Zy_!L|O^JGtvR4cCjga{4-}&gIXve7w=tBd2gTexJ%ykyqOdEl>XE z&HSo{Tf|pQdG`|x>ZNDtqID_t6dHOyjrEtoi>6J{e5h$?=|VVIKXGYUdjsMFO$m&g z%NDRGG@us4A5l$?bbCF2q5i&s{rcJ}@eJmc3q+8sM8?6W3E!jY)i=g%@qTBDXuOB$ z!2~V}*C?s}spgZ4rh&@+hag~OlCGfD%dVy&IxQLs?w{-DlD5p1djS-nYuc?K0@GXr z7kKhqPS?*N5FzVk%=m8VE`O;ST<4yi!Li^(G>Cdd$4xk+?2kh1Pp@G4NTrF&XgooF zMEs<*3woN9K1BL+#R7seA||4wzVu>?%`mmsvbF*wr)Y^2u2~OG6hmEm04U^#0rjql zr^78ss76FK*acs)sOLxkGoFWinYJ#xODR$XU)aK2i?hl6L)O9o=hM(f0)&M;lvw2H z0idv&0Q@%V5~5l-zr64xl4Je~+DCvt4PW-%jp^b5J&3S}i(sf6nz>ZoE}Lf+2hl8d z5oUusKD5_NV%L4`MUoho?oUysOX_eD&YTf6@nY>5s*7T3mNOR#mQmo&1Z6dlU-Sco z@GW@`87a`yghaOy(47%N7STT=7ph#;;Uc6LBiZsAxh(~KMTm5OO18H)A{sRhX@Hf9 z07tmNnA9}HmoIB5T!872Di2hc!?>G^`P35?r>)|du1jtPrKagu~wh0|) zd1n|AQ5z8n$-}Fb@TDgB;Sd0!2>|0JLVJg&7+Ws@;So&x5fgyWL}32H33X^EfT4*1 z&d;Ds2o?b4U|=7`Fml2kEQ!IXq?Y9io2?oKuFnVQ3R^OzOYzaqcHb|6@rWqJh)Vpo z*}%K8F!we+J93u50I~@OuT2EcOSAC?bS4;mhBmIZ*?_y@F!weL08KnU#RLSO)LQGk zmw@p^#L?R!G50ponA^nJ+M4+`0ZsIq2=#JwNrrqTnDE}KGjslXKncoyZ8%QR%o!0A z&el#ZJNofF&Am-f6TlbrkH|?b*LApvD9(tQke8P@>ol<=JtlxBhD`))4+P`g(9t+Q zG~=kyggD(a@##JZ$hx5-a@J}eUgSL6gwNScESB?ttpOf6G8yc5RTg!k9S1&)ZKR)D<(^#0I2AT$x2I&M#3&{CBc5np{+Aj+Co z=OExT0XID*2Xy&_EL?1B=;g?(Y7pp6G++(kKshvlz-rAd9=~;Jxix3_@7WBNq`DB;FML&kW&;c0{NGLgXUhg7DzTESrdkdwa$S>AAONOhxLviO8ExPx**T zejx*XB|&n^$xMSD*iHjuRXxmsFiV91S&|k>q0xnF0t77FKYfsA_NaKbQ03hjl~@&Z zFh%D5n_l*_(U1!&^(clgnPo)ep3z8?HS;+^bqPnGy!q^bJK7ryO#~{|wKOq35fWuL zRBr?bL}{q7#SXA#W0a7(Bftk&)XlY?Iq^ss5rCx1nykD&HKyi6kG-NwK8i(%t&E7W z+oFz+jz#C7Ps$E;kG^{CCgooqqG!-!vLzQp6wUPpNVz5+hGn8}q;My=q;WZQ`|>_r zi%BP$HRBGFh7l1PwzG|8Z+MZBPqOv}Ko;Xf+?D_l0YB=WR|>kSY5@;cZhcGxRP8so zF|ISigM%Bka5N(uQ)T#avy$*EK{U}}JmD-kG-7!75->@4mXC-M$P>`}Lt4UUB5Qo} zV6ZO)N`$n3M1TM^u~0t&KtD7dl8|CCY+4myvbq0>0fS^ zloyAIr@6OgOaw%|++2c0AP!A|aCjzDP3@4PqQ2<@Rxhb2yA2RQ*rb4xm%w_z#4lk- z3jBRbjZ-d%jkYg@Oo%1Lhz0y_vxaim-t&m*vrGs>6Z>u1Ho3PGLfeGc-#j6`O`s6+ zCNiUZ`OqX2QC58v5mmJJ62J)}q&Xvrh0LJ@VCT>xFePj7dl)8%CQLX@G{r;0nRI9- z9#V&B0z_*MO+pfLXjqyZnt&z_O+tf;CLFw)VBE|=Q%sh*>=vdb4#;SVPKRdC6RWP0Z=B^L|)F2mo3T5CZ@N05fz(Bme+kbg$~QfRn~{LEk|4zGQc+ zZ4n@@vI4UIwBvJ@kci z!bE1pbf%#+L_y1(iXqytdOu3rOAOw6fk}ELIRGGI05dZHM|K9^@3uQ{yLR8M>#gf~ zlACUwYx0pB>BhB3(}sY6h#X9a0VD>EFd(TBfEoaA0?<@IL+amov6WKKvIjXIA~EU9i4DSM?vVDb?xX0sa~z39jyQ5uzC<9`$ng zrlbq3)jOSju*!X^)FN5~MTv~*L8u9#sAlODav3ys9D-7FhFL2R!At;~qXP256yYfy zjuT<#C?J4OD4g2F_6_ZH3gy5!gFO1PfnU2U6-JgnFFdxl zK}t=mb}DQOfvqI9brLkR7vIc_+vN9IRl80D^}(Yt`c%~ z{Dj;hKRdlPZ#@2%gj1|`I#u<12&S3ikA*7x6y|$bSglL1^rIdjT*rJN!nARh3|DeS zqRp*iY|x9l>zbi<&AzwoQ3uovH<}$n%|H=HxJ0>~x;ql7OAgNJqBUQvQ-giTy{@{{ zGwpQKI>fVlb|8%%LAaQ?N4n@%mSL^^{O*TW8z^=sinDfJ)-(k=G@<&ro+o;gwElb$ zS&EjFh_!O4as#GL%`mf~CQq<4Nm4C~)Sgu2=;dCwIHu+!KSMpqlFhg$<+7*lb0#Ox z$TfjI6Fo^#PU(fZ@D+=DKBJ(GdzFe2F|E2S58HkH_oOCzh!FcL(3)K>Rw!!|AUh%? zPEKMoC5hA^b)Fz0%Gc|5Gs*wX&16shI%Rr{27^*i=VMJu`mP@ZpXdyPZ}1 z%IHgJ)o#gpv$cOjJlGeXRZvmZ)H7Kwi=ZQ91u2U0Y)c?cVGSijl;amG0o%*Q79T5@ zWuwMl3CLm*r){>5G$=?26c&>8G)+#*1FR-&J*n>EBOAwP8X;}f5BsU&SbYJih>N0` zAgD;OaV8*uN<|5d#72D2;1_lfW$_EVoG<5c%!TuXeNiAp$5~*eMtNSW5Gi>k^%R;y z4PCS~%4j?U}+dauVzIZW)6l_EXwt`aIpj76c8W1uv5mo=RoKx%a*)i|y%i1$93 znD%8YCx?BFB#PlibWrz}qf+ z842t?Kvh)gE)yb76-6Yg4K)%CV+uSafsAUzU*#443a_xyjNmfP&hQ9QXB$!#gG$vA z!R=lF?OoJQ`^O1bo(c|_2&)3$Z41Q(A`D*DHo7MdK3krGMN2VK%Ci2(mzj8_M&4)u zD}YM1pGo(pl&7!;rR;^FtOPY8{UrUTqlv$jSk}MykH1$)LT1D!k`-JS))84HjAKv) z_6nJlC(P_V(Z?O|3Ayclae74yat(&sEfkTu z-DANYa_WQsiO{Gs;)-uxKqFC@ozi++PNM2 z?UCP{Ug3I9gIcSVp13y?Q=bPN5vX#-%N(GF#vjA>t(G)_e+?t|v1}%4tQkD(tR5ED z9F29AC(fF+wGZW_NkBVl{xUsEx#exFiSCV=O}JRr%!_r+O=D-hNvk|Gw_MZ(I|RdR zucKrgjDH&UXGG!5Z7C~G9Q6{k7aZ>&VZ5moEt`9a8~|)UlfU8wr<5z`%D_d-O#>+~ zsivZ21!}4u1WN|Ifi7Srf*rf;FJtv+Z*0rv+>pJ+e=AvQk~TfISaoVrl*lW2X)m(I zaP5hIpSJY-Atld0YZKa2XhFB;x5|j6OG)q=@2;{eY1h$f4?W}qJkd&|&z{z}43jeP znvV|pivpDx0$x;#9ww`?5*22;?b(zSF^NN>a+|I3G*Q>CEVd$z1f;#oysaXEJ$wL2 zhfe`wau!iVDzt-h3i?RDBJ=WiIu&;$QX#APe_i4`A2FUQl^$%cr@MYC$3e{6XjT@` zcw(Rr%iRY*oIF7b3ezeJHh2IWhji~0yl9oCIJP>eZmLeHkT8w$(FSRhEvy*NGtwY3 zU|K4e4tb>hy6vp_E$4yT#7IDUGU4yFT2^LUK#G<0tww2x6*S3+0t{ROS`Hc`nZQQ| zI%oL=E- zGJ9~Ti{5e72|52h7{EJPYIA?fxmEA2LK4?cHMxYE?ID@_TV%T1)rX5e8)T{#8-JEf zsd^RrIe_b|fEsI74mIPWARJh^V`ZveBU@cVDTBg^^}Ml6 zRki8i@r#MuqEPJXZSW_(kY4LaL<-I0D^VB0KR|kp7HKPCZ7FQgcvmLwqwvtq;851$ zmU5bQj*rohA3ww4zWOCiJbWB;SSDUwc?GWBj%|OL6 z53>4P(ki*Eb`cq_5oD2}Ld*IG_Ox1sbcwLY0!$aFn_0%5BT^>T;ev33F7B=2{VzQy#fw_-)mu$?!7AOe z6AkRXI!j%31ud|c4y^BZl~!JQ3aw~F?C7Lp6|%Z%DTQUnj|_j;pQ<#d`+(4PaRNhu zO&DTd_3lm7(gHf7GLkHh#A+Yy!ly~3NMQu9Hx=oKdPx>m+wh)gqBE_?Rd{RO1NBVY_$uslhI4Qe&pP)=MtMs4leM&t4S)n z3v9`-Q#zzG>Aq%Prss3=K2G#>9pNI1DSOC{%}$CD+Qsuhno8!-P281{ZRyBg?r9E5 z+8yzzn$NNlcFoD01zN@o3g!s#KXFkpaHtPIQ~!I5E~e~SPW3(h>QpK;(dT(ULm=Ee zwu5cu`$ZxxVz1IhEq3N#wx?s&TT|Ff9Jiw|bmKLyLuJL^)cBF;Y>{LYO_lFQSbQ)!GjM2H?rWAK`pbt-V)@%{*i@WDU&G?1l zwxiS6!)**LgzkOVlt>r|9VSLrJ-58N0ZvRw`e$C=TCF^#yxlE6i z*>-)SH*$YPs`%ZT8`2gP-(>!U%fo*Yw_v6;{)%Fc^qp;git-5j|LTwL;gOK5-$22S zv^V7)cs(I(8y2!gk@f-R@`^Teyqz=wPi_18Dn0|G5!dzv_cM+oTkh7_*AI|m^Ba~#%a^zIIter4DF%7_!V8DuSR61Ff2993 z{cnT3m*g-c1A-_IASot~(rg4#EVa!xt;mywziX4`fo~7y`;*oPwQLTdMM>t`N_f5G zpnb2kHtSCuUQO=rg42x-cNo9)?qufS?Sb1WR{}fY?!HVb{)4^E$9X~d4+Rt6mpjna zz7Qz`3*FsuF#z-U)u^lu6#gUK9-?jiE|iJW@6%+V!gmfa^OpXTd^^Ox6GUer$(&Ciz99f!(fE!s`CM)sh!YdM?s8XD z9&lFl3Zfm6>cEW1M zP3~9ZO=($yO*0uC+E*= zjC?~H`|MUW;xkq~a?dwX zoBr=I4$_o}R!)xl{s97)3+G*Olh(DjSxb;S%po^0Vr80HXgi`hzPztPJcO#chCnxG zr>6Z6B8DZJI`xczi zP|0piTHKq`w5ea+<^B~DNc5wpX0vK{N4QFl*3@*tF0tF%#1^ZwQD2R)a&;b`Q0^F1KGF&dqM&{jc)U@c(UXY0lhFD^XFvM7*Sb zPhlpyuh?p$#yrqBAKlDi@^kFI>w@UEj*jfIeMA&NkX`2?8m_(N_*zD-z!f;I+QuK> z1*zHU^V-H9$F{Zx1jjXcs+H|)PH`1M&WA)AxhYGQCs1fA_+bgAa_ex~y z$!tWZOQbdP7^589tjAnWqs`-A+OF#50WDMDTRNX~+f4Ob$pm}U?)H2dOO4;B?ZeZx zPd_KS&B`gm-}#nGpAMS0MR=;)*M zE4LcWQ_ub-*~yWnj6e}1b(v*Pb)Vi-D`iD#J>AkXgFV}5R30$agxe=5qMZxc%iMQt zT(taoelUq2|JnKVW`*tAkLGWBGb8hA-BUi&yUuuR+_+hgbnnkWoESsgNj0E&3ijH# z%q^a~%mwbgCMK`6)oE-S^m}4llXZF2Z7%e&l=0oWU!Rcm>D_Su-_GX~)1Vb685{NU zCJk*rI_oCwRoczPx5MTNuTu~ zhmJ^N+^tkH%R`!EMnO)UJsRTD6R%6KD_Tl+fr2-+mdQXavYzaqmBqIv+Kg6bvmaUg zSkbKBek?K(j(h#BnwH+554v~Iegz7u1CVxk)znrt>9h*N=r0K{AGgVne9f}Y`|&Fu zo-gWEt#Vtbu}pO7=Z4d%Da3nWWuU<5?NULhtnBJVO%WljvG6qa-Q^dhJ`=U$$6Iga z$Unv}q&BjIpvK3gE0_sRpUz(rkl)PiSW)4|03$^m-U&9jf3TR*PrBtq*Hy0#xsQ4n48!(>V(0q{+#jsijTG>)*-e*nI8cg(;GNMHWOkm z@{?2YKqGwOh>md=*}2}iuRcWdQ`TJhOP=!~hO2YJ+P0sJl&Z%kP=pwv{2x78a#`E5 z@8q`v%VD_aRIdcZs42|t_Qvtq^CiRss8wvAaVfv0>z ztWGv^jMXy@-HvyM|q&oOgZcFPf#oh)se*NF&( z_vv7vtridBZPk1pU;84oE?*Se+Y|^C6x(_MYeJNHdRs^1ODS=^=cl(aa>U6n$mY0@ zD96#$ZM{^A>LWbgw8%|bM72_1sT{4wwspR#Q!zPXE=Sec9}~}fJb=u2W-nVEI+f?6 z>1-beXFE7b&HXT;=%Wd3AINA!cu<@Al|t-C3T+>Xw6O#$dw*DH{ov-UdskI$2|h~& zRc-8JXLg^@5X;w!UTEVh$ciO6&$1LbH2M#imP+_36)K&rM#gj zI&qXo;t|n^cw2uB)V^%ZHdo`-FMVS>-?MKJFz;nH=%gUPp7EF=OTqQl4z1Ycm_y+diw4TCn-9iY?7R$JnoKLytatK-&vGuUd2J2j12!ZDEVC z(^_RZrd56MA$#rDh*2>ojtEpVjdE)V`*Dn$kH6)^%VNg1wmv)7#>fS_E=zh2^THVp zhoKZxzx4jq<;K+^%v{dj1=&^GwoCN2sz=7x9zobD=2O?&33)?ECyV4xvOfvgZI*Ux zl8>FDbL7fLYHeC&$RJbB9^!C@pM#gPa(lb{T5BwPxN1MTN6S?M;ke!_>B}*#S6+>N z<6&59CB&x-e1{C)infd9?AaX>wjXb`Q4QBkow-~1txe-kwT1ep4?kz?Kuqk_j$1}5 zzklBXXk=&4{f17krU1cCYYWs$7bSz{rn&#KZsYgh*Kpjmx#E$zqszBxVGq={dcA+1 zp`F5%+=oNJb75V{<>^blyCh9)Ya<6uLl>n-q;7HJYe)+5oNk7Z$JunIy7D7zgK#lI zZvf7tP;tJG7VGYJ{)OqudFG@;B(Ij0pTdzk{O>s4%fZAp)!|cdzfmi26mLz=_9l^* zh#Esl$-FyN6xLhA4}!Hym^{A$mT9SN`qyTb%)IYZbrnAZf6AG8b?huhVeMSVMd_xe zAF@|6&C8i30>t;judcz#*p~L9qS#5kRWowRrHLoDwqaJMMP>3mek}Nl*v2-Vo!F)Q zLtfDGOKl>$f;X3`G!wrQob5lMIvp6}6x+%NwuLnHKX>J))i%B}$mt*xTF=w)ALq?^ zPpRa5e$>PXi9$fY*#QLDZ8Jtzd9-WqdR@lxu^0&QwF&{X;Yv|oi*0KwEG)D$pk)@a zT3w3s#r!U|TuU!Mc~bP}?eu=N1I-MFr;l%)j@#qOtm&p>FPMl#zyB#Y_(W}G zSF8nsvdW1@lvS@nThcCDWuak;g`kEzLn;P<=C6@3k23l!=s;dfq~OU7=>#iEZsw+I(87Y8^r|QnP8SjI)0C^KV3C= zB1DYWGSR}wVFY}_zBM?G<4>ByY|@F>F@z=_{a8r2@ClywVbXa>#qN@3Q6^~M_yk;e zpe_ZjK(Ss8iI5ocP#UqHF|;tej6=lIf6Ih}f@wH>!*q#e|NZa?d(xej-=Hob*2d17jzGVC+J1#(owD>?d(xeu4+aCmLYv!g0oa9tZ3v zUv1=+{R9t;Pb9$D3Gf*E5gubd{A!e^>?e6(eqzrv|oM`0{1n66ePX}6NKPlIa7P)LBLGSMB5*)V^?vCarICmu?}2?(F` z7s}{hPc_llP0pM8n;%6VeD9pcZBHCF=F!c4G9K~~4Hgsa=4PgbUC&Q^bD|Dc-P>(p z_didwH-6-Lq%mazpp7~ZQw2WxeTYfId_qDyVo5rDNy2=BMb%sl**V4asJRIH0|Uy0 zAKh$m-+p!g3igdB75`fO8PsCK%dL8W7PZxUHF! zu3b3#l4KMWl8%9&f zmx=$KnXDea>*V&HfJYO&$^>~k%BMaW81T`Ak1|eB;S&?s_{1ZL*J_HkQ|^L6{8L;bYL4^Nl14dTN(E&^v2jIGG6AuVo?u0>s+a(a z0@YQS1bT^{rYT5zTP_a5joUn8ks4 z!c>pc_ZVV~l0Ls^02C+_4*T&cEoUq+Sf7ZgViYhT%hWPSma2JiO0}*+_Eg^; z7Eky`rXw`3aoAc?vvY7!U*N%BS-yU=9r_&Qt~yHoj*d8NB94jRUj9cY)R`xD7fW%vWujsq7^jO+%`Kb;C|o9--cbO6 zCZUlepk$z#nYV?Y%t}-B0|qv6v@6$V=lXuve|_=XjxsozlAgwkV)X&j1g8+C&_EQH z0|HRd@5FSi4HP|hc!GW@6L=j=o5QSA_t@>kQS%(JyMJxCiexF}5^V2}S(EC%IS8z? zoKNu^IUgdH8cEh-ElJJx!j!Qj&hZm{R8Fc0&=fOCNkT+{FZJq=px#0b;PJ}982;q! zRJ1_;q)hl{>vh6-3cTb#rcXY&_I8dllI2k*EcJ$QQKAAtmWF3?fhtw0nyLa$Cfa4_ z_ZfVAKkgYPj&F2U?Z1<&BC+_57QHe7gO6XRS6KTCgYl_A9_NT!4l0_kld#xJ30Ix< z%ETcnF&R(X$mxSkY4JN(V(@?M2gKxwwjovAM8yQ{y#Ea?RJ3zU1R5Y{nmGbjc1qw}WOHxHO#v%sb(!~bk`Nb_dzi>&vgG-jr5?Kn# zXocM+$uIIWB&!7qsP;sgksSb%`Wlzx=W;9+iT{;OcpiQd`afdYf8q3gCt7BhbLB?? zYMdTRD+S78Wd%S}6SXl!YhKZEJmaQ{`_YZsFI?E~Rm_P5DhVj5 z428WAz}8l-M7HwXV;hCnb_C!XoLA+D1bA{Bn8+!jQktGb$Wc)&poeE-Q6wVfs-hx{68*jRBk~gooGkjDb4uSS|EQYp z!)K``OgTJACfrN_$-kF~_r?^V<#nOt0-ytHK|l;NwImF?MQT{1dncU&7P0Mpj!K2^ zn5EI*SC|_NPQj_?k~J&907ng@l~CXiLer7!(RG#}Sae=qVeo#Dicc_H1#h6|W?6wE zmPb(%qDWO!m_RC#TN5-4y6V;U#fMD!a4o#Spdj8|^b9{v`~YXx608Z6942*POK2lK z=Oc@Vv*P?8Fr>0f9(mquXO|U;7_ks+{jDJRLP@~G(2es1L{O9m30Ry0J{7=$@T|XF z#9l|FGzy{cDf*Y-as53bp>!g+{NjWIc~`ic-(R9_A!)=sNtP5OWF@XNNs-aq_v`94nB=l(d^}}C>2K;j3?!_IE6u5w2ZaKa#ZE`G2m0ma@IRMdA63-14 z?^;=2dY4M$#W-Msi&jpRd*r))%0(~6&+?&{P1j5)lcPLLpIG(sNlyu;?C{Yv8a_Bp zzfW4vw$q-FbI6*Se8IFcNMq6<9r|M?x{^wehe*1(c zo*`By#=0jUXVTzl^p6I5C!P3;NfOBj{!y?Euyl{gi#T;`sU&PnLR+(d6UkaEvtbU^humkuu$r5mW>KJjx2cgr~W1XEzPtCW7TrmH3~e z@LWX)lnMNFzG@giCKl3BcH(F>7>MjAfm3|F&vzV!(a0dBnP_fc-`-}}Vvf6I~uB*_jnB+NGYzPy=CIHG&@cxhv&WSqpcqvdKm5G$9ClrUn zlAT3VSQ6i#Y}!ebe1gh4(IkgHhgb6nX%dfzD-&>Qmt=dH9_JgFbWWzqYvocA?o1W5 zZ_Ox+>*No)JiR{AndKH}QFk6|w>O+mQYOVFci|C z|FX|(kH!HZ!7{x_pndkWVIfuyrRyX%zArLTOj$vOn4}^JAZ46}5H$7)3U2MDbX&MI z=q8i1`Sbia32T`MkA7Xy2_+Tr#p&~j?^z8-q6QPD%LHzmew*&lJfnfzVe+6fYFH#E zi4xLOGfA>MAP1qDZ$-ko#0bjL>r(G&_aA7sw35burNlF85Wk#y#M{Vf?X(Z=H-OLe z{@f}*<8NE7fxl=!^xI#?5+Z|kXUNO26Jjd469*|d&8d#Cpf6d=KSm7=Xs)OnvVBs| zH{K&4NmI@gnk-|vH`RE}|4xMa!8&E-IAdrGTA925baCt=qmF^tDqMjmJ%GFlpx^?q zP@idGW*h{7A}fMnZriOp+!}h~Fxppk)(wR7uEkioLrAPGZlmxQ+qj;rAUA0_QWmI% zR&d}jawG6+K+r8c0 zlf5b)5g=i)C<%87l8!G*vil?pU!0vnPLTk{ALhFBWFGe zKb(6i?EB)||2<*p;op328q&hRW#9-L zeE65hW)U+mHaFkD)g8i};7s>kkC~T(f1Mz0CC~b0b_@ragGYRvEIvMh4UIVWVT+G7 zKkwLUz&{4B(n62{qY@yKur2bU8w+Mki4>FBO-L6tpsm)TES&MFW3bw+=v-^1fqUf? z_)B{75?#yl3u~B@K3Fn$bYE$3vXu9Q&IjJg&+pbA>fX}Y-|};N?dQS5-r^7Z!GDaA zN5^zvBg6dVcOlJLIc6|WB_yQ88GmCaQ1VtTg=HMkK^E7{wFHgfqP~_l+y0ZFQ9+@> zoUwO)=4Di28OZ?)v$ijsc2NH8#wwilCX#Th_-dWvQ|J&M@?F<&-RdsAotg@|=fdMZyzGRogM&X*|E>bXV zAU%*?4j5zHdZ7ZB<4i9|kfJ%v%5b=}8>C1|mOBKPG2ab=an~K6axD5nFkEq6ySanA zWIG0bb0DgohiVHt#7mUi;kbcw+AlHkO&_AO4rIwQ4VBaj1Gt4W*~%tln_i4cfB|ge zK*$`P<+5wb83J1R-%{{lk>d;m=$o=Lxvav3RiPzSP3_cHamV&mBz@>zijcizUP%gxl#mX5bwelkkI@(rucGn$}y0$!nybSnqrYS1eu!AO2RP!0US7AZ1WI zg-%@RK@9`zj8ChwwlcPs3?)lLTE^kTqcwBF3CwedOZew?b*ah9q)xGE4 zbpv^Ccm`NCw)<68{g?TLP}x9)k81lN{OEecQo6ZURvJpwq2}qrP6WEBnjDYlx#*FFNHFR zQ5}&iAc6Jy0xcdo4nF^m7vDAG_uu%p$QdN*iOjPy#VZZ}UnxZ4j=Lz~jvw&6MBP>& zwjFKP?>y18FEtACuf{DIUaWyMS=t$PNQ@o<^O&={T-|?L6x0C0p)-H*nomO_$-hXQ zz#TzmFKm1#0fP2G(o{9~Ss|8q>rs6ZTn}+Ffhrmz!<59wWSdDQYTaee;e$#3QGld*BR&{K|Der`< znhflB{ZJoA*hkzB(5aTC$2cT)^{2I|8Q=92o>Y1`YqS(~xMnjdiMuk;uD)a*{dUHz-}m8Phb8|TR!brC%)d#AX9v*jSwV4%%z4m#&A@cgr!3YZfJ0(j_X5{2S->GKF38jE6(2W&ht}%kFZc{=- zv28PDUlBC7M*gaa@H6ED0{$tFywIoOns=Dc!R}bI&NK$>k*YULQ|EHKIhSM{op3Bm zhjMjxc6!$DagFwWrD!A4^^yK&C8NIOjfsOg0v^v%EdAU&k8d-0oSjFEJ44<)qn0|~ z$Mi-2JC;@C5GC&na8ql9<`=g9=&285fuc4fqHHazsr{~QXH{=?-FYtXzc)FfFsXFL zvofXTa;j5wgNZBl$J449(XN_t>2%~a)6&L1oZRTLQ*@{XUp!;_tnTgZ0JycbZSFUv zhlo5wT*kxWYkoQlOl);r$lCC)A2amxecb-0|1u#BXm#h8VMzTw)08TmJao7Eu>GV@ z;_wxNxB)dip*k8=Go~?-Y#}j^7P5=k-8H|*mPmD-IE?n!9+t~RnJ@kfsU^8S#^+?* zZH4zYbrvPRpo|BoO*7!8&(#K4UOH)Y!q~m(QQ9b7i%yajlz^P`bj&(6bi#wJEtQXj zu^LLg>bVQrB1(X()R^nV0|Ee9VpRH`SIBacwKtzPqE%T17Wg&S!V#HBywCt*di>Tj zFD`&5BA0>sfnt}Ar?Q}_AJ!}Mebya`hOX5e`%3BiQxm`8Lx#ENm(ics^;uu$sXJf9 zPTW$mzx(c9d*`>jsk7wovx|BqNsQWZCEZt~S0LX`dsbxvSk_mC8|$U-vM7af=?FtZ zGX*S;7hQ1`I!u<4sfP~Q~XX^}^i^+J`Y>6iYf=k~hq8+ENK2-dJ> zrLf?x%-~T<6}TlO_C>8=w^w~+|86SlRt;2|Wq|^=!LH(QcV3*<9$xPk^iTiSZlWHm z4)5FhtTBfi`MDqFEV-T5tELU{f|AqLXGN9SYRn4ZV5l7@Agad?D=oCnHx;B#r}Sd+ zcJ2@IzCmc(=Q>TBzRrS?Yq+6c^!wJkmX@9;f53C$R1!jmRrU$Swmty}Vvr$|I)r#_ zP$7~4UuOQ0`azkxD(Nkw!t@iiIC?hhMX6kj&Js_t4~K(TST9ZuW$L%mMNZ~)odVel zVObJ6+3KmRZOKzSoH`B4UvtTk<#GNPjWS9D_4GtZRf<^i)YAY)ZJa%2Qzyz=bzEX; zlQ<|Xd30!_}EAS)ZVpUU^}c+T5B7CDmj#&M-MT=x7>j z(yWG>fq}$%n9OEKzMKqVb-hgEa7h$6%4NxiI%8Ztt&rhr_5l$p+H?cW5E?_Zwkp8D zYLnz*_a~nIH{Dz`VN{Q)I?E(o^cH1~)|FL?;KH@~UYql26CBN+m>XM9uIJewiMY@S zmAzSwBX4?KPOgK;G%|?kAlZ!c0P-y_k0v#{Qu-#~lX(&epux2$AuPxno~i-J)2;Gq zbj!uyL^;LW`NXB?_G$CgB^&0RmpgN>3)xiF6gtPU?g-`9dYjs@#Z@a!Q|mRw#W9*; zQMYU+8gj9d{8V?{jghhI#oyx}mk0Yhi;ILOLua*FRPy78;nqD?MF@I>A4FmwN3kCo z5@i{`Y>LgtHbw=t$B|4=0AJfk0Mz`+#?~A2u>ypip!0sqLCVZg1+EomSZ!cPLn+i9 zTd95PyN>Q6uJM^1V9VY!IpYOC<}TYq!rh)$xWI15LVwfV<+i)$lc7sKUOpI%eu(9= z%R&JL)X>M-2_~uCNx*kyC_VXie^dDZI)|YnmZ{YL!KfzX&PZv7Oq{zz`N+Sx!XHn9 zm#SnicD)Fc3 zQyFRuKz=2mO|iI+MW58@BJwU->>!c&o^3MH-_DM zGXK=4S2#KRuQR6qGnX^i56&rp6f_z-hdjTIMH{NI6lsCJT9ENc9NXjZFlXjwm&MkdAF{XZ z7PsrN{BB_7A}$p;?}=Xi2>D`bEaFz$@*7&3x?_R&NmIy7*2_u%kPaHN+Lw=_L^vd}g8RK>u>4(I`p>`f z&iyk~ZKrHp9iTW7niB%KOBT)GWYS^cImu|&e|Ag&)Xb5i*TBG)Dd{{vqd{hA*0 z3$u324UYfB(Zvm3|FOHdv+IEayS%!*^-KK{cXMxdWo1ki$`T44CSU%{U8X9CDRI}f z7hiLG-EmdQ>c-dJRI*L!5k0-ozoK(#i~ddjWN)&Rpo~IiiuTs`Q$~A*Pod!dd+ z`NTA3FM>+m@-YjYE81AYg>vd{o$C0^jM7uVd!da*W>+YsdsOkyzU)!*7?ob=N736C zg(*1yuI;RB6sppxg)B1sM={4Ay=lvErh7VZjG8mSe@S>nVAk z>X~MVQ`LU*_K;&77gB{?{Bmk&1qXBpkT@(fzf;0mKoxSZLfy4CGTH|pjNG?AYo&9l zNuZ}{i9_@UuV0$_mc3-^48D~Ovg{=TYw#Ly&h#@et#!kuLu+Z&mX#k*FAkSa{3klS zIaS;8IPQ-eJbR>j!o- zacHFxY009hrV2fmY7RYPm{o(07dk_b&AZBQQgF>6)QxL``8%I=V%-@wYA-=ehUa3V@8 z)wSL0wpfBv{D(LHjD0gCL2i)iO0oL$$Hx-*n1}z`@hbY)-EGWeJ+~A$b?CwUKFGfY zb5MP$ec=BAs?<9XD*J_t(*WCfYTK8Ll%3?&KDCAl4#rCPdlap^quethQ-P-7t#&e= z5>mE!DN|2&hG>c=lvkTayS3)1*$L7`ni$f4K(rstyv3^S2^yJf3h`rEJCr50+l6K% z?|ork^$Ei)=oxG}Ig=a>E)@L9R4aY6%aNm@L)ZS)UL-Eb#8AmL5HC^U5ciw5t?M1c zRzub`IZ6LjN2BZm{bm%IG2?WMO*Cw+F_gadl5IYU?C?>N*7+VQi^QkB{Vda<4Y#J< zx$pnFRAp>22fByaJ43*FoRwX=%7y)P^P}e@-n8*8%&|Ni6%PVtykA*=I}vCLCG=~= zdxQUjTihyhUUgE+30C&Ng$>1}owY92pNB*ECEVO7C*YEep{jj@pl3>IVoMAizytzU zL%v)xH6s64Vr!O>VryxcwWDL`Da*5^o0O)mb23t~obrVI>eDQ3<|gG6hLQJMY>Bj- z{{MzN7&@oYWr?A~0uQ*lbz8l4mXdqtS#xK&5!o490#b3WtPDFs_=?$3_H`@|O)(2q zqpJ6Udxh<))oFw3e(Nj&M;UhZ+`ZJMg!~FH$S$7`Sfk{gVc}ok!hM%-@6G7M{R;Np zI76PZ#_l;k$p`|jxO;|bSaPquev;o2nXK(F|5ErGvKM4-triM=JnDB%*AaA}=nSh~ ziP_XQtEzWE+P98#V#M-R1JOwmN`1=tb6=U2X6p`~!gIJ{`=q9Y5Pdez!z*UfLJQ|%s334$8?VkqrYll)Kr;hz8iEATeSEX-FH#R_~~ zG0E06>i{@0RnyltCnhsbr_2eg(E5trP5*rDbChJCL|$zc0B19&scTb6lA&B!d<&j0 zR6bgLz|Y=c1pTXg&cM;H+F?KSkEmoChR$(`0cNG$npsfn(_8xmcJCP|n*9S0MyJpT zz|z>y061lY{|=yqh)8khVJCgMhUlK>88p$*CN>>nveXpE%I^1mYo%2ApnYr=+oZr% z|J%ku`~GGtvt;)cm^zy)YD?BUCPnj6Lqd%)_v7_$Jo|=?yA$~l zi@`YG_ov(snA0_lh7RYygR4hOQFa+QvE7^H)4<&!)p}!3SBEPgR0L(h6qc}0=6MCg zZ4|XK0FU-5_eM6FnJsyI4YBqN@k_jN8_>KGL+^ALA#$uM0?ScnEkdq8OD{&@WR(pH zaZ_lOSQKnRG(O2Ztg$afrk6eBP zz0evZdmj22D4T^+p))K?9B|bMSF%Y>7gd$C7sWuG=!6-3SQ=gqam^}(4jnjoyCXMJ z$yMDMF^C~ydZB~?b*E45)foJSQ%lc~pXWNpoEm`cCTd=H8ss~GTCdKzT+^)cLMKl3 z$=|6zXHsG{Q_K0hf0Vj66s`)_wD4kNmv^l98v4o4v5;@%=wy|5ZaiwR=m;2IaIlHr zVpsb|WX_qCm0#;eaA5p!+FjXTa&~&FZvI(Nxvv;Jwi2O3qw=}GD4@>TwsKCP;e}IC zpSz1!?VYvd^-^8VA% z7dl{wuRF$ix)X8rcc>9w?ugO7hRaU;tJVHf;39O$b}v&#@w!tDFuRz5)b3~VCbC|4 zKeduo9YB`&x~>}QTe1`VOB?5?aiHjgdtNvF;h%0l2cX52>#_azk3czE*UXbA)E}I!KYG8y){^>Prs+9^OG-D@vbv1 zJ@*WwwyMfOhQ5vs47MVmKKIrotJ_oJH%n2Pe_F3gi=RZXx)0-Lt&DytwSsj$IJ zX;yP}kJJLB5mTeIzS=XOp#6J>dKYGE_J!MefMr13dBr+Yz7+XQU|Xt8A)+vfsx)1K zKvsoPlXhw|nNSjPJVZm~44TDtThIl4oOMeD0WAm6L__kQ?u1R^S7{FI?h+m#ii!Rvi0!`6-!>YNM`m&SI7e1J^aQhxO|3!fTp8 z1QSdlnIT5C3CoSC3@CdrbRRPU3Q_0YBJ_K!Dq3|k{2El{Ug($-*6!B$Y7}>-W?lp? z={GP|1poPCJ8Mkg)kbte>N>3jg>+$s5I=-f+x(NDjkdgX>G>a}{|3CCx(iUs8_P9; zg|8uD!-5a4dwa)(;|r7aSHLRJ=#=PR)fFsoYd#{js@4l^i`kxJH~p9x#aDpilrZ4} z7yvR;iW$mAMXfY}$-wb>7I@v8`sUl>RY&WlB!RyZKnF2q*wBEOSX<+*PuwgAhS6s- zl0qy~Uyr2$nZM^eK$9tSj%D2mo0(0ZXo{_@w3NV-szCH*`2B(5kJiNnSw&`EL!Wdg zO)rYI59%X462F}>g!sQhr4#Z-La_!mt)dK+3*^zX*E+MH<}KBPrupt$p;K*oZ>TY4 zD(?%On9;oMF~Q$(n291rt;~v;4Q1F#ngJdnYa+_7@n)I5`HMT|kGUfIJ77((kF_%b z^b>@MUg#p;9cqZzbw|eRRvGq!;`>oywsATJpOyTYEPd_Lw-) zVid7J?0?HOFnl-YbUl9 zJ!T=qOFlP7Fc^rP08gV_LDyYZv!H~kag9+dgoy^m5kFC*i+Q#2nYNf?3f#9d;q}=j zdX>PD8>1L}Vo1Of9~b@p|4K5+zL}w8>*Iv*D5Bq)*yK*|UprO^Yup9&DNBKa9YDeh zPN2u^UCKaz|5y*PSn3i}LrLVJf@|0Il{o(SBrl9AQe}{kYS_7*kU-|&CA79X=q_I~ z5$*A{i<4*HC`4XpE@n40Wa5(`@jJ>Ih5+n^X4Hf@zY}K?;ydq9h{QWW1o1mVGx5YZ z9U_zX;Wx6^l&GRBbc4xtCgyh=n{z4%+@H!Kcc(cg?*$Du*3CRuE%P;|L1jTBG=F8_h$bC`r=<ySd)*x_YV~^myiTEK+pX>N zj5*>rB4N3y7ck8B%;ZKU0Gf(h+KemeFQ^p=uv@RYl`{UkpPgQ0+C)>88FwqIF~wSi zR-cA*0m=cl(a?P*pHN$mnO|KqJms<^2*=j$-|ZFQ-5JSx^g90VIC;BMni7qhSH)KW zRT@>mP00%hnawl6M3j*3Kf$CP*6lMSQTKoQTugqux=3Znk`Ip58ZxgFoC!GtZbf$P z#1JY!@uakx**Tm9e484w`E5ERmE@_wQynBU2r+)gO(*tl7w!)i+9md$G0`W%-%ePz zzm2gROoc-S_Xd}CH^j@*p&WzVbvGApm1rL^wUsPBZflHoc@pz&y-ne_fSZh|F8M*c zsZe&p?gHH@HG3CtV&Qixncm3FZIV#)w`HK=lGCAMAbNKu5MKNMU3yhCkblZ7p8!gg zN_z0V!C9Us?cZKZj+h%@6{S!pLqc}}zzs!-MtPuo`5~uNtD}tU68!CKs`}f_YWXPC zd+Yp}&{>0kpwwB(zk3B!cf04}0j z4Yw3WKO&SWHS?-%gN|-@9>;yx$xIvD+aHiOE74~JX~`@{6NU({09-}6?P;OZ{8Uq_ zRm$zQ3Dzt(Z+S<_84*y=X^@%jrNEFJB%}&2osbr-l`fq?yVp^rxgn0YX`iQl4-?@$16K##v` z#0w|~nv7nfE@CyGA+IGCKBYvF&HNDYdWmQWMS|EzE@FjdgW|-G5wXXxIa1;==6+yBz$| zX$4A>PGuPfkDQr%RVBO2PFrq-`f)h@_fG!+hzt?Y%m7$`0qGuo^*!Z1>-in@YPwmA zYbNmlngUS2D;!|(;NIG;U~Y|ED^|?2+HW_~NUT?vc-~mO;z?Xb_gtbSSyy~MABij$ z@7E@`7K*Q@^@+vArCV>BrMUN*df3#w&@f^Q&LF^m834!t0L_fR6`}$AJ-55v?|1L+ zz1{Y1+t%)`+kcnZtz_M6lbyEP+Uc^gB1?z@z7kAG*x|E56+{rkA_$*9fPesiPeGM@ z5=BFnK_VzvKLGy_L^mT^}rYYQtZA|&2f_|uU*eD5LR%MaoR5XRkW13WjsGH9fN zB^x111*Lpmy8zO!N?~1I+II3KOTO}$*wBP)1TH^;`beI9MJR#6EOmsetA^GGkr9?X zcks1=i4GgxpNf^9utTh(&4AzE4QN&WZ_qqvjZb4)S5(&0RWEI~!uY5+J6)Z9`F*7P zbv6Q}kaI6ZL}+Eoqu0%v9j~+E!ppVxRV%iyYpFv#+Sl5tbXg`rpw@ClFe828`yN?DvtZb<^Pa;WS4KCh^^&u4J`OA z>uZd`i{({~zGleVc(SUV{5cX^G#G1MgRLxEXI^Q_qYB$P`@7ENzfqAQu*Je8YrMDq zg<`0vr|#v44UH6=)rgYf1Ni=_-2v>Eg$6sz%Ygw!MrX>$s>x@_$=h{Zmg^`vQu` z9S(D%eOjJTR${L3vfq-o@=-p8y>@kV0aP%2EUl5@$2wc*1N>rmN&L^x zf}K8>z^@2(J4%eNeLfz6&&F7SwPT}=@kDatm#zX&{k4ecg}eGX9@ z&lgXM%4Phm>|QLmSpuZFHRCgPjZI+oz=}kZZ~2_B$b~HCVem3D$*#Gh4paw&%4%koKzmmb2U| zNWe&kjo)Sdr~pIUFa-hm-f0JNNY&4)V)AU>n$})m`g5u^Lg2N|s-*}SQ*-kEyf(h^ z3pupKJTuA9D^etJN#hgOYs~QZPx)KXc3}X@mK8vxc~}a#DgyRMO-+_fcz9kFbNy0j zZ^s{FYj#}}IroKyoAy$`oTp_U{Qmv3kOK4`HWaSQLilS_+350n=mY#_L#RO5b_t1u zMAuF7z$St)^u8>)_rlr4W76UwyQBUMs!MWCAIN#XYni=8J3sSOvFA8kV`G#1TSaTU81e)b zrS5xC#j;~^jk-$N*Pi$(eZKkp`+h~}JK)wi&oq0bt8la?;>RVrjo4e(E|F~X&uIw> ztn^-?*xP(_Rj1toq;z^-SdNtq?#e}hvwFXEx(uR-rA&hi(#^8AOF zj?fHvr{WPw3v)NY2);00QtHzi2{Ru%YoRH4=5UWCGau0J5z0+;7Fy)$evdUCA0JAJ zdhdi#g2v4!mgMS@@H+|OF zKzw{DLL0%i!AIRii0mr!_sz0v3WabAP`%f5!BN_P}@h7Y@o7;BEYNyS53{}ptdZ!%*vM|rxs{~1C;bSG1@ac9Sa1R9~E$90` znV00NY~B97+;$xRf!dnGL(7zHTm6izpT0Z$4=gPqAtJ_42Rti#QKZ=v3lE69ji&0^ zYW7ywe5cTpBeeza&(wOg%u=zK`4sGRl-$F0*S{tQ+2|5Oi7F~ z6}Jqf69t^+mtht2wd1gU6h07Ag@aaKip`5Po*UH+A9X!dMYcYpuCHM(tfQt*U-SF1 zhDTQxh!dV_aF}MQsal{Q=V($8D-@4v(cP7l>49cZ9r$0pfe=eVcr);T7C9CpO!na= zC+9Qh$E8Ri;Y@zI)gET9k0C;*m}anJ>9`j)0x+?%kR9Bpk9$*H17l^`Kb!%MKn<8P zoqUb90R$T`oVP4X1}!;#9B)7}@jL(U-3u}r`L7Wgak5SZR27f(mMs@oL&YR9P6A-V zBU+97BWRtKlIcl$*SRqndzPjc9%tljbn+H9qAj{@RoR*aq4RuP56ZLhz3=h6q2^FF z10_9P5xg7LzgYFJuYT?gf3=S^2nS6$B9G?VX+$ufor(V5?0+kpu7fUG)Ur)J$_%VP4g zi{fL`4fLsYb}SD9Kl?urcORW^1o_OuclRa99fKFxqc(~)nWHCb>fbT!*J`RrY0v$A z+|#(&+saOtmP-`89y4q=!1OPpO~TqEcz+pTLqYFUj?pFnmdhr6@R$@E9-b8hO_G!e zlahLD{<7?+iz9DA!!rEoI8{#f68XfUpqxiZdb*tI+Z5CZxCfR%#`4l1Q?i>w;ltIj z6~@6Vxncd=*W1se9Ve80bW1=6!YF}K8tCY+oBimfrn$LiE$xu@Yx){*c#i}%)N#qi z^1LKuk%Q#V-6c+p6Ra#B`}sYAh~9p$#@225XpVij6Y)G!f-y`>a}>)d!3fOd*4%_5 zq)Qh5ODk{FK%|Z4YWrq^Pip#Dd37F?Bm1P?lSxoQv$-`3V4ev(p{gn}S%3_{V#&BB zHi?r4T62ra#$Hno9<5-4vx_vx!I_1SG=g5e-qmW~%7gt&+hITcoPSyw)8b#k$`DHg z=yGe4r88v);lNm7dU(eqjh+i;Y5*p$Cao1zjZ137Tr$LnPQgZGmVnDqx)&JdeyA9~%27ABeJYS{cM6nU)Gkyh#O8q7qSUD1 z70kTm=ViKCOrs>mi!~j35(czXG<A!9bn6nB|449EQHN|Li2i6rdfr@hOasg?jLfU zjH4LxWs`cWJ|e1BDHyF^CT7W%Oo8%qq3PVS7k|=_RanR41gO1NzMg+`6bER(LSlO9 z0A$j`HA(8>uCThZCAxoX@4I}g6>O`Uc3#TfyN1uYIp^^@AVf2r6h>tOy7$xyt1K-N zW)Ywuyx65CaO;sUh*6b1M~RRjw&tvEE)#O%<@y-MIW>doy&vH=_{VVp>fL`vNA>=X zH-o)RV^r2G@kmXbS_3^leD0=Ys!gB(p0*sheY69JQzkl9qc=CLo}BEJcKZS7o_}+n zbMtBt^;fsQb`GP@cOQ^EpQFJ7;9)jd#0=HOCMtD&igh#6q&2ByChNsjTO+Ohq{7ug zGE*nq$S+9X{0*P+jCiBxGF53SEkdSFSwX6LvSt)9XLqlfJa++wA}CzdVb>)oLt}C8 zIg(@VgOi_8W!B(=^Lf?=IAiJ8j5F|{VmVWCcj*^uqEzQxq3?fRHO0YBHD$L=Q(DXG zQy25RmnP(>-sHbA>4r`oG^f93;2#MVQ795)dZ3mkSpbH`E^_vwZUpK ze>+B1^*=v%>LJtfkLa+7Ya&34pZ`V~00|5uL>FWNketrSVi~q>iSl{w2jUK{y-uOr zX3?fox^S?KY?(M>7=nPI#ex%<>SsEB4Jg9smtlHm(p5bW}I*5WW z_^~_v>K~2{-YEcc>EB!8${5H9O2^op)8da$l}`;y<4crmXkf6)MqRzB&Z?Fu25(xV zaJp%NI;+T*a0Rk)FCZmE3?F_aPp;B72-5nvCco_fP{Hx>DX)w5hIO-V<@er|IL*Q)8soowoFW9Xfh3o%22Zqhc-&JA zT5`uBVjEL);P0uxpEm658dc&qP2|Y>+#lU1O+Dw^=mufEYjiT2={+guuTpcs!QE6ld7>n{vuxM|K6VqIDb~VDNbQ~GSy*=He0yf;kOT&N zYjzXgCDc(SK?sdh-9}TENx6mCmCh}3@M^MqE~QN%Y_W1CnBVLSo;Q6UH$X;YBaJ7s z5Lc@|Dwfb*OYsDS?y^rIr__5P{pf)6GWMcpb9F9A^S3 z(>_4y+Wl;{_|FvLO92Wg%#R5yK$y7$6l?UclRL*o`mMO|Pi@@Kp z@e63vEhRH2i9QDLfHK{A*J>Hg%=w!|K-$CzsGA5t$%Ier+-P<934WWRfW3(ViYA<( z<$@~uZL|W_CRjk*L=fmJ{tcXUkOX=uSmgZ$6P*F$7UStA0(Ih> z28y7pc%k_(8_S0V|C9z3)1t{(iSevNJyEx+D(8Bf`*vy{k|9tp`Zg@2*vDQs1j7YbpoK1H&~I(6hli@8?4L?qHpw zR@{?4Fe3y#NdMH!H(~s_*zMql9M1W$&lUMtM8ER;)jU4eTowYRwwj)^sXr#NHYe{d# zL}OBoqAPa+OQt*B#7^+B>|Zy}0~&9y>iV9&!oaCO7_%%zt~^h3@76swN6&F@1C9zB z_Xb&aA^8!q9lz4Ack8+SXIe0*Q_DyrWJL(_M9XRtq+iZAs+GX~(Nw*BLhLD{M9L>iiA_PL>A zE(JM%4A--_g)09usR}eGnH1(NM23|bch}u~=Qp)Y-`{`%!jrQF_NW$sm+)BI;@=h=ACyQvSkmG}HA1F#52SUJpTEN6kbPxv=A z3K5|=c(dTLG6)kL2?lICY|6TO1qw@X<%3x^!a`5qMd3nyvd|#M){%QcXaJ3+2F0I= zFQh2{NZQ`F4}bR_3oBV~lid)z+EG0o1u2}E5dco`jsC?6_wk=e@Va_+57tpG?1Kz) zX)(jYe^U{mfS^Q+nUt-OR-Q`dVQZ$Kz!@FeqE<_swjMkli3I< zCs3UIc3~U%ooqG7C^#yzz`EaRj3-4K8jpT9VBT1Bq9=lQ5Jg1f;L8GTz5X;bzJ5g^ zLgyM8Lz~#pCmS05Ad-h%7Vz;?Fk3^%yc>twGM5uYQjt^lQc}Pog|~rQI;+A-8mLC) zxd)!(Ugt!0aA$lBs`eB{VET%hfTR%)UMx87yWe4F4{x==Khj}_t=HYZ!(gSqwjjV6+nMfWH z8lA0z19Z#(>g4y0SS&2FV(h8D0|WK;^d?0h<7GzAriBC!ZI0Gj5W9 zc-SmjU4$h+YozVH={S@r?&Xr{tUAnfYde0_^|^x;1zM-^g=@mYcQ)wC03^ z?+xugZJ|AlIc@353F_D}JvgDJwvoISlbp{TbjG^*uhAtw2=0C9YfEJd>7 z;0lYc|%?>y5I}O)S0fkzCRJcoh*up&|k-zVF>p=WClwveCf?LN;bhc~p+FFRs~F25^MCK?yTS*MFqDnZ^Mb;< z%+#g-QcJXU-eR`uB@0a%jizD|7PYcQYZe$^Wf-ejX!MlBILU&87YmR1H(96m|BccQ zhw0&l29>>m(9NI49*7voM$k#j0`SQwwn&! zR56dt5<^*~pDYmQX<-tb=PJ8NYSMxI$3g>Mmc{vO1XaD_WXrnyE=_Nr^*h||X>jCh>OMpgf0y|w)TU6dsWYKnuj08|ui1~iKhl|?Nz zkbrZP;I({5D-j^Pts!!lWdqgHz2h833ZQ3e1Ue+A4iD)6*CCk0#Z{)PxY2@;Je!S5 z79p_CF15lsQf%!VAXcLFRr0j}7(sc?8fEL!uR3y1>OQ=t3lSC`vOLqXz~U}>v}K`> zw=6iS!=p}6|E*z<^|}Y|LB|#WhL2Fc_L#2N5b%&{ja~gQ2>VO36bR57+2{tS$a-uO zAtH{`^|!_V0T}p{ux}#W_o|Oxo zOOZ7EJahQ(coZ-{05LcHsqrjZH+z;_tVyb;S``=t0OgjDMBB2I=vfwEmr4cg6O|?^^x9rn#4RsTt^W7sX{G_$ z!nKji8W6n`(JcbJ%(8)mCNgUd<2Vt9BB#BZg_`7M0Rs71h`e{g8vv1RSwMj-B<<0M zF9i=LG^smKfvOUgr0ThGBsw{gH-5~OV`V)}O))BluS<-h*?N5x<-!87HRIkB8km@H z^fmddq4$o^92TSDv3_Ps`2YdkvQynhR;vcvc@#CcwCMEk(-9&#vL{kD|6vZ}E5A;m zL70o>q0DElcjPz46MLRz6YR zy0btf_l7=7-1V4LbGKKvqW^_@R5UU9J2RpgjhqffSaiwz+|?MlyWY|^S&^(bcmn3_ zjA4W)d4_F9$P7}F14CdlEh2o404|Co3i&LKzxb-ARM`Pvq{v6N40m@F8SX(1%?qP2 zO~4GhiD&qsHSr2?zPUzzU$h6kH4Z!?KuT@_H;Rp-ue1^Neej?LF6V@zd?d?qB3`wL z+6^`KSp9=kAA!VUITj?RNf-O_<$ghMpxZUqnO4;Zm*#SZz6!V z=ttMrbS_2;y}~RuLTU>H|A5e*6^umU5;cOo?BdZwTvNQtYUM`!^h}_%)NNH-@(29i ziWCn}o*_?*(%1+MY@0-Z_XOtLY?ML`vos67aSrn|Cx!MJRmAe|z3A)JD&N^9Oz6C$U2~VXtE6-P zzj!WKFl?D>1lv0QZ`K|8{mL;#jF^VB5r$s9rH~qW*R5$83OF0|EdFtasoE2h6AQ43 zuArt#Qc9SvyB8X%^cyPGr975Yw4+D*wMM7YFF*R|=N82QY8V?)x-<*6Z?mixK!{t3 zvm^@+UMwiYxy4ydgr$C9oI^xtVux8t9jDFT0Q)!S0myG7ILlr*1L%&EH7R@B^I;K6UL7UJmc&n+9|gv^pf`-E+l|MAr-=RZM6p36qc z37ZetlBRT{12EozH({$@q%jWFfa9+vJtQSOkS1$+{obDs67u@<1~fwAk3YxM`e$_W z(pVT{+zqJ_y7RkwROXQRr3vmE!F8s2v}WOzj*BAzJ>9a;(kw*lwg&9wgwO&aB))Qh zlX{|QNIEzvHd;yq1#WA_z9+QHG{8U|iU{i#8ai7A2gsJP@IUOZj`*)BJ?eme-tP3$ zp0&!;;(^=Ah?J%!`2z&ebYkTnMGvDove3S2#v36M84JMiGiEW9pMe~fRQ4{o3|I^l z(c86vk&DXx8#cpfQ z=Mm?XATTFp6a%(1yKSb?;<~k(Ti1*&SpyXBZ#~Q#4L{cLyKPeg7MR~kdaE|$R$#!* zDEfD;HsZEO0Fg#Gc(b63MKnWB4~PswP!(bm_xH&m}(+BDH0moCz3DlM)*i6j;}j;}S+ zii=Bc6E%s&C-13?csn=L!%(p^%or&61OUPa05c_$?viR5O9ELyxFaQEu@%W@1xk!dSb%2&sDc0phzjZQLH-a8@CbR$;ZbZBCnG+xUI%DYKTxUbVWjUON=T z4b3gQpA}6(5msdE2@@m=l$^)Y17kf6ypTixIPiBnHYltAUQe-h;QbygK6wN1B8&3} zJddLwQOlAc2<2Q|QI8}DK!X~f2^NNXW1Lv_BwveapQtmVMVJ(6-5A#U>6z+>uxML962sBA2sVb_NM*)$GdfQVH4YS z=(-%>5#B*KBDPvz>M=&M{e@i^vyQ zTimSnUw>Whnk76Z@*+z|`8Cu=8K9ydGDeIzro*t5GNPInSdAY$ma2YsJzTneNK060 z186W|(O!9L{B|nDJWV8pls8^J!xU4gK9;?*&KtM2tLgvrtr<*y@rNv2Hmqv1lUUn! z+~N4xwhl!X>Isw^x31k;wgEfb3Pa10&_Banh9l$WkN_TqQSY&cC_D|QN}-yH$YB11 zOaCHgs5l+3*8iS$$$@19nVNNG&CBi?A@)(Q&}=Qmd!a1v>%UVkCAYuI_-P1KMv~<3 zkVTQUJXwo765Bm?4DQ(R^HTNzMOBDVys+zAXPT}&rMFt_%kQ+Acy&uJ=qmHj2EedJzwL-WNXQ{`#7R8-ul-eHTF2(BU z>DtXz`tK1Bh6f>voTw)Bg>`WlbE+`G!T`f(R6pf)ux!1OkqUW`y!t+$Bl_?>dpFO$ zIQSIUv4-_GY^w_l@$Iop>knhh?K|tGAIIOK8n;5LGu{Q0hH+bsYnPBVTbib7xYOUK zs$wCQlBTd&T9DBBsO1V!KdKl)!Zuc;(z;`m6+SC}G%wnIbKgRY?KAoRB1Q_!9>yL7 zdDi}|?8fk!DcxzU?sg%j5hvu=*I{|J_B*!HZeP3k+Iq3NI-=)x|23ZPt+3TQ*J*|G zx?ni1Qn(!GFCf`nIpX+p2|bjD1ss~l8Q}esU$ia%juU*9twyq5yZFmC^Cnw6b+ThC zT%zWymE$ntZ0Ld1WYewkTf2sb(tUAk@hI zdB)m*kBzhiHhwAlD<;cTBign3R<`sT7Ci$I*Vvkw>lFgt@y)-O1XdpT<4{TBOvYvv z+xKl)Hk7GL?vbfmAv>x|;~Cw%9?j^pd!wrGkZ+NAA2qrj7V?4DseI_BY5~Kg=N1qH zZ@-Y8V7r=qyt(q}s9ztiF7?06$#TDn5CDXaAzwjUk?`f@15#g{MMDLPO~~(YgRe2z zu4`@fwH-TtownLvzt`Cae!)~oCT@i+XN=0;J8bs5Jm5)wJ!#Wge}6Hw!nyRjthtO= zoba|*DAauu@t2vw$;Y>GAMSyLa@?6=*%PmFEw?!-!tUb8H1z^V5LQTL<~^@&g|oh) zZEN5yIb|D;ZH((5^tK&s*=#JcH7600;@+ROA93Sd+eCjQ=OV6KAugF2^J^UK<7_LS zeBWlB8{(~E$O%gza!%PQC6Gp}t8RSB5G%yUlP34RZnw9|u_J0%$k-(#5T8@8CcGPm z@! zd-KE^)W|X9XgwGf_3R83uMBrM`kAvL8+jGvZMC6Cc^tIdXoGz0_=c{;jVf1Ywrl_# z0n~`d-p1+Hri{Yk;Awoq9KJ`|6H3Sj%j1MGjnE4E$EZn;dU?@|k*z|RBzWW-^-a!zTRcE#nSF7M}g}963D#t{H|eSznh5K-TeD zRA>r8Y=Va~w?RB~hlARx4G{nkWtrJC&(sUO3F$7Fce76Qs}2K;v-EpSu880*n8iPG zw`3nUvBh?r@#`HZzuw_9yNo;W|GmS}b-lxk zckgigT@DA@^@k(xdX43H*KR9Xc=hhj-&Y)RWrJPsz24ociX*qiwo_+fh64^xA&~~8 z{#o>H9?H`5&)>AwS9Zv+f7l(!!kJSut7HD}j%@`JK6AU!zuE#n6{@M?(Vj#3Q4Eck#DvMeE)8w7hF=yb?aayVG0!r#drPbg!p>3|i=O?NP`A zoNW~ZXH=K8>K~pjZ@(LRj5; zt!9O=EtSC3}_!>{lzx733 zDjtV*3@cfI=;ic>eT$*P%{ZYU?GkzU+JC&L%oTlIpFQh$ollwbT;Cp%Px!OTQpot^ zRch)3v!Ik&Y3Q(!XJ+;z z>7$XDRnCft(`VHuw})M4)hB1!B}ml9OGKxbJP7Dk2zTaIFkTJUnV@UZvo_;;e+Lzs zm2Q8~utndh*(~IauE+>*XiE=CTIxou57 z`I>*<23dRbceByW3%V(`s7+Q@ForhVCs|qzNbK4GBvbC)wr*KFr>X}fkZyjp_TKZ& zDxhaOJ|0H1LOW9!Rk@tXe&eLsWrQ?j!cmb zEc2jm-Ul&vbKDC3&bWc3vx$NAW8eYcDkf?IAT@dUe0^9)ErR&z3i3eQ1l3XO21op8 zphm>DuAYt0zx3aQ0bz}RF(l#1iMsEXDd**NiM7?O{lSmuoT)~YSH7aD_TDc-xeafo zpX90D6>ZB1nCe#FhE$gd`0mr{C;Ss%d4}xPv-*F*|i| zQHPu|+V~5ns%3H%qXzS5QzcZ*8Y~I@5x6c|ki=*NR?m z$z*PvqaG!bVkDe355tKEF;H`U92*&9vQE+3zg6|!T}uCZhYG4*1^w&(>ACS(15V?a z#<0ntf;~HmOXc$oIpy~!ME;q4WhKpmK1M^#sCboL{iprwzfxs!I#~LV7j{~{+|mC0 z)bHscFW5|5!uydErB8aM{}R>gK#eG}{4*Ez%x10&8+Xcem$1tW=4%-lrmcG}zhwR$ z>ve^`Zkod~eav-_mO`XrrUVYDJ5R|T`f|KkppXX)ny)eq?@&E+FJ>h6sXcBt1O?G+ z#(+H+R!~l*O5;JN=9T%cd!Z5sLnk~xX{kbu?_fOvFrXjLz!3W#>gi#{9>D?P{PUIi zU)T%wcD_9pbjkb{o%>K>TwjaF?{TZbzQ^L>eoO*2GfEAoik0T9y#1Mdt+CVKt3-b6?Df}+WxOqVRI=g&%j1>&bAZ=Oc@TZO`<9%{`YP8}?6ba-9e&4^hmtf1 z7gq5QF>$NKbg^8-v6D)^`Ed_iR#L^iu1A($r15+p2R`<4_chd(DphVB+KP|Nzj|OX zniKua*_t~gJwW&XUch(}G{?e#CcoI}SRaO*CjaLFIWOlR_U~ir3p0n8V<>nzKW}?9 zUMFjhYnfxRzqkn=_S4+aN&5xl$gkG=JZF7dr~p&TPs04PUz}6Dy0L6|{+SBc`_O|Y zWRjN7&PIdJCU)UCUJ{iv6><=2L^XtErGb=%AN0ewp3|1q9SQ;5_~DkyJ?#g$&6K!D zK06C??rdkpEiy>#K+#=?n`)po;C?hUx16JSG#;DM3tv#fuDWZ>{>`~L>(?9o%W%&D zXSkO?fQZT#DcSv9-53LVoM>_8#v88Z&Ml9k;qj<-}Fw?eDq zJWMy&=4v0U1uXSPi%%zVxYC-nBC}tuuaJ@W&gv;$%Nv%hgvQCCH|6_4zEGC3N-H_E#sQZ=Z(vkcW< zg%uR!O8Rk_X-Q{UD*vrZkK5f@$by=L{6fEr+iRPgM^r?zuHdesg3K$oq9@RbWR;3m z2njwul<6{K%H*X=Nj!PWjLwniPlyOwqn(!6C236EXmYFqWp5Q71dA6aZ4&+MG_7S}B>V5bweo0aBgE-YP^Ydt)P?V~l?< z>?RJ@J3589_rS{017VkT{n6D)?Ch0|3(0pM|xvO`n#0}0maz)k;qKaMNA%T@O4 z*XM-4w7Pt^{h%R^fCr|am9Bg0rTw^po25#*^YAQRDvc|H@|LI)0pdPRi%q}{zipqX z9;x#5=b`=at;fh1-*$ByipqH~ z5?1iE{UfU@_@@Yd4f?{dhCZKF>9n+lWE7IP9H?~Eyn^&zuqxS}QcmJ~|DnhXBh;*S zLO;zX&eBN5+xXva)V*w#wc@Uw`i-8?4Rokv$Y3tUbTtT`owCN&GjgUid>pf>C8e*7 zUnQwE3=3f}LAI5tQ7rrJ_~t_xB~AVfAfYMrC#Vh9R3^EhM*B{m6IN-d8n-Fn)V^}m zUv|29?P${p6rnG5zO^L-Kc)nLO3D_#arO_9{kFQ>pdE z#~NKsoDf$Cu=UdqH>mBx{%D?ybVhgeFH;-IpmVBS5ztJ7z}H#Ez5X3e!q)!zB&`64 z)96pKoDoJ8GU5;!f=FFGq>n%@S*ch!4{~Q>ba9qt}bq66@*agyk=> z=0ZU?qhDM0K`>~%${l-gPRww~L8lQ4)l_L`)rlVx%$KP*ZYp`+nM>y8PdEo>{Yo%+ zrrtPJqUAE-#_<0iRXNw{sHPSbkj8)M<*M##D({(7hWJQ*E4p zFoN?puJi$*JX)gsS=0f1>3I2|~6S z5zuZ%h7p@anr5hIF{9*fDbzB7;;}&E)2_?-rIa)J=?*o@58(+yx@ya(HF^@6oym(s z$#hrASKHKmjg{)})7 zbAAQxh|0sd@=Ozr(b7{)8lW%;&rx64U6C?Epi;1Ofb8r9>Hi4O)`aPW>Cb5_yJlq> z@2`8#xkd2Djaaw%$!;_My?Z>>!0*ms_^z;6_)4SIk0cs%D@sG1(M2PKBU`SJFa$j` zMv8EM`4NF(`GJZse0Tb4`OXoaPp5*L3!Crpe)*HWUzTDLS07|QM39Xn8)Z1XUjs`T z5fN^Uj6XNgLFI_GEdLco;%$5?M045k=5`z#4nm;YuBZXWk%32ul3`W=6F-f|+#0|& z5)dUu1c#jihgl)PG155MG&s&SjUFeTMy1;vfG&ZNpWP)+^q<8fieO^MuWzNP`UhZ3 zB;?npwSVK$_W(+a_$=I(9fH@i#Hu*utD-iqY1c_RRb7VOGDwcM60BNKTyq3qD zE#DXg6H0!5{8+}d8%&PKo+UrOcPnE%of}d3k$sn`_y=G@qGF~<4r+}yM2nhluOBIu zFCjdh(ic`27>ganeORU(chA3{9H`eGpkM;~ucboZ+$21)X<^`VL={$8edczOcG{L? zOjVf?c_{QzUZ5tII=z@8`=mqQ?Nrl_=?s)ih5fx=XO+}+DbDQm^At3({Wk69ceP1m zz{Z%6p^*BD)u=!VgG=%`6ChwH01}R4R8dKeej;V{zsIua;4ci>!B*EHYMd+>mT85d zN{gRgyPcMb5t8H~IiN0}{v6Rlw?E#|o@GU(Qv(DVW%iWe|7uciVTZ6&>LYpJ2@p3G zs_)}?VK@*vjto3PeA%s}#yBGI=rJ$4Emb@u{(~U%BsfX4 zr~ZcGh}gVCxgG+oc-3{5n#C+{zvgwq!mTL;uv>+QK$y{ngP%s--69Y!X=bUeeP`sE zd5J)2#Ne^wWA8XFl86wvRruM8z-c6DyJU&3gp4mv9#E$pGZSVDZex)b}6nTVRs<6^jeYfLr1wle*B+4W+~Mu&X;U>#3_XqA!K&`p zB?149*>k4meH1M#L~q5;kN@e3{?~Ul9sgFh=aZSez__Qvy@T;F`YgZwgU5&?SymzX z;r|Nrbs}7(31%weAk>J78vqPOp3Iw;&A@#E1=ut)@EkF&cccIvN1crX@NopX(MJpw zCWwes)!~MW3O|knQoeTlkr>J}B4C9zeP;L^aqw<=1Z*0ja2ye~b|WyW5SV(D#vMoe ziRpA{9fbh#U?iue@Qx#jh5lhcodrM1Kh8A1Lc4SMlw+53CB6O)53}UX zOYA4)#Za_XNHhid)*1){bP5rOnPfOqYq@JQ0W{Lg+zf*h335UpYTIf$?$j8$vDU=| z7mWX!TFBjl)OxtzpM!41zh)}qAk)Y!wRqW}CLKo=gNTtiR*^V<8i5N9)ptqT7g#U1 z%5kO|IZ2*n`JkmWSO{P2gBhTQ74RX z!{E`fYhtE74t0>r`qxeOy$^`cvS)<-%(cxWlv(wh)KkTCPI}ZT1XKQl8g$Kiv(mn5 zMk^%qFr>$+MpDZ-HOfJgHT+ycSV8s9t!4?1`qb*tpR^IW^+>2CQ+1FPz-rF8hbX?CQp=D@F#hLQq?9< zlw2_TyJ`uGw$&z5lu0llcyhZl3EBNXE~Y{bVj2ne)l`NA6q`oQ%5z5G;yB`2>+y0| zFt6~g4tc4JV1nlp7Mjl_&omSSNJVUUR!|v$s7;dTWx=BQqLs5Y)(@ z5>il&G?q8cE8~dFyaM~=kyr8;sDt+dBC+U-Y^Ru)Q2DtBuB!aY9#p%MfFiq zGaPUb4H*($;%eZNnE2jGC#WHG{I7+BgtsNQ-0eJOsSmX~Mklp9lZEeU`IDFIUs`@~ z6Q+q1=G?_&0EJeFB5FoPJGIZoebhllqzTz^P?>Q;cpSj#OP))u_(-e99k&J^!Mpie z>f-h8rrDw_tLzD=GaPUb)QB`1*Kag(!B>w~ZG0gP`d0ePe066{*Ms_1v;(F>4q}iw z--Do&9g4r}Maahufk*JJ@m5fTo9+?LX+yoSn(tPaWFlT2yBc@BBV^--1hMaMzFor+ z(Q%i;TV)ZfX~RIh8;)LGr|O%ve=Qwh0bqlWCCMBC6+FSbHXM7k3U0;-n?}mIX+&wH zqPybX?KmG^-kx_bE^4TOFrb1e3+M6w9s{rix5<^oD^i+#yFu|2i|Mx2zNwE~DpmNH z4km{<2!auF5U69T5ryW6m#yOiQBpG;a1hoAT%@>tZ83k!+(>fALV`@N%U;ABI!qppr* z^oo{F-z1q4!ktA+GvI(iplAVR0E7SlW=6n_pa6d#Z`<$x?!LSGyY07KYj@YSYgy8^ zYu&Q8-P_IDmNNuPU7;l4y`&&*qLBgE5COp&5F&z95Fk=S(a0oxPyiVfBRqmVh4_f^ zhyrbOS5^LVh_6Pz{G6yDFV}Uv1?Mzke&b6<2@_M?^pbJ`!;v;1U};B4mOnyW4;Z&9qnm zBtm9f(Dj~O2eudc^Wj}^Qfwk*I3h_AjdX#CsO98!AuFfgwGvra@GGH;zciXL8+!|D zA6~>pHXy7-#sRJgzb?TOOo+cwgJZQ&nu3OZGE^~GUjq|uzOsjq3J7bb4gzQ?Y7jf5 zjDmrxf?*F|3Qtjg-W{+Y5z%)U?CVzcYc^jovSWzBeGHXRk){x@5A{qsqveybBOyr? z^k_8^Iyw1FhWck5dKJf*o^ts18;&oCF&_aY6?A-rhAwbPj20#|kz_;XW+5e=AetRV zQwyT!Nc*8AO2qaxVsd|3pWw?Vr~RhaY@wQC=SNHpvKYfD>8e;p#w8?qe}Qzuc{Hgt ztEs1`sjO<&r0c1Q)Yav1C{3I~J|glL#P1VNXPXe5Er~s($=8S7yQ1vnS>P{h*D0iw zY-5RW7cJ+tJO>7`yqnaidc*~z#bbGwlDHtygx2T7*Ra?H+Q8nMqPph;&g^>WP z2{0r*$B~lP2uk^mCW%cvLj;^9S|>8Z55L@hu5JFq+30REBHqdvirVk020Kx=Ro<*} zGkVz+&LoJ4sl|Qwo(*>bOEKcrYD^&NA-E?tQD9^gJ?ipftCPxL8VFN#t$WqQbLJCk z3p7*qP7kZ8n_t5lJe4Y%SKC(fH?M&JBZAH^ zI-^`ouw$^OzD+U}OZBM=!m!I&oQro1R6JxKzWk$ttH_kkeYOb9L&#G`Irvafm#e<% zISmz6`C772`{Aqac=%P+)>CTLD>{uz-Cw3(C6p1(XBnVcnsC0!r0|PJBu@~+0 z=VoNhPpD`mm0Y3(B_a-BO-MLqmm)bSZ&}r;3Tm9J@g-uNC4C5zUF`4DrUGr9Rh&8l01X0I%I>S4+wgqW2@LP%ToJ|IJU6`86woKdP ziU|&-sc~d2nUNMQfVym5-C6f0H_aSRt$o=)=@~u3D`U33SFrJFQnN%kS!OZj1|LvA zK~7{dR?XsO?RA72cvigGeP6o-VGhRsD@3!N=_vd8L>{+s|EzJD+`n5q5rKsl5-HHc z-t&sIf{EU7tZ)m!5`rhq`3qy%1JbUW#2nQmXBO}m+2tjubwolYBz$ok+``XhN?x5P7?w3;ZCE@yG6V|Ir0zt!;XF{@%F&XZ zjqVx26hvzxr^2YJRn&LaHI;UgFftRRk(7l|2csMrcijmo{FJ*qj@cn>EPWD=7kCL8 zX9iYJYH!q6iJw*1hkA64Uec7~i)UpSDS)AM0LC0sz)DWoT zW}fhcB>8xB_8GMSWOa~ALX-yqfh+$`JVu5qcTzGFs4Z zbA~cGEoM`jv%?J&&xoDLw~s#_lRyvZ%vGq7sj4mhR9|<+1-(LlHf^a$$eKh>l};JK zi}{~w5Mlpb)zZLUw1b)P@>~46N`VOE@K-KyT+Ppa48T{(;z@HO!IPEOQiqaFf8tIb z{Bn)QcnYe<_rGG1 zdmwwMJSjO#$Ki$f^GS0d5rDoH{7xcF>TwGk+SigVD9IBGFpmSW)dX?YdsSEIq5(f5 zul(`g1PS4Uc@e;cCLZXw1Qb}&kpm}W15Yd}uRWaYN)`(CSX*J`Pb;ub9pLqX+wuYH z5g}KX?WtXa#%HuEe$4J^84WJW&zE@dY~~=-AXufcSYM}q-c@k2!uH!NUkM#+w}sOcu8pR( z*Tl-=TVvDo?xIGLOJGa|8sJT%+Niz(*cUw|5%4f1ZuCV-9zL1u<>CZ7>=9m(1yT74$1 z(Yhhi{1K)2uhaA4S*)=zrs#Oi`rUeGEBSZ#Vv}JfrU|6snpBkRyPKAOSXfxU(8~Ynu zw2y>;L{4)=2oFLE?`nX3CntD1&_K8{i|Xs-;qq)tQRl-q$dPwOy8+cMo=VTGIPj*v zQ9KHUY>JP(OZAytgmA>NT1GJJ?e4a@NSmN+xIq5uvR;TTz|eXi@*&A;sT^FY7{>DR zYu+7$)o3x&*^8!mVhTY?0`b+TNYMF!9G)*Cjtw67p4&?;KrfZha^s1|tL6L>O)5?j!B1R4O6D+*skvkUGk?P@;jelKnWWfD zL`V~536Q&?Hu<%xlK*?zQ%M9?b42hl+~rOl?^)NZVtZGIk{~VcH?r(|oM6oL<1Q+G z({4U*iGB_JwsyY4@AsqS@8d>-rW)3=Rc9@$aR@pZFPLA!D09Xg>`LRMP>G18=tC7 z9~0l4Yxe_acCve=Nh+CEL;vxvbfs%T6|EaBy3gw(?w5eiv;I}$kClK$tyM&f$oS0U zD{F|;v$h}g3^CT3`rre6inOwjhzC2n%jVSR_f<1$V*K4+wvGD7o^P0OTJv06TJj<5 zi_BTCcXcK2`EF{##%50NMT%tmGk(TyKH6rk zZyiTl$(gKbl8w7AaQ%FE_;}TD<7pyxkxNC`GS_~Gbpk>C80(Lh%^M;LBO<4plkyAc zj52-F$TC2T&XlSLnxUu~os7|eWusbv!CB`Q+dN8~1beIB`@;PTh|t2jLH=HTAl4I%F6xFZIO=;MThTyxr zd3$mqx4lxITqlJMH4uh~rw)SEujTtQbVE|WxeB%SqK~igZ9i>Q*N38`uVog?_~ZIz zANt!XU-9*{AFTX^)|S0C6wmX8$DmQwzAs!;wE!Zn4u04VyAQ{RbY29j@dGqbO8vRm!2L^Ih>(q*PKKe6a z)T>n0icc4FzMeA^8sD*fDC+FCUJ(4*cXnDu#XGu!BP_{%xx3K(a6>lfq;Kl&9}rbt}ieS6!a2!Fc7H zMz#uBaY3QAIZP>YLZmh)lG)iL(B|E!n#N`@(M55)4eGR+AXTeLUO!{2z1Mbmf;!Ra z+szkn>u0}KRz&k#dp@2w1iz$nUsrk(H&zsmU-icul^57)dxosN!^lOPM+Io{)fx z!F|0Oy7qf=4(oiXgZ0uyx=8A2^jG*=Qj7v{lxn4GV42$aduH87s|zq^G$X5{gL3iC_$#Vh& z;)->V?FjldZ53H=x3y~|$U$%_=V&;9qA^=}Uxz{b)dWtSTk;NJ-ocOECTj=1o6AJ@ zOcadl7KqT$O%DyN_aMDgD$)t|uqR0s93L-G5?zLSquz>pf!4kUS+A(8z>tniE~1{m zgNgd73&SoPHIJV}N5w?RU&iTxjE@*`R_A_IA@bpV=?j^sQ(;APN-^1UC^fB-V*B2_ zNl^r}a71iB!&ebuEICP#p$Y2F#b(%N^-3zH#aE=Y55nthJ@PIpEFNX-4yi&0HI)1c z2qhB@-gm+;5=R32%YzX|!bI}AXIeB03<5=Y96N@PuIq8XZeOp7b`cQ-YKSIhM3g=+ zg!qgt!L|+4Su8M-J?W2?Ez)QR)|<@np@hvsMUazWL_`6s3CH)RLQ5eU;9zItJ1fM@ zA{yY%4cBE6eQ?ph2NQt@*q(-HgOixP>=s6P%nyBc-1F1ELcH)9dbnq-kh{sge`o+X zqJ34+pt2UxE}|N)h$6#BW8XytgV;Dky9ievvhDLD`Ll=yxYolpwBh#c!+4ZL0)*LlC#XW;(*F~lgewweY{LXMa%sHN zTBo&l?mfY?o8;z8i$S>kAd6uYC6QqcVtnSba!W*EI5(?4q2P!n`#xP4Z2kDGOu38i zs;tt~2SEb)8QEiJ2GJ?EoLsV;ZhL|}383zw=K(?rDJMZ>zqfNj-AhC^0jx5{SQ&B2 zsN*$M5QZA{ZV%8v8FINLTwQighW&f!GKQ6Mdr5$3Lc60}Vz8^>+)$+~3RS z{oZVgL{C7kSfJB`ka(~j^>%XuM8tq(f0|gSDU919bB{lgR{WMDCSl#kuH2wJTkC z5zhM;0t@P$HwI>YUX+aB!sArb$4Qpq#joVP_^i-Kt-_QRdr?xw6>+`>er@l9A1?1!r*S*B+;=_uklR8|$ zKRZx0^}j-v7s0Dvzhr?&ro@N*FG5%0M3iygkzQ6(Sw{93=hajTXiNHw^U5*8xQ%Y@ znh#Vwb*XpPqr|kkPrl4OwbIo;M_32mRDV{fgeT!hD-q}BmA?71JbHXY_dQmke1vH) zOB+I&+1PAX4|D7*jTYA4+jVt{hAWCuB=m-PxOx2;k`nG?cnvD=zfn)HKSQ~a2ub#f z)7Vhta~t2oh+waaFZ=Uz#|tfKMY2H>{37ConP*o0@;R9HAKBrz05C>oZ+xHX!edS} zfED35Ej2~cNF!V+3$KmLsO5Obj)*}<0EX##niv*`>$ZoEmI6~PSt1R z*DpMb0)mKWfR*Mrl|uJwH0^2HpFz;Nk@@W3ze#N*L_GOQbDZLN_78fcmj91`1MmEa zN;S26{xDUlzUjkLgEXKa7>0ry(l7sK(gh!6yuKj}5#8??({;;^!ZaN2tv6<0BIh8n`W;uHbmJZQ5qY)6#ue2Uws2<0yOd>f+tYOkn~nq`RfjF4!!eSPnC-n z>=z*P53`QFh6Gk*zH7Y9Mv<{F84*qQ=(uQ@f1HBY71nRgLUD~A?tg!IlONvO!Y{4p z87;oIFE8@`Qp^UW_(3pTw*56GTNJu!^$_-JoY)EL9WsKLf3ZRYiR1%V6O7zaKba7#F1+5Fe(^FI2fGOs(P4$99~X$(6<^x}C?g=7pC)vL zOc=LC-yM3x?@hcJ6BJpwdHeulj@$Q+vIYDjnGLp@qvOWCL^h0l8a0L64q#0jOyV)8xiO? z-1g~qPn3&HFwG{S`Jb%S7xEL*_l~iLXNjOA0Ad#rW}2D^26b2>E1YovgN#w~Gb`8p zbR*V9x)D3vU+=B!IpS;?Zp0}XY0>_%BWB}p->j{xKH?E$+PFcE#0VO$HyWKA^{7e= zq2Y0(+PUqID>0~zW#lCW&~UiXwcKRCE%(rGWFQzF=`QKVx0JbL*-4iEjjQ@^4MJyQ z2K2I?)eG`|s4JT3hyVW$Mn(W;5wRSbLt$h&eJGa|W*{P%&N2aCYNGt*2I{H5LuGIP z%ZN3IKQ{ld%Ju-pZ}H9^gB3>Q{qg52r+hzfUC96=h=3gC1W2_-xYA!>t|FG47=zFR z*6Zn8;N=A~p^)r`8wZ6vv7{cynW=MV?(pHNgW@%L)M6i6$8UyaatICdfbU*m7;}gv zuZ(QIL%vnGU_pv7-U~Yp+V&|a8=s&D4Fm{XlzwGXkzAxI1VdRy0ntq~fEDIAvqS%m zDco;e!Vzoq{||RMJ1{Sj(h!3zzP@f14!88euVXazVD2P$5M|3j+=!~DN znf6Nfaze-;sy=lK4*4I-`u+b}nbKA94A2$1N(&@aHCdo2gyt1-@IIQ5TzMtaf`b^A zk*qqt?{#cMlL3lSM?~!$96AeXr6$4@ISy;u+rY6jD-m%3Yl3^T`7W$&S2sF$A5!kY zbhB9R?DM()8+bXoA`qUOl z(%e4Sr>Q2S_J#or9k-a*wuWLv1!|#*8|UdoADr4iR4(4&C-xaV*Ra6YPrRK5(xx(& zZVD0KI4*QVo~lUS0S0Qqi06}zH^$hkTy-=jZ_Qiu+nNmae_clM7#r!(B=Q;LdkIQD z$1CEkbD>Rd#o9xcf0L|`LEXYlbAr(Y`p+~Sl_xEmg!fHS4 z@N3t8mzm)IoJ@;WhzK{2>L9T!*;H%(=F#?uCxT=A_)PjvtSm6zRIG`xB4XY=A+H0{ zr!MCP#0}*Uw$IZd-4^>gOlsMhe z6iY%{=G_-m2u|svm!6Zp!f7LGMsON&+=!($_B=?_MGiS3Bhz*2K$?}0sCvqm03?lw zKYO0oDgOwW&4?iu#3J<5<6k-f#Qv=3E?4mlV5B@5q^}W-wjCsunqQ)kz#~d7P|7pt zJxxxJwXcpD3N)G`0EaHjkZ#3DG}74h`$TBUucF7g9d)Aas?Gag#+h9y$EqN+3^5xmMRDFaDzj0nPlH35CuYVdW< zGDMw2yI$f~I9-V&H*LeJJ7N23|6koBf@?RnF0OXp;3&$P5uC%b(AUyb83smzzjxdI_wy5K6)=@v`~~{1JoCUjlQp7JzpgkPK7bKEcht(7&bs}X zuaX>qGa_2(tQARk;wi~-DK}#Pf*O+=w&cgoG~ThP7|#^$&&;5Cgyg z4p{^M5#wN8S|-fufNBbBpe6r9>(IfV00Bk>Rpu%oZ)g8rBmYD=h|qJ3dC1`g`Ol#* zwnMn>@IoS(*gvz_*_a?~6-nJojhvt?IGqCa#%aYZWIZ*I;4+l83j)5JFEDm57lBGC z6V^pU=%*S{1hNakvxYCZNEIh#btCN%IQkh&ct65h21E zGy$JDXnTmG!_wx1ktP9arVtKbLWfz*m{TcWeHkj|S5c^#Tm6JBA|kOqmc@rA?{J8F z8r;Rb1%9!emSivJ$jGoVzj3$g@o=0-R|P6R_a z|2G6=2DzYz&XuKch=}>yD0`L=b5>e<{u!Ck52i0^`a&#e>l2sJWdHgEr^cH;IB*2h zhDKA=@z5>iGY0Pn5qp&gIDjOw5rbd}LcNs)(sb&;R5>jJ)j2z~W0}dK;2xF+V;~VwsTqx?O+>{| z6L=|fEiJq@yUn^uq$V>WBU1sIk~P6bO%tF^P!pA`97hlk0{{d7Gebr;002)^tti3( z3v8ebT$1O^l>Zb-QPjecwP`qCk?scYm^%vGB{?I>(Mi8I>E8gsAp)A2xGOLK!vonr zC+pw3Pttu0!2tMehKW@GmGIc#c?A{l9WbG-JQhbrP0O6j+~j20K5g3QbV}=y;_BMm zoK#j^RF&$fD_$Q@F_ei)`Ese&MXO@E)hH{%`zyJUO2LLl8U`Aj7 z_kO)?y!X%Z?mcev-R`y9zt^3%wzO?YvAWy3*R&8>VkMC*pa!XIZ1^Gr0{gm$e2q^ahK@kE36TtVA5C8Vyd`#6eWLXN*eXX)y(?-{{YF5^^HFk%+ z?d>~lf zHm%?F!L;It8>F@_sDx7t!ucu5?Zf8bJB#;Ym(gNOC&kLaKVbuUe{WU-&%T`e>w(+YFS*=R6r4NqmO|wK|3SZ|n!&VeL4BwDJvW8jZj)Hocz0Sk z5AGj$%i%1)+UZ!?*jhRLi@V(_7Q>troh$7WU-8}=T1%MfF) zXNO887ryVvE-OHoRi0I!=VZGaRY7xDTD_$m53x2fSQ#s--ZZ8F;i8KsLnwn^c*MLm zdw{)Kvu>|v#H_9}>g_xB&N{d+Gxc@x{+h4$vApG)bGtg{e!PY!`D#uf(oUxCVza|p zj2K=Db`)^)wyAo@{VS+F$6a>{vK4029h2t#nn87y=&Z99ZI)~6tE=a1l~nom_>1_u zos)Q0&P%IFrPaRgUJ}><+V%pvuw=L)`1q?r352YC1f0%HHp{;Gv$(KMjNk^bGuutS zX4NZr>-6!GWmhXVuPTnADM&1Q^H}tJf4kn``E8a~1QknM%KXcYgF+g_6IQjHh(=vi z55bQyV%H;)BV(*-IPI%HB!2{+e+WO6VegCz$sn>R=L0uZ4}RKL$6(iG+9gin>%*@c z!jQvVRhB!p4{mA`cU_TX#AB2m$q*8s6WY7x8g^N~2Q6OCG8&#>C zmv3f>Rm7-4CjU))k++LoW6k+O|NrM?vRzl5S6|hVO>7LbP6(ze&kwzY-d@wj<8!T{ zuaV9DPI|l6Jz=ZX2&nI3T}qR5F`}B4NS%>uIHI#*xOVb1iNnUus5pGe`pS0QVz*b7 zi7Ks6k7+SRTUm)Tv~jWf^MAszZ*9#grR zp?74o@$f2Bvn-dh>$1r=?qsps#8x0*Zhcw5Hu3MATpa6h`A+W5ipR&hs-Cm#1?9+V zZx)AJyek@z)SRuYJ2}TAYq@F>PRu-Z=B%z6iQ%Knf#ZApRoeabXT{{kMuT%;OWFvk zzfL4LA(&m~f^b|D20_dc{$NBB{D2unKPa(A?<;d@BqevGPKo`?U>U!bi-7Q-T#kpA;$do+C*%rIKT^1$hxc}H-^=$e2x#dG(J#QC0Z{5SF+3h|# z4}V`a4x8C_2j@{D5f6XQyB?~%RU(hrmfPlkmog0Am+@m&!CldRtlA7lV_G+)W}N2u z{;?aYO)NJqJ8LT*3@619la6hRA77j~4yCJY^*6}o$mp_})8?9Q=TJ>pHL_X2<)M2H zT$ksv^D+Ha4|0Dzc(Vvdz*0~ggnnEjeQ7VaNLj6}?yu*Z&CJx#U<8{(9gZ#JoSUWq zj+)$=3q}#<5lp9Xhu@u45=-0VI*AN+fYzEA`8xi1TRhL1eDKitr}-DN;<^OKt4X_ur)qsumCUUHSGtWc~@CezJyf2*F$tC_4m%FF(os^g*=#}VN^ zDw|g7rN+|U!+4uh(mK!MGM(ejFa3%n$-F*ut!E+a5SYlEKA3WT4=Bi-KBxeef#qBJ z2#bS@`RAD)p6Si=Oum^A5C-c-kZe022Zct?^9Pt@cchV@_M7xmwoaJJx?X)>ke7w? zezvK4BjN^=MG}5s)O${(pn)quP$xm6n`c&Fek;yQ!mO|_R7=+(5eGAU5q34#C5Q4wxWv%EcxritbZ)wQBGOzHW^|Hlt zfk{XVnfQJ%6)1c-Vp^{ei}Xf*l3uJaa~SPG^kSKzLqO-nBk`GLOb@UAC?F z%dQT(N_9~M*sv<>rs!+nIApJ>+mToTx&u%g`9wpr*;p`s%m3dh#MH6zlD#8whZ|dK zmS@EvLUC&IhLW+CblP2ajssJp-IVC7cL&Z0L{`bS%A9l>)*L^eUndpFf9wu(9eb4y z%Z~r!flB<|Cm_CrSEmO_>XVQShU#n`Wn_^uYC`R4Wf7AuDL_biu_a8lR~+D$+1hUv z;X~jl5LAGrXE`>5mJq_y`EA!A>u3F|3m&3n_ca(ay9}GbBZOyRKPOa9Xd3p?lc5CB z3VP^1^UZT@jWz4PIltHx8Mjq&?EJWQ%!gQ`F3fTeThNc=MLaTF4ejq@U0GR%LdSYn zvrJ0E%PwPhTqa%Q6P$~6Joe0xR@p0S_9`)wb{CDm#g8H+Cj^5bKk@vZ?*@kY0irps zfH*IOz}`?EgMOHSoTmlBA_m^|`6|LhCJjzBFS)bwTV?t>_FveR?N>2uGsUYyYt>4< z%c{i^+y1%o_SJJdMt&HAzg}E+^Cv#+M$GHm@x{Iz3PWBPu&*=6thZL%(b;zovZ*%L zE|acw+-=zGw>`Y$y_7A_W;WEd`s#-HMwS?={AqlwK)>z_=XQLAJu!22JDcy88yR?L zqwrjoKzo&Q-for8cAXbCC6#}NgS~yB2mb3ER*)BlSN=|6e0#!jV+l>w?q~nijI!H& z&)44#LSW|Vc^C*1mtora^2hKyv{I6%AzIZ^0aKVqdEqD-uVIe%QRbZ$wa+=DG@?GJ zrcJZDYz(W=P^RqLOboJd6N2{F-n;VK55BET%jo8~0z+IL+McC-&u{#Hef*bypyy@n zM}ed{_1CbNOjYC%d-U!5@y@NrNphXbuU8zqAC=#;mpInZiXS_9g!P{d-Do+d-dw#Fsvzo^#c^@whNX3V|PA zcmNFE62(1wv1V2-580N9Z@4U4)2?kI8mq(WB*h^p?cFdZ_}EXa)3Q>$0zt!C| zr7FQ>SPGN_^9S`_+%>G-R#&6{8z0D~hLEeMR*bUcgVoAh!0;H!Z1V1w(6W)w!Ev}{y6ulsU68K7B2qmqF4=ld7iN?n*QG% z1Jj%qh0YiXn@IMpUVT8XYZ=n2`>kGhC6&dEYlX~zz@v$O+5oTcTh?@G8Wd3dLm28y zAL-H6!1-HokR^u1;dp@R2V5zCwO51oBY%&c*C>8j=kLp4ZZ5=+*77xXVtD;^dqjNL z!@E-KXDi!1P+dbkmQQ)bwZIN>K7K<3_`5>*1S_!=#5@wzAi9>#sHTnMwTUhWber1f z$d$OL#~z%nNA3jWSDFX*Ksj)RLKAxom3GZ-$7rAuWfrdSHvnSs(8jQ^u|A zt@`OdJ-%H#+WZ-P4yXdJ8cJ1Amkvq_0hR0zfA3ILXUTj#hR{HrZU~6O7-hXdPsIX~ zb{f0E)b2(4fqs-V+Ys0B1cQ7DbF8uWX)%#Y`g%NFrHMMI3aC$KuB(`L39&(EfA$#N z6XJMOs42X)a0Taw)i2ng9Cms_hrpZon=;-Vx7t<^MV3lqV%*gCvAboBx820VAm7RM zwmEAi+vdb2hwm^RoiC8OJjQxj1lLhIIG9DvlrE*v@lW8#cL=q)A&((jlAr@}VCl#X zg5xZYFrT6zM43i>6o#EgVF*#gvIWy!F!>6QF6##L&OK zW!j9s`jd<-eeT<~tg5`Q(!Tg54Ac1o4LOf}>tjD*UocyKQFoLQ5_UC*%tI%2y#Hi!L(RI}UbsgewF5C3f)`PQ-%2+37nqp1oW$a9yjkZ?R=KR?i zjaD5g+7=$t$m~*iiXOl`3PT=6Av~yu?RLHdIs<)_4Z+jEk&uH z%4CoA3Tf&)_<)k$;&ZYQN@Ghdho;Wd-AV4zC+w9v)Z5BYS#-{>W}~K90f_|5DpRS5 z&4@F!Pr#!9M9-`+{tmZed|S$ zy#XyqxLjK?l>&>+YiaC^zk{0KN#lbTOcIteVuqxAj zm)dcdY2=_K-`(EMq z!>`@F<;iUk@VD;P${1=jG9W`dkMc_e+z7C-8U6Y@u{ez?$%Q{F2L1JKN|LZrj(yn? zFw7jX!_fFoc_@ERT@Ko<|Jq4+7fXS>_n+}yQuEwXw`!aPlW#^h+9S`~MsPYnni^c> zb`$|=aO_9?HOOBaw}WPErc)Vp@y#6;CgxKd$tuLrYTWKrauGsg(A=0iHK$?zt@+AR zu|#4=cPIn6@W{St{R#BPl3U%^*1aW_(-nKM|CcQd*spfgFVP*tp&Vz3(UBCS4D|Mw zGUciVvYjNUI&|M_rvDSo(jPrYB3 zH*VnYYn0TBc=mmMI>Lh9Cknv+&>~^~ll!P+dCO&L(48&s8~R#2?op=5EkxJPqq>g_ zz2-C@YLXZC@2-9Tc(bprt`;|I`eSM=qklt;|8^Q;l z?ryVB7b&S1;o!ub3KP5meH09tT%x;P0ld5W(Uai!&UwEb_awGedP4oU7S?k#>f;K$ z{YzVy$Y?c6S7s^yY8roBIC?dWjbLUjF#pr*;J%53%*bY_bM{KZV?xHUKIF_ zM{66+*;dI3XInDr)liBa)mT9&*AvOwzRzj>-YU(GyREJI9 zSce}(VggzFLNL8|$kchLl@uu70ZQCAQudlVPz?a-s0M!#sI6MmZXB**A)wehKhWEC zjw{Vz@r5w+D^yR#(d>Pg2&zg?HzrtCOCWLp{osW@+E7zG1}TCd_?~I-DB!GNf-r%Y z`>(|HcN#w^oK~(H ze6w^^Q*B`pqvw;T4XD9%It}s0rNaXP{H7)=Bn-fcUHs(%){|TpJ|8^&v>n7X9T1EQ zJRiE)4uFtLg&>qmhafQi4M8TMLJ%mSLJ%r}B@j7)e_*ytC0BWYLohMOHwc*e@nV@z zMk+Sb==ryi5pz7_P;7W8EX)cWvvyLZZlN+HSV%FS;?o}KAra8*8|dXMglu{5pYB+qcyzeL?$(_$hn;BfxnxDq4gr9CTK@yc%QW12 zLo=IaWen9(UsRLTZWW6B=KC#KYtZ!fHy_+ZPi0kN>I<#z{j*L>m%~J(1aiJAT`g@_ zrnLLk<9Tfz1z=p6m04`lsVdQixdfbrEn?a3gjmj^)-eSD&%O0FE^yN^?!_LHMX2d5n!f4uEI?4p*GAGS87INPvBn*tE*d`p5AkdUG;_)EK?M_ zl&vPqlqJPnVo+kin7YEo$*>xxJ{kX;40s*8ik!ZxPjp?qTAv*^PoSYxH?&w7x@Da# zo8r7?be3SmsZG?J*EBDV`Hhk4psVXL90FSOT%^+<7Q`(zyLxy@mgG{%HcR);CBz^M zM9)H+=K~ZHiyxmqjqJYNyCk$oQF_liAu!K8(k;TS4vtjr8H-SkD8Bl$CdmsEQ6j zR;eKfS3w~Nh!Tb%VLxT>oE_6*slelAijYDuB6-gK5zU0Pn5e~MrD^&xR28s^Y`f>N zDL(*-`*znJ5nKKp$VXI*Ki_5cqnr7;Vypop4j#6y|Iex^+eSrEE8DaU-9#3=Ni%hc zXG*e6NsFZp9GT2$c=*g3%nk{$EYcOK3dX(2vE0oX>SM7LZ~BmqJG%7Gca&%3^AhY#8b; zw8`+b##hQRn>0nb`f_I#2qW7Nwe{E8l&J$)!7%v?@U0+5Q$c!7F@yR+GY%gZ|DTcU z!8GRmqJAhtNotBiq_oMp34^d^mOkYG`oU~9zx~`qSZl7eqqJ(L$b^BI<_X=;r%@q~ z9D>P|f?tA3PcEvYCpv8#6?f&{S%BAQmtobHzuVDU5T_^ojDv`h!7IVmfN?3>aapLV zE0x4qf+AiXHQA~Lin0~UKOH4sq4@Yt6m8=P7y>VpFj3-sfTHU8Z0k(COp6OuD#}j? ze>U=FJe~wrC^0KtVDgcN*3@EE7t6{qcWscWxsvQI4rMRXk}(j`n7bw3R101ZY`ysr z%G6@PFeoL0$cmf~@QUwLmh9K1d)J=o*9Vg1!rfFD#I0!^I2;%1S{HJtrP79Qy@upk zmiMk6;AROyS(m!TO1^8V%fa*GSPz`0F^PfcS+7%5pH!-}>sm@1F!tn2^>L-^7iIDB zl~PyN0TE&_6iNrM4=l&j$~M+~DkI73yF;ByX5ChgDz)r~q?@fYjj<3y^#{#jr9`CL zJPxB;+afT57-W7SJR}f^dT(^!^civKOO9n|Cj)y;%)i)s%k?O%^z70U8>PbU-sYOG6@=S1|`)XFd zg4$)eljFruGf`tIa%Y8lts$~Y=NC)rxP2qxX_lvd%b$`_)F>gJF0YNv&wnW@EG0uA zPbXw6e`+-)kcb2$#4j>v8w4)RLsC;yH0QtyhM;;*HKY)XI$@^k(GQi;Jyz-x=L6~R z^WZLmK&V%DA6U9S;JW_##Fd{9sjr3U|B1%cLl6!%nbva269Qb)`JnUWmuritwDU(Iu9K%DXyJ zT{VfzA*fNA&*^@m{((TEKhJSJ4uO!TWDH;$N&XGxe?Vpl!K+tKNatuf={Vp@1O7mK zp8n5w>~H~L;p77G#{=G3LsXkN2%vMEK{1~W=!@JXVA3XsPn{u>1QXRK1(d-gjt#0G ziF{+Q$}o-Y28M*=rEP<62~4bV6J=Iz{&ycWcj4o9)*S$NK!?8%pUlh)iWQnLGN|1< zZ}QXm{BQ{ohKs&K$qQ1s&hNOVr2kot^;t}9Z4G?0s`J&>k9pU<{`=kS|CABb7(*aO z2@x3Wx*D4~=`qhOM%JFBJYes1(o?|Gk`a>E|*(p;GP0?_;TT>d~lP zWBuiy`Dm696mZOlctBzL&6vPSHG2~>olT(GrE=N(Tp=(qJ1AYkR3r*2aQT3h?R-#` z@_b;(@j!cntK#Q@DDd-O6z})%y%FsA$ncq%vM);GX z)NsZWnKBoW9^ONkf}9YTjD0>RKo)_&&-3gb-6WAwl1Q$$%e_sf8e>@_|qRECy{_(DKfa`~W^_dYNecpprzI6k1ud=IKho;wU`)!*nYLLso_JqOoI&L4=iJrBlJ zo)5^f(lX%!OGJ(33f2n{pA|7}d-&li3gK;(@6T3r!`w%4WvaM|%F2}6R7AVU!b7OK zDrLneK?2N@KTu@QTq|?WJU{9Hk^)PR6AhO=ok?A3VcMzWxGuL+bsXGecZItiNc2b`1jXK3; zmd)d84y%2m&=>Y##&SYoBB#6yyd@>@vrE7Zi1{SLJ1OR$Et)-T0A))Mtb{;__kJ*R zeiFx(>fxo}=*nFAyYn{m<@qk{uUl-Z>Qxv2?p!}+T_hSa1gYaO;{YHK5CZ@M05d~G zHUI#Bbq~rkfCi=+2|Y^f?%wWc+^V3)uF0ThBxdQtVh};@fAGmmR<=zZ$6jH-|AONL z05d~YGynhxV4u0`Te>H#-vyow&|Ni4`~Ze%R8s{5?O>i#8jTuK(_z?-@DuHzHa+&+uQElZqB+a?OK~{>(_49ZfZ*;AvA*xD%GXX z)?gX3TM$4cd>W8ML4a=~Vk6*SL=aDWq@W^zqJy9j=3{&n;nI4$$(a;xU&)vF(pq(% z-NDCf)&~6R>})LTYZ`T`loX@utW)sYY8F5A>bXibd#vnl(j>>(tI}q+>HocDc^qK_ z-=6$*{p+@y?Y-}E3L+XY9T=>lij$jreNX)!A)_vyFuFm3ZJC=GIni&)r=Y zZE#UxjmS3Th}86eaRm#=W(YSpAY3NikUT{tx$nZY2`v6tnO6Ki{6Pw{n(Xkw8^zr} zd<9E8DJ8I*!t6RzLn2vg!bj`^f8bT)jhp_?nn|Lv?6I@LvHzZ}3&{_N)1V@{{o>jZS}ek9N@F)a8wZOxZ6Uz&uk^lIoCymmY-W z<4Q?Av(gyYOD*kYK3UXKYNqk{MdnGDwtj{9_U%)lCS$4NA!WzeuWM}mJ1UrMr#ycmCzbauY0}A&D}7`{~6xsQT#CJoKTw8^n$e(Iw~s>!$F*pkWma85|3g zwZ}7tC5~sr`o}YDfj4{4&f~@<9NxBuP_`BuJ?i|d`8}TJiz`Qre3Fi))1VxcWmo`< z`jQD5d|{n!*eh>O*DnJ7Jlv73m&W-2%*n5rIp`zXa(#ten7{n}F~(ioqcneJF%NO| z*iHz+zhT_O=3erQ+bD8n=v$(E-s-ljixS z|Eg72|Kk|8EiCd=&t-?jXnvCxr&7Yi?VC2EjWxbXv&p?WX;Po?uV}hDYfJy5XXr@k zbeyE0d^lv$tbf!~n@2|I4T(PQ>L%pFy2=P9>U!l%JSQCYJspX$JiP4XhUaC5Dbr+0 z2jE#`CVM9Y?`2Ysk^R;0V5OcevTb=Si-U$A%81lZDMZe3HST#~oKw z)TEQ{NBmBtqSJ3)Nm?Fo;p1eJAulv1kr$hnmF*!TBuDMoLgYZW$vu*H>51hJX3thj0=yM|5M0=NmB&~%yKO4qb^8;V@X zJ%4`nR+yLOa%^WsuqY&-k};NYA{GWwmI#uptdzn=j4My?d8t2TSL8^lfAM>g-jzfq zEnCv=#7$@2JuOf#<*RvEnGiAH+Yt{tpHM%vJk7!CMMH)(ALEwF9NVe?*#8#&j7K8< zzNIaDpVThtPQ-Nt*om6Vvg^w+gH23;pk}u=BU+TiH~o8iDkIsHB6 zPI1+xMrmOckx4ZHd)sD_Q7n`WEMFCE{6(%rI!-I>eReE#cG)j2Ip%W9Y$vRh=tBX- znhYi6gqb1L<68dtYE6v^L52(shk$*wsA0!CZ?9=VmCF<`E!wC|TrXak(?5d!oh$`0 ze1wQ1ggtTbb}z3=!1lpPoZ|JpqqmYK%0t2D{76C-x9K#^i0kULE!% zEbCbxglaa7Gvwi+t8J&p^|u1aI~=w}%g@qF>k3{u_F5SBp301c2Q?N? z`wdanu3>CdRWOC$2cAOrc?Q69sQQ=;AZCU@%48vYMTuM)8{!^>2~x-$z(Xf+KGu%= zVMxiOo*mwOz4fJ}hi!TDI!mf38a8BP{NIzFP|XgsB7muZTSsLR6B9!$YvZc0QGGd7 zwqM#E#ESj~Z-bdEf2VXU=$Sojf4UAGx_Og^Lh8Qk1=Sz_umJd(+E8UeW+8Gro(4UC zeGyHTT$H-((V2?p33EfS)ivq}9Y(KpCf=ZY>7>)QtU@YTq!@NGSjMFzMQDyTq4H?j zKW*0W`4r|y_Ct>9swLrA`q*8*ccZr##bk}WDql+P<$k~CQ)LVrG6{MXxA!yWQkhf= z6N}u)YDHM%dK|76_SkZ&v_ocQh)UyT`bh z<$|U%`Vmo!%OUBOl@~Pp){^zj`d5wC!fe)+^^CqoU+=-WWV2qv=b-tY3kf?3jlj>o zs)EF~0#B7V8vtNuf>jIAN>w^N-gq{=l1{t@AY?#1HxmqtKZQ}}ZVl7lgzfsW8<@pL z#Pvd>Tu?QCwh9YHt(z-*G>11B>Cw)D@=dNZ5HM#|8}CF5XMic16MV1xAY|Y9^v*uw zw*_<8tWC>?Vsb*B8TvdUy{G7AR&@h z=dKFSzh<)vbJl0O2q*#rGQ+n;!*I2Z#VI0Od1r*h?V7c%y0(^Qwq~8Py0T&C^zMB& zSWh~yKd^^N{p|uck8Oxc=;(J{&g;(m{mL4#*=KZf**;?2R?t?8H42{{2_Re|5}$_FXT`sdhkXUCe%(60W@EFh=!oJOf#nSQVU#z${V*NEd46LVN@~2r^=So_M^(4R zQcp~VD^HlMU-%W4JoUpRVLxG_<6b(oj361=$M}Bs%d`)dmAjRaIC6$$$j38GCGYm` zJ_O8jgiSn`rsTtBVzp#+uVvJxp+4VEPg`I3xsj4VPi@-%>}s*>NyNEK!AyqJO)#s1 zzVozY{rxs(ZY9>Lku|mZ>NS5$!baP#jbzo>S-c zz27QDyqV7Chb9CUL*mv^{GAZm$?CU__QIh*=%~T-;K_3)_5?G`P{?qZOY{MK`Hfy= zHl4SI`a45`siDJu#FHz$qP5MK^O@2Dk8R{yweG`bFg`j<6fgs#Wb(NEcq3Mm^DA7Xp%ze^d|ch%oq;EYaMYXcHxxNg>oU(WAifwL*NEZ# zgnoP@ihc1YE{GKMgrB_b84@@}^-do~_{f5OuVm1guNMlnHRp|awWkY1%e5rTrR>p4 zr^1E1`NvPWLdoF`5d+VC_6-r}IJr~y9r!sBi?jHXyvSJ7Xgy`auk2TeQC-off#?m> zVrb3@yI(2swrQsh?J&Lu@Rvd=5e_dGW&f}jwor&66Ms5y_dG74LJb*(80VjggFVEu z9^JVPV2~N@)2?X=FZdCTz6xPO#K3d5#UI{^QKGOJ60~%#W)%BhqiGeZJ+KWN$POK^CwGe7!gvHJT5=X$_A*_%Pf$7 zXEgkfvrd1G9h(Eyg|+NmwW)NkS$gP-y;UX{GW@Anz;lS==+@6tUVAGY?uT~Q4|UcA zkb>D6YrPHMJ>tw0lUWhkNv6&jGjaQzhem^F&a?2pL8j%KKS`vgtE49V)+e2>+qwDq z>h+U0%bUya-wc)S!b_A2Dpi)OVO1&)(CCU~Nu%&DympNPEu#oq1IvA{A2yq$4XnR&@it7L43HyD8F_MPC#0=&`CZ%r+=Ya-elz%7^ zBBKW@i=j536(C-k?sCv+D;6e)7}atqKZk0@`ELBG2!Do&7F`%gfH$M4KIlTLW9=_Y z2iNb7BJOCd@|A%dG-lAA5^~|OXA)@H3`Ey9T>mieV{XEjX?w03^5OK7#!*Gfna?;v zKj@5H%@>AU+c>aE!yx5bB#I`ss$;AFtY$^H%+%Wc6gE^d6pEM6RN`Cr)2AvsYR={< z0sN3s`#TASt+#p>KMn8KEbkmn;ekvcW7wA5YD4N})p!YY6>NGZD)#5wq4*)-|Np2? zs3A$~P|gr_J(fdrel$!c&>gB73L&RzsGX0lzYS;Tda-}H_VnVc3ftR&W|T62_%VY* zOPS%#2?F?4UuReb$=)5=r{+zg@snbfd^5zPs&$r%1OkUBhCzSy9BLN$hHr+WsaTTE z`K4LfrRyKoo$LVQe)%?de+IJ^bI0+P=vltlzBSQi688odkDX}VvT?|mtqdQnO#>+J zI{BOyW;PX#^LdixxisHtFc&uq?MC4*plQdwA!lK|&Sq`Ezxb^@donsN&M~NNNF1n8 zCD3GO@9f9?J2F)Jt(v+~g8i8u?ZL;gQ14LxXeIxOL%lH#Yy4dgFJz$URiZSn_SQ>qh%?Ez7%Z*(209lyzD4TTKbJ4AeXKAuISw zuKe?l6=5ZN`VOSgpm9D0sKKv@NJ@E4_)7lu=gz?eyO8=XRHKPi*|pzsHb9j_ckz~m zz8%n@9ZQet#Kj7+!ixyV^y^ zXkqX4P~k$uu97a8`+SF^1$F_)G)C%d*ZMon%VAgkC>)%iu_IJDB+hC(zEsy6>RV{? zo@xO@J^58^3VnDMZl%4Sb@X7cHZ&PcJ=@+;|2tL}oQ(8ivb8LjGwq4374FW350bfO z|C;YLLfQh=mIV#9Z4m}p`t{nVK^1=^ZpSnDp`WLI)l_r@6TUcDG!U%MR9MA*rU5J} z*}>0>*!p-9sA(vjZcnUeEi}!utZU6gj|-5^dE7ok8?RMps+$jXW_J{PUteLVpLGY5P=$oSWsN9NH8!_6gWI9FF!Q36OwSW zrueNtBT(N^xK&L#PZ_e}3HXZ~Vk1@`|B8V+WC2*9e!g%|eG>i*fG9M!DN5 zje8|l;QCfseAM^ERB{e;rx>;3zgAin7ek_;LC zR3Bgu1av>hOu|*38@L9aeog?(gZM|whYS(5h3WvDXP!$>|;P{5E9R5LW-tP@n=2S>-j`6#=c zv1O!Z2*xPkr8j_$n9wi>^C*_vg$D}$Xsui6MAo2*9z5NHnuhi+aUWFR$49TI;14>a zpMnbhc2b{E>7-dyfOHvqF{r@kIPzkk0wK0+i)a^5h=K+^EwsfZ7Q*kZCzfB3xR{&C~VkPIFMm(h@2k0>F<6^$Z2l5xL9T9YY0t*8=X# zp?JPffnSxlJ`^hFa}{*03B2=x3i(!c;wpIC2R!!^41PW;*mD5;=THG3FW|Y`VGnN| za8#fFd@7ie08Hnf9emti{eE`y6}#yI{W73)Kfu7}GvJ=kbtVk@c(#s+0UyuZfqthA zpgcn_b>hHvKli2VJunc)L~!snu$7mf?h@XFm29HZuo_`%qMjufu?1O8VmFKTiUwbZVWhg2%O6=z^G2NyXdlR46Yl1 z^A;ghDKIABTFzxr!9fLP5iainFsHZ!(7loQpH=p{PzSNHSMt`<$W!E^2~*ljAy(vZ z(m-8|HS_!JRAwRvLwjUEK#krykpgsd?|?4$U1eGuHvvpuXo(}5-9=rr2B?J@7lggA&%vnH zP#Qvn0Mdd5MhnmhyxFMW1Q&{~05UX{j9Im{U2q%}ZDgX9=Gr?DwURpCawmKSO_fx# z4Tuw-ZE!sSx)63e+xvQ4S?=5~T8@hV%7asqzH~wE0=iIl0X9TW$Xx(b)e%e?b&Lb` z+aW6vu9cBw7_nC)S^QSPbxGnaDRXK5G&oTIk%kY>efo0b`4NS_4fOyt9i$PzV{N#l zkT`&PhOdjJ=S5xo=b1|I38skncrm0C$3;zOSZxBdP*zGGcos!!V8Z`}noM5}5iv)W{pI_Hj6yDFCXwQ20KVdxK(P2m5I=wZJ=tlXM4?E% zxAV@N{M>tDZ*lT*`%k}$Z-)!k;(YQ`_n}or39~>b3MsqVvfk5>x0|%u5%|U6^>=bF zJW29PYq^>@mIL%b%m#R(FL!}E4FQ_qBdQx zCCX+<`7H0WmQ6W5KYbEDYolWE%u|&)A*K}Zc#*rp-Dj*Tj%Oy$jx`${_FE_1UtF_n z-S_|Hp7kkNL1{xQxv&t13_1^m&zWFl=|(gUdNHJNmn>jFu(B(VU>WDtp@y=hLq&W1Ajnk=E9uYpYsB)$GqS>ZrX`k3FO3INEEYe@%K919SS?K! z|7j9?n}Vm5>?N$x^AJ&EoWwvaeqC`P;=Vg5PtRw&p8Xs*$2sWNZ`@`jnqn{ z>hhco8D1wKO7Wk%mqVu7N*rg11z7x=1l-Q5V8oMb3oQ(H09<7-Wl$`zCRtWkw&b_` zELyVW(#LMrT=glcTDw3sdJWqzy?uQX5EC+JjE@M7#g5#I?V<&vArE`i)5ZwNXABX{ zo9gKzi9_9%KH&fqy7P7LXy3TQr}rP&8v?zq1ugahk$czl7oZDr7uANO_*Wag;#V8M z;#V8j;@qvU(OM{^Zeg4hx;%Z9qZHMAWj?WXjp9D2ES9g;hS>?%+f?X(Tm05P?XtrS zpp{R#H=Au|PKWZm?DD;*+Py0LrSvp7JAuoW&3i^0V0v^u+5slk5s#(Ui>eWeMUK74mVGCC)Anz$8vJ3gj zrO6jdYucHUd{C;9MgJRm&sw~}T!N4%Wb`fKNAAXVN1+5upKt*6%-tLLx)Zc0Yn%mB z7`9!|!i`)ZlgkPeYTaygbKJ9d`RVN{B>z4EG$P!ssevFvWP@bF%A(~pBkXjan%WbJ7+V| zwDC~`D7PUb%Ypj(GbC}j7kr2n77&o43?wcV#|RKb+csST*_0|UE>f)cs-IW9LTuqi zP^LpsM{@BWkx`s8V=2^mEPhCccohu@bvk4&dR#`d3Aj>PRT=@rZ!ls`11~U)lMRd6 zZeKQ1-JT1r+N6ycjZ8&ZhAA&Qo|`obYY#tXmiqTE(eKM>xv^T%kcQmj_WJ}Gw!(2H zv|ttAo@6F2GYLfiKiAzyC~`YLL9SVA@Lzx6x7`G<4>aV2%*OIO1MGh@VV1`kF^JXopSB6hKb*}36(izjzYmh0++oDo`#zIe`4`w3jcz|DjM4*Dtgn%VR zIJtXQJ(G-1Q!gXI)58eN+IaRzXL%2tS9S!(?Z&Ip9_oV@)wO^7Bx9^O%c6&ED5d+r zecq|0ezzI-xdp<{JA~BnGm1p|nad6J_Jsfb;jD_wvtrYcp@vK{hMs=?_4Bgy-i`!} zMTCYbvYDyf?$;Auez#xH{Gei>()~8jqvQxN#oM#w)5v4^zfe&t}MZkn~Iw>UfqnZ5lW||IvEpw-;MAhsyvA8P)4gTBh&I zm!iIADwaav0PPtICzy7sUXm^e#qYO-yMcq(7JYVc<}Zo|wvd>Tku)?K+&HbGx&Xe+ z!d~KQ`laBaM20H9-;(Xb4qaRJ*+BIW5CZ@N05U{HFaQ8=WLK4L0ZKeP(7kQ$_V@na zv4`qB2!Is`HJM!~@b15?ge8F^NxNh3%lP-e=*$4k%$yw*00IK(zgzoV_jmO(@PMz6 zB~pX{NC0MM1R#Eh4i*3dY>ako1P4vBCT0YZmPv2D8!*=Dom1j)bcLxkia5i=u^L%p z<6&uOnbz=lBqD1y93DXi8iacei4fuMBsd5V0u&5XngDFL-ru+0d-nFb z?rpo;-EY~hUE|iWTDJD-?z`I(NuXE=NCd!!wp#5%mq08aAR8!%AOeU*(IFWzY65E@ z5{ue`{(yi({&%;_dxvjry4a@K8PG`w>q+EyF%|6!x!;@3-6Q+;=w?SKhk( z;~5{fwePJ?IbF6)mP}6md~ck`y+@6>jvhtJlFLg@{MuY&&1{64Hoo=i!SXFY-#4$bw#`g$Yj(*c z{hI#KZu@Thc59C~iWGl&pF3x-^`9=3xrCup3iMBwHTZV*(z!%$To@mMslnSl=C$Qc z_9}f|ui{)5)CK;1zuhF7*VHEsuabXn^1VxKZ%Qc&Fd1^aG3mG8O<#U}o$lW2)_@@S z*88*F=jXgI|Kon&%4yWo*;e#T{m1&1OfhXrR~rMAG9b$#r+>wy@h!SscQelBC?0VC;3Gx}{;g&D-m`gtY{WN{oBTUmBW%N7bNH9Tw+U!(`WSci>z=e`WSZgq3CKKPGk3- zCC~Z=(+>4sUU5EG-bDOp^3o64U77mXT4cadVCJ_6;v+cLDQ;E!`L89D5X4ufM0?q; ztpb{aS8hF7v+`&cP*fBZ*#Wp8(d88+g-h;ZEwr3Wnr)}aoO5q zUbS1h5YJ&cq;+XZ!GYKagl<_sZQWYtHvKwIW=Zn5R=yj%Eo*LI72_0pVmqMq9lga= z&Jm7nv^Cs-Jj52py9PAED<>z*1^|+Qo_@wMW@j8A$#hq7MMbE- zbK~X7m=)X4cQP?g%XrMLLfLlLVPx1GgT>2;ccjY*&0uc6n3{Q0d0m^&#*k;mDN+gq zB(6?nsrJ6VEZcm+j!r?s{%vfPeRZd^vSijEz?kJ|LLjGMdWxyL2zLeqqUyMy!Q?Xn z`&%}n-h1c1F$GCkSlTh;E#}XbcAi^ycv(A5#wjqINRSbW%6tpv9^2kF_pN)#zYJR4 zRW4*rnv{`e-_KE>!QU#uS~>h?-T8AG=tOi3D|5Vtkvo_(0uFBjWOu;Bn2zQ@Pw&TA zO!7#&5@GV^G>+u#Za%_x$dsEI0%5Ov1E+ zVFvL&QH)uHF}Oy^wtq)ch}g0B>pL4uJC;4i(ztE&v*rMwwX0oxKGW;ZLA&<``as9A zoailP7q)4dU#+MgkAni33wI&Dn;sq_$@7jqldkPCrofpA; z{D~mgEaYzTwaI!Elaqh`jQd%kqEP8`MQzu>uumz3QuH$U)?=bg^f|yLfPK*Pj7DyR zT(C4S8vETP|L5QEt^U5P;U1I>yNqMOKlqv_JIk z4O;Cy?qQHkL1OmI2XYZP5V30kW;ydwYn>&&t;S-4x$$K}arZzKIkViuvDn*;XzR@` z@{)+z_FMOR24`$#+t*YX9KDN|Gp5Q?d>0abs8bi!4UW$E@aDF5U$h6;U@=oT({I^9 zy)r3G-u4M=56ETuJDoCbxd}?OD`{~OgW3QPTZFyr{#IY z^~pW>xGI}-s zi{Cz`-^8Tctx5aUZ~H0&s>tW$Ub0zm(yKd`S+C|@$xK5^b6dLZQ(yvTbe%w_m}>>9 zL|48{Gmu6noX;yI(9Y}l*WJ)}LA@!K1Ey#&hP)Y&LYXWaTl~-qW z#OG2nX8e@>I5cW3T;o771^n|MTaPK?qhI!#njNlPmm3UnwQp*x=RY@qgmA8{yNBmJ z{F;isEWOvx_RIbm7!~Tq<=z|NeNyHygQ_VF={Enknzgt4@%qy`?oM7xQM9{XES)#xL%=ExHuoBCe)i$pB-b zQEQJ;Mgb;wzW*1^LFEs$vkGRsA}~Dfd&yp3`)VBV^gim+KL^xLJB6Pj6IgnTL;$r?*R##0>??vco&U( z4t*+#zOwkO-0QLX*m=HNmwUT7ZFhRE6}Nia=hOZZBpLSEvRK37XKt*vpzM0GqJ9e6 zpo?L|SGi?U&i6W+S`*ZTAcns+p@Gi1g2iU9nn_L38|(;4l1aJvE_4IW-zHx2Rc9IW z@$<&*<9oJT4>;YLVl)NjlQ2plM?eB~Mp=aJmVT}0?uaD?C5<`J5p`jLDaa`}ryU{a zoTmo4>fW^v%G(*TEjHc0Ngv`Q@^Q^d-06TR*N(F?3#H)0G2(AYe7Hg=g3s}e)xGwi ztbk#dQ}c2NG7wu(Gn5)~O2{LqP zLu;0Gr$3=Egs#inXld!VF8{jr%V^oVp2iJd&$4H2+bnIhcJ4Bla1@+L&{;F0OE94d zD=w>7bmP;QuXBuUz~62^McK)Hkp zy#Bel57^r0t^A$j}!vr7kyn0&mLDcC)D7K%$B zP9uh@e0|!!df&2I%HBRmoh@a(lrDZrBhCP?4{{g2-Y!JHSLloJ9W$fjC@S2gQ{%tW3i4Y$cT@HbxhfjeHzv=1-$fSUr;dBYFqWy*edb zRzy437F(CLwQ3z@MWa>@uNSaesdOgHnbZVj|Cut+X5%*l)7>pe*uG<@nqPYoI8(<| zPa+_#k!;ygHQESp!Yye<%*-wiyciMC_Qydb)k8O z`yE*LRD4`1$j^@_SjSWXPLwiK^w|HJlK-Di67y5UA~-jeBF*wo9f~`gt_}&Tr=3L9 zLAdhmk~^G~GCmv250ay)A(7NtCIOz*!&!a6*zn-J)5|pvpX>P^3-dr%uVTk>Hj%13LE0RIwTOlI;R|nh436vm!qN&`iv^o2{Npy18Vrb zbHB_!F1hLitgLmi0=~+KT72Y+RpQYdM1I>69SsAY$oOvAPp~ITSgPBse zja4zguc2PmX7&BD-|Dyb%4uJX`nEnor>iM0^1omZ`F){Vc^zAt&2>OwJoQZqEoT|A zx#gtO1MBVu{?0Gbf|A>TB!GV(0z?Lr-~*KSGVMzyKW6vCztIA8lq88WdXqD$fy&^% zYCW_O7LKBxZ^#MiDeOsAYPMFSpYPuT@e~;B&K$@(5$I@CZ20y;vQCAH_CA(YIm|6j z9aA5XoKLliAxD>~95MPeC0;(BBz&ic#g}gts~Rh(ro?Skn|d|6Dv$|MBAxZBtgW<7ZAM0_ZH=HBY`GZ%AoG3v5S zsekGBI#Z2Srl~WvdQN3i6KWi%aIYB*VmSIXDUYW&qOsQywMpKC*h|o-u^4_PEM5hwP;Lcy?%hKv^ zMugyR17=~OgN4B<^sv^gS=4kmFKv}_quuxzf6=e_f%^fvpG?^3HEFX3E0|)E?_98s zDV}f057j9;-wGm1^?}$3gr%$03>loM`$Bh?QgIjG60OS;2x`VtfQ zR5K2XK3A}%s15v90{8%ek^xq^ND~M#g472{^Td{y4Hd5j37!fS9o2m$@E1=miDBnT z6&X?rZE~m^n5)_s7LU%Sq>RX;PFGRz4*k7Zuhu z1+M2Tt6f^^-s&T)gz6+Nd|*D;6ql@uKKIJ#Qa_bXd7TgScYkE7`kk+a4_KEHljNtb zDVQ3kl0^QLkqBXA5%P*Cg6?&nx)mX=33QkR>q%t53Kgr~53B`|92Zcq7R6$INB0fh zf-L>Yc)h$U)zna{cccM!Nt@1I;Dk~sAi|+*=>ULX`XUsqOb{5_mmxUDHZZ){G-aR= z>~zC@#jfMsH+X0p7MeL-IctcP!+KNBU*o-DU8k?X(lLmX0*HiY#Mr88-LP&Aa*B{u zl!by))zH6089^I$#%gfC-eeGC5FHL4d{$G+{$voA2n@tVP*tnmn%e*N308hwb+XpM z3~R>a%dk|zLn54bq(yWT!Cs^gq?{s7&0-!1Fi1)w$hEIztw1CBgh2=sf+yKD66R6K zhENF8;gj0Elr`L%G9wyw; z2{R5;LU=={*RxFvLvbbE)r24d>>a?3)1Y?o@M#<&ygSx4FL~NDr1Yj|N#a>*%^P?$>#w97nXriktxZ5XEw z6Oa&T6oYOZ6sQKS5>qhKK#T;@NE>1ilzK$ znNAN7rAmRycmXEF2{KVm2t>&t(26$0A&&#=FhDR%+w-s%IG&FX>EX;|M}0$a_sq!* zU97Y8re{gwSP}NU+R-+MC{hX`5=CR-t4@4VvsC6l@-U+7a31(j=Sox@QFS<1{ws>8 z7vsMoL_!@+AQBn#Z5=Eop9e|B&iOfJNf@AliP!MRW zpBSStA!L*$1V*VsP{7d^!ELW4guxkq6(=YE)jpUmQY{e}h>Adn9*n3c0u~HIM)-kD zq=nu9UIdNoRANC83`CnDAZRvXbrb@RB8HHo2t&$Igeu<@;bnU;6!Cj849^UIxF%*j zVL&1t^SJu+H07=HEkhSUEVe2|iFgf%av7okD!2Df2TgM+M5PGMbB|?C9Qh`H)KX{aS zO0K>=R$1({2u47;ArwIzteEqg5I9FJAr<8Qm$!}F{Qsw9vDCXP>dQ17u2*M-A-zli z@0l{*dtUWnb-rk%gbs|f6R zbx?W6Wl{VWX*OGAR$xgeW0~FyIJvY7W~FVbmfh^1^H)C<}@RgM`2s?*vEq zCVbc((3$e0++cU-Wx<;C%EAS=LW(j!Ae4<{qJqr_DBq3(&3cRhN(=R(=zA3WT8EDr% zj|meh&5^bd*yt!)7tNo{?BL2Fr3xZZG)DW6W!(h9h)sfi$TE|0$V{Eh7{rfSW(5u& zJdAql2?!&DqX;D8qXUNsC7+`i0c1+xWX*}wdU5(tE8PXVU#3COf5A)sk~;QB3$ zAL`ZmBOqFkMMaBZ1ehB}5qiSG(X9U2)t68qQ_S(zJI*P(qm7k|knf<_ zKlhw?k!L=1=l}1*j8*c1)?G?s{CV`c8qHGys1kyw=LY|Ky_)tac>(!zO3~!)<#%(_ z_)`GW_~r&BsI-LCYw#X<+;8PlCp0~yB~z;y4i$Tnn&CkDd!q{F>Y0}HKC!Ph@10>w zu|e#Y3ZC?4HTBBms&yVFQ*%+;1Y38#jTTl-gu}jZr!dmkxX)}TI(H;fgt@ltT_jGl zD?y!$fR%zrzw2Y^E$E7j7QMm+(1Oe~1#blaBj$=XfcJi!^I{VUGOKR}ttS}Anq`a> zXxyZH?r~w2f&;M;5ST$;hxqsL<|4@M|2JL;ti@gP*B`_rzzQNm?1+I=Q0p7vU3ZOx zG*<0))@(faH%@kzDf~bwFl<>0n%^bz*rPHP&8JPfE&@^iohPj!t8f(IrH#)EM>bgprn5bvoh|P1O-?YDHK7@TJ8JM+|>_HFX~ql&$w&j zB@g{t#JlQfe$j_Kq(RLV{}}sj-NEFVZGR&Nl}GbWZv~>@GJ~e47If&Y(c@cWs{OV=|3~xW zx_gI1<>k-I(E`$%_A#IS{<&=Ly7#}oyYi$+luCi-Tu_(#TNc$kw_Lf>Kkqwaf3!QB zimxX#0i^%{dO(H0Kx~4{=P{o<5gD& zxsU$qwB8J3&J=4LR)*kG?{ySQaUe5RZOw##^YmSJ62;lUGKP8(@cs6B|j zAW+LUEAux;wGKU6ERT0YNfJZ!>`;}cADy7Ibm z$z_I)1I38!u#1e#+LLxAxE6NErOaaLS70$!&XfLjT0HsYV?FDrZ845Z4jR4%i6M3Rtc&1I(*vm6QI>r~_It!N>i(}InKpf4dn)-A9Aca;>?0#u#`ez;6&<+VfeAj_NHSm z*fSuO5D)_Z1pqTdMkW9NUR15B#{yOwX{2V7|9_3SYuf^YIZKgb_@Hm9g`i>XVG4i( zlO%7Izkj0B0{}BqhBN?x2yp+AwbymuTi=g=tWMoPA@DyHa{!R{o0cH&+UVY6E@C9s z(bY@8zIJVGLp3Gccar2jni{vB#jzNA6K>-HQvvUSBs0G9~;aU ziGAih;WU40YoJ#lmHY21qD(BBv|5)B1pvkfS;JZWBwHTEJ3JVqNSmq ze(s?z*M9x8im%$a>-Fs$l{AfK&trDdNWVInGUP)5SH7^tU#@drYc*KdOI@`!VVAM5 zt-4@GZ+BW>aLd%W`uab(+jMqEiyC;q+8+kr21H6qkBUEyQAw;%)}(yUE`9F0v}y*? zfx(KBLLeHZJ$r49PJ4Spbz|+-+1Tq>c>KT)%G+H%wif1{*$6Wr@%8WBQ^9ZtC8=>&#BHZo0aSP@$YupABUz-3cd!a-*y1M0v7TeYpkj( zv^-jP4#Hwc8OW4?+7Lf(iG%c9@bwkH&8ThjRK}Db<~n@ntVC-p zne2JwJ;p=V5Etu)yVnRi3yDY-3Cu0u+>64umBTkx^5?2%5zTmCt|YeQNqhO!;M zan8(VUcjoRAM@kI%xqaOukM_aQ(YG@V@+d_+WNP!XmA{Z(oyKY|9d7`)4t>j9skT! zXbgCCSDRqPm%*QM1?EAp1U8%cjp>?IoXvV_jES)Ys##B#PsjkQg*+WmMKih)roL ztDYV#_`qkA151FPYy{N#ZpUL5aJZicU^~$LaxNgRXOpu@lL*mK9>Gfn#1grvQ8ZT zYFvFR|1>D0dBk6xPi+xR^$n-%${Dr`Rwk5Tdc<8qnO4X_q+MAQ<8y{lD5r{NV@DVu z1J-;ep1ZzSj(}G=SCU}q3=K2zK`fv_=LD2K+j>{xho&s z-M6rH*Lu1RzqYZBysv{5*NvFU8;vs4(aeDT9nY1eAv_<=QPit!YpdGqD3xp@yy_GK z2BOMDUoNDz+J-30NVe9LtE-EuF(ml5 zn9|i6V>gk^K=o+aNOnDyK7_@w`ON)x<3Gn=r2B&7%- z>0<7=zm{T`wZa|CXpD(p=ct=i(g-u|{2VcUoJtPJ&BL1KDcr4u0m-kOY2&jb4RJ1= z_LjK39aMDV5g73Ar_vqM8OaCp`UnPjOiPpu0#wgtHazM&zpBB&g?RU2Q}>-xwdgqe zyU5-3R;C-)giX~AIRnV2dXd;nZ8;e)PJ2j8RJLhqKWUS0oZ)V=Q$klw;*4R-p~Xzg6vz>87X+=#oAqA|uej1d++QQPCgvz#O6F`g8azFOzq z%5#JvQUnYt#+SQc=svCJB`?uPKjZl` zFCA-LuarZ2F#|v;)brKvP*9K^*9LjxQbd6$wVkp)nx2P><4dNQCWr>4AZ8_PnvZ+$ z+r2Vlc_7^NcU|~ty+Z$7QE^2>KS|--e2!yZ8!%~Gv$$W8U+O{NWXtth@~+aD_ji2c zsfZH&%)fBia)Rb~W@fV`jwiWmyO={qnCy=|;y3bKI3AY8K@sx#mV&Z_SN~(>u3-g- zN?yCwH`vXRLu!e5spHL=8&NRI<%CD=gM@Yq$ofnVk-75e_;*@3+F#5^;(6EI|Ykn8o>;ZA|Tap%}Y zOPy=nxG2$*(o)WyYhbJFY^;ksiN57;H^7LF)2KcJ*+2(Ruq3OUn_ZfPZBHB(OkHKq zl$0h($sC~o2nkzD!VSznkz_*-{0$YGRZc@*^O%&!GLEMo!+Q;_G#zdKMM*|c)ARgH z##$qmQTEFJ&Nh2#BM;mZMLkUwdMoRYY_*Dl>EMkg+m%wQh_Pqnbe&~5l z;(e#Zbipy)8F(y%2?-k&^kBo3JH|@8Pt1@n@%= zg?@3+%e(dEWDx|$EaufvBVNYYL1BU)^F>D{vYMG zEIyaDz7&PrOwJ!DqCRI}!75KW@YruObvH+=wy;@AAe3IJq}O9YRraf~ugFcvlJ>~S z@O^n}vhXlVzk@bL*qTe-iZa^`8v-&cveoCo``pygPeDIP#OZ6%>OPSKP=J*T zfl6Eo5%`g0VjxEy53k4wjaWJZx64tCImPkBm56mgl%$t}mGRFq*3Ig<`x=tQik69* z8|O2rmPsW8shCUP?p+-~Bq^m`ZCo>;J<(&9T@9HIpE^*9?XJfj$}YdqCiS@gDt%wd zUIC3~s=9-$**>BU=ywrT^h_`@MHb_f&UuJkHOIw~P*_NgB>#(`%n|41@~vgf%h}%l z`lc%BlV>RJsiqYe84%vJgW=Yt5LI9yAXTp=n0f{hR0VF@IV6q|?C2WbD=?mpb?L_z zbbVW?5gygj7F*ImY^8TuJxf+>Z>MgXqbl~h6^GMZL#~ZtH@g@`#TIl$x})rV5eUsb zu>0^T?K?BSvNm%tKYgd5f4wiY{c(kJeRgM%)q_*l-eLux`!~#g;LWc__zs4vPGW8f zHM(#31V@{?JJ;H4t!?|#wzqEEX<(aPZfy>hmIn*-S7tO#vv`7l9_gxrBJWNc(j>HP z3yV1E&5q9aBidTfhRNJZsAk@-WS4&Pn^K+f)448UHE+)n+RT6Ntm!i|WhA6e+Yk~Xt z)2H&W{wn@I&)XK#-&!P(R#PPd;5>Af8J_1a@f}?C~kh$oLq`P6-nnZ(( zCmrU5&P%?E$}$i7)%vM0`p{>m7xk3P>!zL|Lc$5j?MIx*hp$SA8rwTLMwkv^N+;_J zd1)|JBqOI#2??5+>SJQ{?0(CW3{FaCf)m*hEOMkz+{!70=a++#`MsB46foNpYj+SYp)GX6^b)jzA!EOfe5oM{J?YUo5nV#`K0^cx zNfRzBH&E@$&+Pc77OX*DCo1l?LDr|>`5L^PlD=B-Mhf=2FC4oAPSvH zbx%ZkyPsx)1SVsdPTe;~3`;KLxpX`4l8$+p$1Hb-H25CV{VCm6Ot~ed6RJY)(oC z&3Wv6WS@Yt-$DpfmR1x3G$*->_EoR+=dp7(#HI85{h4_XoX}Bb6U3RH^wNjUOSkA8 zbhDkOt_f6>S$q+?dTFsuhL~|9z}};>LffOnLfd}i#llE_0~&lfxD<;|;WxF4+aBGe z=}{~u>uEGE^4*J9W|Bi>L^WOC5kWcij8P+oWee-44|=v(Vn}k>P0_)$l!UIr8wK|A5Aw(q{e5E!3n-Y9;VZhSi;ojCnef5lf8ISl zsBnKPB()`W#UKjZnUZ#bkzceFm3K|kd!NyrXKLx`ejc|7-tRKD@!usU zn4z2pHipmac4O&TpCz1dj+`fyTP7v4{P{Epg#CvU)7AO)KAhl}cS0W#lkB_BEA^I) zr_$*s=bQC!CBfh9*bi?N6qCT~Wi!wR?r|${x3*wr6Le8ku_ug?JaXcV?k$Wp(-gv3 z{Ol$KA7;|o)C=;)*iA9P>#iT=?om$1-hfr=>kqkh>`YWOJx@6hfSP9n;<*k_@?(Q< zG-aYQ({(@M0d?BC(pUUl2f*LW>+5~_EB}(KlNF4b1I)YHC854?F&}_Buk1!Mh%XCr zc!(RHV|7NEZZRsDmZsP2N+E^P%%hZBLEAG>LpPdAN0RJlzY#?^%VV~`~Sid>m?$++=A)u~My zyQ!2#b#PHt#Kha>hd4M;<^JUVq_e&ONuID<)v*R5LQDKQKSk*(&r7F&_lZ6ewmJ-0?&u?v5Gp{vDw}86|Ds7Z)Uynrl8|VT zSaGi?lILL;a>O}m8A5B;qh^phBAxD54A-~s%un~|CrrsMFCR#>(>bpYwuBkif1jaC zlDTAh@KGKm3!Bqr#M1bXVJ-CBFY_D;288fz=$m&iLPow{m`4z;b9bmNOB>CyohRTe zb50pihJkf+fSDS(Ov8jEi*XoJ0Qikv%&2*Z~*^}O>V+AcI>wzCr={LklprS2`YMgdn9 z0c)t7QshGN&Y5nlQ1$PfwxpNa+hu1A6*DQjILO+bM;3|Bq3yhEO4$jq-4hPXp2%SC zT6gzk$s08DH#^-A>6&_uUrQ0i&N!7@UY#@}kCQp2?IKs%Vj*aI3tqST5s4j~#N0u* z@jld6cx4>JE^!a1JP&@PPcg{tsx&OoA}IJQys|+tx4qy>lit~W35YH$IA>k9iIn1u zcH5{N*UYm=)Q=3zkTcAX$OR$3`ZAn929;Z2jhtY{Rxb1i)Xh1AOhDqm zpWU+Ca+~&|KGX2}X1sIToC2^z;)}k_rr%Ccjq}W0OF`aqROn8D?FCD1fm>tSb2DmO z&TE7)uHgeS357_)24)l5AcYLfC)AM(6__5l-7<7lZId!*O>vbCvqqRVGmrJDg86CE z@43Ida}6AMC1MLLY)Tf_)>*93WXPI8L^_d}-7*biSusO6F8(_isHq)i9nAG?OgElPqNS zvWh}r{kzU)VYh$j{cAJm5eAUdkW4!3&n&ZYF^f0MX9zO_;H%Zm%Uu{<(vdxgoMhz5 zpdgtUXScsP^|?{k6qccLTX~3W$Rf-!VZA#AiSa&aPpW~hA~~q=D;WVx^fQAY?ui@Y zG6+zUSX9PYVbm0b5>_B%CWzeg8iw27de7Y!d@fY@o*`rg(3}Bi0}2ulnr53m9qJ6> z>|nf|_?#b$`&>he9Yl7Lq_LR+B-oN(!B3)arp>G3(zLipVv{0M z!m6gqoF+&ddLBJ6A8o35yBBGVa!BwZR+9>`78 zkCY%ZyuFPoeAW(K*(*;H$xJdn0Z2_Q1jMk<5)lv>q_7Z(F0dfR6I=lx_?}5UG9dC^ zfl0UvfRg7zs3frvvm~PHW<3!4_NYyj&}C>;dZ02595+N+wJk}V+-Dw<*3vXW#IsKu zFa6A+Lbvct{4zit)(P)i=^HxR$aR5X)jDKA-|Z4oZEt!sdz)|T!~otTguBx#bpjoW z&xBWs8Dz%#XOM7Er;(!h?g#j(app2WR8gS`16Jth-?Ql)4y--y71BB~)*&Lb1#P-0 z3nNa2sQ5?nZnSij>}C7}Y|b(8+p3J@?qI-a9;L05{dClO{UmVL ziAJ7*>8}=!aTF4CYE+Z7EN&AtrENV|P_{*7<3v6R{uz1OF?l&007Z+=49h!Xe@Gka z;Y*-el4NwkU{S1hJd{+OC-6N9)M{}A$#wahqOwK#)rTjYE-xHSP^BdULWh9+I!f4w- z_^cSZL%bxbUrzFSVx+dd;IXG<09kq=5EiEpU|51efylHlXW!WTXyCB8gN7kqD9x9U z6F!A$Y*O-Vay{oUIF44rfCLfFCa;+U@M55>un?%Mxez-q-pb{XJk-0Gvea(D_vliW z-ZK~4XK=K=a4ve!!b0CO{9d0bL%%Ex?$MeuJ)+NsW?f?;YuXr}FJR|KOkK1`khR?Y zzQK8OoVdGtCG$}T?kA_r?tC|;o$eWOBtUu2GmHY&9S{jvrZ!C2F{gn>?BG}qOrw5i z2MukeyLaqt=En>t7jwoiz<_PZ1Pz5iEHw9%USJ6tu!Fc7KMG$mX!rywXf9aLRtO`8 zg}`x}e$Wr>ltc*RWI!RHq=iw;L$?9_-)x9ZA~8w^S!nwwotYdEdSZq`_~#@E)naD? z^y-N*Az%@I@Qkh{Aot7;nvP-&7XtdW(ntDATmI&!aY_WDKraH);}i%?8c#$;S(dWfS36V1F#GbSuqxDV6{k6SO|@fS3{;}Zm-XND_a2bB3pkPi6P=d8 zaC2}aK+)SB^5(Ps9a2OCWDqZ6iQXu0sq%p$Q^;p-WcJHK9)z^ZENTkwmoudW39wsJYQ>24P_ zyHs6GE9?()G7_n?x9zHN6uiA6|BuvM|JDAXE*mrPc!Y9<_6J)+wz5M%ypW95qgoK? zY}uB%QwKNL>I?VbcxC;cGqXDJ6Z9fK_nSJK8|&^GQOnqFMv#B)>P9O_g`iiutzI z1%4{v84V6)fwpt!(cAMK-H|`NNo_z!l6D+=xE~EVh2{z6$K8s?CH>Fs;Qn)0yO`X} zEov}i?6|QT*&pR0qb|Z_A9DXw&)EG~2wYgZ#oW zSM1U{zj?CWs*kAd{5;;%SHS2=xO7c0kCp%P&SrYK#ry%yXd|}bE^)H4%d!$Im-C^dR*?4MlBJ#$*9Mmb(n26c9eg)y4Sx`-k@4& z`nat7$WSq6r(ro}`^z;##eQdJwsdb1B!}-OH^FC=aDe{E4|}&mrv~61$^S2gliCZ4 zSd3G3>RYa@f6}cI9HAPSY-igLyqq2R~! zk9wwDB@qongst{CX(;qD?mS4|O_x_?D0AdxKURP4!b+?i45CWqLJq9{Do(eMSghCW z{Hd?b0Gck|`R;zRz>B`HkCyB9Vd^Zp&Ow(pj?8$4##{6!wa&2fPn6Uplh=R*s&cy^ zZH%K56n(%S{=lo}*H&NED>yDuO$D^sQID+|NpT zWKVTATHZOo<@_qgZTR0Ia5Jp+=y%~(gq1a3hzZ2@@}`!MX*|j@AS#Ti(k2NFU3mCm z>ixEEVzYm}`QOWb>*AGzmNn`b+OC6x$~Gx8Af~$yF(T)kwiHYX8JOe4phT_^Z^lK8cgd7|2CAq^3XVIl zbpmY#&UV|s`ek1@m`$K{Jg=(Wx#>b4o82xL^L4_o6i)*WnkD^oSzR*RLDW1t zGFaH_3Y|^zepk0!KW9BnO-H~H15$A~O*3Ti*YWkBklD`()eBAs47n1p<80}O1`mh* zOV(inIdG2bXI_?J;xAnkm7O++J-6xda>O2SbOy?37!$)C%cZ|M)KVwk0caJS&&A#a z%C%S$1_b>|fbi~M5*3o16?NAP#d5{`Wbzq^w1^WlO$oB>8W5xM;Gr?Ix_a@gmalx3 z-cPNviRt<$0bcz6SwJ%&`!UBaNlUncI#~h~U3HEtKPMtde9tVsFkqnl5D)_Z1OP%q zL^c2be|4+MU%<3gGMahQ|C`<2ZOj0t5rzRcNPliRC6(?LXzy@Jav_*Wwq^hQ$A17u zW(H_x0L-8O!4<#$KGpxW=m}I`3V{%B_{F;aT7A9750(y|%Az*8bP?HCJ}E)7l(!{LEc#2K<}p1%$hSAmAVn z0Z0Tqg!t$Qm?vR?Gb9k@;xoOTo4EEC_6emQ)?g>lFa7IdhWm{DPb_C&Z?X|%2HWiH zhwfx$eVeI^Sd(4Zsz2DTtK5@U)f27$jjfKR)6O7Zn(OS@wd>gJTvz*-e|=s2{M&nT z@gH4Z6++7j*sd<@W21Cw9bXfBg-RV`>BpS@WKYlASX#L2+8CnjR#tfG_YUqoqN2O5 zWlh~*%O(%VP=R8sPbBVlfIL+QIU0}q9*#mKjLy}d9s^a@0C_6n=`@u=Gf02Pv9h$X(MvlmlFj05-+Fllo?=6UdO5N1bMYt$RS3&>y57CF_V>zQ`GOC3 z6`Vl}2TSbB#Eh4Z8`UZb^3kLD|1dZlUwcgSo5fX@aP#xTX(e`S*DtN>n{2PNN|KhA zu2xFgi3tVBv0wME`2Nltg$SgbIR94~|+obdhfdY#CoxEs!;!Vh4d zq0VUsJhYNKyemmK8aL>LuDGpk=4%kbt!ru`k$mE4yGLP!@qfGeOAD;8%e?cobKh+W z={5QJWo%APjvXeteZ$@!bzqv#poK5Z+68^x=Y7F0zGbE5ZsxwtoKtTC-5X&yB5QuJ zvL`R&n)*llnXo4$_BtjOnD90fNeBcTPumlb&%##**o;UYR)8mhQv{Kh^!f@^O(S<- zdDpt3^Eh6)$@kGrJikt4(*@AXkzl9-dR7%o3=~RSVTHX$8-X~6^N2CW2a-KU{yoT( zp$XVND}~BGH7;)63T*$%PS%c&*U`tfCY}`S5E(*6*R!R95qIXOp(;~YVlRLS*@Yjx z@I<&r^f&;fJU?@T&(A&@8%|KsjVNC&*0bJN$~Hajj^?XA?=)z77k^#s{Pr}#_qIoQ z(HIKVP0y4sckQCgjDb+0A*^0n0>{S&V1Gkekm2#2u%Uv8e|E~(b{iE9sOU3byssH$ z`G=cC3Byu%y>z&)W54iaoTGRNHq60T20fG#g$m(k(!?l(uBO7EK!P&odGb$-?S%1cFNf1YRau+nFkwYpmyV9D z@Uqf931q~u*LT@*)$e13s-lGzHKiNG3u3qgJHiyMZ9+i-3*LBxc~^XY*?Yax(s61x zT=f1p@Um`}yWeJij*hR5IFLD>uO=n=srk9P9kIyQ>?=4dC(qLWbgW;uY^@so#|r;@ zKhA_F*6eaO*t3{nHzbTfr$#={Y1W^8j-X+}3kg3SbFD)3eb?Cl5^OZ1S*TolTlO0p z@W;4fT71~GQO|48=6Jq2V(&Xq*RRTcyy$z$#0yJWfMs+nXSYSUOt|ye|5O)&aICmm z+&Rh<=gRWec3N5VFklN+@wq8A2eZ9*$~j^#Tlhc_5Ep?XO2Us#dC^6$tVDVmEBooZ z-!7_)^>H6_Rc3km%FlcjI`h-Ydz4vI^Q1N98ghw8YM8X$X}7^+X2Gwzx!zaM$&CWS zikRGmoA|RQ@7UAI8O}2&*pt^3d3)mW(o<$Wmb{;QcORglRaRZKiws>CK_V~B8{cEn z%($&CEVuU(HYLW!D1)esdRE(3sr(oy)v3Y?d!aJ~>jscf1_kIyCL{t7@7o}oNFjoc zdKG&t+|w>y{FZG;A#cpkYN);|*EIwA2R)sRZlzn=k*?t2aM@AZaKb8Za~ELZWV6%r z3CUd7v3dkm3*AY42ys99{I;(a?UA)_P51^|Gje*5o{YN%s_OAWTC--AcW*esn)o zHFE^ZvB2)*JH)i_{UmPEr`?G|C7f{I&z$KIy~hcja^QUqe|4=teDj1QSYh|_k6`vE z`;A0?rfJBZzrNaukA07p&IKt6+ZLNPx_>~U$jg%diQ2sqoR}#tk)2hV~yR%UaD6o=vV!jnKCN; ze{gv0yUE{f$0P^>Sg7irVkVWB^8SXM8Ty@>Z)YEQ{1#}7fbz@HLdU!VW%!Q+ZX=MoDW5cI zp5TGI_fQucq}u+a;H6%%vYMi{rnW7*Wle8Qp9%BXyU7JU-N` zebyTk?48>&{F~RKMn0$h^fxVmj&+tLXpCP3JTmxjDW%q#Ov=25W1QtJ*AUHcl;}u# zzDV1Wm@N%2c&G2gL58 zML6hCTZXY^t9UiK7r#oRR(1@OK6)>69-2OFUyaHjBD-^%g^ZT_N-`W^sf)Z9s3Jpj zvMsRa^nq;>y~u}n7@9}f*D(ywG<`~8MDQ{^)0`r``))0Lx|If$17L)d>FcsBTG+9e zadpUXl@4@n^aWYjC~$P!Uj`Hfg$(Em(Knzpryeg^ffy)nyzlXHp^BmR z(UvW2l12)85Z2h*&5Nf$dIpF#Yp66s-qt4;ow^3G9!j?lWY@l;=j~SwKJL0nZt(E7 z>a5oIMit*+Q(y5;BDLv!H81tH z?;IUZzCSlA<*SSNu~q8BUF_6PiBUOA)4#T{9C0%0aXv}~Uza&c>XeCvCcNrIjXH_J zyy1CjU~p$R3WBC#ffu*$(gD1(zkdB!`Ikw?)7JA$f3E|IL$Ay|rrVftaWEZcw9s9s ziO;iVHOM2f|UDnLI zmicz!=&{s#`_F*q54#xkg?Gz$YyZAERG|th(Io?w*bFk85Iz46u=d7TviJ#Amgpvd_OxZZP95_EVLIq%#op$>`|6L>BpxG_EL8R4?Zxf3-LHl# z{WUjF+Jb*7iNHe};&qucGNaFuuOCjP)UdgF^}^jdTh?x3wsgBTKp(}#?|!35Rlu-9 zw747U;NfrKNZnG9*Sd#h ziO>K+JTi+uYnd@9@?Wh^-Wr#pZkYsH&5Bo1;y<{^d0%YeXjsVrPfqw28F8 z<<1*8SCI8lm-nTpTjqh5vm#Yg_|J;9-WQvAnii4^phG|I!FNt&bcAS{Qi@JL`qv<( zaU|yYwcRV6B{~x2%9&hYo#n5aAB}@c>Nb6h9AmoXP>n9EG%eo~m9bk5N-s!dl?Mv> z|J4{Enz1QYx8~~2ZcE1M{Js?pw<*XsU4&JgUSziSWYPHk^~C=AbpW>g1bX|0i(Qbu z|2Y(co0r1}gQ5yvR;U&iC7wvxG92(!p>4=HkjasQHwR`*xzlcPT(D8^-9!1}tq}cZ zw_2!97gmuTu^kBj-$a{OMK4H`%3k^3BgpqoGg97>k5?nKHs3a#qNY4{DgLi9Cl!}1 zx*wS!y_Va1?FMuv0cq&LZK?(KuhO z+mle#ZU1h}y}i?tdljfc7gm%W{Z3y|fyne$zY?w=uw9v@AN(y`6QGZ>f4u?Hn#+BgN$LQFRRO{Z(&M;|_8a(2mudNX(NdlQ z=WUoXXv!|9DHn78vYGozD~QYYl|Vc_rL)GnfoA&$6R|$Zu8dS?3M)Z{k)h9((Zp+O zYbxrzwW!TKWmQaV?OLZSq*v0YI{Ti;IKy?&w7tf)R3o}5BxIehvbU!+kjNzEfjl77 zd6Po-v3_rBdIR~5Vy5~hw;jgXO(t;TNY%2vJY z*HFuM3&+7M=`mbRS0?K&g&14lEt;n@x+z;gJ{sC_|6nlJ>fNCrD_=(BJ}XzzE3D_C zeOgpG;iaE#+-i99Qqlo3zEBvs?9{Md>Eq#xCjc0?^+lwd=>Fx3d|) zGh6Z2uLY%ookqNPLaqy6xLCPBLSPPBaoUa zxR`B~KhWPBQ7?x>S@bCE5sqstM4MxU-%d` zeJC+{9o9;i3A%T-hpqHP-Pq1EIt`{RhO+*WZ zCOAAzxqIqC;ZD*AuKk#nQ>n*W=ATJKEI~6=^iuK*BK{{rK!^R&o+$J)Jx$|`O4H0(ccA5eW*}4mv^oXVXPm}8Cqt!q*5f0 z*qcPBuka>1%Ab#3rH^0u%*rpak?GXy;ZXU?!MGZ|=O6h;E-?no$h3(KiLB=T=;$ALTFBHb5`WKL!}=h7RJXVgT}26|r&S7NacZOR1-F%#SnwlcnD z1VC2|5Js(Z)DZxVS#`A;&ZBCl^elzT&iIeFHldtCWm(9?^;8?d@u{jO-u9GX2=!>jGINf{qJi;2J$r~=k_p*>5)H8q(OxseukX_JZG3W%>aPEnd z);LLDkOmBwKjIhb<?HDUUp5q5;s50>!?qlIg-DZ* z(Brl}WsIm)TE>tQxmNBzpCS?aop;%FBEv6v80mn%Uj(Z<&<^_FAm)msU6UlI+{?8^N*Q zJ{EGy@o8~eLkmw!LG=)evG+);pVQD+cqt{yn|!B5H@|McOmOWi!zSBrj>g9SxBOqW zx0Zhurmf#?TkWr#3}kDji#j|XDTK7fZEr8(IxQ$!t9r;EJ^oG&4LNkWOz7ZDdNcHBN`?s9sN*1z7-7u#-S$;GNqW%Q zb?R+;**f3?)A2{gP#->*5mi*qi!fsQ*+i)F3g%ZoZSr-`KeW>4Nv~QvuO2bxu8{H# zTW1hKAdfoNa|m{1eaB%h@w{=j=rjPO*}MmYe_Di&*K78xR*|k@@(r|Eor{F_9T77m zG|%4Xj0yJs+XCoj0QZ&)MS#=msl|?2H@IfWuF~IjAx0oPxfLX!x=+GqO6uGfK$Kni zq2u)`T;~}>O9Om^0iAn|Rm?OxTqfP-A~-;}#=8<$Ben*Oq?8%r(*(49F9V)lqpn-I zX#sF>{JDx^y7r!`x8mH|l{DL))40{vO8W%4cVABv&AsDvIw5f9w$B^_ct_BifIz%d z+IFBz$8<%(fH&)Pk^6wr={44RJIk^uN9_>K1V0HU1f+H=`R9x71Tuv+Scac91aj)+`JAdor^ za{C)V4Z^m17!Q0DBgA|{GlOtL zxGw@EQ82$pVFspf5-q=K8*O8q3;%pE(nL7+<cZfidQ~GU z2{007OeUjy4g$V_lLnRKz}6#K1dSWTA!yuyQemOunE7Xs%^DeV+c3vT=FEgJTIl2> zMmWv;U<~&Ig(y0VR9uof}(oQ0W-q0^}QE@;Dr zi3d;n$06c|(Ew4#8o#sT3&=t>RnAb%uMoh9ydB^U1n%8~<~j%uNZy>zN(>;s+N_*K znagx zJ=o_LvBS4E;=p;VzcRMOVuiOzx4dt-Fsl$-NT4d6=537wY2t#AICDda*9Q9G&@+qYF$|LT^>wyaD{F;Frk z;^dMOJv_LhT$79p;brCLn-<5&h57&r=QLHGExqm-6?K>uI*2!&Q*$brDH3hw1w|%k zZX@P_;;lQAlZ^tHKN6>5TtsmMRqQixs0!Me*y&UVIV+_Z#Xt%eiGfuxA_J8$9s?Qe zUT_y~(ZUlIu~Gm_s0J!pG0p=OpA)(SVc;?I!D1KT4lw32%n-ODwluuZjITHmNgx8o61G8{De(1w2L5Uq&Z;pcjNd|a z@X+psm05PMLX6U# zqX)(}JT&BHaG)pToWAe~%NWwLTg>L6(X30F)Q~&I>oSlC5g~I4G9sdXgnNn>7?2wX zIOE{Wu~NmDwT`yHx(+Me9c=~VAgPklZUjQU^EysQa?oBLJys-)yTw)kIK9Gt4REXr zeS*a1f`{6NpBtZ*lfa=Gy*mVP9=fbJ8M_t}R}eFR>=*V{QC9DRS9F|qcEIqAZU>1Q zA$>>-nSa0QU1oBh#X9gB2?sII1vG)y03cv9^nLdk8y^thb=n2TCB_9QaU8Z;TM7Uc zv`%aRbp?8lcAXG{rcEWhXZ7^oSa zw}~E&G(kpH2#+$FN29cRL=q7Gl~sJ=+81iL@O|oN$A$AtGUM?!$fNiy#}8MDzZS(V zh+_#YZQ3@_yi}P(1Hy<73yGD_rL&v9y=6Rp=1;1gWi3i??{c{L0FMcP)}GKHr@%J=z#EikO{EZr5h7u>W9^;eV6{k{oS0&0sva5xI85QK8qt%))o^pAnz29 zb{qOZ$0pI;e=8IcVBZh~Q8Hm|AXx{O3k`GhTli61NsFEPMNHID zr7`nU1O}lFbqS0FlDJOT?tTu@aw6p7&$EWV2{k+OUTeiMmBf9w(r<2&A*~Q%pk{nV z+#ru_g*+M+B51Vs?nI06pH<;z_zd`qMU>RxEMaYaSQFD&*?sK)=`PKU&4q<`kNTaO zUt4@#KM{PPGKX1y_Udq*x^q{kTNBOt_nGJ^-Po>r{-Z;%jp#dM# zN!qrCk&fQ9jkJ9S6u=JWroN=b@azt z^<90Jb$aN!#st&P&SPKqU@X|*{uhZ7YiqXxETKYFaU*AeN(h}m1tP~^`(-hsZZ9e| z>Uwp^Yj0Uq7pdQgr^S4z0%BIK{RX-xV)(izE?p0abo)2&_wY&ID){Op7O_GP+x8@; z7m1%Wz9WA9$yr-Eu$c642N6AP{njD2&+qLcf-F>K>1tR0G-SFF*P~G#)(a2<6D<0Z z(fTpPO^vGhrC=iy%pyAj9dJgaPjw(-unHUpS2`&Xg!HHj!ipzVbzCf&rfKb^(iE}b_9ZpsX@p4(`Z?Jko2~;j;KoW1*RjuLCKN9l z=C9M#xwMtW2(x)1av2KHU$dB@*vzJ!sht4*~GAN%3AwW>r$OQgaSj;`e*sp|=)JBe5v8%R8qh5XE03ukirbV~yC33*;iiq^Z237VUAp|IRF2}QjTHFRHve##UQowc5skHv>-21(LhCmlU5#5AFp`@|_AX-<3@^%rrFPqZa= z3pYY{&eK9q(SkVa=s^6RV`|qiAN5Bg@hRY`&r3VgsUkd$1cSKfy88|ZL2Q~hZ%*0u zLt-mY^`O&0Proo25W=62Gi$eLVYuOe?>Kb?GI^tguyh5D-{u{R7+2eXC|eQ$@aVLy z6E7?V!>dcV?jG#t$Brgf_)Jj1^WFeOK4xx`pAHE@wCIHB>tCEmHJw&<0)@pv@qe98 z;QgZ;7`Y$@TPW>_+GU(wBAiaQ1HzyiIf6M~=?X%Q*`0to;IST(FL4y}UjR;2 z1-vZ8PhRji_YAj%veO~{A-=xTQSN28ShKcwpa`r$n)cCdv&VHI&I%>1}%stL7Q@OeL(PI9O=j=Z`qn)J4>(t$F5ZYuM`6v9EGQkXn~7boYsH8zSZ8Ix{dELK)`! z&S$W1@jn=1yEvb6ETw_VocrW_gEsCoGM?Bke6pG45ExI}x{ zZm;>sBcTrLV-Lx-u?lVY#JJ5Kjp|JyZeek6CR;$!c>dq}WyBP~pSTZ^uWpCJ+di=q zGa7H0JagB;9*g2`YWDw*@WL6pfDqH!#85^KkNeVGPG;`yC1df$A>&-rXyZFjDVTFg zq61sJuZ%$yBb%)5i|+uykHn=HX#^F{08==;ueQz2)4++(H=hUHZY+@@41JLQPn)5_ zGBl$uF6=Q`1HRCz{-uL?1PBfqS%z3jflkB$BT&glA}$=6Z3K@1;!0rwvu>r{+>TjW zFvLL3_>H(t9&YMcA@mLrH%y{3lLjhPO3gr2CN~ksgdJ2bm$28_ZF~P;Gd`k$vF{2= zy=!mz)b?9`N%xQC>lWY(m8*(C7#OI9kYP|hMJf>+20pSy@|sOOZG}PV;jdy53%6^X zg`bGU^pd0wyQ=q9)5z5Eu3qY+s=rb5jUp>pp;3R&rRcZy?v(OplcMX^0}Vtfzl)gP zsDIYMku1Lh?%@BldJ?vwDq?2K?iGNFIjV^?r$C;{EW(8>(m{3k*`Pn|VHryC59A~+ zi{p4zFO1s}U}yyr=0Q$7xMY~)H0fV|9yDJzm~WE_3ZIj^oc{U?E*{3dPLlG z@UP`Y2$d$z3Ss71z_(uO)ikY|e|g%y_3BG#1LWlj#{8;r?#dD4VoLQ)s ze`Gqr%QD+hiT$JN-u(?=UlW}}R70FCR3RE+)0<{F;2ISaJ=s&EqBIc`=1>)*tmm^K zJ<5oWjb0F{BRK~DQ^n`JJ{0FaU5WjF^_~9CDhW7+3i-!_hfrzuGZh%l1nRC_wb72c zb=k`Lh4XN$+*=z{CnDuRp2kTP9J4}tX1qxfV@IR=$;w{(^4sj|Re78EEUTW*%QpBz zHC?eyILUcw22vT|TTl^KthXcouJq5%zN`}dcvs2**boo|00aOtQ$!^I0B>clmaf3+ zrUI2oPP?1Co8q|8Zjr!=martm1=a3f(FyZG+i*HbIu|GV761N5jRpW_WX_5J0Qdmz zA7|gaervx4y(H|p)YGI!TwRiCTstmt^Gkbc3g#e4>rfMY4TWo6@7~04?P^~gT7=r` zo_B3p&&yL=f7J5%v<>Ri^7)dZb+w#1g9&Qw^4>`sShn1`p-crz$s|K;ngAeD05e2z zR&WLN`}VdZ*|z&+TT8NRCbHY@ZC$pL-PvqzZkV|_XK%Iv4xz~oFsM600tZwm!Z8C- zKn%egQws3_IAb)$5R3|H46}hGY(i;H!1LsO8Bx-BcDIa4dGpn+ z^PEaMJ*9A?2dk!~z>ZF$o2jd+u%xcd{ivhW_dSP|){a)Dy0WrMzj$53(pK5s)EE8# zTC~LHQf)n4j8^^Ho~SGmN_u+jz?1rCux9B+nU;?FV~~74P4;&+`j!q>a=mA+ckG3= zScZpsLqzRmJF?gMNH1$9idj0Y@8VkSPeRz@ z(Z5R8N?1Cx6^s9;jS%haK8i%op((lbV;{aUsF&214_y;NIm`2tRn!Jr4am$y0%{JRQNNUt#n}r z9kIZ>zYpiPP?h~nJupjD_i^b=YiAT4d2MdT`bNuNTP+?z)O1MPsGU-9%{ZLy zz6)OIgq~5dp6j2w8&jIIydIL$5k8|yi=a`>ltvV}yW7h}+4Gh*!9tFTO#PGW@` z_L@$7G)-1(uT+XAzrr_Zso~mu9SKJj>FHE%XjT*68HYwIeeV!ZWLA>iDMfyYeAB;W zKtYA9C8ZDt2`P-Nw9wo~q-7Ont*?qVk^B0KNG0iozF7L;PlZ!Iz{a=0e+WyowB(;g z#rM%x6l8S$SEYtn!g=!Ne^1{W-HZ;uitCR`OX$MY$YcDl`4>l(Ofns>KpIVBJdxQM zNtiMB-c-WO1W=7+fRJHM;zJ;;B)%_z@%oqi6PE-{+ZXD%_R&U{4)z|@@@`Lg?$K!) zPwzc`>PUJYUW1^8tVf4StqU7KJaA5mL8NNGmM%XSEm7&T1Pd~p>B#(8KvC%sm#v+Na;|1QAfX9Ur|#vNwQ!&b#R|_0KKR~TRIH2-!3rD(%ekSH6q^ei)kiScxuVA|NK|jQMO5@Q;R$goj%r)t?blT+8x#y4 zyabz2Rd&g`@evv)O`x+P+6(+0s~apbIDyXbP@kX^cWY5@0pq0(pb(W>SxPEAkHFB=jN@LNuPied96UM~@Xf8c+hG z@mZ)K73HF72jGHm*_MoUOmJh6_lk?iz;Ds{vw`+ZWV(X-Z5%`~y6FV*QAY?9d3CvA zMtCal(T(m>1xvg#9dT5^_Bf+>h~Uxmf<>rQIwMx(9aBR&_Zw8z8kHW=OKkGeT zlap|mD`M1{yC3n<5xbL0tjz_E>LVEJ+|g)~Dsw^g8IBuLjku`F6u0kTZ$vG*j+OM?R_+xsyhO`G9||_v9K(_I9q`F%RtMguBSScKO9qg`cIDAmfjP zu|~G5@nK_HT$UCd*3qMOr3rp4Oi|~9)7deq6$ZC6PB?9>y6Sf@`G{aQ|OsKXNXfCRfXe3!p#0O%E@@60y63 zmyxkA!y^%lBK^BQjp9M#M}PV?P;A!)Oa``q*~VrhW+}@!@{+TfNs+!$|GTX$7IxT8S z#|nx1C^Oe%Tya-2U~mJ*4AQ;TND5F3@q4%!%zg-pQ&`96$!}nFzIua>3bD(%AEVb~ z9eAdmr!ka?Gn>JY&WBigqB`+J|1EMUb)_blNcQ*e9&|=It3^2 zSdwl=7vN+akJ0_;gq+Od54y#!qREUJ!7xAW^7W>i%;**2&C4U}xDeH8`6EB|53s81 z8s#pd(s7TW=0U7xZNo?cWH5vX919gFjA{%H*N&v1+^n@lz@iL44O2(#Py4dAo{O@_ zeF6V{{j`+~pYJt?ty@jL>~QxnP%Z<~;p@jt*oMA0W+uwh&qpOPY3lAeGP&yS6%az1 z(42QZmOMUC(KTpV+JhHmVlCa9>*Po!^D^AtW$WFinW(fSM6&KiH}P)D%FTt3>Q$b0 zZsswMcN=xElyG*JiSck5k&giaOg?TH(lMekn&ZN66i^&Nz%k#HoN)ptxDWxtNn6ak zXpBtR!-M~PuXM-SFCXDOV2|tl*o>k2%uN0cyyNL6>@v1nGKNCO=2+}3aED?!)?Xni z$awHH+{L!%xtBKygo{zk%p3AuJF>7i+$!BTJ-;}P)Dw9PKe+G1=1bj?I-}D6s;$ZV zN|cvhDboaHOY&ZS*WC~RxURFT8haELFuc50zaIj5$y-&2xfXlBlS`SJ<^bP`r|~In zD|B_v-ma(Be^>pf+|gO3LSmBhNxl_z1?MZ5Gk1gyt#FDSZb^QKn!$LSmp>Sfq6II< z5}4}p!HC=$onJck!)B`z5K7N7x_oFs5_)qjqN2w#k|#;pFiFM}S-1=CJ;b-|+BGn4 zTV6+SQ2Y>8c2yNLmDTl4THqTEc@zI&6+|D_Z@c)vua|qtkN;zh*~2OCg1#!2lEyn! zI)Qqi?xt{~v$--Lyb`YM$14o^EwjD1=be{eDM|QwSs4v9`th1W_gM#~R#T?!dJR&zXQ3c78`GVm^|U4|)!`ND-VPhz9oT*sIqV7q<|n`b3Qla0lS zGXwBEFI=zqe`5Lw=;>wa{jrZ$_~+qX<^06oz4Z@IC}l3{=J;4C>Zz-0tH8go`N#Hh zOLPO*V{QXscct!#p2z3~)o`o%l_NFE((#Hoez**6IJsV*uCSBtmGQ*_A1Cmsi>Qvj zFG;8SVU2I_kNgl0bKtJUk5A~5zoWCL9{f`<(>Ek#Z*uJZSi3460Co^jI!=HSz(=KB zh)#gsjLpaZqk$d9Q{s=Xqwx&*qr5E-Md=XWQEz9_l~s?3vh7Mb^Xf6twH*nwz7L`h z9RbmAE_hV2tC*#MX3f&S*=uspQtpv&tru$RvLw#QkDqxf5&i0&H=R(+{`CFvvFX#5 zbS-pNzY^28)T=m~rNGk`x~ibmeho`WEWs}>PFb#J{6b4Vh|^_`MiruM-9{10Sf-oU zKr$Se&5E^)s{F{opR%j(?jm3;hu$Bg0)Y@41(j$=-JZU=fJbG z?497W86q|=NK|jQMZfXGt^tZ$+D$1iTVI+pW-@GK%NbXa)EqUi?jhh?{`L;Lo>cbL zF@DWf(B<%&It`7lOaEo-9j8KN4gIyU=jm9F zQCmm*TC-IdEWBpQqGGSv9yfZk6bO*67nEjxl^)hR@z?_EQzu=reJRgB6>(pS}p&-F2~<#(66QS?02$#= zFcu z+KaW9L%O8gls zVv^*Dqnr4f5?p^s4zEfJ)~?K(bEw7&sv0!k$_l~=zn6}J!*~C_<4OEp+QjPx4+HtJ z4XT32?5l`0_YAW-LhCW4;^xXk_1m?bJ#QW_pm-q1()sF3WJ_@|I^FBG>pXjIbbzZU zxG!!{RNPRAJQvC{X=GxVN(OgaR-#x+2@IgjurlLq6Vfd%lntw5-X{&sFySBc*YDg& zy*d%0L5o!3GSh#){lRq7RXq-QdvHSvm1)hN7F(Bh|35a66?90)s5HatDe3Cexcy9- zyWWPW@eGbeS9?9|=A!Gv1kM0@jFLCuh7>AkC!iXkB5+x%fUHc;Td(;V7syj! zIsPGUT@It?a6L&r0P%j~)y()GKg+i8w+Q)=4(qYz-kxN@3kBg7((@Xk;7hoB9_A~H zv3{npFLWx$sD@WVf6-ljz6jH4Io)_`6z|TD0&?Z-S&EKlG(~xpaFh|!PK8np!|2rk<&h_f_3V zM?P9rhu}jSC9IBaRa7rkRvvDaL@bedwds3o${8;#x(!d>^0wJXxy{-VwR-N32#Cs2 z>5PlrnvW);Nv5jXqRh6&=v-paRcA)Che(y3yEXQ+w?ksKybPy&b6a&c!v^^BM>Y?^ z77eLZeS@@z7|<}H8xM_DFcNMuqV1|-AP80i!$2t=%ZoZfxX>uG2)0U~=WwS45sAxY z;K7poIR~a{z@hT_f0_#W3SG-a`2O#6yrwGaJ*P%^t1RQ>7 zjA*_0&>aQH!=sFrcB;lv!(4^{aA0X{5V9=-^oki5sa3#x5_x`G%(F#o5Y<$yYBVg_%Vb?1#<{uL00wXRUc+K# zi*wp-qquf=SKcAOc*p$CHpj{{V^a2`?84Z4Oa5FqS+GWyj#O(q6?e#!@)J(_mcf6V zt|HCmt}0BBqDp7ihp1^eu~mS#of*lCpg54V=*qVp!*iGOcfW}U z$aNV>bA4hT+3gu`?X3@oQk&&0<;j^h$d8&$NN*HxwwSsQ-O(bO?dsL+cYBfF5~4OXBx1b2so-pb zE0{0}Y!I-!vM!EQMr3T3X%Lih+y8qjy49@cu2`_{n?t-tr5E;(-2!w0B#t_Dp;6| z3YCpmRfBLj)*vF5rdWBluY9}72SUVm6=K_3zVN4yRO~LBn)u3ed&~Z?DdcDMEIX}s zKA&*i_0#iSbA#*%n!;+R&5WVdH4Jd!I1-wLiWQSeW^B7*8ooz00o9lgRpOh@JuecD zwKroje~I7S_kA(Iw$pRW(4_;^g*QbNNM($%NCrkF%rjUiK*K^TYLwu%A&vx??0EXZ zD641ZPWN-3I;+z(@GxeUPSJ)8(2japs0fu{+jkFVtq~XzmIFd~a7B22Mb(};^5N5x zF>ZDQJ;06hC0o|;b~oZ4@)OG8|GxX}nTV!w>4R>7ID`}O4|uf~x3Ji;3zAZ&GLcIn z8qP2!@(wW+@||LQ?76vjjMkBD7h{=;yiisl?*L07@Am8zl449BgGmNKL$KT>UGAWV zm!Mi?TW!R&L2scLA%v`PAQ)weBLymg!V%`~yq?`8&R&@u5!U;S<*|(V_Z#c`L1fR^ z`0@DHL-Tm2-i_E6VYES9^o0!0`SiX?+w&ms3(z$J@nUZSi#10Jop)ql3|#BQY12fi z4cpiuaNr#X(d<5EgMwtE0Ogm|N5t$yKK{|Y%B@`xOGk|1@ zD};{&^N03@nsYjtoqi`PNnN#W`c|%T9!?xlLM)x5E_RNjA80&W`+;GyD3t5>MpnSW zB1Tr?0?S#&wS!bMij$}0+&bpe!fxM~n|}<*K7}Q8RbcOj;tFSO+pc!BQ!hweDsEX>9eEv?DNm1!wv@16zKSU7Asvs*@wkZ|5f-=p-MkW}) zkd!ga?-xY#Cb5vEW7LJ8We{{f+m%d78-&6oHWC$N#DGn!-XVWnBg+a*qX)60R0b%u z;Oipq498~4@IVi1V6!+44Je~wUC=+U3Xy8V_e9`#b~yBmF7aGNu+Ud_^A+i0UOrBY1LHo^oM z&e(QyalvF?jCa6=8v=W_FB^gxRwst76%xQdZU0^hnnDxT)C*Jio*;EDh6gU zQwR_=E2ZMQborUIh^h>oet5fRbgHhOb^hPA9POPG2AicizpRVwvf(P<7i?}atpORv zm4vAju%>C1PN>_@2!bg;8E#S zy*0wygd-xCmjG_C0Blxpg9CzPg6znXeV^hW%C$}5r~f1_!%2)_V05T=s6Mdc0g+Km zXq^y7W!WkPNFa?sku4OfEDJ42C<4q<8pS5bEQM;%sL3|+Jg|~p>qQ1 z%G2FcoEJ80GsD$wf^>I~ z?Q{3=***VgyozLBK?~5Qo^FZWpVqe!5(rcQVSG+=D~I2q3+ey#p*>je z+a}m>HE+EFI>{+74^jPSI&HE1IeYf9Q?<@j6S1p|l#}e|SmB{>s`XVp(Qv-(>>*}W zn5@=&-n4|+(~`&)gS`cBOIaTb40Gwuq~C+deRnse&bIi7nQD#e`l{T+?onB%r0K4; zG`}!Hao5sS^i*}Z@aD`P3@W6pdv!%GMA2zq@9e9mZvNS{eq9UIwLChz5KogAsYP&R zbya&f*%u$)|03sX{P#YsXxMxw@VcsBZGS-^Wo27n{9O3$+AVc?n;k^Xu}Es|e|qJP%$vAfIeh>`zy7p`;<0(^KKb?@-^9Wdy$m@POkYSd$#gS7G9 z`^eqRmt}7Q{El*%JNy3o{d6D@Fa_HFgBwlWp(Cj!c`Cg;_L;P+UDo^W-ka^1@Y^Cm zvv>dEU-1pcZ*D&9my8b|n4c^wH-5ht5c=|7Z9tYBa-GIQ(8QS@-?t}!7#_?^)OT1F z>Am5l+o|uc&MvSSu&vQE!fHCczKRjb#tS1l*@w>9swq?8oHVyN->F_p^_K{QoDDy+ zo6T;2@4;JWDq!QNKug#dbx>AiLrRqu12lqy29CVGuzF|h3)Hh~uiWP-zpnlBvSrPo zglw1eq6i;d8ce0DvIUT!Dq?KrUe}`jDQ#`}rPyQ$7-0s51#OoYr)FtJJDY1F<8~3< zzhuz)xJzLF@)&(&fDj8PK@p70GC2)8NBrC_WyZmu$)>U$E^Qo)}qrbI6e<_gFX>omBTt51xf_^1sw7 zKd5wjeL{RKvD$TdDpZJ;)=-x3*;kh(H|N)#!5%8ZIQ8_EwlwI-XoWb@5R8pTJDK1Mr7$%6Gr-Lm|ysIvlFJBY20ds#nwIYw%?m zsm7&%p*nAed6mhjCkuB^w_ABXPb%Q3beej~$^jNZdExXL=h}u$zjVe*xQECNd9e7= zR*M`u;_G`$f?;m~z~Hy?1G{mvbY$faFE8gVr0Ya2Cm5Ag){ai6w#39`nCTSnP%LLy zJj=+@U+OLF|CoE@BSr*XAP~MClO8H_s)8BEn3w&w8v*<+;q#iL(D7ZWuh*egQ!3|X zs}&><71(3|j#!_qB!U!W~@1Wpru3niF$DJI#Q{9^kM5xw^Z+;vrV4k&br z>=Zhsbr&5skN4$bE-4E~<8{OMyP=ae`Zy+zSs0ble1bY`NBhpnsqm+>d=8iimD$2U z-^(!43D2SD@V|4v;s`LN@$0$<|J_<w;&(MHFZrUks z2&6>6rI0qd$?ne#3V7cvlgNXLsejdUm)o!tUvUO;50Pzf=N| zO9fKfR&LgC$icf;J}T^5bnaSsljJN^I(6yW(-}T=;}HJ+Co?ty+R`D@^)2DcZ+&O# z7$z$jHI+`#@6*D$G#mI?mH>bd5CZ@N076qmGyni^Wj~c`0VXZkg1sSs?}hHB-H=?A zyMn+RlGSZdD&2o7lQQ8mb3!2Jn(x2p_yNGk5E;z?Kmr)=X7H&A9UtgAW9DwUAY!q< zRZ+oOygaKHv-dX9bzQTKv~1tJ-8pAGJ&|UWN2*TDsq^K=9PMG1TGw3W!ZH+1sT>nh&fTO* zGOb%vn<|?1XB~4GY)Z9WkFVOsJV=+~?bPhjyVF{JrcCjy%Chd}o&st`XK^|zm!@YUk@T}ICaB~hiv}|uZyO-MUXb) z_zY;Vu9!FZ2`2_UsRky%j4JFt#uz5Z@aIHS=%XB%dX|SOiZRn?GF}E_sLuJT>cb0hfP7BLG#Tl zc1ZlcTq}MsADG_-{u`asWFPalz|^5I6S^xFSi1s&r4^(s-I)yIi^0xy7yhH+!%og? z8MoHG(8@AxwJ}%oP@(T`m*ecF%+_LEl$Uo_&hLUWoK#BN)H%mc2>edDR-BM~X20fH z)j+12z@{4vuR>;Lo_+w~-I8uRm-8UchPDE8w`M5qgU8V(w4Eqwgu{HLs;$@};G6Q@HK}L|;yos{c-fa-B|KGf8N?UO zHia*9w&Zj(>Q1QWgW~^8?OQM9dN*~S!=9q~r3zX;12dYTLG$J_v}MLF zC;6bB0?)9|((;+xdGoj1x@DTnD;~9cy71~OTg}m%#$C!=El(Mx z3$dABE9ZYp^C(pG@*RAop-#?tCF7R<3Fb^UhY2|7UmpPz*`r_;_sRL?ZsYIsx36L+L~S%cw@GYX-%^Pgr#0PanC?mqnW=+0hxt>=DC zFq%$u5~{ZE_Ngnk;5OT{JCE&NV7sxr@Hgwuxc|fGruts^WdTNxdA65zr%!p}3=9@_ zs$2ULEgQX&5b02s>G01){K$TW_FP{0uQmwTVvcu(F2Jc~G_jMS0Px3zK3D#A*<}=ru{$FMLpPa{;va_~NXM4JqSF+E3NB=qtbKgF) z5!R8hr<{L<@!UW2JM~NbS51HBJcGU$;v;SUu^;ul3oKXd!5rt{{)l(p`-reN)M!nk z?gP@{DemcQJGKPMYDSyxg}ocQzV`a&2$-cUZU3<1F|NLY)MC7W-k(cSdBUtUpLcJY z4|YXmjUDmP!Mgnz<4SFF_|m$;;i=De2hs#NUR$gl3S79iHft?BFaMJUY(!nTLs7?W zC`X4pG1LDbV#yOv7Mk4=3_7n_si z)^BW=rNWm=tI=x{d?F3SHG- z7rnFSua;^Kh6s`NcS$`%+XKi|-2}RLw7vMI+~=^{{hS1V-_LLXF77|Z$~(B$yj*MF zUBHdAZ)fLk-IA&9sORmN9s2vJ@KL{6t%1Sdlm?1tJ5$LWZ+55Q!^XBLUgl4@TqRM% zqsA4`qsmOz;$kowCNF~Ss6~inh}Up!zHXVLOG}mUf-1wQMS5A=RfEnwJ!U?xZl$i< z($s}Qtig5ha3Yo7)fx41*zV5!mirz|kPArbfvuohzJFixlyhClung#atjP8Jjp=CF zKDM)PiAYIFWv~`8xe>R|LaRHx(zW0=T$a^9#Fs$y2(-Q1@jDe=`&ElQWn7F2eXJ-K zHB&cdQa$va!ke%iJ)7*#gi%ekSP$g>n5hEAcdl1`*)Qb!jP^C3HGF$nxw%z+d(mLt zJ@1}EPP7iOsso8~^(xm@ydo|^i=?03phQumB9+u%Bv*d0m_@n6{7YNC;yI#VA9vMz zp&|&~WFnPWsQIf!G! znXD$rtlQjhrr7}uGu{t|Gx?xRHhRIcOC;x(l+woFZ5 zwMTv~=TZs^WUR&;ciF`^_Sx>?f%p3B8JOpVnX5}vV>}6;_*l#K?R#p^{(od3E+(z4 zl?Uj1!oaH$aK)5Cetb;q-jKkcQIv0FVJ2=*fWCcH} zal#-_lOfrL;I8Z6`M#*d3{%1vT+qOdOnlvfyF(8msD<@f^2SP1%#%u^WP#KLHz5gQ zg$rpNBwMl>BrUUF2e-^3Dz+=#D&f3NngJxtl@d|!2@3CF#D8mKmEws4K9WvW7&HT6 zN-H#ABZOg=t-5*Ny=xcz-5~@-Jf$qhK7??R>Onjq)WDw4&HF= zqd8=g{$&M7%BQvUs1eHW&?ppFw9t-%o-?zD3!NT5Yq!HAZ1$2@E^hU3Gexs`A- zB<7^&rqMbw1Y=SoD~Umk<}CS5K7OM_uBG9}8k)YsNZi^;#zV2K2;F0j<;O{YFuH_7 zVdvzjssy${nHE$CU_M^e0$b>{;#`PPt8LUMRE_2)2KyaSO--xuo@sokHvQ`F}EjOamvcP_p*{_3J&)LNxa-e<~*|Fdz68-ZpCLSgFjb!s1 zwbu36+|!g-2>lUnb&BWanBd}bYmHy%xmKrfbG2@*xo*vKYnoe3wZboi?uF32>j=^@ zuXHOHEN=aZ^D#?(+nwXP<#E9OxogX+Te)l8+|63oK;Xf1%`Nm~Ke+WT9g-#gV!e%J z&0mG->1lVP-+kEmA=4Kz0%LAaG{2c{xY?vrcc1JLcIG&|vf=4GnVCB5Vs-+(&bJhB zryPvWuC@Hu)2c&{x>`m1G z#8w{nRk=gRsN&)NTsC{N=7vX6fj(BRtLK@o5zH7qXnIDKI9YSUmM3H|s+OL9Dyo*% zWoJFvqt;xIW_{WBycjh++>vN`fJV&?rI3~G1T$(QA|_@^z2Q~zZEBI`aLeaT5_+-Sez^K3xyi z@!OEGhg&T_S&2r(?c{Qh4OILd_3RW8w?uPJI6-U9X!X*K+67FPI&*8z&^5OQBHU5Q z<>44<_L9q?Yg%&>L>%|RO1N}j;u8~2ih2TZ9LYC0^J3!66RG5=b>wmKk{uv!#neYtPBwc|7H6lQGR2%tZyGp1fAGpv`AWZf+Nvf?r}>tb`!}hz zPsUzs;Cb0Z=~XLATN`6X(^Xa>vcL+P%6{j%_DK7t$2^9Wvd;q(5>Bqsts$qYp(x^v z!_f3wwI3EIE!_Oy>qk#qW*WJ~^_T5_@mntD6qhqCq?p4T#mlXB()r+S;gf#Hhn#@| ztw-?kdyjdv0T<>^*AQxZPR0s3%WHCUMOFB#oEG6poMAPzcguP1lUh48DOa`dwG4_{ zdDB^|#XcSW@0$9~g6>owxH@l_d>%uhY-jfXUUes8|F$lBz^Vq}-@TlAR=a>lzmUX( z|4Q6>GkC8$1M1}z@2olXtKXnm#bdl4t!&Zbd9L4fE$pFA0;=5%q7>&c>;3oxP;jd*!tYM?65)7@wc=t( ztMzU@#W$g7y5DIC+NWWDD?^Rnm{*RzUdd%X-%K1|?QP3>jVEx&Y-L>LBQ-O3j})4x z-lLVCo-f;`tpMpymUau~DGZe=_qZtV8r2WrLbt_03&3pvN3 zpnIaavr$~h_<-QV%CTXWnyjvqY#9-}SaBG}vNzL4tTqf84)SE%%~K5cKl{Zy;I;@; zFJf*&VnezsD_SsqV|+>R<&KG-J!mm&Tl@+KF&4vE4D0pqcGw=N>~~q>C+W^C?t&%V zRY_9EyU9I)K5Ad0o8G*egUhYtWjtvENJ%Pnyy8ZB$JjIMkbu0H(segQ?bNBZufAN4 znZBls@j;PN8RtunGP-zctLqFVM9hKY-Eox@S?&=f`oXrxD`y8kPv7`uz9GeKzNhfd zqLau}#!!+;^1EzdKwY;;$O9@!DyF;{CXLSXc4j!Z$(O=E>7y%L2JgA}1_WgiEd^A~pLGA7~%>{tFy8XVKdaJy-s+xwF#uNQ1 z(~;!xv_5y6Aqr<|$vu;slZxVR!gL+Lbc<4bsYpF)++U~a!)_|}&6Fh#HwB`FgN~t` zrKF>vo~HAH-n@Hm(&MBVoVRUAP>+Iq10k3t2&`B=!cF+rcNVFh^hm`Ry7ao(*;>7{ zacb(li{IHxzeQ7zV5N^$WlU*fCFQaWp+ly7dd}<)V`Ev}yIsS(<;udgf8NA^HekiN ziB1?akZ|MhoO&MfnUe3Xn(KAk!GG8*8?G-(3+!Iz4I!u|AgS-{XxkaeFaJ|FN77Qf z-7ULqiVG%f2S|^>rB2mj9=}_Vj3yjZ%xH2y88?&a>)um~fM*cp{R@URtL=+|vfP zjsYIYp}NG)R0h$T6p%)c5zdtnpTYTU_ULmAj%k=wf|zAU!AS!ds7T1!GA1*)r}4Ac zS=uB?rs>`ywtYdBK86(qWx;@3&M1(3dl3*(!4s`|O8I6VPT~eQmQ+GVL$Wd-e4Hyd zS^|#;${oH{SED9S#mBIsh{1SG91gK0UZQM;d~hnOH#be;lw`)qS=5< z!^)t?`TbB5o5PG~Ev}YYHa<-@d>qs=9uiA$CB}0(W)%1Jvaq5*am|Nie(1T+{|Xt# zl$5%;4qD?JprnSS`2X$rB&ZTR*Cijfp_m!ccfERkuS>c0f;u-h5#f7cDId5DjA5OYPA!=PbWG0&rV zC%^`dK0o`{F13ls8BJp4@sN}VR)%Uu#$=lO_&BIzb0k&U;qfb`W>1+t`t%pAQdLOZ z=Vn*_t&ASs#7+PsOVB@v1}X4S{De_tRWXMU$_OZuO|X`G9A5Zem-|zO$`CD*wVGm& zcC>R>mI2p_xBKYmZByr7>rZJvB_bz0A{`mdK~i6>)8W6w<31$Ee%p3c+{tsq#uy1X z410UJjX{wf4E7lV7D%2;UA}m3x9jMgX-xh>UOttTepE?5v-I{fYsAK%4~*W(vEMtB zlW{XU0ATOu`4w|q!g~lY#-xi>T;E(f`mf7v{TYsHP>;{*C=d2uCy%$!`;A-vF?Z5hf+SOdx(k??t;}TXHwtT+R*@Ss9_YG&eJ$TX1DO zX=8xAlHW$u$o!K6H9_8{qgF0u*^g{Xi; z2*WH0sj?`kSEwkk39`y2^ojKvlIufey&{FkDtcHjs3$Y%F_+QKZJ57l2Jc zd|+aDAVbk2bh3zwfEHRUd>)pmz=v-%V&%v_$kfnx)puuS;ac37hxB(j7BNo5!| zUlECz;>f&p621h0q%x1wGEnD2O*1IdKSRiyB>KP}B@^~x_iAqS@QJmco(NS+W`k1f-ZWZAYj8$y~b zHjWulcv6K00@niqH6g?^Cz6pQp6oLb%Lu3*Ac;tt_nI~&ZQ#^Q0ah&Run+-qC1qtz z`g(z?08xZXNa9IzuQ_9KO)6EP5hY+n41~)bun8=41c_9ZFib|0gRUM@PtyHsqX|uZ zo~976BsBupAcvH7>dF(MT$KgorU|^H5D6%0?lsB)YLl?$%@dVbxG*C!uNoMqT)29M8L$xAedjL)j} z?@Q7C_}3X1A=^?JRc#~yhoWE~4iF<<0@kZ30A`EAkf>&qVFEv3W~kOXjgc}ant+Zs zB^=w_USlv`5XG6wN7RBI4aXa}T~|N^i;8+4GAEW460wK^&7!J|9*A=efFi^xs1COoLTsSJ@iF=!KftU&0px}+eUH!Ob~xMx3{xUWDIceVO_Ioks#SR0Xjo|A>WJCY<~$hOx zB_jrzK&VPRq4GpY3k}x^i0o)F(;yy!crw5Jh8?jzk48A^gBHRMHFb?t3|u4y2oDw) z+V|T$^&u;y5B1yNj4 z0XEnO{tnzs0DQuK^+q{hDCR)$6s z(#eor09t6Z@_DndKr6{_@PD%=X&}t>8EG=2R-|7*<6=@TQW>m8OfJA}L{0)}<_W5g z^=2Ng5C;HHliw{TQT^$#B-0dkjVua3ycIl^fH*4 zvt$n1vrIHm2Qz!@(^Ak~yQis-WY`9jl2qi+e6+^xB2T0;-j^?YwA@;NO}H7-Vp3Ok zl5vg6mbkaq$L{sLNZyP}Vls>dTddbWcdcPhVB}T?DlZ<~_ix~i%+00Y8R5KGz^sN~ ziToATHk>EmFp~w{#sdde5l03Dko>~ADC{;O>+sN$f3DAv%buSD&K8H@Us2HKCh}#K zyRaEgtI1brXJNuj@d`u;RL1FwgXaBfySjA6-JQ!Uo)vDkg4T(!KA)CtnvjepWvup+ zol}C1niNV+9@Sy~`adJWV>8YD_vUBp5ZI*j zzr%httL1om{)Y;i`P|xy+`n~+Ywc9YEyHDm#Yi^m&yvy5tC-!VRHl(%&WH)SnA>|$ z<4ypiR)#GbTS4NPTZ%Z+9FXbL+OH0QK}e%Tte*(6hEqaT_rP6I3kRA5`)00R7Tg)n zE>idEHQIS976gj-E+!}nt_*-JD4M^y`QTM73g{$-RhXI&D?E=TxIje`*JXr3NzHC1 zuUl!SoGG?tNGFHBFZBjn`CfPScU6b9rd;NIEYs1^Wk~riYvn^==N>jXe}ndHpN3JyGVdGmy5qNl z`@UEs{@PkJPa6Bz|2*)s`8f^hY|zB#gr{8D*NcgF5EN5ouUMKQphr#?@LbO-_@-G` z)^r}akcVr4`!Rz2NXrsHD*t4pC=mFI=vX9BBB__%Quqgtl)dY1-5t&-Rtj(#i9&dbn>#WyHeT#5y z?j#r(E(peIM1>KV1?M0Eh-w8LYN8$p0)uDhGrykMsf9cVWk|V6S)frCOH~XC5rH5e zkSug8ITu0$V6aHw%mWnd$M>P1NdATj@SZA5~I zM&R7!cBbA>btHBE$Tu`3RK}W{Q3m8#Ihax%qDqeiM?8`&dTS(_EeH=R3c5N9DH;a( z%Q#P%Ok$|0SXCSesH%dV2`GA&kp;{RRZseZU{7R`Za$-#O)3J-rm3K+LuDcL^EePz zL6$Bt)&y1x2s1IrZ@x=IM@5}M&7#83{BQeZAy4#$Y+(rs04%W3tb)xN0`gg?0!p*L zH>3GjAKmXOig$zlk{~hwTBZmN;os`f*~Ul&$D-ltkyM(mnUDcBtu73K=mKvoh14k= zf%n9Xu@6sk<(kUw)agRGoM{8LCZc+<`W?*_2@~*uaWa6WEZA5nRiN+`tOt}sV?j*M zbmX7L0$}0FlS+PHd4Djb5X<7qXT0KjZDB0_9wN_gm}1B?WGm?!5Hsw`SbTH^8P9WF z>?JamkZ6%zWCaOW8po!}kDykrs*A{qx%WBH5gv?z4 zSOdusVjU=nNH}aL`>6mw<>1 zr}f4%Cjuo23HEiWQ_2N}T2r24z@G{@1Wj?lEE{^eA*A6z{*?6=6PuEsr({%JOE>5lAwMAV@9w5 zWpF&Q5eQrvVm=VdNZhh4J!)k5vqUl{1gK6FL^TPRqt?zS6OjWph=1VL-dkHQGuw7P znae%#na!c*XY?!=Ey-fiD?$&!1<|;(MC7Hl;WH9x!|K0o-mxvUDb_ z;h7p>Pi7=pV9h}wA3%nHlAz^eL65=%J#vfuMOsyJrU`Ars+VQ4@`X>{8$B3VM`i(rlWM$zazX5wC`L1^mG9vo2xRY>y zakAs}3+&3G*oH-bQiKFuo%(ELm7{PJE=77&Dnlkj|2LV(A(7DtAisdYx6_dVBM1g= zYH{VXV_eU)i?I<16p)6TIZSh)FtsX#sqR20T!oeVO^B#=Xv(^%3#(v$<491@Bnyuv zld=^)g{+%$oEg*jBnptiGSXrVC!%+^G(Ql6imPCdjm|o^n9LeSi$3`q&|m>S0UR>F zaM1ro_6K5~^7RO3z-^8ba2r1t`|B7^`WeU%|1y_DLgjc`%*uzYkKv(^AncfUyf(Ur zgA%I1FeenKJHW<5Q9|O3vJKtNjD-V}Lz(VL#_%g-ZuVXpei|6AT`;eRI*?`+hE3aSD_GF6CajIgiHh){u&j| zBB{W^C{U85DhXh>AB%l*@=eJiFr8eSY;aIVeK<2ynf$*I^79P>3L)g?^kQYkK^XKA zKeK{)&*ecLph2WTTp^O%^)4Pu`$UR6(WOQc_g8SbH{c8YWc4yY1+hZJ^EY)o5pDSm zi4cCnkxFkoTFDJ4C;u>$%&@~}A|kUgYC9>K`3;{LRd-`Ks_}|#jFrDK$NjQ>xpXp#F14u+F5hNnNAM|wp@+vC-O3tS|`m8G3E%)7!|0ueQ z2{;TPL$A-Fc;WI>Yu|9Bkjgw#;%|&E75xD%pPBsOYo^b>2(ne7boegdFLq%vqi z`Hgfw8`4PfW12&LkDbl=&XcxxEeDd5iG96%u_Ms`3#>E_ZbO{_+>c}BDWHGjISo{X zZ9w14cK3)}BirRY;a4e(50cJeBf~Nz`?5zq@ndd7h;zV+Z!}rS1Hg=3!J;tip^+6e zD+K-+LeK|biZX_)*~G8&pQDHnn8X@VqD04%*u%esbYBGENM&F!?X))JOCYMI=-zpj zxxD}=5D)_Z1OPHaRW|?tZ*{ZkU%<4r37U_F`<(aQII<hUb^9IK#u5%SK4U!$VwFvhcVh326)W z8ybj&L5Bxy1VDcQ2q6Ffj2s!w0l+&z+y4LW@B6;H)9tsr-EO*e)9prg_O|WT+IHRE z>#Z0hP{~wHiXsNtKtNF<$VZA*MpeOpA)eX@^HukgDB{9L4M-{hAOhfnfG5sJRcUYS z?_RZi40DkQZ+q@{%f0PhuWWnlucqNA8KOU2XLZ$Lr+k_#v$Hq7H!QWcXHHR$5ouXLGN)sq#PR zTV2Or^|ps~FojCkeS5RS_ItQzEBy;w^G-&fb`P(cH=3mS>#bQ%?OuNMe%!-$DP=0# zf8QYU-{`}y?7uD`lfr_9->>f zW8NYUY@x>TLS)^VWeQ<)Bs+2T3mt`d1#b`Uu)=k+aQv~i|5}djG*%0Wkc##fZZR0F zurInm9N(Kp#so#@zkQBJl8ZCHpuNV!cJ5p2`5&_$V|`_VyYX{&XP3$Q?%luI&Osk1 z%Nd+F4&oy;7qGvNab`WNV_C7`INg)e_LY{Hf-_9X59#jXcQ>#Jnc$U>HqS0Wv*NaO z*sT9m_;2IhUK;lqd<%h35z7i?ocjsC|vNmtC~g2;t=^0EYjP_RBCbNlnR zrw9_0Y#}A`?v=Nsd|B7cczu93mGzEokMp}~nO$)n8|$o3nfli7mAC4>l?Za-Scd!e zw%Sw9wpLt|ohEV%PS30y zLuG4!JsX(od#4iGVQTL|+dZ9q+E%z%1Z(ns{8#ZajSu(RLzpPbZ(F)P%wMR>;BU}o zta|f#u z@32+2ewF`q-{(o51j4s1g`Pqof2ECr9*`d)`GX$V#ToA7c!ys7&bLT*s5?0WjDsj> zWl;S;m55r7d63-V|Jx7T@%v%)JoB?PaLKligC7&i6&gUx5Rr4w)njkguVoUXSfRnl z;+1Z!*;@)+JH}p;4qnGkI{C z|1~CS&JyqKX#e`z#jXx95m3yWj(hfja-86CmggGp*j}GLJ_p&H)qiiRSMy5ySlQrS zSHFekJt0>BVn4rb{A=vr@aPJdoMXl9FK*ud#h+Wblz&_s&Gh2iudVW}<%BSI`OUk| ztgoJd*)iHeS0xb`mJWDML}AS-sRyG1Arj=dq2X>xwyr_XG#+yH3z4sLNnav+hA;X)0OZra2kcI@{E&s<`dm`n^u>(+P+vQa5om7gyz~rlLVps zwr-6(0uNhOA#bHh;I?h>czPRzPpigApLawcTPW}s0jJpafiRse-aXL2&U^FXx@q{_con?v zS>4#=TFAii?AE(*l z9C+76{P+iMmJ*Ex#~bAvC*N!Z9CNc__LJeHW}0|zXpw(>W&%~u8@p}JIowWjjt$=T zD$@yJ5k|v3rpVIgr#uQ9w3scZ?}%9(kD)m3x|nc--nMw~2%s18teJV?a|+f$uYiPi zFRpMW(w260dg%yluH><$$6i9{o4s$sP9HamFR7&1>|K0lhEbwzlnU?lU8Vk_0haZp zW3=>={}z*bs-(0vWwzuXwXO6f(H&^XxoY6#5x|AWrzYfu^C@!2&l+PQ)It%Fh7P~g zz9l#*vLqz6r=%v;DhWwlN`_S&B`IDdVb9f|B(<&HZj1Fv%v*MUZ8e)=oi~MU=Y(f2 zR-nJHh^BQ~(%GZ$fDx%O#8%4w-DIueqUZg)h7D&dyLrO%^R`wL;aN9tSr*r%tn896 zacS9Je0ZavYdOJ$LAi9Rc`;E^lfp|7zyx0)6wKMWVSujU?r7FEkR!tK9-NDXrq5r7 z2`g^l>T*(u#A<_bzeDTeuBg7?I#;cUhdx2dyIeJ|T^FtTZ<2iSgfx>3)(cX^l3Y*P z;aqgdFJ6-uR<2~}>aclx~;MNlj+ua zdd4Q>s?%4LpFad@WKfJPBJ^)fbyOVk_y2|dYR-Uw)JbA1nLM`kgO#j%jPqE2rd?&{ z*0TM|(?7qN&6H!ot#cy6g#h@rC`eT(J-t_eKg}#fpl)J9R zmkvXkZKFIkf$fqR)M5`f~*^hw9xi^W^3F^VZS#>=Wj2W#l=68m3`39k?Q-nU_Af%QU^p{ z0ITtv8cH7p8Zb)~g$zlwbd;JxX8OWn3Crk2VA0V@Vk-m9a$NwB z|2U`}7bE!Zuww!+KP`fDU2}2;>uA3`CKPL+46{kSb{g;aeamn%FXR7Tiz0Fa>EZ)5 zeNZ$X6%lXJouqpKtCPgmbu!v=n{}kunmev@>b;drJ4tR?eT9WW_%dVL;DGcNa~<$A zUCZ!YUb@-1j&uz6waKXz#=<#fqKJ=MI>BeXq>RrDkN@v*W8kd(K&dn+*0sOfKeaer zq^C8!iN5;P-_zl&*!WX`c+rOKZQG!(;w{-i315>w)cw!rAL!V6stxNR4|GX<%J`+X z;803^PMXr2E!&gOlTMWX$&-rO$w(^N7N>n$j6}Z~)k-?+@k~2;$cJlbrdH3}oDoEH zisKs&D~4euUZ&>X*=y+tmbp{drmb4OhH{>jlqvlCn&wQHPVY2AM(&?jAM5}Yn^&_0 z_B`>yrlz%A=^ev0|0J;$$_?810~dx%N2n@#}I|4?PMgyaq_WZZ@F+~87p!R6}a#!Qg*2-4(*(Tq_&gbRGB4_ z;nrDEn)ew2W;{LFJMs5Bz#O9w=_758dlsEHW{Ucp()-G+ zU`btCRQ8~nw{XdeLc%8A-?LWOt-D2zLawe90@k_AZq$-{6UXqTKv^>G@eN<5E0qa!sdf&i`QFIB5srJG*old$H|jINwBX! zrNvu}!Ntx6@CRk3xeDOqNg>hME@2fFYVvx5FW$)~E9szgq$g$e873_~Z%Omu6B0OZ z5t`C?>UtotQ_pVK*HU~#EBeCB===U>8Q68eNBcHUYjxmug>56eF0LV3skH z=+=KilSwR|*>5wdwwKv+t9}XTlZ_b7xBKMWceLy zz1_z8%ldu^ek;VfTYHp*xboxHMO4c7Z;hHCm9?3XPtEN4JXW>u6W6bD_WT_CmY>@x z{@SKjcLL0nC$_cSvia=Q(ssq0%`IKab&TO%68}GkVdzGry4Q=7;MQtC_s#2frYLfs z^T(9;tv%{i@2y#-)~uW0R>=1j?~@+;K@t`+&(b*u1!v%-lS7tripBa(6kBFQKny{F z(Dk|-^qqzCYtwGRX=AkZ)73t6{G_*EN}s4+!b2^v8_kN$&^7*=9ySHkm+C!${K;ZV zJ}GatLTfpeUqL@_)N}MRj2RXZfzq8QMyJ%39|%0-f>ycyW`C+WPcy)h2gs zO*^5+di)EhQA+G7K2Q4oo|-;=4noSx2YY-#qB%oONYr{m$Ez~-_`2sC`3n#7;?@}8 zk<1*{B9=h;Doy$0jSI7RcmVRKK5by?bw@kAFsxtdxMTV_d>#c8+gt3{x|YczTj4L^-|> zW(8y0tF;-Vma2HV+l%cpD0YlP*qff*YZz$ZbHtuS>md#<;HCN`p@u)$bwKikaKZr?Mur16g$v6T=FsX%6?VDz1#y9v~xfE$|?i8sv8Sg z9b$q~j9WHjH8^iw^~O8h>pgn=<<~cBgfk?_EE*(QW~fR zE!}Ovx<8Z(Ly_*T4ahT27GCR*? zDzP<2WIrdu(+pKNik048>62_z!G)!+pv_~U@Y~w43 zeZ$_yMQrG10>jaL%jjza{Lj!d&UQKejF}Qjz(z65wh)QlM!-BO)?V1qHL;Hf%^SIF zk*KBdd)^^v=`?lNJHqJJ_JJHjHxIXGBk<#(=RY*n`5J|c2(`am&TLVIaHSXLuB10Z zryXng*tCcfi^kN{)p|V@L6F`;4h=b8YUwQ`Dou0u-(uc8Ju|6uaZR|HEi^mJ$Z2JW4qhQD zB&Qrcg~&lN+QEv(98y&167$wAS>b1OTSc^y>g8CKmw<_n2-VDS7t zW7a5;d|b9qK*%srp3#~Bg6%0mZ~^O(F25>zE&-P3vtOmOV}hi$(zR5j=a;NBG*GTY z09LexhzNx!{Vpov&rTO_4~DE#bu5cdye+Vj04!@?s~#v{7Y5bMa9?#rtKLUzX>tiU z7`MGMKV^PGqx)Vq6Fp+K_`1KtvM*$$$ty ziCmeWIq|Tb0t`GZ+Ka3!1~!@)zuPU1NB%lz%_L_45uKR)E|GAM=H z!waEf1JloB8DrD#${XnXKwBAp5MdvtzB3(zvdpxFPGoTCl?)9fvf?cSMxFpez*OZB z*=7t;!pWOjW+fEbE85UDebegV(%xZ|n=+ zjSMoQ!{8Y$d`$taUH=-q-S(*|3Hyb`R7eVi`eTenf-i-iN+)Ft8L5Pma;gcMBtU6! zGIO{X0ZJL7gI55Fv34icf;**koR119sf8I3)DV<|4L_r62-dc2PD{0gD>$<65uDh{TrdN2CpHOgdZ_T=(p!nzV*tEhI4Uru113y_{oM z+(K|7hKLnBWvnSgnIWbSodKp0FcNBr&tp7Kz}J~e*g`A!0FhFN(*D1~!kC4^6-OX! znxHeCgdP2Y?n`0yf(q93U!8w@JzuT7F?7`7j`xi2sC1kCK^$tKgh(kwz;FBY?$(Qy z*Pf>Ft2Ny%?5|~Qx1JU9w$kpqdSW#wW`Ahm@G>n_$L6$i_s{66^RAE~BDJDJCLG%M zcWsgtzq^?Jw7WeESl-uKHaiwJo08Xi-|d9M@A|4|e!up~wZIyG-YZ|^_}8F|5LUIf z{ZK0(4%B>mB)tZD{?=YIGI_r99+q$Fl(KF82^M9gQVaUb$|EWSdx;bZm_j59m_js4 zmqM!a_}5_xwh-rzjjO0|l&)0B6j4p^FdYf82TwhE?BOGxg)k$jh%(tz5in^AC>SDz zB4O_oXqY;MZ&klhG3=-iM!FR$7!g#+7*JH`olq-;(z&|;tSsxSb9Y^Pr`!oI&Q4zd z)9PH9z7Rpr9rqgm@d%$*b%&;xn zlt}_8m?28|`iWZ>g~+b7)57_-*}yt|=&~omV4buKH6a;vCxE2i(V7WCw^V~+fVop% zg&1C$)qBG*)3kk#gD`#v2L1aHD1dm+Dv{3?<|aKv`MiBJgRJ_9XEFS;Tj={zmE;`v zqa&bk%d(h(j|YAXh`%CrfN|I^_PABfmxaUPfWGw!SWVpdx(|IQYuK-S0m5K)9@|wvddJh0MHzu@I*}dw*+l^f_BD>oPZ&BJ$vF%8OA#wSXwc*!Aq+%n zq72*~0W`Dk{vA8@aQ@U6RJq(nAplNlq5yIji}S6wjb|UW&rpIb3NQf$!Q18)Zv<0K z2wxd_GJ=R7b?4S+-k0nmt`0npK)q@|1@p(1-~k_HrI-<#d|z@1J?w1q;u!yFJ{ zIHve4Ou4`cfR4a`(18>p7{(Y33LQ)#taNw?07bS^;*$um2;iozxWZ{m5MnChOd&Kw z9TVBcuYX&1+ByGwaqZwZ*bK)@%@BS&ecoj$_z((Du#ly(A*iptAfQj0Q3wm2L{bo8 z$kK=oILfX)rElTI5glS#FYS3!SfYQ_|^1^8$=Nk8;sC#*QwH z??Pe7z&JWU_lfB!szLpf#oSxAdZesm6rw!jR4nl!9FUSa|`QI{6I zECAgfRxEk`DmbJTh>Y4}g)bpG15SuAMp6)E1EvrG6Q&Ra>(dWVKXb!TNEmxmJcdNW zy(y|qG!sIYKDLh8Q8A~%FK)DAC}msG(Tby#Zbe5c4~VrL9myP{5`OX6qY4m#Bc=(4 z3!RZHw(tlM11D_dq50WoCIh2wVc&3+m%*3{?X-W%&2hH(UbWcQ{7ejQi4#%_8b`Mw zcAm|D?^ly^ISRHANu4=_3Q^`n4ZO(Q)LtdlwM)c5MSS-#gb&=wLW7^3F3*Tn57YHL3g9emwW7B0u6gk?cPE5yk^ zJLqPe@N%-V7Ro))Ad@LX$#v?LEtbl!HAW)|jBLG3aF3AgX9TD00A75Xd;v6C^YmwH zx1xl1g*IUeBgBP-ohn5}Z;ZK@GvIsNGv7S2j{u0Z|8R_JX1M|YqZQ4BA~w$5@pb&8 zg=RP~+W2uNeNU=t%b5XKA(C-#z3Z}D@a)hJ%mDoh+dW@RxZZI)G>? z(S~qZI(qEm*fQ`=&7V6%-#~$YVE|GK8L%lt2)+O+g$RN^`7k3J0D^#}HFM}nYhMgB z&iLaoq0#U=ED)gpZfZz?D}`tPB84IX=T=+z687Pi#UKv6J78n*P zbEOm_4Bws)?f`*eJYh_Y0jy(*9(j027-km?_}k53Oqie082AeoS_q+=5M^Mc5P?FZ zLKLo?_l!}f3>cz4U5|Z*U#1{8?-&rx?HX_lK}CTd77}2k5RLezsGuSe`V@5;ipMSc z5V!#}@R@=fvT?w;6W`Dwc%Ul@3YGDSsE|6BkrW6ME`2*QO(G$b8EMRE@O6L%?MzvQvCGb`a1y=}Wro~Wlw+gpCad20HM zZKuxEp(9LcuyJjO`RV*jW#i5Yu2~{5dK)^E+02*+sU6ISd@8mMiE(oa0hVYCB84I{ zdK)gBalQ(b)Zx4F#tAKCzo5}cy$usjoU$Q|I$TGdIcGu{XV|=|LV)P49^v=YJlG24 z+ZI^SL3CUp%(Vw_T(uS>0Duq>0{{d7GDB52003`wv+7^KX`2%?Ck^*L@4eY%B@-jJ zfT;jPar4w_yf0PYTPWMMF(LQs|NRgh8UUFYII9ByQGnJzt$l6#xAm{)fYo_71ApRA z2zo065%|*NXGe=W?sU0GDa7bCbu}imu=UxGbH=jX{U&F!X)M1w;)-MUZceRu3a|F0FRGTh{e@IO)_QFF^%#Bt<|`QcxWt5aSR~LJlDThzN@WC*w|}3h)600XRDl zF~%M6AK9_7;5BicI{= ztH4%C!`6ds8Ov-N$q4itSZ|wuC~aF>-`V5NdnPbf=*TJSzJ+jFe;+UDKummlY6`r? zFEjN;FHCY)h+U6OA2qS*kUkN{u-f~ztznvBIC^1f^QDDw!MBc#n{6uS?7!v$YZ?&W zqvy-194i@?HnKd@w+Y*=?zPu2=g}#SpN9C&SD3fKx7+xv&APsRTe}Cfi*W!)Qe!rf zw#^nRdmfyUs5ny>t_zLN_<`z#bz=6}KTzEeZcH?~6TLZg4`-wUm)-k&-loJ+Qi*f_ z^0&&5$ebSx`{0YU*IWL*4-+-u$g(_w5eiuutbpca5Yj0b)(jjH3}l2gZQhbO*YoV! zR=&c|ZnG@6GxZnZJMc=V#OLro_C%W%<6qW>XTRe2ruZ~g4Lq!uf4tw2{fmzb_vHS~ zPGZt?*x4m+-jSYQ{_~OR^0IHkdCmf?WtKgMaDG3&lX9bPwtHvwsoMM&ChgjgecP?6 zKu$9K=Trz0rE`qyScMAyb+7mP@nN33iBMAsJeVwmpO?<1w(0+SCi)Yg#{9^*R04AE z5gD4eY*XvDjCF4lj*WfuF1Jr@{oGB=F;E0pxPK^T&drd`hG z&8NnGZNk3%U!Lz18xV8dwVz7-!$-UQD|_c|M4a)y{l33ZB-uS~k9JcfWBB6K(rUoN z;Pd%se3uKVtLg05Grh{H*w5G6_Uk=czGl0!u<)%P_V6*-CyGo=V#LOkFEI_`K9;G( zw81ezd5I$zwM^uR>#{iavHEW?KAt41^OE+7Qa~W53Akr3uQ>SHa5J|v)Vp^?8VKi9 zo-2tU<9f*rDl_E&pi2MoN6t0YiIoPb#s<*1*VF=K!pC8o*Blh#2id~)%3Pi|-Fm^q zuCx_}gupm&*{hdL*jDFS?@<@)^|L)jtiJ`-VE{B`KZ{M-M;VfiOmR@(V|<3Bpxl5k zR?{`J)Ffi35o{#oGM|!%ZP*8!Ff8X`FpZ-$f<&*ad)XfZajl2`$8@i%lmA-pMFDsE z5Ukhkk3hjJ_L_@i8UqbaqJGP8mxS4e%b`lA><`M#4Ny}FiNChjz9oOZq5M>N1y*;s zUMf8KFo6jsaU9~)i(vRy-h|o^lpIfUb4`IYcKWvkLt=7cHfxDm@IR^iXoIGbJQY7- zOsRiT+J$6Zn27Bk&MJZxf6IX__AbU((4bwMj>Zt-V?vA6{9BwUN-r>#GU0__rgKRM zA08b7#6y+~aaNtFcnk!W1IypWjg7&JyD=dK6aW6I@9O$`KLJdg2{ORiU<&?+RbDGt z7)kZXWJ3ZuIB}uGxXuLQKUC_(BmjP?sySe80EJ*8apCy1F;)L+K5IB4o?%97n%ne_ zi!*A1;LAC5lAFvf|4G!1=T8b#Q1>7|dEI#l(Ee>pXuM;9o2eYG&S(+^W#co01Bd{F zsIw!VABkDvUn**jn0r7Wm_l4QK5a}DM#l!|-d@|rBhGZV=tkgwqIT1rv0d!gGd9@^ zD)V7yKMe^Q1j}`v%BgRD>b{FzM<*K(F{M)>%}&;FcEJd= zBggB*Z9lKpzwS3{?O&Uf<_S{~>sMX1(&)=AFX+K)*n{c`Gw|2p?i%ylOMp zMcC$;Sa?~fCF>yQDLjhy_-=dKy?6VGu}<#?H8#)MOO1q#Wa;dwrk!MeUXPVSf3?RDont5D)%K~B~;ewcdnY>P;(4vk~MUuSC(ZXQzzm-TrYzd zpe1d?Uw|eTli_t1Gz+obs_VUlbJTp>H2&!}3IXNuPvn!IWXIDv3XuU;-Ubl~^jp=mlEJG~g zpErUPCD`Gd=^1AWLg8HBvS*gq-1#IMZz-h5W@_DYUXy~*R=<9)mmIT=?Joyg~ z{($zn)RrXf-8!;%Je!$|@`-6mdHE+7=2O#D$iw%qx%wFnqobyJ51-{Bc)pslTybx@ zAM%qj6x$WU`8V7Rb@;_F{!Mp7u|6?Oe^cF%DxrE}&Z2v@@MY|WHfi=&$&AZ;9Cu2| zrd=DYjKFZC$twF&+1hPWw{4>4PsKc?FW1C#t?eH)FTb4@8Ba^g1S~GW%HqP)!|`}9 z4O1lmNljA#V3NVy#}49?Mt>uN4Ib%O+U|}BV+^5JV;DI@=5#UuV?dn0>-fUvO{UTm zpj4Ts*Zp$t1f;bd`IXK>nK0A9~$*hb#Mu$(#}Wau?5u6-PBej zzM4v*B+2L%+=MQW$GPU7gVt}`f;}7Iu1}kUD247E5@WPYA)!oyj~LBU{%}%v$E!<^ zeN5nd7Zhwq!7X+1Hdg9gNa`E>g*CPOfdWWNv;1d6M*W~<99ZI`OGST&3hH_}HR|xC zj;u}IcN{y+JY080IZu_^yuWOv8gw|&4MeE(ao6?U71_}_ICI1i zZ51b^(9X5-HXBZxkeaf-M#m}VXtLXR1g6r5C6|y|soIslkMuI@2AcM4-QUvtxwn$u z{pEX_wt|_BM)B`!T4Uii@7UX@pwOn#z6H0CG&J3QZ14-siYRYAPfq>rDuK`9g0Yv- z8O4=Tkd+FqFTG?~$b)B*!I>6t%e8W^)^R+AW~p96%FSUj@jDKxE~A-yGJMQC)NSLA1~yy2VgNb;?I$3>X7 z_5z4=bu*Gv{89YR&t9K-Q7R#vV%KfZG2{#ibHbw{-ojujGrVSK1UGBLh;(i6M#VC` z$o+#BbVHluhF#jGlyh*HZ_P{4nLLv8FNOdIC;axJkIrPmpC}CexbB$hi9p<4FEj$={07wxH z9p9R44F~wniQ5-H?53$a=Fmyke@oPPM)|G8sRB@!N@>XYdHbJlC z)kpJ%|Jrq?DpF(o$~Be5Skih^Psr@OAN)aWJbl(I&eGn?xUTsQmm0){sHwywQ+Mar zI!BhMz|U;e)KqT8|3|)5AcN`C<+ZKt|4w(*o)XPeE>Ya8%UyD&a*E=2%)89U-j3r` z3arr5Cw``*-k(hL_O&VIv}i;c=8~G;p5{2-tc0*Refv%*C7aX}BJNzCXHi{E!`l zDY0WP^~dkZXP#n@jybkOkHVC2H@!cM9{fOE`HyN1@{iG!f*iwcd=sXCkHZumyD54+ zhgNzMrazCvRBnim*Z5PMt}n~aqmdjz19KUYC+kl<;%7(0KNKj-OZpB3WmW}lEAt3V z$>SLGmq|{Jx{I_QV$jZ|dGX?W=>3!n@a>1-YM63A#UVbq7#v*J~>crGJgydu-RKXZqHkiVk0`Ky%GhZe-lN zE`mvf;@zW`KU~B|?WS_#ieo4UtqVC)nOOBQjo}yx`s&M}J2I!I#QJ>tC!8suh%5hv z+c}-&&M!u5sN<#HG{cF6)gHyP{Y|{7)W`zAKn-Z(l(w zhkRo&wf*6OS6#!tF`9x{ybNPsY}3JUy=@4Ghrx5b(+Y9nugs4FrwxVQ=Uw53DX%Jy z;fd^4Q@C3*27!i;{mdtT{)7HF=k`)~NN-0s^yEn2It!oyy0_>(v)hHz=ButuxGty* zo>jrOI~xD0kTUjDVFOK700-CD<*HRGk^QF6j)+Hg6 z=h6UK_0U}r5k4=hq(EMu4$zrp)j)T2MfIgEg8AlZ`5f0oNbrQ_bU<_yJHWhv5d=+z zSAv4_9v0Fg8=W*a%@JKPFj3Rg(2Vo4sw@s!BW@}lwUq^0gL#_KFJnq(Gy%$po4^pZ zzea(!>L|HHku4h>W7?Kh)8+kZnb!2L@gJIM(Y1f8_KmcKJOLVMDlgy|0rgT`6cPiG zUL420G*UyXsy(I12p^crK%bW`kQvv$lQpM@a7v@#NjkWOV0d@7G@-l@^=atc$CCi2 zcoGx`>X5`pK-zrVQb~{lbp-29gBkilMX0*NglP)UP4v)6X(0+yAsMFN-P+RESBA(f zbtEhl2Ku~9;gHYsQo;PsOCPRG4QVpt)=Ka&ELoNRqM<`lQNTt<2{4uK&P@gEtBQQ_ zL^xeW`tK5j9x?@lV3>|zDj1I7oF9U-V-sX0#41b+1r8<~7tjG`?K5@jk}9q){w_(y zpz%@ar7n;NGM|?Ph0ja!w?=s;6PF6HNJ|H{*h2GtUUsgx`KQnJ)nf6A4wfJ(`@LX3 zPW=0aH_td24a*WtB}?jCbcf5c$|bPUBQkP2E>hf8jo&-~~%RBlaW0Fi55Mvp+*6*Xu3pjwULNruT%82Y6)UqYaZR@A>yQZ+pZi(iA5Cdy2tdH-+r zIb|b~2y>>lWL-8^LS^H(?bN6L!`R_?)}QA!a6OiMdev`R!coenvW-AnbN^;Pd9tY5 zlh`-5gERFp4NRqx=X-U9<)-JtTsfX#ZhJ7yZT`th3Y>u{oE&zDMS z-s<05%dua?klfO)ybsncJC0kQp_utUUA$KShAI`_aCWu0>xlQ)_iWZbfBBG-$=2HG zw`x{0HNF^Ec8}kGN0Oo3pGLw_11%jue6EbMDJ6LCu4*g0XOj#Q^46bqfC9PD>j1gSxZQVuUmJu;+*!wlk zKKp9LnKDlq#3j(-#M_YM9x0&3rJdkR+Ma<9>4dRt-_M0 z*N8#F&}rx?cK3@j+&d#TW9$qJ7=n-|8>~deMGD|}$s$%x34RJF|CA#w=3@{8A2L~g_2qLp36PiF70^|vq z&9(GRo5P-6W7w@LYg=&W@}6{tLc+|r0Md^O4Pj-RwLrvU(DVEIQ-WRC~=9H(C)vaLr_6gg09$g;0zg zqnW`~FY9~1Y_vU=eQ5*xuPWcz>NSc|36c1{WHdQ)Hsb1raP8fmjsE?E6*ZDf8#-a# zAzO~Gy?WWr^rvL+t(Z00T1I-L;MizNfHs`;(^Y}a*}LaK3M%-6hgm&~y{UPH7r`UG z>srkvz5)?7m2D+BCo*eJ)8H}&K(mS&VkO7r5fx#mb>9cT75Va}SoA+%i|QlWhA=9E zO_CrWrwzMrFLCI?AURPT#Im)_aK^IS0JddwPGtmgU4Iur)$ICZDRJh@Xn{#WnoT7I z#biKuDtOA2&>_qg2 zNt#M9i-f}zj;US^W;g2M1(PXO2JA)W=N-B(`7?AH(1&SYFfIhd(pxCt zV38QGC>(D983SU{?gDB?#7gIaoP;Emy(+Iz$Nr2JsX-%u#AL4I-Fz}7%XUu7B5tTT z9I>Usu}qjZxb_&Ro?O<1?c;ZolrW8&DqvhB?_no6ci z1QIYurf?keQj1POel)gX@cwST%~@G={$>F^gko8=qi5+=7M-z^2qFiA!?b z1VHE{>Ak@HE6a{hXKSyVASw+aU*{!M?3gXcwTX46QhTJ*FFGv)8f=I-YbrSz#3KMH zt~*#WvW-#Nm(%n~SyWke{YFSsGL6nG>vEyEuqRx}%mYxE43SNDZV*du2XAuob$7o? z=ZlyL;rMwzeVF(3XQ^JY3#pvqG>OG>T^VaVR-87(t+;A-Qs=j zm*1fn8O&e?0hV1C?igYJCI9XxO2j0vlM~jIdFH9POGTB6yQQFp5eBd_rz1P1ct-N- z@e`gv8ora*r=h-3{Jk`eBZ)XOdzkpmQ6R&DsX-A1lL%O)vrw(r9_24uG^upz(m|*R zA@q6C@$X&x={U%5YkeMk>VzV>j2Xm)w!#H6fv`gt*13tP~95&CIdAM1*Kv~P7b0xQn7{wlc7B|7MG5CpX_z}^eDn1YiTM(_+CU8d@#_M zEczh;#t9~I9CX2*GcTRmmfV&Y!Oau@I}XxH$OOwDL(!yQW-QK{6*!WZaCwR_ zFnq+yMS`3}X#KoUTG7jSgNMNw`^%P($s{kFW461Benv7Xn<)99jE!_;z-I$s$apd@ ztzPoq&UJr91cd1QymeY&sItN|c$vRaZNmGQKD@()gU`n4T&ubk`=t7?`#IVU4O9|w z@2E8C4ZWBnSeZ)Ug!K|tEPg}1RLTgshW=8*$h>sH{RxFjdsznN`WkK$<5S7SO9oRV zAl~QM*LiL%OoAyjlwufT?PmU>rSsNq>ZxPvm+&MiAr-Q9piD5WZ^ z=MbZ%(v|UZ2`vQP_e$s8-Y=e(w^H-87hBug_-j%3siC4{VXye1KDoKs>`iiT4B==q& z?$Gn5t7@zt=&MjmB~b9tr4uNg2Akb|?Z^5IXiTB;526hFPW4XVVluWnjc@2|Kf7gn z;E(r)w944;RJ@_F{qL3yfjZ(anWNn=*DKzYsc!ewlpB?0hVzn)@OQufK-J%_=Ga;CIP>4CM zrVrzA#^|N>OX)$615>(i?;RK z`Y2M=f)B!Jz?~p@1?l05Jrod*9Y~ufC*x zZUJz`9E$a4t)86`d_uh5pdvLzC-0yWG zcW`_B^X7Wv>g9m%*8Ky!-F*E!cJ^w->w32s$6Pk`O}wu~XdfYmZAGw|IbR^G8@GYW zz`9JQ<7jew_H_L1@}|evn%KYh$n0IBiEQp$x9=aTb8El$d@Vxae2u{{fBn|JB`7B- zL=#tU>Kl}?Z-29lb=Tb@ahJ=@4Mm>!*1ieTYHb-8xcF8bId#Xz^+)qUVrST9q~r2d z9bEsHP2L7ecAcl2~)U_hJ*Wg{mTCPdE#<8;Rt?z~pz z?UznJnWyLeZfd-i&JyN4{cZT5Z3(kG!^+3&FgGocaZZRN$X2uOvFS+4#V}~g_#q75ZFGI>zNXY@=YQ;y3;9sCg>Uo>bsVjuaSGQI1M*6W8_Q0w0lY;F{dFCDb37vuW-< zGuip(>Cdf&d6mbxujf6tXFd2d=hI(X`A?XpgRHc{#!SlLqjT}=9rC!$Q~2;VvAmc6 z=DYzf+Q&aPH`Z1^_ko2S{^zWlw*AeG+%)EE=jZdX?0!;;ov7Fy@-4@GjS$TMNDoCGzJXl2Pv_NFa-wm1Jq$hm;(d)fr>jUOvAuFFhVp*m;?j% zfeK&}Pi6EkJxXu=Mb1}ZYAruGdt#X2^e}JZVzAp7K|4h} z?`GM;85>(MBzJ6v>B9J*?E5MOt9^XJ&3 zjcy?xk%jXs-+)TY1?Th^-kzRmkexIH02abe-ez%c`oy`5V!LUs`-}BIl zKXZSRK93K3^4|@b-S$2C72V}B0Rkl1loJD$bEuy%YtQk*FIvpq&7O_d=cp5SGA%SR zNot6ndRdmfWJ6S9<1OFNyJN1XwKEOUK_OE(ZNlc#9pDMC4D+;UjsCyl#PCAIw2Ygs z3w<$P!fG<#m7u3hPt55;N3_%tHoOc3Tze|2_4^rePr|6Ph3WOnv}eT9iQ-{4F_LaZ z;b8NsYbJw99MkIur#^k*qzj3XXEORtipw2e*RMp;>#=&%Q)S&rN9Ap-OYKxL&dC|j z40oM!M2_|vkgIGt2ZE8`H^=+O&uEZ$fm>FjzV&Rcxb@WkKc@@6&iiu}iqR2eR{ z5RfC~TijH`Dj_n1Oo*eCq;NEwl+i3w-?MEIN9{>*HKldALurv;{;6KzxZPV|f7u$R zWMEX(mRiK4S)_b__h>2F#>B5sCBPGLx%&0X-)!7yrs{AOeznupla!AGbJ#g zyzK5(_XIiw(W!+EBHa+Q=hK(>mt?(&xE9KO@!pBs%t-QuNI9~KBWj3}Z5dLf5N}XC z!9<4=DTuJ@bJB3TwFs0tRX+OOl^S!LUEat6EZJd9&4JsE3*kP%ggu&(-p=_0{!RW% z51*4do`pi%w2JmaB&ByuZ``srZjSq!^Bgp)0eWpKSrcdxi98JuJYRX2Esl#&g$j9D=d&7dSRJ;)WWvnQ7RYKu zzG?_iBB=;htC4HjSK-QgJc zaCNucbD<)xT!!l)4YWlD92qsWwKHYTF*q^An1kCh=?@pCa6ot`nP(=vP3n~$r>lA8 zy!NB-n1%BU%9!dscn4P+?m^|BMR(599m<>m#|$Af+2(v)n)KT}e;Awx{^U|Vu5Qk= z&z(1}P8yH^2PiW+TL-lp-us#tUIX-!=7q>kwI+WdD#?*X9aI^9GEEDG_~FrU`A2MTcu@7w&hTR#Fk0xIlRA$WldE879X=^A(i{2OBv{h|<}H*f%>CTjfCpgm4(N8Q;!)i=0}TjB3~s-sX~^;etQW zfHK~Y*dJaf76ipY2KS=QbpqxX#!KJt$nI!i!rwjy%EN301qJ^O0;z@U*0)iJ%E81f z-;0;SgQw!TBV%-JCQd{5XdYpj;|z_K6QetS!Jo0^v_A#|2aZHmwPM6lOB`bf6_Oo3 zse91pVFa6P8a1=F*H0bfgpC`?l^?~0FgSnZC_7Bq-pckQW;1eENKkyYinQu-o$jxP|+V@eyKTQ1f4 z3KUxE=wiZ-q!!&O@x`e6;OKNR;QI;{9bno~N$=)#1JXrLFoVA$LpQM)TaE^I_ zw$WHsvtQkeQ9Ke`&pXyUVpV=@-55^sND-egt=4h4@*{C&%VWLcfK|q0B=x}7U7Y-p zNCM*}-sNuz#dsc|Et-ysKdrks`y;_zz4Au(w?yLdfe8WbV_%M zzw^gmVtvlLLn&eg zxfzjqli8e=2^N33Yw=gRW~!90vLmszjzcH*$ca;Djn+8eFVyvAJqvn(ZPUUdqr_|m zGn{XI-sCE5Ut+4x)_P~_x{m9-G*^zrR#7hp4O zj#mLsDwI_wY4ODr@$$8$#FJ1k{Ek&G4$SKDlT~zSj2y{gs$w-9N=k49Rh56F5CDzJ zRW+0vWh8#FrP3Uklm!LjSpHtgtQSRHO{#HnB#6(6)iEh5!6yD#zP6MuUY5MIoEm0I zqd{B$9~d4Sq#6*b08%odr-Q88TdtN{HBQMmc~FWldBw|>(jiukt<(wen%cqMr$-G_ z84}FWiBytRO#oNM){6I0OBJ;i|A4BA} zFBc@mhp)d(x<{QXb8oek!!du$GX5LuEf5&rSW;1O@vD&dx}HhkSZpyY`TEzQ$>CUU z{TCYm0{-i_^~77lu_Mk~dAzYr>lr8T)^?*UHRrVcaDHi%Mw=VfGf&&}p3U$S`% zs+BJNjpcd%6WI5@AU{axardtTG)RymTkH2$c{l-6R4I0$5i)IK zNp+9YRk8;n$FIuGP>!WlA{Q?T83Ilh$4W}ypwfXu$Cqk=i&KS%#!Qa+HP_6+-n^D3 zq&l7e1tL}P8>O`SwQ7di=O=*xGb>c%V@qk*YAWCz3Wul9P~{QYLLLSoGNY+BB!VC3 zXWNZCc%)6=;`_NblX>B>-t6Fra-oAmZ5YCh?R8fY_E;bl?L%#7wbARLRniJr$IR-q zLsei?cZJwWY0u(}DQclaP|8EmFjfaTe3fWCtNPh$e6yh(fh+8#F^6ORt1dQ{yycs% z;cLt<-Y*(>Ip}b^9>$B>_##lU9_(3vy&2E6jfLm#q^%E<4c6uOzKhdm{u!_x#&w)v zy>Ov7ts9~Z{cP#E&*U3P{`{-9#u z$I%1GiuiwrrXHBqw2?i#_pwiTra?^)iuLKyKx>|AegA|Eu2G`WHTL#Na8T)hyidM%bBc?U%&Kc?2AOp$q0xvsHAhU56f zR?%?&q8->+bAk$jY+Tdj4gTKt8nd@g%)=eqldnB7&}gwaEwfoH&>DL!w#QtoKj;A3xk}s_pg&~76NoKpG`lkE{1E;+Z&f^hm z04Ba|8I+Nme?0*dFbwTyK*tJ2Skj`uzW386M-c$(h@SHwy4`U9KbRas0eIO+xO-CV z#v-sPs4tFS{D?9XXb}Ne3jG{si!cn0j zB%(t9x5}?&u2U*Je$fcmh^d)+@$&?AVOys_bnRdp@?@j+;xQ5TIs)(UnxNoWI3q?T zUKpZbGU14%lvIetpuCnxs%0=HDVQ)cMC11X!L%2``4})bj19xAh@}tsPITB4?*I=V z+F~Yzbv5sF4sv3PeNiDU^vpLvd6Dd_qJKkqS|ScS2-nl`3_N zCkSwbju1sc*hr#GygVZx#zF(gq%W4!(|*MilJIbW2S*Rhc&X3&%w0D`DZWC? zb_nh;1<}GM!0F0(92+I3cNsjXa-53s>gQY)99#csoRAA4a*=LF3ok15by6RXZ%frN&~@Sr=&_lBt-z&F$$BJSzo2d#UyqksswUHto1jFYOteURL$$Ka;J8% z4VE8-PDWUE0)S4vIg)^yg1#h zB#uci3B}9b(3yLJR4K2HK}!i^QcQxRGzL}h42v>Z-IS`eT%4qUQ&NZrRkn_JuYjZ~ zRK_c!LeN2ks39z5Q7x^UyFwt2*r501XSUEmC9UJEsvt=M zv#-@D4{P{5VkEVwl;^y|;pGwQ-}1}BapF*Vlc|}ia>y!2)KCy5w&OvotI2r@A&nTN zcyaiKNs1$qQX(R&AquS#hYC>~Yeh!6@A(iE$6}b{WC~$o<00T%Y#2wVP??#0gh?(zRzx(=MT^4V2fCN+4yGKg{^K-DA zS9&}T3+3D+By1rK`fcM3>@uATo$gX=dW01wDhB=%u+}!Oh?1HM0iANa1N{9-c_=KG zTFxS$_ddHHk4)silv_ynnKW{jLT5j+Wv=}|Y8A?H6Yas@%MW^SZ}4p$?PGcho{pOC z4!fp zOfp8M7H^liKt8$_I-RD!wa+%fOqCU%cXzT$w!wbM^ID*4fsB^WBs0p7^PbfM3DH!ASpzds{>|QA?LcEHu8_u$uEOqjNj=y$UBc)I!) zHhkDU=$@!!dz6%g!r-&nMfUq%n7gWZBD}?8u?-j>tP#vyUVx!JkgX?uR-ZlRp4&!l0(b|kwR_NEpt3wIAm`r3i_+j`{P>V}=g z?n3Wj*P5{*Z(Ung^6bA!d6WgMElXsFXr?2Q#SxNf3(?Ct=L%7rZGz_TVKBtdv^f}X zjLSYVI8(T-5P(0p$x-*8W4}sACurp^i_?~qLe1y~megM61>>((*jff(V5lvy#25?8 z7h3(O1PW1e^%{36=rKXdocV%EZ5Q}|(eMAc(IBI3p<(7IBJ~3hY|MM5OdqLA8yi)cSC%f1LKC6jor*%|7BMm1-*D~EAts8O8|qg zjsfG(XpxD6gbgEe5Lg)*A;KfDyifeseyW)~2?0EH?y{4voAMRbwvQB|fPf%@;gN@t z(YSz^82}V%^RTxz_@>m4$e7}-J8T$%%uIZQVFh#`>1Xv7 zzT}LTmRdao4S^wIgt|3u)~_qUmEoBHmz2#i4u;5&;W9Jd&>R69CsrJbTfIG~j*241 z_e0x0=j}5VHUZq*hGbIzTW*##|Hsn=wSk*b3jwH|v%t1Y`(U<~jSw6m zoan^h4u?%tJhQEL@O@jB#c$KGvv0?x#(B)%31=%p1K%)S0BQ*z24x(KlP0{v8O8yo-2V`O zvo*CdbXdl=&_N<7brezwq@4556@ve?)2_D1wf1}te(&3?{AjFc6tz%fBt1hmglhBT!R`&4JsF?n z{qmz8HfRpTm^fd5x4CC2^$DA4k8IyH^7OgE4W6+ll-xoonqdBZS2}&)ZU9tp9mn!F zr5~MM7Iq_26n4)*rX6nh@Gp}icksXVEX@5_ zkHfv+c54a_8WrGk3v2#>><|zG00aOdL`63M0B>}w>c4M3OrSFwVPw|A>wa01OS8(E)%ofY%qYd~N%?_LJ(U$#p{|{s7a@ zD~`a1d-WU&VhP&lE|Z#u8S}bQ3wjnl+-k?fC(fJmQv^|u&EA9U%$&Qtvw=p>jO6t&4}zI<9}JYmowvfM6Yt*p zHnx4i%i6^o`Pj+BT?hvz|91EG{2SMgOGC*esIIOShFcvrTxW zh!2Tc=HBa0X7hM&cN@*4=R|F{H7EM|g>nqfM|qdby@{IT&G+8Fp0$Jf@Y9K}e&Bom zaz~uanIJTZflsJyJI$9Y1^4MplCi#@=^~ z`#=KDTw*9?f;(&tYX#li8@pYuL`Pc~n7;3yi~I4#t#{vzoG$s^xwX-^MsoCA{c7~K zD^A`W@<5JUeUOfa=fLG3uG12Bl-V?UAlnpov~SHni)+(Q&Uuvyn^s^d<)rJll_+;X z=!joC$eB>xw=*h*1TX?Cq6tl`sbx?sYGs(%QOFv?F@p0vDLkY+e-a3?rAOYC`zduHg1y^k@=_DgU7S?BapPBGxl((sLK?ryxDhDIVc zeMO&6+$s)_CLYm0a*RC)PdtMT_YJwZ6r=+tq@CM+PtDGd{B6aZxW5y<#BK*ZQQJGU z=YLvyztV1>?A*3!P*R_A{rgbg&MB@k_fPLT-scA->$g1^2V*+^w{t=Zt>Eq*Rse z9Ns!6R{6Y96!ZK`v`utHbQhL19){t>If{;te9@X+(VCI`9@-%MIrP z*Xh_;8wR61I6zEwULP0QdguOkBR_p}hDwZd3}>n?_>RAnbkNLlEpd8?M6hSc&_+Xq zDey@*$;uD^GpqNWv}bd*vp(=$nXIk-^CmTxlD=KLc2R+qLEfhwg>Vq|imEJ1&QXcH ziEVl}1RZCWIor$vdGu3cWEWLEO~#qQLiobZIC0ezmS_D&TFi0%iUf^*z4LLr;OFS( zYp7@E2}#ac?e*qHKCod~(9Z7Yhp_!9V;uad5@VlMzMOkB29vg&x)GxsbR{^6f?D?l z#)CNnx%g-reJK1BuS7YWRG>$w7|;wuCBx$Q0YOgUi4#{yz#<+kfc`GVrhEwsCIfc!QW2 zn7pZTcYnuAv7=1qhK|x8<|~?HY@%<*pGTdL{bqXG`$DdxBgP!vNy^XYN7K32wx`93 zDZUMHSUf#Bdg-aMt1OUAcyp%Z`IFPIFSY9n`q}8YQ)L-0x~>dUk1bjd{+#4+nLv9L>3z`XS%_X1ymLww!B_5@rm~er^>&+fAA+>^(EZe?$5$ z{ciY-=ass~lMKXNelqBEYwkhv8i_o&>9zxQIXU%0*QyQKNC6^y%RK`W$@v>pmN+QZ)6p>{q|f_90KSv!}I{^soJLP;)$Ezr=$D#6R`T zX`DM{%kTx5IL5&CM%OmMQ|epH5b5wRC~28+Z;SuYq+n~L#&ZmRQPUMVL+NSKGfp^x ztB0N*MG>uZj@aHJ)qXg%ZQGE?$+q+C*uA!W?^@t#)V6|Sa9ltcxlk&7nmuMz+JA92 z>;)6h+Vn$8M!B7+@A28cIKKGKmI9Qz>bIJ(ThTXt0NFJ}ju&VN3iY_e6m%RosOO8b z;WP21J!2dUw90d5e*%nNAe9!JzH!}_x^wn-gH)`0x}pYv>5h;xxXghYC*Bl+d?V^o zXW@+&{!paGi8dT+q3^j$6H<7Y8YZ0~lav$Z7_xnjbaU|P0*dOk(^Cm6^sDA8rl2Qd zzid}aRg=etoC7Yu8md?UIzT z3;GeNICD~g>cs$+LG^3i$QjbQ>Nn-5z`~gRPLBQY`<@`rCI|3C9gx*y zFfNu85YzscVkRcs-CWO%-FzTFU35->I7)|qst7I*f(8`eRZ zCjIhF{m~lu=zf)^yWT74azDQFc#D7ODfBLHJ!^bui*7!ay1MWq{-v`X4Th(S#C{X^ z#vF>ZfZ;a}&iKa3l(+ewvtxogx9^SJ$JeDZYn{)v<^I17@e5Qscf@@=tr(PJ@@(S1 z`p4e9?!h<)rVc!8Cgm8$x5Cd_+cE3g=52GFMj~C88Jk<}jTyYSG3&cITdSK=joS)d zF?Zg2)LVZ49MSYY^EZOyaE;$k^W%XgB_ETY1nI{;Sg+$AIks`-)1y&m@_#A}pEvZ* z+J?_n2MSGCHdjYcqsBfKPBf}3@%%lFgT zJ=T`2=jt2KnxpDU*J+2_NBmgQl7i|!$KSEukkEoRRT-}T_P~}Z?09!XHg>@C+*ExA zinz7d*E!=(-Hqhj5lZ(6rvE)tm4GW`eFijvu(67I+|!9Zx86?Nh0KH$Q~6n3=doA6 z4R8YjW@gdP!8i5lV;Z1AC}5ap#xWE%0XOcepjv$H)wHy=_Z#^*a8{qkD`a(K&?Mu-Z7n- zXmt5j_S_YmLDr(GD8!#PQm&SvESUz+&tYwwEyrQOPp*+T_TWd{0c6isiYrp5Qk-jz zH7XhL*iMgd4&7SYSX2JN`s#Ox=|7$I#08d{vJ$8tYBsEl!SJI>aJ8ENfk1x0*4?eH zzeTnWD+}&lOGc~~@stox^xVc1R1gwdHfR}uthN1IdE zt$z@f!AXoXnsu9{U3;;gQj_7F#Q?5BYaM-7t$gjrs`_Q#M3fYMZ{BX)t~}kmU&zlN z&L8@ZP4n&DOWxMHufO~`Gn(f*$JfcWqIa_LuIr2@D0RMxF{ALc-#fL}Hf0x?dH0}0Ca6j}H=kJ^@#=toD zTdLs&u-L*A#s1ZAF?WP`ibAm@M<|&mgybUjmc}Af;ls~6!;U#&e3L&0&ojn-a0A8{ zpeUUaWj}LvRhY@X290nqLlgF*khiH|JAW}?#hIcFx{B8G@Z(kIN>rMk(uR9xrCZk+ zU5Q&om#4d$CH>W#*C1d`dFeMOkm9837L%v&U z@JH9`G8%JKe1Gz)b5xmrjv;HMW1lf3t<gN!I!)EL&=vlVI)Jetli#H~=P z-&WW~9CK=F>Wy;TNyg)&CHm{&wlT4~nbRXfYtXlSX$BnO6R%4(D=hM^bgnVjoKU9{ zFe)WDUYs%DV5hOC>E>4P=KU-(-#W%({-ru_oZlw3bv!R*-Q9!$VldRC=jSjqAVicg zi+(8?aPBTy;lQ=3Op-qg#ecpJR>7lx?0aYxJ^IFg>AmVTf11?`E^4@U^84;&EaPk8 zAAqL~m50vB90pgBD4lBm2N$0Tl#{@{s^P-n-`|HTe+#aBEgbUwaJcuklgfV!s(ez| z(_awveBae2A4RioLSt8UjT#YUjc^#1xzCgN#ZzUpWxCxrziv7p2!t4ES!AWD{ z)q;X^`sJGB3_p5f^^3R2bwU;U4{z06uhx3-uIGQX*8_z_ajBo{)v7(R)pM6xxgM|5 zi3bagx~a9G^~X$V>v+TO^|*b^1dXY|pw4_~{ZKKK-@!w1G76zmx_NWf_cxR@>b{O6 z9@jcXc}$P%)H?d(#i8ep{E2?l*0$E(I?^XM_0Ew}Cbk2+ANJ@eB)jbEJ*LYU{%yYU zS$An+jX`PdFis9HY`#@s!4mo0reb17B$IJ{;WXs6!e24ZQQ7yO(-)XM+xT+lb`ty+ z#`K-m!;{HeIYD1|-v0SF<>ES%O66Id%o1@7f7#s0P$zeqx6YiO9qENe)8o~zeGWxq z2N(2B%6{m)`s{g=>NH}iIMU+*pC(so9v0%)AZ6*W>^V3K`>7Am1VmI_u%V_wO%{WG`WDK}YF`e3wG~htSTEQ-*U10T6V-M5i3yfuvBt%gkJ3S>UrNyejKArCS;{bVpJHR}=XP5LQjG3$uKtc#sH6|yW= z{H4#WWNZpH5!HNSmEik(06dI_%^nGN)XI#J z`XB2#?ua$kcdH#+DJFJn?}~S96yCdaj^TL~u9`bO4;wuWMsUDmZQ>Riwl@zwJrX!@ zg=5%beeo_+kNwtAaNS)zkL|}xT#wiwSmC_(^@xeX7LM0(7@X?fRz~vJ$g#xrjtNi~ zo!;nh#$(norSjO`dDPaiCiM+8x2i6WtA}nyU0uZk^wAh!qNBOAP@HDp4wvMD!_a1!Ip~MnWJ6v>e{n+SnXN6PzJT(98)_;sKgzlaN?PG z>Ni%!);{1tlriZ4ss!WEBh7t5NLDB1SVeKWAPB0%=$KwYLnZ+e0%~L}6_fi|330W6 zgcK8OuPsLMc4lf6hgJYtt3=}f^#lZWC9`A3s8xY&z!O)->sK@=o0<#TN7q)lRNie({RlYZ(m3Y|%xqzN2 za`8P??Bbd4{~zkW%+-g$hm7NoWIS;^%vlLCP!6@>jDC9t<;xy%`SM3xzPu4vFYm;a z#C!e9^G@wzx!eBe2DH1n$+p~IcVyVx&!TouE(qgclI~m`7-;{gYyw@}dG5Du^<&`Z zf#xxyb9Y?WoV-$HkqP8nP?N6@GD5m$+W6(Ke7+gz=?VU#6Z=IBir>oq?6KvyUk*k8kcyPd(v0AssfFB@^tP=WhhR8U90X(Hfx|<|lBxFZ(M)L9` zL)ZV^2&aSS++q)|}E9(VEY2ld^W55(*E13jH zrKms?+M9QlT;29yb(G-jA($Eiq88`X)CbW!491LfA|iMK62)|aOSNExkxm;+(gXt9 z@rtE6z*WvnWGHL`{CA_Q6KHQ%A8m~tDUZY`;0rKujlutTqaY<9mrH*UUx()uk5>xv z1w5swU>nnvbA8wA`ZqsUWZ>5QPLl>_zBkC-;oI6T8+3tVJrFJocRm7U4XmH~11&xCx!Vg!P~5LjUdWtvH0d#iW5B{J&yj9~!xiyFfr@cH z*CBw~n(eg$&I<)YALrsNe3x%vERIM+E*yfot%!=Z#UI6O<^$GkXr*&wI?cyd+Ih*! z0SX|Ek@ZcWYbwMZ=@9KJxBlFC-5m2zQ6d7D54>ng{k598Q` zVq*w0 z1=}sj%$Qa}49+uT0&c?O1KOSrX+T`KO%WOq#xu()T#VDa_F%#EDP|U>snT0XfYwCppStPzk^sZfP$FD_Glv3AzT|{vlMC2v_M1K`B|7B#v53jPc}b;&Ihjul zESd^3KZDQ_H|8+-LriGHLvway5E$uZ7ON-}BLhoD<0+ciW4yyD8IK7h1Fu95tC`8g z!bHQoCXwP5UgW@TgJaml_6r%kFg^*2z4knrj4-4L9L9o8uYFEVBMg0lZm*0@0VmEW zC>7EL(~o)Wm~XUUkP8^5e1V8!Ho*dQVbT(imZeQln+^oVE6~B#I5Uo+vk72#8wQnt zVMG$3F`xt*k*Xkws!D?x`vlorvj<;4A?9)c7;puJXUT8cCLnGrLeBg;kaHEijgZt-fNGT266S+K% z-fIfgAVt(MAQ6eTrL!}hz!aRB%}{KDx7>;WPH;W|5D)_Z z1^_ZcMK%BcZ)JIvFVMts38E&0@9udw5ze8=atok3Ku|Fcnx_7%ed(4`ZPzBG^G5H# zWcmPLM#hY00Kg9pUmNyYx-X<(qP}T%88#LE;inp1ENPNok4uLaXr8S$0nh-<=$yL= ztgT%)y&M6gyZ27|2JN&Q&aOjTwH$f^V61^F1i_ykFb!Y2VrgdZS^KS|aJwM?Pw+E?E+>r-v5$+oqn zaYL@Sudc#c#qx`l!gbWI-`5T+WsycxR{!Y=gC?L#mx7EWEbw)z%hp>5Lt6eS&F~Wqh;?`@;RvVVTzI5K&+say~;?~;I__{6H|F(tX zS++}y!2N}<#~!U$&4fLq`@O>2i({vLb=T@$>`Qezt-5A4yUJN-uC8m=YCp2NWw+I{ z>(=xt^3~fA{(5VdJ|1krunMdAwjo6&(z=M|HQqkIa3xn~hgh^WjYMsw()} z-Ipn`m=ZRXR0e!S)JsNLXIRM-)&<8{1y0tm`WRY>`^v}Ky%L{3|ELPrGS!<= zR{-$&>`zm5))2&;)m%?`e2?bY_SFn)$zr7oJS{)@iFuOhNP zd&CvRnYFg%Y$o}{iie9L#t8uru=Mx9U>+%3`cuik6rg*TgKs@7Jr1jtitkFVF$cv z_rPKV9RfY~c$c9f?H#0Wh)J*2370p|2zc)JU6lbD&>{d9nAudJ$53lpn6o6Ya^8Ia z?p59_Y^^ubyQT}1XrNwX&`wgG0z4FF_`Jt4<-MSh00z4l4Rj?9q%YGj+YlayQWAU0 zf0Wkba`>Y1G`R)})OMFi#!t;FWvs(!O;TwpG_JGwDXzr`MOwyC4Nc5}#HbC-%Zu{> zNHt&1WborV(=_aDv!Rlwe$w6nr#mp>UT@&HQ<~9?Fd-JQMU{8vz+^}DHlk+S(X$mr z=}irhU#oAvUe=CycDALQBF3JUUTVg&FWMeyJoCP7N6KFoAAV}b&Fc1>jn|U{No;If zu8h>vkr?Spba9Icy~x*ybqDS2;g;IJluPD&EeW;2lJo7j|+0ab)WIlBYd2 z5!fhD!n7!CDj^8k^RA4kdRxPkrY}gUs;V6V$}&f&Sqf-66k}Aq7hlB}D4R9ufPBFrJ$Lu%TwTqJPy`98bR@yo5{M-)5MgVG7x%EB6}V;(c(`d?#V46mzg3gFSf-IFR>L=r74ZRK zn+`UukeAGw%C0DLmrU7wg91iPQP<`;^!-U+nN|u`I)qDT9fRRT5OahkDSA(eV3rs) zsb!gfO9ci>l&r57e#cF<)<23rr$=NS8F|BT(1bQANC-;(OMQ*Y~XWVMCjN7MYIQdQSWlJKr z?d%!Fvi~(%?;1%R0_8SYd08IdhOFpGS^&!Jfn@Tw$CH-lot;u#@U2mOg$^M%CfCLT z%^L-H*ao3pM2$w8%|V{2&>2k6--@+d5_}UMV_;S|h+muo$6ef;%AsF4H>=dW>sRFF zW~r~nRaf%tKb9p&*~wyc$}dPLM%J+^)+0q3t|XD-J`zCp$2m#K#A%nU#`}WLCzsEC z@3>I}upqQnG*h&z+~B+IDe zvO{~B@21L6*pXt4@iwo%aNH11>5wgvBABovPo*Kx(?P{EmEYr$a_6&MnT-yZ_%DjM zXnnq3l*hL~wXipeDm?^BXHUQT&Hh}ewxpL8v~{vBZ$*&ZheZ)K7H=`8k{otm{zoZ#Id(sq5? zue0%nj~91+on4lt8{S$ih|6oSl?*%Vt{tp^uxh-HBa9lce$$`6+%zAD=@Ir14(1Ha zdSUm2YY%B}QTM4?)UF-j9@%22s!7*t`NP7IG@3TD#Ezent>m~ZcQdGwBX(A{8GOjP zJMb$fpg;aL?fwrtPw-5*GC`FcN0R;x+Mr@#1i&gg+`Fc|bKAs(Kk~|s4zJS_bysEE ze@~Gmy}^!%D6aC$Nj+X<${q1}b74s^9I*5l^1A#xaU6<7T~%NDklQ$x_dV?*f0V z{lb$>k)w8YW?O75V6%-os+Zn+4HjS8EtGa=%6V6Nt%Jv_J9&Srul-O(Wcb-?wc6zW zn*J}!*J$aeY3-fljXbjBqUB=rJJc!93nfP%pM*SnhsVA3e+LH(Zq11?V)(zAvaiC? z@;;6^dBlI4Et_Ul62=zqW#MCH!}9X6F%+2Mo>+4i15l(R6Yi_lYTV1OdzD6*8`I#= z@klu4_3};CHhFFOggnCU$no4F>uVzhFB3>j27~;kcVt0(mw6@w~-)3N_c>T;C8>8lx!rWF$j7 zmJ-t5%gz`nAfRPOYq#sm<+zXVZl=P>IKm+jJ<|r|zH4@zsL5maBm76){n^qaVvq+# zFXibx@D2H3d;wN~JyyQK@f~@DF4Ak=@C>RyKEfeWIn(;?8@#v2?;oyV)z=PZ$_lsM zS6jrY>7!ZEHA+3W7LdCdqgGB^vP>OQhXCbdu?N_z##L`O#bsh2o7Jbp?U4ffWNj(U z9YTIIdPo-AB%kR4-UQ+a4yh^gz;h@GM9Q0Vsw1OrR=o;UB*_Vb=Vw?ZZB)RlLsvjN zw=4muN<8Ion)NTcznXvB@X6_m+}hyEQ^rl*)=keQzpq{NEIqZe!zg8UB_*yZ6o_9-t+dtIYwX;-D@}lW8Ui_Z2GIA+p_{7!WRBCe=FiQS7lt<%c_+=9 zTS*Jzgp+)V!eYow&Z;7RlbFsy2b3QyWI{%e{CRtFT+_F*=UEx6NjDzMp$PA#Lsv0o zoSs@2uJWNE!B2sWk0Smn^9;iH-c5khTl3bh)ped#G0NAh*Va6DH17W!Vp0^GFlcZ$ zG0PB^Og;5tY#5h#79d-~CVN$qn`r&7V)E=T2tboK$p@d^GCeV5{ zn&J&C3YMBMu6b;Fh@)7_TGitW>KmK(em$?ouUpmCZ%0q^`SFhu7X3%vAtg0Dk0}u5 zyg>zYz12pR;P0!^n73nlnT%d${8#2|5)#-U0bG&EWX=M`d|tv7v=%>DT}J5c5eqPM z%6^6SmuGB7Uvv6rp4XWhO|8;A%ce(>tS~_L(xBst8X>d^1wGKI6p2C+NHbkgwgvGV zrsz(Dp=1m&Off~D%=^chIxum5eosnM4CVrJ9lE55r=Ff*SewSS*;;qBq<;SgzZ>3k< z>S`3HNNB`#IU+PIayGjvjo{j=duHkPw;@dnn6#WH_~yFB&Dt!N)&zP+v)+SOm#uD+ z6ODNAbPW^k@@Z+jLdaDEb_tC6t%kWHI=-qVrV{fnvna}_(s5t>~o#}M#^q}t6 zVUUfPZ5UA`RAo#W%K}rtZ4{k7!v`tv`LL-xA4f*gAOD{9)BjpT0;`=!_w6G2?H$@* zuR$kz;XkxR;cy-n8BaclHu|y__j(n#CYsuE8|>%gMWu_X_XsORo%dy@3Eqc*C~luy zSd}*F4y(U#d>E7#V9^PURN-iAQo2Yeh<*LnA|1+%uET8Et0?$J;oUgrRG3pJc2fZU z4(;W>hWGtmcWlNx#eB}NR+09M)Euha)`ctV`ZZsOHhR{ID*I*4a|T0#eY5BpY#s+i zx!m8iQDzzJ{6T!`K-!}tN&RZ(XaugE=JGFh)l@*+Cyh8_4)Uv1ImVtXPT6Hrb+a8J zqo4+)?9u=(5#V#mmO74{R-N1dLOXWL%4GV140JTgj{dGic-+xoP-ZVvU-|z<9#i6I z>>d^*VV3<<%4E$xWc3!X`R;Gt@%B>MEdq}?_+>)ayZ_(!$tgT;Y$C#S+#wFg)NDyW zon^*B6exMvYqOf78dDnQx?KF88fcI%t}r`vNG<0Vz@E2b==_$s8sdsL!v$ zW}YxTV*JR^aCX3wE{8kje~5;7T*FTHa%2RSJ8a!Txvcp7){aqZeep1LbHD54FW>1w z6H6y>*x8wcp&fmWJ;DSDC-B+Xbbj9+rK$WDBTEp9iRm~}sb+$uNbv81(JE`NKrE%c z?n~f*V^1ux&$s#oi)||>U!${3qmzi|IeL;WAnbf5_$KwUbC_CXj|0msyk+(pD!Q60 zM%F@LG4Xg79K+fC!1uY)Go|X52~u=P{%;&J8~)||?+b2Df|7cPrp;x?(z8Y*PMSjm zA*RETGXW4lkzH)+1F?}y16ZH}o1K2jG^LxGB9#$4EB${E6GEus z4w>f7Lqh-? z2un=nX@~UbV9+<3=V@?dmtalj`ZrTO=3LOg&ntB}CD)TkunO`dl=<22?f!dwC2rp- z>B@^PoxElw(TV|=@M%WlXr2kr!Vb9X!~-cuuiL>;yGwrB3iZN?Eg0Cb0bG>G=qT(V zvad#S(bX3Wckwdm zpTTBlDEhd*4Kh0uCrgHX#SG7M_)AkZ2gkvH=bLD032!{!r{xMjMk1a!$WZo}?@iE!>KaDU5r9$MRsJqhJCai(=3+ zE_0*#(Ne=0z$Iy4oKxg+pI90_>L;i4*MoJ%`IWSOIm zXuz{{HV6`F4jFowumIEEsgf$sD)hF#MvI_3-3q(&2=oGUnER!^1<={~;v{lpVwKS4 zy9F+$E`T&0fc_mP7&W0inc5x9n&n5BK~CBUg<1>Nbh1{@SlLeSD!A=HMJiOia!b0K z)uSkJ2kxPN&O~xvf7-`wu=~J6nb!epwWsgB(B)uhurcXDh1eeih#idH?N9CfZO^P% z&bdx{{_WES=~{Q;XLG|2!Ow@YkCo~?nG*qd@D8-2&8=$mU7rKh9k?)v2{|p0w?nQj-z(}@ZU z=~AG#r&60u12TH>Szxh4Fgvj=h1kFXiJb&KJD7|Ta0w%JE875I=;tw$a%P{`8C?I9 zW;C;WBg{m|Q9GX6@ocux__envv$p!XLP8Xnl1IyK<5`Re{uy3sNAZlZuCX}w&T?Ed znv)$eUo(!wUvu$&@y&Yg9Q+GZd7N-fd$rFBlP(Gr?C=UO-#~=$XIZ=#5j%wLtl~ku zpWg9G?*hSwTo1K{$Jmz5Tkx=a(>sxZ^W{K_mWl2 zBiHy{hiFGry|wJxsKSc7ASn&Xb_q!mn}tbWnxO2%Eb01;)zVC*W=g;kkTKrusYcru zm`X6H1c~ejRZpFlt!3D0P}l6ZOq&4SR22(smEDzL8d(AeNi;@L+SjI#wz<%v@vez* zn+~D$44>LEZe6?kmtf3dP zHVv`JoA9-q1~il#!L^VO-t5^^#*}{ZBSIgsx~DY9PdY;ed9zTE5C1@t!j2B$jzl(P ztL=fYy3Vd3{g26rY=C3*->ZB@Bp@M@(%;D3-{FZWq${`mWnt?H{kK96G<>>~TZ@K% z{Tr_HLNCrLejO41JT1PH4w98QkzVyNvKE3(K+hkJE(d~YU(a~A_7%uU4iRk7 zi61<2{FkJ_sPVw~@J!ac3mhz8^OvU2@JxQ}GeCDfGx5e;1ZhKth_5tpB$_?nTNs_DF|2r* zHk612@^vO9C`WP30o`>p!I`c{^r^cEEYPq1QO=$b2$;%rp(b-25i{Fa4lV7+Ut!5c zNHwE(4gmlNK|>mrJ8gpOiKqoYRwP(Wn4%D;0S)?qeXc+K;EqUCxF**iCu~dt zJ0wFzm@46jF@?^Nh>oJJ1OiHPs{j!Yh9l7!mn%+U6A-Z@2q+@}9b|k0pkD&OR}mU32oAL z0~!%c=(7+92CBH(P~zm*70Ow{(^*Z;54_H&LYo9oVLB9zcDcotQPMb4ifN7nR2Uo) zC8_j9q;3YqVn;_YlFUGrOot!END2~FCp*d{5;mza*bz~Tr0v*Din11I1AOAU>$HTk7UDt?LY3WS7dcC?l{8aF@ol8Bi`^3*`Wr-BPVUiI;uB%GJ5CH%IkR)ZBqM*#mCbD8tz$iFwHIy#- zyo>XFM*WQg+fO480#z^_h{n6zU{6(Cj!0q}k*Ny9BcQ3D9`?LwRdkL}sKhLq7OH}V zu!~Kq07ei=mW{dqiS3njk_PLr&_x6-Q9lCIYxFf8Ayo>~BcWfDk%AFkHylR)*0E$% z!gL4}P35DaD2&6AMtX=8vf*fHP!>m~lTE=&2xI982Dk|osk_AptqX2P8c4&y-noa- zms5^fk=$sVBxIC3VNl8u={^x8!;vH?(OgD}|L9*&)1SawK-2M6+%p)ah7xOPIBI*J&BoEX0K}k2*Ig{0YyieUm_= z=9@UDDB~Y=fNc;E0{{R3Gebot004h zV8~rj4WIyBXi{4UiKW^dKE}q@>OM|FA?qz4rz9yYT8=r8HD+izWta(}u$C={jt0P5 zwVc@pMnFj9q=HVGNPYky0{}EK0EUMJyYGFs=l9)rx83J&wW zvIqU?wYR5NbuzZUiTW1Uf;w1t!Ou^wVv-) zrcGt1vuo(FDz?+C4G0fac1^oL2mqsQKu|O7lEkHGKLr#t-~LxuQ&+F7udA-D*VW!s zH5E|Y7&Wjb^x2`1KK)zCCM$ky(1n;muzll=N(35;3@Nl}7I;QMXi>vU5+)C~uo026 zwNrev68}F|^}KA>!Q3E-_MBOl%a{&Qcq25JJNfg#RHSuah8$JV&-SahAo8 zb_ex$Yh|8(qt~%ITbuW1tFa|(Y2$f)TG|1t9oqZR5L~5v@aZUr$&jo|u4iNGVI3E% zZQVco+WF`Cjyt>NMck4glOYSc>EXzcgRSKd9TD$}A6?~Npx0+QzZD7(%_8C3F^ z!5Gi#AnX+X3d{L-hFFhYAKj{Qyi8HwhP28m7vzj^shlz610DFLqBnRMM&WZ_yWoG( zb3EJcM`(0xF;icB$>Uc#kAJCCO#TWZjhlJos}EMTh!Hc|K;_@;+P+3uXjy97I z87h|cK_8~@ABW3OR?w>2*ZyV-^Kre5^(hpdW6T-!+KI%!e+R89dSftb0|IS-YiG9! zLnKf!dM7N_AuYRQ)E`>RRIPPu;&%i7YP7OD{Bgw$?5biY#yxEEQ0Me9uQ${=3|@as z9JIrFUNd#_M)+#J*7LAWid$Q`?$+7YEOS3?BftBp!*f?NI|n8kl6h}STk$wN zFtY5BVq?V5>Q`PL*>C#fX0#!ikEdmTAL-rG-oIE|@?D2NrDBQqChd4_SD*T58p3?A z*3Kl)&t&$E{{L`?c#o#}gvr(K^;t2_ZBKV`4(-=`t91R-_0JtY*ZR-aWaQ0=2|u}WF)Vq7ohh~G z>Y8zXu3J{v)KiYbv%0QZsi=StX}gVK6lSVF@v5 zA2OdXHYSr^4CW9+Gb9}r^OxAa2Qn@m`PBRc_q#~@_F?bV6XX^0zCgDmozg)h83Hye zBXYjkmbB8`kO+6oUaa`HyAO}%hnf4G_*aBRWQf|Z5P6&M-d`1{K=k|b^JSPl@l6>r z*(-Ozt!R>u=n)Kuh$Cl+jy8avJIUxcr{?~JGYlm0Ca^2BI134-0(Ab?Wm##_!G%z} zr7K&D)7~zL?OuLwHNR94cVpkg85h<%jmO*k+?{4d-!dHZQ>4gShauAM+h^qbBKY!q zCE^uF?27Ymp1PZ4+2p^~fLS-@aCk9&pL)|lD&Yg)M^|9@(YY}m_0PWhBmVfOX-O&N z5#=MrSdp5MQpc30N;1h1eciqC$P+W?n1@IaU(q>~>})peziWHx5TVHsbwzLX-N6JA zypAxl3YIbi@O4P!=j6qr$v*m(t9s1tgcUvL&n@a4!epNjhk`gm%Je;%hEjiZCLVTxuY&k zaZ#m{F~^|Ui5*@0+pZyH-#z%59i&0Eoep~6+OPxnJFQ`53^CPV=|znA)%R%mE66xAe+y=ujON}8*R^9< zL&$FVOwC5w`7cdkzg%R|80~XCB;*esL=qx0bx2Ag>pA?y2lRi5)R_5GF4hOPn^HhL zONL+*d%jsfx?6&H4vA|t7mRM4rwClOa4jG&&+}?Py($CDu2rwA^51B^{x^k`P%t8r z$Lu1(MWYia91`VFE-}02zhBfGNk(a5Q6r z(sou4Q*y*Ae`U(ngfwJ`HnAp`Yc!3+JdG}vI#B77z%ddrlT%ey5SO5`wY&)mFscCm z<4fkE80r*V<`fG+Egl22`5NefF5oau%(O~wdaD66jpAbNpL(D(r>%U3l8s((I7vj* zNX|52mGb$sd)27$cW2|ZN>zRKJbc0Q1)oW9?t9mIRsXD2ldf{N z21UEMaKQyF^TXD4o-)AnoT8bFCzx=FRUM6mm#m;HPT0MP&lhAGYl$;?Na%ORRaN{q zT5QoCS|gDjd1*j;=%d#UP`07 zF-d!rZHyr+%aUk-HRUGB5h>lgaa9ZkkW!jkHMqv?gE>ZNk#3y~Iea-XWImm*A6^J% zS9yHy6=Ctz6XoPduFmnvfT-u!KS>}s1HGT+G)7Cc3Qk8fewpk-!pyESWl1bCD`x{} zpGcjd7%+H8D}%-YybV=u{wz{u;y0YHfk|7GgwM^j=MnIYQi#)K_Lz2|jD z`F|Oi(>p9<{++CXTu^U3?l}}wA=D$DS0!ua#6W2nuK>&;afCFU8n-5KFdr81^FT2n z!>sDR{IP3!S78h3nyN#IAREC&o|^#{jvX7SbvR&Mo{b{~`#o0l9Szv1$X4PV2BFhCRvdly?< zps(J#xc^>U6Q$cQDi7Gh#Bd?hl9^m^_d?>%UA#85$5Q`5v7htSBc^v$uUFTqhjcrB zcrp9cs+w+jjAo6P8DZBF%0@6fEL**jXprO&gFwfQ$6;h*>`d*i;-MjdcSC79F*7eFoT&%2ztRQntMh6+_AiBkT(X~&qf{uj!fuP!bl(QC5MbBIg2N+6Bd?s$;<<` z7EEPkt)^q|ofd<$XlUCfkHuy39^!c8-t*CzLw)Kr{@EyU=clE_`sE%PsQI@Y#Xaq; zW330fTpzT|X5E0Rh2_BSczM+>wuUI0rr+ZUNjSsLJ15U;(a;!6#9#%u0}YK*#zKD$ zaHtga*3kxNVZt;OM#5BP8ImJff7UpXeA;V=jPXhP7EXm}%UpWUu3DeAU6jz;==*%D z42fjns^2QYSoKXy86tBkgf8f(x%yyN=qJMD9jQrX%#h2y`5Bg!WFgv)*FEyHwBAZa zV*u=~GeoW|M+RjxJm#;ug6-yaOFU%;kjI8lVQwt*xsGd~I~JVlsP_0eex$0H;Y>ng z2(MS8yo5u5N+s-V3BBX(yDvfw#Ck2t>sSddoeVjA!v^{_-P??JA^pwHS^|etW12HC z;+y*TBW*yZjcLpTCUP8^Z!Q_!bjLoXmuWw^PSQ!6Si6`8%(o)P5z5ZOl&L=Hftbh4 zE8!o9q)l{q-wiXr!gJig3U5~RZj|(w3N_ExQT@K{?}sPhpYs`+iz6k2(6W+(4-GFm zh%RH8Haey%$4r>=9z(rkKZnIrb()~5!=jdg*PtPGpQ|7sPc%roqC1M-7H8r-i>O&6 z6fF#{LNYI~1OD++CJ#kkMClp5hM{!6tjeyfQlyec5l)gJKbEu0=B6=yNybuvGi04g zG#3?V!bl4_%22ZV%s;7mX@{0S?ln?jc%K^r8v>~b5>2;IrZUhJ z)?hNQ6PIZLjig9q?qvABKYq0PrL6^%0F$L}di~`u>i=|J0;z0|IvH^I3fm?TY%|Z` z!F70UJz4eE>gQfRzI*f7D4u&(zAMW{8ueRVw1qrm3C*SOwxp^7DU+3@-B-#JIUlqN z4?>?n##K%`PVz=t3UM~u#nQp=gvX-Vx2n`vD(g9DKnDGyV}_KIZsdk-yMz_dQWG^LI8^!k^RGBtsxLG{84c z6ni^x*<-htb2$aJdg(Lj5zHp*W&JG=$`nM;*9#<=Es20NVc(Q^v9fx=Vi-u=bJ-*0 z%u%dkM-4AH6ZbMizqs7(EQ@FlJDq`e#X^y@{AH8`{nJ@%INUGkB0WK3`L5A3qQs*> zKC-g8Jv^D`r(SXV0&D;uIxMXArEVX|j6>(KF9HE|I^^)?NTOUzkDMh%L5#m;y*0lu zEy;{YBFT_MNJ?`#OI1d!&B=NU(u>yI{>`~sBZ**Z%c4_;;R|Auo$8YsoBSt zyOnXzqLxk;g?CD{q2IRLG;xF}$3HX7bXHMIr&|py>((a5Eq(GN6GEqL@v^k1F`K^N z-|2TO4XdVcEp5ML{eAm$9b;`?ItL9(nLn{M;#(BU3>w1xEazoCv}t!=+On~_{uOnx zfB3dh+f8Y(>%x}K$Fs+ci0qf#Sm35b15A>U_f^<^<`Xr58HRz=Uy$O2%<@#jB+T4$g%()at1Es0EbCuI>)oG-p;ibEm{Jsg|wd~Hes z3#+(NagDG=K9z5A&=UD0FaD!dc@Q&5$V!Hn>?TT1M=$J&ho7*?FE@9&xo0lhbCR1( z=>4G;4dA->vz~l+56n*f)o|qwx0${C+`jvCHtneQ)0wpX;qcBvQDmdzZxINRArg>< zBLVL?G9XzT5r8OgWFWkbP*NB9L;sqd@FhbC(BTMuOY3lg(;b0;dLvOoujcD6b8$oe zFh~IxoOdt5^XcwT*wLfBA^%1CbJ_)uK{j z@{u6yfPlm{z%~?HAKL^aqky5hg(;e_9?EuRg}Rdph|r!~(m?eTkSynY&kQxK4^R>_ zw>TV-Q2+UIDFOXSFA31{PHCWyq(}rTXLN(^HqKjo)1{NhS97UCEf22=_N!urZ~V{X z+f^)IH&wQ;;57WEx2c^O#R=Q?F$8cA_G@I=b5?~Km!Johs@d}$N_AVHC*@e6l4OD> zGpLdMTcD?vVi94u*L~md>it)Ib&k6-$l1jv5lEACt#(ae6VF2gMq>)Ef$?+_QAKTG zmt^4gGP+E~@Giwd#5066nkP!JlWgcH;q53A`?vK9>32JqBnVUrg;9vHUN zyedUQMoKOPAnpjE@4sV6AsO<GjuF_& z5qfj?Cb_DqeJIv4wwM|5!8t+|HMdYU`Dd!ak&DPd%`ipR5loqNBx&nMpk-c2G}`N= zNn%Ipv~px!W!$V;HT-BIFCk*pk`!-goJR)AN)c+V!pI}O~fUhMW%*l~osQTu@ zk|e6@2u;fJ{Y2t(hOT;}s6;|9cOU$jL@OK-A}t&Yu@#OekqbvNq~XXIS>Xt`YBz@$ z-6RZ8b{4U?UmAM}1(?-dhIS}4URy-n2}%q!UM^?Q3IW@|w&wP}PBt8a!e#blQzJ<; zL(^g~2qdDHGj}WgS+a<_@`>;^X&Mu$FfzCBbrIor$)?-RBNwY&U zO6-^OKxD|Mx{gswHx$BUW2(|*htT88FxyJnScm;q9kCD@62O)eYTaPO()rz|ymXrh z+cD^((wQ8S?S_b~OE@x=R-7ZmHIWC|%(aH9AZrdbW)3Z45K5JSoexzMNq0pkx{b=} z0)V0|O;E7)Sd`DSJ}R;xbtk2Bs{Xq-gDgD9<+ZUN#qD+l*H@(&#@!?(JE?8Rk%O(} z5FHWE(sYQ^D5W!f%cW-_Mx&61NZej0K-ZCds=KU>5FtP=okRQ(pu&-E(gAvoK$8~G zb0iA1aI%|HfQ2K4tRow=bPzDOMH3cE{Y+xKLq3+X?r0zqFfdTEg3sB#QmcQUwnRqi^a9p*P)^#Hf< z{MhraEGUBz!aZ#JhxSAa6=+%@W6gfZ)@C~a`!KA8%e5KpytjPoM@t%2GjT+kTB4{^ znh3VcklpHh$HSE^ubpnM!);%y4J&S5humTgcN4wacX~rlf32sp@FBo<4OtM>gMCZz z06PvxXirK(K}MZB zR*pp2aEKJw;giFeBbu_=2}zz2A+^^Zx-vsZ&@*J097m{aDItN+1cf7|n;xwZ)246q z&@Vk&s-x+^ip&u9)r1L9jwY!#l-n@@!30C;Y65Jrv`q#X0#c6)CG8ZVA1yM*gvm0@ z?RM#f#4-x(_5!v?L{STgy~&$g=|iNMA?Q3KW?qm8Rn_ZQCd+~eiG;NbdG^VdBM^-v zKv%Pffp8?@>o&+P6yO&Dn^-r1O<0?NO`e;;CecmZ7FF5<_bH!%z5AZW_d!J{0Sivy zL-8;Jwq9?Il%UBIFhhGV=eFT*18scUfE(X7U}O9SY;oP(?GY_?w^Bt45)+^j@)6+; z>M9Vcy3lWxvq?EWSQF!DdlcEF48}+_e*Jg4$*QH zmQYX`^2n2w))IUU7c*L{;u!)RFSjTpQG}vPhV|0%cCkx=5V;*>;q6G84N)z2BELVn ztiRV21%)F76(>hq_k$9YBOSjW)P$m|aCstdsuEIGI=T@$+@$qHPrQya z!t`;}%RP}hGN%>TM6FU;D@pjY1Q&iS1$(o2BEiWcXy;-)d7K0kX_+DAZ1RA^IY3}3 zM{acxp^gMs6(dj~k5s?mQ5h2ZdyYn#SA==xXqlPnwh^E!9Fsk1k3s?SIy@oTo6HEm zSypX7TFDE-gBqm72>GJpBoat@8K96}M<`s`kw6pm2ym%!-|5CQ-I05d~HH2?r_WzUr600<1U)_j>n;+SyT1TBFD$S(srI zA#UEu?qo+>wcN-{V)x&0`~ZNB3>gssoF5oJBzbNA%*eBxqoNU*3HhsIV zm%F|8$xE9p&fB&&?3edjyN1p7$5*}IT)M0Mx>Qe%+ zdzeTWg8dR6R(lH$xwl`3hy9e@t8d4If%oej_*T9>VR%Hc^+xg6M_we#rsv{zMLS&XvI!u%Z9cy|Pr(ZVaXlh0mwYf1!y579e;3~g< zc=zxx7?^y<<|cagVZ9{eG{PHOpK|2bYzW_ayxB*m?(6jPou(XKnWy8*9q87Xrj2H@ z(|~@5TI`=qd(pS3o{~b^f~0=3Ow;tyyJ*Brls?X=YJHqZfjwv0Jjxk!D5zEb>5S-A z3z-bF!)ZGe+26@8{iHo}l^i0)7OU$SnYI8ByO`GU1R_ev z1P;f{PLZvad2iB@-g7HV#0I@mxVSGQ_j`ULlQf?kp0|#!u1ssC z?#-=5(^wWTJtnJ%@AxY&TQFpkx70izPYy8H^@I~^9%yse77m#9;nMemr^)uS4qeIR zx=0Lc3llC-w1-XCNL(frX%V=7-P&+lV4%Q{Q&s>+K;E+4Zhe)zf$_sLH8}1`SC&5~ zM3@=U36ZPLg37<)H~Y>RGAd)2|C|3l_l5p%m)EcXd9hr(NJH}Ru30`CnRngN$b0YB z{B-YS?Y{}?tr9m3yZz%Uhj|OBI{esufJJv~N|(OJPCqEdw_NAHQimlJvK(!Al*dtl zJlRnVo-4o9g*Q1Zn_}MWa=FK>lg))sG~ZNz2;IjU@mgu=1R|)#NGCkd*rXR^n0xtW zGHHV|hr<)~-lnLH1LNpUzCJAwem3vUdy=nMBDs zAsNbo>f|-y2BPQra_sy0$M*tY-l9)54_zMQS9=AovZ+Y;vf@thu4neXFE@s3i5vqP z=}AW>xBPX&Su8M|^!zqQq$VG)eE%JuE+I5wQd!Yak0U z!2>x2nZnktr;3b?gfRp{Fg^wun#qdOQ$59$TuVc&T4CkM^6D%^`i(NB&g*8kFPzhz z-w9#9pn|q=oWK}XwFwT8QBVmY&oNx%J8uSmdCV(yRiXTWU}kO92uoBXhK9jO$5z&D zL5@U*K}o-@fH4HIX9^AiQd!#9-7<%SQdcpmqSabcFnNL$B^5xp$s{&(HV@CDu>0C` z2e-s!e~puRq1svumgj{+$!m0+cpie{L!rni0>d{;W-$(?P(fY}Mw4y-dwLDq>hn>VqBQev`;cIQSK(p5De_sCrf&V5@g(iVy@}QwP$dt$a+XfZu z`U8CT@hJSCnHIgW{(DZJC!69}X*C#m!uWZPrGLu+qyVfNIq$Bs>z_~6Cr)g#bZ>cm z-TVM)*88~(79i6n`eN(z(R_dZ#o{G_-Af{D-*-3aG*QtMTW`O6H0+!6&G&9jie*!COcq;b$d^;w>jd+2zr_*aVH zUGyJoeK&VBcK$Q#EAxAqFZ9M561Fr)8is~8LYOCUl8?A7K?EIonQw8NHhsCyX5-uT zuPLqE8Tlfbr0Ci}D}RMAtO0)6zG4}Nr=pzlT=zDq+w8j!bN|H1O?=z^09L^lz;qww zPTwl09`;-PP&?;GmOFb#dnY9=I409Y<+wDqGmu0HnFi((cp@ zH+OGTwCYZY|Lx=V+uWz){j8uXi{N~gg)1Ht4El!kGf}wzw#If!D(y*sH=h>!4eI;! zAbO%tP=Kp@dwhy(f^m7&0Yf+iF#cx0e|*-zuTxS<>OK7JO3w4(;I(Bu_Y1$=Jy&l1nrGg3 zpyBFCEBM@3ZF^Kvbq2c&pjs2>n-c9vO6%A4^egr+C|Q@O!wVpvMZ}0@TdpJ&3@y>R zRUI9H{J?l)i~-L%nL6TkmHM6dNwdufWXE2%Wzn)hENy`XVhK)G;5T%%Z*>B6TP;8U zv*~zB3c6=xl8~Oydrb~h4Cj5%;hqojAkuRRRCW$%_MQiuguy$^>dyvPEVh=w%E3dp zgz9bWOCxW}%9bL@H(+cfwvmaomV-$&1y@U0CM`8LZisuT5a8IwXIwUCF$J^WY8Du$ zsM`e1r*ye+iCoquxGDh{Omr-SsfW*PEsaEi!BM|M)M5z599qkNtLkznuO{|tf!MQa zhXN5<8rR)uhlC<8G08t_Yk-iN;E%4-T7Q-(3$X<&SVDA~6g){4hoNCRY10fu(x2Z; zCl-^5oSk-`mK8oFrv|Al!0*O_a5)vD9C$)yP<|ErYyCJnC?GK9Sl-xB<(EssGufIYzZhS>oavZ&fyR8b(r5#>KmN z`06YjHHxkSs}>M`(xoN{rR=3xjIjd4a$CgSrzldF%Tf)Xgr^dY-~zX&dK5vJe4n-& zQsl@eD;R>Up9^XzRW49lFw{@4juE+rknp;wK4F~5kw6@~O**isPT@!dRP>LaA?LHj z1d%)v=c(8{5?lRg7b(2mR_!^jk6YLSl|~wCIpS4&BnmakpKa^8z}X|QwMlu=9-DDo zb=}Sv7<(kPijXQKQ80Wewp);UB)0C!qdWNJ7A-d44TqKGux4NUGkp#5j`a67JG1MT zXB*l%I%3z!s=+~SZbzkT2QqL4lTo*r&KN`?PW>HT~oaOXRM$4wkq(Xe6M>F?>< zoWon0F@@8u#_^}rw*1515XblPZ=aaZ=Wm_g_nLYHf-T7Ik@6?8i8lPZh!pLtD`U~O zK%Gnu2R&Sh)#c94i7DNDJzvRTqUkWFEA!{g_pRSNDgWGxQ{O8x!}fJIHn%q^#?<{9 zUDs(#9)O;mFz)1{*|bGEaaL@$e)I>4&?Q(Nr!A@bryMoC9wanaiVVSzUN}N4=CSL- zn=kI}YBM`#JwpG^RjI)OIfBt=SHp&bUeBvDv-WY^nD+G5qVTj^aPt?;R=6_S>OhFo zEw>*Is&$A6E;?!Rph<-gf$u|H&b>e8-fcnJtsjx&OnT~S0a$hMxZV?9?A$Ze+Lgl} z*6VAZR`6=BKkk5AVE7{(eOdhlTeA!$&;T{fEZQgP^fN4&TG^bb^h-Q@E;eq zy0w3CDp^cxj}y`b!#%Q}#FSAz`02>Hqk1oc8>`RRB20+#vIqDqA;0l!Rk{&^$&l>Bqq>bt*B06DsQTSB3x^q zX*3b(3_QV#k~RT^FDthC@!EY#z3Ind3q4+2zF_)KiQM`8;c*QFXpkHl8TVymOuVtFjK zG#4W+BdcmU7KY3+gW~97L$)_Q#=1VrCRoTR@KJ2X!7@(*W31Yo>d6zJF;)|#ulsmb z4Wm3k(F1E~erw6$ajMao^&@si-gs>4D}=Z2DGI%%?XkAlS9& zNu>^S2=x79X-JG1YjFNlOc`xy4x^IOx~b8SW3g2?9$Sgn6#>~tY%q<*mKm`vwDE{y zo1@qrgYd5wNAff_;}KH+={pH!oN9YW=3B+BPh2%e$!iE3vnN2ok{!p_P&%tGj;>+i z#CSNxhGxKJIDv*}oyilBC?gX%ke#5bXjsy!+(jDmK|`g6t(7RZknzUyEtXU!)9}l( z{RBjB3%68I=TN;XVfS}i^0jl;wiHQ=m?3`0Ew6MZG%y)A%Ir{{mxen?ZrQ|141Fh; z$+>}acQfC{UeA;%J`lcZ@|EoG?SJ=;GaHp8>1cSsk}KG}~aExRP8Q`a7i|Vmo zuTa^3d6aEBblCX}n1j>YV|L1E%HoxUOx9`W+sKf*-_Aajd>Dj+L5bRe6vJaj zJM$ybYT*Plg)q*F=~_qWVR-^mqy4-zYRE#7EgZ-u&;_;Fi}_Q|!WvPl%?pT_R5m8ikMH0G@#y-4`M-+H|9TZC zOX1_m6TF;x=((xbGCzbV8e|3sO@<9{m`zWV|I1Qj=BURsGu6XHLT&hI_$1Up0f=f! zV7qnZY|7=vG25u%;WP`CQHW1b(@M?!9zfZQ>yaVnHl3Z)n36}*6;nLHv^Jc&qCu6m zMfLxZ<7ztRz9dxDYiAQ<=?ow0fBUaKj?1mp16BM^Js5ea^ziG7PuUSksd*!uuGEIo zS=0=JV?+wo0*^~1c&>i`zZ*<)V6ftB3&Wj26ndE(ujy-Q-Zsrjxmz&oW-G&$Agvs0 z0tQcNXcN}`ZLB2OmmcqBpXde(Bw1^`nJAf47idpGyu*eZPBX&k4GB`cr6d!Z)_gO^ z;L}*|HOz(y@CTzYhdE(8nF1i8WRI6gCjQ3oN@ghg9z=a^6{BiQEEcNMaBWfr3^`$+n2kpn#bNPi|YqsKehPTDLB#nt(+C3%?6n zhvQ~5C6z$26b!7yIj|ti1^q)sSyCi6rPU&i7hy5svt~jiK$KoVIL^KqfQ&BjP7WE< zFUEr_FR}6La4HNtJv}RepF0z_07arqA~*ypfs7Nc64?RN1msNZUq3<+w7%JneM&%A zlijStTw#GHz(Xi=6(N}Ch(kEz6(OMNiU=4wVh{vk#gWcH_iDj|qR5<<9!SV%E6sSK z4TqDkGCG6VX3~9-S;u_{0~TaZs3p)4Sl~cP+z=9hVtE$24`DH&P?f+zUMj&4iU_Hx z1Ta%@z*lZ4RbtFVC5+>9SVM@LAW)R+r555TfspnA34S&zV+v+h3Du@hH{hq4_XL9y zHDxJQCd8rzCyBK{8_p(`@t80T4v?ItzRNk$KarJSP#^@MTEP%+HX|F536n~#S6or& z)-fH>gjOwt$x1+Bj1m<2u3&_=N+Zlvf(c`q04Tx%8@Ivl;SZDCe;!DU+TY$&~@YATd z;zRBDuLTGyv6yCJ2s7UZLQG7zkQDAcB6M`YU7$HU&!pye>M0qh*Oc(+|s>MV@5J(l6C=8>Odzfi#x$_B- z64=`g5uF#M}9r{5aN zr>QRDj@yDbBrwHVC+X!=3{-*HMI5-HCKL6#!#Rhhy3G77|z*09m z2#^>}+|cPeO9TXIsj`@f;UoC?g9bZd2n&9_RF08i3uaoiM5d}RaZm}1;{%claw-H9 z#(`T?J&2$VLvk|%3*)I-Lxmh)?n$l^}7U64*GZ1jczvARMU#W6!C|ZCN;N2;1li<+KaL5INsox5$6<&Z?7{ zfdXXUXJ!d8{k6Z3{oKt`xLG%QGrotj0tt?70cI)Zzj*S$c?uy_3&1NFKZzk(pCDL|2TV~<*62rxc}*sa=$(1qpX?>uzhGU-%23%o9#NXcO2yiBWhwL zF?+*2>u@kTu;**TUVZ<dA;47MTL*-l_!ns0P|zJmsBzH&Kswv~`l(;xVOe_Q-4 zwf+uqcWRuAlml#}Rs0gyIa3QA@2b18V_T4eWTq81fr1X5MN7B$AK1#ky%rF12IXD0VQ&=6fDpG-R|Bj%ehpu za4i&J1WjAeH21p{&;!Z~GxBZuIDh^`h6Vs;X3mNL02bi;NBix4ufN^jYknmG$$uv` zBM$t;f8XUgfPh9I&ZL*O7y(pUJ>44-Zfd>nP?}opotJE*-SHJW)y+8gyd>#ne7>Bv zI*m_@CDa-jUmV7gYSLKmIfxmEFa`#{2q4S=07GI{Gz0+O0KV%z%Uo95#t>x@!LrR1U;$h$iWM*vuqLvT0dPPV1Pclv!a)xRFc0yV5WqPk zB#aL};ysA(Cfm2}{oe)*Z|+fhw+*cG*4cM(?%O+e?|8TeK*~d2BB*?z$c8ZRNG@K2 zP&_krfA;X5*WT7`^SZYmy79XONpg8S>X{CR^vR7-Wfb4IGTMQ`7$Do<4nGT*(ufp6X- zupoz??uvu{ukou1RWT!ppoj<@%78+U3HfL-S)0t8=p}RGr4YWL-)#ylg_Q~WWM6R^0iC*uqh9co)iA7#2{2sir z{$nWKzWH~$efEz_ll$Ht+v4O_R^ND76kN_6b1WmXHCw-iZfFyQPi9c5%G0!PndU{v zP1SXE*B!NaFFjOg@AgajHPfrThG6@6!50F-c$P5-=blZj)8uNs2ac+FH*8R_inp9~ z_tk>D`@6ka(`)zKcV6DE?X~vG2QGU<-^FL8z0}%$EOeDZ^77nITc@KDPfFx4jRXjY zGAzOZ6#+R85s{&dMdhtm{;CW9qsH-lJNtZm&{b_(ituZ0rMPP=%J}P~tCw>0GKtn?%K4-zn^<*q&NN$8W!;PuxN;CcoBY>J_O){kom{QMYgK=KW*Ezn(~vGoIL$pxtGq^kzgKyHnVAL=OO zhoJo&!zu`vh68oNQOuYcqsJl#?GM{XD(BY01_IWz=AUJxYuE6ZuSuxp7WU7HZHpq% z91nH*6-Q*v&uRd(f>@6snk)d@s4?hPu3H6In+lG(OmuDVo77}-o$26?vCV~v(BaL^ z;VM0_FtK*Dn{KITTUYome-osh%2eka|p%v+G@?blv`bONlXgnCik_qniyzv!~biV8V0n}9BTdH z#>BZC`BGtRt`a;))LNYy@qbzyHtd=@SL5YS9JIiK`57a<{d{=H7PQBN9!LaGqsMUL zR6}?^7lLc_Ctgh!L>Q(qB9A@~zte(pD6M3hk!3GCBn%e;i>#K>xvg60A^2N%I+6%MS~AuCa1 z(5zg*3W&8+!6ts+N*LJbAvCg9{|`^pg7tioi7K|lexJpsrkU76FSG-~Bx!CH{ltEs z#cw_`aidnO=UGfC_!Gl!C1>7ZVvo+To>nqX#hBRjvkz4z6X|a}QdvwS;Io)#=8~k( zVkGUem=f|?OeEQ}n9ayZLOY9X6?4Nl#-8}^ERK~-lE@~b$54b<>zL0d>IDA=&~?g) zP(?aK-}`|KQ&ITuo!U3 zBDa!O)GSR+n6hLyVPqk1!oR4+Cj*{@NzB|d=S`S2`( zD8<0=Z!l^4n@pO(CNO!Ko0Fb|$!Xuhg#*>gmx08jahcS9R+WB0GStHNqHW%dJKBbz@2%&h zZqQt=VA9;$;=ho|G70q<)hUg!>WYAlAS5x5p^{Z}81WypZ>$DeQ;%-&oE@w%cy}!t z7&`k#b#5_SycW@JE2fAmZQ3^vu|b5gmU#>)82VGVkN-I%8H7GT^0DQuv~`EnPDNDK zZJIkwE$g;srlZsF3W%4U_?GC@Fdj3H18JR~C}BFy)~h0t*5BK`SiC3{^IcZ!D?(1u z+;E+Mw@@=?fK=Vn%(8ex&#JfH(~W!rZ$XE0>*nmNeCX=BoIin%5b=X}1?#YpR>Vd8 z-r3^iaI|jO9Ktc$+(gamfCx4PZ6N)PRu)P=gVmfmBEGO_MCdo( zi!~7j)+x3stkB$YfbHDh%wGSF&bZS0zQHY#wI-J|M}u*!XQxLfV|9d!U))ht5JC^j z=}D;E%I#Y(h}YYBS#FQAw7p)CqgLkBBm`jm?i&hE1qi^$dVASpM+d52-7dvVLp3S& zIl_Z!U4T-41t=%pXJuhKh0K1YDE$qqL(u7Bw=dZ`U$gOvdk8gc1%%Nx%`CdQnMFZb zFcsaOIXWvYkU^9<_9G;kL2l3{ld0E>NJn!H)IE6|F0a$U^W3nG@mwd+vv1p5 zx5SO=TVmlthT9(&@_gp%tnGpF9mL19_0jR61v<_>gm*MeKNPk4H`(&GmEPJpciO&5 z+0o;b{_wd!{zVv?O9F{(CQ1kL3Hi|v#lxis#|}&iN924@5dHIt@RG)P>yo$p;V^#W zn4-l===W>km~K!y`_EJlJ#}x3h+no=~CZqBTyBl)Ag~ zvfWm>sL-NrOD4|_ZkeW~S0!2?&>A1QwGBi%@UTL}>OK7?l!1wp9knw;^?kJmTAEvg zGw*h0BHf})!CTX*twWnF=L7yx)NKcA*YcUFvzrp*QCZ5isYW-E6m#wDtwXm6*wo9S9hYyg6cwqk|4!s_3Ygrtt9sjOej#x}#kM9kfDpESKZv zrlESWr4sYp-lDlB&`fV`CRz*Cfa~Jj0t;=@L*gkf)S8e7(j8RPzw6bSt4uU31z*h5 z!JUOa#nx*-3e{RQdbd<(H0=ev?nTY(yr!9hw|F!1%UUiB8IrSC!3s6~8q@b1PvU{i zPHR%_GDp549ogocIqIs-p>rwzp3!`o`7f_Xef?+ue=sVaeIUL4`jqdy{kE^0UUc5; zm7eZX$Q2*a$!Dy?2j6U-rX=;wTy4)(-}gO^xpchL zlXJA7oL@VSnI$<$^UfU1*Sj}W`S0B8`c28JxpQvM{gu}{<8`9y1MiSpx(q%UB~(ViV~=lf1I1rk}bD)t!v;rGfcnvpFb9f&sy@9 zDz)V(e_!_WMeT`$_qCp1b@6{F`JedB$gRA%+e2ybk;y#fthPiB@2zKL-J7qJN9Ip& zq!)ANzTSfF4%?x&?0((-k6gKEmbo=vZF@rNj!R+4w|ny|P;&~eZP{EBuG+RWbK9N{ zg^sIj%jSM?%Z|@2#=N!H&Dyp$Gq$~&qqol6_RI<1*$S)h^Un%yUq`=-M&|y(T`NrD zuj;!Wu<|~F`+@#^C!6F@%{+6L@4w{j$D15!{a=ow%w!&a-{joOurh2t=lQ+$1>D71 z^!&L$A|)l1=AOC#m6q^Oayf|KsISlF`cPK01{0>8esA;pviz-=YXvtj6E5Z3l*>{grz68axepAhA#EMRuFb}>^s_~O=jFI z`X3EkYAgD^nf}i4UlG&It#X~S<=0gO+~A2fCehC{kHYT|OjHN@rpdGFjNYw;WY|7( zbmb||OK)HLdv{;2C0B4&=Yto*XS1-`JoecMcmHykb6WdG_NaBH6vTSu|8)>*puJu3 zGp|3dbWnXOU7u32Z@BSqKO=S z>LXA$Vz$!*#h%+l(Lj2wHi!QdBikKGWQVweMUMYYW`)z-utR7JcFiVV!RO z&x1A+qxK@;(f*$gQqxRvIEAaq)1x2;|1Va{1OI*! z*XRAW_{{s$4kF8Vr+*s_`MLhROFZ^A-|e4a)o$PKy9he*KYksxoS5^Z*Y;mQp1~ep zv`p^x5gvnqXQCj9bqoo0Fa&(6B3{Az{Jad?y_DI#K}Y18>?~UR-1CTl@WI0-uLOos z2lUb^M>rDr0aRW)1EL6;gs>ceMI(unuDGQ~p zbFyl#lzCka{Iv&O)>8ETg*u{d>&CZ^V!R?kRXA{!#2_m1DV^)J<#R%_T8P^?nOY~)iYnTm&4bNR4Q6qlJ^rN+O*a_ zA$qdA22j#gL4)V3tLR%h0z&+epJKpD!AMNu&7>6Mf#nJK6&Zo3TN?xf`1Y-5aiAUa zOw&xaM~l7p1M@PmFF%_0ztx!Mg@Ku)*KZE3XV8BfPdcmX+~=YTsYsV8r)pq4@kode zgdLZjDbPbH8Dcy+9}#y%V?z)DIaG&Qj*4+6Obqa0QnWYD8A&k*FKOu8a2aeds*6eE zJ)lD48=es-ifD$B2#3V^fHg`%30)I12K)>uMpiNm?n+XO(@RoQq_C9YCoV6yw@6K& zN<966WS#Q996@{#k&9}K$i*<0BW$3v0oWL40~u-L7^0N`Hf-6di~u%y*^2N+7!Gn0 zFhq>0prc6=FrzrnfR2%jk)4rX1D6dX2SBZr{Jas8cCcZRHt}FE-xGkpe6i}cqGKv!p2U{PRW8ji^;<1G?OePPHB?E z=Wi76Z}z`>x=5vf71C7^>aH%k_MTlh*D!tNmf*e(W7l#+Fy#W6XqSs_UEaHTcXjQU z@tdnxj&hl}=Tm(ht8U-s|JR4fSNd~q}yD<0ZW|N zav5)DMCBTKZMJ_L0y1`U3u-+UT;m8K~ zS_9fGWNm!10lpRtK1!m*9eq_9)?w$St8d`3)BU1ukH!5i0GAgGF2Ykv;p5U65(6PC8C45R0o_t=A;yHptz)^`%iBvuW4GoXCcPo3W zyJw5o-C@5{=olkVFwjJyH? zBZ=Tq2J<0HW+&WQpPlwGW>j78K0Rxg@{c$a)Z_W+L#TjnPCx`DhOlElpuU1{n|k1` z`WQBmvTHFRlGbvRM8L44r-jr-B{O~v^X3moq&Xi2k9LVSb}gHXwW2jhNjwj}F{omP z&nz$E2vUG~qRIEiHhpzrfn%zgTQFW+;4Zi5l10+j%94gzt}$0Hmr`HW9cRhg`g8vu z;>&(@INUmz>!qTW3%p+0>46R_?aj4wEAMJaI7uLZQ00kY1d}mNl)?~kD5~ViIMzD- zi%W-|Hs`p6_#=+Xsnz>h#pafnUp;Nw`lTz!*+QX~TV}=k$MiUEjTT#nt*O@POSuK8 zXqSuFO|0GVS1NxsgWBWWUhPs->QvC8YR|3RU(b;Mxx-#-U;Inpp7Be9`zlv0qe{!l zb#K>^YqLkIS4yen7C*Y$$6o29uD!e{SgnM)&bpJil*)a2fXi9AHV$P#+LjQjjHlC_+z2@^tjbC>jPS z=U3Wh6`NaLG2Q3@GF(T*)8Ne)67e+PGAjv8n<}TYTryRY0b;W7^E(wUXaPDrK@&yH&JyAi{Gz}w_a~kFvKwI(x zS^IoE+^0F6i6Zcx=58ief#Nh=2G!FjBi8}{G%;xTaA711fpMCy1nOyz5tjmeHEjya zc@W^5OY(K_u(#ahp7ooMXfzig<}?=y^fJwJ71vKYasupb84_o69du8EASM(N7!q?) zq!6A_c&d;ER3&;wLaeCHHEvr7Y2<~nw)q5z_sW%-*dpJBmyxf}*HOAwE=Gx4xvW%- zp_;>u&Ik<(G8Ds_iz#t5R|@rt$IWGnK7n5;oaNRkrY{$=xfk0>kD9{>gHi>#<-DZ8 zK{%Hf+m>sLmlrt7Eiy|Y29@O%bI)=Hyyh}p&#qIITV$4n4BN_U0Pg?^u|I8?vB#Wg zxd3E9+Sof5@))Sg0Bj!CR*px8#xuA3zqvhOUHZVgLAcmQSpx1@|IuW{$RE3ADS!d; z3;=@*83rFR06rD~3@l_Ae8>R!SOG9lo&#XRH|2o9x?s%0WHAIt;q=fvFGxtIte*&x z$^a;!m?qD{b6>St#|ybxGk+2?xqAbXpJ_Fb2<8@Jmn{Bpn58Ac*g#oI;0Dn%061i{ z62O391^@;|GQoHZfNPN;K!dP4$A+RGI6nht1fm!wfxvjzmoN8^y=6gwL6Ho|pB!+K z*d@Er900!uW^tN9Vk6=H$I66)G=Q?@qF&cw$F_Up+Z%Q~ZRHf(g9xM)4MHe^o{cAX z{JxJ)sE7&0#=Y1&O=@$u$htPF!VN$cw#cr=2rGXXsLRc?gRZ+uSC(6X zkmVAw((3#FDCZ=-_N$FC$j>e42d-f)Y5)yH$}Sl1 zRy+2pm61VMb5bl>t|9zVVYf{AGqBc3VXia8XvU!$fgrR1bgf(>5O3wn4TvlP(P^#*(9>K2@HE$#{bVBo(&iQfacQm- z?cKrvfDjM^00aOsLuEGr0AF>p>R+JhwK7eEVV?JrbJI8}CASz>z;1@cYOjj;ev~S< zDdE~ZGXKu$zkrdM0h*ZrD=+{o1*d)9wtc(uZPgPA0Dg5MBLhIhFTP_AKq5^925o~f ziePSLfBM2AlC^_uux`bl>M=|25xoBjMKX?poc00DTg_*KNf1dp|P7M=dwE8sfK~ zqdg;y)U&n z6NoP;33AW{A)^9eY z&1$T@rH;tB%2sw~TOef6g$lF3I;dMn)$FAhJYsomb#pE7SPv0Vd_jlAyQ(y!cQ$ZY5 z!EHV`-$*XFYxd&f<{pc<_so%Dio4C3(+6d0X|mH4F}BG|l6ZFeg=|~fRL(`hQ{B2!dLxmLpDf zlr{`Y+s(4YL#pSm#f~}}!#MscN~h1vOQ^R2&Uya(olg%wEy>oy^wxGEH{oxr z!l$@zwiw;O_wE3bVA`mD$y$6HPQ!blt&6c8U=9Ft;02Su!=(aDclgcW$!OfQ7Wwh` zS=xH;7j@yeo1_m}`EJ`$L;81r_xZOr*Byx{+<$plenpYYnYi0dxQpVo%EbBF^$tEC zoJ{(=?}^13$@+DjmyN~JmL+4mv|}Qizq;u+>Q+uOA*IF?hySRG>!@>EBqy8`l#W58 zrVO|%9gu*@aGrQV;+&Xh_kmV;nA>4wq8lkCf(D{M%0a0^|BWFJE>SY+lHx>_IKCtt zCw&($}uq9Q3?WyV_+zrkBMoKv}xC(3*>0}T>506M96XBZDOs+_c9%A9?L^rK?E ztY3N1h0d`;e%~vMn(9ajp#sTW9NzB?OUP)UCWiYIoULs{Owx>BMBFLua|WY8%0a1s z|BVR`E>W`SlHvk56`x7#K?6ddrU)4;-b^0F4EhDGD=$eeK_fz-s1C=YjtAkSgtCe$ zq3ne!NNEif5C2gGH!oKyx!OC*Bgn_OiWT|*9)!Din~NQJ)!$ir*jH>=JFFP5YFsvB zWXP!Wn&M9QG?hO~eo4tIdERY!I(F0fGe6$ZGHUD&w$0}_pMNf1XKWqi?J(!IDE{Sq z2brH=k8M>nJRtGs^|Qt?%881+MM zl#`BE2Td}1Sqkinvw7tB(yw!L-A1Cn$jxRTF;9n%WYidBjC9CFne;|dsY2+PI>uce z=Tqdc*Xk$s^w`|<0eMAakxm?|ExI2iXK$8oxDN8Yyb0y0^&9*TkNDc!QgnQO;n!(3 z^>TB+T98QTj5NN;5J%T=W?isU{iX0TQ6b1wmhYF1@b`31& z*=J|`87fnH6@p(e5zZAVgViHgD^vxmDnic{+T0i8a-I0sF{9s)@U_mKci%l2%ABs> z6Sr9@F7B6P#$JIJ<|54B>G^*3oM)@zh$NUQW%K###w!l|XE^6c{l|R2MGu|g{o3l@E@zE~^)@H${k=z{+1pjIV!3?;s8VpF zXoaPZfucF2;MUs=eAjZC_9eSwDIc$Yk(Bb2_KTYSMO!MJenW$+x0Pp;*%5vG+@Jj~ z%>k)8H9z^I`hV);ct_{exyL>hJD3LOmr9S5F0jn;p5M4fnd+IkDH2T3VLntIFnKf~ zebbLrV(pr+PlFwyYA4wsOCMLEx;#Yvw#AoX)U>^pR}Fq(NRpfx_|QKNj8 zQ)sgpgL1B~&D_PGiYlpq@m8wXA4cEo1NK?oNU*N_jPCFD*k|Fdc<>^^8dFe`oUM+< zCq385vfy^xIfS~^j@j7%^)oXet)y((K71-3)R-i{@D7ayz)#>V-#~@|cE4}8uPL^N-JB_#O^pvEOZ*@f*|ln*qjI_P2a z(B@qqrRn&y=YXE7gZg2YZ7A$3&AX4Sa_5@ZMtBud>YOfz8BEMX)_SAzn|r|194bFm zh;4y=P^Y{Fg!raVzc+NoX4S##Kj)I{Q_Hv=K-+U{H6GA8XL<@}rbp~GW7l`w)#9#3 zLsbf75mw7Dwdr?+6yv0sjquhxQ@HNf#(Tk~1<{^c;-TmJ7 zn_JWAnZ(`3%}B!8L7XGlpZuQ9N;tb>JZ^$HKbzA|hA^zX)p?r2_jRt?&_5#C%aJ0)ldV!H(pdT<*o~si$AY%eZ!I1$iV~jOd zTRzV9o9je+YMaL~Qzm>EFdo&J`xX&D8}xg!(^(qPvnP!x?bDP_WcOby5q}32ad%=UvYFFieSgEud}q5C30Y=iV~hjNZ=!?}Afc2t-{r5*n0gKeEVT2!N}i-v9ENC6pR3TPO6g8h+$iVCGOM^Vn$MRM>hc!P2F zSE?*K+VK%CN*bV?l^8PWg$;!QqX)r2#~7fo>^d!D-T@e64Cot^`@Fmd08L|_&%Qp< zXadUxyBUllW~ea0h3d>_iuR`N9Fvjx9(z$Ys{!kODH`^3rhWGQw3brKh;!3DB^s?_ z@zCa7#`mq170p$=`;MiWA+z1s`{on}Cb{3r#@?+lO#Sn21A7gm62v*|4AXhLQRvGg z*V*ns?G5dPApN#Bt$7h~V0hEPpQ?g`}6VNBRM%fWKePa7HMy-5hh z(i@AT1}-FWgEu%OK|21}>j8GAKb_hmJKMxg3f=V`1MIy2Qd?^fRrt_N;8%is;tfvggx# zbYd|z4PU~J!n&?&Gk!~yrx`_P$uZmG)#0k7^1MBGuLiZLp&-59f<RzN!C;jfYYI z@$8QMhBoM$ODU@F6{g3|Zz={5XLGu9$+<=8ipQ!4H)Fx8!UnKz&DC-Sp>E;7%j@*@ z1cmyX*jN2(_yQxD^yMF3UJtKdjl1lde>J+4xbOZEqw>n_udh-) z^Xcw-lY)4Bg13|SR!)ui5C30Ycdxe^YS=RUzU)Wfnm6)Vef_O$uy2>uCHh|U4c+KCZ&(UoADen_*M}oV3 z1MSWPPDf0K)t_(N&I)sLXU`ROz53^8e@{1{W=uVdPzCRbk49%R`${<0j^`|9dRII< zcF_wzJ%7#NbOIuaJvaWGgVCUy%s~Ek7!NW>kA0dpB2>^}W+2x*%+-t2kBH0XM~l`| zTZOWaJOX3Jr-k*i_euyfgeEu`4G`BN6nsj)rWW35~9xP2d){lL(pooyA@ z_pDY}+9;A_jk$CTJ9S3ic6YayG3kenU&}S{t^RV?;;tmm8DDEiU-pa3-oI>3lVoXU z`)RiQWZ&~`cLiqsB_n1_F>y1Gw?_q<3D7YH=G5L%>}u?5tgDU#>0YrZu#O|3Tlnhu zN%eBPO8<;)b#>~R6!;6D9e*5K?Q)rJ9b^7l9rp@eu9&T_WE46O3|+8e2q+eQI{s?e zTBVrxv*R86Ii|391_gCcNV)RLZ2j2PQBBKhvh}*cA~m1@`N`+g6~n*3D_g>-t+rTY z25tOMj-LzyLID-M7J>g;HV&G1rOjl70yrpxSvI9=j(4FRep+F>9yWl*GAQtd5wHrN zq6|Oz1T+G8D1&2NpdZ+i;u3(dL!nS7q1zEtM7ZlLX z{LD5-b!#U0J$uu?2k|~401~jG;4LAbDM1Qg5GxMe90HmWq5$==AmKqG;3+E#-7U84 zUl%SQJ#KTYmdJp}tSIc~ZbQCKS@@R7Q^|T7EpqGw)Bk)dM%}T{H4?rw?ns zS^Dz>yJGh0!2bEoa?|)!$JA*{B`1xoFA@DuRo?#XG%^mMGWIa})Q+^b6n>4L?Jj0v zBXFa8$>o-&oFvNR{Vgg?|4Se#t<1Llep#+>>~M2^rLQFS@pn=n6{4ngj(AL&m~V3evv<|V*!;e~8+HhuT z#_H<;22D*H?Q6hTXdT0Vt!b-Y10Wc!Z8)ekWL0$l)19UbmbCD!SqHGFYuYM90LC}# z8y1C8to95*zQ9!AN3Z#}00b4l(JS`-d^rVBl||=R1?S;74C?HlH~{j>Z2hd?{~RYVo-qmN;(R~1&Y zk6U4=R~c5ck8@$DP#t`)Lc(96VboA1gs%d_o1vFLx~+tH%~&wBRAKll2PDACy&LIo zRCAQTuEspj#xPf?!%!O}Gj(OBCf~)2(^KkOf&RlNm@4?ltE&X@k^IV#A!C7Sj;em` zDj*mx8MWgB6~HY{I}AOhn7)i(sx%xKVna{?@AfnU3dGT&wf^jX^ds7QV#rJh`eydM z1MBly(WMOqi@7ogjt1vsMhRL+jdcA{v+ z@;BRO(A>>baeKv7Kyxq%hD0ZcTmYWOoDuYGCl#%12VwII-CZBoU6V-XDFAY>m@=Q{ zbxx&2Afwxi_lP3S^o@8Q4&kZmjU&z_?`Gh(b`j@oQmMD-+8$#zE#2;*j@{_&z-UW) zFd&rnD11fIyz-h+&@klCV!X8Cj=86J7FTEQE=b^>4_)~ z#gr6phHAMPz5Yk#Hx7NrY=I-VYB$E~3pW=svfhbnPP{i7Q}Ljhqja4_HOR( zB6A(TUSwsrf` zDY#*9C$tdAU@N`KFDL=v+ z5JB5l5-AQB^c3#G#hie2w0Z43F7`iKwm;)e;Nc~Vglk`HFjkW%iNY%ZK#~~I}1DP@y`n zw!b1D%j3fOpXB-z##DM5tS009vwAq&BfLTJ0M~_)kFMQ#+c^jpN@tMq9Y7GxA3D6c zt+})<&HMjr7NFKye-2tT`U=IF`aaZP%vFe6m;!#TKRBq? z+oq&>0JkS|)Ua{YNS3br6WPctmzw^8vNTE^}q=^7Oz-*siYyL8B-1O`_n|p`!?W% zBfbD7k9^}0QO0URq-oa|HrfGZl{bg!=La0o+P1Cgi-@M$Lz zpGd+uG?R{p5JBL@K&0JCLp#!a!L9K?WxyLn0p}Fe8GnVqA4QkuCkiLV+eizd4!B|v z0N+bNXy6q*poj;#aQav!Tx~`jKz~2o5^;fWR!oFrg(|0el?YdR;3eXpr=yYl2q(qV zIA*9wxL1{Mu239mi^@39s7(H&6Amb@)(}U2(TUE6!=C z5%753k1Hq}4|F0mKF+PaBdto0>_4d>~VTq!mt3vk;A22_;ZlJuMA&JG5!ee4@c#l_zt^$=y#XnC+5-F)f z#EMj)!Yis!%@vtLdQlPukD{ZTQB+8gqo^s|6jjQ1MP(Ej;Odrp=2mVw$f1dWG=Lp^ z;ff|-&j5rZ)@|F6a6oNC5hnr4NdobULRjRRfJrN+f=O4Xq^oxpK&LQ`hLz;!77hcB zl(^V7BSOZUhAAXhvGzQCq<>6woPl8z+O_0rmd!TDZs%g1a#ilvWAt+DZyYqVqzJ-v z@WFv@hglEQrXy4t6|X%*UA2q3c`tY`>BQ`XDbL1UeF|Y z@o@+MNC})VwCzNP5!4dXe0EfZ6z3uate90y=w5d3%n=8!wz-^p?*E>~pi)!Ei507m z9NmsRU30EpA8O^Y0zKfs8&=PwhuPFUkukXM?h*GK2wa@+QTLB5M-<79bhq}W~=Qou}o(?yQNoRZ2(pF6zJk;pd z0ZesN0h$(d+?~*~ssQL2K(wd?$7kDN)Q5AL?%f7JG^P))Iu!Ms9M--68nj2s)59`! zvusC8y$hRT5v88(bCxz@F;z;3P@lnlO(KP~9mlXC5C`H26Aqw((YzX4rUQ82MPA`P z*^b}ku54SQLfoD^<{;X%K-05T)KFu}A3Xuc3e|$oiv*=_E=3>6nDJ=g&D^x(%s76Lt;>LB?^lz_f{{J-f1aM=Dbf?rJssy)(0)vO&*5K`SkvB{Z zJ*KI>APiI|s4Jp?v<*`}EfLeS3gQKD6fViz4|%}}xR|CaY4XL}j3GstpT7@2aZVUS z+plB%+pisj3Mj`^_cQ^~_E2#8K)9%aWL8QDcZDI4_p1N5LpK0m5D)_Z1^_ZcMK%Bc zZ)JIvFVM7c37QF$=e(OY$-9XgEQL&r6)D8D#oDimq5Gj!w`)Su^Cs`Vbou~5M#zq6 z0Kg9neN67_{_fx1?`_Z67;3*Rxd{e{3BSI%9N^E)rv{dXSnS8Pod7c!N_w}mkZiKu z-a#y~lI=8ME37K}c+D5A(#krzHAm9N42yz4jDL_ur0D%)OR@Q}GpS{dva94wU+b!JMwrX~fp0;Ms%*slL z2P^;`bDmuUfX4&NDsUI5BUbigZe7B<$I7r>*0MG1R(2g5eU)!z>b2{c8g;$R#J%@g z=6&4V!WO;Vr%wN@wbv$Qo!P#t+1n^u605>TmCs^n2XLW1P5aYGm z;@a9)A}(EZO+;2(@wP=`JK7u*8VnNO9xmQ?p(Y-g-qBzXS&lN?6V_Jqwn;meZD%nx zjyh1Pe*W1y#bcC;*yY;0a&|DKr5$Il7m1x6S)BSXi3j$Sqd3Zy>z44|SVS8vcDda2 z?}~|mnkVuF`_7vvcT2)vdA2ri*7jjuFmIK;g~X$bjk#1*18l=C9)R!=tNhCN&^kj_c*7KYZPcU`$L3Rr%xpb{l#o>$qBqwk13+G3q!5$8hO4baz* zvm}3+wq1jZ$=g`GT$}ZB*;tKxzg`c)n*3eM=VR?;uO$3y)1DV+$gHwH$@h38WuJKU ziTiRvY*tHqb!UONUg5aQw$Q>QT(FHJ>pJ5NGgCf}jf-onk=t)&=4hVP|NS=2@9B5| zo;B_Y$>WzH;W5lffSxfAXt|nv+9of1@JRNpM^yqdyPlX^Z{3{dqEb=;;qFE6jI}-c zB99a^5|)3ZIQn8D5G?cRR+J}*9cIXxU@sK2ysYnpdnr|xsIz%()ohHeSLuG@`3^4 zWfoV5DpWnJitHDmnB(~Jg+tKJ1esGRRiSqaojp{u$3{e#gi=nc+er(U7xw4Jh{BBW zdxQ1}$%LZD4f98zSYc<^u}aUb&*>a4$z?=`2nG4pP|OH2G;c{U!8a}hh;}N_QmG@I zPcUF-E!FcT=LJfcph?8|Y1O;nav&F&?yTwJ$Hkh3{*_;LmSsbR8*i0#O2@a!GD$oE_*^6l*DRyMghV-pEotool|fJc&X zH=)N@J+GM2=Yc9PPz9s96VvxJ+&IM`qvdN_>}mCDf8ASO3SUS*r&P*9?iM_ItA;!$ zq5g-_*Pw9~34r>ZfeeSo@rC1+3jsc#cx~%bl`}2>EWw$mjd1nqC70 z%)y%KI04Q@aHI4Y*f5e)CzYzr4!-8}a=OPHXBn7V&ek$a!yLnt{wHrc8M3gh>(%u& zV83%x-CRmc)g{b&YoV%=&ZC=?;lp0d* zL~wRp@G`_os)h%c*9Ip+a|;5D`Km`=XEAl)-YKD-+!SGH>gm?x=&0-nv;K%scIGx7u~HBJ5+btT%b~ zPBmQtzh`TU4WL_#l)0@}hU7_mNgkb*6}EPWy`Av?=1F7L)4tUppv{X)=Uc*WJ%5H@ zr;Re%JH^IkMWq?fsdBDJ`e*J=FSFeWD$hAu|vm@r}|ucGHv?YzBEwr0J?sRnX_ zHt3K!8Paru_0tKP_OQWNbU8yet}&coF1qXQ*ceVQ9$l`lu9{cZT*pqIP&CnIr(qRd z*MTt0(PrkQhTart-|g_DpFgqtXFV)?o86aW^P5t>E1cZzbLmn)^$9J0f4eMH?t1An zEaj>6bb|l9XP}LK8SB23<#@tbCW+Aaemw1xX7KU}Zh>QhqY1%SQ9jTOVvK7vCzw9U zRJy6gV52_4-%|Fc2YwrJzIa)o9hYE;DWBKR->Oze_BK6xwwvzqD%dR*xeaa;KliZ{ z*yMYE691|Wm|1}Z4IcP@;_N8x#y5Z3)q}E6^g~$&ph^iQD*L2%v-f;=zdG+Gd8qZZ z-L;Q>vbfCzx;hT)X1biHYwnYR=3|7V64g=>)}GhePbM|F*`nIo&}DP9+r)5hoa^mg zPCI9Ro3_tkd~)}#Ca8$KbFOduW?Wf)3b|5!J*9%K;~MmHC-8-=PVp)u*;Bjf^`l0M z>g%-7*lP>c|w-HPK3UK>qBzb2@FJNU4BXocQVR%ir779yb0eskD)a3-jdbI=YWk zO6Q9F@!nOI1N~uzo#|6w(LQd&8nV#K**S;Gld6lmVTlLcAH+|h_H2IET{-1f_&~R= z>BxH21H6fEL{TUkUbLN6B22kB#8Q6v058(KB|iMOCuHfiHsCm?smm0|D%hS_fcJ$w zcYo{)Q#46dluN`?4&Yw_ZP3Fvt(rh}n8Jt^LeruYMmQ5zam{l;w4-3~(L=CTx9B)) zuw9Gud|@$@dHP6>am*t0OP|ti{-RN%f(t)!1R>P^Hb!4q#PJCRRG3u6C8z&NumJta zo*b0C9WMX(IVI{>Y<_%Zj|zRpi(w0 z%!;W$1vMX8Q;_$diSpv!vb9rW?lyw~qJR6FG^SPD78^mFxM zz2i>9MYQ%w&Law4q#|+fV&_7lJ*j#8q03Z6nwjN1BG6149`n<5is)ODoJSP8NkyZw zUCtsB-lXSIjV`SaF7UL@NkgO1UCt~Lc+w9@r09_I=pX*1=aHC8sfj#5(s`ouPkJ6x zpnOkM0ZPx~LX_!=)Ijoik&h=mk6}_iFxq=k^JqEc1)~lq{(w+=0XJ0rLZSTwqjU)d ziMLyN)Ss3j18qnt2PDMsiwB#6yN>1HfGI7N{~b!vpf|ohroyA-yc~GzM|2-OpU(Z! zZU0j$1xrUC$nsVYTPk9ce&So0`RqmX({)3rv!HCR?61?|LXDARS#6iJ(?T zK~Y}siRD;Zy)0Pr0%yzS;cflW&7|_q*`r_eG}v)>{f?f;?d|40*4|k!LyjfA@ooP` z6B+tz56HBnDnAE3o%N2fGn1v>&YA&6)3KsK$)Uwn ztVHw7FgXJ2u4NZLr%GKO{tiAI(fdtQaDSA_FzoCx!w&Kc3WtgZNcME=7um_u`bC#) z7sAs6Zfp$bw%PMJDFE`YsaT71xlXBHo8RudeFP6oQ&)QBH_k>?9j}%N+_y#&O2Z#G z|Hz5KCw-{LS#Q<-yN6l-(Tu^c+)_#N-gqV6(7Ey4n%|!^wvK$<+EbqnRcA2upT{SJ+38wVP4vu|dbTT_e}B{p&q~o0GF{@#2dTQ-z8C zO+`V@sXE+JK;+B#%muYO`m_|sv25H@1;gcncY}ft6w8}Wmk2H?!{&2Aw^QdJ+0qxx z!L%yHOc4?dVDQi!GuSIWzElj(?8o&|DyZvRV(&J_5S`5FoC5W~R2`198fd6oSQDke z-lE%`Qm;Yf^FBqj-e#i53HFc3$faB`T;^bRknZDR=&+0|qLYa`-xe~Xa5A*C8EeMQ zGUHSl8M*B&8XuHZNnfaT*~;f@&q)a-Qczt$@>YDz+)65=wg0lH+#-qVJ-)g}pye%V zBCUPae_y9@+|7N#1$s3=lR1+|p-amZc|;V_Z6|Nw=|%3Vzcl>3qzmD{BN75~IFsH(+9#=F*$#+jFboKoVyOpkS1RAx9D>1Fv$_Qx%Sri6e>SlyebPOqpPfzX7TxiO7vD73X`6Gm{YNcl zsb49}DgRRwN9kKR==Z~T4NvXZ5WP{ULT3=e{E0$ZF2?lrY0SVcy!TKM zEftmKpXB*@P#W)~;JubghUR*G4w>C0L(oi1(uiW|hj9URLEbDauUOR3=~N2Rd91uw z3QL$n`78R@{!NOMc%i1Bcvv27D>1Y_o(3xbQ|F=5C+g=GlV0a05{A*I%}?SBlS5CZ zJ<4460bDN5>W@lj$rhMz)x16$2_Dm z7%F(7`G-T5fndR=P^s25Dp{#H@~c@`LpdM*xv5ktHVsPUG>whh87i$ihf?=YK2D?3 zI4w%;r-O+W%Td05KDu#=l~7Ixk{cbPTR1ICRxI5$Lk*qYI4Y;PNe+roZg3uzaB7u! zrXK{Jp7M8-pHr|DQm_Yu6|=KDfl6+tQAtkCFx?H^5_g#%9m?IK8$E$ao2OAJo~EU1 zCqt@rsvmcsMx}jPmB3F2(y5lCQJ+SoeTtPDPX|(t9is|9ElUh6x@(6TI=zi&Pjgav z6rnNpJSz3n4b#@q`WVe_P|bNX9NZoH+QSv=EG$D5OAJ@8E6!K2%+CwCp?A=((?df! zd$dAfIHdxxeZB-Nov*r+57ofb0*kORV5zV{z%o{jEEdoR<-!Jm1;ZGDA=pA-p$JA` zI<2XCKyoP+K+yA*i22*yT}9Xve&J2bL~R4TBr3{em*7k(kT`N-7Uje z81IY}wETmyD*{NXSlp8GEb$H~g#w3udx#3sQ2Kw2_68$ZSVz@jX`t#nbbBEt9na!! zzNJ-Y~%&Jy`J#`cMnHBrk zD$9$a!ze1Q|F2S;s-xwGmu5I{2?3WwA?|W!A3U7>P1R6hZMc0+4<|mX1cf-<#KhR> zE;S>8a8l!==ydjLXoLd zB2EGto~8hsN24c03x7HkVTfEVrZ%5mqX2_G>=kl!Sb@>e3ZQ_-tmY~ZV2m?XLg=u! z#8q(7sKEKkyY`-ZY6|1H80SehpmKtt6TdiseuWFK!$s5p=PTPD@&a1~i_;s!PYy7g zjND5l&dpCeM);ML5%cNX-@Sc5z*c!qEQ2ayoLI^M{FS-wm~JxBO>9)ga<#fPMAK~p zs<;K%qQbDP7r2m7$T}0+5CGQBH8mS|tz4_F+Pa9}*J@{pG(O5T#Q7C$y!z5i1B_oG zBR$Fj^A*3fEa15Z4c)MW{~j^UKwd0~+9FlkEEi7sI)@B?VV0>>@M?&IEHJ+^$EVnO zE}8v)b#2d56-%Bj*jNh;S1#kvQSS1C1}bFUQ6yN`I9zQr0x}mYVOO%y6i4B@{Lm5k zeT$e4wkl#tCgJ6uZ5Kf}1(H;V#kpOTze0YeoezNMFIf1ufF*|c#09-uHa6N&1%^N4 zSeRhO^sCMFM&AwhX3&7Qem7ak? z&xm`R5reIQop)qu@X@^(3QGojLts`736{c1YWE7p5;P;WLM1R*uTQ1D7Lu|XDHTP~ zcMF|8RkMMmupnudTmXGGf*pKDA?SvH>GX0^5+DTjh9DUNs)i4yId{MiP(#T`f=&n+ z>T20!5I{rVDj<$V8itsvq!$(9VI#(;BNcc)qyn>RQ`Z9`O9c^U0j8m+o8 zy%#f9C{>Ve_m%t3pYNm7Nx@KIN`(S=3k5xQL!P5mPBC7>0ifA%dh{6qpz{C*pH*S5 z5rjsdZ`Zh&=V?J0{23^yuUxzK!TkAv5Qa)dk#c*39vy^nqcQrUpW>E!fBRsB$UlZK zbTr#A2qQsb1qWEscfedAjlc*4VPnXrhA{av_(Us|x#$hurQZKNcbp=yzE1i?&fjOm zYI9!no6RMB%ifu{0cI)~>gHj@WE7I8iMNLZRxt*iVD90`NOiSP%~C4E>{HTJcgOX7 z60dfj`L}Cpf2?dZ4600fjI-~D;$tYcnmLQCE|uU!J9L2uuiE`FA(0gf=qaHIqzPXk z0zD!$Vh=y7}{{_{62dg*(aN#%;r^OQO3k8g}~bpgtp zDx;N8St@*ab{QN#0Eto=lhuC)7h&6M7l}2$pvV9J7R-M3+KBr@Zm1_8*`112U6w-Y z2!^bjOg@s9&W^$7_7@Wed@kE|c&_46>OV`gg^alro>C)U7pF5%TtMhp`S zVD>GZT94)1SrjID=6D}G@pvQYCjV{Q>f$vnN;!q_qe}(78i9O;q5BFLPW<2i^5{cC zvPzG#yE-&&?6w0zHcsvC7~HUpl(^x!{Lm5keT#|B(T5RkYyP)=Uj>`RYkuu)#{nV+ zprz1QE7dvrjNcg}>TZeu{!ECM_p7KdjWDHRVLx@IeqPtAb3YAu%d|2JaX?{L3AyoY zlv@3%rt*@DIjaf9aIdLcm1lw_I=_z6mNx#aRI=dLi@i>+EQw2n>UFK0#(vzh&iMrS z%Hk;%V8!|s^F78;||ZO&;TSQ$>Kl}mK^Fjmi3-<+dr55M97GVchc z-35nTCl=er3TvTN6+&*5B|}t*g1L2B{0fowDtqziS0i8nu0X*Ojz=yqz9Pzf5s0pE zV5u%SzB223SFF0v<+`qZ^5(Pt%cEac9lpBByv?vj$vj!6f~BLSG@e4PdA=(ylsLKT z-|9q+YfJlIKK0CCrO$8!DoJ($J^m*fXm%PLg~EACc_f?>W?&|@uD8B3HI)p_pI=oR zVS)$hun?sJA)C+2D%eK!_rKrFX33R+9xeKcioo~zKWk>vy1HMt4rD2>V#rwnQmsCv znGl%JSH^_TbVfBs`HHIWRcEd-&sS!IW^@WR@cCz~F;>BlfJczJL%;}mJPKun5zyFG z;a$M00vl<|4m|EebA{@#7sELr+JwS=+rydW zB_Z*xdb5ZsR+-|ooJqci^-=Ef%O}Rqeg)5dF*eLnN&e?dld}j(mWm3lGv>8-qc}>X ziI!q4uMGIq3@lhA->>p-g5?vBBO-hSk^MEc>z*z>tg_bE>+1dJyzDB3_ETUQ^RyU4 zSr!1Lt=om%Fku(4o&UN#hFy)yX@=lEndg0;Sq+z(XI=0DP!(k$yMTp) zm{rVq$OufU%QIrmy@1s)eVC#|OND?F1vrj=wDW-y=POE#uLwZISgQXh)?#LkD!#^C zX_i<(Qo%6)?!(H@#(fz@ime) zbT)xI1pxF*_rLnvbt?%@t*w-kJ}C4Jx+w5uO0)*6Py=23DuceezB=k_D@K0bn4HqvIe}@QzWRg zTw1U!T?au}9D5lCE@&BGW^MBbkUX#H;;@(jQSz;sHyT?|x}6WCe+vdpc zGv)meo1O08x-FyTB-p@ib{Y5m`Mw|)@JuqbaC;CC0{{d7GE+q`003`gXO*{rq>X0L z9vr*(-n+8*(>RnRT#SkUJknTv3$f__C{>nINYanf|2@Wk07QlcYGwe>00Dgvul?WJ z-?rba{)Py=|88KBGk`__@S8>>O1Qx}oo?+IFilRHvk~r8v)+D_jr6^pTvY14N1r<5 z@#}V z-`jV;y?4F)x$W)Fo6DCS%PtQWifroWw~Yj5N=O36p~5JM1!xc$APJF{u-3=|L;?N@ zEMzQ{SqCL+37`A|_$2Vj-JZEOfA{y|txa#a|8VVN7p;M5+Z(@o?sfNDR%%xF68`Nh zcBAE-c4)k+O_s; zJv^g*+wJ#jtvklu%lq$ z+-EX3rrcj^CE&cpbdKT1*+%<>W8{1q43LA{=gjFgcnm)quJc>>o?jcT(f)8eu`x(* zyevUnwr7vXYxw?WDW;d!Lw?yNp7 z`+d)Cx6tGGv$XKsKkhlpC+6;7F}Xv})BAqh?$+bh+z4n zt$QrkSN4;qk0-Kz9%8E_x#W_n+o0oPM|yb%7m5RB_bZ<+qRM$YRPf^anQcIk7Ty%| zTlNTAh|!+izQdn($g`j1=@7h=+vGk?x$}wnF$^lf9(SZ9VRG}FJM%B%~YW=hOb$Fis;J1AZAX=g!kM1EEZ zj^afaM4kT4^G@hN(ApEqLc|bbu*Zj4N-ceZ^K#(r2UJ+7Bu9NQF zK7BxYM-(HS%!kdOIr=8QWcjsiOPSf5kgWA?;GFt{HyuBDZ+_B;)?#v>f8*;ZAxz+H zwq4s`m{qPteb)Ydp85P~&$?P4X?R?Hdf`$a$G4t_nf#O`LGCaLj#7sHudPCm3NYVM z)Xw(N0vRA1k*2gyXA#j+4`ugM^VtPNmNy$#ol5a6f}$^e7!%YK9j893R)S^K@*H=n z+6~`soUW(GH3cy|r{>Mp66h{cY6_}KAczTxYMLwUM{yA_$xB2Vw<5H=`nYujj_^`l zwx76J!Ozw$bL^j)UM86ugVxh!bS5$ZQpEUzXpuE` z%q@ZKP3L-dhdzaVa`BYaXWvJ2>j17mQNL?G_KRn)#`%0vxY$=$NSo5Yd6B-1GhJ(= zsVpPb)z0s;Qut+{DWHs=^`Mt(Ckvs+oCbxvc&1$57|k6i(7n_5H+N6Q9N!{Qn3UOGyb&6M8xENOY+ zMY+P=k3Xj2Fynm21hKQ=yeUWC*(h)>GBRGjWT9y>Iw%34=>?g_1OmfsQE~Y~sq(q) z#_%yJvtyyr8OId8bHl(gu8u;^ZK4@DzS0Km#~aJ=^3l{|f-AFNRon7PMRA$0r!afR@9MKE@OVujFNuDbrd5i11!AC|)jPGHJiapj^U^5)_IE zq?kY<)=`2GYhFw-@P^@9T;XKRw0w@yG(%u%n>q7nfKjM#Kyv`5+BT2bZD|o0W|sw~ zh7mKIH~I((@uhaF3rXJQMO|UrUOY;|%wGLUu~!$;gldWM?z&KByI+*Zpmo(u5jLF( zn$VCoCK3>Ji|utfDA2iZl%UOD*)!omRehynax;4354b`S^RiuSdO*l9JKc7gM}98>qK?mdu+670cl0%c%D= zGMHCCDij(uq?CBCExw7oMP5N3CuJC>#Y^jzSc`7pyw^*c@0sG~YTBDKo>b$~>lC*( zcRK08O;Siy&Ax=Z_#fypj z>x=pSE2)`wiY?0=Q}vcU{+@q+8mpPDZo_l!2avq;8$M*{8YE5r)?bE?BY7jG_MDkT z+0QZ9_zGW*H_*w#Nv8S3t+jr4BwfXou&G@4>=an7!jd&k%+hbsnaK|5tVhdc_L08 zzHIWp{EFTAhWb*o@2dk(k#R2hpBpQ??I?6K{ZpN*mNNXpku&FA?r|;0Uh2{Olf<;D z0qWZdbm%rcwEFJqi)vM@8pzdJJ{YWfrxEH*t98$~Z`*bu#3?uv&QHTMbBE1r>j}a|wS-EVN(6D;1nc91{c4bR^PREYxT?LlS83m_bH@IzMx4M z{8d+!)(Oj`JxYcAr>gqf#pd4KZ~mglOJO z!E2Ya6Hn-!nZgRLtBk3+YMz2Xouz}<%qEZuG(Ku7mh!uIYQHbejue^h99(p<4e0Zn zd2Azq!I&?6)^o&=zuqw9F$WfjunS9;9bvZ&Qqd9HclO;6L=c+B)9*^bxgj+wr3{S(I zn+wuGD7=!7Zo8Z1&Nm4$B|mWoOK<2Q?^rYq%&438AC%b0h$mQW`|!^E&(@8-d~y0& zFu1CMueIqgLr9PMKm?Aj!eWXM^H0CGD%3~ofBxAXlY#>`f(m=36YTMxy%A3tqPX8L zS?ezMw@6Zy<^O~%ePe;y%Q>e_LD*G4C5acew~wgk`qba&Q7e~B>KV%+%h}aB6*Fx$ zRI6Gk)hI(c?`h{H6OEUY0+L{6#CBOyKopGht1eQ4auJjyg0fLe_WXCB=D%oB`=uv1@z#yH2~a4xJsi3--Ebg+^o zdr%#R*;v!ko5P0I{RBF&q3ik@D>YErl;0?>tV4;;VaKdSDRc-Lp=``xl*EQvBa*TZ zjD*)YYkIoWbfU_j$1mx#GGM&^v?KfMyQXv`pCsZT#MMsCoC?k}g%xuX?{9C$QAxh$ zqMmuNrF9yo&brh}Ts}_JIc~8nYw6Wzzb;{Zf@i%`4r>~wGfxX-yCw6xztQKpWD4Qx zehKgTd#iY^X5Lgb@%8qZ8R#6G}Piw9z%H6N)i_Z=ZQiUa})1xZ^u#ZJPMgX zl++6w)f>#;qvb;XOMl^-AVc_=oCF=Zu{PW^rr_2Wyt_+2g{hdAr6h#Gx$aTWr&cX> z`xifpiDYeR#N+&R$DZw zm|CPlDG4MIOp7BOJQz7LV*?$qD>u<-sV+vaFLL9Sm1OD7gBJUgo$vP9LNw5 zMm{Egs;r=bVF{E7m>jyef`-gV`w^$K9|p~)`mHdS9p-#QAjE;)Rh9M;#ee9y!UV>K z#}FHiiH`|23=`oOu9w=6KB7&AwlUu2L4+c*I(VAy(V|q31`=~o+=R^dREC8T7`E+T zW(*u}3{tqkv~rHWy63XcW=a0^f)(J<&b?sfTg$qxgVtRp%rjsk#uF!Xlcs4oew(&0Rnia}mjQ95c=7}B&PX(Y{GJx;w*fJpcwnyhKWli-v>3D$ z;lk%|2}+AV@A&Bhu6L(I^nnoXO$-x>5+(>G0v4kvK_J%%nmCY`P>yK?p-fQZd4Unh zF|;Fld$v7iZicEpr>IiH5LvG~>y>YURuS7*%hCIPZOeGhGEoZSKZj?5c>DJiJ0QFh zbJjlG_2Yhjxp5D=!TG*>7*ti$@8=RVkOjlA)LjHAW(?$zo{*qZzKz@qTMU*V`Yv!k_tu3V3)$-?^ zf`Ltt5(s8kkvxOBJ3I3aZcEh;Z@vMV!0l|1U%q}3W7RU7l&;=oCaoF2|0?3fbUKS=OM#C z74YVb$%?08<5Qs1JE7ZgWk(RMGmMxgu7`YV9f4%ZrJ2dED<(G1BA+L@A^~*%IR!+C zG@)D~5+Cj9xRZz2S4WR+VePD!@}z&HW+TR%0>7+2jdfOf@<*Hsjx10Su10E)8yvcV z>JyDwmI9Fnl!Euk-;>YOUo6pNaHU|t1c*eXtX$_N$muZUYOWc|(t)N3N)~~R2&f=1e-L-KrnLsIUvYm>LOp#C%!GcRBV+n+-js!zl#{s6vG5DsuL#mU2H|qy|zLm{piUJ7_HUf2Y9(Gc__w2 zDcqmGB82gqX=|KJzv#?#N2b7lT)%2!`(JI9oqNCeMs7i?zh74x_IOF^>Vhy7oY~Vz zWJI_EjU5V?*5`RSVCh6GS)L8Q{4v~t;FzcJfg~9`6yp;179mQ$Pg13O7J)CVjWoXW z>DnnDmmpu|lK-YY<)iMiuNIf3SfgK#yeqYgsKJ0TO~`z2!0xFeHQ%|{Birnr@~kF- zkZd6!GxK$&9ni>tjZ6sPK7CiSk;2NI=)`FX(8Yea5Tp~Y>bKNaOKr-Ok$K}Z@i);K z;_sWZY*&KpgLPnPi zJL)#k1NIV!o}j6WA}t;WwD3hr>;3_))ij}7OuF?7rwTbKz}Q2ZS?RPn?vHAxiP@oL z`xIz$^@;0dB~KOQR-|yqtkTJ7d|--^iW~>(A_(PG9rYoV{%yTpJR6hOaBeD9sGOgW z_!joO8<9b$h-JDU$Bi?ZkswZ8^~w^DQfIrK1wJH+`7rcC$`8i7)dT+Yh#FNN zkdjM>tiU}3bo$U zXY6#M?uxL?{O*r%BBgWJW$IiI8(T;a6yIZmf{u&gS%L8@cX9^WQt#E0T z|9Q@UGI7KQ4(qp(jriunNF9*Q#ShabvgJwtt5AMe$SKG)K}Zn<+A%6A0tCerp;eg} zqs1bgC#evAv2qW{m?`(Ej#KVq9pBt@M-so*1n8u8UIjzBsgHsl2vZ&h!jy-B@cQ8h zj~pI^Ck_u+$%(m&6+OJ&wvHn~u7{O#nlprbCfDW-8#}NUu8nCD&?(wH8J$Zhss4tKP@+skAhL{B z)}o|D;fY{j58Y!lrfU>+f}AL&CeloZQ5_R`rp{&=%Wk$(R_@==lq|6LC_36J=bZH9 zKvK(SuGz5iRC4BEjDetpc$1s*&(_MoJvr<#JniX?*lR-00Obh zLMb@Z$KjyiK+2#J;TSaxg_1*wAdDJ@!pUJp7*0}O6>CZ=!iqvA@+wr*e@)k`=B@>+Y<|Wm>?|N)?B799#S>))0 zb6LNNLY9?Hfpsz9j@CsN*tI|zkl!@gq&Hk^-JQ^{ zb(jl;R!#{VK~pf@)*xpvt=$__Pk(u?O8V=OxGS52Ox~MlCW;b1HVuugBZU>n)54`d zwER>1Ayit&_MOfLc(JeI6i`NjQXw=drwT>Q)%Ep=M;CDx43tmSjS|?Tq)faeY4pvq zecxREM{#wc2_RAl2@n!GB!)vSfuK}fYBCrRX$Z&Vk_1XSms;e^B}qtPZi-t$IGhwd z2EevubipV|CkfR+7HJ+Lup~j)aVFF?kV-pmH9iU+XW9MTL zX2CIuF$>qU?vAYY6e2O60x9N0WP}j!awPs1S!j{SBJzMp1cV|CUH#KM&744(z~{)v z1j|qft~`&3%N!F6U&0hqFt$=Mcm(VjS+dz75uKb^^7TC67r*t8*9PkRLIgR7|2N)f zX>Q~8_Cf0h^ZXns&^?`0pG-E-#{mf^N{4s^#Sh2LytoQu-V`@r$SqTLfFD0Bw>Zl~ zDL*6dZ!hP|zjX{tSe$~hj|lNXBFq2Qtebzp6ihJwa49+eZ(6pkZhNgai?^Sg@^d>I zIQaFp=1Ku-C&$11UF{jRUvtDi%bSL5td6}g;;c`Ug4t47`}`x$W(_)&0_{hSenk3M zOhEXGQcYDBbBcvg3c^Z!+FHCYG(;&OKEc_;F)#0=$1%uojh$1+5yIezp++LcfFcpt zsF4W7J7zx85Lb{asnDah_PaLMpVxD2R&5Jn(-`pvZKVrVU`}xa#3b}P)>bLPVuG?7 znvF2o(C5?{-W;~KT@ach+jQjqf-22~yUa7E9V-2id&N(9PTc*==L(uGfBrMBJJ#aw z&99->LYK=0n;h*P!!DW5M-Q7Hol$nC(;B$|@DLCJ00aOtQ&dI(0AFOS)bRmO5Et6} zIA-o7W)qsmaTJ`{a)Kn_7v4il_IDJya5{0pRrhaj`T&5<&=m~;fCCu5SpD|Bw|#Hi zyV?^Gf%w<{m7gVFi2`^8!1GwW3&AjX&5nbK$FnUZChU53ZiIMOufB~TyA_IO!x|gK z*Qb%h;^L7(>VU;IF6Bl^D>tpXP>@Z<%M6b&qx=s1jX;P10EWh@NDAP;;qR8KdpcgV z>#o_Y+qJ4~TQYg?;x996DSP#~wOOA6Obiewp@5v3Hz zyyhIu70uPV4*j~P{rbq)T=Cn6`$T?+uj0Tx`1rp&zOFLxnYw&faKa&Aj(>eC6BhWG z_!3NCxrZOf!lt}5_~An~(ERQd8hdp+L5GjPD<7iz&#u(hC5sYD&huu(fBX93w(|Cg zyj)>ABpdC!8am^c}_Kh$K`fA&5Bt{{BS?U9k};}T*0%n;D5_k zI*ZwHr;o2x^V5Jz6Y|KIzJLDRcjMOReegcK9m%=d<{X&nEMGfK_jA7HoM|r4)%UrL z2`}-+x~q3o$;NDyG!t>V5|v&>qv=dXUtE@h$!D9@yy;-+oljc+@VVM<9BodsqD zKd&SUSL%Ut%iC=Kp$rq0clma7^tqL1qslfz`Y^HF#kGA%f5!V${s(7K+9&T~5Bpob z%L^yzeQ(m=w&CR7T|sCa;z;j@_xy%WB$WM&wJI}kd%0{)T3Q^*T%GoKEL z9F2Kt^QY^bxjNy_&;F!2KcU}b;mes8-3=}G`7U?ueNts${TKbcy7~voI5pPqJG(4_ zT>f6qZ4*RB_=Zb1yshn!1tNwFL-$A_=kyT%;-$|a}tVF zG!sU=5(1=IU@4Gzfh0)0!02R7VAotr92VYI4jb3+Xyzmn4k@G#6O9{@tjUM`(1(c) zIpoHZ!@2|#TZ9JcJZKyl?J4ZZ*tk0ktezR`n9}CpPf9-~NZeJDG)MT3KfL=X(hmJB zmO!5nS(TVrnY&Cu9$#6xmi!7a6ZG}^#rYNFuoCrltfhr|enP%2zZGz6`B%iRf8h1g@;WZKVtg%@3dadVCIqF#wJ2mfNY&PFRtQ!5JXQofb+DmrXH{? zr79CO*5B%X1_?9U{Qur+Hc|a~Hs3MK#Q4XHH839}s}tD6)i?Hc0*{BLug@>oC)E?x z@R_pIs}PD42EG#IKVMMf&dYK!h43&|dBh~c!*}KKLQE#>zzqy_vJ-(|CmnEkATzdk zhQI&~n=Aj1)~FPgb!{-gv?H9l&L9L0%z&cYI_>eDr;Rn8fnX_CnK^_NB7b$h+-Hj7 zuVZGg@V1#@K1u#2un)uB*qI3Wm}2_!{DFNZ6J@xxW1>a`et7kj|0ZyG^6zCXrYe7? z?~5<%%8Tjm-=eej=eNZC`wr!LbRWHPQY?(@yvFt@k;_kkUM)XFc?P6fr8Z-!?t;Ev>b0B02W)%B5jK4JZ!9~4+KlS%JL`=R{K~32YP-8xV8Kd`D^))kTbzw zA74x#p(dR*VL^=_aSxjxAq<;-1UPK`h;rEZ5zVlk>LF*|!QNfUNwO8Q@*3MRLM^`v zdbRv2<*$&|F=k~EUgyN)vV#r7Ff@(5K#Nb)9{xgDiV@hB(v=ApYQ;y}{E&V1v5E!t z{1tF(`783*@?Rllg1$b#n7=|CHljX`1yG>R&&XHhX9KPWKS89%EbL_Sr@X=kciVQB zxO8OUAHP$!E9d8b-@V7%)@|i^_c!M4TPv=2+}3^N*X8a#cc9Glb{CcULMkW!G!m?p zal0%`>~1sPo$%aw?=s}Q4-544{eo)S>-fBaUPb?r-{A~z*D!i_{a(hGKdTF3Qc}_) z-I+)|CD?!U^Nvg9%kxCnZkN>e+pv=Ge>5As=_CC5K1$h2rzVPj8~^AJo%fr&e2#hk zx@m*_KOXSnyZGI)UP^1kGwaWC@s5>@lrc=7_(dn|k=|SMtary~-FH^M`)>o=xi{}# z+kNjJOvmT>ciRu&=sapTdn@JH0+@hkm^SaL)ZULuJ9=_4TjntB+YoA3toTxKTItQB9)l9 z=Iz{${;ZT! zD}fS5C?~s~fp5p#p5{He<2CS)0EfKs_SufEG&Pdf2w80Bc%{AVVBuFQB@wPQLigZX zlwbLbDs>-n59M0fT_aTQUHSu3#|nG{nL?T1HTSxnA9-`#y}oUh=>fNtx*ftbLe|}^ zKP{bV(lTTSg?rax_d@sP*L~K}1~2R!y{{FOCsmI2{NgpVboW2^Q6{?IUFUt+x4x+F zy{Y-4ZwLj8*Kb`dMoTMPdb~0M`5K{{^VV(S>T>g7dn#YV?HZw*?~Yr)|L@+cJL5+F zbM4;FelKyeeM*mG=#5Zicl6ZKNk^=Zr4(UZBfG*`v zoxAWQzFJJ+K7V-QjxtZRF1#WL7IrWac(#E`=}hAY2n=OOHFN8Jg%t|Is&>kW>j

    YX$nR zdBXLp&27GTUFl!G{b*^#6#mLt4kmF$4$Erv|4Jc$?%amIe9eswAu=&#xtNGMGO*R2 zpGE3D-rvhl{kEONYg&7AZ`{2zZURjwrr9DSu+C&<~v3y=@@g?ywf>osJ)I;DbqE7pg*zNG{l51 z);fziov5!yU&s`cY!nBYl>TWwUu9&$aR1i5ZOiOhozBI;tvlNj!=etDvzmdqJ24v1 zh(2WgXa^UaM`sKcu~bR(2B{juhiAoNm7-xW&%(q^V}0ldTNrsLR#;~lfs^qt&lT_B z4v2+t{K$1JBka$ehWMu|XES7%4Lsdh1{ymRgd-Rwg!oodNwyL& z8O|&hnDFW|HU0+dwYF*;B4RFsY3rtFJ?l{_2np4IkAx(z#GFu=2F`E7rPjUgFOpf3 zY~5wgq~2s-mhioLl1`T4^Q-IC_St!=rplQT2);Y0K zvoQ@4%;2*yG0*Bo{Ev#ud$cJ1&^MrN)Hx5!@2nKg_2PPvKA)9|g21XKl9>f7R4uw> z*tp=^xC5_i8Vto2cb^twZWz<(=~`tmp#<>#toBqzy2-xpo947Zig2Ugk7O%k(B!Q&p{+fx zJy4M?N}VN8_ZjC4jlE%8nAm4Xgyi(TUS-)G!=-=$Tzyu1qLE!6QD%a^KE0Shx|UqW zyN*99%uRMjjA%nXT{th~=j^>xKx9=S40MG^i`d&{BS!^7wl;yZLp|x+g=~Gq=MRuF zOa(Q7R~4!j+4zx8m}2^+-DYgOfWJ)H|~AE1fXK^s~Dd3-7$%Xx%fUGj}lO8An^fTj<(#$4}B-v8tsU$O>g2 z>BcbK#p&GVguBxcGY-_Pz0NX}oD1Ua`v0GX+#x%&+8u|xLgFJS{WFU_KZaX%YKITP zQ^NCKLwvYL-Klv6-hP_UfZM15R`=+d!!hHoJtC4nI}G&3z>vnkeJA4c_H^k?l2hi3 z@6-p45Vb+B&l5-N+6<8s{Pi)#^qso4c7_1~?M{34NlUJU&S9OcDH!ygJ9DsRv8rSw z$O=Uz>AfAyFd(6sbsb9DI3f>Tj@~Ni#zSa$IrH=Se?5m;F~vFMnmwn}T%m4mWfM65~)foHCzA9hQ%H7-EofDCzaVw(nWWtrxtzyjLp^;y_|+O z!ZoPz(M#Ob6)C8Z9p*aI^7Sw$+4vopnfm(NVhi5KrZhCyf( zN0Sv|71s^PE_Cf(k{$;GkBxN+OpWIvN5ebAG_pld_C@8jSU$cGiNBql^+cuOFt<{`P$JEioLIYxbl`x&xsMdO&?J!orv{ zqkNw5&j*?yeX~mQunysD%%|@ND=?Is?;krj=k79=8@L;E( zm@c=19SZsbv6gH0BuKiuY_><3sZJj;G;lvK@-p{t_+P9-U4vW3$#u>Dmg7$rzAxA9 z2}pK+XqXB5`rKlq^Qz9U<|T$U21aAeZG1M`xz5b!BEYH~4gG+Ia@U^lNZ^hM+o*|b z)V&?D&VznhB+GH)MG)(~2ERZi?~aved4vUISBH3E;^{kfi&MnHbg4Gb=FtqHx<}S)mGvUXK?Ofx!v4ej&9t4 z%s5;1L^}-W-h+-H{C0NJj46PS>S`bb+nypxwE%|}V51KP?qQoc-pd9c$7LI~3`Q4# z4r(Yekd^UTPlsVJ0l+L5n2s~gyn_?{d#NdsTN4v%fATwf-ND$_{ny!h)W1p%aGCff zUcJ7D+5sm&t~Jq&D5fyy57AFZ@|na<-WqYGU^~1Xyh@9IZ7A8{6KJ4x$YHExgOIHm zh}pfuE4Bf(nvF0D5N9$GwuOCdwVi;& zLQ)q6CRCZH3fEeIk7mK_iTNV9X;%3%ATxyw+X`I}{1=>c>v5_D&}SkMwuN|YwUvOw zLIM{Brc;@B1-3xrwF+QWu-YPwxMiTvFs#I&j5=j@*8nn1!s*&t0WxkQE*U5@Ori5A zBU>43ZNSCJ7}uT_NW&JC5vC0I8Ald6P-~qP!*Bp?CW3S~trr#45vC6L9g)xu)LN&+ z@f^UOiAdKLP7%Wn)E%Z4_)tfkI^%1Ah!Z-xHr7Ijn~94E3J_E1{0d1^2zagFVI&Z1 z&pD)F3kr!-2>cKv3n3`APKM(_fHspvx|>#uh6;&O2>cLV=no5p&A!%HSO6C7nTd34 zp@KH@!$8-5Sf&az7}defqg;n)6ay{4gAbip5N9%ERHkFC4my7j78jU60ARuoUy3x& z1i|V8f2IJR3gG*g1Wzgh;1x`aD_|nal~gR7!A@|x3yCR>TjY+l(v#`36LI&u_n4iM zdmRv|Gl&}-O#L_brDd4H5@Ny{YJnhBFcY%IHmh8l_;`59w_CHVQ((>Qo#oXyuyrf@ zMxc~24Yw#<4`llE_+ zvJ*mGrm(dd`Va~-p{?zZg_QJRBJDDRt@MyK6uN1(Z8ES58Z;X=Y1i5h+e1N`X4@wH zTA<;xq4Qa-Z7_c*=hJN4j9+U$G=}0F&9=?^wWmWvEX`lIw%f2OOORzjde=C&G-cJW zOh^$L7gp!l^r27*8^)dlx|S&~K*r{ky8FImDjJx0L1fp{w@+olGYO=2jepCPmC-UF z9c$#JtL06S#UNtb7adlt2jSNp9R=!p_8FqBY&X}FQWMBNVo zT~jF-I#U94CSg6(DRw&DQHcrFhr(JDW~)2$bscUqqeFko*Q#n(`rL(6z%<(e_+Qfw zj!ou35sz^^&j>di;2aJN18_&uC$fnh+N60JTj!Q@A-Tma|Nnow`oTOZ{_T0GBc-MO zSMhdul2gGf+sO0+R0^Y2fY-Jm!eRm@CSbNn?X)f>;z~?f^>=Iltq>uVEH<=)&=3-I z00oaU4$#p~H$63lmM38FTcHo3^)eA*hd_YhXEb3*DBa*@swY4(VX-y-1_i~pDoFsR zz!bZ6@6Vo2%N3uwl&&T?YpurfB^4=ckq4n0?B zp8zjLQtBeikV32ycOyoHLISoaSZ0C16t=zQwPpa;L=)%mk_wGd2yR-|lu$t?>Br2a z91g>5^Xs+?LUUMij1Ab42RcFt({Ra!NGSw2<=OrO6HQFPY)*0$9?cIeh0r%3>$zy&@fQZjo@@t}U$c!29o=zE3q=~M z2Mb)ap$(y)GQzYMbS4@?6OM#h3jXi`A;g5n*IAb7n}{!=0FZ9%{|dCU5MrFjkV-If zVg=9@ql63r4xNS;ZwTT@dKJW)1v|t-n%!0aAoWxVwn>C$fxslYy&ygi`iUQ$txJk< z!vQF=Nwv^IRy0I5VF+NHjyXg3aK?m@4RN@~j7WC%#v-LMk`xf80Qdorl>iiMr$qc9 zD4DRa)macp?vF2^f+iJ3%eDZFmre!%=#s{^{Z`0a!mbm(X&Iz|L%(xP0Caw%2NoDJy3)KzbeR60erS%29Y4EGZJ)o$rXaB09rQsIZntnV}NiGrXv{< zK=HH;WW(ll-Lk`24V6@6Y+AAfBq~5(U|ESk1$HWl&jb_`Cbv3H83wvbCIQ7;D2t>m zn*=7aH+JGsCwXp6ciPzHYz%Y=fahUg8G*ckkd<{&$F=)Uf&7~)(u=Yc1Z_PAg@)8D_*=>Y(mp(`2y00uC9iS6s{z4o2J%c%X15#s0gSwEe=5+d** z#AqybHkr5Ll8IPpQg$2FMBVM(aiMLjZ_aHq^`#>sYf+{6Zep!ie14L1J8>~<(CIWO zh=N$gmKLYBV4#~GEm>kA0r?w%3;_Vlj9ASO0N(?5?e_lO_FdPvwQXI^vfFK}I!USW z9mbY9O55x{B=RA^21G;&28eJlO(8%n001W;fe3R00uErvNdzEE1Z0E)oG9T*xJlM+ zz=ikt@?LH?ZNB&4E%CfYJarkEfpj7%K!XCtg>c$!#te{QDQ6%g2v9R_wg+GE!k721R1o|AZNCrUWBAU}A1wIbPU5lf zxvRSyu%IC?#-gBpXTh)Gyuq>6oEO`bm#!s?7aWY*8}F6u{mboSmE~*s&M_|M@djks zb{&ov@8^hJle69NioG}Z_y6yF2a!BgK(Z3Gba>$VzP$6^OQ-gOWa*oV2kP-1?t6LS z#Cx^nzLS03_dfo+8`5*PUmvKCZS+cpx*CC!&;T|?BS1cPgc>6phsMF2VP%Z;hWclH z(;uOJIP4S)q;cY0I3HdWqRQ9s;g`4(vOdEXFV%v0UmILE%zfie6aA>2gA0j0)e4Eq zH!VxS$h8g;BlgJ8mpEL;`P-YaypG!s4||Ki>D|Z&4mJk)*v$9v-Tbh`JK~+q^JdyE zg$|l)@6iq?Dik$4{x6^O6PnUh#;I z1ROzhEtqW9DD(C`iXrd7~CFHywK7bl6)gBT-8QhDoYTZ?~ z@mu$=o$u(6yuE|lx>?KM97+ijQ<*LM9iE=KSaK2mfmn^>cm75oB`I(uS@Bl}_5t`+tOJgcw zmq?{l$C;KzOB0QAj_I-J7WLoHZlYm9Uk;dulZ0%z%$C&hTgz7GqByIRTXlvj zf=jR8d?}_}%kSjLgdH=O=zmLeK_(IGDZDjI{GlW#HM%g67-*{<7{rjAudvx5*@+5p zm(Kd>CRPE;1jasX^u0#MvQbQQpM~zmvk>Ew5+mkh{Y)Z@rtZ}$ct%(p5=@XK%2c#{I&&Sow9&TFw_4tk5Q!!sZb(=$^0k!f8B40fFy)MB ze9YH4W?@e1Rt}2pm8)n*?A{j7uTgCTgBqmy@A~JjX6@-`_86Cq&0|Vns9IO5Pt)kzdG zP(9f4v(m9Hkxa~4Efjf@*-Lv+(Cg(3`mCTrI?dqRiy1;G>r%#A708!PjU8&HAXwpNzRHE zhQ?cOg2SvCRSu@K(J%`w*NmIAd9Yf&^m4>B)Q|hn+xi`ra4$0C@P@U`c~j)fX2)uc z7v@Lx@&)}K(Id@B6WtJqsT6mxXrzHUeZ?7uO)^BthGjr&nC(B~ZMKxmK7sf>zfY>@3SM^I;3Y@+Maubd(_$2r)8>SBU&LAMrJwJXqEaN=W5=_xi2 zYkp3pz;t|s?}piboF*FI5?#>prt#44Zq9%6oCHOQ3awq5;~R?qgOXQE^TjF8yacPN z5Qiq4`2I7WUEsyO_sDPxpD^j@g{Gg>pG5Pj$Z0;Q$45;8D!bf7u9^>U^!**~me1vG z6S=$xtU;t;@R8I6HrW;#!bFBjO`Ji!OWMo*=jWNP!WXqg$QZGu)5*3ptXu5>potrp zjM7~M>WmmdRV=obP6`aMMb&I*zVbs>Ktr_ZEZwZOce^+Ct?Tl2dvxLN8V@Tf6aOZ8 z<|m@@zU=ef3!Z%I1^Qdz#I@CJ+)MJKUQa|MCrkHc;eLi_-W6+f=6BS!XNH55p@x)! z(mo!1SR%{2Hc#HYfo<^r=V}V<$nu3(BG)H((#C;s+~;E{GzUQyBu!-}ZzKjw2N^rW zsDs+DoNC|<98>DH;#DjP{m*ysYJi#}-^nmEGHuw*?Skq;4)**e*;7OYk7QGB8hn8_ z4*COn^1H<1_=of7_Ah2x(`Ap;FFD6b2-l{#OhHe1^N)C*g*H}aJl{{IGltb#-%5`7 zOYOoaxue#VvVD-$y#ltVO6-+>YHs-%hO+Q@rZLQnVwgiY`WnkcooF*8IW%dmMXcda z7U&Gu*ZJ7EA&e2yqDTjwl@4QvEPO3blKs?R^&CkL)KEQ%&QN`9=~RVk`5lI`@bHyH zPg}wh`Vml+)?nWTjPjQq$0y~nU17~&&K0flU;7A=XrMLTc-*E{nqWO{X;lIw(=rp$ zfh&>%g}^Ob*0HK!5jc=B8kSRpiM;_Qb`|`eOS$-cNimVs9-&v!444g5cZA&boNJoT zjHdP-fQE7EHvNYa*%dt08>H1iZ_UUPSYdcFesWE9g= zUJ*Kx#JuhU$|H|szmUO4@BuW7i+soqrp(=B_*0LPRs}s?4xqm_xBpeEVy>vm|G7OOA;QL9=CVOey^gu&EF8YrE2t0~Mk~0cS=ysCIAlaNb|Gz~5v?JA zX8Mw7W;Q$Eke%-vNdwXwRWM+Q^`{D39|?@SWQQ)v)_`CRZe@sa{Ek zf?qFP&>s!f3f_zUOpjZdJc`c_Y%Dc(=lHm_0@FwdTk4g}ZRdSqG`&I!fzyg3xUj~I zdL#8#)?B7qFU}`Ue~=uw|L`MrRaJNrVloe*6XwDUEr*Cq>&?hI5^Isxf;qbskg%4} zG>QT>^($#m(Cg(3`o^NA2iAdH4q!8_G{MuH;@D**4r6L{8)ahqsjsWp$y)On2x{ux z^J&BOs>xa(aE*E&6jlGev({w9Prd~s901j45JTjdJ_u*Wx-)Wt_2 zOxn(B(|c2~69tWm(NmJmjZSQ$XWM0(9klR<&-ct25oA3Chb?lADB70$NMr3fCh2Wl zQ6n8cs#L45G?vQQPq+bBMmrF$cd(aO1_(AR+6a4Ra;>u!8ERk!YKTi)Jz>!CH?v96}BOV|&IkGMAP(9ee0 zn(hDq!vT9O%D9GG-?~aT;;qG7gSG2B&$iKqW_NZYR9j!#eI~#q4NZd$YmI=$0B%5$ zzk&}dbO{M?AJPC#)6!*@1iOQ3A(za_q)^kYS}=qT8Av-XFg zuhjdNnCNbh-N3e04^wPScXDN-AldMm@7&CWpZ1{`AnSx{9n!HKs9}co)~Kc?)EGe$ zgp?pty=+4J!iHL>a(-?(i~?)?`cG{wW3CuVn-0>61YAH9J3g}EIh*w*5;oA^EMM84 zUQU9lt?gX@{U&VAOxCm7sIg{*eO%P!?Y-;PyL%#<9ulsmYESosvbcrwWHdfxGaE|T zv>KQ<7eyu4!aB%E!<_P%yHBfQmCkM$1Ua>Q4x zg){jjOJx0GVbqmfNtjA#YqG?No5~xoV}hDc8B04?)U?bZpd@OV|QK&*w?b zdV0zHdU{Lavf(+I_9fc_&`YOzA0NZ!ntwATaN&&lqL+DVdVbWWUTf;{(W+sr?1jZK z-Wl&;Ra2cFE^*h~-GmCys=M}LJ`?{YzI|!v?%_MPx4nDlPhWT5aK5RZCz`G(n0n@D z3&Hk@`mcQ|8OC2FAF5ary~s38SaJ_n*dLZYVU7^l{-`nX@a>%)8THj!9lnjVOZdxM zjj!IgR`?Byk+!~%#@c%;*IBCmPK1JMeQcG2g^3IAz<-^L73a^JzWfe< zo;Ct6(e}a};+=arKJF5)UN?>Vo{U4mQ}`!bx__TJ=IKDnPu-XZ<6iW)-r})8_rqKK zYEC60*F-0jcWR6fTgf^(Kz2V{G8jz2<#R0*vkqJ!7Kjl8O0T(e|trfzjea{ zkNB1?KMw4F9}sZ7Yv$6GP546s@fDvjAn_#`H5dE66MqX61on{M-^FWL)#!4~t{zTo zux!44(^YWW2SKLs?SwHWe4Gng3%h(w1u9$YYOcIzJ`?fGEA*evXJ6TBEr#T}a%TVB z#lolfFTT?fkU`Sk{`@+?K5L^7#~<`X(;vz4(Hi=ZXV#+GDcO9OVr(VZ_W@dVIiqte z>(i={5-J{PmeublV}vLkHA+`yMhw(fxU7LfxX2HeSWHEf@l)hiaiMJGkdV=>ZQG9v}f3G z)3sf9>lsM*LTiRbiG7UAMOwLjUKy;Wdd2yA^vam^Pp=YQJ-wB3>*=${ds4;gD=pR3 z+~KQjFu&L{=MdO4%n;{iTN;S$$1tI7k)n4?T~Z9|u@1Y@_DFZLtp2Gp5A}FyZHLr1Jq5uwO(SxcP+^2ntJHGdU`|VpYwOwZHD&K?RWl< zhlW2G`!n?w;hG;`h9Cf z*CwO4%0SGi%0H%F$*g*M&Hkf-eA3=9-lGrLIWd>8keFlAcBMpCG)8?P6+lYQ)JvJw zPcIZ+J-wxJ>*KR$z1l4&J}ukc8{9x&#KZ^ideGx^K?jhayfdn~55qsmea!M;IXM%AVq zgMEZPjVg$kYVPaQbJhe*C8`*5eIWNk1RFqQ%SZ@?5`u-hV>{&045c`G(0iP%h{QNp zQ9DYzCrX9_D;-Ek5FE!$LpmfRysWk!X6p^94g2EPt8`jIdxdMi5iE~he!V}Z=kwxD zyVQ%(dwo>*nRh(nL=_U*!Em4w=i>_hq(1jOT<&`BfMOHX%sWLKvO#kCZDhX2-anW! zcO<)#RrJ_e?ob-cfbp)BS zL>>boabUCzG$F0SU?2$_=GT@ve`&Mu8{cLB`b{}^w16eXe}?`*<+pehlwltI}SPprxa zT!}lPXzFFg1gAPe2HF_OoeRIOf|U}dX>tf~=IdzM$BPAD;pgwbR%K< zeVY9z_V;{d%$uZ-c=pghR#4m1H7Or zgIu68o7v27sx!z1p<#4T=I}t32)RH75x=McDHo^&fEQGQIvZi#O8;OYeLy(@&*>$T zBNVgYs^Sp?n&>IhpfVF)5WZr_0zJ#(>zjMu3W7E7OC6`-2y@~$hvUMBYv8Vg1CUS9 z#_&=06h?^(6tlWZK#!(VlKQb zW#vYRm8hhY98^DhE1ZC9^6n$Q&U-iSGu!>VzsY96EO<0=tR>8ds#13*IGBRU?{xKc zImhhMmWqYW!VRGXMx1FAL2nIhh8-3}atepC#9E)c-97&ZS4ykydN070xum-Cr?!J> zE+khnmINR`u^AwZqiIMv(gCEz?3G%!o!Xuc)9<5{R7YA)N_mAi?NK%FRu63bWA5iI zzOHgVCD0(SjtH$J3=s~M#$uCyv6zmEKWCe3u()jKFcmk zOr#8*whc1M*f@_fMhHbPh(NIGke>3j?_$r~ivEz9fs~wcwq#~uLJ{Cnn2BzT2a!uo z4;4r9-8{OZcyD%rATm}|{_rPNo$gVrmp^;o(SJecD%W7rCn{yO za{I`G?xXhkU*T5VMN6X-WD~Jvyafv;NDrVh=u!_DxGIE|M*E@?$yTU_*cSleBjxrj z=PT)uOhE0o*8$5KF}Ax3VWo3EQ4#nnZVWjCk~XkH8g>vWKxal42$zQLc|%kz`c=hB zN>pXezCbwhlYkg7$qI5v{S$b!>41Y^a0#xUVI|qV64jxzv+z~g8e)ct$C26$mqWD^ z+>uvM5i}8;8i1AV`-Xf;^ejXbfN>3g=mb7X(M8F$aSWUVP9dA%frZe&z;~SQf$#9& z3<`h-Mg|aYb!7q4xU^Vm!AOaN2#xlU_>S@&Lg0S~?X(W1cQk?q#k3nrqa27e0L)9f zlVNmMN33$rn<}7ZY^tcKB8LnF=IX<6z`90VLMYK)FtJP4B^8o>Rk5=YP?_>}@Mk*5 zS)g=`d@6L>H(Tn9#9idhLL|5l;Udl(1vw`m=y1twcJjlS+=&cY(X1&`(vh5~RMrY0 zcY-*WgDM8MJ7tkM`|dJ!q~#9R9F>;HN;q`yhy5|yN~f$G0>O78*{Da8v^^rfX9DDq#z2P+bh=e?i#z)?XZ z%sVw496|hi9};|PV7cS?L^>nWP9w-R791#aoe9Y}QAb}+C$TH^X#@F^0lgf3NB1la z)3Qha$3Mmv8YbFE<7inbQaWBtPA=WXF89%`6X?IKMa&Xeut2QSqO)r&ke>ovF#<>8 z8(3o~#`mq;^4__T$@5*FDzg73ojt13ACKTqHD+mb;6oAl={{%I4~nD6oaU%d`!sIw zjjnKNR3&3p3WR-usE`WbouCfppc0Xq{6iXHTc9FAU!cuR%s{8eStLh zIRu5mSy8Cc*%yuqDj-A%RY7SOjDJ-^S{T(39!8p*;D{pPVWLH77*!EjftA5?ZmT6| zijx9{am-U8(%~}yan!(2MVJBuU7+zVDvWJ`N(_C0H8)WpHO5;}B12oCDkJ-+9=kXt zf!;V~p57e06(0ZYG+Zq8c#~8;V^9i>>4`L*6~1H2)FXdxR`UWm7pVEkBa*fUy+jH& zq7r0oBQ|P~eu2%uiTGK+h!mTs!=5>Hs0wl@mGOT?_!mPC1**u2K!wh@szl-iKsgtv zxR=6?nf8z<6IFn7j@~L!?FFM83smKh`6J8F53T5wl#J2=LpXzt(UwBY;I=H1at?g^ zAAp6*845`CUGBa$ng2hRUsFmsm8i;zKxJRL9QRbGITQ+cx}tDjRHU52Jw4j4Gcz zd7J%e;x+=Bov4dFfkp)?|N8DXwYg|yq8k2ma{DTRiUp_&@fU@ER0b*ws1AV_R0xp^ zR0)p@Jo=|;*m?>iUx`8r7pRf81uBusoWEtj3@tb%>wvOt);~#zpi8GK;cO)2@^31o6%fvbL44a^|C=i%w&3`}^9AsQr`g{Sh0Fp$FU0AB!hXOM5D)_Z0{}8(RYw2- zUv!@8et{)YRS>*nz4trsg!PzAv}Ax*3oLQ-&@|`0iYX6x3o}wIzc=aM0FjvinxVk6 zKmdpZ`u=YHul-%WO1@HkO+ZEd{EyHK(trT|CeoxO*FuhSu0C}n+}*y?q3+k$IlA2K zchpDPy%!OB*7$yPhB)1r?;A!HH{RAX<}x>)cSd5xG#1oIBdxsHT$=$jp#cI)$Up!9 zkO0}t0o*r0w(I-q*`kw0E-uoPMJU5$P1)Yt-UT36nEyC`mkrGEPOPeVUe zSQIIyHu|2HhxXz}%ay3{v;d%VAm5!9$L_Uj@3mX^&W&@&fNSnr(0tgnx5f9~2t8?g ztGj)R^9HTVxC5FdRCq%#EB`79Dd|Je@-9V2k6jn^JgM}yMIwi<-@skmhhutze>*x- z#}N%hKtolqVYVC9T#tGt@`eOeI(#2$KQ2X-RV_Xzl_;SQTI?`IF8Qh$5B|W&rD)nj zR3%MhuC-;ye(*lbuxJ(7ZU3byUx~)Op%Sqqg4LXr=`FfkW&wjL%%(+vP5S#>ztfCdgPRSXh`5tXLNEs z*xX>+lOJ7cKTbNY*tkF=cgA5XSw?cS`QsHywe%GUzw`yIrzg1-zR`VQ5!}oa7K+30 zhiP3H-7)F~-&|49YmHOR`iGQ;7+d@V;GV=Wl;MJMM+9l}KZtWzvW;I~6dNRKX{gSAqXE^nNxNcs}m0 z;cc#+H}L%wqJ1zO=3Q~mRa8^8PdN9#8~giC>TyL>q_2eBJq8m8p#JV=VD&9b(7YAe z#xf;q2bIwvssPE8!1{MxXsn~Oocpc|H4Ysx@#Y@aS@tCi{IK-R^JRe(-0ch~JduOTDtOn4a~@8CpLsR$vEOy{ncX{DKy) zW;vB1CUvTRGFl1?JTviRP!w~(Oth8E1{p8>)8glETB7f?cJ1*rvuv2!kP2X9CeIaU zt75g1ltjFIVPoDAn&S-LmLyxP#9is{al1}$3FhPHIXkYk&ZmX%Jci&*msOT^{y?Df zh}%{S8|LP?A3t)}ziPv`Tu^jo`uY9cZnIH^7!=E`H;PnvoowH=pzk*41GDxOuDgG0 zag`yTV$nO2L)GC8e#0Ya$APpnoHCI7WByA%0p*f8&sUaT+MFAgo~$R%O@;jH)M-S% zSUq^9^vAVSjefp&+9b7N-q+}bN#7{xay6YN`ncy$pcmUet?vc>=lwdamvh%2+>;!2 z^)=Ll83PvI+)(OetUr2RS=8qKfZls2WBh&cN$-5oT~1R!nFH4r`%>3UtLu|}|21!B zMc>?QHs%5Q9;_H7hUVI#aRuxqNKV6fP^4%&mj<76z5^vfo~IZ*NCT2fM}gu@D+U~A z$qVcyHyx%0&%9PqZHkA%qbeWq*q9V)e&c6{f%a#i3bcS6MaMUi+Z`s!Que%b!eIhR zuPbfiO8$fW*yPFJs)f0~#TDbYV5qiY3XWx84O4(YK4g8vArg4dAM(_^Juq&O@tj51 zzrL&T;MgqIIDw^ z&J_ZZg_i{-WG+0Kyif>33{Zla*Kv5joe6pC2}jUG*N9i4b3M)??s1%MqsC6(xH$#x z=_I{AOr#+7&R@>I=BHfroHVQ$fYRtvsgHs!;-`dUwTp_IqeExnf;2X6x^Y4+;()Pr z1G=yi#+0zZgZ83RIkRoxTK4UOv+Iie_8Hncf>Dq0;uoO!5=8H4^jISIxs00_{YC7o z8wZ=&NNyeZpvzKpK@}(J zSZk;NhOo!q@~fTqiorAKSkwmly^BEIV4OwAzlX)jpX3uG7!;$+#v5Y1NWR1ciy%f+ zPX#C(rc0lOq-s~u-tkywP*@7b#1U-^v!Jqt=MARC@2cSsdZs zbXvacnnZmJRI`32EAi?F(UjehEUCe!kB;ot>QE$aGs`qV(F!BfYdlC0Ub_!BdWXKf zp~m?Y;*?y^*Z6Yd;gtu*`Wk*)uQ$*ek&8k6-9$TK9d5v({+opf!XADN%NVccoJXXQ zC!Our=p;+XKXzLJQ>x01ym@SXH_4{7gPfnKVuMG&>^SDEaIy#p+VGp;3JV z+Q$?o;7QkU*V5On)aA{XPEO>^&#^Yy&+Lm_7v&6OZ2ceG%lroXk#ENdFQxPPA3x|k zJ_EO@{WVgF0{$F>WB$y>NF=kfk_hcCUYK%`blDgAb8~!z1|Q6*2K$%oV~+ML30t^~ zw`>`EAZEnl3VrQ712^I2T{yHtqks&9hdRl}&=a1k{=9Z`bdp@3=Ne?Rp8xu1`wQ$Y zQ^vlsWlTPzEUU&6WlCNP-T1sHj9^=}QN`E;JA41B7HX(Bkh@veM_f^|A^FFn_ znzpfu3m#lBR>r_=8B>mEnXO|GHYVImnXKqhZG`l`-#7ju{491qj_}Y#HpwmWu?;zR1_yb!u3c zEMsBzjQwo5W5i||BQZ_HtqxJhNx}+0^EwVLV!h&g1J1&YLX{fWvpfvj5%z&!_Ijb1r6c--k_aTrzi7-%!0gvr`uh{Vo5!B z_Cg+MnDt}ivY**vxsb{iU3h6PUV^e!yasXZ3!N5X0zp4$mjBpiW-(E}O)AWav4Q5# z>^4-(JBzn4?jncT7g?7rk!E^v?yOy#HS};p9ByRvn{&bOe2!iw??mzsxU+j427Zt4 zzgE3D7$6I-^#niiuSs0zdHx&pV2eM;WeU80S(4O{pm-K)49Ac?7O#mk8`rw9(Jl&& zoYR#dZWz-cp6*} zy9}ig_1*XnyFTopi$4hn7^EBdX#MGa3(Tv#`y+5)rzdq6*|JXC)A-20HZ6>s zkJDV)JZ4+vw(-gp?ek@dCf_di?+9Y{ZlJ1mVzNk&wRSJpPxwQ!G3WN+XExi_o!O3b zMp4IF-$8LV&X|qm>ealGJ;K`lzSD=uIQeHw+O~Mt$}+LOo0SSFSH>Xyy_f!D_Hz~f z&b`WDV7(~2#;|o-`IKzm9jdL48vEYE)w^pT@9W|MlKC9*>g>wro-`TD*c5+IuE#zp zSCs|HGW31fYg`A@Ps%G};YrHgo-7*MevyN7zjb)`(e95@xKrXER;y$O*#73;whse; z`ryvc^}F|IYB}sbwr#!kU(Q%@foaeVYNtgELxk>ts`ZA1P8Y#HvQX?P@qE1Pw(so! z+ZPIIvI(q-8)~DRIO(gIX9qKEEn7cXJVut|JW!&Q=o9t{XMo%*2pd_5rX!U!pRQ?3 z=hbe{xE^(oQ{n6S(x|65_sGJN>Vf@WMp3CYeWHc_M?>(GQ^tpHEPFd$I(NMZ)CY^O zc_^xk_wADwcdQV7*}buivkOSjG->wDCZWyvy?}iS|EbhJq-!~*aBLIv{gE@qW4SYB zdr1#(rmNcY_O=$dGw1t73!HTo>t9!IjmgFDK=FO`*jTEwgSLW!>wf#K%3B}E7v_;D z9*?B5t!<+%bKh4>Qj^eXP-8V*-$ID0vxmJus(2u0g!M%_o#$rVn#|TR)IPiU#*DbJ z_UchdoyiC0_@Dsk5HCD<`3D|E&KJi1{n8D9`*k+TV)Tl|!N}T_YQ^{3jh;pC%cov9c?W7x;?*_Q zMh^(DHpw5LtnoX1+SR!6JDl0oi^$-%f8BZCQ?XZ=nW9<1FXl}s(TvW5?Vx(jteJz( zF|S-5GPbtE-L(6Djgct-|9fWBAZvc|>rl5D=K&0krld$SJP&Peop_7(D6Bp^NPaU+ zq?EOLjE@t;X|SJA!CSBAoKI4=lTO3y{BLd@(As=cvccwpHF#fAtr`D@a~~TrscS#e z&h-qEMt;;M`O#VY+e44ryAOiqF%T77^Fc>UOc~6`G#`t@i9Z<2$DqVD$}Z*JX~+BG z|HKI8;oL`ly<5U_&-^QB-dUUey8K$rHnu&-x@^|cMcY4Sz2=eEksffAvtngL^_uB7 z`{QmBZh!C~-f>CKt1k>`|9Ee#LfNQaBVDT3#!j}Chix`WY&DO8Zuij#WnI4Gt5J+$ z32L=kBG+y1g)P=f;iTT)(fx`_^2|tO>i99%&6K^vy_T_Z1h9d>^(HPbBWbIi8T(gh z^IGf9h14l+{T~)u=RDLw-22-s-r<(a(oJ1NJ0z#oDq|bJnqhxlYO?Ibq~`m4P*Tnl z{J9uRJ5F2LXxhaPS%752c@T5(%_}{RgROs6O!-axNt&*1Z@bkPW>=myT5B((C8<3mAe2(Z-K}G4Z)%B1!TkJU-s9F! z_iFA<)&7u^yI4fpJ$|X3XrNqHQ;5gu5K}+ok2#`Pz`uRp{W<+9zU7nq4t9T;i}-jj z7=3?k2HvmxaP0SY-(8AC-9Eo=k4%%yzqcp*Utj%H>j>H4=g;0zPlV5Zb5>tfi`^E# zQQ;u<9eQ|7+-cl#P15_$^+>OSvf7;$Vb66p_D`GEV_ds!js4HI@N@Nf$jePxWxwBZ zI-!FS1+~AVh^c1}1!+io=__vqt4`O-E!~s!!LqA(Ct-$Ye?W1i8+{Jd`I^55E>`p#^_oIPAT@1{5S3%mGc&9uc+cA~0Q zvCzNfUfcU=CSk2^>${z5(sOim6@$&v+wSUXt%xk1F8;87Qr9{VdZ=8+HujYr5DbpN zJ!@1wk+W4}c1UldN9w7MP)i_=vim7edQAT>IX>9K=%16@s6o-F3oFZK$PYhj| zQh%H_yLmX%9@H7a@Y|Pn={2{;8WWR-6{~9{Ewid^fgpEyF|)RhRTCQJs;Df-HOyvE zJ5AHD1yx++r@A6ZhxR%g-KX~=066503bYzu7ev^4dlr$7mx5(7XT~woCOYJdI1oG| z#YP+g@EIwTtLPsGzMdw>Qa2My!|SFeI8A?g5d1+&&58vk6fP8;61Y-;meNbXNC|T( zH4YocX@XLq9O6x26$leQBn;wQfN0vKMH4RtnlLFaiE)CXN~aPKI4^9PyA)|+r658| z6=>}(3-96g-tYTwzoV zQ$Yr$Gznq&i0D#q5!eb4L0+&C=u-HP5)pkD4T@f36|q#HO#G1`NPjSj>{6r;kZN5d z#(`13$eOOlWPk}!!>2?Ts4C`c+vLE=e* zCT7^3gZdSNNW=)uECsM3^HLz8$fZEr&ZU9av`fL*4NDY|TD@vgkx=P%!7)jK;Y{x$ z?ni(&+)~FMW+Y(SxTTIi%}9c@^RyI33bg6gk%~Yh_^Dx-oF+~21tj7vX+|k1q;sXf zkLS2?N!UxlKnZ>+-#$2QniUCKWhDzKsOj3FaeZw}zE6pt8HIdn$WWp-E9E0ewK3Wi z2KY+U^V2rPG2>vg*1N;++K}yvBxyEgQlcB!Dp4kWWK6@nQWU^S6~(#qC`P5PKcZsf z`idi380(Uv!E!01p?)Qb!7fHRBdWe7z(^Ivyz~?UX;L!rJgwXin6c2tYhT20#{jAl z4{@-usQUrw9D{wqU(Zm<0IZJ_yHWcNmWle4X>HLQaAePxZzOB zuws}pxD-k4%oeCT%tz|5pXogC;8RWa7 z<6KHKV_Zr!D4l(uo~Mi(g3WA~NM=$g+L65r9B&L+EAjYESZ>b1QZOvvXJ9HIo1tYa znyrQ`uXy~Wc*dxt(P?WL7Ee4wN>XF-JOk2KG|qiRm@lkDgv1yKU#ujrH=98OO92IC zF9i%LT?%y*bkZaoA(SKm=C_H0upzr*j0GSekgm1?Q-M!##1?ZGA9%PV8xM>P<}UGR z61N+c?TTA@ONqFRu#{Ka?rRb^ahH_1n6THbrtvH#KNeyt!cx0p@?KJ6OypTgC8p{w zQesTyYgaVerf{_@Bj{aGjITwFymo3NE+sWmF&^8xLx>o|3A8;pLZL&#^S02WTOspl zkNepmlGHTq7C^*7ZpIE5kU`iL{pk#Xsi2tnBEb;z1!vHP7QXrAcg`g@J)R9y`2)cw)gOcP& zOd(VfhcrzEdyuG*E(HqFDcFTzDM$!+fo9fAgdtuE{Z_|A7_N6HLq)aEBhSx;j!@nraGWUuB{LD3d%=Z&WuuE&cR*^pmVtt*bZ|kAf4K!Ktu7RKp@UMvl3>VONjUu2@R2}>ekyDxnj{Kxf`reOh-|R8yRjH=plvi` zJ>&wh(wCz)v0;{iARBopD4T34V7At~cG_SW;B45XVLSq~z?Wd#{iUwrQqoC6BAI9j zI~6dNQ-LL97>RKyfTV<_6qMw>6qt#-DL5!$F9lmlECoLvQYu;sY2{L&74ib1XqODF zuoQ?^T?(|qQc#NZfzgLc$8n(W68}K@z@-Nx0G9p1KgxK$VT{IU*l`sqC^S;eLpa1poxgqf19&VC?C>dQb04*u2JX_qDuf4E39-I3LijN5l-}HRlHm@a< zK(sLI4mHnBx1DS0%brm#7?=#Ks^DJM`P~1ty5Tx&0NHNEb#iW)G1# zbGK(G`)l^>0yd*rL#`QvKbRurR{<)0J@mYs+vz`UucX2fiJwCFn+A`+V}wMUwsGUe zhKQUN+&krurkaCiYjw7{9{B%jNRilVS25Q}Nl3CLYhA}A2U;m!23k!#>2EvO#A>+5 zc-z(%zLuYek>^_Epiy``llgG5tbvBpq7*d-vA^4T(s3K{4|(yl2$SiMJDeQ&2`$Ff z?)y?e{7*!E?QM6hlor5Ky!`ms#uvInsS^4`;tJ_wT^?0liWy!!f zZ=}$!O949|Aav)bXm34q0Ib&XdrTRqWaaXNVbGwKD$jll$5tv2rW_$u zQ1-Qh;{dpeqC1*TB~_Bk05DPjGcy2XcLlfm-feCFx8Hr&+HLLXTbI%tRZ%-u*0y80 zud6Mk8L9ajx1*?aG(EYb%TT zUelYS1`Dh!{+#PcV!yu99aZ?aa8#wm-#im(@p ziWC=%(t_>tcS*^GGDy9|QPWGSTUmBzJxw|St6NPh^8Gmf{Iwo*PQ82ZA4@8l37fQqDebCn@%xQgh)m76ZRdx0WcGn>U&*!A5BxZK=bg#CKKr8BKlcY?0Y z8M$q65{npl%P^+I#$ml0m*WhOCNhAh68}=e-Q+#-4#6Fj@-t$+$}OmL$?1j3Sduy> zJybc<>apxAcUww}#=kmcO~*-*D}qy9f2DTYV1f!f4qx91(28EoJJ)B?2FL;NN8+_| zB+um!ih*&_E^yf`KC~n#MR^HB*p(rai?Ufkr>|9|V&tVkr>k(%&>}pJEH6E%2dJ zXXq@+EBN+y^UrbWnR(Js(>mvJ$Xl)}c!>D66y+I>%VOoHYDxNZWk0A-Y1Qf}+VrnF zRVsL%bWHQMmfo9UOSm#`cstoZSlW2k_?K0C`gCT^S*yXK032@Vw|y#Tz!UJLj^+6L zI=IV987BIz6msj@uJ*NZXh7CfWI5C4;=d`g=+rFh!RMFO;g-%Vt0nSy*qG5lQpZ$FgtAq3KTEyuLF=k(D31a)6jd~(rh$^#mFp7Pr zR1vx3lqTQ|KT9W8>UZN+bCAaR+A@oq3G8dfqZf#S-g zS+I*9N4uc!VhR1;WNSz6iDF0n7|*w2R)b4#a7PbO)~zKGH(ucIL+N$wdQrQn34 z+Zv&8Tk~~4+q$GXDs@xlfKkkh)3iEkwh&$ey$0TrE-mXNTA>X(UZ~4-DjhH$)Q|Ae zb8vNA|0wrDtzne9Lw92SxRD-$zvmQ_b?~g4rDF((z+S4l2%cMc02x+HuPc`;qGgh6 z*cKfjvAZq{sNqL%wn4<}xqPZdD&gKb5z7;Nj=-|FyKGkP2s{9*xB?e~PkG^j)-4R{ zBk;9sI&G#LE6eU;pXIHCh0CkM;Vq(>L|%xXqUu0bm)&6D6RQOqjOVCy zmD?}y)huEqo6kj{WyG+Tmw{2mlbfQcWn*-noeKUdwATR>qu^AGfy)3AX`lE@bfQ9j z{+)5HXSk&3+k!)>w&3f2wslB%yop#Zt+em6oCp!#4<4Mg0AjSWGsWl76*$Mc(kal) zBO3|Q1dc)u7yPVSmkpg)z$h>Hu;}?k=?QFNosSIC-;}>(5lXsjmAv|U>HYiit}fdY z_4-;r3SL~yXG)ec+aGU3Px<|@Bxtdi($K%cBBkJ`f5x&$$;-!~YK%Ep8z{;PYyG8U z>^Na5%DW%x&wEvwy2n>f1GHX*!WFfNZc-rPJxr^7LF(#DvqZ>e0HY zeM*`pNuD8_EREsoUtfP=v)k*ttQ~#)S-T43*V(Q3EUj;xBtenwmULKm*}5L+_PCzLtcpo|>K@>kFq6g-Tb~*2*qp5_m69+3neH(%<9a|3>RU z+zQ9XZ_K~>5uAV-CwOYx^>dj05_%jCxJvV`$JiU+PfX=tS!J%Rb;^l($$Y=M^llFo z{^iVw(g``DSU_pv(&Mc$Mq+(CS6c38Wa%WUvu=I%cHuH$@vwasbVR??ZOpKw=+~z= zJ>u&ulY{w|@Mu^CT`-K}DrSA#fbuXp8vs*|UXV-BSz4u;v~sw}W)V?|mz zQY8~}3<}d4OU|#bL(IF>%GS3>CZt+A;{y)!3@$$JuUS3JHb^Rd?L3{^m|sbMnRA}G z`Qcg6{Azo{oJ*9((8SW)hm5o2#tFaxDn^BqCH$(>8J!^dYZv`@#&aK|@iQ?zi{Gw1)M z>JznK_S|?01kXhB*%D1IEVT^R{R}z8k}a&y`3*T}?D@4ITzKxOTG(ElEgAkE!KM5N zIi?+LL_A`$mK2Z2mM}MAcgH(}oulfPyS-EYopl2z9xtVfYW|PTmt{+jmWB5>(Uep$y!ksd8AW{A)`8-b)FrQKLBEd=nh^wP;OSSopG$#GZ`dTDUP zxQqR0ar?S$dz5VpqtvZIqo1@pJzzSg@H)5Xh0Env@yU&Kk$36Qvwyd}MnzJn?u&9n zmh6raQa2>S*l`<{#&K8@H%3clq7UXZMoXRg8yZJJ{VOgSi9i}hKo{_(i0mkcZ*q*I zAgAL*hm1hruh3w=@sU#1mf`3aP*801jKkoVAV=HwA&4YrcX3#y$?gzlb?hhzXLO9C zU?-zQEsRDW?=7r{X7H%p%e&p#{vx*XNOu>=_@LS1Bi)l+9zop<6P4Ekg*zS@ zL!x%>|B#09Y1`2ctAWCuE|2a8kam#mox6_054nQ5o*FrLrMaVIZGS2%inV}-Zt_K7 zh)~U5izuX>Qay7Sxz|Y98Wu`qY3FecZLNp23)I9=Y-W+}2f9|gJNtX2UZim6U81As zIa4-SGCy`WaqCq!0ou+C0puITP31i%_!chTW{(uvU3#uibGk7=eRHBU>s!N}n{{th zJ;344-`Uv@BHi%DceY+gcJNnstXrKcjl#U(UeJy|oy|MadBNJAcWyfh%G=%9O(I<6 zx}|O1(w%TQauGI{&?%Q44|3N(qNQA2>fs%tUUAQF>G&UE+CQZwPNe^N1fCZ}&x>&P z-e%x}YYt%W5HJ7ym#p2abZoTLg}6vajjtA8cEjA&BBZF^kIi^D!!C3ByM0CkV0r6#zT@|)iL3cIF@ke^H9<5T#VBQ z$QYf$<6&1bqfn$7kFfur(2}Ov3C1H3UHqac_Ch7l+*6M+RrX3&P?J?k)P zflRL)NIdGnbObOG+QrCF!;>RH=nhK}$<>J%ia>;3iIE6|<)tx_fp~EruR7Fk>(QiC z=04gCPMFSXXML@$Br$Xf)v&2ihKllpbWE$LVKmRWBxYe{Xt+J~84|Q}BZtV;&Xq>t z0DQq*)0@@}6t!SR0*|mhq3q5zKKw?~se_wgL61r!39LQNux==ss6cetb;e$U2|_rx z@=Cs;X!(llh}N^NEY76&sgYQcl5`3+)=R%`F)g-kxNw#ofbg(%NXB*1Sue}FEFG*f zOY^ckenw&Gwz#jJXu?1QsJOxXbKoQFYdfkqBhXtp~%;-Mel^ zpJ@aTW^;Tg=nHY1Ogtnzu-Uq0!aiIA%#$3~Ity3h0KE zUWAbdyxJgw&lsPjM!2OiH+PwJ5U-m#7^Nj{fG`q)kBJyP7>q!AVk61O3DFT<7>z)P zkq9jI#>8l8yH=gUS7HpbrK`@ND`H%Uf%h2u?*h$>`C{C;J7Cr zW5d0looXI2HPTQd&jpX@ERZU}jl(@q8Hc4Zs!QD#4gdgWQAzw z3HJms+6bNub%KW(5(G~SGJ?ls8}L*lLf`>$hR{5)o}NH%2;vFHA{>Gd1cu-j`4Bt? zi6MB}`ot5RP|x?>43NhvM1sc%Vc!wN zrNlad^>?ml(Fjj)o;#zt=vpv}Nn0`wkztl8My20&u*Vb_eW?sZ-#2w2r4&4Nh$omB zeX&eL-x0<|-+R0jT3)t~a3tHg&eGBz=ov;t-yoj^AD#;G4~7vamRKAeVjL~qVb>gr zIU#ueo4sTA(DU?R zlv2n?n%O>I>m*~b;G@!4gWHPc?l+EEZ@aGsvZW@D&`y>HN-xweBiGeVsV=j7%o&c+(m=FP z&KghtKxI#+|9LX{tSczeA%4DPHp4l|op9%14_jr`X~2Sa#}zVU)olg3faB@_5lXP9 zf|mBpx{po|PR-PZ$h=ZF6r44QbYiNdW1P2s(fl#&;&sk>Cca~!=D;2Wml~b+ss(9 zR(+bK*C`o#r{1d00L5|oKZ)6~2F22PQC6KMrq|AdVsO{757w5aE8q!npX1s2fS%88 zc~|qw1?RFe+&A*?p*~6A4WOf1ZYtSXCtU5B=zWp;VoAHsr?mB(KW-8n%diJOm~@P{ zxs(!g@dwGWw z7|ysP`mU$;``>EZDyrQrZyCQ`le^nt%7tdwyPRcmad01W=lMmpR~CKk`)cDb{B?(# zB=QWhGwq+w4AuBlI!#Sz(mM5hnpizJG(&7QNnmtYIxI9aFN_y`CoB|8^J_fx9Vbu| znj^-FzIhkprG{~x55`_ol)>K=Wcp67~F_co9A)Fc*Df}y2spN<(P`mZ7*X*8|ZHic;hfW4Ns z3sKz3veM|JZ$e%thJ=^`!$4L47Ac1Cm2P zTkxeF;dlO7%t_(@Z2ha8`=}l#y)ZqDy=Lj+e%!flBrzLqE2pXAtNlS; zAUC)x(+^%aQ_7uWYbUhL zhidBUf>pb1T3WXtbYla>RZ)biUH29?ENVHy7u9#t>QU5np^Q4Sk9-iOAAIcU90vyo ziDmYZ_)cvAkAM5Mzh^2jBOSL%^uXVOv*9G_^>T3${q*d_(bBmo(8IL(J5zVpy&xvb zbf*f;DNBdf&U+BIfC5;%x9f;Aq~j}?0a--0(V8_?7v!tlAX5tk$PtFkExutoOY6LM zl zYmvg;memk~U9m2AK^?Ye$W=xG#`Cs=kmuAVIqrWHppeTDjesmz!vka)A*(|6d)RO+uF%@LNHe24E85rwU@csc6{_DOqM|UtbMk1` z4NyeGkbYN8gLdMebo~aeH98h$;Td4bMJ8vSF~M{32!91>(phKaB5qgw78cG(!wi7d6=n!| z9&gmy;bC%EeNpLGtzcYXf;6+(1>hAO210Du9zkrQKbj3usmJcy1FRpPbQtyPz!*z2 zMj5V3wjIgJ+pDU2xrXsr7@v5mPw$ua6QXs2l zT4b6o%^VhaaL0wpv)b^=R!eWPnQK{UqMj+LJ;jk|-GogtE3yGW;L#d+RCFa9GjI>wpX z6=hm)QgPTAz*NMHOeg{DfT1c|Omc^$8D}JpN&#RPlX6#K!HAU#HW?6YfG~k+S^8#s zs%jYw=tEy(WK}oHD67L}6)@K&Osz;PyBDr$SPfA82tKC)=a=bt`bGj|CuruGmBOfv-mEB?P^vWw&D zEavO|C?k7WrVU!nM9+6)`qpZ`&){J4C7m5WV+F5i9;EnVGnNpy6CZ~y;jOyDxU=gp zcP&0+PO?05UW`Wr#5RpU(6+gC;^X=gbByqAA*@1Wf>W*+^PuMY1Y?C1Jg9lHQKHL@ zaHD_%a5FB;YCEpm*xMvoSrTdg=!V7mIn#;=Z+;71LE3eVV1y6x0@88Yt}cxU0oPlh zH5VMu=|ku~2oa;XfI{E4{e%gEXD}F<)s+t6OFPAN^Tic^BBVuKIzK%*<0O4>N=wIT zGE{-1?;w2WJ0YC&JEE{-g^9i+f``8~kNVELB!ID0`%d)uds&aqp9lWgXOi`mmu>rw zeaE^(x%IV~`_E$+bi?%6Z5-nZ-#5nb*Lz3PxC&sg^w;^tacVciJstgnQYuhR;<^Hx z5O_leep6GZRXSK{Ww3#8*wof}=^bJ@yV_5iazCq)n6y4u1IUY$`gM(+ori|#pp80# zuKl{lh9O%F8fyazdgjX5+~9xr=+^7?YYVYiDz#YedBPG~yCi$f2Eqt;OHUpe2xtPJ z2VV!0{O@j@1~)-9lkDy7eQNimyV9(wYQL&iU#Cu#VD#1Zzo-XOrq7;(%B|VAO)BY% zv`%{olRy1+ZxDHwTR%l0foEW;b29bAg5F?np+%6hR@k67e6|Dm|NFV^J;H3w+5*4y zJsbArb~yB;F4_h_{O)^(ap(GrmMKinv@80HCDE&Y5SyD-Ki~Jy|GDXAH_yU;;W3M` zDj&tVd#zf0F4D5R;Awy9pLujN|H?<2jTYQd70^%Mo7K1UOJP%?(Ku794xR8;P8Rc@ zVrt#KyyawmSKi=WD8E_Q^pfFbj6lmN))vV%y=T5-Q@nnqBe zf8Oo2Q?LEE3nz&e99W2BrJa4)SKo8jOdkXDoxGj(wLAR?m@)j>ldQi)$bsGl__Is+ zwtJ^<@ftNPloD^OL3ONg`JTdF!P}ORm&1ndMNeIC z`MuS}mwrBX^0l)IbbHF;-yxAN9{u})S&$d!L#?K4H|72bxwWkwCS2hy?Ydjq9UndZ0NGd3 zTTju>KmmJW&%NZ7@ZP;+QN&h#k9T(g6mGW#?|So*0D@&d(qNAb+++E84qzHRvKJ$~ zyU!=s%!Dg)^yV-5#kK&lc6TCKOXd~n<+8D*iC?cH=w{7D3SoG&Z2_D`Gf!X{Y?im# z;o~yePcFi1YuRhHVzlP;-+0*1)Or5+efCPQ4`5i)yzoQG8S7f?;F4>YifSAc#tB^Y zHf6$HR)nS$K#hzxurC&td3*2f!e7U6)HFp`Kx^P6CuPhll@SiPYkVq044YHmCK=ITG1D-M#NoZ|1}dc)%b%&W=-#&Etp`Fq}Hcy{crTZ}&< z2_paTM|U5zV6?w?%41^dIN^sn>c8MMon(C7KvsK?nVjeAKmOhSlyA{}(Cr`&@{8@? z8n)^o^XIDoMZcRDaA*l#Zq7U434TSvx0Vsov0l*O<>9i;lWunG2}(z?g^Fo2OH&C= zQB$O0M_XanSXa&FRIme!PcEI1bf;e9Nqj1t&K@v%JAC!HF_-i+%$ub|@V-OKh4gQ+ zNZ=hxny7S1RL2w;f~#pZ>^wGIW_?cgtm_tV_Q@k^%?Ci&=X z2QT}8#XUBSJEq_|U^!d>vieT+A-0aa%0JsyF<+-%V|?x#rrG@AqH(#c*Oz^u;$uEL zr0-vTB*zu$OEvZWG|V(oMoPzih@~vd;#=UO{$mfi5gq}~b zKz_&RW*tFZ^o!z6u${}yEXH8bcSF3TzT)uwo#dK(9^__hzA~PXXxuyuBdBx`UuuG8 z1sjCms@QKZT=^-uFP%!=EQ0ml0pdj835K0ZwE7)NGZA8=-!CFS&9nE~{%dZR2z9wwZK2YxV7RO`f~$rV10w4hqjBTkWe;386$c*m@AdrA z1IJCT5g&*yK+iCpaNjIXBJLdDy#vYlPG34o1p&XRS+N+P()Wa28IWPnvL*^5Ss>$e z*38uc(N|{0WrXd1@l;bo@$lq#C-DJ(2?M6rR^PBx>6_<&AN|1$ljoW?OB$6)JI@Uq z>-O%mrZW7+4g{a>3K2Mkg?EGUrjYyOj0~Ak=}%5mhonFz<>?SpQ2G1+i#o=ISx>}N zaInoTQG&V3>Vw@KYyv(uL1A_hP-}EMNQ?U@l?Jj@+ z-x_2o1#8&3kP~x#kIGtSZ7(PlbphWR=DZ;46K}`v*1x;{!p{Hp3~L}j9Elv?>eb{7ErLb_@38vr|M<^*VTHH6d%gviurGtJ=YHnzS-|}8 z#@*ni5rQ{ZeLv(6$S`pM$DDTF;Uh&lBxh7=(~|y;6^54e?y?+Rj-SDb511oLr}>PI zVw{{jqv{jo$lGxD>C<}5jhgQXnJU7lbe7Mf<^V1L(WrC<5-{$p5*{%acP{SrcqW!yENST|VHxB^-yy_B-)rtCF@#GHrb?&CiLYm=Y9y%; zrFqY(iiF?@iuiD`Td7WzPc$42eJ+(yF$I<0>N!zkcL$Sin~g< z3a+v61X%v1^w2`K?T(Gq53?v{e>F=NFerEkQSi|d;UHB?XCs0a+H714khKv8L~$C{ z#!GOK+Fhn&W!W_G$hm5V!6)+aub-&Z{M76#okGEbhlMA?Z)$QFh*0TOCIRh&0m>F# z;K6ZbuB`Zk=7P(0X>3)A4Jz}R^PrgV} zy~hynd8{3S{9C{Du_uSYGneer|K%_}n1`iQDb9VL9sWt%9fbS^ZKh`FSSC=#pA(!4 zLNu$5yM~bE;_F6oH?qveX8jUG>ds>$WdKSL5CZ@M03%d%Hvj-%Wj>XDfsr!t z-DcgnU?~f$%pie-q-o-+rgr!8O2?LgZ83*`XY}8|=*$4k%m5S=0I&i_y?U$ayRybe zbzTq=Uqin5qni!^z>v(y04;#R(6Y;tw$Rni%vWSAYpjboa>=^xBV@8Hye@Vp6&4*A zLdy(>OG&a};bCYEqS0{hu*T8V@YJ^&YeqCQQ3@2~bASl|0HGPU87lz%KG+0}w>oay zg%nbS0>Hh0Th_o%*hsod+yal>oneyP2q%e2925B|_LK0b_?pJ2iCiT2r0J)~Q+Jct zd9hqvy@{`G?DKTH11d)6~r>}R_+TUGAC=DM=> z?snzweVIz}CRe@pz3-bp>+i)XQ#;|r+q)H{+Yl2?IAlHcOe=%i8#{hf8N4~;cp+<{cuz7%@!vstkIW@%gREoP8 z`}y5IJX|)fH5&wdS|9PtX!&+J8IZd0o0U(dl9p9*9?l;eyYWmV(Pc9>b;{TN--@HZ zz@qJrVUG^`3ISi1>Va3=e#1l$9OgQ_bnLd^|2VF$io_Rpzu2;H?B|UMkM&sKC%$3w z1}}~4thPY-h2x%ucUn`-%gZwWS$BlQKujk&3#=6$14StA#x=$kMpboc0o)(NZydw* z84y)SwyXlEl!bjJe#2K&l|M4UN%AUx-`GgpxfIvy{ap5NF=^IYD_p?E;l0(Z?fbV? zzbB5Kk-p2Xt8M{+t~2d4@v)j&ko}HB^>tRfA46Wz_ivg_Q681tHV$L;J`Tsn9&cqZ zch<_d(tQ$Qj%~{e6Sr}7XYf@9w-xTQv8-P!;3DXNhky^;-nq4Ay7SHty?+cp1lyYX z{uZdea4QpU;l&3qkt&^uT|1-Ve&mEi6SRb7vs?_2r&CnL538E*EoM!c{U+IvzL0+h zT~z=s_sue2>uZTY;81r&$0mO8RB3k1e6)h@DLP0j3SD70r3-Yg(I1SE?!`L9PHTJZ500x#2ak{=}i2#KQXGHCP!CQ z07;XrCkefYA4I6W>T@k%cJWdJ$m|pcs%#?~DL|)XoPn5hyyoKPdzmm6{GYEaMO{>{ z?Z>6qQ-{7`;+`0Rf=d}CdCWV8AgM!G!_~r@DpGD?>Em9R8Tp<- zwj7tS9{UM|>KtJl6heoB+y?|S$19;x!$-z3iBu5>V>ohY34$g#d0Xt0cC!}cU;oI& zeVWI2->+@I;ZbiQr4>L0Q?TO!mgbhV>KUb+PGAI|8Lm<~)B@!enelf~vc!`09Lc!u+nXToOR?}M} zNZ`+rxt0FkWj)q_94CIeZ;!#$S?{og5NqYGHyC76CX9I&dR2Vow?&>YMmejiL2r{l z8vw;eX2a=ZEeTM>+d#&Hgy>kn;39Wd6aZ6{UyT56mGJ0ik2Xh;cEBO#n;n$2?i0{aSe z8P!-mgI7^w9s@=$_;h5v6pWrk;?zrRR(7Ji`{yWfNK84G;++^57CQaZd0%?^6xoC+IRIZ-Dv z1DtX5jxP9kWSqn^C;Ne0>EOXS$14?_DARP2IGGMHu>?AP{y==!-Y3U` zZF}Zgb2G@}A8p@w_s;OWvyGbb*oty^WOnXqUbA^H6Fizzz8NpFaknbWs6TY(f}cmv zOArG0^L@Jn-ik98n9D0F67Xh9DV;meK^1dYfY)1iyp7AXlbN^|kX-OH`M<0J$@hM1 zG@!?NZF9p#<^z29Te}WzqkaPzCLJvF_1G|bHeTqrvR}E#z@8t9|A|ug>g5JUgO`a9 z68r-^E9)8t_yE`T@IKg?=nZ2d|2<%GD)Gx11x?s-L~~pLb1*SPBfQ|NsuMZM7(l85 zx7%81n%Y(aw{IT&QrFEnfAX%k7)Zb2HcIC;Y0zMUc=%e>qljqgH^xejQYS#psLo=1 zk()wcy;b7@{=*fN(DJXAMuBtNl`)g6Ot@cL~^>scs5eNVU4C@d1&FI(T$?4 zrsm2zCr}juFs_-riJWE9WSX%aK*J%e`&5wsi1TzirCECaGqehzjViF`jl2|s$|;VG zi@nCkTs{fdhVNx>h<6z@8EC8okZ(AF`azB}Pc8TXd7NY*14G!K2uhKXUoZ%Yt?FSt zhFtYvNH)NN5?&_Q5coxSnYF`T+rDRPLU*`n)BfpfvV#r{VP)bT!t{0FSHfjZ#{Xc* zfCGC9VP#?jkf6vQZ38Q$23TMl6ec!9JZ$G9_E$ASrviKy@5+qd`xksS{8kHk@ByG! z`;f)UUSW^30^KOR<0 zZuw5K$h=i{(su337JAsL1L>_`ThcMmn7}9|et#bR_WWFG)VplN;sh`oouD}6y^;Bh zt#?pq3&Vm$T-wNy7QJqE%3){Vahg?DZI1FHqDFCIaSh!pzE_g`*T3k$$m?26tmbPZ z^7(;cmwMkdZ>KAFmD2Yjr7VLc0j|vmNT;u~4>^xs>1LXad?aC9UY!q3Rq36aRgg_6 z9Ugbig}N1GT@mVG7{MLtA;#d59F0NG0=WPq(ks*qwHjt7h%_1J5IQyO0iFvWKNBT+ zfF7^Y<4+tWV=7~YHgW6PaiBMr1MikU?#&E)^pIoFjTQCBidki1q%=& zo%4Y_hm{`oLli($nfJjZ3s+RBGZXK3Hym+z@S%hxfT!7eZExMZX{1jD@6YQ(J>%Ni z`JL8*KQ{~Q2_LtIWt~RPy)bK6pa4a)N!mYg?DEN71lRW13u9ev#oqcyki6=cU;7}d zEB&q4{?b=%c`mON=)l1;8eBH>B3&Lq(ZP9TXV|awN}YeJRL@Ii9d#G{Ix!Qu@AkUL z-BY}<`3!yv)FAOT39@4msX~X<(?~P$#4g{f?AM&GARvi-c5_>l=eCEm2VucI#Kxx~ zhCb~#G!ng%+~nFs+7!t^2>(D?3V<5W$y4no?mqtU3xjva;t$x6N*b9FNPnbf+S3|p z52<@xx}pC$o4RlW{WAVnYkzpFOM#)a9XYQkYzt0NSGDF1_l;_XswF9EC1yCItc`+` z`F{}xQ=qeZlv!w+gN^g*!?Iw|YINzY^O|~6 zL@HNtGcLv0nqwFlCGNnTX74og&M0~V>2w^Ge$pe_LianFMwEwAP@jIuxZkAVO5rSB#be2=VOj8OHP`j&EBG6U zpS+bD9=Z1vZ=-UvlHS9ZG!Gs!oZlVhurjf*;8EG(GTpE;G3(#wdHZPxX?IQe)3u7H zGsX2YY1Y0P8oMSe)0Hv^K>oX5MgQQZF}ms0-_^99a9H_&dOp17|FnKU)gh&r`2Tt5 z+4rC5>2q6b$j&t<3#>&iXoq>RJnGtHW8Q8ZG}^|nU@+G_vgKs-C(yuMZ#1njQ_bei zaB;e9bG+s8IOX^*4J@$`%~Y6&>DAc z-Pf`wg1WZ#x(-{;nt1JdDuZ>#wL>ipH<|dsTSwwCOv0gH&?O)hdaF#6@jpgskDScN zs4@IG%h$(x4!3vIwD$FiaXBP_e&ywXv~9o9u!`K`S0Q1gppaN-OU=+_-BMyZUFoPe zr!DhJtKrd@Y=fqHuGe=q=wA=@n)z)YH8(l8p(@>d-@x&G=f4&iubqpS_=rdvDG9WS z+MWg5W`p^EoQg@oDRuyQTs_YaY0q{4P7LVLk}l&|&c4H@{^Ur7?qH1CMiI*seQw-t z^=7Q-;BGGEA@?B^6Kbywkh61z7-Os>ZyFc%F`lgOo#+d)AV*hcg%7Lme8A-Mh4QEW zrvcuq7Wdwx%78Kxza$CQSkju$nIp6_$DNS)3F*LNmq0W^n5Otq$?+z6uG{xu|MLpV z72ArlMn@XP(!{xmJ&D5Z+l%yY6O^VO7YI(%<8zz0ilmL?dWUX>@lm9bQ%#m^;_vhO zx7K_|B+7&?p>z08FHLWW*vYN)qNo`qUz?m6$lvE!aUB`W7+Q@S9NZK1ZX}CO8m?MT z5f4T_DJ8Da^D@lBw7T8^rkBa`CVE1scbcMXnx@`rziS4H;=JGgE+F9UtnNR%jT5a= zYqP7J;dyPPni_E3#v{xVGZViM3GDrcuV_l*8Tm2^^t`X9Yo^xCdAG2b8*rF7^R+F! z^s!=*%-%Bk_rH!Z(!F?Y{PS)y-M>PjZQ*l57F*{X+Jk=V8Qf{Y{P^;mKg~DOWX;F* zcQwV*>9jiB56_}-G*w93<|BU0K)b+Vw1YwiE6qKisF? za8s8nRmDzLw;kIBhW|DZf^NH`QB>qwPmLJU{1p6hSb?&*-OK=bR zNPl@dDv6%3N&NZYoF5f56kHB!EI&1X=YpU}8_&ROqxib|pC2unH5GA`9fK!5fO&R< zpvx#QL)_2VKEVC%G>&@Sgw1-d zW>i`6ty1<*pt!Nvu+j2MKG7#a-r@&*Wm!5%&<~Wp)pexm-U6xeezPQhW?SSi(dpO# z08p0u31QgZ0O-9QUc-*=4R0Iq;w&N&pqTgsVqTkp#CaxD%Ysm#1zb9xMS6`D5F;Qv zguLm1KKL0(n9~X}V+s!}Ml&)5M#qFsIrpWqsGnl-aJ1M!c~7gMjC(;Td#j#jRms*Yd}iQjL?YC%60!*l59`=g2_d3+N*Ql+MtQ*plcpT(JS2Z< z6*TuRC~@QYmmNj7W?Nlvt1D1e>(ttfGqY)sv|}jvX%>R55Kw`^3=@sv5W?foY{`LI zC+&O-3R;&|w-Ih0Ru*Pjg$!&9C^8zM3{^_Ng&o!~Pe3C9#>Bn3OKBA}@GdB7U02;- z{aW+`BU*BVMDPdNTD0s&j!+Tn24gwn?s~l0&a?%FiERO4FI$A%OV9VCK7{+~2YH?k z_=tc^{0cFyvJ)v~l1eR}8GthZ0(WZ?vY01zqSr62PjT7O77`{23JxM3B*D+u$nj@tGY6rn9#L1=Im6bFGZ18N7+%!?cyPCE&%qT+LO0xHc(E_P>9#OL7`?T#CBK>C-WvBmXYKf3>;`oxCls~2T0HgEdmbG zDGft8Lw`feSrp@)NcIv?DR9K$Lmw415?l@}CJY2i8m$GW9Sc!F+%S%@QfhZJ2ll0c z129s|u?||2%!4BXjR}{!tUdd(MpMs{!tM2_oTwAGw|9V>e@y}=Wbq@KIeMBON3#em z92#>zZT)yR%FCECS`)tm4EHm_u)i~(dt`P1ew7a4)_Su7F+&{jL&7jTBJchC?i~C5 zUX{+iPV^hjw$qhbc01dvUs?0|XPS0(-Ljs_*6VZK`jU(8qR z`A9y2K2!leBA!F~Z!`BROqt;RD??8oKBdX~9c^3$KJPpH18F=+5{X~Zl`-=3+hRug ze$-db*ZD`mqZ7YwzpXA%oig3GqoMA|mrndNVHTpXrte?eHgctHp2+wLIjbGNIRbQy zBoSNmd-0Ki{)m3ev*_=ecK&Hl2Eph*?_Z%x*)PM!ka1nKx}kCnIc`gx(d7aRa;Sy^ z0frR9EfyH9kvVF%$@(*HFMTpd*Yk5#&girK-~(3@9ZoyZknK|62Qcm(zm?qkM?c4V z{cI~V3*bZJZjirB@TeqViI$qdsmy55iF%;LWNDP<29vs;tTxd8HFKm@vSlF1-ya;K zvjQ9uk^Jp8-i%m<5@Lwcn#rs{P#BUsiaM82?j!y6$~5}bJb3Gc%}{IY-Z3ky3)to- zzzE>pK84 z^c^)F9VBUgr-pt&W8z%Xt8^r7bw%Oc9#Nr z`k=#b_U^p|j*hC!0FZDJOvee$Gt5{Z#!73(7A4{1EhWy9+}aJGKS!pGuaF~FpWXM5 zTq?Ij--ls6Mk$nuU%Ztw9<}!y`*TSI6?cG~@KFX>UUJT<9hxd-CX9Eb0L3?VJzU&f zsm-N0vvq0c5kc?&Df#0u?CWKAaJNZPw>N#KFRSS<|5uiYQ9?}hbO++Ue-BT`zmhL+ zyo_Ybj*3*JR8dCD+ep>~lt@Z6SaK$&BPXfp9IqdNQs;>wjB33hpLnSeaj;Un)Ov=m z4UH(rBakDtra2=+RRMNgV|Sjj~ zq?o>>)Oup8WB03S7xLgx*Y)Ng&IN>g1WVR^GRO|X2=kBtu<FigiFOQMA4^?bkkVIXJ!1#4w z&5(dgpwuB{(wKM=wqz5I14uBQDc*Sd)!_>W!Oh{KqEskK&xM2oR7m!x4Itm=EwB$-)jc7Xt}%dtJE0BNbb{#R~+ZIav_qc z>ospOBjQ59odaLkRoK1Cs;2dvKM`kvd zFg%vgDQX48RCGM_9xm|Xd1Fw799buAZ2ao-1vdIO8x(%L1VL>}lXXSpP3E*5Q(Hb_ zF8&wN8*QTfYKZVlhPrNF7Q+Mh>P&#^qZ|3#Qo2jWe*i{niZ>-@chGv3CfKO{zF$!;{ z=ax32U&?9`pO-p425i!wyO6QE9`dGh0xFG28yy9BU|`Fwct+eajW#6k_L<1C@kGtpZuJmT0>@SNjp$w1Mus9{!18@8VORHJf&w zc=5`wyl)< zS_n193IOt(@rZgo7qT%l;$GP^eyPe2|439t#`I1%Re?w{M^P9|j#HI9M;V2iPRS6#3waDjqbFjJR}L{u z{NSx0^5?xVdUss4{rB`66S}eGi5~#yiS0iOpMhFwPnD_e&y8KAy(bwVmOX%`*c(p` z-7>bEN)(ZB0U%y;zzhS@){2!tcu+#R@)J(%UN_U^_zJS$7?p{)@Z^Kp$U+85Ve-Ux zz*0Qs6hLb;4Co#~>}A4ls)FQ0CmL&RDC{rw7LK~tL9JnJ>{d1Fnl4+`w)@ljYGl!z z$ye<7ML~*8{L57zXnjUfKEOg|ILSgYhDeEx!lB^x1R~AyR`A?fGW7k_&D_U=-h@q? zn#wr%=YpDg49k|hBpJOSwH6A^5HE1xVLedftUTwM-F_R_6g2EU8fZ<}9MVEx$}oh) zT_=Z{naoJ^;nim(C2%TKG52NCQXDj6nS_hc=@>UU*oIv zjUZ+y#1;u(1B#{-U{u7YK*I*PV0%r$nk`ueQ3omzHuBZ9ZVL{$y4^hW848(31c(VQ z7#Qy`4%u9!&;n4jF)rm$O9wp%DiStOa!AmJUk=Q~jD=ul3K$#R!GuhlK{JyQO{)M# z*eRu2G7f?cR3U6`oGv-vv_Vyy=RmWhr3C{>xTKbE9O4!6A<99`fi;AydTu%{ zdo#bGojbnl{1s8KEa>4(%uvXH@g2umYE+u8oCBR=xPm~LfKgvZ?r;YHfDjM^00aO- zLIgDc0A5wEs&WBJiL9PeLk9i;V&wDEAOm==(X)KDjpj8k(~~rCR?!1R?x(YD zchV$Y-#?Z<+G4JowC07zq{oqS<6}*(L8tMtH0Z21W2eJ>q^qeReQs<*;(&5EF%TdC z7%>2mseqfS0>STTOR-CZf(XSX1@@;4!4yullt-NVK1hyA+9O#uNg4?BO;MAIJ|t=X z{XcaD5lAYa7A+hYdL6b>#`+9FP*p<)f=&sO)_c{WK3%(OZP%??+s#^4(Z-R)G*t)2;| zzyJR2>3uHFgcH`bESav{ur6&HC?5QFuxq!uvtF5|t%%b-6VAk@6(M~7^a;Pc|7YLt z{i$MAo3n5YgaDu=PA|Lx|GyM040_j_sdp>>K5gpT_PvdEx3o2{-nMVKw|jHeBi(K5 zaaXohJ@nI_x=W>pdZ3FSo`n}v1cEK5jLk>~SSsIlKt=A0H6y?vRS$}ZCr!>U`k0pE29RwzM>P^TM9i>`I#XvwNV9Tu z$o~q%;Bu1qA)Y=|ORhtWAG(>@5p&}58hhZ_({GB&nV4$C zc5cLB^UpSATZCbC&BJ!x9Y=*8V_5^suywG{zUdTjlW$kVaUx&r; z#MT|iLv?ZrwcZ@l;?_*5;DQTs$4!s=l^}yUCY-KIK0{$4u8WN=xy7-<(B4Rqjz!7Z znTa>fkwlWRjM(BlE~JHEi5$vE5W_|~k9YKuCf6Y&5}J4X+7)>V+l^h^oal$*bzO$n zZn$sB@x2}5&LQ7fsSrN>+3z+nhzIDJ^Xk_4ZKnj3o}8vmZMzLN>g~^Bw`@Z4_laK) z-m)4QOZgl&{Z{^ng6qr!V~3o>zYK!j%}ql=Y21NJ&i-tE+eRcT@3yz38MpsQs;^@* zBxBkBwEb44`qp*94zunH`m74GC~o>G1d_9{qI#xs3WASOBJW;Shp20~zt8Tt?L=bp zZtY?IwTV>c)%G??HJTwQ9`a~8`<=BJgMLc9x_wV;lN#N3bEGz;06$g z2PHRuwv%lm5|elAY^v=3-!;6$!`m!Se77g*R}cQCKOx9G;L*Nvz>?rOKBnUrCjBy| zM+EyVd7p=5+la*F-Ije{zqPTyuB>bxa@To}@UGnwVMoN$?Qo4K=g+T+;nnB$5b zH2W+fj{kOiWGURM=8N5>>%R!_H|TrA-hTyegT`UfY(>eElo;hnV~}~BQ2al~NAi+5 zdFKCtfBSYPKI9jGu0N-OXTR92al>Lmxw#o@j@m%l}RiWQ^bX8u3i6^Ki`AeWiPvojgORrfty=14KL!rX(dR@Ziuy}i5dnYdrG+MDRQ!9YeuN!po%H|!)sOYv>JLzwOR z>nWFeFklU$JR zPI5PjclY3vfBi6^N|s74h;1in7h=My*|ut%-F+0{{bOSOo_XQ7#A;c(qU0|4A`jR} z=a)GCeJRDQu*xO|I>|xo;7=8tQ8Hd)PyRnHKE?XX-?P5QdF!6p9WZbavELM} z`0s%JAHwf@lHx`90^fyv-rO2X{koN-wEy{+puclp%!Hb4uenOT9_UPMGUTnl3+R3D)FG8s{gNY~St_Ek)XNJ?oBb zW5a1{v1PBbZJSzSCOsj134V9)?XeClO!6YkDr-6WzPfhUHggkqd>dop+lne>!V?LV zrV8Pa&}t4^Vs6z~GIM8ts9C(?<+q4|X`&YlYu^o~%B4>VMZ z=et`dc@1d>QT$6}y;~bMhahYVS|K~+_iMJ*C#L-(0>f-tsWm%o4npPp^59G>Qb-Db z0qZN)aw4$88Q13j5o_aq+6KJ<7oANh$B(5>T`Q%9@&Hq z;m`daF>V#&Koe3ljZ&hyt>-drog|qQPBMI|;K+26uw&QPb6b4?Shn9{9~~CnFMB}! zx{`+P201NC#;-mJ-iMp9SoDC|DS)FT;D0ZWO4=iRqLSf%Q!--B^ zr~ZD?x~iAcXEVW4qozLR*f1$1+bA?zoE*YaSX|z(A;^^7=q7$SV8s^^kTD|dWjC_Ft3Jr^goJb};tkfud z{~pK7C|B~%(LNmb4~-35-fRvw0*4eH7`zCt$3c3@AJYAbtc1k$h`D2|yxeZ=506e; zi04Sa5E167*Mt07Ynb_woabAQnOvM6^j4nfw3hpnOb58FvLTZpx|O_S#z|VT#T<31inIzdT3Yxk^XtyOnmBnL>d1sO4th$ zaPC%-%CDUZdD8#`@;Vn2_Jcq>si9t?HL;C|ou{jReI` zT%f|ev;g$MEJ5Qy=k{67rd$nSQ-4~OF57UpSA#|Zey+VZ%(=5b>`Ex&rUo_-t>hiUmsgJDHr@W17Vbz`zF8&Y!}XpvSbC`U5R`I0C_MP}Z;SR@KV3zW%4{ zuHWT@<_3w2j*XCPxE#A##iBVMcZEH99vbfQ9*dvvl4LRR_stJD)0}*n&R5HUdJCev zAH|J1d3TR0&eZPV=h_@ww#;(?bGI7bGA&cwj{G?sB2EFb`tuC`)7+`Q*1nHz^5Gr3 zg@vqjwb&c;XIZs@?VQU1?`C5&v{nDv-if1L{d<|ms;X?QPW|%^lESaGr1r(dgT3Bb zT>dBVcIq5=xC*e82~oT0luL-$b=*z*6@fpI8=%yzoC<+vT>jyLS(?{i_}AE<*}r7% z*K8HO_2I zb}i`}9?6)4es2sr%+kxo3tyhS{E4jKUKuG{4p5*IN50dTmYbmQbgA3tzmx);?j>n6 z`7YrA<}Zv)wO^j&i;l{l*_d!n-jL`vb4>an3>Wd@Bsw(>4`17*lQJ^CkYMqbtjwxO zLzd@@jLbBrPFS!PN4e)z%q3Z1URbb_O*^R=X_tXZ2Kfn#0>xPi3I&`~oixsi5RQL- z+jXbNH|OlW=ve>xZ`X1nbBibN{ODa;_FqLl!uQL6z59lb5l$FCpw2ala&gmh)%f~Q(zIi(we+lK5C5K8cBP*JJzgj0s4wd#k z5wTk5X=&e;EH~9DT3HeFtWUd}a`kcA()uH{{e!hMG`EYLI8kn)ad)?1xI0^@+?^g| zcjx&S^X%4AvI9MH4DSqTqXNS&_S{q~XE>Vf^{7UyU#CV$51~Kd^s#j%+%-teh>kgb zm`2HF1I(fHe|=bfwP$CWHfyWG-=lq*4O~>%Yvr-+Mi^&FT3NG6k!oi2BDx#t+FXXx zq3mm`G8=sS3}edDPP3(herdvITviKf79|CuA$?xEeMP(>McyGjUZ+GxI>~f8-#;=y zw+;fR+s`+g(%GF1q87cy+aN_=6eRI9@JkoLE1~-PVEQXEO6fb1QlTGehC#q7t=SN6 z&oGdZIZK_k6al|wHLTaZmdZbQC79Zd-)5JJTaYg9?=wUeyBt5&{75em*D?K_*JkI- zy79be4!})0=H(e?+~r=VrS7%ru%#~{zigt(Fh25^mvY&;j<cwOG3B387YXq z#=q&t_}K|`H%-#7DW|hap^T6-kl0Av7(z%^uoREp<{zs-F={3B6IMgR(ixtx8nPTT zO8Y#+o4Xhyc5+6^KopXun2Ya(o=5_JEURu}ad$USxI10Q?#?SZt^eC``D=Gd8K3LS zV|c$;=j*$$#h#0b_y~8c^=)$LtI~JaVCj9Bw>Iz6E1cj~ONtVfu;0BEdY&!&kBt~X z`#KLRBEJ|j$(I$*C*EZL3YNCexBkiSZ}}uKE+=4BZx3CQ^V+BBLg)8KKh5%rSJJaVB9Yv^a~I6SS*wWfoTWHEC8A-D@r+80I4W z3`@$=zQ$s2YuCE98Os5-Rg3)kT)w+^OS+vNE-gBm4d8k1Hi`6SxNvav@4Z> zB1r$EAkiV^2X^Y>JumO59#v$>@mW8wu=AOJ0@Cs z+vdSnre4k3Qr%g;l1v3;tuybL1~KG7=Aywb8`9(@daC(Zytu4!jdM5F8GfLzRlHth zXFB%rpYO-LTyWFtn2IU30gNXIEc0uw7EiS6a1dbJPAkQ9sVse*$k?>egLh zbkC)!l=C^w(*EJlL(_%Mba>u3pPS*CKtQO+b(g}qmSmY;}Jw;0*L|!8O-Y<7*|Gy_6u()N;D=yy&c8XO0`$`MocHUUIKeS9331=qEOqt{Hn_)^*?4|vycBZ9|Y#Ds4 z!IiR7B*%B-sXyj2*23A-;atyq6hxV~6P7>Lbfu#?c1>vYXaz;IkScGzI$-iVneP*p zqlzBnRRbEM8bRVR1Y6skogRWZdUQ9e0u*ZFV-dm)31LPTzduL%xsUfI?+d8|f^X zU#dSpt`@5>v&JFA9!e9gTg#qA^yU9I$>^X50=O`L4YQieZy4-}HntYMTJhx8=zl7A zgICG^@Rf8HX`RkgbGN^g;a8Ck=##^qmqY)Ky3(vkO6oN9=)sRUte`_)!t%CS9-X6e zHuWYK006?DF02h&79~L_B;d1Xq6UZn5Gg_gz(frb)D>;!-K^WRyD5JQKJ<4f9<$`P zpP6teV8=AThFJhp6ijEBTjRrsFJ;Yp8#=(O1tRQJR83ZC%%P7c+afOWjhoB)V@nXU2zt!XmlQ8i?@k ztALt&AOGYnBsyw5SvKLSi*v&EylhLIv5BH&$>eA*LQF;SxNDR#wY^;F-d5TpVW!jy>(>6 zuVmNNT3Vz1H|JFJTXmnI6@zRFenK{a;!01)&YsLdkE$TrGx?)h@nX4p%6d~!@7EwJHYlF8kDA< z{#wVbXwy3@wPN#dwQ zxPl~0tmu*^Qgq1^Cpshw8J)p-+P};;`!66iOu$-{CW{h?icT0r&P_UVgvw|fi~*bl z@`7aeNv>3qkcL(m?v1k?-!#HGuFhMd>a6@K8WsdDDDQbDX{zWgHZ>ySTj1>Y6rB)^$C}wDO8dFh31*i<^bur-qDCV$k~4&1gV!_!)Y$)M_){}K z%_5g9WfK}Ld7HRVZ?cxcAt6vvG2sZVz*x@&C_Qfy34>c|`A4?R|6Ee^YEd>J$uTQB zBpDQ)vW$sNX~sq;Yh9dn>f3-P@EKz&lsv3hl4w$N!ZhV>YmQxoD5A_)uAkc&puca@ z%2*twbBEi{hu5848Ym6h-*ghZP1=jKV)mWEplxqz<44Iwab5n_kf-|`%phC$sVn=M zz9|yOj@_F|k$R?h3Mdfw5F}y}j}%l3nUiA!wvg)zu@26bPK8fRq;8I+WC)ZDh+2?6 zPEyEPe#IwTPFA&a7S3=724g zd=b_2;$f^=s`!-}C#VGFlrd2fA!<-wI>{(2ourf$PIAhLCrKb`f3&9fbE913HS;Xx zSd^x$bdpn2BJ`w3a$blhmrXfTX3hYm3kX&I#)dF%DnT@u+`hsmr*G>A5-= z{z{PiZ|UN?)EB?ZPU%pK4}DeAxy&n|DOS2Ole&E?jRVq>Ny|MM*%+&=f%ffQAYh05p)$1JFl9V*mQ_v&{M0XI759KobTH z02(N0kI;6D^ECk8)=I#b*b^b8Vy*-P=Qzq61(EQclh8@@_CKl%<2U@wxIlH!>;BQeFohB@|9VA$EGABbMep8f!?paf;EddTufUfJH0hrL*k+P7k&O)pyd9NcDH{M=aAsJN#+k(Z&p{%t$Zmb zK^hl@8tb@sE8^#d#0g9yUD6VsZ0iqY7;*h!?_m7W@J*ZHU_LG~z@c$uTE1q&Z{o{zz4Ti zyLE&3X5eznvYD6uIZylTPpjvaxvoERe=i|D|8ai4IqPyMOy-LpYN2%$%9s@KaD@At z8!&!!(vSYoQ$|?BsH8?!>$aMKS(`2Ew7j$9`p>`3(pgp4smH9~kwGw-S1!DAF{%Q} zgBaBV1AA2xl7f3|Ck~P{LTALh6hXjs}HPi|h83X`}gxJjA)-k0N0-^%U0KD#E z4bz8cPj#-i5jN=!lmx_FQeFudEIR2!CV)%|Faa=;!vvN^*43WheysP!=!dUc=x0J!bk{MtV0N7M+CtjSRpueU=1*mhP}hOPfW07(euoEo;pTx z%%-_NlsUgw4l^#U+jft8LP<^DxkPmPt6jUg?w^-XQ2i_=LUfaW=lMzRWKOHFJn<-I zmQV-M)MG?GL3DGL6LuSEwbxghqugWfvH9LT+s?bWTiH{6l@U=gq+`4H$-6)5%$iv= zIOrt>{^Wr3UUH{sR6!pDb;e-|2{;xdKPr=&l2`etQM5HmXdA%usY7~hg^vG%t)QW8 zh!_e;jNY(z6U|ilb#fadLcNyL%=`a6UJG$g>h~1xb=$ptxy%0m=`&<~tj=0giXZ5i zYsmE1-C_LWzg@jret`P#ZPz&XrQFHKx?;@~w4?3>;zfkV3F+jFs-SNfVo2u3f~2Wn zI3q^^Ji&@K!x&c$oKS~Q`@Ojr=PT%X5ETHOo*@VjVJ(7AFO=S6`i&t%#--Xlv>^jI z>M!5mWb1jhPt%9}$?pCFF$x9AB0FosfQb05E~U z27n9-FaR)+!vLU08#)NoJ4LBCw_y?13>PGNF#|x11Hc9a@e!_qiZwd?C_{6IgdR>Y z00F!wAP7sST6>{KgVUv>T0(XIYDi@k&iTPr?tAx6NB!F#6rXTpUY-Ch7$HdNrO@|~ z3iFKs_4|+#%42e)9vt)tF{*eNtq-U3ZJJF-D6f=55w0c<%mXm9C4x)Qz%lZy9Ezeu@0_<23+4dA<*`~QFoQUa-Tk20O^>F!c0`o9zfs;tgL3#u zID{E-q(VnL%1J5UJLt8@_l$B+VU!`rPs2r}n+PpcKMvwOwsLveC5fsQaXCpASkWYn zr09}IPIO5mF*?}f{m51Tj{4i@SMqlZluWBy2IVISBSkX|ta0hjcDaf53BfhYz?D=m zj8!rPlbGd!mO88(L^h-UZ&xbB&H9{gPcyHt>e%;DZI7g~1aoG;h3341wni6|&a=M3 z+bdT7Iq9>$w8+o;zl+JLEdIDO&vm<#i@edlkJ`GPd=76%P%cg#b)I zgr?)SG0I1P#d7CBI-RFf?f1*DBI+L*IVi$tY#ieu%=EikJN#USJbLqA2dykun?K5t zfgE&~jR6~JwUAGsxS%~IdA$!;)}ZH{4AuR#Sx0TM5z}BNf&wwNbF& zu^VH-F^1&B?r=9GBo$amrSmov#l3jFij%`Ynp2yST#;Fjj3N1uJ0uN@E6jY!k~1wr zLaGMTYY485b zTQspBt{v@X_|aI-o?tCXTvSA4qLU`F(Mdr`=p><>bds-Q{;yVB_kBki$g2%#n#a5g z)G<*~u4*Xoo#d1h&5%po&E1~GhNv`iOTdwqLZwJ5k+FC~gIe?~Dg{Y#;R6Xb(Ru1G zdhE>sKJ2}A$>vMQ@{ka$-207R^0&GVqt>}g|UPzbAqqMyhNr0e%@*R zr+xx`xKb!A6iX1{3r`gaD2!ej_51B?#C}H!7T**MC=3dE%^3g+Fi`_&Ez(l>rD6jC z_K0OU6ggdX44MoadN>&l3eV6Ug*D1LkYqwHBG6{igfo{(m9PAKxGi_mBI8L4*Fkv{19w#6g>P#QoE2Y9vUWSsM z`aYF~AkKG?rHM>YIo4Sr!S{56QAArJv|69FN7%Nqe8v+5bcyC%Ata9TDS7<~iWc90_U+Ku)2l0CS--X^4ad>2pqGw+e^Dp@3@! z9#QZj(NMsjr4nKkCb`}ji2=XPQ(9vr2o0!iaVD!EZ%^a@|DT=y_Y^hl@KR}OT-Li> z@T%WP=Mn?(hQ?>TTxbE%Jx_4>&o81lNec*sHRROKh6h*6I1Cym^d!k=lc)VGnV|!S zz@H-w23{>3j2p0$q(PL3NdR=_74p0wH9S)a6g3JtXA%PNfLKJlo^rkRU<0(8PP7g% z0EG$(<8E=N;V^K>Ka&iABlbgjhZLGI`I})v=AHqVOG5pBjAlUnA~8c^A(3Pv=%SCJ z5TK(L9uIqe6nXRYo~L*q{b)W7GFFOcmVJyijSy=0TrZ#hzlj65vBx! zE+rNb4e>|hB-I4N{_{*|!fB_Lb?#{1uecPb>|ns#o4s!KtG5DyyFOTta4*a)`+SV1R8V} zWJARJ8iEXqsUd1h*j5b|;^$Js`xy`(M-X|sqf7u85D)_Z0{}Ba1U3KwUt}KC_y7Q` z7Kh&;=DR5AY@o=pQs4zkCARR3dlVeITp8Pp##%?o-@k+71OPKKcr^fk3t;^u{a@IZ z*T12SBh}F!pA(ZUeaukaOx~~AQ3s8z#u1=pJB6g)P|OX)I&cs2x+U#DrkhQ z$jb6_aNMJ^Edw4{vRY{sy3K>MXjQ5;RD3JgFJ~LHB%Ljqx z0fan7y&p{Fiway<7Hlq=rPtTsmvnTe+UcZAbe5!(_nlP!x$n^ok(`)_ogz?a50mRr zOa=W|P+wWk)kAgO+l+P4FVjCS>d(tMaJYv%3PWAozu`XV+Y#Yy<3h1tv$<^QTeeLr z%7u0)i>w!}Gh`@jxB&Q4_3kyC?I>5r!_|9lf5Pff$A3%y->Xpbsxh z4%PM)_s_QH8REPPZx4Fv`j7n2tzI^i#Ox$aye^3b|A@)~hQDG1)D!AZFR?2e-)q*x zm-Rk3y#n9*Ub?EE>b<}2YD+Q1RIwLVXCWePs$Pc6&FV+gro~-T;EWZ4!Ja5O=Ig18$}$lI8e#h*?#O@Xb2t)I2GTiV)L>s(j%mKH19 z<1hCe-@0dGb8T^Hx3d?yKO?{Hg$v)_{*RpR^D;Zf;M&HW31gJlv6`ZoY9=VFm|GR` zIVa>0#|*5)V`jPzt;aUD%ewDDEpChZuB~-JU8nC#@>ij1&WYojRZn(431l+bIF>Dl zv1PI2N5N%Pc_~+wVN-GjaZf!>$qZr0a*!nLP>$-I(Q>j`zFAi`6-hTybHZ7T@aT`= zD8SWqv_p8-{UA;j>*8u|TlzlkHZ}irq0{XL%4!e4d)?~O6Q=|-V&aICnRjXI*WC4- zrJmLus5Ay7a#whyo~D0RoVEmx z{(a;$gfyl6W=*Ukj?06()^RLrj49RDiXz_#>8_gMS$PT&! zG0ss!-t9#u>h|J`|#egzR0xGneFgHv;WE7 zhwq+!MfUF5?l5id*LzRc_t}PbC>LM>-@e{lOjQPT+a$ze;l92JZp#^90WY;~Z zIC%`4b0}^K`BH%mvLXtjvq>atPAN)Bc+_#FK2h7oT`SF(B`po=C>U!TES9|ts9+!b#O8D~h#5Vc7l$u*8o`!mE zDQe)$90_*hL-X^D^Oj6FYR1`6&aFJsRAGFwmmXm3OQBb6UYm~~;}UJkpYU?Za6F(Q zVK*~|22)+l$E|5o*Q^FwgHQC*)jYBs2zRK7FF)rwme@vs0n<@Wk;d7WY)(dd2OvjgS>X=PO$>sHH8?c$N7|-boepmh&U6Fzw>FnzOdp+rZBK6 z%NlHzJm6x}ZpD;NON(zSl;&(~GtoE?Jpa}g260TB9ZW8Vk>uCToRzcS2j;LZl;x~s z>By4ck28vc=-Fdqe@@UZRP&H)Sc&(g%(N~?)oqg;b_~gzHfW9N$au@2uGSZ^t1~{L zw(Emrx9%~LlgYjq*jlOB&ri=f($71k(@?7BO&Bg|5jR0nE#6lw>SW9qhEvDP=G2{k z?L4pJo+d&|_OvFFLBpb8#k8n7cmmAZC7x66jak2rqF#tri5T9Qa(7vf^^~s%W+(A= z#g!R;r)Re|OhVd9$kXSNp`V_zvp=5JU%xSHGfp2fKVLJhrvrfx-b|)g%-x|B$9d7t zRpIktGg7Lq#>TC1i9zZ?b)Zxe$#Obu-ex0aKCXG|A0xbVgqF8%hLYaa+uj%l+uXC> z9UK=j3RxT9mYXjq0{THG4g&5^V$da_iecsh8AODZ5&h8$F-3a zzHEj-YMye9kV?0S5SAlKM|IjHrX5=Hx)EHXt#S)^`d+=FUdbE0%I+DyMPh6>LD-#y z^43U3;6am7hl0DnG$d(9GWq4L97iAVnth0LFQ^p|9+R}7ivbzr|11h2CHnBXL;WSa z{m5g-W{1f6e?BI88){RI3LM6&91l{xay;>k6vtl+m;ciwWK^C+GHOve88xqBC7!;I zqxv=|U>>?a@a13EsmQoPJ5(4hpiV&t7z)>&$ZQPCRotxjNm$ThNTSU-;mMk$Y}YiET-W%nutPPYa@5_Ws?vO>S=CFOBi*L)T6BhdUC+51A-;d|bJDyu@Xk zE&~~Zs}*;w6%hE5#)l3P?Y(pVB3DkO_`}Dr5FrsI6LjQB@MF+sSWY~_O{>jQJbFi~ zF*cH74|y?=I}8FyN+`0yojd#%5^=*iiIHa*=-Vc~iDvo01))ibKIC^$r6%H=jeu-7 zl;y2h^43;Jjp|EtHIu;{8|&-)Q2Oy|Gw5#h@_zf@r3u#0{nx)zK63D1qqGmhHJ2<$ z_2p`cDl!koSNK-k*iRr`e0s#(Z2<7eIvQS@r^di^4eZ|^_kMr)3izk=?4L$5|4{Al*>S4h2K zmXUD~=VaEg`ZHa+Cdv*aVjB!}AEvgLYqT4AJ)be1l2IRF=Ic}$U*FeDyzQ-->!0IJ zg;CK9!G?T9oMkyEn)SLsC>>(z=3z&^Q;ZW8YwYXP-Su`&Tk!rldabsts@D<$jcO!) z>2+mwjQlOVzq&EW<^fBi^g24PnWI@5t!3D`AMU}JWlR5ci^ZXX>#hHG_<0I^g70QR z*QjkVRC<47FC$AX$;ZL#$nViF$KR#28(jAS=i>~=68Sn~WUMn>b{Z;&!Wg9MSoOygK*XjD*iu-mPD+*Q{36 z6?~>^>Qfr)=RLuncH7&}{ax1Rsmnv~)g0s+={My_kNh2_@^_RjUv_%P%~36Xu_PLS z;rU~Uj@(KwDoTtrDZQvJX3ojVUeL@;`#zSALZ{FJzr-O54%Mm==cWBQwjHD7BYgpN z_K6I>@6ROPPOUZM7>9$kq0cE=TI+x&B8vw)J}$CrYCY4%?m9IzK7zm8{9;SI`AMZi zyVdm-xkma88B`;GNa_5&rHeNN9`ciu$ln~6iAefly+~;$(x~(@vY9!fCzeSkVNkPR>cYWN|X9XnYWi#{r zB==^GTZfFzy5hDmN))zh*-Z7%?Qu9Ms=3HD(opMyANkSRU8MZ&q=z@*lKHk5N*7_t zW(gUSY1By{Dn*$yGWucl7IOvtFU!5gT@|n)XsFPtri*M$g^bw z8rMIaPR=AwcD=Fs<+uM|q6g{F(YB4?d&hO}%Dpf*B?x{RHLaz*x%b!y`dM+Wv6H6pnEQ;ql;WUpY=p#I6mT*9pX1Tx z#7IYD#XIpIw>1+LE5}d5aGlxj+u05u|GUmGrFq+&H%>a+bxoxq3sO5$orVJK}VUnplN)l{+^v_vzQX4=Ce>qaAabt9I%ZiJGz zV~2T$Pr&?`Q*_@I8LQIwV}}wzhv5K)BW6a$qw1JB&C=Q7x5WbGAn&B)YtAZ$M zjI(jBhMUlzorEzDb0m#btURQ@{&Md% zoQ_Ud`)i&}%CZ~acNi?~6anj9TJI6)UIX-2(QOVgxsZ6MD$O|cm3_HS?90=0;d8w&$Qj!@>)L57<_goA;<~QPEa8AmJXbbg9$3K7y zp@_pMLxG*kxJ8 zdNZ#{UpVXLpjn<@*gMj3p0yDTn&7&XYw4Q3tkIvV7`ub>L#l4P4mGwBMVyy zG8{z+D~L7J2reSvo#&=x%tV-q4a4gfaRf5p3nsvqi5ysYkl_gx*l5M~j^x%96sp4Y zk(l^E8zKwG8DUBW8G*?b8OzQB>^Bd9#>gWRTL>~72m*qU6${Lf3_6YGSxYh4tF#(2 z=}Rj|K%TLL@MJIuAOkW34__;!G90J{TZ?oe;=HhfJ%NkES6MC44XWYns4GHU)V z{`w=7?iT*~ZISQr!`KI+_a~^ssO&s;&@c~Ry+rOu+1q8*!w0kcxEl1bT~xhDs=}89 z$h4SJImL8IQbbq~NL==E`xItt2*Ksv?fzbjSb-d#U;PCu3fgY z^Z{xnk1Gx?5qJzw1OyYS65WWAIYl_6HJXGyPK+djB4v=TS`w#zMd)%o$kRV!f>7Cv zIQGZUusaeGZ@l{;#RMwGRm9>&;;JphfeV|SgyeRX9lO6?X=VDXKad%tvpuh+^}SVR zy|?ro{4O7;{pnNvN%e|zrUK@uM-k>4BcoH0kx@BF$fzV_Wz_!%BS8Oi66SlZeWuUO z@Yl;vdASepfbrSO75?n(Z0H_)CHMdo!(3#o)ie|t2ZuiVQoi_Ics}tyuzo_5A;?p! z)lAVGcWhhl1`q4FqH@uJz#+DFQ-6eq4(Eq{>BVv~>!*u&s{iz>lcdCWPed_h-|r>- zE0BmB=R}e*xRXJuW?Gnx1PEDKe&N%)+@8bjVQc*R5+3*|x8v@GO`={VKkif-DZg_F z&vG6)_vc7srC2SBjcJV+BM}8%i=awTJaUPJGRqo4mi<{a7-6`5(u+c7SWqfd6e{#s zL!dWQ_i>CG5^_lfjLHH9EiT%1gYK0yPSa1m$Yo<+K2>+TjT_dkQ|m%gn*GGW1fkwY z;KRSwV0^6S6J>>q3#N&8V2$yPdE8j~49GSNnRf;I>F`lRiUpuk9AYtPM_e!o;u@Xz zVS*z@Tc|Rcfsm1}UUwiwFh)$Uok}tXQ7WaF1+6K8MbMm9$QW#_1Y>P$tZg;zS)VK2 z{`Fl#5pP2mMlB)rfs~G6MUsd=LMv6l^c!!)#&NP?EG@AyHjuDoo$gs|TzuI0)$&Sj zg%T)-rqIh6+*4uN_0Uzt)<_A$*HmL;A}G_^A(>m+b6Z_xvtN$badtBo3d4uCNHX1p z;@@Y|H4Bu(SezEju_)jw9OoD2Q@NA{L{Mi&4mDA7V0eNiLw0hoA3kTLruX5>oNzqFBV?*t zgREnOD1m6Dq=DU2E$snhjBC5*hX>gy!W=~9%z!*j=uF(*9Cs9GEIwejC^Wr@;ju(vwU+f0P=+fz)&gvNJ% z-y`Wt6#`Ms66ctrQB%y3s5z#{)Fd-xY8Hbsi29=MYpUY^0w^$Cz|eC8OOJWXGOCa% z_z!w=05{Y&B)Yx9`lYY%Gd1i$)jJu4!b_yTnl%2noZg&v=<2qYiqy}s@Sc}i>|;}$ z71EkN9P2H@IU~zyhHx=5g$d+ZxH(J)p67i&JdIZLQT|#lRb5 zYS2ZjSaO}?DdvC$IiQ{atd5jN?1T@9Dy&99!J-=jH&#X+j7X#*5RS8u&x~N1^K#ej z4em+I{khS#FW|3py*xpYisRXC_|$huRPl;D9+5dF(w-Jm74b@rHP9l8SX{M}qOMPU z5D9oZ42e+HUMRhWq%nKCgCqdteQHuEcc3nqz23If3dU>A~?3!o2#AO|4@As;e$jHFStn4DmUrb3Eosch4X_#rp^lyw`++d@d(_lk;*8n zRmmLSO$-6ahmo7$-k(lBSLW5H5)cx&PHqf@Qmn>^F(wcb`R$D#06oo5Eu~t024ZW! zpP<#1{?`CfjsE9O{1o)c9rA=N_ZB2BMv9cgGi0aUq!5%@=_}9|P3nn-Z_SssL)&lK zwRiz^yvJ1N)lo(@Ji)Gm=WPl>fEEA(0LU~Tbt92RCB6L{ZS>#$hT#B35OipsAOMOC zQ5hP*mc2;Dl4|2ZQ?H^Rd{f8-#v8nC3YD)U#K4!z5IXO@Y{fQp) z9km-u7oVuTH7z8^#t?})BT8QsCLog3X|Gp%0zV*2Kh1^b3B62uICx@0Q&4{yW3hmt zn~+LUCBr5r?fTAc>a_WQY$ud9P&mkcyz13YfJCtR!BJ zJXAk2}XM$Jh_qb8&xQM1yJ zsA>MlJDZkyFU1b|Xcz%-4)dicR1;KWM%PjQ;$}v~5jCJ8B~)6^k!nuB;u|4SXNlR~ zuSo+Rr&0Cl{RCuIc3Weo+x6V}UCDVJGAvG<4mu&cLM#*?rY))8SR?h4m3Hjo(MsO| zntmvp@SD`L{o2Hs=$g*=MZWKyz}$mpk_;V|8oSe?Zxkt}75Mn$(Mr>SH}x7V%PJZK~!gzes|yQE$`i%jmNGIPTmVBrVZi~isp$0 zgd-*jP(2XV=7}tvF%vAH{xz+o;I}(#;4Ufpd&QZ#!1q-3WH2xMPAAJR`J3d~+@8q) zY1>c1@210DIWHNu%JPMC)?lhB$Te7i-sU4_Sm$5?fMpsM02V`7*sNUH`s%ye+slTX zZ5nQCkn+EM*`b?I8HNEIkCy))p&UZGE++qJQ=h4DTcFKKA}s`AbW3qla6Js#@On z8w~F*1${;V5buf}Nngj&j>-zN_36Bt6Md1nQ$aIEWF6-h#?fK|wi?Jllrg<_Z7qWG zZc@prFepIg@=Ee|OURxIxUr6AqU4HDYxI++Pwp0W^ z9f9VM81T3o5GjJl5w`gMIJ};#hFp{Ym^q9$Nh-vI$QU$rOXFCarx4$Z8wdz<_?{_Y zCctM74_<8gfKKOYH&I3ay)IG8excMuI1-!2p0N4k-<43g=jo((hAt zLqy0W6dM?3Q;?#XB%L_Guu6jp!T0r|x!nL4X? zV-AZHSRr-n#+FT;3PXv~Gsm8UmE3$oM@U#SoDyboI>Vf#2QTzFoiqIiqy`jh(NP9W9XS!8P?5YbeMOr zOZ0%k_g5e2XUoTrto4t7{4@3&Q54e zuykH`(oN;9hZ`{$c`$~GupG_8ED|w8qmGC^VZv9^d;mP}U`4&|h9ksHAKHlsI>I+J*+SK>92Mh>zhRSs@?wjeU|Uq>977} z-W3j~Ha|PzWNPj@N_zJH4ZUN3qbsH$$fzL0qvi}E41@!I8@^ZEgZ!R>QzZeRDvlay zD0Xb_b4*O(gc&6I5+Gma^sK|0O`mnsb+|No-dw)w6`CeHzY;ebl%|Y#s(a3xjcHf{ z0C+%$zqtJOVeZ!HA7Sfzc{q6#o=Yc%m<^5yJd3tPn^g+Vi77-%f`HjYQ01Rg!Hlr~ zIKPE^_RgVm^y>u4agh>h<~PW=;4KUmVz?Bai670H;^TNSkUbC&2qzpAL>@B{C3D)w zBuQ+c3SlcVipAh?fT4_`kWlCWdDJ*KfoVb`Qt=doiNW>p6o{Ez9R!SK1cnSl56J`A z2_=zJ%kf*3nCKwgDY91_5j6|}mlYw$uC!zGxDJtyS05fu^Y^wv&feLef~%Z`SYr+Y z2}3;+D=B{NcDgWDvfGfFtb)grh+&c^aFo)R+tg3k_G8j-g{0h9b_#|dDyEB6);>exKNW!Ob ztOboLmEsa5Di1(zg!{WCnBM5%^PTp7AO2g03wqpPN!&R#TB;LqzDPH5PER2q8l@p~ zD%Z+qiPhghIBFspt3bMxn)7j=DxZRd1Ly=CTsF~rCw!hICN~p$$l)Rk3hxsHlyTXm z+hEkmt5yfxIbCM_^*MwmEQTQzHAAF^>0%N&muoMw$lf1)19duA&YPNyZ}OK-Varh* zBbvjGj7?%iMrJV~qtlqwQRXK7R&svo+7tCxxu5nb3;;N1`59YO6H{bRC+(U_@ul|R zKQ+dXz!HKS=!s_H8c_|1LD7|=Hl*k$;dIz-quPbpSr_v6?$4I4Tm8AQg#kV?>;ZF$ zelNoBJp4zTi7&zcKoAfE0000oLq;_K0AFQi)ww{Vkwwrqko$by?H(gIJ9SVNN>Hvv zZ4i&$yej3kbhhOQ!kxE&|0B}?03$PXGyrf4VD3qVKX2>0i^5~FN$_VMt+c=bpS;sr zk|q&O^Xw#T8VTW%hBmcDhC%GDvu+_Mw3507M{#38<(21CBL|hr4@uY&`SL^~D`Mqk zZqI0_+}YX;5>3dGxeA0yn_wsa0BFdLL=52H!9&D9K%#Pp0O_tgx+sqd@{(xDmb@h| zPcoaCN%5<3OR;JE*j~1Q@z;E9ZQrfw*;ckY`(+>4UTN7ax$+Jv z-q&x!*sRiG*B8ESh<(XF+#BO0xoK~~^CI33)0-DxH@Cm;quJktJr;KSPjUSsRimcG zr%_L@UB9V)>#D}WH~YUn)>*Iku>xrh?W?c7-xu9pfP2rCMJT@gH0U2Y`+ggOmwV%u z%d|MVjiXoMSl#=U-zogb-FtUsWqpr@z2Nhp%-YLZ47=^igMJ@s-$Z_^t&FY}=5X8m zyl0nxw0ejfKKE@{v$^(wZ?`1By==rmJCR(7mzN3lL^BiSC3V__#jj>EF7Hb}1H<$b zv`E+Rs8q(PNcGnm8xol$EBzvGbutjnI9#}fpH|u03P0gC;r4!wVHMIj+}1n6z2mwL z*!lU!e+o5KYe&}h>A4j)Io0Erqg`}%?Gyg^sBh}(WTdsiq3609Q%ie&^l-s3kBuj| zi`(8}-$oE9b$eEFey6OFQ)VW#JcA`h%TLyOE^&R{PCxqUpFXYYs65`rf+-x^4{tw};Bncu*2XWp;!W_e zY1s=3N$ya!3wy$2^Y*bC^;PXnT{!g-59O{YGPXPz^5m4fI^OMI$di88+4S4qwNfbJ81PZ|f^huw#k;ZRDM#RsQhu~QGmQ~> zkLv&WE!eX^;?2rUbwyqh(9X~vrG?8pBzv?e2<0i*qe)>ckHj8W3bZ^Fdt@om^4Ix- zeJDEfX!;W>H98EG{*K3=5D0TOg+gMwFkGWm7Md!XkTlD^|rPaju7EpY>!R`_S zyII@)WW{Y9jcFU>=-74NCX9mFNbI_86PHb$EYRAv!_IyJ2xAL`+f3kgeHP_@`+Dx| z=j*U{-bs^yA#6c;dZDA=CL6^>JNNtbR+%z9C{b%iUZ)=%LpEabm$7=3Vi%Zbl-PEGT^nJC|y~h@GsknyS z_EF7+^9QN%c}kt%e0s7?!U{bb6+buV8uRp`%BKK&2={hw*OO5$xC$@>c_C8tFoPGm zoOr%kYJxvDZMIi*?1imox!k>Pr?8o+c2w8ZbeDOoMjpJd6wg#$J@0S}{tHRn`;$&P<`?5RtaRxJ zwC6gOQy%+{Ph;;=w+n>oD)GkDDYY@ZZ~h-A&+3bxRMF4(KD_x z?qzb-;8#`mWczM{tfw62nw4hFKVmb3G|T|xc|YeG)KLdy>h?yVcg6a^jXiUTzszHdQG9l)?Fp*%hj)kx3 zd|V~6qL)hQh^*}Q?Qh)HynUccw*}EVT-aN!ZCGOfWp>}5(X!!#=asG3j%>#WbAq>x z|Npan1@Pj-;&$)b_Im6ZocQCPwY-kv*R`ILNc7yfEc*NI^5Q$wj)wyq6ur%K6TYiN6)C&poUrvU6CQ$0lRW z3LRUzhGsph+TR3i9_oj%D5F4~z!^j2OjF#qmgHQR0_lcYW4>G0;FGW(g1-I_D}hIN zZE}Z!&UTzrit!%VR<36L_H;6=<5FiTh~BkKZ?KWqt-j8N?7>=h)~*)4?~Jnu|Mol~ z!lTq>CyB-|rbE2-oHtx}uVI0UOPU;veQR{d<>W)1q-ZgmBAHv5FURxYHFBnFYIxS4> zL=YEbXcP0pFvAE(Lz$Quh#5$R^GcanQ~Is`Roqs$TL|Q6C+CuhQu1}RD$1G~nFWkt zYhPcfiXhslBi}|FOplrhOth0{Fa=W#U0>h?nRb*MO7VzjnsI|M(!2dO7a&@DY2BRpOo6PXI>npD%1|UXzE^4irJ|~7g60!N<}oY$uJQYO-u&CL|Zg< zmr)AtBw~x9t{a(=OeJb5)KW#Xi0am%6!FPUizBAufa%IWh$!zh?9m$3-rJ z0Nv-#!^e@bBz)s*v6zgbC6sv@Jn3lsi@2y#H5SLsNiAt%0CCGPGjCLpHDjatm4Dm? zEF4JCS3jlVz_q!9Df+u4b}(dSwg7rsag@?W{*Dz)DffL|Fyx-3F^l3-C%}XP)tz>A zw4Nw*49__#YEoL@nMTKzMy1Zd6OxW1jl?_$%`$bGcIu3nP}47I=MI?)rtzF?O-RIp zxsH>&G`y}}L+6;|iLtD#*YDa_w#o+L{KimaO40j)Uo3rc_M9d1%=?OgYvi`DR4b*H zisn=jQ}e(oc2ak&pGH+brNhY{`do< zruL3(Ej!>V`kH)y=EyEwbz$VlqdS2b;C-Cx801i29a+(o+VsbyI$Kn% zfve(DC%lOqh#(lCGe_%qnm;@J4ldf7a67{cOSHQ+U4}KDc6S-NXloMf z3^O#*?(B6L*4WwIX5yl(39>WEa7DY*#xq*ssO?T67idkS&W?u{?M*DuXojfTtyeD5 znpvS+4P3M}y+WfJ!f3a~xkhWGg>E%-(Uj7~`ijmYQ}!9~8NQ?*!PRr?dJ(SP#$tKg zZoZ6?wCU~(jCaxJjnAajqtw)eNaFoF9h5sfq38qN*#OX>hvc;mq--0QZ^U zPSC|#6Q5~w`rzT{;;zZ&d`%a4IJY)Q7ZaJXVl0T8Q)!>W>*UP_gg2+BKzYA`0nMo? z&p6h(xe-kKYhSGxbx+z4N{gWqv>{`$;?YQMhQ*Gxv=P+39$P_=UlK-nU?>ITh?T8nHDf#2)B{6S#KGYbQ zr4rVeE(cTe=ekJh+FOc;Y2tX#0MeW>Q|uzHndW=~l~{kftf88mDRz<6HLEj8N$eu1 z%T{LLQ-Mcw5JmjQ2|%xUKgy-vnQYhoE@qCZH``*W4B2W*#jvuC;1jdfCs9_C^19Qo9T0Nae|eeZ;r_`nVzCHJB-|i#m0e50FQ1 z)LY0d-#uV9mXxhB^-GeRAMs+c8eK{r#VXw^>^IUx1dNiZO z%n8hq#(8?kW;zP~S)Y;p8@{cu3^sPX(F3h$hfo8ys4m1~iKD65P@YQh{w%t_DTeI_z}-uR0RtCy9RalIrEw~8kscUz}hQG1~2t28vP=o`^ekKafX zHf~M<5K#vZ03b-v0*mq&o%TxXue96bw3*XUCk9|Kg~WwfKcN9(R4IsZN}2X!jYP}& zl(6u5+g7H`a5G6fZN5Pc)55%1<`QJQ?X=9fO>pO0{vwU+;EuQ;Mm{wxyvsw6mXIM( z>aqTO`=-23zLv{wdJi)Uj#8&1h-}tKIrkkr8d(e+rvN5MY9CVvX9AlbKRVdCoY_{i zJk4!Bu`8~m!P~Sc29jIM>sOeczyoKG-{Z90Uz)f3lv>L<{7)J?5cU4tZ~Ldu>OsbK z*XQxauHf!5^dgCx$F1fNKCY62P*f5>w8>SSgu&u|+W{5H{{2hW6a4lBesSshY@5-Z zzS^@pSx)jXNnj9WVxH0uaRAb)rE2|F@A1#?D&WY+3-2S+!`b)kYd>zellr@ke?<^j z0PbO7z2pAMdEZv&`(V1moaI~}iy}KsjvwtDQ z=Qq;HV_)>Pd*vB`ane#aTfaqZ_NXyPxCbMNQpgB(a>;@0E6o_tJYkwfb{Vk&U(DZm zzr1l{QH&;vr0=TzihXge^=#Hvb?2T1U0*t*Q;*z=bQmmhe|WN`cD}3YxZ|1c_>+?j>n1_rEk2;d6ipoUjI^eIe0_lD}JaeUy9{Q-2e6l<88o_$-nzrK$k&fx5{5<_Uo0+ zfSh}RyVkxjre%J2GvS2wFWWJqK>@<@n(1L(sQv|VshA_^)1(Y?+cY^7vMvoVpKr+e z2Nvi)PXPl}57MOOlqGq4RMDkf>C~akbWlvRF;;2~2}&t4WN9oLg0KO|SHkPBE55pY z1qjTp%O^5p8qMpXO<Qzj8WdVObv&WH zg`5k#p#Hk_06tq8v89wc8iErzB_R3+0vBDmj3QB!N8omTWOJ4%e1ZZkY}NFvzHDlo z-keuV-r4{eHH-{-uxGBdRSb}fgk*qgHKHg)SB->f056@0E3STc0Rnz|1N!RyO|q7; zyo(QlkVj~VQq3B0v%|J^We|gCrZ%qs^6L&*#9T$+ZMO`dF|tl8i+tE>gf0#YAiLh6 zAp{Kojp=9~*TeG6V_n;YO(eI60TA|JTGk9*Z`A53r9XlWPw4;z-@!X^cF^Rh23Gn! zU6gf}Rg^kCB4%A``*E*bRix@;H$L$-ZR%U~wVT=#d}7YUiNG}+E+~Z@UA6215F!U4 zN*HDu4IGH2RYEDS3d>lMcf&lH4w;2wY1UpwXwn*RT0BlJ>9C5ECr|F;OFHV}n2kQHPE)QF#gpVk$RBVe6-*T3wv2Q4T+c_142-rjJo`!P0~) zY;ygyu@97h5Z^P5Pr=MYVa-!%bUv>7A7!Pj_PauI~fnwc*EE6?sLG6if8~3C?GO5%%zSD6c`y?XVLNjK?af@aeQ8B zGqxTAo}%_d$gPpYDWzb}7$>I?wt2`$XeSI3mRVT~PqEorL}$>BwCWR?{>Ch__;oJyDAt?FPI9x zZrnQuaQ_2yj^i9N2%V|(tM8=xM4dOBLp88oBND-SlC*qkkz$5P<%W=Kvz0Ac#Q-K@7kc zC>UZuLJ9;J2oQ(`l#nRvRPM@?kr7lwfB{OU4y>e$0VfSON^ln{r3DW2XrK~h;4+UI z8D|4Q*-7sAec((??^ZU$2t2I9y{3R76=ni>T~XVgL>K@C7ea# zPZvqzK{b7@w12U;kT1dG;SR%jq8R0d0l{crn0*2Z6L#SHiOgsx?3uX`039o<2rme$ z3uPDrD2av!^nXv5LCBK;<6qE9x=Lw8VP>W-PbZSw|9z83O;l6Tj6S<(>86$pXa#Ky zj7qGZQWsV+1KOiyIQU?N+I>*vC+!m)5TaSj(H8-kerLo!a=ocX;3S$N&)UCla)zc^_b&KVGGm?UYOFTHzk>m;@?GB7h|^ynu+bbze2 zA&`b^Gy*7Og-8g@8o>ZUS%wk-wi+-!Ck3O%{$X($kZkL+BEJTLP%5=GS~WvNJx#v` zE69x2XsJ*Xt_bo0K|+A=rXgqygoOZ6PDBtH2u%TQLJ?F3LQ{aEPz0HLU@Xfybrkmd zZ0EvO_jzno8#Uu@=Ln_QGCKBTLxEXI3erq8>po-6yF`@3T^C?^-&~SlnX*n49WA8h z&}UeWQZ2k@0f$(Jy10vkAly@+G~yu)<{BX|9C!$Xw@3&Whrj?(R-l9+d21n3TegqFjc$hj!>(ZpzDr zxz$UNE!XhEiK&nhY!De>XDS4SS4M`}843Xcm69QL210-erO1|H_<1ZfttwO)c6V15 zIuL!8!U!#gHfcT6F0xN#M%b*s)?t~fvX-=M-<)U96D%<|!DOyvjjDb+x1s&rI<`$P zv~`I6FddhGZaUiVz19oB)MVWQMIH*!C#t6d5do$Y4`?_*h`PXou>h=!heSkxC?M+! z84=1D3|1d?Pz|8TL!H&eheF$=cL8glhuXVxn5C4L186KE)oA;AXfVd~Fyj^uGn7({ z`eC5<=n;^7hC*%TrQR5zu@nr(h%kU7QUDrA!HA3n1TrELAgr1(tw4};V&p2sw5600 zG7T1=^^bJJxHwE-QZtKOfyTf|Vr&;#QcwFdS>X~&-wmVYD#@Od&Rh1Iwm_D9_~_Jn={lnjssU3iF;#UG|9SUsjg&mpud zMwqM2R2)N86oLX7kqS^m3P5HlFqsj+07j$(WK~n9Q(ZIBsg-!WG0V$<-MkrF!!|qJ?R?pO>Q-N$@4n4# z1o%_hV&eF2y9Pk{#Ubp4JOU`(gX{$Pp6|tO`}y4i_YUyW@eX(VzdtB9`nxmfTWb5U zB&9SaKDv>pzriEyv)_DG-#qr%U2fE{NgM|Gf0e(T`QlIQ!g;!2%=rzl>%h<(4A4!$ z=h`TSS^J8#im+X+l;HpZ zc%TwKvG@P)yOK1%CRkop=uca%Ed=AE;CufD9U-~2k_nq{=KA+wU}gYlMi8wI0ILDn zf9?Oxdb9sM;M%DCE)7eUq#6)=T~*-}>Xf^dm6Yld47xp<#82J3Cb&|peS2hdw5>b7 zSfp6ATz)0lTFW;hS=sXWj@e>%IXNVSYHWFO%ZJsqd~yeEsBm)cZKJ>d#0CInh@fcB z0QUZD*>2sed+zK1?#hym+ud8%9my^39m$bgay3$#p|JrmAS_@e5JZD9z5;#!{rcaL z&OhzeTc*M3z05tH$!5+^vzexPhCb>{4K&Bh&o-N1f88^Axk1;Ns=EgdgUy?|~dH{ioCJ zc~iT>)U$F z&$!az>hDvnHd~TAM&S*j&W;u{db$mc(~37qDhK*Eju`dXrPT3*L2F`vzJJVj7Rh^J zCa8zAuS=yX3;ue}p4D|tt{Mw_`xlK%>JCfY+Cc6<$xb|PowuSU3+xzA%Ew=B|vaf0_afpbsxs!A=$!^)yz-@c}zwD3X zgAmVHBE-&37bY4aOLIkK0i_LX1H+fWw4tCc@nB>!HFo$moDH15Y^WUu4T%pVyITUL zX$oKZFZqqAbIpIx zN&JII9PY)_8QS%zmld7+%#eKDZhFysc=7r5?&tV3_{p2Mbgp_&CC1tvL?V%Ic(+r9 zeL*n^^sF;#;vg?0-DIeqNKcz3;;J*B|HOBDGk-Dm$z#>_k4v2Ah38>028obOWS3k& zZN$4bRDYV%c~Rny|I$p&_usA6ald)HKKaG;cc~@(!8a*bXDexK_hJ1jx?{LoB1mMS z&QEjE-Pk8hpb}=pK6cjq zV{b5}Fiwf}!!o8I5oIz%D7>c;;q)$F+Ppm0y~*%w(vv2HS%;6hO{pjJm+%!-vi{A3 zW-f;Tm_>{tTYpB^HNJblbEARZ@v!c#bR;tUXAkdXAfDgw*!q>SUiFiJSbX;2z9m)d!+fYvR=?y;o`u|oD(Iv)_q1rpLUADBi zxybzhqnma$eBPrzUsdnx^*`svrP4-`$g%aaucfmW%P%jNG1=BW5bdem{cic_P+vaIGwk3alSU<+I;4# z?=-h>r~b!%WB1uCy~s!lnooab@7{Kxv9hvPB*`Lm+q~9JM^aZTK4wOU%!>U#;Lxnxis|2_%dR4B->n9SWet+jS_llY@kHj zIer{JAPGzT9*oC<9;Z-rc}@lb?2K%~b5XOqjv@|xn{=)lp4xeR-0Qs4IWlg2FB+@7 zqg1s*m=YP%E7)3CS$y?|KrfFB9cf>SdeOxr_#w{KSMBD6osefI@rk=foa@7Fw;KiJ&*KcsatWHn$PlD|=J zbe#2gh#2e`YrQQ3!=t3+C#FL9FjRR*KK}^l3Hb9;5#MHxhRh)}L)Gaf%S*~ellfP3 zVEm_FKkGVQN$zhBxvs0z%q`~a)r)rg=936^rkFdsh!I&sf=lPpWsSUG!jjpeL|ih4 zG^myhSLqZtu(!%q&Jz4yQXxjQKSdVpDpfp&gKyAp?OL-+WVU$|nfX`h6Bf#hY@ol& z=K9Mv6<=n@(37a*eM>naJ9lPevidSGu3fb;i`v+KS+7F!w2al=Ct_S|bE=7h;ALu4 z_Et^l%g_{f;ex;YsoNAKT`RHqzJC?oqlMlk3{t3SYE??F^~LBPcC|z zKbQaPu_J3yh7uW}DmgQ?}ju%i$hOnW4W7_+?8E{gZln56zuI6JE^>sySj38D%!le^XyD$-kN-?A=V4 znJn~7g9-nZv2MWGXOe<{C+(BIwOY+vR{qqPNbH>znMJ@}DfSE0mN(mXVE;sM~^(0YUuV zn!8E3EhiYUEs%+DIc)h_LpGKM^lMB3hM-lPRi28y)x`B@m(u33+0^J6m}uYa?> zjcr1_cFlT;*x!>Q;lkIzBzCQTyz{iRit*ah>s;6sPqk~-U8xJ zbNI136bJAM&}-MP$4Z1+L3r)2_1LlOi3NVU4uS$d_J;x+T(fB@%UNkj;y@Eb_hka* z*muBq4lX&iO(WsB&bXv6zVbMtp6`;fE+c7|E_W_EQ#8{jLI1|lo!;7oUe}akUuW>u zH15ytzFt%3{_{56@ZZPz*{`=;B4j1FNMgYQ33f|k6*K4&pFd7j9vvcV4NhO`uP|XZ zQ#KrQwm|;P(ZPth_6)e-K2*QkT=#dX@ctOzcrsyxKN}&iAnLU%t#pFO0LcC}(fN1m zE41vBb_uLNT?5koBUuAYLDhg9cr|NmNyrp(k;uYc3W{t7t(-Ia+PT}JV5+%h#pBs(0>g6dft)8^TPCx6x<1j-y6{-(DXh+pPG6DX#{SvFdn z>&!){KJL4D#K1)P($Uf^UTi<4CMt5VxW&<|qCy(dSBTg_xrlgCOf1wm|_ibMg z!SJkvaB(JfD*P7JzSI!<8wyKgeO*=cY#jF&FSx}%ewQELyTw)CthAoU@=VVrJbq5e zNNY--eKCw0G#`0}*sq7dRi9Tn#9ppvHxdv+|OjS6xbXDqsvh%Wg znCOPBzW^CZ+m2{xC&@jn0npExjGCuxLl=oGD2i{Ssfqa5b%h?aS z!W2m&+nUQVK52YQQrt-DA61X3?nRvDfc3mah=0Xv1VmHyJc*vvpuA?c{H@JM9xKC# zix3jtG};bvTvi3TOaL#PnUulvIMQQ+Z;auN`K7| z@gt8!o;BgsfE(ue6;|Ox%6m@4%xciQYG**LO^1NaK{R8Rl<*Q3F7uXer>`)uLxH5> zZw{sDKi=hwy8-X4ts+xy^MCLtK--@Rn+mh66Gy^qq{@0c(iqS$2OgNNIL#-O%IvTg ziM(a-5rqf|LsQn*xLh<~@iW>B3+1J$LU9|<-q~zyPT021TgR_I1>^UNdp7K1Z6lSV zpmDQIJNfu>!U6i4kpqQm*MIZULpUse8tG&c?^IT6yhvoZwTfO0{9C8uCy|*eTCIgs08 zYR?L&jBc8oe}Mayd?`81-FX)KjhloZ=N~qjwg;|ja{s+FcZ#Gv-#V9pdoQ@6(oBh* z;5P@ppGu7l6g2>QxfyvE6ICj*BwZx_SzHP#cq=%f%U)+CC%=egd4qP~z&l_i@<8v=Xrn$Zs#qzw85;ZdQU)j^o zZ?lgF9~eWb4`v-#eL3O&yoAmvz|o8ZAW^rh0A;|I021n)6~GML5`sVhv;v%`TUOXK zkjVhb&#x)wv+7Fo857^CLH>~|J`B(DF560Ad|;12a;8-|3cL+*a|)KNNbs!!lS?Yf z5S9SH=~EWUl@i%qE%ayj@D<2;%97o^xX639=Ga?%m`;c}Jg=OsfD}n{>6vY97ddRK z@#VwueQ4UBFR?cmI(v=P{=Jx}Ke??df?YFl+TK7`dR>K|{GYp#{6#lQ9P@XyGG~C1 z%{4D@eq$f&+H|Hj(-Bx3P3N;Ff~$kpKQCNOEzvk;y}y+ zI+is1*qk)xrk}6W)%q$co9A;0JC~ET*5}}oKACWTIcRHg5MZSuOVvdKUe|#p`Oic% zD?HOloVq~#D9D$SZGNt`FGteJGrXaf?;pBPVfA195jxq+>I%zO+SA#pIF9(Bte<02Dp z4vpkrw4bbt?igTAA+gB4ukdL%g9e;46DVcFD67Z@i|G7`Ds2`WOZGAHLZIYc+ z4#VHylLMBtumA4DajWu6topdZy?~;1%Y4G=D4?hSY3r6Bj)5})w%08_Fv@>$OXUkF z0a!X5U4<&9vP~B?;KR}y0&8g|^DU3a&swLcNIUd^t5&07qD+7=4sAV-sD+TpQwk>E zhgG6a3Yvht6D;rPF*+j;rEhOtKFdvy^OQZ4a$@cYv&gF+XLA(F-5r{d8R{YouZBX} zmf8?^OlQyv&1KH3JwVw8UcSduFn#+|S=Fg!kPJY-oQvYbAVik4i~V19yn*YUZW`TSivsnD@WA^p^;H~wIjd(L0pkLp8>C+lWhE^ykX!ch?356R%pDigmtH=wWcIH6&Nj_R+1%;QHu!~p7GM;*uy}~C znFtL}nt+0x237M|rkw0%~QF5YW8n#GRSO#>jD`d2TI_H$ld1syEaoW0V z9zgQ_yVq!AU+(F}M@#+gdPUCv_4zDyAb# zBLS&9NL)jPupKlXZRoz)5b>a;rW*1g7kFAvIRhfUy`Z>9r+GiL^`YM68?zS9XZo?b z)6Al%^kpX=vV`1QGDRZ7vQ~N)@|}`A(h_$j)RbA=hX_KZ;|L`1HMG^yPs-Z6OPt+f zpaA|JEvWcf;U$2Iwn#z;o`Ku{`pSesW9~Kh#6C*HoJM>){`&{?$KS zT{0O&mf*;b47TOYR$Td4N-hV=4PJ*Ng$HVflvNP%d)unjs>{@C|KvBEzi}DaYUfM_ zPzr~~gi?iihb6!^g}Dr`Lb2k)paC=~EN6UUCO@`zSHob`@STQ30=X)yXd?`PD=nT z3fC0;%_daH83~X?VVr`obiKq)3`>9-3fvUvT6Xjuc@)Z_0kFbWV!Sr4b;!d*g}@Rx zG(J{VGs2i`6$QfYlb^$;<)nE3^kx2S^Q@#9YRpJaCJw*qJBGithXYQKJLlXE>~J!&2$ z0GsyK2m#3eiQ1RNX9i^fHncAa#|+F2P~4A}4vWE&0m1vg?qf;EbtvS`BxnFqUCjYa z`4l+@knu;r2eP_~f-M0U)3`XBhNv1CF2c+Zdd@9X^DzeO9HGCSWE1_%0Ks(Q4wwM> zKXiboF79v)Fif|bY*go422Q5aP0*um8JU?*H$aacPK4$w$3`NA&Q<8#`Tn1b(3FfK zGY@F1d9gpBIxX2DNp)WV7=4Hrnt9yZ=4V6wGb|<4=6y|`diijaKRGRPHj=V{f;t)G zadIKaa1poW|xef~yG;%vv7vIl{}J_}da=OX=hHilyr? z19lFG>hvzy#~g7x2U~S|7XtI@?8+9%5Od5wgJy8aRi2X#b!MIiUP zIfq0(pK_)zZlRw(oQ)F<4iSz%K!^^VAWDs!JbCj#?yno;yi-L`t`X^C(QS zY3-=$y|0rRzJj)kR_@0=i!~|=-m2XhHk$!R)Z}BBonK9QsL(uh{{O54zW+7UAQhB} z3{@A2czFt(#51Ka=hM!rZy5z}$KPk+GJb73`Q93iA=4spM{Cs6f06pngu0cZ5pz-A zKK3+ybNUt z$N|V3FB-)Y5(1PrUNo>1HUgM8UNqJxCvA7+97ZT{TZJwR2r}Y`+bGm$NR|;n+(V(9VOvJ>a0-R4 z0iBE@JNHBmM9_Qa57n1?IHEb}?Fz`9mq>*mUts!@jgua4!{woGP@*>nYw?}9pL=-O zhka=b3lW;j${*%(q2+hX_>gt!he%{Xw=))wGTwKPTl2bEN`>9HF2Y32N2&8(LOSio z8qm{?A+%k>e}Yk+QfZpX#1WW{+QBxgm-8(g0z(| zSQdArQgP%z$_>GDB(gsL5pRoj^}YIxCv85Zt(J|Lj@lrQj9X@sm~`sB*~|VLLBK5A z5?yt8tnuiN;J}HtB?s%gJ^%XO3LCsw`D+=vKF~D@fVyqV;r94*jUsIeJYNC&L397I zFxxUnWK-D({{pDaU$W*_zkro+XaKPz?=wy430*^GesyyotC$~rgG3`pWOvsWmmD`2S4ShW7K^Y&fU{asjJ7;CqN^Y1l4^Y z{Qek95~BJ?BS>Vo)z4a%`O3B-a*?$-Pfn-M{;=arK&A=%l+kItMYp$_o;oxS*wROWRE&@JVzS!K|Erkhm_V%` zJyS^(Om}2kMtUNoJ1(HnLMYTUVv)!*X^o$)2)?+&VkhLvD~VdZw6;~Q)4B0f|EbcZ zB59ba^Tc;cR0`>l$U6QiKQ}WIgqy~Nm4*yXWZhPd?p(^XY^rgxb9N+l^yN}8tqdut zzZ>glAMA%qs+JOqL|(HFZINQk_8!^JaN;QyDg~wqm2OMvHtk`%2V>;5^LFfTu`eCwQ*uaq4rc)F2eW`sUoUT3`rZPoaBnqK- z^ZU|QX^_J{tqRoQb?23NA!tT^&aX;EQaDXTp2lBY;_e)Dil$b~NFvj3YNx+1e#Z50 zbH021Bfr)vKciBS5nDNncS0TsNG~gG=wvV?C^f)6y^ccyLjz9JTR^rrB<+BFLZk%*9hNsC%;ac_JxCgAllu1-ne&oP2CLP1 z`u3hKM3#<-L;yGt5CZ@M05d}bHUI!mWgpah00R?<1D7^m`^p;N+T| zafw`(8}&zEJ5_X4!z=AwkFTYRHoJJv55n8I-De>%Dn4_LffD@6xwz zHtawDbw8^@A`dYVtmuH;;>1Q_h?W$rqY#Q7icQKUVHl#vA}bt*B6@LbI5@{)E24%Z zdK_#bIFVskqQ@pH9EKu#v21uakA}dE*IzOC|M!Plxp%$1T6dKVo>NGe=f;R02n_#J z?7p?#(%$EWuZ_3HAQ|u8#xw41T)S~!d4F=<)0=LEsmM06d{BARs)qgJa$|X=>U?7!A$_-98P{#u^EOIOsO$V)<#hcf<184k z%1A!yhqp?{I#j;?W2&SEy#D0O+IEv{+xFd$Fh+$r+1f#8ioUoD@EW%RP{eN~Zz=lJ31LnA%NkNfRwgM1xbk+83gUxFD_~ypQS?B(F{(zy)E0oyZ3g-nmlSYk}Wcg)z0HnAfkuKX2^1mkQ}}T7kX)@!W?(#XXD4FK-;T-9ydzmw_)^c^`hvg3ZqVENlMT z@i+VnyW;cgZg#y-z69+bdH8+1JS+N8?w8E`K>cm~E{6Np*4$U~^Yf|W3OgoVZ&R-K z+lB|`e|vw7aU}J5<`Pv2xMvs|JU1@v-OFT3gyMOO{gi40*lM^mA&8(&h~WzxB#kz? z7sgYZQswGd{e00fyuWVVd2zBDc)458IG+~co(&H8d+%Gm558WKcO$!7^Tuma`)^P{ zH}W_?DqKHz8b>M`WSJ9F1(TJfAliKNyY}L4ys})o>$vlCBqZcx#t0};&&;v9c;ybI z!hcD;)@qT2B*^T?Pp#dIg&dBAM~i!ZyL-TA?DVXA{m%}~cjJ3|2JtM5Lc_*J^JJjU z+K~YVQM!unt&#bfWY8S+ zL!f4g2Yr_M7&1U>`E%A&{w${z-Cry3y;%L?MQ=pZwk-DhI@#6sC(M0yGNgm$!Mw<> zVX7V@6lZED;Q%sdMmSUsR8vMzbc4NwuN16bLM#09K_B%$UPnEN*4WEb~viD0jvnjB;a+U5TnPdDw>Jr?+8{UL*h6+G7>=IoP2HI{WT<7=e0k z)qqH#R4cQj02_#T!!${!ulwg@8|kxMC_c+et`nlu@v)qh*pz`k-eBhPE5>uad2g%O zjx_eWP1ybVZ>Ef!v+)uvNI03xIj1wU^5SPiuM8F|AmrHiq@7a&TGqVjBg-{D znl+=o)KiT^K6Mp_V_BAkX?>{Bef#{JgzAJuxs0XK-{5*UTfNLa?lB`n;XzQH*iAuL5mO>2MtG!q{NDL(56FTQgB=xd+)sMctN z)=2l{e4oo2!ZoQedx*yrDr(cEkehN|6D77EZ?*I@p{f!dvy}ak)OP6?3i`YRM=~=EM zXWyAW&D>AmLKG%+VNsbeCq9N6cwW($dKQ$BZaGqy85audZS18AoO@XQFLRKCBjHIt zGE{*>IcFT=$=W)bGWB}v6b64U^E~rfJAFXvYB7MZ=W{ka6ry?lH*<;9%|4haMZ}GS z2M>B)vvn>nwm2)QkVPFmNBWu>k0!H9rzSunR}{$eV*?UZUo6dC)!$uJ$TjG=$qRXb2(>1u7V<;!aLKv{!AJFD4P0x9Sky9@bWNr4Q{d=aahKC$#HM zV0oUO+v_GSX*>D^Ej&~so%;HSmy1#voAo-#6Vv zk@T0k00@X0FX!EfzzShbN)r{t%{XIvnlpSWKS}4VI$MooPHsRtFJG5Gq`C}+IvAJ< zI_wS-(T2bhk9k?i^R3+UXiJeFlBM$5*|BWUgh#g!VnIdmB_0c+kpw}n_)oRIq!Y7E zdOc$Q>A9XgPbs!FQj0&@*>PjggohyD(BRLl2Q&7T-2DK^i#hJrBNY8wWd~L>6kD1n zMAWslND$)Eowj!T7j)qfHZzqcF#Rb1oq6csR~%0vchpcxtr=Bg`PT=Y<5BaZs9D>n z%viaMbhD-^4TX#;X}PxYYl&tK%cf}U05V34xnwzenrB4DwzbGF$lU(~Dru?V@a3jU@O99W17{&VDnh@F()N zpHkU8p5Bq1Hez}OX+a}TdVYni2pV1F)P!J@o^11K78DuYN+WIyk#ZfS6t~jI+lHif zKWVXTH1d%(gK~oW1svTd!6H zObfz7L>nK%mN|i-=_vlB-@+*|Ak^)-{?t(!28|PTy0m|l2rq_D&dZIRwYs+IZ5zk1 z&~@aS6T+q0q>m%aJh6x^6jbEFkzSIe0o>W~Y0!j;jioR>)&b-G4?WS=bOJBH6r>G1(n-(AduA*b8TaLS z;gw2XQn_k@SZjTXpSZK*%%BJpl0Vndpq9MYQ>0Pa^Yl1f8qp^mL+_MTY0uYgYn~EU zeh^rWpWX-zIuh>*I5 zJOxjfnCXTdYkj6fiJhuTYanWS0XC4|3-)VfhY8*#JlW>fttGnBmPT|-$5-cU*fgIt zr;{eYBzUzgwG%s#hCD35;maGFxgxdat2aeZsph=NRa# zHPrU!l?M&#jUHodu(6s*O@OPZD?;wJBWDXr6nCYOyB)}jhSJ5|X=H9cIO5IirrExi z@9h%0d$SvRWxiv7j~$U)2yhvNs^ji9MpJD#O4@IX33|ocdNr1-g%~x2giC@=YKRO} z>!RoczT84&uwR9sVS}pJ#Zm6A`pqpMu4L0GKB_!e+@DSI#8zMEo6*d*MN6$z47|4E zl8}hyu#H0|VIigA$|Zzmb0(>*@gU_1v`Gt;N=s!WT)j5a_oVFjmvW{HzVN!kUye3d z=;u^2w;-&hWzLLC^(Bt=m4DX!-CLQ?r@6#t8usl_eefPch^4M*(=tgfyVmEO zNa^LdW}F#_R(}5CnmevlAs!bxV!2c=P_+Y;Gi-0wIntn$Efq>XjVgPfOkI{#Y4|$- zD_v2cxe(9sJuy4}3mTz?jUVWv^1w;AGt`*!3@zcNq=9-!?RV>5?JVD}olDBkl6$-L z-;VLn(Al(+X}|-Zlcot|0tm@-?3d3^0jBAV{w!~U$jtD+mwIlvX?`jhtY-PY9dri& zJ4V8s4L(sC-wq^rKxuqCk*sT_R#Rkf#$)?#eQ5*s>~G1t2y_P5%|^p-|BeceVm62S zFK=bkdWeT%?@1d$emG0YHjEYmT;`fPG9qRAly3WsSOkTCl5?lNfziTtSd>>^yzcUd z|B2LfG4;>iw^8Pw@hmd0+f6Jgc*1L6!un51JDg8Gg+dHh8Tr0cANpL?!TQfGxhmXU ze{ZPc;;NFBRV%PIX+BkSgjEnRLT5G2!VqIP%CjYR zXCM$e?;usiVHE)BlIk8r=bj2RD+&gjz*nTtj5LHKe2fVLz+r^6ln5B20)-dEOQ^AV z3Mce{fE7wmxD>KM4Z4FUrD6W$y?{kldo^G`G-25>kI*V5X`;V@Oh{9743^wliWe=S zaZGkCyN>H}pHxK9|EKO4q_} zjf4dcIsPlQ*i?9=f{&&?0#OcGoiIqr6;Lw5F-p%pR(U*Proh^i7HVJUaTqbe4nwpy70asTmd>F-_CDb}L&j2`d{%TJCA22v1R#_MD5Plt2I}vL z{YC*6b9aGxT%5Z9uJ`mz^TOp&`ib0|Pk}kH%hmb}?9I7yTP%(_I3OIMaX=hhaX>gk z;($1|;(*DeV&lcB_Z_ZrC0KRq9L#%%@~RqCA!66q@;fOa5dp;#>C*%vB8mw_UK4hK zoG(-9KqP3I(Nl+n#H@f?g>_&I`iLQo48(KE&_t*U5BiKhz&aJR|5Io6ew(YJ{86h$ zYUe7)<)(jQ)oNK^YO=k!Piw2keqHZml~rW#`M?PYI~(*M6tau6As`}RjZTc(6(JA} zX38g^R8zE}`)Lb99H|JADt8T5_mw;aZuEgD^NPg`XvWz{=IhAPzE;uLE8=vS869B& zdSU1~Nhwj<1+a`sEmtt3q0p|}Eioe;sB2VQ`o!=*>fS3S9UI4YqV9;Y*GP}{AtpIG zWYn+cDDNOdQ2>Ro9#IsPLkcD;ZW-3s+6xBw)3vQVCwgD$NzmY3;vBmk`hW!LN`Bd^ zhh`);2_-sF`LxiqMLQy+LH&!3MKkGsEtG?z; z@p|pArvJiAQMH3yVV=eHR|p_DBjL|Bvh>k;5X2%WnJZs)C>e7}5kSa~|88i=p=DG-w?FOM+jw2V^-C>dJ=mSw;(eOV7h-SL zZ<8NP&TBcf-H=oLJifF_L_;AhBUFJRW36z~XIMomI`>qs1wk5rJJB zn+be43T$9dnhuE-3Bc6=s4W_66EPJNGacp^@F-eVb(N zs-7ULBcVG&39&qe4e78yG7+QuYKYVPyUeZRcuJgtOHnP2a>*tf#SGe}AUj)3CAzR? zjd;_qX1tv-zhxnkK4&x{!LSGuoNXqs+ix`No5mV zVe#&T_>VYiE+SE;Mw22-2aN2v&036%TS4quURjo$;~-)M*#mKYZ~3X!A6(sof%M%; z#nnGK+wt*fe^p;Ud(fBHmh~9s`AC%n^|wYG#A7UQF+jpdBmstMDCQz2kse<}+hW_- zi=Sgn(tUTY{H{wfdi)O2RGuX-7fA2Ot&G?HkI07h5TBPkQ|v`ncP-$)gyL|Fa2$@q zk~47_a>5S7&NpFb+}d=s+xK2It={-d78tFbp0jNfvsOj!BEW4FXGcsY<1he)9EN&r z`UdLKqWiTQYtq=<+q(5bfI0L3?1);Z&Vm?F9f?p$oKPqv0&7s3Mv0hllwcs_WEN>O zlq-wKqNPbW?4WO|9WZ513T0^f$%@aWJC&7Bj2<4Xj#Q_L3baKcN6DDb=ZVlEA=3#d zRGi*$Jz--frpV(tft8(``tvg^S5Xe-xn9q%F3BX%GFU|EhB&3X9KHJOlt{_F&}zT4 zfEKO*!l6EdAaWy{ql7BrfDa^Rfwp^Sfdn*+jqpJh zX-!#3xR$Nk%lC9yEQr}doR!EpQ$>MPe!l}$KosEx(^|&rC}JtZB2J6MK{+35z`767 zR%WAl9Uyzf(Fkh@mI(>w@a>eAp`Ia4B5nEBe%te~z@+Hh-oNX?I@Ys)$ z=8;@7VxX{Cr5&An=+Y6e2xdT#R=#LT^WLILA1&15hlnY&aTp|oJEtWMjPM*Y5i1~& z0X17NqEK>?UTFE|d4JrvS!(i@{EbV=2Vu#}j&wszl-UT5&&Uv2q$60s#omkZ0lh>C z5Mg8)w<1{$Q&AV~lYYc-xI0H%m0J-@L`AUR8>UR=l1 z`U=uWNEq?Zg$>sb=W-%vwPWIT1M?|Rj{E!OF8o)zuV=Z~_tbs#ewTeKw+`F6E^R62 zw4JW(+qR~C@77Ugp7yZ!|JiM0;{SsZEY?`raPB8O9LtWv%+Otq7I*y>B|zAEyH~iz=Y#eqeogNe*{_Ge<;};B z*UPt7%A-~fjd2+&FM=t^3M3Z}jy0Mw46srux%yjk%Ir|ZqlgQwIg77gC9ra-)LIm#_ zLTFSp^BV{l+&h(IiRMa;GaDZQ%@z^wBn;|fS{kfZYsZQPJ!MxXiKL>9_^_j!-cYAN2|E z^@d4?44lYHfpIBIHUdi&bI3z3GH+57_#ZdTc)XF2;-MBBb{LX%$A39K?Cq)iO?Vgy zDDP2k#n#61cYq~?7z-r!MG7@FrYSE^^RWDdPnWspO*NEHSU=rVRJ{uw*b1c)DMI1e zf~dqgu`;QqIG%FwYV*yfaW5m`;x(v%d*I|2qNGr8m8VFEARHo_ua;Eb`+#T877#3s8LWHP2`5Ig) zvGh@eQd6mL)A6`gibr{e7wV4lj}C_S)}9IsAYu;B6#Y>^6kSn3C`6)wF1APh96Aii z?l>5h#Bqmct5&YnMRmn2g!~YL?WFr5PtNOR!D3FDTfp21KugH*f>4%7-2w;4k;87is*L0 zHQU=Sb;O@R|E}QMi@)Iu=ARzb;n(H;^Ue9DxUARYp*nlMrk0bhl#8b(5#+1r7|1T- zY^Tz0p|oNHa|jBAo=BAf2^H3aw1Fk$9`E_N`d_~qPnCgPI{hX7qLwhNdXsbPlmAxM zxm#qajX0Tbk&!ndyuRqYihMcCLnMS>V-c-rf=Ga{>8i;FG+4(4jZi&NNFYd^w7Psu z)D$~=n0?WvbJyeOP&b)@%_KheF-@-=?x_eEK&0KWLadoAK_lvOFfU71!wiXa>ee9>1%EP|w%>b6vz^RWy#_ zJ0Ln-VRK5f!QS5RB_nwNLmWqq8Y>mD60R9VG+XnRH>cL}c6~DlpX>kP-i`h)_F>o8 zzw9F)#icVY(rNhT9jP)4T?CwBus{)K)P!!e7;-FiQ9)l$m&h)4H&xv&%_@8dh-qtw zUx#XCf|6ztQAkdIE?NKqfWQzC0|0dZLSr;F000klzUme5BxW|ycLD8orroD8NHRDX z0>TZFxVECW-L~JMA=&REz-03|_k92T7#XSq8WFf70{~Ef7e9Whv+rK*IWw~-H{Pcw z)1-ty4CghOe1Dwu1cry9cC+uHrW(6=!%*9L+k+leqS`9=buT@ll`2u`X44LY8n5&*$KXdk)F~9rP zfBL>9UvZl-}yR;8FF3y zeU(#mbTeO#6wm&u*^{@uxf+^>m&ai#+^nA0IJ{c-*-Mv2%X@zvT$lmM>zk;8Sy~LH zvSQdp7YGI!TfrS>O^H=o?(3Y7f97(7VvYOttI7(KCyL*-AvM}du|5unZn)ZTZ2gUb zZdr0!?cBzLYpxrnquM$Z5UK2J#D0g`Ij`*13ys;)8SD1z)_tniR9#xw(DwEY+w}En zf3YDnW?3B54Wy}j-d+bqIUmLY!c31P3{Ld||S;_WG0Ybab3)yZVn$$AEt?P;s zttvgRRx1Wosz%G{EnKHu%Pl{iwl{y7u=ER^lD(o{t;$di1F_YswXuT}B$Z^ObgQE` zG|7E>@MWj4V9DCe`*`~QSIbr+AOC)HeV2b}yXYD|SHrF)I{sZ+%6GN2eeJ)xb~I$o z=xKKSD|JLUglyXyq$K$4qEKkPv};O3!v>ULiyVqWIDuDFDANeP?3dLM7mLC)B*9=P zG!X*ZtSY&%Qdo#qi9#EWPc$^e?CQX`!6iq;l|tpfr&WU%zsH=@ihkvuma ztEs)GlbY5`RbQk}tEi`}k*XW+^U{=5-o7oZi56!dCOAcLIwM&Z;QiQ{ZjAxC1aTq%buEsKeG)W3y&m`TI%H72Gof_-E_;2*EtI+x++lD#RX}3w{VM z6&y3v#B%Fu!ZeW%c0KUB;YHh0pjBVoD|2(U)V~aSd-lW*2D^RWMelUW(?0iBb?Xbe z8V)r_xuDvm?rGcbdx7i1XZWalUD6qf8o`j@T5o*Q`)BqnqzdL68Krsxtq@M3bQgN> z>F9ewUMem9>r1+-*E{a)lhX7WkG%yj=2JsrR{Xm^{gK3ROH&W%4)r2H`o4rahK9`d#s~; zB<}BmT{}}x6nf2ei`F8rtFo>^T01~#_CVsYq0xSnHY8QQQ{AXyxK%Y_`fe$E*j36|WN>e^ zuq*%Nov4cVTj|cZeF*I7xjsj!X5y|Hnd1Dq<~}R?;n^#`*lV_*;XQVHx$n30$+iD< zFY)a~aHcpy=|yWiR&6;J_^$8bYY8kY61T9gP3O^ue7xC~hy6$2XZjh~GF>)4*T(wVRSt!#g6 z`Mi1SwY{IG>m5Je&o(31Rf72c+05v7)J!S1AL`!urw9$@rtwR<-~OJEU;F)z?(#Uo z{$KdxRXa>`?;h!RfxCU*wf7leZ>Z;5V{e1j-!=DXyB#(GXU%Y3mC*Z!>~GnBk6|=x zX~T!Dr~UeXQoisWdQ0Mk@OyMo{0r4(K;HXmY~%#^hj;Zy%Ik6i0bIY%$4g8HJ-n0F zY2u7GWrsI&_cDa>Q2luu4jJC)(ndyZyO-s2H#88yda&{Gw<5ML{n>K5Sl;dzT?Vn0 zGUZFt!_#WCtgBua`MIC;M<=Gf1$(QxRqQYMDCE50p|jKf_Zt3M<%4V3BsJDJ6si); zMq85=*$_fyqySc7(13?m7uN6Cb4U8M5!?|^|23~JxLCC&lilVjp&+hOLc}QTlvPk& ziV(v9{}Oawf7qTei@rvZLIxQS7DR~_n}(%f+?ZIgU5=u)YhS$n4zYDkMWFu4G|pc} zvQU1v%)S(%OpJ?O{|&PwQ5n7SsJ5L{Ct4fbg~VV0RUlfsf7I&TT7y6Jh+D z6bIt+{u80BhgXPqZq43{-gy27KBsr5tsc9+x3OVK1LdqHvl+wU@oNl4XIH84*Sr60 zK4@$!>TR$3jTni;D=tP1Z>tN4I7FoS#NVV1FbKc9ix|)mvE%I|cNx+}rOJ8Xp+k#x z%GqEmW%s3~N~Xq=xyC)?>cU;a@VYa&b)jI48}&H1PxIV~E&Q4^&-?p1^1?!=U+lBX z6z{`Q`4x@Vr5g(#b0YIVkGi|B4rkrkG{uIZFkA8GrE3wPx1Zt z@wtmi3mr1Kqbw-fEU=vkv+J)D2y)Ac>yDGz?-`VAB)p6Lp*LKljo#3UC54bM; z|JuYY$S=Dev4RWXWd3DKb>IuKJ%wFO5I-2_zluWbKkQOkVlnOa$audFNW-%Kxt^ia%-;CdIn+w(^}Jj~gJjHqU4~=U7=G0p z_~8UyeHaWL=g-~$L3rQ+iAiVW?udCw%|p^v?9@2|CH zS5GdwBzw!# zku+*?7@O&u_f3VD9dM}&mD})yrXX%@Hy?H*RsHXq2Q=IG*mPOAVrCD9SuP>Zxq@-A z%`yz(a22sqA;a@Dt}7KlaJH+Gth+Ifz68PY&vT8zZQpR5j)CrPep+-YeH`G%fUu##MvCwwAe->d@ka35{yv2!Ixo}JtLtHU0s5v}m%FQIG&h;D5M^eD z<*t8_GQWGgxrWca|&ZjC@spOG`A`&X7x&>+R}k zIcY7eg*?oBBw|7b`|M)BnBZRYW%-7hzw*GlXJ4uv7rVkZWfzmiQBi%Ty1hPRQ*uYZ z>q6;2sU@qMvq?iWkD-sJOOy@!8z05DTEth;K`8;Tj?{mxG1W73~%OluI%MNtjZB2)SizDE?^$+-yyk+^uGP_8gbbQmY z426fuIVXCaeyaCV65+;74Btc&QIRlG}#(H9$6G0 z89G|FEPgmUAGx1aqumGVNc+{z`J2B2Ui@lDtB5cT7#kUuyU?R*^e(YFKtH`6G|GwC znzFvwDW|+G^@W{`B=+#U8-dzi{3*#$Rw>Y_YrEI7F75q%jPJ&<`Z4g+7Xw?aqoM*O z3ms*)oRI?N%5yGstm++ik(Mu;z(W3hOLhxM+X14PeTGbcOeAsW#Vmx=&P6#8n z^3RFOAA4tcWns|FSQAH{T`mD#+%zk(CGz-M1;}~K!!i!>!~A9O=V5cy9`BwM-S8C8 zh+Dj#wQl9ehe|R-LY?l6T1zg!G^Ov=p+6Es`kr3$)fX9l+A-mOAiUJynW2Juw*H+2 zms0TaW*zk_iS`J1=`SEJ*P;mR%xC<0Gh&bOmAPVvFOg8=*2%Tjg#B&@eyst?fh!r@ z6qq0<9-q^B>1jH(e_9pt(NsK3v>S{!;q6@kKaUkQ=@$=wk3*4n!cCH?9H?X-r7`p` zfxKa(3M$O+!H~e0;c<}S-u(8Ci!ryrw?65@Z5K4q(%jtj9pJK~mtyN;wcsJz@OD-$ zAdvm(3qQi}r-mH)Hmr!7V_c*q(Y0%@7w`P*5lRQxDr;7Q+XZy37|aAr!nTGPka9MC zXoRd~2(94=y!8jQZo6~o24i_}@Ow2+PgU(nD(V__%9@Pc)2f4Y;px7F^&nb0DHGB- zd9RgS2GdyJ`ZT~wbg1q#NLS`E1*)D3s0(dnOdu+}xkJQ4;P$&^qKtIPTq(Z}fwRFj zy=J9+jTzX1Pt&xr8bfx$Uf9A%!^Fl;U{M!3cx>L0aU&eme&I+I`!?JsUvri5M5;Lp4NqVGerz%$AbQVR0Rhk~Je-w3u0TB)xI2$PDfVk(ImZY17ZooHMp@uADq za`xy@@Le@FoUV$AhE`!!mXWUbCs9o0V7`W;BN}#8r;C46zvD;em;bU=BxK>nkpqzg zzBi4#t+`4f$M7o&5Gtv<(bVfA>2$l7QivS5+^LAf*KFu{W_04HjuOZ|3_Q-g218xn z!^~q$ADj%1_UMQ)of19{L9o4-9k7?XFuRiywr%TPcR+3xrjtn!oHL!5a!Z9{yO(Gv zo=|nMBZz~*+zvyzb)n-kJj^Ck3(-Ko_A&!PB)I3pBv!c`0%o_=U>+$pBQmw_Ft6$HysqLT{v-&~fn`blgh_U_4Fy#MYSf2(R_^AUQl;s_zJH{`$^Yf^$tVznV zub#z^Ez`yjpPUOpAAORI*R1IHvtXkYeY&To$pi0jl>3un?JvR5_nm6ys0j3YKStn< zO~w4L!I0QxxvYlRN8+@xJnN)F^s)~1-z8wwr=9Wbumfwv@UbuZgCBe%2db;AWkP^V zYpp5|eyf^&$|~idJ8J!Mx83tpMIB&YkIzP)$M}Hq-bBW*`T36PKYH0@vvX{ck9_5; zs2ID<^r_=^BweA25-Z}7Z|7vd_i25~qm0^ZXW*}%lDBg4V z8xIZdeRKcPcBh@{mrgB92naWHmT@BL2A(X^k#n@A z94G0mF8<(p4scC|+^hLOMX)RR8H74}afkMKZcxIvWh@V&x-bQzxFsr?)q)NtqNs zMA8*$krt{X#z;iJk*iyqm0zBNrF|H7{~(UJPnX}R^VxFEb)R`z@@nIl{1VDMW5ypM zklv}Zi)|*5ueQ0A`SQ2ysQCGLZnG$SgWrm~N^{cSr)(i9_-+F=Bq~d%Ao5netFHxp z`1Li}ge(`{(!Yt#Jc;N~&|Mk)cO$RKR&7%FdkZBSE(8uo^Ho@XElPmtrFqiRdi#%R z3~_1HYw9j~k!R-yDaS-iLJeYk332zz;W)&=a8m1wu)O+bb`wIHk4JU5gn2WDccJh@ z&Xj3W8&8p6Jsnj((#Yg1RHa^#kom6flNg5#sY%nUQ`L0ol=N-an*NbzHxMO%!QLei zxKYZ7lL*`=xpi6%e7kVR;ph7)DCUE215Oo#7Y=9Ff?fcF)qITV<&UlnPzw{Lrlm1@S47 zSWip&Uiz!%CnjAA?5$kIMHw~Kt-w81tY3OSse16fm{}T`Du!pkDt+@rdNccm0S`th zg%XW5h2Sf)E5jb`EXy5Bx(k~hroz;ySBhoAS78<_HjEgnR(~P&-AL?*Ei+oYjXGp4 z3%-cqB-P+Yh9~V*74~YHO;wEI5&~1EsWtERwen?2H!UeW{^@!yaNvdxk#@v`hsuNq zDL1$JlECTLXD7|95pJ=i6xzwl(X!Fy5PJo`8Mi$ zwQ_FY^d6}Vqvto&v?2^7ZV{9Pl_M;v#UGNoH;s zsEdyHljWe3G`WY)HfbxcO_O$r8JJ_}L*#iU6pLc5tkCPk4>=2fK;^Cf&2q2h^xnOp#vd zZ$i|Biu+uOZ3Sv_4AK9-2poAT0X8|(Jd)BA2nccIgde)yy6kd+naN@;bc#7Uub;A{ zv3%yxU1esDUN4|#%dCFRM*#QNLftOra+Rz%diKB{Z({?d3(mLWrejypufWa_~D$8hn# z%Gp+bx^F~iR=9L3m^iG@;)&r<#Gex1nIO@SGPWqE9g;N3u>JlL+=DJJ7wyQOL7^QvPDOgzUPBm{AqL+VBwVc)AvBF_56@y|JRALu8pMIiy z?wQWXz}8XHXT&i>suIVY%UM;jei6r0&E~E9RXyYuG!Z*J?`IkPYso`+ccG|~_d88p zH+t#6$<>lX1fDDu5P0BO+`SIs_o~rM)7E;^UcCy!^%dR_R(DSL)0&II0tUhPAg zuBrY2h(jnz0FVqFYi{nn9wldeBXH#jS%JeUh8mS^5mq9Vtjq(Wid?%a2w*&!$FTH( z0@yBe1c)7XrDmq_qeQ@l|9Orr`wE#q(kkpS?dq(*?K6j5a@p8oepGoAjw`m6tYbPu zc^BEAjQxabDdUD%TS80;rXgd>HdP&&*tmt+vV|qEUzqCnwDjVhDW7uEUO;tBQ-O7% zI|Q?i`%w=`2S5j>>YtcQpg-}J(*xnX=X5ETV|tj z&w-!USSO=jaMq;0M6%VOV;ahAKmoF*4XVIK>(WvYlZl2Eu|uY)GmtTkLnah@hR$M6 z8|JQSSOzv-*aTr05l~rXh8kc3j2VGnTr){-V2SOHA-tEpHF^_{St)@s2pE~5DGR`m zwpkjQuIVNqr!tn?bMKHkONIdCE_6-iCZZ$D%K~C_6M}_siguuxnluri1wPD7)ubRZ zAStTK9it|!A`>#&i^2@T*3dR+!Nir@nW<1Yg-*fT!2(4KTQHR|Cf-1qjLJqCnnnR_ zHl;pw_dO9OtiRlTL&JkP1($E@!8;y+_eN7Xf*C@hFVOyu^z9+{xg5MB|*4tsGfNQo(s1jOhO=N(E z472=k6GrK`k}vQZM8_8%8Q?43HfRWz0vKFlT*hPr0Y$iohE-Xcf;HahLeK_@+;Ha} zXMme`8b_Fgd1OGyApyG3DIv$)CZ6HmPgTXE{De1nub0=KN}DFFLZ7#my=oj^wCQQp zZ!z+|7riy@P>mpQLSOTHLwVoXjuR(Y>kALGle52 zgIk{S@$N%@s@Dv~L%fpa-J5v7Izwm~sc?4O_TB+1viq^?&>_?FX7*+gSQ`*5iL17z z8A`&W)CGG{%1|2>)o+Apm4h@jUiz-s6&yA^EQa&_N0e1n09XOkCbx#h0##XM1!EgV zn+T*(30mO6W_?CP?NAYo)3pGEA%<02i*Ac$MtLj+Vi6-(P}E)M1{ElG8Pq?GinpqT6L_J; z!r?$#ZKL65r%;V@FvUfMUPlU76vpXBtOCM&U-txdUxSp$twKwc}z0zJD92 zAQPA=W-FK&Y*c0pwq(fEL>0CMyIaLOQ5rPeX3N#H_e`T@gwEtl#<9?$AJ2zdX$Ou1 zsB&rqXP?tUKcSBfQ`C&0fQP`9o#HRd%jR}J!t{?d2?DCZfoGHjAI~{vJ+EL!pGgzc z0{&Ht&;g|E$I@{SSA~@sj2Nn&P2CJY5ezUx#s$jSmBJ62!)S|baP#gv+wsXZtqQz6 zD*Wh#p=6H859OtSs)BKc=-G;VWl|#4ZQ-_3zy!!t8YVKffY6#khTb6PE}Mn2E2X0f z8ak;CJWQmm84BXeV?MXAUb|3-pr~P%*QSsfHj>)FHri7rQy`jt5fu=w=5){_Lx<5p zhpTCeYy#tAh*0L~R;Kz_MZ1*@TQtv=N)ahES=>4+{wv zQBM#6bU=&05JQJZ1i(`>mzzwKq(6%%F}-5TnRZ6gE4T-q{{def@VEo5 zoNVvkgR-OfgCuCsse-!49m-k3j`g@p$0IsYP!F9g?v}^=dNoL_Vli~Zg*%fynQ$Wx zu&CoFSlV$BR(9N!rI|ZOnT#(*Z;T~!=uLRaipQO)XV$PKUOZ%*46UZWVx!;SC|KME zzrE{aGkzgf)&g}@{`bn2LKYTACUX@tN|nA3&TiUMgkGt;S4)}f`+{r62iWgWQw z2mEG;^y57YZ+6!2_dfGrR)SbR>T+?|*@EQ5kD%9X$xLlv>6s|YCXFq#= zFTHgn+;qmSF3ei|s!=lG?oG$LZj(st*tp&HBsV+ZZh&b7#L&<1WFh-w1H!X_=m5mW zoe*kzGP1srbj|s&%>cQ(b9r>Q-%vnZ=mtO?cLD6UQ*iC>5Fk3-Dd%^`0^D(;a${kI z0--bTc6UHP9d|;c9Xle_jt&*J<7_`OnqMRlP67h-Ge3?J2<#wpcGmVm;M^ghb{_`^ zs@kkJj90i7gyCe`K@T&G1Vwx{2HM%}Zizo5ZaYeurhGwt)sDLOn}Yn%v4OgGCRsM+ zf!1qZtg=^V_Qc_#0|~k(+jLg8&4o*Bx$>NQ5-#bS3eOFI_tK9jT+Yv+Rr0O&Sa*s+ zxv)*8BGC9Y1^tsq9#1T#UiV>m$Pdr+8tePFdeG-PAi5>;uhja68Q5p7II1W`4%N<8_ zfPX2yFRAx4M}GkX`XKOW9uD_n-VaFjV;NB{Sz>x69(f{Q0 z-`6(VkMNJ(FW^mmtn_g$T}~8$?M8u3o3fz*sk9<-XsD8eWs^m;S(@bTPt%MD0-d6$ z3+`B@J1amtCmN77nd^_gcjhgwes(Eu!pB@bd3#AKJ94*=GGdqib;$jfqmPVv?$U}g zRmY)f=mJ@npZS`?+&EqXn#Z9m=L|1Na?9M6!;lT z`58ox-0JJdoy0aCLK_4jf&x#E4N&!X=KFx?=Szy{Sny|Ik~>r6jt(fd;}=Tg`-}n* zhQPRs+NiKi7@I~uFN6XW%r;l?PMAhQcMD_4r*}y|TO{y^qFv}zL76+uJEKg`KJ?d% zj>ZR0Rifh^QZmXz8^0bQ8#73Fsfe`@rcQYuhvn;wF#yv30X9+)m_+LgG8u1TH z0is>56aWWK?#TZ{$#=rW9b%%6JC=$_t8EaNr~=Q$4O9~-@JDB8+}E%C0r4wXqT;0w zKZak$G58Z_NTh8ORqj|)J57N5{xM=y6OF7@hLUY$D67DfEG)|`o82*PU_XWK8iidmGa%&CP^vEH_PaB(_b(NjY+4#o>7u5&>}l2cRG=355IrKn4J4WB|+o z3j6o}ZtwoSyUyL+?wYf^=FN6qbluvw-Pv}~b}GxV)s@>+U=k^n3`vQ~0uV^r0-zCR zNuZ2W7R-eRumk}Qf|tB3!UCR2k~-|y>t5|Ric?J2_}m1%Y0dn{W^rR}-hDQ+_PD-#+KyZD`-i)py=|j&f7Q47H8oGu1=rWt-GZ(d@^igw zTT9$6aqX?==CpBq+Qg692D|I7xO}zSvX%MnE7uWqB2ni=2^&`tI-L+Pem4$ePLoJu zo;`K>&$PU~-HW%E6SqwVh!1&_@tPJmqmOHG2YY!Ge>pz4@Lv(be0ZGX&HP>jRH7jH zaFQJe3gI_ixFj`qW4RGu6M5b8c-M}K{by_Sej)ycTGteJH-bF7ywKH#LgpR+GQMs3 zI@gRJa$TE$2)5eVf_z`sYDRV5cJ|u9=l0~V7Y=&oF;{KWz=>l*u@den>7cU?dB$>& z+ZByQBp_%Vhl(oAstic!RolEV?vNGV72X+J_>4{@H+h6`3)Id-jb8^A!4jN~!kKwh z@Xsu5+?A4z4G3L!xeDH84D$U$?Sm`aE`dQdqL#O?X@G<+pt(~7;u6TSe=?}FBNFey%=5o?w@}aL^GxW1^7BY8n+1atX z_ogjlzh+bN%bN9%+jNBNJil<4L;K{e4e}@fSGju=gHIdr=9Kw{D*EexGANK*%%7VF zrjZ57+2oPJZl6klDa0eEhGV)rsJpLg=>^lF7pdYCdBYeFR^e(F* z0v-c@VMW|~;mez2*d*vhv88ho3;|F@`Ku5*246L|v(l+C=b1J;%|np0gwTk&gPRb{e*NXnv?1 zOP{9WVj(DNT|_SOIKcuPv{rQV<<))QKmY1It?;eYf4g;gcxb-g{B8EmOQd%9U+{-- zeb@~jbMCyzxgc}fC=2MU%=`?Wy#p#Fc2Q(8m@MN-ld%3;9!{|sjCiP*Q~xX#ZO-j& z+hS4+wn`Ihxmtn9+fXBzAAA>kL0bAkij2SsoMtJWqcv7o}u_#}bzD z*^Z^{BWZv7Trf1}75B_7QeNoC(jM<|7yTfnNfCagPb%qK{lez|SKO1E#CQCU z{n4a5stk@xb5u@j0-s%MCa4m2q}fc)1a|^_{8}K_ncrOJXohw!7$IK;o!83&F~xE> zC(@lN9oqykh5+*Q8z2NJoQUTGf6-&p4zFG4+1jrs(~3D0hnF+lmU(6N)49Bm_vS2n zDnK(uQ{~po-|5O;PoU8EQw>w~Kpg~$`UNYS2YSu(Gn3BEUvfX3974sxc3U-Eh1%uo zs^AV&F?hukk&vB&y+7g*<3288XUBcDy7e+DlGd@dXmp?GQJ=IxoFvDLmtzxZOVAzI z-v4;NOQa^vkGu#WRs&+Z8tiAeaB7to6niZc953VepvJ(luU`%ULV3aQ#3n%ay^tT} zoMp=b4kYCl2oxTpHukQ_C7?M(fv8RfYch=^doZV(Nd_3~=Tfac{yt{VY`=KJ@<*oNe z;)r|kOn-_oYPT;drlZ0fCDx+hHE5t<%BflglLM^0g+~!u^QVkL;T>1VaXv}79Vf_) zI@Z{;ujoJ@&6j`DKvTQr`)MnR$y)xZ0ds3Ep<4_LP0=I$J>ix)^$rnrV$3|RNY zV|5^3*}eQO_;a6#o6j$T^q!`#=l|svv=(Co+6Z7Ku6hILyqr<(aCg$6FUZd&s+HQhrYGSspn9%NHH*Z ztb)_EcZ8>A|K~s04*mCe=k%%nbRxHz`2N0Ria;V)naEIm$9Ki8mIk_UfeXx|Onh{{ zVY}k9$t;^{mW|n+C9lf%UU$7;6=Q$YXO&r-vHk`Wu^5oD)xU}=1o++btbk5%Y5ii-z-|XA^v|Z z+Cus3*JHi*TC(){7o-duWZM}Go*3--v7Qo!fMTEcBw<&JrzfF1^nW6_Tfe&9`3yU{ z$9v1IsEWQ^bMvNg7EQzc*jWU08hn@ayk+MPdCg;^_wMV9I)neS{CV{&CTsh%%_W>)%LBRi~8x)x)Zy^wX7n}Mcuxa_6dG>}D5#KiQgI_ubqX#om?M*?l!@T@v-8Kbj-lx^`46JqQxW|AgH`yaycK1`q?{qbqHDhm5EYL6g>0aX) zK1sjhq3Vbmd#An7N_q|N+2T#k<6G->-{ZvRg6qYIV+X~z2`6&r$o&^uK$-(%o=MiD z*Rk4p+4Ie;lY>hw299AvcFJ0grT=h+UKWqRxvUTgyfq}ctgRmAFf_wk;BvDV0zexS z|9U^Ey#BhfQ~N${QpJBz6T%weRG*Q*?}x+UebqrcDpfcgb${Qs{9BP*`Wda>waQt#cfH=bkkXHCKK zEM`d<+}!BwoSN6A)bX0PUCu_qnE8MMI&W5>|EEylnT)f<> zUhzTiI_qmk-~C(sJHffK7x8^Itz^xbQU5-j=W;cE$0seCPeIWiR7i z_KbyPqqy1kuHaEzUa7-#ua-G|g?X4|7aJTm1g&&v@2Awiw-Xd2;rH^c^B?P*@?CxD zJe~CWdPHY9_uN1KYH!w4s>UoCJ3vTxyGDaCOSQ-*JuLAO%l!91eAry(JbcV;aLqkM z6Ei5rTf|DdE85?A{jZuGLLKuT|2J>G>i1R|T;gnf6L-a9n49-x^%wcyyr-*nS!O2d-}+DCG3)7~F&)6a z*G0kQ1u-Fil_P)u*Q=twfYC}hKnziQa;wLhj;OZKa+@?2$;*H0?8ebemdYpTDv zjl8`s@ECtGW-MdtdNDG0bJDf`R~^eJ3sf;jt@Zg#Ep=kjs^hMH+rxg2R~Uz?80Kvr z<4(J!3!Ztr!5aKTyG__485khD(lmd$KBJcs(t^s#F%8zi>ibtKs^E^vF%#B6E)1kP z=iTCEaN1v1b*p1$X?>PTP=zCC^9Q}ngLo|SM|MZji1O3Qx0eaq!hGfia(#ZK)Hg-hvIPdkQz4k5A zwf^vw%G`^;>bh?Fuh~oXlpV(k+J!`UBg<8zQz4Pw$QoBc?2CY)WUdyGpH=5>u~^7R zL__`Gg~dw@n@V=r`@FT0#lbI4C8 zXRIy4G1vs!(R2lsU^;(q-E8Q6Z2vmxRjkm+7OpEAgT$qkfca!)xiyZBe2NA09akHU z0ovX^Q!aI*-?=QTBgeos1934l{w@DtYF4TKu46&Ff?sdFR>i(r z)3L8@!GYicl zyf}^xFrNy{*gFK9u_5c0@6{Xxhl;3J43FXg%#1i~V;Jt1uroNX6b(1FAU4*N@&<*8 zHNXTBHj?E`UzWHu^HRV`-vD=C)z& z9nHkC>3~R*W4$b{ZmwOK5?m>(1ecSXqEoqtpNct(xItItDo80&3Bt>{oD^{drhdvi zFg)gpqcQ;$=Yq|o)&-pUc~$a}mI=zT zQ#n#9f#-y)1n4kGlYzw`_f8yM=%cRwt}(>J7y;u8L1g_JGxpWJxW^W=Q7&zf@jl#vLc@{ST6CvP+ZMMKAlXfg#UBZ1wB zv6q&b3aIQ;tGEKTzAGvoyEl5B#ZY4 z#Hj`#NKr8p6nmpK{BjDg<<4f53&dw)P6n#5aj8nj88ZR7YMKTYU_nuk0>~zeV0rd* z++Yl6#>*UDTM|%?Gv$J5dQ46TXH^WD@rJ@i_gk)pE5L9&m4+kWa66TTBLHzgl{R5j z2?;YW$yt5Sxa0^PZ3G#j4)GI+|vt?*S2EEi8`PfzrAQ!{T@COXshq7Qqoxjez3V zO!QrB!>AI$q(dqbaC0iB@KrGkvz1^44|?CQmJr9I6QtZw#@pTxc=}S)rqg%845hl@ z9L<_vDUNod{CcXSvAU zw#;O~=+KNV6uF;M&)s^*cr~|=+Qi5Fm&ro+~!^BPbQ<#NG* zth-!pL}^1`+FyZNnZ1ndV>{6bgop=6c+nep!h*=56SO*!Z>dNI9Ih$?L8(*;29Z!o z(7UkC6P{uW2S0RU;}0BDy2lA(_#qk}R>+YMa;X>;QmqmKv;I{+y(YGY@Ll?d=pctU zj`82$!LB=xRyp!G7E>_<$Wo~Zwv|v$z+o9^0vERvJ)7JAt4aE-STM?#Vt}j9YVTjZ zD?UikbC3e$7y+FsK>{Okbl;?N;(@l9{|2W{Dnx$e<$1aJ-EzU~@z~7EF= zXg4yHOPP{V%HMu#F>nks!9`y>6a;r`32+QD!JX(q$Hj8ICLN3d!cf{1lmIk$NC^ycQs?np zE)2spl1g_=5HmY&~H;8fz#2HpNAPL4%l?%FTmjz`1%lOQk76xU! zGF)IBt0@;3AXqm}1Yqk=m99JX2Iy*cPzgjim2>#Dm^p?_& z*x65P^bmcWevDf*(!dd?W355r|Nk=yt}A~~JlA+PHhT@fwt!(FqGPFo3% zE9KXS=7Ov_2K34>2+iKT4ti&E?0Y~X=f|K}ISAoU380V*oW^%@q!$>)R)0&?I71Hd zg33ua0q+)A4Q%BzIBr>cTUf(fIkg2ihL%9JnoQf2lbv9(KP%4EUA4=Q3n^8Dj@2Ax z3MC*}Lbd>n@8#?+FpkA?J`YR%w1L<^ zDt-Ve^&WLIwvsNA&eK3|`>&f<-LQG8IpUNRgJ3KuPkG``1M@y$?+fE8)6Z{zuRkWZnUpw&swwfjQz8i zPAO4?@`3Wxv0g=S=*9p>w13*7g?`5eIE=zUMUC5?*xoQXFaE1SOlE7oxPM3Bh{MzE!n8;*?#R_2f^R5 zQ|JF}z=lhh_P4TDRU@ZfiAoX}rh(%9l!4E4cQZI{josZ5-y8YkJLJ|6t_I7(o5boX!W-48!+LGQJhcn58KjIoQ15qlqZm~>|x{AC*^ zk>}dxV}W1WwDH{WuDJK=C$4Rv9c%Y@aeKj}U+ZIcwo99Re{HfLj_f=T?jTgzvSA(v zhc1H8^2x4YRVdb`o0-G&Qp+SacZ*vexc8y9y;PgXwwmt~FG3v6f9~}jyM@2)tH8d` z{~cR%Z%gLcsz2iTY5#tCWzX2xPndUihyRJ}FW9mv{Cmdz5q;18a)`6hA8(sZl!1{q zu6df@#~x?XNk1Mi>x{GPz&qPFdyTeV@@Vm*>BsR~gRfxd?W35kt)I|&DhAE>(gFJhuJpRBS?& z?49?QlE2-u!;0es*gmrqN03$TMoc$e>*oFH+Lq#$x6x#pce~-1KsEQ9(-*HZzSMj* zt^WF7-#|=Mg!mHq)=^vnQP(N@1wKn{-*b7Xz{F=UPJdliit!82_FLrLk{BeJB^@0? zo>p_$`R_Je39bDc$4+SRy1-X8FzZSQEL(-`6XC288O;`SH=X&eW48NS&^}_=die7_ zagWT6%C4ofudVI8KQvFh-1lsyXLko(HT*h8^EpCOk>l*h)WP5qUrp?^PfP37jRT9# zB=0kN+sm?KD6s@Cy4K~rN2A}4>nKZ&C8dzcfR16xr1Xh)hJS4q$wrNT_M3PaM5sQg z@}*$5S)d!1nSobjQJ_zQ-Z=(8yOpID_FSv@|hbB(gg)xJ&K3tL@{cR$`> zQs-SNSlSZSVLEY_HFsV#y$oJ2%i^vHxZ<^4RL7We(&hV&JH55)+YEaqraG$i(@fOG z&x#LU3-2&&ETPh%Dm9iv8!1O6yJ%%t91pz{`;?bg5nY&ZY@c#4Y|?Ahum#U&o_ut=s(bk@*-%Hd-Fjs^M_OLZ<|FhN7iHHUpQ2DU&)XDx2nzi>DCW z9So`Gw19)TjY;WLiZRB~_ku*Y5 znfuFKV{VkQW8Fy@Ei*%zNlp}+5$HwXzi#6EduHvNmp0{0jt3Xlb=z#{ zx$p+VZ+edFy0%kb&Rg1%>X07SEZ7;3RMidX+{S6%Iddecr8+1cn(Seg(TAWNq1t-) z@AU8aEm_2~%D0vFwGVprSTFvxXFGd07RoxUOPKOVr~E(r(VpF51I&4xaocRWPcu5n zhui|w7dO&ffN|_somL!s)h#56`)F!266s3+Eldx3M7rqh=02`==M6Vy>8B+f7vfSP z7jx%c$yF9JaZ{e4X9ZM?U_*0It2`S&;V12ynz(cBI@8{m`qAIhCM~7^EeH>N5aE8S z`<-hAo^ZbVgM)nI^IXo87t4OQWw*ywnDi`e<`KCh&EvA9{l%p^&>#UKk5B2SnmcK^YTekN4np#Hi&-63paJ8;Wa5+)q1V&4w?hcP_K(;DO zLU>>%4ayO~G3E1Gmt^#8%CzbZ+vZ$8n!%cGy4i)b1eX)#Z;GQ5bHBSb+b&((&ztD+ z%i_ee1l3mo;oi$ENzo6{>(0xfmn>S|#fqEKz(QJMm?^VXQ8lBo2UTC4ZTb4y%vMV; zvtr`{iD=A{OZmG>t?xQ6DNe~L^M=OQ7n(##OYdUNe09z(@n~5tG$z9WZtqfk1kBs)mg=M#mk#>F z8I^{lDe@gSL(-7mrRa$C8ypKB)Q!{%_jbHBVktqo^b!9cK2599{jk+v+AciDlT6ay zh3_4~1Hne5de_p`s4o~lw6IGgDcCZf7s@F^m*35%c6s5%Nt95aL)((s+~Z`)lZXt*xKGchI@z4p``ovx3~QL?ze{g-?n}8 z*5$GPkX%Tkc?^GPQ$g$P9HkHBAA4U}Kp^uk@*L-j_?R!@$83@Q?5!oLU(rN(F{rZU zQcRl5r7SM0fpJmvZf7`mcCY&U9gA_6K>DFHEksa`nRj(4D4!^0E9zv#qcakY8%fPm*Fw%T+UN-kxo(vZ#jAuYK3*4xr+I z&pw=+ln7?OCfsqPV5n*uL@~E_TY6dPrS%x?zdcmFNtJ2pH~le|`j_Z-EkcW~6>ObM zP)@=Ke@0A)`z5BCr>Rd@8=7uJ1T>9H7@rrIOvO@2qSmZT_tM>{#5H_M zT~Iv2On**H2>V92hv!$4=I1=c zwTbu=Ex>Z_7{SO>#cG>2jRI|r zQ#pL4MhG&D@}H6Q{*MA~(UvCPB$CW1;hwoOOar94%boZ`cmf}m&U{Z^?arENm9dju zTSt%g379seB_Tk7sVx^?>En?j%AeLXDA$2&A7Q7wvqI1Bh7~-K{^8#7T&)Pt<6Qx< z=@7T+OPUF$&~Oz_diRLm2fpA>!eu^9-us$fP4%;&>0fEmO&;f87tls2MQ>s+!25k^H2V6Cb<&(mYU@Wz1qa>YbKUjEcb17? zrOF+P<^Oid`ED+~wzK8k&zRA=v4`cgc`@v|l4)F@V*RQmD-1Qc!arwm*YVR+g0;Kj zx#GQhZu|MEz2={6Nc?yPVHxkzs!QE*lT99?JsaCqzb=9OPT?NBH;k1R-nj(zJE+AQ z!22b)wa^~;@jhV05Df;O{HhrVvV3ym6{bx{GZJXw$ru?H?c7z0lE z1V^AOXYf@CH~OX}59gnR>q1BhoZf!_;raL`IYui`Ga)SXO)(aXpBB+6gpt6@@thsu zg>MQxrAK`cYeI;Br||T3?{1x?l1Yg`KlJxfj(f@fK-}k&u|$ew$Jp-S6-BuZ{|Gd9%WI8Tq4QNOMJJ4{&OAW)^Z+AuU-XCi8|O>Y zeKp^J)3eE0r*{)p3wcOk?fpl#7qqugK4Kla1d*>1#UdC3#^Ml?q~Fo5{D~+kL1UN$ zmgQDrT3oNK$Y`O^z5Nnp7AAK1*B(nI-jKK3T(6|_jNqKLjnjVEx@CTGpb}t|;5KxB&*Ntt>UMJ+H%2vQsMQKep%zz>V2cMMY`bxBm{j9!J1 zz}kA{jH}4n*OFYle(!u+V;2 zw6gWE^7NA`ul@MSD?h#xOOLOKfyY;3*(DwicZiJx3B8LO(J@_V{I8jkO5Z(a{#@zu zhofz+(YmMoJxn+&x?k)4tZNn4NSR!nge7)I8#IHi*BvzYP}1RouQ-Uo*GV+{OLsIi zQ9yhWOWL94h7+b0X2X5GOX}f3`%{;)A-)Qt-Q%rO18mr@LMh1HcR)O;OW2HG1<`K% zMo&$zK>#+lo&t*`T5!E@HH#>KW%MzXR%LL8lqo@=$y_ztoPkOkj{`!Q92giH_81_V z_8KVWO}0;vxXK{T!k*+7kf#LupKG;E{s}ILPXMOn$B=3LF*GgJ7sFt9qVH-GO}y|1 zK2ur?zf{9xU^U1FNTEGgs4CJ{4b86+BF z79|b~LL(HTET|qT%kcQJj75!%fR2GeO=1z!8g-26=FNzYdh@jA!k5!vST~oI`obcZ zZNmmEOuYK0_&GEP_hrNOfn3|fi_>o2LV5U?sDM~ZmBleA1E;3pkg^7Az@`d2G~AHh z)L}TdtTG~CMbr&`$yi)3Gh%tiIecmq=bAM|1Zy}5s(tF^x31-ADfWxk5F!}0Daz-LmL@A3(EX@J`Jlp*V+aK|b<2#eM*~B& z1Qk&Mf~>ee31P}ujwTH%Gz%N7fp$f(F&n^lB?H-9MKo-R2-(OHRDh}E@P)8sBZxpo zxWUM85t5A}0!H~k$#oHx4H1D2KUbFL4GdDr9|~nLSv;At2gJ-)9s^ooA7P~;%2qNO zUqG**Hf3%6hJghaXZYaNICO2SH1j+j-JJft3+PHBSDui~84?JZoER8w`wS3uapBjB zCO8JLv~^!EI5y^ArBEFr`DxNIfTYE!AseNPQpk0ytn=d`LzES;V`WA47)2`x`2(q1 zdDU4@&xc)A+8t+aTm{Xq7<67at}X+)Hl|UUQ*t$#_UKZw_-OqxzbF+oVV$8?gpN@a z!DW=kFbFZtMNe8q%pzugHUru*9!$f9N@?|MXX;*l(Fl^fK@6=R?;52FBo1OIBKa6e zt4R8RB|rxQmogqvLotBL|NqzPWr!d&uZaj$0}v5FjNOCAAUy^QQhkAk)PxkH9AHtv zB9dcj;Q!lqvt>x985^i;AWz-plQu{dfsK{i;pT=PrXiOE6^1E5INfNHM;VE-YFo3@ z_Y+jLftBc>PFGdX@)jy4^e9VZ+rc2eDYXabTU3AADkD=RL9He7S-k2$<0RI+YB`GV zAhlvsw5jCg|AYg$iL$Z?=(D{H2JHSwazuCFBIJw+M;O3H z;@vVpl8`8Jr@c{Hm)KkbE*r zQ2klQ^VUvQ1mE9T1Tk=R@24k=2naB!i!zJL8%hwfa@^ZYi$&hv0rMi3Hyj{OgmDq0 z0d1(2|8pe1YUiiz7Sm1yZQC5Y4b$~#{ITnCl2d~JyYsY>a+hvP`{W)nZ~uqU@JF43 zlo0D;ia;0dw}`$DXL^<(P^~5EC*>j@0~gU8T2-Zr)@-xFy1c6nrRZ# zl`6;Q$LOB)_toF9*#1D5s_U&XYIF!scHcFestcZg1JcyO7gN?U=*#oU+DQaG{+ zu$5}N?r9)_HjCH>wCS+OCZNJFWeCR>4KN}^Fo#MD$6$nnfQkXD2xH}xSRQLk@=*3z z^GJ|Kl;BcCmx1j7hBnqQ3AD<*WF^RWs)mKqfOBhV%&Q;t;pZ}C5lc|W84wvp8#=xz z^>{vB+qUbd?fDiaKl^TL(0k=6t3c!}!S?JR3acYUhgFPPmQgfWM-5o`s1cLEl`Pr7 zy7wCSNAyy2J@6G zC?+B~3adys$w7=)eS0{!)d@k>@8eV$xh%mpYEX$Xw2lENBm5XxV;T+Os4G-(jl?kl zY{ZX1Hde=TZ~KV|N1%;RL{O1QM1de>5y2p15dk425d?)0MbzQYB2$}n0`H&4>WQql zNH$^FAxSyWC>pXE$T3U-&E~3gobx1=;z3YR(2oI8$n}NcTvqQr-oIy4RpgF@q@&+t z-F^-;wbHfD$1y8UO$T zF#0gH-+JH6?~8tu?ld4}{270eNli&i`V*Yb!(=FRn*(MMppa_L%Qxt*u2sEvm=jfC zs!C^Ujn2?idZtHBnu@Y&HtZN9x>IGQGZXlUz3U_i56m_r{23temq3UB0A$9_Xbk}G z5$^5Y@4Nr*y>{n!+qrVK+gt9t&TVHo+queXW-LfmX%(mxgjtq_Sir49%SaLdND>D4 z1r~}0f%0v@mjnn2`I7M<0f1kGXv3dzJ)7RPS=+UH*sBe7Ar^(@U0qYwrOOiVG>jcK z1XWh=Mfxdc|Esju*fwnXI=$+3g-T7!zGt2L*;>u3TKj5M8(l$BYp`e4X8xc1m39_< z_Hgv=SD*jw*m-Sa?@h`x*d`L!yJfdNA1%G4wcl_pQ7vt?oA|B}JbPDcX0TjoceA)* zcMiYC?F?kR5N^_>-NGIN;W*2Zy2K!NU2q%7ZLV$w#|u2(ZM+&tCuWDQu3i5u#R_C| z>?hc{-iO{2*}4>6`L+urI8@u~CCRmIdqaP+UG?@t7znlJhU}+6#ic|2@Jo~vIRMOl z+e-kyRd=pSob6_{t^B3ZcFNK&(a7{7!slFqJDxw!UU&!)ss5PV^-IU6g0LRxvi*1T zY4p3_+f}96v$pK^eBlrwV(PguJIGa2d8(6B;PP0P67eF~;iXDEn;k-G=j(Snz$w|} z9VI0DduQu#an+O}ft(wnqh;;3xyiGtLagb2@pZN1%gbWwca100zEMNmwl`P-ftxi- zU^WSLRN9q=RmBxWe)jbpwq(cl$nHX3w|@2H3mun+WPLCzjT(i`sw`gOs38ZTpg+XvZ_wxYoX%n^JZb8tM4JtZwl%Z@-v@$umZfO3Wx%vHqfT7(m5;+?yCAZ_t#3 zOWCn~RXc`)xwzX@95N<+q&n1XC+sWN0Bt~$zxHyL9R#uIvrqSy3liU0wQFSRj9V^M zv6s;sqTlh=W)fIOW-bjx8t`z#mXkeJ*NVH~d9;0vh*>5i)hv3BKO?Uxy{`tD&u| zYuYO7r)uW>71e|i$n`mg+GQd*t)Hupn>g)u!#G_@c<`-G)Y#JO@bbHK{CwDha%;+r zh9UxA6>YkHiF;L^dH&Xt@{uvmCVEvTG+R@43Vz$Rs7&7g_ z`bZ50oX}wxAu>MB!eW1fT(d{O&F1awM})6u!pJ`owdLrj(rIoxCuV z_)3yr!rO8?5L#`@*=&G=ap`@@JNh_o2%E|FLz}(>L2R@1^!=%~?=*OuhPmW)q4DsT z;)rJ3{E0g&nrpWliSq-mV8_9G_4tOB21Q*tU8*`JO^&VMKEofUf}z7_=sfVR zunrlINZrI>d*}R9zV0hl$i?y(JfzQe*+ID~9fV7AE(fm7{_gBRScEiV7;o}MG|X<= zbMaRA)8OFpy;VQ^fss#2KgfR}@Z2IYotY$Ya#ro#z-ZlUgrm9*0Kod7ropc{_#xeD)X zY&nz6;d`yEHj+fDnLC_H$F-qZ|2r$}QQ`oWD-_+!p`vHydKZ2xky;7xV$3G)t^wu6 z=)tvsdxbo`Sc*}f0DLO!XzPIKS|zv|w3CFyS8oVZHor!CXlx-l*Y)dMe!9>7jos}iY8BQ8eIw|sgnKB_-Z_S$B<-NY_n4MPNj0KuN3I|pD#W{3=0KQcfu<(Qvh->wK{9fkx0SiyZa17tVy`rCts z7?l`j1}zJzjbw$P2nMoT0@o?Z!Ym7*rkA>ogY#uU0QfI3hw>wdt@RS*EofTT+I8L? zT>B}XXv8pIwro_SwkGo&tIlD(%){Hd!#vLt0R;-jkM?c5Wi`x?_ALe)_78X(v%_)| z5W&Nk<|7qyCQL44T`3rvGA^OJlV9CI#)IIpHPczpxYlRPz@>w|t}wkQX0OgT6PAD> zU}+foRwiq^8QxVu&drJEN%u9TQW1V3WQ}XH^RU06=N8^2!|#AK`nBZxYis9HX(f#{3OkD87F#4HV7&RuDvHEboNe z$-}&tFo87rZPJ(n?&N!4*UL%F$fSw8&Sqb$_plaJQX16JiaEDJPm$69M9kkXbp~JQ z%~^VF-d9O^JHPOB48GFqgTMuvU+K)*QQvTcp@1q!27L_Od8(A;%^YuH`kKytyrg@; zoOka43g%64FMo^8pPTVbCE7w$14v_KLzl3&dWqUSlT?$lhCqfFEY09JjvEZJ)J~KA zhORjV75&pTWH}?;CzA{@fR=UFB>1_U2*+n&AFuskGL!v3!w}S8C9lj3=^@Eq*UZ+t zJ!=u>3&OIFX$GVg-m~UR($1vIaj%ouEF_U;T4`(9&T!tjV2G-fYW}N)GJJe|)|A6i z2_Tp?f@ea+ENAene%k~a=$%%ES!&e3$RtFcL^or@zjMma@3vkC)p3u95wQvlYFkoO zF>~e5sNp9VdgqRs2(w)7nW0NAWn=GZsQZ3ix5v)1zTH&E@&#o_J`vLKYE1^b!b-N5lwXW(JflxJS4rLcV+z2oIiO<7$UGv zwp0%Buz@X|K7|P9dnwa)@~+y8wd7P^{J*4e)jg<#`b+vShRQ=BT1&2!JnF&pBK~-W z(4>5>9JDz;UsBdT=PxnGk}~9QeoJ;^l}qa-OC$;vLGSCSGqhtFNWI5`P+_?V?jkQ{ z4S@2%$o(&&-OTrjLCzCn9;pd{d8|f1XCWb z{G`Fiu4c5~!919A3tgT@X{6UiK>GxB2;J_p2D~(xn;}K}ou6(D_bE4G5h_>;fCKbL zL9{f8c+NrQb9SDRr{-eaF(D(D$L8b2(U3-o)LSwQL(o7D>aH57>)F(`n=9`qSvasm z6pAa1``@MXfD!)}M6i)2D?#5J;N6DEQ&aU#luG(Dv50@W?59-39U{v+4X;}?y1F~+ z6)}ZK0W1;AX87HMQwYwK49!6{ZLlyrCN$PD=Q!Xo&2f=u+V3_i*>1i1o@ZOmt&e#u zInnKqJBDPOVz&g$t5NBsQqas}o8ka(*tAXJa|n=p z;J=!=c-~U3-Z~jiS*BJ28#qfEvsjR$GmmdUqSQ5ID!2`i3*!Mg{>o+uboZqA7xTZt@;!W~Ul#F=O!c(95n}!^w2GA>;P9M;E=IEJU z7AHDzV;JBwQq!BGG>k;n?dF<>9Ph!}zNR&2IQ|XaPMSk;`3{DkFPmxIUe*+px5Bzx zXf^jIP&B8ZdUYmP-npZudD_;qdbo^0!nC|=)hyySsssn_N;PI(*Y73n26ubf(hEeB z-F@f?%<%3r(BI?#4L!;@*F(K;CN~O0^bEJVV;@NPuyhCqr=iQF798(fAXBQnA~QLS zLq*d7gpgf2+I-c}YZ=|!fXpwIqNOo&QHORY6xk@xY9 z5yM1TY|2Ww4Ur84w-#yL_GxKAZP$d>J7efeVC=cmJp}u9hzPHAAokj6=K0e`y-PvZ zf2Vqg_T77@Xy|0*GkQhx|2qXk@RA~y!|gkCgfgC9p{~%Im45~hg>HCA(JYnX{gcb* z3=vx2{uu@Ie8@b*P=eFbP9AOx(NH_M)$HzBNY#&qfQ&%%bFg!5zCdezUSfj@_Y`-6xWKX|agz(aAQLdC*sGEHPYW#gS90W2fHSo%~k zs!7#NOB)VW#1gVy1op(5QQfq(;h>J) z)S-B=nhM$h8gq<(VTi}HIg1mTtE{a}kc_)mVPaI(9gX7xVoXwZ-(k0Xg=CBR`yG{6 zg#!6s`8oj5-c6WV5db_gc8w60+5o8O+pAW_8;o{&;zLKTs;9xlq69)@0G0^l+x&nJ zR97DX{5RedK?`7QdM&mAVOL(oi)Zo-UE@}FArrvTp&W)Ear*!W<|81sM=CMQ(V_!S z-1woQ0yIbfmj2BTlZJ?JAp*eQFd)H0AjXFbwu4h8;2{#$5UOABlH=L12%sH?;`XW% z^N}r8tP{;g3RYYv!H*@HLqZ6_5tS}*UeF0tqqZy$sk*eTvS@N+H2eWJyL|i|Lo3|4 zXHumP@D~F^>2Uu_eK@?WSS1r8Xbh(~1%WEvSwbB$0W1;9I{L^z085#V*#)sIsVsaS zScmG52w6dQ*y!Z4(z^DJQxy}bO{21Q9Re1Nf&z^j)2uL0A=3d`#?UlYzv{9>w5&!h zg5@SegcasTg4w(RL%}>sH)Vx3;>gIb!h~hIpC&id6hTx3Fc-_UBA$wX{DQp2fFfav z1QdW@0Y%ssgDW%46j6Gbbb~+<=S9I43g)KpX;KaAMbH%ixCOaeE<#iMZz6r-%=f&B zU#Q4@%A5CvVax;+L0tqC(Oe;1iZJuxD?ZJKt^hM1Mt#B&9s)>?5`})GJXI*xUTW)SSu@A7-P* zkAsT|>U|CTJw#vu)`ug%;;wC`GmlnU`zxpQ91{;WA z|4fJvz2)ro+1Zfz-YvDvVPANkUa?`rB7->->07V+pQs{1{3RY*Kf;;DnGiwGXsS~K z3(&`ZcTi!eg|LSRk}AM(^+%B^Ay7xEl+COm%}0g^AGuGJk-#AM#1Ozk0qy2rw2WaD z{lr@C#Ue5GqE;yzXX z5Z^O4rSZqT}ZpRHFxlR4V3`>3*863As(AyShwRFQ@8 z=BhU&B_(Ah4k~|2{mzqQv6ku(XK2D+k!wBkyXmLh?eS3Z%th-)-?%W$}LV(c6$mpZCYS*RnU zsOG8y%mOk|YCe^UOI1QOZa!wUvdXEevaDn7V&q+H?2ceIAp*tJF5Crxd@I+su*4|9 zt4d?>!+)OPk*fX-^#UUnhUR6b*s*)`eobEH?+RAK%GSRwf9JD-c9F%PNpf7;O^CN* z?PZ>JU+2iPk^u3;Q#4!ij*qq8aOwC*_;P#Ad#dzg_7~Q^;zWnh|>_+mq3YG@6#QOks|0TB0=D?DBs5lwmb@YG9K|6}|{e^Eob`l+29Cz-2x zKbk}abt!l7pd$vW4Wj`hAu^{+9>7AODIH+!_ZE9lNT^j+ihIqfJf!n;rwM?m?^{n@ zd+0S9!rD8`8@x~fG!E#!i>jVomT?o?i7Q-Xg!S-+?dG;Bl6CbBgoIf8YU>)hpQ_KZ zBD!~Zs3u|&OCfRqedOmY8|#NIQ)S`pX;=W*he*u`9}%F_skHJXe;oNxd!Kdw3DsR> zHlZ)@G%nYum_E=ugJ(>6d+5i%M( z7PeN}sRA%@Fl8x3Y=2puT$pKN*pvqx)__VfK9n4 zaByx0Wztz#AyQ_V5o<&9_NXk|KrOl-(^gXhw$E#;rT%n=ENhI@CFIzqXcYirOqaC@ zAE?bcU}=O%5ys9R879`zHD@e`55cSe9x`ehn%PCr13W1j2^C?V5pY2B>caYwh&}qj z%|HMEI7ty}9}RC5<&U1?!4Hsdeej5jgNM7yJOpwdA>+c}$P_eqp+W}_5ajC;fKTy; za^I+QvE?xe@J2(dP{9SU9&&{WA&B51Sg0a`QC%U6hS7yL9)gSyB_pTSPX!9>`rRHj z9lhRY2qi3dWEUksrPj3C71-vxfrUL6j(b*1!n;gRHG#HoXkNNWtPqX5@+^02@ZG6x zRnXQR1|zB zuxZUlKn7FHufci6Vb;~JA`?Cu{wNeR<|D@Y2%x_CsIecZkT)!9%}0&)$VI&QP-A{1 z%zG&Qdi2}GD@){HgU~SR;C1i}*#)+A1Uee$kH3xQ-VJfX^yr11FIRr0;g0hph=}ND zK~lk}Hy`dOZqe|laUb7;rFDbX$|Rtj5D)_Z1OPH)L@)pVe|59UTEI!0h@fx6c6V;? zjgeA1)xn|w8?>{=RWZ8%N)`PUByH%Ed*1*4h>Q>b&CHY$0RZB`+l#h+w|!-O7x*w- z)iHpdnAxxa4Zz5khz=@9gvGJlTeM*wvMu){sch@LlWn-VZ?cMP>rN;Avf22$9@i|* z=U9!!rl)1LWaDW~(%)lo<3x&NX7RWW%-k6rIv$J|1W*VW0059270m%a`B}}|_uhB= zyt}-+c9*j4cFWn_E-xY5$!wA%pJef~Ffm+FNHP$|F^j|jFa)?r1`5L@Kmcer+X5CDW|*wtO`$YN_?=`W5QBz4~ZfNi^+Mv|QTXE5%D|ZVmOe z7)Y*Gyb{8Cf@eZ&$16sxMtCx`e7u@^P0eFhvZ+MEEo}dH1#?l@LP0#CFMsWHuQ#c+ zKJMAZYl|%lb%n;3r_og~a;_oyt}45;5_u2*I>J<{cR1A}xa)D_b3$zrcmK|0unpQ< z;+^e+jg^;;VOx^0tRJhBB>zJiTiUNsGi|2q8AoJ~7a z@S^e@y1!q;EWr0QbEINvKB4M*r_S?NE2=of<+SoPX)8bCR zb(<}0oTHUX$qa1?MKA=&%$L)so8bI|;1Cf(R3@`0@6*7KzgP@>pW7`N4|ctswzV#j zud~FjRX1MOYd0%9W=zwI*r^)q2l3uoZn{+I>(I5WKlWN5til#D8XdIDO6y?}HaO(= z0o}bR{+;)Gt?<*|v+OG;zS_;cF3pk*^pBQ~ZT4}j)B%0(4coeGbsvJ;z&K;UpHt~| z*3aJ9j$CbB`-P>YRMcc>!wtam_(%51Jcz35+WnY)*fVryHn|p?-mk*H??xr_Zjyd6 zA21jQd+1ztRGyo(-SegXU8M)#o{6~r*gA1o;VQeO2JGV7>EhS5{Tf>W`Wq0o zXMK$t{a+fHf(a55OQB=w2m9uQf0kGXp(3zL9=^RYnYDio(@&ycCR@L{#39Kbn6*`| zhYEOsIUNrbAnscCh$E^@fiU#-Ky6)>B1 z0uQX0nPiu9ww)m_?rPOZMKQ?C_WYHG7;Xx{i&M*e@dnfaup5rI_|WY)NQ z-AE*5=x|Wm$P7mHZ4~6DjEY{(mcz!R;whgi_0I(np;EAeG9+%UuKE}Oa<qD@T~5Jr*1sZ)mF6Wuh)*1tGZQBh4&;l!aR-v? zN6*A-dbFi9rCVS8U2*-C@coZJl2zz5@@__HO?vT00Vp=lVVyzx+bc{ElhEXorPn_6 zQG&(zbZuqb0;T}Dub|o`LXtLKBNc0rwMw`d6zM4&C__R8`j_~lS*F)TNoJU(NX7$= zj%rLRuUIH8mZS>e({W`mN_@0&nfYVY%m6T9EprnYj2szA6D(U+4bbVhUlgCSDU?*g zK0A2BA|kcFkjciO&U^6k=A^m(6)`df@1YO7%c6C{qIR{WkuQrGqCU@9cl7h>&_l=4yUzi-<9w6hB4ZJ1mq{$pYa z7l0WmnqFrT#0TD=x7XEfsyaiNL_Pe2H!!q>AF59;_oH0Sjq?F32wa(xcT+6-Q{*L9}TFH*z*k|P(cwyJM z6@CPhjZD-_Jj;R3A31g-8YS3^_})J_@Lzj&RpEK*hrFLPKL5uZum0p5>MF&_8w5{5 z>h_eaMJOq*Di)|bm&gAZQ6y7oV`t-S_4_>_Wgbt>Pn%d~ywn{%1Q`PBDp;dnYAXwj z%pBtNFtD6nWRA?*T}{9-tyZ)0+jL0fhbr^D$$VqgThW9E}4CV))|Daj!5YmL=;qjvr1Ma4-sv#odbz7%^ zGAhKYGW(gRLz2g_60eeKUoaa4v3#i!U=|qvFlLkF7rLHQ?`P+>ljFDI<}p(>6e@?W zuKj|su5=pD%CJo9}i5sa?X!i2t6Aj*p{#L0WT3VoKRqf@tcaLzuVge zeTHQ`#-`YYscA=NQ)l zc1M_38vwB_nTk%7Hj1zDi6YL%$SL$fS_)99h@7@p%zv{cJyT&yid6uIxt@q#9l5{d z4|`5!^>^y5g|NeNq1-CWT9TJ*Lgq5Xq67G2m?6HYe48zNX_rJo&7y>*ce@0oj}O?& z_%TnXT#K7&)yLSJoJIt6Cp3PWjzaqTNbiAT@fDEFp2Shtr^SW&&Pw{reiPiS)MIzU z4~Z*n1^)K`b{?ZG3YjRFs9bz;##nz37oMNDp{Lm!ZERG%o{dZA%$i*K{(teD>7BRh z>-mlx@?%iFx5SGC!!gj1qxUfpU(mWfo5@LzfWWvbZ#UOThk-UkWmmvevMY(rKdvi$ z=1@_L9_AwJ%4UfP8q==7@ar0ViwoBe=ldSoso3KHPyzI%VYVxO)4!is`~0Ou2S|*G zp{7tus6Y1mXL(#aqY{7*{Oz!DjI_$n!4ecI3%las)GJRDTVvH`dZ6%)%7Ej9uWOdx zh4`UD_)4X6hk9QXg;@P~`j(1{bMB#os_ZO_Csa10BnM5|aZQ z$PCZHtX6gTEIn!d>+xkP;m{#dAFb>rM?20bImwaEbg6eogOk>rWs_rO6g89X+kk$L zmH$5f{H$j|L$*Djl}q#q9he}?3tD!$6bR}JMh@mU>Z*IuZLQ1K{2$8uw(Gt%53WFi zZPXaN>}6~@7RX)XC|-TV3>PPt6)DX;jUUwYL2wxaOczq99KO8*y$y$@*R&fyL7B}) zm2e9UxqlUL~C%DyL%Avz$D2`04d1J|m6mO#gLQb^_Pm8C6@ONsRPuusG znQ@TA#Y>Yc5q1xY5jI=p=~tCCKHtiFbzy``gX5R$N#gdVuP7Y`UUHh!PLad5vdw4r z3)&Va8!G#c5|_bTrocvqD5WlsCsZkD?(K(=y=A+BH0^N-Bhg0M~g=?i7} z$SQ`)vX1{O4@k*{O}!ZAp_=Sa4f~4VF1u^f!8dT!v>m(Lx;e8%ga82BH1x>rRzZI= zL}sh`E>oS;>WuEuls2Wr@=c0H&NbOWB&zX5lv9(F)HiF{*(k0G8cxkF&^TT*{S+0a zhH|;KqjXZy9WD}35R?;-oSAC-uS)RcQ9-9uas7ps`{eE-T zV1{^~cnRmA1H!iccQ*b~z&n@`%_6_5v~BIpn~Q)vZGA>n=a+lTktQLq zM2Ju@>D1v}5bYD-Py315$houycH6_3clOmsFYk0`{d;WZj_xJR$L7yh?c+@XH{9gu zyPdM9YRhx%N_F<4zTRXNW0pTuK2k0eT+Y;FGByhycN(!`N0-^!ZFa${MSvot}dCk)|OD% zA9~eg*$!)3bN|Ziy$E-fVf%Y$&0naDV}BvGCW*_!7Y7iXOJiGFt!Hk(eF%NPaO)OT z`!OPU@-noq@7){ak9`xovEG7>SQZHTPGz2PZ$LL=J81sf5Bs38V0^unB7T1DKk@sa zk)#^nSCEMzhdn!v8^-9$^=|#^-`BCFEp%}~%DY3RDWv{0jz zi~Di#+!sEf9mRI>?S-ZE-2$Tb&kp-qH_G#+(IYaxN_dW^C8v(^wP1@>4uv&giWK>E zS+Y|-S&pva?eb$CmKN+Dal>M4!^Yh8(r+hTZ6b@;3_ZqP_t%H7^iQpo;VlSILxo60 zmI1x(wxF|~->57LnqVhRwLj0$%i{g~ekNvr_FZ-ZE0gMh)sN`_^ye7@o?Y!HHGK*C z??n=b3DWBY6gVqI%sXW+gS}SEl<~U!kbaGx9f0wLlh+-NH`wOKGd)vhdXW|KIp!GA zY%%0$iuK;*L*{3B$2$968tabTaKeJFVIC7IFzKQ?xOt&`JtT&V=k`N6moFbhbwp_niW_Eipc^`{q`00dN3Et8?knpz6@GLPaKhBM+QRyfdt` z4s*zj#Cve#r^rh|jk}%s(mmSR4Chb3ofG<$DH5I-4|29uJ28*@B{D6qB>Zsrt$SY? zQ^o)3O%?3{P#H;|J%CUKa&lI1Cv#0^v_Uez1ynXMaAOE8p+lUd`^O_|y3K9NFDXlF zZeApAIS;50;hmV!LMNT9i9A?89uN$r9vw&2XdjbcSOspI|y@gE5{uj_gh*m*1ltr9ck49#?h;M73fuRF^6eohb!tE_cgucj-cQBZM(UT6DJ;0iJ zKE1hb&p~z1+7>6R<1#H{SAm0;+V`O&O-{uHE+d!6sn4;nz{@^h7%S;0llW&?nklur zD4Iw)a-;P8r#r?plyTgL7g-O{sEKOUHR~4@O{Hgjs$*f??&!fwZ0RjUX{&p)!ey=P zLd@YRy#=p$oZpXn7G}fy0n=RnK*0&J&@J!L=j|W?ez|=lgy3VS;*;Gg!Wlhrjx|_# zW8ZtbL7~>{MvwJ9cqW}#83r?|1qH7z{q)sm{@b4F3m9(u!BYelOFVnZxA}}dkAk5} z%FxOsY{TiQwoRF)U;_<`f8t_yv}SIu=h0fl^=I{ud8XhjG`!y+GH7RGmccO zb~xmX;ntnl@J)u#(X1T!R$*>h69G?by5F{+>Z7cg>^eCx!hDbX-3JG<(*^) zXvo5O&PR0V8;IS_-Mmw(QU8F?&w1AAjc&krtIql^*lJVb3vi0N=}r@1yjkXzpLVn+ zEd@gsp9cRkZH?M4vFWZl1J0b0QCU;QoH(FZiS6i2#gu1$_G!3vbtx1&hp(>$luh!Q zc%wO>0r=FNb5G|a!putnkej&8hgan@WmmUj0+}4V706QXMC^As%yGx&ak6lXHOYhu zXZH*9YxrS@%90M14MDGvW?VRbDKJ8D2_M5QCU{@D&DzrcDcFW_+2!fvnL17+I&>~r zoGjdd-kjs*WD_=WP7U&M2pEXwnb~3ViLuX|>x9jtJXc+}1(vLxRF(`(xn-?0p6{8x z4rks54drv!SAsL{VlT`Ah_#o3p{Rzqo9dr4loXQ5Sc)IamwVN(Vo&(H_HkZ*Mfq|$l%c63D}Cqmu#*>V;4k?Tk6hf-y^|}i z_-PFbg)W_bb`o6*`91~dhc5ek>=ZXKGwO$q(+Hu;mqLR_d=PR55UNk$I)C7cE=KU> zrh4ws8sSa3ddM|h!KN;KL(0R_?@(vL)T@lC~8{6j3F`kFfDLX~;qEDR3)#zvp`14kb z=he8BJjH*z)C!>aJi6V(F+-eI(GS7)`)QP)zZ4IBHA}E%yu$ech6afN4Dnhvv`De{B81$hsio%bR{EoZU#o~twRtZDj z?8-#Dhp)SRw%rwHOFMSueAJ>d0O;p8^-sWzat*re*gfUu=dA?909q0guFf(N9jDi} z)pcoAR+lPT!FBws)7BNP2Vtj7s5f_+J}s}?or$JkimT2pxZ*~LS)5shYZLB8)4DLK zj|fwA3?VL(%K1CFT#(jf%D^hiq`P2rwoNgD+cGR{OY0Z5XIuEOg(Pc`0BV-IcAvx& z*NqYwOrkbU2oXgs3jkaqt}PX@?ivLO{BAzCUJf{n<1r?D+^7y%g9w2VLRFU$a2I+D zqoK{-4>(Mq`xKb4iSgM)#%*Pqrop$P?4qtR=rU873>1tV=?WJ?4npcqD-dG{YGB4V zqu{%4krj=56Vk?=JIXGoDC40b_)5xfJ@t(6iUQ*m1-lzLY`xl#UDxtK zhYH6PO$?}5I%rf>dbgy7)P(0+WQV=UHGChhiwQK25R@7fDqN*FMdV>ulXgsO-m>i0 zYvS;$#u)x%>i+S9(J{7RsX_~tW7wcd?<<(4FyXGnF^X)lMVE8HtP_aniCp{yz}vbz>N%hE)L; z3Ks&PsL3io!P?~|9}-3s;6s%Q-w91DWmpw@q~LGgg_r62rkeVP@De$v zF3A&{wM-nkAe?6b4)B#qefVa+0N=*$2B=7|=$($MOo`iwX9O^oXe=-m zYb-J1U@X*F&j?_y)Lg^}fw^LHpAo=Zwz)9ZXf7}pZZ2dYwnVzUuM{eWuvcg8?2N|7 z+sD%-9R>n(f#w2pjpk%MoT5;<{=oEI6j&?M74yDl0E6&Xwx3S=f(e9Xr*MRBZtu~C zsqdLB+~&;Ub)z%jcB{AelPn6DU#uq%`XwRJ$m#%+U|tpcku25t57 z8XNl#UFe0b$~EtV2?XbrSGr4=Bj{Rsq^m6m{m_4NXJdNlPgnZG*I*@pl|te0=@q6@ z;q?M#lHzofLS_GUlTd2tFh)Xwz@eXPM?=Uz=WR{VhA2YY|MFk*VM#j6L!}@AULicA zz-Hg!Ek=_9R4h6t+!BHCzj8_k^odx`R|SlQvjS@lnL?#dIDC2q*9itfA;`BqL%Gs% zhx^3IN1FrBh|`CPMJFRn$15s)>=m7#5l&2y(=xO!7_nd{Bz(s!Ca4v>@rq&ng)qEw5^;ECA^xubu^z7kq#sz{SA-&tUKzqa3MKRLQVD*% zeUl-gI9_6jdc0@?xr9Gn6W}yN@yZPJcm<5_dnG?J5o)i9l|0`Ts@k@;wz5Jw1T!4{ zBPc_+^@f!SujCMiQ?ELlHNx_W1yR0o9(=roj4%>;r}DQ%bE$51oVQ~6=|?7J{x+5_LU1*d4MZsFfz9SqP3@gNHVvn-E1*4MTEGuM7YmT#XTP zzd{`=LcyGdt*07_L|VvHEF=i89pPc)(aH=VLV_sE5sp^gtsE=@g>Xxj;+GCRJ>#Kr zsK{h7@yZPF%H+xnEpgmaquG`;8lztbh-Z$H!f8V$+ffS&|;XsD7DMO>VE$H(4I z1%#Jz(rt9@=69-It=dLKpQ?mjbp^Q#U3whO7>O51BU@!ag|P2dTov+W`|UT;QCdg5 zCQu5mavrBVs&Xk*4qsj&GpB`Xigi))a|KBUC9?a>IT|D6qM&IPE0k4Nb4Y7Z#nmeQ zF`P+sRHk1k0S=*FFFNBE{&GA4dqudTjj_t8LG%=hLb(KbrJD43GKu3A{@X zlcM2Z78x2UC>%*_SFSye0Z$0~(B2MpGWP%^s7yY3h;^TfFF>lE`k(5(ICY@MchMXK zv(ZToRKi&}9-b!1BDj3K?80k=D}yJ~-zVYY07n2bX0Fg4R4B72KEAoSlP3Xen%hOaTnYarQADVA~~@ z!nXoxAOqMl`-K@XHDWLUVo&23K^;j}$>T9TE#&3G=?O*|s`BNh^6?1g3FQ3N9vC{iPUQ7|JG6lD=WD3}q8 zSgH}hh=Lojxx77IOhcW$5e;qzh{zW(HElSNSm9=rXQY_{I)iM+5u?y{in3NX86_F1 zX28y1o3YL)GXr%7)QsSaFf&+ZDb04w!|xuhuUG&dHwQj^{ASZD&_3z<-q5Y?y1jac_625v}p ziUz|yssHZEIl{4~PLUk31Uf=&l{JdYh;@_79#j&)QdN5jXlDjd=EFrGS=iN z*AGv!@mwnOP`RR>S0+J^J2K?*kpUo2fJ#}1NeyHI$Wz=9w%Q~l4T(@%h)*(tHwjWC zt4Rpbglv!*a!80&kadXIk)a?@0CQP~pbeFZ>In)VAN3SAiwNTt1o_HE>G8=DR2Gd67RKAWm%K(z>;l_XG>(F(I0kTbMy)6u#iKEWBIb(fM%7r0{VhMG ze(|+}2t*|Iu)gLaK zXrkOInld888-Xlr2=w%-12&yfxz^-Ratf8{GwOI}0hhpDgeG*a({S(qa~T8p6%oV@ zVPkN$H1-@Qh_4+IKi4h(?}+OFlHmdAHpJ_5j8jZR`>qFy?gJn8WQp)U4Ne{>8k zp5&c=A$oxA{C)|T7jR1TqlXloT*7*VM-CIhg^Av=Q6n&di_)tsfvGN$-QZ0lb~b0i zE7m>nG{Ke2nfRK2LI?f zjbi7civQ0ODd^QSnzdEU%unJ|J`Hu;THe2#jOT_6=uOxU(5cvVFMHi5F6=qVxtgC) z>t98~Gxq)eBnQ@oHQ1y$YSg@RL1>-eTi^p8nL?jXb{H~2Yr-p_#>bE?v5e>%^h)LZ zFnX_up&keBS>qjtVgii{B;Gb*So;{Rj3c_cu%6-7pIUJ@n8&Dl)o!I{e`5YBHS_;T z#X z9BNW|<$=MeWaY{nH_{@NmE}GMB=Rcd?yUEfG6N4>l!V~!0DuSp(a-=`8xU^a``y0l z``z1j+rHgyF0;F3?rxIXCfPDuZApx5VwHl(3dSH4ip2mSWm0%t2n09_%a3Bnqdc4> z00c2!A>asS6YxN!0Ve|C?gV|3{VB^~LsP0bX=a4jJ9oLBa0d*%%26|9)UT$)&Zw00 z^sw<3J`_2_SF830N-H=NYc-_9Z`q_zZt2BjXwlwS~mNXc+yqN^Qd$o&z@xYtC!Q;3`TQ&WU_@hgcgGvwM|5#Ynp^|~i3)I+_q z?wDBY-)v#NkPvjqn~5Hn#fUs(G-zmgwJCL@;+z?um5nae*|AV6fFygMI5z zpendQEhgFxeW6lxtI~CJMHG^DSWu(@U4K+m20iLj)WD~QKKZ36*g8lu$`a0Tk54z^wItEZ#FxB6giQelni>Yk{vo( zb%wdRm;#<^t_CFDhbIPC#;10sz3xpvml(u~?qt}iD}J&YOrB_Rx!iZOO;M_w1`P6tMH#u9pRr8%aGu0wTJV4N;se(!QpNN#7M&gO@fJP< zkON-e;O&fo!)G#-J@hDgH}yI%jP8)b-?GHEi?k6E2KF4hKyAXOx?3srsoLrdOXSAS zVLci6w|e-?SJ&aCI)g?mn;xY_YSa5DrYFSD*VG0DG)o;LOfkJoF_fs9E@QFyWJWcv z2~0N>+4p3=3$Kj_mI>N7^=Wyhm=%{I+K8p5gR6FH9LL4OGrk{vlM;65B^7_&(%bZO zy*sqqVJ3RYWaND_U1#VuP!(S;zqweCbGNA_+1Zu4Ty^I&H-rLJ8lJnfD&*9!A${w; zol~UY=($SfGlU;~`+b)CPF>v%;341O;a(x#yYK(}@B;9DWXQ*>;<)e(Ty1?i zC|nSy$q>(A4{k}qB9=N-jLAC1x;hh|E6k)vmF+?=sX$HOk9CkmCJ9uMT_TZ~6Rvmo zUQHazJ1%#-^E5Qb)>{sJ(OFUcTkxkt1K-n^aQ6NB-}Ew9$-)3aK)t`iyf-(s85bQ3 zZ6(Xmot|9V%hcJRTfx-?-s9EXl)d7+*@{kl(_9{$@8?Uaj;OZ=XdIFN#>u%XLJWb_ zoe$fvMIXqwBn~6)v}uA#ghQkuHwcd3-m_Gx7YJ@4Q>~K-hfR)7t-&){1p$)_9YPr) zW6hnumSmdm3t6`KaU zRlI`;zi>0~%5)-JRLuql4QT7LbTssu6fG?t70t}g&E&yM$}{Inl7wP^Gu*RHyEg60 z|SWH z$Mi(=k%@-5us;~*y$FIqmrbwyHSWfS>=y_DRzda9a>9ZSpSygMC zLCd}RpnoMY8kqS=>@nkKop8!w z>#f+!u2JA&aIGrik78VeRd-}mVS2Z+`N-NEKoi(Z~E8`ye zPzTG9y-Le6kW%7{sb!>k?yP}$utL?>y{lzVbGRY7`P2tEXa$<{T?2B3K zV(Mzb;?+w3(>3YhXYqIy&$`?Ts~C3LP~>vh=W zj@4XopXB%)R+za+^}X?xyVb~ho3c*3zA>)Vq89bb~!vIi_)XRJxlfrk7devea7D-C^T9 z>*Mq}o>!emk5416mQnh}#*^DdPhvlr**SU{OuFuyt?F)R-3WYc{O2`QtT44;pzLj1 zZ!K5(_~2dNks=Ms8QbTRyId#R>wlYd5s7htN&{$vO^e1QN-4%%9QI(Of`&?4$=#4aDq>qliXhvHxSv0v{tz*^=M#6wB=zilqp*FIbJGbK;z5k*N z5#!bZJUcRF){kDlawCAUv)+Q=(>lrOW&gxAz_Z8W>ia>Auri}uMEnv^?>ZG^!)0-!!4{(bwVUO$K+EU6(wj3 ziBdg(TZJ#6SiJJ~@Hyk2HTmiCioZi-Xa z@3Wh*ddF_K z_x3UOJM5Za+WQvh@1?W*fpjTzzb^NG>1e!ClCvWTSBF2BZhzceAKxk$#RE(J^T-|NFo#_!NKbJ1~ZFXHP`(;?)E{`Tt8(XLG4!f?LJMR%=!Y8E} z;mXnu{8_qspGp_1zJ)2v3b_pX=3?*l?eOfK#=9!;y?CV~X7jwG511RT5i&m3nbfke z)O1=z{`r?mkUH0; z|7(6w_`>gg7S}Og7tqW9=A6r={68g{*=o4^-9)Y`<@%b8X}e?8$^_j_cUVjCYdY(zm`$IeU_WU`k@~ zD{3@Vn_8U(o@uB1Qtu=C7#@msX59_z6gj0HV=-wCJFHI+fBCS8a1J*w` zeb*G`K(Oq*Qxq`cgPQyk$$GkKa;)HQ`xoqy$osL3Vw*lwTP(*p&1OveL4gO;>w5wAzT)gOtRyyC1%I^snNbm0~uXLF6v? z6EhnM_cT9VCgvy0h^O7~=GDuFpD*L?3uQWX?c*xPC6|UcGxu>a#Sir%zm1*suxAKR zCij_iVm`Aj=--z1st4tnT}*^!`+J$~OJ(?v?6I_`mnK04^`?PcKPnZ|CBMfvS{f-c zSK41h8>4Oj$aXivnU5w_9Gvo*J1KPX^cZLNEi#Wj@rKy#Ug17o#`>(8*U zavgAV z^)7b+jq01}mQ7{?^tW_0Obs%(S1|hE_EzrYf7Wb zGb96UKQzL_ti<5Rpq+6s!u0(47rRY^`m~w5|2dM2jb-#}=>AxMj`g{H$mD~HoBNeL~ZzLrkZchced%DSqbSw~bROWB`)Szitj2ZicZlnU`21dSvX zj9ryapZ>sRpFPQ}51jE}n_}cjo_E3&*D}wY=)I!W07+QLp2^S_&a(=6mu$xCmO*1# z1hn=D_jj)BVdbkJvv(O}@SSb(puNUJ9pLYw4%Q{S$4~Sb6g0 z#KQgZRbH^NWOq&c1MFeeZ2$C6!novI#J5+!t-{3qJ|-+2IH1p({cd)R8wTeYNW-d8-I*< zyPRn)+=R|cd+n`?B4j~T1DB+S8q2f29Z9Vbq{x`>hv6b-{ zOy?WCVD!=^&z>tV=D(n+0G@-Qe!L8RA`F^k?6Psucs%LaP2md!Ky@+m0p`cUPB@d5oNJFj;u!KJc(u3Zq%EOWp%xvyrm z29pNLLke}Hr!g4}MB3z-l-Q_1)r$2A*Sp>Rhu9?x&%_j7&er$o$2-@DCad_X+_&CG z&!;<@FCg%M>6g5<>fCtqqKNGOesRh~0Mb+JE{!8eZ~Wp&=^8o4P)S_F%P% zy~}dxwTZi2EI9&du|%7bD`t5pqjZ6ZFv7wtj3diRTmk#-vD|2_f)X!N-N(l^=AjNe zKV~LBmpRwTu@3MF+3);PyqR-ax%0~SmrB7|ylm-Z`r}}xnsbZ1$^9CzeKz2o85bv>M3OSv{Sd;*aR&kRBAjDheM(e@^Lq@goYt9jBt6b4I-R$cG*J*x zMb9#J2hS4{7z9Nn1RIrA0aL{0ZyJv|MNdX7HuDd>BUayt4rGXkq~XYJX~C8V6-D95 zBYNQgNfwUXmLy1`a0HUQaFK+CBMj~^N+_C(po3PfN31>>_9RuamPELhCVaa3w8my6 z;0%$)&7_AMnb9x&$}+gz{UPGKnJPIWLnMVGl){*qu5#qMY==Ye*2o1NCH zrm(`BlDwIHw{nI#dV`8LVXCj#Cf+97RNDkLp#k(L0mdaE(=$(g{FRSTMlD3M4XFfeCmx(%x3 zkNhcko~rID4VNWkS$ISMngSBE>xa5Ksz^08m3TsBQI|w(L^dR1ZQ8*~JA|vwpqSeM z$wS{}Kec|~4BWAglt6+?hD0J9j;VA!WcVHU*ifs15@cOn5jd8xOG4p}p5hcC$)av~ zON%C#6L!2ZdUnm*E;J(+26b6bPt5&5SgtAyq9m?S5-4FdqC31M9lhm}XDY2v&!(mD z;ffxCh}uSLsT9dYL_#qmYszl8%#|l*rVFvg*RTtQ05!%A1U$m$IvlUD-*7z;-|+)x%aVaK=}&(XR?;1ERl$m5nZwP#sI2lbmb?pyMYZp)BrA!1p9 zbr|p=5ZswnlMxt&BRSEgW?`je;+H0XMFoYLfOXu*{IFsok~ZPSKq6ZBe)GSU@DseQ z6V-D5B}p305c%#5ppgk;%n>7-95d$<5(q7>D$$11K&B}Gda4>0qGB3`-pa$#pXktH zWSXEzlOY3jnTk=#5mDD+z>Yll76QUsIKiwUgXqK-$kZ`2B;7j!MgoPIbpV+#_MGd( zEKdqyXOxBnRTM@h#6g+HWLdxh2$6-^6g3lVw}vl!Jjz#{zJ-#9_8GYS`IctPp5SF`cWHdTr^k0~uG?I)rlSaWPwYpn4rltf&oN4iTg3PEaD)(8?Kt@!lDkk_Z~y z5%QK1^qC{PUOQ1dF$4|ih~jEjc=kHo$#_Bn8kr$7e(%I%NQ~CJjvJNV31|DvPQw&n zN3~>aVp@ly_fU6+DZ`G&+3KB2G`0wJl;zG9;-rWQM=9FEkwoTjM53)YGDT51 zLc(5=NB6=26HyjyL;~cXQbx29K`Y9jb#?LcD;Tb$2BGnY&+dTC_slI&%< z)?Qq0&CI~Dt<%4W^$<|&osW{gf`gcuS9%JV24;vXS9{wgZS?Lsln-5_MZ}@{o@gQO zKOIlT@MhStWYcgN*TXFN5#4!7yTd3wA_4|$x_xmZ5y;Z9Eof8>M287`L>PYU@h@NE z9q;lhAbIG9`XN2E!-YNo>jua0vw?+t`HiJ*GHmQ<^PWenCW6G4xYA0G1qBMLAv6%a zqG`FQ#+GZomk=OG$s<7!pRa^_FhD|`jyY^O5^?Z%Vv9jTN9?D^AafY-lppkVFurf# z*DT-l)2=h+<_)C-lzbF13!k7E3=@~L8DLzLBD`Km`8*`7IAtgids}(uObIuCoW?@ub zlbtliQ5gc1%mW=r7;oWdjKUEy&_|*$3z5b;9CFxmWHKk}RXTf~PEmuQqbu|g6yVfm zhu*vr0f&5i9C(!>L_115%_jZKc z#$2|h{_+o~AuAMnJjEu1^R=KPt*Tzt@BYO2HM&)Tz; zy%6)7HCx(Gq?%kkml~8c*RS7EO&m))SrrsL?Nz$cRF}ktL0(jGrI8*9_D|tFC(90G z``_7{a`|#-xoZq-d#l~Ku@0(!p7xK_G<+v^t zdUKD?bAzL#dT%OFgI$}YLkhf;`Dk@WZ_}f-=TV>T!2LgV?%^K2j2qg>8|Ut_tiD<* zf(24vHXl@(OO92@#TCV^JG0Jp`xy`d_$x3ox7FR$cm@5$~{z{0=-R>CX=Cz4%zuhh`5LTk|ihS5kqc!_2iWw@r)9O`^WZPc$?wg`x|$5 zT=v^OSSfsAn1vWq=d>{usIOV#C>-ahdX>2kM0nH`*V>LXKhgK+_Ac$)@M8YJ9T@rVjt^i zJG3?Dv%HeGd!xf1p$8EB{9#}t!K7wSt^aW5F@6fcfW|cc&gN%5sPA8Vzk9o%9Z3JT zv*qf0fQ}QzgZCYL-w_su*sby8Rj_)oX8d&9PBzh3jciZAzt`z4ai5xB0sfr6a^wXbl9}Dn z48SG|7&@_ch~C`>_xqzfX)o^w`}OX-jTANUK**}IkX)H63?stxQ{ce^ksv9`ulJxk zT%j94CP1*zkje_nDl83)!Yp@Xt&~=P06ejF)8juWiI9DCBNRU4PjzYtnrW55qrs{a zO}auR8$y;}B!BEuMPR(8bbklf3)G$9JmozATxLs`&&}N$ZlOOLrt6z9j)TkkCbP1% zqEYYNnp~BG!|QIJyU=^LaFX5|2YU-WzrTQt_WeV6Ro8%~o?Y^{r{m+sGOM8JOS#-7 z5k#_{(0D(_72an5yuW%_UaCu$IbnknlfQrCWl5KjI>=ASkgZk$UJzJxYxI+72dZl6 zsqvRlS8}tb=!nEFXF@?scU!N?2TdBf=cDJ-8<`4bjk?Aqonl;}X?ffIL!xw-BZ4!Ab874YEvh3Kp{~PD( zL$2u=rSq!Z-{0Uz_r|aq1nw+~ioiQVq-QdlW{qK9#lQx`4cwlLA5MlGwj7~?%FrKS zerFJa&VNCqfa=QA8Xf4Lno^<>2ko0e33BPMM(Lp1n~2rGOm)U^w9hO0M?nMfF9$h)<@(_QUp zO=C+~*YH1$aW)F894ECyvSeUnupxyAb< z5x0dc`BSt+f`2nAgm7dCv>lE(Y;$A+8q_C`CvgDEw=gr;V}fMHl^uRE)b}_rE9G(P z+OJV{mQPffAsaXXqFFcz(Ulz1EfFZe!alf;M6L4g@=Lg1I6VRX(=OrRm$_!kPGhu0 z%6~JoLgC26)=7i{%R7JY%T%&5C-|vL?qs@0=*j!<7yISyFn?bQuN31mWT-Hy$e4Xu zZUzwA$U!}_t^z2I({(?{BdTQN>u#K{RN}Jg{ghn%pI1Nr!6$_=MZ`K~NepkWe<0<;Pl^-BM3K`qY7*XzWz+;N1FEa`GmDh!#gmseA?P}xQGP_t}l6CE%0q!G>s-KZow4;bE6i8j_89Wa#) z5r&k3-Zq4Zl|6ePP(iCB9q1^E62kJ2~{{z^&(6%Y&7U>B9sNaw#QN&j#kdgX7U{&)PR!^5CQ-L z05el`M*sj{WnGl{0US1CC3|vizT2jm6>=+Aj%{fWgTo;HciHaAgsgJ1%)~i=*Yw{2 z;h_PVnSir60FDLQev|cI+Ig(%xkZ2w&@l#2KQ&3H5T68$Lj}mlG z;UnY#05bqIG5~OWRyO!4?%ht<*rcSEtX=G|-L!3`v^n{`#hPObuzXuCZtMwGErTZuDmI0eJz;*}sK7uSH{De=YR=?$7*W*=x(a zuaYNU6dG^h?hj{-lrOd8k+nFcvkZEyv)8n?>(v4MOjHcLZTSD?yS3mJS&$fvR4~12 z!{Wv%In8285aflLuIOkrcLxlwFcln^Em!k*s9QV_qqU?De{JcrmbJ3&1hHQx%Jyy= z*n@>lMC&MIoK0X9Mx#i`fHhv)C}=7<P?9+it)S6GF*O7(#UOIT%!>;E;ur zs!)u&)zhkB5vUm=v~Uy@j|#5EVd)p`jSuP@je{n3M$}4igO^hQGUl;R-ctT0jBy*CQ&t22|X`Soo z*K{fK!orC|a1m$Za5La>aC zR9Uvn8>Q@6QIQc84~gN=AsHBGnl=s-D30faJcg%w389%zLj58e_T3*&jQ{#)B7O0= zjK0N{ksR0{aFAtUwNngYrC1_>C?!Q8F%p3hk#6wJPe+?U2r%!(i=)0GMPx06X!w^DIf-=2nL~M z;MDn&F*k<4A|3KqN{ZS`434HH9A62UBla`0%ZJxrQ?_9wW~aDCjv$__7u0Z#w?2eKu7ADplz9qctz>Ul14IdkCNZ31h@?_q^8Sn$|+6iL{0w)q& zJkUX?v@wfw1`30UCBRvW^K}BRdrC6K>J$2}^^NAs-xwVi z?mQAsNx1=QP8h2)NNGqVBqS7UQNqiD^{F%2NXchfy}|N z%!2{D{C4CpZ@-SLWBk=`UD(EZb`3wW_fg1VT3fJ&1N5fC9#4-rClPJ_RN<`C+W^u zHIeV<(1}(XnV?Ey;E+Rzj!3#}1X!|??mGcsHLSicc`&?t?P}A9< zajCjyQ+mxRq_&1!nn1i1%{;gy`#!pu962_@l)`~HiKejcC*w-CzW)+&xa1nmrBFOj z#6~`^Sq<$t_I;u0{3?p0ykW6oA}Dw9W_C^?lA4<<_Qnc|e^$@OWN&>izFlzU5MCYe zGe*9{JTu7q$Y1%2M9o(Mj`Nv0WBE?Ju|8CIY;|q8n7m!Yy<=uhe{6bolx~+uUx3CB zm>Zkt`EK>AElgkUCn<5TC3N6umWsx^#IR{VMC=Cs@E9$;&SPjZ-}evJu(j-eeXM0X zvLD;u2dTf;UBTW9W{uB{lrs}@6uU9cafG&xkwPk%h0$rt>q^njjJ;+*T=X8quzc3B zZ#E7O1N|;qXXG0nbC^Jzj|Lp(D?!$u>2o$a#^>*BaX2n>6?bjs+=DcK+cL3Yh$9~f znJ@7fn+VSOap*tOET|EYc4Pu8l8eTpVTFiOJEo{x3Cw~pAW$V~~cD35I z>>mHnuvcR{5N^8&-?+Ca?nW9uW@8i@{!@F}oulU%c8{SdMpRbnSRh!^Q$#+_j3h30 zYu`H9iGSWdg0D4gY3;NcDW6D~BO3ZUiuvmt(7%s*oNsAkq@8-}tIqj0{<_h-ZTEOK zZj8A+ApLdwz@n^o4(7;#Kp#3ZHX9~}zOMUoFvj~}gmu_WbA$LOxp~rQM%Ze3@Q=I+ zTl`lO4LZ|!PybM^-$!pLTg|7I{d-67r89E)w~!=GYHK}7rZ7dTv<~PcrZ`c_r}~)T zZa<6s2XsIbbbKK^rlVPY6--h8cA8_){!nLy&FKJ^rV8@D@n%L?_$QT+-hd1fTBkg% z#1U2Zlv+7yGdo2171rLXJorLVC~qk8mAo-BC{JiyPx4%g!rq<}jWMgcXuE4ULL!J^AS?)r6B|nj=OP*oHdJEOa8}ZtemEMj1lDb%H`&6Iwj%C}d_RYCY?sC5*a|B3SX; zXkeA+3YTyyj~`gn%L>Q^7`}m-kruw3t`V{eU^g>jBq(a`P)g>APq1tpMTeUF3mBX@ zT|$3KUnoX2AAN%#BPk|R$MQhLVkpJJf&mq@B9>IVmzoF(P`s$}6ZD7e6_z55l)zAz zF36AQ&Px|C&xYQhPTA>BvI|cd>FC2JJlY`poJ`l-+g-cs34To+b!YASR+0=@FJJE->u6jCeaT5sCr~n;%C8r|~eA6Xv?Y@jWfw9XLlAr;*Qf zjP}xzDehuI>P`Q?Q;747&chjUPXM)0n3WH`zO?u4y1~Kk0cWHbOrF!RCVUjZCeq4= zlu2^fp9&-3vB1ohGrvCVjk_*za9xNS_IVx`#+%LYx_x)kf5gY7m`c#iFg75gRsl@* zqkd1+@0d6RSF|2jr2ewTl6(+HAd>5ROE={99qvGLWYN2KmI*c`nkM`d|4OVObr7DPfLsJI3y!{aurx=kuhx2 zVR+rHf>gNcOZovo&7?Fo42rZZm3sit=Cwe*Vg|H}1MZ689klp5yFp zoWTEN=szr+KRJVu4?e5}jajERwMs7wYgnWy>zXkmV~SGLiO+Xv53BnGeH0dMq0qv_vl(*DgG^e_?WI?JpWI zIf{tg=17;-?c=CLy|2@j0yX<)qIX+s|BtOvD(ppCc2Ua~iVsB#FKU|GY01oy0$HO5 zPG8PL%u(ui&<++BjawCMkD?<&=AOATuquy6QGEW#nQ&yr^1sk?C~G9O_Zz!UOB!oo z^n3P(4P(F6vq^9|+lny2;+JS5(myR8VxHiP*m`#re6a0DMVjTTvQQ%m9uf{!6zFS_ zueYz@N5+u+efZ`9BqQI|WfB-<)j`vaH-C?hv6ry{mw42PP5F5of)~w3e14So9XbtQ zpZI9ku4bn}SWhar95awrv?*z&Ug-KJ>6&>Tvkt;Rj?=H6#F6fQ;B_!|+OHwm=dsSf z{K5$$mslipt~sm8}8*Pk5nHwnr@)olw{-Q2|BkVi3X4 zf#}Wx)r$0OF+k)Z931?!0)Rr1`B0RpG$Jifi~G|dvA7;xbIX96`Lz;EEZfm%Y#|~j zA!Om_P#hfaD|X&PO&R8AklFm#9ixl3PhqHJ`_vDP2?miwSf}B88WGI|RY?p1(RoZf zR7=xVNFZpXvN4OL!W^}3c(ZTz%h$J#q1X1D;DpzJUlc8YqHNi^wLTqWX~$feREW3+i<`hrIwibQk< zm-<2=wWbQ6oX5oJ!u~|u!T7bm`mBrg>>3*RyxGKU>~|*Z3a49{=+G=T*ZVU@x)-46 z$b55^25>D*&!FB&*QW?^$AI%tHBLn{G0y%4jFs{{^~DPq`ziDd_;Es9Cm)JW{+X9ioQpGF&^eSV)7d6NUW;LmXF%0<;rVC`PBUo(aV!Q?YN zYuF#P>_w!hZBhxKcw5P%6kN6S4QTws#G$ZEa!*o8mg=URE4SQR-1O^bbsrOOoob4P zh6jizQz|>XR&9`x%7If%C<;wf0+9i(IA}wdV+jM&mbaWu=ALNXxu8Id@TBq!TkH%~ z;oQMMoC`)7j{qkqnBtThdmjIyQ+4Nq0_VW+3w+s80-fLh<2b@$geThU2qW?4hJ2a4 zmE4q4qeS?^qrsDa2Ol2biRuSHKOSL5@(47O_k3f#M;n_xqTb~5G3HAG$N2!Av3vn? z-yg|V+qg`|bd&oF5>k};#G4sm;cvchxjvdv+1yOWxIbv} z)v^gXzzwiSERno~s=g!2Y%os(M9i@O(IG_TP2>Fcrk%g6aX zxu5!O<;jkJU#vT9P`}UCoy9skw`$~+;=gSXSH|GW3#|NBNFwX+OLgb4!T*80E?ncE zr%|qN&}t;^Vtd=_h%h|H_>Y02xpUdSz|G$kw&c^KF#PBov+Oq+! za`{am$FW#^=WUEg@Kgkh#{y*w_)8Q3X<=7V2^Gw0peHYPkgObsXy+fV0G}P6`JY}X zqDMw-SCup390iyGeeG?hO#bwQkYrUr1dMzTXpCV1(L#o^La8W+VT=&0At4AN%1AL| z+&8LT@IKzDDAxH{fIuGr#tQ$VJD(66BT#n6KfWPz{y|=kII@uhh7~bm^J0AFGu+2n z+cKFHWxlg!Mp^iq59VfeGi%=x`IvQ#cKGg>#Ky>&+Plj(i?1>B!?JsET#Ncu7RG?c z2SeH53~w;!ua`f*@0pR;Ny{7g>#f))eu(L#dVeFUVtIQeo9^zXFtt*T5RQ>b&bbR~ zwr{2&GGHlIx0D_BjyFbo$B{O1w_BX{$?Wx(qR59Y_D{+8kkROhvz6w;0h8 zZZ2tC2YJsb=SVELthZgTkpFnqvdVb-O8Qzc8-FM<|nhns=JCPcFvWOq)#g)yk;aZ-YWy z#;HHcXX@dA?fe)9yn) zKxRf*_?s`oR^PQd2<`SQ?&_J;Je|&B2zXk!h-Q#Mg+K}@=1>??2&#$Q%xeN$wuK6= zKhnu!r#=CvMkJ_7K|;nW4U}U~QsqvFl{7D!{|Z)=%zV^u6^QhaZ)A+xd}i(cdJkmZ z*i72I?f>R8v2kH1L@S8gm%c(XMZVUV1C~bTts)8W6bnW8iBQYO2*V?RLTEKAHSU|#HoAoy>J7Z}rFh!51aEAM zjeW01Sl)VKo8`w4b!Z73rkplJ23$pSMk7bU{~bC~Yu5xN#5&gk{tpzbk$-vDuVsy*9ZCwTYt0wHb z?$aj3W2NH4ZjF3MO*2-31+!Atw?wQEBBW&kX}}i&oLQY}cTkz8Vzj3p{av7IdTm5#bM!Dy&ndtxjaL_-qE$+03irL7) z?up!(s_rchLhs;XWOsaOvws+V8vuTWS(p})PtMSokDG6i9+X}Y%u-x_61YZDNI0l= zlpn;y=qr$wvN)txcTd|F{^-;O*sYKLE z4Vfy9(YUoCO^(u7Wy~kUh`r~f)g6nKMGwEmHQ)5~om!0!0G4Qm7y;4|(cUFPIL;A3 zJeVk}xb&{(siFV6`#lwke;N7Vn?7TQZn`wSV_j{cP8e~7c!7dpC6Pn{t(suO5TwL* zDyL)$Jw3-FSK2y?qyEtPC%C>qx~IOyKbPXL}Mc%)YZVz#xNCQ7E{+#(JX9Zn=|;bx%H`O?uM0gMUvL=sGa5s2LYUOq9bkNdd?a3g~~;-WJbPn&VnetKUUB?EI85vOGVbon4&7oVd2?^ z8c__APiu)@f&G&V4#^{)1r5^Z3h*m}-h_alciQsY5iB=D%EtHP5oLXj6hCdCD@HMG0Vsf)IMlDMY}x zR?u=0Zc7wfPKcmDTq9|%UKSEXdml{XO>c|o1L+fH+f?OFqFf!klL^H=JqyS z_hJi}uxtVf@QeH=vHAweMz00C0r~6j&%P6lkumPyBIw);$TrO6Jnsb>c?F5lf`=3q z0t5jvsuC62%w_}}VU>tLDYHMF58{Ut@GZ)qpZ>%lP7(a#$`Fly1!WtoL9UmSAON&E zt`}Q4g2T!U03s<)#OFX$FMCqRKdE{#X(OL}Gk7eX1wvq6K=b!YlqAu>>O%2NG)`$0 zGEgA)8BEI7Vu!zWp^GQWk?XD4YO^y8*xKq$H$el@UP>=Gvjk#8K~adLfHWY$TA_e3tUC0nKgO zw!yR@^Ed5xnJ&TKw?ZGM=XitX!L0;p8{QZY9Y zOsw7jsL_=il1CxZN{cnRcIOzeFjE}qmZNwUbNXVoM1S{M@wc~}<8+zs-{);H-S<7+ z>yM|;`eho$_`n%?m$|dM$=hgqpMg;W;%4M`ZvgU?cAtS&^<0BdYaj<@6VyX;mDc!{GB_nn zh=@)=r$*WjZw83ZRxq02)vycd-wU|qXR3<~xX4Fp?t}9Ima3pNa&eAH1RZG^gj0k? zhGwNlNJD}W2W%%6N_9rtS?en6o7mIcZqj$IUoP7l=P=oAZb!e3i`!2j%`diHDS^!3> zq`z3i>e%H!KYMSJF--Q{iPN4imxrM5xSIRpCud8%ZUWMsMQZI~j!vrX+7G4JGD)x!W;KrZ}02<-+n91cHg!?wr`b0|5eW!>gvD0=E411sh}}M z9iTC(w^BL<7hncQ5UnK2QGq~B!aWM7;;Sv;sj*M4ZvLm7n{DXd85<)(UJp6vzgIw) zhK$VvxnM8IkYmsgowLg&{Jj1Ruf5!}4a4Pq#h=5~hYZ*}LuW zzwzW!n;y~tv;b^ClfMuU0{{g8GgCz+003`gKb2zvCb7zaI~VufW%f0W1q#!Uw=Gvd zTPx7k=D*Ywh6B#|mli)x-+$5Z0)P>rGokg`g$L;rfPWac!_o}N>alO$wM zHJQ)9+I(OD;>RU8!ByjdaDCfqGdL{Y>27a zr_yDIcB&G^QQ3}NUO3s4v*3Eth-Ux*jTq4o0l@n~b@#XKzpdW7w(i^Ae{S1ucbnvP z+|1&bGqaf_qKX6xk_5#l41{vYJS;VyE9 zX9uzzoYmXu<(kvod+FFQ^6iSTX{PnF(5wVoaqeB+wN2{Vr+W`=-bMMid%~hWB?Apc3^=hh>@jN??)p3&n)4kiO z?s@2H&zYR(VL7ng&9-r!#Zqdu;fBO;huSMHX{+J;_H^4Sc77JiR%Wrfdwr} z>c?tv7N?ee>Y%l|VyC~D$k2Gd2<5+IEjUr((k{c7rvnmSAXq}a+k(tPK!>K4_=?5g z^H@xtz8D=cPWS5Min}}3UbkfXtyA(qI~g}t_mby6JXSpdqkNXGo;wiuAq0{kC9fZ= z9uW?m#=Of$-W{;&x5IcFwj(#a5m5hu{BYKh(2@<`ozi8QP0ey{t;W$-uhPx={d^~c zLm(S5YYpFwJ7fnL0}!}F58z*r^^9~Mts^_;?x=5MG|H&@T#g>OLBt9zNud>+ z>9P>wukM>^)~;nqvlif0Eh!>2NL$>^j}>yp?dl`yAAM$}cjCY!T!zb;uSzp%8lKfr z^4$&(hwO#uSJ2rDz8}bm`GZSu*4=;ak@;<|YRlwY7xm0r`8_H z;YNHen#=B-l?%=}OQS~O3drY{%-9#3${LtI}Nh77`hEY$@w{%WY8zRTufNW zhc_baY@a~fzd5z$Mt2$#P?!iCA>meo$mc29rh!#Yla=IU%vz`L+%Wp`^#xu5l>+4PzStJ6xkv-ehhK3Ov-slE zxE|%d6?u`YoFS_m@AU zY+8e`pU+=k`A^!T-5eB~a?;IOYis;)_V3=Fb8<9*9=O}EJ<+%_q5(PHf%_X`7XH8w&dINw{b#KtsH`r3>_XV2?WJVACjgyNbVgSlN%p(4ZK|t_ILkj{zN%l< z_8uAZ`iXsSp_$}6vm>lI9i{mc3E8O25jxmUDd-NU^v#bK>(O~G&eRld<8>}SX)|)D zLH993;kk%xq^4KNZuVsd_WvDc%j%n#V>?Ieovw;~^U)u$6i9v3bui8Rzu>DK-DPd; zPFMUh*Ojf>f9jfR#dGAN?><9IS7iFT&OdfxZ;ro*s@be;cj92Fd_d;hdTM`iF@i*J zsx=v)R8;CbL7y1E?j^J0PevXP+EtHwrv_Pqzf)bVuFflU>x$gwLLaN93=oI*!|z{J z=xiakMz`v$uiD&>`Q72FnFM9~d3Dr<->-%VjqaV)I@w>d@7>s|yW{pB|K0lj-ON=Bk-Lgt zEgAfXSci72TF*^AZ5^(Cvwv~Dzp&|PnwsH@ueV0fzqZw!-#O~@jaAeStq9pq#y?_sl7EIa)R^>Ng#6v-WB)9?N7?^ndyKSiL9U(y z4Hwh~@pkR+gfMPc&YDNv2A=Oj?dWWK)P!}lsa5tx%^T;sSJ&O+Ajm<|zJq-0y!if6 z%kY&seQu+_m1I`x0{3wf)lb-V0gnCA1=_YDur1i<1Ja;_{#D8Ca`Fv0cZc?J=h6|! zU^`Pa*9o<9urPZ!&ZYUR{Xm56IUIngS)rSk-gGzxtgpul76Y)QGv`M~!Puy2aH_Sk z4^Q>a9-1eG8!*mUUg`X?426mpKXjQrp2QE|SLGq=I1r-KOB|K>0F6QM3z~?p(?MiO z23VRCsQ=?Gt-RH?u;)GnV={I6!TM^tSX|ZgA!S!tZr7_&7946Q1fm#{KpFi?(0Kr1 zxoih@CZ&WyAiRQ@m$G3vn5At|5o>a}DXn{R^-m<_@8kq-mmYEUS*}8P+=wiB@Il-w zT}%B6R{V<3vul0Z@XFCa4x`upo#Q;TJy2WKOK_c3clWCy{5gZ2lLH3p;RzGtoPMY* zX9vrYqjq=Q48WT9H|=>(bx%G==inEA9&vdB?s_i_f#wZ&1%8ANJL3x8WP;_ik6Kd7 zVenMjC5gYRADpEJ*~2<%CtX%b+!rN;hKSm5cb>eAm=aI0Jb(-ts+C{Ya1%x6pO!kH zwtA|zeWl8(Zf5u#cu=(%Y-9D*Hzn4M4E&hW&ik-)=m*J=)LEMnpmYRx&QY+`R?jv( zq7*-cItJmc3!L7jr&U!IGfooR5Q344mJHdR-YR##U%=}5H7CAVVQjMrv(Cx(bDVLY zY+Z~L&#wGhW`5nSf^bu8NoVn{+>9VahD=FI+1y;z??vx+HvE3JBNm(uwW(ro@5!CN z8BI8tm~$1qcv~8r143lT5xdU}Cx*Vc2C0B^N`_dyNbvRb(4r~)10Duw%0_n8mD1#$ z0=Nj2C1$Uq-uHWzl}h)yF+Ayz=B2yvCy?vIS1QrI!oajIS>HNmf}Ou5GQUq&fpJ`i zM^|rfF5Q-ODj@E6VWySa)A_H`W5aMdz0>3Ju&V4ZaOsMQ#_9wx^bT$n3b4o511>78 z*4y_dY|BLS3(KMX(#!AA5TPic>^FpZ`mDXOg~c%^a^(FPM)RW){_^m(#$F)`Y`^(3 zO_Ww)jqqvz3e0*I=B7_jiCpf_*UaUKXX$6DsVFF6`Wq$l8_Jjt5WaNSU&X*Ztt4cD zfUCbIGOW2+quzww-zAy+T`ajm<*%SSo^g2b&b7h39Fhf85MkXK2PVxWF z0UU%15qoKmcehGD-_ze9Ym20}bgK{YS$8lvN2tk=t5pUY;fG{GTyxpf4Af293F(Dh zr?^;YyTE(CnzEv1uy^=|yjLWZzd|$qR0@J5wl(`!HgN1{;Y?mVUnqdfxX!MKTBdL( zUSs&b&T-tq$+b0mTupmMMKf0sLqz5=ngIFczPT7H6~w|_y7br6730^y;NvxfGJJy> zzCxAG9=F7GZKu>!cvpPw5H$>ePL`0^H{A2M-H8X{eh#kn)L|Yq42i|T{u!<49d!&d zE3$R*I9r(Yji#1Xs=9Kjwz`E9hDcLlFH30e;-_gIQrw?YU2%4CV_9LuXKlGTv%5*Z zw^hXW{7|L96+P56A>1-ui5ag!_{Si@D8H@y;ttf!RoqZ-Vuk?pZ*I9^>5V;2e%|mP zF6IaPxz<$F?Vk$qR4@?We9Vv~$G}ft0Qj8j2oYyUrv~SY&pmifYkah+phQPBKS3GEEwEjMRciLnJgZHI|X0XDOtR zUuKeE<6t>j3MmnPno=ddUrG8dE8>L0A~QAPc-S#Gg8VbrZX?Ht?b&dM`So`ae6Azv zo~b4Hx^0o&EO$O-4D!s>w=L5yPl-V;nXrm|*m`WQs?_W6Q8rW+1xG%3NS+9jkr3Y} zc93Bv_3fDWc)y$ppA!+c@Oxa73m&I`D1?TLKTELuP)lmMgDoKtHJLp8xPw`GF0)iz zpKT4c6=l7yNlA~iJCVJiW;NTN@5Jd2J%N36tQG0St`NYZF_ZQ~O8t^BcDv>!fqXKk zzWSX&eVJNbs=7|}ATcKX+><dW-ylHn=GVw6u`h#5THg7%1;K7;MGtqhU|B3N=#oUzOxj8f4*Dl(dg-Fr} z0Q~98IAgsKr*p-2-NHGgBReNf%`d);jjwvG+S^OmKO>i+dj^g#1l?+E?mZXBg5E(@=-uLyytV(^Aq<&r_7YNqPV2N_l#A zZQhN$+;F@#gb@5YC9}U`KA_iaoomy1F-jP`>(5gsz~K7l^YjPC(cG(sUnZISXNmcX zrKga)?*Pn7uG2tBqKyBNc@xLFo0VDbpAL0!NFh}Ta<475$~b7(!Xwscweto+ zg?dQfki3R&)Aj$nztw3^555pyuxDh5d9x%6B^U40A9Ub6gQ=1spx+B-((ZwOV!kp2 zT? zsV=@u%k5LGx-aVT%h=EEs~Uy$R*#!DlfXZ;!-kbmUY?e&xRX>Qi*0l0mAd%u`p6Fj z+Qv-}ED=tL96I2a{&qGfoC@l4%OGp!TOSwaN{pXFk(3F)%?xsBOfq&a%n?6PxGuiT zU9K5NcYTf;h4d+t@}Hhv?JZ(!EasmPYlLt4ty8=HZ_M^Y6amw;)YOnTmLi#k-|!ju zE0vP%PX=%u*nF;uw$1N3xZd=va`F*WXQ&uihOp!itE=xn6#60Q=_(KE;e9r<@#+*5Gh`JXRJ{9zu+*NW zh7b&aaFveZB>QxTXa5GjxvF#2O&2J5m63@ql?>mVozdieO1M{S^Erp%Utpk$5Xo1` zU#!vF9mJvB_z;hP)xi0RM|rM1kDwvbuad^mRt(FMANQ3$!pKkzN`|hu?P)3_v2vL% z#|(O}0bMPv7cgt6~HyTQd7E>K?o7$NHnMtmiqVhb>FMW09Ubr2Jfh zJ+sQkz~zujx_6yVf}=Y=e=^j7>wjmM=pL16QP_V^XC7A`_HrHPKkm7bzQY}J>=F^j zC+o+YuSS4#w?1ud1)SSHHXdccyx$hP&wu1q~~qvw^8OX?{R0zsu-A!&7jax#QvbKI)d5U#~D1f zmOzjH?{OpUsKSoB@l;$z1ROeX)Q1IXJdtvjE_ zeRd3~wGj#Y+L-S(9^BcMC2%H>_JzYz&?JAtLSqfc+67ehxaN^P^5vMfN-wdA`aXzg z32XOd`fhgSkE-+_L6WSU>8DQtqLrherJ$Q_pYDD(>^0g`1sQ%Kp~XfeU7P zkEsk*p%{NbQ69XJ7 zpz0+<7j+Aq1u{Vr!lanZfXE!fIH;nbKm#>dU{%Z?%!_$6be)v)l$3AzV@N&@|GXCH znx7;(Kl9GV4(a2oy?S+B-dR7h`MB!W1T@u16D4whL!yL@1d6Xb@)lR2UT46X-KKi~ zVpt>eTwj;So(|Z}e`UF#uT`>n44HJsNZBf!RFhRASzxpWl7LY5iUjt-h(r&w>&15U zb%Tk_RE3&jz;qbfOMmg}nzVx{ZNp6EY^SI?9v3wQ8dfV%kFGeS;D>Ej3p$tF$Xp|v zMmNM;*a#mDmuVW7ABSobm%h4mdrX;rH`&y|$0fh?z2Mb42N@=T)%JqxR>}wXseEL2 zW@fxIo8c~}%;Nxjj4pP`?luxrh<6ks1l}5*ma2prgti9zn9e~gdg7njbz(RZbxR)J z(wL;&Qx)k>6c*|dh_s``9u1zo@0hJ{$iPtwpAI;*$~v8kxL6hA>&UO(=X%FJrYwPR zS*oMs!i3k-<*MhL@9eaG&dsms*cPo@$W6W}=BHj%%1%gTU0%#lyqKlh0h#@IA!U*C zC{Z#5N?o!b-7C{3*$4lY8|fD_ldz)ktlWEbW;P6qN2=7D{)`irITnv}!90>7_UamN zE3ax&H7-HdJv9fM$R@&(6-q?2VX|bHZC*QCDc&Cb$W)h7&#t>-3CQA~;!v2QWQdu% ze^_2&vr@d0TND!!RlHaL{=1_IqG->(LD*X4ez}aO|BD%MmkfhYnTg$6CGIbHzbjd+ zk=LY&=imAD`o6aa`?xPnFN^tV)1Pxm0Du>Z2voXcM47A!0*glq2A)VXhXnxPgEX`& zPr`}Zu{w5ed8X0-k|9v)!t{gET~yQmCC1@&diBu6eivd#slb zFA6fFGDJaLWIbF}vhWt85Ks|OXSFnq1O{Ew5TrVNn7$MjADKHw0DQC@`8*TU4IXP0$A({ zr3q!44;4^pnxZP<9%=M@ACC*N0qNA_wKBB4Q5RU1N)s)p7%+xivsnt#jfYc3!GDk= zWyQ>X<1n^M6)+{AmB)~$7K4pr@vbJlc)+z1b;BCkQKM5<3p|US=?FztPew0T%j!x1 zS>r7LMkuj*ghx0Ajg#FA3cQ_{w#i5NUy0enys*UDNG5Zdb*79L0z zWI?nj*91mMU0G6OB0zkLk@Cz$m{TPJjq*z1{nis#vP=&)jRLAPCdmx5i!L4tAd6r~ zQ4@3hOTjrJYrh`UtpxRMMs^{Bq+Ma!){`Yw1i)!pz+~vU zfGCeuQl$qjMgW~JFUnQ|0Jo4e5NRbO5)nKDhV{?`rAbXs)f04Sc#nlnwaQ$l`B71r z^O{WsQ0y|Bb4l{Z(m@hNlcWyj zc$2jf;i-!>8Utrxn&O6KMUYAO88+DfrA?$p=Ua=EnK^JiN9`+t23iJ1Gz4Up&-H>B zsDgMNuwTF?gsfOq{Sj<)&>51n0DmX!P?OfmMr2w9rCmLbC=eb#dz?u?6Q&Ue1w~p_ z>ONbnB+di*Y`hY1fDlTCSiN5GHU5!6HqjWb}H6vEla4sDJ$?sX~9NEZV3EUSfyVOjz-&m-E?KxmVHBNE|fB!p1r zFR@gnM?iEy$}XAxqdilhS9XK1fcWDdojczjNIfEbB0V5|_z(Zk$S>5Qj|j=E zLiV7A5%|&T2w<;@lKRONPTl zjzP=-GGuvLr*JTUhCoM4hwe{a=al#USVzHd_2n;7M(izTluN|nyk9?L6w4xZ*zO6T zkjP}o519I{$Gfft7}=@B(cde0^_|*xm6GU3@V&~7IM$2GhDcIkmS>rbMvefYGW9JP z2{Shy18>rA2Ggh`afqU?=2s|JCkKE)i zOo~c=9&+de{GT@SAm=DT1iV#VEyV>KN|rzFmGkb;)mO8Z#M7|%0!5M`xY4}!M4Pp` zc2F`1jTz2Ut;jQqZvqF<5NL48&NveBXML+A#a^XLnO0sDp~EvXm<9#l)p)HjqrWhg zDMZN-z-fAJ)bH-N2{K#1U^dfj!SCayoo+0j)UNZ<^^bB!d|$^0guHSi`hJ4ZzTO5Ii#SEDuamolPM%dOS5XYD!pT^b*gRCU-c&eAr{IE&obSwG6#TX212;b;LFkSX5D)&4>q zaW<>iv*@Jv=$8bd;{G@vdH9ZsP&7Q?ZibCT4GA`JwDk#dXo#oG+eKjp^Y3MU4oD>A)L{QQ*4*UYaJu=lg0vQfB=g-AGzC$*0 zXX2_fvIqdefl<0L2}#!jDL}Hc322xVq)~M@tNYg(*Ntxv1i4}1hGvG49s!w-24%n# zmc3(wYeW!%c88ub?8={7Rd<@V{Pv3Men9SccF|;A_kKC8?tuu3eyE4FvZ5kM?0Pi` zn8r*R0${Z(7`$ib8S`s;H|g@zRrb6N&KRPhB|{>8+%^Sz0Hi$nNny{BnP~x)pL+L* zVEMgdi1x#Pq$)(PD0_OIW*SM9(M7Eah5-peMgZ=t*ek?C|HoLSK47m|hr3GJEN3?z zGGyK5$Ug3mw4V24zVI?&#baI_3ZTqt=erfnKP?5^qm^{b^fZ52@nm^982Vb=uqtZ8 z6rvkhSqKTLStiH=5RDWG5EJ7Y8l(8^rX0KDp@@|XJR!%8p^~SX#Y_N)M?jLX5UjG1 z1oCV|#=lcMjyO(JjyT3=&0__WQ12TBhXrBBBSs|Q+clE=`fzljCztL7z1Gv zsICQ7MOJ`ymVW)CZ9p314PM_vR-gn;Ns!T{2?JJvNLE;A(ty+8qJtD&644?m?0IHs zcMM*z1soY7LMj`Xvn)E^$!wb5bF=CQ8zyF^JeCT7%Mf^Rgi9{*3DN;5F)-3tmT4YV zJ%C9_(5kd_cy~(e>Hp=`_WvzQ1Pw`K@`ySa7}ahB#AG@YWNQEF4%==5DI^jEnHdN{ zaW*@7=;1&WDytJDWzaOFEX>Thy{dqeVUK}OIBcnju7D_CsgTQaH>IMjUiaHi*D!TC z;!LlDD1YQ}L%`EQ%xHAQ-ar5bKi1$cX_HZv78n=^V_g~74Cx?C6&7J>RS6UHi4lDr zYFLB<41uHQRHl(gitZUdJ!J5)nELD~fS?eT074RIlof;0U{Ny-vcM|MWRX(KaOPUg z75Cz6>Wohk0Rw{J*peZWppp?v61la*^Wbg}a$ZEj5l};(c`?W9;TMm9NMw`fq8yPh zitKS1<}~xkc??L52>N=4-)L-h7*)U6jW@Y$O_}ZbVZzP40Y* z_MK)qR8p*HkTsN1R!>aMnDr`XYuQ_eWM;>_FJ*gk59!9I44HMrgeo;|nY9^i$wjyg zN(-|z4hv|^o=SqEkWmJnXH`8=rDgC6b)wkF)t!o(S`2y;UoS|wH8zAjZ@Ql*3RJNs($NX3xcgLHwb3J?x zg*d^_B@NI6c$+MA$qa5t$bhcgf+z%nscaHKR5pWhF2%BQRXg1q+f?z1&bw+pNv3c%0@zjm-!c|w<5R-}05D{a^+GkezKCYzmgrUDVS9m{EU#8fb=*+ ze>C)@Hqjasq6Z6;YzUAIB`yk>fJ!QD37b%97<{m&UettjH`&s^=XIXeMYs_JYMvxW zAu|fyBSO`9qLd>;%4GzSxopV4(*%#6UjX3_b!xdz8;7| z>yd@;h(!1GqWXGd3i(GUzpv?0Gx~fbfM=JD^3ttb6xDf&E`Tt)E@wixp6QOn=eKZ zpOu3E#{5y>>c|pFtV)01$G-puW(H_x0Ia|OgB4%*y=(fe;Jc}(6CnIEYepLIBYyB5 zasYr}O!TvxgOQCa^rknBI=bD`F>JE-_5?W6toy!bHx`B`Rgy@<;gc<4V&U+GNVe8+ zuo9=SvM}y35)KG&6OtGPfF@)J2!N0w000^RD;fd-djs3;zVEj8ZQpj=TkdYVms?zJ zezO0}_->c1xoz#1aLh9TKO7{eM~*~*A%j4IZZRUr$fLqNk02)*uLuAEi-0}C0Ad;O z?{TiWrl-E?QxCas(_;Us!3RrWH%5F8eJ`qJ-JviG49i1 z<-F+>{giE%oUBT9OWTVpEGEC~;>H`7_ItO&rexLP4ZOI9Y(bUX+oswK$^5sBvKoYU zU$bG^vbUPIaU8sJWd>1RNxlT%Z71w(d+j4HVqcxbwafR#$aZb+r|i`K+RCwyXrHI1vyN zb8N^uD9dJxfzosZ}hh5T)K4YA*X*n*AIdMZo$ffonb`F=F zYaPeASnQLW4eD1-Wb_yQQ^K`nY}ko1&J`M$NLi;$eS=DoZkasud2;@KWtDbyyUvbV zF*NVeb3Zt{Q<0{?H7*#^&Ev9sH;U(Sbh z9jz|0&fj2eTY*>?kX=^=j0y0uG97E?Od8xfEihORc-nYaSu=UdQO+_Cm^bIh#An}r zhR*-@x#GCB@z!z(D|9s<{l8674Z~VnUGfOMc9UJ!nUBR2k-zlcUzw6MzqUusp7T|9 z74|J#XMGyq{ps8ObQ-}f?Bs33jFkwPo8Sr_u3(GfPBI`mWsoGxv&4L>oPV`ay?W7X z6Y`&>SF@j8w>uF;+|$X)OS`WR0Y1})E52A4#~%H^;=eQ!>RaEfT^c9WaYskDK$D!+ zCePFv29+r5*305c+ve7b{4sjfR#bke`djr!e3N2J`(=XqANw#&^syhq3J|;~l0==s z5-pGoqVM95`D-@?To%`tmU0GFM z+OghomUZ+c(+G*gmrg7_7&4>p>LT==btU|cBUkr}TchD(N{&-h*WuCu_@mWTZ<-Do zRc8|ziLJ_zhLcv3$yF>-%AsEmbH)VvdcXV^K`)(I@6P~d7y82G6S^Ae!CZFE z7)rCuG^Qo8N>Jsm^+G!Pzv|prx-Ow6#4;t`S3=(rV?^jXhiFWF%Rv;pOMF`OFAz$N zr_q;Tg}Bm}zfv&Lz&X=MW-D#0sJWB_En)I}YQP8S_|bTpTieArz?bQFTGaSj^9?CP zLjt#Q`VA+9AMu8kR#?|qS5{con@^{3hDvvgsP5l8=~bKiUdxkNb&^TG%~t9;79;># zV7(`F75Sx8w&8St6}V0dUycRK2C=*TWv&&tKF}pd++jB3iNo`cQx$E-*s}F(ZT((l zV79TqsnR%z1`qOpnLFQg4P_e4+t&XT$znCtT3f{V={`CBvYx)S8gd=$nS9rzW| zIFhcml4@dd42ZEnR@oz4Bnhf(VM_Wu91`|Vl_oWC6Ybl$F}2zk;GhM;HgXbt{!t^}Ip zvLNNjZj!SW6rsagz8K)%kZQdaZe`g+ zE=3lnG8ext&Ez%9D)1#t{rcq=wq?`x*-vtVHs&~YN-{*tgEo9 z*VpN8Z`kHg#Jw27Rb-r2Cr;zCkMp0kC zZTzmSZOC|mN8Qv-qQV(G&c_ueEu7b}*jC6<(69;G9dkSMX;~Y~$27CcDca?3$Hng>zJjOu zXO=P(r}O}U=~S9`8Z1|DrfBgMLY1*VsnR%z1rL-hzxG(!=h}6rToV&^-lcYIb#-68 z=EPHi$A0SChP|4yGD9e8=?Gs?{kpX%8DU1oZs&}cYZ&aXR+8y?C2v^94h}YL6(jW~ z%~~gwOtsgwP>Gc?1bNslb5>s*13%={rH~hPbk2Tl^i0&v=AQ3s=3`Gf{tQ#9zusfZ zcGoa};CIQczU3#E&@Kztk-Oo%RmP+%t z_ZokF4#r3K2mA@nJ184knJ!EYTW^6ye^{laZiX4^wpo)!-_9rn6V zVtx69`Xw@T{`i|(YiHw^F;^F`R65r`*s--a?A*&-Du2)PKTbRD`Lc7Row>TthCEm3 zpMsi#H)Vu-d!wqaYwNoDXT^7qnLESU$bQ`#c$6p*S@ixm$ooB=ToA1adcj}365ZrTC*<<(w0nRBaF>sS9`9@!W3 z?65{obgnnE|AXIwMOBo$&VHVj={NYIW*o6cJK-Iu(cF^~(z__9W<^ z^nlSSr|m<@PBo zZI7Dp9GPYec9Hplds~p-^MI^PJI-X$H!p_WB$bCrm*5Y2ur)iVd+SF zg>36SM|CO4_hH(juw-QH?X$J2Z!mNk%G-a7)*Qqe`n34i8Xu;Z>|G6REKNvUW%ySv zVOblIcyd#P#(AbP1GZD8a1ae%8!JjvBV?}9e$?QCL0^LDv`(>1ccaTJccnr*i|gyE z3}o=Llwy7jhkm8gsGdfq`A90YO%VFq5*xZ>Rc$HlF_j9eecv@XHoZ?JUO@O&&9i zdeBqPZ=9BTtS@az^WKKdY1VVh$g_PMmImZ#ppVcXNQv;Ljz)W7xx`pR{EmV?-A7>w z$^Nn*?WI0=%|1L!6ra=YG=?8Zz!qeSdXGaOZuJ;w&`nWQqmWNF8S-6OO_ zk?|v;nA^1xeDu&r%vKmzkYU{q?j|#cp96FuL(rf#Ql}Wt@n2M9G<1(oi zJj#W%kDL;!Pfhv zBGfNQ5Z63a3D35Gjeh2<|vX7@AINwK7aMTSV zls~v{SE*oi1z%{&qvhYr_@hhA;QY6|jx_nXZ$D`WlL3T?k&2y}z{`1a)EOI};OK6i8ei+Z5`MyQftgOy{l9rfMqWn$@vZYRk zHqjve@C?mSpDXsly^8!1TH54$NZOY6K?IXGd^DC2a-NG_j-F$CbOQXe!i4%r1)2vj z;0>Ln{pp1Q-DR>Am{!$w-I(@ecX8Ye@(uUF3u$dxlWo7=&Auobo?oW4fW3EI8$nA~ zmr8U#0rYYab_yidUCB%6@TBT*{IWg!tg_LfKW0l?FgISx&Kvxln%I{@R61H^{&BQi z{leV^9QPcw>gzB@bjjmmyJ~EryDPsrvVa=An3>pg0lJovfG1jJ=MP**5#(M(+h6-7 zL%dd(w_tM`;d9=l*j)ce#tfJjT?gUq+kYr8(4Kw(B6$v+TvDge{`Y%P6D@OWY|Ce^ z=v-T{*4Hd;b}KJ?4i&D-t4%bUp7Hz)p3ves8}oNhY-grrDa=eSn>#M4S>}0?*N9J& z*jYs9+a~-uH7~P9`C;euKslMv9ptq8Ec<%0z7r(}8JLO6lQp$p*I8^VP|u?CX$#76I{{nzUy9ae66AQq5-A^-!Q5-5@V6i@a)+uv3rq9) znDzJSO(&Kv&3>OBh(K00l(xK-*vE7UcCOY1MSGVz)f4M*3kNT|rF2daxQcYm?7D1i z;Jwn+=F0EWMPaKOF70#o-H*aj`%zem+Fch*fzOwz=0e=x3(U1`@Xu9kt-hO2n>!LN z<9{vRIjuhP7$2wErKxwf1Cv_P;6oFsXge;GuK0_YNr^u1Hbv)o=&f^wVub3Gd5J2K3HpW%buT zUDW0u?Un|e3j3&ZdvXkeD0tqMO+FTZ=A#jKAGyIpcBfI2b93(=hb4SGmM}3KlI?C- zj}*{oa;aSP!#dF8c=ta__I5@;2}{mLVQFLdH0K9hT17;;6^p zX}IlSyhmY4^e8Nu{?dX+J*VT9dw-&YeXeA&o_ZISuGHO)kMZ)gc?=)5LDv-WJVTWl zUsL^I)W#U|OMg1KMGGkJ(0_4}^tRssS~R1`@0E$S-*f&`M-_MP>bNDxEYW>1m9uKK zeqUe7uVX#$as0-WA#3DSC9sZ$i=&@es& z$*x`7%=MKgitbvY8GEK9}wd>gNQ{vbE*3eN!IhRq$ye3Yq7MPfPY48gt0Yt|0)xM*3*; zwP|44vWmzROX~uRBWyq+tYX4dg3)&cI$Y?}$-c&vsX?q#ZmHVM-V9fNR^J^u)^}~P zy}ar8e1paP@&n)|66OMhrb; z0AfVepnG&GcB;+L6~M}Mg5!5>=|*XpSjE=L4AKLN7CU_&S`v1_j*)`9K^pP#!ltwiWpaF!R0C;ClT8qc<9`z zKMzie^dN#OYFu64Ht@DWSGZXbrfmSi*toRFttfTbUD94{fRPjzDr3wgGHd8zwr9B&e67 z=s0a^l?Y!|p|=IJB6L(bBP8)V6m0fej)TwwrUK%c*CW`zqrjwc8ynVG zWobqL$B5a1(VfJErf;`bjmApD`scGv1Ll61&hF6_coV3OxkZ)KC;B%Fe)Im~m@3h# zbPi(gSggfU0g6cyvJKrxm)J!jBa8?)L)O9)4D%rP-yI+{DsqL>t|(w8u);{X%m5Jb zm(3K$JD)-1BYgNL2!%@Th=!oicek(L05w8(TpLeg1V!2*=~k|cq?quTwCM8oSPl^y zl_6Yh8(o&5b;X%r+N^8>$X&R`Wz&F6T#+kFa0s4LRtdrI7_UR?F{~@5t8#2EM(#F+ zC`gC7;aOa*4U>r;zFf&$V<=^ymqBmScnc_hL5a3bmPe?-TNyw4FM-6zE0YC|McpD zSB{jS!*^kE8n$3NGYQ5JW4b^jz%tPR;q|`N`dtfnrY$KX*QkU%5_$vxSB|^xvfu<& zoiS1*ili`I;IcXet7fUFX+^ahR6c-86O2bRtp-NQs$1V+-HZI3CUOpetb#MkTl@#& zr$H+TW6{l-;8pPtBC3e}%;vn!c*p`-Mf zFSbTd9!N%nXr>dT7yI@*7s}Y|a~pk0!4hzN=fDLKguy7|n8p>XAerG-lRyDh9HC$f z8}2(sHo2PmDgSFFu`+or_?6ANe-x(}HJHh2(IyB3<&Q=sG%K1WKW&kMfvX_R`xCoO3# z>EVa(CnyoH!stud^{pEvFlU?yU=YN3}mc7Rk>pd9y?N;nnED&p5B#93QBd~ zcP~RB-u(Y3oTlqAYEzjs;ZUUgG=Ntg%R~q~z-=Fx)}4JWH-a%He8Y;6rb+)UqaUxq zjkMi6Bq{T#552(sw8EGFr9c34nL?#gOpLxUrbFM4Mc~=GMqpf3;qX|cLq+WeR2+g- zMS&+lOgqB$^QHA1q@yYjJbUS?l<<&WPtKJH`hKTClvUy1F_%Uqy;E6(zH7-rUXl$1 ztmyALtcSET=@t%SKD&cPXyJE`u^}br(k!LtvMzqZ#iyJEeZOOM6)J$|cVMSG7GmlF z4%FXRs(?a$CqN9pBcBbI<(43&GeXKc#3A+a{BwbezK&%eeCk7OZALog2vja;ehJD^ z3DXB(qmCI5j+4q)cE9F6R4$ciO(R1_35IgoMO-sf+G~0f%I@$9kA6Z?9`1!h;Rz$> zMHI0vGI`O;=ocCKXc-D<7w_=!iseIOD5G5{?OmkMqexLlyG2RuA~GIDiZI#{y&^>y z?cbiHD5720^C^nd4=BeH1%2m*8(tAo(2;?I4Zx_XL1S5Qu1Q%x>WZQgNhZ3DK zfykIDHEl9bEJjUQV5(6{cHC3Ax)6s;$627&ko7xoJ6NdB@g4*POBLi{AIIVli<4t_ zgk1UudCaL?wQcYirPFs+gdR^Bqv_I8>>qwwChcNM=qW=@4Vk^&oLA0T|}_gXp~qS7g5q3Ao+72Q2VIi`9Vsp~3# zA3;v3A|t~`QQ+<-j6n?01)Ldy?N(PLRaA<( zQyDxSBCt5)@{-J`h=NDVnsY7szJ3`(^B!Bbr-fn1Ty(;*B)_446gEvD(@b1IUxKNJ z(BH}ix@DbnmB}F=u}sUp>E9_QbFE{8iyhxZ4yqz2e04!&`GG#bE2US@silBVDA2#l zlI^K2V4)0{4lqV$-J1Uu1R7R_&X1w?2jrwsZ3y5$nQfiG3M&yun2t+S+PUqNa(#wb zRD4FHCMr+JQW1XdD-xCO)M4xyc%4BWNv3*?JshDmr&ySCZ51}(*{M35u5NHdfXi87 zu7>C(yg{gxIX$3F6%!0PrhHUQ*`gvDD(_R*^E5Hghj=FR3^=uLya}fH_ek<^D(CpB z>z+wrohHCH)xDmsBN2FJD;gP?AcW#@u?K4Xg^^Z_yT@HJKj7Mlo1tG5Is}OG#L%sd zzMW&H=pSLy3GiKqG$zmtc)Ij}oGBqbmrDQJOMs~~1OYQ17}o_^2~u&P2}zPs^iZ-R zoNa+nVHP+)Tbj)A4v7<)ztf7QTI!a^@}VUZ(@yyBlB6+%K3SQ{8+V@60tn@m$#z?s zY9X9r81Bu2MV3a_8U^tbV|8ITnKD3dtTLx@Bi+5`|@1V-`ZG5%6CZZi3{!(p=E47q{)NWdqpZ{d?#4YyCIU& zhlFM4cX5#TotbPOVnu&7aX+N1QN!cB1-pYxX!Um=Bs}e(H+-omaTxQR3K1$TCj@zz zF+2dZ5CevR-An5F03ccjfKK?3q=yPL*$rUR;Dm@07@!hb^1cmPhBQ(sz@6|1IX~Rd zY*tEhUuj}cwwsVglnVQ{6}3}iilx) z>33V&9(g|z!6yA8R~F} zj>eQwKsR*Br4Ms})K3k2-{slYJj)tx2mp|xSjSac7zvo$s(`NlWr5X~zm&cWHhDLt z@5w;Ch8}{5+2E-VQ^#_pf5Da@ruq&i5%LCm2(l(eY&=VimHprbc`?#KBqR#z?SxtG ze}}&Qe-BE7|8Zb5x`gu5F+S=81gS1T-?iievA=#)=u5q{;LJgUyhNyjoTzVBajGy? zq`9GNz+j<;YXp!54BNHbz$Rqk|2odv^jgZHZCyuK2pnz8?W?JQ<*?Tu8e_r%6FpI75OVA$l=R{Ge z=2a}Pu85!rk75SYA+iDIqpP#W)Wc>~RhycRxGF~KI=H{$uY6^qg<}R9CEP#-W-P(8 z(~P(7^TEebF5S*x))#Ne-@00sr46oJExK@=YS{;Yu2ErE9MTDWISN!qJ!JAF3aV;W zmdiP@Hh>c{XC2?}4E7TdVl{ z9TG1X#Rj!kV{#?0>$)G*^4`9|UtZJ|3*JmImyCH|yDJfYQHU=pj_ExYN6VnQwFEyG zzh%y@q_?VtS>U!<&#%=>#@tuOJ%@Vf`IqxlO=QvDXUchNh_J4OnoLsdcczWr8obx; zu0nn%eToHLZ8>X2+@Dy`a3(LS!VCy_n|5;ZUm1JKhXr4ZWQx}{Q-K%-UW|3%GviVD z1zLXM-@$DJ-*?K2rvvx)NyaANx*TI|#J%a>>R+^fAjo4$h~yE>0HF^(bZ!s{1W^vf z^zvUXy4snD-UE^@FeZoN4FlKX=w19?m{kRFyk0U;=Hm<#nCOo495%LXrr5S{@G7?S zT7JMg8jUZorey79YccFdHjym=ekRNWlIbB=LlxFlL0yseW9hnZy!kA96t-z^#zn9V zQpzZw%j^v%qE!~Cfh&V>v?QUq)2U4QBubj)Y#lW%J#!xOJAAi{pad*+21CCQzBw4` z1KdWgSm@zl#ioBM#_J&(5*Wf8m01xy?MDUzz`s}){x-8B5KyxqNHj84v?Oh$y5UCT zV8|ERGmB(4WX(ghU=*- zfBbs4%OdPzkf^0_AJ2%=E-2~v=@?^P*^}Z;Nz5GylOyQ|J!BM3&cm^4Z`)a8mL&OC z>#rTJ^f*YytKDX{y(|8FJ98N;7KK}TdqTeE>+$s1=N#sMW76M18_}e!KxVCxyKCd2 z{$6~w#gj8b6Whpc)3`aFhQp@xv(*iTI-zeaE|*z&YuF`5y=Pt2%35Fow>|9=>48v= znA?HwenRw6E|-!0UG~+pAC)2J|BCODa^Q?!{!|WyyPAI1qiaA`>}9VEe#-bo-3&|H z!or6fwr`^I?^SO~jjO41(`{0)I;PzuXAKuM$8&dGQLL=5u}O&O%Ih+n{1223m-LX0 z#ZzsqIv1m``o+^~0J=Ec{CMd?P{3r_fruIT`ogXWgFa&jv+u7ptUx#ztGDHKKhn;H z_^>Or%Z0c4_}|Wdnq%Pu-rckZ(lLAb!QQd#8Wu?_t2M8Wi-iqxWOBR1i~*=|nQj7< z>rHWw!0*Sy_)L1#eZ+TK{`7veg;;)mJ(B8MOpFi=L@t&;W>d=Qt9CcF@v`86l(EZi z=NUk3InlEIEj zXPE&Q8VGVOKjH41keXUOoLuXPt00U5{lp=$)l|~~cwrIX5Lhzn;-CJS==NS->F4(GSQ>&=5YATOzDAIx*!Px2DoO>w{ zUl@%n8B~6CRIqtZadTIg8hr!{RPPiX>t&1DvnY^}t95 z1M#ol6E>K!tY?-l!g3bNJA)30vY=CO1_|X55w>hKCYG-cd`U!K+7b{Y1Lv(Is#l#) z$+Z<}=`t{US$Cf0t}{Sc8XO3g4I{@H8JgJ*oF*z>0QNIH(3cEPr%g$L84%DLIrUQf z>zy64yF=q6`nh6d*BMhYkw>`~P8w$-$yvLGO~qXlxX&g}a9{DKV|TsEXflos?u8|7Wx4Coj`%7niOV4Gw*swcRWq4ja|zu$8|!<% zah1!{+U5gGl@!OavvB{vR&GZ{Tx$4qq$Yb=n&bTb4*;SJWfd}rE1r0 zmSfuLYsXgCdwr~ubo4J|8u>d9Y?_taWh67a zMdqU8WWEY-kzp!2nRmjJ))0J~$DKOWmVGRdNcyzOk~4IJ=G~g8E2maval^8lWARqk z+Y|KVt$WlqbWkB7H~=!{lx^yge0gU~izK_)c9zes#z5_L+K( z%F*M1^v`vdz=;^VT?#j|N^wza`L5d*Lkb`<-qLQQX-n^>O+U+U9_M^ok+~bNu_yct z@g=u&in>=q3`n(=A$lW+i#MRya>f#FE;ogr=+oX|obbNFYkL(vPr6;+C;e_34dJ_{ zKQy23zUhB0;+|*AIAO8M_vaSoEJ!lv2{TC;eGB=kUR2MzWjN3I*X#?&IiF`SIeQx9 z&95ZDu+&rO?^t!3VL`+FL$5q)zR}a&CFsYW5bS}BLS{g-MTZ!8HBHKsU&H1KEO)3) z%gY(pDZXo@cjK(EG0DK;V|dW{TVwb(`8CZYX4T&`x`o$#*AT{*3`RQfzLmONZs33D zz3S;GY|(MA_2#G?T4Wvsh7v{@fRC5AAMKW)pWjr>o7fW&$fvzkOYy7j+`(5xDkx%- zfiB4gtx=0G#rvyLo2*N}g$XyGcff2aFXRlO^L80r}h@wUsYn+2f{X9g0*g;tiyEuktb{^lK-e@52A`Fa zD}FKpxUuu-t@|C#0Wb6@NS6T+@U6dE--Ef5H(a9meq@AJ0Y9$m7(M9?ql^3%xQ%5s zU;QUO4w$D-S9P(5_@*|iZ?3u#vtv7I^Yj@vh|GC7HmmfikZ#;-o<&ENM+d}mP`?DS zHfOus&o%u=h4cMXjjZXPes&a=9OkLozWW0KEd$*YtCaWPb2!%>?_OZ2dBWvxd*dFKBi+ATp zwvQyaIAND){M57UnUNQP+m!bLb50E|8+s5jybCVb^jO-@6{2@BtdL(b5sMI>l?G?G z8}Wv>^Y7fvl)v8*y}*}w!gN6fM<=*12StbskRO)+ZG`XV&^4g?c1drW)5ysC?rso` zx!O-sr_gUT_;CY_*Z>(=GBbDJqo=jDR-(6_J-!YvDAi;&OG!)uU}hk`Um%IGY?|=B zYt03zXZao6Wy8)bd{f85SK+IzqG;#MP=Y*Ftu_6If7)ew)IAx9PgP@(+wN4FQNN1) ze?kN>$yqX2GhjBl6o;8tkXh+FKeJ}Dpv8C!3)~Fr47fGl*>zLR<(C(G{ZVg{z$P;W zs2fY`+rGk*=fV%YZ|a-tv#%7rnc9UJyRHCFn^(YhPad`UkN@Y!swM5gv6kuWGG(8I z4e_hF5saFvL)OGyne^E0;K^Kj6;<8C+!dEJ>oOp|Seo1)-J#=7z*zp-8JS*j+yUu#?u>}L{XkIKfssbu_s1hPri8dZ1E4#qx^&)(-HVti@n2=peZDnfkGd8=-hx22ty^0 zdcBK4Kib!|-mHhq*dMxWeZzgMdJUd_>v;eAV;W=%!-9_xgMk@1blzZbWukCqs4^H! z3pw`sHdk#tv!Z&n>iJQ|s-&-_m`=N4^~{;crNE%pd*R-DQV75|Da`UbpNa^(;0&tS33nwE3= zGqtws4r(*4V)Ild>Rh&}`KuqqOeG_kcE@&Xt2BGt=a(O5YP;o2xH2Q7bmiqi-?JW` zeFLL(Wg3!c9TMbeeL!ifXpO?GAV)g+)wx|YxH0^@_eU@u%^SOMh!r%gSHw1OSjyyy zkTd5g4jjYtFi%uNU38g8h1#kFUJvblv;BC{q&!OKI3Mr002*%V;{j0-%Xx@m%aTUY zXMCm=-FGfWKklKvDLP%hozU#~K*!PcR`0*f%#AhJ^>tw^1c(YTBuTKz?18OcmO|!` z=@$0X>YX<-7gP41>@bZTNlJGP;97s!-e2oklwncUr%X~71A2rL*rxdQXi9pWZ=p|U z(f4SWZ4-$6*VScwJ$uGFslQ+8w`lL?I3`~MEVuN;2jk;~uK|fjn>~wjFqyi@*~^ma zYAa@iCY_Va@^0|Z1q0!pd73-e%#pc=B-s{_bm@k}q!o5q)TMRTDEjb51uf z)*Oz^5Wl0$CQX4r*!5y4W>W+xMq-h)LwF|f(~v_F@E1zS>f&4x5;&A*fDKAbrH{Fy z4``+xWC;=LVgH2B*zR4rV|&{S7ccCQL06%xz}qGj*K{<`7$fG2@=Wo>GWKLPu4jE) zoi0R4cCD6S9z&fxey9$!0ea2+wAY{LPr`a0bJ4>y+)ZKqQ$Xa5pec)z0WhIVZYS`m ztaZrKm^c5DELkG4uHdewYKaF=U@x*ty;Ym!+&L^)6bqSmg+yy=N0_+gmi()JLK93XliO|D$1E9 z?S7p1kSTZjt#YrK0U`C8JKxA#$4Xk1*;`CFEJ{)0DO zAYu?$AF$vs$Zqvoe1QmXVRn7QS(r}9e&M=2gxCrGC#{oFWwQywdA=8 z&i8aV8k??IJ0!2FDn=rfJh%{zc(UxsdLEGibumHcpEtPb3V!b``1#{w%$tqx^BEMX ztaF{**wxP4U(cRqX(^-Z%WXURZ%(g|AN=tk6wJUlf)Dp;Ia@RLgc$vJ(uYvmCG08M8dSM_2Li91_WiCRWPln&W`syo z_9nSMQ&!W_o8XB`W&}(5^^ZADiLWQg@e5-1^~}9A9T2(&<4OuL0Ep|`*(courRXPb zZF+BF+uPl?_OaNe`~C>^wd)BoMY!*lRy(d;qlo?gI`<`H3o^C2TNQ!HFXDaKdb^DA z)uj%s%Qu==>WaUsT52qqp1(kN14-(M@cJKi(&)z9#Qa zR9RcYlC}5cetq>VkUfD$a7bc>4qN>b>x|Z4W{tjWFqiy?*Z=QgPv7|DXMWQ7^(#aJ zRE;IW@N!Q+{154u{U_*%t-i}WQATm$UB(v4)Dvj#)_>tW5iW1N7oWqxhyzgeFW~Q8 zPlZbp+IH7&;r;FBGBjDcQ_wZ$P;p0~Us$d~`@JIIF~z2Ik-pKd@?Y^t#I}Y)=HL&% zzlY`*{r~j!TJ^*k-S+M--)-Q}wRXvRf=t&x+T?2WL>aJZ@QpQsM(-`)p9Y{`2Je#f z#5tO_ZCS{c+br!-9Zo$LPW6;TkSl72?|#Ig^YA@1+Q`bUs(w0)95e^`x8(+H{|Vqc z>*_M~L>ZlccUn)EQ59T;vkB~j>#lI?333;0+h>PaZuQ{x1UPKxUdE@<^;i1d?4A(A zi0>}wi89GB?Sp9(@ov^)W{Kc$gWm9-5Qns}3T<~dySJV$<4>$9T=||bW(98I(0K!V zRQ@M~7pf=AXw9>NwCv9Kj83_7++i7f$QVZ!;vPC{GBsJ67AiU&Jtj3ni_oxP=j>b{Wei9{%V4Vi+i+Iv ziEvfmzqp=ULR>4dO|4iH_apPl%L9dy&3y#!!t1L-2kz+%dTjRETiYEC|W=CBewqk zRXVlS)@s$S{-`>VCf@DHTv}VS%|6@Da4OKuy#svTGcTa7zNl{f3q@tf6&Fh2UWe&W zC4)JR@;F{xUa9||5tn{WM@@0Kt0$-adGsbn@3Eu0Do;M<4c6H6<|2LXdE;zT=4jCx zv@JbzHc^ZNd`k8aejI{tdl2X7amq=;kzLEOY{JU8CKJ<45sE6JX(Y!_VEWA8ZpSe; zI&DVVw&q^rPD|Z?s*Nw}i825%?a66G=-M7GBkid&j*tF{jiT+Oa2@=R@mlCBnR|j9 zNv(w ze#j(B1}3pKfCO5c_Ek7EiL!wb=Ywf1ctGiUW12NWe}8HHc(>OU?o-!2ocE02_2{&IniKj3=f73K%|urojqDADS`o|F18?w&(aZQ>AOW4J4KgUVmvT_F(s9d>jvAuTfT?k_V(FmC^Nd0Xn zt;8A11}2=t*6Qon`et^KO19b9?o7_X97S=v0du4V&b{9QrSLqrY+w>EL~Luhd;a_CI>Wk({-3#Pvk4j|A{mf~nn?_EgDd$lN)0HMm%tA=V=5c= zMz|>fUO@S3B%sk?1`b^tM7W)w{-^n4m>fvCclAC7X}~mh z$u-7Z1DQGotv#3}17(wBaBZ>?-rK!hM#xxkFvi&fLadHJWbYhkmT-fIE(9eCK0Fac zU5hmg6U@nUZqJ|tX;suAA~1*?lB!E>+HY6cjqcIp9XDKA5`7&;7S@sFU{v0(N z5Rf0->`{QnaiU>A>1v*mm+us+u)gG=pc#nCv{2KVtdNeDX8<|c11`yG6+JAY7DQMc+ghf&pRaYk$LpD)4P&lNVgbxk^c>B9((6O^o z*mLN z&j-^Rp(ZD0mEnn>t{uIy2@!=qQdZX4^#~$%iD{E}hDk=xbF4)tKDw?T3SA}U4t!vJ zJ^PsU6lRDimyydfAAX=Y{cjz}3Ei_Y5F}Q>4IH`FQThVjkGnHvx=ErV$!|2BY0Qr8gPPpilVzFmEFUoMhYG*CF9 z#2xI)ZXk-1Md%@=kx&>Wxh;vTAb2Jz86YMFZsE{#gAs2}{R6vr+rD)A?Ele`Y{sT0 zO)@}PUqJAu|4BzrN4)wqsfDrtG*rnTnq=Hadw&~Vucir=4b-&D22j*&;Ha%Oc*R`} z1hth71`3rM5UMN<$SVMBp!yL(2x?-QUdVGnav^_Js)76hd7&+P=f=9|jGB>R+l}Hq}hPlU{w7XT)fA3(f-X203 zc)}>Pf`4){C3uLk!NKw-=W5BR+c|hQIy^-%(&PU;B7bNfC&E^=zFqsXwpATL3}3Y{qW@Z>Pp==;vxzGQ97a^@)vPhE5 z41<)8%DghLoj_3hRHhv05`k%uk_ObB+huTz_^fnyb;VqyN&uZ9!~+hKHi5r|jdF7F zMR*998A4eb2#6|dFtMX^wb>qi9?xZnqFt2Hm86GYRxXSxbGM#2HK)d+CT4AE1z}k7 zp7p(+!7EvJ^ZS>Q2S1P0*nR!iD`U`NCuRVVGX~LO=Y%srB2(EX3*%~JyMQ98;|C&_ z1LsL|gBhu&14R8Igo6n0WdxC3gPA*#nk@@o zclBldGeXh@5yt_RcKOvDtts&~zf&b@C&ZWyPS>kG^N5^l*~E)%M0T4-bUO}2;p2eb zz2y`(^ALnO_?zt;5hWu;!1iDflSt&IOy{|ZvM?!wk``K1QC!rKZ1ojH+i|=YA!D+q z4kXrjFM8(;4C4I}L%GjN9ASkgGVA|gC0q@>3t`SCW9eTWer5ZcLUSa z$$%tPHi#rqHXupAY)PVJgS_3{`ukjdWJ)5E0W`;GRvdzj=VuC%0S41On4Srh4TwoE z8)Fj629QZD8=wi44MdYF8%UEV8=l5n%&?KF{<>%qe2nuR%Kzb9+rL zkP3%R2$iAdPe~uL6s6k8|C6Oqa)4|VBk09kYJuA1+a>s-m!8d2}wuyG`@$DnW_CJzLjYvBwN z>LQarZ^?tDvfrvCc@UI9IH+Vc7@J$!>L&DKav(Y{8LB!VF4iuH%+ZDmA)|#vhFDqL zY0%?3#far|GN_wkazbf7D)A8-#38$jKh12s9*ZJd68JYvTuOR3i%Ir6QDgu_s4W}v z?*#s(u{s3I`Cs6Hy}2sAAyTA8IVDCA*+J1`4Eq|c5uS=ZVa0P%AlshM&M-M4GZX{g z1}@TqN%2{)&Oy#>bx75*bOGnQo>}c~-LQ3)7BJY#x%CW9SFlk_l6(leX{IQWLnmEv z#BMm|KL-)g|9Ez1an>48|KAqi59wE|j^t{@i2Ty94_)E(1w;=MHi-9=5!2vnrwODe2pNzQ zD*6VZ_~p-Ehl(Pc0m7vOq&ILZ-v-Zu-=oEksQYu_g#Seb)&DBejCE1t;sQb$5Or=< z?MK(t8ID=admBf3#4_xJMk#`lt{kltiOm{lI@N|h;y3>uxqmC35IRca7(E+)7HE&D z{`J03@RO4JX7E2WB9^w2X##DV9IywCaws%=S&o5h=*lxM5~z17@im>*F&kwi409Xmro^Mbf*F8Wo$!1A%&x|x)ESc?!vAIU z)&xiS2Z^6*2^o+RD(40f?E$?FC@7WS47h9=klEl1Q`HJ~#~9GZ!CXgIOOq}J(7oTN zS`ZDlY#PwqK!p5$Z*0XhAjiRRZr>d`83%PI>pr%k_aVxl7JnJ9M&LedD{}dy_y6se z{G;!nk1N4&h*@pJ{6MZ+mV@u>+5}S9vVj*_0=jF_{6OtZmXg0`@|E!dRSqEAJLi8S zy@&`e8IX|>5CZ@N05VfXHUI!`WoMPOKqbCb#7~C1`})3(k+fCK*{Qe5$2wH5$GrHyaIw4=Iq! z!g$YFSQYLcw$K8A3Mv5z01zSo02w(fngam)OuOB`zwW)g_v`N6w*TF=?d{ffYcY)4 zZrb(MYsqXN8E(M9ucB3=>!^s36%j0sD!`Tom28pxpx_4({EtOT#Pna`2lXS_o%?&x zLp4$Vz4*j}eGvcO$>I)u+02)mvxUTQ}Qs zZkF~9dxxJnM{jHD7r9qWUq6pu9s3gvpSE-0Yx(a$FtTL3f9-;t@r~{K)oqWSemoQt z2ecY~Zw$PC9^((~h^=)Bp8Lsrj5S|$F`nbn0c2gpwdopv1zXsEjdvW`73vCshs~0+ zu@nDJab=%%Yr2-q)r*G5khrU{jIxQca-ZGXYztWc`m$uxvDjXOujI4s@SqIua>K3akQtM)8VqFk=Myzhk@~q^nJ_1xFcyPt1WA??#W#0 zW7%uq`SYL1n>n7&1dw1K>wXgZypvcRk{O=|?lt_h-#cD`|FY*!>E^nM2jTWMQ+y{doB`@O4$^85dv<_hqemo=$WI=P5h#vNTbo42B*`PYZSCw0d?0CI zNvC%IWahB!Rk|jq^2izd81{y|y$!u-IooSR;-8x{#GbU@PW1;D_KZEhuGY^6T}dOZ zAxyHEC6Y+ED+=3!uc1V=>Wq7wM!AIzGxYIY_SuyF@?RmDx^;v`=isOT;~A8-J!w%U ziEU#qNj==C7{Nl0O$%!<*6{S~>sO)m=^sB#<*OH&0VXW?8Sa5q?piugP8z>veOJG( ztGGKN?n&;=*XxI)>%)jQ1J04BLf3=dkxVMioS*$W)D_AKU$z!w7Yn}zAlylT;t!&R z9UvJtCY4QLu@Sz0dk~0AY;lci*iJ1k*MM(MZMV5w#&M2ImqE`-|C7(#^|V<>+fQR< zG<9uva#}n&-!(moKEURj8KdUz_BJ+Fw{wkOiP85B@Xc%UQqJ4PM%g6~@z2Jtu=~cZ zZFYh}N5a&%JG8U;v>o?mLYeYkeviru1r6%Sr7TU5XJ=f>B)CZI+0-VUY=xw6 z)(7ole=l3E&RM^q@pkt3LyEh<<5*s9>-WdIGg%WAUzvs|8mY)sG=ycm1&IkC8R(Bm zywji=9nkZgizio4^f8f-6{W-u8Z%UyXH>Fa;w6!J1~gGhSa~u*sVQ$#2uaha9Kif%6tc+mEBY07=-nDbXV!LNYERvX5UqnVP*X65 z<~Kd3KWX1AEVXR!dTStO4cP}yC8EBWUm~wnlsRqiAfyprwiSj*PL*^?Q0XDACbNb0NvvW}O*9pvLH5*1{IA z9CxPr2}p>4>FbvLF7mRRa?qs*kWilok-59@PsXn##+M7f#T>*|J=~IZ=#6-uYgo(R zdPlm_HoUV2r0-7hwCx8qELIlqHF)JA?(eq6-F<~)cL9_SCRR>LP%!~{Qt!REcl26A z&yPgtq}5N$+xKDb)6iQ+oI;ujMFc7@Cv?SB8q@?xsc2VXY)Wc|I*t+QsTA3N2N*0$nXMf$|ft9Ow+hvqyGwdyM+rB}#x`Xtf zTz+_qtKX))t5d#WG~=6_oh=55mG zr#Q2tRr8I2$LVVetHPeXB{^UH=vMDwy3IT?`^k3?!;YKf^s$AU5jVK8Je8SofSe$h zOl8wPNkJRh#Ft@BBX=a?NsL1;jb2fr9Loggw|Nk8trY>wiJg4m9-(?SX zG*4!2JY@+@6S4*GYShJrT_$v3e#3?i$nSY8z6??J%C}ZZ+Frx@j462u+mnIAummVm zq2o4TanWNlXo=bl{97XZZb|g(u*j%+Fk(Supxf_x(saM(ZY9PWkBchoCgt=vF@B4y zx@JZ7k|-QX(dLM@&shuYL$+u%J2)fPn>cTQ$I}CJ=9@Z+JM`>hU$hP9(8K> z9Sn?-&uYnaHR$-`pC;v$AI`wwfp2Hx+@OF>5Af>jgb|cq0_|JhCdu*nyrlv9lW0k` zykO5&xtEdy_;>i$#PC{VU(VbV!mlo|KhgUrXuQyW_C;n*MT5nsefuN1?Z-TIkV&-`mj=I^&6TVJP}JDxd$f1}!)6 zNPP_q$_1hGtB0a%=XWJay{=>i$s0mCp@KFVBCVfF*j@(T7i>>Tz|HLX7yEQ_9Ro^p z)ai3|@ZXrp5E)M%5t5q?GNtsbpGu};1~UVVTM!sEvq}<^$&AYV)}7o(%yigm%T=d! zF`~ce-S@J6h6)wYnR3lDmCnF*;-_u9Xf8NSi4v=%!h5FD8Z&6gjgPqaOSCe_wEW}R zayU7BlZ~RQlG$wa$?uM8L6<0s*OCV|uNZlZe06`-)AVW@{{oXdZtVMyH~6LT;7G9@ zrACGev$sp*l8TuydDvtq%IROe%TAuPi;#J>#;dSj^*AeJN)T1p$&q190$Q1W6Y>Vy zhMGc4KN%@@sX22vq$tX^M8ZY&0MT?+23D3Rz_)wgHHCE23XK+9L(=YQs zg)^n`J%tK_i^ZRnndZzbf`95|lGF2(`GqfdKm9U$+GVu9@w#~S6ylMm*DscB7R`;d ztyT&=<=*UKwY(_ac0#>!8-<=-yig?zckdkMip#2gpOH#|2Gf@TtdkzFj6Ry%x>n&k zhCFg#1442?sCaEdZP=F4r(b4$8fF-(bUZv7uvWW8eo;Z$vwmA>RB-B9KJxwR(><*1 zxYJ%Enz7^0mR#Iy>$6O#XVYJ`RH8T~h!^zMk8gYjf2cje^}Mv*UHZSd^fGy1T&({d zW>M4E8;?4@_HiYK-E_~sgTjfFHv+$j1ntO4=UTYVbG~<5p68#sr^7F(?Fde%rPD=*wFPvj` zK`R(v17VWqW-8PYf%iY;@2jy{R=2uL#`#aO)oZh(GdG7k@8)$mI!+x7h)6OHz%_j9Qzz>RKS zKWKW5_t4T_dfMlk=(A4Xp4)6IwEdLLP^cWnO{Tl|7|SsgMrd_45kD76c?~>kZriK< zw_A(uC7*WMi0Xf`U<82802LH|8ueNLU7IuOE04^FK76jYY$P|$ON)OgMt`atfH294 zX8_DVOQKze{@k-Z_K)&d_^@fIBbYmHz=)0h)tL$j_Pgv;sd-D^5s$ig2$cZ} z&r#QIfsBx>&h^IuR;>ue5sc%ODJVn!k71J45od&Fje`0l$X;0Gtq$~%SK$%~=Qd3c^ZTHw&!k&)Cr61>A2DR!}T3*B> zg81^|==XfPJJ%R_Pbp^5-55RU)W6nzQl`K4KY2|jiIuh&)IEb1?xh=#=jy7Lb3-gK zAQ;u{%YDD%+@OPT2B=msfoW1Q0UCnJf-3PE>&SYeuaES0=KwQAdUAjtORb-)3k-^* zEKZ5KAVI(Ts0`9YI-YCx2K1F%V|Q#8oum!dauC-Re))3HS~#=NS^kl$$B$)JfAHpZ zO--B1_yMnhF@g4&vrjwz5E-GA89dw<**S{usn1X0(xE$fP%j=QRMcemC+48loENIa zQ`<5}yz{4!=>?q+s@Hp2*mxjtx_zC0YVm@}a(=_xx?%^V)4Xo^4eP)rEuTWo%LFsQ(2#;HVf;^)j7wLy zD#hi}hd;^pp?huF8`7T}$B3)*uQkv#eq;RCvC6gHHGbIp+m|s}XR(1FV+-kbl+7nH zjGz3J@?77B&&uY`ErlV6VlTc~_^%4!FY?Rp`%r^F>c5*I{nPx==e)$cu=>n|?4Y_C zO0|AkB%8lTr^yqr3H!wLooLd3Q&N(S+VirEY)8M>&Crf*tebu1L7r;G%nrjIu^nCf zoCx4!>+Co5%RhZDzuD*9eb4`i=Rzish|U=S_pSZQ2hQ6-XNB+o>yrlMbd0^HX*YqUXN{u<2X=wF|C#Gm@rPZTa$T9uAa#xiaXB=XSd8Uofc zojvZ;WwsaGWWg#NjliSyHGJyq*&Z#yB1q?|C5Z+1p3@7{`DZmW#nwJczv{e*H?Cd3 zv(+^#{|{B)z=JTjy;Lg`0&_If8Lc}7B>%ykD1U`@%;;b4j*%c=hw{2-nh&bm_w#?> zREe=TJ%=(n`?jsr6jxpsPoJ`x*qW6VRWDcfAujI+ONHG^gj2}IT=J)1#!ICDaX^m08}#W=CkXeaUncWCb=6Kkq#Hk#Kw{qX z7(G27s^!rG_nu}8ndDT1zW1pY&r2aEhv7cayQMa1uy!O9rK_1cGf*f?g1-qApjw%x zwS5SxnxX15BTuGeawmEt9*gU;(*iXWpafjWwePT&_Z9;G&$mdo|G&2w0OZQQR-j`V zDv^;2J(``HK{G`T@doHtJ};4s-9D>l#iLWYM!xeX6d$EM-I>oMo42lA`G5oc_30>= z&0EeDss~7fy=Tb6Sh`^&YoK`|K7Knn zH`80#d~Zu!cP)Ln3|=$6wTfi2l79SUY_Rnvt3LWN^(mT3!WeoQ z@rqM&m)Y5iNtt;G@+p^5p2C@`d4GuB4LeWSOr@&6ynOg&w%wBN1E77GfXZbO<^D!M z{4%qDPEfwg0Ts(cs`z09+?Nulai*eH+`FV=1jaDMpNc$z7 z_ZmXmVV_cf;&Pt~8B&6qtRF_(M;MEXW{Ic?`Ye%s$g)42R(RkmCR0wos69R6iOXL< z$Jp}*3`&5%+4QPU-4zWutY2KX)XNgRow9aqnxr?0zL$9v^34qFVc*wlQLBG>zncc(_xuchN@uVY4|H$I(Lo=Ly+aoqPb zm31V{^-tA6iIESrkCxn>noIi0JgV(Wx;6Wn{VJbk(&Dp6KNT{~h56%8){Hm1Y5spb z;?*+cZFl1xnJfhIj7>}of^(9ao3<fuJvB9SsMgjnE_i$jOttF#+&k_7VrqWcg@_<6ExbQH~i1YQzlfl0&* zlq44dB)kHZUmTJ^2v~7lAS7!cA&G^%#6<)pjN_WFCW`EajH7`Q<5B>R z3B|h8R5ibiDoLaAlc)?lB9tP;{XD4-X=wjWc**j8^7jpps97X<1JTSSZX0Jb6?c17 zPL+ZMAWfAsl$o`(I$tJ%JeU}E0A*T`$l){~CJ}C^>R`A^fNr~!O(9NSYHWc z*Gq-7PUr}huF{=lbY)#iDw(ZB;NHx!B)B5H?N-<4FN3Lff_v{)Sa9U{5Xlvx@8054 zw-PF3W$@VRQL8ZlV^U%QR-6bt7J zA;P>}Mfj$dS4%G#eqJ%Qnck+Qzx4{WRobqeA?odtUV$~K zzYx-B7XljaLSV-C5TO3zRHIl3utvHN6GKM0NV2k|xGZYB%$|*46NW`WT@w+6w#Isu zOEo->UjtW8l|rdUPxR&8a1IzlC>iq%p1>0AeZr@Qp8L(Sr~QDlh?ac!%7T@*blH2F zDKcdxl0e>(&(JqSFRigGIjwp0Jw`Gh7j%+(h~HJ0W{o2IPTw&F2mmk|8v-0uQuSHw=v6A_V_DAWUM)Km_K?l8a=Bkh-g# zi5PjrI{uB%Xv796jb@;7{6|4Ud0?*mG{O%A*gk0YONKPI0#D`_C>jd^ciA-70#RXK zfn@LE&^z(%n4+l=O2K(V-T3de(Fh(?cztLwONJWT0wO;aKqx%oL;LVZ{CPv(` zV#LK6q*}!Urb)#FRBTED3J@uQ*-f1g@}fz=Ke2??16n{xq4Y2!Z6#>2GYy5n?6$^k z@$G=7`w}7xRS)#TO+z6dyKSBSG{gea7fb zE@*4hDb!LK<<3?zi<1g$Ni34f=_>10EyJskWOnhjxR5}Sdr8p-P_*%KSSFO+6g_Rw z@0HW$b8Dp9t@dss~VC4qKa(-{{LHqr&!@7xHm<5GJJktwYZwbFG_?8s+##O+Wpw$ae;gi4P>yxs{U&mtq^;(akU*wSg z`iH+#Y_V%&CHN%$TszPU!ASxT_cKeL>7K+!2;V5bbl9{205l}c(OLwe_q>a&I}ne^ zOHE+<`$BDChCe-^CNTmPwqgM*4?5wuP&)!*Bo`1Hy2)mU!DxP>BkB#^{HAFqGVn)) z#h*>%h8X@!3_>EN9!U2oIKi2lOxS)NDh*YO!1>ZbkTmRzc4AD!?fcW->D7}mbm>vj&1RiX~0#Jq>5E*MF zS5EM%@M@GmGec^+-B1%0O#+%e0SeJ7|05R0s{h5^w4E}Yyq%=0zxTCZ3~T&7){ip- zfJRC{!_a5nvuo+9)f$X=VYnfV<&v(WQ7bzCnIXH#fFcJHyRv20pz3yupEwfl))&Sb zGCB@;jADnsq(`p}pm~_$*9%-%n&tJh-@GVNnlOe;f1Sa~FMXHeET>D;! z8KAtYhy#`FWmQ?4P_=DMB-vfiI6+qA>AC%iXGm$%T<0)VQqN{S9M2EwtL+vLy;hV5 zr%y)sMqe%Y%n-d8hk~*7h~+~Ro+PDVgAsw)uRkOZJ$OhlKoWfknn`%ltau z6Obkq6PU3T2v8VyKxJ)}#7C?7OG?iJ!t_#fc)ducN?@0}iA?|W;)R6sA9)X;VP8RH z!{S*#O?OEreD9{<*U`ObJ>4?66Z#%dgno7>R8xN*P40PMOz`tS@cDI}gE7a?w4GcQ z59K8Th*ApykBWZwMAV)hsgp$qfJ9P-fr;8Dlxhf2C{+-sRI~_KC{-aKpiqUtr#cFO zpb9Jm&9B~UprDGtti#^`xU*vWp3T(qd5sV(2Nyair$uxvAgXm{v^6=VP4c%ZTj4X) z84tizotN)^ylkm$Q;^$xf>hX6n#j{91H9rfu6A_A)@`N-P>!B}^Ym;vVJtvXNL;nH znX`~F$-rb{oAre~VN#8el18XOcBMty@H8k|f1bY_nGVz0j}I# zRbF`bfHPt>tr>B5W7X&2c4H^=@8)@!#b=!y{QS(g5(-=OFVR8I^ z7X)qV18$QXNYZ|j_bB}PU~pytW@he+3;Qn_ueyl(d0U-FAn+5>z z1L)>S7s1hHX9tcc3TgBz0g$n^wbLiCO1tjeHnC{9oZM$L8a}63u!V-Tx3XBn;gg1| zjd1v|V`&QSKI3EIaAGki2{7;!0t5gd005y8IHD^6{pRBEo_QC`bt*C*nka{t*Nc z>4UN}oA)g?R8C9l7A9t{W4T?s3UsW)|JbuNmlm4ocJ+U~_`J0h3%{^k`K`B-QD@h& zz}Ee!f4`OQ8u+!%wz9f*z0)B6!B$JVM@(WZ9=q-E`L@fOXKQU^TV+W9Ps5$%vfnG; zi?=LBI_ z0-w9{jL%G|WN#{LeJK!ZY9R(Bm1JQ0bJKBPv2ZBJ9`CzecJ{rt*N$sv^&!La{uMk? z#|=jOd=FLh%zbW`2B@5O8bY8t1LJIGQ?^__g-`C`8bi#@T7?n(Z~8rzi(wov17_su3{zJhNVGrU+=T31-tO4vzZv62cQUJ+8l!4b8{ z2pL&eLY^s1sFq^EP`XwVSxC%Lu1){f#FvufD5H-VYJ^A-GM1*Q6pV~d5it#C2IKrz zL#SNRbN1haZ&}!h@%=odw+wiNR={Bt0(>6hV2m)VGlo$^rif?08^+F!Iqzj5Q_0-t z#Cit&@g}bC{p@SSHuGjVkYX&0Z@iG=d=;^y@V>@qnkK3X>5<^YfusGMMm@61ud3u@ z*dy=jzOE2D1|YyrARJt3&D^GSSRJpOHSKNQ96UJ8**v$FvInmKdO7Uut?lG~YwIjV z-}fCeg5bZ(O*x7D5+f4dn_EN$;|wLVCYH8tnK4*i!Iap4WUgoJvumxWK#m5VBddt& zv=!6$*cYyTi;fHYI+sbT{|%Pp|~%p*@F=gBq>*0tD~!ia3LK94 zLau_cAPI+5?#`FpaMT)e+hV518lMYp9*-e-$}__SW{AvW#WIh4Dj6`L9y66bto!$E zb|)+BBk}6l8KAD2R1H|$<}F&>zHiPCeL*#=*SRJ!ZZ%fEZWK`j-za$F3})36f>XvU zUjm#8>3tXBmamyj(=`kfHn)7i55#V$xjW9Kj$f#|cplvuZ2S}}z~`$Qag2&f3hw<1ANEUHcG^h+fAT12Lrrr!7z=xf9CYi+1?l!wxl*Nicv z*(D@&>aTP^ZEG~Q#Iti=3{jWFV`00OS#hqmJG8^=ZLb5NwcvWS;ru-JcTbTs{$Kk@ zMa**UeM3mbX=BA}=5PA_Bs;@9dTz)ojs;oe2BS)1WB;;eu8R9BPJ6X1Z~0}Md#tbA z05oBDnu=V-Ei?Gccm3Q*4vg+LtXGDRH7SCTVpI93MyYdRN;)YIF2_~w_g?pSS=YI3 ze-J}kXUZ1NKVp@>*70p#n7O``=Eg!h+`(Y;SXs{g%a42Bw)(TGH;P4d5iqzKVFDTcVGFP=dU(+W!PaJmfY4# zEpo5nYkQ@+eg?JP$kn$HTfNSib~SaD|TAEllU(CKbwyoBe}p#?$2UQ1mqI{)2^hE{v#!l|0rlxZ2lts%x1b)ADKF*T=W(^oX z{N`j}0qh3EOQre+9{$6QACe0`NzlvIu&lgd@a)RhZFDmrW-^G)yYFkU);z81R-T+b zkFd|*_Q;yDT3LisQW{xC)S5Q~;1Z5)o?XhVfo{z}uf)T`m&mm!p2%AUOB{2#+c4W23Y}m3X1Vqa~7hg;W=3qSf``sfpx3e#o8kfsz zNCaC3<8$@)eBUa)hQ84^C$1Gq$(r;H%_H3)+@X>2S(r;6Qnfb&u@gBlnKjX3A#clR zKE_V7R~(YEm1jj%h>;_+dWfy*MZmLUTZ02llwX$5b-rs{v$E~3|GxW3#H&>B16dC9 zkt0zNWZzEq7Blt5fBi|^rg_CJhhCDO9c|qyGB8xxt_FY|=kqq4osuYNxEZK+O#0r$ zrX9yoNfOsIOHYmJqB}w(^+RSEtNC&vZ|y+A%AquVZ9jibBx}m4T?Ww|eKVHa zmj1hdlxM4E0%ufMSlM^_*NoC`1|Z{OJUXC*AjXL#FqDj=?4B}GdF2J;zmk|S$HiZb zzbN2EaqO|hm;p28?d5Pe!1g_!NjS>18NT?Kz0Q;X;yuU#$-vAEkdoic;&R7-BEUHP zTV`VGNPR?ZKBEHHko)pvI!^C+C;^oj#g3LmQb~axRrgo-TAoA(k!WdA6PH5+@bNz0 z>2nlUJQB|g#kp^N4J|my&jc4Iw38tzn*sTW6FC_rMoREt)p<{J+RlnHCB(kwyO7f& zAvL=H`zgrNC22^LJx-_Q~dGk%|GHXFI-8?HF)+lo7PTm?akKq(>S^Gn);fm!@sPV zVHl-*cQocrnTN!kmiqWi5YI9~gx;LR6ST%FvWik9NACeoi)Bx!kwE@0OkrGF+=bL zGoQILKL0Kup*I!r=y59M|7Gy;Gi41c&Rppq^zafh!WYc+!kCN9>i9*1?#}mTKKmvE zX=3o9b4D@F@S!%YJT%8`Sg#NDaRAV=7wNAXi9>GO4#jaGFuOB9JqKg0IJC?lT1*#v zyK}2=6#`J8e=4jfpBqh-u>Ot|H`x_$68qX`=dQEuQyYcdYRp zbFMq=87A*5@6pD(_{14y`0nssGF}Jufw0)LYt-3JdsMAB0#RfHJv9w5zxcNnzD2LW zG5Ge_L*5UoX_B9w!fF(JSMM~u^Zu4JGe;2+NPmxfWD_+(?IP6nlNDJqK0xXS0$Zz9v^%+Lfa>H&}3N4_Tg^jn0$0X%ZUt|1Kx zmdHY&aIH6#eIn11<}NVh-7~iENp6Xoc3W-_Kk~2ux6Gl%mIRe8MP<^`ePvBsLRrBw zPF8OWbt|7jao9KOa;2y^X?=~Dhl&~5!igU$W)gHKJygtaa!j&mOmEpMjSCW8g-ro8 zu}+eDRlDYjf)DE}3I?hO`SAoElr9U_*=7oXpMX;n-#riu#0&zfoD;CZx6Cig>k)}= zCh!q6d?HK>+{A^mC%(kNOw9SNvQp5vG$O$#%XT-vL zyW8oOAo`D*T{$<@Pir~GscL@Uy&+N_9;#*B)a@)g;}ygaU0NDaszW2z6K81&)d4+O ziYzMQ6r3F&=#Ks&x+DD~;FngmR~v|q+8@-BHS7i72>D+WC=O$TyUm(3a~&Sr$VBw}?p@P96@>mqz6Fs`_wr%Z9M2aNR+c|%QD^ODVU$A~U+tp0Lb@fzEqeNDQJKAs;S%yoxN` zAbp!&5)46Y3{2d;@r8CiO)iQ>yZMAUd~uw<4V(GIxsdlXXxqb?19aliW~us-E07 zW9mdH1m5%=Gl3TppwF1h&B21cPxa^8H+Mk(OW!f0zBHz!oMwIE+&ut00dYL4VD&c8 zxuIf?1{2n(0alehH|`V6DCu+K@&D=TFH&g*xq6C*zd#Q-%?#BSjW$d*^hGl<07lq_ z*x1A|#ZvFw)ad^Q=%JXmG5r#%~s3eFS6mMd7P~sgk~INVqUa&3G^njTLu_uT3?JXG@t->gW@Dv zs9)cOFJUlJP6nP#O#w3iAdYChQBEG57B-PT>@ZqZliH-F^F=cUl5zP$HHg@f z{U9@(?6Q|{0@CuE)_0v<%We+y@kf}NRZaQ8Elq8UwOurIO49NXGQ*?xW5Vyq?WPgk zW7D+%(=e!bJ?Q%7 zI~l+IkIMY_`7a;m=#!DSuDCP@%iJHI?zr#{jJUodAA(BFAa1JL7c0p-rYEiV-x(;X_481;Uo>1|Y;HMh)7$0h+Zu)}!=y_d7ocCIg$-Nc`#b#|@G;}0t{ zWl}iOrKRwlGZ#25X`lG7wwx%N#)~QYikEq%W^=b?hMWp1h3YFl%V-LYyvhM`-z*56 zWoBZW7>De*y&MY@O&itEFm)d=536dX@4BJj%_U!cmoesJoopv!MJ7@A<)HfB90zmK z3{FSfUT)^@_LWa7O8xs>nPI`w`n2cbfOoJsmV%8+X5&~t7yOd{TB)`*RZ!%6lEyDT z9m~OPPJ8^_S}oh3_jWpQgO0S}{N{+K5E)I;sXj<6)~og?9-Bm@V^&={Y1a7_NSdqr z)we=^$JuDk-Ow%rg`;yrj+`hnOK#wjXYp^>e7Ok!P>uuPBQb=jl8ISUd~$Rsm{FmK zrpbF^-X~Rj0N{#Ruz3WeGeOj*12Ap_|JYPB*++VJbi+ z+Ac^J&{|FMhij8mVt!COiSb1VVeExL!`R43)W+#g=_5f8z_&daT7K z=|VCrW|fv=SPaNTnXg+&>Gs#qP*+Na%iKz6rrj&Wn|3&#oiKG}$otivh}%~8N{1y7 zdkf&FS7)6H%<*}2@J!k=KogWVuze)p(9w|0;vzg*=DTE9AWBA|;Env6%?Vru60Pjh zfS6;;SQMxM66Ae3Vy|QkEC`j(rs9bRD+N@=B3CZ#8?3PGkEJQMZF4ZD+A<&$*ffx) zMm1Xj>H0d}C7%#dekzBM?)okdve$uW{Fx#{w@%m3xP|#75t>RTQDzHdQo7PAC>wpT z`67u`^Dtkfc1Eal0F`OWH7GxEe&AOULxs)2yTf_ipYw={n*ouDxJ)skn*sQVsvm=h z)RR=jH5fl}fAU1|%nLU-*gYj)UDgMg7hI)DqL6qNCs`Q`5QTKhIq|>}hRe zydkzfipE$j!&9IZ15v>(JAwq76oROUtYc>J zV6?equ8vYHp9Ay0U{bS)PpMy4{b$TczSxn%Cp`FQOQ{$_JkQGvzJD;2{3Z1J zdGjhiz9yA7UhFQvrA3VJ+w(8_!Li(03UwKP`fZ;<#w`G$ttt8ZU-&KnRb842)xZ19 zws&N8-JzLbo!)Uv1?r*8L+4x>)FZQ>qsOK8v(M0=86cauYMte!J&)Ea5qf#>9u5m8 zk;oMSvmr5+4MHLXlJSue_3Xt;{GBJB`)@RC+G7v?z4po)fzHEk8NA1mOv>xoy2rz= zQ-<#k3ym&w$domhl@2`n7UgD!E*(Ex#lq1EP@uL~9cH30W6=N-`R4uKD_Kd6 z8PPz9OJ=?x5H=v%6y_MI4mHJ=#;5}#rIMs@N)5lQfBDM;qoD0OB*yi^(A8)NZpC!d zU$Th4_WkKd=8^+t`Z5PInyQHh%4O3ekWkT3k{Zeyfifyn3CmS~QDJ*~iH3UN!s^Zk zZyk?Zt&@EcdW4Z(84x~)Y2GKJnCbgJ*tAlqgj@<1uKVw=Yhn9KdNnE!n|W%)wnJX)v$bRD_)d>~TSfc&CFN8azO62GD_$Z$IjcIhAuy=hD%bs9*;2Go|Y2Bq7b5M^obGSz?xDK*db zYG~zip9N0St=-;uGc~=!SXleo@d{&WqRq!>ZuwmswX-DZFGO8kCKZ+p zH|@Lw@-!R}l6OR!d4mnBxJbQqK62Oo(rlo}?>Lg8hC)~KMomhisok(yupY0{O?)IN zq)ZurP|qRJSOYXkszH7`I$&}fM&#Uw#<@NhFG)`D=PKI!@|2AL5EyRU5fT+XFNwW>2_Z+&fBhwZP2Me&O zD8J=YvV-M{10pqHUD&vhtQ=Bw16-XIu-LajA=&!6jGHxyU!+k62Sc7g% z`nL4gjfY>h%DXj60}s6|$hkwsN*9g~5sNwX(v%1a19i!evQ^<~y zT@GlS_=0-zcqrstnO(5F%toUTUg+29po7J zJHCAl7Bmgox9^|g61sW)e|mIau_k(S9}xc;QG-R8+E;Y!nJwh~qMBtOTJ4fso0ap- z6vP=AprYaeH7=?9`H`$E$heTYOjRCCh@zCQRFx8$jS18gzC2>!b#~|9lw%~P5Tecu z8&M!pw`l|B>irrEsX=ZDrkrL5Ip;OCO~ni)6=gtmb~54sQG>7Nu&PPYaduy0BmQ5Z z{-tiqisMqpvu%ACC(NQy>zGrL%fL|EPa%P@w=X|?cXJdKTa-j}D$-!EN|gDMlPIVx z>7Gb7dd9RmH}Di*NB&j8r$AAbpn_)xKDZ!C>S^)N)TvGkXJaC%cQFc`gS))Bxqn{-R^HG@7nr)@Qq~iVF9U*5 zOzaUnlqpdUA>*oy>IL!l1!ZZsh_<_Z(M>3!lP-*-o*l`iZX*K_^E1uDF;B@Phjq_- zDfjE_Vu_48hTCD&}b8JIO_*PiLFj-Jn;20hG5^Ai*Kavd}CRffuG8QVfrT&Az zINBfH0muW>D?A1`_`km-pX6oi9V7q*e9q~2R?W{=vf}QR zf`HZaea+`tqOL|zR(Z|&0p z5Gu8M0ROY`%xQ}&Kj|3;nrKoY?-%EYTkM1h~%|fem_s&DJKl`&SwO; z_Mv44CS@nf^+?Bvbpccn0-C+3iKd#ad-qWgm@o58A9=^!he z1m*R@h1G2J-a0F}iG2X#s`O>7F9QN+h!RAE!E6gstSQo{T(~Uq1XTmes=g7QjEVd$ zseR7va@J!Bz4zoxp!r}v^emf>%x?+_+ph_9=Y>0k(0na_Iw=eYt8Q{-!tFxC4n zP7i~<&!#$Z03^lCA`3MT?@9>SK_pbHV6@xQ;0>fp95=Z5X+oI+6!l=1`P5j-OoF!z z>)6!sfKvYCVnh@{Y#OfqrGIsR{w}#U;m84IDBnTA{3M*J}%sx}-3*-!fK@oZCgjazIi^8Wj0$w8W>;l4@BdZP(A3 z)eFy^WEz+03)wcD6RQeP8Nz16XxjNYrM4{gr%2);?0FHM-*aaMVN$AW1kg zA>qL!sH4UDhtz_oOvIF|Nu<+MUO?`>dm^$ZP!O2jxR80dexow|3D}89iP>I zzL)N|Up!i?@#XW74po2nwq@CiL_P!1U?&s~nIM_&+bOHLrWgPd<;JIq@Py33CCmx) z_IjL5e-fIw9;hpVmMB7B<}7q)eG0!4Moqi^s#_Gcz2T zc&IQn!r%jlicJQBDz%>qdi86WXsJIy1 z1E~2@MZ7c+%GorCl-Sc?HFu_w!<&LWovWr2T{WKbG0WnNK|X9)VVjcQYliV!@AruN?T2x zpVd~N&*9#L@2~?S zBvtuSLK2Z>jGz+~gXhzD)A*ZAxG*4`7<$8=?XB+XhxCu~v17?WK)Jxr)`N&ZV{igR zM5u#VhJBtQ9InBjbys_cf~@_RtLY>Gs_O7SUcK9i!e+$;81hWuXwHXI)BBn&Z~Hr3 zZ~&>n%hT5XA{T7b=Z+xBy+A}}z!X&9ufjINLEUm7&>=faS*i!I!1@pn0{{d7GgCx0 z003W9ttjmP0V0|Wt7S6#G4F^nM=ekhn;*!oqRKcp{usIKIZB-&rjbhc@896`0Km-5 z70m#E0vLX#*XwOxOW#|(B=x2Qh+qE5PXlShK)whK3?L@sW9(Z-N+cr9?QCXkws!ld z!&+BcS{oGEX*ix;F%}wLr??pnhG)06T;Xt0B({<8@C1>yE9}gKO)3g3x`06l`7J;Q z0RUzM3~34g-w*C~@B8o0`@inCySvtQ+um;fwC!THtnIgD*IlGt;%5ScEyX-*gaV@^ zi!2cl1YiLL0E0;&O%&lH@Gtm72>~PQALRKUK!ku8fNyHN_LcSxg?)iS1ynxlzz&9S(lP(WzHWNC-^%ZQ)pbj{n7e5a z!oFYT%K`anl@->^f9tH-$I`W?YdbZ|-B8Xpy{*_a_2|3xj|#eYZ-7Ps;0jTkie@Xz zp%J+%11_p63^(gL&tIFuFNKrSMudTb4*hD91@omteZ#zmqHcIYQZ5}3JnZURmp1JC zcjK=uVch82oe;Pyt7m>)b-mYLN6)pg6|M1i@mAaL$QR?Or-G@fY>_|wg9ZEbqTlgg zEVZyAnA#ayw<2Z*H5D7ewrYST&O0V=qqa|iYmxu`chFNlbTaRE+IBx(e3L0lbi~rA zYN-+P!M-=_>$7MnzxCTp=<*%@EhUlqwDl8L+D~X{CB7Rj2H382Sj@wnK70J;oOY_H zZtnf++M3GhqMs6+heWtbx9%!pEu9_HyJHdppJqGdJ<#t3W4vwS4|f2gE1U^m%8K}Q zY2a42%X*Ntb>qL0Rpt$Kui^nf95cBnNs)eE*5w~>CDP=^Yq#M3^_u1wrB42R9Yg$$ zwNX_y-Yxl>X^W#@_}Ki%9IT^gtFbUfPRoKBK^eB0xLH{R4x$a)2*<#Pz83;_`Mci6 zGEvv4E zp5~vX*NQI$Zv`(`TbFv@TuRD8r8Dx4hb}zxoSy&xepkmXqrP5Yk**!aoqTt7w1G4d zT0VVBaN>=f+}xYGb^1Kesp9X_tfS-9w7ibfCAgN3&^4Xnui2^dQ`N>%xa>9b^7J_) z8pd1t@)uzUOo z-|Yx7sB}fP>Q0LY)E$K+s5_jLN2?r>Zg?v9ddW|Ayb3$6a41Um+sWFZv$8Wba}8@` z30%pT6~>@wmu%?BifGGP*fHmDmxr6WG8D?=Jd!f6ZL%=bovb*zla)lb$tqrUSL;X1 zS#?h~kJ}n6Y|^-&o3z*`ONy~n+d90RKWRv>-Y|_G?o3!mGE3FDJnNb;K z)MiB!CcJVL+b%01H7Y`ngKz#`@~~6)hGKbKqgMUOlUAW_$%3QXvWVz*vV@mi)wd3mteJHxSGnd^mZ?>vGxCMWqy z-$d+oJv{N1Y^-~q>%y`WTK8JMmpifEJ4?Y^NXn0$6VavG+mIyEfy8r=>>yP3?9~i^2H& zwWKA1SL8RqG?($k^nB_i>gumPDtN`bo^wykUC>^eZU=2d)#OOkcBjqbxi@K(rC%-H zn=xHi{MEM{?Q8UFR$gsaHZ;u8b3f8P!Ow|Ep0>n9tRxMlgya}E9V@IkYFsVbMkr8B zDB;B&6<>ji{aHl1q1cU=K=JeFDM{(K_n)-i1z6?X6=>Ghsr}P4sd^#adSKrjl390pL(&kF^azuCvHj~OZf?Tx`{+yH?hde zx_>aeYnPq4QZ~{i1$)Ff&(Q86_zrL2Jh{93%Gsw*=LDS6<#G6Gsr~ipoc8^L(iY>k z&e~0Q#5AA;|DN!-KApU^?#=n1$z7vgALFQUp^^(9fnykBE$8Wla*%t1e%8FtP3ieE zNrHD@bG&@sNUZ)V%-Zuj5)}R6xgf8Tmm+BCfAo5%E@N=lAN^}fxgrgTTl%hk>;T$n z%jXt1)VF`~tqVuR<5oreZ6%>s&7ty~ba2Bi&DL7#2@01f?Gnq``@?VhVDb*qTH zQ;xLjZ5ysG_mh#w7sDLqkB@o`-Oq1(BKJ%-U7=EvUHU4=b2g4#wI=*Zb(HHoXwK!+ z-$c^RnkF{RIKP^rfM!wYnFGE%H@NM=IxF`W z^2_#lSWYGI_2Clz&t8F|^f09ZK0^5xz%a#nDJ6el`3Ia5N{U3@JkiLDPfYY$|1vuf z+0#sQU)}dap--Mm#{FrZn;sukLpj28%wVEVDwhjKs;lOwJ=5(^=;P}%k;cII+7IXb zi<&wonmVcaJoulV}E^k&Z;2QK`~t7$T;tP z#W!=~e8f&wky3?un(NfGGgV03$*xpE2fAx$?tcWpg{uXsT z^U5h4Q?mWF9BuH!1|^x;A%1 zU4ioaIKDPfQoC&DuYiXAv!CFVIDs}n%h>2J5n!FcZ!C0?hderWXau=adH)Z(=<+Ek zx^-WD>J3dzHZ4<^M@7z{UfdtoMH60KN~(_!*_uo@+sg_A75iN*{ap1IY8$4KT=8S( zwuM87R)TaY2e`3d$8zm^&3?^x6^3$cE}O=(_%*Fm**vt?|GH%=o_f021k80xXKcO+ z!{ufy#Z~!_Agm0;JQa@1?Mod;cw;W+-ZWilm%U^fh~NSe5^?4vuQZ&$E$?g&Qb-jrVy$crvrm{A%)Y?Z!ua`H^iOylH|imi^rT&||u= zZk)DZQwYzjpc?QI};0fTL*sMTcS5k+*wm-Tg8a_|6b4rDN`|YqwR5md=jp zy90#{v5*s0w8*PiN~smbB)6=ZbmBeYV`~RVz7&tu(0hrHBjz+cLnwHdRC}koyQzXykUme z1edp(W&Aa1eu#$P$au^mvqU}0KNb(Y3aCAcLtbVv+glxMFibXaBcquO6qN)vFnt&l zz7~8}i!ZAndMtf`qIbm!rDt*NfvTnW>1t4*&}Yf{nolEg~fi!EnPJoH2v6=m)N?Y(d-XL zcH!qc^;>`iB9?T@jIT^t|CQ}bMu93BO0f?4PEbdXsjQu-lmKl~FVxhmqRtd2Cz~wF zOZMm8zgXW7^)C`%JYj>f4EgKcCw6koGE1|Z)16}Z1h$*AMbS@U-C&w)!Al|+l(V<5 zpB3FDJhVrld9d>Qo`7q?JAc?)^)`>ARUZT&Tei4sX~8>R*L#0VTRRfe#p-WASR#d| zN90KC7O_5j9sQ&e*`zugUS9&7mva)!ax9YNhFRfjXqGQ{>MIM%w0S2pu z^2~U`p%v@Eh)sBD)Vew@8~)DFMeIpBC|?1l{wt`cD}}}EsY20Tq$*NY_LZ#SuQbK( z$x+l_p^Cl|R54c?GX09DQq?iOs#)Pz!lH#Af)1!%QLW1_)1vRuhdSJm^oqU`T`^ah zGW{jCSPYeVit!TvJijVf`IW#TuasAel{m8dikOn!+`b%E`;}PHSCWd`Qmb~qQB(R- z+gE*x?ouDxQa}gGm|s1m7VL_5UOb7Rirk(uF+-z6OxHVq)LZTnYyeb1tG{l39-UY& zId@&?U;Fn?IoK)aw5l3MZeFy<8#lZ>&nL!7_rW!EVy`6q(%O2Vuh6@T)>1Q~qwhH` z{)TR@fjUuK(sbTlk|Cq++HEK?IpaH<$bY*)E39k+F5xb<8Arl~J=RG}g18201p38C z#a7@0hc=U?A+x~-hx}JLBXN-rA6nrI?qOcUp$05Za&x&H9hfe07VTzN|NV&d? zqOcU2zE*MvzXBQTzWQt*oYh;7EmwcksPj=cy0(xwiWD>1Y$nJknoGA6!My;YR*RCC zTbcE3Am@9;TLEe{d%>Q)ED_d6-ZL~t_WX(b($>w=Az{PJJj<|^)BpIb17sLgQP#Q} zsBc420?;s{aBcurF1D7KNif47|C6$R()W0G$Fk=BC$E)o{Z=rbtZm7MuFKb+M(g&X zEN?oZ^ynFsd3kQ zJ^pGD#?SoGH=CyZJ_vc}(3s|wAmk9QYhxXwZt!Y0*4Iz^-hVT&^bkSm)JxN#Hq(p& zOObJ!zIA63v7AnD(TC^PtcXo;X}e=dgZkf9!)}@nmyMCDq^hVnvZ>(3<`C9qEFF2p4q|&Ac*9iFzoQOj%g6akko4h2kn>U9dE9);O^WMLJRD zAsqH>j!R7jga4IIdFZoie5A-hrArEIyOBgC%_2`+r5Oadhz*;dp+Si@th_DLfovs6 zeAJIMv_;}#W*;hCk1pTKvFq=VxO!e1c=af3IzNNw`J)9kMG>up{sQuiUVO9jgcQIW z(EuO>Rh3|r##|WBS-#9QW|y7&7M_!@orfYrOPcT$^lSnl;%M?cD>2|fp$8CwN=_hM?!iI{nD5=-eWZ;8&c-OY z{Ngs{>|C&@>B|S|y}lI)vU2G~`~l-O{ERnH={rQ+xU|{6H!6akcPtXKccvgYG?{qWL zs)(|-$_&H9v>;*?Sr@@2Efz%sR7DX<`F|^LRESM*X&7wdLhW@lfs;R}Zk0}{1nQ1i zBf3Lrj;vF<16YA|C#(~?Bi)akVG7hc#Ji}=%!`H|Z9P{`WgeCCC|Q`gV_1RPr~lPKO>AF)&iQTb(M1_no=M6Q(98L)w zmXVEjOtx}Kn>&=4sFlFSm2eoe0KtrlGi4|m6bbi;RYA*)Bk{N^foy_HLx_U?eZ@I$ zS$x0Rb3q&veuSk{nC=LD&zA2l7AdchPsRf}Bkx?fTebf@%(;*1y_}(gIq48xV^j{q z?%E!XWoPVg#`8RyJ!!&eKqW${Hvdq2G)p+hxbj*H8o312e;_1nS(TzVb6h((%7P_S zOZN=6V8DtvtnC|CGKi0#`v}8JCryYc1p4DP z3vHJ?bb8108t}%-BCvFx*j_x|0m|!-f`bwBVDafke1l6dXWpICz6J{NbG>ilaN+&+ z+&fsk7Fm9nMHynE(tPue zkdsl&Fr`D4oK+CLJ8^yZUbT47gW}6PU^UCrgGS{`icz^Z5SuP12+p!C z?S1PPo1>q$om{sBG}0MZb4$;=Ov(H!(-!(D|qu$VT*Wm0h?H;2108CI9)`KQBf*PTBhxBb5C!w=#*pp^DAP`%|$_NIGsKUBRVB8bSBPwjky*4Q+ z&9c<{sIMs#G>xS=bazLlHyA*j+#R~v2l)`hKSKvYhIEDsv>7St4mA?$P8ub4$4q@O z^m8tx(M}m0l`(@y-HK$?9pp#WGbl86p&-hZ4%&PMqE%L9f^e9Dtc+CvMGUxx$im`~ zS-H0tyB~;p^$B+4_##ud?7ku~o;3eI0tES}bPOWS?s~6?pP-z`$6;cukmIgKn>L17 z+kCSD&`yAUcdTD|UzF`b2#uvq-6*k_Bq>q5Byp9Hr*)?g6LrT`3A;lsgMey$`?0H8 z0irHsW&OHrmtPU0+f1MB#}BZK{7Pv%Oz99@Xw~!XRAr(&R!XQlrIn~1Q&iMRjVt=z zSipMw9}Sw_?`J*AHFdrJM}wAmA{NjKl5EU4;`$lx zTe(v~8xEgc_pob2gVZqQGt=R&(Ax#UGMi8)$0z4uN7=QBwI+Oct^hg#Z}pqUXHL-d zZcPrKzi|FraQm!3*{BjPysD;r)6VyH{K#EPG`j?$Yn|%1?7#6i7f3-5{)S=@>C!!* zw4Kd>J&Hz|0o#^F3zJoWT9#Q3Mk4nWj_-c)JdIr4`a7I9G|zw5kT#Mwbkl3A=l$s> z>!|-7aamSoN=a{)0L&^9wAPMZVN!@eaJC9cm0V`GY|IOYS9IEWdwl$H&L7b!5lE27 zgp5k6ZB47gFfxudBR;dktVLEF|BNIHySP@!!L_h$i|JIpNYpVij_w|F{pH+#sTZHK!VZ5vZm!H4;$lfB}g4) zNqQ|#*U2J1aoOZq{W!|8=9?`8y@)(?!p5kV;I>%+TOpbNoBA!Gkh9j(w#_VdJ;tp zO8MEfG2>S#e1>s{S?!>cL1&Wceg_Q<1Ax6;wL+V;66Utu5|)_jTnl zX(TLUy@iNDX*iWxa5-ZBk0T2O>8|pYsAcctLI8sXn3VcD-1ca76+F8Z8g*iR5|&{E zWTXWFVor)pgNAV^6Y{>#{_)}KDh7q*v(JXX03 zXpsSvNP|FS;NWQX@VENRN)8%t)In=+$<7HN2-Q_j2lN(lOOwt7)xh?whpW` zUDt1CKd9~K4TrQcOKOMwD%#EA-p#uIZQdIBLWvTkQ}=hTa=rp~03 zb^T}&SR&yf{@W@6L=~D=_FPzq8SoMyT49wqqiauZG2h%r$MZ2E{X6(|K;!}8%QCeV zWmTCOX2)N|y1`X|kD2!As60^NsHjLbNYKezH*E`-m#LDI zfw-UzyPRBAb2>5x=%f(!=UZb&VZw$ zWxkPhMd!x+Q=~7h*%S!+ZZjnlozriv64XBf)&Xnv(&*_sFX~&1m}S45MgmZT3q@%# z+A0?ZuAqZ%$})vcV~-GObE;xS)*rtc@u9!J+6$ayo<2=JEzz!<{p6tQO}MSF&N~iW zeU6@WKDQ5u;hhkFE#1h7h-dFa=<+0~Kxr2gl@?o!6j7{ggopLfss+eKri>;m0l3JD$c#m7HtFKcVjfp3o-b|k)pP^WF=oyc z%+GaqUI3Y6VUgMfPvqDp2EMQR}tt8t+#-@BesC8*QMrm+7>7yB%PiA*;mM+z<19zsSZEw3@j^I$g3(A zgw&QSGoU!wLPBmpo6n2YM>uf@h9r1cIyN*{O0XRa$*aP&H_~DNN45Yavl0gxfhl-i zHn~l&3~O_7A&;O-M{(>p+Gp@_W&=>hAI9KH(-rjw81~1*g_8x-C=!|IPn>GcO|$`Y zDz33ChjMo&>3?56-mjeKU6!-I0)mV}%L$p6PNzEc*)AH&K0hkb*(uuEyXQZ@`;;{1 zU)>eY`2Y+Z=5$PSxz4_5Se8DGq}u%YmVdvs9mcu-9+ngKa~xBYpj0{|KO6kihf{rL zna_P@>;Ww2b7+}^@_(H1?H*=yz=x>c3O|>6jX-UZ=*~L1r*_hJNOl%f{I``J0#rzhdF7hJ));=$eLu z%Sz~q8)?+@;tml%m#OXCv)mp;DJgP6zH)0?fsBkCxMq~A`Oq;rdr-)s0vAraqEU)1E@=FhP zpPtrF8r67QIvp4#z<5W{5^6)#V_>qe{4eb$T5Dun-Uf00jUuQ$!~K0B?1<>MY=iZ!0y)RhzrHyW_f?j|3=o zf?v?bg6bj{>dV~AM4&@i7T?D2zv%b@z>E+T%>aM`7@uyeL$Q82`qS*JrY1-#{$lP^ zNm6sqRn?L(&$L+)(=%%&Gl|jIy7LNKY{q)&1@;(^^xatp8-dDI4qdl4R#p}A46(7T z@^atjAbu-W!J3Vv{SKp zVO*|O);4z8jDOa2Cxgq3sH1kTda$jMZhG*AJuCIrzY4iT+u8|i6R@lXh^a_moDsxm zSP|~ycK!fd2jhh9Aj7Aws$g!%_gOqjE)n)yi z9dvh=ZiY}2I(Dg#=Cf@i{H|3wNjmH#EU(S4v9Ppa`fMt8YuRgYw-@W_W_(%o`Y`u$ z8uB|xZJ^mBFRswIVr{F`$6?2ua?bayvpIw~yx_voiBfnQwK2RXjJHdB z_Z8v(P-y0R5}D4wN!+OAzxr0R3dP9Y!kH!G5?~xBEjyEq$p4A5QB`jhdoxlu#cSD| z<~f4Nwm^99y+rtbXx6Y&RMS&+b*YekdRB@h@@U$~%Ssx_fpSwop07rLIft8y>O z%6e*DT~{UjbrergccCZ=k;!qWgl~7a?Oe+9AbDfiQBJ(slTZ7#gu^?jRL+x)ssT<` zj_vDYEL$@vaw*$YG9nC1$Vi0-+}#dR`XyvhzrXK~eB)`+XIIzs;@{NCKI@fov8sJd zmi^f%By_cuu$x`6*b-|abB>*#%k0+s=2s>Wnw&iwv_c) zW1rr2-t=^IwYqvgidAv0QAdRUOZ7P@Kl4AG@+9hbC5MKjUfri^&|vB(bNDGjMDkm@ z$E|NM>l}F~%OWq&wKbZ1Cs_srLQAN_I94IHL!q(?@sd4nH63Rpm;R4S3(uhSTgo-F zUo9c3tZaYDy4fX6*bHEh*2eEb=UiJRGd-|j|G>G^&~Gs%-dn*-Z}GHS2IOiZ<39ZU z+M*`lWy)qM)MT@TWxR=ofvLbES(xpgE3p;USczGLVHT(rbMV5oPB!8$6Bs78`q{Cp zQn{(X{a$wr*9v2)5^V7MBVR0sO>0n5?6l!EEx4p)yp@&H%Y*#vSFqv_AXy+uAI1y7 zJ^xr5=0{GvwWOjoU0j?=L3U|CUc94d!eS2fRazA8zCE4%<4tdO@u}A!$;zrMp(cZD zRr1C6*HvHny+|}OOZO+z1{~q?zGd~KX_wq0*V68nw^w>ER;G&oA5~E?PevcFggrOa zxF1MtsRwTjUQniBhjqQ2y}hKiVO<_}OIBubE8GRhf#C3Z#bnHwG24uhi7_qoj*#)K z-PG_a>icyn1&pLolKV<)CZlW5QjsBG(Wv`T^FR#8e(J2XXzzMMDAh4S8hIY!%1kvoYhGf6TJXO7Qb){Gl(`5C>CHUZ$F>aFgK?)1>$Knw}0VBY0 zIVZMR7h|L2qvPlQj#tfPTQKJE*cpCa33R?UI}nhILMpGEOmK}hMmbgH#usBrawoB7 zAQPNbS2Rl|;1UAj<5~RKjS1Qb?D`6-LF?v8TC3PSurGCY4c|(8=~A-LK=ty?9kYs`aK4HcKDyPfT6HLREg~jiElE^ zyxz9nwtV-pCQ=`E?8`H%^VB{`?qdmIU(7GS_61HbUgwE_RW2tFiP=7g> zsq_1DR_u+}mdGAOck49D{$0AL+jK3^XBzatO!~&$sx1w3FIgpYiF^ARt^e|jk$ymZ zBnnqA1pMK9MyF8syoHib@o$%9@OM1?UkP4bi5c`1B?(z_ZHrzH8DYV5O533hSX5j? z0BZ9$>N#Dqg;M+_6nMjcJhRpB{~DoZ81KoZw9C305Vw-%XSkAA+Ac2r`uLa_yKqWN zNT`5n&0Rv{&PeWx)pOYcZ;O%3dc7E(zp1oD za;Q9nSB90Ugd2PePHn9>XHWyH>a*r{3LHkmtr|pSu7cZAG)~dBV9;Yj2;0BaxgxLS zXg`E)ihS^0{0$2fr8~_Id*Ax7$|)(D`iajfILZAFm32>BSXW1k?2X%1Ptm{+LdvD_(lVAE& z`DMcB3X6Lf@p2fdWknV;$uTzyG0T}_ayziadE$g!6!%w@-3m9hgetkLl=p`QKL~E? z9CL||fJ;Km=|!4CrdV5K6dyXl+-9;62ve3q@H-R)Yrawy)?7l%H=>gN*{uCx3qks% zz)$L)(m2mIq&eFZYN+Fq5@;9%O9?GY+7%vPG7wurBvDzOj33Mee~59+5)3$}VO8h< z4t+7%s4eATdG{k+np7CY;PP)6+fz%zi*A;-jd@LWW>pMu2YsJaX2oQIUuE>{fI;%A zvaPlT&{@?nCHNwAcpe%$^_pyd_BWGj2X24c#t{Ktj!a3AX=<^?Fe$(PxXmoT+^d{* zRIoIts+G06I&XbgPa~-B3leVY#NEL0A3+1>ECK#c*I^ps}c78 z9mTOrWVA!F{l?p_0OlzVe2L~_)ftC?xNPGrk6eE>bhe-4Y_vD_Vkd94XZ*5;Dh0<4 z%3na2I|?;KAQV3rJZ!&*mI2u^mx=0Pc>wMuInoM9*M)iJT1x~*QCD5Pki(%C0S=Ds zYb;#P=a=+wO|s|`P!e2M#f)4!$54c12wFl|2_!OpwhSZXSmb*4C*j2LFLQrO-$*{D zkAvMYT}#<5A+!6J_tNca{LOawzH~Rf)^8P*_yG=Nn4u+?)D`)u7>_Wp*d}h8Z;c=w#FVFR_ zd$_Aa-O~Tu2v=`kuW<{By1nhj{d@J0`{OPWb@25Yx9`>Z@{QY1)FA)H&3g6l^&7XI zsKMB8+`m@>sW)yfQ43$aalKytxw$@F>TRg^`u3`8t@GE4Z@wBV{Xpa)8u|odm!7eq zUq-rrx%-^Y$PV$Yzulq6KPB7Rp}8?8l_XkMH7U$08k_ln;};n%Sd5TG-Cbz1F`*a7 zWOZH)3O{^26e1dyG!P~9_l-zIERg70!a*KDsjdu`f<#vmrby7y9tS6E=>3hB66Af9 z=ZQkHj#A9jG#_B>!x~slbb3-mhd$iek<9%SFK?xtsW-jT5ftTRcDlV?qW=7;p zCV&v39y$B(NX1&xUI&x9>Yw`OpFQXURZ%dA=v*@3DMkjC8JoW|nSC*dta?^Q0*{qA zi%*e)zdjTfmn?m~!nDQcedA~$#R+epa}t3j8!vBQKc&+kgDLyfw!yV0-fo+fL(} zB`>twXNf2K?>Y_7Mr;2;8grTsOr|-x1Bc6OYZf-U{C0_cwt-L_rNGNKJLs|#@L_DR z1iB$NcJ{Bn2)1(<9`)N9V=O6nNOp!dcx3C{8dv&mj3kyP9iMFP;*`$(N{6G!nsJkW zCCDK%Gd@qv-a6*=OkK^c>jyHvHf(p5?&vi<`|DAiU2A=2Ukf)!=!WoZ(|(YC5b271 z)ALK{2RQ@)J0|R!51PqcmG7j?+iTQSb{M>Xe(o2)7woH2{mgUUa(XYRlJ4$>$LJ1$ zN8&vH$@!R#+(4{Nez0J*eEY;|Hq!Xaw zcF5M|q`%+Qil7X#$DHpvsi=EIegV9@;a$%nkrg!yHJ`8=?CozbC*=U}atNygwh-?|QK#i8%EE^war(dREKgtW2 z#{%vmdT5~{g)UVN$7LA$%Kj9Q!|QDAZEF2fk6$!SlqLBj zF!QTj%p0DJy9OTR%!MSsZ|Bem54t`QH&&gXchS1^9$!Hn9Iq}4vv&GsN%#KxQ z7GUdc638HOhVxCZTf& zEyhiacsK3?U*O{`p&J*W@M!D1o>A``5A|8VsYa^u4J&GuT*=%gSBDUwCLu@bxMn~o z{Ah7nriNHS(Xo_5@DI>Lv@+ML*=4k31l4*KZlH5;tAy>I2~wS z2_B+YKX@+dt4Q)t7RZeo>i#vG6nc^2j8X7b$T9%-+A(2{2EVdyEXGY6f z&(+McjBAFvDgDvS6`ybvut5&epq}y5V0daEbv5>6o2&6sq{aw$jYT7gU~z?jRK~3q z*jDtEPayKpq=nJ3boeshDbmiWnPZa0sP^v}@S~aO9}Z$@jEN}x@m_};qJMJ7 zW`suOefddd3EPz|i^Zl?lEx=q4{WS&cCAXjuBT4B*k;*Bu>w*?;ZpN=c;TvP<#* zHYh?{HM?Yu9>Crg`-?}!k{+T(JR12G6Z(4AQP;V?k!fsWCg&h4#X2^N2%_HMr?qR6 zw9&)0YOr*pEvutq$wwPf3ZleZ8@PxgJ+?N&%`GD{EqV-#&Rud}gDxvH$_*MG9|$r( zSu|GI8FMZZDdj6h858En@Wx{%&*eOS{uanOJ*ZFd{+<*aLLRv2Wm5E+SnmZ6`?w;l zSY~j{W>43XFoY}}uw<_BIu0Fjy;+k3MQbeCqm#TJ*1K`VgN%K)4}EkjX(38+<6NaV zU?;l|cs#AK^~)TddsCdP=fOdn0Zlwx-lIO@KdJAjNBujE^^C7tD^2$37ix!>-#XURPa`h3^dd^74ZEl8s9e z?C@#(Drr^WC@F1eczPht2|62@SSe|pBWMQA6jPN*36{`7 z1H}1#>F42@6R!7ZFJEWj>c>K7`0%nbS#Gf4_ZeIzWQcn6cza|dQb$^{dB;!@!G^D; zuRe!2WgBUE#@gL=Ek<46stQS;DYFAM&RC-7hItxKEG2f37nGg~<6BA{eLY>bM#Y|H zI>6ww$;m*$dqB=vQjd@Tvzmv=cCZ{~g4sk08DPXH$7T1+I&*;>j9d%6h>4N_@e|y5 zgoVfKZSCvQP8h5JOE?S~*yn6axdPi|abCuAGk1iqN4liFo}uJdLQt|HZ)#DUqn)jI znADjtRjQP_gvE5nW%1u?z=d!vUVnp@rd%rpyBgx%x2gGv&l1J&66eB!@Mq%R?qHuC z5?`}?6zH%q1-%Vf-d0!;xE!i7Q_Ec3tFYY#-9+co6@2UC{Gsa@%t9k)S6m1oQq27* z6t>a5F(E$2Y2(5JH(7z0wyxdCt%P!FAZiN9IW+BuimC*R%pJT13pre9Rcxkf!-_8! zI8Z*FX`|&3w9c}MJIH#0#NtXVp&zWnifIML|1wd@>aBz&WZrj#?}yCC_n{Nx*({?v z1kLqUWk;#`BKai83YFxLr26cy4Tq9Yfr2Hogwg2Zp+YzfQjNiYmRvA0L2bbs!cmUh|V~fa0!6JYv*!|amGo`+>DBZ;{-+N z;+u--%@Wtbjb37)08TSz1uI$Q4Ne$`We#-_yTPY~n?YAjHPEo^l^VV?Xl6f0Tahpc z5i?+7QQM(POJ|)WVQ8&j;mga>P&z82kKApjXir7HNebWLMA*g3F}Z~(!W6# z60)>Rzd}_#T?bQ8m|FM9IIIE!(?c69Y=((hm5p%B#n#evr1!#c+^ar6y>*Ltr+B}6 z70lP?gLId{|5^XT_|8u=UI`5&UJeoY?Tynq!BIo)_R`@J!z!U;mqV6%y3kE8@PdD% zb~NF)nj>@RdcV#LU@&XO;W9&xyLJUOhREA|eGyPjg#B877Uv*Yo3!hOTVRsnGpf8A zu|#ZwWy}QZgkh?YtrL7;aa~t_lG(h&{BQoP`vA|nZU$izIw!mx0x5c{-Qt8$=T!7cN1zK`s}}c9#Z`+IXIG9n?uW zTbtHVvhaS}e>}_2(2%9u>hdNg>BqmCVF+97t4-Gc8`Tk6LR3X}NHk8?gY~)U^>XZZ z>)GSS<`OznMhT7RXS1vaynXOCT4Bx&16^gKE&?{${|uudWzQ1kFrji4+D9*6x%Lw0 z(vg?QNTZ_X(&M%CaX5X5RFHMomf4{?LmC6JMB&zPfdQ=GHec>LJWwRFaRzb)czbmp z4Efyqq1#{FFGQ>Q_P>gg8UgQOI5z6sR2m=|?)?w&1iT89>I6!imB{)Pu4gW(Aq&U# zIUehE<69f4j~MaTFs6k@2DS*GUn~9n1ARkPWWL|1!b>Gn;aX#bpQ-rLYm^DcEKaQC#8=ZzX=8RUE#Y> zHTeD{;-xy_*xaEcoh!t;nV#KbO~9xnM4Edt6byv|M%SUTi(AVRKNLy>JCFfS{1p07 zKXkwlKM3Re5W-166bKVTRS@wZ5r+8C2toW13H|&FP*Bh;3x09ZyC zgK1X8&Wl`Du<%&xYU}s4PWJusg5d~Z+p>_#2288NVvU^OvWgXJjM=2K=2bJwSJ;`9 zqgjWkY0*mowqKpBPd6eN!LQogp#hZOO8U>u^8UvYaG?OvD?0wy_4id>CY_t^dSCE*0T!Ku zTM*1O|J2GRV4x6Zp=!+sXy0I|$C>}Zj1K)^rdjY*30nBtpJd!8?C=5V3FLJ}jwep%HBbNiqY!_ez|7#Ugz!HhgWO5NR?E)U>`;H&UumAWs}ee~ z-zrLtx;%1Jqssen5ENU9!RdeeqHf4`(*7k_Hv>OeRvAqv0n zTfFqv-3u;lS}dR1Rc(wtaJ#@DEk9F&j!d) zRRorb&pRY%*9>;-5NlJl1tZm1M<++z_`CaMO;N?& zP0c&wxnX`96zviu<`A*K|HtQF1v}5>{J(!WJ^4X|N({JWmSfe>us{SYlq?L`v{c+P zg)S=!;E6LKhYp4w6BM1lY*f$lK8~sTNa>i;n(e78-wozgRTmLR7_8E9ti}OUoH4;G z#%7UfxBb8Hx@7CnlVrOIug-SP+SBkl1&ANhxl2-!dF^$T8yUkeJeS=x6I40!n&AuJimZss(_S z5l$;-0RsKNYC=q}gqTA{0C5hxShU4yt{XSKb$hOZq4xdvw(T0fb$Xh* zMI@XguzDrH3H13Pau!nb)668;a&ff5%q%al85GD}#qS;|0TLP~z0ZHj$y@O5>|@iI z^!e4S2p|PZh#Z~f^G4X5QGTdQ{(9KGz^78X{K{R;&P#T!>8mdM??wzXH zmI5dmR#_VgWMknuj;J;!YGL*#3$> zyF=ZT@_W^@F!7 zy~3r07q5iVObjgN=IW z>P9d9aYS~QdyYr1gg^*phpWtvKjs4=%?L!6P{UMlDC_~1ToTt1r3H)wS2_kO=L}9e z;BRe24pn!muJh{DTn(fNRgq?pm^|+OIpnINd9!l%gS7V7EO&eY`Xw|DppyG&25x?V z@Dd^{%0nf+zF>0&GX|;|$jJn7OA@ks^BBv(%7omNEZk7HAmb`3Oo+&gYb#9+#zs?q zttGR|fHC>0?&+y6sxc47-4hKAj>>yn#gFXp(N2cQW(WtU8x$fC%z^zw8}e*D_|t8O`~7}zl7 z#oRbdXjh5aGPLo)&^SYUv#PpxOR1neQ`$Zd?h*WdZ=>gd$+x`Z$Y~(M7uJA`!7&hyYal zdaW1uk0VXRs9EA7dByp0W!|n6hiA>a4O8nDy(O?y)j9cH>f>z6lL?6*Xb~TwQH9>f z)Tzkq5Vgk+mCn87UdTg%Fbt6SN_gfF6>Gw9p>`EA18Y4Pa;C}fZOSy(n^!_Io>Cog z?CsD_?yiHGu+v_{p~Tbm{Nqll$C!2m~`>5KD%E z+mdb5^#u8&@FteblL#nFNP>)dxIkoP8y?W#*MHzv(LC@6Z3J$nMP3( zs)4)?iP+AD%sMm%@;XF2_bf{eH;k~E6~JLrmB1CjE&v!mm}?T}*EJS2F@y>{uN|`N zQjl@%?4LMUA>ewB9KNr+VAA;`F)Q@ht#lNb_@uJ$!FtcWhM-%LUyfe4JTvxY5yZ*N<{Ktx-6j&^HpZh z4z;i0c`NHvKX}ofv2Xsmf;{le*!_jrbwmCM31MhbKT)M!fd{-2@U+8$;VcwYHu48$ z%CySaTEZfwjmX)0EqPacBp;nJfbxcIZ`*+oh6@Z~5ylzWOdW_KtHxl`Eyjpm4-XR6 zII!izB=RFX*gPBVxqSbOb7+|HN)8dW%_n_x1$C3kkgtTca)+t;+YEwb;hkVWcE!>| zBWwe<863CsGh}`$ae@^L;g@xcAXlqnGlmn0ix^>s&3hyk4AdstOr3X9&B$8uN)8#) zz0u!L>DZ)B&98*6a#ePhRmCk%RI(2^4h#XXtz9FNU~7s6=6n@IlRaN7H1SkxB@h@O3CF>z}dj@H$m~s4FL~O7h6^&I7C^ zu5DQqQOJZdEfc#xB_r73qIiy{dE*-ii4$H9jcMm^16u@&Imu?}x(JIUM3~bZ<8;m{ z+Atju5CZ@N05d~GHUI!$WLMN-00lM`hnBK?=B2wu5*#%^Wo=TJ10wqZ4Ss+70YCzg@u*Eur@Sd$gBX`m&U2Bn|{OE=Wgw| zm&Cg5_OYqF7n?hhA6or zYo0dgHjcgdIIenJzF6nD>$+_Aa!_$E8|ATfnEY~CFk@BsWY=zzhu@t&lbU+I>)~V8 zTEpts^Y`%FUGS}z+KaTY5mQUch%S3-D?zYO5oVA}=nl(s&#sWNHI&~iFE;WeGHfUi zq?#P{80XIv@mVmIJUv(#UBVFF-xR8OI|7$n>ZS3~;6y=`ZPqaIh z_u3zS*h30xJPN}?k zZ1NdWfy`OEqtb2tH1X99*COQ$ZIW)FugaK9t!4BG+jWkG#Ytw(!L}?MO*k=sa93E* z_9A7{Mo34=gLltIFbSQ;RAg5d98SO~aO=x{^25JM&Vi@=Hy*qUH*NhtOW{kj zJ^d`RBr6@~Y>510>5LAvjZZavH>KT1C`JaHvBO{~%Z`Tr;B&sOFy1LC=l;X~;N?CG zQk_hMWh@a`HrP}!Lpe7|(-P(|t#>XtAD>t4gVrbi!u?@&TMUX{dUY_!SBbVRoHI5V z7|b;=GXgC)`*^%C@OHNLo@dwDw0YUEEg+nP4py|0sa)AHaxMIR z{VhqZ?aqI1mwe*fccA}J*nw#NT(dMVzTP1V{LEPz0GJ*~Sf7XLt2as4TeBsf_*^or zwGz62eAoLddKfj7@s5}3>T}!qwjxiqPMErdds#w^Or54UUvn_!t!*s0B?4B`9&w5HwBMaxB=@dBfflBEyb)0s{xYX^&dV};3!cD-+wyV4&+y*1 zC)`o}DK56AEmNe`HZ7$)_kU{(rMqb_eZGe_niA{Xw(xE4tJf57Iq10ZH`6oPzx|fu zzm#78#GCAPcuLoka@@M{H;0WVbLaAq`}<4)S&X&u3CzOD;i)=ic_0Enuxm(^VoAZM87XLZ-_ehgLzi~I>=M&N(Fj_)oL{tT&J=fuFWA<~_juxI@i-uqS z*zlNEwg8d2xz(Ola9TqCA@8xXtkMYp`0onTH86p%`Q~_M%fqt$lu0UHsWxsz8VDSh zP^F*ykox~Wwnu${J%mJKsu~WS9?sxU!}L+ynltIHZt^Y1$)8M9+&5cO+crzL?Os{Z^jV2A;&2soSX$1Xd8!Yz?S0R%vr*)*`ir1gvk@Rezz{vtvPSn&?ar^A5R3e8GGNr#> z+Iw&>JJ}ugcpa$bdi4o(#D68UOX9!!e~MHRM+AnzC1v6RQCaR${I@3((j_cv&K;>&`snE_3HPPjT`R|?!J$5AtN{~ zFB6MooBVatCNJ`QWLP&S2)rs|%C6GN=HQ*UPa{(}cKI zx+S~LS;jD?CgvNsJVHy=Y90=UuXztb2)qFL^{sd!B#Kida2N>PpPk2i6f_=Jf*!-C zd*-u65P6-JvvKz9_AETTPpgqMRx-;6%m9b=EMIC_U>Gm!0@O#$F&y4>1{WsX%Q71o z+Ru-lEa6z>PuOBFEujE2GR3PNe>zEO!0ZB+d%30c(T4&_wT5WbjC4$~nP&0x(UQKN%@U*K zFjDTY)Ta)sWd-Mm&7Dr2C9^epoBm_LAM+imJRJ|2QlE2{XQa$G-r^?kW+Qpyx0k1k z+KT%A-e&&XyQH=1gR{DKWZtcLB0fN~#AuGafgJ*zY&#^g`%C)NHSzVNHiEY^MSYpC z-FJTqelzJt!6{46but8mS3+*;&RY30sOAc`@}S0y6|QIr6PfMTF&O8TDs(zS3rY;m zJ~m%hr=<%gnzzc8JbQXkcKRKb;PN5)l4^WQUw~oo^0V~4v1$m0R?yMttW|471AbL` zSk2LZzhup8rh0Fg{V6AKL)25J-H*Qa(?U4@_0sMB!7qN|-oK|M8b^@thp`wmOdLUU zg-b8i^Iv{oEv-|x6Q#IHUfj;Vr6t#qX;v#ERM^{=P0lAH7Q-wnUx^qWHylM!0{d0! z(t`uWY3X)e7|TH;7c)s3GrMvw5)z%#m)wQDR*cum$zf<&gbM`C%|76y;f(!dm7vVm zmBxm5+IFF#E-jQthOr8qo__K$>Y=z$g3%9b*To3^vmdG$h*TD&BQQ%#fg=?d{6K<{ z545nxLtXm@*Qi&Vad!GEsaG?u^3dD{tt|$;PGO8H^x7Z1UQ(;`Z03WV!wObycp>m57R!e z5CPx9C$b-P#VC%9{E{Xf30bXSw^xNoX^hko9p|;xt1kS^g-(%QE7DyzXCCR-IB@=& zk_uWjuEzzwD`?EO{x+Qo(}oVFLEqI6Bj>c7p%ddP6&ZWM!&l`TnvBtsC7$tDl8#!& zXDL7u=b>5ZS-I3O?!px})>AUA<#IPoh8J7zW86}|*O?OfuYVsE#iX^2?~>8#Zmlfa zwr78r!AN5)m!e01*PIPjEN|*$x|XZuWGn{}aTTFEl|;OwgMvMwi7I=t+$q&levHz> z>&x8(*KHU4arwBQTir9uspyxuaMo{>+jf69S4g3|CQJu0rAuh4a^P*F{Bs%N^sn4z zdA0m%>r<|xRJdNSK(j!Hg#Mkxnk6c&fL6ZVtP?F zxlV60er{TVt2v16m*TRk7brUxF9s7?rp>K%wk2UeV#Qa8*y_oI5Z2HQ%c)D6mUxtj zD||8N=9bk%(IJ8n4@4NnKr{;e!mwamma35)a)M-7{_9xMFk_URIXYa066|HCVFNwP zNv!3(NkeSXZ<35)*>Xlxl#Q?UR<|Y0cSwx;l6X^rQ0Q!@`sW)zlaI}|f^#hGPmsJ-yKP7y`v9lS&$lSXL? ztKJ&Ta8br$Vg>@c8cn5jGlx&KUfpaomJ}wRY})i4tPt2}EKQ(Sqj8vFSRbF!4;1O& zk*I=Ljb@S!!o$pHEH!l~)=F=LS~e~D{27q#ot?1LjN|Qu0O-fYo#8@34dYGr&pZ@B z){2xvozYs#?Khk82A4gyh0vBcM*FF2=4h(B2xA20SiD+bK{o6d@8ig!fy_v)G*1v! z*1J-)wlf9SXbE5Ee#Smf%xDbWxn=YaP+QTcOqbdZWi$iXU;Et~f9^qwSo!pcWn-Bg ziT>YW286$if8e75NH4J;z4GN}G&p_A(oVr2pm$dg3&HH+iX$YmQj>B37TH0F{V6AK zakvl@%UU?&XuoJ8#nZtrc;fZSR4f-khI|Z-z+htH3nC2Kv)GxOj4~4QqTm0}Kct7V6tkq!*QIIW>xx|4!|~GG(8faR zsS?PAOQ`ZQajluVUctYv%rC)imXKt54;?#eTSR@U@7MkaIlJrbB_z(4FMer?JT)MV z#ZnwzQC9X|Rkm??x%!=$r(jz3{Qr2KtJwLWTW9pH>KFgvKStFhB=x#V=w;%J4cfmc zFP7G3EMq{PTh%-LzRd4EE#s80?2V48Gi zQDd}(LCm8@DR4N9dZ?d;4k?-KKM%pP=f(G}t`|Rr)<`ThjV97aF~aJf(^=Nt zytUHb=GJlEPNTnMi3jM4+(iPk>-PYFN%!Jw#5HF@o4!x<@j)0Jw655|^`|?C;OmZQSLI;zY_YZ>$-ePw~;AP9@q1&*lk*K82Z(k zx-{BEui;j{#NL$r&T~cR|5mZZ2!IjjvEC9d8NWguV8FABx}sP+qjCf}Cguzym`b^< ztDAbwI4x5G;QIAXr@K|N6G&99`+TMyFXklc@si{#Ku6GyG4BE$%Tm+AV3iRe>xyzs zv6!Ns5EYCm&Nyy`Dl0EBr65j=5b|4l^vE) zRb{zmtySzW_GG=5ErzK1=qhMZrg-_R*Lyw;sl|c(DxG-RV{jE2l@%h)J)6i;*6TAHAnXRLuRF zm@1CLMd&*=jB_w89KdyP6I$L3aE(G?Pb?;Ww@z8p-MTvYgqcgj&n`Q%D5Sm)oq&S1 zj6oF*5T5B-e*Gz_Ye1QGk*@@fQzdd3dZ-MvqYcLtB^_8hqw~@?-4=cpSqH8di?`j6 zSEy6;eA>3?hz^!eq@l!-^^I|VT>h8+^5;y;pk|iPV)lsjJBXE5pdUp*D|Gg-9>Xv3 zaTTFEoCuE>=04xfnY^DpHlujc0MflVL@t0=VG_5MmpYrsX}`-iNMj+PJ^X9-yT8v1zdu z>j0YmY;x_pyN9E!%G!Oa6P|ze9w6^=@G{A;!OF2f;lj<=GeN8@9&^TOd4ZRnj{8^$lQNJr0ZlTpHgh;ILp5g6e?>=u`yQtK%Ersq zuxBgp<}pbZv-fM{iW+7 zU_aNn*O9f&f6S?4zfwlI)FRuD=ATb;mYtJ@TA9%tGzI}+T+PwaOE^x80ZYcP!CH@r zf}g_E?ASIf4H^e;-fKbmHuzgx3`(j9B_y+?CtdmuMF=8NTnO5c9BJB&_lkf!N_Dz~ zc~emPy`$k@@$E9zUNQRDaXq}%Ki{`Am7U4nyw*&4%3$C1k^?j%!h{ z*1iD4D)p}w$LElsewOD*xdKje3l%#(pr;Y_MtnhJj0l40NEvVh&uX>gZ#or;5JVP<5JX7#K@=Abc4&8pB*+LsXpmcj zNL#Ng)^M7##4KLgdg+A?36aBJ%~RGUwQUocunH{GUNR>ZfrreckZ})(l+{y_O=hT& zI7^wGR1e4S9m47xCX;%o2TH9{Pdm~-QB|wK2sHiF;Uh#=i4cfF?IB1M9)gV`LlCVofJaKmUj0v;nAEu%Z0MimO_+57UDg$Mu^Bq1S}`2+=Xl?|AwPJ}@$>E+Y@nf^ zF0^nimGG%+H~W=|fMZ-o^ULNUU%kgkJ*8}|^|Vhx4QfJJOglR3nVxVSE1_}Z2V+66 zYRO1*-}8i}L{4dNZB38Gp2G?9xkdGm*lutqps$UGz~8+J<+sT<2yy#qMEoI=U(mV5|t9xB(195Xrt_!WIu z{m3f*82)CCOFP-u&tvu0BT$MJY-(9%<04Ds)&>*v63wt>b&V5XxRlYL$#Nmx|FvcOK1;VRFWP!wE3ECT5UolfQW}-qT zBft3pzg~MwJ&fn;aqR2u;pg?^TKW#Yi5NZOB+SY8w_n%)B6iMTcF2IB5U~E04hiPs zttt@oklt7CMU{iH^7U6R%aB$49Qzjf4824dc9d)yE*k0D^=-W2#jSRS$ULQ0~4~9D>j;4(&joQ3wJB5*w=?bD09yEhB#J?;k}D|e+7rZ zo!J3!3SCC|2LjR#WTUog2vz`hz;m_$|3soidYP9 zc?d@M9;zXJhpd91!qWxqKb;22^8W&`{;9t?R`<{4Qrt{+Y=-CVb!}6(%DF;6wSSI^6L`-9Hz+A<=TR+U|f1NUpQQjo(iX}-1SIIorGwoPs9&fWhUlFIusLxdu_BL48 z*>h;v6ib^B+qN8k!I72_At}l@pND3QR(8n5>`68#s}A5mb2dzjN)%d<69qHCqC5Ii zP~bn@z5D+MAnBXhegMuO599A<(z?GN(8Kd zPbqM}ooa}3k!y{z-OH!dPHlf!_OF1FZh%|%%PA5)%o5tncT|UdO6bNWuY{xKMQ^?B zqO^!`K1+e0_fT;a9x_|T51oZmFiGq5FXoNhQYyc~|@II{pA4G&5H-0B8URFXn&kuY2#>->v=*LZ~lqH1P%y{EOQQ z59Zi3;w;)m1#)q$+b7YWo!*zpxYzdX8Sbw)Z*slfJO|%YXiPEX$9Zl%bWBOMXE8Bx zlB~UWyaf7c{C*2og4o~@o?t-$z<(e_001%rS2P9y?{Ic^@BMFg-Fwl_+1+N@&vxf# z*}3J)aeKSFyF0};ShSJ_wi1;FlC`uDB#;ZxYX~g^0wr3)fCZ2iV<7|-ek^~IJ_(_5 zGJfW5)AGQB_Il^ud4b=w?_NFb_5Mo81N7Bhec6Q849pgm^9;dF&I6*AFEa3b%9k}0 zpZU)Lw}f8iIbB)6hwCpd-#g)b;z5`AZ#Na?>*bW0D0@%-Gt2m1P`6iQbBF$J5L*1_ z>lN{r+w!>U^t>D0KEzI8CFJ_iz zpKj&2LraEpXKj*lXYq>WUU6%DzGL$Xqk?*>1VGnKcY9rgYFlKJZk?seQZE*Ez1-hYec zbHL?)7o5*bZeKovGZrSL#H+2Zy7a4L9uNPT1?-^SnhQ!L`{+m?856 z*#_UFR^_s0;FAk?Z&@CxsPLcA z8$zFpDih%?==r_u-Dc(AsnS#4^Q^ev!@CG)^YZy}AezI*RZ|Y+#}V^NbF6QSOleW* z1%2-wpL1IsKlU(kd#Y-Yj4#v0J&_=aAa_y4+&+O}ES zJMZ4@^Xr!P58myY5S<`o<5PzI2v|J9H)@yZ)k0U+Dxp6SAwoJ0o)+QF-0Z_w85i~Q za9bL@?gFUn;57eUg%x@Ch{L9Ua%L2=gA*>FZEJaN{6qTcm=or2wx-Iv&ATK0^Y{+g z!P?5b-aFcmf6se$t>XH(?8NK!1=_zqOzIDOw~OAgcUg1xyhRl0z39g|HQ#Is0hUg_ z&Qk=LI}8~^5m;Mj4ihI%p>NB>zqf~yea@?u)*ahyo39~XAL#Ab{_JT%w79m!BYH6Q zKq&*;W6_@#i2~X1J!L!AMxix}U6@jE8;LusIBHpHvU-Q-0_^;guxvp#GdiFoyts*i zi;~BORMCuC`Ylg??4`Y1Wm~4x*&s%(*Vb*DU8lJizo%)37`h`NxDCkAAmtJ*z!_WJ zyKoHd?l2#7@#l3!3W$Jz@9Cd25>##5>TBf2srt`EvyFS%O;iP)mS2_TWi3?rTD)#r z{QC^@6qH=&jTVbbId?Olp1ayNCTpy=fCQ-u&zFT z{bBQ@Fe-^s3w)QJlLxx?n-83~^0>D2e>B&cXQh7o;}-74K)xLGU&E}UIi}}d6Z7Zw zXE+9j&~Ha&bIcETrezZXc42<(RwUTfRa4v<3Ci!@Q#7rj~a(UT}2y zEgsFdi8_1GN*~B$9{9geEuyHYJi1^gM(NC#Fnq|+ozeGw`-+xp*9?~?%paNahN+$> zxXv*e>Z>9rzMJyfCZG3go*FGVSBCKfL$V66+IRwDnX*INyoF2ko_8xyr67=O1Hx_U z`NbWYWBM1r1TDYhfKp!n`YoAbXP^p2;+f4MO}qBsjA=wTTHz=k&~Pd^=o>a!AD7^o z7nhwjw!<&n+O}NVf9}JS+14%I6Fu>K(t7)s{S$ZJWkdxUC^J~9nZTc#i`J$))bGyB z9wmFVGxaGoHfayujn(>I-fXUKA8y}Thfz$FnF5%av9tJad;D!n9z`;-RtgNsg(!W} zeCn{73WjQCIe&=2q6y_W%mZf8+!379zwkeWMS1>y%Gb+u!a-^0&E?h2?G*~Nzj!Pg zz!Wx~Z>CeNlPqUz+qL^s^&pH5ArBDH>HB6M<+oH+E811;9S0Nl)W9N1!Y05ND)VyI z7}TlXKhHqnIsL7n&Bgoff2-VH{j5dJW0X_Ac$`fCW%-Rha=H@KY;=;-#7?V1q)ht~ zItIRkkHNZ46t7=0sA7rv#C_05?n@ye_azz;zJw#Oq;mpF>(R`_)`UeZmzs#C*5>s@Piy*5mQlq|#srvV#{@L-CdgJk34~^u9ayQRPjd&FtCds*kg_G!)NFsCfht3o%F_t)-IoEkw%_x|ACJ} zS5&G7M#dOQ9#fQ@riz(1cwHNvgrrElm4XmKlzFpvtqI~nD&|7&SNHRmSDBFs&Yl^# zJoEs+v+-5q@;GmEu5VCj0{acQ5k}& z#|Et#H@_!Sb0O)6`J=`A*_YaYn!$^QdPM~Vb~>uV(6n6@0#sW_*MXXt3+PDN+U(hc zdLY>qM#efex`9BXY(M-oH~+?Tpml*#4w!a{22>Mi?S5K6=pX+eE>hr{1>3hMt3!!y zN~WVu*i>iTHV{Itfn~C4a@>?I(Es?GZoz#wfBy(XbxC7NmkFckbs*`~i9MU!r@Z#} zt?=ElsP6i9c_IGa+#CL?n_~VsNuLD$gg3cjK9aBfT(+twjJTB5n!?=mCOPcg>Qj-ip#s*7V&?(to zE_&Sm^(EADq{gOTyq`@s>1;2VP3est9vAI2RXk0+(@>s9f|8Y)1t<7yQ&-HH{o{2s zr+oS0%_uNb4fVDV8|lN$Ja91f<)IJq7w57YIwEAn7fSjIeNj7O*V0pu%!gLVM#(aBs#Z2pR@Qg$%xPISH3g)f z$*k#WhDEbvqSWq(5c%!vI5cQmVMd*&f`tz0U7<+F;_A3{=3M8+PctnKojo&fQuNOL zYfp0Tzjh>(h&1XqGH{kWrlwM|gYWphqq$Xhsjca8DK^yv3`1KJ%>LxdB&4LKl0rT> z`*vR{zvfj3>q=$Xm(Vq68 zS2mbQbIUfcks1PhtLv#+Nnw&x`tOvze{nkXh;soESWTueKy{vbc;+bCL@AINeRy>Y z=Go}B7U$h;iE&GbJ+B4v8UytQc5*UX%436?m^@n#!MUlOncV|F%R80?0kEY>KS=`0+yqdMBci?Nv;$nDgD%(GzqF#HukUxLgTdHdG zg`zfhrGGf0CA^jTL$VJDr$!^H@aIuycWL$IK4|VrWVI}ZUH|6}^232&NBd1@Lvbht zD#bTpRc8T52_}rGz$7%qY-W(teHzZloT*ku%hfV*#$m53zO!?>nuDCUnslc`k&%d- z&R?polEb096z$dIH1!PbXP~U8{ZL;>`(jFy)HU43{ei3m)^``ub@p<#v|P5EFs5&l z(Uitu*WcxGzs36aJQG&ghq;!V!_Pzcsn8;-Wfw(#Vs$75K)L2~zbl)JP|wb7A~=sd z_e@@Ecb&NypVb`wTt3m~|GDCmxqpW^(B{DhQG#Pz)Ve5!YapXa2(33``%*&2m~pEM z`cl257f}ZP^UwEel^B+_w|aAunBq>tQzNN^q%?zjcXyfV(8KQyKXmNHm))kpMPgNm zrI)Ec=eP6rz7XOb8socdHT(XcjX*8;?)|)uxK#h4j?8<@2wz&x_=*7Xk((8g&VgOjW# z&l<)|%Fc7ow{17@iy1xex?H4+c(R%D3ssWe;+x0dbvJqj-zLw^_w-jc=)6+SO&!u{ zhH9@X1ru#kH(gCt9wAnHGW(zCOww#Hj5wHPBcL`m@uqT`dsXd8+s5r0RkV}gRFx9O z5^-pmKT&zqthe^WlatF7LdTQUo}aOznUT#qBTo<`@f1?3RwWCjD?Ve7^t?F;yYb5f za}fjN>47u9q#n`yleO5rRZC$9arGwtdm)sCZKL4~y*D;kDf96iKsW|8K|E;CV_vgNzfoYFVl=@5TfNr3k+Ea%f!^XbcIvhSw zN|vRSHp(XGBCz>2)ABnkbgyv4zc*b%-ZVx1diwScZ}|QAl`z~%P7nporuwP)(mCrI z13RF31`h4IKzEpt7nUyAVE&#iqU0@L2{cEKqi9W97fQ-wy1RoA$^`N$GFh{4*`=Dnz)}Ms4*GSXaUo6~~!Dp5ggg z%pTXDjK}cohSJx5o_&sxbJzB_GY`&|fKO9X&3ln252cjEq`9q^_~DNTjaaS6Z1&?g z!e-wI0~!-%F&g{XS{OicTqYjE#go+3<#L-R52cO7eH!6f>hX0)ZGf?lMju%y-EF~R z<|}OLVZ8zliLdQ6T|uB_lz1rUDKOZLd$h+ugMh=cms9y9%LjQ-s0YsDM7W}+`i|b< zOr0X3A+VvPl+<=9KZ3^tveb1Zr-K+jvyI~xGjM-~5?IiN<=wk_;|(Z5M~PXk`y4}p z;NCTl;y?D_901a4xcheZ_!k;=Z4r8ZpLn8Sd3uO*LQmGd&UN{XFwXkxw#_Hk;+4K@ zwc){3>svp|E5Fq$iET7BQL|0qTFVXo1?Q`_zXXM5Qv}$x@#O+nGi7$*cU={dg>cAI%*dDmk^3qY0`dT^c}f@=rhw2s^Q2e2Wn*$0yz``h zeES1eU?W~8$g58ZN>;@;)h8GwY~sOHD7mC4RQs-@B`gg71+g}r)74aUys@i*f`mq% zAV!WUS26Vh|1qv&N)8!$z!*HHc5z%q6g6?i30E)IxQeO3;*2J)c}f@= zreM)M2v=5Y7Fb@Y$fLLlDOc={0$nPuV~SO5O~G$WRK>zoOyxyx-TnZ8`_D?4DY)2; z2&)3DC}YTqIwmOMF@Z&tCK$mzfE1gWV%|8Ez>?C#^0q4im_WtuiU3VuE=O!dhYoS& z1mxh- z4r~a5fy+tq1K32zWJVhk5Jo#D{2z8)rp1T@*w;I%HDVF>r5EdEP>k5YfPpol5%*#m z@ioxU6^)Ui4e?;7?_GGqB3!fU*o@*c3dF4Aym4&Sn0P%4Y>jtW!xjn**tK=^O&BTP zV?ZiSN@ELOHq$A{)0_*d!;j2Yji8hQq5y^b3=vxgGbDLn=yq$=2d?-gC!s zkKuH;o3+v!8uta}?lUeow7qtXC&Ba6V*qer*-Drp$^*^HwL&rG`-5&v54V}#Bt6~3 z4wSvB8|{J&)S4B#pFvf&e+0?gA6RX)ks?acWc~28Q8cLv__w~;hEnl=eQ8GQ{Db_K zB0AkSto|$NBtWo21ky?>?%%e4px!=wHOwaa;ZZ{c7JfgtnEAtCoUH*2O#uhw7Fy!N~%J>=xzkv+f z_VF~uZJo_1X;621tNkdCDIbb-h#+fG6YO8GHXmgEPXYue&C!I z_hDQ)!VNMajv`D3AxOd_c0w7Ef|3K20WIv&k%j3zT^PRcFY^T&;K;7xf=oXD*sk3BU%XX(4Nmk-!Nf} zQM4$+qcJ!RBk{mf1n5!K*Y_167B!7eIe;1V*2wQU6Se!qCq*cG$A@r(+xnH;G`*H- z*=RZi80@g$Z>9Kom!5~9b9;H&Wq;1Ay`3xHN%WYI7WGEvQy}Utf5QEi&oQNy&W5uL z#Fh$?)TYK|U6`MjmTfVb0yHTX@kU{xo3`e8;$O+i^6h?0R;CBm)skrX#=}-rjt(Pd zD@5%TD!KmZ3%rGluY(Bx-A5i1V>29T5l`VD)nKcWmj0@8l&Z)gYz2^5 zJTd=edut2|WmFVoWZ(i}SY{33%4oqb6|wAm26AP*CLq_C50u9;Hdreo$3Z`qvGW_O zlrfsXI3pg|j%97o(nf>f5wWaXhI4J)2{0sEATySA)v?G85ZVhJyx6fDFtlDx#SyS! zSPB8O7h8Hmh&E~pJgg|1WgfVWMsPvXT7#VM+oomq7`3_{qj$any| zk(zA&9zZTqCdkM(fw*BbVe#|83zMdP)~3f6J%C&!n1G4hF2YSvu|vDad_bwQ`G7WM z>%d@SaA8b6pOtUtM!6=2%l!v_ZC7yM?sv-bIO*}-Xm8asDHd_<+yAaqr!igZmiIi& z`5zP=B}xH?TumQ_6x;nKVt@nJu=ArMG3}Ly~Ka~B0SbJwo=1DlZ;_;_(2AE1g zKP7+et#7xoLE2li(6v!DHvpGd`OiWBE*&uE5YR>`dPa=K5)5>mdu`iZR-U8JAbQ2V znexhLa!yJ{o1~=W>NqyzOK!72@)bRzFW38*!=P$U*VlGVm2QFgCa+h>ea8xfs|;=)fB}9UvJW zC>tLg8#xbX_Aa)_I$(_9 zSjjM8cx*Y)gkf{{U&_F# z!pNcoQLKR#(Sa-20|btv0xeLm(Kt!gJC9O*i=vFS#c&H)tC7^60@1%sJbHFHduhLh2A%SC~0)x4v-k6 zB<=1Sj5M+G<&bqEK-J}Yw?T$gDu)UWY^+E*ssru8jEbx%Dr4g@lgMt|EB*ii2LLlO za5Po`{|;{3we9=g+IHPrTi2UztXWF7w&S-+Y+I~ zU3Q%Te6Y^%nW0tGPb-^Kbmlqrdf!N|D`=RpQA5K{6*f&pQ9Wp?PX2Y8`tw2ag|-;! ztbbyr$bL0vIu%ZuRbeB>f&?hpgt4ru1~4)T6tJ{nL|3&2=9|R~Of@tJeZ8#ioI?=j zI*53BR5f1Ti5uTvNW$XqGacB&$i0_VwtTLFZJRllu-8g7 z#hM|@Z7^ln*Mjt_*uZc!4N4>BNwFoFPMP)1Dlj)`&oeA)po3RKR9@-U>CjqeEdD%> zI}5lW3@Q`HgiiLVg(qqSciYrpN6x*U;m7l`71aLBcZS}czfsLopG!ZR%(r2Ji6{^i zj!`M%KqgAEtoUgOR7opkDHG|fu1nc|Z#3@^KjN)untyJRJ7i;xK*{iwGWOi(xt?xg zh5x#>TK-gZj60Mss_tAWM2`YVbyWk#xNU}PUFDMQ1XdbTm4ebq-BIjLVp3I#QsDgQ zE(#C3Gw;p2h8Fa>)BTlDh6Uy$Ho^qrlp^^4$c|2>0Jjosi_OBbjP>vu=O`QZI=s=q zj62AZo%p0_h6m7wC)n$R>DJM$!L1fE&lM*tF6NEI||=tNg2y?AO38kNNIK?s;kAQDwN1%r(-u^|eW#Bx@W?sAwvw zA)77%5Pa^a=fk<#MP>N|msp|_aYw|L#Ueu`M-pce?}o~5ZA~r98e$c;9q8KQxI@sr z&uCKBh?~?kd2F%n@d9BEAxV`Dc&4IdtG>L)FfSFar;9+<^RSy!fGNjlj_SEzr<87S zukB9na{svG-p5~Bgfz&wI~382lF#r&U#4#-G7=Av{tl`;JVE;_Klk1*;Fj*phn9(g zA8`n2FYf(!8Im{Q)7ntmx27q&KzWkni#w0rD$8~RP`s)NYoS|0!CJ{|MHU)lkxUp~ z^sFy>l_6)%GFx$HMtdR&6CSO7P8KCk^w)fER(PNWd+rKgg^Y?t(?z&kh&;ApMiU~w z6VJH|{n55My<>Mx-9Gmqct0-GF59utxI?kMc$1l?#VA&9#lhI5)gQ&kqwlymDaOw?s`KYx&-9E3@$X5GMypJS&DOa`S z)X-Gjt0Cly7YGh_B{9uk_WsQKoWOEoh~LfP0VuDg&%XA{=IA4*E)3lGNn$1~a+ffU z>Zw-OU8PmG5n$tdqT7CU)-Z@Fm4#YYNYzP{B}FhvLj+7n%LAtg7PkqTPH}zhZ^jQ8 z+{|YVeQ2AZ!W***>f;*$#I$Hgce^*Nf0O7Fan~m*~#;xZ5m-z5( z;^x0VYj-Alf9w7}2Uv%?yQFca_?wX+`fEKJQQ{yV3y>FE3#(&>h6GBYz^IFBR)ipVu-384S&Z*cO$a8(`l>7t6yB;; zlYbM8W@-Y%sHk%^4EXW?u1!7!C+*k5$5(glB&4uftu@@ltM+ z8XWIWbISAc=da{&nkGSu54u53|3u~rRKDYm5-z(-d)WC$2^x!$i%z)985b03o%iyH z{+eQr|4fH?_`XDq*rhw914-AQk`_&WprN3n&e5yq`Pp^} zt?f<5RCPVDI#vx3Z_0P`D7 zKj>B9Dr#wJyt#AcvR7W5UJXyPiE1;;^JyuNVpqklW>c&?YT)v8$_x}0u;v8&rKZKx zp_Xi^(w*yGJIOdf#7P0?|I?aay!*(ejJg%Ho%QZz(-rPsNq_%5Y2grPsrfDqJ)5DS zL!O&42agoNcJ=&y9QuO({oURU{^&wa5eKsxj?K}a3dh6YVs*&w`+iqBIN5(4+5gnd zCH8&GSE@(eI&I~;=ZhgN6i9a2`hdk8y|{ZbxyjazZg#)-S1T+T^Y8d(wt>N8V(D;d zpJw@|YSX6`K9tig&p*rNmU7|J{P~*RH+P0T@F-&NmeeYagN9R_H|e{OUFS!aC^xMA zek>cEM;nT${Af&dsHs6wl&XZ;@G~zdy}$pNHN>qX2c0$qt2s_oQ5wbE4)kM_*0Jzl z_*R!k>M?HuZg}_9_9R~}--E-kb;$1D$G_VD!Ij|#p%#4sL9NWD<9$49cyScRK^Jk= zd?F<9Gi4S>g_CSrY9Eovb*=*&ETnO-?4Mlj?{59? z12HI1%WaeNtETnNhmJe^Usd&An-7_=+S-XTdq-yI`_*rhpM$~1e5xKn*)C6Z{;}<;ltmb`;L3>66OpGwRYoCgVpyjceK0x zHnCN$)k(sQI53`nef~L$h}U^E@4)fBmSRQfG2TjNpRSh5eYh)~c5NGxs0>|I+7XXD z>-)n=S7e(*EzKVtAeiL#dC`47Jyp=8H~Y#O|7m9mf$I{O?hXWgO^oT>?5D|IuJ}Ue zJPkw(zzW;9y!mblu);bma2L2On^6x94PB?tf~2&vJ&kqG<2so-*1MzDSG<3zTs7_j zhrBHReZ)U?`y*BCl9*^53eyBE)Rm%w#UgP(1(3-i1+J{Zpk9u<_VcM*-qn1H$AoV5 zjkPt+>?~D@f?$}hV8v9NF6DGZ?? zVNOJW?&8LQyzu-=qQw8yC1yeSrs-d6FsyhTf7M6uQtBLvq*M7a;HWMN<-JXXmPVzZg3XqK7S5# z+2oFJwPh{p8A$WHMOf2b8v?2f{TA(pZbFK?0dd$XciJ@13wUkNHPGgJC@v3%zqEO~ zHgScO#IaVDC?hZXlE2<7q1@}<4AG<1v}3!dsw?ronLL+Hgt{9Zx8hCVlClHBgx;N5 zgIdro4;<|`c{;@2G<;vWDgAC@9B54wAjv_~QA%&o(VLnZzZUZ=gU7fv8T^d<;0}!M zs$WnajN)h#J%fkRj@m%Dns*8OGfV`qj}Cv9L7}^vam~staIYui=+WlAcJdBd zKnEW8N*t-n-{ft#U`}-|G3WN*A(&ix@*ThbR>t976gc{hwkyUc$Qj2~DGbD3*AJ#Y zqQa0#xDVRt?q=LbOgnrCLH%{v8(Cz115OT?LQrbO+Y90a?P2#aZiI6NyWfV`Ei^2K zHW}P^h!B!@{>2ZseG`@>$kgtGH{-Bw5(^P8pdk?b>mAp)P9Xz|M&20W>}BrX*bN=H zykFm44j5Je-wF?Fxy&2kp&c!y@6u2-;7Icj;wSPjuqBdnV~o2}o*&#v{Lj8(rAs$| z`u|U#ULR&I%Ej-%JjmToI7o6A6Zy5k|WXyNRVmQ`@G+exFoS9%U7U;M{ z5@wSU=3l_-kB2Rp=dNmlH)s$P#90CUt4B6we}Pe7JM*xZHaNqAO6O%I8}mT+^;>-JgaV*hf!5bfbQ-MW+*20 zf2RZEDQo9$Zc#*UR8C)4!qs;=OMN@Jm;3Yw|rmPXLJ7F71c5HzDW)F zO{ZBGL7UO0peMQ^&9R)4{QsLa1H*I8iKJ{o4vRbEcFet`a@{=X9s$mWKZ1!}W%d_? zrubu?>HY#wk-v_ZSy8wJF*oM8akj{ExulhGc$Y0oDRF1qZkgXf>+s@POyhm;LL}2q zK$6uD8|(-A(W#b5&BziKcbDy~CDpwm#!=o0$O(#k8R<&x;Z4<>lj2kuYJXs>RvifR88fgAquC zV2mpA*>l+E4jlXg3hG1FT_tv2RC~UPZvgvVFbAfL{`DD;3}91;dhFdx0GoJyrJG=q zoQNnq(9hjFlVeklNxPwAt>vnx2bXp4z9DYM>-44{Z906^aVfxC+>JWLY4ZNdE@BCl z&0>BPEQ`{j1WM{Ftg$^H_t7Y^=&wuOJ@4>4-vzebM!qen=nTl3y>#>Oj-#n*-n>WD z)ySns6q6pot4eQB<`^N8hh;%pfL7t0Nm(+K7hPa6Z?=l38;eW!b=GX?cj?_tOP|?0 z$wA#T5jPLrC}KYX3EHTe2lth@)Mv0)`t9f3j$zA{{^knFx8{7Uw?HW`<0(#%ili`1 z&?9at{qEG!%x6)_v7!p62R`<^ZcA~K##ClJvEMe|93V?gW0;^W-RKr!&#b{@{o`+S znFc?_^A;yvLE7uWK!HZ;=18HXLo;ZSSCo4#?(LnWS$(lKZAulmv|Y{h>6VDyNTxtB z8OvnveHwL(J|DH#3!Eklr~6XR@OpgyLr)3}iYUBQFL=Fr8Ie8Pb-y)wtJE>bxYs6= z9?z@mbYxZ#WPQQeJ)kV#_|?os`ufKKQ#(GkRi_)Eap%>}@b&B_O}%xDno@su^s4{f zWx=Jv({!Yy?tzI9G@UntEoftI9=fF;bQNj$9vrp8_Jv#>iL=Gk%n+OjhQ_Qxs9{|U z6+E-jYHYwdLXzB%yDY-~n51#o!L?}E+4h!0Pn`&Fd9x8T&1fWU9`+)s-VwFE;a4|) zn$?d_O&V9Js&>AQW<5*yp~Cs4<}9HEt&G;`cER58qsvDPk+?%;wrdeFNUi&YVh?jK zB@uvKGLJv|CZnH!|pk4Z5cf9t)X18lkp3|IWXAi{PT^;H+Ns zh2-a?+W`(HXq2?|%7Ch^uX1IF>eAoHmW7;glyQiqwZW7&#$<$DW5jd`&ZGF}IFheZ zMZ{#Dl@`~Q!Tpl4!9^Q!-}FRE^jqu_Dm`Dtpm2~3_pDj`Wj%T3b81kUmT z)51%UU1$1iaXjQcBn~2v<`V4jlg}<+?=4sh9PDo!vd2BE5|GU>+2q@A1rA|6BZ(nt z-?>s1_VlTzU|e@_p_e~_(ioMnm@60uTj&-%?Bgxx+*{lRiR=yE)-iBhv}4CNw8kBI zu|$RD3krrrj_T|YxxzB5H@Ke}`jUW~a&5Vv_gW@gJ^t;CW@-bbJ^N4+Q$dzxIldO( zS~V4hT#_LYDIRExun8_o&C9wp(hrBf^NnhJ$Sy27msud7O|!yzrj0tp&LmIP1j z=cA+1*WS>3I~eNav|ZwN3N{qVhTBWHnvMfSY#}NXB77Iw+DrIWjEd!=T;paYF!)~B1|d(&N= zBD2N2y$l@Qo|0fHV#S1#W)AYtS{-J{nn$q=WJdUqSUoPZTAJARiTLxam@l!%ced=K zipp=uYx4Cw0lj90<5zuR;+i*=x&e9P8gugQ8*`*lis9S#~C4grpo+u}WwAzCMU#a`Li)xv-8Hi>BGG^1`z59_UK+yhV7c+vk zxVLwcW||dSxnduOxAFSZ?-nJf@*gc#xfhbRQC{#hgPo#2?$5b@lXJ_{;9ciI^0nI( z*Id{}tgQaJK#W@mZX)W?CT2alg*V3%gLkxfI~L8|u4gE$vGHC_=-##lO+llv$y=4- zrYO$G{-rKK?zlvq^aEaSd(zv%VOY%@E+&y;$GD<}pk7-*Ro(zB*_y4->^Obfh*>Cg zcGld@A9C;@>iFt^b>u@ZiW9V|Y#nmaIMb%%z=(}b`5i`}iN|~Pf6@GX?{Q)%xEF2H8)p*R2JVSDZlr2WM^p zCks4^da9-II_9VdJo{+z*J+1$!nTcVEWqs=X96P~7!jSWhr)0eOyd) zC&1)qe{wkxY%%TwuUX}LbZv6mInWYQaJRT0j58Ov%A20yj8-$HgW?V#-mq?mf3LSz zw_lMvA!3}|ViZmLQk=q0>@Dg1eQU&y++i87c%beapFT`zSNMI*}cW~ z>TNK?*d*kP<9$rMtS%@>z9Y+QIfzI3_dZU0kJ4IS;k$AA8raY23SaTunTLM zTW{ViRk<$o2ovL76~$lFqN+h(q}_!9jbxT1jN-d*abW=1PSQcqMnN-K+CwW z%C%9qZ_H?iaV#r#N)kpnHrAc?(O~UwA95q_ty^A`CzxxGu~!%(0&z#-Lk;b?(;Koy zhPmzASK7Rj>>w4!1q`b%hB)I{q7frh!JS^nP5T8U%{Q|98CP)jq)*(_q@F(Ypu0a5 z($Sx+?XD&oK5A| zU+ap}RfYn5V!{&+Je1j@QVh=5j@F(@iPHdc}X10PY6!QW9lpcsYv+bSBz z3kt*i)V6iWd+kHte!8a4#bC~la)lohwgPU%!tK-XGM@*l+0jImM2hdaRjAJ zc%aq`&zBPWdciF*d+`=Xlr8QuuILd(9co}@f1qpEF9uYebp)^!eb0hp(x||n^TwG| zqT*bb-1C`kPd7GxXNd8kW+*hcLprx|8G(!p)>p^FxSdkI#s81P5S7+}q1330J70Rx zR^elU8nsEoM!VNvUX;BrBkRl^0OvI37s&ZvunS@wlMKe}> z3f6$WuujgFLZ0Y%VfL0c%XtX!G$W$7xKT*q8OS$M6ec|W=_&y|y(l<$rs@_swW8ks zo2Ui$R&SJw*yPoO3XMA&<8S5iS6lgdU28EX+V6Ms2pyJ;8YwPb+_w0*-7`-dXlaCr zaX(-1K{P1yb?*7Zt`NX?BH9?BD|mjxli>lPH%9o(cB2;I36{M9f@(D;`?^FbLlPlS zMlNZvVv@lsD*z@aq7y(|U#*2a(R-qx#sz)tdIJ=TI{|gVBd~6GCdOV5EV}*5VLqb) z!Qu{K-A@7N%Wuw*gtl2O%xKvceWZ~M|4Ig3rFJ0th(4!@@Iofsp_*odpvfqG>z~Uu zVf@KYlh^Ik|IQFxCk+kBtbGODwkqle3uLv2JbhsWC_bPOrJ5$cAyabp;y`oEtI~!+| zR!F9?YH)o?RJA5HV?Z<_P}m?TS{PD(M&nPip#b$@$>+XrS-OPxztRhYS)`>SHMY3g zbjq|vC>WLmhOSpZk)8pP5E`VWN)o{sW<669`nJ}7y>Lt||4SWf-iE|XL$Cf+Jvz%b zTV%SIIQP>I@22Mc4x4=+EKT5LpY>{%)Z8IFTLR0#x~eQ9DS;#^#0rz5%ndLVm4#%q zMnhs9_TXG3Cp|hbvVkGXzxQ&QG-yn)tN~FH8JX$d zB8+*Ap;1;Ru7?%meOO+6&C<^&Nj>Rgo;obE%!mExQ%&)8EUeX2~`;` za#$8|VHg1_xWOifYgnq+V(~ohg`P3QLVT?E)=sno;Wdg$j=tqegUt`RGB7{fDxv;LaIngndF)gVPJ$N zgyg$DFrF0*x}h%Tu5QiueGx3FDbCwGOLwTu7WO+#)l)( zaOV8w0WUp1DKdW^7z2KBFeC3W#(Cv?NFiS3&>NLKoU;U79LVFTqP3#~hTQDTrr7Ib z)z}{QGf`b~>N+!5MDBzqJ%v}&F43hRU49vxmc9Wpz7~m$;nl69NK*7*tvjz|s5~&y zx8SeKnX8=3M_zP5oFO-t5&x<&-9|b6Z7IlBv8ut?yx3(7#4YY7oynTWMog8kgDVw? z3QQva#Y7PjU{4~GVDeoZ7WQMGyN$KDGjg`vG)=V#gB+7F36KWTyDu;3G~T&4Ui$5y zQE3=}au>Z;>!*xtaW(2FYE-To))^`XQ?0sKBbd@E0EygRbu00bR6dVdiP@7w`n3!G ziOJvjGz7%*Q!S!SB-!EvlI2!RsYz&JW2){249w7K;c|Oa={48HnHcv?NqavIh5g>k zpVc}$T@`fuLcaLvwol!i;IqZI-!bs8s1%4X(ojxP@Bm@vn;I#dG03zYYC5 zN|u>00zcDHl@WWCM!%jIvYtls*+X=#ytU|I3WwLam;a$CE8@sX%BD5Im>I~?gnKzO zsAKUv<&Jk?qi-%K$0v`VhK_rVZ@MG6=Y$t)k!7S6qQ9Lp-+@Untcc?S7J5a zd4NmN)teHPLCs@9qA4uw+uR{MTm05Wlq@oX%BDz`RjNQ6;}Hxxg#n;UfKS2>U8irz zD<5H1soS&ie35g~uQ%jhOMcYuP?#;Ah+h`hs=wXZ?*itOOHcza%+wXiOo3O7A#^ZE z+EucUVR!jw?4$E_SCDNV#qHIRs<)iNEB(SeB!evSZYT7GzjLwa+NgKQ2?W+DCI$`-JQ z2v#P+V2d#mu;W`#GC!{;?{v*tav4<1YZ!vx+Rc}PnyY`GSkX1mgcVr?NM%9^)Lsbq z6HU>WF@dZoLIq<)cqU59_>`Bs=JW4~GSl^Ubglf71Tsn{022jF81gzA zEhfxl7~M^y{!=nztJSQ-=iAl0{-V3uLbv7=7EQ*HR5b$iwHmfWAqmVvCH9?Q2%h`a zh|Ksel+)XP$rQ*wO7hJE;GBs0CKYRzB`PwCR*{IPttpcgS0+tOET?+$;;j{#@$fC% z@AvbMfAKEw`iU=T3uwe)KWjB26o1KzSP+552!KqP2&PPE8Wik&YfEOU;EgIXRlmRd z3oo8?vDKu45?k_ULFs~Gy(Y3EQ8DF`h)v?6R3?Mjm~c>w%Kf`!Mpd6D@;~#jRr_}{ z{iP4Ryygw!5_SMnKlNHf2u+y;apJ=gvzV&WiG@i=Q18Oz!&XdmVj|y}PIBD!@9rO?eD*gc zzs13&<9Lc)S^80{A~v$XL|o16GC(9kss34Hpzt&!r$tU8YJD0ZJGrqWK#vs5Q5pFn3fmkFj zW>iU3)d9;SD=qWn>vzfW>GZZn3L>-h5ftX@z#DPfpH^m(&Y?C-5C{;WvPJ1w7B;&j zLQPq2gweH@5vSkV$|=&!8heHb%+`W*;>O|$@U0v_ol0$?utk~dm1(3YgcT}L)T9!b zCCFxn?0Cf-iM_3nKgg`0g!_E?NFmg5gmLR#G?AVO+}FTF1Y(tyimYT}YSN3M*6KPk zrrfu0GJ(?xuQ3XpuxZcBD<{Mnp4?h2OP)0^V!A1AL;?E@Bh9S9e6`tXstVZ-Y7H(v zV_1o&-&_kQB;UsRen)qrMRuVOCis(^_@1e>#ard3YBlF^lag0n#sv5c3qVAZm0~l< zOk}#4H*FugG| zpp;#VeXk7x{!6X_N#YLE?_~i{nE;8_0}!U8fQCf{72W9B6)9xF7mOv2XJ*30;IvGU zHCui7WN`*BKa6ANcafKtC+=eXe@VlwbayB^6mYzFqUK(l#xyY@eg_19huBa&A?qfO z2)PL*zJ#EMXOw>w7zvM-)9_5oy?^1a{wuycVj<1@fx?*(|94397I)8kJPd|t4;V#L zaJ#r~Gth>3sO3#35-x>ts_+2Lq%5~9PPye<>kE~3*JFV~4jFfsIks%#5Y2Ltp?D9&G?zfiqUQNeOJqgNn# z^@X5>;ftP@QKsk_)e~n(5=fah`^hd_8{mhLWiJmm+zFSPIa!dQaOx%|TeQ|unY)Fk z^_Z|(SHx9JqLdjGL%$T1{IW&T-FDjHfA}=fTIfRGFaIGtQ_Xj(s*)H8DVu#`m#*=U z{MJgCwWA_oO_Ho8jJAqV5q4SALknh=D`JRUEA1H+H4UgXz?_*75CZ^n05fA#HUI!` zbwBC@biC4r01eQ6K5W}aiX|JT_L4*8SvR%-5jhInwg+;sTw>djZGVsS-@xDuAh;M@IKP|S3W4A7W2dZ=+#UCl{5!+exMYLmVvgQUF64$7wYr)K z+hu)y(jlX)GL<2uZ$QiPo$jz`bv(rbu+_`Ukiu3_uPt|88(GU$++$>bi==KY-vEXH z0Az;1W~>0}8-P+5LttARP`71mY{9qGb+RNOS#2ZvrjwlTXiKhgxnl21@Bi-q|Gn7w zf5Sg>YbpNik8CEF_O~oQ+B0i!Yo=^mTz61yn`Ni7ZF{}8E^FhSg8$QG@67z|6YLpv z{m-jN2;TJp)9t@zBQ1MO@~c(t{fgkbtr$#>!b}Md_&DtC1^b!bVzySR-7*(z3!QnD zmHf;82^M3#yzS^%vKM4!_wI^o+i7X6u(Po{zTfw_H5Lz@UC+)Q z3uVLFbN*UncVPMyVw6(|2Y3d>0^}@~2@oJT)W1a;d@ba+9x&+Ot&4Y^4GO+?Ts)ik z6J(y)P=;XNHCyEf)s$yI`32-*Z%&Z>cJ>al*h_F>k#~*S;++W-^53(M z%c>iR`zXRAH6Fq!-G@i={Ne=hG$GG-FM`E#7WFCYlOAk!x&gjRy_CFf{QZ?SgeCPZfI~VRqXa74K7E3>xy3NzKw~pVyO!P>(G4US)a?=^HIP1M&{}{aSXQxb= zuRs2N^g_{RC?Cb$1Q-ry*Mj{a*~OoKHhwcNL6*_p{P=T;8D#uk^HcjD!JfuiT4BXkn zGbc6Jz$P=fk_R^SBXd&`_9)oKohCtJgXC@O9uS_5l?jPf660mcmoHYO zl3>X<#xb1gmazM9cK@^?X7brQ4(I;-7#or?BtElPEY7g@;lW7pbQ z*~QIQV{1ZHHNKk4zO!d@_SFGO@Uk&JFAR2i!~^pT?^&l|ggBkn<%uBan7X_gW+(Fd zKV*>_40ruOVb<44@j#rSHfg^)o7ZetGp(8RC2@9mPI6;XJJ9cSycrys#-@=3Kcd9i z81_o^44g9p)6N-#S?3JGAajPYs+O}#pcYhwPqjuZJiOk9W5@x3ucaVjR;oqd* zP()7{`LUefQN%@&j=UND&dTiO%qB++21v#tNRdneg0#G(agyOCT5tcbKI+%(tF7#` z9zVrp;91zCZ(>)CACH@ik*MSfO?yml*m38o`?u3Zl5a*T6Bz{FgaHLH zS$Fq$wxZIhAm)9E24);>Mw4L7Fc0Ye|DW7IHU^TA4&v=Vgk7wg!z>8y^hz2S^(bUT zSp(klUhcjm87y;UdHFLoKgb{)3>9vun_AxIlQRUSej;7%lC)>$yzBgekT>!z}U~H~tTzdP% z2N5^dko;2t#ZegZqIUsFbcLKC>X<<>>V<+khX>r8L1v>edmxUek)XZ>0aS*-lx&emmo zA%sRSqtr!=Y!zovJixobzskd>6N(OIicgg$6NbR&9gJt zwUqtYvc3hfDR*+uV(9Vqbhq-r|l~MD`ZM^5ubXW}Mpp&G0`yIr=e1~@&8IbQL zsr^?>R=!S1;`OF0dFOOAjANK*$cA8-H$Ox8_0KTAatlj7bq^)FaTlNKcOlt|jc=_- zAq)RM>(09seksJzN-yVpA@`QDanvyJRQeSff0+X2LuKO{)DmF7qYP;O5n`~BGxYNg zzU$O0Z2xB9I?>YDWtGjp;vSTQ)3Zzwhyo`d>+j%*c4P1oiBf6|Fi~?YJ~Rq^TAF`5 z(n$aI(%Eg>X4`Cv-MGVMBr#A%ew1ez@aTKyA+j}Yo8OxjKL7i?Nld=|Wsp?&m^c~w z4wJljmVa^d5H5y$2vx>G#JP2XaB}Mc=5p(T zr|CaH@r@vI9+q+SEYUx22CN#hoFr2CuEGvTN07DKqQo#b+=2a9C|5 zxrP{$)_d|@o<%%@m_$^8+PwL38q~%LG~kk9oM?#G%|dwX!8m`gi@bwQ>PpzA+p; zF6ndT?RH@qLvA||W!)56Q2@^+;GaA^7M}|K`Pr%EesF;$(NCtI6wex_CEa_Gacm3( zs_2P1X9S|0GX}BF8HGUS3>_bWu9yBV5S7Km@RP>NT9uvgvY`tb!$K=0qNFqOVn@ZR z&LAt`0$x%UVwjMZ86Hq#sDRn&{Z&NHMDC{4Fw^9=b*h@{`vLe6DVG*6%pbqaSzg5_ zPz;`A$ZaM=^isXK0+j2OGKp^`L)=EZfLi-Lfh;IVH4n)O*YfjCrtkGjYW+~Va6~4< z11cM+#B+vLne5R`UE*yP#YLD{eo8;iliW<}03=801Q;WLYVkIj`3+-E4#vKfZ7W7&n--P<>_9A? z>=3;^VAIYT;NW6T1*E&BAk*&QlAeVq5cQn9!1W;0UQne{0%64Mt!k*L3-n28o(47v23M!N4) z4c}iwD)$Guv4+at>i6`mHcx`;azxQ0_oS?KPn%VnYg27y`&ilq=;luq=-x(tu?XL% z%B$*unbx)s_&ueM{p9Xqu-A-T2Y z@#O#~%$|3GDOP4iM;n4!W)1Hi*`Cvy*t)vb{+rWfaeo77D7tjPH{RK??fz?Wg2CWK z28@$^^B#1gUo2U4VFnMqmTO^07bwV*5WyTVd&6xMG^vu>N|@o;oOMq;Pq z))i1-jgmQBdQv=`Jyl0&u%RE$~D2U;H6@?+Y1DO=Fu^H@`LIkC%D|o`V{}WpIg@KW-IeH`qBXX8JVZooIYwFTW7B$ z_z=G15?x|0Z6dRJ{QEQtk!|Jn%HLuR4*ls#jzLhKj)SY-cST01bKr#C1l*QAOp zk&Cmu>TFc*N~e472)XCneUa!--EDGMHJ|wH?0hTl_8!b+`H7!2CWV+9*)dIVc*fnf z$W;-q#98MH#fWo<@}HyX*HDuzg#b7NJxXHs>0)>Vz&8}>k8ttH1%K--;JTGuiWI`mV>^fYFLm|^&pjS8YGszyE>GbWT@!ih<`j8%y; zTO~GZRoJ*yo8x?9VxJ)@611pQY%g|f_HEcdZ4jkAu21m-{?=t=A!7(=Wvceiq{MR3 zCdJ^#;07sNy2ZGnj<0}zEc}z;9M{bh7=V(>PZ}1Ia@Y-Z)^_v#8ry8TKDNTX(pk5d zH>Kl-{ja?)3B|LQf7$PwuCadKq zZML$bw%H&HW`4aWp7?+#*Ug%ePWoGCXdmtDw=v?4Aw!j|Iz7{>%`?He+)t{>Ju^gC zoz4EyzkhSue9m|qmrLlzj{CFN;Yb-jxW8Jg&SUMhkpNb^k zga$$|r2Cu)h@pLE>OK5e5~nI(#P{EgvaGx7rhltll8X3^4sY4T8~ahVbBh>NBmWujDLMUX|z@ww+wUZg0+Aq$fG8Rq@ujl-)Y>w+zvC zL^rYy(ojpNSK2SjkJPB;oqhj!=%eGgNaay*;m+IO-8FWWwU%|-l_kpWI&2Y&owv7> zT}!$5@9K{nc)J#jYlxRg&J`88z6EItpJp(6dN)|yyrc#mlv4O3?-cUXipkllLa#R9 z`cOS2ajwQHLoqb9ylQJ#yU)B#5Uo3y%dJb2%dJa~%ihpSYm2M@N={5LeSgo?o8EyA zJ8It;%}e-UNs5d_sO+N9%x;Cc!`uRLZq_jzYB8|t^1+dMd%e+sllWE{`L<|;My)MRr zG;gzT%DGXA=@0C5{dv=qCHAZ`JxyJtp;N&uPU*O}HC@|io~v>%pK6KS%NnmlcfOmL zB$c#Qz4k}Y;aWbPPv`{|b?tLOXuV+YIQ)g$Y40x=I~GpGt|q=wZ|6N`2O)iN(m}vM zq?Q_~+B+e$`-Dh`x#lM&g}jrj*-(%mi@n-TSC+oN{g&2}NuM;w30iM{l&CY*BYW(D z9xLrcc&7wJ8Y!*Jd$AyBr|-YJ?9CdGe2Yl(Aa=Urv|0RX7ljwO~r(wtRuGcnei3ZhWV>J);x1Trc?h~1W zJG$erz@5No2EYqV6Y2J5a5H9;nGotV+xcbvTePqd-nw=E+sMA8@M~B_y>X++=YkV= z){xZkk@ZhyLyn&kr<`l`2I}M~tpYHpfI{fM%D#dyFd&9eNPzxk8v&lm*XRy=fIodV zXNjeV8*jlxUPy@sI4?Ebgah;pm>*G>fCRu}F$+%CY--u7t8DCMxgF)!%x2qnvOXIX z%lvJF)zV*={nZ<7>(&0b*bbOF-`qxqqRKVlDCV4ylyc5k$~k8=1)VdWRmg4jI>q_? zWpC>4Um(|V@!TT0)bTj^wF^xhE&-wLrt1(FqqmbJVBGA~#YI-RT=hm*x00X}HCANfH}= z+@2ZCNJA-n>Rc%y0fVoD89)dZC`ouV&UuR7^Z7GwhzMBTQqMpdDsh%1!XLFLMM}!9 zmLW1y{#lzC10Q${fCs%t!|W@iGvomdu~5IgB)S|(Mi_c2*J%L7G)cETckatX=jx6m zeRhtUcWo+^9>0Sw+9vL!Z@v&oBQ2&&z}L8qC<;Fv?o9m2GeG4U5IYEnxo{d+LCn4|x1wfX=q~9u^QOYR~^sv6j;9lNW>buiIsVJib3=6%6AF$-I{Abb_ z9#+{yE2c@fExB7??mBmOB>Gc@O{BMJrAfONW#9er!({prJSLh=uR0@LbZ z&S#jrm5c~25G82%{8C03F!2F2j7p z_eY{Xbv8}>aXTkAO6olC$9Ywlb6Eddua>Fu8zye9dsPWZ3ofQxn%B6kD1<*k7Vrl6 zgE2z#goeq=7#4^;VK8CRk0YK0HaO z(h5)52f8gO-vf~b#-PnikS`(A-lr z#7QCq8a8T--)?02Hq<2`Gw&fn8j{^}>PD7rpT*K3+a&=97_$Bp&iSHVKu}O$2EK3q z@DS`)N_w{?RY5OlUnRoC-JBf0PCkVcBN0SQ-va`G*P*_L4ZQ-48mFHIYm`ns!nSU% zYqN9=iAro?ArqfyNW^Czvhf)ZC5q2FpZu7tLe{ipX8Zat3l3EOoiL%B^_6?QY@9Jp z@4jZ^+DY?Y@BMkrZ+qFDEjh;WeDb3Vy_#!7P|G=6D1=W!9^(k`iFAcAfe0+2Ke?#P zCcr_Q6cx`=1~mwK^Bg{qG9g#|d;$n;Ilmv+k!#J&b?F+fV%C=pF^?a$r& za?!cEBhsH5Vxb^UJ7eNNdVZ-$l&*BA-sjg&oJt8vJ3XRXve&q+D9%5?>xu76=j199 zkb%JBzhcR-#PhsY442pdfsk*Tm^-|L^quUEGAQ{;9*@Q$sk3y0ofbKPiP|UFDv(DU zKuHTBhGV=Bu~B+D7*v3CBfAFI`Vot6aJ2oN1bq=KQpfpz3oynw%Et`;(hh2d_!V

    nQuW>LJp3$+D-J#17C)bYX*;62)ZNvBxwhSF9q5 z*3~N?>A^)^@^=p{N@i0I3Q$DyI|VQZCEF!Ubp@zwD+!BQs-ulG@g*Ia?H|6o>z9{r zY_RXDRJigD>$}huwyv?oVxmvGG>xtfhP9MtvCPu~r?PcjO-uTeM(JK$Udp4|isCn! zUMBY_EZjaO=}ISQ6;G=Z;l6BB;4?#gm2%M0jLlHG?q0Fu+bqpmI)LN;>05kNC)DgD zj?K28x>A*7<=5T6kGvkP!t#ZPyoiNge=j~jnKiG4@DKdYXBO^PUg3A+dwK1QiHq|a zKGS#SUAVcMbEq^d&&v*fD6CMqTZq!}ET7A~O5M0`+ECmILNg7us8B${&4xloE(7|% zqe21-zmWWWpY7k^Nq%Ot4H>79T&ax8#k~qO3=s6X3?wI0#Z07#;7@PyB?Vh$G=WyaZR<|+EZ7m-do>0(&8im zAbNez^137jCj$my98}=ZkRpQhO2szo=4GxFW~13&u!Sj3SzWx0D^-!GwwJEdW{N6a z(Us3&$bn|rVa5}Pfu9fe5oA~D6D&n9`-%Im0`wUkbl|yCnUi&TJ5xYYW<5=FYV-vV zlw9QnXo2$sP69mdKva6f7HyE9Qc!s zX82xg$=J%7;6HXed&FbCXC8}T>?D(Bk3Gta&6MC5O!N@?Ec(KTcUZh(pw1#@Gy`;n z+jlPgs4NG93Gqe6b6m)?92ZS>sOlF{l@N*TeifDgUmN7`S*D{U0>blC&~Kkge$IqaTr$?|Gf0O+|6O{UPxq@ic&qDxk4r^Qm3}-jiT!)HgSLm_^snvaF z&(~&XHroEXX6B};{YS3EYv#bG*Pn0Qaou6f+m@pto#(oaSQn!TDgSuKyA?zPz#^Jv zuuBa?y=SgR8ISLtGP1@edCBBOnLZ{8$Em!vei=WsX*V z3=9;~UsB+2zopi_=jL)oe+o>bPr=lGsege>$jG>F)J`z1_SIX!4$)!zI2ZEx_x47ShcXZ-bKoMi0jCw(7$^Y3CXXohkoNuN6olMXHefQpsoZ*|3_ ze``#zG}QjhEXJ!HQImZBLoJ^{ZqaHTM;nl)Gyk|wW2U4@L(rT0Ysb`Icyt0-%W7RB zF`58-T3QUd*_EAi%leu0gY$Ysuqs9nzMp_C$2L8S$z7AeQUCbzE)^~h2vU!>;G9C42&eYmTUlTQYIYu({-&Vob!&N zSy)+WKW&At%c%WfEPON-d?&w^St)|&YBBqdXp7r?fYi5 z?nG^?{P=UivO*5AGezjysT{q%PkTApTV9?J(agiij6;S@qW zz?3}LWWD((%QRWf0-K)*9WxXwE&~YlgB+}5-29*(057F=@R^zi28LY*2YT~6>)R-g zG>G#0Cu$iW=yg0Z4gy}^L`{K8UYDPNfdIVDJg5EzGheVeQC2cV+jz zIcoZ;W!4xq&_7-VPhj!$ ztCwy>pRg0@6fYcD8$Cr4iQ>urr7QdsT((9I`zG#$M$}^ahkx#hn(cTG_Y-D(4-W~0 z1N^cpE4Sc(=byTgKT+k*R(EtG{{$6Ai_>wyKIH%qU~dRX@d}~jGsZc}9FPb*pfVTa z7(AXyIu0iPjF7NXB7>0HxJhC5pn6D?y9{>|okU$CC&Aby2(S^fMg@Y@+)eFzfcPQJ z8=SLbD;&7=L}mRDlQ3~0G24N}Y3!P+B25^>BX4-**5Mur=pxMv#P%R2(@zRS#Q@1x zWLPit!Ho39V8SMiYs!bFf*I2;MFMVYWzD5?H`j5WE~cB{!t?-9=`w_51#pc8iC%-e zS4-Ih-UJy69nA;1_0ym!%(6LScuo1NlE|te=8^{6D4)d)5* zHbLJaIvF<)iPLXE28C)3=%ss2mYamt>6+3e;u%Q`CXse9j0Oc+2oyA%QJ(*Sh^Eop zFepefNL3vU1XBF-Nh<}#%RnHxe*Z$?3Oo>Y0c14D<9?ne{s%(b3`8%%(y8UKF9wMo z^zwrL`v48t0_H#x(q#$BEykZA98glLfmku0BGH=ph%mVfdj8X}AWABtB$3icqzVSX zBeUxgv|sW(1QFntdhNaCN@qUQ$1F>Hzx!n3pot2r1Py5sR#x^zkB`zQs4QZ7{1b`u zExY({f9-1bemz6R_U$KHf>{|D!gOySZR~fSa_R<3=TJ=8M%1dnR2OwYGf!Bla_ z;5JZ|IUEq+#1=^yf?#)PZem0fp=~fK?lP6=Zy@9BV{vvr+ngnKmY@tB%7Ncv&F?ew>@rr_Eh;n&$_gLJe zqtH-2<}wp2c%ZfxKJw^!t2CZVNSdybhfm=Aq1Pn;uXlACN0h7eHr>ivAEE0^f<&#* zn3|x98GvxANfmmjS6C^R}uIgrOWvqQO>2!gDT9KQowS)fEya_14xICk%L@}Iws^m zK{Yho2b0eoN*ay>sJ-8`re98rt62$+D5z#Y0vV_ogGA8l=?7d03?Qj_U~I=`HBSp> z7GsOfIk0NQj2Q-rfE9>O3^Ndh4HG~mu*+y_h+xk&;{qxBfF=z&9iV(_BG@zyuRvCO z9d$MRBp6)=8+t^5nzP~Wn5K6b&2y%jy5MGjfEX&Fi~=@W6YxfZMICn`)_cm z7&%v98+aP)2ZRqDD+jL_!)y|sh(R*&Wa%S>wH7?@gGiW;14&_rOa_M>Bxs+S7zPqU zSb#!zdt=&lD|P>0dtreK7&r!m@Ll_jD~z|Ydn@zJL<}kiLLND&i>YA?@Ql-ONXaWk zlG}`&E@MibF-k{y!8EYLD1$=|EO35<%Ks7VBk^b!M#N&tx;+qv46@B?dL-SE^{~Iu zJSoq18sU<0e*505;6~GKV1G!}IUG#jbqW)UN`;!bSAemkwfQSe_DQ>b4H^MaLYgp|>Tq?Q z0RdUc-V?LtvFg>J3RL9s@I2KiP#{FZ1k#MZSz2rqYilcY&`BEdhd>6R328v`)#2V? z&R!f$N_K?4->pFT!YeEw8b32L@p$@+*6_ysPGOrd@g1?p?(cs{hLo?_yN>V$A97}V zagcZ*4LQ5hYf=P_yZ{gzdHF;T=?t12Nl7n8&jx#gLF6+qd1I+k;rq*M9=-+r&H&nx zl>Egg9Oc=@>MTrKUx?rpz>Og-(#AeaCn9EnospG9e{NJxcbeuoDbJvjrjGV0RZ;4O1hAcBC)2R=N3rPsfx(o*+uORTRM2R4!jFDNoSRt*&52$#k={P`?s~ktk zra|~cBA{g;R?J9eTMNp2tcOIRFj2=Vl#*wRkpl&Uzjs3`SB%4-MuIdmRdQ;wFGvOP z;l3|DO_t8chJ+E0&@*Ss%K-SVz|+wzMyaXE7vfj?b7Sog@%FE`ERF{F7hXFfQhEmX zDP4RADCdKsdSoTe3UGMvfjeEtl-dD~N^yXq6Xrl1H05HLaiU>?D9<65F_L>;Te&}X zb7o&U9U-z+M{0RM~s|2WIbf?=oid) zjkV+b=$aJxA(CWKgr}VT#aMQ=;g}!|P%}hC985>C^EAP=&e>>#BPb3VPg#}Vd0y{= zE+`x`d4fVU`(PH&|Nm$U)tNPBW&!|3*vW)JSPrPRf5c0z^H3q_s!#@`g?Y35N4G%orb=oCY_fc-TIF3$(>z{Ut7ca)`=b)<6Mz{I8vF36*c?^a zY+4K+x(owSG@4!6Y)=$JR3zvOrImTA<={^J1^M_};KldU{18TRSTk&}l#tS5k^TT; z5D)_Z1pqQbMMVGrZ)9_ovOp!Bwn$8fd-k*6Z6pw`Y%GCHrz=rn2>kP3)dGE4cR2xJ zR&sy;MyCbP1h-7 z8Wo^O(MZe^2v!6vAc7Il0$@ls1Sk-I00l!rC%{sG`~VSRNBI%vR|GKT8uquI5>LCj zpZsG1maMheeej9(RN{N`h3`7>zLk>^f49NsL=!q5z(3lwWGxnRS}R~$5j%LcWgUTQ zPaQkIVNJT#|dXO8fQz-sD}yI)Bd(`FW=eP=6372GYrf2 zYiW0A>c7`yH@=j@BqweL8g=~2HfClWF0N&hleIhhqh7Z4y*3nH2uf=i9pAIEyJ^zO zNY=F&e%N2%!mqMui65WE2p5gJTB8D-Y}0nFKX$XKT|-uNC==2kCQ?5*K&2lhv&hu{^Jj|9DSO@X4bDY>yO%&i!^hgnc9}?WZv=jM9-#X zAFkET*6Yi6tbKjOcO}Fg`OM4+B_4U0URcr5>uv(Gw+|op-{h=YciY##jSon#@?d9Y z)5%1&3G&&w^AUOQY|)0Sw%qi4Hef9A%Rb+>VEgd=M?TS)%fn;xZj96)zpfx_*%%+( zaht3nS+e19IbWvKo2>V@{1_P6h{oCN+A<)&7PN1TjZ7OF-mR?`lM%MRrGC70A9<)f ziO7o59)D}1tW!jrB#BEEMx<$RZ_OGnOLyS6#HZEElJKwdnFm|pO6(l9Daf%o2ROoU zwEAA|)B7Kd=aRNf4IzFytrHUcwe8*SY;Xp`D#OZ0!3T zAQZkbNBDJt;i+>qh|`(F!#p6f`3I+n29y~jPksf1eQE-Wi#*>6KJ_*kO!RVy?hb83Q8m-E)|-> z^=BrUH60*!*#uJnn&W1lwQIsL$|@rANE?KB6EhaP(o&nn@byfOdGDG2H7j++v4J7z znISo@0MyX5Sf91yEdO2Uj0e1&*et%e5vz|rKcBt*(TNj~x9t7)G~=fnP43QZX0?tl zW*(XMD2BujXEW@yxcfAHoHURib_!e_s zUh7l-XNK=ttN5pFd^|I&(9Cor#TxIG>K_fGIAz*DKC4B zT@yw=?%ny2`XE&#eTDnC_}{Ke3RcLF6d98*2}8B=kU{!WEba-J6sTD9b;{6$h1}rz2&wz~OXRDzBG>Ixe$z-dWnu zilt-4JdT$gzwnnE^_7shES)!&s#9Hx(zYz9M?&qqRBw+-Iv)9UUVg&&M$MfpPvZ<@5NJN)a?;FvFTC+n*+I0V_8C84| z@(Xv@PyA{ssyWu*qP7t-Dqh#7omd99FzFj%%nVd?&h7Uf|KV8qdqg<{(S3=rtXGom z{@A+WvNV^)59-@MG1RsEepk}e9l_r@;-wU!#%18x*)x+c@!s$tBtFDq@T(r25g8CW zc7O~bd8hO{cHJv0-!GHXu*$E-2*YE@N#b$tA#hsuXG|T!PPK7ka=h>UWjT29B;>M` z;t5?`Yo@PKUmx^vE;TD)LR~!*QiP9{n-q;m%`2u>{2w3g_=9(;Zu>iiz z5#rH;BKHw*YA%e(nj;C2)48KdR4y&+0+lPW&t_*Zwz$65wEFdC&7^QXFabZFpj+M1 zVm`_vbUX%BXaXw9$7;LN=nWDR4NS^@Xl`g5;|?kFRK^*2)2QwjIIr{MoHIA|2Z^%De5ADq!fp+PdF)146Nw!GFS*y7W$yIEWNn6`smFY&d1qk)8YbRRY zoosGC0RtZWS2qO@<#+HUGv6^G%XierBbE@=kJ7_k>PL$uPoXU&2W0Z=s=BrWIl{3T zU9R1*iK~li>)rKQe0M3TI5S5zZ_<3f2L#hCYr1?O^XTDRGN4kWdNVK{|J>57wZ?M^ z!yOS08}f;0+EmV95Xknd!lR`$#y@y-iM7L{<mT>+e zGtUf87+l*2z2|P^olJS@t#Q{T?_UP!i^&W*Bi`6{Q@aD?-&RGJIowlsDrYDIJB7Wtx7$|OS+s4uNDB~we9V3e zSW6AIvOP(G`R(&bwh;vm=p?~zO@LBb!Y}*8Rby;efAhy*bkj9U3d7E_Y4qP#ak!DI z-tM3;Yn^e)6S>5l*FO?K-%;0cG^Y9j{u6?9MFr9jnSEwD;BT3AJjqVTv`>#ipmOYl zq9~Rr%{r2rM6mdRkauWAl}sD`N~b$T<)+-~`EJ zFU5Ulb6|Vi0h@2%x%Wm`^{R|zp#9lVug~ijzc|LoMHkD?Z!xs>Hm=Wqp2Qh_%xD$c zUJOB4&W>H$2N(CFNq?<(5-GFhrI}iPpk3Whrp0StA_qTyhuByQz02c5Rr~Hj3uUt2VmkkC`xOy+rPO zp6^xqyLKtWY6q!;x=X(rI(C1))Y1BOk$~r4+_{gHdIL1D7cS_QzNkae{b48ltyHa> zUv)R~I>q5wd1>Yta&FO;bnyWPavWrC`S+{4V~{EbzbDT};&+g$JNWp!=iH%J7bYJL zm-r29#ucbf_l(5k%s+no+Ak}QjxOh~N*m8&$y3Jx=&zFv$D_aiow#Db8JuD&>g#-H zz`*1v&#Q;{*Y?8t8ol}S@rH(D*GP;MxC>KkiLPc^j&Q{((@gKH9?Rmh=&hn2P?dbQ z2ep&>t3$7#x4&W!x}K!B&@Aaxqen4J*D7{qdZuRGE@q|i<+*o7Grmooo<_afR{JpY z`0{uPeOnj2wbQga8QOdPK3mtI8s82+qloi14*DN{B?bIFzN!GeCIC4c&DIZuZIzhd z9f&b9#vO)@NohlVCgF=nLK;w_NGW@Eu{}1>nKSI~*^L~qG=cskpQ~e0a3=$fUkgZw zN7A?t@>dE5KVL;=kT{Dz4SGv&-dYG@UQ6lx^N5@y|J;CQO@4a7*C}ovVOt4%c39fi z$6kuf1klcM-gI6;fXmo*W*Gp(KNUPh?P5UThvTZn$$LOxtVn9C%H z{lr24%ODhGk`w$SYr%JL2z(g^VJ{=O@TugZwh^7WC4IPtaF>D2@fO(?4&onj-Z^BshBo`Vq1qdtv#!UDBgL_}pE{;esH z36cHwW3?BrCw?ks0_b%av`svoDAj6&Bql3mYF24RF zX)eqvGoth79wvWgeoVTPGUhCmt2SNVkh5|+eI({is@mnc8SCJymq1l5uiTUUIWeWx zfgl!EMbcuvcppSr?BEF;bSdJS^X3$a{!!>)9@Y zzT~<_hGO0J3}jnnODt9?rpZ_2F+;TW5S;6(x^v4y{io^C(RxX<{qy-!3p6q?zdxMK zP%@jm*EyC#!!sao+5mEVX82_7tTt`zMNxL3y}cN{y1Q0L+AiDqjg@cS(=bAzGa1E_ zF+9sZu=X|Oz7s^!&tsE8KN2G5<8zxDNH(d~jqLquRT-_@uRQN$AITm~4T=S#XL&d^ zPau(eWm2LwG6wGxdazLPly?@^d9~~NHT?>oZq}@*dzj@&ELPw+EZTN}=d{*g$BMM< z`9VLhWOT8XlSEOz{j5e2XmYT*>{`Wk0_qI)|* ziZ}4)^J3p+^up8EgmdLp{^*1D@C-~PNqy{&P; zStuGXMEA=G#c-sW8V?$@SE2!Jgue_F+SVifWv<9~o+!L+NPXvNo>zMWObG><2Yi2z zP@M7pdimNlK4)Mro#%z5xbr)y=JXg?$`U=g5UaQmv>foItu>GzhZT2yi)Vcrry5g+ z6HKe>hc>uDb32yok7*Iklg#5uD_h`#RRfdbWHYwNRtl6N65M(7p6TfMff0Q*Bfg|ozoy$@2Ib?%Y~q372s35oKdV1qNuJL&NrI76K1wZMhg z&^Tu8G1IiSJzp31)d{1Mfyb}mDEO-Q#jRWa>$kwyTZ`_!b@qSj7VWdHE}br`p+WrU zTYac&Ol3O%O)Wf!FIy{K_!cwc9&PA+MLF}RE_IGLqK>EuNf}O1eesm~mzEHh zISJKpKbRV`_b0^kavIgFguz~nNOcP0_-X-e>sh6s3y@Hlp{qGuaY-oYq1ee^%&mG= zRKxY*ua{_Tw`4Ej$DYhqGe;DF)%KaXxm3Dz9#G;b@U7L(0X523m0hBQToOnFg5oZ0 zqo`p#fN$#Kfc?Ax9qMTirC9cLKxgF>?d@_UVOAI>)wRwB2zg!D!AaQGSyVqGJz5j| zh>}7QHN@?GL-UR&{sRdQ#(o`uII2_J+8Rpw>!Jrg4~>ejrs;u~0esVr6WV1Qu|nJq zpYJ?@(t+waT|5Hr3P)6h99%uzdG~YOLjrmpKzDs{$h*vsh6SA>pwt6-76S-WyXQfC zSB{bm^~pwh3iR03)(TKW{pu-~!FJbkd@DEsF;Z{=D8EiH91$$+n&unJI51IIuLVYF zVa4|i+noJ*Z51qR0z4_em-5vE1XnOjU7v%}B+htpp=xFzBNmXZ-Y)*9UCbQ+`))P$ zVv*X)%>BNYTW-NTsL<(qr%mtirbno2!VHyVK=s=NeT5eNJ2W#4fNu+fR}grAr)nmb z*|<81_ioG}Z$UKV>5x|57GJLrd7h_q#!4}Nb>>ZRboqiod7u&F5Ok+-svfssn)-^YQlGb+|u-jiryCft|9qkPtc6uzWr6v_k0Rw z1Tbj|Pz~*;J&NFct-_;!S-lCzD`7K-%CWU*+y_JDFe-9o22C6urp zqB`KD8%!!SqN;`vDKKe^x~iT;gRl01l*k1}-Z9$#PS=#7?2k{)jCP*Oiz5oA2k%|E zW8=jlqb)5H`@A#25z)}-7>K?!CcD*0NG2!&`572)Gp-6JtFx{VYNC2{>r7gGA)7!_ zVPzm2+EUKhM=?LA`p?MNF$0pwIimj+m_^auK=$;HN)qAeQ=4d{OWYjBu_%b)qnjKqK)WzUUnupmU&DUjpi0zZR})uI1}M;K7=8Bbzf28{G(fC5n#h#RfXz_{K0g^dN+ zz;^0z#*gWI0a}DnPJS>EwmR+Ay8w)7SI|7a{Fqk}RVtJQ zruj}dHB)fZudc)un*dcB&F$;-@Uy`Z=}k8>P!#G4JoxO04fOnp#0l${Y)4(s$=sR= z%2dO7u}NA3#4|8|^zw7petADh%nDb41ESFaCsDR*7`vxbvCO~& z^q?vV7R`J2r;EOm_6<<&KhZBxJmpn&%|LY*%(8d!&P~m@Jdqoj$Q<63!Ot@=1EC}Z zeCi#^Rx1>)F7RZ7&6@C#0lbZJHExR9UHjobH^Ze=Fp6{A))f`q4_59cLT) zNRztu?Jcg>E0*%plw*M3W0_<8I>2yXu+-@V=ViBKQ_w9|Nkv}2cOVkmW!JhwItoaH>J^xE+^a9K`wu8eKF@J^A?++i`ADqKWlgGgv-5HO!KX%^Y5Gm^AGttWAdAR4P>KpN3k zU@CpSCWPf461iwJfuuB)$wAZa7AQhSs3G8pC)LRYC|X@tpoc_Vfv>0M=%wY`_x?4( z6v){$GzbtR8iOFxfLz=7{Gpk8xBwCAGBAi~DFsG0_QqH-HSP1pJ$s?OS%tLy-wEH! z{GVeCkmJ(TTkSHZ3-<5RG4I%5oy#Dkb*?+wTpvF4U_L1K`fMK7Vp`xyEn7kS_Y&1Ldi`g8jt94%m(}2PSW>t&Z z0{PSw&>m@T4_zp#NI+4faWf!BZvf&E#0H@1ZJ=$^SUniPoJ3070^`u?Oh8$r@fnCZ zE=a2B9)ERG2MNj~jpxBmpd}^F096YtP^<&+ObIR4IsX5pC6Y;{|M5Ds@=w^mxVo6O zP=E@0cI#P8#AZN5Q$*NQ{q%e+`0^bN#||vX>dh4CV-;eW_O3J3WRG><1$doSyZ)o@af<| z*R$q#c*6hl&;1(_IGEWAz6^*;=iO8G|CPF>v^pq;eGO+F`UX&+wb6x5aK=Mm23_lUYY%L&p)6BNqK>d066vx- zv_R2HM4CpZi-CXNjS5NWkt%1AJMGxp?ivX@v>yG=KNXYGKcqS=eAYGDT|iMGV*})0 zCq#~S3Rdo*w>PXDCGXDgr**6UomG$Mu7^MdrUOgLqR#^<1+G!vr{+o>JTrfDrh*`) zkeCix1as=1GpK^M8U2IKS*z|Nz#gGa27@{h%|1e450uWk09v|Gor#c{fqBytp{KX< zW&2C+>)A>y3?d|DB6j~0NM(+n+O6t_VTYe%1=-OvFs(nMK9EPCjAX0zR6}IVB3FoQ zw3w)2k^dy;tCiN|P=FG)W($)D$-P(yGtjEuFmGiZXmcswKS3dES11+;(d8KCh&4{qvUjC)rg!v_|IEf*(*7n~7j>D+cj@K1(r^2v-s?Jne;cC582xjm?5HNA8M7hK%NGCtA3n5WZFPAT z87a$S(}J>i#es)-mmmnVEB2s-t2;oOIxEyp2T!#O&ZoZ|cgxJ6+^o+K5e|B>Y6248 zyI~@&yRE#JF1DZ|r1pRab5x{)3q+$W@Lx?O-%>y8c*ya10nftknv?8@omu8;ZTC<; zB{Sezh!!BS{8}J4nd_z9N==?x3m2M>s}kWg1KurObpOM@$6eGCwiBPJ8RRY6^v{02 z4Gd7N)RB0MT=kUd^)3iJQhhf+KG#x|RY}vv6ptl=MYHlpvvX}1BNe&a2F02}sR-|Y zka5W*$_^Y7o@MTTWzd{M+AssSC;*Z3u0ZS%5CZ@O05d{GHUI#Bb-Btd;E)(Nr1!|Z zckkUndWDDtcJf%hHlcMEi@zvj_ZIm%Td{41xBnjFzW|~$1T-{oS6~3s2<`vg^}Y0M z`cv{S+HX! _fkH0G_n10A>toW&pt3tlgTs z?|E&rws&iiHf2Zi)?{l*){$j(#om^+eryaSLIY`of)NCeq$?pBng|d=ZqY<0{S1L0 zPy?Qb=>P#@`;F)keN+G%)pYC69(37zOer*bU-!=@d$u`+_?3Z<7AP}sNn~=rTds?25YTh z-CtXl5h}alPp-`mTK1lMdh2dxjrQ7$?aiydZUw#s)YLa6U4qB<^5g0j=ZfJ3m6kLh zoe6^cdxS9C?@4uJY;wDHWX-JA6F>|w5OT%Ymf)|7wSB<)(hJ*C4`<+aG!_FGxVS|7^v64$9N~p{uK})|)o!-}a;!`Q2`A%W$_z=U{RX>Z+LC~xs)*FSMqHy-1G>X-b%Gd&G$ zh*__}GcspnE}w%4$CMF9ZJ!*&=@A>~I?9~dRYqy3DRU4t z-}>@}&bxTY-zTadTzWzcSJU#Le+DIH_u0I>K?LLNG)m_{u!?m-xPLDYi20pm51-$j zp5bg5N^)!xhYdUMi{|#qc7|Y#B}15V78oe_6x77d)AvX}zcU342^#XVcxYy1qW*1F z)vJc(Nyaoc`pOKEi5WHa#KkpqPE$`FCWN+TG$y&LS0L2Dy~zk#l0* z6~ALC)W`X^-51i?aAnpQBJiBjdG;ufXv++wY5X zFyvCmmxqgQG5`EQeHA4+1VXJu_8dq%rN7XcSS|kOsm}5#dZT=G8eM(UuzU4Xm7EX|RewOE0uBga z_wf4POTy*76W>p&_J%-zBWVvU3O_!jf+qx1jRyoK5grgI5gZWZ;zC;_cxOiw&JoxX zV-eUBToKqOMy&D?VN9ng%VHU2vdc)(qKQR_w=tTHJSCpdqfX~iG(Y4av;6 zCzKybPlh=X^!oQ2{#So$hzEp3iu`xI!4-kMff9jxqbdS>!zcpwhEN2LNXv8B8}VuB zjkrhBvl@@(&y`goRkN#cgQjtt$QTi>=7*d#b2HKF-n7I#dd9h2iqD7tA34}~rFmtPf~KK=2%i=Kw>;yg;fYZ#kh6B50uK2!MCeA|xZ1CII6 zSWPBA#?{d|Udg^i&zCMYZ9_>@z#()ReqG-RdbZ+5$`4L_LN?1-(ip1r(mg^ z6GT!f`2<+@h;mL=-r@g!FW&qEo|M${cGVXG0f~s>px0+wPjZ3-Y*!h)6ow{gQyZ!!B zYEC`+!t8kZ`M+zP4FOGbRxt$sZo_omawkjc%uYjn6|QA9hk2)YgT1a@Ry1VP+_(Ey z=xACMPqt<3!1{L@T8tI3a?c^!I*zhXL(RlgC)x8>^aNB@I!+Vj;($(dnFZuNB;_#r{8>Aa>cPUiS^l9RykxA?gQiG=h@*|JNl~@G}|(BtZ;Xm-H1tQ(}H1&AeJVPsG%$WS)V*VIhf-%6|DdW3khmjE#aayJf51K6FRd_LyONYJvL<( ze4UzK3};0{4$l|DS;P>rf7+SSMp;?Vw~Ny;%8|c$)|lU!?%$vxWH5q?n=zHyE=?H? zhO_A{KE0r^@LdVzr4&4qd|i4tD%EuOqE8>K>?jl(VhYhOhN6|U<&100!X{r$yOuLd z%UvZ#8+>g(N)JW{5b7rso6?$w3aueX7lvX@w1}ai^$t0Mm0G(YBvm|Wo5K^mS?{6D zq5)y@>|v*TJlLySPj!@*4$jI%|5Ne@A`j~5zkQODES2MiCW)o9ND(%JMy<}eZhVMfz$@v81Dj8hA5KqH# zt9b8SWi2al3b##^B>hg3ImA z%b6KTcPg)@%~gkA2Ax-VSsiy>E=8uHm)yh<^``mbbYJm1vleO+r=I;jj?WtDQ_Z!_ ze~SXTid0=I%~-=I-&+)*UOpjz7EKgIu+rmdtN#-qOm)jly`Z=sx-C;{c(CaGtY6Jt zh$5aRYH?J`I}?JQ;eBa(FsE@&SZsNlrU}#WR;M9aoe_I_=!w6XHp;x7`sgBgJ;o10 zAUS;RXzPf`bJyb{GfH%;wv@OsTB8X5`i#tF-cEgWYKc9@4?-|Hd@_G^Zm|PpoHHBi z36Aro3gsdus%H(pRL8ELtEsyK<$XQN6N%yaj)cHV`0kb|dyMcW@6&uRFP4o={U=K1 zaMbKsqtI7bf=kOUphZuniiI5c z?&^yi^p9QzaSMOz=-24OQ^!;RG4KiQ>Rd=_=~4gJDzBbm4dNXWg4N;5-TS$}ni?MT zHC1-kaOoism=5W%?Qme|>Z+Ly_8mH7D1k+UsIceoI18ROUAckUxc%Hg^#%LHKi+@0 zCdd^U*0jv3e)+U!(7fDM^$S;MjL_b7>xBQ6%YgvX;nD1L8w(!l9vl<>T`LHgFAE4_wH+{1}z$`r`@E_YNC>=EK~I^;k}N=xBITK<4iI{ znc8Io(;m&%jJ%3vZatSt^Sy5E34N2{>!*su3we2l zJv`>>oaPSFqCy#}6tfLgIKh~%nI1%AD=F$5XLM;HtN(eBuiy3y_Qg$kUE7InG#!se zsdh|K?FTj%Pg_epL=X(_r2+VS*3y~(3f^)}XZs_~8?$bizeV+J6!lIztVBP@?weLJ znMf-`wX~@!bp@o5aJvL4>v267dn!Y@6SGL z!CItgYv~UqpN*A8R6`ySXVq<*Z*u=Hx+^u4b55W1T_+e(96+qNsW0e7_f>}}%r0$w zZv1W5<4<@Wa?vKP@rxKAXkA=8h_{uwBf_Ws3W; z*fp;2kA-WU`}+!Z$rYdo#Hnv$E{8Cr0v8QD+)RF@SATl=fz0#A6T*M`_RnPSTU4L; zfo)4MiZ+v-g@uSt!!>DN=Z6+$cXA|X(_$l#8*RQ@44oHhR@b!i zHBtWW9?(;=V5|2jzKf#ld~+9OuAWyS#IeNiA$uYS&Vd>Q4^(l_AX$1QX{+g5+@5v1 z?1;pPp(WcNT32mp=xD4SvD5J0)BS!hitL1)Zv}qzoSIMk3$+Nv>>ou-Eguzbm|pHI z?)Fu?nxs@9CBvS{Y|KQzdWD9z{&iCdwXEGjRQ(*qup@s_%}8k_pQxEPkLdTo6r{ zW|gHF(+Od)f$iEB;&&7ujk*zRU2!Uxwwg+nJ|8AD_)E*fwg7s%e~>puoCf)q{zm!- z^u7VdL2lplMnN%F9l+K{YerCk8F&nBTf$9^4^5E6WR4AV)6lcKP%zr4ZSGf~vOI>q zO*yAget2mlpErJI0mhI5ECkDi2f}5Y0|a7*2bO!2oN~ERtYQfhf>_`y!GBl8Oz2&S zA|G{Xl*2GDYRTw+4k90>Dr8!&>MkgsSs!(=6)*LTQ@XT4MyrgEr16hy{_3g|g5rt~ z2>zwUg&YuA7povZcDOEoKyvX11jbrIDoT8=3ys0rW_D#=n~=F?isDG=yKfbe$W@U5 z`GL8>351Dt6-AhOe@G$%MZFrW3a&tJNRc>(P)B!XRXMhD%tIhWND#)aRb)q1b&x`@ zVg)``bxGRxA@a!56P3ucT90_6A-np`?-$YDn+?548sskI?Tg}mt0K42&2|No&oT0= zvjWItToe5foB!NtopQTapacbJG;0{h@cEY-iE(Ljo6qJxa+K3JTS8#ofAQI2DqI4} z02Ku2e={0R4BM*Dc*==!HVCT~nHQBzagJNnO$KIt$f|-)2t>gj5Jov35b67V$X2Nj z2vd{UYsn4>SCC=|q`qQ80b;ipg6gsX^Xx#tl=Flz8SH>S8I6K=Es)jnGmBXW^Sj>v zAa|VFoPuiV8xrz_0n-qIVT57M2ZCka15?uGjG)57WjqZ{j09Pl{rSiUh{$O%##KTD zdOQxxA7}%sY>G1bm(_Pqt_vb@O<5Pp7+Drw8K=XnShCFGS zzyz-qD}pt)7+}j#48g-lP-+MgY2)8zDh>#2xda5{Cy6Qtg#5lyg@8aG`BXt5RM|cd zRC_?$?}I822>F?!iUz^fd>0iC2!z5S2o>;zLRv9~Dq;w#To|VO9OUf;P3658d{aeB zbgC*bgnwjJ8DJ3Pb2D$H9yISLu$wAb!dO*{A^tO0l@1Ked`xy^P9RaZ(>R=}X)Bq+;Y+wUYM1KUrl$U|Dg1a9{dZ=mCLZ!L5X8 zRJ>}&x1Lqhz#~J->cWqhuFpf^;#cRj_+=DV6%bIsrK=2$0Jr6O~~h7Q(noD#9}&#Z5=ZBdWfxz4BdUFBk^?tCj5t#tLb{ zx=aOX@PzBS2Y>pyL5QKq)omCCl+8|TlC@?~`cgynM+9@a2SWilUkDQ+YP0fN$ShhS zkcNQHq!sZF2oNNAKrl$>fWac)0o$mwNw(E?bA3uEXCAw8Rjz9`bt^Qc(WSK@_;a3_hqmH0u1{=sEm1lAYtMMgv*2n1eZAv2-{kYtoku` z_oO%w5W~lDu8o?1y%W2xy#2<`#$v(~f^oUcb9a>E-mCvf{pY)1&(7_}v45}rm(z7O z@wMGST}z|8{>S{4Pd#rYS0fXOGl9tm4gb|R9ZB>)?0($r`y9O?$B7QMBs$PE3wO@Mlw^I)`ALQ@vqoK>s;;{Rw^Rul~vo zZd}XFxA1L}&tI=Hvth6Fyg?Bvr7|l7s&FYP15psHbH|5u}FWmO~DsB_6RLUr@>u8 zPPn0q^h~aSC0z}Uur6V%5~9k5aQX-#5P+)Bp^xxIo5iFx1O;>m(*?mHFffgvg5#DT zPz^YOP*JU6Dj@*IAMMVhPdY; zIRk=@$8VPX0#%naO;Ov#HrPfY#7oX~8EKi+bh|S_=fB;oXY&`djo!ShF6q~Zs*shX z|3PKN2?Sv}tN%fySFK73e{R8d$3V~eiI-ii_9_A3vfzXQvHSxR3qK%OJ#kW4*$lxh zOGB8+7qM5ImZ+;v2E05%Qi4<+?TsBFifv zm=QRDFi7|5qw#YZLF|8oiUBbY1mDHNAhZ~zzd8R176M`rF5bl-A)iaLiNiD2SBND- zP$6&wf{OP_n9kK1q?e$Jypc8``3zN2H~k(cS16VPgGE+jAHCFG9{<0!VlssL4Ei8-FNrjcXoH%-FJ6xU3J}J+qK)U63}_oK13`cy z2}iUw!bCwZQiCmH6a_r?QFxYwh!8+zeEFi%4y{&7s?EwfYa~mRvnnvJl1i}-49@F6 z^{NN3vb$P-;lZ~mS+(VLjryK2wW_N7o?PL+H53vLzKM8vF)M4KE5BlOS=JRqcU_WS zLb%^Ic5ZK0RoO8^Z)Rg(;`YE+Yc<*h4bVG9=l0cMT;$kkP9>M(SoYKuC~8ad8H z4VLuGm7#FzvUYXKdVk+psz^o*RmG~}3ZPNQCTz(rL14p*8Dp@%8~JV(a9<%*1b^7l3 z(Orw4u8q5?ce<|MIv(S>6bQ-MzS71uJAZpG2mh>24%z+{2?O^1)hdLAepuR!+g06k zWC-{q_!aMqKd6t%)x~qq;b|q-bq!*gT?t&@^FQjkmg`^Bb2LOk2XUAFTjZ6(SylHdZ7?Y4{xV12?cGEr&+(t$ZXekq;!7I+FL; z~13Qgd*O&*H2fmdC`EJjjwOL^zGHREXF{Te! zn-CFk#HMmXqbP!L5-qVzz{pX^DS&Al#%M^)$E#z6LIb?FpI;SSS~aK|a204^eRKhj z1l?w#p%dgvj&O8Wi()^kZPowZn(foF9!P+M?)-IP47;}MnhPpLK8%|*~ZvHwRj_iQDbmL z0F7?KLA0TX<8Pbq;YTFP7C~&%pVFa9mZ|4&ALSd9%+5+144r84^Zxc`h}O|ru-2W8 zgH|DS{>ZgMsGnGclnIo~Zc1e#5n2@pHCdL^Ms>TQ49}Iay(fQ7*)rX{7>>ph{~=#n zjcj-~J(bGgZ!v$PuSW354V~7sFdNbx2kxA#xQKLwG(IViuiC+5O#0c~&InP4c)XeL z?5yt6pcv~}?Nf!f9U`U+lCZJ|7u|FyTq!AzqulES4dsvdDmk{cn^Ouc57m5o$rh2d z)$~bUtF6_mTdlFVuYhe<;a?O-E)Zh18?H3N4yA6(rP_s6vjQ!D6NJJ*z`MVvwtlTh zcFo(cO|eaScWc@2dU>&5Hv9IK4SEszv-|L?|AtF+%voqPT}^r97MF=|D7+UqTk&T1 zD_?fjM{1K0BRqH9Sl3yG)ue$?V@)M5Wh#SWeKYq$#Nhl0-T!zORe#?j!-HS{mK#eq z=B~IU8e&$?Pbu|NsPWX(X+*o~{vJ1qFse(GHm>jEqaPhMfw@P^O3Y>zc?K314E&u5 z`t;YE^-UC|RHi5vHFJ;g;xSD_}ii#jgV@6dQ-dUQ8;iEk2_dU+ZX6FKzL#IYI zM)-zN9!hKqEivJCjEW1uROy9ouAa-|rtROt#}#TqBO6ouZvsmzRRnfPic{UYgAx^{ zO1YyW{AtBxm5;oK*Zs#<~Gg1*1g&s zzv;>c(!ztc;|_Oc+BK)CsD0GXXw~Ye@}`-;CQMXt314pCUmAz<>51re?NS;qo$){9 zaMWnU@~$9ibU?{2%m_iKf}0cxl~HO|f?N`AE#pXr32&O@tFQPVdhe|zN*TS!(}d_O zI}4IS=Oy=LCkNn!;6WQD$iF}70iCr1j(sscxHiW9=M53;!iSg6nm)4N*(#WgXb z%M>ndq6m`|GVN5%o}}1Tl&ndL#JXGP);FT+$NBtWJWU-PL|r!xRa;HhZ{>JkJ+JYQ znl?Npby!(>)g*W^nVVROiRBYN=a+a?&0L5>g^rotH?DA(C=MZ|CWjd7oxTKi712(< zCQs$r0>%TIb$zj>Vtih+D&DUw^RO1`PE%9)r&VFpYR~d!$-H?Hv61qCyRo#|$Tb$9 zH8LfIQWNg~yf}l8i>{=DJJjfmlU-U7w=kN-zDzSC%Pwvr1^L(2uc|gIj97^`KL{>~ z#EMb!D+V!KGi(ywVe>?Is>;(Wr4gYdr$}iuF=|jHA!EDHBP1CEVI(m&5p0~VMP2Xi z4Fjf78^aHmvqH0FNinNHZ`L$CK;D#>CFZ&~Uv5=~H%!LY zmlk}zG}Lq`$u7kRgJHEU81VNMP|O5u``A&Ni1RE4b6U-;Q$#0a#>JemPKGH!M^gm) zycvY7Tuw2@F|O-%Io}K~GG`?@H}7E;$1@kc&acuhYVL{~DRhop+%aB$&od79BxMk6 zq+|T%jlM+NS^H|73!Q84>dTi_OOKbHn!evR%t-(wboS<;!-xF)7shQxoH;^$$Zd|Cg!I zqh30JW*3t9ML6Z~h{&@a>)jE(yU<`Zy*i$Yt0r{Up)+1~^GSHIKfMB9w+RQy@9*X@ ztiz64uQnaWTdY}Iw5(*-&ZbmAG-tY=>d>8yY{!t2Lx=fo{#*1hd(JaQJ3Dj2sl+7> zY4I~({@ZlR!e{>1=rxe#8h%l~S{T2o2PiZ_6mcCo292LK*hwJdTfh81uC>(|aCsjd zNFh>_8GZa+P{o5=Wn}n)uY-3NcWih0-_V}jNTn$Z{;RB+0o~8?vhXElE`*;gnp**u zAtei_$BUXzB@3MaJSB|^rypmi7`fSboJ2yW$dy9l^$C-yr_&GyM7zC~?Am@mNnj$U??UC-RdI?swRA3@W3?&j;qvQNva`q# zg^s@2?>&I4zz0Bt%2Uz(R0}1ZOSsA`iAa_Euh5TjoMUXzcyqAtnO6$-`Oh|_PFZ7zXOAfEwA`8L29-msMHmb; zF@oa7Y-R3pVm2JU3mQ3D>5){N$(Niw%Z86>HA2&=VCrMjMwq_meTkY85wL}hRMKYd zH#}Xod!)-G%>C)*yrrgA=u8)LGfuf$G?|#We2ZP^PA#Pl2M=J-R8z@<==uYWVo}7_ z=f(^!F=KFqlAdB-C19ZS17l}|epiGsQs_Vb(&opkR@KzGL`2PrK=@Lpc!!1>^kq~9dBy#Zz2B$r>wH!p6Qud~Ddyl(*t zXFYr}QRdG^LGt{S9n_V4ZiPn>NtuFRj+U>ViK}(#6cujz-n0)WuDFPQNaWb-9x8#_mNi4*SO4qxd)qXv9tI=9DsX zUUivYRA%?(UCRarr{Quk?5SvKGYdMIbgFtZ38{mnN#Y}F5YX7Vm%+0aL$8m_EpA$e zgZO1p`ytU6B5l{Hd0DgoNn9Iag=S3OAt_LN$*!{@9eP5Ap?CTBzI!7oD;{4d!T{Xe zw6Pf*(HRWIX#;bTS}T}}m=h{l_ai56f%ec*cS)}Eo2+e;7?7jO0G$$abIx1-DS*CN zm}#wHDf~q(X@7)8h?CF>JNZJgPVaHNARMy9E6VNKe;rDQDo;P#yr{MnI@F&XlDIj$%OT}ZMj>()42DNNa6Hq`m`c%Hj1L~51P{Snvk#+47TK8Cv>PfWT@zTT`TK| z5;w`@RR|M9qL3aM%fpl~f;BI6QLVT^-t2VS6GRF9bSYo9k7;kSJU~qvLBHBk;0=+# zhBluXco#RM8-wqZBf2J?-lvCHlJDvT!p&T*^nB+t`pLD=f;>Z|!J%$i@ql`> z-D`8rZ?Ogik32KfyBKc!g-#AC6^oD_d%l}}T*>2(y|dCeo@cBS>&WpRtmI)937Djn zh7oW!pyF2}OMLXs z3I_5t>j}`ArSsuSmuc3j_~=z2{#W~Tc76kUC{uE=5D3}GlZ}dV-b_gA*5k8asK8C8 z3A!S?+_>Nf%)%|?n4vgX5Bh;peA|t7E&iZq**|l0m1TkAv#~2fumP^LpGv)i;RmRd zhoU5zal&&kgQ5%}x_C?y>F;mfHQk%0QBx>U@`=zGz{oJzMYx12y(q3=xWHG7#otcQ zT+9hW*0_bzQZ$9nV&K<)BhqoJ0-VRqD|3uZkrwf($ z&sRJ22h;!rar5*v4;#CZ8*GaWLACG-rm?NMj4$~M$3&Dt;-hrwa{*o!oFRK)xbNl< zH1S0CZ4t{R^dQk~v8DI?W8%JIoQ;U>~>|AV1;g*biSM(XVWjCerQLGd3t#&>6qxUYE>{*lW^a$Hr6! zL=Pw*eRGd|F9Tk><8y>=cgjq+p$X^&aL?v#xurOrJMisZ&36$7gh91LI@vA3PId;z z@)Yb^|DD2MiTtu_D75N3bq~9#Kx|NCe|D>Dd?y7P7MX830>^M9HQ`s(`ZasTBn5A2k*(sB$ve>c&r zaLs=GuK|9}mTL`X&9Kt|ve!1&AC`YItWCRThM`ffJWd!w|8l(1)>ETcv!f69brX>u zZ%dNv0Krv1t3RrzXU^JhkJEFoeD>=L zf4*o)Kt34azHkDkqWpXJ(~iSeqz%%i^J!30JJa%)yp+$E0v-@@Atwy2LdYuldEYdX zsUu7B{IOA%Z(r*@?rZxkl370x4HY_mTO93PD|a4EO<61xejo^~D=bu@2sw}iL4}rC zlM8%%jp=J51B|w1wYhwE=huzU8qy5Ub@^&s^2Q{W3|amaHRbx*$pYbbP9|(+0(9Huk-!rg8|GCq{n%;YMeYl1zBf- zqOQgbhYOtw*AGhnV#F;nA{R>6XeP@Het|9bd*p3fu;gS5kZy-hUxx8W@Pg@hUKDh6 zKJ`Q4^Q!Jc(2w*IR{!g^>o~<7zV9VxV~CCS78U{CIFgrvv}`g31Ywcl&ZlV06u(~H zogf$^Wv;MV(=;kKv`6UD%c+>r8DOgn9*wd;d|sd8xCx0RhFMLi^e}Y9vM(}X(<-uQ zS*3D(!K&sA*+URjOZR*n&mUE|I9gCSY>M`mBOY(IU4B0A61f| zv1ZnGJwR31bZd=PsJHyHf7lF_37#=oF?l6u89LoqsYt+w68O^z3mxaUS=IAr3Gz%%R2u$S;+{%J5T9*AV*ef0F^r5!9|3Y=Vl>@I@x;v^Id7$v!Smn+O2k_4- zciuUKL|3)*eBTG<^(w>AWSuyL0U(Fo5UB42r$d5v;dV?`kxRFB7Y3qHKn2Sxa(guy zHQCg>cVmCe<&1wwaA!w>v;Gj4=nN2DX64SS3&{|wcPM2g%j5|k<8;G%QFzcPa;3*O z|8ciL6$p+yg!7##R>xNkyfc*VUODp`2dup-cU~N}Hm}=xzi@=$bBFV3hjQO}Icx}E zw)1-76N1Mb4p^yI?YxO_xHAFk_R71rKWkua=Vx@dWYf~-YG(c-Z4an zol11*nZ}3S7~1p>;XUt!;6siWKJ<(cL+=&Cm_J5@p+miP&nP2|?@)<9j16(81KZp& zpmv4TuyL!VDrA$3ASYzlFDtMW+n58mIRS6%HQzM;Avc}c%!s1=a%cb9z}bmq7b4fMC#d5> z9Q0Qu=wUXx7WP*IT3_(XHMevG&o(sM`7f(mtSiRA)Lsk0QwG(Z0Zb39)}|a$%p zQze@02309^j$GU!CrMlPio(eqZI{x&l-}McRhW0oSvFp@F*X0sp{8rCoOtFg!oHYe zI+Y(6Q&=+%+f#+rH!(}l&hHuTQzJ{5GkhP z%=d}p+O+gdwZE9M&*4cBP;G*`x!TCnlgOp^F9pf9Q34DdkF0AcFgY_yBfakE z%i`xG?431<<4$3>;(uoXX>)M%^A5thP5`&#dSL;C#2tvC^UlG&hXB)YEQ=mgNOmY+ zQ-JBXmc>t0Qd@8SKs@hMl0QGLnQP3_5xp}7zo8|_mn$Hq`+%NqG}i0S@#`l98G4q* z$Xn@QBZ$yDEY5_n4nuE_Ck8 z&j&GJP}A5b!^3O%f#i1L+TWPT=I^^{ih$y|X=Rxgh?aDU7q|%oNaA97sKz^yN z3rwrBFDB3Vv~IMM5yKp(s6kjR-X%+Q!K-fWf78z${bbk8HqIN_Rgs$ ziQls2H8By-=ztMj?u3d=NOw_-AuwrmG-s-x_7h^hV9#9x`=@n$Hd+v)nzmIV3?Wah6jcTD&zoJA$<<8i&ydl@&1h8^=!@V(|zi^u; z{juBv@n`wR&8-Iz{z5Rjvtfq=EC9P06Ll3C6Bym$!xdu-G+#R|1K~M2o_+)jF|5U@ zPXIo`lyIu)L?HfZzH?V2xC9eOzo9_a5lzf=EKc5Kp)O-WR28wv5=l!I4X~Qa>8h?hh{BUO;BbiUPu}h=k(Zx1m5{Wo(6M zCf3g1L60=-8hQ?`v?+Ru0PdLDFBR^dM-b>jXOL@hSk?C8{MgGT*f;RluS)0K7aD8j z3Ue*^&Ma%Xgq9tIRxIhi19U|E=ui}9oq~$Vmc*~s;<`Kd_ot2ZoTUhjQxlEEwk|iG zK_I59YKvMl>mSGc6esKqG{n#`y58i!=>)uwh=oYajd;Z~qGNv<%go2DHD%Sqg-$En zR+S@nurL8x+eWxz+lFhVVSsB8=do$x%cJ0DI>ixN&O~E|-^B%S1E?y!8t;1DYs~GE zele_UO78sxJKG~eaneBEZ5oc10Upwdib`ArYi@WbNlMR zgOW1kqBIve^ImP*-THzj9)`aGYajvp3_cMJLK`x z$t?+V$gE6QTPl#uaZHQ^+r)8~OEWz!zcmI`E_kP`yRdoo>eJ8EUm0xRWgco73>_x^ zO3@v6rd*gine|m^lRF#NGZ~M$l5Gc={c_B7xf8c?+!5qT&Tu{E`V}2wX~#pEnYrB< zB6~7J-oV9(7dk|D9bPW&w$5Z01&Hpb`t%NHe!l z(1;~rWSK=#La;IIyh2?<2D3|01||Z^RV)J746QSYfI*>93fs>Y4I-1ajH_31`T=rZ zM9vPW(S@oKV;>-yLZAu1Y*EY{crfeP%y@Aux0|M97djIU>D97Uuk0@H1wfNF!YHg^ zL{*yEEeHbq;8C<06vusc_8U}Id*}yYoAz;*q^}wWooQDJfg>ylpwC8E#Hd-=t7PUy z_Zn_hj6@W;V#%`W9cLG#F$cN=KsaAG_P|{TdsrL?zszdoOs;Y+EX``dBmiq*ye`XL zkSRqZg0&(>WagNBF=~o$kmdYP#ca`KUWjQGy9zrO-HXgHS&=l*7)p zV4%<$`OFK0_FoG1#IGpR5VT$B4keW137|CSnW(@J_ft!6#HgH3WJq{YhRGcRq711t zb=*b&@{lOBH>X*}0ynbOoq%g@?2_=bUh{Uh$D7XwNoB*U2L$#*l!mAa+u&7cx&2TDg-($xJHnBfwas=PqklV&rxI3jI1l~lSxJW8(3!8! z$IkVY5mjwi*Hxqf>N2Z@A-0;T#cV1}jZmP}jnbx~T2LJ@J`Bd_y%QZdi1B9bAA6iH z_{0Ft07B_&;Hm6?FZ3(n3Df2}@e~T3z+FG*lM^g?P(hFPhfwQ6sviHZUi2|Qbf}yz zDP!5(_)>@+wPSXA#7aK@YHaA8L}Iqj*QH^0)spzhlmy+hWT@M5D)_Z1OPKsMI`_LZ)8@LV}X;FcTh74v)}AJ+j5Xx*$9zbK)JU{m1=(>4$L9b zhto)Ub`|^gI{g4JGDJl)0AK(HcZ+@L?n$I4Xr5{GvTj)7MzIC|TEnE8V)+=(ZQk4s ziI-)KW}r+t+YN?f#k-vc(PYw{-VE62l=Fv!87nI`&ISWkt$b(QF)CJVDuc|Uq{zHt zhKZ1SyT>!j$x|o!qWJ&-G5|(208ni}?)JU!cl&SOZr{!2{mpG_ng4TjyCtnvm)o@* zj?28il8`C_M2(DvkRXvDf})Th6@m#bAP4{nIE%yyF;0YdzzNJrB2H%jNX8Va z>$RG70xLPq^aF2Q)5g{%E0OYP#edOyHlTsZpYbJGQep{~eLmC;uY1;q;V+xUDyj~y zN~uEH#dd5bV*PEN*`BqkPnnh8cU{T0eRq2O2i{XXDYL(O3f}g+J8bvV7sMfXtL^ps z1m8MCG_5#5>k*4$86nyp(Y{vl>2I2P`saOkAruyf?uxA0)V=-rqMhrHW`3`_RZ#_5 z((9GM)q>WRQ%fzwdo6wa#D`-^O;dmrhN*-sWf>BYmMBnQGB^8m5| zvq(_V9o(gO*QYgWBA=)U)U1SIQ&+7VpO)4KFOLM;Un>{VS!%6%CRIS55V5n!UfQCG zC7OX0@WzBgOlZp-C zp8G@Eo|5;kdC?Y8Y%f!3JLPF{`0E<K2#2rDXsBUJCo z#^Wr(EbWfJ>|C@hb(^3ilGjJ{8VUw~J_A*JG=G|OU(3xk@FY&euGmq(<*QY=qJ6cs znl(r|n8!A`T!g8~s;hq~crWn%XhnbjjeU-PswP#Z`PgEY5lwfsB~SS)QGK@Nm?E*9 zGExU5ROd(KVHK-)@vnlwoH&2HlLZrsii~A>TmD@>8h`gMF#*8_Ylk&CQZ zVE=}dtu6wN%NHVvwBqC2UH-~UFPQa0lclvR3Kg8CXL@uS1c@@#SQQ#6O=$cAu6lS2 zmr|2z{v*~mEI%GZAuXv*TTQ9F-{e=;S%S?YlcE+`;{o{ewO$}#F78Gud zhLy=GVauv?3coDvh3?j2-Vf$*{`zRZaQ{^YsP`plLWm;+k2DBkxY>x5b86DEoT;^_ zzOse8jBcekWGu|`2IEytlG4LWEte^HP|`O+CP``p$cIK)w=!qZ1>#4^e_yvq8qzQs zyBd(%_sA9All332MCm$)B2$WdYw#kZCQ1s|3LWr7Z^Vn;24L*!?gA3u*|MyyR@7EhZt9W0Raw!r$3jU}1$ls&h7qXwvNBmsi;;vQ-cE zUrr>|{8A%BwU@{XSg(t(ksauo`lKQw(AF#ssT)SzpsBHkMSh8e1BwEY{9g7wuuHHH&KdZ$L-z_FB znMI#`Tkf!Xz24K0g*1RlMli2MyAc*Idb=jx4Ve(=aN8S^M{W~MNgS$*%eCfad$Ql> zfyfKM92w5*$Rsi7=dCK-xOq#y6dYNEb8uonW9o42gbWtJ$;8h0W zip;+zha=F+#heM99b&d{AiuhSiY;T&K9nZ2y9-0@S?T^Q;At!jE98&E!_VnQ;S zKQO$WswOq6@)V%>JL^>~w`71J$Z$gWVaV%r0lmkHu&O13W}*auX_k24uv|Q{H#7S<~lEk#Eq3kBstdMQ=7l)Ak25dexHJW}oc*7uYWN z!t2~M+@mPgHKawwgtKcOXWsZj6*vJ#q#e-i$MrEG{umOB0`XBb???P3X_8lNk_v!I zu+;f$w#CD<9oF+wBmjf{Q~2-&+iwR35M@b*Y{~@~9Epl}Fxcx(JjlwDa^K%cW4owV zE&sDdr?GOAu%l|!b#nm znLr<_+=wA|Sk6m&zcQf5%<~6x2$qIrtAE#r)l;Kt>w+J*EO$e~U>L^8&$tu_xXU8U z*tY?iSumgG$2>vYsifw+1Ls>}CmgMa%933?pW>&GU%^`L`7CGrtCtp&ww|M^k^D=S z7fH%47O#BJ+llUlcRmw1rouqq^{p4s(+y-aTUx!eI2V;|IC!)1LNZk~R;ia*wJ6Qn*V;C7aaw7M$|Gjsb@#!V z+8Z}!`C>`dXfTSK|2+etT%%l7#1spPL%|x3?h!O3|8_KlcuqNRJQ}y zBDu)V?3xgZ1PHr!A*L{JQf5Y*JTz{xI9+vq#)pd9^sye2vb%mXJH$~O$ zX7i+gZj>1jC>;Eko1lLpPd(A`p6kUvk1>#oP1j(_JpOo`oShN4-(*FA`KuBPU9xJb z)OTcV#$=c?E4+|`qVa(kWaqTpDbfFbrfL5|12ifl{(;+h2LFJJMMgH?C>vXzu@x>^ zMb1WFjEr2%dhW->*KJg9i^(HP3g@DWV4Cqni6%{f+;nXFwCBxIRm=cFWWfpZvi*m z*%a|cM_v3`eMRl4^7D9#L`LAQesq(=%i&Zk3Oo=Lw8&cCzv^A)n3NO(Mn=GK7Dr|_ znaQ=R)SH~mwgL9#_&vaYwIgHR+eYzQfH;@iURc($L2bt|jEw2Kel{xY{;FNIrWhNXPa<9%SKpNMPA~Ma~o)If#E`Op_n0NW_2|{#5e+a zx&6!yFHverINIr(ucm#b-8F9L8!%7Xe%JLI0G(uvct*Y1`FssPc$P+n{#%VG{+SycJw6+VevXvcE}cKaMvw0A z1PE_h2EJ}U#b=H{1Crfx;ZFfQmbseewjXEQK-=DIA-Xpk{*C)s^mA-94*hLur>b-4 zZ38iOu!?gV`VqDr&PDp!avse^N~mUjAC2>&Tx4{$4qtctKG~9%OJoRevbCUl+ZY~G z4CvOj)^|1WkgiP@a%9m7TYgYr>ydga>bZ2SNA7VgY{4!5izLk+i)~X=@^q>^2|IoM zJt}n3+ao{kBD`K(snlB2|MLg!(LEy1S>}xH7wNMYDc>1Q{uvHk(LHX^5i6(Ih+A*X ztqmdZBjY_jKS29K+FLO1-bMm-Uk5LU&Sz&3&fCX$aqQefNnTWtvjsmRwBhJyD}8@$ zx(AI2*|Z<}+=M^sQ&uTMQfpVkb(t&cJt{>+KgGV9&}3W3l1b?(i+G8n7Uc={TGj8< zSnFH&uJ9`}NSd6&=72A_x9~ORNO`UAwDRJzb`}W^`<~nf}NUFR%RKq*zAyt3@^R-GFY< z+aogX1T5?R(BTKRI%r!XdA66jJAKD(q00o(#yKECXz1FJ@lTI+o;|Il=bj;1fOBg{ z$Go`>W){=X$pN?r1NI;}xNHAk?}HER&U*JI@6{n}l1EmlWI*y-{~HOi4A4hM{rjux z4c$#i24kneH{m|{6hGxVv(vU_JnMX?iW2A1l zgohBbXLQX-Nx_uMp?X@zItb)dKxTAU+oP$ObZpzLmX^jd%gl|o2Fxbojj+_4hA8XJ z%ja%K-EfpHahn&i{rK%5TeFs4oFl9^HErVQy_)Y|KBHaX&!HJqo(on{CxCp&rAxar zPg;M>5ui_c=0)8g;rPCme{b%6uVQmp4Cz$%y-LOfW9P*QIWPn+Rb2QGjeeEpDQ)mx zPjWJN}THNDY^ ztXET)iD7CqWtonsQ!RxDP!UPLcMrLnB*0ugh6fVa4=-v^2dz(I2wV~(GhM{15 z|653*A~m?cpFz_|2vE@A74#*{&e$D#FhuB>(itNZrzkd>j#|f}A(;47)oo#Z&bh<2 zLR{Nlkxw0{G952Jm!r>oaJVWPiYH?Zj)WPL2^RteNsUJS^tlN8?O6&zl_dH%#K-(E}P4pJZ&@SdN-cv zayG;4itcjTk=@w{lAqM{`dYeQ(vhgrks+4O&-*F%s`0nP*P!jGd9u+}C)ol9d*@=) zUz+8lvA#bCPc=+2R!jHAp$3shdc$V zGSRPXT__e6<>)90f-Y@47e+BbuDt;BwQX3PfW|s>wrv5v_0ZbZTlHr7Z=Gqk=&&<= ze{Il#X7+U29Xi{5*jV!U$f~#v0108e8BwPl^H1QEKXi_?r_+_{O#t@*-5J|8*V7=C zFipj69lwAc!knXNt8B-?nhg>hM)923X~J#e1jGi^mfNUUlp8Gq7pz;DcL~5wQULD8^L}pIN@bO zK(9njv}~RY*;xB?;0bOU;3f^oz`4y6ZX04_PoQl$2)R5@xoyX^CxAAf+T8VH_+ki8 za@(E|wjn}O*@(Pz3l!oW?}pH?PxnwL+W^>e3>0M>4qkvY@9EsJY$&1I7<$=gm=iou zihHFyqlYK5pfLAZ6*$B;}m=hsH z(y}B%%SItvu|(3c=t8%&mwIe4ytyOC1rSCPnA;%OaH4VBPv&hK1#t!xSj&|dFpd$T z)3S)o%xt#Qh$5ERF@{(cnc1|_un3q9tjLv4ciU5_%|_LbG<8hB>oB&$HWdqQz z2#agk5#}3WSS@G~mW|@PV*#&aK=j!F(P_Z|Q?kNaqXDmF6dMCX$%Y9|ZR4n}fPiY* z9rM|LkKR!Z2vD@h8$y0GI-v*%mW^V)u`pG#;NX`Hkw0Jrkr7*=#P4Hqt7O2zIUD)Y zU^$MH*B#Bw|*O^QgTMNEY0ua7FxTRl7I!6skbSP=4-9b@)Z!k==?lN!kwpHKWPyy>``zdM~kzjQDN^Y5y62s=iB-C)0oMbK7d*P5>Wg9q*Z zUul=`P0XvGkHb5I(p~lK4wwj}eC~fxmd9R6#^t2t;#M1%C&NQmyc*Q(Cb^5Q{r<}? zh5Y_cr+>XtIV<5Kb#1C&&CWlJE|NElL5UC7X_H*DqP4ahvU${kFuiq6it+Z&63|{|7;&s<;5=7k8hE9nMevW1g!B5yOP7_DInn^m6CEC~s{@ zVQIK{%&;F1`^X6EvvnF4V9e<~K1@OZ-$J#3O0CwrpqPBA_2oX`!fa{9BgbjLPakDq z83xC3dN?v*(mdp4{gcw=iog~VL-RJ9mT>O^lOm?LbJ33*&8AlLgqBm*wxBSND-aW- zj%!RvR;R-lN+!0fnK4%bL*P|e57tUkhQaQ-M)OLQW?X;WSJ{8OMoHxb9}>%|*F@i5 ztJEq)aX>(=*1|h5=BZgCsHef9f&dDdQ-OsNH_>+$9 z5In+7xM0vsNC0T>gnFMdTU_FwC2=AI7|m1Om* zOiOx*_2acURe#Dy(sM@fFk$wrT~#mnh}`jlIMF{P2$*LC!c<}Y8<0(Lie8#!WxyfO ztat^vpK^esIDJ}VD~TmZF*3Ch)Rb!FtSla^=P9f${aOdu#>0+AKuqfj_58VyklXDC zP6VfSaMf^W2#t&k`mT*&qL$~5qZIdw(g2YmF=;ALZ6j&O*`8Tjv*c*yq}0MFFTm(r zn0Z!y$FM=LZfw%0hz}VHloq2_NuvTBD!w7(&!|}3mjHEGrJ^WSBb zS9ks%zVEc6AG(_E-}h&!cnVErr)<6N^N++tFZH^;^sz~i;VtCM`@A8tHccX zZ@b-1BNWN#kURvwgEU2kYN*IpqWu4{#few2d9f^mt0pR>;uXl6_S+Q?b?tN&HMLN2 z;|VGwG`kKMerFrJ^EQgA$ZY`yud*Tsc{cj+(~mC$3(nXv4x1J9$OYfdm3!?%9pCPw zc5S$qiptE1WGvBVjOcYxoXX|V(fz=!fIeqr=j0T&S6>#)Gu1@~FsTLzxs6N|OL5lL zWvL&=*z+R?Muti*P82JS<60~se_HiCWMvO_^E)9+>N0YF?$P~y7ycjXipd@;IWkt# z#^?jmMs9$Po{fQGdFpB%n5{eVhmHU;3~^bDNgjR0ldDjg_f?-7Jn}*#BO{-k_i2|V zw*in9sv7sJoWB)>`Idk)!2dHcB%)5fgaNm~yfV{}%tnQZ8xCeIL;3>@8ICy76qL}?JTsi62=gdWvd0NL*G9pDSMT&7L@SLBCPN1K@2aJR>j{IaSXk|FC zWdrA`HW<@oIJ2|ST9-Isv*AgX^CQ${82qAXSpJN#jHio?&;|G$6M{DX4O=XVXXr$O z!zf<1w?_YuyNw^%G{$^WBO{Bq^I&2>Th4g39%o6n%UvctqMaFBbGml)U z(_Ven^N;=j@2vFm6H8`B;wd8d>+HB}DU_B9r+j39+hU?y8smEhUdZ~=R0E%z2qsyk zB7?crpAI=T&ds>oDW)Q$RM)J|gSfHwO4TIgWH`231I2iJ8=_y|D4tCb#$&5R1%G4w zkcROC=UQEbc3rMG44V4cQVmPRLTnIxiliWMEizSGwC9rs*1_-!QRE0KOqwAy8R4}S zSiigM-yE0z9z%_>WLV*gCCDAOUtb!HQt6I|Z0^aKo=i5yGQ?{w$#!2UY=h>mT?sH> zuO+jztYC;9&d6;T<^sCR;!tA11*QcvIR^`L)JQ~?Q9-c_sR%K~B*9(Me0*km{I3TI za;IOdYWL4)bglID4>$?@{gXKE0{ubJ>vHMAdr9Ht(JTNEZ1?lYr5?+Ui$S;jm&zf* z3rpNg|JiHey6#~WCB^nz%86u584QRPCf1??HG3O)(+}b-X1a!#c@X=}^nI zyvsxFN6ah~SOD?t%1Gl=MaG$;z^OxBELREO1OuzFlwEp2q$Uh_O))Bx$eM0gSDSkK zw%3CnDvR&a+P42AmJ0O!{E*xr!(`~lvwxK5;e;k&dUn{VjixnbF>_WOOsA@S6EQ((}<$`mkkI{Q!6`obn7SG}p`<3+2YNBN&xa`yX zl$0{qEW);X`(#qd;=+`U;+Mz(BD9GyhJ>*yCy4Kg33LKvQD8MugV&lY7i%%ZB*9;& z((3NN!9%2%`b?>E9zoK|_Q5kqm1k#SUiLqYBxr^e^Zm(KG{~^#(-~iq!Nx}`5Res8 zMaF`LXnc=0fBhuZ`<`(uLzfUB75^M z%o94`m>k{5KOO{?0Czx$zpwx}6Ouh17Ddt`vuIbTRCHNK#?gDw>CTY@1CDpFA}pdl z2Zp6)N2NuNZ#IDP`92(6p0JQ+jT|r*`yD+Eo%cM+>0dI#A^Lg6r@?F(2ROxfWP9X3 z(X2M4QSOdOgrO?m%ExJ9o|!ArcPCgN138#36lh=nA=A6k<}E^Kvn;uQj~f=dLOO=J z!pBz9u8~Zw*{8^>>?Qh=3G{LwiLcLIgr|Sc85G>bv@0R13a2#6%3=&PqZ%9xaH&?h zl;k@s-EsZg*Iabm=}ua5W|)v-!V1eC84s|C5pbxwj)Kmbt{}=yCGcN_z9`0N~(mBN)2OD8f9lO7UogO%Q2z+j2YJcWK&W|xi%Nku)~l+ z{$h@*qo!&%m}!|*O59BtNEO0eja5_@5FJRn?1^a>CCfxD<05W6L_p;fV+~oWXmu(b zmAa0;aF&c2YmZedAq&B!`Ee(t95JdUjGy$~1fY;2=8$m^_IDDpHJmY^erh=}Ml6c7 zh80y^RaA|99MUe+Ac1H%Ay`IJ9#R06Yt|Yz0&{pp#nE zIT;6Ej2U4vfRMJePuC!^*YeR+7Mi9 z0$BUT(fg5}{RnETrZp7|61ggFsxPQzg7P7#-V-$Tb!V~vH+1iQ>`V_jcB<-%YHr;? zW*Y`|`H%nQ3SqM%GA2Nn&mfU5C0Q5LHN#MG1T5ka#NlX5CZ@N z05ft_H2?r_b+hVRz(~LgQqJ(*{n6ctfaN7b9Yb=%mWvsy61#i3-m-9(S=-tVFyDXC z@d1Dup)(o)00k)aA?cq@J6`_|UDMc8YN)~s{NRV5RF@>u01#BNq>&gjK@b*bG97S6 zu36s;Bo=n8PlpW5DU4WAIV!U;-MgI3aB1b`f)RAARaR3>?yQ=%g2X_e38{JU zHUNYG0A^_5W~>19_ieUs8?{;8v5z!M`nqJS-8;H=WcX;tje@xjNbX4ZV4-nDd-($P z!pw_tBn#Y#<@OF+7dzX{J<5)hML)K^S+}-%x#f4Qm%ZN7ajtH5cXz((sRvSZ3`LlQ zy$EOm9pe%{uDxQ2F){;zS2CSJ-k6_+gwh=$0beROaf2a0LiC(8zfGIpuIg!aESdXA z8+P`tK4Hcl_0W&fr~k&JU+0YASU>mJ!H(W~-v+P$)CWNV9ctMNV0UmW^;H}qQKziITmjT267VUDW;0MEjCn7E(u3G=MC zk?&T2KQ?vI_5ybVbBRyz$S!0uytiM7!~%+>zzjSDVGH9K-7oa~pF^8&n8w!qKWH78 z9VNaP&{3(L4auXvjb#F#m=JrAf>WiztI4-mE|Zbn8$%h{kTvHUy|tZsbPfA@wC3&x zKKB@!G0u&A@ojIMH)v{3K1P8ElHOPZu`#GO)d-| z*NtVp&92fIaTR;#-3SpCf~dE)UNRSE;_kS!hJE7QT5>mo_v)v^RBjKDkJoAIJ@p=4 zy}GsT?jU|*cg+8XAO3kGYbS7r)_;l#7AU#KKjW{8PY`{A(pU()-WRi747{*j>aG(Y zp&MQ-Ugx=)k#LeICQq+wk%P=v&7ty2K2iR5Bl83N^RUWc-U_ex)MDBfoP?#w;l?AW zJHxcrBN6w(oq?QM=}hMNA)+EdY70TL8yyzF4I?r6?(Q20y!cLscpe6Fis=|s%){mY zxxNPyopJs$?5J2P!;RX~8wr1hJ2!`e9lqH7bLExnT5z*8vCvSl;z>Hf1&%_EgYneHTNtAQW+P8v5dx))f1iA~zq-Q2wD#;dclUni z*?XVXW$tW$pNDa%4}_9;hujwYZ1Es%t~I=D7_GmK@c-fad3$StrkYMx2<(h^+-35d zz>ZJMXCV=MXu-HKfx{%zDm9W^HNS(kP1QP(e5{wiV~@kmpG?gSxZCAuEy(39#dh}A^^xK7&~0| zQYW9SpoZ*7_+e%U3J+ehW%rv15~VYYZcv=;CwuoiuxPR!uQx}Ag{f*EdY~r_nM1ZB z779V<(JMD@hV&JgeA-#rmM&M&5uWMq4QUg@i&_AOUg*g~CXj7S$}0q%N5R`RDmV{> zVM*gBkcrPPm|*r-BHg6>}Z} zZ^&64q~b1-R^f~YSj_StcX61;K9un__dQfk06Rf(XV;+RCRR3!+hu!dRG@wx+BRTY z*Lb&W{EVO2zI1=R110&cnDMRZ6by0^bu6q6a@M_SWaYZFg$^$u7-)r?^A?8Q9sR@+ zb^LC`19!|6l4@^QU{&!w_Zocpc5p;@8kzTE2g|jnwfw)(DHe-F#zo ziv*cicT^$FGxj!j(P9JDC)OtF={5u*NM36_fXs&flgCZ=ixKO~`s+SED~YztODhCs zMpABl$UPA+Q0#Uy;pX=zLdxG4t`8LHa;nMbqdi~O1V7qDZKVsbXtCm8SkJW5-q*;i zJGE^U_IUfg+rR&5S8HpA^{y^m9!(kq4}B}2yZWq=-bAI67fgiS=JG-uD#(P8O}#vWMOD~Yv5B1PNG~&XJz>ZCTbbf_4p&#V3D~)`^j&b> z*A;JY{rU?VV3hY*#`Q=$KlJv$$`BCnLM?mWoE?zNLXctt*^m=Ld7k9^4uecgk2u8f zpTYqN&y~o3lP3EVWUUZ39bk=|1KvaFln|1`6-i5sc8P@9Q}E*;p5Q;{8g(5$-7Ctw z{E9*yK1HIk&4IVY;TuNorE}AN)<@ZuR>Gg&vGY$`fA%l>CW9Ad*{ihUJ8pOvjPc9r z*XeoOnJ9ensjR$g(@@ps`aZ=A99MRfAqbj|Rz|auN}Tw~Lk7=V#0KOSFd`PqXuXch z{39>-F*e<6%e7|$)0CfnYBVqe{Ji{N*7(WGyRB*eokTu&sw!+i9Rv|XD{We_RKy%X z;88LG$C!RD`Sn|54uVlPj9q?RY=I{>|24vaBj0#eh|m@Hjg}wC)P}jjpaA1#q8qts z;THQhw!<)@p!W9G_DcKrv_AZC+?TuL zGANFPpvP#L1O@lv-uQWU&A1llFF|S!JMl2+?DU2Hh{B%A#)~|pJ+;g1+1Ru3hl*+xVoOz#!rrmOI@0jEIAW=OxeMvLzs0^x`O z@Il0{x{MIYzPOKZ2G{5MP;UJYdTD$$>*LHSc0(O~%0D{fRZOp!Zy+)vDED(JADW9i zs%JoQB7G?mz{(iqZ2~fkaK!o*?nMh}2QwZs3`bQAh)?A1WKMYYrO^Nb#OK~%NzDqH0BCt{EcXkLFgJCUci5Xl z-s8OD@Y0RVT^?04AUTm|9l$c(R|jMMqi2EtWSV#HMxZtN?*S+`6A5ZHF~>9`Aj_}o zRt1^H`K(^&gdCaJFB1XIIP65nr0?B*ZXaz4@T|Dqx3cbToWT(r3l_7~tdMU{LuwP^ ze$9PZIkg$RD=7z&!QKerNmb1w9+9)3K1Ue4IKFe5fyX$!dzAcFde+cTp0jGMP%oU_ zAvY2ldJM9M91O_5P@A>lKM0J72U`OQ#XQb1?~jHK*j!doG7fw*RtrJ?TH>C0-G};7 z!SX(<(O@4b&w^)=7O2!uf^I_`PI1C@W04#WBr>c!{A5geCYfhV>d>zq(XoRNddcL1 z+&301W+VuF>FIz3!`PbVeNIE1gI-X>O5>!?#x(|Xg&AzYx_{ff$Orl((Fl&DR@dYX zv?09WXrcC(?QXyD+W6bW@T*bDCipu5g zeMfiWRNUS_uMy}+|dHHMAcy|S`r8h!R%!D(D8d2gl) z3Fk8bcP+guh%hl`#0TCxuFXmsXzf#x!tk+!cqAGPM6?o*v>n=A{=>uyhHhJE}7=ME?g4eBw& z@}bSNiaJ3RCiUJvVfBk-+;PsHONI>cRMi#3_MGQJ*^jQvKs$KMElFncT--+5o-P-F z<9u(*3vJtMWtR0}Bc}_mK0O*YhJGrM)Jl1^d z(V{Hi@djnD{Sv<{>vlf%pWx?Eysk+mP6UYvEqa_2<`BkgyfOaejcOUOb$L^Z6cGQj zlccUc;pL3QXLe;#cUy-r7f`WVw|5svjc040jEq8QS782Uc0tr@bu$?M&t4L0>1HC` zQF>N?CY!>YHK+rfj~o4sifCAE_uIFPM?Ki&upYT{*Y~mLudh1*8l&yrJzEJbDiROp zEnI>D*{Lr<#?vly`nzfxc?)L-tArXW7n;$S$Z>l(#{k$j$+rn{<8kXs(I&zxjRB}w+k?H{Jm#<2)J~F=WWJdn9$K_b@p)9IUD4QHaOOPwOVzy9Vk1qf`l>&Hp6gVyYOfaK@Slq7bHSe_#JO`XZKr0<9%kgt8(EQq z`Eh>dzuG(IX=r^*NVIdb(@uszLUMd zIbQj-A-rMgVTZhdew%7Wqw1)2@JkN@HEDX}Xz=t|W%q468!HPp8}cl69p4;^jStAY z!uS_YcPKB0U;m-lzIgR+j5(um(s5_j^mn^j5ylODSin^JXB~iA?urU&kd?9DVaLmS z7I!<+j$3IWP#@{oRo`>GC<0npC%`m>We(LeN(T3|Ui2quxaGiQI<3r?A7irvv_~16 zq03;tzTSwjLB^DDyM@AImRlO6pCR=>e>^;h?s@z?!7TT`BIQ+5*kWm*sdQy^MIQ}d z77WA)n}wj6&aF{9iqXb)t;Sngr`O?^jpbU6ckz>tjn}G<@x+PXDb9s8pYlkWfnq=JMgLu;m#w+>I{HDsPKemqur5IGSH7k#PTw$sW z@F+^aSb1`JfeLI;chIZTJeh8VW%27t?t-o6ILZR`cG%S$y&~*qxWw0+@{JwEY-=e? z@KeNt0%@@*CihL%TzwNRC(nP^Z9zBPH)L}h{rjyRk(|dJKuLk}P`hul6`7UP`(8X? z5&4Ql!Z~zI`sSCRz*i(w^kJODwEQOg`lTf|G~1^~*LTyc50{HD6xYkXe^UvZWIk&oLCZI z?vf8H1%D5cl$4quv6t668w=}a|BtmOPO5TmP>t9B^#pM#;xYg|E8;vS zyy*DOGYJ~K=0bbT%}WFyA>VDQk53F&+QF!ncmYEp{fhD-80K=;>Srg`@UK+*HW^L5 z^<1|G-AUh1%br!*;_uh_$oX&V#^Qv~OtwPo?mx?q;p7F-sinz8zZdU`;L?33htBv( z4dZdi5#MPPsa%mSL-@orLpJVT`~By;w(@^GRi!})n&?|^dde5m;+Lt$+PJipjQd=P z_s6V?x|8zFxOT#3rXaH&>&f(72+9y$`PKj#60hgu4(TdAtW7^4N@@SNazSFo)j?@3 z1cfOK$6FG`L6!vLq)UQ1Ws)E_+BjHh^cF(hdyY5|EU2`c6iLudYA1GozW>F-b#pjx z3FnD%MD&gP8VV>paAn}(>64w?bQvuOJl^#@o?U8c;!@A=-9yxaZCm`@TmM{P-og3u zM`%jEjH;4(&A7wgrvMnMqB98~DHh_!qD-U{gU8B-UN9`aQo$@+xr!xRyUbibB_M~T zh1D>E0BB2KK-7{@plnGTs9O@(CT<0SdG1?%42|k%?Bo!0U}IHaD3c*1^nPA``HJyq zZk)Ub^q|RyaVI~!KL(zI+%A_CF6j-;qr~G@}zlFi^9*+ zK;tm8Ys%k?^2ePhUxKKX7C@4GugMFGQ%TBMcnecW%2~JyQo!}5h3}D(apBUnN#1&g zn8@BG&IAW3EuzYj^74w*DOQ$IY|TjlbNG^V1osd;)9N$QBKX7w%z-`TT-h%{#!3(LlZvibe zhgLD{By4 zdlFt@z{xut!ky#Z38K(b6M_{4LuUn8U@~F6)aC>oMNe@BBuYBEAdKqZOCU(^JWLF* zux3CNb{mE+Eo5L5BX#7;BtQ(O0+av&9b$#GOtMXmZ3*vDXzvc(AsZY-M((fs-%qf%y|(5r7b$A`z3rAKrMcFX($fgA_J~X zGdh!)?A)IwQ`7EUK{dn`QQ%3Wg|d;7AOzYH{^H$}7y zdx#!I7Lqs+B&f6qdr7cFYG-B~?*Ztn!b!wIkX1gx5YiA7RJ`xJ0Fq?C`v#iI=-Ik| zdO@?zWdMfsxDtLT^gI#$EApcE+}v=jZda}T8ENfI!dgXCc9Xiq2nz9(hk>#r2adn< z%+wl-iaI8-(-=|=iH2l`SSM8Zj09FTC-7k6(x--?NM445a6bRkI#n|fd&^$QJj8Mm zH8+k?8Ou+QB(1VSB6MCr!~RszVwr+yKQm7fLFJam6Mby9swkVuJpD7$B?F~>DiLGJ zo+e7kfj~GqE~T@W<*Du$4`>~!82J&>`@h&)iGRCi=YxFbm|k$(@|UZrufTg0cS1{+ z%7**UDN1(?AX-9YhP3;1N?$Mc04xlXRb&xd#s>Z)hLkQcVFaZY4|r23A2p0f364v| z<^smZ9GnX=F*{q;`!wFF-P7gm2FBH%S#jE@vKJ6J+?h!!%1GY#oDP9RWsEuidFl#J|`*u7sipPD6thxNPvdTu*Pc0rU1Zf zUd0Xn9Vs%E?nq~3#J4!7*5JdZEwHPw^01Y!;I%7JmSLTwD^?|aRB9|!;$UZ)fQ;2~ z!hpm$j~uj&E*U4_z(#nI1Yb%E(!m#tY=p?Ug~kXkC|rR7L=Y!J-xafcf*isN=Dw&M zCpB#r_S+RPT6U~gtG7|RXsK6Pu{I?RcF?VroIomw0YR9 zj{a?F)mLh3TiBIBEwd>&uzL+mSnB)v@qMeAFW1}fG6aRO8PnEbU$K<P+~x zt4PZeB=JG1OcwB8)3{+bYGw>v_m)+HZVSOMr6Jjppa|L|cqFwFL@8T>Tx3hYuzY+C zbDqt3xWhNu1#Y?HH5kqaigY1IyI-GQ{^w%UQNDWFwV1?(V93(DKj?Vek84o$``+w% z+ZiN?`4?}&wAgmb6Lv&-#uNyx5QoYA>CPer3679f2>kUp{4EZWwxt1h)V|A|g&?4< zb0Z59ETmg#9T}OEpddr6|M}N_mqLxr^xTTzOq4)brYeT z-ej(u=BNmuZ`yf;Vpz0T*#<~=E{c+HM%Gd~G}_Mv$=p zrzL@J-37t*<(1GMoKhOQQOS}_l>xON)yz)mmuJS2j<;hKD}A2jn`l@rR}+eXGjbL# zC2oZJn$*AGK{sYJ5}Q5)^S5IYGsswgqmM9Jb3c?-5yZ-Hc7Q0w@m7EgH9*I80>qty zppW)x%pKr)lU|#Arz>@yjK-Ov=HLuWcet^E^8mlb>z_H_b-*zd5ASzIJi_L;Bxulx zja^RK)}q(>D?3Kuj7+jc*^uva$UctR4EtyhwMzrnuNre;)AQL0j2M#Nl-v47L@8@~ z6-2@FB@UTJWmP@`I`$&G`ru9U_;kulA1p`dIish_PTi#TFuVEW_j$knb~7)FRx2Ru7a85yhpa-Hijo+lr1X+YXuA$TLP0nl6L4 zN-j^sAWhK|=9sZT=M}=W90NNKD2-jq^qh+1cDAC$#x=9gRkY1Qu$R^xG)d6D zX*fAv@S|3ptVs}1Y7*osTLb~imc->fhUNLs0S1&5_DLSKv^IGN{V73$0ksx!5rP6z zOHzvOqxPNA9GTXk#3W^rxKNA0TRfAUWMI+=BloXOaJ*i4(zugfkJP31o^GAt)Bb~? z$sZR`*>nVOu}F~BnobE5Pco))3{yV$kuOzv%{4yG2`^o7HLWcXd(DFBUpILD6+}!F zZAxvG#&kn6f$4xrUE~tixx31h(1Y&Uebv0S#Adq%Bfpvz)d64gnljjHuTO|8A~92Z zqICv9N&Ut*{7?|)lnx4|M_Ym6tBaWzskGNE_%;xl{h=W4A}x($2ZUC{1eQUKq@D8- zE-X&HfHXKU55vh9J9D7hD{3Fj*iEHg@vk+F%rg=bMKM$nppV3p>~>$XKIRkxc_)2H zdBs#U;1@&RWo(Wuc&U~uyK2v;O^CBf9QZJrQs$wCGaZLOIgqr7jsO$)x%eo;#oSf3 z)qHwh#rxRHR&SzSnuv%*9H3S~W4`)D?8+SJ6=Uf@$FWW(t;-Q+_g0hg)vtEm8NX4R ziJ+%2`qI{!O36_5)%_OVb#ezv349?+=G(OZM`RllEN z>_IaNK}lCTYy#I*@=W*yPG&1Y!Y}YiB?g2-;8ydwf$NX{KkE(xR`BP&n$M{xAah_5 zXeKPM_L!}#U^Bd9-sRqL(1ZfeJ7X00_}`Gbha3<>NX+#8R8uorTN`lf(|xQOM2JvU zP}re+)wuaV`_A(2epSSm6`O(&bq1^zHWo{~LOg~0qIs$DtMERY6clxPliZN&af49| zFvZQT%~X)Dh^(dXyQPReG0on_TxQbVPlUP>e%yCYHyNSI_k0!r{YB*0JY=qW9ci1)!wct%!Cwl8h9r znYg>W+pzf*B8?hUh$JGq4_!W##?QZ3p49P)jfJAo6QR^Zd5vjEzH=egrmz5QNi+aj z5+0B(2?&%H=ES4B30FMC@LB%j;pfDOWy0QafX3Lnj9qWA z8~l?I(cnPEh2Jo+ziH2H?>y*J_tJCt|NJL7hgYsW-(%m;(n-CAAh&N;M1O@n%l@}r znPTaIj)h?RpIp=O^w?GfO|RtG%j!l}_pg>5Y~|cI!6A72a-L4OwF0FOolagp?WbB4 z_Wg84L~>(R2=w;Ed>BL5_tKe0)Fc=YwVSrGr@DD%x$ez3-p0BAxPt`bmkuZVg1EHz zjaF~@-@d_dk|;QHA=|WlzB_LIkbiEVz{DxwU~h#!U*{5C4R`a{Hs4#tg<^p^FiQyE zFJuDS7IM$#f7;g8)~nl0<|WU)rs5Q^V6;N)|J?NTTcJGtt*(35LVF_4K)vXZouRgEWxHz37mO_xfwzSY1saWRoya)(eA(vgQTMZPTpTSVt z3PS&Oeph!z5m3ywLNUKuCs0Pr^WYF|g-U+e$s%-VR2b$$kY~3zJ;t?Jd&$NWSTVMr zcIg6|5;xAk%(bPdmAa@QzWCA`XL3cw4r8Us zi<>834z;_0=6Eh=U(iD-Fxyx{@|!Dya2lsz;jvQrn=AjF^W&6E)K&^BHTmSR3imhy z8;q62ogtqmz+y)WK?z&3UaREC`@gz_#7ns_g|>ZC7BM$f`F`DN%O7LXVaF#d*$nC+v|4nsE97dK)%0BX@u~o!x&;3rPUG0CBCgE; zf5;aOedo(AvGm?KxZLrMeJO&*_lOAaWb{Jsb==pe6Y_#1u1BBM;=dv9Fq9Yd3+Uo> zkU`E@3)#E_odrQ((-lR@RK=5X7zer2Vz#M?<|$?}jurBG3Is&05bPch z5CZ@N0764VHUI#Bb*su+z>~&zL~np@cX#(OW@NS)k^oakj>}t;N`DuGZV9K)C7Hfm zhOax{f06M5fEgKsng9SjIQD_lKI?ie^z{zAJHnLGT>PWM3kyl^8}Q~K9e|+8x|kd- z8zA(HJ$;9ye}FyOgcH(;)|F=-0^#hHXETxj%U0f=jDuFCJXsFkSXOnnlL(cpY_78n zQZBJX1mu!{xB&prNMg|y0KeOJ|5BtTerB(HW`9%GdMX` za4z8z3dH~iz%0P?k%9~bqliH8K}Qfi+I|v@|F3n!*LuzvR&4Z-C3{X@Eo9RS{Ay}d z^qN&&syr=KXQrvBsz&UmuEa>=D$n$1vGZP5_J&cLIwlKiDL$W~zUuZS{S|`ii7)*< z`q&{pue1ruIa%hRXl21a>sqCx#}VvrhZMfyE5mjqTW-b=c|E2Ya|(O#_hJdvLZCqx z+>5lh&xQ?gMrV!6%GK(X;bUjjs-1VKYS#5^IDNyT>vv3KZ~iPEvb(nG&;-wQ0>;79 z2nQ}8XnflBk)E_X_1-cPEH7c1a>FfxW1V}igHhdl^@aW#?BUkN%z6kGO;wkjDH_!l zT|19X@0y-Q@e8{5hw z?+r@6Sl#D?t*{3%q>yei_>MyZ2H>1w3t}$! z?WfOMbf#l2Vug&es%8}8!Wu0zOid;Lc4{F2xV9)$p&TLm7P%Lfb{gLOf3Pt#nazR#dDiX$&>3KZmhj z)L`c#6C%V8Mdb`tuT`d5NlDkx~Tc0%&kW@OE#gs<+^nxazA~8-zAY$!=VS z_J9L`8Aw;a@t@$)ZR7|l_T$&7$Lrl{|BsoG-i0D9ja9EyvG>&F`u}qqQ7Y@;Jys}p z-^kO4vFb2LX4s($)ojrXjA_y->#FKCwURZ49j_w=U!8@!lXk#A3>&-xB?|!$Rccse z%?xgoyZB$e?1JxLPQs$vzwV%dO1i?sy5gt!GZxObdl~wm1!|$mp3}jXw5~d%mg&cj zaagspsNBH{pkP5-NM5b~9xr&)*q;4}bkg#x7Rpz%roX+ic|!MM)_U!ILT&jgH zUAtbF@LT;HVW|CUETFN*q>vF>wYsVuU+-`_J8%8}Ob5|vWf#2wFPV1PLd-hp>LB?ibvm04 zxjW0@QNRBLwm0Z2;(uYg5t1%x}m^|E&IOLR*LoB2Mpr=YZds-BI*o*Lcx& z&mLAPdQrdpc^!&d?G;v{PV}yH=mRWCQ>5vloNA%+uCZgFHr8V-atl^w_jOm@HJD7^ zyVyDUY$O%~o@yaVuRyJaQbpNa#7}{2{J03gR!t|8Bq(^HxYl5i*isQz)1ks_q@-;{ zT(jXV*vwb-_LOuq3ZX3<dpBC$~foY3*>(ZiSKc#Hv z#ZeeNZG3M=T3aMrPZj5BW7HP8D%N7rHbHHqcSl;S?6{Ohx?4nBPAaNYhE7|qTmCPR z8C4OK5mH11NbuHp9U!Jeqrh#*H~@jmLC}+QGXpmy*j>T{4K{7Al97gixYa_jd2CH0 zE(h$^biWKf+rpaqdm3@tLSY__&?2G+w#Zj#xRbbHvf(F^q!Ch+BXqdZl2q-w)ZNEy z_3?Cfh$=fs7d2+mk?qE8*9Y(HU)4T8Q->r+GO#BWg6-1xR;qWLBqT6?at5MHTT8V| zN^EIqt!+t_Eof4uEtaxNnrvyOrM8^PmT6k0EtayDmD$oJRa&ztTcl~0)>_J%blKA7 zOJ_x>RsP{x^%(k`2_>*+yV)(_y!7m0{6_LL966D?Zk&k!W04#VBS@RKoCQVMKQdv2 zwk@kXX1#`;{u_=DOU&#XvghdOYB=lOgn#?#w(>Ki3Zh8gt9CL&{(<)xlBQAg_k4J|Q1Hc^>)Ob!-g&ASYXD&_wzJOmPnqa-*3ZmqYj>Zk zY~%j$L-HB^ZJs-7!TP`Xntd-*^~Yw=pw6%}rkLq;`VW0YfvhA&0v;PY{?@JB(ESd! z+!wZmk{|TG2!ctYNch1;Ft%>khYt}zEEVpK^swbm*?(LZL%Ky0!Sg54MQ(9avg?VW ziXP~8ShHOc*U-=p5koB5E`{rCsD}t8mTZ^A^)ysN1QW})%i($&`XPdg<=dTcJqLQeA-4luImXC{qbxx$NTU{=U);W=g zZXT)XSc@$l3@yb8F)H(+Dq7J`29Ai?w~}N+ff8Cu0mbMAM1$j4;*Hn;YiHQ6jon)BBuJ_mLajl{_k3C(O< zCeyIr`Wzbo{O@zVNm3EbY-J_}&vxIV9zw}jnVEphCT7x%IRw#MAj5FG;nNL*ns^Klps)S5+==o?-60S;fpo;Jx2}BW1`-7@(o~k@?z%Hou>^ znakc2_XiQ+)(JE|=T?{n#zH-(ZeDhffj5EXCHA;fr11 zVyCJy^;R89BlY8fxPp9Hj;(3($TIG?$~$FkmC{vc(=@BjT)h1zJwEiFrn9cMB?hf1 z?8{o;%aRU-M0XSmTmVT z8$8zbt+QEkg%Ia#@ZelRP}|~r-Ali|+c;k{;!z|E;T?n9rBj=u!QX-xW#1;X)fB+3 z{ATSA{a^=N0Ak?jH0Iv;(SO3E$d#MZPyX10vL$@t0l zuf!K?pM@!wjn`CdZV!(ukBoaS%rS5Ic*$huc6jgzw)U-RQTxBMb&nNk7vl=l{G7>< zOfyF`Aq)+9!@$sl;{&ZH+B&g9=&4P=xzQA`z_#f)Ukot6w|i^*g?ckpL`3du-V z?6ib)yLf7FbnIK?qWas7w!xQ=9YA}7F2c8BzYFQQ%}92YV>8&xowT_+ysLFsPiEE^ zKe6~6_tSkU%(1My^K5g3cw2c++;+o$nTf2t8S5R@YgKHmRoJ>Jsg<^Q*JrewbIzSb zR7G>c6?oi9zrNcq&L8Z5AXn~7n`gbITB6MCuO?SvNimjf_s$(#fMrX#LlQ1cMj^zw z`xXSYkcnbAI1G1OZ5Z5$OJbYlMV>v4CZ$`ZkDGENo$1Mt+Q{&%l| zum9O!rDKTkJyekG;8ZQ_Um(CDnY3zX4T-f>S$*ZiEotdDy7%EW#bME&%CUFWOd0+L z#keV4e(YxBuiW3LW1dd?xx_E?P)PEmAaHW3r!HNWqEyr&@-8Jyi{nrJx*6%97>p!p znI!&5R&XJfTvW@PY}=Jo>%3;bfz&qn49cXuE8Q?I=yYQ&Tz7+foVDM%cw{rK<3qXO z{eR?DXQEN8rB&2rX9D+fQtnS^jWV~XJGa0Nt>1=WY8c$I5A+Rk%m+NML->-zUeW!F zVohXuIsfbqiBqaxW3a`_Nz{I*va7{h)yJd>N_@UZ*trAo&ZTL zRMnpos?RGYE?dfV^jTGd131gWGY9ul{$iI!8Ou!~JG|#1cOTB-Po8oFLgUur;wIas zSBovDf=?HWsANyTT>w9-h0(#a=-o6%Pd9t{n7>jW^Qd#w`<=~Y)#@Nb3Z4JKguN}P z+PT$Ex@T+L}DZf0EUmhyS=E~I_ z>Y|FVMc8)kzLZ=dr7we z>YYl4#8uKf|I@n~G1p%2 zJ6{_@k2rK0x`zKzrndK!krQSskF|U5P>2hYk^Bw0@aw5r;qdNt{NR&8GGWerZMB~4 z$7Hz*e}x^8kKyz%Ow;_8$&4Z&r>2Xuu2WG%$agh}L?HPx^UN0E$;!Ifk(-)qldW7^ zWu1_KXmXwy9}XVHP*${$T{%;d<7gh9r(ghP^UJsFcTFWvQ5Syxs$mx#?>2t#r)LM< zRQ2hyp8R>OTw9r=MV%A}djjKBFns!Y-oKND#=w`ql`cC;c^ zwjaC7$FFlmHg;(Rs|ZeN@znlBYRIMxIXjUn8>w_;$76O@I#x4km(rAaYd`{tVu8ZA zlEU-wfM+;k!azK?o%LWP%{*VD9R3U!re<6fvR&6GKc*@-!>W~Rm)GiU@=u#I`*ivw z#MOxvu2FYQP2xDM3|p1V7PGAuTdaIr+D8`_VfA(XuCo$J`0IRZ!ttyYTQ+TeE!7+m zA#{)n6>(?23a3L9TMv9;I*>6*wUlk?=Kz49P5C-2TeVDF0fP(va%tZM!(Epj+Rf_1 zuai=M^WyjDIqMf(Mzf8mu89BYvWgFT3fceRCiIq>9VyCzO>ZV=lOvgncE(lhMol8q zq?V0b`8MBc@gZ%bYQg`EpYF&(F51M+7Ej2Dgea(j?1gNNEmR99qSu{#95?Oe1L1g? zG2=K9ML~qqI2`Z-`#mKt@K^k=1R1Sq0M^-eQ9@*F!856wd5$hdOe}ddL*w{SBp$Lm z$gxEjXK@in7o6QI?9HbPa9Sv-sdZ{t8i&LdTZs`>3ki=(Q{YRod5uUdq(@R;lX^=y z0EhdhY?FPk4RW#~xJR-$V9UnWfGXj)Dm;LDYZ<-wy?~U}LV+YW zPk7yBfy?+Uq;JRoHo+0dz-tCunOw&yVctr`0N)qji7%7vP*mf33LkA++mLpBxTACu z$7Mz;gIYqHEg3mP8!ttq;5|OdjN5SNI`dB##PK!;(W-?@o3@L`v++_mxsb$>eP#<( z;{lRNnwkBXO{i$4T09v={$#_2EuHe8=DKVe@xTYM(?EhrR!r>olqKQb0sj)FTzj-> z*F*AU1uiCfZ_<-eW5|7=fT&5-?jkahB1A+AEzeqz&4Za{3&Gw6=AgLKnD&8S}WQxfhR)f%E<;jPJMY&alEYW_fv&Z^C*4b z7IoPe!!mon9Tl5Wscb0va%9H!lkSN<%OqpmP?_(^Ad*R%4038-lIv{+lT`~8B|Ru+ zNWMW>xGeW-VZ1&)Zy5 zJ;1C?W&u)F3x)OtF_R;)T#;5Grg9{iYvl@45J?kz6ddCQs$$Y3ZK^klo&e0b%`~2m zjHbBf*jkiXTO1+`+g2tPZ4Ih%!EuqRm?$ko8BRq3P&N?*KNkgq3SUX=dCcA+H-v9b zv4^hjd)_1DMy|6$ek44fEh2ILt@?7?FR-)GhbB)H&S*WWgI#CUuC;2ehiuv&;T_8N ztGbA|&tKU(Ty@wV-y_|7=bp=Ly~@|=hjlQ)p8)1-zm0G7SRRj_kBADKiZY-p zB0?!5%J@p^n0>T^fNB}>woh@~?@01J!eJis=fBk=09OeFCt3(Vt`UWh6cLHq7@E0B zL}N&BD!H9xonI2Po$xK%z`m+EP{P^jtY0kRraALsyq0GFB5Xu8)1_pwWmmo%+B8B4 zVgL&g#0NUzNN$^xafY}x)3k&s`FAqGUED*+>~mOn^N@@<-GFE}<1x3L#|PWF9(E&JIw zfc4KMo|A@_qCw(np}4mWSAr%rPzZF4Ex3#w$dhT70sM%l4mQ|rmoYbM=XGpNo0RJ7 z)s^tT?TJKN&RhLQ{lHI$be`I}`3h^e*K#O6zL}1M*6!B zskB9P)tWM<*S+1_E2yxpTD;K)5VQamQ9uEL(M~7C_<`f_e!-1KOsMosH+KGoj1IZP zA0o;MDq>zZ)O~j^TxHN`4mCBx{}JROSh`ZSWi{bqt;bVaVb8f z^YrMxRIj4<^ODXiL0c$OLU-zD&2D^0v;#piLb%TZ^rmG2#XH&j)E}5p6o-1o4S8M%I8qwvAcoQB3*g&BCxLI9C6S&xk#?oOcZB zAx-^k$>l}_9Gq+i9nDIoHfL;NW=F{~a2}X|t0$)HR+$mMI?nIXe^R-2=LHfO%eMT? zI|R20Cl@HWu3-9apTJ|5&CG70!bOf3F*do#05>~EBGZ%k_94(vhPL2rL`0cPxY>w` zbzYwmv6n55Oc7xJ^c02)3HB_cZj`n z#jzaxx#c`JbG;~FNsl&ldTccz2$cCQ`{im&9Z3u33QdevAJ6;P{H;&rD=+ zh-j=@=0CPGKP$V$ozpa|EmXXj4;ZH$*KG#d0@7o+mklw50h9uAiU{N%DHQ>UbNJLV zECH%rxlJ8%7BYLQ8E+7yJWkHjrkxpJ8(S0Od|{T22?6saKeVQv@Uv=Zw9(~D;bqHM zy7j7?TjJ(BcDX3qsahr!*(4&cw<7j|%ZwvoD@B}cZzf0^H`{C)(4HrEtPXSJKz{^u z55%YWnd}?yXqMhm6kt~^idnn?3h|D~&f8xftpGqk;kq~

      IznOZvh`Ink9wCu;Y z3yHi{GH^%B(0IZf06_AUW0(vnis+!@^Jv_)%4RRCS@u#l=;W=gZy`BViFXx`k+$&3 zg|q}1FC)Nm0J`{%BLwac@rvs-4sC!3(kZFg+O*IqHrO-458eeXNMqKaIB|l=5E6k8 zoae4^?u2*v-v;C*%yfd!m)`Fpl7=<^ld~dRs}@3g&S+yCr+sRV05}fhF~0B;bHUDx z=PDqCwW~4sPtVVi`NfX4UwMc7FXDU;*c3uU}jzAXDgMo~i1?%S>a_nExgW6i)t zC*ch-XN8rmjwNNr7JrdItwV8f!Sm;BFdNt%0|{(`I&Po%GG?zAH5nt|pr+mynCsQ# ze%R+UsQH6o$eq(@ElJ;}vI#SNTaFsfke={&(w&t1Mul)Y#%w#ig?}06rAPV zdw#a3+T|9Vy57{QDE~`Y5%xtQBOg#JBN1pMfdje*9==avdP(y&r@RWX9Oi zD+Spv?_NSCcGY3F*b(ClGk|bqBf$xfGNaea(}^t*)hNkHpHvxf#6{3v5V#|d5sb9) zg3D^-Fr|Ut0I)PpqG;!IqzYvJ76P@a-nZ{$)&)C4=Bew%X~(ysC9|*0bDj-9#snch zv`dHuKP>K0EqSjEn*HZ2GZLYHp}@OpBVTdhg`%030({1GSj5{7w>*G_3ZZR>)nA-c z4btnUAMGYvdrFXSU9}OUvkd|maZtAp(?o2e8O~hh1w6=UeXbkui}fh2_PaAJ&fON$ z%+aK=5p4z)xZt>G$fLy1A|fOyA}TQ}hz#h8ifO}~!xw8D|8a8f4W1jV7|l>tT(ts) zDIy9bDI$r&6%ix`G2NYPX+;zlt7_Snc)i=qz$_oh@^u$H4;gbWd%)AF6Sfq)KUKxs-j;!r%y+!Ot(I%^ z-2dX?`LX~q-x;{8p{)~b-4|~jmOIdZcQ^yViEW;?{CtXivJ$)@8Ar@HpwiC%gMHr8 z;0ddd8vM={f6WmoA`^ylM$H;6urmdzj7nsXHRs%-^GQ)KToDq6DIy|Gvm%JLNQx)Y zDbUgyO5suV=OXG*#?_u{;=+t75y%#CGILxMwJ`~EGZ8#5&!hGK*Vb!n;jH?8IYE!4 zFwuX`0e7~*nUV1*A<2bCld8}G7ZIBomPxa&AWZz|sj&cLN#_eKg$lN|9>3+jule>- zpyy}L&9Oh8xin+>jv=2d)}(G(1-FHT-Rz*fqrUaL-u|my^^SLb-^Px{zc?%)i~scC z)!v)_cs&c)3n6C!385Cc$3>k4H0Z;ijt$DE?TPC#XU8z9m=|4_eL4q1;K zphI-fJp0!B?iyF4jDmCg^lG&gKkxgl-)fzew{9g@SjJ?9*X>KU{Tk$5bUm9iD-HYj zU`okn9-kh3@8gXL+I)*|=iDAFJL=pEHL9|TQJYyyRr~BTq%(oncqVzSV<6!@I;?dNbvVhlTK?AMXzw)cnVGo7@+;z4S2d zAM^bO?4F-rz&pkYVlnHr({ZXU98#h@hzM)YWKYG!}d&VUSEF}#e>{=zu*1*uWm%B4l*Yg`xXKUU*?(G=MWRgdC^XnmUB?t1V2R=WRMeBciw z9GT&7Ys9X45O8v1ebe3%{}W-(h$YW!Zqw=GoWc6~N56Qt^Cj0=SZ&-DCCShC+urHH z7-u{hmJ2 zpEeYM+dEIcxF-qV5CF+m+I88An>bYFDYUIEYWc#Rx60xGFuJw&0+_mGDX=nVt@41x zhRxuYroz|NI9TL*qqlqag%aE|_9o`D?yI`rfmm*N{vm!g{kcwTzqTs7<4_o?uXr}; z!j?p4uG>JgjuhYx6FhU?y9=W3b^AZPQwU$&5Ati=L?dC$Q!+umpGFUK<{f5=FpiB7 z_5pjuZF+C_=sGJh;FBP5qHKl>?>pl_aK;0T`Cc&KdkN?5UbaAYuSm%I1H&+&62zeh zt`qdQj~6%EN}T)a*{>iwVmiG8?Yq>CoHcglK>e>x_;A~uxZV0_klmyE7UYye95avN$+LIS#r+PC+A0&; zyTrllwXr>+YeVX>jFf`UBBn{ABo^C@kC{8?XR`%8g7ioOs9I-_FTQ1Arfa69MPp-Q z{$1g2eyp%NjSGIHMTu)!e9vgsZ+#0sc#l~z1o@qvE9$(9{VPBKJi05)F>$N0` zv*fd>Ilm;;siPJuW~yU9p8+{>EZg!>If8QpY9TO@K)No<2{$6(-z0E7hysX;`0zUk zc-fHzY$1-M5orb$rT$Tm#ATT4yUxW)z`-?MTJ`(xJ4VrF#jN|;D`J5go}T~eXIZPdOtG8wthPopY!&uEa>?< zd(Rhlr%Tn-_|v(AQ6#lce^9YBadC%P?Y`8tKX_VlmXG@vzu*)GA#LDGQ5vt(`m z5zeQx!L5dr(Cc|IhIhoi*J4*i(w@mxLLe5(oy$O&X^V=!r0_5WetOXrcg#U<@ZfZmTk79>JjUfDx{MMQ8PL{>^%-i6S2e$w!* zdinZ&4!nZlJX{fSdDc@^=+ZhXJXSdO#_iQp9@%y~G|vU<*+Tv~A~L;8J>T=`ddy|5 z`sM#TR`~o^C%Oh=4|)#bXVWg{=8ON>BFoRWl_V3{TPRmD`quM ztrCUCQSw2O3xOw93LaZQv#am2lUR}hAqv?-n0ZKuGKp>TcU@N&ahXrMS62;&-q+@# z&K&ef3u&EIM6|Y;@II>ly2zPgg+{8X071Bjot04uND=Y$vZoO)WW>lV#q(tvIT5!r zT1FxQeryT`Y({3DU(KRHFNq}1-;C({*Zc{6O+a#-cu4B>2l<2(pxD>U?eXOfJj<%= zp`iR~aLMM@>Bm~eTeLPaO`|2EOdOMgX59tYq45=Mi!c!_CJ}%tiKsa%B14}ix{-aV zw|6bDw&Ax>LMGckBsVz{5sxFt3juOvY;lMvwxnAm00eB3(zbwp>%$)sE0(K#YJ5K%z+?4f2|R*MQRqkbn>f zKp+H4!h9Fvy8xpG0!ae>{vCWz)v;77(lw#yub){&o9<}e>6V?0qwg(Mb5hn28jWhy zwW7qht6?MxS6iXz%Ql@&(xxeDRCP*vN-C#bKU37IQczIPI_dU$;C|NK*YxxwWJbBD zBp_Zlh*=huQ?b+@U9{a9SX8xIw4;4=Q+4@UJ0~t4MUNNZ%ObbrV?tLlDKGo?spoXB zs;kR8L4&2OyYQZ+Q;9knwbsrW8DE-GaY30uM=RDHTl@-=b)$6W>{dtm&5WG$>3Bt* zj_~Qyy7ZZo>%g8K%H=yCav!z}@jUU=-EUr4%3EJr>@hy050q)=)Z^$wmZ`L5U0W`& z>$x@oqk_Exdxf%sseX& zK_!qnqML~)??t#1{C)U)fovEiab>4<(W)@*ZH3^85zf*sbrYEpcq}@OAV@PLh&byu zNG|Ltr8Zrnr;`p^9+$}M+?{h8J2E6^I<@w4$;`Tln1w08zZe5L=yf``W&O3`z$cb; zm&;|oo9L;lJYtq8g{>Z2GA4Xqo~-c_BJc=Pm&{9pcHzriQaD3QTr$f^bn>UOM=yA< zwtCvNk;vCswc77m$zbg zwb6wh{drQ?>O_9NM0xi!4aB(kceUP>1jQB7I6Jk(ciZM~l?LeeHmFPuH)mt|#_9?^Cl}yD8c!dZbdt}WTv2R^3;~EfE=%bpbsA0BRK%{5+ zN@lz5sXPt)&8z);?p^rnRGg7quqBci9oS!XD=(usM45BIAaA-g9)v*G~vXf~@ zCVeGwR;(*uUa~*`Xwi!@7rn+J-h|sl;XNBSaz{*AN@jca^4~w`QUL(GWYXb$k^F^+ExAUnf{GW0C+Tb$Zw?t0ltAU2lU!?!Z_ zBJv-#wN^CcDlxfQ@Fk4)(BN0y5Abk&&=}kvzAxfvxC&fsYryzk=KYuTz*Sh1rG#u4K4iF>!agXjwr$ zGPzn`jS8f~I~+@=l6tPO@;1L^IAG>~*j{V^uQmW=8+NBxi2$lvlPU>qSP@kLPzI}6 zG^4hvwkg%ZhW?}OiFd!Am}IVGw8MB`Oa5d~zRe=wB{LE@g&TnS+?W6?ZctfQM&*9# zp5O~N8ctJ*do+N;mdt>F6mAINEZh*GD%`_Eb-T&*>He;gz1nwsI{Y`YXVbUC|8-=Q z4`8tB!aS#{@!S)G_}V`9=o>psY~JI{DaF72w8CO!rEr;o+j;JCp&j>^ZPtRcYP+uY z3GjwwrC-WsuSc?;G7F5@>dGz!(!Khb*@IF=kK_(EusP;7e9A zWS`LE`&7Dfs*lmr2HUQ!8>gRBJ++A?uQ`6>I}yC0wu`_oB-d$>$&8<6`n^I+Wi#O< zK@}{SOt`|0p{Apw%eyQe#Z~w3dUv5Vk?Ij4BS!ydfrN2?-PY zQ+iRLW;|(dy$K55B*5ZcG6U~jNBp;cr1gi$2r_Jl-}i3zeSZqLKb~@MFi6P^L{sQT zAc+}B0yEZVZ#$wjA2*}nIFO~&1I4;o;8|y9EKA@FQ|UJYSi02y#;kJ?2(rR5yv&V^ z;kE}~*x2cO><_IsetSTYL%(BVLjM~L{`z>6jKK?xHyDZ}B$nr8*S`zk8XJw}g>EZl z*7mMpV&rdR_Uu=usvw14b#lZNDwQi6mxB2TRY5^Vwb2A5w+@x#^T2b!`+&b@9LO zztPk}y-(jbc%4(VP!TQZ6U37l2dy_KLm!^Jx4#97%Jaoq#!zy@Q7!M8DJRvtnHL{Z z!mYmt4{zji^d3{HzWGZQ^#ZJ}2cDi_U(znzwur;6NZ2vJ z;3v8=>{4{Mz*WyCy>9Fgn^$3yQIH3-(i;ni)*rz~e=Gq(P;h z`rJ>9JxC|qkf>e5LCGnZ8`Y4K`m+axLG zkpzLpvLIM3Kzl}e)Yr*>%vE<)1)l-+r$7Fq&*rV))QAv#W$=RG%mR4ITK;F|I{d~L zFCUT%{xh}t^VP>sYrKkArrt#PAn40rPR^(u(9=-Rgq?PP9aL{%>Qgv#=OKZpZIVGo zLoin|)3kK-jT%%A_3fu6@1hu^38y;^*@nDiI|KJk7PL#->C-Xk^FCg{pS@<3ytH2% zcd`WW@$#-?f^Cc*d*2C74HN?|AW!+vt-ts)n3b;+x~$BY9O6NJRJikcA!hK%8rx=6 z>w0O*dnJP=hC?l&qaL;Oh4ME@ksa%rfIKSQnkeSFtyF=J4HCwu*E1S?^(z>Zg8xGY zMC&ePBcM|>??k*sb@}bK!lu+-T87{10)40ZUhZY{#ogU| z^H&6{Z61YE@_-u|2=!(2>6+NP5>}yY$L2xEj%U&&h zU9Pj{g!>CD7xqx<2)v>U+``P%Maat==~HmYp!Uh3^?VWpXVPbFAdv25+M}4NWO;v( zecEw#RYR9UB4w`K%*@4;+qH9TTN!7MR?PU{hvc8yZv`{ypSmD{mg{8LvhI4&3`7vw zchhx!UU4qBflwKn@%WDUq*M@aK}YMCK!HMnE?q%z&K@9@mfO^{{Yw6&Qsq!tvMl8d zAQ3!ltuq_9tpNHz_XVbiMs^j5)^G`gl8`^0(1}x z_c9=0^QUV&m^{7A5SW=$vX|?V6$EEOv#?UonTgLm^g7QqbFub8t ztCyC7y-W(WGk&wS5Xtp2Px%sh=gN*QDau^)wSib#;s+J^yG4lidY?<8xIXmq<{-i` zt%AIaQZSi$m0I=VAHqD=ui!5;6%1!CPcH?tIyWF$2cj@a+fB`-=LA!_Ho=x|CRoy) z38r+U&#|9DklF0#g6xEn$PC(*BaZcPZ;Rd^C{MToH%&g|9!=3d*EiLYx7+2XzQ&0#;+qPRGDJG`*lR5rwVV%fo*@r1Pye-#TP|2O z&Nl@^x-;`ziN9dExqUN1WLe!VeA>S*<|>c)sGuUrtYvx`{0{eYsrNPITxyqD(fJe{ z?Lt4y-`|4v9{g7FqzOzk;6RGZe||GD!!q~Aq8mTxZ@M>>k_T$73Gn3Tk`|H~{=a|U zip|gcn;2L35)WET6g7hUV-j96Jt~$?gpk~zLw|z3U0dlaN}deD;%W%FtFp03Y)L*4zzEbN|rBXTFFTFB;m5r-HnUDR|3x!O*5h z7+!EF+RKSxFT;~}G7&$)aK-?B(|OHGlk?TYd%m9#Q|bhj3z* z#w3mOeoGf&wa{TrUR=jwNUyQsQOU?a_!4N*_)PtP|AI8S_NM^6@2M(Y)8xFx?(_X zyqy(~m_3jDZOShHYqsQ^Ev=V6;o%hfRv&rQXc0kjlxQ$|SyzUa*SWUqR`8`u1>3rY zf>E8V?#Dj@N3LQ)UdAaH%UodE!>CCwGzEE??qDN3$|Wcm+66!B@^w0gkT@u$*TgOK!-Lzl=Uw5e)12#ra?$2ZEkTQ6*_>7eug~sP~ybK&-UKP&of?{Askj}5{Sm%#*&ne144*e1!#QG(_S zqR8D3&=na>xtERLFEfH@j6pcP{JBS?xG5@-{|GB;wF&J-lnZRD%MU+&E6#+J71wt! z`iFEyNtnZ~zBo#2{|vBba)P`}CV0zK!O#XW8eU8138r+E!*Yh6PbNse&(^3YK(#V7uq7FiPuG&!t2KU%EV_i6@36Md8LIbm5?+ z_uT0dh51U7uaB&m|3oa*6wFmX%vYX}gqUj|w(iDXon$mD%CbHb1rYPK~WiA^JI)x30 z%EAVqQsG9RW8tRc{_l5xx18tJ5M(n1d^wW&jfj}bNx$3S&s!5*-d_?m2?@>&+Hb)_ zF;R2ujd7ayy_!+eQBbw%i8@sJR4Go7W>Bb0B}Cyy0ClR2+;}K2T5ljJOE;a$genan z^1}0|8)4{=3R7-~brvO2Tx}y=W7=S@3PEkc7K=#Q52zbtKmb&A(@6p*X-Z&@D=)t1 z$63n#G<$XrWni!hNL5N^RUx=B0$78pt8i5X;YI~{?6`lOS-s8^h(iYSujI^!Gu}nm zbu}vLqLPDY3eqOa1CIz}O$nvR^FSA~oiuq{JXAc`dN4FLAS z0Exqm5uVZwRinyO_|e4aX28hdf|fHQ_?sx60Z88BC+WSkY(=-gJj#Ytr(|wSdS>8F zC`b!8iT*|fR^bm2#~!va5F$1!+9g&XC^-V^F*mRK>W?C>h5)1NM9DvHT*(AP;f8p3 zHWm%Oz z#)CD85}TsqdVh$xk12nz-5tY_LWF=&Wn2VcNF~Mv!&TFK>_Rj<-nhaCl(-;}jz5*| z2z3b9{Tvt(Hn_>mY*XijLIU(eJ(PQGEJ_WkREb5;*Ct0~u&&n@aPOvH1WePE00R~L zh{njDh=i2PcRp@N0hU-nl&)?*Zcr|krw6X%RHB=G|IcLN==bA^zu4~my!W;zkjPCy zr3GQvRHSxANz|AXRYhdh&-BzIzeG$#pePDAfG8JkAwq>4h`8Z~6h*N|eCLElr1l$9 z6ong8@`a$HF5Ferg&U6)g&UI2a0B$dH-IS$ZUj0OP$Gtqf8iopl0tAJlA>@!q`n)I z|AkPJ6mC>f7H-e9g&UgMa08g4u?PI;oJ_R#H^M0jZiq@3jcCZiLz<#+W16{eP?HpH zs_6?ihbqF2M5W;d)=`jLH$a?UD5AL$HhmjnorSm&Qd)%@F`-$w8z`L!x$6Z!(*T6p5$qvxPiK&;#WJTotD_QVjC~#_Xx>4NJq?= z=*gCWZ>m`I3|{zK>lD^S{)3KEfqYO`PG%gm1F7{jgw}@NU(SImJ)341sQO^O(10?m z({Tk3fIwS^s+R~XXpm$=u1zh1a$5x`78UFf&?r$)STv!nlU^}fHhOXqtQrt813)J; ztYnL*sS2j|32`$(vA+*B#BRu>wrpDdZz5&{?t196hzQ|sw%QzOre;wx5kZ2xl*HqP z6_an{&bHFcbXLn%du8TtIpuoAzx{iIDe^zzVGid+$D`fri z!IOp#NBCw`>`r}UReC$1UwX8T*xcd*-A2|GtZMqXF5Oj^l%T*f%y=BRz@Hls$Aw2o z38@5hoC%50YL)-<;#qJB;+~f+ynp9QRCMS#IxlbdsPzd)*)kZd60RL@$jerNW>P4mTXMxdG5N z_bO&aXA`zfLpdy4e$2Js>+OF9*%122wB`AOe&K zfC#rPglY1%Fq?n1d%nrZWzR>A74Pd9;0k|RPkp}^aU)qGxkwf5EUh-nW7`F7N8v40 z9S(K00v9j+Gmk3z)HUn=)%^5&0geISAIJiuGrIS~slO zPqia3*H`ZyBziv*YKyD%@wC!ozQho)G04JCdcx=wJDV^h?l$0y|%0B_3QeR>Y0a6 zP}SNUx+7Pus87$+o*lfL;DdXHpL3t2;XAKs)L)l(-9Llv81Rg{YS|kKufQ9u53EIu z7A0GYT=aE^!2d_iQ@3_6&yF37_1u-a>62J)3QGR%JCJF9erC%{MRn_r8t01r4ZPJ> z<~^L|_N0GW>DOyyY|Z+ANPjxTW6@(ZRJB=}IK^%WKUkc?Y1J+#Q5lt0ulVK;w89#5eT)TL)h~6TN*t`Xb~F^0g*@r6gfEsWoxu!WI!4CJVx4O= z*sXk+-fJGZB{HL?zt|II2>FlhHo!03`|Fdp?v8JN_rjC>VYowFp%c0@m8kDob+nIh zY}3T0BC6VIN4TjoPxn3Vodo#VEyi&ddC$K{+Yr>Sd^i?MuRUt5=SNz;EU~k*qqT0W zKkvo8z&nM%ulae;_xRE9t4h*a&UX8ErMqEg&-7tAx;N*uyiwXBxk=?cZG#?|*?ljfa07SpU4QbEQE5<;3%!dPn{b30p%dwo>x0 zVm;{@zk0V@C5~0Aw8KMC{N$VuTl+d)(DOs%q2|q*-6X!ZfT5l*mg|f+UG)kp|le|2bsGG%}<~0vD(VE)dPC+A^x_@xHB< z+AJri++_{*U)&zo@T-wP;G^vks<46Wn>F-oTowokU_f>|+}Eva`QIZR0TOQ5eh2dV z{!U;VKt9{6qP@}Q=k8{=nLpdHcXW`&WNH(Gsq|c553QbIo!-K1KiB=IAmEGF>R%lq z_a7EFQ^xwS`*gYf5${#M&{bZ}ocs=pDsJD@2X~6d7_A{0{w~bkPR>^x4Q{WKUOFUc zNLZ^J2VG>!-*&xy4-}FacDfvrt}`0TYrVT6wAIVaKvQpKl9L+%dxgy1 zpqG~+VP#ol*m#voKXvzEU75d8gdmf9+=SLngL{-^(5KN*dC-#7ph(G#`d*8229?ho zH{IT~>Z311@3dptl*qY$1Gqp!ar#X_NDA3M~ z>cAuSjZQiGWQ&gNH?GYVAvfTy zW<1+wPh}2>+1a2f2EG1ehZTSz%zz)26HHcON@4&)mCPg;jR3LP-?U@RuBu-VxsC`a zWM+oO1Yx^J&V?ak8d)eB70+HkGn{^JRiuq(aFId~w$B%o(TNyWEu}eaV>tqRbDT z1_)B&LU<)NP)u_}4Kv)wk(9C<4yoLb2`$5o2dy_K#wO&P1>OttDsb72mNE9n#DycC z@8-O)#v^ZL0Layh=H3Oq4XqbsAdpgGB9w^$hCpWFVHH!E_%q2kT}r7%N7Iz2on<(t z3UZJLDKQafL;y*kVCHYb4;~yMAj84+X_q3QA<~6qJrb<28;D0p%Bm*o6~bw^b(?GE zUAI#&KSiLZ>Y+3#snq=RHl{pZWdxzrv7o42M=JNc`LOh2;+!4%IE0{=$ai-4l=#Kr znF%VOf|^7{Rg|D$OuMSr?N^l~WPwCm3H}Migi?O8|FmlM2ec&+OkFUcOsZMIVNNH? zVXqOj*W3(5s-zx`=c)d;Tn$XSld6X+0Bv6KlT>&jzRZ}G1B#V%Uq)cIooqIF8_4-^ zO_Lx|Ng`9fJ`PXmxs+4DaF@$jITe)DNYY4zDHEcmL_i{xyh%KMZ=UOv9MEG;N!8DU zYXCf3s!U>g4Q&<0QhV7J$McvG*P16myMv|{Kq!%zbl$8=0_PGMtQ9DyPN=3}%c|a< zrYT{;K4wW#goISMwMjkH_+wNw{v>SbZ{=}0%j_sj1>G~_ypEtux~GDET<9|jplXT3 zHbo1nJmyK0nE~l6ZU8qO?-V6>5OHrN`K!~P6fmn_Yx0d*bYTV{`2Uj`oM-Ztp8eCY zqx5z)ya|tUQhc*{@4Q_y5~CLNJ#jE2xLl-{*n9H%ZvHq=feuc|RF!j?!J_S+a1T(> zA^+n{1jK{)6Z3BliH45;RBd`Gc}P&Tu@O|8^Yfi*VS4`>Rv=7NYOo>gh~91j;z=&1 zxmPKJ3lL;V$pm#mzL`vAKD*Q<(mb43)0Vp2{#QkKoGocf%1Srm5S>>jduPBLxh*`; zi+5___hS!bnHe#OK&VpZBPZd;O>KIrwYkquj4=Iw-XDKpFU8&d+-E%xBBII7WIdn5 z@;kftRGS|8`jJy@73T@XnJ-d4IFx-fH3!24v@N{OC`f>+EKGkYhsw&JCW$DkqPUlY zPM(-4F6s(r`Cmm;W@*|fa*QP!zC8-}X*}hxqKdY%VM0?xlsy8KHfThEQNVz)s|r+s zyTGRnRIBS2+E3{qR0!vD%gUeHVYfD%My@mP$tm%{8=D2X8#pa5A+0ZK$nb7!lX7T zfYOKxk}7-(Es%>WFf3}bvmPK@Dif-7kP+q+L{B84HVH-vL>o5twu$`GR7_mfh5NE9 zCQ3)69@!uaDwF)0f-)EZlRS!lu?oh&M-710YBPJX+aOh&-in#K!8he%+H69sRh!R( z5f!2zGb6BSw$O-Z+N4yhP1$0}S#j_{S`u3#CRr_jEy&6!sO?FE#4SOSz;$BFhE24E zsk_l|`4RxY5D)_Z1OPKcKqLSFZ)I1NyMRd}d7wWb?)Ne2k+md&|0+O9c}wbwuGa3} z+Ta>`?p_9x&s*Pr(eVO+kr}g^0Ki26e~#;8*EjXo^gZj>&E359X_FdPU`aJe`Hfz3 z=z|>lm*YojS35f=L4sRvdq@OofBS30hixILb`OjROsQgd^3X}4p_VKU9!ViZr95_$ zK~kAqz0*dJoJ`Dp5lNCdFHQgu0RWkqxTCuQ-S_KmmtAe=w|j1FsoJ(=u5G!^ZvD8; zZkuyQNo)ZEyl4T#xf4+!AGdy-0HF{ddkOo6(Ed4w<~;>|bz&!d>%0^KoO&GyaURu2 zOI5*Dbk6>n-HR`D=wPKt+V@R5q#optS-&bZfL2*SNc6dUAP*|qS*@f7i;mep{k!pA zDl)p$(j}7KL`ig+W~~J;%-;KpR_jY$d~MdE z=acXDE70#3)+&7?)~@>WT3T&7r!GWIr|95D{v1P}W=iSgbm&KV#6l&?S<#nnZ zPJ%(ra8jx;n7s~P%sFRR8HtBIH;Rv_mRUb zBpS+Y2FvEJqs);3Xi_RN1`gav9v|NfvA(AoHSfWRidfX7`hFP!uI&xyeLOKghAjWK z2LcxrfQ^wy+<)tK@J~_xGQS90Y{d~S6tefzELcV^IfYz!VNIp!3ood7R_Xxn0v^EI zR;hff3I1vjqkPBBQ@$dn1P1C?K`o0I5QsW9TaEWOXfJg-(WNMA)UZlku zN*Bb#C;W^ERBa;95<~1q&rl;>MM=$5%t}I0Dc1NExQq~;)LdQ83KVzF<8z^95%*~0 z>9Xl4IOKbtRSab31|DAl|KDJxv|YlBEVw<;sHqL~V9?(((;F@HH0HJjfzwB!aLcU|2YW9-;8A|mH9v}a zJt`(0j-o<~kitX;LDXiEIQaY8fr4ouMz!JLaXd62EKvgX^U?*(xz947Y=BF)7H5kL zYc$W`Tx673f#fieLGt*PqY4Jf#f49~ z87!u4GBC1fZcF;Jh^=m|`csIleVW;TmTa=m6|u^#m3^9sgMG0rO$dkyGFf5YXpFEx zwrOA>-ZU8V1F5D#f!Nc)%zCt92oE-SlG&E!h0wMQV4;508y^Izk%3}yNmN7zO2k_R zD&Q=U7aHXjz(lrXz?!DXG0D-ow(7MaQMtD2Y9a$RvSmhF#LBl;HYy@kR%*5kp~NOM zWF>vev4$g|rU8-I)1a4X-MAoe0~|MG;OV=_V-5hBO=KBFQWIrhRWMB!HiW1Bxz9hK zv56uR5Y`>pOW#YH3GIWXmm=hA0C58xH)P<^y~x3mD8>emYMav_v1-)Tdc5(pxjM4@ zKx!^GU&!uRieC|12w@&>ctUr+4SUOS|1t>~oi8Kn?pvKN!}I-H=gS>`Evxj8!dhl( zulQ7#mxLHJx5ixD#n5uKc2Qsr_nkn6RWwX$nP7jk6v5ti`4# zMR$^Y7GEmIiqVDKWtk>otVO0KMR$>X6@QkT(+!F(GAZifZK6Xf8vwZOLttGJ`GIWt}Txlv^w7G!X{tVOyclH07ON z%V36mqA|5-xmp-aJ6rk|wDPShs-1S*NGKmEK0GylQ!fsz437e}{;#INv9C6o-r7ZLK`9Dg}$-!OteHPTh2Bw&7p|kyo>WiAK z;^nO>r~hAwoe*PX{@V7lRWI6c!Oq^gNBNSLDx?&gA>3dKt7cysP4Z$(U;Y1L$2*H} z_^poQh#}LC__jU{x>2!L3xVCl@a;`E*$3OV)yEEW#t<_w$6#As@9V0%0ZgizJQ{)@ zv9sciMIO6_ZS~MyRjcd1_p8DwLIT*;F9)_w5DtLm@z{5Z9A7Khr#sO|scNSu(eJ<+ z?lx0D-_-RLaBeY7=PdruT)85=pI#-h&+Tzl zBoEENoSzitZ%&U^IaM|V;D}UJQqyxmB_hOZPF3scN_*ea+cOL3pY}~f4*PYeeLAjI zMW0De)Tz8jS89(xs=jhicIMlN9E%OMAej-7k}r8zg9gQ>X?G5}kKSGEZMrQ@>co^Z zSNe2G?z2%u8;rCwTuSCx(SSNG>d5!F;Hax^q;L19weFo797U4*a}>-56YUnK>^YeX zxh@n)1z@-)w30n~g0iTFQUS5KI{wTx#p%m&!aI$bCGsJolk1Q~%f$?b|C zJ8Dm?aYpc6_x8wHTWxQIy9rXx9;r`gP9g2spC^Ha?10oqk008e} zT}y?Afka-Z!Qq4Cm?DAlRgqe#(xR++sflB*7Ob**+Llp!O-+t~<+1A1ij#%AXu54aY^83+xBxt2(4s@^>oAsRoDR;1}Nsq-*rhI{5zAt${T;jPSfLz6bmMVmDHeR>s5a2$U^2aN0d8xU}IMRgHLy7V$? zrX&MBXg~IfJkZ4bc{g80TO$%QK%Ut z=oH74C{e1WAciKlp(rRTPO&x8P8C8iEzF7(lwD#OWT&VV=mF2KSS0q78s2N6`b%Y%M{f$fy8{oz$@y z_0tlKIVO=cj+1?&zPJ zuJbL?A%^V!(YcXM8Mih$B+`opV6Up?Vhw=;c#*^wumyG{#YvGtoZ$^%%@;Tfjb=+= zLiO>Ywxc0qkpvmcekq;!0V|oJ0w#D&Tj?aJkwGbW=U5;~Uu3(!ly97*k-1=M9C>r3nlg zp~%1)e9M&PHF(Y+)@gE+Mr9x-V*`cKWDq1&;S30$L9%3#)T9RH!}uF>+M?mqSxz-T zOUKsf^{-mveGQfXT0o`0;H>TPd>CvmkzYB=AUNdfv-B;uOO|9PSt&bL6s24|&J^R# z$WjVC(}1XM^>e#kFxlS2=xC%a-u3%9EqkK0d+F3K==L6^5ZM^6rLNrJj(;fos3)i` zoIzk(e;cGb#w?D^-*oWK{Z^FQ<>64N#SH9kihP^XyiLz{o?cMcm)kYpr^JC%WdU38 zH}q%EF|hb98jDOi)%q9{pqiCN4SHS}x?_EuFdUhf_M^p6g*a=PR#(U{sz%{WhM3|#tkG{3xkB5B7wpjk-@@bku25a z{Z3_(-_SORzN)V)d);nM#0_A^Bc^_wg4h~f7`##v;+*;sTqSM`dk6e+{Ft0m|+tf|8WdZZthj ziR zFU8GWvq$A%-DmkLJ}c^fEA%PIdK~5c{q=P}?uOfnbbi}mf}n1Ck#E8jo8a=MzF<}sNh5i6OQkYMSu68RB6WA`6`!W9je$R?t?k{YH)x`~#P z$6T%wqt?eY4-R8;lyx+?;Qwe8?r1<*u1}I>B@#ZEh5~1i>gO7XoUCdEnp>KtW(!(a zIRq-?bDy{-L;0s4ho0?&Qw?{p00X3PMVeF61Sx*f0K{F#>F&df zm8`Vpe*==~WsUC{C`}e|+16mPPSd=R0klsv*puD{PUo-i%v59ypoEH%K}c#884|~f z48>U@1LB;K!8mDTz?xHv41tqSkurGTMgaMrXL$^z7{BinPkXEbTO;F<6J}uB$%C(O zb_1l%NaD&dCwYp~AiHW5AV>r2%_Vhnbz`hu2K!M?>&rtd&+7*J^?b|~ch9;#<$Kmb zJRh0xM$nvev8OGmyxM6FxGB-b-^kWj|-?etW8 zL@n+5^TuwGc0YRyw0?W>|A_xBko^N6N>2KHXZjvgakLF9BxAZ9!l0c&fL@=$h>Mvvz5C#I zV*FzJF8sXfMxXY-Q&tW)5VRDEhg00l>W=4iZO)JT`&Fs@KA-Ubd54Q$_b);p_F{JS zZ>Zl7dN0~pl-}!VEs~d8R5_96&k9k(s-m~=EuMXTvu#I#e`o0&mAFC953)W(yK=dQ zKdNp$_4ApM))w~xO^?^Se8VA%BmZ>Da`HiWL<-6MPw{VooX9@`9&M%KZ^`w${(P*? zf;;a2KW8yjZ~@9M&KC_kf_um?;mC0sZ(i1|M>#8_iF@^ecePvHYk|Yd>%Z;wr6Bet z>1i0iDI)LElPO&Cl@Y`0#H1k~-{BlM2@cCA$u#qaMA?bg3jH6uwy36M3;GD2BRl~GgFNGZ<^ z1Y;>qj1v`?_kT+_0!yOo6ppgOM5Nuynp@;Mi8J1^WTa~rQWV}xx7@zo2=I>{BZX3V zB%p;QVxpMUjw4>1|HXk86@KkV{n){WZ!3SD)jX^|z@s=m*a_qJ4f_xy}}{kr{5MUD3FBYM$a^;;>8%MX8ib1A>$L(n)yaJ)v} zl~Jb(_jr79cT0#+auwRwvCZUb#0}xu6F`1#6$tkMvz46OCqxz{Z7k!?@jUaa6+r_Jfik;n`u#?xQabWd8XH)hJOkj@$Gf_T0X4PA4O#s&$a zIC!kxs^oC8Fe`+P!S4TfD65iszV`JTw{W09g^C8%PQ58+c>}HU>wPUa&J_V_7F2Mv zsR-)ep8kql?KH~J(?B=_q9H}>9!`oHW1slJ19E$jii`MO_UZyvj0Q+Qi_$nqV~G;7 z0UUfN3KAKElktj^?j*YdmXk$Xb~Ip5-VFkKWnTV7&Xe*N<~6MUo=IM`~2`(?4wZh$lVZ65iF3~W3Pn1h$Q#%$|SR4m)Bey_HZk`5wO z-PQx;^b$MqyZW*E`As>1k?K*XDd6}Bw*aJ*Xvx_}{z7_Yzps;O<9<2QJ#kj<0!W|+ zL^O%yi%vKEU)7IZ;pDYOS-EyU($K$Co?f9EB=u}FB?X8ZAZ8+xWil4Eez4_Z3%w_k zr>0x({5#Yy&kTCr9tjSi?6SV(?e%qfMBdaeO`NDk= zB_tYIyU}<4Ro;M*ev|WNT-T3EIil6&xzqwD1QElOOKw3YVhRg-4Mj>-1Q&*>$Agd@>bb~I32;`g59bE;_X@mvibaH1m}eUHJ97gu<7 zdicauP=jy=EHa5m0@2rRQwyFfOrkF#{z9MaNT7#h^AIio213!R^5`FxTXIm<_^?&p zAb!2`D=8xOkly4Ca0Yin$UvirY{@|7DvCL_vs(qe=~_pbZ2r`Uv%+xzEhrkOXKMQXNhExBcWP!WtmrCBQ_iITRw^G;nqp`#>MwoXOikh;FlEQUj}-m3g<4gd~o*278ciajHhIx^xQ~e3Sm~ zIcimRM`DaX@lrHgr})D7_;Au2uqr0{+L*_FHNAp50vIGk192w`rxk{^H_LdQZ1D+c zr1k%8MaDS)^XhLG`1&HHNCj~N8m~m*;KbDPJlv^Xcb0?2cXgHIwK37t#I4O3fpDn5 z4dm4dUYhwHHXFY}xC0)xL=?FwK9k=l1Y@*fqBHvwCovtl%VHh1I$B7 z$9fw;Ih}FG$!C;La%|r0u}MF0IYo{xfnFflSbm_TU10hExX(MLIr}D~Y!49@xIJF> z>At@o+KOVsypNNR78DIgD|-ZYsK4m`gU^YCWb`Uk90kYQDo%7swj8Ygh?(v&H-VHi zAooyY)^P+De>_yLw1d(FV{zZL_X(kN$YRt$`A{@u)Lk_olriKCQ*f8HM-i8?{o*&T z&RRFkt7Oo*sK7$ZYzo0k4u|~I+x0%jsB&^yLtJ%_Ft^vE2y6g`b(ffvgUEiF`xsuO zt7re`t=zA3d}u&0moE{u^7z%7mtK~@DarHOpR)yNzwzoF#U`zEF#!&RqLNMVdzSmf z?+Ko|>E?N#LL25jTUe0`I9n+N>c}q+&u0jYPv>dR5)etg=W zDO;ptkBWu>q@ifSr_tsGIzm;Yl zc|$ZMFgH09ujQD|pDgkajsR&c(Zx94ODkcW4sXE63$dc(XnFW7ds^7}BFtQqfbo(utwnG>a}i{K&81-+1{&!M}Y2 z-cp1#0KrM*Si3u^8OkiRB8&YOIfM%w=c8O;BH(dNL^ot25HujaN%|NwuSLbb;xAr4 zFy$ncJ4eGnGFmhwQk5CI4C%gm#gFyhUo8`$Xh4xtHWJ0X0NDkwG?N=CCwNDb#OPhX zH<265V!Uv$)dc0yVl;qhQrGQS~&$g#{{;hwL+-mrN z_bnG|#nAl!o!4zVaapKmT&^&;Ekp=tfQOZjq}J*= z!{RiDY1nPU4Y1|M^8Womxh8qSAJw@v+$6jG>5?dDz%suui4qxQH-lzBPMrsw*-ojp zMoFLHK*>n>!!^k4{1}1$geCNY@{2Km$0pH#)4SNS@w#BL<2OV;;nuMB)B40 z7hT5FP#(xIj1Ni9pBdSI=d@qE!cwSDouhw-1%hMd+Y+C5VmrFDdeQCjy_ltJc%0;$ z$EbL0CyI`7bY#!staaz3FaC<-xbWWO4LaZyCqjJv>D&37BWUq%C#Q`a{@f~8lrf0t z-Ff-v12ukJOobQqWoVAB*7kMCqf zEYM!1*z1TzQ`4)Ge`q0Br$-P8W>wO?b@KOWXY+@fFfwD-Hc*_-?60O66EOztG^`L* z&hsAGvg1c^ILaqz-sy1x%Vw_7FI=)y-k5J^1J-@H+NQv1XJLdd!q@eU6AHY?+tC2> zW^(jsul1V)o_}*tZ&Xe$Cvy>lrc%d{=&~%wIoNVOe$GW`Z~y#pe$39C z{iuI{L{x6_@;-4Q{uA{Ge_+(_lWnb1eL6Z#SB6|XEz66F9vuX@7 zz#)}N^`rXTJyuS~D{<~BL@V#_zi9dZU}UC@W&q#-4o^S*+WTerTj!TpC%wE&Ev3n6 zV~-_yKVPi!-qu?cNo*v5+DV~8?-}41H|`9=wp(|1SV3!8_j1Nrz|iuRF&`*MEwwy3 ztOjXN`OAR^SA>;vf99aV%E&pMgnG$7PfPv)j2r;WjDXc50oylyUv2GszwdfxYu4Un zIs4XhZOwMJ{z^*G&)m2OZJY*hj6iJEfeD5LHUe%<5^}U0Ar5E_1e87ve`p+E>rl8k zl2;U%JshkJaxp{cpJ=nh=hKa^J-9~eWO@H^DdKNmivPwwFK7~ zZAB@p00cn)g>siWPq1#|RiDuVo~l`!->g&Ge)CQDPWR4s11SG>*lL5QZepd7upj{u z6JAIL2iPgRSQ_Fmf=$j_ORa>?L&PAuU%T?~*{YcMs4Tu;=)*APZnDA-^c4&J zpwqvg1rS~j)X0m1mVehqyWq45Q@f$SBN{oTp>DJOn#+%a!o$3MRj~M9dX6MOhB(kh z0(bb&0|Nuv41-qcQSD)I)j~iRax1H+9sA>yGyvoQCe_ERE4{L{y6n+nu1+mu?0HaG zUGVH(+K)aEM?6spa3}8j@Dfqa00LV@3VX4;a>u@z*-uNRPtK=}-2e%VpZ3)yqLBdy zu4`Z#vj*m|+j_?Mp`sf*emPH+R#;8F`c++~R*gECcdD;bKMCb&qFh8L>PaN3L(*;8 z%!RDU_@bm>w;{=+ruDS_-3L4!>upynssDP0?W?Ok-^%ytD{4R8#dn58eC!^$Dtu!# z=qYMdWy)G=K+sNN!gsDHdoYVL_zS zF`AHXak3U5BsVMvua$P1Mruw_hyW zL2oM%7?1$2^u^jiCM0R;pjnp3CX0b61~ze#v7>c_7tME-0irHYKHur zkZv-aq@T8!ag=k1p=uiMZ^Eu{G162Kcfo1{nn-{H*IbB*C9ezKg6-CEHD|pqm%7nv zSUn9bMW$5Bk6n6N6z^A9743abAETgE_^up^^fnm;EC2}#n08k$3H0VT_kgW<)H1}U zNP5*`z_UsUq?rIhU9Bl0oPk&XDm4n^i+Y@RAnT1V7o zUWXk1NMRnRIgr_q08YAS*Y3-h7;A%3JJcG8Inofu@XfcB38Zm+6`{=14^XtG!?K}6 z;7Z!1jv1%=`>L8vwyo2J1a{I!t51H4W0?R6YTg?i@aE*{pjN7wvz}^YDJr(H+pT}V z;zuTrq8XGJLk#Ym024^=5UhHWLQn%HPMmWwY6cwEdRxB;S$GVF1aj4&n1=r{DoJD? zwoFCcGn{qemZ^PlFnzx>d0{ z*S-M`Ch4jQK32+(W701KZ9m9>Qf|O#OO4hjdQ)#{ibWtufI5AA8lKEyu)!l$(vkAx zuU#Gy=-Ly!ys)YalAHj|69$^90`7kUFz7A)xuKbvf`CIICu4{3O&p@YBa_Ueu?8R{ z0tSvDB9_>?0ibP|nP>o=oiC$uvG;!RWha2kBVXaW=wC+Pb6VyK37xC=!xxepeutBj zCA`SHf9elCUG(wuJF$j(d;g8cU;i>kFs8>Pmuy?CBQxf&v0&Q>tH6j8LLwT_A5{~A z99);%hFAWBzqI~V0Qp-ga#(7}P4D+mWhb7<0p&|qqs7KQzg>kxUMiC}GD6^(iSn?) z(p%A9vWNwYna&RQWE2m1nEjkt<@MdDl1=qw*k9Odqs_kmZeM9}u#Jf`%@5(ZIJ5|^ z6CSu3NU#dp`o69$8vF|erR7DBUDVNN58Xz4P0y;;H2;iY*BSsBOA|mx-lb1K#wBUi z5@1m^663(c0COeNrP5Re=WeMvqNVPQ-7#dBa7Q>Y-^dH*i2`{x5A2g}R4dx;v0>*D z;;shS4SY}Qz8tM~)AL*9x2-x?!bbfMe+*<3wnRw40TdEQ$k)S148?x!S)9-|yALj0 zi1H zwc1%Z-XbqRamDr-=I5!USl0;opxpu|*8vI(_eAt&~1!H|LyOA+$hgGq1?q>lE0q9F#KI6gU zB-Zdj^WGom+Z*~wcknZ~5Q6j%}z|Il>PP(V_Xgqzu!j>b+C z(<50S&+ccey#3BX2yKLLi`zO=-ciwUN$*qNn@<8 z<0fbXBqd~;L>W+9g*kPZWq)?363!nv+^Tu+3S9M9K3ue)L2vx#Y1ugtIh*aiw;By zN=}kU+6+(1l=~8qv$VNCBqh^?JJ0iIo|r)N_j243>#@UhEa>SW){795K-&gou@` z%-IuFPB5Dzojm}bnc{Zj6f+L>DpSn-k8sH26tebp6=Zi86p{%6quE4>iF_t7=!Mw! z{p0t7oZ>fMc!)d@*cScNh+*2-oo)KxnjlPx7bRTkC;;}(#_$FGalXX7v*Rua^N)Pb zgH)x(x82qZktJLn+3k5|rxy_#fb%6w+aDcc{HG&$@jL}l1UfOmJYIvE9-3ItB@?HC+2e!**+H9%PGH@YIqC>tF$iZA5O)hMdu!7ss$Ln7BUT+g4lQ zD`Bq!$1-HsxWp{szlO`FB&@QR*+#WQO%-&<&GV?A1@)NcmT<4paA z-nBpiESzPz)7u4*DUMs6qw4>x-}3sO4kw7DDta_BDuDLjt>Lb*6{ zf_9cYHMe9Y9f?DO<~EssC>;azasJk7q`G!TE36B>{#DL#lV!z-6VABJ8>maqqw3_o zx))XdTGw9p(Bz0<#@CH^{m%C|8vITxHgwOJp5?aGUFUba+#O_aHHOG+zCtf+#^L2* zuB#N}H#zIxa%}n{q#(;TjlUA|OTYA?ZucBiK0IYn$7R-90yJQJrdX zC-79TZHfHoc#cHJpM|ccVE7y8OOL!|FFcc1b^TTc?LX2E)>(5?wBq*e*A+?TmO*)I z9}yBj6ov#WFNY$>GxGRqKyfE1u=L|KGVGjH$+i_EfYrwcAuiT~C`w zPhI(uN&mN=|M8uMWdHfSYr)PTBm|dLL;o$cl!nbWq~OY#xN=2aDwRYgPs{(t%(Lip z!+$F_1zChz%8?UySEh4gV`{I~;H~#QJT&cX>^g|>v^w{;SN1wYyp9G4ie45HJop|1 zajrS6bVy|_^7im8!jNqQEx$@r81fB7(mFH-J*J811&n)KwHX?p1Ch`f%)~Lo>H~C6 zT9VZ5yE9U_9+#*MkWYCd7}Y|OpeKOUT(V%!z^l2jVIx^e#Zc8M?vjRJ0ObTWPz~~& zcX5*AM|JA)d3$Sa2^4w`8+{C-6ye4uLC1s}VUsQ?qw5S`+?FTs<$E*JAoM7@ba@Jl zA4BQ6A_8`}MsOU;7+3F3K|@|!A(B=xnvB~qdG56-X#hyhOdr6QOmebutZh$%w(e$I zG(ic>XgzMWaXByop=fZKs2%u(d?*)k0{c0fE6gC?%2QVAn`_TaSQi8H4#0o|*DtV_ zS!W_Na|>C?971Lfxq$k>LK7*?D>*IZhn@t@{)eH*l6Tq z;!0`F?q4pKcyh-C^Z3nx%a~KhJ``>I0dh-O=*td3N=cgwbGdT91h}b^zCoJ+Pw~)~-;55l(X3or#TgX&fSeBAY%<=iz>>LXwlsiLkl4ZzMa$mNw zC;i%xV3CEBEXVm$id?oGL_sz z_HG^%_(-;O{=#2bbl0qaEpy$i(Uz<9*_YZ`pF0bRcV^^wGtf1AedEi4tH*b^72Qy1 z+#0gjISpIPC#HX_#~O|t3qt99ASmGnXO=5eyXjOX3Oz&`8DG7*j7a&Ut^R`DJGSPN zj*g>z@QZ1}(QN7~ESdA&yv~+KiM@I{W}-ATx^G@Np>>6Gf58dWU0iKsA+Kk)6LkBo zueYnij}~AlxDR~(LJ>tq)DhAD*GZC|(cMx%*JkYcwABnK9*TV>9(Gx&;&Z8g$hqyF zXhVK8`elPzw0sZzu_~d_JU*%s{`$}!6aVNoWOO~a>agKSO%mn9nm3HEZ;cL3i z8gInRQD0g8Np36cGc>foZB6fd$T4ZZrL#1n)ah5>F|%(s=684AU=F10_W8)}+T1Yk zl?&&(OQeIv$6P<{pY8|`)$a!PSHpdL@0|rZLKnKaQ1gvL=xliRq=hKQ+h|v@6>Sgn zf00vRS=1{y4!5VtmmP-I)p|tf$sjz`f>(!pI9BGRmg^;x9XG zp<>o?FgL1z-X}?>ZM0*I0y0ha&Jdouk%#WB2?hH7cW&snc7^lM7k^BD%L=T8CWqB5 z{8G}>9;0%K&I^>%ME4GGn1!kQBc!tm{egQ*rk9XlL-R)+oA?K0Q9+dPF29B=a{eHn z`^(-p&-H4ve)`lv;PTV+ac@Gj=8s&@;T~W$gZIthm3YldaQE8zH%)(>Typ>pNf-V* zu5#$`K=EoW!JaC2N4zooF^T=jU54JF0Tbwwf3+5w*|O=;+m@rrOtbsDFc_{ z$ni2{il0|pb^tgK8<2wk!5UijYtgrBKY3b5v{VlwwkTNzWOG}O}gQc&}vh$MjbFL`qKjHiraq&(|n z_m3c*)$1;3yM~N_g$GPb;V-rd-TkK(&+U7>PgesqGQGW$H9D>Z?P^A%ngJ35FiK?A z%m>4~qBe`LWna7Om_s%WTns?7ODT-fJ@Q|bU%vje@pEymcdM<9;@H{qy_qYdt&wme zIZlATMSl6P4ouR0clG~Vc5oq&$iPCBSBm2A4JMGi0zh^QD7MCkTdGz%sWATD-;`Yd zi_)0(j5bu`=jwO><#rSfjLvDt#vN;oZd4rfyGmC6k8aNnf2xDN-a@CWpIr!rOoB%>D6NL4l9KgWJQ`8K>QuyC| z@#L!6oq&AG32mCm$3~~YLTU1t;mX$r7Q6yMpC`Kkn6NQ4ga!o%YGW~vc-Izi1pD($;8~1&#d*{_l@16((JP&a#9asp<`^k-i zm(BHyow2AU3d5=)ES-4+nRLY^U4>;-$|HXK*Pm(iUnX~*qLr{#aLFAd)u|jtY%1ah%)OnFB{*((d zEeRn23hI!D$?@Jb7IUdwNNO5iy*6yzd#`Y*ZSt+PI_=hB5&&HRo+jzHn-g?Ph}kjuRmRNOc29V;q@#z)P%0U*aCH?FY@m7D)t| z02?xtrUC{_!vO;_xlz<3zyX+LGR-#(G9@S zFVL+Orp7yG7)XHN-tL(Ij0`~FjeuSBX9w^B4u2ytgX2sg{vgiD3^+Y4aS&%2o9_tc z6MJuWrSoI`U=A$JUXyU#*kw1&DY`5IFmpn$L6>iG3Nrd(qw1a7Ta44cH~N5<4ogN;SzR>) z4ZnXR=eQet@oGS}G9 zcrz2}+&GEzgW2q>8%~>1^D6vVo*>6(c~O$AL}ZGAnyM;8N~xNu2c?y>2Zyjg(rYBe zfrbG+`Id(=26y`$h5++dz&Mv6XiXL+Tyf1ij|(g1$Q0lKe|x#R_fCiiAq03G$$U#q zjO7pu>Hz2Yy?HqcWl;-cnPwns!l&xr9rJ0MID1uPq<6TUc0*^6F6Ghy_rUi@E=Gt@ zUa*1}0_eM>?HF7(Kql@Ma-d(?(1O@2xx0iB>oE&rA#4_T1=w)`YQ-#E!XeAF2`euJ zFZjNi4d30T4?<*9x*eROYh#R)gCkyWY$*z$U2POu9EdOoKtS0P0Ql7A|oP-JYf@X!80Z5pS z22#P0V8bl|O3+}L2?R0N?uP9|%8%3$1Ff$NKyC*(Xs{Ld8tzM&8pxJXI6>>DF|%WA z*h-%uLE)QyclqO~6Q+x;d2qa=ZE)YAE$yekAGm?OF=V>@vIP^i)=x446tOKqs$gJ{ zGZs|2N0HJm~`(y&q!rt8g(gtTTbpuC~0RfV}H@oIw#hu6< zG#4-_>NNX#4#2O1^Z-c~oRTRRP~;2-mMH@PCdh!GNjG2uW=`4F6%k+njLaNOhglQx4Ub`_h&4LU@!F=%9-_s2nOAsxh<5QDZgIZIy|Kb58hQh-(pr ztc&?1T}iK+#_Nrb1p_f44Aj#5Sv-g}+{G%BCiwk{P7z<%>x`hk>(hwTu)8m=2bYqX zr%r$mM_PU+gb7+^4v7|xQZg|`5EK5L@V*ocA}4BBA|U3;*jjd(^dpR-l8#0LiRRjY z9ux{HnVFDV3vi$B%Nqx>6KRQLZs4zwD8-~9=}cAfL`=`Nv~Fe?YA&)G;{9!??Sxmw z>>Ba?S{G6@;?lMGYB3ZQB!nO+lGeN6wv+X2Q)5L*(25g7^slBBiw;_!#2OKHOXpln z0CSce1p@|1Ie-CJ%3$CYG8jPH4yTw6GVBZij*wiF2~s~mSu$W+mU#E@Qr>KxRP#r-$>7uv$e`*+nsQGT-vz-MnQM_b zC=}+aIaXh8mO?jXT7smKL?)_vs(vYp;r`3-PzslPor1n^tJwnOq4c|s8)pF0vo~E? z_dfC8AQH0%#{rI%Fx$WaNmsIffcr9QSxCTr8TG6v;Jyt0)*&>od=3eTvPNBi0W|B> zwHRo;4$@(UhAI&Ra94!`WZv7(rtyo!o0q=+^%RZ$-$ni~9=I~UsJS`PGvPtTx7_|K zIluE8zaO<+te(+;u!aPOV|rg-blxEICC@+W=7Q3PJi!RyVqpx{v#!+B?^f{50{e;H z1!4x?R}Y=+th^HEzoqP7>8<*A4UF-r4OT*?dGP7cm)eO!7-a+^J9$WJ+0KL|=Mqol z{tHZK9EAkmbFwLldY)@U`6AN^O@UnFnMi;=cGLYr+!OH2~Q0hBwluI6PtaM z0XF+zBVbMq7~!3uab#vGLx$_1nYtWz^}Z^2+hvUc6w49lgd*7Q{L<2B(*N(Ah7?Rd zPjkE7vOL}T!Gs0eOuY1{v4e7fmZ-)AiAt)DXJT3M^AJuzZVr8a9gzmfq zC9z;OLh8|4imsZPo`a_FwC{V#oH@b)%{g~W&iuUmbbLVx1_klc*3dfwD1}3oSrZI> z?NHAFOEbWKQD7jz1RA(fZci2Jr*~?5q{21C%54L`!yfWP)Mzfw1l#$ZClDb&hSk)^ z6kj1RIfDtL00ekg&blD-YYh*c(r@hmpj)_=eyK8DxhtaGt6`6V68nSJy}3Q#%GuG# zn1JlJ1ksVfJcTpAgm?HQ&DBEGNI*^$l5RDwRljwzKvvI+<`+G@<9kz%uEsWB+gfI= zH+Ksk-NCQ3o3IT}b|!e#If>vW@)f>q5VTJa6qi>iTkbwGobBpUn|yT9u+xlqa8mWUzT{9-@*dz%;iZ6-^%b}-FP^AVV8X&*OYKbVf&29unq@h0LtB@%h#Q^_{v_4JPxulp zXH3kcrMR=+44j|VCl=lx^@UCWIu;aFyo=nESCvHpFhmcBoxe^pY%L9 z%g)25f~D7t@j5ge4J}0!4WaxtMErsm+BvBRh=Q_b_&-!q#_E%C34dXq*;oiVbMf(a zv`y0oVVWK)b)MtkV*FxRW($e43}j-rV(>kJ9?!Xh|Nl8A@J}o;|7P_lQi4$Lc@uy` zB7g^4PG{5lIiNg{5GGs;-SWId0iG)h_@r@ZE)pRB9J&8|9!x;O#;|w{2?555h1GIa+4nVSi{-t$!41>hC<^65{pDgJ-<36(_tpWzfjJz{fJ zeBBuzKmISz&~SX*sr&}&O|H?7coOOr-T|1IGMr2pXy*(D94P~V$Crpe^GXai-~h>x zC!zcDoXY@c>i~cd5CZ@O05elYB>(_lWj@tofhMi!fu9NPeOhK)AhIVPPaF#e1 zl9suFns0asoVICy=k(ve=oA6bh}<0j0OTHRKU?{?@o(#OV8}3;G)*#+417&Z7`Y$O zkZA$1hpOJSd0jvzs%q=jy?&I^YPOp@&?#zF(`K))p=(W+9-X10Hq`XnGlMFr(qfal zq4pFnYwYq}|L~q{PYju0m;eBVW{PGA0DaBxcJ;U0zHhd7>$YSiIa!i%Bp%0jWIFOV z<2VRwizO0*@C6V8b|6Z?DRd410yqciLGKF}fEvL|K6~3twX4z3SePR;tESP%Jnkh0 z`679HruDbzs$R@jt>N$Q3L$HbMiIIma?0pJPRE$6wN}2Vx+CnrYQIKr_V>*0TteQR z=G|)3e5rtQl(qCLFJ-R&Uc#bu=d>*QXJ)oQ=sCkQgSJo74!+P|dsAD=Q?&BSIg2t{ zOZD|Ea~WF3zDJwUIp?5Nw3XH4eyc*JNe9BHoMqYuG@xzBqPnOcjVXh{8r$h->(w=O zd+up+LHajSD`cW<%}Mm_Hp_Ls|7qOmH2yO6xj=k>?zz}?M;5Ey`1YfQ&idlnGf2lg zM$`KGUSiPI6zXU(yWM(g^m1@}?Gt*WMKRKwp+(Kd8CZd{$Fs|%VMe@m#n8~0n^b#j z$Id*_bX$JB(Iv=K(3;j!IB5<9L?VJCIxS5WdhOTvHGM;j*A3t1y6@gwpSYr%%T<3j zdm@wNn?EJ}^nG6b7eN1$3aJiUL{uL z76OQMwL)uN?!GC9bV~L6gExi?{Ffw1vWV7_6}PAAx{^x}2xL;sMUMX9W|)E`6;rZM zBN-roULoYTlLZPFZm=%R z9EZTHfZ0{Lk%-kgits{;7hS;v!McFfRc8o!SaoVt-cDz59xmOdmhr#w*{_V+kga38 zosW5Ymf3kN({9OW9+vqglzZ0`y|wS2=Hb0FZiF0FDj$Z{%5xO5p?^tn4W>$=MxE6 zbNnzZ=XDisb&zK?=?oge%c6g_}cH_se z>1H;&mj3H~X|EDTukG4K1$A!3I}x|uAL!2KC)sUVSsR8|tz~dgQYvz0eL(O^4h=S& z8TZrJFb{oCZ`OGxrq2swF15$4_cIw)H|w)q&U;yvK)QE+xm*C&LJEIPuh!hv)Clnk zt1i5lvD%R$zPtHiFL8U5`r}{J>&DmLbi3`pPe+0h0Id9`$}~2&_W3a_O=j@#jm#2z ztTW6fhCfweGvEG0ybtPSbdBY-f7v;N3*ClwQT)B}de9^z!XI;1Jv`rgb21w374mb& zdv4$V{c46cwC|#z9&U{_m$}jKpH=KXjd@r}+l{R}n@5C9y1&?tVoM2Z{avr1-Vt+` zmVc-3kiUd)L@~|Z&-C&43GyZIUUjRV9V7N{+sTzRaPQsr(7U6Z#|QIG=q*G=eGi`&&NI^A&eZPVYQwvv*{;Dbr;e)fV=x_8%n#kczJK3wR(g0mfnyIIYR zbn$(`9rV%0HNp_#E6>h{OG1aPt&`m0;S1N^hj_XBQUvsXovIoRb?WA^oz1(tFXfY~ z4G_Nidf}?HBDOC6)Nv|Uq24xZ9BxZ9>7|>X>2#QHHC9%$tv=_wex%k5?nPr)yT0dL zf$@Tej%KB6Vy#(i=*+4PMJP4ajFmoU$ttKVGyVY3W7lOd3Q_!@ba86+C4&dd-6wUUKR~7X;)XwXcfSPdvfw)K>MhxOsN1f;fR0r)t5P@Q z?mf=CGHv6+-!DzXU;l>i1F{=56=ev(V6X%qyS&p##wig+SZ8C45zLF>z%hEg1f| z`D75fnZZ0{C*UlID`T|FdL_36je@)2(Th~RR*Ur7*X@i61@)7)wM%uX_8F>mw{gKL z0IWr;`l`nCGX^x$Qu&#tnE5g88i)&6fuY}lbhF5=KNi2S-XypMrY}icQb3>pcMr5| zYjGc=7?&o)n?yH=pI&Hu$C~vOzRfP$(dSRbp&C(11%868u7J-9|H5AHWU*kGa7p01 zm5|X3zHpFtROh2w@8PbDrvcq@aItniPQOf9Fh!^|qY;YxpRaRq0F z9np}UXK+ytP*{;g5-&-W+AQYLEeMaWwzuGV-I+dbtMo!d&{W_i6-ElZuua!j|8B;l zSGlS)lyCrEK%u|ZTgx@Qt%VhHb4>43X(u`!aF9wf(#96eN5Wp|7%MaryCEL)1a1$? z>;G59CY2Yos-b#wS_+?9p^c=cDCOp<3+@>BX2mgSk0yo!E(U7`wWI9y24C~e2)|6J z4Lq=t+-GN;{<-(6*|meICF~90Q?%+2{3s6+>ABQ;kfWuiX2LA_u7BCJFa}R5)tcMy zlczk;U2TX^g2R>pkHaPhU^X3@3Cx!FJ%utv4Vuh^4lznDuiJL2g*9DRc6E`xCTt>6 z?J98JNJZo$UyFO-QH4-ARIR+0YvAE1IvteeMM)abeXZRm?TOWcFMb^qSn0t~FO89{?J6cjSt1$I)|HZ~|^_33Po z*V{M0jr~`_i~?<}FlJx@?h;G|2?7ZGY|Ts=-_LP5zgldIcjcYn=S(i}x=QTAf3|QH z+`F=SfEQKQ&7zSUweNn`C~zM896ZnQhYus-U3z>6z+R}Q%6 zGhU-rd*y8c-*+sw6TbV|F9F&7BEwV46a%uW@t2Z3bvv)+?Y(|oS5+V7M||A*%I*eQ zQh`uY!|M|HvkM&S=Np*t;jKDm;%tw!^O<)T(neRW-Q}^IQUTggymX=Y{jcBd|1`av zS!bWuvBmF|4fhBAIX6KUfk9JJ%&?kx6MpwF^0Mc$TUQ;es^KC3s{|A<^ZZM>3OJvV z+bLJB=e-;KyL096nH9=M(9}}V^3Old3=_RI?0doO33$>S8QcPoqoh56())LBf28y} ztN<{I%x>lW2YKzb_8aJk`ZIG2FIYapU~kYZ?r6JVXen5M6trvJaF8~Rt`|k)=*cC% z0us`$BwZwUB4?$Xy+O$BF)9f^!y521t?8P z79TSYZGR=f;r4yK^O{;Eb|NGZli-joE_1ZB0!^f(*vTeuT@hh(t#Y3gd!yHSPx~Hf zkAC8lE3%vXo5zUxa|p1G0kKq4n`R6@62-wiL^nR{K6>=(1xD&(tSAatQO%^h-GKKieV38Z-7eptPo?_n{biSz_-Azjp;kcrVEFWpJ{WGzJ9-#~ z_rQ;lBQ>l*w7R&q2h3B+?MuASSDk(=UTX;d*^@}O9y-Z0JJwj#set_{Gj2t~m3*xt z@@|&SdDRbTiNunT8+ePkdmPX9;ZTMoMGKB2OiaZ5n)bXNK5`go$cx+2_h)e%T=W9> zBXWb&7KMrAHeZ`m3+{xceGHuf^LW;q>Eq7qwVl{nIyvT#dbMGTfysNmCyG{LT4&DEnC?J^VH007P8OfXa!D?B{%X~xjXD2yXx>PN;b5*YA{e!Zq1QLax>A#@3U+<2KCDl3d-JXCJ0Fdo;lzD?U;^f zooob(JP2>kA+w5o=D~Z55XAE!y-f(?c@Wu%_qGrm`5?ZH!owc~TQorIK_GPI=UoDk z=A`Y3B=!>yhM3!&X?+s5hJOS(++8(?C9C5SMfLNqNM(Y%r2s+v)urQTZm*&uVF;)M za-bn?F=<(N7-o%8cBz-l8mwpE)6IX;%}uB&uV{2en@G{}@^dy8mE1^|4mI!z-2uNS z2}|uZ9H>dyQEijkJhj`bP`L^`+sA+$O*n%{|B`UeZ7hJlOGT!8!kIe4=CZhT2T2p4 zs0Ihao{KpU)ssB5Ow&vf(k?3N43D;1jbswk?BMWaHtuutNoB#^XU#9|-g)KcU2Yo- zdAMKpIDN_MZH|cDK5HHnFZjI)&$~vsq?TtNy}lr)qhkOHHVt@Z!)5HUEC!FES)=tUzjty`k@jTLB0e zo_ypcSfGU83s%M*x|w!on4l*We44$S7PD2Oo&dLKAiE$X*+`I8kO^=Jb>_1F1s!YJ zz=|3Xa7x0f1zF>oqoRwBl5~=@&0EcqB(th&pP`?q>9aFw*PIN^?4J2=1}kQm55Z+@ zWlyN1xR3S#5yPXsC$>dPsGG5sKZsU>*giqzYQpQqgwH8DawMDx6qg!;2+y!>uI8zF z!lL)Oph~kF=kT!|L40=rk+vH?M#BQ z2FS2t>{!p~D(DI}l74NX#NGljtn6PNQ%>_{wsJDDv;(}W-jH;jlkC7SjjUOffdZER z3uLzz{TJvYYJg&(Oi$N-bd}Ea6rp)R?%i6*S0KmFoF2AqFC_bXberZ@<-atx+D14= zsmYWlmic8=m}ZUFBw;EqZeb+o%(1$nEA1`kW6mCR$UkN6l$%t}Q`A|~Q(h@(IOuDu z7@~Pim<0`1-!QG7BG}Z;vvQ^OklV0P+mg8hq7$|EJr!@d8O~wKyUiI|9tRIrLEm{s zkdO$LlL~v##N!z1CqU4loO2Tn7SW#b6AnnwQErGO2n0Vrq>iPj&!h-ZWK$5WD=TAW z93e^IW8)Gj|Vt2N(~lOHSj4le$gq9VKCSfDfk4N)yMeoKf3qa)`0<8MFW=!2S*T;MEUj3VMKi$xtXj6V3fA@&C_*zl@ zHmUU(oP6In2p-_?b^9SNaxTA@yJG~64BPrvZFgi(N$kbOuu> zcRFKIX^twxN+M5mS=%@tLI#yROpiEp z+huin{xLe)RPJmJwk3B_bXu9TO4=%lxEZxLU`6`<_Y9F@tQ%1Hr*>9ip+;WJtx1$N zNL+ucmmjVStFdo1M4O}b?u`;sER5x^#T@C^H1(z2?mzwzicWuyq?Es=wjq9v@gm7v z!ZuS~G+es3b^o%}O*u{2$s&OYPh);ihJ&GZyv#k{tF7$dro=oS;xSB!LNvl#M^gn~b z_Ve5$Pn1o(TFSo%f2e-*Pm2I0oUAUMGQsktsr2t9v@_s?(;T)ep35Kxa5 zJF*KQWS|rO4?O-L6X5bV+7B)PK_0;SfhHQ{4II>8X~~fFn^2NrO4E^g_0XM%_gro# zE}9SI%m5Lr9>}hOKg*%DT!$y4=d?Px+w*YFN;c=@?>OaSZ%zzPz=alq!FRZ~LG@639m zYQ?|mpRI2%pQ@bs_l~V$NN!A^nZ`v{0F zeX5Yy59Y9R7*O~4MC5v?lI{)-?0Rc9?7riYl0WwA$w3P7~o zuX$EwI5Cv=SEuP=)>b-$k@8FC4!ZI(E9CsJZ!>Qr`ZvEU_4HG7DUzg`JkOt~anEG7 zq}k~ehLH?PXs|Y>oUOp=KnE8ZctbmeMbTXR92nxKMnR#xC z;@zq5si?dT46&HBB^6Y3^z`@CzBu*Y&@)`M=VS^{(#bsAdD)!04;@7Z!!ff2s7I%n zawa0GsG^}7oycWn*#-1W+k4oiQM-A@Ka3v2Khp1H$%V(v*PcUNblsVBopT+=^PLA> zp9&ZA-B&h9+$0cTDj>dR9=32WJi`(CbPt{{i3na90**_&dgX_r$SB`Zq!=c7v@nfV zpye}00?%8fKn^e*YsuNOKIUa)j(#G(U#w`{|7)i0&7bf3svqyGnumi;_R)3WyIwB4 z4$OO_Dte-)c?Dsw_a5?UytHfv`4S$xS5JGdocXPQtwC90!2QhK*0JHR(hcdwpu}Uawmi3=IlE%$X0{97N2-AT2nM2u%(qv=M@m z{+wA6Wm;cfJhgudD$nVZ8Qwr)FDo4lhAUaN$V>&AU|qSMYlX@%s`~58iD-#o!2Z3o zdYYBw3|p92s#b`v&DT252t?uvHe&Xfd4^mSL;QQi$5_sTI{Jp*7+s1Lcfj9bS3OQk ziL_S04&!#?blp6HkqSVW8-88K#-d6aR{-%7QE41R*(ZS%t;ky=Ff8g}lw44rhU!(W$GS;G~Evv5dhZM9qtL{2!60mX<4_rV%m|sio16Wv?UsG z0%EML_rDwa?R~t4yJm*(y7#H+?Z2G4g`YA(pT%m2n^ycs&4BauWve10!2eMqKZ0_S8eFu?fR@A+YnyS)Vl3D8%8EN9%wCZdnjl_0AC7qj3qNF-}H)M8$h!4}MwFFfzjKMtSo7mRLjn#IWe>0v<4`A%&#F@_ zELRsQBq%I%ttRE7Vhvep3G`oIYkqAlYbKnzw6!H&uX8Xv+H%Ix!w79HkqrWKcMulC zn|Q6aR=2ZE8@~%#k2|VFRUnJm%#t1kBn^@<9xe(<{kf;&-|AVjYHNR=EfYm;tz~(p zTAl6(nk8Gy{7zcVc-mHq^zy?rv@lu*UYa-~1}|S#GDTj5FVyg>99U#xj`8-q8e5s2 ztopRf+%vtPvbx_GXJ$FK2(RZvv?NS4eBQEOe#c1aVIxdJ+Oq)g<_xsW2< zh}x40sKo?5^tENvPz3Z?;nn$_vCYd|6~)bLiOGuE_tnu`+3qEnxi^@UIpV>UGk-$% z2 ziho;rw?FcCVpD801s>fKxNzt)Hku8FX~wdF1k)M+wq!$ z3*5MJ&;JeuKpHjVEQ>2fz>hG!i!0-1-;4yxUkuI0ah&0x<2AhLv13TQ9IWBc`;9#O z7*&@QO{WvrRk?u%w5ybmLr_FLMHYkx$g!FzAgHZ*4SX*~la*A5ay1^dPGy!g9u(j; zDTbWuQQUaEmKDs20pwfEL1ZGw84fvYb0EA~Oo@JF3LWZj+;UXP^H2CpLkG z1*U~a%mFE1angh4{Dj5B`01RdX58qkAi!lR;joc|MppHQSfzI7G4qHQT_USQ6BeEt z(RCD6E8zT#MTu4XYc(D-^tQ2^$$QY_{yzPPD?*wanu&_Kt*pzKur{{TU>2NPn&t>b z#(U%&2mU~6QahqQY5Is<9|JA?FE;{d$Sz=77grVHpYy3!SNkq`V45u9sIk*3Bq|~+BCH3p z)3P)OOlpSZk*@~GS|}loo0(4R4B2$oH!0i2W1hykxCbfP&e1mx8^;=1)^DTUUa#VT80-pRkW{;g3+KpMhBHC$^SLt4YC0Nw6v)?@tIF>j^B( zmdFib5j&vE`@rSBI9LowtVc^cO+I}3`9cYJY?36(6_`mR4k#iMgJ$)FKuihYgE8iW zz?m!I@Jya?(DVogqDc}C(j+zqicsNT!G!(}Qo5n>?x^qsRqmlvgJb8k$a-MYH!zPh{gqEr9*6&oF%xC8J@_h6Y z7xl3MQh})>U^l+14uLX01ug++4pJJ)KzMBbE`k72A}gf=2N6yra!raK@Mj$7E>R#G z${3KAhZVXz{o$FfMM-c^rmI{90O3-vKgMzEe@1}%gH$s$EFwI)1;^_F%BoZqcDoGu7n0C9yI0HQPv_e<()M(l?M)GyKH=e)EUuC6-$8f@9XbY+Wd%4^E1L4y+{Q5sf7 zK6fna1s-}yCMqt3n>8gdM^*s~OujF|Ko3;aMqQ4NSNB3IVJ84xODZMC#4wPC9@jpD z+b9t|q9(Mbd!p8fS9EY21)_OLtm{-W#t@2~nl*q0E(%vNN=6Q0opvc3Tct`8>yi>7mD5_}E>86z0u}uYtwGhbFz$Z zk_yK2;)19WsVLvd33;u7LgYYeeeIa0I6BI&2qyy0Z?H=egTW4+) z42p{K@9YzQ_EbJY?5d670@A^xhU@W$JcW7_3(mgh7Kz&VnHVZC$3uaBfk00LAT+o^ z$Zdjn3%Qs+ocGdL|-DXH*gh;}{IcW;Kgag`H+H#wdz609<86=4iRG^50!hu0sen&+hFd`*^4pXwMVn)D; zkyLnnNcrEB=n$lbNZb^|1)euZ1rdr4doCPtL)<`g3P7TfBW{IT8$&pS^kW1m4}Pv(V?gkM|TgW>hNY(yn3S8g)v!StEP~kXNmEGe!jM zZ9y8r_>&^$|M~qeeY1TuIPqQd=^+Ii_go>{!ZSMt$4Hc@0Rj&_5J`h@s?q>KN1m9Z zOgQ65q#JtzOpkET(u0Di$_5xSWjN!o%z+u2|I;DYiaR|i^n(J=NUmS-%pDb!(#>r^ zt00Xh)FfnSfrg0cuxBue-CQFB4?}6zFA+jU0EASmL}Zs7t7%U|QWXf&6BlmThASM;O5M_KF zL4-NTHBf;dItQi(+!{o#jL#_K1!b-PV^x2@z2`aQ?-yBB*K5eG?~kfVv`!i!as?1` z5Sr{ht*4W@y&ZndJn*bVT{6ZmLcnEs0YNiT=l|m>=QrYwKX`vHyWoRNxdMt>T|*od zu+}2UdXXAMg>(uyv)zkXx$tC|z%y2^#ey_t+n4HM!HVQuv?Z3`Ri__?z@)slYWGW!=5j)r9+7Xa4O;&!iHho}b?E zK3_{MbevFzkqXeTarnuwbnQNZpc#!+RiYPt@8Ns+`B%9s=8t9~36u7iK4 zu>yPR!}BVtBJ6I5{UkgX-S!)H9%=gVbt%9Y8>uIg8Q-4X*84~P0bVi`z`=}ErIPfl z1~ROu=9c?s-$yy4JIUu5H9zm=81V6)zr*5dU^&AwLZnszv+b~bez2gD-FbwjtUyzo z9E{18u4=4-f5fbNU{@&oW|eJ!yfK**S%wNorjg`MnWX;@hMB&Mm4*c-he<+RYt0Bg z;cZZIzrcN`0m{Q1s3}PWP>S;FG)|poyoX~khr5;ac4eGc6=-)O@7C5_<@gah7VEecpB(8D= zzDyg^yQvW=7U?prs2fbR4TbA^M}s?s?H%1}X7l(V-UfK{j* zbyoxz zuFcunu^g+m>t#v!+e&mH4T&ZVX#~Xik02(-c`*Wn5%Sme35wcZ(AXlrXGK;A6?^UZ{`ik|x#4>^y``$ zRsFhWDyp=~E2=iKL&-<;3y3hDmTU-5rN+GX5i)|gQ z<4+&~t;MGA)xHYvBX_2K$-D9%uD4Gg*K~Ty+qfm()$r@$t>ye>0V@3^wo>dCS8hR?z$gR$!eo5|-}H3pjc{kMi4eyz{3zindUKf|7o>%=dt zOyhibRYMP9Y(c_eiY#NbP%P6S?Z(LRu4AAlU1z?~6_UxS?L4jGsIMV8cxL^fZ$1B; z{r9muH~ijlDJ2wICqa!QLEbD`<2STC zVV1|)pY$;`N8APGb12$;>IjoG0M86{;&)wi3W$TI%+f=RW07@L9ai4fZFH-t2j5<< zz8XY2Z2wC#FKDl{6HRs<&_a2iItfsH0in5$_aE0aJCImpoy4ePfnVEkE3FD%F=2ey z_(gh}Ys`3iZZ~|fd!FUI$B4;Xx`JzMe7b6fUj_Upvq*D=o-($HRsOn>sBD0G#=@;bYSRraJZ(1i-O?A&B80?na|7G~JNF+tHI z=QVwH*>=N0T#gPq6VGkfgdEQ>xP2y_H{5s$tnAnv@JahzGV)GIc!XzGuWwU~^x`L- z?88Ao+OUjFX7&8BqR|KHv|;#|re@3mBp2hF^9x1;XLv!+jfz|C9R8SR#%DiVHN{i? z^s%qeFr`W!35>8~PoT76*g_jI$uxQ+a^?nF>#z0Wb<$uZojyc$XMZo4hZK*l9aYkX zAo}w@JZ^>!YtpJW)zvb2?;n|S`YN8B)eWzil)<+e#+m>~wx6 z=ND5AbLg?pkIJJ!rz>tw>Q4r)*a^B<=yET0v!86;)Bdch^Q`#Fy^;gv@qWMrJIXMX z({$B75#4M_lQ!>YrYg4HB8U}Sk&MWcwZp!Vs0<=gCV(6GzaZV%beB6k6{xEBb?lRu zP`x*&lUIm$pRJ9D9xFo*SF8Di&ozrjc3|mm737W~mAEuiYzgn<#@}HDN&(t`PE?pm zY3%hM@;+RIQ^lZw~Fa#e6#NGmEj0)~quv;gs< zfP`YHLDjRiysN?K>m=cL}OTX^7#a*u+PcSFx(A!$L-Ubtzoa58f#FcUv@!jsY*ZTA40*PFkN4>NVh{ zXvH18ZhDC7P{Zq(XOqdkDm=f!CsXjYy;>e>`0p=la|Zob$seBQf-2iFOYUAiUmcUa z1M1{^S?E~fub4dp=sbjrcKTfE`MiEfUiQrBZu#WamwwPbI5WA)_86St=T9@7W@2dE3Tc|U+3;D|5tZ(Kkxt}I~_o*3WZub<7bxdQ)@hP#c z4GQ$Eh+%aMsmanY2VMt$3Tq(V-bGddaj+gbH6*0_%c7}N6wx~-cPiYvenQ5szx}&i z6LzkxH@@tj((5DcKjU3IV?<4^RFu#Uc91K60j^;b%)rTY#ATqhAdDT^HkX}ed1vgE z``2>JbCLKnuc{4q4SykqNG`*O+vL79cQz!G?_Z?5phwJkuhNj7T*vU6_!JTJCXfBo zf0MHXE5J|BRy;8jCfD(y9tH0jE~5Fi7c2~*hUjLiGMD<3z58R*rRB!ZOe7a~6OnPj zisS%!yXt&@w&EW4wy3$U_w9h*+{BqXjGzHIxsK|^Da4yhN{o&PC%L1?wPrD&-uHU1 z>)X{Ad6o|EFtSF><~scztR(1_T~8wx*D=p9V92($iSN8OSz~qfgX7b+SHGWIC_z$@ z*D=g5)K(Do+Z4Z_&ynafnS|Yr-)e%mKVsEhp6_jZTGa120ubvMD4cS;SY8Y@4|jh$ zk=eujYwMmn_9_^~sZO|#sJrgy?&JDjsI$u4aEo6nf^|QRota>FR)3r>(WnM+l{=#_ z&f}NA7lE$0w8Ey|D4AX!$SfKFLQvg`KmHIr3$# zh{OX^3rdwOQNYn;v=FGe7OeDBmVdeIgS$4)YzXJ(lSs5(Ec$`nxcOE-=Hlt~|62AW}RPYwK!c2IVGpaI*sONRe4;WK%yh_cvkO@NuX$n;s(l~rPz zi^z`zT&jm}FG?51uB&^|_)#1AzTsrlzxqV)zuRy4Ym>P0OLx@$Jdyy1Vv!BXVt=HJCb@ku!N_w5OR4GzJp&QKL9KpK4Frs#%IW|T9&=itura{!RZhB78BEJlARz{NsloIwDRa z$hy+31ucW9^c;{REbQc4(~A20$!|FpP1+9~rN7_Pk9HtYvZyY}Z6R>6prYDSA;TfQ zGAi$2(;Ly`hU@QYS%h~CGZhV$HvqVd$0 z6*L*S!rSEpbvTBkenk$ax9d_MaP}WQ0%9E#*g}mk4+E|g`yb6M`?nd+yhG@INcj0m z%gbTrtoTj%1{^No7!BlF1a^RwMB-_T1_y$lKoaxgryf^|gbVDMx!)NS(H%U; z3VriHF!@kva(+ht5f&zYg{<^QeYpx$49Rd&ki#}MaS>3#k=69~PHa@BS` z)Uw+#SsZ#{Uwv@i>i@B=?w?vUR(|pInX#*4FD=18Kk?Qk9YH&4?&!6!c1&aXj=8+( zAh54)&rd-4>PiRt6tqE|dS|~`mHhm-x6ZSpx;@`Cmhi*QytDlWSc-#2q6a|iW5zSK zqAw${HaLk{UV)!L5$5s?PcGtSJN{Vg9XNaMfxw#e@{dI8eq}GimqqWCfqpg79W(xN z`zym-T-A@bF=QOurR+|PK6SAjS>n1Og}Q z_2sj?1~j1?2CmnUM4(>pbn~~4tV81@yRg=#-MBCg&av*o&B~qgS%1FJ7j{;5=sg(h z$ADB^HTM9wzYc?@`|vRk?HF~AT88H&JIw}*lZZB+oC~Sgx{@YGvDry*^*j|Xfc-B& z=Ov7-HT^xejG!Sk;*OWqF6-M%<>2144_O|LYW-r*q?VnN?9k*a=A2+cjgK^%!zhpGZpNYE$o*Q>~Iq;e3mZk$|-in^%rS5!j2+?3&XT4x&kU6vDxo^ zU3}S^Z_GH=_r5RITbGrXU;oF?kh#LJYdeE%C*`o!DDLcP0q^fj@tK8Sj737 zQpL`&jd}jM5x=)vH>r^CaI2}A-C#`mzWgMy9NV?56#&;UPA%%UM@WTWa~*LhRGLpCqWq;SlB=N%}J+fgwX&jTuNd!n>1$< zl!FY(N@Ow0jHzyboy*Ah+)X$IS*bDfAzoSMydmP>@hhE!-HBbF3Fq1ABbcmj@7#+V zILS_AbNarXh3_+;=c*DTZJQA5zrXVU>eP7<>VTCZisgK=e**L~y-5w^LG zE5lMrRCCnc@@@=WT*o%yPqbWzXYN{FmOK~Ud9&T)p_>E<(69ZEKHKH zP2?m9W~i0NbVq7OMzWTQkh3|)WTnNK!c8VluQO+GGdDvW%sTX?KHUB%9yd{)w7>Pv zLmM#tCtKSgm%S`}?9Ga6#NJ@#+V55v6>QX}UGnsEwbVfz^+JTl*=%+S*ON>2lbQ6_ zP>z31 z;_rmOY?6>R`n-CIol2t)9}=4UYC1?xG;@Gxz@UyS4;w3;o?nzP3~M z+Fhq{>eyc#IrCv5Hil!{4{TO=m8*?DXtV{c`w(dqyvM)v{vi%~MUF?oaEXpUDu5B_ zE*IWz4TDCa8i;D$IvOM$v3wob$FahGKH=Yb{q7Ucf=BzW-Qs;sZhe`9dgiSi4+FZj zsOq4oHMlcZ%2zJ3(6=|=)vK!N2AzLUyQg3Lyk@Q z(Z$O{JrDs9n{i29j;7HS=*`?kQIX6|f9v4z4}FvWUq5%ZZ6wED9&vi^HQVN^VD1%2 z{n~smX70T}s!NS$z1B~MX5*T7)wcFUPxD>*W6tTnVQSi%`~Nk6bINuFM?LDzG%D&d zOG$8Z0{>BeKSTOOu`qI3Qgw6E{c7|UUr2p9Mtcl_K+~Qin7q6Kg_fZ|XoUD`qoo(= z3B7O1L2nm;wH(l&crPt(8e$R7u60+pF7h0Y!$-YOecA7M+XwreyZ$_UWrySb`@N+0 z0$`P3R-s?Vt51)4n*3v2wuf^$<4C`F7o_+4KKCCoeP)u$S!|7Y&-n{oQ6zjL^%y|% zxlPO?rF?!{vGM8adkbgXx%s;-?`t!BRaY)})Jv_C^VWl1|Dj$FY^iYbk%*vi}8aKj}A&Z?Qsvwexaa{_KWDx_{ zF9EBvum6VLb>Ep>$nb+Q>)N>*!0?3%N5|Zu#k7HysHm9AwlOjQi;!pac}J4l(VI!O zERZA+f}o|chGk)vw^gw$tz-f!V*w_4PwXM4r?LXK&o*d;y0kQ_6%vuARsmxQR~Xe6 ztfjZM{_0kjW4u&4-$C`x)+dyQj|YNRYzgxDygO#c`DPWH7x(R*E<&G-9Pl>mzV^8Uxyk6}F4`|7DSvj5r~*#BlHb)Vm|KR>Z3s?s%0Cp|EOl;|BJ zeQ~R#WuKptUz)t@Lzj=HZn6efD0`ZC#|&CrtrUD?pU$QKf5z=HMMmgzyF^&?9^0+5 ziH}c1OF!vOkpkb2%}~uY@rMSl48Bs{k0P}np9HdjsefO2&m)C;2klC$Ao2E zfXISI^7ZmtH8s{NiQX6LAtURUqTJ-TYw!Ey6lEn} z&+K%fNET+t%LWnYGis(j&;DBZbhk@~ZxDR0! zy9@*fVf03Fhdc6_RQj4JCJZTWXZutCf77{@kQr~sEUKWPN;!b04d6f%UBl>CA9^$n z`QhEG#wi^GQg-m{ll<;3-LtTS>zH84KqFsrUSWyF^xZ2@_$6b;WUg|~G$mtS>90ichoC*#zg=D8-!Dad8A#BvBC6iojvz#1u)osV*@BrH9H_?smH06Kbg@ zo-a!cQ%Czx-_)l9Lrd>ZjjnrsYOozG>A5tif}OSLUK)~i=bL&w^tA2#LM_iT5ee)V zSIUMo4rq@q_b@4;-<*waU%%?B^o#WiinYfi@A2Pw!Y(>SMeHc}uujk~+(#!Mj`>aG ztOO}c+R7n{5s4y&$}%azMG+B3L}`KXu%fe3|72}y57-h3U;JeMQ=U}P1bFC|!@ly^ zxwt1KXBM*-H>-GVo2aJ6QMB8IhPTA?IO#Y%qrP1SJqzOa4^@9hLxl1=rE zx(RR9Yia-@k*rWrg(|Fc5Tpc(v{h*BOxSR@ZdJCy3m`*%q;7A~Eo&hN1yn^*V9^pJ zEUZLC9m`~ENk9o`-J&*$w@H)Kfpwt0T*oQa4^~}Jq=1DOhg1TIktnQ4!CiI(*d`Z; z^?0i{F@yW92}P`Iv7#JTH8l#_q)RjctD32Z?F*SfzomsEyo*PAf~)o>iJ~<~5LuAI zZSV$wA^>SXmcLb*cELchR5t`faEjenHpja?su5i3n86k_k`f1?nUXjL8j?ru5yvU8pqN6T=Ni-=i0Z~Rm zQNk)HiJ4W=!A5}Z>GFBU(W7Qk(a}_B(sgJ`8pV%iTR{R*YL~;I9%Sc-&X*YA+6+|b z^qpka1%B%T*!h>Wb8G&fcSrxEavQJ*WB&6mX98tpGG;pp74luOkfK% z!b=I#L+aqv`ubDj_%tX_ycAFK|9f7&<^!`UUl_z_$|J;G(1;sZNQCCxvYGq@@ zMbbrW8kH4YSR`Tyy8yA_iL2PB`D=b2$kz@THbcqC-M5a;nl4kVCuCKfmu*AT<10yk z=%08Y;fMb5gmnyY)-x}~dfC_3>2&IH17j$BuH1r}ik}02ArlfKMu{lGpg^Sz8ezIZ zo?K3-&?r+K6TNd9L7f8)>a4wWi7nMfWC3dAij*}%QCzYO zX(W&!nxz672*@bXpp8^ubgO{$d}o>olkg0+Cd=evHDMLhF@r782uK_O&7{N=XcTj7 z&mF@uXdOMNitLzT-s+jD-YKihZVXw)b@0zv0GF{X$JkZW@gJlA4h$mc9-%0^jxXbh z!=ZCQQ#XZUw(8?1|5>g6nwW(dhwx-RlD~aDLpX4(e^?fdCM@7x7T1Zj7jx0N)GKtH zczb$}*gkxEG)(N3T1HQEKeOkvb!|J-JHw&DWxa<()Z zjSt6~o~vzF@+^q|)>M{oWodM!0ScP%SVmFInuU;vNkE8cM|--V-8yB<5!^!YBS*r} z8QeA%dmIrVTCFZZAFdILW$XoH*;L1Y&e;dm!o_Uml&i1PYkHp9r(uqBp78&r{^Xx; zlFZ@)aqVU<%^Bpwdj{mNz2`S@+n>ar?%(Gr>>0NazIX0sd`5I1;P0RfSPkk&NPC}2#4RH^u? zH}P4M`6@LEAB|jsOhAcdik#~Gk2-5o2CC`NBcZ0EwAgNC`5{T>j_`A&#Caw=be-mJ zI=>ym?$~3jAsnMAY1H}GGf40~BP1%uOfjLU3SC+`W=Cp4T!Tj&*?~w6fe9c#Z`}}9 zzD%Se$i)t79T-0x8cK>uuV~2(E>Q89_SFCV5PSZS#@2i@8`W@zl^=Y*;1yVPOk@ku zX$Qk$+w+&8Ck*E4FbOt%jg|GbFZKw?uGc_y-m zqPVELMpYI}RS7DFqzubcjoO)?ZnG+W)Hdr0={I>L455oLe_*#JFj-Px)kLMRDx;dB zB}AB$Fiy_|fye|O;N*eG0Y!>MsSo1XidvAC#E_&V6>N$lS_=!MGAWd(h!3p}yL_YG z0yZFvhCw4*AlDn_Ac%1eN#q%F~Fl?^jYazOd9-FzEw z6rK?CAV^wA6%wOd;RT@0`J#;&Ce!F4RVsVJdPz_UzKFN7Qp}JPZAq$S6tITrq5&>` zvzK2<2=2WB2UX`-uF3{%V^Vfl0_BCqZ)lcd459OCRN-UqN~o7Nk|t+Z zc5~oXrnywSjf_VsX_n2y8l^0VV*+&mf>>6OsuGfn?QhEk5Od8rAvfk&1}-T8tEz^P zBooU4G4&gbun~|GrcU#gdBEV^6D220WX%-X*eq?pG)%K2lr#>+A|E@m7MzIZST*;V z!ZvQb0b=UP26SW9RTgE@L}y1aR1yH2$BM?o>z(l%lW^i1Q#z8%zMXrZoZp8Bi3&s{$jf z%LBu#Nhq@u!GLyRk1G!hDb>aaY!emQ;RVt+rhUQmmQ<$kno8i$s(;tpqqwG zYm*bQiP4w^&$HIipxB}V#x*A!fxkUk1Fa@ zHXvOatX(dmrjt}0%UV_;YI|w(u!}7xKoci1Wp%M@@0IW|cx+T&gAp6ZqQn>4j!6P8 zhRnk*w%h=1oW_*s#ZRg$05K38kGU`kRAgfq09n!(H7iB)u!}8|z@(E**sUqAVp;S6s_LuJPp}G@;=pG zI5==@xNG)47sPbL8|pkiJet7<6PNIB$cUWC1ex)LkxGUNvyrA~Sgj0G!4INmA%435 zM&vo(Iq~p8o#c4n`2RZxRF;T+LzJaCAYwU_CaOe0jH}v-#S)+*;NezFc7G$|wEFa2 zI!6s*cuK_sK|#rkD~R~+m_023k{r;zpnY72R9Zsy^+PNY^oI2lh{YZ3=PdD!Kdno4 z>7}@KfW$JmV=B8&3#+|*(Ndq@5g8cvY2~STu zP_%q?jL*d;-2p^jC!GX?B<$*J({rwA3uBa<2kTSV9jMIb#@|A=|L9ZazBa$KmTOYp zUs5o&w}GL`G8D~+tmhsiVTV$i1npkC`Q6_T*ci8x8((W}s!=rKUIPFIzDt_ZqLenz zOy{wF#Tn4wyTq=>P2?7i8Klfn1VAHnabeh1FUXGBPUy|@pnV$|PLcl@7I;gK+T!p` zpk2r7KmdRc5CZ@N0764VHUI#Bb*su>z~WV;ron9g?{{~$17NNqKtf=dU~yD16w^8X@ws@Ui1PrfY z>+9JIlbcq4ee1t4Rt~^`YqVPa`nAJvS$1fuq1D#V`Zl$4tBI2J`2~@vm@`TwC!u8pW|+NHD0yoE_efI4>W0g+9f5hPyB^nG=m*`)l}r-PMpt|TZ48*3A;i#(UwCH^?4pQulxI&d1TtW{l7su4 zOL)c6Bzt2h2h zt*+IMamxMb{SekKuHZ6k&guy34lV3*sfisy3Z~&Ijcvb>6^W!()c3=0_mEQ@@g%qU zkwOZ@PrCJ5h(5{GTGzK6_K*WL^^LW{+j;G^D>WAS>Bw-hG)z-`Rv?E18Vv<@^+1e$ zx!qz=0%-x@vb%}PMbYo7iWg(yzsZ@SpBlU>CU)Oj(S|BC3&vp)+Gx>ch>3AAAfg<( zD`%qLwooJ>SISrH6(=sBNV}OX?7|?v6@{ctAwwiWX(U>Dc`GOq@%HaGjJ2%kU~u$R zy@qApci<*yFf-u2`SYVNj*rH{D4;dsgRj!AAgtL zf01fQ@*UK$iK4p{a|~g{pTlqz#ZcTBn(JF%ZVVE9Rc#lFK0}+7qG!aU;s1f#M{MDP zn6;X#O4by({?<3+c)C$-xY1qSs@xATRX%yIrm0av&Rf;lpKyI1uveK5vnDkPBSuTH z2(DX5ycg611gP8M=r^u|FFrjl6#=$hVBcGJjcN9-96JtesZo+mH{>9l8lrU9&uuD1KhdDwwLbRG;Js4+D)Q)NMvx@5?1##MSK z7RL>!+hYl;R;5gQY&C55rZpa-9|Wqt4z2qwxbueslTBYPP$d9orhM#T2#?RkB<&zf zCCg%-ryAyz!@gY4R4MwjEFN`Y`635GQ43;SUzjkOsS==kO3ObnVQ^S*;a6v}AZl+W zHQbqLGl;$8W!?h!0_)0{hC#21Nc{I00n?6>f;jZ_iE#G<$yssd_~jB~@D+$Hy*p4Q zqEIS_y@?z1o}ciH=4r_mjB#6Itkx3BG)11h+=Yk|_n>J=smi7hSB^F*ArYYH$ej%sgw)s!teaYZ z*fL(?EqO1R7Mlvs&A3arv3l_;X_A^O)sc~&$>VbyF|S3DwR^Ev8Qt_%h6&S|iXzI3 z$D|paqw?sw193}_14PR}=7s9l33lMVTyYGy484q6<|t>MkMhxc1CvoMZcR*0U3j7- z;tiS#k831@*fU<^t$DAR)}-B*gvP`NQWR&#iA~(^H)PZB8{6a=I)0NO_Kg>L3*HN+ zg^6++W=RpLKcQ_b$sNR&>=|0GceZy4$geU^VoS(#0=}RniWG6s-ohN{rB-9f1xc-MIXxJhy?@d`)G06+7$kpPEt+6s#<+6_+&!QVq7#i`|K z(mkq!=B~Pbhxze}=}wV0QJJA#G7t;5$sw;Q+ygj?96#qz{mBo2y`)ugD}0CcCsWf3 z2#IogZKIem@xHK?KpU5y=ln}RQdOq0nTNNz@Ckg5fo$sDp?w$L%N=pp*HT+MMYtgoEd$U<#>bhuM zm^Hwr)?33T!t0Y+-&M%2HEURnIns#XdndUkA%(S8R@-~1lj0WOtIenC!tiS~5sP~C za#oU9=c)e}e2uYeT_h=I@osC+lNGg&assQxio03V^REkl_ET* z*7ezGckaWiAR54ry9a|ZDj92i9h1s>o!Y7d%N6P?y4{gAuyttt9!Bir=&zPQAvrf4 z91%N$sm9?f6pDcuQbjvYo(=qcSx!EpqCuCXP1CAa;Lvvv^-i`?QSVsdZkAxK9+QuN z5Nyy&OixOb-ZZr{6++EE#rvyybYUx(%(J~ac8MT2=e+gA4lnDbrQ6(VX(0;mYP~MC zx*b@%5o8`Q%03H4tNBJ8u zip&6vGx46>TpDVQR@ung*%F`TTTvrOH+{KZ`X_C>p3leZqQ;~r^$Pc=3}}1FyMNSp z8g0j>X05H*PvU7=inmg?8e28~HBJ<7^Dq&Q-ApRquOA8U*t6>KmphNRuhuY1RdQT^ z9Cy7uxhd!yCuorwL&3-$PH!BU+m5^)$%6I?kofw)5LGpkFVfM|)OXauxKQEqU>(k^ zcx@mFW@@K?s+Wmr$mi`PLfvx4tTGPd>sBw!i6eJ2oIT~y^`MPv{as+w zUHF5cJbo<;wLKNwB0@uM9sw=e$Ym>V2IpV`WuZ{Kg^tKVzx@1Q=% zr^$^va*ORV=SJTvGN-gOl^k%a^$0Xy`S4j-SISra1zy1lx}1wiycIr|JBWv%H6K7; z89L;_l@T%RNG+VpjqC5meQ7_jG<~|?4Ep5jzc+yj8oEL8`s21(WQ0!j=y7|x;_>=# zp@lRb`?53rIXl;VOO}coNDd;_0PzF{p2aMC*QkiQE=AnT zy7HG=a{U=)?D$t00ti54ecy6zi2&FZHm8hJiEOPeY*5<9^VbgV)D4FYbvYm?(WT8Mz=;H*v6Cfn11?VV(@G)stX{G zj-Y$F?rwf#CSL4)nwbZCTU?YW}1%jQco#azk*@z@zDlNja1?nRXyDin!h zr+eC~eTZ9S^&T=WRb5w?CTSJcuqxN2D!vpOB@OO6&>^>=eduO-x?P%sKH;bPyMDf# zqNS*#sE^#3__A*qvV6_uEJekZHmjN#;6(uxHWUI1I~M!3xPi=wSNqD4HvG6-K#(UF zev>`)((zvOWEcHeXeB-VPUH{#4BOpphwJh3iax=3IX>@_d<|PL00eW<52JG2?4|+w zuBvXb#+Ku5{$%`Ibos4M&pZvg zM!jfPcZpkUV7F?LWssY9pf|9NbgMo(zw0C5WYw{1`IAq!a1Km0fBm036w2)pEa+#M zwQu$@I;3jg2f z9s_s;@;XxV`g4*c+{v0iuoay?*FnoJJJvPO_ylbIPEr=t=ww*^tZ}mbk@+$5mObLN zlFGXN+QC{Uc_57RN7{$~K+-jH2K&193#InF=n3?5(oB!vf08}7GLb+?R+Gy>V;ql&(Z@rs#dZ0RJrb7$e1fz zQ~es=;YKS8yF71OoTns3!`NrNKFS8HTI+3;Aj{hd%k6xGt?`1tjGcC9gwm%eX|ePj zoqIlM*lFr|`t^)~EDo%^zPN2&*u1in?j-KGyT-6?RY-YUQaJ7b$l+$&;tzh5uSbo| zGT>#DRh_s46_Kj8S+EbKwsylWB!%2AE4R%@*qe1sjgHaHm|-f};Euh^^ODg^9I5HN zon$Tcb-+|urRhz(`TcI$_rtz^BLq*!)An@_X2x8ayY-YHUf~|7I+XvHOolf>*5_zo zBnt_+2?`Xvi~s&?NBtG`#D3Tp>>+`j`RS5$`f^GZ`?mbrNwW@+EbonJ*6qGGe=>B! z0@`oQrbmJ6-S+p^i<5EX+>Fq^PJg||zLmn?Vt0Wux2+=+(Y@~xh{s(WCNtq~&G*B`yaU)Xhw1>DskbE|jgaKHQ4dEx^7){FQCcouHAisV`I z*k)V{|K`z4i~i)%@2D z<12IEZusxEF2lyncSz{!eRuCx)Uo!EnjIt8*WIuCHrb~)3&FASF?}6MdbL!Tsq)sl z#`_s#%>8#JCTm*{snLt81g`A5ha&8+et=)C-*>sz5ntDzhu5#%t;0uve)D=!e=PR? zm7PX&wYS>$T}o6Q-|g<5@I-h+SGs`p`e*s(T7>SsAF=I-`fb;nVVb#`PeX@70Q*uJf)+upBz6M3T-4WXLS^!sE#3ZE4megokM??*lhn}n^a_2hHY z58Ho_kwW*zZd=2?|E;wujrQ@fIkeAPXJl4J^QN1=kR9D}XpVtf9s6pUfA);Kd(S$q ztzO-`*bnae;NX*n`6kwVT8#aX!8W3_>m z%ahw{OHoHnc4ckQk2~KT7v+B6V!@bwU9x-lTzsx+W_|QkJw7!+mS@CpUoB?BI=o%H z7s4+K?E{F1nz2u>OP-a%P^@ps`~-QA`RL1eE*pSlGuFlvnXkG*Cuwp@P4Z{19I}#8 zuivZAL+iyKn)Yvh*o@4hp{C~SQ{`UI;Z@RpQl(*N(;i;TX~jO8m%DadMk%orUhH?3 zY@2e7nz0X;T5+O*&OZnIE|k8G$hg7aaWGOt*7Kfws!V}MSG2aebv4cJo+b_1>2=vF z&c!Xe3Y+8&eT`C8Hot`PocTxHn4eEInl%4k+)ZV5Fu#Oz@=JcA(nFW8ubLOO8~IbN z%=)?W6~aGIm;(+yLX-FJ_GPi-$=FBav!mr-?4D24;9vNQOMZ2bg)d~j4;bgk0Vl{F+Sgqww_SuM z=U+ScV(H}UlmB0xld^$`>EkfX{Aa2MA=mk| z+TQvWO2Efr-(0zh=BmoQ`k_YkRcAh(IH6vHH3U0WnlB&O-*e@Np4AIa72i|W2W{kU zy(FOOYV-fruBE{2)Rg@Wn|EmT_gkyiMnV4@e`3Ng@XleNe_kV4TJ5IbT~)5@ zgsy3ex(0`XobKK6%F`C>7}a>;{_UTij@1!>VKJR2pP?HE+)2D0^K9==M^~PlZw-z| z$ueOc!+q3K*AZ@hZb$vER(BTa_iw!u*mmA?&F&I2Y!2^HQ($IYO z0QMMJp03{Nhn9i7M!M)|ZoXG<`=*TwdRh4MWU!{h1}x8zJavv!c8|+iv^t0G*75V! z^5(U~uB-iJ9#>Z5=!+Uo4PSOGqvj74PReI)rXT@^6{kJMbJa$zKd&*R;>w?Mvj&3^l?w#VVL)ytm^dlgoi;RC(vp*Ds%L-CW@%E| zV=i5*h9E^7Yp<_v8$~wDgqTn?JW8;GC!rR7U88weFJW88#w3!6OfqfGmLtp7!k{2n z5c;$%3?x@tp48h9DcGiniY8HUB#-ld|T13A})yj#`E^o z<=a+;AnE@#cqF_kchUCSVICJ&VmxEeO)w!9CjMpeK4>oCJN zwaR;_xBxcM?)l0`k{^1yx0rg;r0CRYDGelb0ps3M%jPNPQJ*l=S@a`+l-(}^=()&!VvI#p|@&Q!VJJb9i z=VcR1Sh=@1;bm8Otl`~6zho`Z_)LsUFlCMlh0|N7$tvpgJn5Bmshw0cMF~C*lk4jt z(>h_b(j4ymD2W?k0N2+5iW57)AZ&2TP{FL3vi%p=;r4)LR4^Xb1+dowj3ai2*t-EP z6ZV1x3?p`o({=@2CY91s`I)1ye9M-oa7Wjj;go$5(uv(6mzt78=q@uS!_;LV;SPbl zzS1vG>-L^(na`K8YJa+6A>7vsx-i_>fliNwFpt<6VeCXENElsc&@}0JKJ6e;kBb4< z4XNBq8K7e>`5)*X_MJf>Sr3CRB!PUA(#_t=s0X?U1AQH+zg@}oh;kY4^H+VXyano- zJ5C`Wb7UbYW=6Xd(%RaG*`j-Y9WlXv3(gm$Z=6(xu(#2{C&ddvn$|EFdQLhZ&NM#515U zVaB{1DkV1(*coY%13VeoJ9l?@nTgR2ZQsZA#z{3bTpf7;jFw_Yy7E~Hx zvV;@@I*3+r)D3Y{aVk_?ax$~GX|(QzZh5CSDY2h zi-A#?f+ekdmLwK2@(h|VM(&bGC^zB{5&=3fF1Rl_OPE(9VFEyeNN0<{Az9eSP@v^I zD>jbQD_RBraGErsH^uDu^6{z9alPF6eD)@)2k^G zlCB)&^!&cm(p{7fp`Y?->(j|O8qflLUCf#2+krbRz-$z&%!T7_b)Yr;BVuld8alE zJ2Ea}!6h_^!wN$uu^ojY15+Y6EE@(p#brjtbva$~>@E52jjA(7hAe2wSWuZOTT^6> zZHAWECPqmq+lWAfmP{u;y6pR1^zVs9m3Oiqrr;Uiv5^dh2tqhv)7uc*P|6^T(;P+{ zvkr+8c%|~HckWj#ois|7L7ecQ^0dU212Uwg6XOw)c4APmiS-s2@+?mE1jyd@-sDcm ziWbCSD!Qin#M*EwY(-O<*(I|;Dq=|c9|;7>I%Y|N#f~23*k$I^PLLQ_5UAiSIfc0l zMoN}9V9tag8>`+LN`pgiz0n2W_oC;H>?<_{OPKC~+{A(c!C(YUxX6fQu8e{@pf?hI z5N7jJZ+!(_VXxp;crJ0Y!C1%wKp_(dCK=lnh**dz;4UUE%1gKs>k03~dyTU&cC6C2 z%>~l{3xzXCWdte+ca<>ettDrvwZWaG?z%jFK5Rhe-ap z_VWNyg(GL~O5Gpcw|zP%9h9Dp`SM7*#^qg9?o*On_W7;JmVF&8LO-iVQIII!{LB9x zX7B#t{kkuo_mC)_x*~uP=gt&*#GR6l*r*^QcA3&*hlf2d)S+IJWgYtHFKZG6vN{kh`{A7I zf{;hFX?;6=)}7YA)-^z(v?xd5f@~ZmjDdnMkyv!=EK9 z!1N+_4G96}ZD3W{5Y^n6xN1h~q{eB0*egLvlP2OA(m{ z0|6!!X)<%iFdxal^+23F->>`MjL0FDrsN<7L?!+HMndEkeHApz^_A3 zPzfs+U;y%QXU{*^L&#_WV~EBKAQNhxj47lP#uWvLjR?+OhZUj}XQAH`R{BkZmG^aa z9&#-0yQ*@d3!>|TJfiC_wa~!Mj=ZwW)xyk3ZcBRc9vJ5e_JF0TD3!-a; zJk(A1JU4)7z;^}CXekjTL(DLxLwTNCQFt7f!p(A;_$G2b*0#X(?^gm@9KNgs~|GzXj2gbas6#@BMerHK{A`2l+Hj5@X{vo(C*Wp$K=R?EIK~t{*Dr}oHF0d40 z%OqvIPRvetuSf7qJ>yme{g;wQOHCK7r(J@pOgFWSui4kKb4QRpVhTz}?1PXIJ5cFj zcV0b`nnkOor{vPE7n7DOM~$qLA|Ma`exXYCTT{b#z~h(_|Fi}BI)*MR$qW0lD1eb= zJIetb^iN?W%2n-a;dqCZ{hrb?`g#)8q<_|Gauokdh_4GnuVKV@kNZbIdk`6I@_b+YrkuCgR57{vZ;?*d*LtrYR-_&a=P$9x6`ZBj^up#;JLDgj%9PLeqO908GTt||73Z2I)zU57Z%lpfq~3!LAd z{i~!Ma6Z-yNcZqC8Mq>hkZiySg-BcG95@OSi2n>S^Z)ZmoC{Ou=Vpa9XWI3&6(l}UsIOyC}F_a*POTja>NdT zdM*HZ!~k-{P6>NA06b!*jC1CM@u^&RCL@5auRu`P6;P1T#87dWGGZHA5+)M_3Y-QC z8VoTs>>AQ70gQhJbYoTKe~&5APb?Y!E4r*5ezQGkc_={r@nS@ZgSBCce@$e9|0!Ty zG{!feKRgB(mid6Y&e2d{hQqRO05M=}7?Kv*goFTRoOTdZ8QX^i%&>6mzd9>u7tGJ$ z=w}0|Xpk_tbAZy6q!_5@P%{g#DtR_8fX5#oRmd-YzbBOSZ-B)vEVR^tLJFptKpH}^ zN%r1z9I&%h+E3-TJLO|N?p)%gug~Hz)$=*&@r~}i&JGf#$NXdn&5%BIAY}G%``Cq2 zk2?|M5pD!}#F0>s*k*JFIL1W2_WPf@9Tgne*X)#M!aQP~fV^n43aB-?)c>8TQpNaM99`Hj(POy8mv*w(5f>OLtN}X+GB5&T$Q*8Is)T`!4M4^lmI2rmcD{U8&d9}F zMRj3h_L1q>2~v-{A>01Np2SfS@f5>bg2qD zW-@=pQCQm`r@iObq>lg&9Lv5&ox3n*?VZ(N4bU}!H89r$)<0To%x!5jsEm0B4>@$g zDp_sT*j)o%19ca(N85XESw=Xqu^KpZGwe>AlChD!WV*PM5?FirzvTUuwfIs zIm{wqPEfYaKK#cRfF9d9w?7Nst*ffEYvw9Qy^G$==1qSW?zHftet;z_tBsgO|Oq7AnrkUjhww8)Kq!W@& zxqAKAbm`hZYGnOWOl@`)Y<+PBf3AqW_`+FM*Q^;$4|0A@M5&5{TR1yZ`M}X zC)-_33IHEC75V_V&4FL^w_n6;$#C$0{`UUquZI6B6S%P3)}8-P?w;8jSu1H)-s%OK z2*gQ7$r!+FJDh~f$5cAP$fMcoWx9YL{6#62G)vg^6xozq30D|1LPqzP6m5AhY&Ws;WC5hA z^NCu0t^|2fp_14I26utyfVeE!uoS}1h3tQqQj-+S*%Hty%b7uu1&9{635q6+V!ghF zjq3Y$vM8T_w6o{lCjBbnMFno$lzEG`8W;Nf;fDI!>bz1S)jq7H!iSgR<6Z8B`n!+F z-)7u80VqCi)7B>Y#*A<6R!rosA?bhlVKLv!obm;1w_ueJ5CZ^Y05VeqHUI!`WqFk^ z(D8AKCdbf!|D0~ucnT~`1sw}Ww($ACDuwRQ@gAlm+YF2Q@16bt7?~lf834cp1J4P6 z)_qy{Ve080kA(t~i#|&i_{)W9xyd~ZFJ|&`IY5&ZF~vwO%JDTpaN8a|^-@8elP5-#t`$nqd z&-quCeE^^XQ+wH_i*c`Z*Q42gspuV4C{XEJmjru@8NwT1K6l!&4w%A(!*{*tg+s*V- zE4pm!I;jeV9eP?e7LpvAyqsQsIv?V$*=Rt-hv&kEn(s8NY)UFz_hLBkns9^MVHuBu zoiOnz+7xAxAd$8_-Y*+1n3iR(y4=G|)kXft3{wPWnw)`3F-MJ36hWgD$L6RaIT@98 z_1*PHCr)9uC$+CTnLzSRv8icuqAEpFiea9V{$f}fN%dOcG1?;F9YQC?&W2ASy1yp{ zz3}m*^b!B(yrd)5*2vc&>;uvSsk=e03Z-A-N4=`T#_is>_E(6jPER|VJd)$mszuU{ zg<`m%{!P*lRfuFbrwwRQOj4t`JaLI0p-f!nxR*yR2kJAGHT`;KeGa$nAecwJhQ38^ z$?w{q$@VUWb7Y}-dFXO+r5|S3=@-aUF}1UATsfm3fS4;KlQQeE+9V7f@J7Co9{he> z_T4{vgyBxI^Yqv5nzM>`j*+(C@o8RF+j3iEYV~0|9mJ_9%(NeY{_Ex4zen#`u?==i z^S-*ajz+rw(yki%uw4Dmsc@W%-b0~`e$FH9u?E26hm%!X3mTdf>99zpOINQWA%12%NxU?)rr zBos)zkOYtwg45n>%?}Bva>ZfQu-w<-2JyS@Q5g5L;TtZPNC`Vaq!-NoI-{3H;0JP2_geT1w=0-B>*eu z#RCVv#2`=+D`BMD1|80KLEc&hRTTNeXBn6(FnVDwVU9Hv65=K&G+Qw~lFgp_#89$Z z=!lh#a*Kn`89@+W4(pwC)h*bDEFOKw*~8v}l`D zM(2!$CmD+s&gSEg7$GSjc>+@oJ8~5&ZN%ZYBcj=;XvJ#rZ_4GCzN6Os}WO5Vyu4(qTNY6Lug1JVa@E(fPG79gB6ngtp!Gy*g+JMiO=i5=Lj zLP86Qxwe^pN=70*v1V^94mf8#K|E%73V2?21fwhpI;8f+f>;?$JlGH+?Tj8(t|rwi z4mf8-K}2SV3W#2I1SJzN2E;FDz&2u-An_S%itNtaK9P@l-6cWbo2fOQzjLo^NkGJ@>A#7305dv}CwF!4Nf# z)s2_Q--Z^pY0u;)xW2$sFNY=j&e{LVOfaEe~XubI9`$a;Lx zRqd;%hh_iQ{7aX?W3Wx-*iFe#pWJ3ns1v;xd)O?5a(g=EUo@UNukfO<{I}dZR+*5bXn1WzYDg5*dtK(Al)35Kh)e8HP?oq!Z zSs*j}_ZC^DK1muox;s{c04a)L&eOqRxuxz)(PrZ3bw)kjXAhKEJzO@88#nk*J$ zE`fM)0*<@#xWr>hjQQ9aT}6zjtfkB9dvVgwYGZc>m+Zl=hFiE*y5EN?#81tu0ZlEc zW{0oGmRd7Xy;;az`||A6#+h<^7L85B$Ma2*)SCN7ZrvSeHudWJC_+pou4+ArO0j8=K)DaEs}DvY-&9xu(yGRQZt;*)L^ z=dLP|@D)b*%#)#((BYLc$CLgcRM_!24)jFUFZq+`$G?GQ?GY9GA|ED&fjahN2KD#nh)Hk0A(eVQ?va%kmLWev`--haO8BO^vv4i?#;Ec&8#q?hleg zVJ<>Ht}v-3xG9dy%m7IMh(LG0QY5gv zA$i2*5=Uzn%KgGA5rhp3L;AEkRQZ1~KRG)6Mn*vW_dwIkaHNU#WRX3R9%Ox`SWb#JfW7MxNreC z)=HD&PMUEg#)1xb-Z9EnR3XFKEH`{)CM`QRS*5bC9R^#}UQ5~0b=!GZC>m6T@WW{) zT-kXuTh-Y82l z)QJKiL2~ox&11q1C)xppp2epARAQjmvhgi^WR$ke{h8J-W83HB#d@MUY5zksVz{mN z3q-ex#@ubPG54FK%zX)Z+_%lfc16d&&xfw0Ea|l@+SP@c>KJM`T6uX}PyXmU1US$v zMI8x^oVQHTjR|q^^L?iOqc-xf&G{#m5~I{u%Vlz4C9%mHdz&dAqr&|LI_)o8t0BQ# z%-O^9Km3Ee5)TcRNG|g`jG9&C)7=?y9@#BIyra5T-+XuNh;>^#LgWll8WoQ(iZBsc zn#H${I)H?-;q~%4g`hBbIBl2a!NP-4&Mg-IOk}o?sS389z+tC9N4s#_?5pZ-J^tJ4 zczCmPt<6xT@qYIQ&W~32Hv4;QNw;UWe$VR8by_Dkra(eoqAt&=_#*Q)v#AqBh%!!5hv!Izhsv06n;D)r1cTt#logJ z38)lJDXMv*xSHrghlqnBu_du(YIZcODuD%DG39aw^Jav0x+qDReYZ6{QPA~!zLsCR zPFeOx#C~DEuI1Xhun`GGNtv1%>C{c3$4A0!GJ6pJ zGx#uS8CiC zR6F;+K53rdx7lpd?&ahyqwjuye8>5J&c6Qemep2!fPI@T2M9JQ91&WMmB}ClggDep zcAAS(D2$FFW>E~$_5Zc~`_ z6-CwWoP`TtW>7d6LPuY5s1>1$`?l7YzHKz-Z<~*~wn3QtUD?;tYT4{+>}o2yWz9=p zU0b(M?wZk`TZkb(s+_YjF3X**n@+aL75`?9%G;Wv8`CMmSAs3WK}_o@i%YI#rfC!CC2pvm*ZjL^L#-$3ob_iqn zoeLKC>{}i7zYEd6P2KF8G3`#)7y(lxYMS&|Q6h>i=4O31BKV;3v+$>6yeMq)#*NP9 ziqVTmQg@7YRbGD{~~ zC(9DxU;K6cT>CUZ9$#$heF6NavvhOPWF@HQeblfhXcQ$b*FLxARK78`B{^agQZDDi zLoWD%xVSMY?+X+C!vm|wE9v^`Z7oJ-K~u@B|C?uKyh^`SlmfB3h~Mu&u|#<)K~Wx|dfK zt}nw=vmNAY?enBrrR+|hB(6y>_7nE!P~bWFe42G^`X`XQd5EqYyfp**uW!;(>f6g+0mLk1+h5q+#!_$ue)VBcy!~ImPgAI& z&HdZY5WP~b8)=$5*J!&RpZh=hTMe&9%RFq(5& zM`V#IU%8J0dauESJeUoo8w1$E8vKUhd(>{+uDrQFI1rrT9OLNFo=9q3MCe=^=xB~V zb6g#CE_t;&wKeVYZH>Qnq#JG1)tyuO0scf6oKqTQ2Hi_&=ZsDT9l#6`8O-O=-VNUH z+PI8_JxEN-*7+NqZpwY3X9KEz0GsXIwXD@uzxk=pvB=j#1$lCoFn=-F4fyz-4_YEF zYyEUb-s;<@E-DP~es6}OV*kjVv?|`x`Ui%@+DChnU92IF^6=sOZWU2R^?GC%Ki$Ho zMR}5$H}4M`D~ms#&^vzYNk0ChS{U-buMr~5ap`KJ|KH{({~GE!#5|}6pPBc_<$+{( z%5UPweK&YL-&d_dr=1TA>D2P-2Jh6j?19S@w)5;SJ+OvOVesU$)0a)Z8-zO*kuZtH zff5++mPez{pw2GRusO=VX3UnY0ZO*WsdN z-miIt4*bhcw(Lh~@7tP2f?1b`ok@-y#LiZZXPMVrDHJipg7}{TbzImSo9DdEp-{Nx z>&)l_Tm*~AY>%2XRr;j~h52~K?Qih!AG4PBwA|_(&AyOY3@Vyam}eIBE)R7zrqZk< z9G3*$eAaUwCjkB69;q~+|EtUl3IeBS)imfG0vc#soX^|Mqo07zvdiP#^Da>0Yp%2x zZtqZZcUTm82g@au%884KITbl2UKvc#EvW@-f$O zEbM6JpYZ|L3Wby&N*7=-VboAkVW5aZo1t?)M?-0lU&`l@@nq@0GiZx@f|_VSg2e0~ zpO?_6hcXTWM;yigO{MmY6F;~gAFm?@y(M@Fd4{LC>vyE{ER+TdGY&ZvfkY08h9voH zyUk!6b!K-kU7x5}-wbj#aJ_t+l{@-8H2yGA=#$jklmKH_pDBnY^ovZ zJzvS+kBkIqJ@f&DRfhfmRBS7*g%Zp;cM*j|_d^u6XePbvF1g_PNmuqq!Jn+_mSc52rdSej|}(gJ9;Mvd>mf512#sFnu8g&%P~qxITtmg z!o*rLJ#=Zsa*_Y1)RjAW1P2p64B3x6i3#SQ#;6HG3Ic^*#f673sn!tR2A?>hW)6`g zYJFKXfeG5-qK___vk}$3tr;l>G0q~&0t#BsPb8)9j>c5FqsibIzM4~;)%jQNN_i+4 z>U3-si_IT<_S#Qz@a+UR&=`6a7|{%PN${WG$D!uZlb8?#+45xpy;!Pd#vR-+sK8(k zbDJ;j8JX4lM}|pYG=D|Sd3e7YTi!z7KbB$}U;g52n$K!XBc%b^5uy!~L#u?s%CyEY zqER(&=&=A${23suX?KN!fewrg;}KAJP`FUcX+sbIM!3cLC>=~`A@I8U;A^0B-FD#*xKG!5T=rOA*NJMX zqRpuu<+n2)ij}|-8D|d%pkgqkVMHh;ieT<@uc>h9x4DPnKG^6}by)uSWq-MO%{qO4 zy>u_5Rs5v$GeeFiC1YNUqgh6&`em0DK_K)jM#gtvnG4UAB^A%`+yu!KBHgUU3J8LJ2a z!GD8}-@^P@K?ML|A}ve{6+sffN7k6lsnO4pf(k}DIIxjnSVAp4 zUJnCyXwneiQ<&(boI03xc*MtEJWB~G8Yv;cMTTSvweSn#6-Z2tkSht49^mHkh#4wh z5xhK02`U1V~`93J+OJ`Jre~TN()C>L4_kVG+4+mEupLD zF|l#Tha84rl@luKbPO-=iXi~yD~KpfsPLpG2WuIIB^1KLk<~In^d9Dv3;>AdZJ-Uo zUmDDHXQ@GjBSl15$S^LU7M{zv$aoAz0PUg#$(`_C97l7BIk{&Ee}madvUJhd-Xf(m zGr`gOTP8WKqUA$3rBWtoN5+Zr(DuC6D?)Nphx|L_WFggvaFhR z$$im8wFh?^HI60>fD<#W8L!~=1WC9BY$&t%2q1gGhf(;Q_1&=E;bD1XQQIE;aR2l& z3P+4jcKaPYGY=~17XPTzwOaqt}Fb!Zz!!%$*!8F|! z4=;3n`t`{=#U7+h8vgd5oV`s3_Tt};=acDxny(F*N-&RLkD<%aCzcN @hnLP{c- zLMXu<8t#_YV&;^V{lK~Ek>BC4?ESR1Iec)Se$NMd9Z@qp8<%Yj4_cZpo&!5kG;D5ClyWaE^_4D|>Jn#R1 z>E~OT@sr#1SMug3X$BRCc*c$TZ0tN|xPFwvF<5C%q3HskREj`p6bH_z5`a-DAoYp` zYgBvBbc3bhb82|{fEXznY0M8msuXr9dW!jgYVxWOoKf|V19yNuUMYl;Tq)w#9a3Q4 z5IyN%h9QSWUE_HgdS(kT*$3~!nrAfO3*nG=*dGVJ-jcD~<#$*BNPktgfK*0BBeW%u zE(uE@K6o?MkGzTta>C-B1iA4wR77KA-*Y%tjwxf~D)MKlv$tN4*xQY(j3H5^0DRuu z`b#*Mf-ub~zB3qtMx~0NQ7I#!REh+1N|AMqe)Sx=#Hp|Icj1!XibYLxU`{ETpizb= zp|4;r;pbV)hTJHeT3I$`j;tqKESZpTWT*&CY54+b}Ws)T1_X^R1D&`#6=q(_`lOC$|v^Tu99~aKsHdk*p z!?yO8SfihmCBQ?xPB=br6K*UeN^lZHDCOdicMnoiQSuxiUcN4yIlpubz^trJ@{ri5 zZ{&-x8VaBSGbIt2rmg-8@hpa=cPceiB}D`x%cVRtzwVf?bwr0~p8I&O8OO;DyvRce zG>$j4fGebRG;d1Kdpr^XD^ zr&tF$q8m~)P@@!&(5OWuIVzZhMx_nAZe_-*Y7w=1>|n{?f^p6%heE>;s1!QT#ElAl z!@8*$Oj-@+8sKwSL6FuV;28jbSww?FlP~N2WYi9Kk1X|2+SzIGo8Q^xaCvfAU0S#O zl%{ML!?*DXZPb&FTJHpPV5wjXRCCYR&~PQOSu1c^H%b|G-DBlfoB%t}8odws{-(lG zcoes;r6K>)cg3*jsn7ylXQRIHJhn5*Rfwmd5*L*!y>e=d@g1)v0*fc3yzv<+X&uA% zy_c9YK_P_%hs6+Txm9p4rWQ9i4G=4g;*=2G^PCpZPG2{B3n z2{Q>R0gS;ZyJNy6X8`Cftk5Npts?!%go6^n2?$-Om;~U_9xZ#1A9zd0XBVOE= zXZewkEdOI3v*_Z~otdn{sRa7oC#44;_iE?4gjXFW(Q0g3s!HzrA1QE3efG#l*a!zFq zD2PD|&t<+x8kgxhCR1pPb%L6ej^4krG&L3VMER-d&iZyXs@}7|t+9BOo*PfzW);@O z?wCe0OvzTf4gm!;vY?{tL<5Kt!zY3P7ze0dm7E3;)-xOzTFpZSRrYQNgz#A=0}){J zvxd4JmGu7q!o*vz+T|F1yneC16zZDkHr`lP?Eo)4T4+xu3rw~YO?i48XHy|*vo znB#rY=x<*hSAkCbq4_*ulAcSewjuKFtRY+P{n&fk*}QA7U>39MOZ56-zqYme$hW)2 zI$vGF7@tY6ncaW$x87{zeKzW+)GzqBHw*=aj&}3?_*FFmCzsP7YiY@Ha^K2*uea%} zpLxGVzE3F*rLUx>lOE?3{tN_Vqf$drs1#AqDn*Jpr8tg8%bHnJtF62JJPaRx=Vn&1 zz16`*SKig`epdTOX6_mbq>XQ%u{FtY4 z000mW0{{d7Gh;$3$%$oHt3fzwNv2ZtrW`-E^|HY{|>kS8u%}sMV?51E!Fy zLc)_;J}sQQuO%^UY7U?F(j^^iIc4dv3|Rhwc5GsGEB7H3`}E7$qt1)9@X#{wC-6OBEZmIb>up5Hd!#%`xaaIR=~DmXaY;)Sc>|>olixI%bfWlZ6j) zb&0t4$nn`}Lg6&7FR-xrV+VW#=Frq)88RuXNQktt=Dkq!+!_^m7c!xCB7cv7%TAhUL3{v!+|k(@FkYmBv$rab%_<@WPykuqfV?zoNpg$SPEq z;;@SFReKWc?bRVZEc@+!`m4@8{u4~Z#!B9}#OKmp)PGxR4IPE0hL!@mh3_xvA&%F| zXGyXG(f~Zb9|*jtBH8YH-*V!5yMJuDN|7*RTRSuPc1rxXd|*5XTQMa4KqzxSSs&f0 zl)4u(v3{EBc2HpdUF+aRbbRoxa*$R<7c#MapX)`+jry&kcC~ygY9?Uw6cSDl-pCPcOirHGhM9tteRV6 zNE|{;f>Ba$*hS3hE2c{1pYBjl3GrLC;JYmC8Z4CGncY!&fp;#b8rI1yn))K&Jse+l1zMN@38!>XHO*2KGppEv%nUvpQ}mfvZ70bVHk z1vzguGL*_0-H%ioCgY=1ci@&s5HkB#4}|}Rkv--L5<D@`&;rLU|{1=Z6?D?)2O+}+2PD|xkCew?46o?+DULsP-5|dc4=vwPPMCI+j8K6G1@(rI5TmBs)uv9zPW6g(JGI^zL3mTSQ#>&IePbo;?Z5{*5 zb5n80lYGk+e=JJ}L>ergHiIK~1jyGy`gnoaGY2jprYlFmQ7`lNJVw42`TJ0>w-48_Q#LPPk}lV}&d+Qk{}71=4|pP@*u zdxK?BwV;N`;qmhPk<6q@UM^aeSs9YQ2flLXiR4iXidP1%F2s-3SzK}W=o^!@FX7*< z{@?2#gN5w_vxdao&Rv@GJy~=I+Jod?&7g84kTyNJdsKwOS1-HQ`E@=r1Ln9ar%+#Y zLlF-lMcOD$csvGvmdF<}lUO?aBiajs-Xsc7swPgAjb#X?9S?~vG(MrFzb(N|Yj zLjevSwcod6{VB(RrB(+94bc(W;-JKwE@T||AiG8ZV{L2O-U6LUZ?e_L)zK}kr{p=V zJ9_>MDUaxJt1GnZJ6^K|`8KyowaqYF!pQeRqIrs3lQ|`JfXEt{8M08OD7r(Qz$`~+ z2sSdDm5w}_4Un;Ijl1QBm=UnvL!vR}zse_I;Dd8CyQ9sP%P zVMBF)rWv@&=stTwri^|6!tsvn?dj*)MfL#sT&R3zD?I6!(X<3*`w9ge`*qEscGmf~ zwqRazudmH&YfOH7s~5{EaeWbfRNt42v*p`V*&$2|wzNp%oHD4VzUbHN&VJP`Kg1MX zI5l%sf7-ne?6X9OtT@EGk#jNiC1wU}Nn`A`mG_CXo{9g=o8rhdLbxN-|J<xnlj+fO_7hy$DNX<($Ty=&ihaAB)v#}Zo)c*Ayt`?yxO3)AYC+Ved6HeME2_db2> zR8HT8k%n14nTspBdf&IolKh}ee&x(-F~ zQvzLwm3upW!3u0aGr3)dC6uKC9S*p53Y9pO+;v%kC9)lkFL#o#lg)6hy6cbW+~Uh> z&93Wu`n=stDRwS1P_Zwydvrx3We5fFeR=Q$yz^D^Uax#gSLSk*D1Aq|yDb*;<=J^d z%5LmCn-O2B&!@`bt&(o^8nbJ@Qx8>^yvcY!6l-7jI zb11_-@H(+sHQD=pBdfX9~IwMC_pguEP<$szB>-U#|n4&UWEg zW!J%V=Tf^4u3xMULcXrolDoEwyk$DpU+x27<9l_6;S71#06w`;1<7)%{$# zAyaz^$)kPs|9c4JceeIYUt@6hw<1HR@#P$DEG3g^E~~3P9y=!Ia}`ALCKU7`iT+am zc_UZFnd@f=AMFnS`wl&((R&Z~xv7F9P(#!iE>7gSWnen`vld9*^Wq{^KMC^#fcV^x zS7M@|d|2a8z_%qF;)r9X_h2_Z1pS=MQ_Qu94)GczaN!&e!&gESI1QA)#hS+a+DJ3F z)8u3)VBXW9x$FKtYQ5=T-9W*Gc}Zp-$?A3rM**a4WR)`b1_FrnSXNiufnHt zFjRKS@JfV?0U0CZuQg&yF6>%s_}PcdLl^aIy$7=bz4+gY89vtch|TuA$BqLf&yD5ql?3L*8k-nVuty)3Fg5N&>3ljbR8DxD5;Dqt!dHarDJrBjAS0AX~j z@Te%u&J`Y&sThBR7vjN^0qVsO9VbB5;*5@yz=Cl|$4PJvI3?G0Vi<{Rhcj|tDj+%> zq3a3^4yWw80z|{HyskhIaIUZGGihZ%Uix*tRN0@I{IXsf?Yc~Q+0U1KU9Tl~XC=Pu z*Mz&S&X?QPDJQPOsp~`|liWga}N38=Q*kW~fR-yX<|->7kep z#J;s2VwF-b&ZJivCWb;Hf=OW)VSU<8mb$ylXJZdbsc_?o?iyYe>t)T*$5PyM*|+}h zC$ap#?v4TBiZd=<9LC+c8hV~POV!^Eo9Hwtuz(V!o~N5SSU+jV)qDz1dugvR-QV^0 zRS2`Yp1SZu-8r8N5pLDR*#1jZ8AGa|T|Oaj;idjSg66EZ6N%ZrE{~2il!x2SAw18J zug+QGyHMdYrU*Afzi!GB27k=tDuib6uuWz|8EP*LVdo;8ajMl;QW#&^B`I(?v4(|^ zu~f&`j#QAj`qB|W+-0){&?QZJh>#`Y5b&K5eIJaa)guQ>Balngln2!#2TKvArRvm! z^$5XIgzBk!^*_=PmRyN!%F*rnlx9TGbVa^(Qu|G6ow9EpwesDp zDt5?>LiP6&iAVL-zw{y~yDXSAs2}dKU>3Z8i@Q^qQ}JcNuG@pMX^28L;I#mNsOoGy za|I5Hj2cZNq9Yu1ATJyda8RI_a7Kaiz+~Z&0_Op$!zl&M0u{rV1kM81!=VAr0+++7 zxUNkSERpMQMDBA1SEcmk2t!EJSLtt-1c*vU&9931X9TZG0L}uFr9aq(oFb+p(;P6Ps8}BwF^2`|0?73 zjqr?BK7`KpIG6W-sBt=$p4vQeTak-(86VTEYmq-@MWPh3^|V53U99P9u8g|M$Ymj91D24Odv!xlOo2UwFnkyUl`U{4#s8O^TsYVI zTsXe_56*s%i^m_^153nGc9<{GAi6}$mypOT*pH!rd7%gMIn zxqQEnL)O6b+Ze8Q_=$5wgwP`tjatMjH90<*Q`n@gtAFWc50C)M-E|%Ib1u6IfWS@et6yW|8+gGkSVlilPa zw5&~9O&<91A+A6lIY0H>RMwOTUTJ$F>*ytos}0L}O_HjR^Kg-tSOJsbu(GbeNpV!! z7=b#HlM11-h(MF#nzBYu^Nw zV+CD@A#_}U*Wrj=7=b#{`92Yoh(Q17lqsoyM;Df@-!~yN&`y?Q-#5WEuudSqzHh*8 zZj4usH{WTMMt5q^8%vz;r;x8$8_1pSr(iW`P_J-@xyA>jGURC_`ayz>pfnu$gN&dw z2K*XAe^8Ktl&0_>Ok}ds6l@YbCz~hU;SkmKOg^(os$>h9i~kI20+jZtP1PQE&N|sx z9`aOd+W9LvciSP$8=FeRSZost{IrK00{XRtT#+ADuvLD+Fns zbfmR?5D+GbQ00$~q_!bKQ63+iO>IL2q&z-4quPiFN_l;BShW-prt*DsYPBX2RCzu+ zzS@)ssyrW^V{J-=Ri2NIv$iF|Dvw9!THC+(GvCw#=tyh(_kIZ`xrrlM?W3!%M&E8> zj8m@S%&|j_g!4wR233Tj6ou2Uh+%fCLP3>bh}ICZ)sjPvP2DbHGMu%t@8RY_zVe2! zW}&r-qkaFh)FE$tbDny;^+k%QL&LE1JllTug$vF^^eKa@=}?7!Qo~mBvKv=`N}@&j zcx>ae(yS18E%Mu=fy5haY)dKOhhw($9iQU`l;8!BzwK_bE+cHd^{sxJ=i~2Rx2dHD z5aQ@#o4W{2A#hQC&7)#npM|1F;Lnv0I$ujm79G`xKh8@yvsJ!zxZkEGU(2WL z8OM6JjebsWGF7$^K@Tjl<50Gr{a$m#++dP?Zj$~VvKvpA#N2skz zNUO6zC~B3?R$GD4s6$7G?D~OYJp1!}fn`wFT$1qHz&_o%gln0CXAZNF>aAw7_Lv2_ z4`oQ`gn}YQd?gmI${H#~S5a|cLMX;28~}?se<%wYJ5!2_cDB$fR9>>;LZ<8#(tF_f$X~gqEW?UbX z$OS=Z&+eu@Toah4?AM;s)3wGls=pfQR%0M}um=hvz+M0G8hY6nkbR ziPn&T6o=`zx@M7x1zW$Rv`7iC3z>ggKsaw!jdPO7LWbBMDv3d95^?-k8`CT)MM7O= zjB12J;mB3QgD62=s*Bc(Tx~fX@#C}bxIBscWG;3g57?myz(>(Xr?D+-#djTq^tM)N^kyw~wYnp`(hLXXQlZP$2C0(<%=&??Nta#o* z3L(K;IEs!mDHb5bfqr~hCQiPOGC#@k!u`&g&iEGE^bgf3(Uc)Rbf!KXn3BAM)k2lS zU?_Im(P3B~pMOd+1*_KP8LL|j_da`+L*wYIh zZ7%Pu{Y^YU!b2pH_`cDV=sBXs{*yD(XTXUEgJF< zB+Le*aVD+dL%qaC(Y{zUk~i@Z77ZsDDXopQAv3I_N}9oZN@80NCJn3xq$0%1uo5ZZ zGk+Zxsq_JPYKJ@Oy9pKf7f_z{m=E|bft0BThLD_X^aY-Wg{&!#`E((K{nCgF&0B6* zY==I~@t;qV?O6Z(_iPgMv!jHY93f#)j$&s(vWx4_lSfM>Mp+?b7hms^k=+NGJ;MY| zP%BJEKbdGw6L<;z{%3V+jBp`C&&7LZoE#;UDTRZOrz=HaEglsdAMe~FOlE4@WTrnf zVE!7a=2X#RQCyL{RQ6N6F!F&^_ir(ceT)F0nJO~~eY=>~;WnTjc?ksIE^VLQ<*?XT zPVb)1m{0x*Peg^r1^ScMxYSriLdf8)1V2`U|8V1V(OgLyi@1YGLOC)QJsR(E(}`Pn z1MnW&(xebFWn~>mC+3@rP7aUvPbBEq>@4bRD;9k5DXzPaj%>vS#GW3`qS$^Wk!s>)n2kiN zR==)=nlhBDFG^+&hgA|56O*n|59N`5y;9$mho9Vy&=sv-Ohhx`+~y*Ye#49pI;v%* z9*(K_oT+^#9BO?i^4nl^e#=I-I{!bb>5kd?*bwozbfl!QZr=nFesuNDY~^;JURG2) zoP0G{^D!eG4610zgw>|SZC;`2!TU@eUpx>Fafq}+xj&9-voqPs_Fj?{KkHs+kH`G$6XMPb~eSS)Cy4ydxF@ke~hAUY4ob8kg;0kP3Wa{@pT%D*dDu>OkvhKyKk`)Es>=m^>W0pY_UKRS5!NJtK`jhW;T zSSn1Xh{hHAnJj0~p0|}&Ue*AzTu%{W1$e;j;ZQ>%pCRM@I#q5}LX3{JjhO@!Tq~IA zG0~+$I?^;|z)Nwd3mF#NNni9*Q}VMs5>p?9&E|22XHQ)A$oy55R2X2RA#sUC!+#=O z6|)&NLirKPidmR4jzd|3104^@3_K z8R}06tyx^&^~|Ah%rPpbA!G_XnULk2dx3Ce+TzGqcS56=Le6)tHnB@~2$}Rwk$gx} z$J$Q%Qi0XH#f9@q8&>qVKO8yHCFk;iUQAF*ZrZbxR8xmUFb}2kc8NnV*CsnAk^bc~ zrbtOc^NX6-Knmji{fpf+)dzoYl&qg_T4Rixl9fqCAv3=UwM(P$bFl*wtvg|(Sq>h<(!X~SFU9H^-reQ(f#dbvnv(Wq?4%< z_QP&W7t3?Cf|f>lRL{p!G!@=t?M!2>C%~BYwXt(?2_YD}>E{ybK}Y&jiJEjoRxQNo zC@O`H-KqsU5kct!4oE*TqO$ou0ph?u8ioHe@rejHVq0 zrsN#1L#er_P)CtARJ_>%pm_zTGI%}pJ>*=7cy{} z|JMVx>wdh>7uip2D%G<=UKU27khvs-^-0H+MIF@n%-^x;>#7r&*7VCd@(_a4_4#wt zMS(+pzNAw4WF+S=4}){AarJ<4{;;<4f6h&~+qccIgu5I;!#pyJUh;feUU5bppem3V zOSRniMz+?Q{YXQM`{}FE#(c5ebx+*HJRq5j!UD(;KSKqOTg+UD^L7drM4}aAlvE|- z$Bb*dp7o0{{a6Gek!-003`w59&C81MbzLH?h0-_q(e#MNW|%kwMJ1GLafk z76jGXH_C?O8(Z#Bzi;^Oz~ImT(a78t7yt_b@jsXPztmsmempcX&wy5i1^%Y7)0!lI zlb$&-Ofyh)OJylDV1LjW@)aA#)+@AGe)mNvid*EMNN*1Toe>(-lP z7D8;tp|B?c+}(@~ae|zc@VUesY;$~s?k~yZ(IgZ4CP{zK)$Y;RNnv$_W8~eVV#)6M z$rTIRoXf9C>tG}1w=u+B;$!6L!e02h*5A1JinUBvKXv2^6ZB6>@r4ez#us-o@5Sg4 zFqcTA7{!;Du~-a^I8vDI)9$-nmW?|n?{ST=UdY8=bdbZFtFZ~(zjGgxZxTVsp%atG zu_9%|$UsfDdBp8!I=@iyOZtcvR;O#~UYz82!NeJM$rlg)BfKFU2CP{|YqkV=&a@B} ziwvA~F9|ueF&6b%x;7GpA^Y5W8%>2L*4KLl<%k&L<$L}$QZ8>IoR^oDBLfOA@OP2G z`?4EK{lQb2DGUal&qnU(_8tD^y=A(-zS7IWZCAW+zJ<1?x7s-p;0_i}K|GWo2B0=( z$cvlPd^`OOy4*Kv$Hw5-<-PgBL5zW#15r04?v0B`WnEdHWo^~0LGXFoJ3C|1bHW=K zL$bWe^1D8;SikDqZ|*!cpH9h4f*OF7*3A8lbQ$f}4g9kXb+hvIb$b&|1}0HQMdgtJ zN7AYgO@mbFu&CTLyMH{12TSEvUP|(7cf>)Ny0vE486e02r^g@NFTah#Z?4Yq~j4vSimV|8RKQCjBI=&T?Ta2 zYxqY{Kz+Gs;~=V#Mh4zb@&v~|SUr5A{Y_0jZqpEt&kQ$``VMVA?#zp=N}lQkoS~Ap z%oY7hNy*b=;Er9lV%Yl&E9`FX*BE%=yMj`4-y@pHmxp>Neq{DFJm6OG=JxC4NT+bw zJa1J)15YI*=iQA0c9p#+mcLT&${+8+Px+Pe!k-^Gza?IKRhXPHeWMr22yl8L= z35?7e#_-tf1CzEStn$ooa9r$p#3OO}#&_HATgoEB$8Ug|0}(eP<=5r39bu@wJIA3& zNb6}AHEp_app&*hp0yFCIo*TUVT}ty>4lMj+Ozb<4|EaudmH^~wN^jDFxgC82B*mNL?d?iOi&NiwvP_7<;1Tv3rN?J2GzA zCT`aO#QFPrMw(5qB8Q4m98|gvOhkO58tu6vc96#qg|u_xI5c8WLHHl{cYMX4G)0sJ zE(5DimS@fd1#=P$NC$x`!;vfF;UY4IFqdO5M)(zfBhP-l<>eCZp?~mP)nWx;py$IhM``PiEB z-B;`=NKcggnf;BS-9p~TzH$2zwzKixch@oHoS1pyCb|6)4!u9`;?gxhLS1*wF^~<`}N9c#s+&-M4L?-Sn zpI;OCpOCH^8E(E0V^ulEK0M-wOA6tVE-2Ggqt6N#kOR!dxNjyCA5&2^DX0WJQTnRm zTy>opTvvZ?yw)Wn1E{D0xzdqcRAg|Jba|-A;Mula`kjJkw_9Y&Wx2vvHBmKR-<4o# zpXyihG!L~Cs&-+^nnO-}gM?=(?}69v9zit{Bi+d{|If%V_odV`5CKc?jUoMv*rPQL zE8HsJ@ioK*F=IZQr2SPJvmX0lXdUpQN;MncZY5C9x-gHJzOP~H=^+%kDbyY#1C*+1 z0kXtopn+um`swMW={*L8kUh}InZDQ1h)DeUH%a~A$Jw7J@f39oShUT4Blx!tzKSrP zQpouYQnF(}C_6JX=5$Kz3NDIA22%MfD4=aLcpcr@F-M6D22`@d-N*pbEpKVBQ z8ozr$$kAn^J@ifYK5(u=^)revTarD(iSF}{@D6mCK`M`F25@v}9JDRI zX=@vAUh}Vds95d-WnKU71e2aKt>C8n?QJ-*`<8TyLNr`Y_jXC*&%YgxM{q%Kxk@uL zt!eYqYb45Hc(}Cwsq)dBqd+#L8pOk!js#@!jyW8mL=OF8D!;91*E98&+EGe3mzMR^ z{&C3nn&%wpATkm3hf_Dqh03wI{iXh`KT9);#if{4d{3!N@WRcUCwcqM^1J&&f9-2X zM|_(^y@m9}SrgaxNUizY&Y#EWVqh6dGjF@jbdnU=R_wV{qqMr`zJ)nQg}la|I}>e^ zbQ!pdo4BX^sj!WFFE^e?cyACIs$@UG@^Pe;^5Fk?%eZEfP8YY4W6%8vH(p((f4lqC zOSc&_2oBCL2g5_TIl}vR(%Yn;nk)`jC z1s`>H81B(HaQGPgY3@%J^E4Bji)TnlgH)QHQ9)U*TeY$H;n&t7^ri*`iyG6dgGQc% zp0~_Zo^}1yO#tQhGNmEbv-@2g!hd4j4G0@0&2PYyhljVQzf^hchf)_nwBF2K90zMY z_X}Th1J(W5bW}1Gdj32+4thR2t-*Y^S9w%&^UDh+cWWkrb5;UyfW8~ai<$J#D_(kr-*WT)|!!r6tV6emIaKy_p zGMs!Ka%#s{IkuG&Z<_Lnn}v0!zFSqQZH0+$KMeR?wjQAg@ zc{EageaSr@e&G=wvt(KF^LHNlp?~J{B}()aZ@I4TlZ2#5jW|t*Ixl0Wi@Rl6blBb6 z+mPgs;QqGI5jQ%f#m?;OE|;;l#VIm2x?z{I`r+}Xm964xRC@G0Al{%zf+hb@_Lec- z@QyWq)HKv!w?6lz`z?-^`F-Q_jn7~E^k>C4?=ORIFyh+Na@}*7&);o_yedhWf#0_* zBjLV>w&LyG&UJyjdG3!%4xEcW2oH?9CQNJU;S|Mbrq@>f95IJ{<msLxig*=)O~Ih>QerEc#5_je zYZiC=Uhbu@KyLibveULI*%%= z+_g~1fcxlm1X(sKAd|hFV{Bl(wY^=kwpHJ%Us~3%b%%OnNI3(zjmWU^Ygt8ZA4ZCr z7r8GG^&=So-e$$#;tON__VvTfz{5+Lxr>!I9-%>=Ne}d;Cz<@^5$DBj%Rq=oR94vt zpKX~vuyaFdkD3nIdbPeIC0O3uUlU(aUg?McEiE!UtG;gnW8r z>b_*gx5k2qa26ST+O&f2yIKW-eAR}Rrt7mD zu2d}23{I5`y^eRVcB2{Rfc)>Vl=~=u3pyKfE2=7silMBYA!M8hiEMm@Mi~x@773fj zZBN44l@R#5-da1`+NosOvT9lT?0IdD-sc!qBV4l&M}ta%1donl*L;FIq?-S+8Ro0L9iW4HAK+4uGoM{RjlR{yQg(Lp3~ z<*^sf>ES;4-C3v}aqQDP;|6Q;!dN^VFr8QFMu>tr86>th4W}gu*mLB&^T__!e6}-8 zEw~K6_!vVQ8|cfku^2}Au}e9Q_rmhI6BJ=34^Kw~%DQC{WCketPSaf%KdSxKGxT(! z-JYT}hFJcsZp1ujXr5LzI(#zW=}%*s(4VV+aGQJ7KiBzOKirGtM|Ynt(M&q(Q~HeL zkNu;6qoeD2U-XDYNMbzxGE7xGt!f%wZeBh^+slhpq*0!+m%3}>MwzjH zqspI?Oe95i8fP$Q9_8GJvOm^;el+s3{d-y$XRjeN5^lJ5y)6dw z=N%Ap6*{k3m#;|hyMe;01{|$4+@R~q$lCMoZt!sKJ*XVu?wx8!yt*#Xy1X^L|1eywd4t~1+i+4a z(e*Mf|LOylqt~^2t>#qC46GX|?gaiU0?U6(DG!`bRn@NKTKC+iu944Uo#zzJhy>gh zbc#(?mCP>Hyrbbm&X&_Q>?p0S!Pc{WR}q%hYx?RFMCGmsvP?`-NR(E%WFp5GS*j`{ zRm8$)%Os;w+gPY%sj5I!sSB4`2r3a(s`)05Z`~e>lxZ}OB#FMJY@<;oN%e(gONv7L zG{oXarlrzp6^Lgfv)TBfSiycI()$>w9Z~F$QQEPcjXl&DPP#c9@s;`%NjG zD9@97)=MIG=f3>0j&sLj)T^_Xfkxlnw4w2vo;2H2G9ONR@i7p$dEBGu<)l!un_lOS%12z;VWKj06iZUQ*WJK&$* zC}h>F3c*Wr2C5BC20i&Y)6KwkDho{cO1FQk>Zq+>%%VZb!ggwBARYXt&xTduXqGHb zrw(nYHKWnnLO(W6mp$;)*V0)_X~v&52{%-g+~D)@gl=l_Q}x;B-Xxs{qAo^#)nX^o zU_&ntHY%CI7*|T3IP4PxX?5GpUW8MsD1%o$5(lyaY%h( z`UWh%Mb+&W>HfuEEk#ZPWM?!i(KYP)RZ+To#kdcu5yQ&ya5He~M;6oYM1N$FWf?%y znrkzqX^h_@>!6D{+Dp_*3+?~sTWTAPJ2OBEgS=B=?b+Bt0@HDbNh_*DkS2 z`Xhr$LHRH!CaCwbv7u?%uc<_t)F(3-ZhVOOcX?3D=P1_TBJ)cPWW zYC0nWYeFLiWOHim?1)kGe%$0{clzOH;B!i1X<}U4nyV*yRl`Z4-yaVTsU71NoH7dLmx+3QQ>icC|q?Dybp3Og6ZNF3Y zf2;D7c>1C_pT^FXngf)ZGu9R;Ozv_2WAb~35_R9#$XDjeD3gQfP*Mr*hiItS*eU#y z(|8T?C#&*@4j%pHx_hr{?y71?z&h4gMT-n_VO&(eQ3d4QIQvLmd|h2+rOf(j?&;yq z06LAqSwLrUPF!oa4BFO9?AZz66=lNnR>4e%KUSAmC?&rcrP7*QGfBxj5)v+ZSh?uiY18<{q81A;npy;q zyzZ5vLRB965tUO<7z=kOP)w;&Y4wP~aEcPSRC^(D&Z%%SAVW(cC&*wWHpe*B==VVHrH49^H0L zqcZ=99^N$ZV)PKEffw@+IT}p*Z}kwS0jd8~4{sVn&IZ=|n|VmA0T|EVs{YG>_76ly z28fglAmWb^L`Mb@{ecAakpvNu!HD~Sg7nB>^2+BT#(@g@mm69_wi;Nae|V!hK_EbX z8ENW4BxG=6e|RE4GKlyap!qkplfv0bq?M`za0qztjH%lIS2?#$5e>m@3cC$O#4~@KWCk8xML^FS8c8H%5Rq|#B=(Uck&(g3`+$cN|ynRq9LIO8-t6KAQLndL3J?1;<3ctJnp^x=oehzZLU9jZWMY@C@HYdC|zS;XK7oB zM^wX7p{c;7LaD^1LafNDrpfazkC#9RNl%pGX}6A94QNJ+{i>oPgH^SWfh+XP`mVjP zjCm=QAO=_0p1DNpj}0EKJ#mKNJ^*x&caoHnf=M9tGv#ZG`)`VqN zEf|@;x303)21cgh4QE*@1S8Y$CP1wAGPOv{Wn1D&vk62d8euWQFd^}}qOr>L3{u!^ z8WkUxrS;Gw_7k@~6$Hvuy<;IgQ#^~<$AO1@kpqYwI+tDbQbCycd5A2Lfr)%00~0w$ z1}K7z3@e|79Ewt0IZBch&zlzQ{I>H^2`_moZ8b@cdE4hfs;6=~|(C7Myub99DHWT# zUWK~@#5_9U`0FAfgAU(cD?%wduh;(YJaofUDeq4j{MNKs;pImw^oWH&6cA0w8lsf_ zP)IZ&YXo$-V3A<-Lt4?_tFydRpbSiVjLM@`1Gjfo;n{i_^uiO%_oQxJtjGTx+f+Y| z4AQ=htyOzK8L8)w58-yenpD8G?#<8=9;iy4T$$Ac<# zbkzWEUH)dv6;y~cicB=Oxv8S!@#y(gwd8%==uPiF2WK!!F=n8nisvp-tXiS{OXr7&miK+l?5e+3 zi|sg!x@dM9g+c-1}sbxZ*U|>Lzhvoo8XFQWbjCOWTZc*HD{R*(wtj(k9?sG6`h`@D8H&8Y zsImwiENDm<5?lY?XP5SRP$GALw0nF4hAy$p>l1qnJn4%Ypj|pR(2(>y?>PL4K8`@7 z=QB{8t|Oy#jWXpM{-k5bGy4C0dwfc_aE-x1zUAVdj!FMGVySfbL|1`8nrY+YcF?S8 zBlj@*uKLmGW8no3Gi%zN0qHBy(OnQHCY?>@kYBo4Na6en@t7X}ox;g7Zub{^^_2P% zZM@sDG0t(b&`tI-aD6SG)I<4PhfLt92}5Da!2kZbBm;=bBZ#^qgTOniC#al)lMv0y zj2g}9$e45)koXqSBaXb(l?+VPjCQuQ701?_f72Qk25}sRO94tgn&}2XMRuIn;X5wu zU2r&)*kQ5HjiqYe!irP6F#40v<16GOF}p5Wu+qW6GW}(h3IjrsBfdu=l8}g=qDZ8r z$TAut3h}D>Ru#!)VMEeA2p6T|e_g4NxrVAeX9W&X9UT5v!mIprw>*C*Wuq|8Oo%03UOpBb3d7a36185vX+8W~vYes4~xypaJ_ z>|}6VTMaVyzr681hTez@dIOdEA_mJx&w0BJS}3zpSA$Vlr(}RxUu1A0XUO10 z(2)V8!y`CYo)8lElkx{Zvk3y)n4 zJ`FEoH5#8w5}52T!7zgGiCvV*SnTz0aC`6Yql>mOxkh;kMcvC&^KQw!jlPEl8wzs< zEPP&Efz5yo2O~%`_ zCq6RYP1+PgHJV%j#5KdALGJIi+N#l#p5D!lIMfVcq(|s*8*mvA5CZ@O07FDJBme*p zWP8=3fF-}%XctD3J|unJjj7+p*i>U>HtT@WDutwXH#cK2*xe|>8)s#|e?-R!0A^;a zhydUZ;C?an*U^`wUj?50>*53gF#h7C1{z@O_sjxe#G$FJOC5{{Xft*-XAb{7fo5(LQtK3^MV z(qHf0w`s@=3tbDQM%K2v%Er!J!>ei5v5DG?AK!>isQ!tBZx_nq3=jkT_VE7mm&q8{ zcV&4v5c=*~q~kz7x9kpKdi%I&vOV$^^6}d(aNT|7&9Bv~1o~aIR;}8$y5Z(JsmuFi zw!q1gKkjNvCG5l%Y0{P!_UHey*NK{D#z`w-NHSqdk{v1PD8;L`1{@H^b<4E7Z`!?p z7__rv)LX@Uh=*;idGbOwPNiurYyJnJiut{XxZGQ|>~nXIH^&VT ziLVMY39Cx!Dz%ro_)5F)tq;4ef2Wt#t=U(t3Ih&vW+D;OM4r43D%&Ab?grLY^O~pE z6E_FHYw&{xK6C6W1bp~PzuYa2oLR_<_`Pt(#@t2WuIvcJ%QmBR@*np#%36=^PrbHb z!MV62msXBr$^oW#30)`$|1pLix4L1;TS17UtP}5l<>A2jJ8|Ks5C_I0k8$hoqmLi0 zWV7cZQ)((m+>{J(>|Ms0w6lWNw7Mr)Dev!BAN2c%x!1UIq0rZT49nTsd_3ThZSdrg z1AZUiyTD}F%;KxaH^!+=OCySYoY`d;Hj|hxLUA^<@hxUGzAL$$UuF1m*yF2j+rO1e z$QIvM!>wQUL$g1ZPpKb&%YW31P}#!9&WByy37_tVh{S78RJKshwA5_K}CF(OT3kYPEh_>%T3uu_1UB zg25TJQe9zqsx%$RKz(jYO)AK@hJGPlD7kkTnkh3*q?LBKidNUuIF(nx3ZeTdjVv&r1`kD*8H`q-aq%OFBEe(O1)tra;)blr&&wk0QEN`hty zybY)t_Z`cxPVrS)`T80)7d8G{1-{7@pBOu!8Tze*YL#VyHO#W$noil7ykJu=8$`LX zL6rJ85TrtRl~E&XAe6cl&UtdI(AK$#AjXJ-fc`m+VHKQQl?~jhUG!= zV>KGz0RCf>)g1_JIaLl$ScQQYr=Q%29baed_rFy4FXFVk%4E@#`G%9QXX&=B%Gwy}AJabL&mB9^P{rTMrX zs}Kz<8GkkB(z6Prg_Ym)d|;oP%&E2QF=^!UvCFySS#dXGZ_Nd8SUx;_y^sPc8Fwzb zpKHn01emfc87zItLuaEqnw)b@9>YG1l-`Zq+seRom4`2S_8*ie0!juu&VIeWzuT|f zhm0&fsTq2t_RoAg890v0$E*2X#aPLKQL~bBS*wW>o__TKnxbdl?|rvv*CW8o=F7Wo zj^$g*CNnePC&I;$-l*Kb+VBejH_Cl0b5qau_CJ^hlnfmtn}9e&jv2eN)5qL zUO8Ewp3fQcpdSI|z)Z>^&+5vc@#O!E?WY!~Spa+)!0#=U+e0Uql`$c6{y+nw7u24mP~nx!Q&h3>N36*9h*PM z-~HI(DTnbsTvp;ZJTf3PS#lqdlc1yXj$RdE(i``mGQ@9P{>rSjO8mihwGK|=M&Fb* zucUuV2G1n$N`3ILp4o424XV)Ekrn0N%ErkjjpJ|)bY1CUBTm}ez9lYBo*CcZv%r*a z$?A9n+CF^Olt`3Y+09HzxBph9PjN=&hjN5CyM)hk;uPaK0|N4M>hD_Ux;Zy=84Ab? zv0XlU+6q&Jw+05uW>})IpQmR#FZuf#y}Jq$c@*05Zs4Znt8lN4=kWEQI=E!99!Oqw z5A!PY`j-2ruQt(E7di4at0N`>z6@ATmhrjKf?3hE=7GF4zr4Mh-*`W8eOxkL6f;<+ zRvExvqx^TUW0K17*DB<3z0O*k#d>`Ee_bq$_Yhq+GrT(7;beZHO_F9M)cwq6AF{)B zzn0dOJ!g+)U8-Yo)jsz`L_X6H2P_$5pBF7p2@~mzD+w#WwV72C&9=?D)MP-sv22{} znMOIwTP3f*+l}OFmfoG2dG#Tfgew`mD#xP5j6O3nU)MrqFTBhKyzlS_`Z(oGrPp^uHZH~dtK?WQOAufPwT$Ds8yFxLT|{V?*DVXnFNZ2W^2>5}j%qzLC5 z^9kJ!JACej??3!jMev@lmNAu5>UO!W_tt?W1H+4n?=lR(y^=DHw z|DQtU8{5)lFP*CTty743=+JW9*vs4a<@v1} zK?r@I58xalGS5p}T!RRUW$^jKwv2n$ONn9(i0{%Y(G4V~mIf2d%YedV+4bzZ8VN+g zYGvnn*)2hUX7xuNt{E4J3Pr73E>)K;s)gqvRpe5v-(X*jr4;+q(ip$NzCTMnF!1}j zZd=!_V|cED5h)eN_n$m9%+Pv@#DXE6(@OXOCHTT#?f5gX= zoCAY)D3sel^;f#ref@e3bLHh>KT8Lg%&SDgeebl(C6obuJ9^69;2I{UZv$+`h1esM zvwpTQY>~CQZ8Vb&x{ol9VzL$yW_|7W!u1H@41#@XJzuzwcurc}7uh3)TM_AX?e@a= z2;o2kd69d+aCcGVj(f*@gfhBV?{<$}h7scA?!L<&p-l1CyWS(0d4zlVd+#zw$n(Da zE_{SC41n*2k6p$Q?UeDp%OBBW-BbUJhd)j;NGDpzkzxpnG1TsHl?IX^CjFCQHuX&46Whjnsv7*?_jL~RLSBo-}%=Z^3vin|s zgUpZLYggC`YliZwTaqds0Hd6FKFp?6PfaLe8%hf)1nd?)RDL!W4 zq&vEAL%!#dkkNuSxIW^Ul_z!=px&>5{pCahaasCcM)Ih|!X@MNG>r`ONY_jlBYvM@GieRUSCmt(lT$`Mtz4U!!Es4}E>?GHQ9Sc}d8cm0a|%Aa(U>=So)G zxrlCeMZ>V%oAo;{k-ju4#%f;rBYU4Pm`cvTR|CS2B@5B|KHevvmH6$ZxnJrn&2F6k z(_|6Hjx*PuF7LY>GCi1{bXe-iWVH1x%oZQ57!u-Ib*gUtXnyOP)G5A}>`-(Ig^m)7 zdndk7FL*Tn;U;AFN(>Co%_wX-JJ4w>2G++V6PaX8T_PXVJg}^%8MFM4psuHp7E2#5 zoR28ZpF|edzp7#Ov}kl~wqQJ04gcD<1^GZ_=tted%%?cjhd+%6JNbx$u{y!VhhNKO zU8-xYvex*Hz1Rg3yb7Vz3Ad7CVZ7Ne5Kl8vb%~D`?(iZ~di7BtQq*0^Xh)7ER$CaV z63Qe+SX88o!V>iNUH)kq6^#9~wr_9K_}pivx>m*7-4b}8xNuZmSNUFW%JM4TUb%4Q zYib{R-YM{6LIwM*D{Wti3+;eRkUx#7c^*y_dU~o%5=d9BA4rX-4iUO2{jWj51s+URhC#jx96nz9m2X zI!g8AQ`fFok|~)W@clFHllS}No;=L9s+)Z(d`VM6AO6gJ-<{8AW>)Pzk~qa_Tsmj2Pr3R0xQ7g%_~pV}ugaZxtYBRPGj(-B$AcFX2Jex~#2FM@Q&yHP>qfdg zHrrF_y8@p=FfoG9=K3Y}HaGbnr3@Mx!^G{~-#;D}hOT~ftuAhB-tfEd@k2m?Wr#=< z_?tYlX|*EM)0qrCp5co~^OKyEdyh(IUir$dLw-3NM`! zyh(kES)C(gMzh!r-5bkiyX1rssQM)flakf(_!NC7{@Z3iT~jhYW<6D<_tld-i-^mM z-*bD?$Xa=GdiHgF_zYr}3`Z}C`nsAxrDDn4hWw7%4d1}oc=B9}7X)UQPNfyDoh`>t z9-sQG1xp6h7rd13xFQzsYeFs=pSH@o5^evHr^g>2i-=Ei=6;Af!@H|vpMR&H<&0UU z5FYHlr_B6$HtsRO^YMYq=wU2MLUXX?-OJ-zQTZ-})T~~-HXtxuGLi^ML_h*q+1R_g zE?LkrFe+9GOa+p;0lN66kk8cSyLfmhWS;ReIR(?k=~PJ>8jN4K=lGA8#~aK%JPWB! zM)I%Hs^M-XTrJy~+`6B6_grB|h1Egr4%@QaF)f)NDck~NE(JfidyMLv8*R$()b;K> z_uniC0hSE?E-v~E7p&mk_Y-Co3(k7W$`5+Q;P#?XR(+gJ?@ zg=poHwp<|O47=kP!1J&@^6sfum{fLM*c&D@SW>nQ8YGe)|(`8OUMr z;i0$k9`%($a}~H@=2TN)60T&5aVr1zetl%V z{l6fEco$V41>S!?je=~IeVyDhkIV@17-d2E%2zR4SWc>KI*uxZR~8e2*`laUqEt6x zn;G)#vs!X_@(g(0?L3Z__RYGVMeyl~$4@l|sN+f|wt3$C>)nNX;4(&!>ZX2_UE=rI zWmu10=JGm^dFEsNU0qLIW}2XC4_yX5>6yUncgK4VGyC{`j~1?8|MB>=p||}!@0~Yg zth3mhb*&~qB^Au|Wbx$go-N$uRXy7{;zwQQxcv*|9=N+$D%YL9J#hE1RIa;qd!KSx zyggF)wN`LJwKNV`dtkw6tz3gWjNq$Qu)VX&b)b-Dt?NlxuMLIdMixxu>T@c*nBx*K zOGD|TQMXubPb}Do`d`qG#wKmaV6SNO*Xy~}@@VMF}J zweH*b)5{;#_dzLIxsz8Rl0F=nG*W@^LCSqld77f9ke<>1peUs(nJ|2ZGPTRc!-H;` zQ~-VIGMtZH2KJO?&X3u~aED#RwKN7@u(2DV;v{?1QDhe_-X4KkYAVUVw&s zPA`FbCW*!Mvig@rAN8`0@R_uD7d2W~xBh9jgruf6<5GMInRN}es{zHo&XY5Hx829M zaC*EmS5Ib|J)=29vo0B>O?6^e9${tNmG=)@o!Ua4mCwIw^EfiOjhbKjm=@DX%d?_`pvrgbf$;8)+` zz(FA+85xP*gZ|s=w>2jQobFwh_DlDXq6r@#yuzKiX8=GNc1Nx^OY)YY=9qr@54zdF zttN|m-^h>cX!gZN?zfXuxV2w0Fojbmv$yVmBZe>Z75gPw_Z_KbkAsIvXPg@~|H}YP zr@f+)xC8juqj|_)EnoPy{$S24qkJU>MrTUhd4VKfInkn5B`0q+RaN*o1N6CYw7YLL z;LL!?(;)E_4|y=K@m4Z$B~LT05pq;s;jas@14;&pbBm@i=-oOZkxB-SdTw>pIU+oi zsrP_-qB2#@yq5=fi$r|BF4fO7vCZl2O?{bar12<;UuH9;uU&}$eoVGe*_MFCq_ll9 zFTP^3Y<}0Jt#zHrhYp^8_H-$XB73GXzIszD$EdY85|)NA1ET4P32bovrm2c8>72PR zD$f!hkxSYv{vFGwRj6kd+)AE?NDK?jk~pHjy`d#96qg0qf~ zZ3wN}YtbjN+mi_WlQSS`3TG;J#k@4lL4os)dKa%s`?oq)(&U{$xe7B1V8CY!mzuPL zYQ|-2nsfss<7>#1HoF*i#nXONG9_S?{cOHzr*+Z&`#Ws)`Z1Xk(Kys)4*VXHpIFay{fY$BmLaUT*crq}mQ{w*R=|363iIn<) zqNijS`6Yj;sxR%xD=44Jk$k9!Kix(X@oE0}h+tHwWFF~mcs&}YTzA{QE8e@+tg7Q+ z2K4J#lrI~LQgDM*apbk5z}Wz+co@kd(Q+znTx>8Dze&g}lPMUcaa2Td%gO=>HJOT7 zZjoJxjFzcI<{H}-uc;t*N7m?_cydm6#cOO-yg8>kWkU%l1g3o0VMNuI3`Av@4OFSP zfk`sy%Cc}!P~y54kL@y&G75=5Gpg;)vMO#1jfw-IuPZ0grE|%f`Gcl|B^c|G*C&xu zCT4&`1&k{08>l*CZ&{M4KA_gahe$)3%Y^5#U!(#Rn5q*QsB%NFoPsu65YT&0{g+&! z)vZ#sq|yI&vFXTD(677%@^6<-&viL^58vmaJ(kIt)bSSm(EH5GV3&a};pnb1ngdeE zf$X6nwLdvP|z$0b(@&8u{rVt`_~dgSW(T$GLnH|rDX%shtn+1 zkxF#JnXZ}6=XJV(Wbn)C7dGq0W$Cs(PI_`Pr{ulg`TFq<#aQ)gE^p*5-ZL;)PR$6u zNpLC|puv8N8NRtbWOuZ~wnU;X~H4#!y$o40ynG;lw{*$&m3Msf3Db!%HiG&mk3RX$=7HHNuR~VUnEZ z{f~;7`-OwDN(Y`@ATn@zQ$)vqOHOWqurq)|28tCkoG8-`+l3Z2-MSZc6jhfZVdOMJ z3nJI?GI5igirF(Wf97ughUiJT6;)X&^F4OyR9_BE+#)Lc z(~I&B?G|BVSEX!*9cUGzQPQ-Bu{;)%cAJXDDOcgg4UZ!QHDdk#Aq9l6u1rHWf(7MR zcMMESl?^CXmJJ4GmIf8_>4E9G?cuS2l`+h}{hrNCUt6y9-g+e~9_zDm2~HLI_1R2- zQKgo?5f|FCa&Q#oKrIe8U7;?7;aZ5GT2T+<8>cw$ibWm5@|K=ay#p171*xuCe<=I# z2FO^|P_@*ITJ<0*wuVBLuIl`+y@(|@Rp?GPqD#hzGKP~3h>M06GG!FlFEq)THl$@A z(}G(J$_H969u6))wY{^OKRl12=oI?DarvH{CPhbQpCmpe=MafSGXf{xhbcEY;OYVwTtOElvSRH_#)sa$MdD78%KzHQd_GnY0ZI#ug@qrtIHNn`{64ry1Jeuu!%R)R zJ<{wix~TutuirpD@1lS<`WoX8In#qB1Bf#V9FwUGQ2UhD33O#SwM@2jc^Md>DXm7` z@4I|fZ^%0}W_SN~fCG;Ps>VudTJ+L#x$wSy?wRJr@omk*ihu=S$==b$n_Lrm9OyK; z+CK}G3f6~JqiPah)#eNi?~dlsyrM#6AkMXIw*c_TfS6g1Lu;?k`TwVXr**q8ZV@)W zXsBozkm$`(FKjUTw3)_y&HBVYV+MnLMVt<rKDW~#?ou@+$Y$9SAooB;j`Kpip)po7mrN~uuik4=!(p$$B zG3)wAEwIISu7WX+79H)aD3bA_%>JZ`6RkK^M`MPo-)jvR@z>F597zN4B(Rqp==1lQI0J76ruJQ+tnWC(LLCQ} zq*PXS9FlmjtnE0)WZ<&D8(JO7_brQu=at1D|Xk9PbfO=^+5oe>MU`gu`VO269FtTiruvs=tm@OL` zbjo{<^5ikM;TD>Ftf2z@3k9?K{_4z$DQfF5uthVDg6696?^oTwv=i^yXdV<)7L*Kx z&=0ewKkbJ4w51KKzQ)lYim_y( z<)(dJUztX44VXC_-b(A)ndm;e|G$&93*ch`5zUfPp2FC!Yve7TZbzd7~BkMlS`*WYhlPjiBt>oY*WLm_TugXZJ1c1tBo&m))cji4H`WQBhZYZGhz zB>_twn((v+m*>l^p4C*q(kmH1Em|-prvZkSq5r#U8PIC#yVxa3VM@aV`&KRVdp@-_ z3YSwMT~$0srG`EAj|nqDKKIj`KeXVU^XcA>B5PY)na!e+g8(I8&pv#- zP^T5*TQV^8ToCtV?tGP}fqKABUGTKPTDxT1^tVG7gf0UN_1^f{Wof*3diRd>HPHk# z1Bv}JPGjWxh53x(42^WbG@Y`a0`!~>vp4EYRD1H+;WjU((S3L_Kr~o|m-{aiI(gA# z;mXw%G7S3n6eyO-XD$OY(g)Vf9iXMbgdv~1%xRT zERq)@B^?Ku#z-l59E2J$rQC5PV*@JVj+9g!j2d^P#Boq-+zXS7!@3ZS`ZeZ^FW;1! zMZDM&RWHU-tXpjsyk=ZGpp8Qivrr{x=~$PTT66;J2hDn8Z~pGYfEh0BC=-$lr3lo{VKE`6&l zwD%OG0?TJEBS!r1eD5+a0r?DN$Wq=JVyN>j&HTq8vOe9ZK*Ac!2LIzS_^Vl2GBY67 zOJ?{4uFAm)US*N80n_m&kQi3)IAyKJLF9avHSP{6eS2y$LE*B`-A(4(Q1BcjaevZP{z5LDT;DX62nW;Z9Y9^*apR&L2VL)RPzB!y*5e%j1P~Ad0000o zLsm2Z0AFQi)wMuMOlB*b4Bq>nbH)(@nW==4lE~6a+p7}L-FDn%nxx&Cg8!Y}Pb;gG08Vh!yISB2edzg4YA%IIleeVk&lYsH z_B&cJd_-wzgyKIoiai$R>>y$i5LS#g)Y5Au+1va-nO_#m1a#t+>ca0?4dT0e>NwhB zupp|P>UQBn(8kbB9>qptbF~dQ+pr&Vp_32ovx(Hq?@=Z z{tHF&uS`sLq@vbaB9wsgU}SUT>bTGP`ESlmjBmoye)*>KN$n_!i-~he(C{$w&GIf) z&{nPIMu8W@D4&Ap;Q3LR`++04|MBy!eFyUx;JSM{r>+WjLwvp!F zx|cLlKa@ttolfusA9AA(>obl;?#-^cyYbZhp@+Afuc7(*soY6qaNLRIVzUka&#Cu4 zN685?OjP0yzS=6Sd@Z2Emo(Y?8GTEh4L_S{)1fScbrN8Ej!!GQplx<ELFgp`1^ zblGQ)1I(5{`_gfr;SOwFI_@*a0me(ved##Qdh$J9DM`ae4YmEL?V_>BazwKz6@nliF)0<9@13*7go~w6ko|Qg-Jq^5Hhqr1bekBR8}FH?BCzyxgG6 z$Cclky^%AqNilbxm0Klr+Pu8OZ5yg)hi>L9v*zS^w_D81cdFn@yV-z z&U+)5hK2FYc?}*tPfx6JG_Bosjz3e9OpI2T$DWQ;uAOw!W|lEOTBi~#GVn9Y)Uf%E zgLhS}$e0=>_51f02fp2U(Yi{YXf`M6^v?ai*}6-xyCZN`fe+po=&&jJOdYM8AMVm2 z8hyHi@bf0y%+}@OUwkJL`OJpD`y7t(|JMGj?U~iqwQOM(OCxHq5PJwnHj`F*=QL%OT zL!XOr(+*+S)z9}x8`7-mw|nqEzjR{VE3g7gcU|9INhs{sjyD|fk;2}D-5!UH`PLV@ zA?3`khLy$kCD_&0<-65I>`qiN=$|KW>8f!e96LHSmtVqR@vRbOYU?uj!)!9~KKX=2 zF?ZtHrPbBeg59=O4^IW};%g%q-hW+ABqBow~!f4mEE4lHKYp2uWOGbEF>Y=kY z+<1mve)mqUJ=*tEaesRRlzxXqG7PWcQ0YqL6)820Le9cXN~L{>1$R{@w2I(efkVdrZV$F z1e^_{oUis990{qrulfe5?XI4X3AztP=Bjq*!e*71M%~G)3A~+S?)UeXcW#TJn!I>d zyfJ!u2-;fyD9>AA;;fS zxdeQRC>>oNY1B4!FM8mOSfLLuKQ*rEw)A!XoKMDv7jwLFU%-|**HAUD#^dJoe7s)I z#%mcZp1Ie&bB~(W|M6Zg$7_1?Uh|1Q5ZG~_m6>`E`SQ0O53f*{qt6>RUi=401K>q0sA{=X|4Wc6 z9$-)<1B|K2g3mR#^a(GZD?W$k@2-!^m)?@(r^+Zbxx>#UmAl$dV82YIO3kNC}d8 zww7xNA7v^J;6wZvbPq^+m&~zdYc5=J{G7$PU3RodAjh3qrX~Ak6D1vV5pNaoDgH_2 z$}sH4_RhMP-sDyZCEnI?v6ffJf%lFqySsc>TMv|k#(i>L^%^kgl2u=Vl)_(kHJA0Y z`^Z$DCA$|!D3xnT5_7&xp#)0hR8l;5VyTWwm3QeVs&eRt8qHFr)B!rFGlSFLsXT*p z(ksf90=XhoE8om!L1k0|rAhP3SuVOEK4#bau_Sad=hq}N9<$4qnsU2%drz4aRbJ@E z&OCh-+>A;&szcIQYM~^RpSjfQhx;6BtEDqlP-#rHRN^Xe(pi(E z>|*8;^k>TRp1)r*Nz7j5sua>g52AOlZ@CuUaOa9nxL}7%7Ss-Fs)HQ)Wt>KH^|099 z7yYk()Ue2$egy|cT}&LJ=qFB^-hNO6TaAL7q&pQH%d=_ty#yVc;Nr(4*|AS zhl>80f8=AEg+K06GM5j3;U@n=JK@7<6D~K0UC7IG&v%D0PT011QR$fsxYOT0<6u&K zi%;{%G*=-`_KXY{K^O3P*Yr?QUo3^TRZPOe@d0Jhq+?>4g0Nyyvo;enaKGBrA z(TQ@^QE9CQ|05wBG4xeBi~|Msa$d1ozCY)?W-c#sYrgSi?j1Vv8?yc;3n2{a8x^20Lh4;gGL z*AhagHW@WaFrL7QwZstWF?`VVy@C!xK86sys8_H-*T)LN2=y2;Q2M=s3qps7-nt6H z2=y2$K>EFc2|~|?J7E%J)z;NFaE!xX29Mn=lP`{!$28+7R*i(@!-;ebrvFTKFkMgQ zXZXcvO5kiP^TpE&L*`<*3RC6Nx^q=$_ilO3$HzqUiSa88J&vG0E1flXm7DK2b;Bg%cFrB%j!a?K1qAr5SWBjl0rVKO-zyLv5K zofWjD?IcDRyUs3asiRrbX)HN}DQZU)@n zV#UF=yOc@sN8Sg^PX8P`Y=shJ>&UgcfOhWn_bUGpQgwNBn^yAL=6-2 zmpIfJWxHSYtsgzWJAxla8s9G0aZgRWaZ=q_6ScbUMG4RUzZZX4W9sWosjFmf{9dZX zy1OOd;+w`KP~|1?uUXj74e_nIOYn>fVXp+|7Or7ox4+f;ldBKFZtCi%f&J!}IR#Ho zBYOSqC(2DD3-_|Iy)iNIagV)iuFWkkn=j_rm=|?H5uAGVLmYl>zb&6peA5Rn8jC=y zl%QB_eOR%7`E&U-$+B$APNMpihM!5rZAnwvdR~)Di8f}gWegbB9{f7(qpq^1-L=en zABPzXF&>n!LW}z@!JSSvgZ437Uyij1WICUnWHz?8O(|TKp2(O-8qF464U23mX%E|U zvZcHZ!HruhzCshN@=LWl7;?9BOZmOPF?GO?b?wkGHokp@SXmvFs}IsE&*m33NsU&Y zrB%I0X7yBJUwdL!IbU$J=tXBzoYhfD`rrw)HY%+?N} z9P1f3_Fbn3%VERl5>W)(7NeK{EdohQt;fBXt&j4~?0+cVh8mp79OfN1u0LO`K4uc< zmkcVXRLexMqCa@%(Rk{LUt7<0Kep93X`aDhSDZEO#axq`>Mq)cx9_aCpRu>4+0ZO# zjQZ>S(`jo*TEPTkb1`dw!Yb)2R`1@L#OZm#EIpz>QxB};bYTi zKGd%Ao+Tq+Tr!;d_*^kurIku*U{qt(7bLaWOwAomO3? zfkrl?>igK!s0Qm}0AYyK1Kgpa(2Z(^`x_UOv+W?j7716^*Y8zZ3DUYQN?cl4At+8{S)Y|7M^Hs#@>&QG)f~CbRJcez|{Y^l`B`E(LG*^pOaS>L7wpRX`?o;@(y}i>~R_tFj#4Asb*PCGb+}xy> zw~_7%LnHm=->&u(l!yHlO4DW>|Qq2?wqp;mO$ye z&kLVm5H{FXr;onX4$uz_(T9p>dF%dU&$r4Ach))>iGL{dcETm-791NGKL*^@KoL1( zSPIphegdblJ!IfXjZ3$KT9M145d07C8d}u994P*9Oz0*5ySUTf3t)FID{GYCS8!-? zUiGG6{2Y*uviEKZ7*?YMR^A5)q8>l19iUc)L9IIsu*p!DE0aG4{$Qao6YI9fR|(0? zakQwsDdGvZ8%CJ%jl58U!meK-WGDJ7@DXTLRN7-wTe+0rLur_hAQX`wz({%=LW;)$ zq^J&LO*y2D4rod`z((-v!lS^E>^L1MehoxUd<|fa9w`wBQrZwcpd%=xk3g~lcEI~p z%U5($2=-RcJ8yj?Tq^ZaMIG>F82QZ=58mBJys?g(acGh72kQ#~aLv^cJA}6`a*{AV z*io-$$h%Dbsok_8R@qGS3A)8spE0o6-Xoa2W8DhpN31YPV8t5(;WIG;Y%&PNi4jtx z0n;%8Y&HnQi4kVQAY>;-nN5M9o)~5}1j2k`oY@fwrikdwj6h&SywsCnxFb@L-~(}# zYO)7PZ5*u`2e54%lA6Z>h8vKj<2clG2efY-mKx*0^Nm7q;C#J696sGv*8}a&G70xP zQk9;6*PnF7Z-p}?HrJt@AtA_ow7CfBrXCs4cqg{V3hK_qRKk(@(`{wm!pu-eHcIaH z%<~Hbxa_O);7G9_WL`cFiRc6k@)c;iHm@EBy+V5LgMfgY=C<3sNYirLnA;!0`7PSNSTj%Jjt+gwLo4Eq3Kh56PnRawuiW07hfD?6Y?ltQ=&g_L( z)v`43uV@KA_iK!{6tAuimiTtIRn~3YiWJ@dZIznJ=FEDX=2V#;&auaBBb;FDsWq2` z**RY*WHMItu6I?>*DU#3{Yp{dRZ$Sk4-VM^9x%T`0(s9NuFP8wgi3vEq=+ThQe9Wx z1Ki?|-B*qSs=^@ng&h=DKR~MZ*vPU4OlIZw=c>`ja$Hj639y_;Af;ysP< ztjB?^;>Q42`{U3Rz!QZ#l=c^`{R+vD7 zx;|EdC3neQsd8r(RT`J;NG?z_!ibcaMQ!Z zc_rDh(@jhl=9OK`j5jh~xGnf%oRd*nI46;`mzx$0GTb2{AtG&&GQ%Y@B9n&OXoN;f zw?#+|me`BT8*aod!kpn;ZIL*{bq6BTirWql#_Q8XuZu*&i*qMcx-gk?+!jG%6om%s zw?&{D(uEQby^ZF%1w!QfrRIy(SBaDLn3g_PJ-}VK1Ic=ia*SgdO0QZt-eAkJ$zjc| z?3mBFIzP5tE3i>2VqMvEB~vmnxn>QfMf||M|DxowYpvP~)naj(Txy203e(ixPNMv)7;+*yM%TRd`7Ie^It6}t}seA?u0y)SoE+ zzVubZ5_IpcMwC{Vz)^!gD@-68g&!+O5*OjGl_;zrN(iLCRHCuUDzzxvUYDXq^88bc z%c`rSQK}5L1Z($S7k$F(al_F7h~JR|(E^0kVK+t&D9kB#`d2o}&ma-R`sV_2WxA#r zr4>=hP}k9_=8HzYFDFr!tgwJcyFZICP9I9R1ldZXl;E^tBM_DTfv{yAAaGenGF_Q1 zGTz`7I!gG8ejF&Jb{vKgUjvboi~?YUaeyQ3fefI>&WZXkrO5CJSl{iD$uROl(BvV74Z< zLTfNw6I-zXm@bJe;AV`M#1?d>=1XD=yi%qlw?&^1L>J8vlPFr8Ax2~(w#fP6B?uy; zh}&cYW=pq4ND!CMiwq%du@RXr+!kCzj1uEUOBpC`0wNeUTi11Q5fI0?=^~`YL^>G) ze5gi_);e$8;zbxaTl3vL<4TyYye{ev1IC#~T#!Krp}=8HkwgGzW9pQbeY9cN;?xRF`{LX{>hN zxwW+JH;EE!w7ouTM;aX`s~MJt!kJmbNW;TiXr$KgFg3)nTKM-OjfKKK1KTITz!Q@o z0>EZT003$PYGwfJ|IE9*_g=4U)175o-Q`)@X9>IYOPk%K$(C}&?MkU+w;=<<1VWRB zFyJu`48B1cr|cu>N80+|NeJyLK#ocRwHIiK%C7bj#46c|CHw5`nXFscFMA4YVHevA zYps?I%C2puYN1*+TbNr5dplN0?5y}LYab&DuRp+V+120E$M$;wY$jP@uk6{q-rGB? z172d_vGipRg|KIBeeHawZC~&GtZI@igRvGF_dSdg=X;0smrNJ_`xJXCnI+S;n_x32 zcsSV`+gZFb*sqDhs|f>nL)-eo1Jg$>%JQEk_XaqUUS?fxEsWMrG14wD@5a&*5x(** zNJ(^8zl42(QkySkcf*S=0L(H2!d8F!_Wj>-aq_f>h-Ga{w0q;;|J-K{&rXsVP0{xB z)pw3}buy_#Z(z{wO<(plOrH_)nE~3C?)uvRc6h6+sP%~-A7>>R%S2cB*J362l`R~b zcnT4Ql$pNJ1J4s!n(TXwOdKTgWRXZ|Yn^`Lud zxiq9WE;G0Kcr^sxhCJ7?i2K%fyKZi4(nQspBIeAPwUt1!s$+6wsAFp{(+jL3h9 z@K{t{$$C*-8Q!Latz3qAW`Oi%`i$M=+bTbB&tjcD=#v9^Gc$qc$^{4A!w*cMy< z@;#s3A05kxS8U{c)?oxVrxVmXFYVIyFUO`Bq47TTQR7)zcT*Pzg}bWV`+)b|9Vt9K zc7oLtm93q%hKw2OnlGuY%d4m-~^fR3@*#LgDy~?2G4;f`hPs6KkA$|{1q|dDmH@2+3g15NO z?A!G|r+J2W1cBJ;-u@dzK@ZF@FkPf`86nz|6ao}Sp0*)EEyWP1IHa_tDI_V5L~TKZ zEyX3G`Qy!<)RuXOEt=GpdB{zh)s|2QnjnDd=^RK9_a=Z`5~Z#Q0lFgPnjo<2QXmA8 zUe_f6kSTRdOzz=h0#nkR2<5vb0w^>tnmLL01YDS$69mXzrwQbi6X@-ZYO8g1m35Qu zL7?3=^>yAly4JF$UAyU8NKm^bw$C-~Y#5m{Wa{v;2#;=pA1zlL;57<d>>)zDc;+sdNJkNmdYPaz9sgk#;k3ifeWu-uZur^3Eh>UX#K?kBHmRh`Sfwtdz% zKUT1*hE)I*0#X9O6@Q6ogeih@C-|7I+#_zR!*K)S{|c+?74>-as}9zz>Rel4M)ddn z#jy7%+}r{zSlcAxXoJ9=_pqgrM+_*JH+4GAt^GQqaje6xFVE%au&HJSx)-b8L7ofH zxt#fZEU}OlmGoOzyAV`3K;Ppj8K)g~U8OgDE`8a@E$lD5+P)rsVfXLxY1k+GG*xB> z{T3rw9E+Ff`)77`$Gulbo*M9u*CJHVYCP>&7kta1=Gnga=*c<~7oHy*nTWrTwY9T{ zm*@~b(9`XNc%oqAs{*2|CaHpw=gpi5E2GS+1Aq>DOFW@|njLI>cu~g{Gm;o}>wYc3vL1_{`&6P1K-k zrYzB+jm%x_#iFvVvdgH99xc*Hk{Lkj)0;{QLiG6}HxZdkv`P)5doQ@aQDl&NFvkFT zaU~VBhyuEm01o72IFl?*nw(;&j^EUsCU|5+BY|d2tV`Y`s=7pElP?lhFo-*%*yS*o zbqr$Z-tLCVNzfVR;+HMHia^*l7)eCe6ZRHIblm8qY)NG#XhDr6nL)HJzDdGCN)sUm z3Go3CuND|kI*}xa^1asqRK}4uoF{o|<7(;CdXmQ=mDZ#M5=jgv zb;+BETG(w$|0j5!yngy&yd~;Tt zR%B!nR`cXG&B=?Q)Z&zlgu^W^ujc&tNS{0vp;IOW&`6RQQ0u{)oFD^pSkpQ}SwX*X zQpP7}PX^Q!Pg+n}P}+E&e1jptX9TB_9ON9cpm3eUN9pZ)E*4OUP+EkMxos4zE;ue{ zk%05)_=`+x?5JR3Lt4Z_iK!6D=6TRlLj&lFr<#_rrM0FU>o4goYiY3BeR67-vgxR( z4nis&s5?-QUF>jZmR(_!dOktw^Wt&A@C1upawHL%C1_r9S5$Fm(p~jnP}G{`RE`>P z5f0BOBPq&`B=@0JpA|_Q-BAS*7Yk5;yx`a4q^c2uc2O6knkGnWbX|Hca=A{RWj#eD zhj!={uH=?cXv({@OkwM4C!alDO7dez9B)wBJl&*`LP6}sI24F4k|D%GODV8@a6qwVHS_;No^cdogZD zS5!zsAk<@_3IZ4$Hzus9NPcM{GVCeoSt67=7rGN`G7^<9+8tONfHY06P*sZ|ABXk~ z$q%1V#f^>?G>$6sH&i51I6{qg7zSp6ulQRMDWa(XL0!&jogUeak<)w8)Mk363{lYRzh=zV` z$smaydOCkg|4nK?e`_xdtf^kXAdq393KT0J#l{uSD{d?~R`DV$q~(&SgW(dHCTkOl zdF(ZD#i3f{(lYjpP?+N@6J)-vs#7_7iQnQq^qwuH!;&scpHX%9CpehybbR5c9r|uNZ%`aR(vzD>A^OC zy47mFv}cdwZA+GTR(eJLwY}jBR(i%h1 z&n`O*eTgbsNY_0r%~=|U-1gL1CqUD22E?sohlQAN;N3`HHVLynTf(&EFOl?p1nKVf z|Jplxb(L>ywnXMs885YQ-F6c(-1xScM0|;@F|H%Oei~jq3Yn*C$XqxhV{>{bYJGrd zHx1aV6&xEL5ioxS{l#zNcy+^<+W>s8x#nI>%%INay3(q;LeNJ4vbyNLUo14yY2UY2 zOBuJfB1^%HZM$Nrc&o!Lzrs<+LNFMT;Mum#vGnnJrh?^t#6{b`l}TAwtW|WW0-Y)d z+h>W7jIVyJU%TmCMpy=BHTWZD5-div4Q4C}iI@iHDTL7IUl5Zw4s<;N-5V^vSF265 z-E@xo7aUuXIWpU7b)aYuws(y{hV8h4CbSHAm_PIiwe#p%SOpVA<-b&J5mSSPI$n(sFjhp34N5R<;w> zm#ko^Wkad@>tFq4uhg=&l>Mcz`?6o@c@y4VQ7xq?t$THswJSbvdBxGnLb}(LFkawQ zO*v29o$7)I`mV{!Lb||}${BIb=0ZSU(w-$<=s?A^WjY%q3zL#YDd_LfFUi2uI9~W= zjXjCG^4c5{ftv}Asqa_{XS96aO3zIGmce<~X?CCKY`<5mdJ4&Ybk!L|52deuxVSej zdwYV5cl5ZuF1T<>m$lb&4PEfu0#-F*G<)&$_wUswQzV7gSn9!@`e^HNGdHbORMhx+ zbq68g`TC117iv`RSSgnoRvW9+`;5iP@0Am~%kQpBQyYKqfF|Ped^!bro(7V6NQJLb zE+ec_Wrqt7`)^Y`jCB()B4d(I^l5+m8hp@jyKb&gJF81ec>2tdGiOJYxFg=!=l?$a z+j-2srpr}5a0nex<~5mKe{u&Y2j}_pXQBzMFdvvgLBeJbPf!?oe3#&_@xPI*ZBF!< zwny!Q(!BoXf688W7}ZX%lGrtVu%=)EEz%Gc|N>)JR)PqST1qYO(!LXjA?hyr{Alm z%RP5)PVY?ahL<1git4yrs>2Iwc_;bnT926ohPab^nI-ktqVeg>9>RI|%R}B!xrc%? zJ=~0P9`C&=<3^!x6i}b{hH7`o%*Iz5D8Rh z!UnIwcdU~PoEhKly&t(#%x!1r%>L;ks$Wk`_usRpR@8w|MIQBwP_s*_&L-DHJRHmK zy~m4>9g0QMcn*7$StEzs?A-HybAyz#DIh^(7nj~}KX>Q7y=r&ge0HH;$mgBx5L28P zhUHlL*~HRvMzWsE1eKvT;AeFlGbz7pl(x1b>0jDOE88-uW$P*YTP*rzC8=dIn5Z4; zWs4H`MQYi=oqqr#zHCDJ**GC;1EiNNPTc)hvIXz`OY`|<)*s7OpZ+Gv{L8za%LY4t zILLWFTm~QebFO|a?Dx$GZVyz4-$^#L?aL&p-OpuX{oJ?Y-$!4hPr#vle^Y)a-E8vv zXuQAKbSUp;ZQn-Y3(luQemBhf(a~JP|{Hl zVV!SkrhN}Wg|Ify{J#_F<^1$WX1pgJ8Bey7894J|ZmZvQiTSO6-lm6MP)?E=BDWtR zOFg`NPt3)_wJD8xbf!OOKJ&h^Z!2wM;YH`May*tKPOBWVW6X0d%4GMfkIF}3;gZs| z4tG6Yk_&XDng3;I_{Kypk;cbjFRxiiByuz}DSrDAY^o2wBi;FBzF*50U6)qd%;vK~ z_FXz+0%#2ljoxm+&ggLq)`m#X1tnvy4s}vx)X?C(afr}f4`T_i9*v8_^M8oZ)t+*RPQ2016zYA6{@-=Kd#Zc z{#2Nz!}0l}R~7NGnQ?Ha#LP$*ZF>6d$vDr~#jLMSDd`rMcK)LoP0q==j>@wvAr<@u zGs!;ie`ib}bml?G6n`#T++ddb*yuAzNHl&yjLY-6`vo&}?Uhw92ottn%eEKfk?!xj za;*D>_u>`WFMV<<701upoqA*#T4U6J?*iQI%6MQp?8E7iQnOp{v}se&@HKCeG#45-el>ahc<9 zmx;eJ=7`Q*{{3?qyayq{W=!d3P*reo=JK=sUbZbv*yk+X*r%*HWY$ao{#SU4e)pvL zo9b*B?e4l)$yfETqC2hA-{g;?z!p0*z@;6Pbq_*<%y^)=2K1fV8$nBMJi^R~Wakl4 zsy|(~y??SpM9Sdv%KOXp>CA|rPbh2cQ1-O#OaC?&_G?D>>eeP^1e+rH847=VCBQIh z=hW}kC+x+3Y$GY)qF&)mCU7YH)$r_kmXKGH~T&PFfcX2}ZA3<=k`0;q>#3l@%y3+mP4yv1J}rm|WClyK{!`)~@Mc5KGm&eMQ2&07J>3O2 zfnPq{&qb0MR<&C{4vBCfL_b_cvrHQXzE-8N%tD-Sbrto_R}t(>Kt~ z)BbOn_Mt^TXKP~X%TF-RhQwB87G2l99Kd!>>sPIAE02gr>U@Orr}Ka?7m&EvODwiBTEq(nOjif>8;nLuzxI+};L84Zl zxHKY#&mb48LR^TH>NDrWr4R`+xUPk89VMFra^2nn;Y>5$bY0v7ARz0SAh3B-LK6(T z0u_NmLK6wQpXjPyxm9`!9$JDGtDY2vp|c!!~=&{c1c|ENdbv#ydrI?Hc_@Iz}Nz zUsbJF>Zv=#ty@;t0a($}P7t7|&sazyU}miCsBq$#IG0dVADdSaSeF@P*UMfR@0_;mZf;j+&$rG9%UPf796ScJ})>Xuc5p zf`T9oWt54i0OHVuOqBu$3HEL#1x)LY*Sn7z(uo{kYd8@NFPZ-S)wE61Cw%whBfLaS zXw}s70YQT@ED4Yt>!tNXNAB_+8ZW~+Vc+=9i+gSjyP`b&re{2^Gei3+DzFg&^?ta_ zGoLf2Q7+ovGJ|C1a6p3F3w~;YqT&qzKer%4Z9MV02t>CH=shEV4{or;0?~>i;$H-a zr8tP(9ukk{xw8>fpN>E#Szn=CX#uu8ai4O$3X~AwkQT?47LZDm2;@i$;EEQIij+v? zN(*ph3y3c4h-B;wWG)NH0qan0w1Dz}q4vCSkaAlfKtMoR+7bbI0%^4+0s;Zj&=wYu zB#=>CEg&x=)2R@_xj8lziPtlH%CjZDc$1t1lJBH*5Gp%o0N{eR?{F>}2X;WXMM1sJ zlL9En*SVzx3IcU5l&FG)or{V9AW^H%T%tlG3?jMe!o?|MQ4oc5rBDenxUS9tD3Lco z+=@VIm>Kn3 z$YbFs71rIqytYrJ?C2;RXCVHRT^=pkY1WKwe7)%JE#WqdccTsnw(@$q+?sPVc}qeUV_j6)AqgCG)dQwMx)ovBE_4M; z=Sai6$7uiW=e`?!9>Kp_W(YJ(wo}!B_3QJLBcM2>TBV9(6p)AB zIfR%4^Vvu_u<534%y1vYg}WJtdw6JyRYChpj727U-yRdx{gKtis^vn%2D#aU6|3wji-!hhRz_Bnj(sW=v;89m*N$rH~`G0hl(kVxp}2n zd@hstqAsEwf*(D2=VK4e8fFUO{P_Q#YL7~4l(J0ukLt>#b#Fzxqk?Z?MFOmb7@}4^Qc)HA( z%;BqNGhz%Euhnw{!GJq;SI6SbFeX89(V1t+j@_*Wg*a8R)_D5+mN)06D<~Q@b)I^$PG#-im|I>tdpbwUlmQCBnFQXS^N}BL_ zQ0L-cbQ9cVpO0C4+t{A?bDI4_UI=x5)9x8iOav#20*I0s-^{lqG)9O*o7gHKGee*= ztKoJQ){siyej+~7x}%v8`XMr7*IxHigSS)>xpTum;@N{*S~7bfm)v0VbJYJ`gY5hn z+{WPmcbRJ?iM?+_+m^~-*`zGXAIZwCPhMWgig=j;MJ|N0OQal{*)fYBi?3&L`!-v zdj98R&!4hcfnk{uB6li1EphoT3~c8yhb5PU!`08 z2!t6>e3?AMFJleNd%1**rHTGui`!KVc3rfiRMtki6N#`&_vMQ^|GSzyFYoE9h+tKk zEr)=(i&mwwCL&>#mB$j`$W&L5Wpna)p-Ku8jP4+>Ku$!QyMimLB*7w}T|t%EN#x`y zD@d}tBD{f03K9(OB(FkAf<()^$tzTnkVtx0d1XpMBqH7wUfIq8q{@(pd{=yhl>{U* z-xXhJk~~DHyMinA6X+9>kcfX*e5I5mNCdzuzEUNLi9C1(R~kvgB2ZpIl?sXUNGMm3 zC4w@2iAo9*H}HPB3($xtSCBh_1*p5BQY%3s3SPQyjCQB&gG|y&gy-0fbIC-A^!(>; z0LUsmjC!^n2v4*NKyV0p)f_X>7%2(SN`d5_z9UN@+~q0 z1@?htQ|NIBdn2aNm^Y>PGJW*M?NvB_SNtly8KDZD!4Xyx90DGE{#X=_V$j|{edU=E z4K9=b4NdikLV7dAK`@hovQ}o*ZEGL53*ZnCZl!Gk}RW=Y2v2 z+jxYTCV!NpNo+G9;xZ9XFU9=--xf_3+&6<^A;%C^K^L%)Kc|}xqD;(^i2N`i6qqGd z`&*^U_;1d*XZ;x zQ4Stwdd^D_UJy!O$qdY2!C495KFRb_aHh)4bY3{XQLtSOp6$yvNtigGZKXL;&h&(s zLW9V4;_I+0P0nj482R)UDXBZ%h^5So78HL)%91wqsi*iO|EXu@Zx=qAhv)kPUAFb6 z2IiR|VJqNa*PG32*N%zIuB|4YWYx8;skh+frVcIfnIZfvR<05_!~P$HQ|FB84aQuizjOk{{6@EB*d&E-;AI#hS=@Ns=Su!x-o|z4+Sl6m*HFe#3 z+eO-0BtfYqinjdhTIFZiqP`A(aQOOd$zId74De{li&i_x{2DyS*|6h5H#4K17-97P zVyb-k#Z1}Z&q(3MR+>PROJ?OiRC&eFDW1hAxo1efbYmmrSu!~05&h-1iyEO$FM|lv za9+5plkqR-OIP3#1Q-nQGDG-TW|%K`MD=)wcIhJ!mIb1?ZDaM$8x(wQ9O>I|v~!7_ zl0RG~oUlL12A2L@KdDBU`CK^CZ6l@6@+Zrrq@9!6X!*}&li-H=&t)gMZ1bPXBc&UZ zer^CMw&5M+0EiF}0{{d7QbR>F000kFuPSAMNjf>H$5HOR_wJ{6b{hoFssIIn8zio# zMeVz}8Mp*aW-ft4@=gE$=KlahW(bI8;H=;PFcY`^XY1dso~6CS08;svu@$ia1r74c zH8X?7CYP=@(#E`2m%vzJcJs2vc6*oD)V8`4l*qO1__Q3^vN)POBUxCye3BYlS)6(j zwOu2=7H>wD#rtQC+;Gu@Hwg?(h8BWh05AgpGb30Km?K@sXIrp zHPI5cNMhY?WVXJ?HSrSHM6Wl2?S?gt5bRCqj;vEtp!0m`vL7V=g}7xVy=ujq-luM!<<}D?GRHi)Vf$-5IN_ zE>%wmg$Ic=L^yM9MV2@O$1-(UIDv4HYx71A+ae|TF?a7TUiCi4*DB}|jPc{wanuxD_T#gQImwR(rWpf&_x7tA z)9`|MU=H%{u(bmao-lEgTI=j+p-n-XF2! z5cB-{Zdj37y^qfbo5`(E>f*ITmJbMsEKiPIisxv=RQO|RmXe<^HEdPK=E`P? zIN#@HKMT%Ff_mMl6Yp)&(xGSC3;PEfWyqf}b3om6joxWzv(IhcB#Oox0(}9G$rgk@ z5Qs>hfsBWPGtw|2`fxH+2Nb0bAwzIbRr&}r9}WyjfraVA$XLQ$fO?C!1(}{OU7$_j zRB3pFq|YP}LZ4xTpgxXBn1Q5EAruLnPnZ^@&Lj+l(kBuOLWdKk2I*6YhM?&a2nRxk z6UGPWV~KO2^a%un(78fTdvptaOn!Tg!SB-y(tfWdtq{`PRtiJhvF)}O(Xg6st`As) z&gUb)On-eF)meMB>R0RJ|1GM?bYW@Rs6wpL0E|F$zpQS+uH4fclDn~4nIu`qmf~5% z2POus0dp<7_6J>~MebM;cB3xy;VZx~Y4#u!H?jcuZ93^k7e%N0F^P%%*ipr;uj1F0 zoi_%e#^kfEom|I<-k*{5u8OWp>FHNB)J(HLd?$wAz>FKl9LL3_iNUh#5Z$#A6xW)VdbO9!me*az%t0g4aZ(Q~ zW{fQ?VBDrf;qZR`|$Iv;KPY&bE5`J zSxXoI9SawyO%;q6R7<}-t};5>n2c67&cr4P(`aL1NsY0X zsVvPI&OUIwSJ=-9@$0P{=72&bhS~UYP~~rZ;XRv-}ymFf9#d zt<#m~UB3@pi~--OXjlr;7e@3RUutk=@n5OK>B@?UAm;$n$6LVle zXJ5v~x24I8jph$rUF%6Y=Ju0X0&1zQ(!BI|)gmm+AmM1dhI_AM#; z6{BFsDqFFWUrucc2q7r;JNOn?wzEq0r@siWvXi^Km}94d?Xk?_=Yq#;(Fi2>PJBs? zVGY8GAcLj%?R205v7ZyS-|Vr&a5rk*M8)5iB{IgFj2}zK)a<70|p_0Xo8v&Ets^aYhMvWaSXjH8x+d zPg(p!K$WxgVckKkoMyPqTGRA39FzZTPm}*!uY4^3#t@L;>}77>fzI|*ekp}~(6vsu z?(iW!6)f$9$D3dqd2%R^ZXA5i58Km7T}rVoA!CyvVMdYc+Y-~ptc((?Hkk~kfxkXg zX0Tzk6L~^TFl;gJw&X`vCT)J|WcbO}b)VoExn78Yj;q#lDFgX$h~)kd@qDLN9A4-^3Kq=mt*I2`{FZ8I-+D-dp&u>e~msH z(c_fckuGXZB%f#O~w+$SX6B8T>&-h_R&Rd-vJq|9n>6Imnn3Ay~ZZ*wc`4jHD>JJ2}Ww)Vuedv>HK*QoZoPdsQT1lzK^y(BsT&qjV4!hswI{PU7JZ@Yv>?ZCv9`52IohUF@z zVKm(qmWw(&3sG)@X3Nf6n4%Chs*BrY6>MAJiii=m%$hcCRrKc19n!FpwCl_=uMXL# ztG*zAfgHGP`6gbO0e_GAHkxgd^<~reHr@yA`|BgVPsUxO!@JIVqbpktZG(n~OYK(n z(-|JNIaZZ5|AWf;l*ET2xXH;-e&leDEO#fK?E^>qyO9IzaPdt=wzG?c?S1Y#U?<45 z$tVd^(6p#DFs9Ou8O)aDme1)NB43+#9lHbxByz(dZwd7_UeeB-lTTV+D6U4`;vcDj zTt?ip^?dVyyIg`Y!&5SktJSK8^dK*OJyQup$O=O{Y8y-R_lNuNr@*cKIOEyxcuwWA zcwP4GbE*6HHjjtP)@SONh5yOSv?>8&*6Yw^E0h*p=g|v;_Z)uVZ1p`JwPrMa?)O7`FBmfEjt>%H}$S5lM~I%Ftd($>T0;J=l)>a z9mdF~>DbR`*~j@`jY7?hq_)}o0ctQo|&&m8dhO+eTQAo8@`18-cvt$ zb0z?s9SQ^)rrD8l>Yk@4!4MEWozUCA5{+*CVQ!EATqn!#lk468+dT$8+0xJ#~`(=a4|_4Mk==lRp8*A73v&KhyO-SvlknU3TR z?ex3n#D6%6PQB2;pD+Kv*;TMU-TZl=UDG1aGNazk8wIF+bf6!8+FX?LhjEjl)WaLJ z-*oy`%r&-J1yNZ`d-{qokKfO ztglW#T{<;(x}1#7zsD`5u3)~D&zM`ryvnYHfTZyvATU)TqpW97ztbL7?eR|1amldO z^)&Va53}~I7n8`B%DzsXP?af5gu>Mj*MHgZSk^xqG3V@_t9a!9&pTI|-InkCY@nq| z<&B-IA-Q#*f2OY#bvFLwCtQi2^3|7-8Nu?~8&}b-I-YOneJ|EWOz52E%HtDQaw&gA z0urYoC?TU|8+$Ptlgx*CZ$0`KTjBYtg5bM@_-tUMuHK#+9)FLQ^>GOjd`Ltw7wby; z^wSvm9<6qscbdf-=D2nUhRMldf$^%Z!`F_~9FAQxCEZGJJ2yjWwBcZ=?+j$7&T4Ci z15)OLYX=qWUOFK1_179z-md8pkF2dv2;9R!?w;GrIgfqk`j*#lP2lp9h7E%5Uay=G zPrZ=zN>TCO3-qep?Ai;b*9dNlUO}X6Et>XGORrIV8?M}4rT*~}RjCY0&9WNr;Q;Sy zGaXRBJeiy-wH^)^KZ)f?xV;XEHCDJ@2gI6R*e)+>2;1xFbxX$er%o?BFSKfyCQGm| zfc(CxXOJP)^x=iQeG z`%@UWVdHc9&;9TEk2V>phCL7S!S3h9-Ry8Qe=*OB|=@9%Q440Q3I77$SH zodF$Tj5z<JgRjFPSo{@@r zOk?uK;3FG2#EO_6PbbT+Q z-%bC)%dRj$Vb9X4NAbtE^n>3p-Fxg4JfN)ggea@EH?I3v9pzM3iI3uDoH6w_-CI?L z*NmdJmlpNCU;o0(!+{TqablenD-GJ_`NbcdJ_$q4*-M{!y7j52d!L>Womm(3y5qA^K)n=-y_CM%i}p)U1eUQ^&BifYa%RhytDH#)ik)F(cb0wX@0l&mx<+;LUN<+X zG-(ggr1a>vkH4+G=i!-UV_)x#B+L-(o^Cu^YQlo-g{b9dB)?wz-t?!T75;sH72#rE zSoGAV{@ogFRbQgIbgVmZvG~=)fjR#Wtav)47hLI!d!X1#*^0XXuFM`N@;RRCKybL`(+YO-#D!&+W)(gFLy)PA{+FzC~sW$o|JRJb`Z0TV(FRs z@L~E}=ON4@)fcn88@*^A2LvgxMijxEXf^1#X#a1eV{qV0%SF?tYRFp4E=^Iy5V!2& z#)dE-?6>#4wEjJ|_lK89kBdgSh6Mr)L(<6oKlklpiIArr`>>S(^c$XCl~^bh2nj*w z;vR*Vqo3Ytgap5lsfV~qGAmzRY#5FS>rA|oa)iJ)@_qAU$r#&m)0T+f`Vg1vEqdd1 z`9g5rbP9gL#qP_nXGKdV1Qv>h-~f};4yeij%eyd(1EJm1hs82+sGsh&s1XkM(`Gc= zdjNoiH3!pGDRk(-W`Mft;SYZYRZ~w$*gX#LQ4Xx9p02Px4u?~6k*|Z5adjZj?|h<_ zdVLls;&{WO)gEiQB6{gb)Z|P7RlnD(k~;vYth_Y3l3wZLp=XtI!Zs*u6z_o7lQabJ zqPP_1fAQh8Zh7(vQ~L+JhL%>C^u%>++uE`zYMOi`E6u*?#;yl_7+h~)p1Xyt%)Z3| zR=>{HakmoBrEBk-W`W3048DOFH%mF{{3VK!P(NKDW^D?4U83prT6eNUtdpWxWoGI=rGnf=k z_yVH28VX3(enpwJ%%og=5)?|$5M9SJS0RMTo|@5#640<**lmTDW@TK2X)(89#WFF9 zyL9FlgflX*n4Uidn%9hG>&P1nfy?t4RZBUGKysgyz4Fvxs^^42Rr7GDDtR~{)tPn+ zO4#{cF5Q_|w_g{&fHw_%EdidjYV22E+pDZEUtz3DR?d^;I4ZThf(r77;3X-aUa|Xe zb5I(DgQ9vp*rS0W`)Xeq5~fmMgz|*8VqDwOhh?BcFz%HIwm6`OdN`;Ne+~$19$a4V zWPa$AiN)m&fixbAw3vg$DKHk-%8+tcrrDV|7dh?c#%!S3K1ddI%Zak{iqo8fz7U9T z<%?S!3^hJClPNpbCaJ=;6%vw3!po(KxJ9Dv-5IlmZp69&1RzM_*dB!sdhuwBckDXdwwZhN4|1LGfd9F6zHbf zEjSwT#N3Q9>%@{?E{tp>F%hGyiVzB}oh;JkYe(U%OF`!+1BF@&1cos)S|}Ak&;(OC zCkIr~4-)3l4hK~^UJghxy$4pDUW2P|ua@9p%8{J2xlxTnU-3|f$UPEk_*W>imwY(| zx)QYlNyifkK~qtb!7@1SJMl1J$S>`2Xh{->gH)vb@A%V_MCPF8Wb0{k9(xLl1y4Rs zYx+vNiNpaRASZduVxZWTAfqrR#w&?9w8trW5<^@`tnXds6T{}MZ2N{1V^~IWRE`Q_ zD1{M=TyRc^xfNzDa=>xkFlCVh4z4*N3tWXBi#2e# zW@9m!3_SUD!Er4@-0@w-{9jdeTC^=%_6K{#$jLC4SI^c+si605pGYH)H@-?>9wBCA z82GCu>=|P9gbo3Q!ptP7Cw3As6=5hqJ+R{vLldSG)C)U^7(HQgLAkJCiAzIFKRFe2 zHi+{#W#Tv(uVjObj1*?Cy-JhGq-s-{C|c)nF?h|=fOPsH$nV%K^fBr*LE@q-pILwX z2azJMxJZ+n5U0YfMCG0=WYvcEr-iYd@o$~Hc(*{ov!QD~dyHqi5L024onS9&60ZXi zVuNa^w7KMqNFdXdJ8d~iXZINTX0bF^hFBninUi!+9+}E^h81444~C&$cFz)_w04FO zUbIh!pJZBi-W$@HtsF$4sgQ3K3hOJ#C9?&kw&{4{Ca}_oBq|`<- zT8*m`QOqiOHO6j5BlaGF@_;z%((u^HLj3K}&}Un*Jd+eeqd}p}2~s5w2j|g_mMU>| zAPVD^oO_{_03A#adr+039cD%=lB&`JzEn$uO-S`L`VT|a@b@C!d>XQ55prpDgELI< zvUGM}s+6gSXhUGpD8LX=h9RO1fkdMMLq-{fh%y8bjR*`HWf&sL5JWU3Fu)y#m}Tf$ zc5z8k4HYezBzGzop`ls5r5r?~WnaW#GZO_3(JNw2xA ze1)07T-L)GADi8Ot0;@@QOV;5@6RSU@dB1W5t~CXE;OZh{;0$ZJ2!%37q`Tr&HrIp z6Fb19u56AVUl0&4o{+=hY%dAU=l{|R90@bCsX}^kik^b2@fpR;awxw2VD>}pWKVjTEiZkhArlJ zB7ZX~5EAo*fV1h(!q~E#Hpkc5XH4l^jmd4zt|MxAQuki0p5yA&H9zWL<7IFOL4WWO zewnk-c=PQ0{yUx6+WlF%{a%0b6W-|C!f8{00}zl@&OKz#<-jV{>u?q9b)iVQxF|(D zA#Zk{tV$S8!=CV2_dWYb8X5x3TGCK<5O|fq6J2R}xCr=ke6>Uu@-CySW>oAMiAE;a zCW$Iord`F-M#hTF=q^zUtNZNL{HOF3MD^WzoVqi4IDt+nr|>Sw=@;@kjKXo+g=i(5 zW32LfqMqC1T1qt7!%U<2i>$uqH82YH-!Eup8=BAhG@f0^#PDP}g=7dY1YSNQaJ>2Q zE1uTqu8qg`v0-enZ@Q<5;S6{0+ZPL6y$ceoWlsne7hO*0ca6ulxxJbY&pm1X@AFkc z$FY-Q{><&tjI6RM4Nyw)S5OM z3;ztQo5`RhKJ#Q^U>bbDAGYeifmB1B5Fq1uIIxC!IJm}{IYKVUqDEtDSfkFs*Azo5 z!^KgNrKmZpPc=ti1CS;hZ$qv#mCXcM8iDD+{5;;}jMBpW7Qod9eaVOrjK|MUE66LT zl6NK_13xLfk*={j!w8{bxfP`tMU-pvMVWJItxCbjJneK?AI_}&Ov?076PysL>1GbS zOf2*6u0~y|dHx?h9=fyMKgf?9{E6R)p6QkEJjf(Y2-b8D2Wv8igEF0&gT|NCe93)v zCo&Re%3o%ZV!zc@>`Y1rQ9{dwFli#5LF4DuG-@U-O$(|J0YWh6bf6d+Ic9#AV+516 zGzrvlIrqV#BzA^aVsK+s6BG3-`u-fakM!*OKDxwz#3$|l@6go7@I^ofDko*|uY)r9 zJu#+%lMJ{2`|OfJbiV$$a|FbuFPzogaH26e&hAG&n-Su5`+>VQo~RGMt`>L>uzkd9 zZRO=NjN5%0HhY)##7hk_x5cxXoQZjKFbPnQs-q!riB|Mg%7gO3p*CKNSgWSJ%{E6cX-OC088;VA#OAcW!?G{#0`G}S>6RO*}@ zklUpdh#XjIKZC3Jhfu2baFB?9ID-5R2P)-o_y>bIUI!DHUIU6wuR%qw*WS@c%fd%J zb3oX;WGCKasBpXS^EhaxiR1WxJB5=@2arj`z1E-|NQk5RL~!a}JKI6g^+I9_C-8kR6A$;aKT#{CuRJmkG7f=IJd;6utKM6Jl%IUS2r1?%g|1ovq`1nGS2#SbWz)TWb8D z>oyyWPfsI8iCs+h8?nUkw-l>H;h@?m2nGTGK*#_{X5g&O3aeNw)sin--{e|Q+OBQCKX9~3 z2}n+tNO&K>&I&gK2c(mQVh|+o(?7mG($})`XWKPwD_UhX?3OkzyJz2RYk&FA6{wH* z{v9BjyD?~R=`apEAfC_CS||PD{}+6&Thq2)_9Pl>O65xt@uUnK(b4`t{WtvK#HUuXh{k|{my6e-HkfaA{3Y@!jH-E-!va0fzJ`CbJXv#G# zx|iq}Jd#Rx}l&L}@tG@XC7^w^_@jI;sJaNNV2F$Ck^tGV2 z-_$1%UU8(5#53W}qkw>%Je;2(!4iY~0G~UNn--t3^lgFFvbF5Q+$X<(U!}Bfdw7$x z#ihL2H(VOLZ_KzpA%9U?B)Nt|%kxdkrjmEJmVTms_)c*(pNJc@raQlmh(}e&oLZZ4 zSMLUMb^LS}H?2E)?(L=D)@b+BQmtt*ZR_210xjMrer@GDFJ&#GuI|(VdU~20Ut;5Z z*Wy+1PY=>H`L*bhMe#v9^XUvI>E;YAWkr zJWUU|IsUo}6$bx?p7?v`pdBg=r#N#i$~BcAUSmF2A31j*wfT9!o1G>~Kq(-ptjiv` z8~){ru~83|M^?=+IH#@u>LRym{Q~Aqg@;$}k6wNGJnk!7a3+7EZeyjjEnV)F8b3-T zcfzApQ_A6ft2At;hEA(zn#=upujhHYM=O`TxPIIZ<&GeIQj{E36HyN$5UrX(GuIW% zJ%h#Pkmb#CC#w80cw`S>g?v~x1w$G+)q#Sa8*}c)9HXACY%)_g6Eks*dil}@# zW6zo|HF+E_ahiO**Y~bF7kR8se1{mYR5gW3=+QCyq)PdJmbLjxW0ff8H6r@e=H$KC z+GO(b*zM;Gd9!JESR}Cl|xsIyff*poN9(31oS_W+I6RyyvZwP43=pZqfc<-!k1D&DGbE^X3&b z6D~Y;O`9RAu4sf+Q_`6CsO_~mIDGBe{k2_7*R6z|QM>x$-6F^Rr=K#XBYto^N?xan z^oaibU(w6)NK(bA)20Aiv-~e*|2Q8|zs!J`Rd?sFne*=NYTo|dF}^VmoXXTG>U2%1 zu<)vV-tVWEFh1^!@Vwz{~_xx93D$-naVHhUMVEA+pbTBKjs^b(ctnq9lM zhS^>I_OrI|Md3Zhp}(g6OZjhPs!qIB1L?uHX&Sz&B;9Kfai+{ytY?K*Q}AR#yRN0G ziuL5W$0|28QQ9h@)vn8(yH4V7!)V&6+R(+rn$CLII^fN0_nO77`fe*YE)R0;Y>UpI z_q5@h==Cm*GA8J%waM7rdM8g|RusI*B|2Y9UUgud_a@8X;Q%T+>hGGKi}trBc^i$9 z>f~Qi=_T7NRYi(fHN2GlLg#Isd;CvFb*sL37gMI0Rj5w9*1WwK38lg^Qp@Kc@w5q= zI~w$DK3NTyGPIdwC9YlXMi0TSpEu^~*Y)!~D)XmlxBBP7+P$<5#xB)k|Nla~{NL`o z=CG&xTvv+Tcy!!9jXS6JufnXv5$;vri{hR002;K*=ABz2;dAq3r^Kjpb0n`{(an}W zt>s0j%`24Foxawho9?sV=guJglg7EUZ#(^pbB|IYrk}3bYrS}an;-K{J4&b1{dQX; z+5B?-(<9Z&2WtIX#Rp+y(8Ov={O?+uyX8N?kIp}Q^-~A^-+%pidvm(=d(=&$XiP8A z25PF(#D4nK$LYWA_dfcKYp32E#LLi?YlH0TG-BmKi>t}H6}Y$hxaZTqP514y-;q2& zH(9Q++g{tVu+jc-!aPlaz(042G3SPJdG)&VWEUn^)$A$$e&#{|!fUG1(4(V`)@9Dh zNOca(NFVg@SNE{FH_5O5`@ILO=hU?bOqxOruPL_2)sGtlHiFVMmFZukW6&N+1vp>Q z%Ppr%cGRtZs4Vgq`sl1|mBlt-BXNq(=;+cJn$#B9SUxhX(T(=Cf4$Wx4BUs15CQ`7 zJorrDhydIaiaZsbJ&|i4{iyLa&1|2nT}P41CNhyw*G0=UfYD*CReW@UXcsx}2kTrXonS>_wN%kqEhW0ExkMSY#-Xm~I$v>3q*|ieu&y4h zV1L#+QCTe$Mb*x$nm%fx=r-)~w-7$}6qoD0V;5YCJ4e>pzxKw(`cgFKPOT01I1Y?< z50b_d#jzAT-M%xp0=!gF=noDE3f$=_cnvWt*B4*E_3qL1X!E`+jUHuSzhrBC9{kcb z9K?O!M=xI_%MK2|8tX3i^Ze_TWbVO`*{6ZC-IDVM_goDfTV+3@;SoiLbRvHGK6v>n zykFm=FYUth^=+Kcz3Yp4t&+^%iC=4NZo96FoNYEihn*<3Ho;tUqO)W=khMI=|7&3y zRe7`Ktt-QAK~}BAyS@l^84g7dN@So{#xzVVa|@}k3tYm9Z++M2vHp?8w@uLgGD^ce zrbwPI^;JJ|Q?81`YLlY%+GoG^Z9h@mmDP7zx4P@b=nc5LZ$FU*N=3ejvXQdC zdTxV6hxg;Q{W{7ub+@h8efwSXD46(8^j4#ZI%>F?%;B~(Pl;Y?%8bT*F%%9524Mtl z2ndk`hFtYbnFeSH`mYOeZ@)gH8Tww2ri;#{o+)}d^sMNtrYbtCC2TmZXV~d^&qdF* zP|;xxO}bcNDH*FPMP{`xtLBM@qm%J+?mt{G#5T$`g(0)t7kymU_?(S>d>f2cy}EuS zip9zVDRFdPn_c8S zQ=S&oa7Uum+QUfPTXpL#dnjGCpvUO~{nn1J@}(Hi9&3HVRV3O)rt_y4Fj=tRsIL9C zH#UA4zbGG}9}4Hw@GGC}xjz2^V4XWw^$3Z+ScC$EK_SNZ#QR;$ga%0Z5EDZ1C+Gj! zRDNWLuV|9K*U+EnIo3DemwMUpm#FGRrL|VkVJ%X>SVlCjo^Lr%TfAE(^!4<2Ol3u3 zHBr%64Jo>-B}Eyv7ky`o^iji<1uuf2x)diV%C9*hS+m!_oW+yXxY$z9cSZ@Oh-9|T zeS0bD2qUi=bsja7H?9MpbvcN=zD9Yb%1*1z*|y)dGePim^!}O)-&;6wm`C>f%}93E~(LroC) zS4~!Rea`jO3?y(C11~D88H)~Ts{O@_eMQkVz|mpNYr0rzEg7q>MY`ddGqUO^q^7y) ztX2fL=&a^Z`z>+bS;j?YH5Yw`1NqmPD5cx^9^;)oDK$LmdO(^(aj->WwO>y+uMf&M?1JH56^V(8&_jd@CQO`I0vpDd1#v1?s2R)ULb!y@>n$zQ*!NkrRlQEhniel%6< z_bBi0Dc{!)k9H4{&mE;j6v$mOrZ{-}YV#{{A`*(PA|m=1Ub(M31v%n)-8_ya^cWn2 z?#Zy6Bq49n*L4s2kqEx9iM=d|=88tqLM?>Od(r=`cJgW#M4*d%lSjlwOlVz0aScyL zU)+T>83?6l0lBOVI-*A8y3NXko|@#sS^WV8fq3oM$7gzffqysl;T(3T>_WA7og89D*MrjfLIn9{i;F7EH+eHpP%vFfNG@SPhur@!s z6m1pJRyJwh0QzE*cg0@6*lLi30&(ZT$4~*thf?6YF-`coi8JgQk%=2^O8X?)AHexC z8MM?@TMAsID-Nr$ieqaIvioxxH5a)RYog^nB6P_x%fx*3?wM;(Ub$fEgQZrB)rkg?`=V^5hF)9o+HZr!1<8t5J6_`aiOp)) zKUNe0EU=>Kn$>8x-Rk}L_0uK}ILUOvLaU~=?04gLag{Ai3E5ZltdhZK+SSxG zd%tg$Em9F>GaIa|Xi}B3GpgG)%J{bDr%TXAX0(Xurcu73HSDd@?1|Ye;yNjy}v_`oPFVgV-^TNb?dwbTSuRBnqUbL{S?LZ9&AuZZ~* zUMBD17o9LlFG>p-2q$sz!uR8*+_Z`IlWM{Z-A^t8b$lJ?fq)BV)ow+8_qG1BFHTT| z=$dZsnNWPo9@Sqvti|5nZ{Bz871j>Pe|_b&Uza?qsztjs*wJC_Zn{|UEE%hvMP{`g zU3+cR|6bSa?NIvfP610x)doeKwHtJXO#-vryOdQ?SXvh#lWl6@XQDskpiEo0SgIFK zF%SaY>+j;6K>cmL?z@pg0VmidMg`2q;*QI0&iW+!lbW7Ljv@7(O`25UE)J_)i_dC| zXM2ax_-=anem&yumwe< z72P6PMZU;Z6pM__X|EG3!;&wO2NMo@-$?rU5jqQ3_~Vqa_f&M!LS;Db`-Ph15W6)qdElWjI(Ut0J+rE^RCl5&t5H$P|%@ zs4&L}&VT~1goVM2-_8qAc?`KGx~aRG0@AET6{NL|N=R%P)&2ShjvC|RW(=#; zpfJicMaitSi^bR~9x%!^RnwiB6t7WEg4U>_)W9wMdP&g{hNN`HW_jl~YDTauTWXTvAXql?+-c0R1&6&NK?sA?QGONP`7I;zz&|UUvW{1oc0k zz7AcgUUJW1icJNBR*O+DGJq*YHRiklqg$ltn+J|C86hn!c62`2m zIBaR!zZmrafoG0)obZIwk(_lWeGn)^k?;W5GmcepeP-G2qKb^OYE>E58Y(leHB@I` zYYo8YCh$Wwg~PDbbK>h2j~Hc|O6bl2`PZm{z-v?mY3LUEbBM^`P*8?pnB57`Gs2xW z!gSw^po@Yu=d5I2s>zk4%2P)n$WLu+!2((5n>vAB>>d2NQVlz@(Oi&C)Dlu}YLgE>T zVlq-QkCL5flSf5Z5xsJ>nETqF`eGtcm4>Z{ElMj;4kjdtOQ##saacM+5D*085LH3s~n z0?b-Q6&SXSN-TM+`o;{T8bPyE-k&6;1SAzVFNXI9REgD_GR&c#Sd zoQ#pxI65QyEVN7_$F7=$ip8r$DG|$ZSePN&^qtl@EE?5&+CvV$9+@7O;8z0i#P=No zzc|9(Q|Ar$I+30H8Pn4>M@jXktg1p&&M`Em(m|^QkUvL66?g)jE)g#{2zmOLd-y{R z6eI#*57&^KuVGJsOsc5@&1+N!TGpr$#II4a^=Z&S#v@g!C{9&T+C(!cR#ZD{Q|de+ zgsoAqsH5W@D&a6cb9#3Ghy3k9Vj6KQ5b{dRb0cz^KWL)9=BBB5(pD8I(NiFrRj5M7 z*MiPkyCo9CNYzLdBPxvT>PUlzoHC2{uIyEPi1-XzV!df*&56Qz7 zKb{qPp$eUmKvqpEVOpbQ!nQ{01bK}Ptkl{N$~A>Rv(&Z!Bc%XL6k$am#8YuRYZ2*D z1){Ctun_(j(EC8E{s(dfVCf;xqoI(XD^WoG?TCEl&zh01IY+8GJN6GPR-&gGx(Bh6 zz9)V&>y!pQ=&FdbYLyYz8mc3(HC9N+{KL49$7V94N*Vp&3fm6f$NtsKcn96*L$|syI*pfh?&6&>z(tJ%OUMh&!EjGlpna!rL%Y}N4l2r0ouMQIUUIxWYuHh<0)DcTw*U6D(E-U66#Ao+@8 zME;h^`_AfKXU+pWb%@;N&zgUhIS(wTkS7rYQd6dxRj5wJ*H_2Rcol?H6Nc5QR4hhR zz+sH3f^!-8!DR;4|@iirD<7JjKOWn}~m6k0_LoDuQ$;v$|>JSm>matF`p zfSdrYc>a;suZ0)}iG`AH!FV1LJ&*Tp4GdUG(;)0us>z9lMr+X2#3xv$^s@Er6KPiU$**O4FfKjRjAOj)={O1t)l{< zpZ}@7=d!N**!>|-j~%;H0oGZOcVdz3ic+8}m3>npqL)VZ4iufO+ChifXDo>TBI{xQ z$N>pW4;koEjDR}nI0K=Q{uL!*xlMConJSQHMnXC#sj$>Pu^qrvB9e?E(%1BbQxxYCWknp(Wpq-*(>Yg8)37x(=~eqM z0DuYt!1EEv6(CF)n@)W=ji;E;aZpJ-o1UViX)5owYr3As(t}SI5U^?;!@f`R?H{x7ZMi?Gd>nvA&4^ld-rT{`l1*p7L0P`9GpmS8!`#P2x zJ{kaIq>+~Q6xNlA(jpS*vOwA4Dc!#mIR(hpH~_@$^B`9~Z;}T?m!kv0fg+X8#NfCH z6DSP70W3g_@}^mykrA6!d|g9Do&bV1g%MgwM7_v6;TeO0PUi_S!~s7k9`p>sAip6D z9Br*S7X<=YH7bN_jg<)48mbZWHFQ8Vcg9nkB@wMrw#`jTI4Y9k(gx^QI=! zQLU*ZX0BZj$KEc=C}=3lioK$z0s&v_hy4?*$913SQReiF!>BC@Db z^bzH*>(ha>YEEK|41vm#)6ki6I;l@%J;oPiAdFPflCUS%x(||N06Y_AMO4w#fmg!^ zIyFuNvHJumQWJ*j!gT0xeMxsR#v~Ym``6igAxIBAOQNErY3pU=0|YA4X&{8vR6%An zDl+d}Py}8f7%%#VQU!g!*C!z%{? zpf%)Co-`LR(ukua4r&;)Y85f}8t0J&L_&mII*2%5{~mj>DVzXZDcCT@fyH1|Q;eC` zs2#JdQ9_1ZqZq4s{z?X9q>+}1zonN5vz92V#)HmMrIb##M(^Gc4=}I38#|FwO5A*@St7 zwgfRKf^l+Ktloup?{T50(6%kdK<~%?`ye_r05daSR|f#R0PFjW#nD3UU%AR7=Vd$3Msi2h7Mv|^~w74K0*K%O8?^SuXtnf)rC zeyU%;tX*%qt4!CH_iLL>`HWST7GIt3QMlKv?BcB4wU=$(e3gw?gx<@&k3`_cAF`@_ zi)^OX?ByM^vbM5c+fUEJN0vzzwkx)+zlCiOr1RY`EOxngcHbZ@8#p+bgE)iSB5-NJ z*c4WEzQbS*!;nTe;^-kA>PB;+XJ6&eoba` znX6gTuD0uDJ@g1gUr(B{bLzEKweQ+XcghHb&p`Hy1dM~m37K>PVt|0?oTG?V0^n2_ zz%h;Dh(0=rsyn019y|DS^KUX+m#4(`X>f+_3-3;8jn`wF7JJ?Ku1Nkm8JR*djQD4> zA?2`{6*o<@mCe5Fs_AY!>Xi+gwbUJ*`wu9`0=KTTXR@`wu_@or>^c)q1AXEXy5i~xTvEMNZso;n=8kOG(C-d@AP9?iO#tfXX zJF@JB%adg5F_VsKvUdXE5bt_^iDMZ%+kX@69hh)J?=fvb_<>$r=ewR5H)iIs5ZMCpBo?sqhZ#H}$oYB$*60*mI zt=C<8)&~rNCk9kwV|>{OnA^IN&RzdYik1L9RuY$oyLRRk<6IE>@&y!73>#xGEF=pk zD3a433$7{U6RzfVql`}w6(36ocoykg&u4E=g*S8ZGcc@SSNGM1|;)_Qw)Er}kVO>y_PNQJ*30m{H zQN1JY_)1-BE5i0M6prh%6sc=J#>N1kQ&d73LZmOnie+5mM~<|7=!d{3Ir7Rt*w#_uKQo+8o|K>DzP%N?1U&yW`cAkJ2ASuApwn1 zZU_>f2-6x2breB53eJH_t$r(jR+~l z;S>NA8#ol8#sl(3Ud%~`I6-OS9qt~5kz9|7aa@y)v0Rgp!CjN|Kd_>MMkRwxF786yHw z#}Z=ygtdA3D5jI#^e;Y6hV>X8tKupwH7wq3__$kjlFrqfyA?=*5yh4e8?}ad1nKk( zNANu=pEt*hjEpI-CJ1poHpp^KM#ytbRtR)Ww4588lr756RSV*5`1rJRMh4kqm{#`F zp%qKXJ-JZn9U5hiE}1e!q-$HclForLkGn$>9?j{GmCi@bXae*u1jJA!7$VBmgl&2G z=%td~9^*bL9ovcYMPV!y<9g4Roas#J7nHz(*j+t*ij6NWz)w<4#)Jkz)j@p3iZ)|oD7QTO_qjqCId6Ny9Hu^Nd#~_ zQHdd)r_H%(Hq9lNmpP*mM#1G1iRN;nW=BX9giT|@9M^x|=S(0{c=JZ_l3QRE6~*-F zgaS^$4tNvv$}mV|_L}P~u6K$#uE~s9uE`%}^LF#3L>pwt80qykfDSCtBzptLNhiV~ z(#df~a5sqHM+yWvPxTbVus$%2Fct^_GX(Gc@(D!qxzV#Dqz%G0v2l*;KYw$kC#erM zJqKn_2>psNA`+q;B*oxqtyvs)ADF+4go+}smT&9bbB=2=bCzqebeL;0{G{r;x3NQ5 z#Qmi?GoT(zu;(-dy84lp2zUCN#{ikGWC2LmGJ&IO+d%WXGG)(0*Y5p=ah7F>r$+{4 zB4`=tTrAwV%O@Aj>_!-urR$f&QXGY)h8w#L9@oRHbxu+sk?x>GKp1`Fp&6%N8f51q z1IQ&SQ!Npp$oTcRDQJi6Fso$GSzUXgDkCe+FWFb>GHdhGR>4|%2UXD38=XOijs7|i z0Gg2*F@IQOL(g!(N8dDdi*l^uJ>^_<9CNDnyV7I%(pC+q*2L$t#GHTjbtUX6j`x!=)3(HPu;6C@amz-$NOIf#^10- z%+*T9vJ3B1(`wm+ybp4?4$9%ri^gC$UM*4os3e%puJ z`LcW17Ws7Ec$lAmPvzG93*0#}1flphuQ?p`p%-;SPrEnkC%nqbM#J~${}`zXQf%;Z zuXy6wJ$C!;R?ps-_{-;{`S_#vp-rs#QKK~b$5Ow&`gtD~ym2p*+lM*)b~0t}QQ7Rz z>d;^!_t@_*ahFRJ+Ic`5A=@sMw|EO9~o>i;&R;5ukjbhVJTJk$G0A`eXWx{q45sh zdf8gD9~vGkxJvdw)k8?Qx7?mePD6(?nn&94AgXlE8}9f_c?J2gK; z=g9W^ulC_(tL9T=7@ha?iJi|)XS(xUB%1LC%u$kKo*RsTp5W%~VJ%)hYF-C7nRFBn zmrGvJYS_Es57{|!o!uvKOu%J&|>heRGWLm8)bA^QR^J(E;|@`dV|9 zcGA*@k(vt58c?C7|wyNj!#uc5F?`tjHXy-m{hdj6%KuH#EmOTw`GhObSa}{&CDWkg^)uAFN zE5L4*xla;?cp|<2dP7qCpYSg)9u3{0klpNI8SkO91AVmoVfi!7{7ukL5jN*Ipuf_3GKvR~cTbv&p1GXoi9fvd7`qyQ{RbsWy&esdsEZhBozd z+W^(8o7CEMDLcKJLN_+60FVOxN*C;lo{4}it}lr5^&$V&e!x|AjRNk`7&4b5ySu#5 zUaMnS@3FsaLpM7^toa(c4%S^=8cHl-J{@BN{Z}(+nx?gj>>brB_1T^T` zh7QiqsrB6_&^^!E23f>qN-ECKrJi*kx_a)DN4q;^gLgxn&}4;_qK90**WCV~yIH8f zQ5=dS$|2hixgOWDiI`FFfyDhiayw zrlErlJEUaqNIza^zR1pyk-Z?Dy;8PwUDONHT;+?S9ScaoQntGO9ckwD-b*nOmakJn*skkGt@w&Y_~Jx>3eG z1Vgv;9n|s*<&hhh_8#-wG;+N&9;$SQ%eb+tx`m3h1&2Pzq4!CXa`iy1kc8s#};Ip_tj<8r{?9;e5bju1`?fRpR zjA8d!y2R}f6eZfqS z0}Yvj2hqH!|C>5cn68Z6X)l7fZd3n47B#f6@#2y7Y@fPv^D-;^&m{f zPAhmgbB=rbiu2FH&dl0^I#-+(!7PK%^N0WP<=v%s-?+aHtXcZ&PU-1)O9NioP78B{ z*ozNE0qRi0{qt0n{qR!J7R`l~v9!u7BSN+Z%69Ly^zDGJ zKHfZ{c#%>YS z2u~VQD|d$VZ}#ZVeIn!b<`x6w;a&J1T&{m#x)Y8;u#(x!$fI}N!$t#nkq7i?d(7T1 zAHNz*JRRoToTq|dkGX2}50=vp=LSS z19#MM(qZRXAGt4ls?Z4?!H@xhlZ-MnQAC$>X&hAroYarh>>(O2j6B>p$TF4F{ZAHJ zs6Ab>UeeAPNoS`vH#RA{Eo z`$rC!P0H-l=S4-*&Y4MPCl)t5z(_kMn=d*y{AR7#e+;e{;AW&~HLvZlek>&ZBiUTu zIXiMc+2OiN0jnHZ9r?}ruiQDxXKlXdRCVlji^<;jpNh_C^t^wwK&(2)_ z%8q@@e=z5!c&)yo-rdjqR*Id|U;d^>Q~VyxAFa#jpY{F~Z5yV^*$c1-)ImLoJWpT1 zpFI_caA29_>DF`g7B-)Y>iOFW>z>>p_e|hE2PT76=nw4OZSCE5n@-tH>0Gj6?%P;4 z(kPqXre(#jy&B`caon)iY}%QqmYHgn_`J4h?Apwy+7Pa}UOMsHLuEdt+LZiIlAqm8 z)8a3{p_PlW-f@86kFR=rzTRK6weQolT0X6rb=bX{WL2Zihe==u%{sU4TVM7w-g^2o z{=S*uv#%-R`Dx1o@BDYQhFv2T_J;aHYsA|1zin{QhkmvHTGGw;8|PSS5xGy{y>Fjy zfmb1A&rJu@x(gv{?)ax^jm7rfqmy{huiCS!&C1uLkNTH)eACTtuf0F~>8i%57|;ED z*RV9|#fX4Q|M5v@)37t?ZcUuqLmYr(wc_1Xe_Fqhk0NRB(c1IWj^TaNUiL0!T`x9_ znAYaf*;iRxhVw;@kA?d_B7LC!6P@>pX#N>q@Nifu@WwoA`q-Y1fa9FDuxp;c9ZBukX+F_n)pjV!xV4%n6w*7h$Xh-L~IHzckInm#tT^&-hD7 z2lLb@w^#rASuK9<_(Q%5ceMO}?qU`40m^2sZ~Z%zJn$^}w;X`yIz(g*DfF%5(4EXk{y9xna@&aeJSXBE7c0l?_u+zw@j2!0Xw3O0$;RfJZ;- zV26iwT!7B8m_`E~g01j={>g{I+yZMQz_&h|fYLhxCkoDYqc(91Sy)lpX?2$GWg%f_ zLV!5DZri}|nI;L=0=>nig1EkA=dZfMR`yUfV!?IS!9O#xq^WGl{A_+@`CAZcrWZeC zvpFtochalOD#LM*nAliAy^l$h$^a0hLE$vvh(Q2QAF1DmyC0`Ll4bBI{%`nG&^k2H zV5AE~?l`FBK`{^!K$4tb3gkG-T03ss$=>KAl5GgXRDw_p1*ROuCNU!(Yd184;e>UE z1eQs@W3z$bZ$m)Dq(&IS1do7mLNE{`P=aIb>xRF+{_|?99jeC;?+||9|2ck0J`i6W z6LesIJ^G{GY=)cp!z$^Ef&S>7zDTZ{2kiY-mrOVicI^e=j{c55D0cYSYO=p<67#Ym zw^atIYybS%-)XlwPgI`*60_ifXPhn*baGhS_bj<8Tn>9 z*!-KUZJ*AdGJ8oclOcAKCVZ3AY)0DH|R>|r=; z2PZ>2Klg35Yh_l|v45Z8qQHV>xyMo3$!%{1MmorDc{}#mchAe0`4U6t*|X z;oUQx-0RK$HcNlfpbIM?u-nNZdeMA2jCH`?Bd{_eqWLq?$JF|;G?OR%~o{q#iat)2ZJfH|(m zf-$biw7r{y(b>uPp(X1vHjZ*lwySIVRxih9d+-F2+GC41;iqg`Nvy0G=z2c3TPMyM zy3c@^{f5E z^@A8Vmi9+wCJR5h4%ax~P4Z3TpUFp)O^Xg&F@`arppbwuErYyb7>qdYLf|im<789# zBk(RWq5tXdoE|^-?#u=oQQz3Q3}S5q9uXBWghIrzVYr7H$PkPuh83m|Fa!&KaWhGw zRp8CKS~xV{@87#x*RFDRr0xhJw8y=5+Lpw*w4erbrDc;pvqo{HASv*Ggk4(%2AEw0 zI-x^KInL-?q$WX4^_cV8IPij(LVnJA*4ctZiZlo$!q8Pnml}z8m@q8GjzDuePqydO z{(6(PJN-$yQ5`&q5#_mwsfYnkhXIlbjIv!OrQ#rgx;6PR*FCiB#`>?=c-H&kdc6@+ zV~IN2$l}^>U9(D<0fLW8Op7K_K@kBQ1H3K@!}uZ@U{V!Hrw9!o$K__S`am-Gcac~? z+VwE?%_nl$`D{5_<_H-DJcFMG`X(L&TvVpje2ER3Jon_)x+Oi=4OCC%x-sE0L{CwYRPM zv|t8wrDzd7ql}e6t{5uP5Fm#!Jac?P7?&78y*|1enqlWhw#e&427P<@DZ5fQUY2sX z(!%gy$Et509cTu+!&7aTH+)VBS7n@K{!QtX2j_fX8Kech&Cob zc0J;@QX5S+M062ph_hVd0WrH|8B+s5u*40H)Y#8d9qJpoM(B;GSV7wLh}%hxHJKUF zcBFF78hT=AU^F5sCr}8q1`z=4CC?SBKcG^=a|iEmLeG z8s!O-1VpIZh{2Fo8e>FG=mw~=R-TlaXM@Eb*1^kr8%@v%SgHCuQ>pS!>#^go?<`vC zyJdnhC($58tB8;YBUovPA{stO1}(!OCm5v$2_fXiIp6ulnzo%bnW4TZ9_%z4vD11C zX6z+tgtMryBnuod!m&ht$P+OgU2x98WT;M9UFkb3zIM zeI$mkNobfqg=-8;&wor7f3o#!p}KoCNV|-^y$q#tW4ZCSpu}|ac?MKeLBcW;7@E1E z3{nE640%BzLe}LB;S8$O@+zb)Qm{qgpejN z@-d^jDvDJ~gp4+v$JJ7@_iDsdvNFo`fvq~lahg%)ASR886bleh0jC(orNlF;0zjmg z2prMZ)!0->~2)($qb4k+7Uw85Q62}3V8cf+W?h$`NSfS_PkGEOiQ5e19= z)tR0!^iBGewN%g&tSmxn8eT5vLoe)FxTU(ZW?GL<}LWFf9=kVioX)A&Ex}B7i+9EMvrJ zUTqF8-m_?0R@_yFk8G8y?=fg-M#uw+KQeh>L6BmxzqSOd>kdZ2B0t~dmH9!Ly!x64{#R4pKw&Fdm9Fx^OjHYOVmQ=fS6bEVQM#jrM z*2HU8Lu;~3vz2O?2_!~^;1VQ67AfHgA0_J$)2J?0CWYfzYyCZ(rrqX@XlP|t65i7k z?4;#-rHMkBCHRVqX1uN<&ilF>;0R1mt|TD{k%(G(KXda{CU{M#T0))~-m6XUvq326 zqNHIc3jsNGl>o9tHN?sYW(=`}391IBja+XXsaaOm8f~2Aao!TDYJ}q?tu|qA%C0{mTy+yhTrXhB2dx(*Sxa;U8bufk zcn!u7;8~-NP+nEiw#fOA?e2OcLnE?2@cYP5kx%znw=>UxEl=5mJd^^9bwI}$iy|;} z6cRFy?UoyX5bfnb&uG4=H#zUQT$^Y{vKa@ri-v8G+SB%Ur3DcsL=dk>ijPN#=THEk zQsDv7cNOv%#`&qty&6G(itX1 zLi}`jL>4&FB6o>^ONme#G_y*_O>0Ew20wNrl29 z;+Qt|E9EN3%y^@cpo<7pvh1Y%P3VFqmR{A~%NbAwd3D{$z6-F?YKMkl90Yd@+ zh(-Yhu_*HZ-cZjXIyfQHqdilT{6ZjdGxhDAnQ(}42&OvV3d=rE9*XB@6W5AU7W{>E z8HAl5B1y}}q}Knd(Lo8FbTpX;655)Oh#@3HP6kBe|1qilLQ;Vhlv{`Tv6PnUie{*C#;h8m^dAz5sE&%@L;xTN5Ez&QFh`~4W4}fln|m2e z)=sUxKY|W+)G3YAdkle5DgD=E6=mMmjC2AJ(#b1CyQMSN*HvokA39UMaH)tsV*_Q^ z2oSExfMCZ~m&j5q1XV&|a|p2j5fwp1*9?}BjuMs#-o2_6A4H8fA*f950Rkqm@O(#s zidiK95kU!I6G9NAj|<~s78LOE(kC4_wocQ0Zpd#7ia+$-L4-8hMo_L8F{Mc15)yj~ zXNAK!=?6J6k^I#jZy?=sRbw^QYzPF%21%p#SjLmcKPn|$l&4t0L13T2Bd&%!bD)jY zV^x+=0?mmb#!!R;Q08=!C4lRIDS*-<1+qAm*Em`|R@H*EUIrz#S^S%A1s=3(26Ux? zpf?0WKaNBHB?Rvh*ATA>1301>7drj*rv~Z;tLLhkpymusb?IIvYXd{V4=Ih{W{-yMBe>;Qv2upkB^EQ=*TR-)R3Y z)vtg3L%<`1>oMxIuRb4mR&3bdT;RIw{LLW{brPSQ z*JJG1*4%jPD|{Lpx7IlJK786h;LIa(n}bXB&-wpnH}AOg2cV-R_^%q@$hUI0_wLNP z`0ln<#=Uv#+_^UIru`%H?c}XtfBbwo9E6INyVaflEawI&eVm$qh`;L`B5;(D^P|yM zd4sds-Lvy$_~+lI+sgYpzLk#T%@x8;c;6d)AO6{vyOz10D(lIC?rIsho4Nn}_SU!G zt;!qx+io2qTS4zTr!*jc>W#51JuBGZ`DPOsK za+1#4#{3_qh`CzH(RNF^zO4}XFhuqyj#Dq?(Y6@6+VELt#dy($&vT=@uTl@ zvpf4Lt$csQyp#X?xP;4rC;D{oYP~r~oi2AB5v`Jg-cMVv@oCq(s;!>}jZR{vV2#!1 zE!E7yxy|}pTa{1i>f(iyR@l=1%`33*?^tCl|L^zC!I}5p#lO0(_T3}VfwlaQo8MuD z9I$?rIg}l}-D<7Ad9GZ`=YZCvaIB{WL-V;?R@Qpo{B`|XyL0Ewp0D%uzW(lm>uK4y z4ZOtv*xqij`O+K}7?*jN74j)!*)FQp#BMFgP1sti<-U}c-a2zuWXkt$I~m8#xo`I4 zd-(1vcWyJkx-*-%@ZNc@-c4m@``gx6|HG|Xmz%$v!t}ND`OD3w)1@it?zH*xdiQr3 zznNv3oYsR7-psUezck~&ME*z{Cw~r>uD8N^bC6#<#zk2x0za3+FXY#^ zvn)RN!Ja?ET_<+)N%x<$_0G3U`^43r9H=XlOIV-8`@-wH_&5=r?+*OBO5RP|^Q849 zF1z{5`$eIZH}1YQXgxwaRCut3&m1}m0=cD91dvmu2_bz-LAS-mWorkB|0H*`R!fmh znFEF1jy@Zt&^ytG!PvdCeFjz?`F(=k{Xgq6K4%1%o#YEfaGU1 zoXp8JXb5D^%ejLmu%r5MPW2M!v;X<|hG3z_Z0!>Bsyu z%e>&lf9B6J5x5?_(v+}pj14ZAG73{-rj(D9MlV4s+UN1>;pE**+#7IVkLJuOU)fgCbm)j$(2!*MABp za?WRoWFJO5=QffUZCu#ZN{G zS1bP}cd}hdF$%d?=$+_e^Xks;IrMe(*?@@Njy|8scYa@@vtNqH6jM)bF|C26#GLeb zl%meZa|UM-6p5bjITO=}ipDBa8CXNiN}o(AV7~ux_X!utj2Fj$ixWS_C&yeIWeEd`{UlHni=`Mb7Z3V(BJ$Mic!sH z!^y);{keWf2!1lvx+LzYWb4@yrK4 z8$|Vn7W0{lruMEI_S@SJINq+uzx7Y7E8(h<0pD`vC_>LCvxu6LQ@(TmkujWO}Stp4t7s^xhptLKe;r;S}I4dpRoV8E3q=OrJTtoSvCNX+}&{w}1;C zJ->~ZIx^qnCH8WkObt1*_?;e>D+ByK#P9I%c^T*TDSm*5&&)f&T=51xK9leKzQxnP z*#0xUfm#39gD12z=SUZef2KPyJO__wrWbH}2Ro-c7mIbKK5&WI>9gs@44k$PWMbm- z&GZL`G23}QdU1;TjXBL-eXEv2+4{{?pXSev?A{4eeYT0+}H9T3Bl(y3@Z#*0J z7v=9`a6Hw_?ddTYIrsK7G~-LthLanb`g4@1WBg|d%+0{?%(O~-Wtye^GF8(2^VQ}2 zd4>J=`&v4&oi{wgjZCDeuedAp(~9ZG>ohS<aX>taH z6_tekyCHVm9?0X$G`S1H#Y?aM93r0=$$Wz&?=vWwlW_Sy#*$(B$tf$hlXsEyi(ARf z<+rVTYq!JB17vQJzUp7&iUkc~%ggwhQ!Gvry-n-Jp(7r(+NB4hcP|?v5|omYEH@`5 zH%28eC?}9^CM9d`9`|8?itl2|$r*v#2<6)}Mz}gm>Gva3Uap&5G6tG6ctpP=I@5OY z_x~?Hm%GpOljUt+wfC357d*2s8;I%eZJDukq2a4|HtjjtxgDWjt9WhOUV9sM#YL6C z{&iDU=kdH1_UfC+G#1TS<(vGv)b|qi&eWGXkh{l@Nw4e%b$)3&tDjZo55^hrWAzVd z^;$x~Wvrz?6Wx{8l7l?WSLrlhQ}cx7U6I{P+F)eD5mvL zA|Su;WTw%5l6pv_qN>rD>_cz7<62Y|9a9J|(z&5BMO6YaOYnl^OvE{38DlRr$`O;H z@j|p86w&8VNMNS@@mUeV7!#=PJ;lFiXQl#u`nz{#Sk7a_wkdij#cIoE#R$q+N^j5~ z7N!cNl(CoL2YSU)%2>5>bo;ut=Gs*-r;MRU3H@q8RgkBQp;V*kww-WK1^+tJ8F+V$ zLesR~B0?Es5A{=j+ERCCF$2Aht&>9X6Cnl}Mp!FObDVVp272I$b8`ROq~m6OZeHvA zwtnQH)DM4bZ~#B#Eh6vS?K0t9eZ3rv#N!hhx=gn;o_VgakGQ)=tzSv0>>}Qy%Z&72 znmNRV5qF~=5QXnY?^~rTu>V^8+Ac`-I(J+31f@&Ubk3jr7){4HYvrbi8jjvwvDZkC zraD`ik8^A5rfJ%v;ZV%u+(6oLY0}oD^4>Fj=FEDEGriI_nW}A5G+bPzO>c-YAKFja zGhYbu%c2qeOl3KoNHT}>`96n|Gn$$2c`TpBhkl3m`t9#?{?PsQjK4t}O>k{~%(R!Y z^_Ok_5vvtJrY`Cy*<&bz47dEmAb%%0a3qGNP8xBHC4?v^Kye6)`>;%&i0%YMG+8)M z93)!M9hSO$rKvAh%`eH#b0&{SnVitlME_KNqu8@({gvdA(iV!NQo^8nMR2AV=*F6=YR8%?Xh`Fjr zr=s{F6Z47~A`OXg5o)7Bi_-;}qlkMndd9)l7!%^KLgo`euoxZL^Ea4*e#Y9%A^A*y zs?9GMndwgZ<9q#uKQlnzk;WJksPDblziDTt0)6_scV<-1U}yhGz-O?0iC}?{Eyna$ z3(av{aB-a_>h~gqimIoe^14+8Llurr;$l=44^_E2NQk1UX{fpW003hdV2Z{%I+l!V zV#LUXSmG}^akM2cKllvfildZ3j;g7maa}DCu6DKDCT@`_hTALbZ?Tw&W|5WcYxqvQ zOIg1Cm!5HLxTYH42Vn*!Mx;-Zh|-5RK>umapZu!9u?8TfP;x|SH0j3o!I;LUs5EpM z9oMDN+F-jM5B_2omPU6xv)|%aWGqDyp`C;!25^f8GCLTLQAA{CVp(l~+z+F#1F?Q+ zed9f<_lk zH`Efsq1Ia2_#Qy*If~?T(G~Xy*X(sD+VD(LXHlCAZeuIlrCP4=tzH^E#oW?D|;e_k~&1Cy%JS zg;{UWgfvGAYOk{qOVrocft@|rMt5q>3$iE^BbRoNL~iecG`H#D$XMa2qj z^*kc0R29xv#4Qpd%q>-nTTz-k3dJj`7HKT@Gcd3iF!ssDs{nOFB&%!{3y|4_6(Epo zL<}L>Y!wZV-$c~_K(doIh-5P`>==;Zg2WVOB!)c`7?MnoNcPdN2${(SNDOQ!#E_YT zsLJ#-%?N{vKu_b02vivjc8nEzK?E_Q&5VJHqaltlij6RWn9(N4LB-18Wq+_hzi&B@ z2CAh5pi**>$W4i$O^U#j7ptyqmEE)12^iZ*NllX$dQV89_%s-*yTK7Zt9j*)phBpW^sk{|idh9xsOAk; z-#OwA*c(U=HDQ z<7OlWhv_&fyp^3%0rYu_o{DhhA*JlB?ks-LfCIo2I=>jL}hY--14v2 z&LR#1kPxfu?+L_hLY8tmNE46S4CWt!vhXDhL*6?(9L3)mK~-^y`F4 zeT`I6H~fPLZLc_x8YIwk#3_jU#6(^W!tHu2k@9sF0^ur>NmXKhh+35AY|TwpJ$aojnoI)T5Wu}Kt0o;et`=1|mn zLt&izFsehLjABqIrPv2dB~_36l}a5jm()G)Q7V!O4gC};&>*Xr8Q6i4ibi>n6hbK} zp++1ETFY#Rc9qqp*%0q4dJh$(m29PVLFPn4!qwR-@G7ebU_dfv>}VO~ zms%;EYPE45y4hWYsbwNAE<`LC!mB!kR)xqA)g++z&%TWR4X<7;SEBBdZB#Uur9d34 z8kCxmK287nh(;Rf2jmMS2_TkA5<*OsOF+G|8ltEvh^%iK6)zw$3ECy@_V{Tqhmr#o zmQ1WTLmQ*!>*%xrT@-TlkZJN7L+p@*wFI%KdV4-y!rn;^4bchc$w}fHNePY75$U@{ zMHygx)Y>&V-^1O#G*Ce8u-pV~q5a3#fN7W4#bzdB|4 ziiH*%fQh8)F~M4bRRn_TUf8U(QdOH^0znG4OseP)C`|(GC=CK-1zBZ|WUVL`Sxkxr z7Zbn~Qh|_QF2NNcf@g`tOmTGw2_{0%nBwXT4@?%Ddtn+V3=K=5u^?hXIq$MR0Mqd_ zVOpIAN=qgOO<3f(8nd_J)M{cXyJH)6w@N;8>^_lp<;1;|%<$^faUf_Eo1m^dS`G(d z1|?3UOq0G*Erf$HgOV#!r%7qOG+3?p1}xs}_P0jKv;YmrD>^=e9_>TCt7g{#034^} z2*V1o4MIpV0isH#h!kWRM6peSKfU?)^N}2kUzLyhWF4RoO>%?kd~Md{a1N)C0-L5% zmw{eA(t(@<7B2cB04ki6>5)nZj7}hWCnb6)5=35=gznk#kmOc!exQVr-=ta6Fs78! za1OJOfh5gYG$J%m>gzw7OhAG@4#=-c*7-S}Yd#!+h?RsB#YEa5i27tLH5QwD&M*Zb zRbOikA!ZIDs=mWEv6woD+4hN;mx``e5H&0^ z$3iF8Fs-VJ#`Q*Oh()JZ1)s4DstRgMEa*sOq^jk{cN!z(R2AEpTr;u!Y5fVGD`{$rdUSF{xXqj3if8Hm+vLC>BU@ zRk4go*wSJ_u!YBh)-nvjCKQ7(2?c?S>=`ksOr#NHvS;zEQM3dyvggL6XsHoovggL6 zF=?=u7&C_IHg>l_Oo$U?p#|iC%>F=v;%Q*Wod$+X$`P2=*{vP1NtP+%B(o-PyY0!a z8**&7II7%!vYhYH@YvPN9qRpf_1^mMDhE)=N)Aa4lNQNOq>z0Y!u7p~A)|B7^|SS0 zsE{Znw{U~CWp@2wu#hMvBsEQ%>^%TP;?qLJ_zlW1G7gpr03m0{{g8LPJJ0004hZ)0jc?CtU5$IQIX~*(xz}3p)!iMUDum!N>aNk~BfBLDyZQvfA00B3h*wDm*lI6fRzT#Hc{ zpX-1-+7KSSX6a=M$&yOW`)?$9=e#YYl)lI1``;%2+D={VPuq6WC27*|R^8TE>)Gt& zi7eWIYgq5s?uT|=*SZ9V*0oq!weN1zm0Rp=X^VW$Ig73H`0Tb5qyPA}ySjFp-S+37 zR(#vih&Rg)Y)x#Me3fuReOnZoFTRO@Y&p%{2+j<-Fr%1jA_Oa&A4v~IAZye4cG}vN zi_A2IMF@5_1vceA2NSi1aSh=C%1*M*(8_kXD2aSfp;VxjDm=?n9#kw9tYr!hGM5L} zI)xqUikCk*c32Ovu%ET2e2}o|f-JaG&_q2U?sO}a2|*j{{goqHiBvo?Phq?3J)$gf zylXSzU-vm7+mz_8b&X89cO7a(v#(i^9k6uQsz%-FLuOqC8qs^KBTMD8Jt2ZsXvLd9 zGS+9ZJGX!t$dDT$*LnopftK3{ zx7Njl2h(!TP?=mLgn;&KxGH4{rZ8i%a>{1kx&Plf2Ue-zHHF@c&sfpjycM6hqPzAh zgJXBSS42~K$vicM`i^AKn*`+kzw0qM0YmZ?Fj7OYb$B=DL5T_sPhkUb)2s^~Bf9Lm zf~JV>TiuG0-DO=7c74clE_jOQl=FP;l#R9oDGYb4nVd+#!eqvpWPK`Etrb%k>sUY7 z^Uj7TO#>ff>0tPQ_g{l2ZR1a;*>|@v?bh0oXW~2LE-h@TwqAt*2yKe@?o!lv1FGTeY#UWD@1^9w0HKz?p)$uv1_IJM3eb>h9% zt*y##eb3?MleKGKv-Y-X_LJYXW(RZHZx$yWW)*5vQA?TD67QwTYMQND&G?J*G>W;n zX=jpIMM8$HUBk(}^@hoOp4)ZSxx}0Mcz3t0Hl2}QPv{Lk(eDWetuDFmN>9SwVM zi`wZrmNolWT3GC9NTmGKoGr%wy*7zYLIZH@X3z=&w_P0#3X|k~vYco)@({fp!(V*( zIfwV8`B!{!*!B`+uWr-w*50dQx%_MMl`+Hd@8a1lbe>-F?rdGV&E|>u9q~Bx%w;6V z5IOx37c&h#tMSI3(fC-;Eq`1fclQa#6IWe&q;$UR8SUmx^tm-D5m5AbPbkI(f7UQv ze)uEk2jcAYJ^qTEX8q`WP)1Ghz5C=DTIGgLG6H)+HJvVI*^e}s>4fOc%m#GDPbYrg zkx7Q9!ep8gh_uY;L%8t)YGd=vO?+x|9$a7(nA(L0l{GQaF?2Es=MOjkTMO>hBk~I2 zM{ne&#ep!9V!-@8zV~?FBngZ#ar@G}3t%v%`;5H-E9rG$7;1e+MP4fRO2EQY=`;F9 zX~`b`0;0xppAk1kIoDw>^BH}k6N3>3IG?&Vh(!zu7=k7GFE3v7T4P8wwo|>)_#$YK zo)C)0>Yn-h{&=iGrMu2pCTCqs)U{eEd}*+IGOJ{ik*Za;Zu>@`025+&{0x7i-n0N|-%{TF<>dI^^IGB;qBo2sw5g=j>1%vtnM0N zIKo)pM=Ar>cpt1ts{|st@wgQ%8zayGi8np77Ju)K&=2kc-yKJJ2bIix=! zq~4(`mOR^Y$HaZ2rT&~|vYwvGRHG_qLPF9QExT@@TI7z&ozkb&Z4(tny_H0=EY}Lf ztm;`7b5r9@pfBf64Djf2U{2q3d#hL&-fKm8XrMw<4duV7P z0I79cVX}`J2j)OqJ%<0|jmq}nQlvkjjFwSg4iy+(qPrd{7@eZD9x51}qOBY%F}g%i zIaFdah>B;ZiqRrk$)OaZMf8(HC`O8CYKAhA|Aa4kZ0L16ogqu{8!D4xQWa@iKJ^?| z+hf7A-ytp`6y z8$)Gb7)WP)2C0pYAT{ybzml^j7@6chx#oO!6=a1}C)CQC)6Nvv_vmk^#`t1cC+fOP zE|KztoA{{etlaaQP&huFgr%r;MF_1vBhTDMl*2VA(tFG*LzV3TX=BXHO?+u{9$;V- zS=xmMr#_Vr!joun#}I@6PXxWXXWpsqy!49%=Kc{slKbonegqdjx3Bnz-`x*y$>a6~ zJOVF#Z{PF}j^qLRJ|6EEhqrg*e|@^8<7W6F)tdtLZa;5HhquDB_60oxe_XO1QPiEL zHc>0vGY!*{z!GotQsi0ZVMqZVW%Pt8 z2Yi+B2tyF~DkBl5An;YjBaA}etBgmOhrn1Fk1!H}vN9iGECTR++7^#68j%d8cmzVJ ze(+FgAG|0P4_=gt2QQ`O!3!z*@IuOdyik%KFO=j53#H=03$6dbp%puLp;a|_Z7Rp4 zg?#y$8C7kKfGF{!yB#8;SH_Q{Rdv%RtHic=Ri#=13sl3{ZGQg9Z~o4T5wraZKbS>OwBn4 zAB!!nj`#K%5R`q2a7>`wbUwQJtE}clAw8=(5#P-1L*R-Dma#mzxhBAtCOnqGJjnYq zPbV3UIp$$BBOi0cstUZ9NO>B)qt#MX9`YKUqrp;D9`G8Sqpea^9O*T>MmMFZIml`> zjUr1`XLzU4HJU9|$-zvcYSdb)lf#ro)#$WTY6g6i|Adr!gk~!Hnop$@n}SYb-@2>4 zrY5^Eo_L&RPDcq3l?nCmsy&rC^=&!x-l}Q{!1@2%;X?!ZF`)|v- zGsMTK&8LOP{X}}hTWIPU&OtEhA@~xjlbfN ztt;F)GbRkiGSJ*6JeRqjQWIa>U=N7BM?1-okOzhG%F1TaBt+eZ11Gpma?~v@ zLcW=iTV1)!uG& z3pPblmED&iU(w}bp7kr+X@<4M#+ENF!$4-MA>B?EJfP>up?|1_J)`lgo?8AIK+rIb z>Rf)aDvt&)oF|s0v@ejo4@3lGzhha}Nasa3pH_hmJezoiA&P9jVQpH1IZmhza!sZA z)ws@8+F#w|oJyOk+nw{ec`P7x=8qv~_@oj(f&M9aOi!%0^hv-FWYvu(rs07>y3w4f zi`yaqfL9fW7@iL%>4PG==fu2(p>kUc1vL~IN=!aloi`mLT2-W_hQl&aWSvrbx^?ko zoCR*Z`HG9bNcLI+a%6e1g z0So~hMxNF|#yR1!26&*jPS)BUOp+4_YZ_ttfRgdy0y9jv{1(xMpn@yNx+)3hgS5J^ z#Ctv%qz9LE&xvsegXNhLNx)=YS$rk0hNHeBsnRG z-exIb6X}&sS&{if`RuFosPhvOtJCI*o9d`#ugFG_N`#Pb?SQ)dgaxsv{@18g?WkTZ z#=Vs-Lb`DHz_|Lj_B1|?ao3AB&s%!zvJrx+@NV=RV8Un&C8Je@r2)f3iGu_o>Pm#G z7g2{ZOdHjXBn+k1Giw_-#!3qqf|a}$2FMFRn3x=3I62I4Fqpw$a)aUIFvG#@8BvL# z5{AgZOhhKxRU#jB6C{RRr}n|qF4$6XY3rt`EK(}j(z$h&jUrsd5nWTi>U`{-VFaCw zX`A>{?QxH~2}eWdh1|c+=h>wYT-wCT0`LIK&hQ}1((ph{{|_eL45IUcw<5i-ih8=D z0TTin4m_XKO zNm;;dTBl+GLr4}7IYGm=kw~}#rXtB0O0s9yRbPpUA!x;{sSOWJC0KK*+qAZqrJ_+U zr#pZ(DPdcar6TX6CcgwA#bN$r=vGx`hc*=m0kxnV9s>P0lwtA8RY052`6g1I4@fb5 zK+E~!QPmLa%;UeTvdT^sfI~on7geverj` zraIwA^JxJJqd>kXWMF7oF+>=~>XK4;02i3T9pIE`4;6LK2a8Jj1AJQDyLYdm%KYFjQ}n-)DDfRCcmbtR z1ww$~I3>QVX&+?BIjuG41LHc?dLK;5Iixkt2j+DN%Toj|4NoPsDiJW8VYDg*FK~v? zsusM$8A7XA@Cs)Ot+c^P*bA*;!77|DwEI2E2Ua2QpyTD1{yD|cZB!PDxvZ?$!~ri- zVrj(7!g_B-SzFarc>lfmz|JsL&&^0&J}XUj^>m>WtBMd(3mLf?cm$;qjX+wYyr4`UYWiJWd7gsC$B;QLuAmb!;CX97-DOK zdP87f1_F~a7?=dX5G0s}z+fYCKILPJAqHjO!lm#HhNfg`*SbO#S5zTobybvD$5koD zEW=2bYOv(L!NxEg&2-gjqN{{a+OT3F$Q2ZUh7sY;PM9(iKZ|PzBzA@mN-PZzsHjz? zqEKaNcq=Q(1JQ5?mngEp9w|H?WZD{q2PQ3Y56$NTqD#XEMXiScrK#b0P@yAyV6*pq zjC1brj@KzK7;*3}4a98Jzh6H6KT>8S90;x`a=`Q{Ji}zRE`hd6;n0bXeh>>7AIxU# zmQc^-hPA!V)j-TBPQxKzf*nvAwx9ybArr<52|lPWcnip77#H1XXHc)ix*PYLj;EW} zE@9=kQr#i>?(Z@oUjO#^IGq|;O2S^<-CW8D3)fxR#dutqn0Gp32CFxw!OP|C;=?QP zL)vD}`{F6H##9J&i@&V6`d{zg^19vE?Wstqls*xyz#Mkd-{vv@`X)#TIBRRkHLh&6 zcs#}KZj!LAlwZo=3v`hj`+rC!Sf8}tKGm@M>g!%ERpWNEb4J7nt3BJ^T$f@VcQ3g9 zrsh0$?V)h4lpJn+;J0*a+f3=tK(Q9$(yqsoUdB{?sXkHmf8R+}-X%Ec-lbD~?!^mv zR|l+OU9|RgGN$a`&?=0mvL*?-&c4mO<+#7?cU5!v7UvK z4#u$T3muxDs*7MPOXFT~!yi1S{XbLi_x3R_pO48smHEbf!5)^81naJY>3R3%){ggZ za$DL<&85GSb&IP$Qf=m^O~$N0e+f>T-~WmI!JCWjMn^K+(n>2!{lq+cxc$dY4YSIG zQ?1Q&zA6O?+ZIN962B(BeGhiZvqyiDVG@5A3g&0?;MzLjxl}_|;;wV?ziL{x`ApsE zH_V&Y3%^~SBa9iVWEz|~$!dw)M#8t}Hf{y)agxUMlmDg8DEJ|A#Qz0uKiotcm%RIb zVJFuMo-EL8N+rIxPI}Y02K-nu(U!t?*4*87B>t-WBg70qP9#5N&hMR_?dzYe(vLer z$IP+I>XQV0(?|uE%Y%JjNiN=Res9cQ<9X(8b|lX+XUp>L+aEj90T=&e1-|a}p$a?_ zXVue;E&2B-@kd&1r2GC)u0-@~S`(-*cpmecm<;F<4;R?|__*@^?DuQ_N_)ik|MO$g zzF@l0H?H7=`|G~i*W+OrLT$~X@k#B>rvK1yXC|^;3w>J|AaOYQ_UTVUTBftk(3qd; zIlItxJZ~wnOx|MI&%Ii2gvD1kyqpc)2Z(d3{`>LHxsIvZ}_qWc(sUQR%3Qxpo73*Jf@ zS+09P+Xx;&-pj(70dYlZagKmJSczX5Be%}tcumQ7*n{Fa2Z+-X_Y zRtzIYDp6MIyPoVz*txiJfs%AZicp!qvacbP%&9GwTn=|Jw=tsk!2;2w)3t2C@qdBF z=8jyY5i8U(3LI5ba-F$z>wv7|GAF(q?mK`8FV1(vdxyjiOjnHwoF>AT9!+;J$2N5>eShwAi~)u}v_wV#svJA^3Cxq4k@(WH1Zy`KN7 z-;n-N?qvdd!(>0|o?Jr$JSHJz_d~q}9d>8eTky_d`_v-OFja(X`NX+%(byHWWe7pt zz)9BEDZLwte5>T`EvD`Fx!M(kJ2LFX;!+wqsy0&lI=miBvt-pTrN1$o4}z<%99Tw% z2j>Rk`PMvSSV5M(2rkGUXvsUBNV#wIxa64bv=VA$Dy(PCYT|N9cjR3A{ouAbR~)Dl zDIx@C{RX%GUU}HbxG#g*4G@s&@`cES2l(%+nA4f`CrQ-%d}*Ed!As2RO44nmUAUZX z?M8a%W;6aWO@DXY5=r{x3{INP!lX}xf>4T!5LVwAR~pa%Qo5}F+=f#h5lf#Jk^+sO z>R*JJu=v!Ee8a;?=KlXn@#+Oc{9mcpEM8O1+jo~|S+J>vvsTbK1ZGKxxs^u@d1nZG z_4a}eK}dWqc^|s+$-V5$J~bqMt**qC|h6vL%ZM$aA*lFlUx0zS)S0Rd@KP5BHaT~$Z1pRfJ861IF(}R zFqTmJpPf*bJ*Y&$iiaV5xT*PCW+@M*^I!^oU;B40(;@^=_m{hTE^_Z@aJb&l70^7G zD5@c@pP2ElmoJ~nAJJh2ZwN~CX;Sg}(_$qOYES+D)B-Ib>XjhqFhi#%DlDo-2ug3} zC;2cLws2jQL*`oH0g$O%cphkZ&10>I&a3NcPiBbQ`nzzcIv9eNaqqsm{)ayBVV3hk zK=U}exb2ze(iHfP5UV}Ic{VI}5CqicG^&3+sLs)AnKR|DYcTm%5IqF79#>_B2e2v% z4`dY_9`-++&zkA6L4EEA##GKXnRRFEaXo*-RX1s{1kGvZ`ogwwuH9O~-bAAGLKy8| zbmiY~3X`2;*M6zU&MjTRWI_&U7`%GUEAtq6MnS_H&wr>0bDc)BTuUZ@Pj^aIc9t7z z(s9d4Y4pq-UE-$rtuLZ1Y+v!k%EykAw25VU54s9ed%$5CwbdAoeh@*1DLRBl$C6cO z`L7W=%_6`009#9}VcFKn*j&DFUm8ZBZ%kQzPR*}bd7N&z8q{P~g~8RsY70;RbnMcW2?574J%v1 zCYAE!PnoW;t612r>@zXhuH9J~{V<~mdkYZOhL)Y8SiSJkePx!3L&Tv9;1=4(0)Gt9~V+Jf{LVZj=_aL3<>%%*pFv5>^9|=hps6Ttfb_z5 z^7$6`J>hbVYJUy<t_wzqC&Nk@*7Dx?i0g0Y)0F@XetfPfGUjf5`mG9SH;hJS}&)APBt4*oj`^Bjg zyXv&d`|@+^ueWg53GcL~lHR6$>uH_2?2UaO!Xg3^H?~Kr9D9mzAvmN6*U?C{5tNce zcikWcOElPb>Z(w?srR&QQltj*_MB;AE01*Da@*SQyFrj5!WP^|Ei0u4?jq_F-$Xnh zZA{fJ7Zto@H`OyXHPPX#KC7y%ajJ@{$@F^=9%8;B0TBWE8)f67icZl_PEk=iW}?CE ztyH>Yw3ftFfJ8)wM}~TWh6RRiso+VnU?M`YH+J?V{O^edvuuA_p&>|NG2v*c^`xln zq_3XYGvw-T_Rrsv?b4dkI{VTZZ7gOe02jCfQ8kRrBZOf~l!#@D7LaeNvi&}-u@Omd zh$1|zQ>8Dv+cFm<7e@?HfF+T;fuG zqws+*l`N}MRo5$>x&N1GBZ!c~h`)e}>vRo@G^rWRDBJMkMYVh>1 z!utFud&h7%W@BNxW2m6o`x;M%{VWca)7DT}HY$qsCJm|$_6T;FNn`Q<8oM|Psk<%y z%6jNR@G&on_P;s#aYH+!KRo%Ec~{H1Pj=6{8}PQS=%S0gD0&vvFjyMyh49ptJVVT>rMGcE z@ev&xc99{%WqsD63s12t1Jq?TRQ1yQ1@CUne6qk10bna4IJbA-&k=n@6Ij&OP;;e# zBud2MhZ}wH*myDq~s{!F2vw**tMhBkCxPkl?Pam zMSqi`D`L3qy)Z2Qc68Uc$wJw^lyz|}1XPywFZKTh4J*7cgqYW1L@Y>W$5eNF``0x3 z?S@-(Yj884R`z-1MLd+JA?&_==cYA{e%~H`n34YN6^8%hs%Q4*f$!A${|)-g2THa` z=8!p!kXh?39I5WK_gd|1areue=+#tiD~7fKpZjO0J$}P0nA?Ka{%qlXuGNRaRM$Yn zyS{K_=|uB;?5}V~JSLpCu+U1GB5UGO3Fw)vGh0Bx%qZ;Ynus1v5D$bQR1Gp6hJ0GA zOU72~!r+u0MSNswS28P5c=<#~Si;lV;_DMC7Ty2QzMYJW7sD6stA46JGDsFqJG6Ji zJ(FRGnUOXb5o#w$&+twxxeJuN6TfCA7}kdbfPd@)BycAif>t?Z<%$R zjo*HJyIs>2B^XI3B|%+IQ$4yeJMVa{(?GhGD@u*MdF22=a>1es!Cc}*>cK5^8 z1iBJt6y*fc!J2HTqK4L~mO{*P3W*^m`s|VSG%@d?fS%MF{!3t13ak=_D|R@<{uj1h zKl{WS!xw7r>>iR6#73@)fh+3E>f|;T)0092@Z4uaQ#o`Z;{8AF6sABxV*7nif7{v& z5AvH|;~4mYE*!C)4|Ml)R5R38)ITm5rTcsJ!&?QEd=OMz#x#-K&|QV(TUPKHIy$B9 zyvnDSXX0`NA|fF9BbcnY3#$%C93JFm2xZ?1lq;rrauycEu2o>j1pDBN+S(Z4gr;gd-xK`CEs#Rpp%D z*A@%gfs^4b@E5c*f+hSSVi8)onxGHq{RaJ#a_fnlq3V$t&?0sav`Q|8-!0cND5S&H zsaB*vK@X5Wg8MYy^ak^y^R~BHrPT-`q((ACIXkiT#NvLqnSzNwc0eR!CvN(NL#MH# zjhbk?#Jrv&_J*IXMw%lrFQ*a+M<|TpOA`NXO;zHdomo60;-om^nR+O7Su_DI^3f5q z3OXK$h$)Wy3}>O^K?tehh|7=_!n^|_eMH1ZaqP8OA8CRatbe-hH?H_O3x?zSe$XS< zV_;(#5q}4y!nN6lCZVO*;bYbjp`Q`6rujG3Q}z_hdeL|s5%xJaTgFb8_gQvcj*;sB zc%2Clw8dU{5eWYnRiEB?k%xGBFGa-R;HGwy_~-*rOkE8YVI|tO3oNV{d%fHu9)|Op z7lntrZsOQDFJ@t3YXJ@s5yJ3l${Ruv&F~SYlZ5n~IwK;S8PU%?9u-X-u$_R8;_HVs z@?(t+<{MnG_Kl~)0Mo>i%k21?g--nDtr%bj?$j(&jOc!XzZFM;{|MP#HQG@2z#40s z_;~$C;?EX_f$MUF8XnQc2XL_te9+2u)#F3C>{lH)RIunZPgm25N#*p)VpeIN!4Y}s z5!pxusK@&_0#~tLe7mxd10BmaYREO|)7&ZcuXA>|VWp+s;bTwQrsW0+vgOD)(qFO# zT{S%l!m9?wsy@XpJM{>%u&hcmhARMCfeKjCgi+KB6SPEK)h<>o*=mi}NL|n@UFp?m zuC8$}o)Rq)h0l5>4?Hde)t;`k?H#H}wy(F4UvIl<^P5Aaix;TvD@cYfvdHfEr)94JV^s+#3!nq4p4;sqa= z)h2Cvet&kKMbM&G&#~PE^2=|c0QW7EsgRGq9$82(`o8mPR$~cq1;zkmkq#zZ8?PK4hmpn7(1Ela+0f9c43b#@yhl_Mg;??lW_k1r_s?vHtb_^*b0;s-&@eJB`OD=01CC$_K# zExycd&CsN1P@5-Tah5E+h{ErJ%F0Fgr^bkgAyXv3D>jzj(-6f~f4+|()@QN=9yv}g z7~&t|dRDT6wkh4~hlZq%+O<6_ABc(XywbwA!iJraDds;7Nx_*zr?q1@l-gK!i-*3~ z7NV-YAm3j2uQBmB-wEybL{bp}!om>~I5EqI#w;&d&fFXzvv6qZdkI2n;;2el4z+KS zaYQs~>`q8W$6PELT4TA;9_8hWhnqtpmJTh&n}_z}Jw*ctY#v_mw2GSRmFje1uhdgN z*?zX1WmhmeYJZ0x;Md{0>9cMm1bC@N>_8@4y^6Q>>7;|d>hgrDa~Rsf@}Z4r^rxsZ zsVjPy=;!ihXvgoDP%mS)v@h1Cmq+=_wY_D44QT5nCstUkO*;3UN{rL-Q&V^4|7!4- z1$yd$ow2=CT50J~c6^*IF5}83{)YgD+WVCxoMm3Eo-3S|DF=fYO6;7(Od&+XDqfxh; z&ps%Q&Cs3-L382ZbO`UEqw33}KKhLRUo4l+>bGpt+1%aJc30G2ENDec;#*6B^*Qu$ zdrN*C_i5t-a@T*OLeniSQfq&BRkl(~zG+P?Kt?TVi)z(KbK6zh%9q9j^_PFW|=A8Ju6W+ns zGs1e%5^KQ*O*uVJnL`)bc@wcN6{9Qj zT??%Uhb)etaGh6*`~RIVPU5`MmIJ?PVi*At@$iX&M7N!n4B}hUEke5@N;e|QtP_$G zPn^e%8c$8jlyCB9g6jkxF}xWYvcL>Bd~D(1I`a_=+?5&729o6hV7E zMJD$VVY638q-pnfC{n+FIm5vD)UFOc>J?ZaH*j`dG!fbJ8({2EegBv7>O+4&IR=!K zYwal--Pyp-^ywDp=F_rJ^bL@??ursSZxuF@n2(K6Jf97NJ71RXKM>f z&in061C7{5@n!}9=eu85D9(!YcecFzx=$nu$T%{YkPP>MZz|XwNTyg;9=nAy+aNE& z><$9ntsjZ^nv2LS$QK9%wYpn$Qvgq>su#Kz@+*a+*vu`EFSZzcJ@Q4#1KI|UE_6iV zV6OBgHUggdRRhBB{C;E*_Is^IJ~t9@D<4hjs-v6gMOfpn@Apn?oqpt9TN%$g(1O}7 zF9&zAesD3IlQ$kX<_iR(-bEw3okHU+QWvEZl(VdVsyjtoM*NFQNby33j3_+sF$is} zH)A9(s!+xZEy;MOkzdy`J-^V*LQj4(DdmTye+imInCBH3;aswnMEa?zt{ddHYWj?& zi)GzaXehlBBbSxUn|lt{%RGieWoOhsu)s?sac(SFY@bNGjKYYzjDPKHhF0Mxe7#E| z7x(gY>D~mJ_v51DrGh#oFB<0OQm#96{`CGmtO8{2%^2Baw4d=q6B<{v0iZKT$Pb0T z!A^0O2K&ZD&)M>dTVtN2Es*EF=XYMUOrJhThnTOy$3>2x@fpdoPoLVU^=c;w{P0^} z{e;i-i2AeI36~DOj)L7|)SIlWzi=TgqTKhyiz5DPhni-o>o`gfyN_c!u(0f3kVqPM z5ytc{`7jJWy$6+Oa+Y$a!S902a5hwHUVugNW7ldDXa0aOlbtY4<1fO?9&t+Y>|d71 zzR#|6?N_>T6|*wZ9o3sSHiD{45{Li}jsljkz=Y+HhICG5jI*_1KD^h;vDMIi{xWz?TUnC|>eCtu zj427;?5y##@TUq2R>cjFL%@<1PVECY@ zhG~s(TLi34t7sFGHcLIM8dx%n+5C|M)>3o6 zOv(%4dPXfn4Xpw+y}wDlaRv?SHhW?4dwjkI{pNz+96NfZZo1N2Pif4}kcA#4X{fnT$$yIpux~6ll&|xg=IPVd?wv`z z=FgzAU(NFgi$qAQ8W#N(v1SPW$|ijTGCJdu}{MlpvHd27zESqaHV ztVYN6m)|8&6M5w#qXcJWUMS}f!!JkB%w`H0GS!qSG}QW`bM98OED>2~&}4HbLSo_e z-*%qxkFkV$P2Bv)HCLW}xKn2U!@d)8_U`R|0etk|i0SwM;l-elO-lbw=~tB0|N1l> zN3)sVd_%@Az^z_+5j!6o$OCbA#pG-BG^va+H04RvdZ^MJZiox_X21dWkHooRUd^B} z@L`)R=)hB`tk}O(VN?|{&UdDwn>^M3)?yI|AHw2IC>#;vUXXzg#UX_hTl#9!fm@BUxOLO@ZvC3;)BFaa_8X#FZN1p41}73& z$Q%JDUNO0B%%Xa}khMa*2uZ4Q0$9`=nULr&6+`c+`X4OSf{Yc8}pTvvXSM|&E{eNAUt`$W&?nfDY zj1_Lme+<53tBn5gU$QzWf|mJ;Td$MAYtis#O4M4k{^`elw6c(IdmsAx!M~?!Q3hO+ zOZGn{OECtjl_SDkcaM*`01zvXn?L* zR_+Wqy2@h{Zf|2Vey#B{=(az~J05aOomZn%Isqq(y1*0@b5b*doi=9c8GSnAfb61` zx|SG@?Pc)a1kQ)*i0NbxhB=3V)4iy5uBl`ct~LyMI!yMUl&dydGYbJy$v9ipKCqd2YUXWR`S4h7Oi3dx}X+zFSntp7KY^vIGMv zLJ?587!fZcWY+(txQhe|4kAJXF)n+fGDSGvsZbsd=shz3RE1S`RGMwo$;jWjzLD%E z6JAZpKi}2AsBK*UPz+~yMt(&Gu!x8r&s@uqsL%*1&k5fnGpEdAX8oMaQ|e@_^vYi( zvk^yElQOq@buW(2#yum!;*fHTh*(0EowD!Of9APga!m1RNdg3kBelo~4DUpH5@4_s zP0X=QV7U|1USyl`=Ok83S)(5@y1;1#CJ_-%9=z-KbG=3yJ(G~ad!Bhkza!5@CW{D&2u!y`19R*toZncusl4}C_(bNe z5EgjUJT=tKg0w!76lOs|6^v7h3e+ub7<4^5fki)>H&4$KNI8Dv^Pe8^kK~&nz$I@S zi()x?AW?FXpM%`K*_0J8RN7s%5k3FvomGKPOOjfy!HFoMr7jQ4Pbi*vsy98{03so!BBk@636*|h(hT$n)pn>SSzs*O)yqcvhh zGuKhLm;Ile%bcCUEYALWzzrEwjO|mpp_=-ys(G`6BT_x%<~NXvfO(%0n$~ zX2Jao%vvKF`R;egrfCn{OrS(C8T(llLu9{3MAS^Fv1u~LRLz(}Q^Z#$ca%{;=62>N zeoP)eLtvf}A!OmwB%L%wRyk^Io+;QGCN0iQRm5D10xAZqqJkj4MTcU7C<>rEiE`#o zmE7Z|r!(g`zwgOo8}rIg-fxs${E%*cFFx$#5MSXbN8$RtgnasMdM9G-cXF!bz11^b z`d=94I+;E;;=S=ViT7Z@Z`qptUDeMi|6z{>rl>Ct=S(Y+ztns2`Z8MkXSOGM6N5!r zaq$()!hAIGcZ0T zNupsmvse@uuE3EhE#TU&Gc0DEsbY0^wc%AsPQ=h3d|SZ6_z>nu>*MtSe02`jG+jXc zI9f0L!=Jme*EAnM3U3PpE7Rejm~%@_HTsSD&)tf=MK3n9M_#JW|GZM%8RW&8VD_52 zYq8_nikk9Mm%kO!o}0X0=kUC#yHq!kZe>|t&OE_6E1#i*p!cMsy0V|8%WkgU;&*BF z?^0iXy!$m>y|8v{jNj)IgKqHs7MMEKE|1)@necroH=tUtn8JEgG4bAaMNf*_VGS zl1#fmjj-ShXuw)4ERmKdh*G%f3A(DXZ*6fsbKR|F-eMb%q-elZ5ub%`@>l#7-@8Ij z`{Nf44%o8WLP$w@+9P7oiEXz5vobGkFHBIdSX-Pt0IDX*s&ys^-Y*k=1HyVZA09G& zWUqf^QXUFi#)sJrGt7;v$%>-VI;~yUY2lP*P|E-@CP@Tr+tk7Q2)JGKCbfKcKOJx)ZU#un0U zO;Pn$Q-n=jLI7wLSxn3V=Jt_vC1H{N1>N;#CJKPgr037RGswFfF_;_UoYfki-tuRY zJ2HU#^tWN4TsvE1a%F+uvh``Q;G-`7B%}poF4ldsMy-l>E0|p|A}rBEj8mEM)9|Cf^1Xf=+}Yp6D?kJ)M9^jaMV%lWQc# zW<}#E$>KRxJM*KW9y|pPRIP$Be`HZ;1rBHR;N|?4Td*smxiDEpHDI!?>;_I|8c`z7 zq)z0h0$~`XY2&h80Rv46k^zcvWl_v{X3_{)XIdGBSbSM|M1^(Cm+@y@4UF0Co!SUNp5~p52%U+tsIv$) zO2%$#q>kNLR9OU{(PXdgLYd_`37r_SXtM}4N=9T^q}i)zz`l*7p2u>5r0UU9>AB2wrI(xgvu!J~?p`Vp{9-Du zYY=F~P+3q5Rn%B&0Nt8o$zfLA=#lk(p#!YlAO;r15{s78_o&ar42qQQk%I6!Oj85k zTm|5>n!*4*CY&j2a)Thn6-pX}M(>7csALW08)w3_(KqidhcRo)#@n1y(ho=H!^Geca31TL*Bx=RJJ<08q?gNN(cUOLf% z0V136@FMso11|&5nt(|lJrt@$iw^a&V5Y(dteGkp>u7p91zE!guVFjs;{KytzV{$T zv)D3hS@sNcB$-aIrxC{%9!F}C93bjUXvawLu|`!p^jEVO-0e?i>A?X z7MLY~)mc4m?ndYz68%__CJ%`+6hpsbh?`+$X`mw8m_=Oz&nRoAp#y_dEP>$hD@r

      cI7LPi3lj~fv4z8uE+y4u(6kk2rJVFKu|vKLOQC!y&sj{*=@_3bKx4Md9kLA- zUz7_Dg z=E{lmsspY}6&KT^O=k~+PdKKbv$+_Xm_$~ix=Vv9iJ5)eL|>YlxqUyjE^=M!^1ftD zUB`43Dw(7`Zce&WYApw?m&cNTjv^ueHEPzSm%9l`UH``<%QZ4bg{!i+5qli@fS_zk zN4{=NIJ-;7SgGMUN=i>1mM4QOOM(4PKAD_R2TpNpyq;`u7T7fX)5%s02sVB zlbZ!+p)9yU`#xL0oA#%*Fao`L&`IIcLWoCC`>X`_#TZ1J!3~1=_2KTIY7zR!l zcrqf`W&wg7I|u=dopt$%Go~(HaQ0oB8~BLxpVW}ry1)Tt)zH+^7#bP9QJChtMoG>w zLkhW7y{BDL zr~4}%D&ygWZ%b;7AguBxjo7Ao(wwWwfmkp*R-WGg!U#-pDA;Kz3+90&R=>`YI!p|+ zXKRS?8)?)dV(b}p$+bAI;Ah|?iLY< zcrf%QuLsWE%|1^Vr#W@h^L%`x-`%v_UrPPlMA|hfle<(jT^n%_rWS5pE~8H5_SK8N zs$Ov5dCIEUT2d1__V3;PS+eEUVrS}HoB%_2C7BdByJ_y5#u zm3`_fG5e_{WN{cguKqE!VX&i6(-yFZXzY#i_CDYJ)p{yoh_ot_wa>%cKWc!w$^1`Y z+qcT0j3UCNH^l~Jy*eSIqM@7rqcg?j(AGq%6C$2_BkM(4$9-MG6kNPds(nN8p7`?> z;2=i{vzj2BsK&BinW8MDOUjv|DuLx)gD}}_)lPaw{OE~M(XV3B;Fj_j2@!tRfnw^s z^`uQA!WbiI{n!a&@?wCha;tRT{T!w9bB;^`@FxzZy8_ zxY#yJSVS=QMp4FHJL6l~$j7Y8%EI52>c&|Mnz#P7F=_HeydnVnF^7&$gsR3VO1#PS z^nMK3Q+d#7qLJq_=d#eMhf7$rJVjVkB&Z4#1z4C<<5PRYQh7Az%qZ#CGqWPqlk|IQ z9)Nx*n8yY2s4p7Q#_`0H5d<#+dN+26EivP z|DWtT`(h>PJg1R&|7lw1mLF6%B)qQ**@)O8me4H|b?gM$Z-AFPO_@bRSTsiH*C(1X zc@JE1q1fwF1V@AiCx2~fat9XBLeTH$2#$zfPWekm%4&Mc>Ji`(P~Q=v^-U$%_fryW3swsB-Mf6oxS(@}$GD@a|?RAYZ zN>ULK5gFBi0oJXO5lgDZW;9k{@&T43H5ebNHKfM?t*Q;Z08s~J_i6HW0C(L>gxgIqZNxgR>h;yCA*zMpLx{;!F2}fk~BcT6z z;sYPirmeUY^iUiuOmRduV}yI;MgD+)!2o3Cyawq7CwP z0!CKdR)qZ|#E~jZl(g zRm&dwAEBR)0Emdlj_&>vKu;5jA?+<-mLit3BWNc=JGL67uz~|S0ooj!(VQj)lM9fC zGe%S<(__b+gJ`z~oN{nw9nM?z?;0y?9$G>?Q~bT9buX8o!Wf_hrn$rDWk8xqr{` z-vE)B0V0|JD=+|v19SUt+wZ!w*{|dYv1*P?{P1f9G-d<9d>re<9IjYWZ88s+j0Ac* zZ&KxQ`;+7<+xBs>AoeXG8yN2WGdrvN|J1r`1rP>%8B=HVh9N# zj#L_^O$6}FBme-&0MX0=fcssp?Y8^<*8ATzN&D~ZZCiWVB;m3yDL?`nBx0~piUzkR z&>N&nO~4pQbn_tiq3~0rAwoX{e(C-C{<}hPf3N+lY`U#xyT5(Gvfwxm1@2|HJy*3E z-0hV&v8fq+DRC7uF?>a~Ep2RO=Bbp@Ub$Cs>>v2xh%-QgBagwYw%SYK;xemYUfqB2lq-A>3+;YMrz%`4#jgqJ z+7eja*{@-)mJF^;tlZtyGx^HHC(Y^4oj7zOKka2E@up`uyO)m)$t}%kzQTm@>0pR~e%&j8?u4j(#XfDBayj6T-}&%0*!uw8pp_Q&iA#V7if_Sd?K$R?~7N!uQ5K{OrRJI$Z2 zN7=b!D|2qvM-;fvEet5{d>zgz}9*Z|-RlAIZ7i~lRD|X1P8>lH|V+G6TvqR|7mjy-LD8_UVXo@l zt)?X;Gx*;AXd6bQ&HeS(<@eH-=^t7eNi&3ZFM~d4W$1%J3D}jaGe>gE41V?r@OhQP zQ0YpSf9sq0V7cQjpY~Q_`z{324&2z)%j+g>C2_H7Cgh&Rva+iMW@-TCKEo@A_R-PA z^1}9x3p277!(8I(pVjZ!A0BqYTNU=cw|nZrs%qUCFdm?ve@9T3_vQH8 zMgeHhxFBqw*pp}9qq2F&1lk<-_#$-g1 zh4`0kMg(rQ&FBwRZ8bqr4}+j6NM8}MM3T8AzLaKwN?Fp_RnDP)I646BuI*OM^(?pR zDsL;IMdN+0JAl5@Sf!1IL!8@eDHDA^W#a1cRKZL^^&-vD+%iN7vKr>^TZFNY0Pu};C7`jC0}dB^R^i{1fJ z2F3Vg|BLW9DoO=9F-&Fa2YiU%&a{^qC)$Q_SI*@N5_hwL^k20lh4xtX1M+JDDa11# zizLDJKu-PE{DS*AlP2|86ONgk5z&W>hv)rTu!ST!b2yLiaWWr98Blhbc|(6c)@+yI zh?Hgx45Li=+%bVZ&8z5P{$DrK6!zhX}g?QO3@zpn*zX!XO)!& zviLZuMtC-7u^?+I)tt*?_G@X!SPQoY_4ZGiyxOZHXa2D#2;noN?>G|O1^|I^{({=# zpZ~&rW5Vj@Wm29{c+TYc6(VGlIUp8PmCOY_(?qpL44xJ^1>Z+Hm=fd6bkc@c8D9;o zXu(?W3%a4N^#%b(EWVr|ARvg!mnVKGz-M2y_Ox8fsMszuO?D%+=Z4V4C`3f+QR$AdGAfP(GQfpwVhxadMes<0F|T@#p7*9m-w@BZqmZST47wF2)4 z^Qex+2Zwu_h7DD+L#2DycQtk0XDqPomARC;iHzc{oC=7}rtoc|b^%G2u3!vut7ym) zjk4=Uxxatle)H?my{}&PwM@FM>$}*1NZaj)qo!?aYCba{i*)zHE z>bc+j8-)bvXV!oSWoD02z^t&j+GAGB%k8o#7Zxg17O>1#gdnE7 zeSus%1wbOYBYG+`bDa6Av6gD#pmGum611qCky3JMN}}9E-8WVaU1?DERP8Ynpj8{L z@7jj+B=7W`3<#HuL4Hlj5;L||p3OUitkCX$i&b|n>Yzrr-eNzpJ9|sKut|T5J8-{$ zZTek==-n>v^MJ`TcQ2rvPs&f2ZaDuFK+vW6{)+D|0zF@8ZPA_zV!Gs5F|)iJi~80; zNmX+o$9}=;;do=ka~C-Gn7sK#$QzQaO175iNuCYLPnIWB(dKY_C{y5B_eD;ARh67Pq7=Jv^<^$c8=y)ql z@w$=0?~;CwGy@08rzPldlA|=E!ow;%zpOkv! zQdWIiaO}NeXf%!O#1@aaj9i+@gUg*BiEsUDZv zbgXc^_~dihaql z2(FFbs>o518Q}S3AW_L<#S(t*=5a}}kM7D)woe;994Rc1Buh!O|Mcx7H_`srG*_w~ zTmly6jOgl_e}xG`ls#jS);()hDWl@~0>dLIR)q8z&h(4&)xR_FDdTI@O|Ba1)S?bF z8i;rF8DqeK5#6B5ZI5)`xHD8(qbO3bUc+SGNY0D)JK2rn$2F>QG@`8F;#jX9$lGU zU!(CDyu?N)nW^()NK5?d9;C_HnLge6Dz8pPq$ux`@Xw9Md*YALKZpJK-+q_& zur_mZXXw9Ts7Ap3Wrm#i{IpgYxwN>CE*1yhmzIqod2b#(50d%$AK13C2dK`xoqGFf zDDg5gH+{SnOJAQf<6b?6Gcs%?lE%mldJJZkGf0~=&H%Y2i^q#+YgCMX`wm^;*kL-+VcgZ}>P-p}^b&tu6nj4jbD_86of zjKr>bCQ`lOi?`ijljM%rX;S25yYn*;V?ekpH4~yz&gE>x z7@cSJ*nY~XLs;)8lixergTQ34&h~cjqmIb4P9==I=6Bp>$4JI>`CT2O8Rq_XJVrA> z`eN_iL_E6Eq%5Agn!7J3=~*ZGzA=F=@XAXQt@@5*ogBQM)BX^70PedL$6K*lV42g} z${f!O-KL&+@Kq}H^1kC9A9I{6{Ij38^WMD5gL zlOi!%nd+@c^%$g(qw&)ojT9cE7QsI!n-q<=mLtta_Rs#^-QzC9B)L2Ho#<>=&efAM zaM@~vnZ~-Y5d~_GNei*gA?(3P-$w3eY4Y@NbEjK!n!NQ+45~L-V|&VZEa=e*yUDc1 z$o$5tl9|_j_@|G|%xLG>$V8LJ$fa`byc-dlZ-SNyDjq)bz1#+$d40gYc??<1RhUW0 zH|)NzUd1v4{dS;AJgEpN$jlpF?@d7*UtKPfN0joz>pKn=e>a7BCyCtkgp@-HM=}w$ z`p2F$YsuKCW6}XLQQT?gRAP@7${xo>WrkfO5SM;}ChyF=cNAKx&MKiho-GUia{a_B z!j(3xvjueglzbAa&SnBWy`x&1O z$B4y5{w31$7bhDrBli3A$I(~z@M}TTpUj~8pzk(0Jra;(N=)C-DIEGe{+9hM7d7|> zK=(`CUK~=IQizOP7iirGg$UR2n$d3OsH528u4=;f>F2SK`J)Yq%wt_o8^klHoG^|% z3ZO?tr90yyf}ge6=@UrrhCA%V=J#$nw%<-? z7?d$T$;~F1CfIzVA zrt67wolX7qw(aV^XWuLF8R)|XmDqiyaTm9}-MV??>z!eq`*(M{po$`FSV%V`<&9wr zKwmy5slAeyJq{nc^DY7xOBIkQnw0}AYWcC}f6HARzYkjvx3lx==PT)nYqnQ3jl|p_ zY+{K$rrAM8Wk(yulr*tJdKq*k&ta4xoe{o<{@CjPcn^D;l4fy;s3S-=X*Px^GxB$H z2}QGkL`gg}DAM4d7PcQ}8kuARVT^oF2qXLD;iM zPI*cu%nY?zQ9{ACe@XMa#mO-Lq$`lYC zJU8z$QBtYAdY6sTO!UOp-gsX(B22lVDW0%}$gcxFejDn;K@i%Fm=oO?IiZb#6WZ8D z1I7kmVf%2#1(PYiEa?YxqM#zG=)x(q3d{hqB(MwCfhYn8^52~NC=v=@A)pE|f)vJ~ zLoykMMZ&&WXx+gy%n0F-ZbU&5Zb)GfZcN-*F4_p<;f4Y`+@Pf=h7&d6cp@d-4Ob%V z+<=58H$dqm8Uxf03k*^;vd)Ne@S@lsT%Dy(n-oqrZ-A5t8B^1m(NuBiF~w;bbF84m zOqTBeBvuNSB8cqLz#NFur6C@1|o4P;}jQqpET zbVwVJQiK~oT7(-x@|CgOO*XG}krSF3l-=xYyV6PNl`%=(WeDi86vU(yyV4}78P4uq zcqZ=3(4<`%ruCHpwc3$MA_S;-%@!mlq~2!OKQ>rSQFaE*F7YdB*EB(F_pTeyjZZVl5a;{2n$PGKMh|LM!5!XZ6WQI_O zxbY}O+~+yE(rnd!kSHhIkme`cTVlhqUsT+12#OPKibBW@UAlSNzF8dp zoa4kW^POzZ&LNaKppZk@cbp+9VFPgv==m1d9KsjmBtDvWW{c42lLFkfvq@D+x+?O7 z37J*N5hwZ+ge$@YK*q}K>KnPs^c-;n+ z8N%|%;s^KI0f{VZGt$shGRCGwe1n>Gff1QAa5<%g0Z#?z6htEE1&lWp$dY? z4EXig_VF+q#&H_7^?_FW28N|@k71Y~kjx0^MQ&nn{P@Q@YL9)#prDYo7)?P=xW&l)cxb@&}*#hLGG_Byq^(=V}HZbI5vZ7jRfpX0@6(vNJ zG`SL#6yOzjb7JiXoS-!`PNw%sP*;ioFiFgsf+{o#EVK9HU9v=0mIQ`f-kj7|KdX5o za1gX7fh!&I%X?7Rk{KWz)@;sll9cgy+m%9InGwPv+=zlA+>pW|+?X-5I|~%H>e5bQ zZctWHoMLHZvh+c4tk+Z8(zPWYxpQt5(zJUxy!ONY=fD=W%y_2PNyxYXl1Y36R9_*h!UMvJa9K13 zXxAR$IdX7ZHHiqgDhWX1-f#H&!63gNT|f0lrYp{(?P!c?i~uLh5)p1hxmWp6&8Wv? zyUsm`W=J?;l1y-8NQ!VnNsGBbHD3iuV!sS$)vn!e&$L|`n$Rr+s(vsLv=4ZS25IUJ zcwu54W_i@@8PO(~C(0ZbBU+$LgcV2Aa;BpTbC)!}v%s?)1YZ9_9{ZW89n>xonh?6ddI)bzRRm%qwJplMr9w){Pj<2O!;eO@hV-__G{~2T=To;7t15l z@Vz|36JBFsd6F2563J}+@a&2G4mJHAIj_n2qu1K*FerzD3A{Y9BlFic6FctjgYD({ z@n!}|#KQRVqK+WkA#Bu~p&)?oA>1Ks*qnhNl)VXCSSJbM_vk>gB#2n6h+`sniaA}u_KX;Ibt}zhFUq3s-Q`GOHhOvp!iD4 z(jp}27`R|Xzb@mlXX`cK*Ovyt5E=cfNNb9>mq5{+p^<j29J**Wld{81x%w!y(xm#k^9WdmJbM^gX+G;+WTBZR ztA^n=c(MV!pOpG!;Dt{I=c*1mvmtXB@RDD>^iNv=MYACezLq`~tUyH3N-}&bS%Hb7 zl*I2?tORyWAjn~Fn*)?ItWGO9p5i1kID-MX9+vpJ07w&VNRVy>G(&>w=`Ha<@C3W6 z6CkW7E2Di25kZh7QB)YDlLK0uGpRQ6hC;B+72!;4BuFqbKb|o`7r87grSfseAt2F} z6rE(6M3{yHG2sUY$&HpVfN5zPaJ&ivsj>ZEr4~9oU8;<{Zec z+K)?1|{+B-H6oQx;dKJ66_qMxDj^e_4aK!KTKu@!Lk?YcvC8UFAE42`-27wxTB1u%h zkU_T`HPDeGLuFBz6?HRIA-kenbm{8@Ao+0fj~ZvoQk`tEDHjOhkjzBlS8l~i-s5;c zk~oqXNgTqBdn>LqN~{NGwsdE}56cTfp}sQ1{YBYh;s;PzC|t~VuEC<}a0AtzHvm-$ zCC-M|;3%~{Lo%SKC*10bLI+oJJv$#)B1*wXa%T?C;b-o$VUzy$khoA5o6`oI$qbMv4ngx|zOqL=HNQxD#@Yd9j$*+$6^Oo)iB#0z4 z2|B`!0V%=_1uf(T+n7KlHypJHcmS2$9Kqax-s#_*qiO&4+N+0n&wp&#f9~xMyxIU; z^vn&@iyXUhzn#%TM*qKBS^DQEj{J3R`w~8onSc3+7E-6fzmWkIW{fkQfccg^J^llGKK@A)321LO#8bigb6N9hk6UXTZHI6!uJ-mo5|XWNewdK-S{@$54OnS6d>{w3 z)-pUtV6=L9=fkcz1T+&6%@0RRjQ7|k63zF&8?mUX+|+4`;= zfDG*I&bp2eL1{d#FdsHU|PA05v{ z(W^6+gQBir#mrUf27_1VuCHgV3TKSy*E8%Htv!C!=)YI}sYErKUv3J@Dq^`v0RDpd z)Nvnh4YX1bpCjJ&fV*%!z??LrCIGa^6A#j4HW8pj$tEI7lWZ{JW;omM^$<(PVqvb$ zcD*WY8~gRAhL;0kc1FO%^MffUYU$G?p7!9=k6@Sz#g3Fn?qRe@?qNzv_b{C#Z5X_n z#5QwTAPXQ_XP8-Wy;yC9AC!!I#4amsBzI80tv!R;+K5+Hq(~KUy)Ck%h+P;H<4RR6 zN>?>_?Z(x%l$4y6s%d`BY7_ps`wc}|(`HZgJy&Er#ZkBiWrB3YzT0Js|6{d&UtceC z=YXm17*^r2yqn=OT$gRF`fkxR5JeKJWUv`m?@Qrd>awa{Km!f~pf{ZYrvbj1AA22} z*8!Q*pRY5d2Vq-%zT?V%Oe&~b)-%KUH<99@*(E_<#;p{}4lAF7_UFC36m-9GxSwY7WL{3hd;@sHn+df`g8Ub*h(MC zY!me=$+MQc1$;c`876dpQyCkY|%_H$}Hx@Se! zj3ojum2vh}TT*7S1h&0U_t)T2tp~T0#HYRvXgReyp5(;5TSLXvQAeGg(I)r z9o{~@Tp8~MeE2(X%{cr2;j4UpK)h0XAmhC;`>IC`H`arTbvC&0t}@!M6*DLsOc1}` z@T~8B# zR#_VFa1!m`5Bn_k(Lq7J?W?+n6)%4CO{5m%6{`2VqS)$l*8A@IHQ)MmST=WLM`hQ; zL47Q`&M`~tL%dd@?k1`U&3TZNR@QPiy+eDsv8jUcmT#a2J4e{M^AYy89-DFjBZd&e zv9ET4T!H%+d~SFetWNO&3j=PgV+K?=_?uQIw#H?>Mr(In*utq4kUiPkigzdcR`4$X zRD>NrzL~q$|E!3O619y3AYza;Z6yjodK#_^jua(LV37dkPOSf-y))KrZPx{IWk3Ei z->)^+Qd5mBR!u%qliu-munN=^s0xytIYAGUwpR?D(Vk;hHwH2Zz;XmR0?%H`hGAir zyG3}rQ;U`NRMLbAmagcFY@QS0KJ$8x+MUtd!ij=Otf|kjI3;Wm#{R_1P#cbGh z0r4aiWQ!Vf@8R&TJeJ%ZI$(MVx|(7yC1sx>!D)=EL?}r`un)h*hg)=%kXVw6UmyO~ z#1X`_kW}|N{j8x!?bo7yl#MMP@!|hg#uq3VxFT*JG|rMu@jvzI<$n>ox1Dyhy*fCP zm}=jPkHB5TuH`eYOp8mw{fy(Wu)s1GqJ9sKauPbR8T`zw@L^O0cagm2SDDt|1wFIa zs2i-TT7c4@8P)n#RdsZ9CmjoPHc(bJT0iAWGo!9iXQB6fQv~p_9z_Jst0UE*v){(k zgdb%^{z{hBe$Aj1i`~Dm;EG*J9VUg<=2g4{U@k&MDnj2(3N6U5oh00WWQfWO`r8Yd=;3ha zJ_#8DMNE!J+5mf-;zwJOKg>>&Y7DtjXkRgST)USf@#Y@M1^%bl;2N>32XLyfyNVqa zhizj~VdioYs;?d}yaQ&r_5$oR=GHbD&hCTajH|{aDv)#Rwe@?ZICxoTxdoUpM7yQ& z;7TknS7jXuj$ea#)Lt+zGaRz7i^Afc>?D4+cRzj){JAMrldY!pM<@f6R83S=RMk*k z0|^cZopHO0?icLIM^hh@G;%!ZUYRI9=l3LG{Vt41LTAUW)JC_`zZ^;L#hYO5N?vO* z8PD+&O-&mc3`mK4srowV=%^Y8uIQN(ji1(E{W}dG-N|p>@U-o1|12M8w6_nJWwbI2 zNlD_#GhE#Q>!(r-qKOQWrwx%AzIn%|PcyxB;87!-Rt`yE4vON`Pw$H;*Q}4-7*M)$ ze1Se`e8-6__QvcgVwY+Rypja2DeAM+khHzAJv-J$P3Mf$vhAM`wO~|sg+VrBRz}{y zxtiaU_N`S`y6_Jgz4rT|<~SN#uZ&?UG>_Fd6K-Z#S*K7&etW9ug&);*5haDZ0h zcNK6im~lQgRqarjH+(@D+>KgR&`(d}A~{?XwQwPZ>{qF8u(E8&&XYGk6JfDyFwR+F4itsugnKMs94vScSQ4@5+n6JW&Csy>27@wk#M>}Xq54{OdcRbp=MmZPOI^kapWVtxG)jtT!*ca>*V_RWK` z|8Ial&jzz?q?zR;27g!?RC9GE{Dnet0?w0a-Ok-BW;7ebt}cJb2A|tBQIYLE+al z;5s!`zLNk!;oF5(n*ihhyKDW~3*&7rwO`MNAd4&4Xed({Ai z`)KHpTKX*-n{WJrcJ%tX!`OsG`c=svCMKuwk8Q)Qo4TL8p}j!zQQC2nkZd2H8>R+*w$Yq8lJ7?MZR+@av_gn*j@SgTS((={M zmvq=e-I_@D`HS?!c4Nde~k?NEwN1$qKZOSf%in7zB-aRW(3EQ4sCEr9p`UXPe`XvOkGbmP{HU9%w zTEz7{#qyY(7cvPOE$08$J8DSPlVIV7*2Cd&seTIa(z%~|zsV?vDT`~gz{S9di)As4 z#~TTa4%jB<;nGR}Hl+?YHD<7t!5n1ZPG_jlhqJ(fwP@G4 zwD6v~xJgvK35IS!Js=KfM-*0YqqUKpgQ&B1+8J^Tyox&ym|YZ0$ZH}NA~q2> zv>pmaxkEfDIMDJZ-VqpcrvdSVDgtH3(I~a(ZON)v!H^9phr}VRn8M47CRBo=lWc39 zINgrwZncw&+(90_o^X{Fe^jF4+?G`_`~$}9o*1$sh3DmtL+2-w{!E?McW2WlW$Th7 z^-NhAR#VB{5Z!|0I+z63(!e!M?Wlg@&$o36L4aW$)Eh4SHqM1-`=LK&Q&oZcUr}ZT zw{&adKfx;KK09s;up0lF1Jz9bNR%6fW&0?kQBY4+epydJQ(=vsw%DAWK=cwb^8{gV zT)(u<01iyt@OMUZwm(A7dZM%jl=C)~qiRiRT6=}e0zC_mJq!S3hQW6I&ekvKA?h8} zb@7lPRk`9LoIeNIAv_Q1Vo6$RL}d;0($j89fIFGj-jhedAdJ}!-tpT3tvW{pIhvj~ zx~MhBewH;eE*@*9%X2uuE|wiHdmkPNf-rSAyn|sQw$p-zg%wpzBrZ>ct$BFFogNX9 zAV12!TrI>OIz(Z0w0S$^fC{E}XFC#YC?s4Gyzn;rDo8nk#v-;^#57dYRrN=+xap@b zC03H#{&r8dJ3{K>utja>WEsgT@`6I9J7r(Ytf*Vo6Ryg{&60$0QxCzvv6PX*(f53R`nvHv@&=Q#6h}+DHXa-o6PIk(M2Dh=fe< zlXe*d^)#AQ?P7Aq3rbHsokS%1JpEk!;+(<8Glds%TYsIW2F7yrhAk0H+UnKwHoXH_ zPtPfOXzE70xZh9L1vn(Gonr>Z{-P}C2+Y&9)63K*Z6l%Ao11O;>Fi}Z^ECUj7AF`SH*<86Jfkq~ za69P!FgXzqQji2)9UhF=5GJW;h3!dlQZIYXu$4?=Mc&DgVBA)R=>9N4;RzvFpj~`t zsu9!Xg@_eRGBQlcHZ2{t5`*$)jx6I&x&-&PNkUeH7PM&|qL+HAOPxI`Ko8V|g*~Y= z-X07FmPvY%n7O=#O0;-#rZ7cX*^yw}NRa)*V9z`A1C8&rW^wjK z)olrO`#b7S&zzY^2x-El{aG13u0yJ#Y|m;=c{v7q`7nn8eKFZvRJTM{-|VkutN}B8 z+AO2p+^^rszAke?%xyb^fh+Np*inyBJ-7XyDtmfr`pF9l)yL5gM{4S)^f6NyCuv0T zp9)N7ypEGwbNTEM5QAG;Xf4OiSoGpn_t9rIf=&9VT=QHhFmL?k!$b^?Hm8;@C|t9(8JhFJpRFYf4O?rtlBhqIfD?1=#Gckio_&(i*_|S zX9(&vpMixw=R<#$4r}KXl2*I*iwII1azQ_yT2CwThYsfFz1Ft|z7kSIF((rxnjg54 z8jnL+dDa(rJ_0k4c5@8!F>&2_Gek#J2hJr?4=@ zNwhnf;?YZ^A0>Hu2_7*3_y8-NG&;QM8aaZ{XD|s!rmM;E5vApf`MZ`;Ge8KjS%fd#*(F`!R3?&VcZcg%xL` zto1XY6(ZG7BxYqXPsA;uyv#&z2h`p?&?E(Ddd+SQh{eHKa8y(F)l)La?B`Rm!dE~g zR}nnaSki>^Nuw@kdJ!*6iEt4~Pm{x1yJWi80_E(hDu)b7bed4Cx$Rb0olUOIq`nNE zU1u8Fu>n4oe;X^}kRU=X=*TUb7lgw44~h$C#1Ei6j~>YcX*E~uh%_b@(6nqc*4PYd zhCI^Lj$WtVrqmjvUmIED9TNk2-pl0^l_Chos;f)VS3%NfkwRBjg`}=BNvFLDr-Kqr zn>B6?injBmb&pM!%{2Lo+J}os?J7tbE0K00s$6fIz0Sw?sObKs$+^;EP@r(@(IFZy zD(8BV%_4HQH)mQ>Bo9NWX{V0i6ED>LMFyJ{t-rt}AeyaPEGvWl^Zt`p+ z@wOFw*N@0)#vr6?MY=RBe3bQ7v=HZ#XVx0hL&}oeA$85SI=^_jH>evLMT9M61A5d6 zHKMgWB$GjKMIp~fK;g@=QqWj(S)R=5l-%PuT+TRUbkA1qQTn!{~72%vD zMG{wM`A5SR!O7Tv2)0odsCmIrdGDH6@zlWJm|^h9R0LR(Lf6i(x(~jp@RL{0x5u*K zDQxwsleF&o)5CjjaCG};Xud}zscp^#7Tiogf5U@np zQdT+S+>^>D^J z83*6tUuE32pkZ^_LqVN-^9f6s$Ys&lIJzEjG+x-#%Tb{Hzc z1NyfOT{UwIm{^&LckSwiw+a2yq5+C*ZoJ3opl0O%|IdyV-!yFcP+<=SV$LViNdKmK zP+{~|QT55AD&j6lo?k}fmVDm$g+Iet`@D-5bN`^pU+soX_@_lSk&tGxK@UJ2iU>cF z>~|?I@v+SudUM+ZUKomij;*`>@|b7AG>=BE9d8~7Q!X^f0OM=E6!20J^BmbkKr-@a zv0gHooGH-XQj_DOC|ASg5zh2m9Iyh&`*TkTG)2)#<<(6%u;<4=jPg8#74h=wg^nUT zg)4)Sur+;OGL@$)f5~H+ZSAZw1nUuCLH-07h<}w~UdkynfDdUGj+I0`>sVBUWoc@_ zu4@X4h#FO53LHOEPwG$}@$7Plw4ofzmPuhBMNDu=Ca9yy+&8~a-TpKXUqw|tgaZ=U z1b`IT;(?QFgnE>OtOl3u!)D3vvi~*6jKbYj-R zEwb+iB`FH(Cs-D!Y&WW?vIn4Y6+JrBPvHxVxq8Qc9=j}9X648`;W>Fb4f{jrLn;lS za=BAqP>Lfl1UVdgX!|O|qeHR{7$uQy!$^~COnS$eai@Y2@*|z$9*-mHM+7ixk;;x} zj`Q1K=T$(B?bN7?Y|1GBZXI(cWKex9)Lr~Xmd8E|j{SE!_CtF-X& z*q(_0C>2O$p>)c(QqsXZ^hLRgQbIU>rE=*gBAPm+31=m;2{0+L#4~)}R^`G3$R;MB zn}E~6BAPyLOMs`OtLZH&Rg_sW(9;>wli0aEsh?&TijdIfDGMg1w8#_GN@R(KDYAq^ zCfVhvFRbY&GC^w%y)0YZ(SIst#4-Hunm23#qBAeyZ=~dYHm^c<*t9DOpR)TPy(=VJh2zeThE);OQV~QQ+l1(R%p|Y;%2MtLF*yXze24vVUAs5=WuWL! zYDFbfh)KMxHdkjTTiJ+W*>f)~A1q_lRuUjbX@8VIl4J;q45_bu<8%+Y;WX|z&7+(E zgMJ;`xBr0F)jle^I!_rM!Y@38h|oN#HBUAH9z`Q+J@XPKqvTZfbxi?IWWkyC#|gC_ zK(QO76;AI7S{~(We7W94q)aXIEVuVL*a(2FQI1y;=Jn~R@V}!Hma8%Rvrq4$M$sf4uOc|JVseXYK{>4XEwF`1 z8a6I!O_&-mt)h}9G$-M?;PRBBUE%uqga;-aU9 z)Y*(%e?~MxUqu9D2`4PFA0S7YX)d$MD;HA*U5}9k^FU0Rs0!eZsnP_l_X91DayI6_ zri^c+mDzg%O!jyJkctT5mz!}bn<(xNg_acomX`S5;4a@6g_IQ$!XcZGLL!@(f+Cxs z)Fd|g%rfP(#~dJ&8?iuT&vki9#iUhm4#21DT#8U$PR3qQ&nbHWFgPg%K>Aex+*=yWG2N*#$NRL8@KIwzx_+fO2u+mC^_FsHtW z9#xj!@Pq3|Pg|_{_m*M&0y@eo)t`!h|3#$ZaNJWrzc@tjg$*1M?p05Q^u)FCwgFz`-@2h-4 zG=ArMEo620&^tB9j7Yg9C9|mvloH4`p``w{PjRhEt;CAU&X3+=ucqDd_hlE_Ui9`N z4O<+aVvu;r8&^m>njh%Oa0~%u9H?aEdQ^yJ>#OuG^|Ny{y8I?mnJ;0K!>RiRE6aOa zSysckl79lfeh5<@81!KQ2)F}`=Le=PM?RP|VNWeo0MwNglwDq$VdA@fL{airWU}_( z$1YoxSUKM}E3J$ewe2tksfd~m+yd&q#Eg9H9Z?gIA@7D0hg2I*N@Uw`lOoxM&oi&s zfwG?o2k#JT?Q$spifFRF(VI2sMDkEk>{XN`rF`u;7=v(hUc$ce$%DTugSUUP#z^=u z9`nO^44|AJpu{lwHoDET20^I+Tgo^WCI_m?Y+Tc(c?ar6_Jb&oa<-e0V3s3cGKcoc zKs~955)Hf|{|?@$dQ+G$*?GPT1@UD_bx5`$sYJ33NGX$TLOn3HjGq&7xMAw*jUG)` zWKKx8*RItxhVcw%_#crB^ED$401bUGz+yg{sY@V>DuSV~fyml(AU%9=2D53T+v#en zcRTjqM;2R@Mmg~~m_)Wlfd3|RD#JuWc9!~%EB(+{_!s-)5TOj44XIfYI@+6%#|;E^ zZrGkX%co_HGq(>|C0DUpe*sZa7FPS>>n*d^rg>3yq~Ap2^;IO9>C@_HBE7qEy^k<5 z;n>ZDY3B#sIe7@!1BB-X956{f=VAjUWtbGE1>99e2nxcUak#F^r@?SGqx~()ubdyw z{?42dek{So%FySK4h*j!5{4K0kX`Q^4lh)OI)`K%&`BcOhK}jn@cn2&BAWw(*@VNJ z31D@;t=9*HvWd!B36KU~y=NarMTAp%fPevkA~(o9=~A>f+CeGGc(?UaA4#&Rc3^r+<_Slp7)Aq&FR`N<9P8U`S2Pv}&J35u)ZqPYffOIxC* zsLNNB1|m6?RFft(0!}fF|JN;xKOyQ*m_c*tH_OOh%Tuu>_S-bm@$TiXdYCaiAr(;1 z=S>XAF@MmX_8%Y;(S+a?ro)=4eMgKvcj~6?696^mH-FNM7yWngOQHHWgcCki;8|GN zzTo|XcW3(sdPR|VnwEHF99KGciU2U~Xvei`n3@vqig-$rp{e46E??$|0DVA$zYx19 z>oz>gZ88RU=S1Nfc!~%{w~#k-6VA>Ng+w+Xg+(?o1*bQZ-f&qVkzG(%W^Kk&+we2d zKn`{+dnizBLkfzi1CI78hwaLnGN1=Ln+>+nV`e}_A~lcgf4nPaC~W;Y9@AV%I{bG( z_#ZxIoeEos2MwtQ66SQAJigRtAvne1U;7JmfY4&^&xw3&rUrduJZlUb3J3^{ucdV~ z9upCgWJ^OqBZM^gRmSrp>^it{Vwm$#P?1fVD99#GqrEq?B;`8kB ze#U+NPp-jIR)ahd_GhC$*+n505rZLb%QUAZ_8bH9xwXuKY4=@vhNW^S$RegNq;7fP zdIdB@BQ@D01>A)G&R(&9DRt1;odf8644(h!qh{u+=tpD3Q)E_0-E7G^%!70Q9Ilz? zWs4WW7zAXOR52V)MBtKA3}h4WxMGTzY+?kPpvWck4HM0|WQh?8!_(R^88IZo0Ku3F z`pR%Yk#$TpWkn9!Q`SNVb851t#!aJ@1!PWn`-3Ada_ybw*++dkw(?vLHN?Bl$?d*z zp3g|x!^K8`CXkAv>ECC3#iG$I<#vZxN5a8x3j0F)w4JZh5v5AeLQdI{tR)RT%%wi`o^ z@i)XaaQy3$kpy)4RqmZ9Ye(u4xkWb6&-KtL*-l8?JFw-)-l4f^-KmH_7dlWA)LmqQ zQH9oYudCx9pu&OGaR=)G;OaOl|HNb%$#`mC!sqV@?u1L?oX+mv(TjUWJMMYyEax4w zxOcSTp3%-|-nSihwBnx8&U@aej(N-{sQv%vvb&(|)oOX$x`^fYRWQEstRxjy)p$$K zz~(wG_O^Q;d+ieOGaWMxEN7i#_h)i5uWxY9psF;#?HlB+TP}`81T;zH|91EQd>1qN z`}tbL4|ngZ^!se~1$h(r!F`?mkDLp9kBOs*2qvjCGCPQmq;QZ~b|XZX%Fcx(9tQA) zM4wdf0|q)VL@4?J2Iq;24q3QhW?DfiVhv3I01yxZ00aO-V?`wZ0AFN1)yD!&8q@`y z37PN9opzT1nJFY9d3FFQ-7i!Lb7acy1BG){!r!~}@4)B`0nNz3SsVZy0I&T%)cnTs zTdWszQCyfRx!_ODv9zWpKcJVU6Hg?dwp#kx91eW#9pWw&d+Y-Z1QhDPUh)ur#9E#i z!#H44`FTVfV6O6hbB$W9yq=GQR#x7Z6XTE|cVZ$VT}xtIk^n#k0A^+Ys?7@R&Uv@q z`rH3?YqRBVN#`}UHS{Q3x{oDvNuf&6G-#sWAYcLlkj4;92)uyuqezH_1Q+7?-}7S4 zn66$~!>_Nbu+*vR)wZ>@73zPmsj~)UQ1hcRJ{k7k-L(+y874*oqXjr=&03&mseI09 zE-XXX)XlLh={1cf0OzEdFX5ayQ^BrU3`of^5NidFO<4rM!3-lV=C%J68jBrdgm+H? z4Z_7xNOwn}8MqKuu0|7`RMbEnySO|3#I8#LN+OjqKJ1UbTGy>pSkqJ1)VkLC;L7@s zzjJ%IyTZb=zPnv2ap9}ruB4boP)1h0&6?TV?Z08tso@}zm4&WPb+E|P)q4C{oyfiA zm(u`g!QJBzEK(V(Yu46Q*V9*U*ZmIG!#Wjh+6_kKck%8;Wp7=sVThBd4EHsy22<5M zV-xS+-EJ+rx*7P)*JVVqN%Ec()nX5U#FZh1w1b(<6{cg$R;K7yL$5C`rT-b{a!v5o zXZjshG^5Wr+z>YFOq8~$&s%4$Y(vc*=r6Ri*ssfY6a9x|MlTpE-v(___!G$)pgB|V z`y1idc)27^=V8ppoE&>wKvit~VS~3B4%S}noLptTd){_{i<1J_;?u!v)--Foz4WNj z`^NL!RjWuieE1mMA_RF<2B?MZrlL{prt#IAcc*LHFt2)2oqcV$8$>2aWv~qU6Ll`q z=u#Oq73^qH}qshxC!o* zwKS8YDA;Y%-e zj)coOQjRSi5-EZU1-^~yQk2o*yyKTHr4_l_y)on3yO}N8ZNNW?e`SI)-*9IyIs0{4 z>58SdrUe;{6V3kg3+s(d{epkW!J;SG@qy#fPF~HIG zGA)QT$A7T4_NC4ArF+AHP1Ij60{6x2G_q9QvZh9%AR(2^)vw{5b^S}-HYN((1Vr6= z1E-Lh%n)~f+5_PXPRu}4)y!&vudTe{;cfTAn6oS5GeG=qA_kwzA8bUyAm+8&be3(E z;!As-eF~0ZDaRW6OvXC>Eh|#rN&9AEW3uQ6WM1o{{n=W>*ddrhg2{I;d^1%l1*lYm z(*Nk2Y{AO_rwN}al+u(`*`{KkuBJ= zjANB;E3YjKCVi@zW&gr_8J2L`SX92epw%*gfyP*C@YxJ8bh8Usz?T@uVfqcHmR^GU z==YJ|tk;#vdv?a~Uw^zTzCeiunLcK9UzS!+y3#NVCbYBKgJa9jX*XugpYG}5pQ!nv zeFpfkN78p^cvn3VqfLw|^5WJQd~O7-lektF@2WcjGuijP{cbz|>cbnX4~21h$2Nlc zw!wb?%yftCt8+VE((cUKtT0sU-gI;7{bo7#|Fp0;AEZMHlg(a({u0nJ{Tkz|U*o?M z>vR6!_Nz3G!2a|2C?Z~rx8WMpZzFlvyb+(QgN8#r*B*x&$TLsLKj7`U32STiD>epA z9J9XG`sWxh9_Gn>L!Z~g5*|_t^!56GEaIJY;VpH=*jD zJJ|V2Yd9bx*jN)m3ZLUn6JVuzrVn+kt~cT3xb;mM4C*^i}@^N`v7y*1G*iGt>=vX=dQ|IeFHTYwjQzTV@$!T-u-6vFo%3=J{Fv=tUx}Q>m@c^N}txSx9C5 z{~zUM7QgD2@<02)JyGjT_Ka(?7de7blaN%iRqvV4I>-Mu&e;LMK4z4q>m4%9@M~uC zeEQ{TI!fBtx(8f1CzY&4v&x{a^TP$onK?%{24^lqVP>Z6p)qe!>f=}T21i`fs2Xyn zPL8sFDHtbmt~t#Sy5@ZTbFQ`@&R@1R9OskB^)_)*goPD$AD?md7p*PnAjI>{<2Qg0 z*i8GY{vp+qKhdU*ndy+;X0|i<8}UC=d39{q7^C2Ar{Tdw~F|1A}uhL zM8J;`)|32{Jx$U=WIdzdd*KPT2aWta$gu(voE~<!43X;l^F(Ugmk%tvzZ>*Zh?fR$rU~1CRs!iVnjtE=i1F($Bvf(=5zrk5J=@2vr{&DfS;hiw*r zpug+3e=`S=7(tsXL(&>s8SP(>79cZmWy(ky^1Rd&Y-P}}aw@qiYt=Qck&j2CMy_SS zOKVv~;?XnwDs3vd2=)6BI+}OaY7AI%vN8(kxf6ji?_HHvBXLExDBeSN5t73Q)DYf_ z{wgmn!LUq8_ohU@{8nPay8p)+wVV%^$4A|2ATk_trsMY;&&7B&_&;ml1AzT0S@XHRtXD^RE8Xuxr*n_p8UOJ{j^WyW^Dmu&@Ty*HzZ_>+M}INc@`RX)=y4 zpejJkD>9JldZs4JA17ZETfg`!%gfu|IAMf@6%jgCK5I-kYc9f*AAXV1Oj}qq5?A&y z#$9$V1V>=XCM3%an5I88j)y$*fcKY4Ze!&k{QD=1X6HfrFW3!3ij^yV7R_@)Q%Y%G zLwW;pvmf$|RUqr=SV+1|j{~7fZK=x3rs%{%h+xe!)^bSu=sl z?m;K^i4*L#R&4yW8d|HXwY6GWtMi;&S!@Q$$I`^&%>7gr`+trpHN8gr$#Qf&e$kl~-u$VX*`0O!e}(bB z{rg!3({05d5aPc!VxUjY@sm#L@;{|L?(?Df^E32Z`u%j9xhy^_$jn2s0-R}iCQYU{ zbbZQlxWd=@e;tSO%xu~DpY1cI!)mC%*6`_UUU&R2V+^sMh7Pyyq)&9R9P-qP!}orx zuR$^TAO9IA{|>2#2l_u*#>n#Jy~K*m zGomAvMVm#HP32^c&IQR>({JPu76%i@t(eC3O9bL^)VE$40egipgBjG?^V~Ly+Zyvf zhv^l6_&%e9xvx^dpv#gR2)>E)kQ!7U-i&XznUSFv2*9FHyi`%vp%N1c{gnK|myTSZ zhM`3Z?Cf&hSMeG;vfx^pgliE)eCp=scm@#MW#GvLk7I>6tk2~XRXxp`eM+JM2lz}~$Ey9|PT#1HyG#4rST6ei9UrOOl zlc&$J^|SVV`s1?`boc5st$q4@5`bP}R@Ic+dTNSq>fmmI+^yTe{jCJW}TMGP*QbjI5?#qM0Px|g8WfMK^Yd&Nl-jF=v~CcBWx zA!X{*BXC3Jv3jSDFjdv#rbTIu>ejnOsC{PS@ELL|E}R5Xp%i3y|qT@eqK&E-!X37K9_ zM&@A1LCZAd)I^gXD<TLi$o%1KM0@P{ zT5NEhK-Y9~jc@$i1%_(WgZaAh;n_b{n$iCu)n`Pm4@ThW=L~>`-VyMdWadNjA00bb z>PsDzLi9dVHAE_I86`7+366LqTgad2OT?RY#Hyzcuopngf`su%@@)QLfYVfM&1tKv zJ6T?$zN)6bnq61e)xXFwAJd#ZS{R>3btj?PtCvfKs;x=`k(EO9SyT>HDmBej3WaK{ zDiij#m(SKUUkCebqyLlLK%z%6z*4CGwXI^73PZ|Jl23&nhO{Y;)%OjRX9$t69=s|D z89tRn^x|GoIc!b;!+8n`U7xvK#m9HmrqtKfkndlrCn-)clqR-{R3KDBZlP+cg{ZF9 zQYlpZY6`Wpn$Es9h9<5MI(@e6_)?Ylxp(7P_WImZV|*@pH?VTnsQPah&)3(*Xj?g6 z#a5jQ4RSc_OmAf_xhZOHTbW3*M*PE%Sy4^y4$a5Q@QMLFM|7ShXqT_TB5nUM~6vNWQM7?fgG~h)l zG_3T1Y+d)-)t2wRXZK9ODlVIt`5!on7|M_@llr8#2^OtkH_sp@B zr_3ma-vX6WCMn0MjLInhbVlRdjtg_+jDDj47b=!dGB(sgjFE%7` z$h{5bA7F?vIX1U{jzpKE8EDZ(#U6nAXl}N+sfPQr$Q$lYB5t_LM69aJKc5YA{TjY- z$Yx_~L>W(NQf)wVlG#Q`Cgp9+D-H3PxlnwA7|ZIp{!$lf$sucW+p$#1h^dU@A)X~f zD`%^mk)hmD19JP)cm5jVl23(OScPS#%OK_09%096*g{qMt)`RD*YEAB1jAcBqUW!6)12HPEzb}8>!5}k45lCg_nX&Q7 zh^Y)jHyk0{5V(b$QDZ7iDm2L&N#-^$R0BwhY%NHrcFTF7FiB2SMXEzl4p?S2MPW`! zF1URM^x95*-ODUofQN#`~?BpLEmXq88J3J+j!(~rGhMs%V)fM#VAEdK1;wu*3jRdMT2 zNaN*Z?L$5Sq$>l!GH80Zjl-x!p#|&Gw8?0r&7t>Bc@iVg#G_52{1JBO# z9Pex14XNZKJFq^<4F}uZP+YE{gmapnRmz!IW(bTh(713#V8nxOgrSK?62%=j-en5cwaMVeY z2}>mhgl~_5I%Gz0sR4oK?JH19%m`d>k3^lBFPF+g0%CH&$z2l~tD?!My9v9AvhM0l z7JzjIdvdG?D}-&{=~E^Rvhs9u%{Q1NW=BzWATlNnvk4MzqpWxIKCep z>@hKdHUo7J*{hHO8#T@yqfnm-fd$u~NY|VyYjgo!8JH7%Rcg7gh-`9lE(Iv7J*6rk z`>#2;i=Cqb=qIvZr}_gs^&p7DaYHJ2oG05oCg?;Hff90P|LkP(Q&2X! zRH6V1lL>^DA2{zMOVbn@ZsVIfq}L!@S)M4fH5Mg4Z+fUIBc4OskcKDpI-1+!sZtsA z9NET!5^SSDifjX`h{N~(ZmBcP?dHo%kE$4z5y_t#M8OP9$M7ClbqC)2(&fuz$=FM~ zub6OaJ2D)6*^#pK7o@YzImiS19Cm3Tv00kUYwpEeN+_5>M5HnyI)58U=hlRN{f-kUmZ!ZUie)$)W{H?= z<3)+K0U|})h?|@J#W*m=;DMMa`l$?5KQ=_I$cw6!%!+(%WA*Bm`lPY?Xx&L_&Q3vcsTT z!qbY+QFtVf${^{JQnHQFZqCSvpt#W)@>i6G!Q^tf zF9P}1eaq_pafd3V)Ep=%g)ZKJu(LABXluEeWk>$k%Rdzqd|BLrIIc1+q3eIW4%Bbm zI}Brxv9oI9AFsmP)xHIHTAeiXfBt|#I>4!4!SkK%MdmLrV%zWR)B^eCF`PU<0t{mVOis zVjdW0mMoTS(?QW~(t-v;b{zZ5P~@T@zxfW4V@Qh=w9LC)5h4|{B|3!{QyvtOnITGH zH0e$SF;s9(i`A}C4h{wx0A)cym~Z8AI8QdwSa~H>Z5I6JOm>z$@`GSo#VF#ngI&g>zZsq4cKBu7c+)Lo_eVpeYGwxjuf{4kyhBdCN zkM909m#S~;inkPw>tTq}$s?RQD~w`JaAX_7QKdbXc}%%_S2Sk;8AO=R5S`8Lqf1Q9wD<~Y5h8Fn)JFhFPDo{h zbIdjs{nyY5MHX}0zMeP17L3W4spIV%&8&T3JI$FznQ;`>M>4tWqyK}m$i=*m&Sy@8 z&xGK`636%+;lqv{dOXeA3c9fJF2uL=3P@9E;0PQA*#S4IOC*&2Y(;4ox}f|4u% zAX!aL1xZjv1rW|)jv^}n+RbYw+3_VmJx{ppL(UTr`^pIDkTx9V{1;vCZtOn`_FGQt zryITV#PL8Ol|ayuZ6YYhHWH+H8-Ln~9!=uF4`99M(r+YYzF!c_KlJgDt{DQWS7C&t z)P3j^bW$0KSZ$*j_F^Hb+`G-+*FW?(*vF~e7QJp=JGpBZ6dR=wCucqHy zzxKFY@KPmZG~-_B85ExjG#HQ(b2!s8+(-~%AqHTiMat{39`*h z1|}uB5xonhCgDsAxlM|ubKH2vg~ccuB#$=?6(Gt`laQt&+Y{3QTxNp0pdiWY zf#n2Y)CmE}3j|e9aOMh_w)UEYyWNSpd9qNLrjW|JPr2M&3(eyGf2wM#Qh2Y&V*#2V zm4U-@xpNjc%|dQ{(B#@PscUh*7XsQUa$^@}7@+4go_q^ImA_bCZ&_La zs6=r;+~yyu8reTi_sZjq8T<#Vqu1o(6@bRsch+72KDh29(()?3Bc%1@0%5<%*A&GJ znhN{o(G}dwpKnzH4Cbvrpuw&xYgIm&WR7phxAkxUQZgj@q(cCeY)Ag{h7i&iC!Zy9VK+Qy1=9TV zj_xwr4Es4CrGfCH(5*(ErGgt#q&eXj?iDtt0(vrgOz=xp6+;h+5m5=NL&mB$MLPQJ zK0Bx0OoNVoDm$E?C4J765>I$i88{5fg_EDWKPGHwc|#w@4}Z|JUeMfyhm{e%+Www~ z6eZ+C1cY*a;8S>e8vs}k5CZ@N05eoZB>(_lWM0)}flA9-(3ynZ_hja}jr`zM2FVc( zK+^Jsq+srT6*~u#-gimA$LZgI(HR1ok$|&602D#%{oDFC_D}16ls>U$=yJK7SYDFy zjT39`@?l==Ba=3f+A(#qc`)J^dwWRmUx0nyqmZ_w_LUiFA0w5P$HxhP%CJm)NZYWm z?D9zGq||cxB@0jqRjAI&30;!^$#e<;z)S(m%mCP06>a@*-+j`yt|iGyx^ok?S4Ebt zC7oExZQx4d;&DmAHZ(vz5Kj;`Xavw8_yK_T0QW&r{8cP5uhn|PVf5$NOIKH4Ger{^ z(8y==(pcJkeLmYy7mt}xY!uzH&n!u-?5 zYGI74mf0(6Vw$3+f})0!l4++)Khj51P|3}NEpJ8tV+(A;q}IOVmxFv$Kkc{KRajX) znLSI*x(x*#O=NvOL$Q|HT9(gttnb1CukOamiIdB$2G^^;{bC$NI5Kwj%5Us?nLI&u zMV&ZM2aywqjxwASf=el)DW_lzWvR;qlEcAeL@8V?Nc!!XD)OE3J@QTZT_tTwT;J+c zjn=KgFlpfBtJA8e2Tuf?j|sE78YV2~sw!UBCHB^z|Lm4`Hq6`=zGPL5IKINw?ENp^ zU+eK~3vsSp%QaiPkR@`fY|C)&>dNxX<1p#KLb@yRO39u1eO>dXX;{}HvnaJ$zh>+B z^vXjkLKH2OrNrcz;ZDhy+$SibG3f??hj#o3NAc5o;nv<599Hnko zETlpaT10jcYD9Jjq2jF%PPgaj81`#8ncMH?+tgHJuVq{54_F9gtyOaAaYV0cDwy_( z(ttZnRPEPCBS3n?0Ja;NQc$00aMq1#>jZs8SMrE2oo;D2-qnlg{%7$FCl$Qx-G zOkldEspB->E_)a76eKXBGo+oOGTj}XUG@WsS8Xw$apNCU0zG{_^c4?CTsoF6ZCRJn zwP7*WtzT71BWidpt)XP=tnYk_HeSBEveBu?WS4OJx3M&;uP>1hgLjU6$@fhMY>6}x zX#>*ttjB~Jyo+wK_YBs%YuyX!D;D2Ve@{Ji@&;6>bydwnM@LC!JadW;0_l`&>pcCR z`O&MtVA@I3T;VCHV6zTj(KD~8aXdP(05_g@SVe#?JzJL?_Qws;|B0M;xppweh#i0R z{L8k_hu+>4NcP(Lpw9fi2(C>eX5FYxhx#*E)~dnRIIa-k$FTtg2j(=k5AFJ0E zR{0pB8it-Zac@bVZ)f!lKfhoL$>gk`Cv4{?_ZBf0-~!$H!If*9-hUF+P%7e)|7L)+u^=V2>u` z?iby21k%6p^{dZ!BhzGaN`__18tfJRaF=_Sx`bcuBGmw=V}^F!vC0h#(`<5(pCb4W z7B8zSPzQ6DZKvFMiAG>?_$@QY!kuMhC(8s|RkC2CwHGz8T~eqab62se;6B%3wfF)< zhGw@laO$ppe_F_4DW%4m5K_pXwha{pIX%}VAjpyiu&e^1j_2JsbX{A>toamg$?n;c zb!x6yUe(kiW!R%{cdL-52kM~&qCAqI48L-7YOwIjd1SQ7^(>Ge5W$&CSupI((zhth zZYrClwC?rKKM8z;d{1QrcE6ru?=xS82D}jt_JnCz>A;pl7N-4*_p@t$-0~9GK@Q2+ z{hjGN#6Hkp1qsr0bA9<1-N)p%_18^n7bf|fckN3aT{68ky>v^vA9~yS7yB5g8JEG5 z!NZCP@)|CCX+|&n4H{^#!8<)RMt8J7-$;&UT~y8^T@_^_0hiD}l`0 z^A(MhKZifmU^P!?K5$tsZ9F_ar@zW_AxmU*WrI8!F2Ku$_MBOhx0kP9S)=9B@(wDR zj?06(Kx0Lf$v-41&9Yclw-G!;|IK*y@|Ts8 z(&%cD%*J=MvR%C!W7-+YX=gePP;ov+Ttu@oVP5gB2yV%fZ!7JGp8*z3YpRDyFtn+D*#1Ow$ZzwLw`!vAuepijL z++6l{=@k*hCn0O--6Xy5_jys?K%<7z352lFK2bym!$+V>?h(&3Q+nckSxX$s4>PTG zo}M0hB|u(tMe5iLx0{W*kw3fc$7L$)$k%*(BP}>`vzST6_vv%jraQR7#G6+99KQAD zo7?_VdZWjQE2pRs7e=^k@r1)I9&wde=&qV}3!i9L_1)W-OrK!X7P6~tm*$U`f}VE; z?Em78m0B(i@3JCqJdXcXmbEnH%5F-L^eh^Jd!@00e|4m_YAnu;j*AKiC9uvubRz?EoyW zSu0%YpZJ-7<#eO~jVHs-3*r@h_2;|bYwmoDu1PiZ!dHh**-4rgBdNgZBAlF>GJ2wd zdYhWxO@!g9>>%t!ePUTpNr)V5tQ7RRv|XCzH)=mK{G|O6OqjK? zDy!zZu3=Z>S(|=2mJv}tQ^;k6^cvoHiFA$wHFtKQ!P1^!yY#LylmV`x86g%b@m(QEfUGU_4s#H^`>S!rl^?MiG zQ8oqAr87wY)>9Zj4!}=<<3s^x5aAA(?&MDp|5G=oH!qeEQ&Li=oFMGdqMX0$!W@Cn z1~+S?>@;|6H@Kjdc)<7)ZCw$oW+ySdb3`#;gK#208dZIuH5zkbw^1{lSUh z^V8?D{_|@bU-mVxuOb|*j2*sPX6zvZEh;~swei3Ez(J`9jsB}BZ*%d}O~Ju?$Vp(I zkGPHWk{cWeiho(xl`vnO8LWul`{Tl`vp>iHe(7Bfkt`%eyt1~gC-hXAU#HIIzi0L! z^Q(zoxlY^7fJkPQ;2^C|{0~G4Ir=oNX%Amq^>Ye77$1%i1qWH<`l3YJ2c3L8&?MFa z|J44M*?7EFs7><<&3Yg^AaMV%vxkmQXw=c1eSK_-{ElsXzQY_=~0hGQ&>>>JKG# z(D#)np8h_*{fGr^&;rV1T&!>a^^5~JTS0vkgBEo}k%Q$Np?JLqTh_!KzOedFzY%p} z`nN$MECculvpqDzcDTaWe_%%upGb!;jHj6y+s5U2mk01q-$zT-sE_pHL6zGOr2ojd zGXL?Q+*pdrV6d%BbfhKB6cj`&%qQ@4G+O2~{SC56^X)+YCR0My@Anr=_caT?dwuc> z4)#M67|MG5G! zbAb{s6;g$%hVy|GSrBy%3#wpQyGl@f=w>@uo1HLGyqWKLE=2IIFxYVtiH-m_tXN^H z2FI!1V9l=ZMKyI-rUqGREr+LhgGa#O^!&u*9NS(9l#IZ$Dh_8VgP@U}IzWzaGCPw#J|1Yp*T3{QoP` zm)&a_Um>`e;6ip)IWuL5J3vi>#m`ly;yz%uzuf|PG>Og5Hc0`-a6^sBM z@`w9F*niq`w3Oj=I+DVKU%1)#G6Ff$I0U#iewN-ym#&X>Q_=vKa=Iw&$~_v8c4bKn z8k&vxl_SHcew}+995`iugx(jFj9`Zc7Pn4FF53oP5s*+EEB;V0HliwNnS>u9=|t}C z@$3NczL*kQ>`I3u%Bo|*H0-Dw@rFUalcqM7qJesL^y(hTT^=s4BJ1iv)XPnaopRgDTax@A zUJ0BSEGOy}q&i{ChLy3~RbB+ihP(MM5_~JewWgqK85sFmMS_HBn!dc^i;q z7w$%=8)NGBbFqIWw9bAu_SuBgs!r0;()`n)m+G}IteYXVwvf(@2W=j3w?W-=S&g;% zx90O)0n1O<4OC(8fuImC<(D^RPZg5@v^0O{o~XOoUhZ#G8>VgOqoe41Ubc03b#0vB zb;BvMJ*uw*Go~7`bMBCr{NA>mrA4+wxh?XqXt2a4%Vq%kkyuv3XtIe_n49pjJxBOw zC=PDB^~%>~+gq2pX6+oe;gyz%sm-e>Cdnp}tIk!s5jR^eBT|xM<%TkYmVW)Y`sk-j z>4l-|$gzuEU)1?$P+qkqFnANPCow~~o1kvFtVY)pZshfjg^lfGSxwZp9Q5m#Hxo7% z$cW;SG%4D1uVNX3vSCgjMTd!taYGiNxcql1^kEj0VrS9`;dkz}L zzWrRXhFZR?>&e z1F$^tKsA_eW|1H5NPf?m=kYn;Sh%xD&N`rl9vUhvjPeb*P<^iII=b{Z0fjM?oNy|A zja}27pIKYWU38XNk}JZ|jE{q;9mcEGj~liSRAoJ385=O8Ak>xEgB#pq_Y8FOc}l89 zJw6?aFvtEJw?d?I1KgEBpq1CujN^nT+ZA0NHMT-UdRwg8^XR?2sT`FXD>N@B+C=nE z-)oP-(H1Vciw1)Kg3R<^PmeC8p{JeHqkZ(I z$6GzAE0PPvxl>~YGD1$;(P(p^*8Me4Vt8eM*8yMw%m#oA&^iFG0gP}8q%kJ zcH2h{ckG8>W}T&FLOE8pfp}@8T%;l~p-DCq)LLYTCXBg6*=_=I1>67lua!B+{Qvxj zBoz^NBoz+q+bi^=+oz`Foz)Y5xjzb8Ze&+*gp-N{FN>Dlw0SR^uUT<5lk=SgGLn4a zDNHJK-aB@l{gX`76J-}_;);M&^IiwSj#|DV5HTktn{tj%`wNi`kD>S6^Xb5ID2FVR zjjM|Nk*5k3ssNB_PEQkM_51CZALSZT0Ao#GJn^IGuK@AcEMT6CYJaglr&K*YO~K{d znoWTr%ZRD;tJjIurQ`%(#%QD>o1wj#@$xkhKzvdNk|mp0UP*%C2$&U{qzlbQ!c}@< zJUo*mX?7;4DL|8eVZxp;D&2u;^M$T3t%@cp3Q5wEIA;Snjw&%`Qz3W4%r}i$gd(CT zvzR#qkmH1@`jbRt6H02l3G0=LlkD4HIXW0Gr(Uq{%1@*_fE>2oEg{EBxmjXtl#m2j_g1@J8QtNt$9Ep{ z+8d&t(_49%ulEbHP_eDM-;H!dP^?JZBfo3QH%4Y!@jhv0o6?LyAKsbLx7xLPIKQX>0#BiVJgIvCn z+(d|(RFVBMY|z z*U@G)*o$h$FC)!Sm4KV;x}Z3_`J9n=&EK=s@=j9F)4XS^oo$MSX{%vWW*YvI%%hn46HyCLmVdK~eBukCOR3*poX( zNp=wx@`Ih+Q!e>+bn@r7j>+j(rR*MmA6D)S>p3PjK4;zwPI{#$uR@LRDueg&t+`+M zq+>$TNGez1%0xG4Kw%vBK+ro2aLnFn{Soi+6Jn+3UB(qL>CVA_f&z?eO$hiJQ%a`{ z;GDIuyB=E&$`e`@8#s;>W?fcMn>dMHeyh{%fHKf*Pq#fs8JaCA26S_CXiI*_{_(b$ zV&iY&EfU?FtJ6RTq$2GQ+-y_YCS?tsKOO9}v3`%9|7bM88JxX|=sn?pGZnd}cpiD1 zP-iBfz{n<|smRFsPHzf!>Oxy)-Mupr_(lOnVI5S8IF0OfHP5V22fD;0fPIphsK*Jz z$~4rr;F;Y|XFB_)N3!B+n8gjQ%(Za%6rB#KR&;p$N($Nunpw_xfdk;szD#f2ez7?EqO?rAw#pcE6b7rskuJ@2a(f?MO3~3nCacq*~icg1BD?V9d zTk#Jg-ikSAJ3A6(IOq!}55WBRVPQ(~vyl|Fp8D}Kze;eK?g*zz1MgdsU`%2C@i~!7 z4yc;bb~OqTG%M<&!m_3b!FtRB+6E_j)`TC>vZHB7B8@;s5wG4lNTgDPI;2|>#LVLX zoCNX16d?|&R)n<3wjv-#Loh%yGZh+N1OsmeTy%29Fd%h66rmca?T98}_!&+lr>U}_ z8qF956FH8Sc%)!Y-1B}!$&RKSL^i>!CIk6Wrd z=8C{#OZ;=F0W^$AnGu<9nH;Jo1S30hWPp`oQX`-pQ(ZxlSY-5EtgW1!rF}>mC@M#D z(WWHMvp)>7#zD*^0L3^nrTeKAkPauo=l}Qnb8!R!6S;_)N()jcC>@clMQMy|D@s*l zF*DRXuk2VsDFDGq&D2~G6h-Bq&_3OZ9fz=Ow`EtpueKK%xz-U` z((M8`{whWHi7+*?hckx7RThF}EQ&e?0?_tyLhx6})>vqfT=wBiJNi44nMpEy7(D*i zJaU0Q|3@dBl!xM(Ln?r#*qb%#^fNznjVG^W(O(jIJUV}JG=zVyMLcy#6A)iy8i)LCZ!g1-XEyCyN{>=U zQYlCsk*!5)jBG1X=x;xFrnmipy`S^HcCB7z?@&vO4bVTIHg&(He8wb5K;y3>Civ?H zerTkFL;(L)XPUgs*EW+#RD^wzP92d}SqptxE3La%af9~GR zNOlv*%L|_)5;4fH9Ogo5K`IlGa^7m z035Q3h$;bVY{F=ql!u82{~Cp^FS`|&6%VDj?cibH5S=K zz*+wyRFi}3CJ>`TJc#|X)ZHZDq#_X+H#__vhuMa&-eycVN)h3Z*@_qzk*$h>`rB3* zm$}8%fF!|i!s$JfV?G0}^TEM^q?!(s5s&;=a2SN3>XLB+oBzxSt-45;M1=iSnC25w zXk;H#9uO+KYoM@3k&+VC*lMo~lv$7(3RZO4`+f7D-84IriAl&nK#UieA#VS1qbfM;1m%KM z=5e=)5Bv@uaE8Yy3$u#Phg2&*S!7%B4`!$3vnt-b#f3mGfPBBH6U?Gyi<_T%k3X?)WMa470?a?RI`|9}6Q=}eFUl8U1* zocd3W&-7@X)}#qZ6)|BYC>hBn<5_{gY@()>05T<;Mqms{aw2CnWCWaWT8)e+6OXHr zaR40jBNagon=H$5v$C2?>yZ%vZPVKIPY8fr6C5k9xm(;Xpa1ME+L5k2 z4_EPOUt67j-uhT>O!9I?olikQ{x*MZ0nq#CWQeq$qKQK)0is1V5u!#ma3Ug`ho}>^ z*~HN}R1OnR%zQ|smh^u{`y!^vilizc5>81-G7M~ZLW0b051cn4PG*S_z$o~TLPnB6 z$pf?DmvAtGz>P|X$ju4dM*^;hVM`z>AwH%-xPtf)Xf#t46=_ipkppF2Wm1AwX|tIj zO64HC48#tdj>pdb@#!LIq#{W=vI&29x9fAAB*u!E>5wKUw8#_9Vq_Cw(PR&ZOg}Fm zp-Ws5ah=iMyb%-3HLYp?#iWG8F;~}9+-lCxOnE@}>Ib>?(ymD+0U;+9=vOS8I+6?{ zzM9aSJeWvgb48RlrisWV)YKFoP&fsvmsA*Oz~KjI$uyeA57(e*|9xMuGrOeBNOmUe zW*4?bF=U4MJ|}ptigO|wI;0bTnt8toQ!M+i(@%`vBElZ8q2z4BP>VM4C`Oxrs3OjX zBBGpZhiF8h-h}RFC`q=M)lWU?){=svU+UPa6?^-vrCt5H>|R%F1)PtYL^7dy5Ffd; zpv(!fqN*e+NV09-q-HQ6Mw`N@Y^&Vw+W&XG#2BLo%z`H(R`;5xif~VmS+yIvkn14> zHP00R$ROE>8@c95C!{YUX>gU%i zKPHY2MM$CHF@Yf!pui%VXu>0#0Rlxf4pD@_EL(u>H8vs2C#bgxYX9(LEuM9j2|%;# zprEHNpgQ&p&}kD!)eY3e%~wS zm7Zzwq-o!qb?hJjc`*J$@l}l~5xpc8c-+Fdc}AotXsqbobc<3t~* z-XRZdQhpyP&+1FR<~GcF*_pH>GJloz$GVhq+KCO-N{wCMLwl6BLhR=cZFDn0G{aD+0WP2+`)7 z=CDwoE7aUTxdre zOA?7>tW8NL$3ZV{+ev3l)*fHl5U^64J@+_(q4M%H>7d{8^1%lQAC~1wA*3UgDvvpL z2bIX)Qw~8ZfXoSUlQ>Ee2qgdj&=k?k0e~+U&C+)JeoNc3vSl3GM~-fGvhCwGHga>^ zb0jh|9!9fA5#A<-iG>nifD0pB0BKx+0fGr}k8l7#|AmD5=y^?vMF(@xbjwagBIvEx zIj-f3#iDfRLk#QI*IKzojw5IH)P8JDb!f-cR8l0Jx+ke*rGp%ICbFk9e4)ESz zGJ}BDW$hd0tG7cUudv&N3pI+gEfw-Nb$W}g)>zv6WIb(dx_4Qu&;?{kY?R^_BrLGh z8wT}kKNk~npiy|C{GD7c&~>V+>geg|Qz0tqG%Xvies9ax4q-7PRkm*JU)!|~&z_#6 zW&1TcYHTU)_P)_Ew_#u#OSHRh*4BK#<@>|twX;Kq#DNrz6w#Rx;5!doZa~lXwRF00 zdO8oijQ}|p8(FrW)43|RJ8ft(`?(siG9yiQJ#f1rZD zv1@14g@|MZPOuvQlef*u1T%`{s(J#KmzqyYl`N?dOS^k1v{`1qj#)$bX2!`0HZ_FJ zcTHCn@W$L_UhnZM%T>;wzP*qH81^eNfBsiyy>Dny!E zO`R@GC@8&J!c-(r%w+AJr!Lf`B}`fJz)U*2xrmmnVbZ{p?zU`GgeX)ZdHY+HTWx)9 zRDVWl%>QRcEYLVvtQ>%dsm>H`l?$N{gzgpF4HmatP)Q@H-@iOi$m1`l1fxkNGeL@j-(`2BYEGJc1-|5 zKje3T;dzN1Z!h^uW;!2mfzK_w;5T=VDrY<@x&ex6Gd+g&+>V$EL{e~OPof;~N-PC= zCT4;>5vN4DjO9jR#>j!4tVxe)b$)Ma^43#3XZx*1*R1nmu;GNom`IJH;kDtRl|2Gi z|9bvSBQGRP@zn8XyUuCjk**6_BL}Pw=K3#0`>ASUENqCNu{Sw8YN@d_jyl zx~SWYv#chMzX`Iy#$FN+(ko??`Z|t}n?y(#kuphwP)SD;hcAx@kr;DuganeHR8o-y zkjgod5>_rpmMx9BNMwF^*1w#$dpyytSFW6PuW-yTf`Uo-D=C>WG=0Bmsa5G!DFM^AtvK|u9nEX0B_WkG7zJ>8kL9t+uVjJ+iurKid!Yj-IQbH0$kHDyU4 zP)Q?!+n3M4GR7-$Glb4{sDK(vhSjG`Z#SU{NXh z-!btBV9H3`BN2j?VsnF5Mb%PEC=Cd^Yzs}Z1|m&W!(_nt?49^zDZNuRR-BxJ-JgSb zKq-_&0+n(kaQN|fH%br(Qbr{aKqVZB5vi3UBx0s=&99-Z@ay;fyAsx|<{IaJ#K93* zB_&;DK21}fGw(Pe^dF8%g!anU++a*s%8}f}klD5$HUW9V97x3UJ`bcrSHKQeZ4%Cl z_iKZ(uEeDDPT5=LF2#q<8T5%uQj#WAXsyje7Ik?3LkdtWoF@lBFYp^`^J(vQ>B($%TL z)1@Cio77)BZD!{qP}`D{LZK>0Bvh?(M?x$v?aHuVODH)x^*l&vW>jQNB$fQ7s{1*T zt5~(3+rp|!QzPSl>P{6-&gXRmtVPf+Xmc6=pxVV5TGKgbGM>4KASP^j>C@KjZVg3cWK7rvwQe98fFRiA67) z=$)}oIhcYCKA{V8REYK_ctH&F-@WvMlmwlYsrUa1Gh6@*A8`K9N&>)2u{l#jvt_^7 zUhQ^Rny5{IXj?}D29^PBw-Di=|3?1jv-D0`gtD3YnwbzOPpF+)z_pz8<_F=<`j`MT zNl5}wDo02_Smo{r0CQAKHYDXl(E0g}6c|Eh?0H zN&ceI`eKfzzI+0-5h`b-aBT-YJ_8p(xP1@Epy=lCo@9)JlNkp^Gc;5s-W>f>ZQX1w z*;j$CzSP9MXGsVp&XQ3|oF$@_2T5gT*?SqSBDY8GYKgA= zVXjAI{Q>k{Y4Kld#g7>h_sk(+Z%_q^yumg2)_`VVLD8sdiSnUJ5n&x&SB4tA!WOJ- zTQ2WSUf#L)@Q0_lLoxZlewyfSNc)nKBB7Z(ebuty|0MS958SaWb5J`2fonMFBoL8~ zB_%{!J&&(nefIJ>=>t*{o?MA{x53Xn=+nZ4uG0Jj0O2W#1S_!S&>~S35Vkf&S=E^Y zPF?0iOi?Tk*JtwZuh-q?G-R~3JpMe0L*&<}hH?ib3z)dQ&9-^Ck7`kC?20gx3 zi%o^XewF9%@IM29(%h|2KmEJKr@Ht1B$KG5j!ggk`t1{VoFyidIZI3_a+aA^XC(J! z>uD4JnDTV>TW2U z{AcHX53V1bPrLu+&tIYbB_)JHKac-!+ra?M1a92q)BvO;P^ik036-lHkx+-rZ91PA zejp{GUnTXQLOfwktpH5Wswz+59L`CqSV@|zVE5Yuwm}kG^y1anS|yqg4GR`?Ey;}m z3J3lf%R$M~J7rgmASO4X<~V#%G9y7xC6+Nce1xYF5ZELYsHBlpmC77RRIBolgKzrJ zmA#xLT%8{W-IGdEnM=ttxE!8$YF()Z9Of)ckO>-jH*r`OrW7gnbhAt)2bAk*#lUYcE`6&KnHs?dL8#0ZxcJ z)@}{T=|Ju+VUAZ}Cj*jb379S^=N(^{%_$BftXkVP%{-_?cC#C#XytasV}Sbv4mvp$ z5kKoC=Yu=rPA+;Ounq~(Dk(?+KKW;{)W1dZl}}$X_!I4hiflh?%JzFpdwC*T-r&}D zxX4U%ll%znk^Q!IrbT%4ayAZL;QCjXz*U@|2}mU+TwvJN?>x*mE5bBt@_G-zqz6ej zk2bnackEZdpRXk3EIm_}L!5}o%_*Yl=#&9OwVm|93>?Ck8NTcjfd-@`38YPh1JHV~}33MtcBM@l5`VvsKoFyQXIZHq(a+ZNsXCyrIdO~#nW(ltT z?a8k`?%R?;`d>j`Q(^dOpX{X%r>T_pG_@U52i-I4 z7k8-slrtJsQ|woNTCMTBeqn2*?%cMD!Qc(MA9KaSsCe7NoHMw>gHA}Bvzi;UL5hh_ zAXQ}V-omOKEW%G1WSlwPl*#28j(wA0ZI93<*kg!83p|$p>M{9#ladplQRgh&+1v!JJ$R;@} z(kv4&B%Xr2H?0~2aG)TG_^iEO=_EXoFYQoX$;VONX*~=oW-b72Cg_4xf~whcsm?Od zD@P*}PO_gZ#=;+yzr{|EU$J3bs~0RuvqsZ6y5J^hn4l*zBuonN&#p<~?TS#)*+%V5 zl`?u&19U&8v18?hx+kqk=cyaJXnil;{9n0eXwjj$jV6lN)+x*N`fX$l`%k!W_i*zv z_WUA2JImU=3tSc8TCKafA9whoUmoj2$G$(}Vb9^y3FA!p2Ur5>ldjE_Z#Rh(AQhx9 zq&ujiS39W{Ab+qtFY@e5=Z?@le*}3yD-W#a8jVT6bI%RijlO%Bl^x<`cQmX+*<>RyA z`LcTVi?5w~rY^6NYTr(&5$mnmM_*4-c1T5o2YrP~uO(MYJEipA@0WJeKR54~_50Q$ zZ28umI(Jc*7JOy{5bTKUsjIf<=R2?iXMZcSkq9*e1rHwCP|W;aN+`AY5+k$?Dd!@=H*d4LY4kl`X4m-X;)p+#k=1yx{b$$&_L9{PQM}17$sJ{;@L!7cMJG@ERfI>| z|809TGL9O!cn$g+@Lq&>#`E=HZ)n$=N8bjp`h)v3-Oih^u%`L0^}_ua%?CDr9m@?A zpbR%`c+hK)CG`~Vs;{$JTk-=B;;VNz>2|lZ*yzY{%*4F5w2TZ!;?%dMmRbobfj7g&TV zrJ4k|jb&d)y9HfYbq$=Wn>N_3DHX+{YixBp*Lp10UI3737XABbY+aL&tz{4fgmIoA zQ_!TfPZcIXMHnbB;+hO(X@yjMK0B`ITX%fy?rXm#gMZAdRdWwiW>G?uY1%S?D6^`l z2rKRwIY5E2y#KNE`7gN0Xl6i@AY4RAx&kz-Ys;##S^q|xZI&lc{kiZ&@gM1Yr!tNW(fIaOqZ5! zqa_7$hPz}p29>X5@Vt(ym_#9I?ALjsQEV34jws*>@KY5UM68O3Vyd$>x31`-I_4fw zB{PqPxs;0?QuEI7U03@`%D0J7;ut6?9-V0*VMxW;?-6`y^ky%Oq6(se&%iQ@v`sReFRr~h2h}qBCjPgorZtB z>UHn`mAUqbw-uO@^J+_{!M%N~Uu(`Bh%k*Y~yOQL$0F@kEWg?*+$I z%5lDGv32amJizGmW`LMpUAvUG-nV7?~2iW-etFAN8e(Qp18^zRbjjLOK&ai$;I zn1_0Bh%STi3WSj@lq@CE`k1+?3i4w;z zQ8SQ*3=5!%kS=Fa%hUVaFeljG7FkW3%uB`zSEor+gG+F;5ihC-D=d**nHj3mrds_X zNA6F8>6ZDb*MWMa5~PwD#M>-yzVxp4r`v^N{TZ?+9fI%ZcJ*IR1V#s(JoRs zbfZ(dk#aX4v`cUaEzukRK8cOWf>&~}aZ}#nK$Xw zh|sCWtH#NzYF?f zDGO;ZQ`4sDQ^q@;5a~DnP50VnfEt#}4Lx_F++eNX$(}TMWJYbW&G}c||MU6rW{Rj3 z4qj9Ek725&`@z(!=xM*|({H0qp6E2EWQO>%&re-<2vpctMZFnf@REuPZcKugDGs_p z2wtVQ=|&`YCFUCs;H4BNx&aAZpt#bFQSczeOE*`+h!ii~9{{kxiM$v%ir*V>5?MQM zSz@zpebqhBV_I7>Gnn>gQ>kOa?<-n8GK1t;arU_;KK-Mr_7AkL9c;`yQOzuwx^o_E zaA8vBq<^0(hW%O za{yx!yL5QKqELl$=>~*%Q}ilv7`PMM@`$Jfi>L>H$&jC8QuBJAIIx%*`0*hRtdhA0 z6{QGJ0+sH~DnlO${Y9dJls5g5QAarF=1-4RMEO;Bg=y;1sp)E|FmzJB93KnYBp(c1 z_{(AbIPoqk(grB%Jo<@x5b9<~?{b%FPpE@S;5F${5YW!d9Le37IW0`O5CNN@CJpM+ zt1_l&ppwu^jk2O3rYbD6u>V-Ktm0(3Nh7b}(R(9*T@H|(Mg?_d(-D{kFMxX4QT zCrZ$`;{iG|bL=P8s86M<)Tz`_7E!xhguo*iAwaN_X%1CkT+k*AL?rFm(xSHQV9FF} z+SSb@K(6Q<*#6d~@qy!iB6Em<&dfWad?bb!q8w8#?x#F?60{(2G@|MBdDXpQN3+tX z>B2QNS{kk=C!h=hppniHyKlf11_fa0m)_$l-ChhpzyXW{%m&xVf&)r79CXC$6cGbGC^H8MyVd z0th8T0#HszWh0^`b?dT=vxE%Obv)FOJ?v7$7lHfRD=oK_SQuG^^prV^kS&}J~Q6kwN&-l zz2a7KEf>@i-sk!sgh@t)3TG#Dj%d}YQqt8@X;oo6fo4w68R*-ZW`;C78BgAlU;XJu zQ#~!m|NmZ7tGW2HWd@D)nWBqwKt3>GCj%c@9>RUVJ zgumBb$66n!)@@(bo)0_HdKMLPCvY|08Y*8~+w93BtaQuHDuRCPMSr{chm0Cw)4r5E z9x){|cb{0-wb#t*jwPgIc`wNNm`eaamdqh+Nw>{)kbmZ*WV)#VndXkt*t&zf2{ReN z^^$H>$W(yZm&}+lFcaj6cosi#WMjqcudrPF*1``Ndk*SQE!ZY}VU8h5ewn^-;Az0J ztxbwui*p}2o>LHg&&;O1d+N^o&uF_ErYa>fSH1cY6U;7gD$2*-7B_O$T2CoU@?Th$fZH##!0L z6oh1kg1HFc;ckarSBX*U?bJV1s$}zB(;}adwB~=YC_N!w856&pAO27imu@b%dEik^ zlgP_N#V$-NN|rMoYdMM$%mGorz@-(41W`y60QO0O7N$Rypw9)$-L(!-nQJU8-=}hz zFu=g&`4?#4e-UB@I}h-HYoF@AVE@~9&kC6`yy|};!&ts``BlT>gU4(AZm6uYmEV?+mWv*Gzwh+8}Q3hQ0 z_r));+glL)*e0j~m&`WP#$|cUW@Z5HSD*k~wN<-BOA3SxvPo;h6Mm)5t0lbRPs6aI zwryde{X51}zhv1=-%=Ddn~EB^GDsV+DHGG6G7Uo5T#6L}1Z_Rl*))~~D@XmVJ8K}# z8Q}Vo%w`#O9IhT51PEo%e+&5)hl(m(rl2J%l@^WT$TF51&^vxQ_{Qu-G9yf1gZZ2V z761CpE`kiY9dcEdKz2gIA!Jo;q$O04r8b=WoR8=%kn))RzHfsHmw|8|n)V??AJ|8! zo_i;U8;rZQeZoxP_tv{--Z$>!uxL*PCqxE`Ojud zc4o)3Ra3|zKie1RFrRZ+1n&RQH`tn;gd-<2RCRjb3e)absC6Jq{(*UVjRF(20@@T| zrnF$@ojBtskFz3|Gh^wskiLV8b&%!2?nX>ZqUKZ{J2G0NKO@oKcMU>m7}?r+(;n+@ zEI$>sQ;zn$A&klYXgD56&P#28CN_v(-@h=;WgI-BCLN!511twK#~cVR)WrYSm+Ihz z1tnU@EJ4YCHb54buiGdtS=dCjN1Mw2o9!+3)c*ZN6L;b?m!W55oPP3PvSl`gVq4Jn zAF2RnLRcdl05dwah0KYJFd3P8g^jU1nl9x}x!I!EFEd_717OfU4#AbHMe8%9l_ebe zP8JYoN#rG$9J8zLO`67}vt$p?3qO>U6qu43$KPkRk#mK~nNd&LSpPTI2Lwir3)+wi zW&qn=81Sa2-}idsiSPX%Lp_b&W`x*g*yXWj%GIj6fLc%#k{REbcY^NIvf2@ylgOVI z1k#=2nIVcTxg+b!y7~{d%KyE>IAB!INrC$P$tN)dQWVZ(%n6z(wa6L3g0!uY1Sk^~ zGi~g)r29STH1FC|YMSwH^BO9euGte=K7n(~>ogftp^|FN~(aC@Q zhu20$zhwOxGg;`yj3?{MoDg;W!4w8KsAN5!cCaS)vv%Ci=u4SckjCv{8CpWvBgjgHvr^H;Qzo*f)Ow?;eQC4(hY*jbR!_H z-H`l!JH5>4l0Z5q*S8zDA)tB#m^!}9UiLin1^387D3cXjB1h~Gi4u0>011HT!ES-| zDRb{%K@FK10RJPmUdZV{F=8Z6?28&erz;m=l;?AFU;U3 zPiHwM9HZ`4g?0uduw+H`*0730*w@(4jiE1hee+-(K*G2P0Z+zNyuDEPz=ezpvk1d; z=_#wE1|ktHz;@UL5LFc@X;V~|t65TzBFx|YN^cL16?D^@V(-pjzU0-O_Gj~+iCSz7 zjEBnK!WkJN%P2&hB8d0gyARbQ000mW0{{d7LR3^I003`wFYBGa8OXQT9_rf)XSoB2!BbTF}4 zA1bc`%?!^~SuD`ZrrhK1HkR11FvIhgYkLcnxY1Z0?hLVwHuvQ~>sT4(<+NmDjPh3p z8AFW9s@+4ghLox-bVJRmRZ3+eY^X>b-P{|AnV0|o833A@05G-!cKfc~{kFE-+tRXi zBw6>>+im}Dj%{_>}t3%eY`&JYM zQDvrxi%r!*LR_gbFsPcc0u?aBd6Ao{$_lo+DlDuk7OcEuE*-zQlxV9F-LQX+zsd!8 zUl-F<>CyD`_EbgPsy2q6ev4Wih?j(9FsxB8{5&8BztSASgfVdQmM7Wa@!@r zAM0-|u-{d>rHtUONeTc?sUDaI*qH!!>I_==f5~P`MQtgNut4Un7Wd{$50azEW9tld~rL<{7vSz%m3QBgQ zsH58JHBAafRR^d`sGvRn(6!XjdDNr|B8CYU8<{3M6$(_@k+3Q4fZEQnkf+?MxU+O$ z-LA?hq_mxe@MCa*sH%tnm3eMh3&IrOw63>~0gJ&(E8$bkc}8hpZ0Kg0|1+Zn7TMag zovNozw}7TqQPam$d}-^4R9*n5Gs23P7@88}IV5HrA&d=Wui=C40^M}#9ke73PrFT~ zSf>{JOOOeuR~48rg<0(I=WuF=JtL42ubBtMw}yWKa$7~5eavVpscB(p87@1rMobY@ zniuv7c1wmFs%u3np|%29r)sPmoPS!CO?~6hVA`Dq;avI~x8kzGSp1=?k3fsXMULY| zUNY7)4Tx^~kZf)P|1-_MO37HR1^ZzP2yP_uFC@v=Zd%Ejsz&ftnr{X=jQ1 zPeYvCwCTkC2%iI@pOWeXhyw~f2h4&M0l%=xAXvF2!7hP4+64ytH7zmAS8rTcu)i|A z4D*zausFkif;!3}Y{8Fp-;aN~Jq6uHBgNKdnL#)kej5kN)oIzen5t<%Shb#TG8~Vd z(b~jQ7(1>pUcI}EVwVr^{;t;p&(C$Gt?Li}PiMFCW(ox=goWxuTz`hTV<& zUde6xm14WK^SDWx44AXa?@{KT*|H!NYThvaqbCN2IE`*$>)sW0fjUkH2%Q@?x&#U; z^Gj}@cI*3ay0S`2QtUqV1;C0=`@DUFja`0?MUU5_=-IAUY}jgM8yZ!ktLP~sVPl5& z?s+=>bYnyxlg>KCj&3FBFp z)VQ!zio$h6`QlXM=+hmxfxEx)Z2pe@yz$z)wJnU&!;UJqurDAs`~p0 zYo_Ka%5mM+RFPhEAJMKIjvb)O7Ly!}_k*~QY4uv%-KdvpX;IP=8vI(y%4&kyaIX|! zY$aZe1lt)dzG|(|-5_D*-WrcFxv|$*L-!Mo@3HTc-OKnM;eF~a-t}^GuU+r@?-!BM z34$xau}al_S69F1(x3_JYioO~YiY47%U)j{@1DJD*njy$^9PO0(_)e+E+(+x1Zga zdRjvgw0qOd)cnnG>z{F%#Bk|3r7_R=-tU)KkKxh~i~Ilmtbz|Z{eZ869iRWV^_U9Y znzwlk`a1|-uOm3|{p2@MnB`H}Pdnxm!qVf5Y;(oVw%UkLzyi^kRqPgEwcQOPOrMd8gD+DX7%r0^(ZvW}0lha^ja9epY#a3p# zliG*1)iBrAr7CV~|LH}ClTvN?UyZMRzwn}h@`6KMS@C*^I_u)kmasT_s&P0j4$(5n z6ih|L;;{~BN@W+gkO~F5JM&!Av+ku{Glqw1t$7pm)kQj!V~kA8wp$AEGcIbN1{AHe6~#^ zua(Fq>2WDrMS<{f!oaMsm*Kc+E5Ca5uhr6l9gYwDd|r9Dcz}I%O>g-4VGx9KEJ21%BRAkR@iJtIF28i_ zoi>kL3LoogHmr)eDjgM6_4SLjRdBIX>vZ9OWEt(3_+p!!cU^5d~c58)2@#ja^5$kl^)YRE_gp@pxm*w~qIvoufZoMJz~Hs4TW zuCTXaREu@C^S0yY3B>EP5q&FYQfn{wOr{z0bIsigc$$t=QL#Oc_|sG|$ndN0v6&R} zcIgEc$K^47ve)?5HqNa!>|<;*mxJv=tBS7}#Ai8|@~!xiRjDl%7e$!XC5TO7xw`WY zHp-hR{_1~m^05(}j~r^X0r^;a*l;dZMXt<7n$JHWIqsCl`Wng0J6{J~x*P_0Y^LgZ z`o#*0`iY1-2ZmV-O4gNGm$0w(&IaTJ-V%-x2io@U3R~9|6(W!CE39NBAM;flyY>#^ zL=nBr!Sn!ccB4;rb-4bi47*N4DjZq2hTO5*5S}SJ15NRpE^6$Gg>~y>J_Z-)@zDf- zokLz2unxOpVGue~y2rpvRU@@jh=1QF#;#FVu?{QJG27R%Y}`C@!^Zs#g67EX$d9o) z8gb3qsnI4eKlWw2V_l)7i~kSu#M{^^u2ZD5QFWq4I_>kg!svlo5H3F&l^ZmC|7@;Z z09;f!u+DF8OU}8%llNX+;UD2U7Y3_C-iEPTv?t^07o8^_Oas> z*sMRuc5ew_Rn9 zXrd%O;RQMXdB+Zh2mHk(AHbNJYx%I{HEDjTMoD1&v{Z*ifnT3`Ld zFUjCP_!=o`t`8-HJ-0*^A~#t^$r?81BF^BAWKwOkPsP<9Tk=J%DppW~FUtaK^b=?` zj0~N5|9VivuyKD8I$njJ4kCzCY17rTRTSGXp0JXtk=Jj3aOya7tSrQ_ThY1P zse%F707SvC5#xiy7^g16fD-XgFOnMJPA?bqyN>bHamFCXjuK`f2=|d=BJj&H*BmkQ zpEH4EBO(9<0Hcm&lmD1XEkupmRfp$D+M$zmtNUjQdqc{G7;91&U*%*mUN2bKS**~2 zq=Fc@D|5-$UzylQa#dripKWiKrE71KFc!s*E>4*44)aVtrVkKs zzu5kMK90(84kDW@MZ4we z9o2_5ITQ@!K~DB0@=N`72$P_y6z9x7%(;U*n!ht{o{CS4GF1S=J8ck)gpCRIxBqR- z@$GUX`O{q%w$6fsjA>ZjVyK@KMxCvj|8Zu-&3JUT7r0NRcSd=N}Cl zYZm1U99R2}k-PlT19hpCo_r?LgVhJy062IhO+UFegT+l^S(@7S#=1&*TOshZ1y8y^ zPiTitDem3dVi?TqK(eEuKoNAs@KW&%LsUj(i!umz?KtwN4c&#?GQB~Z0za5Lv8G*Q zuuv9d;8b+O88ZQyUcgjrV7bI{1z!yXhW+l{tYM`(F1f>+?9^n;q%tYfKqM5YR=~X) z(=cN?US(KEe7!EE0r2Mqg40!d#--S!7sxOp-CHfoll4i;6jt&?Z5oE7QLjIWXr;yKK-> z#)UFvWK#xT9$4W2MqT@6y*IPHh+llO$A8IDpLE|K=iC}BIY>6FfYV2L_gDGHqA0m)oOtc(_r zqi?${UoS-7TQbW_56&nVk2QllgItew(3F*-VmSn8O;Sb_A#tj>>`#u|HmQg6V1Y9{ z);O;|`VKklz4k46+QemGPU51m_k99l1NQX;Z zwN#j(SgE3luQLt+;i$+V|3kL0i1F(25EswM9ZvHh&kL6ou5RJDV^%9-{+N3Zg*vSw z@`m%zzQFs=&DAQkq-Qx*0~5F&`!ifE@#JesWyz_3>>8d9>2@B7@qAM{Lt4>%jk? z7P+OwF5KTnW-;v9IzCWTsF~v*snfpUcmZI@^Xn}t@)8pJNfac;+v)@0{gO`_hsXY~ z5<19^;YKs8(=VSwljNrN@af~9Gx6C{2I@4H=hs25ko{Oy3Ek#nE`RnXG zH!1A1RBS^$F%#TMkM&@u5xQB~BneSgmM-zo?kixCVZr4d z+?nwTQm`5G#5r!QV0O+@otNCFA!g}0$6(Cz17h9RH)qfuFtTpqxxM_C2Ca>UP~Nai z;n0YYRMIBAk!c~$)sF|4(RXffIZdhxb#W~LXFqSb9?B}m46PnS zvZg42Ds4qIi*5*YMX}y@%KLM&&hepE)aO1XMX}>Y4~5@Km^nXn8lrPgkFOh-H5664 zHmxf2-D$l2E#m?F#8$r3<3m}0wgB|CzO9X2WsPO&x0`-4(wx%y<3d+VJmhVOVr*si z9=u$}p2k|x_&YHaT;Tz^wp#0L#?{|FF~x$q~3$a>kna2$yDggA4-M zqLB4HQgxneAn)Bya9P|Pxaqs^7E8xz&Ay@?h%+k>0SjgS=t4;z<`5r$eS_!`)~%~w z^osWkO`AQF3#tFR61KRM|MhE&b?|Cl&}Vi$e0&Tu?V_;ss_xPE*6y3<)F(pDGzMPo zU}W8z#?!w}IIGqs&ywnor~UzGaFV|13pPGnou=r0(|6Q8eCjp8e5?Yte4i!Yve8u{ z-dM|?ugz_u3?X_Wh^|gyN9}k7cBeM)1(7WI6Rr3nd`>IVvY72iJa7{pn$|j|rox}# zUC*sY{RkRF?@OM8t|Ipb3e{=x$ca+80z?X{8uuH&XB_C|_Heh4eIqnangpB1^{xFx z&@ZvAvC^^fd(}ZtQn-8Kf^{0;%}|f+5lj#(?7da=HY1OiJC{VWS^0|pgW`Y(a{*`O z!Ws?b288Vb-y&=ly}rWzLiwtRy^C690H%|4#@mWFy_;FR&gU%a!+R(MbL$!`2WZ(5$w*`s#50fGvCLx%zXEonSw9!oB}aWPbTj7S_`+8%Y*bgi zy}#t<304A)c=HL1oRR)6C^<=A|AY1%RU2UFS7Wh;&;=eI+Y#n>vEvclNPe0zb-~|7 zn&@JP;%w%tF($TRwd&_II!wGAR&7|FcQH5ru&=gjw)HE!b|7|kt|G%Vw&$N(BK{ay zjS+Mw8gzeEjI8nD)+eVLr4K2gX|7(yHW*8Aa5M+pJ>n*DW&0ETmk5I(i zT30WZtHaAToTwKvh_DH)$)gZ|q6QkO>SODOQjIXlun??XY-6HnFr}c<)6QWUwMd#Z z(;83AU#)hN!<1Xz{`9vVJxxDXPw`qb&4#VzMjcn(*`Da%t}vd>Wa2tdN;c+LuY2`9 zSjN17bk^pj66|h6OX1W|S}|*E?rUg<%n9Obz}F_Op?<~v z?O_`b@T+-Z>EKR@#F$gI?Cc;|X$QL=>BYVCu9`;h%;~xVq=0y_c111&y|RD%w!n zcIt)D)SOow9yExjfelw1ykQHsHdo#xvxzD0tPP*}>4OJJO{YP~{IAdmk|=`f!kMxT z{b;R_WYdtzDs_auMp#3*16sBnuz zU;A<5n~nS!>oP>bgr_3qSokQ_97r*F28jw=Nc`kHo%phVf7}DCE-FpC|7$T&X7M=K z-h0h&rvh6MNo!@jaEo7Qh#-5=6EPpd2J18*FXZv!>#h-SjufBWS^;Nd;bGMTm4Sdj zh5b?|PQ91zjr!u&8w;~F2}6p=D!V`$CyePuKt`#^EV`lI+2YJt$n6T zS#%4s37E+$1BDE9RqrvraOyZyy>S2PlzmG2%np^Txt5Cf_sxe*cImXC7 z1@!#R05t*g)DP4)0NigjNcnHT|6mDEE8NlZ(h1GEF=>NmgVtjA9g z6tvujZ)qqZ*8pzI5XPIOj+^G8D^Q+{;1Xqxs)|)%naBlOC~x9zFgkgeMAIKn{KIqOA+#`-sT#mw3w#ruwe&#fhyCWu3Q$5?1d6OiWE_!UTJ#9d~P9w z;I9+ZHS8*E7?BkQphzGet5<%^0d{pBLp|8KJOZS^-AK3TTbdAYb#Fmi09#OoSohNl zC<1rF+Q{1Z(}%JvBIZxCqnZ)qemmmaPmoCX)8?|XIaEKN+AGSsG<$xis34%JLL#yy zF3wRPcjRrx6t=}H)rUNLL8=M=O@p>Ge}4%tbrZ$gfI<@i%rRmRY=)hTH5?$atV1>2 zZT@7yfo^Jo21)#9sBC%sy`x+C!0%&GHvD2bEuGC6vwoUJ;<`4amqsA=HB@#$bZ&!X zhfeWCZKCwO8{5ko8B29sa-UYJ#kY{^dG5YuPCcMxjGuOiywDgw*XH2tHLf>&dJ|E~ zh_MJ(fXM)d$>j@iIVOzdS6Mj;*YXqu$*0C388RXkWspsyEGh#rz-3q}4AZb-2v>HM zRd~O}4Pp>%3zi~@Y%>B;D3pTpD)zqx6~=JZRNE@C_~WSRd|A@p5)(z+gk=~RftheB zFj)qwT#yasTLiY1shA-|>&ep);TdsiLNKPx9Cn2*aEOXVOhQd^FsNHj?1BEK%8lSs zv6KyH?YK2!!Wk%K3d{)t$JYTrTw*dHW5Hpn6dcAjvqt?#^Laadi^tp>srNaYg=XmL zM?b!)5|~Vt878*#aYl|Ia|8{(Xzzy`Gs-My1$!PZvq7Ptl60&YRKAX^Bx5G4jT zUo#+?YzTXaicvNaYOt%$p@LNgg-mt~Ra(EMW&z`N$QIZxQ=<6=jMelXx*beG<5uBm zL%t~-$X4^A16QZ&l5Hx)KXR5dP!azu4KrZ*e)XAajM%GFu+7gKdH9wVXc@!7L2h;= zt~a}M?#T0B{NmA~N>O=td#edGbvY2(C7pN2jPDK5^aL_w(+J^yJ5 zg}OyrQT*pcr|Z2a%F&d$J%KPq3`Jcy*tN%WP2~{OVlBw>Hs8T#o>}u+!C`oKm z%^uO5z-+iiuX&eUx`sZ@Ij0d8SJ4)t9ISD$n*o0AZq6e9oY~6I`@T1_l5ZkQU->H& zsd0Bx7kq64Q4 zQ{|srZJr(zmmmE1?{t$Jm=W<+7qT%FF**mKsxC7HGQu)kh%D;Zrs)lF3wy_9h@}4l zaM0c2w--a#mrzJy#*ziB3ZjUbWk?@VuXUP0@XxiM$(TC_GqwBXikm>our`BBVc;Vs2yvai5Y0v; z{)FVeHdPO3R+|;xhy^p_J{Tq^Sd}n3IONlh z)SPH3vMdr|my`-mXNA1fWPf335?mP!j9EqpR79-`wK)j}%S28pAlsTQQOuxJ76)7> z1C=;VgrKthV3S~goG4jSSop|)p>wV6DFz)Y4jcbCDK=A-F*r%f*^UL7M9;!#17}qm zst*K-_h3Y&4A5Jm%#GlC114(u0+bq~-Uq&usSWr3eQ1#X)0I@5l2))ws1sCcF9ibc)FyRAvT|(*{oaUgY;V9yV6rS^6a@;X zV6K2hHVv`3YKdKh`rV3eWu=?=#EOt(-s?14A2t(Sxh9q|Z-Cmf<`uQFyE;DytL>aa z=B`ddYn5w&=<nDM`F zzqYm2B^35`+NqDSs5Ey7D5+E}%*)CF6Q)xrVHPn} z*+=+cCyBzcyqoy%73mCh8c=g?0(F|1At27)3-TH2w4mmZkT>#(bN5JqhC0pE$AH{T z2a!4}C1Hye0M7fX(}0>qm~9>7+-<%F?;E;q3}Ca2DKy;$>K^pwJMZ2JY_~Qy4z^j) zH0ww!adwNh`P;h#BC}3{kQsy#xmur%h-dFklZd`@Q<3Yf9{@EJqL*JR+i@9{9hg_9 z;lRr1DoXIq-U)R>=+*u0gov`7Wlup3U)zfHTnY%IEr_ep7QFnvUBp^>M-iO&y_ZoE~2ZXruov1Yz;+dKdJ!q3>ROD zbGu8m`I{RnA=nQs>vylFFcnzJipPE|3)^q<{+cu8UdoowEfmz@ynhm$={JpTdeeVy z(gJl5ZEp4=uP_dpHY$1siBC1G5ZJ+L3ac`eE0}^*!myk}TeUW~n9zB>^wnF&KbsgD zBUr?GEC^>qP>wkOy9Q7LR00D4DcGJ+FBtcAno)A6jaBYC_)iIX>_V;`zP1r%y_gZB zEr_ep7Rmd15UR!RZTHnp;T^eJ8p^s|y^^@B|1^&Nzo+l~*Rod2VbHO*Zc-Bbwu?U% zpE12zr95k7pqz7IJD`Z#uA>x=s9pzjdi(}OKO-Q5w!5|;U;dcm>hhp<8V-3T68F-Ld~rYxU~8Uv)A3k7kNQU+ENRjN;vRY487GSyA1USB1h zf8=3`5}ZK+SQy3L#s|QF{7lGU0>U*s!&Z(i5*MnWKRza7gr~`bP+=ssFzLDo%J9)S!L(mg-jr zx3C%^#(uqXwtLTc^wj-s&#no6f-#`H*gv(Y-uk<2JDoEW*$~k>?VY?DV&r~JQQUl0PjJd7-(bRMILumtYnizNZPNR}^wTZ8MKF5?}uGRMSwe^_M=zyM<+t9D`$k zq{<&rjY&>*TBCB1--6+3-?-eMW!46u6%zllRjwC4L&;6R`0;;e-Xv@J$_)m{i(NNV}QnWNwTK&0G6)`>5!+;eO zKmdRc5CZ@O05elXGXMZ@WOI}=K!BvEgxAK*{CUrhB27$O$4Lf~5YaY)0JlZAGLAyo zNo{O+Ap3VX{QxjBLq#+IX8;F(9QASSyZXEGUDcD^ME|<7iUohTt<%!XeoRZVScxfg zClYT&b~crZMN2mxvPat64krnrZO{%mA}LUWs+Qwt(8waK9C-*z15$Z8Dco8BIdV@j z2Srphncf&lWu2(3Nf5>W03jNqnF6?Xu-5BI_y0Dw?p#T%w>grQYahvNbM?r_?m3dv zTg*}cdI-7#1a3*Nq$9z=BffgP7+@lVZ_h}(VKdl z^rZiHk>?J7;NP=4!ye|2#onJDTuXZ13k`gS+YIpUot^)S4i0gQM7wcgymbqV73xYI z^XmOZ?2wPFvtev&Y8$ncr7Lv!T7^A_Z;zm1QEhL=3RS-fZ^pU}!hW6Yq-V$VKV4lp zuJzcpSgWRORgPak-`+nqb;p)=eSe&8(K)tUlFG?R&;HRx*C%oMrrmFb?dCaf3Gi~} zf>ypUf#YWk=JLBf5GH{a_GI0(&cjnrw<3eo+wSL2Cdw1FL2zO(7 z3VX4O%tGWPHqEd0;ur2ra}F-6FpB@{)fc;CU+`VD?Lqn6*xh?Hd>L4#>Ws2cLu?pQ zWXUQOA=7pIU@SIcMH6LvEuHjlF>-VW#Lp0}Xf->&)5Z@0$%aI8K{#R>krnNr{m8V) z)ZnwkZ|+L>v3S*ZSU6bzSMKG%A<=>=pVd8l&Zyh}-T$167x(NkM%W`a`SFmw%aGHL zjIwouB_R~IncSdB-M+}u;^XGat=nCZ7xwO~8-qI(v!wceI}g8e^T(83LB5wPz+=xgSWF-#E)+{26LprcO<8>E#o!!P(F@_9YXYrR| za?c2Zm9Rq3p=gHU?e;XZHtix)JJ`c)bTsf^U#{#ku4~86*q+5rR*S~J50CAe7yjGk zmpevD-V@`w{LXP5m6(hoX^4VM#amu9;hAt_0zq_XXhp-yDB7tllW%lRvg54WOz+73 z=2w#=kDWgr!`=#FJ2a4P=cagCaSWM^%RalWHaANz(bK#Anm*p+FGK~=x}7ZU4m|Hz zJX?Rt2yg?0C?# z`tyM88EH5kwku!$5p1}42@#8J8n~A|&XWSsymn7Jv@JzG@=m7O_bg<(ZQ6;94rPX3 z%)y2AEU`Cpw9j*)*Ko`hp3M9gwg#U18gB)`$knNA+Br71=EXTy;Ai6M-7c}z^?36}paktdzP&+XqHV{hN$z{aLNI<(hZD#Hf>t3q7Q3b%$ep`Ou zLEp4!l13i#n<3iMep`NTL~q)H=4nJ;y=z=X@aB8k@?=^|GaKhZK@>7xd0LvXyJ2gaZ!Z7W0Do%i6p*@&(pVAt zXq{<~Wp!UfNgC2Z`65!3{+8`}%IX;uc{0C!6+#xK{rC8Z-nR^WhY)GX%uMr!jQ^Pi z4fJ^(O-8&!TdA!~yXCxF3~?B; za+`LlbA@T9PWJpX!=vfPU93<%zWR@Z8T@yGb17rcQxncsN*OBOcWSmEg-@w!J|b@~ zi|-6N!cjZ-*)S#E*>ica6Tb?+D1F^aK*J-E1qm!1KHbb`E;PmG88pO`92((Jqbc!? z^ymfDnY%L@;_mLAzkWL#UR~Z3aQch8WpLiKuL_0F!jjSTEFc=NoN`!~|8gmDY>aw8 zw?Z{7ef`>eZOZf>BX$wFFcNY+r^`5Xc-FPgItH+Yx5%Bt2`6j8U`}KidheDZWO`50 zFK%|pSe^@Krny4rBs7Ny?Sz-YOIgM9ID0FfzxT+n4@L`)kqkU+5>uLlANw#WiIpKR$*R^6;6ajB%HYgb%FV9%ygQnNGpqn#|AGRNocwD)2W zi^Jh||6=Z$<2<6N@(ID_^Uz(XRQWxvpzT=&4e=`4f0YW>;taIS)hBux9b&J~OE=}a zH=P(qnegVZ$ma3VL0fOB86Ev&!o z-oxE49ehYr@X0M9^Oi!biaG7?VqsBTW!Z=o^~9SXbTl{}tv0w-7}x`NQ67nfu)gS@ zs4)`6@G!cJ&~U<;_P%b3nVkKMdw%>XS@ZVgzy!ss{0|Avp4m~R`><*)lN|OJjw+}2 zA`^Mc&@exZpmTfJ7abO=pZ!enmz*V^9%j}rV>a=9q*$zCUKy6$NzYmKfd&_#EGX0V z3C-u`Q+cEG)~jn?j^(TWr%cWQT4SAL$nY7da^d zj3P0k89iReWUR~R6zX91oCm0GZb|$FVPptoFR>0A$Y{|zw7+k*6O`MR-|bsbN)wrbkSS*0(&_Z`DhF6wFhHw=2i-pcn_dyIK8EN##e#;7Ld5NyUD# zYnS`^A}x6y)k{p|6NQFYAMYV**=dO6=%8N=F`jm)4pYw{#8WR z`Q9>zvb^Sc%c zV4%H!H1Bkipj2(2+ilsg#3fq4Cs=n_Iaa7lInvVm^n9~FQm-U)b>*@y`ae#>0oFs$+2GGxE9&N0OzMKnV?nbfX0(5b6DK=(ziGy8OkeT|y91}J*zT=h_QXE-vbM3;Q9t~1zhL(Y_X0~s zpfje-t89z^I7CnHD|acYV*y--L~lZv%w#W7aL3s`%9o0#zUECL!7lb>?7#_#^d@8s zcETHzHQ}kuHP^0&+V7eT(UTSVmKicv2K;>@-Ds6l5i?Nc=_m1i?0&>2>%CW>t(vjG z@)Rm!ox?$St6=O?1)<+w*A8tYf!Qw;_sBov<3+Y}Fa9BxeN+fShEZ>DlXR<*6wuUS_X;$M*Ibp+9+SPfIjE9|*CZNKRbAE=1!K3xW8$o9CuwLDQ=U*$eB zj-2e#?nzZ^XAKE2;;G-}2xxq>dM}+%k*Tg$T0ldUw(&; zo{QdE1{sdc40FCZq&jpj=5*)J=lR9&mI6@5ua^n9eena(#{5*ZPB>Snj86Qw;C+`& z`{V$xQ!+FDtSwU)>9=1!Z{1v~$I6AHhSx{l-gHS3h^_Go8|KFrJh6uOlB&VSTe z&nF-mz{Sa0h`W#NtrO+E@V;e=S{-~=uv96B>VW7O+sK-6e|`VErEV$3%WqZnR!P@0 z21!fTEj0*=(dd$_D&tjFb6d9asf+SWD|}5mD_%?bYvr_R`d02Tk)IUIl%rPWLcaZ* zlGI^&ITQ%mxj(@hAXIGcGHk!1*IPgETiP^PSmD_6Yky$JRAigT1HGyV~)mRq|ef?ZQYzlfCE) z;a~?ffzuk3Auhfh@iRhH#3ABp*dM;ful&3G`lxHIwGi!)>f6cxllD`&uu26Mge9x5 zy}PinbLzaceR8Ge)(3s&$dSoC;Mq$U7^J9JwDzJb(P75$nPItX&<_dUY_k#O#@t7% z8MNxliMxLGB0&C?m?0K^knL&rg_I&42#7O?c<*GqjTuLF8GV#M`6_5feg;}DLBf)o z{2#RW!Dv@OHuo(Z=GmaP1eRZdM&-w#P5j{Cz0|ulVEGo+Hw1sk{kyZsi7?18io(x5 zZ5f|M6z#=~jQnbm2lv`P<_gef%UBBmd6{w^Ncl;(|)Z4Tj@rlATzpL2Hxk{l6 zzHWZsiCR&$>;*1d9%txXf}jq5mkfoGw!uof+aC;x8?;v__RxoGgl#*lz?}Ax4|R$m z^ZegUQ1wb=NX_le&yzgiKM?c8avm~LhYFYrR)uy2D?z@&%CT;0$|;>RHWz8J+y0K4 zRg;8ynj~OON}JC1+t|~wW1rm(V`b{vGYdx~odP9~Je1Z3HzCrPnzg-?R4`BPm@iI_ z2blo%y?Ssu6ZLvTmgaof-3KH* z>Uzrx%UifJ^P`ycLB0bMc|JXk%_TSOmi0n=lJ%!spq0jlvVYbg%9g4?0#BtRS_a4! z+q(?f?+4(ri&*e=6tj7vGc*Ix`AcSj<`p$5Q&)20o!35`0y;=gnz(w(2%t^~d^3cHK~Fy7y$jI3RL zIND_Ir%p0J%TZt()kUV=#oIstsHER5H$Dv_M6iM@24#l2+p@otv{ORwv zAgbZ#lmF^l=(B%hC8`OL%!3T>EmptgIHt#Ow)gCQ82i61FD65&Qph{@v;&TjXQy0L z@&4q0KKG1^>YD746GAQL8G=qPdpB{N8IkVwwPr}v zWZrYH0I&Vr$-ZUHjnoJAKiS9WiWy=}skfG|wnDL?uegyGt7G3+*S~cpftgz{$Z&~& z01Oagw<`F)W#bPk=B`oMjkhk>@aGlSG?E>E>r4k^&Br-c*JFGBs+lp%nI$)aR@w?x z)2?r|u5hnH6%HBxir=c_4?Vbph~Q|YQmra5jU_slJZu6v&T%|fPy3Lb- zbQbIMHx(b>sGxaL_+5?#S}iJp40@~ypVQWESrP#jmBNTi1VkDgGBsZdVWZO6#)eGm zY0vK)=UYKK`Ebx$b^(vS-ZPs+dQX{xS24*ifvN1$mZ|=$nPZNBm0Cf02+Ku#-o&i_ zDj9_NZQifHr@y}@qDx!K`MPCERn6^bLKH-eF*SUP7)9pX7lapbZ;7jMXE685q4Ln) z++T&0!RIuT{4G7e5)jJY%S`8A-1oG(`p4g%hM)ZMr=THU{ASK%gW?iMe+}A8kor5& zw*FW&oF5z<)mj&~i25Ufhf(w7W&s%*6sKK{0Tf|f)gh>1 zjY_!IdpC|vbXS$IW>y`b?p0H1cGiK^El)~Odbp>-o(KU9tpb7;6c_?dP^Xh5&E9&oHn<;11)r_LTXRJ zdJzJG3^GI(GS*uEy~*8RsIfhtnx1M1G)~A!G$hCoX{3;mX{eA9YNL=3XUAml>d=8? z@7Lox8|yDWWGjmi?SgxhDq@}X0!WzeXSDksN$R7VuTMHE9uBq;hN1BDY9c@?{blUPO$a2^W$BkjBKT>S zFou5AL`bk{hFJZ{N=7D&L7^lB8AW5-Z-s7Hk~fWHnMQ=7o9gC@JS_$BKv|j=)*CGc+D~o`Jm30j9(ZdB)W|GBYsk z4`W*d4!Yno1aC6uGA~7-iX3O>5fpBx2ndZZtT{ZRRTUqhWDKb)No1T2;$npPj>}}K zjui>i>tqGJ<%UT3c_qw3`p}c{E$ELuv#$vHPWlbjL?KuiGS26Fz;Lcx6ThpDwVD32 z-_AC?GWNv`p-8=Ddu3hI)cT6d_$ofiV-pUBRGmT*{;n)63ok<%SR$qzG8q$9O#s>` z5>0v8RTA!jD9sExWY5NqWnA6y-9%KXrU~u4^Ih05yOy<&d?Rmr_{o9Q6ro)Wfe^A( zoGDY+JOapCB`Ss3Z4w~WDzqt}oe5BDmD&{0P6ep33Z4}5Yf=GatSu^lC8}8RR7sn# z*&+Y}twxm~u_^;8(e6>(DtjQ3iz-FJJ^;$fwC!BfVzRP@j4Mm{DqTFymV3bZtPy+v zZ8Vt?x}2K!#rKmFNC}V`Vv(k(cFl-|Oi|&Gk(GxB15ladvA1c#=BIjdX#!aU8TYJ& zYZbQPBoU({6>$wpM$0moo?+FMRiKPz)Kg+appmSF3?@rKMoW;E=}-m-jk4%vq>k+p ztlZ+XU&!8_B@tolres*YX*>d|rcvz#2~C08RT7XA38@)C@<_s}rcLdKdPyABl&W2r z0XRx~QCPheL`bR9JAnlpbU+>31Z7)r&;WNT6jFqH5h~SEhFTf1P%>1?kb%-e6$~lk zy>W4+NVrGzsyJ?N(?_LQ*cL!Zq3i7B@TnQR@Zjz+o9i8(bgiI2TkU)=ujG{5^H$XQ?k2j4+m`0|en=ww!$Hjd$4Z+eBDxIC~ zCZGYlULQhZXK}BchBd%uNc5*7ykb2cGDpO2>HPB7Wg141@gzp#RE9*6syrEFJRSP4;L%1yD`RTmIF5Xu=MW~-VMwjwTbdeD?AWyU+6 zslho%s?CsBO-V3DAfZBuBn}zN4q#lcJ$l3e@!?F+ne%$b>eNI?Yfgr@+(ou}D-HqDCnKL3Zd{i!2V&MEGM^Lt$~UtkD=K zfd`{Frl^RRC?z6AI%i_YkeXCv1OyqmzLa3lNRxYvNU^!PzMa`8 z5%?+zIAAh6>7h1aBD5)*osqzhF;C4Dj+7EzNZD2Qdd(XHv~+3AW+*XDiP=>gS|n;! zQ&o0VhA9)fs>3OYD%BK}U6o-BDI~jmsMw%NdMevhn8KyGGll4Fakz<2^Jtz1(zX;l2R(4SMBcK+jc}) zYEmlw=XkqiB?cK;34%qL~ha4E+DDt9nQ>g#Qylshgic zL~QCiE%bhQNB=}1LI?78o`Z5ys#A8BB{3x2H17N;|1MHWy_JpQMWgI{uda>SI&_!I zV$KjAmSnLkW`RDS)xDe{!k&*jFR;Rc%%n0b{MV!IC#xOBFJ^&vy@k*!^M zoWR`(8l3BctdJp1_M3n7kkeP5Gj5V)KZev^hn0Ujb@;CVcC(J&>O3q(hnSCmwi-z@B;(MQpFDBy|Gk-L+xH0f zJ}}0L*&@}a8Rk7@`$zsrsXu@~{^}aYS^$=YOld;5w(V!$|G9(jB$*Y9i9(?U8Aw+g z<^LawPjR+8Kr5MJcjWx>I*?KOJX4*@g2<5WO+wz?qk^=e##h_@^W_Cntf$gkKzi5b z7Wv{`;{rv9;X;P}od_8coJ|?sr2(IYlo4NslmTCclmTCcls{Z2cfCW=u$i6*JK0J1 z=pzQ<)CYQbMy0@Q3TGz|gz0U}zdARj=B^gU(%@30nm04w9dN|5O~v|cD*Mx;ZmL;V z)xz4duj;OOGca%}Mbm8tp~9xf*)rN0m9NQj9q-Z*nCmvRf1<99)2K(e!wX1g zfv6P9w6F-bv&+swXGlduB6T&mBuLPOj6p*(G94WCmZ!jPOOnjVm6x7~FqUYxIv;97 zsBR}@a_E*Ao#o*PK^#yOMw%h)Xwi7~YpJSi9Tv3`vpZjla4e1?Wx%kY;WMm>*EJE@ zyNrsWaZN@NM(`ab(EjDW{GS2tBP4|XPS|Ou(6&HG^pGLM)Ev^IwaeR0Kw zj@q!4yJ&<%o{S)cXjJ>}=tYAv5{4N>iZf)>(*~@jjJ>qD+$tKE5m~;`$c$9@hbtP8 z5r+JTh?g$og?6xJ!{@osFniDR8J#8iB9A zrHM2UmSbsWWs`OZsTD-Rio+;VT_NKg#<+-F*Q!cfq$)ln&BwR%dlKj|5w%w>yGY=^ zWYnr|aL=^&C0IKRzf3tpg;h>?@GiT6KOyh-xFa-x$~E+d)I*XrfzlV3AxV;%rVbg@ zG$$ipZb+)~8g~Owzcoo@NaYW@7u6jND2O!?WCe}WehqYyG4rNF4b#Zba}@3pmZU&o z?*zk8tf8bJdsUW73b_}OLh*&AP}x-y;!-H=stM(k6rE=S@u{J{K)Y()I5@^qsO+i= z-%!?k*nlMLXu=@X(YTG zwbn<$2NQFkNMXYx$fp|=h~b)_vO6E z%3Mfk%am+s4O>XEY_>~ZQl3aX@#+#-UqFE%Bq#(=NWVm%9M%ZhEcM#D{+mU5Znfl& zmVGd2X+5Z1hq2EHOSQH2)NI=6DiyVwcddjhtcaxYHTF`a3}zyP z0f4%5!wZ3`Eufq8-8PMQ!(+>g2k%{MA?_(n!kCMyR84ZM^DJ>mEnC+$ZTGunrDqb*0$KVljR$$1(BOeA`h6%9JOjCn1E#&^kWUeD|>fOZAbRK zPtb>xrV8PX?ajF{CUt4oozvMXO%^`?(P?S*f9Asu%k9|rScA!5g%g%`sid0`akk{b z-d)#jgtz@U@z}9iW47CSHW&=Xv?WKD1$+<5V@c`Vz$Gn3Ws*LyzgN?6QtMQHeNL`V zi>#ygrjzsTg6-m++CU}oEA@pq_IE3pwS7C{$k8YEaq8JDt?V_s*;|uLl5dr{F|C%#ooR7;%ohf-bUI{~YIs)SQq)Xu*wj0dj`F?k0`y8t&V5zTLJIFo9wL`wrKTM7Q15JnTv*BdB-{=i7aw2Dqd^cTFB0d6LZh+8lT&~z;#LEglWtorQO4A`~a2k76?Z4*iuxe^6 zYDO|CY6|;^x&lL{LrI&hrkjRGM5o{hh(kPT>5e$TcOhd_)4S{H!SoRh9$bex*#@#- z(_m-J-#eNjnd%?TCC1-Z;~kh@D7qatoR-Wfm(>!~Axa*^y2*R##(k=NwMAtcQaimu z#5&}1mnq7CW4bTIX%4}xnYE^>%`~h^r=x>RSWJfiY#EOPY#NUQCX7d-s>Qp;OO0Ml z`jUZ0{r)nxsFfIOa7A?zQw^?(p$1pP)`P2JX~9*XyT!uu(*c$Atn)$rjk!`yT<-TJ z1bvil!Z-ZsS9`o&@ryntV8-*}N3ifel*=>i%;GukCAT}J?Lo>2)h=~()2WV&9=^dGYq`zv%=5gacF@03(vAx|k1lBSne)K*j}YT@b$ z55*3?+t9n^3N83Q@938;cGXwc57E*R#b0AhnG_@Uw@G};rFBJ93dQG?qAGR=_zQXS z5lmU>z7nT=zricd!P zH;!^!&p9#%S8|LEu2BU-Z*M){Eaj-dT^!`Nt3f}z%Ep6NIeKs^2M_M$P{CcP`R*!8 z53Z8@;FVMdcS)&mSE^&REnOv!!MmtRYJ3JWBmy7{aGI!L?hQ;iG&Bsix|gyBu4ZK^`L1|m#M=1vNbOJ)4@H$GYdBf} zcR+~0Dxu^A;pgXJY@t+-z>ei{+8JjaKQDEyBQg`&e6ZxBumc}K9US9;li}90$IVZ> zD4I$38~V$PJgMY^de~c;tIU`oaXjJd_Sr1aIY|<}N)ZoyX@xC`wQX&#=kK0UbgyL1 zGXz3mGBzNRcuX6Mw6-_mMa8+ECeI5ycboVK*ez9d-L(XtM{D3Qn5Iw!O@|o=re(vz zUJ6+Ycrsup&MWV)*;wcl2qEF+ft^QNeOK;!E{r4bu36VO> zjXTgRf^cUEwgdpCAsA=W_ue?DT*3 ziUy{p1YkR4Ktdm(J_F-ur_ZU)@ek*cLP^VD6VnokdTgq=$>% zdYb&!d9XWk15EY){$gI4#4;B|65kZZ5n@XjsCKR zio-2cg9aOn-@RQ`=~>E@KL7eKdcNl!Zk9u)cUI&=)#omFj;;eD^Mu*!AS1bndQ zlqeP$yXNb>ghvGLYoB+1BD1}9)T*M^yM^)5cDc&^%h3XHX&vtne;6TVR!;J zM6T^DS$ZL*q1lJt^k3l^>dWf0hY#Y9r4B~A9s%2+`YE*dA>M(vzgi!lbJH3pJwqYE zAJiY`zQ4z1PvN*YXdRS35 zzl|15vaIuoE{8mcmSfK5Zx_uY#Kj{%-;wZtb+t6zd~XR92H^DRU{}ZyVfyH-6~q6~FXcuu1L{;Alw3%;sc@uAJNtX2sH5dI-wv|d&yjey(J0Q?;}^-Aom{y~ zN8h5oGUrb2y_vbhE`Giq&6eF1h&lOB+a=nik?upnxTx*pa)l852krcF7F}xNyQj){ zLE!Msq=Jh&E)KDl<1gyc^lI9GRYiNDDdKy$u4S4|#Jmy!gxZ&Tb)MWAQ4q|^FX~US z!J4FFw~n3LH7B!>w2XSFlq&bq8OB}l#E6M%V7h)i;n3*A!Fhn``!$C{p$Z1)>OYh_ zeyCg$omnH``~Exke*mC&ySj6O_Ib_neXfpRt}Ns8Ph_tZ% zDcXO*;T_&hS0W)P6SDV&O35Ps)IFo?rU?YYW;*-(a?~*3U^;cUDF(oF^Fco@eB4LT z@A=Th!G!_S(Kk|v!;dr{Mb$rsd~H?JaTS~W&gRP{4V2<00n2(v_Co64XOu+V+E<&V zyDe44_rb^&iuU|b`~4`Lkend}UENZm0LI}yzUU+L?H_19`Qy5~CO$=GB5SBDbw(Wz zaZyLkrbFikIAFT}qy3(p;QV(6+3z;Wl&buw%b7bM^s8^r-VVN99_d-$1(shWx2Eg7 zW_iQu)x~J~+&DJx#JU?(`s1)8tXNrgn_2EQ~(q! zeRMXE$Vjd_eXE=jqZ&7mjX1c-{Hf2O`^ zO}>YI~MyJ=r5y;zR+jC(H8Ku_~zc|%Us z2nv|=3hcA4AHlLQ2fmTv7e_=X2cbafQ3n@@ zL_;|~_8ep7x|;lbDe0zWS-#xqjOBj6jT#IMldyzjpF_d54G>ht7^h&LN&gXe}F zf}P!Wyju!``8|qu6lz!jKBI%$?z3)_XNPERv%@vFC5^6y=3Rj4Uk=%Mt=?n6H@VKu z?ilkC#!Wd9$o-ucNz27$^wXO&GD?k_Ca~_p8U?y;mL?Kx=RS*@M+{&hYl2NqFb(%h zovDI^R~gj?tB2mM8;+chQaAeU%bbNoPN8gudyzTq%9f2L86BYdV^K#n-4|>;6qnJH|VdXgVlVBD|EU zxw`L~ZN2){t!}RV;I0sq?SRoGV8b)v^0wgZTdzIiVKpixdO$hL2~A^?Gq9txM~{zL zy_o<&!l99dGJat5m^m2|a|Toa5bTIiOotg`pdJIXvq3oVhD#2ioy$%Ap{7XH%yj+r zKz>>ijbf?sOQllyV+WR2B!x-uw8z96V>;v-%XkDE(Ri6CG9G`b?G(=@Ig1_3?RD@x z7+<^d@|{kvNt+${bFX=n3@{x6JT+jpg*xBSZHqnqIU#?d+vaJwu(9j&@vgO(378HE zT$x;)-wf95UVGTHrh8kHzh}vhk{mnMR2mkx8yPg^L1X9$c8CKgOx8HeZB3a}QoizU zkNn10&H2$y3|+$_*&)ZOqBxLIzwVEFz1g+D%_6=@)gQj#a_4b#n$lC(ssQN_@T>J5 zncw}_Z!Bzfe=KtW-eHu*=mQlB+#w#Tq3}Zcd!4%F;0ddA`m47;!un19KaM4e3NT!> zX`}>4*fwBkA-AqUrU6r+ENIOIUCS>w)Q7fMoO4!@e=fd2_|w;}>YOLCiwf+Jttw|n zit1WESZvcFZ7Vu4FzyZ_R2g*0?#d-ZgU${!K*Xj)iITStK|R*?+Uzr0`?2ng_`dP5 zISASQEQvZKB54;AL2>a-Q#ORg_uc=hk8Dr9_=+XeDA=K*Gw2fMt9L)K={Bb*; z$AMO;V|rCp(;*fsWz|^Y!H<4rCLOuLnGRN8NbvCzM=-YFD{Mz5Xw88nMfgVm&f*pU zE(vQW%hbnIm&Cbe&;P)e^1uGr?^lizF557ecF4(Q zS#-G8Y?uss=IzY4TBhTZ^;!}+PIakRz^E*_HjP3xqN4F{6~zg6$IDFSs@O!ta!Y6Q zzHI+@e*r;8`ce-vGwjg%&Kn#M@ua|nZmk5twyV1d{GGS;uz=H7z z1+I~RL*qc0uM}Rw8FN}yEW#ZkccTJZ$iP+hYSrTrs&1f1EQCiahTxlp!n8Z&bwTqJ z8r1zFrDtI{9fEi@a9K)AEE;JN?2wO2?(|^u>EC>tU7N0(b^c8^%$B3atV%sC3>yL7 zV`l&`*aA96B{n9*d)mU^6d^5T?7@i98_^Q6;Untv z?Zid8rnRx(_)G3OAhlN|*jpxO!iBIy)vA@A;+)qiNZ6VD*HYtHX_Aqr>GMfYl|8dR z?5JLKnEwQjvqNC>Od@z>Lft}5ZalF93J58sG5ib^EEu#yFmRJ-k6a-djz^nM8=dXd zHW!Wlqita7@r^P8G94ZTzf28A6rEgoocZvf8r7&NL`0W5x@#FnogT__C?JhTfCwI` zxuaRLCSgSoc8K0|2yTaS6`#)Q|HO4waa$;%t;+{416F1`BCv(-)w`TkZ~M{zD3M5* zn!3ym-69zsA_j|)MXVPgibyU(6p>kkQbcYMq=@+gH$?98F* zT3c{6Td3zZt4xT69>Q3uqoV`~5mJbCBBT-NMMxsji;#%*BBT-BMM#axALmic0%jVu zA@~+Y3k8g1XjKqX5}jdS6{k>905qF6IxF0u#*l+Y;a#?iah!}%QLN+cidZQ^{!Y^< z(oia;7&}MNjKSHWGM%#p*LYF{V-d|3q39CCCU91-q~&+$0P13gSyfW&JJT==*PM+4 z^a`-#5_$=@%uNIUMy03AZL@MGHu)J+v9a^mvX4AHMB8^>>j`&lad(*A5doSGstz+a z9BX;`uY=^HS)Uz*`l5g&*B-32Ps!x0)mrSh)t-AQ0UYCG&~f2ZP#-#EC1tPX7-kNj z;V<-JoZf_HLRB*zVEF|b@A9gGrbFtne{t66H$H7v*c;w$f>~+T_atS{e$5>8ED<07 zv=cnzNXm#M%5+xSi}*3n{r>is;Rjpj!rWC>xxuW2jH?XkCCWTyglMa*d4s(XbW_AQ2wb0WIOd-_gCteL9dZRS@*P6I zxWF=5XFQQBzVL}qVEO3~V2$IEVJ+hkutfF9A`2Mh^=BiLrt{+@I;APOXJwCKkVq&1 zYvM7ku&!AfrqI~ffD=G*N?&`o8kAxb*BjS7T{17jdxiWx0vmC3k8JCz2P}fk89owplwnx8{lGPFG4fx1) z3;cpz1V1KB=tmt~8@>(=+yMx{*K`#)&oMz70fX5gOw+tJnzIiN1Xi;{Xr_3=ScEKP z|LhY@uM%q05)%!sAt-tQ+~i;->B1lS{7`~nXgr#RxMa!BWb;06Yo0PAE)zUA7{iF6 z4uW#?a(06meU70YiuI;3JtB85{qlyIKgVhihO7ogTN;>bn?!|-U6-Y0br;}Z8Yg~# zsHY18LtR0@nua=r4rFgS*L<1=c*Kp+$TgMmKFafmThogeX9?!)i+L_9h-oTa-lLEwySU!{E*}Ki7=upD|BKC4#8aK zx-N)R$v1K@?TIiqg%%w$pq?h9D7Udr<}ZZ6UUq&GXyzF6&#gcK0>UyKMxj>%O`$`A z^Roj584VGMmsX1sX-L&(t`o3q)7UAj6@d+G#)a)$74hHI#GWMjDN~7jA!`tB_p=d6 zWQ1tHYf1<~*9%EKEKC98(|!TrZT-0&Emvc*Bq(i_6+Ds<*bzjJj?N%(U2q zdvxoRz6xPE zmY-a@ex!$7V^G*2*&~qslnIZ#f4*ml4Y|8G8>5LXEO4eEZ0ZK8(g38N#ukjgB3#z< z=(9}JbBAF1&KGRXB7{&TIt1yKBp5z>0+bED{)(4?;!Q%C5o(|g<>*HSwTvSaiN;7p zz40t+jYm$C09O;Ds7D{Uyn_Uz3w~u)R+kKWFuWLU;{gtE(cQdwv`Se6@)vetOytJ{jjtcxGPyn|%A3x4e@ zG7^cGSyT{kbnf}xu$dzSDZ$ZD*D!UIs2awlgi94mGr;1pntM#Z3t$L=NF>HxRNA;I zqO(9`OK^UA73cj~-pVwCsRW}A6dfpsMwls9NN2(QD6gXF@)`}UKG8_96pds?;}>`( z^t*&fbjZNQ@dyjM8s{#o+o&m2)3kDHu!VYs+OELj0us=mR?}O&MYNEBzUc^T8IKGM z8jta!L_bg%z>g|y=10pIq`Iex!D+dJ9uY79pWy$I-ywR?U!|Y^yaiT-cCdVA?BW=P-My1Hrz% zvm%lH6!St&MjgxA0^CO~qUxV=2$?QnidA&R%DJRaZlO}By-=+vqx9iJ|3c&eP{!ck zbGd1(o3aGxcgTRNP*BJ{vhxq&@@c`Zx%rWuGR&2&Tk*B|*6IgHA^qgy^c zmjZcw4jB}gS(E>x(&lfB6979Kta?C&(=v6T7q)d}Vx4CB%|ffFXY-1r<_^3>yLLEH zQb=;~$aFtaeDoC8!~)QG1*r1KWIY&=#v?+>yyYoS^pQk;K$wk3tZJyX+$s>L_>t)? zCJH1x5WroE;#^QSjxwa93NUzt`_TYE5D)_Z1OPKsL?8eFZ)9JUWdTXcTBtmd&E4G0 z+t}fCBY~tU(2?B|Ub5fCVK-pI^U!M#l&MW@OB2000yK{Y$n!t^LdX2lrgm zG1|G@4J@=IAs>HfFHOe)gV?p{+<^gE>DwCunMFU=(K8R^|Wg=tym+{N2!8VcG^{AJ+*so(OEY1*A=BBUG~Tt)@f_3%%q}K z!USWcxutY#7r$1qg|)?o){4wprXgvsi@RS-Wm{8S)Erhc2Hn|$o=ND{n(L3Rs%k#n zO>(nzX_ce94$VKOf!d`HTy=n%2{17s^J`!CF~lw7Jk zu^&5oMjdDZqiCt^U?+CU_3=CO^@H+C0~plP)KK73OE1u(=~@{txPMh^*44Aus$;9b z+HBg2d#0g@l`o?#q^%0uMKUSHq5=#Hmfr!kl@dvSP)g$lY`--Yt9#|CxChg8vnz4H z)^9KHSE039ChVC`=z^Lat+vaUg-Uw(t6CcicGtT-tNn5=4gjOs!?qV~T<@rIY1R95 zi1T!2{WS15*&fZg1D^Mnn|EJPsLwl&I~t!WEWsU)X$L=a_cHVBn>}yTQHQDA`&UyB zLYk_|COxTlj*lqS(zIQVSoKmfna6bse-A^R4Q-4AiOO|obq_prcLh0PT?e%fdcrT2 zd^;?L1j?_%uPTKNsFX$=@=@c`EcsV*Wy9$2y3J#O{1uwBFj7h&ZTJ!^whP~JQ{lTlAb@JbaY+*H*-cY zf|3G*Hq7HCi#}xpP8rsr4_&TQK+e#d}xyhPZjREY5)B*{P@ zrc?X3Sdc5U*#QppnOL*05oFDvKS-wp7fr~HZoNT5v8<<*gjubm z95v)={ftjK9Wh|urbEB?r?X*_Hu2!j^uz;}mY*?X0q3x`7wuMQq#DhA!F#fT*y;3d>i9j?D*yI?IYX^c&iZDs!36Yj$sRc4p zhe>O=%6FpNMHQkcrc;LQnC^&fVI+sU9BvcaP63mf7jNBn)aA z=@c=E)Rl)W;3|kiPM>7Yl=|7TB|on=^{*if%`0_{$gg6FzRGLAdX+S!@3!cTFweNpi%SIxKYhgZ!>9bn438cKBh~<->3Lu*|Ei^0NJotj}?5HUth5a3PQ( z%%WJ?MtSVk?6m)OL$LRtS2pzJ2~d0o-AB%@ua@iFvCN1FBk%DGo=Ist97gN2lZ6m){PBoMHn@#jnu0SX@Ug@F1Nsr-nrh?MnRR`&25#+%!K4 zH7TXX+A-~F8*mf+K7M;s74KiY6ATysg#BXVrw}DgH0_zQ>B)5HDq4t391_t8(Yr26x4L#g2-Y^NfQ2PjYz2OXJe=oIT67)#Lc8XvUna0*#%G9HSTD-aN zZN86*$2d3iYoCi

      #shFQl_VHy1+C)HjQOwkxzjsfw94SQhJSw-;+Rv|p0i)z%zG zdR%Aq4sKdK)Z#UGTK9U~DST9(&KK`vUE!J`f?G3ZGYyQ-$TiC?^y*gAi z-@&!{y<3XBVEABd*Vue@u1PVQnJvCGId!*voY)ndxUC{lHiS=1RuHEuyk zc?FnCMoswqyk~TCw?}^XNbZMPk0uHw4|S7&j-c$?G#?3A=**TG5b!SK5jfO_;Hr^b zfTK+Fl`gpZMK7VD|EJVPd3QTfde{*xWr&43<B`@pXCDm%-0e*eo8|Y)V6~;# zj1O>-93*g*pfMg?@an?DJMeTaLHvyuj))}(;ZF7}$xqdvviV+If6+fT|BB@|n|My! z%9rE*Xs{rG#PK^aehfcVp`lRGJm^3>ihT-OLLRK)ZqKQNtlD3M)`%K*615<4hMuA} zJDz-O$LyW%kXaR6m;3^c4sp&7fl`ALX>hE7@yI1=*`r!iQ4lR;Re`_+x&Zo(qFp=s z!R;!=^rRj7rvw$E=UU0RdZ*D2}cn!12`pKP;# z2w8=~1v}tYt_-l6<|>ioIBf8t71Xw|ZJC937J5}!TBLSK<9O&Bmcatt=@hWNt-~j5 ztY*5zc}@#TTh}f1m<|GhZn|>uP3`0OK1r%FDOA8vtj;EC)drMhjn-kH-~ESzw{4Rn zK~M;HbV_^0M?03F5w_D66in&LfxXCaWwt2eMJ^a2fg4kgj(d6CE7--Y4~?flNSeFB zk1!i79*IP}HHjI+(*R}V^}DVB6varrzG*j(7QA;ugNtlcTP~Li*rKoVT9kE0@cxs` zOU4lk1jt2spvAB@RHk^9e2s1l7SwQ@v+Z)^2x@UFk#Eb_u$c|p&~3`(33l;rQ)-&V zqb%NdEi0`&_0{C|*fM7k*O8;;(9kI9fa!kX$YO{_uv2MOQj0a-X>rC|f>7n=RGDG` z$UMQS#TG}8NVlkLjH+HnQmsbceGeF>ZFua2*b|wR(bl~ni(5{8QND?6``5qMgBWWf zaY{~mWM4z(sRiS-BOxp@Y^MXQKMo`WYdacg1UdK>xVh!)8W((>-D0mJ7Rw#RXny>) z_3Ot4)FQ9b7toL*0F7U#EUG#`asBCI)YqJti`_O@8kf!#nl9YZX2gYA1>Gw249o2D9$WHtRg3kGP2DXuCq?C` zR1k;PbwiT?*W$0^T9kEoi}6lAEWfN+`E|vjuT$XvILJ6dGm$e+4vI8kOTD!~L37B= zDgGB!`wbqOI0L-Z^~Sg_Ln8{!b#EAkEJoT|H934x>vn?Ptd&w!mGLDNvTPy0!)rU9 zOM$phT=*5e9e1{T8xIcCK!g>;9k8N&6SR!4JXZO2t75Ms70sPmp2)cLNY0@)W~KNN z)`oqhkW;rKVXLlyF|Y{{MJ_b`xtB+NNEv1;UUobyw@NXxhTe?w?}acrf%ReA-5~$M zkvrx+6)8Q9NG-17jTcoc^h%!TsG^j;CHb4QUTvFm|c+rtF@b8(f{hGhd;VM5nck@Y0C3RSt- z-}jf~+|PfuWx`|*?UyIaQ%#%3LQea9Qq%2O5EHY}YuB*9r})l<%!zDUhwxI&`9>qk zln`H(bQ3biV+vCSHcC4ApJTSFcm8>jehcmRhjtxyikA+ebfG6XeFA3r_1*)!ZE;@v z4|Zs|2N^nLxZXn9U*g4n9V#cBo|X0brg#7&SLhz!lL@=PSCY6rp!`bnx7Cyssy-v z1}t-~Hc$(+#f^tPC|^{k)=}R4y`(xt2%iIah4~=UkBsLr8`QY-O-L* zJqCDQvtb20Xe$AtDC2V>ZE6;-w^dbI61F~8RafwqjTy+uY@1;W-%$@f+LB-xhON91 zmO0a&p&=Yk@s%EllUi;%#9tH;NDylxciqONynq>Q<-3iZ>xDgTaytk(_F!!G4xrR7Bzy=68@ z+!8~r_zs1=rc3Ak%&ZGMO@y>{>Tz+(uiGPg>!cFLJo$%d2@{b$(Xh3*eQ1< z8CEd|7&w32F91mJQ${gx_^R7+JFjj9miXfdB`SELaNTv?l#L`VUM``D zz78`{*FkvyD|F9hMI!`F^iJ}1%89;CHZj+MiRI3$G`~$vakR?SRy)1dsfL$W=`}xO zVu_jYvF6v3F2BdEDUnV&bN!?5JE!hVc$23VHfU zOZl!ml|2}Q{bz6bDJD^6stT3`#zVF9gER9=mtWV+CM6OGv3Mj;c_txtl(j0fIIR4` zQmgwtYie7W`q=)eItf+QKXxRJKNh2wn>sKBgHZX7htKVaSRXElG5YSQc! zSou4fpGPQ~I(QNN`8?Iv-xHsmq5_#ZD&z3ykQ8a3A%_9(WVA7gb!|zG2w=tGdg{&nwaUS1<^4{)=AIx@un-V z#}XNBBirgJDKtI@r;bxo==`2u6l!a$JGAJnnR{1!eR{-4o;@~ie}vvg!M2JEwm2Sr zzna6kwRJMLzWtVmS#oV>%es4^tEsCN+pB*@a`M-o#t7ht&%di>{F(D8G)!{@CZQB{ z9=*NWi248+(;?{4(hzM}ovXWUP%dBThg9uBtvTozVXyrBHC>I3cXsHZy?Sw;-I}XT z(3|AkX>%HSP_EPxy!qyRRdrdK$|4mOT+vh)me9TSGjv%JvtQ~RYy|P@gW_OlSa^{(NdTp-_6v)MWv%{qo~_M`1I%x zYdg)%Us0uio`=UJ&dt%JgweMe0_<+7Lb zB#qew5dFS<0BgNoYpmp(&u(qAn|qompSj|f&1QMjhtKKPZE{V`&yS1#8yCf|I{qb1 zdq%7_x1^tq=G&C?xH+usjLBWIzR8i+KcF( z!hQAk?)vgCryVc*_pOn^1j3c!RH4?+YpWi!q(LEkt*27-%9=;rK_LSD+HAAGQ1a*Y zGQEpcV_tK9zwiqDH!#)V&9Mb8BiZG4q;7w z7%%7_P7I&yIJ_oaRv%#R`9J`P>IRdf>bW?nl^egN&Tz(2LU^?mSM?Q$fx)}Br^BT+ zae>W%x4h{FnwHWICJnBZb+z28KWFywMGkl~jg5Ra$FCWGf?!$m|3l?w8Woq#*zhsS zI4twj8eK=w=51l8lN5nr)(=(j_0&kDMk`C?{r;}!v-ZTR{S>#PyZdClnPu4{Mjp%4 z9N+cHLcRXXUVLSVBRvibFmC!5^>Z1dtT+ z{XHmN)g|SlbN7ZD^H zO~z$0MdzA7-rRR;ZN_iTNW<-1t=ImgZ;}@lw7Rh&Y$XTwIC-Cn8+@Nf-F!?koU}|1 zmI;^rmISG7hj$dAlIfJSHNyI}4b2)AH5Ap=Om&KQ8mjA#;=?U&c$5DfFAHeU^AM<5 z<1^>A4=)s|-|T^z*_A+W;j!5l_zzjb~lX_^vpO)5PVmM4;dBxR;k>3>#AT`Zr~E$CkL zf@4QWHQK;*q`d+e(V2Ch^;?Xj<^XgUaQL;+8)#d(&?y>Ts*iE_VRmgd2PP66hc z@9cJB?bt|=H%w#GKeB)NggkEk)|#^C&O^~crk&vKOa7Q(DPeijve$C3P4B0q{&7aw zB8iQ?z#IX`LnUxeR8t*ZQ^cdQm!Q^#D)z0N(qa#|rC`dW&~#Td_Z?h@|C3=DJ*mo~ z3nW;(g=<?j9FUCw43IjXB;`F5vWko zn_wy9I@!mEvc^aFJ8%s-+?m09Z+k0bf5u!Dn`Pe`cEg9U`7Ramp5qcp$eq1V(rmof z7XS6%cITEIz1IOh44EU&AK+o1wI3n!K|{bKP7!D1t1;@s25$FV?jhExHvH!BPNB%n zWuVh^SE@uzvn#mY68rQ8M6E6VO4<@9J0&6}w(ZOM$<_I!mM)zFOf(aFHx?zJ_<4GL z$)_RZI_v}sPLX}V#Jl}2S~M*7Ade!z!=2=yl}RYmQdw6WZg>}5O%(>U7rAj|+9U}~ zdWCiQ7*|p;*3`a?#MPfgJ{_Ny{c`BdY3V4bDXMyO%`AQG4z)>xZb@^{1J~%Ps}H+Q zi-M{AsVRKX0WXYC7f!QpCanfp0Z=6nLFRNvt9y%v&^y zuW88=JUZ4qbQBad^fcEpRLu`` z4y67BGtuv*pdM_Jz=c4cN1-Y<1O+BSWTPrb+bRQ0Ay(6-5POTQ_)SW$$WQVp-yelm zgvn3f7VS-FWilr_iT0@UO;_AN1lARX%LFQIO^cR|Nt(d5B%%fYbrPWEqukR)!f$iJ zv3&Y-bV%i583cIQKP(-GX{wB zscF+cttdo2T(%}l13sS*9a^_1x2c^i%ca9Mr$jhS=D^gpHyUK9s!d9g!Xz#$vJr4g zNrJ2(9IZupv7VHvD!Pk$ih?tfJnJ?8*CV#QDsZe|FxUvwokHxB2Z;+H)t0(MP3~)8QurWoA8`DwaUyUbuOMvxxG9{J z^$87uM};R6eFBqU9bp6o$drMbtjTm2HLwc+s*z5i)|)ElE~6T|jI=uc1g^6FxdF6Y z^EQSgIRaU~r0)Qn*eM%zp`PU5PeP`fjzNR$N+26{+OV$>gAN4qc#x$iog%0_H6G@ha0Qi z+OOFr&LF%JsQx%UA~1H5CyykoIDhvMaEk40${wkdz};6u#f|j0_KLE@E5Z@k zk4$;y8+w-OxixkiC3Vx;(qu29G1*>%QD z)~_v&jQx$ESDs}An51x{<1+SLdgk5F<S0-q|}7rnyxsJ6=_n_hMT$~RBF?3rYmlwg&Nd!#?TB>aAWd0!6~OhV#;@|Wo7+Y zOY{tR*?ENqcSDTqRVz8RUreSA9AsC>zn@J>qfL;edEAJ}9g&Gd z&rU>97+K>8>L{BeO$0DvgwT!<8{LFx|A8=mQB|mgzW(GcSaTzR57o2n{+SI#{Qg`l z@TKu9f=SBb=w9(Wf2p>@of7GKk$&t>uw}z~PyY5v`XazBis%b<$)VnreR{u4rq#zi zZiLc$Ha~D<^)sGTI}XkXsGz-5GR+Hr$w0hbF?=5Ris87%dwx8@Pf$k**4;mI^1rDq zJls_jOFu#RwXms%Km?OohGh^^zK6pwyLP38_qZ(x|5v0Z5vROAI6KveGH?^_DRUWV z|6pJcM2Ouf8D^#~UWwq?kKn1pvy8m502*DVRghi@4tws~{CXM&oZ>M5t|hnPA%}*B z(nQ=THL1;iIRS@)>8I9#lCG*~gu0><6j^Ck&8U)PGParvM-&H^-HF=E73x>bSJka) zRjY2;;`TepQyr$CE$T17yQzj5vUAE!)FKo8?tkP|Q>|!r%+gpl|X6J`*XHYMuuRStca~OBEhZBk!0OgXy-#@_MBW$L~V77p$jX*eXy12D-+VD z`RA%Pg$m7hGN_Nc0q!cwP*)^^;U$Hf26`jPu0(R$o zZ-3VMl75q;DIzREDxs!R6(TO!y+0O zLGWrpnx}-p+s=Zp{V_X{N%g_>Y9ovYLW!dyq6u5rQB4M0ygxHPVeG3zwHlDa7BRFD?~U;^B3QDxaOX&ViYGO#}(7-S{QDzds$?Z<@>*>&pB zgk`JsU$IH7>o@KdYH@M`Lp8K(t~(x`KEKH{Q5YzJmm@U6t42a&q~*i z1V|@8u%(YdnbhEv=gVY*`Wa48B3q+y5C!ZMMJ+}_)XhCPBwLQ{i71;*VL@Vjc-<7h zWD}thHf4;_VG|+y&~ivoOs7%MT@gq(d0e_Om}-n%vZPKpuc(2DwpnFSfVQ{FL;!25 zL(W`?E|j4@nNF3#f7323DXQ8oqsh>Ongn(N0k$%5ST(*C>y#-j+BiC;2xmdyfm62Q&@<2RIG@CsqR;2Y>`Rq(N4qR>T%vR+((vT?C1QIOUAm zoDva-C^>zcokD{%AaFSP2@z!)5fK<>7F|pg018B4fDD06gjSZzGgJ3^;fx0yP3uC( z1>l6v1jgEeqPCU^Ng5F#TTxvak##X;(?;TulAGhE0l}G0oxRwj8S;`GC3bKevmqaQ z&A8c4v(|)5T?5FKn4)!-;MbymQgMyF`M0KmJ6u-?@~{oCNyEAl_-}|zTP%@_ z24x!Aoln#|(SiyQE-V`b$bMD-+$bS==@dzux-zM5>~F77=3_x?Wk_>&s)*N>3gat8w9g_DzE?tPx&qLJ zxZwF5=6L7bYa~SyCOZPjGH?rJilFDsgz;}y9X~=Y<7lH6LzKhDF8z;_m=woft#0=9Z`)J8L6%I-?CU-HSU<#%yh4_~+lU+rmAOVxYZGbT$ zz=@PLZj2k+j7ZvUN*gg|=ao_ERKq{7+(;ENIP9RtOJ?@}izIv@*mLR>^uvDPsso8A z?4dO%JdR; zl&r2$_T;z{8B{l2zfIeGKOBzzPTiEEMT>TY1GoB>k3tgU6NKL zAWVz7*9t*~{{JQw7N44alVZ~;Wq4A=GK_x^s??-NZPF$UwHBZ*R2yJIs)^JXtP5c> zjF5ucaFl*B=eZG=G7f>rb92yw0Duq>1ONm8GDAc#003`gmzG+As+z}C9!&24;O^Z` z5Q=nRECWd+St~1*w|6D92;`DvEimsT{`(j`A_N){I4cAIIsn}7SN=cTd#cn!H<^ z3mmd!LP!wk8nWG!wb9hPbCz>;C5>W@&dlEO&)R1N>c8DAK0Q-^TT!h|E7hks8uQ(H zPepL5q3(4^7_}&l5pTHC8Bh%`Ww#_H{L%oUaL zwk;YHf6&6IueJK>TxzVW1hhTX*0c4r3U{ls7B1-^)|(}3Q-x$xPdmc+k zp8l71O-tT$cdT?#wYAB0%dNfoZZ+^~_4?VTvMcOdK;B}B;u0|AJ8qC^ia%Jqe|fcOwR|Ewur9_`cB!M()%OHCSbh)lHc3KReh~v&eq5t6@rni+c7tS zN_cCsOr4*=X;GS5MB6#$zibmvZd;9YQc^5wT9xXT)iiU})MSlWAZ>{Π)iU?~=Y z$zes?UCU)W=3JAWX-}1U>r^dsygh0FZ$Oa0^x15(MmlOjxzVEA6U!5d>>Kr*f5E&k z6tO}&Jzq5nROQNBOL;z;tv=jZuSV4}rT)&{(84Dbg7=hG6n|7#v8f%4n%Glpuh~A> zeO2@4DlL^=y{DV%YbuXjwvCl$W@g0S-d zujP`;S=GwW<2kQ|;FY`{FQq*!z{t!l4gG(B^~%UZN0yR*!abj+XFBmBJ-XCunNI+&z(!Z>6aa* zdJFH2t_kio(E{O&4RX6J$Fm4KWp980G9hU0Sq*%B`4+2kZ+683KIKS#?cv~Wm0yKK z6Mp0Dyzl_CLW155v%=Jc-~xs7<$FwmZNJJbyU?=B@tnM2zUWI<`c`<=>C)szR^Ogg zw4WN+lXZ5xvBl%tqk#$rVl%T41Pj4XLN_x}@<8{%y?ctXCngs5d~F0Pg!VQ&D)I>1 z9Ny`eVmR))5!(G41}2LJP(&&5zI()_JqMfDaRs}>xfqC2d!_%%?t9`zVsvmWKgpq~ ztda!sUyy>n^pnn&YoUOdf7Vx=B4kIJtKwCQB-rtF`MAK2sO=QIGU5a2P*j2`;fcV%Nt zju4fRNB*mw+TdRe+*Lo-SNJYt4VhM6^A-4Ht?~Z1kShenBiO@;@RK$BMNcC%&Os2# z3K)V+I)`gF2yyz~+~JA1Rz9T^DL#aoSBMDTHunUl#?MU|6LJHdy;|Jv2ytqPbXEvO zwt~a+G=3em^0~Thr&BYlRf@E}yYgoJ)J-{gX-e8%N|r9n=ny1(t&v?;dC(YqQYjJo z!k&fBjc8kVJjf%2KmG@1cbmt|+Q;wfaCus~fxO zrp3Jd&_WPDu`5??)LCKp4amt-P(qt415RQMuhKQC@;3t4F~zj)uVRJ!CQq}w{y{G)AcQTaI85BokGqzSe%8Rgd~P+B2-_VFSc!7CEgAG$<- zBGrbNm#nuz!61pog>mXPD3*>gPkPh;#+{E$&803Cf_R!bFb9VbA>-*Nj>0+BPyr9jTXH*;9^b+UuBu|>z z#Th5yVP}OeUK9Xs$2NS{?Vr`P3UH2 zCx|dJBNwk?fR|_e)0*8~;o-aHxE>hJhz_XbYX^klY|3KBa;KVWa!%ss+@lUDX*6^y zy4h*p5U@;Vg)d%)0W8lxAy<^_2^qf2s6Bk->or6yohv&fk4myVb|1Q{h@&eA@<HJiyBxoc-8#|y z>j<@>u>9zDajd)AM!hKKM2wHy25pipNYRlNUq!&j73RPz;lZje4|a>^%zQnk>;y{y zFVNZq%}Qp$Gm07Kz8+zHLcXodU}5{f3!q#~aV;JI-#g zqqTeNnC)geenKXS!&+|mTIBYs-d3%oI?(T`3P-zF^?C;Op-{dc?|T0OY13YR+8Hb) zklS4=q%9>#f0o6hzYAm1Ut%)G*D$}@J$Ag#U1{m_Y3{r)91eSD(slikE*N6U-Soo8 z+%9R{rJf&S{_xaIeyz9Bw>8#VXI~36>wWbfuBxiZ*z;|b783c${%x6vjx4_*+u+0v)6qV zakWNQuYl_JR*%aywARz=);zN@$JeVK=GLloYY5j{%uO3q%u-EftvBGleHwK%jk3aJ z)ofad|E-#uPPkNS4ecKF(qSJAbhE+C1*ijo{%$gx=ITPVb8Al(epT%+@0?R9=e;S8 zj;@t8spq3^eLsWONS7%Gmldyc%%D%1B`>*EF;%k`zj5n#EuU87%(*DxLKd7C>ss7D-F`mGmT*7XaXFf-ilg#uB3=7YPA|uf1%-1{0#15o8HIm9J9r{+V7&}ePvpv$tJW<`L%oxSQZx5 zwC$zubFFz@zOVbJ3Te}6_=TKn)n7B(34Z@x)qd#mIdk^5_F&%Ll5*?*)i`p`X7Kes zQbY7#$}gq=V)4koL^sf$Mqk+V@UKeunuf33RVPQ0_&e%xr5Zf9@SXGT=;sY#x&$-Y zGNtFM$0-N1_1^oy-K~~WUBI%iFYVo5@Up=*hr<(}DEbW&&vqrPq?O`s^uKAV54!N% zy>@4f`GDtk-5miDx%KaGzYA@10O{w1Z&H5q1JVgW{%!+(n3EedX=Z=gTl#^9i92^Q zQNO`rJeW4{b6mwDU*g;@v+4GgKKwfZiy^%Dzq~DF(1V7CuxWQ{s&buVrTyl-_L*Wf ze4oZwxjx@ssrLdyq)))oStTR$?aHSg$c*z9p8Ys9!Ti4cWz={t@{;qtYy z%Wv%e%I5_G-B7Un9lXz2JK%VAc>s7Uo5W}G?n0aNA53g6Zuif3L?zg6_FI!)ktItD zwP>6tp4?B($$8aLh5c-4^4>L5M2zNBJ!SvlJLWb4H=nNcJ85pazr~97g~eDB47yi@ z1r067oDI5pgtHLAtV=8g4u^2da3#OTzuYc3bXXxPmx!-b)mrpS8d>93y{4)?p{nXz zW!ySQcz7Xvx><7p@99gxbMpX~2B1OgYcsV%7r|103qblKXwOc!B0qR_xG8QBJcq12 zXd{R}$dQ_@dS7kHkjk|!r#ZiWfY~VXsIlrhRix@umsV#UPG>Y0o+9e}=1BBejWdh0 z;_{rgp71;&rxkBKkZHtI5lC;9_0~`7__}rii(~UK>v~;J?c;uATUOMYVUBMHTPw2P zs-3;_T)*W@#M19ws+JbOmzbDgCBjV~vMQ1Lz4^~u>D_}z{LDo5F{%v+m z$l~wQ{Qn)?2@u7c~*;;ET$h?BhGWe7fhnvBfCs%SAClziRobYsft5ho<{_9v3iiux6tV z^#Si{-yDF4-)Bs?Y zQIxZaD(qCXdS{rn@3#vdeRGKMZ<-oYixqSACcl4GU7B0}r1<&lrxoTYY+TqKY2Z~} zw5EqXoh6L(r~%>k&#(NWVf}JBKLGGk;mAVfkJTK{?KLIv-~Ijw-MTPjA!K=q_)(K* zT{(Fc1)ybjRJQRLItmi*1UkMRGw)_Z-aKY>7)GpY&7SWT^zszCzrGE{Uf4eeo@Y9o3@Z5hLv4HQu+CYX{=D961b5e;gRWvFZY*@_mpOu8olKJv+%^|1v+me&7a6 zp7=>!Yu1ma=L(wdXXfrXN6wvT>8WY6>9>BB=fCW(b#Z2%XIcnK28JkhT>Q0iuUi(@ z#1L{P54rXFz4>#SP*(nzTOzlHs4S!fgaUH%2qh30$jBqtK%gKYk6Z-kgKT;UPu7K( z5^?xf21rC?;k;>*fI_Y~tnas&`DVb^F4~@T7R(Ugw8s)mV=%d+oYb?=%Z@~~<8$qv zSc*{vB=PNxmyqauEQg7@B@rZw9f@v71A6IB%%+DSq2eW+dE}KaU*V;~DwD{^Q8apy z#w;R8Ca_i^WkAA0kKcsA^nq$m6K;PvhOkH{v`tJEgoqtPpzBQ39E)6J%~PWjU+=X@&Lg*K^C zvumnlS2dGeSvqX9sW5vZ_L!E5eJ=z|8~t$S*P=hu()4DOREM%d(mZYuEN#4TF@W~` zRNd!!-vwGt+8f7ryAY6uW!E&v{7<2hRRu~yAhzIe0x|FWvFL<{cgLHP=Uno|Chokr zIkVh!?%MbsYSY!SiJY6Z^KuiFQ!u}_+^+&K?yyi!#K_Be1-M^`3!pgG#dAW-JbqpK z11jYISMWA6>-p7CnV%9xkz7a!Yfy~&ASo2Yg;k%Q$aXA|FK9ZD_-VnObaJi zOsuhLC^G8KG5H;P;aiA||4b~pbS_V}Lw5MtlAYhPMQsRWN2z{4Rcgp>)$><5 znGrE9h((Se4@+orXBj5*9=w#{RU|f& zdI~{@%`<{8IYjxG5jQ{@7aE^*Pny~+MttWrd-6Fo5POi2 z>Vkc-1HWMAWN779ECw5FD?~T^?`>a!n&(6pi{%6{7z6^Q|UG zCY}PgU?C`dSlFPC;Cgx7xAGiL7Cz;LCdlu*UjA{M-c)q6dQXPKF-Zn?f#~M)O96lA z=aOecMl^DQgZK27D*~S=prpcsEPNGYGUW`U$wM1`)A?j7^-6e}I=!muM_iFsukD&u zo7UO-huxKb`hwTPdI~|;%k;0Zh^}CSb?R36KFoWb?ch}HHve-ku(iFZ7O%EC@vg6n zpBfO-U?GUgS(C$!0Jr>4Tg;@&4`0lBE;7$$TktQF8Ba4@MrR@C%doHU_F7x%pW)}v z7>bMPjQhf~o}39}GBqQl$&werAv4XdUfrLoay`j+Dc_zHc)6jRW(G2fu$JHd>m%$1 zzHN{3mNC~!AT0ze*QCUxmq}X5f`wqQpUWV+2$@*m=isH!N21Uncw|_HFNRFHmI61j zG!=i%9`MufCN3ZS=crVC+Kw#pOKqbD+ng@?iM`b7BQ>*&85!cJ4x=KF|L4BLtPE!%nQ}t~ zX^`Z(5>=)jjFGPl|I-s;5l$B;K5t@M(XwCUo?b<|U?Es`aG6O%VWg!y&o}&2FnBCj zA#QBXB19*@g_wyFxy>szV&^@lJhvplL9ZDWL=1MbULES6sZt^Z^DMC0A|)xoe)(s6 z_pqwO@Qgp4Lq(B1#J~0?T!tbmy$>X^3qaKwFzpXa3B0SNU#ug)62oCnbGS_^sW!K4jll|O^)+jp8SHF?c z$AGJZNsvQzgMi}@2N2xSMXLbg)pJtgzpmU$Zn_3_b3NjC%=eKfsT2FDUro5WKW?R+ z9JC7ME&(a-11%V4loA-AaXScgsc#kwR;U~_U6a%-vdZf!GWh=V?|PdQr@fCjZOrQK z+Q={tN0gF$N+Isjw{bVQLjX++>cJIRZk0Ofd8TDq)Cp%!^B)FoQ5AA`fd&l}2#N=| zVLq-M0LjAyq+9|{I3w~4n3|?(l@_%*S=QuZIjmlloLymX!m*^$10#95E@mXQ8|y?+-1MGm$Y*d03d#m!S#YbOCSabX>L#bM$mt0a#~>t?nXFF^FU%Wo^T44vEi& z!2Qn7KqXsWUqzn1(}qK-Bv_}4t?nuk0MLe^BDVC+;}pIiZ+M?jgh3w-+gE|`PjLx! ziED}OGM`B$a5mQ{Iq1&oOyKW6Fcc$zE{`XXuJukP4z43r7L*b%)HmlLse2D?(cRYv zb&1!c4RJyY*L(7GwdX3(Fcb1DXeF|!Db8O41)x(fAYT@VIl9lCm*{kED+mB~S4FO} zbZQf_EUGQgW1PQE0f93;^v{bgg!VXA-KqkllJX_*kHUjdYD_jW0U@Y{N)e zwS!a~4RBA2MXy-39Etl_`h+qWmpsC^w51O+; zR%Ox`8R)9cRiR-f1(?G-LRWHN z%qfld8$f;>*r}DlFCiUp%rUqL9o8#fdOCcd{+3HaSy#KhLX~p0iCGqu5`xDj7w&~E zmpX3Jp-Rh-JhgpITRS6ipc2o3q;THXl{fYVy@QVBCpe%WjpHimD%2_$ilW`fbT4dA z3`2+?Ai|VkG)~K|>#;xXBci5Ph4yY%0yS9RrazfXMC#}N&i5kWL zoN)s}$BBv>b#twK??`@HZvgFaQl`6C`86=jMWb!3wBJgS#f=+kzwQld5@ z%OKmJK*)s#aFXP=F1Sb;*2*-|#8nP26dqc`!w&@lm5tX4!v#hnjAd|&aDhtr-d`lC zoEeu%m%5g*7YIS|`Q{;n%!dRHba%W%ol3nD3dS?)Lgw~nTvDAXw(NzFQqTK>7>Ypz zLVM+DgwHTiwuJyUb?B5PWaG+7Ur`j)1t=hBBZ2}cMLPN0kg|qnH`Q*c zF_fgN)Rm4zcB-ry7HU7RgEtFoVg$Lf4QHFl3sefm`@?Yt7&3Lut1`ONq1Pz^W3shKifu5BMc2fPaPtLY zLrOAU`Id0rVBrHsvs|aA6o4qbsRdG+vT2nTwG%hGT~{y!%=US8+=27B;tW6%=&H9l zsbL1V6$;=**%%{eJzB*pcmz;mzNmOcNrvL#5a08bboz6p;sxv&rGPQBB?_Pn=(Co(RTCUhssn z9v?c`DNP}9Bqj3I>nSuS;?tw82iqCNlsvT#8V=%$SAa+TUT!pi@YA`&ZNC{YFWJac zFQd?+h!KxHA*wmFSsgSL#5ly16vsQsb3n|SSWiLQ$L8}*aH-x;p-K_j#2br~5*^e( z#L2`sXi;0CM#dgG5QG9D#X(V%JZlBkpwsjpvLBWkf z6vPe}oM@`VQ%6w`CNo+ow@HZ(>H^}SB0@$2O7cE*L`oKb=u)RJdwR!LI21*RaOnwB z%}~V{5zUwx4=6qyQ=wOj)%CciM7Waw=8|Wk9kp~SZSB${SAe~Xh z-(J`jli^CFd`U9E^nK(v(tO1zmIdQ-T@e&@P;9p&fw_*IQdbs3odd>sn<8M7P}dQJ z|0q=Gwo{|72iqCNlrgS@8nCVR1vuS;2sWf0G)DqkQiga=0qxro$D-&FjWHssIj&g; zHDO!4HYq~#IZ3Gwe8E}5A)D~q7=Uyojz!U;8Dd0Kb6m4QVREpfKM05Vt9?c)0#*)K zw=my!lxNJB#%5Fayl`D?Vcn+sd9r=!KH>|F+jtZ%(=D?cbQQi8^El#!;6kqyYqoLR zm%tgn;%F@rN22IVjJO_dXA)DivA!JO2+k94xDQVgRgQ^*(g4}arrcK4?xE14d=ZQr zBdR&9SWstyAkfxDSMuYaRP>QnrBrdCL<|_cNR3khMT?>%(K#Dfsw|{GGJmwd8dz%s z)(2Y(Uyj8yz8xiId_ODIOe2puI=&8{6=@48wS7`OflMn=8=HZ#X%8_xJ?c5(?wqZtgZEzY z5O^I?^2axsKLAe1Dm{`FW;Vmqt6QkSHzu}O(0eu*$5&GW&WSjY8r!*m&QR)hOa#)y zS>SQS5Q%jCIAsBSRM@C$%BEFt)SP$Xc*RK|Jp|;j5NIpGK$96zkYYwS$TA}mQp^bJ zSL4g^Uxcn$Mae`f0a)QJvPFL|PU$NkN(qz*v*ZUHk3MhIhYau|_@UhWinE$s1HU=- zYv2U(_fqx-$eboffhJ#F#)5i!mpvzt;BORXpu`KgeThIsj<7Buu7NEDTzqZmk`vpw zul7bj-~c5wmdt|3c+*I`#3;8|oi3rRAXk{HM*ejseqv_VIE?Yq;pJ#I9vRueceo0+h-eiMBoDlTS{v#Jmh|^Bd1cNU@(RO_ zWWu5JnQM9A9u)+zA(ysSK2_D(eoamo$BuD?bh$`uhRoj+2jyGxp;q z%N-xUgcpLv1^Cz9>7YRi!BW6sC>cSRlSXjNVk1aXG6)vi%niwJzv$;7ISbQyp@pDM z;Fyp`@XTUAi2rZ$^i<_QC2s#(e+^jr^JV-k0Vf}DCm^|*h$+x(JA>viHpl>kO3@}s zC5DP3-*J-FZJ0i7=U#T`pSJr?dF{1*A}0^uC!|^C3m!K@eAu#rl4iTYAm=+o2`DhO zZ`FHUAQ{$hMn*Oh?0zQw7Gst8x(sH!roAuasMIx!ZpSL}LvyS^qUZm9#4{~+_9@44 zu4wN~`RQ^!hgW_D{c2yASjs|S02nBd&PB(7>FLX0fgIE~SsQx6or)8{QH>#U@VxC* z;;BIyw2;(rC+F!(?mx=>`aAEk+m6`GFw=uYt16Y)3SVA+tB8wG%Md4P|7YKyBZ4e+7Z+&Wa7H*)nt_CNk z69u&7$?|QCRfDIHYyV%TMB+nVvD1*VRJ%&4Qc%e8h3(1~78f%4S0@Qy1Vk!xh!vHJ zlPahD7Q$zgdFj@oH>TXlwq?=TSX8E$jaSHd-IhEdp5+wMLKja!Tn)Viy-O$!>7{b?3vc}i6Vh=0Zvbu{E)K-Akz_G%wVfM=6I&|eZ z7W>7lTAm^k%yLd)!;*~FEjokDSI_g~rQB_zI{cdgRn@CrhM@Rpvqe`^go4;Pb|v(Z zL<$W+5S}qe*wlGW$#o&iU5C~AUZKE>g%yiggxTvlR?!D><@0jo+FX8xvRaC(@G;}F zUpTJH!F+T+oVp{8853c`D}}GcVwGQ!|JoucrkQI+MjJoP>&WkTN1y}Ms-4F}3ehgX z6fJE=fbCN!j0G8v#3Qf!j)n01$ju%a+U8uHf6&my%wt*|a#Nud)rH#Yqs!so+J-oe8@|f9ol`@F+IEHpV0HjP79EGc7XrLj0=q;w3`W}L!SVSNPknKl;g^I ztcks&1d)2(3r>#5exh=kL35w3M_yH*wxw_lkRiA{aSBZk5CZ@Q03$<1H2?r_b-(Hh zcxi|!H9dgu-u2#ij3wczlpsq+p)n(?;^&-UH?mW$*a@&7kMF zssG*Id%Zii|2urJeR}~J@dk(hjD62=fRdFr7EiO`H zD{67^c~`8k#*1fu6r>hJocM&mT2RHo_cpPhEVJ+(`iuAo_y9u#05U^|L{FQ+2(D`-+iA8H-ZcBGut-rXZY|kB}-@8GoE{Q4B4Oi|4rF{ znY%aEe=QQ-s2uk1QzkCrS}L23+F`Hs(o?)##yMI#^Bmz^$T%~}3p!jDH*cBk+A#3n za5JGcZ4Q3U1m2&j`F*NBDQzj|MuE`yLAo|>5%V_pHQQQ_&GW|f=5=}S?!&tdqFVT7 zqZVhE*B=YUad#nh6Pq$`?99c8l4IX3Zi+0gE)6@)rM=zK=3C#HulTNkozBAs!;<%A zo_T4oDw|&&{O+w|7UaR(#$IVybE}b?Gjap1(ZgN^|M;qqju|mJp<4E+VvDCAZyXthY>!r9#$ioLqCjM z6qe2V1!DXFvY4}anx8ouiv5GmBsHoHW@hw=-wEeZhaow%2KjGRu^$%6N!?r>r(tc~JwN(wb{4(cb;(X5A zO|%`m=H#n7zSI_>f4I_LN5q#zsI{f!u9KgnuZ)kO+O@?huN|7m4>YAf50h7PLgo3{ zBskFYsYMWSc>a<3?s-10>_7E6uHs&_l>pEFI%^~oZ5Eln)|#Wh_VN&q;ylZ?B3!i7 zyj*J>MM{QRD=)-s*IxGD)^}+c^}6=6?jMwIW!$l*`Tw2%W*iRZ&RO>5u)bE*+^sy; zoGCwwg7MX{52_UxVzj11luCmOvk}iWkB1xFfrQ$w)!158=u`db^;8#if@=!37lE-> zVNdpMVv_l$?ZmJ=Ry#yZ-nJj1M&ztZ8ZmCHiS`QWcs1Ih#DU&z2r>9OX)z8wkdncHehWie_DObO(b%ZbJvoFK#?S#@1AaRY%DNjMXTJ6Z59c(}a4 znWTY#BOAbe$>2G$Op&e)(#52BT((b^T{W@3&Pd};KIH=D%4$sSbgJ*mV zv*dB8t=aQkt5W$EvCLC?sOJ3oZGWG7uv*+@_Y0UWZ(^g8v)s+fn^9ZQ=K__q2Y`Vt zu5TvN<$-vET-9|QwWsX7cZg$0xG8%pco)1}Uc4jSDH!jr;@%NT%E}c?7e}~Lc;36m zF(X`*y(^e5m~f%+j(4YHyttBkM>r`sS5jRb;T?IpeA@uYmN4m25>2)tN7J6jQNCx| zKA`LEDEwIlbS+Q#vqxI&kv=v(Lp0hRp?E~P+xTN3k8GghUCcesrWZ_drpufCKW=E4 z+DHDDqo$8Lp*f)N{%2)nv_#OXCOZD73F(%b`x-5?P-KwZef%*YGj#X<>=qyla*mJ2 z*0D6wf^z_3|9UzMIS>6IM-iDJN1~EPj$cOa%O6{vAx~Uu$CIO&JT6&7JSLxJ7K_LH zc^2E@m~n$YfAPwJl&s9k8m3OFAwtj`9An~ccmTv?ey1XVX+rMsFns$`1vfB-}lDcDL6QoZMZ! z>&M`gW2?8G2L0V>&x3&vL$`B=f1cg%1p?{Hw4}c{bBAH{eb@`6u`bY>#m_fcI}6@L zzW>_C7v)R3!=Gth=+^zVUHOu>x;?W2$BTTFhm6}p9X4%u@&hEE_t=okV5aKUX**Y^ zUbKw1JiWO3ckYPhu37K!tnhKFnYKAp)*pZ~vAf9Z*&Q}=?{%2Bf8+5j_r0w-P>%CA zT?5~Tzuml5TZLd*Tj!p>fE{3;9^$wyUcE6q#TJ0-aQF3Axb=A_pR{;y$M4JO)7?-k zK-TWsnP@rA@;k}yMg_&-0)+k?GSnP)mKIp6;%ZNNVueCf^Ev*41A_^;FEa2;#O@>?z(b=70D0J@vnP@0q;1oUfl9Uaa=yA>2&=cIn8e<@8` zJ@Eo$-GBE@#m{G}z-oLXcIet+cYBrEDI6_%v_^~TkQyzqSUt6ygY8ac{7mlmZ{Ftq zgs1<<^g#WqI;)5?YuMhPj{jv}77Myq@_J{F{a>Nq9Iz3!Q0;!pSd3PZ)vH>p7OH(} zA9=@q8`-6=Z}h&^OVz|H_qU(=nKKpleE(t(3Sf0@gdcS@pU*sr$d2p06mFLq&xJ}VhLYP@;d*KFQ{vv$9O zJQaAE@9VWX_NCndQdofFnBDZHb548T-gjki+ZU`ZB9anHtIo7-*^`M&Ut1-7WgKFF z4l}W>59`3!uUG_sAJtRFE{-D{O1 zaXrP2sm5xUTCC=3)tXEB?)$xmo%&;+z{DroKlYLkvgh&N;N87{C_9}A-3b2bUh|<2 z-BK+dWB`d(;p86}Up2NHS!%1fHEV0Sq^5SPF&~Vj)*-^wlEj|1FHtAD3;pLSLvQ%< zO+P${8-BsxfAv%LpO~6>Ff(=AZ|&YK`)%$v_wW^KuG_YA_o^joL*iMIlE@{%ukEYr zKW+YY8Y`t(Q%ct5NI_e))oTs9CZ&5*%Mfj~^4UAg5wfyMFR5<{il)UUD3}(Upki8a zf{JOy2`HwVCh9`J>fEo8ICC1hFl2XzngL2Or>F0ac9Ugs<=V1-^Z03A?N0vHfY{j3 z{N-cSqxZz8qbxex>EzQVb>dY0&4_IeM5BI9y+Hkb)~0$N=g~c9_-|EC$3Q=!VV>2D zdi8lKj@!DpmRlvBS%BkZz8=F+olNM_&*($@rg)LTSC2Py*00&a(7#oz7B71 zca^-weA`&wMggj>EGae5V)CJq>oX#iDz(LRk5^a-S1IyJ7Y8~LCKj+IN-EKm5X}Ja zhyatZ86*k@;6rRc2|5jf0!WFW0dWG?+ShP(mHA(p3sJ!4v}F-qs0h^o-7u#uk392; zIkL8#YY%^JBL<)IaVOn#+K$y0G4EnAXar`N zY^UWhduOheF<8{DW7H8YWIGvu<+nbKxp8u~l3Sx0>CLLP)UvTVE`*CaWQ417UJ)+9 zb)9v?xdM>pSzfmmBR<$zG+r)w%o#qw0Bj-DORLgO!}S~G+7 zPoID3p4vND%@M|oAGpw(TrwH962zi#DWs0Lxb8<+m%|A7_2#6hV%j1Si{bJT8NyXb zF9?_G;ud6;e||3i3p^IiccG%dDVj?<3Z@VFEL?*F=))Z-!6yZ|qfUM~n(}C9IvUbd z7*Z7fqYw!}a1J6Q2*E*!1RyvEkrMmq+tJN>VHIcvy55 zmJ$k<3K4kp=&`4z)RVQ5%#{&|#zT*Vjx;1^_kzv|b<)$+^bnPh6k29X3PA?%AD)jq z=_L~JTeFBa3~NCZHfZv7NnP5@Z4z3nEoW;ZbJ5sJGb$XD;+N#mJXQn@hncvM2BK9C z!m+l7ty4xO8bf1TiONhAhnTp4>xax-T&7GM;9ZAITtn_$r20(SAw%ILQN}KTp^N|+ zY6uXa#sGn8j1U;c2!Wxa5*)gqECB)*5QtGv);iUdAVkN!vv_0#SGW?E_mg)@XYvTg z+DDr>>jWqVeb4KtEp^MK zCG!Jh0u(Rz6mvgAZ*tV+(Se85NES&@3jiV1g53xY4IxwkP-3CO!bS-Rg8+0F%%L$< zh9qvs314g103qBc{$IC;g|#Q3K*zPS^oF<%qfk%4pl7LkaqnnlqS`vK$(2Ba3oK=P zyZODn?s7Ib6IGrc={wKGN5wNhL&hNRCw&F+y$m|h(CZ^KSf=#7SnwUsz$h=8-ubDu5o7*jY1?7SA`xaE~$Kl@%ww)vC=%^ z;=g2ir<5}5?(4fY)CY9dKhoJD0Z8?Q1X2JY0Te(;fCW$zAOREvNC1TaQZONqM57Xk zlGdilTypmk?OO)BC!p;7_s&X!uCF|ANk;JdTbAatn#<+7;=_7+w2 zqBbb?r9@6Y4}>~C<%s*?ngJC}C(kSMPnT06Y4$-JtE*ycHU`?US(6B4tuWWE@lxv4 z7Nl4Q@YU4hd5$VST1XvJE)E=WlFhgcMoTN6I>s{E>bJ%+R~i#zCXY)dE=y%xg>_6~ zz=lgqT;QflBV32>Oo&TNTqpWeDP{xHj|jB@R3K>BwRT|~O2P|=VKP-wRKhS}D8evt zD8ev-DD61?WExhkT_rlpopWQCe2;5qX*P39V#l?!1naq%9JW-wu}*cXuhT6}r(IDe z?t-{-7I$3De3BxTbaw}4w;$*2j*MUGWH83!s#Q3Ei?-`s(pGmh*7>Hul4?B4>v4j~ z8nOG3^n|N^ZZj4-HGnK@%M=?O(u{CIgcso}kz9r+i{%}PBurfCmfCWWSo652fH$?V zC{Zs*%U+Tv1u|7FScFImf+13ZAc)i;NFuce5=bqAgi;GKA%UZ*F*V*Ymr28py|pC# z$GNl9jU+Gtwpljb+@0wyDerOaEOdhj%*!i2YLsMztCC(RmF?ti=|k+uxL^hV}sz55^bG%MHrDs(c`ICDxVB7CKhz13M|9I zD`v}ZaSV&$>I@meMKdpi%VT=xz^j;)i3Qvl^D}XdahbTt$QlJ7%_bpW5J{kFgdwI_ zSO^lp!bXq;7BGS&u!j-Wc$-f-6jFiV&O%q5<17^+?l^RSj-*yS?iac%9WrV`op4W& zr!zUd(VHam?RCI~AkHhs9BG`#`E<|hovcy_W7>{zp>Z8At&2k}YO6zago_|gh7h~U zLt%slx~rgAgf4@T5nKoKB5)xujugW4?FKFnS2A<{`7qBF^^yp&wotu@_1q#nf%+f_ z-;XT~fC5r_fQ;KpuH|USqoXNkNTGHB2?Pxc6QeS`ei$YSMHnUwMHnUyMHnU!MI9%1 zt$htTti$~UYCB76kL%S&T~3j;0&*v+CS&`ZP*l(xx>nI&!+{8?1r=zZz4$sp*ck3r;FOhV89pksAKjGUVUeZ}mPX^J}{`Erep zdZM-?#XNx9nt%eaoJ46AUI zi3i-AQcyLU1Ol9+oR5|{C6Gq#&=^9MVZ<9@f>DHM;R1zB6pAoR7>Y1V9EvbWATvOx z=1M`G)RDsv$J(jR;|*QR=wJ$HP-{76rzw54vHex}CRJThQ<=``&#M)8630wYK~{JmK0^_J|F!wx8~K zUXO5!CzT2y9EC^;0-z8gK?oE=Bm{w0h&ZB!Awhv6J2l?nu9U4S?`I1BR%jpm`??*! zz3#kKU&%2&oZF%8&0RsCtFXVS?GPTW29?OPD2rN9)N|Sb8dN2lALTsiEI|gM4tt;H zMB@lj?nBJ0_F^2wEYRb{USyuwnfEuwC4jYCreRUQPg5UzRa(?;IliwvCIskCY?aCw zwe>Tt-oEGF^y(q;tZPdX8#wbuxH>~cxFY5k;Rakhb49p6+XOT-^Vo6vIpuGIU;j62 zYhlz0FFD~f|7mG_@?ca4%Q+zhuw0Y}}U5Zy%? z+-C1gW9C;l>PXT(SpWVI93cRrk-IAcfK`C|es6#Gz2|%G?K}DGel7yy&j?#T2iL?1 zzRYzk!vmO1b+ZYJFbUJ{jz#av_Ij8(qEXvx8yc5wRjuO1=RQclDpu2r2RHx+h(Hb2 z@#jYX!7!YH15f}9kcj*MK&Aj@X5g&h3fA}D+vn_Se=OZu*Kw}&)X|;UO=}%(eXKxf zcdN@BpdkcavV0tz@lO>*z!$(?xPW2*FEal;w3RBUW8uRocw{PB_ngcJK8FKu-dp&c z>O9;u4qtrjYp4B*7mv^Wac{3q4LlV47|U)1fkF%~`{HqZIPJu5PZIKOr91>LUTZw~ zaQHlA;mY$)rKisQ!E#96HzEg-K7P9&--&ULgZH;RSaHYaxwJ%FePvK3vDPg*I1KI% zgS!mw?(XhzU~qSLcLsL`cjpW+xa+~)-CZ8{eebJRb^mlaUFnr{C#x&HlfBmp9I%^xf@eaSZ?X;35#3^!xU<1Ew!G9oOWXQh4W*jVMYvjYHsE+q|x6Q^OaY*6O_xhP$fKS4n zksyn{8Grrc{gWuKyk}DZy*l|T8qxX28L*Ru;!8PLlIy9_JI{IrKjYL-Pwa`B2&Z1A zkwLI|z|vH6U;l`*@OS@~W;|<^2Vb5_owacy`3Rk#hL%nFEQF->Tzobgb@*ncBH+sN(g>XTa_R|I;xhS&dsucbWP%%=mYA<$jwy zOI|gx>{V5^jNkXqU{C2WWMg2jMzk(Zk&sSChn;*J@*ovc65AC$9^u9116VWXX z&7o9Y@rM1OGb7}m9r)LqMmEfs4kzm#YUIGH=FM=8zkwz3x4C_ZvDXGKKktw;ugfA( zDoIDLh1VJ@IEx4m)QBW^;1)0bp>&;r23|s( zCRbnnb?!OL2KwHg0H-a=S4-1poHzCam^SM8g8X%j&Z8nVcR^dj4|_~7L^LqBWmt#3 zCOUXKN*pBwl;7l^&XZ`L$x`45A;7^IiLlv3ymsbz4DkyODf+tP#p9MC%b^g`NS zE@Pvxds({uQEP20K+Rss?yRHdfvMJ!fDa3Dd%wlbi`PzkMA6*Z$7m0noKDW3OQNB+ zUmFgNxsSxB?)Z`M|Jrxf$6h5wIv}O4$J67*dov+nt~+X{wG?0yGO8~cTKK-_1U9*y zA|_&>=t!$q|49ogVEj=)9Y@0!g8DE2WtVnb&)}P*#ZoeN|0bb7$|v?Bm&)SUYAXR= zj-@MPmp!4qarU-n=Zf(k&lb7)Nwp`S&%AGs%OzpR<7fxBVrF*V47XI1;ng<7#}6uv zUqX$o(Oj8ViJl&hgw@-5?(0#(^ZTmRcZ)gZM>mh?04u81xfQp;T;Tf0zuLpO{N585 z$x)1q8L^E8__P!D_TLr5yhgWfw4W1(mot}~2E>PQ#dZwD zbJ%qAP0HN|fekgh_z(7;R6Um&J+eDv7Qn}XK1)?9*IS>ewJXoL&ATo?3I=N6f`3lD zq!yEyq6W6R44BF~v4xY*jmPwh>dfH<8U_-t$OuFUZkx5HpJYQ&NPlRGH)`J~jisiTEDGql-O9J2tmw$G?le zkJXo91GW{w3lQ1hoL(jH0w|RMdM1AZ7z~8^nw7S7TzCd{Ka-~terA+yR@oZd`JgUM z8>GmhDw~LVL^6a*qD3RbQ(|Ee$P!|i#? z-1i*1k?&*V2bSH8(Xmwmr}W(C&rf^yjxL(dzY_8((eN>%BE=EK|B;0knxHD{D6vb> zdugOo_r%QT;wrY+fSAKeM!Y4WQ)*97pM>q7VN0@*$Y=^<%p^1i917ruz~lcEpli|2 z$`zCI^BfmF+G9J>Z{Kg!5}P`H`V&Xopoz>ZW9T4*D5H!S-QQnxmyVQKk{R`D&Cy$*j>%#P@D=L%kV1L$cg47|<}4~t75fU!22xrK<*EwSs-ku&=@n93 zgG4?Eu^kX`>=+8w+9-0c8=+6Z6-hx?;j;e62XC{wn6!Mk znJ1b#GlSTSoK+#?mktQAOOF_xg8C)UN9=Tx^-MS;GAjeM(9S|cmq-=un3@rF&)fj< zH?Fc-=C*hX4pG@HYmbyYiMMP7U&msF|Yhbqg8| zSCBV<@%~8(7udtSCKn4NebB9WLlK3WJgNf-Jm zeOqYt?785+n(D4I=ku0_G%-Kjf#9)yj#ha8foPf>`Q4> zGI-r+IEuT8)C@lTruY#@DLA>*+f+qZY7s!=I*H6Mdm1Zo$XnM|7R#*jKV1@%Q#lPTAt zE5B+}37iY_)P_oC(iJ_hbRO~3=@XgL@mpBI{reXB#WYdnJ=kVh{!*;N6s>$06YW`L z^F+zWP?^c3m(3k63T0&HWPid#oZo+bh?PaE?~$s|^JxV5hIz6XV;4?cDP-LM7aei- z4HSQ-5QU^*&+y)|>({QLz4J(8oEM*e&P?4h9>HrTM}-McxEe2`o^TM39Qj1J<$SLA z(|j?^aw(Yki($cE3`;8K^Z8;}7d|Il(QxDcXV~o*!JU6J=f%*ybpDMw*&6j8=DsIDBBI-hSXfKv2oz7H<@t6jrT!yBOP zJobT&yUC?M%ZGQ_$_g{VIMMm&^-Y(KAu$KsFzL^0@09(>Xgb5bNK%To$B^ceNo;?Z zP-=CYm&;%H@ZXhj>{LINcQ(1D)<1#$UR&5>f_?5pGH-`DlYx$ZRyk0{rPuo3&_ElElpe%bQHJ5!wf%#WAaq;0yVQK3ah zt8#?&Md#?`*x-TA>7c(d>KDwTkl!!BR@C*Fi-}4gd2SG&wjpLeD4)0XIWMF>CQMb} zsGeccyPd7i0^OkH_GIm=UM~RILqa7G#y7i+RWNgvp74w;m_o@+GJs+MciCB#k@U8` zV{`1hmG!Z2J^S_TltF8OgS9Tbsw)>@>zZ5{Y2^>LzWY7C?Y9HHw}War+U>RRR0rkq zf_i0y9YYuTD7S11#J}d!4tK9@cAK_o?Vbe%x=`$tuKRsf4E53Jatxf;kf!y^Y4*6e2bw@twp<7O|sP#(LFZIoApdHb=oE_w9)(tYGC|2fG_ z>nJBWEr->I5A?iEN!<3oPJjo7Df90|mTJ-zM9A-Yg4)!0vU%gwgy_p;xWOjA3s8!& zxypHhtDciU-2hx`WDo0mFrb|i*2S{m&+%Ojln9xXWmz@l{cRl>&5hW_-Nfqtc!eZ& zCcV$+jO`SgAN6@?3P0Qxp*{3G{S%b9++BzoS?%K0tu5J1Y#)Dl<9OEod%qh?nzjlu z3KmG2r0ZiisC}n61j=)5s-Ed??iMlmuB3@zZ24~$Z_)^W-$BQEs-MkN(pt35_jOe4 zO!KaOD$f3ht@w1%3w1#1JBxzjY?zqL?*OUuHPl7DlDXp1*R|8n+SAk9eW zcSBPhgYrt%h=Zf1O~-w#%P^!RhmFZBfrz<^<=!7n&ob)!c|h~irvi~CV9>eiNd;FE zJocdNs)Vf#5^v&qTh<~3mffPsuzgZjX1YR1K`O!%Qwg4?g*z=!2HH&|%t{43En(yu zjG|c0f`TN12D28Hofu-Dv}A`8Ts1-EI_)owRE39}by{$4@(*Y<5t--c+i`N{iJ`wd zU)NOvQj68PXt2y_!7x=Qi7-jvY3LNOg%40dQ<`y&$O69Zty8u(f>scb8Bg!!g;o-g zNz9$!Pz}VaVL|L~@2{$xbfvB6YYcstYqlPYfDdrUDJTWAeyiZv#=|yIQ4K_|Nx1u_ zR0ct<7o+Nu>5%10+t_Eh5}Y}tOM0tD5_%fvJ}0LoNFEDc<&bk-H~fZaw9T_^9x#*x z-{g?_V04fm85oqHa?`?&Dm)cTr4rbg5R*!Rngah4nhHm8odQn~W>jSXkq>2%ISzFL z`}eyFEiv{~3+#6-!|FodsBkN+vNVvEGt15XSKF60R>Sdvs7HN+D>{X ztQ>$6&dk6f0UWpW);a}fe?EeSdsT5wY}VIET3wh6J1+ zEFOwYrW?sJ#*#2;s~jZ9oA)xfgm8d-^Swh&b@6?N*i-r9VtKsv@IounHIMNN?fb z+iM!xr3^R@$3T*b4Z`+L{5GjSGLs=@Q8Tpv}OB^oZxB_jQxjC2Hj$U)c8Byt3PJ-7ix z86EBBZGgpoSWS)w-bw&zW*WCdiHTKh(5PSC%y4$etrTH0y^h`K8=M!5|A6o!++^Bf zR9k6^J2gqOR9|y_GhPiOE~6fvvEz1FPz~lTQ7IJjx5f$k=9u@3(Q#i3QF>oHsjRAy z0qH*yl^9l-|4c1~>Cy_43dK0R55PI?hnR$!4|=&UcxRTebdf<&w{YJEan#yKJi-Bf zD|Q-ZiO_tZ0FA&9+XDSrA%0LNJ7uT^5?q^oSTKoI|3< z5DP|_j0@wIJyEg=ioxWx?z1d%oCOyG-;wQI`5SLnKlpZjf8ZYGSEP_>hh~wTz8YK- z>;r1H_I5#9a6|@_{HEpIiLRv8bBb6!)kO9dV;s2r#=?XJ(F8TCf3#a#BkUvblCy8K z25-@$=k-#1V0%!Orsm=`fk%YjVKLAgVoR$20RDJD4(4~Dhl48ne-c+;^Bj&J1NZDP zDqNi;>tnEQ7Agql|Bjd~E5vR1^JAakc#95*Tf&c|!F#u%CE*lvs9X1gGzO6LOtaWm z!OpZeLc!H_lC;Z*fp(h)6Tk3DT*376_Pi4q3;Ol zNg$wK#S07#XYl!>;(RagsY!7Y$&6iT!)$=9qfgbi6L2n}Dc4jNZT7`}*ZXPO6jbG5 zjQPZDJ`ALoIr0VmjrY#IC%rNs?q_LgF^vpOg*7Y%pwg7KZ%KN69P2xrUt-qxnXDK% z7(bKWS+{CykAIl~c=XyrT_Pj(LgHky*pP4%F<2@Z>SV0s7pQey2=K$QEAel9cBURz5}{8F1q9mQ)kt9IwKW&+_UXWYVkD5l5UIZzY^4rOU5yWQ1F1iR zk@8n8>*rXZ)sch&5IW-U(u<;EdUUaF2Gr@RT!|?)#&)v`%q?H+<1Brjc%15G4ubnD z4iA!8v})7QcG?Dw#~}a+^>_(52w0nNCOD}->%hV|0`GaNury@wV}{(77s=iA2%vKmtXoO(?5jL6a0pZb}0Mr^vwr120@U8YeDU z+!Y%gf`LX=tV>GAlSTTpO3r`u%~**VBdNYa7hh zqd#>(%Ae04mNMpD-Qq+r88!%7a|Tf#t1oA$ixi?*RZk2$q-7|2sAGnee3!=9Tji1( z)(`b7&Ca(iuR5};$jQN9%FhrERU?H5wT!B@acFe+M+kFFGcK?^NXY58(N70n7W~l9 z2#Renv3AjV9G%xg#=09M@ocgM3d0;$Iu+?7?e)>)Kqoa&OG)Sz@`S0+zoBP=krY)P zLn8(^;KN9Jo?u49c^42K4I)~qT8P`~u5W&TO%H|TIl3(5iy!h!k$a(0-Z`b^C zWIde7{-4p>>io|7URw+E%j{J6YqSQ3mf$4~<4BdX%Qc`irB&N>pOhxt)hgnC_`eFG zIVoKg!J)ng*(i`twvIvfL(L0h#3q$Le%5M;lN=X#}!92d`0cx zH%!34h@$o-!Iy{)37x0Kl=6oW!?04fG=U{E*Vsz-AW2y@P87~_32J0%DqQ{h_>)f% zsvqu07JBueDmNUG^F;PqXa(Ys=rM;LD*+BcOUmnnm!Sdr+At{O*m+sX3ObQC2~%1N z2jATQEB{c{1fjCPjI8I(-KFQr>6Jcdg})4O0nQTAM%9* zvPG(W$`;Zoi6?IvQU#n$HHy<2Xh-Xk*bV>nmav={vDE7|2q7fNc4Z2X*qe2RQy@`O zzw@$cQMWph(dhph&Cdz2HLE_dGtbF61_fk*hmMoMgWML&I;x^N!sOmb#M7`m+TR*9zjb_Wd`+A9W8r?f`WRS z-w&+r`*#R1XfQT5HOc>Y@;ILe{)NEwp;U-le+R8c5?CxyYvV}{Qotq%h&Mc*8DX{9 z??*&``t1V2LL}g$tp1Mw1tZ3o^6_qTzZmz!-<;3ofd~{NiORD}4g~WRnx-=VEOzUv3V)>rRG!+P5Zmgkv)@fseG%<#p`45VJS&>GV#NJ)d{7PeZCOL}_Us|%$Ma-9#o94$ zMYSh5>k=zpTaI~{{mGR67slfQN#}KW+x|Dj(Pbf%-R0YIS5h@VvTkqlmkL2vEuikV z!;$WFU~a56YtY-9_ud*n&WKaF7D+#)2vA#1<%*A>K3Ul;(!ZN8)n!E96$8l>Oxy|N zn&OIQdebWHEi?SnbwZ~dV+88D?#tNZ^a# z@yAD5=PQ?|c2gqzl+?IuTRB*^JLA?&Tq@vHx;>EGm9SYT>ESr0ZA-?4ReNs$VEd%n z%QL|;T7*zN3XvXRF)b-%IKp}_<`c!sSh%H{lu?dRA|%WlRM4{AnwKkD z2LdJT#YdhOM&zE3k8vxl))Nhb>?FwgIRrj8%La)hM+!OlkkL?U5@Q$Cq6bcG=q#!; zoiJ1Hh@qhI5_8 zU~XTY#d@>7!fL#YmvOSImo?L6VIi1?rhzRRg^E6kB8rMnx5pua`!ar+EhXIx6Id6i zC{|y6rX^ z4}-6d++EATA9SlJ>qiP?mGa40hXN(|MI)cH(Ya`#NKtJ87;3i2yacEuYz`C1QShL! z1dX=lkfuImi0$enrOAMS=$6#(0s!JjI0wtWK8^%~tcaY!c#3hW95t%ys6VXaQ3wpO z_jhn5>hE}uh!h6_3ScFvA!2pas!H`jX8~f#<9*GdGywf&J~sv&e2*;1Zar%$1BG*r z)+Uj(MQyUZfqy+NVGDsa=qJ85VHQpKo>HaP->{4^Wv}mB&`=kE9B%S!c=UgX?L<)4iAo+&@5X{`V&jl2|?Rx zAbM`r914K4sjgabn9LujivADY?%(8J!*LcZUK z_4v?wV({<(_O@`k#JVhbrI`N+|Yq_N}^#;0~ygeA;doyU{!u0U_n}Qy1KFtTC z1tvRhae=nfd#Df1JQ=?Qx_+}4c>b{UDydJOokAgoFkBacVY*wX?_rVqSn%;!!JpRI zgVOc$r21DmS%hCC`0+Q74c$b+O<-t^^l2wrb4JI|!F#M~%}u0O!+Iw+*{D3Ro9va) zH&gJfRC>+Ci>n@A|E_*Rwg2w>iR7{FC32Pp@-5MZJ3iD-k5Zp|5130-`tpi{LjX5P zWx>PxjK>u$p~Pa)f_vzw;0KS``*BK)SUr0hF|~4%SqXi4!T{3|i%caK*TRBs-f?^z z#OFqA@YT;?_w-&*KR|=ZVgK=9WpI2(CPgI*5g+;1nm4iEv8Ve$_vXJ0_rV|X3C1f;#vyjK@OF;AZ(=9!oXtq($K=r)za+{t!rarA^`#%VVO|)hH$6%u zD`fq_V-rO|buh*Q{bQynD!8b@WA4oy5d+!`wO4r0gMI!R2Jf(B`C-bBO2dLFn!n{F zl^mb5OZapFFs*fYtflAU(BAVf5%4+CJN znT@uSM>?&i=31SnB7{V-oy&DM{q3;vms>twyS}VC<#3aQFj+k27QiBhkuB^naf~iuJLjOHieYTaDV{QD zs~V*hZwIbZDs{Z%A@rN9+jJG5DzIE_70n3 z##tn>LB%=rOc6iu5!|GXl98a1%yxxyt2}Yy40tU7dO2zJZ<1I9DS~FuYJRr7D~Tmx zRS+jZ_2JvXa%KW*VvC}wLKWbygxV<0fhsaBqVho|2I?4ezaX<7T=ltzKk$?qux#wu z$RBj18_ z8m_m5cD5M(hlf{3+1|ttS<@x+Y6Mq=>1v}-?+7>QGpJA?*|gRNpwI2J&xtUZz~ipM zTrJr^cFKCwUZWqL_l)Lm^l*F@`L|@Z3}Jc*_j_^u*ugAHMD8AH-y9FzO*3kK*y%KL z&3YWr)rfv|TJX=QZ$=J8_txF+k{Fs}l-1nNH3TH?MBe}oT~moMc|{~3&2v``=GpHJ zJw_q3U7A}C z2;OqHX)F>QP|)bw2F#+I*gpBiVw~9X39-=c4JTVfZrx@ge+V~rBszq#uv3gyKnWvJ zt6+)U`XD4H9J^;Ngyt3mfdf_6MS0BnNZeCX0-~!!rbs6hFO6H>{h5;OM?9t&<_V+0 zzr|$H2s^`rK`|M3!{36^>#s?sG`j!s)L_dGH3#eKN`Z#@f^rmIiO{sK@rCN$PYr}? zimHhb3M3wk|E(oxXIS;vlMf}ENN1RkHh1WH)z&Zuj2o7?{|~;y;8rndG{VLgK0)@~ z(6^wo`fH{d_$f8i=UW?OcE zp7z?ftmajXcJl@O@KtIP{Br~;DgK1h*z>HOjhf%;?Gkp|O9=NZ=%@P?>8LqkiLtV- zj##LRBLWrkpBov#S9RF$5ZLig(Y@x_Fz@<1{Ib-J39fR+|xFqOu1>-B#%!c4;I zw#>gIzemcYnRp)Q*{i#r@HJRAwLD1b5W`*DQPLTf=eeC@qh<0--B6w+gf!`7BR z<3kea1F~;8YvXaeb5}Xpa@qieJnsF$EEoH|OZBqPSiyV^(Xzr3;+9G~)?)2oWaDJa zT4oAV~X&HVOvEC4&phJcfhd)ShE^47+=8z^3G zfH%(`QOe#)9v$Rj8;!?h`52)ih>KM#eICPs&<_uyXT!0p;Tv<`x=vga6&|KqyV)E4 zZ3&sdgK`)vu`wfcI^~d1v;2OF80uf&vjsKR6{e(t|4n}Wf7xPu_76N+EI4ia4&ruE zSv`^u{`$0??FVL2RA0L34Q99>dYH8)TfR{AUrxM11joU|jcaBVC`+`4_}HR6hYcs& z`gW!0f6|49(%2(1Pn{+zBnL?KuG?n6BF6GI>nA$l!X zP`6jWWWwac+5jV#)zn{M92>yqnFaTe0ICW#XEY(UJI$zMq=!O!$Rst=k%0bJn; z0NmR(LwW3L3hP89X-k5GlwtNLDrdFVu<_dj3X+0?V6nP11(i1RgqjMTFZ?AIV-VXd ztaZfFNtW*!9QD`qEF1*iXbhD9RuBe&T7Zl?&p&I$Hx!o};1sX&W@P++ND-F*9zCfu zVV*XuA&nfln0aWGAvzdv`$hvteHZ#2wgu;F_6nhvm4UHclSqN?P+k69%<49=*_YGQ zUz2Q*@DO{JPl*C)rz8FbM+a_&$pn_P^y-`iP?klv4ds!lV~r^f-%Lu(oEF0gL5+$u zXDp$oDME~#uuo^++x4eORGS8<1qR6%lJ#*^#*?+Q6h@V;#Hh8TM6|gTYbnzf{SW` zmBH5*hXR;WhH8UvXXRjG)*vxdJHT3>avB@cg?D zbILhSwZCDE)hn_hW)HU&nJ8zhP&H!EAiwp%-5%qTGTVk?q1NDLV1z@50K&A?+M55h z^nEEU_xq-4A)X6MYFdsV!wtjWk6@1_VW&L=liVkfqz!kmMp@>l6=X(vvbwjBF*BYYs^ftk6vT2XSrDlsiGrp zM!3jwHz|x$7KK@5p(BjsQ%f8uN%V9zzIs*6)O(e|JK=$pi8g(xCSXM)#;t841J7;j zj^${3MYuVDO!VN@E(%$AlDBK!^ylzlSYO@r9`e`Lic%UYv6B>)+=@XpbD0>`+5WcY zShRy#RpI=l3@Wmk$a0K5s1SgLf?OM?bMvM_oge&@>e8<_T@Dwf{-a)%?_DdT5Ar#E zZnrfx)%rvS{PDRH73Ozqo{D+i@s-iQ-a!D^3s&_38SlhOAm!HB%_ zIp_*ML`h2V%#3(y6B{6G+j2WbTzeLSX7^o`)ZhKob}^apo6!&d+o`8X7J~o++7%L! zZtO7>ED2E@Unb;O|K@(LSAU<=LW{?9X%B}w;;W+E6sCBT-1)zo$#*(FsZY{7eh|;S zX#%(%*kv;hz8G7V{LA&R%=jTuC&yS7y2UTVBqCJ!WaR6h?KyD z_+j9|%kPD#!Rm;Dp}`it>ahN5q4Yrn?9SG2oq5+2liy5%6%(mH}dSc!Q z1ZUKcC4tBXb7N+PG+KZ}45)(%00(;@V*d7b=bM5!uMKA85GR@AQYpp7s#+439xVmk zu}~Ho8D%nZXqGviXA){EF80{o1M~M0f72lLG!CO7+qN?yH45}zIZN4Gv5)Mi_cEAf z3dD>k6SCiEg(knz8cfpB;*jw-8^e|CX-GdRm<2P}BfY-EUZYQJNViW6JR8!G`i-LP zlx34%jMD7*Wuu`~VeIFF1>6u}Kq!p{H-n!zMWfd#-4%r7mW*2ATIZB&AJbDvC#e-H zu#q#Seyqr(XMU)2+ug1=(N*!|%e|L|X26z)B5!zZxLIFH{OfRE7tE0SM0EqhfGen| zU_J>12MbeX?r9LM%2J(*Csg}(r*@6Ab-)akancKEG!AJ57T}432+n*M$OX2=2Ll6^ zeY-^vz{S`H9$rL0Ti@hZ?}PUXw1eMsTwr?FQ`g`^3zmzqN;cL6*S<<}_ z0o*q7-!eijuzO!bSTIQuE~o%%Xdy5#mL=GX)`R7cQz4;0^0BJ~t2JGOB=}%IweU#q zxAn-$nV9tc`}k9@1{HI-DUM_8h`511YE&2@bK<19a?*?fl}C^@wX(aJshxbHp>J#1 zfbnu_7L))+5~`0sSlur1%Jlst2`2$eC=?zZOwA-8BY+RjdH8b7w7OB5<6>jAmcdT? zSx_3AuG4t{nKOQB!|wX(SumG>!vHBCzbba`#i1rK5gWVazmJABr-s%D9a759(%RL{ z6MfIZ!zPrOVreXr#y{9g;$&r<%CtBWdxi@-fdK#FqqB)cv8h4$hSt3e=sLQP6)=Z$ z4l@6B=7^6heIv2k-of`_H!B~f=h`_KxWN<tQLygzR_;g`@so3(L!kvH2$`u@GI_$3_$wCq&>vx(|h~E2lzq zT!2V}0+LehbepmGP)9*1SHoml`tHN^Au8X4#;bpgPxARo#?eUT^E5N4Mapi^)h62# zqP8roHaiR=xvb#tUIq1)r%km}=T^dzHTQw5P$-zx`>BRqBol{oI%ai3hCfSLAmQ03 z!R&ueigrios8+#~Q7mLjY(HrAR#>#RK?y*_d>AR=JQ!5X;0iu~(XtDEvhv-=%is2&cSc@f!|;)>vlO3N)3=OG1F5Y{CGb>>c1hzd%ba4# zfv-kbo|T;sbo_kRTRA44iS@nfUm=bY@YO~EZ!W(w%HFpU zaDhTNp&kn07lmr-Edsc>&Vix zod`6=OjmGh?r@t-Z;wJQVPAeUe`}DzJi!+gYu-EWiBI3d{u;mXA;n!`67R=jumth-`cE=xZJesU~kFT4=Vb2dBfYp9UAja8pSwG_20h@Pq>uEuwjjRA$q6E zjIXx=^qj`cv~+i+-Tzce310WuzmX(R|5ZKJP_BQnsMG9zc`_$(KQ-&8iBY47hVI}u zg&0kf+yqK0wA0(8#!r`qf2QOXkWOoKaAYwjdl^>q|Z09H$%ahegqctZ`%m)dO@_qx_KHIS%Zn z(#udndZs*?onsZ&=x5-eK(UR3S%Zsy(g=!SI?~*HS)}-#q%R?mlgB& zP99T_ei3(Lnp3kSMWehYtLxn|(dB3U_?^jy=i%9$gSh4Pv)ij#sfMtU`%?|_LmC^V znnP-0RE1D00K5_4vX&gpb{^pdQyHNkX9I>hWq*)&tpx7Z2zM{=E!*tNzomx!`O) zo0IL*Q?tdlW_6~@XTMHPU;ck^T}XRICzM59mITf`2Y3C){+DuD!>3_ouLf33a~r@e zebkeM_q$Zz{W7eFZl}~2z*4nWsfNa=Y;y2m_>HIe%G|!Sfp=VEW z_}3$m;KP?H<_iS_Z}KM=oxK+uVC+_q{hQ>wz3jlIZ}w`n!b+nXAaEp z?b%M7!sFsd(Or(adx_mab6vChsCmi6c~cFi?`$>^7y9bz&}Z~JChxXR0ZL1AY!(e| z52fJAY_rR$&dM^qx?SubzPHTT@;v)%?0xn(+3}{tt)b4VZIFyZWvi$bKQ0KVcj9=X@Dvf>lO(Nfy)|G8nSz1PLVUQh0N3V5^?Mwi@Lgj*N;=YBmRTl(1r9|_%ry~jaup5Wn> z=z>b)fp_fm#MYv90I42@T9AN%AW?3RI!oB0@t!W?yUhlDPqoC5U$d35ttRo$tAV68 z_MY?Mp)E~6!HlkcO_W&6{$@w-XF1+7C5P1T4HDT%~MxHcipBK~M>0XmzO=6hgJGE_ZI zd2SlskLLR;x}N1+C(2yGC-t?K5YC|<0JawJ0}R#i;pGRHwnstv72l0fOiA|dJsdpEX=4?t+cBwJwQ+AY(#Qqpl+Bao}VX8ao=O496tir{^ zeFLS-%Y=56jg}sw_()Zn8SUtpxEaQBnlPu3xHA-O@XRCMT8stYn-s}#;|-y9E3)3+26TdKpwUth{+@Vamu6Mol}S^DI(N6` zW=D1k*v(x1@gYt+)0P(Q3Y&Q<-e=AMw%kIFXW~6Z$3!-lhl%b!`ErwQ*hrV`g8L}b8HpPU-Ha<&k6r+(pqBss4a0Si`qnE z-BEm9=Z_1F64YA-l8|BPW}ivVTa@(#?texP#bZ03Ehlls0k?o6sS?k2f70GNdpWyh z8y71mjPwaEGGho~Cwd(F0T1oK`^h=rC7bu#S|>wWM{CuYj24-I_Uqig?4Gj&ShbY% zNyI-5Zx&%dO8xrR*}6Ym=r;Auhl?HTt@niNMWGw|uZD|ltyX_9r zS_VJf$9(K_{LKTbzG@(e(tWEOn9G%Dg`zVbKM79vbJX>kbv4B8d=g4-Zdz{iF)Ddo zLmJ%_)4vCQS&xq5zxD22I`0TN_F!DpIbVI_aI?`{6|;TFW1=`qeAd=J&l~QU6c;-0 zpudTa4Z;MO|Lb#GUw=xn2kSQPzx2Wr$|6F2cRg^NDx zbz_;6_iC*x;8rQpP-Rn7?u?sZ^TNHxd%dC4pV`x#0odUvS>}?~mVEGnWos6EG)fTN zy&?cA)1A8DcyF~`Zmz<1_2X|c1siQ)$RfTvWw1cWf%R87hIt!Ptf?G$O--LL+NS+^4VdUJVcl zas_-Di-^~f{c zXTlNUrO|?`aIJAUPdgDqHoR^|VDnIMy~^>iVxKkEfg(Dt3u{$-#6M_~JOOA33>9lU zwA5T_{kHw9El(DH>4x4^F=@4CH%E$+hd*$zEBLIkU%3_P8zlXcY{Y^ z!|O+d(7>b>s_)0OtZO@#Z=dX<@<_rfp;YVZ!RcgS*j z;4b0d#gJVB1dMgP-DKe2^g$sz9Nj!O`~>6skz#k96mZT*Jq{KO5aN(_1Vg!bc zoI4*a;mae5!p6hKT6MX_9f!>M6?=Go$pjK>Ss4^?-9Hbjh>*(%=;#v4yZe|9;dx6) z?MGPV1t~%$!oLZVCz%s_TRjzn6Q!G6r%`~{3b{}9(DwX^(@3Lrs>J&sB)McCn#GX$ow*=m4;%u8$f;r>HXCndVI0VpMzdv_RPqP^ z0ku_=pnHyRUr^i>vF8#qi_YU?j55K~OSTbD6(@-pF^@8yho(0@|0?K~nHrHB5$qcm zjRDdYTyJfEf6+!3tO_D*c+i!ygij~U-Y+bFkrt+zf}-uWC^g;}8!lj%Ar75SpQ+sE zOE*fbM4C`?+ea&9UE<_FrcO&gq=25${*2j5{_lNxu!Je|iB<`647A73#XDNc9Wikj zRlOHdUf;aJ&;yAU1KziOtZl=7G8<)8209rOSQN6OFsw85hHHCo#KW^hp$C1H`Pizb zzJDqJA1|Ho!SDd4$5T^5m)|X!28lO5{39kXA)tcc=L26$etv-^)KAj$Mki~dNLXT$ z?iJ*wnc8vnWnb!iQRD@b-i{d9=O#|&#Dmwir1L(|?IC(xXd#a0@OK^9P{pf?7mIsZ zsmz%(K&W8cJOBF$rU$ExC*iNKi6^S_U@&pjIUKe9+dnof5Gg~Cn=oCv3=+R^G8z8B z{VebMe9s+sh$LGb?Ves43u1Te57sMi^um}wxD`LUHqFnmDO(Bh3#f`fJ<@dtK{0Jx zb{qwP{uxo`h(^f2I2~-wv*j>?e?5ZDsi3xj^E@#C7$snlH#E_4o&u!R2Vo;u%j5Y6 zwFy`!2fX-_AvlUDQG%fB4){YzxBWQYg4RfIuBboAM`^<6<>JdUXxeSJ3AhP zxhE)fFS5(BEy8j1(Kz_gesLCjbBXB7#G&$GvfyKK@ z=3|n9JmUKjDScKCtS;2)W-el?zBEvO*jF}1L8k&NoI}@R3%Wx z6+m95smmFuK2sq(pyvgnr#JK#ljSm4m2YpO&G2L_w;IJtt(ZF zK<+dJvvJLP6~WN@b*l>RjgJ8<2sC~2a5yE)&mrF@C$MQdl9CAlbEr4BOEn8}FxQe% zAs>X+xv!K={Q5(;{`RE7uE$TVKJ51vCuD>R6R}8W=@aQ{@ad$bsDlSm7r_f$buNW4 z^e~)P`=ns4xXpvbU~+cw5a>97CLog%x|?;E&FM+Oi7vP?tH$O+0Yhui=XYk8^r{i(3LA9AK~bq`l4Io@482 zH2NAv^Zd%}RHJ__9M8f+zYyrzR9p}XDU|zUA*C_o_^%Jb)P`SwI|+&7RqCs6Z|!;M zZ485Ff&Sc03}w;bFl{kS~km(2A0#eD6Px3}-fi?t+yl@dbhGfxhJ%-s=K5!1ffw;*R3a|jwV!P+TIuER zqOF0_#y}ssY}rX!{QlqQ!=@W~vt9$Vi7X6NU@jrgaz&bXNsXi^eUEZW3rSaSsN_w@ zGSzeS*?QJBynXZs?N$|5Y6(i@ty*#w%vaxiE z5||f|Y3ekMco~KbMS#H?Rul0BW;n+qp_C7;uy* z++hV6rzX-UqvJh?_6%IRY`6$H=LN-iMb*2(q**uGl*c%v4B>_=z#0vni8B?uHq4z+ zIy6LOx01eR)^bCu`N7IrH)51c=d!0q#Zr#H!u|yfYSrvvf4IMX4b|$Trlw;=z6>j- z6D@5lP3VRHXRxrNrCc3|^3cm-?;kJsi{f(jSAVNtIPD>)c8abFO+)^O{A^ zXw-oO6gJMNWA=ZsjuHAt<3FJFHtj$RsM1Cba`o$xw&_9Nu>XMMG{f9`lGItl!}#rz zG;2>m_ci@-kRg)BRdC*i?|L|ab3m6J-za;jPZO~iHu>*tq*diNE<@yh#${aw)ciTPjk}G9gE| zdGDCve9#%6hS@B#Yj328MV1D%P|{GYTEj-njwC3Ak^ERIhl}~jNJrM zcC4#3K*ZCeV^30ba&=vXT}`*Nt4+zZ;CjZ(MCuyaCw>U`!@RoV!Z)Gx;iJAS^8w3- z%ugQi=0)VI%a)rJ&QJJ?#0{_OV^TRR)KF>~TF&kvOZ{ff<^6GOuWINDhF&mg*7K#> zO{+r&Q9|19ozDSSd%buFzjD=-0j{HFq=yQJ#&e6wjb3Z|rMF8bD7j&(LIAaP)|?u> zkPw8xuXTL07TJ$P{WCtjD_2hLj9xuIq);84o;L-HW8DOwW_GzqkTzh^ka8E!#pS%| z;(=XxWP3AFvpN0Kpr20nohBHy>fNmnivow%fdVh1`<^>8jFX=#4qy~LAdT~DgmFmvGHLaM@@uLdbH^}H&J)t*S| zQO*KUIun+d!8!IU%Xt&*;)Iboka6KvAxc-MK`dm>4Y5p;bD#xCff?CZc1`N!TnX;2 zx}}tA+CBA#UiGb!u^$lf1dp;OwoRCQ6BRV)Bcob0m!~_a{_~;Yici(OM~z*Jh)V8o?C$UWAoyXX%-}XUv4x z?G9z&!u0Bf{pg1l3_?iI^iZ^5(`}_36G+%dI#~P=e+I#0;BLo5xgw=Bp#Ah)N-G02 zFG$|{Lfxq897=@Ag)T799SR5u;Cko79%!713m9jY;ALPgBfvpW_HelMq$^$P4a8xf zHen^u3Iq+7J5dpyPz?gl68#GxxjcO&F0d&wQ;3NyW(i^y09Er;R4pw?LWHJ3tKC{# zzB&MaNPvuTV!D;gfvm;X1P4B zXYu*%#a;TRV3$KoCV<8fL)=qzr8tqjNKUYSA zfKVgcY2f7EDmmc+2K><|u5b1HX=0$!ykYN+{fNjO!E7=?8!r+t4}rH`^U%p6F#aHfz_!6q75 zdnGd>Ed&DPD2xEm8yn4HLXC}Jmj!8(btQOa%@HTl&8T1#%fKP};X04N3k9W+mlx1r z0%^JVzhDFnYSEP_SMnx;&Pu-+jE#sNfOZ-F8ZDg;w| z>@maq8F$)jb{Q~>S<#3n)MG)d343t|6g_qC!+7w)BDzUCCNo-qC|D>lGJUs#@`2Mp zi_uPO?+<%=0|j_HX22FN)1o9ZiOc z+|3kTaupB*gW1xB!kIw0w-HD|tiWLtOgDM=>VtnoXqnZn3il?nCfko>nvWO=Vz7cr zPT<~L^IFJF5fw==F(te-`!ha{%!67aElLU`;Yjo) zhk4@gTJkUp(`>>ug)*xIP0-Qqnr?JbOAU8P#@7%8?gb)F)PRHtSBYeqhiOi3r9zEA_<2ylxmM?lxM=fdmW7FgCEdRuVkSI>Ci>JS$j4 z9RbetQ&NgG5;@KQ(BO=2Ga|~=Qn1W8HrBa1>)$qm94i$0qO7`x6=dRvnBFJ}fpLo5 z=p*iB)W;0%Tr|rA%bH;tae=f8$04mC*mPBdoYx&Zb#m)=fNucOO5Pe9?gIF&RonsOwRIOkWkzpNzb1cw(i-y1nx_Bfs%3-wT z62J-?+Y&HM35`3XMjgVw7c9w8kR(Ap_FdMThR8Uu68Th;i5L+nh{smw7?g4V^g8Tz zMVIH8?)(~W(gu%=CUd*JBX^?_Z=9WrCPJvl)i`q;b zK?+n9(oT+^1Mc(g;vW1bN#3~P0W5<26e8o`L?^AK-!V(VN^gXWB0P0;L}2Q3Y&{2{ z$SA8&Fu|(QPkJT}f_{SxLf%#>rEwO9Pz48TwcH0-5BVv8Q>4wO5n6$hLcqy9Yie zLY2%m!jdFE{lPB|6a_2DR(zNg^-xR>cc)=@PDS$-HaJOaQmj&Co+2+yFM|I-Ky$Jz zm0lHPVh6qy_X z3nGMehwOzT#gv0NgK9?sM8XUlQ$IBr{|SkbR1yRZ$A^3b;@R|r!-0k+54FW$l!yu; zl6wRMT1N@UU`{q9fRX_Q$Mg1+KsZpFCr`K!@<%+ z9a1W@^m>0Tpc?_yM*uY;ROQIYa$Dw~@eQw<_V#QsWtuBZ`-fF5+8N__Mo8X}pu3_N z&LyUx2_Q@b8;$LYmJRao}j z2O4IM+|3jUd5N@e3qZicJWgs2mO&)2PDCupR6V;O!S;N`S|Q1YO)c6=#FT(exYjRn zPCM4PgA2e^SQC-#CjFTeVlx>}*_%Y(^sAD`jDm^KAvAMP;c?0*5Rg%!aa0TPQfa(a9Lfo+Ns4+%lLPa1j1Wig56mq=YLuY}X}A@q#5?3Bb@&ICsUY-hr#wU#9( z2u@W}P$ym5pLTGo$#Z7MLhXs+92y9=PCyOFU6YG< z?0w&9GwNPMOjD{-Kt0LZz_uHCIQ0sqK+PZaBya!yDUwck08J(i+hU}^9$N68ByHfH zN`J-z(Gf6Y633oCZAYdA!~)aoNyBzCWHK1&T=4zhDLPvR{gV{!CiSN%5aa;Io=$E~ zgh5RHuMvz8lO<2nNl6m-?=^Ww(2^{y<1|L&l8jg-c|XT!ePoj6b&V5UH(A&6|IglI z{r$>J4ACJ=wjWVFb7H3i8*i8EAqAyK$KQq+$>-w`6!L@t5pi$yc`Z~+fr__qtyM9} zrrp0C#|U3WACD4gcx>JLw?LJEcOD%`(qM%xlg>=H#v_pYHVLl4#>9Y>0G%=u>vNcz zOXNOKFz{eu!g)c*<1ulBz~PRaW@HdSJ7z?bQ!!^S0GW>ThYi_lK0&dALJ7qHhf1)C zgS3?5q&5$NxRM&Bk_yX9LJYE$qbxI^3Wx3v1so3~Ccy%ZDiJ1hMy#yDI&LC&6yrS# zPyv@mWis{AG$gu66p%cyn50?go`bZ&Qn2C$N|VH^JjMW(wj)o!iAECyxHK@M5v6mDQ7LEwx0E@!cWUe5chCUd zV>9N74$p`j_M7UoXx0&It9`Qi?-Bm{hb?f z5$PgQ5cD8XLY+dK8;pu;YkA3#7>I&+sWlYG1Q1zJ5fKAu=8%g?*OP*#2Z|Et6y)4v zM8FdXmO#p~7zhb_V}_c&6%r(LG6Ptw~*%WGowj5qta?`N3ox zJ7rd=fLcP3B2$6p0O~Nx8Hkg$eK3KUM~P!;f7fSLTG!6__d~aM8Yyk0SL~(C zcxQV(H=AdSU`|a*M}$J1Byr<+77QKQGqHyfszZ+w1PScri5>O@eblQp>vuh(SCf&$ z`#%L(M|hIId&>Xr2VJ|yg2HvKau zcJ5f7*4Dhl7K=X}aekK5 z)~-{S=7ZUfC3Vj+cH1|#a@W3chikt%Zi8G*!Pq{hAyY=p6dW)dv?*d$m`|m`peT_z zN2x{xb`fehjQt3WchjkX>!CEj`+(t-Xc0?8l+*wX$9sXJz=0TA61Yb}=CxWJ%P|HS ziYkL)98km(4RUIkGAT;NKrF0#0vd!H_C!Nlpn%@XH=_GaEipz9!cASfA7otg2!GSS zkr6Codfq4`=5nQ`(uzG)TLkk;;qns21Z_VpqDF9HGWcew6o+v@5)mxpir6Zo(0ObE zmPQd4O94c2PIK>~-pe#%0>;=-Sbr#hg_CG;hD4RMyGYHF3|Bn#pJy5+6{u4$GW*Le zqQ)6QGsECC`a}bEoU4q;0bZ0RM8K8WL6u<{PD4E)2}~dn&DwFEF~$u-v`;*+0LVzK zjMX^J_`nI6QJME(Y8Mhtji@=yQy0-=E;1T>Gb)E+91z6>3#gDr%A=)cDsv@x$(p?Z zhDl^W5c3Ls_X4ZPketRoN-GEZBPRFD3(&#{V z3Yc*&B0KT`BSB*gApnpN5CZ@O05U^VFaQ8=WpkBXz=_FOG~~$r@7>+UZDEYyWe|{~ z!2E5m3h4d7>gBYOwA)7g_Z|NL5RxgfAppAr1Ha(Uw{LgfZgX?q#X#bpjjIV3@F6hh zt-L~xLlN>MGm`@caiBJ9$7Z&_d6&zHaojDIi#6$F%4u9HixAVAlC-$Ux@!2+iA=E) zD|1uy0tVP%Q8{ga!#Ss$2Zr$g0A>tmMgYJb%uD;Eb-OohcbM9W#ZpLJ>^oVz+1!mY ziWOVufhCHG=i4|pjcpQ;G)V-3&mRGw%$vqg`u{&y{H}4@+P!Vhera9Tushn|VCq#X zJKLS!*3_rbdpF2jFZSGYeft*Ft=Cp}UF@m@B;lzrS-KEJa%*xjmMFw{@B@V*CpC zR`m>YVRbQK&M1DC_zL6ATczE`r~ReavDWamJf^>V56gPTK3&+iZm&OjxJ4wA0j9*z zI4tz9TUW*|-**v8#7xLyGmuPqr{d4@R(uZ*}G{{LOM zLYn*g&yDQot=V(mxgu_VWy&Ga7)%;}Ox)LSeiW*;z8M(}AW)KV@NZdN2?f%VS*kO8rF^0I4XLbiK8keBbBvqIJ# zJub72R)1Z&9IFjZEbU=c&pGWB1Z1|wV@gL^ZR29Cl{mA{$nWHXt{8R;q%#{Ukz{Y35Xjaa zHAOf2&&IPp9eKlUO4fi6>?oD{g4`RU{)EPv&yDCX#EIYdY5AMvHPgZ$m%zGk@AvME zZxm4yHl8KKG(P^}y9*D)Fw?{c0vTjyX#Xw|pS^R>)JuEV%Pi== zd?(`fE`hnYxh&w%CI09`fWQYCp(8@bhI<}djp4gvLU%X$;*8|{WIW$1Zi!Js^gbL2 z1`*7&A+$J~FYKGPbh)gi&X(1!qh+;r%B(iDt#;ZSyVq`KVchHPv7#>fxSv)6x_#Tn zy9t_c^GjPZd|F(0-LN=^tTS7joq`rYHW{gvuKw_^I99Oqu5X;;V#`Sk86%Pv%oM%B z3vt*WVV=XYCV;)4{hn*z^?BBX(dQ`kW$t$5MfqGgBJ^=Nu*$eu3$Y06n(g=_^B$5B zdP<7X7ZuX@9>;~q-c;RJC9%=FUV%%U$#tjLw(M;8hFboi%h^*Zf04V3ZI2vWHL8uf zpYe;&jof?OTCVb7+Z759N>f+ave{Ec@p*@yU_2 zv+>q5SF&tBko$Pt`A_7|w^-3^1`K?!fEA)aA870aA^owq^Vs@uXc=Q`<<dphKuuvc_ zPu8Id8`25x&~S(U_|aj!P=UgFS4dAdXotP6AcYn+} z`s1lLot@a){3!OIQynYheZ|4x{0?hRR3{LI`uS;P!GPEUOIe)?At}5^K8g4_I`AbN zy-wLjr)WSfpsa3XNP}`$NdHe!93=FP5qXe?;UflIy8ArQnJs_ENetyce8s=zQDTC5 zK$TS-pvU=Q2ReZ>POMkn$Dl=1xK2VG{(j1+k-Wffk&3L1R_6)Q1In;32p~B)W5XK7 zVsk!~sA%kufgdNU%h1vE5NudE^k4NQx+E$PnSt}x`GHVo24wC3`J9C*b{fp ztl^$FfL@`5Hti5zlZ(5o6equp~>3E7kbBeuw40#SK5&1E(7hG-zf7O|0(UdJo1IobEAwYkp zrtt}jE(Ed!!SpWvKu>;;{6vV1nphN7>;U&Y4Al0J=heKBxBd35zbGvYtI? zkEfZSQ!*#KM!a<|Sniv@kcPo~wJdss${GyLCqH1p^v#UanSIit%Mj?;yl8M_h}Yk{ z(xipH$NgJ3GT_js@m}fgr(KgjLAp#Rz!duAvKv}AG8O{JmRCAgUyjS@0sGVH!|Q}* zh5GK9xIDy

        7v<6QYUGcFZc+1`4%mHAk$i@k1l%|3uXVD#1|!a^@@ zqI)8D-nSMmI3DBcW=A50nKHAA))}0aQD<5=M47zt6qU<^Q!0()@5i*~yzP$J&d%-r z^0u|F`aHhGO38egIpSrGyZ1Aeb`6`_o?Fk?v+-CA4-0!RY^L$02*fOz>1}dsY%jjQ zwud*ZE`QvQmf~-MzpE`$LLFwyOxBZjYkxZ*objyImQTRl8L-zPiv(wF%$AuXTytIY zNV3K*+Al%oF?wc+t;MA_Bbiozj?-O|?-M;fw?d!Kycu)epw;g)@g%MV8lgWrsh97S z4li=b>1A^=>yGvgJ70GE-*$n24l028%lEJJrHh+SuK~x!|4Q&6!<~sbv&x2oJR9nI zR>*S5mTff0eD%~3WtmNRAK4b!2YU91)oe`k%={{SeLMwfh+9`ZGv!NtAV04o3vc`o zN%1HMv0v$;LY3~c2`ejgurA*_AIw8c<_nz;)}ee-r-qesG0awI&c?G-7_ByGdWN69 z$K~Ktam37DtH~)r)LE7N=^N^EUrq}cThKVq|s|f#kRcggSR!$HLs39 zp%v<8;`qALuKVV1U+;}pg61zw2G7@ZD^Cb2SG}ipLCaNL%NNvKO`3|9cI=w*aqilm zH<^n!_+rIij?V09MF_LkD!thTbyRukY32*jsEW4g>-w&_F4wRfxyQX7!m~l#IW=~d zp=D4qQ*Fz2Z~qlR=bYc|cQIGJ|LDG(q};vxQ2g~ztOVw@Cumiezcb69EIYRLY9^%E zE(`^82-jJ9@YQhcx&M2f?ZdVEE4`Th`L#*8-SFG<_dA#0&79W3_+$8sVc8awlPx3b z#=8$to}{06*g@Mi{>@SDNw0HxR6nw#D%#?V#W~INntvc&8}P^GRXbS8+oO@H>f_nD zyWn%WXmkh!9^=3FS^sF02{0eO9n)|BoJ#S1t|>N#0_DsR(6H*b=`ra4kw08m_1#*| zo&?8OyOxNJ%mSojQ%W1Q1UASCn2?P)ZPY_;4z^M2bm83oHZF$O+Au!s{!+}1JR6x0 zQe-Rf6pYKb+JfG@_0OH9*ZsD~0iet@``@gZRL*h%>SoSWTZmX3fDG3q7QMeP7k^7G zdbJ~~h|K}Sa1w+MV7{IH*OTMnI-}3H;%W~6$scR6vKQH_-G~vI12(Z#|6@{1lpp<> zAEm7VBxExs9XJAN4#U8}d;v&U&F?O+TV&V8L^&V@s}5pq$3mbHD+5%pngd^U^TaxU zWvu3R8P>0=;{x*$xnM4J4b_Jqua+zq{lJ1}XTYW)zhC=UUBQh?;kL>VVP`;&XSn<* z$TPsZvlP4r9Cdbf?0uWoZYj@qC8GBU&&W6+L9;V$$Jn$aV*u69&X6x;Y{8Wlz4C9s z(iyYPv%XES(jXbLGk(*wTqv@32J(6;PXksxJ14m;m7M|np30LojlgTSXTRW* zO(3x|fb!e8Tr}A0)}8@_-=Srkf$|PaTW2V|1Jjl?3g6hC0W;sFWgvmuGhygJk=rw2 z>IX+Hg{-MCgL?+ld?GP<`_F)pZ}kytiZ~J}JgRLXP|tv-Z#nxEQnzUX-oHITRMxir!Ou!&ac~h*c&W0Gae#4WXSd%R6m|wkenw#Q{_R;D#nBswWD1p?0l%M#(7#a@ zz4dKP+v$8@G3*S){4_onW?eu)Lb?+ii+C$s2_aQI9l3( zQ#IXU14aLr2L2Z{iTTkBO_H&u1e7kRyx`K{*X{Bnv46?@Nl*G`zt^yCXwol?1{++| z{?A=+Zw+yC*NeN|jJ>s-uDQPXi|5QP7(BPM!x``@4@hdhWO{Xk&mg{8TC4c{Yo3z$ zzj4<&*tNVu$=YIkUHo~|8`=4lVKf6}Hf7I2-`UdHKYUR(XwMoJ3ZEVTkFzQLJ8PHN zuby_$zb}}ih&=Jnb@=&Mk`sEaC2iLZd-SbRw@U?h*w&pD#bvf>&q3b<*q5t_T=zDX zyg5#1cFj~NG?2X`a_CKuDl}4h-}tCbqiPk_jg3KZ8dN0_dJv~a6&kUDaaZ2uSdl6j zr{x`ub;Z(=;WdCY)}+eEX#)mhU4};iLk1AWy3<<}frSQCi>BPu=&Xo^1~ibS+|%f( zi*uPyBjz3NWe4RXnqS%~6bY^OH}#@BjM4iBd;J}}=%ktH^%X_D=%ks`_KAl~o!N-I zb^W+80?xdSF)^GuU?Z!A((o@}%+(yFhr^fSOiA%9!}7ORq9U43I;k2@)!y~hRg{BGAHx%2B(z6vY-12sl82Py-Ywg{oPXBH%)a#sEc7>7s=xqAPR|3e>bNMRA1$ zLJm+M6aYm^;mQ`Jh_KM2F+fo@Ibx7f09ELsPz6cI)a<1NFoiCWVE~8Fr8}-btS$x7 zg_lg>f=iNc!Ntf@fM4jb6cm6Mx+w+TzL%yD!y=&vDQS$gbW0P2VV6`76iG$3BTo}AB#Detl#(2h$f6eHY0-rw zkwi7g(}N30BFuJ5()tf4bRJ1&#J6|DObXZ&0%>pOuN*-jC1dxp+b8Mx)nhJG&{=88?-NqFvj9=^P1s;q0;az)}9Zvkb zJ-50)p9^^4{OsCs@ChxYNw3&?+e)nCGSZJc$f@+&6mZse><9D(AlLyEfcgg% zfU5@IAPPYK0|g-S0S!P&Co;on08KiQ8A$_J(vZwf8U~VpWOULqiUuU4lhiR9keg0Y z2U0*J6(I#k^(PHOQa~~~X&H?JlGI7eSQ? zR8uSE+fvC16IjSc2*>Y9p<^SC%aR8fQmXowJ|)G@V(m?pe?$>I2y>7DQKaT%HmPus zEmCJDn;Mtai!o{aMkeUN!s5?0{6z>Vez%Fm#oO{mGielTOqGMSZlytNWL%oR3i@{i zqVfCxXH_dW&!+kN&%12a^*OhscZQ;LxhO030{%KHsV8p9$KETA%x_z~{^l-Il3G9c zShUgsH|f;W`g^ZEc37!t0!=00O?Lig#utZX%(b^C8P<8 z?naF&i=@>g?=W?l?N}P!hIr~~eE?Wang#k`NofM)J0%qffbXPKfB=@0Cegi4nJR$2 zlbNCKPIG1)sMq~>9_cuiPN|~uJBLRuu_FC!9*-Pb%^ zwDK^n!%B-gj^IoDM%Z;hWsOmynUxE5L<+JHd}<>(>2&LyKH?c$Z%PxI*`*+1FeBWrK?SfFSdx5)gbFp-r5-SvaTqswu-$fDO4*o>QO4( zO1cK=%c4}bnbvhmT@_(x@oiZIyMYvP(tiZe?+lD>hY!?y?(2xnx_)92+b5 zAkL^&)W9!=0V+a_2N5bfP*7okiV@=hj_*riSQ|2{GdTN3{ccNE^P@+LdVn%JDILKq z^OFK`yk^K!0GxMDIcDpsXgNaY0*PNbZ_QYSd?Wob=UgL=2^27itg4A=a%g-kw%+8s z*V6JmztgDE5+nq+a&TnLoM({RIhQ8&9J12%d5bw*453OivyNewjycGtPBh4EooJA@ zv3&a^FZHJCu_lWlW6u4NUxU;c!G)TmLD{4Kvk!i!2k>Pr6nTZC0@KhmwhP;EXEZ1Hrs#oP1Uq>^%FgBuaWUZ)YkegBe zCSz?!XDX~{&lov&zR}Dmgd0-jAX`$?Al}}VReg=kt)U#2N|D)9>mVB~`N-CDH&Lf5 zkQ-S&GAk<{WSG@d14QgBGaBGxr-Lbhd=YgVRA+vSRBN4I>vdChKT07MWb3>M1RNJXk zj2^Q3qVuOxk&4Lbi_M=)MQS3dFEM{C6{w1-zO?*VZc!IgeW3cX+_N#6BXwmDvdVgk zO7x{L#6_&}U}A*_D=Umx5lK8nWzt1s`dJd$QlpV{ZP)b<+iSn(be*uN0_faju4YrD zXjxh{b(xqdUQ8Z<20rl}`sRehQ#FppJ_r)slSX2SpWnulHCMo)qimS0cYpo+29}i;rme&4zX|3bL}{b`O=DJwk3>=83);pDF)dg zlT)&u!nnFWi1NB8dV?(hB%Rs{W;e6r6SL%IZ;D4s#!g~BU+XED6{!PY(mo3T_ud{* z?yFux?W`~h;J@ml_Rb2v0RO8n6z!}a#KO2qQhe4&|B@1YK^qUC4yz6f|2i)++nqGK zjqub3Fae-febD||VHW^>)*}Vb3cdjTsZ@9Xw5l(hf0h{qfcnxBFE?5`vkO+CC6Fyz zX%`fvcZf=3M;CtGjnOdZq!d|S$WD!Yyd?I!M|l=&ufgu7yzcAN4+wKx2uEfZ3I^G_ zbSc?O-eCI>5CZ@O03$p#guGYSG>t$WPPS&wKcEYFDz+CqO zFRo|zzV_es_hD-7)$60IdZH-JYIW8B-c{b9>+jU6cn9bA)PDP}-bx)+`1^J+e%sgF zcEf1!#rex!k1FC2(Em#6yubQ#5LrUhuhpse)Ug#~Fv7F^I=vm(TGUbP#VvSuzh8&M zwPD-*;J8XTxK3?t+dX2ST?B=X5^WD2i}YV{q_vk<Wzi&v(ivCxEupeAow)o67rr^CW4jOZH)f#^^rx#wvcjEpIu9_FZulqk9oTuKw zbKK>-)}vFmEj1t%2Fj2cC^>C+^C47Ga;K%53i6^-03muzg^Exqa*Uvu%#F z3zQ&7e8-8Vf4Z+C{`j?gdpcf^*FKVh;OkPAey8o9Yfr_|<;UX3iIrcxH6PovykhqG zEVh8o-5w67*0wj|7Qa2Vy;;CP5R}m1AE|QlwMQ_{XNBDVt+U3lV{q42%sPS48_;G4 zVP*+&&!{ zwb|y{!7=U-#l_9j*fgx3m9uAMM;MvG-!UeRg~{?l#z-JX`8D**H$&VuyJ;ZqEM_Bz&8@?!>ztuU2|JI@0RQX_#8Q$q=FxapJ*;@C<1fP&CpHraDiH`Bpd;|n39UVa} zo?l!YzJsk(i*HmU4Awm^}VV(*f?@& z$&CD~Ub0nd*Zn#`FH@82tp<4t`9IvX`q~XDY}$Kek>QrXt?~zd4W1{IAm*`x+2m5= z&839TE)Sas>4nf=H}Tgkhv5G>e!556)j%53K?eO*UXv5wEPcMoYFUCFe$&VGLJ#Gk z)amFYabBS$g)SY3u||=-N%fmq>jkA*X0|fbk`TRS4f*rv@{$M_agU3aak{|>$ zGGU%#%^4C;8m2oPvF7^=on{H4`7D71+Mywxz6Rq2+K|WLo^fK+w@N?4_*#?BGK}%k z*Mo2a5&lnN}e%yvd7=PYtt5iUqJqyr&@mJL{qEsNuO&I*ab1q2^7@GF-|O?evqkxLG^Qt1r3s)6E3I_Wt?!s`6U|Ab?XlE@6QsH zXc%D@@*{G`h_jF&kvvA9h1p@<_ppgBJ807)LFaS43xVTvLJQ{<}wZ)F*mUoIPAH6D-exh!jG~lPXtUR{!c~7GyiF8|C()^KQ-Ou>%wltCG z-G9e&BgA}G-J(q3uDZ--Db5UuqVHfHd#}s(*AE|M1HZ0TyY?i$qA#Trr77KhTTwEyI%Suk6MQLCdLi3GSVA5x`yc|F zO0Xvqs*u?R$+P{zs%VSoCl{e(PmJIo`ayyH_nN4%q^?8 z?$HN%Lhp<=7$(q!JP`Mg$9A8!_%?PsV>iZ%Z)5kROKT|qvH(!Wj&a&S(G!iB;aSh_ z9uX|?L^I|h){DDQ1erbFjd!64qC|P5RNd;q;)@0+D`~;oNl%(a8Kn}2CnRZ=I6Nsy z^8_MEshaH)NlGQ0Pe{@#p>tA_rin$=&)yOXTAX0O{)m}MG@F#II~&0X_mfg~br4+L zZzWoj(shF)xM6-$DlT#ax6W@$C3Q|P*^EaCq@2$*F>g}ycPMB0w-)lEd3%$azePD< zzxkZ+!r(ZZXu|pF-z|bT1l=IFT^ zo%elh&B?@ff1*7fzxP!_IS>qYYE_(rbKvedvVfqOmT#{umpS#5?`7H6cVXcMA$zA+ z#Xe9w?wfZBYm-ZuH##jjS=V{$RS_GtD08rRsBeXO3Mpx}w{)YU4tb7PU*`d5B;bRRhneRt^4`8fB{ zK@MN$iKdioqABH==x@2NaYmmdjtvuQ26B95w9(=@Gf$7IuUfq2Zrjo6#e7YKgp}UM z)J;fD>4Y5KgwB*m$f8Z)Wz)^OM4G{Lh12xYk`Nl)Xg<3R!VH^LWEs^i{9S)P2U6$J z8S&BE;?i^?Px9^|&HtnHxExfM85>2J!B5m59C} znv^P{r?-Em*WWz}MC0DaJ>88R+Ne-gIvJZXNU!xBVom3=_=r^bmCaow+X)1bKPGj8knERf$efSv{bNsuF4GzAM z*Drk4Q62jE2bwpg%JnDoS9WG;zvLRdLU$Ex2A{pKW!@V+KC|Qb*;_lH0NfxJ?5$`^ zIZAJ&z9uBd<4s6b>4bdRgp(?`F?IBT7IHUA==~?UmxUIpbVB+zNtQjk2J-c#?X#d# z35%7XC&JD9wSGPR#%a*0#Lh~qFV?UXardoCAgz=ykDGa_P47fNg3S14ZY@x` z6W?-CS|?fxr*^_(Hsen2HlALY>;Bv`ZaHv{IYOVi#s5mu^gDd%^`Y}|63jn1wfL$R z@@*c-<1<+vd&NT0f2;e0tq>MlZr@@jj~uY?sVy>r{$z%BTBDM@p?mD1jc zmrHWv7iviFQcX%k=V|J;OC`CLi|)|VgN*$7S2^7&i@!^XxyroDoTW5e;IHGSGSxA7 zDLi-PwdPc%Cmt^~=WTdQ){`4~&MQu*eXK_B(_SK$US-xZXLr}jax6BlsJe!-lXGN9V zH(Tf+BwXA^LCRTgQ#9X8@|JhuaXaqbYA=7=LAay*y|2>T2jSp)Vd|@nyM}ng4;uAs zwG;lYQhMAT{U0CVap3l7ib&45HxGpg{+!(~_@-@$sL zFl9#b(Ci6lYcDL^wg++JrM&en_;W9yAK2^R;F;&*y0;!H+auRF_OEWab^h~1bQ<*r zKHZ%~7&#U4%_DSnU@DBDQvu&0pA_H_uV*SLY<}M#qckww|Q#@0l>< z_Z}B@y8?rtaYx;3iN2tqv>+H;+(xNNaidPcoT zEN)z7@<7aTyAO@f{_f!@31@g}?io96bndqkJk{VaaIT&aj=R%t4xI!PiyM|Cd62bC z$^)!*)E`#neaxWO`T1{dk@h!nce8FUD}{f5I?<*b8YjHArY_ODy{S*XTuul~C^!5k zH~r-PsqpK*Lq9WK9$J=YV5jCt<~Gd@6QvR&&ZZ!TZAJ-1W=41KB=g?Q=I@(HgTIiW z?N4>$EiH`U%*m*qJAp-iqj%1IR&%H&DuE^x!4Nk+lEa82ooJXZBm!^b;VL8z&OYO^)3CjBrYXxU+!5(v$vBB_Kp zUWr3YD3qZP-Z{NC|G-vRc_juhr&|mhyb^|(-rfI^b7l@gOP_Ow<$>ZkroD{_6|)VC zD`Jn=L4aG4!*r|J!d{ykpAnsV@e=8_(xkcnR}PIa>?p5W{aWr|fuHn{_W9EG%h&p* zlG1~4yi=>acB2R^2lZl$hf+6x`2q%_k1)@;EE1J$h)DpTtc#FisB}9R! z7J9_-N*I~-Bb0+cQ;AS!q!9!{v#E$GA=FeNmf2dDj<9ZpO;386I!zfC?~F_vqSMr4 zw?IN|2-NkME)cS7EUdWZQA_UvLYl-hs3m-Xh)po*yFqzE#!1=J7)z_@=_HHFQiCb% zJ%<)+vm=>VDQD4H-lz7XOx#|YI;z#3yAO}rhHsz*-5}OkK}zK0AE-i4Q;8_}(utO^ zbfMbau9qP6?#nK85E!g(CI0fDE}4`Ei0V-uy!R83&k1amXsld5soC-XpTUT|{p=r- zf382CoaqhwvxY&>)!0kqA8XZzLO!9DiBuue_d}4J1Qk0Ur7FvVVCzCZwt>@$^2t71 zkfQ8&&iX9N#KdsiVaEo@a@Iw@w5#AS)Pt$To}Hk|WuHaZT6kF#Jzw%Hcs?9>xMu|* zB*bdEYxm%|%yPRVQP=C>g2tUwS7URe+|m0wXx19lYZ7uSRu#_47V9-Dj>ZN)RKDa( z$Y=JNJ*q?75H6vO|3z&u1`d)N_l6A=A+44K1GUS^WLV8!u0@ri_S5$ve;Zf%%pSo{ zJ+My~W^x}tNP)0*k|4H@%Y*BbJaCS=fynFg7Uz4atkui1*J@|7Q?q$f(AKlbV;IsfgvDDD4;V2gk)fHX zsk^hj;|*8~dEl`v$^)2YQy$>7*76N;JU}?9amrF-E)S^oR~}$Bq4G+-7@Sy9$gJhN zb;LqgmG_%YQ4U7ynYE1$Wt9hOyk!+87-uxjp|zF-1J};U9*7QGjyG{FGx$+0i4wX^8OF_wetM6u=hGm^@?qFEUyo%dI z9uYpmPo_(qoZ4-8UvjNL=j04;7Db12Adpc%^(A@19>7MOF+0XIdMxc5tSY& z$XsBF*79PJU?QnJ%1A?-6OGmB(@{7(2=03`Xi!;#L8m{A9eZaSTVBm(uw4J~8wI73 ztRgjWu}PF?>fEtUZ{dXrMp}(DI3^`Q8Su<9B;%VUMq)+sP^L0Vu*|2HSrv1FL#X20 zz(=d?!pD)hpYbsD)NCEG9GvVpYk5~i5Z%xU$%DU-6Esxw;0#)VAk+i#mCC9N92Swm zT1_??oHJJ*03D$6AL+HdvZENaqSbR{)qjZVqdDqYjoIQ=oP9A|tvE_MV)M6f-N=xJcq@-FNG1fpO%<>7rJXlh@dB9+6 zw1iY1Ww5be3@%EIxr!Q_2cpWAJTO(LW;I2TC1z4s9Tx~|YE`PLu61**)hMgtkyWoY zD(zXFZL6CM1~UydKq@6cAgOZl50s28%p0i|@?e-+B@dt}*7AwL2To>|T!`{OS?%S4 zqOEWiQhAlp#iBBxl{yMyYivA7TCU}R`a)5aqF`RDth=SgX;pmv!X{?S#l*rz=GILi zt3>Qrgtx828>5v*Ah6bwdC+b-mIsZ-i{=nnmOKN)OvyYrw6$Vl!i^qo3Ab{%b-0H)PE=ApR8flSE3?8b zAKO#i?iiAZe7NB)t1wPC>P1dB>y?y4Nf2^K<-rbxWMKGdQ%=})hP`%*-1CCab4%rc zVgfRV`!qSH=%Odz15fv8T&FSUxv$3~(-WQTh$(iAmt{hlQO3=h~syb-KX4}xQSCd;dx@KD$8HXGbB-JO}@~YD&o$&Z}=}a5?rYFkQ z(&=g0!HJXvM3XEJF)1U1!cUua8>Xf+&DM@dNf0tg^#Q6l6Upw==AA}2b0Q!ppVXw9 zgJsLhys6xk=3ewJlRUfnOhf7upK*P5r^*nx)$nc$O)_u_gt>2MUa}#mIcW*PCn-EY zq_7O>bc&s7KjZuKewCACR_;7A$_sx8<;Ro4AgGd(gLRe5U?;gec9Q3V(MKtV58QJu zGY%08mk`fWQtX4qA_>OzN&uiSLd{YO8muuhYn7tzoK-ren98=QT2t&QkTXs6ZQ)7A zPNDo1s}BU#C{;m7Xqih;kTWE)&|WfNVaQ>;7-~rnXlSN9fkQgw2VxwOq;m4WIOjOy zC$WnR=G{sPICpa8j8mxjYDrOvu2mh!HL(?3S(j_D))8@RQ`k)+rD%9baa(ATg;N7R z_39r%R!U|NSX#^ywB$EQ7__o9ZyZ`21eaP82cpW9JTOtGK&rVsIM6K6LsIu5 zg?X(KInI?_K4TPWk6OoAW~+$Bva8Oym*`|2ud28MlQdQ#d~GRIij0 zp{ZpC!KuzHLR`H|!l04mc>~n~Aeh#Yd2qB$$^)czQ62!+5D)_Z0{}BqL^S{aZ)G2p zVgLk)WhL`SGk144Z6imXu_YwZn~h0q2oQf1v&`A0J#DeQ#mRldfBy!?1^{Met!MxM z5aIN(UB9<|TYnXNVfJ1S5Fl$s4DbQcHywe%g{oMCT_r@MV}U`|mbwcDuK_x+Sb#%i6ki(oF?9YYEwD7A%2a1Ed&%Z3DuK(j)<} zFaQx=M0jW=KOvU@6U$@!A(PbST~qUBR8ripIogx8X>0Q%m0I~CuTu4HrKAfxOyZ22 zSrOG{9hO?{w6x87bwyu&Z&QD5zjf-^QrfN2-Ls-*QO!m!9W@Pa*0ocm?yE;pwK#8Y zE{5$|-L`P#7Ry2%nV)SZ)+*1=S$n5kFZurZvBD))cI-Mfmi=Y7_q0CN{u>q$W;o%j z9g;aHa>K89cYfTvp?|h&-qIIWdR#ehmrmCum7Z(2*|ehZVNE(_Z&2>3vd15Mlil_@ zO`$HXzaP1*E-0e ze(`@&Ds7QU&nk|NxrF#QVbFiC{i*V2#>U6PUyCx$IqG$Wby;K2bkk3jgnuJ`%fZy* z6!L1-X@6IpaCXue*WB3E^;ovmEFa@VUnwFhi(6NHvbxokQ*+vVE}per=VMK%D_bfZ z1E2i}!E=d03#u2(;WIHP_0&flICdeTWY!mw~w=123u55-8Zn?Ot_vV2bd#;A`p;4ltcU+P#8G`U&Spwi8#|dmT@RS*X z;4zs9_{=bbt}yInsUa?8?!_4DS*9%yXE^yYA1zt2i!(!AX%^;yrD?pQ#H<7M$~uOT zZ5t7j=TdI>H@I{hw`$?Lo41!&jR!hPlhvl)WtL=FvNRYt-QC?KAK~znc!Ohr6T&sE zvTS8|IPpA{cOk_R-@5Jw4=28LOAY7hEe+qg%LL`24ClJ9QQujqx_T;xO$7SZ1Sw}! z=Xt+5uB?Rc%=*E-+PJK%ozUU<8rKzn)VQsqJy}Eg=qhw+BT6V8OdtTB)kpz6^E${@ z2#;eR3OpZSZDtk2ZhKoztKDCZvew^l$lM|0jCV$s?mI=#RqS6-c~I$>xn}s@a1;ka zaG5QZAWWMK^sO*cn1?c)rBk7bb(@O5vw`2bB1NOh2gN#xmq)j3ErDX=WNi%vgly6*ZCr>h`7>9x4|qy1W%im@x>8#!v)f zBOyixIB_yF88Ujt{X#loj7NmooK>cO>s0`Ljb}PalklY9l`<6#uoBYA2!i0LkOY87 zEGM$n!ZYItx=n$H*~Dp^^=JxVV}_V;8ABtG*ltWi&24H31TrgbOb9$=FJz}16~ex{I?|b(SqZ|Y^LEY;gq1FeY8Ce*PadmdnVvrMM$AhHNu24reEE3oHV&7L!XiB|gCEelOjUS^0OC##;uL`6{=HX@kTKOnW3-~BT#S!x9tgEI=-;{Zdz>>U8|&a}H#M)Ut`mi2 z=jy?~ka4Aa7&i1|HlAE7kr{@a*%@G27K$iTbcm>KE0)`puMd|H_xK!8kK(LgrQuc3 zvMQYEz`Kb;yMV>t6MIL)J0-XGRTw&^K7N};PA58__(_eepYFV-M{PBS`%a!NWtzp% zkC_0SrQPf{IFd_A;=tf|Ep@{bfa5~wmCuh)8bvJ8XnrF2xSjK{;+AbhmYz!_rH0}E zZ6pY_Bw&AS91VfX3?n&iN(dw*hEsxwsMC{CcR7WC0TaJ>_KJol+=b_TGg+g(s%z}~ zB|74-f-y7I!1sawTg1FilTl357`iC4xU!qlNqHR5W9t}v)yqKbA-O_7x zz%qBqF&yBfJaI&Dik1;q#J)%&h|v1p zL=f$6MF_JS5kl<7hOm)kHim>lStVHs#tYliI{it7moxZ#n5eu9F9djE=4cK56^GSj zdY6i4H6<{r1z z>G#-nhclUen`!;~aTgn$vhi42w49l>?&~mWJFco0opC3%wuf8IJX;CxEO*#13o@4A z{BYWAEtb&F1q&kh`xFfT*cDS#Z`9?u_w0W-YPX+7mm>EFA`?#8gU^({xVJl)GFi~O zf&8AT!p3PqFx}%mTwPa#74~Yi&mzgvEzLQ@u{)luTmfk52VBhjSz5_+=@%7vzYeoo)!CKc z0%vqENTCRj0(hX2@DwWr7$61kpeuMXoC5XM=B@fR?RAd4>XI__uIFrgmgYz*L5>(6 z?wbt9a_LKV+1B~lw)Ad~W+i=4O?uKB(OesyrHhh^1kMFrLqz}smbqjK%mq-eoRw4x z6%|Ab1|X_IH*q(avRz6TRg4t2GVPUaYwxTvM*H^Np@YZKDo?~#1@BFQmx`Ici{92# zGv3efWA|T*Z&V$S$|Z1${>V%16N#`qW$dAPR;}Mz=?M2!NBBYGK&mC;Z{6^sK-8+l z_NSO<{QrIo1-Wa_d2B50faMLkXHhN}E$QMrV<|{;0Yh(NLU_LBy+v^j;29nBKP`-4 z-B=JF3;)3z9YRMR)-Rl)nlUv_JTW%~as=u>K?YG%O;b5Scw+{vjhbpo$`QCb0YiIZL+C8?9dJ?zz*!)RsHk9IG8at2 zxqu3m&fX#giV8c11<+JM`=A150q@ug6P_JX!xGkgzSUP9qovCX!K5lJufwzOH+&cP ze^;F<*T)<`bpNGC9MQr3)g!4Yg!$o^EZvSs(hZozA>sQjv0c`yQ`aTV4aZ{Xa731% zqbT%%N3rP}ilrY9oM)8m{g4U;o~gb3<@Qu3OzCjvYDzLg1dh|vjP}BDAv})qp)ZOK zdfTMGo6am_FK^U9KxusAM+2z&PRtwWT^q^9y*T!Ag-#xYuw4sv+NV>?pmDcW(NS__;B?}RW+Rc+#!W`ZuUekXF zqCE25?&#Vi*nLwgU3sln)7PM&Q>yE%D<;Vb(*D|lRBR~L@vUqPn!~tNe|}L5E5s-Ea57NAb6UC+ypwVymWq`t za|(UwbbKpw=zy z3z!7FVlPd2!=Q8=ENo;jC=9nYnz5s9kT zqFA1e#gcR!mV$_(fFzi-p6EUk*sApK36RA>40FB z{ri;+z>m-%f(W6cV5w;rJaiDZn92n3R%S`3l^jXW%32Vw42&S6Wt*?&G=Um7S}~1z zH10mMiTfozqf373Gw8E&RJA1xluls|@CfDu&k%(MtNX6^cc$~6SD=WW^8sTC1Eout z0G?sKcrXD2Lxc{%34A4>IXrc;PDkXh=I`Li#t7i40S@qpg9P9ih6v!X7YPA82P-gu z@Q{QlQ+%hvHPh`WV;Ysi`MLUcq~HK3U%e>9r2M-8*_t>t=Yxucl)6o8Wb9%SAsTJigll@N#nrzh3guSew|{s(x&X)o*!In!DsFb_f+IwS473C z@Q0hBQdzaFPo3FQYTmWoZrrhKt5Iv1rY@sJZm&c=Q4iH9;+@*dCsyg)65bL5%T;hDYaIG!|L_S1Q5SR{25E+hh|doi{(|o?qW-^oo`g-;}fJzQ?Ri1Ndg?bJZQ! znMa1xjc>2S{gr!GCb8_@v>mLl8`YMKqiyZ`(^jfm&6u{eXnddDqk7fWjP;iMCiS=e zb1$(*d`m1?FFT2;>&DLg&NHbtSqTF2Q%ZN{8NI ze>Rd!ho>ul(#yFlI3t+Pwk4|LUGDQw)o|C{eSG{?asTRS$JqUQq}U_#IL>{4CFgN{ zqZY(1A>T#+iRf{=;(-FYKmVkJzxDm5zhXNkySIEIcJHKCphxBKCp0C5h_=Iik zui#Yxy|h zHMeqeyK2jEn=)?V=ruL(KhbGRd*a!pMX!}~CqFiw#l4n4;C z?$hkHIEj6j3x3XdM}cc1zXCQgecpLGENeU(%Oh@$GDu_VK;30SYG+p4uW0SCO!jK3 z&AG3guay68WL5c+LudB>AA7W28b6M`QC6{W)gWbf*x)J~!>lfj7*Ua}I?#3)AdEt)%H{i23hRyDQ>!xVcT{iB&D9|u<m0zgo?bKba53jJ}m+G7r;^nxKwJkWm)XrS5Kiu(a9_D>okAx>d z*{jvpg#GXw$5IVS)c*9OMIQbg?-E3FDbA1PYr05o>RyEbl+G(R&tJUw&rdk>D)u@1 zvKU^S?Ybj$;o$NU%a5Ym64#Vbxwhjl=I^0C}e3(o=6Q)ND7D_|>_muQst>|@S zD_RPrIzXS=L)U-ZM5yn6t5wJO>LOa{HZ>H!xqpzH&M-ok3gj$Pwb}Qzb>-27j&&}V zEauOvn0$Ne&x-PP$sVO~l+Jn`W6px+71T=qrw6p$g++~ru@$SVRm3k=WFNS!v_Z%J zP=6Tf_+6ard=!;>KQ(n+I8|dg z_N9#H(ag`)oeqE8RCtZ@oqkm`rGu2q55Zvo;3*gcXYiypdF)MYdrGGGa{e=wo!O<6 z0iPXw(f6}KKIjE|sjh_5I~YvaQJIK!Lg}*&09}60A!6XoTrNvz#z)M}u`qq{l;-%6H|GS^IWZi8!Db*hSC-~sj zn2%&%)sHLOJpOg&lnX-XRhqxLeBPv+u@(Hv&hJ9P7%CyxxsIz0EdJ4u`LZsyt@FhV zS)O0l#3QTihy7vIn1hE_Loi`N*5=h=YFTml@bYCs7lxg`m1UoO#yD(lTfW0CS6?ue{aIR#s{HvIvpO*HSry?7G$L{b5k<>5GI|yQ^ z#NLkeftSm~Eu927?nfLgDEyD}RW3ZOY)@zQ>0ksw06bpZ`QxI`v-3sGr#v}rl8)&V zKSJ9Z%^Kj;9aBCnv;&@ukN}>l2n}JDctoNy{WU2nk+f(k&d@8Dd4N1tg#o~G>>COm zkugJxrNPh+s=ddNA%8imn;+u%@9$Z5Sue|Ud$0d*e}7LRcC2wVD`&s(%D*kN@LW(a zP+B&d)3)*!HF^JJYD2>mjVu1Q_eVMz!O1!X+)!rtebvjcl3D+Vo&)H2I|zicL0REu zH5wl*FVD?W_0@7!mtIX|#%^r$)?U(asW5Gt9mb<|C@QEgj5O0!cdBQuQYepk@3&^} z!Y}a)CY;-qs?|Np9pRoT2>)mNMS+_$X$>e6xNWj~G0Auecsk_eF0NZ!I@VfT@8#JG zo_4zS!nS*_r~Kx5WD{f-V)b3ZjS#cZMy#7^hbdoxkr(Ay{(JFIgU_wLbT4l%$0DOjrD<@g8 zveP4-jW^i4{p?ns9ao(KY$&j<tBY`&Zi9J-&1hhG#n`?;G*hu3YOkzaT2DXdJdh2&Z%|?zGuv)PL^!&&Tu} zga^-B7KA|3)RPBA}}Q1y?&e*mGXPljOt3|&DjVUzA& zhmuIlE401TcJ9U5OlFKJ(C}@-D%V_q6DDB@Xl2Ya(y`5l1ylgf%6~ARGA{Br9%i)r}#>N!CkFRRtbPl+SBx};7Qi$)&m4WP9;H?b@I=Z z@Cqypq3y7`Vkk7Qa~6u>Lw-V#=~#Yq0weoeJIb+f6;~``crdgBfQKSBo&paIP;874 z<$a|+`;Pf3p6m}DPjuA~0X(y^G$|tnp~H#o7{UP0_-s!(SkQ;?L!|p$?aXSX#O_t+ zEOZbwKlFFE@{&3Pd|C!M>{!E7;!6y9-p6fcL^Duz*{}gTS?cdowlgA@!b%i8d-@`y zQMs_V0MBI|29NojdC=S$qGZm+PnCp$!G5XW6MeD701pyiJjHSWqqZcZoYRw6tLZ5} z<^<Jk8+qo&fy#3g5Vop_#xJkV4*=A`0&v+I}0p_L8J7Wp4nDK_K5R6(th zx&%1YS(V0x@5|VjMt;5)bRA@-Xr->K6)qnyF|Ko}w5qz~Z(fJkuS5*hnXS(t@!kK! zf1Dbg$bTGtB-=gzQ7`s5%c}J{md@6pOPqMHaxTV=(BJDRuP9tGN{11qQ1RSU|H#^DJiGa$WV>4aF1?X4g3>exKdm-?&+`9I7+S)ik#WY*udzP!70+?r zn5Cjs+q@Y~zJl(;|0-)Owmxs1QdJH>C%d6bkfVL+>aP_h|2~OELpxRWg3@#$gO?g= zxmA|bf(um!ZB|~AVTQxFJnZ(}2EiQ5Y{k%TU0oo7Qq0TrUYb2f0~1<0$URgZ&Fasl z$z9kB^=u!zfc~$(%P*@SGqPqpbsG4^OeQMV%`?>UC6-3^ihm-!l2@z0Xyk|Os-Ce^El*V>#p87NLv91C2W;xen-?AzzYx~iuhNrfG6$JLa-xQ^1_1r%$sNPmNvc_jFuY32UlihT9&#l5tiz zWuHl9=*khpc^c=wJZ?T5@^GbpPajh9IMM#^YGb^0_?{=<{wbxc)DvUK%ca$Z)`tH4 zsIJ&n-(|_FhtjqWfEAmmc6GDLuuP2T5F#OXIP*S3kNbiRyn*~(I?5p?aoPUWf~@{! zO7zmHMZpvE?ReR>HhoZ&9q}G5Yt<~S3Ri}xm+8eTWV~>UX=8F;8O%li8&JndLVMJt3E!0->=ITZW$P{lX?Iu|!udDS4( z!Agta4TV-JU0a^jfb|y#=UrsiSz^f5E@9iK4QTFnXTRGyZ!=vK3~(lI}TH_$!1an65Z@*+uS%Gx^%ndzWMs@<+! z6di?rLNt6~fEExC0{{d7GGj$B003WQKGkf2Q5sAGc@H_~;s}BG?nodYV~ZAVRV?mq zLi3^H)^7mYzD>XX(dhwz8KJwH002Zledg9@+E1)cCq43d3~ZVvKUiUbxg36CFHM1e z5cOS`CqYIismt~V11>%U92h3am@u%NhasM07w`B%*;U9SphY--MiaubDQgJZI4KQv*y$Gt!wV~EnCl) zR~WJ69>6e(2|zY(uv>J_SC8MR(PMt-bU81Y(NX5Q-My}Ivlk@Qiw1-9)%WtDD^ ziT)ahb>!ln#ljog2PR@aw$ zWKv?nnoK^0j`2Q1fcYdvJ&#TbUzgpxeND4os#xa!I>(O*iY1lxw)Njt7e&&Ns#f1BzFKq{KkX;MCB<7EFHTb>TY8D^>vjZDQZ3Sb2mkIfq=L|rri++r2g%iYtnA)Lpz-6RnyGZ=KQXf*TEI5 zJ1ALMuU9$N&EU6k)pX+5HTCLu=0I+rVAZPU_s~na1V`4mo8E8E)lEQmeOo)wLrrD3 zciR0o31$Ku*)6AxCrnjc=Gy`?0}P0a10-%ZW5;7x+*#i-O)HeKpZn)~u(mC0`u=b@ z_h;IzuiS^bpv5J*gKL5gdT872kK1kKDo_)y*d9P3UL!-BBMhTWD3u90<2uz_n28HDCy`L=B)Ao?Q6oEMl~05b9#h2afTRf+ z3nhHe&`#s+KQZ*+Hm*p9H7*gbY+766F=GM37tExC;W(`jxj-eMOj7_~dkbMHG=PH_ zf8zz{G0WG#u=v?|(8h%8(TXBxyiYQio&;DM2_=D@|NEF;6CPlY4!c3n7e)GDL=EFR zxJLHbV^3&#=cgl^jsk{ckcXCaft6ZEv`ISavi_2ma?ROe?Z#m#9xd_Dk(OI^QnVWv zv4O6HttLC|97bFq(T)nm?cy;TD=sePy{?CceR1_xm+tBh;c9$yf%6P0;`y z#}1xjPnho6M;V%9IYzP4e$X@aFn)23(6`%hih^B7ZYA%&%R1F9;yGe^(=vSx?Z)E; zm^WQ?!W_m${L-$M0@hHTz!8!+Kx-$E3Cs0VTec;An8Px^{Hj!%j;}%+@0(CJT9j;0 z5R5;(D=K1l2|DdY_-V=N9mA^V%krF(T zDasH=Ac5XCyAM&zmb_8}ah*)N=LY0L`cbWoPe+`k7qlzJ?@15MQkwicfd=3Tw?uN4 zKyX0{J1v-4rb;7@DIjiK4n;Sm@lzjFq(_`BHEvsbW6G*E2PXzMFp9%%yNkyIi@mW1 z6y|awVPGl_u|(lJ>+ZJuze*W*C#@XbVPv~*@m;aw^t&W9;{~EM*1tE-W+I-}ccy_w zL@w@{MdSCi^2#_u31I=zgU25`zYEyK5+-(r&Yc3kn! zokC|xa{jEST^O$8@gARr)c5LdV+6Q%Nx%`_Gq(l*K5c_ zH?wJ*85oRuYePoa)Y8VD#bwk#aS2UOp4vyF>C(RGHre8nh^twG4_7wAR&uhc zSHV(3eRV8_SRpB#7^y27mX>j8b{Ad!5ag7N# zxJcZb6(dn`GfCBdm5slC3%aPxvZl-AzKub^71t351NavLfg(LJ>{cszC6WEhQSjsb z_0@)IsN9{uI>omBuTuy3X@&DXkQ-Ip9%Q#B?3vWLS-Y)d^92}SjSCxWUw3`FBCcEk zR@M2{tqdLPdA_z!z$1J;;pl5z;9%}!bIw~+Rj;qmUJOe%9oqlcmI|SV-ebp2KU(M< zpaLd*SmIDA=*)xN6ov?b$WIJ-a_5i7J)K*;@*St`GE*Lu9WKT7>HUgtKban(@`AK) z@(0P6P>&U^8FRgOCE!!_+0dMxVB?_pL65tJN`va1U0yfKiUjQ zT*r=0|96emi8iXg8yDn9ObchR6CHmj)sh1<2fQrv{T2K4?ruFEoKO2i zA#~(2nNc}W7S~J$xX?126IVuPTp!GaF^mnVmy@z_FB{)3HY5_B zhWx_MkYM5Fgc~D!VjIjiKMtTfujfvQv=i)Xdx4}V*3Ip8JEd(ubSC8N|8<1PrN9Z; ziaKhFH?50N_Yp2#pRQBa?`n>TycA(?`JwpI><&-;9r1q#(Tye zA %iHwU6*q&E`ztq!eF)mbuI$}TO-Ctm*+malA3r^6{M%iYoKZyM{JRdq^oocM z;saWr$~Rl@)1#f=#9^|nMN<-&dr;?O>O){c)^PRz>m6)tx@!(CVTaJRTS3{eE^DCC zHn~HyF;})q_CI?r>b%S7Ti;cFvpndQ$}!cH{2@sR-!RKX$<}U-{?$V?STJ_Ai66$Lc+KtBw6` z)@6kxZ#xf~%8?hpy53mjjm-P;l0R_VZgokk=HdCzj9%F1x9P?<$HqVYf1>SL2!31n zsiW!<*r^@xF?TPVQom%H4bo3%wT^sthdd#XuT4&&{ zyef_vR#afwR<)>7W7eIlys^9>r=UFc%OD=p(6E9(?sARNmS^l?7Owun+50~wvNufc zpWH@p_3n=SzT0z7|K#wfc)xfuxIm6Y!Bwic?Ang!b89t+y!D@1t*%w-jdERWn}g_= z;y%kK@IIEwIc@yT^!A%OfCjI(jC{Y`N7UOCjQ;we1oFvQCeTm$AMZ_c2l3PZ zogLr)Rlz6ye!gGf9eMw^^(X=!3%dLU4Q_@n?mKurFARp4uJ!h&fIXgbhd$ef6TH@P zn^nez8xFqx_%l$}DCsjSc%jibG5Pg7ZzWi|JJtNGzl!U|ZTH>PZ8rLKTsAur5vKL< zFxD5`a|G$?e05iPZ)HuU-N2V*f|N7#g~mc2X4!pKRt%Y*5g)I?YtOczUjagOrdSbVan`5~w&TmVDfjr4#KugSbJ!}7-6#|K;L^GFeOI^3al9S>H^8R>VsJ6Ms+d52Ft#S9=86VcbtXId@>YCjP|6`Qw)0|HGM_U-MmUzc9+eMQ``w23=-8 zZF?hC-doenxmNCDFt?}SvLE8|e8(BF*vk5T#(&Un;&NlUIO$ zaW-P_^KOAAp<`x%YG-sik;AHi|lNT*$$FmudQm@nlv<5)peEC_;2cJ za#f-0SK-GSOpWU~%6`|U!Rh}2rpLL{+xH0?V`4Tg#dp^c)D*GFBEsG83f;I+z1AMP z zKH?TXzj2ZW;+ga%n%ZxQGqWXp&SAC2`R``Rek>0L!!UW-t1j{Dmi)o4@(ZqE*4Zv>#O$P%G`bnCRAnXU$Nv?zN?lsc^asr)6ZYj4mi9X>1>&qiGi>2&JHO>mPw5f zkDUJBhfNy``j-Ai88trTY`D-5*h`)HIEKN$-6)kEk%!M)ocqpq%TIWPKi;tu{@0ZA z>Oi>$!W5+2QfVYUALN_3t)0F#4nX!DJwGsKc9$Q^Y5~R8@EVUjSXauneQ(%4YvB z%Rbd_#j$@tHbC;~C_m!t^EHZ@{6L!Q9}vK8JU25=X-g2?qWn2_-rTX zgh*fACSl?Z44+&7HNdOyuA!tD>TGaKq_TcCOckSs8J029tR8UHvRtoFI2LN+zOjCC zR9N3eT}0ciGs)Wbz7M=~I508UE^(;Ll_9+E%L|f`)-r&^Bq!x5AplBw%>fXtZ&C8T zl!ZyRyc+|Fx$VOEG?ssP#^~wlYPyPgHlEeC>Qh~HMLkDV)2+Ew!tE<-A76dW4!W|2 zMaNJ0D@%R_6K2-1!`0O)O+1pyn>y!K+j|jK85~@QsD4(8klD{>cr=g??Tg*-z5O z0F`=jM=E8^Q93HYK{o`|mMG2DazgZ6{=-3d7Sd;zJ{ul)F3WhecG}Cun=CK5rx3Gz`{#AE zdj6YllZ)}p47psN|DEQL7~vXN%NupahxeZR%c`?0r*a2NT4ssY_@dmSd1KY2*A=T{ z)5aP(x1AyhpkoW zJm38EVJAcRpyIopgSK=4<4XExY|u$RQ9{STpre)=$uZj#_zbf3`QyK z;j;VPF31BYiMhYVI;-n zH_eiV(T}>%=O+HKo7-F1Q8-@FTtWGfhQC!(tvu9~e;v44!$ys!ipZsMys_%i841r_ z_16-aA40lQC#{fIZ-}yRJC?4)$c+}F`s9W*$<5yIPr}PDy1s5UA4Z~uoA>Ua3>w;O zCkgAaI$L~pugvI2nJSp$Zm=Agy59-I6P;7wjPJGw?x4KeEH#ss`j+PxmV4}eQ40^N z_PYg(TQ2Bh@&n{jWdQYNnt;SaM9Z%?^w;}TS1>0V=Ww>64^c*zhK&(6Ygyy&XU;TNXkd~`!t@j+WT4iZN}^U|nfy^% zk{HM^Gs1^0Y|#zila-fm=xcAbk`!nQjIg)X{?MrzQJIoh%CI}a3oWJ3eDaXw^YEZh z*!~1FrsO|Tmc>D^Ccjj6BxWN79!6P{woF{o&4$= z)y)ewZGa)SMVg%`SX#bC03mZo2SemEjUEgG!~B&536$7P<#**MLaT+u7KRg*xvM`& z<#Q7ecnhM1XoL_1Y`tS}XHE3)8#|fUnfb-GZQHhO+s?$cZQHhOOl<4q`JX!H-nw;P z^s3c(v1>PK@9tioFYaW5kXvFJ-JPaoVn9V93B6P)oo-g{FrtyqpEyVzx;ms(z)7^Z zwg1>Wm)j&6vFeI-(5jfeA%{F}Z_FG|977Q6pz?EKVwTPF7Vd9W&5)$T9qj^SJtF3~ zpC?B;k3Ud^YHDrnpuG*c9Upt1e9%!L$Nshjksq(C?rcj+R0&x@8o_BfUSVa~{O2L$ zTD@aSk_5Hrxl2Czb4&ZuoNozM@MM(hZD;u7a{1SlPUiT1FA05`eo|25aBsy_5v_Y? zoLvhIqBlzkUx;2>xH}&}0wDDfr={e@!^pzd>!t*Rgsa^c?f*U~6OzT@LW|_s0Le*W z-SWX)YdvZxHj+x70+I!Vb1DJ%oL((uF@o1nsc*;*<+Ty(y7l zGI|g(;DhhM#$E&H^k;+EP<$nU;qw>*ps`3m7hYOxCSrpw1ai@V3FgT|h!lX0TvMQ> zpw#{DA%nvGNcz)WG-GWL!B0zJ{HS*5Y8z-P?2}?x0*-M2 zWMSetc6{g++W15GIipCu_3@=M5Ov5=OyP$tL2G{0JHi+1CVi7|IGpCtMX->FGf*>h zhR}aLqXH^dKw~N0Si;lH3Z*_8@uwkTpZ>i)u4RGP#}v){D!OkktZ~}UyN=xhiwzc1 z`q4?0r0HyWXOi)sAM{~rB$&)&xEZ7IFBFCO&9 z#{t?i(}BI+>upeqZH~h04`rfzapc~A#OmK8MC1Q9qHw~dz|n~urr^KF^;lZq0Z{~+ zqVhg{wgH9w%w7ai82-<~T-+XMw+bm4MK#2O9l|nJ?`;$*4-D-d2odN6d&@01Oo3rf zCw6iW?#T}>+6g|@%o^ds&{Q|XoiLB4%ATr}%5iBibwLukv4GzWWlMfYZU=4j6maX= zqMj2%W|yuuA<{pLLDso8aV73X-DUJ)YYrC-1Pv|dVW}U)P^(C~H-v&&Db&sYmXtc{7S1C(`8r=B z#tsonsEm799}vE`9Vm7#cOblqruUU`nS4QDdH}P?&SDX}=lP;Y@x}lr8g~K#5hZcYcwFDh(2@mA* z@XH;JrhZuQRJ;(}%9+p#RNRYEOu=dE%}T%%o3GzZCJ6XWsLjH&pU~GAC>qIG7P}-I zy>KZmt&XUOh0!Dq=hbeEZR2q*5`=Ab*JjlW^H%j%lqV2(-Uc;*qvm&MwcAEa6hUlm zIE^=0|8106>qL(K@26Iz8L-_>6J6Uw9)~}3(IDdJ2RTS4FsUzXF}K5Lt!>95XP96y zVVFrs3Knqu>>z@9iPJ8j{iuUO zH*eXiIpeKY$5xa72hopa>0OJH{pCU`$hl z@MnCm{18u<2r`q(u=#Nw?<=>o)vgBWzqMhJ7|34$&~ooGOz;7-BC zmBCjZ*5We4CmZpdt+g^SR-=3yvL^9YSH#w^;{_;aR2eA9ZT6XTt*HXOqmEkPnAXWv z_c_+A5))_I|E4PL@Rz!8rR^jC>r^a6?Xqobgw=GfKcNs0ME)wMw!`08DmF4 zE%$VLl6emG=odJw;C}RIkb_s{Ie$6Md4=paW+1JPFJP7+|uUI&-r2gtSOaz(Ra9u?(1Hw@okO ziZ5qGG5$SEEMzH-jSK}vCJ6iiOey}?>kv#yw&dR7qJV0y9jIX@OsJ8|L~48)hA2L; z7xym(2BH!_oEXe+G~mrMztv#%LuaMDLat(C^nQ)W`H@01X?EgJZB@KdG$8_de9XiW z7GscDLic4gbaQQUGnT&@qs9ofB!-q-Y>B|5=kt7YZU_xhZ!8Z*_jClKkJv-0AsY{a zM2@S>!0N2KyJLCh6}7IQH3 z$bSP7VM2PnuZuDp=-)ro9;CR0(OfcU58Qa^L89p`^1MGBGdTNc$jBw_1`5OL5|U1T zK<Xz_JN9UcTA zwzU?oIhiAKD;&-yG<|&o>)Z;mR?j7}uze8-SnVU_XQ)o>?{w>HH6=0M#L$5BdBxi(RleRG$OTyapSua+9d7nBb9?ZA^u(WL9a_&D+6yE1s zvgMSd3}!~H+T#;9hPQ-M!Zn7&!Zn0b5{@BcB>r_HY4-WfD-BDQ#32g?siTFc9T}Ty zIGg6F`Av*cBg5l)rAVsg}zn z(aQg)b#(Mu-QnNh*e)qAV~J`VUEv-Y2Ia@=WkEG8oI6L}h@whvf|6pC;HdBuq^qaY@t*(Y+ zXKsqryT15q`MhUjP_TGONwOvyxy^pBPPxKvsD;Iw`Mc}5=a=V1)?Xar}k34F+PXeWMflY%G}#)d|WyHMB{64%sNtUW+9fC6s=P zL{6|gJvatw7s)3ix1M|1si`IQUvwuf7x(8a+U1vy8Pk*=ADOz2v+EA)jY)9(!Me|KPWooer?4OdSSm89Bwo4it94w8Ln_nq#5v zI{m1jKw|Y79AIp3;CA~WcAIsFPQlVA`OyTx4ZOQ+8vzZSaK)T72yLOIk9%k*@aNbmJpi*;u@%O@g z+LXp8I-`m0Vz%O_%k+NN3`5Lep(Ui8BO@}2mK?L%#}2pJCn&Spr|`0hcza+*i9+md zo$On#s+k+{wHO1d(aV&S>Y)|A5a)TW08+fVTq*pXmOpR-tu9rSoWc83W&i2x>by)cueikqF3`YQ4hAsWQT|AS2#!OC<&1ZSC;+%3#RwcX@e zx{_OIWzgvLyB)f5P9I8Fi(l9B&$DZrsq|cOx*)S(Xtmb9qh&zwAoKoaoF1$FDw`JZ zv^2B`N=lNWbHL`H-m!fiJ1hCBv{uM8A`1zPhdp4ha-rS%?zuLRokUj1Coz9z{i=aj;iUd07s8(B`RvAWZ zA`)GSFGS94E&^Hu37A@dUYL<2SCp*LYzPb<+7CT1HJ=z|mJU_pN4*(6goR}l=(C39 zCRHt(GI(@dt>Wwob#J-cdDYkN8}Y1+(z_yD_dtw;@8WF1TWe~UeZu)MW{GBLQ~5kb z`(+$i)coLu()t&HX@L|5*7-~(mj@IVNV|P+JQynKFial9pJ05SM-)|f_sny&HW^{c zzgIM6nkhFQ_tenU-QGH1mBWrQbR&8;A`~=iTCaMqL`ej;qc#gK<;X(j2Z9!H zIlfTzFo8apZ*9kxPDRmzH~5Aq7zN&{`0gmvU~*O`R5(@->p*^ph#)`^K#YP)KfHHc z&*XX?~X!DcCJ9+ zf5N|=R3kEuNa`&NC=PH0Z+jpx4<7&#X-3csh%OL_i9pXx4|4hbWXqF| zb;r>Z$CU=ESydwXJELQ}PMbR2RqadYEuj${xGm z#thuIDQk9TQWXardLGs~FvB4CfulKOYm`1CY<(4Sn8*!v}Yz zuCJv!G;ISj16df=UN;)jY_?$A#Tp%#+tyDzn$J7Yt=1ba>)w99V*KHN&r-OgY7H_k6snb9MA-b3eZ{ z!JJuqY1ghdp50d)mGhqZtuYwGl5Ziqgv+4Tg0awU-*~Zp-eT@?Kqs}aDtzd=^P0(? z!g|H|tNR&U3_+kv1Tv?{&f3%{spHmUHBF?{dAer5?rBb7u0%S?nu$cj=Vy_p6Y1gt@?a z^Zns$%{tU~;<;g6T0^;I?wAP!x}HjV?0W=ys-<{o8`Ae8yQo<^RXRQ7DGw( z^IAyRyHJ3x-?88a z^l4umEKiHLE80Mo^rVg4&8JPD&qGkxc9xP=SNHpSP1fk^%(9A}a-_q35A*G5-d5l0 z;E^}(D&wuE<6ms2O0089rWF}n@9w9kd8|9hiHP2>Dn|?J&%%UWANSLYlirMQ0Rbzg zS*a7J+qCD8z3kdPbK&1T&-R0hymLt3P*Qw7I8!p-S(|MX+UX7#7vfT7{40N2K~vpW z;$HI%!uSj_cS%BK3Gra)IYb1wFvJboP>~PL!^WSe=tm>yta_~k)dKYcR8Z&fnVCwv zDuZ&ttneWe1$QxnGiBgGj8FsknIZB}k;R!|;^o9dmMG)|@zazm_27d|)cQe~QPa)E zV3*`_M_5a9gE>MF=>VdIhKHEWaJZl`{)V;mv2d#p4*Z;aF@B?mn9*?VW&qJ~TR<>= z-({0IY3vtQ=Bu`~i6x!PLF2+l5ZmA2eR*=%4C}cg8|_AbfJ=wOWKyg8n%Qb$C;okx z>>jjwIvLBs9o_1xnbG@cEa~=36a-*ONnThe%FV1DB3!E!OFPf(T1W;g3?QdCbp(Qc; z5Kw9JlCaUs9$(lAoQ@fprQPob`xj@aU+bqqzS)92t}M3BrKE>z=A=T^)TFTu3%aH* zdIqDB)Fl#xf9j9Z8tA(YR ztbb6$j{TtWTFM&r3vOiV#c`o$*e&|Pmh_sZFF93|1tF6jv>_b@huU~M#VHRPD(`m4 z#+#?4pB#^7H^)G){jP*n^4e8~cmSw!HN zEP9go6#cdQiVC@MMi%>2@L&$`77k1nU|j#(6S4r4`tf#+_yO23z{q0kw&kRPy z0_gF@(2b7LS70O9*x+*ByD<}NTe=K)Wm*sHXgn4z)I}5aK$fiP{yw`nUy#A`2ccow z7ZRzLrkiG%1e1qXwRg58ZWWam5_@Iv9Y$@BVF@nHgmV=ie68d0pj=;CJqxnm++%Yo zuQOBX^S)}P@3Dl6;kd~n1zlP6#<6a;wmtD$E7DML!QeUSpOKxjtK;3#+h}@LJN`Iw zBc->) zb#A}9*#D@{y@Jre8}Ox2Fp?cU!@LW_9#KU49V*wamFKD&e6nei=zmTy#TXD9Ktk@#o+@E z49vj+E(qcfGZqfoi}lM5$to%T{F{ zPa)_5Y^m&8AI+G5k9|uv`PIAmZmUJLvYQ>I=r;eJa%>2TILu_^@jO&~x^io?gk}%? zi-{mB*ju&CkX`!jsk-Vfwaw%#yB%cp$x2kO;pHukCq?eSS(Wjb&rv)wj^-4H?0BMr2fD43G9RyLWey!n|RU&;_H{P}U2ny~#5 zNMxYfrEqQNktK(8HlUFUg`Q94U|SGm+^Olwf{GZ&e7Ya6Hc|Ug!sT`$hTor$FDAzS z|7*|umD);@K=`Nc|; z{jif7Q&P1Y)3D;G(qytCf1XjUmt6IcGV;bDi+~o&hgbKWvAcSJ9G`^o9_?mIn_aX2 zHJwnp}iuZe__k@j0nVDUgiAB{6JKe{{Hzgo&s*Tz-FQ) ziZvt4fSgt3Hmv~>@rF>2v|cnFSpbU+N`4d=l{_GHnfd8ig+}tC1^C;n6tE z!*EmGUwOw(j-jirpmP@3R|}B0lwzsZAzeE|J(^7`4m_;AAz;ngBS6D>YvkvPqXUuH zSy|PMcxzwDnR7eH=93iz7;?alX)?w&M1l^yw5STJHLx2gIp+Y{b8e6f8Hnq?m#E{| zQ*%KFt}+%}o9IdyF0kdyLsnVgiA}L?tU}!i>dUU%`U(La#zO} zQ~8(Bm@pPM5ZC_@a~BFQ0wD^*4kC2Oh5`-or<{*G(aUg+e7Hh!`K}2(c0*0R|FFs2 z1NPwEx8g)Kv>Cl+BWL>YmZVFBNpZmqy)iF++c`Qd-bJ4wT>QE#{b-6qaMj+~UTIkAOg${Lkacx3C^ zZZ#}>65PG1O^>hDbmAJQYfxZ9)Dag#Aob|NE&{;%umqfSevRO9S$cecKqFFYIZPHH zE2h_uU>Vxu{Z%ZkP!l~qnVYfnE7kELc_iZ@VC|uYLXJJEd zHROW1Q&g1w6Q=Q<6%E6dR00V+!=^0$yEKV?_l&m#cj=!X!MYpis%%b0(i1uB&%MoK z$F{!R@#2RrPS6#1%E(S#|B*#PnnPNA%j6rkyq2b_Bt; z2&H+O?-Gkh$ApEFgX_Rv0ok&75Azanv{np^JS9*W(?eFxS~AA8i0 zeYVs|I1Y}Ql}<0So~J)kSh*rQ@2)&upGx1NzTM~5{99lp8L>m4ex~g~ zCY@RY$HU6o$fLqM$KRRW`((JgiGx)GJ~ctC6sp}JpRp?@VMtk0z| zG1z_n`Jg_3>668;bJGfuChHqI3qgCd-R5R#q&gNn>kO%o7RhSIont=T+OLU|mQtQ4 z*%ytCqSVv8rp_Q0Ck_!_AHhcroUps+Eb2H%WQ~neS!~B~kJGt|o=8P%iyF0};q}x# z1~7L;!AQTh@e&G{vSv7pS%h2 z!gvmcaPdI)K|NrItEDSBZ!?IZ;uG2s*ijg$)Y2{(o%5^+|H_f3^QV77&CF zsWVnZ($FGZp$Woe+bknHpvrb0wiMA+NP?6+rLf+r7Jk72MJ%6E$x9>k#D74479KEl0BO2NXUkj+{1KN-BoJ+_7mU9dXRb44Qv z`1iau=zdi6)aHco(r8Q+#N_5!xo~L74LUN101M|ajB9W{=)EosDw57;klCOc9f)WM zkP4I@Ie&T%bGRm4P&m;uFuFxQDH$ojs#z$904Ha7!7f1X{xb-A#5U|MQZQs4XNmeI z%2WR|YYEr4#8(j9UsJh+qhA?MzIlCvxEaw~Sn)Kr@o#fqy%w~%8|CM;z zaLrWpE|2J#@)G)Vcc)SneON|Xl(a5@VliY}`lw>q1y0wZWfi#$)E~5kC5<@7mL0T( zmkm3Ti(t&qcqf>wHHEEcewXpU2A`s@&4upC8^K=4U<-|fc>r$^bN)jzC)@~Ul5EVq zJWMar;ByI>ny1Fh3TkMC6_QaunN3(qZtgRMwv^oHXYBq(jaUe5<=+b- z2z;XG5WtM;Ci34mcHjvNbOkmlS6=LWxqKfs%w(+*xCL470u*e8vvH12?Pyl+1m8mV ziQ)Pm^z2@S6#&ShFk!xh;L8}zD1xwJw3ZFMzqD5N#;fvJw)Qy>?i=n&1g_yFy;en} zh+Rcvpwo!YKjA2s*KX$<$o<1~5lM^%$tayyX>%)b-ijHzX=ChzwuRv}`qxEo{~;Br zbGw!KQ*5|3&$@xG5~j@O#?S^?N;c1Q4@XxHGS77OO{V&y=k|;~hrdcCRgIdS*pa|8 zGQu`y2*9D@pr=a>f0@M0OOqjz(J8-z2W>`~wdu17S_bP|ur{n06)0@}o~nWL=d9%Z zz4+7Zh)`(+QNS5^77-NU#1STRt94`qZ9eFzDAwK(xv30x-W-gr-riK>1ZUd-&-}~v z=CO>@P-PWJ&qLQbP>UZsrD(8;EJ;QtyQYBuy*=&V=fJcgB+LStLwkrsX;Z5XUkDyw zNK5Cv!r*goyViad$x951+Pcr(r_^~~*aC?JqA9IIw1nL@m6zULc`5HC? zz_ix|z}oBL`$>8~$qy^IQUe~?4Msnq5%Ez@9=4v6>VsBmQHn!&Nz~Y+A)7>RKGy(W zgVm@7v4@KBg2YsG*u*e&WOs>@tRA4fw0){c3}1w9RH0E1FbdZ}j}2B*hpo3ehm{Ia zrOKBHacIl7eE(rw|L;gtMnUEu|CjO%nSvkGXaLK$earKDvt$~zku~9&$@h2WHxObP7G*jR7ZBKqQqEON&GyyC7q?g7(*qPE#22SJBsR$5 z^HSi#GSu?&Rxpuu<+AmPic5#5!&0MDk7~1K$E8s{v%29vBgdNghkahW^|^aD6}x8? zt>%8){w=C#JmYqzxt|DN4-w%eNPGjx@Mn*l!Gzfv$lIsWsAX`>+v-y?#i%HSNZX>m z`TCs-Iv==y0G_N7nzU~Lpaf=}4nc~g9vd=GL~4%l_MMgJ)xg}co>6_DDp6jx)X1pm zp*4P{nQ=`8URs#Gex)+NS!|^T?Xz>3_2OWg;A(B&frBxHceJ&%G`VFylajmbP*Vf> z-PfqeUE*=k-hb3s-Z1Ku)pAs{vaYD)1>f&5uzQ3YqsH7pkNkl$bW<@n@iNU`y%x-A zaoy5g*Bp}e2D_7#)5A;&1m~l6mhnz0Nv&O6EICzGa#RI*!*gCpfF%|bnE5SLXH z+CrBWG_9)6j+zYhE6*q!%?q_wxo|K#6UDNKzPnk+$L%T>pXf=(ZbexslC@LC=y0Zx zSmi*DVIm@KB;1x&D)lkR<*pS?4I`5D=IMUe?(3zUjG?Ga&gN3F$&k3jC=AW(`55)tmmZlso5uOPu3#~`r;I)!xA@NWsL78 zeyO^8#LH6zo|nrs#~$3#zii946|YF$^T0-VN9pg>*2K)IqydAha|K}5ZEr(FWpHc# zh;ZJh(X#V)L;u{6^I$b-m}xY=tSk5dBKqZ;*HAE%w^4C=Pi0eK<*M4t+9mzDwSlum z62+mTrbKqL4&Fs}Z?HAgn9;b34DMRQ(X^*zSUA^_YrFEhDc1x$exkH)0TLI?&(^Nql8Gb~eTP*waD;ucp z>+t>*#S1b;uJTch_1X@yOg)H30!}i|fVU^@U~5|GZue6-Z6+$+-sGl4V)rlVm|qll68CjkK=ora270Lq{7l4+Mtxs@<&2v~XgCKnNHw|TG>Ai5 zT+GV^zJa>C2;h8X$H#dkjjbR=LW{-)C5Ks)9AEtKO{B&q{if?SR8se-N|bPo`Kjz) z(&!jh9M-zh_}3DkUj!FK8QBQPgZ=6Jgb+>1s$%_6_lJr>90u!T$qyq+z={wlMbKjL zr!yr0s<>210@Z5je8FtD6no=P^QH{ zAe5w#>nko!TFQU5*`B$DN!7`kcaNR(f$$xDRHS0&stoFs>am7}EQi(bX=0A7_O_dd zAA4^)%mP7@iDfcvd!_7RNgkzQ9dkK~LaW5AyGGU69h0^0cPR-Y_8n?V?e}l4GNzpQ zhRXA@s~%v^<1Sl1@L&_K_pmSv4a;Ss2c}+3jgsjS5dZa2>=H6suS zEXIl!4dc!%|KOi>{2@xt&CkYI17%3dl+`Q@`ZCH$#&f04utMdmb>E{T&gvvO1=NL0 zo=3hTD1J+R);RsHglmTR_FDdgAHh{vJXd6zclavyNmE)*4}GzsM(zoy z%&G6Z3`fnp@DTRV0kO`-Z6g{)mZ#Z6(djJ^VR%i!K8}<6WC5*BzjLOF=eF;z>>fVcN%{HXe@Xf__%5!gsLm73gJ-i!gMxzk1$& z*j(3R-dllh!P{w2)gbgnyFU?MLiP%@3yf4)eMzFGeYQ|-nc8b8RW3{!2a`O|+|*8V z^YS|0RpgW1xxY1szsvbkT@%0{KmJpjqe9KLbH6zNX`gNSu>v%M5wqjCvd6Q(f{sNc zOxF35X7Qsjd+XLzw99G0jzWB<<8Be&qQ}!TzJEL738MWy0wJ9pyrXAX(FY30kCE5F0wy2Cm%{faA0&`b14jKpElTvl*oP^p<_5C`QJ}ZtBh*QN z(}g9}D)>w7n^mFiR!(y`C^M@8L@mh`kHKu!uq>d>$HnSdiUgIFit1R1)SGFl8t|#z zhZ}0O0@VW1B=^kW(@LPlyaV2S;WI7n=4Y*&IAFcFXctd}>#kLxK!i^asc1!A%ri8^ zaMCJNYpMZsN3$>V z9zQQ;9kC!M(C`e25zsZghmiJ~4$){ihICEntvS7vYHm)(0icid=wNH!@IC$}dRcf5 zDYpOaO=?UAEen)fa*1oYNRe+kWF(f3uChkXQW>o;7`BVEdttsC`(qMo!q(%H@5aWR z<(dM{TPgCTFZ1cRM)hax=qyRa8WY#uJbZI7{&9P!qU8hUy!cqvffhd9aLXI=ae~Ww zw&O=h=%VeR)>D6EN?v5C`_Q#sM1KUA9B0@v-Cpmnj4Jqbaxz;R$|q04j;<&_H=2N@ z{Kee}k6MhtHDCN{1uDo7nh)ZY&n7}gh}S= z{fsH3vU)xkduU~9I{{pSq~#!Y>Hwc~Xb_@cHW5nP(!+9#x;hBZ){n=x#Z9ss@0HY!!%=#J4}A=A=QLs}aGhWu3wd?(2j7unKw^cva}p z$z3J)H3%2Wh8KF7A^*<8DC``~2TljE(8B8-_?+>adMnBA+`#SZWPznGYTS*YLZ|@Z zLmuiF4Nz?|o3X6635LGkwz#pCi1?sSTWrX+k#l28Wh&wWEUN@J<;8ILx)v z13ap+IyHh3rZUnwJ=LL0^qA;)Rnei7;X? z_E3tddckaiQ%LvgWyjB%4lcm znAMu*pBDS8RNw{JM&UNK8%mt+2iN4B0Gu z@|JSdSS}*fLGXpB3;f?A$QnBhWF@6e9dKW^xy6`j?Zv3wxxeTrHkHFo=i%=tD6gA% z;=IR0u&?f(mr9DHa=jvsnue}kJR{f)kj@rp4xEXK?;ArF3_S~Cpms_Kv$#Wi_ww~m z0vqlSrjIY-txlGa-D8B_W?|C&ge{_of7r+z);Sz9UigL2cv8eTeeCzxb69^#YP|2DuXkz$o)@v$&P(Y)x zx_`f)B@;~*aFarix2gb*i8wWftJmB&g2yAn)nW zVE=c9IXBshfi9ZA8k)<*!0((~s@A;-f}L0E&DCGA0H++3V`*EHik2u4$6KFbAFK0! z6zVyM*uSj86~GPcKW4OrcjWOn{2w1rSFgO#k-F zNZLyNS5AX#*nQ#lyYIN?t;+EX4OgCcqdBmR9YXRrl`4%3+rF?!f0|xRB8H;IF>GCk zPT_2zJIz$3%L#z!JIS_Bu=xSSA!c^lnH*XG2>xH`(l%CY!^W%sux~R@e}#tpE(5q zvunjD2V$DxkIJ?Nm)kpS0t#-&f<@-v@W9t^LS`5BdwRtmk}U(`_pTL|n}37JF64BE z{~tCrmR_DLV7}cmxGaQzpMa!rlM#?2#3eIDkgX_t300hbDbbFD6@g%{W^EMars>CG zCJ%#QUF&!Q<&4oR!ETt-X=!lE-SZ5p0LpQRQBWLGWjzu0h3ja-0gS57k3^z@%G?0uLqI|l z-OzoWg$hzbbm`RL<{{eB=IK^GIw9Xy6tY^)&wB@)Al4uvkBLr7N8!g+Y%K{|(8*lf z5i}c%lO}J62$?iw^|7-i_)Vx=lt@TS@lHVPMFgixpz`yNAs4P3-yMVK(at>6O2xil z@nf4ZobRRsZWv>2(=6y;3=nS^acOCGu5yL}jYbsj_@LOabt33-zakZfVA1&@#uAsz zu_cX9(w)tm^Zw)m1%X6?Aj0s$00&hd2mng}LxF37Bf|8;08nGmIEgDMnHC(uJL;2< zB~U_vNW6ekUl7=&@j%jV!2I?&0nDyY7X65RLDzmui}>ksIKBLcLX0JT|Mfr{$YZ~# zGo59dk(e(*e%d5Huo*huTa)@m@@_~)2)4tCHaF}*`DHYek+)^v+Fuiir4oVzrMpkm z4I?C>reX?22@zCX5z+wkcIZMz7*JjXu}3T%I)>ykf}y%ta);kW)sM<`BDFet!F@9- zs~=Jl*g12ef!T|k5$!+*B^;lAiTea55Fj-Zz!y=By0ofYP#XIhzULgkSg#bDneMkM zL&^`MF*0hb)h>9OG7=&~-SF;h_i#3zvAX2h6g(b1n&jymmucsGWDp%(!f_A#*=ZLb zz*v`FNSah>FulN0y>WhN{%%;JqxdmHDM25JdXA#0C@)Ntr!G`!^r~uqIIx%5?P%z4PseavWel{-uIoi2fXcK!~OP?;Lt5r)m|YKT)7@M?K&a1Zo!# zkq_iL6bR9c6U?u78y^_#1_25H>D(hDq0iXoFBIn3sNiq0r`H~FT)>dlsMY^>jtM!o zoNBfNf;56a`?WSN=^;KP`EX-XA#_V{lV3tKFs-Qqlg9JWpPJk4uCQ`L113Zzc~-!Nm7$c#^M(XVmz~? ztCdU}svk0MzOeD%Ar{d##ATo8rQ@V1_uyjI>3WMeFrrDe!KL7%WH+{Sq-8%T^~BB0 zc*u!?{cw6Z(+ATbF(Z}iWoslfdzG<0L&v0^4Bn)e{@1R|%^dTH+Es>BE4itchjaEz zPZ2W%sL?VAjJN?U12s?veecmINw^R=ZNAdWN<>Y24IsNcMVf~I$RknK?(alMyv;s( zN>LIlmFvEfxg#xRpFO(lWk(1cWC<23KPj~xEbDM!3Ii}B7T;Rmqe2AT0FNnWsU2B6 z|I-zn0qG%XWl<*{iR-x~EOxFTM0BK8{C~gt zX6S|mP$V7@M^OdgBApuCRps_KT7o9CK4Y0VtZ0Ks`W@mIYy* zpv2yXjmApCnPM7dkpfQeW63K~R@^}tvK>$!5nK!zN&YD3k1w`VSGH++=c}Ym+L0kB z{Vl#|!Rtt-UP)h*UsorU-!oe;kSpDeFCyj&P`!T5{!UvIL~~-l&Ozm=7Jdq+iBXFp zaAfj{ie(kyM|T0Cm|dBMMXQ#`j}U}i#0;VoRl(KC9mpkTw-`c(5QLjflB1lZk1^&{ zGiOXcR)mvDmZy~aGi}VNLC&a<(g&x#*Ptj>B9=|c$Vsq3DfU~Gk(1Dg<6{gukVu1b z(1``1L4P^yHiki3(0A{mWJbiXS} z?jSJY`ybe`tohPmk}}8YR@~SyafOiqsa3;07YxJ8QyAM-Rbs4bp-En$!BmeyX+_u{ z^_S+P$GRbdA-ZW|LQJSQtXkH_3yoxFT~D+#&Yab!B%LYO3XT*sG>VlT$@9q-f^P&> zm@6<-*2K-PX}7gC0{uhnxycmiig+=j+W^#MbCL)g*Wd9Xf3Uxd3HfMx*?<0jrm~_7 zs%OHFUu2|bIErj<8)uNSoyYmlbouF58{_fef{dv8gfY=#$?1?|+n6w=W)8l+7N4UT zE$$U=Snh-Fl9^rf0_^e!`pl6g!;Ki|^Ys4#3b;wi;lPaYMzG@OfsOw0nRrOyW1+-` z{AN%w1R0z4lX^&PWB8xEnjy%{vBAeyE633sC(}XZRrF_A$9PqV=X~UpTF6+B;kuXh3-D^Z+ze)MQ zQAGJ)bwa3dK(TrqarWvhL+&{1aS_-nlkpu-#)0B}1xoxjN6xzFoUF0)fe4WY2v`jf zH``QfI)g&)@of@;@FWv8M+a4GRz12G@1H)GWunsFx3li)F$w)C3jJhzSeI&4ZP{fa zx^XCY2B`Q9A1Mrmy{Py$Cc~1?+@8_WDb;%oFCWBsDOm@HGcTO-2Wp@6)wuB%suL*l zCp23&Jwv>&O6LNYUH4CndGFx5sG1DM!*bQ~U`9B>q7b0iX_IZZzfZr}nYiIA7|Kl5 zS0HK0wL_Ej^;5B%wbcxch-%?pA4`Sx8otNGSu8RSzLVMt^1mM9S1HOB*T~m=Luj2=IJ2+32<2qDRjyL<~OQjRXS;jKDUr`@-ezUYZdhdvPJQLR-t>LHC{*H}a zHY$hWON+3jP7##7OHMP!%ucCn8Dg1rhj7gIg41f$Fs@X z8-9)d;O}-9toK0mBpg*FZUq)Ld9YUS8buU_8z$fpE_`JORsgZ4k@aOB+YIi(Y`Xom0D4N4TzPosb-trXe-KZPS%;ePFXQv(gYAp+{eQGMo z8e2)5Y*9dCgqUK1Z#jq2!nQ+sX*)~U$965YnQRK(>N#^AsNPu0UBv7{UN=)d=Omr5 z@m#U}UdUf7^O!jGt&%|AF7V}GHK|!5-kZG`=r~Of_n?8;(hRI^QgLbO7-$X=u0ld@ zJbPKm&hn<=d1JAtFqU=|w~^WBKGQ0>q??48BsTopkt_>Ai9v-?`{8Qak6nYD$#g9f z-t%;ezJ)fSvnGCNw#+@0zbtDZ!OK}NIo+>z!uDjCXOB%Y+MYf|etfh(6XP*w+jh#q*hKF8?wDuOsCo9hU~W276w?r# z{GRZgnQyu`qs%zvSSY8jwNExOZdsl2)OzWweT>}{<0cNU>%63zZ1!1cUS?xk{V0Kf z)l84^G;xo=Hc(+B>A-k^5F$%c5hVRmW<@uIdT83n}wKoc@`OTictj*A|`q<`Fn$FXyX2>t_);KHA_t z&tC2OUpooS>z?3W$_kxG2^oijJqh=2Om99iJDhMH~r3 zp0{MH;Y+VVwR5PkGKJeg(7UAZ$fWP}%QmdbJS&{Is|IhiiDxxi>{uWi7G(J0Su@?Fc2VZb%C?D3&NW5{fG68+QWXN zp2eB7jRWJV;Z?V>ZInVP;YWLI^_8>wvOZeBu5b7K|u zYXLUN_*zk5|K&0caN;gaut7#f97pVs@0kYRtkULRtveTP2-iOZ_vta?{bUO z0dxIG|0Lg>^MS%2?t)(lgNvY*n_ zC2%h|RvMgZRYQ(=nFVAa1U!D7=hmBxHBtO}P!R)w>{PkUpCc|}_s_j`@|?ztKp+Jm5aGZ?zJK{K?1k1f zy$QJuB>(LFafo`x!)}nH|``oy!g6%?&)VK16_MD@x zr&Q2EuPNn*nT*h*mvb9zUv^8H`=BGO=REzm7)x|<qd!LS^pevDxV8HHNz8Q00Zv4 ztG40*!F(iO88I&^dA-TI)2Y={HR_hPrK`89bt+|-jCB!}@cha@!RxPzsk5Siz26&w zGDApIZSC&UtH=tQ-(|^Jf4|x7KwQST)JUqzy}Ad}d9^Tt;o9zHgvnbM7QGMfL+mZU zBrzMrmGU)reqn_Ujonhpp(*Up!Xc4zZCwE-LqL}$cd(pm@`SUU^ml98_w^PbwB_cW zk7@T5NjlkNl}xfr=!S!>Qbz<_E6NP~Ohtvg-{9L>^5#c+r(iz)ei-@)%PkF33%BmJg--Q>5vn7CSocG<=>`6c(L3v9OQf+jUWqdZ#9pX9`?$?*{KoE7oCac=W3=OFq&>Aj=vtzY>}e*_~H( z(VKVPC`G}`vBK%s?qsQcY(^|ANP84gwoRtHfbQ6^S~KaV%`0kD9(7LfU5~v9?spV? zcu`4ihIbNMZbLqz>iss)7gKCqy2RVtSGsV!-y+=K0q?1tb#-Y9iEo#d- zp)0#Z;w2?ypq|(&F`Yi`TSn@roTg1hD_;M8X1Cc5;8(%j)h#aD@d?r(Nz1!-mThIL zeA)}Ryu=|(buvhFAiN)m3_%H%ve$&&dO5R5QJ-r`vm{RP`|4`%ANqWMU_ocerR5V3 zJh~m_6bx}A6MX(^*TsH-2m?rX8~<3JL(9@(t2$jogo`iXx5>6`umCGuX#*Cn>)qpi zLZP~5s-o?$EsUL7N`zF|mWx8fNuUqh!=~pMdTe5wC zbFOW2J=>+L>9?;oz>zGO__!du{|TinD_1=$WP>Y!VW73WL#E_1)SXM*-ipxvzK&Ig zPEB_EH|-7$V{X$OS4XBXTd(b`q<=r@08d!EWy!k6U!5c}O4YkpL}D_7cT_E0J!Pg& z*Onql%oQJ%reA88Z$q8E#PXjcP62{Wve={yTpRX|49xDfm{#`&}L(xg;HCLIh_YkuO=c-ukiJ~vDWU%$9%y+Nq)X7xS)Y5Qjo}Z?=ib}>;h4QG%TN?ug z1kZ+&JR@9R34CV(Olpi8J-m4bH3oV?fT`&zWuN;T{_E=C74`o#y5p-h{i4Fsnuapr zdQ`HdL+{jWdTT@)BS=Rj&)sv>{oL{+Shzpo?T7medb-h{BJTj5%xD>vKUX13>AYoE zFTtpWztXbmF-D-*?Su`@6W;5MEN9C%V^8H{2Y0DgQq@OchA@vxcvrWUc~)o&JMy)u z6kXTzG8j@+O+_Ocq{Nj!-65xxwfTpaLU0HG8t_t79fgeh*kdHlJGkj)-fs089=RWT zoHe{Z5%=XvEHz9ML^jEcO(> zB#r~0fbA+7W;O(3zF%Y)`#}lVP`VnqSc&Eo6C%t)BA{=zBqRmHC7%QQ?rPms{3wx*wMO7_k z`Hdx)Ka?J}M3KMuZ)q5bNr6RV8T-jZtySsM>glwqny)rX#_Y8Z%c-W~`XLxu>Zx^V zI#sJ)u%bf0{IP`&b<|Z;1)e9e9$~jkm)98dm=9Of&K_5^aT>wPY}bB{gF!;~=>Een*NO#0Y) zub=ulR^HC(Yh|ldmhyF3Mpp39F;ycnhSN>c%&tjoA~?FzxrC7UA;{`uSWWxk~B?H)sc$FZU`y= zfLS1XC1%KbrK5Pdmsu}x>fR2&cE{T!Sf`1U&|jtarW|4!S7a#z4dSxq@s5e<((Sdd zyRfjY$ooZGA>RY7^V-z^%mvSu?WIVB^JomDWysD;msxW<$rS5Qj0OjdbMUdtvTebt zgZt8}Uu9?-1A^5(2v`2Kblbcjh-Cv*A$-eV92 zkNGr_op93i98((1hdhNS-G-;1J28>Mw32P(l|4kFuw6v){(F=Mtm1`%VVzdlJIygQ zqTVSm&|i1@k-qT#WC9$rlI5kvN1o7|9aB;8lq#FKcu+|cJi_q)IgN?N$3Ub*WHdi$ zr-ab4-jjiu7C5%nDZ(#SvTuS13gOu7>2!F{N~VYY{nHoW!1u{uIb_>J$P%aO6g+WG zi7W^8B`TJren;b=%S6bMiE?c!AKD2YhQ+l#_)y~5vI8iwA71DUnGmxiGJE%+4 zZtwZfPk4dvXlF-<9%WE}P)C$=xY5_h$nG4hJ18&2w`HDo$%onhe9h5MbRrzGishv} z;GQRTT$&CEGUOYJ=?W6;)O(EZh^8ezbeBM^`AE()zr2q8GKv!YCOXNe={dG#qxXCH z_zC(>H=Bf8=Jv@Pd}x>4ugf$=Mb)veE^b+l!8J=q)sr$kPW;+EEG=Kv50UQF0zY{c zVKm$9SDcmjPYm{x6E<&4)-U7|Po`z>7c1H?940OK|Emv0b|=0oZAASi90bOYF_|vo z0c(Euj>VtsvpCI~ZO->K-YeSal^R!G@jo!yki2aP`4v`B$mo*64C5~YV~XzNncUxdA01!DM+5ek zo5x12lCzu*!RC8eqgkRc758+Jv(sM`7U&U~;^YX9(#^ao)CzQKG<&$I0M4WE>N{rad@GE(XUWQ%qq#jIR~MQB zyMH?hu=eb5z&vC2C%5@L88Wym#>IbUNc>R_-r2%>?Iq$A7vwR=mrVO-=HXS;F7wG? zIZ$7I5gh?Pa7mXx$=}j={5)yJVbIF&nf7eG`E!bB6K@~!llc23l4*1OU^8J0UNV|9 zUrxuB#*Oob?{~HcDAadq`!}I@wquX=I;XF3 z|FSGiw1HOmoOuY14fs34Nvyj>Cp;Hk>ZqH#e(dv`W7?r|>aiP_yBMpdX7i4g3EpmZ zC#Yv!X@}mmt{EZb2Y2x%m3*A@+3Bx-lOCI-w)1yj(q!=LH}kai!`m6=jEvtqc;EUq z{dV(U5$8PcW*sS+C4$fq>IBz(eoc@CfgkFaCe zv?ZL#@h>&rr?F|iDc&%EDE0(PAm=uTz~nKH=gVU*=DXq%c5lPvW;{we1OUl+a9r%A zdQ2`+m|O1Vu`LVtnyXsuCwI`0s#Y&{gAC8V-{SMw%vf!-FYK1jxDm;WWl$Q;CwHnw z{>HW~K6V+BJ}Su>ZeHbeanN169&8hCgOQi=&tHl2R>&*3l-@|${yXW{R=6R)mtTt$ zrqF{*XfRL6GVs20AF_&~WC`SN=FofF2^TPi_^#N-qg-r7agH`sofxDCq(7%OzbEQn zyCXji`w4X5z3C0#xbtED{wu!`R#CsS1NrvSp~7`E12<)bCh#BN?(-JSUJRMKA0k~x zr^&q#-7|=rW4W6pS=OzTgY9f{d<_$+OfND=d8AsdHCBi+!ExAJD+?t2x$aNS~9f-W6|gcrR3qQZrvA+oEbD8 zDj0SwN0vFm)+=<*7@WA>F9vuwaN)R+E`ZNcyspHUcBlQgV0Ln{=Y2zpuNYkPEN!%b zLyvK{?b`e!iY$M`gdCkt-#YlzZ?VcWz3L%@+FGRW;t++pf{Q`X~sHd z%ZbZ(flrY*yr|t4p|fecLTHKU+?C;KfrKcYuC|XH`4!Az;&3s+AE4v2=Zp|F) z9*>5UMZGh5o_up*QW`EzhNG)XtXAWPk2bf-#(t_~$9~&Ot_%NYG7lZJ77a`7-wO#cQj@jNI(sgS|v0TNFR~ z`fSmF+>{9pP@|ni>%Gs=Y{$5wW@)SSKjq2vPkh+o(+g}YQ|968&b`VdoCS6@Z* z85zgM&wscZq1`(3Zxc}%G;wdUj0C&U{4sM$|MToVT+D9CQQaC1lxb*6li4@GOymnZ z;;W?sVwR)md>m-b4F_NojE(Rua>30%wh2O@-cN#>Kx?dv}hVSIy%%$O(FtxDjF(0FT%&MKCM1v!= zxT#zmP0dFnVL9?tugc}NI|;XdS6W4w86K}JY;jOr=`Dn}d7X}nwsFpXe$dSO8_!Et zc0pU8Z=Mu4Z1zNc%K!6NPxC!9{A?r|mz2KsqDKiyqjCD9IbO})rwg3&8gh8YbAW$f zNTP4)jT?j3$H{z&F0GAk3Z2C&8xRj{x;$&R;${3Kk$(~AvraPUc-~i+e0dOIFww6B z7w^lBMT`wu{S{*9MrFi+f+@9}Gd<+RFuhjVwSbLb7?jr`)wWH?%(hLznqls)j`Rq5_YEwHsAQ1e4y}KVPr{kLFJ9Y}3%82L=A8Sj9%rk#&H80H+Gxuz_J8a{qi z$}Dof*k&9a99DRib%ciZWG>&Rp~gl1x)i35ktqwTVa2z^{FET%ba5`k*x2W=#nCjGR&b$X6@2LU6jhE`;HCt3KK4Uz=l*Q_fcH3k$vQbvzAO|1FH41h%90f} ze>ob@h(XP8p6SgG|DDR{O;zPb%tf)Y_rcXmJ85;9@a_-$J=u%4MMb$`DOoRc>dw}6 zLmxvA!-wb@mo&^ZowRj_;6`;{y*ApK%-z>>l0pK1hs^Ab$9in|X?lZ#{rm!~P`ahD zTvQQuwE3qG#|EcjOFv)G$ep`Ym6MCzUOZ%5xTpB`L+t~HB>uWyS}ZR8Nt5l-Zgki~ ztLzakx}#<_6p}8*f9!>k^Y5>PmaM5P!4iMFO1SF!2hHyuEOz})&M#o|(O^cCjJ_Km zMEYLaHx<_W_Kq8S!&UC) zNZr~P;QXF^zWnR9D_%0IX*Va@Qhx`>JXZRcw7Jh(t3P`28(d>!_ZLimx!w+&Q7r4t znspJ4C1!ZLq5lA)($=o%ubIcMjicRGsVU34Yj&zisSLSYOQn zf4d6DzOklTl3WhDNx?ZTZtzQK-kYvx6znhWdEgax2xgDTy@tnr+D)H2-0PjI&qs}`*<(tGmp?zRC{WiAa`}cZ1=dkBGE6QW=|F$i9 z@~z;x;TuzMQGHY1hSyud$}nMTJ}MfFO$-wc(zoRjYpg(iBi^$p=D#cZb0pZ4{Tbnq z|D+SMQos97jYTzEgPyjR>sgx{yt`y?I38`6XJOQF0oX(O9>mUD7JTHC`*hY$*3@$HveS^EIZA)FIf4%`bB2ymy(+d(kG zR@Q05)0)q>8+K{|v1mG53GcyP+WrN=o$%R1va{E<|HqPz540MG!nL8RtR-P#4N=y% z3Luw84se+Tfj!-KF6v)*v(b=Y+sXCrs=hF6N+qPrv=w0MmvJi=G7AW}fJMaU!OubV ziGa3!flh#+5M^OnT$iVLYZzv^*3DpExC93O2LKfJSJ{Eyw|!aRn^&8>Cc(ct3{(}g zSk{XzC~HZv|BdzA%@qURoTm0Wv|bSU0Q0Ky!SN0^vmemi26w}5LqOhc`GU}g{{=qh zyV`$klz9o>AeHVwGxtN!v!g>U`fuz%;?G{#e`;^Z@6lg`hcp?i`>b!g8WK9(1StBO z+ThP6exQAs9oh8|a(%JLG8|cC=G$#bJZN24)|ON<%|;21b|^j@Plu&Ut}ibNUJ=`| zU8e?@xnvO2NDY!NeD_>NaLLiT(GVMvd@(JOyX#4^l}zpsn2UKd@(>#1WxwZP`7%vQ zphy8#^L!S1ol~vii`&<1(OWJbR3K5wR1Q`!dZ}Gs79R&2yIf#?Trx5WO#l%YJZns{ zZ%Fe+Y87jI_7243#dT{eXS}v3e63(lTcWkH56a4Z6LQ&?@l5(sO?^LAGmnZak`XVW zE1xS4qu6wx*~7PeuvE8?{A#@rA-s(B5tThu`oy)R&HudPkDM!c>*guV?6rE}eR>UTh?uMUDk_j9miGaQTjbI=pR_k7l1M0!&mYO&ku;IH@# zJBYwefc$a&*xg3*b5h*F7a|R@I!+vBm zTyK%lbsv3JqsG*AoEE@|1@RPzoWVBel?-|xn#vF|7+u^dlYwcWFKn_UV$A;l>B&b{ z_PAr>=S?gn8{&>bxaN_359w zYVj|B{pJ_soK7m3P7D20UTZ*W0!e2Mn!87J#zKxtzD$CenZpNguxl2iT^t5ycoV3g zh}EAs!7`(gHQX6Z;U3X|?U6Zy`LJxwB_G+!c1aOmSPz6>{rZ5^Qm8cKPGn8F6dA!T zWTR9kBWB>tN5t=|fthh+BW7Uxi+q5r-Vh5)`i?^YeYS!BOfYXl+`beKf4jrXckJG$ zITuT-9q}>^sF@$p>TTU*u~#2~VPDxDxPGzn3*Deu`1ca~Bn+S?xVi@a&7#l%H1x4G z|FUi1Kygu@Cm{X?m7ml6U`{17a8rCaV=WQ$@%%WKlKQ3(enoN1I$O}p|A;Z%5k2cx zBAy(rAPEcK8UKXBsK4+OK~S))1U|oyS%E$tKaXb7LybpxYw!E|WeWc8KwfhVv8ld^ zW8?k6>?A|8d=&E=o?H!mjwbPIR7Ft9pCzfOgqv?zG*7)^e{hlMPgIkYfoDu86_sC| zL(EVR%s@i04+K9$elw*8hVY}`k;D&{P zW14Hy(mPPU9gsaBIUsw;D_)ceE-W@jtgUS8N|JF^#}8c;Z=sOH1oa8&3F%YL-P)?l z3dp)p$~Lqy1jDN%a643%G!8M_Q@|tCN2Euj2RnAPb=w@)g>e|yBb5jba6Z#QvP(K5 z8@mri$5O{iW2F_qYflsp5~GglXWCtCdceYF_R{Chb=bFI>vg}f_P&Q2ZVE}bEUb`6V5`~!HtG3@D@b~c-N{;!RmH-RRkf5 zw5#d~(jn4AoI|%q7debp)FY%*q^CNkw8ykdR##78O#om3kR%p1?;5@?;VeV7D;%aC zmJUk~JqJ<^>_XwZWLW`X9$iH!HgJpUCcT{n+v)sX3Qd6IbSj1dBw4-+ba6>F-b5ON zGOeq^g@B;kXx;i2xXi1=3rP(BhMp*CO$W&Zd|>F}BzZi+P0JyG!6Q|5D3?-%!8&DC z1!AI&04tDCD4%*xq#82dOw)uETUoMoP`tQ0>chmjlBMWE;ZgpyEIv)@wI|wLTE!+ zc3HE6N3H7-&HxR7qWp8l)zD`uQX`z&2h$ZWfH;H)2xm_>jD4voBLZWYxxx*? z=F{LJC+Uatty#~l*ODP(S+#BWM35u+=2%DPQA~A5eo?M@9rR0)zz$prC+)Igl7dznd@B zP@Z2Ogb~SbiCn-Lq-R-no!(x$Zlat%-QqV6RhS}zyC!QzAmTH3)R;b~>vLnD8$ba; zbQ_>J#%3a`D+_8djtd5?ESj%jKO?}j5h2=*tCw0owVoSS+92S*oM>jSukj-Ck|Cha zG9Zkdx77{c6dBQgBctFNc{KSPQG0>*lmG9e!H7^eY+RDPDO4RjhrnuKZ!9LP5jI9X{K&KQDGA>3Zj?>Gu3j;D_)91ncsFfw6=>g?> z%_6xJAqTwmt|BZ_8dqdgD|kV+CN;;atJL8t_**_?X`dB=6%j?i?mC5I1#H?Nh6p%8g;7A}Zu0}}dF_0|sPNl2KAL@jKCOg9!hP!sZV0aJ z;3^2)XqJL%VMtb$(_hV(;rP)XrKrfN%5Z+q`G{Byg8Lisnh@1tF4*uNKDowyk~)TP zy9jMgKNi5F1(BsZzE5UEE=yo)Jc$zugw&EDUZL4~KmFE%{MVaWdX~gDnW79WLA5j( zC}b4vPxluT7`p3Bd zxJc@R^1D3%-Fn_xq5tV>f2vU0mafV0v|q~kE#_m3Js5ZYOqaceHJ4HBfj14On< zt|A0O|MhEe!Kk`IHx}@woDYn+g_gMrG*)F~%_s^P<|;moX?UY-R3VJIXwW~E-M0{U zM3lqzWD5$F%VOz2rD!JU)6wDo6o34lekx9AzC%~>SkBT1Ko`op)3_1Nxn}7r2yk^n z%7sGcuhoFz0qX$pK>LJqM*3XvsPj&bU2d&m$e0=FnE=!ds;l`OonSs;p8!s1A92e| zdV^vlLtw=Vfg_b^2F7)pJh`?b<+pW&_=tT3Iifz+G?BJat=d;S5J+W-#oBKqI*6{Q z6%dx+>sa_$J{FGEpK&BhmtA>UK(;bmn*~G(2saxCq_?W^`7NDcK4YH&&S=kdkE9no zZC9$H_*F|r+bqe=+sY8ZBHhEkTxMMB7x>jaa?VO0C*ehwED^HASfFG=s%!=(VKTRw zA+$r*A>feqDd*>sJ#yG1zt<`|k3E~Oz`Y%yKDECnQrjF!&0Fu7gjACQ<+oR;sxN7Iv`@YY;c{FufbLHQ z2W0i+4^ED+2WPW{Bc^(WB&(9GWmL*m6f%^p(`^L*mCI3JOqmOn(O{sEXevRx_{DI3p84MkVHKO>zi;e|%MZ*b!LH0xk(~VEOqZo!{nCj7kliMPE@v=~ zrKeM-*-t9|qCbVO`xoxVb+90p{R)vE4ABdfqbZgm84ZOKMpH(eK;YSEHuHTWIA2o{ zx(e+Eflw1EHo=uDF>qB`?78zDKheAGL41-C4x>LAyFE|kw|$_nkB)A?&n*$(GFD+! z`u_@{y?dMT$>vM_e(S?lK{%PHoS=FFXmhTDMifsZiq~Pyf&PRf^tFj@< z4`lvY+%ZywBJSxu>C#v@!9&rmBI(^x!Mb9JmgEJW}WWj ztjjzaFzTtqBBPvYbXb_|0YamaL9}Ev@@UZfiA?0=-6p(-w=`8{7>>x)IYcVmUEn-| zZPUhy6B%_xgl2_8TX8z;S-3EAb%w-vjuS|&cBknirxNH9GM8CY;5amd8G7+)(G;PO zXfV^*mhFtPV2Bs7-AEQJ@1laFO=OAS4-NTi7H2~OwAK(10{{R3BQsS*003`gKb2|$ zO&TCtcMkuY!rsdfr6o!+UKv4J(?qved3WNrT$tvrN>V+?fB!_s004$$s)_)>3&3(; z_xf*rxqdTyfPFVYEb@V$gsi+JVe~+;#L9J<280)=j5Tf^vu1HQ^Qw?>sx2zB0s#%V0zdP@xBel#EYkNkDK!6~GU|@?kLn?!qfEQrQiw!Tx|NlY%4^OcV zs_J*)!yPR9t4?*(U;Rs0*3-UzX~VUJ(%I|PFK_j4%bHjH*{^NkA2ENeZP`_JFmbjp zepu4#)$cnc_0oIzdpb=oUiqDtl`X0~bLGbc86CHBbiyG#>t9BB{cj{se3ga`Y1iaWr5x?;eI?_TIFi1Wr8fj| zhLt+9g_U`P3@ZWNrr|~|>WnaLJ2?k9ipwqi&xRh8ahF?#UwL|yRhIg(71;S{JQ9>A znQXZ4E1zBef^fA&8x1ThwM=jB`#Oc+zG~|3w_`1v*Ph%HvQDp-4~Xva(%^00=Q6y9 z;lguIOZbCP?1}4g#qT&@`K#hfsBs+OEgZ^)&K+tw`^tHG&1YfnJn3*>-*$hm3gp%J z{cLjW0eyCDHC$u7Pdi%| znP#ojqgmyTpfBsylKvJCw$TH2S5`&hUrWHTvGM*Of0tG!dKH^k9v_Pb7nbF&rDgKm zZQR3Omh{r&V&_9y>qmTgY`RoAyE!f2{g&U_Xt_K4tA&X+)J4t2sIHj2wV4s+CZ-x~ z6NxqxN0AVBDs6U-K|IQ|);R_-sMB2M8^owkI-7cHiOEOHP~uIE3y2Y_aL$2FLV3

        mT?5DpRezzuh`d{4jvf!}imT1PTYqcYPShQtx!Apf4a*U^ z5ek;wM!jFNzN&TY{TrOP+WAnH^}Ad<-n8xNXOgvS-wb@o9#1Z%$Jc1xJFl!2`I_gW z{!-%qHMgq6v87G%U*Lae{=d3}4+Mfhkm%!bIw6kjaVPnM3VW?&2vzyzI7WBv?2D;i z@cXF7LG{BG!4GA2DSXP(yDrOLc>#Iq+Nt-=b5(vH{k5*QP0LMe&9)={ICm9TFTSqy zntySr69be7S(coFWNxYCKYnjowQ(!{o_c?2=2v~rEoDirJmUWCnJ4!bhuD3-F+axa zw3e>B`5V6yHaqORWxe+OSF6mXTVI>`P7KY%GS;TgdDGvN;a5*nUhO_R{_5t?-k&}} z`XR!8=-aha?4@rwO6IZUIrp&Am$!9eD--3u<)PW)gG-0#)DrqXl>`Kbl{y-RdA0J8 z8&;f=5bYy*Q#&Mkw#a7`Z(o>Y!cg;$E)-;Dn0IrbBQwRknG2jJG4JR?AFVi1&j&h5@raTCDcfmB!G@kLUYk_RQXdQ0%8bdIOjkoLY>Yz;E7NubB>I{iqDkA zA|^jtgcALgVBdb0_qTKhhdXZh*mif!%U$0~jo}F8!0xxk4I(>2nX$v86gj&il0C`r zsGVNco0jH_0S~pHXtUfwf_xR=lj`m$x{AmiL1y1EnLceyt)HYyt#l&0D+ zTeaq=Aw1U7b(ep`S3-}=Y%Kn|hD~YbE`FI{)WUP{2X;#2QiDICeOPmw;V#-eJMA(IKi*@T&7AvIouadVNpHWP%8ETLz^!9ZOI zc()J?+l7H~5Q1*IFhCbV%5ACy%n~p)C=)PC;LxE?!z=+bghHBghL(AlcGFBy&LiHO zVY1yoZ`_+ zouBoS#g^Xmh7^KmQV^aQK?r6@ zA!s25V3`qwA8j*6P-tdQ#TW{W&IuU9p}8_aV;EEu1Yeo4A-LlUkTY4?XgT_T4Nx!$ z>1Px`!62lcu>S^wlYYYb8Vr9YEF13Mo&qSwE?wf6NO;GxJa+HA?ZnpnZC%KD2d^og zXE|BRJ>;TZa4KsDUOOwY@(J5-C!aD0e6vLwjmkxa&Df@iu}hVYwCiy2kku)Mt-V}I zKTT%ecG2G!rK7N{r(}qQ$%0nkwjj25Z;CEU6XLl1C{%jUz<17Sg^#Fz*0I!bdUBq2 zHVekR**!0DpcD3nX?#C+EXTexRwJEon)$EW+!uMC=uNdwF}Y*%{$f5?%1)pBqyNdZ zyZVoBTqXPp->h2cQTg<(J9kMwC0-(2LJ=ZO9-e2{&9mUo2XCGVlK%tzF#~h_rys^w zY4e0C@Z4QD)vdK^-Z$INV0*icwZc=gO(+Du!yh)kgI$OIaX zOaSqS1fY+|02+u)pz&J-#Yd=9T2Llns8d)_Cvd1!R!}H_s8b5QGowOq#up)Hva*a~ z@Xk7jfrg6?X!9}tLp@|bQA1CR(9jVNa}*k=R_OXe9nQoJ&rwzb?pXT4yV%P9Rr}ZZ z%lh8lIoTtWD7$ts{g`d%TiQA*cZ3FO&MsH;+u1@WcZ3FTS1-P*mi0FCKzA~01C86A z4k9m}9=ets-_=nyBULJuC)Qj_F&xaY$9hjG3BWB|mD%Z=E*ex-qcV-(nbgiJx1Rc^ zO<^%V-tAgT*IoP#TxpBaHXn+n7bt)D-R(y{_^)ZJ3;Wq`))KInzu_yDs+Sz)zwdPr zcaDn3QEgw=#AV(&tL-5_`p#LlKDf5r;_m*JL)-$1qC zcy+=NsPvxpcmAl{)`R3DCH$$DuTG}1@jtu}&C03pDwi2HhZfoeK(gxCspRtp@|RAac%#*5ImMOF3JUXEr{`*y0^4l{4UiK?bd#F1$?dhPHvYC zkvejE)APUcS=&W;z%x>;oYs45Z*7~PZ&FO9b?KwL%@&~y=r)uu-Mu`N<+AR(Q0O6r zpl1|>orMsB7E%auNI|$+1tDf3grF@EMjvQ6f>0P%J;o3U!wj()L7~|B7h@;ulRT7G#Gz2JqeKV;yl-q4*y z?8mmTZ3jES+gk=?jZm?$ZF`AoBh*Z6Ou7gxr^gu5=Ppd~GZ z=UOuzuU1c%fjp*qu57B)t4=?U>Q7hyswzAg+%e?RlH}}Wo^<8;g?es0WVMJVvqtDr z_qnuu{-OTrHpw|hKF2g(cuH!3PsnWpWLe7ZmeuvnX3cZy&wNW?^MtIW5WL^%Ac|JQ zQm(sinW!g$27mdi$z@5{fI^Az;31iyV-g8KCXoO%5}80_kqI;=nE+!F2|y;105lSr z0Z-fA?GZ*FXf7I17>3ovz!zp@2yXa7rnAW>WTXq8X{thhJHwX zqliGAZq^S8(Ji`*`Weopl7!uN# zhAIK*dSlQA z$#NS!-nHLwq0GQ`5&;-^&uSM(ZMXDhx}02kVV|$U=mS?wI7kofTk>xZdnE+!F2|y;105lSr zKx2^!>>xrxR(_a70?9u;-}7}4s@HwfR@C=(9sQYazFEG6Rplo`p!QXBDw8*1 zJ7Ij(C1hiH?%sr&j3=g;prqb&&#&}z1UkG7A4GBPKfn8q|1=IZ<@?)4WZb2-IPH0@ z$ob0-YQ`MTSuNcOtLdFAn&sKD!Q9=fJ0{|taHs0Dn}q$nxmse28_HwLKNP4kCuxE3 z5Q1PpC4>M-00tmM2p|Nc0Lqzw5I`ss0|HtM>pz$ub!ztvOOi6x425C$C?n5M5_E+! z_Y5N;P$+QEG7=1h;r6H_&rlL-g*x^OBVlXUz9#Q7{kkjFs#K{r#GJJ|H_8s{45Cc^ z{)RgERDOjYA6@&8QMt*mQT^Jy%4E%61F*xMflvUEv$({-dw=&xP2#yB3CAXzbRqhsY7sB$wPElYIYv@F(C2sV*nf z5Y)WDQK#yA2$0s&&~FtqCc+sC+5UG)OUOS%QqT=oEx7*-Ng+O5wBY*zYiaL_$>#(jXVWlPhQ|vFdqHgAA zMpvbn*ubmRu9z#43Jg-|`LNR!7AK2KNVc7>vN&E`MKUpVbxl2CuY@^9->wFQgcn_> zQCJ=dPIa)l6r}Pzb)8IMcqnyhh1H=zCF0zy2@8x~P;GM1O3GsNhU$icS5gXprMr6ag=I{4H`*V7)PPB(V&!+i*Xt%*$hWXuo!64vI@_VjR9#{FGmZBRXYyHtML_$s$R=#-yIl=bM7}ASlZ=eGiZ`(EGDAfQN}Hm`9a(e?lGbF z?dKMd)84J6XfJ;GG$Agqz(3o~xGhlsp_Xna3V(rRM}QL(K_Dt7H(XNZY`F+GR`QS* zSZS%O@amKBv zYW|rG5uU`rJ?mWZl^{w&AHr=k1p5Xiw;jz3I4JnhY>OPW`H=n-+iqWhmEp>@1}4l6 znZQCVlfA$G`z`QC@!z1SwRH6g>QsL0&s0T@u6+7G2wh22G}}MsNlr6t@_6>;kk7o9 z&Wdo;MTTM8{$QLf<>z?A!*BA_#SJZSu4UGJpL%^&v$&-C7l*l#@8mJtS`xa;D|cV1 z_ETsWd8KtQ6BJsGT0RKD)(X%GSSx@hV66p)1ZyimB3M9#NEJlDP^Va;R^UjmwE`&V zi5f@CQ{!l;SbRv7P^bLRRJW%}(NMPlOq5Wk1ktFmPMxBmWD!D9L!C85_}nQOP2BC4 zW$5fFEiBb3GUBKVSgq@nVhs0rPf@xcLFF^#RJ*B1DZTa8Rk_Jf&)v6i=#f)5mr#D1 z(PNgp!m>ELxYC(7v{l9@xI^~Y10IRY2Wx$AuX#+>bM`ytW_|@`O-8I)&bgGDLlw)P#^H(RP&Z6Y9Lj)dhq)!}0P0LY>lh8Udu8 zz@95mHdw&iuvWQkt-#x00d&Dy%%z!lZp1?kU^_5o6QeVfGq;5?ofw^=nZYQG^~CNB z%uGgM^e20-W+VZCwUiDV0of)Ltkc-F@su1r_c>;2Uzl}?XbyOp6=7v91GQ5(``lM8 zUJcEt$WUCZid7JC+?84#sECd_tk=0s_?4*KWY}NtV6!5VFC+MI9brK&5&4@C)~W3K z*1<{3OGWIlXL7vv`GJMBYukD$PD+wvq(8PZ$QtYY3nCMBj5?|7or!g3#N=qp9Rvd8 zGV}BAS<&q=MLRQSOQY>jO7*DAZQ13d4BL3_(KWQaxDB6cU+!eOHLQ2La>X-3-PI`~ zdDm;#q#(s`b$HxdgpA4ZTL<{8sN8wjaNAGwJ?B4LvCjC@_|LV3g3srDuo6eZ{uoO7 z`EEb^T9uOUAk?YzSXjyPT3FKX(XcJ-kq}2Q>8z#Vk9?WmzmlxUEgU>ecS?%-U$qV5 zH7naBIxGHKz)lQp67saLal;NP45L^{n02LY8hVwN;Qu(V`5*n6k#Fx;zdQxC&%q( zNBzgyT>n>2J6s{hBgS06f8sSBQ$u$hV)9D81O38BopgQsgUxk)IbUX3&Xt-f3LTxn zLM=xFehl@cXkyyqNFJQ_VjgQ)1fc{Og_U)L3oG(SpI7OqUxCG$2MeI@9^6Ext5T53 z*nHUkJ_I@Mvs4($OM}8t5Azx4mvKJVLc+@?{3e#jqZeuW5W~gEo6&M$@zDX)LII41 z``Qwrr?^CZYcf{AL$I|1AcCwFKoMZA1&jo1D{v%OS^){cN6S;^OQ<1eLIFaZQCkr@ ziZcmygl!S<)G4G48MuV%F@*9LoBrl_?(QcOCmm ztm6XzSFbo8b)BKZjOcq+RPHh~taz^36iG)TlWuqKLQOgbA6DjVN2iiz6EYwZ6L%~V zlQ=CCsXLX4`1U96h5sw(KGGLx{g|K2I>pt2^`^ZkcvOGsp6g1oIPYcCf0uiXwF|BL z7x4b-iPZY6{RMB!EdKAmA5jLAs@%0yM4^t6tYk4QpU->juGKU3A=dLwxQ||U@T^s< z9YIj3sYuaHGy9L8BF1d)>W?Eu3iP0H8|V6LJl=ue_ny$1p_VuV(Usjp`ChDSC&09@ z3G#C-vEZpgSXh#WwXjM9ZS?+-T{>JJL5SB920!;M&ObrK>QuBhxA}7oDC?5=`sh-m zmJY33mcQqOK;c;&|?)hUr_oSDs8Y*=jx%Ts=ub^b3K8(8i z4{CzQMBQ!ApX$e$)l$fhZjXnW+)-8<0E9q$zh@nZaDQ01Ms74JE0(xIdLL_Slo-z#+2|A>N=R!1%x{9<#_?2PH;Jmz@biQIgtRm zP8_WzP_9!(s|lFvl+mgJhdXu8sA4fip>+!D-e@>R%GjOV#OvO&H+DxkF}iom&E1hU zb>~>ZI$n1yPM&i+VNRoSEMcFdJ1kD1a|dNHc1J~K^r)j<9ao1kYlxWbt_xA996odO zN_O9wvlR_G1|W{!;*Xxp<~DcF44%X2gem`b9F|b?pyIrvV9?gAS9jQzgz|&CBblgo z)J&f1Ov5`&OvkUxL!-wF6ISNn`A+@$BpScvKC+jrcM3H|{rb92`C;J1mz;yU-#_)@IVO>3T;R#NA9tMzQ0Q230pWl0odvq-54Rj%g5eGb7o=j!YVc z-Q!3Fv9H!78`yE{f{|A^l0odNb;-(h9J(Op)sAEkJ8E6C^T#m@VqUFgmMl4SLDs9s z%!nnmE?Ilzm_Xc76D&E@L33xA*|FqN2gjXrX2Oz7=HyIPDx4N!l+;~#-m8VUQaPT$ z%|{R@_mZcJm6%dgkDU8W$F2I6I}ArFmuo!Zr1U=4kV6irrSm-eyHHa(w(`lH_N$zxMx0hDkro8 zKdDn*)Yj*ak5H%eoQcp=oKC3lcqtJl)EGNd7Zd6boyrRdbxO`^1d?`nXOV!?PVP(+ zINGV5Ndl-lW%f!&cEDy=9cRWJ07^>pFQ>R_T?V;{bGlA+)#nUObzbTy=?4%BQZ!Br zwM5P}tc;!&E5iDtk`A?DrN3Tb3&F7Ne>wj^%;+(H^13eD*%ZpDZiqjW z^eEq*8hv+;D8iLf6%Y^u00aOtR7E5J0B>bqm9>CM%UaM)a{cf2-r7chp;br-NsfRj z-;nC=zf*=`$S}i7l68Fh?=t=XFfv3%GXP)!20xATS&|Mze16PkjmhQ~t63!~_|@CF zs+i>)xbD`>y^JL##~BS6EK=V~Q((k^b$T0Tgc)=zrnmW&pq)tatmnZ?|>6?P=G#Ze+<>v)#70 zwXWUWkwmI)d>_l48whQn0T65_kPzSo2-FJzF9W;)0T4j{3xI&*=iV!-h^Kl=PfDyU zwa+@OmP9Gas$xyCl4;&`)00+D=Qkjfi>mrv2e;!jZ^}Bgk~;}mu6ypzoUFYrwcvY} zb62AmyqY^%b`oK(8O?gnrIj{)&bCyvd%d0=w5{c>BBAwH6f48O_ix3U>S_(<)@ac* zs#+RKItGiNk|nrUWi(GHSt&W5iRi{h+FgwT{JhA=<3y0Ui+$8SF5!iYF9eox__w32$!`)z5wBXhFd=(PEw7Z2YW ztZc69s`x%C(-j|$xY8XIeR1rACZ!E~bm(#ZuxK^tAYp~hO-q$MLs3D{VO&l(H>&Vw zUnuEkDe!aQM7Lr1rL>gvbg?^ro|c*wmXoudofW=TuHk10qumAdprJxtLw*3G<*5JM zZm8aEn4~MY+bzuHhsSO4U(+%$(i!c1e@EKCv*8cR?ih`VNu+Z@f|9=^ZCB=szxSc6 z!^)A>%D1*JoRv3^wq5Y4aEw=FJv3+0)KRamX}@See`gy*K|4!Za$UZIZT=4;$X374 z@ZW1_Dk!g~3uW@^=sw-5D@nSq+xqmanw79A?z+vm+pZT=tMBG3TK4Pk*yx^D#%$4Z zlB#dm*|_!H8dQIsbne2J|Y>#L4Lcvq=?JDsr8l-efa+dgHI#sjX~ zZ*H4>_g0#&lPOqwBp$~CfXlgerh;)2L0G^d^6ZXD`#43MgsV2hzqh9-LU-u_QB!}{ z*P%r%e|}uG7Rt5!d8O|kvws)4j7OZ zZjbiR=p6pqG2%V2MuXeKp0WGP{8Z5$usIoRXcl~e>P*SoyNyLNMh4Nl12jin%d}wC zV_ijf-wLjL2N^0&4rs-FUv!L*8VdCdb27M%u7^FC&#CuRZT^h39^9)8q4ecF=Cx4Z9ILMS6B?U&l6KncMf0Ebo&Ux922n-?1}s z>)pD%lm&L2;-xspO3!trdOFEL`&_o4l>|wCLS?rpBQo3#70GU3s4tLPwq0aRd!tXy zG-vmYEY! z+^TZBw%e}mi_<6Vq^#X7XaI%R|H3OY_bq=q{$%Z@MTQrE%kjL=f^QbFt$+7|&l2b} zv?AKiv}$eP)LnPGhpVUID-e8MAl`m|A5_it`Fm!aJM7eo^VPiSYSC@BoK7{=bxTFP zYCbPF|9VwA=o>DkuQ zvq(B!LEWUiNfhb1^jF>BW*>I<{`)r8c5Gc<`8)FJi59G#Z+(LnAhge22VKka3o9HX z>Z@1l!x>~F8pJp@o>8G&Li`dMknvdPo=Sr$Dwj20QO`AnT3~;caAL-4rr_6TN z)3{-~iIsxTQKIu!{@3(+ZY@6O8STes;dts%SkyW(I^s-Ig|0l&jHqHeonOUZzZkx8 zM|8EpSBr4%O-7|}Hw9P~-_`yr+N;|~q45E3ZoT~X!R`Zo(_Jq&-`5qu|NijF{lFJ8 zoSm|`E0w3OnbIr;+q_l0eVvw}=45M`LUW)tDD!KRE`QJwSZiYA1yzK^ZQaSi+nh` zC*16IKLL*Ywr@BUt^oR>O`d|(f+UMw`dB+wjjgotEeGCr%FqC_mv{B#f z>AS#csEKww)Wq#u({sBZDA7BW2cWJiyz3&HZqx34kAq>zY^(h8Zm$`2(M<3z)h6Dt zlc2d8`fBa)W)&OyT|vK!^%v~oj>{bjEk9lKQ3b4unra*{5RA3LMwoeY?iBS9ITQtS z@uq@@B^#Z0-DyRAx&Thmr+-U*ughw}^G4uBpN9xz_rCg;<0ceh*k4-2*~uJ_YBE+x^9 z_Mow^xROTbvJlv5RKttIH#!z69sDc5l{?lPmSeB)Iy=~qf?%0bScE^Nc0e^`VTe-9{PxC8zq zD6o)7+GRIk!g!dUg;{y6tFhuvWjiTvhCTqJu|*oiYw?|yDP1l0lyNEJ#}fNIMcM5I zS6}=yDn|Vay1&zHl$*PCATd3DF)@Yldfs<@f}gM2UiVo}xOII3UZ>;@*4#TR1DRu* zD$l!x0?j9f3E_zmIJ+I}!$!ey`vr>c?o8 zy&3G`$V)bJ_A}!&C;O#!Iuo2@aY%%@9?)Cf+-%d6S3G;QDNe59K zU{@ND?EWaZg894!9g~A9vL`mwo(mr32yzV$d0+VH-e|;_e!w%cd@PN z)}8!Ol9qiH$y|L#%a&GC_OBINV;`&{KGPdG`?kGO9yaVMK8NV|u$OO2e$?9DcfuDUR~qoeZiM@a7c7qYE6X?pe~yV;+t>U!*q z+%MU@W4x#Bs`nL5_QXN~ES)MGfX#z5F-*;vz-_!3&`A_=B>lxb!~PtX3_9A?ZWs5^ z($Ug%=^QrgSEQq%ptqbs-|1v*sM1+fzUSmi(|PB+((4%Jw>R*4@2|K;^T8ux7%D`x zl^mYaFYsuJrVWiXCFwj9BBTx2`3C)m9n?A?8QOsB*F90COP!qo8F7YlC^FB&O{nFl zsWbta1pde(d?-N0@J~+>Yk$@)hskh@G-=NsBG9B!ROnIYsbpy?wjI=Vlu<8bL;Caa zC^cWwhGBdSx77vc`@f^+cu5=MNdvhs6TrpmY8s<&+JB<>W z|2hhTc)KGietw@|j|7QPy}N&iMKSSDlCh0pX}E)0LQH~0v9DB8BsA0j6g0HJ)Y^);=o{EGL=6k1q_{(Y3DQ!;h$tqAt7>=Vqt;b#X}?D9Zl)q!Z}bfECX>~)eFFN9Y_~&@!WEH7wtH?z(e7N z2#9H{4uj=zz9+eiVpx;d0V@eh^9LoVtTQcVG;LF{;>qG0x~O zyF3iaukJZ5yPg8VRkAp+2jE(-jN9~GcIY1cMz{Tsr* zu32Q-Quj&2UgXXd`=K2rzwUz!>UbzAa(bkgrlxU%oEc|x3P6?t z^=f)IZ2AOI|Fz)@-|-^+HEW{|N@cf^A1}R69e7||`r6;MwqsaSJ0|fadZemoKr{yU zm4NiHg}~25Tqr9Y9-Y^E$+GODS z&0A}e!A&?;t?xe-mV#4ZVcu8)AyGaSM;A^sVV?=z$)vP-8p4AOdu^p4$N9qnT**MT zqgYAE|IhuyLMSaWOwlP#HZy5BH%+xsfU`li*GZD}UZc5J5DoPOUr>Jl*Y#I_4GO0q z6|lvuMJ%@}ptu8NorMkjDq50cH6G-n;giAbZ4Iq9x256IdavLl+wuQB_%qn~DopIl zKU2HJ_kPDtel`q^%Yq97Mam3^bY_#k4D0pAFCs4NiJqEiZ9U#>G+lb@xJL1~+r^Gm zLb=t?LM7cr4WeJewne-v_&PICUSl$ntpjyCCM212lngJ;99Br@>nJgYRm_DfnVD^T z=*b{Pl;vPC%#^nq?RTJeP$MGShkn^x)O+Af?+&FGwe&2ye=p$Aq_n0Sz+S@BL=n=i>)8@k3$g!i%ajeGu$N& z$DfRu2#kmhQ)V!|NW`5wW?!YuwN%FqQ)R)CjAxU$4FW3Ipw$Sj>wv_1Ow=E%S>bQ{+AW1E8rmb_+>{sH*wx>Js-iq?(f z0?GfMoC@e7=t-2I7)6Ov&QlSi+`J{_se1)6hQAcUoIGjeW+{B0w?9?@{w}aBw=+Bi zt+31(o7X~kpdfp{1SbrM$#tM=Q-Se>$LtA{Hg3ifSWlW4&HRTfJU-rW{L0oB68@i% zd^A1~LJXnFNgrS}DRVXA-hp(!6vLoAY2{`Kh6bm-ax+ws)un_WXSf-X$1Tp=fA@_7V)=qu&ha!aEHkDEj!MDtu*M*?zZ94JpMl(}& z*IiR%_~`fmHV~%=Uwg?IRs{ApA#xC$s0^>@YQ}s$t?k?+_+dEbM7t?`yq#tN#On)+ zUsdx_6@oIgrOKgp2(i}oX1JK=5^d>ry>s5+O_riYgNGP;p|93&Zh8`!UhZ@EZe!BS zan{9aEYV;4W)Oj$mJrJfyzrlgZ5Ig3S64~&p3VE1|NTiN6%iHNN#w$Ngrp7oUT{RD zqptg_s3+&5qlD)}R=r+*jPY*&zGDv3E0?=zMbrLJ$=bpUBu1vrn;9_XTqERET4~A(N2rAs<_zBt3;kC`7%KSp8jNO z^ORil_CCd3p4<;n4Z@{okgEJ|e%fvm?xCP<(Y@~^`9wnvV~3=RXm6GAL+w%ELE9c^ zs*<%RqW$D+b7WMT`c`YItbm6p{(zrCpuzzH_KJ$Gn57rt$AFwtO$s{!rJIuCU6p2F z;OH(V&Is4z4YBZChkE3gT+YL^jylqf&XtjW>wNORN)g@vIlxLga z1|edVOH}|0Z?TpvXQi1Aq{&lHxk;~e1p$sB!!Bz?1Zo4N(ul+dWpBId$%b&c5>(^T zlOpiwB)>+IY*ruU+feQs@A`}PFvKRPkEL|;lx$PgUjUNMOXZBi23%{6nE6~Qe`#M2Fz{sX41km4wf|jYkp9f?Xy&`5sB%{xIqS;-y_QnT-A>#k%*y&CxnM- z+g{>Q01Cvebikii46KDctyH)1s$y&eUbN#$R%M7A4c%=juojA1$%4STq3V(>bD${$ zz6h5RyGgbru6}R+X|(M(Wrlz9*D$;^lbMuiW`i zIa#OtfM5Q-L5tifyTE?P?~-Q$Wwv2`Zkcfn>F6<6puaUu({?+FBiV+Cu2Dv_!;`Lt zX$UABOKnEIadarrD$=$V>MyQdqKFr{m@Rl^KY@9ql08@l;8|G z*?IG?L~oK38{0+FlS`7LNZ_Z$$_wU=^0mcGt`dhL?ruGrSg~$;(*L}=(qy6Y z{|HfSSfG*&A@wCQ$ENhyOvTY{utsZuF9np}sy)}H&$Zn<-tSVmj{z&vh7&^#f8svU zU$9QMsJAKfzi?muYHG0H{r`0S%E_OTK2M$mDOwwti=e-M?8@;ij4pf}vT_JP;OU0$uMX^@j)Q}@t zm^SQSkTpcL?0FB%{qKo;wtIK7cf|}F7TayQD=ww1gt?*|*>>jCG)J#q=ct+FG9^TD zK&oh{p&QwDQczGr0OqNtEZ@3ZEI-VYrjvYxA5ls-+GOEHR3PfPYq6988&P{6)1UU=1k3E{;`GzfT(p$(O zUJL-%GL-oqjUJXv8MI;Ln_ufnWZ&c{HIO&DjEw_HNWj}23hH~}kz`pk3)R%+R9MSH zUZ-Ek=eWQPYu}`YGE}mmnG&-vt&a#0AzY7~NB|XRYWRrM5PblazQ8i?1@k~%9$ZvT z2ex6Y6+4o1j{y=otOZ3e`YSj7EJOOU`l>^c3SqsoMl)i zt;;Z;Q!T>=EovE9gso)YxEzdp-5kz2C>(E*`R0{2!^4DmY??(6TQSLFppd4+x8G}X zlHY44w8NZSEj#3M&7Y0LN6mluP>7F@`1pv3k2vVmwQCZMm>0YWEMg`c2ZmzT>}yZI zv--`qI(t9WKHU#KRQV$h)pGhJ7{z})2WsNze6#eIa zto!DF*1HcRTc)M~h>c@BEZarFt?#7&H8+d@&)EY;A1mXGL7d~Xim@%wX%CC~+!SO# zEKDaRwEezZ!bN3e+#EerWy1g^X)&+lhryYnsal>jZawPKhQ=}cQ@M|#vM?mtumno- z!?K+1m}_g-+SA@@ZtI~Hp1EweCql{>`C;x1r+5F<*JyWcL*{^8%5=Cv`qGA791&!e zVRE1wY7^vglI%I0kZ+P=F2k3lpWND^Df70$J3Ol&)@RB<9V6SC0YBkxig>nM%?Vk&r-c?K!c)9=+xv9L_DFJK zA|?!Bfb`ec+;HdVZHYODnIb387@3tw7q5Ak?wf+F-7~(+h@y3pToDtm-;=agn1AW| zd>2o!{_?;xF-$KQHsnAW5rlJYD>C%Sx+;0j|K+`M55C_R+P~s@#pimVxWuOa;B|l^ zZca1~SEPLnp0`YPA$M{mIgU_A6yx@hjwENC-2Hln6Vb0;%HuYr_VUd46KCIy%T$g* zoqD>E=uYp}cLZ|s1`n*5TTK~a{C;xLx_vaR4Z6I%E6Ncm3J;N3;3921gyS;jeHh{><{4{G@^G1)qrxaK7G;$)3o0Ryvk=H73?*4R zm$rS=GEgW3%54}VlZE5LP9AL=_iU*ntLAJ?Ksb3^XpWLLQ#?P^yl~SJZ2L|8bofu* zQ%dAVoSZg1DsYju7a1Zta>|BhvT!D}%*@$vGBzyI$srIWhOwA{J&r9^qO6Zf9R?@e zrJW`-MZ2Jmf&blOl@>=cIeYmeHTjP}EXrQM9KH5l?$nkgXNH)V=?`J}9}v zn%rz<-)!~;t7>W~o#$1n$gQ4t?$2}lPuogrEvi*vWjKw3RJD$Bgk@Wu80I>gJP{^-e#Oi6qrEZ}W8FgtY+8#p5&OC> zrnv(S6tggaK(1%TxuTk$h*1OeP+5Yii+GK?27*qQ__>8mGN?&Ly{oS2&ef{h`OH|x z9cqUYIRKF@4$w0-J#Yj>5t~b1#&v5ACR=(EddVGblH|SC%I;_hL=mbXB4a7Cni?mC zssOALthvCZsl1M_(PtlNQtzp>1E5<=G7QMBMSYugC{2;WDGRt<1uSC8av-FsmiusJQ*ZOV%UW+ycbZ1Geo#$Kjpt6CRam1O*egQT7qZ}3(XwrXel5UHn zB%;9RI|4SL1DK&_N~3fuleqUSh-5td|8YHc#HB#>w6%|M za-79obP=r1NF$x}f2oxT;n=4isq_wnafxWW|4BfuQ9e%A zF0&q5f;d13;Su913bmMYBmqGK9>xP+x=DvKLYds9D6;>M7rZNbqXx*P7y-dZ z?I!T(fd+tZVH#+x9=VvRYw3Yu7O2a}$$ky~x7|a`0fO>94dZ-E+kVvkE$p<5jE~5Q zYI2sIM%Vx?6jTJb4vfQfQDAl{KoRWm8dZQG5uDt>&X89Ji3BXBm?OZE+M2~>qJp3v zsz4Qty>_w|6=?~fA{eK^$?+PgfOHQt2L|o)(kCu13J2Ce1#uQ6sj7;hoI2frievj> z7MjXHihx%`z&u?o`_>m9JXtISd@XNo*c|UU6-%dI&Im~l_wgjKc5_WI6)a1Dkzq-C zF02L(oCsh*4G`m#K_1Idx~1gm9-UQ5ydYRWlI;PtNHI`sLlZ?2!bH_3;FN94BPTGF z+2G6oFpSp-pP+k;IlEJfLIVr62OtoHpc{ICT`Ig}Q2`CEs>qUIrX=SBE(QZ-yh9EF z-L1?!RL%Gi8@ZXqWMSps zE-N@~J7GmIPo=_PicuW!yt2nHb<1OL%QqNg|b9>T$lq+LAy9 zfd#OkrUA=QR7g~?m=Tkm$0o1*ugj=S`{W*V@RP-Aup-LC!pUrTpkd-7`Mz>%+h?3y zSwm-kTEW_XDgepZobt}vCMI+Ie=m(;nhjMB<}w9gI;wX($@>P%SDC!9FND)$&>A)gOa;hF6Cdh%Bq7s0J zhA;}R5nve--nVFTKrS}7D0-fAwYSQ-dM0KlAhES;3X+^GVQ~G`UvZQ zHUYPWh-JJ(gaO@J%t+%Rc;l(Nm|SX@T9BAr6$nV2C90ugm#SVQ3BEesvVqWYTXEpW zR$&?UkV+;8I~10f{Nkn%o1+d5uY#JYiivqGsIaKAo-x(|VgZOl4{+hDI8S3MKei`p zeCe2Vx0)0JH4Y}Xr4oTu!jH2ORRPcuqNwRGhP9AC|B2dNgDeeRqJQjU=GU9NimxOj ze2db|+c03?5)rG0Ia1Q>i6lRu=<>sgNwBtL>;&X7fm<;fNMK8P+6q1rIQNe)|N zd~pXe8G8;e@{TA2^K#A8^vf4JyZ`7PA7}lTw&jGJCm>|ni$U>X9H50E5a4(KN*pVC zf)T_hT{H#A!aYFXUm^i65vvb*<~9Kuhh=O|B3}!#C@?&>eSxr=izu3Ms;q^!V5n&r zZ>ZN(a0@UV@H!a$za$bvkI1+7pe5E=#Du#P?;4fa#<9!E=yICvgB+vPDsjum$#cnc z0@{8o>Z)?XBM1!wSEx(u1Pyd8bM(5{y zdr6GFl)u8KB(0$0O_7O_%^n6a+CWRTH#`5+E*uqSe-x4d;rRsx%@$ zdo=#X<|~+!Gp){mgQMAoIaApL6%Ttz$zhNu`79D7KMSJC5B4|LVu2~A{_1JpLi?0% z@>#lkcLu}Q?GO+H00aOtGgLPK0B>|N>OX*h6jwq;k-P7@yK9=cGLCFzg)NW5tt3JB zL6Y8Fhb^;4v7_+s-@)+#fSH*qng9R=Fnwj#(^*f-zO{Kk>O2V%fBcz*1_prQm*xO1 zO3K*S1}@skWL6GFiFwu5huTJ4>D~=TvR6BtB#tc>&Tls&4Z?GZ#zw>8!(pP<@HjOh zX=zyO89+1^c1csWT@;}dxQ|4ja0-`;e)$+ymTt$$^`?1{`I9q^B* z{`R=r*LF7NUf%ne;U*hzcUO8aY%Uyk^q+0Ea=1sy_`4zfz5CGUZV9~mm1m X3*~ zH;cV5Y&LH_o4$TJ&^?^4t^JkxK!0{Gwx65nm-8cIiIN7=*J05{%4uo9mx6{pB z+Wp8nrX=QH_3*ZxKFG7ScR%UcJKtTh^qVz)v+V87iyfX$oJIQg*6mHYT9Lnw-tXmv zcCe+^kw@_->hPiNUu84IV8{uwLk%QOpzCI2h)V444hh0O;Qb3?fX96p|2Fmb;k(cM zQ@4+v$oT6LpU77Gm`?h*=!R(=EHA@+)s={ts)MO}x}y6gvmzeuGvoL1MtqN$Bsue1 z2X)50jS0XiFb!~0Fj$y^ zi2x;rsevu9eLVTHPGS1VNE}Hi4Yj`kNd&K2JiU}@f+``JqMUBUA}uKV6i^uz6P`ji=W?KwyYRdt*Ns=> zoOO$`d0CiN5}ec!4g}Me`6&|De;V9FUorXw#xc|hJI$IW8_aDEKxFp^ zhnaR~25YrzAyqB)XcU}d`ag$UTIS`eQ zXL1nzgwB_uYOni!n!0|{-p=L`pZdpz9*FO~cWdi)d&nvAziJzyC*NQ$>@H)>DVlcd z%WvGIDGza|N<7VEMg5I~Rn>o3iBs9ZKxJ>4#XoJ#dY4h$ClXhc2&}O}Yz3x6P6{Rm zQ!pJOMGO=AQodRlFznf#oQ~%)vz64XgmI2QQ52Yk!gKlkkCsX0L`?@-0OSIBIzq}c zV;z9p&CYYBsf?DgzsJe7`tjB%|NFlZ|14AA`@0(VcahJ##$~)u&wlazyaXvM{c;bn zXFL$%^frxz*-Cj~Q(mT9IVeY2V(VvPNnF)z>#Xg6pAzKQwlD3W_pFyAx1M^r0*vHa zY2sJpTyAaluMa#(-Zknv(%YHb>Ka2BiVL`y^dy}S0bxV4jV}8?D*EXVT}tPF)i4y0Lny3}exaQ6F^+CSU89I3H5~)N>jG^h z&1j-B7(>f%Y%jIq&HnoR8hDJfEqFg+##Jkw_Eg=Boe=mu<-;`XY}oM_N(Ar@*}8yu z7Ha_MeW7JHwo#KlQY$!obkp=J1$}7K;xy}J9BjS>Cllc=#uZ@}&)a;5jq@p>*7$8{ zahmj;6xWGdS|0U%9Md+Jdk*6MzD>gfOT4GY`^k@=4l(pt@(XdLk=Sha9k>+GZ`FK8 z4D~6FlzfY_CnKdOk6@^lQlWd$W`&~L=E?vJPd~+^z-6SfxO;qxQmU2Avm6R)Ia)SVkR9OJ;D&a@er zEPB3R&)Ci=(~sSxtM#w=cLTn+ah(AD&|rlB_}G&RaU~-SZ71RCw{Unz;dOCI{`+1! zW8MWTY=`Z~aZ+y1rOsqjw(I_Ws){ z8vm&B=2Mk=(;*L5Lc^;N$Qpb4{OH@tR~JYRLzva_DSUt~@E6DDp9fjjob%!fp%C28 zH*$_c(<|2a&t2*ehXS+DR=oT``g}TqK0^HuD#oI*Ee3*X+Kz2y3}QABK$)^RH&RSL z)77h=y&r$9(PV#@CIbJGKvuQm+b2adK`-(tz20-Ar83b%P@No6`S!eVd+ZsFa+71@ zVD4%BXgZ>b3q&x(8Ur zWgf?LTn0dn*t;Yh5jxB}%MZ~3yEwh!aaA#9V%~{GBw>au|U|Xel(dneG zS}cA17NR7F&gS>A1+L@6X+)!jDH}aDnp)eH-o5>U+KE=?HqIolQROs*G;P(U&s{ z2VN%NWB>f)I&1*%-4!`%X|kb(cDVA#_;G3RZ-t(`6MBYC6OylD%YOd7b=7VE{X&cL zgO!4=v7_yHfuIV6U1usm?64A3A(l0DJYLOXC1Z28BjflB8$hlL4(vB5%=4L1X+nV( z>|)QRXi@qp{ggh;w1a^b9Thb|=i(9=2031Qieyl2BW7gHemQ+PP*3jM*Vx-!+bwHj zF88v`t2It${OR#=4#9|r<((yv~c|Ufdd)`Mt3)3 z&T&|yyC5S3Gw9pa?(REOL(sQArv63K&aywcV*dxepxzlDbeqiY>_O;B5E@&x>`v!T z6*yi~A-^jsTz6H41piX=L$tYB)_UuktHmE58Dk5P@^y2YjlbUYu_|NKR^i&Ltl)o< zCQ3)=*jK+;ZoyRgFrWTIoSb`QgOw*msPvk7!A8p>waJT#TZhTI4`^z0e zNuUklzhxuhUQzTiNcXVkM!GiGZbxsO^LxQAZ9UYimVB(;E2c%LuN?9~zV_Rdy`8Pn z50cPdwXY`jFIqpN|2zQ(q3g!6VSS(<6g0Grt$KRR@}~+7uc=Vol@+qPD#Em7syhq5 zUq-yI=643TihYEtcNAOR^=z>iOnNE)@%j>ToAWZCJ|3gP9k~>vp9?<98hKV_;vPZJ z%6GWc%e*d^x<2hcW`6p!*6p@B)#?`5M)7wy7NoA(Pllg;JjIX;U!k)Zpj!R6>1)PD z1epVW;j$}-cRJ63$37m1xU5cpcHf^@#QHZ zb@|0S(S=PP8h)(v+l$8$;(Uc)GEq1>91S<9FN~mD$-0tx9fg$FQ)rpWR5kOJ3Rqs^ zAv!O+@@LvCP$mhc2;uC!k>ozZ^g_fe((U@?o&W8J9A&NByB^8l*UoN=*1oISaxZF& ze}1j}v){Mz6z>4j+hz(XeDTmF$q8-ym?-#)s_eTyLmEX)&;Evw9`330I_YKajKL(> z=|JD##eq+F&08Dw6m{TCZ0D|G3vZA{g=GP{lZ{o>sdp#fk&)Ng?%KOoVlP`y8oR-X zF#X9CTelmGdp!8H+-|nEF4@$Q;%UL(vKf1Jo8%%b^)HHz=S?+y!aeAHr$a0u%_2<0 z^2L^`pS7{R>K%xDUt^x{gx{K7>@R-}El_NcZ^nPm7j92^%B~UOM7M4tl{#+ zzTQ6xP3!BtIh3*G4$ftx6b~e@6G-9-{nLrgG(5rm&&+DADB=K3iEOO(<>sZz(8CO5*Ca&UG)&a28u9 z-!Q>sgr%)d61Dv!;FaH%PNuX&QycuwDcaK}GfZ}n?-#CiM8zIJ@x~*TP)o|>Q&J9< zLXLzw@X=Tisd3HSI}|$Co-j!XfTca@IpRtRSzMXBN|{W@H3gHLHJ!S*ZD&_=Z!hQn z99-`mWh`6#@aMmtLq&8$=YKA5;1;HNxoL}S&Ii|2XqWa2N~7=Y*>shzeBtaEj(ivE z&4#V@(lg)R3-vjoKV5c>Jmrm@+aL58xnKNJ-|X|BZtu@G8^d>Vyfjhehb`W@h_p|M>3FxW}xoxqb9Zr_RS%mtD`}{%Y5g zro1(5P3~FlEUtR_r&+xXy+B0_9|`K3#{2#p7~{+~-Nq|rOKWHF{dHLR*9`@X+SQPa zy8LXq;%<#z`hk-s}?2Sf=5{i3Va_MP!P~bBp@7iz5ZD*6_izF>mh4 zhk5__HI+iis`eqc=fTGRPZJK%xe$CaGD?$>AIb`?G^kQSokhXl z@x8=z4?B1kc_kvIYJat>HRt%SK24hNm8a5r$%IKh0|p&4N4Mm*W}!L%K2ov?hDb0= z;%uFT6xLG+yUJ8!*NqJK;f5@+8n=I&wo5PH?%7r1|8=03HbZTD9KTV;fs7)wZQ+g?#AlG&rEF9b>Xb}Y}V0OuF6#3)0GM{p9(nT zk7IXMfn6xL&|lHO=6g0i92->Xrt)lnrfOIbCOx@g>-U1ct;)Q$to=5K8{ZtEbAo+5 zKZJ?C^79lQdOa>yb+_c<5kI+VtMBfu!>~D+(GiuZNz&I3aKS)+WMO`BTpO0%VZO8H z#QU>7`vmJt7R#GNFx_8E@ypS|Ba2>tW6@lVJhOJ*(Ah$<&V@-td7_iG{)d7#E;9fkG%OCpHMiu&pvenzYk@C~$z zt(6UI=G;lP>vB2$r>ALe%;8eppxubA<=+>DkX|_K5zgnw49mA#xnHblwIl1xww8uF zK=l-30KsDiXYF50yHM|bk2Ysad#k^FdT3_va=Ip!^)f&G9p?YYYya}a*5J)=iXDgB z?%z-J6aNCAS$y>i=~eyCj@&D5FCxXM$N%Ye5glUhfAm#}*H%Ja$C6JmF;>_$j@z-V zl&~L~ssqrO3K}~0t34vIqs-wL5s^R=&1=mKK0XW%fBbNJ@elCPEz0stO%Zqz|v|Ugm%1HxAo4i)6OgP_tgf`;Fw9ukzx1e|*Gxesg(=LSri~X4}TCRch5gpW}vI#9R7> zDW!q`-Rk-XmYL zX-)Dc;D1RLbO41wdcPd_DeJ~PC140`&syC(q9(uHBQJ0pmpz@6E&i$ZXXiT~J8$7g zmuXF3ka=pQN3-pE#Ihj0U^Nj{Ncpyb<{XPXiaxW4HYDvlUccTS=Ev z!>kHSh+$&=v}JcN!%lRgvaY1`rQsk^n5+kQ5a1f=L-Y;6Fc|{A;Cgm1+!4 z!$tJBrdwH<;Um3IJd3oI!T!vl6__0Vf$8aAn9%+egdwWH1W=~HFCf9zX_>I$*fu|S zBt@Jd!9`IpawA;RWjmj`(jYW%K57O^B^*NIn!=g_f^ZT@s8%#kq`=_)CkMwzn57YS zax36Rrh+L2Oa@vCm<|^etgeBq<)0neWC#6j$rcu7m5?>LwYbD@FHHJp*7>5SCNT{S zbJl3rvtEU{z97sQI99930uJVtU|N|?76cd=41tMZn8%`R$2FGEzUmHIMrxzL%tc8Q ztZpbe4UAMPVR8^Rt;CW5xyqk(k|;;Q7{$_PBbZ7B9@REf7~&GOXtav0R#F9x5xS?O zW#2-o5J4pjxoZBYQQrgrR>RG^4&c?OFhdl!j;&zW`2<#hR+C9UC58`>%h<5ZIs`$> zY-jDn=bJR4YOt zQeeV@QeXtap}|d|ks}aD7^Z=~dlKtRM-+S%)Oi}As#cNEDlnChDKImEm-W~P0UCx7 zh>JfmXzN{Y&ojay*fbP!+_F=y9#bdUMd|jh*b^kx}pr) zTSnOR>-6Uz@UnT_+ol`!TN-()vpF_W9R*r-krz2Wf{0c^MyO!I@X)_SZ?yT50NVeH zXb+4)7-Y2)l}ES(ErzW`Yh9FLryb({;% zy|l^+V``$n&Y3h5`bg$HFruoJ0TNR%SxM5#LyQW7~nPv1IG-lb%wIR2II_?9LaBFRzT$+F*Q-( z^-P&Vu<=ktY9*nB9!zn8agIbGVwjB*#4wSf#4wez)G(h>0zqYcsllunB~x{5Vvl(= z9b#uM&r1(ci!UKy8V!$QSlw}mEo{sU4|1vb?kFV#^S zPs&m-LbWDgo(jJPN-UbVNBm4Z$!3*?6RI!~Mk!z_%u>K)KdD0GV-4FgA6G5r zIOnyJaY6;A-6lEm0u$wg3QWvV6quc}D==(CoeYKv`zj;CX-GZ{Xk?mqA0lZ4xl=@h zs+AF0+M%ywCpy~zX-C|a`A0#9D!WvUHZO|RL3wGUZhF*YqsEZNao^5SKpeHwfQt7G;66jxD{hpE0jDwlKp7-AXIxcM`ZtiIpiZ z$aom5!vV_ck6d>)1$^GZF8c25G+|n)|EL`V3T> zVcRkr5Sj`mq}#k`=iu2bMLwyi0virG(i|eS(wvfnWH~2U1v9OLgiwPCzi)R4Yntx; zyuYQtj_yj~8` z!vpZfmBdHg?|czx_v8#Vg!w-Qc6Why$QaU7#WD`C%6UhLkY=g!nqy;VE3_wdXU zVHyv3PK6x$R&w0cimxUyF9j+YI$4&rjqf>!cDR8^&=rn^z=#ZW=b_jN7$NfN(^no- zCj~gjQAl^jG*db1R4bDsSOw*kYZEiZnIU5<7!{b#p%gHoWGOIV(N&|iNR1{yxfm%B zDu$x?(qkZ{F`slQD#Z;VRVxTd6qpsl%=%vN1QMAR;$RkM0C3Y`hK0nMa-|&Px@Af} zsaXP#2$Hp`QQ;uq-sDu?vI(%UKu5z0nn#23Jm>JbdfC&_s1*0i25@xAjw;N`$ zEp!>K?cam?1=l+c%j+1qfA3>5ng7W!A%z;gEK|oVsZYM>3pWmqe!Bha&re}Gk9?Je z468{~PFoa{OvYgfth7g0KwEU0$m6syK26Tzzv>kIQXfi3dT-lCyxK{#PNEu2ESKK}3nrCq7$QqgsQ?L)@blSyr({YD#9yD7MV?cg~^D*9+FW z{gD}%H){UnZO!>y-;o&qX)*b6V21axepVmGR`uQb1!vqJyABpcerlj>lpEsM~qmaz7dCRWqX(m))m2SOl)gcb;q)y z+D7s~=ny6@C&L6_n-G~JS5_>Qf9RBL&6|%J5**>)^&^5yt#pM@g9&l)vXLfW3=<$i z7$zW;7^WeX8Ybh42&jrW{@ysX#}=gZi3neT6)`F>hPva7l!`thRbfZ8QkY72n7Ck4 z22+gvQMe(rt{4|Mqi_dw8WIFLd+>j9H+&QRGEzy8^%oCf(UBNgwGuEw1Ml(GUk^%P zL95~OxZ3c;t>lhS3QXTnz5&U>QGsp#GM3l`y=(kNWVYz7=jkN(3ZBX24f%Du|9yn_ zedxPUN(WY<4pHR-4^-YDVyMHz7hU*<^=p<2@*L4xQ zNY@$h1!cks8|y}v{TAK!Q(iJsiGoy7w9vsuilM5N&K(-!3!acKU=a`y0{{d7GDAg1 z003WQSJl2il2T)|$5C^>&6|zmyt*I*zzV=3-FDI>?!^h{f`KFqoR0r}(|-V>GXq64 zfOdcYn+o>+ul??R+V{=xuy1by@h_hQG%?{$ub0nT8j-4m3%yT9B_ zsrJ1BYNTXs;}g_atnqO=lWkFae8rGhu=w$0WNfVQ#sx2tX}rD?gDV<-cu0c=00ID{ z003l&z-X)hg9(n|wPhCI+jcGJQ$glCA*IvAe; z|NqMS|6bDHYtyI))V_*dRr|cC-PclG<^FsjZ5?|r%t`A){<*%_mVW)=e!RB-INQ$Q zZTCI!y!YULr7bw}=*X!F?R(|k#r<|D?$3PphH-EIjmHPZUy?uN<^#7|1)NW*_q^*~ z7v?7jX;Sx6zf=uA*48mOMNQ)Vu1$H*j=Bbxh|_V`0`Jy6e=Gk=iF1oT+EN7M?*6U~ zI|h;Bu{fgm4&?YmXR~ih6o18iC{ndxZZi2V@Q9pt*>kJ%C(XNSl%)-y?&3CNYuonz zyEt8X)9(C`_US7--MjjicUJ`-hE!TWH<^B0Ieyvd$F9F6 ziom1qJpe#=QWc;8GPPcDkn5-TT`&>@^!s~`FK*)%ouCr6pm!_awq*s(S1tNM2B zQ^S0DK7D1gFhRB8dOIjqxs9v&e^nSL10A*W2mP`YjQ3zPWS%-gkFgo!1f9F!sRT;@ZZY1Jkx|-v0N^Bw{0Dz>u6HIFd+Qg~NF0 z1g85#%WEySOxcj7qF&3Mky+GS-um($y{#-h8-KsOMcwg%F}EA?zr4lT{QIj?j`tv! zHZTI+`s}l)&^yEC0{SmK%eJG-(^L08d|q#dc}pzE4gv%F2|-yGXvkY2<4ck8D90vx zoF20_{<`(;=Iu?ZZAQ-MKgeN8x&`OzLhbCk~ zs>=-NvCh6qqEZVE-dL)h5L!&|p_elOJSE~@%{$`OzBq}_e4V&QC4AedRQd%I@V&Q_ zqQH+f;d@0hlkZF9bz)EGkR-&IPwMy)ARQFr6lN-f3=algm0MI7&gAv#4OK!@NBnhG z3id^lMc0ZJX$yXQIWlg7+L0ge>16NdU$^U5Kh(bI+mbb{Hxz8R)hUyo1<04GPh;L;J??lxj=Nl3e-_qiIZIvGi{9dUC4P6K<_gMZ z#K$Du{t2=oIUY-nXx0+R^quK6HU2$KD(3?ONil zQu|>3{oXCkMckCszVGi*-HBCq#!}*XPu1G7djE*WlNbD~tR?U2KJ331c7ydtS4COZ7IOtX@`XT zagSj^ThLQq^I|Ap^ZxNw1{qp#jhDgTP_xK?9|lYTl6XV7q<;wdcsL19@lX`pxsY=a zk`hh_IXTLQo^}2KqpDk}yP}#hl-Fi7$je$FCXwua4*v7T_hq&(Zbcw)FbQ$CA>T2YYieQz!fZ+r6^-;6OQ+l zIJ~R;;=eDXo6G%FEZH?XKI_m{V zPADm%b%L%e>V%&%;d@;w(ngU!TS_xo46U@z)}!M{xb%DRb{TRkxVu2A>t|yv`bpi* z`{&F)5=H&zQ!U`ksZKd|zz(td;r}{wePON!a$V8W)&j;b%3%uFigR5jLxv}s0masf z+Yqq+^?MgVf8+Tivu^6@sA`pJb-wc43M&|c%ufkJM`}DX>?z=__kGE3A5X`J*7%fm zM}Da1TVUhAx+7H!CN~StpHet@sBer*#iOBa%x+SvjZ)LR1QzOserj?cAfOcp$VTHunVKvJeoSeD?9G;oorT=b<;N+DDl)W~++7*b0uDNiO4Q?YXD$%M^eUn@`b zWU&xEBgMYH%>!O`u(Xhf#$xe&<;RxWAM33TM^(L2E&l72%aP?k)wiX}bO)psa85Uw z7{-Ff(m$j9>Go_kkLzk6McLUxS}CcaS2~%&Qb+A{xf~)J=<`kLjFrT44%siAb8MQ< z8=IvwJCA%T3Is?P9*%xaE=R;AHXj|bgCo!NkSw2M%q>CqRMjhWu4A9G4qTgA>oh!6 zB`gN1ZAdLlRh1U1s>v`t^RpaGp-dOv#{EXX?{E8b`C{ULTr{! z@*t12eni!_P$cZY5mJ;7m2uzaH*=009*$O>nOjBhimNs|%XP>)3*Lx2mhGw~$rj&2 zuEEe*M@fVar?%UVYZXCR4JDa}rPGHE?1{Sn4dv;1(%7zgf{wT8623!gZeRLzupv4# za&+W&E8J_%+0dtE6vjD3L2D0JuPw>h8>r;e=bXU z^1jvk)NGA2j;`m>9zk}5!8umN1B*jW7w<3~#tQ*X4U6{jZCIs<0mp6z*=B_|Yn#I;!rBW+tF<_AJ;` z(Lc~NY(*`nwosN#U-3^4uN=*rZM9LIH%T{6&s+r6N3xwoo0YN(Z!nNw(m^wOJV zCYx02ku7GtY2BX3|1IlTJNB;cbv?;Tk}pH!3$fe%5CwkOp<0q`QY{?YREvyls+H=? zs{;hsnKRf7TI9;3OI~*sm{C6jTNfvo&UbY1vCs-eSHnNe$XOvwnDbJ?LWmc~BGNvI zIQ5R4-xt?=zISA=#9z5WXKuo&hN@YqxieOie!2(E#U|C_Ne#Qx5YK_JQeY%oREv-; zs#RlKY9XYuIvmyXOS0&wZ^au_26^q}%^OiJasAAm~sENVnjCljrv89UBCd%5muyvC2w*!Hy zkE?|%wS>er|K=w3+)NOgoKBwnp&T${Uv(1?clWrTzqZ8vi{}2HzqX0%Va%tnbyM0~ zP72k64mW{<3+1O(DGzJdZ*E_z$T2gZnQpHpYJ>4Fu`nN!>6TYT$q-(%C;co{ zU6(%;Eimz=$oR_cRT|pJEcx9&s({0w-hz)0CEIIjq^{1`CY_Mj-ky?(ng8+2cNMT- zcXhw}(9Mya^ZpELQh(J&`~*e+__dqavmkq?hF^|;z99NlZZ_F_vPh1G%Rv9#cdt@^ z=O(yodHm8f-pgls1NDeKL0LU3YN@5AN%J3jZyz1^jU+1hyjn5YU2*)RMaOe5R`O`) z=VkOycVsA^RJHl-{|FB}D<>9MBlABSZkZN~y<6pN%I;tDl5hFq^UI)?iL&KFuW50} z@i1GPH!}>B0zTxYUHaw|N|P9Je8v5rH3y zU`@$`tJVrp{RaZGNAV@~`1c0u!@1Qm9aU&XTj$cV^_81e>ohG?wUpPs*GaDFPBy64 z99vY&$F|iHUmI;HI=VYg8yWO-SLXGz*H(4o5^SB$hwa$eh1xZ^m_czC+yR zPCv23a5ktGEn97?{q`X<)WxmwaeF`gRnJ?{@xfyIYh|t%T5OZfC~Rd<+mQ9UTxz)2 zb^G(WYHZsdyhDB4-&Enrjrz0%DYml~VUF{$cREbAOQ#n)UM?qY|2e22k}I`PpV zu*srrs%6I(+tNoW%6!A_lTd0c@wp7B!8`bS%oNeW(vz^CAGmiLc4;sN!yHDoS zW@BldDwf%5S_rnM@jK3*6UTvaz=!-)OP?Q&0rmI6h#-oc;ly&t>b*V4u47L833`c~ zp!4wTHE~f~ve}shZK{y_o56tT5|;%W6saZ%0Q`($pqx5k1clTI6tqz%!Jv~p*#aZV zoM)j7TF@w-OgQMBCU|ON1}alY145*Mdig0Q_TUVC%GDf}=jv(s;icX)y5BhQx{*R- zOjrbX4q;W5E@J^ORU;$VpE@fMtIP#_pi zr50=g&Z`8P!r|#;j}zAf`xyA2{P_XA@=F~l^Zr2th$}Rd(YO*m-(Y?x4g1V(y6!@U z4b522a#Vkp)edU@!r$dGS-7wK>~}xSnR&|hb~+d)f+2a^E@ol#cJRMf`={C+e{J6p znbCdov1ojIB}~Vu_du;v@Vx8fEhtJ)I{naaG+T0^Z@YyHw}vj4v3|@o#qrI#Y8+Up zwcuMcoO*-{Q1!DL#7WA2>r;Pq8si+btzCTB3M!OnQ!UB9Q;U~(UVT-wqN@!oTfm>u zpKeck1 z#xvC)dGpzWYQZpVy(%sHF|(V__5J+Pw(TEeK_&7#M(xRncw?j%fJQ5sfg?;Z34*qh zHShE%|FiZ3+-H1s{9E5<|3Q)Y#xX^M<{m0O`rZCu4_L|Y;vQnDTQJ6>A(LbRA@5{D z9?cT(;{SB1qGW{sr3FAXV2GkypV>IEvP`?;vY?^t_hm$^x2FF`$Xj6WsoKP(b4tV{ zTv^cj=MbO~1Sv}ChB#n%&yWy}A0Zu&oN^Ve9aVlt-CqmG2A^Yu^HuJCk+VQBxVFmS znlNkNxt6?P*P+=K3rHnWOemCV*bwiFCn8wTi%S;{CM5nkgl$`E zUYmxhp{aH?m1a$&F0(PAYC*#)RfSPU z@t7m_ZYD1&M%LXyY)b{=#`gnPUf6v1r8#Q>X}?~NcWyVU>Ky_)%&K{fq1#V08G-Wc&0s}7k2Dk z54bA=f~Pq`4hp}5kt4Wc0Y!%1paDjb-Z|<{8LC|)4MaQwGqLk3wV?4L2gByG#Rs4l zu@jPU;CYc+0eMz30*9Jp7zAB9dS|}#^}sacadGp0_-|*}kG$SGJ{@0dK>zn^Z|682 zrRBmQphSO(l!z}8CAv!l>HWs#L5cMe<>^n8WkHD`k$h@R(`Ww6P$IoVr-)24N^ZU3 zh$9Dm*?l=AL*Rd+5!Q^J8gBMYgCS48stTiy&OR3_9g&4SwjoQ1!$&RQF-rL0?7;~s zu(a-_LTD(76j&aktziRAoO061DL0nPOJ_@q@07}o%6N@12^d|T-8%X7$;N3 zQpAe!3Z4UhITd4)t`vns7v13c`FM@A_O86<)p5e!|5RMky2o)3Z*85vC; zz=)s-BDDr1mk#r>|I-0kzL=c=sRbMnN+$5clS~2Z!rEh?IB;AVm{3p0I|VSt zz00qz@%w2nr;NGwIH@|uQ)_wA^6*CYq#h`XJ!y;v)^uN{N2~Swz$>R?r;I`C@)(zf z0D7d;l%8xYPWuO?s+1@RJCq|^5EV_yd1_kz&n4&?{0^9olIE5oj5Cx@iP$I*2Z`68 z?vx1EYQ;LL=8RnDY7t-BXmWR2&bpC6+JejD0wL&cg%`_mXwk;CLe$iP42dNZbYw{; z;gHNV^y15|9$D21h{V+iuDt35ns2@`VQULS+EV&1;DQe2dd(0~P0N36wA~4%^pljA z45rl{fiF@j7`i(;RRbwv2E#?=85+!K6{dAAAmT*ah!Ana@WDdQJUQV|L}DWnarxY$ zQQ)eoBaK#FBJcU@%-b#Cm`FE4l=Q!%#8nByCe%(Kn58r7X#raYr9zgBj^B zGvdZmyi=!Ub~RMu@fFPCoq(%N6cFb{mRz0-wpH~We{D71hS9GLFR4b*p(MO(w3H(0 z8p;Jb_*$;97MS$hpgMHjNhaQnwaa5F@yPqgI?-R@T`8v<7mg7iamo^(AD?wA4ON{{ zD}J4jzaDXpf!9T91k^j%#ZEX}Yr3i^_kzgJ3X>l z*SC?;10$>vgyr~(`0nCFz;|2`YQ#8t2D1b~jA(mX}%<)eA{tXZv z@CYeBDkM82J+3AUZ+M4H;iXbltW-8qm{73T5E@boID$>!68JPLNrBQ{PmY8BJ@sNn`Ax91*=g7?MWt7Lh1CCf%Q2lMimQ=qXpjkm|3pgTDO%S$YWZ(NG zV}aW5B$h~|f+3*PevQ)^1VNclNIC=~C)V#D9)9w^BwV2rSu!ts94{&;SRPM16qVjY zHsk!N3Np!@4Kg^!@S2FEaYH`i$mwx-qR6N-$c3hO4M|fR*N*Y)>ngyK^$$IUdnLpy zff!I~x<=`=>{XDk31otjur*C*83bg4An6I+JCgt=;S8HPBr}Zw0_v*0C(MrD?RheG z0+IA&z!RcNID#)9auVTLJH}G7!pb*=*W{y!Xckz_R(aWCwN3-Av&@h88JW+vR`NMw2+kXi2ZX~$Rx2* zQp3@ZCl>17jY{3vp(yc@u%O}<`8Xus?8PnCx(e#YD~6aro8(jx-sl zBq0vtw*|S4P7fbz_+ts>!;)8;2sw@3O6afqXFdbTGyIdq=zPcEbmJb=YvrqYeynZ{ zySktdS#0hY)Pl~5SQA0>bbbXk{Rd;637NnAN69P1^R{LVg(0F^SA^fU`bQOiBOrnH;mM8oam8=@075d895o9 zM@Gfr8R5s>lE(c>W6x?Mlk1DBJ*{LeiFJ}4o}Mi@yhu&(M`2ao3zG@RDAXr#&{CZs zfkx_t&dPGZ3kcs*qnwK{Smdg9Ioy5i1b#jXM zcym6nvsiedHnrHWV)>8Anz8XjX(VEJ&`qCD=5GKPG5{GF0HP=ZlwQSq?PapCG+ANU zx-8gEZ@`o+c}xY4q1~KBFZnUEY%D+;svrE!U{mjz{`>eUcUzvWP}{Acp9T5H0$%Ro z>+vFp{MCC8w|D-*_zwd(#uwfK*V?)%iQ#rUk^ax9#^@6RHS74X=~kOyX=CjSoQzaF}<)V1|JFbCgG&fndH+Cn2AN5v%qn5@wny1q>mrsMDZ_q;itk#J@<7X_{E z!2CS4wB$B6@7?Fa%EixbdC_xk&~f?fLg-W{TJ_@iM6vHQ@E`fK_nx&=e=R z4@3eQ7Z#}?qBuwxRrbJvuy-=?abG{ejEb{&8}L${=u)$aIfTZ=Iy6uhBDK97x0!l& zOY2rE4{0cbLYZC>RPTuioSl4%zTpTv}k9gX*oB6TxLY5XX z1*gx&`yngq2am1L+Prr~Vutwdccs8X>9@9}OnARo46C;CD%A@eFH`gAs(r2M`>afU z8+}@cTb{O9FSm?CT1zXbTBz&BV`^&Z9GMQ%V%Fna=O5ZOas&^pocW>pY`I37DSG|fX=pZZLm}isq z$Woz73tb6X(a&#fzqa%MwD#Tyf;5&`w+K4ou!$=Eaa9zS48YN5hJsYHfhQi&pFP9;uz{Cr)f zu>h-gm*oEP=N8f}+P0fupl95v`>d87U&nXd72ZgfVQ1XYS=egY-@FOcL&%r-ySSq0 zT;8AI@uXnjo0r%9TS@tl1IcP3`DLIyP4PHF=$^%ly3)zJZ?h|kBhUCRtUl=P8LCK$ zp<{M#SDVnvot8|**`;({_2K+EORIBTG>KLon@P4e5@dfaX4Us$eXcg00EAW3Owc?@fUG;NwM zDDEm%K$f)5Juhw=GmkxtJ@iTYq)Vmw#23!nn zo2Dl>_Ak4EpQM3Y>2LC>WyJ#i#=9Ktb_JbOHT_CIzm`?NCDl!T^-s4`3i#^&{(7I9 zD7NtL(G?@p&1UP&3i@TCqdw`cuBk7e74QF3a*>Ax&$2%N(O5uQ<9!^m1ut*tAHAY3OL8l^z=x)a3FZ5bHwhiG&}4J>qK|` zlaFwO*q{6u>1U07brMPs8nzBiC>Tb{cI~QFxfVC&tV=!52O~lA4Q|EI#s#j|;afZL zNnRLhYk|ziYm?xn4=d!za*)>aY39ozo4L%I+u9~GEB|76>5utwb*}E(2A5s4-etCI zLDGanRE6xMqk)WvZ+?R$>Gb&)PHq0xJef^jYPvAS#nm;NeQCsP@HXmn{NFBFcKWRj zb9>PLwm;eFd!cC$mZ0Cxx`&p}y;kSFLW7bzu-VP7rC{s1tzbHB*WRJNH}REN7jgZ^ z+nAX3tb1Z#uqV^^*`yZIvRLfgZ=Heelg$%6?dLI7M$4L8ZoFf+AZvbGre!hdbyw`FEH!oWjynT^c z0c)1bhc!v&hP7vAfboIOWQ1n7g0p|sYptqvwfmO3-K$fE88?ZkoWE^D>B zrng8-EIG;vBX>|FCklUJM46RuaKS;yTa=!M;ONC;x1H2^EKQcf2FZ!Eo-EhgTCHoL zt-07$1|z!P*JQm0)w*5_YF*ZtT3>6UEkCPP>R$%$5h0kcizmitK zKYo^(Phd?K1K9+mb#6DqAhr%sJuN1GxttYx_VKvfIP9}hPt*fbU71Nfq}60r=J$c|Ye8@T5?nY1W z?lYp>nEU3I`nqS<*~Mb*?t7R(+}>|(c_>@_B!<^gT7y^3p3mGs?x{=baw zRr|-Qoe&i*SPO;RcbD4TH_0j)jh1L21lmRoo|@6aPQJR6GRrst5_#8w6r+0ue18L+ z^P3dnFeT+a#x;wMlz1$D~=e4UAxL13jJt@+;P2%-?+pKGeOzSG1_lU_8Tm1YFdWon$`icLI=LhS1 z6};IQIvV(~fsL$HZaeiq!--19r=_(}wvMimGR4Sxde=0W{Bf{J5D-I8!vg_4U;$jy zVbCzx#zDpVtq)@#oyFO4?+*L#r*NDh00bkBqi*mKUf(~e z8SFfk+gY7a(nOuilD+KFU{E$P);fIn*iKr%s?L)?{|y=nO`H{x7OFbFG1bPeMzz}4 zty_-_pHOJm52pP3zEJTm(bd@V)seC;9sOE z?y)m|b|eZsDUgWX?8QW&#}T-M;W#1${VQl^dtHrp?i!iJC+c&luFOSm9xap2o8Zee zEmUfTer;TQIAq@~|58lB_?pt#p;|C(Q!Ni0REvjgs`Z=yix{<4%CTIvvW|riSv`hGKqS?Rqn1#^?fLO|ZD)MS zr)0JK_hi*J)e>q8Y7P6YdscacYqDyqYC*JxwOVXUt^2l77H?Opf^}2>=wb^>I@?tX zv$eIV*GGG;O?)VVpnmG6bMv8fA*6*isn&YGs6`Ja6B%S1YI)h7T3DN_3nkH1j*+{t zA>+?O0HS`l1p^!=odfxr*n}`>3?5@uoy8f}lkqc4?kg2XfReP#)5g_uX$xvSxw`*Q zo94a3iW%CRT4-&dtpXcU>p5*yHJR0_9bVd#Z|*G_vsJZRTU%>3qg8>Lr0POLHrDrT zrMhu5F_Dw+iv=QK)l0dm+_6oy%avAty2gb!|fH<@*!(gx$+{b#0yn}^0FE0AL8 zY+p%i#l@vc@13WH)R3uZq`L60pB3qk!E@B?gsDjJzz-9P10LDG7*fOISbZ0M+r#5> z+^@65ny8vta;L0JHkE--7i~~2gSNHl*!q>5E(OjDUB&bpyD1gFcON-P_jshcIGVft zoum+U|7;yQ$Gt?dds{2blIdmHV_Ty1HgYCriBCEk8W{LrPf}e*SS|El!)_IGl;8UQ zuO-6SGtRF5gKr7;3&zgB!;@(s7HPh(gptjs=pDX|&TNW6(m-6aMo*ra(Zf!@$deG` zypL%i+~E5`fn?w4Foy1gX?EKymp+C1V4?D;)WIc%&kw2;%8lKNUf6`n3bN`=l+y9U=kVoD# z6@)a}-PBi73i!v*yY!(>(@jP3)4p%hrNO{I_tuOsbNYV&Hbw1u_Y-%N|QZBi_h{|qLQx%Zqm zPT84FZYrvOPz1hFmQOD$74Z1+000=P)~}zX9YSNL^%8iE_U(^*jaS?n;Wc&P!}S#A`q}tL?JM#7m4-NkND@9EagZ_gkq*>+t;Pv84bi! z^!ElICzVjJ3zgqeJx^2dii=B?l19}IBD#PqJ6U=QCbd^lX?HLRIKm-e0m$ME48clR zfe2z5!YHNmKkbu5O4KonSuNHZ{gBU-1O!MeGKktiX!$Tr;qp#kG5AiCB!oyUXoxJ8 z5fMx(L`7ez$)W(UbtGiy0kaDkkXdKP17Wi>NY+@6FqXiKV4`dSJ6ql&v90W{8)cQK zTPB?kCj`I?02vEY7{W-zXaoX^I6}Y6Jc46Y$Hv)zs%N2Yw61xxRtwf6FJveTky?=$ zYcJ+_9o^>*_RHyCgPLq=tyv1VF8SBkX|6ox_fnLNXIu2g~Sfy|9EQVSv_N+qnZ zo0v;1B~&Id3R6sUGozV^SX5G1YN*b=YD1OkLR}f%Ucx;nYj45%9CTl?UB%4Zo_7-l zuopceJ{fmVJeN11ei!!16Y%_$JEvK@bmUtIwL=8+V9nx)QjKJ=?+T((ikeo|Fu^L( zYFbe4l7qP*r3*KHcuaC4Harj<2##>^KPB&&EFNI;7qARx}s?43a8E{zhO!3W!eqnxKe|p z*h(!4*6JWu5jk5b_oNv2h@oK7I*|ZziiHj`kOGV%m2NuYw|VnPQ=LUplXAi;$!-V1 z7BWtxOLU{08f)Fjjx%K<%^;O|q^Y;pGs((c)vS%_I8!Yo0%O!3rV21#E7d@be$g|t zR+Lz?&Oj0s%%qFv4z&mRd||;4W()xtjsp=u96NCs!r>g~vGC90gfN=wVwGW>>jeSR za3)&l8I%#%l`3S7>%>~9bdi+^bS#x9=q4(WS9263I!R14>87Wg7NU4kRHI3()FA)0 zNJEnb*O*ePc4n};sh)wl#cGl^ov%!% z5CY zvvV~isMP-Wfjs=8V1%a8v!;v&GpR=gt`HFr6Tjc)A_8YTc^$&@##16k!Fd>8dNQd_ zW~rrL*GN<31QS{)8I*mk6*KZBm@qVgp-d48m@=Xg7-fk}O_fb^1S6*Cdg&1WcR+~0 z^G1a}`4vW38E)BQn1*SdEk&_MU191J0n^@6<56MMzQnBxW2uY_Gw8H}%fb_mLZApY zj&LG5r5K@Lgcv#ljc%`_ap0*$;!X9J)GB6!xvw^T$`OXO5Hl$5S}JD$Z-#E@3_?bT z)QOJ4Qi-@@QWACSq|B?vaS<3jGs9&i3Xo5U#NSfKXOcQ6)tdEmsRnYcg>oR|03GJ3 z7364NaN~JMMp%R+0ER!lPu&Qd7|j{5!!r8l!8m%=i7Yjs!X#q&6~M@%!zi^VF~!QU zN67A^qYHH;QY8WiOG*?VlPZyXa7m761hblmcuPd$&8W;!mxIIp?&IBS*&Na;BqOD6 zA&{ob;Ox~VnYdz8iHb=j>Vr-Q6jPTqJ8sW0FRugO###2b4!0RXHR0Tx7Iu`|O23e;PFRA`y}$Q@yb62C=p>5GEwtbP>200C9yqcT zq4jaUUCUqs?EkZ~hgjg<4!C}q`mZ=hCy>K3H7dsg36AiRI_W%B9wH2X9a<@(r5Z@? z7RYjw1+mU~X0s;{@zBqk1+P>UnHlIuM~}|`3;P*7rDdwM#;rH<7Jec zNix8R!#9GCAYmuRjRc1j4?T}j3__d_!&AB)UpmE!dRnDTtCUD#qfV7j;3&0SI|2(j z$Ju!L84zCJ^prcLR&p3+{&!N~D9$Ju<@2+*;*Vd?6*o|}obCV%9Vc`d%BH}ObWlGe z{(hSfE-rRf8p=NoeFwK~# zcDrJv+0pK%rn|FLM%|e#69tht$VC8M80U!#k4V^lp&2rv_)ZC?;JgH+G6)TI>V zkVRryW}_R_LZpkiM4Re^KZ0d+)LN)?k(J16EX>OTlb47rKhD;uMnoOs%4TM(j;GXf zdU&3WF0E~(w~pCs=dbCJCn3;2YYuEya)K?Q09~8X>``z{z6EDg84}P9OW_H37#2}@ z5h8#^F?$d+282Yxj&OkCNmD({QvOL}dU1xpuq{-8NSDYXJR5cg6v{-n5R{3!z?6vs zVb3OQWW3NlCrObM!e=dM%mw zrj3eB@}uHcD*a~@cJ2GPy=~lzpY!XyzaE^#$y4Qk&ehN<)e8xfbA6|lN9-Z@?aBZD zaBrXMcmKO2T?oNww`4uWZbJaj*EX;s3W)L}W`ekR4wtPI)WL zE7kCB_v){`xHe7|SGo7rOE!05A zu8M=yipH5N;}OG{!E}V&A^3%LpB>=>#{@_Y=D9GV9PrfYv8H-x>M8T^#uuv#JKQ~i zX6DNn`lyXU-H6nQz$)$d1UD8F|HU09qloyyAQ<5 zgX+QmfKjIjqCjKU8D`}1D~mR^@TF5ZQ)FOGE%pCF296*9SPa@JJtPK7$a5=Zm)Cb} zZ`J*5Ft2o-IoHOj!7D&oh&j!4E^dbGF^dbN;kJh<8KEL zF(KYcI#5kXKz_n0tB3&YQ63m!j($jz$a$8DiUe)`}`z@AvEhyS;&pI#XPbn+)xr+-||3zLI! z+KFvWMHw%13tqU`FPp|g>GXHnj=zRRwko3Fw2W}%J8|!s2F_OF~7Fx)3 zk(KCdEX?Txla{C~zjQnxI#13Efpl~G1)CTHG@6Xe+@R761+!B@on@I4V7e(_PD7sX zuQfD&(l0<`=3r%Y(2OS@Q5yh1@9rZv0(|h|D2{Xz7LfojbB@NPhn*)?rv_kF^=jENWgle zXD)-J(*L4|%&6WfNdQURD*N|z`~YBNh^S@&zyJ(iYQb4cIu7%6T1^sjlO-1L1J_hl zi_0&g5_WHoS8Ne^8#Ay^Hf%tZv{Hw90A|2QTkGL&01c_-n<--nR3N8$7y(EG<*70{ z2r-~!)m3LV27^>B!ZkCK#4p3NK7^3bEx($%mo9nOZ?DXOWYr|z@)#F^NP9OU%f%smf5JDri%3@3}x%jHz3W|D)~ zi5`lfxAo@)f~F^OBIVrbpV-Itj|N0BbD9%{h%ssTmD*e>vCkE2vpq^ckrnR~J6Y(2 zBS)?Ub93o&_ESk+X4>pn^mK~m$&PtmV~JdOT~9ZNdBmSQwOUptu4$=@8dXKobWSC! zd+Sr7Mro!o;=&eFFUJ-W-RsY%ewnXU`j{C$%1BmCrzH(dExM`oT+x}-MK$)Ys6}h2 zsiBE=u0O9cK|wuK^|naH5=VV#veAmH?ZmQxbe%FZH2V2inu*K5wtisroDSW4cG5Lw z))X^m;RFYV7i*+!Rux?H#k&7WFK@ z+nKW-@vyJg3a?uAC%k4&UHDQwRk}c{3zFSY^OeYS3VqPxKc%(a6&=e>pi` zc`WY)?e60%m1F%;ujRUld`f@kbxZr*)QOL~nrKtMOFGf~^SsXgzOPs2`cl3`$ZXH9 z&8etr>8Pm$e0Hc%ZDr0$wQ9AkRVp(z#yu1Ar|OygoXa0oqOwuJoyKezsD(*JL}(GP zO28x&nF0{1y`!ysvBF4HzMY_rn%2xyV}YEd*^W-0nL&>gOEQliWt#U)C7N2ZJ29|t z0RvV&)L#DjUS@;dl#ATmm}ECqqPImsWT~MNz>8@j)TcyzVkG;Dbl&DOA5GBZ&UU`n z-6=0UC1c_JBxP$6ZIq#*>?9yunbI;`Ardq6zshvp%e@NnwD6zHY@-qlBAo({gDx8Z z-mZX{8&|?nAbaX9(wMF??`e<>+d4%XYIl6j<%XIa-kbX!uw%4}Z)rf2bOs5*$`xT$ z)V>j8(yy+v4XFS}eHd-F9f$chs3TNO!~|v=(x8ZP$Jn7&a)Dpz~;M1)3(0azqnxFYH-D*~y4 zMoukO)tAw6>59k9YE}=vRcunrcIArZ{sgkfX-&O1}X` z5X*2SBFu0_B3^P{3&Zwm3R-%_E0FzrvEEhkQOc+dc6{%5yP1f%bcj?{;sUunj1~-# znrT>5zNb($V2Db^H&%suT&Sv*0l>r}Su6|$nM}&hZcXB&pBZg$et7(>iI$V#;x-9o z7W&8nC@`IWspRg zX4HymR#+v}d-T$(vR^-lPo`7+T;^X7XJvurwY{GEG^Dux^k-t6p--Wk&FQ{#qh3wU z;htH-2;+UHfbno$EBmBR)T*Sd&-`LbDeh=quhI2N0MK+!b<5z((Vj(;6qb%t1QfDz zW-~UdG~`JH!d^>H;dg6=@Qvqj<{I)kMLTVK$RO!-%4gaP`UABlZw*&7t7p&TCt6#& zLbU!_?dH%5y4)Po`lZIBaJ z4P)Jt4{Q^hAX$+w}g$96Ijh$2$0(rNP@kqawqn3a{*DN z@B}RwU3wbW^xm~ZZd64|mXS1!K!PSo!m$A*YE12foqkbG569T<7tuwU;tR7R_KUjk zhN5g(IL7;TtQWAaWQ9?k64i!E&m1 z^g2s)#Iz%4Q{w;ETcjAEleUJ|&L4KHr9d`1X^dx18tIvCC-NmegnQ%8{3}JSSTC~= zvf%Jw=(vWNj%i+U#+rkji7&T3uRYCc*0K}s3M8V%ScC2^X5E9&euJkaY+%N9?5eg8 ztDnD2`@8)wwc^}{ZFm%Rf_Z+Mu%4Z^#WS)We#`gvw{YjCxoha$L84!R$>bWI>37j` zK7wkXcT3H?fUZixy$_wEeSOQskt(oC!}$iQw1PJ>K%yq5>lKNlNg9|Z!SE5N2i0QH zR`bJAb0*>qva1L%f;b?J!vfXR8d*Df*l@?X_}HyY7yH&Zg+hsjSB|_jyqS(eeKU`& zrGGRQc9})OylarE>yZRm}#ys!i8V{7+Bcbt~LjcSt=qGWKFmKT_%5bdGU2 zTsC}l5K!f}XA2MG+SzvZ{BVn!?I6BQ&3I0xwpBgef>@@{_THA?np+RJ+1CrU@{SJ$ zNW-xBQI6V`Y3_FMEGBE3s??gASavsPTV%r*lrUhK+7j7{1$O&&)=zcm_pP4L*x&Vc ze^rstz#=}iAEdkug_~mYK6V&jn!m;asBUR2x0+s!)0ePe%^4VL&NzFfb7A} z&3V);10F#edaoU6a1>n9t2vs^_~5C3hMheJk)eo-3G_sUO{xry$`2CzSjbTD60GpES+d_?viMS;W;oQD0 z3Wp^34MbZK&tVTdepW<+N#2q+$)FLTkmU_{9k*exgCH4xBKO~3Px(-g0V!5+LtZCS zN77kvnK{>)*IW&Ho$CJ{8VU^epihKr##cQ66QQHSt0=HQv2@$n4T10Sfi=w2k8|Vw zH=af`y(oL!;D%n#u6E(wMwLP{oe0div07n{7m5T4?66@sPpjq=3K~nAA(sj*GOaEqoFPJ;Cyb%|2 zM9De9`)rxq=K3RdbGnAf8HefI-IOuXcKshn;8wNI?B8$0A8X3__IBLT&gX5+x@cAZ z;ukl30u{96p4s9WIHaojUx>OuT@M-u9200WcSK}0LCS)#JM2g(CYL1vhhv|X$dS?LYhTHvcIx6Ur3LEP zkBs-ie)r^`p`NoF?5Ta1>X-KRHxlT%FLg_)9RW5)?T^~)`**kFrDdW^(k)Ah)%j7UXnQtxp}i*cUlN z?|>{Bmme~7o8emQl+3Ro?FzA_krjqPway}uv~fkhB~##HVRR|1g_TCc@a#`z)$>&^ z(ZFlBiK9`g;HdovPmt@z_aUb;ptFCElhC@YK`}KM}wZhK4 z-7jPPK`m#=lNj-*ZYp4vh?~_pYW2KrKdHuPc-Jz`{Ck}P)Q4mh-Q%A-#~E9~cq*`x z`+u8t^Y(9a)re!89RM*jhdC7mq*BOzm(UdCEzgPO%x5AuDmL+f{*0<^pYjAR|2z}6 z^7OFTGMegcnwe{K=8QTNqb<4>9Wttok<3N9#m*Y?i#F!PYthd`M=CMbDfO;R$wf&m zVNyf3W_)QsuMB#5qUAx?0f2wonx?_J%(eU)E5<%5_HOHMTAHBwpt;$f$V64=&Fnes z#7xvqh78`O=vlQ1x}Uh8H-EUWF&?@dzIMgg=+m*QnXYg*TQ5S20PYDzXE@rQ9nt^P z$?EIIWh~Y4cTd}@MZQ?lazMhPri1Qx?J5GUb)9_;|Mu92Pw$U#H6QewjX@`Fz8}96 zOK4hus`>NrRdXR7dzo_#%1pLNmn?1OpY!B7lXE{?GquK}9i3|Doc|Ph!-q|KJB|j8 zYdJ3;`?y8Ar9$`26&QV$KET3cD zsqQzi@85fhie>QR(@lrUqA<6JkB2vB&$@$!kpvEmop^@7An*KkSbFqe%Sn%^8r` z3wBf1Z-O`MZ(|!*O!D7V{mxHE{VT~M@c*qozR_0jUhX$}-Wb1l{|zo^nF_`K)WCu$1qsfQu1{?1MT|FQ(l zy=mus7bP9<;Ck!1)0~I52gj?j1bnXUzFtHB;gx2`VZir~`^oclpSAUiqgnNcO~=2` zy4o?dX9?BbGuaGZdf3jTn5$k0eWq|LZIxfTKgw@Hcx@k34MnSn`RpxaHA`GosUYSGAlA~%&^YZ6QVae;xvP8ezjt*q$H{s7jRAR>t_~(ho~HG_CBpm zGEra13Ar6mW}BRUrZM1(imFyxfAv4!*2nfB@v7c%lT+nqst@_RkPJCBD)vjBB?)}L zPv=WhGoJIzJSuW@{-5ck?TdB5d+M=z7%e{?)%duJwikGVvi>IN$eo~jYe)6|Z;aQN z|6(}F+AH^ok|6N+UeIS^Mbzy6%yv#Xe!oFG*KB&&#(H3ZSH-aPGgj1z9gJjQqyB`6 z;O;jcM)f(c<{va)U~d#Ub0Lmcr)j-@)y1;)$;VOfOnI3r+`_6I_$RCf41AU6p$qM7 zV52b4M&H9)(TWYo|Iq6Y+UhUi4!n0nEea)3X7qZs z*r(s9cQ)+qoLDb;zNtXThn~B*b49w)x;?s0Cl(W@F;m$ywk!3mLYes4+wO~9a=SE# znutu%N(bEY>UVpDA9}iMI+hL75hXl!F7iEE^?=`_XME5_dx77O9XBj4JpG#DhJD0; zOymi{*0)xYMtY^_}Z`#sS=D#xO<9E>kn5Kd=**7gFAzxrpFL@HFbcjQV*C=!2ocDfWVLARLT{|cuSWP3 zq*tt9;d!IH^Z#-c-JhJ=pOLzPRY_fZweQJ}dsk)&*=x1tAq*FT8;Tf+t%~?AU3xF)BSlNVp0v|NvSxoL&P zd6ZPsDeq*KySE~xU=`hg#+y#SFbr1-W5Ha&TNN=G$#PhUH$y?pmgP)d|K+#&xTv#{ z_JmYKqj0C}qk10~%%zQ2QDe`jHz>U3H+@Xv^(fUtqLIpE$O)T2bE|`6I(ZxMZZhpM zZMEWHnT+$1jH@-PWWcnHf&`>ZSyYvdQST01wl<^j&u6NXp>Klz(v;-qtnZvxAyRB` z(KTWkN15~gr`_B;ZpLDG$};%cNFnLSB4*SIwLznigfc~p1n!DjKy^UjzeaSP=Im~C z^Xjh@XP*8dkLpLYH^^nlk|wYM6ab4fEh)m#BB@CV2!g0(TALf)Ix@@YH^9e%wY|`2 zBJ30%wt&eSu3<8UE5tM zI=M|kZow+TBxPelrbxQOG}a4PprVTCg3Gcm2~DPavqBYuiT_ydMn?RM__14yOh`)5 z-b9en2nAVbl@KMjQjuwJjh+paA*YEWQ;2%x*x`P{|HFhx+zQ;ZH%veQZ3q+!(nt`v zh71Bs0AVRqHQJU@sX)DO8@>S)TO^siK@6>|3#1@G1x&NBvnskapqN68RvCLLyDrJeOob|1?6|d zxvVM=%_+nhewxaC)+a4^3m|;si8~R&81lNhElwe2n&Ao!m`qRD>kh%!AYi7BG;ngO zp5FH@GKwee7GLp*B6+7aDi7tTC0C@u7PREUb0rdKI^;OjydZgxRO9|bQ*N_Tz(qc% zNGDA*L(Z7NY{&h5qeH?HEjBJr8Flh!9t2>{^p?p5Q-+X+W+(nd@@jHKKq_k}qKl>t zD<+^cAi}7L!bJhZ$?K`hWo`ZeLb-pHZA>m;W2 z5O)gN7XW)Lhrrz&W<)tB@As)0cz|%a61ev(0&1_k@{rFdkp_>-Xg%X^b?vTzoBL`Ef~y3QZbJ53V8BYyBU2{Rrtp9Y zA-U}EX+i;JxF`V0728X#1~9{JHRfC*%!Vrxl@hrb$+#jJVU}F8uD$d>j3?_Ufa#QF zwBEZt%rk-spmYj=(iJK_!#N`$L0(su%m1P7`2t_+#E0tO$*gU#SsI9@Lo{GujxaBk zNHD_{NlMAj-+BD~SgFbg<1@9cI&iUG+L5nQMwPs7b47EK@#0&L`VuJmDa~5{FJ}qy z@b#N}tUfGES$U_NDkA1}P>4a1p&kr-f(rflDvdxYhs8rBY?h*Uq83W!y&iTjF4GbA zx_2Ej;bjp!y5jbs`W3Li5Qv%|~*lj)7bhZ&yad3@cMthQsPY|Av`LAJ6m8r_p}FjZ+OAvxXZade|wZH_E%Y zIQ__|tFTj{QUXb8xB(I|To$CV_X&!Eq_pcHlTkq}Mk0e@1TLV}6o6PDb@jItkCK(H zdj{Z<41!)lMkzuH)0Iek!>@6Ug>W@`gh|Tj6d{Gfl_V|U%8{7o3Kc7~1u8tccp?A) z;&P$wUA6Hi=AFHNT01+QnhnAnWl)D;r^?OzG(n^ z-MbD3#d7vQfmMW+rUqS6T7)GU&`D%uksz5xwH_S6Kj>bh`y}eY>>Be)5($!n8mB}f zOs+`d8xf7UlSPay^+B4aj3Z30Ok){bAqF#Cp|~=S#JDFrf+nO+fxW@9zXh%nI8FhS znpeU?4J%?ahHuerdLaN+T}ak23!~DAOw**G3rHl0HuNFScGfpiJV{o=?;L=JJ2YsM zIHyP{Os*$f4ut7A;6Km zQ{JcrnGr@;^D4I;rl)7De4P@Nf&}3$SEv(MJRskPTFhzgO~>x;&rWP4o$SVMY1)J>-;tnv*TFdhs+)3Zu7rr;X{5P?kAH7h_s zs$j81l~+O#)~y!q*x029zi8}=N61QaFW$TbjFfe}Tt{#KhRS_?M@mG(bVZ`caLDv* zh~!6EMuhNPq#0D0PE1r8t`KS&t|*E*SMON*n-o)5tirIT=-*y$mtp7%cn0^>kX0yg z>6-rbTGQ?Zy8^k9FKiKPC6MWp#BE?3fKlWUwsp1>1Z@(wffEfI5o`l*06kLLMw-WY zHC$3yLsNDEB_9UE3S_9HiWSg9B4ABJ2q0Y@3>$liD!O)yZB+RJX5l^<{R3Q;Xh#&< zE+nSlB6dn2QiY+N{x0PZraZLdrsB8?hlK%7{@1+HVb>|wq{>+Cb$7i}CM&Pf|7gWp z?-L!FjhQrSJS;p!`8$PBDG2VY=Dh3B6mj_QPOgGAy$vCjTi1#=d+I52lca`aXb-i( zmP^>qqiP75&I^GRe8?DDpaW1s50)PWHDHkC>H+7;N_?nJ$fU zPh{?I2oi-bog#%Txz#?N^F|P@9{cIcofaTQkfu|n5DZt4uo(tdV{|}3oAkzuvi=dd`cQ70bLlSq2d~9R2u!l-Ze&PhKOOQ zk;C2Ek1RvOeTMlbsV#Tk#9ydI0$?OzE3TS(>&X&LCO1pRRbz7J! z4Df!dQDr)kceTNa3_B%-E)-GWiV=;!w^r7z(A^q9j*O}W*dkga%My@7Ty-6bYRhM; z`r?tZl9>a*-D`5oZrM`q_Co|r(M+e1C`+!_O6z>B>hG2GS?<A@7JY9SWbaP zn79IrWpE`J%;t))G!dj%qQDFyjdQs%lgyPgX2ahM4}yBc&7sv(KBr8jaqww{jLdK^ z4Cyk3u?jS@;V^~F6|!~wug)(5#oh`tR1BX!Uz0~f{-3|;EXvN~QA_w)L(=fW;MA(| zO#7wJK+GaKRD8uEw3VIxNlG+7<_3!fXgU_ybl-J0FS-NADIawiG(=4y#9)LWNVZxF z12&1W1dU46WzF;diD|E~^Og6T=;q|~tuhWmNrzO^gwrWx3YaUV{-p(ZG!p*u%K1Vg zKUxBKu)yMUbfFr`P7xI=5Lt#-0KyEe1ZY6szep&E7>Xdrblp7W`9#vCOXHW4g2%0h zyt*=x@%c6b00CjpFwejhBS9b{VhfYZE(vLKU+fYuW#yeo9}-afBcLh^nch4Q5=^I1 zBpa@I#-6eAZWV|M!z+MVhAV+$hAVdc?AL|8&PbG3B3fQ_v@U*$8g*g4;2EYtgCZ#ZS9@C_a#tj%4EYes5G(IlML7Y0Dp83%2WUd zh(R`AZT@?i+GI%UQDJJxZIC2Dq6ql6Ej`v8#rE08?!?=7j{N&zV2A)_M!<>;05<_y z4ou#r;4S$8AX5M{GXPd# z1>5g^x7YT!Z{2oVx3;w|#dovYUeYY2*|>6P((-ZOIE!ac#&J)b&6Kya_U`rij_OhhpL zcg2~Xb705*@gaf+*n-5R5*FT>a)WRBi^}4#+x`f|;uTk%gRzIJ&r?6Gm+FO6; z+!CUMdsKQheowjkBU94SRAFgC8WFW&7jtcG_d>dJI|lbXh~LzgM@Z%(SQ!QS|*swp_==#SZhsH{0EKylze%pMsG#HmRX_!Y&9h$=c#i>98Q zF$9Asac`fNf7SHbUcRFoe`~XgBrYNR`LR`WA4z3OjFns7_cPT5%uPK41!7?%KH5%_ zt||#rc;jCWKH$Y6_myvx7b`nfd>yX7Jva+oEzUHYm1@pAUOHP;U81vdMMhvKH?HD^ zTieF9++70<(!p1^3LGXmEUx56vSjJU5HGP=yXfl zbva0te)hXZcUL)NBv@#nY=)L_!&>il**aLH?FY$hYGf#g-}Y8!bFVKgxt7PKoGjQ*Yc-^hl@qcyxSPS(d^h>+m?h`9CNnBKv#DMn8C=!coc?LDWvqH}|B1mu( znku2WEV7oT$hpK6u1yz`bWiT-cyW3iJ-Qd7b*H7v(t^pVrKYL&vw_c}AL7!ys#thF zBK?iu2z4{64s>a5)GDNmxgHT&gUIN`6^W`~Xu;2Gwb0-OSY9O6v<{Nw4d4=93r0Hq znhN<{Y853VJ-knzk!<&L^|bC?bs}>|JQy-)zcH>!O~|H|)guyn(q;sp*?Z%r*BJzt z39q|!d)Hxy?Dkn^B<785fw({hEKMMEox)yMx!&$B? zuG_hz``X!~?ICSNDA%D$DCeOVlqJ^aPz%ayXzNiyztlVa31<4ItgNE>cAoeuzFR(= zKHg3h_Sp6*wb<74La_HN$x=O6FiQDd5xUc=)Owd9i}{`L@m*2yABgjBjnQJx-4s=H zG3)iU$0`xR{+Re-WtH3sKGt`h8#KN8VS|xaFZ7HRcXU*$ZaFI7=AC+xtMmTX+Ie@Y zyY;_oiL}$gqH-{&I;E%Qrx~z&>Meb7-J!Y28dhbJM`k)3d=rCW_S?Ku{aBNN^OXc@ zONnBdE-V6BM^}&5CDKI~?A(V%mKVqRzn@>p5$nxq7N&?Iw7=Yjb+L0eb#}>shwY1p zyIW@m7(}p^u6p1=3_ z3rrFqLF}{k2+H@C|0&y_HJW>)lJ&o)NvWvEqO*Gbo$j14f(FEu2s&`%R*_ARKFwNx zR4)tjS`JmO9sIlLu5w(_Ti1DMLxfkIcFQl65l8BGgZ?I1mdUUR4Q?tLgihmdQM{h1 zctl4~koAb#58HrxVn<BRq5$Jt*IwG z{^s75jW){rDpi9z)1;^9rmemjOJWlvq*Y9`Xk{wnvNw-KXSO(w!jTaZo&UA(3NxNP zszQOL}BD$7kY1KC;knOagJc#zp?xn z6f0}nEEdvYd-2 zbZ3B~gEB8|WiShNZCeBj+4U1|u`sG5SnvhI7*It*=cex}ULd}LHDV>KU^2SHoR?Tn zT?Aq@599T%Tm+IL7^ph{v4N|<(!ZK^yoEUSV0OFIhcHS$mB_Xt#?vQLdp&cXpe;Or z59Je~aT4X}YF^6L*!!$UF0lBBFXbhb>D~`3*q;qEe;i>KN4FQe4>F(xco^em_+Uiv z%i1`8-rMMOhHOS`^806aue`owMwtBSY%OHa2E9 z6M0g6sM$qrsY84A?EhNC-8Oq(?Mq5KXn%|GiiYijGm>$BCuMMX?gu9B9c^DkeiBT5 zqLGPHmh?H)qPx`*IITAVeEN1Px|a2bA4!5_Qx^JGBI_gW8L@JK{%^gieJgqV$cSr1 zLe?0n`OIVl<*WmN$&m$*;p^xtUR2VsJUhm#clmkkJ9U(ie*U*`lU(sy%Tp)wK*A3; zU;*zaQa-^kA#Ap?nqh{}X(d{QZaISRFhp2~xs!GYV%X_ygAOO^d} zXx7h%hW%7%Nl|pG{jtD(-U$e4X~d^WaqjM zk<&39{<>|IE5f=LlvZ8$*3~ihX&4EdC!37o3$0bD323%d#?1W&BLHvcF3&xOzOV|s zePIo~-Nt<>vrZ1TU>;gC(Ab$4(Fg`KGx8@>%k(||lxtS&E5IPepAT(HhI9~# z`|ICb!kEf}gAad$k@lL`8lH2+)DN_B@AmM_2s~#DYJ%FO=q|*X7Od$ik`Qu;n_S>) z8EV>rc4Z@ccnPn)8!f}Xl=1?fTdSPY8MzpGzq6hr>GG&4#70XRAcWfdese z6`2|_i0JBC^m;lT2(|JM7Q&x$hd01tjJnN!h#nMDWF#+0Tvx%f`?QW-)R7L`)rhfv zSE`Dr;>~5&h>7GGX{U@Kxz(KD4Vm;?nv?!HM|UxY#dpFfT;qrmO9)94^w+`AgE{pg z1*vJ4S%#RCUR5Q9tNW1Od8-4l*%wiG*QOw8Tsq%;?6;8m)rMTH3c)0~XgDJ&M-}x9 z$%h6cKiU-h8#ItI>a(@%qeftsyQ|Yq+JeFT=tIpXt?!2Q=Z+cE_W~RQza}pkHN;J4 zZ``*ItW+$oJ)~xmrDrgS^08O#PcQnEW&)>jFj7;iwryW~t+Rdr|5}S(S|$z8ix^{` zdjCbYhWGZkBcyukO0)+d?^oRb;>C1Ve1b1-e5m(Ve0isK4zu*MC>xBrlYXXvR(xmi z7aT@bC4&)}=4~@{=I|d_oc0b%DI-5N zJHY^+g|w#a2|5ZK6hn|ZBkc~$E7zSL?-#oklrMa+oOTc>WSz<;-* zpUUWpt+$h9{4rLCpGLU944Vci^uBT`a+LE}n(ZJrt_Z(p%N_^xvI}aO2~08iT)g}eUUX%I+l*Nq@O72eYVl?q1QYt*})U@Gad@sit3S#M;3?w1=jNP&H> z5@83mnCCm;PZ#Nu=7QruW$NN*?*3L)SmGxVP zTSh`c_FUbqyztrlLDxJy+M zB|JV)bXFs5X_?J(6ubwW-M2pmYD%U4;S(QsiSh$r#cx*o% z+G-LDWuP!n!5wx@}*I>^|?&C1^NK`bU_rd-w!J;=$J2EzQxk09x zB1dA`WqxgI$P(+QSHFrEU8Z0vOycFrF6;*s!Y1C8lg{oY%YMocA0-%Qv3PUh685OH zVBd|0pGL$N%NKmm!+2U>?=gW#A;ODf8bqqdkmbxl!Z(pq)R7|89Z)LndtK@6`q8@6=vOc_O&uO{o(c7#< zGm@Vl)n`$cF_rXRy5s3!Xz|dGyH(ibAs+JnwIt^~snnbutIsxJugCXw(eH{r?1*&c zrfiYe;4A-3sz)L!IH)B6F^GW-V7ZrHSq10|P}sn2pi&F`zRc8p;4}KwtAljP%ydWf zvNCg#=@E<{s)#9iex}h#K;c-8*0Ua&9MfD!WP)S}@%qYY&}Mx)^<&QL#El-?d7O79 zGxu6-{gaou$QIP?HCbNIm=qDAa4I z)(KlAHnbRBx@?bmv+ywESC4Jk%YKVrKbA3yq3g`4#Su+_G(FhbjL4d&_ln~&bO-bF za2%hrC)>Q!vX3a=<|)Wgr<2pLB0F+9$hao#&0NdwbJM`{o-*^V206ydIUc7Q#>;p9 zZptuAi0u-{(le&j9q`GfzH20cU3o#h$f^RE`n4}htI@BCmVl!Wbj@eJnDS8eT2spC6kr6p^J2S@% z>Z|2Fr$^r%bDUm&o^xo=lN(c24e$F-7Jl1ausqy;rEd`@z3Ou7)xiI0=6M2UL-{^C zwCGxt$UNEl3)WwC*xPuTqJ*Mp?-l*J2IP4W&jiJ1gT+j3IzclIV9sH1R}|LQSGx=B zOHlDa9%e-^tm3D5kX-)om(lfx$m4)=pS!1E-r=y9=g&ImG}awiQfC$|v(9Daxi4{{ zxvn9mUw;4B0Zu-NSn+VBymA(YFe$X>9QnjTh&>q_`yH5S=wci$PHzn%O}=U^3)#`) zm3D*0K!E_v$<_)#7A}1?DXNYDEA9#>bILC^8NW9lHiAWuke%O^5;;~O!`oocERGon zknP6MI(s}cK>W^7Dtm(w_5>q3hc7+Ap{Bkyi--cdTb1$&W(Q#Vqu3 zms6gEq zmfc~e3&SSI*qUaz@*9@}18hFMNCtwz<$Hn=-ZPB|W5I#g5;r=l$5^e1?U_c%?02$7 zPm??(7JP4V` zv*z#FKq_AR;l#G#+}GY|4*l^iyygG94m)_io%Yy}M*ZWMR*zwN+&MuCKPNVV5+1 ziFZ$XQ%j$LK0|zdcO8lKZiR;FhF#!MSz9miu5#wKG_-ZJ@;=d-4PQ+a&{Zkv$|&>Z zVA0Izw4-Y1C3L=f`HCm~a&M{1e0%SseONP5oo}LPeuZ_DcScmi^V7e&;F`~Tv;Tjd z=5lObZv8v<>d6-EpYOW5C6Mm5@&QSB)~$HCnbJmG(|i3NGfv@`&t~RSk9|7-m|Lwz zY5xWK>2!R(Z7Wk%&!Qb8)GhZ1>Uk`xAN9MO#v*N{RnqH7OP@{u$K?cFbcw}t!DjO4 zUBBoH{J!)1{g1MNUjv3o6dNDa)n_}we0TeBv5p~Y@2izepKTDPv%AN3Cb}-<1W4oD zyW;mhMe*hDgJBDBc1qf|SDt?Jv@sP-H^@xCe5uyqPycP|r^fM`d(rP>O^l!I5Bv2$ z;R0V#z;joTqaY$fzxl0*%Zg!aP|qX`QmL$mgJLZ{H$wZ*@K(#x{Ka~?Z;hTjyhe(3}V7E?;N^xJ-BuX>D$SZn;ycY zJ6h$i3+w^Zad+N{v;mE5j;%&(YjuQYjUnB*D@6NJpKhnY>LRniGH_ceW_~nmoShX9 zYh@F~Wvw6G*Thrp!aZqiYWGL{)$lL)kRYb~T@(#<-hU~IhfT8@Si*&Z;G|ikDu<}4 z6ahUHEMV;vM!HUYQ1nsvO{(heuf^{7y|pycFp^WW1`>oq7N}!QNKwz!2m%2bVjLfP z<72NcE$_Q-TnadM7<+bC9aI>_WFlQ+f&h11_V>EJ_>^CzmkE8PxDHzvA~;&5E3rI#)|j zJOYh#s^316?Go@;>zeaf#AmPt_D0cCI&uffKJ48imPm@aU|{`?09imRwHz`$=Ucyv zmGX7v71qD?Rmrb^pKv6LaNjA8{l9qC=UtG-^Yctk(R7;D*P)u&WsJcX$q^;=79R>X zn78X=mpou(^N)Oay$}wZSR*+i7is&(C!?MJTF%`O%H7)aa{FSx@msyNwMz}KR8gsC zJ}NGthkvsu%zX%FAx@#?tMtlmd43bw4&z1vZZ_TdSFBUA?o)FeZ8t)c1Y1pLRc*-M zNaFm0+v;+ni_`fWHj0P6TFwh^#+)y&E4)@$eywl(obt|`)Y!}+;X3$ZE%`QY;}n0s z56f#6vAtWT|IJr{6`jX!Lpqz)QC@40csZZU@vNqCk@r1E7 z$Q;ics#8>tbonxs{Fa#o2%<3Oo0HavtV54TlnWsej*0L9L@*w8AQqucX09E~D2GuX z47t)c`2=N{;;QRMX_^JUybHPy%m4m~oQis&mhO4r{P%N!Rx$BnlN%CqFTEm4(3o6M z^U&p7{A*&r0{?j^@XF>>{F@OVu(0`k7iI@CIXZl>vM!wex!c2l$X}Dxg7vy}*oWRe zdm!e~<+%Hd5SHXJ3gqqIaYgngH%BG`F7pQg%;lFGgZ zf4T0RFT(j`GdK!DSWe?c z2%D4E-{PKJ5f4GTwvn9CuI;e)E zf2|(R&3#3M|H&DAL%;6~!l*KzMRSCMC&aKhXblmBw$Jy1Nfb+3sL!9CI^bU*q zIU(hv5-X@9*aaQH84gWQ%hbh@s%}YrE7nDqPR}1yJ$m&uyy+1viJ?9rmVK^ZD@La) zcKbe_>7n!qb+C!ktu>Mr3ejVX!I%sg;ZjHz95!vn!a8Q&=ibZY+sPAC)m%xF3pm(jU)^pI`b+oK(999%U|SZ%~^g2I1fl}Du4yj1RlmVedyNSImzR}hz^#%(5@D0je-1xYQ`kvITc zcr_85@5`DM##*kVI{E5M9>TuFx63+NaZuVfTL88@iKZe@;i~IEbyXJ6617^yYiL4M z?jm^0^~S0xz@|9_>vo+khaDy?ra#?4#`@eiW(@&nxoQ(*Y`|;W&cKf416fQ@Nyw<@ zN?K^DTozEpAyh;JCZMCXq1EW6%=B)r-J@oG-2ztYUgHQBq|I=TM$JwfXi(|6jc}O} zxJ=jsIwE88p55tX2s}hE;&@|D&m<*T0Czq*j9DgTjbn%t6S4(ZMz{_AmVq4BUUPap zr0a`fvZw&7(Df8S0TKwO_2R0lR&d`tTLz9-(YPwq?Fot1GM#1kP_-1;b2Syx3ZRNA zfU1$y(=f9VAehL8*R?Weq1ugs!WysOvu@HnLeSLS?vsgA@zLX%w)G`o>^2$Hzv5W$gG;CCWyvrnI0;Noo&G*L)b~5Mj4ho>>^lTQj!)j|w0}=k!AXgwPWj z!WKqWT-GkmlGUlMciH*8xpS zhJx6NwCR6!Q@<(reJS#126{^u!Gv;p1Pf?p%x#D0Z~Fj zYr2OP?XQqEAVGkpM3W3qmNhgs=<0Oocil@>QB^1e?CIk6rlO~w7!!ztAu~(%$QIY_ z^>G)7unDi_*AEM-VQRH4#L;V!SSm1%RkX!ir?z33G2-n5lVdD3+sc!?%zUpSQFT($ z;M9XGqH+%zwSri;5&E=R-c5U2aRf&s#B%%{!;w&%=X$YR#{xerTy~0sZK?|nUWe95 z?yEd`lYyU>(tWhK2>NU$)W)|v0HqPJK%yQhtdG^|IZf77k+n+#%|bz32L86eP`>n4`d-R^{@znQdv0Tm)!vs*9mhMTUFsN)q7BvqbOgbAtl{l~ZXY#>E=G)T7 zMdVwYM+D%Y05LjjL38f@M-0SGDgakt5;h(Y!I{`lszr){f*z-j!t5W95of$VV+PADZ$%P*B0Yey;?cu&;cr)h1gy<9gtP)d($578LX> zK+i(!s>{w5a4`y{4MYK3>)PwxlBMMj$XEJyduJUtnYKJ-C2c-@K zIPu&QUpJC3X_k4p%@W!}+Rwi7O((726z}cIK>MX9!{@M+#@o0=v;;U@?wxlFCZ0YX z7PjH1KF-Sc&{V#CDr(L#BMl0viV4urkkmj=1n`pMY(<6*SsEmULnF;@XHT|oX94`Z zlRe>p&=eFtlKrFIRqxcWncBe^br}yPh&9jy%y}C?Jr4tj^rV0oDLys$pR&%NHeo4q zT&@!PVk5N-IL>b_i6!}vU}Jth3+Y_-k4JxYN;zEIh?>R%9rsW~hh ztxf`)->8Y8-6cfT+QG3lh(W;qPYB7FuuLu*LoX0b~b6J0HJE_zrTT zW8>|a{mp`Z8No7jF_4~)LxT&Q0~i)!2QU^&1~5?0do(1D?!()^ZhC@2*fMa$AC4#+ zkTq;vyZ1qsg=17dh6#12I)@RZD9T;sTRyms_vKvh4R9I7RvZR`2J%Y)xfU8|5Nb@c zv^Y7Ara)qn^h6YlO9aqnF0yeFWi_ymsw{h3c;lEVmxx0}fx&YnQ*E{vL4s3NwOIX5 z5H=f#F}C2WJp;0ajj6`x;qu}E2}C=EjzC0NT#{Dx)jUh#Wr=B0vk)w5agMROY5Hh4 zurnxpsj@ZAc;lMTo3hbTWeTmU@<5TmDCkRiK>(KJqgk{W$pX}10i^5{LII4Tts+R8)@?8F@ZAJnhVnFKvdd%8?!d8E(zDvUX-WtN2P{>hf zVx??EmPyd};_eohkO0FhOw7^s^+bYgs*97T+eDdosKrTZ%Nk4@z1lS$EG1yw-Xwoe zQZ9Gc2QqMg`EVI{IZ6KLdpxa+MjIf#ardf^yYRSW|7p!b7l)W&voJEEQ7$ zL8@w=Et)Vb2`1Te>2kxQo$=XkrpDSmjsMy}a=9d%fTQ!Xpf(n@*%BU^MsfrwK}_%? zm_G*r$$fhkV&U*fpM_$>R2Br2n|b)r_3hqQ>iEcbPi5ZA_{48WlksO}9;buwN8oKILIlDrq z0Za(u0uQ7oQX@e{YahgatD%@C2tZSk)(QCWo1ApCO}<7dpqZ^11@CH!+ot?sfI2a=5v;wJ`Assq&sm!J3P%7q z79>VIYN(*-OOl$Pq{d-p{}WDoN7Xs0PoG|WwI)AEP-in^!5(`V_otVY#T*C*q|P`~ z-%pN>^ApBnzu`InHylUUMX#hue#@8rR5_UDG^^SP*2EUY+i>|&XVDg=;s~78OadN2mVg1oAg};p+UXkX!-J4L_Wpr- zE65Iq>eyj$9scD(@o5<^fpW4u7^!AzvZ4VeRuc<3wOBDw)&t`(08iG$7llB~D>N&eYwY8nryg^4=7|5kk*< zdVlxVxBbCpOMB5vjeq;nHN;zT?s7@hEx>)9mwsJQrd96vZkMR3SJ+inE@?%LmR{?g z{jRHCD_3Dz8v4|wX>iAlGz1icWmbSy?!t;Rg-x1t2^%Y5JqFO@yZ1iR?2H@mvU9s- z%DVGSgZ>*>3&Y$C_XqE}wPDe(-qWqRkv`cE_5IPPE9u`qI#uv`^&$GI`UdOk^e|t= z9)PH?|NhwM>q=cdicE_eSlC=lmqC`LUoq!`mAa!s5@Q?SuqbQ7onp3K*f$ZlUIxBx zeYb-TWiFVw&9%qR!i8l%6%^DVh#{j+Id(i^IQ;c*ehBNIAa6(t>5%oWv3n!n!_OAG z9TL67eV-1$jK}|CL3i2>{oD9i$T$b_fq zZc=};?*;#?NRmK{;~GK|rtTS-2@4S{kzb}TP2$Dg5Af-NB&}+heNCQLrn*nFrBC8R z9-$e%o_bB#4_V0<5T9+!#vt&%1$m{oKCD7c?9)RnPeJ&oCLfc19Xrx}65@BYy{#K# zYpUD1Mk`okCSdSYQ`(D6R1{5e0&}%$ZRH4#;VrNA5dh76FcbkaK&udd#8i*A;6u{Z0hD&(`@ zhGhA+U8JP4+^RSQ zp_u4Fp6?mGtC`GHmX_ACQqngJNXxKTT)MpSw{pKKLvSkd{LV4*+E!<7JaV!ypRtV* z4d$Rao;lUU5QXA`g{*HDlENTdqG?F0*r-x(iHsBK6gvI|uPwQ<8+9t92&#tN*`q)ubI zq)cPG{%nJYoBl<;_?6-$*X1C=0>l7GaQya72kpu1p2Wz{2L!7kJ@KS6x{V*R@OHBJjQpzNlgN?MpOM z?NUIE+vRZ@w#&mbY?nN3K2qHgrbZRGwe=sB3xdPZhtst$Kux>lb28}fTJY`qF8D@I z(f}%~as)O=;g;keWdzG+zRk(qD#D1L1q1C^nfWzplYUiE6jy&2qKgo3kH*gkI2J2A zz7`ompO?G{Zt5Y3hDFJoSGs4#=ZX#%E7;38xQNvYkKI!ReJfW{)TS!}Aa_{qwH2E@ z&!oc#J}(3-R9P+y2O*#;#G^@a*0v=@2U=HgjpS8u)-xse0>H`t*_U3b26pBzt7h`}pFB6LzqLQ3vI0s*pWVI91B`GM1UU?Mh#JQa7?ogS=8sM6WONf6M6J08H zu|p0tO0gAv(z1{Cw9ccwE%WRxW=2G^)O1HCI!$$i!VO1u*t?dOr$V!@ld_mAYx`yw zl1)z?^u>w7FXlw%+9{1X)Th7l`c0qq@w_hy5Z>_%j`**|w;YupG2@;q?9DWNBiYTS zjOlb)*>yHjVW&@1LZZ2&Eemzm;N0K9JDqJwjekhh=d_C?m`UXwy?N7_l}={M^YgK% z-|S79W{>^-?AUXJn7Cteh8C1B6*xcrYime#voGNmRqiy#ppHYr-M%U9fRJ#vkF3(8;)Cp=)vR-~OWfkZFSZCN21b`kkk4b@aMY z+ReBRHQ%Nwc>;$V!(r`o&mz>HcE~bop+GVnIjc!A$gGF}-*gNRn~vqtpnFsTW`|Fy z>*t?~MPAt=)$SJ}3F<4VS}o}Ly)bkZQ)w#!2^+$}RocgWLtD&&SdJK=R8 z>gn9)v9+LQHg5KlZ}gPVB7gdIeRPxm=-&vp4sZqJpB-$j^^Y@N+jg-x?vjN+EP6>p zAr3MBTDwgRId5v?9(KJEWffajSyO*B^v7SP8n2oH`Z^q|)y3KPiy3H;lW`WyQ!Xz%v z(KbtMnUD=|-7{4(*!RG9x7L9xud`{Pl}pQIq_XWvrLB4KyRxfJX$m9Ao9G|!*S%lx z?RuMiop(RXbN;%iJ;TbG2KR2L8}ePHQ3T=-xKfS)A1UFt4+-}`)RCgJDk+2cL<>$ zZq%|Wy_nE>c2QN9XpZ41a{?!XDxKRGSDOqGVbq3ut1e4_$Ak5+5@%P>0XMZ+3s~=$TbunY2ph zd{ow<4(Gu>Xh;-{ld(6=BoP>Dbu~?Af|hbVIfA zg7o8+KQ?+^D|Y(rkeV3fdibpqAm+in?2y;>=&{I4ZcgOKPhQ+pesbO2;s86uUOPRS zct_gJF}rqbZy|4km`p0ZKHa1XMoeD$GYDW1ePKTn#^VxUEc2Mx_p7eJN(DTZ$^NRXd={!n5CO1hg3bF&QiZ$5_#k z*AZ3sR9dz7Q-EwER_x;sN13mT4?vS|^6ZGe0ci8% zc7$~rj`NPNaQ3rZ7MAN;;^<;0v6MUdZP2;7EP}+T_dV^t@9iM)P7M#0LDHfdBbrBF z=VCZt-0SP>eU82k_HF99-A1((P1tU4`F`t6MMK*MqA2 zJqY-i23P*YMV^3ft*suGFq4f>j`e8Hqas~TU0YmP`%`Ke5jYk81B?$jUuXNldL~b| zETju?Y2=-q3Svk&1$wR;yUmKLrujYbYFDQCksjUub6;`nyh|sw%NQGm-Uxr>uLLOl z>OkxeV8uNBY6`f#lcRkKqF%G6Hk8@L4eUh?pI-H}dNtUZ!~~{8>F8dE{I_*A2+)TN zR%pf%FX^foU92hTznM)VIi^%oRk@Zspl8aYY(b4^IF?w8p*IoYCBqSy?oGPF8EkNr zKhMiN@|xsCqxmz7oUbNvvv)t@XjNDLfS+Ec{ocRF?Zo}cp0pQ+oQmjs7~|*bQyhJr z#c|gO9N8UE=A*wdCin9TH%c#Q5kfeMJK;G;XOwv;<-5H?%|)l|1%Tj>&z?$Y<+TOB(Y_!3!#DgEc2G1)CAW~shWT%3mkTan zkiEGW8UBNdym(M?Wy#pYu&&3Mx5SJ`r`sGI+MTcb*>a+tZ=?Li`MAvJYof=F@@t5= z{dLDFhdb0?bDVW>bM-WlC|bt}XExko?>~!#fQWOPb$%oJqn+2U^BjF0NTAod%}Gp` zjC`KmIm=a3r7MP3R-WX|FH8H;8!Y0*hCnV$;xWs+15MJ4jzSKPalYx$&fZI-Pg50H zNCXJz=j-1beVxp4*TEdwoxrA}(frS}t?@yazs*P~lTjxD;T(${l5ri1N<2q1XDPB@ zQ8`CDgx`)6c3ZWNfj#uM;9m-C_2|*{SyYr==2fdPO@!nQHostWkKPb|LxwT#>Gq>x zk&lnkCtf;EJK_1YI$k@%hDZA+?kwr{#>RG>cP{d4b-Z@&yCtzBj7RFo- z&yD^4oMFg}i_B!YX*wz@JoWr5zfC?=Wi20Hn}Mi4_N_|C{MmX~_Be4$S=-jxqcIJ+8l{EjE%=Z2`RH!G^bK&?iNdfpcy5J#gg&gFT`;Xm zoztQJcN?RZJmr!hh|4XuxA1|-f6hLe9gn_F*m2qc-wKet#@UWkPG@nxiN)8~*|syC ziX)7-+NwM*R(ck=&DN5v(-RtRybpCTe{JVMt^DpR3(Lwb5Sof$WmHw2UDTeNkffgS zwGDy)tFHywkqNA*(y7zcisuCVQB#sa zE{ltD+UXxV`8r?6U*~gNbwo$@Cpc(mJqZXAnTPu{sAUrX*&+VwP&!`+Sx-q>Lhu0e zz^|B-l<_e7K@mpqs*MN-LQ$n1T%7iotBcq7Fs$9ny_N8Hl}&$}8)+Qop&+Rg!AhOh zcg^#!Zu*`G+3h=%nXFf6%Ph#&XXcs^f-pmdkEXxE3*3}FVy=hGfVNB9R9`xrL3m^D z79At~$v6ILWDYOj`Krx%9)cgK3&Og{{5lzy16#wwV{2jH$d!7f`;BpKN=`67^PGj~jILPcHrRRrTec zV1O(I)V{2Ou(Qx8sFuEU*&Pj7U*fRoUlU)VegWG1$BDAznO?tsHuwCGfbb#G71~j> z%hYPdPpSmq#-v13r)%$&MaZ$?68X?#>6cFSy6k4U?+(GO550;OEE%1+{}2wAjbj;l zeU}N@9h058<9s8s-mgC7-hF82X8a3=oKh%$wCv~Wh8=yK%yHN89NC@T#G(JVt5nZU zj^&PQxy7Wlkt|-&mC{e0yMLm0vy@{OI%+$6QWFR(`MZ!_iC=m}0$~5iU=;;z7KWJS z0QP*FTmO24hfsblu;}W5#o~oUiP9#CLJS^V;3vIBJm2stU_e_pt8YwcnRb%fCy^x=vi2JC`(#BA^x_EqBx{o!AsJ zE(NF^nwZ!aJ87|@*eDkUlLfYAV9Fy4jRF*Hd;yZ7h|4CE2A{{>pCD_SamSl7BpD$R zJJiArWO{vex9#bW*>V5Zz^pp;;?1FO&JHj(M+C4;jtqdAj#Qh^oNq{`BNlGaX=scK zk|>qh#+_xLX}auRNC-{rhC>gR7#ma>2`f`}EE8l6Ap4V~s7nmvCDZCi<5jVKRa-qzK!t~hVN4wv!ZIDH0y7=4WQuF-Y&s$dr$@5M z)ODV(oD^6Fr1MNxd~J+e*F2*k2Hiu8=j!E-1)-&YQc9j1=3dcj&}9ytrZC}5*mdPd zzs)b%E2O<_n~US+{C5eNkTCh|S$2(ITxMatI(eJ?&!fNjYpto6buYHBT>2;1=Z?<& z&s#$#_?ihp><|#e&R;MLCvD6v{cR|)*N~lZbqb*BOb};>MJejOK4QjUfPg|(ogIl{ z5g}#MDVxZE=Je8>yHpa{F79o+CXHB|vPsF(AvSaY1;)2|)M+o3F??a3Q4w4Sqk8__#MtIikV(0X99EEuAjo+ zwNd7jNea&<+iXfm!?t-Ym4|#Y4zQLSq8PCD#PBzo=V%)=Dzap3Ou%P{-x{-RmU@4R z35n5Ln*%rN_=!}CLLZjY%XC{(Vy4}ad^WRVgSaXpGa5U@WF1!eC5CIIeKsx8Jl1 zJF6a=`WaFD)HMsxL!`dB<_y!Iup>3ddSm~kyC^3hY<>MK($aQ6WPiWMsTSKHWR6gb z6o6$Z^{Uf$>jQ4eU&G0v@FetE_rNC};U`_X+xQ>1+1NoyA!0e&#$06~x%jCk$7gF3 z)(N}y%c44S@=7t-#^3QZA%o4?_0Rp(OKp3mQ;ok@@J(Q>R2fZ&_Jewiy^3)uEgX@)qZZSy8bBQq={LsFzdH2D z1jr#$irJ{SEy%eylrm8Ie5)|>r}C*u80}O9Gb+}$$sE(F>Egw#_{t6uuh3LbbYxb| z3y&s_h=NHK*@fFvkW1T}(1yAM5<()3uZpcIEe{+*8J5};VFM6j(2;jm6B51s+Y<($bmEOKZ$@TUyShyN228 zt7*+%;Jt*>J3AA1_q#L)!UAV0OIZE8o!kAL7SoPYl$$KFEwR(6-)Sq-z@53X_G*bO zFw^)&Bn>9SVA^U!W$px*C=p_l3Shdh03(F0#9!Gl%0&`+oIozmr)W=$n?fQPA(A`P z!VP44Eq2&jQ;TyFj>3-Gk-oNEO=n1?j*L*7RFTq-ftXg}QIOHp_ty()K#W|P-Pwh; z#16A4CX*P8PZOkhNhklJ`NN;@L?Q;4o%0%2>L$RP%4L%OK2jOAwa9S=kmRFHve<-oh-{0jMA@nlxWGFF?zCdFP@;>=@>r z5i4hc7N`F4o6UUqNy!}&q%k@I`eptiLX1(+>Daf|bPjchBKMC6*txM^HA4GmUf-Ua8jS2$&{zlh(kawl>YZ(?(`h zXxSzXTs3N7c`0~u;Y2g#IBPl5=~xznmjs0O=CJT|8H-^{+^mZI)qGP zbVN+cbYxA;I#Rf7cEwB1jCM`k=gD1oi)?>R@wmE-0;nO@UfLc25hb}JnX>>s%QE|e zgQmM@mZjKu5LOCUa#`!s)!uO{4RycNy{+et61gCpkYJ_X01DUBlk-hCKf@kg0XXwsLgPYxqa6rXY}Dy2<)0?4|hec`W6eese2DhYY8f*k^jg-&|6EQHkl0d6V1~%@@W0<3&+BLVdBS zm<~kNnT`N!nT`aDn~tPEIe&Puogcpgg!KQT0X20~2T((#v$Mkb{ZCuk;70og{^JO@ z1y~^y*4Y+%j!>h(*LUerD*yrtUG4`pIX%ENG7|cfJVm_o0H#W%Rf=&;5|WCARf<_m z2$H}rJ9pB7nC0xDnNBZ*K*5_TT!IAxw$>`xx35ih+PG|EYa<&1Y1$@!7%DOBokfMc zK}ny6dWNb*AP=`0{=?N5-OtN&?_c>iM;LxngCf*dv#JO-QBA%9!Wi&ROqoLU? zA=F*MMI$<5gk}P`Mp%dlO9yGTvBx_*L;3-XV<)Lfc&o%EO)#n=O;ve5A>&d2J7jwm zC=g6XP|zyi$|ll#5?oOsz!ca9Z&x;1Wt-HtAYicU7jMRnEEz#GfG*INkO7S8kqTEv{-ZI%RJB*nA!v9JCkm*c>O@}cq z^j{^no|IPXCVSbvbK1I-vF;8Dx*?e9sKBN}$&ziB+GJIGkz@GcuW$9Ue}(FLat;sC zQ&`n>oEmo^zB)5uJoS^1&>mr+2m?)rA|BQyDKB50C)g}9AtScjzL9n&zGK2?^>B)J z0VYa?)>#^VcK>JRv(|~GGab)Ux1qNm%l2-Hkg%G>g)3A>R#DT00Seq?YGl=>N9brO z=HSVHhiUJcYdr>wC40wTo(mu62B%1v$#ifW@uEhP`6~LxM>0PgdmZO+hfvaA#5A8r zG}K4N^RqdeX*y~u=aI?&N34>ca-OSWyvg4>fkK7e@tiQc_L>`X^RI1Z=Czos35Y3_ zDrZ<$;Xx-IBoYCX#SSUEx5If9165}Mv)nf;GW*{yxN=`4-GbQX3pH3oEZvJTxGUEL zT)G_aYFsw5CqlXcfy)0MyMw)Y=Fda)i^${0rHA-W`p7CYAB40?}w8WFFyu9!Gq9@iH{;_2tog zS&AmpTk@a1J?$V~_q1D27~I0o=z6ilnGPBwbRytYGd{Al zn^Cc~>|HGc=KXm{%irN^yXH1)FB4TNYL4?Wqp*iqYD`C>qfP3@sxdqQs`)$;)%uS} z#Xcib)7i`1qoffuS|@(m;b|r)a$ru%G%=y-Cheg}4flyM0Dy7K*{BN>W_BJ`VJ~$zGiCI5q$V&Qj&G`!_qcC`)leJ!g{6je?kW>vT`%KX(u%6@YJXW&Qh|ZyCw?oR0OJ03>4~`$9#YtWjHEDRG|XbsZdH$ zS*XM{(2x{$3D8t5s!~iCE9GR;&aLg@q|IP1gf#`A+AQ!wFvr0`NO;$DWA`JH%h2>* zKV+%4svP$Z*bCl0Y#n`ud$>77qN)y=+rlXnP*DGif$V)Vbl4)QfP`P0=WmO( z0R$;SuT9^k8XigoYg78-Ob242+LZ0}EY(B+bBCsD$&M72VYyu`(}_|sW%9@5icKWs3z80fy3<7yQzc+Y$f^J@_yaO` zzOM0ssU6GecEI002*AuhjSe6m*A1b8YXN+j}Z$V^IjnNIexvSY1O{ zvp2 zX$&zP5-0J*q&M=Lsi(0eOTGVp{Qqlf!3VGF8#ixwn6{`pU@N$GKd1sn)(y?wKd!U7 znD%V#_#3Pr|KhaTH}3RbUOi>M)~Y>r!guP`Z1#S3wj4KK2mW)vY2o6( zUAE@N&JJq`?|Xliut(*|O7<;AOP)J+z>I?)S%)v`ytWmhUt8L^zq#(f|2ll~!VDm@ za@*Ru(zHGsxmIH&^joO72b(6rxmKKI#?HlF zHf)+#UVUMo)2vU*$46K0`0^5wKYqV*%Z98^x7Y3~cODfB6zteUy-2Nt_ojT^A*B@q zUUs@`;}#^0QkM|=AVjT53tdXEE)s<2Xk2-M{y^9$^uLFBzO4e|`Lkb|w0$mSowfP3 zwkLYN{tLIpZRjZF7#zFIw=-2Ff6o`;R_Fd%HW2+~Zgrp69@lQ#7`L4}@t^K`UfuU9 zyHTP0Z~QpXz}&~a9ybUn16Gum+M3?S$j%ODN^Ugt~SNZ4VdXpvD z?AZCVygusLy0sR*fc9o4QU2ep2Zq?7ms^<$yX|js$h<4``2Kg$z8!Sq@BSy4%~gN( zq1Mv&FNA31s2JEty+_rS>Y@0#y3vvQ6Ay2C-u(3I3)?^4vuB$4m8~`teI2#}K#)Sk zgh5ei5eUhs(Ve;?`{82KhKLpk{=Z7y|GApW*;0+cTMd9nUX4g(sBbHzYSh=ccJDnK zyKZ}1>ML?CL#`o3{XZ$x?MM{F5K@w16e2}It{@^B>?}5>Rn{UYd+&DA3=_aDnA422 z6^(QwLzX&k&(i>MK#jlUw`EP==ByG%$^694#`f&W!BW~4gG>pl5$(sV!Bo1zDTIm$ zsIJs(i54knW?v-dUW@R?USm?mU^BHh_}aQ$(FygXj04ea8yGAaVa&YWKuA-s&uZ8B z^vl-v^SyYhj;ULnl(?LI#f`cVKW)p1<|#Cs6F1cBEl_8+v2m~$kx+Y+!WN$rS03^F zc#b0}A0vglu6Kx1na#@}zLM#Qjfw9+v%Al4kw|C;$sQ_LU@ubb$CR+!=_&?@6H+5E zjz*0Ha*Jv?^%4Y`ghcCiKAfzX++F9ZNUeOr`pLKZ{B;Mvdgdde^Y4jjjjhL*Z$+z8 zULxXS3cnMOOX)!|&n@UWiqdyTDZJ@uNs-8x(}|KTL+_4g%@BU)vz|Aw@g)B5Frsl1 z2$tK%PWMu2PvVLx>za(aZ0lRl`sCp2!`sv3V9oQru~gPazrG!B|D7%HR{Rx?Q?2&{ zG!bW^F-2x+=LqXNRZY*iY^smASYmJRrKE$#Y1-`8g+;FyoX$z)<*BFGnQiY=wFmAUjh)P zE)dm);uq6_9GvD_;b6v(6aK=@Dk^h#8PTF`K~DQu2fUHD?avq1`Mi1bthr0C*yGF$ zJ{#Td`mDl!T^ec_2qn-);^-06;$oh#7rmA)`!+&jK$1Wx$)!fYB#jyfC&}q%Q(4$1 z_Q&YbnPY&zKBg9AE+eD_SGe#~Qc~qPWh}e~P1!=$(;D%ED3C#E%{Z__gEK4$|M#toZT`R)(|6AG`nvrL z_F$9z?H~Dc?-0|2O+yvn{>it$wM+ZD-va+ZeQrhPAc2V*10;V|28GATB=Z|7xg2+S z?bEIy(LeI_s~per*I${&KQmjQ?D(>LERd`NU)M6u%~wzK{3Vr_PrzYQg3rDkloPL=IAZ zr|0PA%!Ym(e29rGC(U&CCh|t{N{AY{oHWzj zTT~w6lQB7SIcTP~d6rq#It(>5bQGU3)hn`t4_4v`yYvc5?W~EdC*~#y7D!; z#apGLA=LUWf%;n)?ZeL{E2$xZU&KBlP8OLc)SXo@`#61 zwqZ5RR5WBi>5l2DuyS~G8Wf*c$3ayMnNK=n3M#Bdqt-SyJa&)uhg9-9a7gh(LwM2T z+ff$z1aw_2#5)g3<=$oB-!gfzPboj$dKIGj&6-qQtOJkryn|ML8xJJzEo!HBtr{yK zs?~}rRar4Z)ozS&X4RC^L*{4BHj~$^nvLo%`Eh35oASSIhDZ=c;+SMIE0%IdRBpW}ua21Z^S(^a`- z60&{et;JZLFiETz88pL(=cBDSk59A$l%q$I}SK)>-|Wo1w32@_gW z{#?F4G~0@KHWPh&ww$kL#V>$brn-ojmO9ZL-hoVC-1d#*|ZTF1GWT# zs!}AMsuW32b(EaFUsJru(YE9fm7I@1w0)9+OLyI*+ zcuh4!{xwT$+tmonIA3QsArWVaLK_iL+QRY94*|RgUT*EsHd&t+J~L5C|&G$ z4y4>X{cL;u$e&~wf#LsvOYPAh^pF&;Vr^c1&IuNo|4_chz;kf=F1(DdS#7=K+w~DM zR3lpJ{oWgbgpz6h-kY^Fh;Xx1Z`~nxi*)U5QSm}3I7@>Dhxc)ihosZvkPm}+5g)w8 zSKj9qc4y4L@w-;aq7X4?Y?1JJq5Ny|ny2EB&@!3w*y%||yw&_JwsWiMF$SR;E2XA$ zkG-*5*-uK@rBZB66%~t8jm2=PYFIz&tX7SeE55V0zaxoPR5#>0KlJT~clsp!)${PM z%;WXNj>*<}?}}ln=@>F%ty(K^7cQOu-Gyb z>6K1;kMz^3td^J>E9sviF&x!ajH9ZGfv3)5Bz3uWTb}O%bN>rQ zw#V_OZb__e+@EZ>+AM~xLg zQEJ5-s;roU>N@79Cwo2$7xhfltWp7Tb9iR&g0`%UdY@jiQ+L+p>JHLt`=xv!TBwwQ zh|B8pR}I@ik4tK?`bDk8!yjI^2NkyGHR7`SU-uBXqoDR|Ujyc?-Fs--_S05tUivl7 z%U?$@DFtz46RUcw&c|N0hs!(bL+|QRj-buB`}o$~$%c%qjL?c4uj%!=LcH=q`CzK*r&DAI8QIUgJ(AZlhR-`MZmmVS+Y=`dz!cnXScd zTyCRkj0*WZo$`JDz2{PuQQ?jndJQjE6+vG9oG_YFdR30=T7Ku zKkK=$Pf^$~Z4Rofn0_CM_0sO|(Vk&thdas;roaYAXhln_1->s;n4+YAa??RmBWc zXR!jiUlTMsQB!TPgZWxj{P!f44JJG8Lk{pCFLHRfQK>d$>(WwR)C(x~(a%Qx?S-hX zA1y5urcGnnA0#G6LR>m?IqaiMo9vSKT61W%8Om*%k5qFpkkwcW9KTna=?))P#ZfKA z_*7%DTB=%hhdL`Eq40{OdoLoID*yQx#<*Y8i*I}PeQ7qRd4kWVo?}1V?XbT0nG3A5QJQjG_nW0@O@N;?ZjeS{aA$_ ze3HX*kDI+uS$+}wOVL60ESUxMn(bTXzKI53S28?e!u_Rcf#;85fPHo*B@Bab-iMlzm&mwr{z?S&O6&^GHbDZP8Mfzp$nr_L9yA@Sd1+< zSN`sqho$O@v8l#lOjWfk0*_Y!YUcSSoWm+@f4}v8*4L*>{NT>n-}v1@;HmxIS+uwN zCF|T7&u9+wU`|&D!LJ!!@CYqUS3*OD8H{E~?!_{h_Shx+&rq`^5tgECqccPm1I`Gm5%7QL9UMf|F^67& zhM{6Y8YndcjWTKxHuUJ*&Q)^LIto7&V#h#wMnne=aZveT5T%Ka!~1xW!(xgQ5>g}4 z?iCt$Le|buC|ACRo9uZaEM5@k5#dPNQV{Zf(M{$p7Ib?%vre>Qln9Apa3Y~K0+&r$ z^+F7816~ERi5wek$~%pehEG`yPSzj77$-@{|JCH{2SQ&H28YTX-$9)}gB5 z8Pl|tk2(&ZW(_pw4KdorVQfrzTb7OgFNHMS(R30NmjlnZ6$YsjDjPJP>%;Mxehk$6 zNmn`8j8HK_n3NiXVKZtY5Ux`4x$h@XxB7ox;d|}c|Kven8Ex)ZySn%-`liG&DE?BU zhCEc1V`#49f{|PXvz1w9OU16)MyR3{Z9Ac$2*+?H_P^QOEbQ=E0<6D1n-hnAt>sT_aC;E;@%WGQQa;t`#7Id`*I-bQ03 z=mZT~YE&+wT^9enTAbx5%rZuP58F57ee*XECo&1`B9vM|n@4?rwo2WCf^vFobdZ5! zAV8rt!sc&67ds$}E&|XD2q;uWC?KU8!3T}i2+6ay9ZoY{&)WGd+K9k0K>SiFK78+% zau8GST!b_U#B}$EundkWHuK5l(riW{B%tCwZ9IGv@@J;^P*pM%9{ zv#F!C64vhl<`-%(iitrn7^F}df&H)NCK413N-0!EFeIfK;V6yh2!r!6y3Ic2RY6L( zil&J*g6l6-b;FYt3;tJp#n1#wf^a^XfJPV>qer_HXzdH<2wy1#G}Cc|HoG-a8SayS z_#197d~bIqXIjv+`%%gHQnV5YRiX(MgH<4uWZ#PB`w;pJrx9(!Lf~jf#aI<0%Zags zq{?dAChiC`=9?fRY>H9ct5}iP#5Ka`X1m#D$W<*pw=f))@(jr4Za6b2o6twF%o@QQ zva}=Av3CSwaY{ErA7lL0v(H{#2ZOY88!tqyV)Ee@?D06=_&|gfq5ydCT!EzmM5v1Z zQOu&KC_LwX(VEEH7bYA?cu?2x2{F<5G!=utoq5d$@Cq7cM*#=LJ~m=81xIXfJ2$KI_~Tr%mgW(8~1#d=o> zdMHCsF~N-ZA8J>Ee$HSl5`ac(kwO}oMF|?{F5a$*Y|TAn8uGW!XeDA}u(LkbEf*(7 zJPLB%Q18ZwaAq0dR=W}y6%>i(`6#MGVQ|B6iG9bwv<>>ekCSgfS`JN@|H>V*w-aVA z)a+X3$Z9E7)AinnRR)GdDt?%ID7&3Ig-`6`=VQ3N=@H1q07OD+gj!M52yA7iBkL0A zc75RDisGVCW)%aEFJsC(UQyC=6fTBqH&Dbf%Mq!uYlu-#u?;!X5E+TaUnGo86o@u- zUTaoKX6d&^{6!?kxn^tBWbuO4Ye{o=FRD}&@x|a&Vv7VdmMU3ALYj#d2{xlF5+KZc zk^A$eNii6{R`XI$$R#n|3<_>w#4^hfsj;hwQBToTo^?fNMSpa8U%4OYB!AU-fOU_ zSxiqMtPIH3XIN`=PjcEOhDDP{IKHppR=gfrYdY19h%XV-I=+x#Xo?VT^AD9GybL#E zHpWmYeKLg;X0^b}@R+2%d-?9t5mpRnC^RudyL*G_o@#nEh&29!h$NGh`;krlg<81ob%k&v=|r5(o@ zf|5|%d$?`FUmCnX{BCLdr%ZL7xIg2&SUTn&9IXdU5j$#Q8w8E(OW9i&?*h3o@ z3Dtp&5{y?AZC)g_QIcRfm8LnFzA;^Jv_4}Zv_ARDaztLFK^xUU8)cRoZrF9ks8ifQ z=-hs$fRP!U0UY5)DGmzk=;O1I4;|PO^XUzvR4_B4p4RRPz1T_gy8xOH+fp&Y2Sago z>C~s!E)nm{C@6wpfjfu0I`4Ac5{Q2x3v)b(*J`sz8Ie zF(Nn){fgXpJ1NC6Ws?R3RIg&HkcyFNyoxdBDWM{T-<+{^;#>R>j<(NR`Gv-f1N1zb zKIE@U$A5~+%#XTMi`?Y`DUQ1XXu%MWiljP9g1m1~a@g{OA`y!u7=&7pa3p4z1du2D zNkR@{NTXb5S8}vy@k5^4n8Ar|+>Ec5VNzw+F{5JQ7+2UM+B;}8ke((lOpova8m^e> zyvCY{OT{sn`dBm7wN0Crhl75|s8kFnBlkx+-ktMc#$u6#Gf;~X(8es2kV8k!u+^b_ zDbxrOP8;PoO%^2FQxQo+xf_=wwPhenn|ySYjHuX4#x0*PyHk?45?WEn?pYFRdG8hyVskmYEp<}ypj{0}cPel|yGC1T=F#(a3 z8iYhLY7w;P+`E;QQrCKm@=>e?TR$rD`cmY^-AgHm0yi#(j>}NJH=;=`<0^KRG0x^H zDC{^Ej6s~|O{U?J2mIy{Nk>R+49)QB7tLhXVm`YNoBa%<2N)bosE>d?f#Guuk|$InXpT}w z*f^s#g3ajKV**oP9DT-GNrnR?p2@jxD0t&%xW=x4lfCI20V2VB);ODH{Qi8J;g?Qz z8nMewWXG8U^%8GHbE#{!migE&BS<8CDEPC%s6h@oayYD+3J*6$l%o z)FTL>Q5s=gu?bGReNhmAZ2>`#ie~6wN_c%K#j#ZRIf7bad+hk7XhD26!WS)cHe0do zGt%Nm>WB+Qbh2rd2tRHq1|jHH%4l3)^h_o#*6J#FlH;zp){xMoVl54H1n7a8 zmWo9ZL`f}37)i5A0^NE0$;k;wC|l|~~o1~%%GFS3jemRt}BZ>o`L?9kez5o&}tGG}uU z5sAUu)+2G(Z53ZAlq60oG^9QIK*UCVBSZB}EqcN$hB8|w>Fz>6@3xVO!Df+)3*H|Y z?RRETna1$xs;(PI#W1s85NkfHA^0U#Pb|t7`XSJj3zTU z>Q60Afkvjh>Os612n4BNs;1;lW*$leQIS9*VvB@~P%IK~#GaB?wuO8k!CoX&uE^68 zT?}PzT#)C9VQKldJ7Ia&iWI7BNs!JGq7xvTt%XOCFJ9=ub*-FDWBEspe3|EPlTj^5 zh4Zst%E0Ro5CZ@N077&|B>(_lbua6ipvi@Dac=^9-=VuzhN&WcjcEW2S9Q6baj)(a zD}3V+=gSKJ&gs8^;UNN=kpL?I0B$g6eb1(RLgq=M_r@BrMpa@-ye%qKYtJWhaW)>_ zMl4~`4c)+4(#|$Up&(nV6NP2~vQKx)!KVxbC_p*oG&LJ!Rrb-0LB^_-GjNZ{s^!jZ zWRP;y9&j^miQl|SEMXP^0Fncn833@qGdADv+iRQtyzblW)|Rz3S!L-X)`GtTEdrotE82tqLs)M^-xz()idY2xpz7Q zD>&?xO>5B4k3|ztbJJ@S&uXn+Z;IOMu4AqHJTI(yu!+3^?Hdt3S(#^-*d`*i-=}w1 zGF1BMcrA8J3eNIPmGAPT0#?}as=dNf z@d2I}NULFr^sZL)v{51vAs!lASGJ<9v;x0xzHe+ZteQC#uiBg1E*g<$_*w3y(TIqx z(Kc^r51)A3ta7@xRJcuty4F?OX0JyWw)d)FB#j8~|d5uAkk%7EN@lB9aV?T-`wev&5w%Ip=MRKlT9?2{j29! zAN*Fd8d$=;R)K(?il~aBoQu{h2WELs3l3gK3k^&x62!Lqi6g+9drIvk=_ZR0++kqOy;7P<-4ucI!reYw%s%5z9}cCsAT9ham&iOWk040`c4I`WJRHp z+42SAX)z)JH90gyO%6>`V?z@`N00?roR6D&I5}O=GkAqOn=N z;%qwKbG9sRI@^~Q9SzK`l^<7oe156-dg_bS?$TcJcK+4-3iHH$1>WKRHx`+`0?0=| z`Zi(ru>{X4M>_V-QI36dlw+SArPv1)wckUwE#fy>1SNe^RrR$Gwt{}0hk% zWW(NUU-XDdtF_hDT+U<6&v!e%y)tAac*`m`Y_3V!J6xGwA<@Yg-Qi;^?iBZMCAe zSKWAnO>Hdim)8!=o{FvGci4Dw@qb;r{CuHz3H!j}vMrsbulaQ_58K{n1-_k1+1|N) zeFqzp2EW(lF?OTfCwG~zCLiGo+m&fWcU#{jxukBjtMVdIAMRK5p8DF>DqQ;)|L1zY zxb1UQcL#C6Uivr={j68Na@XV9s=7awe8!~9zB-=n={2{t?|4W5RSs_F%`zcS5wN46 ze+BeZA5CtoE#<#c>Tk}U__s8UyZ+DknDQM4x%m!MTp&I*@4oX1VQwhTnn&FRpv*(@ z(sw&+V#3;7w~3JNhO%$X{yBgKxyTwlOnJ?l?;y26Z%VaaorvYG{GQ)j*i9C8U51U0 z=%@;={~&`)Z8>!G_n?AP=(~Ywl3edA*aEM!6_6>~jxFLtf#rwdpNA=Nk%9tzh}7LkG+W~QnHpioeN^;59Yfx0t}?rYZ@v`@iI z;?4ZGrY1SHl|_rtHO?}2i3#0mtQslcnFB$&Kqtnh_Y*_1wLRY1xxghrpeAxe1@Ns3 zvyv>Mokcof(|ap_>ypam1ljQ1Rda#+v(|XK>?5JQ?V5KoArkjOmw&*wIf~-;t9bv& ztus2`f%L|2=fV%V2k@(F0zQ{_f3YF{RKTvwWeVF^sXX?yT~>!)r2>>uT3;*o2`m|8`NN$MU1+oCCL0E)P?y6QukMR<1!wT(e4G`4Q8^ z!hB5Wuzs8T=!mcxvnLE4(l5iV95gGJU=dBB5ePdSh0?sJW=bfppRKR2bhe0lp+RRH zE;1s03&7%ekH&ATc5beiM-2Q2T~Kc5Aqj1c->;jdF=@Lc$X} z(9y5oJmoSgPQW`rJE)IDaPgM)+S$V4#MM}wtr*6L;1X;O0|{?tV4sB`?!HrmtG6iN^X$9Rlk+Bx#!?$@gR z()~Ia;zT_9Mz-~W&p<`-Q7at({+WUT=9AYzL0XvL=en~JrX@iNPkn6VcidsM6FwAv zgcyYUu2;3<=!-LL=yy^Qh3+#g-Ca8EOhn;`i0Hyq9u@sh7?6sE+Yuq;#QG!Mt0dpt zh(+Hl3*Y(J=##SE;|I081VRSjW6xh8!9;{7a7&9OG1tmpA2;EGfmCFn=LEqC?{!wg zLyQ=iB^P=d2iD2L zBzbE3WfVr)Mf_}QH=GMi_%3mKgkG?T&u~q!=$(TRa)y_YT zbsn+Toc(bO$wJmOHCV@sk>5kpltb~TN9u|S8r8+O=LXs^{q|k-9_ZmXkHf&bs-6cS z#g6rhhq~3)drZepczw@ByruXzGVS8}xpQ47#+2ggmZB;Pf&!jF&lFRAH9%dsZRr9a z1=Vi16vIXH_n0g?RIt(>(#;1P`Go~ zA|d-{vfLEobgqDtn__&x!dcM&a*Nak{@}9PLJty@bx9hB{_5fTEH~nh@p_qQY9J=MBp^75V06Nn zzFXmlZe#uyoa~!`doo_%N)j<31qVwVXz4K&bdu#9k2Tpfr9a^hV2=P3Jk29K;xI zkVTQH0wjnyijH+e(k9TRUgP2B%g)?SM}rf3R$rwbiq^eRr%iWPesccNzWDkY{SBGY zq!AH`&}d?MZ+|nxIBPDN>?| zoJU2)(jj%(ta=cv1xkv$sZn@BO{zG0u%OA2x}zP^!4FrZi~l5L!=e=p?c?3G6$mHs zhz_5j#e6;1SM@&XCGj;4r7Uy-h6)Ja)lFNRO%K6+@wPvK@n{mQfbUO)A_o(31WeJ)0JK+&8++U0qX(J*jp}8BJ2^XLt z(prli=Gd|4w4|#6n>9t3F(wfmGE&5HGi)i9v=SfxHM@>Ko8mi4A8pb0wbDAVCCog7HWS9$JiiIsx3 z#TQr4sS`~C*O;devVk%PM2{-NkT)x*PtK_0Qf+Q*JRJ*=g*9eDPID% ze0Dd;B^a{ylffQ6x;bJCz_b=#{oCk^#Id5DVF&lO|M`~8+$pBH2_nK9BewbN#)cLp zzBImVW5j6t(LcTkFC3fq^0DbJ%UfD8kzOh{ax^xfWF%j1>(c$Mb=<$jyb{Hma*zJ@ z)4OxuDyXeI9Yo@GYOfW2z4p?2b|(?=eI7>+B|`Uh=+dUee!&V~FOheR$FoAC_VGm6 z<)!@C4v=z;{XguGq^N(TY$C~6{N0F5#M1}R)KO5=Qz7L~uUd>l>#|QJ*Ys;I(x~{U zsg$!$*=aWvS0R z^n>SivX&S`I44G|iP(4PY8#JkAN9TTg+-7E9IFY%YZ6;MI!Q+Z72Rk@^2a5YhZ56D za?$&%&LQGf(s0H9%^pFK)PdkF#^9(w{g+FO29(n$U=guPV%zQkP#;gcf-NknUB_vB#<^S7%(I~ zO?+8VHX0dafrOMnMpDzI{ra)}X1R`vsCN+o?`SN%h*iN~tDCn1Aq*4hh`zuo;5XU|_ zO0mz5(o9N`C)GqN*d)&SkW{Fd#N^t1yG2yr`@--*OgFa&ba&*%Jx{-pTx8BZCAbAz z8HxH({&jzdr8Zm>kjo9M*oyLKc?JL-ny8y`>Hj!JVkkF%FBrI)%-8?(u|0`7{z$* z6}|m=)G1n7@E^l0`E-2(`|n|Q>?ZsOipGfZzi)fzin=)Wya&p7j%W?m#qVl$rG*5N zO&?daA;IjG5km5M>Da2J`U)i}VjNHI7b_7S$zkrF zo;3pkn~UtX)3bU=>_tg(7)m8hifBWiU+oUt8A7(qVoG&tA?*EPT~C#g=v+P9dz`u7 zAz!m&hP;_|z0OLeqyM5!U2YcQgEV=j*lvz09rQ?JiVuXI|0ghQ)W# zHmi6@j7LN^<31$Hn#Bkg@8Z4s-dru2WfjJ56~_M_FX9B~fssFs2MG@fm5sJ*F zzgjbUF=6nd5!j5%gaT_9 z3mLen_=d7h%*POeKa0Q%3v?+oct)4)E9$5`l~FZ{qD(*$5zY8&iIS$pz6kEy#!vne zXwWj=yVu__qWGh3CvN27mMtb<#))`nSciIO-%{jj9y1{j?(4A@nat#zE!=-We1j+u zcffg4F|*a=ky-oJ6>s2OE4CW*_Fc}m_Wde&G#h`F_UuO3%0#3>=J-g0+#)aU{qI^Y z&m(jP-YJ8xn(C1QZ-{RBW9*Y-Z7}TRWvD5cu#y1Qv79m;zXdIZHU&`W*<3-JeZ>6@ zWK^P*Fc+6RTR$Vfp1FDxE^lOrAk2s{<5)Q*i=+hi;1H9Sazt5j<}B(8eMdD~g+&~@?|LKgmZ{N`mCjPv><7P>7cUmt6_WD*Lv!qulXVBTAFDme! zLEt|9Ikvqe;bmtOArT?L5l(uZNpvhVh6IQ;x2bWaNQwRl%IlTL-PuGUg1$Q)0S}{6 z?orTsWX+^3JpDC7%?3q?h+yxUEDg$tI!{VOO&HE*D>4#9IQ~WnPVorVH*4NQIY&t~ z@sAnTHea|lY+^@1eM&@+=@~hnG!>EESE^F#p9P;szqsJJogy3~A`cu#JY))ImoD@q z!PN1+P{}~g+}!PmX|9!WR|5?rQ^2ch7LEmUl%a*`3r_g)vmnR17bvrP;{_i^qdmR3nRq3Qf%>dFd*9?`-~C z0j&6{xc$rj$3wvDmjYb+Q|@z2zt_TWxJyZS>uP?qKGBw zhy)1t&|(?^#}z~nO`sT9R#5YFK`hgxC+5Ni1sF~F0_@B@RnUIG`ik@1JKX)>ft=;m zYkZD`jmmckHXmCP!%hnvRr>ict(*}FCiJ0D@;cmT!hf4G1$Xyfy1hOwyy5*uIC36q zQ%Y*N=t511TT@U|7m|C-shouHmPl-M;(%uXg*i0uCNM1#h0-@KVTFPfo$_G;{ds{1qf)R@YO63IOa zLlO~~ih#Ai1g#0pc)|N76io!U#$gy}g7SZsM$EE_9E59_C5#ok+39hCmV>I#sTR(f zZX+V$WTZ8hnF4R(VJmLXG))tFN@kj}_fJ1r`b6IFr0?A75ZnsjOSHOP>zXbi+WWd! zb>p5N%#!EvTSHdkbP*A37)XswO;^e^K{T=BIJ6-KEYxl z;?g^2L9f24wGVu@%DmT4;WgVzS2C}bt*8lz2$I@X^CD`gY*RSMdH>-|%pd&#H^cf7 zQo0s!Tzt9Nt}|n-5!`Lea3f@K@FQYzfp8+%1U5$(57r6nEeiv#bc|vYEI^n%0aEqi zEL7O4D2us>Buoog#T{QXo`m{pnsC-n3p&GG_qv+Wx`VXu7Uk+O3Z?G|i<>6!!-!y# z2X7> z!|6zPX4ZyUJjdLsx%K-%EPqd8T@);_4l^QRpIOx7Qq$erPy#&vZIAi47VdGuYV-Xf z!dEym0~5?fQKB(dYWqs!;;O9a*9hmSj90e&-h<>NOxR$a2O}aOy>DDl>Uya#n@=?g z6M`INtTrQno{osolS31z+*nl>_VY|h)GjcmvS27#4A>$tFyR{B8mh$mdwq!j!h9R4 z4T$frJ`eW-g>3%s_(c4{IJj|>(?KM>%}No_@EMqqG^f@?NUvjoN@!w0XKDgYZ-w-U z086M~6n~l&$`cLwZ-Ihs!d(2|I1IiulkXF+$J@>K*Sf10Iy_KjL{Y*f!%m@6mV(iL<%rNi0znO+K#P1X+o+Kvhkc zgCtQhm$U#`70xy10)nI%%6g!LOCB{(nVl#OH&*WXWpxyz#Uwe1XnNsHR7(nc<+RLKZVLJ!sbNsp z8$)49*q0SFMYL2rO9ctfBTzxf0zdDT2V~o?rr{~!M28Vm>6j~gxzg6MJYnib4v2^| z{hK+cMQph;&FNh@%NE1XNYj8}7#9O{VNnhhHnc-2;yQ$JeB}O>TM^Lq5#-GFIq9Lu zPq{_E1{A7P&e8MGL@M-}9xO@_V+aa~tZ>YR_#QiqrOMADBH2Eon5bB!bw~Z+^*y4Y z5FW!c;1~+2sbDN}02*x16ysDe&RVVt5zovcCp5=9$Hp*f*rrL#qKY6a zp$xM#VI<%sc+vjeER!+ZawIzwW-Jm%L^9h+qthJDKp7*#JV?`GHmWPiT38xkP=JK# zYLXhPo3-PzJp2ZVJ0d_rI3!>+5mGr#Fk}uBjr3SRd>koj>JYrq}%{ep^(WOH) zA&fcn)xXU!-l=BMWReR4c+&dmc_Ud(02IDI|d%4@B8ty`!6kkH#7RP05cPdjt|#-qDaa}d7> zNQ(#vpOJV&6O!czW#9aA9az`3S$3Inc5u(+&$S$8*0XZl_}r7&t;{$~kfb-abBkX3 z{>$);YpL9i)e#|g&hkuDZjR~vAf-)r@nzP6MN%-|e1>GNA<^>x((U2Dq; z4%qy)e;iKJu*3`>y0ZC{6H&Q)QKEllm|08Fa)ecB0-(p|!eK5VYz|ya6eK+_&v8kP zDaJ}~8IIt4g}JH+a+QaW^wA%EUd%wjStshM`0-;gerH+r5I)Bq;?Nt_VP4-mrMEy1bL!ijtCV8le ztZpLi5wM1YRQ20&0wL~h$}5AGBY2!d1i5Z~GlRIC&bgV3LAH?Na$e2*IYvj~d4VI5 zowY$@^s&|Gkys0*$vz69#eL3Li@R68mnxH*(3=;v!#W-Lw^zkH#%0{z5wNyr&T_TMPCCPAu3Y;1yWO3F+#ZCLXM6VYnIrQLf4b(h7^q z9`D9n^d?>P<5s2rYnFqdbow~Lo61cXkINcqA{wYkqJ;rGS2erWQZ7M7kvLYC!%ROs z2Mv}|O=&B5|C+A>C#y8P#-egYX9%;g77d_)k(VkgQ0kg60er9p3_BK@#m*Zk|9>-n zxSw&n0-hoczsp=G;l4$t5a`h<{!P zSbjHoyc59vUm}DIWU7P`NhCJrMoR`J;<*VPGn&XOEkb&+5p!r_qs`PMkaiiC8-Vnb zh!)~<>Yfs9CE6D?N4+g0A50=lf++g^sUFr;(ph~M4BT<<9qf&8B7_WCda=?pA}TrY zzJuY>NE{Iy$+0HgB4g86g;XRQI?%@56t4ofkP^xpo>E@ePEbj{4Q|<{Mn5M%uJcMW zP={mz=iW&|SRD5U;g!k-^RgLZeqH>DU;k$jRIc{~cK{RgJN5s|{wnM}!&EHHahbd( z=hISG96L%r{Ej&_0(ka+0*JBLu7;Ee>Aejijgn?(%2OKuIMe$2) zn#x)uwSz|D-HS5wyo;WvY#Z*5Q6hwBK*xTpvGF*M*nLKAVU+&*o@IP>=+n5-8t@2o}ZTbs@r$261E&)>JNk zb0zvyp=y7_H~C(0H%Bc5_OX0eE*D3megG|ul3LV+O!bX38Gk1$-jT70h2@9>Fv-#i z-|N33FyYePZM`378SZ$Pn}}fMjLsT(ygP`OaE{{)!K1RXu2kP2BdEU2qv2`<*}swh z3LKjT3Oq7LLNX>jXsZEIiA&98SjBb+A>s?GbCo#F5l$UUF zohzBKjyWQ+&T?pCojKG{+J996_dFW@%&K5e4$6esqg!=q*>VdoRAxjz$#$O$%OZQN zbfahDpEoON>Hyi!Qs}&BL0<0PTlD{~ju{Qi5grY!Jn%;MHl^D-pX%op%s^=7 zdHQ^XCzn$&IjXE8svBcFrOb!6!UIx4E6Q$rTj0?r3Qu@Q`|=(y`JbIpm(=(8HP{WI z=()IT2J>K{0jE|L2<93b0rin}#%cW&ft7K2q>7n1ep0)n2jL0nNO z%c#qzqANh(DGRr~IR)HAN4&P1N4T#ga+@(p4%Gw;OcN{u6r>1til%i3nqa7F0Qmtk zCN-b+8Bwcx9x@D?HW0jA|K*z@YsAQG*2@98DxS)TT4p7}ns02gg)xhjR0YzKFF9+q zv%f4OYMsxXPwrmuFF$(53`X#Cw7JCbQvlr0ee;R@@2+URbCVaRa$K(HsV7Vfkrlhjf|3)(cHja~#i{`xoydzhortV_!50%h&@|NjXy11yw}?4IYa? zSnU+9Ab`50F=QmuVu$*2RQr+&H}bO{I+2iHkpO)_g1>VOVIWR~&O!xAT#-}61x!ZT zdZYkg5D)_Z1OPKbR5SnpURAHCWdHyx4TqO9-9OUZHA=~CIE~F0OxB`h&?x?cxN&Y2 zlS)MzR}1^^IQ{@IBSb|r0AK(HK7-P)M_+?JPUBgKGl5j`!Oz8WD~ZXo!6j*lZUz8Z zidbj~Vpdkdj^MD3W-OhstsB7lRbdri&`m~l@&g&5H&@D`G~#3B<-lXiq^ng4Es!x* zOwO`;VF5CF)~K+%{1)H{2<9*T)OkYx!hZ~|U;sQ2jxYq3h%%avRE*{U;V#KiLCAFSM5aE&1QRhpMJHZZ??2| zyJgb4e%r|ZZqsa8iJR1@>R6gJB;EFC_BE^#(R6!a>x4IK+tYmSdVR9Vn}Lo^y~T@^ z^zEPC{`}6Gsz;`YU$%Z@d_C<(udNZ~{LQ{yrk~9IH~(I%$tKc!o4x8jUh;Lv&x{Aa zpztE;Eo@S_+TGy$?d*PR{bZ=6MY`Ip5p}13YSW!GOGlBgv$0M7;(DQR5;Uuf1r67hg$%Vm_eC^4QnJ`Lv}$k0RE109;mCjAeXYEe_Tx6u(Yr*|SJSoWjB`j@-iX%5T}Lei z?GP}mY~Rk=V7G>Vd0lVKz_jpq7zRuyFuNgI(cNL|1)WuSJ+}9@?Ay0&%DR5j{Qhh$ z7V+yKbwstDU&C@KQSrjEtjxzL3mHNi<19yqaU)#z>v!}9R9$jkYSYTJ@}6v~RE&MB zpJaLs#y!}pw&`|u`+XSL4)DX3ouxxsAZ4tp3H zuCrBM{CJ5nF=f2?%ZX{R3sjo60ykm%BPIfTLMkB0n@c6jIZAhGe27(wNf=Px(ru~5FfzoCsM)~>C(8}`6Mzw(!Dh*{QQGR_U($H})X6X~;4 z;>UYzAkJN-c@B8Mu0c5m=@u#RI@aSDPN>6n9Ro7m@DJ#t&TkJVoyPKNZmS8pSP`^H zcC{R;w)62BY0ZfFFHQJfgiY@4-pDYMbGxu8P*I)Vi^r{`RO<4b2<@hoZea=D8?qAt!|fSep$?h@h4r#@#Fn_c_#1m-AR0KA*3hRsZMZoOnx-m_@{Y%=;_+&f5nG-^gCvR@scA07 z&$D28?RaMAG-D;?%$6oNZ>XchbZz3!xV%5EhyFq`DTqTeBA!Cv5h7s%jFMPjvCOfO z+_uEyfC)RW^mugxIx{fw9%(_$t!4??3UB2b~)6 z43NWrf%+k)@-%jVc8oQbEYxM7#uCmNL{D}|EC(~DOt48pw|%81yzT#7ul&Ae>BcL3 zhev#kNoiAnFO96Y_j*hpO+B8dpp2KM#2BBu-tNSRZO3goCAe(DGIzna+g2>m=KgOz zvDLfw$BWxa2GumBSWg5{reI9n<+z{cHeZ|B@SJK_&&xRbFtO28MJ=lCe=WM^?$UkF z(vA4GbK>X!04p-6abLH6?6^dJhmQrWvl9kXR>GEir*UW;vI`)AQJ4c5!gFA`gp5#l zl_+zKi>$ti#(V3i#}{>i<@BJCkjDWG9t@U+UWOW`#?F(iNnl}u3&9Wr8!YCqu&w*cB(no-ve~K zU=RKNHTa^Tx^=mM2*Jk64HHuFc^WYK{bLT-WK^hZ_*`fxVU>Bd?^qKZ;bv{v4+U^2 zren9YpC}U#pz208Z1RE1&tPN~*yboG4q3+v5$kuUTaEZ)Xr`Gp<)O|FEgAx%p-biG zWS~w=l^t?giL_?WOhz;lhb;O<)E-z_%Qt*^ykCVK%43iWOaBeJnSdHoEHoIWzPlt zEHp)_jpSB1ymRnyQpxZ@T7w>12vv#3io=i~jPr%lWlIz?fG|)j9kj>YQZTa6+M#vE zosrHc4E)-cP+KUT zW-yWuU5^KhBn46>hEl-l;qIopqZ1k{BN=RfrCcN19U>w~hRYE8g ztS;^@x(m;8E1Jg|3}|u&c&c(SoPn7X&SjAl&SEEwPE1nx)-YzQ zDrW;Thma9#avpK!XU{e5=Za$}`&z1~9Ym9qI6E`l;XA}g0t6(Js1Ui^;ar1bB9g(- zvy32hp>Ut_3O+ zB_TNFOGAyye05}L{d%fibtM*-(2wSiNQ&B*D-l$L1-+qXM>-7=fcS|VJ_cqTLY7Pn z7pI*(V5y2+kx1l~`nZLK9aWc_^DRb`}4PrgSV(F zyiR$gZw1+G=WNqFITg_{pFBAqPS)g{+P76g1f{BO$&@PklfFQdkcAsb-TM3M1LZ

        H!w!NpkvT?8&;!K=YZDG;aQwJ>GxTRfZi!ZF`hpOUh^O2{L}&w7pNIb~7{eEZ;TPUr&t zHC%~&v&%tV4zaLYY$_TzY5^iH$<&;A1z#n^?0fp6y4bv|;t?vghpy%YSucMuyx8Si zcDvbgW#y+MTml>fVWAZ_z3iBxoZ_L$k&9(}C3oPfB)EAcwd~b(JkhUf=YoT;n*_)T zCqK3tgPL^{2{bU?^umiv5tS}3Sye7BuvHhAEh>|Ci>cPFk$yBiS4I*-61n!_%nCkA zUG>_)*aGsOgvQ!6V5y-EY`P1@x3C%`eNbqSl>F%zU)Wc5@D(gJK>Tl0C!vAZ8iZ=d6~WzX|7a&<{q}`r(DKtxC+ZkY1ykQoxP@p z>SY08zAs+zNw1>9x!Y$V+g^dI%8FmI+F|-4|D~xHP7uZ|Rq?oGR=M25s9cfsn)LeW z`sk&74MlA0k(!#Y_9@nW7E$)$&kD0jH|ROI<`*mN;FJv;n*|iKBgh>s+ z6Gl_MO)SNw^OFoxKV67MCdYLt-?t@d_MY-<$D*gHmynURz1sX9ZMpDI?_N#5JiR8l zumG5Zm5Xau zm5ViO%EeiW6pzxaB5H}oXIrC%ovVKL%$8!|W7b)+2w$|FvC#+}+DeUUs^Zw{epV+2i&ay6o`zI;Y&3}9UB0SFXJu4^cjYIl>tBQT5)d}~M2{8s z`(hPj)z+4FqEfxtvg|> zR5L%m`4VZQV|y8CpgswRf%66QQZ2H2Z&6XnGF9YeZX_AB;!_~EeQD!Y>V{UCBEk== z^AF4k`%BH;VGxox)10-lN(*P9g=DLLsk8N^tR*8{6Xdab z%2|sZq>iHXOn7fG!$g_SKd=#3G1X!%KFVw?0=UhC_&v&03ARg}WIKWzn&XY2HJ^#Y zC!l*;?^;`EU%TzCm@4R*OeGl{sZ#-+J{bJU-Eb;X9oQ{Z>6Lzp+<65wHq_aMglESh zwLvkvd&x=PQys1j$VAFx-H0CwpK#q zz6?qdFdq=3R3h7Ue}%2NlJT$lYg~A6akfBOzI1!i=>3ijt4i+{legk24CwX|h*tx; zeE=Jk`UqydzLtkQVC*j4S5+vQUlLYn#rq4;m{fKkfvx%&W)0#7Hit^P=u`AOu}jm> zLNj48g7i0%3=CE!fWT#`D`*TjSf$lHAUzSrxS}rE zalrCQr{ZO|2vZ0=8zcaQ_kFIMgbhoB@i#yhj~%wMpo<3yV%$RZR9?F?N_w509lv>= zgfgmrRX6X-(5_+Doj=27Uae@>DX7MM#*a02R7vbJFS+NOqQ&o z92D*CFAGE<)#uOTlsgaZnTge;Ojpg*(r6^Q6@)83-Y`l zvYib!1j0M}eN8fxqR%1!jI}TO3?^?+encO5a2aAle4}7bOFw0_1;aFf19~*;blnhi}Clcvlxl5Q}(O#_VII6WvEp4q%-!> z#8ylu1WLk5C$pzMk_XZg!ar|e7T>~rp@swCAOPU(iu$Y^c z50PbQeF<|^(wd-3vphcqu0Fr^f)MDV{p1dZI)zM6ajq`NAhkjd3__e7hq)u}K$Z-) zEEbw|3cL0Aw*EXUS_>49y=E<+dHSh(l;WnUA0PAK!`?Mr?6=l%7obalU+sKY@^Ni# z>@D)Xri-0xpPT1##L@%N)2HX?=>`?`+L*_)!U^$kG3?M-4D~3to#Q;lpY~kOEp&B; zCdji$@I*qkrBJF%)Qdf7D3tPq|K|&l{=*G6tI)0Y+xEg`cU|7TgsU9Jb(@AAv!1}E z2pH9u$9lWs=e4gS43n`eR?1O$5^}{;6xY5~Jmj6P-5C;{N5yh+$EtF1gsr)_Zc*xE zSL2OE=E*g&+jh41D4L-IuS8tp6>msZ7kAcsL7{YG)GRW;1o~j~)pOq*0k)%VJ0(BH zXe$i&!iLGm#ayLfSJSY@OOHp3NAcYMBLNyc<7+w(=p1t9`2}!dwuq6pfTImr#yi*_ z<))pbr=3Ate;K$l+i;NvRlTGsm~mm$fErRE*rUv4an_S(nMQhN3v}T{q(Nm*)JSC9 z6G*H6{wk08Y;CtbOU1wHC9_}X&QSh_EYG2YE-qPBE^e?@7q>4e^4c}_W6=@Jo%4PZ zu-~hL3cb)SRcG3q$6JLgZaIP;Qnu)i^I!4sQ7c`O8Gur>YR38Zf8g@U3r;f6?HZSE zQ_x9A%iWns2~1+Y`8-Nfb{+bW508J%b*8AVCR*&qaM;iHlBch`HX#g*!&)$o>)y&V z%^8gxA_K})IX*~*SyBj{;1-0f3Y$4k{mN^vCbguMiS;YJgQ!8CZZ{y^-4y!1NxfL1290Lvzl*QRuxZY zh=@VFJb&wS`u-ipRq2yGfn*^%H}_mb`AN?&nzK zyg2drgr|2cfPVC;jep)sm91T$r<1pTF)E|TJ(GLRp8Z9&qs=gv8R9-eZBVotqN!|>Wt*m1h zwQ;k~S||YR(+Fo}IeHA>>JL6q;fVw${7w~mgatXY8U;A-YpoRhX@1vO`A;$#HwLlK zl`9xHD?1Jxx;5egb!pGW25v-Lu*_Q=Z@+1tpk9x#mhMtfr08`!PASn3RJ}$85{NNS zM(;PwbET)!$qL# zPlv0#iipwki&KyR%p3w8`M_a)FF{)4@r`-j;9S!gWU#n*XeX>7n0xu+5Wcw#Eg@5aX=ZuD+9I+EOCxS6a?g8f(*^la;@_`NGeq@kFiM` zu&US8hsT3}Zm3O=N4w@SeD}h>{pUv>Nk%~NxyKgvg-X_i4l9l>$5nQ-vbbHrMs@^L z1LY!Zc}{wkm!-wl2j!{c??95d_C>Z9NuJm}&90=iQBOYZ2sj6xDtuvIJAeD;sbekd>;Hf_ z^{1nmC6gHT!1TOy0jPTk)fHI*K`+_`9h>rWFM<&8x)yIG9>WJf>(G+tErwm2P^h;o zhk^rv&!}x7UK(RnU+ipUWEwx?B#7Nh{~YiZ@@o(7p_9b^gU@J!shm}P*Bg3moBNm= z%46Er_u0xnejSy|45Xp9UozcQAou~a${x(B6F2XzkstZLQ=;{yJzA4)tx>`G-ui6$ zlhpk4DF}pcs=nll<4B1Sw5mYa1Sns!VR0-lTF4$}?K}TRg?tiJWND`y#a!$nqJd6; zg%#V1Ql1+q8jfP*E6n~%u^_SN9B}?pLjIEHc%Xdv)-3ey!J}uhP1+ zU&b%F6+}w8^9i&G0CVIVKDF;cZD-$`n6(H3`x1)|vKDGAX8pIG)KPftXqc9B8zp)s zA?icG=-pBvt@=O}7T`WLyyM@e`9{wfOyZ`czst29FmJahvG%D)5x|$kI^2JT{Vo4B zGJ22qZE#Ju3oy z2??uxs!Lw9{@W<>j{Qjj>8#SXRZK_HY0}q!Nbu|hB`~wnmHio*G9G=&K2_7(M$q;d z>=xH_|LNyen_C}Ag6Nz<;4wFq9ZY3y-q&6yrk@kx>T5;5BQcY&u%v711~4U{kM<)I zJ%D5ieb8aX>LoxiG)$y+gss%Mc2;>%?!z!}w- z({SH>)^ay0lgQym?Mu)Y5(iXXG!Cb{i5v)e(=_H-JBnJCo&7GiVoSt(Acuja`cg8Y zRbESH*vh?x{fsQcsF&;K4ZN*ixI{n$^(9+WWNgV~NH_yyLNd(oqL%}*Ha`W4qtNZ1 z0{RMjG&%{Cxi5iy1`?H*5d>-2ajXrJfS4GE7aH3%S=XbRZDTC7MZ2X4)zgC(DCBlN zITe!g3eav%c~m3xfp7gTeOvE$WLUb6yVdK~EG;>|iH-k(iKY^I_$+a!jb(W0;zTgv zk>Ta~Kh{-qZga;@|MV)>rD7-cZ}aA+(Mwi0c@eqT|Dt@u8=H-Z=%dBRY;Dh4z*Xm% z>`UiQP2ZQ$ys^oCRLm*~PTHShR>|+Wp4b5#QmCr>RyHS@*XFQYewn&PbuvebTK)gm z-ize7|GtUZbp9k$c3QI+X4|s%yHvYAfJX@{qtN$MTfsX!Z)@Uum0zvD!8>)gG83ET zrE5j=&aw+G&j0wvhk#I5ILR?)Oqww~^DI)f&PD*=8faBt|DS8G=-bKs^~*ow=7T4A zk=y!`w)We~I-mBXa&|L6>8k{AB@zzzb*JY2%~oi6UppSpyMzptqF(9N^D{q?;+N3wFzjchG9-gH}>Pz^lkMNflJIB}=d8C7C4Zg`QIlMz*0^xGBI7j}i zT@0m{Ab>BKtExA*7R#`=NyDUX@>dvep8$f(cSh^gzkBj zB$}ZE&_}OPi?@n4(1p;WAXFc2RaK6Jh54VOy?h0tZP`DXdn#wVZ<4B zjabpJA6L=u8A2;)Ff~h{;@$0I1BpgN&u`%p1M_C!aVOV{<14WRaa0V*i9>p!;S+?6 zqEVnj5_a{a2}<^o9M)cR!)<(RF}=C+(V~cQ8tRdZemZ}j^8PYervEh{h`Oep(jrvI z355F61*Lfj5>9!^5Kr`Mpwtgy{i3WWMhEiU#hEu!*jHh`irA{{1BnF1bckplq1NAhvfm6v76 z%1g|E>+Qk?#ULhJo@-aOJ{z{>X37@kxrx&b6@%b=nP#F(V$#AIIwMqHp`m^+a#Fz^ zEHW~gK$J`-5T}zV8f0N#MZ6FxNwnL#tG)`MsFzCp8FDHwI|P8Y z9gHlbHc^-W6m3lGv#qQ%i_DGn1!7dxQ z+}m${if7oDCVFIwz`f|tMgiw%gqqVSbG%kKq>uKvi>BxhaAq~FZYVP2-pQOfRx5&1 zf#}T8TH#3QjJPgXXNK7dm-N&J6QP-*w!)LtW6kIW`BBDreYgx%q3>m!IAj=Mk!!%U z&~3oL9tH?~X;#6HHHGURz{WPs9^xjgc0MQ?I`pl)1RcB$g#a98OvK!mWQBChw!IUb zsaMA0>eRUF`ax^%$hYKGOURV!l69Q&C2&0D zOW~@@kT>B}so|EGnp6@ka$mwP4s|%`bJOfgj}P*2__JFP@M|(w-Z)f_9PbAHD=*AR zoSO#zD>cqZnwyCigwlZW-R_7f2$bn|L`*}VO1A=HvX?O-oj_Rh9nRR6Z4-W(!Q^(e zXAa!ELJ*G6@OejLt@kr9xD!l=9{&$Ni&N?^(AvHM zLRS5)ITs%MBR4la!h#t(F8o$@ig!@xi@0j`IuouEDOPPSan;Av^|l>(pu~N+%2Q+j zmS2ToVUV(+;W&*h2eR4%mCRkSBSzk}!C@bb7ke}V!^++n&e)RwDS%Xc=EcNELY2BR zIwOG6d1)6@{+LyAP~tBYX)9zvt-PIaK#9F{ev#P|?#dDZy7FWNE4`HePasBT%;Jd- zaYIUT|LMz+UeGjn6E7i@1yGdRsKD(4V9Ehh<#s(V?vo}&%OS4xpzK1YILm(yKRFro z(6Yo($-=mTGu$U#9(Vm;_^yc=LfrZju`WAfQ0yzR5p_EumBxD22UAEUUFCx*B$F?6R4Y&;+YP~#2B^yI)L?c4Fy)keYMf($ z{yS8L(A>tj)07lCBCcynb=#&~x4q$pnEC-lxg8=*j)11zKoR~-x>8(HsXim+g}$L# z6E52>WFZ`_+uUq!1Jk)(hS05V$KCy(?n-F}6t_z%=jQ};q*Ar?HVD8scspX!A#(Z> z5T$#mcr(PB>FZEpE!t-I6l&Pczn*3SmyDj+7UTVjwUnAJ=L&R)slGx)Q(m%)Q(gqh zSG}lEmO0HKfB3%OE>9-Pf{0b; zw;5}xdNCF*&F>g_C<6+e78Nv~MQ^{zbwf6vJ)L}oeNL>7_afuQ)>gChV@B>vZG6MB zS5xjO_Uk)eJlqJRX6Wp6mg4u}kRzs`%1dd16nYhM)@98Sj)cH0!vqj*g-o51IdN<( z6mPxqGw`@g>c+>pVi1wg-k;@P5-O?sWs3BY@FA(se8m_)NL3OrrTQrtPI;0rp7Nz( zYvsyn9^Og%nTWVDW$@GthOhTy_NCbytJw_!^GrJ#m&SS6;hJ3Ogp8HRtOM=s zv$$Df|AH#`uhF|NXc*;Ea>_F=qj6*KyAK0D+cav7GZ6XI@DQA6eF=_IycFl4tUl8w zk~pRMX&g>@5;>morEwUT18$BRjiiM%@2mLtfZ)&o(aeAq7yxDh+h@0ayM1lnV&AF0 z^8g}$@QZ*o&4K~>Ow5l`Z3EzK$d%5*V5!?~FRR+R_1hzO?JnKM2-%zFQzX-hrPa5w zx8lVSH*IRf#U&+an8g+cXJ(kV8lD+R%s8lk@HPd|Acz0}Gh{_G1pwYwZb`ZFHXr_5 zn@x^ovB$*j)|i#*nD-CeTE1i10j z>${sv9DlV1&bDRSYu_cV_3YO7ew$5e_UqF8`7OeODPNK1EQi*hocO;mZ@;U&m7cKk!mCGTf# z@08jKyl0Ki`m?^0Z9Q7So_Cck-R7;^=B9l1T(?^zzqMW4cmKp_F6XPmTsRGMuqq*n zMzqSrk*r3SGbLuPlt)wfbBkRsUoW0zVRwyfm9)CKI-l90?DP4HS0*nQ^X_MWZn3WE zdyagkm)O!*^qe>gY)=T`r_CN@YeM?!qCzCtOtqE>qL8a!Ko8(wx2JGQ`WvK z|GDL0d-yDepWMACga3wo;DKbSzp{u|BYx98h7{fHyt{GTMPoMK-%ib!vS!obXI<{I z^7WtfkHPwVOIzpu-KO+o@fe?-aMzWvcimxJ&+-4JO7DFKD{ac(98>PFI${~iuPox$ zj2}?XWk$#X&s-?^%J|3J{CgSOl_E)yjqNkC2sCnEnRERZal~mR zBb57{T0$Tb&PNC&mCPLiXDw;zr4T@#&yYhP(xn#qm#*kDx?*oxvBoSFDq`KCqwkM^ zIFl0Rr7M<@6$|ec1%0hbi-A=G;2B!kcVQ6}MnWQ$=Iv?XK&OD?1;BLI^{zJB`p*6QQr7$Rh8y&+IgQZ!n1JDOQLT|!Tr*Px+z!p)+W2pw#DH#YH<6 zQQ~2X6=VCuPnga%Bo!+GWMI-L2DTas3_MR1{Be_qr$a=X330WVR<;`){h{sne;ln?#B#h3x z_#ygC^%q!rH&vs|DW*hWOJHQG6{u&#wU9H`V#qV&^wfLUCMN&OH4gzb^BwoWxgVJS zE_L*sY)~O0GFMzRH5A!x&9450bs-h8I7B)}z_ZQTVZB1+HjJ$8x7fRx22ZeT`LVWXZrr_R zVD;Gg$TQ9k=PmMsJdgHY-pae@rQ-GFEY@K~l}y$Olx9ub{q6R~R&vww`#Gko+w!4d zcWSmY{<6i_t>}CIzgMwioWCNSMQoM~PLq`_InCdE{y`0r0CG^tmEEM3uQ*f*3MUJ^ zF!ALQ-z%Cv1&|Shqmr`a_2B;UDIEfh2rZKue3MQ))BbW`!Wom3JxraAB%I7uotE@n zfRh^foBf?F zN^)8XTQHy6k{tT_Y9TUwqfN5tfk~f!0!Vc4tECfaav7{D!Xt7SAY@%)lF$V@)#+w-~8PgNGf zlO&hMlYg7!v_x_IGHNL%i^)ooOCia>#P~`DzcBY65VHfqAp`eBEk2}R11|&mzI%G{ z&ig;t823zKBhv!sY2r`Ifll{RXL@LwOQy-cs{NVo zgT0?WV>J-`c8pi@SW-#`ON`_Kl%_JUTuM$$8<9IhN_bzIW69=*>eObEYjIRqr?dTr zZZAsi#RKH391|e>;^A@DK}t%Vet_CG0afVW$q1f9YK&Gi_7{->aBTJgrw-h*QI^Wy z%yc}8#^MG_nm(C+Y0uMcyQHv`mJF7(9S^D(np~Cymh_SVlGC}sDJ={vgp$G1z@JIZ z?<#qR?fXn~*=-N%kiYsX62vt7o-5%LeQrZx9QpB+9xHh<`M6=D4iSb!uco&HR+aZq z%xA!3i1j7(oPsPh!tVhKQZ5m_rL0yBDobj}eK_k`>!l66oPGDczh(({CmfCnXdfK{ zRvKVQDeEK9YK2a`FmM#|<7g}TQdwRR45tMQIM&%FY6IXhaoUQdI!Admtx?3sOyVQc zo%{Ev1{qN)`QaKSGbe<}U@0ycE!BJ~duu`%83=(c11zj1fhAdTSYjm^C4ilR<_K$D z)?A~?5&X1dutd~CB>B|0S+EBsrKRufO-Z#lUtOeVC3oa5o;CE<4syfRfyGS7qLnt5 zhy1o$aIBH7&!NT<2S{C2L`OPOf;QPzT~x+ODktDC^0T$IAL{q7aZc4&Er4JDNiT0(tD&saC{vUWJFNihpu4hB zgZ853rxz#6*#iu7ma)jJ_tK)5(@be7>b9t;Sze~piD7Xi-=+EF-6^Ins-1x8B}OV) zES)6-rA2aqLR1-8ASHpNEL)!c$PX6!Zi=&SRm9_sc3rQiCF_Uzo4C_<`>}V=>)|0{ zyR^rWHv@99r12!rWcD~UG6y|iMja-3^huR8dh1T#SE2S#Fr45#_6gZk|u_!6w6UhyE9eX-`Z+P9;?mI8G_zB}Fdi|i?G+wW$ zb7aFZ3=Oo57^AG?jdlWzA#9Rs$gK0zqD?bNeJJ{`Du-eS!mng>n3C@jeDZ>nzm}c; zO&{`4i_VJ2!`BizNJ)38KKboQ8cR~!n@wcsCX=TA>yyp0*Lao1d3~C~q3d0Qx4?Cs`x=`szKa~f>59hXCE-qump!#+VcDPmTi0A#Txw4m z1fzf@D;)IL(@9Iiuas*<|2xjc?dqj8b&?vg8?GaL_F-ow1iz6aD;!rj5YbCcD;!rj z5RpTUR5+n@Lqsk)sBlKSwpG&N({&u3J097 zi3oyT2@xQ`MVOG3>N@>z)3wt^CZWGwZxMbc7|Mc;os5M3>3H#T5f zWMc!Y_Qk|-dalaWs-tU$L~}B${WK`)G?P%udJL`d>JrUWC|9$dpkbtUSu(3%Kg6CX zHLLSsKkGmYfS%Z2=l=lOuYb!CVeb8nlBvC!ZvFTnmJB?XSwiI{bo5CUetZ?JkIS}X@!LXbd7d{$E7D^#4?h#3`n-Xt{S z4z`5j1ClL;v4cSnQaC!;MAEJ*LLRVeZLEJ{r=fe94 zp@D~>95U`B(g!O(QU8mf(~{%G^Ge0STMj&r(%g+m2vbcWLKE9FPu zkQzOCeyLrV)b!x!)X~|w5`vg6S1L4pFrZpaHDT#r(oFpB8fAWpvhcI76}KW7sLZ+& zV<3Bqd?dQy%$A3BFFk)nGu=#LG}HL;J9T$D>Ey@J+HvzUsHCuTlnj~i7hPrpsuO_FIb zdbl2swP({SzAGq*B*&$~wT;vPfUY8Tu4QC|}H0tUvxCYMInH63d zw0Q|xkwl#1%4u6uIeto(OJK>rQSw>}j9)uanwMcxQgT?LN(M_bmNbN4)bvJcdZ znM5pWGa?buGQ&?)e)SvKQ}N25QB-ed!S`4a$y}OI?dRfyRLmw~DT#b(ucb}~9{LS* z@!v-wWJ=(*ILeYJAERwUbmihIzDfp5Tv{TE2^A-7el=7S?JlP-6YKGELKwbl`id}< zETlY-Tw=LiY3%y(0%uU#Vl1g+IbO!tz?GWilckQR?nB^ zzV-kJQ%jEY6Ux~R@`HdR**cpj87!A7gp3eN{zX`oqA0~{)CiBf%qFQ^)W1|^Ns zM2t);JUWz8V*JxgZ7Dg(QQ;$& P+a+{tDGw!c`<1C|XOV`K0e)fLUqA9)c)Y)r z)<{h}-%AC!7&vN4X>7zG?FWNA@MQFv<7TGX3w;doPgv5^%k5qG$HkSx_qYvvW4iHi zr~T!M|NXSACgEhPHMPGqT?6n|p6l{ld9Ff&8CSl-^z|q5mxf*`&*tIu?oo1ANOC2N z)n`UuRu8aenzP|76eO(Xsrt)%vX6wcjE{jqt*HUa{)wn0&R-xvAxz@Q@iV8>iqXQ}j1(Ys z$ygvzo*BSGp1A-+JwrfO(C|$rh)@zbOp!R2t!s==8!A%=oqGggdIt2bc{~g*njsTz z%i{{8g0Q$Lfl?76#*)|Czi$lByEYSTYW$`JahE*&YYSm4wL#nd^DX1;K*Hz06s zcz5RI>C#E4GC|u|%Wl7J-(f7$hig-Iw#R+Ls57$9S5Rc|X;%OXIDZVaJ> z%mOTcA~M4|bwvtCmC#sy#5kszphiZxGL#5ZXMj_w`j<;aVi;q* z5Wba6B?9tHAr|BrOEBsg%u6M-MsIXIaV0F7<#3(aTp}XR5W!N<&h}G8wwrtZPDf?= zY7U~$Qp60fHkMZ1SgBE<2*9x|5s!hT2#&@D>nH$iDTC}5-fDVumA~T1OvpCPbhi%e3mJrK%SwlLY@KFL!Jp2LY|-H z>RRZT%i%h;5m#%l;qM~;8|x1SOI`?v2WC!3b@>P3I_e$2t>1n6^hxv>6_|#Br!>p{VdN?$p4a|NT56e8IR>>OdtgEnTjmrGlF5r zGZxdx=G|hF!}mk?|F;}EF(fLPi6yQN>u2dF&VBY$9ljm61fR9p0{NQT7whVL)xC9E ze_mcB!@1wL&wA-&eIpGz8utaJGA59LN`_8_TXrtLe=$Trxzjh?#re{8)*re9Z0{*$ zTir@n`MkHYqn>aN=&!fk)<10(9s7js$wU-R74^NoXnMic%y;X_<)%5cl2UW1vRB}g zc2g;rh+b3HUV(*E&S!Twf1CInMswH3uBmL$~ql2mvsRI=r96Y zZJ-c=WnnU+8%}m{f&mW&66r)qa+>wcIw}u%_^DhI8w7!P@!r7$)#cM1PPhr|E3W8_TgXs=bSahgP*pIaB@YydiH&xqS`R-?(OxR2?Ej0;3Lbs z-m9<}kBE{P%F}*EhGTxexH6b~pnuo*ucb`&C5=Nn>wfl_j;VK0i^#zk^6RLcAz6s6 zT%a7`>*zORr{>Y|E>g&-v}EjBG0tn=F7E1OdEd$>v4QpSUqZtvytiPpZ~)~J-z&OC zN_zxA$OgG<*a!BK7B`o6R}P}JQ<>JP6EL!JQ@?VeoI4^61Gz=$oG_8+Q%d8YCoGoppa^Qp0_Yp~4kB33q| z9t@Yf07max{i`M#km|1H!1{$EWJ+4JukKji0v6!HqioS((6&{bv2KezuqepCo};>( z=D#tpnI!Cyb9>X*v%Ym-Kw#Pp8&td}H}XVLoIW^`GL;BaXN0kkXDq>x<_t}*HD9;Q z;=J3ZeJgV@{jDQ(jD*9vmsasj%D#Uh@<*Eg8*Ig`!)s5*7Vl0Rxj&QqktF!R`Jpzk0P#@VI-;1h?(hd=HO!*3xv==U!KUu$y!$@Cu z+L?QCDeeI1K3o1@{$rSjn|^g|ot^QzixOlgCB4=GzA}Yf4VLDurg+8rN-nj%spSb_ z1_Xslp%XQa*v~%`^aS8MRMt_+^wUtwN?bC+Rak#njP&Kd*UT@tTR-&#&)D}5AO-Jq z0cf-j7T^3XFyc;Y8A}x^zpqmI&SkT8a)0JS&KD3V{4Ho-{Q$JT8$QmzzW?Rp1T7f} zp^^bwESJvTnmK9Ccy8BT^B80IcKg}=`vRzZ7l;SrK3aF*xj!gcrrCO@!|sEmnTsbX z_Qc-a71w}yMR{gAzmpKE^miq#6V^4(^RPL#>kY2a}U6BXVNZd%6Atq2{lLC zcL&MnT*+8UdP1=z(0!r$zyT443}2}9&Q?|tS<^-|jE?G35mheY zK!L2hiQ_D4`A6r)t4LKclS2bJ4M*)WfHPCm%XOXoT%?1P_}n4b#|L5iIE z8CFmSJC+h)Ljs3^9}+Oj(bEgJ!1t`@VGi5pB-!8L`rWtpDLd>uc9Ji$LL}W(VQ9&k zw%tzeV@w;cuE$&$o2Z6#S-LG7*;)~WZQ1~n&+}Kz6bV@$nd@t(o=!;}3nS=z$GYVOdXQ;xFXWOD+ws~DWc&`$f{qAUXYVqIu z)qFg@-&dQiOaqFKB^l#fxBBTqKnY#G!j}Cf@{ou9_S;By$t@nMJ&x!&MY|T;jE7F6 zoLDm4+iovCvLU$JFtV$`!fsfS4J@+Gb!iTFadTJSH$FO{-{KxKN%u6zUYj>sEE~Rn z$sq-xl04ZCr;*?ND9s`{F`~jshKGZM8yx&l;eIB74ymYtpW0syqr1dinSt-TD_73Z z|3ZWjLC2Cho5QJll37gzkzx5xJa%ZnQy+!lSkG1!nldnz8Xz2isTlGP6@XfeE8{q_ z3x`%Cz+j{*tX=4tVR*Mt41TC4F_dYiCe7nsxLq?kp*OxjOGv>4=@AS40{dmHDD0eV9==s0muVD zVAy)r5QHMtUF%t{iE0klC^I7nc#|Ni)d~V#{1O3~X8l5_PPd`49#p7QGC&BoXPv*8 z4MzG5{HP?V5Rhkxup!S_fl|*i&>vYwIFM%}+p^(8IkxYxN;KqFP>SPFg+&M* zAVC{dbpzW4E=Wa%x*t<=-j1RsF+yrbGiZo<^rFU+2}GctsmI?p(u@!Sm5e18@|htp z(YyYiF@%30Ggc*W3Ej<>1pbyZAl|nh0A{8nz8NH$9xU65Y zq4pX86kscbJim8K+B>f?KW+8Yse%=UY|l}f{mU}2V{wUj51&dRA<7m zkY}pFkk5#wRcPo64vF!PngBIIYpEXZTYdl|^fA zbm21l8a1wZ>y#!YNq=N7Czw1P$aG(V`^LJ1O7UbXoJ?;yT2)}(WUkAoWXKheXUesZ zXDGsvXJezv?DuxJa|G1N1b{DS$)C0Fu`KTQ^)EG#Xdj>p^Cc9V@Vnh;Kkfh;@)GqV zgn7UT3|S9YSzV*TW&T#O^&MAMby=LckqFpT;0eLT56vWnGG6Lb!ik}!B1|bVg9%hK z7v{)2^bz9-iKt{05+Tn}Wg*W2g{hv3Mx2jOWcZmpA>dmO5CZ@N03%aWHvj-{b+hVU z!11x9CIM=@-@3az#w6t;w1gxm%cc#hntSg>CB>3}ZNwS>{l|X*L}mtzX5h}i067)Q z``zx|?%RLOdid?T1~lRUUjos+4g>gftB5YT4Kdgd=jg31BI>Q1r<_`?^Sz0-+Uwr# zP**#quj8;39r1TXlSbp=+1iBC@NpyqTErRfy)mj{@x%usaiM|W8we2q01yGu$N@kv zn7yJE>s9rywyHMt*vx%fS9eJ=CSyj|fm69ObPU5IG(Vu2IT~O-89yWc|3~|~Ub}}O z@V&il+>o`x-~avX$hI%-?oYlx_q0RKwqfnQ?b{_9g7Jw@KD!B6^7+zY9)42W?dg!{TuzgUADFA-Uj(~#oV*&WOaXb zhD&>`{pR1@Y@IT%E5no$hRms8m4|rVN!(D;8z>tcKM`3U^c+hoyGx61jpwegTVU5~ z?cZ33zwpB^Z@*yn@T~s@-qhu#EH>sqj`Vgcja=Q;{DN_x@Zp8dRpH# z`T}mDC*FK5h7)OK9=@qfn*Ws|t;F-{dY1lJpzUQfC!amK7_oK5Y&UNl(1{*>MtDeZ zkSB6+U699MXCFz(cy5Ge@{7ooZ5OxFTjmbF{hEU&$@!#ns}qT##FFl6o5eMf+y-;l zJ!8B3HWDQ}wj$n^I(^60R=eWxyrXd|G3F@i+fnnksI;{=)?zC6mv4K|D)s(%A?lhQ zUzn3nLm;|aoDmRm34{X3HG&7r-J3LSD0%&TSr2?ErNMtnp@S}br+@GFg&v#bhOz%| z!?wca*yY*pPmr>~e0O|rK0mpseL<{jm9|=*cknIpcE2dQ??SHRT%|fKb6krN!zb5I z8dG|E@Pbb1S9!QNar&k9%wu!@ZRPgU{?XQ%cXeUPww$lr_kBa^@sO7xw)B5De@&0u zpGBtZ%-?-?TDewkPrZB1g|nt_S+Z+Y*=8oOzjmAB%3a862i&CA+-@`Zw+magT0GL` z+59!!YYK4sro3qw-x+Xad;vvQ(nI25uOX`9kwp|+L|@o4@gE||nxmRLX*cq)ZF}9e z_B^X!ExP7vo{dmP-)0m4A;?xjz^T;-Jr!U3LRE#12RF_YEY( z(b!Bw8FzG>Nh>quSBEAj?xG6#MCZ(BAed4$4u?EU;J7bN{F(6CH?a{D_arNgnjNHf zlHEp%g+hgFAxJ>TmHi5u-58tS#f?*VP6&drr7HoDi%}FnE{!q-a@n3f)Kl!Yx23l> zidT2P-e_;vA(-~y*|mK>yx$h?rE$*gb~x^SJNcv;_nloZVq%ND7vkbxt|U~iZ6i5t z;QMwQkMiEW8qdoI`!#Fty<_k|axMG#TZp`Td{xx-zh>I;PaclX^U%+m> zzqqC4zSyka@watw+VpNWo{x9__nefn%cHNYBQuZc5URC0{j9yWrM$hZ%OnSIXQAwG z`whMUY>U;lubG!|N$-K4^VT&HCs-KQlzP-&WcS9XQ@YSgg|3^G#~&}1veW)Aj?sJU zbJ}Dw?)v(BrL>y)yj}SJSQhI?{cZYr)aQnrW!2FmR(kW#SXU_hOAmXpGyXL*b-s$z z4tD4ie6T#?yrq55){JSoANyL_k4E8U>EKN_v!x0H;)S= zyb|Vxmlo}cb5!->isg?#cG;UF*0zM?H9dYcZap!83+tz;=4)JCW5Lh4h}byHz5NRN z7m(_3#3|c(@-ilEjwmHgbBd)?L$YYn^iyYe`bX)<-=e8PG7WoN@(8 z#x#s8CtRVD@eQNO30KH=OuWxGW1Of;s@M|ohC{|IjGRt`g+#_IjGIn!g`je=NQs3& z(~hqrfDJ|l_IQrZ95)yq*lcbP2`#qEk{j=WYsOKfEOcyC|7Y$-`M;SL_*!l4q4L(7Eu;^AS07(b%#6n`6WG-F^D z3!B_H6OWn@<+1)EZ&v?4J2B7FXZHW|O6}FoDN_bdiEFd`L4)p(tzRzv&I(j77yc2+ zm7$=8AV4m-G&H%iJN&cn9o^ER5p&g?Yxd^bIpOj`eLmrTjl`OxsPYOr5 z!3p)Kd;j)R*LC(nij6G}j&X+s9(a{_7Q&UuX*4&*pH1JT{w^NI_6YPzRjNC@fm>jK zsQWzVXm$(t4<(Q#0*tq!NFlLf4PUopG-*wyJ@agu^iI z``?i^wvWi~Tk8m#B-)kN&8xB&|6WsT(DK%HiK7Xk=GMra$75X|V`HDGyMn4Pl9cNa z?|2`L$G2L2d$+^+w|rLD4nfXrnX^J@*(7;hW%Iwzgdw(XTSfcvpZ+!!sBXJzwOlXW z5QNh&dR*FeS~LIn>Hd#Z9{!J~Zdg-7L-W`QL?&01=W-md5nKFt@wc&O?fdRC z! zU_Wem^xfsZ%Ojkyr>L=VWPJW0_B1s&zSk>cLE-GKgndE$a0ho;m-5#ma2AiG5rkhp zhnljc^4jLt-ue6YKku5&v(hevaB`fvXf}4>AA-xv-HXjPyxDi6JU{dpO@wrM4`*=B9Z>3i0QK5 zrtd|vu70KN)t<^a*Hi<~m1FO6W!%v=>$+C#=&=95`KdCIaEpeAqI(`h%*QG62G&_; zcL2_M?utF~KGRL7i>j}60w)aDlOK3H99#H+qJPTmoOkH^N7{-q+nE16FTI#vKh1kG z8vjLavWR)O?)!*=s_mC&1%8UphcIK5)W8*El2qM)3=#$8H=$RU>%+~1k}PD^c)CNs z4)XXh-X(1wiclJKSw(kR7|9V*7cfrwkQ331kEP!(W)}}nzJGnkJ4d$vTPv0-C(Dzf zk2E^V*+WzrLx+ZA_|?9x>&kJ3-5$z}$wR}jp;VbWIF1?ThNELfqp>;B8>GRZWf;JL zw?(hj>H}^KZHVu>=$0v*?GY!=VLO z`8e>0eqx$9)pn>rxpU}j`FnUcG@!H_x=^YORVa13ep}1>63#kFtM`Ve`4RhcdILDT z8E+^vW~45vpq3RnP$Cr^T?c{*K!AK?<4)M)xvj4@>B(zsm5d>#S29&1$p}Yvw1ZuaJaoL z6I@CVkfo3RxH{<9VD)jDowKj#lUkAWEEEDxZ(M^x1D zQuiEb`6j15j4vW}7wdEV1ipyAFaP=d#syTy&inFoJf|sxh^OftfT!sTfH_UgEK>sm z(Ae}`4ekfhxit)Lf$Lwj+hz^MaDc(XDrhGYnmf! z8u3sKHNGoJoAaa23f6tqE%6-`p4CMivkh}G`ofL(7~VhGNv{kUAYKxf+SC$sh=3|BM94 zOBlJZXQ&a&$xbLTzo|A+6_$qKmh)p4ULO4gW4K!dq8)KJCms*Ud(vys(vl3ug4jqI zf9VRuomhC~RyZ*~b;1|dB2k|_-gjJ9WW&E%OH?&Fo|?`%-}NW_rlRJUX*lqSeq)9r zXYwCtLa2;3nGG`<5@p69QD*EUI*l2KoZWglBgG`#j3qe$w~5kYY^XB^mQypAM47QH zWJ+uyMwmdZu=&4Zy7NNyu59ek->7h}gxzsgkq!JNE0d~S!^&p2587BsiZEkE(P%8T zK^*EEQDzL18mNMqjOaj#j_7QjL9%Ue7NH=Ls4XT(;PA3G(}iFCxooOx^|?^3gL z2+jYq+~!T1`Pjk|pneRAsn3WqetvRVFqGo=V#D6j2YgyXCauVcj$}1bn-+b~iJ@cBH??X^^cgdExaARYq8_oQvpiOk_x0(q1e~b; z9p{v8mNh-w6X}R~PRoX(rWl8HwRO}Dssq13ug8DC0#k>DNPayUxDUSko+WUuhfm`8 zAC&aJb+!Q$whci*y~OBVZ}O}Ri!ftV(T{kcS)+;6fp4@{6d6;BhGTW8GFGM?GsqOq z#ulFuH7}!PMMsppjAx}^L}yFI!?mrQ*2Bk~B5Zl{;g>pvl&e(0o6g4Uo)R@LHA*vm zuA!XI-NpGm(xm8{j6`bN|l8>EIF zx&vsBpnX#r>O=qK|C&~x5hUu2X+*=ZeN>s#M2;C+h}~i*zz1%nuTX$cCmU%H$Zz#CS!eEl7P9i|aO;bz19pS7=-5YlvmbCFC&^WIg8SQVZizE|SwCo;eN3 zDRKs_M+mophD;+lA}ZYy73vBsUmz)*lORaT&*;O;QgRdqwXA#S>21HC<_p!-TGk;1 z#9oM>1t>)xna!cE7Mqh;6I+QA5OOKuQkCV%#jD%3ob*s0maZQ!f;?ev@Ie>xmq_=% zRGc{Ibr_xC-z?IkccX9-#`i|K9rP4hB|pa?1MlF6AIlDm6`B9~`bW-_pH#e%xS{{C zwyFfJQD}|&M$f=c&K4;Q#9XDeffwGTV3+^XLuL&jbbq)~<<_=$+eLl;Hm;R#*WrKW z=ae;K%jOIHfHu#EhBS;aoR$L|o1FHQN(;!HEkJ7q7ufrRC%B_dm?9^yGXj}Tghrh) z;Zhbb>D6E}s6T;+*GK=K&^82tgPd6qTL}{fa!@XwDZVMt91g-Y%mJ|%F(@Eh#b$uy zGPez`7s%z^+FNm3uKoXV0H*J^UpzEh$6XMv#$TX%#%$_@NT#g(D$m_z@G1)41`x^W=8EQF`z)$@HW);Ii{pw~ zWNy*MV${YKIRwO9<+zl_h?QKo{OL0S>s&}c%rA*UBoH};=?@H}ybwEAow`b&H^!GM z50#HgYk!GdaD5^uw?ePi*y3)kbTdGBsS_GZ=-b%#`fmv!d&JNl%y3@9M*Iyp3M?#WZW=i#RKyr|XKLZN_?E4R8S^Z|0krD)*1Pj|H} z8`xQl1CpDO7>F&QA8k#cv~7RI<>*ok<2w#9wPS*5as{zAruaEtukiB^38g?@ZipfY zfsW|k;rEGpzUgBoS)WwXUAIZD?WVR)vLLoXDKzlzIdPAoIr7qDdnIRLE0qF3E}T+; zToP&z{Xs&6bfc2dp3h`A9f9yAcMM|Q0|#E|PJLOjI9 zAcY(7F|gA;jY&Av-$QKzHAiT;m3m%;x%60Abx_cMq z_Kad;%h?P4cC^*O`8&3xY5pIa%{!z*1W)N&*>$eNL?@`Ljr=@yE#9S6QY2Nc7VtL#p zZ_t?8SWpD6AOe*?QeXjOAaPD8Qddrw6yG1Qpse&NlfO^5DVd$2jYLr(wi+cY@HO*L zKa1ALuZ^uz)QBxg2?4n>MFZs5DW!p|Ij*OdHS-SMZV~skP`n^^uAU^e|C+Sar5eUH zP7Cr8PoM_m)IkGbqYDdyhG8d8ecUPHETIv6F;#?ELcfcnL0RckCg-2hhWl;JY`Ced zVF`%5h%ODvW-I7hv_+oG2(eW$0U(#hD1cl-W;F0Nrw3)GqyO=fag}WgV`hV#*-9pY z*fQ>F*r5CL!>Qg;d6R~^jnjic#6740Ie5?!+3Zr04&2wTe33W`{&Xyzu%_gnC;}cI z56McTGI{l*ic58{;45x9wt3ksVgBx1|O2&sqBy#e}=R+GZb$(W5TlnRKsQb_^iQd0xK zi=5Fd2t)r$MTJsw3BSxigV_2fsr8tnOEioFTvg~qJcSyNQwj}=jj9}rP*FD^ z0f|YV7tafdMTs1s5UWrw0n$fIvOKBP_h;fGE?i>RLNS7BVsvkT zd8*fYb>%E^#Kk3uEg~UuadZYth%}HxBnDpKjBa__*&>3k<)NvLxQbiSr5eTrE{c>Q zo=6SIsgVZ9Mt>c3#0}GVMLxj<`bzP`p^)POKY>LDgvm;zGT-yQS2xpBi@OB^VlO2} z11p%#Ti#}kG|0s<0zfXtPyo3_#uCWF-R|vapLlfQ#fz<3W%TNy>sR9)ZA`B_J$2~J zNDaIJ7e}HIPg3j}woXShKt+#5faePYiiQxo`kWxtNl)aaDBQ!3LfZq6^wqH{Y*N&h z*OfDJ9&%#SM%9}diNuzg5MC|UU2lE3t<$xMew_I{mFITMof6SYkYSeBAj&KkA;v7O zLZ(^m)1N867_nuPs*!jiE3pA5rJ}p%+D($jLc;YFRKX93fk^yp0r|oC%v|*KaC7^G| z#ziFYD?$*QGD#u^5~1FKcm2QDHz;IT5zhulEL!4Y5T*0U%fOWo?4Gk+uvd zAmlnB1&|8~4S`&hHU#b?)oiJ;TE^AJt~U|_8C=>UUfE@oionxS?DD-%Q#3%!rpz*V zLNrK0P`SZ{1LQu%-~5OSfs0^DsHv$<58Wzi|7Z%8dKscN+q|dLb4hf?5RpU;#Z1F zyU3}P24-141cWClBNzg;D_^S4t^?Tu!06IBfz-E2_H^LAThuNMB#K2$hTjODv4uy5-a@ zHWu;1DL}3{HI`)r(+Dxbum|*sD-nHoJZK7hA48=_-*baTk;4DU%A}@D<-*&{5NW7F343i7U&N_et^hy~5CQ-M05d~WMgRa`Wv{eiUTwNE1<8*ET|=u-e+T=S0fu+4FGpd+PTHH;-qpZZG!mm7Ge^3 zqe;aXsl3KWLG*ykBaI&pNQ4-OPke@$1^@slGNKUzfI6_=)jf(fsOh$YMpw6uxFGlpWY{t36taxlP`SpJWMkG|I7c6K0f%hE3P+C`Fr@|O;du}if?@Ii};;t z%wBx?2JPMVNAQjrIR2uQ7aN;D+`d5g!EWD){jtS<2f!B}_;_rVOKNBMR6iB%Z4CZ$ zF}6(?^7VI9J~F?a8u~_Cq}Kevslvng;ZRshW$XNG@&<|^w*U69%I5v1@@?NJS3mva zm9K5F{^N$aad_ND-mcc`25zKxg)3iP{EbI+WU)oO2fz1z&i+Y!zT*D`x^(Z(p5aH2 z=C+EXK11vChu~ef_}*KqYvnSpn|CR{6l{ZeSC8)+&&o9?|v<*se^~Sha>70od^E} zq15;}y$}4yBM{{`u^G zII9!k<^NRtV|C~H>_2##6RCC7a>r?LqXKdzh6KoZJ6ZhtpV2(I4KwECuitj{6tEWO`TD^mOhQ(}q6sF5Z@Hr9)5*berPT;B}#7>u#W<*dq z?=pIY(EF>o@8iy&@RNscVPEq;_ImDTnEBONeasx{Z}M+Y4;p9L*x!2w%9Y6$DG0<| zrJaDfDlEsLJa6UnuxIceEZP48`h*4``^v* z^xQV|KZ`-^G|-JLwuEV1$w7g+lxG1wat!eh>3QDOL@T%|hv`hD4I}jDh38Rnu4MGH z-=qy*PpfwcTLV+nYz~vLB|QL1zgCwkqkQr*v>+_z*ujQSm_RyOZR|1H+4n_mewcxgN>te+Kv6<Pf_mH^=aS2mA2o)0`6^?G0M5uz72vq&2b}Z#zMB%G(*X2at30@ zq{K_Ybled`gs>E%w+~eMWe|O~u@Ji^g?b42~CmKG&M)5!-wvv;vbxi;%zDGl` zjYNi5O28~|mC3xTl#G5QW`zq(=C++x@Bg7KTsuu~SljN+0Pj}Jn6|w*=1w!*$eWSP zW~weI*;Q^pY^~J1dW6`Bj3@-MV7x^7N{FoR283OIgUH!G&5@WwoclmJp zcVs!BM@M${Hn*7Dh&!3Aedb%{HuwNp+~>0c`U`rx0FnWYClgUZh8uMR4yU+6Am$?D zU&&}=zesDmo;3X(`!$8X{?%yT{#&Uw9-&_trV;FaLs9>mvs8Y2HGmd|;*^j>70NL~ z1SdiWdk-!Tl!P-bilZN~H{Y6es+Gml9MdB}H81pFh-OvOq(h6pR@svP-e@(4E{B%y>eIGn%gF;?}*tK8JQR|0gUA$v%`(E&d z$07@@BxZ;Q7u0KJzkTWaUY|<&J9^%}njQ7r_8XIonT({8-wc=4m-K40B2#rmVJYN35gzf*iF6M*hIj9qW_t7qo!V?I+AP-d(i3XG+p%2?@C%mXvN z8@C*)1HcdA-5_rSY#K_8sejTjUyi^F9Fik#M%$V)FWGo)C1r}m#ydEd88}wQYKM-=L2P#DZHTRr8xUI}HBCBe+xCQ{?Xjd^ zm{xOLZ&*qnmAN8)R#_p|Lem1Eyn1D7y&H8@JMM zvF=rrwd%w}EcCY{B<-(KI@)Y)+j=5W{b358!qZv`uYtOXmA=NIU)a~ew70ExI7}H? zxJb-cvCG#v^cri2ne^7Drr&)9hXL@#_FMHo1MxN zL{jWn{h3=+eo+-mx3|LzYi<850$a z6~BD^LuoOz{D#rUoE4jVjYGdN<&xJG7mW{TC=C@T4@^gE*d5Onzq2%b4gVzcRK-~v ziY4=J*|9BdJk%_HXG%8X2}w=)4DBHi4+%Rzxp;MQJ5em;_7}R&Pq=3^S+gZAZ;7wEpndaG1D4yAw|TVFN=qPN&fL1FbY*E;g?*!{A$52nWTVfnuObvq-y1HwqtpYn>G zjqE;%-LYk-yxWiGVLRaEzSXAD9le&H5yR=ryq@m1%HHQxhp%HX#y=L2(uy>Gha;5N zr+E)1>kuoRjy#<4)L0UA&2q5u#89%pqPQ_9v%)``lG7)S0%GyX`{zUTPL8DVzF`dR zLH!6_2@bY~TDf+o#ShEZzCKg+A14xx6~BD^Lus*;`o!%J8}^~Jn6x|GJnFjWh`D&E zK&f~-LgI6x7kpc3EFoqaYHI!*Su+}JU9moFJSdb5uq1yl!^XAXKh#3hdq({d75cAg0YRmBqv0ev4JQvHjNjCv7uL3`xMM`J(U^H zLzppns590|MYM&j zlS5q|`PxI}qv3@PDtpc22i_dJ{nV1oGbrV$#4*JlsSQzPOdtx3ZF<^Tp%8)RJU3bpk^JV%W4GVhUwMY7oG3o}a&ehdMC(E}9-?2^1mm=J z%9vt)s66JsY}Z3-vDAnBJXE0cJRPBmC82_tpw7%xiHgCYqFA@1wHw+{riY@G6^jm`iKrpt2j*Vw_E$)CcklFi`jTlC>UT_+@F(C;Z)GWcK^v3%i22$*Y$rlqHVhHzKD!u zg-$!2l;6+V;(LN@fD5~)5iVwliem@M#z*uUJ2QvjQ{s#8q4AjivWywC*-`9eo6c^? zhcsiybOMY4qRf~>&E;s3rDMs>Hc^hURoqb6s;Pm}QJPLjSau_{Uh@fWz;D)^RAsTB zR|+Ej_Y${lww7|7p{5*S45j7qI#i5vM0_0e!)-=xkjs>#j0mFRm>=ddipFd++llWp zT=(a=5>t1K<)Oovxz5a#ij2Xb<1)dPU5mHI6V2j)MPy@~pbG!+Q0|=1nE+=Fi5+C| z-z0&j?Hn9?u^9Er;*rzY zX+Msy<^#mZ@WhJ8B+@T5klW*y-oEbMrZw_-4wlB3WBNqLU^PGZ6)k&wa%?;(l>Ns* z{K;4^9TMqu=lF1-_+vi-$6P<3@<28qsNU|qgO*^ngmP`6b~>E3DrzLhWzbQq_VaPa z54IW0L9^5B9rq_*@?jq4Iy{?l%h2OM*G zLXgtGa1R9GDab#`J!g&^UB{-C(O)E-)06g&Y4u^cD3wuTD-%x{1i4g51LDlNzU>(b45(yk(+R@N~9#9YYAffC%c{qk2_2xNh+WC4h|l+`sI z%E-lW1VApFnx>knX=YYIxlxES#aXFn1G83jsbG@67W(EB>Jd6Y+^Rvy6igjzDaqegqk@RgeQ*M$3UY z)8wEH%jU|~5dg$oNTGmoB?$qLOR6TmyU=cNgWhsoU~;F>2P11n!Sim6X4XO4Vzk_J zVX>g8_fr6*&pM8xI3|TpOpxQ5u6{^g7Y9t_NMjjk=T`;zpV`96$?h+5@fk$KmO&13 zoi7LGOp}8KETK_AY?THI$d?)sAYL4DCrNa*yO6$Ig0r+|`rR`>IfSf`Y4&}_#&9xT zvS{T(K#*3Q2&4KWbsG3DV}T3fn#--N>ijzLG6$ z9SA_;g+6!I4*~F|DROJNu2LIpB?v&sr7H@Mi=qf8UUPEp-;3#JW^0srV~>E&nOR$s z9d|Q%8ZE?>Y#}R1YeED|$9#t(NQVwNU@4(EP)A%;BuhzqoRISVu^?^ps$BUQ=~6#< z+sd-Bg(?7vSNPo9I}gBv29-Ah+p0VeTQ~y&xe`VKTtJRs-`h zwS%4>Su+}GUI>ZIdRtrQw18aRvt!@}Xv|kabg=6RnfQ5h95?(t@)CkmB0i>&c6n8> z{a*HX3-J+_IswEk4)R8Nax`bT9Jyi0T-XvIfRJl~6hJN&BnEP^x+wqTGQqq|Jy_+S z@x<%Xyb)le6||aiCA7?>UP;=*6AV%!N0cg$l8Mda^bB#Fu5!nH95)%7n+noDuNbyf zb;ORgxCtQS5>*ZiV+gR3H6 z#Cz>~?)6ohuQel&Eq;BB)p3dja{qkg64?wj_BqR_43dlgY;S&i=j$T31;6n74x9h7 z=`1AIW_e$#p#Ht3wE%tmhq9VSc8q5B+G=;oj6}Uicg(7YK;@`6>e9J{K7mDY_`DRn zq9Bq&QHWU5N6Uw<=fTRB($x2@cSld;w)&lIuQ-3+rb_Mke(3;g;itB)FP%g7`aX$LapBmMq+4P+ z5H&_q;%4#ajciLtA8qBdhtX0jM>%GpXfu{kNOGB%v^oRWQbzbR-_14ju5(pIh0tyfr>MfBQrut=`@TGMR}aBGMxI)L zjoM8gf~oXkHb@~Lwn!AaxDkX)(mffUrGiZjd2HMMr3@?M-v zOH^mArWJ_QlmeuqDO;BS9(B^C92GK%$G}g@XHxp2Lo^i&>@R;UPFj%#NG#RxG= z${5Hv`3aTl3_#F8VU;&7{H4=>FVX5#3$f8)eHCeTxy9WbbUtwFyoh#pn#J;Wy;T(P#1!s|Z;y~jMV*eY0r zTMI=n(UG~MvfK+IW5SEgCf@!I{}+A^?*=bdi0qz!|6AT_SBL7$xj&-$hUqTVK>W6T z%P)b4?eJ&_5L@)gZ~sr7@h2j9kM;W-3+uMX8Mp-=uU+GdcJ3DV2}TfG$M;{`|84qm zy~vhJO60BW?69pUu9HH1aptkbOSm}$RI_r)ohKneP;kTzPpQ`_;zY7CDPj1Gh>I_0 zy>O|$_R9^{N%I!=&RSgFRP|kWt3fl?gC};VTf>JN8eWQthnFWT*Ba_#Zzt zI%nT^UK6eGFVCohR1!9}t|ORmt-_-&A@gwFwIN}PatYY_2pf=VRu_ag$VC+%z+Hb2E46vFhq4mKVHzPM{D^9$ILs{;+?hD)g)b9J%w6*J= z97?nGS{@vSqP1GS9MXWgb$OhGgSxeR*&799sQj7R9bkgWq;4Hoa7e(E007Vk+{_gK zYoFO}*U8rQCF|LezB#AqZf)X_I>&8GoO0X0UgAC%p=}ZfNC4zP+d!a6AofT?9!Y)F zivMk`fo?{-&Fy*{^p@(+)E{Ts_B4u`S^sRN8L)f-3@Hc)1W$GYLE$1CpF~c6Vctrs zO6&Re#eD5k)x6iWx$Err>zdV~`jhKwPCI6x+JB6{?ep5#%Dx3cs7Le+nL-zu3g_VqV*H0pcpc6Ow9pXW8`7FJzPwi}xo+`Pb-!`xb0v%Wej z8w-A^y#`))Ud`2O`+DHjs2!W^0Ix!dN8LDGy_Vdb%DkxBPq3z%4&33b93$v=zUQ2G*g32)+JGL#YQKdgD>nnG?|5^$ZD3f6AYw4WzuCnspooj8ktuS0yWxdXo>RCH3 zpifi*e6c|r6yRto6%MjQEi0u(eTDCRZm{mPgFjH%{~AYbI%WnYs6<7UcD7Gfd~pBm z&HwLIE~eL!1MgJBB}+T!7`0z1)wH%hXw7l(8vR^Ouo@U)*Sf}~di9FRfr%HO#%I7sQ$t!pg?h=eOx37p+f8Mp1Yan~oc< zc;s+pgbpL1`F6Ht9NcsP-cS0rshf5+x+?X|O=WF0HBZ{2@oCs!;Iul9elEGfr|&nd zr|+A_(qeyq1NH3iG_yHE{&nRdwiV8wn#(K0suPJOWu>7)=;-gd-tc}oxxSUvi7IEJ zfH7F81*5T0#AcG}a?g`iPz|-S12a@4dX`m;&q8QO&Ydb_txP_qW3z@S{6gQ)5`+Z3 zfB}`Ri@Wm#Nr~7lOVl(xt<<@^*OW4Cq1KR=GGFOo=#$#{nL?Sj$TGInD z(B#0FoAO^kHvZW4wjYiJ27>U&cak&$X1u`mfuV~pKYZML#BVmqzIb-A^MlJ-X!AW{ z2l9D2!ojEz8J3?Id=mN_%z6O4^%ETW0k_FdQNMia%q{@4f%Gg4%^I$Z&uyNCOF|GqBOXkt91icc zbVO)?%^R5B;Dg^nk2W&xmYaqxcrFaSgszlHrFp+5U0cHvY6Oghec!=R2`Um51jB`@ zy^6Z#rA+#Sj?Mc@v2L)D(Ae{v3KCmOVR9;BrR>HQ{mH?m?$-+|mn)U^SJ*l7Al$ug zb>FS0(x`{;b3dw}=c(!`Q?u9~9kFj>{~`v*z+9(dlvBN$x!(G^@$a%XvG9W~T{j@N z*Mjd-?7W5M`g@!hgSD}au!qXn+~)rNCAxd63M{HDFYUGWqq7;L4c>t9eC7#=gTsc~ z3oa1=4%4t9L^?0QPNWdgK_A6E_)qTK?Iq!}@7}%iw?{3kaIapfqCCsG55d-M)4sm$ zJWChVw}tF_;?ckF**R6^bBQVwirmL}d+-jK^r5#EY>xI6u<U zUKW8!4)bTVQ-IL5Z&!I&=MohDmt4-pJJ9U@U9Io5?OHk9sCfBA&n3G!=Q|AcTkP+A zK9p?mRpI?|U(|C&rnT+XOCRg=vzNb3U&!>3)AbX)_+c3&I8hkh`KR`9K523l0XxcI z@7h?79k{%C1fi1ooOhTTi^IQFWziiAQ#+BL`mTSq2Zof*zte zu~<+cak5Y)gR!*&*tj0sN?N(X8jY+84{VS*DsZHUe4$igSS+ZX(_VYpF>#RuX01q)vDT4X!6 z2rYUw+`6A(oOvuXSo0?m%3~Gw9qPI2-~V1cH*b;UPU|+nTy0`k`q@4GW0x$rjxzh5 zuH1M>*YnX^%55t94RzPoM&0a&%Tkzj-s|T-_oMJn^x9}9$3TMhSPtb$m$K6hciGcG z00+4?_MEMWpDkSv`0%dHe^8)v)@#7}8JO7HMt@JoX=%%2ymG6qoM*#&&{wZ%oKZHr zm7Bq?{#fd-H|*DWG-^uIR?ALyd)%><>D0@m+R$4ty|j^64yE~UXT#G2!u#%Ro9610 zmNRq@RUMV?UeiIZ)6IKUB`sY$Yf9b+MSo0FW7dB+ItObyf^I;wvDa|s(I0Dk{)3yI zgzI^?YTIglDg2wxAF3kDtFqOV&h=Rj!2j*$*E$0;M{9_?r|-6_pKWUe3Ybos&my1vYRr(rEeeuNwLrf+fZdNA15tm=-lSG8+l(S)k@ zt1Fc9@&~_{UkR&)-=5!v<(AEz8)2-yU$eR71wGlyUEmylxaKx*PrFB zzUKNT|E|pMzmebswH5YUtm1PlNFVRgWewj>Esa!0$fheF+N?j^`m1|r`IBH~+Sv1Z zv70t-D6rqaR)In8a&OE))qB2U*LW#zo2zHteD~cJ`=yX)Y5aw-z2K}Vd3CAY|Jrar zYp*#zck>$*28*|FeDB;WZa)N%|KINOc-kC-9L9P{_s6Jj{w3cLdm4Xh)T1t|_hY7C z@>RFvEdH)~UGWAHJ-i3~JAl0DjQ6=F`wjhEdi>^~mOg=h<=eQ4T5E#;NH>7UiGLOU zIhG=dQ5iRM{Ogujk^eAD19vgt|d37ULwVIf^*ad;S9Ya4BTJUj#| zg}0rD>}+d>U$hw#O`Bj}b>k-M-iOWUH&blE`)PfZ>g(ZDhOa$DKU=PUWuv?PW-X5= zZjIVgM|_mFSXr(pL%Iir&v4-d4mJ)RyY0ECM%{v|@+sdE?BtpCX{xZh+YlY+mA&4h zp>Ie+RNguH`2ycYp32LD1M!>%6Fxalw1a9Bn{%xsLwhWu# zdn+bT{a0)3VAh;a--a{;cnF+07Qg*l_r@KHv44~O2D1?Aeh1V0j2&=1{XGy~-zM<^ zxqGyZ{D&Jmiv#?xJHjQ%?)9&?uL#MsgKj(Y2XDK6b{%kQ?j_JTj_pec=JV$w~Yx4tqY1D24Xu8y(LQ&_ru2P9E1JWxJB# z;Nf_eA{tqub`v?gW$S3swCQIJY^>{R@SRo_c0a)DRpG@G@|L7EYUj$DUssA%-_x%} zcsVj1aH1yus1D+1X@M8O+3o^fs8BTWA;;W>xLc2J89=geP??iZYY{3k{Kd3Z|V&O||8@b*p0h-b4ug0RQawNKmA zP3yC_bH{b<6+BkU&6b}<%LH)+sQ926BvwnD`60m) zkHx*ZOZJ0)aK(B}h(9>ienBuKmG~?%Oilh6*Yy5>VP5+WY2lSH8s&SJShL^yTt7$m ztDe-&&DA(K(V1*GWo8$TUgHuO`Et&Y(dXE#eeugP#Akc0Emxn0EoPj29B43HFBiSq z4Zi!$r6)#3hr;-cYwZ#y6xyT;j?^&66)Y=_IhUtf6Ys#0!b@T%aSqlG16&cJ&rETwd*B zpXjBr^!zPnA8}3e{~Q>9TeT2A-L9}>&S0hIH``76IkVt1)Aew;)Gnf~yfewyn^B+iLN zT#nB~V`_+bOYTW2ec9E)Q}Rs9Zv-OxpI9t%Rohy6YHGTATE1m*pz^23CAxv>K|GnL zv|Ls7-CQkKkN1Du;B=BXZ+j8XO|&%zv6Q9Dz54~D<8$gNE+69t4+JL=21Mxcow=7Q zQvh+?U3~D+Ro=QYYagMgZ@R1R#82Hg_>H#nY8GyJQJH%!xjof+5)Nn#wN4xsT{*|v zN&Vuk9W1ctrr<<{k;n4WDGb}=(w@U-Cakdb0*%}_#4*1xP%(ds})~ zYRv}6b?u&x!`odVU9QjUtARCiOIpHjuj)I0)7mb4DpRkw5jJ|dovJe@)Y}a2IC3yf z1C{}XA_@RY;}hVx!gX$hX_EK^-@n=4vu4V(EA=BCW&{(F6NjuSL8sv_r>QZXnTR7) zm(Kp1^BkSIUFVSr5``EJHKEJc@w6_a$1!X7A0D@f2J-qJ&*R)6qfAl_Jb5VUzVQqb zEW&Vp?Kk?%gFSaS(Ki|Fxy_I6#$b(g+OOxV{@hHyXXS?HOSU%HL#3c>W}Ip0Rg$wInXLyx*Tm zsAS6G?|6lGzur#o*Sqg}>s@!fVy*`Qlv9r*2zwR){M?8{M<>6tX)j;f`jt$bCx6p; zyRW-W`q$U#NB^S`dq*z7-u2eI{ne$B^3Unv4|dwW@^bxeF3Y# zpWv{*@h*PUu|Q&E^);T>!(e{QY8U;ca_7!|wlp92(p^@@WaG$Dk=$tfHv&anKALON z!;$Cvt{fl3pKI90kKALKnElZTvL}@WQR^xgL%b@m7-Ygi%w8{dNg_XgF)r z+#{alJREpvcz3OEXW(qJY=&L9#tl~V4jrWdmX+(yGk8c!} z-mn}c;txAqJqjppcQtQ(H5>L0uF%IYASKY{@d{|;)Akt$W8|2kv9(Om(b05F zlaXoYKI==yexZ@lI5O1sI(s#LY4?#kMMvvuqNDJ(O5sac@$Qjg9pm#VQ-UJ|Z0Y1E z)N9-iA6$!N;H=3s?dJK!3xb zFL@uMgDb^&i5s@tpuBWmFo;6kS^o!W>-46?|*^{H2N3OY+CxZcQjhowwX%>xQ_Bu*&L6Ti|Wr2arr) z8SmQ^c|x)t`of-FSUV2l=Uq2hdLb_2M=}#9-c2seQH-AfM_0id2JGR&cc7++2b1ZX zFWiOGxq*ap`U13t++_Dd2em3HVovli`}ssa4i7k@#Xs+Z#e^ina5r#{T$gEQxf84y z2M*WY0(@E{03C~;mw1*Kodf|>V>1d#z7Pg36WWmh&UHt?2h1s)(hY}_oUM#20xKn| z@tajP(7NKUH0RzN_9<2=nHWH~$NNkHB{GBSwt>h-dmGTE8}NDW?b3G)v5i?B4o;|! zyP3t=*yq*lgT)$Og1&SeY@;|~fnFWtI4%)XatL?{ln&n>Jz=?9ZqA{ub#cH%uf}&= z22Ly91<#oC0fI!v;S%ISVN10{3njqqs%k@@(xNa_S^W=A1rmhRaD>DU32NI82p@M4 z*6k9);XL|W2~4`ncUx6XKCsFdcyMhMM_)3j0CQ9VnViJ^P>qSPp(2uELRIg@X?6^F zDth?O(~Y&Yk=htAk7d%5rX5Q}niyg%9`B#-5ymK8(g4%tkOcP)i%7G5Je*r2kj?vs zdTgy|^OLJ2PARnK;Z*gMP&I0Q6SUNUfv@;LGTvbT29CDi>=q!-GU&u@&7{1&k9Kqx zAM9_5e1+P9(RIBzVVZyQOZo^Vs06TBYJi%B0sSiE0OWCr+`!y!3@(BRhXeI_EFOLhntNx^lKqGAPueuhRv^pOl=7vyQ#9ZY z)Zr#2oG=C~z&q4+5D`Z!zK#W-Xh8dFOF1_ zt1ahVE*?%*uyYz<+5BiPz*$-r0-r9yHjj?D_=FhD&B4kC~cqmLzAjL~L_ zB_L--g$S)br(js6N!OB6y}2-8&=|cpcRRj9i=ZmXs}xudEn=T0!BU|Fv27E;WuWwZ!x$bs9bc}1@;JtI1znO{ zCaD3jPFh{M&m$)x;&l)O&;cQgv3=o`UrNwBM+pX9(3GIB#JVJ|B`UeCXL2CZDB-{p zLY|WXw*i+3eU4A0Bp{DF(m8XbH1iOpTJ3sWj0H$5y1)lg=t^~)1hdpzAx=j39bmEB zdn3dbUz2?%DGMP+F4gP6xCTl`SgHaff=ZUYH_+)|;0$k%$QUW#@Idcg(p4>O60fD> z5a+bWRgP>%6z^~(ZGg7aom5CDF|I2(OSRu+(yA?O8n06FhcLZVT82tTU8=a@0%*H% zq0j{WgG(C!86M2Fyl&dlm$D(uIFCgJ zs!G&dLllNXu589z137R5*98zn;FW-M8&f*3Q1xi!m7hPo4CHkyU+rU+Xls4bVLNN4 zu%EQAOmFM{l0R2QZv6cVU)O%n-7%GO^;A3+X4QOZP8po2zqO%ZvQVXQu}}hp=*9o= zTmIIs7G$Cd+gb^ien-?>i7CFr+?^<)(YuT3f)c}hVaX+X?!dPpSQtpc43d~RkpqCW3yiN?5 zP~jLcaH4@OYc5HPzi2heQ^N<%Js57D22^l}X$qLz$`PP(Gv>I>TM@R7rEuG_WI72% zjJL)|CzqiQ7%y{{YO77h$1mxpRKnd)1kjKpmo~jmSl(k28@4^X0sv?`k4`nJ-QzRk z(8tDWoi&Ln_-4QS6HX5U7jZMjfEccL5DY;;0U6+cCv4JAYb#8WS`0`wWV{$y+A5m7 z!(9A8SS3psl-%wF8(qB4U-3J996;cFXgfkFr6DG{{SsKE$xhYKD--8>;41eb#sOHu zEgw#_LxoF8lG#|O z{=Bk!2eUJ;s-E%C5~`=J*o;jzIdyEWvex=z6*x*0RCZM1VJx-8EbndZy1=GK%r+!M z;Jke&(;Lz%-&FesL3@VwGC-5R@eApRo+L9i@{B zdMPCxHcz|P2i~y~)y71*mWYls!`hSGIP}{BeSsa}x-A8Qx+u$InUA}%({~pE?P}r| zkgXEmJ+}mwGn+l>F%Hgt(r4$m&%vJb(xqu>v#PDx;G9dO0oy~K0j2AX>6Sd(p0HU4 zLLm46Dch8{;?j4L^McjuTA%GWMzRDrXqN_U#4wl>5(Wqyhl2A&NTx=ckGg~w%QQ^Y zakOgNaO`Yn1TS>~jI=%Ag1}vhGU_-={Rh4a);->(&CaDg6Ck3Y8O&W?G?PJwMZ zdxlb<(AxwhJoEQM0uWDkeX|K14i_LO8~n%5*SgO;>$FbQ4!Ci#3;+3YF{TcXw&U2^ zY2!>G+ZP}?jt~%YxDTNCU<*Wa#B3K*p{lBS0vEMaJ$*8PLDG=COe)f;NfpGDQi&;L zR3lB96a9D@%}d;LA;3NsQ7dG!u|%VZ<*eLW$1gb+eTO2N2PXSUh3%QaK_^WeF~agb z=^m9YRzqO_@rd9uKypc{ROb@8k#oB82qcKUr62M!?0!WcR!zFb8&5`sn2E1dwU?rsD)-P^AVF}MMgyd7Kd zTu9kBxNlqcJtQN?P+G;evb5i(-YH)(Mj3odK_GseZCW1a`rZ4FaEZx*0^-8ii{v1L z@>#NVdF=V{D@7XRQAFB05gTwFdBvyH@_jn!KVA(NieN;zWVC7P^Vo2Qc_S47IMSBu zK=I}Aw&PzHo)LFIesdvdLr z*J&0Cos1i7*&bq~LVVvr;CD+EiAd#U%Qm7K(W0j>%zuvHVnFr_shbhb`Ee6u_bgfZi`GoinaywH#>H@PtZ2!e6e zqkAg=@~s!Z3mX8>5Q0D*c;Aq1@^W<`z{Em$Xuq>abds_>owPu($Y&33Qpi&MMG}uk*`^DC`I#3)K)Ns7SF`ssx&a69g72FQ=+AH5P>mC6l#K za_|L&=tG9e&diV$b0 zQR%It>bEItf9rEfQw=(9Q^Sq=yT;xtx0je+!_A4GmC42uP@QD57Ai_<#i7Vvt-z^o zpU&$4&n_FzO;5+;0j8(|PM?imBY*8)puR24aO00-sK@gC;l)S?e7wA#Tw}`YGbw;5uW@0Kl@P2EKvao$?~F zx&a&r9z2fQm9<9nOt#L?%A+4o(|na!W!n+O+zYcpR6RATHaMa(sBzxxP6s%tO01zm zzho?!y?7}JOH_C^*^r2jRDcOhK6ST7-hx5}nyB6kmmm;er29r0hx_PDuXL!KK(^iZ z2syg~1PS-GsPA_VrG2fsO%4GXL5N(e%6%|1MF7%7s-0CK7z-*xWgG}GLUobF7YnBy zEex4t7E4RAa$Bn47#4?0|I;%ZMiFVKt!q2#scyO!h}#UzQIV%KieW-k6vlR-Pu&;I?(d6?1T zZf(w=c7bxRSlU1B1=#}ARHCU*DJj)-SV0&0lW*1!b`I4`Vs_$xDm}m5&Q}SF@qs6* zUK-(*=_~054C=olr~Mu)|7c#|iXVShTS<+3*8cgXplKCB#1fDDz1G~N!0|a)%qhUU zRawgtutdc&ZR&(*)&inQQNrnw(XAu8`U5+JCS<}p=qrvh0l)%5av#73u=Rsx4)DE* zV^4EKk8G{~VjZ#R6#e3dsm7mys+v#ta`0HQ7-dA2W%@`50!L|~$FC}#kD5tkH|Otx za?0CXDJRh|-p-*GOH|ihUT#Arqm0H0XsEcZDsoE}U7;#xXQ2uW&iO-SoRj^`-wpP@ zjk?nmQJu9cbYK=Luv%3*77Y+V@CBb41bM_G$$+Q}VMCM;4^Av+Pd*9{)cJy6!gw?~ z=D8c?pPB`xq$QGRHZbFbZ`s&Z4; znWK;gny67*B~-Ccqlrvty63$R&;ZW+cR|~e8iW%D+ngXcDtq5pmpY2>%gw?bwT1}( zgx*v@8)!r(3`-E1djFJf3{Y3!FwrtCSR%+|iiLaK|NVtb2>nA1+8|6b`Z$irh+zfg#1N|i;42E)u8C0|e`u;Ga5Z6J4`hw?LRE8F(xaWH7}-LO=o9_C|(Ee#N&BEyU&?GnOyu%+aQ1R7agQj+nVBnb)#K0!hQ`z7V(VULSJ^f$X< zkM1B@B2r;khe)5I+)3e|qG$MIM5My73y~=lu@I4BWvz2m#U^DV=qumVN2_Qu7)#Wb z5h-9SXx9i{;K(EbI&e!KaDy_10}K4df<(zN{Tg!f$;Lr(=hvh5mDY$H7?w41v#j|i zD10oL5jh|%000mW0{{d7GDB2H003`vtLndiX(@wJw@th6ySuk-0ajv=ldxbGtw=~K zeP0yd7|02ODsJz(`1gS5%mCHQfK?a(w*vcqd3|%=`kndi^vg^Dk>BE%FLLF;!0)Ub zmO_a(6V28Dvj|BbcJ1zDS=+69PiQ1oSdKV_(rPrFJVx1QXgu`60?8`z_=;iB#=?w; zy`VJ1!iB@Q8ifK5UtmVa004#nXk-9@7ph&LNa{jy+tL)EZD4FS3WaM)ZloMuIc{zo z%q%!*@jRZVjWyIH|Fi!8A*8+!U-{!B@;`f?Y|f5+OBVb4*k2F%-`IA)6Z+~SKLKvZds%$rg)d9>nTmRwkHuq!AoK6wlcU5u?Bo#{e%NCe zHRP_08wa|*x*%SBO&+<3{w9C>l6bjf{9_v*Y?X_QJR4nLt3TPa{9@MfZ{NkcG4X!4 zd!ZLElXdB_cpY@IX1Vehcf6ncfd`MjOO|Fr4{r61_-;+!_1~gFzK^}JV&?ly!FhGy zZXa>~-);A-zfFz<^VyTiynXQD%3o*S7oU}TWaCzT^YIv#6eK=zKthV~Q1}5LkK+?R zNYYjJoC9m_ax9OF*tvG@J=@#f+rhZ;+n2@D$d3;F1_!S!CL>Ee{CM;YUtbrC*#C0u zD?`{LgD*c4=f$PBS9=ey`+rfnY1lv@<`VYD5%ihDta|wPotw+vxo!IId;;uGGVedW zOIFz7qv-wf7vJ$=X!(*5$L2Km`Vn*cLp8QlYOvh4O`8h$w|T1u4~t}=_xP(uDT}Nc zQnJV_LI6kcywiaLHwca=-B5;wJtXa;^ZYyhU8K{OuO0klH~OEx!_SI*vA8P2oz35# zV-q}$B%HQYMYwERRfMp%wu+nF5j`OqZ*0<}M!3=MA5&TIyy7xUbHdx>v2bob!&61d zSzI5J{3)BR3H)(7vTt{+&)_yV*dAVdcUkVQjOENKj0ht7DaddR{Jbe<$5GLU5Wuq= z_Dl0|IbHC3-uHuG%DaA_^wn#PR0g&#kmjG|yx&|^;aFx>?#;yFAswdM=fB$0l z|6PrLv58UI9stS5Jo);HofiGs0IO}?e(Z-`inB}vTvg#%WmOfDSXQdSI?eBW=>zw! zFR0q64?c^;S3ARCAcGriW{t&F8IEdJNl10zI&f_WaOpBjEUwCM$+D{qVJv2q!K{{6 z8z?<`gM#8J=)*%rCI!V+nUq;p)+y{_0PliW$|u(jGEP3DNY9}tE_y#=mwVJTDOi}k zVC~u5u~ma^Fks}7KDw(1?$>Q;7;{gX1W(P*peIx$>zGHAL5 zK^Uz%;MJW}SymP*LU99l4CdVV`DF>lp9LtIHx5{cCyx~HSJ9>tM*4%b*11NjKZWMd zT!rFTW)o-(EV3oVID7u$#ei zCWy_6NBy^Xy&QZ5Rl7K5w>r0sH}&H-pqH1Ak!e@@X_x((%P!Bf*|&IkWxNK3=paTx z50P0n7Prb#Z3fD=oCStJ;wk{geW_x@fsPd@u5DHUAlq#f0<5#G*~?aeTT@5X)h;*&Mz_eJZWZ&cl~da+ z7>leh6v=r;eFFLNiYSKwk31r_Ot}Psujj({u6c>8eyN!us=HU?rBMV$svyVWs{(yB z4o#-7gJze7R=w>q=w;<2WZIQ}+U0*{vP(1V!r|b`3x4sM%TP87@ti*QEfz6J`te@` z&LF0+oRYXIQL@b}Q5;uDAj=UWKp`9;glKj!(fmSC8AiKArY~4KTqGClqO_;~l(-o6 z+~)Lh@)1?-yoiPW0(}w+EUrp$$+D{iU@T^p(yoZ^Vga^QL7yag2?nWQ*i4C!Y;obN zkqiQe(F@%GozN1J2fgS#gy3&n5i0ya%^+D%zp-@`ELxao=o=o@;UMCw2FHD=p2BdB z)qt*TRt+HAZPgmA)vYPg9N%&3B0PoCClN|M?s4YD6afS5rsPY zpf>@5w}+m0b0!4sU2_sw`f{~Kt%IwcokUo3W zv89Zlg+(q1^yK5gA9#59nl6WYul$B($%sTWKXv@~xAZw0ulB)gKJz_i(T^SdTLIHA zUBFAl&zt4}{voHfAK57x<+#}ic07@X2!WLn()i0^BI*~+E$-_ zhNr6NvbZXfCCkk+-0l}`6yxkJo?YKaB+v1K_z6(X_($KL(=~P3F@3?>-gIND{*1%> z;wlWseW{MYSAA8+xVBqmhHSP~%CN1P{vu+Nh^nqX?pdBQt5(fG**jB)yP7J)%H}X; zp7Un(p$HZ0y68S2hyNVjQC_;s&fqUq_0?O>j(l?oR`sQRvp!8ZpHSod`q(GcgcWVFjIVbRlND)rLDLM zRI}OK#Yz+!_`BalHGO>5E|%RN3-mu7Bh)RkrY~x3_fQ> z6aWBF9OOGl`u`pxscXdJh+kc1S@tY5XZ2SBI2Kt2c5jjD_u=1Ez2P!bW$h#A+U0}O z^|HkzVC;v}SbyZxAMn42^67kc>lc^GG&YP8dzpZl`X6GBd-&ds>pmA3#=`8}7B81h ze>&h#;7Vpj{%1pg-~U)e`0yDS?@x^`1INC9;L0k0&vbJvlM8(wy_4VLy~tH}W5OAl z_6l_yYJ?*q>*z4W%O&(52Os{DznL#^!Svp_sP$sMl}B&uqYp>$SL^5fhV)KS^+msl z2Y7{I(Zl&E$alPcmRtJ0nZKsY?(^hj=JiJVzaIa+z{2%Kle*ZO^#_Mb;>5(?ME~?} z%3lLF11tPmi+v-zKF|9;H>;O;&DTwH%@SR27&9&ti?=bO4(JMG%QtY|!s5sQQ1?<_ zpD7-NN!fMIl0Nj!YR8R!%HDCd{(nCu)$wiT3L_O0%fpS9nsBS;?a;yIN`%4{mXmFb z=BP}Sx0TFi=+i?z3it8df6Km=mMd2IZuYubwcUTqycNc6e5$H( zCCknlM-=nSgy+n8?q2U~e^q2_e(ENC$UD8`e4bU;k7qG`pW6Li{#GSwR=Mu;HCn5? zbDyEqN_TPIM$3S=)pGAvTCUu>a-VX+o5jt<&?_5N#1U=)G}Dn$Lq1EWO}8d%zLiZVwVz80xxxobNyF z^)e%Uo?7jVQ$9p1+LzJZM$2=zr*mM~+VA-=#?EAMmoX4}3mh*43xQqSA@y~)jOk2lKuXrI|VHMv@8gt76POrV?A6sb${IbOByH1wd{PfnnY3F$1 z4W2CGgW*f5ldR{7lq}$j_i}@L1(1V0ue{}y5)l+ZQJEmMz zb{((0A@Mec-TVuJvD{a{-W3x>QNuM$5Ce)pD_a!&c-~``yjB1BI=B9Q1p%^{y{#y+Nj1?zxs{&A;(; zJ$xmm%|%Y3o_oqNQnr|x(*E+Fy*7L9vAzG}3Dsx)4(Rt5i$8h@gd{qbo^rlDiaot~Vjs)@S?G_qkH_&MYhZE;oO)Bc!DqM%ZnFD|Pka&&dgu)C z3aj;I09YAWOkuO$D*!Jp*_r~Hby=MF+PCvHjTgAgFw@W!$RY|00%ir+1zAjCW5CM* znlG;AT&1|R%&h6p6MlsFM3BWp67RfV&zdh|OT2;sJSiXQWpvEHIX`;U_bMIJKB~T7 zkI-j9ZK}|d7`1rW$IQMqu9w^%>(n16_$#>YpWAtd{J2_vbt-6w&=<`|R&!96zqQP4 zTGX=NM`jB4I%(S5ycO$8x%ghgYD-1D(XFed)bzI&nlo#U>v=N7Ff8WP3j@PLH_UF z^E}VTGku-&o>zTWS|c5!vV)-ab)cV5xR!Hb{pMURISaR|!at2O5r)^5jtI+H$z|OL2tjHJ8(W za20Nu$EmyBBVSTOD0l?J(~iNG0AR#iZ3?U5E6Op%87$aPSVN*Rh%jZaVMWbmjfHBW z1e!yTo-yJf(R`dk96=Z|0Y*8WdfpNu8e%xF`UYS|0QM@i>;-Bm!1g+Xuv~;l&&t5> z!d;oXy?k&4Y$j+bDHMy9lPIn(m3dF8Mwxn>2)(o=*2G}EqfZoXu!y16%KSN1%3_#R zBgFV2c%%a_VUvIyo-p7TIe&T6LS%&zT84)L7z$Fbd65);rMez?D z_(*ubGNr!k?U;aIR`(g(zt74b!E&WC2GyNHM_J8OsuQSY1M7#a+EgsP_JeCkVM3hZ zxM_OMYRz_csSbX%MroB(u`)bm)#o4@hY&*v0-XH-0^~#@d1nyd3^164@$@g|Gr|S~ z4J3?bJxOO9mQ&RUuP#tx$Whh=#B8l!a5eFy@=&o{D85oZa8_CM?Z5&`G?y?bCV?$h zOao}Owg`gW{PK&;BOWgLCw?XmM#c^MBJG(7%BT{G6T{+d6?h0pIFg4T8wyL@@I60Y)f5+)ZmQxi7xG&Bb zFui6f6^K+bfCa!7YAS}bM4G5pGee00&baM+d}<&()l|cL0E3muFpEDYL@*xoGT0PB zAtYkJ^o;^P3JF*O6wy1N?|d`Ffe}jN4W8@g0_3oqsY2drP#)SK2d!$id}=U0mq0}< z9N4JIxKNcU3X7+ul}E#q$jBJ`A$hM8ul^j;krov1ut-s&$9`uQO=Iuh#ky?T-sCG@ zVHF@vR8WlN%nBKy2}^ilAj2dfj3E?ZijScn6cF;HyMm@KSUV;((S4G>(KlweITeXu z(^AP7l+}5hr$iAfRw_y;idy znd-QBxnzQ-hd``M5MklELli~wLkI!@yg`nLQT+KlhMq-0`~e}Nmwp}760G(rIura? z8+;*$UNM$S>>^|aKGk(USn>)bXl6;2s+rR$Rx>72$7cUNtb(%&7xf>XR>@rjQzbB# zGOH5;4+$9+kj&r}1dWg^>Xzt&^$*{tbj^JBir=j|^APpT)aW1oDYFF2mdc5y)d^+# z!Az4d6f34-ELKd!R;+52h-xvC(N-|18cPtP$}CrNFnOk9Fjg4UBXkjr4nAQ#GZBKf zG>-X^sQABt71eV-;;LUvW`u(^YNb-HgKixMSWZ+Ye6=2mv##?SAlp(ng5@T0PF?KO zG3nfajRR~hBWN-a#MBd0*}?j5aexW_Iq)lqC`{m3L7yW_D(|ypt@e z-dVL&OljIEI|{bS+taCV99Wij_0cf=btcz=*C__Uco2u@kqkkOWr!pYBD%?oLwfL_ zI$JmYGtz|yeE_tcfc=4USWdBvAC28#x`GNW5cQwB_25cj0S?Qhb`jAM>-C+%IrRR5 zQXz%rKrzZ>fW?>TOJ08DFgRr0;PiOgGC!Qe{5{q_`77)jA+LmlqPh1~x`_wHj&P{g zE=GU*`}x=V7j)&4e~*`Sy#h?2*3IoDW(u)xXsQ2Hk!g4pI}S$I zrYU9<6KHSuAdsyskZoXbWfkU{9;yie@-koF5x@NytbEEp`<8H!zHjdEQN;G-ylSv6 zyN)06hB!2rE3&Z`$^eQ$b-(k$LVOq_nFxsB7$*dxd^~@iQX_(0CQ&ymFY!5O`O*QA<^*%ggq2FXQCOLQvFS30#@gu& ztC=bEwZl&Cjx90aq28O*8*A({3O{T%3Nej=GLskRrY$BPW`EatJ*@@ z*47IyMK)t8G8uE3u@wldwHUIBEXG`BYz;zdZH8&_wtToWez@45Kutyl?92QK%X#&EFTFMdi2hKPz+)G ztVrLm*3+x)s8SW|wM*d%mbSzXz7%xZls{>AmMYyr?oK)^r>YZFTAbjOsX2=)ljAW@ z|Nk7#7Jbnn`Qx3(WF;4l;RNvw>%>TFkPi=yWnJ)_4E|(RR(sDw*nMN~aZndHm(g)) ze}4Ex6t+C4ky$Wo**kZio!HB5`jP8hD7BiL{0B&|6mn|dg1%#J0m%DR6@qYjRi~ig8&J7=FE-vZ<&{ie@E&7~9qy#U9556#m z@Z$qXjv@|EAOXTAjDYfbR!m>8c0pbN?4C5O$(y(V2<4Kyh?x)mH}*rccPDZ19Lp&x z1d5fV3c_M_sfRTA`~q|eu+-0d1|hlyScP<0POQKn#WaX-AP_zh4AKDT6=DYO2aHon zQP~wSeZblu>f3UkSxmcfDhk2=rR8RtJXE0(&1Nb~s4W3hg2mlUH!C59+@P~fLUYDz z;p9^i&OSqcMYWyzn;r?ubm$?o_h z2S51NhY|b#zQM_p{l|}c^b1~~u}fkYn(;zFF`c_~2<_Uxn4eu)exKj)epo|~Rbc;p zg-c{}mVJp#W#_E=8kx+_S@lISot(4JtAKoFLVxZR|9b?Di1AI!v|y-vA$Y?ThN-nR zzL&cy{w@eLBE~l^)1aa6h4gI^Fte|%GYy6J42@bK50{Gmxiov}5Q~+!M*9fT7zZ6g zj1M$(M1l-(G!j5O42xiF5q_c5x2hcmXHa_(tvk;?nF``u@)xl)VACdTBZ8^WRHjg( zW)|$0V?k+|MyXjM1*c_eduaVqnAoOErG1wC|1MP98<}zzZGfIX++d{;5CZ@N03$?2 zHvj-{bgSyOfF&NXiOq=b`}l5!c_dpMi~(C5r?d+wvF^Srw~`~DR05;(uHV0+;{yOQ zGgd|b00;p8i~YBI-@k9X-R)f)01(h(jp_gyn!nS15N#b3UH3{LS;iW@mW^xI{ZDAE zYub;ZTIkx{+k(0~huwJR`=yz7@4OpILyY=roe&!dE@tM-5!7E-i~AY z>qu}j2A0AAg@uRZEz|?r^#Q4M%4jJAyt|)a+BIPBO4S@`?XPXlJ)+T!jHi)h7q7yH zk70nw)(jDZO&PT*zNmB=~yJd@n z{tt&un)}EH@6;A{>iSk|+c*+?%X!Zpl^PlQs{)H)=VG_`va7}^S!9S->iPHPCN?~t zJA5$aCjBTr+|&U*#|yu_TZheT+WmEH#w(o5%PdT|+*v=7N7eVeTD)~W-H!=yZ9A!@ z%I#OKxiUBe4{Yl5PHt>pdAoIquV}9%0&L!Q96t8hTm7W$?P7yiL1Ub=hsHxGb!yF! zho|teHK898FI#i^p>ZBICmp#)0tPAES=eI2on!LgWBJ}RQ|pBZ8#!)T_sH5;@IyXf zV;3WUW)%d4jW$F9s8Kv@*(88Z7usarhAqTL01F|qr^9Tlu0uS}sa4J4+na3zdyPLz zfaHA!`#QdJzjQZ%ydX^2rzSNZ0D>}LpP15s0u*G>%Os{+AekCj3N(r!0A8jt#RVWT z1u6Fcl_^NUmxN793|)y(Hi8Ij>d6+!fI$V^OtCBm$O^(?XCZ+Ul*G+a0D=s-nV6ss zV}%R=Ed%5V0^??hfEgNk3N4F3UMw`vR8~)+F>K;!goKT8hDx{M`?p;S9`(ZM&-EEc z<=qv*PnK%xXzx#YdR;!{gx>Ri@w(E#^=!}=Tv_!r#;HU8oXV(icr7k}_Ns%m>z+Cs zP{_IKL0q-!LHW9?E?8M$&S&a2KTkGj3Xd673Jpz@*tIBsptF*m#zH* z$uo7Gzdw_B1b?R{Jq&(M@qYgNOyeeZ783N~XBc(@UcqNgWgVPKR! zh73Dn8&^R)JsJxIBk2KH*ciu8D0NPegkHp&{uo!!D1Hhd<<98}(Oxi`{vcfl6WS?- zAe14?6sFJvB&HywX7un#R71}8GK(joqB1_089ccaU9%C)kO{u%;z^jUStBl`#Z

    wfl3+H!GXd;>lB(VAbE-@G-4!g{9T|-sX%mB-5N37Fo^=jUeZS$EtI;tpViyTY{!v z(`#+5{eL-^31H-xDH42$hIwN!ZRj02X9H*AX`jPR4;H3X#sCDEDf95daDYGt4FowD zlQV;K3O1q~i=Bz=WXVWD7Q|U+l0_dV<}(Zhzm-$c)otC{bnOU=L|)NVL<|4xk;R zb_4DIw1{KPt+VTZqi{T7)55I(mDc7&y=SdiV^3nm)rJCatT?Y{6JXxbX5~ zuj76E5^8|C7&JRQ2e4$6?e#f~t!)Ko%avKu@#i((bxu7soufnuJUeHeaoG)mx{2WD zu12{Gh?&%8pwy$4WdXen>05)3-jrv*OoEF{T*9tpZ+tU_SX%j@PFA>qX2Y8NG;dg8 z;sEQ&K#&;W8>Uxm9R*@SyQ4s+FwYpnx2R*g#@2aR)^l{!C$2TFAZ6HhB9UiU3C}$; zM-5lcj2I$r*B&r)hG3W(0#VKwfH-FW=A5Ct>gCkihWT;NzCiNM@}|D}@ZrRZ3EY{s zZ8e+6KlT5;A-84UdINyq}gLMf9dX8V>l zp4B2fyLAsCva+?|xsr2QS-H81y_yBrc~ z2EHrLq11WPfwdj+1tA6&QZ9#AYR%|pwb#Nj9_RbC1*5UtaUT2jK;Op|Vuk|KHS5pm zKi?hVvGoDlXu~{YiA62Hdrx?5+^wzkS9zWv|6sUEnvK;E z_6(?e1$e>B!ij)cLjd0=1Y4h@+qN~?E!SeVSlf{RTt+gTv3NjzNed?^=75A4a(Nft zf4rTWE4i|3yw5cjiqA zmRTa979%~Lm8<~Cw|fMr$8YOE2^WY!$NU-7!Ti5hjn1HbwX}P7eEo1~=5qJy1NQ9Q zmiDd5zIU8xG6q%v*Sz1^U|L{i4ro3T0-+oPDsuxqc(5|IHQ8;~X8v4KFJ;I|k=7Q@ zw;1ycVc+4sp#acIF@?c^NhrXTv8{!6>}VNj7q{NNJM+k1b5)2PH&!;$x3V^nECd$h z0Wb+WB)-H<_|IqhLr^wloNHoeY<7t2t%p1Nk|uAR7PkjP-L_#%zU6}fGZC2h9d-=$ z1%Sas77r{ejaJ6DHddzR>b*~2Zp8-*#mB#Iq#_~nQ`*P|-bLNcGUJV7=(G;?0Z9oB zBVYpPW^RpJudS5@_gbA#w!YhBuKZW04PnPBB|GT~oFl+vnQs8TkdYx99;c*v};J1v9bHgyz!cYP|q& zK#;#ru57Ol=+$`mV(pWr!@0uq1(SVWcqcL9ew30zbQr*tE91n%L+W?VTQirk%?W?e z-FT+%xs##782BWi9R`y8f+8Vj@M&m~tnUp^Azd%$4690=)|(D@A6Y*aMA&g&;of)B zK{$+v!df60mIwgDkNaZxLxmnYCrBX<-TvK>3pUnhD%-pK+#7w{3}`5kQj<=)9_MpE zCgwR!#>3uiSh^g5)JOQhd?xbRIo0!-^qLadjDIyZdRe>CtZkhq}wYeILkTTN}nQLLWP$>P|rFZh@p0D={ldS+kX)kQzFacG3Gwz9HGYRNLR{vZ0BpP zBfsucPJA<2$Vw;-u?q4&ct|rI!~)4I1Ar%5qY;y@y<%N^^|d^)IV|Z?KT_O4BhdVpAZ67Dxvk);vJGz5N zj=$LNLGhQVMHH!9B$|$>7lHfl7D%YBz=<8#2VVs-7 z9eZsU5Q_|LquXR z${R!yETcK%LlkDhowj!+3+FSlso^HMkbHE{lEl~@K9s06I&AouIEYsk7@%SRNdV6a z6AqfS&bgtCUn^RkCcRMzhE7oPxD(HSjFi+#1Sq7TN`V{F0_f*L4Vipa#qNU?Wx1ml$BB7KlLj1Qkl*fr;N>4Wl*kI_>YYe$E9e%anmL(Y!F<9q)l- z`5uDe1qFz2Frp$=$p7VZ?5>0LTy!0{{d7Gebl*003`fSCo1HfX#|TOWN)~Y3>t6$8ntKxC#2* z5_(an$DqdiQQ)e`6G>f2?;7~`z`zUv4UNDR7ywxxxW8rnuj@DTJ&a4D+#FW;@TYt# zyDFOG+T_a2C)T-!SrU>6)*V|cxpdo;10?jX>xB*_0N7UbeB?5=T^0O5X|${=c?Jwv z+U3dtGQte2mUmaM$(B)pFpp-bdps=h05DSkBQtPUW(NQL0b}<&t9jpQL;k~Al2@f^NXZVG=-mG9NvZTH^1SX+}wS%lu)ceyop z;a<3{z3sitz3tD{zFptFe%$qrw1Kz~O1VzUa}|u3bpa2T032zK#R4AoWzo2dpZ&*P zjkNFVW;Kyd)Jf;3?WM*14hN+ZjN)`()(bio>!&CGuzoS%<*G^ zp^Vv{1j1pha}$qwm`Zl!R+e>1S#dli*`99Myr;Onp}3W8M;<4G_hb)lQ=fr7JOoa; zhR-Ym&j!3bi}=xjJ!WGv!IPJcEKDrw;N-u#PsyRV^I^-}W2cM_S>y(Sr+eji)39R| zF02(rTE-inGd%i`JTps42DVDEUS+oUZ(gphjTNUvi66MQxN|>*Mwwzx~HXPm(eqy=mjlp||LH`w-w8!P&B*^UBZa-hkW??D=K7 zaoFc}n%}{V{Uin@*Ld_Hvm-zNT&L{5vCLR zhE+}$3h4_ru0NP%grripsUs}mE}DP43mF%hy)YNcBy2PyFk^1ZM({^AwvFe>0sIWY z9Iniy6nmAB_oO_Jsub$x@!rSG9C19?uwB=Yduq?41x{(%6`};uF6^DKoX@Av2R@#m z$5cXP(ECm$&)u#LA(J%rQw{#Caub;7JoCoAKmE#cPB7JnIWw28aN|^8@Xx@SnTh93 zZ{bJgQ~pBA+)u+tvpF64yuI^{S%6>AjirpkLvzFTwgEmAdC=;IjPfE8q+%|Ij%RH0 zE%G7Gg61Q~Ecv!wKGvj7!Em^2N}~yT@mUFnzzky>a1V&?5rN=FCRd0tnb#pdCRAi&te8EMd6peJ z+S}O{z)-2gqNhBjPW7a-2aasJp5Tq_t>uU=#uYsD3RyFuL>p+u?U|xJ<>SXMcF!8u z1>I1biFHVmXqjZ@Ps=A({JD(>%W)fp)T=Qs zX*%-+&0<_q<;!HQlMOD6zL70WXu76l7;`h7?MVqbJ;gHLsHES)%WLdby*OE*wlq5H zPFhZC8#G1->pYvG!~Mq@As8cQeM?dE4>v zd|A9`6u_R-ce&#~=cHiIIkV&IOwaljM<5gz)7*@?nL=c&rP}%aFO_)0JBDu#1ZYT_ zYQEQz<(_NW3yZ{LEeouLp7vpllh0zz&m_*dKZ0ewV@*k@b2F&!W?PZ->{XHziH41) za?V3f<4;Y8&$*gk>*{ovIrw6X*q`?HgUMyR?M?02Yk9QPD3IbTY=i7#4E8Z1w4PMW z+nz%$hi)qyd!8~p^qU#QVvN|I_rlLv_s6NsacbSvqy;#yK2*@uGzV7X#|+D)f~%0fhv<)IJcDCRYbST+_2YwLt1^Do7~ks@}^DJ zriE?VXWNPZZR-6O)s`joHfgxGnZMf&&VNx&BhJS`PvgvTE`Z`^(^p)9jAmAb=$D25 zSfseqbB%K3K_lc(zV5TYR~eZ=t>|yXrKkEDXR@vCnDWkc7dHXhB_6T0UC2$1^1(OGUL zKhlr3Cuzq^Z~hPc+W1oPB}KbpF|Kl{47KQR2-f&K&e1& zM_V(R#mhM^$V^2nqV!}<#Ii_I6g4N2?(3< z4r|mjP%T?*^f6{LfA|R0c<3HB617+0J?zMMVZ=C(SSgqauu>ouVC6U~OXcUvVa&Be zF-lq@8l=W0Huw>7DKDe7?ni4ozN_Aru;1O)r{rdAnokvuKW&=3d_xD`^h5G*e#ewdXLP zkpT5diuL9684ljO>}@kGc*+Y@l$X8F_W?cC%y&f3)5Di~axTA&r9e^jRFZGFEo#8$ zwyw#wC3Y^f&dN;Iae8cOZQLwuJA2(&V~-UW8SorhD%%eu#LWlPNAF|tJc1earlYH;!5ilXaoWA&1Eiu+pzedy&r zWIXV0m-DUjJNDk&d&B2z#)7`)IQbI!8+jAbMIdYwGwCc5uEY`5#=s<*5XkBR$u+?e$Z!@b&-EJFa}J_L2=IeU0< z2INsV?lFI;*^-Auc-2$zDD5rL^j=cXS|W421)(M?)IH1P?skFFiAommh9;S!u@87= zy2`30D=X`Z_sum-`Wz@q|w z#(k4f9};?C+)#3bb`cFn(8e7Z(g%AG^$VDSH^keJKA`{n%hW-h1tYx7q@CTB`x!B)+LWQdY9H zcKQY|)rZn5_E&D;)wG1pAreaUy4Gvm%3b-#`cP}7)wRZDLg&y(7W>bvFkULAl{1|*)|LPfHc&M%_TPYx>OvEm z>JIkeWUr9wLMEG{@-u(+zE7Ver)>cBj$RXQcJSY;UulLMW%!#BcOArx+Fo3FvPX3N zci$);qngCZyj4o;rNHH>2gZmGPxk7Eo~fgorh|*>`iRT#Trr6X)@n;+i&U4U z+W;G_v)|><)?*GFE1C)TAQ{s}c?>JIHl^%IOR_^}tLjA8idoT?bvWwHw_=s+6R%ZM z#y1ZK_K1g1qvMNBcK~9j^dPJ%(e#0_==yA&1&gPNZdJ#zs*tfMO|&w)T3D?mt#EsN zQEBNhQg`AgGO<-3bir0jqO+q~$qM?Ux2s0fWNZE;UR*JvZS|-B1uyc`I2{XJG-%5!Y_!GSgT;AK`NpqW*rvHD_Q(rAw}6lQ%u5{<8*KG*msV2p;G&Pd6GX})DXQ{ z@zzG1)|OHP6|mEbaUB=9sQH(gKTk!d#x$!RR0AFL)y)>|$X82|EQ3!eo4RR_v-M&^ z)SP<0==qrX|IUSjD$;Ww+4$mrTO;8X~dd|@z~@;z!K+#TS2z+4wK95##((nnV&yIWugbc9efqzbn9dK-KVZWtG9U@LmFVlmHS9LFO;jMJeq*10q{jH^y z!j^ORR`g$g5QWk^LL{7~9h>+@4m_#&sSqQ3r?mf1pQ4XJP<{|PGXE+>NNJ<)N1_Z0 zU0xL;JvIVR;?(f}lRHABC#QqsKdU|N#r@2^n>dx_sfg56TP5j5wgW^0XDXO^k2MIM z6lhe4vd`AQculY&A(AIk-FGf)5JYLzFcn#>COXT-51hfok)BAKbt+`iM_ZxvD~rVq zdaSzsL<1FxT_jCqC_!-@C47L7#tk2qlu^M{@vwSPl%AG%ia(R8zOFpVx0-H&0IX}d z_Q5te-F8)lg27`q@Kx|{;qNu#uQtlUR>1!l1YmHfY#nI~WYOthyeeEd?fwk*vrN^r zxz*biFu8tOmsNc+_0?J1E?~mGIT^sPRgq^@KvJ!hSlK6x*=VK7t;GOPHDHm%+6nYm zYpy}Cq=9xs{xTw?2=YWYj)>pIsDqkX@VaM@!)M5OX{(*NT*jwk;I+pUbaUq}D((Mq<}QuksL1au++vLpXDcGd#^ z_C=VE;2>2}-BI-Sovuoa0G&x9M^)c=veNB$X_6Mul{9x$yX5~X=cXrvDipn=Isg8f zUs!jv2Emfbj;g=%xukLB+4>&Yl8lb3zwGCV1UFq6RVB+E&G`ih#;Dn@PFPQS9q;Ym zEc*@=Pb1wL`|zr%Yaj%6M#Uy@SeE{$Oo~rdHNydIG|sy%*`6~yI#a!>+HVxG|Fh^ zMIys*c}joNTna`ikjK^FDTrjokB!11wJVKuA&=0%P{qbcjdUT8E5LFscN4+fGF>UyM{!Ix67 zCn!h0x024 z!^Ks^1N^7#${f|d`${mmNhX&Dm-%1;#LE9wcIvPa6D*0N&r7K-m4M9AB?>~4{MckA z;jRw>{HjB!NoW+#o{DyNS*H*;Rgx*I`FkpOpxJviWbC>|t7-S^*BdD+7{(=u0&nf! zrS?ZM zGDKWy4edatLdk$8okqrO(gLK|X`>5%mV+ikUTvtRZuzUORTnW*MX+1ah(ErKfyu&3 zO2f(7xk&g0SUjQM{Mb?bti73U+3UD}80DlRcx+@T77OiD&noOswyK}^=l4%~C7(zF z8@v6KUViHv`PI@I0DX`sulkKb5EzuEW%Mv2Od|ADDup62ModBXj7+r%??P8fQh}(K zz$;6snbTlom_+U!0do-;0VYX%l7d04s+b9rTP2}cQz|75gIZNaA_lcemIh(3l8QmC zE3L+$R!P;MJXICEtx!59wMx7O7pWy#gIZTt;F9V?3%(MC8r4nWkSwxI8|WP|zz8fM zuP|{nWaTI)1e?Ug@052f(pF(gckuLE|JMtdOh;T*=m*A|4sOCmGpQlhx zwbUa`&{WPANV0bI5%fOg>g@eZu``J4X_sEn&w9Pzy3*>qq3~zqzkVN>1W~>F1HFz9 zdXPH2>7Y&r%RlHCJ1uKK@|xw)t5^~ESB&Fw-i?EFE~7|!#ucG)PW6WO4e4#TbIS6_5$PWvY)n(58(81DtTEvm-5GI#L?0IF*IKp(38Zh0SbsSJ+fm z2_B&$L%_1dbcObEz&VF%TLMfWGy9aOtN?%xLJ7`>F=cqne%o_<^m^-rQh3xoz>JKO zk^zua_HOyHI=K3j?65%o3p-L<{R<^s23fiB?#UlN+q!^9xx4Yn?#{gF_oqra4YFqE zIqos)U9bKAPS=2VlB|QQl7hRdq5`oq1d`}J7HTL2sFqU07^$v82*8muxPv(!iLjVq z;cT+&OVd8M0wD95e|dkMfkEzP2u=TlQk&gh_46kd51;5OU>N(*SfM10y+qKA`Xl~& zd4tuQ%FDNBm-l#n>9S3@3BLPKyrC0NT_SiLqD!P&X*vQCaWfH)lyhr5tPHkN%4GmC z35z|a)9LCqebTS3rb}+vb9esoc0*oKwBl((i<=Gpeu@0mB42*N47eK7AC|w0(Ts+$61kVU8ZP_@sw2D-ujs8w{#CxB7kK(0_b)& z^THd&$+x$65b5n!-0qrcYjV%b6XoXdg6cM~uaOw9{oZ@RK|t`l)wOn>{9Fw#<=k$^ zk?S|kVK&&;+*NAk9}>`cnX(^|v%|(cu6Z%{E-O=f^S4t@)~@&NDLyuT-zLt1`LZv@ zyl-^MNAVLjR34>G919xfp^=96J_6aYdODf^X#-?Y*Wx3mGJHHQ@dx?e z=-f>)dE3Rap@zwnhX`WTXzO#ayWquqD>CYjMQCfjTz25i?*G&Ozh!!rdb;?0_fGMB zx}lABSh-D1P$4_}9~@68yok5+86FtRypQQ`CScKX3mgttNM!YzxC%_ z3tdV1y5N2;ad7kV0DW0J+4PJv=%QAA#5^Itp13PDne#e)&PEO31%QZ^s_Z;saF9Lb zz@Jn_3^ssZ8AliwYT0ONWg)PFJPbL`e>99wGrLF3?QeJNl2&eHoTjYxDOhojX_SWq z&)L-np3>%;9`|HgKM3SmLI0&A#>(2bPE(`U2 z?TwGd1-W*eITV!!st>DsYXXtH7D6>!Ad>e0v~NSXxtQXZ6P?l?-P~*ymU-$!2EHW% z?yI6;zFHE-t0lwKwM3YDmWY|JiHiDa$QZAdmyrcV5KhTlP6pDoOc$n$n59|?Ok~&) zOi0eMOyQy#j-Lx({uvkKGhM^PnjaUxAVW~NuKJo2NDvm8M>d%7Nu1|oP%`__TNn2w zEtVE^LjPnU>_aSF<+=t&(5AZR=|UpQOf2iNW1?Kzwg2uSS7jeM@Kwk~MYKf5X zeV7~y;?L*S4-r~wL}hmOH{~LM&?%sbaB}oOy*rZ1bBmVFs7QU0hVZ-Ve7gs z03mfnG;`L_*$|cq1v?7Boyj8MnW0z|006l0u`gtAGUrhcrZPe16Cog(nMhj~QXe0~ zijWHt9~#zTg~TIbs{?@GCNDW$GL`AEhY1EC#YFvSylAi(x~wZE3id?DeYFLGEs^x^ z0w60U9_j`&-(!GKm`L>Z4G_aSFMwqOU6ronpFrbGBtls5)I)K;VSuq6s3^skwEdL+6b6$6MIrVjJ`+Dli z-pc|wp%Yp4K0eKxBg({o5oIt~$Z;V{tM_;x4&WfTQ%omxAQohzdr_A?_xQ+Du6wzo zd$RnuzFUj#busvNukWMxw^)WZqw{k7@$V+WjDZq@bRV-Y&$FvL&mPowH7JISJmUY4 zr*}674~-GJel#sjTV(^Phy>1kLyh_W{z07cTPsyKcFqNc){I>#vSYVXx;2iohPkt_ z`#gjUa_GOgvMMclZEv!?v9P+6U6JC>UjZ}=89}NKUBBhU*IYAEgC6^*hW|cTN2SKv zA?n$8dqXLP#BwL71Z4^+I$>2GG~O@`WDQqKPO-NuQ$W!GUM--~fT@;<@vZ=7VG<@Pyer|ODq+Zg_m~2Bf4%+9f9JI+A<{ng%?W`2 zU`d;aXRHrNzG4JxpOO|;MAiX~^|P&*(e~tj7YZACZviA-8-=@Z*{p>81d5OgcXIpO@EBL0E|->K75Si6FMaHU6JmT;K9uVvR*4 zwj$C*Y}4qwf~)NUVUTxq5?o93I%RR-yK{*!_04~kk~Gf$+B6=2%r`0SS?V(V4;jCz zuw4xdDX>u*;r{OUQPX{$hj;IG0r~VKhnS)HLApQxx*~wizoMt~!ZaJ{qZv8rK6!px zp<<@CI`7l?sbry|`NxM2U)9fqtkNx#_-ZBK`jmF{rTDjg%BQ}5zXvN9veUYro@fc< zK4qH23>l&j6N&sDG|GESDfBTB((V(Lj2=&>fLoPa$%0_ptSv)kIy4m4uCp*SjD%qh zm`or4*^PGE!%Lz6U8SlIi-UUz@b!A)p7js5O20QWbJN+3BGQ`LAQ{`qIi6twI?NC- zulj;<2#hGVNJf7$BvU;ZNXBF`X)=N!hz77QFd$gjw^;yP!N}o&&{HrjT5>|)kx^8{)_G#YRvyTgW5PXmab3ZZsG6vO5iL`tgGIKw(AfO0{{d7 zGebl+003WPSJZs~fJB5tPbB8MMd(ox8aW?uzZ;390xN@nGczc0ZVZw;nnb#~|E`RG z01U_s70m$HzyV7%-|o9z^=%F>M*DZt;*Wp2=oLw$_j=;ypzy_O7j0yVpzCfI;h6}5zFPiBWa-WQkh_6 zQIbGJ003qNtY!+}_v^0hTiZS_YuDDcdGoez&E0NpST?npKXRL7AWA3)h%OMKVg!ij zaa}exN!pu$NoWX+Lcj>^E&;!w1pLb8*F#+n_1&31o$JMpD_c#^Wb5@vKQgn)>2i$C z+QL`cu3y%$%UE5c)a<K2i^*m*@Ne62~Fyc$1nuW;*CUOkv5-+FrSB*(XGtj^qa zA^>qfh}rervan`7PAZpiyh>c`k+@@LEswrM?#dSP$ez9pH9`-Y)eJ7uq;9cE+V7VQ z^r%ncc~SF>AkYezeb)hBH6HxU&j8b_>_~VxGQsZaZ?1WEyhTet7dHG>??5jVxYi=} z^}B^##^%%G^YuRq|d^!Tr}|$nb&;Qy#xXAAaTj}; zs$;dUldx%DW0w2gciy-#81iTD^W@!L>Z;6fh3nsIwCrK*f?2hO2Z%TI~#qAUzY;L!2ik50Z8Ziw#3)g>{E9;#tzoyk;T3O6lLnp_%E+mu|UxN(`jJb<#(!(%! zsIee~0A<2~k#BS3Wi|**D|-aYNfCW7X4lIhl10>*$3qeayu4CGyoUA$x(a%_BMce^VcWyLpjvL`CgDuE_m-TU*>I}}Y=sPa<$?WFbQvt` zW1QhK$78}nXH1MgrZGo!D_lcnDJTKmhtkA(-w1gSqTHuM@kTRMokI}^nv#!FI9`Yt zE?0VASYvw^+BJ3kcZ`x{R=7RU?DETca~&8Sffwp4*w;~5xG=cF)mDR*fpc9d=H|K; z_oenvdrk#A&&4BUyL{r}aTyUt$N*NjsmI0VbyCUt=X^M=RocC_H{BA&dG5?%$%|mz8YvFRoj1iDn%V~ zt#Bz(Xi~1IXP6;%XTgxyh`<^jgEE9V{uy`Vc+=9YqftNc!|_vnx;J`Qi;n7G?o8lbBpnwI#v|#2Ab=r zj)kvg zq23oU-wH$%4E(yH$bs-Gsw2k0`&}_*e%D{!WoeGb3(0JS^n5-GQ$?F$4aZlK+zKUp zcE-aPYZ?WPwZf}M4N8R=gcE=uocq_R=wIdRgE=A(;OPs7M znbWOsa*{ZAb>!#5qj{l&@pqujP?kW1x&sRQ4-6nn)Cs%$1;#$Ze z_BFYdCPcP2{hHhtX3mjM`nJ#1?*f%_?X1B)mU4P=-lc#j4KGfoZmRwC=o{Z8+tJwA z>tMa7Sh#U2#_4YZRij4f~O5xP9|%A3pq6 zpYglz%_Si2RlDWo=_`+3;WWRkPyMgO=Cx-NnLz``QLxF9wZbeH#rQTwU!<*J44J{D z(K*kI6S(BO&jfmP9{^9z!?99@#2uR+ZpGG&p{$#FE*m>|iMzjI#X@|&ZnU`tl%z-h zFr+=&i8ZD80;QvkINnNa(%`RekCZDb98*$x_=Cc@(jDY{-yzr!2DQy+Kp8h>TB)6bD>9cqe=MC)eTx!j)CEb9M(QGSa;RGtxfej28xH zbcJkM4YGR3BH=(!$qyzSmoHbd46Fo)Z2Hd(UJ z+ojv?`QDPH!(;3#e>*E-l?;~f^w)lQRu(LIOMcNK*yT!D#BO$U$wQOS^i7|OgaA$k z9zHI8GCT8eBMi6RB-RWix+N#&We53Aq=r|_DZuShgah&MXME0*N1Rh%WD~>QU zsZ;hFeVbI<>`SvXPWJVB_jEbCxfonG9KRYil{_j7wm#RtdWyIKp80QZ#wf`w3_&i%KNt(fF(qTmf#c=Y)eh|IA|lTp zZ%*q@*??JF>Urmd(ZI6Z@6k34#GZer1$JxjUk3K>#j>q5cG`3@1X#~-^_~}YnIxX>1 z^Lz=;^W>iCn3BDW?hBrW-#he1oi~f%H6@TV(C^B%X&D6am}fi*o^tM0M)V%J6o~t8 z`TpH#(YvhipEgoDZJ$NnbzRzrpJnvG9ry(!T3%^%ZR@Xc@%@#4tcZ9NE#4=&u&%VP z>955(o~?PVDM2vf(W))!Xuasoh|VhP`n5Lc%H0#yw{3ZE`^WMf=sg`kZ&SXuqFVCa znBV=X>p$vS<}f|9cE>i{?^<6vVJGACSg2%GANX_=>21ILouZF6!n{+;Xm-PUc&dYg z{Xs4|>1A_}_u-F8n;yjuUaguP~1sL)aVj_tE6Ez}dBF{@Nq?%4s+^K6G{` zZr-WkP3_ldKi*!IFhfHv5D=_y%im-}UVRpL}^1Cif1~Hk?bZwK=b9 zrPA5~vwMOC2&Zn*Z4FhQvZ`m3jq^Au=`U^vQX9gt?R!+i?R#g#(f?Y|+;zv=b>MG~ zu2%0FkS4-sPs+Ug*>Yylz;PAK4>Et>qh=Zy-;=Fj?3kjb%MoUt1Dzn9ELJPefQfUS z>MSxqWOP8LQ?gh~@vZU2{mJKtH+lryy(v4bnDTWTh8%hT9jZ zhTG-ONi9x~kB&m-j>;@cX2~B-h2JEVKbDv!fV38Zky4UUcwV0i0AIbQm<8a>*>RGB zZ2)%N;Aka_>oJqjC4D58>9NHu4y0|^XfA!iBj}1wDi}^y`q8$#H>qpb_Gis6M=qW= z;g8Bfnor9eU+3fOn4n}T{wkv;XLF+%x5NIUvXGjTm6Sk~yk|fCuDJ4l5O^#9{F!2* zI6e}J4wBwhTS~{T#~br6{r8QkdkByE9uFvxx#4To@G~9Jz3!4AYQtMrebX9${km_5 ze=1P?U;Pz3+u4NTzKhMtc$^aZR=Dh^HgJ>E*128eMIeubS09Lp^X-58{vGy0#=f}~ z|2LCT014bV<6{g?ECUb+GM=?hq8H+O>OSq9QgVFVUSS_Odn^3?HE4zZ{*H9P?}Dif zV93Vj&*z@Z$c3%K%3rn%R_?o~yKVY)r3Ssa#mz3REs)AW`j77vIcZMop*F07vzMI0 zVQv&-;&E`LRjr?G=N-guOVB+P=`G7yb%6BLLcTu*G}3!HXt`4|b6RDMiGrGOS1AqM zmKg=(x{h)$Z zicM`t-8nc;f|*91;y2P?Yjypdji;JBDM2a=bZV2b|M_?m?R+Eub>%S$hBqru#F3wq z3a={V!a)~lg`G@^=uhsR`xiOZWdZi>gtQG$ ztJCqWy5*z5H!3kmYP;*x@J|i_xGSLVf3#4Wz5VUq>v;a=+UAB>A^n9D#M2lR>RE9f ztN7D}7|wT^3PV$hLfQ*^LMf-yakA;m{0spO0rUdR^F&0*JxBT%7IO>w^?N+r(UhLn z6U*1H>q+Fk`3OG-*!S)~LgRPGX*mM?H~J_-sbFH&-=}Y@iaj3au*9lXW!v^0+#3Fy z?%O}x`P4FcVXk#=d3P=zA?<~1AC;lr36ti}z;P99+_HrW?r7t3X&ln(h!{#)Y8?=6 zdV$_FDBl(RXZ+xp(4qJY1g8hiCqm8@vLW44aeOY(>u1{!%h%vXxjFr*5a}DPs8=Vi zv*iyqkX~WoYPB4HZh0fHVpl3y{?3U%en8fPu=6^OJ45LURAcrh4luZNG|qwrYqoHy z*PM+pc(L7jtzmzYr|p}h=Y?Z8JoG0h=mqKCOGXIDA78@Ycg(GL;MKl;=r}W%_w%ne zz;#-4BAvrP^=kA!w)_T1kmh0bs-36o2=XZ+wR6b@%H6WLfl&6{GS!`>$IG0 zN@QB$T94k%TG@EhVjFmRaRInMs8*@9qPu`!P(lJjc^yFl0}ny7G@UpAUHR>#R*I-9 zNd8@jWOVI2ZY*~VJa&ax2ot%rOC&Hoen+F=7GYAgDG#AOBCg!odfb*tO*smE8r*07 zlH}(cII(8lk_ssXw8A)C9b=sobquw_sYY5z&{N3-7=SQe?H&jn7@bv0C!t3p>hR~>4k-KxlIZ} zUFHiD>C*cN33H8)uY$!RMm6MPr(g)tlpAAWVCB)PO_XBF^D$H~C+L}(k>ST&!j9+D zRvZ!MNKF*tg&|m{mE`SrS5er0&p#mHU?DcECR`T!ct;z~a|Z0SEsNij|9V#DkXuC} z(vB1JZ%r}u?Iowe>0ApJ^hw`hliz;S?Um=vNl`@&=G|h%!Ry+zTU+mW!d1E6d3CDV zM``q7eA>KPytm-ER`(yLTjyJ_2mD|zbDvd@uaQ>>r@^1SEQ9=az8#zqGE~A<)x<7C zuKmsM+}S_m1#iply6m}|KOMhu`;|^JPI6zk=t|ts`+c9wkf%}k!9TXug{iLHNhmp` zLmEc~uf)9h1tb+Le^mvhEcB#^Y+mOcR|4CL@2fIEt1MVBc`PBnboH3^<|rLthMu?t zrdVK_cMX{Bzl+|HiZl4TFs@LF0H5K`?%8Ed`NAt;K5NX1yS?nRYWC-_+3?`k0@?)~ zf1+O`88$?92sjE*iCR*69q7b?+zEa}Gv!H?#V^$?$@w3y*t&U~gY4(OZ5+?#e|KOw zu%>rr$JYgT-ZsDSj}-2Xa3WQ&;=KHC;x_lyCK!vNE0x!)l(~&h_lMs$`}@VB`%{%^ zl-@s!J#~Wtv(I~SXOxbEeDw<^*!-z)JnY4~QFoI;T*rDVBhrP4>_;jFfS?XA2WAlf zXa<6O10`8K*?Q#A^-7`C;H$%i6eNT{T!?xrb;OAf)IPor5Cc$TV$#md;LJiPPHFLZ zq3d(b*NA!LfZD-H4-MW?N1FcRj%4wxDh=_&Cyn@7i^jJ>Tq$}hP~6&G2f#3$GK7JI z4nQXQjF%xClpn_CgTF?>15WE_R?jN>N5P1R*&nV*ez8p-TWFKp&?!_@u32*t5Pw zZ%w!je7{_xdn*)9G(ZHP-B3VC#`(XDQ6Ulx_~l|oA~ZgG$7gFWk%cqfyNFKudhwu~ z4tMvsyRRjYeO=$Z;WF*&Uv|>8!nM;TnRegj{yaMC z{i?1{=(8{(PS=b=r@`(Y@==b|hU=pPpgHAu9}!F$C4oT!^2Q)WqA(dPwHcPXxcrho zMM})2e}{xDXTI*o$0f$|lYiM)u}sEC$yfF|cn_Eh-@W&~j=tk((}kl&yf0xL#W58; z#yg^-L!5yd-#NeoP@1nFPlNI)M8n(64J)ny*u4S|do3lmNqO&s? z1Ghj(A)QEEZG7QIBT79N3f)R-=#GqrC&9Y1k&ImSHCBW6kLLS1qi4C8wnj(zKDbTi z8jg<~Fi6!j-b-5X-n1yQKpNb)g^_Cphv(0EGObbLjf~{V6;ixNZRbN zwRt^S99(;S=G@PJ>wG7rLMXsO2w@;7rxeKp1Aaj8qar2fFaC3Mgr~w4ZsvI_APyMH z2UWZzJa3@rPMf5Gfnx{ws3_Ng{QMy1ysM)@VRZ@fcDR%AVbf&#Ggo)wwn1ECCoRt5 zx`{*Q0QIEnI*U=1BlX0n!Zpm)1P9+m-nBRaz^gQ=FcrIu%Jv;${CD|WccD1-Xh^!Y z7y02iq!!d;TuF2*3yf;N6^6CniIMGhigz-L+$TIw8s})?K=s1JhYLsc_J)$<5*Fb) zr3k1T?*r1h<+FKQ&x|Y%^KjQ2e=q{_9TN8c`48Lg!0anp?XZwCPvo6r+~{h0#di7T z%iei0f&7yx_1!x=8V|G&0{7K#&$Dz3eb%3L@sC^741)}hqd3K`;k3Z%#!b4Mt& z;E?i)igyhZKPds+3GMh?LlNT81%!rf*ISU(!}6>H9R0dD1l!dfqG=WMz zXsC7$n+jWQ0!a=DAti<2F-AJywtRLv@~IFHM$g}pfIPZ!?N1NA2tbtff+5qM&}5Ng z_3Tn6YAYO(1LAbk(!e0-2yg|BBNX6G4;@-s0UClO+osYcheO~9Cw=HM)8};}mjP%v zwLFMgpc*!!WDf3k4vzp|K%l?>HV2%p0$-xGpX*)u=F#~?HDQ3B5**Zk(v404M)(LU z1x`V_d`mz$u0R|=akiMps<^J*haUow0 zFc9G|VHdvS81C!%etg{cQ)+;$Gc^Pk)b4RRSL@DgP#CedGes~6aUd$^fl>%KkO3n} zCsBg(4eY>QPR05~BrBrx*)6{&4wd&igSc{xlQ=_xo@dVB9WDhxy7}eMaZib8zJHG! z)std(cKEWriD0JO&Ww;5C}o5}C?J5&8;al%0eLFz!lU1BeCB1bqdp_1cZtMjyv|^L z+?#_4H7TGGh)<}bx|2G90A}qR=cqb6$SsQfbk?BxCWE1IJL8&l=bYkoh)Vk z%<%p}0tL-S7)kLv%m4ImB3OzwDobSxed|{mULgx_{CGk;px(+~4uk+aa_w^)U;?y> zAKgzBZ-K#_{HrL+WBw%Wht+j(4~3#ygps{1U=pz>??=^1ea|Dof$^aX@8Bc>k*eMb zJ!#X6 zs};pwNP=-%xSYAd4OYK2_CM+VQNS zk_g&d;yx_~szN$(y}B+``WY06=baZ4N*z~wIKiByeduEcSV>Fkqiol%^{CDM6<1oeHTA#Y(8cR!x-yj*{{h%H)*O;f=- zY}y_j2qA!x!b~Cp2LeDJIFAk@KJ>tg5(drxKhq{c*|#PDy;fC7SaV+bMzI0srD8XM zZz`CCZAUaJq^?7*1Xn=$rTKA}g%?INQ}`8n9D6M;5hySR%_uSf>Ap55D1-UZuC%y) zUiKreTxskl#i{{R*8kz!CgFSd)HF|c0bOm(v#>p7((5|9&y=AKPaA2Bk2wHAf@Gp7 z^_s2)03if`po4TnAprIY7RPxQI>iuyA=C^6hGa4!FwmKXz!7ozYsy|(^5MRxYwrjG zL#Y`E49H|dU`rZV0u>Kk9pKXxA0OOcN!L!3IGzmR(GxWIY?O`$n=tu}PI2ki`5wST z85B6GLe`p<2S{};k*8j3^XYL$aq$OT zIEbuNlM)&G?_o;#Z{Ahy<@Co3f}y|nE2%a6#+ys|4*Ti3sD;4R!V3IwNP8vTdMpcf z&|I0{L7@wRcpgDPaT6pIZt?=l4K1kd&s>{zs-v9L|J89*d3V+|Xdp~hVOQ`cRz7AF zk~;>B?vampLBDQ8_ygPMh|&cg${66tpJkCy{5N>}?e61t&-*D^jTOSW;qiMDdq&gY za|Z};2v7}t5cHW@z9gYwdW#zF0N=tCI2PZeAJlex|7&E=`{Q%gQI5HOEmh0saBE-1 zvWhFio>4m`X=Cue>G@>j7qx$==`=EhOWcvDXZ^fn<|?mIZx$MjezI_WGb81U&j19R zLd6qkdWrxDLU;%`?$JWC#_jw&P86E>bybfo?Ta6bFnbzy@=VtyVLasoV7|`YN1Ot# z3yIBMR-&Xu3AMq>P=Yn9SQ}eSzR~^v*763GaBX<{O%o-CzXgGz^h*!|4H}(!UvUP2 z(tIE#4#(!&(yW-R_=o=CJmE63bBD=p!6k4wXuMEb36(-h;DAsGyogM|D{_?pKoAfE z00jUuV?ZPT0AFQ3)oXz!vDm2H7k2X^#{y+>$d}SrfL|k!FWtT542LP0*>78Y8-M?! z(*yt_Q)ff~00wY=-{jZYen)=v?6df=Co+ATWbki$nmyBhG-YO%;@ag07qn2f5Y^SY zwA!kwcH9Spk3_ZBJ`L9+njm`Fbr-6jrZpXGS}D}kv5F3KT3*zF=pt627n>F{Br_?@ zBmnUN0HT>Q8Y_T)hkNU-?|!-6>)UPHcA2}oo7;AwyN?=4CNrB%9(f`_0O5rrA_)-Y zH^>@7q=^7Aq`UwGBEgvb3%thuVgMoGH&G_6<1e}zm0`b?qOVGtM#pP$@gLvz92%{6 zuK(jQcqnyyy<^UI6U&xVD;fL$&ivz!FV%>@NK&?Pq$Ccpp3b8iiI+_HjugL;Z>yrb zQ(1R5R&rLBj<}nd>UDK!q$5!*0R&K^h4T$%{sgKru<_Gm+5qztCfBlWmuT`0!PMZ< zy;eh2J)J@BS&l+&j8!E*)=PtLr&-qS6uk>+n*a^CkmYHvdQ$T!8@V#pm$TK1ihcgK z^QQ9NrB!2{;WezzUVHcQuV(67$@P|<(sO~C^S3XomQSktS{&El7z+s{I$3jXhs_k` z_Mvu~?CQz;Oj@x}#~@N?+I-d_jJrk1n87D&IcytEeYQ=8KM14-VWDnX_L`@Hr^CTY zsH!T6QlYF8=HpOn=us^34;tmRTGZF`6a1k2=6|Aspr?O_o7A%j@bnAF$(R9Nbmjbl z<#TmoEgo=4xTaetOVT;R!lE)VSN|Qu*nL?;7Ds$T#zBlj_HMt(zT0v#u#GmonC`iv zfq1Kit~KpvY%Fh@-?enO?rLi4WNYgE9tlKVTtMBeP3;o%K}fB2J1t?1(o`K$w->a$ zZmK0vEp;0$(ID8V-MivR>q1LBQTg!Aob5HnGxJqb_b)3rZ>1+{$JJ?MJOAbQ#8Y#^ zS5CV@>g&4;TKJ|9^=&)tEbZMHhqI1Uq~=krvOO6YW#4O-{_8nELB1#uz8hbD=>40S zRYtRWBzf)Q14GF@9?iqND**2zon8nrNS5xWwB2u_WlKgkH0H!Kh;Du!+Co0_p}gul zewZDm>37u4ncGutBGl05_zG9d)v@l)xNd&bvXkvSBb|8okFFA*s(cxJrB(LnH7$IL zktTPW&TKZPjxzr)Y@6=tGETD1)c18)s(exEIoc_gU!Rog8?qr>nM#Iqf@EyG)d3x~ zQ|kHQSsuCzel7XOJ(U_2d40mGr&1-QZ4Vz-da|DKlO<#lW;q)oI_B<(GFt zza45DJ^x7b4}PTB0|prneX<$7LlbHiw{fSPV3fRM_A@?Jt8aJOwHiwG&i`5A4!Yi_ z{aw}EQ@D^}gn6}Zo^h|^zbewsne)^#R!iD!9(T(OyFb#6a?k0C{rjdSa$Ux&P=B=X zs9%L`U?~m1qWb0M$^JX(57;kZN0k3Ad|dShRX+UfN$;rr(y-oeZMECCmoSerM%2aj z+6mZdq@Bve8W_%XJFTzBuN6CZLkO@wJ}>G=1;+bjF18Ws_v5kpku7b?+O%wI6v!@E z?XQn+t(gsuU0Qd-TI4zIUz*&9OP4jPAzB^|(d6>w?D*#GMYDj-ria@PlAWY5Uk8-LC@j+t;v+dDR6_*Nf4D0n@408iY^Uf= z$iM%rTN4h_LY~8?ieVMqTtc=MDg}CJqF)DUs8X1gKiG5nCLXWjz(^&MNIVQuqT50& z3W$=aC4FXARN6vc_AvWh7~po}K#cunYoS4H1Aje|WyV#lB!0!Y|KhP~df)b(c<2BQ zZWsSMsBUQXz-{$3ft_)8*QOc$VHu5ou1LtA3{a3${H?J6Se!8%)p_)eS{{Bc{{LwQ zP3{hP{?FLEzguZ4<(GBe@d2Q%-Kyj_JiUn+ku?yAXa3W+!YBU5(HAg%Eh{47gk4@D z{h4dwY1{eALSbAQQ<>~0cuf~-tt_8I0yRPw`WI?l}gPDv0e(LUyhmO@}4>g0d zmiA?BAG1Ox0{BymK%6>DUzrqz(>sQL@#7i z+RdxqJR^itW5Jk6-hV$jwpZZl`+ExYO*2-w*;ojIojgNL<;+OIy>LCOLaMs9S}bwG zL@38hivEScF}3S%pIwZ5O|m+B__F>@sSd^$NVg^*JT-CPx#Yk4UcHh=vhPZ5riBFO-1AR`w)w;v z5_Y;@bIC*1@*c%}#qz(S%FgC?UnbxH4Lz4mzySl9ZtyJRGO_N|yr##7v=_9a3SwVX zs$|30GsWpvM|%eK=Z#lDJ6i%**;u9xnHO0%Z*3;ptwK65&pB@zKdXMX3?1(e56s7v z5CGHaw+ElIN6EFNM-lfcl1Jj=ZJG@%w ztkp^xbS@fL^z6#(OTlU$SJ3~g-hGrh4xyJP>>ge!;N78{O8uC`I~#3wr19GlVB#CH zVN=y2Uv6ljg4+Few!v4=Wt4UX;eIA-sF(F_HFrs?bq?Lz>CncScv?cvtFSm-P40+) z`9=qJtv7-GeeHT;$?m;vQHcX3lyIvRZ&RH-))?>VZAd@?o>w=Cu*j71U1=|=k@_I? zYi~>r;o0;uv)(!2|8w#$o!3dTVl176rv=6TQ>0juuKFj^K{8gx%? zHzef1q=yMmv!A%itjwTbc;C)3p2wMV_+=tvV542BL=O`LDiIgDuUeU|%tLg{ zpUwYEwQ58k6OB2%@rhoCkOUbl1OZ8IE@a#`ONm1nksH}tMmTSa%uIi3g&OMYDN3%I zekXsBIcKmYp!c?9;_hvtUFhw_1e$sROLq9ky7b~)D-N2d-*!u^7u6lDQWf-jE94|yKk(nz-8zfpWTe@@9IDsb((=@j=@rA^_ z@|Zcr+yRucA(6}=a2k;!`Tgq?9ZTr5TB|GEBN%k%x;PXGz~c@Bjq(sV$|`YFY{Yx% zrH_V|%(Bki?${|?#Q7E1m7?E?3d2}A5=aGyQ~2sFdmm1{I;K`AsyU=Swull4x*qbv zZ0t5|%`FfNZ4S2XWQ4CR3VGV+um23DSzZ{xeYE$-@8KA}q?&ryLxLOkP4pCa8aV6w zoI8o~<|cdCxHn0W30uLYkJyng(xjN@b+zb9s@C5+d~l=XaPV{w2~G8{WW>V=@y#?WEvb1@C_~W2EHn|4 zvL_*i6dHBwlx-^E4^=K@R=ASHAyyf0cM`vO+#D=1H5lj$>NrZ`VBwNY{wglgaLT*O zeej35HWyJ*WC;L(m7Z%DIJ=E`Kwto#I2cGe=}_zo8Dj3c)x~)~dLJ#v8*UiOX-8b9 zzFHqPCRfF@c&cT!{9R{MV?3=1(BlpR&RG{cS2+wVdqckIA?K#@x>q7uSP-F1hzWb8 zWW$w!eELqS7|iPoj3L}3alRRDg$#)^(nLkh3axZTHgD#0BSKUTBn*in(hiFCS?6px z-`ELanAt+89^ft6I9g&Hf9ofE5(~ZsWwaCedw2WqSajV~vhxuU zxmrBLO=R8+X*qz=rofXkB-*-^MEbO!-gdJ@sU`p>9p4xsjgC@3)}j3kfsz*cy5qPZ zCA(+e9>gGZXhOo|?qQ7tIXG*kZ^ZmawE>X3A%dWH#$+YnscMfTlS2X~b#d}s$hG7Y zNFf0!yI_OOzVTyM2%~2>tLKBk>7JR@u)1}VhH)Xx&h9wA5i@m|9oXJOn_P>yMe1EY z7~kWar>1q1zFX?z@%OQ*)@IcF=^fJZwSuj*ZNM~g2|VL%{xnYQI(VDa&7EojG;~8L zm_EmCTwc0CzyTb(A&HA=^#v{IS88i<6=f(?OHbr2A*yIpTV$$8K)X9l;w_4nk1+CYnBNMLF z0$zA#(BjSn2_y{yBb>pJPFgJhh^1rd*3EwqXJZu^p-&o19~ zx}O+u0*p6F#5RybLma0^M6!nsiJbiDr$%wa69Pa#LkbAuDPw0Pc6HGqQ}bH}M-}xi zmkp$6+AVef;A>@|*LC}5J(z2sib>q*7VQFDGGRNW2v)gy$6eDhMFHB35?n~2e#v_eY3A>CCS9$^*>xf# z{LNo2FMn_XYj>xU)39eT6T~iPh6u~hdUQ`Q-$W>RwT#Po3bg$bQ3`v0w!FJ)8zgat z#EpM(A8IX(UlH1263>uE^GxuTb`J!~oX<|`iJfjhZY303^NEylF{&lMCiUU}OxCp8 zmQF-1G4)aXBL!5te<728TqnuXk!JhtmnbJl9ESv;z#cF!1kM>>DCJWPGFV)P1i-)@ zFhfLXsPF|0G{A>2;0+#nNRRsg13>Tw3?j0O^IwjdY|$TlF~uja)&b|_&@~#Qd??f3 zn619ECcxP?*r&;4_6B5=i0nE7ht4D|+qvIi!0D%=lL=*KkC4Dq&0xwaTYmish!h#% z)2=oG6+Z0B)9I!}YuYG+7M0_DY+OhEe-Cy&uGrdi|K2aD>zUj4#lT+g^lo=lC-hX_ zqtyhOR1#4I<-&F8jSNX&17=`K94*0=SyOju!YAF;?I)b%Hflfa{%$}{V&#cnbA!{O zS6y~})zLBo$qdUz0+h!FZbEEw-0FTn8)_nJ36jg`qFx4wT?vQ)^Xev(%}$n9x;LU6lUp%xO>mBax2yOp74nqR6p3SR>zdkz{6G2snZ_OCV&z(B$2}t(ky2} z0?YmO+0WA$tW+GV(rSA#k%4i|kya~a1Ep!X0I-zfy4;03rNmF zQCaSe;S4P+>O)(7S9n!gHDHsN*S8T!`<{{=_zsF^1>fukP3M^9kQRJr-ddT7V*dHD zVMX@HjLZx>G6Fd1M*QuHcv*B(i{Q~W64A^+ms$*K!P$?#YO-%hXT8+Y6WeuWq%zU9 zp0)Ei7caV}0<(Vv)Y`wVKUpTElWk%ug@agA;_RGEwQMN*Zs)tfIeD^{T*65wGsHUQ z={xfhB6REc8PXK7^!!)|&(YDiQA}{10KPnAcW6R$8AwFS(CRzAPEBA}O(z}B zZlfn?v#ISyVol~mOhL*zg-6IPT=`!AAp0&!Qj)=3ZXYazwG z^P1WD`4hQg^1_3r#y|1AetYANm)QjUT6=)C(eAf2BQDSb=t)8H;!#h0(2%RW->GUc zsFZY>v)MTa|7%K9;&$4|FSsg+0Vj|KqgCTWEmSNy3R_-H5#B5_1F_|fBuZRA=o|8+ zTExT%Ga!lZCgRbvM}QBWFGG+5nDtC+iI?zVvp)3Zux|N^8(u4xz~9`l3hC=g5MV`W zngQ}9g?Ox9O5c9qi?WyPSujOVn-uT8j3M-8O>#Fz*z2_NurS0W;%bvxLN+NSVi>N} z47eentPcrw#r&RXESg5=Sp^aD+Li4lb{SWKt>?$;E;{tRmCj{a_6a z$=5;eA`uoijBm)e-iUbs&Y6&7;FSZ7Lo?Yj9ni_dlLeXAEwV5=$X(fqNTi5qYE*Hb zc3XZEdE*^*T~BCMy!H&{037mg82ECyWm}#!new`xW=3gtp{Ldynj?OK-?OyT z^!IbA8I62|TL8hp2_TNbljn>mZ=7;l-)*>Q69?n=T32*eu?s4&H74(qa-zU(b?drF zE+*xNu~1qIrM@c4ayZ;NFVjzY6kjVc8q8Xyc7J`z0jT7Dr~FJZ^pkYr%qd!eJe4Q3 zSK)F=RYP(=z%#T^&!b#%zh5Vo%yL3>+X$W$;UW&#LaQ7fuoh#C9jg4*Ta6xK4;te$ zS5c>Ua&OISj~O^EqQhx*RHC-buNbS-~bqv%urC~#T({CBGQv2#~(->Lgq zyu(YA`U2G{T6R1?C-r$0eh+?W+Qohp*-N+zdQ`ti3Vp&nvQea7P@T544M8Ecb|$Pc zwgh{APD%2>Q#&Wzc?(%Q#2Gv2BSSA?s#}GdDBf=l^(E>pkhlaaYjk_Q((*2rsTvBT zOjX=Fy|s!%u_QDX7YwhdD0K4SI%p#h%OVDc=0R&i*Wq@j$BsICK5Rvu1h@*hV@cOSZgu2h}khprC@5Scp>HSN2GrY9UJsMatyjLG+b^cpU}LTJEfEA|sG5^;o z_vghVzl-BBt+EILG(URTnVk^nob_XJgUF=`Sc0)e4;o z=EZL>rZ2krCH>Bqa2XZ69e!z#pgojMHFMAjaE};{XVnOy>-(z zEjPXHA{lV(a0VV!Bau#2xXBX{11~-9EgAHeA6vZs+;WW1kMN^6T#$ScX-U!X|6wir z=uhs)XCI1oMo(Ue_xjIvSJwT^jyK+^#8-nw)N!;9u{K4c9K_tG=MA`$8p*?CQc5pW zG^n3|gc0fnh%AcMdh8t~4SrBHP%i{K;p}pZm(&UHH}SJjuR^W4brrdQ(!3|;FEhc7 z4)a1h9SXf!sPq}V71!av%8YClu`(^!%8jtL^(PcBPq3ti3Hkh)$eiDxP~$S+2EgYr zQ{FR$_y!V80QWNtG|ff8hR)YO@=KT{UDn*iNQHV)1I$3rLQj6%OTt$;7b+1#$KOH& z{>gcs{B8!4Z=wk)TE;)BC1)vS@KQc!u;E3N#322ap8s{L-TU%1wTCb`=cE0V{XF_w z&j2;{qj%HT6+fvb?%Dza`}F2O)H$<-a3WDqi+QyGYQ*K_9{;t8vRUfx3xJr%Y-ue$pd|pSZ190 z6_vzaX75?e$#c=GJku_d)A}b!bdzXb{q(@Kwk7742&SK;mq`13nFtS`OlC^7UnJ1= z$pg*lPUhu>zGc(D{U-qc5iU$Qp8&w5Uoo)AFRybHW}F);ekQ_S@z-HUN*+=laBZ6~ z5pM!eHfR{d7*eR~dZ<0pHLos*N8n?QAWK|^uphH4wt~w&H*v5Kvqun2fcq;9K&l3Z zUhEy!WX{sU-Y-@rVU9*20Y}@_nIjXOSyqLR#xMbzHu{(H=Wo?evpFk>E4bIK%`X!Q z#7*K1EV6PEX{}8M&rK3yt^O6b90F^tO*vqS<=&JeM{J!HRDhcD1edv$o9$X~l4jt( zRg>8&EV#mdC?>~mt4h3KH7CYr{nvT2qe>ZxH`nv^7v{^owGc?Q2}6)=0r zt$!Jyp7m|!$M9k??v}T&E56c=9&|AZT$lhp=PV9%4Civ9)qc6;rZ*Ndz9CO*!Oc2* zjqWjxyH3@f_|oB3uVDo6xe36>)RQa0;p{nnBs2~}0vtyJ22Muhir7Ht{Vc)1ZARN= z1)fT9@8Hs3%1&5)CYP-6*P#H5rB*oo$_cML5pV)_E&g=N&}HvsZ>z(^hr7?cMk21DBrKlRUJkA5vh4ZN#hc^eY*BF}dW zFwnK2d8}nQPxO8`2@b{dC>)j3($_HLc}o&iO5iO*uk#xqDQ zLFb78aKOhFNg)AoeCXpUYa?xwloQRL`BQn%zH#TrDP#EE<*Qz}H&Op3n}Cc9-&fRE z-e{|fv2}^+>CjlU7Y}=Fe12DHzQw;c`&p)c`@Qw&)sQ=i>^d)bFHung3<#Lv{mynL+WB|7<$i8-m3iDt-L+-E+r zXUlwhPEJOoaRATjkQ3v6f4*n04&hgZtbEKp0-;{YouIh@y5178wRt)hxyVu&HaW4k zXCe3-BiuBUq69dRx#67@ges5(>;TCN6E!ajdRJgTvN|LpxAR>~V|wrM<0yLK6z#>! zkXO@h2~=q2YhR;aNiAR{(*~I7Vo38H9&aDA|M4V_oBbbAt$h^iKEdvm7UQV1Wo*UP z4YY00a106h_ofx_(;Z55@4NZljGy4lRSNt5+;1WnvUR2di#6XGMDts#*;hgOpVs?B z(IkN2GjEQ0F;pJx{KPe7r{p)fEft-)Ra2Ew5mmOEXzHuDAYYO9ld{*Uc-We;IHhEC zk1n&Y3$RoMYA=6DsAKF>I>O0!5yOkZNdU*$n45%ZHOcwWCWc-%*uT#KHR37KVC1!; zZnnE@k_|^banEg)bRf%H0xPQJA-u6oo?2z`h~;`$v96TT*k|)$4G0*Pb_7WOg=wf5 zJ(fm}!H)U8x%&PXz)S6;HGSydkXlss6Iozt-?~ff>QB4BV&uQtP+8~_Kttt0F`Ei` z2oGEd;tBec?9cwq%*~oMt8g=}OUH)y(A^G2>mzOKRjPfX{Z8iVFNXP&(j>rtHOOur zDYMU~{UWH^wK6aF4pxGP-^TecoI?Vm=AxyF?>V{9CP0%GCK0a`_;ofx^$^d1Gae=$ z%kyFW5q%C4PrB6gH1Az)I>0~=Z$(@ZzTjHxwcVxBY<1p^d1>dV|NkS(n2DEQh!Ws3 z8^9i~sJcaAu*Iu^V(`7gKUw%J}WGHsaO3y#aK z)c|1|63#9-wY;fQUYh!kb?zP;GhScqR3uNOJYkviKrib`S0cJE=}H)t>U?bEds>C; z!9ErBX0zeo1fHG<9PjOxn?|`n;*i@#H~Tkna!zqDBjf%QV<7>y&*M|~ZN7-U+W&}t zht%F#Y*WLHV^~tP1Po_QF4RMC;jeECntMa=i7T^YE5v;^&J5E#^7h6_wCStlE2?c4dn4#ga2-oOT~+4k{GRd6It9IEkE!U(hp;ED~} zE06E=|cBHjq(i zcoQHBE85+qkLq{Ti}=D42qu8`6$X|}12a;X_v-t@HVz&EG!lT8AA*|6m70NC2H?Ec zGI5Uyk)FOG0o3Rek|5t90dUx2;EPuZ9Dq0+FgS`ZkO~~2I0`Wf{|y5uZ2;p|%QIxu zQb(y#RRhbB?Fr-^U+YosElAEXY-0C=HUXNSAz%BCJ8}+|nJ{?1dy8{-=B6U2#smDv zp^Fx6n>Y+Z0s(LMC@6<0|GP^g^sjEbD#?MdvCXFHTh(+U^>y8ib9gF;1g<_!IL^fa zK&Wnm$*a81VKg>Cklj0$d1E}gbrF2eh9!1iuQ}d?cibEvsRTH&!l1(^K2NS>-$DL3 zc2A1}AaQZbC+4hq#%3UZ1qzYH3?%JGS?JdAkmcm`+${a;{9f|%LWoAP2^iN2yb=sI zJ4txj4S*?&69CkYatt&A2X>_~*2GyslGQ?GQ3Gr&iBE(QH7th>^CC?t)pIkuy8hw= zkf^tkj!`!^CK_nXFY&_{@T3{KXup^d+`~=8B&#w4JQ`)5(-?sIm##kpQhB@ z$f{X@k|^d%ssZz( zKrQT#un?|Wk4-{HTywE8TJsw*Gg{FCV*JB7fDsU}USN23*Hshcb>w`;@i>QL0yp5= zBa1iiAl5Q~e{s}u8a!9ysQIf_8M#UzWH9+nQCzN|nn@y%03i9VnQ}(d**n>O9w~?NOC;a`iv5_3MoY2*1G2zhOnJYkmgIO^ zEEc6iQferc$LVolk|xG2{nej7-0QX~Aij$P|5ZtcZSldyWy5#lCni7&Iq+BJ>hNqSRNLq$u)lwtc>LV!foO(Oklf$Ds+Xn=}~5p(e(2!^Z4p@JAJYr~2?oGF)xM06ZA z&dp-DFx2_b#U2qSB|Z#KQm5p7=Pkyt>q?5a`6s+2mpM|;Q4~Q?&=u5PF@@+zPl)mn zDfiNCd*k;$)M#i}`o#oUG+=;wG;khqZwgoqsYcLGfagbkU`64Q@F@5R;1mfnc>mET zCskPltXzw~7PX{n!Lt7a*JZ8?uDD*itxmn?$Z}lQ;{Fjl$KXOn0erWxp+hACP z1Ov@E60B9OUyI9BYzH7)Sk}gSo7nEE4Poi#6oIUoXs2!{W#dS3s;a2ukWDPigU)Df z6P7&+C%`Ep6HX@||IS?CgGlr6lgWQPsf$Q~$i*RmILHJzieQ#t;C?Kw$UkPkc91Z! zXQ_N^Bw^TKKw%_fV73-vu|EYY*5fAzKi@YH{;z)=$H2ts2}12Euh*U#ULpXc@!x$6ou+L1dn zRYC#*XU~A|clyzf#DM!4hLU}bK`>1T@cqSXilb1kjye{cB}zG7tdo3D(Ba3^0tm4I zz_v8r7gll@^IcVs;&2VkE0-a%miASDXdMg07|)EcZPnF_lHWu=i8(m1Z3H28e!` zk%nCXAY(Ba_ZT=lVuJ%*wstarG>Zuw96-`K#4$&VW@ecNl#^S)f-T1MQX!4@SIDf| zZNN0e3775{mMPM*n4}5`nW>Jbq~MkV;Y}6EVUK>vK87kn6dsL`q~mhg z2y0`)SuwiR%HdQQQ-GRj8C+Qto>Suhhmnv0#2Se_rRYJj1|>jF!$5IHViw3?aX4UL z91R$kk>Sy*Xbu@CT>%<1GU~pLSh9PpX42I~_~WA!?LB_UmGpBQlut#Z zl5L+HuQCA}{Va08Gu(PmT1m zxhFuJqoSptp{AYw#g|WTAvZ-kbR>}iIA=m5u03{K&%PcPlr9J^XkQS7TnJqt1W3FP zF7#dq7m6>03%3^%fpen}z7wsu8-ciBz)(C4JQN3C5K_H0kdtJ@Bgcg z>wtoGz(JT`V0kvg>gll4xJ($pAP)(xEOIagVVHqN-3Vh0I0FYg2=jhXPf<13CnIni zk`1CmSz>HCNDu-{Ij;Wo;aRs-0Yo|Gtt^)#SA%~D8At$;OvJ!bs4erGRxiSk3&EAW zIbsdD-k38pzh5RztsMSDH|a4C^tlo|FCO4d^H)c3vjinPGkmtX~lY!i4{%FANT&=fT- z6V*X9HB=AQ!HY0aC`X(bVGKffM3A3SzlY&*L4J6yWnK$4ng(&=p_;eL`xjg~^g0SQ z2!CFA9vGi_>v(_lWmna=KqV#*ik<-O?#=IN z;{?X6j70Lb1f|+uXp`>1lzia{=cgp!dHwe=Iz#{?Ghjsq0FMB{S9`$VgV&x+Je$;5 z5)HA;;$~LdEPSpPxAiu&>P1@Cq)3^E<0BJ+cDx+9Q6%o~){g{|dN~_0QUUT+*^{Is zm9BE2|{rB6p?f3g` z+uhpRzU!^`dh2dHm$c-?XuQ`5ENMOq~8k208m8)l3=Vp0+IqGD1w3q_*lRJ z!3grkM}I`**gl^BoXAItNUFr@))n%SMC5TgK@hA6$ESu3oOzYhc*`ZENc&}Qc5A7q_e#pHQCiJ)TUXeONSz|Hj$k@7Qf~!U+M8i z9nwm_yDjTxMs9>Fk%CZUtIY^mya{_c?B(H3QayW7QA(RvtJSg8i<=|OpQ_l3uQQah z3Xs&ZOjrqu{VVkVfe$H{^qKBIaZ`!arzu;j=KMZfut+$Hs#hawO?js!*bCXVXT7iM zTa8ck``^x6bsYz8V>7O4W=l z1x7uSPM9a8sME{PQ|M*#Xu3Jn?e95Ljh71IFuC$cNcYrHzeCqpaZ`co=b~00v%0~m zN>PeEB~@d=I*0+WEX7H6i^GUU&NL~Xp;<{*38Iz-*G|qXM+E1HXt3}zDMv8|+anKN zD@*nsE2u1P1R{=yTN#zbT*(i`@$0sPsEBA|0UJkQavCbAUMi$5f(}H|G*ytIe{v*g zQJE;^TbjDEXn5a<(&XxrE-0qz+6mueAKhzRkvdlCd}rOtf>W3lT9R&RrUGZN?g=YX z5_z`9eS4uTE8T40!S?{PWp(s!9h+*|u`udFrNHxTZ`Z8joylXF0^%$s!~_+!SZPGx z2s*5;sg-!K#-QP0fub9T^MkvzR1|a?RZ_ltM`(i@`lnJ7BLb5|G+1bq6rN5x-4}N*UPlYu~#{$ZM%|flSpp-6ZBBNCkW(i;|^PTMH#6ANCAt z+WYuez&-FuML|vF*6wJ%6GS#RFZRaG+F*G!HmHU+>)*f#x7({4(bpp*niO^1Fg=G` zM^8!ok+Ww6vACvn7O zZkBh8g%91Tn;vyqD9J4<59f+$97SklSR&LtcIrkHoG5X=t3Ug10Y`U%f?F0vG37_S zKG}Z&9X8!)v%>V1mZxaL-S+a5-wry`<@9xtw7o6$@%c`Rr}EOI*SY~_ZL`vOBL^QI z=QT=AR+K_=l&Th7aRZo9mP>Mxg2hG*EJqjlm&P6mL@XyNx~gPQlMte3%#`niJ{ zM82$l40QCi41iDwERmtkpLx3qbfZ%dXTEKDuJ>6Z)of?U#}&8nf@wr5AAQJ^;+8Sx zCV*KEy)>e_P=Sq_@k1SnOJBUW|HqpzOH*LPEvd2&`xy?}_1ufP+h?WB?SL0rL(`N0 zuL&vbA4T)N*$n{us#U$y8vH59I{Mn*NBR44?y4%ScOYp!`!C5^%}-!*8RG4uN@j$Lw^hU0RgPtq9Zag0y?yAfpnopxQAXXP;Jy{;bejLQGNZHchl-{ zZ*>W6&n8Z2gvp~1Y&-AJrOSxsYS+mrR%pVoy`6Fy+cxPfmQ`W`lw?Xk*3F}3DFKh3 z>*<*b8E!>wsj@Gducpdc@!0$ul1TYC^)Y$9T^9^pg;Q*}=M{3;KTj{0jy0@+wx=XT z7}+=JnsQFSvf?imN*Ats#&FbAdH}OF{wIfyBf=w&G|0{YdSqfNX#~E`LRp&@fVM?M zd4Yw0Wxw$`D+4OMF{Iux*>>hjCx%5~UWmXj2nfB?vIL3jLXmNU4KL0Q3QUP2uMFkG z(Yfl!<&TgD=(;2#U^C7tk<*76-s)E0{3Ujxg4;HJdZYTlyp6EPB7t#cV))Zzgfd{A z)Ex1x5vP-kg_b^M`uOu4J_fM0=@6MOvK5K}fxVW5Fab<$x+rFgED>VU3mR%6{dvtc z#u_oOyi#PVW=T~I_mTn$3dkAWg$;3H)Cw=3Oe14@#II+*AAgIdP067r<$`4yJ7?Hv zgyxGPF}_uk8R}NivsPABR|KbN@x?v3l&VZR->kq~T5?*jmu|^jH>F*1z@@BdbRu%P z5gR=3s~%H{kQY@0Pob)3k!c;GOKN(&m<=&jI%!nJi6OtV5>+W~LlLTG?jlkkH>Zbs zR(6>>U2ZMA)5ZK2xd1Vu5ib)NKEat~K`<0+84lCnGSdw)Yh-~hT}1NO{PqmY+D34< zwFe0rz|JfX`7H}Kl+2vi%&?#hh@&>vwr_KW6t~Q9LHM(^48Cjb?b!h6mMbl9`Y@Mk z85Dx5w`QZDT(7k7>2{D%hng=R`IZ4vu%Ewb!om+4W=i4u)JJXBY*89FTH8m4HCB|; zjwtuiuxPcJ?-rz18Xc_|^AT$W#;=xZ92EXY67{8Ad0D&^3oCD?4F;lFq_`au8WaxrIv zc*=zuTFchzl%h4Aa; z^R23@6C>sI%M?$vF%0~XTsB!2Y$p7@v3)qrOMA0jAh;2dek+S@M=D4);<^;}GTeS+ z)S2+9EqAPMeaikg+xPC>XtXbG?dSX+`fI+HYANyD$ULvBKrm-7RE;(pr>{4L2Asy< zHr=NBI$QCzTO|n~@S1UvE8nVdB@R$BGtJ(PcUnUxW&6&Sm9%IS>Fl}4uIp}ApR?+a z6INa7D(uXy2g#BWXH|7%!>hHNa;_75U5+^SyaSwPTAN=zgKY&a!e^f|_ozFFMQ7Qy z$f23OqZ6$=IoEde1by-Q>Z)-sV&~oAq`tE(7TXX=gd;yHmMnXCPg>+!xz_Dyi)Y$HTHMP9pxjx*aH zU~{T&amaA%7yw`tjY{5R{M4YlNHe9pzRNo=-4I@TYPqYqEmS}0?s0!iOm1Az0$|m- z4L_ex$XZuF`+Yx3DH-{z8thc%`mM~iHdeO%vb`mi(i2(=iLaudwSEyqu#0Jr|)fWF=~;l=$<}M z#5MIjp8OkB)o>`S$JOH9v};0XXT#5z7LkkpC`1^6L zKi+GO6ymitRd;*rsx|CcRn5-JQV=4SD3)j(qMYZMgE!eZE?AeHh;RHqN4PtoXT zNj=?;w!^2QL@%}ZP?m~DA%3Gh`pbb4ggxDus%6{H_M&3vgx@T>o8MEB{md7_fxNBT zF<#usrwzxUl$Lx0ci%0=;;XZ9z&M+Y9zcV-GiCOluSECuI2`@X6R(3y-l|{R^@$q2 zcc$eK(>8a{u*?Lvghmf{)63f1eZHW zQXmKrKGMH+c+}3r&SKs0j z{^7Q;r`hUxsWoDK*K2JI@1&Mgy`Q9q0L>cNcQgCAJ`QId1r&-*4P6ANaj33nCz{F` zU_b6$iD1LJ1aZ9m@Q2+;DDI_#QOZzQ{#f~5Q(ZDsOWL?{M2T&!Z4_*WE*{1y{KRzP z;k>-t^P0cCmpoR=T?jWwSf5IU%o()j>k^p~+p3~xH56OWUGw~UEX9|qlrQV20jlZN z2q)M0t3$7PWcbkTa-&sP7C=f|ER9j_M{Y${nK%m*deD?6e5&f{vixoGJLvw?g}G0l z=QIvtP*TdRTvZ9E711^Uh}Cdn@k#sFV5``Z&`?>eAB zcPW9CujW9$+fFE{uyi~DvV7?fw-^x`tFbN}Ka?aFi|?A3c7^A~mX*f&Lg?FQ7HC|@ z640RqzdEFv<~B5j2WSzTt)ieT0tzT=rHSW8z zO$6S9d0oEy(a$6PfqNFE4zN+>zu0m3r-F^Bc>Q6>pB&vaB%>|e4IO44lb)9`yo4Ob z#z*mh8sXt8R6(nGbmd63muV=tmU8blq)1Lv<_RXBuJDeJ<3>4Mp7xqC65mF2zE4n| zrr6yTyA3BhluqzfGRzn%n$0NecKlQmh*G^vEGbI-+66!lUub zrz@ttf7pz833*hq>0H?A@ty?EbjkrnUadMnjGTHlKmnmO0_fR@!xf^c)4WBmkTj3z z6q$ldIg#QcR&<2`iw<{W{gAGN2y^_!+i<;$+00mWw?^b!cbkq<{UIq`S4Cw+9VWvB zpNr=6x*Jz2{e~P5T>jDm2+YOU&|o96zB0mwB*HQI-$69Ib(eb&C@#uXbw~bL#p9Q4 zhRDzD8bsa9Lwum-gn5aSgt+L>0-&Q(6ooplyf5NNDpgrx^LCEQo4?XuTZ-ah+*s{b zP-z7NFkD%H~upVfL=2Z-9)AC!m3a*+78)j9Dn~Zp&GSR=Ep+MiS?C zGp~^?qyw<3emb|>q~iM497;`8Fv*<65%~42#UA1&H~-rr{GG8iw(F^3q-LD#XlcxK zo)}o%OK*#YJ2!Qk=@TEEUMl69l(UM*o(tRy6|#n2NP{cJ`w01^ws>f38d2yd2|p2+ zH&$m{ic2Y;YqY!6*nmZOiJ0wNG@V1aSk#~E3@!CXogqK3i%f)Y#cpNxZnD;J@fH5xEjw-&VBHEyMaYw0=mp&?74-JTkS zs-j3(MnQ@!%%oC%TTJMmxvHHnceJr|Mjl^5H`sJBx7pbhHS zi!x51qBS{2yqFp}N7Qxb=n^4N^Zu!e>fy-k&AEKz`X-m#>c?IA19bCE_=%*Q}2-1{vpDbd@h+xg$4 zNT?~-@jjW~_=-y6L_B`acN5OZuuontZh%>vthDXnC|0ex-pqu(oaQexxDBo5f-_O@ zUCriZUh?nCid<=q)(AJBs6%(M0N&EG9kyK5rkr&}Cl`^Gb8JgF>dM{Mpe-Wr3FT`I z7mZvgOl#?-6EpgG`sEG4 z)LwPAHePBC7kqf?$<1}ta@YJL91Cv z7Jp|q(dfoFp1>%cqCkLls%Ym#Nc^D^s^sQkxt116(n)E(YEb~IK?WhI+mO>!gyne) z38ecHj4+(HY3xII?3KT<6K;^4M<;HC6B!@}G#1`bz1Ql|1Ga=H7HNP(F&1>W6KxC0 z$^vBmC{GD2IM@uh+qLsV%L0)tga*xQA4ogzsQuvBnT^E*@H`=~06jOcg>$+wH2Ua? zmW9!|0X(i{DAE=Z%33S`YX1}{S{4_5KD+XZ0?pR&pP$$?#x>jR0Sn#^o*l7s+%lRcr6R-oFw>%Ys2p zz-7l8k`sg5NOLG%y!+*OMS+*FuhK@YDyx-S@M+8BB(;h_F#WejlP~`Iq(4R!dBgR1 zkBfD(^#Ny-4;omEit)sVz#tKg78=qf7%nJagLLl(lxuDJ?|S5Y&%BNM))0xJ8^J~= zj#>y0Fxin2L=)NAptUCP$L;# zQp?m(QB(iZory6L&CGe!8me|&T#ZKYqoj1Xf-+e);EpUT>rJRf3k(ht22h5D?J&zs z<$K0U1_7ns8GOaR0dmjz)=5*&hMz?&=LaSQKPa?H{kMU-f(3^x{1)6MISYo0B%qDJ^KAPjLm&CmBR8u2prOwVnF zw}0hqBRI`O?w|b+Gi8R_wx=6FuY#JnB{zpOfAWZk3rF2L!g)O}ad)7HQ%lGQtaMk1 z2oEyRKjh7=_}^}|M{%#LAF^C~KRCFEM_VwRFIeNJ~_`Dv%9u=l6Pk04Nf~a#`-H3v(~+kT;vuftX$* zf5H%&Suuz5tfV+@5(z54(4YsgqSR83tb3lf+lAZsuWv@9I>LF8qvfPb6^S{58oVe@6JfPbI| zS{8uyLi9?@K(RD{P+dqM5?JPdvZh#;6N>~IRNa-(1%h$0hM7CuT< z_)}NM3>n(vFTc$1{M!uq!PkAlAhW{{*A~WCTd^7WKhBxGuqUO~W(J&-zcTO$Tqle# zG*cu%aU<(&ASsyM{u(`C{Vz?Mp3-fecKX<6zvpNQ4C9YX3-?y#DqXAUX%{vN6n3H! zW@PS@{@ZS{(Rel73&&^kRi2=bAHe&2vpFo^;|>c~`=i17Cha{mfu_!YceW9hqoS&p z{b^fz4{`GSe<(rx|+fCm^Jz$FIzE&oIE)NKelTGh(OrIcw{K-`Z5wCn0w`8Ann*M9fMa_w|J%nn{ca};08^Q0$Vod93(=WV8bPzx zUH;{(8o+KXpSr8VY@7lYWw*^n0yA1PJJLIpjaD>(Q(Wivf>TV(n53o*TXvVJNTVE* z5R5vw?W?9bBg{0yluT`-nuK>PxqZ9KS9xx-Y+Kpo?AET@=GOmrJMtd-$Z~DqAZwx# zq1W?tRs49G7}~ehkk6XyvE68^8^4(1sSc*P_(h>jCN@j4-u@9lXtO^;5lfQBJTk*! zCxzUw+S%dw1RQ9@^3Fqll1H6n08&TM*pihWg*QwYLMbs!(KTZ&P}UaJ6-7}{ z$x{zTPAz|SFKw)|j?2a$(-S)hSL#zSM2*anKsj<6BC5)=iX1%P$)ZRwP`>JJYD=0K z^(Gi3pqSA+ z2var!=S^fOi-jzmD9Z{g%c24cEYq;S<|~1PI9v)WdpKa#;~e@Pc|L^?Ot<#%iv zy}?VekKxw#y&zd91Ic)T%SL1-0>nPX)mpaSs*zeQ97U*-u_Uag30PG*S(D6Vtbf~Z1uM0jw(vgjRcPc)qOwFxNFyAwu>fZ_-J8&xs+^*WfZ;t)CE78ZB~ zALGa4$eIqu|1po@wc<_&a<_Y3W(Jt1j1QZ}Smn#aE)id(G)9Iw=wz~TxknG0T z@N@Uaz0y-9QHq~mkisvM8HXz;HG}Ft1wrBhS32kUZiHEit~CH}y4fMKq^~nz_#F$N zNepmqibVTi6bz`c`d!m~A>qzdHC;{1QZfZCMT~Gmg^)zM41f{`czb*4#}7q~y3M-2 z=-`>cLIQ|4HRGBN?Pere5(}5I>TU?i+o@8THG&t6-9q#>?(2+j z7vE#fwZZuBKU*y5(Vn|tIeT1k5f(nI{C~ewPO-uM!;gI*sgh?sN4_4Wy<2N=!Kji? zraOB7IVX`T&}bu#X6J?5ExoyAF`_v>N%(U6OG5F-e>~wqEE*p#fX=~KT6iIX$70*z zQ1)2>q-qOEx;Qy?f)cO5SRx`=amZqU&DFft`&(C0EN|l9hx@r!bRRHxH2*doXHv?V z)Y0WpY4{VRI&tu8xy4a>4bXUx;c;4E1&CjPEJWN~0nAlkkN_mK7ZL7uJjP_m>#SMyAq#PL*u1I}jI<%7qF+(J zvI{-mn*Px43-Sf$MDZo{se{iXTy?2w#`2UGgeLZ^k9b#Q+_{$d-G?M}-15dRrT9%A zpY^TI-)5~oa_THurtVjL?0HT7C$bvhB&V_JvsG{0Z!@Z!mb#L~ydJ|+lJBy%45kaV zBH>md!I71&gg*26edYQeuZab}Wj3<()o%CCvv+YlzF{6Jrx}hU5ES;#;*J1|G)^yvyiA`@bbCB+-RQZ6e+p%_blRm&%0Ls_IWwM zXA}6!?U9}*tJO&&`f3JBz^C*F$@1JQr#z8ztR24hjOQWd-GZLxhX5apK3fO;f|{Z?A4HoZ_1V21)V5UO&qJB#PpoBlS!?$@op!S5_Kk0Z~mU3HP$ z?f$Ep`=Op^m$2E^=QDdl;p?Fd0v!6sQP%kNA)7@W<6Q^+Dw?DEX>{gZfBz@xr=8#Y zzc7x)`@dgNRc^ugg#X+5-m&*%!HmPStPMEirSmUjJT=~)nkcT;vZ|^`&cs3H(~Cs$GbU>ng~uTJ5CGB*?#JAa$7)V z>&jH%)znQprz&OcrasiUdQ!Xj{G0s>^he0m9WOt`yq^|KXhjF4&^EDwv7S3|Hk zrgK9vDNqv>Qavq|JScqz;{Nh>IASp_!e2duA~#7 zv|L>hN^&wuG|$x1(&hC;8(V+(SV_30L^|I=_sE3@5DsS@Se}z5gU86-9BivUR->_T&<{oY|fO-G1CJ-AKPNMefD>hVEa|kmD4CEoc{ zN$@>U;*(2Qxm^ZOxyyEmz~!iAz{Qr?@M9~RZt@XX$J=XN`BNI95-GZ_?JSGtLoG!_ zG6wE%Xq~lA96q=a)T}Pr%e(SjetiDe54|3J_j%yKJ+gckx&83KkBwmASb&KX+djFo zYKuf^MI&ny0TiocJrsx-_`LHoQjrOBDF!JX>+-ys$bLNiEbXx;iI0RtqiBO7f1W~H z_`RS6rSl{XkTD~4YHp&)z{2;V$+5NTaNk;(yh|Q?QTJJ0-|nqe_f~4!|8GjQzPmW; z_~}(jULKE{qsz){BQPIDliVoGg&aA5pS7R!gbnO|-4xdamcT}6#ftbM3qb#E@!!5@ zt?s#7(plUf|7L=odYYM%g0)6)yvO&muXXR>g?z2#b< zqW8U?h5dCsU13_3a~=EJ_bjE(&b1*~G8=kVed#*zOXLRxFC6UOD=a=(07wuJ0{{j9 zGeb5s003`fd6XBx01?QBEotAkT7N{DoE9dDX$vGFoL~S0cG0cdTIhM)#3sU;e^&|3TdQrnt@3_@kRZS>LR0 zPzs8N2yjG)+CINz^#REwZFk}}`QKBVWXKgu`Xl?-zYaYE-+|8C+kX9P#cPYc)_GFY zrfluZ$&ER<|Lx+AcGg?35B+{}6#p*ExJ2goYJWBM=Qx6Ci6t32f+4p1OuO0`!Oo8^ zDcstw``@sKrkwahM~)YOA{)cacgd=RbQWbUH@vXJAm-9}%?zWiqi7VOr$ziBsSpI8gmiue(DbTjF zW5g-)9q##^QaA5?{(x=Avi5V>Gbfq0kBdH}D)3Kp^8$Hz-3UJaLx<=0JjHDpd8tIN z)<(ZBvwfM8Lw>kTZ|mDI;_J*%1+Go0Q3)bBt5O-{FT;P>xU@!@mOwd^rcWN*BD<}| ziBABP@aK7Zv%T@z?67mmMmc^xW6m|Z?jQO(HkpoUM`Ersc5+EhH`|x~&pdb5=QkS* zH6`~R(_?z-jwmmaEj5oW==(A4w;l${BD`t$h?N-!keIm5t-Yyb^6q^skGg~=tDl}+ zfzNAx8UDMLQ(V5v@?UIJV%Kj4`iN?rM0h>xj^(V!)ss^7mUR{uHdcCeBCqaD1ix>s z41bPnUeoZmo5|N}pV4n|6gw*Lp+r}*yOylW-1|PPmy6)g#JZsuZBnc|4nq?W3|knKak2oi^2;;|~6 zDwLB{0x>vM!bYkgYe)TGAFW`{nhL7z+La8Ws%;o2xUiyt$TN0b6FRa)LU zNEu_MfVSIIVwm$zgmleplYh|0{!vak3xh zw{;U1V*{C;DswL`GJ8t)Fz4kUR_4&~2yLg>K;m}w8de_rsH^I}2f~icdV1ikRDO4F6vi+c5(aF4kh{Z)_pa_bQfEpYEo8ZP#sCnzvCk#z!0%#d>J& z$garSyZ8bXi&l#`roEII#rSc=EiXIal|=Fo4JC)?H<-_sa3tAh>#>@WSflfnffgvs} zWkc{)48fX-hh*JEyFTit`s61hA)XES&Q8>U646KKR1FqCwkxJkQ=@QjsZi;%uj3f< zTyrk5*0{-KaY76E6H8K9OTQ4~@AZr+a~KnmZidHPXxMew7Ithh)-}$0Uz<~7ZK(ufobXpsbc!Ibol?`@Qc=Fs%!V^z>_I>BV33B$Wvv!kSKQ~Pt$@4tF zD-?W+Q!LSlpF(O`@VVvFiB|mDAA7BVDBSvH49x?4tgdGEJ*ViG zC4qag4RGX0VPBWiUo+bGsngrcJ@vj`O2S&QW2XA9UmhP!9~m2dtPu8L_IX}?uZ@68 zoy@&_?ubz~1wpc6){77vSJ#7_jEeB9+u)y<=(=mX7oFogc-$8&>3FKT3>P)+KfNYV zK0+=76@lrT<}n6%Vp~Ov8(m;Lh%u~;*N029wb8-kcM)8ymnyN~40MpJ81=Ob)*%~~ zJ+3R-GnrC$%I)QCUEetGhtI4?FMU1YLK z(G0Ie=QZDdv2Eiz4P4S0mzY#W*`_y^(!M&(zD30fQ@_oFvRO%Q}CEa5}v>T?Vs4Wq%IZ97|Q(^)a@o?ieli%W7DHtw>&agd#LNLj3Al48D=lwfqM={3Lp4wSJ>wZx|r zc?&8$6BKd6Xh4~_)RW0@2U=QQSW1JGWO%t%_dd4zE#*^qW}2=vnN5!TmUx0GX74&F zoEgI_Hz)%<*f(FXOrNez9QPOWowJ*Te~T_w=2Y&;1*AHu{9k@didW~^XW3YtFKbns z0eGmUef8<|dbtV^@xxnrrXcGhE7vC+C7{#Em{|1C=b*=t?LW~yzPSI2v7w|{W; z>gCMNn1b>p`M3MX_|J5Xrd>Wa_$9_+<_8=lS9M^*v8Nm3fhC>*(EvTY5_j5$80Fck|{>i|hUh)v8$aliLYj zI)>TgoU*NVV*FVjdt}yr?flSB%T=9v5_ovhT*kst*5-F*6Pce^e_@y!?iY4sso@Vk6IH8FV^j6efT)B68DAVU850}^j42L;MiZw&a1Vxy zH!>zTIWki?Eg20Q=ok@=oo$<)-k4^QtHN2M$1^qlR^+*Vjt z5Z@`qm{*^dnmlE7UD@^9I8ZlxSLcgKp&76ikw*%4bb|EaqNkE0>FiF4~_1u9C{Vbz5k`S>*Q_RRILK0k~Mn zW$yW7uGhcwH*j9nrUrd%bb>A7a)n4N0NR{Ok- zBX^mw8E$5~^NXT!rX`{E8nQkvRV7h4q~QF$tZZC0ifLn__|BawoDX;L063c-@vw3% zY~o1oZ4aJ5pqW$W*!!;9JbsXV_;L9;n_3AxkEijGtp{7!Bud{pgkil6Ki$wq$NnuoGU-~L=8d2dyU|p-=W%pNxM77wL?OHFE zvCSwEeR1Sx={;kLGPj zU@r}lh~!g#cG{?HudbxE?l@;kWMrz3e!x3X@F$2a(OX+9)BczUde0MJ?8N;=ZUEa< zdRN=q{$su2&@)rzGwyc`@Bh9!6iR||-aZ36J#)B$IvwVnFIFyg` zSf}uijiqX7x4NDntyAz-P4DkkjO!rfIM3WM#;wPQT_=@koBqL4vNd;x5s-6LS+c*a ztH@sR62LiR;hLv$DVj%N*uACOZKA`5OIdYv)-`P!jO6N_e<`%nYWQ*QHo}QiXK6{X z-`aownUC%%Skm{Z7O{nc@9Kg77jFSTRBmW2Iw<>-<(^y0V~A14@!mzo6yH%r@f=lN83le z#{`GHV+sS`(S!-^>G8776ByJUDIA&J5l$qx`f#rvZ4;sUTa(J#yOlB*RypDk4>V3rUHX$G@|fW;^iDL$-gw!Uu*<}ceKSYxVg6e0->#`|;8PBK%Mf;|WRw@k}ltDy4xyyay#u~pGrY;4w5GuEqO z+WxiA^mU3#Qu~L{L-^HteoypZc#_hmFU^`^ifLl#6{VP=EXAN+kan- z*-!chZ`}u)>?bGf4U*KU>(E5|8A|ps5Bx*6AES50WCQT!@%Gko{_Fql@mYG+6G}P$ zI3f6Cj@kuYmrg_P!F+g&UERJ25~+!X30Swz7gv~nf#nw}+0?r06iP(=hDru_(duNJ zf=Y*6>_UeB!0MF0R7aKsOt;SKQ>mPmM z4<)P*u|&=@s>iXg_32gJhK;bShKLyg84MNs-8cH6I^>}tp|=DB5lS{c`rRa&wY9Q1 z$%NDr8W}P-Z8)k}R+d9V3;_a$pKt%hy~Ejl!&1P!H|bPW0j?)KMkQ= z+MF%Z8PNz$P!ozJKhGAV?F2IvTAOBQX9XZMz)cpFJZJ+8XgkUV1l_g*8^AXySOW8` zK>swbp^Vy`L(?lTp*d~>x&#UWK-;7@yV`)D*j8l&;3kVoBZY8sQn-dU$*5u(=VD?B zE*$+9&+p!bQ1|g$`XTkb*bCn{_pTkt8C8@$M-C9uPb$)}zXHn-w*Iks_&% zsEm~eDuJmij66l_Ga5_lZYz7e48#Q)Mz>kw#k-$Nagh={Jn)>~Al=@{y-Y$QB&wNoXM z?f-_&Hoq^wbhkUw4=SSZe}&cOv4jyk_Jg1hq2R*v-Q_>x3W1^nB92mSyVnH0Cn$)3 zPf#%r2?`?M6BIOB5X`vfGHc#Vn1W?>Ak@3oL%cykcddbVpcwYN1*;ZH05odL8YE=^lp$IM zvCsyfQCrX;DFdJk)-sKSG60F%fCfkzCU?U{82|}w00xjUPVNsEKYOA$={-2KmKR{iGT_Y07=o1rU`SRLfFTiC9t_VOPG2(2k%oo`U`R*q(shynB$Km0c)O^G zpKSQQEjJm_4NY@GDB6uQjNXcB2o2FU5slECC)A=n8yTLnQH`RVT7w=$C>l~U1Zr8a z^yi^QlBJP`h6iAXh$bdr4a%F8HYjXT*`TsX2^bQ%7}jl#PjVpA-0DXLdWis=K(0H? zwUmgg+t!02&*IUubuak$hf;ajkP76%g}h*hVfj#SAD!eyhYSlv(C-VSke3X>FBg&_ zJ{ZWWlW33YuQv%IwBU6qyLT0Ug4HQ_T?;r=wZ8#qMS>T=FDbioRs}j-sII>_Xtja? zz(pw+PA=&GWmT%f1?XtYxJcy!?jk2$Ubp@WFSPZe4XoOcl2NbrctVVUHN?hQOSR(zCZJaP zyW&8+E3U+w7AUT`5%0vp5D)_Z1OPL1FeCr~Z*{loSHMYQ*Pwj@Ex)#r0GSz*lB5P; z*0v#LwqESe9DF-|1BX37{r4UJ02mn}q8Wg*fCHIFzxsMY=)*`)d3bP(VvVE3!GB&; zRIMzZU|E~>1Y3~hx@p!ugHAecY=y1$eUE`b64t0Q4>JcTDIawJBS}U%)eQwg0a97D zoQ?OWs7i_iZ^jT*R@q@adJ>7TnI(XT007Jk9nBfQzni=ETfTO`b=$4oS=+m9u3O}{ z%Z(%(!I50M8e$RzlBR9|ATh`;k{Z7ewHQPApaBAj5=j4E6xr(83_1+a^$&UTRfyGT zzjK=dicIRH=T^`%Bnc4XbIYx^bUqwu$=*^3Z~|MQT@Bh|70k01)}TCFw@|6piat6g zj;s1yG$1KamTQV4c6OGUa*mLS+PQ}xp+~f(^izG*9}VVNms|kp*VveRrlv-?cZR*U z$u!{{w-ohd*5S=f|2QPg#|Fux1EtR*M?;xEVs4hfUG$op;chj6O}d2!s}h|q2yB*l z&N*8KOVOU7&Yx&d=O;|F@F==z22gW_k>YRFC<#r2&Z&tmfW)9^23nc#^ZExK^o;f8 zA9|bzGuIDKK{X0hy&Y?*&iRdS2>6%D0(X!&C>oAG{51bK0m@XOJ&Y~-@axm87I9t! z$)f|t^diL?LGx0PGH_2SMFs#$qsVn{qJ+H+WKWTSV06$1d6v^49&|KNwAwn_@Q0Wd zmL@4?urwtakbOsen3Drq{Ph8|QvJ-z(oxK3IxnS3S6A#_I_ZT?V^lc_pM<0FLnLSb zQl?A|RYkQ!kNNP0=ZIFHTR%lmycLvNAu=u05#oC6x*;?owUrx@={9H#Aq^zLbWN_d z-Lew(;6-kWM_HElOx>2?AbNlmY~uzv8H)D^@FI11$$A|fKd|#n9F7|BUL}X(kP)3D z^F@DJufRqw;Ev(2Z>^b@q}rS~10e21W@C$9O#)}6_%ZyJ+;9Etry~Gw{P3E*`=aFc z0g`>9GFVW23#St3L<1Q4eiuxoD7yef3f#y53>M^y8!c-1ZB$T#aMR809msb#Hnke) zWo94D1~B-EU)&}MScCd=SOv#F^O;m*jxS=@FZW+OoP@w>dw8$DUgDBE1 zG>{T1G$eG`Y05HKpx-aHSR~yv7zsBG#n6rPo(9RM$iV2iRCIX0Er!9v>82V$-@|(k zaGVd>znnny9d7CY14)x2%eu%8-hA~F5u4DWK@NfPYoQj@#|-o12k4Z-X}})6dVmcm zq5N0 z1xC}%Tk7JXahmh7#`!6pP-#kF`_n>or-K{nQKK5GcHTTEKHXNP3zl)KDSs+~3YLIv z`Pk$96i=qKB`{!VvAU-(8|vGnvH=39>gK}q+|uf1!t~puTL#^rr#_et>x^**(z!I= zNU>n~t`YQju{1;dx-!-P=rw$#2(a}UO+IA?gHV8_Pb=6{Wbh4Lmfx)aPd!0o_?F-J zHKr}UxKcid%~BdE(s`J)n}|8CjlZxd#x807GJE44_5CUF{)?{W&cacSl(=2%UG9ltvA1unneq8sSe zIw@@$hXy}E>@pl>WdluhR(I?xF)lb%9%4#?@oi1Cj(1YvAO}#f1-~I z6{>-x9jP*-VZnK!V+p9oGS%5G*I>!1*VVu694y1yM2f?cN6P9*HHwpgv#YG*z`9^GL@XDY5@Kn@d7)!W z4TY&j9hoM>GO#dpmXI}Y)Qz2T=U6hZFm;yr4S=K)oLdz6r@2LZz#`PjH|083H$XWX zLhX}S$2GR$rFfXq<THahVKkiD#%k=V_tp)>dYEI1MXyZPxu8pX8p4H8J&L+-8_2 zVc1mv_|y{OX?vH#jT!6=Gth_XK2@~ zmlXmNtAX149?tdGKK4|lhrd{Ajdf#gV+`bwDVNtG7fY^z`Ih}um^QvfmoAOd3o%-WFuF zHCTKTq!L(9aA2y78rU`W4k7pc<=BM%SFHYazMc9_Q5y`sO)t*9^H&Z|#_`Zwz<; z==hvdGh9UA4lW%Z_+1b;Pgzm*+c0=#Z5h;Ri&Onzb9aYIT_AAATOf7 z|BC)0-4^5}PAE~yoMvfnal8Fw)N~(%9$xUNtsq-A?KEBSx8GK`YTv0e3nkTBeQ(*N53;GDD_{SV z=1!>ivZj5crA^LyBQ2KnlT;Ivvl&rWQ)-Z)Z(&6fRO0;9U#`}Z9(kP^?Sh=CH}tif z`-^H#Lke3kJM9q4n_R(gCE;|7KzlHe=TaIRIf zru%UFmA1onC(Tyyi){Sy?w1{l{C}an1U}HX?COVV>|PDVTZuP9j%_GYCH4o0F**&u z*!;oWi2a!_^VTF2e8~NMwtMSfq3dqQlnY8HV)HFtRqo+q$6G{gUzwk|-naW6_ zPsfoT$6Z(1njbmr^j}r>k2Oy(XR@)*W_!BLvHy!ZVyDwq`yNtB_<5E-O8lz;xARee zhh1s^by{CJtC-(H{=eUs9i#Pa;K`MDFvWS{J^T)vj}B%Vp1P)}J7x5|WiM^F3lrbf zVm`3#h>(%Jkn4M(?PTX`n1CfW_lmzM-neP41$Pqi9+@ougx*rL;+tw~!~}O)ar8&A zXxIh=x7M9%k$DbHI}_Y`N4DlQ_+)KERk^)sOW~~D2p72Resfpdk8a#e_swRWoO`qg zfsZw$;$>Fa=EHC6O$!U5Vn%N?wpa%C&?r#gseC~OoX#2D{3;t;lik*MN6oKleHV_Sai%(vqQ1Bcy)s6|vGylD=L5qcGR}=GN$gWJhr&c9--U6= zSLbxA-M9~Ha&e_!d*$}Ygxq)M0QM)Yv3VI-LO+O>5@nVr?n2i;+S-yu@w-LVf8Z#G zbiV`Yo!-uvA9W9iSFj0puH602w)v9*+b^dR+Q*D1$%uVX*>73QoWyp1{6-PJzQ_Kr zDeo)JDwn}Zh*H7JxBZR$n!kdhlsVq_%^bs6VeRGUPdJqZF}T7!!t$qXI**qEiC%i8 zo5B;i^q57%z@W6ucO|zqZz)F5bR`;FCsKT74L_GWJLW{QMN>ap!n8<5M;tC?1KeDD zMBamY@>5=gL|1&bc?Ss5fRa74&XH}3U>m(w^^VsX1H)0~2BtzdBab&-5-@l{AmGuC zl&Fx=0NX_qr&(8FH(x=~*{ynW`@oCstD=rcv-t*MrWbO?{TD_1vz%3`F59Oah@@j6 zvQadmX#FilU3Ry}1P9?AGm<=_0gi}|XsuWGAOAPRyW}jwfXw&((?NxP9ISDm@oS8< zce6j7(It%00FGTw!%ZQQe2@dM94Q+7=ySIIY_fj!;XsTHV7n9JGO0lqKN^?X4U-b+ z_TL$b4?Ic726vdgk8jh#POq!ttYjT2Oo%f|5Q;}14WQznCDmZOn>#ClD6z2-+j^n| zaxMZ3OW%gi@Mup_d^=N2@c>XZN{c)OB;JW81r-$U;eF@9WvvBSs4G&iYGOg_Auv_C zzbRBJwDs-hA5hNmt}FzC{(p{(e~NSlDBp=n{1^At4$)WZ1>pSA>0}>w)qBAaC|DK~ z4GYxs@M`DUe|vM$#kjwWlP=dJM?aI$p!BUd8VagXH-HK0HJX{fz*qTTmu}PCa|0Ic z?WR^3DH`zkCaccUr2s7^8c*B)F*EXX&{%$3k@O31md7+Z>{NwpK$mX=$$KJG{eN?c z?99*_BtC5(a}c(Fd|v`(Aii7MCz`*)zqrgOO^F6FJHfKbrsG%>^G_seEyTC`lqrnE zz42bHWL&I|iU^wNg$oi|b#I;)>YRBJF4I*348X1suJ=`4ERFoXs(@gKZtUd9s;lDl z_jWb3qYWPYi^M^Dv$Kc^_ZjUoF{AA|DjIWd1BdN%Ow?RC&f-%S6x~kucEMFH3X7VX zdydP8kkzq%TWDR&16pST4g#YgetQ|+U^YpHxFf=7=0Ogn7 zJ98IHSYk&0WCl)U)-zT<6xP;(z`2j44nSmkZ1lAfA9jK?I~93f8@2{kCSO^zA!_(s z)){8rA8mv{{{C8y(t?^|k}hXRB8mp&4-ard(M4`!=2s5M_VGi)aFCe>Lj#iDUb<0_ z>9tUv>(fO=JSfe`1{ckx;0@hT(5HW)@=II+i@Tz&;|NCk!rnxqkSV4#fay@VW_s?* zYjOfSn3bb3@0tG_!^qIR6n)5TB29M?MOK$((y!9bv=;86cp z9~E|0hHz-RcQF3h#hi@xL;Xh>joi5tUCr0a?i< zA%JHw**S|hE|ZYflZC9n)YS?(2TEnN{nFB78U_KO@^7u^r+1 z>|Q);lVk6m+2G*&^7v_ywMb_GG@EQcmGDX!X3so1qyRm1_vcX;fKK6EIs+mqMb1F+ z9?BPYn?Rn9skl_fbvVqE2LZ{CqN((xeU0!fU*_e!Ff3<}Ft2B;Wi-WSzI}O<7k-w| zt?uJN2h=wWt(QqcNoas-pin(l3YXr^womZG4$KQK+%>Oh;ThXtn*obSuk&D>0p2|3 z$s&WtRNy^=4G-|=Bv?!fdzcMuvf!J%eUIs=^ML<goy_K*8Ykev zG6N!?M3*XpGv~`aqS|>7xXthUi=UZ@pB(z%iP<@hoizAsfby1lV9X`jvA@x*!b>{m4dw9Dt`T(f*V76T^mZui;tdE{MGaIRTJgqEVZPxWYC5BRHC( zmPG@3au8=D@kX&o-H8S=&iMq07cY1hzsj$KIMV)6!vn{{3$k5({n2z!(9t>)X+#6k z_SL%J!TI^>2iOCb3^g5+EdWI)(N<kXT~ zFo^=wu<{F=C`1OEoo-hnHZpJu`%UMX9U(}K0wNFN$F@e|zshY$ z_keSqXcz5#9JPRII>%RBS2IbYAxOu-W1VP4#=NL?-*F$u8yvsgg%A=|XL7!B%wHoT z(uX`-wjpaRZ+TS6v(W(SJGRfe>?gwy6I}u}!1uw+MQF!jj5<~#R73+r_tmndeSx?b zR=x~*^hAfk5r~T8LxH3>&D@Oerqltt8Uxf2^a^0tjBBB9(cl+O0 zdE$W?Q?8}Sx_lTL#6W zWUeaR6Wk3LIVh>f22hj1(psKSv#OeN-GIp%Nq9CX&c=LA2GFZG{u88ZK&Xj04UZW^ zDUrc@E892Ul0WK-m_StI2EyE}Ewg`pag>#(N zp?Zdfme_yk!3*brWvbXx{D1*f*3ZT+Z{#k-la8<>+-pF~w)^~eCv1x0UpO5a;2A8T zMmmmQIJWZ((ZzM6-mGdY90MLtWOB5~03)&ul{-e`xriE`!bVj=k;f;2B$~$yQVD5w zE!>QhSgBHSk{N2brLSnZc`n^Qf7#HK6Pc4oOt*%#6@3&tHWRU&T^9LY&xhdJ9}CNJ6aMCYNYuBfoQe7 z?Up=_Ips7h7gSX8DV7g2B{2z$BJjl;Cdc@p*2$w3V-fAyR0+x%`Z?-d6)%iTJ_}79nkBmx6)9g90oA3kv2v)MtmZzjSFaUb!9)|`xH!17V zQFLf?T^|bSh&`i~fnB2+f^7?+O{1gskrrc}#~J{*D*qgdgi}f26_2kaMJWqHYfHHb z*>x(kthdkCXpt>3Hb#u?XVn4jBs+5#x{dx}MP+;d?n;+oJTaz7=ZOYj2*YzU%EzZK z`+GGJK#)^asI@hF zBy@@iB#KWwdmc{5+y{WGivf*D%&cl z-@hQM?!x}EV*h>N_k(}t)k2;?gI8`&FF<4=XOqcmfGRR^hco!Ll+wK#w_3_CPPy@&20sKF_K!NOCDC*6_quee&!uh-LJ?sJ)je^$m!{7D>;_BCRkdZ5+xgSz#)giM*O+L6qAbS@j`@1Zb*!=t^Cdk(Fs1%)Q<&^&`9yTJ^5zY%06sM6f4)bGf}#P%*~-XQ zX*VS-$R}x07TKpFXcGA@UsA8M-2wR{=KW>7dn4P1_vxdL{Mc^yulQ--E)4j^j2k55 zUu-DbW>K+|MbtNWys&??Q%^PYegTWvqA7A$CNzQ0qFh1L7EH62*0M~rRHO+{X{A_P zNlNy*wUbv065{{geqq=%kJC!K_0J67Gp0(>0DNqBxt>Wxsb;D>m106vS~-u0^3vU~ zzKY#FCQNjqS^HxKG(L(8C$C4Om(Tw4-aSE(Q+GdsFpO_+JwXClrx<5N`8CQD6b``c z&QMRiD-BXFCdDxk=JU->pZ5NoH=TejJ+W2#z$-&b=HzmQdXFeRx#nMb8-L`NGYWYD zPIaW+TXwxMtQ-<*H{TPH#DrKH@PRLy#3{ZneKCpDV4f%Kmj^L42gb3nm^_F%W28u= zG!GKC3{5aLQb&m0tr`Gr*PN%sfoY{7B1Btpoc7+G`g0VZ^N8DF z+IF+_D_$4)V?}s}fjPG#EhN{B<+LnO)r$qyKwOSr;!zr|swS~&Fit+}wuOk2`E0i} z-XjL^q5f0Jy0kx0l{7Q>`*~~%Y!bXz(os-T(VHWrpuu}g3Ox)4x;Hua7|Z7hYdt=T zW28J^l{={rhK(w-oDkZ3l)~TjA|0EDb4jtpI)WrwC7|ocu{=KJ*v}~^)(clGlcRjq@=)iBdX*Dtu**Njq#gzo+?C@* zSusyaG6G#qj>-p5aGd6=daCYmaO$ph)T;f_?7T$nZTyhEh&EzR_P|M&+lcJu!oP>mx=U~7of@5Ajs-x)15HT9`I zZ2x`sBmPstyrb_~ych+*VM;WjV8wkND@6mMhGf}wB^v+)7j5Vqk_3kVQH!Ev zmO~$SV6NPf5V!#gQj*4O8qKUMmB1s#Cto6mbwO(L_`Cw?@Ioa z|M7Ko`S3S^GPb6t0%fiG1O)FAEoiK^#H4l1_)Xxg;m8?ttpLu|UFjv>zWe^~u0UmLD&<23{OP_fF z{|9Hx65~FX3NC{T`Efr`Y0Ecze=d}f7NP+pbCd+gJ;{5J^b`#ehu;kUsEfqiD?Y^M z--~&nqyWXQ*qU#i!)*;|t{~E6uyjvug!c@CCHM)@{zg)+>qn?4VA7F9Is+J~M4+w+ zW8561Za{;TXyo!@i~zw95CZ@N05W4nH2?r_WoMPQKuH|AqCa8#Zoa#bgDo(rBMgu+ zrPlaWEZu(-FSn)6%M4KGao>N)^Z~%k5EYF8fB+bud#F>3dr$EECbKj*BSY~?%+@NE zB*9Ecekz8TO-P&+ydy`itt=!4hNLTlrBObv(KKy7Usi>U!M!ivUm2w8= z2&D2X0E__H%mG0D9ozQXdwpxy_Oxm3yRvNk z-I8qeSZuP};Mtb9Y_u^L0u$mu;2)B3DhUQE9K`7ajwB(?kMvCtAmpEoqq{=2f-j%W zq|pDRNIo89DJS1Gwn1NBT(kFJdv~4wYkO~32B#;qUsd;(r2%NW?k!lDLKqE7AkR)yz{|N^BmJ^LjLxhzQ2k`0=oX_wRdniAZ5bM6+Wb-A#m-L`!rd6K797@95^u z_{we>G-9cC@yaddik^>JC;ju3i?jODYBT9Im1#xR>r=PvR#xm?d4i_?>x72Y<;8d{ z-1iK6hqpzm`>~>2`g{4M7n)vr7<{i*o%OERv_cTjDn@+WW4+FmTTpjrWi@){s~Tc> z7-Xa;KqkVn((TFnwgvi!ymNS41jd5eEB=f3O3nFq1g~$s^5GQ?$BTrRn8VTj7~n4f zH@e>yikR=Tw>8#Q_H`9Se!7ZPeVT+W7|bn|{jqXa>OI$cxA|_&Og`4u(;D{9WFkp| zz%JL^&K@t@ zEuWAFuoy9u@5ZVt%6k>*Ki|s|@vi=9{2(J27b|T1NoBWgV|6XhTZ4Vgn-=|Kyg&YV z|5p8u6oLpMBE(k@+)PMRl#0h^FRQAotEZBKYnZD_tIV@aQ;Y-D zx=_)J(+FJ#OMuNp$p)&&rpUcgsw_Q{ zxe*Z&xM?#5F6X?YoL=GK*Vr*e#g;8{G9gae7VDNvcpDMQ=5^|~ew+abbT^-mLIzOH zVBlD$a7#XG5__)(jeiEoX**sHokfHAp7a#B*%5;xg5XxKad5)cul5%=ZC<03-s!dn z`xT78m`T1!DZoYBIcZd+B&(@h&j#H&cg=eZC&~l{N#UG_5&i=H=gZBSQ9(QbZ{_r^ zfh1t8daxQnQV?UnEFBxmngjt%%M1V>8?yogoyC&-Zw?U0@?Mk5PVu!_Q!bl_ z7h<39@8CUE1vh<<(dogv{-RWP7>tM}fHQWYJ@HjXJXJ^Oh;%JIO%D|~xl%7XGGhcc zzn%m3-j`8*$1-N&Z$v;PZ92C^6r|Ngy}6N{iG-pmRC1oGt0r;1t#D{4~hONC~JCyF*oSljOx5g9`+1O2F1cM9{3*a)QKK6L}{_5Y+cw(=@ z@@uoUPPS7pjAcYAQ-8!n$FoN=)UD)DkGwlASN6JM|Y8A-l5lLo5{OeW%2X#@{`~c{34#NGgA|9r&)j^ z>;`LMmVrpngFHY(DS|KoS1#v(be_M~<}|NX))zBaJ%BjKsW5B*K}aTKUkcNDc#(8q zhl~h}=2Tn;WIVDGp-~dkfZb!D*=bOaS!BxWmR_G!fOQp~ANof+o9R`VSk9fFL%> z$?Q<-ZK5Pfaz*s^;Une*flx~ov#>l_n8N6`qSlw%q2k*fSoye35|LYwQAltPB!@WkvVWO5uN5^g;D1+R3%TOISLA*s+#6;sjB>t6~pFU%bwcC#+fhP?OvvT zNLwq@G}F+#{UYX#17%Ukj}{$vHi+8XO}~-+A_jgkHba-j&s9Ej=o(s%dEFSx*@uSd z`m-`LD_Vl#7o9*hDhPM9_h5cnG4EPfS$CY?2_t}yyJtR{I?|Hw`Vk#ah$bB2XSA*Y zUo06l@kxw!H>@dLiMs>P47>1+b~z3_j}I?o_;O^qEQ@?uuIk&`A~m$w^})vYcH~HM zVi*at|Hvx#lGeBHYAdzyr?1@m9F_}F)AL>=rrNmKB3NI{;$NETk#2NR?8z30-7+Jh z6_5HAo3$RY>Gpp*^)G9)pJ@;83c+S?XY!6+Ixh~IdRb!a&K8;6 z#Uoh`5<0Z1DwKSxGi%z)hEOanD=Fvli0LbGMQ`xq zc}N-xztAsr7d-Vxpi97X#Sm#^3cDG10h$eRX4A&ujYo2K|?$iEfYRc~kceY5_ zP8JD{{dwBr7HL05fN$3mjQ2zB9<+c-K4vfTb9N7i&xp68{Tl(lU66LlhzKB@3003h z5+K@YXuifhI%3+~B2;B${wneG5fi*+K0$ZGH1RUXeE+spby8j)oIw2JJ+_nBs|DgE z^8LF2`Si|*Rb2*RpI13MKxY2%!iM!l@_DtYCyFV5+RvoR6UBelz28R+xohg8@YJmP z@&qXJuQ6A+XXOC>?u?P-mz$oGrq4@B3aY64%KsF-mUSum0ilXD-@D->0Ah$L#rD z?Wzb>t=`g)^^aOB>?m-BkSRDB;&u32WQgZ+(F`vU0o5EUGO3e|e>DM|6OH&17s&94 zh?3?fUX+YPgnDzMPXoh;(&I2h&~rpHXDhlvV$K0IDUrw{bauA6MFP0>GyNIY7FE%J zvVBe!;~V?%D@NjiK{+CK$b{g6ldpXae z=CMCr%1;Fc>Vw6{&Wi4jEqcXJOlQJcra6ImWBshM^<29pa_x~qXHL#m2X6QdN#-6J%BHGKp+nYvPf>c47!n3<;J7(^b#1D1XV@JO@to`RwAoKcPhGbTy*F_S&kJ$Qhws* z@E}7Yto$?mW&W^9KYSSQ3n|Jx4?F8!hqo=dA1ha(w7OjGo{@=gE73TWGeUA8W221I z9n#$`;(N3rx~fGk7KbHeQJEfJflQQeaCS`Y2$6x*%CtsVG2;Ffg@l0y5b5y+8fAcr zww4B6qRb>PO{DOBg6#%I1^tIIH=3d~dJS3=$lTpOa&IFMk*^$1E$*JQ)Uh@&I-wf! zBq#Ojf_F-|+eTm~f(n(x(?7sdG%{TBcI8Mw`Dzj z))&*>I$NRVeZDF07Z6OjgGKhwwrR7U$m-rcUb9x1TLQ*1Tm-1nMwc5~L$tCMhq+bc ztI=c^GL7%g9rP6D!WbA>>dm${xqR;{#HZwxOqa%33i2`wB0;>=+`D0b52lS^U&4tu zYNhN<9aB=JQ|mj<-z{ij<+_^scgG>s^|@;1-okn)w?>`#!?M&#o?`fA4?bCqrMl}L z44Uu}5j~dQE>4>SZfidVg>?ZT3FL1dx2{mE2S|tT%7dl#lL*d{BRhcPm)ct~qS{SX zlI2cEjN+)EW46SlWhDeqHC|B!7~iYR9W8?H&XG8eY)unU?oxRhx%4Y2pBJ;L<{GBgl07iGL%t^SBKiqlrsppNbd-xC z0!AhYN$!y+T&{DKwPZm-PbMadf#d)^)K)b0yW>ET0DtX71hz*@Pgq2PigcI$bwx~L z8Q)kHhpRY@<1-FSHGjFtoh{Pt&JjIbY$CtzEeTF*>RkC%n6pI7dsOlpVWCTFSC87y zm{sELztQCO7N_KT;5LX)PESMFQstA_a@IH1EZWh*z<->W+fM)y5dqLLGWbEMPLuft z+n!2{#)?7T{Vv$oQL0LL6Q;~Y?*3DL5vdc>dum>>l*yrj6K%tP9OX%$qOUgSlMBrB z5vg!GSNx<HY3MYZ8t`#H0MrSgy)0E$2Xpy;K>j)?UP(KJ>#ax}^%ZGP zp47j-R4b$4at{i1!fFp>HZ5DIb;Rn)nxE{IId4%kWhys|>Ipk_N!KHIwp3aL6MS4R z2zA1JFVp^1O2yG%&&9;Uvplt=$*KBtCFBb#-GI2PUUQ@kfP3C&xcX3LC9chD-$$(| zQoJy|c=ixha?#cg(J2g1HzqJ7+8Cl*`BsBfI>^j4@mzFQ`Mf0GN^mW!^4`fy? zTc~wM>WbJG>@$J7*-~$z>SVW%`t&aExb&dEIRQN~;r62Ni%XqH;aZwO$WnXzgF@4t`^bX#Unm5Dn50%szv*@|4Nw1 zct!+()=E|{4}DkRDnXqargApK-0rc%?U!2&2dII=n_JN+HtTr4R0|V>0zPm+tpa{fAxgG{h z%Uyh)$YC1G9q(c_3F10<12ZMETW-egur;$#FSfDEY!dJ$ezV!PYX;ltr8W+k%>jJb zM&q*FljdCzqh0)?mMlVeoKm~|zgUa>jvMXEkpWRhxdv25zH#3OeO={0g3hup8PbbE zMs_3`h|kpS&Hv~~a*NPQf^Lc3U(&P7=iP-O>;l>Kq5T9fhA=}%U?QBahR~zbe2{zxF0N{$;rf*H=(s?g9fs>u zj-&Ge)pp=6lQ|lqWJ8Z$$m8!L+(*j-$9CYZxH%e%WH5_jFE|v7bffS^mhzkQ00E+M zl*`Bfbj0u|0+QwWb^<_f#mmvHB!Kb@1~XsXEP%O010Kz&mt%xApoEwAt$1h=`x7}q z)WC$(6K+1Hw&2W}9LaX9XsoAKLZjC7+BfkU$3Q2}oAaEG>hFk0SM9<59|Kvopa^gr z&jO~7=moPx}_ zA}Df*v9np7FcSgyGSLB0rHR04Vz0fN`S#Ild9EU-@h|%Z1V1Jw*ca0mf*~|6EcPw$ zcyC!poWyt>iXth7D;IrMy0&b< zOjI2deE^^E@`Rv>wM+H=N#LF){c_Oc*AOF%XVQ z0%Dl@wp<1lgnw|iW10Mnsayr_b20mT4^!FyxWbFU)5jdM=-=8 z1v7WN>GP-?;(wZu0)l-3dExdk!4qS{TnJa`L9|z4)%?M;s(fFLv&8;6PcgS%exW!E z*q`v^J$8XcWNaG&%tzH8T3MjDqSI%$b)DkNIri1RGQEj^IxuoL_AC%w;pa0Uv0w{@ z(+A)_;S#IGjzctzXipT#rj?@{P3h0|)pn;AeP(oWy+jX#U+i;!QZ^08zeXb~cEUi& z#6tF$ne2g4x<|8P;23C#Xf}-D*he)LThpNyYIcXg>k7I*od|UTTU<1>Vr@FsF2UtY zNZHX?<>A~vdRk|G<)X`hfe{ghwD3(IS{+i-H*RRtAx?cS=Ry7kO6%E7$Cd9O-=1PJ z{6^;?1PE+4jF{Q^10F)*!si~!Gwn{~qqGc$pXpqLTY)XI5!Qk6dI-@Dd%fkSu(+^H zM~v@wW}(5~iC!PbKG;#+G_TuS*q$S{5H<}FH+DxZQjV#og zefTXv3OFBIM79k?Jn3aV4w=mXeA!3ivd42Kq7Y*V>AIY_08WRRHKZL_02rCEZD@ia zbbix@=5#3W-nXs{aR4YY@rWQy07}Zks{*<&Yd`?$5L>H*L*C+27)=w9*x`{F5$4ij zfp27QV2d;t=`O2%K-kL`%XL%El!&|h<26=lRvz8Bj{r}WpZ@S2|Fdfp2~ zun@gS*hWOs{5_SjW0{RNy!ZvaOhyHa%qNQjV^-F19NjA({}aZWd&O9{wwhP`D;s}{ z7sqCU4$YGY#d7_9?my@x!;N?Pj>*D9^ucU%5yF1t3-jAd8iV#i-~_Lw&Rad`-S4Zs zK_(p;X3><95xIS2!d`LD7*G@N?_>hzZwfmLPL>X*tr z{T}=E#@`us&BNDm%~c66>z_WB1mht3CjN9X;1!m&^#Q&~N<^e$Mt7CV*E#^_?@i+z z@x)#1%?t3LGDKXZV!XXAWiEnm`EO@!YNLlM!79Q7~zduAj5skld!C(nUI=Qn@gZSSg4 zY?BN`gkN&$LtE;}=pr7wBjQ9c8%s%BxW80W9+esDV~?&i1B3FMJRnR&1buQVzL)CD zR#t+0#kaR&U+bJ@b@(REr(!ah`$-+lGkA^>sG1TZ0*WJ{A4tHm00|hs5s0|U>7N`2 zLucc=tj_OPJW_`uBJMQOj#v{D(Jp3|b&tQu>ls!rfMvqmrh9<-%(x?rB~FDB+o6ht(VN1-E&#)Lz6M636w(e8?cz3|}? z@i-nmsME4N-U!g~h#%?LS36z=v}w~F-6EpmGR_nNbWZPbOMTnlKlHbM1WP&V3q$B1bEj!!PWhlCSGMlvOftxY_g zHrUZd1TuE@1+f*%0&lgQ!|W&YE?e~8-`cXAR95Vo#-BVlvOR5B;Ivf1NSh%(BSCL{dGUzz3`T@X zMB(YZfw8D>t^GZk8Kt&aBqHJ|IkNv(nSviNaNpRSBT1`o<>IHj-LdyY`bIw(YknI% zW(r--eb>Rtx~W@zvTynOqP()JeFom%A>jvTk$V&lTiIWl)V*)@H*x5!xh-(T_2gDt zSO0liXI(#7+Qer>1ZZ;c)AEaL7$Q8`i{vk^zZA&IT`YtTJ;dQ6gfSuqBtP+8t71i7 zaR|p#9@tl_;pv`ExIaHtaD6?Weo`#esRnSyFqg8I0zX8`Wv(akqyG*MA_wtri}5a8 zjm1L|A-EbppsT50N{k7AVLD{6lgJ=PL6?vbVW|sY`vcFl!I@Jd6K<^AVYtB{Cvw^JV7`r!)4J_0t3VxrwdzyP+gQa;(mY$j+1e-1{1@9S1?5>2g;82^i$7heLcp`^*I9c3pOTxtaSBcY_W@g#T~y z!_GW?@Q;xJXF>mOZ(?Mg8Mioo@XVlIQzw&u3`=O0|9uJa8PRqavTc3Ky6n89nU`D&dU@tr(=|~=kh?vz}gMS5W%Bwhxp27M1y}=Ty;e+H< zQP|5-VZ-vXF6iY(U>HWn0u7S;au<%$@p=s0V_wMPl zw(sx%AhO+2?}lhZplU=j;Lo{8c!=MK39Pa?T8Ix33$`BJuRx&<$SYnQerN^2`cuZ! zi!A2BlI53ac5;80CXuuO5+b5iMzNfE^ z6M5Fup@Wx%M6X1+i4h*LGb)YrTWa4fxa1OZu#9&C=|sdlcLRgJMO%3YW@U_g{~hx_ z;uqi%-6EQ9B^(EOCJNp^`V{1*fSP#s7!Y`B8m>i;naw>K`zv?uxQ-zIF$;In(jr6= z5J(#oj+%&%YCs5hQ6Xw5F=zygxInNpV8-BBBI}u~?*ygGCxcTX#`Ns{HFF2J(7%)z zhymt<6T8h`zyGhrOQdH+G!enS8=UWFcXKFQ=DXC++$CG*VFx{Vda5?3npBxH#1Rd{ z5$4DO&-%yZ2bo-FoXBw^oLw%NlMI|aY8WboJuw%UL}oXik;&YESf%|ZVE2H2PB3#v z;EDcp-$XX$scM*_#xA61TY2HC!UbzpBnUz(xdY*q^TvNnt82E__TTNX)!F<3%=V79 zdkAx?tR$?h4H`fJvT{jT!W?WqdP9Ba;AyH9v>y7a+ST7XhamxMr% z^vOe`qw3neDp?oQ9VpBva)^i`>oNhm%=>^oKS}>i_xnFlm|L3sbBz2k8Cad$NA`i5L;9!Ha5vl5zQ*=}@0wW5|#Ks>e zfzV7FBpXSrNCCxg z5mA>t6CZiz4Ssb|*B|}+3oFvez6x(5B;G6}12;une^&bjOM|QBFmiwj;eaX3_1|J5 zT~F2pSio}ni6A-~tpDK$$LqXL1I;wk=wU@~eZEGQ?NojL^NR4*mPDXpMBfsxqbS)- zlE-3A%o2r!ML10dD{O|!WoP!XPM&{%ayGe}HvO=h${>al_^$=)>yUzr)pRjQk&tu5 zKrNJqFvJ$OV$dKPqT-vLL4)Uym}tVth-WLA3AWnR--EGT-jK=7#}=MK-?+Olo+6&S zGxsPD{;>Z{fUu4ePz*cMg~&y~^s*#G@pnWyL6HF2^^1%a>dlje*-1=K`17yKhR}`j zWwns(B9Pjw;z%Sm4UBQII{`KZ8AG-%ndrD<1k^cv5Q+v4+?fE*yS2S69@AGg&@sOl zG(uew0jb4#tiD>;MvbYx#LwQ7oD#+nkyRO_|8*u^{cLvF>sfDr1qq5Y1yD^F-FC%sU0qwP#mT>uJ-`ac^bE{g;$wb-&3R(^N!; ziGzjt4jU|afh37aa&f9ItkD95Q6K#DXU-XI+Q{MFRr9B+#Bi3hN+rJA-1IY|;ww>z z2r09sr6v~ZnYCi7nzy6Tr)p_;v!jDX1bcl7MgulVPBBqea$TnYG!PI200aO+Q$;lZ z0A5wEs%8NsoiEW|K%8?k`)-xd+6H0%#D)rX$_V=AU)2Ud!nny*SbIJH{)mnZ0L)CB z(E$J>!0Q*%zV-cE-+6zmPvH@NPoWZK0E__O=bZ5uOf@)^c61TDjW&B-&+~1ym%Wg+ z)pzeAS+jjUa`P;W)4AwZW8)f>M3TnE%gK?F#f{4z8;vxG{a4a^;rPIX1`vPbxJKok>*g=7p6 zKt~3kH8vnXz!5+}egOuEADCZ$l90db2cRE3K-SfBe=6gGbymAydtQm^d0znI6K?!p z&18;$=fuT86*`4!09-($zu#tQl&vRi*~RU~Fg(3pJ6q8^#a@1fdnC(bHCJn#MJsIM z-Mhn%T}|NXV)i~5h@imcE@O^BCST)TLRT6E}Cu2a2vP6bdQS`%o>aDy(eh5`*Fd8)TwLi zNjq|aG9+B{2Y3Jb#=l4=cZS2C6~u*1C;zj?N!#!1?wi~hHup?6Up3rgW8U^Pw10}m!DGoz$c zKMAiM%sl|u=w4|AERA9gJ8qeF)3VywQ%$|(Owwp4nX;ys?(p%7(P4xZ*!N+r;Jui( z?0KZ@w$Ij>`x?6_5`5fDnR-n=78An8{m<;$N!3$?K}ndZmsY#PVUKPEL^SQP2?1uK zk(JRaUyUb$%#^k7rZd`vWbG<4{puZ;ED~?A8{s8O=by`u^;Xt(nHuaXHui@X{$Kmi z=&rTAGkQ^_?B7$4GF8f&xFQPKsOzngok@yoG3s*uAt;t7U%Yi{Z+fzkr-{Dg75%%_ z*a|+Hi*OeAxpC$?SljP+r*@ruuQsk_Rr$n|WIBp7u$$h|DlJ(8#%!{*^RRLk6RE6K z*R5h~BT$gB$;%cM+oG`WcP%{6625Tu-bH6OVA;XDG>g$xR~Bc1i?!h&{6Mx7#L*jU zN4~ow&Mumgqk?B9KYt}s<8CxB_R)SjC5>k@D!fhGs*O@c5asBi{{bgW9k zDqTAb`1sn!eo4$q6|b_WhaGeY7;IsSCMP$rJ?N9)d!J|St53MCsDFhnU55o%!}ef6 zDFBRo3@LpKrV$M>WD{v(Bvm!8lJ0Q0V;^avJoQqZXemR4$}Tx?ZY<8`zJS<0$ zPGZKK6%D52l{`}RW?A1ZyPk)m1)oS%>t#gKie#?m<`v+adL)ksVG^l{9R;L?6c(!Y zlKIv3v(=yCJmIDB+c^;F%ghPLR+O}m5KnP$lVp+#8Q7}mH=5}Y^G6K5ma$@bf8{2xD?Y!;eC}m?WG}E%iBkA67!{FRy1OGr8qL`^f)x_Y|wJzwAf8_+rejP&8|!0%epnb%fEJT!p7siCGI|{!ULBf{V=+ve?2PZ zMRdMv0ik8bKE~HV`h1h+9oY-~MOmX|x~q9W6y7gLUaS&hK)PGpx2PeT-{`n@+K^dZ z4adt2Ec0e$BGCk`E%{}{qD@*Pe&(ckm!5w;OpPL07yljgjw6*H5j8RGW9bf52 zQBys!EG0PXF9Y(&m-eSu-x)^A%kN1R_mQGTzpNs0S~NZVGH&`fAI+nvzWnKdxY}p` zX&cGIuofG+@J;NBrysI!c2mewpJR^QOORVA{+j_L3NVKf}d^ z5}=*Zu&U4S`k2JAHlBYGd&6V%$>ZK)te3ONqxLsp%u-6(C^#9hFMg@H?IVlT&tJ)J zHWp`_o3y)9sByl))_SQ?|1w8f@7j%@7*@uzdE~4m;^x=#Xsutmw%p5gKGMfMJw_-2fwOczggMO zoh>bANPk|2=%Mr_k=~cToGe|r#jIWu{8|i|L%n&f(?6YKzbq4}zm7wwOfM73>UR3q zHex&{;ECh7Mw~B0O+WSb$uq7_l{e}szg&hR%As3m@=d6sxXn0-tUegfJ<_a>P}^An z#H2QxtK2DaN75g5pLx_*S2{n)0JEr5Q&hfh6Z^pHE!C2jADXxowu4$9B>FGL|0;g* zUF^$wmd7T4WiQa|=f1i|VRWZ%9O-zz)7K9o>(Bbg5&{_lSf*hDog<3hMEoDub;DAksbh2OQ1J>OM30`()ke>kJo>)B3h`qyuEZLr>Be{{_CSo%z# z+hJqH^rf&xTH9N9x^Bppl~658at1LUmVf7(`42k%R&$Y$X_|PewP(9JT~UhD8Rc-) zzs#pMdo|}FPmVLGa%qPjnW)eVE2o4@6cFn24Jzy~EPkH`!-KTwZJVMACq2Kr`crvi%kkI|M>n?*`SKF;y5&2F&eaPguekA#ejs7+) z+&OZ$;>;}4AG^yy^0yT5N!!&cjNz1xNYTI;`2W&N#H;E0==Z(JuV%HRt-_}I%fXD1 zrt$<0tW+4k2Tf1Roa^NCtEcHOtO`jW&>ArzFCIWmiFA58SUHL#SQ=I1y}9~(c< z*iRG6dB*1qS{MWj+HxJ1_Xy5K5HN@s5$AzMIvjHBb0k(PYSX6jLE1v3E592mG(={| zMNtxlsa$$IHR^?yM-WvJksP595N3O>E=UqKsJe`0+uC_4hGrRad{x$;hignxPBGS> zBAUz!fH1!j0zX;f9wB+ko_>q}qy@^Uzbj4{Lo10>A9k6+64KDj&?f>KGicsY*F6PM zE3eAkRdc)LNARS#H^r}ATyMPP&MD}z9r1NC>ez)grl-YU9i~`sMszgxtvxI1^|S2z zidCX!rt^GvWNbz>|Q%SE_n9mU=BNKBPp>k_AJ6BCAtzI#*M)h5sNq@6cyzb6n zcIu4w()!mn%_L@vR?o2&NbDh>(U>JXAn_fTTPE92^*x8_nd!#i}L5vId82r@knX@c5%Z zq4FYyoEg(rnIpv0<{r$+&^pC-aj)&5lzOMnt7hA_?pKF?SnA}m;MvLfsMLNz458`n zt?DXpVXho+QPqK8Lz*B={eS{zJ8K4m*DSM#Kz@65o%i=w>x2n=gO5ayILmgM5OePc zCG9Wk&1zNn9>YVn>#rXGHESIErea;I&aD*E_u)*({qEO~ zr3MrZK;(HI&=iOYo+_njVoh8SFzE==Dcy8+c?qO3fQLpm_-%Mwl3KPk%?xMnlKII@ zUuHzEzWqXPNfx?yqh{6&-`H@d`Ex*C=ivX{lzFq<9lD8RUW$+?*w3e&uO-Xsyl$+} zjsG0Ck&?L#Jp434T*%(;j{C{g4$3$(%<*toIcv$8I2FO*X00b?HK>25aNfDKQ<^<$ zgc!EdJ{wTFl*ZX@6v|1f^!R2P`DM=iEz&uAZ&^Ey$0l_q&>aSc8SS5*yZLUvSMJ$1 zFv}i6-fhsRCI)viTy88W0k3VW^HHlqK-BOnYn-(&zDnz#!%bh}iu^VC7mCT~z(TYD zRW|Jj!FSN2L|GE_kV|0i)!o18Tfx_?D{5MHRgLY_f3>@itvH-fZ8KLnwG?mPPU!cq ze7aBTrhAEw*4wN8i$d>bB#R$w&7k^yoyyE@TyMfV`Y#qLKFH0V;Myen%Atk+V3 zt17Kfrx*LNj7VAYO>ReI_>u&m7x@Z5vEabD>&xY5LBcG4je4_=^I2XtO!fkEUFpj3 z|8>%VI(3AaLG@<6E@yu|%dlq24#|9tMcTi*;@ZNeEGXF#46yN&UMlO?M^W_S*x z0ZgSQLlp=H0sdoe3-&8^oSyjoJ-5$bIK$_sfd&?r7*8NH4zvt%EB4;QLOCs}IXBZE zIJV^DW{AvkT2aj_Rdz2RDJ#72w)E9h*WE6l5BDN1!4l@NrE|nM+c4lzL)y(V8vI!7 z+il=b;@L6JZO~pJ#UHV+b6>IkfRZf#F0>3>NAe{He3_n-f~M%RrKm zQq3R3(xfL$zG##gVO^Hyw_>`(!z&dA8kR*b*RZ|nT3=n#t#DxL81Fr1;7FstKQ-mZ zECEH()`JJ)Yr9EL_?vSr1N7rBjMb>(bM&oSxTp-`Gld~ZFo?D!-q3k&;55B!Xad$G z%3Gl7(>4FgZmw}P7>rLUpF7a>E3#n=$2e?UdgSCzBclpb4JVxRZq;a@or;y$RxXPNVe%Z zyO%qW=&u4djzzz# zF3k`obz#X+zT$HaA!QaKka}Jt5b9dx^d3qeJ)k?iZK%UWo`{&??}yrj#A#*kb$?+S zLyI6Pep5NkZO(AACT#6&U^0{nXZI}@oXeq(JNqaEkx?HueBPtl2#B1 z9?!X!#<>)3SV+ugyjO0}jF)-XS4FV?F|K4P3^Tpin&K^l3%}P6_k4ddANX|0kFThK z8J?_$#NOy_PHBsmFzRh)A*EXJq3=WB<~wUqlrx^|Mes8dT_>WBTtXP^O;7XbBH5>* z{5z=E8O4%^+II}ehlLIeIbTW#Jo<|ic&0Rp=ZM02kjeYY$k)?R zPcNwAS;!Pa+Y_t5HIDu;IrIgUgWZ`9q8~K32ZmN2j8b$QSS%JwbsWC|>fw`BoI*p>af+L??}$hKSK$ih!98;kQU+uvfu1f`FAy zHuj#%+PF#%`ZC&JFavAHSv(6F8E+8!xovA+dpIgv`L^qNcA`$`DD zrW3VZ;^CGKRC=jFc;!CkL>lufIai7J@7krO^>k9@eb-suqH#5xGc&G}K@Ha_ykq6f z&!wlzA!dK=C3CX&+Nbkn1+O2KA2%o-UzFTL>QS;*vvxEOp`O|?Fs{V*PeCYXkR^m7g4V8yeL z9L=;Dc369u=%HkrV61d|Ark!IlNvdiGr?Ji_EGAPY7 z5mukRM2_0cew*~|F!-4+OL~duzS0J-=^$#GWO*{k%;*B>M?0T)UK?fP_)U8hKnUXEPlM2M=snQj7|2nDs};a?mH2H}_K#44+V zg3L@!e$PNiGDogGLhv3(B7Bx3ebrJZ3brf+miIiVBG$h`L;}|-lVh19dl_!kVxbAz zGTMasEo5cj6m{S$X1Ysa2oTrdf@3pB^69P8Zt^DbOeZ6~8+xAG5L#y;bd=*rFZh#` zUZ%yN$aFe-OC9W>7w0Vzo3W|uVx<+ zpl_v{)qZ1J|EsJY{5xS2HsZ z1Ob(rN9A-wpsyYZokBQvas=?L0%q|D+AD&9OE97+utCYsMsr`5s3ukDh^i5SpsqpG zLuFZ$&;C|39sk||9ow%D4v|n`X24NEcM^W?oI7Jftw#*yJ1#yB&RhAin$Lu7`8W%3 zgbhj4#1u~jbjH@6ST(9FH=`9<*906g<=Xe;h?TBQqQEnRr$E?7k3*_<#`yuxPM)j% zj*QjsbMH$z;B}?4BH6O3XJOVZLA4#S~!M)yG{}uN;z_NEhMLP z(BZ3g(AobicDz%IpZm{z^nzJ^7Vr7b{(l#^&GaQ@26P!B4X3P-m)!l{+N0LVFgNtd zXP@-6pNRGLyj>WRx8aI3`hhaaA<&_hcJAMnK5Or5AXp7${>4PnRP$rD`LTRQn_nzx z(@uBG8v6<=C>XX6{Sr)GYE-e9R&7QkT6P>cBrT1GNNGxP|h zE4efGjirE`PCxtOG#_TjUx7!cogU_=m#?RMPXK-Ww*Qpy^WmvdNpz%sTaYiGM7`R7RgRoixVdT?Q z3RLxU6EEg7cpE$c8S;pC0w&27y6`jD%^UovF%DF7%*Zk+=K*#>$R zsPG;~H1wVv6hT?ij}$dY3fNt%&o!t)0O5loS7%w9aU55dVy&Ub#;q-hD z%XHM4j8kVYnGsS&aRfT;eBZw~sp-z`9`e}Sa##vwDfZoh05TyF`>dHwrF!uRG`Y=^9{qrBfT!)XbYxU`R{D0N5%GW#}=U2ikd(T zb%pm5&AwxBP=H%$Jc}nitbfOx%2W6Jq-QikFcoc^ZD@-GmU~|2IC?F&3qKRQ%hM;^W* z@)ZXV_(~Y~nJ#y`j)+n}5cJD*@6{Jgp-XGKF&v16NKnv)ZTi4uHw~Rj^VLBCIYQH+ zCTpVtuXG9b);xJ4y$p!f;|Q($82kkhFVnDj6Cj7B6z-6`(#3AS--Jk{`DKa%E<~z* z!=h4fioz>o-~L0LU(0ONFEkTcZG4yE-m6cd8f8g<6Nd3ni>h!7XhSGh3KJ&lp~`z> zv&pjDj;BNMRA9xv(nC5b?GvmGKAuCs$}~urawLx1unT2d9_k0T+INLi$+nS^oVOyS)GW9aI7 zLK_tRLc+;MmBKjBkVt(g`2GkPggriK5yTAcu`_KxC?luCjqh_LG7xEvwjd z^k9`lVbp+sYhWvzCTA27DguEVpT*~4C~tr*<6Ga)_;34dKljfg9$C~Cn?j2Sb^%RL z4^`tn0}!B$7-+%}0%MHuXolzvBhT!aPjOU~ECgcWITB4i`H;ZM5hL|Cwtr^~Vabh9 z76LATN1`<|Eap}w)Nm{-;D<+Lzolj(p@iOv&bvWSI)Ha7WR!T-btkZw$^^XH$5pd(V=9Et8S2f6+sn{qRK8yLmpIF&<4G ze%{w?oj-3B3R{(!4Lk%UO;x~UP&O?^?CO}L<6C)B5Zq-55aZ!UW7kK7;VFdt9D$g6 zBasM?Ba&{94s@0w--2wbmLXPyAagc(Kf|%+M@B{3;-|#>454DY92xO@=R2%_?jI#_ z^wrJsL~Td`LmnD0BLJ?H&~h9J(0CjX*PV2dX!@@Z60L|ANTVH&Id(ZRzDv+BD9*zd z1;jlMj$)vh!KccRHIe_n{{gqsf4qPQuzNotFV%53;Tr^i31HD3rk4=*+vlH6@wIR) z>sZ>K9_XG8e^aFHT&q;@m1RoeAXt|n_N>PeSC%&H{?`e(isZ8ECTYE@z0tzks zx0FM|OfP=Oi1b>B44yG(C6*+vC)Tb49NfYpMfo$AyjOe`hzkeh!>G+-Q-*7xApDAXW?|7 zO@dtA62;k{A(gWb0oOSKQN%~0yAG2aS78%)4U#jw1}WGmYCpI3eT65{-@1aoH$q;9 z10M@-?{;Ams8%m0cth%Cr}r+rxrZgO!B`|>TlWtA6|Eg`7vAzim)LazD;*B>5D)_Z z1OPHqMK=Hde`RNtwSbehXhr{I@7=t6HI4T=&*R^J z(eVL*nVBn^0JsG(|6$tKbzipL3jUIMCP0Lr5KwXe0AK#jE&!l$M%TMb$Vv$pj}axJ z)ft7*W9zz8Le#9?cTU?>Xn1_iZ!#Jlk3|8(X+ZNZYW9 z(?FhT0>~HzHz6(2k{}WU2{;mhCIJT@Fu(w*M3-@0?*v_l9rMw2wA*q7>fIODFDuD% zyVtvW-mPxi>UMeCTCZvKax?D7M3b8Nh0k8vq;7|=FaCywl{*Z#-uC4767;?r;rDCF zGkkm}N-h>1uT?NFEym;4Hx9Traby7B)$iTh%U%;t?c-DAt-H3au_b%had+Q)aUFMf zj)i%W%jK)a*SVcq9NVUS$*c56rmnA$5SGC=Y$DFcAw)?@Fk-Q6}&yBVfYX6q!=e#^`_H&Pz zn-%ts`eO&VJ#WkPMIUpmJu^GcNGwjl$lI$Ddh#_Z<9Fhwrc@-O%K+-H=oVA^k( zb2YSnCf}=$d7gax*lIf3bPW3e+kmXA_Yy3jOI)B&UE-1pI7ZEGF3w+DL|y|_ug}H zw(kkc&!c8dX%)t02-2C62#Wqw7OSgcLdBL$W&W+cEIRGmWqy6PXSyz5O-IN15<6~h zfpI0u&&}7tX5zdJ_oIn1tM`4P|CgjTmmwz-n%u;@A4$$}S(6?)|A6Jh-nCvLC2sg{ zZw0oo(dfmh)I!Q=&pi0;$e+c}+522y@n1EUDN5I^pEC0na~H!E(yU0AI3K2;Lf-P{ zeDmlJ>K88Q-ZS4b1$y`!^S8+iI~ve;mVCJP{f(_4?q4FSAO%1^oeaGG`2PX<|4Me= z^0a6JlYv{mItbxFLD&bAnetnYTMUlw}q@t!2h}GE1iD?a@<5EIy2L zY91=eM~fVfSi*RU&!RBPNOlpMui+#zLDR65OKR<0wQbh6@wRm>|GLkS9D686X9ma8 zaA3HALSappOIAoH&tBQOt!()YC|@4wWg|%Q7(8`gvuyApC+gZ?1AIQVTM#|c>J{BI&Zh3@(&ul# z<9uvZS3AR0RwwFmy%NLi=NY7AEoNKy)4Qp^I?JPa`5z)rD%r@krvGZH>W_8HEov`c zRyCTslh5lgUz}A?#Md$H-M7x+lWa}I(ZOCM->eTc`sI3=R(JfaS7d9})$q((FW3Mz z3{0ugQjh8Iq!H=5JGB?YNFxaG=Yfid5N5XcTNLJ@Gsn--S&Pff@JExA)!Y}wxgjMM zd7ml@ZtC6BA)R7*4XmXMtJl+WhORh1?(GB0zF z?8d%rzC~%zwX^5)Qrblh%K)vP1IiZ=PJ=(7J^Eq}??^vwC8ehJhn#|S&wF`0^XE%B zM&vco#*S|WpXLG5>Th~zGphgVd!7#bq5i178DAXb2hhR}hzy-M9X#FKMcsk?Wow)r z6=P%?kRWmy-`@VBY0LPoYT1}pH=!66(aa=^uGHI8RhA`nWl36@`6-G-O-0vb*pc;M z6cWUUcv&9E^X>gusLbn?8t{ zdG}tnH=$Ad+3^OW*-eUF*^T2=DP~$di{e%>-6Pp&vT+uV%RJR&*C2&@+1%x@nVTef zu%}U@^HZx9f=?=nn8g$Mi=(QiM31#3c)FV{W*e8!WdexkXx4mUlu4M;_SAQDqIG?7 z>x?-K7WDVX$F>50e>q-;jEeS4IA&5ts1RJ5mGv}Ngth`%(R?DSp!1=}6oJVALD+1O z9F=Q5Y_RM2Yt>Cx$$CM{_ozpmZC&ctzUQC)xA3IXT-#?}mCH{WeIs1QoU3;-cQ@}H zHd*(NMGJ3}7(EKZFAjPVtcaQ>p}wQm!V!Q`^@Pjkges=2|9L+_t0om^eV{Ws?ft!? zmjRDy{#~(2*WrC63tQ@Qp5+gmb)-+66Gv;@zjogmv|T&y>z=EucI-Zz)sB7>_(liL zcOwq?J;zn9lL$OhQ~eIDROO5!+EXe{3an2>2|(Ri)6c+={l}_*mgXy-bw?`t9|@(l z<^h)hjA0bb@w4kADv2m5(7o$0i>|Cf5v?%zRJEuu?+S1aM=GuDwOjJ7lJ=Bx5>1{z zHSUm@Vq(E!>6)Fg#k8K8v+AckgKvra?r7reba&7UW?-<891!5B+7o9dZ(DC7RW$ow zNUzG3rXH%_W}q6k6|eJ&pU^U=zKE0b z1#~?tN;w$Ei(V79jA9Xd1C6&3YN3De&c$itqOaHLt!MV_wN~|nhxJEa z+Me!}f(e-QNi`n#P7`)`Q4j`}+CzuP*<;%S{WWqW>)M&q7;Bt9W1N~U7^6Np)3^(&FY+jrk}uf|DKVK{QH7B)wf5tjrbsdhYkxSe*CsXTB#NbQ{|Rf9yr0 zvuiERB{j_e6%4;8tyd|92|6UtX*`ap^L&rb#?L{HS(CVxH~kd* zb-fBS;$V%ik{nYUYSYk2$v952Vk6FDnZRb?3Wo4>(VEVHA84&VvL^}DDIp@7Kx4JN zk}Whtn(uPZ0J5596Ac_h2s=PBCg$yEK1X9DdM?-T*}Bc>>5c}djb;Y|%pL2s^{>5U z#qXU({INe}9qQPsYJWNOqMv=WS1_L!r?%d8U-J8N(}uYf21XlrT3b3QDr-01&zV&> z23bWBN0DWjXi`)kE=B;O^`@adDZQ6?@fUm*Yse*{FF05Ew&uI`S{r2yI3TL%Zw|Qh zMLBm~-aCgkaUC8ia|W4^FH?upr@|wmx%C*!-?-91=mmIgaK@J61TWk-_9+)BM8&m$ z9T6~519Oy-&;p{XyW6n*t{=)Z{D3*N_ZQ~4x#n3Ias_qM+qmx_M;7`hT zsi-Huw$JRC7zD=|A~=-;9Ca1dDF@J)YFW|c1C%Q_CVn&hj1G`jKqO$V2yc<)W-Re6 z#9pHB8Cgr&T=TU~yOhBMt(m0}tN5iF1l}2tf}w0}VkWopi4{F-^f^mYAO(t-EsyBZ zU6PGCS}U3Px

mr4I~BwE?Htat zSAX>1>71zkm3=JInqEDf=kxyW&UAAeQaP_c&ANHCcJhT~r)mh`4JG^3``lEog}&{o7tS1Ffky+G-3`}zF z22)0*=W^07R%aO00#})U*83S{vA@Mml#s8cO=rq$r?^~&Kc8EDX|uiQ({bVb+0FN# z^~pG4g9Bv*964mU6BV34c^;a}Il*%;HL}#i(gY(TJ>tr~q0o&m9Bh%(@yqvh$$YY1du3u$NoTl1&LXh)d zuCSaa7vZ_ePFzwLrJQ5IOl)58dzHnDmL|$?pGPPDGUh&I{~H1B?h!2^qasSu8NEeN z8$aonwSSJ)8*yPsFlK1sO7oPs-9lOyU@gH@A7J`PwGq`{@a@Z~D|#>Fr(AziBaylxn4 z^y!doJk9ef2$;Y-PzD4rLqdXTXQ^*=7;zo9=t2L`rnb~!q-)TRhaI$r2Jv`9&e~VS z*L&o3>_-@xqD>7n3I-kRJxHpWP73=c{F@e2ftzHHzKx%ijBL(MJ~HT*tImPK(}rov zZbjdxy~Hq}x8eKc_PeER8QH>(<$bq=m3%hp4Jc{wm=?t&TNjlMC!@ z#Y`V@OFL=z=7qt-io_WHEGCNG8uH} zWlQSEqQ_kqw#@inaO2&KDOzsuv)6yFYOlIgcNUB@s`b{Lx?fk$SxHUu>97wDndvJy z@%fZI4+~YHn6U5O*&WB?eWy%_gLlXYef!JM`o?U{YW~gX;0yqPST{ZrZsV<%)@u}RL>KLal& z(?(d^fespmE&vwXy`*XsH7wrwEKls+edEcEgw9jy0Oj=k)TM>XpU;eq_6SE4{^%h?WRM_qMuPXbLAKKJ-3xsZp1}svvAby(^i7S)hUXWsr3jcjj z_G{VKE|1@f?W|WeGx_lBCpW+Qi~R=5wdDISPh^{rDHzVFdfFMq70z9V+Km$}HJrc* zMfhD{QfL7(iPYU`0ON}w-I%HjI{!7Mxq_}Do6^fZASTeEldemxs`aG^g=bx=s60S2 z6AT&(s%NMnc*{a7$sGNRKxso;WhrdVuV7OGAPUO^UP&Xb0I;ur_(RH^^#*9WLr|4W zkks=}uZK+%H?8brI3eM5%&78*j7p0AU&_{}+*~+}s!qr=L|4D~6gfH;L5_V@rH4#L zcOigZKcZTJZLwR}N=ZP(q9L2)ZVYHOkpkDtbE>Uu*&DVhCsQhvAqps+k(PE*)waaQ zD4D4!3>j34bDg1-ICciubisd3cyTq?*netiU#hF>)+By9;U<)JLL-XoIzfBqZ>0V& z>^*yzD(A7#^Y+)Ty(f*&?kC_f<6svFX7&tc?p3C!Axzd6Id>D7L~Oo$FIzO_;fc(H zS>`LY?m8Ql*~%r5sfEIAGyeC&eiSWT$WWNNA|c#1;hAX_-cUip&K$r42R%o`Ij)uZ z`D|Q7NfCNx#HMzZ`67wa8EA~dt=rE<63;UU?Tj?<^KASIBL!~cOC;_g; zGj3g0eHr0o2s|h6o5z#O9LQAbPJ8a#zxsf$|D9rF3LQCA@6JfL%%TExW_rGrnq8Vk|&R(wM0x-^2(j zLk$7A*JnipI$GjekH_kBm|LRV7&bE4-2Fw{%1jLM*p4%F&4VHR&InR`>IzkOq; zhN`dU*-lD5l{xWaEj&%op^Ov?hPZpO$LnWRg#|)k*>81S0c03SVV7oQ8wO(RJAO8d z$$H}WVl!|v?S&yZfICBzqoT|V2<++h{KE~&(HX%$+7n=-qoT~r2nFnLgi!teh2=Eb|EwTwuZ>`qD|$mVy7)R z7JvjYl#mnY4E5hr!au^+u$n@LcYAw}49K1&zIqkUsx1zJzw)(T{aIZ!kG+vD@zPqc z_MDrXS-^usCjCLt$Gza#%mMN4jL&;()nR|BPT4OX{fD>6>N5@XsGer-7|A_eVvPO9 zJ=)`l3rOaKjPUh)&B?Ro*LV2;udWu?=KFHCNv)!>QmFha zB!8rM(tH6g;H9$u)o#kFf{kf$a8bN+kP}VwG(0Jl5oT24$3-lCO*f26cpcg^Skd|Qm>&r=5jcH^LsB^Gr|7o-F@Y#_K`b4QiVRj)V zQ)hrjzOYa6JthqQL(f?!#{Bf$l_>8!#YEFe*kHp&NQlugXjQm zWu=h`5e@GrC)83lswzVHpI&Q}j4EYDYw@Cn-JG*^RDt2HDL-_V8C#rw6K0%V#l;Q(DV`i{6`;bKnGHEW7|D#7MX=`Sv3Jn z(rKU=RbwN7y@EvJ7ScfTRI$(%ScWVpLn@tWXGM5wXwDSrpAs0SGmPru2{eFBdVaxy zVIe~iJ1($)9vJ#(0;Qkm&LhD6Jm5=&JEbSs&O^X@I?|otR{Q4xWAjY-|43mz&&{ZW zJEbSa#|#zK=?A@Z$Rqqr2yZq89+EN9BLd1FIKbafvJuI~=iW3uA*->|5e@B*SY7FMc8;K`_i8XrF*ph| z8n|r4YEwh?DHAGtI*IB+%_dnRlBR7yt59um6%eeT3?*erH_jvy>*U7(k3{DMxSVv4 zcJ4=}7*L)W($SERCk&}c?Ew!=RmJJxQql(R%F9p*5gFk+V!U*KqdortO1p%P$9W~c z;xfzPpJQxq^lrV@2<>zDS}(GqDmPDc^T7)l~EFO$b5 ztXW##a2f&&gOd@vUdxOkU$=*Ht57=X@elq8w-#j?kYCz}&QT(k9n}4BoAmNapJU%T zPkyoyY*|d!a;sOPf0(rY=|*Z}R?2N_ui>+|>;$beWZ#>OSOx7+U{uyar+W4K*M5i-mRKumI)K1?bRWo2#r$6-CA#YSBf;%H!N<{2u z#+73;1hlk5@2Mttop9sIgt%vlOc{w-*pmaZGeNm1DraYba{*L1ogApz0R1$^L8Qnh zM8iuoaOkr|YCIx*{N5OjAr(-6z<_}1h&0AL-m?880^H9J?}vC=N~jK`%L4HO7mZ3t z42TFGPnv}<`V-C>l%0@n*#o$JN)!!gwU$MURGkk>sF|ucGbBG@Wacdkv3|t3C8D$` zicUwxjmLwxL^Ogdm5)}L-#i_5p^&L9&k-Ey9ni@orqQg@Eu`QxWRtDh^!QzKONe6j zysIh1U$d$&}KfAp|%{a{?TUIRTEq95hF2 zDS#%zR6?K0_EpFl-glI z%kWCo44H%P=JZP(mp7;Z4w;u>FiUo zte3D!2t<}4UArcM!8h*aS`E$oJmez3kmYjw!%UCGrBt(9FlGSi1W_6}z^Q zZ5$cD=lJiy$jkuE%v>290HOkGKkwS_c0ODEW&lc$Hx=>VA0RTa0sx*7Ege8Z6Cz#P zga#Rt&20&ZWo7O5aW$^7Hv7bFtQO9vSKUHW$dd6x=+;?fw_RCdTlI9xeWs6D*EMYC{>xgvW?U6xSV}9x zwhhm!f}6=N6X7o7isHWVCbewe?%(s*vlBaCSyvOVS;BT~BlYWV?XEw)=~c&Q*8j9F z%WviQlbcRpZ%WK|))E+~*Z88pS?>?A^zA)+jkh(| z{A06xWB4`PsGDo*b`r(?`TWhS93^^p_th)hZtJ!iw(|{}uXNs!m{ZmGRqhDgR6Sj; zR;HRsuk?03`jZx_t_ZK3Xw8iVkt-y&Tc9V^Z zGKI*21=B8d!~O2I)~L&jzRwVAiu34oznq1YtB-qp2N!U1@(okQUfsR$EgXHO($G9x z@!e@p!?h~m&?;}>;`3sag7MNyVZW=rPfolhrY0FJVQoykV~$m3LXovHI-{(=BOAdL z-|n@%n_tVqv4q=98wTGNJlhHxgAO;_FschK!)%B~84I!78yPRB{3&{PPjr!ATHk>% zvsaF?1YX`Az(`s@$p>b`<)kYh@6_es2T4pKUFLf$tj;kRT~8@L!4e2}p~H^fxszxZ`Tkk{1UR&%A2Ph-J%-t&j1R;&|=@70^_Z|cT(-t1t~pw1m# zQDKi~gtjdGHTA~T^>~iN8}pGnMYdIRcOhAL0sZI1(EqC0vt8I<4rN7WZEwt9fS7QP zE?4I{>1iIBV@pu76A#@FSaUgy`u;!>W$rQ9*~jC}h_;6J&w}t*2Z#NdK1X7i((0fZVwoIA$4lHTAgUAJnA|a%Vdv44A-$)SKRB3 zzbbZP4cORaSF5&FF>&eFK6yL0>}WX?<%+v+*KaSN@r6My0iQ}Jevf=&O!*!7d-r=S zZ>)U8KOdgYI`5SI4@`t-Os*t>z#%H5mJIBiA9h^_2)c<-9PB(cA15+IUu3L4UU`N& zO71RKRJd$Cwiz}elPtY|>SQcGY|DaaaI>!cvQDJfSuJ@dc%%7qDOMQc@f5wzG6u(+ z2!$hNF5xm4g_4uFX{*|yHX9r$i}|%}*ehb2cdr__D}KV={ygnkmIbdipP4&@s4*hU z<91twW8Hsj+RiL)Alzr^Mp^;`L$r)-JV}`$n$iR@f;1&9m6msi zx|q5>r3-hV#?Rl45U*z5O+(|U6JqMDDN&e3i%AYKi{ zj{ZeajIpWs4rLet=BzEiiXRw}wJms0#)hQ3Cu_;isT-qh~PHl0?HQWW78C6<{LaMDK_ ztugYf(==jwniXyDOcl3@FbPbIWlbS}=R-HYprb$sKU!SgSY#x~vfY&D7b8k_)nvHr zvf1{qCB7-p?}pj7H$JevjV|w@51xI634VY~1#*T;Xb4mf?Eoj_@xFL?h_XqRTWmU8>%I}b1&!SXi3+Vljxba|J`-6v7C zd*!Y!V*yHc-!2U$FlWY=6?`}<5B`7#Hhc8`8aU!it6jN7*t5cvKEoV@NpT5Jq;wAl z;_76Xmk)vn2v0D6^ij?=Zo$t54e+$88qzi*oNh`vkPl#wTq|3pa|(=c}&d zkoNqOL@2n6Dz;}^!>@VY8O1vhUCzmDk=}4izn1YkT<2b|fYTtaQL(eLsMyzIyUZY- z$OTJ@pTDr)hYpJy{2)9;awhCG>aAK?UtY-6RrP6AmCYJeJy$ioDK)t{aeP!_fQ3QI zkp`AFW1{A_vUkG0^r0vBA(oUAkP=0q(O-R7t!VqkBd>7iLUXSC%yCS)Q~e0z(WSuySctUtqUzkb+STwRFCf%Z>zQ8CN{E-+YbtNQ}6|)3i8Ok^j zGhJuHvv+6K_p|IqfWvmWFr+T3rC(!R}?x#s{ z>+mc@(JyzgF+PYwkmvnFEeVKHWFo)Q|JCzDR&t7Ipf^c5C*)e1grQiGIo7Guv1pnC zeL=qhXGg8E>8aD6`s_Fnl@e5#%;XLqD5%o}?+?V?#25~Y9@#@6+_HGI zrDEP;yriBNxTls3`*luss#iRA9c?(i&C6HDR{FbQ#}~vZC!t+Ok-t{ET8xLAxolY5 zy=K1gZELQ4D|ia?FXhUi+*!uU7dsR1*s&iQ`?^my_%3^ZqbEjHb_jmG-)tgo8N0%3 z)j)p9A-YzX|9=M*f4pyaZQ0QwGS$5%Yed3`ul8ySWKD@MFIyZKCnZ~6KN zo-jGfbuxUFpuQcuB9WW9_78bqi(;^V%hlNCU2z&@Zsv`7&J;!BW-L+J)4Wh|T+6|F zGkuEEPdYi4&FEVMmWs2uG7BC4sCmMtiF&zQ=M0^IO|(n=`%lZ#sWQys<6HE4<`0SFzY@I_BoB{kY-Avx#bLWv(1+^j+n{uYpPqhnJt$W{_*J zixTH?PWy|SlT(y>SdSbN--~&%h1zLJyI(jy>Yt>6&+E;os#USIlyrP@f(24GS`9lG zt4Q)$@sM%^DLsr4(y6}3r%|!0Q}o=rnpS^}%*r81%6TTcDgiewEv&ZA$(LU%x(*HTP}8VNIc2x!3kj%hoM-7=x4L`VdhhhV zEz2b8ekFZORdr9@iBW%g%XI&p^0l97tueGhKk$>pP@X#nmfV<2MoVp~_#xH=;q1TA zz3T2;Tz96S(=^~(yRl53DLADKbSf=<@q-RZzyAFF((8y&z(VPp zUn%V};9ea{OCPMWiep?8KR9%MKr|9L`DOjSZu)vd6G@W(ZBNhCtXI!yQpItCEN-&& z`}4Rcml@?C_&GF}N&$BQ&3AuhSigcyjAi7LKW=EU5mU{v{Ydp%enX4>aYC!BgC#RA zvs0})$9>St*3hBgeqS^{e|8Jz)d|3EcLgP~)xXCQKkcJKH!rg0lEZk0=6mH6N_iUL zoI{g|g!gt>x$U7F&h)$XTPmuSw5>!z-v=<9%nl2`iBCE@{Q6KG27U_GfOo+b*iCe7d<+)I(JB;?A(a(@|`xKkXNX&++>Y zo`{_@+NO+!W}~IJHG`uX>bD#RORRI#r}S!FTBs=UySOCP1KElIJIrCSbi_Lk(d%?^ z&*2RdrjmEt%T?vpW@nqV;AdNFu;(AfhvuuM<^R6h>Rvb=e#=hTra#IfArcUq%M+a| z^|$G17(wYAEtKBo(CA~my^-~z$g2317bt!v_seA($;DC02bVm-Rl_RbjekEpYL?z( zM4iW^yFQ}+)7^&uAtHX5dmMmbzuY9*rLQ&UI+}q1}6n4x^=g zPdYUE5Mn!PtnoNCc^E61HdpQBx97n!?JAk>Nk5HaGWR@&% zPdZ+gU3Q#4y7swL*X8zv|IL-Q%V0eJ*yOQ?31L0<3z`)y-b(pEIoy`SbDT)!Lm`&6 zsy&*gHEfl{in#>TBt1~q9MCvJ`i$uL(DKv83Gl$hb={yq0JlrVy|4r~YZXAjk}sCJ zNs<9?mxg<22{HfO%&q_!e<-mC9{atXHJZz?Z2i5NgQe)6bvs>X*$a<~SyWEZ5@Y>W zokdx|F#z35#$yEmbS#}k6`S%YpkQg;fZYHGOWl;h00&FmtR(@rOT)di1cPdAF$Hw= zeLxQ%JRe6eKtgIvADLT?qb#|@RQ3G&>zoyo9!>hfzjhGJsw?0dxJJ&(SGXf zH7#9-PQCGtT`Fo6pRhl_tjJG_Mn|JY=50D)#=AoM*l87&`*=bh3p|ppI!LyM?NU5s z?Rcjx!T+q^mFVYt4F74v^Mek6rIB{0?cVx{F)`v8xpL1oidD$u9zMRmi;IYoQhADW zJUG=V_ts}&cof|Xup~OxmK%T1$H>&v_Pp=quvn652ihL%e)G>^l(~&h`Pv@5dEf9| zVpiI_Y`FU)5BX6Z8_)SLsfJw=uddF9lwX?iogpNbpMU4bsP$?N^fTh9^l`1VDQEao zohx=d|F%eId${*Kd+M|}8=DN4$Zd4%U1yh&woO!i&z5!qj*Qm*`|O@=PFaec1ZzjU z^Swi6@ui>royCph{`P0P_w6F-EO5qi)w=Wa#gC|1dyQ=aEKv=erLH*G8gzbmg5hcm z^kOq9{okXL0Md9M&NJlwTq7xa-}!uxwu7{LYeUo0(tBin`&k$Q@RFLAmVB6Az|un& zT;^MYF8Ej;wB|$U0QhyFvC+QzyY0rMw8N@PN)ck6{Rp;rn z!x>AfT&Hl+!w-ql_RiiL{=r_oo~_)%rrGWqeNysjB3a@H97YPl(Fu`qlhTrT;sbol zO-f74^L+2*$k%yzRpf+Dy7^yJmttx7vz}b5Q3?F9eEx>H)Lx!rM4iVHLA{U*M&n6T z;L=$h{ByRAMaK*wLlnY0vCu66@lffQ=^PBwZn2kXcGE5P9pW=+yj;$=kagT-B zV3T`VY{|L(J!7L3`F?eSV#$B!Z9|?p9G4z@ZxoAWDXd&u1FH7D7k3*I;l z(V{)d8~#lK=diN-x#&2=+uX=3t;U?G+FKP2*6%fKE;nME>GtQrMcoaOMh!^bCFcu_eGD&9TDt zfX_3iYeNSR7Xlr^xR2UXVU>ah$gV&-P>VbVs#r!#y$7tWKpwdGhSE-`t%gRTyDr?@ z+fI|?s$#_m?{RlArt_;HLybv{9aI8<5jFIzgcc~X+1LyiIvo(e0_ebkowfx7Z4U}v zL=;Sc4p3nyI$&WWI&fhHIsk^^=)hnRbOV$DqX&ehL>(CD3~}Z7&WxmmmN_66ir(G? zVodEFsLdEF2VI0UQ*FmBYjjnXFWkT(%Dy&$P|1FK0wdcZ#p5x&%tSlAVy{atX*-iC z?0ibe9t4*os0T1h+7@^`LjvK^8s{vcO+|*GA1s*074S19Mh^xj$P@`XGn5<)C`&CY z8Gw==sA3IZQ4D^1v7$u$;MS5Jz*>Ab7gMoe`E_QI|9cf04loHY*0m+Qn@KW;&d$!s zYE>N@8n~>7$5wG7ojA(e=w(=$y3BYbsdyOuINVzNimmzKpX9C`b(6M13<)TGeK)1D z@FM77Ku?9+8r`yth|&`Exme%BYnYpf12}2|B3fJV8y*psZOYx1Ohk2U@CVF*WP`#-v38fI_5W9`gSyb}U>OU0EU4TkKYwD0W6Y!i9THf~+SJva zMb=?)*>*?$qLgP9**tR_P8p%#S$85#`KObaxaf=$Tzk^Dh(-)ael%pEP>HYY5J)=& zJ4ZYB_T9ScESRXRlZK*xK-vO5783ZnzVTB8GAEQp0b2T-gjI#5|3I%rwWsEn#6bm%)~ zedqv;6+{Q9>qG~Li-8VcTyb*%tA zcb^mg8%lwz{oH*9{Og(Qt`&nyfIo}M5e&=brenWI`3+h3I^NNr6`PGbz%Ub~2P30n z#L)pSrY)jTBRoLddwn1V8o;2q=m<5B2Pn4=9;gvNsNDdg#YQF6;0|0vjDS%YI=r1u z%#8;v8K4gs^8=K^qX;pxE#IgCPw#fj(2RKlL{XwUi~CMPC^9X}@@I`?8!=?7N|CIp zVSTAJ15dZIzN9%GTPb-qlunN*?1z5Ds3oY~K%>P5KZ#*}aK;D$CcXVM?#xiT>_9_@VWe z&4vk7WTFyy$FO{zKl+mH&cRn_0(X7zRkr|(O2-*|eR`NlcXNg%F!RQ$czl41?S1Ja ztzBoIy~C%9IA z0L#yv#%5xK&a(@QGs=wXvNmm2RqR^ATt!&!BBKfOD(n0FXY=I0$axesgyNd`8b{yx zpScrQwUwZ<1bm84S9#t_|GVd zz&PGNp~wxQz0z4%@Es^77fqP|u<7_;KR74r`5mh3tFh8vWBJge{NUbvQU4G)N5+Vv zy-HN#H7@Dj&CS7qzg#JcShtkIVBRg2SyYuaO8(6>_A$QULSvl!9NOXj7eWvLRN{nny3%cE>*w?19i}Ec@iqn%w5Oxr?*YwiS(xMM#8a z2-5|LJe;F!SAhT7nYY`7iMS?~B^XSKid|Z9pm9KoYT0DBzuUd}NG;spa@`UUD$jct z8Mb%Gc)h)J>wB~~hb)Rj2T`Oxa2z%R*rmZUT!B#%END@F=umLKx!bKV3L+gq35-e* zMCgFX_JJX)(C|Kx*^p(S5)xmXi6yD{#~BWwz#Es!&vc;9L%2B=CMtpZAs5B}M{%{w zvp>*SGhWs@BaiD>D(kr|Z<5_^>?W4F#+c7KVa)%}@$1J~%VS|6Wn9n85-*C))h+(y zO5fl;CJ8ox>5WVD6qEjDz=X@ZlN%p4?)=9zUb^<-HR?@URwiG*whgl|Uza5#?SL9Z zbPGtxv&+oizeRt&wY%Q0xyzKb)s{Zk@g85cx6U+@TyYFp0vmCM;`nLhW@TyawmzpD z{H?}a$tT|F1A?1pCE%E%0wj=RsDLqe^l1Q{K$vh3SYJMiH1mO!?vNdV@nCV$64;=IkfH;O<%-eo ziW4N;ENS2#nqeZA%oixn*M!}oElO0yLax%S%p)*@6hd{VHY@$xDs;rEYlz|ZqRJ&+%}x-(f8w znyM69f-6_g^TdDktRi}RCCSvTiV|4=-%slgGEchmJnPTXtvRC$ymPbqrM*}uQs(Gd z=rBg$gjCf$P25J0VA(JtnK6Q^iaajM*005Rs#x!H8$D|l5-ic(d;e~pMiANqrl_KR zuO(Z{v@pz~)66XwsjFC`nRl63ob78E{hC&Pr?+WjT-mu;0+;km8^#TLR$0<%;@GyO zZQ`z7>$2zEq%X=II2n3~gn+7Dmf}?Gz4W#=PSi!^Rd^N|j4pN$%iu24gsqO;05r8< z{V!LwRk8*y&uq(OkuzBpZyRQ6Y$vYq3}uL0f54Yb%SFNJ45_I4im8ivad>BjbmGTC zX- zgs`m2R#a7GTWq+vjk2^=wJ!Ugp4C&w%1u*w{$X?j6DAu$Q6)MbmJa+nPfEKHWj72j zZ!}Mzp`$C_})v%68>BY)ix++`sGQiGOmTBnQWm#URY>$H zSN(qXXF}N=T`62ASNamP>P$tvqi1{}opKGP8RwO{CA*Kb`Q5O%w5&L72>@ac5CZ@N z03$P1M*skCb+hVUz=@n_MGoViciwxE!39dH2bEH_-HSIBGkITi%Xb^yYXI6GiSNJ2 z_yB;+%wf?0paL9!sQ&if>-Tz3*Wa3m+3yr�P``MsK+ufoQN=eYSJaja6OVN@yFh z?r(~eYxTZKjikN%aZaonFR$0qjE>XGdZgoVigL2fcsxg-b+&kMB5SHJ-rV5&yN@+zfl-Ug~Bj z`s?ux{N32O-1pv%yXnTh>mwIOUPidD>tx-(EAetJhP*D_caa;%8NmxDjRs8Ubyobc z=z)=ebryGaQk?hQYvS&}y!V_;QM$X~yoz73Z~1-E+z0fpc&BdE=u5etb|W#u|{U z0U*wTWFfu(`!_|upPSQ8#jeBJnFMpUuG%|3US>)wQFU{iM9j@+cGz7DWsm)G?`-G; z&Iez80z+Qx%z37L-TedArpMj}%QXc#CTk`h%$hLI+>* zze>RH42<*e87ey{zj9X9;3`gQV4KMJ;3wc!21FB=0vgkZVp+Lhqlui)CsC-chMx%(&J#nHq9Yw+Eht9=Eue4WWXA z0^}5PLMABeeWG9i=kM${c39c2il^CqlVP5%yYs#`)Rd0W;aa9&S1O7#TW$)1Knf?K z`+7#|0h_Ba?hAX4owMV1*#DliZ}!JobvZh!0hH*l6o#i*4QftdiK>B|=*1QD3VFqs zog2++ENg&RR3Q`8t9wGLYmvS>^I6XBwXEw`g%C;>j2E=Ft8Llar#mw|!DLS9xTI(# zqABQ7%n?7#9>seA&1P&|4*0L@9zHu(*`0wv(O-H#~~!h$MbCH-A>%KbmG|47$uC#_hK&7MldO! zZrr|~@muZk)UhhQacS%)f~-Lx&VpgLszqxKf71V%d+yOv|E;S)Vp?mT#YkNQcHR`Y zPe1*ypg8jl%~jkNM?=H(?%GveM;?9-nNBM-Rx+?${x|1|FJXBIyRr6kn@d5 zqX=K={G3<_jfswvkt3XLVYRQny0)e6@BQ)g<&5nzZ}XFxMpqtvzRS9AID7h{-(mOj zviW~o+qR8q$L_VBf3Em%xrgaK)xkm7uYEH<=-99Ne`hsNph!Qe2HBx4hwoplwVJ+* ztC)sJtE)8)e?2jhJE)QidE5;}S9*5neK(H6jT;lTs>U9y@>|%Q9hh2hDc2erK?0F+ zraA+&3b0TSS5-)*lfg)Ot>6dwtNMOiXKO%5Ocj(+qdvb4jP>o&=Q9I2>3!}T|6o>7 zYfj}@3ib0**>sZH%iDL2`s+-(yhmK$9OZ9jW=U`Pp6mP3tmRlB%|CNLe?zY}E;rMR zezF`k=d1zytvSlZ zC9pd>PW08hp{iktV%d<;TmSX#a-hqgKd!&A^xQqy%AXrgxtETvJ23V2wM;R zoe|cAbR{mY0c+R&y!CZs{%2m-u*l+d3-OU8i`i0Sai1=2)uHuk^$6miVO z-=l$7MMpoiCdtGG!qjMP+=HV3x(UIC(9%UJ8$cxnooc!gam*ba(dUe1y82`!=>Tj% zlfR3`exyZ7$>*t_jE2)^5eFlu(`-e&#tE%yDr$$Er_xao4H_XWXGNe5qK7BiMigd$ zKd(KN)ib`Is!nfB!cM3kgqy1da#nLI;%fHeHb!KWu1Coi0i~CcpAkIw#~AMXK3VRn zo;%#uE23X#)XU{7s|JTu6@yS5O6l;D(XbGu)MmTVhbUmEBqXK|-=LNDwC^piFXcUL zSBJ7t8W>Wo@En`JN1Kq#mL|mxU~uH75ud(vK8W8eLh*S>FIRU`N5{o3(EHAt;m zmH$Z&&HJ@#|4G7htZ8K6LFc}#s2pn!yHzpeivgNcNwaGf892Z=Ue-UEQgSu#!>VNC zWKF-lfC`XMDQgt;TC-&01L4yb@h6SbvZnY@bJ(w1;kOD<3r;5F`K1ABQ}A1dQ1-^8iPoCK{IsaB*9CX#`( zjFV*zmXm9~s#WSuWnskt#)q59?eKiyeQOWZL#4H5vR~qT$(kiq;4kP_mNlOID!OZq zhgHPJ&YDgJH7Hw`zRm>GUR>{QDyg%;x4Hb^%tZ0R*pD@W85ivK zn9tMaX%VWqIUKFQ&@obgsr9?gCl~LUIyg$3Rn{l&U-6R7cXbn^;=vFGw>6)?)Z~W9 z?JuS#GleG;eG^^3j{Y^p44kQ-EprKI+#GQ>A_rSTMuV&Taqt-zc<}3LtL8p?-M_T+ zeI|BMWLX+g+T46F8Xoq#7PP4>;X(Gpeec!f2Ib~o5whF2 zc>D9Xlv21@iOxnd0^}%t@)W}1E=)Pj*!7-GoRWl|==nBJ`PTBd!-HqyP9FZ;@i-sM z?Xmdz+VWf5jcwHUw!n_E=%u$cxyP1T#U4wlmKw!K1BcoUlCGNE&+Di*1aYed$PyK6 z8wh|a|NA(zZ`(AiYBd8|<63?TaSN&YJfIpJP^?=Dqw3#M>P$G>AbKWtQB+7+UaP}YppyyiTsGFbifb0~w#NiAy} z4PcIX)HpVfp}dj^z8aw&KR8nk`=^WeNF8f|9bQs1m?yQkg(828E$ZFHv-mkd>vziX zQ|#1b_KW1T%hQ^Re8~)2tx5A&QkPgag1aosLlWCpUFmpPi#Vg(yB623m*wR-Y7Ns? zzw6yw2kw^n`k{=Z|FWe$jIA*s9(9YIN{cUB!ZYSe4}H}^KQ!_49gYhruLbs#A9)Mi$LJF_7E0&#Jyr2~W1 zE%rcCM_p#4P9}>ascL0;%lDd!6W16gs~J*1pf0)Y7mDTBrMkBG@GcUeC0H3jyh173ZbqI_#WO@$?hZ{JG)rN#eGOT3U* zAHT;3J_UdKu;cW6ct%I`2A<%|wSR0vTCv^a_eJlAR&J8B)a%@&XGJ#|^Y0X^qO6qK zwC0Wm^KD-&i?TdwiJ9$_gGT~d_(x+EWxWh&vL;1a0kw6_IiRa=$`#%%iLqpjw*;9S zDa~SQYFi4_b+P%c>mKMJIUi^(k`7Q?)~qDP)Go0^ka1>msfY3FJUeNeekK4v&T)$c z@YxgwkLu1agibucKO{q&Or?oH=+tn0IrtbeJsyB*cV6WC0xT|-9^ z1(P^d3)YTNs>K#dp{5Iq+E8cBKvGa!%=l%nxTmycji)yB$(kWmh2nfD`>ypiM&!OR zQ|BD3se59Fj(Te@El$Se@y~AnJ!cC`9KkF84M%ue?wg@{o)+t=MbDbzXEP_h!-DA*vxosTUIm1`2RQq1_8Kw;kB5bwG>^6V5tp;}YZQ0vXeOa}I zEnD~$)&|9`Tdmglef?X^W>{0!)t0sYWZ;A0dt2Q2S6jtsx1L%IN4zs_D7>aM zOeeDnCxOITEH+|o79+40i=EbnF%nvFmcZ^VX<7E&%>MGI0M>o6uQrR-YQ>oQ&bTva zS4M%|td z0ZE~f1|4Y`m$f#vn0JS#Dxui&(S}Q%!ifrQ~A+Q`cRyVO# zurRk&>ij|VD{aBh2(^^Mj>uJmYU{YVofoL~6t3@G8ado@6wv4|STZ-{6I+a^7A%OX zlfp(hzcK_Ios08;myv{|d^|&U5w~(-aUY|}@U4nE!-Hqy4KUcOZ5+=1Wv{nonPqIS z)>H|r^UyC@gb`$blBx*<$sieM1J|s7c(3AFIfp{VC8!V`STzc|@zx*$jLx(aThIgA z0olZ=t)RkJ?9cVKzIV=e8kjk(oKIwMfTDb5;|>L>Ml34e5P$+P!mADZQqUOUOTk2c zIvxJC!>BbNE3Y#4mx6z@&4Zwerp~nnr~YTKY6bQ1hFMjBQhd@#Tnchz$V>(~-zdPv z3VogtkZ^fC3E2r09vmCcZS$I6ph@`f^_$sC(aCv+Mv7P_B^hzEl+>WWe3NSVN`uge`^eH4qrn z;z4F-SF^N-QB0MBKtM4drfP}@TMP&pS<^!<;1pQNM8bI18th&{1UdrFai$0Zs}*QB z&X|^h35!gBWH4f&wn!Yd7=fh}#Lp;eF=Cl;r2u5amV(>=_J#-6{=;OV+25OIz#X>X z|7O7lidELd_RcNyx|OjEXc=66sQf&X&R5JxDdZb-#wbpQvHL_o)R`?Qd5U}c=%)`0D>P|mPb`k@uTfjKyqQ_K{c zNww%;ECrAbcU9VB<)&Hwq7ETcYrqNp*1vsT#l6nOfYyOZRRbM@Ed`Ie9|l!y^e#t~ zwAZ1>p zhDCKOM-i?Uo^_aughT@#UcUFV3q5qx!svfIG>%EZt-(%oK!}|x-3UWQdfu9-I8*Mg zqi(L5+}myJCmgW}?(KFiX5L9VWzWa|+^)*}uZ2sf4bts+?5B9FYBfC-Wp_hn?1f7& z`$WTxLi^DBRd;$)0hbl7Ub*zS2NFkMN-ybBi=G7uVVtlN;Kw8)b7A>*c{yA2A4?*c zwFVq2?ust{R8cbMf1TSD_3a=g?WTkAI$RI)ps<07#pvG=&LMD28m90NY=-YsdK^B( z2Fkd$^$iXoYCtcy=OKL(loF5H;+!@el&aVo`a%Me36?52o3*m*N>xh%K=R)4*Lfge zBZ}i<5Q!Ha>`sVKOypc?WcT%3R(Sdd4N`Mf;JAJ%@#$G}cP_SM9d}Cx5WzX!K_AY` z$Gv9^hF}c@9rs`7(Gcsw-ADeB<4m#!9qt3dktL?k^4(d3h;kr~cf$reltE#y=?u^t zMT}282_EbYQiXHSSpyDx!Qq^er1q~JCj%NJJLmVs*dzO)7phE91-k5Ei*rs?RRgWp zYz8=T2yrhNUXU!490@vZ$Vb6J0~{WAD0+P%6eiDdlpGv}7Na%j0+litQC=AkaW1sU zgCgK1F@=#tM>>t22lqLQ430(aGK!Q)7sH#akQ~4Wchy2|7enMANO&&=oGA!~H%jr+ zh+sx>(BQG_@WOH7IWSm?LXK#uK{~pua2+Zc5FLgx>p5x$OoI(Nab^qyT@}9kz0k2% zbf49L=YFN0)MDh3g2aEAPZk!ii5Q#<0wjZo333C<=Hp{EN!dvv3?S9u8fXp!Ezda0 zaPTzONur20Vc^Nx&~$I~jtu0!#4tF6;7F!$=z(;eF~sypNunSi4ujjxa<<`M46jL` zARZ3GYtB)~NI1xO6C^qArW52dVkw0oJ`9@OS;r}>DkM;sLz2;1PJI?kAFFs1;7spi ztqFE($x?_^I}DdRSNabHh=5%9K>IMDDd9p4I7I_Jc;w~S*<&J0AWI+-Xw`u$XNSVx z!3A8yiPG9+p(|&H873|ig^UM!>=GPF7BHd+V=>u7P6!p9Wsi_7VH9k`;_l!Qui>B! z9$7;v&JI*;G2{{s=q2G0@^LpBf>x>E#6YWp zvRg`;aHhW$j-W0Qm=}mN8&f;*GZClj;Th<0R7_Y$Q}&Zc21qp!3|cAZrhF+FhJ0v~ z1;l|bxa2^D&G6+L<8c_8xN&4kfx`Epbs=eDF(8sbG2N1Zn(&NAWN=8i9fwDF;c-u# z1356oh{jC+j^m9O+8Tv4>QVy~bXg!7P{{#zfszcw&+>w9BbHkQsIwppTPit6l0mlC zrGhNW8km#Yk4&1ucgb{)B?IS(XX|amkhhb2=|{V9iM;CW$=^1o()maGL3GD&=cRx{ zVbuycEo-2;hM%dv-c;z{o=@DqfA4Ew^{+nj??kRH4*&O~4wIz8yW! z+LvP1foNHSK%51{Z&06&aN^JG_<0U^XgOh@`T_0pG;faB<;E=DD5cHK}(pyOl7gF{LNp%b+xBd7{WmA6pk zf#I!7vZF&J28Xaq965+XO9mVwGDzfIzzMNrLLfDhmA8|pr9f}df}QDCoj|Jw&ekEg1+z$)H9+O9n@zO9sW}YE5FhDM;&LtAN%xxCMD2hz?^JFTB?wOF@UU7)INA zc5QUg>5Ab4O6xS&f;$_nSHucTZd^>B-PSc;c{*D(XzLw4XGINAE>;wzfxZg3gIg&O zH(*OaG18ZURI&7tFJ^!YcGXbE#8L%j5>y4J!e|-;O95$!E(IjvN2(74Qd*$9IGDU^ zV1ihx|NkDsw@n3FOPFub$gQYX280r;6cmEK6c`A%QgDdCF9i}wT?$F^Trn;MMA=vh z(3QYa1)~x!6p)IzQcxD|rAlEi%jpo399-Tta6v3pUS)23`?$Rd`ZoUFMqL_kOsvBo z=+h|63N~=16W#_EVIZZ;!3OVQNtR%Y?NZ>FiKPmV8Caztcfv~n;)pHV8SS5zHkG)=CkEttbc21@<+$9kSMMi zmY+~utYq%{c<$$~_orle149j3*#S&^2=s%)v{m=O3O|pXH=fJ!21x$2iLfmN?yvoI z_kZcKE(HuYsg>`V*U44VcNE^YtFJ5TxA=eG)na-tw!&t5?vHooyVr}}-Mf*+d@s+Q z-^0~Xk3cmL<)}anxFPS*wQF_!*Q1u@2A!w8xF^H3MIYxGwnVt-**(3dlcQudm*}f4_SD-d$jSsvSX_|L;#zzC-hpIn}Yf)B?H87i7o>-5EQ@<;N113X^xLI5xH9+62zsDfU z8Ke}WBB@rvPA1h>Ui(vRRT!~^8Zyk@UPS-^5D)_Z0{}BaWiS8$Ph@7) ze1HL>9tj^g&waFc$l0;wSGqPNn%dz+cNC=WS*6P@Zf#9W{vAyJ01U_w)yx2#zyV(< z{o3|R^q20lsV9frE-#i`@Mm*ctZA2T>Loe@H^#Cq7DRLh0lJ9|ZJ0?)W$W#>kY%Cv z@*^?CWaVX=8D(VU<&DRwXnEN+`D$pH>NM`uTG?vHZKDq5)#nC2=Ay$5001)pG$R0D z4pwXXuDkojwz~$`l)Ci-Z8u%v+H@#eRnrq$bPOe3ev{k9 z!lVDF3~ssOG-eK!VZG{TswwE{=je0jx|8;LPq|S|>r@7ouXf!`B~_X>!KSArmb_N z!N4DhY}=-7m#SZYsH~l@)?zd6T~*Vh;(Oty=~kp33$-#Ibu4E)miF#?;D#ODP9-YX zS2Oh*ym^54Q->(*U$p)t`4o|RYzGzf6?aWs61>&BtM1owJJhGYgDj+TBZJr97P>wt z)jL?!Sq{TRo|In|n=`aje0cpEsui2+*yysWp{kCGz^i}e&%ono-JF=0ah57!k0rEg z8b4v6K#Rv+{S?JFkv=+6Y02rGCOTI%TWdddhhm>MaM4^lWl7U9br&71(#3e!LskE0 z^p7Zhvt3zL+Etx?zKr3~%b5J-vm6>8&pgqtbk(ua^`(%kA}F;Q1o)W-!)aDJcYxzk z3wE+S#7)~%zT;n+V$G)CNU7yQ3ay?NsvS2_+K?YvDgahUd0bkn?$FTt^}Mx9{aq6C zRFH|vXk&GJDnU6$BhCA*zDwg(M;6{ugomb{)KXC)=00BKZfR)Cr@`mp8ELMi_U!7J zX*An6VVKskbx(CurdtaDd9X_-6J~ZVh|lxH=nLMoI|b>N_HJ5NmUgb2X^wZ8xKHSQ z!^gXxD)g@D?!&kU>+bN5gKyFp-Lf@BC*&M+Rz0X3>!c`reLgn)yY1zx%y6K*pq}aR zU(V*5?59vBgcn@t+zDDau5indj=6OcA)Dd_+*9i|d@$;NhJD(K?{{WpTP2mmtVB@v zVJp?wM0wzs>nGuvW#W_kBEROF6Hw^(*cI5y_@0~Jd1hq?iH=c%?QNClArp-bOHlWb zTZ_!rF>^8Y)exLoA1KmT$Qsa!Zs4 z^=ek~qEnCCS0|gVDiG(#bv21gVjA1+R4xtrs%MWZ$HN}fYsbpfD@q9Bt(i!n z^=IvjU^4HDNKix;>ejRouJMH7B@ZY86?m;}<>$|Qx=D*>y?MW`=f)E?$XDM?)5MgR zXMIdmOVmO{S)l3IDZVQCZ-%yfDp39f-d|nYJ#25EsD#>>HA)*p|MH~7Jyf`!g{sPU zKxHDnP@TJLDm2ju?)kJiMN6Ven01Y?uP5~hY?f5w-?VCQ=4C;{q1*w3Gf_EF`I;TV zZ+EMOt=GPWg;W}JhV;o5t?eZQCVU~%vKr?mcMfo;x29fJg#MaJ$)aujoT+)FnveB6eT~YYKaZTD&!W*z=+1pJdrcuZUT#FcqRH=}VPHpH zguQfy!QQk&uwEI%tcOd6p+}bRCrtYG(&fmC-E|JWU#|ig>(%}B<0Z+SNxA;k>#;dA zGoIJZfcsdgt+23l`t^@W#|5dWm$S)ERvmC@#+0u-; z>Ho*SsaHC?VjuuZrGt7BS5RmB-Lnn_Vtj$>4xCS)-RHRIeb(-=tFtx2)EetCXuS+f z*A%PwO8Tm*mwxG_?K)|OZOWrQYDd+Kw3#J+nI?3{_5V1`=?c0u2RVvmhMGR?De>C$ z@;EirHcKz<`^-QsM{^s^A2jcMuSwLm7TGn+=1jPw{l2YTC+j&hAIhRBeL(_{JI^~kxS-_S^b{GyO(-Flx?Zik>@%MVVXDqfIRP7R@tn&1O3-5jRV<>S(8@bb5CD zE&EXiJt`|5O%weA3z#Vf`lHxWrl6>+1H!a3fSmH@^iyDje!KM2;6AGMO>>{!%(Y8% zlE)UcQ%lOac;eFU+Z6WWxTkI}{_UOT{=K_ncmFSNGK(YhUWOyZTAQb)dCL}OV|YzX z-c?J>)=kaefV{QYS$`wuhxanP=IZpvZji9WobC%;!%J@GP2!OqEdv$s<2`QWnAX0s zKmXmS+&aSF?f8x+ee4p{pPJK84tM*!v?CvRS_chYUXgeXT3R1kVj=?l?|)k94N1-YP1&GF`O|v9LXyrMNYZZJ zP3zr8ob2z8DFi915-kHOwsq;ZmD9ljXg{}7+*TRxo?GGWw0E?0GtK)-SKZgZrX+}G z(%hAA5BRI!UXaLBBYtr^m#+A-I#x-`G!77E5gn!LKoYhx4%rc?T`q z_0rVL;D3K0=d*9?G{@W7tQv8;*Vk=#%TPjuh)GVt1#*qjo1f1)yx{sR=wuLDfl8!_ z*UVOa zL~(qe_n!N{4uyKlY^n)D^Y$s1tDDQ?@k|EAo+%XcOWtd?AH(Zzs2)dWv-TLAXp@@w zujIq-6I%{9?vGo=Xbi5GmO#Td;SS-u`m)l6rH1&RiHeL|-PNX*)~NGmjFahR>FFD3 zm+`w$>t^9W6IGqbu_O7_e+$1)1k{eg|9tLT@t)3YQ#N(bt>)&%OjNqBs^d2aRVmqS z;_wPus8Gd~9=D-N7?H}keQHNVsvRz4W8MJ?Jqpqj5|cYN#!J_=Yr3Wi@kkX2ZxeGF zv~+5$aH{NQ&lbC_Xp`TWL{-t;eUP=*|8Zj*rm3rXU(W9_%&VVmys4{Pebc%}=BlTb zdx$x^Gs&i7r|qxYN;vK;f`Z6*kfL8D#8fY?E0U$seHD{HHFvC;S*ux74zleTop(9LINB&ZuC2<}apXJ-GxUhl{n zcyU(;=y~ha-StksU#}L6{y6p?o$uoYIy2bb%5ZcroNCGuqwsZXK6R6A+B1+|@|k`g z7AMl+4r&d?ykK=Kx{^-|$3ylEy*MU417L*KB8o{uuDn z`-q^``pPCk=tRR}Ed1Sp5kIC6u=w3K_;8I`CN0_2Pr;3U=M7aq5AVp@_d3zkw>W)n zw#Z&>O}=kh;h2cOdn$M8#5rb5PJ8u>Uj@Whm&SK;IP$OQjww@m_RF|k`=TZ0+i7{j zy$U50xN5`URgQgAlGh%_PtiYU;R|q+J;0!?`GzL0WMd2Y3^^s7lrLQ2BAg-KyDvXB zv{YXjLI0{`Jw#$avwnl z3~v~+CMHZ(7cv#nA-5rK%a(Y2D{Ygl(?-wGY5pW_iS0t_H;$#?U zdh3E`VldVuL)#i{IXvv67IV8Rk=HWrN?nvMncmZmT55gKu4l)kiXr_EbpxVLeJNdH zo)wSgkZBR0l`&7+ER(QV-p{Xo;!xy&QYC0u|z(!tPJp`yG!S?;%1m3 zrL2j!Vs`lKc8kQBkG)r1ww;y4-fVXj;iHWlzNev-kU!C!wlNWSTFR;+XeIe016vm^ z0b``FAjIq~bU?EpnhCsSqc7VRQW9tprztIJ>RRynhq6R|3HcSPqbVyPWg<~*-@KcY zR5X_I%CK6A{tl8?JMO#-2Z5iKY)5UNX5@XPk ziR#Q=q8H$~N9UBQ$hJyUm(ZE=5!Bf@2S~Os*BG;{%)EDdttAYc-+bAOM>Elr(pAyY z^i%TB<*QOM;ffUcx0`t{iv>jXZ1F#EPx!rwv>HY7x8b zY+l$Nt&*go0=TP!3Yc#iiIv^W`Hk{RqOgs$l5%ReUWpOOl5OPgTuLg^k0mH=f1Kqh z(*B)WE;dgBWsyAbJeozW!>2`)d~H8w*FWZ1M?`c0Dp4YY=fqWveb0vDb%B<4IO z;=GT}CVtZ5vXQ_i&5G%2-9&@+1b?c%lHXsfC*k=bCPol4o?9@1HkWkyn|#@c zo+%%}(DA~`tdFuAZ9oAI%*!&iUa3t?Ci_r4X1@$l4CReaMuG^f;V zan1T`doE*z##C;q#@dM-i6l^xjjvtd$|nin_r~|#@7sXxpL1rzAYI`3ORpZt))wM( z*H>wrPwa%l5$MXxZF}!|nan%TjqTZU+WABdol@$YZl|6Ro}hKmdrWD-S;2BwAu{s* zthql%6d=T413`~)%QQ&BvPEx4fz4~%#=lZeNr^UmH+RpTFiGTole0_q`$0$=N{D2l zyiPmJ?QP57# zbLUxf73%L_N3dqXq(bxk?c3PZ~Mx3WQ0K@&WOUKgGE4%ov?At#_>&Vo+GCsL3wRqY+390 zelvE$MT^gzb7;e!mFL%Ale5I$mnQ7L+#-+aPGHGmq?vT$bA*G;4~4*`;W*HEB{S^p zz-4yr5J}dkJYehatSEwtJ$DI4C?e|5X4@_he9NLM&>c2`Yy$?MgYl7cBj*sWpHUI{ z1@$}en)>;{T?TE{@!7ezd5!EG-hnO;N(kOj9f^?tHlJEv*aYP3J=>C)&?l_^+-{>= zHVNk;275anGcGv5aRK`RTN~mtn;$Y{f4899PtoqqH?TcZK|>NQK5>63L{sZ|oT10b zK`E1i&pmcLBsF&xI+;1H3gZ7u{n4?+3nz*1$nkjDy_rVh%tpFGIJ-9^3SHUR8^Hzz zmY4dSHcF-0YNQd5QmZ*r0XDinHHIoo!fZaaYwSUm#MN%be6d6yiYLVvfDP6+jgbhd zP&+80N-Brj$P)m@fFEw72bZ=~+3KG`=+Js-=Da;`)II3YXQ#C1lrt4$?gVRc%fh7{ z_N}*=?=zP%zW$zXJG&n`;TwN-(WAA>oGG9+9ob^_=;UQu>!(sC?o_EIQx3bE|!jNo+LXDdB4Um=SoAD4b~ zyd}*Iao;$;32Yp=bJ2~7G*@CZG-H0C3BD8${Eg*4tQ&gc5EP>fLZ7*Y+wx7XjIzPw ze3RdxhumL(dcK2-MMa>Vpq;Lx-%#tL!$hI&JJLG+#?4o>N$1XG245ISRbi8h@S+=+ ze3byp$;QbZ&5RhsrOjW?S7EwoBJSC5+4EGk@ zMi;KYSN)%G!SCC;fp$V$1*r)2~kbmG*u0U<>Fom%BRwhPsCQ@8A?$C^h z3DXb$R}>e~1|)<`i6aiOg4=XOJnntza5U%hHsr^hJdU1fMDPXh5q(5|D`u0}iOj}j2k{1!a zc{O$a90750{IANW;U<0(dGg~={u({ealt{TZ0@%+$Rg(7lWotkNDo(-wh7Zc!AN;Z zA@$C6CLT@iGwTg(-S_>8KG7A@0#l1&*@lKI% zZ1T+pc=xRE%dwr`j;UF`{ot4UXncw4%()^TTl>(7m8g^EM6H&TqDq@rx}h04TS%aQ zG@l|>=y3T6^`UavZA-Hzx>{LNUai&?&O!0Y4mkV&HGM~bQ8ZqxZAsPyCPDF+Z?Kr& z(kz!UiBbE!KUp4RFgJyh2hVsQQJt1G$K1ooC$SW?E;BxA-L}k?N{?KWk?Cvf&SH=^ zr#FnC+3G<)HfBur51UKUh=J1mls=@tYA*FqfOk72#;!@>ip=2{MW4do zygk`KA2!^A_bdEL*dnCY-GE(H=z1I?6;3CxyGi5tENLN*WxX^X zV%}mz`@8O{AVtu>jq?DMl0Y8nh8a9V+7^&)D*9U!I5aXtw!=mHR&#eRp{nT%BE_@D z8i)gw!<6dI@Jy0~>#|p_kW8U#SFrALsg&}P?>1Ps7^3r zR4A`83uUI0vo3ODqh2u=6 zbn*4>^;e?Oa2-frV%6}?L}z2Ds}NftSw+|a%__@k$|>J)FQ4RS9k)@TO)FXaREd)@ zDCT!FxLkx0|Zw%FjAm|DjR7uDk)bV6 zDx+JVWd^oDRsU~Tm(P9h#JGv-tH3lQ1uAK@oqkgE;>{(1T9?;(Vv6JmCOqI!&edbSO@H0=Q{2M%++|+jmB(4ypG%uGycLPlVtZx_TQbH0QQ;gODI#Uw z>6rK~`P2R-0=sxW=P%+T!#6}Lm;6WM#`z^=4A;Qn9S}0$Y1=FlhPpF?4FIAzT0fp2 zUOql_d?mCp^?pWvOH_Chf`(8XqApM&q%ELI3R^%0<+ceAoF@2o!-`1mLKB&&5VaD8 zTcC_&8AuUeF%642AEo_q+C$gD%{*=J=exoa|5j*E_=V!@(;FNx6 z8~hSY-d~(69Yo7IPkK!L+MW01oBn?vYj_@&Lt{pg70KtXNPL|)4?2`HcOQ}EG#5Iy zzfW>5JJw2)yRs0Cfvs%>yugMhTW2X~?r_WOZl~Pvlu-4r!-OV5`&%w|-v~ZqS{ZUJ z-@3uMwSN1Zga|GrZG@qvO{5O;8&ZLAnlWA?l_P(r9Ifo5g;=uxHy@}&tH}GU7o1+} zS{b;j1j@8ii6IC!37pZu(Trrq5H^FPw`Q&kq(w=9FTF6KJx8&8%r^5&FdbqQeC4SD zn;ZRtHfla8+(iO1kpT$AWQQ??=+boAJ4XeLZ3pV2$&DHzh_plmj>P{2!qjtE@w|Dl zFL=4u)V(fCB@AV3P8)(aHw__z@N$N1;cRDbsQ%vUB+3yWG$to-mH$JBDXFc?ocrq+ zpHUg^j>x1SNhHRLI4DTjjXk)tP?kd4)#sZXMA;&gYGMBiD_Hnfzu>iu0Qb7B33Ohz zr)@`of=uI(fK8koDH9WR**}2jX_K-W2v1uEmT3slHq7^rdQH^&A-^YM?LgpRomD3DQ=wK#J(P?@JKOPCC=mlW^; zb3!3-olFoW3EBpd>4cF`X1X_ua2ZBqN2p7feBSf7UY&n#mK~>Pbo1IX1s!h~IeFkV zFMfPu>GA4QxPEa%XFlV5G>p{i%+a=yScQJL9-9BN^0K1-ht>w{)Y~dtxa_cpLd)k~ z$PlK}*KN}bI4>E=9Z7{LY+qx`mUXDU8TPAaN_^VD*&COAf>F?40C|g5>4!$5N_?rT zNPR8CdkqnRb`ob>d5*CW7dSf|8HagYg~o1OVHAv($hX-3`d{#g^ut!sANkI|&&Rln zjWXHh8!&=v#PyiK;}K zgWLrwgVY782(=4T5@K$x7+1g4)UHnx_AiaWyiG_m6BVg8AwdgNa%$B`lK16qX`0~y z#~C*WbzXS^6p{%d08r$cDUq{jfxN~Xk0WLSTY;o7WDt>_Au!RKQf)R#43cfKA3RCvVp}FE1Z9+nET?-|{D?XK0*rQ*waJg_!+i8TTqd_?a3% zRBu0(5{i~OhhwfJ!o)7`q=FixatbYQ(E%bfI)bFvH*JjAfYAC+eE-}P?$@ZYBxo%A zlz8NQ4P`S?nK%K1?iIy(!5Ez4f)IYTqj(X9!i2pg!8>} zBWQ{V4Cp|1%yteEva}=1ODW6zpWhFTN66eqU^M!?as04BK zpew&>J--vY5Qj3N63P&Sb0(166KHw7nz2auO>jKIW>)BLjw4bWG<<0v&NzzPe*}UV zJVY{aw%LRYIORvg0vrik76=X5%WT^Ul)UCA=@X(VW@HU-$gd~O<{se4VMJ28=M_dk zF|1OXjDutcZAaYNGpn<_`3?Gpb59_T*Okh6Is&9r`qiQ%0|mEjK%OQn-kH$lMzb~x z$WZ)FJ?^u7f5{BVhz8kTXIU8Pr+hCcPAlB0+uL@o;|GxI z4wFB@ntl9;eWV;Xhngsy4ay#1-aqj&Gq~`)6O6D8WHjMc8`#mVlwYT>lLP3M;azxU zDTQK=mpDC}lYGsINSSFK?%f`EUf$2RXUbR7r184WJrH!T)Zqq@#zvhHjK@Gne(Ry@ ziD1KE5{dlFG*k;8&fyS>iOQ*7ooD)xYWN67Saqkq=y)aL5o98&3{{tAg|MNGRqz`I zLK9Gl2QMP!kCF)d!=-;RDf?fIa6_X9)hN0WQbq|X(==`@{tdiahSdlQbR1>ChR49> z0Pbl?HlbZ+zY&U`l+d%Uk^9g(XHl8@_1Pq!^69%;WRd63QYfv{vymj6B6KMq40w)5 zku<`_Rm*I%zyC%m8+miZU>7HSIe&zbU^D@=(1iz(4my?u<2m(XvW`oLV24@{<`?M; z`9qYzZrxqR-kO4itrYVc@eLm^lg@>dr*(lqlpUZLC3#~TMmRiVi#Io_!9vyq`H}jFs6q~$ z3IC{sQ5UF&(-u$>Ghkwh2C8T-&&;5k8da_y(-kocJ&+z;)}=o&O)93IFh+i3J%fs6 zS-j8vqCUYGk^MAo<_i_*hggZL16{$@lr17>TA)z%2_6F3ReHP<2bXrJI`*FaJIYqINMbsOT&##(&?1F;fkUBn z?fv!ep4!VL1_GeR;s$DMjckRBUpauKv>;I>9ysJpP=Vkts*u+OD}ae)lwC>8;w|&@ z{=ae}!DII+5Px6Sx_+3Z&X-WkBV~(K5;OQ~#HY*j8G1wR+*uRc(8w)6Rl{BNh)goeSE2`9cvrJPY0w@i=i$3ke#Cfi%b&0^@p zJwy2!ZnywK>?-1>_jJu9xjG0i*)eAn5-P8A`--+XD_Z!$)N^(KA!fg8B6a|7y95tBGQ}l=JKpNq#I6Y`X=vdn{J( z9kwAJ-kD4Hx zs7iP-@wiz7s|Ue4yOU~d@|P*n4J8x*6aY~8G!v`2ad8vX&WGvmZWTf+nW6FODur!< zG3Rd^K4g!q@Ytax>b8OomW5W5P`gE-L~tNvTPY$$^#i$I{4Lkq)iJ@u%x-Pl2>nM1{nz1*$O63@Shlmd8mQ zGS1tX0*jldApeQcTTox#;VEaQ@8@j@b>F7Sud*}A*8aUIBqapzlFOJ96V*1@5D)_Z z0{}BaL@)pVZ)G2pX#fV8840aT-T&X+CX(zrjB2=Pt!3~dH;8+Cpk;Y_~ZXz5`%Ad&z8Gy_I61OVSVc{TV~y5HI_shSrQO+8EjE9W27!= z0})^V5k3TrHiR3}8{q&1g}4X#`2X9@8JYJUoMiWIR=p?l?`3P6YO*Gl7wfGdnCo%w zN-o;5n@gR>x>ug}Bj=!d?|Xad8pn9vjgz+97~95&Bi`S0wM;zk<76Ng{(I~n-&MnT zspGfym>8TJO)SFC@$UEY+_XRmakPSD7e_MnB!T>Bq+Y{OMr`!g0LBh75!>t*=nVUcN=KI~h);_;@ zW0l~?Vm1Yk7-mxqT$9q;@U!oP&Oc_6+mriR?>D=vy16!|u~2=pc*Kp&o7`!VNmdC+ zRI@3pmrsk&p5T~-!dfSg6tPOcGbDzx8IUN*W4WiR{2qX5@BgCr)is!oi*PpZ{RJ1FLEr*Puw}8Ef>J+C z!7Pf{6vJ}xd+%9`lTbKBp8|yyYyNq(`o_zki%U23( zTF|E~t*jDYS;M9Z8p~{}+wLdTs8YLba#C3uGN^vWJLkMRnU3tR(h$`3gv}zW1no18 zyKk=&bGBt;^8x;}I*YsSyuBwdcQTi=%L1V@Xntf+cS~R3A8kSitGS3PmR8|qaC2Oq zr7mL_CWgm@fCrlL2?aXY1m)3vd~isRPJ|EA>Lm~T6aS2iKH2rHUxk0D3a8ku`aQcVqr>1TKW_wX)uXZ!;HlWn5)3OcR&>A0YR2LS)As zp{L@1xGh!Hvf;1a}^;BE-sf7p|B_aA}v>jn9pQy^`le zMv!R4|6TU2`Z0)UhxUHTbEO4;1jau~g|UN1m2ylh%Y4&HxS zNe;+DXd(40&t@)VLv6=uAkr@{sRY)p&9`9s>Nh&Zh?$*;Fa4)VDGT`=b1Oj9nE>s- zWRX=Ev7A^P`*AxMRuGOwox#z=Din_Y{Hp`NNQ8XtaDcq3hq?$=hzbWQTQ2+4TDz!j zMx(H-w|+@w*jZIxR}YuU>3z}3Sl{~P6SCAPrBz#wwdnifkP$@H(Ra@TEnoDH=io6l zgqXRI#^o|ZStafBFK4wVG+9F%W_ebua(kZJh_UspD~37pP8m6}d8j7kGN)PRk93|; za*ps6Rdf!=?eJS_%iJMqZ2AEc;T!xE9mYl_EV~$sN}*kYtmO)qQOYXZO4$^TqjA|s z(O4B4B$ztO=Ul#-&CBVIerBUTj+2eYmGc5uh;k00H&lMO2y~$bsA6#A4=aZ;qn;5T6E45brXNPi>U zj<{;}V6dp&5Ef)SeWFc!H6_UepB3$1xcrM|F&+J+kz2nq(|%KCt}SG%`l6W@eu=X6 z`zzHXd8o4EGI_Ge`+_B|8$|@EdqZ!>@h09AfTf21ee!(jOWw~cQBI(uz4qf$IcT-$q?f5Md zSF$^;b7Q5MLA zmqoD^rGAsA$lAcsx^LJFTLDhTI_fUeQHR$%QdIr*L})+AMf`o-uXO0SUlW>GaywMT z5#SV|mL_*oT8cKo8zk^**X=NzTV>4sMaDd|C}gG-Gal;dJEVI_0DYf~)Va>pt9JdU zijyCH+I85u2+GXeFCHzP3;495nF}TIxtY?mkTvr*CRR8YnNw@sq;Ql?cwH4~k&;t7 zjcWFBK!JW)xh|B;>%vRfS?}iJ>8ou=2q+29RhO2qgoou)Xyog2)x01DVz|!U<$6K{ zz&2&{M|vO%=5rC6`MICvZ#Z4370q3g7KW^k%;iw-zv?o)6vTCyQ7T$;x|Pz(pZ`&% z1`_l4TQWnZ$Bu*}NZ8b8NRV_wNL+JhsnZ{qAf9ps-I`e);f!u{@NytjfY-QaRBJ(!*LqPZL6s^v%)H;3slp4)-;Uk1zO#TiE<7rzA@HNqUt!D&&4*B_G!Lr)UHK-C-UL@f zmk1MkV9BTWyHO4hwLO0AN~vnoRu|&Z?NL`GXj9OQVO9hT<7is13HCgqG`ZJ-z14s*uoKklO{aJ*3eGbXe)gvMX6?)Pn~ z1l9gSz!bvTQd!wDbNLjzc|8cOg~U0%O;>}zpzmo-Syay&fk() zr{@pH#*?QC|I@dN$IOfd)jhIepb$Q4#&baf_? z&fk(KpC0VlCyupINNff~hTIX`h}2I$rJXJu`IDL1xWnA4YsP)yr8z8up)||ky2U=K zIj(+G{+*Z&)Cezbb#*~!r|egkxbtP#*!x5?FfQzI*Tl8%!kxQy&*I(lZ8N=7lcvBh zu3&C+Pivxm^E%<5>#4D3eAF1ZqS>gAv&{ctF*ynsg@Xe~;0K<-2T0&TWJ#ww)c@`x z;Nf5|8P4#Js53sm)JP5e>H1#^BUwglxw+ofxbU?3C7I~{k$^y%3)E^C1Ont2Hj2Pl z-^GJ&oCLOAdc#%Bc{*>re-6gG5ckdo(yLrl6L}eFviajEtxuT5rQ_%yp_yJKud?3t z-JPCBM7MQnxaF&MvFAIu1F-HxKZ9}Hw%GQVI3GB+XvEr2euuOcR}!ueo=v+}{c>3^ zto}M|UN)Tyr6Rw#^51ztn$62Kk(WWuDt|ns9cl%^wUN*ugapteo?0;V7|s$_74($7Xm}5y>*Rrx6$(m$Bmr zlZxy0!EvEnNo~XNall(wTw|q!KVEw=@(e?nD<5RHxHkEJvanW5h`gB?c8y_caUA|I zBe=+@nJU9(;%~2iS7XfY;;%jCx-b`9W~Z*8J;7mY74yr%PBYx;qp!)rrW$547h1_a z&tEHDFkI(C{{Ny!Ew}N!d;4yP*n#x!yEav7#n(neGaVJI?7cQ|#}epG_jGO1p~w|0 ztmXo5Shz#iJ(!_{6ryw*=Xkln-`XF85yc%0l zoccy0w8<#j5X2K|Gkz}P=nkRv`Q0L|vx|G2L|?bF&wSy;lNa9ymFsOeCaT=`J%?Bw zL{84@(!Im~Qm$E#Ez9OU-9rA^xbOP;1AFAjXYA@kIg-%5g`tT;15#tVnVp|!pRH6% z!o4;pXTOsu)-o6V#MAU&hkPP}y%L7(YrB|~HknH@XK{^4G8Ax$i$jw8f=1aP$y3NF zE|1OODS(vMd6N<%w)i@zon=Dr9rF5uat+vZ8Dh}Ac)zppKm3rMD0zILQa5vmj@ry? z;?|1d0^FU0r``D=j8`ziGE10=iGSB7yw@er8+!aGNb5^GI z)_9fqTV0l9oLKmDk+zE!>w&9^9CO2EuG^9o1C3yUVKNs($uLMe;E8LBlA(}p3yz@X z1tjZ?F(PED8zp@W5>v4(!v zIISy!Nbs1=L_9`a5xr3GZstsFULxgqyJv#qI=_?fVvPJQboW*ssR$zVn9#lelIyr@ zNdkHbD6Qk|BM9hAAd-#iTc8J%a9&|DfMMc`%qG*7QXCF2y3{uc>4Mr2+2`v+O*m42 z5=k;g*lwP&ff#S!LJ#bO*v7OIM1L$GkmEXvYeLq$;+y}@r{nKYlLFh=<2ay`)7bf^ z*4ydj3JQCo92ef(iQ^K~WPO$wxiQY)OvlA#*-5 ze<8{3gmIycR{DI~ueiQn2Lb4Qr#8@Axjl%^JR1&&10e{A3$s2A2}6P~gv5pUAclou z!6?FnLV1@2!3xU~aHZs17)BTnkP_nZyReZ*6~HsxN%w6ZpB(B&6kA=4{f_Cx`^xPM zii$lx3KeiHbC7>BAZp_PDA%y}&G5{&2P=!bfARt+B2pmB;g>r{|Qqe#dp$NqD26%@^WD?5G zXBRy9N*GU%sN(-=>?UxW=fb7A!KSzu5yLX8h>(fPh=qyQ5nE3vSPffa7mOnkCo31A zthq>rh-(|x%@Um0bXtc&5a2jsl{n61BKAMa0|AX)zhTXnV97E_gWWLV8p32Rq`1`t z=q@taI&R?)?(9xny?W&^C5F353qtE{hey0OgdR+(N4b=r=kZgFkIFfs&?zG1x0 z7zpsd>o0Bbm)8mh07)M5oym2z4Ru|YvA^BAHDLA0Be3mPv_TrqTyCd1!MFsdnHuER z;^T(dcIz#;<;Z!=MXK9EcqXp;eXaL$`f(Xt+lS0KT@m|Pm;ZZzb-u94u$c?iWa#qR z%97)9XbY4{j_RRTD07?Tu&=jKMm8^D=WpeVUS6ZlZT`c(-bfkSyil8ci!yo(u$izN zsZ6k^ux6uZm5RVdH^G+-|GHpA5k8bg<)f^EHadGJI<3-Le2OKT-}yzKx!L%!c4;xB z${Rw?6y`uxf;okzp!vl1_^veOe^P~vkDf@^` z6Ul0jVddJ>bu%jnqB5im19YNGB$4jl*5!QYc>Z%d=8ACJAzsfKjmq(#x^!bRDTw4t zAlH>srbI_b5oJ`a$D48m9adZ(PQ+!L)}1*paa_ncOuIAW_!}zY0*Y%2*3;r{bw-C9 z_w66Qc;3GHCvz3}*-3h6m(EUdKXSF!~hu??j zW6T~GV;jx?%8>_tTwl%7vPxdVeS}~0up9%s7jea2SX<3D_K4q}HoNXbUzWK+a&cb} z^FpdKo7ByL4?5!&R0AP!g%)h;yL6uy)~Eaq+xCn*lTjaB<2lRUc|bs(zK{^NGYrs4 zDxH);4ROlkx}_yNXMB>KPHCqf!3UQ5Yp)o=Vlo#+&g|z16`e^0;5vm79UjcT5}B48 zyz(p!-a9>?rj?YI{<+F>mVyuzks&Ch#>Egb7<_^Pgu@e}KDF6gW2~6E;{UHQX<6o{ z$l`dp2`~6ZxUbUt#RDH7zU@;Akt5U9_vOy(VeR?7&i!n^y}N|?n4UcB{0=L6|FXtA zD?gqK)@kJWlRMct+Y6H?-tT3Z6vT7cw(UW&vD*91k~4;8u59BW>WvG3MqdrS7bmNH zvS_Zvx5dWzd#0Zjyzp!apf>`6%JT`4xHq^qj%?jhr29&duSw`g_7?jT-sjT#_AT7F za^jQl(jT|^*^j%~XJK7ov~z9pGd=?U`L6k>OU6l|l8(}Fr$D?6F|LMf_FM0@-oi*m zzrRhniC6Cy0onF{&1+^hjp013R)h?h3+uB={rMF5OocPlK^1~Iw=e$=a5$7VAuI_b z0pGdex*dM)k>UD3Ft*NvJ>EINt^}o-E8b)9KpmHp=tg*$xRGEnah0HPamHI(T;*;i z*ggFEp0W0Or{HiP415@bA!3>^=R`+(A-o|#D40-yP;8-qP~xFZ8X|<8FmF>z1p;(P zs3cU*V`=z153zRN0n~Zln)H8rZjY`1f5RaC*2%Ec*yDa2SpD6Xj>;Cp{GD?kzPW_l zTlhvGVKHA1j$H8`&`?1pfDor+L#wC1aT$BLhy7Yj zYG;Hritc9y8O*w0UH&D1-r|9ay<7#)%^6HLWF%B!0L~b|Ce#-W+8PsirV%7Z&NuG= z(aiYY|97(&0)SzDcW8*Yj2@e*v4}?Ekt2kObmTv=hs2Q%BxgQ1kRg>Hlv*u@K~Z0UT7C?r#SBrBZyH~+Rr$G6?rLuF%~-*OY|4O~dl z%_E|5Z6Pvofx|H33PWS!5_Qv{YhV&oWB!;cj-Rt*R|Y-IHF&cPpcfE!lGu%-&SDo)~%iX>!jz7{~#<)x#fb{<-zYtx|0hab(8)3-RJ?&D~_w7A! zIp%!5w~PG%2$s1Ta&TP`2HT24;gjC@|38ak^?=Q-G{mMF_tZD{D?ok(@mslD z+^Kk}9IkLiooaNqae4F*T1p)Fl>3UR&T2wU?ecgH+5dWjJuif5aUpE*j3L`o-{|f@ z2L#TPxt;i&If6Tz4c&PtuPa|AeUHO;V?ND1r|a6s*8k&PkJmio_#q?|M`1K|9HY#y z1i&Q&i4+-%;1CjRYNhl0OSL)4-~#i@zt}DE6>}APEFQ??G8MZ+uqLjE7))HPXeO@n zWPkVuuiiy=%XaKQ!IrrkZ>J&dWQbtQ6+PWioF*=#6ii&CXjfb@y>#I7kU@b`97tVK z$QjfM@Q48c&k@wf@UBhqlh*rNyBx#Izgzq4-zjY?R~SbfUnC_@Vc@W$c*igxP^kmq ziaLIy&{xg}(}As}!9ViKDWNaO_KOH5FZN6jX@oW9E%^ljbw5>q3p+RLas zOl!N}GpE@m?4t)GSM>G8?MaO10%{r=z{f!g>4ZDibpxMl8*ezYOtUT_tgjzl_>ho6_dLyHq^x{Z2nQesDV47} zfY_*5x#bMWMjjQZvUW59D-)IM9++9w*42}Mi~#`53|`F|0QUpi_FH@XZtd-D@7J^? zTWgorwj*0eYIWRXtDifPD7cFU7#s&-+zG%02pcy-00j5}ivp-%VuUCHA%lSbg}DC^ zU;MI4#Wj-SnvF%ox1$)iBJ4))upwyTYcP3<(Axv7V?)9mrqDO;w|>`ncMx?;O}jL+Q!NW5sDs;U=q(FPSTM)Vc0MH&c( zv2dPbAwdlVvb9FD%{tfn+%0o_PZv4qLRI~TtuH&SRmUaj1z6MmaR%QFm|DkHcNd#; z?Q~UgyYhQ=9`(BDC}@PMyqTI3N+p_^CKxG+ng~K!CdOw4vILOhF1aV$8)>fo93Y@Z zNXm<4Y@v~%F20tjaT*g*aU`bpk(LT$Q6*J3S>4Q1`Zr_!-ZJq33O(Er!1AJbpn-+- zbPx3fU5gII==LIzg$hJkBAtm@c3ZaYB=sOChl|`r*KsF-92-I77s$%*f9J-}mTu=& zu4?Z#yF1QSsI|^-BaI$8x7=5efX1o4KKk-7iNkx8J4{cMr4uoXiu~651YJZ@>{D9j zTc7wBEsksKF?t^Oi@QGk-Y$d!Tt--_iy~A}>cAylv|h$<6DN)bMyMD&3r$YTBYD38 zrlA&7Qxs*J=ghq*9^a&!^__hP%yrSi0E^rDx^1G_+sVm#a?|_bb z>tp4Dm>U7rdx^g2XGIKFR8BV}DUH(w{i!qpEKHE033PvQfc-wXjDPzhMCx2<5HbmE zFQ(^9FIJP|C@_-@+~63mDi#98T`>sEiSlERL>G-VQChqsrZN?p1mInRFfzb=v^R)68KCBTFfja@nUX?~&IMVuK#7Iv*3`*}Z&tZ%o|zBC++c+K!0 zWx4MyT9HlLmg<5t+Ikw?i0F3fi=zSXJQ9sic8&i)gWxZ}+z8&p6Bu5Pi0Ys>Z!m-Ox4*8Rz@Gm>_i zdV7BAG!2?{ndwIt4%=MStREru&C8MlQGuj#89$QmdtR#d@=wgmoomZfj@0(W>@VF> z2l?*xEcxEAPt_wk15NRZ_s99h%P7@6_W58?gVVwt2AG2<&65NMDK$NT>_C|D0^u6y ztmOlxcy`U@-J7D;TLg zV1TE9wD56oV$;(=pV6h=N)H#gk+&n3Y;*K?nH^JPE{Tbsj~w%a$5cPAA1@co+H3Y@ zFDL#Z#BTTv&)D9W)*Vrz9CnI+YPf%8E*ztcz%3I7jC$xb62}OtIl6fgWGTW_7!IdR z5)i(cFzG@CUn}R>hI9LeTavkMd!{Cep<{kbq@?WJ{CZb%pQziZvgv1n8{t7K8VgW) zBC`-isFpBf^~5Mf%DOBF`kJK45PBDE_`al?#~IeCCW~&jhmyfHg9_&u+m6)irX`I1 zF?b~ZsBB2<{_S5aQLHo8)O}j&)lAk#0Emk~&J;A-p$O}T869G3SmC3MOpyq;p&9tA54TX1JP4#$TR%CqRxwDfa) z6UWqUPQSlx?)E9wFUjuw;KtTAhqeQ*?QTc98i{vMt{ti$IxgmELh|;DjLbhfhl3kBo9HIbaavNDAvUgkH@k!A6L~iuJGR^&H`0peo%iD!X#Ub)q7J zLo5I=l4ptt-acFtKmBAJElbBV-1~I2Z=LHb4OaZiaHL*yaRAO)Y@Qq&-IrLeqLn&k z13_`+8n3hN^@MvW&BjZbi1onK_0F^0+JTMN69`xBGGC|M=qcuZzL^H>ZjC8}Q?T#X zYqBr&n~Ju`e%N~nxDwAVO_%le|HvQ$W1s(NdB6LomFBOUE0Kd5p=2u*>u6uLQBoR1 z+(G!uasW?$^#10fIug}jkwyJw`KOoU63#>SxnfD=%ES_|hUrlcO-#9g1t)mGhd~|Rhj+oY-Vj-)0xHXz$X6BD)r?TeQ^oBNTljpl%P&>zkb+NlB z`|PI7rO+8lU@YcC{v%jia)gMiXjVe^vTPWqF&d?1nVA+XX|8!GN&;hxTLpE#8f&__ zha{u)>?ZvI{{8b;-kFa}^&)pRX=IT6#LLANYe7$_St{eHkNX^mO9ZBZo}++?G5)!S zgFMH)MaG9wy)70E32A|9tko>jQ!$N^V(S8OC5B>Y7-%QTw1O8r-XmhsSOv0Az_c{K zPAh_)9(scN#Z9b#+ryS8Zc;_*(|{X_K>d@!vIuQi9)P_ zL7*oB$q9qzM2i@Q13<{&g$XN(3$A!#N9f9$G~c3eUBJX7Fv$F5F&i||dZsL&1Ra@x z9!@i#kSfLv-C}{YGDe(+uCxJsVGc=Euo*imW6;6I0SVZ8oSdFU2l-Zn#b%ll^H@|9 zXiGUYMFsks`bqi__4WT-HD0-g*d(gX26pV4Rh7Vb&NKgRRTERd9L|##w~YCFOiuy? zJLp^X22=+$0?St7*29(#4X%<%GbXU{10R!K#MTt+RJ_O1V8#QNb>hB+u>AxKEz_%} zT)Itx$qcmqR%Ed(^orV186eGR(TfITFPgXk=xt~dF<%U60!=|k?X8_!*n$zVEZ#|6 zbBjITiXFn%(Uq>1;@YPXv zJ2&@?P3i&ZgfX)|P)&LISmmY8%quke*u$>)hBN*RUZpO zf=6geXisSE5ZvfYXQ`%R$aO%pWu-)zr)dme)+=Yd73=kn#5uWt!)E8RXJ1&GKdG>O zefhH^-oHkQsh2K}nRs%nu?99Z4zngNrZh-tR{u;ci*Q-9(Ejq>u8qX>fP1~8#9Wms z&LrJRy7ERfmXHrJQC^|#D#f9DKjMcuR*6~K>1j&IsYbv??|xBi z$raPAt9)6>VGE_9h|{9|Zpelgvb~DjuPj8(RU&^riQ_62zmpGIdlQ%E?qhlja6nBi zypXbKb+ox(s^u;FNFy3XLV$qrkv7_BH)Nw9TjeXoXhvblz=+@pYzo;$@W$*dNlL2S z?ZK7!40T*oM4;m{`N*^(;lsOjeel|IFHw)>(sZYN8t>pd&2P9=Vu4*b$5xCRTjL{Q zh|{xM@z09fk8HA4t`2b=DFR)wf$f(pSr~F1a#3Cq4I-#pN{DBdvDy2mzkUrfbNZu_ z7wlc=Yi;WOx&31nvc=)6ZdMj4m5!*m2Ik0$sUzlhV2`aZrSUOSqug0R|28MOY!vGk zR?J*9imZ74=DhA;&*ok(e)zfhtjSEnLU|SHU%(zoV3?(IW$N~dSKp03Cc|O0E3jhb z%IR+9&jK@lz80V>V~U@L&cNl`cyZ>cZ`kypF5)9fk=F7~t#|3c*iWuUKIOh~0KGgs zya(|0HfQaXE$7PFbX`TW=l1l<=ru!DJ{hC=z1Qy>_-dS~Dnr^lBvP%`!(}BrU2Z9& z7wIl}FM;ODK$IUSJEIOs?{|aQ)KiyslYg##Q@XO=Yf#S8O*(u;7f5v)inLtx{2AGu zEF8>p;rVq*$~nTt-1F0&{UXV>l1J%jo)1M?Hfq)@#fVHp2yuhaeDRh$=4PHlHYU>*x0Si%bw}9Cw1wQJ>EE`U%D!CFmjb@uX)tKw+N3^%Dz{O?d=pUnn zx2KnI+~MYJ8qAOWWtG<`${R(|x2&D*L{3HP0Gaj+;T^_3-x9e=xt2E>b-xuFAv>P4 zCTjNU@|s&-vU<|wdk?L4T)VaY@NsJzap=EAu20&9+!@|b5v8rHJ9x=($3^hITYx{E zY8K}r#zS>2!rmY0_`_NZ?~}UlPxq17LS1o-+<8-`ocTA%?3bLYR_``T`XWmE&h%_o z{QJ7U_Ndm3rz}cNL(i=GawC_!{#QlXLnj|EVPt6y<$Jkh>;0p5#6O9#{|AZ`y_{su zV*1IFSL-a)2DZ}uH&VUkt#^7c$0P6mgFWJa=RvM_2-93)n>^lt2d2Tfp*d?Fa~X6S zFKt`A+tCtKpHclI+rt@6-#h(t2naGEa~HAl!M7$tN=e>@dVea?MtI$e^tM~xe4goT zpY6y;oz~HY)3(f=xb^hYE~QFxhhF{6yHBRyc=yfq%BpW+ zR~>iQL)Ws^I-h)DrIRd;W5qFn6W2{C&3FG4uxxC7gwDAZV;IBnu~Iw1)>o{^?#R?~3i+^xNPY}0+CY)@Zg@_ z$o_w38>qH5u5!H^bq0r8Jm`tik%QUw{ZHNJ{`lo&EA*p)s<`}&&d;#OBJwm%tn5_jL6?X z(WlY)lxD=|9sGCC*D*ck_nnD|e>`<=BcJ^iAg@Ga_n$Jh@1ij97v~cTBD!B~yZI6) zW76BKedzhiBP8=scx<@q1ouvZeqCA|6V9ZB8nX3$w`hKjW$EwDNMQAzhqs`WweqRh zn*2hEv7?;u4;Z1O)@y#A2T`em=2E2g(e$&HO&fqB2$(g&i5g+=D5}Fmv}!wzv;`Kw zD|%DKQU&K!YgSbcSzEF*>!<5-p%FH1X7=APX(Qb{Lw4d37_zraN)LPufvS!z__nXi zetXu(+ZlFx>)Z|8R%!ES5X45Uzbb)xw&TPx!tx#=sps=&klVo>y@v^eq3v^UbSlO`2M~dVNg}w_iW3{#NtL8Aqd`Y zo)Jya({C-~-L-p(H}c9kW^j_P zhycJSu3RHTpIGEg#3s2*eYLsKhEALdBhd)lamXE*v7!-@-JK95sW{vqNN;>v8Qv(g z)U_&HsxwG6Lj26aHQPv-rbck!$5+txy|Y_^^FO`ytu0*bq+g6kW zs?Q1DvbHL%&SmnzgCw57Gm_Xvim$vXQlVj-qXf2EiQregQ1p1p{(5nE%VhA z(k6v1ezEiEhguuRS?(iKx3j)T<#fQ;mYTmN#@)x>A8(~_X=51;Od^X~SQXsa{G7z?gHvxhw8Vgal zGQS6U^W&#^92OH}l&NHsMhJ;u(b)87U-BDPqhH`Wuhg7~pf+asHD@U6%}Zmf_S54R zG`cKy=T@5dhxkqwJ-A>y$aw#iqkSaRM7~ITL{hi{;kvr!=-9xr+2K zI3CE+-G&tMi?v7zs^cIS2dxp8;ADWEW(!*#%c1Xv``^r15M4ICHE3h?t+XNj_vJ&) zXd^T|MKd)%j#2&iEe*w5dyA((^v5|#4 zDv%EQ3kPX8w^^+iZXQ0stBJgG^WsdBQHAex-V|H6bbK6vga}c(+dMY1kbNj1D-T5z z?OzuSZ(GF(sSt)}1TUHSL!dkozhj)sQ}_#z3E5L9lH1l=#4#+{Z$7w^+dNf(Pk2iA zC(>%!jhB@3R5b#Oso3+lmhBJJ0vZRg5mD(ZI7x~x0fipIGh8&_Q9xDTFGOhIFV%1r z#c-2L=7Y*4&{`uonYX85?sud+5l~(lMma#b>7L4NNqeh!zS%;Q<@J2+ZuyMlyd` zW6AYVqsB2tV5WsMej`NRMSr%E$nqEbGXT*SS(x~$*pQhSLt=GGblC`h9ZRGl3uEaf3P%Uw ze;i_uqPJ*38I92QlTiRVI377vhA0dcp6x{dMJ}=@mJmfOveST%^hw}ii2jdcRD$BA z-WuY-0LPX8DFM>Jl%ACVTGlnBC@ss~f+KjnyV~)=`x|r;^n!OZR^RrNX?=(zFs59r zAs7jg3^?9*nVwXT*5wGBh}HiyiB7PJ=?>oF|K1q_Lc7W@30iK^eG&KCs!lf12sc~n zKG8(QH+EZOlvgW?>Uw<{jfAJHXc(3)Hxk36ebh6}c%q~l0i`P2hAOWwa=5lcOGqP} zkL1!$c$R`~ih9%Cb<&G0JdZsN*e((NEg@w?8aJzE1;nmXOkO`fWa&gm`|dv zm+F*9VAn?0Ehgei_-z)!xDgs8u@j}D3v^?$;4dk}+!Kg?ohyk5k4e#-G`%>vyZ#$p zzm4OK06mF7{SjHfzo{?X+7JO0jg9^hx4_S-FK*(pd^SSTKJA3=LSN?_Xq$U?JyIhj z5dx_9HrHsnNEL_1=DI0Cau zG-38o`d+oqr3fv?*+(Pn@plQR8T|wgB=ySt)^ib!(`FfHg#V$%1e*N#wd7_1xT$DP zyD*38FH0e@uAD{Yy2)f+3Z;XSt1|>VfY_w84XQSz%clBFJWm-W`h$8Ox_~UG$pdL z<%R!;;Y(eG?~u3z&MPuH`AP5pX^oFORCMgHKOQDi-ZokYPEpyC`IiS}*UDe+2!}n8 zv96u;yKLuem{M{y9*ywU5+%>By2E+Hk-YK_IdtS8j*!3u!}qL$30^DN^yhBEmmDQs zLH&&Zo;BGg*{NH0_@5caXd^_pL~&~spi?WRq_%y*d6Aot)aBDi9EnC_JX=8bul6&# z`8k?AP&!)b53u))86O*iEYPZ&*c#h#3x^Px5(MC(XnOYXio**JHvMr7RqR_fZ?CB&aR?DE(L5Pm9(#o7i~vd2Loc_KA!+V0!+A&> zAs-R~`!0)LN`<=x#T5BZ2}S^RiICw*Y1UDcC$|xPv{)V%S?2MP1)MMF&3w3OLg%3! z;@HV(r!>w*Bm55b2e0}A;KM1HzEbhFKdt5mF+`*sKe7>FUHIJW54p z0Zm&LqTz9*CR`a4b_iS%68*TOMF0Xh3r!USq6-RYB#RL^3wP@AW((0*zJ((p{!kNO zPUA+m$K>8U;_>%(K9~2Pn@agy~S*rTFIes)OQe?ceo@UpPcDl9Olku*l*Ebz@U z4l&U=K|V|L>-(OxX-05h#Ek8Q2S)x!Db)4hNHrJ6u95Uo|AxTV>bX6@a(ZChvd19QVY6^e_ zNjVYpQxO;B7Lc~76aKHYC!Es;iKhD?))RoGra2&D7;p{77v((9P6{pF@RmN74{OYFqf`G&!(yIuH+uT2!az zpi$k@AUTK0ftAzSb~}yhKr=NTGY1s1*eyPo@=CRPyl_e{#E1MI&dbjQXnw*X*}XU& zb0<+~gh8HFjspNVd!m#iiN&e~CPa)Xpv78Bs;+C1wkrk>D>>TisO*g{61Hun|7a-4 zCy^3zVE=U^;>>(BO|#)^`DU18W`9)4_KXqiErkqYWyz2mO!SFD0!TC%03_uW#q~r4 zz)Vh;q;n;O58$>O$VhMTPU3D^F3IUZJ2Ys_amc9vKG>k0yzxIhh;l~@g?XD3+<)&d zzX%H;(RmW6jf#}2rN^>@926>{1;7;%yiG-@L^4_1_F|0KvdoGzD8EkB_Kh2bZ|8XH zTxb~I_2x|+sp*Fatk^$q(@wf}cBw17+#gQXMfGTwijc>R;Kvinu>b?anM#@<>o8)J za@9CEmX@^gC@`1l24fFeE{lqRkq9z8C-MthaBreAW}zyg%Jr!pQOn=uxWD$WjR68A z8WsUiIi)~N&=ym2NjXl`R24DF;HaWK4WJUh?|F+&nZI+M7;2Ck=azA zS^2WLJc?x_^UNP5kUL{JW{4v|TV<5MS%_s77Lv$iNRr{0QqC4R1OY?L0(kc~4f7&V z>$!)3xj-&wh+%pnltv3$ijtV9DtU6MfM=2fvV6GFwC;vuuL=_BippT$eAgS79L&S% zv~}xEkrL|Y!Y-)wQ03J~51nNG(rKAo;Q2uowu zRlNPdNZ3lX-|zNx`dEohwLmEmi$#-EuT)W{t7c^TFd5LZC_#<|^y~`U_LBYRF(`tV z_Uo^zGw=H`42;(Zq%ico6nIFwC4s6yq-0kEwJ1%`j}&87UDh5zoP#kgliq|(W&y&i zuXle=Ci-oJrSDbETu{l>ASuB?C8Crw5H>?SMG(|N;Y2MCxXd$$GuxjXa2wW7yWTo| zap!_VUNje!1vp_8EQ=|Dp`IosV37)3Y920UL`q$-&f`Wld~b&hNe+uKQ~hn7Ji=Du zLAyIw?ZjHTH@obqPZnpsg8L6Tzj5L!9vP$&eRQ+`wB0^}5OZT^_#%5AyQc&w zjchHNt0{>rfGa@Kzy#%Df}WHmno^Tvcs*6&U)4P$_B5~m^kFzQBq+%(t$j>nfpPmM z?RaNZT&s(Cj1R#8^+0E)rYYEtYX@~ZeNxA?V*I(B5VaPKAiyYkvaB3vXkw9`l*)mI zz;*7YW>SE|5dAcCs=eKuMA5OgPBNxNkBP$MG(r?xqC_p1P6gCRNfZnfSWV?XiGUU< zX1O9LQpV_I$Gu4xMf45tpscpN{o?UoL7Ola)w_|iv^69rXkR{#U8R=;fDuI_6R}ZD zv?C}ivadc`zXJ91u0K51Ly2Bg?=c_VR&{4L*&mN1J3tBQF3ZxscDcD{pAS~pFGq!1?fz2Fxg~Vj zjnKswQNXOLfRTm)fgB!6m4aaMS?0|`^E^$QCfZs)FD5b3ocW>=a@av2id4f;NQ{=0 zbXhP=%9V|UAc9M}{N4~()^BVi_aBRh@Lb-axZmQSYcjZ<2v2O$U`4qU6H0WkW?Fh6 zm8O&lsbZoa9;Me}6~C3^(c$$AfkCVL&Hd7PZfXpvH`Agha6WSYYqIMBe+aTBN~rRaHgu!!{~GMib;5d$POR2B@gsR5~$uZc^*DHDlwngf28-MhAB&I7q~7?}DJ zYRsYtpOPlHO;e&=L5~D$uM0h*O?C1}7oaKSyVvy0KT?T^2Bnw9X4XW@*Yp{JZKr`x z5lt$EAe3g3=B=DFU*_~9Vv1E{OLN=^pGwn=$O1I2ve3;cEI0;<7M>49pZ~;n(kAc3 z+qzCrMu6pz5e9K!XsX|DF?v94WA{jGB-}&d@nSTy)j^8PtFvyI=Y|#*$wjdKgTP56 zg*jjx{PQXG$6l&pdarRhJ#CW1j$^BHhK?+H5D)_Z1OP&FFf{-GZ*;Tj zu7F8BY@mMAmfzNcLYU$j17U+C+Wd;e>noCNge@nN0KMxm_wVTV0Km-570m#E0vJA& z+ShI0(!QhkLF(HG4EZ2{feal0#5c_`QIaOk)+G%xBF^Y7kIE`*yAPsRTlbw&M%udP z6sN4=c$Obo4L@^isfNP=j;qyh@JO|`X*hT!$!Het_X4SfgE^yQWk5iuBa#3}6adW3 zoYhwvjmJk=#M(zy-M#F1@Ij! zy?zKw1Q_}^A9UdlM(Cr{m}m&qQ^30g_}$*Wi1=WQ1db2*0x-=&HfqpydN!;<*}wh_ z# z`>Bm>*ni$Bf0rC6_*?L_hYyS1}llNb#ngCgLle*2cx^|DXw^S3g5d+wr=d*Hilbq}{D$9jrJZlRTRhM#N+`bEEgVoh5{+r7PEY7UhTG^VN)XqR4z`1-U@!;zyye1^W2T_&pfuo4V+ z@xuhKR{62dYeS6isq(c15;z#3Vv~{&(Q|wtT33hoD{g}(9`=|j>k^=Ruy~L(lFr1V zdbPLGc6(kK|0UsRHX75Pgh!NnB(!`n&pt;LK0p7sTf+5GE%>DIIR`&DRU zmHsAbpHHvU9i}Rrb5{u*SMCgR;ji%xX1<0I*i~$noOV12SBYBUxxc3p4ENf@FMPm- zls+c9c{H=WQLfWlmYPPcyS|G28gmdc^snT}!BRAPj`<%8P^O}!%2ndv&v2LWvjprH zH0And85LiG=J8dKRqF6;sOPK15$`$ee{UF@bBDo+eyeDoHQG6)ZV7%e_7Shu_w@vv z=DD^uyT&4%e(|M6{8)<8UPAy$4HNAs+0=OKmFf+fMBqMz#sEvuyJ+^>Q=_%(ty&QdkYKh6>x==VsEc!U zW*-kPmQ(lgYUwp98kHhkV4=1XyZIC1zyQMAfyU-`>D4}J>xS{9z+|-vIQMn}L(Z>V z8o>6!DqFa^uTk>573bDxxcyDkj3`76(dXUa2^(%^Kvfdtlr;KPk1xz;*TsKWe%!wt zwb2c9E%qMXZ0aAe_J4lq_zx`YXUClX;QdxxkdX$n%JUlq{NwpwD`AV^~u~-}$SCzY|X(e=(=7Yt=p}E=9tj+>(jg@40I+#0lB` z!$d%&(Q$Z|*$*pMosMRZWleOvwf#&r^@Vg5=a;8dXy~3wp+TDs023T0^KG|2T`tys z^w|uYh2}B;QvFno&$4pGcx0+42|8S$343d%SMEa$EN4qs!XX&>U-;bpbrmfwGf^zf~if5hU}oo(%YF#zstC}q*u;+=B2gbIQlJ_d3~!w%}nL!`*( zEJRJj4=&kMxy*HS**eqCA6`5>CS15!iCe1i-TWExU;yE5Kw`VR-c&vqcolxq^~mF` z*tnXfAsrblrA?+S+DqYKUk~N=ll+I{`g+ za=ln%1aQ@cd4it}fwFeEwoGmL&v};sfnN(ijD&oZy~8sEf~RpO>cCJKmgxscdX6Qk zyoZxCJ_pXd)i7jV^Uw#5$J6rtzU46434ktb0!ha1sE6eBmS?T=&Qi*{?zVr8;x|bB zZx??bD@cdQRSd-KsqIuXKe5G$R5g6gR%R*5rNTiaFB(ry?yJ3;E_JkpEXRcl0VZ~N z1CjAmq-)mkvuHjXz<$@6d)hZcdwwi+cc4?~OdXM)rnACohJD%Hs*R_nr==16iPtkh zdVChi2RcQIe}n=!7emy?(p10d3ZST_qu?}*xHOTaa--=HqF>Zm*G{Xsr}62y017r@ zN}y=kpd?>q%a9wmLjEIvr>vuS07sUP?HzL1J}-G#6~GtBh>Y1~niT{{vhC(=DgTGf zG<8Osbln6{C53Q-Qpef`Nn^1^o~E7Eacuxht(;GUiYt#pq$nnkLOUOmaUmRw6Qf?p zAYFW1`B6EeWd;N#jI>kbdD@e_DSJ1FR^_pgeo|-o;Urbbi6@~wi);a!PdVl)1)TTi zd8mP>yl?<&BwVO;945M)jf=g5DBJz~!jp8JTKnr5Gf~{GyVM#d)fHv*h%W~&ri04y9{Y|h)Ay$qx16HW2Q_~c|HPzZQddf|@uV$)S zs-v?U^88H4x#U!83p&$KNqIgA(oDf`Cx%sx|E31a zU;2(FbR5)%r9OXZ2l4j(b3=6)B!%db^J_Ltltbe2f~rX&jFE;6OvQT>LvL& z5qvLNqfnErYf0~a-T8B2CP2$u84AEKcv1`(wscP!GKrDa0zhbIvH}dGWN4O%hDwPX zI%Z$0Dr;OQ_a$7<^^*J7py=wsQcWB->F_7A(dqX66K^&uyI-n)6skQ%aGRn0f|N^U zoeL4+OjBd^AN`-8GOvjyjZer(R>Se4Oo+S0e?pk!VIYT#{dntc*r5#f>j-EjafC zGe1In1aQpJv2TyJ@ycZ`BdZvKD0{}&_#U&2`f$w%c|ZcOjc+Nw}Fg>?gCA8mLpA0g~&#hNm`CKnFLe<7g37Wyt$viS}3ZQN(TQ<@Y25-vU-ZE zW7(hI;kN?S%Zesg-{u8>8>$eDMUj-FTaoV5&T>5^FDnt}mLL%NPG#=6yK<$ge;TyG zIH5xVkh zu&%`R*e!Z_^+1 z>%T97V{kM_3{i5(Gs8F52O@lN*@ue|!;Mojy5Ws+JrwyK_{_G3!~aLqS6?f<%|F|N z5f$C-a)BQQwmrteJG*D9k$64&1$-wjGxs{m2V}mu+jjTDOAMm5VN*lh-ADguv8p;7 zPRnTT=pPz?*M|L9tg?ELFT*&VvbZO}L8^I5p08Y@%v-SF$r1r)mhk$cS)WT)3Dc?? ztKK=K{w1*EEG(>j^B25vo$XN+a4YI%{>s!h1&i-5@zGtEW7sL#5kYWW@yApw=Al{Q(DiZf z`z(7Xmf$FOV0w0zIgE^Me68ZgwD7CX%PY+47yiMSC4T3W=m2__edw0Zp=RRwDp?jE zpCu1X5?1WaGl?%UeW;f3=yr&FQ+?^Hp(=5KmIfM58aWnvOe~-yKuL62#*7obUXyAxUMOi9C~SfH{E&{Z7oru8S`q z-8htg8UtrY){?Fh9}ONG&0Q+ntY&E+=sK`6kj?NOIR^EwY1taWt}eHxTp0r$~E2CL|UdDKp2MvRV6H~b#yOZ zbM9t%$I=5e(`FB^CBh3Qp~2Ch;nfwn4BbQLsY~S+2D&;2< zlO3nKP?ty*OY|?cp}I_sjA;Spby7lqC)4n^0b-`}N_iT)TC{ zFul0|Z`%|LdazdQLB>=RRHC>)FH8GSEOD?=_9RVR^d+y40sr`UBKSC5AIc`+Wsak2 zAGF2YFdqE>!Np8P9J)P8T0`Vx%TUkQ!-yw=J-*N!qGA7GPfc&~G{yK4Ts!v1aBhiZ zvt%HH-Ag&qI4_t#rVI9NX6(;RZoQ&-QDHrlOUTS9&$S&g;+A`EQq1qcbi4fXNzxuG zc`BtyCz|xiwe)LW)#1}1O4L67giyjLnkPqXdCNKNhcXG-zGS$DXs54pXIEpQGcgu&`e z!8IHl5Sx%sd1Jan#Yn1@HZlL%1SF5*kkq8grH)4A=`v9e#bCgn=zK&0*?5Ud9zl@gJtEadVzBs&U|31^Xf-Zr`V>F{6qSa zR<+p1D^kq}44e;(U^&U`gAZf+1c}PW_lX!- z7&#@xL|ZaPv?fC2EJsx*J~m3pWICn*&p?Q#Tam0#`<&sbqARarlkHc{C6vGGHW$wX zPFQlL{3{{1c1g&$t8^xS9vgU!da#p^Z6+TDZwBN)y^n7cV9p@3?wbu*_o2+Urt1B? zRL>AO4o$vvQ)ibny=r;S*S69jR7}Uwk_twC0wq0^u|wGH1Su7Ldee67W1gA$0?Am+ zs!n@bu^kvWt7+5;Wy*=#J7th-`?HM-3HpY^{f?H(Ju#OE&Hk=1M7 z^S0+b>J|KJWh9osF*(488Q7)Uy2Gu{JA&ou zXc}i2-8!5m90oL`F7Tif=LL~cI2;cb#5r#RQI*f&;<&g#;z+oFPI(I~@rD7$&~Tt} zHC#B(g$s}4;R0;eAjBpHh&^yT?=F~xRr~neEfMx1gsZiW-(5WTs(tqEkA_{ftH(5t z#tY|2cmajhu8~j=&uoTZRmYvtL<+pw2zaU8hTS^7{5%#oK|H5}=qK zI#-6>7JQ?PiGn-B0iJy?8czsfZUYJR&Zc)mn|rdS>!t78Xc{!+dJ4OQY-h>QJcbGN z&sL)u(3I*yooX~1*~V4e==1 zjG$|c6c*M_=Rz@M@A`X=XNQ-+G%i4bZ6qnyb2$1vhPkqZP&VZR3l|p#!){pE(wG7a zAK@BH9tL#EkOmiU%?%&!!)}R5F97k@vC@p{EQ`0vvG85MAl+uq z>qo$2bHI(QE1b71AjW5Ldy>WHZzw%FgG@L|592FEVg90wZJ~vlD!I581b~8u0*4~u z28c7?Y<< zJaQn^%J&Dsat=O9(lCW~HNIaLo(F+dh}D2bD-A)rPMFo9oQI>Z>_A*wWeE&7LkBzG z8nxh9QQXt2;vS}U>hNTB7zfs*heTt=k=RbiH9pA%BUM!q%`u@+;oXfO8VPMzJC8{K z0A%<~Mrq~iwv1JsWXXrD3#oRaS)zj=)K<;+1|Tq(UU1?6&yIKtI&^Zogj5GKROLDz zDkS7^Ig%o$L{f~V1QF_>{Ouh${+gdL`6}U_5}-UEW@C$GYpK=(yQCpe)*`J1@2RJb zGEKE$)IE$=I`>ESb|!({q@y>Yj$@KYMNCx=gvmV~q2zgRoljw}KOSST#1+$Z{-$FP zdKmXv4#Xo62C_hyh6D+N;Q|UH-Ugk1_ZqqWOp_Zd^@;arF1X%h@lZ|Dkpj{{D%1!P z;#9m~&P78(JV(gR=mM-mmgeC3GUmgvP6TB(iV*Ojot7t zGhfo`?res)TZhEbD<6K!nd^XT>Wq-UPgqH(YMUe^!D>wH_v|-HY?>Ouse2ioZ{JQ0 zVz=ibY45<+k~z%*WGPEM8@dv;T*>vY(hBBohTWlg>`3e(i2C=$N%Wc~1b9!$0Ce8F zX(iz_xWM0L3(=|!GeAVGE9d%7l(9DkiO*eNZtkOrE0w37!-Aao1YqNZ0*&zDa2yR6 zk8|G!OFt)iVss#<#tlt0JnwgTZh62 zB92JZ`C~@7fD$mnUdDiBXGjY$c!kZI`6W4pZ^4J0a9VwJE|oSlYp^UEK<55e(ST}( zufyIj1cNj@@lJqFL&J&I62Qq7GgiaE_$r9qUCD$vB>;h??%G5ZF09nnTTAVR576Eb&D|GCVuKw7Y#d`Y`to5os5*F zvK0gD{NfRJLCf*Asg)DJ$R--)A8ZfLQDsg^X&JPsu&mbqKT;=%sx3Y;#_?s~Kp6LL z(WZE!h6L>_{s6nrR8t1)@;K}b=E|(z;1fre2H1X;5ugb>lS|P^fQp3#@_t=w)rZpQ zfPQ!;wdARN${e=7mXhoAETIlLHqj^c)i3J5I%g?-_9S; z{lr#HTeE@@_Bzcow9yc4AprnamF&EPB11&28Mn(WRcVdJ+8@|J``C}`#d33hN$x21 z39w%be!%<7Ad;uW9>T$sq`S)R#~J?ar-8aWE_=$MDJ z-2X|KoK7`>JJ$7!JY##Jo7h$+_g2)v76Jq~WQOq6*E_OqkE(g_X6Kj7PTJ`=Lndp* zMZRXV0g#&^4~3_zQeu!SatU^3iym|o85-UmTZ*N3MfywqDgH+LK*<^tylaY^lx)&U zoC1cv^9wzZm4Y$*fRP6@4l5o`fUK7u$*E~8mPsxFMr;E;Hos$HA3A21u8TBam~J5f zq?>&>Ruc6G-4qVR0h(7K>;N&~G&00od5M2wZGDCbEQ1N~vJ4+c+LP!%1ZE@vc{ms; z`AUF;cT1S(7eKBJ4QTYb?ec8pcd#sO5=J8ddIy@WxTzFG1_pO;I4oF%XBa*X@CVD% zVKxFV&t%Xb9WJ1(dEs#rlKPHg1aKXU3jTx}>p^h``9vWyG{hwU`nw!Wh6^`Mkg0%Y z=N#p_JwNIlTxyQ$O6o~Z#xMbpzai={%#f_a#T`&zWg8tVWyL)(#38^^OeT!`PgoPg zwawOHc1l)j37!ik41OQkCv7c#@>`TGd*PzEmZRbh;jXwH9&LB9I~B>zH9Q5C%!D;l zTIL;`CTcPsuuM2GV2I)lUZ@^p6UQM8Rou2s9HJ;kLIMGO!WM9P7UpRr{R#JNNNSfT*TA!cXyJ1 z4#Q8}J6PwtYRNQ*SP-8~eM*q1P021{?>kGoPbT`Z*}op@*hjBZ$BrYBF=BHgy7>9a zq+AB|$Rm&dOUWAy9{#M&$^A#HY#vjs>*PqG=M?^TFQHui-k_ zK>i{KC;cAvUAgj~{rO7`SHl2KvyjY)#`#E`pr>eO6x`#tE#E=1%S!GavZZBsk6bEQ zcvOW1%9IKJ6#Lt68UOPyD-39$6Q(c^Zx6Q%QwAkU2>^e0PD|hE!*v-rnBi7-w0^Ju z?)QX8O224mK;a2+ifx@Lt%6I_Hta+<`gnfN{UCYOUuv-kyJ`_yc{Amk7va|1gByQ9) zboBKe4x!Sk|&Z)@h(J*L9GZ-sj=GO*aAN5r4lAPtu; z)D;a>H=ddR|8KE4Ga3L%#gMN4AQFREaOKg~hs0$NfhgtN8tRLDFw+Jr(u^d4{48TV zY7kF-SG=!09$f=GKLlA;D?A{6qJcKxz7UAg0xT>;(kh9dhd)H z1b|wGf3J@njrOxY8CrpaC%}}g#~whC4j0G+ZY6d?o~5ZmIu`qd5^A@a$zcL5Bn`>! z`{cUEweafJvj#Xwr=-t7nFoDj49>hFBa@r4|fvaAFhIIXlgXq6t z`#9l56d5A{u5McWPL%G`XcCKXfCb-3cr(CUgfFAp=#2;`OB}p3GXf?+yV-H!NJC{I z0Oh`Re|kO%0yy4AJQnr~6eb_nkHV%=AQ+br=Sz zTu7TdAyE!?E(&g#UFLxU`xkOpxEn9-n$Pr~`XCGKBuNR7X|~Gp3WW~_k$g|`BYIrx~?I&Gt+i-b0TYu#&u_1>1iHxWA^01oc|CI0{{j9Gebrt z003`gd6g~D5^s@e&60oL`|gb+g=NJCwk#a3$EhLk-G7R=3>1<8aoqj)PX7Ri%ox$k z09?QUXCi&=_pSYQ^KI2rnxy}g0u#vqjez7gNe969psK4~y-8`D+S!XVRNC#HA8Q+F z?Iv$ylC{P+*RhesjpZj}xf(PkzLAVH)|fcAOR`!#_u?OjuziQ%`NF>fPrxC601yEH zni;?|Lj(7BZ+E=kJnuX2`MKS->(<+~C2MKhG*oSqx2={>-L-_;BSc715>*KVAS6h( zAJ9oa5G+XuA2dNsp=bd;RAd7n3h221Q+-K|kz@l^RTYafLp?RtPZKHv|9i2AvZ~2W zg?}g3%J9nTN%*alc49p?zkj(_{bgJE1uMDOHn!Fk^>uZ1mR$s@YZ|V0`sHwq@9Gr- zD{NILy497P&X)JHDYm1a#1U)434jCzVb;w=fHi8yAcxll*g*L5t-1|oRhHF3r$Owi z6*eAU53a>$t{>L_)e!8dkJrMQNXzfiev_3*SavkQ@>eT-^cr#Nn*hu^vaN2ssedC*%w(3oBk6#Wl!bIktyXO|iZBva#{vTi=(*(*{MvZK^(H1*&0R z2UD_9*|GHE+*Vh&Ht=0GwRDa83;S6)VP)N##fPPiQKV}JzFwa_>fA}1z)B3VVIrc2 z$z4EiTFGD0JeC2PPFY$<-kMxSUS{uDloAZkE2ULont$!S*sIG^ghkK<5zRI=e~pOt zQ@-X(>^Q0MZPr+P{gEpQ>ejodiW{rM=;j@3(sk0`vvpnW?C$P)-s6j zKnf@Fd=}*T0|H5W~9G~!oHrW?+k;#lmQ20M~3%}y~#Wy&P~Rl z1M&wII%#?XBLdDZ3$7wAiY6?(nvk5AdYbt|GH{3p&yQuWmItjS7`QgU{5kn_J#bx~ z56;$S>_Di>sHt1mEbDgc-%@^VnMK4M67BY6ZmTuP0&mU71Sl@xXN06E%c8*?I+sKs z4%RYUnwJcF6;Byo9s!!f%=g;3O zhEnjNXe@nk(*yxfUTAn4#to7pDu&l-o`dyjsXXXfdKGrvpSDZo$2W|Kh`fWd0^~^< zEKZ&&vjy{@S5v5#7{;kbY$NXJ(+**?3VUCu_ru+hPBH|9^3Zu8n2U;ZF_mac$R|c- ztSLTj$zrseBU`h-Hbr_eDcfl?L`0lsLRx)lV;R}DkwQi$|76~L)WpHJMY$>L2{DKu z^^E8MCKhI`ICA>xy1qtiA8xpwZ?KYRA9CK=Ep%>eU!1-?`fXs}Zf zF&Ix&22te;dE`&D;kPziRW4XIG&)Kl;E||Eq(5q5v}b(b?_^!KQCmGC!jAE_KI_hk zMJnwqWfamr@aH8P506|;hHjuOV=8GS%UTVJcgiXsjU+kO)guP`ym?p6&BVO*rP7*L}>DYg`(;gh>LBYa`Y*M6>4JDP?pxSy@)t`Tb11sX?ji+x0UD zd`uDH@`*`r6HjDwpXQ2atAmt*)S<#z{Kj0Bx~r;=Grra<-R45SUS6WoVWWsipm#AM zRXBd|=?x1y4zzm`u~y9c^_=DGj0 zoUOdV5fQp8ld0Wf#1cy0QN2wt<7Acd8^%?0iLz*-va2%3Z73O2dhefzA%gTnXrvL^ zE1_p(6p_$GXXPTnZ8)U3CPFUv1nmX7Hr3ZxFLEDv=SYw`u}Gm2;X~~eKOkc{Rb&8u zL#51|<5EJBgHWW@h+xjz2hGZW01|n(oQ|{-bZUmODteKeVwm~J4OO^I0@Ml`Xx;Di z$SrlGIU$TPvt}!m;Yb@1za2Vn8(B&}iANN-0+MrYtwNwwQQgZ<@+q0O+B!vkDQ*2$ zq3{f|=1NTB{plY=$p|7 z=f1Xq!}hA9+nO{s0?8-d5jPqked`GW;r{y5G=b9vYg_d-fUsyp5@d4fy6z%H{fkg^ zlZ{Kv9YaI~ELg3>;L!$ajUgysqL2mVqV)=dR(<2IPS6SUBck0fCY(cuk|gS+`U!(S{kUUhc)RYIz+H z8ScLwy~r~mx^3sg`X%ew;jZ$ONC6V!?w#8b3`LSDn6oZ9|{B zjRqCf>ia@ii(Lnjl&8TJ#+YvBVLqN0A^Q4O=XoJD^s{VG%N2-}$wjr*N7-LXvW zdn{S&BlHgRqs~uTPS4vvW_r!V$dy1M)4vmazVFRSK;?1~&2LBWyo9!Z_H|ubnNPzE zzxtv;;PZiGFRc8Vq3OLse+JX#`PZJ_Z(ZSSB_Hx;2)hosoFhueilfUGrI&x(tfk6r za@o=r?e|p%OJbR!RFKU@`U@*~`q?fdzbFLLZ>-bjPEUxf)=Q}^TfrT2&4>w{cD~OS z(U`3mbbZ_^99vq{1$4|tE||_M*(iG0&W@RC*BYJ5*z{S+7TH`R-J9V#;NuQ^jlJQY z^c{#AXFEni=QHI6n*3OWS~9O5G)*@sz< z+a;;s*hhJA>5oJ_4@YRPsz1MuXS?79A|Rb3xRq7uGe3@F8aH!x3SLA+?nj+<{rXQK zIi{gMXmY)wiJElAkvrUrW5ILdOMJ?=W!@{qL>qv<7v~NJ}`y_l`c%RR|X6+4D zG*9a1rSH${61`wako>aUm*~tXmIcF}gwf|zzKEVJ)~WxBYeoLWms=74MTl8`ECmtL zhzQ-4{b(9$;t$344oARch*&ev79enqbJ>5O-SrsxM+D+;Q$pLJ|8={No!=swT_re{ zPfcQ-Y*UbzWR8s>64k;Xo?hzY!;3AifKvkkc?KIkt5gl&qf!h;|a&se0wayY64O{DtxDUAK z&=l#D1fa{(DkVH_@Wa^1_+F;lSB8(+)jO~I(uq@>buNo?*wH?wcBZsMaF2ed8!3nm zkqLP2;TYTz&(HlV*F&9WXD0`#{+izlMQ-%|OTnnrLpKMaTx4EI0{TfV5s9Fq5FH~Z z#xy2^mYnk!Xy5^3=mPTW%1k zMH7}?O+-;Uz+xL_cg15t?*$?M;iu#Vhbv zD;NDa!YaPb*~t~Fk?Z9my~TRQqgychH%4Rs9(-5Aqv-n;o?FODJmqqc&2M1;f>uiF z;C`0&Eq$rUJ?VE$WJ&wF^NTOtMQ^v1@`%W|a=Di(hJYzSA{Xp~oWWb)V=S(+TdcYi z>}mtLIy>jD-^mx(*}bAIMcA@)ejNomD~>A}A}@mB-m$mo3obauT}1uBeBQ_QNzQi${ne+4U{zWkDyB)F z*mvhnG&y5ccA#QES2aG5ohE+aY4U9sR+&7Ncjhj(rmnsV^JhvuU{vVxIb;{ggm$DH zV`lc!c}5SpyG7M*Flg0TL3$rs_-#dBGv9hZ$YSHT9Mj50xB4?{rPqtldWy&$w9p+w zJX0%rxX7WWi}dt_5ik>TD$&hFp(l&N1LFRb!_oSfqnuMq)I?vaVM#1fvS(j zy!jO4rIQf>cbbW4F0D1Dq0z4ysz2!Q;E2ENPryKPLH!rRCcM`Xas1_o_Z!}QCa@+Xz!^6@JMD!Wt zR%nC>xNRdEadc|N;QiZ%d7cCAYEKt=*$O+lnz5$8nME%h0P`<*%Vy4UM%H6{O`*K{ zl}A8hCruPt;1ZC++KBDY{55E6%m7MYxiBSbb(b_rJr12~nm(x}XzCHwUHz$<>C*3? zk|o*TGv-j*unBaWYyr}>Xr}Bapl-&{aZ%uy+=Yz!K9o7I@4cx!pP1VdN908@wl}@` z?<}fl%U;hNk;j6Zg}UR$aPJohY~=c^zU>z>Gw`Mf`>%d2X?n3P9H;7Gr+cH8<`E)? zG7bRAi%{0=kH(}|pJzRS$Hv9Sc8y4a-pfU9d%}pozuJ(9*e^14uQn3s3l|YjCm8~A z*J`6O)vDrt zcDX@kHJsma_K=akH**I_%ivpbO5A!zKB>@_Zd&HvRuRVa1pqNd*~wSgfU%s5^SPcc7SA*Ptv8ma z=bVg)XXVcx-_5{t#MbFw&D65_NFYhcWP!L*>s3PP(k1URO>~&s(QoMz_ZcI)Xm>K_ z(}rZIklDnzLox8`l>%`r$$%*mi0dQ zL02vpem|q9?eV%5=xBKrwfuxVLeNSX_ky9OiKu_jorVwqzht7^AH&$x( z18+lTKOzXL;WOv92!|nr9+CV@4Wlo&&u9y7NXlPC)am*C4TCDTy>Q1OlD;=#?4Z0) zO?BNf1?3TRyVt4`&wwpa3s)u%;h*`bi!}4L59+Git1sry7pl|hjQ7ZNZDbv|A?`;b zTdV`z4I4YR`b=H%3?0je$GvUCwETbnA;jXg;WuO$tw*$ewxKuTFyO?2B2 z8T|wcieLDj4N~g1%t;|@-T43QpW?{gr3>HqkJ4N6Q=G#`Z6nCQC^B!xGmO!277Gsc zLp?l{0rR7c2BGO#IbQdPrJGPtX&I{b?FAy(O6H05@?MtZm-8c0S-N}R=m5!LfgHC~ zq}K}1Z)2$P*P!uv(np5C+C5z4fJxCT?KWLRn*lurt-()@xkcY%I+WZ#IeyFW^#BRf zCFr1VU=H2gUBot*i&5=>h3PSm;9e}?P@IRF?5`Z8JM*?(V2nRI7~A4mI3uXXrwI%; zntQoOA7dFJCmBR=meb*&`iJN8kD>_YIR;Njyen!Kjp$3{exzGRx*lBjKS~fY?*xdY zbwDFs2zW+h37l<1hR*2lMr6*N8$-Brh9f2*?S~;qRZUk9Sppzyk|HVhLYR&ou~b1c z96NGyreY!@BO? z4=|!11|fhwWhB&|(}euDj}bdoL1UJNvnH1=FpW4(xQNIQ36D*Wcr#FmHQ|nSnt1k_ zA~rzhyG_AkPI9;5@ZG_3Pik@Wl=O&OaZ9ehx*q==K-mpr|FN2r-@&9ngrWL#bicZI|EVh zGvA}xXShR-;ggAxI(BRVY<(jGw+(DN*#1(kM26mF!{FX+_6Ox*p^1E_y$sX`(zjBl z%>J-?xX2!pf~;L7IF>t2{e|?HHuktUfKrm1B6D`g>oM3zgH=cmWklecD6)IXr9qnr zB)1Wx9iIG!ffz-SNIn0-h^LI9K_^ipGe*(kGuMc*A{t#KIhLo95wsk|=kkG=BlvvU zBf)E7j1aK1Ba6OIKD)6HkuGre6Fuj4!+f+6x!oQu=R%B_q)X9q7x2V9He&BIw}JGa zm-)hHA=aZ2B7WR%-{>WdKhi53K9bppWmja9^=W4pe7~eiiGBm_L`h_9ZIkAt{q=4l z|J)^f5u$dM6OPkPlIJT}3Z377InQUhI_`V*I*rB3R{&~2mA@00v;zke*^Xl`UYIb< z5>#PK5UCjoqCRJw2aIyM7OzPSAli~o9>r+~8(u;<6<{l2R^lQ~gauUU{Js$}g6C?8 z#j+gbYJC8jQJYb3Dp|UJ+)x1wfXf?9g_ZO!Poh#n(fA7{UHNXT92nNW@EVvHbx#x@ zuQ;ZI;-gjb!@k!Uo{1a0rig&ij6)Oj(;4xnu*f7jejh+07XUC8s{!OIlrD-3R@=@{ zSJT|X#7X(_+&9}ieSG|Ri=5`fWmk4CMdp;hr06!NS&}ARb5~E(s60(`hDl&|<483T zL68v>OQ%DP#WFRsvL0!{1TTC_xbr|+%Xby3hJS$O3685} zV9Q0AUCZfnL zpcVvlJvb6ow9rLtuCS9Hn);y55ER<@S|5yWTeRpX?o$8!zjNc6_qC~M-ZEvb|I&2b zNrfVviHsy`^*c$=s8_YZ|LJ*@X5yh&A_sL4v+D|u`sT$%*GP}5=L#KZB4?*OMbkO~ z_YYJ1|1uN*x29%@nqB}5ObCgejxZ_^{@b>=s;1wbsL*yMLYUmk0&f#S>^DGdxL~<| z4;cw@CyK1hHL!g@#py->Cg_0BQ^f^}%yv-2}Nq_M!y!z}pc*S%57 zujsPwdBG7==WB_G#_5PE=Nh$zncysP)xEHc;jR9PZze0Aj-mpY5x1K39aqGN2#kzP zENeSGh`b9kF-8Pdf;TwOt95h-T#Pau(o+ zCIg+jsCDkX7=zXEFJl;vBIsJ!zb6(*`Y^R`l#wBt8S2QXYyBPwaT|>h@zlEligjuj z*Ao$(Q-W~yXxDx|38Cih0U{IwG}UZ5+G&E?`Uiv|xY@DW1KsAE9-lC%pERIu;qmC4 zq}m1tZUe|SZIT0GHr#Gw_#u8d8X)Y{p4GW;vI7K5;M9ugYx1e)t5Q-}$z(w(b-UUr z5UBP?{P~+f_TN%nA6J!&VaL+a%wkgWFA7{Ix@2aBjoa)^Naj9iJt^3>3Rd8=r^vT0;L;r&_&5iX9z6iIH9&GZM< zIs|m*b zr@T@V0)>M*`S9R+u7HZpAd;HsKxC=7SDHfH>Z}N!nZMI_ur?07e}Px!JVR44de1UR z3aXkpLDNEO0-_+M$Je+B>*=rG6`AH)p8;J&18GJau71di;t4--UwaZVBV05k-v0-_ z@(2Qq2u9OQM7=qQ8pm)W^G!26;%t9`uO*^pBqR|NOVv)#f>pwMV2Ix=xvbps&kT{_ z4ypc6pz^LXwE(3rA`0{xtV$u%*q)nh!9mnDB9KW_myaUbsE|rB5?V;5kCN%d(+D8Uh&0jS{nF3`W||+6T7emaBY#9k zGNFm%<{7?#q;Q)>k|>t$+|bxUk~Ja`Bt0~iP=+R$pob<9xS*A11?QUn zYGb!estQgt-{}eE@r2pX9OwLoA&BiN^{+TkpYYba^xSBsTXs${b{JoJe(`}uiq>8l zVy)~C!T zc*_g@9W=cArTdQe?zNz42`@vNz)ql&Eg-Qg7W}1)3DFpH8~IM~2V4O;*wiA%SU42s z&})xyCb$nwZWgzha+RunwGYJPds?6#hkfyqn zo_(reci;2Q_*9!b-?#T`nIW$SQTKnzJk|W3!89TTC)j+2zExy!3eDc}e-Q!u(({|> zoR#E==v|3g(=Un;_1>->jOuXV7RoMvQ$Jy3A0$~wlSV{L*(8sXexE#EvqIebGRIp#+#(710y2brvop)N)?8^@29NQG!ar+8&|2D2!6E}*|&HzMvZQr zZK=(t8zL5iBkSgce0XL283xydXn_B>u{ppPPsd!G=?G?)-uzYSqlp<>r?wGj;OULb zJo*FU&j9&l61slNYsD{c(71^D zof$q^8*!cOrrEF)EkI8uC(Bxr7BKfj6f7tSi-Dpsr-uK>&>Y|+=mC@62yeV6Wbn-E z6N&qvaF6I}s>>_|)j?R)Gk8l3V}cqS>zHW@5zvwNp|PgC1xNg}`+Y~I&ull=M&Dx- z(YJflcCWE1eZ(Cj>H6-`)C8wTMAI-6%eq$fc)w|oiL}T<>h_7=ji$V-iA>iu;gNbx zJTOZM2>Yybplb$*o*$Y4_dSy|ArCj22;m=-0kJ?bG{HbSG#Ri!+h_vEeZ%YCc+o)O zHshWyf}n7lc<6HhLHcfHng19dt9wmIeVpV%!hdRmUi{DLK)RJ`ju8Q^5yTSZ(6X6+ zOiUDR6NolqWoZI$(zjyE5ySv`5Yi-?K+qS0e+*#MIA-e4(Yn{vLc9z&0 zHx)MElM59sb24gFpmRY$AY2hZslQ+W2@4R2P*MUv0e;MEBe|UEy+^*&Q5m7f%TO=v zw_;Gd z>)M}o;mhH!ea_7lv-`B&8^@Jk#7Sb6#CBa}lEjt9;0>#asBMBx^S?FEYnV`N=g2X) z_b(g|%`hfWveEC*rWDB`29qAg-eTn{FFZyX%5o^`my-t!e!*M6ziD z2Gjw(JBe)0eGBK?)%@$`aK;Ju<61pwayvJqags61c7r1&HFpY;?9(MjbsJ_ukYnq0 zYH?o84^*4g7XBRWvclw_nr=wMZjy^TX<^>2?c_fL)0?aTV7x2{?@x|;IaGC=@a&zU zCi0S#(znOWgdH&7dyIM}Fk#)N6<+w7TOOWfc$io2Ov#ia_bIdkrrT8$(ttH?>5`+l z%_yCj=#*3Fa!uCc)*1Gn6LUcG-o{O>7x$qYHzT&4lG4Qy!liY}iJ!m<2iaNAfkC8Q z(5JrgTVQ-?Z8eiRa9vS+5c;eeiK*Mu!)`5I!^L`@>zkUS5Z7+E{~v*;TiUT{(>lus zIW2RqgC>MKiRZ>>#WiVaD=VUy>}WD0ll?Np_KD%@xy$MOvB8H+cyo{T9@RbG&nt6D zLX>PSZ5_#~oYcFhxLN94F1F_4GJ#yxv}>33t@;*xotSKAU2yK|#tEq2^vw)&UMwxs z>LbNkJZXcsHf$u#bHvOMi5XS6cVqL#@cf}rpVAJcE%HHhtLam4fNy= z9iasuCTjtvi~Ys)()l{odU=%_jz z?cb$v8u9WRJkHzs$M%w1jp4!7n`KE@A|*eqVG-Qr7p;uoj(iuy)0`7E+%6q0;DIUQ(jIj^3adcBp}cAr!B3d| zTb~kasWx>Z)zmrgAS72;g_07|oX_jqz%mLUr-@g|ul(C?m%k$$i#(sr12577+L>8u z$`^!ae+j%m_D{tkt)rUCSWrfK1*VE9>iBVHsM#{I^7(WQfugllKd1xDeBwbfc%b6O zkC?}=7N%1>!A>3d3qDiT^!HnOtWRntsbCNjZihYO$L;DW?I(1WWoB`l$D{x=q1|V5 z>=B#J9GFb)8qKrSNAuh+TJ>6AXO?{8)m94CNsF!LayZqg~?}l7?&8G6eJ4kNCM5Z_l-Vowu_; zK<4M@wB2g*`ST6)6?u5xHb;}9iE0PiMFS?<(OD>0`)4-$s}{`$v_L9vcQNx*gl+@m zX}SV@CIHnY_JC^jp|(Bms)KI&ouajBo7(}e?Cvorr%A^Ls$YC|{)jNhfDU3m7(YX* zkK4n%_P^HJ-IjC}qAmiRpaX2 z(h)_d0}f(x=PH{wE@-Vn(pjq|q?gNe2$nynDMO|K{bTmmQPAqSwDr1)!(zu$hSYZs zOjF<8+^aU|t28s`omlNDO-BDo&j|!sRUCC}lrK3JySek%p4`&M{;X{}?7HqC*HB8o z4l(o9gl+?4XxIHfIr!dq_kHzsm%_C4v}h3pPwZ6IJ?^tZtIxxIup;}U7qmbA7rS!+ zQrOr?T#|9fft=ZOWw98 zNTe_%*&FP-BPtAzc2Lo8Y#3+ZeX`z%h;H}-jBXuzE2XRH9(R$I#ss?2-0wJQqFvK)k(;!?=b->v9>^;0kGt?DgqFSaW?-z<7e|GEv{rjMuG z^Lr_6s^&%@ef{m@H@o#XC8SAiPwzJ*2^_igo^`p;=ME-B%aPDlN~d64axqp{O(1s$ z?hqc28?*we;-voNn1O*i)Sa&`j5a_jGe5Awj1R6DIp%tQzwj+(w{=`G=+{VT2_eSRce{803wMG}gvsi9+Xqo!f~J_YLVO+z%R0 z@c=tj?x>&|TYLxwftoxH@?4e5*sDR@Q;4#IlyPpR2Ve&^n$Q4^W;9Uo89cwO=((F9 z23|V(;D*z9F9&2U&}Y02s(fIWzt#CGCZ5rpWOMI)7Xyj!)^JbsG{(lBR9F@9Oc>G6@PsFXDr>YRT<6HW_#+jAm;;?iI7Wze2>) z0Tz+V2k(;)Xt=lR{rQP*>{-Vh-pzTxRc~$oxAVQr?a*32mqMG$Y4b1LDSmdYjsNEz z82M%w38e$_z+$}5^N#oWs`9YEE)(jg@;<`w3DkwCgK~E;c*rkVKN5dHvbc15Kd{p7 z9gjM>rul182Rbkyh5_Z$`rUlJa`vsr`G}Dl>|2#9V0?K?+;$K|1E;6`U`-;hV|ihX zc(Uc?^aJ>{W=t&LMg`sp;>cTo`8 z4y%j(mcoS;hp3FnC`pon*Ku1Y;MuVR1=8)ftK&{k8X zJsiOwl^wsAJg$%VQczP*(k%qEq#7+ehjAhJwKfh@gb=y3iY@X7g-wBcpYA~#c0PxL zD8-=o%>+r3wpDSH@0m$*UgUaXa}yTEbwo(G$mpHkKA|Raykql$moJ%6eGil{#@2_T za&(CI&VD$SA-6kb+G>lhCr0P9HNCj0&Ce1fA=s`4?%N(i;Q2iK{~sT1Sy1%Pscf9>KFP`K2ZFJ9e)Hglt4M5fZi?pqg)G+#$JKGJo z+=yAst@8rWV}0y)Cv*KiWOj*$>(9;FtUyfzM2Dpb?zHczFUqde#^6~Ir{#_F*ZL%9 zr{ZVd{y7B>T-?^S{rDY3VP{bpYeXcbOC7CIA!2}`+DDhIBL;FRCm-5a~3kZTZkeK<~-JjHcip@S!bycj3rflSloTjet6j% z{X7d3FQ9U=w7B#>(>O(QGM%{0qRzO^ONsc3%HBm!fJy}ddcAy53D=GevN3<-f2PCA z^~GhU`(R5Gyjf7;$<^9M&fd+ z@@OBxk0$NcB+Cbd^MZ2|iP26dI+Tyg*kFog{#r!RGdAKEGZ%6MTpLl^@s~!^h?$Ko zX6zY`$i-j~vzYz#zlvwbB2O_O5vgt=>*HZufMUn+-inymS1(l~)}GCjQfNr^5@m$?V*jSMf$VBmHIlo|3pG2DHPM>KJM;Zjy7*_EC6yjj9HCxbC_`u(6 zVE(z^?yG5M)P(uA#bw_fbZ9fkR9@f%=!x5XE8dao&%hdO< zo9Oc#yIyvNIPBFLZ%@EAr$7BgdPx<0f&Cz`C98_6U}P_GdSQ8nU}~(Ix7Jt1 zEx!%23JvtU2Rg_HRuT~&8XuSURbzX0h{8_I#<`E*+oRNuHAo;uJ42Q52SO|8iQe|E z2=3q^Lk}!4xywbw;364Fwzn7xp%qavZOAz_qFk`w zz7H9li)uWodf9>Fwt^GfO-Hw6DX@x?ion!o+_j6AW)?-tNtrGbR*^%! zaDRYYnBh|;1TH8 zi+vq3Jnsc%jq(A;`Ju9+f1c?ZWoU5tC0!oHR@T5SJd-ZoWMf&(imZ&$C3{o#M|YI7 z#_~tZGv(MblyD`Rv~m@+&x2inSfg|;CfXnZTk@~t5;TLEa7qKKa9!iy5PUZ5VnBjO z*T5gi!;676xC_)9`yaBv2dZn84>)NJQdkF!YX%LB7sxe$2G(zEkXfQ1TpB{d7W8f+ z!aj&=UW9kdn?Qq{w1b?(rNiVXxCSW0z=6u;ih7O_RRIxxi%18-h_3SgN^M$;7u1hM z(111Z&`DZc5$rE+YmU`~GNUUcU16J*Hmn-MB7%~ty6U2Eaz(IVoi^LuNle~Me~5A} zsbo9uDc#8SXh#me5A0RcJV^vPK>Jm!^csVNwARD3 zdmwxNc1|TN

DJY%fABD=jB@V`U4wC&RgMwNAf#ot6`%t@cvA-lB)HV(zIkn@S)u zqI9Oa>t_j?vO_9TdQusLa})OXvoIW0(T`9EgTRiQYYelgdSnaIa|C+zza))@5d*xY+AN-a=OK6PHowq{ppg z0Ci=aE_$?_3sSg#n!bZnUJh8H`6Jaim17GGh#Vbdu+`wOHP&r7tt#k>)t`eM;mfL; zXRTJR-DTiq;R=6#-x9#F7%tlAj%ZJh{wUmbB#`6a+7q-xx^;M(XuXEmU8p_gdf=&p z8R8C`n+FWdi?4>sBEBig%U@ijav9YUwi`0`=8=sb{h&G0od_)CXob;iWk;(u69RG9lvQnQi(qHMnHXLWoRJVh_}WW6oWEPOH)gL-=(H#(CTT>F^(e9 z3te--58|h|1B)?bBFRA;Sibo|T6xVbpjQGMH(ocKz&Gi7%DCbjPBeYaoYmmTngr}Y z-j>=d5*O=|>K?2Ucdf7BOMtMZ=S=fhh}Y8NG0}JG>f;?3<75Vn;h4L8QD2N&)C1RD zLGxZRcdGKJ;O|WDWUdImdyGX0(bw%i^|mK7r)?Uby|8BlH#w0*i}#Rhy>?wFYv2w* zHy<1+N}SYvGzjRc$E2ah;(n#jpN?Yg9&i2kW8)lKJH&un8fq$;3gXj{jqE9ara_Rf zU`T2x0+4kaM_AIZ-P~}q9r%o>TT=cZwyplph#7IW=JKvs(4oq*aw)vy%S4LUdm?QC z3YTOFWXh=8H`NAHVPkPaM5S4ItOY9j55u2#ac;(bp0uUzdeT;=#Nm}zQkKOTzOgN3 zfI?=+on9z{0z+h$+4I*L9bx5Mu|#QAF2D8rBjYj*+LM|$aRl3@l(_k3liQHg#*SUq zYEV@sKdL-_IxyIwUw28R;}~bl7;(*`Iie(-Y)G=YtShJh zW<-~j<6yeQ4=dJ$n|r~Ufc&ig>%+Fr-)?C3n!mPy^qQAtSmaomz#0KR#rq25A1Bl87cbxLN}=zn#0c*bqF`=GcxZ(ZE& zw}Qum?*o3e=DO9-s|L4MDP|tO?T7uot0a{U*}0d>5Pi@xg9w0FpP>@4J|ZPxeS}HC z`bV53!(DVLA?*_ibTtsV_Wc51kw^N^BXcwa7|P7O0iy$jEAf$zJxoT$&gvoS;2di! zqf+%QY!14l7?^qpjoH0AzR`_|@Yv?2#3wsAXX>Y_!tqAgPPmker$V|_=pN%RJLhRR zO=61(0L=68N{!ELyX*F7%(vs7q=KnKUqCC&O6=pSp9)x(;92pEP1=TH%P!_M0em*o z5A|>vsM&#djBm{LE||NgeW!`}ja00+GOSp}y%`D?TVDQ>ElU>g7egsSE6WNlrQ47; ziH&JcvbG_4Of*=O{9tAB+m%bNg7o;;*SC&6$J>5Gm>eo((DTtjpEA0svGG%#o9^HF zUBC!gM&7jHx4=;-FAIuqEI|#Xu++S%rfnvVmD;1mRs@3iU(a0mreJ6P>PbP#4doIL z%IdTzG-_p7K^WaRm`0A076gUiq8ni>K(NIgdmqtekQ6VZL}*5~@|^M9sM>EsicTue zge+dKI9`-r)CLs;@@rRW9KLXpu#rco3DJxw`lsh4M$@W3hyJ7zSCQq=rl3p*CXL<{LfydZkzP&Fa%6oF8<1($?I9Ydunb+DMH;_w(0h z8or%&S=#QoUbvg1spc)4+Iw;IX#o7n-WN3CLNAf4TD#Z&X#Gq5)lm#LVcY<70~UeM zZ~<}bcSe8U3;0Z-pXgqD@0za_5gFC;%0z%I-u~d`0qdFE+HdBlH__McE~-<6sw;|B zqupkNW2a`1@6JB7ZcgmygPY zE-mJ>ZmDg{d7{v6GVY*?=xmCo-f*;sKF9p`G{$CZUw-vF=IY7TY&*~5b}c~Cf6fP9 z?DBUzoplq(4p_67^Hd*!+UDVT&5U!~$86~hZQo1&?}uNb0)vmWwEP)y(%n)&+2-!K zwAJhg9yTj0L3UTP%DFUu(Rp*eoJ3|b8gYhc?Z(3UQ`Z){&#v{_g~6v+5qBTGKfMoH zJ&Nmoj$jtPnz0DSs;jH7?1E=0_;#1ceT(h0*>8W&&KduI*?LWVFM2b+5iu|K((W`d zw;bbRUBcGVK6hFNeOMW5vCBo@`yU-Xv&iTyw~e_E%B){rOIM4pzFS*xRpv&;I=fr3 ze51K9E}mhqbiRyH>hZLb&Xe1Ex)u*U%t z{?~aWkVwp*QvIOHL-iEEqrNo$!d7o{o=ZKK<572i+C4_;=CfS92RdF1PmXuG`{Q8V z5YV;9UIwVfWAM{=`&>eOwf0}CjdU^fXY0R5uq-oa!-s5-`7I`-eB~Ya7An=vzh0|% zFKo%~uD{XpS6x>hon1E#-EP4<$1a^8+PD(A{%t;Xy?3ZBmoIS`Kij{Tfgw)&+%Tt( zH~RqPGpHvH13KPFyGyOC?J7JRau!$&n#+qsVvc39i(P`Ns;YKvl|dh9)+v?1nrUve zyT^K{)x3bAgInxH74_+L-Lry&5lW3UA*6r{9_@#>7+s7_U{NItTu6mSJRNuL=TA4l zsQDDHiQD84>tc2r7Nfi!2}fxOyW|*;s~iB-RN70EfgA|drzD-+elsCV4+5A1p`8g- z$SfqvE{UtzUZs#9#l4x^)@l75Vfwg3;QrGx_EbC)OVvI(Md}<{JLs)nuy@E)ypCD# z--Z^F4tMas^zA67;mGy88@B{}u-{yyuQ`gX)Vgq}L38r6(1xZ{!jW(FzFULD3 z_yW>&T$-~;3}0=*Tr?f2f?jrIJf%qED|VGx^P{6Pq+2~!TW{%g4HrYZP9QF%GTDRd zw;J==+dnpUviBua@W@b%=>4n~tCjAIU;`adsE6uk-2~(D2s9>4_h8_Y_jl~L4J1OO zGTXb0qt@Nnj%*ij&v83~6Dni&N5WyMiwB`K+O?K~bm`L~hJU1!ie{A-Ue~*OAA!#9 zg*(&I_$aac%K4G;AM2K~oqqT7n*r<^Bh}l>e~j;Dd-2mk49__|?SzY?qFw zoZqFm&R<0pwf`egQekmRo`nCZX|vzVxPE?)FR~XVg0TGvtSmIE;WKV)|MtzH#wpZ2 zLnd>*L9gk0y0hr{)D5kPJN^c#ybC7+>q2_K`umR#{JipP0wcmW`m8Xs2R^;%EZb^X zget?JN99>5KHHo}y;zp6uekFuAN{Wxp7BhHmGSAe0Y6BJdiaaTE{$je{L1VZ(#lx7 z?J|UflQ`xD&f`3iUHbGZW3P7IMj>b;zm(DA)c!^;Odb@3`g_g=O#sH0Tz^#RK#GaP zFXb-xG(8ck|3VMd^O`JL=R$szjopJa!K-@bswNyVK%=sn2MlR1^e)AxrWS80MNrUW z`@pJI(tA4k21}LY)&E!x9Z59p?ZDd_;gu0iBs2*%?a*ACeuE$Z+zI0W&V+=@a6FO+ ziP4Y)19n9`U1ep0N&|9{Y{gT933y7Y1;KojF zFE_*7)#68dr*6D5>kH)5{4&Dku-?-a77Fk@+_&8BfW}nr@Pi8s?G=XD4+ZU_y zPwsz65vdHmB(3gli^BJU$uQ?G?`S^duQmRXFYi?>M50g3D{q0$a zlU}k1mOShf=iz)4r^@1}Su!4FvO({+0fUn#@Yq>pH%9a(R|=T~HQa`8ni~^9WZs6x zN_o~xq@<+i(tWAPu|v|7wHZydTkLiLfO5ZP@nC%80TFTHX9L!o?SGa=qH8 zF3b6$vMb|DI<%$ZTuEIJR*~Tu5I9*;4R zk%PS{a~)98NaU5$`K{mE0G1?AdmImynd7E}rAcMsC(JnEWRL@u;pd;u{PDB{x72VO zkbC*wYmGboXCRJ4TrES;BC1T2Ad^6(RIK=yX>Eu%lb-o`hH_doG0{vUmB1LL`Bng_ z9LfOwk#L#*MrQ)hTb!w+GA8ufcpoM)KM%&R45+8kd8C6h=x8de3{Ovuh!?p33>X!4 z$1o0vUYddBp0xnTxfEqqhG2BpGheQQ9iludyD}zQq}#eGxxXQra#48D_fy4k+A{o& za99}wl+}2boc4a)zWCI{Lc`G8ROMjm%u(~1vNEJoG0V73FnVd`@x(H-2iOekCCu>{vNf8q8 z&Wiq%?`2ka@MXvUbHE?SPzW2TjK!ZlZnq(xJ>E1Ip>|E~p_w_I8Qn08F4>nRjixe= zTiX!9ATO3j;ZG5s=L~eK^}>kzSqz*B z_91D>;;#(JMbpW+95mtc@d#Xsr*bre(301mJKup|nKkL3b@%aMzml^oOqB&?nGkmK zP+?6@Q!7y@GKxV2!tyP?TG#fQ5=<#$W$J%=0HVnTs^EYWF0@k;RwN3nae$tBK#-|w z;fByi{siE*(SAic(=%NTlH}QHU3r*NkX_OU%vT1-S!M}Z zE13h85#y3WGM8-9f*TWXWNt(3V$c(b`LSRO!di-FRWceCy)Qig>_gutQD@0F-^R?8 zVs^9uPLRq7PQu%X;y8|zZ3Wsm6amrMG|)4xL25KT)Y9{rV72}*# z#&Uvh1LzW8p@~^iY!Nwtzb|cwIjHbMazQFFIYqYYdYr9eAAIvYPKGdKRwp8^oteHa z|D?+i_#*@v&1hL36paR($$&)wXtvVFWvmRSB2Y)DU% zZPSC4YY+fbl-Sb+QB2YaE7_ERS;`zK=&%H5i`S;hiSmO&Zgd_C%J`E{LQV+8)3`D^ zNHoxyZ8&aj1E^Z3JGOHwfEfX1QjW_R+j9f15U>p6Z^0AJZ~@df&|_tldsShP?Z&f8 z{!lS^8&O;clCq6zYzfk`4G9W{+wj7OG6*zUHHt3?k!-#K$iESl!bGsP;n7KLJWrBR zI!}t+)82EL?~a*+`MZZFygDN*PgMJPD<)j745ummb2) zT!API5izL-OmoKbDc%PTanjUfG`vZg7FP>4050Tv7CMnn_n&xAr{~&<9x?UhX_6|4 zohe8KDP^OZ<&@}fq>{>}c`dF7omlKg`{>R!v|1WpN}L9LMR>Ro4va@Dsiis5oHig@ z$t_KZCbkj4N{fWhri^f9NLfi~zyW7WqLOV+v}kG3oNWlOk|_mH7fFUD7RqR_k|v>T z={U>)M@eM>T1x|9=|&JM*`Wb+lVi≧I-95`x<4X?hU^=s|l;FY~~GM6nkVk}CsB zJ5A!Y5fe(TNflLgH_L03MBnpxCj35lL&y4XS5b zp~@*T`O?BHEqF4p>T+0Qn1maoq4Ax13_a)6+*GWorA>7FqY(n(pCW9B>r zL;;x!=r+_z34%2Ocp$(<8>gSeraEu+JitF-m`tq&!vwc7%8R^$0H!jITWvV$e0Gd+6#^oOzyB=5^INMTNxSulfC2A$4rsH8HR5GgR@ z5TQg3dBlTT&a=d4nP2jbR7x2ud`XJ21b^drfOb z&T@EGu^F3g@<$V?j8ikEf^N(3{)RIH|3Z|?fH;$gT2w9Dh;t^0nyTh)NI8>4?Nxg= zCY{Nm2C6|egq_Kv7OX`YXUR4uok^mAs>wDsolT;Gs>wD@oF+s$s+pi;oC8kBWi^_k z%Ah@E(TG9a7Kpw}Pw%u&kS>4-@sM`|i?Q7$N>myPnEAnNx*>Xa6pLJu_AIM<2 ziIpLxouts)mP6LigezaX=SUzOo6p6WsN z@#8NqL*)fQVn7aJWr8?tBfytOj7ZVoZLxkAaUI2&Mc?@1v>>;{3++xeP zSKo(cXBzO`ztE18J}cdCqxVo*Z7}Q6T{sX_264+9!PIj9EpiHkS(kXZ9usL~9V@YN z(f{8kdzMKY$2(L`!12~e5Gvy!MCUf(cgEQ^qQc3kak32<42zwK_`(HElqLtra0eVn z#k{;s+KC1j!UqkkCxhoK8Bb6XUM=ro`Il|>f4;=HVh|7m00jUtR5djK0B>b$l~=%)1{*0}VBYrH_BP&f zunj;UWJw~-yw+P^)CukSr}IsWoNa>s`;Pwrj0_Rci~v}G0mTfy^m?-Cmz!q^I)o*& z#ElXQ{(G9Mx@Mo?>dkEHt!&xr9v+k|H`f~}Y4oligEc^8ySfI=$WS@?$~ZvCsw)R? z4Goo64re_ZE6Uf1N5+a&&*=>ZQ6`SZ@L3X%xDd?%0GTPWnF4@ru($2Cd%w4}Z)^M3 zt{hvIpS9I} zsb5=BT|-fzps=Ftgx3`TT`iUkjbeQ&@M~+^A1*pW+0~w_KcSk&FB!0%=kl+|DPGU)zZ$F9yDy41T`Ev2eol{%>(rnjusd8?|s zZBlDqbyM-Zn$+>A8djH8GZ=g5pA_`#eal@gXadRmgK`7k;jb_~PilaGzrOm>C-6Gj z7{c{-=$6u`ubjC*dpdrDgECYyq9hdjiYxRx)D>K2xk8p z@M^_M_dKcq^q@PO`Q6DySvVrgc5vRsimDH4?gg@E$`ktWwCV#yz7Tfz3PSi*PNw$e zzvpTG^Lh-Vo3`GrcGle-a5?nv|9-(tF?ELY)bx~8wB0iu=in|vbvhYA3ywTh!I~zB znvm{o>PuB9{D=5IXI9nK*TFHq(`G?fcyQ`(ZRnMK;%2JA-$>OxU|j#b&A_#QutPvl zG2JiaH*Ho;t_{m-SH-4%cyHEd#j=5!LiiQN3N}BEj3hs2^wj_G-a=aY~ zJjafHN^*xgd|Vr)1e1lV-U<6w`zprz`Wmd=aF-5(LG|Ik)5~g37N!W2d@zGf>NfUzunUG*8v{Iz z4H>M1h5>zQNV6aVAPq|}VW1$774>GS462I8v0uDjS{7osEhMe0G4d|AGk;o=q6z+@ zAtghIAs3D@%EFN}z~zYBrbi~MOA%_`!eNnL24OnLBeP@zq*6E}Nb7LOfyogqa>NpJ zo29aJiDT(()V(}4Q*cdGvF5GobDUvUYw45o2m9(?jRGg9$MPMCSp(a7@E*9T^4;+|DLJsS3<8TfRRtotx_4l>Nm7?(s|?-So-N__K|>?uG+!ql(%hW+g+3i^HCX zpL>17`-q6DWG=_QGeMJcDK}1ipQ|F*R)Fv7Nb7PnV#f>-Y|K>fSbzei$jx|6&5a+85 z9Q=|^cNhKdO$?@?CNt!=X(Pbwx>^-9O}|hT1>tohICL|GJIwcSDZ6-dl4J-mtS*9^ zC-j15NMI?#CbwewecU=ZC7=D$+xvWFF>8WGrDd*^n;B%b4HsD@P zMw3w)yD?3*D2*DTHgz!$lU---)=~tuv3$TPJpC^tIBEm$oYcGNz~p6ga>5F;$7T(M zcF9F(&xW;n>Tir*E$1Z%@W9g4`vsm5DNOSOV6WZOu#2hzDoZX^eL-cchfJ$+cA8Z8 zW@Q538+^kCo@c7)!$E~4q==D_xD-Bzz*7jXCjR@1T5Vc21xFQ6QSeKwcPz({DQn3` zD0B-|5-S~&fa$JpcA*5dvF3`Bz_AIPwbTJ!t$dhZ?(6|wF$7gpkX|->bpn7*kMBXu zzi!>+M45}=I*@c?2L-_yFD>hAr^{5_B*xB$T@$8WjAc+Y0%RE@Dk{c;D=Or|<E-9K zH_Caz44fCtWG-mbP*uOIYNU2%)SXfD(iyOVc8iX_L8w1d(ne2Q^_juZKUMhk_o=90 zBlD;k)-QtLITo3+t8Zz`6#>s&I0ZTUhlz+?5bV5NCL6$l)35Mb%?^Ul7B zF+`eDGW3(b?nKW)Jnr&8+u^TAe&C-yeU&}KBz6;Nm#nL~5>pT#E3cD)@;Qv9l?=c6 zH{=u4x}b;7JX^wNiJYIW%?F5?qD>&MFwnJHiRJ2rsTbb30y00R_ZuTCODES1l$@G( z07k~@(H#KpoURz~=RBKCA8m4N z@+5ECMvPq@gKa@I2!4I_?Yb8#>KirUxa*Oy(ZOfdT?Fn&!V`9hF*q-nX&d&$$-Q*o z@JxweYuPHDBsP*3z-z(chKUR(GfF9DJ#FD{0TJ?+49LLO;iLmQ|3CDeq0pS@!~AEF z#Rv9&rs6dMDGZsA-)t0GCMX9cs|`N5%X!sI&%xiE3OVz|?|yU+_X>l7ZB)y=z+_LE zjh1qnisENbK*UVEK&JkSU|7!#W*iZmsqYF9l}WiW+DT+H+6H;Jv}z*iYr*AtTa4Cc z?9nvsFgZZj4d}dk#{7m8ZRu|u?jz}C=6G85YN}l6JAdBZQts*x{29eYCRb%;fK9Ew zrbT4MYzS(iO>wIC;PgDIAJlylXMr`v}W~>og`Q&aSvTf*e{FAU| z5>(1fZ7lix5}Pwyyw0y22%)c616^z)G*h;GG$xDvy2TYlC|Mp4G_8mj2oVlt#-p1q!S+6XK zFsv=+VGjS{aIT7thkh(;@$fm4Ml@7 zE=P8`w=u<%g)>C;*MWP;RKo5&L`BgKOOs*rXf2vE9$D);gHxwvs;Km;pw19ozTRP` zch}`8EBL&A2K9}ByAe=?-R#ZhkuzxC80oy1&K@1#n=kl>H;qQi+h&?N3eYASD=1iv z9lxtLf9K*>d_q5ZTkA32OwL#vBV4EZ4x6FS89c#1W2YAW$Mx6405|LsSgV*U@Ln(X z`Ce~(iMxe?mA1J3|EL||&QN*G%yxx%W9Mh8AJ3Pz`+2ic8q(ZVylMb5hZ%$JA>n~Ty)&Ccu{!tds1b_!8@^E103_~hv*Hn)}p zVuQh-aUYpvI@9s()1ez43(d&#MI5(P;Y>tPnZReX8+=;fB2 zmrl3U%HGH0rw$nj3d!&F2D~>OTW^^LVt1z>A4~V7q*T$udZ^XbR!Qbtg@{rO6jFnF#iG+rXG^&NJEO33L>KyMTEt9e7^n zY=4^I{D&?4Nk8GY!s|U&o~Gcsy4I_y81(!%QzQ{@&QRKU0$r}8FE~%7o6OvmP5M{o z;9uQSS9}nMl-pNvd=*Q{2Qw|8n*^sk^Iy6>M$J+=*t;91^}_~uH(!jLz_kUjNQI`qUk z{DECTJ(cb~vFx3?IYW3W8FHK<)6zj6$@gW z85ZxiGY+p0E3vadUKu@B8*S4at^bVE&y&8C1(1%O7-vR~e^0=3PQ0<_1J-W@xfH9* za~q*`P2j-H5N7Tt0!^jt(&-6wYKg5e>34SJ8cTX9-6B1f?xaW3k@U*Ch4okj9%}sV z)HmT%dd^I*ysu@vw`Z{!rSHsQ{EFU7Cwl3&KkYo);l4qJFC66GjW>GEOplCB)2wT2 zy*hEH%ld}Xf_$jG zf|((TgjPM4uB%7VE%nN}XmwSFx5yOf>{GoU)&%aonE+uxp1*EaJC*UxKBH+vUf%CN zWq}ibAMex7#N~FiX{)PNhLJ;Hrto{dF-6!wQcUSzy-7ffTOcf!@UKn2nJM>jpI%BA zdymD8DO=SQ8QyFWJSKEtm)%oDNiLWf_AYcx@gM(;>L2r4m4rBh&K}ZaTe`nL&z=W= z%cEz%sxiPtHD4}$1y)IKaek_kGiE3HDY`=b#(WznquGgz#ZrJqbJN@uZiar zk@(3yYm0~7kzpcA$f8;MNwBRER0w_yhl{kn4Bv$gbN`ao?bv+(;{J<;YN4SNx`{|qqfXI(d47p&8v0cyPz3>lJ?g(C*{ z7ib)y19w9vB_#*g<9#ncv(Nl`{q;PAhOumBRcE$p@6O*v%Nu5HxefZ8Neo^2zDhF6 z$pkZ0pw9!*>Ub<&61jF^th`X{n9n)2(Cig4%Fk)Q2!M&*ngtI*gJvXc3BwkyO)uSi z`Pu{iMLaK|kxCAcqbF@i_vb@kc%OaCmBP9G))orgYIXS7#F0Hi+lHUKb%rw2b3Xhz zjZALx7O{GMw?6+9&vAsI)oFz0U{-I$88ohwCI?E`tsdKTziY}kzSe%Zn}Zw)w6grD zA1+2Ql=RfJqhDwoi2C1e^HPKy@)H`2456vtRX*G_I>H{zU!LV2DY@F{1*W{M3A83x zY2%Q4yYHjtnYhW7Zxoq1&zQ`s-F5SZnX7P(-aLOV?Vknt0ARI^BzRadv@pftw0#p( zNNH2G3oQ^7lOYGLMN+|4T^WTWvVs4zvX zu63C~8x%q1)-wZ1QPMzU29OMoDB*^E*$~ix$eAymUz%7vC{jE~hk58d_x9m4qCX6Y zk(3+}YcIBbMB#E|s&d8b*bnZhhDd*A0sF`le&K|al?KQH>Ej;MM#0wuDF8GyWYr)` zpQVS9@-m9hGlU&8BZ%S1y?WHom@)O$1c);;(XvPo!sLWx9D#x?jzm!wjtKJ>w?9*Q zFfAD(mkg3ng(D=^;m8Dd9HGN3zCA8c?2?jXrmP&7T(>AFm?i^RVA+O2y_)kid1e^c z(zaqKOk23Dd{HySTJ!=&DH$XTy>R-igxe8luEQb+IY*Z96EnXL8j~nPI5G993=!te z=_9%z5`X|~JA1MLYhX4F1y%B~)+O?_w^Q&~^-#8xCke1{;hwGh^^r5m0kotM(ynWQ zlPF~<<$ZXL& zBaun45h2CcZFuX1W%X+&d`eG?PcbDhnfFz=Z^wvv5bExDFy5 zi#hw7tPWBU$WWwY9Fb`*{3g=a(bIm>`^P$HO^8$snYhRdD!v?{sw_tyfeR5p%)&^Z zmF54IWOIJ(!J&E#tf z_YMGkeg?-kzRaNNu0S*C{rSsY#XN>>Q?rbE+4VWKocdg~|FFXx&c3gv6jM1_<@>+w zm86>0a+ommwhAlx;-~@rOP)MDKJfiV!od>uh74<+Q7_e41fQL3kKcn1X z9k~C;oh!M4H(x;8zhnB28+N-zujwQ!Yzm;hcRs5!86Tu)ASL-RO?eOABa@}=byrtdp~BF&#N^6 zE0=xk8y5KEWZ${{h4(`4PyCxZcf9>?L5$pfK+GAA)p>0!w(2>%oaEzO4Jt45t`^s~ zU!N9T?>4;df24k-iUHZaNcejos#+jkT($K&qVma&oF6LrVHrJ(9ld*V{Jimf<=r3r z^Na&|1cR9A*e{yUYM$6^orww>FW`PoF_`g`cGBdcYNd;h>I3F47+r__JA@`^ph zwy0h2zqRe_?i1smQNDq9FC4_^fGbe0xCeB67(OZQ!S@wmVtCaxk3}lV=K0O z?!S*yU|D2aE{7}(BKH{)M5UuFA}fJMg(hpfzQ*2Lbe z!`8@I#=&8rkUg}e5%U3gx-J1JmNY{AU%iD~-n%#SS3Ab5?-cHDz0d#F)D#0zRnw4^ zGKCnpgjG>fMir6-3`7Nq`g+qJSM!qm3uFQW08OQ=8180iTNGxxmBCP2TL~riZY=!9 z?RnR?{{rEY_C!&af@bWMJQ}PDq7he!WJBB1y*=OlE9t)%NC$UFKl1t*<>u|9vvhZJzhiM3-y~2{#;fU_TQjS&FwTAT?mqgx+rzqZ-zt#ZE2jTf^6}!n zeZ$K69dA9`AHc(Yd>W^&z|kUdic4U^{Yor|%*=+&=Ue@Hpn$36 z>=R~(KW1{Va70$BdpTP7SU8!&Np0LYYkfFS|E;6ttzQjb{8sw8N6ey;)Obu$2&AuMS$)Yqj)2i)wKZ#=DB8?N3?scD z6}*rLY{?qw|H!do)Bh0WYyX$XSM55Z;2r%MYd~n%b16!?s8~b<9y4QRF>IB6*5Eq3 zWl=H1bhCl$5z2ke2b7ueiYTs3wu zn2zr!5-AJ(@MZ%1%Q;SrP{nu*3nL_aRWcY}BM_~z;2QQBPgTKP@gs*85otiCMwIT8rTIayVO+)l{VKTokzKPdW%)khV@*o2NwV5LJFk|7|+Z~Lha&Jd(( zD2Kom{jEnbzcP3?On-BRif6)O9HFNyd7vvC*ihXps^^?^_CL)TtfE5YKpQe7J6ONN zQd5t!ijcEyNvJ!Yx*&XFf}&;zA?YkmvBwTkKa8A8FuBOc+% z5N6~E7ilDjyKqf)eLq=Wb5~7$Kt`^hqd?!2`D8JWKfKRvq-?}GyX`3wfu6<;5yLnV z`B_N&z#jNx0M1y<)xC|z#jD zf-c{e*?yj)WOvvntskSOyg9p^?^%1@Jx1`S=RRIC>kYQQr-51iS>aM!ll^M7kK~cu z&+hm=o`l9B@y}5ObUjH{t(NwKunFSACTWs{1xuDz%tr5Rg3|V&p4o$q?q4;kwB3EW zXVhim`}yhM{tx&FBtUcCLE45y|E3Fqqox5UAw(3_MLif%RMQE6=q73l9*u7B7#o5) zG~UkJQUxDVi*}(EQ3ZsAHqC}yq zj}Pe{h*Ir2$P552R^l9%@WU!k*9NKUDw>pc~C?O4j<* zd>jH`ao)Hx+0mMWAdBp|4FDclv>^MkwIS=eZlRlmBg^@x@h0A&l67l61aL)D76hbG z0??;-CS~B18iZ>+_QgUAlx=2aR-k$1NxzM^^Af$7j>YG{uy6m%^luqGA~ z@+Z(Oe54DYqtfPhb=8tCXo3o3By2?1gxVz`K+{=Z&=mtwbkxyp14>!&kVmfs=r_j) z2F6!yfO<(-h%#JNmM~qEc2;l+qDP|uiEM>$hBpE4Bu@7ZnUPscVJ{hM8mUh<)hPcS6)zv@J{FiQ%1 z8FDngLFx($4y^`_;R8`10)#p(3*9{-y%3xvCIe1v}-T8&|3Ws&`5@FjYgmWX4)~;C8*E> zibRE}FaUc51)~9RlmuHz2W)%0)QAA-n^N$>(Z~Rxd&)LHHK~F{eUb}u!J!F= zPK^MecoSJWG#ZSzGnI&HKo7F;RDhI4U{YB_*M!IOH1NWv8W>|%kZu$nQ6svjtT#@^ zwYfn-l|jRgT+?YHVr>5=Dstob@OsnWz8bj}P`q(alab45GrKO2#DmFuW(OpM}TK@WBv)# zEF7k%9D%>UB$~5ujtB@B;mAm59gaD0IWiNOd)%>j?#!gUDH}tmMlla{mm`1$bJ#rM z22QYG4IPj`iOf_MjzI8pm!8kt%0~E(o~{2^?RCwKXwkK(-xE*AJ)QotnrrUCwb>N4YMLoZ zH~-d){v8ACBC(1Y&Z430)GKYeHx1CgB5GG2A=CMifhp0ht!Wq3Bh=7^;ug;a>}CiZ za5r`YfevuDb|i!jxSJh;po8xMDoi1f`I7V~-}J(>8r6Dg@@Wy-gB^wPdbmsXqU03# z8r5Y==O>ur5s50;FuX4(^(itYH5AGOs*D(TCrELPjt?~1xTTd#FRd<>?Nb~tqCte< zo}#???{nVqy?=Vs<&F*wo`wuEL#Ui3>>O5DM=JoV1}c(6G_1m!^+X8N;wi5$bbCTRENPZ@g>1hqZkasGFI5`eT588QSe%bQ#70aKgA{gdrf zQjN&8xMXh>%POD=Bc=n|K{a+Ou>? zMHiF?O#%@CY$*&MnxsVGWC4W^9=RHARgb^4?IoP3?zNPjY_hP#W_q`aQ^&T^DHD6u z5i4(AXxOUgCV6$j2qS{H3EUI58mYvkaD&(=q)r!fEfRsg+T^*iaQqWw0dSqL4oM*{ z0JjNSlGNf7xJhgf@g+-uHi1Rpov=qqB`$y)giT87anbkyKCr?zpk52uO#;1y%pt(a z1#`AZ^b$&k4dO? zQX&AjeaIH=Ucy0<2wXm-Ciq^$S&)|cip z^c-u{s7O3R>+W+DQV{eCon09cqKaAIuQ6X` zaA`rYbWTFlf{H_gXEp!;5D)_Z1OPKcMkN3MUu9?2w?IiFGN~rv-|xG7Z6kp(D%~brC-i-Y`k2IOg0P9j^;WAS zmd5X@rJm-;-pVE7wvi9YmK(PXhHSdC4?u>ju!VOR1V|y}<&?BX!m29=oB=eftejOC zIbegzR%JU$HjpUiEf1$gl8OZI3aBaOap)fh)oR;(SQjbfdqYMr<)#KS5Xxe)Cy=2a(t zE5uEuon@uC;&Q02*{R97HSNPD;Z(KDq}El=s??e8OU2};1T=3%SCsKrNbQLzu%~wB z>4lF723dpY6U%c?XHsHzLrT`*f#;Y^u7p(kd-Q=uEwfX&v>_ zyV`JKph2T0lDG4vN-L6{QpU;L-|#JF-OJtsL@k=;>B--0cKMx63j6N9t(+vm+v&TS zKw-Y$w^rHH-SUQ4z8AC=xkX10#PuJl^|otnti_t5o2DPUmShjDsBd&sTWgp7t}30% z6okr-{+#>a$s~%pda6ikJKCEqDTWbG@ey2}%ObL(B1?;cENlrU#S(Fvr~6Ut9gE@* zpi5|Re+VSfMg&ati74@rxt5ynWt>UdN`Zsz{d%l`jCo;ORw!Z>z8KuRyx1+C`;f+7Nws;F&! zT{Z38Qm5bERgCX5VpEjnai{rT6-*Tniu{b;5X4v6w%gEh=Z*kBoNWCNjSLtO5`GKV z0)U2ka9c{ofwYv6T&I#KD2MvB2PAWaj?%Ki&gS`?J&OqW`!N0b*9Y;?9}yOWNYgGVjA4B! z_09l}q(G1$E`X_-w5F6~pnOAHGTVLT264XkXw~BW^+P~`V?>B3nTR=&L31)8b~tj6 zi6sW9{!yt#!2~)q0Fk(vG@m9yR%8O1l>C}#6dn^!a4@_dYO5(kM3b7kt!i%_`2zgD zw>zFX;zn(1?(#^jd+Vw_;nwhWtxygK-VIlp#lo|z4a))AOMFuhMM0)xw2K-iV`?~r zQ>H%*tom@Bb-XmssXca1Bf}N%n9avM*nIa!4YMz->8)z1F#K)3X?v(xT%m2I+HC%} z=k^dgQyX0woDyqsjsTY0T z>PcCZ6IkaiRJ2vq;8WSpf@tn&WshI9B4;*ghj|e%RHG4#x)PiH-cWsk{4S}N#38~| zKStpKW^n=$Wj)+5$-2QNLBLT|MLihd3oIq@qJm+Em_31QVGuGRozJ)G=xJeC^3tw6 z_GYACD}XfyL>(EcNsp0=WTH}dOgN;D6OR-(fMy+;iAds+Oh}N9I&7ZC``viAM*a;w ziMBS)K9LryT1tZrL|FE89n89J0uE636^$LS!gRvb-TKGd`7viDzXUTYKlLoBOm;uc z+P_;TM_UNINb$MJ5cV5RQ<~>bHthE4c7X5Q3)WJsT{t&+%71ehiI8$88fg8L6)wJB=5YGSV+%|zU%_#RK8|o>3lz(ybOf^k zI#yYM9;;R$$7&UTm5d#+o^%-0-2GYjO?@IIRJCsPS-v{?jOnS3@XO=_h+3F##K z6|zPh>A8^FcoH}fC?m6I2I0MQnl_A+&y*E)IP8WNdFocJZD+-9FWdb|!$+E$mE!hp zbi#dAEoeo5bEEOx4u@nc^9NNni-Fv^v01nmqN+Xo5@)4Nuwo1k%KxH&s;|t1t{X54 z)x5dC%%XGT0RO`W2UkSnY)2hNpvisy9y20hv{?dJKR`bTazv+A5#m(G}9##v9B zeT<9wQbTFx`>>m4AJDVzsHSYCDOr`%|7(@HG*zXqU9cOCzNDTPGdzYc{9vEK{yS^p z{;ndMa_kn4?9*=VnXfr~4BZ#yqEjoLBIs1KHhq42tZ>w%KL|6Fxs@r}y3(GG{N2{} zJNLLKUzBk@n`u2AfS|(_=?33JMG=`ncGENN|F&l9?VXkrJNtKAaUV53#cFo+q^`BZ zeE(k`x0mJ@3pH@!pFJ;4)%>+^K4Ke>*EDw$-;}ZR#x>uWKmLa|TqgbC9UT@OX>ybs zwzkv{QBBRwU``kVeP(+~6;?ezrP15==g*LI(c;6J)i^#DgO`Ad(m3y53bR6$uHsb_ z&dO6$(BZrf@NIZn{#wvA17vj+P-R<=@mb=h8jE9mw*dscpN}*Z%2lIPC=Ii^(Z`41I#_b*uix3PccGL3DG2GKP(;HYz^FE_Q&i$hp!b$ zI0FZ)FFGeOqi)0PXe_pqo%hUP@~3x}@oMX^U$u?^q}45baBD?29Kh+_$ZAIU-GRoF zt+yUd$^}c=@Spn-F_79!&Yd??yLm31jdtr~z~^ufn&$DNplj+H+ZAGDgl#oa z@iT!HE~Zm(Q~ZUUklSA;lIJPr9D<1>($d1VD9lQ-m~FFtVUues|JW$S7wy;`^ACCd z*&5-BtIuOkuy1n%mWzETd4mf7Fu{(kFhoq`+oUq}_F;;SCUdE689Q~qOq z5W$4~!F1G0if0NFjRkM7B)v$GITtk7p^)BG{A}oX>&uPnoPlDMErM5(~ zW<*?_P9o|Y^K+$>`%P&t8DA1zj`l9KA{;d%xi42trJVD^Uiu`1zomX7)M9wNj)=W3 zUKDXk0$7r6WtkECujWIsaQrG`87**sB=T|CPESkYPJlu-BA~e=r`(qlzq`p@znz^y zXLFMQr*pWuysE!)yepO+Y=H%&X(ko25fQ>2h`;`+mO_8k#=EY8Rl`)1nB69p{N#|b zkBFRGFM0>=z>>Yll-B3KJbT*5e$;2h{&Wn~5fQY*11^ieAj+~b9Kk1dv~LI=Qv0Gw z1|!#@4W5cU#c`ch9M3Bit||vxF=;*?Ot~ejyu7aCYid{L@1=IhN5tI}IX%H$U|l$! z_8@hUU#;ey8!57ie!OsK&+wdX?=UvZ>il;4Tfbfb)no1yP__8#2p6E`rFMi<`gzN; zMnA#nXX_NS-ZS-LDzZHC;fON)#kv22>8(2GF@M_(`VsQ{UJwS>m|R6_Q|w^u4bA_t z<=)@(O-mlr z`smC4U1Z7U!4bdLf6%VH#+`|mt9tBp4+;6pzyDQ!L_9feKz@x(>VIa;**`&QO+*-Y-NnW-(Bt$SGhvZ+Cs!UGxdi_ly zd{e2rT;e8Z`16CEo;jhL%IO-jQ;*G;fN;bSrdC*tO)etqf!vE*N5ylK%clxvVbKn% zrUAtWp8(nd4hz-HDz9`sxgW!?xhHrN-i3RWf+FpfslFnD_c%Pojx6JF2UNzLc6|sC z--s33O@xp{IhVS+Y0uAYcdD}dD*P+8NSps~ikw>;M7q_IR$p1-T^e>AJFibWm9@F| zO<|jCL^Q@=y_Z`*dI8ffKWhBKkKFv1BlXeoJlT5z|EGvjq;FSLvQClh2xshwTho>o zyYiaF-VXfKr?|GuF^O+90Rx=gb*g;u)+YVDuuAPZ_xag^crcELw@S`ib6ncz9Ll9-K;is1$74vTk{+Y(9gZvDgDgbt~ zeg>$Imuy5xBS-4JjlXKg6e6X$h=|JL9rRlUv2p;M`|r&_J!0K06O@#bS)Wc)zGoyY zg7&6wPtPMlezT&{#sh7029k^j)Hwkfdo#Zuek0Luqw>_#Vm}8Z34JopeNAf+S+Ck4 zTrqgEQ`MJktioeBC-aoe5g~FIS~7|FED}wl7!f2i_q=;(Y7rk!_7`EpLLFCT>}}n6K1NaQ-zXX#$?FhBj;XIgj+C{f*j#DLc6EPl!QYR1ns4B?u1fy39RvPXZDMij1{b>$X( zR@b%+ouV%`zU&7?m!r?*%KvPCypbY=e>nQ*=Wu(l17l(<{K9S1(w$q^d2gThQci8} z4!|SZF|WahcfMDGT!4Xb#viMm{IMTGrgSYZ5$t}1940{8Ij)~(L$Si*JL)9?i1CgWQjp3m z+l)HD;<18ijf^~%uVgsEnZ9au!tjdM-P7J)ofKiR5dkqAQks-`8poJgSMB83lc+y= zA)dE)ebDEU)Ma7~Qa-?oL63d*f@NMi!P>0kggW-{9k$%@6-g|39CI;Pr}|su%y@Zn zF<2q;RtU#xre^|Q;EDdXE->*JQwaD}af*CnKFDL&Kw? zoS@B~q-`0#($E{%T!U%1MlZ={&OY%RCg_acfyaU(jTjhV*0|uk7^k?n|P8jKtRMkbcN*X%SFj%Q*KzBmCkb@KLd z^929y*I4YySob1FEh@fLeDwjM>zbSQetyVymysqQXLryQHUEcOxp|Rdi4xII%h4Zc zAZ59>sd+|?xsDqMyT~cy)t+`;mE&%PZM{==)uvb|*#faUx4Q~1&6^{FDxGDCj;_G}gpc)OAv0JLX2;p9Rj)=h3~VRxtT>>Sm0%jk?JcZZBBWzfwW6e|fm8 zE{fz-AQ)_2Zjpb{FS2h}Pbqj;MM}Tzrb6l7S5NAA>_xh@0Pl_Ka+C$!Sl)XPoiB>l zS;vI#23`wAE=G*7c3ndToq)pn6yZta>D@>$?nQnbh_I6C&Hj5!xI(;?DF(?}>2=9< zXW4+IZ$0sIU{sT{2<%h=I1el;H;yf4md{zr9}L$$*BVE~#fsk#GW%t(#U7VQ(d2~u z>y*PA{pN3oC)vQxZYZtcV$WnLtSDsijHoj|djD%|2BPN{E5Es(8!*++C`^tV3T05j zhAHR|mg}7%GUeJOIP-4xbX5<4ndM zFAg0nZ9@m0zu2yE`XLKhpQE$#)yqtnwQf`uhGIDFB2MYcKK8HLvrLGBsk6{eFLep9e@Oe`t1|AB-1! zZiui*>i-QgNRx~Rdpr}-jU!NbzgjvsZ(U060TIsi&$c@zI5g_eL6Z*cl7D*4xnZI+iPUUqSNsVB zuBwd)9K*C?pUu#e5_qHKNqL_5;c_~8o?hkG#X-MP2WtfogZJr`G52jB;6;u|cj%Qv z^Tns}+I#zdtGn&^8UJnp)^A?gl-Pl6I=uEGy)Kq>iIL7?yRVw}*^lT3t9m|$&e zzDRIvo{FumQEK2Zz)0klKGUidAOooGpk@@dLsjL{KnNECEX0HXf5H_ZdRN7r#a;3? zcgW35#rLN5+AA*>0e)Ox#&RcM<%MF$5C}v>kFOrFnP{jebgPg4AdkO7Zlo%6B96}A z8xhE0m3V)#)He~rCCObm_}D2C3R?C&EqmuMufy~Ba}Gb{e~vJ$oBN{gP|s*kGiVNT zT6U5D=P)uUyD7WDB6{~>=9D%|R!!S2NxyHxcl)51@J!s{e;xqpfggC;PjJFsBuLU-*7Wl&CrE&!9KZj8lLJW9Qyq!qFzg+Q z3{r+2XXr_ra0&CbRr=i?XrvIgp=I^wbM>(RI~0SrvZ;k;T&W zNx%zqrNccQ*%=A?%IW5WaFA_>x5v6Fu;l`O^pc;9q%s1poeP z!3%LJ!nQ1}jAix1-GTc_rAUR0N7o{g;K4lg(FC?ck^-g1xmsVvT^q%!6ms)xoOkk2 zEKhspp+D-Neqssd?M;v=hg(i^ zQs&!hs-FJWD^~S(nIddy;2^iqsc8cenZ1}C^siW9N zu!o*nzj4>uz8@W$^1~z3q}S0;pc>+NB~^jK5x5NIVdfg^_nI2rWGCm?yHI z2oh}~x_H&eBB0bG7Vs5CIMAHE0J5s8IROwQRKM`p3~;UXM2Lv!^@s#KRm}1|PNO45 zI8iyn!b1vru%lS4J`^f2Cn!4fE}AE%TQL|0s#*n>Hc?u(ZwZB2(OP!P78C$i=hMwt ze9`j5$m}D!QWL;iQ!OynDk_MPx-YO4Ljg>Z;3k0B^*Bd300}5pzbB54hI%K8axw=P z^&X{ek5dXQjpav5u_7>`@5+1MHDB&1W|LzdAjTOHx)J&st*VXROSXG)So^1tFirKi zPAcX)vgq{Q!RED=nkX_N;-(krMypI#Wo>Vw$b+(_&=uX&wvc!NKR_&eg^Xb)SL*u? zJj@lL<_wbUHDo}zenepMGUo(-99B>TF7P*!rEz_kF$%#)K=!${!y4MZf`7TCt^llz zG^}r(usEFWYAQ?`EO>z-vvM~!SYk*U#-rlf1@Y<~5vUjuIy#6T0T8jOQ?LDb?_?pA zy*!2Bx*VO!$d{RyXj9a32kPRfwM5R9P>as%M_eB zhaLc(5P2*fH4ikAM?~hK1>m+YHwqI^qfx|PX@@ldWf~rwQ3NGA_acaG5!Sw$XqTL^ z6Ov3t3X|54+dZok)$PQPy#_P)gTEL_HzK>Wfg~u&2YP9kE{YAVcG05r-9{F==Zbf) z@6m3&KI!39x4#=#rM{}vfLVY|lANGO4VVxuz#c6Ur~u}o8=hhtu?wb3&x+@Y$v%xP zdT=y*12tmT1W>OhDZXktA37{j9+_qX{2iGge9yWo_AIPiA^+EQAv*A9zx)2qIcY&Z z&edG?HnC*G`2dtccBUHYn%_Di+OPf`ewsguo{AmrIXP}YR~DzYDbDXL`YW72sITt3 zlm3eq{!xdyu8d#4FT-;NMfRrH6WPYW`%^pKUIXD{1}wCR#D9BLnDB|?!0EY2+VabtVzUKiXr zxGCsrh+w0SZ5I!y#r1p0=mtat7=7cq@J9C{nx9ukOv1h&KTO80(}z1KQ(m$$w#BO@ z@f7d&4>S1bHO5{=ADge!g^0+^EgrEEy|B#Mx0!PKYo-`}d#UlapD(6y^Gk;r$=`Js zf5hi{;n9vY|!t~#udJPkWFDE)PX zFi$2Z09!Qz7Nsd*asfKkF~&2m)5X5+Ss#$cE&zRDk!NNB&L1DPu19m=%LL6(3MoJ_j#&W<>ZzJxrLe_C;bJ15uGNQlV*1 z<*oDFJ;2e+)i=?^Y zB8JD21E!-lP>W3=!51)8tlC3&fH<5f+v*_Sz#z6}R}|z-Vc66HLouz=0|5z5EbMQi z=n?bWCV9pSf=P?Fh_8R*o1V&|x+wNM|6Bh*z0+*>0OHsvhKrJ_@vBy5MHiPt)I4C+ zLevsis`rw-TF=kUF=)=LLyI3kMM&h=ahL+QNj}}YMF@zEBiz6ih;Vp~7fX0R>zcE0`3r;|;VKbWfIy6hh(L*%Z6fWp?V2&U@W(jJ zBmglYQuL^3=88999_GNI00Rm{qAZr?$5|7slRXi+kxYh=&Y(p4bjiGV6O&?-!8j-p z)2N_qD4RFe0D%~+eEQRZAvjb?R10heuqrCTU>-pj7E^^yGmd&wFjMwYo;C&>qari_ z62@>bdYC+6uqba>$H8ittY;h9d>K1y5!UC98a8FdCu0O)GU4Ag^~b(Ih4~<6k$miz-0`h!YlvkM+CTb>B1j#D{a}HL9)Y!?R}&Tj9R%UCTEIb zVIVArRaoEy7?SCsS3lA-G-wGrxZy$rFe2bpGSP`W`hYM9ICe)wuUwrtYAhs3yJ;Y6 z6$PmZ>)81cVW?(y^=73+)d}7l5dt^DlG7&&JPjcuwq9`IK$ASf#Fq0g>b(jC~Q- zk&&XzG64}cnFzL*puyclB|s$c`q+0Ki2!NBhwhJ?2m~gcJEDNJmzjf&)OyQAQQhl) zFJc@42cBNw1jG@GZyk(hSQFj0vE2V6n&Gy`o9rN15_obryo6PR$0A69BO*ry6HT%> zY`O~^TlWf99K|sr(DNSYZzdXicG2CQC&irezs2wOLqkbHe4X;lCCEQkaq&4E_Jo*T z%E=}?gx(d97lU@Eu}aO6m4#8y%~FLiRSd8bfNJ!u-Nn3TmE}VguCW&X<~TqFd#im^U%X100^Kakg3c>mal^JMFWwmBB#o|)bkt=Mkegr zv3_c(gSwBvS;NUh5j|AtMMU1Zl!><$Nu*2QW8s}R#$izG#1gGUd38Wsc_5b0oc+A9zVpnDYV^>0y zMHGvxs>05DKN-->3EGLJ?U92)rn#;Q{>T*H=#p<&*McfysvHH-)vdzmJfCYsHj2W1Frr?wLhb1zV8LlemmmhiHNJ{iy=gzv=S&&XQj zOps3#4Od6?L;xpl;LMqc-kS#ij8|UV8K$nG9IV%ygs(*7%gpwj)PKTh>}f(f#N%d0 zd)IOTWCCD+L{5%OifOLz_)GnsevwF3ZbW}PSRR>~erG5%9_{&Q!9*GnN%G&~-QB*N zIZ69Z5&Qg4s2mFVC5KeECEFrEXy*&XpBB!9ompdce6LAS^x)pzQs{am**5SA}SNXZDiVAQOS zGb7`tpa7Xz03PbehsI<`L-E-|o(yP3!*_`%9oodZmHgovwV0ePCGZXX6oxD-{SiVz zn6ZX31IdbnilTmrF*|BHH@3W+gXxO$A|huwJ6)m>ET?<^A|#h14kTvFCZA-?!rxzM zFUAdIGqE6VVu@z3_-9c7WUSeA_n@f3_DES2KqbbB<^(wo9~S%yoGGP&$e$g0)6_pc zH-Ij%E4GZ{sUT-|%P(04WIZ8c5RZXV zT0ok)yrL-a$^tCSQ6Ys*Do_ivxhN#aFIs1b5H3SZIy^jTa^`}1PGBNhvQE{|5q%mF z6Ouh6F&B#7=Ko7r4y`E*A{G!bBxcJjU?h5)04Zcm^?Z>=ltbN-xpH9}%jKjEB7&SU zWDXOJnL7BNp_k!E(shyak3=^;!kO?(c%us0jM_4aY$M{P_YOI|KOawWOn-r7nU`TV}9eGe*^Z%kf91IbSTNxY4 z-IMQdj?%Fs#}_7M9*k{RIFd$0#G~WLV#ytzNfc0W5fSp{3$r#*8)AjwkZ@fMYeXQx zW|Gx}{|(tOCE|(f1nn_N5z$QhY7JmIY{v6(6WwRK>tFi-<7MG|_v^wRcP%?|4juL^wEg zNwZ7?O*{Y;5D)_Z1OOvbMK=HdZ*{ZkU%+XbQ8W)6y}Nhs8V6a(L|_BqT9&-ADoO6X zQOUDp+Lp!xJ#&BmM8*aHXokvY0N@ee`=#r*t}kxihwp$sdm#9Wml`PW6@b`xGzXPn zNX%s0Hi&?ykL5N6>F(W%$&Es5KVfiz#A_ zi%&lu9&wy3jY&+pDi(+V1kivG007JkSj`XseH-7c?|pB3rCnRwmbNX~*pgi~wp^!4 zcKcY@05qG%Z6kxB8-b09tbhO)Ac#Rq2qC!y07NFx*M!gj5SX}t00el60)!Xhgm`}e z@41niZ@vC_-ODK53ZvbR|NGZ{?>ETM_rbf@_vRh4Zo2pOT_xVT=4AW!x+Sjet3}uM znD_hf%gf2Tw-?IIvKPKOE4xwt{(Im+hk(5YNZGdRdwWZZUR&4F@UL2h@B?4Ju#TXt zks&#dFHnRupY474cE&+ZcXedk=fy9SuZ_2i$X~1%WeA0sv%oB9!J3#g%>yrM;a8a_ z#RCFEFLF8Wa(NQ`IX7PHNMGH)Bfr^cg|%icOj$TFj1)$wxjm-**{n03Ky;#@_ZPSCvdoBbZ-WeWGTa&A9cp0Ce(-FIK_ zo4PhYDvqBR-rTc0?0ItdXG&6D@9sS1CP$ff_?$a(_zQ?W|5kb6j;RWepBPNqX{2J$ z*>`#QW>>PNxdb+?k|vGfT!mW~)wI<*P!r9UgxK=|R=xqG}DLCsjfxT^o(zvBf+A;>!vn-3|T@ zIbHNp8zd>8tbZ?eEXt{jy1qa1WTl;dGv}Hw?mx!W+u9$=ma2Z86S&Vg#hrvDHa}{q z$`9}E9l?J#9N3e+!5R77axh49FUJ3#^Q(Q)i)4%ctvmI_Wfj`L%^$-&J)Q)ZJ~AFW zXeBqQVPp_w_{am91;o$b+CNQePrKKF1o8w!GBOYcO$)WY?VR?G$KTG&f98^(i}vk8 z9|H3Z)7hB3bYF9)&fGf7*EQ!C?&Z4)k@|^^a&^CT1v14)wwCC78ybmD;AXe|<&%xy1;)|e8;iq3kalZD$*LWkJ81rX)Jw-*b^@VL+7dXdOm*{oQ9-Oh% z^`j&kpL+gnEB(3l;rkY?U96@1?C@`LT0!ZnQ{yQve@IyPa8TKsIdkoIr-|&bF4-QZ z_hqwzg?SGTpW~SAxBe_u2dU;WOM;6Q6Dg8$ zwC97&{+CGRZ8S9fGu-4kYZIK~t#jHedxfi&xC&lmB)m72&`a2|NL1XDGJA_W5~v$^fLQT zvk;Sh6EOk~oo8ZBlHbDobLeP6kPHFS*qIA+o^wud4U5^&**Y`v{A-{xP7vhiJ9fl< zpR;|$%j(*7zaKH*lw)B|p`fOi8@!wYOe~?ptW|?vR(w%2!&lEhHJhGsQ|-7GH(iE9 zpg~BeOrQl8?dH-@_w-KGIinTKpepMef)*NS3+5L72dpbczJXU}Mayxs1Hd}ZyyN^` z0%_-ssHO2lsm?<$Ut9jBeRJFFv;Q`wJt!uuOmGO<_&so28h~H%?)+JgBT`uuc;Mf( z2s|7621lLSrQG}P%Ky4A4|%r?BJRItugSAQfOc9QB_WkgH42M`WpbVe4cLEY4J<}n z`jB|hHD>>)4T!?}elzy*P)UKH_x?VJKh;EaH_nk`efFHIMm$TI#3lrcFP&K4w3Fza zf9KNTi$srbPg8soubhccqLd>uR1(jslW0zR2YO1=zUOhh ztLru*>juZ-7oS7Z!*PR6FQcKwKR!Y8MOdtUW0iJf-?B>?>`LF6`aLFIR7ZB#C)O5e zf8C|cNSTvWgLGGJ%ra`99NMspzRU_}8u1rq0Xv6iD}8&59SKVcjsVkK=9gRqFER_8 zzIUBz8EF1#Z8-k@&0q=iLqE`tU$`cX9%(GE-k@KGnhgOE76Mtp&_R+BPOmXLqW|;r zEFgJ3%fcIU>)1bOl(x=?P@^lLce!lV@@b)YLWru(5IVt-mN2Zp(J(e-$W@3gk%>&%WC0^kdfjUO%u z8-WjuSCj1+Qj1g)%o!&#n1}_Bv%GXzohNiIrk}~REdQ&2tv}KkJ3Q8CTIVDQOH2$7 za9(N^ZSDQ{&h>TgPH;Xqawl1^(xz|g5EVLOAIAmgY1%*`&`Fooe4A;xIh?NoiV_-6 z>Gy@!E{(nV36IjRnaB|#sQEI&m3u$h#^_jUYCVKkts#Zq7^3jhi|RDKIImEGss{06 zmXxH6;-(E^`o@*(DXII8kAka=h#7*cs4O7RaN-#rVd9A-$zZkqn_pKZl!rg|Bx#Nz zCm*3+J!&URx2`Hd_b)rB&mgh>=Pl@-I~h!o=ZdkrsH|Fi%W&$*kR8aLqz!&hZEv%z zy<6x`YJ)Sv_`dD4;(b9Vsgz|HpXIg2DtxqRPHC;20&B;FN7DR98})d~_pPxr9a)%g z;uVjVPa%41XcgIMyAL61jJ?@lwW3O~1!rqb&7Yl_!dhmt6PK7W}Swt2x z1SUTAK(&BC^|8i3MVcCy44|s3A)d2AcF1Ka8Q}*`e2O@Sz?A}3d;KFydN~-U?j*}A$;4MoMX0ST^8%7w2Hy` zWpaKL7|#;kGKrhV%2&PzABt;v#*_&u-5mIvY(t_s9+U~m-c!vrr5@o)S&XGvdI`gG zz3G^vySCKxmf_uj9uwwgWvi{e+IzWeZLT#vx@st3MbA|#{u=+cy0Gp}Ss`RFqQ^QxG7vrbtdBOax$rkmxy|Jm99NLLjDZOSP#*G#xVr^QV)g=tj@o4VP;xGFj~mz8#jyf-^^-~L-YQRJ=43pXMEMHRSCHP ziJJ+K|70i`%^DV#)8D}-IMW?x$}yXo3ahcYQA;D`dBVII_J4et@&(nlGhN&L433o0 zt8M^pZ5caRP4*rg>!JTC9+*otiN~Y@TWH@vjEb_Oy1D8~C{e>$?{vs^NnF`;|Fz;-a%Pk186Sy@sd`49Mbq9nXV;dqZ)xn4&Vp0(PfZ&(fpE0}lCC<Hgq!PAZzed6^XJBz|jo zA32aia0N;^y&v-8{I{R_BywRH+CzXjPHH>sEE3}3jFDjudP-QwH8@GOB#H)>%bPW^OV{kE~D{&HwQ*?=tW$2Wkk~ zu^LdgCzZ;QLt}HV8BCOKloC_XX|1Uo*P%{MtXb{Gm9OdpH~rZ>&HDe%c&%0sDXBAh z<_>iUkI|`}*R_4Q#PuLe&~=9sS+8?BOPsW8KE7)W9)(l;z6=S*@u%`F6MV<+yilNkbOmt^yzx*&(x|-qM5)K!>hGkV9r=yRfdsQ1YGctx#w1*(r zu@=`PQ$Bo+_i(Uj>+oK&z0YZCV@#oAv;8$StSehh-5~>0 zh)6BeYgSS(Q!$53nV!Eav@&sX)G-}%kW6A6eM8Y5rhT}t>6mj~Q>};PDS1uN9GydE zH4k%Idf45XqB+EeqnpS%NWF(_Epcp!HehqGP1+o{VQC8k$`qP8=BCY>9x=}Iv=|y9 zyl~>-kh1Y}pu~5ptlYtiFCx;Kr#?1i|?x1}@=8U+-BZ>4TKQD$!gp}kD`@e-Hv+2L*Z9;!#F=Dfodp`}!JY-bFx|qoO148sH)3~gI zwc)kzx>P^k>@l5Co~8dkF=uX$`Iu@`%_#3(V*NhXi~!2pywHOUV4OdahUDde{^vZQZ~JGtTYsFq?D1!Hu63xXxsWCrYMS08DkU|$!exbxHWqbG*0?OSF0yY=rqDIWYNa+rO_LbD1t z%NYZIHRhMl%nbEt|4+<{LI18;My1x$gNS$H*H1pbdo`N{kIPwHcrH3q$1e_BftFl& z{I?e1H6!ac+kacj*$m4K;ti6FSCULI)i%8_D=pivbeSIU&hz6u9sV_O<(|fY~49xA^x#Z(3j%#gYXNXmt5JR``M7rr6 zZUu>t8b}e5{lIdmzH62R+q~Lqlt%;t6^q}!O{%M$DB7lT96`$$$>aWx?wukhw&PI ziGZ3n)o^0sWUJ?EQ}5CNv$Jb%+~0KAe<%?y)`;kFN(`A!MD0z*%8tEe90z6>b5~hyL;h#qN}y9DqS?tY6gnM- z#nvFDZPU#`9v# zo8Mxb1yFr#F72sv?(Gx5gJV-V6?V5kh1?ei3;7K!+ z#_O3b-zSkyBq(T$w{G0%^E`g_%BFj{AEE|!d)G|Pf=^^`n*l%<)do<}jy<)xXB*N=Lp5J{wDV*b zx;%x4dbR>EPtTpfLshG%tPpw{%d``~2aKzyK2T3z)~5uIP~Bb$p=LVxc-0^EElL-y z_kOrZx#BQH{5%e>zy2&iztAY>hA~Su|J3-k+VI5+{DVLUNM2)3Ih;<>-8k`!M>NP<=du_%4UDhI;HR%4!z;M~}oj|akxP^I?)oa$kP#klrjap{A?M^%1(vsTCBM2@lOa(Bfz<8M; zv-5eU0(_x>unO@5!)frq$beY1gfQx8mJko1t^yxyoYh611DKht%XkPH>|WpnIxm2i zGz(;pHfp;4ECz;zwO8Fg^zZw7Ss@JSu!f_9xYrpW^TZ|rFLPNn;-Tb!q~y}r0#1qm zqr=h<&#pBBP23u`kr&4NrrL2EmW>Um_n@+Kzyb=_7#IRllD6x+Pt^{?rvKgx8yW(q za>6LFeO+Q<14D2iBLH(ATen&a8x4k_Tr6JwFks_ZKnUenV8Z1f7}a19%G#s5!S1N* zV6d)LpIM~@8J0K4fmz>!p6f~vO1r2Pai^{J>YFyJiD>)A5Kg#&${kZcl@_J~R;$$P zY7#4&H9s~`=-6)lmaYg8Zu26$i80@MuwlqD(tukU!whQuSMVGv=g(y>S)WG04(LxHb@ubdQn6J9H}gg`o}QqdYQ40xTp zTUeDSd{DHC{}||~v0p>o#E!8ON+~T5@T^w9>5zs3)~nSP392S(4&f0cd!BT@-@i_HB%N)T0$r% zIl9_9J^6ZP3`RmNKx&IL%F*;;%s`QPEH1*k?IWlqv``UPJg^8a9>?}BONbaDxFj?R zU^H!#KM}JI8Gjuo8A%c!X+a=lfevIBAS7apUIC3GOh9R@DLoBy)EZeRe1GPR>A?Ab zmHwL@Fy_{4q#eRgPs6WHYHl*MQKlqugO`{I`GHuq3GX^T37N0tSees@2^5rh0-Sb> z8Ui=6u9)l3tHUxed=#`bSLeRK&gbp)YaOhLe3sid^Bi=H%Y7cNwfO3;>$60wu&^#BC*^;}6dm8Jxfs*0A$eX# zbYbjB;iLKo4#)c=&}h|p$o6PGCB+^Nr0@7o*~A_-1j-FO5qj(j_Mp}j^JBpWb0pz9 zfAZP-mlKyN?cQpubu3yc_aUIKz?aCO)awDau#ml0b5M0zLJ;P_stkTY{IjNTsewcK zV(g$_X9eXdKZXlfMKuJL*mUd>&NcYzdx|6wh=9jb^HX46K`TS)j_S$3s1?%8IsP@O zz#~us;^7!oU6~*R(n1_V@j`hi=iPyUjR^XdVJ`X&1<20|w5ezJ1yfcH#ygEE+>4LIsBXGp9ku z+iMnxT5JehOm5SxtJl2EA{qkjX`n8S7gT{G3vwV?z;Cq3RMgPZqPQ-tA>pj8)&n-$i){m^LIQ+$z?ijHT zVEjf;6;sL8r!aoVu%aO%Uf2QT+|G1RXb`4k$YPJ}Cdr`k)(IrUnfDT2femph9XzbFFt)yr-Q%k@Tf|v*%3^1n1bUi7I<+3P1 zNdAz1aTFx-p2Ni?_(&k@bV={u5F%VaNcfPy$xA$b6B&EpE?9$lFawgWd%whdjjK}E zATtD$ONJ0$#t?pZa%pks3BWZGLkJfL*(W&Ofg8R`>$dIMpMMb+`!8|( zceToD=0H+vLL5KH?Q8qcESLAw!f$cN*+0vvxLK_GsfR%Pn(y1L`R#n~`<(wsJ@6(; ze@Fzy_U@KO?#1uICrnUWyAn>j8K?o*IPf(nO=GC$KBxv#noUV5Yncs2zxHjumf1$u zX@QtTXPL0^b@{gS7EcbIDuL%Ista#OhimDd3L9rv{T$2X$9u7`*!ehF9Gb`Vby$^L znO-MCb?!PmDBE}i+gj{LKrGYCUX)D+lJxNb$XM3CtXEw`S8O``rY^hTK4q~&0zrpSHLA;)x41Yqa0L3wu2KY~2ZsZ7`^5LYKNK5M(pO z13(jncmQ=h@s_E7w|#Z#`!||YmzNN$sar0|OE*8YdIHx()oE#HJ34-t1>8dwgqId` zl5Uyi0Yug;Ky0)Y(BF7TV#j^ZOnt97z#zCQ zTTOw>w9OFHsk5-+%Rmb3qv)`4;G1SeQ4`;`j3w{7yx~=HffwGP4^=T6xHXc%bY%FT zvWzYof<$FOWbT7*cFNWPeq`hz4z3oo20+U`Qvf9qrUfdPHVJPjU?q;Gz)Xxx0hzd) z0vw(Y!qXJDLk{Z_Ef|5RAw|4^2qjw3n12@fJ_ElRRd|4hrh0abJ3>(5Z3V22Fez~A zxi#>x0g4B1XkX7Di_wG%2pD4B6mu1^G!Bs6VE_OS5CZ@N076q#HUI!$WIfgS0w#^V ztUEB7natcf#^tmZ!dGQbfm4x{YP~2z?}1a23d2G@jsO0PP7wf%3|P?t03d+G^A7QS zlGp=v9c*G^jjqJOziv@gt)9>3V%$9O$}Qs7gPRoPy54|F+R_ev3@~I!FLy%7K~Z-3 zx_nTea?07f5kck3v&w*Is7U#`^&YHH^}%hdNsQXX-91*b)kO0E0A>JegaE+%&NI*V zy?tfJ+m~&*Y;t+I?D5Xa-*T5P-UJq~088n(Lpli|fdCE)ods~p_#jZ>7y2ag3-Xit z$!2BWZvicZit4Hi`W3UaEPfTkO`*43AOlP3WUhVYXxV#mt+=6Tn28(PQG6DGScZ>4 zys?SE{CwOQqUSEG5f!j%@2aAys)eeq3P&ZsYzb%Mh`7+l6$znwoa_@^-fgvKMVWG? zYs4K=sHH0_tM_VnlT^}lR4RIbIMe|xar*8D&h{Yq>7bo;7+2k7X*6XKJ=)QjsH&q2 z+zlwdF81LnfV%70s9#aNh0YR7+;#7cy`|U`y{VYm)1p?BY z4th0lPNgu@*KSj#^yko2^yfdk=lo+!yn!99vv(~SRh^JG(0l=jNg-oD?=HAqS3=eEX1;j;y|={iAf-BUg}61pFG~~bvc+}} z5ee%zW9;Vc)piT>eb&|A*Co7jg9*9Lwnrd91NJ5@$mj5GLsN|r`t1<_4cHd!LA4!`FwbA|#QIzA}CvaIo|d{*1= z_8b+5N;di+tKl_)>aT>e+gUkg35!Ol45df0v@>AUEy}Ph6Cdmi1uX$J@WUT`hf#Y3Rp5>P8uGnrPw@MI)ZLSluVYwtWT7aiJG1-ebeAReru^v zRqg5wEUXM!sQ_RGGqr8;;f4v_gl@ySY3-ChVDAms;%wHRO2G^xSiw+nBPi!CQA4|} zAa*-$e4^5P9*-GTc|PtE zdv1zK=^fopTKEYb%d?gQZ$ICB=Rp!qB!MOD@QuSb$PbPHT$k}B2g(#W8Ql&j$+K;C`j`bM8hESRj&E~BXQkzp7h{O?sxQI_du3|)xGaymqj*=PX{C}ID zG1Q1Eaicugq6ZXT~Uqqc3=JnRd=E14a{YB)0jmANw!1*57_kf0(AatG~D{RO$I z5+En#-fql9LAt8bX$3ELdY_SltSJlKwdYjA6|>A!S;{y^>rYi%sxVuN$_1j@`%PRy z65uaHUcaPyf|3#O{Yd2ZOOdye23K1|F(v({Rkzgvgur=}tuwJiH~MR@WDEJfqTU+=J`J?ECDJU$FGa+egR?9lO z%&zOSqr|D9uoAfV*-L+27OKr#KHX9u*!Ve@eqZ5azu&5EW!S0^{;<7PM1*Lpgt){z zncLcY(rc=6w(j!}6msIVyu(C%DjfA?B(i{NySFM7$Z;%)?_`&p&CM2)AGx~eUfVCN z0ecHO1$GYAgbbLK7OARdr--xtp7uOtBEHgX$37IJJU9Q|^QJy5M}PG<_muIxQ2CSO zWdMOnT*vqmWl)e0DGCH+y;^eWXjI^^>Z1_qo?9&?OJfu+aXvS)tof19 z99YXNrIG4#Y{L+jmX;7OG+V)O@at)Rb#Hp{q&MH(Vu$8OJD>wuiG303wF?}tvKyhd zYyn{&avQwH$u=VK%8@O&pu%U(epO~mT+9L-G5dl&ynZ|HLVG;6m$3Lc z(#Ha#L>9+7Ecr3t25>oxUS1sU{z;;lAbPeXs_Kw} z?7cG+y_R6~MY2{^eWYL*G!5I28Q z1Bl0Z-1gIWuuH!FfUiWKL!hF=j-NZ|pyB-Qf4TXP=-XGoG9mo-%i#~S-N%$jyBn7x0%n- z0V(H6FrH74HKzocxfWQ0VW#QQJ9^ONPEKXVK{8^A46npE;@9LNmJHtF!ulTS8XYtg zZr70K94snD4`){XezTtDcIjqZ!?KH|%Z`Dna5dX)n_uCq4S{P6H0BamJv^|VdTe2e z3a@%M(4t%M<#Ng_WDO62#nP5C%XAtSAF$ADk?0d@BQm~Wr!Tf`M#XH^OFxzE zc#|10yS@KLF3Ou|?FU;2p`~FZ8r_i-m?`Oe~I#_wFCrv8X2n+5q#F`~pHnjM^_Hgn8KWEB&Gk}1WIG6>wV0Q+n6!;19Seha6+h32n zTT_ez{)csNSDVVJ%WG@#Dx>$1?Ndk?#-%S?Y7?>=SnOnZG2dgM`#kCCrjP=h?#PvM~vjK=7NISVC%@TJg`RW0WrQ9iiO0Azr zZ{~Rdk7}8~^uQ>qt)6KQHj^0xscmv?O&ez+SCguZ_E#?lbnV~hm+R+jI(O~^TL3Y6 z-GQ3T9AGRz*HVkczCTrZ0cO82d28*}V;;h6!>)FA!WfwM36=_eU;B)C)>0q#yP2OL zuXbgRyngDuYNdv>{rvKUE{vroJu>NRSx;>T%%`#7IhLPW9TEI>*-y$H(2=Vq(C#Jj zl4&G4y`R6y%j_|vlVeRg9}S6YA25Y*26vI_qhxjh1vq}>@0b$U1a0zKZRwvh4@mwVQ)gEdT6Oh0?)#v> zjEzk&aDaZJd>FdLL$V~@VAmS>cS)W{w-HuMr--qrb zk?Z~*d4{}07Od5A6=MjNxRrOGq%Z2uBg}t|y#BM~r9Vra>Slp+7+kse2AzrO8jH2L zKQ$bdMlu8$xS?Fi62SN?cl4bRxM(jWiEg0wav+Z@&-^>wwD_~aS6 z#IY z4q4*99e9(e8}ye>Qv3)2#3g#^fEaPP9uQ-#mvHPe9U}dWEMmCg`OseUMhjL@iF6{n z&uJ9Cn)hZ3cf6^($IFib`Kn3HdhxKgv2@;Av`R{jZbOSlMM*)UqWV(IM!le~ z%zetk;mndKul5f0NL6HSqYZ?0C6K*dpPvP3{0U)xdKRwqQe6E@DZSI@>@b@2PmxzA zAfxiJ*FWc;o0CL2`e@|OpChmSJ|hukL}?{kIyfgWCHw9cE?Tr?ciQ zU1fHinzLS+2;0m{8}*tGLaX7KH|f){^q2v46zs2?(R|V!9S#&g!P3!L^!5A<3}Utq?uzukhNPT8 z&K>yUCH?u-%~1X4ZMI~x*;>@F8&$8RH+&Z*MQa}0R~tD0f0&!xtS=v|HhX8x9d-35 z>s!!F*_C@t-$Ng~ny(k_bn;_m-;UY3DXu<2Q1kFSX7D>La{tW9R-v$Vd7a z-_91{)83s?3%!MlU4c=?SP3g7wBIsnHJ)!9c7bYpY5%Mh2YJ5>e^kp@`Xb|0zMYzH zUU;(cAC>KQoj%mYVr_3`YP(hFd)a2X{!l#o*S|0%ZtUZVcy;ci{Diux@zO+Q(gk()TSmG`oE^;akmSQ6F*U z4L#rc{B#TyGt3z|RJ`wBA*2Mb8EB))O_1oK?HX8Bb+jTqtk#Ai#e0+ty zIo{Iwzzsi%_4M?2yWk<~UEEL6wcUV0JUe$2Pk0OS|FO8NpQ;n7YT50H6}NfzQ^+Z> zve+(+3~vh=Z_lu>_WFy8TGo|ysE=;z=9JlB%yhQ;-8H`o_RI8H$Yu|^*iXOz)x+9o zS>wh)Oormuk_pv}`C)69f%gcET$zJNzT$j)@7m6vZd#@KtAC6){M~w=X-+d4DvD+a zD?+bi7(QlC8TN$@3?(Y5yD{fGR#jD8cgUq!en7ZfL38V8Is450QVGNCa3NNEaojJ< z%W5}&^|+<5{#+N#zaxGhY@ZD;E>N7O7=uJu7x?=p(XN7&TZub0iQ@1Z}-F9s4`AoGpZ8v{YN1cbT zdYb(!mZ5OXk7^|QTmR|58NV}h5gV#os`yKMuWBfO&E)ys-^T`tUr3qk*XXq#ZG_03 zSVJ}iy=A|X;Nyk?$ekKRO&mLPHCv6`I;*&Gi7%i>9rj5+ zRZqtU6xa=TjB4dyyI{>qOi`?#KlA;pe=I*!&J;5GoGnI8~UdJ!_ zdNX_mtPS*j>JV00eqebPph#WR*}NiCZz2OziM)p$(?O{S^YZK<5M1r%?LkJal|+`vtflE!`qP0jdmWF-b_*=hFkYc-#`_``ZOKZ2fsQVD=oLP%8^TK3pw4?-$)EA$1KS$ zClbgKs=CI0Q<_eVnFvqGUzA%#rHLgN3VX%X8ld0^HR`iG{$4zvqHAm=VbovfA%%ZO z`r`1)0%^L{(9-KwYFIin+FVK@dyKPr@xS@ZyxeuPWhw_Op}Qx)!}U26d_kW7PP)rV zBunzE3*j32)uz6DsGl;n&$3_Vl2PA%Bnn^gquV|&xDQ(emRI{B8uUA2uTJ(K8Cqhk zQ}W9ayUXO-Bme1^Fur8}8T2HjY(FKFy=so+7Hi_Dx&zY?l{4}@$_093m}$DWt+c=X z&Znfqmm;3XlQPIxe_ZX4sr?~*pDpZ)>2!mXPL>pfM){NEtv^d%nH`hk7PHmdytmt=U6&n79)dvS`L_US3@YFk~7erXz;-P z$lS!VbQSeB87Zt@G zIdhu#^Zptvmi&#q8cj7vZKEAF`jG9%-1hRW`iVr$khszwm8LhE7V06>rg;C53~@$* zEHa}=p1;nwApK+J!UnMOD8m|rF`-s&k6>yJAHj_Cu-TmJb$c%ZvuzR;q9yY}&r*2>@MLee6l0^lV zKD|*l3mglOu>SJdYz!F_qM4?b!*(v*-PKh8bRxU);gz_n0?N7$Q)xJp1$Y$BOkP^xJAM#T+AQDH%qdn^qB5~yeD(lX5W#8^d<{!Hmwzn6) zq={wr*x}8y$1ivaryWlG!~kI~$r zEp6ItaF z`Np!A3sd9%4w6n)x>n@|M&pLx86AYCuiARYnaZKryc`I|6^Ftqr zavRmTcEMFadc=W*vzyv#DqblCs}SsM^I_Et!yv3?t|AP}un0=82CK3%O#mMBAnn{c z;;h7$y^@lWf|QH;VJb@XPPm>2-Hs?y6yBG-Ox(}cs|~AFV}9!3UPF2`t9G{CM}m|4qh7;S#5zOBkM!+a+|A_iJHgI(}DAVq>!f?k`#$9U!+ z#uYRiwhf0(W#ky$NK%k6$(gZQh8|W%I|#63w<&{f8fb?2ZhS-sv`a;hq;@8DLCr5P z9=wnPBvVUXPdJ)Q_*og|9dDSZW(>zRwkTLYE%wS4rf5}fD*A}LSR*~uz{^KcK(uFC z6j>_Ff+vEkVuz>uuK%p~^)!Bsh{O>-ux%uAW^}yxk|raGD;ZJbj7Su@V-W=fWv`*e zIjY2?j!}uhDSI!?x*#-Ljbj0^Hf+S5BPwwiv8Ot0Bd7Q%*SUW<9ZFn0fjHjVTddH4 zsGvO=tb%n$1(RZ216bS_ajPld=9>Zw%d!$#_FUSB{YOcmL1)saXl?g0znwd%t;DGD zHL@}00l4wMUMk~dFJPBgqn`y@Ot0ucGLDm z9|h*(4rElQ1s?2}h1(UV1SW@^>xeFK!SX9W&6yJ@G}n4_`&2*Nk=m;)J!ehhWUYO2 zus&@t-W#1?i4Ysc3hUhdCax$eQF8N%z_UjGYr* zh8+M{I$;(gi@bp1mjo$et~h@(itp;!eYqP>cbIuaNtRN_JlRK@$D9)z(S zhOnxH%^0|mRb`!aLTuPw=P02>@J!~^Sh|}ML$m~QYei8j!)e#@kmSy<5&|R;*&8fS ziSaM_Fs0XfmEmQ9l5@}Y^79Uur!Nyf&(8kVelv>Za$~sc)*qIPf5Dq^#04sp`g3l6 z^H;n%d(PA+*(L4`3UcfdU4w*`IQ;?_OZqup7`;2{oX{xulbH)NnD*9y$%Ge_;3{!X z0P@tJ^CG7bLeh2n+)RC1M74t!Ub+&GfwT1-9?++2JPtlhx6FYY9hi=>^*qbJ^f1w@v%J$+zE zP2r15Tr+{nrZM=q|MeR=0iIU`J3L*xwfiMCy6ML1untkKUVgw=j3KDP!+@~+womELIahcI+Sxe`q^F~WiuQn zIkj@zB@4r0E~QM#)LAG<$cZyEP}gcc<%gBXpf0q^Vr>N4${e0K+N(Z>SW%Uz#AXGr z)q%>FEtx2t-l@u&J{-B}1;#nG76KPs;-!snI1u_Oi`0|HNrbV;$OTiZV)vl(;DD-c zb|E9GHxegBqU1(76fN;8$n?0RCV3!B97ZhU3YZ+;@cY92sC-tcxvh-XbWVB0#9BvcAN4R(FPnR_jHg(;FA(xUb(j z|1%9d`^-uI@!qL;IT?*7#9?=A7%Gdax!ZsvVvkHN&Aqq=93uPAT}f_I8`mG`cBv3D zC+i2hyZG~!Qg%nTDl+f#Es7-!P~ogzI}N1<`PWWvm?XJKZT^3)rh*0wTZQ9Cn}|Iq z_(CiW8cIfa(rD_5wCD7`(aX$Xi9MS3#Mf_+fV- zMj*CxHaL_8IT03K%_?kSD(kb2y(7s(YSE!nQYmSAbQU{{l7%=o0rNV@90qSn{59{< zOChtn6BIC3f)W{MgOSWkRa+&Mm0wYcvctr#Fj@BoC>Qw{L$?ByNPn>Wf|rj3J>CS02Ao zWCuA%5~ainauhT{&ZR_8iFzZeAK#Yn?IrH$r_8Mf<^m*r}NW1nWdkpRIGGvyPvEWG> z;j!UEyCMQOhAI~>%d#PaP~t)cp0ffS$)IL%nB}ys8@K2f+E!*#MHLc)b~JeuV&ETX zemv|G8*(dobFPuhszu*|+~YQNU_0O)SRFxDp{q<`1HiSLC4{kB$wecTR8+^>5Cfcd zWLa0OyyOc2b35u>eJG%l-xF@_5Ycr@=sd9|?Xewru zimwb{f{+qbz{*l4E(SR6%nX_g<#eR%TlvMEitxTaP`h>9F_B9Qi7zO~0WTzxI?|}> z%AkO(627Vi6ol0muuNd~n6b3CfIW9R$YpO}bc=NB0@?Hm?fM#xBFkSOzE0Q?oO-C$ z(R^E5`GM$DssL@FV765XSzLu%NA!Sa65gbW17SAwH8Mu+O@j9ma&du0F0pBL+zsi8 z6FPGCoP>gr4oTlKwidE-jO~zhwmq#BreIKpRD_2JQyh=|avP$l)Ox5PK+K*uQM+rA ze7l1`=`&Q0EsW79K#Fw+!JIR&i>@+36+2&c$NzrDz}R@!U2qq~5$m$u5OncAhd`0A zP2dvO@fEPPQDM}Cf!PqSRO?yz<=`NC6qzn=?j?9A*u(iZBN%KndcV z;{)2`CA&afNGgbwK5A?hF6@PBQ~<`%4#37!fWb6ogb3A(dPb0L*4L5JWEW@v5lb8u zH$T^lUF zeR8WqLnY^qQUKQ~%ZrCpYcSRgZ1(fMh=8;lVt`k4_Lu7Nz%!ER#-<(Ek>WB>xvq)Sa zG%A@BS#hRLL>R#PB|}N$y{Xab`qa}}qpFx(T-)KhD(3piN&;zus6k<{xVGO0t(^sf zO%3i%FbdYf7pcqu*ft~s1S9c1t>W!NH8jc!1&?P(6vs!L-6x^2eLIMO^b-goOCNh$ zZCtE!+qvrk;9x^N+!`S|wyfgj!Dk0HYv&<$=5}Wyh~2+kDml24whT!gw7>zeBdu8? zVTP`OG6PA;H^6l|u}QBJ+6nDM)AwOIOebRnCAK3~6$>_EC<2fZGN!Mq&GzmBy20J> zZlr(Tq+A#<0gSS-!X|-G31gO1Ajd1nfe8n^?`NdE&!cg4=s*y(?Uxu98`JFDn+}44 z4l+#6DIO}-u;v<7BESm9kj<&<;l%@(d%`0;)3|ugx-_jhz9yrH)=M_KX!^Jc6PG6x z2;6%)i*k+WFb;6GqpAcfN!UdLWjhRP)vBb9b}$+^iHU^msW*B}7ZwX?pSZ0|f5pKr zU>X_g!nPPgEGmq1Dr)-94WkD<-e)y~Sm>l(;x3$o`wGS5Dlj0I2E<@~HDtESjQ)L+a=?T}UpZ4B;Ud>&6?O-LB6esimb+Xj_1buF8I~8(_ms7G|{- ze-9gopj(zcQ>21k+6nGNz7U<3tg%GHn<=4amS7g1%0{okOpsG5(=>I#nj#SN(oS$E za)ujaiAw;0HYyHf@C}(mkAtphwqUj@fJ=04kMbvCn_Cb}B2GyNv>x@tDmt#BXFFsQ z1Sx9E8_9%5Dw7CSqDDFE+lu8L9Yl=b8NIS)yOR_!qTRN zFa*Q0tSVr0?nqWz)gk6#Q!MZgf{pyhcbb%XhKJe_?nnUxc_NWRUP=Syv`~ zn&<%oR$bT6vZ|aDHp>Ld8X#0D{ZyS`EAADqO4=drY`VE_y6q(F;wl$uW z4eK=0beHtD-QK=+-q9Twj~k4}#*>eOoAG#QZP3+tu`~m%qsDp+I>dl`ZoE!%2ss8g z{0cBa001*&Mk53OKTvF-1}6R6Xxl?M*#d28EZsD_mWm_n+;}*FqY->xvy?T3H;MR| z#8Zj0Sz;0&f6wOM9ay%nFYm+QAMgW*fdlP-_r1Qibc)3gzkLpdh05sO?1=CEz`Gsq z``_>H*L!bg?%m|!`5p?#%u^Zg&VFGV@%NI? zf5_nE`{msSSa;q%+xsr}#J*^{bzx->aP5&VdZntMSfk3FR8)3s#2g4Kf}ED9luyr~=($%t zRq5HN0z!&{tPmtBdJ1X>ItTYshDn|$BdFJ;&jT~(5p!*xs$iEFwS7B4(7ndDM-kc2 z|J_Py4=2U8+NG!tYEl7gup z70T)yk})D?K_)5z@g0afz*NG77x8C{D4X4Ff$lKAZ;wVJ1rrfbuux3;7h~}lTo|(N zLk%mdsHo40*+5l+y5A{Cq#;q`bsay$m-m6ED>_AS+WJe3r<`X+&lPYst4f-{QlLtM zrvko=3z6l{DtRjyho?m$*a2R+C5sn1ZJ@USx_4ItYEn&u&XjYpiGMO|zd8Cq5Go^1 z>@7}8x~#rD8Ca>@s)E;zHGQQ(n+B9A(c&gF3W^(QMSGB2lG-`!rT}Syb;xHKvzw<( zZ`{{*36y@2t^qq-W5!kY2ehh9v?IL+=meB_Tp z*#j)^DAT+1RiRb$N|n%H%650_9>FtT2nMZeM0pL)N!k9ogov0v#6p+63DZr`U0Dt7 zMQ#oOdg5&sYIAZP;FUNN;V8QB#(Gz*Kg*nzSVgH$Vwvq)S4M18LD%X>d6UXL>Y zj)FWISt(;bv4Ets>x#E|awR5-al(z933-$`6vG$V-;IZ9hf;*0c)9+@0`)7H67v)D zKKmC^I*bFzhW^ginvEt%t0sAbncK0c%cYZ2VX1;^E8j9Hx8(W^k z^H%BwtZb9-Bp+LdS81!%TXt8YQ*Ag|krJq{YU-S@{KA$6TnCt_`tR-6kjRHku3u^oi$u4ZH}%#kBBy!tR-qIF zQ~?qKRyKOSm6yS+TX8!pCdUOZkBFUHapwT)&yKJ#ldzlP{RS`6p^HP)i4GKDFzf@r z%ORqo&VV^|=2+)^qAMmHJ3cf*zkld!ur2bFJ}Rj{9jNVj4m2y8%U)4u;)z#27xFFK zNwMquLiq-)0_f+fNHC2B59r*dioq+JpkHmxb&Pj!W|!HngoQMg8pwg>f+@Ws!Kq@z z*q$F@MGRyS-N?2MmN~LMZ$d>NJ3j_ThRN(2wj^lFZFeybb7a_N1UyhOx#m_DNG@km zjK90qmK3o5Zz4q?c|Hukk#g<0<&7)vg1L|H;VZZQK6u3#v9LBRSG*-*486P$ab_!F zx!9peQ0++LhdyiO?VAmM<2ngNfce zamo<}1A>eK#ToQE@pz+Y&^5}7LRIG0q27n>jQDwJKFNOlG}WDxEb5n0vR)#K1WzmqB2f%&?rF%%%wnqyTmXNm*)|G>c*% zfo-07xx-ha+GDGgNg;Dz+eGI*OR@80p}X@{DqBcU>X-|D*mb&dMNJ_8LzAwbp3!WXdYD%o|6in+NFX68!lH3Y9b6Fape-tt7 zs2}71dsIoC_uMI#^DUvf^HtPUkY3n?9)4pxYkB6&z+jb)#gN%z*;q^(=_S1bS(;P+z7)XVGNdE(!9DO)YRLf4GT-mM1E?0BUP?)kIytDU` zI!NVrpZ`#jvZd#uZ$z}Imb}UTtu3dtxn|U#?BDbVdbhSh;O=|7e}mYSLlJv_^#$)o z-{3cJGym^SaOVZ5VeVr_b!W@8`|Bw{nYN(;qx(pcNgxHU8wu+K7N}l!%EG0 z`!eplF0r)l@E2q!@9rm-(R&pJxkckc2Cyb-8hz2BLtxVQL2jZh3ll3gA?eQboHDP6 z2hca1FVI_5@$ulVO%jO%KksJU_+bjF+1p12n z3x@CBIi(cj#Mjh9|L%~PxPn>P&5s)?&KQPL+ni?n=iuwjv+kX|NENP8O?>C;K<-~E zF>!M|YX=B__C@Tw$Iz}1ve0-E4aI`;$0q0Z9`%l_5tW2^1z=(0wpwX+rg`E;}(41{* zLd(ZkS>N)N>4IXM@rZ6^ioh=AtenP6^O^k*!@TsjnC76nucEiboJ;$tbPf-)Cfi~{ zKFV0RPBf*#|CXK14B$Sq^jQvD9Nrbvym(PLp_&~&4kA%Jb}-Z%gglZK&I}zMHq(_q`7P@Px;~R>q2ZNxv-~+P_mK>(ngK_&8g|my57HX1=rIk53#u zK_TJj2MvUyo-%ffcxEQ1{V!}@bGXOR2StRVAT)C|ucA$iz>vq~f_WJw2Rqjn8?aQI zEVJ9NUL>KNUDHXKvYGebXF+2Q`QKHjB3n_vyI$J#lQ=w?MB0&iq?6cHCt)@9px=SW z*;IQkv!F4D={3WBvcxYUJ~`2>x2E*;xRN_uxZi6^Q>#QT;c&~E4xig&N6{G_ zN6}CSIEq3;;V7sKgrom4JnMJX_9+`^nH_W$!ch_$bsD^|Z4PrgLZ&^>t@Rgu?jaTz zWJ|QcOMdU4da;+jPDXd%ig{;lt$vGic`xB=!XGmf8kY4P`&AW>se|f-t;KR4~=({?9_Z@iguK)ec!Yoa>u9d%k++_`E z4Gf?;ocGuK(15C3drQK^kCkjXUt77qsN$-PlQy%{psBoN-Mi@FJABUF;P2?xwdkL2lp4d8;J3eMq>Wb#Vxr`ULC*G*r27P!&TUG*z|hF1(J(9+rC+G4#f{K z;)c2Vg6@U_Q|$)@zAn{o7A%IVikVeZ?oqfh`&spXUr1GnPo+=h^t^aSe0=0ZmJDS6 znL0iHf^^DenAq&^f5^%b#U;W~6&eUfRb?R@`;OEkf0^Ko!`}Vs->bz+t@rTinLo!1 zbG$g4<{G6GS%4TtII7U-)v(u^Utin2b^fgyn)NOSltMu+BW`5U?_2Vx5j>MY{YhVV zt*Ne^_wCdblkff0oek&J3(f7h*|Shn#s0d8oyj%lZLStQ{GzUkAik(^gp>+>%qx}9 z2Azc6;vK?VrF}!>CyIQ~n?OKu^9^f2{`9XJkV70w;cYg{V}})rD%Vaq19Nt4Z4|mj zm@dP%_@1Y=o_fy@!V3QMTx`~_@4yFIH=~*zT7BW@7YYbRU1%X3bd`p1vN*Yu7MtaN zz4#LRIRW+@lpbHxxHfL;;ve(nf*_+tavxw3FDxwMos~ zQgd03SpR+MtZIvP%%V8^w4o>=f(oGBMWz$A zhi%gV%{tf^`%u)S&zv!}I-Pq?OjU7)!$9R&J}9=Z4c^<5bldiqx0Q=*^<7Eu?edK< zZTl7#ikYjLq8%D|S9oSNL2(7C3q^zm$KiZTkjk>ML3fnQG$<#sfnS zhXaknI>-RaG%gDCqH=9U&}i!K(O3j*GdRPX zJlEkLFOFI%0La!SL^H1N%xv24gY>Yhq5{2#I6-S$QK>-QDpWe@_p#Rrr9C*pJ&UHP zI79K^(8KQFz_N`E5`A6W*+pD#&KYj5=aYBN6Q?Fg8aBe_tIo#K$VYeF60v?7WT*PQPi4txtS%+5vRy|+cV6|+lEku< z$lD;|K10M-fNS(L_6E>A_w@8f00A<2s40`t@6wpsyCM={?lJGSvwwRRgH4 zNabZeJ$hKcS1j2%t?r?Zy|`&EobToTVB%Z(XS!;-cC6ru;c1**qR`(!SCH?Rep}|) zW5FBDvZ-vdsNS+0xwfUnw}u}k{TP;h+2teMi5}i-`U3`p|4 zq$k7roh>vebHJu2bWbwXsy9^wsI61wyG6N6A;xiG$vN~CK~d5XCqs)%v=VV}zoXQi znvLpR!+_>kyim$k=gHk!Hq+Qwt=284#u%1^V~oo&@WMkzjFz)`w&p0tV`I!2W8>qU z5tHVz(~A73^Im^}rTukW{`&+5%I_-qUgoc!!(Xx$#JJ^y#_@l9xU!xt>f*$iS| z<%W(q`q(ZsV?!jZlKJY`mAw1wV(5kC4tY2Pc|IOpEtqEP3kD6fOL8{Vt5&ka|6S)H z++L2dZ{MG}W{Vy)c1g;%*NeOSIe+!tGsp7ZTU#ptLeLs}wX{!xD(!%E?-~ii6OZDI zxW0;ADg#RhSrSeL-*GtSqxC-;9zLDsCogC3^w95UZD>!Zs_YJicg~PyKLFe-ICt|t z`+Minvv%OW*+1KFl1)eDWh32s(zKW4ZKb9uoS2Nw`(7Vf35`8CBi5lS`hJlt?+1Ut zkJYp8g9=u*mbcK^$Jpt(V{C##8OAt{x$$TMtd@mQFFY78m@3Tavv<>=YEAz(ni65_ z{m

jM%%0?NESI_TsbDxz^}n={s~DGLT$c*q4NHHB*1cId~t@pcB_>)QLF zsu3vPJc2kDA1VM~FbJmRQWUA7Q@`Km%lUJ4rBc6C7=6Q9$lj4K@2eYo;W+72 zC9|yp@5-f|SPWdqH&ZU9YqbSq33gZYH9I`uK4&@?2q9KI6(|U*JroxNt>caN3fbKR z=r)0IY3DuCGhVzD?lpLMr6%dT>$BGd@L_~hqzLD;KWQk5(^aCw<_rgprw4?au9Db{;`2i-@_K+ArI2IE~EzXIO zZZaFUp+T_o1M z8V2H_^or9KWyzDsLXIg_L_=`Yf>CtyFHWQ;lAcMmV@3wHUy5o1%_haC}9q^PTtrY zRDJGgXl#(x7Ew99gsS=17U?FFVtob`RIYsij%9QE^NC`ab?Glsl^E=VqVQTJC4{We z0yjK$H%5;aHod=?dM>zF5b} z%_SulOeVfY49k(Jw~12D5M@(uU$kSQXjF@FgAF|`?@agR%?`q%rFV?$&O3H)222%* zn(avnc-7#u-5**gGbA}W6&?E{Lk4_p+vIZ`*{mQ|+;&7r}`(C4v*V(3D&` z@2eL4z4k95RFnL$4UehEw8a8d&J0hW#v`tY@wO5Ulb2+xFPb4b4*Vw5xuYLnil)DKvkRv5kw7>{_P^>Ao$@3{Si%4}f zNl$qvBjuS1{FfKhrT^DovOA(QS3eQ(X;aO?bjHB#$RY3mIV8jv?eDPJ8T^nxj6L8U z@0=~QN`dt1DXk%`U_gu+Vka{eFg0yt33xR;bv?;rE(7t z8b9|#eS6Sb^W=WbPvFB|$#ZRyEa}or0rqg3WTA-!%-{sOpqk!W*_Zn>Hl{%v#W7=c zwNjLHkp7fE7+`a{X!2^JA9os5tQvW^-uM z^&VRq$#9(}2>~Hix-OH%n;mxH3+!fa`yePl&&{dOoZs#QIo`^}^yHvwuzz>Y-$i~_ z4lDJ>-ItP4(uN@zxTK0XQE*F=@n6EN}z{;BspDuAgKp*0G*a`1K4zW)6z=~ zIS)#rN&_dPx{i_>d$&qE?rv9cYe_uHhd%0x@q?zhVVloc1e`FiX6a~jC7WnHi?{ZK zq?2d73!IXC4Pame!Oh5o2^7*6H{*Mvu1Rq`%T2_6iV~yu22v`|x0KqGsc-*@kMub+ zGinImrkfCAPn6TwM6;>Yso4<&s&$`gh&vl}3C+3JI0R{`}0AFR_U2!62%(PxMLs_-ma3l zgf>D}uf20%iAFKj!Kqyrk0?JvJH_vO7_FM- z`;fGJ3qTy4D{Fe#KL(K+OaaFFj(-IbhE*yJ!+i14mY^5Cpr9$GB&@+k6gKR==zQDH z3cpJE|FT49(vR4d54lAEU=R=k00jU;Qv@Uc0AEz*DpG;UZ~wZp&utQLrARITHg`L! za)F=x3rER7Y6ysX)c*YltvLW9qOcK_4WAZ&TUpz`F1*yx^($b!1(08Op%2 z@OSAZE3I8pan{xUgCzWKpB3evov#HxB#>m%#+##aa7JmvI;2|KoLeJDDyllVMoH?4 zt0Wo_O#lo40LaYT)s+F@LLe=r?b3R98^9a8wP_puJEt^BGlByJ0z;LCV&=fV!BuQq0$m}F3O0_=k6V>|a*5~JP^C)uIX7y;g`g&Szt}&C-Ow`gZ{Z~WNseSns zC3vRb-lwS?0VKm&sdR13p1tMyWItc^=B8DruA`anT=JcMv+}vmysoBOpZnA2uFKFz z_m`1{Mm8%BU95LApP4%-^i<^k`Sbp-KFiIu%5guM`BT5^tFl%4dNaR5Q`Ey(S4Qq$ z7CV#szK4*v(oH)pSX)os7K@RTBf|0ZO6ou?XsHEDG32MD|h zFE9d~HS(&_uGm<_35rXAD^o2suFpZ8r=`(Gk9IP^?{!f8N@A2&KfT9kxKGr>5^O z_xWg{YB6i$*PY|oJ_fWG+lLUnBA;in@W&`xcS^f;misJTCNf_~hOyBz^Rn{eV`p;A zkm>Fw*LscyEcF3n#n28PHHrzYGv(*GbN%^Q3fWnd`O|66p&z3vrWjzRkwtxUwrxE^ zkfgao1hj>(HSCNjb29YhXys;)RGZSnP&M2IUMB3f@N zD>j@`P68U>qb#Ux?_3==lIM4EpA-d`_4;U?0dm%z6)&@f6wo9=KX2- zD7(lzRm(_qB z<%UMTPmuB;YjV?=AxxXw6YbgbS=a4?ZA;q*xLJ+SY5($dG4tK~mE%T9+uTW3^>sbN z6Ej8j!1!yE=F%C;)T7MNou8?Zozam!r8k+6dXje9 z=^TwUJUa9K87g%O9j6pF^IbpVFFVUs?m55a4%m*)p`5=~cR(xd(?&O*evf^dD{P(i zne?fmqfXVQh^Ulno*Vjc`~ik9r(bwtedCL&u~&~p`=QNV(@)9EM_|(nsO8yx+?k?I zygkf>#lbC|>9Iv;wke)RiBC_;yQ+HY)kbRG1Mik+B;W$g-TuJgClLJC&eJK#xM9Y+ z^xgdF2QUIV7F>LW0>!Xm*SdDN>61mgtq2FyKH?Bzp@7!%9l2eH{WEfQYWLW8(1#Io z+s>B7!0Iyjb#I-03=28|{shJZcWuU6q=q}3yUrHD#aXA-UggfIfN6A*Bh;nz>h9ez z7UL;f_Okv(a*DMyo~@uldbG89%D$&mGxVdQ-Quf^aqwdvVITV5uh<>rY~UXIo0))M ze>uN#x&w$z+g$F5>JvDAB1(O^IdU|~b{M!5BL7@ZyK-iUyp1(GH5jEpy7lY*^G^%+ zJ>BH)9)xB3#d})68V1T{_(Ys%oVxh6p-S7CkZ1|OFKLG0(UnU-gR<+YV0>#*d*YS9 zd1Z{3pr=D!+!H&rG`(ySEJv#Tut~!ik;$Uo{p^cHz}>K7V<1uJNKcGjBb+G}qTQ2{DCQ~Yp= z{{)Yre^ChFhfeG3&n_BW021@f{L;8PoP>tLd^$_eIiK-bd3cjf0OoW^Z_dKXGWi=t z8j(3i{CNzw#P$7`h=>R9jIDw5R`iCxfnQ)z!!REao^vrJ3wPK< zUjan*2jP&^EQN0Y;WIAtp0=S7a4IJ5cg$lb8JUZpLYC2ZL=M?n?_nCewWHm646sB`}2^^5!0I#JPK%!xFBYKh_~Ty+-@k z`BwH-Dzi{`^KRcxR-R;uN{5WYTtCQ*fR;>+Mf|a%uK-c%LH$lMNA_2y?sJz@y-({k z1aI@fDTrIxbm!jgoPcWs1ABjHcN9$3(K#yBnKCbn-v0-^2>Z~LpeW{itZJUs!6jFk zak4(X?ufTv0)Fay3|XF|R66JA9s%)>4;&4%`4>k zo8{kCIDKcWsJY}cHNL2}S{v!zG!F1_uf&Jg(-)AGaiA416Fjxko76rovf0}&O=D+v z2YoQ^Z#6Nx_@}fEU)n8b#6{L7_H0X>tOqt}qL_Iu330&{D{s4mr;$s5@dv56W3+IZ z0b*w6*4DOqDh_v6aBSG@PRDJFMUZu$E!j#k|LA$zwsR9JYKGz=%_y{k#WjW&o7sj- zZ7Nk7#7y$0UO5YCiUoSvgfOoEf0tr>SkOo0YIb@s&$kx3%Vj&fH@@qQmf6^vu3Wkc zXmO{-AmUfwPd5_n#`drjzXpvn)ywYwb`F8i=gg&)#nlweXY_g384+l|EyEH?l4 z-$BqSL*0fH3gzj%dCLsictj2`TL->Q3hYMDZOj&}Q(=rL=IQ}(BQ5Gls4Y~e^UYE) z+BCx)OkoNSd;`4>0)ok3r7_BdbF!0f;Yv;Q{pGQ7p`lWrnIl6QBW-ILDt%d38ZKSL z#HK*N7cT6_FL)qeMzhEGEXU|WjZk(~jmP*Z-CjltbsU+T{I2UFm!Mz^Q+435Cu&S9 zU0`f~#q<_Vtt&9Ao$+F_+KW>{KdC6Vc}l)chNn;dQ%tiPv&O`xz`z$!`)@Z^L>Qs^ z%=VqovVP7~=dSa=$EC>MKv4Y)G`j_{_~a>vY%L;Rn3w|=0v`7kIS_ZkcCg=Xi5F-s z9@YQiVxA@LxT)ot)?IM=?T$xQF%k~n%OdB< z7gQL0%lFnwVk#yu1qZ$%?8hedISb)@= zrYa^d1qZ$qNn?kFjvc;o!k?WO%*`Ey4abdSMNjbD)A@SiOe1Er(TFr*!VY}xttJF< z_OJNpguZki z9eWItxiW?;>4Aw%fq^eR{y%s&{KTYEDnk69Xa`Agc9M&& zDVU`uwgnEpFy9~YgYT33;SR)$8$M|;c?-C?ig6G)N1BO<+aCpD6z~`AXnBMbf2OcP ziyPsGkIieBcpT)hH4a-~eSI2p_>O z{o)(4+Ey$qX~`2*UWlA0P-EZN_f41cuf)LCS7WKU7RMfL7zAJ(<$CQ^oAo;%ZQ{L` zOpwQCZ;U)<(|>ExU?Zw_AjKWTX}TrHz}AFRlQ1GFVbq*u_8vi>&85tW#Up1d$Wgl= zrr<*effJ8LQpA{sN{vux%aL4Vi3cf5tvWY}T`@835Pg{Q4=}*8NuxV^<#NfSlR=m6 zuB*rR0#;To_{RM;C^X*hskL#btv#b1;z$y$MJp=BTq%^!Sbh|SsgRS_qvA`xZf)-W z)uZ{>^lO+wXggpRL`(tfOH*heR3@ZU739Ak_~*sRD{|79u&x9~ARh7i-sIX3UAocd z6+Wn@hc)$8I_LgH=PO+ew8Spi*CMD@-sl{S>?lH@o~qb~@b<`&7vG`(CwA4# zBFB!SHamy_-`~ZyVk=I^#0Wy+fb*)@BYYG?=RCf{LF`S~e2Ha*jsX#_!GuWXp>y>g zCl>$YiHxYUAMS_ zfayHIV>Jgr2|9am>SNl1oMtJyPt$+M-QdAuIcq5T%ZVxd4yT)BnOt+BzCjsb8r=lkAt)OO+MlqtoANvS#d4E5p&?45m;nI8v>J zo(G*=3t1tsm4KDj2`fvVE&(oPruXC9E3>y3Tuf(s-00p;=W$O|FaG1^%@eqLMu6dh zxS9ZKGywG^)Z5jjpyQm4bVYR#T@^L;Be=S_||m%^;-(@45}w0s?{n(SK3Xq zjOJzs)RGY_Mry;gMzD{RFaYP1f-fYuZl9LX)X-;j>%KaJc71i62`%K1Ygc5#xxg{4 zF+1g=i~+SsLV0LtYIIuC-M!>lDw@1z9aMXP#tF_O4ymL}YrPT?$h{W)X{DDbO$i#r z2bHS}0d(5Xz62tmVPgcq%0^YOjTV2YdAgbqq)9mvV3e{QM#7qya4bG3v^D_s?&_~| zr`vG(F=nMOBAow!bN)Q%1Vl4EcXBB~hV?kiQEt+W?P=l+R!WFhh$5KAKtT&=jKo}I zfQTc(2i+W|E{%romW4wo0&t!ufD{m<#dV|;rieXI8me&kWYoI>kJZL zY_E!Ps@sLL4Q7}b>~IHqOw_1U{I51$K}&7Mnc06K}FN`om+8K+n)4KS^lKy|me z|GzoQPPJLUuFt^M-Lh9S^kH{SaRy7aBBsKeSqvd9Ac%~Zdk{0-PQFa3&FhOjx=9RW z0l=dO$;FC$dus0yR>)$lTd`b7nx+&at&SPI;3&y6)-8q9VFWf*;}p0Vcu^p#Sm?f? zfZ*Y?{V7Y3Z%SUSN0Jp+7Nbi%AS5hU4VGGWZprQ#aC&Mi^HZj)LUZrZV6E3MFJpph zG1#&MoX;H0Th(=^PLy`Fv-$I1nYVWwD@JOrNlqwMB49NMD1G<{#`8S}7HuVCLflBI z%u9T{0)}Lv(Q&0h4!{Y7ZBWT)*WN*_#vP#Bh!Qh7i&93Ots$XD%$iu$$d?}q1(Fas=5p@POo=@l5D@?= z1VH_a5j3b%DZb;FI1I@F;0$|EC^(mUPwNitS%y*##E5_xl^f zG0@5)P3Dg}I7f<|FaeZ958_m8tiVY}YZl=$#Ss2FeV&(94Cp}wVkjqQCK1TMEksHr zM{~^-!dZ{bOQHoXfX+%W@nGnagn_KndQ@D7l?D^RHqT2U1!jR>bD^eDL>`Dd8GiGf1iDTB(W5 zKotNRqQt9gaC<`(4!HKao9v9R*DT$X(KZ* z$(IM$psrZ8m#^HCZ?C%J8@WsTe>!9nGE8WpvT{o!j%Ed1IWWTk1OUS1ImVP+e$|E< zM{NJ;zD*?Laa~q*&Vge|3U|W7Jj*&}TL=o4*L2G30H$2>HE+CEbni~1y)+OowIm=; zAw89F3$?6r!_Xd2iIWSt>R?RjlX$*!C^ooXEM)y1psRrn4o zQxT7+zH0<4jWNv)^-L`sJodJ)L`oInfrbVKu8jJIiK!~Y0}TyXSXmC-5;|3g2O1i( zurN=mC=YZr5Meby@*5CQ-O05d}bH2?r#W&6|^pz4?RV%>a*1-C4^mA9R8kvH-H z7Tr_k*m7h_LPg&9-&p+sKxpKuh5*113P7*{v`{1jOd%l_VagMiFYkD*(Nm=@9JCZHlD1uVtY;ksBwOl}F zKJ<7>!1Fe5HOK;bNTkzF??zw0U*_;GUM)7dT&tC>RlV-L_m%e^d8Yn<9shkB@At;6 zyo`VR^=*9nH^$5O%okmse$2X4ciuDkbiT5>Y9T)=`YY-2&HA~;PUy#6F?H{G<6rvG zJI)+Km*~#+<%x@hhbxoMjnnkfrSr0OI({rqZ}c-wq8aa7EB$ktgzIvu~qp+ zs>qc~Uhmb~&sOAzUeOS*`GUQ9Zkd?tzRM}YnS+);OSU(WYifRaM?hOf0-lOv*ym{&O5bvgAd8 z?;s6z>jyplnjwJnFsz82?FAH2DASH!KY{+VI7KuIm@SIG9Jshrf^lyd^aO@Mdm#EV zj}|ODHclD^AVOmFSb!EVDC>ok1hYS(?}bFDv60iouJOWU>eb_~%Eulk7?I2kKx31I zT570QW7I--2K1TKBCfa=X!cbaZ#j-UHS53Ib@Xcnh7%(Igdy2%4&BGf$09)-fW9?U zS+^F-84_J4pyMFGO5zsSqo%A{$LL(U$FqZV?AfN<4+>}Xgt zOtZJe5A2bEnH|t@U#|P;Gb&vy zK7FnL=%l3?hT=M}19OOdN|YMeODV$TGQwBn$ob{4bvU`IRkHF6V-!qJS^$&>sbXJC zZm?9w7aW+pBsqhy>>`1kW0Iy*y`tF5$->K3pV$GpayOBmRMR#z&RjK*B=&wJaiZN&~X)IDmn69StozJ z8YAnvla1BKg7|#(+ZA;ol@!7%b<>!ATLXho;@+%=os@M2Dq0W4#3H__RjnPidQPU_IlxXQ=i6VDCsBX*n;SnT%YYj<+({ zq(M`6(x*@5UlFhV&wEq4n^eAy-Fd^q(c0a{^yv`PDOy(>(mrB=AsB2t)>H@WAUc@p zR98&4J>t@N^HDV1{G0n%Nvv%Lb$zdNk%nn`<{ebs`4;&TmR& zS*{z zRj5-t`Wijp@=z>bu5)woYmco;x(2`7DPj&+yrBJKaDh9Dr*FhOojo;mX#}v$?e@SP z|2KlSKWBLEzJun)ioE-qExB|D>)nbw-@6;1ZM#DPbnLFPvrj$(_uaV!_Kdxr2un|< zn>W3h-haO5PMJAJwdxzGUrk%*V%hWy{$A^|M_Y9}3^JIHZ2>R!EuBOcf5o18!f{(< z>X=-Jt;)i3@~rGwjEAh`35iXx>47Bc4ksW<5h`ZMgP^FkN~RBT0MsFWPG%gW7~ z;IhEhS!&26gkqO$*KLf2lJQaYG11qaWCVU%onrjoQ_)oH;Z|+)jqQF=mmnypu;o4~ z@Xt*K2~?-rT?8zHI>gwQEz3>@wIXdOiasVbR#$HSo=ByfH!K`YuxR?MDZ`~E2vinK z5b%02%67F+F19FGN(2;&vY_%?&Rw=8q>!|3OnhBPY$atNuaa#C@1OvEY=;VHSKcWA z)+JlS3cJ~}1C~v&&YO&1O9PVGQaLM`Z4}ekH)*7p;Kugha)Oixi?P57VCzN|r=-NT zeW7V@RjW}7Lu8~wWY;KYm8ezia*Qsu4}teXj4fK=mRWW|E~=1fHKFx(lokm(!w>bl zpv7P!s@pF1OM~ZjEXBJIb5bzPiUp z17m!&EGQlJ))CBN&tc9j{IGY2nqQYOx}bW@IjBx8Wost`{lnm3piOsMM$$K$2>zu| z^TPTr?rq`U`mXQ<@a(nJ1XVp|-J8m3k9R*LNtu(7w+g@jXHAj^lMeNmu{a zwHT=6_W(!kZoP^7um-1?{N*!aVXE?CK>l65Z*Vn3R-1s?J3@iw)K{^C>~Nu+a9=YX z^w9shGj~B0XiZ=Crd&sDPO^q)tZb?9x81|=cw#FvB`fvS~IP4%{T&}&Ct<7znF2}t6bLqSDml%M|<`d>Q-are0ty686fw zf#LHLYoEdBHLtK)xqEC8z>)}f;SP>Jqt+wREsizqO<<+Z0yJ2nOU+*Gkk&B}*?%}F zXwyY)<>k-0VWcuU|Ji2zZbP z7ws9}!&ukqUC`V8UwM#y>e4TMTf;=q{2h}o#PwJ7&z)yxf;I_!@8P6U`sb2#^)>0; z?#u3`v^sc5sF!qJ>H@)s$88;MVa3_lbLT&^HH81Pog*JH_^oMXCEg0_(i8E0Fnm^% z`^MGbV7>|Xt6EI&E~vtlJ>mU7g&*6ITm@IhYUoEOJ`$Nist(`zVkw8uvxht!?T0sq9;wS(8WZV zxF(#4cwg&zuPU}G!yc$|9TX-j;@iV85))do!0(xOjeE%@3`hs1SfJT>H(&1iJcxAV z=!@eZ(rR{E_KLkqWt5jjBI<_qPH|R;;=Ore9Od$1?Dt^Hi{uv@(uf5p$uQhN6Zy~GeDPrX8bxsd-}oy+|1 z3nU_Vm{KuF`O)80_<1JX6E&+axYteyCj@)BQhR{f79m~#C{3drC|G*| zP%5B8%_5V?PT+>K2kEqW7#TPP?VTv`4)N~x0D`*jQ>k;YCfj=b7eS(0K3|!_fAc!^&?aCrYB58VLSkMv%{-iVV^k4|{e=hFFG z`Mrd3rOqy?h+@^i2yeVut`S_E_~jY=GnN8 z<{u`fW<9x9M(=-^S3GA%y5O(d0?vICb>{JTbSlU`<-+3cI1~jG87<6vu+!i&i@!S1 z210s}4Ys~=Pv8W>wLnbf4&0=%J$uQGY2IUB?%}jb$EdV~#ycLGKhSq>VY_#4nvE`k zx?w``;~vx~*%y8RYzL>VyhFa4yT^B4Fg_zaySku;b1e?QCZv(PI!4?3Xvmb&rqJL< ztKb@*Z?&G!T@o;~B^I#!|N9#l$k#%~TbQ7k;MaV~5E+wuFblgH1uw5cRoJ|#buGmpDalZ0XDcJu=IZh;|uCaY#rX zfDnfsUpjJrZC#zc;GmR2fY&Q0U|f%lk|Tq$j<7DP02TP#iHVdFEQVSE0|KF~67;MY zo-x{ff@*&yPiE!7(NsTcGoFG3+*!TgVJoB!&^YH7rL7c5QCJ=)AFj#cWLSp?TxcOA zNTzqj+LWA7A{r76dxMzZ`cj2s@Q^XWQoahTIbQ_c=jX4fb+Hugn9iX?0R5}UNaBf+zPBfWw` zFn21zht%bevlxeKvo}paqzF6-iaU5yB2Vo2QwJcn{E4)XxVOe@O-HilZ zW61Nsg&mwYga&cU(GRLo-Ef-D?6YB+<6XF@CGfD~(fqQDCFkSP~Zru5!4xH*ArF*uP7b> zn4uwn08}!$Ul$*=HQiIQC=CE|nUOGv5k_tqG+XV8fQ))Q`2}x!?w<<=*>1&mX5O_; z2u+W4EyesXhBpN#+l?4^M}c?Nx$2*p^BNv{LZ1p!oJo{GFeXl{TW~GgLTLub0kw1^ z-wU^wcsv41M}q}L;rEg(=qqr=HTf+%Lv_o(~#1vh=Y6>)j!h|=_Jo$M1uos5XK^(XG zmie;VPoS-T(1%SuJ13XprMBbxi4@3Egt8dKKoE_U&S8aQVZvsSrSRR!r}h_~>Oi-8 z{oLtgeEAQF{Wv5yEg)(OgIs5bDAIh)RZ?r;q00?) zHmHYlLXzJcIly?i)$JrJ=Ag&Bj&3FCHwTWZ>fA~aZw`se)`W6N7Yz3&@(m{>fb>Rj z)zrud+)^DumPu1XBcn6I$Q1-YC7XznOp1J28jR$Bw((S~bW!NQ^abGkuTu8_n~put#-BVKkTo_d`XWC5y_Rrz@#x_C3oAx^_zHXH}~djnO`=Z1j+c^b8YhN+Zf-iHQT-^ z9P+!SzopVrNIiDnr_eQ-rY!)1O6224Z2?p%VF>}9lxtYxpot=1YhmkLzp`0gWS$Ld zcTNEy^N48$VU(fLfGofWu6A?8L5?sUQz;J(fc1{tF;zYqT zm_xNA8jJMWHT)KpJ^=qhF!5s_$!yh6TDd(^P%Y!i0vum*pk+8ofQ-+YffmhpKX;ll zYyOO*M0JcR1hXT9l*q|4hC_jtAQp$U^c=4?wcz&ZdJhYn6hfoaKshYIhBqMbAj2{uV3ehd7)aPqq?)fMX0)DbZy+rD)=#<5*w=CI@Yap3R2r0| zc>{BvAPjss+ zr&{Y9&Zp9+KQUbC`-7WHGb>lC^6pVwe*6evQOgGs1(Dn^xK~>Ykyc9eI!>ZM)#0$o z^5n6)(rC~ZzWICg<=`;7BIB4ko;&gVkN>4LaRmi0PiX5T%4wL8C=6!OL5&Dtxt0>a z@QyW)+%2Ld#}irz7=U+S2vxM|I-{HgEcP+Vna1N1)54Q12hON5&P#;DV@tx22#Hh* ztYvxPQnM)IO*@iaYR+1;>+907M6g z0mt#sx3~)i{@;F6}2|0!YY=@IT761Y@9ouBhqPN3}@ zV+}B@;TVEF$)h;eCvV$lShPJprMsN#frd)Ua)e4fA+dRjqX0h{HShx6rufIMJ1hXM zUYO}i=Yzq2y}{|A){)21XPpu%xwIJTmCOb_-dc}i#H>xO*X^7DB`>C-WB|mPfcInP zkPNIDMoN*@a>1a?gmprn2 zeoeXGE}A-Q=n8;oCK;u(NR9R$p&_0Un36N=1WL9b6cTSzHXAA!nv@1$tw}S@vrxM0ssI2Lqr56003T9Ua7(XsPA7@_WM=n zF<8iWG1li>k{Q7A{Sy<}SR5}adnW(>5S9S|8X7Po0sw4)oj`%21of{D*MxM!pYVWS zd~|0A)PyWh0+2@Lx#cpqtXevgL&&)PKFN~ma2KTz53G`lnA;O#$}56dgY(zITtyd<$94LouB2)Wo6-E;9y2$<>b@zuC4lfBNLfE zE%N=@)oU{^^4^sct%yuOrKW<_HAy~u^FGCZoLk5S--$UioH(;taPql0KOK+G%E5;e z^r4f_NB@K8U#czSKRG4i&e*-WN05ah#8k!%9soRs0t%#5DG(JcLWc$kT8sna*dj-L zu{zou)4^Cl3iJ%JDOq*O6HZl*$(ad4j0WUdA_IijvKn~}vtIO+HLIFsIWQ(ITdb)D zXI2O;8YF8m43J=p^cZCUnnnUbg9y88V8>~FHUw@NW|dHLL4p>e0J*lvu_j7DEgrEV z8Ka8CIn7q#2%6K@S*7%xkRZiqK&~w^5sn7N%PhhIt<|XLjsOR{p++)IS!EQRkRZiq zK&~w^kCjS5ypus}W*;JON<@8-fQB5xeHy0yt~&X-W3_@(O#9L2BONjNzSrBeo!R50UVS=oC3gp zy%fVL4LM5kmU|O3s;AYHitKGQyjSDGZ$5=VdV=d zxcT?~VI=#Mdpw$giKlVrI~3a^N{W%dGKpEnpk{*x4AQ(P9$@`Nue6d-ssMYg23iDd zmRt-K06K&=mJS7K)c%svRN!EIL>|8Lvm0Y{jdex!Rxnl5NW3jENzlVBZD&yka77W{ zut4^qlW!Y0RwiN3{%`uFmX_T4>KBezzq@|ZIGJyGjLxRSKf9hkI+|4%+{RSTL48bh ztqj4NKOg85PFY3;Pq~&GIRI$QKJIf3)!?wE2bw1n1MT6)VdBT*>Eh#J$t_{%dlEHX- zc+*(<8CV-Q9t~&Y>g9v3;Kyd?LEB_=MlE86dK&8(A%OO8X&MMSVHJ?3ZGbC|)aQ#& zKY`fDMr{a8-g=knZ`sMXi*WN1plpxU+B5hvuNqHL=i=8j1WSGiT+t{aldNSVD98g; zV07S?xh^H2e@!gx3cD1nrnqR| z+t9+;L5hs-c}gq?T(!wa82K}qv2yb8II#0rJ*`O`xKzNji8?Fo$X?d2f_PEXDz)e? z5N)eH_G)zw-dq!D?HsOEP8FeLzYU9H2P=yoi;*Tbw`?TKbwHPFzidb(jO}&r2x5*Z zbjrVV`*zYc9I!B-zeeK5yN@Xp78GJFcL{4lW0IZ}kca(1PX4*DR6hH-n(l503-fM? z-F2txPj@#*CfTd2XuI7XN%rb$#^~aSt(9LJmXX&6XW{4%>tfj(tNMs}i-H5dS{tn< zOOoIlrg1ImOL|q3FFpV{ooFNLmOmZMhJpvb?AMbYC+g1$q_CyK;$U!?_%9B zq1Z&|>D`XD(6w^;yY#I6`SL$;o8}|_<;eG4kSMwkX z&!b9aeD0APwty@=zinOWI?Ss2qmvB}Uda=vIH`+Nn0tCpiJXd8D*nz3g2GB##QCXj zonG%U^7W!5+2o1W>=l})lWXx#0Xt$HfyBrNL1EgO`Dtg%k z8e+k|n%eOwp zygS7Rm6vzPTRxH8k|qe1fV^s{30Ge|;VA63t$0-?=h`+?U;o?%wr=h2mp!(mIM&u; zQ}=@{Pr2gxRXNXt$+db6YjGZNnq}K=~rTjW? zO$15Uo_l$b3E*bW+Y#yEoMZ>MeXaQ5*hlDfMf1*jRtf2LRayN=C2&RBfN$#6wUMYwbr%<2)A zwn+q2Kp(BM0q+pxKSu>=(jV{QEBU8%K5mpHI?a(RBEg z>;NX7PWUnLaPe@hURz9%du3%g~|qcJ}t8%m|M~AMB4RQ>jL{Q zaDg=di&9hw%x40Z*LpCGGn z{%-Z2dbf74@)Ejw-jn$Z1th7y>>=#%NcUzormvSB4x*pq-62kP^=a$3VQb8)U_s{1 z(nhm#`m^2+Z}m4X;`c|3-9)zJxBbm; z9h*>aFn|$HB~TAm3ge7-`drwUcIQ`dUe)Zn)siavxWD6Y+L~>sHs1Hb*_vYNkkb=y z#g*jH2Y4@+BSQ3o$-H58x`D`{nz3;8%Umr_`|2fqM)}pf?Ai~F4r$#*m(HdU3Gg0K zwXg7ot?);lD1ViywV9Dq8QZpx!k`lOZ$tJ>qeB%;L4hkOE0HZ`KDFWsit3gF!|xTiHV%~!DFF!4Uss*$ zSH+2Wbe?wvB1F@>CN&I3eC#oc7ET02Kd!qgGpFZ;p>;E%3aFu$1@-+_)c3W_gMgWV zEPQEvr?9Y|%pk7Qz89LkN2}=aP&inxHPgI{#=cyH`zO3ad@RO)vGjcKP>6lL`C0CH zyqLJ^{LJ=!;S6Ej359B9jb}t&iSLbpcI5GCHt?q?wDC(f?Ml;%JT#%&-NAn|-KQ2i zE{(Gn6X4k|2p6a&Phnskop#p0#&5>W;lS8puA*4_n9kemgfS{v|9w<+x~oc`|@8d9$Osd1^S8ik&W-hPC8JV?|DpwMD>M~&C7D-X7sve8J!g2 zw*R|B>t+47# z?q&Yr0L@Y;L-ji|T=?0&*WZH|jgN_kp~LM0u+A!>VE)GVP>;#@nJ=MoL=$TT*UAry0 zeS4wLhh5xT9DAPl3q2g!(|MnHriF6o0e$A3pY=rT6Z7z`r0V` zk;9be_XI3NCtERC$Mcb$flK9{Oh6_2(lcEc@>lQK6aSdP_%|G2z0Mz?f};EzQl0lc z@Bb-)4o5!>*w96AhvERg&!Jlkk@~gZs3U(bq9S0-uuvl@79*V(sOZODy&S}X6!3^L8@nro@?{rb z--G#S5isE|Nma-IM6H-&jP!b-K!Tx;R9P9ciBf)6!Y41AUe%*Ys>LEetS4s|N3kvA zJCcD_OL_L&((P>zGOq+q*z#h%m~YY2esW48ak_Fig#zSW$o)W3NX@B#xVSXS8+cb~@AT=BgA9Aidvk zs^Jttr3Vnng#wx~4dxqWa$2S!QzY=PyFFiIGKxZ8;~^Gev6Exy&;+I=pIc$gx)iuG zleq5SJMNd(1x9EnHPS*YnmY98puE9Rc1Aun1vh@JKf*%_=7J?CkRX^+8RXIsM~K=> zD$wkNhRuiTeJL*wtDY#Px;S-#T=fgtXxSbpeb)4qz?Siz2-oR zbr|Rf+$a>a2~tU{1K$$#+)pyNocst!aA&qoVWo>`=;x4d2!Pa7P!kmCwmTnE9kbNi zX_>|%1lB9eqz!?=6KaGOuAMeTH9@cbNa8^Y;9TVl0(u0dcuQI%i~vh0hRiOG{XZop zqmNWjZz_g3km8Cj9pGZluz*P^Kxw^0)D0lgB2U`bRVra0;qg#>%n;HjnZxH?qz&3Z zg;aSX#K>{ARw>2$tg8-QGP^v4~Bvx@u#x#&KOYw#J`d9}nphDg6 zPZ_fp`Vr4XZ|yKRx#4g}+IMlC(+G}{UKy?OdhX@`1H4I&BzPjX$5M0ne{vb($E6|J z0K<4I<^ac;X=F^vMgol&SZF#1MS{depT;|rgN-`+l@Wo1#DkTaiG_SWF0Y5O-K4Ei z09f(QoJ}Z1Bcf62hmB0A05_6onwsS3GkvcmMtPiraISiWN@FKYLXlP~MPtKH*Vm<4 zZ&E`fj3`7}6y!+7M#hSS4nu*5sm)j7up)XmidE(R%lUKlfEk!njDgTQ6e1WViKX_l`o$CbSbNW}347DCJ|n|?P^ zP8~oAG*T&QP=n5_vwUSqB=7owkci?7Y4fAfNP$*6hN6TuscOLx$h1jS!YnOJ=DZK6 zez~v&zUEXYoHroKLQY^Y8!MDhS*a#m=%wO8x0}_R_W>Xg#TOb1iQ(r2!~q5yp@4AD zwn{OW!2g)#xJ&Wj{R%=#1xP*dA-M>g!=6JNJ9i>YSW>OUrqK)|AeYQCoH5TGSGH0m z)#4E#;V-3a6dNQ^X+>m^V5y36fyZL#)=Y#VP|->IxKvTKFA6qT@ZxI_8d0E!8E3aZ z=dcthy_76Ys%&GYO5{x1^D9QS0<2;AY9l=!3^nkg3Cd%Tz@*$uxguC$L@dd>~go#pO2o+$!5Z*P$I1DhJ1_@jwK3Td<;0ajt1wfUsJsoK5D#zZWw=kf~1D+!GFF+8AFEp4_9Y$hoMv6x2jrT&0 zJy6g!>=bkVU}Gx2QPQ&mZTI05UE(}tH%GbL?}fyM zKi{ak;=6wW`GJ?q#U~-mKhSbXUu8B4zKB^2zr%}Lejwy>z87~H^aGNkBlugy3|tE2 zWBtDa8Wrx~z}N3&U!2WQ@U1-pd*d@SylKK3;Q0(OZ`(ozJKoq+l*tF)yq`98X6?Mq zdI{?WN3h`in;oUcW=QDT-FHXhGaPhjogJvtGt{_iWgoKLxu@ud%$xW2fo*#KKqPj5 z6vsrmL~sBxV9N%a!mz1))A2d9DmW!)TGtW;Uo;2ugXezcKP;Dv+|k@QaM2c$qX0y6yy8aEyu zqk%$eyLmV!#5(weQ#~=d}I>EicJ=3v_;@(lni}a4}xci`iIf5mA#vY@vni?oj zO2mN9;yfC15$6gD;p8S)Chj7Au|PpbbdYYPGSYfPOOW(J$j}AHCsC$#BAGcsTdTE@ z$q|2K$2H3%Y~WC3hFppkT6a-vP)VhM4XK(TC{!Wk`WVHKj!TB{!bF6-$f*U8SO5}} z<}}803Fc~GQJaC%X-Fd7Zeaa2kVtw-R^Cb!q|^x`0^X-IoM^(xFC8wU6?XEbk3DM~ zDj$PnY$yNlb-Ou-I~w$RI;{X85D)?Y1pqTs1U3LrUuD=6fCgtJ`pp9kj& zM8XXS6VA<6S8c7k=#hTg$AF{ve@KDW6DvXiL25AZl>#ZC0C$6hl}b3VV0t~>6RWj{ z(+Psno2Thm%(wv`c#mL&003qPphOM;pw2@r7i?u;zb`}8i#xR259v8cBum%ncUhKo zP|%`LBI-ckicQmD9b5#K|EWbMG-%03y{K%)i>Bar|`bhLGC%*sjq!*LkAAO-K zA7T9Pu1wpDeCR7rSml5Ec|0!Nr;ljq^XRcMyt6L5Lr+fCN|)-}VOn_^4gL9X9{uo# zj{Kvif9RYC!Ptw=)f}HhQfIYd7)Uf@ej0ePl6{v|PxCUeuzqv0a`bvR{>b=zxwYb7 zXSE;yJoqcGx%glCe&>~M)|2UfS6=2*UwWSE|D=Axe!$?&bxi+f)14~U=TYSwz5J0M z=xxx;Pj74FxaZGF_lwQW-}9OaEhSxmR0v&8N2TLDmIwAxn_A3$xeUN zL2Y}kdtSN$(47iac5R}`Kj7^G%v+*LKfqsMm2qfQ3w$U9|K^;lxEIP`4LyDc>n zT#!9#wt_}xZEi7A(N0S=9WmHP>7>B}uMMOlk?WMMf(x@QQe;5=_Nd$}E`8ehi6$dv zkEoB#>CC_V1*I#l5xV4D3_^UAv*SMjLZZpFU|J8?frBzSs z7_n5(o{}=n)Iu$LX1#_?{pYT1y7}1}`rFo!FC*rc zo9J`7B=v^s{;>H ztg$uQRkXDYNLT-A{kGMqnuKSO7{9eoVulN+wJ8|o7U_6&G47%dHvOZ#A{~s*AKA|? z(wYAAXjh+aJ3V-%$BXVyyq%l+nzRIondovzUBgXl*w{jJtswu9UFWA4(vgj^98I## zsD8kHr#?3PiR@*tmsD=_{7I`XiM0a?9+Vj|Qe6YZS#=pS2pe878K0J=n&j9#Gxd2n zv$c&6wpOfZ5^YAzGEtY#jwPWJIMNMW75wg&&gBA9{Z~rmaPh zB)3gvXk%iQi8925f(>@=9(FA1Tw{&%cen-)u=PnbW;5~QcQ$OZrJ9&xql_``B~oh% zz=E3&@Fi=gHKmJxz9{Mxi%Bm!T<57~XBip#l}Bh6=9=!H#?mHOHYy~{mVXjeMP>Oxs)OXz58R;H%TgB?qxpen>pO;nVnynjavqY2;7EOxRb5%O{ zpwdg!n=Zl_8{7(Qq40hu?^?!IteFypM$9r%9TBc$1L>2u{#BRU=`I#lcHk0^v#Kjk zWJ^NUW{D^x%KM)9;0;X%R7%SruB1om>^+^vD&Qy;jnWp+)`V9>cFLkmvSzs}3BCuk z`^tkOW+YZ2sXYSK&AOUZJa-dX3R##Xql}M67q~$GOU<{`h5e$`j|PwNzj*nUEX@CRIBS)||ii}0R)btJiI;_!MZS@VL^x{_$bOhmc zZjiOIlse1*pRLgT#Om=+W$RVsQOIi7DWK!_4gW~0HWLsw|80^EQ^1!%=fH-yefw+# zx1E~VaWr(QnW9|(^v{}se-#Bp&z*g`ozJBwCl4pZtO1^`o6)4SX&oFS_D_E zHv28I^EOHsY=83RV7KWeB1w=+;1zHStno^JLWf*(4)_hw<^(CzTD>vgKWn{8(6A?N9 z(tR`>3>Wzgn{*<^07d)18W;zSX+FjSO2`X$C;;+p0`5Tyc4`^HN|!O-Q@2QW&4_p) z3f#C4c0Me+Re4{xi+$zRmHFc*U+cPFQ}gt_v(XLqR)RJ-*64-@w-$hBCCM4EZ7q^L zd-%vx&&%`84ttxe$jkc2s@2@_nCZ|uRqwa4OQbw7m%P3WE$T|kt#Bs-%wXBN?R%UV zd?uj_*ey0aIO`7uJ+$M2SKCZ@(i~SXd(`z$FX6=wYhFYj5wmub{pao>peBR$zKN!q zAA8uMB@uv)+rd`1@wT%TOfE2VEzrWR6Iq{`Ta%S9=jJr;S$TX_sfMhhh9j@5qiD$$ z3CSyP(gc^iLr1+=Qjx!oriJ~b0PlT=x9pZHZ3~)CR_(4yN2qes5C!7~^j?(_u<`$m@j{5;`**Ir@J69V+M1|K~z0TG8 z^1`GuzpGmA&B*NTd%ts=7*p<7;+NZiGAm|Hi}|(xew;Rb##Goo&dKG*aAlFSO(!Q0 zJ%oNTwV>VwJgBA&SIAb@lKoTbA@!G$KiZ~!bQ-M{^nt6qI+yVkR) zRR}d`bNpY8r-`awXUMMhkNj@=F{YzCvttwSy(@uP&7J14{>%^9%hZr9|MJ_$-pn#y z`Eo71IgiQtXZ5Ut3f}q^5sQAdA;sON3pJ45iW75@3H)r~(S4v$50kulc!Ry{^jja( z%YTHQdTI{Bf}I$7jV*5gCaWio+b=r1_FlOz zodJ4hrLL!aTK9DsO;vL;b8@w|f)2o)d!Gx6jqRR*lH0@rUyt>8&-S^_S{oOK_lA|O zX?p*}1o5=p0p_o!-M-shtTnDv)<(3U3zm!HIeXyT3%Eq(UJVwHc54YKVO2d*-S-9_ z@MD_3^{UqI7p^6zt~B=iy?mI~Qg6Uv0dfUeu+6Vp0CD5rH`++xNT-dpzUe|?BiV_W z*G1Y5`c@Fw#Nav|@8y-m<>Yhb?DM&~#}+*K*}DB$Qepn7ebIZO$9yKusL03Yv?){|TA}@s5 zvbt!j^J6o0@w4%=UinIG^{D9kQ0>ztPeVV=OMJLgiw@<*^|yBw|K3<#6EVrKJrgJPbI5(H_pApt5W6V+l%71UdK8K6U6NU9^9zuZ&ofpsI0T~<|^bw z_W7PdzY8E_&z{7+dSyB;VjL-EVNC3sqX9;KeQ@NL zu~9Vy)|x7VjcI386*@+K75X)0@6fS~1D4phDe7p$P7l}WV^4I?^2WS2mXDL&`L`8% zDq?P={le7BzDGcg)(Vo_ZrWX(u2ff7M~!Hd`BXy}%HFAl4^sJEg&ZXX`A_K3TpH>f z(7^(a6YWyqeapbe6$3`^oZ+S~!v9q-ihw?n?M|2=%iG{D|1;ve7x>yOqi`G$SMVvr z?n9N&BV(67BQKYb&8PW4wp`1cCN^N(WUdf!6c`Xs;dZ^TiMMz%BaZ9?&1UDugjM{6 zf;0Uq2KC}CNRG6=eQrXwxPqr3MyXI5&GXOB=g5pz-;XRWxvKq1;aV?;yZs!f{ZIjJ z=}^`i$R>EWW1ym#ueMian{3XeEHZxf2ZA2>qZ|MkZ-Vu)n`=H$Y- zHPg%k-^onGGxWZ5KH)!K9zTY*N?rP$^#7=O=?`xw*4fwr@6it-{u8ftuTWFztBeM? z?m`7sBlU8D0lU2Ko{}B;-<&jg4UWJtngTv=MGC%kDs}HL%@Q>t-~Ty*U-kUqpY^C) z?ahMXjDQwcSH0P*-`Jyo*H^Zjjyrl41nY<|6v&YJB&v`p<1&f1xNn7G-#@$dTc>HJ zXn(pM?9M<_v}#r$tIYS94#VxGg4O^$yo1|Vhs9*@4`z;e>j%KW!7A*KGvRyGt1YA{ z1IJs$3$U^4PiEkONx<@MTobn~2pa-=Xy$bleis#4t;@`p=EQ$|Wo`|432O~p!0}9h7d;%TpWnskH_%&;i zW+rYne@>Hs*9TwU@H?qsm!ak47#M?F9RzmlN51HP7;`|3FSH zpS0(A<6UHe_M1zAb;jbVfODfM=Ed1t36G{Y_~q+tDG`fpZJk)sBkQd$+)0Rj;`CK( zqbZg2klqA7BY5>Y#0&5%2Tl>Z*|n(sq}YBx{fH;0O<+HIS*ze*4mhxA2`TOl;1>s6 zUKQdK;U&o_uHu4qU}jidO7{iDVr?&$Vv+tVo&D1I-}pB3C#Q(l3kKNNbK4CaC~!WeVI>6ov8ocp5d1TIe>^JB-S=rY z`JcYp8VgwFMUB^U-~cTxGG@i}&c1X{YkJ0iI@xV|0MUo0fzVGLF>#4dblQ#?(`#@6 zdKh-Fo|02HeE->mi-pxmmZ+&QD3>4VQZjOtE2HNg8ba1v*BLIkc$QGB)` z3=T$8cHH{r2tHm zUqLA+`OVtNQ++eMUXqtzt#Xa{g2ccFJ!t?jfa;*2qUPBa3({t`x^P(>ivf#6pqMnY z(4r;MYbY{Fw{Umx#I%Q8+)5!)NNj^jG&HB5+07XIh7(E$0@$_VO7Fj-HQGuEss&J8 zVG%o+ZX8>bgHp1-$@-&Hkuv?o#JHvSbB$3JAutqe+olYN#Yz`w`$b<#Z1N-@ zGS+B`4;2^o^wM+gF|=haJlN;&p4_X41HK+>+%o+~y{qt7N|S#WQv*d4TS~TV387$f zJ%@S{z|I0W_&469M_1IN=*Sm#GxI(=mVIHbDdnMlq;xd&7E=+KI5^LaS^x+MyfE%1 zmmUkbO6>idMX?YES`3lk2b);CSI274mO|?G`-9y%?y=AqN{9cPz`O(Du?TeRViPgL zI;{wX1ze!g?%b%SNqqwLLFQD(0An?AC27LF2(U~@Y1^QNtvp|y)1t`&X#n9R83yGnz_f|NvrEL59(!uQCgl;RD-zgsDTO%jzwla40W#wI}z=olQNkN98R^<8V7VDJHUX~dMO|N zKV98T7yj7KR-~KJ>ERYN!>g~<54|hWk7#FvyF0jzdJ|0@lTly-@FJFoA57_d3*nFunmYPZePdsrT`JT%ppn*E}4bz5UF0XElGiSvIt<`JB zL@^PwXq23v_5BK?5xPNk@8ujjl4kc*OCBwgKA8k7kqQAL6Xr_)Wxz1;)UW*TGSb>q zBkLkx8b~@#n~uO`FxN_3XFu{}+cNN}Du9$Usl+2|;Jmm(F)mPp$i?MFAEa}d^>ucH z=W!F9Pokj})-fd0o-{i5Q8vU=!=jDQF3EX@iS{o%{ZC0})3GSNm2v$Q z5(o7nqNO^-GP-PHXH){l7N>r#enz=FpXg~ZCeyARE+YdYX1!QC8G&UBFg_Xi#`q8T zuBA{5wSFdtky-?|l$s}ao|A`a!WF1=czg)d%BCIayKr zp@S(XnlPAk5l_hKaUk9^wPGK{yFvYDd>s62b#If4pPkOeZio?jHl~c4DwbR_A`wA( zTJ28Cxi#tpo12cWyx3!E82qKxkg}i)+2zVyQtRAG7#8ZD|4+_iY;E}66~tMLg%+BI z>BxiB_JqZ@77&uTK$ywTWal(u*Y+6HsHA(9+04)w<$4s=#i1MpTIfIx0)H+KUAF!) z0OhdP4xZ{*&kIQeS;+*UPsgc_^4}N?AFFrW6ZZ(=JMmylVtbSHAs~}#RxCN@x6m{b z_rf_4nlFcAY=hSD{|%@{@Wm?8h$WzNFt{jPk`g=%DN()!lSaMV|4{buKQ<j7B3e7_rHOi|JnX=ql2M0nN&gUE!f zUo4mr$qDw($iJ=8rzu$5p@d`SW6YDBIulR~=rE>Gd`XTpShDu#n+Ka)>f~%Ronvq) zO|Y~go zLc!!6N2+l^%h6g>H)$1R=dW`#-1M}R`^78U?aS|4YM)V5#PD<_N=emT)tQbG%0p#; zBt~1L4vyKuVbiBmA6m1zA;U6t88Tr8N?s!72Qh%;u?!bWFlX>A$A`~`6F?|2w?32% zjwcwgAw;5Nj83Bu`Aqts@HqBlX|FH}NfMIV^S+OznM*cFb;`d4ao)zWOl~kV1x+m& zqeuwO%lm1YAk59XdSRbsw>}#VH~mwJ@RWg8!%KL)@jxnBZ`-HzBbQ#N$OKJ9`_KKapSQYahH#Bo z&L_}3J{>ZR+8S3RIj}s!IM`CB_LU!BOW@5q@dn1?{m*bv3i6+>Z{AZShxR zs`7lo-d>+eZdD4)^4O|GWQi2e5oI&s$)g|r2hMc|+M`oipBXM{rESGFDq(4E1>30q zzN#^Q-!$E#m>pJ?I)q|cX^2KaJg|*04nDUs6-x|T`*+2QFZTx!u$VP2wg%?tSto-gVuNM-1SbBf0 zgx|S3LQ5Wf%Vqg1(I2mVlCv>nJ9_Niql5*I5D_Qe<|VSN3qB!+tRZvr^L}E%bG66E zXGb%u`bN#%MY=H*;W=T=)?1$d1T!gnD1%NIH1DFD|*6#9^N+`bW32~mU)8}8#mVa!u$N3G;JqtfWn+1RN z9QWD$7LEsyny#4oc!yDnr*jeiYL80?j?fj&>P6hCw_&U+Kt%A zK_BAJm^``m&umJ)up9j>?j`qfSzQgsnlqKZuNA-XS2VJaxhPVw2GO4!V*t ziZ&qMFEf12BYCy&db;B?=^jh^$C+l59IG>>KdZ(yRQNNjNt^91u_}{1w@1oSm2YsmV`uzJLB7)8dvQG6+y=s4IPtE8npOj?Bz50X{>UOif$5TEKiS3 zznaXvj(FB4B+P6ezHv|d_ODkS;klc&&K_S8DG_!kh~b(C&4XPsRo>5%L?`MC74X$Mir+(UAuIa|0E^!6KwZq;Ynhn; zBEwm&4~lSvPU_Ka#zz2E=kR5H_Lk zU=rZYOB>zb;%(asX_wA}rY=OXQQs$WdKy<Q;HXg4cbeLnGtE z&~2NX7w_=+drq*dN&gHXk)SC?ZvaQ*kxJEZ4b;-gYvC&^^>m5p$)E>wx_9`5rRDF) z-*?*J>d{i)fCp{L82v;hiC(YgB%x8OHm@h3&8zGmzqP(&=veo;4_W>a7azu84%Y=Q ztqaC#(E;xT*483#Ze`%&{+qV3HU`lIYqVd#av;a@%IlR%SEsN#Q0aWKOQa=(KFqXvo1L*W8%cn-k0`Ndk{qROV_Ly=8%}}E zfIYC?;Y!(Y86}_<)K4_qt)sk^bJ*J(9r8|0X6x>Lvsgv@*aClM?Vr+|!m_@i;`m$G z`<@OM_TDJ8j-(TI{k-7{Ne7r0G*ZD9=)6dY+!%efb|3xKkAd-r&m2IXTl*hTIiM7X z>@HrLH_dD+RRSX@*6E4&jR7ZqBaxRS7yu86q&J&wo15T^h{_d}`Boi!VQiwOJTl`> z!@L>6hg**^I`oO7}yg` zvP1AS8SiD|Ko=z<6hs%nx7UwLedli1#W&Tq=G1HF_vV*%$Itg;f{v2Rr>^2?VCyh^ z$IbG*&pnVkQh?1pLm_`Wze&Wie&AB$JN^FQ$^M?IF{8r^`@{rEYGmsrnfcTnE;BX+ zac_(BY*k@cM-;pdZj3_dk6bQaNpW$Lm&?BvGyl$jBxB%u^t^b^>jR4tsNep$qKsIk*%I> z=0%xE5`892?`tAz94RXM`i6B)+eX4A+r?}?bT61%JB{zHgO`0>F4KJ{&*O@z>+$N6 zCOf;dv^EaZ1e+?zFk1q8iDu&jR%maTKu?43B(zzRFibQ!wzGxnZ<9ExheBA*&eqIt zG6h<=#l1oY!73E$@EbJS@I5^fC}MZ;udKK|UOB4tVuQV6?R9?cpex~dN>wLzo_l)> zLmFE2U}9NTIlp`(ihBP_5iZ^LmfJ1@KGzi4Yf7>4be`Z$2#o|bOjey7a|^k+JEWYw zEv+a&+}U|e9(sB>ee!Tec5T!-MicH|n#wCA$P@1yeUVVxu&&zm_)>lGvg*Az>oUCV zd~+<_2#gzKf24s0A?*BlvVS&_wYEv2Q$}yFr>*#HFbvkqM zg^JDGQ`4-PyPK+p=fL61hs}%z4?8278~f!xBe%WDf0e5ezjwHH*c$%32;Qs&5?c-5 zfqq`T%Bx;6H-g|dJGj~L5^KB-&u`*A_Lpu%17?1vc#UJo+XBtB_v2wa=rMYkHd0Px8w&aCo5Zqo^hW2N4QY2Ni7P)S!52OnZafKHTW&dN0 zQG+>D0CDGHL&M}K{KI6;Lx^rXW0&ZmMP7}d|CwsRjA3@uNgX*D$}lq8*LS|*dw6ja zsXz={hIIOY552XgXFx-3LJw|`Bz%HY(5|^+DBDic!Vz&5h!C+AVfK_wVJ&T*iS2Jh zM)F-`JYd}BG*d>)MTyZN!TwX0qA_&JAncA$pzGbQ+Jh_pjy0o|wEiR_Gz zLJC`LHBE?FdcCGo02k^z*=k1WxVaFP@pi<(P>#qt=_Z_p#0itN2odf2>R%Qe6K9!K z3Mdz0FO%#S%aZliMKr}M`fY~`mckGp;U!7B63ifp4JN#xV)4XI&!$(7W}>*ogG7?p zE|?edr=Y_691Q11k{u3NY>?u1Dz7WkjV29e->Y&z>>MR2S{>&U0;i8O$MH!kPjAj^ zrPQ?8qAqtqjhif^tg=Cpz~C{jaDrvVs3)51se3SN<#cM2^*&x@5xeW9EsG+}IJtcw zFQyMdjqMS^6Nl<{wt1kIUYH(Bw&sR1u$GK@dDidWMw{;7W?zk{p6F4iANFDF*WqGd zo=t6!!}(CNi}^^s{?}i1!FS%sfok3h>{^i5UeHuxCq+QBEwYeajO_Qy`-qubuw(m| z0(YW2BjVylBL^QnWfMjMr>BM;&CIliLyV5D_ozojNW|QqU@FXVU}yJLH|>j^^(gBN zYVSGyzSSM?7{j*XzvZRsB&QJknPy`&^Zz>3WJI$06ev!=n>b(r8ICIq+ZN+d{ZF*? z%y^Zm@2{DN{GkaKK!OggCC-a`&~)*6V%^yw+iIqXAo1HT&9BW_|{tIOyq84~@Mj@4Sw{g^~B zXv!k&pg9NbhOAJWF7w!wM@=%m z>A;{OaL|<0-l&6wHzGv3HNz+))G>uhLWr4jFyCK<5o2g^y(pRv5Uo&Boa5TcOX?zl zFjBjQ${B=4M(wqW>%G657FG$uX&Iu+=FE)l{_B>M{$W!VArf}56eIv=3bC9LAeNP$ zFxRgq5sN@lrT;}8PSmIb)etCjZ8PPr>PjTF6zZ)M=ZNkA zZgK=oa~SD32z}~JR|rz+YN2VEMGO^bItdVwx$zUOYN+viVVqGAP}$0DzfqmqZV`W-nZ7_M%DL{3tKI)o`qLJ=$&qrz0?GZI83vJA)65O-U+lJ~r%-z+XN z#XyTVU($z9AJytJx3-ZH<{BescMCsmRO&~}T!cx~0wC%Za*{F0X&81=wbe+eDC>O` zQ*4m^wTomvELsEJvfEcmN>Soj51a_~s3mS0pIb5}A@X1BjIkV&T{6TQ4QdET zYb}3@Z`VONkJ?JyMLH@j?&+I{anS|qV>C~M4MH1C(xMa?o_mt~hu>HDb7wL|5fWx; zkzoybTP1QpnME#g1F0N@3Sw9H=7|&4r7T5g=$J8Us6|w!razGmR1RL*Ro&f^6IRSw zy=wYj<~XthWu?)@A|f(TEg7<|G%erTOPUvBRqIqb{py})M3t%jrGoI3gK6Uom#`vW zSb<_$fYqZ@`_H2!Q-+brixq*2G>>s8A{cH`gN_;YLNVgcd2+w`EWr%pfhxI#utnLk z4>k%EB>`0=QRu3KNSPltWf?-y8UZYJ;s`M>bJm$bh5EbzVM&Q97|N3fL})0SG13Q^ z?Z*hia)I1)&Hr>*7tqoGe**aFHdF0}oO`saB}7IpA#H7@|8zxG$X=^*=vG zm;#v#Y@M|V zR6PC&?tgYgG9>Y$F!qgB6eu`xD&nujcLmBMWTimM28n)$xHAq7<6oiRK7^ytM2;4+v!ljmt7!Nc)qW z`5hXOIyqUO8rX|L!AayE|9Sw9g@h1c$OWw)MI%@PLy}Se;Q8@$P646P4KA<&9`7*(H2YsdgYzBI=DEh@) zGHymnw1CXqN&s>ZgjBHulvM48Km0fLa7u#|dwtyWT#$<+z6XgqKLo|qRV$0o~?4|#d+TmlTRR(>EaEZ#HV>L*2Det`SG)M&ps z4M2V1_A+q}*5Z<)maTQn8#PvcS)beMDM~?+c?|}Njn(2Nn*%39Ei}@3);)cyrrcb! zpPy0c;IB_7pONmG<9)~DZ$}?Be)a2e!CVj3hZ`8KhjZTcZLdb&#`P728 z;Bi*j{nZ+iqZ8vZFISKMIWh2j$ojK(($JyV)}?kZS)^tqyyy_mDTgJyCk5%}j5rD= zRHZ5cYnR?|A-}YSVEt*j?WV>=qqO^BOucIO)g&uHNZgeorvTplf|NZC`%$1G7Xx zY03RB3dWpfM2U`bxw0bPA2+jvLyu&Sx_w5T42qbcFs`41aUm_NQfLuQNmWc8lqHOK zidA7k-Wv)1JC?j5lf5UATq)Q9V^Xs4n9){Vfq<(*H#xdyxlA!seZr#w{r}`CQfX`u zAudXldA9If1`A_>Bq$scnp|jwnfCX><&-e9giUzZL&XEhY4z{B$x`L<5Q$Z~K|^|n z6K{^wJRdrR1+)M2-lU2wVP5Ox?==IOd@W{(d+vU>aQ-7lng`~7(4Do!T%j?TvO)%l zGsX#u*zt(z-9!d#xf+Cji(jpx9Gp%zDvLtoTfs>fO40^3H=dqNqiRsGn$euAhCoJr zWKs(^kXXZK#f3a^R8Rw;GB57R+-uoUxt&Dzqf8@(;w@XUqK2{lvJZfK`o|ILkJKF zX_2yGQ0BcPLO&qnjYz*rA_C6lfU>b?KaFT$iMFhG&>$ipSb*5S?>41-32xygKsR4! zI-6Da`De3FjyrEH&&JGxbA0kam--|joSKff3uTIVq#+h)lx4QYQXZDNnG?tZtFJvK z&PWa4p1DyzZcLZg*y@k7jNXk4rQkzE@k zw`dd4H%^UNpNKz$kf?P+xn|o)F)kynY{XI`*@S#G%Vs1Q9=e*XiICWUR#VoWd5j<@ zqZ-L>fTxkAuXe@@uAfeLJiK&TNb4H+qa>{LH&FTg8GSS>OqY31AD8&Wn7Foo=vbT7 z6)KP5vzjSqX2pJ%HhhKpIIZzs#^zo$Y5grkHWU(UqNq}Iw`Xx7Prs_C^g_3#$L6Az z-kQdW+4P~KGb3;wlXCBWj(gWb(Mka`Xp}Rz`DUGb3Udx0&fXtCobVUAvl_5#t`@^k zYW7dX1HfofPpie()4~lmy85J?wc5)*KL&*Dx3A%(bhaf>eqR=eHagxOB0iirF>y3`xYvCvRS~7lgs^azYz94uX;9!Gwx@$Y z$pAaofx16xe$sT|pG0E}?^nFhVs#KYWoT@#zLKN`qj9&weO%gYQg*&9s!wUK`P*+C z0?JS+c~(oZ4NJHTG+;Gnl^f~NdC`y^O`8YL%H}~zvtk8ws4lmb+EZ`_W;WlEZqws} zr%TtPURO}(4|Y^rx{+$g?JPKq&JkQ;8AmUHrJ3RkpF;6yt)2UGzze^~$V%gX)wQ**$AZ~#m*98e z9Z*lf)&N8+!uVl_?7zi2JgLyRSLH$5w;RU?4-PEf9k;Bb8Qt7&xxcc1qh~a8dO=^( zE6$HgDwuJk?ldsWS6VJvZ=4esU`FDJSF`XyMu)RfB9AW^S1yO z5~7FkQsQc1z!P_&!-m1SsdvU|e(y2&&3$^C+u>$*-&k$C9_B0DXov{ zTe)aA*ke%IvNaC77ca5ESRevUDb+RXsJ^t#8txtOblNf)>UHqHL#*c!qXC8J!SycJ zj}3ij+M9oa5pf9Hq}s4$1pmY4Q)7h)%_oDnTPTk&!hbjAN^7eXpo=ne0% zo{r5rW4^Pg0rWE(Tceo+z^v=KHK^N>KAl*mVrQq0kLFZxB7)M@E&% z(a5U$*A=#3Mv67wQG>T{VCHD+X-v~%V#@xo{(-ZhADLQGiReqDA?V`=v(F}w5@n!B z=cy_bXG2nzYEHK;SdK5YJb~y((#`LiaOQ!0rNN=+^-W*^-1P4zinBT?cLwg_ZwmC^ zJayZ+W&zCE49UhpY%5Ujdb(O6`f%N#u*?tU!5SiLZ2Orv?+W(ScC_Q7gl>3;aOMQ8 zn$>1v$+fg@Hq+S0UerGSZAkgDTy6pwpmdLVS6x=aPNRB}ws!4_{R>k7*E8IqeA<5M z5FT8>IRiu?6FxY6)uB72-v>NrsvPIEjQUDAB-w!~*d4aRFc*HX;no|m9`Kb{yIgO6@v>fp?6c z#>%7=HwQ~*Z5_(H5)|XcqJ|x-Z|ZaHdc78YoWMqOp;j{}tGkL(hC0~P$7ltiS@Rld zrMTr3q}c{@&tzizb>UKIM+?T$8)a`db0Zq}DlBMgLmLJNZIF&Dkt4b7a}WIfJsL#C z2nvQf-w`P2iWbZt+EN8z;!fuyX(0?_x|y0pYpcR2ui|Pog+ow3Ad7VX1s^9fM&J7l z6Cas8(JVzlrrMvDtCj+$E${IB!IV~$Pa z4~g3v<~l8&>ij6yfs`ox5Kh@1)U4_Yz(fzMrV`(0vOH=Fszd(=lg~x1K*?bzwi)E|3Y2YD++6@xGHmK?4ENLk$vg8&GtFp^s?N^NX5zYq1np~ zkJ{w~)CxrVDz`6+YQ%D>0cqMCRQUQjoQ4Xe`X$J+^(23o0ok!hhu}ySr#CEVFMYTaiRUygAr2mM zKbwQ(bv$@Y?Cay{!_g5QUiK#vEn&dF~WD1 zLJ;O=Xd#INI?dQz3_^Q>eGhzYdshU@Yd##uX_@t$qo~M3kqfkLnBZwEmc7>ATnbE_ znewK*QQ`{eHssP&b0!jiVv9HzV;%X9ooby1Z8S~yut z$H+QJ@KPf?zBB)(;kSuZ>aunr6Vt+XbPq@f!zCyT!nUk7*_msNXr53x$NR)FugvbZ zm^}0fU{A*>`6j6x-@*_(uQKa$P|(pnAk0D9<>$O>iYuVyS7S!?CHjZDT~=u?$}l`N zl+GQ$mmbvVrua8>V%J27z=NibfD^ zi5;5a1}jmFt;-NjNmf;T3E-tBjivXl%FEMa=~qL0_b>FPaDxHtF>31JGCqek@-*6( zj4tJ>)Mr0O3*{|t$3>0dp|1}iS@!(qbsYYh9pL23*vz(GkI8jzECA5$R(BMM>L`L- zOV(<8%Wu=%EGB~B{J{$zS$ai~y|u`>$*(``%K15U=Y4cII5)W@RqrMrqt8dHe9n`4 zF?YI#Yi3X9;j~^KoqvXD^=RDiVC&wB+`b~=@QH-!Lm{_Op%i9|?-Ix|x!1SB9o$%G zR`gougqG)b{wmF9#vq0UiSMhfsDpCx^*!3SMWTVgO7=DoN_?l-r;hyFs833?#R$mE4Z8neipy^C!xx{d_V~}WzXG?_)IPr?Tdlw6H`FeIv$Mu)YwS!>qt|;{4 z%3Bb&ICTO&(ZnnOGo*(Eqt~PJ7>T@}ZD@#QL~l8=;Iei168j1AakHhsSG~QzaA1NK z4Z<{Jf#Qdh*>!Wzmzq%)ziK+@Ex(vP9()t%YS6rOKCN7%bv4PxT=Qufz_IAT;^RvP zT8$ZIe%GcI?0L!dbXM))3W+J2k>25U3kq~{Z+rej9WL2O0em$n#Vx}St{<4=zA8gq zee3kbTcd*yLso_gzVhA;PbC}Vim@a9Qbt=`LC+-}8DYK87es!A5v)V?daAYc$W#BQ z0rzopYvnH5OraG2p(zjM<=CLy^mEpO9exHh7~^gb5P{et#i~XzpRr^0mz%hReQ}z* zed_Zu^33jAZ8&9VIKnsF1H3!iiUIGLuZ)yh9X(aRXL2wVwS&LdiQ4Rg|K>x%Lc47Q zeF|(sdHG=t4c`9szPxc^SoVBO3feLIx)UT102@dcSp&3Q2#=oqRHxItlVblh*whjr zUg9P7;^A)BB$8iVZ(P7{SOj-!!}U*GbL76Br4?@`3Ohcq=S^e3=QcE^+h)=M;cFWg zK7Khot8**cE;GZ-P{!Lb6EB!@L90qfJU!wYkW}LN*=hD*#p@OSNiQ{}PtWiO4?tF6 zS@(q1b7WA%tBBr}`V~F}z&ujav+yNDj&zg0s%NZ87EmW9j@CAZ%2WD%`VgR$Hv_TR zzF@{o5VU@leqF`JTM?8X@ku0tvveDzimKXGAsYo1z`5 zSaH-WBLge&q^n;Ql*0|spHGudy`3;9Cj35WV zkeZo7j)(>BWXnNDUDwv~FvWX?u}n_kY}prH!a^SW<_^e%AOTiC%|am~ zZni{e`u5S=YUh!oZgz%gdG^r|Y9zpMH`^kNeY;p#mCkZWH~kX-J!4i5YDV8|4l)Yv zVj)ygN)haIg&PL+vEpka_VIUn{C+dU3U_n83)21ea4D`FuWEN>3#Y}Is6k%kQD++ZWB4%6FAGb7G6j-~ z`eL296v$l0;}Y^M%Olh`J5@v(wBe~{lrdC{3i@17KgHa~OwNvXk)Vi3%dD_h1U2W% z56P`U2>^MQ{}d;N{VQpPJVCbxCGbuiz#kyZIt)#Vbx1Q9OexM>8X7W4qj#DanI6Q# zYA_}sBlWrz;L8(UZE%t$02o0WBf3yDP9{H@3x~`?hd2R+rc2483qeC7#qXl6Lehve z!-$AC$au7DVUJOA7b`0dL4RZ&o;5+zoOBOx5;9+jV+NTDl4Rs911(GvbcGZKOS80B z9u-6)8da&_5U-}e%7~^JXbjQ5c*roJkCjVYd2>1mO`vnwo+4kxs7Qz!X~Cnwhk#>y zzEMnuq7`%UUge0Ru8PaVaQWIlMky+fX2KG<++&(743clfY;M>kJ6Mt2co2j~4zqNH zO8i*|FoLHEd7;RRx4ci)P&O#XuLuRI35;V%JLMEb1`|td9mG7R;eWi2C5;YO3WLSO zc*5}S1lQtxz88UZk&NddOBN9ss#*h}Z4kTcc~UiqK$scq1fpF^Y|kc+S$^$*qRPL} z9r8|L5)elye~&fB)6aR{4GYYIQX;14kp?jls`{5wKZHEV+&jP#1&D(!M2F_wKH>== zlGwL~#aOaCksQXvON*nFPDpG6vR+N;%u%RX1|iFWoK=lT3t3k|QHh!iQYh%4>j}2_@RL1lswu=S% z$|LkI%^)J9B`}W7QTuv-@=tHg==i-rG_GGHiPZ!o3A~z-+$$$F7O{P7&yNwwwTuvc z)Zv$T?Lb%*I@Ym0k(bwhnk-rV`1ZyolLGLsOd2Kx;G1hcObEa^lcktpfaGXnFe1&q z8$OPpU8Di&U(LGpFf3bZ`pdJ+Dw$I{j0WU?T8`(g;h)5kap~KT* ze%OO6a)&=*zuR#lX$fFF>*A3_Lnpyt{Itq|H7Lb04i+=U(q`J~90dT=lq4;J(N-lJ zmx)nK6{EvKZXIO#>P|r>NE}m}=mFw{34SRe(ib9@AmD=UGLa?>UJAFbebh;ab?hgn zFAHXFd$KmE6-O-R`mSS)y$U2Lv;9y){gx?0fqAPC%ow)sxO2f?fFQ(Re#>WO2Ejs2 z0i=~ry+WSzQM-zcjYd+W8SbzHo)rbtgFrI^B6*_e1k6A)S3q27gIEmg9@g_Rp}bny zc?jGU&V$9_Ze0;pInv;`ULAAS3CMdv+ z7Q0y+F%UMLBKH(Qj|iRvEkP-1y~LPeM@?ZUS~LMC!4x~gwqPMyNQw+Zo|Oz)dmcbh zGdMA56!B=h)dol6AaAf@zvWH)dz+j+IR_SSTrm)lR|<)NumelI3E?AGB{5J4(h@w0 z^|#ycKnLf81FdXTE?Npmi+tC4z5d9boYjPC@q5*Tjawuy0>Xj;O~Lr8o4<+c&Za`r zRI_A!ncaJuZ&MQ<7*ea@$s%~n&M!;Ei&=3vD4@o{wA9CL{mu+Kb{iE%SPmk4Sb<@Mc9DVs=lBm5#wBUk=mk&?&ALZkNN-yuF#1MAN&gCJR9FU02CJ=2E2ykZ$8g!#MNVEovC z8vp?dkO&K)762GfL*MNJ7#8Gi<&)J{ZV{PV;FkHDtCy@!gcfmhG<{PiA#8GZ`b7Y- zxz&ff7O>n;))vQsf_h$mBqv6ExKEB7)*VFfX?Z~o5UZBbc80~TmmCq{7ytkhr~(rN zK%1vb*O5Ri?BRCjrRvJ43TX2>6Oe?pSKBnz`hupDF8kcdy?Gl<2)=d-d;6J1B@RN6 zR~~|V{^#ZnvXhBC79Ib9``uT*=q{3zvxEQ8*v|VSvUqqrmHXuTF%j*mGn{^Q_91#2 zRr@sy+p~JSb37}%#=}vqvOo5?>~U$pb0+oic+KPUty8BoDs)=MD0JuSD8u82zw`)^ zoCt-c48Xnfh&l{MwH|JI_3x@q7uUUQ32(?T$HCFT!JQc+Gv7C!FERf}V&P?OM($T( zz8t(FlIZ;G2Flfu;dEfbL;ENH&2;MVY~3^U+8w_H6N)r02t8?%F_sz)%hVhiL5P#% zl$xy>-^`ftfxCm(vH=v_c^h3bZYz!3_x@^x6wHsvSdH)3n5;}c-ur|4ldoo)IOWu_ z6N}fsKWjIs@vi4Yr%NSryue#ClIlm9+?O*}!rd6hW!289reZ?xb;{ZlZ`sCo%u|bG zk-3k?LZPQu5uH@3J<8c>#B8k)qUn@m$NW z>q^7_bK>8cH;z5v`uQ1`SAPF{tz_n22Olhs-2sRa}%++@_FugcXCS z=TEB6e1+;sR9MJO7)U=%xR?83#_UvtWV_D3+VrX@={N!mQ?m6DDnW^M!8AXi3&vve z7pA-Tm14tOO}IIN!@sI10MR6fT;PoIx-L4z8gKKseB-T7C*$Mn2KTarV+0)QMj+2N zDk;a?xLpT}Aco}VF%CO72|budRM-70+`vV-{v=K^{~$IvbER3^z})C2;WHE%6tPI3 z6uBr;RUoJOJDA#w^hTz=*wAva$mS$=c%T_w-&a|cCcp5M717gG1(V?$2uf_T)Axmy zKFiPEjmQ8dx*`CQ*OMlUA`_!iF&wVcqQhmUCS%4~ENt4N2-Ow93^PD>nXno5L8p*n z7zIpsx+O25zLIUGn z*bJ~ZC?WxGypkLTLpI0S)I3bXCt3D(7YbzJfGj8TTzpiE(V{@p3awc)BHWOcvEjm7 zYXFdG)WlfC2AV>Z50+S_smuW%yn115r*oyt`W9w0wD7PQu z?A339k<2>;P3BInHMZcWEr~KhT2_=e{i19CZ2D?RN(k225P@v1!X*Z{Z`Z~}&ZtjP zUdAxIZ5!{)*%{BJQA;Is6F1sflIfpNPyu|!bql)y98dQ`Zj&i$h&GdG%oKCS4QxZ3 z5Mu!)K)NDH+gKAZgo)+WFyYZ2TWg8coGLgB$wi4kiuGPZn&o%aWjoMpNhP8ec;38j zAQ;~wkxBW27S99^le|n4N82o@(IL}M4vwa%>H;l-e9bW(ja zDFV*zmU`L6d%6B2em*r(ZKwXG>RHKdX;WEO@w4ngcVT(lEV5zgi>)6qVmg0y?`JBJ zjWNyfH3gV^%vca>L+${AR9}?A?rm;ya5cWUjpyCgb5_~%q8K;VK%;)+u#7PFlA1l8 z=!iwD9LKJTf!V{eqUX)Xv*1tG90?Xn69f?P#P%!d9PN5GTZ3j3?dI#a5-Y5{V-31f z_4~65ve=T)bcHgRS_27V8Cf<~_{VLX8jLD>0>F4_i{0?5BechLhZRWXj>I58_7610 z*HNmwnXL@IwAb~W@o@nr7Q;lL7ws--0GC_~@8wD-fETi!sd1TV8t7Y%vl!*QsK5fH z_n{KrNbP8*KG=qs^1L%TNlMKX2RtQ--BqiSBTdIH{YIufOttd&WA!ZGKP^2EoEK(ai4T35%A|RhSUQk za;yy|*S+0b@ZrJ1A=|?o0!XOK_zw5xIt0CHmi2rntO?8&-?HS8K*9A5sX7K4nwyQI z+|44U)NSe$fYecS(M-R#KosQs{TbsOUu50xI`*o&aW1I(DL<;}jYUFH4MkZ4MIdjGtvw~0 zaCV|iL|~Rb^7VDIDa<{9QV=cyszFVCCB}`0TvOa?J9P7hQVU$;TsP#U-?Hki-O#|EU=1a%qFP~3+x*-qzF-c z2MU&RE#~YNla4BBWg(rL4Z4S0sHiYXZM$oa18qpx|DOJ#*;|fYLo@Muw_ITZx6?@} zhpH37>q6&nmi{w3sdOfRdDs~Hh%)*KmZ!Swsbn==ew`TrNjT&P-0~WD3xJse3k2rtZ7{P5l^lG+ovyZrZ@;l<|Sr zIHkciKqfCZ9`2s}w`iIVSY2o9@f80->H|l562Jf%sA%3@&O0f%Gx+O|cWOdIN!L>O z>@qvBrV5mM&u?v>*+sm$UWWVVu~pc~x4-7Bu)J}(e`s)6G&TGpC^ovr7El)3O#>ZT zi&Bp%V7VO7^)Y@cKZvI(7YPlMl4(>EqS(S7j2vBCqr*a*xKwzYK04oyF=Xt0Nl`)& zAGT=GF3v&=yxf8dp#Y9{8F%U38DDV+Y)mT_m)2|ggX_!MP5Qf2Ex$_f*W8p(-$5{0 z#YLyTu_4ZcT6_AzV66T1Vj)m?Ez*grj@BOri9Djv%>)!YTUy?UfWej3GG^s`LLqYQR&HG z7^f>Zu!0yU+heBaHDNOxbcRp_%i|tJ%8TJ6}D$y?DKL^Yg8_Q5T@}Q-$X!z^F+I`~??CVlIq!E9J(RG8jA|CPcnNiIJD* z&eg>SpRc^!5akY&ulS#ggkZbcfLO7wE$*ZLKvoPS&*R&xmFh{zH-GA8L2NwP{ZHt0 zWT+1}J>GmSGtJ9}u9$Lv;L0nMlLo>OUiHR2yS`EbztcjO1yd$R_(wHgqT2(xas`=Q zV~nY~DLr`~{EX51>!vi;@Z!!1msmt3)8A9)bHS+fyq z|Mm6OjO95n;z(v}NBPjraFCTT>Oj%Tw^iqPouwky!?dc`gn#A62RC7lb0mcS3+p9t z2rb053;$OS`}FDCO7VUuKKh(W$5YD&Yi7wqinZ^PPdec=j?SRpQa%S{hns4#dqtJC zvK9$TpIr5g>Dm%**Jc>h)ye$=BEhG%&hLS&%TS-I%%4Gan%$m4zFp^+FB$piJ%a}A z?}yq;v|hlF?#s)&AI7=|rw<3loHh5Iw^?FNPC7RO0^6YOWuI!A;?FyHNtR8}^SUFx zPQUY(DJOC>%k>A=8M0$~wwoF+yYrE^S9i{wH@(fxycV`B$B%cpt|f4wf88kLr(ukWK+FqJd8tDF)am5~_lQzwoK*iiml zCHcaYI?us~10G-qGhUb)jA zo%X}#}2mlk8Y$~L(RxqySeg&{Vlt4ke%$J zPkU1HQ>r^Z+ycW%-3U^kg7M-Qi*jo?0yZk5_DVe*=CSLECFY~9<%P)Wb zPpQ0A?vK=mda5Yr48{iCATl|Fb;T&9as@f03zlX4Ze4(tFag9e?^JNY!2U2mI6y6}9_cTRATh&N zhzP+mj79}Wj~M*xFyUdp6?{H89o?#-UCLN|aJzXNbSRz;Qe*=-hH>pCQ}sYbC6-ZpJYk81>U8RgGozxll%ikX0{ zYiiuaDPOO6atXwjxK;w-DRKG1W6$UIf9AZfEyyBBI^S|S!UHrswkE>(>vs}DaL)L( z_oyWx&av_ERQlawm{nJRFtNBjn3ZCC13g z&u8M|<|R&YWV$$7eNlE`TB5szTWOH0%YJP3TX%A@0EJ_~T+C_8%!SPN_aOD0%{UJaCxc7( z6T5wUBX$HfpU(Gnn%?}gv(H$OBOjfw$mVQ;I1~$ca#*(g)BGYsB~WUlvH*sW$nraj z0k>X4jU7>b6?Ih|LX5@o$uTife`L-P2uHDPAx07uvT5e$4Cn!CVYH)o$#c@fp-x0H zau~UO_K*e`bjY*O?igs{7^M)FGqBMh14wJYVGRXSX%kyqnaiw$Y=dXQ&$<6?}R z#)=g=x84ey5XTH^|ELw9&hhc_RJ`3{_*GYcFp#*Agc~IFz@P+}5>^G}3=cWIYT1a- zstS&W+4@<5s}w7I@T0g)7YKre0B9&iL8&wdi%Om)_1;4gw|ORMU3eCLJlg6Ks3x%& z5MdOc)3r9MXAmOB1*!-j)?L_^aE-8lR(|WxSuO&=C5e@=I*eLf*dZ~+T7)q<<`bz1 zH4V{QsIg3%C1z}Yd<*^d)`D{*53{%lgp*hc2p@}dhg1la=BgqFucF>W3^i(M>f%yl znKFnUcv!if`6mFf@)$W@*?3m(bnod*yij@>bu-~q1k1HZQNDz`K02)T8&8Xa>}+aq z&b@nHGn`OJEk%SOq=)Q+d-UL~`b=z(Aqp!PmMdj?+-%?w2rv^0<^}a-0c+lJv^u&^ zS+w$vIsWDjwom+i0>CATl|Fb^T)jSe6RYQ=WIaD$9tGP!M0?+?l#)plr$p|^X`|Fv zsCbYI2l8>Ov5!#*OL=0q5r8t&!&Vxh2LQ;0jBYG|F*W54A{JReAv%Na9HYeo7z0C8XmWG0@j3Dt8Nb_fAT>P*49PHB z?idU=KoE6$&E~7EsqO(BGAOwOYD;u0f$$W#e6^NCIO9=t9zcbRV>IP4!nH&Z1+2Qx z+!q+BO%`C7Q(0;_$^h~Z?l78efd+en2%9gXqxHn%SEpI}bD|$R{KT;G#>m345)dYH z7m64N8)<}oXi)fD$%2%1F+$q#h$=W8F|uku9`2gvX7qYa9?#NBpghGcAHygS(-sbF zy>kS!45Jx_GgqK6Wh7WsmmM?E%h#1rc(56LdDGP;&`e@3AZXO-LL-Hn}gocd)OHvSAvd#T?2V^>6TCwU7CTSPv2Haqj@@`_5v%TXor;64I^+RY{T;FUJ z$HOZY0(X{H0^lie`O6`|D7-RKhjvDdl!9=>Xt^?gN>@!YG9ax4>Pvhpf$$W#e15Re zK5ytE(QwS*ll26~6#xQ)llHcZsM)K~GUt+KV%B4{NG9~Cr-BG zLMJ(x2pMoYij>5!p;%d*^CHWqA6j4}c_J^VHl1o4L>H2)xg1NlKwD;t4oJ(S@pK{w zR+Fc-R3S|fTLR8Rl;c1X9L}W>5Dn2xbry0bqt8{7Bl4SncyiLvLQJ+HRS{bz#A=Yv zFjdDoxQ+2pZ2)&74qWvc*3P7@mfECgmv3~4Avn>_k8f!Fy0u;w%3?R_D zw3xeC`Es^M62xB$X^z+l2i7RcF}1}*p1?ff%2A1`!s& ztgrL>UJT`(bxhJf-uLM322c)|Y(knNw&{f$ORP{C#+RB4n2=#H)eB${me^_O;jF*E zmSVCBNsic-Kbci)t}{*oN4=^L#SOt&I8lu#Hz5^YNewy zXoFe>krW`T=hLrG4#zXl^%H0=F{}iHNyPwM;qsUXxm-HdCg2dV?&JS-XuTA27rMDhI=bbj_~__Mt6=lInYKS` zt?#9i-fET#yV4iK!Llm=KoAfE0000pLj)iIU~g2;DvAOsKmKps{^LoYNDMo+WR z@?;S)~XbnfrI7`~V<^2&{+z?g0o5ysF*V4?QTtx8d7~d*SPFdX~PNp_NR@ zz>>nMq$HWFs|)woe*d(AD}s`C@k$<<5A(npcpAu|%an|_R$2qCp;%c($%}awD#RNA zvH$=wLkBf>0Cfw+ivb}oOPxuY?X0aj;2!~>)Zf5{#8pSjzGWBByH0bF<&|V-_ABt} zyp1+6($}+mRzL!OpPAu@@y|=W^L|^utk0L|==J9_bTKorG5v9kYlgOteuk9y>ACvS z(a+85&cA(2Q_`nh`z#pO(5VNUE2hqCMxK+&*Q^6o>Hj?Uy&-fCqn)2^o$K!Tncj~2 z(czwsQoV`MZc065o;e2flH9(ueVqGO-edFS;_vy{38ZWl)#u!JC>f4`;OTXx>egytXgk8eNUY`35h{>x-(HY-_D zNLdj*&SGJ@%oN&VRN^u^8+(qU6+2CJ+{ zA@g1#K$<8WGhDpn49r}-*jE!*gQaIWb%ed9Bn-k?(?V8pmOFb(x(J3$(_344d(9dx zsJcs1zUpDjHuK%TL9rT7Yoj}_ER|dN)ys;@M#L$8Wmyv`F|8Uk+E4kEQLb!Vir57M zbSvs&zd=NkXK-24a>{vb^U0M%j*DhM7M8|!Ml9#SId3xV_2_>x0+6;YMQD%d=ob6S zcm?GK!$2yb_f!cVEA;4VU8pWMc=qUvePa}5<#KZ|v$--nS-bo$9)l)r_t)>G-Vyg& zw*1=DCXhrnbgV6(b6Q*5CN3XMDV^^+6$AZNZar3J`~YP3q0~l$$8Bovm;RsUvtfKc ziZ5RPW}#O6y@0+}C#D2e2qf66*^uD8CL#l7xSA6KD*`USRtfwXF>P4mJ6~UFf%DAi44~*vM0V1Ew*n&q8XfJ*9P7r|>;- zvRgwvZL)gSAJ1%oelw@co5D`t!OuOF540~E0)wHa$Ta={yn1-WB4 zMXQ%U&>uQ&WL!un!%oIS|8TutE99_$E&YMVWL~cH+pdk7TVxZV0!H?Q)MMxvt1#^s zx#7AsO*Jf1-OdFWvxI}t)4#^lkW_%kKA74S_`##C;*_(u(J^EjnXaHkxmZ)Zo0ULO z^-zB+p0LGJMm~XpFhR7s6gnMEyL|-$Mc{UUz`(m16yHk6UhA2{Pj5gim-jE?La~68 z3B2iCoyufEw7L`;9oLMULoK-@U_-Z_tXvRnNGw7kIOoYQS?sNEuYEJkUj2P(ANl#! zzYZ%*l(@eUlxPJhfAP!wceITu364MmQ9Na^ZAhe0t#^Uf~T(tNRO6UR#k`~cni;>NVsI!`|q2)5O zS~p8R@%;N%K%VQ{lSA0AZ0N%{LtJ|OPy~^ZXweE%1mEavZyDc6`)RB@=Ka*(AoSud z+?Tk&aCnr{!Hls;NH_O{OWat(ef<}19_lszG2CTN%*R!)h~($`oOH}=&utGI?(11k z@%WjVxmjfeFa)YPLmrx-P9Sa)g<3(1ARAq0;$8w9elYhfo(M;5fxRn)JtsJ)tblu1 zm>xwte;*r}BbSkH#d`y?strtgZSS>vvuuT-twhG-O{w&{8q6yg*kBGC&~+d|5^7qD zCRL)-*BW2Ww%oQ=)y~Dkx-{BiI~*nk3}>)j47t|NxCg=bF~#MtF7v*HzcXl*Wtti7As05(0LaC&9B*exA2 zD-fiKcC8>2HPc0t2k_8A$lu{b+V&!~k0UjUEl-;u-Xo$HVJp2mk8>x^qD_rz_1l~L z-o!_aME~W=vJ1t|hg{yWIw7B99zg_U^5k9WxF8B%iUAB0{K#Dyk1kg{d|SIyt>xv7 zI^V^&Q(52QF|#G*^NpofFSIs3vHD`_GAwlwI=(V}=c;@}D@zf-qXG6DSJP|fX8dM+ zh`*yFk8p32GQMZqv|P6xte^E$w--XOb&PXNynMV@&Ywfr>5=IlSm)ipzfFNEUs$pJ z3docSDR~I>W+oRQ@kPG>(rwCdYFolJFNuG?GhfP{%BnzsAktLC%gFGNaeUYNbaCwE zj7M`Z9LlFgXa6>z^p~0Hd<{ehqD=*ADXc#3+^G@kTj&wwTGVE}8vniJdWnDjO7dh; z1p)+}reM9>OzPsiupC0iBh%$IgUYVcZ(j;e;LH8wNoRS%iqIE8nrSMpd3#>~?^s`3 z{+$7s_l2!{Ivx+JPoiIyn~9IRjRXe>RS2Sg1vRZ$rfemON9>eWYp{OGqlOrh?~70? zpOf_Xd0zOrh$2{m))lDxJx<;M=`q*l)|br>v6ZdL00YU%$kA3)yho@B^$h>2f9^{c zru!g_+u!f<#cZT~@-lxJHm13jKc9x1UGMu|D*OH$;&}u9jdbv=oJ|Dw<=hKS-`VpR znN1$alO%8uYlv2tA{1ExCL@a|o}zTuH=i zY6DrFq4mXrdC?3NBnYC@rA4IT;b@N=XSw6{X0p#c6!5xyqO7Nhs_nXDtN!f%QvEfJmqvEtKbSoTPv6VwmeZfI z(DA`GWvI({7}Q+fv7#39EfGazk8YZ`&${beC+jzyg;*@?!x+Y{683*};hX*VHKD%` z8vjm$lW4E{eIKReF|8Q;v9_JzSj?Qd1ixWY^&PIq{3Ba@icB!8r|(eHtP@uVR1_ZJ zG#d1Ll&8njW@`=l##qUBUm01?9r-S{TGdGx={M;B?XA@aWYkIBGeIMRuQ%Uris<5u zp@O%j)~wuxp2FsaM)$`~;S$J|3A6td4%*owH4P^Uq+`@h0@#{L)i4IaA&V$?%)kI4 zSzFca3nTHlBOoI5f}DtuHc}sAFLHrJf@p9M110CUtxcieOQNA(*vWU@7z6KB0Hhb3 zRs*tXz@AEXzYR^GJv9mOF`u6f`ixC;~Xrtv(36RaDb zqn~&U^CH>LZs7t5HS8fhco*{Hoecz%x**$Hn-`EvBEm!hE&N#0JR?woAt6EO1yvcHHc{~7-e#gD7dT57qP#mPSI;=uxO_!P zFS}!)J-- zVHm0OV55u`Z#&7X%kpibf10^W(7m0(BE29dBBu@HK0>Rig+@xfKhNynIWuhyFcxgK|Hn*#)nFI?s z6*4opd4s>0dlg6KIaAOS53)&PO4}$>xPx#8S5-Ak8}NTSSV+GY+n~C+)T#=ij7hk7 zFkL%ftz|(TPGjn_js@MXsUj1Trt^9lYlSUy!ZShm7 zRhJkZqWkZ1AAn#80mg|523$BC<8BjL3o}v}YSwMc2o3$@+yhx5Y3T*39kRA7@4*CA zQq~YJI)QsXm-gGBEy#p+$ixMCnH*VOz9T<0iBE71I5s}x`4x171 z-bH76QBFig8#nj_{0kmnf-R&x=Jt%5jEZX{1ZAJnPFcDBcm6pKP>>I8Ss*t2%n6ye{&UjZic#_k-yM zCKCYhnUD~!rWto>iCFAz^BZkDB84D95^7qDCeNW3slXT=_*|}*&@iI3QKi;CK1<23 z=rtz<6utRcqff+Qs|XIzrPS%cRFxvYFi$QqS&&17bt6|GsI(FxugrzdCmQV{)?0ma z5H3YNhZCZVCMeM}O4wVXeF#zojMKn#xxAu9mnY2J%eYCjf}%xt+Mk{L(%E@D{k-0P zyTk+Ta0hbosUWA}Nf5O191>(>4;l`s^B!IAm<$l(+xd0~di*>u$>uOsoHwj=)3 zb{a0&`|K<3-%@)7ADZ=qt-*mz6e+;jgln;zW}fto(hyXePBRF*PmrR_ImFj@(G2YY z(Jep*&2|2ZYUpn&dQ*v2@TVCTbREWAYQ|=vgorJO8Lfzd3)YN_Qc$%jK_F}m&A!1z zt=R5MBEe!Yk1wQ}dnKf|ahV9bc3k<4m)>-Cp70LMaJcDDrI|DpY|9g6U;|2af|93> z`TB$u9>lt)6=z$hojJJUw9`qS z`48DbH>aovOw?-KGJ}j$+VYk5B(z4t0HCId=1PWEWtODrCX4jv#o{;kX7ZP_*BUcW8rb>O%a4|VQ`zI)CnN3q z_%V+0FVCH?;lgR5`ER*QP#GBu1eLcv8O{N*F zvLS`!U!YTS5-1zbfy1oNBvvy_EvgUiP1F;Hmwx24PsL^mDk^JI$m`Gf?DQMg`TP%S zFh-`dHM+Bxz5nbD$$s2h$+PBr%uDa1{KM|t;J|;ZqoA_dUr+xBmIMRlHA5?Ayi=u~ zY-o|>9y}2j9E4$Y1t4RVVrP3zBx*A^6+KQI!YcmX6}o-3a@g^Ni(5m3U{s4T(5I45 zF5P8qXJn!|a}3?wzZq`%IQ@9g&&+dk6QNR01GDOfA;ns$5q7b~{o#YtQO~_2$nSbw zZGq4L(9YOhTV|S*YrQ7P{k!0>pK}m3CHk1-!bd$^JrMz5S_#+NmheP2c!O@kV9?^P z&p6J(_wDP7e+53g5182e^!SUJOUXAxOb6mzgwFR0LRUns8UsVz2}f!5Mz%X*-Vc5F zgavVo+$Fv0{K_d!S(2qq;9Q2K9xTZ>2pvp&a?<)7cw+2jVH+f)mu87lbW#cnLNd~A zs-ZJek#6OPfyO-z85UIu%f|RqlN4n~UgJe4BZy=dgk_}KRDD1tM`zl?iE}X#!clDm z4i7Svj$> z&UkypC{A1&hvlVm;yLsG_@Rf)kL1OL_ExI*mhZcfbFtRYO81xXmjFNz5CZ@J075ha zFaTh0RD3Ee1XOeuDLN|R2(8JAt1&805SwnGX`*0aCAn%kCRkimc3n+oeu5* z0x14^fPn(5v1>=SRd_dhokE&~EX|%9A#}D~E1q>{Qld0{68uB?B>qWP=KQVBT-IlD z^*{P_*B*M-xAWU}+Te>%S1`R~51bH&#E>ZQIu2A*~fbxSZeGqY!TJITM$*mmuYf90+Wt^ia!>DAgW zz21X#38P}j5q&}-|2=Zw!za!YKl!7N1M1cK^lrUgZre}e`~K>Fd_EG#5ud#8?&slX z_;YL@%bCa${@t8=a>pLATlHa`p)YC&4m&t0ZJm50{&ultABXN&^cXr}+TELd+4!HY z7JtO4h~4a1Su|ZBw0_yN+6CckT0Mb3DTm|8gNP}joTtU3Xcq7v()^wxE>uQZrCq{whG}v&QAhY5}gOM7EuRS z%T;=HbvX^x`%t{Ljj|VcI`$Z((3v10$l^)lL+PUytp=0Gfi>CH(UX71p8ngi)Y-ay zIi*f3cN!lS+9kvUIXnsSPLXqw2P_P3ZJkqKhUhIDu&PUKaksF?)wjfu0%wAOAc-d@ zrO^ljCH>k^p)S)>1mGkdL501AZLTa!ho>KvmkMnRqJo^B1YaxHLQ6>u(1)D~^QL*skfL{;)q=)_i#_ZO`~k`RDKamu^Xr!(Q5x-UsAu^dnG3muN~N zZ6IXU>_Gbx^m0qW%1;qWZSx~TgTohQ>FRY1fs{-I{pHdx69qYE)ARuYPmQ?ayX2hf zs$Bq?c2X3F(nq<}U>~xg`+@3A2=$IJ2+j+1L801&LLytUQkqU-NIq|d6HWaE0z4Tp zI$3Hb3*JHJ@`MOLXXk~qFyU;^VdBD9DO_ek8nL)yiesvNXjZyPJbmok4Ch`$XQhh} z3Fy3>n9;(6vpGvc$L4h-WeKfFI&OH?gP|y;iGe+eDru3R$`d}t8wf&qAz8`R+AKL? zrfO6_2;EQYGAw+#|gX)eCyJR(8j zdP>j!#`&rpv8v)F=$d=cDmW-bL7F*5PB<3cky& z&5E@^w~&;}o3xz2r&z(+UbtuzsMDpj#y?KO#uFn$nuNBtnP?baP%t3&79ap5Lo= zN@oiFzJ@K}=(Cc&%-VH}+wKn!bD~e$mlWkrm++f4is3ew6r8k+eqtcVmjPJ!={R)1 z@eJXCPRgF>@TzQw*v z{@x#SrLgr4s9VU%>%_{(%EtZT4efdAAF={)TZjI=49nryBOJo4H?4`ndL+z)SLyz8 zH046+*LN$ExV2Ziv<2V^PNtq;vhwJ}jyO45`7KkSw0UH@M@4vif&Nw4rFy$hwu){+ zFtNx^4o_YmQyU|G%dM$-N&v8F!AUKRVQ2Is6}+kSr-}30TEDR&^5Mla_XSnC+(@U~ z7uq-4CbsQIPJ_&Gf`THqonLbTez|W@D(UL`b#`j5*~#;cy1(9sD*eB1648EpZ~?|| z2#ZaP7RsMWuQ@vlR?E9}?ZcaWgE&@yDDR+j%-01Eyb~&+d)eEZr@zq3F?%NmUx9g9tT34q8MvbaJi8EAw zt6i?q=@MWO^`3!Tz49Gcs!JtvvA(n;;$fc84QsGFCDG<9h3UpmhP9mKB^DDT0xZ6I z!MBX_epJ^iR?KWa_x`h8tFXV$9%nFFX2ox>DhaZlrL>^}zUO9lh@8^jX0^I9(Mp?B z#ObJ1d4jW$|9+6Qw38J!9~i1h#KJtE8`fZUO0h9`G0pVjaqxVC0^JY+4cfJy(&dQ9 zrR(|RaE~&6SJwSb#`Tdc4G4hjvMZPQvrIMfQ$vB|(Q@9Z0ix>C)RCPfjp{<%vDbv0 zu1rsF>FUol;>8`8=iHJF0;yS)Is3p_`T*n$*|NIfyEsDKOj?@7?kwTG-(&cI_VDYT zfBQ6HwVVG|idzcU!CuyEo?2n-55B%>=A|kfG(Eo}K24)>{=kDOZkgfI)qmc^mkET>oTBULSik-?gIN_S}Isb{JW$cv^Y~LqV;NUIfq24*!`v% z+rF=sV7r&hHUv8seFS*&-p|Rizrt#Fx z8=!dV#Axt)&JI2K3jFxsOPsq>ap?m6E1I{Hi*8s25WejjR2}j>?FQ0;6ZZrwB2x=Cj& z7o`X@303GJ3mfEb{sn_uax>VB{TJtPpE&DXvLCd@c#6~L@IGneUe4MciK~?_hiT59 zAgz_O-D7TFwe&QJ}do`k7n7BZO*~UW)6e*m&ot zNHSQNB+q_MelY=^{Cut|J2B3=aJry)DvBKuS*;gjvDRdc0yQcL~X-&lwuYRBGi%m|z@a@N$#VA5#BQ3@$Ou%)~(-7IivNe*%$0e^U7^4AHBxnV+Hc~dTM`zOlb9$b%l<|GaMQ^+Mb>I76I zY6eSLDh8}5*C?*Z75d{rYV|QXV=EIyIp>n7fGHrvx>6}zjL2tY4z3i8eKME2vQrif zf=q-{Wr&+{RwauA&l6XutP(LiNiDDx39RA>fq^2e2Ij2?ebUBG6(M%YS(hxlJ2YAW z(pjZP(8WCtgh%NdzXZ7fwM`Buhs;HeB{hReOYqRiNfbqas;aAwqVydNT$op(b17~K z%w$wpf+7X$PF@>Dq7}0G-rRJ)aX43L^;3;V2r)DEPPC_Ma=2~(Xq8F7W~ z&mF+}^3q#kz8WMUW=F#C@J1$2btwaptf$b2nAAxX;yUP)11GYZdygM2QTij)jz+L_8Ei##y8(Ntrz4wDZ^A%&nw~h(vibGiZw=PE9Sq zJCmjK)F#EAIXXbdfz)=I$&J1V2#wW5Xv#C0AzP$zLaii0gi7Uxj0C;ZA)%F^PhxTF ziEMWf@*VDc9#med-n53CPTP|@i4_pJCvY<|0d&ZZ6MR1g1Q_3p%e(`TB z;~Roep3Mx}B8d}v(I|`3wUp~_J`{b|L6f8w|#+$%Lx{% znWzdv*&cC1EXSJ2HE480)N7TFA)Tju%UmYCkgVXxeD&23QPRY?are&m&O9-OJ3dbp z*ReXzSt6uU1{Ify9*^$*z-}2REX&Xg&)4tv(lfJ#e|4DHN6gisqRg^${zwyqwtC|Y zWgT*?22#bs&Z?1XOqB0N5LZ@4bl&V|zbAtsOr-hDOpWj-l;vZ%@~NP6a>$Y-u{dBc z<=Nf~8T)c-%eD1Ydc3)o?q4pa|KBO77i?baU%T|Galp!d-Hm%ERNqz-j_In(V^}?n z5S|7AFhM$HEogN~kr1m0Tt$PwHQ&yza`A(5+G2g472FYU9>uYaIRNvHJQ+d40(?bM@6H5kU z;0&B0sj4nB*TC1?_fl2g|NROrVndg3<>@ty3Fd(w+QWKb8>*^|m#+6yXFA zO8`Ou03ve;MQ8xY3jC7VWEmN{yRYf~447N}&4i!ZfEp(gquF{PoLHLYy7MB*Y_@I= zb}Zv|JLEM!4*`CkH-4;tGvWX5Jj=8H^G9!~i@)~f{hoO{cl?pD4>a=EzWklcYkumK z4r{;a&DKkO>YtvkKfmhcrQP4_C)K|-^Ix`k#StAtfAh`$KC90j*}tBvN7d5M)$!ys zHg0`Km$qNLvAS`?y64n&^mn>Ho@lfl`%|ar)&GBa(|L?=x{@+`fWuTocE`>q7zTKE zkK83-ufp!+Z}m63m!1s!=6)Lsz3yOW3tec^`-fNJlG@$y@15Q)`n` zBOmeor`Cd?Gie=bugwb63aT_VYAedxgU#f~y)vTIQa!}K@Z8Tp7(&reyFFf1s~CY$ zRr&LL+D+Y_Tc#$nkA8DQ;jpl*$iV~@ZfhV1a((UBO?Fhtu;G>eWv9u+qc6~|#NZ0x zU>lwUkb})?W{u)t(%Q~|Ri(7(=344u^?A*%KYQQcHHyt%M8$oHdx|Sovp6apq>?G< zr%Ov|Tl>xeo^7HYBW2TCMJi#^rRTR_N3CDtbz}5=FHRIpFf&ta?I0tlCKD?=tV~|S z#xwM#3OX8mdOy9|@33J^Sonket^PGxiixn!wmQ}ZX$-9cljps6SWSpyFunF7V(_={ z0a>yur>mE7={B!!HcCLYIiog;uV;+jCvdK|kvz3bD_rN1O!q=|X5SE_m1biBgqx#k zW86BXVa91T9Ym}qj%Izz1~+Ki_$cckEGnj*OXkdVUUW2UEP?cMRBdclN8kToiV7Z1 zgL|(gSwuAy{w7_?8oXyF&J&+wlcZ*&0%MyxYWS1~EY@)g-YB-3-3v+33TnO|9PArw zmZPWm_B{Fsl!gIgHm9wz`Le0^& zv2Yy}0uH3%)*Ul;rpd`WR8`+tg^g&Q?^#?oBoJGk!Ne)df zhWS?8tQjV9X?b+-e9|5!s^N#% zf2`AFh-M1ZtRimgsJ$Z0Qlbir?pgt##ZEH*j&!9scxhP*Xz6{HbmAmoH~O4PX+(-9r9;hiFW?Wcwp<&d=Qp zAl+=f5jD!r{6dfC{Z;MKhf_Am$PX!~i8aeIFy|P6-Z|BKu8IcZncvLl9$mRsU)Ubz z%QSA~{^`ae7=>^uVr(u0K~ak_x`#o#Gu)fCeoNyGLo!Zxi10TKYbYP{_Z@yO@sG*H zhp5#>R_Fv8eD<0tdnE3=d?rvyP4W&b=8x{&-_)PJ(a_;*@$Jf=xhk!NdVNUFU~meC zd|ZcH1jHUzFMe||{C9s-x@=fAy24$B;sQ7H%b4Mue2Sz-vH1t^?Y{iU!9-Yy91URi zaze5$xGote@3xD+^ZV~b=mX>}YQ(DR&MYs!NnrH7%T((CHy7?&Jsbu74t`_Q{LOvO z+8rb;@OdXc_yPGi@Y4l6px6w_Z+;k^AvX@aw$x5y`}>}Gyr~5R0r_ZMGL|Vng5E)V z3;2Rw57hvISuw;dV_w|TA+f~M{im1d&uRPO*FE1n2=0Ce92Z0cq@xwd1YKq`5RtVCu{Qf44UufRup5}Xu<26D3l$tCaSiZnE3Yf zHOSmtMzs#oS)&W>ADSY|%(hqiYFY$E&v#wyaAZ9YwT=`o2ArCW4{V9!m$X#&X5ni- zYuD<|g*0DpP5fhM$u#-l5bv{hQkf-RUcJr5uJJX2pSVM#@DYT$Hgj5w3o0M`YHO8HXW+Jqj1n1D32f|-1KFLQ-E z!nI+`$4guz=i2dn^w1dB9d9%4$IQKBw-=GP^iON9cRJ~q^tM09->%at+3$(T&W zl$jZ`Bl7w^@|J@%7{P6V^F?t_F5_o@d^OqS%NkjcC$b(52CZ{m zoS;b##aIZx2!!Roize;5@Ij(uip?MuF(@Pk@5)+>*!Z$kw$86VIxZ*YOUJvIXohEw zNr%e#j?}W6*w3;qg)u6G~b-gZhA1z*W+)uS3cA=>(OkWYg?$|PF~Oym4~J@q?D!<(>qTSl`-&(zX2(o~O* zkRgc=T?mol;(37|!6BAcDIE(xA};l@glD&lET5-TL< zp@Ec*;FxFyTIDKFG-Z>3O#d# zu}%a{WQM4$z#b8g!_*gR(yAEhu@RCa(V;81-atJ<@flM|vf-P6cIF8zlZEnlCsJQW z2#`dFt^-yH;S4d9nkZy5=yMEL&bnTE(!5isFC*kgqC;0?#IojfT}T>CN*{*RvPC%= zBi0?MPQLIEqlu1PA#@HDI%PN!u@h>%2wuGWk>hchziWX7r8>*ZKc_O_(P!doihY0(iYB;cVq zlz9*x2x%(j*rOgmf)@TS#^m z@kTW`m~+Oc)<&S1Hm*ftduZBtC}_&PP=JaefSCv~f<;_NvFt)5q1ba}p>0`& zpfohcOw*j3c_alf_rX{L%;F%zv`JyE`H5#+79nU14KN4^nIdXDaifq@sj6EEH>Y&A zG0jZTX1f(65gI~h8V(rG$iFhH>j{c2zD`pxs3TV<+qr8+hQxA^Nrr~xgE@w1r!vJ} zWNQxq%rNL=3@wB;6Rh01A_Q%rA*q3pgaan+t|wZ-H-U2u@62F}9?fJWcdkf5TWAQW zXry95D0L(TIoX_}3pj;?F%~LM65KT+er>rS1dgGn0?|DpG;{{l4pE`48Mk5ys?*=R zk-ob{M%r>i2qi<&01aXpcbJG~63`1%E-+=)nPx(YyH^CDEi{BIFo_znA!btx}IkEYpsYu+h_h?$R>`nru=OI#C|n0c zoSlf73C63pA_Q%rA=s8F#ja!L!mOFP33E#~A<4xfY-U31YOTmY+i3`k)RK?^Bcz!* zF@o2Mb_b`{MP}!@-7A9oc7zHvG$dV*9Z3m7D~H8mLJDOJM68Ll$IVO$T)Pz^XbcUV zd0L6opl_nR2Q`LJP=;ef2DZ=KOw<;FMN7nnkTQnHmJ1y&SW^s`&aKUo5Q|LM!xP#C zH<78fU=V`B(82jjtPJF^l!zAGUR|a$)r>U>3!5*`ey<3LSP)W^(}wHs9$@_bZ!=HI z;b(E1H;ZJZpmZtJ*vuS?31iH~zVqnaLN)%hR$O^3dlk}btFp-D?#R$6M2)qTrw7Ky8+tO3U}6!=biS0y+_TPN(?vU0&r|rJd2^o zZtO|V(9+oV=6U}XqP$bIhj8tI1boi$0LFQWbDHGUkob(jp&4WSyJunaxme4%9*D5dqJH(Tz=F#k)S+NNw$qL6}CyrrlVW+t@(lawcA6l+O(Y~%Lu zm97E77?cOS%mbV^WItg|M7>jVU|p~^8e1LPwr$(CZQHhO+qP||W7|$T$?ZPhIro3t z4>i`>HLBK}wb$4+OCw7v5ydip%qiuDXg?E4h}4D835Q$)J)TTwVSw2GaMkmH%7>8N zzLEiQ#Gf@hnG_7~x&lwgK~?hP9r{)X|K4gLeMX>qS^B|K-%v7zQw|KX5RF4@yf#6h z9&<}FDE9M*LOav(1V(#)Y?@lKNTZb$qWsGJw@xMgp;*OKQNj5cnz{HeEskbjPD>0t z;v_{yWti)-k*okD6i-o@FU?P`X0nt<=s$Qi!TcSYw^Y}!6KYG7#C#2iV9#A@p%6Q{8tpOIEo^G8x102LU z1uc#=D;u}t8%&%?GPL|iU#lL|M@N<}d_b;8ZEL2YzbzF}V*B*Xqxu67ya4d)SN{e-AOT~;<|er9e#jcxPKaLjM;~o9 zbXibRNc*6TARXilt&51+eB$*ZUhSYnVScpmNrqgEfEFP`byG97mW7iGOk3z!zl3r? zjFd5u0RRFJ047E|Q9Tf_CO=p`{gkFH@Y+qQ3zM{5|M26jwfir`V#Q}wfwXJjkaR0Q ziAd!d-LdT1P+S2Z0iIYYIyshYa0jVq)| zm*;0azQIZ$Ow?fh7khirqIecDWjW3g^k>60-}Ra<({Ik2Qoi67qwlj7V4i2oR3F!a zU2j${)>_uA*xTOI``HcOGuhcV-ml+Eb|1GX8*((h`+6k}b|HUe?e$g~nuN;C*7l67 z9yFL%H!0q#?2g}np&2lCi2@}sELygz5ilh)7$VFAtg+5f1grgOxP9CS_K-JRvFnJD z18GWKjIv4>wAGbMz3K;ZzT%_$E{+FGF;33G6-oeaz6xK@>ITsGq~T_hUbCX;-)KNy zjoqFrp4l(JQjC$+s3M$gk}4pSG^_WBkkSg`vI>^gmt2f)37}v*t9xZ^clMh?JXZ@- zi8|FN5M1^qD}|G`4J+G;v`>Fs!`sF<^_Noi!9b?`X2m2$yIg?1yanlERvnwC48AzR ze!H)@At*^IbpYEZv_{vvLO-}C#C6{WKlH0nx_LjE3A%2YV_lhV4OMe5g*Y4K7RDQQ z0gNF^UD6Z?V`xph5i>G3InMauowYB+?CS9p)%tj~oFU28btdbZ}J+R!s zC3JdO0b*rBF)!S!T8N?+gF@0YaR+7zPz<#6BJ|g9-kOUe3&~A{8m#+FPaSGvo|{J6 zwy_#Lsvdix3Dx(!d4}~7xSn6c!9ny%T2lc;ci`RoaytHrR=-! z%2Nb=E4#Cg9yh3T#)-K8wu$`2EG!~!fX(f(x5|42-LctN(HHg2mO#2c7~T_#N*(iM zMz+K{-pOmNB8BNGTd1NF{bqT z`x4sjsu(%y;&;pCqNgUYo?qsG0oxzG8i_&%DtK?I(j%K+CT8v|t7!EYASJ@QNQkc5 zo|~?x0p{F{18a?cXB*&~d6YuKP3^~hh*2y?6KyR*z06CVPQIres59s(#Xhr#9N00t zRJM1q%zV_V>(NZny(qZG`ViPJ_oKL7QphR47fxdqp19|74M={@y&r@PO z=%R2$7ey7oQE?_2bi8#>R-O@C`UXwWoK-qrJ9b!oY70zGuk450^0#bnA6nV=I^#ys z&p_^vPo09+;#X&F@$UVF#8>R}5i3c}3sg+HR{oJ&$bJj4?_DM0b_|GXVbKi`(qy)T zlj4?*ZL;JO8k@NIi-Ms@v|SVE@cg9YK=@gV{=HZS&;=myg*SqF71n4}>>VUr&4GkK;f2wtBN=jV9LQK%H z`()5caNXv_soov1LKv9yO<-o@X^2VnGN0)*<)7m5HCQO0`g&?2Apdb?ByvSK|b;3%aeiIQw?pc4L+W z7FlXM1~ypU??NuTMFxSi&0O_Y9u?(`O4=Z)wAdMr8*#UwqyMQaLk|h{qH?q_QMs^v z^oRDyvClLHlejZ}0I_fspBc-3QFFb6$tD*`YBZ+N@@|klTAs35p-zw7W*Vj|jsfXYZI^TZ1>bI@M?;?DJu|qC%*_^OzF!=5L z-7+U54No~SX3|I_)IV3P7Wu5q7V?`tF?hMI+p?PJy79aVUXlLyPN{O$rhygK6gT07 zs>LuibA+`v%;EbHqjlqDMYnb}o}GEr-~Jb;;ME7Cxa%f!s0c|gg^{yW_Vocm3-W&2 zyIA+?HWNv*;4O=<%neALd=UNm#z`1t1IZIE$tniFkoPPF+6ySJ`Bg9th7bC(WpJv( ztC=jDHdPK>#=5h^2PKfSn5F?BbA@>qEJub97Ji}a-pObmZE}N3_j7)x(zt6~5Fl{S znaOyD0sx9KXLuvKgu5r3{NnsV8Dh|#;-y6CRU=&O7E(9EJe3*Y)k)PxGXF!=jr~Wv z32DClK|z%eMO9JV`abO@3cM1d)xy3ZFp2D<`hccv&#n5$c&4iF6+X9T+Xs^4VfQF2 z0}z>c-J835Ow6o=)iF{lHpxKu<|#;q6ROpAG*e|Z({c;reJ^Xkzd+2Cj6g0BH%Z(2 zXWcV)$&i8NfLM(~Hmdc_W~_0&+|f@TP&gWd5t!JW;r%nXo56t3J6Q>i3V6G06p@ zWr0FQ=M{FMLbjo&pLSRkoeCmNP3r>{MO_%*?BSy%;F|h_$dTq{In8@;@gY&`k4EB^ zlxnv)D)0eSFRM>VW^=ZSj%@A0(C{XzbUqKO%Rh}_}cSuS>ngpm{Vqe#@I^s`7C zFF8%uvlhK1;GkMk4Zp9)?=Mt*GVGOh?j$B)it_u8Nr(}eJ->o zVX2OQC{x*$)oBvAT&T=m_XR-n2e7ID`G;-P$=C1DFQh1Qbn=6TN$fnpLq-w zdp>-0VPVekjuSyt_b&;Gml#!$aLxvc^I^3qj_3|FOxUF6%7a03k3>si>nk1Ll(ta$W*=*tlNo=#sR zv_5+IO~x1!9$Dgu4M`JCULd>~hi;YJKu~XwYn6Ofknw@Wp&?;N=cHyVJHV@b(S)r6 z5q^;n&rkv#F@a;rd}Qi;>i+b*R$BW_{;ls+%%?S)4ff%#KGA_XH>b7w7#;{9K^CsQ z-(zggsyGCgzdp%ZmgW}0Iy~7C0NynysHIzg9$#?+kba$OL3fG@1b{FHJ1A&Jp}c-~f(g8F&8AdMbxH;Qv_@d=BnFR133m z0K7YJU0w!Ik|Y}lm^s8bA`I7(P31OZYj$jWaGwq=e;jwB&A_ln{DnluW zfF=CSVSk)I5fR5U092+iuV(4{>asZYT4NO%qroq7WQp2aDM}(_*Zs#%Y1VsQ zJ#^j-Ia24vtZ>tRTt$dyBqGzVOvw`NcpNx8KD@`pY{qo*W%!<1WzYW@ox2s21gV_z zU_A|zKXFu4BZAUmO-6aRxSo&@VPpd$iJxd8=T2o|_d+k5J{nW zb2Zy(LNit!?D>+^;ayMt(=fq*enQgow$?7!h_q48rj>xY(LMfgx8XzK0Ye9N1WOnL zEarv{OU%e`Ps!m??hq9pCQ2LoucrV8uA;aiRIT^d4)4;&cn?7Hejl# zfX~1*HB17}|Bo%{r}TCgwc#_$ zN7S-k2T`LI&nfOa*!unn|EeMp(r6oTaq2=fq8w0$yl5$A&83_3sz%b%5~}kli|kPf}4>@T(V4_i0xIwe&PIp=saT-a=+T z;AnHkcXCs@$pVV;0O;j2;Q^JiYR6x&hWV#Vw@_DQ^SwuZt0=dmc9d#SZX*Y;9mVDb zL3=~VxMtM=jN@1_yraP%^4L1ronipX|LV)osq;5NCJo^M%*vWVpHT$~tSK)gc5YVa zZ=eS~34rDQ?r?;df&Z!-=^68`tN=aN;uA-m-9Os5-nVY|JkSmIv}cuV-329tP7|Qb$k+3cBWg(c zlM*n}&wYp24#qfCYk(DCl^?S;Iwr|dF5D>JDsF|S7yky}j}9<1?vLRQDAx;tj1HI} zxM^M5ieSYb2)s+r4@5(&%c);e9&VKxO)<0uA)9~M-NHJTn5y}V!H4z!Bfy3G={svy zR@Rb}Gd6!ZO6!8d!P`?hD_7t9ki6R5!pYU98K+D6bn2_6SJd$S;eJQSQeep_jDCKP zbL*Uod=uc*+9db=n*Bn+^0MB_46vKm`4S)J13LnZ=k+XkJi~Oo>2k__D|@jhpZGcV zdVKTaL}bQ>^?lpWruV1B%QK0}kLAU$Z&&U->-puTH>9>bi z;nKC%*+b;7grlf(8O2&GMxyiJ;qR07?u&ZQjF*({ju1M|jGhj^-dsyf2Ktnpw&v4cFj;`ZP}PbP6q!(8HCR&h$Qdlk+M!pqt4A5Hsy?wqzN zEJ(lo-LCl8PNa&XSfE6)@#FJdBciIQ(bGUZ$3_n zMiH>a@zD}>?;28>nGxQZ7qhkf!HHuJ7`N=OZxT{|nrNUUk`hNHkAb83Ir=`Xj6$`R z8XA+Cn2@|_gS zCX8bQgE5SW5&vrNy!X-69c6YSsB8#3xUwCV0^;u2#Z5ReyoARGNedH>B<*4-IwdakCZxMxK%>t zYHhap88l%ntwS%Y&xWs)swN0X5H=ko&>TB1ph43y56Wt1HbW&04q;?j*@>aT9@x=f z<^De(V#e`(Z_Pp9gcO~mFF4`~!Jc#Bx2~F=I;Cm~3bML7R=+k!y)952-GqFgu%!nqN2;!e48$a z$_tTZD{vKO@}h~#XtF8dM;V zOMi|JH#LSQXKcgevk$&nV26;t5-XaLZg6g5OwuGYltsBo$i3;MI5))bgr-UBT%@_t zvkawhTxZ$;e1g z!4&DhnOt@;tcJCc&01I$2hnxAr34}(8=p2hm3*fq@{0gY{3KqP?y0lts7sLG_So$A zsu@(nV)^`CjQp&RMyM zL$IUAu_0Gmqi7c#8GJj^lGmC5y~lZgrzt8~4Je7x6f&el>8P3`keZ+Qdfg5mv&&3+`KujHN|dj6P;U@sgh!Bn>qkfx1UPo9J zW3RXtZ6d);`a9@a+%3}->pczHTac1b;GYN8C?5}G0qJ!|c21g=z+{pl5lb&sP+Dwu z2Hr7pj*Sxk;R$W{iI@~1rG=%91`{6170OpG@9on`1MANNV^o143?pJhn;f)J^LDpz z>QMV1<;cz{hkKX)orKYF=`w)?DhH%it{{In_H9r8y)=hD}B0$h@w0;T5@k zh?NHyORyzsIx@2a`Tvb*iQUDl_UC8yCxWBA`l~Oc<$c$lm;skVM^5(zZqI3p>3*_k z#e;9k=1lIL)fNmWG4HT-qdX_)3jNikr1#c47A|knjyVMv zG*wS1ZM3L`KLGtkD0K0BIBEC7V?N5QV{S}`-aKh3ZW7a#?e2CfbtT9k%8JyBO4AFbY(RiTlfrr3wx1p9f9YU|{!(wuYs%fGh}x! zO2fYXdkm3i@@3-~Kg&P3J?B|WjL(d@?V$ZzT@%nm93i+q=&tmUq3}T5O82qux{0Ra;I&vGN{hC zi70^c$C#d2(mGoP(EltErGpAnUpt66p1k6YvpXjhq7Kwu0O zNj^EN%|7n@=t)7_+2KC1(*1?ZfT!;ca{$U*yo=pAO2)It!xO}^CNWyvsXGIOHq9e4 z$9DDaZSd%5+JYpo&8ONKYfxpoOqejR-Smt&llSftZCNJ3E*fbnm9CC@`SEEB~AG%-%y~Y-N(_G7{QT+ ze_IV_29N`iV&Vm7uoTI(lyPh-BlDQprH;ipuihIE{RqDd>gI$*W{d)Ft}RGshiaW6 ztG0mnhzjk4_cDrGklELPHQD(U{Zhrn7*CXbUyNq~x-B!cV%_mz$@Er~KJYEL`NNz1 z47B=+50;VtkEIG@RMrZa-*yUSIMA(^$KWgmO00=7rI6B?GfxFF843QK%f&`Gb?w4d z^LF^Nnw1ihtbu6;OqmCXEQ`xca}6jE(EsqFlXo7`h-;Wl@R9UKXwNwNg3#u89Oy?X zeBu62>Xh&WIuxl7g!Df@tu{P=WfWeGA0?)cim(P#w{8w(<0 zqIohl)_c!79q(*82n=&7x`!6X)%~-BjlbM+lob>bpvoEoOYB|oVc1fw#gjl(IeqQvfJ`yB}CAd7R zupscyRIt(r`a9)PV{FyP0#jw=aObR0#_cOT4hL|0dYNIULJ4*p9nRrGgcjtH{ zC%B6W3{9u-^R?l&K4ypf;^)2 zUqjCC@M$Bh%Q#amX;7qVI{Z|SW2x4)s?Rz9?K_bFabNva($OKxg5heY!;Z&%O94O2^NTR>zh7SO-vR&RHZ~izY(OO0GO)7=>L= z6VB8+t#aLqH9QN8mQVeKe1}IHXU0K!0}cO3w#gm2yeDN55BUkIOlt-gqX#B!ZibYH z_VHwcf zI)^egOLI1u{|-?mF-zcuGyW9MZ*8eja07*PYPEPrGi6{Zuvq(!U{IEvGs(dXPKOWG zE{xKIN!Es6t^T-DE)T;BMp`)0-PpC+R;+m0HKf`JZunt53XBUNJM-{4hgys_P(MFE zcOk)ykUx4~<8pQK^B3>?z8_kEXZA9kPc2p;6q(tQG(&|EPWh5NnBqBT;X5%Bqm6rF z6EmoH3$Kgwvvcjof-Scpe;|c_1R?8tQp<|Yp#!ng^NCNQ151Aiq+3x2Zy}}69j|;J z2}+cY;7c5}lTv}kR+I#Cfg>wyVWJ8;MggrWF-~BDXLj^r{`Lz}7AP76)gZ8A*2#+& zd)iAHLCjLR>zpQ&T~;hY#@h0PDWWIZ3^a{}-bS=z)-94Y9m|#%AynxIiCDurbXdxl z5PZj*M$?OkbTH4}3^C+^Uj+YWYr~xE6FrS{QWV7+Q;V@(T2mf>4-$6ii980EFq(9SXapg?E(58c; z?4B$(Ly1#E6gzl!$JbXY90Mwz6X`9ks`oAu3~hy}b+Hg59SIFRMCK({0(&RZGn?&y z|My_|pSuDR-W8F63p}1O>m9r_8bo}^=56R|8>|rG-Bw6T;Pps=AK8mO|9MORtU`8n ze1JR94y~X50H^yGL^|lx?CVB&UVGHpz_RRLqU#AN+bEqafx;jl zzC=Jr=1pY&we(ito>io4A>+^#5QgMkq}3%=$_kGka3*-m`r*KT$o0!$@vi)TaJ>F_ z$-zwSOpo@$@v**D!T0s=`JTUS!^`>JSB&{yjN!g3-QxBw^WEy6n3X2>wBWs7Y!CgJ z_QUvIWZc5_W0bxwNdK_=@SH%*unK!#nc=bHxC=)g#4=ggyH*y@SS{;XY)J-M7Z z#A3oDdZ0Vg^Azq_-_3ooqW3B+9DUJr23DFREV7@#WvCcfQghUavi&+Zzb*dBw%cMv zQT%2@*^1KZt?)M%yWNTCvWap%aB;j8=@mZ^RX+1;sYoKT?_M7o*qHZ}1+c^*!j~;f zX_c_FWUv^@Y+6>VNv6sADxGa2E3pW?tBc%~rhKs-gdG^pffyVrqLb6(#bY=rm6EJh3)g!Z*?i=hA{`1-4qP zaa~)SLH)4psI5ovAyMR)QOWPBte((ndOP**h=8w)u&Zmm!{_yKbzE6Cyt<%?1TvKb=9y^n8R*;mx(^h`Bn?aza9^0|Ls*N z99K(w8+NDbsLmnRzt?n)P(vwyZ00BV+Xx=4F6YS)FHH zfk?U#-OKR-v9h;-?8Y@}_FZzuYtoS0N)}6`B{{I|g&QrGhK?Hl`_foej|LAvR&(osshMSh~_D1qfGrW#fGfyPtIGP* zw*jf40k*3w@@4-aQi7)v4#wuPftzs)Jdbb*w_&)`!^-_lNF7D3x!cAs7K(u zf{6Bc^sgNggapx&&@xG2_ITS^N?%_1PAX?`2l%g=Sf}G(xu^yawe++VEZRnM4z}vdv#`C_JCWt}<3)iTW%84rS2Y!h@7#I7+vTIK^BG`P z{5Y)|>C^F3+X)S*a>@vz%JS5Y-jK_XWnq{{T#X&d$^)$fT1#tqKu$U#b*!Tp9Hg%B z}Klr_boA?HQ*oDzzRIhqxmo3mSlF4V>4__4)KI&Hbh z9D+P_tQt;2#Q3u{%oujy6ztiyA@{l4oADl%5FkoWwn)w68U?bni2?N#|{GIs3E)!M0(|)3x3ARE#B8vXmDv}@!6aO zPT^WJyxJWkW1E27SCryJ6xwNwr!;? zdl%NZ=GQEw$(u9(<8c1eZ*VEZ=D-Sl$vu#H2v2=G(NmJ}3l^O`*w%pUJ zexP|0M)~;_EfHOPh09l;OTzPXH--oc(H}8%8`^2dyi|vrg6?2!`P&Mz=-pta@N`{M zHo3r8W#V8^WR$4{Z>+<$BChZ0mcW&l(g>%x&{pv=#xd9Ou-8so2CCxhOIfd=&;B<%MlAS*)il+GQ|@K^eTkUw50%n$)9h zQ+ZF4)1s11aKzP3Ah9{FtByEagabx$&gB~0gZ-SHZgufq9{JuX9kQW!icEjB=lcf7 zO9JK^)y39k>SNl^8PUw4!#xDE%47`{L8~|q5I?=GwY}EYRu7%AONLkjpJTC)=H_TH zIvg2d`GXq9EMIt~7T`(jX$zV^BFoK-Zts%Zbg?SF-^Qx6)4MVD?9NwF#g~`)5Qk~5i{Mdzi^R?Yfr==cuaqILp_%b~CNP#bMx#w!ht&49EOpQ)_>OKE5?Bh>F zgc@x72=oLk#ACy8@TQP|H$Ql@s^MT0d&#b_XTwS$pAlmmIlIYH13l}*%HFeR0{}3< zD;I?LJH`Y#iiZqp(I1oHE$|5}$-FdHfWXMH0aN}C)=mtZjd_UN69-`{_-M3BPFC}H z{4}}+GF#S-u>DeDbpRE-LV_YEXI*86>-&tI2}>SM>+dO`BuDk;9dgNwguy>_Rp%@9r z(CMr@cR~XtK!Ks0H@5h1o7#k@w!b$T!^kQA8o2=y11{s>Qn9Vnh7xxWM*e`fId3?d zaTOo3gu#Fas3S4WXgU;u-=EhWKykt;-ZdADT4fy2xc%Mm+5(^A_bXjJ{HC zdkh)>9-j1N{KnaRN`oE4-7aT6bk_mvJIFrK7~=lg!#3%S?264(4FL+TC=C8N!;$Zd zKkJ<0$;L3r70oQ0!O6^4r5Nf#NgEP&cXV~-u9fN6K#S*{s{Q!J@x`U(1uEW+=2xj| zZ=UNBFhZxr!41W(`if?S3cbcD`vVd;gg-c+s`bFJ)##&xCw%>z)Q0grR$sn(<+0op6U$wM$5|mqU_Sp<}Z(h ze#$y%k4uZKqQJ7wLGru?H1sx|z(tV#6^Y8v^Iq*xQBBII{Bx-{ONR>CeqM`NB?7orr_ z;FH5^A#=+Bn$e)hyR#eAo8*QZQ*PBsalEiJVpby@b^j!B%}8KKWDYk3V?-^PId1NU zyPC89BseqYw@@j@d zBKW*~`wZ08N+5z{N?n{$msXrNPh6V7ggPFN89Xx*PVd#M8-o-K1%(O>kBlCv@w%2* zbi#bMwK7e~mqh>KnE;%3P8C+gqYf9Qpx#ySURFmyvkwv|#gl2`RthejZbX?uo@4@x z*hMHy&sJ@}6|(<+WUO6FWYX)Tn`V+5@!Rw^h{|DXKpw+U;9$=OS)`G{E+(46nn}l! z=E;B_N2kK1LO6?(>Q7qs^G9fy32cyHVMZ>Yj#=a?x(SGHD2xIQiE1C_zI=|q5q9zo zjcz2sv4_0c?_YQ5YS3uG?q{FF=AMk;&qOZFUk|t-o1>T&A$#gE+^*}^%n)B<$7~LL zDulylNb{D4JR)b}Y{^u1K5An*;gzL6={bcxQ4JJ@g2WtGqLNf#rYDh`7A;ukCxaCq zp$IHfyLmD%I;eAZXgab%fkm3gl?A7p&T%&S+#xmN6q&s1u-)yZaq&phFc1NbG6g9) z;h4D=xQIxc<`g;R3Abo>*{W$;4e02NPACijYUpe(vi)_CuDo%$rXS6?!l}TbY_|n! z1z+cfFIBDI7BGy8@md1Q{L5Z3Q+W7^Yla?2Ig4t2OW=p9Ykz2!y1t*bzTPmh5Q$a8 zrxR`iL)oX4E-^bJ_48X@eNXTH_zVqk8g+qxcm!~HRk<_SREetN+?bq0=`vmOY~#ix zCIR+~&%=DP93TJUtR90%Syz%N*}}2Q(DCvZvO1T0vZP|wsyDoP%{P=VaJsx`C@?yI zOkaCp%2X{|Ng`RtVv!nj6>eL)WYl_D%S2b)w7=NbjYTr<=f0C6mA=@!Th#=-Gn(_1 zloR7PrSXZ-RN*_#$CL5id2gw7)&18vt@Ja_`JG>_n%GpKNj%f4Lh;RAq!#wc7oWl(6n4Emb7C*XZva{f~F`u2}h!! z^r{zy81OcV2f+)a?FRo%ZZ3mjDFO+}B&6D9{W@RFK!E-UnZJ_vCrc?*aS};9GWs~r zTcw18b<>Gn)QSW#n8nCtx&wQ(Lqsd7a%k|f*V&Ns&bQ~eB(X^Iy4il-ts;b737k<^ zQ6>V^SqiVPn5-nc{eaXfrWIKga2&dqo-d{U~>dYv@3B@EaJJ1LjW$~+YIY97jUhZcr@Y}TAn55;y ze_k1%TJ*u~|MYyBnEolj=&JCR2LP1keo6Je_!CMt1}_m!th4eghypro&L_n88f|*P z{(OU^0s#D#j$HxtXXbAX`3eHh{j1@t@RuA;9Mpa!fOU?qOk-5zNgqAJWb-a8Dy004l2(Nsz0KOEAF9!y9V zKI`S=6xCLq%vSGy$SBiC69DDv(bN6<`?rd#Rio)BKQOdYmxbU4nZQiQ=iu5t(IeRp zyxiNhR_#~Q*1C!739uc{Q=Dz0<;UgR)~n-fM{BH=-Dbzs6xCTt&Q09sONWN`ejWJL z7T;0})9l7q|K6Mri(Om;-=DSSZ}b#_sAO7D6$eh8AR@7iZpnqJ{Lj;+?YLKqywP4U zHnn37NsL{`N1%s{0I(ZAy_gb)Kb|kU*<%YPr+q#rv%F4fYoA3uah^|hm}#$kOfR>D z-&SvP+Z>;18^b$hT}@x6f1=(OA0NohVf@%TJ|K5%Re2iSb~ouB2Du+!i2TUE3~_s) zSMAQoxyiD{1)>fbLd1?(HAQ=ob)g=isfduJ=IK@#$X^ZIee3lwRvJLLhMMq z8^QOhX!Nm0%_b+t$G&g$N-MZt7TG>^lg?QVSVYKHEdi+%2d;cfou`FYeOYT>B6Rq`_{HCDN8b@4!LHKz9Fvy59}*|VkF z>CD0p`rFB$<950E=k)i`A9Icyya%>pz3F!kxO1J2gIV=WG6>Uo@ug>wgW!I}DfiPBHKiqB&8UImK25krplU>kO?hsE=Sk zmg!Egw7^*MmtMbNArEcY|t2C1)sE zPj9<_`A>Z~_!?-Z@32fgp+^^nY1m^%(x9vRM#8%4%ODbzX%1I&@`;+Tk}|G!!i%PO4}? z$ka74botS|Vpv}d@L6Eq+06OlzkazcY3-@I=Biah|66{-(7>l36^zeZcnU*OS%;IV z+Cw>EuQV}+9Tbj~dAo>gO>2VQKz`ZK!1zO>ksaqVq>}6L-j9`(0~WE55u8$}D5|&&9_XQ8n>=dtgC{d!ESgZ1HrtZw^6iqvMS)GIUM&P}=(bsBWrvOo9_Nf_4HkYp}a(3RS; z9ft;=8Ep%ODXt1y8tD1mW5Cr?sZ4eI7qY#6^8b#78%#HF#V;_)d~gGj1BWI zhEs&e7x*4~HZ>h?D#IDKlrjwRs&ww@WwMQe%hfUFgBtd=7HN6ZZ%S)^Eb%Iwt?C!s z&$dZq{ouw-T00MHxTO(!b}!qlIPotArvGrGxOCimVQId2QOId#9RKU!G2TUYuQn_5 zm)lQGG=ezoznmbPVr$-vk6`olsz>C~st1y}k3yCbcOZy`P?*)>I4u&_tX5b* zO0&VPD23E(X4pmX2NxN1MF~rPc?@mb?Rc zzdNQD85^i77YwA03iz_(vDZ^lT)J*a$4cLvcEm+0odJNKP0c|9SNDXs2Uh6+!MWLbAQE1(fWb$EK6rN4rAL?BAnwG&pu_k{Rfq%Juyawal*wHNSO9l7+FJVTDWpiI4^zH$NYXTsr2&pmJG%X zWaxhgGv*sRYm&`pZXAZ@a4gDaLUPXybHu`i%jY|h)9r4xm2Y;W__49BDShioNk>?; zxB;3Z+iSO+jx`ah@ch=WKN$)g1dK|5R+#nNr_&(CN39;t=O)tzf`7}^so>wPVgm`< zR5u0#r_8F3j?touuIHD0_|~-a846xQ(;wf#OU6kt9(5r7<4e=mw=|?CpgF;HS31?V zOhEg72pOP96X}{6!`iskACuB^>|~VTsfkgP65!PjB~?-ITG$1shW^PA^}RRIX-qVZtqAA&h^uZ2viCk zCZ=J#=O14dq{1H7&(?cSMD^7$z>#l`Jjpq?3^fr^M&`w`bA$ zP~Hqffnopvji|LzvKS^(fIu^o^kT~W#p&C{lUS#Mo?Ab~1T#n9R$6qg(vvYP8=$q~ zjYDWf0W3yw{hQsFDe-@52PISw^~`>xkOlMZNW>(PlJ-D=PPY|ymCBHJ(OC@lw;T>z z>&#h~Yww=ES@Ks#t!;s0w_cHe)?_IB# z%dsn`g6|dlm~PJ{95Y*S4ka|-)5f=tW4ooSpnYLy=P#)frIC}4NIp0_vy!88dU|V% z32`nJR1$M9I$}J1R?(C+plTBHY?cX4S(|Me7R4rQboAC{kOS> z#!haw4NXRf5X$J|(e90Pf|M~7X__@(V6>m{u9a33t*9n`vU65j44k$c{~t})7@kQJ zY?Ewk+jcg_#Zf0KiYFP z0Wgd`N{;Esh0}aZ%OP_WW9sVECwaP^67K8Pz8qy*EHyq_K6bxkFUT@)+|F0eC59U7 z6HoDOga0I%&*%<87@DdfIrZ{e#+Q7Z?3{xH=so5X05~y`0rM~%HSyl`c2(CeMq|R@ zy#yM+uc4ax{{~wn4?%{&b|On9e;O=g`^Ubg{NPMZU*QIjiv239#rywv@^g<#SMI7OfK8c9^Ojq%=p5mwZ%YcP~rssk^vWZ zPUR-acqj_P*zx1YWF&)UyFPg1f+V36K^S&gluA2t#J%uz>JpnNSpgJUn_xO>LF$yg z7_LI=QDsB*KxBgF#yIoU6UDJ(gDx-3f-ZVNNMa=XuJ14X++>CBn9K`Ybd+D$?7#^jHWnR@REkVUCD1yl=$GR! zbU_;uYm^Zg3dw~*^_#76x`ipO)`~Qyff&CP_z@Dzgi~n}sa^(mT^9_^XbSYhUZE+K z%_(0193G{@?S&^d?|SH*H$dkoBMgP{)tVcthEFfG^*hUg^3%6jP(ACGo7s8MtlI}2 zp~eP`XaqMYZ879e#jROP)ro`6iIeEcPxe7iI?xe{6(!ia*0|7(8Uo~)b)kGg%$Vvj zG|AHn(1;#8rxqRBJPw8gDk0}nV`Wg0_#43jdC#OY<;RMG;>uybKa$zcP+XojewRe* zx&Et}90}9NQ~Y~VWAyO^Yr*5gp-Fv1FsBYF#f~?~GrQ-pe}pWLeT?#jS#_me%YKXD z#CDa3WI-pP;`5(lX%ZE5pmT~PJ6@6l2h0kd0u5^SsB}*a{i@apJO4$Q)zlRFjv83j zs$3!6-Rdmw+5)&^$ezNicvedEX^riqQU}ZqqBh2*qtzfUoL26whodAUOO5Id4}oLG zQlsRNvx_s^!0^Ad-5BBa*MfOpkq}}kuFgoCcu^T6sFzHNC^6(f7^P9=Tui!r!s#Ps z7)z6%xNfr-lB_02H2ZXU=yH-mtBfrEjU&X3JP9U!I5Zf#W+q0Dk$P@~-; zWu#6+b;^UzJr;#>a%;-$ur&Bg zx9-S^5;xpS{?(^nW740^@|WBS%)tfqb1Wf?ohy*C$!&(OafF7~>j1w0cEkYx?J{UIUH+8XQ*oahJ2g?_>uqsM8G0UAhxl(DT84~k`g059^=nV zPtNr98hkgOau7%%YJN=+Nt!s4MpaKP7@MpBIl5@=97!XqjQGED;P)f&e0V(iK4D6u zZI+f=bw1}U-o~Eli@CqfYnzREs=d!syR2uRmL7|}?-vYsE?s6nJx;s1FPhz*ZaW@N zxu0r}-_H?w=$GFc>$!B^pGvphN~?W7=OpAZ;?l5l)V0b4U*gDA13=usiFte^xWvd`<*gbMPR1bKKW&!$iAipEqmJJU^-^ zslMr6MXT;!y}T0cE~m5hkzmE^+Bs<1&Oo{n%PjrW)jr&&z=7q+b2lY0cIV10vFdbp z$GrXC_oM1kP$t&;H1^nI)55C)(Re=GBas4%`}1stkG=nUL6Ai;@afS*!Xmsp=NFdv z&4AW+-bYxg+Gt_WqP+O&rR3xS^lTZgVWdMp{WmAC&SlgpyOH!gx8YqW?83uh)1K( zTd~FcWOdj3>(Lawcl+CyW_GwsyaDD4eM8)$YS=4rNDGeYv}4q14vtP+EqCUWamy0@ z<)5O>%#ZhX{;gj5wp(pzlk9qu7@R_NilEs3Kh;^?&nJZ}56_EVVb3<7tcowi!fTsr zS^>7kL+{!Xnh;|mT4~q$qnZn-z=!7PJDBZRb zMIvs8s8_*hB)>{dsbwm9E0)1;Ip=9jxF41OdDHm=&H53dl{_@P{a0t}6yi_M$D{|} zY`0WkN%Oqk+t({_Wv1L0ow7HPcE-21C8u|KX9$;gT*sNuQ_b3-Q#YvV{Y31Z^6Pbp zQb9p|l-IJ)_KHzPT}anl+gXy1sax-IGQ8RCyc^}Md2qympwN&;VK&R+%#q9ji zHoyHH)boS(3gq{N)8;L)?0&C|vL$sCKp%FqOhnErb|@>(vc;~L%Q1oNO?x|9e~qHe z&@@?0`3?aDE!W;lX?Z0wqY!fU4J>Kl%i4{>V(`Gh3s=)fely*Up37EHL4n%-9AMz| z^j`~L92?7hm+OsaZ3&(>OQc^#-mK3+=+14{S#i0vk^NgfuCEn^+XhCEIo*uFQ%yWA zJ`I21{`PL8bovHux?^2wB}PVYV){f?pB^viF~VRA{q~kZP29Uuzo&>#zx9r(9r)(= zo(R=3l-0nXFKFKM0w;c!jgCM-H-%1)*$c;}<40EHs4sHN$#i?CSoWqx>v_Bu*6ta& z+%hJpo_3oW*6vdv3?G6^WI}+R$H;G$NcPs8*8sny@%HGd;#8~x2Kl(STK}!QaMrYM zcV0Ql!;~VMH2DC=e|_5}zLRz;(D`WKBdP_?_M){3rMI%%?Dgc3eOLYz|M?(eBmZLf z5&S~18O_p(9&y)HYtt`(EkYJR?2n z8K?OVYWv!+=-lovRq$}|k)J1NJ-;sr5qn%e$QIIC^}hmE>abgyE9WmtdUAptSY>?| zo9<W4eJ9hTX?5F690Zg)HO$L~$Sasz}_3WR-#%rr5JjRQGrO7kTUVjG5)K+~!1kdh97>XJJ`ELt z?VIEIyuH2juY9_f*nf5}Y(Cw>zPc-Pl-Pktz#$+0Wm?;z@ONvtqhA70}*zE?T7UJ$`W`*ky)^U#65 z-Z>ev+;wvOnSDkcTeWz(9_{*Vqp2%6eM(fdk7VxFX_rlddO)0c8rz4|Zg7&{et(fL zZJ%0xctqsJgH$o^f$)dVrE@NTvYT5X(w6UA)h7F4oG4`ed;c;Y&toUwm0Ak|>ZN6K zJ;MGn(RENJb7hMbS9)5MZvSI;>h|HHhV{`!hdoKn%iWolXZU!={<6&Gpu6efA$YNP zPwTVO^Es-nVa~JnUfdyJ%*u)#_~mk47tw{_UmVyD^3HX+%vExp1bf z7Ay1VOCT>-)Z~tJ_S?3aWzb#%#%*8}Lx);g(0uq8#TM6(?&XrozwXE*AGQ-&NNBXv zI;VflK*;()!pSw2eT{v2@^ z-sAH0rlX_Vced#PNTKc4+90%LP#>H;=WmD**!D zl#CSGno=$r3-NRH_Nl$^PP3RLKS*C_LE85GMNQTFn&@mt#_Kcvu^l`ww6aOgS@eA z?*y*3=UJ(L`>cN-utmP&;}0}funIRRPBqw_$|A8GF#0fXd5I>{SC2#m!2iWm! zxkQ|scBw-U8$7eXN(U- zRvl2iqe;pcOSC!GJc--*fa|KHW#0RZY|&WV+?yJho1tnZf`O59V$~ z+Ey12kpsf!OvWLT6bkVKflD>wEoX1FG~PY^|MEfqRVR#`L|e=gX{J7TKDz&>sAmtY zNy}8L>;qSL;^r9C%gSc6o=6$VACz2XNy6+ z-NGX4*&X}2zQe*gc|i5*r^$NfJDLnHYgi|i2svWV068q2YgA}jRz6Uf`0T%b7N*RY z$~!htw65Ke{bMLXm%wRSF+M3x!w0+%V)^t|#+yx>!z@EIET!!c@kn6Ml?!@p8?Qbu zWsyRSMzH?nr_J9*j+=k56Xniek^4RHZ8C1MO$OCL#H)x*)|h8i!MbDbW_rpmwT%bh zw%5K-9iA?Rxo_)h$fmc9XSg4~iQMSv>_mPYUsQdl)uQWxleFfSHF(oipE;p)SE%Mc z4M(?QxohM6F)2?EH?0(kotToFi=QM+Pprxc^p}G?cE%#+!pWqDWSCzP)HVelckRVH%BT2S6D1rkoZ|d*jX<{9^md|EeQU~g6T-jwRW=)bQ z!uCoqxuIOg7ib?J=AfUU26o}}_nLpL718ix(~f(q&Ko(w*MBHWu|O%W=6+qgr}w+) z#6L|(drY?0$Slq@yIu|70VTuMYH@;tuEA(hfeAYdRaq+_f)o-nJ2k-_xeP(-(5<|8 zHT}yrSspb|;5W4W++PpxNtR+NC@q#-v%?CU%9?o11IMxFx>{x4CEn$FA1h4Z>fa3d znuTk}fwo3QY~=Bh6x?GGXb~)$EMxMORC0>2{j+}T#Kifu-T~k@$2gd3Twu_oO42s%^Tt2Gk+n8kEKjSwXdm- z1}(q}?r#_pImFt@@h?!BZc^gntQIRS zp_#}fs*IBc22>rJDvTBJsk_-98sJ@C^gDD2hPAPUkIWh$*PL-sbVC+wSm;=(VDKc` zDr3tF7kFhDu&nJ>{gN|@u`)V_{Gqd__v^GQMeS}pde6C1EObH zfyj$y0MMp88N}SO_5}_aQ*r)6p2z{HQqs7Z)4MM}+|u?2juB1mQ=laZ5sU)tayUH+ z#&`Ow3f1 zue?Z1PL~8|w{K(NbV_4_d<2#QH6P0!pd#XOb=gc->LuP(Ttw*tyWFli2RzXqw}4V) zjgX3aGZj%rK0(C+NsyfKRDP)u;+0bWN8;i#1#O(7EsbDm&7Z-Sd*U}81GH8Xja91C zSg6|^Cd=5S@G*u7gfP{!p#bd0tIgF6#8DXU9s#MB5u8~v?@Y?Y;%4>JR zvSv&Lqg_^WAw|GZ7BcaNngr^ERr%nIJzxpo zoH24p(;6$`Zm(4d?_nrlzM9yaZtpj8ElEoO_8X~O=ARzEaE#r+(qNa& z!0S8(Y*wnQ0mJeF@>%HxXig&S0TmXD!GFJ#Q&C7xVbn#hAx(R|Ab04hpFigb3jvBoGylSil>BtyAo62*!1Hp(}2q@OyP;d9Mu3@roU zdqzVB+^#Azrc||Hq=68TG1cKRVKqJPPmTytB(Sar(RWZl;SBy1TPx(-T^vZ?0OFrg z5rFS~)aA&3)Db=Uh5pWOde)mPo|a)_lmlg2zA$T^N;QeDKCH3HsZmCpLETV8jkUQT z#?7?iKyo7&ROeoj>0V6d4N?0nX|_Kb!O#d~7)^efk7Z-tPaX_CeG^L)F-I8W=QI+Q zk~t<{ln3JsjuWuY7)F^;&JrmPY_3vXfedV65@@YT#L(%xDnN8GyYb$@iZXW!?Uznq`AcB%UUBDR~SL>KTtrvEMkACpRqy>J))9`a!>M7&p(F)$`Q_ zlp)q{zzK{VFP@S?o)JEdS;vP$K@eoz~znJ~Ls?IOq;*NglUY$c4$TU1S_q zkD^Is@a=FR(GuZsLfH2R4jht+q^zsgzyekOM%XC%?(*tm8D8E%A)3Nxpv6@JoB&HR z*O6ZxYzovh_(wU#uvat@AxFJ_!FSSQMes)6_zt{tXB6_aN!(trfHNUd{j27l6*&nd2T1x4(>epun$UIdb;v;>&# z!WcN}a;5x;IvnB%E6m*LqKQ+FJQ=)jUD(}W3>`&5Af&p=t1deA1cS-JQ5L?!m%|e? z?e=c?8hZ}y*-yEBq@I|jrl?;SH@JiFNrxO!A4CSQ??fz$kiBI!aIgx3OYjX;IU)oA zl4?wh@JLmdlx}Z->M(dKw+@UBmzC;=AFvX5p791PMCK)LFX&76*{zo73m7j9&kXJ) zJB3W9RUWdm)A2%wH^9o2R1nW#FU`T%74i`*@_j`JCe*iP6gm+aFqvefEH9lHS>O_D zLds8lWN27`e7q>7S@=TuEHT0q+pd6|YHO^!y5V+1)CI0|#GpQQjOGK#dn`|i9oa6n z=pVgjFHBuA8`M7X`2tY$uQLt;z#s_xpRye#)8E5aAC=W(tx#EYn7Hn7{=Ztt$gY`c zcGpFI0zDcyUzPu{gQNVgg98BeQ~u?;!eh0CBFl26%YZWJTMl`6VIfmF2TBZV6>YJ2 zOO)9y=zK~9(&-WFDeU^F17!eZ0j&XLA#DO(&S9=VZy0$*(FmB}1qT2y2CXm!_vP!E zAqN82$7c~Uy7HJFVgOj170RLFlg3i|5&9u@_N@kf_H9{Z6Dx$l7y6YGQT{r-CiF$8 z18~~7`PQAa(zv|r_?W_;>8^t_KRAA|Qaeq1w$|ya6aDoa(?Et8J2$6*z5_qZIBGyf zF%y?A^Zj`>Fon{^_0&Xrfc7Way(8IM;`(X%x^w&PJs&4i2Y0))`AUJYD08UW25&5T z?VZEjWqa%UHhI!3E|<}#{h?duV`a_ChVH2`>yxaiW#uf}<8C?i3%0oX{xQdSsEuk9 z)U4`#p$)@@8#&5Cks{NzY6NpTS4@=vhIbPfqv0@t<)x)RuLkpOZ_~=Q%e~aQm6zvR zg!uTlSQ3!qE&=fyS$=y-3!}bs_oPeV+`~V5nTzFxK(FuMI089wv9qapeaDaO+q3}m zq&n>UzEtWtX^m5%2|I1hhN{=Pxe>;8MrKEX?DUT-j+gk0e2@zUi(A*+^4{8xKrH(9 zS>9)rfhe~u1DsS)LRfF;pjU5=LlXrF;@3u)To0qy&7F>okv}yJz2?Z&>nW}DJP zPv=RTKOFP=Mb)ewI|~1b*P#c#hHQt;G+x(IQjlllX4cEGj*qwb`gP@=6+I>#EeEn?sL*LrwqGV(M0q_@eHS+jcvN&1Wc1Fl)U!t|YPPbV zu-a-|1er;H;I;9~0&BkBUU6p!o)!vj?=)qbkqZY~K%AJfqJu+3+oDlN7gbQ{Bs8^a2wd60iTyzcOgbFyNWk$}sCo@6u-jZ=_d7o&DPt5154(Fve_RM`|vKs>^g zi|J_Ml_^ElVaPT`=Xm*-;Q?|5K&{B)5@;Hgg7%6&TL_{YdR|OL0{CTUs22zwFSQ(V zL$6fdro$$>yzzcEc@c#MOdG3t#GKcmy0K}OxhS*upj^az3GGvXk3hbd3j)898#%Rh zUGAElx%cM-91SrO5A$Cghd|4lJqT;RxJfNvh7bCn@BHF*k)J;9Io8o{vJ(-Vt;O3e z-zLRLD_eJ|X4w-h2O6RD-8n}Ll=b-Y@6I8w*>+X;fA86E0EwE(miW*n2u^NSk$nA{ zI8$^Tx7PqVU3 zfh%0G^nGrvZ1tnPNO_y5NWI+Vio6r*L?-#A5$u%kKhyXzMs!gyl5Muf6m%^~QMPZ6 zk@t7GDXrEBT=cEHv{JHu(Yh{ z+2ysYLOja4{Zg3ES_`lU4k`k+s!oj)Q~R(=4Z$2-{4p%Exk>E#ShVQluHla+H#YO@ zXP#Rum6>GWPNJCkx;Hn>Ngcc780^?+jZ4FWo%DezB_u3t_P@~s@zBfgE>Q3Lx!i?a zz2nqpuW_%b6a)}IzW4!y>LVrB-1gy1v_`kYmovlzxgLUqHG0QtZI?bjjLfJ5&aF(JhQCu{y!HY!CSiZMrNhVh zeLlm}aaWmrdiJN&ecOT#2HsYY)^fNSf{lHiufE&^DXH7Uo?uDJ8&8LmhN$y|*HVtT ztyh6i=|Bd>meu~2|fuk%fp{TN>W-GR*pjRHgyI>z2km_#(t5Vo>J7L`63pWcN5 zV~T!$Hy33?hphZb0`-8Bl!A+$O(B*U!LksBG^*!FB!aJ&#UkT%N&~D|z z+}A%p%8Jm{&VCBkpRR}X)7H`!la|~FA%L+L3hcjl&<_*Dm8HQaOCm0iDs^>=@tC@R z+qP*pp(yhvtcvk(1T;$tdf#tI+{;}_*B9e4cx2fwVw__HRtIe*$A?n@9!B>u9=gJElj{r*h~n;s>qFm#(<&p~*P z(E76B`o!y&gbB>gJm)t0bu0A~mv8N1Rx90_#>9D^EyHo`ekGrHm8T>pX^S7ABB`TN z(L|o)CS4jI3=57wguqiTLaP@d>p@<&oQXJTJUbt6te_^ZdakT+?JnxZJ!saY( z?1yW9MHN>m-D6>=WQZNNUmdlUjUMV{b3V|-<+Jl}cU_N71Y4Xqn8$e5#x4Sbia6hQ zF+N68RT7FMH8?0drq{7Y+W~oc>U~TUB!J^ABs28P z6}*$UtAma}256Otu&{Xpxc@HrJy`b*j&p`QcEFLc@lL0z6nT+nsWO@e_~(mQ^90Sb zPm?5l25V&Jg=SH8AI-e=x$*&*!+p-JKO9##X6BOqAiTvwC>?;8vKjMg{A7tK`Q)Ku z4xN@ymv1uG^P@xaF9&G7UK7g{xH&Bawf~4KJDn*OM5w;xGL+w&OLXd;+$uzs`M?F_ z#U_~ryW|3yxr62j-)#dA2osy132dwyS<`4_zn zv5Jv3I#&6idWlheGY%Yu&J^ptr+PdF%KlmUi9gIfH)+j*YmuQ>SCV0cFBXl!Y@=(g zDd=D3C|Da^37>0Qk>-j7u>v*6Ce9VCsXQJmKSKC7GB_4q0riHA+$@B?WyO#J;)%l+ z_+*3QX${kWyb>c8wqZf*kf!`!To-gUwa`woz}lvF3Of|HU7p91w6z`fRn_?4g^=2n z;JTEEbk;L|!cT#>=ra5tr6P-~pkZhvB_vHDq=g~*c9(!7t{t|&<$3K&asJt=a3Kvc z;eeK+_QYz1DU>i(iljCl*knw5GTT-W*zz<+KX3F!;0#GNFM#Km6a}N&q*fa^yX{{d z&$;O!%Mwh2^Fs%iSJdwqB~K_{$uFFn3Erk9S04-o~#v5mowZZ zrXwQykt!;|+}JtUlNSa-sFjMB;9-u(v93*2+(u1Sn-;;@{8VP<>y?{r?9<^Z@jIb7 zP7-8F1V&OuZWm0wyLruwGWYY(SGP0=IZ5zEzz$!)pAuS=AX)T=zk%@M1OAD-JD{`8 z1rX5my#o%4DgYIv1GqsY6E1$!B+&m>(J>2d1F%4X6n>^JZ&CsCvi+%E*o5ca3$^LL zS@*kUX5t)8Gcpol4&*vnBHX5ug{LQQ{6ad*NLko^B?X(*Ku99M8=mlvBn^^N^u8*+ zO3tVh_bKgTVZ$qFQp93whNsEVEKCdzpo7Dlfj^wKJp8^s;aL0t6DeI*{KB!DhBZ|Q ze=0ybQw)FnTx|qQ?5Sne_3-O~Iucj6kXqUj6Z+WGiGUg5rU}$OU&-+<=J9ztB&u(s z^P%BZ|0wKUBkk^!K0jMV`09GpnNhfYn#Xyc_Qu|$GdW+g09!8iINxS_Q{X{h&ecSW zKM{(h1ke2)0-U0M8!s+}S=7=JVszBS4Lq|Thq@E}V)|qHd^5^m559?*u-x;OXBtOj)jhFe7 zuhXxGnwC0OTt-95P@O?ReOQT=wD2s+NNz3jm)0x%t`|?4?KK`G3K{clES)DCjfSlT zxT1siXKv#SXY1-L@#auzEa?)$lUevM!%+`uMP86KP8P&Zxbr%yPx-0Me@6ysJk1s! zdK2+DT+h2vL$cmJmcB#x-E1l4A_VY#A!7%_=y_Ffv;-5x0F~p_pd8roJxGQUqI&eD z?1bos(NbQHzXhNw3m2!4<{umync800FsrzuyL6~L6v|%mXdn+QfQ0nH6X<()6#E9V zA`?X;a%Ff_WHc1OWWKfPjdcH@#adSC8wMysfO-C&NwF7^1(s~o`uTG2Uh4MA0+*v@ zdIs__b-u?(wLH?K*yUjTEm8A~HEUuyKKRIn_x_1a77fvGZ{7Hu!KO^4ptQ|N2kns3tvywrV|6$}Y zng80*hK%yHwMrbtoTj)U#V?`O0zS66%9fR$<ci(;%Q&kuq5gM;;Q2WQWM%p}pHc@M5+?_<|uPkGgDb zmSmim|Dja;4Bi~W*-%12L1>@8Ct=4w6dq{?5MSFOI{Inl^bxXOqVw7m*vc5YBVuKe zt&0jl2u;ksI2z(XJ(5!*=zlC7NJdgg)q(8}oYR2!idB=il z!LsZwO(41pzREpa;i0zZG|{UyiqC-Ql%IEyCMm~9Z0Nv`H;PueR4v_QXeRgVqyabN zzcTO2%dmp#?Y5xtq?~FdUl>y`g%S^vpx6Mi2~jfy8j@S66@O5aBs!#@7zNG070f;764xuSu6kGnwu-vYO!pu9XifmjW<`*UC)q)fgCqlt`(`B zo2}~(>DN7}=h>}YpP!&aHOjglyi_$xIa&}(e&Pd=bto;6&d{AbRecAyQog?d07l^X zCousk@p3r;*<&rMj~1`)%4|8mK!J%tepf+AG#F)@(^8$*EHlL!5%D(N51DIipJ_5L z_ovA4`U z+L5*DGjwH7UEyfe>G|G!bJ$%o_Ga-u1M6Gviw^VYmJF03NkR9tfm)bP#JcsnUmao776yOC!l(C|JM`+`I^{Y$`+E=C)wNYmXc294o7*a?*9CkVogPjr2R>!snw64e;^{0AgRO{t z1F4LRWKhS`Va1qcYg?sNagW>cQd0e1?<#qrjk#K!j*T{|w>DKKiXcfb66DITprjg7 z;aZJK25j==pggu6b@fDyPTf4rC*~>>z9!<&w)$|Pb!*s++K*|8V#?VRiWWAi$_zFT zkoFfuG8zJxuVL^+QwOO8YAJ!-lnM!H!RW+)1{7L$uSu9gN@_~yf5-=F661^cC&I{O zCMt&B?qi+)CZjvlmliZWHi(Y5@4Cm8N+jY7S+-pk%WPYRz?)1=WK+Ylaq_mn_ArtJ z_Tf0!{zkDB0tnvr7C1gzjs~DZT#`eOAi?A`%1&h%*xWYEY~Ec+9WIU zN*U`h&!YZhb>JHUlByfZx3q0a$qtPx`;jI_M3!|*{8Tp#xC}f;-#Vuz!OaMrE(L? z1g1#X*|$gHO-JXq5?Z-I>hYJ+>`O6!C0s)ZNRByD6>u{a)b4nW5o%W@XVGAbtqgq1 zTEsZjmPq^0sV4h@k-{fWb^P-NTkZj3OkZ!!Hh8lLWyj8=M)Nf+`7qhA18KKY7`^{6 zH96K#D_N72jikZ;T3LP`Q$Ki#=C--sD%~x?;zXawe5_W7_M4drvXU@3ILLpWZRF6Ch;X{U zFWZX%qd>t)T%BQGe?y&!sj}b84fIPP^sw6r;vrX~AI6znw!JJ+;8xRc6_>eEfCN{| z(i-}#6(tCd98PFWC_8Qhkngig+bnB;ftz3Bv;qu~bMmT{P|5S&#~kgkL{^1$x|Tw; zjZ)wsy#u5;BRafyeR8U22iTO6{-1p_WuP+`o&nQ1j76Q@c{d_2h-)w>NMm`;JhSV3 z+TlT_HvSpR|G3t;{Sf|?Xo#IB z4M~&^i`}!+dAY($nv4JFNIJp*{y(ys`6g#RvQT?j2_0J+g7Yp9cYXU@Q+ZD>5uYxZ z+}xH5QTe6vTyt$om2pmpK>2OflV8bMTUe*dR;n`IMLgQavBJaz$Qh-K0-^yIo>F)7 zTr+^@OJPyk={=z}WsBQFa8L=UJ?EAODn=J-y&0>F0(HMfJ-NO%S9r5&mfA3<#-U5Q zE^NAu<$UcU;mY+T9mj*g22Wx{jrJ&r?+?U<)N0gif5TF( zs^3}eoZl#)R|v(XB*_V_-N)iozS^E?m&=o_+&5N^OXkiNHMQ6_qfZ6y1!u0~MUrG~ zx??^&D2(2ybKX-<=4#jN?kw$be+31=H6xLUFd(!MwHIhOp=6US1}nfBW#un>h-+#! z(Rx?32zY&V_qtoKSihilC@ei=v81lUrF$T?Yls?%Z23E$smjuobvtr8$-}tAl{=iB zZ=4wMXTw>&9Ql?b2>W-p$yL`iN&cqrWk^8E| z9L~h=RF@(MfQLW0+hBr`F;36M%jH*8$7K)YyW*i*Trtb+(?0}#vcBle*!y%O;lvf> zBD&!L5prI1;jzMu&UnD@@=PXo6!^qmtBDs5lD@GCz1qr+frC;7bW^r(F;Py&Yzb0U3G3? zENQsv)W6YW=QUyN@ar_)^W!XHR-o7pPGiz(zqnN^dJFV zM-tJOFXntpwe|?MU#L_V;+>JHJCm8LGgi#rcW}@UC z4#e~PvlS)-!jpotzJW`h*C9Fr^@p%654GCh1 zz-&o42rvH6I(){ObEmEB_-4XFghBLN3-J&s%7l>u|ROW z2=opV)nKzs8mFX!CnKS)1gN{kvtJXUL2a1LU{?ET0O)grYB=n7G zF;@7;M2UclQROJqIVV-5u=QZAw2)6>a>1t~n~ESgq36)!Fm@e!iJbw61-U~R`lNiD z>C_eVrWuEw!XrgX15W6{p_uHR~P}oWHM+S9 zt|WO)jsac}(A5yl-oh-djs0F!_DaViCyq;Wj)wr8qDXg3l@mM2uZA7!b(uBw;gL#! ziRfPPMxRg;aPgAYKuw604Z<0LN$7PJF7wg>+8y5y87GJxlj`rG843`kh9LW{aJ7>jgiTfp z(0s>P0?2G1zC&n9lOp~oah%;H{w__cxDkqqb1QI^v{2ne3alUk8#C2FAls2&!Rs%T z5LgLjK+XDDWdjUny|^H8smZZ{*c8@)0X8-&zd+05>sM-1^08W`$bb;|Fiu?ycn2k7 zzUo`_V`o@;`l$)X*}Nu4%@~wd1zEINBd&0ER^-tZT@6A0x+h?{;3!+tbXu0(zW9c- z9tzEd?8`_l8Zf!?JzPvbCSD`NQNiA(;T$@tPZO>_Fzz-#yFURL3{*nl_p{W)b+~E3 z2}7gI9KX%Lb{@@_t)w`S9uJFmUf9V31JU74G;4ZBEo6E|iN?Mfo9>JtuRjrJ6cq>! z!X&}QtANi1{=QubPRFW%!MB4=Gr1+A2&Eq7fk-_OQ+3V!ZQSRKy^n+CCD{`V8s+1k zL2cS+_P(3V3}k+q@7PxkK{d(`7d_Vf(-GiM?i?X0W))3%=CR@qC5Tl$#bD3j(1z6( zlHiS^&!6GYOX-!!-$Q0Mb%cls&uJJ?aRB81tEz}pd*52bKyaFkVLn0wqO4!z=!X7@)T|QhM9<(rWFdr0_ zu%-6LofUfd;?Oik;(yT`QDNF3^y+|a9f+K=dQqoOUyCqxEa4SDiA&m#Jazezn}2pe zRV5rnL(1CCaFWEP)l^>}*|9iNQ3Zz&U&3$hRY0NYWg_z(^FixTn-SkwQBzvkt-`bX zQWtZ}6j+(8_HtaGf8t9Ox65`J3xl5yf4fd!;y^v9mFjW-Dxz05mj%IND4l0o>P<~| zY?ekdDL^6oheLp;5o0R~XUrUKamTV8F;aYZ-i9COmWJl2ux3`QGB}joBuK!Evi@jg zh6O)>X(9RVhUviCLibmu+dc1Ia05GWBKnyeE%d(7cp=QL0eFG?Q0|u zkmsiW6544|D#3q#t93-%?J*A?Z+vflF9-|Mxg$`t6iObbI;BbYH>+`g4>YFXbN_Ki z2hHOX#iRGkwA#^|4to$)@OE_vst3*+?nwumwSJJx`Fk>5x)^Fw4FQEOay6!aDe;%b zsMC}bm%!S)5>pFW_sx%nn2VcJZl2cQ>1p1H$xI0Ul zH|~lATIA7yGy@g$sb%5mY7PO#5pmHAbWkUd{!9-pC;pB*WvdV8=7LbYqpt-#JkY;> zk03A^fUS+9CI$2_it1+s~yD&+wP}&iOpuO)xO3adRsWn zoeMp;5_(IirI?hN-1UOUCgmk^nqH__>AipaVuCDn_vd%?Q0UI@TYC%xDONIB&bpS|N?vHHENjTcMXu0!?kV$Mrw2ZII-LSRX29QH zc}TVLRAryG-=n@!wrR%q2Nr>^oR8EUI}I(AGVWDbD{wmxXiOA>R+P;tmNrgUCu-9% zzq)Jzeg+VU$_YWSeao@kw!CCp-FG`ibo>XVDk0OP)zVs)Z7RUK?e0S8Sx@yXs3gz( zL@Kq02_9J1+Mze}n_F67_P}goF+%(n3;QupBaokdN7I^i1t;|Z`-lG3R&Chy&jRyG z8MPZ=W*mQNAfH`o-b_I=hu_q$5y*TQU;>~VJ_>4>Sy-1@r%B$vto^Mt8pM1k`p;50 zmYGsRR>MAhKLA4#$!!~y4m$DjWaWL+sK7}p9%vbe$k4vfbqa0OxDQ?Z5R+6)GQr{n zUsnDkR#cD}?5Uxp3C~A$O8$L01*rMIvHoW)Cj&ebh6HLTgr#E(UYG7XqSa3}?XI$I z3ZaS=BJ%ufex7yus@#%fFg>?2ApZKzhm00^4PJG-lb0v@c*0L z^^)IXc%l zJ)-XcULr>(9>oUuuAgyv7@S_`EJVfND+0VFH-ZAf<(WcZ*r@SPFSo0(Gyw*X?s=y3 z7rIQv!#(3B(z>R7cmu3E%LM$m34NRfqQ?9#e+Cj$U@Lh{pnFNpqhd#EH`&he#5_$4)-{5s1rDKRR9JqwVEBEJLc>JLwtk%*g$?4vBCRK77F}VL#9e= z!yr@BzrPR%Q^v8ed4K$-b!1f5GjQv4&vj+8O2Cq&l_^F^>3Gn3zIl!ca?&~UR)XiD zxAmJ=`{HO;4C!i7xEUF!Jdw>8O1f>VJ4eHtXu)p-tbB@oG|ZtB)LuP2vsTsH+E%hR z3aDjbOkrj3g3epGo*S z3=^>Q8QPJwzojY*Y)2VAWNX(jN}vgblX0?++Ou;u%#K<=8RZb2k6Is`36J0MmKS=u zbnQ0`U7vaDsV>63z9PKX)q{&Tez7a05~j?%=uIipxU)cm9+ZEa=nmn3H{+XgI`gFO zhoC|5Qv}O5HSCpNm;Y#uUA&T_oIP(`za=C4y`%~mJr1BM{z}WROp2-+8^Cg3@%rtd zP&!#&Y0aC>eQ+?N6n)7t>L45Apb$EHGqn2K8RQrd(bWhKlizcOJG`30a9AR{A&j$f1LD?jokAJi!?gwy`gnKGo~tyJ&vE z<91GVaxancW1;?$drsGleX}Zb^ls52Tvp8=HI~~eO+g`ZI0`j~H=tSKZ@m2E>)7z! zJZ{6<&SS(H{iUVF-z~$@&b=S*4YN+7uDeb_0CY8t0KgK#fc-F9FF9>U# z^@%`)P?bl*d%ZttWqi0te)%@IMcwA#TBablhv?KSvgWx&N4ZQ~-p?-V z*8OZLx$c2-J#PXTN5SMH0FeGY>=viL;-TdQ`jqafuVpv(F{EST?NZ9Xj&10?e1!1T zr&(mo41_NhI0>1)pto?mNYs4Cc6T_MQhyOrtd;pzwTXLcE_*}=!A~U+2SNnC`}>vY zT{L7S4QdkoRQM)e?xO0PVBBJ$fG4RJ53CMC7&-QF)y#jhz@XC3j)EIL9llR}OX!t( zdH(l6jO+_d=zn&+pTAGOlxQ>tGYwnk-e)hak)$K#n8zOL$LQ;II96Iao|%}T<`JOf zi~z%4Dom*bEsMG&znlubFE8wEtybP8_9L%6-+XSPcV3mKU%xOUCx)$4GQ7K+zqd_H zsJn;Eh-bJMEfD0`Y`N>@lOK-Bbu4t8Ty6)iis;3Zd%O=LKOS4Oepz9rU~5gka+vlq*-FaCY4+L!ND&M7jsjk>6>;Z zK3f)9ZEBhrS~#29{b_>FaIwsIf+NtZ1)Q<_Ry-MMqFVbf^4&Jf&)j%{Do-?!*flD> zONC*YUtW%QU3gyF)>mm8wzamdx}TMIdin17smF>~4}T$Rm{u%C)D~ubXjkEFC%Nud zI6l|2A6!^>42(E2x!ynZ2B2|M&cCb6$@uVXk}$AT!0b|EuXdhvlF;%>oOnnKesZeVa>aLOy`qVR_(-2X@CY;-|6)}2Wl6MueF===exTMyVN1Qc(-R&ku5& zDLDk?f0TJO0L;Px7mNu!rkXm*mnTKyTMTnu-HpX9BD;ip$jhn;%5M?;l1VT(ly0>gd}#{Bj&GvJ&yA zOyrG7Zz2ZMIO%oC+&4#DghqumNPt!QI8U?5ugF)f4|8pI zml-vWpLH-5WeAl%JoUU$AS7{f(gplHO;!?S7$Lb~5Ok*OKT_wWhQ>#Sj;qP93D)~32A1Mxsn(;PNuv6!UKlJE!T}i|i)I5%5}8NEV|@eCo}Pou z!Q30?_UF2(z9~foUJPeISwrO?zwLqG1fOWi-X_5fM%gmTGEo55t6TV zufH2V&bd4wIsC^zKsL+*6k?e+$>1OPDX>pk|yV$Z{HQr;1$qFi}1JqncoPx z3Qe<7gtU5XKPw=kkid~TQE<9_qK7Ju;(w{TH;2PeO+E}jqZLKEOJtjl1D-XL;LKQ0 z?`UCxL4=3)FM64_WSXTw7AqF*O`Y6xZ$v0GFZ8-kla*4PZIQB92ZH6c219rM6G0NZ zgjjOyQU2f7V$51Ie3;Y92MTu<8+8DL2I`}D#chV*c-1r0>uV_{$-z9nv8>@G@LRd zTZvvS(#@n0X^SCgDaF*{>G%Ko3}v@KKBpjt#e3%$JdPeI@jR{AR8iUWE0<;Ne?2v{ zTO!eOV}#wEhrXNIoZ}aE)<(Apa?#??HmD1S!9$ECSud;|ct!e^O3@g|5E5&dUc)%9 zF;Uj|)wN%T@h`g!$c9FjZPs3fi-_Fv;T<5GgFA459ZwGC>!1+-erft2(haQ&Cp(BJ zdg-$tpfAap*v|3yiH62c#D0W`f9seO9jml1XFsuVWGPH9rRr96b#r@leUn3Mky;`_ zfLLHNBz^d8(IW;tfdN;MsZ*Jq3^iX8bBgDDKH2}|4~%Fx^S`e_1O$Ou0rY&8rYX>X zl1^+{pLens{h1!c`cp{-u}*s%n)6F{@`Qy?r;9YVgV2k)OO$j@PSQidB;*` z_P6z~?X8n~E&!heP4ti9CG;l;Rf)BAJUdW|mA#xJEALa=G0A=L!+Hf6Si$fx^Mlqs)y?%ud^wo z=v{1o@AkI8(d4bDyIkM-X4Ls@M4~DHC%=X!#Qv07v6s4s_7pn9bG<4fTFss8;yb(O zcsp5=ea+b*`n^>Ub2dZebvND-xJc-9(enPgJ!hR&_ajfe?FaMObhEAQ=4^@6_kGVt z{fjh9^0I>a<$Cs#^~*xq`v#laB7DZfzfC*kDs#W5`s~ds_s5dg|7Y+4h1lzs{pq)C zmJ+@b4z}l|m52TePDw{w-m>gZn#<`Uvo78H^|C8kn{1xDZIj4w;WUxR4D7!~u9nE>1QMg+^)wVKeRaXmEvx-H?a14_S(h|As5T6f9%R)Q;pD7hq zrGQI;y4uP~X7b(_OCK(E9MKm}PS5RW8ezeh$7v+Qa&-#HPEadJHAO}r2iK2C+b1aN*{PWA!o}DsQ1b= z`+4I@)}52vHzTK65({xj^&F9OvP@%s<4Bao)^Av_Dq2!e&>JYidHpNCh}4l)^#xfm zWjaj+2Ep#d;!sL1+ae;hY)8ClkJPLnu|55?*~-Rcnmmrh{Odrx74<-zoF4wTZ!5Aj zqUM$irgu8yRgTdelsCETCG+bKh(;;FxN?mGV>o-p{904m90inPW~AL!j`!Z#vt8SM zF^({G#8|~}uj0xECXi#h%c$R{txaCjWYP)BH0*vfLY}FJui%Y@ZAB?Zt#+{)4kJ-e zjFa*4Lnq7=?39YdYQc;)vq(BXQrl;*uOn=;!Dg90=i(7v^G8W*JSX6(6waGvbdyx^ z+9DiY!r?KyYqm%MRhf~FR}7dDtb1-g5UcV1f+wG zBBxdG_!y+b(M}a_*T@79>J4nz4mmi_1e(3_II$%~B&Y5F~y!AGPsTMJ7@r%l_G zG<#t~5=1Nva(vK>&L7zwe@q)yuEY5>tWA8B@&k(S`Z*q*T<7OoUPCP3;X1m0wt+$; ze27>%=KYElR#$E@Sab0VOKlQVT!?{PhRwy0EPX0_1%057SYTo_|KyruNc!%0nm&U` zRs9PSvlhs#TfW@Gvs;sZCkVp-V(g=GOb-9bn^!UMo%=q58IV|xcu>9gSGWn|cy-OU z9GG@zAWfsY5-DqwVH~Mv`cl9*{$s!q_wzfupMxpx$G=rowagwf_ID=|dTf%arY`p| z+vFt7(HY4*ql9MKAt#-m`skrLbXC^vX8)%nFhKsWFhwtAfvt^Lld8KQB0fqr;WJ#4 zifE9yiTH%UoNHO>GKIJCE%BSts4bk4?LL$0$Pjt5vY)Q-Sj?+%oVsV$yS29m(~aNM zOct77a=vd>mibneEJhChH=cTFqXnhY_FyA-52bNE=zIgAs`R5I0d;px&YjMk%d^eK zzz}8)j+>;*b1QM|7&)l0Q$>;}zi#1@bA>5{36(a)6_lg$@DyfJ!&>N~6f#n&U0LR~ z)`_Bj+8L;;A)5owBl}O!dgP2HNe54&^92TN%Xmb<1X)anB9oKYnMuATH z9|;~P3;MY1XOUFta^FvIKOGXvDIs$fl%e0GLl(ZQc%ovS|K8-=Nz!rgJX3%S`;ShM zyc>D@WJfw*Y%R}m6l{W#jd`c;sY-<|H5C_LFD!0DxzXomvFy8AG}-Fh8w05eL?9G+ z)rV{mqz(o_$(ys7A=c{ls9q16Jotx|7LD8XPPHc)-9uqyJWp0I1yTvo9I_o<|NwT)u)X32(7aHv8_sROc4rs%$bI5^a+X4-5b5C`V?shEVuf%d}7YG1K4o z7;|U~eFJ%u5z|@r3Vj|~$5dRS_+RRkI2~(Ngxj+W9y)C3F`Y`xB!h^(&^3SB?Jf>Q ze&aykavPoir}(&G+`1keuMhX^HyD~;;~V1>Qy$op_ndKOJa4@BUMw3(941|$(^4mC zsvo5?u9~)Bl>g&zSYl5;V&#!I4Os;BCaa&UkJ2JhA(j$?3=@585vh&8LvhaUxzFF z0V_t%?In;v_9r%dKj?&1{J))nxa`ZvswAv6VGSLdeC?(&I&Gt^ISd7hY9!5SCf*jB z7Gu!k<2IwKW0D2;LcVtUJI8^*`WP*WsO_*|1;+9rAgxtg{ysK>A)XaiFQZQIR}a@M z9}h1bO_k05F1=gkY3>7O-#?#l_eZTdy)fsgKODs#C`(xQujMcs_OREA(k*OVWj$aV4B z)E)t%#rM<{A?YcMlzip-UPMi^B$m5fO=+5DtugT%HX`HxtuqqhGJu5=ye;i!V5~4_ zp(HwN;VWFtnC~B+_$S;qM5aoqMyat>rd6#FLnK;2b1&ic$ylHT{Afbu@+#jJtfnZq zK!<&){4WEBS6 z7ldg!2K}tZFkVh<(-bg_k}7CfJ_CI90xbEo0`pdTgYop~^UCsw%2&`yWt?BZdr{j2 zp<^wE%vCqQNl-}YM&Ed92@S$hY}bp<4(j8OfvCf2#FP=)T!16BR>DPpAPFLwQy>|{ zht&`WIyKfaP^GpiGbcO0J6EJ%K{?L4N-M8d_Z7xy!NSl-qhH9xhFS`c3Jh&A5Hr~n z^kenE>dEpBl#sPB7Nwfb%2h(e%1`rJ1`rGMZNU(lYb)S|&oDbDNL!Js(X!>2P%H(Y z*)XPy7Dj$gV~>v3>j&AJh>sg|J@ccdPqUHYEm=Z7BUSLv367IXP|H)VVMmX-SE4fn ziw{HoTU$wq#MSpgF6FBr9prcR`to7QdKf`v1@liYPB)3~Wx`*SRkxHdOp?cFyafKF z{}pR!VzrDKZg(?lwGr+`qi+^Itj+w}Mb8A2gc90nd-LUlxpH13LJ!FtG@MVC4mS~m zg1XC6YX^iui{DG&iTF>m_%CWUT_sbn^|g%8&zjHu{1q-iUFioUk*8k~Bsf|?ASl7J z8RfCGYEO#qhim{RABEu{q08A4?JMcwWRM9aQLbqo!KU|)#yIhma;TE+%Ip;=0=Z%#a zVwpdKL^x&>HoLEIL{F}-Cc?9hB+IT%^o9cGXe*=Z(86u|K=D9Q zd^UQ^ed8hW<6)KfXNBA=f4li0dYxhWkyYDj>8<)yNS?~;^C%_X9Hxsr+&MRW-?H!Y z#fpr>_;wvFq59rh+noOE%5kjx&$o?k$;*vb{S#M%{l^zo6LOS265q@9X>%iSmE7De zMPeenOn6T)328$zAxW1;zVh2{{5%B~mX3&X9BmNt3@&HXr&eo?2FGW|9YIajrrS=Y zX=AC`X+Nm0LXj3w?-h!xhqZ;w3clf4d?XF`C*)+B1_z`I^AeTPEUV zQ2#2%SX~NuRTFR*$GWL$ujDEdyI87Ttobo%;iBQp&|VQf@#NqG%~7`HYV|ZCuPdV?lSyJbXGR1_jG;;_Mt-78~JZef%@d8<`X^X zd=(M=IDtLL5+>DF(fZ%%3ky3?3cPfxZ0?2q^bLQE1ef)Kl_-Ois6@K;n)Hx@Ra%>@ zDitlW4->K&PhvPJ*2+mt#|)NXIP?S<&H8TRkpL(wnw5oM>A|41>2uhwc}z{$SEL+z zCCkwmVZ}7{*>Y?H-t)CVi6!247sLBskmz`0nnX#h$VoR>>FlY>A|3&9|2qRl1-jz{_}C#6jcO5Kguh{Ute0`LvISb z1|)PNHf$|Ltw0_M-3h6lHy8>I03Zc89|?%ZoY^3tlV>vDx`v-|Sq>dfu<2o!3!>z)g2+W36de-B?(dpS?cwyu$k6 z{)l>7dAPW;71UL<(0uv8>={UTnDTAf)J=4}d31Q4(UBlbvk?nFLJW!$WMq#0K+JlJ zlYLje+K7Wo)%}Y5O8FLftw%14yk|2X;^lIyy*m5d?p$OI{`I|XHW$kz_cF-)(<}@#$~uZ($z!@?v~sYyo!Fdai?#c3tb|i=hBlIw=*f5n^c`Tg;Osz zv({2{6NK~L5LHr&F=DW`qhWnib4Z~(c&N_Qg-W^hb1J~;bZ6mrckpB5+S>A`t$|@b zf<$S2X-AaEH5#>bGK4u&zhy(s^s@7%Ew$i}E#n&R&E+CCHOZhPLV|E16LhF7Q8eMD zh`mwayEhur`sDN~dP=Pgpg<5Eo*>oVYv~zWl@I|9Qo2d`tA&J|EfR9+djyLr9!|?| z?+veQ=`Wl;MU(Etw4zNEUp+xYjKI1ksvtwR)(LD$a9dY~5U?a{r3lzYfx_`)lhbod zH^{!~_1w2-H-kkKy`F~k%uaFz5Xlj}E4nv!C_r6QF^r@0yIG4iN34rtsLVq}$PyQTxqlmABDF5UOJjiV7vSRR)$U z<^*<14c){RZ%+X{t?=bI!^TT zTqEgI>#DpaB93FSy#3wu)w^X@Tbxz9K)C!Ds~};GZ3KIUdQlW&EJUt8@(tGy#AG>up5I>_G>$4D#jeO$k1<0G+m@_B~`%JWO>Hb z?Pac*v_1jqK;}vDA}VE3XWWq8sDMKw$Iw)tM-!WD|77mB$(~)$ z8NswubPx1zc7?Bz&z#15O`l|N?QCXFxHw#UMCIU7!{HIQv)3?m^895(4X4-4Vy5?m~kiPY&5dAYX?5YO5Ax=p$gZe0?iYrqu4iZ$6-if z#l?qZ`z{P6F=O9hpE8LH=2yC7r-T>O=eL)2s`?w@59p*IJQaOz94*ZitN|1U?|*sf*cA^aM51G%v#)2s+`Z>I4E!m+$5>Y zQjVxnxm2Tn;*|X6!f? z0CPi!FM%LzWW%767bY7Wd>3{nQBQm*I9t&0hK@prhH)+3Y=xW#{()w|Lt%zw>lTVW)-qCQjw1feE~^M$=dh-hqgFq`P3_ro zS?_Jt2`!<`v={KZ`;rj(|2#d*KCkFWfd!)NHxgjGZr$;Vo`__WTvC?K0;(~7y3KI; z+qi)!swaBsW}l+dwEXa&&*cL5s;6swq!Pv5wquOrLGiH(^Q1k-dPiZZ+Eq>CS~&d( zKy;&jWSWV_7rQZkZDH&&w(*A?UeyyE^yELXrpzV1D7F;coPa2S(8S{BsYwGA4zrsw zrcsY*_dF#{dwHTdrUfh9Z_jmCI-lefjvIvnK*&)M|G8(ePZUfAjariSBoJ97b^H7c z-tUk?UQO=7ACB~e;Ovuru7GI}4qA?Ylv=IzS1$)0!H*&SF)@~8kuVw=G}7+$Dx9D; z{}70D6hVfL@(*Gv8Lom&oX8%jJH8^l#5g7R+c~Dx#*?(3&=`nJEPj@rDu6$u6bmW8 z8~An6QE z5l9BbL>B?q0SBTq;_@ef=Be@ru z5&UQ*zo&m*47K`8#lHmg`tSfaHsVp`nVB_fi*HgTvR3FL2%?bVrIfl*Nq7)`A-wVj z2O5w9BDYXiiFr=Fbi*7|U+GYR8l%nqvJCQ|8umdzMX3EZrjUZ{Q82__&w=4$T3^7%^4x4b+s5rhE)fR9ud1tM!du39`@dQB;q?^pO>qfwcI{&$aO zLW3wz*^XMUTi_oUhFoN6NbW|9Aa%G~gm7^Z6E5VSs7#gih`$mxM+hefx&P+GqExda ziX5Xq@SI}M657GriEf^DuFk03o)~=5rTx>t_C5gfr?Z(Te)(KjJ&}Vr!CsVVngFv{ zLRp5`jVs{9?UWfUGL< z;m&Ceq_ad4#q6)UOcQ{((;L$&PLqN(9(h|!|=*`uy!rhkT(2}?8jmvSU zF3zosWwp~nNlFYt$S{z(td4HHYwIP`J6=#f1kbTK70xM+W?qTkVK$Z7~e_}we7K`x-tzswX`cR4S!!1NuhH3i?nVX*1IhDdZNSY)3{C_@~l`%{elRRYR z8WM!?Qwigm>w768EQEWyF`uWk{*NV+zm~|yBg46k4Ct(j+Xg9XTZ<8!Mv|P^b2uVU zm=KG+gjS##@KI=#MM>n$@s039*rh8GR~RBqT#y*)JHeHIr2mM63L5p{0dgGlp*;vJ znjPDXFvg%2U1MZx{Q5UYzaO;eHia9VT-Dkz$Br%&+S$^3WDR_gLU$7 zm`)QyWI7j9W18ugA^kp`QsNXIV;E(%jT>N=m3Ef?q!&d04)vasiwToLW~dor`zzq? z`C3KOc^>S??5S0S?t7fkj39_kI0oq{BTW8 zOird^^i=1)d@;qO>-}zOyI51ybY@h@&7|yrpIA*SXv6#F%N%dFy zgHFZP02BwI?;vmwDDEu)4=yd$eArA1g#92~ed@_9bXJ`u|Eoc*!sOeNzkP%eS}c90 zS|8PUrJUH=YAh6kAp0RNP?q}2Gh7h4An!@2l?}hO z7gXG?$Kgs)%_IxUpzD>odXlBctMOcYXUm(=aKHe_e3h}BpM)xf-^Bk}uLu8{bWM>tH{+vZ#AOkXIJ&tAaJ&pZw}z7vW4{B84` zS=x%2Eo^}Xb(uQjrNRV=6NH7^SsusG}l}yp?(0cj|Gc{Nk z{Kbv1El97S9tPfJ_c%@NU4X*aoJ>UG=6!dRBolg!^FB1f{3Gf(c5vbu#mSkOB73H( z_@VfdKj>MJibs`yQIP~2-;8cg@`_KRC${Z}{PVn`g9Zk%mmdfNr*TZPCAFVtC|S=Stf(!+WBq?z{cQz-q%yvzjO&}Xci;yGQM{w~lNZw2*nB1n<2|oe7%{CW9&?wrFf{t&Kh%w*5(q){Uwq>!lE+(ai!+ z9~V^`YBam7XGvk{9$(rxIvh*C8@a87@b}CD5vVi`fKHRnfF0D)-XMNcQ})>^b5d@o zmsRQypg$UXwZ?)`b=Spn;Q~;qz-YTz*%3D5I{(7kGb*f{EHLlo)vn3$yK`Eqw|XSy zv}QC*aP&%)6WYww!qn{4*UWUbWzG{P!beOXK6^Tuk9x*>>I(N>NHt8?$@TXpN%yu$oqm12Lp^sx&Zq7XsqII>mRk?idj;IqVhF=a z5U;=SY$%4q}6c#6=#C8yE>Pqzx{18G3Z!A5ttkTo05Qs$|t_eA$~ISf!+YZia=O1G}$Y+kYr07lQ&$aKF@%_2MYe|IjQbz<1|(QTMj!F zQlurWwKI2FWJ*nFchQ>Pnu-<$~R>@z1O|9X1Pbx@R)$YWCd{YzJb5uW%VgmXq3I( zwH+J!)S&5!)M+6G1gP-~ib80T`)aMD)S>!QJx~yYx*`)ty8KvF;BpZ@9syxkg+f^_ zlCxA;bTV+lpDrxE^7&P?3%LsadIL*T^nReac7wA_3-Ax*!zAox83)e}QojVj(3IZw z;DiXk=#hL%w9N7h`qDi9+lxDlI-rq%;NN@(TECrG-`1gt+>Oo~X$1!4TLnFzTf2of zNjki&3{LR`X2%g%RNyf{%fQm2HX)&py5V{)4NLV8B$8w-Q}c})}@BVI6S<*+%mX`bNpc@w!PsEH_Qh#k|N;_6yLy?1n4dAscYn{ z%Hp3~r?ow3C2J^T{kxdz@sNo@@%oWA}XIiZl~nk!hwA$Om| zhJJg`aVwF!F8FpX9ilY23PWFn+xhrC{=B@`>I83Vvs2+|f7tY1V`FGmd40UG4z%WM zcc8TeyhfKcTKh|?or zyt+suqOLVs1oy|PA?#!l-5>0)woU4)F&jn|EeSt_aq?~#juUESYPn0V?_et@Hc2z%W6`W-B3LXBf?e~VnlcTFW=ksuk<;azZ9^S6P)e0SN6NAQEr*awSb3Jdtz-}fS zHL~-)04kzE^2hV|;-J{#-MRzh!%V`ibAgI2b^Eau5%)6nfCYOv&**=2ARj)k17d$i zH$e7Ov1Igx8RXa@Js^PkiMngk(erI+;b|CqT&jFh9a~7! z=x@Sv;QEaro4)e!qz}A_YRrr8J`3T1*ObJ2J0Rzj^UV7_g~?O}(gQF)xoswEDmxGc zi0!FmKFQ7a*=H{TiQsP(d9dE>5;GcElA(m3I@EF6LOUt&m|hxt{2?SsO}hVfJV(4a zeW@sWSjW3oayE(X$VzEl=f9HWGSWGyDf4PNQR3prsHsWj*Zj)}!{Iz668@-X`WyNw z{)sIHd5l@5sY|!&IRdsQ;{>8aRyv~?&g0Juj*EbkU9T8?2rmflXCjb zYFoB$P+E*zDztbaSWMz;F*2Bk#l~0YlIGxEt$^zDqZxQ_s^Trrg55hLo$GP2?;zT> zHr-8_FLTn#4N_Ns1Y=UQW=;e608LQDMLKcS8#WreAqkY3084xa@2=u*9PF;_mHnKF zu+vM)nY;$HOqhWMDd`>of<*bFXoN0{@nO?0b!jOo)pCUgUrw`HKulT7k$OiMy&P)A0dEo2OhY0ZIi3|vvaq<}E zr3=6f;0cTG?w2{Xi)6Mm2R#jp@NTsXDSJJ`z%EzZFY&wh@bhx=0?~<|fBG8UbGc$M3guun_6E;6S{39EB$lk5XA zN4l(+Rn|qMY;Ks8&+hSq$qR@a(31wCg^L|A;~$R!B)y`rV$qvBHMEF~R>e;>A%ciw zVvay)N6cs&{`@@Hs2KRJ=RwZWZ@oNli12gXmlWhiXHEK#kA|BZ^T%mj62SsiLBzRy z!!sHiBA*uE+YUi~xZDBTKwITrcCYvks**;#Ph{c;ptGq2oGIa{U$`I6<~}*1u6JW_ z%7YjtP`3mVgp^!-asm7XtuqJ?hhhjFWrG>YhPvogEZ7!&$~T>&Eo$qI2ab&JM_pTe z{qXna*Y{7&&yR+oX8;o9JSaZmlE%_T5+f<1qwK+6js#^a{)6}JpGj9B?evM9~*%cXQRuyJO{`&dIq@@)D#hMD)91rsT})<+Ox&Zu5vr|H6~zcoK>qS73h3 zAJKdnUP4o#TfE_tJhNSdD;gSkW!=K5Q;llg*`&7Ah%Bb zEenh%!(R>PJv*z#KQ?|p2I2>TQ?%TOgkFma9z|hS&hiwGPq}-~uxlyC;^j3Jy_-Rs zhr`4MeiFwh7DYh_vxzBk)ohWRfP=%RlyU`=4kDeMXPcy%RAo{D1Re!TC{|EWx@g;i zxQM}YE&7Z;z0;4eux0|w!MW8#ZyC?FFtnHtjM0cQsv1y(;TBPW%tFBx#LmA-wz;o^ z2Of|gM4VO_(WsPMW0ENe6*nKCmW-4$lv-V|+2->IMVJ4VIK3!HLWrb9NgA9my_?XO z1qyCd^B5QHqnw%@`?kvqDePfdc#atYqC-n;@nL6D3fiL(mSQ+;*y=q$Qj!&zcl@`; z?`wuKqgXuC!&yASN7BkuczaE$Dndbqk{S`QKs`9Jx+6U@VGSpm0Ed`LZlq?~*w~t> zq@t^b#D4OXL!4y)z7+^)%K1LYG|RNbcZ`!lBGEvi#HTp^$k=-~`JAM4cQg@v;PzgG zi`DXCc}Rd~v5M&=J|A##)c3*n-AQyQEeWqh;C)6+ROxru~a7^H2#Ot5%zJ7OdG z(-Vmeo58o+sFE+gWY_E{n&8DO8-ogL?d#`!X*=-hW}3(z#r9bl)+<}gZUXw@A)qwfZ!ay}oQZt7^Qa)o+PT{1XshHN60_Fpfy_=z12l@yFGT z7h=8J_?x{^JE*9ElCUByhg<5C}I zfApdJ`y+)wu`$_}*-vi?sO>CKoYq-MaEpud$oPsvvrqj&PdlxKbu;@wpd3QO*%*dK zwV;8qGbdS+p`NPAbNIh7hgS=g%13N0{l1W8xh5TtI=0kGqT+>dq&On|nPy2d;s}V< z!W$Y0sqIdXH~;ExBS%6AQ&5cJ5gst19M^I~N!=Y7n6oDf^f_nEV*n^7*(l>U^+Cg! zV#uXF_5nsQ4q!mgG?K>!YzVa>AWQ&m>x zRw+#VzIUYn`~=||SG_kW6^WaEO~p7eK2!|XGf<*9b`UdlR@dl+vMMU;Lo5f($gRTZmx#jU}C%FFia0YWLAr!^%j2t6G;j+ zvifjdNSHYM-=^eMk@6f!)-C9i2}b>ovOb?_I) z#<@j~Hf8g1y|9gs<8-h1`#SQz#If)wUs8X~T836jQ zN%-0G{~zNy)Wr9rgcg}Yl5cP@EK-*P&g<1nw(El5?Ggk48vi?aU=RXk0g(HrU&#bm z{;*y5<#>U$ z5-PJu=OVJ=fNE+$>PNo~0DuXQ9|sV~Ef_TwO?=+WnE&iDb#q!B7}sOI8LChze~FygYtN85&1zP&pz=G*DIiz9{S;RY*E#isU@{jrw4lv*9$_&*&p-M-6PfR{R2bIsgNQU6mcaDBdbh2 zP_(NkY83gDN%ixEFS-F=RoJJ>YJ`cIj3b5X0i2ocZGG2h4@W8P(3`weB#>k){1@`U zO{4Yy$J9H93(_-ffXB9N+ni(DwrzWkZQHiZIks)v=FWW2yVvgTBwb0>UDZi<<*p-v zin&xpbERV@W+rAIr-ek5&P$kAAB$1=TOy^xnG?DYp8sfZ&2$XAeAd*S)|Q=1WJ%#u)G>2XONBeQNOCfO7#Ch}xs zRKAtb8B{9;ksKK|jHFg0g9U^v+8inQ?r%W7p0`a`KdNoRv5}Wm0R^}^22D{UQOHnR zrz(!uq1CNYl38)5s<2s>!vT>wR1pSKWWYNp0ntcc(a7>bs1qUYH)?4PjoBTY?bg78 zR8;zmV$Z{y(kk1rvQM`kN)2v<4F+rN>SX@Vi!qa*$*Qz57#N|Z2*%O>`Ba&xN3J+Z zmC*lq%f{x#K%}s^KjLY~rg7Qc{8c9jmDXIpTzN<+`jo4{IN45Fg4;M&2Y~Ntc69G* zo25<)D!r)A_%01|u`VL1N^w~u2no1|-nekxsMOB%%foe>V1JJ+C|RZNr&)+#iTr%V z&DxS3{Z zUdN#9Yn?f&P?vX+w&g)uHgzTy+(k~)GGwynp2Qu&g~j|&AHA;~U+Hy^m>8lc`WYJ8 z#G3RuUiaym!Pb;<7kY7JDcylg8?%Jp7L9GB;hGBXF&(a%IN>SCP8(&vOLJ6*egX3v zch6E$2K9&8N8R*M=S)z#;}&p-eW~jfSB2U+S30P)5}k(OR#P|$V$-)}5;Q{AXO?!< zL+*6s+op8At`OXU*pj4<#RKX~Jve4$lDJu}=eu8K6T=>`CpTnA(FTLJp z>Ag11w}si*O`q}YGNVV6kvThaNPbp}Nq^f{FRVLqw?bNZ1+E(+F;4deJ9?iy(*}=X zr@a5+S$<|fSFWZr*(!yYD&?h|-EgB@WqI8P6!?^VAn!?j&!IbV(cfYgqD3EoQE2W+ zV#&KGCYBurYv-Zy+M`ghUfCxaF^P{ZM_2%T%TC^!6YDO){(hH{niMXoxf3ODbKZ?i zZw5Ro*sV|8m#x=Od=KQT+oRTEatIrpFnFB%d%M}zxh>bf(JHtLaZJaCi4P4+peY>lYLpWfbO*t}qv^E@@r6 zRaatd&xq1q^N94Sj*DXr>JzaRIu=(mUhIo)FTwY%5%lcQn+7tL=Ah6IX9XweDBk|n z;$-kQ3U}P#&mCIR6~&(=-HP6bUe`2N#1<)73{US8kJlxtP|XnTz-Qwj_P`}_owN|$ z5wFRR$Q{p~m^X_P?)p*=DP|X%!F{!5@9IhU*yrqu!u*Ue+rqW$saYNjh%zATHDJ}i zo8Ir6mkTPt*OE-jp$Jla~Q08guL~mS&Zp_@AXZJ zqOOnr%|%vx!t$lBQEPIv`nnJh0Rd&M`^7waJg(|lL(?X90v$~~694%{z`%yFR;G%r z_K_+A9{z)nlFB=xh&}jbqVGvncVRH-pLaaLd9TmGz@h-l*6>v=@MOG(-Glq7{NREj z@d)qB0tc`@%W%x%;gppr^tT!SG4_t-v*#ca+zfHajw)1^(tcvmp8j)dcnpkUM#6oQQSp4l}--ozgT9Bq`)|^W1&&%k#gs?H_7Gc9EA+lf zA7rwLVDEqER^@s%WVE^j9^ryzRiWOAR=bGby0bUDSvGZ=e&t{8LOMuZ?gO*yDSVzd z&PDNeP=64|!KB*srB z-;Xzbuyi%~gAHY=hCvB@iO1?Pr6b_v7DNl)ZSYPJ0(OBHnyOTw7Du@+amBspNLbbq zK9#7~F7BZA=36!Yw$^G10lP6~*JbwsyJU{=6OpFom+NyI;2?UgX4CHL#u8TSilsX! zFX~!=?QA6msxD(U+=w*dIG7L!m^CX}QtT|WiB*)_`+x`e%7vr~3hw}%S*;2j6ZY)8mm-gFAg>dtLZ4nE^vJN#1!~@FsY8r^Kt{Jf@Pa4-VhE=$Rz2tw4lSv!Cds%fEg(Pl{V`xJ#$ zXBJrTlIX}3gQ4vPvz;l}`f4G`@J0&@H7KS3IJxsuyr26^W8tHtAakoXlXLTBfNpzNUyk zf;6rJNa`-c=orqXuN^@MMeG89Q6FZ7Thg$G6$B>!Nt1`DgqWJ zd8E^)w(TLH-S@HYA2*f*A*bRjK!w+*BNbL;F;d{2^j=9=kJBv^$Uv2`7{hYuLk<@< zj6)V&DC*J(!YA<6=%P}%J&?qVwvNBcE!R&y!yZ@&zRHa~sHlpeL8{vRTSow1IFgjwIMQ0c~sFV(a zfhvXO&ZMX~0W3n4P#>5vK%(&Ch{s25fu`MANYW-F%KF^&b*cgJzu{*4s(JL+Q7%~( znjJb#A;!5n4HIxY10h>VAPDn~VdClBlP-^k3sw!CX+W1&TcmXS-sH~bW&J36nRkOu zY%VODueP@NW6c4)sh@}Tb7qx6vVod5 zQa#I4DAQ4F<#;D8F~Om&xx|{Z6|Hdgx`q^EGfr?*L`~V=&G4URSM1(0MYvr|v?EC> zEhiL$hbaNe#j@6Hr0!d`43}oX88&sUyKNkmer3|)S z;RS_}@&gR~RK%OpXxr}CB|yzYFeT9ET%u`BmBTE_;Qgcy?3?orWg&RJeQ z&B&39jrdgy-Pw2Ojcd&1LxxAz?)F0mNV<9e>>{rl>Ro%l zAmzh#V7$V>XkWh37JO1WCGx(vTLZy#84GcyGMvZg=S%ZD zsjXLFo^vm3ua$&g!XT^I^EzcBsEg4ub$}_x$ApWz{)#1RL4>5ajgp+^b%il6S4KPbVncM(XVH{&m$Qfus;3hr;Tgm{V`~+&b`dnAmL<(nvz72 zN$4R<^P(!DWb&WT+7I#6Y_E6*hTOZ*%wyH<(cg7&L_>!0QOZ=%_9T~3BOM4+BFVMh zntP`0OY9B3)tO?oevK{}h>&@jMKG(mC>JIx#nWd#lpp4!zRBHZ>3pkr{g*O1llY<# zXNXT97u7Dg*-x^CLCu&-%u_{mYH`l zw#@cJQ#kLzYr;6?|B`;N^#}D8#N8HpB9XgTn@&oJj*($km^Gu1*l}xTg7xqwP$d(J zAX@auOQD_z5Me|@m8*pvmi~e%32|9%?2J&FDaJ7TywgOn?q8M~Qge{#lh(A@@S3v> zJ$EZFHJw5I{qP^drJyhf8-Tv9iVkHufTH$Rqw_-*9Uoc(r)s_U_0kc@tQ-51Uz8Mv zLGs?qj`|k>K^Rz682}6*1dR9Y)|XsYAMy({Ikef{#h$gSjT#sgG><)uBxzZJCz}N9 z64J*9eL94+_hQ}yA_fOok3X~au^pZU@Nggbx_o-7$B;bv<8KTAfG_~OB`kn(z`F&e zbZlkajc%XFZAgA#KfY0fIvDLMA!}Hb=zFAJ4*c_d(EZI&6R}k@Ulwx7c;u@ z5zq6v9Xp_RiO(^SwdG@lg-_S)UQWzC5B>Bfl>;(AmVV%Wv_6VYzZw(-)1vKLNut^_ zAS~b7bW3S7zb_tJfAH^zN-uBxdS>=6Co{cfv+4WiY~SWKLb-nQe$MseAy4t2TVYpj z=||@5W5vpM-2cGu6u$I)lYhPcrIFX}uL)=p6fMgFmq@fYmn*6c#gisuS}n4{h=Hip z+~w)u;;4e8eWhGuNZaw=A=ix1qc*gvU@WTsuf4r6YUb!nSG=8sOoX_qd0Exi5L&cL zhc&(l^$*UTHgwtOJ3Bii<*o^szCp>obWD#3Xhj0vJqowKN6HsDF%05mJt{((~Gq2xOfr-+%{BOJ&bUHh%P2vw` zS30wV63Oe1DdgS0N+n~_)qk_gf+x`eSbij!>wiiw;mg{MSROr&J2afimmtJJ)NSqy zioT@yGOxOvmLi9T@Qj^#8?yI}_Ec*uYWp`{YZprdSRE$oz&Hj(E%I7jhkx;sATa86 zz)GNy@&Cpbp7qM)b{&-a9EQ!h4ezviP~ok?VvgeogALh>xo-pgtv-|%O>ODvy?{LM zX(M_hrKmw3l{RT*oChNoq(*D6|8ShW*N>4cPPNZCo}uJL740Tlq<+lGBp*UNK#j&R zoR4NqTjF$&y8V>lb#t~uJ~FbKMrsw6Hz{VU24f#2MJuUcV@Il^GLfe|)L%s9n2sS} z*pK+fBN`@YFYGn~GzL7+vW;VCMr46ARNXY|$ETOM3)HIkb}6((qG>`q5I=? zbbVos28>vZb1xrrojOdfYZz?YUf6vINKAOOf6PGSY;Z#-+7WHuf2i?W^LEw$|C@m( zZMtDxj^Po5y9zKhxFNG$%kQ5?q4_i-qp_&}bli_LqdAAVGZAyC$M7;*k6H058jms) zZYqCF%=FL3w`gTTB4F){kYe_?SeFt;E+b^-GRk2O|KA*J7T8`rllrkU5fyemM$h%y zEmSnvjZ9Iv+V5%yJoiwcabh$PAysd0hbP4#zkxur>l}%lUylW+D5#h&ztwQ;gH&lH zfBG>`U`SZTcRQ#(50g;~BSSTXY&Z3KBkY6RgMq|)Rtv=}JlxMqS2GLDzWe%Vlx&&s zE88@P8rN$7TgQ!eqq*qqYk~!%(LsDoK}ulq$AyChBc@t>%xNvcE`*2X%Y9cX?dr_C zl)*L&S6IdO(D*Y9sRSygxG&UR%xyg=b*wF1JN%5rZ+bR3C@juU#lqhA3IWU^k&*yC z!N1lx^S^C&Klg6tzAzdo9kZj21Rs%m@u=c^Sc<~(z??3Qv`ltr6mw6qDgRm{X5aoE z(uLR2;=_0H<<#t5$I4k3gy&%{h3O7FjMOXm5$hckKibVz{Dt1yMwQ#FXMA}FnLg4O zdp96cpg7-HW634`KnBpt9?-ahYxmi$bI}@8?>2MV9XPdfehX$Bj+YJ!ffREO<)|2g zvkPO|(9OH;9-#AtO2wfOPr!CUW&_=wP;5@}YRUTx4Bs<1Y|`DB6I=|`o{||(#srw% zK9K^bj8QP?tkEVlvHqyFl2(Z1^F>qhX4Vg^cswEfLEI5825MK)7RSxBiP?`<852u@ z{i1&vj=I1tHM9XwOGX1W)J}F~jA2v7)ZFVhV!LA}NNYcJuR&+*L(630k$GRMn)-hK zwC7{uHgkAQEuntSVqEd`NLtB7TH~SsLDu|a8=~}Hb3o%H7i!yVbEbAVy^6!GLUo4R`yN;(RIaD`v zd)>$M&1UxS<0KP5?p;pX$fHdzl;=G|Z}^61-u69Pb9?phfn>l#*RSNbM@(K8`K6Vi z)#jITE-xM&D*_HiEad%0wav!0)!jy##p4lOU>?safA7#?zSFL#JNen0jRTwmu3nt= zlZ*EdDya_rmtw|?!NO*f6%~#dyVrFVv3S2D8}3iC-eWIzCAO#BCI7O?tCwSQ9lfod z$I4$vkN#!9SdU~fDb&upCs2#J#}_xCJl9GXj8)r3vTwSYByN&U- z3?NivWQ;f3y|k_#oM7~(EyN!f)R-=|y|y7Xs_H67Yn|-!b-hdoG^$Iz%6%6zIdF?@ z-mmXBh#F_Ex{?d5){etC$JT5&NS9Au4i z$qTL|+7`;)ve$GnFSH$XDvy{+Vf|j0J;&V_i+uDj$v`di)PT1=8C-<4mcsK6e|#^1{>7#JF`SkhNN!x~ zQ;J7iD&R`4MaMskbo1IBIjw2&s4$jn#AM#L#0xI9J`n$1g(!A~7dw1+^h~ck zSGa1Wwtk`HH*s)ZPorwPc>jb5D?hgycPRKX}5^xwW)DLdG^TNdJJcV{t4^C)#!dlDcl^AQ6#O9p^62wuZ z9HQdIo0>Alo9W7lZ^ebBS9PGg7{Z5+=tcUcl0OVlfWSk)-of8SNd|_Pi`RlyHg`gZ z<}&$ogfxarEFBetP3&R4cI_OHNd)wtv=MLshR@b)P=`hYf7!&v?1}Z5^IzcI7c@A) z@q+BJV-%w#^fYKJ2pg<~r97b}i-HkKis;C=I4Ek%q<+GS`$i2A4P(%epl~3pC7rYk zX&p!kbe!N#t@D5msPQ`Q*)0wzMNSQS_jWX|F>bRG`&ONsHs1#w9zbkB<1*3Zn+c{LK8E&uX4-*Z5si?rj|_QetRPHd!}4=gdt;33MY@ytzsh*lCBJbjm0Oh=Rnf zuwvq3>rRpaV>)uRcs8vSD( zzfifhNIMokZ93;$cM|)hD_9boQj|<-7e#N4%z$>P&1Ilp;Ssts?=j&j{zf>9G~m`kuIH2Fx41(o0uJm=OrGbPGe4RW?cXgj2uap_#3`PL`M~#z(Qg3hF}VO zal!K*@CFHyrzH-cPW_yJQ=!F*kylx==S>Dil{i1Vq8g;Z1ExB0>Cj|*z0l$w-V-6K zHn$0oC;rTMfOJRw4tG9plbh_%T@eO9%Q@zrV~1LnB5-FQ>#L^k7Yzcbt~ZT1fx49W zpF_z4P0NI8uWSN!3goDK1jn%I##abpdL}dy1R4sKqWcE~PJoIs{iJ%g6#xRDv^S0C zC*iDTWI!IYIG8&1S^nna^l7L~>8`*@OILE%4QOW)>p=ME%>{%*UGsl3T+D~i7|UG-YD!PZnOkPMr%Cd zP5cNN+RDyU~BfXuM6_aw4_ZIP?1-8r#JIJ%A1%Y=*D6lqvV z>@c@#^2wAMM9F_wXW1+&BWA?>-LM%WhF_L~hqPl9p`wE}S`jNoUZRMEdDfErt$d9^ zsyr5x z!IOpnQ@`HLU$#amAXJl8rCls@uRuCqu zMi{2kv=Ied1hFX7A&0FHj5zgzzn_~82NyJiFP?aSlJTydz+YdFxkl`>Xi1fjS_1!_5} z^>$4Dlv|ZM?G8xp6{%Z_Z}IBv^z!6I$p4|hP94fi%DMyamqX1+#K_qOu-IJ>0lf&Q zC9S2p$@@QST#|w;TG_f6oQ)!QQ}jZS84A?|nJ5W=X{>1hzgOM{nt@^Y8hDx&V;UN2 z5{)#XO46)ToINpRoEO0us~T1uG!mTTA?QrGW-^@WsxpeHCH?5)pGdb6h)>%w;DnX? zQsT)lsRs%oh}C99=pOPPD0|7Cugcw5dZ=_he|hN5WUfg?gdNj%(*Z-oQRo3?OCZ=4 zd2UsLj~Uwd;d&~f2r{*y$aSkGq`OO>#AN^(Yj2Hjo^M`#UBeZ)kS!>W=Q$LizzK{) z+MvX}ZcBp=XAidW_!eq)Qh)@E@Tnazi!diFCgD`&tevf=EZW~MhgcR!2UhJ9)hES? z`<|kA^g|YnwQ62qS-LXf>3iq930g4GbdoFGDKTqGl}{1|C7`20<3g;!$uXsqR`yxP zrZ3xJq8Vi%rm7PQ{OB3gLL?Hkj_9HgMie&)`%KJaxa||lvrRwep^e% z%;Dj9_6LvL+Q=j;=MTR$QHLwQ@Bh^d5&D~B^Y@ENHf0GQ%E^XQ-Vt!Ux8vlt-LFiN z)U;rLpOyeEju<=%uh^e&kV*gm`K7HTz~4*&)!^_keVtk9UUSzH-KX>!c@m~C&jIx2 z0j6kE3Bp8-O-{aXiA94K_ee_M&H`VEsLoIsA%k(uqegvHuC?^=R7lj1+y&uzK}7%n zrT~_v05#WDqJx0*xL~li?OPqy0vS!wFW8q+v9}5She&+R%$a~ehi&2(xfIZ`j$A6q@y=e48jFH^p(1h{fv%5Iv!?0R{Xb{O1qB z;7Z$nTne}E14d@$eO>}){@lRb=U)E_%r4H%UQ2FXncug#rMb$!fwOCl`gG#L+D^Ug z?ZNU|=~a8rU-h|_&I*XnGby{NE@5tab2<%#H*WRy?YuD3y*^Q5SDx-DM7QIP^zZgO z*#X{p5PSW(($jl%o9XtW{5k67^d%hhivM0uxoNHUqxbAu+uteW&3#5RL@Mf?iab?- zTi7hRjPjSx>Ph55lgD5_{xHc+^@>PJA-W2%Fz0Jfpl5%j-uf7k1$>H6Udz6oTsOWN zH#IRnv3E(Jap->VMeq^jtKRk(8P+zI1hf7mN1w)*if-(kD~wVSqL#81y9Vlt_nYBJ zU=2wAtUe;W8%PB-+yEvbas9A0FVl?hW=Pt0heW^XfddC8G=K%Xn3tloN`7!jn#?9! zzBz#9sXnFgDmrT{bY%_E+p8M_ZWtUKM1dNEwPws6kcd{V2buu@5f_N#dHW8nTGPnk zaV|#4)t07_;+LNM(t{)fc&4?6I*w#WOqw}dm8)OrdM30{<*`bjG{L1g9`^7s=-v-c zNS}lind)}2=t(L6gvoBx!mG#fo>$>_bl9t>0b&Gw84Vk_s;wQ*SvFZFkSGT*OOZ8` z8b-ZvvN|IfC8Z-v(IcoA0f}hEWXal7!1Q;bO^ji%#?&#>Zt4lMq9aNnB_Ol0^=+DW zRS8e(7j*WAV~a)Jr4VtuLRRgad|58c2jE#=2rm*uG&CTb+v@qTco?|J&2|x@&nkbp zMt_zth?nZdC88l^YYvqvIP<;*wg<+It%>gevYW9bSB+e!b~*oLm+ieQfOT0%v*!~- zdx1$!lJgwo^-1cWpYR50Wtw23v(HPKU^cSG6WW)u7INllo& zH9cP+tui1QZM5=I-t*wZx6DK@SI^e%W8M2fcoXi!$dz178@&PEF$fUtTJ&kp@fdbX z*s;DiFZ5_k%*n#eySHmtbSun|Z(hF>*XrvAxsi!~@V*PB>WlDvEjkwK1FNAC-lFhU z0t%L_47(zxdx~h`Ld$!8cob^V^ILO?d-jviFP(Y?TGD;<@#IMcUv=G_i=%=PhZXdY zQI2Bd$y24{rzB6FLp@ErDNi27W}R`*#H~juw0+tQMAVz-Ni=YIf1u;X37zxjN)Rs+ z(j+`Ad>Ms0*)${i%hXZqy5UmPo|~>%vIn@zI*SVE9j$tH-*4CMEkRB{b-FWyhGuG# z09V$ziX!REsR7EJgh2bBt>wK0x*Vuuy`w8pUBh;vXe2YibT=K zU<33Z#ZFWXrEshv|L@oZ)Oq_fTjbNUeNT_v;0Htvhb5XZ#`;H~T(-%EI5Fki%2zE^ z_-NBP6A7S?u>F}c6?M{hhr@qfAoa%Oh8TEnD~#;vNRG~ur*(O3DyE1MD=S9mBdn?& zE#)pvQ_5e56ZbPsnG~~S3>$1erXt6|7-DU^$ZCVCxEr7^!VB? zG`k10sN*9*A~^TYTU^`I`T;{4VyNMpw*L@aAKnAlC$ha&(PD&iy@%@y8vN_i(Iar| zIf4KfdUiOtNc~N)L(2A5P4Y*r7I@SpCfII#l)x^ZHf;~L<~?&AWOg7VdWeK1j5wFZ zUOXDCI1+5Hq2PcxyCO-P422eL9|@{`qj!3!?yR`*P=B&~uDhL#vQe^K@0eyq0y8_Bh!F^TPtb>Ly! z=y5w)M_Vjgxg|;^#PFKyqmXOc!r0PWaRt(25OlBscCcj{F0yT4CMBUJ6!x$LFlPze zUH&fLWEflhTIuVP5uR3G zsTamlkv#nCi%^5tj;4^~Ti}34+>$n{D3Uz=oJG}*$C4_aT}v(kkFh`t$`~vGV?@6# zk&88zB(t=4TE!*i4usk4C4}4l`TOuQ*yk_HqE^}JE1l6+4BWrWXQGNOe7W%G4N2DJ zu|YC-j!8}H6#b_Gc=)!6#z%hT12-F7$4Q%BR=uTMHuYuR?I~Vi%{h#OB+l*Og=D%! zoLWs*=41(UbIS2;2y2uH%zWjng$+zII|Hio);>62vR||>Nhv@<|K0*lLUUK{Q7io6 zOstszvtBo4(x-K?j<1q$^H-iw692Q&*tAnL{K7nolQ^D{r!O+c%PDR2{tRbdR@~@6 zi$5a~<+I5Xq!>K*%^FLJy0g%=6v*W>_>7BiSJa*vyZ@&t=t1Bk=edNav_{s4SrQ88 zu|$^Jskk@u`bVTS2N#+<#`;^J4CZVj$BB1M5derbDoGqI-a}N2MW?~xB{AXui+eRE zY$=hk_NDEvf#Mm{)@+1vu@yS;Zd}4q+SyXx(llNCS`$KhPWfjEq9~5!qxy7IQAV|= z+8U(q;Z1E+DUWID?f&b_k|7phfd!U~Q3d<+THo)n zOyyK$#$iJP+653VS4s?X*B0S$lPtIaR_>xEigTGOT&SUgGh6!G-dJb7l!qv(XkHE+kpEsP|M(nBYQISX0e|<1aLZ1D=w{RvzHw^Jg@)G=VWDxf6j?4UEFR zW6l}>;T|C-xX6GYFzK6;4*&=b$P@e_6ps?1l z+^9uqV(J9VIjN}=8wzm+P4#EC-@OWyRB|-yN5<#4UkGwz7c2X)fy(Zr znCI0|b{!Lizv77|K07qN*K-9=sB=Uk@U0}Q;z-`xL;KItKArtGnkQc1_Q3fHATxkzTTXy}fbicy#-ARbhB5TJ!&b)yn47gqnph3B2GwNUN(4xWf}m z;lqvAnjzETDv-K#$BM}>6$o$peUjfMC*;D{vg1565bz&X8?IF2bvs4=B(adV#S|8} z^hiwp!BXRe1M9veNNGz`?~Yg?p=DSB>-**Oml+4Gpxj+Me(4lGM$E4^7J*sY_@BR- zKKQs!Wwf8Zj{)vHf(EEHoe(PPfu4nqDJJYEH4KM7CWDh6^zvYL7xWBc# z*4${7D6_^vtYaPGhrj~BQPBlz82$H~7J|)ArPW>uM-UsXgh>58#kB8**xe#UKdKy2kW7|0_K8Mcv`EHL*yztv24RiDT~jD}7kDs> zA_355I6LRp@?c<){c8Be4gCpBMQvY(AzA{=<}dTQM3Rlm>Tzj3)4Fv8=4sB7M2;3& z_N5uWC#0&Z<`R(yzVvU_F%JS3K5{a0AAVuWI?M>2EYCD`Pa%DCG6+~Y0TyRy3$JCq8T zGjKk2L%ahOL=Ro9z(OPzO5j5kE1_V7_C@YGFz{=cs6a(iKYuBLB_?+Pgc1r>u8o9% zfhDj#8+=l{0$(R~v){nBhN;4_Xiv-DLDEIpCFp8#%rp zv^J@;U>K>bh#JXDnLdDLbl2qicw)efj$ zT{kyGa^0I)q2?U~R>VJg*onc}tHob@St;x|U)lP?v5}?E;o5$&`8pRb9a$LlTRWyD zf1<~Y_qx2@dFLAK=4z1*De(<4)zwpLfIeURw3Lpe7b~r<;Z=&&l6yhM`nfLbaOUY= zq8~b~C<`sgjWSeNE{c-q#e_3emhy?X<#IbImHW}akN*|`%b0lk_;h;V^GL3r8UOnW zy4>*ayZg>=bF;X6@bhDOzZovIYl5onM)57Aoj{(8ETxCFO2^DM{cQ&)D?4X`KegW# zwl%gcUoB>7W@|_1PkHy(PIV#`+?-YKYVpRb9DKjfrrd1$kG69eU#H@Pn;MqcCaV(C z`mPlfp-fVMK9Lp7qG?S9k3eZ^$u7!T#-uDI=z3&O@kqS_OZB+GlBOc0VSUYQdR3!X z=8(Z%%7C1Q7Bh)bw#^^?#zPP$kc6HQ^f*VE^~?y0HhOVtijZM6Ba-uamlimq$poZP zWN|IRs&yQt8)6uqy&ks9R3I9VvuXHvB##${d0qsCAy_BDUQb!p!G^6}f! zmq;t=jdF;8BfgFd)xlM#v?5g{MK{t2w@101_V^`Z4+R4np_gqu)9&Q)f%HKM%D;uk zK!QrSWo{|yjH6bPy?4R~p$<78Yi`FqDJJaD6X^Flpl+g9z#x73uk+c+LzUi;p%8sv(@J6He ziy146AGjqUb0+R$G;<=P&LSlfTxkTHP|(E$GeiwUK*nGAZ8caro)e#oN*3Jdl_qhR zaU?2aQ5G;cZIz9^+;@f69d_vN#XM;z>n%H~3H+u^iW3CP1QN#5dYN&x(GKrKdFtlf zLAy zv$Xb&i{?;lobi8sPSTT;KuUO5dD{v@r&R+Thuz;oK&4$=L)l{(7%|IC;?mQ9^SoB_H@aAFN-V7CW*t1(H zn=1BuPGZENrD{uKd~YVV=Vy^F#+Q&oCa1w+Favl|qlL@ZJ|5`{g?K}^Hr zx8JdU`JDUHN}sx5PBY0Y^$$ZEMyA74T6n(ZX&k`35mG0)J8~dwM0_^R9a7+WhrX%| zOEmTWJk{qfb{&&AP5rBu*`zndG`U*BCW zEk9)&VWGAgNd%01_OFzVIS{5Ir5nS(NJtq`9GN{#xZXT4g~(rtpH(6iHr+)r!&1gd zL+50WZT0(Ux6=3i{`u&{mXq%|i2vLR@KiWNnet(wX%6+>RY$LW%V-1tK8^xg)aK zq%;QC+8P%72p4|=jw#e|A;yItp;FCFUmNJlVuSzFN|oij?rkJ6zXU{u&vr7$&Efjq znZyw`KsGd!{VZbT6mM44I{EkDa-0c~ps1xLer*4#yCdTIgaZ`hA+}rH)KMm?Pcq|j zQ^HM2_)n@DG!yvyn>Q|0tLmqI5f94}`fjUYGU=OEuNhn63y-xm-!8l=$7$2saX?WS zC>XsA#ie^NnFW*|;XbgN!}KoR6&&~B+LMovMiPvC_W}=yL^-Vs)n0%q7`ql!3nPd! z>f|blj`1Ge^Tm#t8x|is{ z#l@WHi04BXeeAsSHgS>j6<2VUzY-xs=By$M!p(;=qbKE0Myp58stKco)69|zSZIk> zAdM@`^G|^WAY*twoFD}#L^;iyS!jfp_na@Vu7WU~BIdn;1W1+`3#P%6dK;dH#OX^^ zK{Xw(A%;E{j~bXX2^csehti1}3>dWju{q0eytN=PKLM+-I$%1L?$yHshl{)_ zk$pTq>nqirDhflf1O`Btv3x@jNV1&@qdJ2XOUHKnS=x!(p%tc55e^1Jsze~2T#1lO z_(6_4L#wPK%+@r@Ws-UE(1AfwT!Km8B2AtlNp!_}3ocx>0(vuObeEl?%*ug5;Xr^v zUp#|JE3&izkz)=s7=esjsh$kg83Gq)GsFE8X7S(C4NF3fbx3G5Q;bJkGaLe$#>H8# zst!W)N2Y|sLHmCb!cP>y3y%+@=|?fIlQstub%1)ep;Ox{yEQ5O@ZktX)H6&|Xjv3f zd*(}DQ{kHT3v(lMz}otw z%aNYL7z{JAmQe*(n_FJ%%HW{Dk-JW@BalGQ#;x>K1GUuJ5Bz~dqE{`FexMHm;d3S;>Ie&}B@(DOPN8GT)R}bNR7h*O*BIrzPYnaA6kOQy++aO zW6NvhZcpA-h|s~J$Dbh34Py&MVK>h~W!}2tT;9=bfCm*7+mSsHg1q*ixj}*ofOJT3 zE_Ib=h&wAIfb}xvQq-3eVG1*h;wNIt^a#svS{>%LK1(V)?r(z3CW2L^&u!l8-B$R5 zVrD_YF*=0LF>LW~#qB_#h%E%cWd2CdwmO4`l{70^4D+p<&;*u9)n>ttQ;IIyv0#11 za<&RA=R8%N*#xYgT7$-`e7Nr51xj`aG9^{*3&j0cpJ> zMRltmu@o35%p$j@WzHpANrNw3=kF@t6hSWHW<%jW%>kN_5sOMlIn{bAdro)fM@os@A8UuSPL2&u;&Su8q(A+cy8$|;YqMlfUXmNYcF7aVRBuX~W;hzw17F-| z`vR@{ME`O1R()K>m#$>--U}o+2p7Gu+ zt>){&pTx_Pvi%&bIAt-gXO|d_uopgXrlZUuT{(q*#&A>Le$AqE{7kFw#GxanSpD+j zdbi^lP%1mrD&iy^kr`8F9|rP!%hOxkA@@Dyz78Fe?Na95J~)DZyjgp& zyPwM+po~CVO4y|gN`uI4>ff!vLcoU$#-*f>gW*x~s(!;mm6TTJ(}a1}mJQZkx{QY1sjg}`>Yx34;{g}|06_5n zcQRM@-MIgFu~YO%$|Ur~BLT-_MtR*(g?IvNAVl;j`;UE-urRO^=(jFF2dEzjbrB(zh{Ma3ul4Y;p{kj5LMt*;atpYlKIc1+o%1+V{-fN0w)9Ko_IrIVDqt+yb5m( zw*u8jF~JJ#k+}4$(i)LQo|!`8002V(H6s8Bh-c`|n8Q&4yL;WTo9o}K|^II%{<@_`_8nV-TkExnV;-& zJ4eyxLq9#W{INvdyLGO8cIIDRKlXv;73m5&GHimcAlSnB8p1)P9qI^zVnl^{ID8MC z9KfuctW3OYjBK8c=t20CKZvseCH!>--I3+)@AbYs%;tFLdT<^E?{HJ!U}c&zfo3YO zG)hXcrEkY8iM^9%CSu`zxzJ}m`v(-oBg(fN((IfmD4yC$WH>0Rx$!3IUB&@ahT z%Esr@Q7|xFUm0b6v0#m^v{+??LP2AjUr{0CuDL4vSa}@%pKkqDQ-u`<0n;v*cQ>^= z)Z5dg`YWGNk@L+3h>!T_m$Rme$D>(mF?+&UTg7*T z_4j7-$@^KEC!6lmTxhrcfAde!6YWNp#uG}=~-Rp=e_sp<63cuRSCarM5h zZJ2+PEQJHx>+a|8#pIIr&~4`pJNN%H9yr&1f9fkjMdynN3A_V`75z^&{7NOZxrj!O z*X35%KiNAEC?38qZ=!#rdP#M9kPlqjCn>-8_Zy(ilwb6gJs})c3+0sNT8ldBD*+MO zEKF9w+t~|27cYsU#BB;=6P9VDKtvn7JqD60p?p}1m;4w@8m;^A$!?jD>08G}-QkT~ zE%l1RjdX}8?iIiv;M7K=+uSG$&X@G*oqB8xYpge)A20M2J1?=b^h?>y$FgcRy%KVFW8)y@5yYXDan;iY29dG z<6k?4_QAVp?jqf*F<)PIXUDHUUZ}{6vFo9*m>4Z@lED+L()q6wvJ(R;DRLvA)Q`XgJLV0Y= z%HEpo)tTh%TMs`ooo(o{wla=arJ+U2R4w%BZz7<;!J~T0n4hkBuZrxNfbeMrwNT8Y z?vBPcojr;BEYsmuI#ZNJ3PcO{vrvR=7FS?kvgO&!E=$p7aHg}KqhY+l^({W}H?FBy z?89t>$%Fi;nKX&IF;?GWnvJ;ZmRtfi%1mC$$fm;`!TQ?&T-^Q4&8L1Idu1M7j@S1d zTC_QEVOhl*I2IzhU(T|3TIM?NX6J&y4eIsh_~G+my~#LrOsQV?8f5nm|3N4(l*E_dKMui z8B6YDD|Tq%h&Q%-;*Ur>z)r1`GvKDFw zKJ&^kW9>H6%iBdK?V?&gY(;I=}a0v7o-O=?nDGA(;iQxYYey@vK|#z!|dj zo30dT3uFa9HnoAG23(m2%B#RIfMPGc3#*)k-8$Zt?Kj})*>(+AinIkX92Xwbn1Tq) zpR5Kf6&dTcAWnj_>TH)QfTl%S%&+2|Xk{I*OGCGC?6_vE%-y+))GG7O6quHvGKGP8uMO>y2dWIX|r!Jr=nslYBon z1-5B}vKK=~nEbkOvHk1Mv-VbKuZ&rjk-8Cc@qBtf6{IN&1i4>qCINOeEllC!vJHip zku2;sWiR7t`7mutQKT%87WkE0=u9rV zEZ%SUX0I+Fb+hIomm;)sf|ubxayo5%xOfFthRMSP1#cJrU#e-T{}*@F#o^YsHjJB6 z6ln@%PsVkw)(dA$R#(qJoz~}I!4B>A zk)+Y~uj?}1ntjNuJ=gIyV0Y9qnrCA9^kM`%a(AT|NsqnpEmy{NwcM67uEDtlPY4;t z*z$2>i?rUn!=1X@k7N=fzILELb|leTU5i$$?A^oSuwkDp<&wQ!F|fS$^QL<`8p@9u z5G0%=+{cCv(6=O))bb}h(_e%#@PH76|E7{z)Qh?*9*@ z`SDz1SB_0gt$aerHQcM6;;BE5+h_4sbf!vexIsdB??r2SvxI?pn=EiowVYMVA|fG< z9Q`W>Q7*0uo9whJ9f?jHcck%F@w;?pO6|B&LV4dskjnDakbCGDA^*Yc_@SjH9vcG&X;t!xH<2feybtF%7p?$1(p>q3i=uEQ>j;7S;cUbEA{9HH>NV^ zw{)(o5)2qpuoTQC)A2o(f8B)Ou61Z~CVKn1&9NN8w^b|X?{rw&SukKoz)}!Aa+nj| zdcXh#&Ki`pOH*f@Q~`Zqj+OoXbCnbY1%?VNCv0m*MdPU4x$2NQVtUEAdpE15OFdQg z5{wv9uoTigng9`+O&AR#Q593pcq@-FNnM|t{Z4a*6a@u_5iB37tOoQR#)_qqNLN(^ zv?W48IqhusE?g{(m2O3T0&{l{M)Tml(I}^Zjw+QOOaml z#+``4P(_&Gink z(yDYU8ZYX1A*7XcfgFOU*j7f`o*XWwKQ$w<>f+Ni zFJXs~cX`^Ak)|4z)yAZC&ye8-#0AYeA5wv@^b_~4yQ!c9DtT3t&Lvyz4at9snd^zF zJxSgBB@<3q=DQC2K$bckaKkZZg7Pk%;PO(0obsg{7nxbZ<99nd1?h(yB$Pg1X;n&E zl#({(@mkSppdc?gMuSSMOF|QY{tq#{+nuOXJZ3)m6OxpYZB z?r2m~|4_Jig9j?bUxY9j$5Ioj*IQk8vc|O;3iMaE%J^2(E9CBD5@Ktr0xEVJ?yE|O zEg=2_@};GGse}Rv`_g%zjA{q3zspq^8B*CK{-ZQlNAW{)6sjAVwlo*Bny!*AYXOBw zRom5%Zq<(Ra}r78gRZefg^D^=T)?rkq67He{g|G7D4rqQLRv_VE5+JGK8YAJu`1R; z(@6TC&G&Radb|~HN=0QYLj~1XYizWVvdK;bk8WMBVc*8z&aj=I;ZpLL0zu44E`2C+ zq=%*|K#k}iFU-v)ZHvEYx~{>)p^bZ;oK!q!K#+pIA-Hmi_TDN^AcI5HOIo~R%Lr^$ z_CJOD7m8rOAulx5J827T<=cDhD@i5FNAbDniP;JJAtdQztPo=>Zd#x~`rhMC#RqEaI zjD1Qv9y1_F<4K%oub0&tOOJQkC75Cf(C7pQ0NHh0!&cqD?ZH=52;LTo%EStn^12XX z7zm+^2qe@R|KYlOsy%hWrW6Vb)!eOkWq*QzC0_$6)tx6YN1_`m0LqJ^EV3m&wH3K>_If)phH`lt*&nUDgAWRaeYC5tN;sv$mj4;@s zQNe18k~9jc9-~tUE#I;>V{?u1OuZk5hb%%(K(Qf?w4I=J@inA!e8d@7$*!Ui1hb%%(K(^DnB&A3x zl62PhtEs>m=9|ux-R_&uRZa4+UR|MevA61&Rj9wn>&3+RHC01wi(bW>g7LU&3^`?O zqD8z{R&~k4xpjut#@?!9SE27BviGEwLnt#)E}#Hw>xv>YW355el#6M#hpp?9t@F7J zjv0lTfo$b-0Duq>0{{j9Lqh~6002)^`znM$^8Wj#%$(CnKuSpdkW~OBZ##v+$=tFc zpai=k{=HWJ0EmqM(GUQbKmkBCs=fY+3Bd4dc$S_{wG$oi6TXC}AgB>vOtNm0m`sYz z%giH?)%X935n0dPr2$XH0*YesDuqs=XTX6Sb_ywr0NJ9`of13)&#^t+fjewnhf4t-U3)A`-HAAJW$GhE&mJKw(bHx~3aVCVeg|4(3GJbX{Ad)y|T zvmWLBuYrI4TTOZrKN>>|MXM|8>#vr?b0+XR`}OIQul*8bqBrl*Vw8jF@X)C<oqS&-(tvu+@QsOlRB^eURiyz5p+-XNHm3yMD23NH$TG7#^(Y|X431*BbKMFkU@(k zy-~}x6R=K0tfEh*T;g=?^vum_9Q!3KXTDu!n zn;(~l&4a_sio(Ye{e=+ei-Rk-(6T^@xfG)&5JjMJuE0@=Wym6m4<}(a?9I4AY^s7F zcJTfR2hW&o5XC52tbm0XdITy<2qrDTDJ%9VsJgMwQ~#`>=GHztB(ADRAe`ok*ulUn zch!T!yw5H72c9iIPaQGkluvuN3LMf?MM`cgo!`KzmQorsYFEpMjia%J=}g5|bLPBg zP7k`1F~7hDJk~Q9B>Nrf4bA9)0|96n?To(;69j_Tf)JZ4URu~}HY>@mATm1KMB^IR z1_7S7_Gbh<`O7$Y8h!R3-Y{j|=Y$&m%E|X3=Ig>kpa2>NK--MQLnljEpRAEg9l8h1L=6>M85^ZVT-`g476|D^wo54sM+nfOm$lK>H-3yVs2h>e(6&uO9 z3v>roE!O-5q7VmS6-~H7HU|QHC$KJEJ4pbsb%*H9EljKpi za+1B+Z>T5L?{y2~IIcrZUx7`!Q>c7V*gA4BbMbn#^sljUxcN>!`v2Z;30@AePVye? zLn`k}+BouEtU4QYuOnz`nMfWOV3HGks**ozh*e?R?RH`M@IS=gITZ zxaiF}h5iq8EAZ{BGL#Pr*rP)qK5!YL4JYa!{h;%zG<398LQ_dW>-6daCU+r55BxR^ zR(`IXnTn*Wd)c(;o0jeSHre`GB@2Jnp%PG#j{gI*{3BgB`i#f6F){eLJa|pazQHqx z78fLTpMoC0SD&8K-v{RYzq($YNt2hp<3qXaH)pi50z&2a>4BUK=O}gcd58FFK55mI zk7A_!oK?b9-jux6GkBpdIHZ z;uUNwGtFU^*HB zMDReP2hupuvtDDgk9zdCoTQ`2356^oEB#PKOmo6T#>vg+4t)|OkOqN1s_mc*!;z_T zdnQB*ZG>k9fH4+QOhG&}2c9w6&?td45A=Sq5&n8$Wq#cTAgr76>1`;-Qgm|#7ZLV> zN=ywjeIS|xfYu0YZah3}1O_OK1Z`68<_;i=|FHy1Ax+KQ3~KcAjf=A^n<{Y`8p$)`&Crr))nkTpN) zzX$)SwrsHebuA2FDyH2n)q)*Z${jf+G8+?FF1`#N{q9q`Qm5PbVj8eak<38QG|dH+}RW!hD{?>Oj{GCyAj~ z&2ACszprp|6T(<#NG3VCp*;kU#4a%?S*=iT+qhmF#v`7f5ve1~pBMi6KP&vWCysaN zx}{xgg8W3I}PuG zLT!Gjvd3|np}tUgZlkVtW%3z~UC1Mf%Q5E_i9btZ8XVt@v}v}IDsF|zL`JR~v=kOc zV}~5A0LPzoI%m4u;cgy8gy>h)0C^b#ul$N^WM?#XB{po$pK@btDNz?dq-6j-V(is4 zj>EEa*Dl^vR}(fX!LM{LQy3`Pi*?pxDqQ>@P|Gos;J$dDu`yK|O;TsC)I zhi+y{YoH9)FRrVj$e`2vzPx~=kC(gg*_xYKRw@R|8Bi&A{M=Y%u zm4F{@e}_arra z6)i|ph2+Q$P`uFhvLv5S$WYB1j9sG2&%6Ib93(WXOtF`)KG-tinU`$fn%UUxPLsfU zqLWmTdK|uFmgZoYd?V6u1wLkHI>-N&tiAtJY2hVXlT#Yq+{ji)74H~zwoAPIrXo_^ ze?8W=A}uq1Qa-kx6UfQ~1L*aZtf^&ifZK6Jcx~$3k-6x<`X3pxB?F6Xx8{t}!WKE- z^jmPz!~IWDMgRXl{T$D+J;E_01J4)jJ$qM4rJmbrF;r}NvY@Z9ITXa(J8FJMU9;H6 zL3#t%4Uzp)AJ9!(lz-Cx+NY@`$WiI-zL`2F^l(~@4PP2<|Mb1y?^O!23c}J7DP0}* zsJM$abD-S2Sz(*cDJX%pg9_{Dq`bx}->51#nz)yH6Ei>x^`6;X%4ktaTUl&25v-$1 zh-y*^1&Qm<;l+g<>Ds1x0dDheY}IM>HFiTgpq^>U6CB%O_1sUwB-|AXM6I9iSX}Z{Tc@2Y2SE+<7>tFYpHRZzh>yh&0=FKs~AZ=bWrq3otZIv?tYl z!Wu^++A-4Wdg{tCL4Dl>>_@nrS0E!+Y^8e$?1NIZjO*u@N4q@0I``y06^sc=k$|Ui zlv|cfJ+e=hnqUF6T<=Uc5{c}=%4cq#JC8VDg&j&0yU?!{i=3`6Pu5pcTw(bhR#2k} zRFe5)$Df$Smhg-{dyhL5CH>WFtDz}uPIVoY>fDqZBr5tp`r61mQoJi(aS>n}v5=kX z{I96X-ntDd{7{0YDH|>;TNw`!4Q;4f zy~6ub9yyh<^JPpc9$gb=nYo#nmE74dV_xAPgV<$X))u)f@j{=d(r;!(7gUuzA(6OS zv8hY4Yh5KijqdEj?(g(gVr2xeJMfz_lo842j0b!i$aX zjD4|14ecfCd#IYJK!n5!3c3)ASjO47Gg($-r+v^&%(50*e&B=1;ZCQ7+V1+SaDB;$ zshfjcpt!i`J68m27^Y>K6gPH6n`vV1B9{wB1N$P3nfQMxLZ7Gj50u=biC5dV@RRLW zY9(;P*#;q1W;^_C_=Bp$CdYDC{A<4N^zZ))n9s5EoH?!ea+xVaHkg*g+41(B5C!s3 zK(|O^ZtvD|d6+O_uy8%{>*m+Uy~~@n8XLFKjn2pXhA!E+vm0^~3xgwn{veB;z9Va& z?|wvt;;^$P?XfgrlG?SO-0By5$XabL+qdk3e$*&Z45 z1z|6&a7MWp8C@~$T?p)q&-N*tnzKZya@9X%*}PVI@z!X*GQl<%AB8;%sFn$?320_QOEnUBnvissji?Y{saR`mKQb6xATvtscDzQ2KB4HK z1ErJ5X*5X;_lL(-v$hVX=_8?pdd-2rpQa391mYV`-Prj#8eKm3(0B)_C^EKbvfLl+)+7N1r<#yD!f@7T(BxAgh(A1 zN(tJJ6{K+kMZiY9oEW5t<4=A(HT_1q%xK7KG!t1&gji-Z1nnV$DnimKY10>_GQm>_ z*>Jq}p$N-#M(qXrZ@ue@4-uwLD*hKg!Gr2}zM~S3?pbv$0 z6HUfI-ng1Hr4f=8lF`!wal@LX8H}R%;86o<9q0%Lu~vkP8~`MNNUKMg1g41rZpJa0 zH2#p-QQ~PJ=mRYr#3`jF0jx*BDXg9u1QaS^)7pA2GM<%}HIZoac$7dI2l@&~G=c(1 z)RaV&FjeG#;8sJpx*l zp!8{}OLat20dexHLM7?%?*x=Ju(%Xw=X=XCu2IiyT`@~^;%1Fy?qlo7ttrN~v#N1L z{A6sGv=+|X^05!6cASQltBd?2x6YG5^u*%<^5vSDiC%|DAjUdu*6wKxV46ya#)oVm;~Tz_Ta7dfLm5D7t>B~s!Tuq@ zOa%BS*2$M&G2i>QxYPUackG2t?f5qVe^PIU-wZXepxwLUni$qDX@v^7$SRt#b-_0M z_Ptt1(2`7zf*Lq?LhgRpljf=skU&c4EA^v0*v$*?(RxL;^}om|R=lI+^S0<^gX!_% zn^Fz=%>K2jQoYHOD}}`M-b> zW%eG9MDZ4hzE?`o-0bieFdx?IORp!cp-{q+PF( zgYOqq-1OugPhRSGF)|WF7e3v68V4+d_?dz({>+iz+ksGD zDI5S6h8;q974dLy;Z`Lb1sOI#RYC@Q-ia9H0M2npZoCvB>W+AdJ7xD=qiHl@#^J0# zSnYSr%a|Nvkt3x=qJ@kzun>-c9Kfd!@dyJoz!RaMN^GFQ#{`IJodsG>v7yulzJcO} z5F(Z3`R@%SLn$5tjl!F7pCe+8igBwzbyg&-RAa4XYsdn~W2wG`dLE70#1erJQ{+eK z+DRFd%{@>}{hD$#yej|+QHJ7($hByHD1rsvuQ|g|dP}C!M2_0`B!Qyh?GeHWEk+sP z6pF|^5L3q%4Pcr#906OaVh)h(tuPq~U`%Q?dm$xrrr%ij7*R@2WXvxlh)OYVQVenq zWGFz22t$ETtcb^JGuguErPW!1w(GP4qk1C1X@{6K?M%v{8vK%ocH zKhSd(Gvje6kSKvP5A@g>a&uKByGqMY+BfUQ3D}^QX3Y|1s7totjFNFNpVlnqNF!zQP`g( z;lG$AR8H@E`h#~oJ7cuFsKnAA*Y_Eot?$=6yKxiGt?lrwFR(7IJUJa6*VUhm_X7HX z7I#0`{|A;5#g{o}zH#kx0tM89!?u`$kj z7Cz7yK~FwjJq#EByCZ+&i0=^QiRzYBmw93lHG1fg7-|LTn!h3XM`d33G(R_|oe+Qj z#f9puQ%myC2`Xq@l!OGzYnu6s6RIm_~N_0COd}^NDUR zr!g!N8=8Ut5dOb&%1XYHKW)TCa(vq7EH9@Bx)>0bD`ZN%rShz5Of9>ZjWNrrM3$56q8;f%X2sk~3wJ6VdfS%gZN5{B$Rk%7I1* zo{>a}zAhIQ7zbN_#4~|^Kq&c9g>kU)Zf;Ti#BLaeiEi&uPz&EDTXG9`rozGE+V%#n@mMQLBZAP?Qei(k=x11c#nx7z9x^zdZRgC+=Bj9e z95eoI*u@Qn=5wBBEKcBgL{tO+OeRM3K)9{K*C$+lR4-H^63bLAxI!6p2L4-4d;3XQ zI|Cj_pSU^}fB*!cjFhrMqV@b5<Qa29B-39)wwGF*RkTTR;%rkP+#SF3{#)99f zHLB1HVjWv)51-2N^<9k4ETN}bK(7#LAd@USd9ytr*gkv_Otzk>XlDP((+^@*qg0za ze0s77#}#^fk4R!-dM$^+O?fw~=KERdz(M$ygGzxSuTX|?g0cQdfkx|fTo=-jY1|ns$o_80=78aENyN=91x5diBm0`Vd7!5C zXe1y5!?FEiJO4&N7|e1-ts_r}o1o~~O3rBM6b~;k^|40(00Tw>OMN?_@jDKAP9Xj>vy^BVu z?|)8Zc$c~H#=A!PGEtYWo;FcTjcQLg8@y|K%v(B{-X2dnb}4a_w%>Klr1m+I58G6! z;^j9{1)W{okDix{%bmxucgJlIbGaOheAZk!)*e{jwY;swcyYy@3%@DWB#~q{D7&)3 zHHreqJn1eg^Ov{=>1L^HFftyDH7>Ytytrj(^<4Hp+SaGC9U*&Vo;#U$4&`1|=X!wf zPn}B30L^lpK8ZjtT79R7D{gD+V`{d3QlGsp-{EiY?r(7IH);15)3){Hl@`$Z(8K3q z7fX6$L3g2*X3J}GdY`HtgW8sE$Tr!qS%**5RG#xrgBy*DyRBbYp>_Fg^10^mRbP#L zxDw%Vh0*dlyp~+ul5N)T^-o+~v#~~K*UZtYSJ#ggjyyQH#eAQbuZtRtF+KZ4I;pex z;b&0DxdyEJQa*NJI6Y{}?esqT>|N}zD^Y@oFjT8*)`9Tw%h~E_)eCNgL4r+`(BsS2 zR}MP%ye$tNVC-02!!4_*jni3((ls zc$ikZmi$C~Jzs5~pp|?~qP@M*N_hNBp49#maCpU;$orbb%f$rRTyc?)${ac!MUq0R zh~8b$Sok^^@6G!Tb*wKgdU)2h@Y(y}$6(|1LD!ks{TK>@kA#qhr-|FCSczuD{$C0p z{Apj-^XtGOc=YYUZtZutE*9mc5Bm4z=gz*JW5O%db>gPU&p5w-Pkxy$qde|SN-C;Il>BKaeS9}gc= z9ckW3)h?&9qD(UMScCZe@uFv5xjs>@;PkOK$}T;$Vg{`i9GsZc1I~@9A2F(_U_1?K zRp)f~nShX=GYR$68$V)>*fWP=u(3w2WNMn+#MCnTliqbwcv)XtWZ-VcOV~4?Ojh82 z?V!i;Y0uZ9m36slXnZR-%WN?WyT9$EWacstH z+Z@}-8#qxg*~Ssvc-ENR2lJC&F!75dp9|X?(hE#>Sx$XigTwh$C+@T6ZPc3pha8zm5equL z>~ZE47ac4x_4p>X)*h5gZTVI$TK?ly3D4;pso$ZboD&AX9og05Y zg9Tfp)XQxbOpnhm{l66;?GZ=R+bm*uovzr&%R_ryUnTb)jR)V0WLv0l zb-C@e_T7U|Icz{@)Sgf0*oNJjCsKUIV0kg!$i{YDR(TG5hi{&3_2J9y>yP_xuSjXI zHBYuS_x2d~7Z{v3$}INo;@*pcwX{8ieKFz&EphQKO<}sWHz5!Hd5;D5j#csp zF{%sTI$x&F1X5`o}0Ek=BdA_s@#pk(HyMnv8zrCsM ziy-^c`g5MNcRyCpH!k&oZN?ru!HguLmzNm0yEAQrQ`_!N7xOywgFya}EG=Hw7x(0u zH#zG?4_twTpFr=uKCy$N({%s1!Vb-;=vrL8DyY99>u-&492Kkit)g0OeetkdU+o#b zlB<6Qb#ZHZ3fbi~oxVFdlS&7x^9{>wZ|^!aSwJlBhCTucvd4q!dG3{&6FEKP4(Q;Rm8i&mza09K!y zKWhDD#;x2My(IA8NMpaPtT`-Vn7ORBxO_x2m(aJCyjKk_*3HEY<^JIG@LIJlyKupz z-JG@a&CZiIsHArjr?8!JJ4yw%C%C;rrpK_|>Pi)o2%Id0bJas`HMMRODKAj#l9lY{ z0g#P02aoNursq(mCg~mKd8cpN`{-f3aF24JCd4AARFimkzBlYu;pD(1Zoa+z;A+Zp zI`Hnit!-`P25eAiArM8;%&5L?>**LiuS{!qyj~c}B>ANn2ky*L( zZ|9$|%Bht2Ebl4hFSY-S)KIfS9Y*NfnTjpqPOhrwbqyx_HH$QI3rr%HM$-r|v!De)V>1i+1!3bg6-$e}j2zcY(~c<&JuI zka`Yi9p-e23R2_S&BoL;M$08NXZ$XvugJJpZSy82VWartxc_-?KggU?@<&}{nO6Z) z943&ZN9KifbDVMZj^x!+KicV5?6U*?uYd9l49l_52u?Znaw*(;(K zB@NOu0l(iwG>-!vw~dV-sbeHPnN9%dZjS5ZUSHQv1;hv|4fedv;AZ6smp0etD@p#lBrB5fb@q+{_ZUtck|D&v?aev zj_ul^D>faA`tN<5#ytnn==fP}3F@{J4GAX1cPjF6^aiMd7U)9mG)iE;3?GUiD{n4TUcgZ=qnrnoa<{Z>(JY0EE2b6Dfn`&U#0!9r zt}Mt*-dsm-=Az!;=MmNd;oG!HXr81VEgBRn)TKpy>cQp%_{>!@(USRaj{%r*G}3CY zLk#ShF{`5hv=%ZXypX)TyRstr>c%lX2x#gdYGGTh6%{BIB7&ioNZIyYHTIe;8N!Ki zXrRWy+Ik{zrpjPIEwstVctbj6ggP9E5eA?-L$-{=Im8WB1FA+~R5tvE6IgNg_Dg;L z-(L&%lMN2kxp0H<1i;rdQ0ro=$jOmNMrG`2QbQC#(6pF>%~D-XF{p`83>so7ilG-<9Kp1gV^EHf$4v2X zel!$mYk>oiF0zzarA4-a(U?64YfviVNQ&ONIibcH2ED2y zTZ&0Rg&8XN>o$_=!o*&74G7YD%v0cZ96V|- zG^;dSJD@Da$a!PY3I@S}5Rg!DIoFl#|1%v4tjjgyNU=_pm}vuLl~_bQ63j6V6QATw zz}jVoCp|z2Lk=%Skt3-J2bt`dv;;azCp>kjhqYdL)NR)B5GGzMO!b$AQJTw;Hd^J#ze|#!q)LASzc9nvwhM2 zsn|+RL|_Uzlp?5zLky+11k25-%YeSjii?EW#}R}gddURBA3HG@XhpTXl4Cz)Esb-J zD1EI*GKGSm?zqlUMZ^OSPDB+dBa6e6$4)Rrff(Z>3K9YlGSwF0>Aj21$u`M-cQedtkWdKnN%5Yt4la%$*c@>1%VM}TW$`OUP@ym5+Yxsjd9jH z^LQwY$sJz#g@f2^EtB&H3xu(N5- z2!WDIBKPDesTE#{2vX=lnJO=mF>4++;5R|oaRwef>~X2QVGvSY<5T>qOHADc8~*QfUJUe_ZX%nPzu;;Zrs@y9BL_W zQy>ls4yH|N7IeXEOlPXRxag#uGDwChXIX^IXwa)Xu&aV#!rLS6qKEWO5bv;vVm&4OoF)hIk-Ld@|PKwyLCcqFWwnv-EQZ+ZE3Bao26h{=vT zpinra4ha%caI~(LFo)C*nd0c#I`R%ib6z`7v)jK*NQj<0}HGOd@>k&Ieb1WlvA?@cx{lx zvVW9YR}NT$rJk}n4j~{(s_fR6CZ(B99$6@7W)ET7(>XN+d8fdPxdmIx(ioZvO7Uv) zowm{_G_p|6%^sk&T5yrT$0tR!GEfE05R#Nirg#@`Spj7_X=I?Bn>{ISJW%&lx>jgh zQKS<9YYhoodS0VyCoil_GmQt7ZL=VYIHzpIf=E(=JYe_^peDx_QyFGenNAv6C}(C5 z;M}NCDew^p*E!fyg7~7GM=df`*{Ve8WTmHUv1r=tEI*8Yh-NvJD9j>~#i%r-1WpKq zXb+&26WjNY_%}EhH(Lsir0ZCl4ex!Ux27@4@cB*a8sv958{Z{V1m9|>v!G5LmPj)R z7~5r5s$pg#v?+I>ae3t2lIzVQK+`vG7-%8tFG9K?2N0E^3Y>z|4aHw``!q%!5xQ>r z1Dc0<KqL}~B_ZNG%snG*o;K#U_rbXl(Q4?rpnE{d&b zLFZr}<#BcSe|=h*9G40tQB44p0Jc<7o!CM_L4bio0_{17d4}ctNwn0or6f7d3;@Ui znkXUEDu)U$DGWh*;3>vVY8B&{(AHbCF$JkWlI+Y0fJvaPBJZpkJP_3}hP6l$R5*q) zDknYgp*!%FtdQh8GXfy&Zan__G`7hVED@WXBJK5MOP5UR(Vl(T$(d0Xv+Nh-FH{zN z1os|!@KpmxMAoAZ{#Y9SQ5363`J%Tvz@)XPOfBXG2jWpE574MlP^&|nd-3tD1X-%b z-ljbOBx|j>oPw2Alwm^OZ&lqM9`#gZ^^g+8Q%tI0P}qBswB|xfAy=5c(??Gd6r^`Y z7K#;`ikH~U!Zbet$5AZbg**3m?8bf#|AXsxTH~k_>kuj*2j15zgWVWRQ8RzqSU#ig z6cU0(xKiyyn9vy_bDFndw_AX)FsNxYV492x>KF-jZ@xmwg_&hSM4pq+aYJup#; zC_yYK3sm12VUoj(2X&5=MCMQf=b&TNDRE+)v64k>Kr}lO%-s*$8*x)h4(EgaYo-`X zwnzc&(BSj(R7oK$fP*?RnAo6;U^=IgEN2b?WCl&p!a1en&@+%AJ7@wIHfiUH&VnS_ znG*oDL6dl$Q-lVYzW~`m6RNbQuM|20l4fV131-?;92%VoNwPC00BVE5wZQHW5CZ@N z05dcMFaSVbRIVto0Lo|gD$V==%mUHkI8jQ*ZHi>C(qjN~Gh21032o7Kv%hQQ-v9zL z14T0ccVGa64%!6|2!K?VJ95HL_=G=y_2>Z)AcS8K)O;C{B}~EWD#qD5HEWFN-v0st z)Un=i2~DCieq%reR*E)u9DazVIz5&rq?;W&7EIJYbk?y+0Tn6|65(4w7ytl<2B1a^ z0PpUt<=L{Xmu;`Tx4rFJwx!EMmd?Qx2(S)!k}X%)y!CH(Z_IjUw_TImVr}l9P(A?w zG4Ox{aQcP&30VIpe}3e+w8PxT{>jNdUd9t+;QV;sOd~J;3ir;9~0 zf?}WeSPEAI$=B6BMo?=1_2mEybbrr2FwS>;;?K*)iF8@5FE1?n%Bx{wWa`rgZzd^I z(cub&0Du`Lw%7&@^xY`;s%@4Qrn`UVBLixcEozFA~iQ6{M_ z9;QTMO#?AB+dxc<+r2Ql`RS)?ipbKi@}Tg-OVaAxKA z*Ev$mX{Rv^zMP8~YpF$5bZjQv7h{4Jf$#&S4dCjN%~%t&CpdDMnc29ud2v_*tJr$W z{Z-ljM$5B698Uk*AGmU9eXKy!&RFu22>V4{6X+Zlqz@c7&c;?ycH%?iWnp9f>h3Gm zGppaluH|$CYL#YK0dStJ8J)B+At^`qRyl`fDGP$AC|P+qdF;BY!EMk~nLui3ZSB)9 z<{V{dT1!&G+1Vb_OMc7vqp=tt6}DHBd`zoZYd~r_ZN0C>sqk|*2l#w6m|)V4B9Q9M zH9Ejysrkr$zvx37V;?uN$VI{vSm_J$EoONDgrj5IM)b)Wj3zed0Z?5G!D0$6yaciS z4cAUtU;4jedpGCh$(0KA(SKMqX zYu}pY<$}up_q#WR{lZFR@-2WLJkvlL?Gy{r+fr?wX>7ttXb>yP7r63>U#ei@%B+=P zH$C!s^0I4*rSzw*)ZW0*7LVp+lna9Z%TfKn!z^QjqW8Q^Yfoz@-?WxxDkO*xN=pj& zWk@%zTy`t@;&*!VT=Tzuk8b;{LSqN_=jF*dr{hSC(;lcVXUvmdE|N0|epQA~?d#Q| z6Z%laF@t61oBn&+q2r_Y)1{G!6m0S3N}=tN>@ErSK&ERHg7w+p?`#C2LbZWbckAhWB z^1G*?&x;!UI=FFl18HVkCa#@kdn@jTyLeOk`30p6)i`tC7$Yy|tsbRqbh|wb0S_*w z3wj(8yvx<$vnWJWxB4#D-&UvaxT`sH6YvM846>`(kqcg0pYggIa4$6m7JW*dp(W*TXStwq=m#Q*UN+7 zRJXnAOF&W1qvBSLYf4SdvSsdUYum7O+^WKN>8dsj4{xHDt*&-n0`OP%f60>k^)ddW zEtde5?FgOySAGq%8wU&<~QH0XZdz? zny|0x<>vl8n8s)jVh4LyGj<5gq8aep5M}=O%fEPEgIQ+p^jpo1ZhyTtpyuRHY}wI9 zA%Tk$!Q&-ZorCTsAc)3_~qifneQgY;{8n&c*{@!zK;W$v~N8M*LW9p$6UmxI5g zIoI|(YaV~&ERzikS?0>ova5+=!euDleDOajj9&j%FgwM|)2yc(_RS7Y6Vt=H6K*}- z5?L({-_I*t>lKUZoF0j{wSA|H?_v|vknFBY#)hY{_{-qtm3jD=kl@ZU+0V4b^kh-xIOQOzfeCsxyPGzmq#u*9cRAOGt-W1$0vtM z^hRH{Qu)20TKO;eupKll1*7xTDQ2xxsZXM!R5}Ipi?^xSe{vV~Y*(Y(kju^AJ~WK< z>nv5X1SmU?ES?@@bY;)Ie)y3KmW@tIJ2zMQ`cn3Cjt}Z-GIN)tsB0p+jHeb zQL1!y3A)uZ=k#GH2+Z!?IZ0mOU6}1d^xQY!*Ch?@`t|*|*VE?JVpD-KVr=h}{k<~&@U6V~Hjn)i5DSK}V}W{o*)8$Rz8F9Qglv1tstvFzdu5-O zg{$+f;(e;SKaDa|o6FpZ?T;<~$wv0xV%+k&$y|;9+*TrHJ&RD;+^&O-#$=Q6K*`W$r-Mk_b6n)a=lvL76s!D5zO?s+l_@W>3 zo{*EX?3{S}(iFc;wN+18J9xi4+yIBK98bF<%3S6Sx?;nxi9bmx45@MO1O&KHJ6ok? zKm5wtRD$07eI`$Hz3%r4JvH)Dwb=}X1Ws4V)_aonTDzD*wpAmw)TFZ3p02$^e-UI| z^;;`RDr@bq?`&B{f~l)zYduMQt#RCC&LYQ?HQ zrz$Y|J%fMvUI9m*Tf1MJ$#>v2z0A+3_jbQoeg2_%NO z#bSo@7O*X!PGOvb9sk%qgOS;^Cbhvx4Xq`-L5P*bEq1zd#r}xBL*f`4=b+2s-J>0+ z-skkho>~bS(>2tVAUw5+AdkClkN%ip^1hnT1oWP;pT9s@*>`es^nM);_l;>9YDNV7sAo84S{Je}Fu1;DE2 zUxOR6@ax#${xN!G>x)ya|4#cVBm(aEOe+DNxr_^mcj(u|s&p>tqg`-dA%DzeGaLQ{ zeYCG0TfRB%P5C*$%`edS$NM$^)Ze9JAMahu&C&7gc8<($z(VKvOiCTxOIYsC z&S1jOW$yR0n&J{SC^^|xwy!`FrQ{uUPqvdj=RTrD_ljdV+tLlhnAy>UR z;EGj$C#;ntZKL;G{2jMx%#-;Wre6~`!RKxJeYZSdlr+Vv8$c(m|2}JV2O^Rq|BM5K z`jEeU?H%9PtT{JI%7*IIO-oD{FtKnMxIbQ#jrhQG9?Znx$o^hd<(|Q0bfS~&P?Ns2 zU;Gau1BCazY|r8F2BR|9xx8_vw{TjDyHq=|wtmHu#B6*b$X}uT@{4VUG@emAz6;)BKdWBZY1Z+qn^@?rkjZ?Mx(BJLH-c-ng? zCdkW1b)0t30{&Sg9RSJox*dV9TZwu{U(OkbSXq&INo7w${Q zNOO(JgI4+jNq6?D1_gA45S(yU)xS7do(*3ZYG~GEYBAx?F(YIl8sM5|5huiRi-MM( zzqltdZ=GL07ca|+A0qL=;{BQWJMnc#+4Ft-Eoz6Un1r5<9BH=^v<^ai&QXCqRDGjS zR*$}skMfhX@YnI`cugt2p-T&lfeQo!}H*OfB(oe>;D<4Ii1YjWO1frx9 zs+7=nuSei^!RnL$9q@PllghSj{OovE#K-88d?+ePL<&)@mFwA%jA&85u%C$!UlA+B%?LBkjaZXAYIoPG@W! z+O#<5fF6y`*Bgtf*7hIPO{91z!HdE;57uOWpbgDHYs3W=o*&^DTcOdbL83Hb9GkK9 zuCamX!YRtyNv~JefbG88&9S7Del~6Iu#?I-;FWv0H>FgPx*>ZN=_R0PFWLg!g~~wu z%mynY%jK5@`^-f*;T6dWN@_*9ov}R{H|wC{NWE8p_W7j>pHZHli?*d=1K1l;reh?z zHIA}4g3XmZ_jiy}mjx~%Ia*M%sTb|w0%YQR*Y`fHRZW;c8>C`WP@o(%nL*V=8gW)y zoapA{BY);SYtF*GY+-&N&6IdGFJ!gRl;Km*F?APhwoEkJI%{>*bC(k7HQhE=%rB`I0_4~dIWfuT;@ zf(%AWmCZuf_*KkD|3!0g(ULPG)j5he>@CfvpsPLYduAoc9wabjaA3+ zNNi3AZDYGK@|?UtIO*v*1Gt8bHQ0-Vxq=pYMg)XZC-Okp`bKJ@ON_~Uk}>!h*WWsD z@CtSKD!BZ+VSmx=i#WkvSp!#pBkkj*D2aY!_0{G%^>=?~FWk~}Q5G8^9Y!Z@kwxpA z6Jn!m#=*56>?UK&7mEEQYsncVYAMkXsKJ|^jMONN1N);zW{j6?^OsP`#Fwov z`%D)KB8_Yn)a|{Q5hNjA1zv&(sA6RgyMOZ`wg0rsmV#91W^&U(Nakn7j2{Mr*03IU%h=L zmm*QX_)HpHprWFmjC1J}IzSV*UHkese2Ld8kIPX3oG1@N z;rB>a@W~s>&Ed#3ZSRlp$Vgozw5hqHi*VvsbU2+Ks)2B{abAuCM`|nh&Lh9UwHWIh zF`aZR#;JfsvRIV%0#;4Tk>cQ=JMYEbZTIZPU3!=%$Rv`QTrH?Ch~aI55p93~-x`G+ zT2_81%xCo8xwcYk-3E3|H;~WO~$L8O)RRDHmD=yIugBt39L!qqZaAAwABcK zJ??dXt3CGrAL7Xx*Xh%W$3yY=7yD@_%u+(=bOFM-6DCc)u%+pSoDWUjXp$9%Pr2xD zSMrW>6?;TIt{9W_y3}LL>1@|sq!DQN;kOGa*t6?8?=ta)P_?ab|BJN2D9nL(THRR0 z9LR7KU)o{?z5iEiz)U|rK6PnC)M@j^C?(v^MrbG}v68VQe27dzQ;%<8nuK;^U@F}z zG4w#IfGDLXH(@GDI9L^DmPX=If>Z!o2W>jJfK-xMZ)i~+pqmAXp8znv7nE)2ts2*H zHYkwu8$;!@wDGgeF^B`viJ6NKjb&Wi3vyOCMJz4+{0>B61Yl`lPGEz{$kfVY4n@h( zZF5*o@iZwy1i)-57xKAO1NNj&1Ex+MeO4BGp{iF8$1fv?CtKujP%C%#*m{XREAEwel0`jUJOoYjF*k(Y-UtE}F2N)B(!R zHRR>(@k=xnk6i)e1f%eI=yYK+*XW z&*PQDIfp`(k%pOt^^upJ`s7Y^6@N!O2yB3=%QpS2ybK>NI zmbKm&Jg#TI{3g|OK_hz;Ae)pyM|#QMN3(E(b{2kT$+G?RKc4MA9{pH)!|=t+x!^VW z53@LEm}?3X21=wuj3%YErB$&x4u0o{CwO>-FHNO0TAO2bZhOxdQJ9W2Dn(jF$v`W< ze`;J!<}+uMieiX4X$6BqRGcY|ptqQZKh}Le?f=HlfXJ((oc z*W<;rY52)JYo?Y64W^4YsZfX`X;5KJuS_P;HK#a4H+#04L*3QdCQGvw7Z|M4%I9Ku*~h zD@xItl!@DFvOlzQ6si_x=^?YBY{KZd5Ov%o9Av)1_py|pH3bvv-wBQh3R%3HLX7CX zjKLy7%A+Yk){9m3?~4t*Mb{jZNR(>|1*2?&m@L@OjiYNno_ovp{psubz2&Nd>C9t; zPEdoIc#evSII~HoqUfkO=b&Y~KgQT{x!!d+>&E*hXv$BbjJ9BV5^uo)l~GHH)&^dN zL95AR&~05)G60w)y=e&m=_75@G-TAwVI;F{4vLd&aZ%08eE=n8)aryA3qPPLOhAU?`zWf;DZ740S>n0p4?5DoLeE&rL!EjD!?w6qDkuc%T9f zE5mygn=%oCK8q1nZc4-KMTi9_K_Xtgu$gz0MKw4X?~0b#fFLKL7UFhbZNrjxfO*3zP%4h;u^w z(Al?w?z5N+fwyK&F`ar^5(Lrt7NNKwp2Pmbzw+w5lq+3#Yr^LTQ&7d51QsRHXmPX& zDT!{(#dWkRw=4d;7Dn7{LUEotM*u{a#)p4xBxDkWO$$^qYcjskU~Lv?JBiQ`9|DPI zfu`?NC2Bi@B`v6H0u*wz5l}g9G)4+s1AVkdRK06aV#H{H5>LG-Tcp=(q-_F(*$PP) z@r|{qWBBHmGzl7!o0QVHUc)R+Mjlz4f>v4DRH`E6J?er}NlWMrSX!c7a`~Q7 zHP)lLu@4N}OYZeLO?5>rQRS~vYcB#VgZI{&I2lgRtKel5i>j2HsVz_nmsxXBDB0j% zbBVW2kkLZiSgER6TjZAZsEp0h7d?x4D`c<;XBV+DHf0?)Ok1Hc;53>*8n}xiL|hrb zXd`=sqXs5(XM#U4`oPwxDTqb64P`lf0um?G^nohPJq%u`g$dUdP&f&%K|lxU6uoF% zbb_i68eY&lF4AW{5bbL8=0TE->NjbjvR?y+FJMjsDxwlJKCPI>sFTq;yJtcVQJ1eM zw}MS{D#hBZJr-S>FH1V(jAIZXt(>)(rHB#>=qOc5;emuu4&q{UGnLsV;vz$V;6xep zWEnx~#i5op@REbRATGceI)u(R<$cIs5O^a3Qe9L_A_V~?)UEhY<`L}W-3~Xn4D<5T z4?j-AFD@~g`eXHpXB3c`Z^f5zAq+Py7S?KHjRRJLG!)vtn9ng7Ki<3}KkVlI5Ab1m zy}N#8ETtBWo{~61;bweE3+~)%(F2~XNAKo;0?cdjiM`J?$MrRRe0Z`r=gFX77MYB9|<5(po4Q8@L zwzuTjlu>ho8KWSgYXKfLIZU35)G`&cH$us3rGOxsZ;g@@?NHZdA6AB20nscuiZn{i zlA5#=J}^2BVhyO~vkJ(Wn`>_2OqOIt)qK?O)?5=FjzkKN_w&e+z9QFQFoM1`lkReH z)k_v?Qmquebo4%a#eFXM+I<2eL%h@y)84ju%eMtAplyE9FiWy5nzExF6 zE?l3O$Xs)Rj*6lnZMx7jLX;+TZ-Y@IQ2xs@ptdFP8qfODo+net+hi0h%G=>!GIhgZ z06M|{gdM>aybt-)3@<7Lomy>cN(l#v689)iLV7_^owbqCeP~uW@}HXC?k%L8gvy_S z$Lhh2ei15p^T+8S<#+O4{Fh0%Ti>C}l!J?F&PtMW*QuEraYNAmY@c&!E8(a# zts~%TB&ay>T4q$GCX+%w276`IPRxjQ4`c$loXaREpt)SOgrZhDjjV+~o@zDy>B(yoI4l zR5A?W+LH`nh7_o>(Kuod5CQ-I05d}bHUMB=Rh=ot08yNGFVM|`Sbn?QjoMbW)gC8P z0C#t8{TvxdjS?FF&g#Daf-?X^GyqjV0DKIb1@k9cfP||e-V&}7&Jw;ru;FVFA8jKf zHMfnhiNqcE3~99FPu2t=dm08_fC4pSS}AA)VjxSFmRbk_T)1gr#E5aU(iehd8!<8s zs?LqTFaQ9|3|NgB0FhRO;MyutmF*sbu_bNKsb9gInrRafH9}Qb!EbXRKnh<|L^B(o z&AKI%X$Z|z>eT%D?=e(s903Odl)@+9_{J{=H0%PoDeo7hHVX?D;c=pZU>ezTKnw5Fee; ziPz<}e4lxtcDb|a&h85z^5@CC^E2P>S644*`ctb}kdVLOl2Fq4-=m}*J$b{6T z3>w_ypuqy?WMZ3*Ep#p~dQG01o{ zDVA1^c6(URRUM!Pa8R=$Asqxk$qR0l2G1%blXZBzG!il9R{FC`MaE3Vf(WV#_M?g8 zJfzT*uV^J@WqSPXut5iNXdsk0DB6Q1WqF{t%7xHOXDgZHM`HHpB5=7@dJ4L24+V+* z>cH1@2M&pvoKGi5QT6T+5@fzox$N^vb77h9nuJSCHIYD%g~5;4}CP$lCs z#AKVWuj6opIjeQ5Cy#@sfLC#P2QpwPP8 zyOG;RdimN&7jytPAxc7$ZX8tZG@y)hr`DyWj(u((O=eFeBxqTFCUCEkGmFhwQG+da zP1?v@T`CGrx!&kEA@rq=5M`W$jtloXC{Vf^Qm9z9P~vr08r}`pm&Mv8L6QgSgSf1- zPbUa0T*|8RELS?-4c(VVdER+0^r-ckb)>i?y-xz=6|BIzROF5M>0uR+BRyuj*H8y8 zMIFA~_HtbYUpKL-qBmSpeueQKyVj_nxd)YUU$$U>?iNDZUfKg(S${Xb&=y#}7Q-En zF!wr!3_&>BVts|$rY|9yX{}u74Pw6sYH6`KhY?CT9j<^3oGrTw#!?Fw!>s%XYeYel zt(%7Xk=v552y(5-Jl1J;lZ<+0Y7)wn$`#Js!g2@xB+9^`4ju?d!B1JbJl)Hzh+KpT z;k))uuZbv~UxmxKMX>iF)U2EDdXdX3t@*nd=+XdeBhZpIs26jyE_5>q$gEHqKOb z)J1iOCZo3_pM6K=#LWO!=V}-fu65u6agy^$4kq8=N8r-pNEaHlEcdB#Xed{!FzOv} z46ov$$C+G9BQ2GB`pAktPZn=YQLEG$bMVE`?N9p}wfAzhN1oH%(x^mk9*+sV<2q$ahuPiEi1_zqsS@9KPl0nJK?Gt0f%cw4K zCkMLyzE%j`JJZlEL1`=~3Ar^&Y&#rXnBqsp7agEClFRv>aA&gM5GeV-JqkMlE;(+F zD{TO;1yH^!zkS*9@jFY>JX=uMawQBH&e56xxBEJe0a4mW5d|x?{7R~C55CTEhckK$ z?K^eZhIsu)*S>S&%`_|&BNmjM-%faS>s#XYhQn_p_rmtzaddC9Nj2!p##_6GEjqAY z>eo2+*ALA$X+0u$Hg?W^2lSvOm~7dO z|6Xym%jV|){X1?+-y$zjhQvhl&MKIe+z+SKiKyTE32xzqbuGbZ^lfmhfn+u!m~Gj3 zx7}r@OL8)N6&}Q!6ED-^Y8qScFEDAjRRb<)g1aJKLhRWvSc;!tGUCFpcV9G1Mn~F* zE95}w&*)`*==Pge%LTV|vrRk|J~qeJf34qAlWWHK^j-S3V!A6bRVK41w~y8Qs6#(B z3qMMk&axLXC~g8FG2&cZAyc;<3u}M@zSOu@*0VmR$-EZ)##MXo;4O32A3e}c4WqqI zcA4Hs_Dgl+Q~LAusHcB-KGcoOUMKWs{IlH@dQYsU_2T&jomCV4rxl*}yIktjuFv=d7%d zv(}1HNi*|Id`aDu$_r#i020u+aCCqRFwIzrdBMB{69TQ1>{7{mG!K1ma;K>|rZzkQ z3Qu1Y14Cb+3X7eqX#MxULSKFgctexsX$SumcZqHe&CRX8tg9ex#4iBkFW`p9xIyWq zi4SF_8gG{3jqTRwspjbNNjOIquO15Xwc4NHrS>9pUw$T^=S9$!Oj9SE$XmUBxdnx) zvv_7Lm8j#8%SX=5n}_1=d}eQGkpVv$Z9}Pg`C~T| zMy{5AX1rAimq$3~*rnQVx=So4=F&q+DU0NM=3mXrD&^JRk<<;K!bcbrU3Zz{Dpw&p z-Ha~2mu^s~^&N{FWw-CjYB5e@A6(K4MA*2~b0<}6gP44}_ zN?vnoHOt^^W-Cm6^h4HKAWc&A-(*80Awo3VE@(b^>AxBp^!_VT?-uK+c7oU87ke+` zuD&o4H-)v5rB)mdL+{AhB=z*y>a178Pco;owCWw~e~0_f2xOBw@0Ih+f(c;@IB=ON z!|e~RURVW7GQa@eSEPurw5q(&@c$j{0ur`Kfr z{i{?B@8%Eh_|t9wUeP0JnO_b)G;m=dgwyb$ZvhUlif_hR5aQRECfAQ(iJ)|&YyGR~ zrFGH+ER218{TgFtSN6ZV`<^aVrr`i){HryR_^b~|I>68cq1<8Y_lj_zN@j%PqV#dna zoDJ*1&F~;fYNUfbe=B{GsgkTTx{zlc5Ai+W{LFF(BF=qZq|T9Ru;TQy`{#lba;C1b zTIfoi(L6w-c>fFF>r9-xSB1i}SP<|WZv3wGiMrY=1)8antTeiiXC4plFxQ7wzc&)z zzx`_$pQlL}Dy5GMveJ>6y2Wpq%YhJf;0TH6IPJQdg3UMgj8g;NOB*Y9X?%aC~|Y) zvQ7&D$}qK7uqGM(!DC(69n8Nxgv@u-8$0-IXqNZ`)}^np-3ZNA1HTr=Q}(-+4(Sfc zgneQ29q|U;cAa^3vAk)*KPNn6zVB@-4@bE8AK+=9iG=@L7cETqSF1q7#D7&hfS5S1 zdIazjUsVwR{^BNTV!ppW7%~NWLuVS9k2uiw!LN5XB){(;2e2$hcjoHyI|(;2{6YKl zVFmxrseh=A?($;L4=+0>jnozWsTJ-o&0^4QylOBBN6FR(Yj9vn+%Ir0zSs72@YvdfO+$L8Qo+RI>*Q09sk6_#$S8yITp`79&Pl=)vRbDue)9X-@~=7%{K)+!?wG z8zSaFwKk-&C=Fp;YuYoHNJbV{rVX8q9QK{MV@|cQB}3xLB@(t*P`!Td0d}gf_9$nW z>$G07^G&{BN*eKSvCR!XxwOFfei(M3tIEA6mUnu!;(;p%(~p<~`b^fvS(dyBiGW8n zhGK_f@dp0$q|(p4H0XG{wOY>t|8WIgQAoZQKW@i0_P>~M*rOPs!!46c=F?2wiT-PQ z_=ehEK`{qMVFFK$mtwX9|F_V>1YT=qX7=^)^#~@pY_&+`eqYNh;DOb}CiB1QcVaJY znL+<%d-3uTEoQO77Xo4l-7Yraef7p$at62&ENji5%qYVE97l^3TM&>8JbO0EYzCRb zIZ!b*)r#c&zkC(Ei88&e(XpZ{>;YMn1vkN=XhaQ5v)(ep;~hryuty}YLLWX#zqFl*bb(l#O%4U79E=%Ew?Gc zddQ8sb_GdZ1G&Q>X2%hL83yP}#a>dhOWh_O^f03^=f&1+s2@`L3byP5jnPLbQ*l#74SbqR+I0UQ&91V3orB1h1ezdGVJW?Y(rrtm})&)W!tr?biE~~%>EKLaO zeH=M#T7Pq^!1L`790O7Uc;rf;6hSq5Wc1d_Hd0}XgPCWvZe09D-b*{v8ZfzBBCazA zvWz2=hlL4)j449NvAFrG51p4PQ{30-Iyw%;XYa=+Lv#xtpYSY`#tg6}K|-rcYYQs~ z-2(}bgGhJs@+bYUeDvpfbX7i;bIl4f9|;@~Gj1gsW2}{hkicj#qvggAA{H50DgP^d z(@xaLmv@^~%-{%0VL->%W*$nQHX!P$ARjq16teQpo8;$E9O&ln?ZGNBDAX3>yoe&D z!9q$X62={!s(((OQOW?;>vHHt$RN2r;cz6!Bnnc&RRJ(o1F0%%et!EM!~F7R&fsMk z0$D{N0c%VF4J)DC5uvu0VCJmjlG6U=hJ(CXJ+Jj3Y`COyqJmVAwH!1e53C{Um(Mg& zvVnlZq?U6+;{>}vxGnfN3lKn#bB0#^?2v_EfLv;G9^pvviO_>6w!!`(mB%{f)Q;QX zhF~>~NOYyP&ij20av z7f^2I%pC%MteoM-Zju10tr}F8rt!pvoP~SW27#JvA(T9J10o=(9K?bH!*o(;GbxCG zL}8lhKu}z*{og#$Y~1c|(K zMFqfyc`(IuY5>xxoh6~~Nwf*(zD1?rXeo6%sx;1r5F`gnNK**yu&=67c=zMfDIryR z=FxRwUS%4J5MVJRLmBpOD)V!vMv%cwWr~%P5woz?{b$8?+#&r*F$gF)>uwR9Pyh(x zgn&GiB%qX+aoXbJXZZ1qCvwIm=PSyd5Pak7Nmoc>AqGsO!G`0$vPAxQ^jSLGed6;z zV+J{mM*{5?r8VK=AOeX<5v5ICO8jG*N;DN5zv`=eWt$C25dy|gdY#i)#lZ-P27xIJ zlFTs;L?iR3?%VysNi3i}+fEUhw}`dWdX{Df0gt#uVmh#BP{*SZ;Tba&vxy-R4+D*f z2%v%vQ*i`kT+qE#WofcRrT)e=@hD>^EjD;!2n5-nr~o(+lxiV8`@i8$ zp8+6~*kX@CW%`aYHU1+RJ;^(5@=BH~k7t_!S@DHe^|hlCM#7Hg!M1NKQM^6sVbDP= zCRVBYvDgP`Z?&2MxXW*n7F@1#9Mi-}!<+-)VzfKS)B?`;B? z1D#pVHVd4{J2BKu?;rpObsX@E7z{jwhW$}eB=F2%+Eyb6rYYP>>f$0`Oq({Jv>r+cBOHV^uy`29yfIk+KBOE$I9?HP2!VpO2#;H~r?+YOqFoRb1tdhw* zwR%|wApZ1m-XiYgoJu1>CRk<$Ar32<;u5d7U}cj0 zyYd}UWd2{)cc?Do*6_EhzfB+g@fkj{G2ZqBTAZQ~P?gTa5fBnN$PH?QfEM@VCv|dt zG}Akdi2rKp6(%T;v{r*LG!)j)rjB{EcmBYE%7Z2{(h>z#nnR%t19&3WtQ-U_^mOHB zBTV{gaqL!rP|WnJp8`{5-^`0d3YS!PSBRz<+(i)ks|>gA5qoTX(62%4FaUzMeYx$f1BdP zCiLK>Z^ZzH+}GUgCmMYeZ?EKneT0Jz)`IL+(9VOwbz4N$4oukbwqUfaAL@)2aJb4M zsiZ>!Anh5NdK@UNV+gX4kv$l{W;0ul6jjD+#tG0~K@@jkk01z`L7~rBi9OcVS`5A_ zPw!;r&|Xis=hbnJ;~SB*w}54ZyhQc%!N*;L9U`fOR7+faFfkgu7-r^OCa2Bt%6Av!l^}9z>ZD zk}Og5!N_PX;36r66iXa^Fftk=IFjfNLYO6uJ{uV&9zi66kYzV zgOSl_!;(aC5Wy^H^o7aP3J#GHLYO6uJ_Z@eoq-w!N+4{vbK~ik2vD$<^T!sl*dq(n(K6sRE&%P(!(R09#bJ=twKUbGmiv% z45P2LP6^4)ND?41Jj?2J1WL$hMv(xI;a$h^@syC#j3WU}9&%g+rC7cY5CZ@N07Enb zFaSVbRIVsO0F=)r6Z*{!Kpqg*HdZHW($==W9AW@BNzihMwMi;6BK`YV{s16DGgdSJ za0dhesDS$Vn+xzRbzcMQ2|eLYI1^qF&@L7d1Bqb%GfYe|cVaYvp7zDW>hI?TV%C;Y zU~e#B;+qOR7)UJHG+Ky(R<-FVBbm6^kW|_rt;D9%lTgga(9oOA1OOld03$;HP+$hG zbt_vf&tKc#IkoqdeI&`~I9XqScLyK|Uenz>XY6Vvt60yKz2=SO+REzWa!v@~0Kg{* zKztJT1pkhR|CiG;LoW}=fiJfF>we6kO!>zToVU?==gPzK<=lDPtYF;e z!}8?a_~=2;Esqe$jmt0m`7hu3k5pdsAey!dhLnSg=1!mzG!E3YK=zXhCgzF6p8cS8 zUHWtM`135r7m zGx^P)_ZV;aC9HDp|6JUadln$|HzJb3_Bx;fB{xF!baqo^aw9lMvy%_S!OhC$&|GA* zF)%3*JvY12!z_V^(0*BDt9}(r#za4HL;gmS%L>E``W(^Amci2BAup2`GiHfObS*F| zTGcN(Y)-qeh~P^m_hb&{&d&Q{Dd!mktCfk5i-nPEi5NYt7MB&a>I*gd3;(iuh_q7j zDKu<~>6VFqMiWPe>;=|X&$9IQ*e$Vdzm5c&F__Y^2{qkf@7(8LDC?KF1kyQQ zkW^ZH^B3F58?wdy$WMO$#?2n|;3kMuE7zvwExCJC$i|jW)-vow(Fw*&g*Y! zgtHDR2L~u8TWV8jupR~j zpvmfQwj&emHpBI|Up42I=wkW5P|2_(orAZ+Cep!3Jyzwc54O$w4cA(p7WWGw_!}Jg zT>420CZRQK1fwTrE&_u6%J+ z&ELxvt1q1BvB&L^3mnucpTXsE;|=}R<$W{tM^zhb=Q4cqea=iN#xgR{b3@N-$?WUg zO>&=xR*5=rgP6GaSU(;c2Qwd=u^ST$FUQ8Iv2of-3Q@l_iG7Yo*xB3MClOa|ZyNBv zD}|Nf#R+M;WsR#Vx66|r^hSEQbLJAc@s2##W&g*f5>LgXI>-9;4`js^3Gbsk@DUBj zSzc~Ox)81>5=^X?xWN`XrZA$qaDL-3!+!l6AN$Haoh#=oEk)6zg*^?3rp*8l1b%GB zjA;G0xAQ|O`)pMWO?vtLm)T3$+PN0j!gO$093(!0lv|TpvQEK_0qsGaF005hvT_~B zT#iSfU!V_OT$xqFS(Kng>w?V^7l=+Y?pU*n<+J5m=nA6T70+0%PDJ@^!i-6lLI8b0g1-v@dsrTY zLx|As2T#Dx5M60@#{BmY2rwF(0a&nBnCUqY#b3^SYG3za1tY}u|27^dGuR=iz)Im{ z7A4@Y?Z?lZQf5G^H5*f$s$0Wu}C~kGf!7s)w8Yz-!kCPcn_*2KpP^ zm!7?gV98##U(o%Oj>-wRy9qqlTGVIS z91?xlJf>fsbC*l3Lw$PSTV>)Y?((|)XT;^|4Q*8XbwBfXax`<~m3dEzxK^|tt*L+b zCX0WmXYP+R?2nhr_|w^#*OeP<^^w5a@4(KN2fvm(vQ=3B-siht>s;?H^7m#PR-Acr zRG+T()YsZtgJ*}w%$2eKaqV!wvD)c314lX5W$SL-&PL^bJl_7=y|`Ox$z6E(|9Igx z&XMxwHMHM}e5gnd8nt_|?fEZaH~ebaOc(z}ixb6C)Q?AAn-6+HweUncVxbreqFQ_ftHgXKSxwOq>%tw52?ef&eC} z7e5;lgCmQT`T0+&*v+#1&@%&;Qm?6}_opIOMGgA>z=vD*hAY0csAcT0zp|Xz zpyFWLlE8yyr?VrXQm>78d~2@o{x5$M*;b%ev=LTVXcw<(0K9rh*p99_ezM~goB6?A z=Qmr~bZ*kWbPByl=`OWlh3tH5S*!3b5Z&&yJy^0SpxPJD|Dov!c9P$7YH7RvqWaNp zgk|J5YahQ!0l?bxx)l5)bt~Q*sQ+)RYMtjK2gk52K;`zD&(`8^w7WY(*-pHxvdUh4 zQ9oq2IJo|?kl9G+cyRl?>3eD+irLgiOj=m`cgn%^y2)(Gz^>XVI@0>dTAT}XI=Xqw z#l-aB{BeOUucnh_{$KS8JJ0tl&?I=Eq-Jryvw=P`r@K&X!q6Sn1qyXro!*74h9amM zQ0Ut#@2+J3^eDA3LPu7Chuw-;p`ogU6gs2|bJ(j97zM2s~G3KZ|6Cd_CL249YUL*;)H zJ!EHYC4r2zGTdGG#}+#Sfi&>pwXb^f_&7aY(3WKB{2qM2v+&g)^|cV2{WjBm{e7>T z=jQIG2VJ+LY1c1Gbae*Hje#2AjvQ7lEgq4Xz-VaIzpNKk?0=u~zfrzRo%uG`=Pw&G zADLAHC2hXw2HSW0j^57owWZ+2N>nZ;Mow=&8w=sbWLdv*H!o7_LJI?rC08}m255%$ z+R!=E@WRC!KF;Vzj9IK#Tj$e1H#@ccHQV+pseMx7&#^zd>O=j_^8yK}>A zR%tV#Z0-H*Ke=ve$NH}DBc^q;M>Wh5AIrrHyk|fBaPO1c(-^1tljoe>p%b6buBp# z)>&C^)Oh0XLh7<|4fUi%x`LYbfSrspOD%(T7Rt3vyQN?(8<7tHO z_cq5}qs5Ca`CXm+xDfHmU(e2-WIb^IzVMeIy>1$Mg>>iDeOHz1o(3$DO5k|jby;pC z+wBbZa)maMOO&n!+4#K}mB;Q07Ge^`ys|#bA6NTfj(%nby0l6Ze76Hi7}D}KWxDPn z>i{Kk0<#ZYM0tH$n*)W#WjAB6_BH8Nc@Sqc=iz z%;1gGMlq`c3SCz6RvITv} z{Bqn@uCe$|bhHw^JVXFV+}vR5Hh0+~)OGIj*U2`2#7C5-uXuwq=9ccdGxKe>0V$4B7$PQvd;uiaizRf7w5Hkg{^F>XPYY$?~io483z&Ev21{z5adOXjZY^6nGfvB1^f!FL{iuwCYrQDuBpTbH;F+NqV3b9 z@<@O8n1V*RLz3s3s)!N;nHOCga!|^PbK@j8hx0tt!gxYo$er3Hr3Y#8poEZy9UDa? zwD;y>Xk0iHio8or-%|^3+gvEmq!yrqiKf*^BnDW_sfRnzd~)YnI~wUj%GP1>=FT&3 z3Z94zi#b6;jLP@eg*ap=X$|0%ywzz}qFi(4y1bHin@%ZTfTgLmat964>5SVEa4AYv z^W{5vuFQiX(j5wdJ0-N8lYv4IoJ_XG47nkYfgVNo9TY4@~DE+N2b5s(LH@7^^dtnvXF?<`RB6_ZVV@*x zDX4;Cq*|eehHTyhA8Nib#{gNm2q-#0an zE%NA!t1SdA!knwLP0x-9A; zDs9DywZusKPfg-%A6QP0Fs|H+5*$ST>tgCW-Dof;@N zrc(8CYw$YiI)V=jYLEcSN>)6#WhNZZY3<;p%wvL*})$j`QIb|Q>uaa z_=9S?>)t4y6Wc6_T6!c$=&G+2eFrVro~OAuV@}8v2oUSByhD)a#3mu*s){mS$=5;` z*mADuOfH6+go$vXl~xIGIJ@+oUTeSY;YFx8o~`N@j*P=Zs2S8&NktHY#2LlP#KL^- zf}nUTpGAtv97idq_g? zuXYrkH>R0FAcM+=d2xI$HSk#qf+J9;HFLjzpL$0pGNL#K-!2=1o=jSR(FxEP>T~z& zR_S*0UV1|iBE~bedHGF!NMBR;cl&_y$(IT(d+|jj5@j_Bf&e0%i23fCf>JKfNJYQ$ zzsWknXg`h(1Dfi4|Ia|Q3O*6bRXtn+4wtu-C{>S{Q>=L zwPTcJGFpZg*)9>K6U{tez2?#*#Jeu~G6e-{Z;aSkY$O&wHeTx{6!e0lsab_4sS1D` zxD;m%u?KyoC^f)^wH)f+fql10v&uC(4GgGSs!)uOuT(sILr8r*+1h}$6*Allu&~=m z^K<{YsM=QGM{2dGfJi<^R1=V#N^xj1QqD>sP@)|)ZJ{f1=shshYBfTka;t!n7+ji& z`{#SoMdc9H$AKC}y{a09D<=QSBn8W<|-h3-(x{a0l zfU_Cmftn~tKFw10l2fN9=}o*{QEVoQ7|G5lTXo8*S6%$SkDM#nYJL`RV_IVcL$DMG1`d(6Vw!K&aZNRGS|5>(BY)P{JXJQSIlXDI%Uk#byDb zA#|UrLUY^j%UK;V|5<cAyOrbBT zjp^mHq7eAwD#Q!d=+UFsoIX!_vt{SX|IvE0fW*!P7L#R@DdBFLS2GDp#eZledtbJs;_+2iEL;e;*^Fu}PFbN+3moV{j5CA7ZuLc}2>?dq+RnL=`7b zX0QadCz0_zE(9|$-i$WH20;c|5BAZ@q7j+-6HGEEY;y80qJfkGBuQ(-25P(a9`v8l zcoLBRyMkj&EqZvr+TqFPuKyhS_+DlMNyQ!r@$WGN;I>V}*5h7NS6a!= zfjFp5xLK8+L|dU`XSu!)rt8F2AakV%eDI*xLJ9I-aEVe|nUx3U2Pq0`SjV6#TtF*me!B1gKBF~!hk>q z|1Cz8C3hSXLiU^`>m3fNf%c95IQ*Hp9XdfmDLv!#s9&zgUtI*HrpX33GdA8zdomRS zEC`9x-;GK+6>t5zs2665LzC4ADLLo4UKBfHC2}PsYCA7iT=GUu=$m3>*<$BZ!y|qN zz}LIqS_c7D+JXel2$5zrOoK{bkYOq?`ltBO15+0>bt^W-J6Ch&(#>3)dMnVPn(j2v zmpBYKb%NbjNO4Z}ql-u-kz6wfXhJ4FdKXAS}9S_d0Y(H@Jv9dn1Xm@^+?y60`_?rJ?_~rN>?F`478XF))J@k;u z2u3x%=0n%&<$Y-*7(fg?R*Y$H<|JG%7tp09mNSKuj9eEv^1Px%4kd+nNd&BLb%tQTTs0`3w@EgzQ%jPuC~7$QRtM`R~2H)%{fu-*+N1B)|23=4o*-$#XVv5hBaH z$ooJ_lcH13U#o1c^uERgK$C@B1YrUyk|>p)U@%DwO-lHORV{XS!m(O#vmRkoloT5Y2cLDGv*5}ymYU}?TwMi%QR65B4l0X1su>=``j65b=DUih` zwylMU`pk(u-)%1!(Z6)2RH!H=WC}TGIlUsod5jY!M0LaAS@Dlw-pQ%7B)ZXC zV%=iO4k3z=5RzYWC^CsX&LlCV7I{!-(t1hOX>E}q!DU0}a*l$8Dqpp3`-`VF@xQ%# zXfD`|OBM}Myvl~;%DA9Svx!dkD+vLg8etb7PeJc$$s}Kw1T_>5#4F#Z4zlk1(bq&G zG3Lp8oNH5wS6o3Q15JcNb6b9>N*0v{fd<*EJO{8^BDi}A!KBq(6DUV!@=#@Y_RKCp zKVFa<-cX%wNE8FN7AIo3!jvFnG*gH;@#L|9v`9_9OPl~15D)_Z1OP)s10VokZ&a=- z76Or1=T-Xou0$iPdO*O+U}4-n0>4RWk3NG%up3?;cjf&1K%`~>XlTHU3II|8c0fbG zLHo4A)_KKDYX2{ZG`d}uAdTau@nKC{ zwQ+GmBC*+NdJ`sYI!z{}keyCTB+0SU(=m#w)ItIaWn!rTfEfS)84`dRGXTm4DdojOFUw)Y>=B4e(5G&IUOyH3gIwN z!-!;=0oAIi{8X3oCs8Mr`R67?cUC?#odL;>Q+vPDG6Ir zgevD@bK!IQwF4r`!?*m@L6sr;cO1_Y(m9?gXbGr(eB*_zpMNv)u3eq0ETL4Ui2cJ_ z6Z>$>U3@TNnh}jw|2%nBGg+Ax9QDA?sLaA=QzQE;LLea(ssK8F%4#f9=1owl zlA9kI96U~bLucwTELXCmI;e}oC41|?9Ukjnb@Iu8PP0deVr3NOwH8>C@tZtX8Xok zg>_*U1z)twJYH7XvJr9j+rio*Rik53uogw_il#k5?%WGi=h{7fLFlts59^FOqPiVx z9av-PbPB<2RiX@Ik}i*QU8IaLs`lA4pR+gTLG>{QV?=t5 zu>H$R)=g%@A#5zG5+U}6dqW%`e;GRrp@(RqqX^$K<3)*JKdok5AOm*B3z;=%B5K;2 z>8AIGxdjdtKJ`JGS&T)tX7Me;XV{GC^wP8nELc0}XAGr{o={Q1U53IIaB%Z-fc>j$ zfPDV^M>d+lh!Odd0b0P=ZDJ}>uamO0n-)=3juO~-$AUI>`eNn5!T15z1Y?Cie~H-R zAzmBPL=q-_*m~7Kn5w-9I)dfI>+7sE%r0byu=(3pfl$oAWV5qy#~I$#6h;luZ^l)k z;Y#sR#;749^;7U23pJjQNquNi`|RY6PGoY(T%p#+Vf10R6|6Y*6%>!MqzW7Cvm+Pp zb_Ui&Q@fyN7CTGYDeoc(;`Y;uyNPNvlHzv1m4)YDKTZ@xSFQV#F zq>DP!6bmZy+jJ5&lq$;S6~J8d$}P-#RM86cn%u12N+D7?Ap41FG6aBHd}JpcCudst z;zmj>Bg7T1SvhtpbIm%Kji}0KYI&6dW$*{cx^DZnF(zacfw)x+){UKH`eLBOO$<+l zPG7fi2!PGQ-01X+Nya8Ujeg3jsAB<+4idp>xxLrAWh)JOoVj?He=ZH|vj2C5TcMp1 zZTl)~xd%l$%y|gHb1E4Kb;ts&Fs+B+dsfBJ%~-YCt)Oz#b%e}J*|3p5V*=6yqR&&F z9iru<_0c%2t-`0ev^6%34byB;7RHfcICt9zwNTK><<3L9@AXGss?5FYS7mtP^~#*7 zSr;wzres!()T;*|cT$BJN-;Qf)xG`vYD*(`7-~se749oMu?*dia~4I?`C4LVCddt) z%}9F|j@l9pbbRdxOF51^Zs5^JS4_~frbYYGz&4*nqBg{U#hzzvM2NRYYcM@RIF+kV zGIrQ3x%C4jRNhTNwxDCv-L|+H*%2&GjlC^uLoD5jQs_->t0>ac4VFBx=`A!wt)pYx z1u%{SO1EEARkBqSZSG?Q&K5Q0mA75VN~o^$UwaO@qT1Y_sP8o1{*_nx?@`QFR~edg)&awVRy$KU-QQ&uj@LW_A~CKx_zNfGM`?>es(vp z5jRV8>c61=IFshO=B41)Ws7+ZQLL<)SOd{BNh)T13kS%@-qf@vCaV4|z)#_tz06eN z!xl-Q@~$$sN`f3Rj1C`1@%wPW{2NxR;+PXG>&1fj4SwZ%RV^P_u1^2;s#1q49s&_fH zmbp3bN?GLT5WS% zwcIp4RVf}yzT=~HljuT};9`7YHVzjzA1f}4LxBcZgs?TSxG|_|P(@6xE$sbfX;ym6 zRT9R9f8N)Uf}>fx->xSrw>GUeGK1?s5)Vpx&`pcjeC#ZY3!F^+iYyOrg^9O+5qHv* zM}}GRZ=(hMu5PqFVQh{vg`2&a%#RASzsF0m-EZ11x@J+!&1qekBD^kKToNQ(Gu0AV z1{bO(h;p2){;LfpFj1d&eqXoy8ylgQ<;pAXx^L8H=q>y$xn?)|$S%2Wg{2a=+0tq6 zS;y-(En)&W@uB}yW29i?*Vf~IS7N?)|2nGF9Ls2%(^66ker>idTb$<}l(t2L@Q;K8csx zw5c1SH~auJG=JjX5m?b#i@g_xG6F>pUd9u;Ket6KRkDE>N(m_b*<13VvalXF7-i1Q z`_8a!aJf!Rafn+Fw!Nq1eGMnjq`8bm9{3-8{q6jAvuGu>T@b4niMlIQ{@e@QC0Aq= zT*Yzn{4Xwyn9OqRcDqRzsfn)*y3{I`UKU}>xGlm~S9F5QqZbaFeN|mhoaaB5HeK5^ zKrEUt%;@S`B1vRAvF0sv(KWS*lFW2O&B=AOCHb|;lFW2Oo5_WE!u#gs+`El_5Aiy0 z=zN0H4L@cdZ28vdHdXE7W3Aif6iriC(>$*E=^IZbZg8`(?7DW~BLLj7h7=mCH97~) z?kLSgzPF#D?A!o|5X+JG;N`P&T{k15<*`d_V>eu)=f$mqDw`;qeohy#<`V0YiV1MO zq4X#(MFf>@x;U3bq-DaoDlSj0)h)h8^nqsL&rq`~diM@gpJ94jL(Qyi6eL~b1$Fm` ziWo74&QsyfOzAMX+1}7E#t>em-2e&3<*9?hv0uu$KLECt>3VhF$1C1r1m|_5I=P3d zYuxs^RU)?^=5}zmR2=tGYxy!}XZ$BzW4q`dFMy|R-f%M&T~1IWwGfI`d0(h3w{IEH z9y+*)y1C4r%gQh4oL{ULe^1132W3%bM6VYJ9Q37SE&ntk-+^k=HPJS96mSkY~yXqTXYVOqzsNEX}o@2 zv6n%1i*^Bk!N(lNHxVoA>xrp*ug!Pwk#@>*b6c8IT#q+c#o`XLAw}rZ#w%V1IH?aqPXu5P!d;HqErvG*XBGa zAWF3T6pmVwq$-z{`b5bZ*x(Er>^H1Byka;@_>C z|L$60`X-ZP7Z1}4{8rpIAE_y;g{_bxh9VwCDl-%T;Y#AYwI zIfbP8?qeAM!N;~;8M1# zyA;r3+J_lLKY-f4OdY59gb*Kmu>Y$sQRPQ_dxDz!Jn9W~FgvF}3{2SEnX$1z1D$g6Ousf0dOus_Tl}_+>-^-jNqKe|)+v z7uS-pdydt(0ds{{nU^Erj^rRqaeYC0ko~!Qo4=2`FXIq7;m<7BQ&euuXlmX`Mi z_aGWoUa6&P{OW`U*LwG!BrP&MEl2<4YueW}D=b1fOzyCb+!J;sFx-pXx|??uueeTl zPYXdlz_sXAUUs-4=5$DA=VoQ{B-g!<&Ujpor6t98yEbIQIn^C)*A(!6fYMH%K49Nm z^VgpF_oz|_cl0TI@IsLo1wK%2_aVQJO5khr=cUvC*U|OnVwCI2Z-TIU0>yipAHYKM zNvi36Y_df(7kdBITkn_MtlVph(wdSgu2yRG&sk9wq`Zu)s<7|=C{YwQs-@-C^%%HL zg%DCbeu1!pT8lzuNqktE5 zc?(fjXaIYkMy|$HHJ8RxNL#-W*uO344ag$;ix6M3hN|DOmD2#;+}qBLuYC6I7qhY6 z@;7M`b=hrn9XWc)V##=wS|$G#ZhuA6XqCVHzDINA-P;p>32E*66FymNSIQn-N>vZc z6Z*AVN^bP)z`N2KDtm9auU`1ET?>dN+5WqpJP#kmyGhW`>Zflzz7GKB#WXd!z81W- zdYvW73b%;q{e!OFQHCdnQKl!0-SH1?)f&3nGOF>0=NjH2ZXj{R|J}?UT?MY*QHCdn z+9v3B61Jz-#N`z>>dzrCs#N$}x^ z-Pj8-|17?51n4F0-M|L@M!DTIZfg|qRL?xi{h52g%e^Y9PpNTdCys7!8Mv*gr|lYO zwd)a4IBoEf3|>&%tNyhNU*O_Ylha=T%WZ8#JaR63U9yhqOXwNar9^QT_#L9F!iFfO zUHXu`0GqIt^yD$h#bgL8NVg%Y50)W4L&CBSn$a4BS_m?krYiZJxJ#cLyR6BA>5J-D z_JNaBUo#e%t_t7+BCTc!#1S25DJY^709A@ApxtB7O`1x{$R+CiGq8xPV{WfsloCQv4&I&_(WbhV#5#b6BiiXPOVjqyKMZ)rA%T7OB6_-rP!mu zTuDK*elL)c8FeRe=JH$i_TvnT&y`HLjRH`s4%Cri76#P=Kv?PG^wM87Hvp#bl(O6? z5MxN9jSWejgkCF9fy_L@Yx)VIchy|G5g>kldbXO_<^L{oW7rL`%s@a>Q_FRXRskvT z$9yHZ{hbJ$E5i2I5F!ykCx{KIUPG}VbSBrH2|f^G475?O^Ugw`*jbtJM38*uS%Sz3;#RQ{27c#9#A6c7{6)i`BeC(Ur zXkaV$FK2JA7~MYdYeDCfq5GXRGF#2u&j9_tC=Vwzuk$>)-pqwg`tzgH^=1BLq%R-z zo|l#nR`4%|sKg@|nJwLsmHWu@jdV%O{;dQK8pf(AkOP2*Q_hR5(o-}fV6R4)NxgrZ zgo_ABzrjCSi?Q(ze!mKze>8?!E=FSy;@*ZlkbMTpcgQu>L92gMjl0ij7n{73ik`)Ql)ZT*av2!@O331>lv-Q6iCBr9*LV(u}r6`tCowRn8O^oIV z?=(Sd8U98r(RiH6$YCAz1Wj<5N;4#MC>Bg98dQzMl9QduMjmqwAa0?PbViUTn35q3 z@2%Bvod$7W4#=ynbH|T~cD_1g2p&LCYRssToB?sLz)Z?(m_{Me?&q;cQRjq!kMo68 zixgZMs6vCu^a|>cmIHA_VCUk<^LR6iHHK+GIS^W@R>n}dP+MQBciS^f+4_HsVC6AR zV~J5#$`BreVLC|=(vXN5-g73!Wk8HrlkIvdA)$W$N9@T%!^gms(@f?SNqVFM zOKmjBgc1CBqs_@EH6R!>u)q9tS;|;gU?q^zYHR4;!xRj2HRn7^Y~(#j>*83{{iB=* zd27i*PDvamgNkxgub~cH$I1HnFqUOxiplKV>0##IV2{B0;CsU%|FkQ=Jejt-i z%@l0~aP}J4zs5 zb^sFrcQ{_}7d!5@skvS}v;Qw2gsL*&9lMwZB5nDKvGh9cLqx?|lI7Z#3Y^|7K6Te)PUc^Yscw z@-ZWD!}2EgvImaje%Y575iyE?@6`U(XBhftiaGq&zL=i#-lcFH;aBX}E0N)ezi?6F z$m__$!pSs?2jpz_D>u>l`G4>qz&AO19XYn8`;Jg2&e>&+#9Vl~gsGhQQ*8*_ovRXp z3ER(J+y+lfqT!Y+a>#}xkW&!XN~2;-0jR>%^U528d?JZIx%di}ScpokIQ1QkR~kdL z%0fWukP(g>5@2V*;Zu?TE|zaz-7j>ny{PNQf!p5w@|c-3WGTWqQ6MBi4uu+#E+cCY z;ztJrY<)%WlDYxWQpaMR4vE|nl}2Fi$O+g`J+xeEm&xYioJ}LTPu`2gj!-1HNJNAz z6l-WB@7>^zh_PNfy&Qc_`02>n&W-?ismD=s& zVDAAOW?N>Y(|gbXMXyk8aK@e?F(_q66hHSi-JAt?wY|QLI{3d?utf$TsF74>>=6Yj zj4Oq4IRppaH)EKagOG!cM7`8f6lY4y)JP7x!We3Il#~_eL8oF6i+Re(7(xz$QI3Nz z&CvMwj1v%9051dgt?%a$lG(AG3PYN(G zX*j(0b51h|aH;8lYDDn}E7NFlX{*7R<=QZelA0rtnrSrjII52r3~|!{VmYXt5lX>l zI0E(F#VN*T%#h4uiP6)-r_=%slvrt)M+`UwdaVM9+6WD&9UNGWjMZYW;Lz3@5piNp zTmcx@DbQIMfIT^7140lQv}2=ShP)6|EK;su6_{y^hDzfIS~E$4!>E)|9MTg+*H{jqB+>U4SyH9u`{|%m(Nl~BNM#hM z87Pp>+7T_p)9o1ll#>I8Z@dyQjwUgj3z`Eu5=c9lkXBG4JlG?o+z~aQNsdN^fr1tT zqMit)M1v_Bj#@y1IL`swhn=2#Nw>$?OuZ06c?K)#Kq}M*0~rn~j-udBS}P5#E-OqoHR zLCF8l3@@}huf4{@l~>L5O68^2$h;Xn0m+7~ z3@lhcddwnA{D+)Oj;uv3@i3gY3v3Sj7am6Qy``vC=6%Y8o!_o$j{!Jc>6M0OUtWvtvXz^&So^v%$|=R9{5R3#7U`Mwwgt*^6@8_Ml4GI8gVg0I7#-JrPo=St zpHqTU!1vw_N^=P1WXe+*q7lJ+5lG>n4jnLHGKgjlTu!vp(EFcc&$jL@m$Wzc!t0(0 zf8Q!IfMY&kLB>i=H$jrQR^X41|B6S zoTwEa%k3~SB`^e-gUj4Z&yRq^%=%a~`+i-KpUlRkhyTF}D_3#_<)Dk0um^(Z%nzwC zbx=bko+HE78%*YV`aj_B@ZWHF8=pLa?it&T@dUAP7UJS@*znpP3HmW|rN{ba$HT?p zFGWedb>BP+WDt5_V~jg{^S7zG{KoWPzwv`0QgNtWx^KR~ed<&9E4Umi#Zx2kFfae` zmopuo-@Z5Bpy%$prm|vg$5PD6tg%OjMC zedt36aHFZbWz4lsPw&|MAxMjLczuc3oL(K>g(p+@cV=uOBbFEXQxlujyUvyGZd<=_ zJv!pDHkn(v#BNYhp7)KOI!GID`|i9TIcjdwhx6(&_%||%$cl~pqKz3X#*h3jPg%R` zx<37{{E?eqnbYGB;`1^pOy|DO&4;>=w{CEopHU@6Hul?{<)mK{-{+yw=Erw!{pP+R z4(YSgDjP)D_eEvA86RH5h3}0Ih|#WyUyy@;vhM+H&5XQd@Ob~NPx>X|`!QzL{udwl z@9V2R-Z*(r&`Rje*L43)Y@52=tXRtble*RUQ5(qnL~#5{v5jMC?$+(xD@r7(lAo)`_zdQJbFneiUyQenjlwJC z=v446)Dt3rLD(SDn1_|-cp&`Os$5W#-QfS#;>~2?uK1@a^DPg3`eX4OOITa_c%-JM zoB??DGp=AqrvE^xy)+(WMw1DrZV$(*HBXda6bRDZFl3-S!gqedeqa~&x_V2FuY_t8 z%c*H_m9u9b zZOvOM*Z`c)iIzA7r!ABisZm=*Aq zE_}lGLD;117BksJxow4LiR`~$vTXZbyI_Le(rfMyJi%M)$j#n0=cO8CN$)!+^C+dV zu=6`#U1eczDLmpgz<2-v$PiqO9RO^DWsB}CT&Z1k?Y$U>JHdaa`w8!?qRpU(Nlxj$CZy^<>*kw&}Uvhhs1M^|~{ zzhBi$kL*iB)urg^WN66I^~U;4d`uXsWz@ZSdKFI{`P+WFN00jBSPJHz;}r%f%XMso zURuPyTuBRbHPv z{FPRA%1%@MY2^<6v7c_*Y3q*sLZ{JJKU5u}8Md&Vj~&3PK@bSF+%SOQ^g)fzUrL`> z`C@34VRJt~3hp8vZ*A-A=IfCNzz_K`g`_Y|5NC1B6P%GIq;sUyKxDd5VsK8fb8J8) z$$z(C3owiVJ@s1;ao-+}aD5%HEHL9}-&}hfbt;Vzlj0`xR z);j!VtG^sc&cJ{OyLvKCiYWp)&QuOrM{CW*2z~=VSIn-9viJLNn*m^A7UJ_zwTe)M z0cb#KxsjzUk|-i@VWmcr)f8)l zXfy#p&+2kl2@o3Yb8dQd6ygPVc5?J>RNd{ z{F=DCJimJZE2%RBUR8FrzK+(|1erjr3!6e;u(iGOA{&vJsigZ=9Wt0Fa)fPMHXP<2h>lm+x z`EypMzh=eVHTB$O_1KhH;nm?Xg#&dsR)p3l>5P84Nau=ARRWEJvo>+kGZDKq7DP9RK=-18VGLpm2H2Gv97IO;~~>g%hwA z9qWa?ifHwhw430y6<9DWPG(+y4nvf$jhyn#Aki{HB5h^-Fd=-_UossOq2QT&p?0fU_3SkBos=XNzcd17wJ=ZEN zPm4LB2UT4;oliIX1};;TYKF$)Uan0)w6j>Ev2Xa4rK&8o?`$qM!KePf?#yoe%0?`F zcnwF&TU+bhbZ%lqI?F|ZvoJBFGR{CiFBDaL%}=t-Zt?{VrxON1-;l?OqWxvFMqVV* zhcl6AZgJ*#hMb(Lip`X1|FU3B{waEj8SJnjT5x!c!Gfci_-uyrDp_8HtPFt_vfoBP;#%-j*G zAF>WLRu*KqMBmq1Rt=}SQY2=#fw4(0Y}E0~FGKhGIFIWt19U+?L%?N;fby5AzOwq+;;Muu88A zB_Xg`h%$8(DKQ8357$oD+6^!t;P@)&-)jnY%)VG)?#1J)cNxxjjb<+mU$w^z2jlh&?0bjv z_?Ga7Cfwn^QLKIk45A$=d8Gt38{;`)Sm#(JOIe3vo#O;TLlOqSQIZN2uD@5C9o5OT z;RvOo**5n@96WaQ*9ew6FfmVDnkj?w}pw^^A06ZmW6LZgjqAGv|-m>!M!f}IQ0r^&jBBtwFMSdSoqF2McI)Bhi z(jfpIk~I0ERt;+hxhDq7M8HD>-+?)WAp1VMS|icS{pkD%pqHdX06ZmWTdIr_<`_4$ zIS2+L-?;^E(h3<10B2Q^KYLrW^i!>B@4>)@$b|rSO42-`JH%B0ptXLn#70A+JI9zE zsv{~p`}RoI`49jPNgCBk&8;2@k>qgQJKr#6uU*lDIbVpO?Uq^TLm)h)X#iR!Hkt-B zz{0|am3Y{D^I+h0QPy)*c+P5x(cgh&kP-p#m82m7n}Wflo3s0df^Tv9QfHZS8-}=L zbZRt|M_c}_7ty)+QY{k>suKplRFba0wWS{D@)A~iYXkVsa4_0g*$Gv2{8bjKt{!EM z5NHpn8UR2^n{nF?s}KRz99)Aq7&~oMB7uogh~cc2ROp1jc*xQK^Bd_phg_jQ(4#N@ zk_h?t>gN$9(sVs<>mSX8_{*PGnG#@tuMyubjLMfa#D1`@+ahU9G4sE&G^o)iqs+{q z=jX_LFxe1=*SEl9=MRmjI01CHuoCjC*pW?O zlwm*k!Q?ksK(>7IvMnfd|o=)E({|Ot*gslvpDyLk$P;WT_Oh` zVikt$8OVf?VIuXt4~Gz@xyRC>bP7SzHsU>XfOQO_u?05P;2JkegFXXPXm5uVRALmH zkrmc-;L|z47rujK-t+=rx>uI~hd_A0Z;mEdSk`kS6|g&`J!z zU^hTzOjB{fbxcefsC$%2BJg(hWX11Tv>;Rfn;y>3Ck+E(Y)0>U2!&(m)Y;v#3S=}J zBk6O-?|M(MJ)8ulJr&x{JJP6iN${QA5U1{YPkFr1@Z>UTr-3A+3UkvD;fh#cJKJVaR+qSOJ4hWe ze;4a$;lpdMV71M^yNK^5y=*5BwdfKeE3Bn6b?>pjmWtbC+M1_R6~_OByCX+v7X^Jx^1Ja}6d8#}PM|ju2Jt zk7=8buIG8^!si?1JH6@C@WWwY-ToVGbFjYe2iqU4LahS$cMRQ~*lXZrt=r}LY(1e1 z)WZ$N>@eefgA<064+EP4Xzd7=n6AatK&WoNxA9Z((%?iAdoNruYXo_gg$uH28@k+3 zgD*E@g`E?cjjyiHQk`?Z_H8B!3=*&iv=+3b0|)rMYuZ8}(^R?CUHa8H^aTk5?ix?}14Om{mW%F|Sv^ZT#MEnXkNzWL(a4qf?3$YtnU9}yk2f`mEqk8|` z+W228y$by;HC@cK>COU=OA&k&)baHUTU2mU|Ge^O#T2*UM1&FO!bR@W|L${Xohwe^ zW5fK^+D#AP9hgO6+-qaq4Gx}5 z_Q!V^R2hz2w)TcHU~B`y;yq+h`IUw{F>nqstwKvBi1*WL{{Xa@@9o!$qf!Fp*<9?a z?*GQzm{x@S-?k^3WId#(_=!7%*I6Y1jQ^UkMPPlO>%W@V#oGgdI>LzgyNzwPfywfs zcvn#8U!5(F4O}2kE^=2O$F>B(*zkR}8Q^~x4+o**u%@@e5^gD8zm6{Ujn^4me?u04 z@qBNQA3ZhHgip*QND}|;Eg_0)@kq#Btj4s8V6tbp`0!TwiPLUM@8Q-7VPff>v|ak; zzuX;jnK>G36TT*J@t{l80CK^!vlj4heEujJr)kIf8!sMxp1;XM8u#C!YxuQ!tJ&@T zeXkZOfO*C7?VoPG@5TDJ@Wc1yx9YW@@YaDU-SNH&DnUnK zksa2pT^vH{fT{uU@mdVta{c{-*s_Dvuo*lj4=W=edj^Bn?#}@vSJGgFPdLNT1{P~2 z6qB%_06((r1t%Q7f|w#i4BuDp|9}#@ciI%4uwqPTY7R2?UW7pN9jc-eTe!Bnn06UF zjj0%S@}^ihRz(J*%!3T6T+mi>aRB#U)hi|BlogAhr)zt%4l+1wHVQJq`O;0_89cco ziM5oA!pIiacf||_h*VtHwjjbD9QNq<_D0T00fDC!>Q!pp}*p^|Uq4m*ku*Gcg)Rb5s+xG6h z|9j9t&G2{asS^gk5jY*F zwG%v{<($mbf4aLF9D+jORMt{!B^6Od(Xy=uZs6MA!f|^aCib~3dtO*(?Zh{php9x8 z?F2%>bF5Qncvii!S0!?Wie!J}<(X}tou7?m40hkUuSQ;hJBXmzhfcYug}w;G<_lIi zmy0upw&BW=!6tm+r6Fr=`p?67ke%nf9Q@9w4Z(2yu~orW{79o3J{FQ4?$JejA74n1 zj(gu#BECwwB~cf^U;DfG_9ItjZXRU-OMB*dV;v3SyQ|?a=8W(FKmti9mU)NgMoOGgLv<2N(VGgg z71=qt*)kOCa)(jugx~BwbBwnzgF_BwC=+{)QBw&88HeXn)l`9O!OwXu*4=!wZKLkY!j^av4 z0MHnQa~-F+EHE4@DCvNSjvr4ceRv>u{7q^6AyRJ#qQ{p?$sVX5Z%X++$bw3-V6 zL@l_Ga~MTyX5kj3jo}i1Od`)6{1uP_06-F%fiO&jQZE_WQ2oQm5bpvLCiSQKxo-!; z`*gkXISJ}yya|v>S}*s&+HPXO#LzjmpzmDmHhn*f`^s_SqfdBOvzFt@*j7`)8~ zP2B0QLNU!pfMclIub81KO|dYX>i);5UE40PMKG0MTWwsB!x*Ws0?07CA5pokI5DS7!1-8 zOxDiyxEb&v!-Pan1*&>sZO7&02-?NwM`R1Fjmi_45kRlv6vHtVA-SYdX0*;w2bOuF z;4WrA@>?)vB!DBha%j$>LMtuxY3a;=P-MJ}xHfl3I4&kX(pxZNBwQFUL363cK%xL% zc(HOAtS69qETe-PLzN$;;IAfM%$OgNEf6q3j)wpwfr4r!cJGJb_y>rOO8z3eeS|~e z#O6n23(AdzO0dGEW6*j8;718+T?zn+a1T-*KO;RClOJgcKBIJbO*S8>DBBLmuZ=?|O!D$hx`JyEK+x$mYhcvny7} z8ryO2&uUiQoNyyS{`laGy!pC!k2d$)Se))4KUOvfWiY56FEdT7>A*SPq#|; z;^?OycYmh1ORl1huT?9FKzK;f0Q+9jN7d@?*Zz}VfR%_s_l$_P?3#O@lS3U$Qk?=C zfhQ1;04QxhWudThKsA}UFY1blw)nKO{hMO(UJeo1S-*iAzA;3Dl$;6&G_zuQwYk)n zQjfQreruD^>coK>dkwPzqee#OI7$lvc6;L!^>pXEn|aSsi13WAoIn|_B?+LG09AX$ zAi+vYtz|bV^f#ZSJpv(vwNLgDRzL+%dmM0CuZI9cnqT_bJ-A!FZE$BJz~H4CL#Q-! zfR_kdBXI9e=9&l!$lgl0r>tHr05iyS8dskh)8;}_>V5epEj#7VN8rfCwv#D=`PfK+v~fow z$Xv1sO7MV7oECZ%dE>m9^hQ6uCjMry1UaRFn#(;yDl}0BA+o+4n>&s{LqD0s*61BZ z5u!9Alu8qw%BFfDmAQoel#=sg{t^8|Qkl{iyt7B(uL5$t&YWH@+qcUfRWfk={)0pU#%uz^tpZb=#jAU8>bhogzi0wfARl9CJ! zZ^DBWjufaQSs8$~ABUm7%_+b0CT>O;Vo0yfc$@RgF7g1n>dPSDKfq03N^jgUFf(-05>0000pLZa>F}aOQO0vdDWB@At!=ctjZKmmxuJ`X@`2YZ#5i=qH00t;b zco5KH|GNVxJPA+WtD-*E0Uam<0pKG9EyfBqOBqXAayr{jG1b2Q856+xHf0KafI(zr z)23M+!HPP#>Bl36V2GVNOu8UIc5b*SDZ^rb0DMq@0RR9QAp;^SfT=odwZX!ds5;=5;l^iKu&Fi#w=ij!aY=CKu6>C)tp zt;Jtbu}ZCfej0pVyricl_g=EOU#W_n#B<<%NIlIl1x&|INtpna$Pp^pm+} z%sr;vIdkQnxi(La#hq07GU(HnFCO|oH~z;AT_8bGPjOHvyw*aMFESH0&nS3%B2`+) z$Bdm>?K7F5Q{0f|)YH~=tvST46nW9+u`X04h_OeQ%a!t`MK_qK<8akLfeha;W;p7u~L&K-pME1|mG z>HE%H0WQSaQ;Y%{0+GrsR`veV=J)c2!2IUZlWF@A+4m1%R` z|MR6oI%j}p8x$z^6*rS`ZZzR)Y~;>YCaMmaRgXn>B)&Z=kv%j z(j~^6&8@%zqQlY_tsI3afihmg9ES5eL{F_6FHM%#I`T0fJWqnh9sU3uoe0VKla&7n ziIN*Q-Q9{fBn#9|Lc=Ad&`+!-D415c=vRou|xBMHb9-2$&iOmfIi+`f&|4wc8b8jDgkAtO?V1Ib;1yjT z+N-L7O_;G;mNbnh$0CyO*l~^|{PA5OJf&Y{r$YKr#=;nb>4=_$9x^dV-k~ImM?z!A zIg#*70Wy>Tl}ZcH1Oz&aHhOy?%5lIouNw6vQL#lF;rQc3NN=lf5bKh?&AU42&B`PW zZP4la?f1GZb}e=YjUVSq!Zih6&El&=kl0M&KsHc>5?D*KC+>dVysp*2qa!qboG1u4 z2YsZ~2AMx_oo5C7bLo$%E0edc(LSH?Wcyrx6>bT&zSb+4M__tny4DX-;-CaszQVOc zj;t>n8;Wc=d2;z&Ie+y|3ZUa?CQT;qbl)-MbLxl~TO2gl^S%C9ItAX}idVME$XBPl zG9h3}7z>&H!2ea<7*lxjNlQz^bt0XOn=^9hGOt#PW3^hUj3i!q@C6b9X7@nLbqR1Q zhGCrDsW*JM1aqH?+!>pAYEIrcbF}#e5gEO2hHzfsoT;7eyI~z(M_4nI@buBulLq_s zw-W5er#^E-CT@A>%R>DbOKD^xhHMeEN~4MhC1yDF%1w39)fo#15|xjVN}Tz9?&@6b ze0QBp9H>Sfgdf@}TyD<^~-Y`DJ24ugj)r7@gW5L_Zg8gi6u$gUiK)BH(A0MQL7!tUiZ-`Oe z8a0c4?I6&uP30>LgG{X-S^mm=!2WFYT6~N^Nd1Be&rgO3wjm1|5I5lwq-9Xg-{Ylv zWZbzfzY;&i^^t1=Mzo3vHzBp&%{9G+#|LS(RV2V&OgMihwcO)TS|}+oPrwds6*_3B zswlJZkeASx%6L$T?(eZH7`;~EZ`>n0k}W*TaA1bFbl0R<(8*#78|fIf;{g2=Hb!{0 z1dDT@D|)34=x!?yiANUs*dq*HT>Q7+^(oO7G6FSP)Vmd7t?5Lft?61e=asjX_IV%d z5rk^=m&i5fHNqIR7j<{xI~)9|#?bYP&|sppzouK+`}hD1(-{YwunKALyulS7F2J%z z2y@L!X=*5kEcNUl0}Gy9oK(}E0LAFzwlEPPGfVH!CnnfNj&63~#3C;O_G$K?t!;`g5;@w5VS6XH9R zl)WvDNO>t^z!ZBk2i$gOOc&ol=kLreMKM#Cn zPkv_sgB!dJLiCr#y_uz2kA9Ud>V3{{pK^y|IgUbby_dG;+(FPa=t)56E}N5V+_;(s z-tPP!W$=KkEeJ91hB$fHpj;RGFfK?o0|oHdpgfqZd`6!}{yXvE9hKb{=(pxZIE(R$ ze|O*u##|OdR*b5<_R+6$(MpV_dpz!zyBn0fZfbqXtTEn7wdQOR@5@TDr`Bt|v$ES8 z|2&}cCwBG%A9&oih;QGU^H-c>k&%o0Uy+R%(9nWgzX>t~>>;3*-O!WP5tA-ZzL?BE zkehPo=fdm_PID=K8}s?jxv3W=z-@@+ZU*iovOhzzairx};2UEBxWD!P+*ElgRwse- z*?FR9nR7a|eU9!owIDXF$9lnFNS^Osl8(2911;7|dNE zM5~jv+9+TJ*gX&iwt9s4+1_v(CU=0XATJEN3iOMwo{(m$@18x-&C{;>v(r`zJ|_NS z+RN^8cNfRxzjgc6661WScKM@CWAo9rc6&N5I``{K{il1ypZ@r2f1Lx#dgvL?-&dbx zz5awh8yy%NMtLebvs!vJ@NfpVleC7KU0uj!@>!bdm45s8zi-iEIk3ic%}m_HhYl$34Oa}oI{>digCh%V`Wb?S{54Z=NbN*BIl&u~R{ z7RT$YV1bCAy^UezjJ|Qjj*TxYr@(OsM_5wk?{bDz;zf$=+{D=k4GBN)CZ#hC{=<{Z zzqpV0D`&&=+@>{VKP`;aSKg$Q1#SJe2-@fU(+hx$@Ru&~7FjzQ{0QA00@Hp73bmNl z;uPh%AP%9k5yhnDKI*h>e81PP-_F!O1D%`gn@VCw;Gxgu5}y-C!ML~|Ujr0`KLTqv zbK|)#+R1_j4zT?93gnJbT8n8h3#xioU9kd$Pn$m&^X&acl9Ton? zZ?~W^(@^6xT)b<&Lv3PR{{X802BKhb@v;>iOf53L3!|CV>?{z16U^-7TUOMvvL^fq zRXv=?xk%~4{yO`ZMO7UM0dkGaF!kX*zG%)X=(2cAn!4pqooco2ySN^K{ty1H>(Cc( zohQmG$ZQLRhrxCH!K<%{cDB)PAMpYp_PNjbZF9=!|E|2{@ zkaxOUoKPW77>3(-bsfV5+`weTh3kbh%KY0bQqJ=@3_lxf z_Y&yboy5!#v478IxLce%2$Zq7lwythlasXeo=Qz&J_n&a{iDU0E8E-On%|;tG4^`c zIr@uz^TN8}Sply`1jEnxb}tsZ48Dxb9Bpt<9j_W(N-->3N{d~A$fBW@pW&f8^UrB^$t!o`pT&NF z%b(t)i=KP5VGUFVy}YADSOLwEW~vrs%&F6_$FRsOekifx#B1u$(&F)?Uj3O%9~NE5 z#ho@sQc1+IM%G*o&kqdVw&5KBlGP~^dtuvod!%loBX|^q1&?#~p;GP-2j~ZfE1k@o zlzT_=!iF+T+(GBeHd43I6FiE-0>?Rr(D&;l)aOa{kH37=&kK6joa8s$oMBe(pFG{6 z7f)P%rqd@AH=NVYS$Ee~_^pr5XD6OS@jvb}D%x}Aa}zhL=4a>qsqQvu=bY{;IC$>I zJ5Cl*dyRBB??yuC_Jxsr#oEJbB~FjxzkE`;y0MioxI7dEYoUk2%MOVo&Tv>~^l}S3 z@jH^a#e|`6X*iL~QY`RQW8}(U=Gh=>6{JVsK-e036J+s8DNyp5cdn7Z30Xi#u3)== zGrz_BV;daSPCs^knBST#ty_IMyzON!b0kRN-M4V)Y4kI?eT@Tl-A>*MZuJ`-{2@Qh zS@z|ZHfWijd$h@?Zp4G#`SZjl9-E_3oLI`+_<2>1m}F~ibjqIho~(-to=kgieF>=D z$y)u=H!AJ2l<{i3^{-OMjhn}K?9$GRFn3PY&=uqU?Ey6YIb+@TEvKxEx;3VL#fSrN zo8gIBAH9zAZq2GET)&M#Z9l-W(dK~3_f7bxwL`X@GbF`oexRO3b%(H2B%2gu;F#(O^ zR7Db}Lrqstm*ghcSE4M4MhYH%oQMTz&!HCOq`xuT$sRBz@nvkom~Wz;3ie9)E1kT7 z_&~H&km%!MEr@xTW=I2pLSX?K0gTWfi~*iTBJo4lE0L{~#}O#O0FP6(pu!+Rv!tBt zq{BSKf)4@QwzzVY%n7u9tkga@NT7kosanwCQb8>dN$zIagN1_A!>frcTgb(=s4RR# zRJ)l1so;&NV9>{Ze{_A}B}7U*lrU%Z%*Lb`IxTP&1AwgJmgC12uHA~yoGdKoaetFp zzE{Ml4^|LQ1llPG1QSDtR4E9IQ#`U?gtbIesny(^B?W&zPW^*(4qmx0Pt4Bc{F&*_ z%(M7l9oM|E=Gt8@KD~f>XLo`MAsT5ggLp;Q3E#4G(VdKsPs($wRpL}M;huV(6pvUw zBfX;Mbonp!51MElSjeNa$v@IY2FiP1(&lYSAR3-{{oRyL7= z6l5a1RY&Vzkw5>)G2_U6aH`7~BE)wOSHP%g;Ps9j0KA8@KC->9L-bX|kSyHt+jEFt zywPj%N9_W-b-kw_^r+Dw0CC0P!XmW*D+HoS!yy!Ixm!|5E7+IXNA5L~VVyA*ZAKm@I_X5M@!XW^HT7Xm`Vl&Dvp^XShWL;a2 zr=r?Be+{`jKJNDT_Z5-)!G#_%R4^w35(xAV!vHSDo?$#lXl<8!SRVa9>%PabE9B%( zM5Ye1wx>MMKaOFh=*2aSGpP8Z$VNJ*$tRc&7`3M&V=0;g6%&KPX8^ zBt(kb3fgKCjq&6=d2XG8NU31Z$Cg_V0V?QcOogDBaxHcQ^9)F!#4Rwk$n{fWFCu*; za(SfC$Ka6+1B4YJr8bIYv2=MT&NU3FF>-dLSzXRLc^tj^ult~S67|R5jSs-{s4Y3p zXpd)?&1h`4f=ew+(g)Z{w1#urF!r{#g*BNa8^pp1FC3zzgxoMWgi6Kn6h)O9INPN< zN*h#kQOHei@qMa`=<*^sVpiorQ#r&+3H;V!k7~{L!oi$?I~b7~KoJB+j>v<<+C4?*$gbPNdPHVkX3coaPRkN(O z63GiLt0>qZg+nxzkTC2aP@pi7N||F@!^f8QCs5fyMw#E#?UZ+ zFFv$_UMq#EZeWa{#J0E!NBuhV0@)T4c^&O+$*ahF-C~73g-b48l>#^=mFu2U(itCm zMW#>MDjmmBjn{~zOc5Y&#VCWP)GKgItR)8qep@bUjG!k*4Kv5%x>{|8`#&*rJ z4yo8~6>a;q{FbW76h!({+;QSL^k4jh^wa#qcO(Trr)1`6I88%1+6By7X9XG{i9k@OB1GD>LG4XFt4REdC`-k9 zxws%meyM<@n(r7IBZQ+dZ&92k=nC3RbW@Q^-;pk9c-DP*qkgy~0>ZFBTC|6eHiZq` z0|D_7fzb-yz&{0X7Z_1tf)L#^T+-uIy*`gwk`C680Rt^eC`owjtom3xm) z?{mhf{~WEKlQ8IX)f!X1;#y+cR*QLx8jaydCew;4+gt~gh3pR5KtyLvXDPjw(mR6S1%}=Q?vXiVpIw=l-OM?t__ew z!jnkBg_bz5GZQT5^ir5f5Jwg2t_n;3G`63Pl!t%|&{PNr7kdq|&!Zfv&(OOC4{;mW^$ozIzDUm>UmzAJ))+ z{{*W501egIQ31d&K--0VAT~ss_-x|0@PQ|UxQTCqaG7`t&spY)k!B7JyKTQ5bm zIVcUMIB!jT#}f&2ZrgvLLluZ7A}1SHE__;9T=4ey6m|XIA8qs4H=B=t=6w@)f9&Ah zU9H!tKb%oabN<$dVQ{%{?MohaYWJyp>9dRK`QJE2#6w~m-8Vc{}CP>JMI3u{Ba-qBcTf^*XoPC z2LtoS)nWJ6*H`X;dH_#5zXtt+4i2h$N^_o>Ns)bq4g+ISAyeM5kli5tD=br8?7O*Z zxwUFT-}QDC%WSQ$*;~7BYnLxIw?pZT5Clzj3esgH9l)VRr1GR{oNSBoKo3h2lIWx> z#{E^$FSWB`wa?aCqvg(2D9I3kpu|s*ZD7=7B@#>!a+9oBlByFuV?&jN)1?@4Z{GIr z4!NJPvF2Xe?XT4uQ}w9vo1N-8s{Xpcr=C85X)#s3og={xz7Abb7y($BftMT6B$tWo zE8Spm=Tc^@M^svviF*1jc#zfQwCd5|DIrBfvAUX4i?DjB!JxVkqxY`LQmys(YdU#I zVhI^W;eqJHPn2!~sKnHfMG|Nv6<8manz9{OXDKL;5@ZI*pb<4dIAN!j&s674T1(Pr zVnGrl810Q#>BK<#($;tE=hy5>xx~_F4pSh=umInvhsfhur}AE)GAvV!i-AJK&8yU0 z{!SVom_d`B0)&Nb5Zy2mwN%$kWjK~G^`&42RkZwPVgPxBSOm>_3a)irZ-&cGUc=)+ zjL>0AnJqi8$gH9mZ{C{#`TM%E6?@agb{MP3bTXjVk=fV8p)bv~)11@B!%;4?pfQn+ zTw?K7JL4{f@$o|aiT%A(M?M0(-TOTDR#vRNvmxZG6ZA3q{#E;{zE6S3OFw6;KT3=# zKvsXpY;RYDVwLqHFFW?lTIrnlKRP$4S3%@olvj`D^XZp{+9y=n=g6gM;C6>a`6YZs z2Ve>zFGmEFEGJ^x>pvEShq3Hhl!;XOn8bB$xrL|{;6cl9`s!2Z5aR8~N+GBsM%Zig zxne!4-644#2+Zm_eU{&4vv1WvjgUKW>?eU@D3XwCFbCOc;BFJky?h%w z?0D9*bvncon@4l&^is>mlOrkBI#fcD`f77RU&f@RqNyNr8t|rR>vV|B>Nw&#Q#qOOveMFFT3O;6@o*Dlswuc>Kmj;)35FK~oOfP{s zi<&atQ6ysA+W+)rT-n`guh#9U)kv97Was0xe~Y81f?~lj{ww5WE<;_rMYG`sJB&ui z5Gk~P%8d&?Re!5m)!N+o^AT~m_wCpK`W$rm(KmaW?rLz*LoWX z87QI@i0bShf;*P{koRX+FqVIA5XD9%BNhTEkyP;ruFzzsKoMdp_l%Y10l#6SeVzVIvL5`gr zkLZ8~DUBo#*&b`j?v#AGpQMQ86z^5ec92mbnt_N-PfmY}_4M|ktNlUekqr__T!vCV zh7!U*68)=7fgj54+jeU#w(e}Maw0F&9*-i9%a z(RK=l2K&*L`o$#;f|Ua;GKUzE%SAO`zxN=Qw*YyLjKoqefdCRFp2Zox;R!u%4zSuQr44unyC z0vh|(`gpAwF4LnI29>9?7p+0_{fq6}KLApt9-MvejQ`8!J~`T65MvL{lrM~y3gwZT z56%8aC_mGgd=BasVn#;#3cSMe^xi5W7Dbr}q~036hDML2lN<;@(5$9Vc0Y809tYXk zl$L+lqqc6YaTNVIv5q98W_nsx}|6>A+tSx+$i;s zs(PfccPy6F-usmO+~>W`iz=cN2=CNba%iWe=!KL%dD`%aUL@jla0;5$Xnaqk*aGP^ z11S(bsT6>wv`jz_Qb@Il_(OJ5-5%Ohf=6mg>1=DCc!87@dGSP@0->6XtaL9bZTH%L z22hFB%GX$^Dw*^tT73%J%JEh17FKP0<%?^l%805I#_ZG>m-AY%yhg$!R$o)pfEZho zr6R$L5Gc?pZl zAzwDCPlzM2d#Na-z}6{mEg(`s^Pd7hWWe5~LO~@aBkvg+IyO}(E6^MuE0?Igd5H{t zOGNaOnW0yvz{|nPOE{8b>I*`WL7h@Vy@Ov$@S=9|O}Xq35eS;p6kD;?iXMPL3_#9O zTPUYVkb;-fgtrRjF9hXiCQ~3VRD;c~4i1qab1_H>4IvVX)%RQq(=CTCH*+BZLCKn9 zv89q_6(M;67$Xa7DKy4)8Zd=&sdLj8LJ%~oDWFb|RD>A0WE}zlB9hoxMJ44t{0y&4 zF0H-s&dcJwz#^)Fh+<8cm<5uFEz)Cra1*0huGIx3MnR@bRgW1Av6`is|CN>+rIn&oU4NjlGzaFS&X7#M;@4OKbY?D@rk zaW6QCCLo|wQv|A3i6yu)hJ>V%;ebIeb7>HtN(@DhUBfJkxT4O8D)bbs*`0S?_TZ|q zro^Z!A|fP)gp@)cJCZ6Z{&(vBV{3hdUXmUQF3Yhd`ta%PdV1*DyS#h|b5E+?K@r6? z=TeI1De%d%-b$S*LtO%`ecZd<{dR6?T1b^IWbd(I9|zLZ5Ulv|cr%^6>eWQWloojc z@P-jOh&l^G7ABpaku?etXM2a~jkC9ErfWCrYrgR*e)g_QE*60WLcl*J+eQmY0~eJR z3mt{X%+=D3DEwxm%{U9Ich=gz@d90F@q&pp1yy592U8{XAjA;Pd1Pf@XoXc#aT7?Z zHt<-Ai`(Vu+;-L)G8OzpDrjO;AS75ckI{ewC}7r7ghUC3plvM~OJz=a`iLsfbf!RJ zvJ&G36#-&-rVJd#?v8AUC{0-_er369w}M}owattQ1O{tP5}s4FlEQ$_oV!6{u_@Q4 zDBwJ;+nD15^r-MNiLWLd1=wIsMj#1c?Fm68CM-|oP;Is=`^0=`Hd7$DR%Zc}iW!r6 zi-nZ0NWypWSnf0xrY}xVWu`?1f&{-GGhQFkKX(4e zRItU7KXf3CNDXNj24U%!7%)EOrSK2Te-qC}^v69n|L@P{U(Z)f?wvZiM_L;7g}yy| zzTo)z*Y!6|TTxV=1!4(`fRB?uB2cIU#@ABRtnI$a;9_Pz;P6dlXLVn+KTc|PhKmre zDJBilmD@=J)G)m@$65#8FX-}P4ZkzgrT`)Io&>|+>8Cg!dc-F1!AJ>79eR<#l)Ht? zTc?t6G1}B1lKm6;A14jOtf5hp5DYNJqe%%TvXHLjB+9ei{J;g#Q*jP^&qqSnQx%g2 zhY7KyAtdRI707yD^xSQq;PlGHK-0h=YEOXgzVALxG1&%OFoY)u{^b-NFoYSA(Zta~R zLbEzgAHl+hb$^60&f*TxgNqLKBr?k4BV<`gEM{DkHKDw7@|^yr?sqFBvXl|Nj+=gI zLY34{nyolKCVa7dv%cAXC3tu%hNIeqHP&IsSV*{>ks|nLCnY~M3RD|yI{)lh;S>C@ zbC0}qlSu5aAK?`JN(H$e!I$tLkf~IHMS|AtEKO4}l5C|DBh;X7VvW5Qn^~(VrP9Op zOaur={CJ3drB6d}VBuPcEGL2cWXbGeWky?Wrn6R@%f_B~QEX{EX0o4m%)~{LkM~7! z#Sz5c>FQ8XN>KuTh_ic9ce`DeJB;!0gGFovh?)0eEwoe$B9M`|)PfEDhf%B{(tX)A zn|bXpIIY&3-VAK;qKi^_%sf5uHe&HtAh0DC-;yy179^46)H?ART?aADMcH;-9$KEF z43tvG4BeAKB|c~BAs&)~#B@}yt(ZDMq6sC}vJWA0y{^7f96$b$9!}@UW8dy83J`NZ zQ*!7SNP=gK9~fJ!cB_Sc%deHu_-{Oz7%j>{DS6DxJpnL-AcZ74c3?3iE1ZGi;)9Bv zDn1B|H)RO@7LPf&CqwcJnz18c4kneIpd2H@4l=@D$8`T4r4!$V&XqDzN*=RvPh{k+ z6eW|$C|apRPHnNmdQwWw&|ctj843yHx+}x8iLt4y)KyZ5q z*Rl{vmYEiQ(dtg7bLZZ2Q}mcRuO4&4PlE4$;hurW)+ok>C=^p2_%M+%5F+kRi>8uo z6@ASc3;MAs5dbnL$Xs9Axiqg+zYm4Ip%dqq1NA6qdf_@J15&63At6B`6WJHHt-Wt5 zij!t*>X|*{I>eW!Bp5v)!#Sru05RG|5+f;oRgwQs!(%SR3)8|TTIplt*NmYEtu3x7 z#xbw*SPc@gWCBOT=&emYYyXG!>X_qVp=se0t@JT^>xke@g8&98AsAv5=TMGpLC$LH zeYyO~nUwr{*0KB$AO-+!+W@jO07F9n1XKVhUj?|lmRF_r`zq*>$}v!ih5g2mt_%48au` z!6h+HXhIUURo`7|Z349e1pO~F;tV+>;of)Z_NcA0Mt~E$Y~xsRx#w@L-@Mcb#f;;yIae?wV=P<`r@yC?Cnk6OMUHg-<7Sq z>-n*k?YH0T4nIF`@Mo|5+l*apIQ|;fPOWD@zU3NS_VW#)`Cd@%*Ie~Um^uwv7=%>m zPzOHBN@rMFD#l2-4_8|*{=whoVvD`w+8=BH?m>TbcUk?M{_qalzxw;goxe8#zXtoK zfi@^0uXwzl#aqc(pF$?0m^4K~;J*A==-1n0y_yAvOawV@??|1_qb&t?qv~QuXt}CS zA{;xkx0$&f)(2tg_l-;@K}7nkkM3?yxAkiJn=RJ8+4N47(WsyTKwS^YTZ#;*X0DzV zD>fzha0U`n&oo*$iDzH;B2KeW^dOW#s1gENZK)t1taJ`+(3>HYY&}?7CLQ<$rW;%a zx`I#up;ZV7qlb(JDcX}N#fuX4P765#hosTFNOd=Q{6P@_lmMung2wepqfG*$m7_=n zzy;(pq4Ob$T98QG?uWB$p&JG^_N{h8)5>U6Pyrwo1DYko76*73D>?6(T5lQqHso2- zrrjhLt6;5D>J+^QWe_TY09K7<>E~X8>J}?i6A@;b3LeoJ+eR99i_LO6?!#K4D1cC6 zQ>#N|8p|qH6Ei z&5Cq=8w`z<}APo4}}r(t;X@(+myR*!_Cbdj6EuOF!;$#y93G+^0l5dEJi=> zs_bihdF!)R%i-ojr#6>M5xA_EHx(?ynT7jQI4}P4cth@9kn#2pbpbf|Z`EUjrmu)Z z9t>+9WK(Iz+(OSn{)|q`=eT*k{ARt|-OU^!A{EF*DgY2Ag0ogH(35-#Y*2hq;@xMcH-Ps{~Dqo z2&tgwga*K@fg9dx`LXuo8B`Ll#kVYs%GXwcv0ldZt5YtZN`i$b2&yXSz}Hbu^_tA@ z*g^8F4zY->#FE%ljCZ%`bNspkjpCw;s0w203i7_J35=XpsS1+tSNaYq)a(+*byJLI zy~1O;{ndiI&3C(g{GciViYN#QEY^uq7G^ahM7zAz3>mFivNH=zrN1l6U9sN(a*IdQ zQb9x%1d|o=Zit?hq4Jz$KBt**oL1wdUsD{_3S!^+_Z=)f3mz-0#ig`Gd<20N6lE3s zSU$VdL)BgP+Pa(R3pb83`(wIov#U5#wv9->vkZDLcU6$rB ztxOf%N?xxW=JkE9^YK&>V?m$=1xs-OFF_tNE3SGJ)4=mi472qZOms3a_)znL5h&%N ziwg>JDcPnQ$6DW-PG*ht^91-kA<`mZa)QIJ^~KO`cenN{6%auX1XECo)eVV+IRH)* z^mhDPE|TH0B=EdUZ#N6u?!nvdYBVK6a0J0S6iRv5=7Nu9E-71S#WJg`X&XKmse+FZ zL3(b5mntuX{ByN$YaRwtmka)(KYfQH)4kw_Kg#qkyp|r}m-X!w`(W_iQk_|?WeyET z9Y*o4S$1A}-p8s6t*~WL4!4%(Wk>2j`59nL5Tc>m9YNwAE!$`9T zGg&wo7k!oX2}9Dy`B>e5F|sPV?q8KA$C;R}w)@-aCwk$6RD<}Fh4wFPev{~Y-&2!y zdYwr6==31!)JN`V2YtvaX-z=a?0Xl_RZ8@dVjM%*+?{ z)6Q|^cdc24$gNKL zN-k@jjALC;fCMb>+BsSwhei!mJ$&i~nxQ@X$3&baerq#oxbPy%f~d%X)QL0J)amfF zHXloOa8sm;JYO_^suZh6(Eeh7?#+NsF2aaDAh55Xt7fr3UvC?Vd2=>GGNMam$0yGp zN{wSN$8u+}jSUyP>~OhR_ht>v+UTa(0hR<8P!P3KF26SEkdZ4P$RE2rG)p>TS0vDq zK2;nnh<}QZ2!dxQvDtCE)sX{ic|G`Z8hPP+#oSGJkYp&;bg;r6g#1$13t7Tms(!sJaxYWC5j6)3Yl@pUp zubsMzuSB5ff-`90z=@OsUiC(#XL4tdWn2y~s`yGH^j+cJCr0R8&wOcG5KuvI4FyG- z$fXURES;_4I4wWuX zR^TLYc|(c^)6{wmdmF>Fmv{Ewh5Wy&QbU9ZrsYvZpLyvIT$MduEG?~ksr6;4(-OL) zkw5e5!cp)Qv{{V7q+XM+WuM3?TC-I6QhFh@0ih2E!0G1*xf^onMb3QYrazHY;drZS>)3mHp1Ltb zn#i(9MY1t$-b+$!b7ZGX@qz`Z2QeHAC1rGqqE62! zIVQFoZKmWoCg==BXBAEMf=TJ|Kn2DEunnK>eABi$wyJC19+os{A<{*s&3nLcit zA}>{ta1dzE+}yApL`W;@*VJUmO(SBPX3+ShLG9xqsJ>);ar-}lP8pOE`wa|FV%frzftDD{+Z1SYNZOoWeTe`C1j)pDU4k6Kn7ux zRvKx>EH2Mn(RsLe5UW>Et;q6=L<)@Mo%CVmgQjI?oP##LKR{C9Y%=6qf1c2bYo!Vz zR|+JSRC7YZLOJlwqI5^ZKRBcFjIR1wmM0n;JKcAe*)7=DE2Sz!SRsdk{dI@i7K$RW zMH!MoRYH*%e?`&iY+t*pI`S9|h*bmpLHv$PIhn8CGBcJ9qQ!O4Vll#-UlOEJip zSj~LK1d}{Nd_FPyTT}09(pYr&3HF;xiq%F{B71L^+{zXAm>%jjr3< zIX3C0c_FQIK~PCSF(P^8Gn1#xQ6$tnR#u5Xl4=9ybvE>^-~Uo0QI)`yL9Ap!xl(eg zmDGxq@m9&6%D8jjiabb@eU)4^USumR08Z@`8jD0`vfV8vP;n)xGV__!9a>QgxBB3V zUHxMv-H}=VD~%9ZQcyjbZ?`29Rg{?oL8zAdN4w_91gZ18d(T4{oiZHKJAwie+=iB7^wFSZ$kJ{Tfw6Bk4t&w@Jx z|C0Ga`weIZb@kMxsWS!NurlO~)YFg0?by0?@bqhC`IxVzOo}nqnI*!?&?o{wOX(cc zZ@(r+bOy0$LWt2rDM!K}aV~Q*OmlWhZIW6<&1YzB=}DvcXY`v=L>WCKBpGZ<_D1nl z^O<8&G@r}Nrkj@58JPHd`l;~HKmlteHiGQBmKh=;7>|Z+l;1BslV>8kWE-Lh1%;1>%FInnp zkL}u2jmc977;A=wkm;QA*$yklf6dApLFqPV-)zdHi^Xc}4eMeDA=+P`qhR~ud8x}*9Cmo!*g8n&hoQPvF$OU@$8 zY^ly$q^NeWT{|%|LeJS)4~9fH8g-@(A=V8GV$dbmiWCl9OZ532tfXnOmzyR>UlGja zMT=ADC~Jm=B2kC|L(S}4QpqjiaN<(!3)23kqSI z^H9u9R8cCknJTp=3#F8Tn3Mk_+Dz7(M1(;QU_nOILU1*cX|fuTIFbtd@2p~jgXUZ> zrr2?{1P)LTFigD)uizPODsy?$ya)+MHU!I1kssBK&mJ9ptv5PHKHxyg@9O@O=kszYr71&P1c4P4lF7C+EH#NsEIBUC$9RY!V~TN{ zs7SHbH_Z!WqJ)ShD=4-cb4o~*Bt~TK#p1Z1&P2~N;+@-Pwnf8*6wwp}#1v3E#khi~ zCtVJ%piHf#ThpZRXJAB2DdnZ9K|uV&!21vo0ssI2Gc*KK003T9yr>NVOm+9q(CvZ6 zd3lv%&O4S{Cffl-_fLUaa2hm{_nQCx5G(@#L_~I11OVOu=N9Y>2d;^;g|ouxp!INi zT)%AKFNj=?$ty*2LPo^BvHhwKDRdKZDEnlKVhuKhw+4-Y8mc7q*JIZxEv!SiL>NNB zz{vn00{}EL2RC2^B}}|PLM6$LoouhWAxap7{{|Q0VxXo#=-R03AV}Xtc7WvCT)nSf zopyn)pr;o?`romq-gCQy$3FN={W5;}vFG;f@BOuZ9gjBrE_cdY+r4k>?9O|$hEDGN zkA1sy_U>l4jSjAt`REj*mT8s*$VJa)za?9v+E!yVUuLKak&eDCDF6 zefaO;bN6=pqdxx!mlipwtTU+xi_^Cj1jWmf3YYS(?^_z+86s)4y0U?5L>xGMcT=c-gtjyM!bPL}! z=@?fk(s=xYBO156!?QfK z0U?5L^M#CVg^13Pl8QZakL!~Gl#|S~Rga?-+t<{y1^jEj-)5UugcU9{P!JEk&y+L< zt;U`eQA#Cc1i4p=#ws$3hEdhte5`VI7=j2FA}z(L%_WSMR#+~^H*=n~w!;0_F|F%aYz4unJTLeZvn-NC>51)Us;R2IG+PQA* z(d{CVl%^}>2fSM=RtN*Xmuea0C}Jz6Zg|<>!nF{^oVW;=MJPsOQH^Pu9NQS9T#GN~ zn~~?!MW7AgQt6w; zEEnGB8^(5bXv6TVtbo2yE_x+rpF%qs{fZ+TX*el9$j(8}R5;nLhOt`5&)#`6xPV-$ zAf|eu`ld<1cqI5A)a?EyFJ8MKW)g#@N>NvPcy{yl3Ss~k_!lM_5^B8X<|OF5 zr_F51Dz2SSgSW!YF7THUh$desz9>t6V-5PXab%;L)Y-|;y%*v1<#$?NBlcL=2ez6|jab|JxximpY^+Jv{G-SP^xg46c z)W?Ucd9 zb34t;U4@?wJ~rZ8k0nEyYOCGeUhH9Zaj}n|myoe{?(W`GE~LW?pYIj$wWdB-VX+Ct zx~1)eW2{)`KT07KxF}rnr6^cj?QYIk$60fCTIPetoewz1ypbSnZAW$Bvs%N;n-CS41EXE0 zsr1ZL)30;4oe!X|c3codmLLm_>o#o{{T*c<)T2_ja`Jf(Lh_$!We%HX2jh?nETRyI znn_MT4v-~c*jkyPWohzis@w9{((-0{<5^d+&=3Ma83}R^<6&9~JoAiDzjt7!5OO92 zBl}wE9=BNaK|=@x_$4Q%yOrb|Y#o74@&@3ZVmLse&=@}YO2ejtF zfa>fx#8eP4f+ymmu+Z_f#e!Uz_>4?|6z_ zu*vF~IGd_ex3%tOEX@#ALBI(D;b_qY%IU?5Gb}gC@sfnVU&>j$N>S{#xB23}2ozKx zQ}gvqBMTYp<$($ zo8o=@o*G}p1%{=YJUqx^}*{QKq;!BD#T~iv+1P|16A) zi*u+xs%*2OS`&edirP{so9#Dyb1j{27{VY3B0=&rj`8(R_Am2}GjAGAO4=E?X_K!? zfHx39L2wBI8F2SCBhj6$_!tzQ)EeWX)>t+BpN&clH$U&$un+=4bP2>YONe^);j14t zjiTtvA*0D-PGnIWDFysgp4$*2AP6Zznkm1R)KU0r>$!ONGqaoVrF2AdRsU&526ui7 zF?)r02!cxxrj@?ObhylaGOMQ+ku^G*2^*KKRkbP&zf@qmf`t$WVs~P}AO6;#^gajl z@tdDiu`TWLr=iMrOCIFPE~(F_;EljPpWeZX=EafI-(!64-E-=vFSNuPaSGL5o|{&S z&g#~c-Lx|~KA=Q@uq<8*McrZrT*7Ee@C)YUQ8f`Ai_1lTl8g7$mp;3dtWsr`fFG2d<328a+sNE(ueo* z&kGo&7z7+Wqx_8Pc>j)Oq-V1cPGqs)Qm5npk(t?ImvLXNBZFeyB&4FGY0v ze4%z;2uM#bPSoz5FuO!2iwo+?v$c@!NQ#O;%ThHDuTia2)MsngdG{IE^MVDb2Jx^7 zhW@(gjI1Biawhs=3uvnJTJ5!(RP(O8!C0e*_VjsfW4sl?2nbCuA& z`YXVHC)KxSDbY1ct={>otGzYa_S^Mo5n_N41cNQ*dPBWc$C_HZk|#r=qZ@k0jcM<6 z8qU|4+q`k(2n#R>zDyL4X(}m4OI*2m=F2?kD`qFW}}G!6F>s3MWWLhKijsgd>ye)k^25D@fW79ld2GY`Yk z5gDgRgqitdIy>Ze{;r7c@T?W`6O3Rprb1e8RSGCK1>Ocq4oNw9o=o~mZnpK~GQIR7 z25AN%$O&`NWoG}?Dj_A!GCpl~dv7|EKZPzffPapYsdO<02?kKElTn~Kn~()nG^ZtH zd5;)n(=l)g@O3z9YkuGagohXeS3YYmL6lm;S(Ym@RE7tW?zki~7+8yh*AO&KT;~71 zRnBU^+vPMHS?duN^YWtC;$FVMP=C3v$5ZXuzH5_T`ZTg9F)+3agdI|mW`Ze^#5H75 z!J`gtq@Vq1Kzb~Wh%z9i6hWsLS6Q4n%*yV$8iOG7TBh)G@+;?MZPLR6if9CaGZ8PU z+EPKLiFvH0kRvVAH0QHgC!dM8Em15rhzNloVg#*aE6;ZvGfEPCP1OILG3g3xR?7de zjhWDEPBkoMVNpf&0%5fXlu4(O^T-%`_e5lf2DwgwZ>E!H?yB}Ht!Y9;1c5jRZ^lhh zH8`2Y(h_C9&`Q+USmXunb{BZHHdP8H4#ltnB!US#Fd1>sl};-yrfOAXypI$@WK#d5 zUrxEhAv%J95d=_Nn%N^!$Vi4MUO7oplT!%^^hHjg-Pe!9{|%dGJ9yv_0zt(HNwEl} z4KfQUrZY(oY#h(hs^Fa(zY6;F!;4C}U?Bv8JP{(z??v2lJY<~8N6KWWAkZ3HAS(v7skW`(l_aDEC_cn&02!ccqN%6^G7HdE zNiiCznJ7x#FBQL9?`~V45XV742m%qR3_G&LVMRF4=@6KDNy0HoGT($!7rk0~QT%jZ zp+pD*jGf;hy)q_<#9$U$ta3D@2oZ`Ao(@w-#Ew?TAV36xby_V-%u1!RLM)$8i-{B# zBeEphNm2dwKc86mID|kDCxYZ8$4AV-n75kgvPi5U=FB)5oi4a4bg$M&*4It=gvAum z2n4Y^2Xt^CRglpo2!Twpf~kYpCL&;4$?_K8Ife1le|p!E?vLX)Gr;uUs}9}VkM}=V zzSru1Y-GRP*M=Y6h{S9a;6u%ba*!$Gs4&!Qu~a#eObdHSm|I!wYqNI-7h|VS{c4Mi zESw8Y{!Z}DPv}Go@cF|E+}`)l6bpz0M6`^g;*`8U8iZ*_R^wP{)wLQEvsN`{wbb=a z4S_@pBoHr^s3@T#J~+-_yclQHB{FhxOj#JKmOAb)2>4oPfgl_tE9_X%t`JZ(q~%r9 ziBOZA7!{I%-rhG1e({&RtN*1ZNT{C{R!b0s6(xodPHV`wO0oq{X~j}>zEU!0yBqzI zXRj6gZEg4PM5`?*KoAm<#+G|9Rv3gBq>~Y5N{ZalvZcy&x2tQ5>SIr6N(*So2ZG6) zo)mN^V@Rp7qhS#yai#e3E+M*1eqK}6@_Nkl!zu- z1u}O;N*>gSy4ZFqTTEMhadz75OZe?r``^}-A*N^n1cHC2*w|VcK%z6!wH)G`Q$#nKDgj zEirTG-Q@S1e{UU|oxWSY9uglc<>e?e0t*DD_W9ghDfc+7REc=l=Rjv+o+yfD8B1z4 zpJYP>9e11kecUjLO0ZZW1c4M|M-h=pa+*`3#7)WGBuk`PWUi0NhX(9%yIuB&b0$em z5aJ*R5*Mrao)tC4h$J8o#sP{FrjXkez(zV_S=SthkwvOwBG$=zu-9;+$}o6+5Q7nAshHTDGp z{i`m01&<9=p4wLnV>D;!g(&=qro5qrL149mJ^XyUl+NqplPDN6L0O5S)FEQ ztnpG#ktzLeZu+|QizfA#O|W5+MRWo&Ee_;qnR8?_Jdq+U8X5A>fZV63j44iep<0&~aI%TF;p*gi zdX$0d2=x$M;apB#Wd@SOsf+7(ec;;m{F7Si`k@772{u6HaMrvrdJHwB7`9Z~Y-{W_ zi?J`XM2U!k007JY(agcY8(2|n1Ta_@UFqBIBuyXz0Yl(#;=OCd)?QnwOlV|HEnrP` ze_UL%KHu$!ybZ|X5=b{kQC5B$f4OVc+u{06LtLmmjn_vI-;(wFz z?qgp3^#O&uy*YalkUy0k4^Q}4jQ#d8ntN&duJ+&gZ^H*u{o6Co%gk$SMSpXxU)+4w zzs_~?pnLo4*S}r+PjBiYtGn3v5`Pex`;#$lmLfMhDs0FI;TTE z-MwR5AIJ#i;eWe7;h*on_|P9oD*R$9YhHg2`Nww}tw@WCt6+hBu$)N)k+fekh;L1T z1>#yYuu#W873;8I4pXSI;{8=Lo1|qOOeWO9+u0!Cc#}?n$k7i$kpfvHvkV0lEP?3} zo{=H6B~6T4|4RKt)*QiF^>&sVhcwmQNIlc_JoU7Qgx;Ok@K_VDeYq9k869J~XdWi6 z%c<1D{(8H$ID71Ey9hC#HMR0K zgq6HsW9U=f3!WlTtZKZUi)C>~%vA4-4gXxNZ+-nftlfIPBa$6aV&0APPeJzT4I#(6 zNikY7+pNGbHbs_2kW_4Bh8ulxorPjF)mhHw`S&EISOhvQK#s#2v)z0mG& zb$(lIRh%J7%BWC1ra zIaN}ldK7`cKuu;6hA#qyyhKDI5|pHh)P^%OHg+tNw_bLwuh!O1*S58WbO=Y6h^f{T z%`RGzX!(7wA^sB?N?1MYPe-C2Gb*a{^=~pZw|aCsDECANAl_F~kfb+ClIrYPQAyk@ z(12GuNeLqyI*m4z>u$YT2Xms1HLgb+h^o{S0@9)JurPyoo*2hCY?k6s!lH5*oie;i z^j;zQcym#K+EgiG0xR}+A}mC5h_En5Iw(oQF=7;>8v2&HIJRbzREQwnw^Jo=kbp<8 zEqH$^mfadKX9N*~-&;LZp&0qnC{t?W`{^c$$wcGX)#Yn&KmO`BfJhuMnufZ9KPQ0* zW?`r@+tcg$S3tB+%0s8m&GdGla8mGoZc@5f#~FAakt9Kd3_Sm0TH5ob=<0X=N7sSV z#*dSGrJF;e$_x3a1ZedTCzDlDJ|^R)&&ri%PM=u?2~#~9sQZ9C@|T%&qmks--GR0H zJSD}$+2VNkPVjf`%FL@F@kwX%t^)X4sz=N1jOU#NHz6QYPW?G$1j+LbI*Ff)1Y0N*_W zJS%N%(P?bvl4hHz@ot%*hWw_0aH^wdQs~(sV>lLX*hqi>&OiY@?e0+|p1%O~&4dNw z^-ebwTA4#Qae}Aj`5lPA@n|VkVRKThsFJF_s<=`*j(_~D$i<@?A7lXh*I8UQy>FfR>3YE!86mz_M4yo zav3UCW#`5bseqV>7fWeq_yR;s`gSfrT%-`gwt;t zDG)i@`3O@05WGxoT_74Cid@6Tr&~ym>ns|D%b5V~&zhBHPM^HZot(7_KeE{`0{RCXTS(q#QMnHUF@9j8?lz~z4+bqjqhrAzJb20$p0b%;)%Wg6u9@;uEF zy4Ob=FZQuZoy>@j9LnZU3=*oBYN7sYX@bv2doNnpYF>``+ z--R1Lz@}1Tl;KGwI8QD(0)$y<;Pm;eBEt7~u9fhC<=OG(WXv~{ z`bvuQZ{-y$WdxL>C~1M_#2Tkj@AlbTdFcfk(Mm{%H~yiEp8{=m5G+2jF*k8$QsTMA zl|Va-AdozOFj6}E)Y>g_`*abVpEb`;DK9xZ10APGu9Ro+xV5z&Z}XJ)Y0?MswBqxW zo?k%ZNf2kHhtp~zJ|HH3q2C<%Ba=Goa*HRjYB7(+sHFUS1X?CRpOqX=6rBCecFPx4 z5=g6B-xI;CDyb8BGI^+^J9`Ls(j@7#K*1!9Ov5-iuoREsl5`sFi*7fQXUv`#CuG~) zLAaGBPM_okT}uEbnUr1c5QrwSO;0M#T}5e!HG)GWx4nXJD@~j}mud3LgSWZ1w*E#FWd(4<3^F}w?60u7BPMCnaDZ(?+8 zQ+dQhZz3rWx7*F-%-^%|)F%0_&yJ|QK*At@iKf?i1}0 z6)4uuzd*m#)J_IbR+>M3s2}Uwmd_HPs#-K;#8_@YAc-*KbI!9C%RCs3^p7fO>uDWH za3!!kQy><%s8-$5%ax&dBnK&x5AqOeK2=dl#prh~sQb-?1>#XPc?b(e;%Y_@z*L~7 zgvbt>j8n7u|7!F*LX7d|ngSSsz_MwwrCI?zP)O+^;$c(;NsIYZTK+UdHy0F$;M7!< zg38G$FbU`$F|tfrW3vkabx!Rwg`nciH3d$4!q$Q$yc1plY7mbX>AbgOw6RZ-qRt2? z-b7O%cK$dz7_ySbu3XB}J-Cdd6JLfsf&fZNGmUqrse4v$B9*7t?%uVjy#`Z1|B&?7 zylJZOK8RFCSRmvf6iFe8GkGXRA5pU@t)Zi9$4#HLCQS}bNh#1BFgj%~GdVEtJYp<_ z4VV}$_InjO={1P*S$F;PHMloB{V!Jk^fGV#{d-?OAJ$I+3Mnh#M;;=;u9Rdi=p0QU ztOcgY4s>nqT5GSpkV?YE_It$qkAIYlll;R4k<+h7?ZiC4dhGL{PPR&cig1wN$TKvT z-Q)+EKcCifTd?TEw_D`rpZf5F*6Pc}EK(0*f;I6#STSX66}WOy7t=7gH)A@Y=V`xV zpKlpam5W%U9)$R6Of@Wkk&qJ4>?xRuLB%7iLt1Ya{m5;(aOOkrkZ>{gzprS(qsrtOA!7VuEXc3PFlH zluSk?`K^B59L+AG;1fR$QDt;-)%ttJ4#qIByYTQM;AVMMXN~sx-%n%hgDM_Izi-%3&4#W^~*?F0_ zF%8M2p&X$kD-2EGmB%7kQpV|lhaxpo9$gHU?Kkdpcx-0%aj}ZjgV;#T7MEfU!cxI* zIb{fqq)1*uJjt7|7dmTi;MxSP3pJ@oJP1$KLDW0Kg|U!Kg$8B={53xbF^)jU}(Xb=d-+d>%&0B<8hqb6*8x+q<PT89Gb%x9i@Jm!?>y;IN1^G*BQ&&7kc!QN_)1X{ z8jFe0=92Kky|*(^l+8mr_!Mq--ST3NI1@aG#nsd~7{(*ytqR@RN|1NZkQp8_bXsPs zTicdvt+0$5R-_(8(`t`F!D5Dc9zr3hF{`)a1udZMbTPMHYOgGpTnHfIRr4k`%uxeV z2T8Crp@fUtNls81Vg~k~9_wqAktz^ZsCh0ucRMH(B0OPV$aI1%b0w(WgDQSRJHg!!S1 zu|7NYW%B^J7_0@j;rN91?^u&?h|JPn;TgR(&_1Mume(SQI zD;XY>VG8)t48^x2On*qJM8ze_%-<{{%6lpr0eky zH=X!hwtQg16{L`j&=?4NN_nd%DnbZBy0UGb*EgF*UA|UJY8_#45XEA;1k?&6E%cJG zWq}fOImS2)wGpis`!ln(hV7w`U@9Tdv~wDBkd)vt7{@d05Zu~%vRVq{w3lRfFowNd z4R4#>vw!~dT%?M3AUDo~%)!l3K`2ztq+q$p?r1JY9Eo|Z2}_Gn|9mhzxe!6bX6JI= zi4@%{F(xYUNix(rwS{l!CFt=oQvL57anW!@>Ng@U@S}ZZrTI7)7 z>!f?QuU7rr;<_C$Q;DFxE@-THg&q(%9dmT&ns;0yWO;?^WHNNxbTn%&&tS^h=@22{ z#&f9~Bt$3X4je&NQgFatib6ny>D2OMhb5cI2Y=7aYqQHm22%^cDV_|IpvY40pfaSW z$&#wDQBGXyP8ZLH(FfA0d$n()t`3XWlx%7)IG9`rjPV}|0D2*}T17`p?-?tIRe1{# ze~M`Q|E$0kPl^ixC!Rk@lyuERqAVij+z7WKa617!x>)-!|4*?+>i<)aSc}h!3jrXW zIk|x;2h2%Q#SPn^0;Nus9cxn@_x;{h*$m8opZf}Eor?~p7h+;Op;APsV~z^4NQ%Tq z)hdJ>=VG0zcP{NU{NLRb>W`hD!vENf&yfoOE}ldJ1EGnm6_K$cWvh}!@?Hp!snhl5 zkIsund$fEA5b)x;+n&%I%xSfvE$PZloFt)z3_!6-{xiQCUAIF=>afUQb0NsYnt5ZB zuCW4p2`%px^Onoem6Hv;{=vk}cye3_)z=UZ0ssI2G&KY>003T9yr_)84%2^&WdfjGQHur04%_70X``odn9gWw%tO=W+uZ-OCom* zdu?8{)73zzeboPBk^leq)Mwap!i73S7!^$!966eIjRm4i8QFiH``yEyF1vj7TkkJ< z^V@guKM(!RefMks@7`oAx7{V~|zyz{y5f3IHo ze&>1jLjSw-!C!vt?H=1pdhO31r($>2^0779UjHB;U%veT&ra>H8GEfieRrR_zmo6F zWpu|r@U5{2`s>f$eeKuoKB|AiKd_(Re)S)oLkchX_}Oy`gnIt={X*XA&rTU?MKf#g z+41NznSbh`Mm-)%T85*og<4dubtkC^uNJB&g>4u(>+r|m6?bJP@DL%`|6%ctDzj78 zZ%(8o%%IF%6?oLUHN}-{VJyZpIB)}y=99&;1p4@!(SJJcc&~C3p|W#(XN8- z9~44)ig8(BuSg&wqShgB@-k)G!$j;2u@`pI#KCN+MI3Df(NobabxL7zwW(Ud9iv*i zD3@@_7N$+jrf%$&)LOuuK}Hnf#uc;@C&{9=^Esq-NtvN~9|hLBQ`d$IPcK`CB5v`( z3JPf5y1AN@cy?asd-PUbXK^}9mR78l7N&3A=1L~55o~x+1%**&gPxBiI9h0qu#gfm zHfUmNf>Lqt@iqMHScD-STR|yRAzErnS&@@oN0JCbpm~{y(sx^;@pZ-F9(TVk0OvY< z!P=_z5D%@Oc`s!a<*Bu)x~6m}r0OMNp3DN@{aTt!IQlNOX3`E(hzC|s=3|BZRGrjL z6DhDY2{}_%pOvw9L>d0FPj2pht`0gq&`cmA3i09!OhdT6JR&l-k5*7u5@zmCS=*^( zqkZ^8adp;RU#ySjjG0lYV(l6f`)&ebd}qlvS-O;4)-0uHf>rgc?rbH>O1GBwOdTUX zxNBYf!86}d&@TO{ia4i^&yg6PeAGqAPe}!9&GDP5N>n(uCessIIAQVheJTCYY|T!6 zKy5>aHh2d%K@ni2l11WC6?e69GM3oV;{O(B^pQD2=g;X(Y2b8l2Q#XaggveRv~IueWryUrRb$>k8T6 zLzv=06%;4uMM8OuEh=+Oql!J>v_(@Y-eM(sSCe~tIv-^AGG$|rpb!YIq9M#lX8f)t zXlC?DrKT>esxCI-mS{UY-kRho7NQUjuAt3IEB|8`0PThGu4FTLBa@mYCj8MySS;{w ziZQ?;3h~Mc_-sB0qCC6V4tI`)?J6cRcP=tX$mJuJ?~3d0*4_EX*JUm>a{UlFy~^Ak zK_QZ-QPy2_uxRs?EzQTNABz{|HE>(2x?=4EqEkIwqd(;Nr^lDd@buB&aSj1fA>R1G ztIR!95ZhIos6{2E%wuuI3uhWR(#W>^Jhr?#Ph*@~!|iv<+XED0MjBBBWXm#{kEkJG zFP#Dvq8AwqpT!7P6pmQ6YVX5c&97EE&=7@qeg(Mi!2<#Jw-T}cO zW~;>oaplYk+Ub6of{wF+T&EYhiyxnVZX%^W-G{dGgw-BIK_Tk#>ucc-;=g5No1bXe zCdzs8)aJjr^D4v5+`U|DW#0G`bG=7L-xWIzR|hJeiVXOSOSe=DS>yo~#ZCK1&0dr{ z#}7H14qC7B3^(mO>SN~3Cbl8{o5*qL1w;7Dxq9C0B>$|oRa8zW01z*#j9Rko47Pkz zEf)^)E0YnpzdVrUXs7Dl$KL&NCpB1zAW%{P6nv_WVver594zp&$yG4Q&7U_0 z)i1BVkh$f3F8-y{eN0p0tH$K>K72!KLENRg4bbpu$><%OXibwv@bkOLZ>=F^>Q=$s z7k5p8yrH?j@+iR*j6wrIcd%?oxt2`Ya!6K2;e)c_o3Zco%y%p3Lb`*SUJZ~wXevl@ zMGVqIv4jc$#Ghvu6Kkcxiu#{WgG}J~cvapk4<1r@ycCu``45Xt=}Z!$2ozKRDrJgx zyGEyPt7vjbw9`mgiiuB-DSS=p&Nc~g1PUquxsuIhf2Ra@y?as1d9}P5tEr@GOlk6` z@|)%c*S9w#jtUB;074QKh*tE{`bJd{v>=#Xkmm(0fRv)vWaTrJbjAUXwr1prY+ zkB-oAEZ;)Q$CDoPhhB*YXL{wh&yH&SE{C(!x7O=PR^HOnhn?wH zZBqPi4;4KoiU_5ZA`2A&%_PK*Rbc%T3N8*^*MG#R!c8CQZes*I>Z)Gr z?)~;i?x5KP_SuNhA2uolwt|?L)1cmgrs;H0=p-n;tCZaCd$(s6bhzRm3gtryf3qOM79}B@L?oVsiEN`lsRd!msGX2*0r>l(kbOeOT9FiVD9qKtVvL@ zVw8s+O2J6j9c*LH>7tPwi<8ni{2eai(Yb#JJgYnz$k-}mj1I6uDfnVMmDH<^n^~GN z2^-c!*OivrA}22+L_V=+QD2~kD+NfCl9OslgLbiUQxbq*3mRw?+qrEH- z3O>$u%~g_Q$M*|7Wdm5^-K+7eX?gQ-9?k6U)K}>YkssLQ0}0LNJ4q5cVet0(>`LJ6{e+wCiBhZ{tHD_ zt#n2Q&h}X`Vzh^i^1x-e&@9N-it)N$YTMgqicCuKx)h_Mxzrzz69b6jWx&9PMe~9P z)s|2e(QIuwmu@=S0+H06p}6YgU^UIGSjG>07<`yxYp%r{#ii*!DsN?$t2L&SIv1|k zb?NjqX|n3xfZ2-1zKxw~)hGrb(S)=JWQ|4K8?pGCXzzn@`+IE7_&QO%2EP6>@;*^! z7(_mY z27%ZH4t~s$kobD(uu(gR)OHFw(|W`OZL%USr}zkGHZbtRq;fs<+NZof(=Aks6_W=Q z=5reLk(b$gd`%58+ql6GG{_Z8h)mfoXW(%Wq>Q4-S+*}46fM^4RKWr@rff2J7 z=oR;IX=z+ra+-Rx7-yHV_>n_q6vSa0IruRTSjrx6DMlepm!(W|AZ2x~)O;sOTVGOR zsGSU=unju=*8DxMlmcXjW!fjbq9o1PgG$Ecr&e$zL|?()_NxTOtT1?L@{x9CN{R^; za`8l;80M0S{aQ}j!nJcuc;3IV!Z~qiFn45gqOmBmLFEbrl8!PyAA}Jk$}?#jB#TON}3!pvcy=3>CmgIH~Q7O(w`dtwZ8*@ zMGUFYA6A!xIV0PRPLa+;ucZx?stIW(#txUxxRTmt6hvVgIrxFEGto?@3L%kHT!;r* z3!)V%HaU@(bvR;d4G#RU2_1LO!6%E)Q{+e)W{IsvQ)yC9&26{;+2O>f8bx7`JNP7O z&m%?#f+g9Qv^FG$?T5>~1utLp+6;oYY=Z|sa5e~Q9O6mpXW~=Vx)p13Q0r%NkGO9B zQp*hPF?acO>@^UP*ai-MWJ$h8Lu~Gjsp4}X5^{1+*eWAX$^Y{**=5978Z}{yIQTrq z&h{?VYmxb(cDz-g3dr758KnhVq39djPR|PIfhwBbW+hpt3wO% zKYi-KvVF>C1u>vTe%N9TW{MR#8sc;^`i(grTP^I;%c5O6`$07p%H|RJnusDb@WWYh zDF-nIgW?3CSzH|^%g-l9)@+8*keU$0VH-L4IZmR;MaJViwNbe;iHSpyO-ap$Y2Ikr z1A;$nAqR7X)gFjVmLzSM3}v?Fb5FJ4akFq2VQBf$V&@pdVH-L4j8h_yb{oD&b7ox^ zN>dS*DQTLBMPK>nc%p-cKWs?{LJspJVz+~3#oVPiU|Uwm^OO;&t#=1^p*|4*ZD8Ps zsp)(%DGhC=mPDPXW6HAT&9D-zjzFEAC;8ZF1A;$nB?lr6IVEQ$;gPZ}Zk}qJD3?ek z5QWu;G`(|tCePC~9NSJd$zHL!v5hO-*vTf@*tVT)Y}>YN+qP{!`Tp+r{kwZ=s?VpV zW~Tboso()sT^ZpE78F5Cz;_SLCFjCrCK3!rm})nUGU=<4}fD$?*thQ zSc}0#KTK0Fs{~y~Ln74)%cF>*aCY54!;4Y8iGl(S0s^AI0?zUuQ^>0n3+%UX7W-?3 z!Wx>j%xsk}X_`~ixB%VpnhM8*4LK+TfAW_1%q<8=E@~Sd2nZiQp}%|2*wYb|W=E@+ zcLy9oU^<;wkcwQ<|p%@?+g6Ll286Ku)n@$h)lUOK{vYoP3{!^{ybhdGLPerVkU}`Ng7WXP05-m69D2}9-pj+S zwfmL%>nHB;pF8qGVqVf6@QcKIi0!QC|>D#nk^$&PJDkDj^IYMC{c&nwN4EsY z`Ov38{qbB|mZm71u0NFYv>9lBHt{}{X6C}*Win%1BsdRB%?T4f9GEPEYdvFOo3p?Wvg;OBrhCypnNhhN&`5L`AH`GY z25cb6XH#*2Eut4_md64P=Sb3G*)9xRTHD@1~~m05YE^D zn73)#>tX$e;Y4Cz%SL!db2k}LKvlp`m&Hy(JL&_XsJV5a=3myR$V8& zFe+p_WGl$M`&CEUIsG(6>DmY@7(M zIVqRm!;HsNaJy6337l93NB_^}RG5mvyMa2+rG>_UAHs($f$(ZS0>)4nlD2cyS^MHT>X&&x2w^PdHHjrSf3>3I-Zi}=*&8S85cv#LYWU7jTPw}S_bGB`X$ zac%>#cv3dEu2uA8P+Bx0cJYL!Ga|QG$;Ci2@4{V0m~w!*Ur-O63+$<$bl^viPiBuf z_KMu|f|nQLOM=#?ypvSGG~RVvUI`%CAFWTF3ac?@nr2%$bsT8jFd$Bgj{Lv%A-{)* z8gQv}Z>Yv>m$0fw6PeQvV5^t({!lgu9_J@R=U3W_9oYVXf4$A|4Aq8R82zkXiCCtU zSE{rdqqPP(r!2XT%v9skoc2NQI7!;C7T9NP`{A2li^RsVV`?z2q43oOty_lt{VXK$ zANHz7Qdj47T~wuTmATv>2|Jxk**Yj+oi+}m;M34VmS-2-?yAD$!9RPj{1xMIhlj{X zn{=brEr`C6LaEv4l6p&nwqYX9!%aCOqFT$x-?h*u0jWY^OypSJr`3 zUgeg&b5sPs9Rgm;LkBG$N^8noL9DV38xu5^H=fQm=D?y}dD6XWqT6PlbPyzyKL_g+ zNEf{>H-gN*K}Yjo8&Fvza_5=kHZm;Z4#pN%FQlNH=+;Cv@0K%<#@s#d+R1S_V&|y@ z%50~i&(2*_W*ZXRJZrGn`lww#@b~gJaa=}gfuIvp+`bAvxu9`v`A=49&!||GzdM#! z0aOO!e+JncyIgeU`5k$5MFU7s5a%3p_fMz(8lW%OyI9sUdnEk{XI!jgt-@_A~W<6 z8Q4Usy3C%bRy4N-uihK<)BSVQ_~Qr0UFMhbq1<;{9BCwSJK9cGaL{?lG$ZnB+Luwc zpK9B`D_NYg_{F<~H%s`E8AVeN9Ebk#oHOn(#x%y21NawTDw0uj;l2Nurb$Wd$^=hC z{^yf5N~TXcg`gGAE*R^b%Y}g|-A`ZsYZ^NUiSlOA^&t?H)(Q z@AZAsRm8AR$=K50DwV3xe&M==(hr6G;6#9R^=i58W5eS%4?aG;6>yo@Y0yH9I4>Ss zj)D&Sgq(<6%(<|CcRRfoaZ!U-WLD@cdfgaC%udu1r`LSsR?Wn(qkzP{DPae#Y5_2U zQZ{apL79>|N(oTVLe#jV!%b}crG%T44>UR3;bK1aEk8dh7SZFm8NDzJD(3EpKireH zt%Scx#3;c7h#Fh*6>!Ze*MgZ3M4Oh~Q=}L+ghWyq6T*0K^)i@f5^S*hhMRPCR8VJ3 zSiS4B^ofLH#s5}1-dQhd8XZoJZjxU8Qnh(U3KKUeREh(2fitlA>C6E|7VvH(3NAw} z_}rzJ4u!45xidf?MsY##vn2X^rG#;&9pyyGyCC#99mFnnur&x9wQA|4H2`EhS2IDe>fmAFk9V_HC1Rq zBJCLV@g5m>s5gwXc{vZ9uvwrf^!QLs8p=XGh%rE9bc%Ugn4q>noNfMLaMQj_L)soE zSYM_aY25d*Q1ro+{7CY`gaS8$3l&3NL=%ts7Qj4@9#_Kq6tmpFEN4+3FCa#RN`{mU zNNS(!? zo8-tQzUY!8Aiw_U>lO5@DUxD9pH7zy3DD>$+iHqX622Ygr;dSl`hFROULUG%Lj{i-~;<8BQ3lOyTNzFc+0h$t$W_FFi@3+^Rj<0&!;uinQPsaXI?fh!_1je(iJ73RryG3iE1^2}%V=A4%M@`-MuBe)f`MAe`hdjcDZp zdJ6tHYJWv%i7R@;XF#x<*^+ZK^e(J4G@QS^)VI$ zNpO8dWjm$L=u?C9p$Ho|D(BGM1%`O!Z(L>Vk&6SvVdeki!!2l9Ay**dOjwOvEUU)Nj@)GDYvk<6&R|8mgXlUx zB-i=&W87f%LM|A6Ny8wABjrPP-)eJ}XwDyJw4e8Z-?RsO>=d&DAIn75=$ad5#AI7!6lc= z>#WE=p=2bPAIu(Y>AHGMZGaUP^7sG~`tNAuRI&nm!Zl`C7M95F{V}^?wrwetyejJl z1)tDT41K!-p@mcvf8E;w`l*eP7ktL(ywLnmd3r566R}(b(h4#4p=S)LhHw(=LP$cH z83phamII$m;+6->LeXkL3XG^3*DaeML_2o(xUJy1?t1~Qf1G+j5)6buMbyYh2qpnuzQHwET0CVs%Mq!BS0Ijpf87E7UvYc3eU7*k zR2c*Y?X@``zz)Sce~ssdj%+iUNz`}zb52(6Z^p=00*L$>29RezHY5?tYd`dCk#qcC z1i=i#!XG%2zEU7Y^K*!i&;#ukqiju6e{)?~eHS(TFA7y7kbcN^ytcKjsNprYUGY%A zeOTq0FCGs^sfisAEk*+aI=P?2+7 zxMt+rIItG#y!f~H*tBJ)FQzfOXg)OICCw`>u~Zh^TR3%F1TDzfyT8C=Ht z4(6O_z-{rwLoXrlP^lig;)ao8eqiE=30l^3wymEZxSMwJCx~9!ZFD+yc#LSQjqoda zzD&H2B?PM=iL-@Va>Tcid_aOYf+_^X;SzPQa&O4l*QSCVxRLzjZxW6SBY zo^qAflX5k_O4|LZ-O^^n3lDea2as1ab51xL??U(^7G$ieYf>B7EnGnSsik~b#ov9k ziqZ6Y!Ex07bJd)Iz{}g=r0G-c;D$9OE%BzXveC16e^wHHI`@R&A@t&qHPJU*6h?hS z`TRn)jnG?}q34cW5_e2RUD87xoqc22n-?~*^RR~3$Gl~qh>wM4U6%O7WdJ%97=0xm z5dX1XfZ_GSrBI`(jZWk=ox&w~%3=g8xk)|I1-bl*rdeKa3i=@pnV}OuQOUD#)za{o z-*a^(sX^s-1o`hucd^>cJ42 z)1)Ol-ItiHn7ow{5K{QF#SOmF1|2WPeeQ!TU8>SW54p!iD7+ShHO0Wp`W1?@mmr*9 z^`vjk1-v}=zSR_vI$=~45A_^hc%?@@Ul3>&i}ehvx|F?s_UZilNg^F zQQimtA$CLSrzv~`!l)?iJQvyhwhWhcVD_Wmusn(p)Fuk~d&QkX4}i$OXHTC~-V1kKoL|q3cd&q1d+5JLe`lC_y}iZ^G?c}!JXu#mc>-+zT{)i~ z%qwx9QFQ&7PVP;2illDMwCl|`V~o=ZDPI-BRRdZ$n$$4Z7&Y~E*1@t00cmwIFrfPQ z**=CCUZjN-e%m2HvMM6JSX;y2RiEF;sY#}EV|+IouePNJ!$a^#LLd~n5Qc=00F(Ch z?8=|=V4E9xxBGX#MO)^g(&FfF@zJYj^H_8rHTxOn8ka~U^YAorZ6BDcQmX8r0?2~KPM%BrbP!3dKL@WBb!;s}C8N}%l& z#o_+qZGDu&ur3-?`jh)!iVu{g_tPi!pM=xHkTANg!WDz=cf6G@4#G1>kT6gKv}E}E zUpL`E4!)2zaG^(#j;kshHrIoNRKkR^)T4(^Qg+}J^&F}xCSnAH#B8VZN^~NRCBT@$ z+!J=INZyJx2OK2C`#`AA!|~19)9wM+V;I&*_);f`rYOAXy{`EILgUpedC(EzYn_$05L1h=$h) z>VSry56Sj77Z^h_FFDDIBIm-|PIsGr^3JD@4 z0?r1ar=xUO3g^4<;-ySFbqX|?#qq}BvRr|y^P7}33*;vZ7XWP^-)eoh@{xc6!JP2H zMFF7zZwCE&4SVF$A}cqAUIWXz&9(ytM#=+DNKDl@{&$R+B=^Fz3oZ8ki_Q?{nyBvu z7Ckz5CUKOoUGxFNE7gtZO-rGf{{`K}tWqb6| z?iCdLE1BEu5a~S$`naaX<7kA-egj`xMr`w+@ubD_ht1e zYn95&7ZXLRK8%`efDn zA$&Kz4%egW2@Z!Eeg=abxwo%FU)uMz^XEG7pL?1fcQ5CMQ6A>rglp8l4(`+FMy6-C z-ekb#ESE25g{**iMdhc|N@OXWEHvVuiG#+diAx|I-+ELQ;s9T(s@7|od4Wx0s|7Vl zq(@l4Pp%MyIZ!7Fg2 z&?d9>xPN zYKugf8U~(GCfTYyKb;9T-(OzD(wv47$M z*Exw@`ubCsH4;JOo0|)H{t%%K8Ml2A&!TT535yq;vwrZ{(r|^(r~Ip1v;JXl0oSZU z=G`lkvu@q(?8Q6zojm2)pN|Fj$kf8q*HmX&RW>}+aI9>Jrq#RD1zV&+*RqRtt7gG= zU~F$AQ(h7mVG5b&3m`vX{HW6o3L!}J0*0<=P}42c+ZtQ^HBmR(x4p0`o1e{J)MYNw zh@WLrqBw8mJy~Lo`B9RWlwgn~CG|^Div8)LGeP+1%ZUJ_7{Fmp)22B{78G(;>UAG~ z=Cwq4M2~E1X5g(8GNr;zX*(6dbKrsQc>u4<`{cLX06!mRS;p|eUZ!O6Vy2weu2o#> zv!G;1y7ZFQbg)#5&|=*=v1u~8pZU>B2EnL6r$ggFIT~pFT~7Mc*eCUPN1%t8SeF(9 zUOQDPs9Ge?3-R?+lT|gaPP#-;-uNcT3F~+EUw3e?aE^4L`1l@n`dIDBFSQS{4fxsh z3{TraSgNKb83;v%PEp=@l#7M4Zi0A6J45p-;uT3Llu8=QFyb3}LZ3F8?Yck2S*n$6 ze@nx)%-t`{spgw{>$noRHT62P2%)|Vo5a0!3baTmjCD#?td5{Hb%`(ML0nA8 zi5l!N_A1BK z$xvH_Y)yx`ZaT02#l~s|8=~D)DSpo6X#vswlh~TEh6JzcOVK83hv8vMkIrndZ+#Xo z_*Zo@L}Wq`5t`e_*W%Bf4+imE!Rw&$Wj}4kx-}vzpegDV3F%5<5P8X$m0Y*O2UuMt zzNOlx#g8xciwEa(k`0H*65|Sxa?>Z8QxKcr8)c=l!6)XCEDG_2;NnkaDfppBYBx96 zRLypLJWkJyJ07WKgSd=(atTO}$`}k~OpShzpl)zU&12Bzqs#ms{4~FYWYLePWLVZ~ zc9l2cc+>eU=3d9X42zrtD!$*SvyK&L&IsrZN@c)Gjn5#4n^%bp4e9>768VIwsCL1D8|NJ4?P+V;O# z?yxv9tOFg*u2zHgf#uYV34@#KEyb0wU@wFZBPQ?T9p#&dRl%x07GNs|njI4kDnp%G zJKAIBz{WEm?jT;B$NGS7E!v0Gh5ccdr^9Z;nL<$$i90C<_!0V zeS;@4)RaR0&b4C>w@;_e2!r7Lbksf7!3FG6Bjw~S=MPX507YZqDf@2*x&(@xiO7!Q z$XYXEGEX@q>(1D*2ko-ptG^+5fu?C)c9a%vn@Ml4&l>99Tyz)SFQe3Rvy)@CyD!Zu zs|9SvztWj;pF7-MJdk*V*|St@#2c;_XkIlxa}E_>Z_n4H^7zl485kDEd^{fU_TJ1p znQ#U1+UrBVB$xd2vQ$O_!IM(55?r1q)|0I#@aeS8jW``dZdZSN>2#qPii0o*(sdJ? zWTo6PtcPr~$^=k>bdt`Ik7s2Y6%MJ4+W z+4|?{xSZY2cuwl`8xgWLSt3;Lx^CvEqwkxF?86|e;~#@RrM4ss8*beB5chNZAw)bJ zKh3?3rwow>^*5A_+_ge&wQR%~tjMEIV%^)4`DPn76V=jJ-wa6Ycsv%WkEcz{--Qi{ zPRCR#>K?umR`P3=7*rK%U~C7mt3_ZmUz!~OoZRL}!V=Q@mrECQj#AH3EWyPNy~WGc%i zw>AYbSbbLZGi6(XYDc#=|9}r`X>ot#Nerjo4cVM z0{xye&HteBuGAKb&iJu7cWxUxezw;iL#}0(uvc;!d^bde*=i_MDTP(D)7LbzRJpYE}zO{c&(uC36&-ZT9}?+Xj-e@DYy$F{VZ*o zmEES2EE}ctf`rVpbQT}XIK+1+BXyFtG6@8$9Ta&RisR>jXD1}6z4cuIJLO2ItyOT^ zM6)*z2OLOYkOG)JT%VuSFWV}Ul1wj*T9lW}PDw4@$8UBQFBByn1?ec9l zUb0A4N_tiudbsUv*<}+SSa{LP-4V;Vr-OBc%LALS2dxq!R}t0?%Tw>}ib}!_W(Tus zathe<4%E~{fiI|`tbD$*;x~{5uO>HAB~)WJs$edO=^!ka@5@MD=_+l*9sq!hoXB7_ zeKng%^`gg5up~|0K}WaB?hm;$=RZSY?C@5664mHrs1i%)7XmWF$mc)SFz;pwh|D!1 znO6TQ3+Wrke$yK>!lhwuXZuAU`rlyY!)PtU#hHzxvnbbWOGf(hO33YjLrH4v@O05) z6vTW!4^QO#2fyToTqULfnE0|f%c@X)MiVQbexxkFQGMNb)vsK1RnV!RTzAAvD_)0G z4|LF+%TuJfqe;nu#L+|)F~1S_*c+|7{V;ZgEq!PDCocjjSu^01V+}=MA!heP$WGsT zXD7|0Az(17Di)XyS%ad;!AR?j%0UHVQz=6Pu(PU|(m>Ew%Z3)3am~%IhkM%X7!hQc z!Hq~)e*5{d@S#=#u^Gx0Ylg_S>j7|T2p*8_;xVDa6T%Qir0W08;6ja)=qH<{WN{HX ztx`2O(MW`w_HSPlk|F?!sikp@- zTBJVb&S#l~ar!7=KXQdNcp&b<--STHo=k)YAWTjr)+NZ0@sx(uFrUs5!GY5{s*Nc1 z^?6K38wTw^q!~VF;OlQllr0VawEW%4DMpW)`J?nxto$II{{5v=9|FwOn^<&S(4N#A z!WjGqO5C;QN$M-k;p#&MU!E$qp92dMy07kCfF{BcGmqH|VzSeq%wZdYFfjrBNuKWH zX>at!l2~y(dJIZ`$9k(GX|A!exA*K+EIOK;f*8nF#Z%u!Kl&!yta_ar-HKVIzO)AtI`zLh zosx?YNB2;i`P~R@a&Y4hX(9W&(!CH|lIJ1&DQTHqjg1JvTSZ+0z7yldqFoJK$x`+WSgfPa7DWM)ZqyW*I z$}|yruW9pixU>Ge!I`8V2No+>CE?EB%#w)^tYVZu?Zy&s*bSFJ07Yc9pcmb+0zJ99 zKYb_%n6gX99WKY8rbHJwAcP8Q^MQq6%|7SDFw-ED(p-7FnTxjMG(s@6j{1DI{cu8I zV4eK~9mg7iv};T#tKMwQJRK!xLWZ+N{);IRSq ztHK>GK3oJrV16AxT96dYJ-YzSZl8Qnpj&`#c_Oq}!F&lRh@gOV%~L*{DFKb{+?N!X zdiJ|Iw`b9#7dcpfnXA&pg^k|fqW7(p1&Vh21hmKiXJ*4JVdk#f(@N8`5WLFkVEy)8-z zlMgt&`y$_?E}hH-#RU@AK;uvW>b#Hs>e02Nx<&X0iw^u5)GBPb@<(J&TAx89q%7)} zP$)3q;5Ec2XgP8+iqKGJlSoCPDh{fX5b%u!o+r%lP}dP2qJ&EcLQ^3_%&QrsDs_(j zpox{!*aas`SVkAVCmc?QMf>;HkH9%~s-yxmfVfxbWd|ub`x_dNc9ejIkYzRny`ugq zNL6`2plAAt!fPkd;Be>xZEuAo~UxW|9jCa8xkUJLI76@3cE;!bSHI5Ng>{QwMk zgA_#owO(?BVu-4qB<1C<+j(yE4k?m*b`Kirq<>;X$07<9JJ=p#i~@D?e(ia978FzO z9UxB9@KFGY%&Y_pwc(y)-zR9mMsR-OA{12;e)h{48Y$4^f4H+6;$H#)(?q{PA~&`T zxS~7f8+*UvKe)j=iZhT_AS zt@!qZT~i06uSOEIMg#} zGZa_+SHV2dk_63cPV(|<%tATQ(s)=wxBGI+8p3UBTk16aV6jf1c| zH#CFrTjOw`;~3 z=e_OK(TW27Iz>+1?tt+z^C*@(f;JQixA z`0GJkvhB$637k;|)a}>q0o)&GP9LbW3Iqk>$zM`(l5xDTopo3#D7>d8)MBpL?)_w3B{Ri1~n#!D;=ssu>jgpw> z2jOd=^Yx-J2=N(he@Ku3r&*mi4NbUqLrGV2pNZkV1s6 zbpB1is+wh&Y{)5=AsMay`|E z3K4R|H~Rpo4?4Od+MH3JVHgJo(H0&2&thdUz6hq0zjmdn9XzLE+ZEJ{e|-?Di(p`q zL7v0z_~rN8riLI{Ga^p@lvLJ$RrKT#62<}1caHo1?%3&@XXUql<2uRgTuPRA-;MT# z4%rYa4~LqSvJq&DUdY}6DwCh-!J_er?#6cu$i8V|}u2su0e)TeF$MMCjU z4h#tYr1%u{rai#h>L)xcu5By={w0pqH;&beF+|Dzv%Q;t>7puNo*tneo14t-p;647 zSAZ&!f=+Xwf*+p0K}iQr1w|2W#W{{U^#QLa3a?CEj{#=tPx2L5+`0W)T{F*IOx)as z-$*T01OFZDFn*yLOZt2r3fy6Jn$x+}h4LD2_n#^4~h_?;U3%b9sjC{=AUjd0AAgD7dn4sNkAh zDuW8s;k01&jY;~X){c!g*e{K?b%03Z#K*D(_y~Y}b$Uk>A)hZRJj6t1b>tZr75U7Z zO3jV^d^^*9H6F-HN_i~s=YO2->|}QSd_NiTa#Gu>aR0edXWaH6MW9k;O@MUCReyS| z@hX>Q-}1MCA8}TW?XjzqtJzaqS9hl3;JDWA?xC?RC1t%;cH-kAO9wAl(Ho|~Of15k zJjnpLZkv{OUY1BT+3q7q_r(3E%b4fv{zK<&Ns~)h_gn+OdK4B3MFK|4VK80#w&|jV zNEz?x-hDmGU|y!Wu<$gmVAbPu_yuxEDDd`i_1Lqt3#?|@CRDBLxk~(;}SRwi( zrjatQ>_ku*=g&+1C{lhZciQ5DC{dIxv|V4|t~CitE5KmJW`>JXRCq#8s@N&ISQv8QIO2?4n=4--~6a3(Z;MotXioNDgg%touWL2a>JuxH~n?DDVL+BmD!?A z)sxp?zG&)VxBT8VRS(@`#oVF0qTPD+cv?sI^6OVeEt)04`siyyoN!k=g%E}J49#)} zRA-XsE|1FzuiZV!Q_<#oK-D?7;^!}2QhLq2o7Mvrqz#QY=B2IFF7;I+8lbAm8!Y8q zrGI-mDv4UVTP|7ScTs$OexG&SgmvzPNMFux-h`4U@&yx-RX5Gz!#G)w!@@Fxj3ldjf(LDTFikL3 z9WQO2oYodsHihvk8E8A{otL)g4u&Edz^4rGhnH<(;drx6?=hJ(xH~#(|HbwOO=Eu< zy2Ri=!O$@)6b%S~Q{Emh>QkMOBKZlv!3`rOv*v{^x$^t2?(z25?kV_-P_aBDZF`vZ zN@PS6JYk$;n7Ms@06&}21h2V<`it#?UjPwCF<7~x@NGkc9 zp1xQ2ZtR#-Uk`ev0%T-UoHY{LinRj+|JW{^T;G$nii=NHK5NFx|MP=kc=d1GBQW9# zvX0jyZ=`AV?aedy(72=GV-5)^047Hovoig+RkC%}V+6iw>DHZt1kO%&i)_yHbV&;mbNpECsME;yOGa~mLR=P?P?3H ziczl$UKkR)r7gL-eGTE}fERh_@ZXG{-iGrk%-35TgV6~rqr58l9?{_OA)QC}b8%n{ zX0W}5nPY}<*w0x-87*+bc{hS&uix$ApeaIGEeA!N z1F{RoN;KZHA@6;`h!l(08KDiS&?^LgA!TrN`eT`GH7zb<;`wueh5?LWEK3DkFu2uP zwD%$uU~RI8|(H}ji!s>0Bm>rap$i z3BCKlFa$L47M0$zdJIS72BO+JsJA`x4W@QjjW#9E3fb9 zYJ~Dojph}|yZ#jA@NCo=rq~eDXpIf-58FR1<*3 zrB<-3jpVWMG>RWpsET@cL@H-JP1R;{Nc;d_K#+wX0FP_?a}R~@j$6?G&z62*WwVM$ zKp(Q)NXa=Yw83dk0NS4vYq`6}im-!sP?$0WZJ8`6pi|1#aQbtI+{JDq#wgQZJJxYQ zPqXeG%Ejeu-Q%@MV?Wt@Vks*PT2EE(0>0rizsmOwtRJlG%gN{%G3GYt4$Hy){p|;g z+s2QiR)t1mD;dUL^50f~|7WGywQD)mdxrUgNtnjKF3E>b%hlxH7Ik!$?+aLe>Hk@Q zeEo2V9Qu7Z#lN(9=Pqhjduvg6i0YNaWHSpnEPqfJ&hfPjtn`(`<9>H zLNG3+gV8OiTV!SGR7>!#VNCk7 zoPPfq+rEesg}Ecdw2dB9980Rmu$>F^qF(p$k7umg(^)Ua)4bYP=LW0xNu$Zs>QtN?+Xyej$f8i@ zF66rxh~%yT=ht8Nvd5n4$6Q3oJY>Q!Ix@4CXrhzm13_5eTFvnplOP?k#I>dV6Gb_8 zK`U7*tAW+Y)8LmKdvKPYp|R$$%v&V~jO9#({jCAF*abjxB)j^zZd6D==kB{(@ypw) zCeOV6l?5S2GmZ8U8Z;xl^O`Ape3pRG=FJGIjCR~S$FxjXVo6&>v#B->*~$SR8z+6p zs*ui5h>r<{1@->oIjvr}6gEY_I7Yk1t0UykHFF^iOE*g*3zE}rP-%MHtx7~}&y zKU502C`Ao1>yEQHnwN8QB1;m>f;bKm&13W*$apg{CXt`SsBxK$(gXfkFi+`*84tNjzFz}*&>y}FhlLUQfnmk&{LyAq93h6V_d-Qk8; z&r0d3plndsjtz0Wz%jV=j^`eZ;D$5H9;#imOd7x)JLpjiwxxR-6j1Rq<}6CHj<7W}L4gVh zi8!TB6U?z>v*3;<=c<)w>XFORvx%~=;JKzVE$J8}%RoYn=KIzJX30&~kIxe^r$CPi zwT;l?q4)z~jS8$}Rv#i$LX(JM&_f?-50iV75eoGlo&TSI4-KpO)GY#y+ z&{~xe0bgvIaVq4-6_BH`UV2aWhvoXtKj zpOma!woqij7WKI>+E+3-qP5kp09X(?_G&Y#j>xYZ3dVsT#Qy;u$tN1+0>~dvej^*G(?+*UIr|3R)BZdbhrcv zSf%BPw#1uY)28TW0L+*jQw`VONs=tu%t4;^g(B2{uWS!iM24rIjvPD#UROHOrL;89 z1}?u$Jw*WOju)+i#M>bhMZD{L{sRBVNPPs)Fct_b`oE039Zpxu1kuD=R|OT!VHRX~ ziMe@`;s$YcAhi3eA5Bw1#Bc-(}C7AEj`*3zX= zxD2pA{UV5ziow=ZW$05v4BMpmWRjtXtn=;l7Fwc2cStaQnS57M7RskGTcA*+8@Wq` zE;d$#bgu#*L>)=OS$g2keNkwX92AgpCYU*)s07a%b2vIJVDg-P!smU$C5Y&W!v(11 z;2a#O&9tmCXC<}3lUMHU6ffhQ7Ra0`bI}K1!hRG4ajH=MkXCsLMk8>SV z<1Xcq&*)G44JfW2hg5F4I zlCf!L7|>L&BcfN&;Dx){6st(({A8J+U{}IG(nnU-Da&<$f_Bt!s|uC+ONOp!eT1ag z)9JoPVpUCn-_N()-eX3Pk*mbxFMJH8E09xBsEHQ9U@nLrZX?XRL-yErh@f(I%)UcS zRx5xlrNN7HVw}pus5l!W*1vPEx+<<>ml^^yu25g7!vz#)2041>one%4fWi zx$ZTn9k~_d_*mJooYj2nKjfSYQG!dAf*rxgZhb7N%2K6rp$qN3s{B}K*)c8~+%>%v z^|Yv4`Sx(){no0PrYM)YW_>bue~+_a=`8$weBO0y8m{a1WNzJYp)omC_Q}rO)%;q& zwYo6D`OZ+GY5j1n+&ahC)f!9cXk1Sei|oeK!PO=EsiK~8;nzhb&NdRR87rh#hpFj_nT~?1HCtK|jd?~wh?LqMTGWA@F~bwfKeA%Id8GsV zeBxZ?p-uLk$cR_3QW1 z`ptB2N3`Fu9-Z*fC^VbB?jcGrBkTW0D#$CI6bqA>2jdh=Hlr5DbMT6#msB7&KOCK~ zn)*@IO|6xC9HFp`LR0fjdqY!TAt8F1H334eD9ZZ=19k<@Q|qY}(hH?wvcFB4c{~*b zeE^e1yrywyoHU5#w>xr7A?1G{H<&br=I;ySX6{4fF?UkHf+YR{(y45ssyn35XDTDi zRP+z%sDK4UJNM%dV1CjmOxMbbzU9g))vSs!8_nbk(T2a>L}g|0MNk04cU1D3N*Y@M zF!-p7juzJAnV)~~c#cG=lvpX=0^ne#Fp43@%6ZU27kf?qUd4xnoqa+2EBtHq(23lp z5tIj@7x_T>ztmjqMqwo7e{s=St{W3ko@k^)nHN}{1}emjS|oTIwayL^95*Q=#1=fcxy`)M zE#uWa!o#WnC_J9ll2(J>!ogel1Zlt4r1g&XyfCpY*4L5Q`^%zK0~IPOLKxopzdS3E ziL4BPGBb~cTf$PT;T5Gh3!J%v+QrcaF@j8)0svp|Rxr8>q&Cuy;nZ~qAziYvx{_!U zpR_8SYJzN;0?SxQ`%<{wV~~K8-1H9Jz@8+);V(}lYJH{zcQPFc2r^~HAgPgzI{e%1 z_;u!1XW)-TP_1c6G>K1el}7E9uiCw1$!GcVg z0z`NqoK-c5oXR8`EFlILkzu>bDyUnZl8~Vqh+C(CAXBDoV1fsknh;Cjqzsj+df4Gz zsfkjQM6TC^;6bKL0Y0SN0YxZ--G8<4HtZVkDdxU-F+HnO60-9~Y}TnD$hRrc%g@iy z(dVjZWomPDGpsbwSN>~S`-t#+r_^tuAtMmY|Tg+ zpG1b>v>SKQEISCm|BD%SLyeOk6%iBfud=jsZ3-%C3e>^#=UA<^&}O5FgbWdg@^EHG zK1Ra^Ni|8Fy6q}lFtwbIEiqbcYhpDVdata=JvOSQTQOM949f`I3SdwhHRAMYRISCr zdofLA(jwz|y6oWQ*!gDL*kvPS>JWz7%CJ`Af}XY`$*m;g2xqRBW7O1_4zEY9?@G7*=`-6a{Az~u>#zHL-QNa5t;DdbTUH~4jfr0l zODWQ+D-dT3C~#aLUH9Sc z(+Xr~_XA@OUWff&Gg?YQ>3i2p$M5^BQ`Hi-qbEYdnKNP75j0OuaI3}aVtjhX{e$*l zkwj9=cTg(Pva|f(cv(OMd&lYKO;7d@kc__`|cli7_8(Ka}9@u@rs+Ic56inLwgblS$M! zw;kExXAt!*pi5zICUA<{T|fU>QiP7_>+^YcxoeZR$)-0pVyVx5i@6;ZJ}_ce%7^OC zuN4D%eZ8gmKekOa`A9Ti7(9-D*5roo9)zd=w^v-@Gq~>@FKM+&ao)M8P24u{-+6Yi zJnp~bBz$WcX35c>Px|1g#cG0^tUq(N|F^CA^K2)AuqPBQ>nfJ|ry<@UcO1k1xlNBJ zzY*LI+;}CESINWf(SnnkVUvGaZ~XZBNVKtGN2$&I4KeMr++`q>d>yD7Z+H)_OH1+d zN9rH7bSpiuBS)`b1is$}?$PO^;cv@3Ui}S|Yq2Z|=3250fnZ=c92E^a^s$)96;BGa zr_`;|>ai+M7K$+6CN2^h2LaW3Q0>Yg7MY3Y@y{<-jX~)>kk=<;`E89Bd%d;u_*`7y zhnRoR|0az5*SZ-CJvld8c~x1f9NZj+u8nThodi!10-o$vXYc)3`@hS^5MdJeevGZ|8!LjAc?ZvBDOD)mU8J8?Tc!8AYyN5o6=R#+IoF@pvxz z%D^d^)0K)M%qV07r1UD4gRTWU+IehM2;MRUAsNqZfu2H@wsUcX3Y&zwB!?RpB6>?~ zd^mYBRUzKb1!NpNpt%|gLf$Kyk}FJN66>ZA14r|ZjS4MWrXa+%xt`}-<(czy@Kg_i zr;8pOsYG@(t^`w)Mx>kh=&SQy9-P)vQsCQ9uQi_$Vj@K`s8STL#L!*H9kUd3BfWqb?U6s;#O)J^{dd8&{vA5|J{+uXEOl9Km zt)W9v07T^GNLEuZcwq7CYnJ)#$xN^F)QA&dvS$zqo#IQX*8&PPwgM&wIhQZzV_D`E z5~k>RYPE^a<~@Q#QaiEq5+FXpg=8=08s;>;N-);W0}g@K*}zRRb2)Q;_D)=lF?@x( z(mOuBys{n2Y3j=k(M`ToOC^O|kP-pXDzs8lvY67?$QW42UbeRkHn;bnPbZ0wydBQE939cqNSo4TQuu>b<^A0Q}5a=ENv zSsD3x2u)X>Haq##<7MUkao4QEJp~gxsYsu6MSc*9x+0pGjVmP8YU5HR3wNUP+#lMX&UtT%02qA`hG+Nu3r0 zaQ!54pva;}ogrz;9o+(JHbj(!a}z_3Yf_2|%8gW>0$C7H0$6IefP#Ba^%NZ~o!iOb zVN4Y;;+mPR^I9!NJ2sFiD0WWeKpefYx1>g1>#Rs3Je+wGMjkT|M^zqgwV!Gv83&-* zd%7EETno+pS|eh_nKNMoHkC}OD7F9~1Os^}_emgm@fstpPocLMmD|x3QQ}OQFfxLc zM976is1gy871d&yR)-{8dTu?KOcBw}YzZUEneI!6WY4srVm$!q=B7x_B1nVQl(V>c ze`-6aB1W7s6WHIW2#v1NN`ks9LL^KWlNI6GnwfkEcNrr_oG}ySOpr(%l4Ovo0StjH zatH6y94JHNl|=e8S;B~PW)w{msHqZU3gv=?W)mBXA+I|nYRPYKlPiM6nLc4W<0Or( zprwoshdMS8S({dC&}bNxT#W#_e_{c%LCbxkgx_f)s;jEpzTdlx$4YoB^Jp9 z;WK5zh)HH89SD|zsUU#^4ltbbo0hxPvHA^+S1&X{+({glao zf)&_&uY!^l6;ToeVQ?Mklv-8cr$f+u6Ei|hdCW;LwrSFB0qSbV6ik9)1%qJG&*tQa zc5i-0hE?I8kZe9xZ#~zQ2{@& zC0NZhNsI&zV10xj?80_Y25lccJvU#Ok&63MuK1<1LJ@xAOP*CDN)SPlWVTZ5v=Un> zme!MJ|03Tz#rGZ4sUZNqSv-Z<7z?DZ7sL{2A$x0CC8DY)if;g$EnLqK5CZ@J07Enb zCjel7RD3F{1(jd6Jip&dtt1}cZyF>92~h-r?`=g{zhol72z%WAoh|;Wmgb#B+(5g}b|VneS3uJ$?@}*m3=dATI<2<`AY( z*4~;n1!I&o!ZD~5>OosvZ_XOx1SC!XAOiq2BL`-12G!L;%1R__z`3ZTmej z<2aF*B}+Yqalxx_W=TpjZ+1SNjIGyBTRlMVzV%uW0enLQLVp1G|KConTa%G~$Z0`n~7J{Ehh+^C#y&(qEuo+ox-P?d}%)(!HO4?6)tO zn}2%tTRt{#_YK7Nfj)M>*2iZ4w36R5vSW28OkY=L!=8|xcJc&Mv`I1kWif34 zu$P2>xkmFZoXys^-q%&^^~n32b}Qt+McU&%_2Cj`55jm{b8A(aGEFVg_V;@H-^*O; z(q81@H6eO)imi}n8@;(KO`p!nOJqFuyAO+?X~^yCL0V*5XN8ghPIR3ioDrG46qb8ntYvG?y4Pi*z?O|&kjOZk4i>2W-?WYz z<+BJ@o3t@nRITkZ+A7Vc>aDIIP;sgqkU%-P7BNoMOtlb+No&wS=?9C2ZiC0}z*=oV zpyO0JAh~47(RAs(vPbVbBf~$J-ibrX)}-?D(Weo^Yz&M??`j1-318~O>uGK7RsSu1 zb`O1?tIXZb->m2Es+O|#+u^8}^i;{KpWn~h7NQjp6dlxT)0R7gj8B<(9}~R5ur+*ORp zYg#j|mOazh@Yb5-s`@Wi!VHdShYU%GQj0rGYif@&r_)|rcj0xQxbbKmarEHgc5%5?8<@hRsExwiSvYS3GMEA(B$17=aR_l=k0O)>^qK7uYgN zEp1E3)hc5~$oy~QAWA=CNMV$%lw~|?!_WgQW--nRxzJ=Vfw)@8)z4Z(2&B|0hN_Ug zlTQabJ35a&b6j!kASh5$YmaL7Yc>hb+q~$Wq!~7#KVuzs*R}}yoJ*j8@X?QpqH1aU ztAE!Fhb7fhIm8|JaGMjfx+dL?l}CSU^pNm6>4NkoO`%;laXL+0Knc7au^tEF?+*nSsj~7DKFY|@jN+LjW7;m@Sq*V5K0S-J(k^U$UVoUfdL7?gjmK(F zUS7vf)vD4_@bZ)0*Z(`O8Bx&+zf0Hr@I9%Jc$lBvrfg@!iLY4b;JUUSb2KIZe(CLX z_WC-XT`Pi`>)(+7vohjI}Ri`8W ze6QsUu4TXT_sB-Gmfpy&-QU%^%7C2wfki4Wr=}DJDGpDIjO1wC@HL9lmH3Ze?Ns`W zyh7LLPk2R3Bn`=rX+$%R#vtv>)y|1}#l`9z#Uqr)lg)`pUA_GNVbyIPshzzptM3nA zR&}h)`p}c((@res5MDqg-ZG&gaGgk~uuAX%`B&IqQpP{Vo~33r`=PjzHs0Ul7+ig(aqPvrjp;k-EC(7lJX7w zG}LYb_+nGZvG0>}`eblkOP87b-)E>Oelcv}Pwe2sD?x{$#I>(}<}<7F9iP8$Ki)d@ zpC|FI-hyeQCBOQ0bpN$)=UsUYkN9JZ;Wz?+*aL{}S^)gJ&Ss2P$#YKPr;p~z;Op#H z$NYbmoHf0t&{guPclapwTIJU`Ud6KBjckF3bQ6%Y+5>&FG#bsSgx9Xe=(ksvzgnEv z^IGk+MT4I)tT^*VF4LON>w2Yd#SM=W%b>5?H2u z43cFyMn>5Y!y7?iniR2Eyj=Tm6@7QAUUR%k_Pkt1F4<4iTua29PRBM7_c0cz*H&$9 z)-id>~6&4+&-wempJ* zCKxdntyg4oO5kJrKb~)W48n41-TX+d=xO|RVIsK~ZNK3&C|P28kJh;68Sg;Q&SaZ6 zw#bPIyItK~CvtBdJNherf4n@_VBexj#U$?W;9l>nxqWb~``$gH3!9bppRZFQJBQ}V zPq0*e--8qL4Qj?OwznUDvE&D2tW_E%@mWv2xr8I1l?EenZ}wxEE<2G6;b&EhJ$!xmy7{wR z+BLdl-IXo-x%e2M{Nt`{X;h<*a-SmNNL=>$Xqa)?)EUQR0YK)t#tx6is@^PCpE$Cu zkc1Q#X>)gJt65s$U+A`x@^!n$#dUQuzXLj~*F`Kh zu(#Clo#O9s)t0K2z@5f*?SC|02EFoVAN&6foOx{G(3eSJJd+OvBlrQglv(3kTz;;v z-6npz^%)wT`xZ!P_%Dx*n*vH#e1!eQA8bm4U}t*V!>`xv0eks;u-Lo8+Vj|qM;v{6 z7Br-~f&-MN)eU&X>A8N}ls*Kwe~*9J2E5OU z65yWdjxM8IXpq@xg(IY&L{^`B2H_X_C~5HHV94G@+()XVCwzTAE`8o|WNIM@DIw8c zCQkZv>$B%U_z%X=E`t0F8kOt0FS$y zNp@mDIj7C=c{Eg8p-5?nMkXMUo1rFva5F;Lh|r;-j5Tk@>M!Iy76@|p4Xhb6xQgjpOl+T!9S_&6+lGcr9B6Jy! zW=4i&bs=&oYSIWgF8$C6h6c$=+q+6q9%7sw$K4@!m|KyWOr`_ZFZSbtf1?Q-aM{zd zp8}jElL)Jp0m=D;k_90Y7_EehvU~RYc}%&lv`!O#rl-&C1u^TU>BOfEV$*|*B;cD1 zQO?;tkWQ`7)$>;htX1+hYI+0sObkRhw?dF;SRJIjc!fe|UX?+uEm$73%n`4iRySbL zq-BDt2XzfWh%m}iPJ}z0^Q#uCJ^6d&Pevm*;J~C!sGAGnVvs|d!{57JIC?8<8t4l0 zqRX`KN@?{2-b{KjW*9Rq$yHm-BYf=8pdm^#I686iXiWRBv{o13pQJZGSC6Cfvw$8& zaAY%igNhR{A0B9eEDbN{`c`gfnXN#XIy?IU#YZ&+6fVJ5Q$S_(T5ZJ`N~n8My{p@o zX}K~PaX@L(u8oi{5jJyU(GVKsIj89sdS=Kd^%tb32Ard4)nLH}f8f{A6 zS)jXOEzHNaPiERhPF&7dMlDcsRT?3iBS0vvzyQ09&QgU?OrE%cYZs@_(V=T|omr^} z9g1Q!LMTWv@Wi4{Ie}ov%&9R&GXzhDMP}JeUXILUl_7H}deI0d8on7+4}g+EO5Sk5 z8B{BIPG}0m%y4i>)rwj*LUQJiGiuP$3=&F3Xc&x|cfpebOKCq`-u_fAP(ihgJRJ}n zG;wZRg!hNXu8IL^TBeMJk#b$kPA!BXMI;&kfe6zwCL%+~n_W@hPd zXH-jyAqXi4(Pp@7MMYp`K^=IS$zqkf_H$(8Rs^SFwW1h}ki!v^|5I(DWG+N;k|xjS zJWo*Nc*57z>CnjE($1AMLlIIbqI5BX6u$}w1j9szUPr=kkh72kExl{7;UQbnSK ztY87@?xfh@1qx*IZu5?-DYlMYJsEr`<*HSXxDkyouhS@4e2C?Jp4rpuxx~E-1z1I) z**gkm7AM4nVgatLdk7<~`rXw090|?@YDFy?A;BRv0TM2Lhg>aS zV&Ivub`n4y#ksD^afsrIS~NnXL~2PiBZOFBWY0XB+{qwEzTYu%MiKEAVvwQ{jZ;o_ zUd%FSUai=A1{N6(3vXjrCAVC0<+Tum6o_a>VlWbmg`=jD8Ko0q@uy<(Ueivqp$j2M zQHVxJz+Fbn)ojXZqNvS}G-O~AvFdt~>tyz7AqXiR(c|t20UnCF2~L@sIT;J;J;4)o zR5F{j5QG$qXhBSb?txZddjSgIH6-Ow>hr-FWx3RopOxwmY81U_gcOKO9m1M-Hd%OY zKGul~hY8=S1kY_P(?Up6^r8_RG>SGLB@9!Z#E58X#*}#iwcTELmg@1S;xU9FMIsva z(i=6NmAtzh$8?f5uVccr}bQt)@FciBm6Q-k5?cJN4>$a(D5d2((%gInu~_E@aHYYjjG)6fw%$I-Cj>&sE5p zw~C^&=;d>f+9zJEoxtE&Z&A-F{U(?*Pq6`Di!jt^?Gi%aMso;G**W6v@~%islWg>G z`rch0vuLT}IlkCqXcJJmm^x2**z$YY^5@pJ-(9J#O29@*Z<2v0M76&YPUZ{ zYPxj)w7mhjBL4TrznOh57itkTA0`aT0uIiMK*h{E%H;jWH};;_PfCvZO3$>;Mqlx$ zMzrFtL8b%)2W_tY27?%>o@z#gVDl@uw|yn0T^b=Sa}{UFO!stw5eD8(FiEc!k<3Ur zqobr9mz6`S^^rr3Jckh>KE`yiwS0BDHt&iGJAtPxJf?2tXI6pBA*%=uGYWKO`aUO>goyQS z=W}FYx3GMIG>LBj3;_U$j2yrn0n~PoQk8^2f#Mw|f@$%8Bt&x}1X#5wp0y)ExGW1Q zc0`FsEwf#&u!5u|S(9~H?$`8Rg75!GfK47b2Cp9a(f1s?XX>5TX6XmKdT5`0^{h|L z?6ohs@flfoSXFuQud%PjxZ}#><0}`o8WuhyH^=V9&wk@hpZ#ReA3pWa$HK!uwfcEJ znm@<(?s|wn`a?g%E_cqlKiJ&Rc^B7%baV5x^ZB`5S$3D%UuuV`J?C~m`bSflow@TY zu5?UIIf-Rh3ME=fGj>sjj;ByGH@}{hubG+slnyP0r8covZipR^dBF$~wFFX?=(Nla z6l+Oplx&&7j6c#JT-JXpUkfLx5bGANRO#O#NMm{sbMTB6%KsW7+SjEz2_!D(NQ@k6 zBWg_|J*zqHQq`y-#^D*6I>`r1hCB8V2nH2evo6)L|Cfy`ZhDbKmpm^KViKNFwp1ZO zNT_8gxn!wDLYJu+B)t|nBJ0wHkc_7@LZ`xnF@KE|lw+txC6+sT32ImAnJA2wV=un) zvD|4P=;Miu5a8^;{)2=8I3`Usm30mqCV3l{XEr31Jp?3Zl$-f89NGb40nx5zrQT8S zC*Z5K{v|2z>`HI9=eYRZm_ibH@i&m(X8T}Ng+L(iR2 zq6h2cxs)ee6oo=OQ7DzY^)w22Bs4XT+NAtn8|D}Jr4d0WPv?h-=6cj+UL1Jtiduk_ zQkZ&dd+B`?j46pp@KU3Q_>^b!L$~v48wdn8$66AJDpY`v)Pj^uf*$DG6yB4Ip}YpU zIzL2`JW!Wf$wb_WoDM-O)RU3q%EmL66*H`D}EL!v$*f>EB$4;~!Oke1CiU)xI@Z6>?BSAEwzugyN2m(tJB(Sh1z5Y+(9 zI<;nDXOhsL+g0)tqwc7gqub89@S)m*vR{06f}h;9b)~zvM^g$Drls-xs^2U(ZxqTt zBLSgl>(x+F7TRlH5~P&Pjkeoa>K%Y@T8L0Hd!fJmEz@dKjX!42G=?|(&l}o*<;bU3 z=2l?7!?N{)1h`V$%7Z-^6T|Kun~3+4YgG6R`B5at&zW8sSq(QU7vUQ4ssx&kG9=vU z5cuy(^+Re(D6uG#bDlsPU6YK*8XlgSFcf9hp`WW1(^%Ky<>cXU-(~AxWMSXO)>-(} z_{g}qAqeLr8`~ zzQ1;zc$!klXo(IOrtys8@Q&?pY3%aO-^Rsw{VOlE&TtQ@6FKvJyi?eC zlEzNUpMqrDpc8ZyfQ?Afi`VDgK#GQ3^eH*p4oerGN9Ls+KdTe=r(@tYW1BZqC@P&+ zRJ!>4=-|l(4Z5HP;!hoAgqKH>AMz-TJ&X;*bA4km>_up36EsHFW)BDweey);x_d|O zSOO|(tM6UbNk3Y|wRh^6N(5{+M`MI#Hvb^f7iH@AoSi*YO>T=cyO<(1v5I)GKg`A| zrV;U>P0bkZj55W+{&lKF1yHf1dv3X1q%L?B^sP<^K98a5nfUdt>ti;4vwp8P2RkE> zUw!l8m$uz|Zu3w>)plZLGz{pIii(sPvatyWE#Fx!5;$GiQcX*&o9t}h&${fVf}oA& ziHy+4X4*Q?gMZrnz@>BvildKUH=D}VIwBTrG15zU6pd%~oj=3Ddk$_iO+@nHTq9Y;W5Sfs7IF@&4tLkn_>1wrL(-7q`wrNdf+7FOF1HNvkZx*)l4! zA^4MP7fWaMue)j*J?FYhoAPb}Pqz3n?}a(Jjqkz|d-kR|o7BH-t?2ZXQ-ZOth~Rp7 zBkUYbu#vI-@3#Gx&e@xP{l{k5?Ox}wh{PMHN&jxTlkYNV{5$Sfrkf$(I-UR7WXZ8A zw*Ll;ci@TZbrXUS@KCO;J^AB*6JJV*cUx_pa+;e)C5t7vl}AC;0&xgIHC6X84kCFG zkNt&d5~S4Uqa`l&bR}5?D8b(pEe|Dn@2_r{;x%n1Lrs@Ziux;?(ttpv-NOtJY<_(z#YXS2KoF zA0h6hd5IvX;9C^ilM%k;v~lQEZz1nC!PiiOH%48FiGzj91aFIb9J)Ut^p2pD*| zrmjY#S;gYH1yM@_UjO*EgbW-_TT8aF$7H0ctAdz-C#a^t!}RT9NJ3;zRJ-lfP!d1e zskN(Q48_8@+YrIighUWr@Sn%o8=dW?boaI`;v$KG+A<_uNl1)3GOuG|@jZwUlYA|jBwc#z?P0|T?dRjHK;i~C>rjJ6pnB2I$vU3cY zsnxkT-NshbIB8WkiBzPxWn&-U#rIk@E%!Ebn}4SDkCjc!t(Yr2$01cs0~%P_qUFH3 z51bO2>(`{iBH|ZC!5F=drnlCuEF8mB?G1!)G?8cWfYJDRvfzdALA3Uymhqi53~ws; zr23r?eJ}cGESPE@$>Q}0^N9{@r;=tdAtica5bGY^PJ00TYdR;`FSMg`?^d7FmJLM0 zJDLMkYN0~5yQE)iL$@mSYwnUZ3s9t%170{sqAg)bqOZiOz?fqVjFa?DhVKAD3IyT4CejWZ>XdVxQmU> zc<^`kG}r+R|AbG*83)nDJDYNb`kcS=&&h5X-A|+teA!iXTr|`jNvUKg-p~s!$9EnX zT;56f^{*#V+8Jh1rCDY}RBX%Gk^W%(gS-Te0cn#^fs?2UZiiRXnNo&TR6&sLQ^m%< z!@|e)$&a=X@P8=_`QV`Q&0MAoR{(&bg)9bw9I1oPuIAN=?p5EDj{;jQogpJ-$2>}K;O#lOFKUQ{csn5vRjtg4kAaJ5Tfv8P z5ptLeYp`hK3hl_?Q)CSimTjTk*#3);CK@9-wFg@oeajTr*i_5I`yIYm6EtWAsNgA- zW%d@3orsb-hl*fNwG0_1`6+TUmXIhDm!~0rj116(e5%gqbE!az(^)aVVLVt5S zef222T0@(LQ}kFvA+Hm*&Q0lML`046RN6n5v9{7UNa;WUglE=89aWQ45D4A2(2Jb^ z%teT3Gc!hqWh8^8Mw02U%*t5;5lo_qD_dp`X;<4t$Y^sjMp0wPx`G5J5#1pFOgA1jSB!Hk2`C2Uri;gz+S!brDwIg~ z&4TI6WbRC&16wQ!(5N}W>ZkXF_%=mjgf%uS8$*&Mi;)lnvI>l4YAOSY2Y6n)ZR)PV z|C=o_LMEFMDn9l?2MO1O5p^O$v9}nY_o!3q>hJeL{F^5+LK>TjnF>>c;Bt@)kVy79 zuN4>M71=U&N3wT_e=|hH|4UzYRa3o`@CaKBtqPRc(sUs25lCS=!sZ=Eng3DPBXzHg zSaU$x>(3l#x7vgDR&n2{h#1y9lJ;1Rpj|UTB11$Q%}NXBed|_*nZU{B#ioDXMS4>= zM8q{T8~-#DXOkDu?ER5oq(ErsjwiNzu0{~R94^z+#NgRLO8a%ZXhtP(&#aU*{@*Er zBxAda?b3W15>v`j9LRyPFR8V9Cubh%1 z6XX-2%YvF?SO#YjvLQWX!}VQF{xH%1<1c>u66qtfQqDNYn=rn#LGfLQtoPV1p&?T# zB{a+t5(rAZmD$R%#8Kd}SIrUzae2+gEC6vr$+_AR9-ev-h-%UFn012vAu2i|@UAJ@ zAlI((IZkBC;{L(}kt2d32SCxuKCegvA5E6Wt$U}4u(&2>gXe~>w!uk?M(2=3qKQRo zM;RAzK~71~_^ih)4DO2`Hhap3I6iYBZ$ezYl=<}s+B0b+mPtA&BZTPJBGDx{1B8!* zj#Qp}*XRGSGk9|KPo7aU)q5YOg!n_T?jS_mb|P^vhyhF_s)ddSEU0xy4hzW@B1Iav zd$^P%srQiyAN1a$GcWQGZx?MMcz1}aNTCOa%j_XS)?@*jVI>p3`p@mi!xeDPZ=j9kak|KtR6&=_@tl< z#mNVL&0D11$7c|$w=w9Sm<#3PNfv`bHV7Q8(stlbojQP$AT3Vr<1^UR+abuIiQu>f zO)(`2dXoT!Odza+f>+e)6rWQ?D&BnUQHltNYiKrgcv2EVk^%_qtYBG5_-SiT0@q6& z1ElTh7uVO1{Asw%iD@9>*tc%q)3YWo@n8AqA91jXb`^{{t(X$UnRIP$3J7F4+fg#!EAo-C-!`afO@K4H;;%pHPe3W1So;{Q#%g2n!q7kN3#p+;-Kwt1=Vej(! zu=HE>TN-(Erers;G&}xM>A%Z+3y6&{Mx-q3e?u#zO3qlU_*9VSSehO`&0jTk*?VTc z)lCiAxxJZ8GiG?c?cK@Y(}2|%?J-!I9dGU*EiUgt=k#w!HK_60s z(E?)$psE8-2HvapCM$gLc4s&R=#1(b$kA(IM$H6}QdzS3T?wR8Cg#D=DkztN?AFZR z&2$ujsY9Gl6Ei_&Ria5o_H!;_;SnJ$0$k6QS`)yVH_XIy{nPwSB9Rk}q6q@7nvQu9 zl5FY87zh##1>74LCm1a7S>DoufwAxmQq zR>jR=h%51$MHxhsHA<|<4E7;9NZdB zl0e0P1oxX?{~e+8D9(Jq zc4L3!%}4v@o8xrp%zt~XM<-Q}mep70&@^+UC%rxpzwCWG&wKXIQvdtrsh4?H?(koE z*=1d){L{?3^@|_JG}G1H`x_lL&ksFN$9$Rg`S^hp>5TT}%$;X$Q*0$kc?jsd+zlT3 zxCtsLy#;e0YTmrQzjh7!h3qnb_ zqD~g6`l-R*n(O#-ayfH0Ik=JP#SYVctY(I%Uz3;P$@%B8{l(I$1j7PfkQXLgmax-< zQK{)RN6p&?AN0k(0lRgN7+>VL%)@?#t^QowL5^Bm8{qQ=A(conMK0rNPM~h$v7x!N z7ILHT)w(b+>gzh;B&+$mdvx*HEJ0fxyxj8{ zu!gkTmrarQ&`=#lv(Pli%C^lDC11G4vBCIk@W_5UTv~@Eh9HvC#7H|xt{RhS$6-Vv zMx+i}qY(eLL6DJZ!w%CBtrlC?5s4x#kPRrIpiZwg2{%D&C6_E&Gd2t`t@6+(-$cKyZ- zS*+Q(qkinLAln@<_sB$SO$|^>7LtBw*q1)?S4lc1m9LoHU z{C2}%}bIhu&CZdWy z%oBhyC#7P+dkZd%dJFf0q0dJ8v;G{dXXnm)^PaNA(V(kp#0j%FtBE6%U#S$8(O$}$ zHVc_0VZIBFwiCB@2H=nT+l()(Mw&3<$1B?)gTceYEyn$nsi~8QOP_qwg5X1nb+q&% zzw+CI$EyrFO!28LR(ZG)TNj7oCe;?@_ckb=DI2}IN9W@8Z5Qu(*)^EVe7O>}v+-&1 zvj4cW-|RB@JCAOIUzcY30gEojr8It*M`V zrToztAK0yY*!=48AQfbS=9X--PxJq$|L^`lUJj3`5U+dTMtI^Of0>+oO>$p#RySvT z^Io|{M9+r5KMpctKS5T{ww>{cyt?=B_;>I@)hupJ9tCm&xB5(%yP^!a+W24XxLe$R zvi)8Gapq zn`OSPFTEr4syn)?5M4gG{=3Z#jJ*mb`%iUK8&2!kE>|?=<%UuJ4XFJq?%Gl`-F1TPIh7(g1Q||uz4#PnGzoSGOiHI?)!c;rgpz1+5 zLs$o~Q#eYMZ=1-PTsA_Bf%|_)h;|YoV^)O)KObm_lSOIUdjuW=_&D7IoP z?HFfy@{8NdkgH0XFdDMl`qtsTgv7-TLR*IIMi{oEuG^nT^Lrj3SiyYd&d3_UH!gimbayZjR}2|TEPe9?XR#SoNL)_ z%JDn622ucoAiM?zz{_;9e9 z03Q-{B%XusDH%KU<38eH;wNL+r-s(0cb2(6JiLY16l~vR@Q+{1pf!4SV#Kg6oR;v^ z6h+_&*e(Xcl2!+nx~qA`PpwXK;iXUIr6@rHkMy=MY5L0PQ#ZdLOYGrcu|G+MKKA{D zqkExPm)ycREjJqZ$yqz%c-~%Sja(V~`$a;fyAk6TTrB#oKdyfVPd4x+Zu=$MaHok! zFXNlJ$<8PGjyciUgc6J>Mu(x~cW>55R0HiP_I|IOU~t0`UG`Z&4=X$D-EZ!nKkBE= zZ%n(ZTADCuvu+hom#2P~3GF{gl6O5&nvyOV5B6EnTyy44<9GRpIc8O66QwU(gwLhw z6rajeJ_VbKLHlgr^1kq^ZT+vopQDk{)4ZijSF1XjFm187;M2HFg8UK!Lzin%dI4U# zSoWE&z!%m_aon#Qy<0W$Le+;8W+zs2dA#mEmJK&c2MhE?&XK$FD0llEr7OGcoVmYc z-Ors4?JRzjf==OL%Yr=sTKv`hw%b>0`#`o8H1ts|fSOP!DGNR<8Ul+SrRS`A`S{px z*t7GqakKI}IY{#uqs*$QChqd7s8}cz1ku!M5;kWts^5rFP-dc8_pHW_uIe`F`InDi z&L;+#R%mrR2KJC}HUyQ2NZj}kiV$rFJJv?LT9~Se8K%`*9V`?g)J$2(5K%$By$5oE zl1y#J?ef{}wKn-)3^1+G>T=DuAQbGBFWA&XloVE?gR$hdDt9X@BRV@b(#4ozTA|gR z>{P18Z zPNQ};X=1y5DrxT~$59aFEq&npuyy1oPr~~v=9pDjO-b2T~kj|2iNhLz)rPB-Db$ z=G1TAQ1xC=Hq&}oXTNjE@GM@WViVy^$2(*98Dz1XC0QWNND1mrDHK!$`Bcbj#G3Xb zm0!mCtob(lEL07Ar5j=7#c>)XH1x$O~2Dpi00OgchP zkRCEgyHu@AlJcKD36^jBv$pxd5v4^iN~j8lQW89^$5Sr27_ePeiFOVe#^+qP}nwr$(CZA@(2nApk0HYT={oAaLUJok5X zt?sVwXE%1QT9p7*9($k&;E_t$x{Odq0ycczE6aE!LLBGA>28tT#>Vtp>mKH$(v$2L z?JdPdvgIqh$J#R}W=SeoN(K;34zCrSoP_z_eUf|@@qd5zRz8(M-W`P+F`_}xxHwY) z+6YQCG?HL}>BQR;++2;Z7=~)5tQ3@z6BgFv*{VQy+>}ZQIi#|=v3CY>&9q_v%#TKa zjtKONnt=)r8<>#10v>BG^L$s$gT6`xvMHNt(GgA-0H?xkrf+pAAg+oew#d2}l~-Z$ zN;tA9?`p~-$smBB_Mw$Rs2XsmWUz5JC`;fBEnZST9&$!DKY5fDV-x69AGK38IA%o*G-S41x(SK}H7S;LPKev_LW3 zRsh%_=N*OgBAL)hjpl$zVJbR-*T|!v$a}jaNue4bE7D2fWT(ve5vLV#17q#)R8%P> z35azWB%~}+^(Xu)7cMCS!#0}fMzjz_H4((HMUnW`WSdcJ$_vE+R~eOMj6`EXp)D0E zEhoPU)zhDaUHz2_c3)bp4=9XJ&m4gLdA!D#Y|&y+jP|&{D=7pu?yB?`9bV(g+j@@6 z_#n=eT-_!fd{XNMeTmmwyX^z98S4CE*oftx}B(|9veX6gb z^4lj2QVe59qa$TYC-F`PoSy!iDcwqhdf9bEl!JsyJY2+Stii6fEPbQ3EZ)64a5uiE z{;}#o-c6Ar?oHkslnT^%Q|~+KtrAB;lF{G}G>lORfkQr5q(y3VpCb;>!tQ^Ty&GRu zY~8W!fp~OmQShH@2F8>bSIRwF8IZZ8zmpZ$a188X#MHL!JXw@C@%PBmL$0z=2?|DOEooct6rSwn$JcIL>e(ss2c?fvQ#c4dri+Pk01tp&v>11*T?Y!%e=_MV2VvAU6u9vZ3q&ycxkPi%}qtw5&^g8P%txSPeK7lv4<8dr7t6Ma-2z zAWkJ{tt1u(;Ld;DF^Dx-i@&3(;2pBJ}=ig3znXyz9Nwco_*pjzKSAyL5ahp+oA ze(s7CV0GsKa)40WegV(!oy*&GLwDYAC!ptnTY_3fp3v~12OctcPKrB)a6hu6&m?@_ zko32w%<7OVhhV*gtp>F@sCTnEl1a4o*DNn*ViADGm;(qv0GOG;{n~@^sv4q(vp(Z= z#iXuE5yffYH)sJeWga;r#oAFr_eOm6htb3xVK^>fGi zz%G;X@HM{0<6hop%Vc7D$2;N|*>qx%lYxwr#u-|1sAFN2ui!;+pTs-kwZ~p?SYEg9 zdCZJYxL$TcKzhr#R;Yd3D>_%^6wcD!sGBgql=;pE@!|96=VOiL!V+pLqcdWc0kJSc zE8Ge}iXv#8s9j!yq*dp+>SzKjR|}NHU3`aEW6y8z=`zbxF^}O4p8}dV!;K9BXaJg3 zbIMQF8>YgU+NBb1rt>9Hfwe0Hlw(ir@jc| z+s40AfA5ZQt!Hj@&P?>(`1d3-v*u)YN@tf(YP0mzWhZn{&8@a`=tT{?iai%5F_kq5 zbK_;(#2Qa&b(n>O6qXl4v9i&B-kMmN?dS3t<5}OV?xu91ox>u7L~Fe*Z|UISQr)cG zQEP%)1@uQ-P-f33?xW4$B!%-XKx$`#CzW2g@k>T&b@XLUomh%XGZKN;Ix>~RBBd9> zTz*;SQj>4-T~tGSBhMjeL}T;paRg=bIN%H~Mqj?-G&lCHxWT$pdw;LB->WUWbKVxT zMJMK5=uCD-$?kS=a&c(-?3chc(mUf;4WBy3JmTF^<_PTpd=7KOjNVrUehsR*)ydoF zOoE&>3zAV5?>SAyE*Qm98SfAp1^O*zW$#MsQv>^CQicNne$Kr+i*&a!KQk$h+fWe*14Uw%mBrl)9QJZ2B22tcy2+PZS9hQXjnF|r5w3~zZ zAg>wg{n*i{{%4OaKhDYr4nY6pA~n4gg29e)M{8NZ!KS}^n7%to(So&;RDIP&7RUayc<<{TI<#LQ;m+#_jRC;Ok1r|3b1WAN;Jpoz_jcgJVf3jy4vrDuGX5R zY+ocl;x6|$&pYFAR!zN{8QLSyH6Oo8-Z*yOY5 zznoiaPifQ!&a%z?JYFVe;+Cf?ea`lYv)O317)}y}QDj9%76yqz#vtj|d(X)Vj5lGr zzSvdZ`I^dH(r1@t$m+0)B=e%kH#`R04XxcAk1GsNd4bx}{WiXhBeq}haUjC}5ZzGf5U(VPqR4KdxY+4)6h;v2 zWyztv$sX)`Wc!2wE$j66ulHLY__TM%hFnmDK_oR6Eq~d$S)aBz=(pv+Y*Y4bA?>dR z*Riz%zpVQv8&R^jV0_cyQ0|QELQqAhWfK~mFX%>2Wpu7HX_{GQU(YMFtSGgz7PF>I zoKKy+4ku4epwyXOQ9_etj6_cX`&dS>H)xl!OgKziJs@x3M!5=?yT8^WxwXW8)(5$$ zlTsAnsGnBES=>;fxh>d1tEjs#Fd-uhl*0L%Q1WP#nW;A?c8yncYu)NjIIFnlZl_^k zyP{t&mgI$f)8%s=G@C`g@1drEO6V8s&B(bx$jWhbS{-@x{8G8Ot2d^`d5%- zGiqy}>zn8QwO&G5+t?w;G^DOX+Y!TLGFxSDEpUZFZzeW4topmr>6g8!+mqJIhd2i_ zAD!JcWdnN$aW-v#nm!|2h3NW5^7upKKRJ}wXnE~4ran0E2*Kc_er3=b*rvsUt&+Fn zqJ!;=-Rbn9;d^|Kl0}KTQLAXN>)pPM=0uu={pPC?)eUTVYuH#qx!=;i4ZD>Cx5;|V z*3CS9+h?LKtuJ-^uD!}X$M(|pv*zbke23SIfZFIc@;g!cAomek-s-_+8;_@t@L9P5 z-_l$DBYZoyxeU%R2X0#^}L-?SS3=2o5JcQ141&J4S) zx8Te|?Olhw_P6h(ghN=o+?8 zqOz(8HHa~FJYn6YH1L<(Mq<>*$+y^|U`&Reka0B(@ML1I_}nTVl)(UiU-LKoHCC5j zJ5b1#5%xRd4}%mLA*fw;+&Kn!#hd=!+)LJ}A4csEuLFLw)QTG}@#+U$5cKrCXv_{B z@9BnfK%OuIpXb~T3+p?Jy{mLnt_;)sT*~ak*6BptYTFCu%v@-m#*qftwA^(U@{!`k z5*t(_qRu-B+V7&1S6ye~n1Ahb?q8^!0q;^dWYuP_oWGBj$Th2Bre$E*J+1(4exKTV zAM|G#VAjQbKH8yGo!6SNx!Vy__tN)A2`xuFPz0ODuM!uuK;E01*1ex)=hV$iiK$)s z_wFRj%Q?_aIbIzz;lzy#Y>7pIW)7met!Hp-+)+G!A7nq#_aav@gv_E|GHZDr{8sSz zW8%zuS(+AySJ`DSP`9JF5r*!CZ1}1)^DZE+mjE19$5SRGtkz(fNJJ)`1xx@WmYm?S zFn|p&`q)@i0(R~N19Tf+~i@C8;jdyio zBAIR$5wSEf4->K(G!bCLf$ekDz6z4Vc~TsQ-;Cd zvspbx0_cuqp|AWOvc9AsN)`;XC>+yIhJmG8{vgP3z0_8xHEO2yV!zOc7CauNgu^_j zOkHCf0#h0Y_Bj@}lDW+lnFe`T=4`~asjf-no5LyFI}dY7>51XQq;l|a9H+`-XU+cL z&G$;tjt}Vj5^H$YE?FKBLb(2_TZps!ewcKW1&kl#d^sr zCt5FcGe+zhretPiQhan~_8n%`+O!8KUM(xkA)aI$Zgkndc}HJ@GFp53v32k~Yd5{0 z)~PJir5n{PuR6e_a8#CCAA^FO$KG_(Vr!8@><(z4IhKmnGdX#a)lF_pP3KIWcN2sV zz8O;A-F9KOIK#m@R^vEEB@^j7^5(^p7-}f_MK-y0n43=$I+`o9Mg5nDNflViI*hU- z0`*@rHo$AF`NsxXkunGa9$qQDm#`aJ2+$6-9xPzwbv^7_1DP}~3+rC4tl0u5=tuJ0K2}%CZ4HrcRPVNM z{dRuL`u;{Te1VBRe=7E^DHpg~mU1siFWv(YDz;kub2Yzf*HbIL8tGj(AgkppNRPQh z6oHXpBpe}!=a?Fy&?&ZYF%cwtJMJeC%DGhGB0l3$H+}(8qsepuV9R?GqBx8)Zdo;0 zq2$-{(XypS>6__up8tWUYj7+}R~49bMS?rhD2srIGU&4pZC0r?~G7lmpR)S>7I{_Z29>q~_=FpWmK&36; z#a}|ETBtxKkr6dArt3f@nc>**Vh1GF>;+XM=c?-V7K$KV<6OC>@#T*NAVOz zif7^K>!XP#ki%!H_-^)N!a39!@6KY86b@C0R(30-01+n2C`wf0MZ_ zOm+kgEmWVwsQ%UYx9khXl0;DiIZsC#y1-~II^q?!w_ZSJ`l2((r4nZ6JnB>4{_!2K zk*}<$f|cvp##JG!6%MVFD0PJ5j)QLrK#kS1X+B0@{aHy*SO1;k=q z3TU=!(Eh7~=@Q~9xk#k&RS}B?l}F*^E4^ff;$awoJdrbjd&(KOB;NLpQr|(h2;t&a zJyRlyH^ao21WK$p>1h*mCk{FwgXL0{tPUdyldK>=iG|z(?oO}+qZt8BdlBR=q^{p? zjfoks2tVj%*REtK#rjT(V?DDqbk+|k2yiI~FEc?9?PZSx7ZU4cjL4G83-HmxaD)4a zG>0yKf<+nF2Cu<2GhF_=P}QT0VcQemvg2q8cePWTSt=E$id zh<5s9JVeG3TEl31r*O5B<|@AihhCqGC0=O#vm zOHEIg9F3~AZeREO?H`jl)xr|U0E}QnwY8ak1aa)A_hiY6kGWLWk0w1IPlZ3#A-EFN zOcAVzTnP5Mx7luSGm-^{ou*kaCo6bkJHSF?5G|F!O30y+>y`-s!?-}rqA`;a#oXM; z^heMT^MRL#|ANi5J}Pt zKmZEB%mk)j06JDB(Je%C=&%f7*UA-Dt*19?1+)qKTWjiL}eK zt4Fp607&NL0{EMp{Nr?U$FpdlF2C=2%9-z}^lCf5@BL%0Z@Nx@N8auJ{Or?qbOu@Z z_t|mX)fHR!SwZ%zKF8m%64yGo=h zI^Tlu{F?WowC%E;&!wDg5<+ej!Ja^ql4=Qkg|WkwoX0L}-Y;j?5n7DVlVlUnLT{(|Y7ud8>V%^cdV z8NbTB;I3cNmR{+bFGq}dA@UIV2!7w*JbiMTD5~ug#uifr?-oXpBeF=Dt=}-gPu?$Ld+Dl81(IM$ic6|=tzJ*LEqa75Z05m$Ar(VSeR{Gl&R>dPncRNWPN&U)_R#= zo|{3u9$<}DJ?D0!nrPp9HLCb3ql)R_u2O5EB)*fYsn5;k_c>Uvx$2$%ywmD^?IGPd z>!V*;nERUfo_lV-cW#0EoVXb`KaAR3GSd}>Xkh%@VIr`0iUnNk^PI(e$KPV(Xkp># zy!277RKAfdDyv=4r)t|gyHkgG;e8tQs~xj>+IxfFJlUdrd(!*1J)!lx@Har5>T1B{ zn!yv#uk0SiS@CI&$Unx@hn|#;xtY1CtlwIfko)7Dwg0=G7q^LawE$UsYw1nk?Yi&N z)NfK73G2R@Ael-qxT8@htJsoSy)*l&bEvqBHX94`j{+d6(YWld1?1Y~+TMhm%@#Y; zs$RXf_l)ILP4OKm;gJUwfk=!DWl;9RN&0{pRAO{p@k6Z?$d2%zzfs0KT+FdG{fU%d zs47H6Q8yD8#g4|c6JUm9?r`;NAHt`$*x#oQKo7@)qNx#6)X!Z`)VA=9=3$Uiq{4^t zO`tO#!Ew3P*6Sy~EvWECU^XkX0O=0ocrX|@4|uNFBk`G4k(*+28ithvrWnghk*H5P zz=fX=&^4Ibu{#{Mj_f>)mhEiSS(!?I0Z9!_X1*LBD#ea?=Clw`X(d>hgpDtB&5hWd z#RkOu<84)cDu@f8%|#b#kv4SyYhQh6(Dh*1OOwDDhN?mYUvyK0vWSUf=!i_U-$U|- zM{qQl_64i!&jui-kwQA@;+cPjS|vjPk$XIY;)QhoLza9YZ9>z;SKVw_`kxFMkq$zi zt8`L#uk5Ksmld6e<*47Ak>nz!q7`q+Fk9mAIcM1gD08mj^mqk-iX+?0i=qGo#T4wz z$1JV(WFp%C&M;G=2E~0by^~|~(b42vspD2gkA+-{GIpWClanVYEVbl5Pput? zN%9d%MYfvzhPEaAJn5z;dKPG&FvsSclB6@bioC4xF}pUkuANL|1W8jP%9t`OwZi7&}%lM zd*B2q7by2-`TA`g`8?Xb~K0(A1mTR%6|^ z(jk-*0T!05nauACx+rbjIi|gI*F^=)3_L6IQ2kU?H{7I?X=)TmXr9JBP5z#r6139& zRDc$L0Jj=&OnTJ@Z=R_d6=4~Mq6vnZ1AVg-h%=(<=sW=^K%0K|mV+fgd+AieVoRlb z`gbWy3e8I(Hfj)9c$Vf%ZN$jCm}WojHwv8d0a?eFIq+7Ctv&38v94KVFNPR~k`E>; zOQSQ=DevWtA1nU5Z`VtFNK3t0ir_b;j0c_I$YeR>;c?zQbL-2t zQB5-`Tt;#U@Hl*BJnf=)_vj<3xN${}lZn>1tXH-h)HB`}pDDcAqWk-g4&2Whx#*}` z3@-j*4ad-SOxLUn|F`dkzqt{00W<3KU(td z+xeAk&ch~O6NOz>!}fnA>Qne!mWvHMCg_LtTOd|+YWdjU6cReM+`w!^#VjPDcy~J} z^0rFd(%jUD7jXZaWq0~=D<9NPW)SD)o7WmPQ?VSsG*h@7f1yAlORN6*oBXzvyS<$@ zqLBxw5Z+%i@iKE0_+^p40vtC|E$(@jgfnnY0mK_B9b*;n>MR}Lg-NH zD}&SUdOfFDWz zz5gv^tro~9tgO-B@D%EpVateg>xMc4T;{}d4i`?0>Vz>?vwX-WtfJ9>_CGt*+|D}1 zg!Jj8`|Af1k?~b{p6sx0&*p3bYMMiYFX3KU0B2Fp)8ke$)^`Qb@A(KeOQkqOG{M@1 zoa%tl#KoUd%f5s-rAab!!JHfN!rceRn-D-o=UGWj9CIhhAI7&pk_tE zkZ)E|L{2t*7@6(rQOqV1M~uUkK$_v_)yT2Jih+zwnii^C^EurJ*rY!HT0fz0OUH*` zIYl;&!eAnT#lYhCpbbH5XfYd$?=p;70waHCCo?9s23RA}psQkyw}_cC^;Slhk0nkR zMg0LGgEJHPDjo8XILH82>1QIKLWQxe5j|oamH=W5w**2~2u4sEg8L&&YRrj=<~X5< z7D|}?mM0)%m^D5`J!4>0QoxL+r`vG^x~M8@s4 z1Fwe6Jd)r=IGL0KVg&bxk1Sit6|i(D8&Z8JjbVWm&{s_uX6?T?)Qo#c%w??yi%g{$ z#mYI!)=2VjWU47;{u`x+(FB1CB{I=M3yT3jkx)i{fwhun7^8)Mdcr_bf&jNvA6%9e z$LDJUSe(Uba`InKP>`b^&sJ%B6Lr+7SfLicd}2FR2%-ONk06;8efe%nm8zsiA_L7+ z0%{o z5b*4A0w{u8so2!ng#Y~Jm7+mv!ZfQxpsH_Ag>?}-Nu-KnXEF}|857XpdtQU$fwa`1 zg(XXo%7|mKAC*x{nYVvt0^?ZDBU=Fz*QqdYr`i#cxD+Ae5*Kw6`#-T`A}g<14VsSB zacB-TNRnLh{z(YZ1T2Y!9Kj*;T@*jDNd0zZmrs;hO^seeOGXwV_blaL9ct>!BvNFj zTC?DL?pE8cBTt220x?8e-ug#+^J6B^(kj#zN|w_PY6Hx?^*g-$ z?B!(F!Ry*y*wz7)+aIp=yZVpy(DLOsE>_rHC31Kwc_2q)%V?F{aFPN<&!Z7Q z2yFTc@ zlA}kUe0!6xNMRK-Ow3ivU`f+c7FD8E+YB5?K?Sm`*RI>YcQwO&GX{_cY7*nL&%HKS+zrjeseT*o78O%KT3?f}K*2q<6j#@#gaZVPBlmW$ZtS_6 z68$#ZZVI7+in`U%CH&F08jDvawdrxt!JC7!vqy#0aBDvL&RI`9$ zns9~2Qinphg$v8e$;94!N?$@Gu}f*0p5kcoO>}ZqF{^kL5!x_)$52%1lb4DGTEq6D zVp7POhR`6dnbACw#f(Jh1#54K`AHet@po z8Ll6}F21S!E&6Nm5AWydaWCHn4aVIM9b=DvhFqxG(_71B|faWw$DFef>v+CUlQ?9BFZ+SNEY56qpcE&rCV z`?J+m%F1ml6Kz*ezqE>sNsicwWNT}H2(@U5#BfxT1YWaYqP?;oB?w6X?}M*QgbAuF zmt3`7=dvCs$>CiNjIa;$T{K}v93?0^r+y^ko=i^EgNlk$rH|skAt!3sYuFq5-n0pn z46UI`76CY}a{-DEL~|sOAw&*`@SQSbw9nfW!0!LuhKT%dt$tMFb10z!OMTw$Tm8(! zR)g&hhz+AG2<^Z;?6pgm*kIZ2+7dpw6}|unBEYI60ImQbXuCnz2K^f0+Z@g!-v+%1 z^j`Wq$TtX>55+nsqPoseuL=J)e$hjzBbDiwI~>lLVYVQPAZQVBOE$V+h z`rB`VhrgIhU)Q|3;_hDf1exh=f1x*KJh!R z={2l7)_TnDe4ng=e_#73i9n$57+sI;U_<@DDEj z=Ha{qk009hUjMDWcZ%k>FkND6ZKH666gi8NrE^rDKPu;HV2?Jow2S3Gb;dV^*U z-9EDvtHEpQ;g8>*1Lcr*bOMCWP=cTYgY zlT8r-jz($Ott@165V!3Qk^ip9t5q>$NRq0lXaCoZ6Xlj8_)^*4;<+Ae8p00o7H_9x zqO!Q|U8D&(4+43ZB_U?kJ+J0%tMf9xCax5YeLoh;r(MDNDOL?YRz(mmCS?sBj%8T| zIe%bS#Cg+pl|3||1#h21ZIDF}$b&;E>217rpwacoA!fun1aryFwc)Gu|9iLP*d7zb ztr_Q-^IMcur@h^5wjNM=`?2ER=rNJ9-E*}}_6WYYevS64=WNEqm^&4z=xn?opVTa0 z=R@|M_T;XR!~2t;DE2UaNHxORJB{gc_I~k)pC1>^(&6=3&qm(zeYx9AN`7IUGsF)} zesb#Yu6;6$hl6y3))OMl&{U99!S5Jq-O*@i%7-*V0QWq2NaK!jacRwi!ti9-axkf(i zrEKsl{otDVBPI~r>FgkOCfjlQHU2hZ+>>9kAe;7;!2=T>71=>DVl)xg?qDc^tZ#hJ zy$heuJ;#iE1RCs_R~$R+Sx8+k1o2{W31-glF=1 zOgzj$oA*3*tt7Z+{PwllEUDPHgy#L2*m|t)=&PoCrQ1;a3uEJvolz~w8=xsSB!_<;%z^rSyRbHG458S9WPtOr7I6N-# zq9>xnY%*`}MyFNx&nwx8O!9BBMg`43gP-tcT#nMcNm5XDemKsTYtxzd_s|ZQW^R>X z(+8f>qCE}Fw-df!$G7aR^Phi@t35$o_#<&h_u?nPAFWl7is*8>J)c>0-^u@AQewdP zujh)oT#gR!8bxuo{ve$HgAiLx%SW%QgAB8jxE)Di-sE`* ziAGI_kI8r%&jScbBK z=FXWqviSiU;cKlg$?jlF5<_4`8Z}GZW-M95q)`$#E?fTEm34QbR_WsPoIhi}DpfU_ znrUfdb*88%#NzH^hN`JJ81}h+)RmhVS0IBd!svCDFx`Q(%C^!s_6fOgtT>5FgUwO# z;x)VjmbnRs>cj`sF&C@5c~ScDQdI<7lH4_6$xJ66d}A8n-~~DJfFw&-g?HQ-LZ^!Zh>6xwY zKN;4O{&;>%-mddv3y`=b+>)Ric%xhKYLdoxh_w*L4CHqsbe>Ip|M~xr2D82!H%H-2 zHf!tsBuEg8KH346)y=A6rHudAizcor$fSNVGs|HgAG70T>XySG8fS@H?%!GY(yITV zY?3?;O(T4~hMRE*yPi}k^Ra_DZnmaTtye{`CCmLKV3tHbB-FoBvg33}3)+ZG%rTgr zXYcD2s4V#}Qnv0>(MhLGu{NdTt0e<|**(-0zOHynN@CuS^CkzHVk?m4<6Kq2Nu)epqct+x8<_bFua9^!(wy7T+)AO|OaDfK zUNV=H!ii(2!!fLU%q15y6p)VDLpyde*4JIjwmBC;kSt*l~ZoZ0mK||2aST!gCy@@>?D*`}|C|MP*)3s5#R`2|Q6} z*55KU)Fwp_S_$LwXiVQKx25cL3Ee9d!&|>d5PoB8vAC%i z>9MjXItzhg8ZHCaCBH4_^3KYT{DsR`%*DK{rDoU>*)ZYFMQAI-RS{f3rXoJ9#z2Z7 z^~0K*(|}3lsFQg@jZNhu43^odST33UyHM8k{2mRahN3dPbQ>^}m}xkEXwQWZ!@DXa zp})bW{G6u{USi6BwNzDt2h9bQX|j&{QRHv<>|5KkQ zCQM|T;Z<(gH6=R`$7a0uns=_pH(?VB!3ue4;rsWdQxQe#U&bKHwR_BYY>xu6x#CVz zr&e16Mh?r3Z!UzSDFktXP{tQ?%efeqkZ6lw5lB@xG9`H3WZM)G)uc+skU$Yi31nL- zfIa03?;rU;TN@3u>OA-PR?VI`1SBbhQ9@86W@jlw1t`!i?Oj1(2SY$Q_A>b@cz7Zq z$bF4sfDs(4aY}>ldWObTDLqXV91xTm^^ME+OES(H{i`*G)s5g*@3G*je-(K8%01XXu`!99%{c@p~V~weFzYE z%7rgfthFBPCsqWYJSXFF{j8B0fxSg4;Jw8|)n`Wfv@F=6;;5hq6$FLA9#9Y!E1L8i zys$C-0j0!fShj;`6rBIy8ijb@f=$0lkHe8<@az>1lSWp43K8?JLX$=qCje!q5RyeB z5hDXlN<);S&<3;OtBnW|Gyk7eG^@x!2!c@=A{Q6RtBXo7Mri&I8kXdMHiZCAAWC|S zDvvdRX}u)4NBAhFt_~eqAu=t?UEn`a1fT@U_LfduNMc?BV#dnyigpjg#FaCEPEm=Y zg(4UcBvOV%_TZHe6}uNkEdy6VMvOzOqHb1s7)mW_gxKG5UM9txZk zTgjOan~+pZoqu=ll2oFRG8mvF+n=^Pec|^F?y-IiP_B###Kv3B9550_a+y>FIZOHL zilT+tKP%3^(LQk6!G@TGX&XmNdI-Dz6x7S8p2sOL`v zQ@vbAHj@2&LVo`dFmX`<*P=CGRF-m2(NKU7;xKxH(|vi;Ld{k-B<=g-z1sD4M_~Xp z059TVG2KF>EWx~B*V4plJL?|Lt4~*-AdNYqr?>-Wu-J*y#=uw-Bnhb`u{v-VP3K}o zpZ${!`SlnGdI43SdfA0#kAr+CD8x=h#-`yjkrNpQ-;(!E?ez!{dLdPyc-p0|?4qLA zx#LE0Jh@n@1_m^23tb13LWv#?J7xLds_!E~|F9>1VJRtoWGmTatD!(z2^>4T0L0|- zdbA!hOu#}cN}KKbj!=KnJES&TXWB*AVH@^g*cFOSa8rxwcO@^6z$5-jPG(*-sa7$NYd zQxW5w4jn*Ug>PrC`z{7ERT@!mqO3_@y+0Clb@dcFk-Zg5br!>R5Zf@KM{XJUk%b?^ zyDccg!p>57YhSbHd`;g=*Z%kgONTGA^vEIAx-I>%)1fY)w@6e7+6r)u27+LVA>X^$ z+u|(?Rqq!!sRTMU>sbUUwgH6P6mx=4%1;SovUt)o=_f|V3zH)~Z*h@PGyD9(bugTU z%6~w1EJJ`p6!goP&?vX3K-Ww(1UlRBb6$QFr9t%(?gmRsA(`gfU?i^o3JMvxShzHt z$*fuH0(_=r5r-BVo()BZK{mbBIv4|OVLM^3^l-n45 z^}`*aQtLST=AG~d0GS6sMeNT70377~wYgUJJ{bB(wwpc&yfCjFZ3bk`bic`Alhmby zz6#W?`131Mp(`^#rk^ns#s}CO7&}34+}I0NFPL%&uN7Ed6oJMOAOHaXb{qpB5cSZE zz*&L|05FchxXZ2Q+zzyT=pE>X)Smy`wt=rQ6brVbi();^+ z7P2?~gm0HvJD$JuYT(`NEw4N{Jbrc0^_;SG^t$i41O5B?+MnO$CH(Qxzw_B2hci89 zx~J=FDqDZkb9EMXZFKDef3qXJ>si|uddL6Cjd|VJ`gSGJXCqrZe-(a8p-8UBcxA0? zb=C7Zcay!ZHT!5~*~s;xYVvAP{bi}cXKZV^2EXV1mjq;KesBzjXqUc(pdLtsbv)=Y!^$9lexH^PQ+-sN|LlH4Fb5=bfL@;0}L_sonuw|f4E&)R*6&5nqba4ad zQ@W0B{rY(vLGNYSC91{tu&qq{fw=Y z-wUagL*>7ytp<~aUXu12TDw?5G3saxnjt9#1fzkpMZUBBcO5oA36H^a)sT68hsN&; z1XAEc0plcgsin%4h)B>^bw4@zR>DFAKUZ9j*+0Mz!Q(ShM5t+S5Mkt|(i)Wmdx7Ko zD#5QXy4_W9^&%IQ=RF(4ihxa|S%omm5c{aV|o$t&%vcLYlrP%B}DJ4CT+wuOI zJU8t(BFLAKK|}?a#;K1*VBCV+O;GM5clW1Fl{j;Mt@%-yayiT5+-q*CTFekH`MRMn%@s*&Am1eLx{X!e$G_v z0}E~Dz-YLr!iMGR41@K?Rc9ngBK><;YF}S}-sZ%g2^vnaq5~>()~tTK^J?^LSb)$# zHYXvFSK^BgFOI#s8r2QQrqr;HG1P2Tb*#w7vnkp3;93>8zlGXl()Z>4FdCcGhXj3W ziQtT@0Myw_38E92OwGlZjU(T56C5-dX<+`v4z2l=O!6zt*~+gb)i}p+OM3p4nq#$DI2a|j z7X|}zPw|3}{O8#7OUZy=9I?7O439| zsAo}>SShzY+c%~N&%>nAG?E>soT}kglLarexyF`y`}-pSGyU6^gIr-_mF zM-DV%y%({kqu0Y6xt)~dV$g2P+jreD#&1;U230DSUb$p1f(e>NX*6v=@npyBr^!G6 zP9;mqy@$dFfBYOg@ncA|Rh%+2g9gk@vA?KFm+wnaWIi0If|oXhKks|0p?=yIADv5A z++zu}uahT!pgx61UwXL!^iTQ7YvN63hWP_N;m54CKB-CCL?%pqGhsuiXYbk~70mNY zHT?cOL!yn9qE#?c?(8|ip=hxWj|Fy}XuEt4P^V{!d@U7u*2QvTW=#ndVkFd61$GB+ zq(t}`bb_s2v+_%?XMu6HU8+}?E~txi;Lc;+D{E3|g8uO(rBdt)T3dQ$bt&UUuO-!J z!zH%YhILN(;nHP_j1@(|ypEro7WX7FF&frwjauwlosxwtH+s6{tl{U8Ix;3GgRGr3 z$X1t>mr3z1qh_}k)iB%Dj35~_&{>eX3BA&w=-R2Jucu5fd#h{J|6}SK<2wnOt+Pos zcCxW;+qP|EW82!;w!Lxkk8RtwZQtyDp7(d(&u3=(bX8AJPj}U+)b@WZ;JOxbnjM=H z&EE$GkJb&Ai%U(`&6J4%K3U^;s>7xf`#PJ0n_GXxX79j>A#=XQ^0&26#*hq>b zvMrMg%^Y5fXs$!#t0GX+&&=jnsW_ferMgPy4UiQTV>2xD)!6$MJC(+T@hESrm0aI*UXmQ( z&Y?on(xa;=@l(%_SafS=*Sd;jt|i~B5F}{%fugPped6HaB*QZIS{0i>^^r2aK9V1Z z-KgmnM5NQ@R&F-Vqd*>8$mp$_TcY}NRWEARHW<5T6)eHB5?D1IFwT8wi?7Lts$m4v z6nh&r^_$EYwafd3P2c^TZ@zUwKeTdyLdp>cErA?KV$?YKr#*)#ibc(B27y?aYLC8p zMHz*GXI5msL<&0vh2lBZdlK=_Ri!9mAIkm6(?(3kVn~_xNW^#+&NFYJ6JrEM%v>tA z1-R`h!Jbm>iYtGA$UqoL^7xY)y1Z7LBDtZ*3>D3Sd<(`|` z)q_-MZXjFMqQ)(z&oT%?T-Ag!8&$>QQHtDzOaP5Q`jRaR!Z1K8(?uB;W~XWd`pQ)c z6b9rIMP$FMZ3OnTg$SWDGo{Z9%X^Bx?WUlk7I?vjdVh+JqCn{u9~6{vi#?!jRN=OQ zwF$C%y0Q0IL;HSqfV4??;1p*`$`0HlVxG~+ZxSj9 zYIGOop|||Wi~DBC%31mSovteKVZX7%mF^U42rg}ohdK~}Lf8pB5EWw3C8vZfmp}s~ z;bykV!Z1|MKrJ0LE*2T;6TiZva2CX57e5&GH7uP=kYvM( zvkM_9HL(5S2W1u&P-;t%0)M!%IqLgUiHKL6q?$+wDSZSC9Eyv$d>0DGIHPxeR`~n? zO=BaS3i$2ax&m4bx?n4@SERhUqRB5zQI{D6$m<$&12AT6@uzjW=nw)&-UTkcAH$V9d($uUMs#}X zrdLhOqJ7HmdQ17a%NDKoaVUr!TX)wsKV1n(rL`(~dlJ!NfA%6tLZ`!kC(p~nK)z0b zQ4ekSzUFCXXuWjjSq_Al*DM$Z3|?>jxvk7~Vm)$yGrk2=cv~$9iBRQww#9LVa&Z-E zimIJktbz|ovhzR}w73z=5uaoXq81=`TrO_WxyaUPC6=8le+`9faJ7;0*!#I5S`hUE zTb@!@641VhI-b%lyXfI~8qQ#_YW47x`?G&wmx;8!bIEB8jE#hRxRdqkh~-Cm>$j)` zz`UZLfW(i&I?Y3xW`b;`kl$}j-=ij@?Uzt-r7E7xD3)WPNFwR&s0A~kq^vtAjcWN$ zw@QyatriWhv_(VeUC<dgs`h{v5!RBWP&yb>2pOguR1KoujfsuT-D6?JKT z$}q{C#LEtg;5vP$oD#KHN1?EQrK)Kc1jIuHsRcrl?ulPI>= zwu>_uWZNl8_>ZuJMLfE(zJpz1CYDwcMm~ogo5;IXD zi2>=zJ}R)k=6aEM}e5*~(xJeQ6qoTyyTQ%xi&$?y?KhR{}Z za5neT*kvnDiP%?}bvEMzf^L<|zA&JXFE}JjCYm>yXB}j-)h{PO zP}#=Z&q1W2h2c7nIq@>UpM7OTiN%!i_uCaxX!qd72|M)3e?z;lGRU&tAz5b`o`kKXo+P@ZG*c^ zLpC`~Cgo6Y<6eKs%;`i#q=YNcLo;@3wiAU0=E<=^7&T#MoaQjcAuxbH(0$rXw(F0R=7eAT zoi76-#tdo}E3a<|0doLcgwU4ZXJKn{!`F|Y%NURciGayZsQjmJ+=sZZ?)8l6suK7I zu=Yevr1>*bQq`~H_tW7~71jd$hJ^Pz9v4? z6neavymNu@YnG3Xmz8Ah*ImBu(|T$=W+7eD$}^3d!#7bb)DBC*^)@H?36f9YEVq&$ zbGMW4svnQ@AOIsvsGE^Dy||AHt%RX5k)M$5C3~I^T|Qm5*Q=hcj9>6+Y?h?yfvQX3 zZ=&vZ00Y3t+W1iEFNRB@&Ir46>MV4ms<+9DMxR;&! zXP5CN!|lhctwR}n1(=o_ly)8&FBI+U{LDoTR<_~!Bgai^@Q4HnE-Plq+P}7BAD06$ zEhAM=M$l(zYIxl&8tuV=dOI7zxHS}G;5`$9vmj>J_fm%^H=Ca+3-z;tmD593mp}k? zFHc-&Zjl*hiol(=)y4IF?c*s_XcbT?flFg(LgKieu5*x_@H%qH=TwFUn}?G!+n62z z&C(r>I`Q-^GG^Fej@|@t8#esLT?e$H^CqrmlANiJCcTW2d}EanDdCiJ9w;jb0>#r z`a+&ZX=WbR^EFJy{Rdq@zOO=c@qp?D8d28AL}AFJhjxCcKbvn8Oa%q@;UWQ%~{y!XpM$}m6p7V$d^Es}lDfifT z>D|mnAwtGI1H4{CIgirN+-}7F3aa6InW5%RA0!7deACFj2xzIp_{XlYXvD()4ZCS- zMr(lZl|S`sTke0uhVV|BjmAB(mF*DFt# zPo2P{&gTO&kiGnNS3A;G4kx$=ya29)Md#`Js;TOzw+E805WXmxipj_MJPx|8T7sAd zrRs-e&A7iUQh-Sr=p{-V-L0w>Snb3~R$v0L)k8>x*EyL?<&C+s%OC6j29wI!i-+4Zo9$eu zNW?xL+Vf*aYZ`E;S^I@*#uT_L*h0ynr6vP_|JiJdm>)ZCA(aOn)Sr#D0Um#8hWQa` zLR)|1=sg?f^X(k4p_OzC;UL7^*DPNFC(Q4imeVJf0uPR$W9!bZHQexB7@yG%Bt$X4 zB(sXwudUj`mdDc=S*5M&DyAoksd*(NY}|5XBt%g^8{8&t+5v-1%?0U~7@0yqJ}~x#>EhULgNW)08IHtkHpa zo$N4dd7x2tlO!)Q<|uzyCee_G&c2502LyS$?hp^3>YXUgDX+wYq!DwIBwrXN5r3Z9 z7i3%Z&Y_MVo`9UsbV%C#9WAHp97&cB9)`=A!H4>@(nY8|a3UMy%p5h|O$bgu&!YtC z$7(YqE3jH#{?w+5=g>$CA&zhmL$2%qkhcTLEi2Wj*5oM`_)6NezY{Qx1a`a}31<%E zX22dO)v>y3n56o*M*IARY5~~H^rGIJH4#Oa*liy7HB+~iXUuRC$2;2E^cR`>9qD`A zBvqDB&y106Vn5M~d`4m@AMhW+yeTPKlv5aS&(AC6o4f;j_Np+94+>*?!g(N)m}nkL zcbLt?h+B;}yg2xr3`-`RX-;idIf=lNJkok(px>!_HHfx2rLTt4XU25FI2_KW*d5FS zZ$~pQSs%8sU{#a`pru8wf|Zoc5i$(<$JU%HkT)QMNY(X9P<7o8C*wr?JxLWY?ivzW zNetFI?CJto2~gQMSs6#4jTIZUT(1r#gkcc!(~~%n10KFJB%k9CL}XPi4NTlw8s=9! zjYfhBKiio6oXyV$&RVV~Jo zk3cTGFEk_lqh0zg-!K0|5(kSFVy9m+Y{zrdV!rC{X$M0TK|AF?3`9}|Tfy=d)IHd1 zXR`sc?Ko>Nho+dlW##O(2O7`Ii|JK zVwn@bbk__os9hB`^RJf;qqjT5il9CD3=535B+v;|WS|PgN{;|KR27zos6^bxM_(Xt zO3_^=&>4R#B~c7@u#s%c{U7hl^Pi>*%8e@z2kqUc??l%aP{}i(iPwe=K0_0NYU;sx z!8yj8bBS+Zxj2o8#a3ByKn8Y#%9|}Vw=E96lG;CBZb5pTB z3|bLx@cV-hGvsmn>tTnrAf@n{8s0dswiUk^I#%??$kGG>DinX16OkwtN2ruPsr2k~ zq$*d|2?zio#@ywe(Av%$l8ImCFA-`E-Fx~k;US8XNtGEauL=OdTs13zjfsLNQ+W*&bLLQRCB67g@QMLi_I4VuIyd2~jK`a^je#+U!LY54a1 z1x~MOy&_EhNF@4sKA1Hse1M|$g!P|zdBR-?E~|!dmmULI8`Z}~i*rvhp;Q&*fkXMb z#86IPnXtra%IdFY_l3n;79+2X{^zjIp~?R+VFcE-?3|su;0AYc%1Xj8dA1~grVRfN z#tuA)99g47V8Ddqu1U7aDK_n?Mw&fQmJXjE3?cuz?jrtog3fUSwj70Xg_16SvG624 zD~$f2*2UV&&YB9EfBu+Fl_~7}D^d5x9aSbFes@`8l~d zosKmqJy&=V(Ro3QTexya`_JhIXT;6V?Jcd0laB+$Sj2EYBvny^`fHxbUTf#4d}`@R z>7RtVral%!ZV)8=VX;IwFr8@ZNwO&IjwV#U@OuF$&JEc!QZ2rk#IWhQxes+zXfzu1g3lriA&bwFKYJDj$B5#ehVH~F52WSMJd19V^$up%#8>nDZfSyBP$*jH0#CxUcOzFJ zF-!xpvU+>`&?%!^t@n8_HVQ<9*~Hx%IL!hOTxc0BxKVY{sdzDcPcIquY6bz<-cIo#J#q-f7YLI z9?8r3qX7}Ycbp3J!8#6|5!eCg%e2B5NbomMcnddo(=MFTPzf$i>>3uG) zYzzcy7#%^PYucDyYsFeymp@T$317UX74Kgti*2oKETm9Y_2MPVC<2C3^oIB~I~E8A zbUh$H7@(P9eElAbq75kt0R-{Ff;Q_m$d<^KFE*y(bkqeG;zm&| zkB*$Tx$pM62m}NP8<<{qSK?DwWscKv2d9zT(c;IQ9Bu;I$4S$89MNFh!tDNRv;BB` zPE`ca$IzOb#~EG6bZte>|aGUZkZOujy)t-UpB7tGaBvKsMXc=jb$( z=k5sup67#a@SBtV#V>8ol+PR~H97A_%b1)N-|iH%ug4A}SKO~v0GNzZ_` zW6zUKXkJYnqTvKVs+yjgS{5@sb}eNzYR4C5k&}Uc4 z!s4;{2B^RoLp6+HTeACBDTB}pWLdDCn2Swx#j(3PY$MMUqAt~jRY7Sk?d#e4W#QzE4{6bpvWYyb^Ds9(%U@Uu7O3M)Q zqMgxWz4Z2Jw{>_m=zOBXdE9Vu7UF|t4AE$TM{WYbl^|o<6JB>z-o3OF9Eh37#DGXmm+B-ZTB!-0|YHTk|2+1(P16*$A(|P&3Ou zIuvsqYNutePSBv^9~|%i_OkBU#Z}UH?~PwuDrrG42eqhHXNr&lmM|r);z-fH-$7hi z9Muk$AGF#CUqw3$`Lh+c=qp`?Q?uascoOqH|BTaa?dzR(VKD$CkM*KD`H@Yt#Y->y z!`$H$qm=LIjKN>95D3kHF587ZZ**|*9wDgA?WV6e2}H%GwL zG$`<;f1J)3nfuDxDcF*_YTgDfGH+!$9;~&OS`dv9>PIjE94|C>Y|OCgzWj5OQ@eaQ zhju~hTsnICM^pko7^45WpdEPzHxl|OQ(>UxP=_%!9=jQ_ral}=%JYwtT3&VWu;Dd_ z=IKiNs38USJluaU%m;H407YZ{?SZG!sz{%kPUnp}lRT-Tg}IN%(%L5{qwV1J$fJNV4IO7;R$b zi1*abS4<8W=j`}OsY#1|En)|6zQyVs<1mC9=23ln2>y~cQPTRmW9>x8_@=QemFTm# zMC&?eV=rwt{vwSECp<2Oc%L&~kD?DpqOttrM3x~>qfsnb>5tD5@A%wv=^XIKAgy!* zzV^O0pep@VbzpF|V~H^!K7F29FM%pvLmo^bSCkdIhD~oeuZ~2a_@?nJ3rcdNCP2*H z?QWzc{Cx~=(Gz&a5uT23zh6y>Snz4$rxzuUUAh_PgMG2&$VQ{}S6p^=Z{8wh{&|VO zRjUJ8h>$$F8?{nmbz2%=$p(>NB*+1H1$VGmY}xlOke z$O2#nlKP2Ji?}im(0M1LN__cOU&~igFFm65 zK?sJfeCH7OZl?g#(UdKWElvCFHXW9L;D24+@AjJ@=x%RaD!#SYf2bj+oVi(kY~#1~lXkPzmqyxNY(@2M7EMi#JvYR(?;*7hg;rP*L58B30TJp5 zDSlqZdN6I^|4jo@Yq^qaci~C7foofO%po6u99mA_T3#$_nA)m{n?(Zt4U|( z^L`P;&C z)D&r_z2FQuSq-LJ!dmYgvlQMB@wvv#)yjjy-TRx8rW| z%u~G=*JJ#mE$4;h?a!SjLpE=joQwPP?!mt7+vw3KaOYj!-gi&6X7;=etzlXVg73Ax z1Aa9y&VzwbR+6+K_^Lq1xs9us+3Hg3vnfLKhjW+$^iS=*o8QHX&l!L1I>uVKy$p&> ziLksnY-EN?s$e-2HJcDV`2tBsQ|9OH_SU}K)IgvWx3B%)G{hX)^R8Xp`|3LvDXa9M zBSO4S@Sv97``N-*-a5HTB}etLyJ-a{4u)dw=nDl`kOS%DYE(e^dhon`e3aPH+>F>) zkxX0FJ6|lzO$$XBF5-QfbnSBFy^+=dO#+w8Lw%{1{H!7gW{oDGsqad11=DD$=vmLo3 zE?Zjw+;~LoU(F>h5%kr#t&+U5NL@0rJSMTZ9lGtjqazc!@SJO!B~p&ZS)$4-18jNA z;Pe`Zl9zn0#m2DOjn&tdfi8wW`_T@$fBP9Vkmj6qod%hT zT(WTu*#3yxU8w;N1N_$qm1k_`3HV%wS&9?^bURfhBl0>qy8XEvM+Dhl;ROqnhJYbV zRwC*ZP0i4{z&*oY5u+$9#8Lz^{9mlpp&7-Ci@+K(2GPoLG}2Ju-QRYV$C@Mz)+(P7 zD6WZB4NiYrIzjnGvq@e9hh8Ia1g7ei)&k7RZd&SZf%v=q ziJ~KFTzKp6^eB+6)x?Ej^rTKd$Pg4ID(qIIb#i`dj)-vElT;<##wy5u1Vam){A6P% zfwS6PLdwA?i1|PDL2-$Glt;hhZ2(c=Lx#YMEGmJ9-;5RhF?O{bD{?&a=+ckKU0^68 zz3F4|M^EHbmj6lei^(xYi+k1saPxF^=uU7;ZqX7kVV_)(xg&|MY&CU!N=}TUPg9}5 z*MMS+b^Ol*w3tecBl8kT5NFDzwE)Mc;r$z|Lm{lbg5ySeYT&%>Q5Hnj{B+}5Iqgzv zN>)8jO;ujJN4%)~`N4V!Kp{Rr_)%30pW5sxsm0I?xNb9b>K9aX=!5;Y{|~97$?4%G z!jS7Iy@P66VFdT;xwvf zlpOf>QkG@EZrl&Kg6)=Dvk1!s&837;l!LK$a~efn%DHR@D`NgP)`uLuQDH=yP3jJej)m^IsUFHA>~y_$mG}v$eD) z)?31r!yp_Mcl@;$woU5JnxO&tLHBrd-w14);P5A`|M;d*z?%N5$3Q{uk(CF>`uX~k zHh$jnJ@ke8qNU~cnk|Nq0tMCI4hj3Sau82>(mZ|P0wx;<32PB7uPO0+b17$6D1pKt z`qhC=>u*sB=t4{rnrF!JH&F~^9-feS8uDQ)3lb&04u8(cGHO2tl<|0!x@AA(D_NV? zkOMl1VJmYID|_jM)Cwz0jQl((o+d^2tMJoR*BKC>PuJr=)^aqcq8k;n0?~W&)L%GFqjEkZHp`o1!@BCs}VR|W6GLSC}3{Wy! z*Wu)OI^GO2odRqaCe@e`(vUF3Ho9Sm+=*ms|3YCi3k(;xpdCH36wH&-I-RIg`~1pT zMHwCMKE*VDn?GQ;4g$!oaH8OjTXY|;A{(WJk$&2)ltL_yBCHB-Bj*)O-pQsN|eA0wEn`^!Kej)t@!jE!y zoClR2g{io^kbzKgW(?SJK1(?B-po+-^)b5_N4&{$J?miEjQMCn!%9+~$fT#7Mp*3N z932l-LumV^NZsv3Eg)Hkhc*%TZ)_pDIQ^mZ|=0uN`#`!cCsJS(>@kcA*FX(7IRiSS24tH(l8Mf zPBhEm2V+xlNTI-b*@(l_f-A{2crXG`^RJbg1fY628mCLHkQDA>d@bT>KUluN_g%<5 z2S*U||Bz4fkWi1GERU3jwNPWK-Ceq!@@~CLXg`3nNL+0~pu)W|9RL%~kELq^Nd=c+ z6)hlDs(#DHE0fq{GwRYAofnKl%oU8SHxIsvH!0y3`txZ;n9{+SBcn?L4k78M$ph}4 zC<4XCK-FttGWo-f&^hTnH$P4eesDBi)wJt^yT9$Ij|YO9l21;>(%^desW~=!wEysEvO64f6~8%#)=Gvd z2WhRl>egrnQB1Ke9ll;%(ZA7OS+!%64jz^|IAVo+_g`%p>y zgKp9tjy2x;XI?~W=WoA;%*e@-g@A?T!K`Y)?gPd*z7peF>zonbXT69P4D_k`Ls_7_ z+G!TH?K#H_3;d$(2zJK96?7$s@t9MTEjioZ7Ysbfp zD-@E3v%d<68Z&)GhMW5R&kL=MrLh8y$o~+>vgR%U+(*%^q5eYBC+dZUA^`zK0%1(_ z__Jo3Pbi=WgR>Q7xlCUgA!1$kKC#dTQ%6%ZrMI+8(KuxRIgWVVtec!)QMd7gBBde8 z7w6*fcYS?XY_4;y(A__P@IEZF3)m&-j=&!KE|u7 zKPJ{3_lG_`&H$TvSnoMLtOl+azKsu;9YZBstsm$*-tgR)&4VRk8$QmjGC^A(Ew1dF zLN+yOF^eVUr>5pdpIm%7Kdy6PGA9EjrrR!Y&@1WeXXX?0{5v3+<4-&$!}Okd8}O4i z2cT;5-s9h|E>12{aK6^OZ|?O5;C(MQOcz^GhFiWgnhN^>`w-x?!0GsYYbah6L7JwM4n{%8250QdBU=Ke3Go7gbLWlDQzH?u@U?}0)+b6zg2h_5 z{TC&udAi=31_DaQ-cBIXcw#9+pcshNncJPtu>4FDngW0(hlLA>e%8K^Rq?M%qn`3- z#j?V#Pn!Rr%wt&{-;j1sZP9BYE;TXP)UsC(jup>ptfOOs_|-Q+SqIB zm{_}spK`uSZGc{AaoI07TN8N#+bC0{j>I0W(>18|k#1Y##_S20*HKaUT<+N#(=9pckxT$MzxkLw&HbXLyu8iSc zY%djmRs(4UM*)FTom@Vz55(q#;6gi%w$$e{ZEOQ@@6yI(D6#NvYBzC{qZDx$EIMgq`?T$}Z}barK)641^rXiNwRM%{$1ZpH*#$?adit(Y)8G$8G!1kNP2wxe52TM613=PCaAEVv%n)n{q>5xgp-G$q(e5!%;F zH?fIPlA`^e#{p@pJlbNJ$?IzB7gF+x~e=*edKUV&G~E)YL+773m*IntLKS zjDsI&ILzP}vFXx5YoI{iZp)l_wenP5|}F?M7r$|*Wl`nbr<6jEz?${y|s!4Y>R5okj9MfS&Z6QR1KFfbfd#+WDI3aC%j*+)>8g@plKOS+*gWL4QZT z=Q&|!Sic^;^Bue`W`QB`yAj?~lO7rM#LCe$!e>%$K3opm0dTqWggRzxRSVL*hNCH!cOdBn7@|sQlPbv7ZRb11p$acmBH6=^yW; zg3)TO6F@KeKO9QF6iFtP46jhB-h+Rmg1@eEzq7Hl}=LAVT9)4l(LX>_|)HqS-6 zn`M)5r5IUtz2ikoecQ`9_vHGH>?HqB;!UF^P*82HA4TGxC4MUf3|bUB{WIQNP4>U; z;2*2jJ#CMMU9@X8h4_L`3Wo3#&RUjeZPH+Er*7amjqyZv;&)x^%FL;sPf6d^3)tG9891?9@GlNuknOZ$BOku zJ;oge2*_(u9?;F)nl{|MxL>r}(1y6Au@x1Z7qmNMZt0czl8bP%6epL+dVca{;$%lR z6mq?`1!U_K#8mF?j6_ovhB%bDywk<4js|?^Q)uS*Y(4#6(9`mdPbF@*a_h{x_*h`@ zW*2WWg-5+T*nfXigXQwUe+;iTOYtZ|a*4o(XrLxd z+6Vl$jM=IPlzV)Ecqq@73!Hh-dV4$BUO8^KyYpu5i2|!j>wn{$L`TJW`mjF+^*BZp z9Cn9fcxq;%y~vi$si2;fy4X*}WhQ4;8T?i2%n-c;bdM=fVGH-5m?*B{GzmGsYNwoghw~=H*@^cjeGgvkR_!oDUPgLz09L}nk zf92H3vQ|78vH>0-6||>PG3Y`-80)E|=z?v?;)Qy5^&awC!ZPMvHASSzF_#uW3c_#q zC5qp`e5P?%kh~f#>$P<(qS<*P2h_z7Dj=4d{Sd|Xm~-`0Vw{GP5~-BLdV} zKWD6?+kSj0jw_IGq-M$}7UV|YEXwA6qE$q@^-?wfzG@!`BUF;IZ2Ak9rx!y`m&=b4 zplj;oD>JKpV%X|={BzwMW@4RpJq@PAcQQ+;IU}qG z^;^L>Vvkr$QJ{@{`**H8Rh*P}VwcCSBk(n~xtYz6W=N+bYnsVo06;2dR&}W{M{pzf zYmrMRWwCD4q9P(TB-esx+o0GHn0;JeB*^0rmgbt)Qu~Eae%rhDnj6Vhn1b??x1#-V zQMMwKBv}G+bH_-o{KyS_9oy9-mrzlH(?#uT>b9E3qG0T0Vd>%2GIl$;am@zVKE6AMvta*1bwflwy;{(T@G6lW)z$A+;F_tM{-oR-num@SEPbRzPO zoKpD+%NFqbnO)lM=J76cfWrDeij|EJ5`!{4?WFR9&9QdJ3_!4^x1mTay0c1G8bTyX zqnQN1hyHO z^7lHYJ(WD~vVD&$7`+0)AhH#@sLrv7><3BsB?krON7ZuB0;6<+cExE@g>VGaojYP%*+We&8oNe5lIGiN zRE)+SCU4GD5QLV>`AxC#t?^3Q{$g|5IIuPj8`dQc(OIarx*-wap8J{{LrKEt)W-3N z_oTJa%#D)KgECO?MGdAo9G5c7(7ufd5-+uE%~!s6!;-i2dhIk{8jGWq1H&@)pOWdm zaZLU6{+0xqj)cAG9={9$#p45(Cu(TbHHR0)r~#K42SJrEkm8U@vO%?}MX>q@3=ueL zKH0A`6_M!F0T9f+;^x%EDFGA%1y1@}R_b>ru=A(;xI^>-4$y*r-T2$j{L0iqVp_H* zhwsm?Hybv_va=f^h6BN19I#geM-@tj~)od`cJu`{Sf(K?$pnt5cV!@f$>jhfFm_Usj63%Ev)i(G!DYjDz3@~yzX?icoE}8zN1H9 zjCmhrY}$JBh@pej)avchxpNPshmHNiB#I1>VSwOROrub_rd*Uhla}_&vGmN(hAlOp zF2-8w9D>w*Bl4w&iyiTCw@G^XCFl{W1#~5AOk?hf2hbYu%Dwr>1hrJrP09Ooi6d!# z#hlheD)XdDRV(xssN9%HJ(86t@c>YrnyAVQtwc&VDKH_L4m`G4?cqRIhr0G!o~FE> zSm!xBd1)wlIcqC7FL9du!yvbgDH`OV{6Kyv;Ocd$gVtAn(pidE&53Qj!h{#w!>-0G z3?;-Gd5j-|_{t6|Ql%ig4mwGd7RvC0{Hdc!Z%@ORdY@FT+M#AhEXm+NgxpU23qFrc zkNi_+XgHtV0nTC2$78xp<{|t6ZqIczO-Qho02(U5pVnuM2LJ@~lTbfZHqlHrM+n{m z^82sybbS3Y;O(>>+l^m;Fog*UF4k6xIG`f|@m*Gq{$QOOZi7pXi)lshELNwJu#)ac z*~Zqx`i+1By#AQPP>Rwmk+djZg4#Vkn7m`Iz}xa%_5(L0tm{NIPyF=!xDV7um>wz^ zPP;SEnC4FwZa9hPBIN1<-7dH3g1dCuD(}!tvMI{}PBF+uD~XYUJOIgsAZlCVOQGPN zXl8XQ<)jFYS@WTfsk}Xpd>e(U#Z03(cmSCsWGY`uV%AC`GZV_Yc&QpsNTt`^Li&h! zyBi;bghA-|Z;hBU=mZ;s;(ECzS=}C-N(ziz}gGRg>34rQ-;;7Q_prqp#oCt|yON@VHQZ zyV5KE^K!vUhN1dPNTtvHk4ch09O^SdH;eI41Gtpc?gkytJtplbgVu#dc?`Qv%mffq z2GyQ3a1v?gJQE=W&@tWnp|;lSH4E>!a^;AacTao_s zXH1pW9qUJf=bjM<59R1v&-J*1ccq+e`AuU25faw4;RD%$(Kh*tBM-|u+<+la8d;y3L-%)JM1Dxnevi*i6c?@LOGwO4Jy{ zl5o7oZLW$R=NrC&eHpI4zPFG*_-y%@*yLo{=#E}wPqK1e&&_Vl47-ZHd{1ZJ;6F3! z1JbB`0ry|L*J|C#ZyrW?C3>gs6+%MKa21>l$=OSl+IQv~N<#N@7oB=rIBNh}y{3|i z=aQR&y_i9=MZJtS8JsV(?Re=4G9 z)u$)s-+6{S9S1f^=WhoYc~~Ce2EWM{aiGJK6FQoIU#Mv&HcuK2^6bJppk44>`dFnO zrhMUEwcr9o6R}i^v&CqUK#8q&E{8BxanA|0>;n>N^lKk&)gg5-P2~jOWU^9i&1}t88zL1=MRj84~t zed3tUK3#PO`)r4Wt0d>X*D%+9+NwY4dF8=ugpyOxDoc-7^`|?q%z6&YNyX2mRtqc( zO^qEL-~D>DR|MsfC0nqHc6gN4bdEjxOZ}>Al@p3yN0f8h^AmI;|vYG$U9;@3^0 z#u8#a%TDaX-&ugs-|6@z<2l$M`Zhn1xFeDQJ~+gWvb?AoVS8 ze!agCu!yr)*c2eTs@&rOk4Yhd1HwVTKfztCYou41v%EM%*7GNAtBvdF63urNYPmES zzn~RaCL4tIbn%NUZie;z3a3K_mU$(oZFy;d7JjFvstUrDx4^%AuC~DQ zxhl%G*eGDVKRF+!YN?x1>+5JgV|3kP3j`ubY4RK9#LSm!+D*yQvpFahFBw z>v$-+C~>4z-{rMYcyiGHt@TOP3r? z=8gI;qA;=@Uhc9nOCt=>U+FZt7W-u$GM4jnbt-sRM0gvq;OGfzKU>^gRHR}(8FU9I z=%+(2ax;Fn7SFtPC_J?eg>W$xd0*j0tHI)33ct=GiSff~TDJ(6u=t}C|F!JeQJFcCVsbDK=XtWo|tCF=Td~xJ;eInecMepU%PM6GOS0`0=%jMH1phh3&v#_}a3> zE4Z*XFUFLYd(AXq&e%7u6`KS9cjA{J5H341EY@UQpXVH#KflAm=<5rEKY4mu@*0t~ z?Lysfv4z`}<(*P|Xmb|FS3eHD^Swh~3U7@cvYXmver#qdj+GGOirydB?gn0%(n<1v z-qz0LA~wr2DZDxclL*2jQ?>S~p61}BLncpa7Wo-RObYF>qqlq)gGQls=4HB?%p<2p z>jh{p;UK9zU3i;??W`t;5|Jv>u)7sK|E%xSF5D!as9b~ZzebomIK8ZSZ%)xgv9GnV z)Hr#bnkm_<*dje_d)qchLrTJ6{3UTphSlz-;7SVr#N_nwBFoNN5%+0Fx{Q~4fuz05 zOdkOi&S&>3!-`4=ZxCIbhoji@KLCV4d%rOrBH>FMD304oj%g`cEcyyKH;V#`HnuNN zNP|Ar`M6n^zM5|K*@pI*qmFJfLg>C{AN|b7H!&YIc!J4iI`(J z)%$2Ge%6=#cicWJmA-H9;5N7%Lec5cgRAXrw4E=LpDY~bDPkmFclNEN>Cy*k{+n?e zt_ldjtR;!cq=k;HxJi^a&T$9d!zUvHNxle1A@h2qZatX#fb@vKU{_a!&K@7`N`I2# z4&DuMHxBvJIPo_M>&9xoQEA6s29zR1#Jac|5i|eG+rysxFIRK+`m?t=`7$@RLQVnv zecX@^p__B`tX_N;=~V=0{Mz4qIg|N&@b~3jcp>d>?Z0li@SB``7g{fld$Eb8>l4zu z{4RUw(#3fXb~Q~mp~GLXxEuA=MM#$v)}Tj+$8U?%t9VWsmtCu^_pLv*ceI&v`Q0{t zOBdQ`_gmus@G1Yvz>Y8eSR8&^JY&7QnhQBP+?mAP^7DW0WeZ-4jMk)*Ep$;SNy>qBAev@-dFLd)p1& zD=7wl^+~KzYY9V6+3F+gKE{f6QuK}I; zo0ZLf!~#hJwa z?TCVYTsh7>Gsi18ZGL#_-Tu=u!V}qU?b=pfGqq@b7!EZxl{MQ z7aizJN7{Dff95(!OP-wL4td%rayyOl5!r^t+|EW)+Q?#+%m$7V4y6}^Mgwn#u_G5r z+L4D~HCBA93k)5=-|E5%UW_N^2F5DyA8YTiy_=BW=O7tPV$i6|c(y;DkZ~K1hw@7ER=|hDR1csW*Pm4{;Rmo_&hbqHf)IdLPsHIu5p9E{8_g~$A;|N2HbAcG5G z-PFU+kEh~16(fgWG*%B!qgGz$sZ3Z*ixC}`JwC-SX*o&?%(d$2XJM|bSy#CRA*GXtN}+J0 zQj(wJ499}!Cgroyt>aI5W%Y5klYtDrs4Rc3BcrEFkM6w1lWyDyl1Mzlz(j7Y|JC|S zg1-mTCa#Wo0;tsHiZNqrz9V@_Q{=Rj^bc&y8_%`!zm;wC)_-%6S)4LkTFyHL4_=g+ zw7EabaAz^uzKIwGmABgh1)5pb^31bdtvQns#`eH+MlaBLv%^$wbPHv-U+Va0Qu zjjmsGyAZAkw0-tAte5Qabh-&@zoJ7W~HgU3TL>75x74VSoL&V&Y&tw3epRi!QxExrCkX5CA>nYcv;<3Ss)w z8_T`n9&F1pIJs*;$%nT$?x45vPXD%XS&C{Ezb`wnaDW~;x9pOVyqpE`&Qu)L_ zlqAipkF>25i|-IG6jDIYls4CVA{k9PYUP9b|6AFuVq`iILZlCC(z zy^)^Zu%nyJzz|Yd>t$=~4rCaP0n(rBT6{~zcA-aIWUX{NN)g(X`AZh6Jg2Lu%wsR z>D=<_DLc5~g}1RYB?-DRnSfEAVRXMKl=uL(SS1!C2GlIocD{gC=YA;^i!34Hh*VTf zOk+dl=guM=w56yf%}m?D&IP3kJ%64p5Wz&MswSUgJSAr)vp2m6d<}TcNf=R>NyEcy zs#H*}m~@)iFiFw^LdcUVgW(P_nK9EEz~r$$@^AoCRfTk5cLE3lEHce%BX@hE1a{Zl z1u}z8Uln2(hVVkwRTZnb%!F--6W=hlC_RIxXIM*09ddqJrA{u?v>OVcKCFdF5L9Xs z@1SXBd!0!@lJXfDjxoSYU7P#Qx!RvoHCWE|SXa8nL|(zJB?+Z4Xw#`NqMXsmf-ee? zAaq7(M2xeIBl;j`Rf$GBKGeQh(@EBRw39U(LVL{tU{G>S$yD;N*(L)tT2pQwFyTrO zL$D63#>{FNBwR#r+8ilLrtDLVAdwVX)wdnJeMsfd{eAv`Y=sA5mCFqb>QxDmGbPI{ z;5GvG3z8GTO4VOSj^Qq|*+=$&G}aj{EcgfI@*qxa|{^GFSx0V5HVyGhFbN>0fj+Jx*|HMiz* zvD@$lII2lCDkYM_-Z6?0s3Pbn);SuAaf}Mw<714n+i4P^M5?eR&FqtsLJ$vkB}3j6 zAkQTO1;^$s3@YQ8k=v^lIt0zJJn0N%NKiTLiv1ZF(i3cI#9kW`uW5 zZLdCr5UHw~dkP2=9_(mfi=i9siEK#CTRf69u@~Fx4^c#_swUD=9b=-&@Ej2{9!Y{m zJr$nAMDx9nW{(KkQjIksXNReE=6N;6gG%|NEWROg&NkTej4B~HABWj~b%-HUSXDD6 z7L}p*LvET}X&q%-oP%Y{vK0P8TRkCUP_PLa4W@lO7B@!R1ShfMsi*itWT4-@x~R7ZU05;o7PUDuiUKCYNxp z8Mo~;^sc3*o@=QJN3|g_9(S#s$`C@R4y(h=5Taw8leed2rnw|NscEDS)L5rbW3IK? zBZ7!jcu71klJd7-fuy~vHeGvjWD?FaOQgZpvya4TX-E2FSd*r9(xgDTCs9ENg7Z@W z7>$JJ*V06pJcin86QKmFusY1_JqZUfj45SoIomCP83?7S2P48ao7|@#eQE$e5D)_Z z1^_ZN1TX+#URC=lQJ~^Xo~N7dW2vdcU`hoxv=twd3jzIiN&lf#N=GqC{r6P=0E7)8 z77@T100AI2uHD-Q_QE#tUbuVWUN{%Ng|CH^OMFd%l*^H+zbFr3?0^5VaAhkhafSIy zKac~NqE?Z$wnk&hL)Ug&>oprgC3S9NWes3RFREmT004#nYDVAy3eJPUV8%v~Ggk<-ZP|S5i3dV#0(?VKpIP{a^&D>^N-N^T*@2P!4`=tK~!vFh!^UlYS&pyf6f8<6sXFj8yI`{m;e!lvMKiaQfshfw?&s%QoG_=$qy7S+*^M1l}-Wi>L zTk1Xb(}B;>b?jZbVlMSDyg6*!R*pWFR)4*D$3D8Ww>jibwDg&JTi*evrU&IBjWKJ8 z!W@j2)eLb?nuBw1j?!d*H~07t+re-Di{HP0eu3q`zu@&G3ifoA>&@MI>@1e<18T)$ zCBFRIl*vkEdJ82HE!bf7shPZfm^W%UVX|3?V=It<9eEt9%i(h89Xo4$hL&%MUmtw+ zD1-^3*rL2>ThFW;RiG~2NU%=at%H&;d8?s+S*u8wiaMGglP7RsbGYrHOc$hm=<3G% z@tC#0qPR_Z5KP#knbcVnZz~IE%&XqP)Mp0#jWwd2yJBCBACP;C`1KUFRY(6VaR1BQ zTXeArTy3S~Pzxz`6nFBxh)u7eX14og+#}xJNtsaz6GW#)e_aX_Xcqe4Bz80>g$jpWJI1}I-1i@Ovb?;St zuQn#b3ZcemYrNmzmtH47GcPL}-!h>mA#0y?Eb!`<>{Y>3{nt-v9h12@mfE)t9?nP$ z#4>gca?NX>uOj6qePogD$jxTv1ACJjnqLdCd{XoWTdGr}8IATiDhO9p3}E1bsD}h) zzs7F`Dn}yUSE&mujM6_CDW%ioe!{GW>*LG}*>4O74Qu+noNHq!@ zgPj(=y8@iN!YSk0_6OyLU*70@NDPxAKj4n0P!DnmFMMY+4;wC8xa|j_<=<5a9oo9_ zP}_*uDf^s#AHDQux^QOcZv45bOBOsEH4PnvI96#&|9!jMQxX6dWIDNcQS<2ggY36L zGhEgByrn3H4$=gpi`v|p0ehr68s%Z>1(NRr?sFB~-?ojTXenP0&aWKqEIs*rYjA|n zMlE%arV|3>L2a0r=)R8{VQ?08X*{nrTtcDBAFKE}pB`f`m;Q7>bu$}lVo8BZj8JNV z6SlIwQr`y;B8)sH5%!%YI(C`;Vp-)?zG15;*jYvhAc`%TzR6f?Z#dkdN!|adov}88 zN-to=p_=uBd3pJH#L_!xNOBR&QuPG!YSDy^YbKL2Vc7w)VTV9gJ@jhotF67rahF!^ z*SbQ;Ac`%TW5+@^K{8sek8NIXIxDeEL=F~L;#S7~udniZbF;gzS)s_6ib9$o5HDEY z`X*n-9p;58FaIaHo)uGR651E4(E0o8AL}9U_2ztf7ViXUFR?RKO%Pxf0ol|?LD%1t z0;CPA=sg}kZAnz;S2M9%(E}4i??k+CL^y95UknMl1(KDQ1g7G@@ANPqU^0Yp=IqvkvU{S zj`8FA?nU*xm5Q49m)X55MEKJ7OHA!}nv9XlJS zIw_wEaQ(N_cj{|sw@N)3>Xhd796H^c4*>@qLQ0?epnn~(H&!rswjlN2V1vX`a6i5| zvLa;dNOrb|x33Rn_Viz$C&`rG)k=h|Mjhf$#VPXwOttYb4R9TT-_ooVUWlvFneD%M zxz*+;B~i3ib&%y4aX}njYn*Qa@eyVg2T36Vqqly-QY$b2@?sy(Z1k1fD4na32wIvt zHaj;z8zWaM&6WGc@m}iyclV2SyJJC^;x6PWveVr&8+VS6+0ij`E%wQc<>c~Xk*lG6 z;3LOc?fxD9u~(r~wGtet^Ih7N11$IYp2Q9!_1`jzPqr=LRmKg~WsX*65@n_d1j2Kr zfba2N&bFctX(ISMVO^npC3x_1^~Xnbn=4t92$Y*55(wdy(sa&0K~eE{BHa#T}ODoE?k#5D$b$@ZOs0S(h zx>1=a8pxlz(}*!?(*puwwNeqg1^UT@a%iUbDJL#8ckBrh^JZ$?|AZml%*sKa*c6mN zz^;eBwKfayN1FWRFu(xV=DQfzwZ);h%$a28cl3g^3PQrBrUX}x^{=aaf%o?Zi*tqM z^~(@cOY!rKP7Hz;8`j3hUKe=Wdn7Q}@b_{ay1jO9tnYUi0k2?qcl~-;g*)ufjt07~ zMIRS2sUb z`=_#8BE3JDhphsBE*knZi{{^SSNIv_2v5Jzgb4rc*Msi29Dep6y7ChzI69_0?iB0q zKhS609}|h4_o0)lpKPmFnEUwH^*bVFeMrl_(c|JvlrQnGq94tIm%lF-gIQmTjF-OC z$NS>85Z#7+V=DeALBiZ3mmPfN{PEq|u3 z6rxC@j5>aTswh6h&TblJ8?qz%M0V$$&fqCZ_N|}1Z$t20=!6c^FryjF?BWYshT+`A z{|5^qn>Qms&6v8?B-!&YrJ^>I8-~+vui6 zBngjG6p78%>Jn+AWn4(SYDU?<}X;BDp4BnhHoymdDhnz^c;xb9JWUMCy))PPLM`PwZU*ss0wP7eDXQHT$Ad|7`$-#nI zd1BB^1X#!#Lqe%Hgjd&2{Zd@k*?lNhtCxsdi8^!IAV|uV6=<^!0pvV31JB4DoDphb z*SsS9mn)#7T0Ua#diCDMm{?WYf&{i|9dnt;g`yqINHrs2Tx&EBOPSe3?rA$uiW@kS z?uIb4m5@OcTr@P1pv__7gxE~UAe=BL>?#S6pSot=lAfXxCWt$Wjs+o5X!7QYLAb8^ zn?MR$4M1UDKmN{dg~!&6GG?L_CWz*VZf5d+fq54WpaN;fF+sV8n##nY_eK{(nOB56 zXY#^y8ig?K{r26t6!cdm6l(w&x@KVxGMExlVsS79A9_7G(@Md;Cz&V|Y*iH`tWDN* zT!RoGQcOwJDni?W3naJ_kHRzgIg^b-#8y;6q}ocZ9h7PjEEvL3LvR(fUT*54z!tZ#@M3!F|JM-Fyzj0vY51IkN@>QD3ol~6-1&>PObh5Usu(x{>i z+;p4>O3k^Z&!Mwb0Fce-h_f=m(P;he!w~n8M>MnX_(mFhaZ%9>6GXIC5J4bgzN11+ zbQ_0j^j;UH3?;Rnp>_H6koj~%1W|I)T5~4H4Bf$6wm|H}Z-Su-2&3y((-#`@u}D=T z5HJ%>W4Dmvqhwzl$oWJ|FdiNjLNfc97ubegr$5Zk8{$Z#i8^u9n{AkyOgf=5#H6Az zi3X zn`hO0SrEnI=d|TQB?iIX%|u=~GSDy;rmegz9Iq;@2~a2SJKXbmL1lGOS^=GrqB-ay z6SD9>awQuNVsI;-xf79gn8)Q-wE!HUDS%E>d%(@sv3)azBo>tEE#MZ4KBzd-`{h9S zXeA&UWa#mP}u-)X28SvGFHstouM_vAofXdNI$R0=-Fh$kO3FFAu`EHNN30Z&wO(aC)r z;mrmp39SJHhDt^{)PcRHYe*oQIM)bN2828IBW)3HKuMUWbtFv4NrizersX7$$YBLg5n2KW zMwOCiBOV?E`2vZp-Wbl-SUNGJk(Q9=yLla+9ZtHUu(Lm1YMX;+v^; zNA!Chlw#Hcl7yuI*HK9uhaxH|5_`OhHj$2i#>r}QpM-)mD8a1*qzFm@1e;(;!j!jQ zD>=cq?shB}Z0Bmvn&(bY0u+Q+0AhKfJlT(&6L?uGxU+MfqFmGf^198uO&ABvys|$? zJ%(;9W{yWr>OV4(!m@WAJ5c&`PP@U7dWYYnk)h0$a_I5xrMYXq_ZsTRWHW6EUDLB0 zcbH2$hCp4VxkIG*%4F*zm%485xq^ySsv|3whF(vupi!NOlPE48&|AgU+2>LU=tEZS zH%ICxdzD!Gymr_U>kVw=F^6&uv1V?RQ!jOzXhNh1V$FJDmpk9i|Mt=BbLo2WNM3Zw zP`ZMz115QT0ZKtMaz{23SFzfInd9uXopA*vZ?DXw<;>>SLX7ZKZ@}$D!`N8Jris!m z7*PFCf@pYQ6iA@xtMgatLqCt1lj11p+>}ac)j?QeqzaP_=j8BA9+);aqa^{e1@FDK zcnue=E04<<6&rbLQ3q15%mCSO>nHAjG8J1gI2$out&7V)%gK}86o6Mr((VpeOQH+V zYXaUon8`EnC?8cEoDq1{SG{YacXi;!u>Sx65D)_Z001*Y10VokZ&c1IX#$n+|7PpA zTWXP-8vukc0VaDJLg4+jnDvY-NRyjK-?{SdfRGvhA|e2@AOOJz*(*OmM97@o;w_1L z;p@NzYH*)2)vmfEJI z%*$s{eQmTobYwQ&_l{_|3kZ(`YAUroM)LUsh-I(9wS70nYTNTmSydrC*z!e}eNn zJ~l_cOZvWG$F}Lw-fBmEd-M%{bZ6KjZnycy{o0=nQ%BxYycc*saG$Tgd;6yz=s%uw zvk~9w*rib_H_rOjoZ5c=s;1Z@o3-Cvxw)#>1!fnfxjzkjht~luIe>~Oz?2#(>}|;AMgr65~X>=NzmnDO=zBKGBP1> z`olmVMu|`-zb+?2o2BQcQr84Eo2KUtNkU6ep1bIwiQ8+SQcnX!D%eo##I5pfdIjhW zGzV|ke>9Od=#%tvEIqvJI>M?gUdsY~GIn-IX zb-J2`N1T}VvT1Xb)2>>Gu+|*;Cs$1|(}_6-B6#*d0<+OYisV?}dS&R9IvoqB(K!_M zNG^?~S}0#xd|hN(J+|q9m0@vJ8eRFBUK)>q*xR@t+N-9*SUCR7^*3I zks+l7*WhFL4dbkE;-VpFs5&|e#K`y0-GXTm3~u0iFN?%YAwrF56|UTr1Wi>ZX91L4 zT4}8j%NSg`))X%-use!ZY9+3$l@(1~CjVzzyO6!Q#Z-!%8IECveWDF}{m)6KlgP1=5^0~^-hc=h1~VXrq{>C?6)f3Y3DV##f5M`r`C&UG@c zGIjim{yF{LR;}6u5@qIbU?+YSqu$hAVQR0v^~ zN~HJ;J}rUhv58oNL)d4(s~F-H zuyk)%fP${I>%+UcQ|^D_#PSpsH^x$V36=@0eU{eVGn6g8fyi(3c>R&}fD-KU_ORx03$@QgB$nlYK!drs(io92|K~lZlH*AH@qik8~u!ReSIqJMt67SoT_WPof%zTii+e(yeQe zm+0%&WIHUZeUuhocE8nu+x`9IG*< zU&lj+lOwxH$fKM)?4AeZ9_O!Tb?dtC zat{KCbs^*5&~O{4@i&7cV6br4O61e(#;88S#21?@Vdu_UIFzXk;Re_BayMcOzvDNtHXe^qfW}OHaV-mbj@mt;4s?8+j9bA$ zF9LT=ADf4jLI~Ro-n8Jc|6FqUjQn5TUrUd;Qx{OvbQ%)S`h3A(r1{M?&C0ycaOO{p zaPrss7ahUd+?EJB*$DRG&U+js{)d@ub=ONf$J^R!KZh6;PKWza{yuL%)_(e`Ih~$F zOV6vLUUHc|+p#a_X%~mz65>ybc8X7gd~70eT$Kw`(2{g6643BwNql&YN!1T=h|pCWE0HkOTo$^5|7@i*lsg2~uE)t;<3 zGeBFBed^AI1zMWUO#-4@$^6_1`t|ndJeC$2Cv)?GEe09{DX!$Ubkx-{vhBn>kM#KMI)SVdT2K~C^|F=Z`fi#4bpvvw)7;Tcw`k@9hA`WU7FI1Q!uq_ zINiAa<_45;?NgKQp)>Gko85EyrK@j`318RN&7#jeOOuBC{k{han#)<#EGMar7FIU2tADCs>E7vm8nAcJxu1OIef*(<(j*;Z?}-98ie ziqBgCq^E4$jwU_V)xGNE8fI9kAd3@aN#4|XfVUzFa|Va{4lG{tj|HA}=$~f%Bwy$r zrKk65(6DM60w-XFnuv2PgP;#Cpp*kHC^B4l3UN&Eptt*M4d_8NBEudO0WBYki+^Y2 z=BQAQ#w2lEtSA)ApA7+h9;XODf}so1i=l}+sTDEkk}0B+YZ2lbTWKsVdGOw2mE%}t z^X{|jx`)-nxXEGsSxSP`2HPP*y1H&;9iaP$Dlq4>(yKXqko?Xl50Jt3_{s9S6OgM_ z<}@BrLJt5AMTjNEEHWe{1@f1zvNvBkT3=f_*AGSTrc!D|3Z~5jSs5Mq0ni45WJ7}G zrQYBPn3hdm(^0}0-c{^Yj^CIm?W$E_oTspA*_U&j*`U_vroDmba~GNuXb8@NA?Ma4 ztfgQBeo_Y4&Yc5_7ER3>*cgk%NGF5R1KIJIq)cl|wglE*1jl!EyN%x#o_&N^pDtBk zWw7s$w(^}lFlWhH zJlTZ)a(|$(B2zV9)GDe8T-ZuwNJw=XDMmU;)*eVW;GP^gZ)aOCVjrLf)ijzwRr_{U zRs<2o0fKRO*^FNdMHEp?Hjn?Y8b}p_{aPj+@o1LWE}%6zJ2GU%Vkmpx)^fR}m!K83 zS7}-wpasz^tYKdJ{St!pW+1Oc{dFW;e)TpsDL>IGc4zv zmxLK51OdREK$A<7DmVfCT4S_oj$s2-89-sl(VT5_+ushODc0mymMlq=z^P{9MK)Cy ztfQcH2nyEtQK)Lt1hz6o)RQ9x4LV$U;KhhXeP0G;GV=T}*y8H@&ip-x`uc0Q%d8Oe zsG2nsLaI5awZut`xFRVovFb7src~-)|Jv&2XZBx17z>d413ju{)dY`g% zcb_6MLZb*tP{=x%Iww&Sfl~IQKLvz?XJbf{9x$b7yh_IHMJvku+>I%fz%VV_ zpJ|%Oksrdxs^$@wkoT`*JOoGUBDh{*<`t9GlK^lvA!vD}6p|j76f)2~i8Lwf}*BT`7UuMH91zYwZ$& zb$ELfWn_^Te&ZsFzQYAXDPI@Q-mMX6STrR*n4id2Z=(GfJ92Gn4RR^X=&)?h2v8Sy%_(Sdj2eHdV6xvG8;y0QVp2g z5it;K8Hv86qN>_~9CK1A#h6Xn^M(zgQ-m}XL+W$GB_l8n0$@uD5?1-zvvfVOzZ`}H z0{S*h&Ks$NYD^>517E=G1n5OV77_+DtuBxAh6DoYHcibN%^d6u9F0HS-Kjwodd}&F z*?RPrn)M(p z1VrVobSFDhehVIEWu7YpX`PHVek|Z+u68Zo8 z14DiGa6Ps5w*HN_RZnl->`#7uwX@Y-wDi91%I$;Hy|ha|x7qvasl%zO>(^*#n`E&& zm6d00V;j{r?3@{EZB}wzV=U%p{aUq;)vx{1qkcuC?va2)GpocP+pG48s_@-cuRu$V zJv!r)zl@)N{s4Rd2W1E1NA%3rKlROO?8~=){H0$%CM*8z=~w=1Sl>fpwp*K1PpH~! z($LV->(=&YJM3JfS-L}2JM&{NYo|UZP0d(p@yFE=WhqXBWI*XaAFVNWTqT7YfNy;~ zcBJ6*pbc$wgStv2{KH69QH^DOzMT8^qPk;hN>rOFv5{ks$37T{(q5?dTS-0{iA%cO zJOZ*mV?b0b8Z~sfkbQQ?f4!F~2NO@67n!>wCQ5&QdY^GFsf{hCryjIl`nnG{PZ95Z z7ZFz)I=J`34&nC9^qwPa#{F7Sa1P^ZUTN(E>gIiE(d=ElA}>S@87c2K_UdTn*LDZw(;`m8+(sp&cxv5+cE#&jhz=iS>JVk&DJ&RjpaKYbsdG3~-a= zL1{OKmdznF>?uqTs`i9V5E2{U7AxAc0#a-HNnIF;dUnGauAMmT>HQgv5L)(JCJ1AD zC>3h%^kfaeFxV3`ITqo^Wh7=|es0FDgS0PKAyQXHAB2KEnhD#u3myJBM&6E9h=*lh zHDEHXS>q?L@&%w{QpC*d6{#^4)@rGT?49CL(}?B^#!YALio1{|z%-PmKSK?EkBo*{ zgx{G+8Zg^a5Iy>=OsdF4XSH!~Y6h3h~OOSg_jq|_x68S3K4Eo`2s@A^}EgY>YegZ^hih# z9m#S01K9m*(?2>w!C^Qga)(F|fFD&38EOb6Zb5tg$Vq$o2rO+LA74YyS)<_uXIr0p z-5XNYwiw00FRgqfq>+5|Y}|dnomqt*OcrDizS^EYM2L*Ps6CRB&${Iyfx5)qo_Pcp zoGzKEuHLL=Eczgtwb_4s06inbb%lkS9D9QZ@KsF)mT4CBvNcay^-XVbn_oqp#F91_ zkFT!gyGQov#IH;YB~Onj7izY!vAW(jEnXr41V1E_EtFp$uUCH!zv=WH9=CpA++*#I znJE6v>3tgf|H8WO?q1yEzpSMUuf0MEl;SB;Zn*b*cS6>(8&b0ranTe?@zXme@%upnTp-|6p;cc~w_EX-&7jNy*fI_s4yF&qe`6 z^FQg-<9T_{znT8oV)(7tHmbW8>}7#p!j;^xmv6h+p7cT~+`orr)TYJm!NrhsdcdW+x6Q z(y|6>MH&c))@nfype!w-n=$@hoAr!ni!jU21aG*(?K zxYRX>`IE7f)Q1z*8eY-I#rBZAD_FXVwziiHDb|vB9BI~VhQm_gXM;9FvFwdZ6~Y3X zn-44ev7n{fgj}suqY|#kX7X~D%e&m&rAzJ>Kr-7HYF7sV{LRA}%vhiCGD%fKK?!XR z-O_jYE^{fkyG3Ukg&+WD=7VAXgYiVfO9QrK)Ud$G9Cuy0+P+SmB zH88g*Y-AAR;H-QQ^wpbgaVDN_x6pKvHPaIrJN4c!>ie0O=5qepZU;yu+cj5Ex?U!=!osQ&3O9$@ugCmH_}E*4A{T zQBj0Xw>Y!8&l{Ng$jT#;w~o_wsb#%GNFE{htToN-7)E zQ6#a&%>^ai#=ufKCgksppBmgQ46=F<;Pgwi&}O~Wi|q;V!OhJDaNoQ=&L4l~)~n7b zC#V1j&3ofORKlAr%ApihQaMPqI@vIeE{LUWOr^fty#{@(R8_URC1+>~4pRNXXi(IdZ7xZ|wH-KAGixyZ`Yq~%`5j-GX#**Bp@O)QW!sJDn22QG?VlC<)yBah3_`=M2@?orXUqdG9Mm}$s z8Tx0xOQizsw2H4OAHblDMq)<-$?8*9bjL7VcWM ztPsTfI3Y~|>+nY;wtyx_T6|!#m`g))eD@;~@Tuu=wCq_Si1~0r>_}i;14D&})@xT{ zaR{vmw8F_q>0!e$IrW)aSRtbg<|!f0_X+Ce?&#HCT7K{XtZr}3un``58E-el1?N9( zN(r~ZbNFW!((g6vWecqJAN$AJW24H{inBZkxWGrQTOgyZ8)}&TDvvP4P@sOwor`?9O(bM=dV+%*%Y?FpF-~}SRU)Cb% z+`wHiu_o>GSZKz^owK2xlaIWeJkt|HL3n$!!;<=v4@+-`g~6!8OkObhF>C1jEkTd5gG#xx+L=eZmZ$@POpWX{EvfP6*>#330_cxDeu$xb!L zQ5aMZi1T_5n9f11G$2V5Fh(n>PYwJ%zK~)eHy@P@Ud)_-`V+ud_cgvzS)R<3MfscWsS_BA5AW1l40PzSz z$jCCV_S}UQ@v5lm2LZv&%>@+G0>=-opdlLOQ#W&v(z&0L6IT~)$DPol9fSloHy5Q` zrZI|?7NR0VAhvAR~TrU<+ua%`Kp(v3kO}AV*Cera{?%<|T z)+PaAZ%y$=lOU&5sJYNWR1dR?PL`rkmDFLdi+6KMVqB)!qerSrG!XInEwl4p^Vj^8 zW@YVkcJtaS%c;lAF|yr}>>*1!H6l?TBzA1^TyfwaEbSOROcl`h8Jzv^)b|6sTgBbDvC+WI~E zG+Mamo~)(Wz!ZG4*;I@fH%mik(vox1A*X*aGkd1iQCDd_A;Q8bkZ|xo6=S#rP{5*N zCk@NUvf6mdJ?AgOZ8qu&5zbBt92i{kWQ-sZhK(YmviFAA7?3pYeCU&|Pi$~nN{E?o zf{b!l;X<4Tk|JZJQI@eqw9liEZ1qdGr2%>)v%gpW5ABb^7$` zQ{A<C&B^H zjxkH4pBW|%^-?pwVEGSM_gSe)eSxy16o@6{RYm!NSKXz8UX6L28aGVPd<2v-MG!|C zH4DtpF%23OdQzk$cn~^IJh)-pz}z_*l=40DkmLLN$V^+kXG8p)?QcmYT{@+2gL~|U zb#cphQZS4}PlhKv3GO~(Q1|h8e3MWC*X|bP^T@tQSqP%nKzK3&CUz!>046fvLc6hq zGEe(Y2lH#_zDaoqH+m^^wx#VnW{*hbdxRLeCGB#RhkRu1b|)2f=RNc5nXou}T;Bt{ z9V#^y)=-(qd`IEPD3dYn6bUW6qBu%?INGLr=&=#Pz63Wr`e||b0#i-CwKEx98S@NIID{{5OC*Y zsC1MDumU8W3^%%X<(X`;-1s~2(Bl3An8lCqGAId~vjj{g@Yg9B@w7hz+l!QzFvOT7 zR47_wMYcGUypn4_B4T}^ukPC$8?*4#K4Scb*SKXwdmVo2F5CP~LOStlsu00SC_ZJX=5Yzo41n|cX_0Gpv>hpPIe-gZdu z+$o$lefj6-1Kb?@wy)jKC|V{U8lM|^6Vi&2tI zub|`XDPp!}9A8i4WORI~4k}6&(}5Uq_8MnWq{hN}q~li)kZ(x3Gxq-1RIIV@>$AVc zT46Y;irEu-AKjxEo_qkv%GFe+fe2Ewj5;vkWy$&ONv78pBSGX7KDZZwFPdjSSm1(K z{iG%xnPZ3rOacC12s2m8jAY>)Ktr_X5+%6BeOWLz2q=j91Pqgrx(#D~ad9yHup_J+ zxf(5Hp*RIt7AHOmY87FCHhGxiso;9b?;Em6uS}&?ydV7B|L{_v1!XMc(?Ao{?Cl|x z&-s@4ie&$X5BeV-79oj9l1w;`TDK{g>X;&{!|reBg~g+ORJJ1Q?U5X0Jj4lHbj}VJ zScwTjTpfspZGki5g@v0grI9#ENG3b}r^id-$bJYZW;X`7FrpG-^@ud2GMq|>!@=n{ zEs&119or$oB`FxBKOS?^0@CWL&n_f%xrB^sQmRe+PLPDD^^^pR{PnSK?~M23HoM*Aj8XQ5dRWfw%3`)f|h46KYERzoCA% zwuJ?}tRO(H0qf9zkayQtecg8-B71HiD?k_H&u&~j8o<w(KgIQas=VudK?bq>orF3>fqDr z&h__Ge{S9J?=wT-;{9CR$vd0(J;|;iA%S(TU}3?Sx9WgMlx4-f5)9(P(PKcpT6Gu} z2W-hy))wT|7CfIXvKU+?G`e&>dG3kKeTz!7Xx_AxX<=8xRwD!z{)-k*H)6;{Cx^Xp zzcnWKJlHFcbAf(X+8vZZ+&9eap4z)RYW*NOmEihiLrEijlaoN{9~p~&Fc#Z^OnNm z(q-7crKSP%@~xSg5BL6-g$12E-&ZQzvb676;o9yKovpG_k7g4N8asFp-XhaV>Q!ik z=8V?*4bFP`eXM&?WCbnf?02wqpeFnLI3wECHVS#{1ZHd8H?yWlmRbjsH@2HU3P4e% z60|B|jl#hi(<#wStCV&};%Oe=^}7a0uM%Pl1u*2Qw*m+*rVcp>K@h5HX08^myWV6S zrSK4xtxV08R&OOASu0G$kC2mOXm)WD3ki3Nu%t~IABE`6cOn_R2N063mZ(V^X3Ru>P#-8T9z6w5bSh`%8j&?F21Y-#S$XvX%YKi8|RD z2v@5wBSCgEAeNgCrl(rF!852@3DF+UM*=^4zji@bE7p&Q=nJmZwccuysW{&CV6}~@#YJybbB-IHIIeVFLbx{ojE^Zq{MjU z*PH9W+<^i6JWF0X>%`y!eFCggb02&5$1em+ZU;~_J%d>?%aUd<7Pg;{JP6OyG*QWA!?9CRy*ru`;FR0Aqg zRw`jjvy&hAfp$hEFCa&f&}j4*xRm2c!|6VsupqhLZ?OWIJpJXLG^J-iS2| zF?HRjig@B~r^+uUA-{U}q;htiOLGMyT`#i5bpifXGwRr!x3?kIvOWoJvCr`xy1I6g z@Y>nc>-2y%l>JKe4uL+^@uJW$Oel!m5t&)(Z#7zEi(ly4mM&OxjXQiKJVf?3h~9}w z74?3;T?)Gf-#5fRKy-VA@NcGNo27U^4>HbUh}@q@QumBUYqaX?6ZI+QFABA+h2n=8 z839A^;J80xsG@)9J1cmA>u@=3CJv0&S|l7Il6o7s&&P(UVR42lx;12%A0ujt`^83L zvNnu=f6#ekY~9WXu1>RV_tr zVG6LNPE?CD8=h=$G9}XPy?1a+Ae-%6?XCAADhKG7R&75w`9AI88z|t8Xb>*saQ2CX ze4gdA>l=2Hhr;Ud`wMeUjN-0b-IFr_korH11C0ZN{B_*-DuZy`r{go%LXW1uyccmz zRfuQ;#0T*Ru@?y^Jj*ah;8{_As24QYfAv@B9NKH0OkBT@V}*tFi24x#TO-1eL7L)K zZ@)#MrnSy7mcCsy9>fu}=d4b6mk&4MaejI#=Gf+~*4|&xVJ_@$kc9RD4jYSSb$DK7{k^p`{lst^v}UHK;UloXg3d8wo;Ns%daGLt61D|Q?tA|robL95iT!GR zwILc210tY9nM#3n5*e`wA<#DKMgmA)0qc`5jT z+oa2XBj9#mZLb+&6m{tDvmar$3a5W)gJKi9!O-Lb5C`*Kne13gFeb=e=^Q*F1I(aJ9HyB zMY_E((qEksYolxCY;{#O=u0HbApq6@g$r)(&9K18jZ5rlSY+H+S_yL7o}s)s1|Dh> z(;gDy5KGnov16N>!RZyk(Z6U9%G^hx1BBGr4(Ugn!gi&qvBjA^%`xv&e&68P@KtEu z17BCqbgwji;4*PV@f2{kzd$c6963PE6~Eh4`BxNdS8CFNr~-^ox3lE`%4@^{J`3hgzv?QD~z-l}o;%<+m&>%- z?7XGdw!j*u;pwuGA{*p)o5wId{?FO9i9cdvk;)vA6M+V!O7k^F5FL?a8xO=6Im2D3x#8J3qB}b)Zg? zKyWFrBWMg;e}H2Q%dRIA0P-dplQd6FFnp|)J`z$~2*=8WV9amIst8A3ke&c**GB}M zE&lJiTJDY`gF-4qWVRT=0HDg+48?k5ZG#hU)ukgA!wfg&`13X@%G!y0uIiFq}+D5e-OrR9A5ft8jM1)St~ zkc(xCf3@-x@O<&u=N3nt_RUDaj{YO>E6wNI&=EnQpUAGUL-;g<*hr8y9C|k1a(7=G zPm{7J8LGmxxwhE5$6n;ZVlh)MI0hF};rBPc4>L)kUIa6-E|yu!CtnM0UjUcAq>a(s zN<~~5a=mhI*od-`C`k^Gk5yq|YIUl!mMJJwL2V%<&aH(XC0D6{9_f=PHzXg4 z8O)2Mq+;D|7)21WV9A+ndC!so5ECkqkRfPg3@#gCMF?MAf+U~JqwUJfQhw!JQK!jP zsG!83Czw!5xm#JVTtj9JDGH({c1&6D>@Qy1G?Z8c{1!{rQ#0rPU_Kr_abkyWdZr*v zhyvyW&I;7>s-7hb3wG`Hu)p3ya=#P)ebh==t;q?i0Lg^-(j`bUZ=C2J;w>q|#G!p){{Co7Gkm-Q@M zff2urI_>j0EpK~nFsM3-O}+7;Sho(GJO#@Oe@Pn_azm;yIYyCQ-m#&f z+wsj_drOUB&Rh}N6Z?W;E`2%$lGocgQIrB2lg76NQnAQg0{|`JrQG+0x3D!GuHR z`4cku23I8>@&KVqqID)l?2%qcdd*HH*&Tpq2RAW?7ID9fo6!awu-XvP&j8>Y!*8q1Fop9l1xUv>=tt@1? zgx$(}cQc79L4omN$*`3vJipobE*`T^;@xzOhN4QLaOf)WUwiCi%sXBym5MLl?_8{{ zkop>>sO4Dd+BHYkQaZ5CF5`jsqBeqKs|xi_$b$af9q?g$v6#+D@S!1_OJbQQIxJNY zWVWOUWtIQL!Ch(i_moud=|Jiv?0`X30hviOQQ1&iAX#C)N65h@_zGAQzW|j48sqtyepnpjzUM=}&^0932K>`5CYXWf31Kf;%ZwElxr`N)J9*0}3_- zRcsx2zVA{RoOV1ck#g8s9I27w@<93Mca&|}&1u>41bHb!Zby3s(N+kXN_o~kKWu!G zBGhAh_|D>@G#6K=Ql#X|@>4-6-PbXSXPXyN0>S}G80W*+oty@K*B1X7GOXf&@~i2Hz4-ex>q#W=$8z>yA0X5A)1_;oETTf zN4~9Q-?sALQ*B@G3MVUB5a9Hz)aHHK%jQ8S%Om1B;4$*x{9XPeWgE` z{jh7kZ3I2w%O>j;Ana#Ebb~yQ&-xnk1YR`>;gyddY^gTkz|o!P+m(NevY2%u&$hXU8M79h1Ub~-tKU(NM! zkkZz|KCTj6qyo=QPoO@uIk)ITYhvMU^|3ifbf(I5eEhPG&QWc{NroaVE`|}4F`JqZ zT6NCip(NGfi4jz!Fjqm?DRC!bejFFgeKcw4C7&5 zEjR6E$p2KxG4ZeFM^T)L90VE_us~iK$O6xf=N+=C4b5Vd{$`3r`KJD4?a<7GEFmF* z?p_L7@eD@V_sYI*nR8T9Gl5*#9jZHdTUu78lZy{_D`+7amzAtYi@bu;a9 z$=h;~xvlDY+m^)lwz=^M)Z19LC6tWCU|CbtYw;Sraw9Mm#)=hdY1QT z`y9P3|8=I^>^;v`HGoc?nHbDEW;imfY}`0wmG31^_tcYy>`J@S9g+u zP8%>^Bvs3OdaeGV^Y(f7-r_W-hTg7qvwza1EBVw!9xXF1**HBqa@*y&FG6rMJ@N?; zk39!h35^?5aLD7mA>iR0knr)nw-&w&ZFOiVnxA*mLp7={HxatfLseP7zjULQ6XFSc zjDK|Cr}$#UN$>*2)})$ffp6FGbS;nCpLcDpZf|dDPK4Eq9X0+e!zX6A zXW?pAyKf~$Y?505-h9`<+aV4mf*m6p`Mb;>3R{7^vk9N zyYI&fGL3$Z_|dtSsdT!2g5_i6E8@e<&{U<)j;a;XpE4u$pY?~~n(<&O6{wT$qrkZ>7rQ!~zY#>cn7`BprRAjfs;OJKD3{Tg{6GpG(AR&`s z;Ni9P%xz28JNh9#YvDt2NH2m`)zX@bsgZ{+5kV|wDHpsl(s77f#{^WN;jnO6FuW|X zNZB$k?XAfj&*~owCaIWC6ZYcRzmiO7da|x(Mb-E5s6;`vfOxkY-def@B(WH!8Z0BH zA$AJH4KVuDbxTzc7XKke)sx&-y-;G07_|~YU@RUBnbZ0biS4>Mvja4|^=sceNxJp3 zi$NV{&`k@ANzKb7q$YM6H?+mw?1&yUbwd`=9=NMaF6(vM=} zQW4ISmPwc~Y<29XZEKAtW4hG9?i0^98w7aY6LG3q9v5fSWs9o%IyKJpxaX5W6l0B` zI5RZAG?K7QC;HVuYO3_PFL6vc$8^r8p0~nTuWDUfbxe!t6=e}g?TQb+YiB@`KfId_ z3h@r2^vr|B5d1Vf{3uw>bo!PsD1e4%r^DDwmXy08{QC zJuA)E^X8(wPw2=~0c&`yuVM5{=&amrAf8i9(L6{MEgRQjtbca(%-sA5VSz8fBp(`! zA~15_<#As87j+tfEN6_}qqX-FXX|xJ3aUQQov+1YK|jIzs_i3heTvR{e$Rs|jclk* z5GCE(5rh zNHhF@jtFy{LLggGTg-=u@sh)rCk*EK6VW%kb6+nx6!`yEd6O9VQcf0t6U0j+m;XEB zmDz97quY-Ctv zEZ*&lkKqzg%M7>tzd|(;r>5mf|I&K6E0 z4D}_r#LfcGLk_c*7oP&RzsPt|^6iP2%Xl>+qW?O8hD|hVJIb-?_;OVud`rqVSkiQB zEE`{Q_v6YD_ethb8k}lQv{+%ZVsPdzr!`e-NBEeY@e$s#@cb1ZnIe;ss9OZ*uX#=r ze^MKrl(x{;b<@4829N|K|9hBB5`2dc4TeJ0ye4D6roz;oC<=q0_ESk;hr>)7INtG! ze#g7Y_V$I*Y;G{0KN|gWr0H3~{KrOo@CuSY*}GrTjDr!8{sk@Fu~SUenxV0ThfRel zK}lW#LhF?~4KokXuJt*;q^Xyvy->&AWX}a6RyPWtH+ERVt#A0z3X@J?L``|8y0)i0 zzuRs37lP^=*##uXnay|FJBQ!Y#>V6^1*T0Z?P9hKH#IjP_?o^>jXRM@Qyv+M6w(Un`c%@p$-E-Va zX?~=p`g|y`lgW}A=-eMwUM}G6_{y3Y?tKeCeQAGjn%ByQ+op$5>&OMtiibep;KU<{ z^qnRfl!6OBGAyZ6z7(EpB&u|a&}ZI^`_#px=kDZXnsviW;gSA=@m{O8_qKqnBbEg| zu#CBwcVsK`_29k^1kahd`VXwXJ4@HM=k<1Fot%!wzDdqcg^AED`__~%q%2}cz*2P! z8?VZhU6B!_Q4fJ)V(ex%RPn-S6MaW~;dmd)lvKNsBM-1ZoQXdrEO#Pz{FKFN{t=lCbx_v-46P-WsrR#v=im{ zQyTEcTD`10U&Uwt}e9CPd}c? zwZT64x(*x=Na%>1cA+eW#UQ04gXlT0j%2JzjN|um5$YcDv@UNT;FZZ`sTq8EzZGtU z*6gT}hD&+JMMd=%9N?<(0+2CKh0j4JIfxz4z?4(KBHJhJW#6r;bj8ud6d|7eY}q3SLIz~l;%O!mh5Vz61T@rx${xrfL|jynHn=}A3p zy|O2xfGIXnI#y)ckhi%S^dZ(7>>E=-kP9|9_~CtC89PK&6lM}d1d9$Em_LxP|HI;*GO|P}3X6*|@ z#G&qddswiZg}*erEE0)S>oKq|)=Lgezp2uZDkB?KaK|crKl6sQFsC5=Ra$zX9)Bc` zX_-DnvBFI$Z4R=8!_sOr6SWZB1l40G74ly(MB-(6^Pp}NP$rZ_p$NgF*F=2qeBX)$ zqxBJF&JLe}8QP>GUmi!+2!`#PWQg-r z)eLkGW(dnQv`Y%6KP!(=G@7~@j*)Tj(hXP>XP`#kitv@0mBI%vmsDgBr54&?HgQXS zGS-npMhyId+l0i^bE(vzV-jd`L`0z|kyU9hI3;@!kV*C$8GMpS(^we5-ZA^&H`!bv zr6LrR!CG`)dqGnv6pNInoRn;SGR}_U!p`92!T+0!VHWw{t(yNoi&A`M@WBe40uo{v z6tA{^ksnF)NPMf{R~Owk5L6*B4RJst5D2u1VEZ_KJ9MCPXk&k~!=q1^B7+=+BSsLt z4!dR~ihHGbUZ7(0RbHiobm)Dcl7amWE^4eGTRBbz_^M%7LF~E~Qv#0L7E(MJ5D+#H z3koPF2d9kD3QkfW3sxeBZc4zSw?Fi)al<+Gzubr$Z1Pe&2pLx)*JEa$=*?qq{@j<^ z@2tkJjJ)$DNEa{Oi$gz*tF*VbA-xs%sPlHEe%P+4q$XK%uX65`MmB@&hs5o#i?s-Z zU++C>AAZkYvt^JUr)4DGYdM|IX}KB7wQ1QgEx8=xyVa41emn1!dR*6K#s|J;8$DeQ z&D+yS0)1})eXV-;zb{=93|*^@os*#Nw<}rJLKMh)%^u5tW@g9|iY$ z;`}55`q?bdf0%G}KjJAr6J>B4i6%tVqwW#IMeHIY6&-sU0lRP0r z|ISpQycfb}N87#Vw6Bn~v!n{po#E+rv}xWQ?60!KbuBYu;40OLlDL4S+FZy|+Z=orORK@x6MSMzpyC8o@dRZ5|Z zPdYPa@PX?=(N*hM!ZFfyQH6+oY0b62&NiA{m=FK6*mp9w;Fw>l-G646K6r%@BvRp` zF0A2Hgy!B!ny>7JP3Yg;BYar2pR1RuKNVZrS8BB?!dIm z(&P4dtG(jkSQDNbnwp)c0A%o|GqwBt_1~i5$YDuHJDxW&{oema7s)Y6?e*t;bc0%a>Ko@~axff6Bs|-9pj`{SDyTv5*}UA#o0^isTf+Wz zObb2fe2KNoq)*1?5#hP-*vJmtl$`VOU~oY&&?HKQc)9tMVzes5>nu2S-6&JCyz7vp zvhDYPEw&CyOSyZ=J3`Z%^gzaccuVr{2J3aE7}J87wxZE#i&Oz#Ff^?A9`^bD_y zVDe+2m{!+tpo)^sjXsj7aCn%_I$c?({9Hd+(FKXQDTSLRd1|Xe3owE8)_7c9`dbXzBPUtCU4@`$iWH)+{?tt zhBa{}koRQp* zytprvM({ip;f8&Uq+YX-SbQRv`TZE>RQ7Sh=<4#eq!ILYO!ONl4xCaa_L1% z?JIx|k`8yYDTDefSYTr(*eJyG9`j#KF2wVoliKjhi>+c@iJ+kdl*Xt`ZshsA}=wvDSU+gCW(389R$oS)= z+t40Ga4d5o9Z=1W?=&LbP^do;B+HY*xc}+2$9mdAW$nI<^Tzb^s~d$J3>co&$5LIV>h-F}pRW|q|0eR(yQ_VtadCqUlg?Xl&!$ZGon7vj z{TdLg3J8-OX8sfp1vZlPrJi?!nmV7|StSuvXYaxz^5n2NQ{eI5<~4@LjnMfFtdn$p zz%_ZGJAMzg&txS}jfEm^E+HU`Yw10YJ&N_5?9;-AGI-qNENK@)fcDpb(uQo00tB?cjn|Xm0S*MUMnbja3+MWyp^2az^WQrd!oeiCy=r=+7P5 zBK0K?PdANI|}?U+V?R6JPnd?K(WCe67|u8p=*m8X3qx;>>#2PpwF7oO z5f!5kroWz<7yH_Cf}t_EQ9K3}^MLj9y>nc6*|&d(Q~LUIf(YCxwrllAL+j4(3*9F$ z>sTeO_@ia*>AP0c!+HKQ@bi(Nt$O^dZol#v{S28bt!1C%-zj4^xw!1aTTg2JpV!Zq z-nU2dQoawzl{NOOtzt06fZ8v#L%G!x1_rI7Tv~75FQAXAC6BOg$xbia8}Ij<*HAO| ztx<0uXWXm5OMX3d5VzPkSYPHA3IsCHy!e&;ib#=46_*1^0F<0Jf7BCmGC;xiZQk_$ z>n4;K#A|=rcRat`#*z}dhAA#yiYlmPPqssfWIq+rZr^j%Dsp76& zD-kL?0b^n2=VfEV`~IAD>HN`;P~E{_x*#kqstVhhI*gs7iw-ZxN)>#oG<}B^nolzK zb1Fp<8Rp7FjektVeg&T;ry$Hbi@C#k8Rp@2jg5R3t$quD@6$zu+biqc+ljB70}{r; zz57XJ)QJ%M(mg?4B(mh$dp4UYEnnmAkD$y;IPy&NnZhPgF_byKV;@& zo@YR$CmIuqqnM8&dnHwi^NIrg z@8cP5Dr_Z;af(426gd~oiZDtpaG{dfp-#J>FY43nFFOk>Fv6s&BYZ4Ms#0VS#aBJh zXyN0e@*^OADfKpKVb_Z?RB+KMeH)L$kpYzMl+ZZffdD6}zh7_aQ)(tp3WF*Ad}5!; zb`~K~x*$!>xcDIF&o-r~dS5K!SGX+NNw>nTKis|)LG9$j^90evt;t~%a3Q}$)FNvU zR+ZrLDl(L?zyY|iBz1~&9SYgjbtn+3P3rFMG&|lp_i(1$`@$nuhHr&Z5)jep5US9k z*~#_kitz*99EWzVuR5g;jus}(jJ`@GEkaWK5QXThTGXY>UnYOgjYfA`+r3)+EWep` z%B`dfOA1x+fs{vtqfks(NtcNd#~@6p5W8=BT0gOE(34?=*;OG>k_9PLu{Zb5=*xXv zR04{^fu~(`WIvxbk_3g>RAK6o7F^I?55EQZ)#)e44}pnAZ+N!&$Td0l|BE1{YRs_l zpd_hqLc+pJsGvqSW@<9#g&F@%S;uH-K?LO0xqO8N8SuPNv#Yxeh`zt4%i1 z8FeUmv5#{KWn$MR>hr(h?f1T)RyxWWj z+!KT}bd_WhiVWdLX*42wnmLOa?!34<3>iZ)AqhJXHg-vU08Wjv5QS1-fWNV=&ST3@ z*_x4x6v;o=vw8HB@lZl(mdz~10P=bSA&|JKgKotNs%oFVhCceV?feLy5Tibf6Hd(! z``KKPD!YM_*t!YKSSvy@NX09P!O4_rXzvYTyKr0$O?Qo*pTA-;WcaOUDJdQp259I9 zm^xEP4SHAOk~cTHu;L4)mR9H$Erh62y~gieUM}gpO0Ad~YkX4541hzdV=4u(8zJr51deDj8akvPoel0Q~8R#0aS~ktGUCrTo75Lykq&&gp!ydgLW7<<0OY4W8x--c|GA9StMYS zcu1nRj+|gZ?>}*>AC#I9FG3jOztUmmMt??P&TCyrOGrtxOq0>AOecbaQ;*PEOK#?l z>HxL@XeqOkq2v6~vT}JK1?cU$OoTE*=t7H>RH?#B0o76FB-OAkC6FL5D?t^-HQA7n z468yV%?2*rsn_z=78_I|w7?}W=2dz{Tf3BzO$}c_2~Vpk%dkNfSwIr$)=QpsJO@#M z!RL8;IN8+?D5iHAo^-&>02xVX(JDt7W{;!cYO>x4iAro1bAmScMq-K82t`BgggP>P zk^9JpqhTqKQX{n3#TwrRudhd*{CH>L!gb^`2{)*e1@a^jHd^fP;4RjEO=Y)0tG4I# zGxl(ukwFq0L!oOy6`86hMy(VrNR*ya(m^~8O=+{ZN+j7*6cOn{MuLKF3Zm$tg3cD* zbBI5Wdze#Hv=m7{zFCbO9?8#wO2QPhA_Z!F0xc4 zg84LtJDZoOS<)!?WWoRag(l8~%rPtN1@&b_Ms8Vo)deU}Tn)=@E>j^tCWaWM(Im@B zkjrS25c?B?y5@TTb;+hCN*P|BPe)vh=KuG{G`ErrkB$$RKog`Vp0r3l-_yEQAX(M< zM!)6CU{rSUbu-raoQe^UGC7twu_cZqr4!3HmPo79LkW^kxAAw0f4yrY?Pn@i-Dkw} z={^L&LVT9AbcFlRbKsIH804qveS(;p1GBg)$D(h~@O7h171;LbEG%{&9*|ZM1$qe@ zlWP2xWCI)RZ6m`aRMs=j%7Oyd?E6I>Jf z6ma@KMjc^cPzoT2|Cp$wLB^av>*;!!q<m$cnZvhV(i}X{|-q7 z0z#hMLpSdaiMlyP(-P&#Bf+^^WRaFAhmXFpGq`&r$l0(OO2H3B0Qua1oB#0+ zu-l3t%|l>vI_Yg%Lh(LzHpBO%UR$N@ntTC|?_JAptbVcV>itpOle<;YEHIts{nf5v z|K0v_z7f{)B+sR}h=2T9ox}aI``!0ueNpX;tE=_LAOD~9E2R^+_)Gk5XzvK|(I0+j6q2G8Yte^M_Dh#=D;rUAL=g3$0?roX z7@I^J1IG#p!d`$?CTo~k7!}55X;$@;0s;rWN>oE~!|Grpu^|vmMId`Iw4`^Cb$l5q zgh6Obb?B@vj)ImO?T{+D#@oS5U}z2-&+=^(J&v5=HMNhE{sy!rZJ3XD_{usJ}4h^QE z3J;}miS<+@0L6%v9z3}Gi6ojk@N3`Lz;tk$h7|e7LJwY}9e{oL_LbJ(4rO5Dut^X@ z*9p9+>|ff4DiI*nurN}Aqf^9Uk?2ydNCDavTIey7hxf_&g%W6PYF)DOru`~(^#=^3 zssaM?kM>RFZyB(#a*&neBj;QLE&f9)tL}3JJ(Rz7)HqO374gjpMZx|?8htNnJOFRE zT#2!dtVL&vD@I|}gx>+Gi{9TMv-!`kxkH{W&LRs|v`S3NHJyc(RpJc3!dN40KQ``* zH_X!`S??1ei6gmnWDX?iF$6?tX0m`&xV%M*bdYPn?s_#Mr8Pzy0HQ&pr*<sM!Jb(6?MhKcTj?NHxnLdQZJ`DGTJ)HfrD+LU(tbouWql*EFd?fs_#kyPR9sJ z#>j{26x(Ef+Y69h!=AvlM266PhjD%)6?bib!Tdg*ZHM8!@UIt6pIKfU!!Y%VJ%tmj zKR$(&Pzm6rOfR8)-zy0XLfIalX~`X0_E{{lzycd^1_h_BB+yW zJtJzE$1$*+)cf|rc3@?bycat9C);&-H>VT|5&+ANWp!Pe7x94wMblng5{nD_Ie5Op11~*&0Q)9YtueL; z6ZffKH^@MJfhh7>lLEuEuG*_tFI`k!QfAVITV6p@EGEVE#F%sUl9Of2*g=y3)mK9` zE3o1zux+XA{(aArOPw0``DLvlUGdGC8}m~aq|t##v|7#~!xP_cY}cPx{y{XFtSC`C zD3U0cvh?_b&z%=5CoE?W!Q7>#01EI*Q&)%J;C;iZ6y0je*O5--Od7!HN*d08np_w7 zbNja0-W@|E^)q+G9=qwK?MYbPX$a*_T7F$Mdl)5>($uedvFS zUGuW4k_(SXyiQnx07}enB(ZO|_FnT$coA^Is>_JFu0bXPEu_Z>yW6Txm-L4C z|4{YL!JR%&)M%VdHs&X`Z5taK8{4*R+qRR9ZQHhO`{wt4-@0}0-+iWMrmO3jnWwtX zad-nS&Pd!Z7;GCBQaLx2AVp!)L+o-nHP%+mQSW$Rqoz-f<4rTV=e+Z}5>9 zyvChGjG%AeMHz$HA5!8?YD9N4`8Xa~+2N`4?RfO?SpSwumO3C< zSqbm%ZJ$Te)S3CVLGw%+5_S=*d3=qS`r=25e6Q)qEK~=14H{! zIV6vnTYn_2_HbH}{(f9!vsEEGxt^v#$LkGdlKz7qdJ}QIzn-2row{>Ytv;I)7emQY zt-`TLT9rb_u}a|&^ew$tPMAuY#fy53YY@#TFY5ERfHbjQ2xACjrcJ&&n1nq|1^eHA z^zFr1!9{0|1l=7kkSJ$8SfKkhbC`hQ#b*XM-|&-$%;k5K1cuW>1F~6x989bPGPsQh z+1j&;uAgOFpjiJB;RWvfWoVX)S&p~w)Knxo5o=`5%U*4!Dd1{@$H5HpUY_2b7wuI+ z`c+%YtCcr5Y;P%A#MW1&x@@%|FTX~p7s8ZRk&{;AeMf_XD?!{#x(L|@SbcSS{mA@? z?7Jjhw-;zP4os{&kAxSUujWX}a1$;7z*VmP~o)a zhlY*`0~-msaO}82h5Jl?;CG{209(_P#>mIjY!&@bb#Ta+ML0rjSqEgsn*j4bgxCA) z%jzj=(A0ie+g1!asc&yXvUaQ7JhD>rxGh}3=ip)aPGk(w+_U(DB^A#NOmJ$J#x5xa zjtWWQ<-jn0tD|Fo9Bm-Iw5U@I=xSyS6*(-k^pOBxbfWv47r~wXGtIl_&TtSv*f%di zh>*{znLHxeub0+T@NYERg2pve#4H4R{yj@Ce{}wNSk2%t`OfshC-pu|iwT+YHjjmZ8LNs; z=~qJHX|h7K^PSFi@?5>d37Y?d<~COAi;2D$oKbLxX#y4fk^LQnOqPH|DktMifKy| z7Ud$OpDgAAi{^2BFQhTCe5srj^`{B=Qo~R==Uf5QCBlX3${h74fR4rX%| z1D*VAaLy&!{&W_#jVR$DOD-VP64K&k#>u+7w&Xc$gG-UVmkzH~<@GjdgMMfV#Y7qQ zMTZrcrz#<4dp+_`W8*l~Ld4njA4L|Yh6$qtEk!9{kaE59E`UxTdH!Rh3~gw>V{%}m z=uU6tNw3^|!+XvR9%@S7tM>eb1|Q#8Ehxd5K(45eZ1C(B0+WZH7cmz`b|?d}L1s_) zvGXC8d_H!lTGG3r@iz<)pAYdX&vW#~2H1`vrxJP2patAk8Y1+LTo-?x)+c{Ctm#V!o1^0jtyU3OCM^J`q?3N8YWCpk$NxqFHtH+T=Rb`!c&CH@XQKB zK%J_r+a!!%$EbC?oVEAw65sAHC#j{isQHfTTrrH3eW0!32N+M|+A4S6gt;|1LK`lq z$Mw>V0O)>FQ<*;RfT$8BeZ1^fzpx;=)2&edR%;qC2UV%gSt+@x%i(d1+Dj!kV)%s~ zVyjUjqge1g&^+m#U{|N{9-Ui>B-r(eQIa0grB*sD$1^fiMGScT+O}No4wAP{}92N-a{E!K!FEetj1%^p9iaQ@Do4`XZ1H)4P zemGJF>RO_?Xl-r=5Aep=niRP1QlgYSpAi1wZYw#i+3f=qgjXDJ;eG_(Kc*kj#BeO&C*UYma?{C5_yY`&r*foSaWOl?IG4+y?aJR1^|>sb>ju^ z4J?9^d)T!MCasRINr_69u`E_2hrY)OKJ5Qt1*QbM#++4P-}J~qG2`@9F#)ehXI)c( zPglDkh9IY2DvDhc97rYyaeeW`X>bPcZ|c>Nw)yIT1uZQ|hT zgnJnM#QJWW7qoUrr^Lw@0%_t`B+Ur(WyzspXlM9l1dO1+J*0HLl0IH?(O$m}?7}wv z4Sp7x$BB=q8dxEfUpCMr`VEH<1&w3FYMxPP8C)lXGR9I)(9(@7DbUD~Sh{6iy{K$x zTc5uC54pn#L}-6HFQbv~#Q#@>{ru3{(QO3@yFWB6J^>34v4o?f5lO%%$>Gs+X#x|r z#KCZ;t4#$&=*U0L2Lrk57EWD=;J7?#{t{pKS|eG5YWzE8nStiNpv6*ToF#z)tmGs^ z_$vtnZ7Z~R{s}5wtL6CkU458Si&7CyfawOo_9#pJX@-NMI;a8oq6-0JI;$k0Tg)XI z62CMvT8NbCfzfsivI9e7HjN@Lv%QQ8Xy84{%E4%jkmyw71K<;|ZF`or#MZzj`rKu< z=P{_4CJSGs-&sWv;>NABoSxExAf3j^CzA5>O>7>h0|Tn6p!F~G>Az{~pxomM^u-8Q z447hB(07>;**#L)zt@d0_ixX$jWG3NsUyvXrP}17?s;^>jhnP>2~QF_(RtcHctVah z5kl=-%|$`r9Vwah<7oU(;u&4rZ7q1Vnc7sINbmw~DF0)^`B6UmVZzZdoLUG1D$99p zUvF{{su57c;$e-mtselfT}Lx}BoE(MAu+q&?!5y75@vQ00n&x#m)+UX%=EINYqHg7 zq4Vrpw0$z{96%?jMw?nwu8=5eTc+FYfmrA8QkU}q|7{qo4?!!|L~U@wFb8--Tb2W~ zK(B$AppW4H*FD7y4ymT=hsux*LV(%1c3HZKg!I7&Dw=CsW`v1ILXZ?KuAe~9N^YIe zc_kydt+N@;zaxv!OELFNj|O7!fB^4vzEktZ0B>ame$)LShA;a*FJ}0nUgvck$18>R zjjf^4$+4r=s?&y7i0`GK;qjqCng)&!g6-b%E&Vbt$E3vEV#sl5eU~Cug<7;@rpLE74Q^yU~+NW9$0UL}Piy z`%5(QMK>(pP-|+vI3a(mkj74SxVqd{O17Iv!$wEPOTAlLcACr~xK5SoMD*}`Aik{c zOo_FT3S=mD{pGByT?--7!o$zg?Bvs28Mg+Yp(?BDk*_U1J6-eL&amrkI?>q9$DC2a zySaYbl%N$v?v9nE{RbU&5Uf>sE74}$lYhxoN3iq7i)t#z`7Zm5kGD$WdcYLJkcDQ9 z*utK`|7;z=W=F|qcG{hBLI`@7%HPl^ z`L-W%_Kj@j$%)eWs-p}&V(-1PGs5BnfTK}4?6a>gc@--tKp*xv(OHW9bFqensV0`> znwglCUN%G!K?4WoHNU`1XY9TguR4&6GRoSi?0H%=RK-z{96(XK1K`w(o8Y#Zimsia z?Wt6LgVvJNf@#8aNtP`Yq}L1GonlsmC%gm~X!h0kx2VmV!5O_NAs51z={rf!@?0RUlL8C3r zJST6aT<8vqX3CzJ4JcwTdf8w>PDeG|-cR5}xQphb5IFQjZUDe9E#A$sPkHrug=AMQ;UXpvcVK)PP4r78H8?Atew#*Ho4Q+qXqL`5( z*o_e-(YpQ}W3N9?mcy34<_gcF-(qnG%q98fz>fsZ77Nm=f}W&~n503Y*;+;nE&FS& ziI^j4n?+<5EsGr+_LBjHaq4X0OxnqN9 zMpV~jNeULt0ET7`miyKCMdEkfV@>mcncy!uH@)evVW z0+Rjqv+V04Df1_-JuQzo$@y0#{b1$L}P1jg{e4T zSgpGVfxiGo8=}}neLTA2bY^a07IM2W>$QxIB@a32Q`TC&9(d4P^7=Fji;+8wnL~(P ze9N=X?|H5(bFezgU6!ZTA@6>99CDv^uT?cXD> z&li_ZhE>ql(=V5J@dIVL4h#H`^c9b+lyE9`#YwHlCe!bCUA@#!`L{1dos!>+k~{NS z%bIT~)n}4#rd6Ikya&ssXIOLU^ zHCWUynKy~oS}&Yum(78Qjw#WDCv@W$Tm@O%V|jFecm{37H`7BKj$^5qH*-~`_HNH- zQg|@Odv+vU7$oHI7M&fRc2iJS%NjPLiqsKIxDMZ3KA=x-kJfzk&YXu#i*ts1vXkB% z2PV$x7lHU1+NnnMEHIc>cs5U}s^O#A$TZ9x8mJ*CQeJR{p=#G3qcqEV=LKHkTZ@8g z7<~IE3EVPzru~(L;WS*kv>ds4*j7-C?Y(``*c19)pUNk~dz1(qqS?)6K&>(qVdQY;)A9?$PI>o9bhs-eo{pVpN%~lA^Q#MWgXpfst!DY-AMiMal`$&Yz1BY0@RooF`nK-eX8+1f~-VQn$h(j!X4&L z@bR-6l76<=HfB>&L@`nZjv}$D^(@BcGY?l|(j;A&aBaP8eX%~c39Epf zSUw(OT$l0qaXFqxQgKRU`ni&uM99fDWtP=}rQv~-GehfpA=()k7Fm&=_;0+`vC635 zt;)rbSM@z2J6ViU2YZaFkL_=B2IdzS`dDG{zFJemTMPuUx;6Nw@4?@W zWZj(FXN>c;seuF)@moCiLXO$2p~?@J5KF<&%wk((hYc!4uOOksovWM-g92937Yzxvt)1^o(sx~)JDNMUpFNOzj%63`!_d;;hb3*1 zL!p)*UEJ}9QLmN6(^CIoiB9e_gb7O~Mzz%m++e|<6?oK-Ia!!4vi=pE5zHG26-zGO z7xq`KwGX21h{V*umeoRGpJ511*Cb3<+lBUVnlFHxX4pXAlPTwaGT zIQe<6aoh?g_onmcZl6b3zoxYD{YHvXPMf5B39iKaQ-*Nm{c|EMD4tWOce zI-Z_Jt^9r|I}yabmNJ2*sk^2mm!Z0o{OxbW{@jx7S(vHcPkff*!H_BP2T)p33`9EB z{iT=-%xHc)Z(_4WzxKt4iv!lFlsUwN;%iwU{V9B7Z{4BI(H9tvpY3k@kV3@)lvHiQ z`L(owoj}t}3{`~USq*mLL2AA)EkNB*Bm+o5uoaQfPN7K;%k?xf78ej;@>+sg)PqiO z`ss;P<0)VVRrnhd%82~~Yf0v#H~<076!o>C(F__w`6N){U`|qO2w0T8&5@{Zduu|% zzm3gqnQ02+0D%PM@rF{wYRGk1Nu}xxBpYHUy&DD$?J*%}UHnpgvD)IjPmmF&i=w$f z`GVr(ol8nMOsPe~-9fK#0souVoLxB_Q#Mzk1&%`7L997rPF=qV>soVHe2^H1Fj;J* z0l|D8h*~=ytfdsNFB7#nnz}zc1TDr&tS3>my5`$dduWJEHCG`aj~Yn7lpdw#qp2J^ zM-L^WPI8i%Bfa!9^hu>p*XUcb&B3@wI4E99x`ny)MbO& znwaBUjuyqPFk_xHNX^#eCKw+g4j`rx87Y8LUDt?WfJp2!?WKW$C7kF{?b;okko{i< z3d`G5kbsGuBh4i%bq*CIkr_$Mw)P%eZpnzkh>;TOnb-aT0TdL?_Qn1cZ!H?`p`E)b zWFk(i;5=}p1AuS!Y41u@g`5JAD8-r6m)#ddg#W#40p-;uxoTAPg!C5APx8E3Xl12( z4L=+!PErYQ)&4|AJ9$|Z0w5c<}XZbNAMn4SWW5F0Yq2s*a!zj{Sk z8BKm4TgjKjq@fWcP8;n7D#nz7F8{0fK#1AE^NKMy8mbx1V$i%Z{pZXI6h1xQ!@1dM<)T!mtNd=@WV2pAZ` z0RM;>oUW<6Li<180pqoqM~0z*X=&zcmJq`WXhVuZzF;f3-q_+W8K5?F5y}Ci;WunN(xx2r}|fz4Re?J*)$| zK=a~cf^#>eOJYfiAoIh~C|L?pJZlDkqIV@i*qh=Y86XO9r|DK*c*0<%c5=bY4J6_T zy`z;V7_M{xm~P7@Aw_2*bKjLvaUx~;qW3F4d#$%YKO89paB2o8*zTgfA|dEtKX4Ug zaXd8FyK|f<4h&2%y>tf1ueJ<<&QOJ_BRPctqSsf1gkogNi2cLk%5{(L=Xb7{Ysq!2 zaCww0Ao-!NSO9^u%*8bq!-{r<1Te{;v~4J!P0(jofm)o=E7 zsuuNn`p+(%2_769QO`=_O}d~gwCIv$ix?1qfro%OQMeO*jyK7JdfXTU{A{4?&fRm)1KC&^MNLZRaXIijc`yh zN`Y3eJ^C4rydsEJ6j|k*9^(EuhqBOgzAXP$%l!X3j*dT#x8KUD%&mV3Fb$9B;ur3a zH3^n(7YqUcd+=Ou&)fm|5@NO!0T{YH zQ)(1!_3M1+QPZ>gf+kaKA-_i;qBi(Plfu9Qk!}k+7Hp-*6DxgY-cYKu;|l-+iUa^n zVgOeC3HJT>2!7Q8YiveUlh=6#FnA}6T22y~N*d{*=^hF4iw>_@#J5jf24BICeSbrJ z&yOF@Kio-qDZ&TI_6_FQg-mzSAII}Ou2guOU2`9u(h2zb$BMG*vJeS!Qiv!`DJZcW zz0bS+=pphXO6Dx*oYQ?iIM_VQmv*)}e0PnNy)51iK88Gi`dsnd?{9qH{Hc!<>VBRp z$oY_U!Ip&lb~;7pyZ<9+)780Aa(~)o%Q;cQ*X9c473!nq<6xl0Sp!G*=fLM>ejX?3 z@<_ZH^6qluRp;vFPx}Lp^X=@Lx`8XpshMMHIA zuH`Y#d9X$PTqR^Qts{)j%pIPzp{mo7ZigKd`M0^X_Uz*6p8Hu`@?e8}g-VEga)JSc zYIX`zN{aDgxtj($H2shU#QH>SRRlqSN)?_NQzS||PfQmKj?Ro`PVy9|RJ zca7Z0zKOrf;M?U-BuP0D)eB<(Lx@$tzOWdb2bE|Gr z0cgyPS|`HuO{ zKRn0psc4%A52%xIM!q&w3@JhExMK*h9--9-P@*)}3D9IL41`U}zyKP}oP0kb6~?hU zXLD+_8PpBv0(qunk?ih;{0M57!r%(jE8%cByrw$(YGgWztQETm$$ZIecB5Fgerg2q zIkF~c5R3|`EqLB=Yh>-#L;f7;a0*4dtfa{vPtx4m+*fkftDl-&ZZR?t$+;?*zUWa#_1V6HoaT5QHRjr}n6Ti$5m z&($rGNM@VL;NaZC*}jcan8wG?zr|8d&Q@xH*J&S`r*RQKWI+i6mu;OC z(}KvAN||(eVveFtUKpz^LM!EuPx}f~8+!_=4njiQ*uzfA*WWi%n?ovxYO-Im zNU2qSjac;7EZB-+L7;9nJ4ddXNu+W4aOc7`LTrL+qk=Jll~s@pi+aPhz#q1DZZ1-| zuGe=4=Dex;_BAwuR2PS0sK4&77$k|ov-`^{pqj-qg7n~~)w%Jw9b(mx3^E;~X_FWMY|1iAwxh|QLM*Tc2NsF#)esb()`Ut^>7R6EHxO0T_LrNj%4#uI1v@kSD z_nFVVn*-S1wQ=-nkx$72*y*90qlGnW^nWXJsN*$#zQHOgX0qB6$aE+B zecH}6BcvJergtuUQL^UqdHd%iN3yJBv7)I7ryr)GiZmCFPvWjvTs^6i4 z833{)c*v{uuY^KDCQ{d{rht{V#z|4OCQ7UPjM3ZTM78-|HC5k*f%)H>c^}GZrvsKF zN*B(*yz?UabovHJYL6=vfV#OhZjVsOYgUHOb$kK0WdltyK*dSg$#kQI)cZN+d0U~9 zioBhnd#nbb-LA6U*9WtfqY0~B*lGKW}^l#-jpzszPt*WPZ#_iuc=-7!z~7# z+_Waa)5elW0f4mp)?(@h6JL%AO&?Y*C*aCWvmKfP^+pj@54La!=cO_m*9O!(4Y7>h zLykt}aeHFsc=zsju;+KG{ot0u{(f|P;AMg7?ROT5Wnkm zj)m{=zEV`lJT#L;(o?m+CLF-_-7~Uk>{idXF@k`weQ=7IWAC-}@5}_i(HM11^g4;c zlt&Crc3CW5Z~K1`O8+6+9?n`LI}}6O$wm+M`Hf-wZcR<5Pc9nR?m)rVZrg@RG_xP| zWlofswt|VO(1K7X5YNam`5P|W(AqH^@G2o>TY1k>^!gjTc+#2z_F536MK8T3i)Q=( zbXl!|Abp((*YZPvVhunvV(}SUQLB3v;bQi2 zp$2Lmep@FbpKrJNZ573y_(QFjviM2iYVtD7U9Ohc)DHFNq1c5b-N<&C=RUbVusUG% z-z+~AYsTUAraTs8-5YHd~n`2!F{t(6zDh7F;4Y=Q7gXC0>;eWNy9 z<`6V~Aa}^ydl!4Gi1L~NEtQpgTX!j4?L63DOMfsRJ&6WAzJ6#8yRIGYGNm^}2_?+w z6UV#1Sfi8SE=tajJMs@dvmdRPWarUiE)uYh0>lFg%mizXp07U4TzEZ8*M0fFy!SOc zy!KX88V{dw2fOXfY?<5IXt_PfwtRyi!pruy?s#loGs^K<@_M8xowV8ZNE>}lxN|+V$jC}!c1IlT4n3UU6!DbyP6UgpLbTKaD167K z;o180pM~F?#+hc8%yzF%&Wl|LX8)i==B7^W@I7=M?U9!DiX_hlIGV4%OJgw#C$ zB8z0Q*@F{6k~xGqt0nX?t!}PC1G>KmIV8H?Sgk+f%Fmj4D}u*Sc<%b-XoW%hu&~Ih z%Jb{5!hgqTi@F;#N7HG0Pipc6<(Hhxs$1zBxPSu^>1zUE))7J$4HqyG-egX)Ijb4* z#PVI+zc;J`OGjQ&R|U%rl8>`h;sW6%8XH)NIC5zb!rhKMZ9pogn9*>QULgS&$+pHH z8)>KquPpRFgF5Rvo&OX>@C-=y z@bea=TGW;+5+D`4Xehju=d>0n1dCB_Y;A>H!GrCZw--EljWg4(6*$pr|9dm< z6JBJD!w--@kxVGok0*p42;ZhP>TbmXRrThSqOWX9=a(~UV%MWIFatsP17rr0jT%zL zm13@GBYTx46td7rKiD4cC1qJY2-PoA;b4hR5a?*eVA(UUXI`cq-r3lY+&e!1efX@N z&&m=;cqK_JG9*l!xNWE2xtOhfAQC>4AjMAn^F5AngMVRlySgzxw7v zmj$4_Km(P(*}GI>ttL-0S_1*o3dz0v2QS446oha*o z8B;mf0#D%UQvf~W|0oX(5^ryy+Jrz(Kn7{%M)Tb*TWM>H{1H`^snPNE8Yn0M#~KEq zEhhjP51T&6I<%a~)8^SQqyxaA3OMsBD}kv@I4SJhhJs{=PncDU6G2l=ITpUG!ji9m zwKA$Zg^2z+wH7}}5r=UdM+kmG!i{z2-4)d7rqn(x%ieU^js~wV zl634qgBu9US4KCeI#1h(f0KJpldvRn%}Gw8FFf2b(O*QpVC0wJlSQxDbX2Z2t`#k! zqReGmtjEL(MM>b~s+c&~N^T^FlA!X-!X*(bN#EG0mJ1*+kwBMJw)i9?J`S!{B3ICk zYI!qzjGvG@Q`4!WcQI`HkdPUbUt>q;SD%?=uV_9kN}*Wl&+pSmmETbrQ- z`)m1}2OK>H0z?F1$+rD{BSA9c@l$=dl`co42GhA!Yci}IAbyhnPga0aH!M=XdGNeS zUVN>e`cB<}taaNujNsOrxa;^{MCdxf=E!VYW_g(uW*A>lprkN7!fZ_6T&i~f%_ivl zG|x3#@6yQmi<9Bz(bffAyoW-D9vRsG7&Lj{?->P(ku(%mOLv1^e1lUk^?|`XUcfs` zL9U6MBw{uv#j-HDRN+W4(m!th#J18|6mC^a*bYu@+3-zN(MYuhBsFIP0Z28}0ZPgd z_TFC@;5JQKl;RF`)-cNTj3fXHQ!eOMwoHn`_qk|wnHprcrY zZL)`doDCJaVws^bfZljeVx)-gn|TW?b_@z%(Evu+OqS=^(GIV%CM)p+&mBBe12Pl( zY-Z8kBcZ7)^Rm*H;!OTXL4x8}CWo(M7`O)IK9p2dY0tzasi>$nRB>gJlWgIhC-7`M zaqwO(|Jb9HNF4j6W@H;Qj9TZt%m1qh&h#G(3^zF_u$=a%s_r{Klp)7lt+j>4Z#wD% zpe`%9*}6gtj4lD6Z?OMQ2NMs0pM&j_NwdlC#oteT?)aUyG@9sv;{#GVW0Q$t=w*Hv zPwy&4nV+5%737~779bY*079WvISq3SZK35{i`+h=_AN@0eyyzFjnHKRDvG;n-XFc)e;%%lEM@T{b_SyuG#ZJW4Kq;dL$R ze4WTH3sHGr2sL}>F+IimOib#mxleUrS{zSqKgoGN7Iz&d!PWLIOZ7}_@poXpXwa=T zw?A>JuX3oWwYq6FU-IUq>Fi}iRQdQX{UhTUi&Pvsz+;!jGF4l-XY6KQrk57o=~$v5yQpu9^D&iM2p}3BFP{CX%yl} zp>@DFnI=fp3z@D~6Ha`TNzF@l^itRgJXWd+`02SmdeOi?{-0g3B(EgJ5RUIQjQ5ioh5HD|F0!w#|8dp|#;@K!j zeh-A%Y{jik+3NL}EkgYN5FVsJkpmv2=;}mDE|E%IrZVwsza%#2cK@?FvEym)t2~dH z^1$Z=&Di~n2R~h|rAjKA6=)~~VFv2oRe;SlS4T2lFsj$#G{X{jSER1-cPiSq0i%e8 zJ_7m}-{Swv6XAkWIe)OZh{$@9z~qi^oAU=&$hepFY{I8{$Ka3V^#RZM`1A8wfs%Ji zo8)57j6>25-CKZn)!&wxac3txmIMWCjhCyE%+f40MX`ueBR=-(oY%Gv%-wNBu(p~(JRsBaaAl|sGU6H3f>R58I zF+U9IxwxA8I)ui{)Ls0p6(lzKaPAP(>44$IIY)vFwQ`)d$7woOCNop1U$M>?wx3+0 z3*o_|G9;Tmye}79q%=UdX8|9!1@ zX5NpfC6+m?VOXq87J9Ns3w8%IJ?tX59M@_0II4}CZHLjG|f(%I#9coYrl5}rA7!~+yzP&5pR#Z9J)zALrC7uI>_QI5nY>~&2&8j*#3Ys9jpJe%_r4Rde z$wJ!{QrDv=D#t3DZ5WkKq130Ageao4z^*XLpUc7QBUec}VMz6B9*v8S>CfpZlhZ@J zBS)V->Mv;g#JO9iS-sa=eX_}q$0Xp)*|e5pjZ5hbM_@5CNdVZ)TBosKJi> zvc(s9&kA9pF!5DpkpMSk7^=oJ;-o=8Ah9&F#@hVFdxi~3#7{6JRc-1=x+J`ZZA;ducWng*|aDvHcYe{Hk3PGD;TB}_Ao!*YOiv+I^ zyGa$W{6OHql*zQJt&*9}Xtga$t}&8_Jx2s7okaWLsM{)3@Y^a1?E$OUmZ^*B=VPa_ z<`f+nbMcG%rY)n1Zxj1XQ>R<|-?aPU5iPZxhtS!7KE7zTBWyJ-Tq@HtJ2=y`W7Rcd z1i8nL2Ftk!{g*hH?Ys&P8YvxW9Re7CZn`@T(Zu-a?4zaX&+_X5x+F*XXHQ~w=2`fL zRe7!}yZu!~#zU_h{@s%QaO;?~)7HX(&l|}=wOA=cs}O~ySWsjq@ubNj6+uur3%y6!rMpu&3w&V&mSs5-q7jG0zW{5!CiMG}8aa)oO!5NS1o~>9y8+}%0A%p?UfDBmy{}>60=q;7s+-*^NXQa)m zzAt*gMHvM~?R5`)osJriBnv#hSz44L*KoIys7^8mz72U2vSfYY$v(W@8Z!2m`RJcY z=!6I^CCBhyoT|shkvTX!YW}>leVjBKe>oW#kn?{Ay~-B(K6&8kXo&L?&8$zw-|DQo zP=fD-dmW36*=PgN-lDRJ=3xk3eJ1>rt8jmRl?7T~wVdbkKW2KWUxwm) zJJJdR_>}ZBZJ9v8Ot9UZg#q9b_hl@M+uC@V-E(LNRjgoyeAwt*8-4dH2o$6-4b!;; z$agqVjNq+4T=fu`wrqE{&NwfUfS1d;q}>b2KS#15?9!~{k-L#gvg-ZUdAo`Qt?~B{ z$S!OA5QUc2@iC6qiLJ>aNY=2@(r+ut5^)TB6GS#ed2Pzo12XzX6ZGy#X3 z*rnaxd?5FEZ*%Kjm)#Y7Zl4dCF7Dqm+>4Xb2^O0s;p}+7NK3Bn_R?GSMF2f!iaIv$ zSX*DGx?E1P9lbVuW-&`V7kqY#=wgrG7m5y@+Xt7Hug=AJ-g=HTpCZwaDW#dkUh?OF zk&dymXLrYcogWK#I2E*#xTwGxW>#+!nz~KhSBPzqMU%N~!u-*j6!}*xTi1qN>qk)` z5+fDbTIXRfMSuK5q_gya_-!919g8re>RJ%X49_L$dzx4((dCe|tj0udPGP41A^?>| zLXYdWM3GU908HZt)7+$&i%l^uqm*bn7Pnq{xHhQgcEfsBUW#Ac z{XH+0yPVCi#i!S~hDzG&;Zh~n@&t(b) zJ`Lc%kERFMI<{Lxq{b$c{e=e7kBk~`pG*s9rXMnVX6{N5CQX!6Yo-x!aB)Bs+R-Zr zhi}sCa)y9`7i&O)>W$!}p*MhViFRUm_wwdzwG0ObiXAF#p@v_pfgG|O$;DFKVGA?H zC}J4oVZTn_I2PLY&jb5w80i_cQHCJ@KrTc+uq3)3ZBPc+%;Mw3kxT4EndyJ)kQpk> z&|Vut8o`LNWB8B{4ZQDYZWpS5=QaGrYER+24u)~smT(O&>yqxEt0+M4ib@CS{jkz- zf5e6`Rc8C2kA$eCW-${>-#3D~?-jBM#t; z$#7!_ykN8C{?QjzE*}er_-N+~B9@B;5i+;f+Vy9X6ck3eY@#6Of|2fy)4eNB%g=4} z{Q{ze`jkKs46L-BVG0*Q%jA4Y?HgWhpzZ!XdFC9#Trr&`e) zFM_f;wWI+xn|4@|(XMu8Vb~|!)GpOv?)vDSrfd<0SHMS=2X>3u1m#7uRBFYXWJpn{ z1zS3L)F;Z@?`!DT)B0~!4r(I(RQb{A{y{(`E1tQ9ko1JunU05AS6_m=D<^wG>?y$+QT2qYo&JW9H<~(v!O#WO*JGJU24a?CT_$GPVaLVxRcn8$= zrJ()$?vAy^TLOW9=h6x02$F#<3y~$W*dm<nY}God$D9ZE;K*S zJ$SGu6hG2D&dG=L@*4f?~#%( zZq+Z@{w|mS-u#hvG~D53OwJqHx-E;}uCWY$g)g}c;*Fq2waAzJjOExLzc+aE0d+_# zSv>ZccSL0R+MtWjCts@48Xr%S#}&VQj%|3Nojnp4Z7=4QPlfJ!@%xjn<4V&R;X=qy zw@BH|6rPWwnv^WD;CMRZLuiD#jSl{4`C!hpB&XokGR*slyXPh+34x(6RJV=wJ2|h> zqnomvuGc(FgfC*oOO>B;CXjAM;^45M44d*cL zuDkY5E6RAU&5y5fLb_q-%agK^vng?x`sFoR{dJiuJnwXpVJDWNxMkY6n_ka1a#SDd~etL*-VP`r(Jm zF!&9T9tr$brCu=^T$94mLg&C^6AWsGyQ0fR`|{!>698!H|b*$phTm|rw6=6{LR+!R z%~wRIXnJ!!qTru!cZoAeJA2j=N>7I&*Yhssn4RAmE*J5+B=baIISnjuaV&pYvgV|B z>RhhiExJyXNc~iH4Fqiwz%}KVs6{gCM zwjU_;zgib2CQyDLew`nsqy8VIqju#@E8sNnyvsmBc=$ z|AD0W(fL&tS~RjWLE!ce=NjZD>jtj%ERs}5+Wq`d0h$@{0|xm^C7B|g)5q!8Q=FDO zluC4id0kB&Th_=FKfqd>d9o582*(AfVA(RL)mD-T;v$XtP5k-opi@=wu++_UG5j)* z%foYdU46B}=v>Of>#-X1{fT4j+ydW;Ww3eIALC4p=XEReweLyy>E7Sn`O=+Tp;J{= z+ZIh&fb5w3mTeeSkb@Vd18zQWV4%6Gzmxb0B4_xpoQ z=U~5(^-tpS!SP$kva(6n+PE)m1>=%|=X^P~#?SXlcZI?$&SjDB(;v!A(vRXs=UoS< zOo!gd2}6Oohat@mXuNkv*E_K8Z_X)qpPz>bj!3rqa0|k!OR%Q)tT= zI}j&H-IbwMgKGUE>&ul_`kVF)|Cq%1O{azCKXlaMzA+C8HWSfg1oqU6imRRm9&G>d zH4q5tl&1#s&fl+h5sje`TyAc;#f!{3)tlQDv(Db^{^M%U7-9`ho)kcV&1v$!oAIrz zr#--bEdBEomcvz{(ZJT)cH@L|9j}7JgZ82LKUM;H}4i2`^vb?IQGq4r6lrwkgF%ac;P$Kts zzJ8)0ozN9LMCEM49j8$mGEar zBI>HDjJTihhNbuLCBt#{RPH7jf=TgX?(OpRr*72Ff#Q=$D6Rg>L;2HA!V9nP~Gdf~Ah zD+!dOS}0t|*w?pxp!5H;6G$qDU}724{@6P7emtA&P8E>}x+wIrgAZFljvDNDVQ_us zyz)rDRcsT@ZkZ;%ashk48dc<6W6B}v!WBwmar5t#=pxV4I&TlfYaqM_52Tl?)r{-Z zV$fvd+sZ+ZWcJU94oc{?=aTsHtgC26kEbgfJ{``G9HE^Yjx3(N3^|K!gKpB7lzkAN zdz#OSuyamA>nzM0$A#bFmrJs*1X?nzS*?9-oKHG6+c!e4)=jzoshZ3Gnq>-A;P-B~ z8BA#V@B8W{icmi=H@GghCs6|-3`{kE9+(srQ}-;USqfwK3l6wseRZn6SMIxWSyP*q z{m(Rak72l$f?AuW7%^E1P{=me4UKE`T27X|J+gJ)n_@R6b>iQ7;R3Sc%TL? zcegGkJKG~p$V3CEOVWZe;Knr76)}YrDz><{pE58|LE#%FIOBde&hj+Ee14ZDDr$6m zwy}XhtgicR8!+?#tyE)~vQtCf9+e%JnB^d1BOT9!? zarlu+28~Kj@0d-o9!xuHC7;?)?YNq6qZ!SQl_}0i{u)shnwcP8!1_%GKtKLPz9rKk z*)}!P1H<;v7J@t;&6Yarlgj}R21Xi(3VIV0u$=SKMN3!mjd-VMj}Tnj?B3vP zwv2wB0w4@gmGwTJ8@pUzI@g`nkn5|IXdA91tC~ayPQ&|%_4@O&0_vO)5!f79rvFscE5pD6lOi~{> zQD?GOs|zs=+3)yM?W4zG9Il8)cNP4+RC~Q$P8=;f(Qs@I-(^6~JPTy!s$=b=M~Jz% z#8OsT!CJ<>N)gAV>tGWQYY_9R0jVNayUSqpSM}~rWZYrmy4EORQT3-H{^CN|6Ar1- z7}ZwlCR2F0TYOk4uBjvm;s-;j{%T@XRS?}W2qVQ9pek)v5*~M{(IM|1LvFQuS3@)J z8S{y1H*uv|yN2Irm)%W#f$gW(Sqi@YJVmE@i>DjieDmPvHW~>Rz2`gf=*# z`cUiXG7=;+M3aiE8H3Mx+xf!l)rW`En5F9Jeo9X4I-_aHjSsRG;i zt!;rLRI;fSaB_wEqI+Zie1lA>L~DVdJgwz2kU08-;ner-*yfc}G$AHFyLAHEz_I9{ zt2=#7cmT56JbG0G2`maYYK<*~ySIsTeXGR25lW)a56nS+T?o)B+{DO-`J9V zLkS$(;M#Y97XQy4Q`D_m6VW6t%PLWycl!OWtyk|<+|Cv zbpZtcScE+yw4g$*R&fQIh8ZGa#fzva$6Ff>-PT@km>s6ao)2?7o0AxaMT`q>##Jk6 zw-cir6(#*NKgl^t_iy>KY}HP?sz5!F3kDOMhzSWjyojD0B% z4=)N7h3}Wj0HR8F5I)j1!&^UKT-)_7t`iR06ryN@d4Z^oS>g7^g{* zeIB55DWMEUh#_a!~_Q>~O zj@u{?#($I`?;iK^oI?;yFh#R-bb{jN&wi?Mcb1eduRNjL{|fVAJeuv})L>6cZi^ z50_{}5?0%uozS1X!#wf6eGQG8n1f+4Yi-mnPKA;iPhlHfA05fo8#z&rH03Smxt1K5 zf|zjV0gub9KY_0xXU_v1TuWo5~i&7-oJWi{U57y~;qFlj=L zBytFXsV3sc`kaaH@M7CRvK*ew-?Q1J+rPu>IGxL8y^)5_Qh z%W85xN#U}aeDVtvCDzK#_189^G?l<-JgQg*9>cO9bX|9T0?LP?!*pUf(X9vXvwZ2oY?)5jw_D1%k`UW@W1_@%WU&C}DZDc`2F{vPPM($pJvLRk^ zSmPAxp5?l~Ja@&@6a%c)nO?kR%g2l|TFx#Tu{D%p`+dmvrv8cV;w&Sqtg~EE^SbID z<_b=3bUpgt^^j`G1_c@XS-e&k0?#CJ8-qMfNgN4}RfWiz9cBGlFR7M#ku^;@5XGqy zi&2zt zR^(3KKA7#f2djMa3s3?vZ#n3jv62EBfI83SFS?eB9tjh21Ce%JVz!et*t#2C8kF3IC8j9@}v;iIW>!20f_+E2(woTB$T0wKr*m7#&>R;mKE3(pL9; zoOYT+x8x2hKeXr-z6XF-NMw;A#mvM0QQrDx;kuq)_IUsAF6+N5;L8`CB9Sqt9WjJ} zm$&N$nXmlObu+ro zqrx^|u7W5VVIfWoE#%NJHa7z0m5L=&<*5P-VzJY{WKJffRCSMqof|=p^JpFbQ6pxR z3TlCxL`}hS3eXysU0Z(iMcr?`5(%*Yo9A_W;viks)&zSosu7B5QYd92YyojY8>utf zbtBY>Ac`Uyz#MMW3KScVx`EBPhO4N{0*?vd znQ8pu0DvfTr5WTEeqP|JW2vgJqzm=4F}YZ>KcDo7{s{!XfUqjKCe=}@Er#_L|DN<` zogC7vP{!Le-|;J5CMsha2QCo0{yZ9{`C&(lct zl4D)Y`{C+FLyj8X+mcSG{$}T2%|Ol= zUIgCqyP@7S?n&V{({I$ zN(My(GUsgA3yLre29nkC1Z%-O1A>TtPNI#}!Gm*!?;s<}j1F26pl)s^OVpFyKZm^c zy&PB;!?H>XNjSv-!@mlqYmNi?D=jlihc*C`?Wa~t$oBtIkmC_Ci2Rg?wS%an&0Q}n zAJy%%`dt2zz|4kP`xJir%~Qie^M?&1;O2Ou@Z`>~bXIQqMiGb|P}V;()hkTIgfr&{ zg36ORW@b(;qbD)}GX8vvY+=3ATCrOA++mK-hW$q3*9v)_Mud&E1BpFGa7Z1Frn%gzp+=J^m|p-B1WI zpDFsG^bSwylV~Eq-annIH~}D3g|vD+AYXp42(!U;ymJ%R#JNwJotGbAUhGd!n?=7U zOOdvHQ!%UDF~0r;Adh0)7mL|GlE3Y1T;T6OSL~xpvbMKNw+T91@j_)F#}0|c!7K7e z5%dRJkOrx-?Jh9xqO3JfvZ9FABSW8WKXy(QB4_G)aD@#Nt9w>qk%ogo{$?=YZwf`M z|3+d4VI25+EhS-Gopf8Ma9_gSLh<21mZ$$@ei-+PVF0IDG^Ij<_1=(Bx^QI|Et?+s z5#YmZD#~FleH_97kCINDcVu5$VG+$MUf(QUGrc%d*)==O^ABJuK5r31TGuCgE6o(= zYw=Og=faBFVX}Fo#PNO+d+uH+S{f8cl&2qLUTfxSQ_x*DfekqkSJkAvS%0@j!%*v9 zg4Tr%MwVuPp-XU}Y!FBLvq<_U_!`ZIHRBe+n#shO^1EA13lK*4kVErZdD1j*RR%( z&c3t}kZy+0g*dr2wlzu-l{14COj^oMmKyC_om|A0r_=fb9r?Q!&#cFY841IvGpyBU z8YT&$76)v&!TU&*#$700ZkNR?q^WL1cVffY$R5s)dReH7r6#N+WlnC}mV9Crpsu<- zJ~)>e!S5UGF|eLwLyDf-@yI{cC{(H1LT${~z2Io9^sz-V4Sda;(!A$I%7){9W``K8 zE-i@uUYcw|)}M0;T6u;G#!0R5f+?yCGD$8NSn?$*fO|bu6#ca{S%xG8<^`{o{fE{e&Be$brw62t zP5M&mbHM9h?)_@`Jc^VG!~6AQ1(H> zVDDq&0!Z=3km*47q4abVNd|;r3(U}@DALk}M3Vb@-s!eL`)g#TT{?_fn8QHe@W$nt zJ<(qa6R&V5pD~Sn)6kwQ=NnJ5((O?jmUueDt>@ZRXQ9^y1QC{&54n|SrY^jXUPv~Z z&U`^WZm=f^Z97#cIPT&b`C8f3Vtz42<1_omK-T%ec%vHstuMnx!Td z5edG$ZQqHnWtic@Bk0W^$CtjDsWVYw_{*_1^y?|JKW;<_OEynzJCk{1V(6lX^hc8nzfl^vSi(^>Hb8) zps|&(b{o2F3;gW$o(WN?#YZcz%VK7Z$OP-yzlnF=Gkw|ae}@;;e_a*p+7{PY4N6Uh zGq@M!IQD(xZi~EVc#JD^-dmh|{{HM_tKePThHM3u5Orm0BdW-Q2ij&owoH zCD~9-2IWW;a(S8yO%MO=t-Xnt?PUbqjuoZ^m8#mCEXvzeNQ2hX5gcE$f&EjtIZ=Rx zNp~oWvkNK0mN9Ltij$+_evc>j!{7OI#;;d7kaw-xto)dx-ILt(wbFcx87?~?EKOOM zdzXh{w5V0Ss`sZzJ*<+U>YOwaq6iCDo$l{$*Zp`Zla>LztJ!R=SgARO0L5Y4Z<{hY zQ>%J~sbjEP9DO?5!q1wei*p;OS0Q$J{d4D{NSV(g)F`j=G%im7{@0vls!;=GMLvka zDtt_y@r;&-6i<_m&i`IfPtJXi1_{%To>|DYu}O?2^JG*a6!N`p5k=dr3|#u-0m1nj zY0$nJ#zdm(gREuCebmNI)`ho2?^3Ni%1l_Q%930ViK>j51oUL5oGp!DXzZ4f`w8zayyZo*f%}PWl%<=Cc712sm>~|VprkzCRSNVSlnw*@#|2T?rO9c8 z0;H8p7)jX9!bW8)oS+dZitZfJJ(RqlpPQ227TYqj@AOLp37f>S11Ux3nU%A+T`sE` z)t8Y5S$@h2OMx9{i+@e4Fg6ORjA<5~$Jt%c*-5XHFV5+w^-FQz_2YgZ(`Aa`a?^Y{ z6TJ4?N0iKV&#WmL;@WYHFSf37=+LPC2OEq*AR$HinLk(k7 z3|id{^@qrr+3Z$vgPfHRf^VokL9!+T;Q1uMnCJ9oBxo%wPL@p#8Y89Mu7{Wj`&cls z4&x=DB3lrX8x3#(U29mi*w;1RlSeP3dQgZf#ZfJ-tlpyL84Cd>@8@WXui_TH%B|e| z?YG{oRfsaaAjcb(ss4-PRSaO}EqKB;A}p=^pLVQ*lCD9<9POp(tv#<1zr-m5zdDrZ zpIT&(as3vdW7!h0EX;ztR+suWVm!!P%IAw&gmdTV;ZpFxy{zU}LD76LI$o7XJG%eI zl_+E@&}r56_~Gmr^`RIhonm`*Z;|s=hg6b}u>&jUMsbPbWYcFHBdx=x1iqo^Di^QV zpyD400VRfEOAMIIwhTZa1&LN6ipQ{zVry-c^8Zgy4&dW$|MeBcabr+^Luy%TQ5;mz zUy|fPB%IO!faOSvbzvNaboZ&fyOvvqZ0jJ4km8e5py1FUkOeHRtzoxCg4I(WabmNk zd~SOga8lIx+5+s)d+aHK0IPl>^RuMJReKW}S01ReJ{9~N_gsABE@Z5=X?F%WV){X# z_56zwE%y2uVLKUSd>oDd!m}ck(UKkbnG@(*S(Zp^MpB$Q5{#2PKoUBpbQXJ=ItXe4 zX?x!a6s_tZxB`qimeeN_J~GeFCjwOj6no^lPo<4t1aA~slJ6#(rTqqdD^-E~gA=LV?484|NDx`h{Bja{-|^V7@}GpP|phdPE!%QhQ2 zvGLm~+v*>Oj~)8Y-rMNSf)2(OD2=Q{K}fR4AZ^k+AUAQsi&2YsDhZvE-F%9vRvtGDL8bqR#i+va) zG?LRf5xJezhr&@ip|K!G?6)&AJAV{bhd5z2w%{2JU^L|8T|k4t-qOu7%Xu(dgIIye zc->A!e;;a82EpXU-azt%{m8F5HNm+4i3E|VsOF*UfZsCM(qN2-0hNz*!PE4@l@<`6 zSz2e0Rkm+O{filgKiFPx^q(dp8psjYwVoD(g+-y&Z?`fgn8b17Hl$o`Y8m<51A-#V8XzS z1DkuXMwhK+Y!NKwX{-?1{38NFV_yJ2P>#4!KtMKulV{i~$n+n>D~pUWJBbza*Jm;e zLwk=O>b{jx$8gr2XVMHWz1rs8%)NG3vIjeL3kY}b_xl^D)_3&0cO?~EP)Q%({UMa^ z>tUg;u17;o<2?uS^ar15jg-N0jBi2C*94s$+{RIb?;UZ-+hW(Z&tVnZ;pF$@YmuJL zX&0$a%-K>!*ITsgELl;^`{8HZ!{nxE$I2&`9?XJR+r#(Aw%6yY&%?XX=ULnL!;&6n zo>CvCfgEW9Z9TtF-=N?u3*};E6A!f>e;1dtW-w&C_oJ_Fk<`-6duC5E4&ME-2m|vV zq*0f+(`(spYQ@|56eV_h6dBx=I^F0F-w(j&wL1e1lFj-9KeD}{AHF53dsYv&5<4&C z;$CnDsTQVxn8I7D1_caLH1VD5W4Urak!9C(lGzOK0>RS7Q#A_JpROM41lFk{ltJaV z!sA<77;#8bQy{yFLh(8gf2T+@SQ`hqJC!BSe#mT)iCFxhOcpSF%j{i5*kS?&Z4yp$ z2axjUhh?J8goD`Za5PJPes=C(Hdu^7E@$~y z#1}rcf<9MD@i)`K?iW71q*9RHs_dL5ZXhaIjkHvc6AoMKHW`hK;~hx&zT4zXuf*d? z)(Xeq_7X^>8w6UXiK%Z7wIBR}qDcl|O2-}gF{-bQ52Y!#t%3Phd9W-&nZtkC3={to z?c8vnos+ElZhu%4I+E^u&D?T;(gO3VHDx`YtoEjJl~QVK!fXTO67Y(p1T#8wQ{m+D zR)Nn{-cKik=Of|G{Id<~BrvWEuXcBpc58cn5?90u>aH}Sn^y)}tI$U*6Bu-Xh9ub3 z>R%Mf(rwLw++`L+;4VMHv*Vra9?kov%*{iXl67W~bfxTir%9z_%7~ZI{zle%BtOCF83W+L~tn@|djc={5$r*wu*bnmyFS z`-=_}Xx5e_2FQR9M{5q(r zJ8-sKq`QXgTF0?xI^5V_!ziI+ht>^&Xq0M}v}um94V$!nnA9hA*I~4DjkyD%u$zb+a4UG234)g?@9iH`jp2uu8FR>;o-#_=2H^;N=W8F`Yil?j;EH?tl8?> zkf6m^_=4*Vb8)o}-`(C;{r;3>>4PO1j%EAijR{{bmr)mx>bQa0Bj19*Ep`$M;U#RU z70C&YIc~pMyEod(L3Q7!UADjDbl9PZFbi^$%_N%cbwOFsVQ=O(FNPlBuQQo?=7uK1 zAk)%NASuoA4$QWiXa+zFPHS%p%W8!EQv+3f!Za3GwF^A z)8@V2vkqFLGB-DKvmPBVccm!TO{r?=^dP>H)I`_zstl<0eJoZ$6X&m(bM7p$^zP2D!I zULH16E3&6kmKku_;#3pLz*>Zi!S#ivQPb5jU|ENSBNX0f-rPARo*r5tA+JAIU`|kp zw=h`?z^Zdk3JSM_npGMy;ln1JK%?>eHpCOjPB>xPPCHUb|Jp<-LS$_lYs z|4}5cG-TYo#WcXzhK&Sat~dWXV|@0B?@96b9y2A_;T?tUk9*eMN8p1>>+sM~_Jshg z@W#8qG1{UKMt`3#>PAp9y^Uj7G!l+2SE%M!y~H*%8%u+GsX-*)L@vu@CgX^$leiu7 z2YOSF2g91a`1Ozt65DFGO{5HeH&OfL@Uf&rcU=Dl*Q9NojHRu%n*cWNt|3@%dO=o*uK4YtoV<4ybTrGagUy^yRaz9hF%si;0XPtBp~nC>+XOM)!UH^TVPe-hpc4 z9BMzsAkYPU@~@fQX%s#)U&K8kd=QRa?0D`32zvzU3ka%dl_LyXVwB>>y~x4_<)(fx zacwaPcGF}5#Jk@y-DTU$oz2N!gaq3pFK+*qg4+az!J}zdr$d)43&-!=Mq`6rDkXf8!%b4vD0bm!e9zbnN((Fn50(oB^eR%YB8nW#akBBJ~CVDVPr z`pZ*%f@(%WRDiiPC~rykH@DL!KPaeRXfc4lu}`=-ZqH`&k^a3kp;Xzb!@vIESo-HC zrlFQ}0#F@HHy8JoIoSF$FH7E`T=xhh)lpt;P2f9sK06bzg>Sv0zg2UFJ9O-kdTG1c zJ_r^x*23V&U;DWdo5Ce>+mcfiWw>1`ydldRm@>@hu8S0eiRbsRk!}$st5l~M`b(qTW%A$-{Drbz z(UOyj@L@n6aHDd#A`^+W*E1@*yF|AJb#c2Ce+jQjnV&R)x^~p5yex-cQ2~6Ya)@SN z9O5O`kZ^eeXvQgi?GXIT5|@b%OppnC1>KyicYJ_xAVCo|2+-*V_46v~lMroqRxxyB z^mb-)JH<0cZBF^E%-BPe0pXIy50fcQrB1w3k{^M^t;m^OE4F`5$kxMa!9k-!J@#q_ zv8KPwsGXuzj*w({)u;&rp+B$s0Pr{=D=4V}4m^LOq3RZ24-Wu&4NgsL0<%DwksLcS zUV|y>H>R9l(*V}Kg<8s+R>1hXdo5xTFG*jzx)1u_=!9$q>f+AHeu#8$@_-KYK^0~) z6|K=i76>Y+BFlndelg0FYUHYfkm$J9p;Lx)q8E8bc^ey9H>1{fBADRpgrZT$Yh(fk z6)@)^r#XQbB{cKjT(s{{?=3g%YMW>1Y%NaQ(hgNx9}?t%*aO^KmcP7SSN1J@KW z#J>$7XPugv>Js}3qxhi=QdBpwCL>FZQZvCtx82{8v*&b`b|yjirrE&i z=Y9W0N)-8@d`>6rn*pSU1qI)+A+-jLGA?S+-tB+-SwMgF>!xaRH7Qi1gc))6GTn-X z_idnoS<|M@I^;aq4g@vn%KZ&ghK{x2S9BTrd2O)T;-jx!;PoQ}039IXd1*PJ!DH1`&aZNRb3L9NJ;PET|r!RBA zyn|Hi`dI|Qw$a{GX?)l)Orn$+JKacR#PqODagWr;SD+-yG4AQ<;ax| zvQ!3tGNXa3$yEU8IiL-ow+L*^)9yshf;Js05#q`P*=R+1p#DRCW#lkF@i=EO^TGhZ z2n2@YUSmOM!3Nf5fQ&Vq6?7O{ju2u(TT_-GjYz+6ghZf}4s}>u@A+TLstuLRn3b^& zM-XYJNP>XXHK`Vbx12ynZQ$`o+Jm{=$pJy+Mxd29>I zC+S9-Vz6gRUb@yJo0B}sMKKasIK+kR#~G9ajjJCXO4>xm-BYD)&ilU|VGp$3#irfO zPUG@M;5XkMz&qfoRSoJxB@?g>k&H>%r4%1i)j=a2gx+*USoU; zKjfbQuksbwiz$=)m~%*7!rqaT!v=*)Po=a?23isS8mv7_0xE-8m;J3x54TLt-lO2t zi_;y+L-riUO7kCw$u{Iz#s!WwNnDMa($+e3Jx14X9C3E6rl_OitJF?@K8m5;qXSf} zNDd9opm6E~DuA9(cB>>E#2WcJcD^TmKeIA)tVgXa8rHT=y|$T7erH@>m^t%!JaFQA zRAzU1m|)BFWgCcuR+chvo=Hl-9H0_RAZcY{^42KEoHDYxTRekkr)0NZ%f&DU6Q@*8 z5~LY6Brc~Cl&2y8c_6{kl7uco@GYr5(d2yUc5>bomrCs}O3Nfd4oEMbv(La)V98l<>bXfA>&ZJ5)jQhq3Ki4WIVgao;5 z;J1XF7hlMkXes%SN?HmJmn9tn>}^^I>V}cxQra*!_8{ER=MAW#RYN2xF6p>A(}=<4{p) zl5?A`Ozm-)MP#?W(`2^~_hawvH?9vbGRV%y#*o^~T{wh7#Tl>W90G@#N{bIX#=U{s^_aj6Ac&$ zR9e*-{!M_`Km9*;!pf#|3?`D9%n{Qux?)`0m-uISMb7vv4Mww+aRPyEOM%M-tb=#( zJW{d`Qcq6D?Z}11jm@x-`qCrM8fy(L+Y`r z=<}$;*5Ua3UQDels^@W1itjy6?Qap0FU$Q%w_f#88QOVOozpSeo61hlSIFIG^_!Y$ z_r0XEreQXGMv%@Qh3nq;V91ZYgq-i=qi)w?OxLl!*kt77dbWM+HAZL-08Z9lXZ96E(726#b3M!^JRM5+Er{R z^EpCKi&`swdE}c25+W$^5~a!17&3`HX!O-wrk1K(9iLIBw+~KV9*8)sQH`V5z7)p? zk^)auU%z`+wrz^Wl9p;v3^(%V=kc2)*DA!CNJuY0i{t6rEwDz;3eL=2pK>da~Dik?ba>vK_w3&q0G{Hqv)XR*+O9-xqEWSrZPr0R|$PC*U>%A%Sthy$8`HF zmN_*WtDGHpKa*`@ip{jlj^STF#$Sa$;1RIUdgcqOQ30 zzI*?yTBkfjR4=Y-y8Zl+!y$cA;S~lY+0XA9oYjn_O(xEO740N5*Z7CBAa#GV)oLD7 zJ_X@ec-wXRzFD>EaRB5Ps)JNFz?Nwwa-CLq>8%zy5MeC_nx>MArm`;yven zRz08{6_(EmzcIl=4vJ5;n5(I##bgUP7joI;@Z;}$0`Y!sa(`j@|lJN14hl=mQ zA-GLH&A)#>Vax;pApenbnTJJRRSW`;Le!`rZP03hk`6li($z6>1o#ECK>fZ?>Go{N z^K+U-R9tkpx$7TOp>W+_+H|2RFV4NOu!MNr)Qah;0F^J2^xF2~zSPx8+NyL_*ne!$ z+`7HmwdwZstLtq8INs2I`Zz()@iO9){>ei*J%2j8okKVVVb+mL0F({14RcXt#cfQb z@L8O)I_9*e>9rPM+IQnPuD=YgkfRzLB$^bkHYt>SU+bZNg?4{?V{G>}I<#?UuRoM4 zF5bz0rL6dGG*jjNgsTW;3w&i|9tN0`kT_lJ8VNr>zq8NJ9fN73v2Y>a`SGP~Zs z;5YlohHvl&WBbQYe))XR)xi69BI1>`%WQhlK{B<=X14C#^O==EtzD{YEb>XMwyE%5 zQXlqsM`TF_FIdkV>?XmOYYp3g*aYPB^~e;@aV5;J{+P*kFX9j#yJ}5HQ^eJ#@r^an z_(bqr&WL%ciMi$;_0fvSpYo{9r!JV8XcbG)Dog@@)t)$VBc2)AW>YH?x3WO@FzxMR zOe?8PnOo^Gg_l!Z^&ayn+Arohv#z8@yD8-#^afOO&t@S_v^v+Yi0AR)QXbAl`?B#Z z(PkYbcXqUSQ3F`Nwm#nxyDsuum=OJt;#qwrs<3;?b{V*vLrd)^2<3OWw{!%~PN~(Kg=E@QCXB6}?H<_fK*8 z8r;Difvf%di|Z>6S*!cuRjl7kqHyGu;&Do)CF zJVj;mzzy#gIXTU{Kmt1>Sru$D<~mA{vP$5Em=e(q)^*IwXW(f%-rUZxfPm)vXXJK58px@?u8 z+YOl4MGx{L|M`;nr(pd?oOXQPYmeH)U-Gq#O0JE3Oo;V3)%aGwBhMJ&$-rOxFT+uS z<-Qiaqi40caz%|9uk_#Nqd)t+37DR2&gSnIN<2j9}vpYiU zM+d`5G8e-_N_FU`V5j}FYbu-P+~(!KMw_i=WO8*&$O(+KU}g=vn;j0dbGuED8i-rU zMAM*|fwuN;CFbuNpV`!Np=?e@|27((gW7%o^Hiw7-#slaiP0b%VH9O7o zxYiCaC3o09jDEJF%f0x48jH~44ww%9b2f(1fi4q1qRiDdHo5xi;xVJXx(AB+9Nkbq z*%n~N4*F-|>_#|<8|P<#nOr6JBJS?{d;C^BDZaW^iFavOxxx((;#Gf%ar9FEtXg_& z{Nviq?HltAROMG%hkaNNd!yxzeDR8^@BHJ4ebWIAaYyr_giaso)Mh(6hs*O(p5YFU z@ye9GaRE_CHe(@V}^GD#FwfCom&P?iRrg2wO=Xyn4RNau@Q@?9uK|JF|iWH?>O(R}++xGRQ}vO2Jt zRVGw;wPCHbt7ffUY|R)uTc6b39p@c+n^UrGRI!pCXYQ;WJ6P0C-kdp*v#5U=OzX>H z?SxsI@5l~O*Ms(}S~q-xqNa11U@(QB*+__GK0LHtvVzv8q8_Q0`jXctNoKhO-Wf`A zH}+rEvwILsm=Yzxi0v_tel9RJNE8~|#BbIqZA}LUTG>7>f%p1;^N{Wv3oXW*X zRqg9|`htgot~?0s4K9+4_pOK9Mo7()A1a~9mR8BZs-Y5WO0rUU!MSJlXs(X**2l!@1*@JtB zAi=k1e`(z7ZB&$yUwbfBE*3+_Q{D_K72pJwU-sl9AJJ;1`U1A%%FKYCyB|bembF?tw{386C)K^NS}3 z>^nUl-|-JhxsuaJ=uMPT0}T&gEsQ~6hiD6ec6YD77b@HDTrYRQsy^oaG4@DzM}?mE zA*bR}(<{fP06=D2j$aXaf;dFnRNAbd%b#b^=6!QD+Ivxf9CY*~Ytgdr9EP}e2{&v_GM2{>~i3kTz`0dm_0 zUyq+s9i#Z-TV-M)=TQD|c!TWtr2!3i+4``r9<;uE9K)H#x?Os6iwQS^vc?1erKDYC zbM}(mD}-!A*jFK=ew4`-d9cUGZ^eI{`?aG`wUK)|_^EkktXMl7gmW>>v{ zx`s2OiCW?H$6%nW?l+=3$EL!*iYc`sOs>ELjIkEbAb+Z}puiLs`Ps?T_5=-?KC?&= z-^4fjpr+RiC{CG*u?-7IpwN@!r6gs&3c@5<=XMqeFJdNfR;TlkL!IcelO4L9Nwgq+ zGU?m*)*^k$B7`fQCUFecVF?Tj!>DZi3rP<5a`cS6Gk#B%x+aT15I;g-F*%;p;xhsd zfnwJka$m^@%Q~4M?9m$k%*}&XJI~~bzAE2}@VlQ8k_5e4fYDeV86}8v2K!5vGAyj{ zO5f0g4gR4#Kai`A4*i3UnjaU}nmpee*Nt2-4VFv2GtDS54W2)iOu$duY{v_{w7&VOxzpBm+skC%k zchYuUe`C-OIapcch|twR;(-_ig38s=GNcfn!^mQoQFqVY&orNgp_MpJin6pk3*$2j z3DD;=-nlhiGsSBy z$2Z;Wl~871g4+vZUY@|0f6U0a#*RBN;;!sp#EG2AYf_dNHM%0s?PWN-8I}v1jZ;7) z&N#WYh zdkk$W!~z1=!nN+m`Xqr2kw>yKKaoMHA7*luo`N8>V-}Z;nn>LT!J%v=Ug(nHpF?KB-l-lhn@62L*ERlSJ2+q?9Bf!@T;{Ljba!PQwpi`WsOo)6s|dIK>4B@E$?_jdre zjHZgrq{#I_{E0Xvtm^gA9Bigtq{t{~Lm@~3h?gvgwPB!cPAR@Jg~{v=8w}P(<>Y47 z)B2TTp-pT*e7q_bX**{SbpK;4ipmE2%s9{e8<&9wlcU#_vH1%o0%s%#j*<|*8=OQL zqqt-+J4X;@qX7vd?~3VHvcu z%P;=4GK>QxYCQLW(`@^!OiP1*!*sPelf@4-k&AYaQ*_a2ik-lJ{q6-D!O+P0O53y6 ziftOR7jhw10NIN^_VI~WVAkGf>Hu%7B1dqx|;rF}&H?Y#Xj*|N&CJKPBqNf(%(-grglOCj53nD25LVR#U z`9|JAMCo3X^t&r&ezA{Cc(cxoE*qf})`=VVb$=bI$$b`c4XZS4Lhv4PlRh(@Tc);# zH@vGM&nyZIm2q9==jXP=L*xirWR0;&e9G-4h%92OL4epl5p91-TH?bwmPhX{yqX^6 z8Uy)Cc091s$V{2|a0JP)KZwNqDGu`M#Qn(k_a|zP*MY&xG-4G zU$Q~%+p}f+PMvZkM^!DB)pik&Yh(Q?APkt){(p%2#^}tNVCzh5+qP{xnb@{%+nCsz z*v=E%&cwED>&tuZUF-W@tGZ8h^*O7~?&`h06YeR=t_4Ixu}b$IpS5oMpC(9bijlvX z+u6P47bZ4`i|HWr0TJOq6b)(G+=%z6i1auEq=dwX)qbh9)mP7``T#GAQqb>0yba0? z#GpN`z7b~%A2_<+qTa8X2ImSUy=l*{hhZ&&tkw(53SlKyKP`aXDRGpJ-pYTxu)sh- zKtEbN3O`E2rqc@{0SnugofEs*Z^gY-elMY!xMeD%|&8Mj8dyh(JEfOS5%J|o+ zFb)W&Q*cMG_TLseZ7*2f0^wE4tQ{*w4e4wkLJ%NQ7Dx?u2sc|PNlL>o*6WF@Au~6H ztZ(?x7XTBFA!H03*kYjVdB7xB^zub+mM7~E8|7uLefkf+g!0Dw#PQ`Q{(9{G6&?sB zzw?pj`t8C#+xx&yK)z%7wLHh=vY`vXs=U$l#D=fdJ`I0s=g9C)<|;74|IGVu-uL}k zgtYrH^eTzx(^n^le|hO8|9B5U{)Y&@R4B3UxC~O_7-qg8+0;qwZwcKQDF6_{QG)#K zX+GVckE0A~NbUv=MS{%dK+A^*mA0dz{iw|vwx6u?DK`#=kafqGjOUeoc_)MMIln+EAs#J}w`=c|RY*F}Gtl_PV6aGys=Dk+gG<&tt7v zo@tlap}gh7>Q<-pG7n>WbC+XWS9|9bT4Kj&?|Y9=L;m{alGjud0;4)N$nHxq%T&w$ zO%1BcMo;YSv5rEoW5*(WM`{pvI9U!xgAzSNkCh2dqhf#5?je(ItYfLPc)wTpE^`g^ z&*TK>&R1stp=vS=nQuQb?owvknpT-2Ly9wYTTmK`F(w6@BRCO&KW8ybp+NC>`h~`U z70*EnsWOQyqlppx{v&y4F^OimnuhAwdT&{feF|gjjU7sfc>2!R&+Ha*p^sVRUgvhy z)vNO!=Ppxf#W8kDq^1v5u;#Xe_ZrVo88cuv+AykqAF^*!H#+oFb9n!({;mF^(rz$hDXKn29W|FHjcvy?4 z=dJQbJej6fji^?L+puu)j zR2*sdW-EyaNi%F&p@L&xd!c+BZA30{w>B&z4DI_Z4wFWV`>A4-V z1eU+ftf{Fs8b|d_MDvbfLTWJ(e)(6crKdu zpX~v3==eK63~0Gdy?X8-{zSx-^v$^U(W832b}4F&XV?XK zR4bQ&4XTa-<1v|Y!G7X(DtMmWhWGqVb)6PVJ}LMb{mJv?vQW{(kNJ0 zZJo&E!Rr5R#c~I;Y$f+?B&-c0=!Oo5LpkNeyi%Ozp9n7xr4^e_%+0V_miU{eUmC%~ zHk6d?N(|)3nA}q}+q;AS7ufFWEbwc~>{x3O&Ftm&XY49i{v7Yo%z94FU=Jbcl-PfYMefu@xSIk zSCLpkA6W8$Yt>fI&p+J$8hPP(Z$o@*4J_6WWZuHjqNbKBdR(QYQ; zwr|;nP<4wb|7h>o;w<(%n=}Ld3HX<5J7WcoT+Y-kpN-XS&6P7Whu;5TkcjW;a$U!* zS|wG$+?qMc9q#UzXyfayYgDyqbPkp6w8jvK`A(RPTmO6eqq|8uIal;CAOCGjx4JNK zt;8e=bcMI(NkTUfT26BNXX3$N<>3KgpxuS3?3dPAi4R!~(gzTX|3U z-nufp2^=@WV7CeOJ@*Ge{)}KWF(`NoU)eUesco0-+LKK_gHZ-EWbX_1#r205w;>ge zkwvvv+qmzYj8u~9+`A&cp3+E3(~X>M_z^*f7R4onk9Upizlp4jh-1E2yIph7`KL!N zKRE3ZEJOQF`-L9DDTzyTjuJXW>c0agP#IHK$yTiTsOWKIHuY(Pfd0<;g&S}#8A?Qq zQufVwn#>C-rSYZ=QkA7g_EP9{zZpzB$Qt*;3n)O{JV<5dX_|A54+OeCE5Lo7l0tQp;U^srXg#X8vR3O za8&6aQ_FkiM!UVazwJr(u~j_xfD?x|xya8j@hPuW^oJzWnU3c+nh<5OZ$T3NH?j3a zNHwWd0PA=Yv2*!tmLpw8^!5B0!1~$`{qiL_KXM4!3|k5(dQ8IFfg{Oa7M7$-!pS=Q zTkYIs&yKaRf(%J2U5QWyCKC~*yC~}XwQ@EoO+l4CK$$%jTqR}D5UP=p%EeE?mh|kw zgvrpvicN_4Z*FV_bFyz?mx`%ldMFVYO1Q7BX;t`?qjiE*hG$py_5&ivTTch z=KLe2lvqPgn^Vu7_}?$8{$DqZ|)PSqkKsK!LnwYA0SA#i#@ zis*d|PQxnVL|Li{;Ut^0$U$T?PAO;r7kV4%h#GGQrW>!9MTOMQ9?*Sw>@_aiiAM!`Wr7pwp(`HyB2JwIjjTv);)65q$d;#g!0pW{j3w~vAi z)KARYQUnJYM3&8rvLy>UQqvK_NDhI>Ek<9Z+g+)fWuYW=H2oo@QhX_>HL$`V@9g`( zj4 z{@zqlLyIJl`bAM;RCI_!G-!i`sOGWA#zPItSIijNNSS^!hPH=N{9~H#Z4^u$rJBQJ zgdHucsNY=6bIfX5pw|tjU2HvHGTQq6P=oF-fVTu<{%_FB00n>wUQ$De2>qcX3<~oY zbOj~L-@0IPNBWIMKFo3tL#*@@Db`z=@9n;Mpsv3*D%j*ARpVBK3QBbh|DuOAZDk}T zLg_#63tKtym@aQwq-HjTw&vPj{^X-alOHC7NDB7-UXD?wK)M-Hh+;d%_t@F#OV*pH zuD2Gh;%cTwVp6oAG(s&&H;Yp|QFc`0^W~wFG&f>2SP}ul(|b=Jq~`NTZ=ln@rw{m?79!AO zSebS2aI|&nFOgzJbZtOIW?}wQbLvEjOEajk8J!ByE=Uykjmdf@Fcs?pc5KNwDi;}e znzhI2>^qQoRWWogQ>2Vk)Jhsi1gR3CYM7;OB%L6rUG?)S&5VI`)euZ?6uo=$oK%I> zF)H1nroB-e>i)S9vQjm@LhIZI3d^daql{%+&k{zpM^;b$&Ba=|!1O^Dg56$s^me{l ziZ=-6U^Z}#LOL1+UDqC_E*d=A=F>B=lY`ah7=XZc5pskMiaj|?xD5h;28pVx9`U@d z+gCVne577R&*fcNHLMl7SBw5>LSOOd{_0F$-zM8?a1tTgwzgV;X_pD8EEyeQ0%;p2t}pIUrh>`d6xb8Y_h} z6!ciH@~nWuu5!k#oIL6^CMlD%W(5X_GB>Bs)Nm0It|7xj5v^~=+1q~Xr+XrJT8Yux zdJhl^YcaGnF-E39lL5Dm92$nwM)sf;=eDytt;T3$yC-OD1Q}Zl9F!sq28IS7srt9l zd(ZZ9B{^~kcNproRWnX38+k>RlkY~;0k_Q=g;T3MD)m}f0PGc zYR>hcf47@ejBLj=44x0ZKOyOU0TCB8(f|k81K9!l#`mVlJx!xmVqAp6WqUz_9D^G& zJ2p6+-%XG)DE6*iKDQK5e+z-$Yg5s}B@mhJR2f-MU}^`~3c;%O*>+TG7Dl4%!vg&v zK3G^FWt_nyW?(76@Sr|ysf%kIEl8T(JqgMqs5$ev<&(7yb7s%8Qu}w+t?> zj7uLISsUx$yt1_PHum9PMP{$Qac|sx0w>p4A3fU-nR1=Mjm1l{!q^U?r%NxpYh9ZQ=m&O~N*G6zSus3#D}~-D1tRrbE*KcjD=0jQ z?x+U46+>MjTUx8K;GlBw;X^|sxV1sSX2D+w)@}_tGd%A$~rwuODj&8^&RE^|AVLQ>7KLLaRbMoRViY(b=}u+<#} zjk4kv%Eolc)Ylc`DACB4RUB6(d$L-i+J`#C3|$pX$bWJ4&5J-ZrfW&bwIsk8T`<#j zQT#2gTRd4sim)OIrah<}S(EJ6Hn4(3ODoaw9R<%cldY*KV886@4`r=}N>f@e%pib< zBofEYkenbt4yyU`z2gdsF-RaIzm-{JYEjs3y<ZJ7?-Kfe@XlUlJ`7G+T=f7T$hz#%SX<z2uXQtIqAI=u5enhm|>q#VKEB&yF%GCxuDdDh{`KNX*STbt*T zpR%K)$)$TOKn++;A#`3U$yT@wP7{~HKjB%&8YYV-*HKT0^`S~~Z+7hIT<~s^6vc~D zsOq5{orcVjGXlBS_v3nA)9VlgBw+woX?1EW2vE#bC_`!{QNxU{K(&$pS3qfeL`KWt zINJ~d6sDfA)Jsu9k`qsgpwq7IQ-w+Nbl?+XTw!mlm*NGdJsVP)YdW2R5O`b(rQ|9! z%0YpU0Rfi6D^o*5oF5b6uGAhB`k|~G)Wbu(5?ngZ{b)A8+x7VC5yF{cEqYvs?_VnkI!9B!AOEha{vFszF_A|=MCN7$q^TpPegZI*7>Z?e8lziC zMuPSA_)m(zSyDDvHPj#xlaPM5Z(?ftzQ*H?ChXQ^g`W-}4-l=;2rLIu8x}g96puV7 z`loC1>gr_gSkWk53i**$Izs!_d=goc{d?#k;xnf2MpPms%sZBE^TcmI6Lf7lSzvZ` zXd!!&ws7x0@}WtzePT3bW2GE2uUp&ETgAU!cMl8Fqe)Wr?`{pI_rL9GqKaxaV}A?j@ipA062GS(bVKD!JzQyCybT_WB~( z8-XM(F}U+{IuZXSw+i>m>jwwbBJ>eRJkq#>Pv1>a+X7VemGYn!h`0lH;P<_1n zSWLk!kN-@y%v~c2Pd!46=umSwA|bCk-Tn6%`hKih`E@LdK+q~*7I6P5nF(r1PC<>A z5q!D7Qqre3cxcIz=U@5GM?p*Lp4%lZIwAp)eJwcW0bz2+^?I1s8HeS7!cF0p0Fl^p zj>%FzSUpM=2hOz}Sp?5tcTA?2_ewO2*4_T3G2^yEGG2Nua=#7J!J9R-1zow~I7qW=0QD5D4vYu%^aO5Nr zohYc3ZQt4M@zK+P%R}A+KEynyMt!C!*Mm3adH>^%dq^SjA(1XFwz&>RxVWR|#rJQ?&&@f@MX0J{ zz;mgqym&cB62m=@Z{Pf&-^*G5)5b;mZZ<`?^~IpQilBc8GX#|K?X~+tr!()xv^PaPa~45i(d1yjJbG`^X5@IP{Ce^{4ec4%BVD7errmxEQ0unrE!c23(w49~7 z6oL~hulS4R<$3z}Uw2baq)^5P9hier$qeAeJx2WUh|H?cKTtx+EJOkW0c$LS#VN}% zqsf8+F@GpG1Y%GHi+;^51{SkMg}al$vg<_YMDn)~!M)Eq9t|c4@Sz|qpCkZ_=o$VY zJTA_Z@uLJy#&zlrMkm)*$enoORISZSn%PphqouOm;%B)lV=b#8e>iRq!6Z7Td{ zOs<3II41+x7a2J}-TreN6F%d3P$)%49?_M=L!Lk?WRf*krlN@T&p794#o+SP`vDf; zZSR_;jfpiCAhat@uBjYJqHIGn1sYLG|Cen*365p`D$vlGr>O(=AX4fRxgb+a}DI&T0{K`DZp|aOi4csa-(aL}0wg$O@_d zmlV6kcL)ONbVrjvbfj! z0hS&z;_7Tz`iDbeqk{KC-9BUcO!`|DGChJg`F(k6>zZ=3$VvL|KDI&QhVggd?|7Yc zhiMDnlgg*#!b1J~Yu8rFjX)Tq(%nS{b??~kx^o=s@9#cWr_H1H@X&^&M4T-0ktLL3 zLSYvubMz@*at9{ctIFFO7J2wIXmp+x96dGSsaM~3<)!?eTUD)uHRY2rzrt<66mWR-F^U*y9YI^Y zRy<<-31v}eovM48f^N8GY64oBi2pJI#;Io|zAy9{U`8)O^f=f`gUKn6@xj93$9Bg0r3v(z@h zo61N$F`=$|x4P622_^zedysG?HcAc2k|abOxpwTg7}8A$HJlSh(aE$}Tp`dxUjNw8 z#KZOY5G;-G|ILebUlTrR1q%PZBsID#eL4H{V$VrTQD5*4wQu* zK+|RuajoRh@a|bju?Tz`gZi{=7kZg6Q3uAN;EZWIlbGDtSql#*0`)6I0nD=fK0+F} z80sWGaNEcfjs~PIfM=wMxIpb&55@P4@V}jOQJmEbWL^+NI;ea{S_+Jv{s4U|xiGOE zAsSE3qu)@JFBoh&OpXnleTeqkpmQigbWCe1D`NHr7Wuz5th zrs#}<*f><8TRIPe^Lj3SAzA%w1_>+G+sE zFHbi&>cVXU?hU0s#yQ+`Hr#cwA_^jnEsNYN*HuwYk6-(nEV-(*BTF9&A@^)GP6gr> zSvb9fJL~?n{&JP3w9T`R;P&cdx(O*sm~mFzSCZ_)RWwgXQKGF|TAmb}HG}jvbGTd}u!(b&b?C1;b8NP6_}t1$f05>&2H%5`v>SE2 z?t3(7yb!O80H~-?!6(Iz6Je_3ZR=hX&Q+@}M&vO~hKrMuG z3EgzGoEC~kg-H2~zZwEw^-dtl_x&!b{WZ@W#HVtE=C`WPxb@EO0FjXuL@Vh)MUbRx z%)*#%>5&>5In{|GTT#4!_P+H$^+;{9iCMu)hR&xasn`b8F6v)K%buU}!GY!TIPW%T zSt%W6+ltg~fPVkts7uB?BKR{8wc*N6VlZt4Dq``Jl@bfXNT6jTj3y2CC|8nF>~A5w zHd!S`)g2p^z<9z_ne96b&%qS)YAeDxF^7c7x+8%?A#$uTW2`jo$+Ss`PPUfwhDs!S z*(*9@zfrRJVQVJ!7MaZPc$k1Ba3F{?Hw{v_Porau)pd};NpwN<9 zK#rjhDTJkLNaj-H_1P`R=5uzyGVubT&zE&gQtL<2j@f%UR*L_RC(f=Vd zBA{gdAv7};V!u=gzKvUYCY2B^B{{V@aqVJh5Fh+nnzw~#chJkxwpl)&35&piA|j@1 zAc0zbZS>0T0GF!UEyJw$d++igGWbC22c4w7pm5SN=$Vr0*6P0pElF1xTrxw$$@%ZZEh^N z%7LDvEq+(fkj+LcYG{^KA0A%C)3sQ2SFGE9k@7Z>Ko}6M<^u7T_kEwjdA(_2V{7$g ze!ej<_+2cIcpjVO$sMiu+kcMJxb*q6Oa(nn-lWmwEodX0youB&p;^-D%m%?-0 zVk)Fk? zj<3B>PV0J|>uVKi|Aw%fgDTjE31_73R&vH!6@t%L;{G_2M|e^W3+kZ$F!*Bm_$yQw zn$zU|bpzA;-0vT19dgoMoTBdykS1f}7JL^A5r(tI$56iGl;u8&R^|g%tAT(X67Gf4#|Ys7%MuBR>z=j(4mC@+9c997gW>g7bbJl|v( zSIyb(Fe-+=t@KE5(X5JK?f=*u8~T{nK#P6`?-9x7bk+7iW+RGIg&Q zF_PFU#26T~cG(goA$U%?J}ts>)uJ>S8wI~rM;Qr^`KOnZrZ;Dd#fyO5aT$}-L6yok zNdr$(BHzjE?BRspySigx{%9+TAFYB+=^;!@aEjYj8-^?^9zx%j(XiY*tfDTmLC!g> z>_I3@)$if+lhyZ?d1EzZ^7Jc-7WGmC7$H&A(9gKKU!2ejlbdc4?NUZ$KZC?SU-+ME zWe#qqymD@}ni0UtMg24N&s-g-j`jF$ZE+G?2uy3NG~9)ezQD6a1|)hkyA|QKK-=8z zUbLhanpB7|eWM-@Am*NLf4H)&s?hUjS1smSRn8SoJM2u}99*qRG@it4;Pjd`?cNM2!W7U2Rlx7Pp@ z@wrdD2-Eh36(>leQ$`a22*)H?!%@N zWo#OF)W=D9CTmeQ_6>o%htU52$tC3|aZ`GVTcRNVyfWR-QfT}PaIKHUOiDo;+}KEDB3AKP)HhbAqa zB|MixrOJ_g3nl8Z76Iu}JO#;!A^RV4J+H?*U0t29mT}HzYd*4@-VBF$_fFazWH!v# zaNY0eHczKbm-_Jt>=ALb@?6yYUU4uc`uk?qrf!F8MAjZ&rif?sh2ItoG21ua$0J4W zSmTUeW#=FM=+1D>pEhs1zqXW{!*)cKbvz!-5sYtvu5L+`@j?;o=1=bj_>wNQG-Eu= zCo`u^NBT$%Pv58=Lqbih2k zUZ;2pH29J39DxiQhgK!DN=71__e*nkQ0ca%pzqFC0V6L60<{}SU1NM_GSx~^g91Z} z7G%>Lt0)+~D>%4X35;TSTpMZB_q3bFlAm2%9J9em7WR2^Y{7i%jP%dmCa&wf{pa^Y z*;9A=noRIk5@SUnp^e3p)P_mTr5RYG0#h5-h40f7cUW>8XI%;2ym{U~K zg8ji)co2_Q>`8z{H@nlk>wQ5Cii!&OcuI6Q)hgcsHnWLaBGB*lxMSdszA1%((8Wxg zR&SFWQ5bB(K!!m?&q?IJC+>=Bt45zYOKy4x7S(n|3)L#Zzl5g?8be5}ci_3Sf6){3 zb9bm-p6~<-sNzyv6kY`vg; zq{(RKv<@kn2Jp66wCrX16=If$zE+s@o^sGMFW2bgT1Qexbak}6sRjJ2*g zp*ZEWMbW1#C_6ciP1x(V!ksozpCtjS0}DaUMuXSy9tjgc;Qd=%$r^L;yq@%BImd&T`$!n|iUL=^2;!)-x~ z=|K248ltT2hF;agylSYgaC{sZVp_rc{OJ;~I*8(bb6q2hRScP<%or@1ldlYtsV5AC z`M2X)4}8W_q*g%2lVQM3MU}mZeouI0**M6_(7kv9Xh6zrc)@&mw-j(NvPM^2PkBs_Hc_7f(?iO{Kwk1WDotNAHp1U53YfEV%UA{3^f**7|3N`d8SPl`R^kN*A9%{#V=xRAsGj7#L1OY-BF}Ar z(sLn9x9L&evO~=yYj2k-=Ps-tf$#qqyaK#_VCLPY*4pZ2#XRZS=)MI?LDtKd^O$hD zaqN8Z^#W@Yu3B4lVE^0#tvVl@0uqFI-P8 zKmF4Tv6TbBX6?yI!x@|~gq-x|B*qt_E5R&Cn>+qtt0Jzhp6$g0;q%v_stz@=-mIta zw3&!3()*ThVb?tCfMr=|iUj&*i%Ra-01c}Lq&H>IaJ)&EdNCr|ba8U5y)-7ollWb_ri_Q5Ko13HKYlL;iZCCxX zEyO6TtiD$P^nE-ul#9sa&B}I`CVOItL{7?@0_|UZT+^Lgc^41@=?79cC7I@ed~B`# z7j#Hjv|&**4I}0kaySU&-cQBT-zE9O;tlopn90CX<;mJTp!SZ(7wy zTO8u%KLeG-$zs~Q9Z$VM1z<iBOjU0I9vV^cS?PHffg>j+eu^Maf~d(#~2L^L8} z7_>(toxk<2P>k4N#1;xPHM2bC^;tn7a8ym<_0#>vGK?dGp-Gw3=g3%#e=K%q7aL+W z!oD0_;|qyYpXwGeKwve4iai?2ixomxeR*AXaZ$H!aC1AscVG;`<3-IOk`AB(-2Zl~O>N zaONx#Y;ueeryg_VkD>A~Ygfh41y`0`6Vz5~*L320U4#b01lArW8=bFMxV^=XT+|f; zYq0vbbjkr}!=MOHa^Q)GZ}_s)FALKN6alCGLT;E4hrE=@!Gq@Ijf!T@GJ|%QVa1bA`2G>@ow`xFwBlEkIvEe^=YR zxYs(hq}`?~yzB|Iz5Fk~TsyvNTThODr-~}v=<90`uH~@amkOmI(z9j0A@%Ta3Gsd0 z>Zpgd@K@PA$-SdyUVE_!XnGx8yO=aGvosiA@$hoBwP1Cyq!&9+D1-?9G0EIDuuNa*~&TV${})4GntNDr1yW|YX$ z7o&)v4DTv{RAiC5^Xs|=%A&FgaRxt=ml&*mVT>x}9u2IrX&j*Yd2imtH zn;a6ki(_ZJM%q5jK~bv(g8)`#t@0=jOD8m5C3O?6ViBcDtbzY>wV9*IoR&j%Dspaz z77`n(vn^hXyNHCu<5(KtLW1lt@||K)*I_kCM#wBP7%N+ijLWF*FCN9XKOp!QuUlEC74Eiq3XI?Rx!6W@@&%7$tS_`BL3kiczJmMkBJ~e4ZAkQweo(^am z%gL$M?jG{YV`ve29lxgehN)(uN2z>M5uP|QAtzJSi2-8>n>XoW(Fxz8B+w@vh?NYr5y2=1K4U3-)6Q(0U#a%K8kKUVus@%QrfeRL?P-DdE2*UHBpkGr zTf6~J<>vKNLz&1e$ikeuCr`KRjJRgC#Hx|2!uO?GFDB?ny8`_ppRyF|nUy^?+ZYN; zlu@op$5FSJIh;1dmSeL*H3L#w({V5k?`T2I@!v1%5x{=^S5sgqQK8OqV0&{vx_#-6ycU#k zJt-Gj0vi>;z#&qjGl4NqP17#x!CC@ihM1If$wAFG)hGS0Cy+AimmYAaF}syliEx5o7UYiUL_nAc;0hR(JVil(HY+95L-g zDkNmt<`g&ZBxIP3aEkS71Ax)#fHMA`u4d+CJLBJeh$d16vD(IRO{j@;`{~Px}0CJ8=Q^7^b1qFqH zh$JbUghCJ5IRu=m(ua^BTXW^Q%eMm|S1SMr=zkF>W)VwX=@z9Cd&wNQv?Q>q!R6ej>2Gy!1!2RX zs~mHl@9&gv3o9!NGb@|pHx_!|)t<+bsn2@-pnoSuCx2x@Lu9c!xe)h4ncP{KmqGI0 zH|^EJkMZZL36>r=dtT3>w%*tt2)xgOQ*2Hsw{aeyUD>!@f0#{VZYS2l4`-kJ^z1hB zW){!f_H3rP3GhHD zch7Xkw$KO*XdF!Zaygqjb~_>Ce>l&nslB5)0p~>S3KWxV%hS%l&?zOe5pp2&yS72N zFJ=i@5_N^E>@h$r?KK(~xQ6e3=X}-guuLR3plO`Yx?i~^5=0>J`#eRY`=ahS!o1g5 zK}R0lA|KSER;h($y|?nIswy;%PJwc_{I*7*SgBO#RLL-_V|Ko+zUvH$V-yeKv7icw zy&yfR8@I8x(#t?_b4z{+r*n1nPLGu?u#L^|BZ(TNBph@_XbZEX4~@T}cuvQGndYGx zVR>7(M103gNfz>xbIe#wooVY5$7N4)=paPLSl^I#|LK~?NXtP#th9|)&5x+&erDA1 z1)Efb>e)K*ldB#w;ErtlSJzb>U|nIV!9=uPysgL1f!WRvNf>QkQ7WWRBS)_xS!AP& zq!++;+!v2kdcKqguG?}zBZj9MKZPUu*9=3d^<=%AB zribwGFMt`q9Um)FFf$$;K~Ht3-{5Rs{dxMjMFDbD93n4UuF-LU;zAHo2-%$xtO|m# z^!?{6-hR4`T^iF5Wg~RAp;cIVi3X|SIL&Mzr<6^i#deIQos+|I*w)m~}q?idO_d5v`VbY~g8} z{8%;R0K*#Fv7J7s-z7sgZrr1O?*7hbCk$rHqC|5`TfMgxTnYnWa&vTeUlB$#hEorG z#z5$TybYNZ$C4AJED}4)kF0Cmaxg^@`!g(0OYj()<|yHr_YfmKPPk4!Gj`%uUn^wUJ23vEJ2zEOipeYt+==q zrdwZgb_lY~^@6$C>B_eTUM@PTiUM3iIO4EVLcWWLQRRUq^VQi2OgiUHU(4o-?qBPo zzkG*QfJh!;pG3gEv_WIkArk7V5eeJ??-Qrp+~s)aywg6uIWYbG+~eEsEWc5l0LTyV zlrf2*4mKN(Gm$3Qv`Z!>au1A`Y@iKW;GXSTUYXi(xvUMYnMF=5gky&ENZPOT(>a4V zumWFS_5Ctqjp(^u$H}H}U1ah9XXaKD06a7mIbv~lo}&Wuxh%D85DdD^lyQ?a7E-F4 z|EB}6pSr!-bMLvixFy;2U(R=!FwLg0FJhdK`#b6eqm#r@cBm_W8y>8#N!P?lOcA?L z^wz_`Mn*!eS0Gt9CNVPD8TPb9F}O0djRi7;7Cay6aa+yy2vao`gUZ%og|8Qaq#qgvQWf@7F(`vC{NV7dB$i^Zqelw9B;SMg``4%T9Mv z2$JAh*XjympRqi76F?sx$iZoc401AZYG=rTkKxb7^ z2X===w>tF1)I!TS_RFpEbHuLfVByh@?%-S7CEiDS=FD2{_bYE(cl2zdf{=|ZErZVb zQ}r`7@AtnCd{uBUhUHSL?Yi+Pb5XwrE|XR+e=agEDiLzWqGrqI(fPPTq^N)Ltb(e%QJ3;m&OM!@2uXLT-j<{1MX`)bf>{pFw z_7wToSvd8~>E^iz0Uj~m*6ZK|X1HAc=I}%^?;!v}+#Asl5-HWSA z;r^yRo;||-1 zcvQF-gfxrBIl1#l7w4>p7P~&`inPi{Gn2WI!b+#$SROx zDqp_4o-sa!R#aJkL$7sbO$vSYBn~V5Kc>DhI+HHwHa4CZlZkC}V%xUy#I~JGCbn(c zw(VqMdt%(Y_xtWz_jh%l?yA$Ls(P*3d%vf<+j=U?%F%{85ycFvleHvs{e$)hRusko z*?DWB^+Y&>!MI@6L2*x365((Y(@evFojh9NrAN+{C*l>AZ`Vr0)9M_{RVzaCMo!j} z<(m(dahU^oZF#(|D?alrbDgAc&!5f^VwHv?%B3YinV(nvMedM;tRsZZQZs$41ey<^ z9zD$HrigK3Xb%kV5Sj(=8@2|9n^Zry)`2_*8`N7=z$Ih5n$T?F#fB1Bccp5JErjf; z)(^FFj*LQe2uZG%-qB=xK)i(YMKom*=aSvSXBaG-SIz$R`1cs)<=+tnN$8ErCig>uAL ze>1yYYz2XrQZ3MTU&Kb?6@yR;uS>WW=LF32$sWya#-LzH?@@yO>R&hKg37}?gDqW{cj^seKQY>u_*@o zp|FhHLEN~?gzaZssJ8`+j=O%!LeMB(BhI;-?Sy*M1Sb-EzTdv zKXqdXDg59Z7a9+2e{LJ69kBd{)u*agR5EpK`+029r=EkIfqDa*P08RUK?9qvgAjxl z58fUTq*ynz$erFxsg~sS1*7FT74|q;|BDQWbOY0=%41lA{Kyu@eV+!IhBTNSgrmd6 z7?>tR=?OWON#A?|9v@SZ4qhNTmPdFtDWJeYbs}7Qie1z6hZ!maLm-eNh&pB`v;C_x z#TZ%hcH9yJ2%m_5n(YK4V8V9v-9!rxz4q-VD=%F`w-^H(T)-v;838zmo7R z-8Q#SJ8@XkXHOj%C~+E_(Dg^U)hlsAF<6oOCjplWVvaVjo*ILkYX5d1YmXsS){kj? zF%>JX73Efj)TF&J5%DGl31xlZpNH7B6=5$>(l6a(d0TjEpPd89LL<`s7<)mApTO5@ ztq3P{Z|9V1BtzQ$O5Z#Cll=gWQuI}n3l%@7>CsXLMl>mDhNF$oOY8U_VAb<7XwrfH zC_>Cq5utgNxk_E76_=<;aaU44CjDTXK?C`(TizXyU(g7zcw(_yrh}X)mJqOZI{3(# z)9i#iHN0f3LU{5ZNB&)&JLfRoALG`k$ z?CGY(^4RoNP)NeN@y@Nfdg7gxfS|2{;U|(eqZ8Uh@t7pKKjTf~l6MpA75j}J+q&4b zCtjh&()c45?`%D!m(LZ`Apdy0{84!D1C+;scs5QF)}lbU?WRWQb+!xqh^k=ih5~> zFSG2E@jbADv+(hc2VP>JOP(q`AFZZ5+lnza^+%pgzm+wWiHZWz&Nr_3DIy(6f&x?_>9DXkz$bbUt00EXPfq9wS)kD^1t3;Z zU`S{DQLt#v!EO$!K)0`Ui zKMyRVwa7#OVmPLZ6coCwe@zLArC496$WF^PmC6k}a7wj<6(w_^w6!>R+*VGNChKF4<*MW1R610>2i4en`Q(jzR zIxu}ngq9}9cib>css(T5JOhjptY+D@&NW_NU$PNQf>`Ms`v+byWzr+28D41z#f6jo zH=uxG&ju{fc^SkJq-f|Hi90A`)radW6xZ8C)FMeOzHq?#vWX!eVh%^>qR{^R?d!|^ z-7rYZjnLt==Y}haXx$o#Z{hZjoJJS8$oFe4!{8bWK#{J zDQ1t3n^#1MohXu=R-?8 z!TT)R{kBF-hU$(KB7@=<2uB%{xL7frOe6d2`UG}-Jzl!?ucClvQ~!0oiQMy#Ma#+( zOiM_{R{jr|xVk~5?Wq=(>D3IUlApLA0j4TG=svxDdpq(ziXGDG8Aeu2-f!aJSDa*wnDz^Zcv#jNJImGvpK)oAj*C zsp>{XrAG|8wf^ZNCY4DQc*y*y9;bj;B` zf`J&2hOH4?G3en2*L@zE5{5T0naffc~5CEWrbMr26~lc+RvP$ z@cwm;U)FK9=xX)hxypb2aUnnRd9vE$#9${+@p)0yVsOgUKDA?JZvNEs&?Mdd__m*; z=VS5BNU(bSu-N_OxwZJ{eo3P1IiuZnV!2f|@_Krx*K%EbW1MnX_3s}m8%yK8OHBha z-|0E`TUy&UGZZo~=WM;l_j|&g)Y$&TinKPgG!?3uT$)xPYsw98*8i*X@MxV$$jU2;1%+VpT9#5=Nt4*r+`CJbk;O}fZjIlW2e$ur*HCB zt9?%5(&o8_vz|N<+cCs6SZtIa>vcRbzE~Uh#V7QEq zKyb(Uc4>z7(a%X5E9Oc}&t09nY@?0_-Nw;-NgYMoR=b4$zD>6USaRfg;mjxgU{{2G zIPjt3`&F6Kk?e%}*-Fsl;#-n@^*84gx-AN6t3T|`>3rZxUb222e*X&RKDTR)Mn_*b zLZ~BtXU9$sv&{UuOu4b+>CpB{`IZCjwc2NTW~9ZnBd7e@ey5}6`RQ|)E}<$eD=%jz zgYlmx4nkLVrSsjHa4V});)l>SDX0(yHuzY_wr$>Fk%bkR37$K!g3su2NwFgPF{|Zm z;$y63V0%pH?`U6hD};PdG8$=lkl3)Zbe+29D>jdP-7RCe`0EzpFQWB(Ho0SG3o`;n^CjyDd6JM*2`10VhB1qzfj^haUO-* zSm`I7fcL^NOWm=i3Oo(l|r^S|aXn!FzX!EmS5xu*Y?FLoxW%<)r=<7!DQqtgouDosR_ASCFr>+5+!53R(% zGEgfc9ZzNKwlc+E>lb1b5|n7YRJ$-=2Uc~#$f>b8B6mcfSjc~s zo2RQ(bCATj(Y9iVwL{}5F$Jat8%#wk$v z!=rC9EjQ1%Mm5*8js#vfQQEG-cb{Xfb+=G`phiM4?wuoUh4dX8`Hol(NMk`qtMAlP zHJ4V2)?XWyN1HH$GTF<5=T#{;UncTTpg(9D;cgi|j;d|fP`@JX8<6J1)@bzxx4U|K z55{^Kh8eNBz)8DNs1_lgaR42}8HBGYl#!dNQq+p%H4ap(s6%@ta?#rMc`00-&AQx= zG+H6hhg^m*mbo;~mh-&NPW9w3Rhxbx^h%_oz2Oc=ZnFYVAoo`gu`{p2&a@%-FTGUG zQ@(tfwXZGf3>Bgaxj?b`w2ExR`U=&lyH5^%aT`l_#of>8N)&T4E~fnuIQ&*B-X0gU zQ|CzHltC&IYSPpE!s2f4Wy7x!Qer&b>R@@IY67^9y>0edFH-gp8IM52+VJeMRn+$1 zI$u8b*d0u-z4)!)_#HPrjP*XThWJ}tqWXC-jD8<4mkKVKHg^GJ zD0y`UCvN_`cIXaiInp_J7&SngAy6*OmA9<0HfZm$wIAQBqS7wS9^S02!RZ|}5*ERM z>kcwjIq>W^t$?ELQoci7pD&3)UR&^ z9)RPChXnlE>i0#5;>FEJM3-4}cKDA?jRpiB=RGM|qt)evht2!LosqhnZ4e8;Ly=Tx ze#uFm?^qjNm8Zmj)7gAl7$d$>HzO5eGxXCO;!_m=`!N@|#%KlS6JTk3STPY$?z>!x zm>@%|kB3C(7Fv9hq%8*X#q7PeRPkXhjmJ|oR8hHTt=JP;L-*CmppTiNwwCm{eBA7< zk#n-=`jVpxc|=(8G#GgHqo61yX~DKdLyT2VRot|+)##A8Siwc+B5T)urSqb zG-hSDsct4FuSReObOH82n~tIvjbrc}{sbo&(OMV{!(1&#(`|zN*`e)PB&Mht(5*MO!&V zam|OPm)6wZgVw$Bdtt=T0xRC>_$bD|j)N1s2(u66%yU<0*1+DsFPWnX=7l%t7^2ct z29$+Zt+0XIIs9ta)+vNP@9M&!CAja|Kvu?pXs!Ds66$7&rYWLoCR58}tEO_{*Yg6u zuo+jq8~vJiVFV#Lm+wQhO#q<0t-}Bs%Kf~P3|n?Qv1WgmmVcT5y6f;X+K3lGK@{(sRORvcqElN7}rYfA2c+kgTq-b zDMY1l+9HOPATM_rDm%dxLE<0_qGHW?=*(pv&8C{_kHBAPkz~<8`*57$W1$K=1cps+ zC?q=GT4~2rf$cezY`ogM;gKLl_-5+Cz0xVz$}{Id#^7K6P1C3&!@VRxb3KKYJ}*@q z=L+3}F*OGDH@{&h`O1O~l!l5ty=wfXw^*XwHmqbcow+$u1!vn#{lEG(hOT9JUIlQJ ziA~*w2~XOslW02AsiK&pq7?B-*~o%d)lcC&!HnYT=C^$7kz~S%T)iXNlj;o zT$|p_Em$9)&|=ldNbJr);Z`*@`$HsbSR*i{#@vK|Lwe{&zv+jr;8lo5f&f$V;sZ^S z)c<+*(-}0go1Q{~91cVIraP3+4zf={RnSOm4CCaYuANt@s_Lwague~*}Jei?wKE3bE`1;7exw>xeQ{4~p z+y0C_W(P(PMI^T952JXdVcFcDkXaY@)8?sDJ^smg+fW`1+sb7kAU9}m4GW82F+^a5 zy>;lG5LEl=7h`=LjISVtHNRj&1l~)K23kgMLwmgqaq!E7f zARA~cvm;0-s#U8ROGyV6=MP)U54frK>FbIB{-5}(m>^HwqkLW^PoVA zpv-YWMUU$a?O`EE}xD#RL5)hxuvQh8+3i9;n$$V<mhA$ofuL0#@ktSJO8d>jVHR6jdWCJx~zBp1y88(uV3&NmIRc?&LGkW>L zO%wHKUrJYE0ujT`;B8E&t=$VYYR7MqIyV+%H>ZIiEx0C9j6kB%1jB}K0jR1%JIMhw zMIix*bJz-!BPBI}e6bOZN|ER!4p2#@0H72SN+^ES@Jk|dC||yu8L5u4v%}E*Sq3#hs5wS=#EueZyyxTA_Tkf4mcw!e&|O#hAwPrhIj~q8lBz9&|Ix08!ndEw-@vHvy-@o2xBd12%=B@wpz* zjW4WzQZSII@ZI$tl0OttL`6~issdGA=qQ3CgN}hr4fyFk-89{lV!aa4XwU16Qs6y^ zSq6Jaz}19G zC9dX=jKU5L?$Gy+_a)ZVK@IFN3$R5`<2nekMSosH%q9UeOSUx~sHs=1Ha2I3|4tQ- zLsS_VO!o{+7oY;zLeLwfc!DDv0OxJ_X$k*duBba(az~GlWz%<3+Zdg~k|kuVBrFvHo<2kPv?o{^Qy)`Ue-H5&2Z`|8wnF zgR}?*0B`;!be)Dg^*^F@*)wRD1aGlPDa-<-5@NDF$!^ z$OcsIR+<>EV*?AJmKNC^jo(x_%@h4m(fQhtwewWN=lO4O`S^8(?!$s%?x*c%Q`Br$ z(|r%!1Z2?Cdn3FW$MHvJ41$`euAW%)KY1LQFuoMa1^>-gj3>dV z1@zyvl5K)V=qmzjbc3)ly9AjUW!qvm<^T_0^;AUJKCE^DvCD?deQz@-(Nx4A}@ z8|MfwG*26qk&Zq_y&~soPRE6frS%b(II?Sp9Yw00%nd5;4d1Aq;EJR4*K34D-h8^LO^XUqTRpN=v?GiB4#S&Hp zYa_vw4&+myWdg82O;jB)H z-C&c!2=5QCVq!tXUts;pXDQnnt<1_o{+vZebAW4AqsSTBedZdNSj&0pO))7nJZV)i zRH4B%dFXIaouVHchoM-7OO(yy&+v($bDnn4f%7;HFlymaSQ_czkU4A3jZf>!I}50A zh)M<&0^jv6Ik6rM_S?^N@Xn6xR1gh(A?$FM(K6G-;DY#V+rI=!IZ8b!BZQ^J!JrOv z3mS$~Aix_^Ts=}cjX)ceYP{})$f7ybm~sRHdU)2UfNFIP5)kY9dYFc<<@~8iSFa(p zsh25&n+5rY5mibU!~dS6R#Vo5L=bQKmMiKu!5fzZqX8P=6RC!CKKhWr-v7!vcf2^i ze{6M1IasGU2?xGcnPz6~ba-!*)>hv&Vk8rEb>(`Ue^SDzE10Ua&1r<>uAJ-km*ek< zT9-T1Y;`3HkByjWW3Bq)XWdC*nCW7&&OF@jUlU9fR@Qp?WhjAs= z%mQ3Kv1gEtACT~2+qi{f6zWPP{+2VgYxv1;5@VNVq<0;h>>s|GpRnSp%$kstQ_GZC zrFx+kHxH6gXq>Y&Hg%A;hgLP!E|qNSQiZ4WXXQ-(MlXh_1C^5nePO`m>u4F?3qQ!9 z6ALi4LKB3@xc-g8~<}-DmMPmzEpzng7fRI1!GOq>uMFH1u+sXO>nrzEqD|NHBnK zI-P4|`0FGtYvOnOP&wxdBmyrYjz&mwj1in~UJ|DbCZxBh0cDp@Y= z!73zZd7>3INs^Z-_G&8fj{A|ls){3^dco&l3P($Rba<%Ia35hQWG{hc9uQS1h#-GD zLlIj-^YKKzJ2gXCO6GBZzT1|1nqliP8T6fDtT9x$A;RPv5(Q;C3B>An8BMNQr&EDB1@7I2C?rF;Wr ziilKW3FuCokw9^FBJH@{PcR|E-Wh$=4z7(Z!#|#jMEquOm&kAg_DuY z(0*r;-5z3`mja%6IfI3Tzxg_a#w&#(EoXWHMO1(u#DR@b7XJCaX7-l6LFAVODUmdO%sYpAbzg;AbEX@CVFq*w#_n zhaC0ORBVOYX@mlqb57VJ9eMk9^wCG9?_`!W8cmU~#Y=Fx)>PzCLWttkVEfvGg3)m(NWBEf>)z76EhNdbWo_(BgA!p8nWBg_WuQ}h$JDIWWGD8W6MY;egih*pq}@=!`&av|HsodPTl zdKg_)RqUOaz&myrfcYz)on7gW!-%s(YlOYO zYV5_B_wBXiz+2OEzk?IbkM8nnI;X_noZbJ9S|6<1)(mRl-@g1x)uWi5QCAU`^MQB8 z6zoT_S&x$2q9!NUmhHAo+4=c2ndo3(3EA(^AGWf-kz=-2VJQW_4 zEM?L@%+wwAjvMG7h)=Hga#$9H0Suo`O2YFn1ngPYu_WSp2h_tI4sKTCdl6$^oEJ_~eJ>O4N29@2m;du{)m)ssL(X@IbC56fUR@Du_+=Lyr??)@VnxVK0o~Qx^?}2x;<9T_8#LhJM$UW zi%KkMh%iFg)0p|x)jwgK9Zn%E@h^H86y|zK+Y@3(aW+6I1$c)2_Z$I=xZ2m;1rfJEV z{6!ZCB5IeeBlD|Begi)3HUR;?mi!usr6zrOct4(V(lW)~4TSwxr|U$b7sZ2p#JyW9 z)}OJ4|4T#D@^Jxlt6c~iabR;OWU58nep*%S%#zX@>zn!Qk);&)Co#?1KJduf)h9;y5`A`C+x1dp%f%Ii|A)PNF4@0*G4MnBRMcTwKP z?C!9w+hyNuyUmJLy!py zM-b(R$R5q0#+k|S8Oc0godpih2az9t5ap>7@6N6X3+gjk!@ix{^wa&o`Pa|lB&p`} z`_V5@v3rn56%)RfDYXz>>jv_jF&4A;nfEaTZ16aGd4ioTCmtp(Z{>lBB+fgI5e63B z<5fO`QvhF$=Ff=xiA)1>&g*W}?CUKh?Q3;k^TtO!AK{v_aVQSw_5AMqUls3su25WY zmTd_c3dJG9RN(F6RpvW!XvTh0jEhU;Hm3ESM?TI%(Gtq$0Z%zQ?^`KkXJKyJKPYzo z3`=g?2W*OFAuQV=m&fjYbc4k9l{ADI{Yk5vn(Vl{wMlC1hXZGu$UpjQ`|gBO&*S&K z05F9xl4C>0HIX&ZC;{x2D&uZ#m-A2xYS8qm{O~w-p5~cNOkQH>zyAne=&(W5Bh0V7 zp3Otasc{k3zQ*G+v?rPv=N3+5fLKR>8)7o1T~fDb8GCG& z)!WTQSrDER&Aa`mY9r=KA5CYy--uxm#j?>6DGRT+$1HTG!LR5G@Q%DuD2x~37VBVk z&AcSDR=S<=)2~Hg@ZXszSnR%56+JkbGD3r7! zdG>T+wp7DgpZSO6ZjW^WT=uzhFuF|0Akma~Cf@Aew0=dPQmjaQcnc~SLDp=U*u&#G zq0*oxUEqm9oTy2u8fw{3BrctT4~)ck9xcrmcn9LC63F})YHBqDs$@+cTlgZesJemp zb0&_P4CeGcfXS~e$aV9+XcUQ(xT;msDZD>CZ`iOun9#jq#m#BFgg7Pc%>$Cr+5Qz6 zz_mvbGtH7_l(dFR4!P02ZQ@mGhW5shPlMGGe^WeP^3(?5wXha(NYF%(axj}`_~lsl zM-T}VhBp`^WCt_e^*!lQXMyvSHYfIjN)hqMn!RA}iKKJFtEG=pN?Gw*m>$I{=efXB zUQ~%`NK8y_17_wsH3?yc7DDHG$?QE#RbVWnn2qTmi9ZCyA8<9O>&r5*vz?FA37FcP}p?OOnFfPHi z|iq9-(zXV>kt z4@{;M&I^$T3*_ez3fA_V~dHpxjdkJ8lbhZm8vha2`; zNHNrp{a9u{RUws)9VU$b{vBRz<)&9S0CtDIB`b6ZD zqY@oZl1l#yqq#eszn<;uRtpDM{3TT|YBq_YwH)W65>h|N#6!nP!4!Blx2lcnCDIaz z4oRRPe=@qviU#5Ywr#_k3L3$okXMU`Kt;ip#(R#zg;IhEqRGt<2L6In$gL}b%Fv?41jg6L;6B^Oll+T2A+i#P4NWjqKoRPO zHlPb5)1&!ap;IXoyr{jAI(|(D0mEvKs+f$FIHnQ=bY36NYy<;GnU#zK@;5*rp*o4s zgfrQr4up=#P?pE*5F-W3T&EUlNtF6lAx^CxV+2B^%fsTH3rL|GLLM%3+Z6VfC?X@L zV@N%7k=VycP-#P8k!Jb@(dJD7v4J*`ap!-X63a{FEekS_hjoObt0J0N z5He{lB4;Q%ox;gVjw&V?D9@G@u|twvQ6ggmoLMa}&j+(%mZ%71lmt-x88G5*=lwV{ z=z0YrH-lrRhfR$KNko_&K*C;d%2|`9u-8pJ8RdPAK+0ShEA#Lx%zi-U6x}s4to}*z zqo@eF``WT!Lcvg6VVQBxuf;)iV$RK&-VYLiNvM~a#`STzmk*j#y!8q5}UXch00Lne~t& z7@q9`{Qu#@gjv5Ci4^ozJgG4tse3+MQhl5gx)ZTM15UuKYcepwoXqLlh-hL-s*}I6 z%l$xv{+piJz3>O-6{Lg2NV&1t>o`xkS1ck{+Zuu&=#vwCcco<&7(y}~On?(sec zF3nsaU^3a-o~@Z}1Je^>DrhAau^P$-s+p)-EFjzg1VjdOF&Y%_pXR(;GcmM;DoA^s z>p30NXDP-#T<0Y@Zpuw`J=VnG5i7&Y@g30ImVW-6Hb9{y@mk*hp(hlHJM(>DSkGIZ z`|$$5gB98@A!lx3e0*eXZWO7lWVqf=m%YXJr;+i@*Y!5?<79&05&n+f)rWA{tlsB% zWoJ^>@kd$S+cSUw`rqRA)>~Dz_8)zVo}_pBuYg0*0T=#*g2^oIp6oiif`Xa5l0*Fo z=`=52=&!Pt`Q^_Kl0r$Y>oFbpRM;Kf1elw}TyD9NEdE;4m146_r?x`zRBpa4ix{yl zbHBw3ap?->Z_1In9?q45rnRQYV2i_C@$O@XD$5!h z3n5Gs?I^LT>`ngV0)OVh%QpD|XPKk2D4j*+Zy}%jU$2Os!k}CQN1g5|NV;k7>}6Ub zZNJ+#AU5(ak;6ena$}x07%WnvB3K8fU8&dxc(RD7tF&@^ob-Jt*S3Oj^H7n)=|uvl zJMyh0nV0cb0KHY-YmUhX<@G0xWUeiUKY-v&Mkn*&IX|41Ha@>N^Cq(X9OR$~Vm6ta z>%&}SvJhGDA<6tINxaZaV`y&1MDo>a4U;%hB}6s#&EBx3>r=n7*p`dBbiy6`qJV(1 z(C1OJo+?Ln##G~Nw5{}w@#YOzmn4G@?~yp#H*>WK^_vvRB4{qKn_voOyD4jGvLg~h zX2Q^RwhwbRuq!(cq>kna`*hlN9E08rD0iFUNdl_bh9vJ-zfKM`T`1@0r4U zTGMG{rQcW_PFJ&Ao0xnbzf&ayvP@wDzT(6Q7#L^>6pm4+L3z+APK!btIha@@Ku4lu zIng2ALT8?{9R5}7Xuva|ziyJ2+dY5i_rtup+|vf#FK6EJ>@VUI{ey3sTsoz7-ft%q zCS~L6o-0Haq9?aIb|jg;>qEmPCqwbbRCMvuJ`D;?dVq zP58c?7z;Qt%quS%Kz2P3sLle4LuUE!mYFAwM;9jvUoI?`AgCSfMOi-7vzM{QycWf# z42Twj^sZ&A7YD-B*%9bjwk!Nwri$+Eq=#!hNI+jKou)=OA@$`K^R0oe6>FU_v7{9- zGk*AxYrka>v*lJ-*&Dms7Y#1g4@wAdBeXelH&}@ z@tQ;kD_|iUe^4O_3Hio@V&Ly|m616bssI(ym>T#!4idky4WSi6mZtz1@#F!-IcC{b z;=xD<*pSuO&Ggz5Y>n$w4PhEWh^GKM@j&6CFRRElj#J}FSGU-W%?JhvL8$7Q&w*wh z8ge+P$SeDr@Tk>9xGShzJW8Lm|Al|Xj_OwHx^-mXm>D&=Bf*@LnbwaPChk!&N1A7{ zx{649qfz#9PriZ53)s8C*&1l|hRtN?HbkZ}cOPiYx(+hk`#+5$1xJ_f;!l`rf@*{OXS+d8ahvn@^KWyv&Q9 zNd{uPRCWr+pNm+iJtjMY)tT;ZH!l@6ys5RK zEfKKilxiSZg9gn&217a{$Uvs0-8oD|IBm z%7Ol#;F?)CGXL3>#PIBxLSiQ#x#E}m>JWaX2t4keT)tdd(e`ShRY+eVe0+X?d|BiP zepGv@3)G;20^xL08eiK4Mh~^j1}&#wQvQwz@FgcKLx-^^AsR)35w1mU>-;_+Ogg;6 zAS_}b)`3? z%%JZBK|U6W(#UFF$8ko&5CbZIB=dt;3<{VSq$-b0+^UH+x*~yC)Ye*J*K^o#o$~q+ z@hE>l>&s&9pH#r(4GfR0d+D9szA~-`n^moN585AbKult`I$(Ok*JCNqeJA+xeIGd9 zObPn)eAYmdW&H5GF@SWVo@4lWc2AO1;hzu*ZxG(d9@dj^Q|G^Wvws<(x%A?0``*VW zWzbRsj#*%JR5Hb(TQ0X*jy!4dIxEwbX&t%a;@%6dI1Z&xfbeSXP*-+o4TL%lx1PkI z(K&B^+7owU`O)@*^eWy6ci;E8rB{+je&C$pa4X7(#F#8yio0KnBSKblwIdv0 zIStwRzO4N3U$hR?RbOl;aP2==!^q?*%Q8pvzzc+WD&;beqs#&p<6iHyTN)p@7XQ$A z6$Yrvq_|MsiaPFCi8L9=gLCl9)PboUx~++p2BwJ7d4H@u6MM+xoztY<2#xR~O~? z`;P;6XYZl?G>b2;&C9tXmZ9vZxMxdzX%^v&O>AA}VdO-^@bC%>eZ&vylr6(2-~uiu6d_a~Y)ar&S7-1V5X1UoXjArrAnl7*RrTj6_6-g%POpe|X1$l$HlBb(}yV+7k(o5xW$CNzn;LCOAA0PSIPI zl$RQ~@ON_*vW}RA=E$&<@JNjo&f$S2LQ>9%%7&M7t5xK~vtERt3(t`cDx)Ay_F+lE zNDB?P2FhN7P3u%7>E6C|-vrPOPoT}MTouPxQ9B~V6JbG@5 zwUQ(kTu>sUkwe$AAxs7C2bNybTb+3KNqEKBJy{GBh~`==JnX5b=A$1OH0n8-SQXW1 zx6>>+2we(u&(BTHpI!2}mUjvMJ*7EV>fXcSpwsAj+)us)#3BnVt1yS6-s5GVN7oJW zXut>+ha52hkIdBGipqjl!ppL%SJY3WoPVjC&Fs_SzknTl-~f@k4veYXMMB+T%|scZ zp;W3GVoXc6ZS-rpW})}GL+!ESE-C~?j9QZPvRTWWjm=v6H5+=xt5JVSM%FoB|AifF_p$<}t zLF!p)2T=3c(y*EDITJ80G=41o*evF+2Os02Dg#}?qO0MC$zXIka;#V5fqCfEBO^da zyEI!e?V7eKe)Z(WETZ|h)SkbBe7hs$$XDYxz^D~#*c_BC_0svft;s&Y{CTg2tGv9e zhd-iPnRry4LSn@+Na>uP|8DD+%t(?hBx)l)(!l>(mLyT55;!%*1Ep8xw>y*-KDs80 zh(*sscr`rTuVND+8j~1Jm6V*4#p_NX7rwieg*ZwlTWC~fjvad<5dk^2I+2>KB|=+~ zG~G9&{(v!kWhG!@xggLG%A`FN``Obn&&VbqwT?7X>wGo{e2B2(!C=($WsBT zh*8Ec^#;b3TsWZeD_Fw`^NbfQqY5XLWjGHzvT^KspFrF< zupIxB-Ou1A%%H>RPWyv_XxRw-z9f~ZoAN5zdJ)J(mK>?dcF<6Tg*lfn_Eye}qeAy= z*wMxOWjRp^<8C zT0R;%2jf{itJNJVbXvg#pr(%!>%px(=R@e%+PQQ#q}RhC_f)Qj$h^8`fimS<0%wD8 zWw`nrm>>IpNl|i|r^DqV=&lx4|IgYKBty|6V}T(>VO^o+t42~xCn4drOWGX?l1J5a zgy5|7#36BJyHHfC+7K^#AVh8nQEE*~1CpBO3I1t~{(&F8z2J}7<^m!t$3f(M`OM{> zdjHf+|LKPUMNoL)9qHxo{br-51fr%HvJr$f>&P{?S*uguhX56oqP35BYLu7lUV7KI zI;Y;g2A$v4;n2hFW)gp_IhLuq>UX>Xq4l;XPKIQ46Qed=C37Q->!WW((OCc65 zGnmapU5eB?PRvk&_H?MO4C0=D7p85*qKZ(2cTtOJYD~$v!Fd)!7w%e+g~|xeq)N>| zo*>oYC=||0_=EEjsOjHd$2klf!u&kb4z4lc{6Bt-a+p=_eL?yhSPD8F+_7F+4P@XniaV?RtnDb3Aaa6T6Zyd zvXLFDv;UKxWBRh99=+XWH;XkuMyCJJAKI~rn34HgXc^YRBGFFp?~+rS8bQAH$!Q#A zx=HbO_V`m4b;T$fA}r0w+bhDJvf;s<)_o_UfCPK+Jtk5ZTv{U24UdKx?=k()8xDcg zUDszjk{OS5G*1LAx@<*81NNv?g}KjI0a{uv&c<`Q^EUYwR)D_cKM%qTWXOtPT#b6V zpv1M+nqmM3DODF)M#-~?um@uKZU!10s0OCj@Xc zqAwc=$}(_VU^0+JH?m*5ai>6YM9lvV8SJu}oRpb$?LF_UP&$gWAT(!1bNWq|+&G&= ztZ)SRT4LaK81B$^suedm*qNp*$L|v8fylAp(R~PzydP+zjUo`nqIlql`n|=~4t>Nd z3QXBdMA-x!nnk0!!ffQR!4Yf4kfX|_)hIILP3TTy>A)n9JI@|BFzcXL)+J9!>;Zeq;f#~a5Y_)&l>6nEzjmyKM=F8=gx2ud_=(GTh%TfW2q&TfQ zz7~8bD^oD>v*8W@%j4Od#Y(T8|MUx>pDTb!`=$Q@eXjK8Ikbv%Vti*vRzT}$AyfAZ zqtKzFXe;PO79byOd<(rJxTn5cAf1@^=woc_`HsD+zM|4RU!aaWzqGKhJnwnh;WO(- z--vb;qx)|iaza-}Y%rgZv`!BN6+g^)!`4lEe5Py0cym^j%}{8qFAE@Wd25^AEf$W* z!FQu^Yt=;U)8c~UUf9mWcyf_0=EUhHq5z79?rDF=#@Ke&-e_a>tNKXW_+plg%@A=d zv8FzC)6Q7{u?_;F{>WC!yQ4|cW+W`GWqQm>JtkPtdwKdI$M3D+-%qQEU1u0<&o89u zQCSE0Ai29a-x5&1ZHCyRm{1nKyqw9Yx zIIg`6m_T$`!fQ&q@)76(jw)0l=p8otLy*OD^cY4AE>g9#`n|A9J(WL-p{iQnXc?A` z5nu~j9e@rYoJt2JO(D##ooKFE+L%kOqEf#E7FE7dDPgH8PeiRL<~&+vKj? zGn%n--gC1bATB}%o81xYimDHYKum7k_#I-axUKpJIaEt4cofbcDv<>eE=3MxabrH6 zs?{_?Ntv82g6CT;ZMCg;H8HC7GA*#GULVQcjrHQK5K4V=YwDkzyOzSs;MD&aEN|HITb24~g<>&CV{v2EM7t%+^h zcHU@W+fF97ZQJ&pugMV8r0RN5=?3EdV(nAFFsudoa?OP@H%s+odNR!YV6by9jLlnHbgTNT9*h9SvYn@xg^0L#4W z0!%BBx*`6w{6|=zrmfk05L(Q6Y5eVM_$2>jmp;Z$lvM#{8d<=QpbUp&do0jO{UCt(#u7ea-Y$!r7e1|{Q(L}qKEGb% zw^;2r+mr7n-fe&KeO*0g?tRvx#yz-GY{PLC(PEAK%YqD~BWuHh49ewRR#`yrN+7&Y zz{`o#w@v;a7RI(~uLAyq=B2~lIo-+Qy&;0dOjT1R2skktKyI*ky?1SDVvM>@tJ7Pm zv(nUHul7@agin9<1PzP3L*shah)AZ6u_kC)ex}RYQOQ>JO%Q)*tGV; zH+r5{g*7l)(SZZsdbg@eD!9C%ZNY5}?R2mymBPDm>2FSaWjHp@*k4sqd6=Zd7v*u= zZ2>frOG{$Ya(Y{zSE?MiF&4yVP}Nb<50l$4Pv*@LIBFk5NvW=n_eamT*g;%jfb~zY!fR;Paxmj7(3U;aGkIn_S~WmB?r&kR$>; zw6lDz${X$7OCw`TsT)~*qhaxiP_}$MaO?lHWL|imap3#699`?`FNKMrK%38Ga|IoR zwX8MPrpQWaPsWog8<$c#<5a4wPl~{K3eutRp>yU?ePf|E8uJ3FeZ?R|V{wf;yCBW; zdS7yQLOJ=PKqwSEm-m!9`DD{rB{kE38IuDOhI2R(5IOLK)=J;>@k4hZ2smW9G_G(N zCuyl^1gk5vJcIezwaXB7Ii*Cubw~Hb-Vof{9%q>eNX&3(HONmgR-RkgJ1|X<*^5hY z?t#lP)05fi){wLr2@mwYf8gPp_n5`aCp8-fYjLUhX@AYrS6K$~rS+Fi?6c8dzqeuT zo?ZEp8g3CVzuqVSgz>Hu%6lR;gY}DF ziS0e{I+-9-%k;CrM>s-yrXB|LV0UP9lY;+tM;g0O{MgOPiC^<4i zVNJWx?>mzlMHwLT&l`0}ETGPbCCTDV@tf3k1Rdil?W_c$e?4M*NaI{0gkkTlAxb;08~ zZtJ&U>-NiERc@9eqX9$qyWZdJ?~?DSRCk`QtAznKLT@!+`>koHwXJT-V{%Wvo8Dk$ zk8;B)i^IVjZtaL}n1)5wfaT!g$z%M8!v00-wQz~g)t&m_KrQ{Y7yrnLhV}`Xi-)`H z0xbPrdkO&dtNlF|GZ8lGh28wr`Jwzr(Aw_QCLN-h_f*4inTVXk>FFY$C4Df``_3IH zofy1)C0gwgV=liYdoi8;X;KAt_+)r_`A#;~y3Y=ywUo~vM2+vl~LI?>#6fED_N5%bx#I3FC(ECyNUkGd%!|{!% zWNa$E4_3b2PQ6dL>HbhuW}jH&RwT_s1=;k6uwig4y^7t(lrygk z>@TlX;qM^(=~c8pQz4t|q}}OL=M$SIS&$3!;CGkZv_10ajC#N{$=(iow~Bq@uG{Cn8gRk7?9AsFB1jnbmq2^?>B?XIh9OWKsgvmbpXj2wF^>zac#5g zO4naXH1D={H^8Eqq=1>=u9wmmLN$c9(W|mmk{e?=HCO zD~vr&-+d)vfCi$LBxnMH3gJVNoU04L%?-SJ=Q9SsIJ{xvvs`peY0F`Eln+10ulUH; zX)~qKi2g(>OcPyUg=OoNlTL_=+sml zE*bS@2v?%yCR&e3rTZDOS2&zKAoQx0=H#5!w=i5HgpPr`XQj zuu2Jhm`WR#G~Z$^rJvN>I`P(AB#43XU!yZ7Y0eP^b+}3!JQOH;BD|C`sxQM-IQn>~ zjFYYzt$Jwo5+(V+)ieUaKVSf{EJSAYJ}d0G%OIPBd<3U^d2u5xGME^)CNnrH5bYRu z&hhBzxD33-AitpK3p=vQ0XIIKp0^!Oegk-W^ptnLr62cgU*8${NiJC%P!zCkoveH{m#$KTf+GN*a5n`Yzr z8?P>{sXjv?uNy7Sh?8ls!{%PXkLdx!A(BGybFE}h&{lN0)gu0uc`;hO#$X~dwJZWO zA~~6r2XOA|04w4WW6)6aWa2;6=}8Dyd0&^7Q%{cVney8)TZ0lUbRQYpIVorBdA@<@ zLowjGz;m&NT-Dm3iQmHsZB>r9!HbOFxvR?vPsIQu-CGmtIg9p_d70cf680@Ld5KtPvHwA_xz_} zpX$K$xGON9|63to=fv5$PIlYPLCiumt_`^9`m>_UIRY-WVh5TuKaWR)tCEz-y zb+P?0t&eVn@>Q_FVI1n&-zo*ln$n>5?7L)%)hghz`cfOG)x+8UU7J!Bw7qYwO&zfs z&<+g^S8SLSSzNFGc;e-JiNPp0T7hmzXr|Z~L@LM8}LJegPk&aBW6nlpM0+f|;((Dak&T4Hr&R9-Syp z=j9rxf(8j4$-YD^Ma&g9C>^Op`gv=ovEK&}APOg~QH+WgDFH_qV`4)gqeYGVMIyVQ z24EZ-<()L-lUg0b#hWbCOn55PK}kU|Vx@FrgJ3eqJDl+G{2cadM$^magayA$dBq+b z+98)om4E@1$CSkOBgyZfv4{^kVj20aU@)`|sHSreQFn46xzaLcN(hcyhwV2nx1xSD zP|oc&`Tz6^4ST3VDWmuJiXx#=Hgg-&4tI7=caaygvD*B_r0?=TK>G6lHqk2^*2QQ#vxc*})q``p-$ikHQyV*8b|3!FoT(Yu zMrwf^5>?@vt7uVs%jO{o7-rYCAR{ISnI%P9-#;f3#SAXzSuN*hWZLi~B~@CWAUi5f z(V>Ft5>>{g!;vsVScF|c=_>?$h~lzZ3lMZA1y?Ah`6ATPu?*qJWRc!6A&V0$=SPCD z^jl@~@K{m5S?9|5vZJ3@qe%5Z9kHZM(uJ*eiW!tEwwIl+EVzMCOK`bwcy0IzrV|l7t3mVY`X?!=QQG(R7^Kxm@jXaSGV( z!JhpMx2r%Q__0$6c{a`MLg33`pP8w5!F8{N>8F+Vf;&?(LiF|POTjun&-tu4cfQ$< zHh>!qy0j`crYovBMb+mx<0(sJy4pFsjVZJksJmGr=RL~Zwl+u_vxag@`KhjB#W z*IKa>HOKVF=2kWWe4d@Z$B;RD*~u^NpISMQ{bBUJgpmGB1UGhPv`L~GWoF^lRYUw1 zv!b$fb2olH_1B7o;sp9%Mq{%Ms=F@JwwDM3V$Dgl9Aq`s*d8FPOIA&U=7f3ze{=F< zg7Yyh=wbXW$NDg)QEqDW9{{^)C9*lNgIGn668Aru?|gvk=%C;L6|*}32M4KACTq?j zFah$ZByHz!3!K`Cm&5Ug`%dRtT_$53jnR%prGc}pg&r@1vw+cc7Te-W&oi6@m(9}s zUp*i{W4du+GmdyqdD@s;8)|jBxd;Ljd`FF*pOQkCP{MY&nc=JNJ)Mnc$=a&3%?~GD z?+f;)GtU-(emnh4H4}|NrDaF!7#%$ekP)hJtsy%UdZNQhw9YX<+%rDTQ{4O|_#i@+ zP`>KF=r6}<%ZU>RZ>v(m5aW7**9$;o=jr;6+bO*eB)YZx=OB0DTz#f5TbAuYH|f<^ zEW-B+x~=`V*2BB0Qi0RoD&PR{>aWt8oqSF*6c{*9--Y(QKg0d0wJk@d0);O;iwg>J zNPn4KD12G)ww+VJpF2f3KjtaG@o;A&fiYhlCgc3yT2zm}b2Ml@f6|2o00e7N2~ zmjyF04Em#eSKR8|wQkfJ6Pt^)I#N|wCv=&NLPdrR%J8wOR2gqylxOjJj(Bn$=J7k@ z`_y>~sX5G?jxdFE1Q>Zxp{tnr(kSXT`=s~YZZJDhb3+4;b<_N5lu!WHMANgit3YP@ z@#t?eS@*l33~H(Td@Tn*;6Ki^>E^g)0Jnzgk1r4X+_(N=`&?Htqf1E|7!B>S6Ub&Q zz*l96Mj{HNaXcZaSe>fO=3Kq^B^Q<#QaO5wnpPY@I3Xb+5hAO&9>ol5@Woi|w{c(1 z-c0qiDa#;8gOyd85VtT4j-aPFD&RqCQ6du<^bFnp-2Fs;i)vQvDw4w+OnAE6f z7oG7k*wR!9NcMM3^%GW?2E5HgMJ8{Q^!7P5Xg>6rCD0r;W+Z&>H;z8%Rz>nQ;4^BXLUT`91Or@(pYxWcmaOcxsP<0U;l3I2G^| zSx)$H<5+NL3vATgDkQII>JE7S;>+!|0x_;Q=^QuE zLNX;SDgqv|x~6(c4N;i|cl9<>f|C7Sr6g1jsc6t|Nl;1Phe+s7%tTHGd#B!lu`XdmWNnkNkgA1=oLy! zM9~4lh1G*LMc_uhMc|AFzw)jA%{rm$a2jn3)*GE zp?wcOxM8ac$NuyR2?JerX8+1UuVo_D{MPh^5IH zQS5ejj_aV|mHV>6l6QCPxSszk(w!ioski6jT{x{DD3Ta{`PdbEB#O?!XWmwY_BaHG zM97NC8Q7bX?C`#BA8Ed3#CvXn0(gIhjHj9)#stMpUU&aT+Xmq~8nb(Zse{X&^@I)MT2tr(d&*;mS+2&OGtqn_lTZ2lB z;Z0b-VDCTa8sBw_i8uxa=&`KigEYVjyRxME=XZwb@!GJnp3I_lK7T~5m*lyyXS|^1 z4(pfVxxI+x1E544zUz%IG~ofi#q@Zyn{^dx^Ta_wV$b~iry`WKJ@kw@(`K~#x4)Vt z+;-%4B=AN1yFPz(;@BybFqP4=UM2m~W=lLR#BYF;s+bP44ZTK}cM};1Pd~kK`Gvqd zaf&P=UkWyuNJRAgOwMsX$S3(XL08}lUqEN&qBV=R+K@+jMi@UGVKk{k{c8{22kXpU zx=AmBR1vsiTWgetL9pkLM^FY6ngwvl_ho(ns_s&{1nE%w9*5f}eMJsyGd<^k+?YBy z9xI2m;DAMk$%1QoT#AoAD!sW zT_;an@KIGl64wUJO?y&>l zzcXhGxR0D6dq>Gy(c^DVD81w8S!SvIdGw!4J)&%IhlgK(g~v1=c*WK#bRJF?k4mi0 zxuD4upX+($EPnozQ9#Qe&r9ssjA#p9j3M|vr}@!S-lN*3-TRgU)DT{FHvD)d!abW$ zeB)3paG9_Tu(w*oR7il@84`f-VC2bBc)!@6IJR|hw|K^Xd)@v{^V?(&9!T?F3Rzu* zUu#r}gc#VrleSgo>WGHD2!1NcPG3{#2aB_a*{!f{3P@vZ2VE2W~|pZ8Y#KA zd~-MAdC$>>mD34F=Cz-RTc(FidhHhyjqzw1*=fQ+&0C#O@*tDtphtZ+lSqe*nSlQEmZwobz|i{aFQihKKd3`4TC7h;uUF5u?_kA`JO)&iYxoRp`99K*P#+8>$7f1LQ8bzZVpWKX6hEbb3*H-#C z1p{?5n}^NUFx|p{Yf(353eBEem=t7MI9LjsufCtmX-jBKCZLt`QY~za_s2N}1HJu?rOPcS6cCce<9-Za$PCl* zHbh&5>U$}3T`9r4{lGC>ssL>aQsr8_0JeP(m3;t#9#XU_IidfIW6nZ4osAN1av-*p zKW?r+Krx+1!4Y;AqI=kPY(B}t^1011VV;A|&@00Ehua=4kt#^jSD32;u-Pa=6I3%E zYH$T8sd=}DZ@v787P)V`wez7b{fH@^( z&>82GpC`kNtT)+R{xafdv6K)b1QHeXG$6>+3}qI?*I${>0f*&*vk_9djaj}}a9Pf) z4I2(6|2$ZZX#>@&ADbB>*wkhEX;1f!!!Lv-xip&QN)@u`yU^1Y$LEmObUehQuGJZWzqQY&s|(#fG)xTE!lYUlLqeB?Xz&l&a^DDVyM zO`!Beskwx_J`0}-b-M<<>j`eWh)5~NTD zNC`yYJk}qJB@=WXPN1doWGNn=@6@HQAsHC6o;D%%&o#JOz+gDYNL`^28>-g~+Xie2 zvA1Z>P%9{GUw5Cx-ru|)k^)Dyh=dvT;5|YtGjsB?@(~OeC!U6LbOgN=!&IU>LjB4o9YmvWkvZi#hBPMa-fpr zVq?mKI4?tl(bHC@qqG}Q0TF47RuU>gD6+625ZS#pmu=}dIvGmXu{K=HI><t8@{OKcw&STRUX30GXR@1G*4PhdF^1SwNbok!AwwQ6{jb$Jr%jm0-;(Fsrxs;@}l*6 z%!n=}AS0m(Qb|uT5_Kg;K@LBr0BY&&FKY|RMee7oaAw4s6l@cr7U&q6D#WrO#9uLQ z9!j@T^0n(ojTbYg|Eb!HAm<11I8*GrkbMs*RJ92AHZ5^quJ4z*%@Y1$v7To9*&d`{ zCQMj;t_nfl^R{mIo`X$bLh;cB5HOV)fTpaCncC;&4{7^l?Ax6l@2`Gk#k1)ib|LAF zES(mVvHJ`4Qk5gvyW6ayW-$`LMd3#x7-P3#mj6vtgbf_ZQ}z2t8+Br>?;f4&Sx!NZ zweD#<6f_y>Xt7;xt{op`e#UR#m~+B+OK(U$x5O9?X#vh(bdAXi#7Ae#FYzD^VMy)F>ZPjuBW(U_dTDj91#Tc?((OuT9ip!Zf=q-9*FQ34Y zgkxAebgb-bw3uj_6)NAVkoumqwe0%#f-2CQfBdV>OS@3%B@?OP07Kh<%Hl`%!G7{}^T(?-Bu*huU>RENp;XxLr z9-sg&Ae=-XQ3#r2>LmCC(y!PWJFF9B%Zaofs*r6kFZSP_4esBcRi)ee_s9GDX67b)CeG#}kcF_{vv|>B4D7f>ipfx zB_`)vzkQA;HI4>MHvCtsBo~U&FHa~}a37wWSy-LFxP}l6qkrb_;P+t%5yKJlz8-wu zqfdYJ8Zts>T&armeH*4lm{DGY#xk$Drdi{B)X=d6krJyag9@sKOi8)DbpCaC6ZX#R zrjS(9C}^XOoSLJZ9bfTHJBLz^n3aMDGPZGOG?x6Er0=>vMrPZ_=+GG#Q@Pcqfep+< z2?`-vQxw65INSnhC`1-$1u&_9=ap~w8BW5D^RbW9?QH&_T|x>$%8$gE9^AR`uo1@h zaVgG7xgf!RVC{h*aAbd0qouV}zFcfoukC!lqnv9#^LF0>zFd-CF-bLEX|`@E7eK)O znS~o<@Oik|W}uY#{=EczGZ}Thw6WCX`OE6Qh8>rgSiNQ|5IVQD{LQ}3K%+;F?y$E3 z{OsqkmU4^m{kX`9xxW)7B`N0Ri@x8T#{~ioIosZQs77AEqqXD{@w!n{Wfe0%pAHTe zH+mI&D!{0GKF`64rX z8)dUY9^wGK?W(#_|=>k|f@ z-U~wLX!kC?`@repb!N{G$;DJN`*{xFmJt$rU_tt&5Sxa!&5q6^D*pvdP5vOc)Q-9w z3;GLXagTPt0J>-63lvGF@`0no3Y} z=Gl3lrg+}CZ+K*3=ul1-nn%_y2iBvuGD>8xx(OMS7NKG%@5Y5nYRl}PDLo$gEs)ft z2n`=0B$bgx00izfUWL59T&Kbu9$L2Z2H1HLGfyZAk+u>Hk*>WVeC;v|?wD%rjGK3y zevR}!AG^UJZ%Cs@gwESO z-{5&$$|%>Ddi3Zve!+UVL|Z0m02(_fTaNUNpAc`VaAHr#px;c1gD2f1Wfbpq(e1EPQrV~6NLS&e7;7!^PSS6v& zcYqD)RaIEY?{NqK|+AWxWeN*o!jxlLy5EB`~(~&kru6*-`{)R>h zM?4$%?2LaPQ>^}RdoNwL{GQBke9YzYiXHb`T1y)ItFHRq%Q(f#wk+>3+J8Xk+Z_v;&@ce~Yu^53ahYLb#Q{rdCsFce-0)<}}_zF$qj&V}6ia`rB^1j&i z9_5#EjLqoO+l-(P(pz=!$fjR>RV}7T_j;&50>K092eT-{V?JEl?6>*UBIP7su^ZTt zn(Fv^U*~u)&hs?d#sqJ#nOMQ!B~`@tlg?PFtDno+k8z;9WY|E4;D+(VWQsTrcV1E>O}y|nY8kVoWbNp%dd03E25TxS|{ z=Xj18DoD!fgf_jDFZtqoGOKt;{@i~?5|3i%>k2DU6=+B5%@WESZbK4nOwH8o?!-`a z)JXr893LLKHGc60e^^^!iI_-A)$?*FcD2x1%mMGiXmyRz!;`aV)xBS6?M#~b7`UfK zdbMUYxCHtAci%@UJMZFMtQ*^%UegX*FLq4oYlQ#P+ZHN844yz=VV-6NfUN@MnAMpO z9aSJ_3*_+*6ByW*(gFfpNx41%EM?teWB?7>O9sg83|G_~q&LOkx$VL-p@f$FFLy)n zxavc?8mwyItBi^`3&J=iO-O3dmpz(rT_`2uaE+v>^>aPFdUMe_k^ToBqZ>*r=Ts;Wrg=yQv#uNRb_a zx710`jsoB%avZ);!!K;zMx$mWMu->Qo%-z&pC0DZm-Kg9WxxZKrt2f4heP|O-)0vC zjzGt(BSq|9AbyGE+%fTMCEMBfzDo1lm!jc25%=T8j%Jv}Y?L_}OKVh4)P_tMVU5^` z9m4o4#Oq*@%8WqEq480^oVq|tGVM`Sz@#^&BNSL{?V7Lbo7rnUOp}I*_*m|aPxSPw zZpIutV$Wtv9%<$P$lfo$_m8!A@niKH_3fHe5cYqV0?oBIT`uIQ-Oeq?b!?c*k~W+X zE8kGtvIn}bTKdB7N_U#1b7^4YnsT4(2A3c)hp(+$lpnHK*<185gv$Z?h!uN;sQ+Rh#-_N+f_@L7vqel>A@>^W_%**8Yhim|&T)RJ<0}*FyOcr3} zMoRBB9w<>8=T?twKz!-A2&x2XAlmeN@7V1ym7_nrpG|z{JT1l^UI@A!Q#ih_{+AGK zor-OswD!s6`?t7$FTurL5Lk1Ay7wr|s_Ug*@B;xj7lTeouoite)lIb{c;zO_+`I^2 zWyE^3HY~asm8L(dDL4gvw^FdnocnFuw+AuHt^O^gPMi|!?9UsUtsmFuIY2?zbk9=F zSf`igvuL2rs`i@iod3I@ddSXPt&__&K z3}Sb#@2+N}0gCk%xfc`LPEVClP@7x@Lhahw_P=lUnY`=gK2weBz~tfd8&hi3NdnSuq{oZ&g`d&g-N3b~ofa<9lGh6~6*POYBRkWmfF?w35(?=P>0_W&I43 zbAzUTb&M_B_y|8%ia_1~bN1Z#g-e~UaUMnZ{ctn6vkv1UIcEsc!LjX3T;+hXhwh>`;ZC^)JZAq z7>iE?8?lLN(U;`6pC_`$O8G8~(bGqCJut)%CbXy9wj+6SGAuSW@OU>m?r=#)yNr@9 zlS-D`pBxMRzfOn>RVsa`!&g)dJ{ExX3#P-}#|tWy(sqSfp(O+Z7*V#`1v zeDjsv>!!ZsS`E#dBGNY_Y~pktL&N5g5+-+$!4D3E8H==I33Pn>k7}>UvJ4B{U6JGpon1-55Ixryqsb zxhsFy$2@^g7lcDFDKty4ysXIab=z93Zq9x?)YgZU!>u?2t1w`8x-vEzo$Pk>uYOUs z4e}CBHWR`(=LcdzAgQIVg;f|*XP!H!#eVH-d4`^#9x86WRzfEODE=nIl@4wCu#?!= z_d|pvr>k2rZkmnmnV*k5g1Rg4t6(QrU-!L@+^5ihM@J;51W`4fVQWJ7#HA3G$=NCC z%#7v{Tn`n%1+pfvvIgW${ggsd9?9P%7w1jSxSgCY2VA!G1OG8qF3Yaqi;3h8_`Te` z6f*^~;@q!U8lCx-y}kCbbMR})Fz|f(npNT%4z(ZGx|)*J2F-w?9CKL?wPb1j6931>SCnE0faTzF3gQ`lyjyxl) zqV2kClCCmz?muk>qGlXVw3zJtjzCT=7b>8>a+oDd4NSrqLQ}K=x={}>1<0w+=9_O* z7(GHk3@ezYpez+8wN5a2u?;Sx2Kv<=$wkD@a*iC^f2$HOb`Px+&qtG$@mKsTqDYq7 zW3d(t37ONWnF@Ea7cPnylVgR4>8PhVhC_JVz*T(Wm!I9nb*CZV*y$5Q+uVE>*c1%X z8PPpqB1ceaAR(g#!oZj;L{#8H2>IkzttqTpYzMPsGmf|7@pUAsC`g3SP~Z#3$iqWW z+za{Yz#__as~t1=cyi4nz}O9xia@&sm6&X%E1*4GYcQB*(iqw*R)*pW<6B4((J0`A zQ&9Tax+7`1;V50x+8yJJ6LI4O#1jW1wz3Fho6DT8*X(5uroc4dqt(6%2-+hU*Ar3sPXJln-Q1FCh7>ib~5(8Q>sQfNpBS z$f{mhLMVwr1|#?fg~@}9N-8wTxvz!&K$N0_B-YqUI;cqr1jtk{-(;9!C`$Y)Q!3K< z#8GWpE)FJQW4#zy=)YW$(xsqGMpxDynL{JQhh0sn3KyqR9hrnFfq@zl6@#dTvyTA0 z=vj2_T)^Q#rn2Yo&9U)dmIYwIqn^Tp(-Q2o8GFWtrn>niSW`MO$};8q8k6IYk_loV zAQ6KSLtK&)zp#CXfG!b?XXPz4~sqaMPL6i=Y_~ilc}S z$>X>HEzJ_R8U(Ow?NpQ-;v`eKqM;a;c^@In@??60AcNyAfK#6l{cpY!66u zVoS_cz(dF2buQy+Un(#fR16fKO$M|lY-qxZun_<`_-5D>K1CMLG9rCy3TKBlRi%a^ zNP9U35ej$p?;=%GF=nf?j^y8*db@2vGv z|L&x1-!@6l7wZKMrQO#&2xT!d#~66rqSjPV6F7 ztO@J74n;tABCSVlrhGu-m7Q-mkJ~rJ={2@+%x#@EU)7j4{}la0eKJ@ToN7s(W-3?m zue>w4`<)N~MuLulP3r8D^`|)21C{gDI_h7wmtX!X*N;E2-QfV!7#eH$&m?cV`_hH1 zv~R2j9Z=u@_P1C;1^?sQwNc`LM&9@Sz*Qq_u3aj#NX8A@Aq%t?KVFc?j%Jt~eCyHv z03nHjYKQ`b1%RQB_N}$l@;NAU@i{X1?3%uM`RIhu4x;~UuUgk@7FBE1_z3KOHt+{0 zhNhqXGzC)+#tmL33%ETin-7 zO{K(Qwg1yDV#iZ&uGPKkIbyHZZE5cFu7TIfa$1jXtJM$BzvlAF_1Ei`K7n8Lj`z(k zPkpDCn@)j6`kC%Vm9N<1^t0Cy`twRGpPz5;(b}(@kL%PglQsW4QuT}5)oWPG4C1wFGnevFT91+|Wv%JBHLJ-175_8q^@ z_BxXv%TMvIr7xi`LENgAFE5$Hoo!tX31``gMQ3WuBA>1{HEa!|IzJ9e#l-iUt)Y{~ zs+LDvHYSqs5YS|FOonJs{2DKDyoK%X1mYsoF`BHF4O?*(8(A#Iaz~~m)fI3j4hWOt znlSsj`!eO-7jN*vmdhzuD@*iAY*k9EjO(`9-=}WEw^%2nBuB623?A>RKttOs^-mYw zEl0JnO&H{|)cSD!_RtfP{al*e%$#Z(K-~8zqcH*3-c6Gsy=yzdspBDxO!6NdGjcyI z;nq%`S-XvE!08b+PZL_dWuh4lNLqgjE2ew#zEry3-+AU@f9fTpQj&5|MU^s)Xa}qw1G0pnYFCoCUtei z*F@o$Gs307<{!-iIgg(9DebtEY}OsI#K^Qe#~yU8S`%5I(e7o)xo)wn^Px)imYGFo^~3 zQ{}Nys>6-3|2i-wi9~Bku#oY#Z=SE-7r|Uif2$DJl%vBI({`oS*F5}{mF>B5GueUB zJ(%&-Z_V*aiP}FkFC*P~G_p^@OHgm)rA5r|T#w?ylk{>NS;@-NGlFfN+Gbov#i&mt zYYoSBXq>QzSdQIo&^1HH)bH8*UL!TFiEakhDl3+`MD`Hq)3j7Tu3F7eh~!b2*t(f^ zx9E4gnbQ$uGKe-~7PTmi#Z-a@t6sp8`El5zh2lrqe$zc@;z{vK_TDyOjK_wwRR*~F$ZG2*zFFNYRqGLAZ77PBgj!BT+%VK{uS(e>Ww$oC+- zh`bj)Vwj6Q!s*FDoG9X=Rx$Aa=inrNGYXblTciPx@p7M=xXR{w`IG*^;KS_XxQSIi z^pHv1tSk;k3eLwcT(EA8dAEs&-XMfPiGyEoOC=}cqNmq5O@n5cInHb^69rm3eiH6a z6%`82Ms(zN`6?kPCOon-mzU*1;^sl1Qlw5Dkzd?b$E?XzJwH482QwvnpYq##Ub)!1 z{LMw&II2XZj;kXNkF=Qj#0M~ZCW^nOTD*wPg zNY^wjxsk)K;jr!T2M&WXc9}i@e^d;3#h;?qPRT{7{npI1n=#&0_jl_LCY3#rh!e`Z zsZ@$IhJ#tklVOF0ZJzZc!HW56N=*|UnT5b!V+jp+T2%khF|msBY8i@Vuo1$=jkzk`_U=I+i3giw$OOOUhxWf4kB_Z5R^vYW+xthEH7L7 zo!d}Y+2)H^sIN-h_O>_BPC4wmxz z49yO*BQy|P8=;I&^mUoVZSkjP-!6q9bCM5awL4vf+&Gk%-w(4FHuTdYU=sYBj7gEp z!^Ds7$Kj7wrfI|{4Q#2gasoUKaN+h0uhXD=6&XYn_|V^AGk+&Ueonz6f#!+HrH@qk z4bNq`+bmGxd9;a1Asc>^oW!Rb%h8r-xg5T89f2YVJ&cuBy8rRNVJ; zL8zuzN(}wjev%c~GD;I??(NM}aH48(c1-54^b*R{KR}^6bw-=nRUgvCp88xIB=X)m z%qArQ=(Da7OO)7@hwf97gWHaD$_LH$vJw$2K;YUWr9Ae2Mj6+R-=!o>7JIRJ7G{&63Fw_s zj>JIIoY;soObzZxv;uADT#DZn%&~Kl{_id#V3UbiBudorUBqHU^W=l=9tFWe>0Ro7 z9pQ2g`@^I2Lag8D6EUfa0LKfC*PjkRy0f?B~&}k_7 zLI*UfedMkBD=NyOQvzhM4!KnRH&2(Jo~_sZS&T-+M0xaN+a}m1HG9--At#5Rstwz`9QMeO^5mJ zV=O~!;M4HqztqPJ>c*)eC?&bc%L>_$FBY6+(D)T>Bsc7GIg%s*N8sD$E1Snzp*I*n z)bi-a1sK-4iQw4q%7xAyyii54^!s)KjJFOB@$rXXlCW0wFlmp?oY{i=W@ZtQlzZzr z8q!A`oeCL;4kK|j>W<+X&ep|L5Lsi;AY!948GoC3YCXs8-EtYn_8bX{0E-|qL*!V4 z2@pEkWo-EO<+(H|?w1`#+XH-@Ne4o+P#nK#%7Q6gG+~wWqdMOUd~cH-1mbTG9p2*X z+ldqnli_=c6y?OmAiW%kO6U3&65T~Ue02Cf|3w#fShNg-Y$H}?#k3eg`{*k0+`lOdd28;>El=;JCjk?PZwf^r?&aMI?-%t#rY)o`w_TX zuv}1nDl1D7ybFiVT$Dz=p}WQHin43v!oD^!3Fj5I>I;e(qDBKWb(2%Z12s|UQ8!kq@N*O9cl}eb~5FpIC?82Dy&dsMAhyIjo z2@-QI;c^l9-Hfs@mTe`w$CUy~3NXxv8-}c=F0Nkq{MZXG=E;r}_IDet-VOfK491U2 zmns6IT7E7S#!W;HGdCzBcM^4-%saEU*Y=?3!{f3A*t13VHh5FNuV5t}v72kSvr6u1 z33gb-L8PiS^T|J5Aah$=u|Czgj5&t&I&1tRK}$26^Zsdmt2B%fEIXH(ruwJh8QA9F zk17{ZPTG+_{9X8^^^&E;=0#PRJh5S7xt1y$nJlbo;<)h-we1VYbV1!7Bj0n+wP|fX z-Cs>E@TdT)3W)=i!x(IweAI??Z8Fx9cp_oM@FtZjbPXH3RtQ)s6tGDqH8JOB4CYx2 zMOraRm;VFDKsdijfi41?ti{51@WHLYOgW{BfUTy242M!oI;IvvRPm?HxZZSA^bQXF zxBMw>{Y#BlaFH-zPN^cJRRd;%P=sVaF-sAZ5YA#qu4D<-*zoDp$4Hnkr&SR(7lbMq znUu9?l*;ByRXU@qQohP7-CG+T9j|xQXdsN3Q>qBI2z)Dpx1f~8_q9?eOn3WR+z~K&uKhC zIk+NKrc0x<5A)L~>ee%-Z7@?*5x}%0X9`iFTvH0VE;KCzoY#18(D?M!W%$+EEBWo> zw$L-DtuR|u5vvJd1tC;h(idsgf^C;mIJGsyljhZA`p^Rzt^~|IUYDPMJ`v%;N`=hn z7~G33rcjfhRs+Vz>8j54xzzma<9F!(XQ8wz!wMUH}F`tRJVWFyULe(J*WJ#+40|t z5Qq{Lyi^5MQE^Q+?pL&Ea5TI6g{Mc|ywr^XE$NZS9~;J7=lk1dQKk`vadhin3D-npF;-1w7L8IYb}U+FRAdk|5T=l- zh=Hw4n=DMPZZ>5c7#XW#Fjn?sb+_7Wt>|*27#9%O3iMZE?scOnE5MvvZGX=F>P!qd<} zAtVHJoUA$*ohU{Y72U2n2xMpnvj>!Nqz*7x#Ev3@fbZK_ zR-4ASVR(`Kdr$rMkThtc_%Dl>}i;%mp zp8cLClFol{B?zLZ`I0GT4I2Yl1I8e0;9F2b*Q(7nMrza<_};{jB>(`K0;`b&IJz@s z+qNYaQiqo-3Cxw;%(l6I6lHpai%tw1x-8JH0N-58<*}9HDK)D+frPzIDAU0G?^^JM zUT9JpjZ;)ns6*Aq7MGG=AN<&O9V7O7?_1se;$IK&pTC~)t*J-;@3UX;sa-90BwD*p zeV?X2zy7%L|6%_9`)3bx_%ySRz4hKFzvkfV=j+e5e&VP8>(pn~F5jp0>^|^%^rQd& z(OPfqeT4sX;2pbvZ>O*Ar*!6UbKV^GZ7+8}S653Oo%HCsi(P%1PlQ-~>XhzqSJG$D zKb$W(KR-W4|Bu(qbhkIb%_$s=Js1I;NZgcBO3`qV4Y^3GhJ*z8pL>_ypYL2tk6);? zI9)ry4r7;(L|b|Plqp;-jB8^(FjQ3V#X?RYw`2{lRpNUAy4y(?5~kUMzhbd4W=xIs zz!g_|y9}1nd&FAR!bBMLo!UHo()gcK8GNs%?#ha7OUaF*%VXF%+VD{eqyb~LQ zDP}6F2NsLPv3K{2*d&VD?KnuRcxQW=YSF_3#Y37c@bU@1yA1%hgHuUM-yj4)Gs zJvH+hdbt@I+S)l2UYG@DyfeYaT807oE94^W(mRmW*`9XL(c0*#;sv@-qCq!w|C66C zU)XK5iJ2+p%fc%e9eIi@27t-}9D~#$dqIo2vWtslqEv2Q4zXLzGJNX%+r2r@KCJw4 zZR|K`m9did*<@{gZ_Ks?guR5)zQO0*_|#HqV}$sNNCXF&Rm521v}wKNMrMMe-0XT?ztI zLQwTQ&D6r{&@)iJ#0L+&@0}Ojg#IFGtWXi^zdau1b`01D1$5((tWUwfG(3 zQMJ67bZ^FhamK}P00!J8XX`fTz2U$uXcM&$ zUH*4jjm*|yY?eyhF(69_M|Oax_ZX##`^dkPurZB`dmQh~#$+1|O1JFnNDka<#CMF` zQWIZdD1E_1))K*QQDjiQ#CW{IxR{maHCyM7Dg7}ROQi0jOZ=AlSC#@Q4e5Ll@mk&< zt1sTc>;;eV?@Q+nn2e=TcLQ^!&?Y6csgRg&HgQ4^f14#y%g`@0_mnNb$Sf7QW1Nzp z*sds?977S(8gk(9vOEK=TiuC$rF-d{zAvfIjYjOpI4N~;qnl+Tz*3qFcW{Und^@q!I=_sgli%Ks1OUq$tXP7v zjp~l)K&vH>;pThC;thBsBf&}-_n=Z2_(ro}+0zkAaE!%RcYnFn(dX{___vY@kinj$ z?;EayWUATG)Y`F*2PyCJp^i&r``0nv_8F6P>#o;M-`UEs%KY}qmEwaP@p$a&iNkzA z|AW4@{>|}!DmIv(p^g1(WdCFPqruU%`9xAFgu3FdxPZuN@w{8O+EE05^`p9%+8=t4 z{sljZtoGx@Z)XGn&t{NUIQ*si3)hI^OTSxq5VUu<>;U98J z@wJM)Y=N7&!**{zLULGYpX2bd#W!&@#0(BU`#u$SCN@y1pYj2t929`$ z z4aL6ZlA2%`%<;PN;&vg;^d(r^yCeKPIAV^yk?b~~+p{~)(v9kMq}4EBQp}ohhF&As zPryT&oSsaO>D7`_g>#Bo!Cbdax8L;1S}<{DP2|Oo7=cGkR&{xoFMhO}j35uh;M>dO zs>$Qy+{<~~B{jj}nz$f%hvF&kMuKRayv}7+Bxw9soMi>M- z$j0M-;keP-jCYOLrK%=oCAge-^WK=raxiyhP32AwJ?$n;f2wCA&P#hMR@o0Y!h9R@ z9Sg$y=8~71V1mqX?pa=lkvKd-j#ZE=H(Y=xIFQR(x_q}~x8J16S}<{DO`&9tHJ-%H z=;G^|7foBK?bpHlo{fjxX7+MP&DFl@lA2&g&HtseYI!&XAJpR>@x@^+ID-2e0);dk zx@C7vb5u7bn0>Qyjwj$dxBWTrY;MYHRR3p3Muees>ux)__*sXfx;4Rxn`w_hmg0ZE z2nci8O(R?YY2{|yb!^{plkwraapb)wm?X37L+p@9g}?R5U72@}7)J&l*;{KiV9RMo zkByG(=cAX`1f}|S$v4?78dJmnC;OE9a}ir|9o2`t%=5Sy`F`G)->jp2O|Lkg>Ocuz zyrKuWDi3%-GNg?s9&o1|$TsqJvN`B=zkX7FsMsmd3gf8nvF;wzaCfbpH{Z(D;rovT zQOJ_X+?RxfaujmqYa=YQN)YDM4;#G!Xn8q<+#Qy&)>w zejhEFm|k$90Y)2W(A6J%-t~i*q@*NxN+rfVNpp%Op{O|$jEI?|+FUklcT#B5#(H1@ zs6-1*m_Z0)Q~4k+LFi(N*0`EfYZc2H*0C0twW=NxOq%iV=``g(wPWOx21r8(74^2b zOo(ok(439+z+P06C^4R2;~HU zGOsypa<5fmcVSAIdg_6!rI8ZP{h)C$)~vR*l_-A!h2T2RNHmgRTh) zG^n{i_)<`Vk-ae9w~=4EBu*G$rhj_{8ls5=q6*YaN=Rh}N_9>efvQbA0 zEyyV!R4cHtG;;0suyZBW2>?^z)D*Ze9VrP#G*KEQYCuPch36Zs)rTH-N9+YQ-Kf$A zn3|@7Bv68sigQmaC6F@}JDn1)I9>IVJ^Sp-d@FZOn3%Gr1`_EN*XbbvzT2erOVH~g zN=Obj>j%4TVriR9R8s>n1$?dtmjw-ia!8t`U_|W{7`LX`K8z_@Cj(4rQxs4+)(CRv z3%EpCYqGps+7AK3`|*F1F~OFXl&A$nvE%*Y>e3|UeZPWSEZY0fnugMfjs&ERS|nJPGAB5Q@qETB)@E1X3Z>SNzZyuf5SX&69wL;%_vM<3EieI)i^Roi zf2GT{=v^iP{m_t&wZN=X^)TcX@C4$RMJ+byLNcj>j1e#Dh4@>+#rvQk8|s0>rVL_2 zC0tF)k_sZi2BUG3R_T+zR{LhFzQ+40G-+c!Ff~;%t-+vzGPaaQ1R@3s^oqcJ6z*zf z>nY4IQ*}Lb^gnY^7@|!>35&6s7^f(q8HmtXlu|_1-jeTmI{vv`;>v4W$3`2DmzKW+ zS*7HgvS|x7CMAUg&LOEJl%7a{@d*>wF6F1-g}`;Qwqsn#%5+UI660%uLibIe@L@+o zg%9wlRr#7;VQ?L5FFeMMtfC?m$?$Y?i{u;+sf2_VV{pZ3rCYOrF|RA~7)i2AOGKAF zhzPR*6N88an+i1nVN+|ihQe#Q_T`Ez`^uf;(yrkqdbP)kbCsZ86wSE7uxGeZMpiHL z+<~rhM5$wI9r=cdw%OJ-~P_n?fR$5xY^(+0I(LLaxq0oA|+gWf-xVh zL}NuPk4**b=(Qhj|kv zE5WoZHD1lD7tzn?(s*ceP5>k+lopsC4Pj62O)pr&^3wUN+%3P;wBM!xR5$9hN~TLY z=z6Oz|1NoqaRYn|qTXVP6MmaNoEOC|8go;YmYIcKPBoexwX0%v;;Dhuf@=v-ASnP( zGIn%H30^Mf1-vwF&M$Y1m9U(F;x^i-(gv6zr`S|2m0Yqlh$mH|fO2rM7^>LwtQ`7$ zcW!EFm5fte1MXaIhJ<%RF%r|oi%579tc~Ew@S76JA{MEYp5o9(96yh(_!M~q?9gb~ zam)7i9&GC|$JR=d=GPQULROpyENLw%Cwb9XFAj|(ICh}DK`|zD?cQa!FY7T%7G;m; zBFU+ef{H2yTF^LYo4V(3IbpX3+IRGNtx$FENd^xs2q~(-O&t8O#e--|iP%glfQv5s zmK|hopm_@2aJHtcYJC zsCK;$K2V||rUejHg5Ly@xN>ja2DvjH*B{az<2To^qq}=+`zWy#e2kD-U`<3sK>;z2 z5lIMoUSAEGe$IYi_tMk9&SCxQO#u545CZ@J05e1bB>-SsT#qA#pucV6SR`XjKyy>~-=zEiAczL8hycz32*9@q+ihPra0_Rico(j4u3SCN zEm0Qn1%We{8&&kUl~SWJ7F&SWp`{YxNd1hP{SkaD{H=w#gch z20$w%F-BwUfW}(oVfkp1$>y_xO=dyv9Rfr60x>rS}eVty%=RQiu4dgHajX5 zy(IEBe8kSf!m-J0w2FSGj%bTY)3%5c4fsT@0vvWT|zWw1nA7RBR8$H(`>QyVd?Rp5>AK#VZ)xP zFb-<9#=S|h*0spDKCNCAwphvPQmLVE5>AByVZ)w{oJcET3VY3T|BA0IBaV`-tq#L| z(}FtyRZfTjVZxqF8hY>|$cj}#1W~tCa@(qIi!~CeE+kS3(ZZZP18IocBq-NfJTw)% z%$IG4b|X+R>0@sLO3 zs{HRe&+qh)&R-jhVjO8-cLf=>V!DcP$tO=}t4K;;*EA@dv00QJB2*r<*ZWAca)HoGec9e#k@3y-Em&48k!w4!9)*~J%Z_ujMDKA& z8-&h!3O(u$nxUwXB?zS2G8brS-JiQAWg+>|qpo9amL?{(fB33Tfk$12v*pj6Dww!# zyh*j6Y~U-tvB3{AW&@Si_*qx^>`piBzt|I|(ZO>P;T@2}RTSSO2QKXLTcE-S24hA*^kx#;r!X#qCIP)Qxfy&jU_k{_PDR2g^C zUDCqnz{I5&tK_4u%EU$bXyK@dCj2n@fdx~WI`$wy5y1FZ!LE+r7yFlA{8j5F;nXFw zWh#>w)YlOZ?e&?`_}=9g(R{CJFTUQQeaT{UJz^kgx-6RfN-%AOq6TMJPQ7CWs zt15P;_+N3%SOQ0D=K5Y~==^#CpDlDq2`UcWYdb9xl_K><%>TkIJ-q6fR?ZRYOYA2n zleXO#z4|)$p#p?eaNNV4;ID%}#s0ykms0y=DR+t+$h_5yioXs+TVra?S=F^k zr-7haPUem$_KCT%+qKkx^JjhSM6Zs}P#71C58 zjzu%`N2s6+BJIWtE3lQn-`_=Yp#rvlzfky5yK|IQlL-+jnw>u)5D;CSasjn%_A7_^ zTQdL%Nja_UR*^UC{yOK4Eh0pJR2Vw&wYau@B)E-fwLCMYfDwzNfbi~VF%W5A+(=|5 zLXV0^=T~^q;J%5J9qMy06vl5WVD2W+txL(=Xpve8Au5`kKf4^r0?>Z}DA#V?)pqVY z0!eT1?^1|A;-nTrNQ!3Xk6%Lq7X$E*8%J48LUZ!X8hr~G-c2sHG{ui3BGVv8MT_&r z9(=2uY<(<`;jZ-&L_B{N%oQUFf}9mcg^-l&H+?Qg6rHmyem7QiK8`!+0YLf+;3bI~ z{LS1=B48z)Dfz+MIjVmGrvr$6;3lQGnwngjF6!#VTFuC$#Nuf=6AHw!bgy?75B)X* zC1g8ezFG-}yh!+C5XqF=m2`og z<%_LpHeeb~g933UoiD+HN?9G&yeG8F85T3L{}yA35LEUvVcq@i9Hh<_aMVc(1j}^6 zl^xE$>d`O*!@?8t5=wYtlyY~ndnk-%W&7tODJ51l_9`0um&H;0<3u@g zCKQNg>5D3S6;Rtg)&az&+YYH7dsPoz_DM@l{WmEF(c+vs1>$0@Fxp3T3(bp7A@YR7 zl$8U@*juAyQC-W7Tt?a;mYlPvKrcwpl^Iu$ec>l88p|5Hm0Hn$*Mwtq(ciyey!c^p z|CRjE66bM%>?xYgwZzH=%Rh*|06PQhSa?k6_& z3lYc4m3~~YEinPe<}ST?C~tKNk>Z>>1$b{d&lf~s7d4&$uikdZ_rD;}x!^~tpP?}F z(^CC|@NrI^0xB)gT0p@Hdk-uey4$3!^&VIl+%TH#nZ9)OFl{qhVSurDK8W&tXwnFA zb)5peF3xlQ7YPcG+1T#JM@3q z7)i1akb|f2{l%pndxuWwLJBwvrFa9WfDbS%@ z=mE#`S`>);z=1 zWVB*Al8Qq`3E1tX><3{(51?kLHL@g&Nfj=_X za_njHWo|n7#&}eJ_;{e46K8HUqsI=c<(0;9xho8PxD{!3ruqp?Pz^p;1Q$0Uxgk{yfy8a{vs1su0yjFi^Y0had# z?pjKlw!z+E^rNF~<@5ncpTt>uA~mskEs!>1$M#SYILRYQuU*!k)i5TQ67wfTQOfOM zXJ+K`|MmdnY_nLM#TH_t&(+KSV4TL+YT~1ak`CE148&X#G685&g34huat|8!H%qy` zNz#WFO`^@}5}iMD4AtHlz(fs1k3Yr)mWx8OuP4 zTCFHOuM@fzZN?R+*aw~Ei;uq45dxLDqvgu4DS~NAC$$vF$j~7$5HTTck@M4n8~8KM zhmKk)=ck~GuoaMLED0J4L#)N-pa3>gw1dusIC467)LJ~K@NnP^I}V^0GNpasG`)@rTHl$c!)eY zU22cqy~f}-$LY;t(y*j8gFpzqk0(M@E4B7#1hP8y=Iz~22f?#B^h1jSQktrX_HG`U zR)G&;N#)MyNlSyAC^D`RojNj&k9NvFxG`s1XgzE8sCs%%KgAqD57%0XL`v4;4l%CM zQ>;`H42hyXIxz;OU3=<>(bNe@eUor6(K2&AwK;pc9LA}zA$PHIk;BNSoYqN1lv(Wf z3>8Qo2x#PtI$1Kc4lyz@k9ib%c%_7#h1IXk&HdB*R0?+h6O?I?l--gFN{DnNrnYO3 zLRzr1Fwkq~@P&gsN-oO569g+3cjIF@x@QQt8QplZSP^&Q)RctM)qmUHNjH=IuUQ-s z*PX&!J0^tYZ&~5UwLX-^!sEr+^**<`Yw!25yra-0E|pXe7Apw^WamPp7Gbd7{9ZES z{yzMD{YK6@9fuse-0AE`JDyH4rxo`T@^AjpFBfH^n+0TwMWAy^t}yNhYL)a0fwXds zrvk|HG_N_VSLa0t|NB&SI^(vBZ@s)T%Xu%6xRO9I$`WB2hXZT5BUe^Q6482IMPNT* z|1iEK=XO5fZF6P#;^vT$nv28HhtD{^qm$YkNR-A$l1Mg^N)^~+@Rt@T#&#+`4dVsU zYSSbT?)~`#+Z+%9^9fT29@s(5|H0yeOs!Z9ek^Rsn#aqFu}Y7`Bz>kI!n!{o(J_cq zsb}sYbDi}DM-noQQBOiPgX!0Kcx)bGS*AI3r-y)y&Wt>zy?gAKnHc%Zo68;cX*5!U zl$X7-E0RFWa}=WSkf^D7_`JEh?D!b6R-8J-4wXk~njU;8Qm>n|(VB|bn`;sGP^37P zM8d{FD4iZSh`Y#NFVf4+%+<(@K#|Ux2!Abz3pL(a4R(<69riOTL=B@L)us0_3tHmU zDBti#;vQ~AHs74J8@@pzg%)9@!_Ad>%@MkMV5vlkQ6r_SIj9DVkMclHIy%=x4^3r^ zsd*MapGo#$hHdLP{yboOLb` zoz{`Jl7(hG0DR;`77sQ=1w4?(+0Eh$`_hRar=1I1YNWxRakeCrKn%uiirFZyIEzuv zt}aFpO(N*1v*$wGTRC9jjt?RjD^cM4Qp%A5^Tbe`O+K7ed>oZhYB8ss3qxoaSt>0luD9b=if^;@zFN@K`0$PpeRC6I^t<8%yD0?JBq{Ts5wj+;Et|TF|nf2(* zg3~xor58feIyfSc0bD8pL`6*g!#D!*IF%{0DQ1~-h)EG4)U0!;6`A)l$)nCC5~V^= zb1o4ufSczkJ;)*FM1@eZ&L^EnkwAkg=0J`XBgpd@7sj}?Yr9!f=FF`pMTJnX&RR6V z_7LC@A)tFmHK8tbOiHrZT+y}li;bgHIw9n(b84ih2(F}_bR4pA9~L=?{RA#+Na64D z<*qL2`Ud*QrBFn!2dJi*!JkS%EWnjr=tri)tw5T{`}uJ`O!0#>zAh0{^Aet z9!iw&p9acHCDV@n@)*;J5h|KwtoV{r!s(dxtZc+2sqG~{{`kfDbH^W-nel4} z|M|5RzixK_-0cT`YPen(f2g+(AK|BU>^?3!{N(?B9mC}I-?q9X-|NmAO5a}awdz}A z{HLYW*7WN>dXDaeR*tK6c4xL*E2}r(+|$AL)W7tlhe8IJDQij1WI;Lw(aITSRPELF zw>7-Z!;kn74;?$D(jy(MUr+!4U$gng-v4^9HQoKa-Rs<9ktzqVeaPyUC+gOz)78>` z?oy|^>64P&xL9>;)9yM&i4%A>?RH2K(ta^_DgMX*tz|wxc6~42JnOerK(X4RpEUIw zS=y>13#t|2^F8CmbA}cBB@~7^cs5<3b*Qn zqSlJ6a#!twzp{jgifY1 za0|k#y8&!spWbbqbD0a~&5ynA`JSf{2 zi^@htk)Dt{t~c{J1%fxd(xQhTcLj)%Wtagmz3`lp+=sDAU|WXw9PL{xi;KZYI5?2r(gjPeRxGtV}yks~$++LhNp+uZit+~vwIa5Z?l)Zc&o?{_8MtA3^Q zM%Qw&;ynHV3UjDvo2qa9kdB$F!QXK7GKf`x;4g)Wp72QS@uA+V*Z5N_A{JXqMueS! zr|s|C%FQ_EqBNPLAzMCjT(WI_)jOpHz&6~L4vtvzgeZVGc>!0VFRS1ytrQ6ZH zMhoFG-gEZ2y$VtD+eZh_a2m5W+vm7h*L%SoLjAXjzRpntH@!n?!|^7g2i7CM=X=!` zuT9JxZrpoSt~p{cAm>Y%qP<%<>MC)%GQP`U;k1JimZI(;!%6;G~wPgicAvS31vbhn806kx$6bn-;*!5cFAt$ft4vW)W zkozv}@YamK;s3o`r<-4`%}{756!d&4QbX3$+@ZA|1-+1k_2jNK)>08y6*&-PUI?pF z4CwjjrGWOCz^mLw-0_ine_dacakpA+4)SGnInh}P0zF?{6nhW-7(-reuTPj1Yf0hlIkLNz+~HRD)^YGLAm>Yv zwFl*a-wlB&O}%!Ie8Fk3pD&PBf)yTfw)fChct~xs3SS)2gC}3sDnnP3H<@cAy5(cI zwG`GC0ZLf^;DKB)8Ac3mKlSRrO;ghr9V_w(p$xjxs-R2NO8rnbHML#^dvSVAki=#- zT1zopw6*s|T&yj*;(c}6U8Vhl0Z`&J2wbsc6YCaq?vCvzq}u{M;Wr@smU^(RzJC1- z!U7*11eTfn-0l3Ez4>cSHx{0V#qm*>SL=+HnPIGMkSETCrTUFsz2(Et-;b_0Gt8Hj zuE64TotCic0h3j%=)G>{%XohULjXq%9(5e#>X+q zCNN`=EWCQu=LyrleE86}YQBPHwJUUQ55*n&>I$ltkQ1EMleCG3=`3kDbvq&M{^KK^5N}==@E($s z!u{vGEj-Oinpj+_oJ-wR5$~#j{?zcR2URM;FNS9K8#<2hNGoCEX&1Rp?V2ZpKas+48WyZD&;=UaL zi)c(CZe;FSJypxcf~2~)W8SAEIiq6>uS3K=?{tNfHPt62Z5|05iA~R|eM2Sgre(gy zPIGZ37LJqP9+<|{){E;$)-We^@N!-8@Y4e_tS~HC*1|$;rFh7yYE7}d?qN5mq=T#W zZEtKQY*d(YF5IRNR*zWcp*MG$>&60%ff$gKy*@eY&}v9QLopXBysaVG#nP zjiYgNXZ`6D=+6my<2s2VOgt-TV?noR5wfR?Yve<^ zm3P%?_2pQV($-ibL6_vmL6&lz=$li>APUCUqB=u+5$<&h`&5}IY#kE;#pNTO2~#oI z(Wy!vDuq)I&EZnSB(Wd0>xHgk0%E&{4Gf+Dc6VHhE?SHz=xoU&7uEy;kjK3zoQ)-h zJxCDKwb_X&Cp_=jDK0uyD25DgGNN3MZRlsK@{uEp3?v97TTwB4@fj0bjNnpUg1x3y zXyMF8?PgqDILAcpT5fr|jdpZ(AaG{Gt+h(3BNSe2F|9Ap; zP{5Fau&_ncJi57hD*K?;tQu*PE`-nrszrKQ`^eiN+hH+_1Oh{8(%0UzsXudZzUAm@ z&R8_;#o=An+DynnSlJ>0uLuAda59ItZhSi6bxnE-X>8ql=|l z>hvN#8tb)V*9u_-jXV&999RNTnrg&^+UgTj*vspz!gE>;Dd;10icp8XHo1DjAU}o zhMS8`8NPR28`w_!_Zz*1V1fo72rV8Cq>xi4V_B1U+USBtshU%Cj=BqZIp*H3eqN{8 zsG~vzK|2liXF~D18`<+R7zI!bLK;fS`7?2glv9KQMC)qLzu*4`ufWn}{Vajj31`fr zhU06xEKfy}W6h{KXsup>qdQAzUTMzraI$m#vdzjwG{9rWgy;MI=5~(cSKZ8yrP^^u zgn>-c;IWzRn`D5FI_P3{6~J#D4SXm%9Le2&Ve-Au<$0w%CjAQINhx2&%5WyfQDUUD z=sOW0y+-tlhjduHP8!ptA@jqLd1LJeUL|d2foB;boW3>N zw%q%-`FZh~d6U1)?B$@5jabwg$$yz-MR|NATvJvOTB2!;53eA4?#2)otu1qeZW@i; z`eueKz~CA0*R>qKAWDrI&V7c@4iaxABTj0(}E3^4AceCfU@B0RG6wSLpOB<7X9Z|o8A+f+kKkRZwpx-3rH%d) znFI$kDnJmg$#m!UrtZntVK76O)M5nEeiY}2p;V2N-3@$f$XHewiuv`Z49+o=w%RA6 zyL5_eVYo(j5cM&>Q_xKzHr!D|L8J93p&K|pDrpaQ*v#Dncr@4Ypj1tg;~JO>l;VyZ z3ii4t6D9>RfJWEMtQ~w@1=HFoo&uw9s^7^%0~HP=l$s2k|JV@7tz3%2X?!oVnC-yc znt~BZ+sCPtC&&zCfGRBf4+IepvZV%P6!OFleWq!flb2dmO?Fg3Muo^y20*?w{UPf^ zG_oP~l=neFLxPTonj9oRwo~;+j>JF)h38U#I7!N34TsK~IjL2-G1DbUx`K~Q<4)_I zY%nkZA#_EKAeoA^=;YD` znj&N%ENqd-BxubCdp|EG(<>2Sk)qwJy0`d4vEq2qqEyVH;Jquom6F#)f9M;5Uj8;6A%ys0000p zL<1lIU~g2;Dro|h@Be14zcEW7rE>$}7!wfBV~PTP+erGtm(Ez7{pAiyQbj9z73R_#SI@TB(FXAwG2LV@j&O@eA* zV`*b;47LU~2DhMws^m5@R*1yDM35x_02u-x8Uh10u(-GY6BU-iz(;1C8fUu`zToeIVYb7m@~k=(&h zRfvmRl%kc1y;-1d+0lJ<+cU??5;19<0!qRZkrc)nWKrY}cPbY>$7MASBC3qmI)3?z zpR7j8#0hh5D)K6Fkfe|x;BEBV7k6p~fvrWWqvma2&z{3@c2lBBn6py?y}m+O*q}AN z8NxpcBUX+K+T=EqctX#VV(071e%Saf4z2z6;vExXaPZPvrg)Tc<2FmgTd4%LwYCG zimO|F;^?ZpdUgKSlxwVEPM;+|6M8r;orOQT^beTxfWA2!2KBS;$qJgWnGhxU zt{T~4j4f--{oGrA)~&?6k%s-N+RL9#u{ulVPxYD`szCax6nkx9)5S>qQA1J_D z@*W1Bw!4<$KV*wIceIj6t`-s7tfp=zlq5IFsQNqZOL{(~_jL?=XAK%!)=tZCPWE!k zUnlL!RxxW?LKB1tX|1MeOI(#)Xz